
../repos/charybdis/bandb/.libs/bantool:     file format elf32-littlearm


Disassembly of section .init:

00010e3c <.init>:
   10e3c:	push	{r3, lr}
   10e40:	bl	111bc <fputs@plt+0x48>
   10e44:	pop	{r3, pc}

Disassembly of section .plt:

00010e48 <rb_sleep@plt-0x14>:
   10e48:	push	{lr}		; (str lr, [sp, #-4]!)
   10e4c:	ldr	lr, [pc, #4]	; 10e58 <rb_sleep@plt-0x4>
   10e50:	add	lr, pc, lr
   10e54:	ldr	pc, [lr, #8]!
   10e58:	andeq	r0, r9, r8, lsr #3

00010e5c <rb_sleep@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #144, 20	; 0x90000
   10e64:	ldr	pc, [ip, #424]!	; 0x1a8

00010e68 <strerror@plt>:
   10e68:	add	ip, pc, #0, 12
   10e6c:	add	ip, ip, #144, 20	; 0x90000
   10e70:	ldr	pc, [ip, #416]!	; 0x1a0

00010e74 <mkdir@plt>:
   10e74:	add	ip, pc, #0, 12
   10e78:	add	ip, ip, #144, 20	; 0x90000
   10e7c:	ldr	pc, [ip, #408]!	; 0x198

00010e80 <geteuid@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #144, 20	; 0x90000
   10e88:	ldr	pc, [ip, #400]!	; 0x190

00010e8c <abort@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #144, 20	; 0x90000
   10e94:	ldr	pc, [ip, #392]!	; 0x188

00010e98 <localtime@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #144, 20	; 0x90000
   10ea0:	ldr	pc, [ip, #384]!	; 0x180

00010ea4 <memcmp@plt>:
   10ea4:	add	ip, pc, #0, 12
   10ea8:	add	ip, ip, #144, 20	; 0x90000
   10eac:	ldr	pc, [ip, #376]!	; 0x178

00010eb0 <sysconf@plt>:
   10eb0:	add	ip, pc, #0, 12
   10eb4:	add	ip, ip, #144, 20	; 0x90000
   10eb8:	ldr	pc, [ip, #368]!	; 0x170

00010ebc <__libc_start_main@plt>:
   10ebc:	add	ip, pc, #0, 12
   10ec0:	add	ip, ip, #144, 20	; 0x90000
   10ec4:	ldr	pc, [ip, #360]!	; 0x168

00010ec8 <mremap@plt>:
   10ec8:	add	ip, pc, #0, 12
   10ecc:	add	ip, ip, #144, 20	; 0x90000
   10ed0:	ldr	pc, [ip, #352]!	; 0x160

00010ed4 <__gmon_start__@plt>:
   10ed4:	add	ip, pc, #0, 12
   10ed8:	add	ip, ip, #144, 20	; 0x90000
   10edc:	ldr	pc, [ip, #344]!	; 0x158

00010ee0 <vsnprintf@plt>:
   10ee0:	add	ip, pc, #0, 12
   10ee4:	add	ip, ip, #144, 20	; 0x90000
   10ee8:	ldr	pc, [ip, #336]!	; 0x150

00010eec <fclose@plt>:
   10eec:	add	ip, pc, #0, 12
   10ef0:	add	ip, ip, #144, 20	; 0x90000
   10ef4:	ldr	pc, [ip, #328]!	; 0x148

00010ef8 <fgets@plt>:
   10ef8:	add	ip, pc, #0, 12
   10efc:	add	ip, ip, #144, 20	; 0x90000
   10f00:	ldr	pc, [ip, #320]!	; 0x140

00010f04 <getenv@plt>:
   10f04:	add	ip, pc, #0, 12
   10f08:	add	ip, ip, #144, 20	; 0x90000
   10f0c:	ldr	pc, [ip, #312]!	; 0x138

00010f10 <strchr@plt>:
   10f10:	add	ip, pc, #0, 12
   10f14:	add	ip, ip, #144, 20	; 0x90000
   10f18:	ldr	pc, [ip, #304]!	; 0x130

00010f1c <fchown@plt>:
   10f1c:	add	ip, pc, #0, 12
   10f20:	add	ip, ip, #144, 20	; 0x90000
   10f24:	ldr	pc, [ip, #296]!	; 0x128

00010f28 <calloc@plt>:
   10f28:	add	ip, pc, #0, 12
   10f2c:	add	ip, ip, #144, 20	; 0x90000
   10f30:	ldr	pc, [ip, #288]!	; 0x120

00010f34 <fopen@plt>:
   10f34:	add	ip, pc, #0, 12
   10f38:	add	ip, ip, #144, 20	; 0x90000
   10f3c:	ldr	pc, [ip, #280]!	; 0x118

00010f40 <memset@plt>:
   10f40:	add	ip, pc, #0, 12
   10f44:	add	ip, ip, #144, 20	; 0x90000
   10f48:	ldr	pc, [ip, #272]!	; 0x110

00010f4c <fsync@plt>:
   10f4c:	add	ip, pc, #0, 12
   10f50:	add	ip, ip, #144, 20	; 0x90000
   10f54:	ldr	pc, [ip, #264]!	; 0x108

00010f58 <__fxstat64@plt>:
   10f58:	add	ip, pc, #0, 12
   10f5c:	add	ip, ip, #144, 20	; 0x90000
   10f60:	ldr	pc, [ip, #256]!	; 0x100

00010f64 <rb_strlcpy@plt>:
   10f64:	add	ip, pc, #0, 12
   10f68:	add	ip, ip, #144, 20	; 0x90000
   10f6c:	ldr	pc, [ip, #248]!	; 0xf8

00010f70 <free@plt>:
   10f70:	add	ip, pc, #0, 12
   10f74:	add	ip, ip, #144, 20	; 0x90000
   10f78:	ldr	pc, [ip, #240]!	; 0xf0

00010f7c <read@plt>:
   10f7c:	add	ip, pc, #0, 12
   10f80:	add	ip, ip, #144, 20	; 0x90000
   10f84:	ldr	pc, [ip, #232]!	; 0xe8

00010f88 <write@plt>:
   10f88:	add	ip, pc, #0, 12
   10f8c:	add	ip, ip, #144, 20	; 0x90000
   10f90:	ldr	pc, [ip, #224]!	; 0xe0

00010f94 <access@plt>:
   10f94:	add	ip, pc, #0, 12
   10f98:	add	ip, ip, #144, 20	; 0x90000
   10f9c:	ldr	pc, [ip, #216]!	; 0xd8

00010fa0 <gettimeofday@plt>:
   10fa0:	add	ip, pc, #0, 12
   10fa4:	add	ip, ip, #144, 20	; 0x90000
   10fa8:	ldr	pc, [ip, #208]!	; 0xd0

00010fac <fflush@plt>:
   10fac:	add	ip, pc, #0, 12
   10fb0:	add	ip, ip, #144, 20	; 0x90000
   10fb4:	ldr	pc, [ip, #200]!	; 0xc8

00010fb8 <strlen@plt>:
   10fb8:	add	ip, pc, #0, 12
   10fbc:	add	ip, ip, #144, 20	; 0x90000
   10fc0:	ldr	pc, [ip, #192]!	; 0xc0

00010fc4 <unlink@plt>:
   10fc4:	add	ip, pc, #0, 12
   10fc8:	add	ip, ip, #144, 20	; 0x90000
   10fcc:	ldr	pc, [ip, #184]!	; 0xb8

00010fd0 <getopt@plt>:
   10fd0:	add	ip, pc, #0, 12
   10fd4:	add	ip, ip, #144, 20	; 0x90000
   10fd8:	ldr	pc, [ip, #176]!	; 0xb0

00010fdc <memcpy@plt>:
   10fdc:	add	ip, pc, #0, 12
   10fe0:	add	ip, ip, #144, 20	; 0x90000
   10fe4:	ldr	pc, [ip, #168]!	; 0xa8

00010fe8 <strtol@plt>:
   10fe8:	add	ip, pc, #0, 12
   10fec:	add	ip, ip, #144, 20	; 0x90000
   10ff0:	ldr	pc, [ip, #160]!	; 0xa0

00010ff4 <open64@plt>:
   10ff4:	add	ip, pc, #0, 12
   10ff8:	add	ip, ip, #144, 20	; 0x90000
   10ffc:	ldr	pc, [ip, #152]!	; 0x98

00011000 <raise@plt>:
   11000:	add	ip, pc, #0, 12
   11004:	add	ip, ip, #144, 20	; 0x90000
   11008:	ldr	pc, [ip, #144]!	; 0x90

0001100c <fcntl64@plt>:
   1100c:	add	ip, pc, #0, 12
   11010:	add	ip, ip, #144, 20	; 0x90000
   11014:	ldr	pc, [ip, #136]!	; 0x88

00011018 <strstr@plt>:
   11018:	add	ip, pc, #0, 12
   1101c:	add	ip, ip, #144, 20	; 0x90000
   11020:	ldr	pc, [ip, #128]!	; 0x80

00011024 <close@plt>:
   11024:	add	ip, pc, #0, 12
   11028:	add	ip, ip, #144, 20	; 0x90000
   1102c:	ldr	pc, [ip, #120]!	; 0x78

00011030 <fwrite@plt>:
   11030:	add	ip, pc, #0, 12
   11034:	add	ip, ip, #144, 20	; 0x90000
   11038:	ldr	pc, [ip, #112]!	; 0x70

0001103c <rb_outofmemory@plt>:
   1103c:	add	ip, pc, #0, 12
   11040:	add	ip, ip, #144, 20	; 0x90000
   11044:	ldr	pc, [ip, #104]!	; 0x68

00011048 <time@plt>:
   11048:	add	ip, pc, #0, 12
   1104c:	add	ip, ip, #144, 20	; 0x90000
   11050:	ldr	pc, [ip, #96]!	; 0x60

00011054 <__xstat64@plt>:
   11054:	add	ip, pc, #0, 12
   11058:	add	ip, ip, #144, 20	; 0x90000
   1105c:	ldr	pc, [ip, #88]!	; 0x58

00011060 <fprintf@plt>:
   11060:	add	ip, pc, #0, 12
   11064:	add	ip, ip, #144, 20	; 0x90000
   11068:	ldr	pc, [ip, #80]!	; 0x50

0001106c <lseek64@plt>:
   1106c:	add	ip, pc, #0, 12
   11070:	add	ip, ip, #144, 20	; 0x90000
   11074:	ldr	pc, [ip, #72]!	; 0x48

00011078 <malloc@plt>:
   11078:	add	ip, pc, #0, 12
   1107c:	add	ip, ip, #144, 20	; 0x90000
   11080:	ldr	pc, [ip, #64]!	; 0x40

00011084 <mmap64@plt>:
   11084:	add	ip, pc, #0, 12
   11088:	add	ip, ip, #144, 20	; 0x90000
   1108c:	ldr	pc, [ip, #56]!	; 0x38

00011090 <getcwd@plt>:
   11090:	add	ip, pc, #0, 12
   11094:	add	ip, ip, #144, 20	; 0x90000
   11098:	ldr	pc, [ip, #48]!	; 0x30

0001109c <rmdir@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #144, 20	; 0x90000
   110a4:	ldr	pc, [ip, #40]!	; 0x28

000110a8 <sleep@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #144, 20	; 0x90000
   110b0:	ldr	pc, [ip, #32]!

000110b4 <memmove@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #144, 20	; 0x90000
   110bc:	ldr	pc, [ip, #24]!

000110c0 <getpid@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #144, 20	; 0x90000
   110c8:	ldr	pc, [ip, #16]!

000110cc <readlink@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #144, 20	; 0x90000
   110d4:	ldr	pc, [ip, #8]!

000110d8 <munmap@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #144, 20	; 0x90000
   110e0:	ldr	pc, [ip, #0]!

000110e4 <__lxstat64@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #585728	; 0x8f000
   110ec:	ldr	pc, [ip, #4088]!	; 0xff8

000110f0 <snprintf@plt>:
   110f0:	add	ip, pc, #0, 12
   110f4:	add	ip, ip, #585728	; 0x8f000
   110f8:	ldr	pc, [ip, #4080]!	; 0xff0

000110fc <strncmp@plt>:
   110fc:	add	ip, pc, #0, 12
   11100:	add	ip, ip, #585728	; 0x8f000
   11104:	ldr	pc, [ip, #4072]!	; 0xfe8

00011108 <gmtime@plt>:
   11108:	add	ip, pc, #0, 12
   1110c:	add	ip, ip, #585728	; 0x8f000
   11110:	ldr	pc, [ip, #4064]!	; 0xfe0

00011114 <utimes@plt>:
   11114:	add	ip, pc, #0, 12
   11118:	add	ip, ip, #585728	; 0x8f000
   1111c:	ldr	pc, [ip, #4056]!	; 0xfd8

00011120 <realloc@plt>:
   11120:	add	ip, pc, #0, 12
   11124:	add	ip, ip, #585728	; 0x8f000
   11128:	ldr	pc, [ip, #4048]!	; 0xfd0

0001112c <ftruncate64@plt>:
   1112c:	add	ip, pc, #0, 12
   11130:	add	ip, ip, #585728	; 0x8f000
   11134:	ldr	pc, [ip, #4040]!	; 0xfc8

00011138 <strpbrk@plt>:
   11138:	add	ip, pc, #0, 12
   1113c:	add	ip, ip, #585728	; 0x8f000
   11140:	ldr	pc, [ip, #4032]!	; 0xfc0

00011144 <fchmod@plt>:
   11144:	add	ip, pc, #0, 12
   11148:	add	ip, ip, #585728	; 0x8f000
   1114c:	ldr	pc, [ip, #4024]!	; 0xfb8

00011150 <strcmp@plt>:
   11150:	add	ip, pc, #0, 12
   11154:	add	ip, ip, #585728	; 0x8f000
   11158:	ldr	pc, [ip, #4016]!	; 0xfb0

0001115c <exit@plt>:
   1115c:	add	ip, pc, #0, 12
   11160:	add	ip, ip, #585728	; 0x8f000
   11164:	ldr	pc, [ip, #4008]!	; 0xfa8

00011168 <__errno_location@plt>:
   11168:	add	ip, pc, #0, 12
   1116c:	add	ip, ip, #585728	; 0x8f000
   11170:	ldr	pc, [ip, #4000]!	; 0xfa0

00011174 <fputs@plt>:
   11174:	add	ip, pc, #0, 12
   11178:	add	ip, ip, #585728	; 0x8f000
   1117c:	ldr	pc, [ip, #3992]!	; 0xf98

Disassembly of section .text:

00011180 <.text>:
   11180:	mov	fp, #0
   11184:	mov	lr, #0
   11188:	pop	{r1}		; (ldr r1, [sp], #4)
   1118c:	mov	r2, sp
   11190:	push	{r2}		; (str r2, [sp, #-4]!)
   11194:	push	{r0}		; (str r0, [sp, #-4]!)
   11198:	ldr	ip, [pc, #16]	; 111b0 <fputs@plt+0x3c>
   1119c:	push	{ip}		; (str ip, [sp, #-4]!)
   111a0:	ldr	r0, [pc, #12]	; 111b4 <fputs@plt+0x40>
   111a4:	ldr	r3, [pc, #12]	; 111b8 <fputs@plt+0x44>
   111a8:	bl	10ebc <__libc_start_main@plt>
   111ac:	bl	10e8c <abort@plt>
   111b0:	andeq	r5, r8, r8, lsr r3
   111b4:	andeq	r1, r1, r4, asr r8
   111b8:	ldrdeq	r5, [r8], -r8
   111bc:	ldr	r3, [pc, #20]	; 111d8 <fputs@plt+0x64>
   111c0:	ldr	r2, [pc, #20]	; 111dc <fputs@plt+0x68>
   111c4:	add	r3, pc, r3
   111c8:	ldr	r2, [r3, r2]
   111cc:	cmp	r2, #0
   111d0:	bxeq	lr
   111d4:	b	10ed4 <__gmon_start__@plt>
   111d8:	andeq	pc, r8, r4, lsr lr	; <UNPREDICTABLE>
   111dc:	andeq	r0, r0, r8, lsl r1
   111e0:	ldr	r0, [pc, #24]	; 11200 <fputs@plt+0x8c>
   111e4:	ldr	r3, [pc, #24]	; 11204 <fputs@plt+0x90>
   111e8:	cmp	r3, r0
   111ec:	bxeq	lr
   111f0:	ldr	r3, [pc, #16]	; 11208 <fputs@plt+0x94>
   111f4:	cmp	r3, #0
   111f8:	bxeq	lr
   111fc:	bx	r3
   11200:	andeq	r1, sl, r8, ror #26
   11204:	andeq	r1, sl, r8, ror #26
   11208:	andeq	r0, r0, r0
   1120c:	ldr	r0, [pc, #36]	; 11238 <fputs@plt+0xc4>
   11210:	ldr	r1, [pc, #36]	; 1123c <fputs@plt+0xc8>
   11214:	sub	r1, r1, r0
   11218:	asr	r1, r1, #2
   1121c:	add	r1, r1, r1, lsr #31
   11220:	asrs	r1, r1, #1
   11224:	bxeq	lr
   11228:	ldr	r3, [pc, #16]	; 11240 <fputs@plt+0xcc>
   1122c:	cmp	r3, #0
   11230:	bxeq	lr
   11234:	bx	r3
   11238:	andeq	r1, sl, r8, ror #26
   1123c:	andeq	r1, sl, r8, ror #26
   11240:	andeq	r0, r0, r0
   11244:	push	{r4, lr}
   11248:	ldr	r4, [pc, #24]	; 11268 <fputs@plt+0xf4>
   1124c:	ldrb	r3, [r4]
   11250:	cmp	r3, #0
   11254:	popne	{r4, pc}
   11258:	bl	111e0 <fputs@plt+0x6c>
   1125c:	mov	r3, #1
   11260:	strb	r3, [r4]
   11264:	pop	{r4, pc}
   11268:	andeq	r1, sl, r4, ror sp
   1126c:	b	1120c <fputs@plt+0x98>
   11270:	cmp	r0, #0
   11274:	beq	112dc <fputs@plt+0x168>
   11278:	ldrb	r2, [r0]
   1127c:	cmp	r2, #0
   11280:	beq	112c4 <fputs@plt+0x150>
   11284:	movw	r3, #7544	; 0x1d78
   11288:	movt	r3, #10
   1128c:	mov	ip, #92	; 0x5c
   11290:	mov	r1, #34	; 0x22
   11294:	b	112a4 <fputs@plt+0x130>
   11298:	ldrb	r2, [r0, #1]!
   1129c:	cmp	r2, #0
   112a0:	beq	112cc <fputs@plt+0x158>
   112a4:	cmp	r2, #34	; 0x22
   112a8:	strbne	r2, [r3], #1
   112ac:	bne	11298 <fputs@plt+0x124>
   112b0:	mov	r2, r3
   112b4:	strb	ip, [r2], #2
   112b8:	strb	r1, [r3, #1]
   112bc:	mov	r3, r2
   112c0:	b	11298 <fputs@plt+0x124>
   112c4:	movw	r3, #7544	; 0x1d78
   112c8:	movt	r3, #10
   112cc:	mov	r2, #0
   112d0:	strb	r2, [r3]
   112d4:	movw	r0, #7544	; 0x1d78
   112d8:	movt	r0, #10
   112dc:	bx	lr
   112e0:	cmp	r0, #0
   112e4:	beq	11340 <fputs@plt+0x1cc>
   112e8:	ldrb	r3, [r0]
   112ec:	cmp	r3, #0
   112f0:	beq	11330 <fputs@plt+0x1bc>
   112f4:	ldr	r2, [pc, #72]	; 11344 <fputs@plt+0x1d0>
   112f8:	mov	ip, #39	; 0x27
   112fc:	mov	r1, #32
   11300:	b	11314 <fputs@plt+0x1a0>
   11304:	add	r2, r2, #1
   11308:	ldrb	r3, [r0, #1]!
   1130c:	cmp	r3, #0
   11310:	beq	11334 <fputs@plt+0x1c0>
   11314:	cmp	r3, #34	; 0x22
   11318:	strbeq	ip, [r2]
   1131c:	beq	11304 <fputs@plt+0x190>
   11320:	cmp	r3, #58	; 0x3a
   11324:	strbeq	r1, [r2]
   11328:	strbne	r3, [r2]
   1132c:	b	11304 <fputs@plt+0x190>
   11330:	ldr	r2, [pc, #12]	; 11344 <fputs@plt+0x1d0>
   11334:	mov	r3, #0
   11338:	strb	r3, [r2]
   1133c:	ldr	r0, [pc]	; 11344 <fputs@plt+0x1d0>
   11340:	bx	lr
   11344:	andeq	r2, sl, r8, ror r1
   11348:	bx	lr
   1134c:	str	r4, [sp, #-8]!
   11350:	str	lr, [sp, #4]
   11354:	mov	r5, r0
   11358:	movw	r4, #7536	; 0x1d70
   1135c:	movt	r4, #10
   11360:	movw	r2, #21472	; 0x53e0
   11364:	movt	r2, #8
   11368:	movw	r1, #21480	; 0x53e8
   1136c:	movt	r1, #8
   11370:	ldr	r0, [r4]
   11374:	bl	11060 <fprintf@plt>
   11378:	ldr	r3, [r4]
   1137c:	mov	r2, #53	; 0x35
   11380:	mov	r1, #1
   11384:	movw	r0, #21528	; 0x5418
   11388:	movt	r0, #8
   1138c:	bl	11030 <fwrite@plt>
   11390:	ldr	r3, [r4]
   11394:	mov	r2, #235	; 0xeb
   11398:	mov	r1, #1
   1139c:	movw	r0, #21584	; 0x5450
   113a0:	movt	r0, #8
   113a4:	bl	11030 <fwrite@plt>
   113a8:	movw	r2, #12224	; 0x2fc0
   113ac:	movt	r2, #10
   113b0:	movw	r1, #21820	; 0x553c
   113b4:	movt	r1, #8
   113b8:	ldr	r0, [r4]
   113bc:	bl	11060 <fprintf@plt>
   113c0:	ldr	r3, [r4]
   113c4:	mov	r2, #47	; 0x2f
   113c8:	mov	r1, #1
   113cc:	movw	r0, #21872	; 0x5570
   113d0:	movt	r0, #8
   113d4:	bl	11030 <fwrite@plt>
   113d8:	ldr	r3, [r4]
   113dc:	mov	r2, #56	; 0x38
   113e0:	mov	r1, #1
   113e4:	movw	r0, #21920	; 0x55a0
   113e8:	movt	r0, #8
   113ec:	bl	11030 <fwrite@plt>
   113f0:	ldr	r3, [r4]
   113f4:	mov	r2, #58	; 0x3a
   113f8:	mov	r1, #1
   113fc:	movw	r0, #21980	; 0x55dc
   11400:	movt	r0, #8
   11404:	bl	11030 <fwrite@plt>
   11408:	ldr	r3, [r4]
   1140c:	mov	r2, #84	; 0x54
   11410:	mov	r1, #1
   11414:	movw	r0, #22040	; 0x5618
   11418:	movt	r0, #8
   1141c:	bl	11030 <fwrite@plt>
   11420:	ldr	r3, [r4]
   11424:	mov	r2, #69	; 0x45
   11428:	mov	r1, #1
   1142c:	movw	r0, #22128	; 0x5670
   11430:	movt	r0, #8
   11434:	bl	11030 <fwrite@plt>
   11438:	ldr	r3, [r4]
   1143c:	mov	r2, #68	; 0x44
   11440:	mov	r1, #1
   11444:	movw	r0, #22200	; 0x56b8
   11448:	movt	r0, #8
   1144c:	bl	11030 <fwrite@plt>
   11450:	ldr	r3, [r4]
   11454:	mov	r2, #73	; 0x49
   11458:	mov	r1, #1
   1145c:	movw	r0, #22272	; 0x5700
   11460:	movt	r0, #8
   11464:	bl	11030 <fwrite@plt>
   11468:	ldr	r3, [r4]
   1146c:	mov	r2, #61	; 0x3d
   11470:	mov	r1, #1
   11474:	movw	r0, #22348	; 0x574c
   11478:	movt	r0, #8
   1147c:	bl	11030 <fwrite@plt>
   11480:	ldr	r3, [r4]
   11484:	mov	r2, #90	; 0x5a
   11488:	mov	r1, #1
   1148c:	movw	r0, #22412	; 0x578c
   11490:	movt	r0, #8
   11494:	bl	11030 <fwrite@plt>
   11498:	ldr	r3, [r4]
   1149c:	mov	r2, #46	; 0x2e
   114a0:	mov	r1, #1
   114a4:	movw	r0, #22504	; 0x57e8
   114a8:	movt	r0, #8
   114ac:	bl	11030 <fwrite@plt>
   114b0:	ldr	r3, [r4]
   114b4:	mov	r2, #77	; 0x4d
   114b8:	mov	r1, #1
   114bc:	movw	r0, #22552	; 0x5818
   114c0:	movt	r0, #8
   114c4:	bl	11030 <fwrite@plt>
   114c8:	ldr	r3, [r4]
   114cc:	mov	r2, #51	; 0x33
   114d0:	mov	r1, #1
   114d4:	movw	r0, #22632	; 0x5868
   114d8:	movt	r0, #8
   114dc:	bl	11030 <fwrite@plt>
   114e0:	ldr	r3, [r4]
   114e4:	mov	r2, #70	; 0x46
   114e8:	mov	r1, #1
   114ec:	movw	r0, #22684	; 0x589c
   114f0:	movt	r0, #8
   114f4:	bl	11030 <fwrite@plt>
   114f8:	ldr	r3, [r4]
   114fc:	mov	r2, #87	; 0x57
   11500:	mov	r1, #1
   11504:	movw	r0, #22756	; 0x58e4
   11508:	movt	r0, #8
   1150c:	bl	11030 <fwrite@plt>
   11510:	ldr	r3, [r4]
   11514:	mov	r2, #54	; 0x36
   11518:	mov	r1, #1
   1151c:	movw	r0, #22844	; 0x593c
   11520:	movt	r0, #8
   11524:	bl	11030 <fwrite@plt>
   11528:	mov	r0, r5
   1152c:	bl	1115c <exit@plt>
   11530:	strd	r4, [sp, #-32]!	; 0xffffffe0
   11534:	strd	r6, [sp, #8]
   11538:	strd	r8, [sp, #16]
   1153c:	str	sl, [sp, #24]
   11540:	str	lr, [sp, #28]
   11544:	sub	sp, sp, #64	; 0x40
   11548:	movw	r3, #4392	; 0x1128
   1154c:	movt	r3, #10
   11550:	ldrb	r3, [r3, #3]
   11554:	cmp	r3, #0
   11558:	bne	11570 <fputs@plt+0x3fc>
   1155c:	movw	r3, #4392	; 0x1128
   11560:	movt	r3, #10
   11564:	ldrb	r3, [r3, #6]
   11568:	cmp	r3, #0
   1156c:	beq	11590 <fputs@plt+0x41c>
   11570:	movw	r3, #7532	; 0x1d6c
   11574:	movt	r3, #10
   11578:	ldr	r3, [r3]
   1157c:	mov	r2, #22
   11580:	mov	r1, #1
   11584:	movw	r0, #22900	; 0x5974
   11588:	movt	r0, #8
   1158c:	bl	11030 <fwrite@plt>
   11590:	movw	r3, #21372	; 0x537c
   11594:	movt	r3, #8
   11598:	ldrd	r0, [r3]
   1159c:	strd	r0, [sp, #28]
   115a0:	ldrd	r0, [r3, #8]
   115a4:	strd	r0, [sp, #36]	; 0x24
   115a8:	ldrd	r0, [r3, #16]
   115ac:	strd	r0, [sp, #44]	; 0x2c
   115b0:	ldr	r3, [r3, #24]
   115b4:	str	r3, [sp, #52]	; 0x34
   115b8:	mov	r6, #0
   115bc:	ldr	r7, [pc, #272]	; 116d4 <fputs@plt+0x560>
   115c0:	movw	sl, #23100	; 0x5a3c
   115c4:	movt	sl, #8
   115c8:	b	115ec <fputs@plt+0x478>
   115cc:	mov	r2, r4
   115d0:	movw	r1, #22988	; 0x59cc
   115d4:	movt	r1, #8
   115d8:	mov	r0, #0
   115dc:	bl	12a24 <fputs@plt+0x18b0>
   115e0:	add	r6, r6, #2
   115e4:	cmp	r6, #8
   115e8:	beq	116b8 <fputs@plt+0x544>
   115ec:	mov	r9, r6
   115f0:	ldr	r4, [r7, r6, lsl #2]
   115f4:	mov	r2, r4
   115f8:	movw	r1, #22924	; 0x598c
   115fc:	movt	r1, #8
   11600:	add	r0, sp, #12
   11604:	bl	12b4c <fputs@plt+0x19d8>
   11608:	add	r0, sp, #12
   1160c:	bl	12d44 <fputs@plt+0x1bd0>
   11610:	ldr	r3, [sp, #16]
   11614:	cmp	r3, #0
   11618:	beq	115cc <fputs@plt+0x458>
   1161c:	ldr	r4, [sp, #28]
   11620:	cmp	r4, #0
   11624:	addne	r5, sp, #28
   11628:	movwne	r8, #62324	; 0xf374
   1162c:	movtne	r8, #8
   11630:	bne	11674 <fputs@plt+0x500>
   11634:	b	115e0 <fputs@plt+0x46c>
   11638:	mov	r2, #8
   1163c:	mov	r1, sl
   11640:	add	r0, sp, #56	; 0x38
   11644:	bl	10f64 <rb_strlcpy@plt>
   11648:	add	r3, sp, #56	; 0x38
   1164c:	str	r3, [sp]
   11650:	ldr	r3, [r5]
   11654:	ldr	r2, [r7, r9, lsl #2]
   11658:	movw	r1, #23108	; 0x5a44
   1165c:	movt	r1, #8
   11660:	mov	r0, #0
   11664:	bl	12a24 <fputs@plt+0x18b0>
   11668:	ldr	r4, [r5, #4]!
   1166c:	cmp	r4, #0
   11670:	beq	115e0 <fputs@plt+0x46c>
   11674:	mov	r1, r8
   11678:	mov	r0, r4
   1167c:	bl	11150 <strcmp@plt>
   11680:	cmp	r0, #0
   11684:	bne	11638 <fputs@plt+0x4c4>
   11688:	movw	r1, #23084	; 0x5a2c
   1168c:	movt	r1, #8
   11690:	mov	r0, r4
   11694:	bl	11150 <strcmp@plt>
   11698:	cmp	r0, #0
   1169c:	bne	11638 <fputs@plt+0x4c4>
   116a0:	mov	r2, #8
   116a4:	movw	r1, #23092	; 0x5a34
   116a8:	movt	r1, #8
   116ac:	add	r0, sp, #56	; 0x38
   116b0:	bl	10f64 <rb_strlcpy@plt>
   116b4:	b	11648 <fputs@plt+0x4d4>
   116b8:	add	sp, sp, #64	; 0x40
   116bc:	ldrd	r4, [sp]
   116c0:	ldrd	r6, [sp, #8]
   116c4:	ldrd	r8, [sp, #16]
   116c8:	ldr	sl, [sp, #24]
   116cc:	add	sp, sp, #28
   116d0:	pop	{pc}		; (ldr pc, [sp], #4)
   116d4:	muleq	r8, r8, r3
   116d8:	strd	r4, [sp, #-16]!
   116dc:	str	r6, [sp, #8]
   116e0:	str	lr, [sp, #12]
   116e4:	subs	r5, r0, #0
   116e8:	beq	1177c <fputs@plt+0x608>
   116ec:	movw	r3, #7544	; 0x1d78
   116f0:	movt	r3, #10
   116f4:	str	r5, [r3, #2048]	; 0x800
   116f8:	ldrb	r3, [r5]
   116fc:	cmp	r3, #34	; 0x22
   11700:	movne	r6, #0
   11704:	bne	11768 <fputs@plt+0x5f4>
   11708:	add	r6, r5, #1
   1170c:	mov	r1, #44	; 0x2c
   11710:	mov	r0, r5
   11714:	bl	10f10 <strchr@plt>
   11718:	cmp	r0, #0
   1171c:	beq	11798 <fputs@plt+0x624>
   11720:	ldrb	r3, [r0, #-1]
   11724:	cmp	r3, #34	; 0x22
   11728:	beq	11750 <fputs@plt+0x5dc>
   1172c:	mov	r4, #44	; 0x2c
   11730:	mov	r1, r4
   11734:	add	r0, r0, #1
   11738:	bl	10f10 <strchr@plt>
   1173c:	cmp	r0, #0
   11740:	beq	11798 <fputs@plt+0x624>
   11744:	ldrb	r3, [r0, #-1]
   11748:	cmp	r3, #34	; 0x22
   1174c:	bne	11730 <fputs@plt+0x5bc>
   11750:	movw	r3, #7544	; 0x1d78
   11754:	movt	r3, #10
   11758:	add	r2, r0, #1
   1175c:	str	r2, [r3, #2048]	; 0x800
   11760:	mov	r3, #0
   11764:	strb	r3, [r0, #-1]
   11768:	mov	r0, r6
   1176c:	ldrd	r4, [sp]
   11770:	ldr	r6, [sp, #8]
   11774:	add	sp, sp, #12
   11778:	pop	{pc}		; (ldr pc, [sp], #4)
   1177c:	movw	r3, #7544	; 0x1d78
   11780:	movt	r3, #10
   11784:	ldr	r5, [r3, #2048]	; 0x800
   11788:	cmp	r5, #0
   1178c:	moveq	r6, r5
   11790:	bne	116f8 <fputs@plt+0x584>
   11794:	b	11768 <fputs@plt+0x5f4>
   11798:	mov	r0, r5
   1179c:	bl	10fb8 <strlen@plt>
   117a0:	movw	r3, #7544	; 0x1d78
   117a4:	movt	r3, #10
   117a8:	mov	r2, #0
   117ac:	str	r2, [r3, #2048]	; 0x800
   117b0:	ldrb	r3, [r5, r0]
   117b4:	cmp	r3, #34	; 0x22
   117b8:	moveq	r3, r2
   117bc:	strbeq	r3, [r5, r0]
   117c0:	movne	r6, #0
   117c4:	b	11768 <fputs@plt+0x5f4>
   117c8:	str	r4, [sp, #-8]!
   117cc:	str	lr, [sp, #4]
   117d0:	sub	sp, sp, #24
   117d4:	mov	r2, #10
   117d8:	mov	r1, #0
   117dc:	bl	10fe8 <strtol@plt>
   117e0:	str	r0, [sp, #20]
   117e4:	add	r0, sp, #20
   117e8:	bl	11108 <gmtime@plt>
   117ec:	cmp	r0, #0
   117f0:	beq	11840 <fputs@plt+0x6cc>
   117f4:	ldr	r3, [r0, #20]
   117f8:	ldr	r4, [pc, #80]	; 11850 <fputs@plt+0x6dc>
   117fc:	ldr	r2, [r0, #4]
   11800:	str	r2, [sp, #12]
   11804:	ldr	r2, [r0, #8]
   11808:	str	r2, [sp, #8]
   1180c:	ldr	r2, [r0, #12]
   11810:	str	r2, [sp, #4]
   11814:	ldr	r2, [r0, #16]
   11818:	add	r2, r2, #1
   1181c:	str	r2, [sp]
   11820:	add	r3, r3, #1888	; 0x760
   11824:	add	r3, r3, #12
   11828:	movw	r2, #23140	; 0x5a64
   1182c:	movt	r2, #8
   11830:	mov	r1, #32
   11834:	mov	r0, r4
   11838:	bl	110f0 <snprintf@plt>
   1183c:	mov	r0, r4
   11840:	add	sp, sp, #24
   11844:	ldr	r4, [sp]
   11848:	add	sp, sp, #4
   1184c:	pop	{pc}		; (ldr pc, [sp], #4)
   11850:	andeq	r2, sl, ip, ror r5
   11854:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11858:	strd	r6, [sp, #8]
   1185c:	strd	r8, [sp, #16]
   11860:	strd	sl, [sp, #24]
   11864:	str	lr, [sp, #32]
   11868:	sub	sp, sp, #9024	; 0x2340
   1186c:	sub	sp, sp, #20
   11870:	mov	r7, r0
   11874:	mov	r6, r1
   11878:	mov	r2, #4096	; 0x1000
   1187c:	ldr	r1, [r1]
   11880:	movw	r0, #12224	; 0x2fc0
   11884:	movt	r0, #10
   11888:	bl	10f64 <rb_strlcpy@plt>
   1188c:	movw	r5, #23168	; 0x5a80
   11890:	movt	r5, #8
   11894:	movw	r4, #4392	; 0x1128
   11898:	movt	r4, #10
   1189c:	mov	r8, #1
   118a0:	b	118b8 <fputs@plt+0x744>
   118a4:	mov	r0, #0
   118a8:	bl	1134c <fputs@plt+0x1d8>
   118ac:	mov	r3, #0
   118b0:	strb	r3, [r4]
   118b4:	strb	r8, [r4, #2]
   118b8:	mov	r2, r5
   118bc:	mov	r1, r6
   118c0:	mov	r0, r7
   118c4:	bl	10fd0 <getopt@plt>
   118c8:	cmn	r0, #1
   118cc:	beq	11988 <fputs@plt+0x814>
   118d0:	sub	r0, r0, #100	; 0x64
   118d4:	cmp	r0, #19
   118d8:	ldrls	pc, [pc, r0, lsl #2]
   118dc:	b	11980 <fputs@plt+0x80c>
   118e0:	andeq	r1, r1, r8, ror r9
   118e4:	andeq	r1, r1, r0, lsr r9
   118e8:	andeq	r1, r1, r0, lsl #19
   118ec:	andeq	r1, r1, r0, lsl #19
   118f0:	andeq	r1, r1, r4, lsr #17
   118f4:	andeq	r1, r1, ip, lsr #17
   118f8:	andeq	r1, r1, r0, lsl #19
   118fc:	andeq	r1, r1, r0, lsl #19
   11900:	andeq	r1, r1, r0, lsl #19
   11904:	andeq	r1, r1, r0, lsl #19
   11908:	andeq	r1, r1, r0, lsl #19
   1190c:	andeq	r1, r1, r0, lsl #19
   11910:	andeq	r1, r1, r0, ror #18
   11914:	andeq	r1, r1, r0, lsl #19
   11918:	andeq	r1, r1, r0, lsl #19
   1191c:	andeq	r1, r1, r0, asr r9
   11920:	andeq	r1, r1, r0, lsl #19
   11924:	andeq	r1, r1, r0, asr #18
   11928:	andeq	r1, r1, r8, ror #18
   1192c:	andeq	r1, r1, r0, ror r9
   11930:	mov	r3, #0
   11934:	strb	r3, [r4]
   11938:	strb	r8, [r4, #1]
   1193c:	b	118b8 <fputs@plt+0x744>
   11940:	mov	r3, #0
   11944:	strb	r3, [r4]
   11948:	strb	r8, [r4, #3]
   1194c:	b	118b8 <fputs@plt+0x744>
   11950:	mov	r3, #0
   11954:	strb	r3, [r4]
   11958:	strb	r8, [r4, #4]
   1195c:	b	118b8 <fputs@plt+0x744>
   11960:	strb	r8, [r4, #5]
   11964:	b	118b8 <fputs@plt+0x744>
   11968:	strb	r8, [r4, #6]
   1196c:	b	118b8 <fputs@plt+0x744>
   11970:	strb	r8, [r4, #7]
   11974:	b	118b8 <fputs@plt+0x744>
   11978:	strb	r8, [r4, #8]
   1197c:	b	118b8 <fputs@plt+0x744>
   11980:	mov	r0, #1
   11984:	bl	1134c <fputs@plt+0x1d8>
   11988:	movw	r3, #4392	; 0x1128
   1198c:	movt	r3, #10
   11990:	ldrb	r3, [r3]
   11994:	cmp	r3, #0
   11998:	bne	11ab4 <fputs@plt+0x940>
   1199c:	movw	r3, #4392	; 0x1128
   119a0:	movt	r3, #10
   119a4:	ldrb	r3, [r3, #2]
   119a8:	cmp	r3, #0
   119ac:	beq	11abc <fputs@plt+0x948>
   119b0:	movw	r3, #4392	; 0x1128
   119b4:	movt	r3, #10
   119b8:	ldrb	r3, [r3, #1]
   119bc:	cmp	r3, #0
   119c0:	bne	11b0c <fputs@plt+0x998>
   119c4:	movw	r3, #4392	; 0x1128
   119c8:	movt	r3, #10
   119cc:	ldrb	r3, [r3, #3]
   119d0:	cmp	r3, #0
   119d4:	beq	119ec <fputs@plt+0x878>
   119d8:	movw	r3, #4392	; 0x1128
   119dc:	movt	r3, #10
   119e0:	ldrb	r3, [r3, #5]
   119e4:	cmp	r3, #0
   119e8:	bne	11b0c <fputs@plt+0x998>
   119ec:	movw	r3, #7528	; 0x1d68
   119f0:	movt	r3, #10
   119f4:	ldr	r3, [r3]
   119f8:	ldr	r1, [r6, r3, lsl #2]
   119fc:	cmp	r1, #0
   11a00:	movne	r2, #4096	; 0x1000
   11a04:	moveq	r2, #18
   11a08:	movweq	r1, #23312	; 0x5b10
   11a0c:	movteq	r1, #8
   11a10:	add	r0, sp, #4928	; 0x1340
   11a14:	add	r0, r0, #16
   11a18:	bl	10f64 <rb_strlcpy@plt>
   11a1c:	movw	r3, #7532	; 0x1d6c
   11a20:	movt	r3, #10
   11a24:	movw	r2, #21472	; 0x53e0
   11a28:	movt	r2, #8
   11a2c:	movw	r1, #23332	; 0x5b24
   11a30:	movt	r1, #8
   11a34:	ldr	r0, [r3]
   11a38:	bl	11060 <fprintf@plt>
   11a3c:	movw	r3, #4392	; 0x1128
   11a40:	movt	r3, #10
   11a44:	ldrb	r3, [r3, #5]
   11a48:	cmp	r3, #0
   11a4c:	beq	11ba0 <fputs@plt+0xa2c>
   11a50:	movw	r3, #4392	; 0x1128
   11a54:	movt	r3, #10
   11a58:	ldrb	r3, [r3, #6]
   11a5c:	cmp	r3, #0
   11a60:	beq	11a78 <fputs@plt+0x904>
   11a64:	movw	r3, #4392	; 0x1128
   11a68:	movt	r3, #10
   11a6c:	ldrb	r3, [r3, #8]
   11a70:	cmp	r3, #0
   11a74:	bne	11d50 <fputs@plt+0xbdc>
   11a78:	movw	r3, #21372	; 0x537c
   11a7c:	movt	r3, #8
   11a80:	add	r8, r3, #24
   11a84:	add	r9, r3, #64	; 0x40
   11a88:	mov	sl, #0
   11a8c:	movw	r6, #7544	; 0x1d78
   11a90:	movt	r6, #10
   11a94:	add	r3, r6, #3104	; 0xc20
   11a98:	add	r3, r3, #4
   11a9c:	str	r3, [sp, #68]	; 0x44
   11aa0:	movw	r3, #23700	; 0x5c94
   11aa4:	movt	r3, #8
   11aa8:	str	r3, [sp, #32]
   11aac:	mov	fp, r6
   11ab0:	b	12230 <fputs@plt+0x10bc>
   11ab4:	mov	r0, #1
   11ab8:	bl	1134c <fputs@plt+0x1d8>
   11abc:	movw	r3, #4392	; 0x1128
   11ac0:	movt	r3, #10
   11ac4:	ldrb	r3, [r3, #1]
   11ac8:	cmp	r3, #0
   11acc:	beq	119c4 <fputs@plt+0x850>
   11ad0:	movw	r3, #4392	; 0x1128
   11ad4:	movt	r3, #10
   11ad8:	ldrb	r3, [r3, #7]
   11adc:	cmp	r3, #0
   11ae0:	bne	11b0c <fputs@plt+0x998>
   11ae4:	movw	r3, #4392	; 0x1128
   11ae8:	movt	r3, #10
   11aec:	ldrb	r3, [r3, #3]
   11af0:	cmp	r3, #0
   11af4:	bne	119d8 <fputs@plt+0x864>
   11af8:	movw	r3, #4392	; 0x1128
   11afc:	movt	r3, #10
   11b00:	ldrb	r3, [r3, #5]
   11b04:	cmp	r3, #0
   11b08:	beq	119ec <fputs@plt+0x878>
   11b0c:	movw	r3, #7536	; 0x1d70
   11b10:	movt	r3, #10
   11b14:	ldr	r3, [r3]
   11b18:	mov	r2, #28
   11b1c:	mov	r1, #1
   11b20:	movw	r0, #23180	; 0x5a8c
   11b24:	movt	r0, #8
   11b28:	bl	11030 <fwrite@plt>
   11b2c:	movw	r3, #4392	; 0x1128
   11b30:	movt	r3, #10
   11b34:	ldrb	r3, [r3, #1]
   11b38:	cmp	r3, #0
   11b3c:	beq	11b54 <fputs@plt+0x9e0>
   11b40:	movw	r3, #4392	; 0x1128
   11b44:	movt	r3, #10
   11b48:	ldrb	r3, [r3, #5]
   11b4c:	cmp	r3, #0
   11b50:	bne	11b7c <fputs@plt+0xa08>
   11b54:	movw	r3, #7536	; 0x1d70
   11b58:	movt	r3, #10
   11b5c:	movw	r2, #12224	; 0x2fc0
   11b60:	movt	r2, #10
   11b64:	movw	r1, #23264	; 0x5ae0
   11b68:	movt	r1, #8
   11b6c:	ldr	r0, [r3]
   11b70:	bl	11060 <fprintf@plt>
   11b74:	mov	r0, #1
   11b78:	bl	1115c <exit@plt>
   11b7c:	movw	r3, #7536	; 0x1d70
   11b80:	movt	r3, #10
   11b84:	ldr	r3, [r3]
   11b88:	mov	r2, #48	; 0x30
   11b8c:	mov	r1, #1
   11b90:	movw	r0, #23212	; 0x5aac
   11b94:	movt	r0, #8
   11b98:	bl	11030 <fwrite@plt>
   11b9c:	b	11b54 <fputs@plt+0x9e0>
   11ba0:	movw	r0, #4936	; 0x1348
   11ba4:	movt	r0, #1
   11ba8:	bl	128a0 <fputs@plt+0x172c>
   11bac:	cmn	r0, #1
   11bb0:	beq	11cf4 <fputs@plt+0xb80>
   11bb4:	bl	11530 <fputs@plt+0x3bc>
   11bb8:	movw	r3, #4392	; 0x1128
   11bbc:	movt	r3, #10
   11bc0:	ldrb	r3, [r3, #4]
   11bc4:	cmp	r3, #0
   11bc8:	bne	11d1c <fputs@plt+0xba8>
   11bcc:	movw	r3, #4392	; 0x1128
   11bd0:	movt	r3, #10
   11bd4:	ldrb	r3, [r3, #2]
   11bd8:	cmp	r3, #0
   11bdc:	beq	11a50 <fputs@plt+0x8dc>
   11be0:	movw	r3, #4392	; 0x1128
   11be4:	movt	r3, #10
   11be8:	ldrb	r3, [r3, #7]
   11bec:	cmp	r3, #0
   11bf0:	beq	11a50 <fputs@plt+0x8dc>
   11bf4:	movw	r3, #4392	; 0x1128
   11bf8:	movt	r3, #10
   11bfc:	mov	r2, #1
   11c00:	strb	r2, [r3, #8]
   11c04:	mov	r4, #3
   11c08:	movw	r6, #7532	; 0x1d6c
   11c0c:	movt	r6, #10
   11c10:	movw	r5, #23432	; 0x5b88
   11c14:	movt	r5, #8
   11c18:	mov	r7, #48	; 0x30
   11c1c:	ldr	r3, [r6]
   11c20:	mov	r2, r7
   11c24:	mov	r1, #1
   11c28:	mov	r0, r5
   11c2c:	bl	11030 <fwrite@plt>
   11c30:	subs	r4, r4, #1
   11c34:	bne	11c1c <fputs@plt+0xaa8>
   11c38:	movw	r4, #7532	; 0x1d6c
   11c3c:	movt	r4, #10
   11c40:	ldr	r3, [r4]
   11c44:	mov	r2, #21
   11c48:	mov	r1, #1
   11c4c:	movw	r0, #23484	; 0x5bbc
   11c50:	movt	r0, #8
   11c54:	bl	11030 <fwrite@plt>
   11c58:	ldr	r0, [r4]
   11c5c:	bl	10fac <fflush@plt>
   11c60:	mov	r1, #0
   11c64:	mov	r0, #10
   11c68:	bl	10e5c <rb_sleep@plt>
   11c6c:	ldr	r3, [r4]
   11c70:	mov	r2, #15
   11c74:	mov	r1, #1
   11c78:	movw	r0, #23508	; 0x5bd4
   11c7c:	movt	r0, #8
   11c80:	bl	11030 <fwrite@plt>
   11c84:	mov	r0, #0
   11c88:	bl	12db0 <fputs@plt+0x1c3c>
   11c8c:	movw	r4, #23532	; 0x5bec
   11c90:	movt	r4, #8
   11c94:	movw	r2, #23524	; 0x5be4
   11c98:	movt	r2, #8
   11c9c:	mov	r1, r4
   11ca0:	mov	r0, #0
   11ca4:	bl	12a24 <fputs@plt+0x18b0>
   11ca8:	movw	r2, #23548	; 0x5bfc
   11cac:	movt	r2, #8
   11cb0:	mov	r1, r4
   11cb4:	mov	r0, #0
   11cb8:	bl	12a24 <fputs@plt+0x18b0>
   11cbc:	movw	r2, #23556	; 0x5c04
   11cc0:	movt	r2, #8
   11cc4:	mov	r1, r4
   11cc8:	mov	r0, #0
   11ccc:	bl	12a24 <fputs@plt+0x18b0>
   11cd0:	movw	r2, #23564	; 0x5c0c
   11cd4:	movt	r2, #8
   11cd8:	mov	r1, r4
   11cdc:	mov	r0, #0
   11ce0:	bl	12a24 <fputs@plt+0x18b0>
   11ce4:	mov	r0, #1
   11ce8:	bl	12db0 <fputs@plt+0x1c3c>
   11cec:	bl	11530 <fputs@plt+0x3bc>
   11cf0:	b	11a50 <fputs@plt+0x8dc>
   11cf4:	movw	r3, #7536	; 0x1d70
   11cf8:	movt	r3, #10
   11cfc:	ldr	r3, [r3]
   11d00:	mov	r2, #33	; 0x21
   11d04:	mov	r1, #1
   11d08:	movw	r0, #23360	; 0x5b40
   11d0c:	movt	r0, #8
   11d10:	bl	11030 <fwrite@plt>
   11d14:	mov	r0, #1
   11d18:	bl	1115c <exit@plt>
   11d1c:	movw	r3, #7532	; 0x1d6c
   11d20:	movt	r3, #10
   11d24:	ldr	r3, [r3]
   11d28:	mov	r2, #25
   11d2c:	mov	r1, #1
   11d30:	movw	r0, #23396	; 0x5b64
   11d34:	movt	r0, #8
   11d38:	bl	11030 <fwrite@plt>
   11d3c:	movw	r1, #23424	; 0x5b80
   11d40:	movt	r1, #8
   11d44:	mov	r0, #0
   11d48:	bl	12a24 <fputs@plt+0x18b0>
   11d4c:	b	11bcc <fputs@plt+0xa58>
   11d50:	movw	r3, #7532	; 0x1d6c
   11d54:	movt	r3, #10
   11d58:	ldr	r3, [r3]
   11d5c:	mov	r2, #29
   11d60:	mov	r1, #1
   11d64:	movw	r0, #23572	; 0x5c14
   11d68:	movt	r0, #8
   11d6c:	bl	11030 <fwrite@plt>
   11d70:	b	11a78 <fputs@plt+0x904>
   11d74:	movw	r3, #7536	; 0x1d70
   11d78:	movt	r3, #10
   11d7c:	ldr	r3, [r3]
   11d80:	mov	r2, #34	; 0x22
   11d84:	mov	r1, #1
   11d88:	movw	r0, #23620	; 0x5c44
   11d8c:	movt	r0, #8
   11d90:	bl	11030 <fwrite@plt>
   11d94:	mov	r0, #1
   11d98:	bl	1115c <exit@plt>
   11d9c:	mov	r0, #0
   11da0:	bl	12db0 <fputs@plt+0x1c3c>
   11da4:	movw	r3, #4392	; 0x1128
   11da8:	movt	r3, #10
   11dac:	ldrb	r3, [r3, #2]
   11db0:	cmp	r3, #0
   11db4:	beq	121e8 <fputs@plt+0x1074>
   11db8:	b	1229c <fputs@plt+0x1128>
   11dbc:	movw	r3, #7532	; 0x1d6c
   11dc0:	movt	r3, #10
   11dc4:	add	r2, sp, #848	; 0x350
   11dc8:	movw	r1, #23656	; 0x5c68
   11dcc:	movt	r1, #8
   11dd0:	ldr	r0, [r3]
   11dd4:	bl	11060 <fprintf@plt>
   11dd8:	b	122b0 <fputs@plt+0x113c>
   11ddc:	movw	r3, #4392	; 0x1128
   11de0:	movt	r3, #10
   11de4:	ldrb	r3, [r3, #6]
   11de8:	cmp	r3, #0
   11dec:	beq	11e20 <fputs@plt+0xcac>
   11df0:	movw	r0, #7532	; 0x1d6c
   11df4:	movt	r0, #10
   11df8:	ldrb	r3, [r4]
   11dfc:	cmp	r3, #0
   11e00:	movw	r3, #23676	; 0x5c7c
   11e04:	movt	r3, #8
   11e08:	movne	r2, #10
   11e0c:	moveq	r2, #15
   11e10:	movw	r1, #23688	; 0x5c88
   11e14:	movt	r1, #8
   11e18:	ldr	r0, [r0]
   11e1c:	bl	11060 <fprintf@plt>
   11e20:	ldr	r3, [fp, #3140]	; 0xc44
   11e24:	add	r3, r3, #1
   11e28:	str	r3, [fp, #3140]	; 0xc44
   11e2c:	b	121e8 <fputs@plt+0x1074>
   11e30:	add	r3, fp, #2080	; 0x820
   11e34:	add	r3, r3, #4
   11e38:	mov	r0, #92	; 0x5c
   11e3c:	mov	r1, #115	; 0x73
   11e40:	b	11e50 <fputs@plt+0xcdc>
   11e44:	ldrb	r2, [r4, #1]!
   11e48:	cmp	r2, #0
   11e4c:	beq	11e70 <fputs@plt+0xcfc>
   11e50:	cmp	r2, #32
   11e54:	strbne	r2, [r3], #1
   11e58:	bne	11e44 <fputs@plt+0xcd0>
   11e5c:	mov	r2, r3
   11e60:	strb	r0, [r2], #2
   11e64:	strb	r1, [r3, #1]
   11e68:	mov	r3, r2
   11e6c:	b	11e44 <fputs@plt+0xcd0>
   11e70:	mov	r5, #0
   11e74:	strb	r5, [r3]
   11e78:	add	r0, fp, #2080	; 0x820
   11e7c:	add	r0, r0, #4
   11e80:	bl	11270 <fputs@plt+0xfc>
   11e84:	mov	r4, r0
   11e88:	mov	r0, r5
   11e8c:	bl	116d8 <fputs@plt+0x564>
   11e90:	mov	r0, #0
   11e94:	bl	116d8 <fputs@plt+0x564>
   11e98:	subs	r7, r0, #0
   11e9c:	beq	12304 <fputs@plt+0x1190>
   11ea0:	ldrb	r3, [r7]
   11ea4:	cmp	r3, #0
   11ea8:	beq	12304 <fputs@plt+0x1190>
   11eac:	str	sl, [sp, #52]	; 0x34
   11eb0:	cmp	sl, #3
   11eb4:	bls	12000 <fputs@plt+0xe8c>
   11eb8:	mov	r0, #0
   11ebc:	bl	116d8 <fputs@plt+0x564>
   11ec0:	mov	r6, r0
   11ec4:	bl	10fb8 <strlen@plt>
   11ec8:	add	r0, r0, #2
   11ecc:	adds	r5, r6, r0
   11ed0:	beq	11f08 <fputs@plt+0xd94>
   11ed4:	ldrb	r2, [r6, r0]
   11ed8:	cmp	r2, #0
   11edc:	beq	12018 <fputs@plt+0xea4>
   11ee0:	ldr	r3, [sp, #68]	; 0x44
   11ee4:	cmp	r2, #34	; 0x22
   11ee8:	strbne	r2, [r3], #1
   11eec:	ldrb	r2, [r5, #1]!
   11ef0:	cmp	r2, #0
   11ef4:	bne	11ee4 <fputs@plt+0xd70>
   11ef8:	mov	r2, #0
   11efc:	strb	r2, [r3]
   11f00:	add	r5, fp, #3104	; 0xc20
   11f04:	add	r5, r5, #4
   11f08:	ldrb	r3, [r6]
   11f0c:	ldr	r2, [sp, #56]	; 0x38
   11f10:	cmp	r3, #0
   11f14:	moveq	r6, r2
   11f18:	ldr	r3, [sp, #52]	; 0x34
   11f1c:	cmp	r3, #1
   11f20:	bls	12020 <fputs@plt+0xeac>
   11f24:	ldr	r3, [sp, #48]	; 0x30
   11f28:	cmp	r3, #0
   11f2c:	beq	11f3c <fputs@plt+0xdc8>
   11f30:	ldrb	r3, [r3]
   11f34:	cmp	r3, #0
   11f38:	bne	12074 <fputs@plt+0xf00>
   11f3c:	mov	r3, r7
   11f40:	movw	r2, #48244	; 0xbc74
   11f44:	movt	r2, #8
   11f48:	mov	r1, #260	; 0x104
   11f4c:	add	r0, sp, #76	; 0x4c
   11f50:	bl	110f0 <snprintf@plt>
   11f54:	movw	r3, #4392	; 0x1128
   11f58:	movt	r3, #10
   11f5c:	ldrb	r3, [r3, #5]
   11f60:	cmp	r3, #0
   11f64:	bne	120c0 <fputs@plt+0xf4c>
   11f68:	movw	r3, #4392	; 0x1128
   11f6c:	movt	r3, #10
   11f70:	ldrb	r3, [r3, #8]
   11f74:	cmp	r3, #0
   11f78:	beq	12098 <fputs@plt+0xf24>
   11f7c:	add	r3, sp, #76	; 0x4c
   11f80:	str	r3, [sp, #16]
   11f84:	ldr	r3, [sp, #64]	; 0x40
   11f88:	str	r3, [sp, #12]
   11f8c:	str	r5, [sp, #8]
   11f90:	str	r6, [sp, #4]
   11f94:	ldr	r3, [sp, #60]	; 0x3c
   11f98:	str	r3, [sp]
   11f9c:	mov	r3, r4
   11fa0:	ldr	r2, [sp, #36]	; 0x24
   11fa4:	ldr	r2, [r2]
   11fa8:	movw	r1, #23848	; 0x5d28
   11fac:	movt	r1, #8
   11fb0:	mov	r0, #0
   11fb4:	bl	12a24 <fputs@plt+0x18b0>
   11fb8:	movw	r3, #4392	; 0x1128
   11fbc:	movt	r3, #10
   11fc0:	ldrb	r3, [r3, #5]
   11fc4:	cmp	r3, #0
   11fc8:	bne	120c0 <fputs@plt+0xf4c>
   11fcc:	ldr	r3, [sp, #44]	; 0x2c
   11fd0:	add	r3, r3, #1
   11fd4:	str	r3, [sp, #44]	; 0x2c
   11fd8:	b	12304 <fputs@plt+0x1190>
   11fdc:	mov	r0, #0
   11fe0:	bl	116d8 <fputs@plt+0x564>
   11fe4:	subs	r3, r0, #0
   11fe8:	str	r3, [sp, #60]	; 0x3c
   11fec:	beq	12304 <fputs@plt+0x1190>
   11ff0:	ldrb	r3, [r3]
   11ff4:	cmp	r3, #0
   11ff8:	bne	11e90 <fputs@plt+0xd1c>
   11ffc:	b	12304 <fputs@plt+0x1190>
   12000:	mov	r0, #0
   12004:	bl	116d8 <fputs@plt+0x564>
   12008:	str	r0, [sp, #48]	; 0x30
   1200c:	mov	r0, #0
   12010:	bl	116d8 <fputs@plt+0x564>
   12014:	b	11eb8 <fputs@plt+0xd44>
   12018:	ldr	r3, [sp, #68]	; 0x44
   1201c:	b	11ef8 <fputs@plt+0xd84>
   12020:	mov	r1, #33	; 0x21
   12024:	mov	r0, r4
   12028:	bl	10f10 <strchr@plt>
   1202c:	cmp	r0, #0
   12030:	beq	11f24 <fputs@plt+0xdb0>
   12034:	movw	r5, #7536	; 0x1d70
   12038:	movt	r5, #10
   1203c:	str	r6, [sp]
   12040:	ldr	r3, [sp, #60]	; 0x3c
   12044:	mov	r2, r4
   12048:	movw	r1, #23704	; 0x5c98
   1204c:	movt	r1, #8
   12050:	ldr	r0, [r5]
   12054:	bl	11060 <fprintf@plt>
   12058:	ldr	r3, [r5]
   1205c:	mov	r2, #41	; 0x29
   12060:	mov	r1, #1
   12064:	movw	r0, #23748	; 0x5cc4
   12068:	movt	r0, #8
   1206c:	bl	11030 <fwrite@plt>
   12070:	b	12304 <fputs@plt+0x1190>
   12074:	ldr	r3, [sp, #48]	; 0x30
   12078:	str	r3, [sp]
   1207c:	mov	r3, r7
   12080:	movw	r2, #23792	; 0x5cf0
   12084:	movt	r2, #8
   12088:	mov	r1, #260	; 0x104
   1208c:	add	r0, sp, #76	; 0x4c
   12090:	bl	110f0 <snprintf@plt>
   12094:	b	11f54 <fputs@plt+0xde0>
   12098:	ldr	r3, [sp, #60]	; 0x3c
   1209c:	str	r3, [sp]
   120a0:	mov	r3, r4
   120a4:	ldr	r2, [sp, #36]	; 0x24
   120a8:	ldr	r2, [r2]
   120ac:	movw	r1, #23800	; 0x5cf8
   120b0:	movt	r1, #8
   120b4:	mov	r0, #0
   120b8:	bl	12a24 <fputs@plt+0x18b0>
   120bc:	b	11f7c <fputs@plt+0xe08>
   120c0:	movw	r3, #4392	; 0x1128
   120c4:	movt	r3, #10
   120c8:	ldrb	r3, [r3, #6]
   120cc:	cmp	r3, #0
   120d0:	beq	11fcc <fputs@plt+0xe58>
   120d4:	movw	r0, #7532	; 0x1d6c
   120d8:	movt	r0, #10
   120dc:	str	r5, [sp, #16]
   120e0:	add	r3, sp, #76	; 0x4c
   120e4:	str	r3, [sp, #12]
   120e8:	str	r6, [sp, #8]
   120ec:	ldr	r3, [sp, #60]	; 0x3c
   120f0:	str	r3, [sp, #4]
   120f4:	str	r4, [sp]
   120f8:	ldr	r3, [sp, #64]	; 0x40
   120fc:	ldr	r2, [sp, #36]	; 0x24
   12100:	ldr	r2, [r2]
   12104:	movw	r1, #23944	; 0x5d88
   12108:	movt	r1, #8
   1210c:	ldr	r0, [r0]
   12110:	bl	11060 <fprintf@plt>
   12114:	b	11fcc <fputs@plt+0xe58>
   12118:	ldr	r3, [pc, #1772]	; 1280c <fputs@plt+0x1698>
   1211c:	ldrb	r3, [sl, r3]
   12120:	sub	r3, r3, #68	; 0x44
   12124:	cmp	r3, #20
   12128:	ldrls	pc, [pc, r3, lsl #2]
   1212c:	b	12194 <fputs@plt+0x1020>
   12130:	andeq	r2, r1, ip, lsl #7
   12134:	muleq	r1, r4, r1
   12138:	muleq	r1, r4, r1
   1213c:	muleq	r1, r4, r1
   12140:	muleq	r1, r4, r1
   12144:	muleq	r1, r4, r1
   12148:	muleq	r1, r4, r1
   1214c:	andeq	r2, r1, r4, lsl #3
   12150:	muleq	r1, r4, r1
   12154:	muleq	r1, r4, r1
   12158:	muleq	r1, r4, r1
   1215c:	muleq	r1, r4, r1
   12160:	muleq	r1, r4, r1
   12164:	muleq	r1, r4, r1
   12168:			; <UNDEFINED> instruction: 0x000123b4
   1216c:	muleq	r1, r4, r1
   12170:	muleq	r1, r4, r1
   12174:	muleq	r1, r4, r1
   12178:	muleq	r1, r4, r1
   1217c:	muleq	r1, r4, r1
   12180:	andeq	r2, r1, r0, lsr #7
   12184:	ldr	r3, [fp, #3124]	; 0xc34
   12188:	ldr	r2, [sp, #44]	; 0x2c
   1218c:	add	r3, r3, r2
   12190:	str	r3, [fp, #3124]	; 0xc34
   12194:	movw	r3, #4392	; 0x1128
   12198:	movt	r3, #10
   1219c:	ldrb	r3, [r3, #6]
   121a0:	cmp	r3, #0
   121a4:	beq	121e0 <fputs@plt+0x106c>
   121a8:	movw	r0, #7532	; 0x1d6c
   121ac:	movt	r0, #10
   121b0:	ldr	r3, [sp, #40]	; 0x28
   121b4:	ldr	r3, [r3]
   121b8:	ldrb	r3, [r3]
   121bc:	cmp	r3, #0
   121c0:	movw	r3, #24008	; 0x5dc8
   121c4:	movt	r3, #8
   121c8:	movne	r2, #10
   121cc:	moveq	r2, #15
   121d0:	movw	r1, #24020	; 0x5dd4
   121d4:	movt	r1, #8
   121d8:	ldr	r0, [r0]
   121dc:	bl	11060 <fprintf@plt>
   121e0:	ldr	r0, [sp, #28]
   121e4:	bl	10eec <fclose@plt>
   121e8:	movw	r3, #4392	; 0x1128
   121ec:	movt	r3, #10
   121f0:	ldrb	r3, [r3, #1]
   121f4:	cmp	r3, #0
   121f8:	bne	123c8 <fputs@plt+0x1254>
   121fc:	movw	r3, #4392	; 0x1128
   12200:	movt	r3, #10
   12204:	ldrb	r3, [r3, #2]
   12208:	cmp	r3, #0
   1220c:	beq	12224 <fputs@plt+0x10b0>
   12210:	movw	r3, #4392	; 0x1128
   12214:	movt	r3, #10
   12218:	ldrb	r3, [r3, #5]
   1221c:	cmp	r3, #0
   12220:	beq	12704 <fputs@plt+0x1590>
   12224:	add	sl, sl, #1
   12228:	cmp	sl, #8
   1222c:	beq	12710 <fputs@plt+0x159c>
   12230:	add	r8, r8, #4
   12234:	str	r8, [sp, #36]	; 0x24
   12238:	add	r9, r9, #4
   1223c:	str	r9, [sp, #40]	; 0x28
   12240:	ldr	r4, [r9]
   12244:	str	r4, [sp, #4]
   12248:	ldr	r3, [r8]
   1224c:	str	r3, [sp]
   12250:	add	r3, sp, #4928	; 0x1340
   12254:	add	r3, r3, #16
   12258:	movw	r2, #23604	; 0x5c34
   1225c:	movt	r2, #8
   12260:	mov	r1, #4096	; 0x1000
   12264:	add	r0, sp, #848	; 0x350
   12268:	bl	110f0 <snprintf@plt>
   1226c:	cmp	r0, #4096	; 0x1000
   12270:	bcs	11d74 <fputs@plt+0xc00>
   12274:	movw	r3, #4392	; 0x1128
   12278:	movt	r3, #10
   1227c:	ldrb	r3, [r3, #2]
   12280:	cmp	r3, #0
   12284:	beq	121e8 <fputs@plt+0x1074>
   12288:	movw	r3, #4392	; 0x1128
   1228c:	movt	r3, #10
   12290:	ldrb	r3, [r3, #5]
   12294:	cmp	r3, #0
   12298:	beq	11d9c <fputs@plt+0xc28>
   1229c:	movw	r3, #4392	; 0x1128
   122a0:	movt	r3, #10
   122a4:	ldrb	r3, [r3, #6]
   122a8:	cmp	r3, #0
   122ac:	bne	11dbc <fputs@plt+0xc48>
   122b0:	movw	r1, #63676	; 0xf8bc
   122b4:	movt	r1, #8
   122b8:	add	r0, sp, #848	; 0x350
   122bc:	bl	10f34 <fopen@plt>
   122c0:	subs	r3, r0, #0
   122c4:	str	r3, [sp, #28]
   122c8:	beq	11ddc <fputs@plt+0xc68>
   122cc:	movw	r1, #23692	; 0x5c8c
   122d0:	movt	r1, #8
   122d4:	add	r0, sp, #848	; 0x350
   122d8:	bl	11018 <strstr@plt>
   122dc:	adds	r3, r0, #0
   122e0:	movne	r3, #1
   122e4:	str	r3, [sp, #64]	; 0x40
   122e8:	mov	r3, #0
   122ec:	str	r3, [sp, #48]	; 0x30
   122f0:	str	r3, [sp, #60]	; 0x3c
   122f4:	str	r3, [sp, #44]	; 0x2c
   122f8:	movw	r3, #23160	; 0x5a78
   122fc:	movt	r3, #8
   12300:	str	r3, [sp, #56]	; 0x38
   12304:	mov	r4, #512	; 0x200
   12308:	ldr	r2, [sp, #28]
   1230c:	mov	r1, r4
   12310:	add	r0, sp, #336	; 0x150
   12314:	bl	10ef8 <fgets@plt>
   12318:	cmp	r0, #0
   1231c:	beq	12118 <fputs@plt+0xfa4>
   12320:	ldr	r1, [sp, #32]
   12324:	add	r0, sp, #336	; 0x150
   12328:	bl	11138 <strpbrk@plt>
   1232c:	cmp	r0, #0
   12330:	movne	r3, #0
   12334:	strbne	r3, [r0]
   12338:	ldrb	r3, [sp, #336]	; 0x150
   1233c:	cmp	r3, #35	; 0x23
   12340:	cmpne	r3, #0
   12344:	beq	12308 <fputs@plt+0x1194>
   12348:	add	r0, sp, #336	; 0x150
   1234c:	bl	116d8 <fputs@plt+0x564>
   12350:	subs	r4, r0, #0
   12354:	beq	12304 <fputs@plt+0x1190>
   12358:	ldrb	r2, [r4]
   1235c:	cmp	r2, #0
   12360:	beq	12304 <fputs@plt+0x1190>
   12364:	sub	r3, sl, #2
   12368:	cmp	r3, #5
   1236c:	ldrls	pc, [pc, r3, lsl #2]
   12370:	b	11fdc <fputs@plt+0xe68>
   12374:	muleq	r1, r0, lr
   12378:	muleq	r1, r0, lr
   1237c:	andeq	r1, r1, r0, lsr lr
   12380:	andeq	r1, r1, r0, lsr lr
   12384:	muleq	r1, r0, lr
   12388:	muleq	r1, r0, lr
   1238c:	ldr	r3, [fp, #3128]	; 0xc38
   12390:	ldr	r2, [sp, #44]	; 0x2c
   12394:	add	r3, r3, r2
   12398:	str	r3, [fp, #3128]	; 0xc38
   1239c:	b	12194 <fputs@plt+0x1020>
   123a0:	ldr	r3, [fp, #3132]	; 0xc3c
   123a4:	ldr	r2, [sp, #44]	; 0x2c
   123a8:	add	r3, r3, r2
   123ac:	str	r3, [fp, #3132]	; 0xc3c
   123b0:	b	12194 <fputs@plt+0x1020>
   123b4:	ldr	r3, [fp, #3136]	; 0xc40
   123b8:	ldr	r2, [sp, #44]	; 0x2c
   123bc:	add	r3, r3, r2
   123c0:	str	r3, [fp, #3136]	; 0xc40
   123c4:	b	12194 <fputs@plt+0x1020>
   123c8:	ldr	r3, [sp, #36]	; 0x24
   123cc:	ldr	r4, [r3]
   123d0:	mov	r2, r4
   123d4:	movw	r1, #24028	; 0x5ddc
   123d8:	movt	r1, #8
   123dc:	add	r0, sp, #336	; 0x150
   123e0:	bl	12b4c <fputs@plt+0x19d8>
   123e4:	add	r0, sp, #336	; 0x150
   123e8:	bl	12d44 <fputs@plt+0x1bd0>
   123ec:	ldr	r3, [sp, #340]	; 0x154
   123f0:	cmp	r3, #0
   123f4:	beq	121fc <fputs@plt+0x1088>
   123f8:	movw	r1, #23692	; 0x5c8c
   123fc:	movt	r1, #8
   12400:	add	r0, sp, #848	; 0x350
   12404:	bl	11018 <strstr@plt>
   12408:	cmp	r0, #0
   1240c:	mov	r3, r4
   12410:	movwne	r2, #24048	; 0x5df0
   12414:	movtne	r2, #8
   12418:	movweq	r2, #24132	; 0x5e44
   1241c:	movteq	r2, #8
   12420:	mov	r1, #1024	; 0x400
   12424:	add	r0, fp, #3136	; 0xc40
   12428:	add	r0, r0, #8
   1242c:	bl	110f0 <snprintf@plt>
   12430:	add	r1, fp, #3136	; 0xc40
   12434:	add	r1, r1, #8
   12438:	add	r0, sp, #336	; 0x150
   1243c:	bl	12b4c <fputs@plt+0x19d8>
   12440:	ldr	r3, [sp, #340]	; 0x154
   12444:	cmp	r3, #0
   12448:	ble	124b0 <fputs@plt+0x133c>
   1244c:	movw	r3, #4392	; 0x1128
   12450:	movt	r3, #10
   12454:	ldrb	r3, [r3, #6]
   12458:	cmp	r3, #0
   1245c:	bne	124bc <fputs@plt+0x1348>
   12460:	movw	r1, #60476	; 0xec3c
   12464:	movt	r1, #8
   12468:	add	r0, sp, #848	; 0x350
   1246c:	bl	10f34 <fopen@plt>
   12470:	subs	r6, r0, #0
   12474:	beq	124dc <fputs@plt+0x1368>
   12478:	ldr	r3, [sp, #340]	; 0x154
   1247c:	cmp	r3, #0
   12480:	movgt	r4, #0
   12484:	bgt	125a0 <fputs@plt+0x142c>
   12488:	add	r0, sp, #336	; 0x150
   1248c:	bl	12d44 <fputs@plt+0x1bd0>
   12490:	movw	r3, #4392	; 0x1128
   12494:	movt	r3, #10
   12498:	ldrb	r3, [r3, #6]
   1249c:	cmp	r3, #0
   124a0:	bne	126e0 <fputs@plt+0x156c>
   124a4:	mov	r0, r6
   124a8:	bl	10eec <fclose@plt>
   124ac:	b	121fc <fputs@plt+0x1088>
   124b0:	add	r0, sp, #336	; 0x150
   124b4:	bl	12d44 <fputs@plt+0x1bd0>
   124b8:	b	121fc <fputs@plt+0x1088>
   124bc:	movw	r3, #7532	; 0x1d6c
   124c0:	movt	r3, #10
   124c4:	add	r2, sp, #848	; 0x350
   124c8:	movw	r1, #23656	; 0x5c68
   124cc:	movt	r1, #8
   124d0:	ldr	r0, [r3]
   124d4:	bl	11060 <fprintf@plt>
   124d8:	b	12460 <fputs@plt+0x12ec>
   124dc:	movw	r3, #4392	; 0x1128
   124e0:	movt	r3, #10
   124e4:	ldrb	r3, [r3, #6]
   124e8:	cmp	r3, #0
   124ec:	bne	12500 <fputs@plt+0x138c>
   124f0:	ldr	r3, [fp, #3140]	; 0xc44
   124f4:	add	r3, r3, #1
   124f8:	str	r3, [fp, #3140]	; 0xc44
   124fc:	b	121fc <fputs@plt+0x1088>
   12500:	movw	r3, #7532	; 0x1d6c
   12504:	movt	r3, #10
   12508:	ldr	r3, [r3]
   1250c:	mov	r2, #10
   12510:	mov	r1, #1
   12514:	movw	r0, #24216	; 0x5e98
   12518:	movt	r0, #8
   1251c:	bl	11030 <fwrite@plt>
   12520:	b	124f0 <fputs@plt+0x137c>
   12524:	ldr	r3, [sp, #336]	; 0x150
   12528:	ldr	r3, [r3, r4, lsl #2]
   1252c:	ldr	r5, [r3]
   12530:	ldr	r0, [r3, #8]
   12534:	bl	112e0 <fputs@plt+0x16c>
   12538:	mov	r7, r0
   1253c:	ldr	r3, [sp, #336]	; 0x150
   12540:	ldr	r3, [r3, r4, lsl #2]
   12544:	ldr	r0, [r3, #16]
   12548:	bl	117c8 <fputs@plt+0x654>
   1254c:	ldr	r3, [sp, #336]	; 0x150
   12550:	ldr	r3, [r3, r4, lsl #2]
   12554:	ldr	r2, [r3, #16]
   12558:	str	r2, [sp, #12]
   1255c:	ldr	r3, [r3, #12]
   12560:	str	r3, [sp, #8]
   12564:	str	r0, [sp, #4]
   12568:	str	r7, [sp]
   1256c:	mov	r3, r5
   12570:	movw	r2, #24228	; 0x5ea4
   12574:	movt	r2, #8
   12578:	mov	r1, #512	; 0x200
   1257c:	ldr	r0, [pc, #652]	; 12810 <fputs@plt+0x169c>
   12580:	bl	110f0 <snprintf@plt>
   12584:	mov	r1, r6
   12588:	ldr	r0, [pc, #640]	; 12810 <fputs@plt+0x169c>
   1258c:	bl	11174 <fputs@plt>
   12590:	add	r4, r4, #1
   12594:	ldr	r3, [sp, #340]	; 0x154
   12598:	cmp	r4, r3
   1259c:	bge	12488 <fputs@plt+0x1314>
   125a0:	sub	r3, sl, #2
   125a4:	cmp	r3, #5
   125a8:	ldrls	pc, [pc, r3, lsl #2]
   125ac:	b	12670 <fputs@plt+0x14fc>
   125b0:	andeq	r2, r1, r4, lsr #10
   125b4:	andeq	r2, r1, r4, lsr #10
   125b8:	andeq	r2, r1, r8, asr #11
   125bc:	andeq	r2, r1, r8, asr #11
   125c0:	andeq	r2, r1, r4, lsr #12
   125c4:	andeq	r2, r1, r4, lsr #12
   125c8:	ldr	r3, [sp, #336]	; 0x150
   125cc:	ldr	r3, [r3, r4, lsl #2]
   125d0:	ldr	r0, [r3]
   125d4:	bl	11270 <fputs@plt+0xfc>
   125d8:	mov	r5, r0
   125dc:	ldr	r3, [sp, #336]	; 0x150
   125e0:	ldr	r3, [r3, r4, lsl #2]
   125e4:	ldr	r0, [r3, #8]
   125e8:	bl	112e0 <fputs@plt+0x16c>
   125ec:	ldr	r3, [sp, #336]	; 0x150
   125f0:	ldr	r3, [r3, r4, lsl #2]
   125f4:	ldr	r2, [r3, #16]
   125f8:	str	r2, [sp, #8]
   125fc:	ldr	r3, [r3, #12]
   12600:	str	r3, [sp, #4]
   12604:	str	r0, [sp]
   12608:	mov	r3, r5
   1260c:	movw	r2, #24256	; 0x5ec0
   12610:	movt	r2, #8
   12614:	mov	r1, #512	; 0x200
   12618:	ldr	r0, [pc, #496]	; 12810 <fputs@plt+0x169c>
   1261c:	bl	110f0 <snprintf@plt>
   12620:	b	12584 <fputs@plt+0x1410>
   12624:	ldr	r3, [sp, #336]	; 0x150
   12628:	ldr	r3, [r3, r4, lsl #2]
   1262c:	ldr	r5, [r3]
   12630:	ldr	r0, [r3, #8]
   12634:	bl	112e0 <fputs@plt+0x16c>
   12638:	ldr	r3, [sp, #336]	; 0x150
   1263c:	ldr	r3, [r3, r4, lsl #2]
   12640:	ldr	r2, [r3, #16]
   12644:	str	r2, [sp, #8]
   12648:	ldr	r3, [r3, #12]
   1264c:	str	r3, [sp, #4]
   12650:	str	r0, [sp]
   12654:	mov	r3, r5
   12658:	movw	r2, #24280	; 0x5ed8
   1265c:	movt	r2, #8
   12660:	mov	r1, #512	; 0x200
   12664:	ldr	r0, [pc, #420]	; 12810 <fputs@plt+0x169c>
   12668:	bl	110f0 <snprintf@plt>
   1266c:	b	12584 <fputs@plt+0x1410>
   12670:	ldr	r3, [sp, #336]	; 0x150
   12674:	ldr	r3, [r3, r4, lsl #2]
   12678:	ldr	r2, [r3]
   1267c:	str	r2, [sp, #28]
   12680:	ldr	r5, [r3, #4]
   12684:	ldr	r0, [r3, #8]
   12688:	bl	112e0 <fputs@plt+0x16c>
   1268c:	mov	r7, r0
   12690:	ldr	r3, [sp, #336]	; 0x150
   12694:	ldr	r3, [r3, r4, lsl #2]
   12698:	ldr	r0, [r3, #16]
   1269c:	bl	117c8 <fputs@plt+0x654>
   126a0:	ldr	r3, [sp, #336]	; 0x150
   126a4:	ldr	r3, [r3, r4, lsl #2]
   126a8:	ldr	r2, [r3, #16]
   126ac:	str	r2, [sp, #16]
   126b0:	ldr	r3, [r3, #12]
   126b4:	str	r3, [sp, #12]
   126b8:	str	r0, [sp, #8]
   126bc:	str	r7, [sp, #4]
   126c0:	str	r5, [sp]
   126c4:	ldr	r3, [sp, #28]
   126c8:	movw	r2, #24300	; 0x5eec
   126cc:	movt	r2, #8
   126d0:	mov	r1, #512	; 0x200
   126d4:	ldr	r0, [pc, #308]	; 12810 <fputs@plt+0x169c>
   126d8:	bl	110f0 <snprintf@plt>
   126dc:	b	12584 <fputs@plt+0x1410>
   126e0:	movw	r3, #7532	; 0x1d6c
   126e4:	movt	r3, #10
   126e8:	ldr	r3, [r3]
   126ec:	mov	r2, #10
   126f0:	mov	r1, #1
   126f4:	movw	r0, #24332	; 0x5f0c
   126f8:	movt	r0, #8
   126fc:	bl	11030 <fwrite@plt>
   12700:	b	124a4 <fputs@plt+0x1330>
   12704:	mov	r0, #1
   12708:	bl	12db0 <fputs@plt+0x1c3c>
   1270c:	b	12224 <fputs@plt+0x10b0>
   12710:	movw	r3, #4392	; 0x1128
   12714:	movt	r3, #10
   12718:	ldrb	r3, [r3, #2]
   1271c:	cmp	r3, #0
   12720:	beq	127b0 <fputs@plt+0x163c>
   12724:	movw	r3, #7544	; 0x1d78
   12728:	movt	r3, #10
   1272c:	ldr	r2, [r3, #3140]	; 0xc44
   12730:	cmp	r2, #0
   12734:	beq	1274c <fputs@plt+0x15d8>
   12738:	movw	r3, #4392	; 0x1128
   1273c:	movt	r3, #10
   12740:	ldrb	r3, [r3, #6]
   12744:	cmp	r3, #0
   12748:	bne	127d4 <fputs@plt+0x1660>
   1274c:	movw	r2, #7544	; 0x1d78
   12750:	movt	r2, #10
   12754:	movw	r4, #7532	; 0x1d6c
   12758:	movt	r4, #10
   1275c:	ldr	r3, [r2, #3136]	; 0xc40
   12760:	str	r3, [sp, #4]
   12764:	ldr	r3, [r2, #3132]	; 0xc3c
   12768:	str	r3, [sp]
   1276c:	ldr	r3, [r2, #3128]	; 0xc38
   12770:	ldr	r2, [r2, #3124]	; 0xc34
   12774:	movw	r1, #24400	; 0x5f50
   12778:	movt	r1, #8
   1277c:	ldr	r0, [r4]
   12780:	bl	11060 <fprintf@plt>
   12784:	ldr	r3, [r4]
   12788:	mov	r2, #137	; 0x89
   1278c:	mov	r1, #1
   12790:	movw	r0, #24464	; 0x5f90
   12794:	movt	r0, #8
   12798:	bl	11030 <fwrite@plt>
   1279c:	movw	r3, #4392	; 0x1128
   127a0:	movt	r3, #10
   127a4:	ldrb	r3, [r3, #5]
   127a8:	cmp	r3, #0
   127ac:	bne	127f0 <fputs@plt+0x167c>
   127b0:	mov	r0, #0
   127b4:	add	sp, sp, #9024	; 0x2340
   127b8:	add	sp, sp, #20
   127bc:	ldrd	r4, [sp]
   127c0:	ldrd	r6, [sp, #8]
   127c4:	ldrd	r8, [sp, #16]
   127c8:	ldrd	sl, [sp, #24]
   127cc:	add	sp, sp, #32
   127d0:	pop	{pc}		; (ldr pc, [sp], #4)
   127d4:	movw	r3, #7536	; 0x1d70
   127d8:	movt	r3, #10
   127dc:	movw	r1, #24344	; 0x5f18
   127e0:	movt	r1, #8
   127e4:	ldr	r0, [r3]
   127e8:	bl	11060 <fprintf@plt>
   127ec:	b	1274c <fputs@plt+0x15d8>
   127f0:	ldr	r3, [r4]
   127f4:	mov	r2, #72	; 0x48
   127f8:	mov	r1, #1
   127fc:	movw	r0, #24604	; 0x601c
   12800:	movt	r0, #8
   12804:	bl	11030 <fwrite@plt>
   12808:	b	127b0 <fputs@plt+0x163c>
   1280c:			; <UNDEFINED> instruction: 0x000853b8
   12810:	andeq	r2, sl, r0, asr #27
   12814:	str	r4, [sp, #-8]!
   12818:	str	lr, [sp, #4]
   1281c:	mov	r3, r0
   12820:	mov	r0, r1
   12824:	mov	r1, r2
   12828:	blx	r3
   1282c:	mov	r0, #0
   12830:	ldr	r4, [sp]
   12834:	add	sp, sp, #4
   12838:	pop	{pc}		; (ldr pc, [sp], #4)
   1283c:	push	{r0, r1, r2, r3}
   12840:	push	{lr}		; (str lr, [sp, #-4]!)
   12844:	sub	sp, sp, #268	; 0x10c
   12848:	movw	r3, #23388	; 0x5b5c
   1284c:	movt	r3, #10
   12850:	ldr	r3, [r3]
   12854:	cmp	r3, #0
   12858:	beq	12898 <fputs@plt+0x1724>
   1285c:	add	r3, sp, #276	; 0x114
   12860:	str	r3, [sp, #4]
   12864:	ldr	r2, [sp, #272]	; 0x110
   12868:	mov	r1, #256	; 0x100
   1286c:	add	r0, sp, #8
   12870:	bl	10ee0 <vsnprintf@plt>
   12874:	movw	r3, #23388	; 0x5b5c
   12878:	movt	r3, #10
   1287c:	ldr	r3, [r3]
   12880:	add	r0, sp, #8
   12884:	blx	r3
   12888:	add	sp, sp, #268	; 0x10c
   1288c:	pop	{lr}		; (ldr lr, [sp], #4)
   12890:	add	sp, sp, #16
   12894:	bx	lr
   12898:	mov	r0, #1
   1289c:	bl	1115c <exit@plt>
   128a0:	push	{lr}		; (str lr, [sp, #-4]!)
   128a4:	sub	sp, sp, #4224	; 0x1080
   128a8:	sub	sp, sp, #4
   128ac:	movw	r3, #23388	; 0x5b5c
   128b0:	movt	r3, #10
   128b4:	str	r0, [r3]
   128b8:	movw	r0, #24712	; 0x6088
   128bc:	movt	r0, #8
   128c0:	bl	10f04 <getenv@plt>
   128c4:	subs	r1, r0, #0
   128c8:	mov	r2, #4096	; 0x1000
   128cc:	movweq	r1, #24728	; 0x6098
   128d0:	movteq	r1, #8
   128d4:	add	r0, sp, #128	; 0x80
   128d8:	bl	10f64 <rb_strlcpy@plt>
   128dc:	movw	r1, #23384	; 0x5b58
   128e0:	movt	r1, #10
   128e4:	add	r0, sp, #128	; 0x80
   128e8:	bl	84a9c <fputs@plt+0x73928>
   128ec:	cmp	r0, #0
   128f0:	bne	12914 <fputs@plt+0x17a0>
   128f4:	mov	r1, #2
   128f8:	add	r0, sp, #128	; 0x80
   128fc:	bl	10f94 <access@plt>
   12900:	cmp	r0, #0
   12904:	bne	1294c <fputs@plt+0x17d8>
   12908:	add	sp, sp, #4224	; 0x1080
   1290c:	add	sp, sp, #4
   12910:	pop	{pc}		; (ldr pc, [sp], #4)
   12914:	movw	r3, #23384	; 0x5b58
   12918:	movt	r3, #10
   1291c:	ldr	r0, [r3]
   12920:	bl	55a6c <fputs@plt+0x448f8>
   12924:	mov	r3, r0
   12928:	movw	r2, #24756	; 0x60b4
   1292c:	movt	r2, #8
   12930:	mov	r1, #128	; 0x80
   12934:	mov	r0, sp
   12938:	bl	110f0 <snprintf@plt>
   1293c:	mov	r0, sp
   12940:	bl	1283c <fputs@plt+0x16c8>
   12944:	mvn	r0, #0
   12948:	b	12908 <fputs@plt+0x1794>
   1294c:	bl	11168 <__errno_location@plt>
   12950:	ldr	r0, [r0]
   12954:	bl	10e68 <strerror@plt>
   12958:	mov	r3, r0
   1295c:	movw	r2, #24792	; 0x60d8
   12960:	movt	r2, #8
   12964:	mov	r1, #128	; 0x80
   12968:	mov	r0, sp
   1296c:	bl	110f0 <snprintf@plt>
   12970:	mov	r0, sp
   12974:	bl	1283c <fputs@plt+0x16c8>
   12978:	mvn	r0, #0
   1297c:	b	12908 <fputs@plt+0x1794>
   12980:	movw	r3, #23384	; 0x5b58
   12984:	movt	r3, #10
   12988:	ldr	r0, [r3]
   1298c:	cmp	r0, #0
   12990:	bxeq	lr
   12994:	str	r4, [sp, #-8]!
   12998:	str	lr, [sp, #4]
   1299c:	bl	55524 <fputs@plt+0x443b0>
   129a0:	ldr	r4, [sp]
   129a4:	add	sp, sp, #4
   129a8:	pop	{pc}		; (ldr pc, [sp], #4)
   129ac:	str	r4, [sp, #-8]!
   129b0:	str	lr, [sp, #4]
   129b4:	mov	r4, r0
   129b8:	bl	10fb8 <strlen@plt>
   129bc:	cmp	r0, #1024	; 0x400
   129c0:	movcs	r0, #0
   129c4:	bcs	12a0c <fputs@plt+0x1898>
   129c8:	ldrb	r2, [r4]
   129cc:	cmp	r2, #0
   129d0:	beq	12a18 <fputs@plt+0x18a4>
   129d4:	movw	r3, #16320	; 0x3fc0
   129d8:	movt	r3, #10
   129dc:	mov	r1, #39	; 0x27
   129e0:	cmp	r2, #39	; 0x27
   129e4:	strbeq	r1, [r3], #1
   129e8:	ldrb	r2, [r4], #1
   129ec:	strb	r2, [r3], #1
   129f0:	ldrb	r2, [r4]
   129f4:	cmp	r2, #0
   129f8:	bne	129e0 <fputs@plt+0x186c>
   129fc:	mov	r2, #0
   12a00:	strb	r2, [r3]
   12a04:	movw	r0, #16320	; 0x3fc0
   12a08:	movt	r0, #10
   12a0c:	ldr	r4, [sp]
   12a10:	add	sp, sp, #4
   12a14:	pop	{pc}		; (ldr pc, [sp], #4)
   12a18:	movw	r3, #16320	; 0x3fc0
   12a1c:	movt	r3, #10
   12a20:	b	129fc <fputs@plt+0x1888>
   12a24:	push	{r1, r2, r3}
   12a28:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12a2c:	strd	r6, [sp, #8]
   12a30:	strd	r8, [sp, #16]
   12a34:	str	lr, [sp, #24]
   12a38:	sub	sp, sp, #16
   12a3c:	mov	r6, r0
   12a40:	add	r3, sp, #48	; 0x30
   12a44:	str	r3, [sp, #12]
   12a48:	ldr	r2, [sp, #44]	; 0x2c
   12a4c:	mov	r1, #2048	; 0x800
   12a50:	ldr	r0, [pc, #240]	; 12b48 <fputs@plt+0x19d4>
   12a54:	bl	12dfc <fputs@plt+0x1c88>
   12a58:	cmp	r0, #2048	; 0x800
   12a5c:	bcs	12b08 <fputs@plt+0x1994>
   12a60:	movw	r0, #23384	; 0x5b58
   12a64:	movt	r0, #10
   12a68:	movw	r2, #10260	; 0x2814
   12a6c:	movt	r2, #1
   12a70:	cmp	r6, #0
   12a74:	moveq	r5, r6
   12a78:	movne	r5, r2
   12a7c:	add	r3, sp, #8
   12a80:	str	r3, [sp]
   12a84:	mov	r3, r6
   12a88:	mov	r2, r5
   12a8c:	ldr	r1, [pc, #180]	; 12b48 <fputs@plt+0x19d4>
   12a90:	ldr	r0, [r0]
   12a94:	bl	6f488 <fputs@plt+0x5e314>
   12a98:	subs	r4, r0, #0
   12a9c:	beq	12b28 <fputs@plt+0x19b4>
   12aa0:	cmp	r4, #5
   12aa4:	bne	12b18 <fputs@plt+0x19a4>
   12aa8:	movw	r8, #41248	; 0xa120
   12aac:	movt	r8, #7
   12ab0:	ldr	r9, [pc, #144]	; 12b48 <fputs@plt+0x19d4>
   12ab4:	movw	r7, #23384	; 0x5b58
   12ab8:	movt	r7, #10
   12abc:	mov	r1, r8
   12ac0:	mov	r0, #0
   12ac4:	bl	10e5c <rb_sleep@plt>
   12ac8:	add	r3, sp, #8
   12acc:	str	r3, [sp]
   12ad0:	mov	r3, r6
   12ad4:	mov	r2, r5
   12ad8:	mov	r1, r9
   12adc:	ldr	r0, [r7]
   12ae0:	bl	6f488 <fputs@plt+0x5e314>
   12ae4:	cmp	r0, #0
   12ae8:	beq	12b28 <fputs@plt+0x19b4>
   12aec:	subs	r4, r4, #1
   12af0:	bne	12abc <fputs@plt+0x1948>
   12af4:	ldr	r1, [sp, #8]
   12af8:	movw	r0, #24888	; 0x6138
   12afc:	movt	r0, #8
   12b00:	bl	1283c <fputs@plt+0x16c8>
   12b04:	b	12b28 <fputs@plt+0x19b4>
   12b08:	movw	r0, #24840	; 0x6108
   12b0c:	movt	r0, #8
   12b10:	bl	1283c <fputs@plt+0x16c8>
   12b14:	b	12a60 <fputs@plt+0x18ec>
   12b18:	ldr	r1, [sp, #8]
   12b1c:	movw	r0, #24888	; 0x6138
   12b20:	movt	r0, #8
   12b24:	bl	1283c <fputs@plt+0x16c8>
   12b28:	add	sp, sp, #16
   12b2c:	ldrd	r4, [sp]
   12b30:	ldrd	r6, [sp, #8]
   12b34:	ldrd	r8, [sp, #16]
   12b38:	ldr	lr, [sp, #24]
   12b3c:	add	sp, sp, #28
   12b40:	add	sp, sp, #12
   12b44:	bx	lr
   12b48:	andeq	r4, sl, r0, asr #15
   12b4c:	push	{r1, r2, r3}
   12b50:	strd	r4, [sp, #-32]!	; 0xffffffe0
   12b54:	strd	r6, [sp, #8]
   12b58:	strd	r8, [sp, #16]
   12b5c:	str	sl, [sp, #24]
   12b60:	str	lr, [sp, #28]
   12b64:	sub	sp, sp, #28
   12b68:	mov	r4, r0
   12b6c:	add	r3, sp, #64	; 0x40
   12b70:	str	r3, [sp, #20]
   12b74:	ldr	r2, [sp, #60]	; 0x3c
   12b78:	mov	r1, #2048	; 0x800
   12b7c:	ldr	r0, [pc, #444]	; 12d40 <fputs@plt+0x1bcc>
   12b80:	bl	12dfc <fputs@plt+0x1c88>
   12b84:	cmp	r0, #2048	; 0x800
   12b88:	bcs	12c30 <fputs@plt+0x1abc>
   12b8c:	add	r6, r4, #4
   12b90:	add	r7, r4, #8
   12b94:	movw	r0, #23384	; 0x5b58
   12b98:	movt	r0, #10
   12b9c:	add	r3, sp, #16
   12ba0:	str	r3, [sp, #4]
   12ba4:	str	r7, [sp]
   12ba8:	mov	r3, r6
   12bac:	add	r2, sp, #12
   12bb0:	ldr	r1, [pc, #392]	; 12d40 <fputs@plt+0x1bcc>
   12bb4:	ldr	r0, [r0]
   12bb8:	bl	83cf0 <fputs@plt+0x72b7c>
   12bbc:	subs	r5, r0, #0
   12bc0:	beq	12c50 <fputs@plt+0x1adc>
   12bc4:	cmp	r5, #5
   12bc8:	bne	12c40 <fputs@plt+0x1acc>
   12bcc:	movw	r9, #41248	; 0xa120
   12bd0:	movt	r9, #7
   12bd4:	ldr	sl, [pc, #356]	; 12d40 <fputs@plt+0x1bcc>
   12bd8:	movw	r8, #23384	; 0x5b58
   12bdc:	movt	r8, #10
   12be0:	mov	r1, r9
   12be4:	mov	r0, #0
   12be8:	bl	10e5c <rb_sleep@plt>
   12bec:	add	r3, sp, #16
   12bf0:	str	r3, [sp, #4]
   12bf4:	str	r7, [sp]
   12bf8:	mov	r3, r6
   12bfc:	add	r2, sp, #12
   12c00:	mov	r1, sl
   12c04:	ldr	r0, [r8]
   12c08:	bl	83cf0 <fputs@plt+0x72b7c>
   12c0c:	cmp	r0, #0
   12c10:	beq	12c50 <fputs@plt+0x1adc>
   12c14:	subs	r5, r5, #1
   12c18:	bne	12be0 <fputs@plt+0x1a6c>
   12c1c:	ldr	r1, [sp, #16]
   12c20:	movw	r0, #24888	; 0x6138
   12c24:	movt	r0, #8
   12c28:	bl	1283c <fputs@plt+0x16c8>
   12c2c:	b	12c50 <fputs@plt+0x1adc>
   12c30:	movw	r0, #24840	; 0x6108
   12c34:	movt	r0, #8
   12c38:	bl	1283c <fputs@plt+0x16c8>
   12c3c:	b	12b8c <fputs@plt+0x1a18>
   12c40:	ldr	r1, [sp, #16]
   12c44:	movw	r0, #24888	; 0x6138
   12c48:	movt	r0, #8
   12c4c:	bl	1283c <fputs@plt+0x16c8>
   12c50:	ldr	r3, [sp, #12]
   12c54:	str	r3, [r4, #12]
   12c58:	ldr	r6, [r4, #4]
   12c5c:	cmp	r6, #0
   12c60:	moveq	r3, #0
   12c64:	streq	r3, [r4]
   12c68:	bne	12c90 <fputs@plt+0x1b1c>
   12c6c:	add	sp, sp, #28
   12c70:	ldrd	r4, [sp]
   12c74:	ldrd	r6, [sp, #8]
   12c78:	ldrd	r8, [sp, #16]
   12c7c:	ldr	sl, [sp, #24]
   12c80:	ldr	lr, [sp, #28]
   12c84:	add	sp, sp, #32
   12c88:	add	sp, sp, #12
   12c8c:	bx	lr
   12c90:	ldr	r5, [r4, #8]
   12c94:	lsl	r1, r6, #2
   12c98:	mov	r0, #1
   12c9c:	bl	10f28 <calloc@plt>
   12ca0:	cmp	r0, #0
   12ca4:	beq	12d38 <fputs@plt+0x1bc4>
   12ca8:	str	r0, [r4]
   12cac:	cmp	r6, #0
   12cb0:	ble	12c6c <fputs@plt+0x1af8>
   12cb4:	mov	r7, #0
   12cb8:	mov	r8, #1
   12cbc:	lsl	r6, r7, #2
   12cc0:	ldr	r9, [r4]
   12cc4:	ldr	r1, [r4, #8]
   12cc8:	lsl	r1, r1, #2
   12ccc:	mov	r0, r8
   12cd0:	bl	10f28 <calloc@plt>
   12cd4:	cmp	r0, #0
   12cd8:	beq	12d3c <fputs@plt+0x1bc8>
   12cdc:	str	r0, [r9, r7, lsl #2]
   12ce0:	ldr	r3, [r4, #8]
   12ce4:	cmp	r3, #0
   12ce8:	ble	12d24 <fputs@plt+0x1bb0>
   12cec:	lsl	r2, r5, #2
   12cf0:	mov	r3, #0
   12cf4:	add	ip, r5, #1
   12cf8:	add	r5, ip, r3
   12cfc:	ldr	r1, [sp, #12]
   12d00:	ldr	r0, [r1, r2]
   12d04:	ldr	r1, [r4]
   12d08:	ldr	r1, [r1, r6]
   12d0c:	str	r0, [r1, r3, lsl #2]
   12d10:	add	r3, r3, #1
   12d14:	add	r2, r2, #4
   12d18:	ldr	r1, [r4, #8]
   12d1c:	cmp	r1, r3
   12d20:	bgt	12cf8 <fputs@plt+0x1b84>
   12d24:	add	r7, r7, #1
   12d28:	ldr	r3, [r4, #4]
   12d2c:	cmp	r3, r7
   12d30:	bgt	12cbc <fputs@plt+0x1b48>
   12d34:	b	12c6c <fputs@plt+0x1af8>
   12d38:	bl	1103c <rb_outofmemory@plt>
   12d3c:	bl	1103c <rb_outofmemory@plt>
   12d40:	andeq	r4, sl, r0, asr #31
   12d44:	strd	r4, [sp, #-16]!
   12d48:	str	r6, [sp, #8]
   12d4c:	str	lr, [sp, #12]
   12d50:	mov	r5, r0
   12d54:	ldr	r3, [r0, #4]
   12d58:	cmp	r3, #0
   12d5c:	ble	12d88 <fputs@plt+0x1c14>
   12d60:	mov	r4, #0
   12d64:	ldr	r3, [r5]
   12d68:	ldr	r0, [r3, r4, lsl #2]
   12d6c:	cmp	r0, #0
   12d70:	beq	12d78 <fputs@plt+0x1c04>
   12d74:	bl	10f70 <free@plt>
   12d78:	add	r4, r4, #1
   12d7c:	ldr	r3, [r5, #4]
   12d80:	cmp	r3, r4
   12d84:	bgt	12d64 <fputs@plt+0x1bf0>
   12d88:	ldr	r0, [r5]
   12d8c:	cmp	r0, #0
   12d90:	beq	12d98 <fputs@plt+0x1c24>
   12d94:	bl	10f70 <free@plt>
   12d98:	ldr	r0, [r5, #12]
   12d9c:	bl	2a810 <fputs@plt+0x1969c>
   12da0:	ldrd	r4, [sp]
   12da4:	ldr	r6, [sp, #8]
   12da8:	add	sp, sp, #12
   12dac:	pop	{pc}		; (ldr pc, [sp], #4)
   12db0:	str	r4, [sp, #-8]!
   12db4:	str	lr, [sp, #4]
   12db8:	cmp	r0, #0
   12dbc:	beq	12dd4 <fputs@plt+0x1c60>
   12dc0:	cmp	r0, #1
   12dc4:	beq	12de8 <fputs@plt+0x1c74>
   12dc8:	ldr	r4, [sp]
   12dcc:	add	sp, sp, #4
   12dd0:	pop	{pc}		; (ldr pc, [sp], #4)
   12dd4:	movw	r1, #24928	; 0x6160
   12dd8:	movt	r1, #8
   12ddc:	mov	r0, #0
   12de0:	bl	12a24 <fputs@plt+0x18b0>
   12de4:	b	12dc8 <fputs@plt+0x1c54>
   12de8:	movw	r1, #24948	; 0x6174
   12dec:	movt	r1, #8
   12df0:	mov	r0, #0
   12df4:	bl	12a24 <fputs@plt+0x18b0>
   12df8:	b	12dc8 <fputs@plt+0x1c54>
   12dfc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12e00:	strd	r6, [sp, #8]
   12e04:	strd	r8, [sp, #16]
   12e08:	strd	sl, [sp, #24]
   12e0c:	str	lr, [sp, #32]
   12e10:	sub	sp, sp, #12
   12e14:	mov	r4, r0
   12e18:	sub	r6, r1, #1
   12e1c:	mov	r5, #0
   12e20:	movw	r7, #22464	; 0x57c0
   12e24:	movt	r7, #10
   12e28:	movw	r9, #19923	; 0x4dd3
   12e2c:	movt	r9, #4194	; 0x1062
   12e30:	movw	fp, #24968	; 0x6188
   12e34:	movt	fp, #8
   12e38:	b	13344 <fputs@plt+0x21d0>
   12e3c:	ldr	r0, [r3], #4
   12e40:	sub	r0, r0, #1
   12e44:	mov	r2, r4
   12e48:	mov	r4, r2
   12e4c:	ldrb	r1, [r0, #1]!
   12e50:	strb	r1, [r2], #1
   12e54:	cmp	r1, #0
   12e58:	beq	12e74 <fputs@plt+0x1d00>
   12e5c:	mov	r4, r2
   12e60:	add	r5, r5, #1
   12e64:	cmp	r6, r5
   12e68:	bgt	12e48 <fputs@plt+0x1cd4>
   12e6c:	mov	r2, r8
   12e70:	b	13344 <fputs@plt+0x21d0>
   12e74:	mov	r2, r8
   12e78:	b	13344 <fputs@plt+0x21d0>
   12e7c:	ldr	r2, [r3], #4
   12e80:	cmp	r2, #0
   12e84:	beq	12ebc <fputs@plt+0x1d48>
   12e88:	cmp	r2, #0
   12e8c:	bge	12eac <fputs@plt+0x1d38>
   12e90:	mov	r1, #45	; 0x2d
   12e94:	strb	r1, [r4], #1
   12e98:	add	r5, r5, #1
   12e9c:	cmp	r6, r5
   12ea0:	movle	r2, r8
   12ea4:	ble	13344 <fputs@plt+0x21d0>
   12ea8:	rsb	r2, r2, #0
   12eac:	mov	ip, r7
   12eb0:	movw	sl, #64536	; 0xfc18
   12eb4:	movt	sl, #65535	; 0xffff
   12eb8:	b	12edc <fputs@plt+0x1d68>
   12ebc:	mov	r2, #48	; 0x30
   12ec0:	strb	r2, [r4], #1
   12ec4:	add	r5, r5, #1
   12ec8:	mov	r2, r8
   12ecc:	b	13344 <fputs@plt+0x21d0>
   12ed0:	mov	r2, lr
   12ed4:	cmp	lr, #0
   12ed8:	beq	12f1c <fputs@plt+0x1da8>
   12edc:	smull	r0, r1, r9, r2
   12ee0:	asr	lr, r2, #31
   12ee4:	rsb	lr, lr, r1, asr #6
   12ee8:	mla	r2, sl, lr, r2
   12eec:	ldr	r0, [fp, r2, lsl #2]
   12ef0:	ldrb	r2, [r0]
   12ef4:	strb	r2, [ip]
   12ef8:	cmp	r2, #0
   12efc:	beq	12ed0 <fputs@plt+0x1d5c>
   12f00:	add	r2, ip, #1
   12f04:	mov	ip, r2
   12f08:	ldrb	r1, [r0, #1]!
   12f0c:	strb	r1, [r2], #1
   12f10:	cmp	r1, #0
   12f14:	bne	12f04 <fputs@plt+0x1d90>
   12f18:	b	12ed0 <fputs@plt+0x1d5c>
   12f1c:	ldrb	r2, [ip, #-1]
   12f20:	cmp	r2, #48	; 0x30
   12f24:	bne	12f3c <fputs@plt+0x1dc8>
   12f28:	sub	r2, ip, #1
   12f2c:	mov	ip, r2
   12f30:	ldrb	r1, [r2, #-1]!
   12f34:	cmp	r1, #48	; 0x30
   12f38:	beq	12f2c <fputs@plt+0x1db8>
   12f3c:	cmp	ip, r7
   12f40:	beq	133a8 <fputs@plt+0x2234>
   12f44:	sub	r1, ip, #1
   12f48:	ldrb	r2, [ip, #-1]
   12f4c:	strb	r2, [r4], #1
   12f50:	add	r5, r5, #1
   12f54:	cmp	r6, r5
   12f58:	ble	133b0 <fputs@plt+0x223c>
   12f5c:	mov	r2, r4
   12f60:	mov	r4, r2
   12f64:	cmp	r1, r7
   12f68:	beq	12f94 <fputs@plt+0x1e20>
   12f6c:	add	r2, r2, #1
   12f70:	mov	ip, r2
   12f74:	ldrb	r0, [r1, #-1]!
   12f78:	strb	r0, [r4]
   12f7c:	add	r5, r5, #1
   12f80:	cmp	r6, r5
   12f84:	bne	12f60 <fputs@plt+0x1dec>
   12f88:	mov	r2, r8
   12f8c:	mov	r4, ip
   12f90:	b	13344 <fputs@plt+0x21d0>
   12f94:	mov	r2, r8
   12f98:	b	13344 <fputs@plt+0x21d0>
   12f9c:	ldr	r2, [r3], #4
   12fa0:	strb	r2, [r4], #1
   12fa4:	add	r5, r5, #1
   12fa8:	mov	r2, r8
   12fac:	b	13344 <fputs@plt+0x21d0>
   12fb0:	mov	r2, r3
   12fb4:	ldr	lr, [r2], #4
   12fb8:	str	r2, [sp, #4]
   12fbc:	cmp	lr, #0
   12fc0:	bne	12fdc <fputs@plt+0x1e68>
   12fc4:	mov	r3, #48	; 0x30
   12fc8:	strb	r3, [r4], #1
   12fcc:	add	r5, r5, #1
   12fd0:	mov	r3, r2
   12fd4:	mov	r2, r8
   12fd8:	b	13344 <fputs@plt+0x21d0>
   12fdc:	mov	r0, r7
   12fe0:	mov	sl, #1000	; 0x3e8
   12fe4:	b	12fec <fputs@plt+0x1e78>
   12fe8:	mov	lr, ip
   12fec:	umull	r3, ip, r9, lr
   12ff0:	lsr	ip, ip, #6
   12ff4:	mls	r3, sl, ip, lr
   12ff8:	ldr	r1, [fp, r3, lsl #2]
   12ffc:	ldrb	r3, [r1]
   13000:	strb	r3, [r0]
   13004:	cmp	r3, #0
   13008:	beq	13024 <fputs@plt+0x1eb0>
   1300c:	add	r3, r0, #1
   13010:	mov	r0, r3
   13014:	ldrb	r2, [r1, #1]!
   13018:	strb	r2, [r3], #1
   1301c:	cmp	r2, #0
   13020:	bne	13010 <fputs@plt+0x1e9c>
   13024:	cmp	lr, #1000	; 0x3e8
   13028:	bcs	12fe8 <fputs@plt+0x1e74>
   1302c:	ldrb	r3, [r0, #-1]
   13030:	cmp	r3, #48	; 0x30
   13034:	bne	1304c <fputs@plt+0x1ed8>
   13038:	sub	r3, r0, #1
   1303c:	mov	r0, r3
   13040:	ldrb	r2, [r3, #-1]!
   13044:	cmp	r2, #48	; 0x30
   13048:	beq	1303c <fputs@plt+0x1ec8>
   1304c:	cmp	r0, r7
   13050:	beq	133b8 <fputs@plt+0x2244>
   13054:	sub	r2, r0, #1
   13058:	ldrb	r3, [r0, #-1]
   1305c:	strb	r3, [r4], #1
   13060:	add	r5, r5, #1
   13064:	cmp	r6, r5
   13068:	ble	133c4 <fputs@plt+0x2250>
   1306c:	mov	r3, r4
   13070:	mov	r4, r3
   13074:	cmp	r2, r7
   13078:	beq	130a8 <fputs@plt+0x1f34>
   1307c:	add	r3, r3, #1
   13080:	mov	r0, r3
   13084:	ldrb	r1, [r2, #-1]!
   13088:	strb	r1, [r4]
   1308c:	add	r5, r5, #1
   13090:	cmp	r6, r5
   13094:	bne	13070 <fputs@plt+0x1efc>
   13098:	ldr	r3, [sp, #4]
   1309c:	mov	r2, r8
   130a0:	mov	r4, r0
   130a4:	b	13344 <fputs@plt+0x21d0>
   130a8:	ldr	r3, [sp, #4]
   130ac:	mov	r2, r8
   130b0:	b	13344 <fputs@plt+0x21d0>
   130b4:	mov	sl, r3
   130b8:	ldr	r0, [sl], #4
   130bc:	cmp	r0, #0
   130c0:	moveq	r3, sl
   130c4:	moveq	r2, r8
   130c8:	beq	13344 <fputs@plt+0x21d0>
   130cc:	bl	129ac <fputs@plt+0x1838>
   130d0:	sub	r0, r0, #1
   130d4:	mov	r3, r4
   130d8:	mov	r4, r3
   130dc:	ldrb	r2, [r0, #1]!
   130e0:	strb	r2, [r3], #1
   130e4:	cmp	r2, #0
   130e8:	beq	13108 <fputs@plt+0x1f94>
   130ec:	mov	r4, r3
   130f0:	add	r5, r5, #1
   130f4:	cmp	r6, r5
   130f8:	bgt	130d8 <fputs@plt+0x1f64>
   130fc:	mov	r3, sl
   13100:	mov	r2, r8
   13104:	b	13344 <fputs@plt+0x21d0>
   13108:	mov	r3, sl
   1310c:	mov	r2, r8
   13110:	b	13344 <fputs@plt+0x21d0>
   13114:	ldrb	r1, [r2, #2]
   13118:	cmp	r1, #117	; 0x75
   1311c:	beq	13228 <fputs@plt+0x20b4>
   13120:	cmp	r1, #100	; 0x64
   13124:	bne	1332c <fputs@plt+0x21b8>
   13128:	ldr	r1, [r3], #4
   1312c:	add	r2, r2, #3
   13130:	cmp	r1, #0
   13134:	moveq	r1, #48	; 0x30
   13138:	strbeq	r1, [r4], #1
   1313c:	addeq	r5, r5, #1
   13140:	beq	13344 <fputs@plt+0x21d0>
   13144:	cmp	r1, #0
   13148:	bge	13164 <fputs@plt+0x1ff0>
   1314c:	mov	r0, #45	; 0x2d
   13150:	strb	r0, [r4], #1
   13154:	add	r5, r5, #1
   13158:	cmp	r6, r5
   1315c:	ble	13344 <fputs@plt+0x21d0>
   13160:	rsb	r1, r1, #0
   13164:	mov	lr, r7
   13168:	movw	sl, #64536	; 0xfc18
   1316c:	movt	sl, #65535	; 0xffff
   13170:	smull	ip, r0, r9, r1
   13174:	asr	r8, r1, #31
   13178:	rsb	r8, r8, r0, asr #6
   1317c:	mla	r1, sl, r8, r1
   13180:	ldr	ip, [fp, r1, lsl #2]
   13184:	ldrb	r1, [ip]
   13188:	strb	r1, [lr]
   1318c:	cmp	r1, #0
   13190:	beq	131ac <fputs@plt+0x2038>
   13194:	add	r1, lr, #1
   13198:	mov	lr, r1
   1319c:	ldrb	r0, [ip, #1]!
   131a0:	strb	r0, [r1], #1
   131a4:	cmp	r0, #0
   131a8:	bne	13198 <fputs@plt+0x2024>
   131ac:	mov	r1, r8
   131b0:	cmp	r8, #0
   131b4:	bne	13170 <fputs@plt+0x1ffc>
   131b8:	ldrb	r1, [lr, #-1]
   131bc:	cmp	r1, #48	; 0x30
   131c0:	bne	131d8 <fputs@plt+0x2064>
   131c4:	sub	r1, lr, #1
   131c8:	mov	lr, r1
   131cc:	ldrb	r0, [r1, #-1]!
   131d0:	cmp	r0, #48	; 0x30
   131d4:	beq	131c8 <fputs@plt+0x2054>
   131d8:	cmp	lr, r7
   131dc:	beq	13344 <fputs@plt+0x21d0>
   131e0:	sub	r0, lr, #1
   131e4:	ldrb	r1, [lr, #-1]
   131e8:	strb	r1, [r4], #1
   131ec:	add	r5, r5, #1
   131f0:	cmp	r6, r5
   131f4:	ble	13344 <fputs@plt+0x21d0>
   131f8:	mov	r1, r4
   131fc:	mov	ip, r1
   13200:	cmp	r0, r7
   13204:	beq	13324 <fputs@plt+0x21b0>
   13208:	add	r1, r1, #1
   1320c:	mov	r4, r1
   13210:	ldrb	lr, [r0, #-1]!
   13214:	strb	lr, [ip]
   13218:	add	r5, r5, #1
   1321c:	cmp	r6, r5
   13220:	bne	131fc <fputs@plt+0x2088>
   13224:	b	13344 <fputs@plt+0x21d0>
   13228:	mov	r1, r3
   1322c:	ldr	r8, [r1], #4
   13230:	str	r1, [sp, #4]
   13234:	add	r2, r2, #3
   13238:	cmp	r8, #0
   1323c:	bne	13254 <fputs@plt+0x20e0>
   13240:	mov	r3, #48	; 0x30
   13244:	strb	r3, [r4], #1
   13248:	add	r5, r5, #1
   1324c:	mov	r3, r1
   13250:	b	13344 <fputs@plt+0x21d0>
   13254:	mov	ip, r7
   13258:	mov	sl, #1000	; 0x3e8
   1325c:	b	13264 <fputs@plt+0x20f0>
   13260:	mov	r8, lr
   13264:	umull	r3, lr, r9, r8
   13268:	lsr	lr, lr, #6
   1326c:	mls	r3, sl, lr, r8
   13270:	ldr	r0, [fp, r3, lsl #2]
   13274:	ldrb	r3, [r0]
   13278:	strb	r3, [ip]
   1327c:	cmp	r3, #0
   13280:	beq	1329c <fputs@plt+0x2128>
   13284:	add	r3, ip, #1
   13288:	mov	ip, r3
   1328c:	ldrb	r1, [r0, #1]!
   13290:	strb	r1, [r3], #1
   13294:	cmp	r1, #0
   13298:	bne	13288 <fputs@plt+0x2114>
   1329c:	cmp	r8, #1000	; 0x3e8
   132a0:	bcs	13260 <fputs@plt+0x20ec>
   132a4:	ldrb	r3, [ip, #-1]
   132a8:	cmp	r3, #48	; 0x30
   132ac:	bne	132c4 <fputs@plt+0x2150>
   132b0:	sub	r3, ip, #1
   132b4:	mov	ip, r3
   132b8:	ldrb	r1, [r3, #-1]!
   132bc:	cmp	r1, #48	; 0x30
   132c0:	beq	132b4 <fputs@plt+0x2140>
   132c4:	cmp	ip, r7
   132c8:	beq	133d0 <fputs@plt+0x225c>
   132cc:	sub	r1, ip, #1
   132d0:	ldrb	r3, [ip, #-1]
   132d4:	strb	r3, [r4], #1
   132d8:	add	r5, r5, #1
   132dc:	cmp	r6, r5
   132e0:	ble	133d8 <fputs@plt+0x2264>
   132e4:	mov	r3, r4
   132e8:	mov	r0, r3
   132ec:	cmp	r1, r7
   132f0:	beq	13318 <fputs@plt+0x21a4>
   132f4:	add	r3, r3, #1
   132f8:	mov	r4, r3
   132fc:	ldrb	ip, [r1, #-1]!
   13300:	strb	ip, [r0]
   13304:	add	r5, r5, #1
   13308:	cmp	r6, r5
   1330c:	bne	132e8 <fputs@plt+0x2174>
   13310:	ldr	r3, [sp, #4]
   13314:	b	13344 <fputs@plt+0x21d0>
   13318:	ldr	r3, [sp, #4]
   1331c:	mov	r4, r0
   13320:	b	13344 <fputs@plt+0x21d0>
   13324:	mov	r4, r1
   13328:	b	13344 <fputs@plt+0x21d0>
   1332c:	mov	r0, #1
   13330:	bl	1115c <exit@plt>
   13334:	mov	r0, #1
   13338:	bl	1115c <exit@plt>
   1333c:	strb	r1, [r4], #1
   13340:	add	r5, r5, #1
   13344:	ldrb	r1, [r2]
   13348:	cmp	r1, #0
   1334c:	cmpne	r5, r6
   13350:	bge	133e0 <fputs@plt+0x226c>
   13354:	cmp	r1, #37	; 0x25
   13358:	addne	r2, r2, #1
   1335c:	bne	1333c <fputs@plt+0x21c8>
   13360:	add	r8, r2, #2
   13364:	ldrb	r1, [r2, #1]
   13368:	cmp	r1, #115	; 0x73
   1336c:	beq	12e3c <fputs@plt+0x1cc8>
   13370:	cmp	r1, #100	; 0x64
   13374:	beq	12e7c <fputs@plt+0x1d08>
   13378:	cmp	r1, #99	; 0x63
   1337c:	beq	12f9c <fputs@plt+0x1e28>
   13380:	cmp	r1, #117	; 0x75
   13384:	beq	12fb0 <fputs@plt+0x1e3c>
   13388:	cmp	r1, #81	; 0x51
   1338c:	beq	130b4 <fputs@plt+0x1f40>
   13390:	cmp	r1, #108	; 0x6c
   13394:	beq	13114 <fputs@plt+0x1fa0>
   13398:	cmp	r1, #37	; 0x25
   1339c:	bne	13334 <fputs@plt+0x21c0>
   133a0:	mov	r2, r8
   133a4:	b	1333c <fputs@plt+0x21c8>
   133a8:	mov	r2, r8
   133ac:	b	13344 <fputs@plt+0x21d0>
   133b0:	mov	r2, r8
   133b4:	b	13344 <fputs@plt+0x21d0>
   133b8:	ldr	r3, [sp, #4]
   133bc:	mov	r2, r8
   133c0:	b	13344 <fputs@plt+0x21d0>
   133c4:	ldr	r3, [sp, #4]
   133c8:	mov	r2, r8
   133cc:	b	13344 <fputs@plt+0x21d0>
   133d0:	ldr	r3, [sp, #4]
   133d4:	b	13344 <fputs@plt+0x21d0>
   133d8:	ldr	r3, [sp, #4]
   133dc:	b	13344 <fputs@plt+0x21d0>
   133e0:	mov	r3, #0
   133e4:	strb	r3, [r4]
   133e8:	mov	r0, r5
   133ec:	add	sp, sp, #12
   133f0:	ldrd	r4, [sp]
   133f4:	ldrd	r6, [sp, #8]
   133f8:	ldrd	r8, [sp, #16]
   133fc:	ldrd	sl, [sp, #24]
   13400:	add	sp, sp, #32
   13404:	pop	{pc}		; (ldr pc, [sp], #4)
   13408:	push	{r2, r3}
   1340c:	push	{lr}		; (str lr, [sp, #-4]!)
   13410:	sub	sp, sp, #12
   13414:	add	r3, sp, #20
   13418:	str	r3, [sp, #4]
   1341c:	ldr	r2, [sp, #16]
   13420:	bl	12dfc <fputs@plt+0x1c88>
   13424:	add	sp, sp, #12
   13428:	pop	{lr}		; (ldr lr, [sp], #4)
   1342c:	add	sp, sp, #8
   13430:	bx	lr
   13434:	andeq	r0, r0, r0
   13438:	movw	r3, #22488	; 0x57d8
   1343c:	movt	r3, #10
   13440:	ldr	r2, [r3, r0, lsl #2]
   13444:	add	r1, r1, r2
   13448:	str	r1, [r3, r0, lsl #2]
   1344c:	add	r2, r0, #10
   13450:	ldr	r3, [r3, r2, lsl #2]
   13454:	cmp	r1, r3
   13458:	bls	13468 <fputs@plt+0x22f4>
   1345c:	movw	r3, #22488	; 0x57d8
   13460:	movt	r3, #10
   13464:	str	r1, [r3, r2, lsl #2]
   13468:	bx	lr
   1346c:	ldrb	r3, [r0, #42]	; 0x2a
   13470:	cmp	r3, #0
   13474:	bxne	lr
   13478:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1347c:	strd	r6, [sp, #8]
   13480:	strd	r8, [sp, #16]
   13484:	str	sl, [sp, #24]
   13488:	str	lr, [sp, #28]
   1348c:	sub	sp, sp, #8
   13490:	ldrb	r3, [r0, #40]	; 0x28
   13494:	cmp	r3, #0
   13498:	beq	1360c <fputs@plt+0x2498>
   1349c:	ldr	r1, [r0, #8]
   134a0:	ldr	lr, [r0, #12]
   134a4:	ldr	ip, [r0, #16]
   134a8:	cmp	lr, #2
   134ac:	ble	13618 <fputs@plt+0x24a4>
   134b0:	mov	r6, r0
   134b4:	add	r0, r1, #4672	; 0x1240
   134b8:	add	r0, r0, #44	; 0x2c
   134bc:	movw	r3, #36525	; 0x8ead
   134c0:	mul	r3, r3, r0
   134c4:	movw	r0, #34079	; 0x851f
   134c8:	movt	r0, #20971	; 0x51eb
   134cc:	smull	r4, r2, r0, r3
   134d0:	asr	r3, r3, #31
   134d4:	rsb	r3, r3, r2, asr #5
   134d8:	movw	r2, #43857	; 0xab51
   134dc:	movt	r2, #4
   134e0:	mla	r2, lr, r2, r2
   134e4:	movw	lr, #35757	; 0x8bad
   134e8:	movt	lr, #26843	; 0x68db
   134ec:	smull	r4, lr, lr, r2
   134f0:	asr	r2, r2, #31
   134f4:	rsb	r2, r2, lr, asr #12
   134f8:	add	r3, r3, r2
   134fc:	add	r3, r3, ip
   13500:	smull	r2, r0, r0, r1
   13504:	asr	r1, r1, #31
   13508:	rsb	r2, r1, r0, asr #5
   1350c:	rsb	r2, r2, #2
   13510:	rsb	r1, r1, r0, asr #7
   13514:	add	r1, r2, r1
   13518:	add	r3, r3, r1
   1351c:	vmov	s14, r3
   13520:	vcvt.f64.s32	d7, s14
   13524:	vldr	d6, [pc, #252]	; 13628 <fputs@plt+0x24b4>
   13528:	vsub.f64	d7, d7, d6
   1352c:	vldr	d6, [pc, #252]	; 13630 <fputs@plt+0x24bc>
   13530:	vmul.f64	d7, d7, d6
   13534:	vmov	r0, r1, d7
   13538:	bl	85144 <fputs@plt+0x73fd0>
   1353c:	mov	r7, r0
   13540:	mov	sl, r1
   13544:	str	r0, [r6]
   13548:	str	r1, [r6, #4]
   1354c:	mov	r3, #1
   13550:	strb	r3, [r6, #42]	; 0x2a
   13554:	ldrb	r3, [r6, #41]	; 0x29
   13558:	cmp	r3, #0
   1355c:	beq	135f0 <fputs@plt+0x247c>
   13560:	ldr	r8, [r6, #20]
   13564:	movw	r2, #61056	; 0xee80
   13568:	movt	r2, #54	; 0x36
   1356c:	ldr	r1, [r6, #24]
   13570:	movw	r3, #60000	; 0xea60
   13574:	mul	r3, r3, r1
   13578:	mla	r8, r2, r8, r3
   1357c:	asr	r9, r8, #31
   13580:	vldr	d6, [r6, #32]
   13584:	vldr	d7, [pc, #172]	; 13638 <fputs@plt+0x24c4>
   13588:	vmul.f64	d7, d6, d7
   1358c:	vmov	r0, r1, d7
   13590:	bl	85144 <fputs@plt+0x73fd0>
   13594:	adds	r0, r8, r0
   13598:	adc	r1, r9, r1
   1359c:	adds	r3, r0, r7
   135a0:	str	r3, [sp]
   135a4:	adc	r3, r1, sl
   135a8:	str	r3, [sp, #4]
   135ac:	ldrd	r0, [sp]
   135b0:	strd	r0, [r6]
   135b4:	ldrb	r3, [r6, #43]	; 0x2b
   135b8:	cmp	r3, #0
   135bc:	beq	135f0 <fputs@plt+0x247c>
   135c0:	ldr	r2, [r6, #28]
   135c4:	movw	r3, #60000	; 0xea60
   135c8:	mul	r3, r3, r2
   135cc:	subs	r0, r0, r3
   135d0:	sbc	r1, r1, r3, asr #31
   135d4:	mov	r4, r0
   135d8:	mov	r5, r1
   135dc:	strd	r4, [r6]
   135e0:	mov	r3, #0
   135e4:	strb	r3, [r6, #40]	; 0x28
   135e8:	strb	r3, [r6, #41]	; 0x29
   135ec:	strb	r3, [r6, #43]	; 0x2b
   135f0:	add	sp, sp, #8
   135f4:	ldrd	r4, [sp]
   135f8:	ldrd	r6, [sp, #8]
   135fc:	ldrd	r8, [sp, #16]
   13600:	ldr	sl, [sp, #24]
   13604:	add	sp, sp, #28
   13608:	pop	{pc}		; (ldr pc, [sp], #4)
   1360c:	mov	ip, #1
   13610:	mov	lr, ip
   13614:	mov	r1, #2000	; 0x7d0
   13618:	sub	r1, r1, #1
   1361c:	add	lr, lr, #12
   13620:	b	134b0 <fputs@plt+0x233c>
   13624:	nop	{0}
   13628:	andeq	r0, r0, r0
   1362c:	addsmi	sp, r7, r0, lsl #4
   13630:	andeq	r0, r0, r0
   13634:	orrsmi	r9, r4, r0, ror r9
   13638:	andeq	r0, r0, r0
   1363c:	addmi	r4, pc, r0
   13640:	ldrb	r3, [r0, #40]	; 0x28
   13644:	cmp	r3, #0
   13648:	bxne	lr
   1364c:	str	r4, [sp, #-8]!
   13650:	str	lr, [sp, #4]
   13654:	mov	r4, r0
   13658:	ldrb	r3, [r0, #42]	; 0x2a
   1365c:	cmp	r3, #0
   13660:	bne	1368c <fputs@plt+0x2518>
   13664:	mov	r3, #2000	; 0x7d0
   13668:	str	r3, [r0, #8]
   1366c:	mov	r3, #1
   13670:	str	r3, [r0, #12]
   13674:	str	r3, [r0, #16]
   13678:	mov	r3, #1
   1367c:	strb	r3, [r4, #40]	; 0x28
   13680:	ldr	r4, [sp]
   13684:	add	sp, sp, #4
   13688:	pop	{pc}		; (ldr pc, [sp], #4)
   1368c:	mov	r0, #11776	; 0x2e00
   13690:	movt	r0, #659	; 0x293
   13694:	ldr	ip, [r4]
   13698:	ldr	r1, [r4, #4]
   1369c:	add	r3, pc, #244	; 0xf4
   136a0:	ldrd	r2, [r3]
   136a4:	adds	r0, r0, ip
   136a8:	mov	ip, #0
   136ac:	adc	r1, ip, r1
   136b0:	bl	85024 <fputs@plt+0x73eb0>
   136b4:	vmov	s15, r0
   136b8:	vcvt.f64.s32	d6, s15
   136bc:	vldr	d7, [pc, #220]	; 137a0 <fputs@plt+0x262c>
   136c0:	vsub.f64	d6, d6, d7
   136c4:	vldr	d5, [pc, #220]	; 137a8 <fputs@plt+0x2634>
   136c8:	vdiv.f64	d7, d6, d5
   136cc:	vcvt.s32.f64	s15, d7
   136d0:	vmov	r2, s15
   136d4:	add	r3, r0, #1
   136d8:	add	r3, r3, r2
   136dc:	add	r0, r2, #3
   136e0:	cmp	r2, #0
   136e4:	movlt	r2, r0
   136e8:	sub	r3, r3, r2, asr #2
   136ec:	add	r3, r3, #1520	; 0x5f0
   136f0:	add	r3, r3, #4
   136f4:	vmov	s15, r3
   136f8:	vcvt.f64.s32	d6, s15
   136fc:	vldr	d7, [pc, #172]	; 137b0 <fputs@plt+0x263c>
   13700:	vsub.f64	d6, d6, d7
   13704:	vldr	d5, [pc, #172]	; 137b8 <fputs@plt+0x2644>
   13708:	vdiv.f64	d7, d6, d5
   1370c:	vcvt.s32.f64	s15, d7
   13710:	vmov	r2, s15
   13714:	ubfx	r0, r2, #0, #15
   13718:	movw	r1, #36525	; 0x8ead
   1371c:	mul	r1, r1, r0
   13720:	movw	r0, #34079	; 0x851f
   13724:	movt	r0, #20971	; 0x51eb
   13728:	smull	ip, r0, r0, r1
   1372c:	asr	r1, r1, #31
   13730:	rsb	r1, r1, r0, asr #5
   13734:	sub	r3, r3, r1
   13738:	vmov	s15, r3
   1373c:	vcvt.f64.s32	d6, s15
   13740:	vldr	d5, [pc, #120]	; 137c0 <fputs@plt+0x264c>
   13744:	vdiv.f64	d7, d6, d5
   13748:	vcvt.s32.f64	s14, d7
   1374c:	vcvt.f64.s32	d6, s14
   13750:	vmul.f64	d6, d6, d5
   13754:	vcvt.s32.f64	s12, d6
   13758:	vmov	r1, s12
   1375c:	sub	r3, r3, r1
   13760:	str	r3, [r4, #16]
   13764:	vmov	r3, s14
   13768:	cmp	r3, #13
   1376c:	suble	r3, r3, #1
   13770:	vmovgt	r3, s14
   13774:	subgt	r3, r3, #13
   13778:	str	r3, [r4, #12]
   1377c:	cmp	r3, #2
   13780:	sub	r3, r2, #4672	; 0x1240
   13784:	subgt	r3, r3, #44	; 0x2c
   13788:	suble	r3, r3, #43	; 0x2b
   1378c:	str	r3, [r4, #8]
   13790:	b	13678 <fputs@plt+0x2504>
   13794:	nop	{0}
   13798:	streq	r5, [r6, #-3072]!	; 0xfffff400
   1379c:	andeq	r0, r0, r0
   137a0:	andmi	r0, r0, r0
   137a4:	teqmi	ip, r0	; <illegal shifter operand>
   137a8:	andeq	r0, r0, r0
   137ac:	rscmi	sp, r1, r8, lsl #11
   137b0:	strbtvs	r6, [r6], -r6, ror #12
   137b4:	subsmi	r8, lr, r6, ror #12
   137b8:	andeq	r0, r0, r0
   137bc:	rsbsmi	sp, r6, r0, lsl #8
   137c0:	ldrbcs	r5, [r2, -r1, ror #8]
   137c4:	eorsmi	r9, lr, r0, lsr #19
   137c8:	ldrb	r3, [r0, #41]	; 0x29
   137cc:	cmp	r3, #0
   137d0:	bxne	lr
   137d4:	str	r4, [sp, #-8]!
   137d8:	str	lr, [sp, #4]
   137dc:	mov	r4, r0
   137e0:	bl	1346c <fputs@plt+0x22f8>
   137e4:	mov	r0, #11776	; 0x2e00
   137e8:	movt	r0, #659	; 0x293
   137ec:	ldr	ip, [r4]
   137f0:	ldr	r1, [r4, #4]
   137f4:	add	r3, pc, #164	; 0xa4
   137f8:	ldrd	r2, [r3]
   137fc:	adds	r0, r0, ip
   13800:	mov	ip, #0
   13804:	adc	r1, ip, r1
   13808:	bl	85024 <fputs@plt+0x73eb0>
   1380c:	vmov	s15, r2
   13810:	vcvt.f64.s32	d6, s15
   13814:	vldr	d7, [pc, #140]	; 138a8 <fputs@plt+0x2734>
   13818:	vdiv.f64	d5, d6, d7
   1381c:	vcvt.s32.f64	s15, d5
   13820:	vmov	r2, s15
   13824:	movw	r3, #46021	; 0xb3c5
   13828:	movt	r3, #37282	; 0x91a2
   1382c:	smull	r1, r3, r3, r2
   13830:	add	r1, r3, r2
   13834:	asr	r3, r2, #31
   13838:	rsb	r3, r3, r1, asr #11
   1383c:	str	r3, [r4, #20]
   13840:	movw	r1, #61936	; 0xf1f0
   13844:	movt	r1, #65535	; 0xffff
   13848:	mla	r3, r1, r3, r2
   1384c:	movw	r1, #34953	; 0x8889
   13850:	movt	r1, #34952	; 0x8888
   13854:	smull	r0, r1, r1, r3
   13858:	add	r0, r1, r3
   1385c:	asr	r1, r3, #31
   13860:	rsb	r1, r1, r0, asr #5
   13864:	str	r1, [r4, #24]
   13868:	sub	r1, r1, r1, lsl #4
   1386c:	add	r3, r3, r1, lsl #2
   13870:	vmov	s14, r3
   13874:	vcvt.f64.s32	d7, s14
   13878:	vmov	s13, r2
   1387c:	vcvt.f64.s32	d6, s13
   13880:	vsub.f64	d6, d5, d6
   13884:	vadd.f64	d7, d7, d6
   13888:	vstr	d7, [r4, #32]
   1388c:	mov	r3, #1
   13890:	strb	r3, [r4, #41]	; 0x29
   13894:	ldr	r4, [sp]
   13898:	add	sp, sp, #4
   1389c:	pop	{pc}		; (ldr pc, [sp], #4)
   138a0:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   138ac:	addmi	r4, pc, r0
   138b0:	str	r4, [sp, #-8]!
   138b4:	str	lr, [sp, #4]
   138b8:	mov	r4, r0
   138bc:	bl	13640 <fputs@plt+0x24cc>
   138c0:	mov	r0, r4
   138c4:	bl	137c8 <fputs@plt+0x2654>
   138c8:	ldr	r4, [sp]
   138cc:	add	sp, sp, #4
   138d0:	pop	{pc}		; (ldr pc, [sp], #4)
   138d4:	ldr	r3, [r0]
   138d8:	cmp	r3, #0
   138dc:	beq	13908 <fputs@plt+0x2794>
   138e0:	str	r4, [sp, #-8]!
   138e4:	str	lr, [sp, #4]
   138e8:	mov	r4, r0
   138ec:	ldr	r3, [r3, #4]
   138f0:	blx	r3
   138f4:	mov	r3, #0
   138f8:	str	r3, [r4]
   138fc:	ldr	r4, [sp]
   13900:	add	sp, sp, #4
   13904:	pop	{pc}		; (ldr pc, [sp], #4)
   13908:	mov	r0, #0
   1390c:	bx	lr
   13910:	strd	r4, [sp, #-12]!
   13914:	str	lr, [sp, #8]
   13918:	sub	sp, sp, #12
   1391c:	ldr	r3, [r0]
   13920:	ldrd	r4, [sp, #24]
   13924:	strd	r4, [sp]
   13928:	ldr	r3, [r3, #8]
   1392c:	blx	r3
   13930:	add	sp, sp, #12
   13934:	ldrd	r4, [sp]
   13938:	add	sp, sp, #8
   1393c:	pop	{pc}		; (ldr pc, [sp], #4)
   13940:	strd	r4, [sp, #-12]!
   13944:	str	lr, [sp, #8]
   13948:	sub	sp, sp, #12
   1394c:	ldr	r3, [r0]
   13950:	ldrd	r4, [sp, #24]
   13954:	strd	r4, [sp]
   13958:	ldr	r3, [r3, #12]
   1395c:	blx	r3
   13960:	add	sp, sp, #12
   13964:	ldrd	r4, [sp]
   13968:	add	sp, sp, #8
   1396c:	pop	{pc}		; (ldr pc, [sp], #4)
   13970:	str	r4, [sp, #-8]!
   13974:	str	lr, [sp, #4]
   13978:	ldr	r1, [r0]
   1397c:	ldr	r1, [r1, #16]
   13980:	blx	r1
   13984:	ldr	r4, [sp]
   13988:	add	sp, sp, #4
   1398c:	pop	{pc}		; (ldr pc, [sp], #4)
   13990:	str	r4, [sp, #-8]!
   13994:	str	lr, [sp, #4]
   13998:	ldr	r3, [r0]
   1399c:	ldr	r3, [r3, #20]
   139a0:	blx	r3
   139a4:	ldr	r4, [sp]
   139a8:	add	sp, sp, #4
   139ac:	pop	{pc}		; (ldr pc, [sp], #4)
   139b0:	str	r4, [sp, #-8]!
   139b4:	str	lr, [sp, #4]
   139b8:	ldr	r3, [r0]
   139bc:	ldr	r3, [r3, #24]
   139c0:	blx	r3
   139c4:	ldr	r4, [sp]
   139c8:	add	sp, sp, #4
   139cc:	pop	{pc}		; (ldr pc, [sp], #4)
   139d0:	str	r4, [sp, #-8]!
   139d4:	str	lr, [sp, #4]
   139d8:	ldr	r3, [r0]
   139dc:	ldr	r3, [r3, #40]	; 0x28
   139e0:	blx	r3
   139e4:	ldr	r4, [sp]
   139e8:	add	sp, sp, #4
   139ec:	pop	{pc}		; (ldr pc, [sp], #4)
   139f0:	str	r4, [sp, #-8]!
   139f4:	str	lr, [sp, #4]
   139f8:	ldr	r3, [r0]
   139fc:	ldr	r3, [r3, #40]	; 0x28
   13a00:	blx	r3
   13a04:	ldr	r4, [sp]
   13a08:	add	sp, sp, #4
   13a0c:	pop	{pc}		; (ldr pc, [sp], #4)
   13a10:	str	r4, [sp, #-8]!
   13a14:	str	lr, [sp, #4]
   13a18:	ldr	r3, [r0]
   13a1c:	ldr	r3, [r3, #48]	; 0x30
   13a20:	blx	r3
   13a24:	ldr	r4, [sp]
   13a28:	add	sp, sp, #4
   13a2c:	pop	{pc}		; (ldr pc, [sp], #4)
   13a30:	str	r4, [sp, #-8]!
   13a34:	str	lr, [sp, #4]
   13a38:	ldr	ip, [r0]
   13a3c:	ldr	r4, [ip, #56]	; 0x38
   13a40:	blx	r4
   13a44:	ldr	r4, [sp]
   13a48:	add	sp, sp, #4
   13a4c:	pop	{pc}		; (ldr pc, [sp], #4)
   13a50:	push	{lr}		; (str lr, [sp, #-4]!)
   13a54:	sub	sp, sp, #12
   13a58:	ldr	r1, [r0]
   13a5c:	ldr	ip, [sp, #16]
   13a60:	str	ip, [sp]
   13a64:	ldr	r1, [r1, #72]	; 0x48
   13a68:	blx	r1
   13a6c:	add	sp, sp, #12
   13a70:	pop	{pc}		; (ldr pc, [sp], #4)
   13a74:	str	r4, [sp, #-8]!
   13a78:	str	lr, [sp, #4]
   13a7c:	sub	sp, sp, #8
   13a80:	movw	ip, #32639	; 0x7f7f
   13a84:	movt	ip, #8
   13a88:	ldr	lr, [sp, #16]
   13a8c:	str	lr, [sp]
   13a90:	ldr	r4, [r0, #24]
   13a94:	and	r3, r3, ip
   13a98:	blx	r4
   13a9c:	add	sp, sp, #8
   13aa0:	ldr	r4, [sp]
   13aa4:	add	sp, sp, #4
   13aa8:	pop	{pc}		; (ldr pc, [sp], #4)
   13aac:	str	r4, [sp, #-8]!
   13ab0:	str	lr, [sp, #4]
   13ab4:	ldr	r3, [r0, #28]
   13ab8:	blx	r3
   13abc:	ldr	r4, [sp]
   13ac0:	add	sp, sp, #4
   13ac4:	pop	{pc}		; (ldr pc, [sp], #4)
   13ac8:	str	r4, [sp, #-8]!
   13acc:	str	lr, [sp, #4]
   13ad0:	ldr	r4, [r0, #32]
   13ad4:	blx	r4
   13ad8:	ldr	r4, [sp]
   13adc:	add	sp, sp, #4
   13ae0:	pop	{pc}		; (ldr pc, [sp], #4)
   13ae4:	str	r4, [sp, #-8]!
   13ae8:	str	lr, [sp, #4]
   13aec:	ldr	r3, [r0, #60]	; 0x3c
   13af0:	blx	r3
   13af4:	ldr	r4, [sp]
   13af8:	add	sp, sp, #4
   13afc:	pop	{pc}		; (ldr pc, [sp], #4)
   13b00:	strd	r4, [sp, #-12]!
   13b04:	str	lr, [sp, #8]
   13b08:	sub	sp, sp, #12
   13b0c:	mov	r5, r1
   13b10:	ldr	r3, [r0]
   13b14:	cmp	r3, #1
   13b18:	ble	13b34 <fputs@plt+0x29c0>
   13b1c:	ldr	r3, [r0, #72]	; 0x48
   13b20:	cmp	r3, #0
   13b24:	beq	13b34 <fputs@plt+0x29c0>
   13b28:	blx	r3
   13b2c:	mov	r4, r0
   13b30:	b	13b5c <fputs@plt+0x29e8>
   13b34:	ldr	r3, [r0, #64]	; 0x40
   13b38:	mov	r1, sp
   13b3c:	blx	r3
   13b40:	mov	r4, r0
   13b44:	vldr	d6, [sp]
   13b48:	vldr	d7, [pc, #32]	; 13b70 <fputs@plt+0x29fc>
   13b4c:	vmul.f64	d7, d6, d7
   13b50:	vmov	r0, r1, d7
   13b54:	bl	85144 <fputs@plt+0x73fd0>
   13b58:	strd	r0, [r5]
   13b5c:	mov	r0, r4
   13b60:	add	sp, sp, #12
   13b64:	ldrd	r4, [sp]
   13b68:	add	sp, sp, #8
   13b6c:	pop	{pc}		; (ldr pc, [sp], #4)
   13b70:	andeq	r0, r0, r0
   13b74:	orrsmi	r9, r4, r0, ror r9
   13b78:	cmp	r0, #0
   13b7c:	beq	13bd4 <fputs@plt+0x2a60>
   13b80:	movw	r3, #22488	; 0x57d8
   13b84:	movt	r3, #10
   13b88:	ldr	r2, [r3, #80]	; 0x50
   13b8c:	cmp	r2, r0
   13b90:	beq	13ba0 <fputs@plt+0x2a2c>
   13b94:	cmp	r2, #0
   13b98:	bne	13bb8 <fputs@plt+0x2a44>
   13b9c:	bx	lr
   13ba0:	movw	r3, #22488	; 0x57d8
   13ba4:	movt	r3, #10
   13ba8:	ldr	r2, [r0, #12]
   13bac:	str	r2, [r3, #80]	; 0x50
   13bb0:	bx	lr
   13bb4:	mov	r2, r3
   13bb8:	ldr	r3, [r2, #12]
   13bbc:	cmp	r3, r0
   13bc0:	cmpne	r3, #0
   13bc4:	bne	13bb4 <fputs@plt+0x2a40>
   13bc8:	cmp	r3, r0
   13bcc:	ldreq	r3, [r0, #12]
   13bd0:	streq	r3, [r2, #12]
   13bd4:	bx	lr
   13bd8:	movw	r3, #22488	; 0x57d8
   13bdc:	movt	r3, #10
   13be0:	ldr	r3, [r3, #84]	; 0x54
   13be4:	cmp	r3, #0
   13be8:	bxeq	lr
   13bec:	str	r4, [sp, #-8]!
   13bf0:	str	lr, [sp, #4]
   13bf4:	blx	r3
   13bf8:	ldr	r4, [sp]
   13bfc:	add	sp, sp, #4
   13c00:	pop	{pc}		; (ldr pc, [sp], #4)
   13c04:	movw	r3, #22488	; 0x57d8
   13c08:	movt	r3, #10
   13c0c:	ldr	r3, [r3, #88]	; 0x58
   13c10:	cmp	r3, #0
   13c14:	bxeq	lr
   13c18:	str	r4, [sp, #-8]!
   13c1c:	str	lr, [sp, #4]
   13c20:	blx	r3
   13c24:	ldr	r4, [sp]
   13c28:	add	sp, sp, #4
   13c2c:	pop	{pc}		; (ldr pc, [sp], #4)
   13c30:	ldr	r0, [r0, #-8]
   13c34:	bx	lr
   13c38:	add	r0, r0, #7
   13c3c:	bic	r0, r0, #7
   13c40:	bx	lr
   13c44:	mov	r0, #0
   13c48:	bx	lr
   13c4c:	bx	lr
   13c50:	str	r4, [sp, #-8]!
   13c54:	str	lr, [sp, #4]
   13c58:	movw	r3, #4408	; 0x1138
   13c5c:	movt	r3, #10
   13c60:	ldr	r3, [r3, #52]	; 0x34
   13c64:	blx	r3
   13c68:	ldr	r4, [sp]
   13c6c:	add	sp, sp, #4
   13c70:	pop	{pc}		; (ldr pc, [sp], #4)
   13c74:	strd	r4, [sp, #-16]!
   13c78:	str	r6, [sp, #8]
   13c7c:	str	lr, [sp, #12]
   13c80:	subs	r2, r0, #1
   13c84:	sbc	r3, r1, #0
   13c88:	movw	r4, #65278	; 0xfefe
   13c8c:	movt	r4, #32767	; 0x7fff
   13c90:	mov	r5, #0
   13c94:	cmp	r3, r5
   13c98:	cmpeq	r2, r4
   13c9c:	movhi	r4, #0
   13ca0:	bhi	13cd0 <fputs@plt+0x2b5c>
   13ca4:	mov	r4, r0
   13ca8:	movw	r3, #4408	; 0x1138
   13cac:	movt	r3, #10
   13cb0:	ldr	r3, [r3]
   13cb4:	cmp	r3, #0
   13cb8:	bne	13ce4 <fputs@plt+0x2b70>
   13cbc:	movw	r3, #4408	; 0x1138
   13cc0:	movt	r3, #10
   13cc4:	ldr	r3, [r3, #40]	; 0x28
   13cc8:	blx	r3
   13ccc:	mov	r4, r0
   13cd0:	mov	r0, r4
   13cd4:	ldrd	r4, [sp]
   13cd8:	ldr	r6, [sp, #8]
   13cdc:	add	sp, sp, #12
   13ce0:	pop	{pc}		; (ldr pc, [sp], #4)
   13ce4:	movw	r3, #4408	; 0x1138
   13ce8:	movt	r3, #10
   13cec:	ldr	r3, [r3, #56]	; 0x38
   13cf0:	blx	r3
   13cf4:	movw	r3, #22488	; 0x57d8
   13cf8:	movt	r3, #10
   13cfc:	ldr	r3, [r3, #60]	; 0x3c
   13d00:	cmp	r4, r3
   13d04:	bls	13d14 <fputs@plt+0x2ba0>
   13d08:	movw	r3, #22488	; 0x57d8
   13d0c:	movt	r3, #10
   13d10:	str	r4, [r3, #60]	; 0x3c
   13d14:	movw	r3, #22488	; 0x57d8
   13d18:	movt	r3, #10
   13d1c:	ldrd	r4, [r3, #104]	; 0x68
   13d20:	cmp	r4, #1
   13d24:	sbcs	r3, r5, #0
   13d28:	blt	13d64 <fputs@plt+0x2bf0>
   13d2c:	subs	r2, r4, r0
   13d30:	sbc	r3, r5, r0, asr #31
   13d34:	movw	r1, #22488	; 0x57d8
   13d38:	movt	r1, #10
   13d3c:	ldr	r4, [r1]
   13d40:	mov	r5, #0
   13d44:	cmp	r4, r2
   13d48:	sbcs	r3, r5, r3
   13d4c:	movw	r3, #22488	; 0x57d8
   13d50:	movge	r3, r1
   13d54:	movge	r2, #1
   13d58:	movtlt	r3, #10
   13d5c:	movlt	r2, #0
   13d60:	str	r2, [r3, #124]	; 0x7c
   13d64:	movw	r3, #4408	; 0x1138
   13d68:	movt	r3, #10
   13d6c:	ldr	r3, [r3, #40]	; 0x28
   13d70:	blx	r3
   13d74:	subs	r4, r0, #0
   13d78:	beq	13cd0 <fputs@plt+0x2b5c>
   13d7c:	mov	r0, r4
   13d80:	bl	13c50 <fputs@plt+0x2adc>
   13d84:	mov	r1, r0
   13d88:	mov	r0, #0
   13d8c:	bl	13438 <fputs@plt+0x22c4>
   13d90:	mov	r1, #1
   13d94:	mov	r0, #9
   13d98:	bl	13438 <fputs@plt+0x22c4>
   13d9c:	b	13cd0 <fputs@plt+0x2b5c>
   13da0:	cmp	r0, #0
   13da4:	beq	13dc0 <fputs@plt+0x2c4c>
   13da8:	ldr	r3, [r0, #288]	; 0x120
   13dac:	cmp	r3, r1
   13db0:	bhi	13dc0 <fputs@plt+0x2c4c>
   13db4:	ldr	r3, [r0, #292]	; 0x124
   13db8:	cmp	r3, r1
   13dbc:	bhi	13de8 <fputs@plt+0x2c74>
   13dc0:	str	r4, [sp, #-8]!
   13dc4:	str	lr, [sp, #4]
   13dc8:	mov	r0, r1
   13dcc:	movw	r3, #4408	; 0x1138
   13dd0:	movt	r3, #10
   13dd4:	ldr	r3, [r3, #52]	; 0x34
   13dd8:	blx	r3
   13ddc:	ldr	r4, [sp]
   13de0:	add	sp, sp, #4
   13de4:	pop	{pc}		; (ldr pc, [sp], #4)
   13de8:	add	r0, r0, #260	; 0x104
   13dec:	ldrh	r0, [r0]
   13df0:	bx	lr
   13df4:	str	r4, [sp, #-8]!
   13df8:	str	lr, [sp, #4]
   13dfc:	mov	r4, r0
   13e00:	bl	13da0 <fputs@plt+0x2c2c>
   13e04:	ldr	r2, [r4, #456]	; 0x1c8
   13e08:	ldr	r3, [r2]
   13e0c:	add	r0, r3, r0
   13e10:	str	r0, [r2]
   13e14:	ldr	r4, [sp]
   13e18:	add	sp, sp, #4
   13e1c:	pop	{pc}		; (ldr pc, [sp], #4)
   13e20:	ldr	r3, [r0, #68]	; 0x44
   13e24:	bic	r3, r3, #-16777216	; 0xff000000
   13e28:	bic	r3, r3, #255	; 0xff
   13e2c:	cmp	r3, #0
   13e30:	bne	13e58 <fputs@plt+0x2ce4>
   13e34:	mov	r3, #1
   13e38:	strb	r3, [r0, #69]	; 0x45
   13e3c:	ldr	r3, [r0, #164]	; 0xa4
   13e40:	cmp	r3, #0
   13e44:	movgt	r3, #1
   13e48:	strgt	r3, [r0, #248]	; 0xf8
   13e4c:	ldr	r3, [r0, #256]	; 0x100
   13e50:	add	r3, r3, #1
   13e54:	str	r3, [r0, #256]	; 0x100
   13e58:	bx	lr
   13e5c:	strd	r4, [sp, #-16]!
   13e60:	str	r6, [sp, #8]
   13e64:	str	lr, [sp, #12]
   13e68:	mov	r5, r0
   13e6c:	mov	r0, r2
   13e70:	mov	r1, r3
   13e74:	bl	13c74 <fputs@plt+0x2b00>
   13e78:	subs	r4, r0, #0
   13e7c:	beq	13e94 <fputs@plt+0x2d20>
   13e80:	mov	r0, r4
   13e84:	ldrd	r4, [sp]
   13e88:	ldr	r6, [sp, #8]
   13e8c:	add	sp, sp, #12
   13e90:	pop	{pc}		; (ldr pc, [sp], #4)
   13e94:	mov	r0, r5
   13e98:	bl	13e20 <fputs@plt+0x2cac>
   13e9c:	b	13e80 <fputs@plt+0x2d0c>
   13ea0:	strd	r4, [sp, #-16]!
   13ea4:	str	r6, [sp, #8]
   13ea8:	str	lr, [sp, #12]
   13eac:	mov	r1, r0
   13eb0:	ldr	r0, [r0, #256]	; 0x100
   13eb4:	cmp	r0, #0
   13eb8:	bne	13f30 <fputs@plt+0x2dbc>
   13ebc:	add	r0, r1, #260	; 0x104
   13ec0:	ldrh	r4, [r0]
   13ec4:	mov	r5, #0
   13ec8:	cmp	r5, r3
   13ecc:	cmpeq	r4, r2
   13ed0:	bcs	13ee4 <fputs@plt+0x2d70>
   13ed4:	ldr	r0, [r1, #276]	; 0x114
   13ed8:	add	r0, r0, #1
   13edc:	str	r0, [r1, #276]	; 0x114
   13ee0:	b	13f40 <fputs@plt+0x2dcc>
   13ee4:	ldr	r0, [r1, #284]	; 0x11c
   13ee8:	cmp	r0, #0
   13eec:	beq	13f20 <fputs@plt+0x2dac>
   13ef0:	ldr	r3, [r0]
   13ef4:	str	r3, [r1, #284]	; 0x11c
   13ef8:	ldr	r3, [r1, #264]	; 0x108
   13efc:	add	r3, r3, #1
   13f00:	str	r3, [r1, #264]	; 0x108
   13f04:	ldr	r2, [r1, #272]	; 0x110
   13f08:	add	r2, r2, #1
   13f0c:	str	r2, [r1, #272]	; 0x110
   13f10:	ldr	r2, [r1, #268]	; 0x10c
   13f14:	cmp	r3, r2
   13f18:	strgt	r3, [r1, #268]	; 0x10c
   13f1c:	b	13f48 <fputs@plt+0x2dd4>
   13f20:	ldr	r0, [r1, #280]	; 0x118
   13f24:	add	r0, r0, #1
   13f28:	str	r0, [r1, #280]	; 0x118
   13f2c:	b	13f40 <fputs@plt+0x2dcc>
   13f30:	ldrb	r0, [r1, #69]	; 0x45
   13f34:	cmp	r0, #0
   13f38:	movne	r0, #0
   13f3c:	bne	13f48 <fputs@plt+0x2dd4>
   13f40:	mov	r0, r1
   13f44:	bl	13e5c <fputs@plt+0x2ce8>
   13f48:	ldrd	r4, [sp]
   13f4c:	ldr	r6, [sp, #8]
   13f50:	add	sp, sp, #12
   13f54:	pop	{pc}		; (ldr pc, [sp], #4)
   13f58:	str	r4, [sp, #-8]!
   13f5c:	str	lr, [sp, #4]
   13f60:	cmp	r0, #0
   13f64:	beq	13f78 <fputs@plt+0x2e04>
   13f68:	bl	13ea0 <fputs@plt+0x2d2c>
   13f6c:	ldr	r4, [sp]
   13f70:	add	sp, sp, #4
   13f74:	pop	{pc}		; (ldr pc, [sp], #4)
   13f78:	mov	r0, r2
   13f7c:	mov	r1, r3
   13f80:	bl	13c74 <fputs@plt+0x2b00>
   13f84:	b	13f6c <fputs@plt+0x2df8>
   13f88:	ldrb	r3, [r0, #69]	; 0x45
   13f8c:	cmp	r3, #0
   13f90:	beq	13fb4 <fputs@plt+0x2e40>
   13f94:	ldr	r3, [r0, #164]	; 0xa4
   13f98:	cmp	r3, #0
   13f9c:	bne	13fb4 <fputs@plt+0x2e40>
   13fa0:	strb	r3, [r0, #69]	; 0x45
   13fa4:	str	r3, [r0, #248]	; 0xf8
   13fa8:	ldr	r3, [r0, #256]	; 0x100
   13fac:	sub	r3, r3, #1
   13fb0:	str	r3, [r0, #256]	; 0x100
   13fb4:	bx	lr
   13fb8:	ldr	r2, [r0]
   13fbc:	add	r3, r2, #1
   13fc0:	str	r3, [r0]
   13fc4:	ldrb	r1, [r2]
   13fc8:	cmp	r1, #191	; 0xbf
   13fcc:	bls	14040 <fputs@plt+0x2ecc>
   13fd0:	movw	ip, #32968	; 0x80c8
   13fd4:	movt	ip, #8
   13fd8:	add	r1, ip, r1
   13fdc:	ldrb	r1, [r1, #-192]	; 0xffffff40
   13fe0:	ldrb	r2, [r2, #1]
   13fe4:	and	r2, r2, #192	; 0xc0
   13fe8:	cmp	r2, #128	; 0x80
   13fec:	bne	14048 <fputs@plt+0x2ed4>
   13ff0:	add	r3, r3, #1
   13ff4:	str	r3, [r0]
   13ff8:	ldrb	r2, [r3, #-1]
   13ffc:	and	r2, r2, #63	; 0x3f
   14000:	add	r1, r2, r1, lsl #6
   14004:	ldrb	r2, [r3]
   14008:	and	r2, r2, #192	; 0xc0
   1400c:	cmp	r2, #128	; 0x80
   14010:	beq	13ff0 <fputs@plt+0x2e7c>
   14014:	cmp	r1, #127	; 0x7f
   14018:	bls	1403c <fputs@plt+0x2ec8>
   1401c:	bic	r3, r1, #2032	; 0x7f0
   14020:	bic	r3, r3, #15
   14024:	cmp	r3, #55296	; 0xd800
   14028:	beq	1403c <fputs@plt+0x2ec8>
   1402c:	bic	r2, r1, #1
   14030:	movw	r3, #65534	; 0xfffe
   14034:	cmp	r2, r3
   14038:	bne	14040 <fputs@plt+0x2ecc>
   1403c:	movw	r1, #65533	; 0xfffd
   14040:	mov	r0, r1
   14044:	bx	lr
   14048:	cmp	r1, #127	; 0x7f
   1404c:	bhi	14040 <fputs@plt+0x2ecc>
   14050:	b	1403c <fputs@plt+0x2ec8>
   14054:	mov	r3, r0
   14058:	cmp	r1, #0
   1405c:	addge	ip, r0, r1
   14060:	blt	140d4 <fputs@plt+0x2f60>
   14064:	ldrb	r1, [r3]
   14068:	cmp	r1, #0
   1406c:	cmpne	r3, ip
   14070:	movcc	r0, #0
   14074:	bcc	14098 <fputs@plt+0x2f24>
   14078:	mov	r0, #0
   1407c:	bx	lr
   14080:	mov	r3, r2
   14084:	add	r0, r0, #1
   14088:	ldrb	r1, [r3]
   1408c:	cmp	r1, #0
   14090:	cmpne	r3, ip
   14094:	bcs	140d0 <fputs@plt+0x2f5c>
   14098:	add	r2, r3, #1
   1409c:	cmp	r1, #191	; 0xbf
   140a0:	movls	r3, r2
   140a4:	bls	14084 <fputs@plt+0x2f10>
   140a8:	ldrb	r3, [r3, #1]
   140ac:	and	r3, r3, #192	; 0xc0
   140b0:	cmp	r3, #128	; 0x80
   140b4:	bne	14080 <fputs@plt+0x2f0c>
   140b8:	ldrb	r3, [r2, #1]!
   140bc:	and	r3, r3, #192	; 0xc0
   140c0:	cmp	r3, #128	; 0x80
   140c4:	beq	140b8 <fputs@plt+0x2f44>
   140c8:	mov	r3, r2
   140cc:	b	14084 <fputs@plt+0x2f10>
   140d0:	bx	lr
   140d4:	mvn	ip, #0
   140d8:	b	14064 <fputs@plt+0x2ef0>
   140dc:	movw	r3, #4408	; 0x1138
   140e0:	movt	r3, #10
   140e4:	ldr	r3, [r3, #264]	; 0x108
   140e8:	cmp	r3, #0
   140ec:	beq	14108 <fputs@plt+0x2f94>
   140f0:	str	r4, [sp, #-8]!
   140f4:	str	lr, [sp, #4]
   140f8:	blx	r3
   140fc:	ldr	r4, [sp]
   14100:	add	sp, sp, #4
   14104:	pop	{pc}		; (ldr pc, [sp], #4)
   14108:	mov	r0, #0
   1410c:	bx	lr
   14110:	sub	sp, sp, #16
   14114:	vstr	d0, [sp, #8]
   14118:	ldrd	r2, [sp, #8]
   1411c:	strd	r2, [sp]
   14120:	vldr	d6, [sp, #8]
   14124:	vldr	d7, [sp]
   14128:	vcmp.f64	d6, d7
   1412c:	vmrs	APSR_nzcv, fpscr
   14130:	movne	r0, #1
   14134:	moveq	r0, #0
   14138:	add	sp, sp, #16
   1413c:	bx	lr
   14140:	movw	r3, #3082	; 0xc0a
   14144:	cmp	r1, r3
   14148:	bxeq	lr
   1414c:	and	r1, r1, #251	; 0xfb
   14150:	cmp	r1, #10
   14154:	bxne	lr
   14158:	str	r4, [sp, #-8]!
   1415c:	str	lr, [sp, #4]
   14160:	mov	r4, r0
   14164:	ldr	r0, [r0]
   14168:	ldr	r3, [r0, #68]	; 0x44
   1416c:	cmp	r3, #0
   14170:	moveq	r0, #0
   14174:	beq	14184 <fputs@plt+0x3010>
   14178:	mov	r2, #0
   1417c:	mov	r1, r2
   14180:	blx	r3
   14184:	str	r0, [r4, #60]	; 0x3c
   14188:	ldr	r4, [sp]
   1418c:	add	sp, sp, #4
   14190:	pop	{pc}		; (ldr pc, [sp], #4)
   14194:	subs	ip, r0, #0
   14198:	beq	1422c <fputs@plt+0x30b8>
   1419c:	push	{lr}		; (str lr, [sp, #-4]!)
   141a0:	ldrb	lr, [ip]
   141a4:	cmp	lr, #39	; 0x27
   141a8:	beq	141bc <fputs@plt+0x3048>
   141ac:	bls	141c8 <fputs@plt+0x3054>
   141b0:	cmp	lr, #91	; 0x5b
   141b4:	moveq	lr, #93	; 0x5d
   141b8:	bne	141d8 <fputs@plt+0x3064>
   141bc:	mov	r3, #0
   141c0:	mov	r2, #1
   141c4:	b	141f0 <fputs@plt+0x307c>
   141c8:	cmp	lr, #34	; 0x22
   141cc:	mvnne	r0, #0
   141d0:	bne	14228 <fputs@plt+0x30b4>
   141d4:	b	141bc <fputs@plt+0x3048>
   141d8:	cmp	lr, #96	; 0x60
   141dc:	mvnne	r0, #0
   141e0:	bne	14228 <fputs@plt+0x30b4>
   141e4:	b	141bc <fputs@plt+0x3048>
   141e8:	add	r2, r2, #1
   141ec:	add	r3, r3, #1
   141f0:	mov	r0, r3
   141f4:	ldrb	r1, [ip, r2]
   141f8:	cmp	r1, lr
   141fc:	strbne	r1, [ip, r3]
   14200:	bne	141e8 <fputs@plt+0x3074>
   14204:	add	r1, ip, r2
   14208:	ldrb	r1, [r1, #1]
   1420c:	cmp	r1, lr
   14210:	bne	14220 <fputs@plt+0x30ac>
   14214:	strb	lr, [ip, r3]
   14218:	add	r2, r2, #1
   1421c:	b	141e8 <fputs@plt+0x3074>
   14220:	mov	r2, #0
   14224:	strb	r2, [ip, r3]
   14228:	pop	{pc}		; (ldr pc, [sp], #4)
   1422c:	mvn	r0, #0
   14230:	bx	lr
   14234:	str	r4, [sp, #-8]!
   14238:	str	lr, [sp, #4]
   1423c:	ldrb	ip, [r0]
   14240:	movw	r2, #32968	; 0x80c8
   14244:	movt	r2, #8
   14248:	add	r3, r2, ip
   1424c:	ldrb	r3, [r3, #64]	; 0x40
   14250:	ldrb	lr, [r1]
   14254:	add	r2, r2, lr
   14258:	ldrb	r2, [r2, #64]	; 0x40
   1425c:	subs	r3, r3, r2
   14260:	movne	r2, #1
   14264:	moveq	r2, #0
   14268:	cmp	ip, #0
   1426c:	moveq	r2, #1
   14270:	cmp	r2, #0
   14274:	bne	142b4 <fputs@plt+0x3140>
   14278:	movw	r4, #32968	; 0x80c8
   1427c:	movt	r4, #8
   14280:	ldrb	lr, [r0, #1]!
   14284:	add	r3, r4, lr
   14288:	ldrb	r3, [r3, #64]	; 0x40
   1428c:	ldrb	ip, [r1, #1]!
   14290:	add	ip, r4, ip
   14294:	ldrb	r2, [ip, #64]	; 0x40
   14298:	subs	r3, r3, r2
   1429c:	movne	r2, #1
   142a0:	moveq	r2, #0
   142a4:	cmp	lr, #0
   142a8:	moveq	r2, #1
   142ac:	cmp	r2, #0
   142b0:	beq	14280 <fputs@plt+0x310c>
   142b4:	mov	r0, r3
   142b8:	ldr	r4, [sp]
   142bc:	add	sp, sp, #4
   142c0:	pop	{pc}		; (ldr pc, [sp], #4)
   142c4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   142c8:	strd	r6, [sp, #8]
   142cc:	strd	r8, [sp, #16]
   142d0:	strd	sl, [sp, #24]
   142d4:	str	lr, [sp, #32]
   142d8:	vpush	{d8}
   142dc:	sub	sp, sp, #44	; 0x2c
   142e0:	mov	r4, r0
   142e4:	mov	ip, r1
   142e8:	str	r1, [sp, #4]
   142ec:	mov	r0, #0
   142f0:	mov	r1, #0
   142f4:	strd	r0, [ip]
   142f8:	cmp	r3, #1
   142fc:	beq	1445c <fputs@plt+0x32e8>
   14300:	rsb	r1, r3, #3
   14304:	cmp	r2, r1
   14308:	ble	14330 <fputs@plt+0x31bc>
   1430c:	ldrb	r0, [r4, r1]
   14310:	cmp	r0, #0
   14314:	bne	14330 <fputs@plt+0x31bc>
   14318:	add	r1, r1, #2
   1431c:	cmp	r2, r1
   14320:	ble	14330 <fputs@plt+0x31bc>
   14324:	ldrb	r0, [r4, r1]
   14328:	cmp	r0, #0
   1432c:	beq	14318 <fputs@plt+0x31a4>
   14330:	cmp	r2, r1
   14334:	movle	r2, #0
   14338:	movgt	r2, #1
   1433c:	str	r2, [sp, #20]
   14340:	sub	r5, r3, #3
   14344:	add	r5, r5, r1
   14348:	add	r5, r4, r5
   1434c:	and	r3, r3, #1
   14350:	add	r3, r4, r3
   14354:	mov	r4, r3
   14358:	mov	ip, #2
   1435c:	cmp	r4, r5
   14360:	bcs	14ac0 <fputs@plt+0x394c>
   14364:	movw	r3, #32968	; 0x80c8
   14368:	movt	r3, #8
   1436c:	ldrb	r2, [r4]
   14370:	add	r3, r3, r2
   14374:	ldrb	r3, [r3, #320]	; 0x140
   14378:	tst	r3, #1
   1437c:	beq	143a8 <fputs@plt+0x3234>
   14380:	movw	r2, #32968	; 0x80c8
   14384:	movt	r2, #8
   14388:	add	r4, r4, ip
   1438c:	cmp	r4, r5
   14390:	bcs	14438 <fputs@plt+0x32c4>
   14394:	ldrb	r3, [r4]
   14398:	add	r3, r2, r3
   1439c:	ldrb	r3, [r3, #320]	; 0x140
   143a0:	tst	r3, #1
   143a4:	bne	14388 <fputs@plt+0x3214>
   143a8:	ldrb	r3, [r4]
   143ac:	cmp	r3, #45	; 0x2d
   143b0:	beq	14470 <fputs@plt+0x32fc>
   143b4:	cmp	r3, #43	; 0x2b
   143b8:	movne	r3, #1
   143bc:	strne	r3, [sp, #24]
   143c0:	beq	14484 <fputs@plt+0x3310>
   143c4:	cmp	r5, r4
   143c8:	bls	14b9c <fputs@plt+0x3a28>
   143cc:	ldrb	r3, [r4]
   143d0:	cmp	r3, #48	; 0x30
   143d4:	movne	r1, #0
   143d8:	bne	143fc <fputs@plt+0x3288>
   143dc:	mov	r1, #0
   143e0:	add	r4, r4, ip
   143e4:	add	r1, r1, #1
   143e8:	cmp	r4, r5
   143ec:	bcs	14ba0 <fputs@plt+0x3a2c>
   143f0:	ldrb	r3, [r4]
   143f4:	cmp	r3, #48	; 0x30
   143f8:	beq	143e0 <fputs@plt+0x326c>
   143fc:	ldrb	r0, [r4]
   14400:	movw	r3, #32968	; 0x80c8
   14404:	movt	r3, #8
   14408:	add	r3, r3, r0
   1440c:	ldrb	r3, [r3, #320]	; 0x140
   14410:	tst	r3, #4
   14414:	moveq	sl, r1
   14418:	moveq	r6, #0
   1441c:	moveq	r7, #0
   14420:	beq	14b74 <fputs@plt+0x3a00>
   14424:	mov	r6, #0
   14428:	mov	r7, #0
   1442c:	movw	fp, #32968	; 0x80c8
   14430:	movt	fp, #8
   14434:	b	1449c <fputs@plt+0x3328>
   14438:	mov	r0, #0
   1443c:	add	sp, sp, #44	; 0x2c
   14440:	vpop	{d8}
   14444:	ldrd	r4, [sp]
   14448:	ldrd	r6, [sp, #8]
   1444c:	ldrd	r8, [sp, #16]
   14450:	ldrd	sl, [sp, #24]
   14454:	add	sp, sp, #32
   14458:	pop	{pc}		; (ldr pc, [sp], #4)
   1445c:	add	r5, r4, r2
   14460:	mov	r3, #0
   14464:	str	r3, [sp, #20]
   14468:	mov	ip, #1
   1446c:	b	1435c <fputs@plt+0x31e8>
   14470:	add	r3, r4, ip
   14474:	mov	r4, r3
   14478:	mvn	r3, #0
   1447c:	str	r3, [sp, #24]
   14480:	b	143c4 <fputs@plt+0x3250>
   14484:	add	r3, r4, ip
   14488:	mov	r4, r3
   1448c:	mov	r3, #1
   14490:	str	r3, [sp, #24]
   14494:	b	143c4 <fputs@plt+0x3250>
   14498:	mov	r1, sl
   1449c:	lsl	lr, r7, #2
   144a0:	lsl	r3, r6, #2
   144a4:	orr	r2, lr, r6, lsr #30
   144a8:	adds	r3, r3, r6
   144ac:	adc	r2, r2, r7
   144b0:	adds	r8, r3, r3
   144b4:	adc	r9, r2, r2
   144b8:	sub	r0, r0, #48	; 0x30
   144bc:	adds	r6, r8, r0
   144c0:	adc	r7, r9, r0, asr #31
   144c4:	add	r4, r4, ip
   144c8:	add	sl, r1, #1
   144cc:	cmp	r4, r5
   144d0:	bcs	14bac <fputs@plt+0x3a38>
   144d4:	ldrb	r0, [r4]
   144d8:	add	r3, fp, r0
   144dc:	ldrb	r3, [r3, #320]	; 0x140
   144e0:	ubfx	lr, r3, #2, #1
   144e4:	add	r3, pc, #916	; 0x394
   144e8:	ldrd	r2, [r3]
   144ec:	cmp	r2, r6
   144f0:	sbcs	r3, r3, r7
   144f4:	movlt	r3, #0
   144f8:	andge	r3, lr, #1
   144fc:	cmp	r3, #0
   14500:	bne	14498 <fputs@plt+0x3324>
   14504:	movw	r3, #32968	; 0x80c8
   14508:	movt	r3, #8
   1450c:	ldrb	r2, [r4]
   14510:	add	r3, r3, r2
   14514:	ldrb	r3, [r3, #320]	; 0x140
   14518:	tst	r3, #4
   1451c:	movne	r0, #0
   14520:	addne	r1, r1, #2
   14524:	movwne	r2, #32968	; 0x80c8
   14528:	movtne	r2, #8
   1452c:	beq	14b74 <fputs@plt+0x3a00>
   14530:	add	r4, r4, ip
   14534:	add	sl, r1, r0
   14538:	add	r0, r0, #1
   1453c:	cmp	r4, r5
   14540:	bcs	14778 <fputs@plt+0x3604>
   14544:	ldrb	r3, [r4]
   14548:	add	r3, r2, r3
   1454c:	ldrb	r3, [r3, #320]	; 0x140
   14550:	tst	r3, #4
   14554:	bne	14530 <fputs@plt+0x33bc>
   14558:	ldrb	r3, [r4]
   1455c:	cmp	r3, #46	; 0x2e
   14560:	beq	145b4 <fputs@plt+0x3440>
   14564:	ldrb	r3, [r4]
   14568:	and	r3, r3, #223	; 0xdf
   1456c:	cmp	r3, #69	; 0x45
   14570:	bne	14adc <fputs@plt+0x3968>
   14574:	mov	fp, ip
   14578:	add	r3, r4, ip
   1457c:	mov	r4, r3
   14580:	cmp	r3, r5
   14584:	bcs	147ec <fputs@plt+0x3678>
   14588:	ldrb	r3, [r3]
   1458c:	cmp	r3, #45	; 0x2d
   14590:	beq	146f8 <fputs@plt+0x3584>
   14594:	cmp	r3, #43	; 0x2b
   14598:	movne	r1, #1
   1459c:	bne	1470c <fputs@plt+0x3598>
   145a0:	add	r3, r4, ip
   145a4:	mov	r4, r3
   145a8:	mov	r1, #1
   145ac:	b	14704 <fputs@plt+0x3590>
   145b0:	mov	r0, #0
   145b4:	mov	lr, ip
   145b8:	add	r4, r4, ip
   145bc:	cmp	r4, r5
   145c0:	bcs	14b68 <fputs@plt+0x39f4>
   145c4:	ldrb	r1, [r4]
   145c8:	movw	r3, #32968	; 0x80c8
   145cc:	movt	r3, #8
   145d0:	add	r3, r3, r1
   145d4:	ldrb	r8, [r3, #320]	; 0x140
   145d8:	ubfx	r8, r8, #2, #1
   145dc:	add	r3, pc, #668	; 0x29c
   145e0:	ldrd	r2, [r3]
   145e4:	cmp	r2, r6
   145e8:	sbcs	r3, r3, r7
   145ec:	movlt	r8, #0
   145f0:	andge	r8, r8, #1
   145f4:	cmp	r8, #0
   145f8:	beq	14b5c <fputs@plt+0x39e8>
   145fc:	mov	r9, sl
   14600:	add	fp, sl, r0
   14604:	movw	sl, #32968	; 0x80c8
   14608:	movt	sl, #8
   1460c:	mov	r0, r9
   14610:	str	ip, [sp, #28]
   14614:	str	fp, [sp, #8]
   14618:	str	sl, [sp, #16]
   1461c:	lsl	ip, r7, #2
   14620:	lsl	r3, r6, #2
   14624:	orr	r2, ip, r6, lsr #30
   14628:	adds	r3, r3, r6
   1462c:	adc	r2, r2, r7
   14630:	adds	r8, r3, r3
   14634:	adc	r9, r2, r2
   14638:	sub	r1, r1, #48	; 0x30
   1463c:	adds	r6, r8, r1
   14640:	adc	r7, r9, r1, asr #31
   14644:	add	r4, r4, lr
   14648:	add	r0, r0, #1
   1464c:	ldr	r3, [sp, #8]
   14650:	sub	r2, r3, r0
   14654:	cmp	r4, r5
   14658:	bcs	14b3c <fputs@plt+0x39c8>
   1465c:	ldrb	r1, [r4]
   14660:	ldr	r3, [sp, #16]
   14664:	add	r3, r3, r1
   14668:	ldrb	r3, [r3, #320]	; 0x140
   1466c:	ubfx	r3, r3, #2, #1
   14670:	add	fp, pc, #520	; 0x208
   14674:	ldrd	sl, [fp]
   14678:	cmp	sl, r6
   1467c:	sbcs	ip, fp, r7
   14680:	movlt	r3, #0
   14684:	andge	r3, r3, #1
   14688:	cmp	r3, #0
   1468c:	bne	1461c <fputs@plt+0x34a8>
   14690:	mov	r8, r2
   14694:	mov	r9, r0
   14698:	ldr	ip, [sp, #28]
   1469c:	movw	r3, #32968	; 0x80c8
   146a0:	movt	r3, #8
   146a4:	ldrb	r2, [r4]
   146a8:	add	r3, r3, r2
   146ac:	ldrb	r3, [r3, #320]	; 0x140
   146b0:	tst	r3, #4
   146b4:	beq	146e4 <fputs@plt+0x3570>
   146b8:	movw	r2, #32968	; 0x80c8
   146bc:	movt	r2, #8
   146c0:	add	r4, r4, lr
   146c4:	add	r9, r9, #1
   146c8:	cmp	r4, r5
   146cc:	bcs	14b44 <fputs@plt+0x39d0>
   146d0:	ldrb	r3, [r4]
   146d4:	add	r3, r2, r3
   146d8:	ldrb	r3, [r3, #320]	; 0x140
   146dc:	tst	r3, #4
   146e0:	bne	146c0 <fputs@plt+0x354c>
   146e4:	mov	sl, r9
   146e8:	mov	r0, r8
   146ec:	b	14564 <fputs@plt+0x33f0>
   146f0:	mov	r0, #0
   146f4:	b	14564 <fputs@plt+0x33f0>
   146f8:	add	r3, r4, ip
   146fc:	mov	r4, r3
   14700:	mvn	r1, #0
   14704:	cmp	r5, r4
   14708:	bls	14ac8 <fputs@plt+0x3954>
   1470c:	ldrb	r2, [r4]
   14710:	movw	r3, #32968	; 0x80c8
   14714:	movt	r3, #8
   14718:	add	r3, r3, r2
   1471c:	ldrb	r3, [r3, #320]	; 0x140
   14720:	tst	r3, #4
   14724:	movne	r3, #0
   14728:	movwne	r8, #9999	; 0x270f
   1472c:	movwne	r9, #32968	; 0x80c8
   14730:	movtne	r9, #8
   14734:	beq	14ac8 <fputs@plt+0x3954>
   14738:	cmp	r3, r8
   1473c:	addle	r3, r3, r3, lsl #2
   14740:	suble	r2, r2, #48	; 0x30
   14744:	addle	r3, r2, r3, lsl #1
   14748:	movwgt	r3, #10000	; 0x2710
   1474c:	add	r4, r4, fp
   14750:	cmp	r4, r5
   14754:	bcs	14770 <fputs@plt+0x35fc>
   14758:	ldrb	r2, [r4]
   1475c:	add	lr, r9, r2
   14760:	ldrb	lr, [lr, #320]	; 0x140
   14764:	tst	lr, #4
   14768:	bne	14738 <fputs@plt+0x35c4>
   1476c:	b	14ae4 <fputs@plt+0x3970>
   14770:	mov	r9, #1
   14774:	b	14784 <fputs@plt+0x3610>
   14778:	mov	r9, #1
   1477c:	mov	r3, #0
   14780:	mov	r1, r9
   14784:	mlas	r8, r3, r1, r0
   14788:	bmi	14804 <fputs@plt+0x3690>
   1478c:	orrs	r3, r6, r7
   14790:	bne	148c0 <fputs@plt+0x374c>
   14794:	adds	r3, sl, #0
   14798:	movne	r3, #1
   1479c:	ldr	r2, [sp, #24]
   147a0:	and	r3, r3, r2, lsr #31
   147a4:	cmp	r3, #0
   147a8:	vldr	d7, [pc, #216]	; 14888 <fputs@plt+0x3714>
   147ac:	vldr	d6, [pc, #236]	; 148a0 <fputs@plt+0x372c>
   147b0:	vmoveq.f64	d7, d6
   147b4:	ldr	r3, [sp, #4]
   147b8:	vstr	d7, [r3]
   147bc:	cmp	r5, r4
   147c0:	movhi	r4, #0
   147c4:	movls	r4, #1
   147c8:	cmp	sl, #0
   147cc:	movle	r4, #0
   147d0:	cmp	r4, #0
   147d4:	moveq	r0, #0
   147d8:	beq	1443c <fputs@plt+0x32c8>
   147dc:	ldr	r3, [sp, #20]
   147e0:	eor	r0, r3, #1
   147e4:	and	r0, r0, r9
   147e8:	b	1443c <fputs@plt+0x32c8>
   147ec:	mov	r9, #0
   147f0:	mov	r3, r9
   147f4:	mov	r1, #1
   147f8:	b	14784 <fputs@plt+0x3610>
   147fc:	mov	r9, #1
   14800:	b	14784 <fputs@plt+0x3610>
   14804:	orrs	r3, r6, r7
   14808:	beq	14794 <fputs@plt+0x3620>
   1480c:	rsb	r8, r8, #0
   14810:	mov	r2, #10
   14814:	mov	r3, #0
   14818:	mov	r0, r6
   1481c:	mov	r1, r7
   14820:	bl	85024 <fputs@plt+0x73eb0>
   14824:	orrs	r3, r2, r3
   14828:	bne	14bb8 <fputs@plt+0x3a44>
   1482c:	sub	r8, r8, #1
   14830:	mov	r2, #10
   14834:	mov	r3, #0
   14838:	mov	r0, r6
   1483c:	mov	r1, r7
   14840:	bl	85024 <fputs@plt+0x73eb0>
   14844:	mov	r6, r0
   14848:	mov	r7, r1
   1484c:	mov	r2, #10
   14850:	mov	r3, #0
   14854:	bl	85024 <fputs@plt+0x73eb0>
   14858:	orr	r3, r2, r3
   1485c:	cmp	r8, #0
   14860:	movle	r1, #0
   14864:	movgt	r1, #1
   14868:	cmp	r3, #0
   1486c:	movne	r1, #0
   14870:	cmp	r1, #0
   14874:	bne	1482c <fputs@plt+0x36b8>
   14878:	mvn	r2, #0
   1487c:	b	14954 <fputs@plt+0x37e0>
   14880:	stclgt	12, cr12, [ip], {202}	; 0xca
   14884:	stcleq	12, cr12, [ip], {204}	; 0xcc
   14888:	andeq	r0, r0, r0
   1488c:	andhi	r0, r0, r0
   14890:	stclgt	12, cr12, [ip], {203}	; 0xcb
   14894:	stcleq	12, cr12, [ip], {204}	; 0xcc
   14898:			; <UNDEFINED> instruction: 0x064dd592
   1489c:	strmi	pc, [r0], #207	; 0xcf
	...
   148ac:	svccc	0x00f00000	; IMB
   148b0:	andeq	r0, r0, r0
   148b4:	eormi	r0, r4, r0
   148b8:	strbhi	ip, [fp, #2208]!	; 0x8a0
   148bc:	svcvc	0x00e1ccf3
   148c0:	sub	r3, pc, #56	; 0x38
   148c4:	ldrd	r2, [r3]
   148c8:	cmp	r2, r6
   148cc:	sbcs	r3, r3, r7
   148d0:	movge	r3, #1
   148d4:	movlt	r3, #0
   148d8:	cmp	r8, #0
   148dc:	movle	r3, #0
   148e0:	andgt	r3, r3, #1
   148e4:	cmp	r3, #0
   148e8:	beq	1497c <fputs@plt+0x3808>
   148ec:	sub	r1, pc, #100	; 0x64
   148f0:	ldrd	r0, [r1]
   148f4:	mov	ip, r5
   148f8:	mov	lr, r4
   148fc:	sub	r8, r8, #1
   14900:	lsl	fp, r7, #2
   14904:	lsl	r3, r6, #2
   14908:	orr	r2, fp, r6, lsr #30
   1490c:	adds	r3, r3, r6
   14910:	adc	r2, r2, r7
   14914:	adds	r4, r3, r3
   14918:	adc	r5, r2, r2
   1491c:	mov	r6, r4
   14920:	mov	r7, r5
   14924:	cmp	r0, r4
   14928:	sbcs	r3, r1, r5
   1492c:	movge	r3, #1
   14930:	movlt	r3, #0
   14934:	cmp	r8, #0
   14938:	movle	r3, #0
   1493c:	andgt	r3, r3, #1
   14940:	cmp	r3, #0
   14944:	bne	148fc <fputs@plt+0x3788>
   14948:	mov	r5, ip
   1494c:	mov	r4, lr
   14950:	mov	r2, #1
   14954:	ldr	r3, [sp, #24]
   14958:	cmp	r3, #0
   1495c:	blt	14988 <fputs@plt+0x3814>
   14960:	cmp	r8, #0
   14964:	bne	14bc8 <fputs@plt+0x3a54>
   14968:	mov	r0, r6
   1496c:	mov	r1, r7
   14970:	bl	84fc4 <fputs@plt+0x73e50>
   14974:	vmov	d7, r0, r1
   14978:	b	147b4 <fputs@plt+0x3640>
   1497c:	mov	r2, #1
   14980:	b	14954 <fputs@plt+0x37e0>
   14984:	mvn	r2, #0
   14988:	rsbs	r6, r6, #0
   1498c:	rsc	r7, r7, #0
   14990:	b	14960 <fputs@plt+0x37ec>
   14994:	vldr	d8, [pc, #-244]	; 148a8 <fputs@plt+0x3734>
   14998:	b	14c2c <fputs@plt+0x3ab8>
   1499c:	mov	r0, r6
   149a0:	mov	r1, r7
   149a4:	bl	84fc4 <fputs@plt+0x73e50>
   149a8:	vmov	d7, r0, r1
   149ac:	vdiv.f64	d5, d7, d8
   149b0:	vldr	d6, [pc, #-256]	; 148b8 <fputs@plt+0x3744>
   149b4:	vdiv.f64	d7, d5, d6
   149b8:	b	147b4 <fputs@plt+0x3640>
   149bc:	movw	r3, #341	; 0x155
   149c0:	cmp	r8, r3
   149c4:	bgt	14a64 <fputs@plt+0x38f0>
   149c8:	movw	r3, #41705	; 0xa2e9
   149cc:	movt	r3, #11915	; 0x2e8b
   149d0:	smull	r3, r1, r3, r8
   149d4:	asr	r3, r8, #31
   149d8:	rsb	r3, r3, r1, asr #2
   149dc:	mov	r1, #22
   149e0:	mls	r3, r1, r3, r8
   149e4:	cmp	r3, #0
   149e8:	beq	14a5c <fputs@plt+0x38e8>
   149ec:	vldr	d8, [pc, #-332]	; 148a8 <fputs@plt+0x3734>
   149f0:	vldr	d7, [pc, #-328]	; 148b0 <fputs@plt+0x373c>
   149f4:	movw	r1, #41705	; 0xa2e9
   149f8:	movt	r1, #11915	; 0x2e8b
   149fc:	mov	r0, #22
   14a00:	vmul.f64	d8, d8, d7
   14a04:	sub	r8, r8, #1
   14a08:	smull	r3, ip, r1, r8
   14a0c:	asr	r3, r8, #31
   14a10:	rsb	r3, r3, ip, asr #2
   14a14:	mls	r3, r0, r3, r8
   14a18:	cmp	r3, #0
   14a1c:	bne	14a00 <fputs@plt+0x388c>
   14a20:	cmp	r8, #0
   14a24:	ble	14a3c <fputs@plt+0x38c8>
   14a28:	vldr	d7, [pc, #-408]	; 14898 <fputs@plt+0x3724>
   14a2c:	vmul.f64	d8, d8, d7
   14a30:	sub	r8, r8, #22
   14a34:	cmp	r8, #0
   14a38:	bgt	14a2c <fputs@plt+0x38b8>
   14a3c:	cmp	r2, #0
   14a40:	blt	14aa8 <fputs@plt+0x3934>
   14a44:	mov	r0, r6
   14a48:	mov	r1, r7
   14a4c:	bl	84fc4 <fputs@plt+0x73e50>
   14a50:	vmov	d7, r0, r1
   14a54:	vmul.f64	d7, d7, d8
   14a58:	b	147b4 <fputs@plt+0x3640>
   14a5c:	vldr	d8, [pc, #-444]	; 148a8 <fputs@plt+0x3734>
   14a60:	b	14a20 <fputs@plt+0x38ac>
   14a64:	cmp	r2, #0
   14a68:	blt	14a8c <fputs@plt+0x3918>
   14a6c:	mov	r0, r6
   14a70:	mov	r1, r7
   14a74:	bl	84fc4 <fputs@plt+0x73e50>
   14a78:	vldr	d7, [pc, #-456]	; 148b8 <fputs@plt+0x3744>
   14a7c:	vmul.f64	d7, d7, d7
   14a80:	vmov	d6, r0, r1
   14a84:	vmul.f64	d7, d6, d7
   14a88:	b	147b4 <fputs@plt+0x3640>
   14a8c:	mov	r0, r6
   14a90:	mov	r1, r7
   14a94:	bl	84fc4 <fputs@plt+0x73e50>
   14a98:	vldr	d7, [pc, #-512]	; 148a0 <fputs@plt+0x372c>
   14a9c:	vmov	d6, r0, r1
   14aa0:	vmul.f64	d7, d6, d7
   14aa4:	b	147b4 <fputs@plt+0x3640>
   14aa8:	mov	r0, r6
   14aac:	mov	r1, r7
   14ab0:	bl	84fc4 <fputs@plt+0x73e50>
   14ab4:	vmov	d7, r0, r1
   14ab8:	vdiv.f64	d7, d7, d8
   14abc:	b	147b4 <fputs@plt+0x3640>
   14ac0:	mov	r0, #0
   14ac4:	b	1443c <fputs@plt+0x32c8>
   14ac8:	mov	r9, #0
   14acc:	mov	r3, r9
   14ad0:	b	14784 <fputs@plt+0x3610>
   14ad4:	mov	r9, #1
   14ad8:	b	14784 <fputs@plt+0x3610>
   14adc:	mov	r3, #0
   14ae0:	mov	r1, #1
   14ae4:	cmp	sl, #0
   14ae8:	moveq	r9, #1
   14aec:	beq	14784 <fputs@plt+0x3610>
   14af0:	movw	r2, #32968	; 0x80c8
   14af4:	movt	r2, #8
   14af8:	ldrb	lr, [r4]
   14afc:	add	r2, r2, lr
   14b00:	ldrb	r2, [r2, #320]	; 0x140
   14b04:	tst	r2, #1
   14b08:	beq	14ad4 <fputs@plt+0x3960>
   14b0c:	movw	lr, #32968	; 0x80c8
   14b10:	movt	lr, #8
   14b14:	add	r4, r4, ip
   14b18:	cmp	r4, r5
   14b1c:	bcs	147fc <fputs@plt+0x3688>
   14b20:	ldrb	r2, [r4]
   14b24:	add	r2, lr, r2
   14b28:	ldrb	r2, [r2, #320]	; 0x140
   14b2c:	tst	r2, #1
   14b30:	bne	14b14 <fputs@plt+0x39a0>
   14b34:	mov	r9, #1
   14b38:	b	14784 <fputs@plt+0x3610>
   14b3c:	mov	r8, r2
   14b40:	mov	r9, r0
   14b44:	mov	sl, r9
   14b48:	mov	r0, r8
   14b4c:	mov	r9, #1
   14b50:	mov	r3, #0
   14b54:	mov	r1, r9
   14b58:	b	14784 <fputs@plt+0x3610>
   14b5c:	mov	r8, r0
   14b60:	mov	r9, sl
   14b64:	b	1469c <fputs@plt+0x3528>
   14b68:	mov	r8, r0
   14b6c:	mov	r9, sl
   14b70:	b	14b44 <fputs@plt+0x39d0>
   14b74:	ldrb	r3, [r4]
   14b78:	cmp	r3, #46	; 0x2e
   14b7c:	beq	145b0 <fputs@plt+0x343c>
   14b80:	cmp	r4, r5
   14b84:	bcc	146f0 <fputs@plt+0x357c>
   14b88:	mov	r9, #1
   14b8c:	mov	r3, #0
   14b90:	mov	r1, r9
   14b94:	mov	r0, r3
   14b98:	b	14784 <fputs@plt+0x3610>
   14b9c:	mov	r1, #0
   14ba0:	mov	sl, r1
   14ba4:	mov	r6, #0
   14ba8:	mov	r7, #0
   14bac:	mov	r8, #0
   14bb0:	mov	r9, #1
   14bb4:	b	1478c <fputs@plt+0x3618>
   14bb8:	ldr	r3, [sp, #24]
   14bbc:	cmp	r3, #0
   14bc0:	mvnge	r2, #0
   14bc4:	blt	14984 <fputs@plt+0x3810>
   14bc8:	sub	r3, r8, #308	; 0x134
   14bcc:	cmp	r3, #33	; 0x21
   14bd0:	bhi	149bc <fputs@plt+0x3848>
   14bd4:	movw	r3, #57025	; 0xdec1
   14bd8:	movt	r3, #13617	; 0x3531
   14bdc:	smull	r3, r1, r3, r8
   14be0:	asr	r3, r8, #31
   14be4:	rsb	r3, r3, r1, asr #6
   14be8:	mov	r1, #308	; 0x134
   14bec:	mls	r3, r1, r3, r8
   14bf0:	cmp	r3, #0
   14bf4:	beq	14994 <fputs@plt+0x3820>
   14bf8:	vldr	d8, [pc, #-856]	; 148a8 <fputs@plt+0x3734>
   14bfc:	vldr	d7, [pc, #-852]	; 148b0 <fputs@plt+0x373c>
   14c00:	movw	r1, #57025	; 0xdec1
   14c04:	movt	r1, #13617	; 0x3531
   14c08:	mov	r0, #308	; 0x134
   14c0c:	vmul.f64	d8, d8, d7
   14c10:	sub	r8, r8, #1
   14c14:	smull	r3, ip, r1, r8
   14c18:	asr	r3, r8, #31
   14c1c:	rsb	r3, r3, ip, asr #6
   14c20:	mls	r3, r0, r3, r8
   14c24:	cmp	r3, #0
   14c28:	bne	14c0c <fputs@plt+0x3a98>
   14c2c:	cmp	r2, #0
   14c30:	blt	1499c <fputs@plt+0x3828>
   14c34:	mov	r0, r6
   14c38:	mov	r1, r7
   14c3c:	bl	84fc4 <fputs@plt+0x73e50>
   14c40:	vmov	d7, r0, r1
   14c44:	vmul.f64	d7, d7, d8
   14c48:	vldr	d6, [pc, #-920]	; 148b8 <fputs@plt+0x3744>
   14c4c:	vmul.f64	d7, d7, d6
   14c50:	b	147b4 <fputs@plt+0x3640>
   14c54:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14c58:	strd	r6, [sp, #8]
   14c5c:	strd	r8, [sp, #16]
   14c60:	strd	sl, [sp, #24]
   14c64:	str	lr, [sp, #32]
   14c68:	sub	sp, sp, #20
   14c6c:	str	r1, [sp, #8]
   14c70:	cmp	r3, #1
   14c74:	beq	14e28 <fputs@plt+0x3cb4>
   14c78:	rsb	ip, r3, #3
   14c7c:	cmp	r2, ip
   14c80:	ble	14ca8 <fputs@plt+0x3b34>
   14c84:	ldrb	r1, [r0, ip]
   14c88:	cmp	r1, #0
   14c8c:	bne	14ca8 <fputs@plt+0x3b34>
   14c90:	add	ip, ip, #2
   14c94:	cmp	r2, ip
   14c98:	ble	14ca8 <fputs@plt+0x3b34>
   14c9c:	ldrb	r1, [r0, ip]
   14ca0:	cmp	r1, #0
   14ca4:	beq	14c90 <fputs@plt+0x3b1c>
   14ca8:	cmp	r2, ip
   14cac:	movle	r2, #0
   14cb0:	movgt	r2, #1
   14cb4:	str	r2, [sp, #12]
   14cb8:	sub	r1, r3, #3
   14cbc:	add	r1, r1, ip
   14cc0:	add	r1, r0, r1
   14cc4:	and	r3, r3, #1
   14cc8:	add	r0, r0, r3
   14ccc:	mov	ip, #2
   14cd0:	cmp	r0, r1
   14cd4:	bcs	14f64 <fputs@plt+0x3df0>
   14cd8:	movw	r3, #32968	; 0x80c8
   14cdc:	movt	r3, #8
   14ce0:	ldrb	r2, [r0]
   14ce4:	add	r3, r3, r2
   14ce8:	ldrb	r3, [r3, #320]	; 0x140
   14cec:	tst	r3, #1
   14cf0:	beq	14d1c <fputs@plt+0x3ba8>
   14cf4:	movw	r2, #32968	; 0x80c8
   14cf8:	movt	r2, #8
   14cfc:	add	r0, r0, ip
   14d00:	cmp	r0, r1
   14d04:	bcs	14f64 <fputs@plt+0x3df0>
   14d08:	ldrb	r3, [r0]
   14d0c:	add	r3, r2, r3
   14d10:	ldrb	r3, [r3, #320]	; 0x140
   14d14:	tst	r3, #1
   14d18:	bne	14cfc <fputs@plt+0x3b88>
   14d1c:	ldrb	r3, [r0]
   14d20:	cmp	r3, #45	; 0x2d
   14d24:	beq	14e3c <fputs@plt+0x3cc8>
   14d28:	cmp	r3, #43	; 0x2b
   14d2c:	addeq	r6, r0, ip
   14d30:	movne	r6, r0
   14d34:	mov	r3, #0
   14d38:	str	r3, [sp, #4]
   14d3c:	cmp	r6, r1
   14d40:	bcs	14f5c <fputs@plt+0x3de8>
   14d44:	ldrb	r3, [r6]
   14d48:	cmp	r3, #48	; 0x30
   14d4c:	bne	14f54 <fputs@plt+0x3de0>
   14d50:	mov	r0, r6
   14d54:	add	r0, r0, ip
   14d58:	cmp	r0, r1
   14d5c:	bcs	14f70 <fputs@plt+0x3dfc>
   14d60:	ldrb	r3, [r0]
   14d64:	cmp	r3, #48	; 0x30
   14d68:	beq	14d54 <fputs@plt+0x3be0>
   14d6c:	ldrb	r4, [r0]
   14d70:	mov	r8, r4
   14d74:	sub	r3, r4, #48	; 0x30
   14d78:	cmp	r3, #9
   14d7c:	bhi	14f74 <fputs@plt+0x3e00>
   14d80:	add	r9, r0, ip
   14d84:	mov	lr, #0
   14d88:	mov	r2, #0
   14d8c:	mov	r3, #0
   14d90:	mov	sl, r4
   14d94:	mov	r4, ip
   14d98:	lsl	fp, r3, #2
   14d9c:	lsl	r5, r2, #2
   14da0:	orr	r7, fp, r2, lsr #30
   14da4:	adds	r5, r5, r2
   14da8:	adc	r7, r7, r3
   14dac:	adds	r5, r5, r5
   14db0:	adc	r7, r7, r7
   14db4:	uxtb	sl, sl
   14db8:	mov	fp, #0
   14dbc:	adds	r5, r5, sl
   14dc0:	adc	r7, r7, fp
   14dc4:	subs	r2, r5, #48	; 0x30
   14dc8:	sbc	r3, r7, #0
   14dcc:	add	lr, lr, ip
   14dd0:	mov	r7, r9
   14dd4:	cmp	r9, r1
   14dd8:	bcs	14df4 <fputs@plt+0x3c80>
   14ddc:	ldrb	sl, [r0, lr]
   14de0:	mov	r8, sl
   14de4:	add	r9, r9, r4
   14de8:	sub	r5, sl, #48	; 0x30
   14dec:	cmp	r5, #9
   14df0:	bls	14d98 <fputs@plt+0x3c24>
   14df4:	mov	r4, r2
   14df8:	mov	r5, r3
   14dfc:	cmp	r2, #0
   14e00:	sbcs	r3, r3, #0
   14e04:	blt	14e4c <fputs@plt+0x3cd8>
   14e08:	ldr	r3, [sp, #4]
   14e0c:	cmp	r3, #0
   14e10:	beq	14ec8 <fputs@plt+0x3d54>
   14e14:	rsbs	r4, r4, #0
   14e18:	rsc	r5, r5, #0
   14e1c:	ldr	r3, [sp, #8]
   14e20:	strd	r4, [r3]
   14e24:	b	14e6c <fputs@plt+0x3cf8>
   14e28:	add	r1, r0, r2
   14e2c:	mov	r3, #0
   14e30:	str	r3, [sp, #12]
   14e34:	mov	ip, #1
   14e38:	b	14cd0 <fputs@plt+0x3b5c>
   14e3c:	add	r6, r0, ip
   14e40:	mov	r3, #1
   14e44:	str	r3, [sp, #4]
   14e48:	b	14d3c <fputs@plt+0x3bc8>
   14e4c:	ldr	r3, [sp, #4]
   14e50:	cmp	r3, #0
   14e54:	mvneq	r2, #0
   14e58:	mvneq	r3, #-2147483648	; 0x80000000
   14e5c:	movne	r2, #0
   14e60:	movne	r3, #-2147483648	; 0x80000000
   14e64:	ldr	r4, [sp, #8]
   14e68:	strd	r2, [r4]
   14e6c:	cmp	r8, #0
   14e70:	cmpne	r1, r7
   14e74:	movhi	r0, #1
   14e78:	bhi	14eac <fputs@plt+0x3d38>
   14e7c:	cmp	lr, #0
   14e80:	cmpeq	r6, r0
   14e84:	moveq	r0, #1
   14e88:	beq	14eac <fputs@plt+0x3d38>
   14e8c:	mov	r3, #19
   14e90:	mul	r3, r3, ip
   14e94:	ldr	r2, [sp, #12]
   14e98:	cmp	r3, lr
   14e9c:	orrlt	r2, r2, #1
   14ea0:	cmp	r2, #0
   14ea4:	movne	r0, #1
   14ea8:	beq	14ed4 <fputs@plt+0x3d60>
   14eac:	add	sp, sp, #20
   14eb0:	ldrd	r4, [sp]
   14eb4:	ldrd	r6, [sp, #8]
   14eb8:	ldrd	r8, [sp, #16]
   14ebc:	ldrd	sl, [sp, #24]
   14ec0:	add	sp, sp, #32
   14ec4:	pop	{pc}		; (ldr pc, [sp], #4)
   14ec8:	ldr	r3, [sp, #8]
   14ecc:	strd	r4, [r3]
   14ed0:	b	14e6c <fputs@plt+0x3cf8>
   14ed4:	cmp	r3, lr
   14ed8:	movgt	r0, #0
   14edc:	bgt	14eac <fputs@plt+0x3d38>
   14ee0:	mov	r5, ip
   14ee4:	mov	lr, r0
   14ee8:	movw	r1, #47292	; 0xb8bc
   14eec:	movt	r1, #8
   14ef0:	ldrb	r4, [r1], #1
   14ef4:	ldrb	r3, [lr], r5
   14ef8:	sub	r3, r3, r4
   14efc:	add	r3, r3, r3, lsl #2
   14f00:	lsl	r3, r3, #1
   14f04:	mov	r4, r3
   14f08:	add	r2, r2, #1
   14f0c:	cmp	r2, #17
   14f10:	cmple	r3, #0
   14f14:	beq	14ef0 <fputs@plt+0x3d7c>
   14f18:	cmp	r3, #0
   14f1c:	bne	14f2c <fputs@plt+0x3db8>
   14f20:	add	ip, ip, ip, lsl #3
   14f24:	ldrb	r4, [r0, ip, lsl #1]
   14f28:	sub	r4, r4, #56	; 0x38
   14f2c:	cmp	r4, #0
   14f30:	movlt	r0, #0
   14f34:	blt	14eac <fputs@plt+0x3d38>
   14f38:	movgt	r0, #1
   14f3c:	bgt	14eac <fputs@plt+0x3d38>
   14f40:	ldr	r3, [sp, #4]
   14f44:	cmp	r3, #0
   14f48:	movne	r0, #0
   14f4c:	moveq	r0, #2
   14f50:	b	14eac <fputs@plt+0x3d38>
   14f54:	mov	r0, r6
   14f58:	b	14d6c <fputs@plt+0x3bf8>
   14f5c:	mov	r0, r6
   14f60:	b	14f70 <fputs@plt+0x3dfc>
   14f64:	mov	r6, r0
   14f68:	mov	r3, #0
   14f6c:	str	r3, [sp, #4]
   14f70:	mov	r8, #0
   14f74:	mov	r7, r0
   14f78:	mov	lr, #0
   14f7c:	mov	r4, #0
   14f80:	mov	r5, #0
   14f84:	b	14e08 <fputs@plt+0x3c94>
   14f88:	strd	r4, [sp, #-20]!	; 0xffffffec
   14f8c:	strd	r6, [sp, #8]
   14f90:	str	lr, [sp, #16]
   14f94:	sub	sp, sp, #20
   14f98:	mov	r4, #0
   14f9c:	and	r5, r3, #-16777216	; 0xff000000
   14fa0:	orrs	r1, r4, r5
   14fa4:	bne	14fbc <fputs@plt+0x3e48>
   14fa8:	add	r6, sp, #4
   14fac:	mov	lr, r6
   14fb0:	mov	r1, #0
   14fb4:	mvn	r7, #127	; 0x7f
   14fb8:	b	14ffc <fputs@plt+0x3e88>
   14fbc:	mov	ip, r0
   14fc0:	strb	r2, [ip, #8]!
   14fc4:	lsr	r1, r2, #8
   14fc8:	orr	r1, r1, r3, lsl #24
   14fcc:	lsr	r3, r3, #8
   14fd0:	mvn	r4, #127	; 0x7f
   14fd4:	orr	lr, r4, r1
   14fd8:	strb	lr, [ip, #-1]!
   14fdc:	lsr	r1, r1, #7
   14fe0:	orr	r1, r1, r3, lsl #25
   14fe4:	lsr	r3, r3, #7
   14fe8:	cmp	r0, ip
   14fec:	bne	14fd4 <fputs@plt+0x3e60>
   14ff0:	mov	r4, #9
   14ff4:	b	15058 <fputs@plt+0x3ee4>
   14ff8:	mov	r1, r4
   14ffc:	add	r4, r1, #1
   15000:	orr	ip, r7, r2
   15004:	strb	ip, [lr], #1
   15008:	lsr	ip, r2, #7
   1500c:	orr	ip, ip, r3, lsl #25
   15010:	lsr	r5, r3, #7
   15014:	mov	r2, ip
   15018:	mov	r3, r5
   1501c:	orrs	ip, r2, r3
   15020:	bne	14ff8 <fputs@plt+0x3e84>
   15024:	ldrb	r3, [sp, #4]
   15028:	and	r3, r3, #127	; 0x7f
   1502c:	strb	r3, [sp, #4]
   15030:	cmp	r1, #0
   15034:	blt	15058 <fputs@plt+0x3ee4>
   15038:	add	r3, sp, #16
   1503c:	add	r3, r3, r1
   15040:	sub	r3, r3, #11
   15044:	sub	r2, r0, #1
   15048:	ldrb	r1, [r3, #-1]!
   1504c:	strb	r1, [r2, #1]!
   15050:	cmp	r3, r6
   15054:	bne	15048 <fputs@plt+0x3ed4>
   15058:	mov	r0, r4
   1505c:	add	sp, sp, #20
   15060:	ldrd	r4, [sp]
   15064:	ldrd	r6, [sp, #8]
   15068:	add	sp, sp, #16
   1506c:	pop	{pc}		; (ldr pc, [sp], #4)
   15070:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15074:	strd	r6, [sp, #8]
   15078:	str	r8, [sp, #16]
   1507c:	str	lr, [sp, #20]
   15080:	cmp	r3, #0
   15084:	cmpeq	r2, #127	; 0x7f
   15088:	strbls	r2, [r0]
   1508c:	movls	r0, #1
   15090:	bls	150ac <fputs@plt+0x3f38>
   15094:	movw	r4, #16383	; 0x3fff
   15098:	mov	r5, #0
   1509c:	cmp	r3, r5
   150a0:	cmpeq	r2, r4
   150a4:	bls	150c0 <fputs@plt+0x3f4c>
   150a8:	bl	14f88 <fputs@plt+0x3e14>
   150ac:	ldrd	r4, [sp]
   150b0:	ldrd	r6, [sp, #8]
   150b4:	ldr	r8, [sp, #16]
   150b8:	add	sp, sp, #20
   150bc:	pop	{pc}		; (ldr pc, [sp], #4)
   150c0:	lsr	r3, r2, #7
   150c4:	mvn	r3, r3, lsl #25
   150c8:	mvn	r3, r3, lsr #25
   150cc:	strb	r3, [r0]
   150d0:	and	r2, r2, #127	; 0x7f
   150d4:	strb	r2, [r0, #1]
   150d8:	mov	r0, #2
   150dc:	b	150ac <fputs@plt+0x3f38>
   150e0:	ldrb	r2, [r0]
   150e4:	tst	r2, #128	; 0x80
   150e8:	beq	151c0 <fputs@plt+0x404c>
   150ec:	ldrb	r3, [r0, #1]
   150f0:	tst	r3, #128	; 0x80
   150f4:	beq	151d4 <fputs@plt+0x4060>
   150f8:	ldrb	ip, [r0, #2]
   150fc:	orr	r2, ip, r2, lsl #14
   15100:	tst	r2, #128	; 0x80
   15104:	beq	151f0 <fputs@plt+0x407c>
   15108:	movw	ip, #49279	; 0xc07f
   1510c:	movt	ip, #31
   15110:	and	ip, ip, r2
   15114:	ldrb	r2, [r0, #3]
   15118:	orr	r3, r2, r3, lsl #14
   1511c:	tst	r3, #128	; 0x80
   15120:	beq	15218 <fputs@plt+0x40a4>
   15124:	str	r4, [sp, #-8]!
   15128:	str	lr, [sp, #4]
   1512c:	movw	r2, #49279	; 0xc07f
   15130:	movt	r2, #31
   15134:	and	r2, r2, r3
   15138:	ldrb	lr, [r0, #4]
   1513c:	orr	r4, lr, ip, lsl #14
   15140:	tst	r4, #128	; 0x80
   15144:	beq	1523c <fputs@plt+0x40c8>
   15148:	orr	ip, r2, ip, lsl #7
   1514c:	ldrb	r3, [r0, #5]
   15150:	orr	r2, r3, r2, lsl #14
   15154:	tst	r2, #128	; 0x80
   15158:	beq	15254 <fputs@plt+0x40e0>
   1515c:	ldrb	r3, [r0, #6]
   15160:	orr	r3, r3, r4, lsl #14
   15164:	tst	r3, #128	; 0x80
   15168:	beq	15278 <fputs@plt+0x4104>
   1516c:	movw	r4, #49279	; 0xc07f
   15170:	movt	r4, #31
   15174:	and	r4, r4, r3
   15178:	ldrb	r3, [r0, #7]
   1517c:	orr	r2, r3, r2, lsl #14
   15180:	tst	r2, #128	; 0x80
   15184:	beq	152a4 <fputs@plt+0x4130>
   15188:	mov	r3, #32512	; 0x7f00
   1518c:	movt	r3, #8128	; 0x1fc0
   15190:	and	r2, r3, r2, lsl #8
   15194:	orr	r2, r2, r4, lsl #15
   15198:	ubfx	lr, lr, #3, #4
   1519c:	orr	ip, lr, ip, lsl #4
   151a0:	ldrb	r4, [r0, #8]
   151a4:	orr	r2, r4, r2
   151a8:	str	r2, [r1]
   151ac:	str	ip, [r1, #4]
   151b0:	mov	r0, #9
   151b4:	ldr	r4, [sp]
   151b8:	add	sp, sp, #4
   151bc:	pop	{pc}		; (ldr pc, [sp], #4)
   151c0:	uxtb	r2, r2
   151c4:	mov	r3, #0
   151c8:	strd	r2, [r1]
   151cc:	mov	r0, #1
   151d0:	bx	lr
   151d4:	and	r2, r2, #127	; 0x7f
   151d8:	orr	r2, r3, r2, lsl #7
   151dc:	str	r2, [r1]
   151e0:	mov	r3, #0
   151e4:	str	r3, [r1, #4]
   151e8:	mov	r0, #2
   151ec:	bx	lr
   151f0:	movw	r0, #49279	; 0xc07f
   151f4:	movt	r0, #31
   151f8:	and	r0, r0, r2
   151fc:	and	r3, r3, #127	; 0x7f
   15200:	orr	r3, r0, r3, lsl #7
   15204:	str	r3, [r1]
   15208:	mov	r3, #0
   1520c:	str	r3, [r1, #4]
   15210:	mov	r0, #3
   15214:	bx	lr
   15218:	movw	r2, #49279	; 0xc07f
   1521c:	movt	r2, #31
   15220:	and	r2, r2, r3
   15224:	orr	ip, r2, ip, lsl #7
   15228:	str	ip, [r1]
   1522c:	mov	r3, #0
   15230:	str	r3, [r1, #4]
   15234:	mov	r0, #4
   15238:	bx	lr
   1523c:	lsr	ip, ip, #18
   15240:	orr	r3, r4, r2, lsl #7
   15244:	str	r3, [r1]
   15248:	str	ip, [r1, #4]
   1524c:	mov	r0, #5
   15250:	b	151b4 <fputs@plt+0x4040>
   15254:	mov	r3, #16256	; 0x3f80
   15258:	movt	r3, #4064	; 0xfe0
   1525c:	and	r3, r3, r4, lsl #7
   15260:	lsr	ip, ip, #18
   15264:	orr	r2, r2, r3
   15268:	str	r2, [r1]
   1526c:	str	ip, [r1, #4]
   15270:	mov	r0, #6
   15274:	b	151b4 <fputs@plt+0x4040>
   15278:	bic	r3, r3, #266338304	; 0xfe00000
   1527c:	bic	r3, r3, #16256	; 0x3f80
   15280:	lsr	ip, ip, #11
   15284:	mov	r0, #16256	; 0x3f80
   15288:	movt	r0, #4064	; 0xfe0
   1528c:	and	r2, r0, r2, lsl #7
   15290:	orr	r3, r2, r3
   15294:	str	r3, [r1]
   15298:	str	ip, [r1, #4]
   1529c:	mov	r0, #7
   152a0:	b	151b4 <fputs@plt+0x4040>
   152a4:	lsr	ip, ip, #4
   152a8:	bic	r2, r2, #266338304	; 0xfe00000
   152ac:	bic	r2, r2, #16256	; 0x3f80
   152b0:	orr	r2, r2, r4, lsl #7
   152b4:	str	r2, [r1]
   152b8:	str	ip, [r1, #4]
   152bc:	mov	r0, #8
   152c0:	b	151b4 <fputs@plt+0x4040>
   152c4:	ldrb	ip, [r0]
   152c8:	ldrb	r3, [r0, #1]
   152cc:	tst	r3, #128	; 0x80
   152d0:	beq	15330 <fputs@plt+0x41bc>
   152d4:	ldrb	r2, [r0, #2]
   152d8:	orr	r2, r2, ip, lsl #14
   152dc:	tst	r2, #128	; 0x80
   152e0:	beq	15344 <fputs@plt+0x41d0>
   152e4:	str	r4, [sp, #-16]!
   152e8:	strd	r6, [sp, #4]
   152ec:	str	lr, [sp, #12]
   152f0:	sub	sp, sp, #8
   152f4:	mov	r4, r1
   152f8:	mov	r1, sp
   152fc:	bl	150e0 <fputs@plt+0x3f6c>
   15300:	ldrd	r6, [sp]
   15304:	mov	r2, r6
   15308:	mov	r3, #0
   1530c:	cmp	r7, r3
   15310:	cmpeq	r6, r6
   15314:	mvnne	r2, #0
   15318:	str	r2, [r4]
   1531c:	add	sp, sp, #8
   15320:	ldr	r4, [sp]
   15324:	ldrd	r6, [sp, #4]
   15328:	add	sp, sp, #12
   1532c:	pop	{pc}		; (ldr pc, [sp], #4)
   15330:	and	r2, ip, #127	; 0x7f
   15334:	orr	r3, r3, r2, lsl #7
   15338:	str	r3, [r1]
   1533c:	mov	r0, #2
   15340:	bx	lr
   15344:	and	r3, r3, #127	; 0x7f
   15348:	movw	r0, #49279	; 0xc07f
   1534c:	movt	r0, #31
   15350:	and	r0, r0, r2
   15354:	orr	r3, r0, r3, lsl #7
   15358:	str	r3, [r1]
   1535c:	mov	r0, #3
   15360:	bx	lr
   15364:	ubfx	r3, r0, #6, #1
   15368:	add	r0, r0, r3, lsl #3
   1536c:	add	r0, r0, r3
   15370:	and	r0, r0, #15
   15374:	bx	lr
   15378:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1537c:	strd	r6, [sp, #8]
   15380:	strd	r8, [sp, #16]
   15384:	str	sl, [sp, #24]
   15388:	str	lr, [sp, #28]
   1538c:	mov	r8, r1
   15390:	ldrb	r3, [r0]
   15394:	cmp	r3, #45	; 0x2d
   15398:	addeq	r0, r0, #1
   1539c:	moveq	lr, #1
   153a0:	beq	154a0 <fputs@plt+0x432c>
   153a4:	cmp	r3, #43	; 0x2b
   153a8:	addeq	r0, r0, #1
   153ac:	moveq	lr, #0
   153b0:	beq	154a0 <fputs@plt+0x432c>
   153b4:	cmp	r3, #48	; 0x30
   153b8:	movne	lr, #0
   153bc:	bne	154b8 <fputs@plt+0x4344>
   153c0:	ldrb	r3, [r0, #1]
   153c4:	and	r3, r3, #223	; 0xdf
   153c8:	cmp	r3, #88	; 0x58
   153cc:	bne	15490 <fputs@plt+0x431c>
   153d0:	ldrb	r2, [r0, #2]
   153d4:	movw	r3, #32968	; 0x80c8
   153d8:	movt	r3, #8
   153dc:	add	r3, r3, r2
   153e0:	ldrb	r3, [r3, #320]	; 0x140
   153e4:	tst	r3, #8
   153e8:	beq	15498 <fputs@plt+0x4324>
   153ec:	add	r4, r0, #2
   153f0:	cmp	r2, #48	; 0x30
   153f4:	bne	15404 <fputs@plt+0x4290>
   153f8:	ldrb	r3, [r4, #1]!
   153fc:	cmp	r3, #48	; 0x30
   15400:	beq	153f8 <fputs@plt+0x4284>
   15404:	ldrb	r0, [r4]
   15408:	movw	r3, #32968	; 0x80c8
   1540c:	movt	r3, #8
   15410:	add	r3, r3, r0
   15414:	ldrb	r3, [r3, #320]	; 0x140
   15418:	tst	r3, #8
   1541c:	beq	15488 <fputs@plt+0x4314>
   15420:	add	r5, r4, #1
   15424:	mov	r6, #0
   15428:	movw	r7, #32968	; 0x80c8
   1542c:	movt	r7, #8
   15430:	mvn	r4, r4
   15434:	bl	15364 <fputs@plt+0x41f0>
   15438:	add	r6, r0, r6, lsl #4
   1543c:	ldrb	r3, [r5], #1
   15440:	mov	r0, r3
   15444:	add	r3, r7, r3
   15448:	ldrb	r3, [r3, #320]	; 0x140
   1544c:	add	r2, r4, r5
   15450:	and	r1, r3, #8
   15454:	ubfx	r3, r3, #3, #1
   15458:	cmp	r2, #7
   1545c:	movgt	r3, #0
   15460:	andle	r3, r3, #1
   15464:	cmp	r3, #0
   15468:	bne	15434 <fputs@plt+0x42c0>
   1546c:	cmp	r6, #0
   15470:	cmpge	r1, #0
   15474:	movne	r0, #0
   15478:	bne	15518 <fputs@plt+0x43a4>
   1547c:	str	r6, [r8]
   15480:	mov	r0, #1
   15484:	b	15518 <fputs@plt+0x43a4>
   15488:	mov	r6, #0
   1548c:	b	1547c <fputs@plt+0x4308>
   15490:	mov	lr, #0
   15494:	b	154ac <fputs@plt+0x4338>
   15498:	mov	lr, #0
   1549c:	b	154ac <fputs@plt+0x4338>
   154a0:	ldrb	r3, [r0]
   154a4:	cmp	r3, #48	; 0x30
   154a8:	bne	154b8 <fputs@plt+0x4344>
   154ac:	ldrb	r3, [r0, #1]!
   154b0:	cmp	r3, #48	; 0x30
   154b4:	beq	154ac <fputs@plt+0x4338>
   154b8:	ldrb	r4, [r0]
   154bc:	sub	r4, r4, #48	; 0x30
   154c0:	cmp	r4, #9
   154c4:	movhi	r4, #0
   154c8:	bhi	15548 <fputs@plt+0x43d4>
   154cc:	asr	r5, r4, #31
   154d0:	mov	ip, r0
   154d4:	add	r0, r0, #10
   154d8:	ldrb	r1, [ip, #1]!
   154dc:	sub	r1, r1, #48	; 0x30
   154e0:	cmp	r1, #9
   154e4:	bhi	15530 <fputs@plt+0x43bc>
   154e8:	lsl	r9, r5, #2
   154ec:	lsl	r3, r4, #2
   154f0:	orr	r2, r9, r4, lsr #30
   154f4:	adds	r3, r3, r4
   154f8:	adc	r2, r2, r5
   154fc:	adds	r6, r3, r3
   15500:	adc	r7, r2, r2
   15504:	adds	r4, r6, r1
   15508:	adc	r5, r7, r1, asr #31
   1550c:	cmp	ip, r0
   15510:	bne	154d8 <fputs@plt+0x4364>
   15514:	mov	r0, #0
   15518:	ldrd	r4, [sp]
   1551c:	ldrd	r6, [sp, #8]
   15520:	ldrd	r8, [sp, #16]
   15524:	ldr	sl, [sp, #24]
   15528:	add	sp, sp, #28
   1552c:	pop	{pc}		; (ldr pc, [sp], #4)
   15530:	subs	r2, r4, lr
   15534:	sbc	r3, r5, lr, asr #31
   15538:	cmp	r2, #-2147483648	; 0x80000000
   1553c:	sbcs	r3, r3, #0
   15540:	movge	r0, #0
   15544:	bge	15518 <fputs@plt+0x43a4>
   15548:	cmp	lr, #0
   1554c:	beq	15554 <fputs@plt+0x43e0>
   15550:	rsbs	r4, r4, #0
   15554:	str	r4, [r8]
   15558:	mov	r0, #1
   1555c:	b	15518 <fputs@plt+0x43a4>
   15560:	push	{lr}		; (str lr, [sp, #-4]!)
   15564:	sub	sp, sp, #12
   15568:	mov	r3, #0
   1556c:	str	r3, [sp, #4]
   15570:	cmp	r0, #0
   15574:	beq	15580 <fputs@plt+0x440c>
   15578:	add	r1, sp, #4
   1557c:	bl	15378 <fputs@plt+0x4204>
   15580:	ldr	r0, [sp, #4]
   15584:	add	sp, sp, #12
   15588:	pop	{pc}		; (ldr pc, [sp], #4)
   1558c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   15590:	strd	r6, [sp, #8]
   15594:	strd	r8, [sp, #16]
   15598:	str	sl, [sp, #24]
   1559c:	str	lr, [sp, #28]
   155a0:	mov	sl, r1
   155a4:	mov	r7, r2
   155a8:	add	r2, r2, r2, lsr #31
   155ac:	asr	r2, r2, #1
   155b0:	add	r2, r2, #1
   155b4:	asr	r3, r2, #31
   155b8:	bl	13ea0 <fputs@plt+0x2d2c>
   155bc:	subs	r8, r0, #0
   155c0:	beq	15628 <fputs@plt+0x44b4>
   155c4:	cmp	r7, #1
   155c8:	ble	15644 <fputs@plt+0x44d0>
   155cc:	add	r5, sl, #1
   155d0:	sub	r7, r7, #2
   155d4:	add	r9, sl, #3
   155d8:	bic	r3, r7, #1
   155dc:	add	r9, r9, r3
   155e0:	mvn	sl, sl
   155e4:	ldrb	r0, [r5, #-1]
   155e8:	bl	15364 <fputs@plt+0x41f0>
   155ec:	mov	r6, r0
   155f0:	mov	r4, r5
   155f4:	ldrb	r0, [r4], sl
   155f8:	bl	15364 <fputs@plt+0x41f0>
   155fc:	add	r4, r4, r4, lsr #31
   15600:	orr	r0, r0, r6, lsl #4
   15604:	strb	r0, [r8, r4, asr #1]
   15608:	add	r5, r5, #2
   1560c:	cmp	r5, r9
   15610:	bne	155e4 <fputs@plt+0x4470>
   15614:	bic	r7, r7, #1
   15618:	add	r7, r7, #2
   1561c:	add	r7, r7, r7, lsr #31
   15620:	mov	r3, #0
   15624:	strb	r3, [r8, r7, asr #1]
   15628:	mov	r0, r8
   1562c:	ldrd	r4, [sp]
   15630:	ldrd	r6, [sp, #8]
   15634:	ldrd	r8, [sp, #16]
   15638:	ldr	sl, [sp, #24]
   1563c:	add	sp, sp, #28
   15640:	pop	{pc}		; (ldr pc, [sp], #4)
   15644:	mov	r7, #0
   15648:	b	1561c <fputs@plt+0x44a8>
   1564c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   15650:	strd	r6, [sp, #8]
   15654:	strd	r8, [sp, #16]
   15658:	strd	sl, [sp, #24]
   1565c:	sub	sp, sp, #8
   15660:	ldrd	r4, [r0]
   15664:	strd	r2, [sp]
   15668:	cmp	r2, #0
   1566c:	sbcs	r3, r3, #0
   15670:	blt	156a8 <fputs@plt+0x4534>
   15674:	cmp	r4, #1
   15678:	sbcs	r3, r5, #0
   1567c:	blt	156b4 <fputs@plt+0x4540>
   15680:	mvn	r1, #0
   15684:	subs	sl, r1, r4
   15688:	mvn	r3, #-2147483648	; 0x80000000
   1568c:	sbc	fp, r3, r5
   15690:	ldrd	r2, [sp]
   15694:	cmp	sl, r2
   15698:	sbcs	r3, fp, r3
   1569c:	bge	156b4 <fputs@plt+0x4540>
   156a0:	mov	r0, #1
   156a4:	b	156cc <fputs@plt+0x4558>
   156a8:	cmp	r4, #0
   156ac:	sbcs	r3, r5, #0
   156b0:	blt	156e8 <fputs@plt+0x4574>
   156b4:	ldrd	r6, [sp]
   156b8:	adds	r2, r4, r6
   156bc:	adc	r3, r5, r7
   156c0:	str	r2, [r0]
   156c4:	str	r3, [r0, #4]
   156c8:	mov	r0, #0
   156cc:	add	sp, sp, #8
   156d0:	ldrd	r4, [sp]
   156d4:	ldrd	r6, [sp, #8]
   156d8:	ldrd	r8, [sp, #16]
   156dc:	ldrd	sl, [sp, #24]
   156e0:	add	sp, sp, #32
   156e4:	bx	lr
   156e8:	mov	r1, #1
   156ec:	subs	r6, r1, r4
   156f0:	rsc	r7, r5, #-2147483648	; 0x80000000
   156f4:	ldrd	r2, [sp]
   156f8:	adds	r8, r2, #1
   156fc:	adc	r9, r3, #0
   15700:	cmp	r8, r6
   15704:	sbcs	r3, r9, r7
   15708:	movlt	r0, #1
   1570c:	bge	156b4 <fputs@plt+0x4540>
   15710:	b	156cc <fputs@plt+0x4558>
   15714:	cmp	r0, #0
   15718:	bge	15730 <fputs@plt+0x45bc>
   1571c:	cmp	r0, #-2147483648	; 0x80000000
   15720:	beq	1572c <fputs@plt+0x45b8>
   15724:	rsb	r0, r0, #0
   15728:	bx	lr
   1572c:	mvn	r0, #-2147483648	; 0x80000000
   15730:	bx	lr
   15734:	cmp	r0, r1
   15738:	blt	15780 <fputs@plt+0x460c>
   1573c:	add	r3, r1, #49	; 0x31
   15740:	cmp	r0, r3
   15744:	bgt	157c8 <fputs@plt+0x4654>
   15748:	add	r3, r1, #31
   1574c:	cmp	r0, r3
   15750:	ble	15760 <fputs@plt+0x45ec>
   15754:	add	r0, r0, #1
   15758:	sxth	r0, r0
   1575c:	bx	lr
   15760:	movw	r3, #32968	; 0x80c8
   15764:	movt	r3, #8
   15768:	sub	r1, r0, r1
   1576c:	add	r1, r3, r1
   15770:	ldrb	r1, [r1, #576]	; 0x240
   15774:	add	r1, r1, r0
   15778:	sxth	r0, r1
   1577c:	bx	lr
   15780:	add	r3, r0, #49	; 0x31
   15784:	cmp	r1, r3
   15788:	bgt	157c4 <fputs@plt+0x4650>
   1578c:	add	r3, r0, #31
   15790:	cmp	r1, r3
   15794:	ble	157a4 <fputs@plt+0x4630>
   15798:	add	r1, r1, #1
   1579c:	sxth	r0, r1
   157a0:	bx	lr
   157a4:	movw	r3, #32968	; 0x80c8
   157a8:	movt	r3, #8
   157ac:	sub	r0, r1, r0
   157b0:	add	r0, r3, r0
   157b4:	ldrb	r0, [r0, #576]	; 0x240
   157b8:	add	r1, r0, r1
   157bc:	sxth	r0, r1
   157c0:	bx	lr
   157c4:	mov	r0, r1
   157c8:	bx	lr
   157cc:	strd	r4, [sp, #-8]!
   157d0:	cmp	r1, #0
   157d4:	cmpeq	r0, #7
   157d8:	bls	15874 <fputs@plt+0x4700>
   157dc:	cmp	r1, #0
   157e0:	cmpeq	r0, #255	; 0xff
   157e4:	movls	r3, #40	; 0x28
   157e8:	bls	15818 <fputs@plt+0x46a4>
   157ec:	mov	r3, #40	; 0x28
   157f0:	add	r3, r3, #40	; 0x28
   157f4:	sxth	r3, r3
   157f8:	lsr	r2, r0, #4
   157fc:	orr	r2, r2, r1, lsl #28
   15800:	lsr	ip, r1, #4
   15804:	mov	r0, r2
   15808:	mov	r1, ip
   1580c:	cmp	ip, #0
   15810:	cmpeq	r2, #255	; 0xff
   15814:	bhi	157f0 <fputs@plt+0x467c>
   15818:	cmp	r1, #0
   1581c:	cmpeq	r0, #15
   15820:	bls	1584c <fputs@plt+0x46d8>
   15824:	add	r3, r3, #10
   15828:	sxth	r3, r3
   1582c:	lsr	r2, r0, #1
   15830:	orr	r2, r2, r1, lsl #31
   15834:	lsr	ip, r1, #1
   15838:	mov	r0, r2
   1583c:	mov	r1, ip
   15840:	cmp	ip, #0
   15844:	cmpeq	r2, #15
   15848:	bhi	15824 <fputs@plt+0x46b0>
   1584c:	and	r0, r0, #7
   15850:	lsl	r0, r0, #1
   15854:	sub	r3, r3, #10
   15858:	ldr	r2, [pc, #80]	; 158b0 <fputs@plt+0x473c>
   1585c:	ldrh	r0, [r2, r0]
   15860:	add	r3, r0, r3
   15864:	sxth	r0, r3
   15868:	ldrd	r4, [sp]
   1586c:	add	sp, sp, #8
   15870:	bx	lr
   15874:	cmp	r1, #0
   15878:	cmpeq	r0, #1
   1587c:	movls	r0, #0
   15880:	bls	15868 <fputs@plt+0x46f4>
   15884:	mov	r3, #40	; 0x28
   15888:	sub	r3, r3, #10
   1588c:	sxth	r3, r3
   15890:	adds	r4, r0, r0
   15894:	adc	r5, r1, r1
   15898:	mov	r0, r4
   1589c:	mov	r1, r5
   158a0:	cmp	r5, #0
   158a4:	cmpeq	r4, #7
   158a8:	bls	15888 <fputs@plt+0x4714>
   158ac:	b	1584c <fputs@plt+0x46d8>
   158b0:	andeq	r8, r8, r8, lsr #6
   158b4:	ldrb	r3, [r0], #1
   158b8:	cmp	r3, #0
   158bc:	beq	158f0 <fputs@plt+0x477c>
   158c0:	mov	r2, #0
   158c4:	movw	r1, #32968	; 0x80c8
   158c8:	movt	r1, #8
   158cc:	add	r3, r1, r3
   158d0:	ldrb	r3, [r3, #64]	; 0x40
   158d4:	eor	r3, r3, r2, lsl #3
   158d8:	eor	r2, r2, r3
   158dc:	ldrb	r3, [r0], #1
   158e0:	cmp	r3, #0
   158e4:	bne	158cc <fputs@plt+0x4758>
   158e8:	mov	r0, r2
   158ec:	bx	lr
   158f0:	mov	r2, #0
   158f4:	b	158e8 <fputs@plt+0x4774>
   158f8:	cmp	r1, #0
   158fc:	beq	15950 <fputs@plt+0x47dc>
   15900:	ldr	r3, [r1]
   15904:	cmp	r3, #0
   15908:	beq	15944 <fputs@plt+0x47d0>
   1590c:	ldr	ip, [r1, #4]
   15910:	add	r3, r3, #1
   15914:	str	r3, [r1]
   15918:	str	r2, [r1, #4]
   1591c:	cmp	ip, #0
   15920:	beq	15950 <fputs@plt+0x47dc>
   15924:	str	ip, [r2]
   15928:	ldr	r3, [ip, #4]
   1592c:	str	r3, [r2, #4]
   15930:	cmp	r3, #0
   15934:	strne	r2, [r3]
   15938:	streq	r2, [r0, #8]
   1593c:	str	r2, [ip, #4]
   15940:	bx	lr
   15944:	mov	r3, #1
   15948:	str	r3, [r1]
   1594c:	str	r2, [r1, #4]
   15950:	ldr	r3, [r0, #8]
   15954:	str	r3, [r2]
   15958:	cmp	r3, #0
   1595c:	strne	r2, [r3, #4]
   15960:	mov	r3, #0
   15964:	str	r3, [r2, #4]
   15968:	str	r2, [r0, #8]
   1596c:	bx	lr
   15970:	strd	r4, [sp, #-24]!	; 0xffffffe8
   15974:	strd	r6, [sp, #8]
   15978:	str	r8, [sp, #16]
   1597c:	str	lr, [sp, #20]
   15980:	mov	r4, r0
   15984:	mov	r6, r1
   15988:	mov	r8, r2
   1598c:	ldr	r7, [r0, #12]
   15990:	cmp	r7, #0
   15994:	beq	15a00 <fputs@plt+0x488c>
   15998:	mov	r0, r1
   1599c:	bl	158b4 <fputs@plt+0x4740>
   159a0:	ldr	r3, [r4]
   159a4:	udiv	r2, r0, r3
   159a8:	mls	r0, r2, r3, r0
   159ac:	add	r3, r7, r0, lsl #3
   159b0:	ldr	r5, [r3, #4]
   159b4:	ldr	r4, [r7, r0, lsl #3]
   159b8:	str	r0, [r8]
   159bc:	cmp	r4, #0
   159c0:	beq	15a10 <fputs@plt+0x489c>
   159c4:	mov	r1, r6
   159c8:	ldr	r0, [r5, #12]
   159cc:	bl	14234 <fputs@plt+0x30c0>
   159d0:	cmp	r0, #0
   159d4:	beq	159e8 <fputs@plt+0x4874>
   159d8:	ldr	r5, [r5]
   159dc:	subs	r4, r4, #1
   159e0:	bne	159c4 <fputs@plt+0x4850>
   159e4:	mov	r5, #0
   159e8:	mov	r0, r5
   159ec:	ldrd	r4, [sp]
   159f0:	ldrd	r6, [sp, #8]
   159f4:	ldr	r8, [sp, #16]
   159f8:	add	sp, sp, #20
   159fc:	pop	{pc}		; (ldr pc, [sp], #4)
   15a00:	ldr	r5, [r0, #8]
   15a04:	ldr	r4, [r0, #4]
   15a08:	mov	r0, #0
   15a0c:	b	159b8 <fputs@plt+0x4844>
   15a10:	mov	r5, #0
   15a14:	b	159e8 <fputs@plt+0x4874>
   15a18:	push	{lr}		; (str lr, [sp, #-4]!)
   15a1c:	sub	sp, sp, #12
   15a20:	add	r2, sp, #4
   15a24:	bl	15970 <fputs@plt+0x47fc>
   15a28:	cmp	r0, #0
   15a2c:	ldrne	r0, [r0, #8]
   15a30:	add	sp, sp, #12
   15a34:	pop	{pc}		; (ldr pc, [sp], #4)
   15a38:	strd	r4, [sp, #-16]!
   15a3c:	str	r6, [sp, #8]
   15a40:	str	lr, [sp, #12]
   15a44:	mov	r4, r0
   15a48:	mov	r5, r1
   15a4c:	mov	r6, r2
   15a50:	movw	r3, #4408	; 0x1138
   15a54:	movt	r3, #10
   15a58:	ldr	r3, [r3, #528]	; 0x210
   15a5c:	blx	r3
   15a60:	cmp	r0, #0
   15a64:	movne	r0, #0
   15a68:	bne	15a88 <fputs@plt+0x4914>
   15a6c:	movw	r3, #4408	; 0x1138
   15a70:	movt	r3, #10
   15a74:	ldr	r3, [r3, #516]	; 0x204
   15a78:	mov	r2, r6
   15a7c:	mov	r1, r5
   15a80:	mov	r0, r4
   15a84:	blx	r3
   15a88:	ldrd	r4, [sp]
   15a8c:	ldr	r6, [sp, #8]
   15a90:	add	sp, sp, #12
   15a94:	pop	{pc}		; (ldr pc, [sp], #4)
   15a98:	cmp	r0, #13
   15a9c:	beq	15ae8 <fputs@plt+0x4974>
   15aa0:	bgt	15ac4 <fputs@plt+0x4950>
   15aa4:	cmp	r0, #4
   15aa8:	beq	15af0 <fputs@plt+0x497c>
   15aac:	cmp	r0, #11
   15ab0:	beq	15af8 <fputs@plt+0x4984>
   15ab4:	cmp	r0, #1
   15ab8:	moveq	r1, #3
   15abc:	mov	r0, r1
   15ac0:	bx	lr
   15ac4:	cmp	r0, #37	; 0x25
   15ac8:	moveq	r1, #5
   15acc:	beq	15abc <fputs@plt+0x4948>
   15ad0:	cmp	r0, #110	; 0x6e
   15ad4:	moveq	r1, #5
   15ad8:	beq	15abc <fputs@plt+0x4948>
   15adc:	cmp	r0, #16
   15ae0:	moveq	r1, #5
   15ae4:	b	15abc <fputs@plt+0x4948>
   15ae8:	mov	r1, #5
   15aec:	b	15abc <fputs@plt+0x4948>
   15af0:	mov	r1, #5
   15af4:	b	15abc <fputs@plt+0x4948>
   15af8:	mov	r1, #5
   15afc:	b	15abc <fputs@plt+0x4948>
   15b00:	ldr	r3, [r0, #8]
   15b04:	cmp	r3, #0
   15b08:	beq	15b6c <fputs@plt+0x49f8>
   15b0c:	str	r4, [sp, #-8]!
   15b10:	str	lr, [sp, #4]
   15b14:	sub	sp, sp, #104	; 0x68
   15b18:	mov	r4, r0
   15b1c:	movw	r3, #4408	; 0x1138
   15b20:	movt	r3, #10
   15b24:	ldr	r3, [r3, #324]	; 0x144
   15b28:	mov	r1, sp
   15b2c:	ldr	r0, [r0, #32]
   15b30:	blx	r3
   15b34:	cmp	r0, #0
   15b38:	movne	r0, #1
   15b3c:	bne	15b5c <fputs@plt+0x49e8>
   15b40:	ldr	r3, [r4, #8]
   15b44:	ldrd	r0, [r3, #8]
   15b48:	ldrd	r2, [sp, #96]	; 0x60
   15b4c:	cmp	r1, r3
   15b50:	cmpeq	r0, r2
   15b54:	movne	r0, #1
   15b58:	moveq	r0, #0
   15b5c:	add	sp, sp, #104	; 0x68
   15b60:	ldr	r4, [sp]
   15b64:	add	sp, sp, #4
   15b68:	pop	{pc}		; (ldr pc, [sp], #4)
   15b6c:	mov	r0, #0
   15b70:	bx	lr
   15b74:	str	r4, [sp, #-8]!
   15b78:	str	lr, [sp, #4]
   15b7c:	sub	sp, sp, #32
   15b80:	ldrh	r3, [r0, #18]
   15b84:	and	r3, r3, #3
   15b88:	cmp	r3, #1
   15b8c:	beq	15bbc <fputs@plt+0x4a48>
   15b90:	movw	r3, #4408	; 0x1138
   15b94:	movt	r3, #10
   15b98:	ldr	r3, [r3, #360]	; 0x168
   15b9c:	mov	r2, r1
   15ba0:	mov	r1, #13
   15ba4:	ldr	r0, [r0, #12]
   15ba8:	blx	r3
   15bac:	add	sp, sp, #32
   15bb0:	ldr	r4, [sp]
   15bb4:	add	sp, sp, #4
   15bb8:	pop	{pc}		; (ldr pc, [sp], #4)
   15bbc:	ldr	r4, [r0, #8]
   15bc0:	ldrb	r3, [r4, #21]
   15bc4:	cmp	r3, #0
   15bc8:	movne	r0, #0
   15bcc:	bne	15bac <fputs@plt+0x4a38>
   15bd0:	strh	r3, [sp, #2]
   15bd4:	movw	r1, #4408	; 0x1138
   15bd8:	movt	r1, #10
   15bdc:	ldr	r2, [r1, #608]	; 0x260
   15be0:	add	r2, r2, #2
   15be4:	asr	r3, r2, #31
   15be8:	strd	r2, [sp, #8]
   15bec:	movw	r2, #510	; 0x1fe
   15bf0:	mov	r3, #0
   15bf4:	strd	r2, [sp, #16]
   15bf8:	mov	r3, #1
   15bfc:	strh	r3, [sp]
   15c00:	ldr	r3, [r1, #360]	; 0x168
   15c04:	mov	r2, sp
   15c08:	mov	r1, #13
   15c0c:	ldr	r0, [r0, #12]
   15c10:	blx	r3
   15c14:	cmp	r0, #0
   15c18:	blt	15bac <fputs@plt+0x4a38>
   15c1c:	mov	r3, #1
   15c20:	strb	r3, [r4, #21]
   15c24:	ldr	r3, [r4, #32]
   15c28:	add	r3, r3, #1
   15c2c:	str	r3, [r4, #32]
   15c30:	b	15bac <fputs@plt+0x4a38>
   15c34:	mov	r0, #0
   15c38:	str	r0, [r1]
   15c3c:	bx	lr
   15c40:	mov	r0, #0
   15c44:	bx	lr
   15c48:	mov	r0, #0
   15c4c:	bx	lr
   15c50:	str	r4, [sp, #-8]!
   15c54:	str	lr, [sp, #4]
   15c58:	mov	r4, r1
   15c5c:	movw	r3, #4408	; 0x1138
   15c60:	movt	r3, #10
   15c64:	ldr	r3, [r3, #300]	; 0x12c
   15c68:	mov	r1, #0
   15c6c:	ldr	r0, [r0, #24]
   15c70:	blx	r3
   15c74:	clz	r0, r0
   15c78:	lsr	r0, r0, #5
   15c7c:	str	r0, [r4]
   15c80:	mov	r0, #0
   15c84:	ldr	r4, [sp]
   15c88:	add	sp, sp, #4
   15c8c:	pop	{pc}		; (ldr pc, [sp], #4)
   15c90:	mov	r0, #4096	; 0x1000
   15c94:	bx	lr
   15c98:	ldrh	r3, [r0, #18]
   15c9c:	and	r3, r3, #16
   15ca0:	cmp	r3, #0
   15ca4:	moveq	r0, #0
   15ca8:	movne	r0, #4096	; 0x1000
   15cac:	bx	lr
   15cb0:	str	r4, [sp, #-8]!
   15cb4:	str	lr, [sp, #4]
   15cb8:	movw	r3, #4408	; 0x1138
   15cbc:	movt	r3, #10
   15cc0:	ldr	r3, [r3, #576]	; 0x240
   15cc4:	blx	r3
   15cc8:	cmp	r0, #32768	; 0x8000
   15ccc:	movlt	r0, #1
   15cd0:	blt	15ce8 <fputs@plt+0x4b74>
   15cd4:	add	r3, r0, #32512	; 0x7f00
   15cd8:	add	r3, r3, #255	; 0xff
   15cdc:	cmp	r0, #0
   15ce0:	movlt	r0, r3
   15ce4:	asr	r0, r0, #15
   15ce8:	ldr	r4, [sp]
   15cec:	add	sp, sp, #4
   15cf0:	pop	{pc}		; (ldr pc, [sp], #4)
   15cf4:	bx	lr
   15cf8:	ldr	r2, [r0, #72]	; 0x48
   15cfc:	cmp	r2, #0
   15d00:	bxeq	lr
   15d04:	str	r4, [sp, #-8]!
   15d08:	str	lr, [sp, #4]
   15d0c:	mov	r4, r0
   15d10:	movw	r3, #4408	; 0x1138
   15d14:	movt	r3, #10
   15d18:	ldr	r3, [r3, #552]	; 0x228
   15d1c:	ldr	r1, [r0, #56]	; 0x38
   15d20:	mov	r0, r2
   15d24:	blx	r3
   15d28:	mov	r3, #0
   15d2c:	str	r3, [r4, #72]	; 0x48
   15d30:	mov	r2, #0
   15d34:	mov	r3, #0
   15d38:	strd	r2, [r4, #48]	; 0x30
   15d3c:	strd	r2, [r4, #56]	; 0x38
   15d40:	ldr	r4, [sp]
   15d44:	add	sp, sp, #4
   15d48:	pop	{pc}		; (ldr pc, [sp], #4)
   15d4c:	str	r4, [sp, #-8]!
   15d50:	str	lr, [sp, #4]
   15d54:	ldr	r3, [sp, #8]
   15d58:	cmp	r3, #0
   15d5c:	beq	15d7c <fputs@plt+0x4c08>
   15d60:	ldr	r3, [r0, #44]	; 0x2c
   15d64:	sub	r3, r3, #1
   15d68:	str	r3, [r0, #44]	; 0x2c
   15d6c:	mov	r0, #0
   15d70:	ldr	r4, [sp]
   15d74:	add	sp, sp, #4
   15d78:	pop	{pc}		; (ldr pc, [sp], #4)
   15d7c:	bl	15cf8 <fputs@plt+0x4b84>
   15d80:	b	15d6c <fputs@plt+0x4bf8>
   15d84:	ldr	r0, [pc]	; 15d8c <fputs@plt+0x4c18>
   15d88:	bx	lr
   15d8c:	andeq	r8, r8, r8, lsr r3
   15d90:	ldr	r0, [pc]	; 15d98 <fputs@plt+0x4c24>
   15d94:	bx	lr
   15d98:	andeq	r8, r8, r4, lsl #7
   15d9c:	ldr	r0, [pc]	; 15da4 <fputs@plt+0x4c30>
   15da0:	bx	lr
   15da4:	ldrdeq	r8, [r8], -r0
   15da8:	strd	r4, [sp, #-12]!
   15dac:	str	lr, [sp, #8]
   15db0:	sub	sp, sp, #108	; 0x6c
   15db4:	mov	r0, r1
   15db8:	mov	r4, r3
   15dbc:	subs	r5, r2, #0
   15dc0:	bne	15e0c <fputs@plt+0x4c98>
   15dc4:	movw	r3, #4408	; 0x1138
   15dc8:	movt	r3, #10
   15dcc:	ldr	r3, [r3, #324]	; 0x144
   15dd0:	mov	r1, sp
   15dd4:	blx	r3
   15dd8:	cmp	r0, #0
   15ddc:	bne	15df4 <fputs@plt+0x4c80>
   15de0:	ldrd	r2, [sp, #48]	; 0x30
   15de4:	cmp	r2, #1
   15de8:	sbcs	r3, r3, #0
   15dec:	movge	r5, #1
   15df0:	movlt	r5, #0
   15df4:	str	r5, [r4]
   15df8:	mov	r0, #0
   15dfc:	add	sp, sp, #108	; 0x6c
   15e00:	ldrd	r4, [sp]
   15e04:	add	sp, sp, #8
   15e08:	pop	{pc}		; (ldr pc, [sp], #4)
   15e0c:	movw	r3, #4408	; 0x1138
   15e10:	movt	r3, #10
   15e14:	ldr	r3, [r3, #300]	; 0x12c
   15e18:	mov	r1, #6
   15e1c:	blx	r3
   15e20:	clz	r0, r0
   15e24:	lsr	r0, r0, #5
   15e28:	str	r0, [r4]
   15e2c:	b	15df8 <fputs@plt+0x4c84>
   15e30:	sub	r1, r1, #1
   15e34:	ldr	r3, [r0]
   15e38:	cmp	r3, r1
   15e3c:	bls	15f18 <fputs@plt+0x4da4>
   15e40:	ldr	r2, [r0, #8]
   15e44:	cmp	r2, #0
   15e48:	beq	15e6c <fputs@plt+0x4cf8>
   15e4c:	udiv	r3, r1, r2
   15e50:	mls	r1, r2, r3, r1
   15e54:	add	r3, r0, r3, lsl #2
   15e58:	ldr	r0, [r3, #12]
   15e5c:	cmp	r0, #0
   15e60:	bne	15e40 <fputs@plt+0x4ccc>
   15e64:	mov	r0, #0
   15e68:	bx	lr
   15e6c:	ldr	r3, [r0]
   15e70:	cmp	r3, #4000	; 0xfa0
   15e74:	bls	15ef0 <fputs@plt+0x4d7c>
   15e78:	add	ip, r1, #1
   15e7c:	movw	r3, #19923	; 0x4dd3
   15e80:	movt	r3, #4194	; 0x1062
   15e84:	umull	r2, r3, r3, r1
   15e88:	lsr	r3, r3, #3
   15e8c:	mov	r2, #125	; 0x7d
   15e90:	mls	r3, r2, r3, r1
   15e94:	add	r2, r0, r3, lsl #2
   15e98:	ldr	r2, [r2, #12]
   15e9c:	cmp	r2, #0
   15ea0:	beq	15f20 <fputs@plt+0x4dac>
   15ea4:	cmp	ip, r2
   15ea8:	beq	15f28 <fputs@plt+0x4db4>
   15eac:	str	r4, [sp, #-8]!
   15eb0:	str	lr, [sp, #4]
   15eb4:	movw	r1, #19923	; 0x4dd3
   15eb8:	movt	r1, #4194	; 0x1062
   15ebc:	mov	lr, #125	; 0x7d
   15ec0:	add	r2, r3, #1
   15ec4:	umull	r4, r3, r1, r2
   15ec8:	lsr	r3, r3, #3
   15ecc:	mls	r3, lr, r3, r2
   15ed0:	add	r2, r0, r3, lsl #2
   15ed4:	ldr	r2, [r2, #12]
   15ed8:	cmp	r2, #0
   15edc:	beq	15f08 <fputs@plt+0x4d94>
   15ee0:	cmp	r2, ip
   15ee4:	bne	15ec0 <fputs@plt+0x4d4c>
   15ee8:	mov	r0, #1
   15eec:	b	15f0c <fputs@plt+0x4d98>
   15ef0:	add	r3, r0, r1, lsr #3
   15ef4:	ldrb	r0, [r3, #12]
   15ef8:	and	r1, r1, #7
   15efc:	asr	r1, r0, r1
   15f00:	and	r0, r1, #1
   15f04:	bx	lr
   15f08:	mov	r0, #0
   15f0c:	ldr	r4, [sp]
   15f10:	add	sp, sp, #4
   15f14:	pop	{pc}		; (ldr pc, [sp], #4)
   15f18:	mov	r0, #0
   15f1c:	bx	lr
   15f20:	mov	r0, #0
   15f24:	bx	lr
   15f28:	mov	r0, #1
   15f2c:	bx	lr
   15f30:	cmp	r0, #0
   15f34:	beq	15f58 <fputs@plt+0x4de4>
   15f38:	str	r4, [sp, #-8]!
   15f3c:	str	lr, [sp, #4]
   15f40:	bl	15e30 <fputs@plt+0x4cbc>
   15f44:	adds	r0, r0, #0
   15f48:	movne	r0, #1
   15f4c:	ldr	r4, [sp]
   15f50:	add	sp, sp, #4
   15f54:	pop	{pc}		; (ldr pc, [sp], #4)
   15f58:	mov	r0, #0
   15f5c:	bx	lr
   15f60:	ldr	r2, [r0, #28]
   15f64:	tst	r1, #1
   15f68:	beq	15fb0 <fputs@plt+0x4e3c>
   15f6c:	ldr	r3, [r2, #8]
   15f70:	cmp	r3, r0
   15f74:	beq	15fe0 <fputs@plt+0x4e6c>
   15f78:	ldr	r3, [r0, #32]
   15f7c:	cmp	r3, #0
   15f80:	ldrne	ip, [r0, #36]	; 0x24
   15f84:	strne	ip, [r3, #36]	; 0x24
   15f88:	ldreq	r3, [r0, #36]	; 0x24
   15f8c:	streq	r3, [r2, #4]
   15f90:	ldr	r3, [r0, #36]	; 0x24
   15f94:	cmp	r3, #0
   15f98:	beq	16018 <fputs@plt+0x4ea4>
   15f9c:	ldr	ip, [r0, #32]
   15fa0:	str	ip, [r3, #32]
   15fa4:	mov	r3, #0
   15fa8:	str	r3, [r0, #32]
   15fac:	str	r3, [r0, #36]	; 0x24
   15fb0:	tst	r1, #2
   15fb4:	beq	15fdc <fputs@plt+0x4e68>
   15fb8:	ldr	r3, [r2]
   15fbc:	str	r3, [r0, #32]
   15fc0:	cmp	r3, #0
   15fc4:	strne	r0, [r3, #36]	; 0x24
   15fc8:	beq	1603c <fputs@plt+0x4ec8>
   15fcc:	str	r0, [r2]
   15fd0:	ldr	r3, [r2, #8]
   15fd4:	cmp	r3, #0
   15fd8:	beq	16054 <fputs@plt+0x4ee0>
   15fdc:	bx	lr
   15fe0:	ldr	r3, [r0, #36]	; 0x24
   15fe4:	cmp	r3, #0
   15fe8:	beq	16010 <fputs@plt+0x4e9c>
   15fec:	ldrh	ip, [r3, #24]
   15ff0:	tst	ip, #8
   15ff4:	beq	16010 <fputs@plt+0x4e9c>
   15ff8:	ldr	r3, [r3, #36]	; 0x24
   15ffc:	cmp	r3, #0
   16000:	beq	16010 <fputs@plt+0x4e9c>
   16004:	ldrh	ip, [r3, #24]
   16008:	tst	ip, #8
   1600c:	bne	15ff8 <fputs@plt+0x4e84>
   16010:	str	r3, [r2, #8]
   16014:	b	15f78 <fputs@plt+0x4e04>
   16018:	ldr	r3, [r0, #32]
   1601c:	str	r3, [r2]
   16020:	cmp	r3, #0
   16024:	bne	15fa4 <fputs@plt+0x4e30>
   16028:	ldrb	r3, [r2, #32]
   1602c:	cmp	r3, #0
   16030:	movne	r3, #2
   16034:	strbne	r3, [r2, #33]	; 0x21
   16038:	b	15fa4 <fputs@plt+0x4e30>
   1603c:	str	r0, [r2, #4]
   16040:	ldrb	r3, [r2, #32]
   16044:	cmp	r3, #0
   16048:	movne	r3, #1
   1604c:	strbne	r3, [r2, #33]	; 0x21
   16050:	b	15fcc <fputs@plt+0x4e58>
   16054:	ldrh	r3, [r0, #24]
   16058:	tst	r3, #8
   1605c:	streq	r0, [r2, #8]
   16060:	b	15fdc <fputs@plt+0x4e68>
   16064:	ldr	r3, [r0, #28]
   16068:	ldrb	r2, [r3, #32]
   1606c:	cmp	r2, #0
   16070:	bxeq	lr
   16074:	str	r4, [sp, #-8]!
   16078:	str	lr, [sp, #4]
   1607c:	movw	r2, #4408	; 0x1138
   16080:	movt	r2, #10
   16084:	ldr	r4, [r2, #140]	; 0x8c
   16088:	mov	r2, #0
   1608c:	ldr	r1, [r0]
   16090:	ldr	r0, [r3, #44]	; 0x2c
   16094:	blx	r4
   16098:	ldr	r4, [sp]
   1609c:	add	sp, sp, #4
   160a0:	pop	{pc}		; (ldr pc, [sp], #4)
   160a4:	mov	r3, r0
   160a8:	ldr	r0, [r0, #16]
   160ac:	cmp	r0, #0
   160b0:	bxge	lr
   160b4:	str	r4, [sp, #-8]!
   160b8:	str	lr, [sp, #4]
   160bc:	asr	r1, r0, #31
   160c0:	rsbs	r0, r0, #0
   160c4:	rsc	r1, r1, #0
   160c8:	lsl	r2, r1, #10
   160cc:	orr	r2, r2, r0, lsr #22
   160d0:	lsl	ip, r0, #10
   160d4:	mov	r0, ip
   160d8:	mov	r1, r2
   160dc:	ldr	r2, [r3, #24]
   160e0:	ldr	r3, [r3, #28]
   160e4:	add	r2, r2, r3
   160e8:	asr	r3, r2, #31
   160ec:	bl	85024 <fputs@plt+0x73eb0>
   160f0:	ldr	r4, [sp]
   160f4:	add	sp, sp, #4
   160f8:	pop	{pc}		; (ldr pc, [sp], #4)
   160fc:	ldr	r3, [r0, #24]
   16100:	cmp	r3, #0
   16104:	beq	161b0 <fputs@plt+0x503c>
   16108:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1610c:	strd	r6, [sp, #8]
   16110:	str	r8, [sp, #16]
   16114:	str	lr, [sp, #20]
   16118:	mov	r5, r1
   1611c:	mov	r4, r0
   16120:	ldr	r1, [r0, #28]
   16124:	movw	r3, #4408	; 0x1138
   16128:	movt	r3, #10
   1612c:	ldr	r3, [r3, #124]	; 0x7c
   16130:	ldrb	r2, [r0, #32]
   16134:	add	r1, r1, #40	; 0x28
   16138:	mov	r0, r5
   1613c:	blx	r3
   16140:	subs	r6, r0, #0
   16144:	beq	161a8 <fputs@plt+0x5034>
   16148:	movw	r3, #4408	; 0x1138
   1614c:	movt	r3, #10
   16150:	ldr	r7, [r3, #128]	; 0x80
   16154:	mov	r0, r4
   16158:	bl	160a4 <fputs@plt+0x4f30>
   1615c:	mov	r1, r0
   16160:	mov	r0, r6
   16164:	blx	r7
   16168:	ldr	r0, [r4, #44]	; 0x2c
   1616c:	cmp	r0, #0
   16170:	beq	16184 <fputs@plt+0x5010>
   16174:	movw	r3, #4408	; 0x1138
   16178:	movt	r3, #10
   1617c:	ldr	r3, [r3, #152]	; 0x98
   16180:	blx	r3
   16184:	str	r6, [r4, #44]	; 0x2c
   16188:	str	r5, [r4, #24]
   1618c:	mov	r3, #0
   16190:	mov	r0, r3
   16194:	ldrd	r4, [sp]
   16198:	ldrd	r6, [sp, #8]
   1619c:	ldr	r8, [sp, #16]
   161a0:	add	sp, sp, #20
   161a4:	pop	{pc}		; (ldr pc, [sp], #4)
   161a8:	mov	r3, #7
   161ac:	b	16190 <fputs@plt+0x501c>
   161b0:	mov	r0, r3
   161b4:	bx	lr
   161b8:	ldr	r2, [r0, #28]
   161bc:	ldr	r3, [r2, #12]
   161c0:	sub	r3, r3, #1
   161c4:	str	r3, [r2, #12]
   161c8:	ldrh	r3, [r0, #26]
   161cc:	sub	r3, r3, #1
   161d0:	sxth	r3, r3
   161d4:	strh	r3, [r0, #26]
   161d8:	cmp	r3, #0
   161dc:	bxne	lr
   161e0:	str	r4, [sp, #-8]!
   161e4:	str	lr, [sp, #4]
   161e8:	ldrh	r3, [r0, #24]
   161ec:	tst	r3, #1
   161f0:	bne	16214 <fputs@plt+0x50a0>
   161f4:	ldr	r3, [r0, #36]	; 0x24
   161f8:	cmp	r3, #0
   161fc:	beq	16208 <fputs@plt+0x5094>
   16200:	mov	r1, #3
   16204:	bl	15f60 <fputs@plt+0x4dec>
   16208:	ldr	r4, [sp]
   1620c:	add	sp, sp, #4
   16210:	pop	{pc}		; (ldr pc, [sp], #4)
   16214:	bl	16064 <fputs@plt+0x4ef0>
   16218:	b	16208 <fputs@plt+0x5094>
   1621c:	str	r4, [sp, #-8]!
   16220:	str	lr, [sp, #4]
   16224:	mov	r4, r0
   16228:	ldrh	r3, [r0, #24]
   1622c:	tst	r3, #2
   16230:	bne	16270 <fputs@plt+0x50fc>
   16234:	ldr	r2, [r4, #28]
   16238:	ldr	r3, [r2, #12]
   1623c:	sub	r3, r3, #1
   16240:	str	r3, [r2, #12]
   16244:	ldr	r0, [r4, #28]
   16248:	movw	r3, #4408	; 0x1138
   1624c:	movt	r3, #10
   16250:	ldr	r3, [r3, #140]	; 0x8c
   16254:	mov	r2, #1
   16258:	ldr	r1, [r4]
   1625c:	ldr	r0, [r0, #44]	; 0x2c
   16260:	blx	r3
   16264:	ldr	r4, [sp]
   16268:	add	sp, sp, #4
   1626c:	pop	{pc}		; (ldr pc, [sp], #4)
   16270:	mov	r1, #1
   16274:	bl	15f60 <fputs@plt+0x4dec>
   16278:	b	16234 <fputs@plt+0x50c0>
   1627c:	ldrh	r3, [r0, #24]
   16280:	tst	r3, #33	; 0x21
   16284:	bxeq	lr
   16288:	bic	r2, r3, #32
   1628c:	uxth	r2, r2
   16290:	tst	r3, #1
   16294:	bne	162a0 <fputs@plt+0x512c>
   16298:	strh	r2, [r0, #24]
   1629c:	bx	lr
   162a0:	str	r4, [sp, #-8]!
   162a4:	str	lr, [sp, #4]
   162a8:	eor	r2, r2, #3
   162ac:	strh	r2, [r0, #24]
   162b0:	mov	r1, #2
   162b4:	bl	15f60 <fputs@plt+0x4dec>
   162b8:	ldr	r4, [sp]
   162bc:	add	sp, sp, #4
   162c0:	pop	{pc}		; (ldr pc, [sp], #4)
   162c4:	ldrh	r3, [r0, #24]
   162c8:	tst	r3, #2
   162cc:	bxeq	lr
   162d0:	str	r4, [sp, #-8]!
   162d4:	str	lr, [sp, #4]
   162d8:	mov	r4, r0
   162dc:	mov	r1, #1
   162e0:	bl	15f60 <fputs@plt+0x4dec>
   162e4:	ldrh	r3, [r4, #24]
   162e8:	bic	r3, r3, #14
   162ec:	orr	r3, r3, #1
   162f0:	strh	r3, [r4, #24]
   162f4:	ldrsh	r3, [r4, #26]
   162f8:	cmp	r3, #0
   162fc:	beq	1630c <fputs@plt+0x5198>
   16300:	ldr	r4, [sp]
   16304:	add	sp, sp, #4
   16308:	pop	{pc}		; (ldr pc, [sp], #4)
   1630c:	mov	r0, r4
   16310:	bl	16064 <fputs@plt+0x4ef0>
   16314:	b	16300 <fputs@plt+0x518c>
   16318:	str	r4, [sp, #-8]!
   1631c:	str	lr, [sp, #4]
   16320:	mov	r4, r0
   16324:	ldr	r0, [r0]
   16328:	cmp	r0, #0
   1632c:	beq	16340 <fputs@plt+0x51cc>
   16330:	bl	162c4 <fputs@plt+0x5150>
   16334:	ldr	r0, [r4]
   16338:	cmp	r0, #0
   1633c:	bne	16330 <fputs@plt+0x51bc>
   16340:	ldr	r4, [sp]
   16344:	add	sp, sp, #4
   16348:	pop	{pc}		; (ldr pc, [sp], #4)
   1634c:	strd	r4, [sp, #-16]!
   16350:	str	r6, [sp, #8]
   16354:	str	lr, [sp, #12]
   16358:	mov	r4, r0
   1635c:	mov	r5, r1
   16360:	ldr	r0, [r0, #28]
   16364:	movw	r3, #4408	; 0x1138
   16368:	movt	r3, #10
   1636c:	ldr	r6, [r3, #144]	; 0x90
   16370:	mov	r3, r1
   16374:	ldr	r2, [r4, #20]
   16378:	ldr	r1, [r4]
   1637c:	ldr	r0, [r0, #44]	; 0x2c
   16380:	blx	r6
   16384:	str	r5, [r4, #20]
   16388:	ldrh	r3, [r4, #24]
   1638c:	and	r3, r3, #10
   16390:	cmp	r3, #10
   16394:	beq	163a8 <fputs@plt+0x5234>
   16398:	ldrd	r4, [sp]
   1639c:	ldr	r6, [sp, #8]
   163a0:	add	sp, sp, #12
   163a4:	pop	{pc}		; (ldr pc, [sp], #4)
   163a8:	mov	r1, #3
   163ac:	mov	r0, r4
   163b0:	bl	15f60 <fputs@plt+0x4dec>
   163b4:	b	16398 <fputs@plt+0x5224>
   163b8:	sub	sp, sp, #40	; 0x28
   163bc:	mov	r3, sp
   163c0:	b	163d0 <fputs@plt+0x525c>
   163c4:	str	r1, [r3, #12]
   163c8:	mov	r3, r1
   163cc:	ldr	r1, [r1, #12]
   163d0:	cmp	r0, #0
   163d4:	cmpne	r1, #0
   163d8:	beq	163fc <fputs@plt+0x5288>
   163dc:	ldr	ip, [r0, #20]
   163e0:	ldr	r2, [r1, #20]
   163e4:	cmp	ip, r2
   163e8:	bcs	163c4 <fputs@plt+0x5250>
   163ec:	str	r0, [r3, #12]
   163f0:	mov	r3, r0
   163f4:	ldr	r0, [r0, #12]
   163f8:	b	163d0 <fputs@plt+0x525c>
   163fc:	cmp	r0, #0
   16400:	strne	r0, [r3, #12]
   16404:	beq	16414 <fputs@plt+0x52a0>
   16408:	ldr	r0, [sp, #12]
   1640c:	add	sp, sp, #40	; 0x28
   16410:	bx	lr
   16414:	cmp	r1, #0
   16418:	strne	r1, [r3, #12]
   1641c:	moveq	r2, #0
   16420:	streq	r2, [r3, #12]
   16424:	b	16408 <fputs@plt+0x5294>
   16428:	ldr	r2, [r0, #20]
   1642c:	ldr	ip, [r0, #28]
   16430:	ldr	r1, [r0, #24]
   16434:	str	r1, [ip, #24]
   16438:	ldr	ip, [r0, #28]
   1643c:	str	ip, [r1, #28]
   16440:	mov	r1, #0
   16444:	str	r1, [r0, #24]
   16448:	str	r1, [r0, #28]
   1644c:	mov	r1, #1
   16450:	strb	r1, [r0, #12]
   16454:	ldr	r3, [r2, #36]	; 0x24
   16458:	sub	r3, r3, #1
   1645c:	str	r3, [r2, #36]	; 0x24
   16460:	bx	lr
   16464:	ldr	r0, [r0, #40]	; 0x28
   16468:	bx	lr
   1646c:	push	{lr}		; (str lr, [sp, #-4]!)
   16470:	ldr	ip, [r0, #44]	; 0x2c
   16474:	udiv	lr, r2, ip
   16478:	mls	r2, lr, ip, r2
   1647c:	ldr	ip, [r0, #48]	; 0x30
   16480:	add	lr, ip, r2, lsl #2
   16484:	ldr	ip, [ip, r2, lsl #2]
   16488:	cmp	r1, ip
   1648c:	bne	16498 <fputs@plt+0x5324>
   16490:	b	164a8 <fputs@plt+0x5334>
   16494:	mov	ip, r2
   16498:	ldr	r2, [ip, #16]
   1649c:	cmp	r2, r1
   164a0:	bne	16494 <fputs@plt+0x5320>
   164a4:	add	lr, ip, #16
   164a8:	ldr	r2, [r1, #16]
   164ac:	str	r2, [lr]
   164b0:	ldr	ip, [r0, #44]	; 0x2c
   164b4:	udiv	r2, r3, ip
   164b8:	mls	r2, ip, r2, r3
   164bc:	str	r3, [r1, #8]
   164c0:	ldr	ip, [r0, #48]	; 0x30
   164c4:	ldr	ip, [ip, r2, lsl #2]
   164c8:	str	ip, [r1, #16]
   164cc:	ldr	ip, [r0, #48]	; 0x30
   164d0:	str	r1, [ip, r2, lsl #2]
   164d4:	ldr	r2, [r0, #32]
   164d8:	cmp	r2, r3
   164dc:	strcc	r3, [r0, #32]
   164e0:	pop	{pc}		; (ldr pc, [sp], #4)
   164e4:	str	r4, [sp, #-8]!
   164e8:	str	lr, [sp, #4]
   164ec:	mov	r4, r0
   164f0:	ldrh	r3, [r0, #24]
   164f4:	cmp	r3, #0
   164f8:	beq	16520 <fputs@plt+0x53ac>
   164fc:	ldrh	r3, [r4, #24]
   16500:	sub	r3, r3, #1
   16504:	strh	r3, [r4, #24]
   16508:	ldr	r0, [r4, #16]
   1650c:	add	r3, r0, #16
   16510:	str	r3, [r4, #16]
   16514:	ldr	r4, [sp]
   16518:	add	sp, sp, #4
   1651c:	pop	{pc}		; (ldr pc, [sp], #4)
   16520:	mov	r2, #1016	; 0x3f8
   16524:	mov	r3, #0
   16528:	ldr	r0, [r0, #4]
   1652c:	bl	13ea0 <fputs@plt+0x2d2c>
   16530:	cmp	r0, #0
   16534:	beq	16514 <fputs@plt+0x53a0>
   16538:	ldr	r3, [r4]
   1653c:	str	r3, [r0]
   16540:	str	r0, [r4]
   16544:	add	r0, r0, #8
   16548:	str	r0, [r4, #16]
   1654c:	mov	r3, #63	; 0x3f
   16550:	strh	r3, [r4, #24]
   16554:	b	164fc <fputs@plt+0x5388>
   16558:	strd	r4, [sp, #-16]!
   1655c:	str	r6, [sp, #8]
   16560:	str	lr, [sp, #12]
   16564:	mov	r6, r0
   16568:	mov	r4, r2
   1656c:	mov	r5, r3
   16570:	bl	164e4 <fputs@plt+0x5370>
   16574:	cmp	r0, #0
   16578:	beq	165c0 <fputs@plt+0x544c>
   1657c:	strd	r4, [r0]
   16580:	mov	r3, #0
   16584:	str	r3, [r0, #8]
   16588:	ldr	r1, [r6, #12]
   1658c:	cmp	r1, r3
   16590:	streq	r0, [r6, #8]
   16594:	beq	165bc <fputs@plt+0x5448>
   16598:	ldrh	ip, [r6, #26]
   1659c:	tst	ip, #1
   165a0:	beq	165b8 <fputs@plt+0x5444>
   165a4:	ldrd	r2, [r1]
   165a8:	cmp	r2, r4
   165ac:	sbcs	r3, r3, r5
   165b0:	bicge	ip, ip, #1
   165b4:	strhge	ip, [r6, #26]
   165b8:	str	r0, [r1, #8]
   165bc:	str	r0, [r6, #12]
   165c0:	ldrd	r4, [sp]
   165c4:	ldr	r6, [sp, #8]
   165c8:	add	sp, sp, #12
   165cc:	pop	{pc}		; (ldr pc, [sp], #4)
   165d0:	strd	r4, [sp, #-12]!
   165d4:	str	lr, [sp, #8]
   165d8:	sub	sp, sp, #20
   165dc:	mov	ip, sp
   165e0:	b	165fc <fputs@plt+0x5488>
   165e4:	cmp	r4, r2
   165e8:	sbcs	r3, r5, r3
   165ec:	strlt	r1, [ip, #8]
   165f0:	movlt	ip, r1
   165f4:	ldrlt	r1, [r1, #8]
   165f8:	ldrge	r0, [r0, #8]
   165fc:	cmp	r0, #0
   16600:	cmpne	r1, #0
   16604:	beq	1662c <fputs@plt+0x54b8>
   16608:	ldrd	r2, [r0]
   1660c:	ldrd	r4, [r1]
   16610:	cmp	r2, r4
   16614:	sbcs	lr, r3, r5
   16618:	bge	165e4 <fputs@plt+0x5470>
   1661c:	str	r0, [ip, #8]
   16620:	mov	ip, r0
   16624:	ldr	r0, [r0, #8]
   16628:	b	165fc <fputs@plt+0x5488>
   1662c:	cmp	r0, #0
   16630:	moveq	r0, r1
   16634:	str	r0, [ip, #8]
   16638:	ldr	r0, [sp, #8]
   1663c:	add	sp, sp, #20
   16640:	ldrd	r4, [sp]
   16644:	add	sp, sp, #8
   16648:	pop	{pc}		; (ldr pc, [sp], #4)
   1664c:	strd	r4, [sp, #-12]!
   16650:	str	lr, [sp, #8]
   16654:	sub	sp, sp, #12
   16658:	mov	r4, r0
   1665c:	mov	r5, r2
   16660:	ldr	r0, [r0, #12]
   16664:	cmp	r0, #0
   16668:	streq	r4, [r1]
   1666c:	beq	16680 <fputs@plt+0x550c>
   16670:	add	r2, sp, #4
   16674:	bl	1664c <fputs@plt+0x54d8>
   16678:	ldr	r3, [sp, #4]
   1667c:	str	r4, [r3, #8]
   16680:	ldr	r0, [r4, #8]
   16684:	cmp	r0, #0
   16688:	streq	r4, [r5]
   1668c:	beq	1669c <fputs@plt+0x5528>
   16690:	mov	r2, r5
   16694:	add	r1, r4, #8
   16698:	bl	1664c <fputs@plt+0x54d8>
   1669c:	add	sp, sp, #12
   166a0:	ldrd	r4, [sp]
   166a4:	add	sp, sp, #8
   166a8:	pop	{pc}		; (ldr pc, [sp], #4)
   166ac:	strd	r4, [sp, #-16]!
   166b0:	str	r6, [sp, #8]
   166b4:	str	lr, [sp, #12]
   166b8:	ldr	r4, [r0]
   166bc:	cmp	r4, #0
   166c0:	beq	16708 <fputs@plt+0x5594>
   166c4:	cmp	r1, #1
   166c8:	beq	1671c <fputs@plt+0x55a8>
   166cc:	mov	r5, r0
   166d0:	sub	r6, r1, #1
   166d4:	mov	r1, r6
   166d8:	bl	166ac <fputs@plt+0x5538>
   166dc:	ldr	r4, [r5]
   166e0:	cmp	r4, #0
   166e4:	moveq	r4, r0
   166e8:	beq	16708 <fputs@plt+0x5594>
   166ec:	str	r0, [r4, #12]
   166f0:	ldr	r3, [r4, #8]
   166f4:	str	r3, [r5]
   166f8:	mov	r1, r6
   166fc:	mov	r0, r5
   16700:	bl	166ac <fputs@plt+0x5538>
   16704:	str	r0, [r4, #8]
   16708:	mov	r0, r4
   1670c:	ldrd	r4, [sp]
   16710:	ldr	r6, [sp, #8]
   16714:	add	sp, sp, #12
   16718:	pop	{pc}		; (ldr pc, [sp], #4)
   1671c:	ldr	r3, [r4, #8]
   16720:	str	r3, [r0]
   16724:	mov	r3, #0
   16728:	str	r3, [r4, #8]
   1672c:	str	r3, [r4, #12]
   16730:	b	16708 <fputs@plt+0x5594>
   16734:	strd	r4, [sp, #-12]!
   16738:	str	lr, [sp, #8]
   1673c:	sub	sp, sp, #12
   16740:	ldr	r4, [r0, #8]
   16744:	str	r4, [sp, #4]
   16748:	mov	r3, #0
   1674c:	str	r3, [r0, #8]
   16750:	str	r3, [r0, #12]
   16754:	cmp	r4, r3
   16758:	beq	167ac <fputs@plt+0x5638>
   1675c:	mov	r5, #1
   16760:	b	16768 <fputs@plt+0x55f4>
   16764:	mov	r4, r3
   16768:	ldr	r3, [r4, #8]
   1676c:	str	r3, [sp, #4]
   16770:	str	r0, [r4, #12]
   16774:	mov	r1, r5
   16778:	add	r0, sp, #4
   1677c:	bl	166ac <fputs@plt+0x5538>
   16780:	str	r0, [r4, #8]
   16784:	add	r5, r5, #1
   16788:	ldr	r3, [sp, #4]
   1678c:	mov	r0, r4
   16790:	cmp	r3, #0
   16794:	bne	16764 <fputs@plt+0x55f0>
   16798:	mov	r0, r4
   1679c:	add	sp, sp, #12
   167a0:	ldrd	r4, [sp]
   167a4:	add	sp, sp, #8
   167a8:	pop	{pc}		; (ldr pc, [sp], #4)
   167ac:	mov	r4, r0
   167b0:	b	16798 <fputs@plt+0x5624>
   167b4:	ldr	r3, [r0, #64]	; 0x40
   167b8:	ldr	r2, [r3]
   167bc:	cmp	r2, #0
   167c0:	beq	16818 <fputs@plt+0x56a4>
   167c4:	strd	r4, [sp, #-16]!
   167c8:	str	r6, [sp, #8]
   167cc:	str	lr, [sp, #12]
   167d0:	mov	r5, r1
   167d4:	mov	r4, r0
   167d8:	ldrb	r1, [r0, #14]
   167dc:	cmp	r1, #0
   167e0:	movne	r0, #0
   167e4:	beq	16804 <fputs@plt+0x5690>
   167e8:	ldrb	r3, [r4, #18]
   167ec:	cmp	r3, #5
   167f0:	strbne	r5, [r4, #18]
   167f4:	ldrd	r4, [sp]
   167f8:	ldr	r6, [sp, #8]
   167fc:	add	sp, sp, #12
   16800:	pop	{pc}		; (ldr pc, [sp], #4)
   16804:	ldr	r2, [r2, #32]
   16808:	mov	r1, r5
   1680c:	mov	r0, r3
   16810:	blx	r2
   16814:	b	167e8 <fputs@plt+0x5674>
   16818:	mov	r0, #0
   1681c:	bx	lr
   16820:	ldrb	r2, [r0, #18]
   16824:	cmp	r2, #5
   16828:	movne	r3, #0
   1682c:	moveq	r3, #1
   16830:	cmp	r2, r1
   16834:	orrlt	r3, r3, #1
   16838:	cmp	r3, #0
   1683c:	beq	168b8 <fputs@plt+0x5744>
   16840:	strd	r4, [sp, #-16]!
   16844:	str	r6, [sp, #8]
   16848:	str	lr, [sp, #12]
   1684c:	mov	r5, r1
   16850:	mov	r4, r0
   16854:	ldrb	r3, [r0, #14]
   16858:	cmp	r3, #0
   1685c:	beq	1689c <fputs@plt+0x5728>
   16860:	ldrb	r2, [r4, #18]
   16864:	cmp	r5, #4
   16868:	movne	r3, #0
   1686c:	moveq	r3, #1
   16870:	cmp	r2, #5
   16874:	orrne	r3, r3, #1
   16878:	cmp	r3, #0
   1687c:	moveq	r0, #0
   16880:	beq	1688c <fputs@plt+0x5718>
   16884:	strb	r5, [r4, #18]
   16888:	mov	r0, #0
   1688c:	ldrd	r4, [sp]
   16890:	ldr	r6, [sp, #8]
   16894:	add	sp, sp, #12
   16898:	pop	{pc}		; (ldr pc, [sp], #4)
   1689c:	ldr	r0, [r0, #64]	; 0x40
   168a0:	ldr	r3, [r0]
   168a4:	ldr	r3, [r3, #28]
   168a8:	blx	r3
   168ac:	cmp	r0, #0
   168b0:	bne	1688c <fputs@plt+0x5718>
   168b4:	b	16860 <fputs@plt+0x56ec>
   168b8:	mov	r0, #0
   168bc:	bx	lr
   168c0:	strd	r4, [sp, #-16]!
   168c4:	str	r6, [sp, #8]
   168c8:	str	lr, [sp, #12]
   168cc:	ldrd	r4, [r0, #80]	; 0x50
   168d0:	orrs	r3, r4, r5
   168d4:	beq	16900 <fputs@plt+0x578c>
   168d8:	ldr	r6, [r0, #156]	; 0x9c
   168dc:	mov	r2, r6
   168e0:	mov	r3, #0
   168e4:	subs	r0, r4, #1
   168e8:	sbc	r1, r5, #0
   168ec:	bl	85024 <fputs@plt+0x73eb0>
   168f0:	adds	r0, r0, #1
   168f4:	adc	r1, r1, #0
   168f8:	umull	r4, r5, r0, r6
   168fc:	mla	r5, r6, r1, r5
   16900:	mov	r0, r4
   16904:	mov	r1, r5
   16908:	ldrd	r4, [sp]
   1690c:	ldr	r6, [sp, #8]
   16910:	add	sp, sp, #12
   16914:	pop	{pc}		; (ldr pc, [sp], #4)
   16918:	uxtb	r3, r1
   1691c:	cmp	r3, #10
   16920:	cmpne	r3, #13
   16924:	bne	16934 <fputs@plt+0x57c0>
   16928:	str	r1, [r0, #44]	; 0x2c
   1692c:	mov	r3, #6
   16930:	strb	r3, [r0, #17]
   16934:	mov	r0, r1
   16938:	bx	lr
   1693c:	str	r4, [sp, #-8]!
   16940:	str	lr, [sp, #4]
   16944:	mov	r4, r0
   16948:	ldrb	r3, [r0, #13]
   1694c:	cmp	r3, #0
   16950:	beq	16968 <fputs@plt+0x57f4>
   16954:	mov	r3, #512	; 0x200
   16958:	str	r3, [r4, #156]	; 0x9c
   1695c:	ldr	r4, [sp]
   16960:	add	sp, sp, #4
   16964:	pop	{pc}		; (ldr pc, [sp], #4)
   16968:	ldr	r0, [r0, #64]	; 0x40
   1696c:	bl	13a10 <fputs@plt+0x289c>
   16970:	tst	r0, #4096	; 0x1000
   16974:	bne	16954 <fputs@plt+0x57e0>
   16978:	ldr	r0, [r4, #64]	; 0x40
   1697c:	ldr	r3, [r0]
   16980:	ldr	r3, [r3, #44]	; 0x2c
   16984:	cmp	r3, #0
   16988:	beq	169a8 <fputs@plt+0x5834>
   1698c:	blx	r3
   16990:	cmp	r0, #31
   16994:	ble	169b0 <fputs@plt+0x583c>
   16998:	cmp	r0, #65536	; 0x10000
   1699c:	movge	r0, #65536	; 0x10000
   169a0:	str	r0, [r4, #156]	; 0x9c
   169a4:	b	1695c <fputs@plt+0x57e8>
   169a8:	mov	r0, #4096	; 0x1000
   169ac:	b	16998 <fputs@plt+0x5824>
   169b0:	mov	r0, #512	; 0x200
   169b4:	b	169a0 <fputs@plt+0x582c>
   169b8:	ldr	ip, [r0, #64]	; 0x40
   169bc:	ldr	r3, [ip]
   169c0:	cmp	r3, #0
   169c4:	bxeq	lr
   169c8:	ldr	r3, [r3]
   169cc:	cmp	r3, #2
   169d0:	bxle	lr
   169d4:	push	{lr}		; (str lr, [sp, #-4]!)
   169d8:	sub	sp, sp, #12
   169dc:	mov	r3, r0
   169e0:	ldrd	r0, [r0, #136]	; 0x88
   169e4:	strd	r0, [sp]
   169e8:	cmp	r0, #1
   169ec:	sbcs	r2, r1, #0
   169f0:	movge	r2, #1
   169f4:	movlt	r2, #0
   169f8:	strb	r2, [r3, #23]
   169fc:	mov	r2, sp
   16a00:	mov	r1, #18
   16a04:	mov	r0, ip
   16a08:	bl	139f0 <fputs@plt+0x287c>
   16a0c:	add	sp, sp, #12
   16a10:	pop	{pc}		; (ldr pc, [sp], #4)
   16a14:	ldrb	r3, [r0, #13]
   16a18:	cmp	r3, #0
   16a1c:	beq	16a70 <fputs@plt+0x58fc>
   16a20:	mov	r3, #1
   16a24:	strb	r3, [r0, #7]
   16a28:	mov	r3, #0
   16a2c:	strb	r3, [r0, #8]
   16a30:	strb	r3, [r0, #9]
   16a34:	mov	r3, #0
   16a38:	strb	r3, [r0, #12]
   16a3c:	strb	r3, [r0, #10]
   16a40:	ldrb	r3, [r0, #12]
   16a44:	strb	r3, [r0, #11]
   16a48:	ldrb	r2, [r0, #8]
   16a4c:	cmp	r2, #0
   16a50:	orrne	r3, r3, #32
   16a54:	strbne	r3, [r0, #11]
   16a58:	tst	r1, #32
   16a5c:	ldrb	r3, [r0, #21]
   16a60:	andne	r3, r3, #254	; 0xfe
   16a64:	orreq	r3, r3, #1
   16a68:	strb	r3, [r0, #21]
   16a6c:	bx	lr
   16a70:	and	r3, r1, #7
   16a74:	cmp	r3, #1
   16a78:	movne	r2, #0
   16a7c:	moveq	r2, #1
   16a80:	strb	r2, [r0, #7]
   16a84:	cmp	r3, #2
   16a88:	movls	r2, #0
   16a8c:	movhi	r2, #1
   16a90:	strb	r2, [r0, #8]
   16a94:	cmp	r3, #4
   16a98:	movne	r2, #0
   16a9c:	moveq	r2, #1
   16aa0:	strb	r2, [r0, #9]
   16aa4:	cmp	r3, #1
   16aa8:	beq	16a34 <fputs@plt+0x58c0>
   16aac:	tst	r1, #8
   16ab0:	beq	16ac4 <fputs@plt+0x5950>
   16ab4:	mov	r3, #3
   16ab8:	strb	r3, [r0, #12]
   16abc:	strb	r3, [r0, #10]
   16ac0:	b	16a40 <fputs@plt+0x58cc>
   16ac4:	tst	r1, #16
   16ac8:	mov	r3, #2
   16acc:	strb	r3, [r0, #12]
   16ad0:	movne	r3, #3
   16ad4:	strb	r3, [r0, #10]
   16ad8:	b	16a40 <fputs@plt+0x58cc>
   16adc:	strd	r4, [sp, #-16]!
   16ae0:	str	r6, [sp, #8]
   16ae4:	str	lr, [sp, #12]
   16ae8:	mov	r4, r0
   16aec:	mov	r6, r1
   16af0:	mov	r1, r6
   16af4:	mov	r0, r4
   16af8:	bl	16820 <fputs@plt+0x56ac>
   16afc:	mov	r5, r0
   16b00:	cmp	r0, #5
   16b04:	bne	16b1c <fputs@plt+0x59a8>
   16b08:	ldr	r3, [r4, #184]	; 0xb8
   16b0c:	ldr	r0, [r4, #188]	; 0xbc
   16b10:	blx	r3
   16b14:	cmp	r0, #0
   16b18:	bne	16af0 <fputs@plt+0x597c>
   16b1c:	mov	r0, r5
   16b20:	ldrd	r4, [sp]
   16b24:	ldr	r6, [sp, #8]
   16b28:	add	sp, sp, #12
   16b2c:	pop	{pc}		; (ldr pc, [sp], #4)
   16b30:	str	r4, [sp, #-8]!
   16b34:	str	lr, [sp, #4]
   16b38:	mov	r4, r0
   16b3c:	ldrb	r3, [r0, #7]
   16b40:	cmp	r3, #0
   16b44:	bne	16b5c <fputs@plt+0x59e8>
   16b48:	mov	r1, #2
   16b4c:	ldr	r0, [r0, #68]	; 0x44
   16b50:	bl	13990 <fputs@plt+0x281c>
   16b54:	cmp	r0, #0
   16b58:	bne	16b68 <fputs@plt+0x59f4>
   16b5c:	add	r1, r4, #88	; 0x58
   16b60:	ldr	r0, [r4, #68]	; 0x44
   16b64:	bl	139b0 <fputs@plt+0x283c>
   16b68:	ldr	r4, [sp]
   16b6c:	add	sp, sp, #4
   16b70:	pop	{pc}		; (ldr pc, [sp], #4)
   16b74:	str	r4, [sp, #-8]!
   16b78:	str	lr, [sp, #4]
   16b7c:	mov	r4, r0
   16b80:	ldr	r0, [r0, #64]	; 0x40
   16b84:	ldr	r3, [r0]
   16b88:	cmp	r3, #0
   16b8c:	beq	16bac <fputs@plt+0x5a38>
   16b90:	mov	r2, r1
   16b94:	mov	r1, #21
   16b98:	bl	139d0 <fputs@plt+0x285c>
   16b9c:	cmp	r0, #12
   16ba0:	beq	16bac <fputs@plt+0x5a38>
   16ba4:	cmp	r0, #0
   16ba8:	bne	16bbc <fputs@plt+0x5a48>
   16bac:	ldrb	r3, [r4, #7]
   16bb0:	cmp	r3, #0
   16bb4:	movne	r0, #0
   16bb8:	beq	16bc8 <fputs@plt+0x5a54>
   16bbc:	ldr	r4, [sp]
   16bc0:	add	sp, sp, #4
   16bc4:	pop	{pc}		; (ldr pc, [sp], #4)
   16bc8:	ldrb	r1, [r4, #12]
   16bcc:	ldr	r0, [r4, #64]	; 0x40
   16bd0:	bl	13990 <fputs@plt+0x281c>
   16bd4:	b	16bbc <fputs@plt+0x5a48>
   16bd8:	ldrb	r3, [r0, #14]
   16bdc:	cmp	r3, #0
   16be0:	bne	16c14 <fputs@plt+0x5aa0>
   16be4:	ldrb	r3, [r0, #4]
   16be8:	cmp	r3, #0
   16bec:	bne	16c1c <fputs@plt+0x5aa8>
   16bf0:	ldr	r3, [r0, #64]	; 0x40
   16bf4:	ldr	r3, [r3]
   16bf8:	ldr	r2, [r3]
   16bfc:	cmp	r2, #1
   16c00:	ble	16c24 <fputs@plt+0x5ab0>
   16c04:	ldr	r0, [r3, #52]	; 0x34
   16c08:	adds	r0, r0, #0
   16c0c:	movne	r0, #1
   16c10:	bx	lr
   16c14:	mov	r0, #0
   16c18:	bx	lr
   16c1c:	mov	r0, #1
   16c20:	bx	lr
   16c24:	mov	r0, #0
   16c28:	bx	lr
   16c2c:	strd	r4, [sp, #-12]!
   16c30:	str	lr, [sp, #8]
   16c34:	ldr	ip, [sp, #12]
   16c38:	add	r2, r1, r2
   16c3c:	cmp	r3, #0
   16c40:	ldrne	lr, [r3]
   16c44:	ldrne	r5, [r3, #4]
   16c48:	moveq	r5, #0
   16c4c:	moveq	lr, r5
   16c50:	cmp	r0, #0
   16c54:	beq	16c8c <fputs@plt+0x5b18>
   16c58:	ldr	r3, [r1], #8
   16c5c:	add	r3, r5, r3
   16c60:	add	lr, lr, r3
   16c64:	ldr	r3, [r1, #-4]
   16c68:	add	r3, lr, r3
   16c6c:	add	r5, r5, r3
   16c70:	cmp	r1, r2
   16c74:	bcc	16c58 <fputs@plt+0x5ae4>
   16c78:	str	lr, [ip]
   16c7c:	str	r5, [ip, #4]
   16c80:	ldrd	r4, [sp]
   16c84:	add	sp, sp, #8
   16c88:	pop	{pc}		; (ldr pc, [sp], #4)
   16c8c:	ldr	r4, [r1]
   16c90:	lsr	r0, r4, #24
   16c94:	add	r0, r0, r4, lsl #24
   16c98:	add	r0, r0, r5
   16c9c:	lsl	r3, r4, #8
   16ca0:	and	r3, r3, #16711680	; 0xff0000
   16ca4:	add	r0, r0, r3
   16ca8:	lsr	r4, r4, #8
   16cac:	and	r4, r4, #65280	; 0xff00
   16cb0:	add	r0, r0, r4
   16cb4:	add	lr, lr, r0
   16cb8:	ldr	r0, [r1, #4]
   16cbc:	lsr	r3, r0, #24
   16cc0:	add	r3, r3, r0, lsl #24
   16cc4:	add	r3, r3, r5
   16cc8:	lsl	r4, r0, #8
   16ccc:	and	r4, r4, #16711680	; 0xff0000
   16cd0:	add	r3, r3, r4
   16cd4:	lsr	r0, r0, #8
   16cd8:	and	r0, r0, #65280	; 0xff00
   16cdc:	add	r3, r3, r0
   16ce0:	add	r5, lr, r3
   16ce4:	add	r1, r1, #8
   16ce8:	cmp	r2, r1
   16cec:	bhi	16c8c <fputs@plt+0x5b18>
   16cf0:	b	16c78 <fputs@plt+0x5b04>
   16cf4:	ldrb	r3, [r0, #43]	; 0x2b
   16cf8:	cmp	r3, #2
   16cfc:	bxeq	lr
   16d00:	str	r4, [sp, #-8]!
   16d04:	str	lr, [sp, #4]
   16d08:	ldr	r0, [r0, #4]
   16d0c:	ldr	r3, [r0]
   16d10:	ldr	r3, [r3, #60]	; 0x3c
   16d14:	blx	r3
   16d18:	ldr	r4, [sp]
   16d1c:	add	sp, sp, #4
   16d20:	pop	{pc}		; (ldr pc, [sp], #4)
   16d24:	ldrb	r3, [r0, #43]	; 0x2b
   16d28:	cmp	r3, #0
   16d2c:	beq	16d38 <fputs@plt+0x5bc4>
   16d30:	mov	r0, #0
   16d34:	bx	lr
   16d38:	str	r4, [sp, #-8]!
   16d3c:	str	lr, [sp, #4]
   16d40:	mov	r3, #6
   16d44:	mov	r2, #1
   16d48:	ldr	r0, [r0, #4]
   16d4c:	bl	13a30 <fputs@plt+0x28bc>
   16d50:	ldr	r4, [sp]
   16d54:	add	sp, sp, #4
   16d58:	pop	{pc}		; (ldr pc, [sp], #4)
   16d5c:	ldrb	r3, [r0, #43]	; 0x2b
   16d60:	cmp	r3, #0
   16d64:	bxne	lr
   16d68:	str	r4, [sp, #-8]!
   16d6c:	str	lr, [sp, #4]
   16d70:	mov	r3, #5
   16d74:	mov	r2, #1
   16d78:	ldr	r0, [r0, #4]
   16d7c:	bl	13a30 <fputs@plt+0x28bc>
   16d80:	ldr	r4, [sp]
   16d84:	add	sp, sp, #4
   16d88:	pop	{pc}		; (ldr pc, [sp], #4)
   16d8c:	ldrb	r3, [r0, #43]	; 0x2b
   16d90:	cmp	r3, #0
   16d94:	beq	16da0 <fputs@plt+0x5c2c>
   16d98:	mov	r0, #0
   16d9c:	bx	lr
   16da0:	str	r4, [sp, #-8]!
   16da4:	str	lr, [sp, #4]
   16da8:	mov	r3, #10
   16dac:	ldr	r0, [r0, #4]
   16db0:	bl	13a30 <fputs@plt+0x28bc>
   16db4:	ldr	r4, [sp]
   16db8:	add	sp, sp, #4
   16dbc:	pop	{pc}		; (ldr pc, [sp], #4)
   16dc0:	ldrb	r3, [r0, #43]	; 0x2b
   16dc4:	cmp	r3, #0
   16dc8:	bxne	lr
   16dcc:	str	r4, [sp, #-8]!
   16dd0:	str	lr, [sp, #4]
   16dd4:	mov	r3, #9
   16dd8:	ldr	r0, [r0, #4]
   16ddc:	bl	13a30 <fputs@plt+0x28bc>
   16de0:	ldr	r4, [sp]
   16de4:	add	sp, sp, #4
   16de8:	pop	{pc}		; (ldr pc, [sp], #4)
   16dec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   16df0:	strd	r6, [sp, #8]
   16df4:	str	r8, [sp, #16]
   16df8:	str	lr, [sp, #20]
   16dfc:	mov	r6, r0
   16e00:	mov	r4, r1
   16e04:	mov	r7, r2
   16e08:	mov	r5, r3
   16e0c:	ldr	r2, [sp, #24]
   16e10:	mov	r1, r5
   16e14:	mov	r0, r6
   16e18:	bl	16d8c <fputs@plt+0x5c18>
   16e1c:	cmp	r0, #5
   16e20:	movne	r3, #0
   16e24:	moveq	r3, #1
   16e28:	cmp	r4, #0
   16e2c:	moveq	r3, #0
   16e30:	cmp	r3, #0
   16e34:	beq	16e4c <fputs@plt+0x5cd8>
   16e38:	mov	r0, r7
   16e3c:	blx	r4
   16e40:	cmp	r0, #0
   16e44:	bne	16e0c <fputs@plt+0x5c98>
   16e48:	mov	r0, #5
   16e4c:	ldrd	r4, [sp]
   16e50:	ldrd	r6, [sp, #8]
   16e54:	ldr	r8, [sp, #16]
   16e58:	add	sp, sp, #20
   16e5c:	pop	{pc}		; (ldr pc, [sp], #4)
   16e60:	strd	r4, [sp, #-12]!
   16e64:	str	lr, [sp, #8]
   16e68:	sub	sp, sp, #12
   16e6c:	mov	r4, r0
   16e70:	mov	r5, r1
   16e74:	ldr	r3, [r0, #216]	; 0xd8
   16e78:	cmp	r3, #0
   16e7c:	beq	16e8c <fputs@plt+0x5d18>
   16e80:	ldrsh	r2, [r3, #40]	; 0x28
   16e84:	cmp	r2, #0
   16e88:	bge	16ee0 <fputs@plt+0x5d6c>
   16e8c:	mov	r2, #0
   16e90:	mov	r3, #0
   16e94:	strd	r2, [sp]
   16e98:	ldr	r0, [r4, #64]	; 0x40
   16e9c:	ldr	r3, [r0]
   16ea0:	cmp	r3, #0
   16ea4:	beq	16eb8 <fputs@plt+0x5d44>
   16ea8:	mov	r1, sp
   16eac:	bl	139b0 <fputs@plt+0x283c>
   16eb0:	cmp	r0, #0
   16eb4:	bne	16f00 <fputs@plt+0x5d8c>
   16eb8:	ldr	r2, [r4, #160]	; 0xa0
   16ebc:	asr	r3, r2, #31
   16ec0:	ldr	r0, [sp]
   16ec4:	adds	r0, r2, r0
   16ec8:	ldr	r1, [sp, #4]
   16ecc:	adc	r1, r3, r1
   16ed0:	subs	r0, r0, #1
   16ed4:	sbc	r1, r1, #0
   16ed8:	bl	85024 <fputs@plt+0x73eb0>
   16edc:	b	16eec <fputs@plt+0x5d78>
   16ee0:	ldr	r0, [r3, #72]	; 0x48
   16ee4:	cmp	r0, #0
   16ee8:	beq	16e8c <fputs@plt+0x5d18>
   16eec:	ldr	r3, [r4, #164]	; 0xa4
   16ef0:	cmp	r3, r0
   16ef4:	strcc	r0, [r4, #164]	; 0xa4
   16ef8:	str	r0, [r5]
   16efc:	mov	r0, #0
   16f00:	add	sp, sp, #12
   16f04:	ldrd	r4, [sp]
   16f08:	add	sp, sp, #8
   16f0c:	pop	{pc}		; (ldr pc, [sp], #4)
   16f10:	ldrb	r3, [r0, #44]	; 0x2c
   16f14:	cmp	r3, #0
   16f18:	bne	16f24 <fputs@plt+0x5db0>
   16f1c:	mov	r0, #0
   16f20:	bx	lr
   16f24:	str	r4, [sp, #-8]!
   16f28:	str	lr, [sp, #4]
   16f2c:	mov	r4, r0
   16f30:	mov	r2, #1
   16f34:	mov	r1, #0
   16f38:	bl	16dc0 <fputs@plt+0x5c4c>
   16f3c:	mov	r3, #0
   16f40:	strb	r3, [r4, #44]	; 0x2c
   16f44:	str	r3, [r4, #104]	; 0x68
   16f48:	strb	r3, [r4, #47]	; 0x2f
   16f4c:	mov	r0, #0
   16f50:	ldr	r4, [sp]
   16f54:	add	sp, sp, #4
   16f58:	pop	{pc}		; (ldr pc, [sp], #4)
   16f5c:	str	r4, [sp, #-8]!
   16f60:	str	lr, [sp, #4]
   16f64:	mov	r4, r0
   16f68:	bl	16f10 <fputs@plt+0x5d9c>
   16f6c:	ldrsh	r1, [r4, #40]	; 0x28
   16f70:	cmp	r1, #0
   16f74:	bge	16f84 <fputs@plt+0x5e10>
   16f78:	ldr	r4, [sp]
   16f7c:	add	sp, sp, #4
   16f80:	pop	{pc}		; (ldr pc, [sp], #4)
   16f84:	add	r1, r1, #3
   16f88:	mov	r0, r4
   16f8c:	bl	16d5c <fputs@plt+0x5be8>
   16f90:	mvn	r3, #0
   16f94:	strh	r3, [r4, #40]	; 0x28
   16f98:	b	16f78 <fputs@plt+0x5e04>
   16f9c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   16fa0:	strd	r6, [sp, #8]
   16fa4:	strd	r8, [sp, #16]
   16fa8:	str	lr, [sp, #24]
   16fac:	sub	sp, sp, #12
   16fb0:	mov	r7, r0
   16fb4:	mov	r9, r1
   16fb8:	mov	r8, r2
   16fbc:	ldrd	r4, [sp, #40]	; 0x28
   16fc0:	ldrd	r2, [r0, #8]
   16fc4:	cmp	r4, r2
   16fc8:	sbcs	r1, r5, r3
   16fcc:	bge	16fe4 <fputs@plt+0x5e70>
   16fd0:	adds	r0, r4, r8
   16fd4:	adc	r1, r5, r8, asr #31
   16fd8:	cmp	r0, r2
   16fdc:	sbcs	r1, r1, r3
   16fe0:	bge	17018 <fputs@plt+0x5ea4>
   16fe4:	strd	r4, [sp]
   16fe8:	mov	r2, r8
   16fec:	mov	r1, r9
   16ff0:	ldr	r0, [r7, #4]
   16ff4:	bl	13940 <fputs@plt+0x27cc>
   16ff8:	mov	r3, r0
   16ffc:	mov	r0, r3
   17000:	add	sp, sp, #12
   17004:	ldrd	r4, [sp]
   17008:	ldrd	r6, [sp, #8]
   1700c:	ldrd	r8, [sp, #16]
   17010:	add	sp, sp, #24
   17014:	pop	{pc}		; (ldr pc, [sp], #4)
   17018:	sub	r6, r2, r4
   1701c:	strd	r4, [sp]
   17020:	mov	r2, r6
   17024:	mov	r1, r9
   17028:	ldr	r0, [r7, #4]
   1702c:	bl	13940 <fputs@plt+0x27cc>
   17030:	subs	r3, r0, #0
   17034:	bne	16ffc <fputs@plt+0x5e88>
   17038:	sub	r8, r8, r6
   1703c:	ldr	r1, [r7, #16]
   17040:	and	r1, r1, #19
   17044:	ldr	r0, [r7, #4]
   17048:	bl	13990 <fputs@plt+0x281c>
   1704c:	mov	r3, r0
   17050:	adds	r0, r0, #0
   17054:	movne	r0, #1
   17058:	cmp	r8, #0
   1705c:	moveq	r0, #1
   17060:	cmp	r0, #0
   17064:	bne	16ffc <fputs@plt+0x5e88>
   17068:	adds	r4, r4, r6
   1706c:	adc	r5, r5, r6, asr #31
   17070:	add	r9, r9, r6
   17074:	b	16fe4 <fputs@plt+0x5e70>
   17078:	cmp	r1, #0
   1707c:	blt	170a8 <fputs@plt+0x5f34>
   17080:	ldrb	r3, [r0, #13]
   17084:	cmp	r3, #0
   17088:	bne	170a8 <fputs@plt+0x5f34>
   1708c:	ldr	r3, [r0, #216]	; 0xd8
   17090:	cmp	r3, #0
   17094:	beq	170a4 <fputs@plt+0x5f30>
   17098:	ldrb	r3, [r3, #43]	; 0x2b
   1709c:	cmp	r3, #2
   170a0:	beq	170a8 <fputs@plt+0x5f34>
   170a4:	strb	r1, [r0, #4]
   170a8:	ldrb	r0, [r0, #4]
   170ac:	bx	lr
   170b0:	ldr	r3, [r0, #20]
   170b4:	cmp	r3, #0
   170b8:	ble	170f8 <fputs@plt+0x5f84>
   170bc:	mov	r3, #0
   170c0:	b	170d4 <fputs@plt+0x5f60>
   170c4:	add	r3, r3, #1
   170c8:	ldr	r2, [r0, #20]
   170cc:	cmp	r2, r3
   170d0:	ble	170f8 <fputs@plt+0x5f84>
   170d4:	ldr	r2, [r0, #16]
   170d8:	add	r2, r2, r3, lsl #4
   170dc:	ldr	r2, [r2, #4]
   170e0:	cmp	r2, #0
   170e4:	beq	170c4 <fputs@plt+0x5f50>
   170e8:	ldr	r1, [r2, #4]
   170ec:	ldr	r2, [r2]
   170f0:	str	r2, [r1, #4]
   170f4:	b	170c4 <fputs@plt+0x5f50>
   170f8:	bx	lr
   170fc:	ldrb	r3, [r0, #9]
   17100:	cmp	r3, #0
   17104:	beq	17198 <fputs@plt+0x6024>
   17108:	push	{lr}		; (str lr, [sp, #-4]!)
   1710c:	ldr	lr, [r0, #4]
   17110:	ldr	r3, [lr, #76]	; 0x4c
   17114:	cmp	r3, r0
   17118:	beq	1712c <fputs@plt+0x5fb8>
   1711c:	ldrh	r3, [lr, #22]
   17120:	tst	r3, #32
   17124:	movwne	r0, #262	; 0x106
   17128:	bne	17194 <fputs@plt+0x6020>
   1712c:	ldr	r3, [lr, #72]	; 0x48
   17130:	cmp	r3, #0
   17134:	bne	1714c <fputs@plt+0x5fd8>
   17138:	mov	r0, #0
   1713c:	b	17194 <fputs@plt+0x6020>
   17140:	ldr	r3, [r3, #12]
   17144:	cmp	r3, #0
   17148:	beq	17190 <fputs@plt+0x601c>
   1714c:	ldr	ip, [r3]
   17150:	cmp	ip, r0
   17154:	beq	17140 <fputs@plt+0x5fcc>
   17158:	ldr	ip, [r3, #4]
   1715c:	cmp	ip, r1
   17160:	bne	17140 <fputs@plt+0x5fcc>
   17164:	ldrb	ip, [r3, #8]
   17168:	cmp	ip, r2
   1716c:	beq	17140 <fputs@plt+0x5fcc>
   17170:	cmp	r2, #2
   17174:	movwne	r0, #262	; 0x106
   17178:	bne	17194 <fputs@plt+0x6020>
   1717c:	ldrh	r3, [lr, #22]
   17180:	orr	r3, r3, #64	; 0x40
   17184:	strh	r3, [lr, #22]
   17188:	movw	r0, #262	; 0x106
   1718c:	b	17194 <fputs@plt+0x6020>
   17190:	mov	r0, #0
   17194:	pop	{pc}		; (ldr pc, [sp], #4)
   17198:	mov	r0, #0
   1719c:	bx	lr
   171a0:	ldr	r3, [r0, #8]
   171a4:	cmp	r3, #0
   171a8:	beq	171c4 <fputs@plt+0x6050>
   171ac:	ldrb	r2, [r3, #64]	; 0x40
   171b0:	bic	r2, r2, #4
   171b4:	strb	r2, [r3, #64]	; 0x40
   171b8:	ldr	r3, [r3, #8]
   171bc:	cmp	r3, #0
   171c0:	bne	171ac <fputs@plt+0x6038>
   171c4:	bx	lr
   171c8:	strd	r4, [sp, #-20]!	; 0xffffffec
   171cc:	strd	r6, [sp, #8]
   171d0:	str	lr, [sp, #16]
   171d4:	mov	r7, r3
   171d8:	ldr	ip, [sp, #20]
   171dc:	ldrb	r3, [r0, #11]
   171e0:	cmp	r3, #0
   171e4:	beq	1724c <fputs@plt+0x60d8>
   171e8:	mov	r6, r2
   171ec:	mov	r3, #0
   171f0:	strb	r3, [r0, #11]
   171f4:	ldr	r3, [r0, #4]
   171f8:	ldr	r3, [r3, #8]
   171fc:	cmp	r3, #0
   17200:	beq	1724c <fputs@plt+0x60d8>
   17204:	mov	r2, #1
   17208:	mov	lr, #0
   1720c:	b	17220 <fputs@plt+0x60ac>
   17210:	strb	lr, [r3, #66]	; 0x42
   17214:	ldr	r3, [r3, #8]
   17218:	cmp	r3, #0
   1721c:	beq	1724c <fputs@plt+0x60d8>
   17220:	ldrb	r1, [r3, #64]	; 0x40
   17224:	tst	r1, #16
   17228:	beq	17214 <fputs@plt+0x60a0>
   1722c:	strb	r2, [r0, #11]
   17230:	cmp	ip, #0
   17234:	bne	17210 <fputs@plt+0x609c>
   17238:	ldrd	r4, [r3, #16]
   1723c:	cmp	r5, r7
   17240:	cmpeq	r4, r6
   17244:	bne	17214 <fputs@plt+0x60a0>
   17248:	b	17210 <fputs@plt+0x609c>
   1724c:	ldrd	r4, [sp]
   17250:	ldrd	r6, [sp, #8]
   17254:	add	sp, sp, #16
   17258:	pop	{pc}		; (ldr pc, [sp], #4)
   1725c:	cmp	r1, #1
   17260:	movls	r1, #0
   17264:	bls	172b0 <fputs@plt+0x613c>
   17268:	ldr	r3, [r0, #36]	; 0x24
   1726c:	movw	r2, #52429	; 0xcccd
   17270:	movt	r2, #52428	; 0xcccc
   17274:	umull	r2, r3, r2, r3
   17278:	lsr	r3, r3, #2
   1727c:	add	r3, r3, #1
   17280:	sub	r1, r1, #2
   17284:	udiv	r1, r1, r3
   17288:	mul	r3, r3, r1
   1728c:	add	r1, r3, #2
   17290:	movw	r2, #4408	; 0x1138
   17294:	movt	r2, #10
   17298:	ldr	r2, [r2, #608]	; 0x260
   1729c:	ldr	r0, [r0, #32]
   172a0:	udiv	r2, r2, r0
   172a4:	add	r2, r2, #1
   172a8:	cmp	r2, r1
   172ac:	addeq	r1, r3, #3
   172b0:	mov	r0, r1
   172b4:	bx	lr
   172b8:	strd	r4, [sp, #-12]!
   172bc:	str	lr, [sp, #8]
   172c0:	ldrh	lr, [r0, #12]
   172c4:	ldr	ip, [r2, #12]
   172c8:	sub	r5, ip, lr
   172cc:	ldr	r3, [r0, #52]	; 0x34
   172d0:	ldr	ip, [r3, #36]	; 0x24
   172d4:	sub	r4, ip, #4
   172d8:	udiv	ip, r5, r4
   172dc:	mls	ip, r4, ip, r5
   172e0:	add	ip, ip, lr
   172e4:	ldrh	r3, [r0, #10]
   172e8:	cmp	r3, ip
   172ec:	uxthge	lr, ip
   172f0:	strh	lr, [r2, #16]
   172f4:	ldr	r3, [r2, #8]
   172f8:	add	r3, r3, lr
   172fc:	sub	r3, r3, r1
   17300:	add	r3, r3, #4
   17304:	strh	r3, [r2, #18]
   17308:	ldrd	r4, [sp]
   1730c:	add	sp, sp, #8
   17310:	pop	{pc}		; (ldr pc, [sp], #4)
   17314:	str	r4, [sp, #-8]!
   17318:	str	lr, [sp, #4]
   1731c:	mov	r4, r2
   17320:	add	r0, r1, #4
   17324:	mov	r1, r2
   17328:	bl	150e0 <fputs@plt+0x3f6c>
   1732c:	add	r0, r0, #4
   17330:	strh	r0, [r4, #18]
   17334:	mov	r3, #0
   17338:	str	r3, [r4, #12]
   1733c:	strh	r3, [r4, #16]
   17340:	str	r3, [r4, #8]
   17344:	ldr	r4, [sp]
   17348:	add	sp, sp, #4
   1734c:	pop	{pc}		; (ldr pc, [sp], #4)
   17350:	strd	r4, [sp, #-32]!	; 0xffffffe0
   17354:	strd	r6, [sp, #8]
   17358:	strd	r8, [sp, #16]
   1735c:	str	sl, [sp, #24]
   17360:	str	lr, [sp, #28]
   17364:	ldrb	r3, [r1]
   17368:	cmp	r3, #127	; 0x7f
   1736c:	movls	lr, r3
   17370:	movls	ip, r1
   17374:	bls	173a8 <fputs@plt+0x6234>
   17378:	add	r5, r1, #8
   1737c:	and	lr, r3, #127	; 0x7f
   17380:	mov	ip, r1
   17384:	ldrb	r3, [ip, #1]!
   17388:	and	r4, r3, #127	; 0x7f
   1738c:	orr	lr, r4, lr, lsl #7
   17390:	lsr	r3, r3, #7
   17394:	cmp	r5, ip
   17398:	movls	r3, #0
   1739c:	andhi	r3, r3, #1
   173a0:	cmp	r3, #0
   173a4:	bne	17384 <fputs@plt+0x6210>
   173a8:	add	r3, ip, #1
   173ac:	ldrb	r6, [ip, #1]
   173b0:	uxtb	r4, r6
   173b4:	mov	r5, #0
   173b8:	cmp	r5, #0
   173bc:	cmpeq	r4, #127	; 0x7f
   173c0:	bls	17420 <fputs@plt+0x62ac>
   173c4:	and	r4, r6, #127	; 0x7f
   173c8:	uxtb	r4, r4
   173cc:	mov	r5, #0
   173d0:	add	sl, ip, #8
   173d4:	b	173dc <fputs@plt+0x6268>
   173d8:	mov	r3, r8
   173dc:	add	r8, r3, #1
   173e0:	ldrb	r7, [r3, #1]
   173e4:	lsl	r6, r5, #7
   173e8:	orr	r6, r6, r4, lsr #25
   173ec:	and	r9, r7, #127	; 0x7f
   173f0:	orr	r4, r9, r4, lsl #7
   173f4:	mov	r5, r6
   173f8:	tst	r7, #128	; 0x80
   173fc:	beq	17474 <fputs@plt+0x6300>
   17400:	cmp	r8, sl
   17404:	bne	173d8 <fputs@plt+0x6264>
   17408:	add	r3, r3, #2
   1740c:	lsl	r8, r6, #8
   17410:	orr	r8, r8, r4, lsr #24
   17414:	ldrb	r6, [ip, #9]
   17418:	orr	r4, r6, r4, lsl #8
   1741c:	mov	r5, r8
   17420:	add	r3, r3, #1
   17424:	strd	r4, [r2]
   17428:	str	lr, [r2, #12]
   1742c:	str	r3, [r2, #8]
   17430:	ldrh	ip, [r0, #10]
   17434:	cmp	ip, lr
   17438:	bcc	1747c <fputs@plt+0x6308>
   1743c:	uxth	lr, lr
   17440:	sub	r3, r3, r1
   17444:	add	r3, lr, r3
   17448:	uxth	r3, r3
   1744c:	cmp	r3, #3
   17450:	movls	r3, #4
   17454:	strh	r3, [r2, #18]
   17458:	strh	lr, [r2, #16]
   1745c:	ldrd	r4, [sp]
   17460:	ldrd	r6, [sp, #8]
   17464:	ldrd	r8, [sp, #16]
   17468:	ldr	sl, [sp, #24]
   1746c:	add	sp, sp, #28
   17470:	pop	{pc}		; (ldr pc, [sp], #4)
   17474:	mov	r3, r8
   17478:	b	17420 <fputs@plt+0x62ac>
   1747c:	bl	172b8 <fputs@plt+0x6144>
   17480:	b	1745c <fputs@plt+0x62e8>
   17484:	strd	r4, [sp, #-16]!
   17488:	str	r6, [sp, #8]
   1748c:	str	lr, [sp, #12]
   17490:	ldrb	r3, [r0, #6]
   17494:	add	ip, r1, r3
   17498:	ldrb	r3, [r1, r3]
   1749c:	mov	lr, r3
   174a0:	cmp	r3, #127	; 0x7f
   174a4:	bls	174d4 <fputs@plt+0x6360>
   174a8:	add	r5, ip, #8
   174ac:	and	lr, r3, #127	; 0x7f
   174b0:	ldrb	r3, [ip, #1]!
   174b4:	and	r4, r3, #127	; 0x7f
   174b8:	orr	lr, r4, lr, lsl #7
   174bc:	lsr	r3, r3, #7
   174c0:	cmp	r5, ip
   174c4:	movls	r3, #0
   174c8:	andhi	r3, r3, #1
   174cc:	cmp	r3, #0
   174d0:	bne	174b0 <fputs@plt+0x633c>
   174d4:	add	ip, ip, #1
   174d8:	str	lr, [r2]
   174dc:	mov	r3, #0
   174e0:	str	r3, [r2, #4]
   174e4:	str	lr, [r2, #12]
   174e8:	str	ip, [r2, #8]
   174ec:	ldrh	r3, [r0, #10]
   174f0:	cmp	r3, lr
   174f4:	bcc	1752c <fputs@plt+0x63b8>
   174f8:	uxth	lr, lr
   174fc:	sub	ip, ip, r1
   17500:	add	ip, lr, ip
   17504:	uxth	ip, ip
   17508:	cmp	ip, #3
   1750c:	strhhi	ip, [r2, #18]
   17510:	movls	r3, #4
   17514:	strhls	r3, [r2, #18]
   17518:	strh	lr, [r2, #16]
   1751c:	ldrd	r4, [sp]
   17520:	ldr	r6, [sp, #8]
   17524:	add	sp, sp, #12
   17528:	pop	{pc}		; (ldr pc, [sp], #4)
   1752c:	bl	172b8 <fputs@plt+0x6144>
   17530:	b	1751c <fputs@plt+0x63a8>
   17534:	str	r4, [sp, #-8]!
   17538:	str	lr, [sp, #4]
   1753c:	ldrb	r3, [r0, #6]
   17540:	add	r2, r1, r3
   17544:	ldrb	r3, [r1, r3]
   17548:	mov	ip, r3
   1754c:	cmp	r3, #127	; 0x7f
   17550:	bls	17580 <fputs@plt+0x640c>
   17554:	add	r4, r2, #8
   17558:	and	ip, r3, #127	; 0x7f
   1755c:	ldrb	r3, [r2, #1]!
   17560:	and	lr, r3, #127	; 0x7f
   17564:	orr	ip, lr, ip, lsl #7
   17568:	lsr	r3, r3, #7
   1756c:	cmp	r4, r2
   17570:	movls	r3, #0
   17574:	andhi	r3, r3, #1
   17578:	cmp	r3, #0
   1757c:	bne	1755c <fputs@plt+0x63e8>
   17580:	add	r3, r2, #1
   17584:	ldrb	lr, [r0, #2]
   17588:	cmp	lr, #0
   1758c:	beq	175ac <fputs@plt+0x6438>
   17590:	add	r2, r2, #10
   17594:	ldrb	r4, [r3], #1
   17598:	cmp	r2, r3
   1759c:	movls	lr, #0
   175a0:	movhi	lr, #1
   175a4:	ands	lr, lr, r4, lsr #7
   175a8:	bne	17594 <fputs@plt+0x6420>
   175ac:	ldrh	r2, [r0, #10]
   175b0:	cmp	r2, ip
   175b4:	bcc	175d8 <fputs@plt+0x6464>
   175b8:	sub	r0, r3, r1
   175bc:	add	r0, r0, ip
   175c0:	cmp	r0, #4
   175c4:	movcc	r0, #4
   175c8:	uxth	r0, r0
   175cc:	ldr	r4, [sp]
   175d0:	add	sp, sp, #4
   175d4:	pop	{pc}		; (ldr pc, [sp], #4)
   175d8:	ldrh	r4, [r0, #12]
   175dc:	sub	ip, ip, r4
   175e0:	ldr	r0, [r0, #52]	; 0x34
   175e4:	ldr	lr, [r0, #36]	; 0x24
   175e8:	sub	lr, lr, #4
   175ec:	udiv	r0, ip, lr
   175f0:	mls	ip, lr, r0, ip
   175f4:	add	ip, r4, ip
   175f8:	cmp	r2, ip
   175fc:	movcc	ip, r4
   17600:	sub	r0, r3, r1
   17604:	uxth	r0, r0
   17608:	add	r0, r0, #4
   1760c:	add	r0, r0, ip
   17610:	b	175c8 <fputs@plt+0x6454>
   17614:	add	r0, r1, #4
   17618:	add	ip, r1, #13
   1761c:	ldrb	r2, [r0], #1
   17620:	cmp	ip, r0
   17624:	movls	r3, #0
   17628:	movhi	r3, #1
   1762c:	ands	r3, r3, r2, lsr #7
   17630:	bne	1761c <fputs@plt+0x64a8>
   17634:	sub	r0, r0, r1
   17638:	uxth	r0, r0
   1763c:	bx	lr
   17640:	ldr	r3, [r0, #8]
   17644:	ldr	ip, [r3, #84]	; 0x54
   17648:	cmp	ip, r1
   1764c:	beq	17674 <fputs@plt+0x6500>
   17650:	ldr	ip, [r0, #4]
   17654:	str	ip, [r3, #56]	; 0x38
   17658:	str	r0, [r3, #72]	; 0x48
   1765c:	str	r2, [r3, #52]	; 0x34
   17660:	str	r1, [r3, #84]	; 0x54
   17664:	cmp	r1, #1
   17668:	moveq	r2, #100	; 0x64
   1766c:	movne	r2, #0
   17670:	strb	r2, [r3, #5]
   17674:	mov	r0, r3
   17678:	bx	lr
   1767c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   17680:	strd	r6, [sp, #8]
   17684:	str	r8, [sp, #16]
   17688:	str	lr, [sp, #20]
   1768c:	mov	r6, r0
   17690:	mov	r7, r1
   17694:	mov	r8, r2
   17698:	ldr	r5, [r0, #36]	; 0x24
   1769c:	movw	r4, #52429	; 0xcccd
   176a0:	movt	r4, #52428	; 0xcccc
   176a4:	umull	r3, r5, r4, r5
   176a8:	lsr	r4, r5, #2
   176ac:	sub	r5, r2, r1
   176b0:	bl	1725c <fputs@plt+0x60e8>
   176b4:	sub	r8, r7, r8
   176b8:	add	r5, r4, r5
   176bc:	add	r5, r5, r0
   176c0:	udiv	r5, r5, r4
   176c4:	sub	r8, r8, r5
   176c8:	movw	r3, #4408	; 0x1138
   176cc:	movt	r3, #10
   176d0:	ldr	r5, [r3, #608]	; 0x260
   176d4:	ldr	r3, [r6, #32]
   176d8:	udiv	r5, r5, r3
   176dc:	add	r5, r5, #1
   176e0:	cmp	r5, r8
   176e4:	movls	r3, #0
   176e8:	movhi	r3, #1
   176ec:	cmp	r5, r7
   176f0:	movcs	r3, #0
   176f4:	cmp	r3, #0
   176f8:	subne	r8, r8, #1
   176fc:	mov	r1, r8
   17700:	mov	r0, r6
   17704:	bl	1725c <fputs@plt+0x60e8>
   17708:	cmp	r0, r8
   1770c:	cmpne	r5, r8
   17710:	bne	1771c <fputs@plt+0x65a8>
   17714:	sub	r8, r8, #1
   17718:	b	176fc <fputs@plt+0x6588>
   1771c:	mov	r0, r8
   17720:	ldrd	r4, [sp]
   17724:	ldrd	r6, [sp, #8]
   17728:	ldr	r8, [sp, #16]
   1772c:	add	sp, sp, #20
   17730:	pop	{pc}		; (ldr pc, [sp], #4)
   17734:	strd	r4, [sp, #-16]!
   17738:	str	r6, [sp, #8]
   1773c:	str	lr, [sp, #12]
   17740:	mov	r4, r0
   17744:	ldr	r0, [r0, #4]
   17748:	lsl	r5, r1, #1
   1774c:	ldr	r6, [r4, #12]
   17750:	ldr	r2, [r4, #8]
   17754:	ldr	r3, [r0, #76]	; 0x4c
   17758:	ldr	r1, [r2, r1, lsl #2]
   1775c:	blx	r3
   17760:	strh	r0, [r6, r5]
   17764:	ldr	r3, [r4, #12]
   17768:	ldrh	r0, [r3, r5]
   1776c:	ldrd	r4, [sp]
   17770:	ldr	r6, [sp, #8]
   17774:	add	sp, sp, #12
   17778:	pop	{pc}		; (ldr pc, [sp], #4)
   1777c:	mov	r3, r0
   17780:	ldr	r0, [r0, #12]
   17784:	lsl	r2, r1, #1
   17788:	ldrh	r0, [r0, r2]
   1778c:	cmp	r0, #0
   17790:	bxne	lr
   17794:	str	r4, [sp, #-8]!
   17798:	str	lr, [sp, #4]
   1779c:	mov	r0, r3
   177a0:	bl	17734 <fputs@plt+0x65c0>
   177a4:	ldr	r4, [sp]
   177a8:	add	sp, sp, #4
   177ac:	pop	{pc}		; (ldr pc, [sp], #4)
   177b0:	str	r4, [sp, #-8]!
   177b4:	str	lr, [sp, #4]
   177b8:	ldr	r2, [r0]
   177bc:	add	r2, r2, #1
   177c0:	str	r2, [r0]
   177c4:	add	lr, r0, r2, lsl #2
   177c8:	str	r1, [r0, r2, lsl #2]
   177cc:	cmp	r2, #1
   177d0:	bls	17818 <fputs@plt+0x66a4>
   177d4:	lsr	r3, r2, #1
   177d8:	add	r4, r0, r3, lsl #2
   177dc:	ldr	ip, [r0, r3, lsl #2]
   177e0:	cmp	r1, ip
   177e4:	bcs	17818 <fputs@plt+0x66a4>
   177e8:	str	r1, [r4]
   177ec:	str	ip, [lr]
   177f0:	lsr	r2, r3, #1
   177f4:	cmp	r3, #1
   177f8:	bls	17818 <fputs@plt+0x66a4>
   177fc:	add	r4, r0, r2, lsl #2
   17800:	ldr	ip, [r0, r2, lsl #2]
   17804:	add	lr, r0, r3, lsl #2
   17808:	ldr	r1, [r0, r3, lsl #2]
   1780c:	mov	r3, r2
   17810:	cmp	ip, r1
   17814:	bhi	177e8 <fputs@plt+0x6674>
   17818:	ldr	r4, [sp]
   1781c:	add	sp, sp, #4
   17820:	pop	{pc}		; (ldr pc, [sp], #4)
   17824:	ldrh	r3, [r0, #8]
   17828:	tst	r3, #4
   1782c:	bne	17858 <fputs@plt+0x66e4>
   17830:	push	{lr}		; (str lr, [sp, #-4]!)
   17834:	sub	sp, sp, #12
   17838:	tst	r3, #8
   1783c:	bne	17860 <fputs@plt+0x66ec>
   17840:	tst	r3, #18
   17844:	moveq	r0, #0
   17848:	moveq	r1, #0
   1784c:	bne	17890 <fputs@plt+0x671c>
   17850:	add	sp, sp, #12
   17854:	pop	{pc}		; (ldr pc, [sp], #4)
   17858:	ldrd	r0, [r0]
   1785c:	bx	lr
   17860:	vldr	d7, [r0]
   17864:	vldr	d6, [pc, #100]	; 178d0 <fputs@plt+0x675c>
   17868:	vcmpe.f64	d7, d6
   1786c:	vmrs	APSR_nzcv, fpscr
   17870:	bls	178b8 <fputs@plt+0x6744>
   17874:	vldr	d6, [pc, #92]	; 178d8 <fputs@plt+0x6764>
   17878:	vcmpe.f64	d7, d6
   1787c:	vmrs	APSR_nzcv, fpscr
   17880:	bge	178c4 <fputs@plt+0x6750>
   17884:	vmov	r0, r1, d7
   17888:	bl	85144 <fputs@plt+0x73fd0>
   1788c:	b	17850 <fputs@plt+0x66dc>
   17890:	mov	r2, #0
   17894:	mov	r3, #0
   17898:	strd	r2, [sp]
   1789c:	ldrb	r3, [r0, #10]
   178a0:	ldr	r2, [r0, #12]
   178a4:	mov	r1, sp
   178a8:	ldr	r0, [r0, #16]
   178ac:	bl	14c54 <fputs@plt+0x3ae0>
   178b0:	ldrd	r0, [sp]
   178b4:	b	17850 <fputs@plt+0x66dc>
   178b8:	mov	r0, #0
   178bc:	mov	r1, #-2147483648	; 0x80000000
   178c0:	b	17850 <fputs@plt+0x66dc>
   178c4:	mvn	r0, #0
   178c8:	mvn	r1, #-2147483648	; 0x80000000
   178cc:	b	17850 <fputs@plt+0x66dc>
   178d0:	andeq	r0, r0, r0
   178d4:	mvngt	r0, #0
   178d8:	andeq	r0, r0, r0
   178dc:	mvnmi	r0, #0
   178e0:	ldrh	r3, [r0, #8]
   178e4:	tst	r3, #8
   178e8:	bne	17910 <fputs@plt+0x679c>
   178ec:	push	{lr}		; (str lr, [sp, #-4]!)
   178f0:	sub	sp, sp, #12
   178f4:	tst	r3, #4
   178f8:	bne	17918 <fputs@plt+0x67a4>
   178fc:	tst	r3, #18
   17900:	bne	17928 <fputs@plt+0x67b4>
   17904:	vldr	d0, [pc, #68]	; 17950 <fputs@plt+0x67dc>
   17908:	add	sp, sp, #12
   1790c:	pop	{pc}		; (ldr pc, [sp], #4)
   17910:	vldr	d0, [r0]
   17914:	bx	lr
   17918:	ldrd	r0, [r0]
   1791c:	bl	84fc4 <fputs@plt+0x73e50>
   17920:	vmov	d0, r0, r1
   17924:	b	17908 <fputs@plt+0x6794>
   17928:	mov	r2, #0
   1792c:	mov	r3, #0
   17930:	strd	r2, [sp]
   17934:	ldrb	r3, [r0, #10]
   17938:	ldr	r2, [r0, #12]
   1793c:	mov	r1, sp
   17940:	ldr	r0, [r0, #16]
   17944:	bl	142c4 <fputs@plt+0x3150>
   17948:	vldr	d0, [sp]
   1794c:	b	17908 <fputs@plt+0x6794>
	...
   17958:	str	r4, [sp, #-8]!
   1795c:	str	lr, [sp, #4]
   17960:	mov	r4, r0
   17964:	bl	17824 <fputs@plt+0x66b0>
   17968:	strd	r0, [r4]
   1796c:	ldrh	r3, [r4, #8]
   17970:	and	r3, r3, #15872	; 0x3e00
   17974:	orr	r3, r3, #4
   17978:	strh	r3, [r4, #8]
   1797c:	mov	r0, #0
   17980:	ldr	r4, [sp]
   17984:	add	sp, sp, #4
   17988:	pop	{pc}		; (ldr pc, [sp], #4)
   1798c:	ldrh	r3, [r0, #8]
   17990:	tst	r3, #18
   17994:	bne	179a0 <fputs@plt+0x682c>
   17998:	mov	r0, #0
   1799c:	bx	lr
   179a0:	ldr	r2, [r0, #12]
   179a4:	tst	r3, #16384	; 0x4000
   179a8:	ldrne	r3, [r0]
   179ac:	addne	r2, r2, r3
   179b0:	ldr	r3, [r0, #32]
   179b4:	ldr	r0, [r3, #92]	; 0x5c
   179b8:	cmp	r0, r2
   179bc:	movge	r0, #0
   179c0:	movlt	r0, #1
   179c4:	bx	lr
   179c8:	ldr	r2, [r0, #24]
   179cc:	ldr	r3, [r2, #120]	; 0x78
   179d0:	cmp	r3, #0
   179d4:	beq	179e4 <fputs@plt+0x6870>
   179d8:	ldr	ip, [r0, #32]
   179dc:	mvn	r1, r1
   179e0:	str	ip, [r3, r1, lsl #2]
   179e4:	ldr	r3, [r0, #32]
   179e8:	sub	r3, r3, #1
   179ec:	str	r3, [r2, #96]	; 0x60
   179f0:	bx	lr
   179f4:	ldr	r3, [r0]
   179f8:	ldrb	r3, [r3, #69]	; 0x45
   179fc:	cmp	r3, #0
   17a00:	bne	17a18 <fputs@plt+0x68a4>
   17a04:	ldr	r3, [r0, #32]
   17a08:	ldr	r2, [r0, #4]
   17a0c:	add	r3, r3, r3, lsl #2
   17a10:	add	r3, r2, r3, lsl #2
   17a14:	strb	r1, [r3, #-17]	; 0xffffffef
   17a18:	bx	lr
   17a1c:	cmp	r1, #0
   17a20:	ldrlt	r1, [r0, #32]
   17a24:	sublt	r1, r1, #1
   17a28:	ldr	r3, [r0]
   17a2c:	ldrb	r3, [r3, #69]	; 0x45
   17a30:	cmp	r3, #0
   17a34:	addeq	r1, r1, r1, lsl #2
   17a38:	ldreq	r0, [r0, #4]
   17a3c:	addeq	r0, r0, r1, lsl #2
   17a40:	ldrne	r0, [pc]	; 17a48 <fputs@plt+0x68d4>
   17a44:	bx	lr
   17a48:	andeq	r5, sl, r8, asr r8
   17a4c:	str	r4, [sp, #-8]!
   17a50:	str	lr, [sp, #4]
   17a54:	ldr	ip, [r0, #24]
   17a58:	ldr	r2, [r0, #32]
   17a5c:	sub	r2, r2, #1
   17a60:	str	r2, [ip, #96]	; 0x60
   17a64:	ldr	r4, [r0, #32]
   17a68:	bl	17a1c <fputs@plt+0x68a8>
   17a6c:	str	r4, [r0, #8]
   17a70:	ldr	r4, [sp]
   17a74:	add	sp, sp, #4
   17a78:	pop	{pc}		; (ldr pc, [sp], #4)
   17a7c:	mov	r3, #1
   17a80:	lsl	r3, r3, r1
   17a84:	ldr	r2, [r0, #96]	; 0x60
   17a88:	orr	r2, r2, r3
   17a8c:	str	r2, [r0, #96]	; 0x60
   17a90:	cmp	r1, #1
   17a94:	beq	17ac0 <fputs@plt+0x694c>
   17a98:	ldr	r2, [r0]
   17a9c:	ldr	r2, [r2, #16]
   17aa0:	add	r1, r2, r1, lsl #4
   17aa4:	ldr	r2, [r1, #4]
   17aa8:	ldrb	r2, [r2, #9]
   17aac:	cmp	r2, #0
   17ab0:	beq	17ac0 <fputs@plt+0x694c>
   17ab4:	ldr	r2, [r0, #100]	; 0x64
   17ab8:	orr	r3, r2, r3
   17abc:	str	r3, [r0, #100]	; 0x64
   17ac0:	bx	lr
   17ac4:	cmp	r1, #0
   17ac8:	beq	17ad4 <fputs@plt+0x6960>
   17acc:	mov	r0, r1
   17ad0:	bx	lr
   17ad4:	add	r2, r2, #7
   17ad8:	bic	r2, r2, #7
   17adc:	ldr	r3, [r0, #4]
   17ae0:	cmp	r3, r2
   17ae4:	blt	17afc <fputs@plt+0x6988>
   17ae8:	sub	r2, r3, r2
   17aec:	str	r2, [r0, #4]
   17af0:	ldr	r1, [r0]
   17af4:	add	r1, r1, r2
   17af8:	b	17acc <fputs@plt+0x6958>
   17afc:	ldr	r3, [r0, #8]
   17b00:	add	r2, r3, r2
   17b04:	str	r2, [r0, #8]
   17b08:	b	17acc <fputs@plt+0x6958>
   17b0c:	cmp	r0, #127	; 0x7f
   17b10:	bls	17b20 <fputs@plt+0x69ac>
   17b14:	sub	r0, r0, #12
   17b18:	lsr	r0, r0, #1
   17b1c:	bx	lr
   17b20:	movw	r3, #32968	; 0x80c8
   17b24:	movt	r3, #8
   17b28:	add	r0, r3, r0
   17b2c:	ldrb	r0, [r0, #852]	; 0x354
   17b30:	bx	lr
   17b34:	strd	r4, [sp, #-16]!
   17b38:	str	r6, [sp, #8]
   17b3c:	str	lr, [sp, #12]
   17b40:	mov	r4, r0
   17b44:	mov	r5, r3
   17b48:	rsb	r0, r1, #0
   17b4c:	and	r0, r0, #7
   17b50:	ldrh	r3, [r4, #6]
   17b54:	add	r3, r3, #1
   17b58:	add	r3, r3, r3, lsl #2
   17b5c:	lsl	r3, r3, #3
   17b60:	add	r3, r3, #16
   17b64:	add	r2, r0, r2
   17b68:	cmp	r2, r3
   17b6c:	addge	r0, r1, r0
   17b70:	movge	r3, #0
   17b74:	strge	r3, [r5]
   17b78:	blt	17ba4 <fputs@plt+0x6a30>
   17b7c:	add	r3, r0, #16
   17b80:	str	r3, [r0, #4]
   17b84:	str	r4, [r0]
   17b88:	ldrh	r3, [r4, #6]
   17b8c:	add	r3, r3, #1
   17b90:	strh	r3, [r0, #8]
   17b94:	ldrd	r4, [sp]
   17b98:	ldr	r6, [sp, #8]
   17b9c:	add	sp, sp, #12
   17ba0:	pop	{pc}		; (ldr pc, [sp], #4)
   17ba4:	mov	r2, r3
   17ba8:	asr	r3, r3, #31
   17bac:	ldr	r0, [r4, #12]
   17bb0:	bl	13f58 <fputs@plt+0x2de4>
   17bb4:	str	r0, [r5]
   17bb8:	cmp	r0, #0
   17bbc:	bne	17b7c <fputs@plt+0x6a08>
   17bc0:	b	17b94 <fputs@plt+0x6a20>
   17bc4:	vldr	d7, [pc, #204]	; 17c98 <fputs@plt+0x6b24>
   17bc8:	vcmpe.f64	d0, d7
   17bcc:	vmrs	APSR_nzcv, fpscr
   17bd0:	bmi	17c84 <fputs@plt+0x6b10>
   17bd4:	vldr	d7, [pc, #196]	; 17ca0 <fputs@plt+0x6b2c>
   17bd8:	vcmpe.f64	d0, d7
   17bdc:	vmrs	APSR_nzcv, fpscr
   17be0:	bgt	17c8c <fputs@plt+0x6b18>
   17be4:	strd	r4, [sp, #-16]!
   17be8:	str	r6, [sp, #8]
   17bec:	str	lr, [sp, #12]
   17bf0:	vpush	{d8}
   17bf4:	vmov.f64	d8, d0
   17bf8:	mov	r4, r0
   17bfc:	mov	r5, r1
   17c00:	vmov	r0, r1, d0
   17c04:	bl	85144 <fputs@plt+0x73fd0>
   17c08:	cmp	r4, r0
   17c0c:	sbcs	r3, r5, r1
   17c10:	mvnlt	r0, #0
   17c14:	blt	17c70 <fputs@plt+0x6afc>
   17c18:	cmp	r0, r4
   17c1c:	sbcs	r3, r1, r5
   17c20:	bge	17c48 <fputs@plt+0x6ad4>
   17c24:	cmp	r1, #-2147483648	; 0x80000000
   17c28:	cmpeq	r0, #0
   17c2c:	movne	r0, #1
   17c30:	bne	17c70 <fputs@plt+0x6afc>
   17c34:	vcmpe.f64	d8, #0.0
   17c38:	vmrs	APSR_nzcv, fpscr
   17c3c:	mvngt	r0, #0
   17c40:	movle	r0, #1
   17c44:	b	17c70 <fputs@plt+0x6afc>
   17c48:	mov	r0, r4
   17c4c:	mov	r1, r5
   17c50:	bl	84fc4 <fputs@plt+0x73e50>
   17c54:	vmov	d7, r0, r1
   17c58:	vcmpe.f64	d8, d7
   17c5c:	vmrs	APSR_nzcv, fpscr
   17c60:	mvngt	r0, #0
   17c64:	bgt	17c70 <fputs@plt+0x6afc>
   17c68:	movmi	r0, #1
   17c6c:	movpl	r0, #0
   17c70:	vpop	{d8}
   17c74:	ldrd	r4, [sp]
   17c78:	ldr	r6, [sp, #8]
   17c7c:	add	sp, sp, #12
   17c80:	pop	{pc}		; (ldr pc, [sp], #4)
   17c84:	mov	r0, #1
   17c88:	bx	lr
   17c8c:	mvn	r0, #0
   17c90:	bx	lr
   17c94:	nop	{0}
   17c98:	andeq	r0, r0, r0
   17c9c:	mvngt	r0, #0
   17ca0:	andeq	r0, r0, r0
   17ca4:	mvnmi	r0, #0
   17ca8:	ldr	r3, [r0, #4]
   17cac:	cmp	r3, #0
   17cb0:	beq	17ccc <fputs@plt+0x6b58>
   17cb4:	ldrb	r2, [r3, #87]	; 0x57
   17cb8:	orr	r2, r2, #1
   17cbc:	strb	r2, [r3, #87]	; 0x57
   17cc0:	ldr	r3, [r3, #52]	; 0x34
   17cc4:	cmp	r3, #0
   17cc8:	bne	17cb4 <fputs@plt+0x6b40>
   17ccc:	bx	lr
   17cd0:	strd	r4, [sp, #-20]!	; 0xffffffec
   17cd4:	strd	r6, [sp, #8]
   17cd8:	str	lr, [sp, #16]
   17cdc:	sub	sp, sp, #12
   17ce0:	mov	r5, r0
   17ce4:	mov	r4, r1
   17ce8:	mov	r1, sp
   17cec:	ldr	r0, [r0]
   17cf0:	bl	13b00 <fputs@plt+0x298c>
   17cf4:	ldr	r0, [sp]
   17cf8:	ldr	r2, [r4, #128]	; 0x80
   17cfc:	ldr	r3, [r4, #132]	; 0x84
   17d00:	subs	r0, r0, r2
   17d04:	ldr	r6, [sp, #4]
   17d08:	sbc	r6, r6, r3
   17d0c:	lsl	r3, r6, #5
   17d10:	lsl	r1, r0, #5
   17d14:	orr	r2, r3, r0, lsr #27
   17d18:	subs	r1, r1, r0
   17d1c:	sbc	r2, r2, r6
   17d20:	lsl	r3, r2, #9
   17d24:	orr	r3, r3, r1, lsr #23
   17d28:	lsl	ip, r1, #9
   17d2c:	adds	r1, ip, r0
   17d30:	adc	ip, r3, r6
   17d34:	lsl	r2, ip, #6
   17d38:	orr	r2, r2, r1, lsr #26
   17d3c:	lsl	lr, r1, #6
   17d40:	subs	r1, lr, r1
   17d44:	sbc	r3, r2, ip
   17d48:	ldr	r7, [r5, #188]	; 0xbc
   17d4c:	adds	r2, r1, r0
   17d50:	adc	r3, r3, r6
   17d54:	ldr	r1, [r4, #168]	; 0xa8
   17d58:	ldr	r0, [r5, #192]	; 0xc0
   17d5c:	blx	r7
   17d60:	mov	r2, #0
   17d64:	mov	r3, #0
   17d68:	strd	r2, [r4, #128]	; 0x80
   17d6c:	add	sp, sp, #12
   17d70:	ldrd	r4, [sp]
   17d74:	ldrd	r6, [sp, #8]
   17d78:	add	sp, sp, #16
   17d7c:	pop	{pc}		; (ldr pc, [sp], #4)
   17d80:	strd	r4, [sp, #-16]!
   17d84:	str	r6, [sp, #8]
   17d88:	str	lr, [sp, #12]
   17d8c:	mov	r5, r1
   17d90:	ldr	r4, [r0, #12]
   17d94:	ldrd	r2, [r4, #136]	; 0x88
   17d98:	orrs	r3, r2, r3
   17d9c:	beq	17dd0 <fputs@plt+0x6c5c>
   17da0:	ldrd	r2, [r4, #136]	; 0x88
   17da4:	strd	r2, [r5]
   17da8:	cmp	r2, #1
   17dac:	sbcs	r3, r3, #0
   17db0:	movge	r3, #1
   17db4:	strbge	r3, [r5, #42]	; 0x2a
   17db8:	movge	r0, #0
   17dbc:	movlt	r0, #1
   17dc0:	ldrd	r4, [sp]
   17dc4:	ldr	r6, [sp, #8]
   17dc8:	add	sp, sp, #12
   17dcc:	pop	{pc}		; (ldr pc, [sp], #4)
   17dd0:	ldr	r3, [r0]
   17dd4:	ldr	r3, [r3, #32]
   17dd8:	add	r1, r4, #136	; 0x88
   17ddc:	ldr	r0, [r3]
   17de0:	bl	13b00 <fputs@plt+0x298c>
   17de4:	cmp	r0, #0
   17de8:	beq	17da0 <fputs@plt+0x6c2c>
   17dec:	mov	r2, #0
   17df0:	mov	r3, #0
   17df4:	strd	r2, [r4, #136]	; 0x88
   17df8:	strd	r2, [r5]
   17dfc:	mov	r0, #1
   17e00:	b	17dc0 <fputs@plt+0x6c4c>
   17e04:	str	r4, [sp, #-8]!
   17e08:	str	lr, [sp, #4]
   17e0c:	mov	r4, r0
   17e10:	ldrb	r3, [r0, #10]
   17e14:	ldr	r2, [r0, #12]
   17e18:	mov	r1, r0
   17e1c:	ldr	r0, [r0, #16]
   17e20:	bl	142c4 <fputs@plt+0x3150>
   17e24:	cmp	r0, #0
   17e28:	moveq	r0, #0
   17e2c:	bne	17e3c <fputs@plt+0x6cc8>
   17e30:	ldr	r4, [sp]
   17e34:	add	sp, sp, #4
   17e38:	pop	{pc}		; (ldr pc, [sp], #4)
   17e3c:	ldrb	r3, [r4, #10]
   17e40:	ldr	r2, [r4, #12]
   17e44:	mov	r1, r4
   17e48:	ldr	r0, [r4, #16]
   17e4c:	bl	14c54 <fputs@plt+0x3ae0>
   17e50:	cmp	r0, #0
   17e54:	movne	r0, #8
   17e58:	moveq	r0, #4
   17e5c:	b	17e30 <fputs@plt+0x6cbc>
   17e60:	mov	r2, r0
   17e64:	ldrh	r3, [r0, #8]
   17e68:	ands	r0, r3, #12
   17e6c:	bxne	lr
   17e70:	ands	r0, r3, #18
   17e74:	bxeq	lr
   17e78:	str	r4, [sp, #-8]!
   17e7c:	str	lr, [sp, #4]
   17e80:	mov	r0, r2
   17e84:	bl	17e04 <fputs@plt+0x6c90>
   17e88:	ldr	r4, [sp]
   17e8c:	add	sp, sp, #4
   17e90:	pop	{pc}		; (ldr pc, [sp], #4)
   17e94:	strd	r4, [sp, #-36]!	; 0xffffffdc
   17e98:	strd	r6, [sp, #8]
   17e9c:	strd	r8, [sp, #16]
   17ea0:	strd	sl, [sp, #24]
   17ea4:	str	lr, [sp, #32]
   17ea8:	sub	sp, sp, #12
   17eac:	mov	r6, r0
   17eb0:	mov	r4, r1
   17eb4:	mov	r5, r2
   17eb8:	mov	r0, #201	; 0xc9
   17ebc:	bl	140dc <fputs@plt+0x2f68>
   17ec0:	subs	r7, r0, #0
   17ec4:	movwne	r0, #266	; 0x10a
   17ec8:	bne	17fec <fputs@plt+0x6e78>
   17ecc:	ldr	r3, [r4, #44]	; 0x2c
   17ed0:	cmp	r3, #0
   17ed4:	beq	17ef4 <fputs@plt+0x6d80>
   17ed8:	str	r3, [sp]
   17edc:	mov	r2, #0
   17ee0:	mov	r3, #0
   17ee4:	ldr	r0, [r4, #24]
   17ee8:	bl	13a50 <fputs@plt+0x28dc>
   17eec:	mov	r3, #0
   17ef0:	str	r3, [r4, #44]	; 0x2c
   17ef4:	ldrd	r2, [sp, #48]	; 0x30
   17ef8:	strd	r2, [r4]
   17efc:	ldrd	r2, [r5, #8]
   17f00:	strd	r2, [r4, #8]
   17f04:	ldr	r0, [r5]
   17f08:	str	r0, [r4, #24]
   17f0c:	ldrd	r8, [r5, #8]
   17f10:	ldr	r3, [r6, #8]
   17f14:	ldr	r3, [r3, #24]
   17f18:	ldr	r2, [r3, #140]	; 0x8c
   17f1c:	asr	r3, r2, #31
   17f20:	cmp	r2, r8
   17f24:	sbcs	r3, r3, r9
   17f28:	blt	17f3c <fputs@plt+0x6dc8>
   17f2c:	ldr	r3, [r0]
   17f30:	ldr	r2, [r3]
   17f34:	cmp	r2, #2
   17f38:	bgt	17fc8 <fputs@plt+0x6e54>
   17f3c:	ldr	r3, [r4, #44]	; 0x2c
   17f40:	cmp	r3, #0
   17f44:	movne	r0, r7
   17f48:	bne	17fec <fputs@plt+0x6e78>
   17f4c:	ldr	r3, [r6, #8]
   17f50:	ldr	r5, [r3, #12]
   17f54:	mov	r2, r5
   17f58:	asr	r3, r5, #31
   17f5c:	ldrd	r0, [r4]
   17f60:	bl	85024 <fputs@plt+0x73eb0>
   17f64:	mov	r6, r2
   17f68:	ldr	r3, [r4, #36]	; 0x24
   17f6c:	cmp	r3, #0
   17f70:	beq	18008 <fputs@plt+0x6e94>
   17f74:	adds	r3, r6, #0
   17f78:	movne	r3, #1
   17f7c:	cmp	r7, #0
   17f80:	movne	r3, #0
   17f84:	cmp	r3, #0
   17f88:	moveq	r0, r7
   17f8c:	beq	17fec <fputs@plt+0x6e78>
   17f90:	sub	r2, r5, r6
   17f94:	ldrd	r0, [r4]
   17f98:	ldrd	r8, [r4, #8]
   17f9c:	adds	sl, r0, r2
   17fa0:	adc	fp, r1, r2, asr #31
   17fa4:	cmp	r8, sl
   17fa8:	sbcs	r3, r9, fp
   17fac:	sublt	r2, r8, r0
   17fb0:	ldr	r3, [r4, #36]	; 0x24
   17fb4:	strd	r0, [sp]
   17fb8:	add	r1, r3, r6
   17fbc:	ldr	r0, [r4, #24]
   17fc0:	bl	13910 <fputs@plt+0x279c>
   17fc4:	b	17fec <fputs@plt+0x6e78>
   17fc8:	add	r2, r4, #44	; 0x2c
   17fcc:	str	r2, [sp, #4]
   17fd0:	str	r8, [sp]
   17fd4:	ldr	r1, [r3, #68]	; 0x44
   17fd8:	mov	r2, #0
   17fdc:	mov	r3, #0
   17fe0:	blx	r1
   17fe4:	cmp	r0, #0
   17fe8:	beq	17f3c <fputs@plt+0x6dc8>
   17fec:	add	sp, sp, #12
   17ff0:	ldrd	r4, [sp]
   17ff4:	ldrd	r6, [sp, #8]
   17ff8:	ldrd	r8, [sp, #16]
   17ffc:	ldrd	sl, [sp, #24]
   18000:	add	sp, sp, #32
   18004:	pop	{pc}		; (ldr pc, [sp], #4)
   18008:	mov	r0, r5
   1800c:	asr	r1, r5, #31
   18010:	bl	13c74 <fputs@plt+0x2b00>
   18014:	str	r0, [r4, #36]	; 0x24
   18018:	cmp	r0, #0
   1801c:	moveq	r7, #7
   18020:	str	r5, [r4, #40]	; 0x28
   18024:	b	17f74 <fputs@plt+0x6e00>
   18028:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1802c:	strd	r6, [sp, #8]
   18030:	strd	r8, [sp, #16]
   18034:	str	sl, [sp, #24]
   18038:	str	lr, [sp, #28]
   1803c:	sub	sp, sp, #16
   18040:	mov	r7, r0
   18044:	mov	r5, r1
   18048:	mov	r4, r2
   1804c:	mov	r9, r3
   18050:	mov	r3, #0
   18054:	str	r3, [sp, #12]
   18058:	str	r3, [sp, #8]
   1805c:	add	r6, sp, #12
   18060:	mov	r8, r3
   18064:	b	18074 <fputs@plt+0x6f00>
   18068:	str	r5, [r6]
   1806c:	add	r6, r5, #4
   18070:	ldr	r5, [r5, #4]
   18074:	cmp	r5, #0
   18078:	cmpne	r4, #0
   1807c:	beq	180c4 <fputs@plt+0x6f50>
   18080:	mov	r2, r5
   18084:	ldr	r3, [r2], #8
   18088:	mov	r1, r4
   1808c:	ldr	r0, [r1], #8
   18090:	str	r0, [sp, #4]
   18094:	str	r1, [sp]
   18098:	ldr	sl, [r7, #32]
   1809c:	add	r1, sp, #8
   180a0:	mov	r0, r7
   180a4:	blx	sl
   180a8:	cmp	r0, #0
   180ac:	ble	18068 <fputs@plt+0x6ef4>
   180b0:	str	r4, [r6]
   180b4:	add	r6, r4, #4
   180b8:	ldr	r4, [r4, #4]
   180bc:	str	r8, [sp, #8]
   180c0:	b	18074 <fputs@plt+0x6f00>
   180c4:	cmp	r5, #0
   180c8:	moveq	r5, r4
   180cc:	str	r5, [r6]
   180d0:	ldr	r3, [sp, #12]
   180d4:	str	r3, [r9]
   180d8:	add	sp, sp, #16
   180dc:	ldrd	r4, [sp]
   180e0:	ldrd	r6, [sp, #8]
   180e4:	ldrd	r8, [sp, #16]
   180e8:	ldr	sl, [sp, #24]
   180ec:	add	sp, sp, #28
   180f0:	pop	{pc}		; (ldr pc, [sp], #4)
   180f4:	mov	r0, #0
   180f8:	bx	lr
   180fc:	ldrd	r2, [r0, #24]
   18100:	strd	r2, [r1]
   18104:	mov	r0, #0
   18108:	bx	lr
   1810c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18110:	strd	r6, [sp, #8]
   18114:	str	r8, [sp, #16]
   18118:	str	lr, [sp, #20]
   1811c:	subs	r6, r1, #0
   18120:	moveq	r0, #0
   18124:	beq	181ac <fputs@plt+0x7038>
   18128:	mov	r5, r0
   1812c:	ldr	r3, [r0, #8]
   18130:	cmp	r3, #0
   18134:	beq	18148 <fputs@plt+0x6fd4>
   18138:	ldr	r3, [r5, #16]
   1813c:	add	r3, r3, #1
   18140:	str	r3, [r5, #16]
   18144:	b	181f8 <fputs@plt+0x7084>
   18148:	ldr	r3, [r0, #12]
   1814c:	cmp	r3, #0
   18150:	moveq	r0, #0
   18154:	bne	18138 <fputs@plt+0x6fc4>
   18158:	b	181ac <fputs@plt+0x7038>
   1815c:	add	r4, r4, #72	; 0x48
   18160:	subs	r7, r7, #1
   18164:	beq	181d4 <fputs@plt+0x7060>
   18168:	ldr	r1, [r4, #20]
   1816c:	mov	r0, r5
   18170:	bl	1810c <fputs@plt+0x6f98>
   18174:	cmp	r0, #0
   18178:	bne	1819c <fputs@plt+0x7028>
   1817c:	ldrb	r3, [r4, #37]	; 0x25
   18180:	tst	r3, #4
   18184:	beq	1815c <fputs@plt+0x6fe8>
   18188:	ldr	r1, [r4, #64]	; 0x40
   1818c:	mov	r0, r5
   18190:	bl	183a0 <fputs@plt+0x722c>
   18194:	cmp	r0, #0
   18198:	beq	1815c <fputs@plt+0x6fe8>
   1819c:	ldr	r3, [r5, #16]
   181a0:	sub	r3, r3, #1
   181a4:	str	r3, [r5, #16]
   181a8:	mov	r0, #2
   181ac:	ldrd	r4, [sp]
   181b0:	ldrd	r6, [sp, #8]
   181b4:	ldr	r8, [sp, #16]
   181b8:	add	sp, sp, #20
   181bc:	pop	{pc}		; (ldr pc, [sp], #4)
   181c0:	ldr	r3, [r5, #16]
   181c4:	sub	r3, r3, #1
   181c8:	str	r3, [r5, #16]
   181cc:	and	r0, r8, #2
   181d0:	b	181ac <fputs@plt+0x7038>
   181d4:	ldr	r3, [r5, #12]
   181d8:	cmp	r3, #0
   181dc:	beq	181ec <fputs@plt+0x7078>
   181e0:	mov	r1, r6
   181e4:	mov	r0, r5
   181e8:	blx	r3
   181ec:	ldr	r6, [r6, #48]	; 0x30
   181f0:	cmp	r6, #0
   181f4:	beq	181c0 <fputs@plt+0x704c>
   181f8:	ldr	r3, [r5, #8]
   181fc:	cmp	r3, #0
   18200:	beq	18218 <fputs@plt+0x70a4>
   18204:	mov	r1, r6
   18208:	mov	r0, r5
   1820c:	blx	r3
   18210:	subs	r8, r0, #0
   18214:	bne	181c0 <fputs@plt+0x704c>
   18218:	ldr	r1, [r6]
   1821c:	mov	r0, r5
   18220:	bl	183a0 <fputs@plt+0x722c>
   18224:	cmp	r0, #0
   18228:	bne	1819c <fputs@plt+0x7028>
   1822c:	ldr	r1, [r6, #32]
   18230:	mov	r0, r5
   18234:	bl	18378 <fputs@plt+0x7204>
   18238:	cmp	r0, #0
   1823c:	bne	1819c <fputs@plt+0x7028>
   18240:	ldr	r1, [r6, #36]	; 0x24
   18244:	mov	r0, r5
   18248:	bl	183a0 <fputs@plt+0x722c>
   1824c:	cmp	r0, #0
   18250:	bne	1819c <fputs@plt+0x7028>
   18254:	ldr	r1, [r6, #40]	; 0x28
   18258:	mov	r0, r5
   1825c:	bl	18378 <fputs@plt+0x7204>
   18260:	cmp	r0, #0
   18264:	bne	1819c <fputs@plt+0x7028>
   18268:	ldr	r1, [r6, #44]	; 0x2c
   1826c:	mov	r0, r5
   18270:	bl	183a0 <fputs@plt+0x722c>
   18274:	cmp	r0, #0
   18278:	bne	1819c <fputs@plt+0x7028>
   1827c:	ldr	r1, [r6, #56]	; 0x38
   18280:	mov	r0, r5
   18284:	bl	18378 <fputs@plt+0x7204>
   18288:	cmp	r0, #0
   1828c:	bne	1819c <fputs@plt+0x7028>
   18290:	ldr	r1, [r6, #60]	; 0x3c
   18294:	mov	r0, r5
   18298:	bl	18378 <fputs@plt+0x7204>
   1829c:	subs	r8, r0, #0
   182a0:	bne	1819c <fputs@plt+0x7028>
   182a4:	ldr	r4, [r6, #28]
   182a8:	cmp	r4, #0
   182ac:	beq	181d4 <fputs@plt+0x7060>
   182b0:	ldr	r7, [r4], #8
   182b4:	cmp	r7, #0
   182b8:	bgt	18168 <fputs@plt+0x6ff4>
   182bc:	b	181d4 <fputs@plt+0x7060>
   182c0:	strd	r4, [sp, #-16]!
   182c4:	str	r6, [sp, #8]
   182c8:	str	lr, [sp, #12]
   182cc:	mov	r5, r0
   182d0:	mov	r6, r1
   182d4:	ldr	r3, [r0, #4]
   182d8:	blx	r3
   182dc:	subs	r4, r0, #0
   182e0:	bne	182f0 <fputs@plt+0x717c>
   182e4:	ldr	r3, [r6, #4]
   182e8:	tst	r3, #16384	; 0x4000
   182ec:	beq	18304 <fputs@plt+0x7190>
   182f0:	and	r0, r4, #2
   182f4:	ldrd	r4, [sp]
   182f8:	ldr	r6, [sp, #8]
   182fc:	add	sp, sp, #12
   18300:	pop	{pc}		; (ldr pc, [sp], #4)
   18304:	ldr	r1, [r6, #12]
   18308:	mov	r0, r5
   1830c:	bl	18378 <fputs@plt+0x7204>
   18310:	cmp	r0, #0
   18314:	movne	r0, #2
   18318:	bne	182f4 <fputs@plt+0x7180>
   1831c:	ldr	r1, [r6, #16]
   18320:	mov	r0, r5
   18324:	bl	18378 <fputs@plt+0x7204>
   18328:	cmp	r0, #0
   1832c:	movne	r0, #2
   18330:	bne	182f4 <fputs@plt+0x7180>
   18334:	ldr	r3, [r6, #4]
   18338:	tst	r3, #2048	; 0x800
   1833c:	beq	1835c <fputs@plt+0x71e8>
   18340:	ldr	r1, [r6, #20]
   18344:	mov	r0, r5
   18348:	bl	1810c <fputs@plt+0x6f98>
   1834c:	cmp	r0, #0
   18350:	beq	182f0 <fputs@plt+0x717c>
   18354:	mov	r0, #2
   18358:	b	182f4 <fputs@plt+0x7180>
   1835c:	ldr	r1, [r6, #20]
   18360:	mov	r0, r5
   18364:	bl	183a0 <fputs@plt+0x722c>
   18368:	cmp	r0, #0
   1836c:	movne	r0, #2
   18370:	beq	182f0 <fputs@plt+0x717c>
   18374:	b	182f4 <fputs@plt+0x7180>
   18378:	cmp	r1, #0
   1837c:	beq	18398 <fputs@plt+0x7224>
   18380:	str	r4, [sp, #-8]!
   18384:	str	lr, [sp, #4]
   18388:	bl	182c0 <fputs@plt+0x714c>
   1838c:	ldr	r4, [sp]
   18390:	add	sp, sp, #4
   18394:	pop	{pc}		; (ldr pc, [sp], #4)
   18398:	mov	r0, #0
   1839c:	bx	lr
   183a0:	strd	r4, [sp, #-16]!
   183a4:	str	r6, [sp, #8]
   183a8:	str	lr, [sp, #12]
   183ac:	cmp	r1, #0
   183b0:	moveq	r4, #0
   183b4:	beq	18400 <fputs@plt+0x728c>
   183b8:	ldr	r4, [r1]
   183bc:	ldr	r5, [r1, #4]
   183c0:	cmp	r4, #0
   183c4:	ble	183f4 <fputs@plt+0x7280>
   183c8:	mov	r6, r0
   183cc:	add	r5, r5, #20
   183d0:	ldr	r1, [r5, #-20]	; 0xffffffec
   183d4:	mov	r0, r6
   183d8:	bl	18378 <fputs@plt+0x7204>
   183dc:	cmp	r0, #0
   183e0:	bne	183fc <fputs@plt+0x7288>
   183e4:	add	r5, r5, #20
   183e8:	subs	r4, r4, #1
   183ec:	bne	183d0 <fputs@plt+0x725c>
   183f0:	b	18400 <fputs@plt+0x728c>
   183f4:	mov	r4, #0
   183f8:	b	18400 <fputs@plt+0x728c>
   183fc:	mov	r4, #2
   18400:	mov	r0, r4
   18404:	ldrd	r4, [sp]
   18408:	ldr	r6, [sp, #8]
   1840c:	add	sp, sp, #12
   18410:	pop	{pc}		; (ldr pc, [sp], #4)
   18414:	ldrb	r3, [r1]
   18418:	cmp	r3, #153	; 0x99
   1841c:	beq	18428 <fputs@plt+0x72b4>
   18420:	mov	r0, #0
   18424:	bx	lr
   18428:	ldr	r2, [r0, #24]
   1842c:	ldrb	r3, [r1, #38]	; 0x26
   18430:	add	r3, r3, r2
   18434:	strb	r3, [r1, #38]	; 0x26
   18438:	b	18420 <fputs@plt+0x72ac>
   1843c:	ldrb	r3, [r2]
   18440:	cmp	r3, #27
   18444:	beq	18450 <fputs@plt+0x72dc>
   18448:	mov	r0, #0
   1844c:	bx	lr
   18450:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18454:	strd	r6, [sp, #8]
   18458:	str	r8, [sp, #16]
   1845c:	str	lr, [sp, #20]
   18460:	ldr	r7, [r2, #8]
   18464:	ldr	r6, [r1]
   18468:	cmp	r6, #0
   1846c:	ble	184c8 <fputs@plt+0x7354>
   18470:	ldr	r5, [r1, #4]
   18474:	mov	r4, #0
   18478:	b	1848c <fputs@plt+0x7318>
   1847c:	add	r4, r4, #1
   18480:	add	r5, r5, #20
   18484:	cmp	r4, r6
   18488:	beq	184b0 <fputs@plt+0x733c>
   1848c:	ldr	r0, [r5, #4]
   18490:	cmp	r0, #0
   18494:	beq	1847c <fputs@plt+0x7308>
   18498:	mov	r1, r7
   1849c:	bl	14234 <fputs@plt+0x30c0>
   184a0:	cmp	r0, #0
   184a4:	bne	1847c <fputs@plt+0x7308>
   184a8:	add	r0, r4, #1
   184ac:	b	184b4 <fputs@plt+0x7340>
   184b0:	mov	r0, #0
   184b4:	ldrd	r4, [sp]
   184b8:	ldrd	r6, [sp, #8]
   184bc:	ldr	r8, [sp, #16]
   184c0:	add	sp, sp, #20
   184c4:	pop	{pc}		; (ldr pc, [sp], #4)
   184c8:	mov	r0, #0
   184cc:	b	184b4 <fputs@plt+0x7340>
   184d0:	cmp	r0, #0
   184d4:	beq	1850c <fputs@plt+0x7398>
   184d8:	ldr	r3, [r0, #4]
   184dc:	tst	r3, #4096	; 0x1000
   184e0:	beq	1850c <fputs@plt+0x7398>
   184e4:	tst	r3, #262144	; 0x40000
   184e8:	ldrne	r3, [r0, #20]
   184ec:	ldrne	r3, [r3, #4]
   184f0:	ldrne	r0, [r3]
   184f4:	ldreq	r0, [r0, #12]
   184f8:	cmp	r0, #0
   184fc:	beq	1850c <fputs@plt+0x7398>
   18500:	ldr	r3, [r0, #4]
   18504:	tst	r3, #4096	; 0x1000
   18508:	bne	184e4 <fputs@plt+0x7370>
   1850c:	bx	lr
   18510:	cmp	r0, #0
   18514:	beq	18528 <fputs@plt+0x73b4>
   18518:	ldr	r3, [r0, #24]
   1851c:	ldr	r2, [r1]
   18520:	cmp	r3, r2
   18524:	strgt	r3, [r1]
   18528:	bx	lr
   1852c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18530:	strd	r6, [sp, #8]
   18534:	str	r8, [sp, #16]
   18538:	str	lr, [sp, #20]
   1853c:	subs	r6, r0, #0
   18540:	beq	18580 <fputs@plt+0x740c>
   18544:	ldr	r3, [r6]
   18548:	cmp	r3, #0
   1854c:	ble	18580 <fputs@plt+0x740c>
   18550:	mov	r7, r1
   18554:	mov	r4, #0
   18558:	mov	r5, r4
   1855c:	ldr	r3, [r6, #4]
   18560:	mov	r1, r7
   18564:	ldr	r0, [r3, r4]
   18568:	bl	18510 <fputs@plt+0x739c>
   1856c:	add	r5, r5, #1
   18570:	add	r4, r4, #20
   18574:	ldr	r3, [r6]
   18578:	cmp	r3, r5
   1857c:	bgt	1855c <fputs@plt+0x73e8>
   18580:	ldrd	r4, [sp]
   18584:	ldrd	r6, [sp, #8]
   18588:	ldr	r8, [sp, #16]
   1858c:	add	sp, sp, #20
   18590:	pop	{pc}		; (ldr pc, [sp], #4)
   18594:	strd	r4, [sp, #-16]!
   18598:	str	r6, [sp, #8]
   1859c:	str	lr, [sp, #12]
   185a0:	subs	r4, r0, #0
   185a4:	beq	18608 <fputs@plt+0x7494>
   185a8:	mov	r5, r1
   185ac:	ldr	r0, [r4, #32]
   185b0:	bl	18510 <fputs@plt+0x739c>
   185b4:	mov	r1, r5
   185b8:	ldr	r0, [r4, #40]	; 0x28
   185bc:	bl	18510 <fputs@plt+0x739c>
   185c0:	mov	r1, r5
   185c4:	ldr	r0, [r4, #56]	; 0x38
   185c8:	bl	18510 <fputs@plt+0x739c>
   185cc:	mov	r1, r5
   185d0:	ldr	r0, [r4, #60]	; 0x3c
   185d4:	bl	18510 <fputs@plt+0x739c>
   185d8:	mov	r1, r5
   185dc:	ldr	r0, [r4]
   185e0:	bl	1852c <fputs@plt+0x73b8>
   185e4:	mov	r1, r5
   185e8:	ldr	r0, [r4, #36]	; 0x24
   185ec:	bl	1852c <fputs@plt+0x73b8>
   185f0:	mov	r1, r5
   185f4:	ldr	r0, [r4, #44]	; 0x2c
   185f8:	bl	1852c <fputs@plt+0x73b8>
   185fc:	mov	r1, r5
   18600:	ldr	r0, [r4, #48]	; 0x30
   18604:	bl	18594 <fputs@plt+0x7420>
   18608:	ldrd	r4, [sp]
   1860c:	ldr	r6, [sp, #8]
   18610:	add	sp, sp, #12
   18614:	pop	{pc}		; (ldr pc, [sp], #4)
   18618:	mov	r2, r0
   1861c:	clz	r0, r0
   18620:	lsr	r0, r0, #5
   18624:	orrs	r3, r0, r1, lsr #31
   18628:	bne	18640 <fputs@plt+0x74cc>
   1862c:	ldr	r3, [r2]
   18630:	ldr	r2, [r2, #4]
   18634:	add	r3, r3, r3, lsl #2
   18638:	add	r3, r2, r3, lsl #2
   1863c:	strb	r1, [r3, #-8]
   18640:	bx	lr
   18644:	cmp	r0, #0
   18648:	beq	18680 <fputs@plt+0x750c>
   1864c:	ldr	r1, [r0]
   18650:	cmp	r1, #0
   18654:	ble	18688 <fputs@plt+0x7514>
   18658:	ldr	r3, [r0, #4]
   1865c:	add	r1, r1, r1, lsl #2
   18660:	add	r1, r3, r1, lsl #2
   18664:	mov	r0, #0
   18668:	ldr	r2, [r3], #20
   1866c:	ldr	r2, [r2, #4]
   18670:	orr	r0, r0, r2
   18674:	cmp	r3, r1
   18678:	bne	18668 <fputs@plt+0x74f4>
   1867c:	bx	lr
   18680:	mov	r0, #0
   18684:	bx	lr
   18688:	mov	r0, #0
   1868c:	bx	lr
   18690:	str	r4, [sp, #-8]!
   18694:	str	lr, [sp, #4]
   18698:	sub	sp, sp, #8
   1869c:	mov	r4, r0
   186a0:	mov	r3, #0
   186a4:	str	r3, [sp, #4]
   186a8:	add	r1, sp, #4
   186ac:	ldr	r0, [r0, #12]
   186b0:	bl	18510 <fputs@plt+0x739c>
   186b4:	add	r1, sp, #4
   186b8:	ldr	r0, [r4, #16]
   186bc:	bl	18510 <fputs@plt+0x739c>
   186c0:	ldr	r3, [r4, #4]
   186c4:	tst	r3, #2048	; 0x800
   186c8:	bne	1871c <fputs@plt+0x75a8>
   186cc:	ldr	r0, [r4, #20]
   186d0:	cmp	r0, #0
   186d4:	beq	18700 <fputs@plt+0x758c>
   186d8:	add	r1, sp, #4
   186dc:	bl	1852c <fputs@plt+0x73b8>
   186e0:	ldr	r0, [r4, #20]
   186e4:	bl	18644 <fputs@plt+0x74d0>
   186e8:	mov	r3, #256	; 0x100
   186ec:	movt	r3, #32
   186f0:	and	r0, r0, r3
   186f4:	ldr	r3, [r4, #4]
   186f8:	orr	r3, r3, r0
   186fc:	str	r3, [r4, #4]
   18700:	ldr	r3, [sp, #4]
   18704:	add	r3, r3, #1
   18708:	str	r3, [r4, #24]
   1870c:	add	sp, sp, #8
   18710:	ldr	r4, [sp]
   18714:	add	sp, sp, #4
   18718:	pop	{pc}		; (ldr pc, [sp], #4)
   1871c:	add	r1, sp, #4
   18720:	ldr	r0, [r4, #20]
   18724:	bl	18594 <fputs@plt+0x7420>
   18728:	b	18700 <fputs@plt+0x758c>
   1872c:	ldrb	r2, [r0, #20]
   18730:	cmp	r2, #2
   18734:	beq	18770 <fputs@plt+0x75fc>
   18738:	ldrb	r3, [r1]
   1873c:	cmp	r3, #151	; 0x97
   18740:	beq	187e4 <fputs@plt+0x7670>
   18744:	bhi	187bc <fputs@plt+0x7648>
   18748:	cmp	r3, #27
   1874c:	beq	187c4 <fputs@plt+0x7650>
   18750:	cmp	r3, #135	; 0x87
   18754:	bne	187b4 <fputs@plt+0x7640>
   18758:	cmp	r2, #5
   1875c:	beq	18810 <fputs@plt+0x769c>
   18760:	cmp	r2, #4
   18764:	beq	18820 <fputs@plt+0x76ac>
   18768:	mov	r0, #0
   1876c:	bx	lr
   18770:	ldr	r3, [r1, #4]
   18774:	tst	r3, #1
   18778:	bne	187a4 <fputs@plt+0x7630>
   1877c:	ldrb	r3, [r1]
   18780:	cmp	r3, #151	; 0x97
   18784:	beq	187e4 <fputs@plt+0x7670>
   18788:	bhi	18848 <fputs@plt+0x76d4>
   1878c:	cmp	r3, #27
   18790:	beq	18850 <fputs@plt+0x76dc>
   18794:	cmp	r3, #135	; 0x87
   18798:	beq	18758 <fputs@plt+0x75e4>
   1879c:	mov	r0, #0
   187a0:	bx	lr
   187a4:	mov	r3, #0
   187a8:	strb	r3, [r0, #20]
   187ac:	mov	r0, #2
   187b0:	bx	lr
   187b4:	mov	r0, #0
   187b8:	bx	lr
   187bc:	cmp	r3, #154	; 0x9a
   187c0:	bhi	18830 <fputs@plt+0x76bc>
   187c4:	cmp	r2, #3
   187c8:	bne	18850 <fputs@plt+0x76dc>
   187cc:	ldr	r2, [r1, #28]
   187d0:	ldr	r3, [r0, #24]
   187d4:	cmp	r2, r3
   187d8:	bne	18850 <fputs@plt+0x76dc>
   187dc:	mov	r0, #0
   187e0:	bx	lr
   187e4:	cmp	r2, #3
   187e8:	bhi	18838 <fputs@plt+0x76c4>
   187ec:	ldr	r3, [r1, #4]
   187f0:	tst	r3, #524288	; 0x80000
   187f4:	beq	18800 <fputs@plt+0x768c>
   187f8:	mov	r0, #0
   187fc:	bx	lr
   18800:	mov	r3, #0
   18804:	strb	r3, [r0, #20]
   18808:	mov	r0, #2
   1880c:	bx	lr
   18810:	mov	r3, #101	; 0x65
   18814:	strb	r3, [r1]
   18818:	mov	r0, #0
   1881c:	bx	lr
   18820:	mov	r3, #0
   18824:	strb	r3, [r0, #20]
   18828:	mov	r0, #2
   1882c:	bx	lr
   18830:	mov	r0, #0
   18834:	bx	lr
   18838:	mov	r0, #0
   1883c:	bx	lr
   18840:	mov	r0, #0
   18844:	bx	lr
   18848:	cmp	r3, #154	; 0x9a
   1884c:	bhi	18840 <fputs@plt+0x76cc>
   18850:	mov	r3, #0
   18854:	strb	r3, [r0, #20]
   18858:	mov	r0, #2
   1885c:	bx	lr
   18860:	mov	r3, #0
   18864:	strb	r3, [r0, #20]
   18868:	mov	r0, #2
   1886c:	bx	lr
   18870:	ldr	r3, [r0, #4]
   18874:	tst	r3, #1024	; 0x400
   18878:	bne	188bc <fputs@plt+0x7748>
   1887c:	str	r4, [sp, #-8]!
   18880:	str	lr, [sp, #4]
   18884:	sub	sp, sp, #8
   18888:	mov	r4, r1
   1888c:	ldrb	r3, [r0]
   18890:	cmp	r3, #155	; 0x9b
   18894:	beq	188cc <fputs@plt+0x7758>
   18898:	cmp	r3, #156	; 0x9c
   1889c:	movne	r0, #0
   188a0:	bne	188ac <fputs@plt+0x7738>
   188a4:	ldr	r0, [r0, #12]
   188a8:	bl	18870 <fputs@plt+0x76fc>
   188ac:	add	sp, sp, #8
   188b0:	ldr	r4, [sp]
   188b4:	add	sp, sp, #4
   188b8:	pop	{pc}		; (ldr pc, [sp], #4)
   188bc:	ldr	r3, [r0, #8]
   188c0:	str	r3, [r1]
   188c4:	mov	r0, #1
   188c8:	bx	lr
   188cc:	add	r1, sp, #4
   188d0:	ldr	r0, [r0, #12]
   188d4:	bl	18870 <fputs@plt+0x76fc>
   188d8:	cmp	r0, #0
   188dc:	beq	188ac <fputs@plt+0x7738>
   188e0:	ldr	r3, [sp, #4]
   188e4:	rsb	r3, r3, #0
   188e8:	str	r3, [r4]
   188ec:	mov	r0, #1
   188f0:	b	188ac <fputs@plt+0x7738>
   188f4:	push	{lr}		; (str lr, [sp, #-4]!)
   188f8:	sub	sp, sp, #12
   188fc:	mov	r3, #0
   18900:	str	r3, [sp, #4]
   18904:	ldr	r3, [r0, #4]
   18908:	tst	r3, #1
   1890c:	movne	r0, #0
   18910:	beq	1891c <fputs@plt+0x77a8>
   18914:	add	sp, sp, #12
   18918:	pop	{pc}		; (ldr pc, [sp], #4)
   1891c:	add	r1, sp, #4
   18920:	bl	18870 <fputs@plt+0x76fc>
   18924:	cmp	r0, #0
   18928:	beq	18914 <fputs@plt+0x77a0>
   1892c:	ldr	r0, [sp, #4]
   18930:	clz	r0, r0
   18934:	lsr	r0, r0, #5
   18938:	b	18914 <fputs@plt+0x77a0>
   1893c:	push	{lr}		; (str lr, [sp, #-4]!)
   18940:	sub	sp, sp, #12
   18944:	mov	r3, #0
   18948:	str	r3, [sp, #4]
   1894c:	ldr	r3, [r0, #4]
   18950:	tst	r3, #1
   18954:	movne	r0, #0
   18958:	beq	18964 <fputs@plt+0x77f0>
   1895c:	add	sp, sp, #12
   18960:	pop	{pc}		; (ldr pc, [sp], #4)
   18964:	add	r1, sp, #4
   18968:	bl	18870 <fputs@plt+0x76fc>
   1896c:	cmp	r0, #0
   18970:	beq	1895c <fputs@plt+0x77e8>
   18974:	ldr	r0, [sp, #4]
   18978:	adds	r0, r0, #0
   1897c:	movne	r0, #1
   18980:	b	1895c <fputs@plt+0x77e8>
   18984:	ldrb	r2, [r0]
   18988:	add	r3, r2, #101	; 0x65
   1898c:	uxtb	r3, r3
   18990:	cmp	r3, #1
   18994:	bhi	189b0 <fputs@plt+0x783c>
   18998:	ldr	r0, [r0, #12]
   1899c:	ldrb	r2, [r0]
   189a0:	add	r3, r2, #101	; 0x65
   189a4:	uxtb	r3, r3
   189a8:	cmp	r3, #1
   189ac:	bls	18998 <fputs@plt+0x7824>
   189b0:	cmp	r2, #157	; 0x9d
   189b4:	ldrbeq	r2, [r0, #38]	; 0x26
   189b8:	cmp	r2, #134	; 0x86
   189bc:	bls	189fc <fputs@plt+0x7888>
   189c0:	cmp	r2, #152	; 0x98
   189c4:	bne	18a18 <fputs@plt+0x78a4>
   189c8:	ldr	r3, [r0, #4]
   189cc:	tst	r3, #1048576	; 0x100000
   189d0:	bne	18a20 <fputs@plt+0x78ac>
   189d4:	ldrsh	r3, [r0, #32]
   189d8:	cmp	r3, #0
   189dc:	blt	18a28 <fputs@plt+0x78b4>
   189e0:	ldr	r2, [r0, #44]	; 0x2c
   189e4:	ldr	r2, [r2, #4]
   189e8:	add	r3, r2, r3, lsl #4
   189ec:	ldrb	r2, [r3, #12]
   189f0:	clz	r0, r2
   189f4:	lsr	r0, r0, #5
   189f8:	bx	lr
   189fc:	cmp	r2, #132	; 0x84
   18a00:	bcs	18a10 <fputs@plt+0x789c>
   18a04:	subs	r0, r2, #97	; 0x61
   18a08:	movne	r0, #1
   18a0c:	bx	lr
   18a10:	mov	r0, #0
   18a14:	bx	lr
   18a18:	mov	r0, #1
   18a1c:	bx	lr
   18a20:	mov	r0, #1
   18a24:	bx	lr
   18a28:	mov	r0, #0
   18a2c:	bx	lr
   18a30:	cmp	r1, #65	; 0x41
   18a34:	beq	18b10 <fputs@plt+0x799c>
   18a38:	ldrb	r2, [r0]
   18a3c:	add	r3, r2, #101	; 0x65
   18a40:	uxtb	r3, r3
   18a44:	cmp	r3, #1
   18a48:	bhi	18a64 <fputs@plt+0x78f0>
   18a4c:	ldr	r0, [r0, #12]
   18a50:	ldrb	r2, [r0]
   18a54:	add	r3, r2, #101	; 0x65
   18a58:	uxtb	r3, r3
   18a5c:	cmp	r3, #1
   18a60:	bls	18a4c <fputs@plt+0x78d8>
   18a64:	cmp	r2, #157	; 0x9d
   18a68:	ldrbeq	r2, [r0, #38]	; 0x26
   18a6c:	cmp	r2, #133	; 0x85
   18a70:	beq	18ad4 <fputs@plt+0x7960>
   18a74:	bls	18a9c <fputs@plt+0x7928>
   18a78:	cmp	r2, #134	; 0x86
   18a7c:	beq	18b18 <fputs@plt+0x79a4>
   18a80:	cmp	r2, #152	; 0x98
   18a84:	bne	18acc <fputs@plt+0x7958>
   18a88:	ldrsh	r3, [r0, #32]
   18a8c:	cmp	r3, #0
   18a90:	blt	18af8 <fputs@plt+0x7984>
   18a94:	mov	r0, #0
   18a98:	bx	lr
   18a9c:	cmp	r2, #97	; 0x61
   18aa0:	beq	18ae8 <fputs@plt+0x7974>
   18aa4:	cmp	r2, #132	; 0x84
   18aa8:	bne	18ac4 <fputs@plt+0x7950>
   18aac:	sub	r0, r1, #67	; 0x43
   18ab0:	uxtb	r0, r0
   18ab4:	cmp	r0, #1
   18ab8:	movhi	r0, #0
   18abc:	movls	r0, #1
   18ac0:	bx	lr
   18ac4:	mov	r0, #0
   18ac8:	bx	lr
   18acc:	mov	r0, #0
   18ad0:	bx	lr
   18ad4:	sub	r0, r1, #67	; 0x43
   18ad8:	tst	r0, #253	; 0xfd
   18adc:	moveq	r0, #1
   18ae0:	movne	r0, #0
   18ae4:	bx	lr
   18ae8:	cmp	r1, #66	; 0x42
   18aec:	movne	r0, #0
   18af0:	moveq	r0, #1
   18af4:	bx	lr
   18af8:	sub	r0, r1, #67	; 0x43
   18afc:	uxtb	r0, r0
   18b00:	cmp	r0, #1
   18b04:	movhi	r0, #0
   18b08:	movls	r0, #1
   18b0c:	bx	lr
   18b10:	mov	r0, #1
   18b14:	bx	lr
   18b18:	mov	r0, #1
   18b1c:	bx	lr
   18b20:	str	r4, [sp, #-8]!
   18b24:	str	lr, [sp, #4]
   18b28:	mov	r4, r0
   18b2c:	movw	r1, #47312	; 0xb8d0
   18b30:	movt	r1, #8
   18b34:	bl	14234 <fputs@plt+0x30c0>
   18b38:	cmp	r0, #0
   18b3c:	moveq	r0, #1
   18b40:	bne	18b50 <fputs@plt+0x79dc>
   18b44:	ldr	r4, [sp]
   18b48:	add	sp, sp, #4
   18b4c:	pop	{pc}		; (ldr pc, [sp], #4)
   18b50:	movw	r1, #47320	; 0xb8d8
   18b54:	movt	r1, #8
   18b58:	mov	r0, r4
   18b5c:	bl	14234 <fputs@plt+0x30c0>
   18b60:	cmp	r0, #0
   18b64:	moveq	r0, #1
   18b68:	beq	18b44 <fputs@plt+0x79d0>
   18b6c:	movw	r1, #47328	; 0xb8e0
   18b70:	movt	r1, #8
   18b74:	mov	r0, r4
   18b78:	bl	14234 <fputs@plt+0x30c0>
   18b7c:	clz	r0, r0
   18b80:	lsr	r0, r0, #5
   18b84:	b	18b44 <fputs@plt+0x79d0>
   18b88:	ldrb	r3, [r1, #6]
   18b8c:	cmp	r3, #0
   18b90:	beq	18bbc <fputs@plt+0x7a48>
   18b94:	ldrb	r3, [r0, #19]
   18b98:	cmp	r3, #7
   18b9c:	bhi	18bb4 <fputs@plt+0x7a40>
   18ba0:	add	r2, r3, #1
   18ba4:	strb	r2, [r0, #19]
   18ba8:	ldr	r2, [r1, #12]
   18bac:	add	r0, r0, r3, lsl #2
   18bb0:	str	r2, [r0, #28]
   18bb4:	mov	r3, #0
   18bb8:	strb	r3, [r1, #6]
   18bbc:	bx	lr
   18bc0:	ldr	ip, [r0]
   18bc4:	ldrh	ip, [ip, #64]	; 0x40
   18bc8:	tst	ip, #2
   18bcc:	bxne	lr
   18bd0:	strd	r4, [sp, #-16]!
   18bd4:	str	r6, [sp, #8]
   18bd8:	str	lr, [sp, #12]
   18bdc:	add	r5, r0, #124	; 0x7c
   18be0:	ldr	ip, [r0, #136]	; 0x88
   18be4:	cmp	ip, #0
   18be8:	addne	ip, r0, #144	; 0x90
   18bec:	addne	r4, r0, #324	; 0x144
   18bf0:	beq	18c54 <fputs@plt+0x7ae0>
   18bf4:	ldr	lr, [ip, #12]
   18bf8:	cmp	lr, #0
   18bfc:	beq	18c58 <fputs@plt+0x7ae4>
   18c00:	add	ip, ip, #20
   18c04:	cmp	ip, r4
   18c08:	bne	18bf4 <fputs@plt+0x7a80>
   18c0c:	mvn	r6, #0
   18c10:	mvn	lr, #-2147483648	; 0x80000000
   18c14:	mov	ip, #0
   18c18:	ldr	r4, [r5, #16]
   18c1c:	cmp	r4, lr
   18c20:	movlt	r6, ip
   18c24:	cmp	r4, lr
   18c28:	movlt	lr, r4
   18c2c:	add	ip, ip, #1
   18c30:	add	r5, r5, #20
   18c34:	cmp	ip, #10
   18c38:	bne	18c18 <fputs@plt+0x7aa4>
   18c3c:	cmp	r6, #0
   18c40:	bge	18c88 <fputs@plt+0x7b14>
   18c44:	ldrd	r4, [sp]
   18c48:	ldr	r6, [sp, #8]
   18c4c:	add	sp, sp, #12
   18c50:	pop	{pc}		; (ldr pc, [sp], #4)
   18c54:	mov	ip, r5
   18c58:	ldr	lr, [r0, #108]	; 0x6c
   18c5c:	str	lr, [ip, #8]
   18c60:	str	r1, [ip]
   18c64:	strh	r2, [ip, #4]
   18c68:	str	r3, [ip, #12]
   18c6c:	mov	r3, #0
   18c70:	strb	r3, [ip, #6]
   18c74:	ldr	r3, [r0, #112]	; 0x70
   18c78:	add	r2, r3, #1
   18c7c:	str	r2, [r0, #112]	; 0x70
   18c80:	str	r3, [ip, #16]
   18c84:	b	18c44 <fputs@plt+0x7ad0>
   18c88:	lsl	lr, r6, #2
   18c8c:	add	ip, lr, r6
   18c90:	add	ip, r0, ip, lsl #2
   18c94:	ldr	r4, [r0, #108]	; 0x6c
   18c98:	str	r4, [ip, #132]	; 0x84
   18c9c:	str	r1, [ip, #124]	; 0x7c
   18ca0:	strh	r2, [ip, #128]	; 0x80
   18ca4:	str	r3, [ip, #136]	; 0x88
   18ca8:	mov	r3, #0
   18cac:	strb	r3, [ip, #130]	; 0x82
   18cb0:	ldr	r3, [r0, #112]	; 0x70
   18cb4:	add	r2, r3, #1
   18cb8:	str	r2, [r0, #112]	; 0x70
   18cbc:	str	r3, [ip, #140]	; 0x8c
   18cc0:	b	18c44 <fputs@plt+0x7ad0>
   18cc4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   18cc8:	strd	r6, [sp, #8]
   18ccc:	strd	r8, [sp, #16]
   18cd0:	str	sl, [sp, #24]
   18cd4:	str	lr, [sp, #28]
   18cd8:	mov	r8, r0
   18cdc:	mov	r5, r1
   18ce0:	add	r7, r1, r2
   18ce4:	add	r4, r0, #124	; 0x7c
   18ce8:	add	r6, r0, #324	; 0x144
   18cec:	mov	r9, #0
   18cf0:	b	18d10 <fputs@plt+0x7b9c>
   18cf4:	mov	r1, r4
   18cf8:	mov	r0, r8
   18cfc:	bl	18b88 <fputs@plt+0x7a14>
   18d00:	str	r9, [r4, #12]
   18d04:	add	r4, r4, #20
   18d08:	cmp	r6, r4
   18d0c:	beq	18d34 <fputs@plt+0x7bc0>
   18d10:	ldr	r3, [r4, #12]
   18d14:	cmp	r5, r3
   18d18:	movgt	r2, #0
   18d1c:	movle	r2, #1
   18d20:	cmp	r7, r3
   18d24:	movle	r2, #0
   18d28:	cmp	r2, #0
   18d2c:	beq	18d04 <fputs@plt+0x7b90>
   18d30:	b	18cf4 <fputs@plt+0x7b80>
   18d34:	ldrd	r4, [sp]
   18d38:	ldrd	r6, [sp, #8]
   18d3c:	ldrd	r8, [sp, #16]
   18d40:	ldr	sl, [sp, #24]
   18d44:	add	sp, sp, #28
   18d48:	pop	{pc}		; (ldr pc, [sp], #4)
   18d4c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18d50:	strd	r6, [sp, #8]
   18d54:	str	r8, [sp, #16]
   18d58:	str	lr, [sp, #20]
   18d5c:	mov	r5, r0
   18d60:	ldr	r3, [r0, #108]	; 0x6c
   18d64:	sub	r3, r3, #1
   18d68:	str	r3, [r0, #108]	; 0x6c
   18d6c:	add	r4, r0, #124	; 0x7c
   18d70:	add	r6, r0, #324	; 0x144
   18d74:	mov	r7, #0
   18d78:	b	18d98 <fputs@plt+0x7c24>
   18d7c:	mov	r1, r4
   18d80:	mov	r0, r5
   18d84:	bl	18b88 <fputs@plt+0x7a14>
   18d88:	str	r7, [r4, #12]
   18d8c:	add	r4, r4, #20
   18d90:	cmp	r6, r4
   18d94:	beq	18db8 <fputs@plt+0x7c44>
   18d98:	ldr	r3, [r4, #12]
   18d9c:	cmp	r3, #0
   18da0:	beq	18d8c <fputs@plt+0x7c18>
   18da4:	ldr	r2, [r4, #8]
   18da8:	ldr	r3, [r5, #108]	; 0x6c
   18dac:	cmp	r2, r3
   18db0:	ble	18d8c <fputs@plt+0x7c18>
   18db4:	b	18d7c <fputs@plt+0x7c08>
   18db8:	ldrd	r4, [sp]
   18dbc:	ldrd	r6, [sp, #8]
   18dc0:	ldr	r8, [sp, #16]
   18dc4:	add	sp, sp, #20
   18dc8:	pop	{pc}		; (ldr pc, [sp], #4)
   18dcc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18dd0:	strd	r6, [sp, #8]
   18dd4:	str	r8, [sp, #16]
   18dd8:	str	lr, [sp, #20]
   18ddc:	mov	r6, r0
   18de0:	add	r4, r0, #124	; 0x7c
   18de4:	add	r5, r0, #324	; 0x144
   18de8:	mov	r7, #0
   18dec:	b	18e0c <fputs@plt+0x7c98>
   18df0:	mov	r1, r4
   18df4:	mov	r0, r6
   18df8:	bl	18b88 <fputs@plt+0x7a14>
   18dfc:	str	r7, [r4, #12]
   18e00:	add	r4, r4, #20
   18e04:	cmp	r5, r4
   18e08:	beq	18e1c <fputs@plt+0x7ca8>
   18e0c:	ldr	r3, [r4, #12]
   18e10:	cmp	r3, #0
   18e14:	beq	18e00 <fputs@plt+0x7c8c>
   18e18:	b	18df0 <fputs@plt+0x7c7c>
   18e1c:	ldrd	r4, [sp]
   18e20:	ldrd	r6, [sp, #8]
   18e24:	ldr	r8, [sp, #16]
   18e28:	add	sp, sp, #20
   18e2c:	pop	{pc}		; (ldr pc, [sp], #4)
   18e30:	ldrb	r3, [r1]
   18e34:	and	r3, r3, #253	; 0xfd
   18e38:	cmp	r3, #152	; 0x98
   18e3c:	bne	18eb4 <fputs@plt+0x7d40>
   18e40:	push	{lr}		; (str lr, [sp, #-4]!)
   18e44:	ldr	lr, [r0, #24]
   18e48:	ldr	r3, [lr]
   18e4c:	cmp	r3, #0
   18e50:	beq	18ea4 <fputs@plt+0x7d30>
   18e54:	ldr	r0, [r3]
   18e58:	cmp	r0, #0
   18e5c:	ble	18ea4 <fputs@plt+0x7d30>
   18e60:	ldr	ip, [r1, #28]
   18e64:	ldr	r2, [r3, #52]	; 0x34
   18e68:	cmp	ip, r2
   18e6c:	beq	18e90 <fputs@plt+0x7d1c>
   18e70:	mov	r2, #0
   18e74:	add	r2, r2, #1
   18e78:	cmp	r0, r2
   18e7c:	beq	18ea4 <fputs@plt+0x7d30>
   18e80:	add	r3, r3, #72	; 0x48
   18e84:	ldr	r1, [r3, #52]	; 0x34
   18e88:	cmp	r1, ip
   18e8c:	bne	18e74 <fputs@plt+0x7d00>
   18e90:	ldr	r3, [lr, #4]
   18e94:	add	r3, r3, #1
   18e98:	str	r3, [lr, #4]
   18e9c:	mov	r0, #0
   18ea0:	pop	{pc}		; (ldr pc, [sp], #4)
   18ea4:	ldr	r3, [lr, #8]
   18ea8:	add	r3, r3, #1
   18eac:	str	r3, [lr, #8]
   18eb0:	b	18e9c <fputs@plt+0x7d28>
   18eb4:	mov	r0, #0
   18eb8:	bx	lr
   18ebc:	mov	r0, #0
   18ec0:	bx	lr
   18ec4:	mov	r2, r0
   18ec8:	ldrb	r3, [r0, #19]
   18ecc:	cmp	r3, #0
   18ed0:	beq	18eec <fputs@plt+0x7d78>
   18ed4:	sub	r3, r3, #1
   18ed8:	uxtb	r3, r3
   18edc:	strb	r3, [r0, #19]
   18ee0:	add	r3, r0, r3, lsl #2
   18ee4:	ldr	r0, [r3, #28]
   18ee8:	bx	lr
   18eec:	ldr	r0, [r0, #76]	; 0x4c
   18ef0:	add	r0, r0, #1
   18ef4:	str	r0, [r2, #76]	; 0x4c
   18ef8:	bx	lr
   18efc:	cmp	r1, #0
   18f00:	bxeq	lr
   18f04:	push	{lr}		; (str lr, [sp, #-4]!)
   18f08:	ldrb	lr, [r0, #19]
   18f0c:	cmp	lr, #7
   18f10:	bhi	18f54 <fputs@plt+0x7de0>
   18f14:	ldr	r3, [r0, #136]	; 0x88
   18f18:	cmp	r1, r3
   18f1c:	addeq	r3, r0, #124	; 0x7c
   18f20:	beq	18f58 <fputs@plt+0x7de4>
   18f24:	add	r3, r0, #144	; 0x90
   18f28:	add	ip, r0, #324	; 0x144
   18f2c:	ldr	r2, [r3, #12]
   18f30:	cmp	r2, r1
   18f34:	beq	18f58 <fputs@plt+0x7de4>
   18f38:	add	r3, r3, #20
   18f3c:	cmp	ip, r3
   18f40:	bne	18f2c <fputs@plt+0x7db8>
   18f44:	add	r3, lr, #1
   18f48:	strb	r3, [r0, #19]
   18f4c:	add	r0, r0, lr, lsl #2
   18f50:	str	r1, [r0, #28]
   18f54:	pop	{pc}		; (ldr pc, [sp], #4)
   18f58:	mov	r2, #1
   18f5c:	strb	r2, [r3, #6]
   18f60:	b	18f54 <fputs@plt+0x7de0>
   18f64:	mov	r3, r0
   18f68:	ldr	r2, [r0, #60]	; 0x3c
   18f6c:	cmp	r2, r1
   18f70:	blt	18f8c <fputs@plt+0x7e18>
   18f74:	ldr	r0, [r0, #64]	; 0x40
   18f78:	add	ip, r0, r1
   18f7c:	str	ip, [r3, #64]	; 0x40
   18f80:	sub	r1, r2, r1
   18f84:	str	r1, [r3, #60]	; 0x3c
   18f88:	bx	lr
   18f8c:	ldr	r2, [r0, #76]	; 0x4c
   18f90:	add	r0, r2, #1
   18f94:	add	r1, r2, r1
   18f98:	str	r1, [r3, #76]	; 0x4c
   18f9c:	bx	lr
   18fa0:	strd	r4, [sp, #-16]!
   18fa4:	str	r6, [sp, #8]
   18fa8:	str	lr, [sp, #12]
   18fac:	mov	r4, r0
   18fb0:	mov	r6, r1
   18fb4:	mov	r5, r2
   18fb8:	bl	18cc4 <fputs@plt+0x7b50>
   18fbc:	ldr	r3, [r4, #60]	; 0x3c
   18fc0:	cmp	r3, r5
   18fc4:	strlt	r5, [r4, #60]	; 0x3c
   18fc8:	strlt	r6, [r4, #64]	; 0x40
   18fcc:	ldrd	r4, [sp]
   18fd0:	ldr	r6, [sp, #8]
   18fd4:	add	sp, sp, #12
   18fd8:	pop	{pc}		; (ldr pc, [sp], #4)
   18fdc:	ldr	ip, [r1]
   18fe0:	str	r1, [r0]
   18fe4:	ldr	r1, [ip, #16]
   18fe8:	ldr	r1, [r1, r2, lsl #4]
   18fec:	str	r1, [r0, #12]
   18ff0:	ldr	r1, [ip, #16]
   18ff4:	add	r1, r1, r2, lsl #4
   18ff8:	ldr	r1, [r1, #12]
   18ffc:	str	r1, [r0, #4]
   19000:	str	r3, [r0, #16]
   19004:	ldr	r3, [sp]
   19008:	str	r3, [r0, #20]
   1900c:	cmp	r2, #1
   19010:	movne	r2, #0
   19014:	moveq	r2, #1
   19018:	str	r2, [r0, #8]
   1901c:	bx	lr
   19020:	ldr	r3, [r0, #20]
   19024:	cmp	r3, #0
   19028:	ble	190c8 <fputs@plt+0x7f54>
   1902c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   19030:	strd	r6, [sp, #8]
   19034:	str	r8, [sp, #16]
   19038:	str	lr, [sp, #20]
   1903c:	mov	r7, r2
   19040:	mov	r8, r1
   19044:	mov	r5, r0
   19048:	mov	r4, #0
   1904c:	b	19080 <fputs@plt+0x7f0c>
   19050:	ldr	r3, [r5, #16]
   19054:	add	r3, r3, r6, lsl #4
   19058:	ldr	r0, [r3, #12]
   1905c:	mov	r1, r8
   19060:	add	r0, r0, #8
   19064:	bl	15a18 <fputs@plt+0x48a4>
   19068:	cmp	r0, #0
   1906c:	bne	190b4 <fputs@plt+0x7f40>
   19070:	add	r4, r4, #1
   19074:	ldr	r3, [r5, #20]
   19078:	cmp	r3, r4
   1907c:	ble	190b0 <fputs@plt+0x7f3c>
   19080:	cmp	r4, #1
   19084:	eorle	r6, r4, #1
   19088:	movgt	r6, r4
   1908c:	cmp	r7, #0
   19090:	beq	19050 <fputs@plt+0x7edc>
   19094:	ldr	r3, [r5, #16]
   19098:	ldr	r1, [r3, r6, lsl #4]
   1909c:	mov	r0, r7
   190a0:	bl	14234 <fputs@plt+0x30c0>
   190a4:	cmp	r0, #0
   190a8:	beq	19050 <fputs@plt+0x7edc>
   190ac:	b	19070 <fputs@plt+0x7efc>
   190b0:	mov	r0, #0
   190b4:	ldrd	r4, [sp]
   190b8:	ldrd	r6, [sp, #8]
   190bc:	ldr	r8, [sp, #16]
   190c0:	add	sp, sp, #20
   190c4:	pop	{pc}		; (ldr pc, [sp], #4)
   190c8:	mov	r0, #0
   190cc:	bx	lr
   190d0:	ldr	r3, [r0, #20]
   190d4:	cmp	r3, #0
   190d8:	ble	19174 <fputs@plt+0x8000>
   190dc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   190e0:	strd	r6, [sp, #8]
   190e4:	str	r8, [sp, #16]
   190e8:	str	lr, [sp, #20]
   190ec:	mov	r6, r2
   190f0:	mov	r8, r1
   190f4:	mov	r5, r0
   190f8:	mov	r4, #0
   190fc:	b	19128 <fputs@plt+0x7fb4>
   19100:	ldr	r0, [r7, #12]
   19104:	mov	r1, r8
   19108:	add	r0, r0, #24
   1910c:	bl	15a18 <fputs@plt+0x48a4>
   19110:	cmp	r0, #0
   19114:	bne	19160 <fputs@plt+0x7fec>
   19118:	add	r4, r4, #1
   1911c:	ldr	r3, [r5, #20]
   19120:	cmp	r3, r4
   19124:	ble	1915c <fputs@plt+0x7fe8>
   19128:	cmp	r4, #1
   1912c:	eorle	ip, r4, #1
   19130:	movgt	ip, r4
   19134:	ldr	r3, [r5, #16]
   19138:	add	r7, r3, ip, lsl #4
   1913c:	cmp	r6, #0
   19140:	beq	19100 <fputs@plt+0x7f8c>
   19144:	ldr	r1, [r3, ip, lsl #4]
   19148:	mov	r0, r6
   1914c:	bl	14234 <fputs@plt+0x30c0>
   19150:	cmp	r0, #0
   19154:	beq	19100 <fputs@plt+0x7f8c>
   19158:	b	19118 <fputs@plt+0x7fa4>
   1915c:	mov	r0, #0
   19160:	ldrd	r4, [sp]
   19164:	ldrd	r6, [sp, #8]
   19168:	ldr	r8, [sp, #16]
   1916c:	add	sp, sp, #20
   19170:	pop	{pc}		; (ldr pc, [sp], #4)
   19174:	mov	r0, #0
   19178:	bx	lr
   1917c:	strd	r4, [sp, #-16]!
   19180:	str	r6, [sp, #8]
   19184:	str	lr, [sp, #12]
   19188:	subs	r6, r1, #0
   1918c:	beq	191e8 <fputs@plt+0x8074>
   19190:	ldr	r2, [r0, #20]
   19194:	sub	r4, r2, #1
   19198:	ldr	r5, [r0, #16]
   1919c:	lsl	r3, r4, #4
   191a0:	cmp	r4, #0
   191a4:	blt	191d4 <fputs@plt+0x8060>
   191a8:	sub	r3, r3, r2, lsl #4
   191ac:	add	r3, r3, #16
   191b0:	add	r5, r5, r3
   191b4:	mov	r1, r6
   191b8:	ldr	r0, [r5, r4, lsl #4]
   191bc:	bl	14234 <fputs@plt+0x30c0>
   191c0:	cmp	r0, #0
   191c4:	beq	191d4 <fputs@plt+0x8060>
   191c8:	sub	r4, r4, #1
   191cc:	cmn	r4, #1
   191d0:	bne	191b4 <fputs@plt+0x8040>
   191d4:	mov	r0, r4
   191d8:	ldrd	r4, [sp]
   191dc:	ldr	r6, [sp, #8]
   191e0:	add	sp, sp, #12
   191e4:	pop	{pc}		; (ldr pc, [sp], #4)
   191e8:	mvn	r4, #0
   191ec:	b	191d4 <fputs@plt+0x8060>
   191f0:	ldr	r0, [r0, #8]
   191f4:	cmp	r0, #0
   191f8:	beq	19228 <fputs@plt+0x80b4>
   191fc:	ldrb	r3, [r0, #55]	; 0x37
   19200:	and	r3, r3, #3
   19204:	cmp	r3, #2
   19208:	beq	19228 <fputs@plt+0x80b4>
   1920c:	ldr	r0, [r0, #20]
   19210:	cmp	r0, #0
   19214:	beq	19228 <fputs@plt+0x80b4>
   19218:	ldrb	r3, [r0, #55]	; 0x37
   1921c:	and	r3, r3, #3
   19220:	cmp	r3, #2
   19224:	bne	1920c <fputs@plt+0x8098>
   19228:	bx	lr
   1922c:	ldrh	ip, [r0, #52]	; 0x34
   19230:	cmp	ip, #0
   19234:	ble	1927c <fputs@plt+0x8108>
   19238:	ldr	r3, [r0, #4]
   1923c:	ldrsh	r2, [r3]
   19240:	cmp	r2, r1
   19244:	movne	r0, #0
   19248:	beq	1926c <fputs@plt+0x80f8>
   1924c:	add	r0, r0, #1
   19250:	cmp	r0, ip
   19254:	beq	19274 <fputs@plt+0x8100>
   19258:	ldrsh	r2, [r3, #2]!
   1925c:	cmp	r2, r1
   19260:	bne	1924c <fputs@plt+0x80d8>
   19264:	sxth	r0, r0
   19268:	bx	lr
   1926c:	mov	r0, #0
   19270:	b	19264 <fputs@plt+0x80f0>
   19274:	mvn	r0, #0
   19278:	bx	lr
   1927c:	mvn	r0, #0
   19280:	bx	lr
   19284:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19288:	strd	r6, [sp, #8]
   1928c:	strd	r8, [sp, #16]
   19290:	strd	sl, [sp, #24]
   19294:	str	lr, [sp, #32]
   19298:	sub	sp, sp, #20
   1929c:	str	r1, [sp, #4]
   192a0:	mov	lr, #0
   192a4:	mov	r4, #67	; 0x43
   192a8:	mov	r3, lr
   192ac:	movw	r2, #32968	; 0x80c8
   192b0:	movt	r2, #8
   192b4:	movw	r1, #24946	; 0x6172
   192b8:	movt	r1, #25448	; 0x6368
   192bc:	movw	r6, #28514	; 0x6f62
   192c0:	movt	r6, #25452	; 0x636c
   192c4:	movw	r5, #30836	; 0x7874
   192c8:	movt	r5, #29797	; 0x7465
   192cc:	movw	r7, #28514	; 0x6f62
   192d0:	movt	r7, #25196	; 0x626c
   192d4:	movw	sl, #24940	; 0x616c
   192d8:	movt	sl, #29285	; 0x7265
   192dc:	movw	r9, #28513	; 0x6f61
   192e0:	movt	r9, #26220	; 0x666c
   192e4:	movw	r8, #30050	; 0x7562
   192e8:	movt	r8, #25711	; 0x646f
   192ec:	movw	fp, #28276	; 0x6e74
   192f0:	movt	fp, #105	; 0x69
   192f4:	b	19320 <fputs@plt+0x81ac>
   192f8:	sub	ip, r4, #67	; 0x43
   192fc:	tst	ip, #253	; 0xfd
   19300:	bne	19320 <fputs@plt+0x81ac>
   19304:	ldrb	ip, [r0]
   19308:	cmp	ip, #40	; 0x28
   1930c:	moveq	lr, r0
   19310:	mov	r4, #65	; 0x41
   19314:	b	19320 <fputs@plt+0x81ac>
   19318:	mov	lr, r0
   1931c:	mov	r4, #66	; 0x42
   19320:	ldrb	ip, [r0], #1
   19324:	cmp	ip, #0
   19328:	beq	1939c <fputs@plt+0x8228>
   1932c:	add	ip, r2, ip
   19330:	ldrb	ip, [ip, #64]	; 0x40
   19334:	add	r3, ip, r3, lsl #8
   19338:	str	r0, [sp]
   1933c:	cmp	r3, r1
   19340:	beq	19318 <fputs@plt+0x81a4>
   19344:	cmp	r3, r5
   19348:	cmpne	r3, r6
   1934c:	moveq	r4, #66	; 0x42
   19350:	beq	19320 <fputs@plt+0x81ac>
   19354:	cmp	r3, r7
   19358:	beq	192f8 <fputs@plt+0x8184>
   1935c:	cmp	r3, r9
   19360:	cmpne	r3, sl
   19364:	moveq	ip, #1
   19368:	movne	ip, #0
   1936c:	cmp	r3, r8
   19370:	orreq	ip, ip, #1
   19374:	cmp	r4, #67	; 0x43
   19378:	movne	ip, #0
   1937c:	andeq	ip, ip, #1
   19380:	cmp	ip, #0
   19384:	movne	r4, #69	; 0x45
   19388:	bne	19320 <fputs@plt+0x81ac>
   1938c:	bic	ip, r3, #-16777216	; 0xff000000
   19390:	cmp	ip, fp
   19394:	bne	19320 <fputs@plt+0x81ac>
   19398:	mov	r4, #68	; 0x44
   1939c:	ldr	r2, [sp, #4]
   193a0:	cmp	r2, #0
   193a4:	beq	1944c <fputs@plt+0x82d8>
   193a8:	mov	r3, #1
   193ac:	strb	r3, [r2]
   193b0:	cmp	r4, #66	; 0x42
   193b4:	bhi	1944c <fputs@plt+0x82d8>
   193b8:	cmp	lr, #0
   193bc:	beq	1946c <fputs@plt+0x82f8>
   193c0:	ldrb	r2, [lr]
   193c4:	cmp	r2, #0
   193c8:	beq	1944c <fputs@plt+0x82d8>
   193cc:	movw	r3, #32968	; 0x80c8
   193d0:	movt	r3, #8
   193d4:	add	r3, r3, r2
   193d8:	ldrb	r3, [r3, #320]	; 0x140
   193dc:	tst	r3, #4
   193e0:	bne	19408 <fputs@plt+0x8294>
   193e4:	movw	r2, #32968	; 0x80c8
   193e8:	movt	r2, #8
   193ec:	ldrb	r3, [lr, #1]!
   193f0:	cmp	r3, #0
   193f4:	beq	1944c <fputs@plt+0x82d8>
   193f8:	add	r3, r2, r3
   193fc:	ldrb	r3, [r3, #320]	; 0x140
   19400:	tst	r3, #4
   19404:	beq	193ec <fputs@plt+0x8278>
   19408:	mov	r3, #0
   1940c:	str	r3, [sp, #12]
   19410:	add	r1, sp, #12
   19414:	mov	r0, lr
   19418:	bl	15378 <fputs@plt+0x4204>
   1941c:	ldr	r3, [sp, #12]
   19420:	add	r2, r3, #3
   19424:	cmp	r3, #0
   19428:	movlt	r3, r2
   1942c:	asr	r3, r3, #2
   19430:	add	r3, r3, #1
   19434:	cmp	r3, #255	; 0xff
   19438:	movgt	r3, #255	; 0xff
   1943c:	str	r3, [sp, #12]
   19440:	ldr	r3, [sp, #12]
   19444:	ldr	r2, [sp, #4]
   19448:	strb	r3, [r2]
   1944c:	mov	r0, r4
   19450:	add	sp, sp, #20
   19454:	ldrd	r4, [sp]
   19458:	ldrd	r6, [sp, #8]
   1945c:	ldrd	r8, [sp, #16]
   19460:	ldrd	sl, [sp, #24]
   19464:	add	sp, sp, #32
   19468:	pop	{pc}		; (ldr pc, [sp], #4)
   1946c:	mov	r3, #5
   19470:	ldr	r2, [sp, #4]
   19474:	strb	r3, [r2]
   19478:	b	1944c <fputs@plt+0x82d8>
   1947c:	str	r4, [sp, #-8]!
   19480:	str	lr, [sp, #4]
   19484:	bl	184d0 <fputs@plt+0x735c>
   19488:	ldr	r3, [r0, #4]
   1948c:	tst	r3, #512	; 0x200
   19490:	movne	r0, #0
   19494:	bne	19514 <fputs@plt+0x83a0>
   19498:	ldrb	r3, [r0]
   1949c:	cmp	r3, #119	; 0x77
   194a0:	beq	194e8 <fputs@plt+0x8374>
   194a4:	cmp	r3, #38	; 0x26
   194a8:	beq	19500 <fputs@plt+0x838c>
   194ac:	and	r2, r3, #253	; 0xfd
   194b0:	cmp	r3, #157	; 0x9d
   194b4:	cmpne	r2, #152	; 0x98
   194b8:	bne	19510 <fputs@plt+0x839c>
   194bc:	ldr	r3, [r0, #44]	; 0x2c
   194c0:	cmp	r3, #0
   194c4:	beq	19510 <fputs@plt+0x839c>
   194c8:	ldrsh	r2, [r0, #32]
   194cc:	cmp	r2, #0
   194d0:	movlt	r0, #68	; 0x44
   194d4:	blt	19514 <fputs@plt+0x83a0>
   194d8:	ldr	r3, [r3, #4]
   194dc:	add	r3, r3, r2, lsl #4
   194e0:	ldrb	r0, [r3, #13]
   194e4:	b	19514 <fputs@plt+0x83a0>
   194e8:	ldr	r3, [r0, #20]
   194ec:	ldr	r3, [r3]
   194f0:	ldr	r3, [r3, #4]
   194f4:	ldr	r0, [r3]
   194f8:	bl	1947c <fputs@plt+0x8308>
   194fc:	b	19514 <fputs@plt+0x83a0>
   19500:	mov	r1, #0
   19504:	ldr	r0, [r0, #8]
   19508:	bl	19284 <fputs@plt+0x8110>
   1950c:	b	19514 <fputs@plt+0x83a0>
   19510:	ldrb	r0, [r0, #1]
   19514:	ldr	r4, [sp]
   19518:	add	sp, sp, #4
   1951c:	pop	{pc}		; (ldr pc, [sp], #4)
   19520:	str	r4, [sp, #-8]!
   19524:	str	lr, [sp, #4]
   19528:	mov	r4, r1
   1952c:	bl	1947c <fputs@plt+0x8308>
   19530:	mov	r3, r0
   19534:	cmp	r0, #0
   19538:	cmpne	r4, #0
   1953c:	beq	19568 <fputs@plt+0x83f4>
   19540:	cmp	r4, #66	; 0x42
   19544:	cmpls	r0, #66	; 0x42
   19548:	movhi	r3, #1
   1954c:	movls	r3, #0
   19550:	cmp	r3, #0
   19554:	movne	r0, #67	; 0x43
   19558:	moveq	r0, #65	; 0x41
   1955c:	ldr	r4, [sp]
   19560:	add	sp, sp, #4
   19564:	pop	{pc}		; (ldr pc, [sp], #4)
   19568:	orr	r2, r0, r4
   1956c:	tst	r2, #255	; 0xff
   19570:	addne	r3, r0, r4
   19574:	uxtbne	r0, r3
   19578:	moveq	r0, #65	; 0x41
   1957c:	b	1955c <fputs@plt+0x83e8>
   19580:	str	r4, [sp, #-8]!
   19584:	str	lr, [sp, #4]
   19588:	mov	r4, r0
   1958c:	ldr	r0, [r0, #12]
   19590:	bl	1947c <fputs@plt+0x8308>
   19594:	ldr	r3, [r4, #16]
   19598:	cmp	r3, #0
   1959c:	beq	195b8 <fputs@plt+0x8444>
   195a0:	mov	r1, r0
   195a4:	mov	r0, r3
   195a8:	bl	19520 <fputs@plt+0x83ac>
   195ac:	ldr	r4, [sp]
   195b0:	add	sp, sp, #4
   195b4:	pop	{pc}		; (ldr pc, [sp], #4)
   195b8:	ldr	r3, [r4, #4]
   195bc:	tst	r3, #2048	; 0x800
   195c0:	bne	195d0 <fputs@plt+0x845c>
   195c4:	cmp	r0, #0
   195c8:	moveq	r0, #65	; 0x41
   195cc:	b	195ac <fputs@plt+0x8438>
   195d0:	ldr	r3, [r4, #20]
   195d4:	ldr	r3, [r3]
   195d8:	ldr	r3, [r3, #4]
   195dc:	mov	r1, r0
   195e0:	ldr	r0, [r3]
   195e4:	bl	19520 <fputs@plt+0x83ac>
   195e8:	b	195ac <fputs@plt+0x8438>
   195ec:	str	r4, [sp, #-8]!
   195f0:	str	lr, [sp, #4]
   195f4:	mov	r4, r1
   195f8:	bl	19580 <fputs@plt+0x840c>
   195fc:	cmp	r0, #65	; 0x41
   19600:	moveq	r0, #1
   19604:	beq	1961c <fputs@plt+0x84a8>
   19608:	cmp	r0, #66	; 0x42
   1960c:	bne	19628 <fputs@plt+0x84b4>
   19610:	cmp	r4, #66	; 0x42
   19614:	movne	r0, #0
   19618:	moveq	r0, #1
   1961c:	ldr	r4, [sp]
   19620:	add	sp, sp, #4
   19624:	pop	{pc}		; (ldr pc, [sp], #4)
   19628:	cmp	r4, #66	; 0x42
   1962c:	movls	r0, #0
   19630:	movhi	r0, #1
   19634:	b	1961c <fputs@plt+0x84a8>
   19638:	ldrb	r3, [r0]
   1963c:	cmp	r3, #97	; 0x61
   19640:	beq	19650 <fputs@plt+0x84dc>
   19644:	cmp	r3, #95	; 0x5f
   19648:	beq	1965c <fputs@plt+0x84e8>
   1964c:	bx	lr
   19650:	mov	r3, #27
   19654:	strb	r3, [r0]
   19658:	bx	lr
   1965c:	ldr	r3, [r0, #12]
   19660:	ldrb	r2, [r3]
   19664:	cmp	r2, #97	; 0x61
   19668:	moveq	r2, #27
   1966c:	strbeq	r2, [r3]
   19670:	b	1964c <fputs@plt+0x84d8>
   19674:	str	r4, [sp, #-8]!
   19678:	str	lr, [sp, #4]
   1967c:	mov	r4, r0
   19680:	ldr	r3, [r0, #12]
   19684:	ldr	ip, [r3, #4]
   19688:	ldrh	r1, [r0, #52]	; 0x34
   1968c:	cmp	r1, #0
   19690:	beq	196e4 <fputs@plt+0x8570>
   19694:	ldr	r2, [r0, #4]
   19698:	sub	r2, r2, #2
   1969c:	add	r1, r2, r1, lsl #1
   196a0:	mov	r0, #0
   196a4:	mov	lr, #1
   196a8:	ldrsh	r3, [r2, #2]!
   196ac:	cmp	r3, #0
   196b0:	addge	r3, ip, r3, lsl #4
   196b4:	ldrbge	r3, [r3, #14]
   196b8:	movlt	r3, lr
   196bc:	add	r0, r0, r3
   196c0:	cmp	r2, r1
   196c4:	bne	196a8 <fputs@plt+0x8534>
   196c8:	lsl	r0, r0, #2
   196cc:	mov	r1, #0
   196d0:	bl	157cc <fputs@plt+0x4658>
   196d4:	strh	r0, [r4, #48]	; 0x30
   196d8:	ldr	r4, [sp]
   196dc:	add	sp, sp, #4
   196e0:	pop	{pc}		; (ldr pc, [sp], #4)
   196e4:	mov	r0, #0
   196e8:	b	196c8 <fputs@plt+0x8554>
   196ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   196f0:	strd	r6, [sp, #8]
   196f4:	str	r8, [sp, #16]
   196f8:	str	lr, [sp, #20]
   196fc:	cmp	r0, #0
   19700:	beq	19758 <fputs@plt+0x85e4>
   19704:	ldr	r6, [r0, #4]
   19708:	cmp	r6, #0
   1970c:	ble	19760 <fputs@plt+0x85ec>
   19710:	mov	r5, r1
   19714:	ldr	r7, [r0]
   19718:	mov	r4, #0
   1971c:	mov	r1, r5
   19720:	ldr	r0, [r7, r4, lsl #3]
   19724:	bl	14234 <fputs@plt+0x30c0>
   19728:	cmp	r0, #0
   1972c:	beq	19740 <fputs@plt+0x85cc>
   19730:	add	r4, r4, #1
   19734:	cmp	r4, r6
   19738:	bne	1971c <fputs@plt+0x85a8>
   1973c:	mvn	r4, #0
   19740:	mov	r0, r4
   19744:	ldrd	r4, [sp]
   19748:	ldrd	r6, [sp, #8]
   1974c:	ldr	r8, [sp, #16]
   19750:	add	sp, sp, #20
   19754:	pop	{pc}		; (ldr pc, [sp], #4)
   19758:	mvn	r4, #0
   1975c:	b	19740 <fputs@plt+0x85cc>
   19760:	mvn	r4, #0
   19764:	b	19740 <fputs@plt+0x85cc>
   19768:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1976c:	strd	r6, [sp, #8]
   19770:	str	r8, [sp, #16]
   19774:	str	lr, [sp, #20]
   19778:	subs	r7, r1, #0
   1977c:	beq	197f4 <fputs@plt+0x8680>
   19780:	mov	r4, r7
   19784:	ldr	r3, [r4], #8
   19788:	cmp	r3, #0
   1978c:	ble	197f4 <fputs@plt+0x8680>
   19790:	ldr	r3, [r7, #52]	; 0x34
   19794:	cmp	r3, #0
   19798:	bge	197f4 <fputs@plt+0x8680>
   1979c:	mov	r5, r0
   197a0:	mov	r6, #0
   197a4:	b	197c8 <fputs@plt+0x8654>
   197a8:	add	r6, r6, #1
   197ac:	add	r4, r4, #72	; 0x48
   197b0:	ldr	r3, [r7]
   197b4:	cmp	r3, r6
   197b8:	ble	197f4 <fputs@plt+0x8680>
   197bc:	ldr	r3, [r4, #44]	; 0x2c
   197c0:	cmp	r3, #0
   197c4:	bge	197f4 <fputs@plt+0x8680>
   197c8:	ldr	r3, [r5, #72]	; 0x48
   197cc:	add	r2, r3, #1
   197d0:	str	r2, [r5, #72]	; 0x48
   197d4:	str	r3, [r4, #44]	; 0x2c
   197d8:	ldr	r3, [r4, #20]
   197dc:	cmp	r3, #0
   197e0:	beq	197a8 <fputs@plt+0x8634>
   197e4:	ldr	r1, [r3, #28]
   197e8:	mov	r0, r5
   197ec:	bl	19768 <fputs@plt+0x85f4>
   197f0:	b	197a8 <fputs@plt+0x8634>
   197f4:	ldrd	r4, [sp]
   197f8:	ldrd	r6, [sp, #8]
   197fc:	ldr	r8, [sp, #16]
   19800:	add	sp, sp, #20
   19804:	pop	{pc}		; (ldr pc, [sp], #4)
   19808:	ldr	r3, [r0, #416]	; 0x1a0
   1980c:	cmp	r3, #0
   19810:	moveq	r3, r0
   19814:	mov	r2, #1
   19818:	strb	r2, [r3, #21]
   1981c:	bx	lr
   19820:	cmn	r1, #2
   19824:	beq	1987c <fputs@plt+0x8708>
   19828:	ldrsb	r3, [r0]
   1982c:	mvn	ip, r3
   19830:	lsr	ip, ip, #31
   19834:	cmp	r3, r1
   19838:	moveq	ip, #0
   1983c:	cmp	ip, #0
   19840:	movne	r3, #0
   19844:	bne	19874 <fputs@plt+0x8700>
   19848:	cmp	r3, r1
   1984c:	moveq	r3, #4
   19850:	movne	r3, #1
   19854:	ldrh	r1, [r0, #2]
   19858:	and	r0, r1, #3
   1985c:	cmp	r2, r0
   19860:	addeq	r3, r3, #2
   19864:	beq	19874 <fputs@plt+0x8700>
   19868:	and	r1, r1, r2
   1986c:	tst	r1, #2
   19870:	addne	r3, r3, #1
   19874:	mov	r0, r3
   19878:	bx	lr
   1987c:	ldr	r3, [r0, #12]
   19880:	cmp	r3, #0
   19884:	moveq	r3, #0
   19888:	movne	r3, #6
   1988c:	b	19874 <fputs@plt+0x8700>
   19890:	cmp	r1, #0
   19894:	bxeq	lr
   19898:	str	r4, [sp, #-8]!
   1989c:	str	lr, [sp, #4]
   198a0:	mov	r4, r0
   198a4:	ldr	r0, [r0, #8]
   198a8:	bl	179c8 <fputs@plt+0x6854>
   198ac:	mov	r0, r4
   198b0:	bl	18d4c <fputs@plt+0x7bd8>
   198b4:	ldr	r4, [sp]
   198b8:	add	sp, sp, #4
   198bc:	pop	{pc}		; (ldr pc, [sp], #4)
   198c0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   198c4:	strd	r6, [sp, #8]
   198c8:	strd	r8, [sp, #16]
   198cc:	strd	sl, [sp, #24]
   198d0:	str	lr, [sp, #32]
   198d4:	sub	sp, sp, #28
   198d8:	str	r0, [sp, #20]
   198dc:	str	r1, [sp, #16]
   198e0:	mov	r4, r2
   198e4:	mov	fp, r3
   198e8:	ldrb	r5, [r2, #1]
   198ec:	ldrb	r6, [r2]
   198f0:	ldrb	r9, [r2, #3]
   198f4:	mov	sl, #0
   198f8:	movw	r7, #32968	; 0x80c8
   198fc:	movt	r7, #8
   19900:	str	sl, [sp]
   19904:	ldr	r3, [sp, #20]
   19908:	ldrsb	r2, [r3]
   1990c:	cmp	r2, #0
   19910:	blt	19d2c <fputs@plt+0x8bb8>
   19914:	add	r2, r3, #1
   19918:	str	r2, [sp, #20]
   1991c:	ldrb	r8, [r3]
   19920:	cmp	r8, #0
   19924:	beq	19d3c <fputs@plt+0x8bc8>
   19928:	cmp	r8, r6
   1992c:	beq	199f4 <fputs@plt+0x8880>
   19930:	cmp	r8, fp
   19934:	beq	19ba8 <fputs@plt+0x8a34>
   19938:	ldr	r3, [sp, #16]
   1993c:	ldrsb	r2, [r3]
   19940:	cmp	r2, #0
   19944:	blt	19d04 <fputs@plt+0x8b90>
   19948:	add	r2, r3, #1
   1994c:	str	r2, [sp, #16]
   19950:	ldrb	r0, [r3]
   19954:	cmp	r8, r0
   19958:	beq	19904 <fputs@plt+0x8790>
   1995c:	cmp	r8, #127	; 0x7f
   19960:	movhi	r3, #0
   19964:	movls	r3, #1
   19968:	cmp	r9, #0
   1996c:	moveq	r3, #0
   19970:	cmp	r0, #127	; 0x7f
   19974:	movhi	r3, #0
   19978:	andls	r3, r3, #1
   1997c:	cmp	r3, #0
   19980:	bne	19d10 <fputs@plt+0x8b9c>
   19984:	cmp	r8, r5
   19988:	bne	19d60 <fputs@plt+0x8bec>
   1998c:	ldr	r3, [sp, #20]
   19990:	cmp	r3, sl
   19994:	cmpne	r0, #0
   19998:	bne	19904 <fputs@plt+0x8790>
   1999c:	mov	r0, #0
   199a0:	add	sp, sp, #28
   199a4:	ldrd	r4, [sp]
   199a8:	ldrd	r6, [sp, #8]
   199ac:	ldrd	r8, [sp, #16]
   199b0:	ldrd	sl, [sp, #24]
   199b4:	add	sp, sp, #32
   199b8:	pop	{pc}		; (ldr pc, [sp], #4)
   199bc:	add	r0, sp, #16
   199c0:	bl	13fb8 <fputs@plt+0x2e44>
   199c4:	cmp	r0, #0
   199c8:	bne	199f4 <fputs@plt+0x8880>
   199cc:	mov	r0, #0
   199d0:	b	199a0 <fputs@plt+0x882c>
   199d4:	add	r2, r3, #1
   199d8:	str	r2, [sp, #20]
   199dc:	ldrb	r0, [r3]
   199e0:	cmp	r0, r6
   199e4:	cmpne	r0, r5
   199e8:	bne	19a10 <fputs@plt+0x889c>
   199ec:	cmp	r0, r5
   199f0:	beq	199bc <fputs@plt+0x8848>
   199f4:	ldr	r3, [sp, #20]
   199f8:	ldrsb	r2, [r3]
   199fc:	cmp	r2, #0
   19a00:	bge	199d4 <fputs@plt+0x8860>
   19a04:	add	r0, sp, #20
   19a08:	bl	13fb8 <fputs@plt+0x2e44>
   19a0c:	b	199e0 <fputs@plt+0x886c>
   19a10:	mov	r7, r0
   19a14:	cmp	r0, #0
   19a18:	moveq	r0, #1
   19a1c:	beq	199a0 <fputs@plt+0x882c>
   19a20:	cmp	r7, fp
   19a24:	beq	19a9c <fputs@plt+0x8928>
   19a28:	cmp	r7, #128	; 0x80
   19a2c:	bhi	19b4c <fputs@plt+0x89d8>
   19a30:	cmp	r9, #0
   19a34:	moveq	r5, r7
   19a38:	beq	19a58 <fputs@plt+0x88e4>
   19a3c:	movw	r3, #32968	; 0x80c8
   19a40:	movt	r3, #8
   19a44:	uxtab	r3, r3, r7
   19a48:	ldrb	r5, [r3, #320]	; 0x140
   19a4c:	and	r5, r5, #32
   19a50:	bic	r5, r7, r5
   19a54:	ldrb	r7, [r3, #64]	; 0x40
   19a58:	ldr	r3, [sp, #16]
   19a5c:	add	r1, r3, #1
   19a60:	str	r1, [sp, #16]
   19a64:	ldrb	r3, [r3]
   19a68:	cmp	r3, #0
   19a6c:	beq	19b44 <fputs@plt+0x89d0>
   19a70:	cmp	r3, r7
   19a74:	cmpne	r3, r5
   19a78:	bne	19a58 <fputs@plt+0x88e4>
   19a7c:	mov	r3, fp
   19a80:	mov	r2, r4
   19a84:	ldr	r0, [sp, #20]
   19a88:	bl	198c0 <fputs@plt+0x874c>
   19a8c:	cmp	r0, #0
   19a90:	beq	19a58 <fputs@plt+0x88e4>
   19a94:	mov	r0, #1
   19a98:	b	199a0 <fputs@plt+0x882c>
   19a9c:	ldrb	r3, [r4, #2]
   19aa0:	cmp	r3, #0
   19aa4:	beq	19b18 <fputs@plt+0x89a4>
   19aa8:	ldr	r1, [sp, #16]
   19aac:	ldrb	r3, [r1]
   19ab0:	cmp	r3, #0
   19ab4:	beq	19b30 <fputs@plt+0x89bc>
   19ab8:	mov	r3, fp
   19abc:	mov	r2, r4
   19ac0:	ldr	r0, [sp, #20]
   19ac4:	sub	r0, r0, #1
   19ac8:	bl	198c0 <fputs@plt+0x874c>
   19acc:	cmp	r0, #0
   19ad0:	bne	19b30 <fputs@plt+0x89bc>
   19ad4:	ldr	r2, [sp, #16]
   19ad8:	add	r3, r2, #1
   19adc:	str	r3, [sp, #16]
   19ae0:	ldrb	r1, [r2]
   19ae4:	cmp	r1, #191	; 0xbf
   19ae8:	bls	19aa8 <fputs@plt+0x8934>
   19aec:	ldrb	r2, [r2, #1]
   19af0:	and	r2, r2, #192	; 0xc0
   19af4:	cmp	r2, #128	; 0x80
   19af8:	bne	19aa8 <fputs@plt+0x8934>
   19afc:	add	r3, r3, #1
   19b00:	str	r3, [sp, #16]
   19b04:	ldrb	r2, [r3]
   19b08:	and	r2, r2, #192	; 0xc0
   19b0c:	cmp	r2, #128	; 0x80
   19b10:	beq	19afc <fputs@plt+0x8988>
   19b14:	b	19aa8 <fputs@plt+0x8934>
   19b18:	add	r0, sp, #20
   19b1c:	bl	13fb8 <fputs@plt+0x2e44>
   19b20:	subs	r7, r0, #0
   19b24:	bne	19a28 <fputs@plt+0x88b4>
   19b28:	mov	r0, #0
   19b2c:	b	199a0 <fputs@plt+0x882c>
   19b30:	ldr	r3, [sp, #16]
   19b34:	ldrb	r0, [r3]
   19b38:	adds	r0, r0, #0
   19b3c:	movne	r0, #1
   19b40:	b	199a0 <fputs@plt+0x882c>
   19b44:	mov	r0, #0
   19b48:	b	199a0 <fputs@plt+0x882c>
   19b4c:	ldr	r3, [sp, #16]
   19b50:	ldrsb	r2, [r3]
   19b54:	cmp	r2, #0
   19b58:	blt	19b9c <fputs@plt+0x8a28>
   19b5c:	add	r2, r3, #1
   19b60:	str	r2, [sp, #16]
   19b64:	ldrb	r0, [r3]
   19b68:	cmp	r0, #0
   19b6c:	beq	199a0 <fputs@plt+0x882c>
   19b70:	cmp	r7, r0
   19b74:	bne	19b4c <fputs@plt+0x89d8>
   19b78:	mov	r3, fp
   19b7c:	mov	r2, r4
   19b80:	ldr	r1, [sp, #16]
   19b84:	ldr	r0, [sp, #20]
   19b88:	bl	198c0 <fputs@plt+0x874c>
   19b8c:	cmp	r0, #0
   19b90:	beq	19b4c <fputs@plt+0x89d8>
   19b94:	mov	r0, #1
   19b98:	b	199a0 <fputs@plt+0x882c>
   19b9c:	add	r0, sp, #16
   19ba0:	bl	13fb8 <fputs@plt+0x2e44>
   19ba4:	b	19b68 <fputs@plt+0x89f4>
   19ba8:	ldrb	r3, [r4, #2]
   19bac:	cmp	r3, #0
   19bb0:	bne	19bcc <fputs@plt+0x8a58>
   19bb4:	add	r0, sp, #20
   19bb8:	bl	13fb8 <fputs@plt+0x2e44>
   19bbc:	subs	r8, r0, #0
   19bc0:	beq	19d50 <fputs@plt+0x8bdc>
   19bc4:	ldr	sl, [sp, #20]
   19bc8:	b	19938 <fputs@plt+0x87c4>
   19bcc:	add	r0, sp, #16
   19bd0:	bl	13fb8 <fputs@plt+0x2e44>
   19bd4:	subs	r3, r0, #0
   19bd8:	str	r3, [sp, #4]
   19bdc:	beq	19d58 <fputs@plt+0x8be4>
   19be0:	add	r0, sp, #20
   19be4:	bl	13fb8 <fputs@plt+0x2e44>
   19be8:	mov	r3, r0
   19bec:	cmp	r0, #94	; 0x5e
   19bf0:	movne	r2, #0
   19bf4:	strne	r2, [sp, #8]
   19bf8:	beq	19c2c <fputs@plt+0x8ab8>
   19bfc:	cmp	r3, #93	; 0x5d
   19c00:	movne	r8, #0
   19c04:	beq	19c44 <fputs@plt+0x8ad0>
   19c08:	cmp	r3, #0
   19c0c:	cmpne	r3, #93	; 0x5d
   19c10:	beq	19cec <fputs@plt+0x8b78>
   19c14:	mov	r2, #0
   19c18:	str	sl, [sp, #12]
   19c1c:	ldr	sl, [sp, #4]
   19c20:	str	r4, [sp, #4]
   19c24:	mov	r4, r2
   19c28:	b	19c88 <fputs@plt+0x8b14>
   19c2c:	add	r0, sp, #20
   19c30:	bl	13fb8 <fputs@plt+0x2e44>
   19c34:	mov	r3, r0
   19c38:	mov	r2, #1
   19c3c:	str	r2, [sp, #8]
   19c40:	b	19bfc <fputs@plt+0x8a88>
   19c44:	ldr	r3, [sp, #4]
   19c48:	cmp	r3, #93	; 0x5d
   19c4c:	movne	r8, #0
   19c50:	moveq	r8, #1
   19c54:	add	r0, sp, #20
   19c58:	bl	13fb8 <fputs@plt+0x2e44>
   19c5c:	mov	r3, r0
   19c60:	b	19c08 <fputs@plt+0x8a94>
   19c64:	mov	r4, r3
   19c68:	cmp	sl, r3
   19c6c:	moveq	r8, #1
   19c70:	add	r0, sp, #20
   19c74:	bl	13fb8 <fputs@plt+0x2e44>
   19c78:	mov	r3, r0
   19c7c:	cmp	r0, #0
   19c80:	cmpne	r0, #93	; 0x5d
   19c84:	beq	19ce4 <fputs@plt+0x8b70>
   19c88:	cmp	r3, #45	; 0x2d
   19c8c:	bne	19c64 <fputs@plt+0x8af0>
   19c90:	ldr	r2, [sp, #20]
   19c94:	ldrb	r1, [r2]
   19c98:	subs	r2, r1, #93	; 0x5d
   19c9c:	movne	r2, #1
   19ca0:	cmp	r1, #0
   19ca4:	moveq	r2, #0
   19ca8:	cmp	r4, #0
   19cac:	moveq	r2, #0
   19cb0:	cmp	r2, #0
   19cb4:	beq	19c64 <fputs@plt+0x8af0>
   19cb8:	add	r0, sp, #20
   19cbc:	bl	13fb8 <fputs@plt+0x2e44>
   19cc0:	cmp	sl, r4
   19cc4:	movcc	r3, #0
   19cc8:	movcs	r3, #1
   19ccc:	cmp	sl, r0
   19cd0:	movhi	r3, #0
   19cd4:	cmp	r3, #0
   19cd8:	movne	r8, #1
   19cdc:	ldr	r4, [sp]
   19ce0:	b	19c70 <fputs@plt+0x8afc>
   19ce4:	ldr	sl, [sp, #12]
   19ce8:	ldr	r4, [sp, #4]
   19cec:	ldr	r2, [sp, #8]
   19cf0:	cmp	r2, r8
   19cf4:	cmpne	r3, #0
   19cf8:	bne	19904 <fputs@plt+0x8790>
   19cfc:	mov	r0, #0
   19d00:	b	199a0 <fputs@plt+0x882c>
   19d04:	add	r0, sp, #16
   19d08:	bl	13fb8 <fputs@plt+0x2e44>
   19d0c:	b	19954 <fputs@plt+0x87e0>
   19d10:	uxtab	r2, r7, r8
   19d14:	uxtab	r3, r7, r0
   19d18:	ldrb	r2, [r2, #64]	; 0x40
   19d1c:	ldrb	r3, [r3, #64]	; 0x40
   19d20:	cmp	r2, r3
   19d24:	bne	19984 <fputs@plt+0x8810>
   19d28:	b	19904 <fputs@plt+0x8790>
   19d2c:	add	r0, sp, #20
   19d30:	bl	13fb8 <fputs@plt+0x2e44>
   19d34:	mov	r8, r0
   19d38:	b	19920 <fputs@plt+0x87ac>
   19d3c:	ldr	r3, [sp, #16]
   19d40:	ldrb	r0, [r3]
   19d44:	clz	r0, r0
   19d48:	lsr	r0, r0, #5
   19d4c:	b	199a0 <fputs@plt+0x882c>
   19d50:	mov	r0, #0
   19d54:	b	199a0 <fputs@plt+0x882c>
   19d58:	mov	r0, #0
   19d5c:	b	199a0 <fputs@plt+0x882c>
   19d60:	mov	r0, #0
   19d64:	b	199a0 <fputs@plt+0x882c>
   19d68:	str	r4, [sp, #-8]!
   19d6c:	str	lr, [sp, #4]
   19d70:	ldr	r3, [r0, #64]	; 0x40
   19d74:	ldr	r1, [r0]
   19d78:	add	r0, r3, #56	; 0x38
   19d7c:	bl	15a18 <fputs@plt+0x48a4>
   19d80:	ldr	r4, [sp]
   19d84:	add	sp, sp, #4
   19d88:	pop	{pc}		; (ldr pc, [sp], #4)
   19d8c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   19d90:	strd	r6, [sp, #8]
   19d94:	strd	r8, [sp, #16]
   19d98:	strd	sl, [sp, #24]
   19d9c:	str	lr, [sp, #32]
   19da0:	sub	sp, sp, #12
   19da4:	ldr	fp, [r1, #20]
   19da8:	cmp	fp, #0
   19dac:	ble	19e94 <fputs@plt+0x8d20>
   19db0:	mov	r9, r3
   19db4:	str	r2, [sp, #4]
   19db8:	mov	r6, r0
   19dbc:	ldrsh	r8, [r0, #34]	; 0x22
   19dc0:	mov	sl, #0
   19dc4:	add	r3, r1, #40	; 0x28
   19dc8:	str	r3, [sp]
   19dcc:	b	19e6c <fputs@plt+0x8cf8>
   19dd0:	ldrsh	r2, [r6, #32]
   19dd4:	cmp	r2, r4
   19dd8:	movne	r3, #0
   19ddc:	moveq	r3, #1
   19de0:	cmp	r9, #0
   19de4:	moveq	r3, #0
   19de8:	cmp	r3, #0
   19dec:	bne	19e08 <fputs@plt+0x8c94>
   19df0:	add	r4, r4, #1
   19df4:	cmp	r4, r8
   19df8:	beq	19e60 <fputs@plt+0x8cec>
   19dfc:	ldr	r3, [r5, #4]!
   19e00:	cmp	r3, #0
   19e04:	blt	19dd0 <fputs@plt+0x8c5c>
   19e08:	ldr	r3, [r6, #4]
   19e0c:	add	r2, r3, r4, lsl #4
   19e10:	cmp	r7, #0
   19e14:	beq	19e4c <fputs@plt+0x8cd8>
   19e18:	mov	r1, r7
   19e1c:	ldr	r0, [r3, r4, lsl #4]
   19e20:	bl	14234 <fputs@plt+0x30c0>
   19e24:	cmp	r0, #0
   19e28:	bne	19df0 <fputs@plt+0x8c7c>
   19e2c:	mov	r0, #1
   19e30:	add	sp, sp, #12
   19e34:	ldrd	r4, [sp]
   19e38:	ldrd	r6, [sp, #8]
   19e3c:	ldrd	r8, [sp, #16]
   19e40:	ldrd	sl, [sp, #24]
   19e44:	add	sp, sp, #32
   19e48:	pop	{pc}		; (ldr pc, [sp], #4)
   19e4c:	ldrb	r3, [r2, #15]
   19e50:	tst	r3, #1
   19e54:	beq	19df0 <fputs@plt+0x8c7c>
   19e58:	mov	r0, #1
   19e5c:	b	19e30 <fputs@plt+0x8cbc>
   19e60:	add	sl, sl, #1
   19e64:	cmp	sl, fp
   19e68:	beq	19e8c <fputs@plt+0x8d18>
   19e6c:	ldr	r3, [sp]
   19e70:	ldr	r7, [r3, sl, lsl #3]
   19e74:	cmp	r8, #0
   19e78:	ble	19e60 <fputs@plt+0x8cec>
   19e7c:	ldr	r3, [sp, #4]
   19e80:	sub	r5, r3, #4
   19e84:	mov	r4, #0
   19e88:	b	19dfc <fputs@plt+0x8c88>
   19e8c:	mov	r0, #0
   19e90:	b	19e30 <fputs@plt+0x8cbc>
   19e94:	mov	r0, #0
   19e98:	b	19e30 <fputs@plt+0x8cbc>
   19e9c:	ldr	r0, [r0]
   19ea0:	ldr	r0, [r0, #24]
   19ea4:	ands	r0, r0, #524288	; 0x80000
   19ea8:	bxeq	lr
   19eac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   19eb0:	strd	r6, [sp, #8]
   19eb4:	str	r8, [sp, #16]
   19eb8:	str	lr, [sp, #20]
   19ebc:	mov	r6, r3
   19ec0:	mov	r4, r2
   19ec4:	mov	r5, r1
   19ec8:	cmp	r2, #0
   19ecc:	beq	19f18 <fputs@plt+0x8da4>
   19ed0:	ldr	r0, [r1, #16]
   19ed4:	cmp	r0, #0
   19ed8:	bne	19f80 <fputs@plt+0x8e0c>
   19edc:	mov	r0, r5
   19ee0:	bl	19d68 <fputs@plt+0x8bf4>
   19ee4:	subs	r7, r0, #0
   19ee8:	beq	19f64 <fputs@plt+0x8df0>
   19eec:	mov	r3, r6
   19ef0:	mov	r2, r4
   19ef4:	mov	r1, r7
   19ef8:	mov	r0, r5
   19efc:	bl	19d8c <fputs@plt+0x8c18>
   19f00:	cmp	r0, #0
   19f04:	bne	19f6c <fputs@plt+0x8df8>
   19f08:	ldr	r7, [r7, #12]
   19f0c:	cmp	r7, #0
   19f10:	bne	19eec <fputs@plt+0x8d78>
   19f14:	b	19f40 <fputs@plt+0x8dcc>
   19f18:	mov	r0, r1
   19f1c:	bl	19d68 <fputs@plt+0x8bf4>
   19f20:	cmp	r0, #0
   19f24:	movne	r0, #1
   19f28:	bne	19f40 <fputs@plt+0x8dcc>
   19f2c:	ldr	r0, [r5, #16]
   19f30:	adds	r0, r0, #0
   19f34:	movne	r0, #1
   19f38:	b	19f40 <fputs@plt+0x8dcc>
   19f3c:	mov	r0, #1
   19f40:	ldrd	r4, [sp]
   19f44:	ldrd	r6, [sp, #8]
   19f48:	ldr	r8, [sp, #16]
   19f4c:	add	sp, sp, #20
   19f50:	pop	{pc}		; (ldr pc, [sp], #4)
   19f54:	mov	r0, #1
   19f58:	b	19f40 <fputs@plt+0x8dcc>
   19f5c:	mov	r0, #1
   19f60:	b	19f40 <fputs@plt+0x8dcc>
   19f64:	mov	r0, #0
   19f68:	b	19f40 <fputs@plt+0x8dcc>
   19f6c:	mov	r0, #1
   19f70:	b	19f40 <fputs@plt+0x8dcc>
   19f74:	ldr	r0, [r0, #4]
   19f78:	cmp	r0, #0
   19f7c:	beq	19edc <fputs@plt+0x8d68>
   19f80:	ldr	r3, [r0, #20]
   19f84:	cmp	r3, #0
   19f88:	ble	19f74 <fputs@plt+0x8e00>
   19f8c:	ldr	ip, [r0, #36]	; 0x24
   19f90:	ldr	r2, [r4, ip, lsl #2]
   19f94:	cmp	r2, #0
   19f98:	bge	19f54 <fputs@plt+0x8de0>
   19f9c:	ldrsh	r2, [r5, #32]
   19fa0:	adds	r1, r6, #0
   19fa4:	movne	r1, #1
   19fa8:	cmp	ip, r2
   19fac:	movne	ip, #0
   19fb0:	andeq	ip, r1, #1
   19fb4:	cmp	ip, #0
   19fb8:	bne	19f5c <fputs@plt+0x8de8>
   19fbc:	mov	lr, #0
   19fc0:	add	r8, r0, #36	; 0x24
   19fc4:	add	lr, lr, #1
   19fc8:	cmp	lr, r3
   19fcc:	beq	19f74 <fputs@plt+0x8e00>
   19fd0:	ldr	ip, [r8, lr, lsl #3]
   19fd4:	ldr	r7, [r4, ip, lsl #2]
   19fd8:	cmp	r7, #0
   19fdc:	bge	19f3c <fputs@plt+0x8dc8>
   19fe0:	cmp	ip, r2
   19fe4:	movne	ip, #0
   19fe8:	andeq	ip, r1, #1
   19fec:	cmp	ip, #0
   19ff0:	beq	19fc4 <fputs@plt+0x8e50>
   19ff4:	mov	r0, #1
   19ff8:	b	19f40 <fputs@plt+0x8dcc>
   19ffc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1a000:	strd	r6, [sp, #8]
   1a004:	str	r8, [sp, #16]
   1a008:	str	lr, [sp, #20]
   1a00c:	mov	r4, r1
   1a010:	ldr	r3, [r1, #16]
   1a014:	cmp	r3, #0
   1a018:	beq	1a038 <fputs@plt+0x8ec4>
   1a01c:	ldr	r5, [r4, #16]
   1a020:	mov	r0, r5
   1a024:	ldrd	r4, [sp]
   1a028:	ldrd	r6, [sp, #8]
   1a02c:	ldr	r8, [sp, #16]
   1a030:	add	sp, sp, #20
   1a034:	pop	{pc}		; (ldr pc, [sp], #4)
   1a038:	mov	r7, r0
   1a03c:	ldr	r6, [r1, #12]
   1a040:	ldrh	r2, [r1, #52]	; 0x34
   1a044:	add	r2, r2, #1
   1a048:	asr	r3, r2, #31
   1a04c:	mov	r0, #0
   1a050:	bl	13f58 <fputs@plt+0x2de4>
   1a054:	mov	r5, r0
   1a058:	str	r0, [r4, #16]
   1a05c:	cmp	r0, #0
   1a060:	beq	1a080 <fputs@plt+0x8f0c>
   1a064:	ldrh	r3, [r4, #52]	; 0x34
   1a068:	cmp	r3, #0
   1a06c:	moveq	r5, #0
   1a070:	beq	1a100 <fputs@plt+0x8f8c>
   1a074:	mov	r5, #0
   1a078:	mov	r7, #68	; 0x44
   1a07c:	b	1a0ac <fputs@plt+0x8f38>
   1a080:	mov	r0, r7
   1a084:	bl	13e20 <fputs@plt+0x2cac>
   1a088:	b	1a020 <fputs@plt+0x8eac>
   1a08c:	cmn	r3, #1
   1a090:	bne	1a0d8 <fputs@plt+0x8f64>
   1a094:	ldr	r3, [r4, #16]
   1a098:	strb	r7, [r3, r5]
   1a09c:	add	r5, r5, #1
   1a0a0:	ldrh	r3, [r4, #52]	; 0x34
   1a0a4:	cmp	r3, r5
   1a0a8:	ble	1a100 <fputs@plt+0x8f8c>
   1a0ac:	ldr	r2, [r4, #4]
   1a0b0:	lsl	r3, r5, #1
   1a0b4:	ldrsh	r3, [r2, r3]
   1a0b8:	cmp	r3, #0
   1a0bc:	blt	1a08c <fputs@plt+0x8f18>
   1a0c0:	ldr	r2, [r6, #4]
   1a0c4:	add	r3, r2, r3, lsl #4
   1a0c8:	ldrb	r2, [r3, #13]
   1a0cc:	ldr	r3, [r4, #16]
   1a0d0:	strb	r2, [r3, r5]
   1a0d4:	b	1a09c <fputs@plt+0x8f28>
   1a0d8:	ldr	r3, [r4, #40]	; 0x28
   1a0dc:	ldr	r3, [r3, #4]
   1a0e0:	add	r2, r5, r5, lsl #2
   1a0e4:	ldr	r0, [r3, r2, lsl #2]
   1a0e8:	bl	1947c <fputs@plt+0x8308>
   1a0ec:	cmp	r0, #0
   1a0f0:	moveq	r0, #65	; 0x41
   1a0f4:	ldr	r3, [r4, #16]
   1a0f8:	strb	r0, [r3, r5]
   1a0fc:	b	1a09c <fputs@plt+0x8f28>
   1a100:	ldr	r3, [r4, #16]
   1a104:	mov	r2, #0
   1a108:	strb	r2, [r3, r5]
   1a10c:	b	1a01c <fputs@plt+0x8ea8>
   1a110:	ldrb	r3, [r2, #42]	; 0x2a
   1a114:	tst	r3, #8
   1a118:	beq	1a178 <fputs@plt+0x9004>
   1a11c:	strd	r4, [sp, #-16]!
   1a120:	str	r6, [sp, #8]
   1a124:	str	lr, [sp, #12]
   1a128:	ldr	r5, [r0, #416]	; 0x1a0
   1a12c:	cmp	r5, #0
   1a130:	moveq	r5, r0
   1a134:	ldr	r3, [r5, #412]	; 0x19c
   1a138:	cmp	r3, #0
   1a13c:	beq	1a188 <fputs@plt+0x9014>
   1a140:	ldr	ip, [r3, #4]
   1a144:	cmp	ip, r2
   1a148:	beq	1a164 <fputs@plt+0x8ff0>
   1a14c:	ldr	r3, [r3]
   1a150:	cmp	r3, #0
   1a154:	beq	1a188 <fputs@plt+0x9014>
   1a158:	ldr	ip, [r3, #4]
   1a15c:	cmp	ip, r2
   1a160:	bne	1a14c <fputs@plt+0x8fd8>
   1a164:	ldr	r0, [r3, #12]
   1a168:	ldrd	r4, [sp]
   1a16c:	ldr	r6, [sp, #8]
   1a170:	add	sp, sp, #12
   1a174:	pop	{pc}		; (ldr pc, [sp], #4)
   1a178:	mov	r0, #0
   1a17c:	bx	lr
   1a180:	mov	r0, #0
   1a184:	b	1a168 <fputs@plt+0x8ff4>
   1a188:	mov	r4, r2
   1a18c:	mov	r6, r1
   1a190:	mov	r2, #16
   1a194:	mov	r3, #0
   1a198:	ldr	r0, [r0]
   1a19c:	bl	13ea0 <fputs@plt+0x2d2c>
   1a1a0:	subs	r3, r0, #0
   1a1a4:	beq	1a180 <fputs@plt+0x900c>
   1a1a8:	ldr	r2, [r5, #412]	; 0x19c
   1a1ac:	str	r2, [r3]
   1a1b0:	str	r3, [r5, #412]	; 0x19c
   1a1b4:	str	r4, [r3, #4]
   1a1b8:	str	r6, [r3, #8]
   1a1bc:	ldr	r2, [r5, #76]	; 0x4c
   1a1c0:	add	r1, r2, #2
   1a1c4:	str	r1, [r3, #12]
   1a1c8:	add	r2, r2, #3
   1a1cc:	str	r2, [r5, #76]	; 0x4c
   1a1d0:	b	1a164 <fputs@plt+0x8ff0>
   1a1d4:	ldrb	r3, [r1]
   1a1d8:	cmp	r3, #152	; 0x98
   1a1dc:	beq	1a1e8 <fputs@plt+0x9074>
   1a1e0:	mov	r0, #0
   1a1e4:	bx	lr
   1a1e8:	ldrsh	r3, [r1, #32]
   1a1ec:	cmp	r3, #0
   1a1f0:	blt	1a214 <fputs@plt+0x90a0>
   1a1f4:	ldr	r2, [r0, #24]
   1a1f8:	ldr	r3, [r2, r3, lsl #2]
   1a1fc:	cmp	r3, #0
   1a200:	blt	1a1e0 <fputs@plt+0x906c>
   1a204:	ldrb	r3, [r0, #20]
   1a208:	orr	r3, r3, #1
   1a20c:	strb	r3, [r0, #20]
   1a210:	b	1a1e0 <fputs@plt+0x906c>
   1a214:	ldrb	r3, [r0, #20]
   1a218:	orr	r3, r3, #2
   1a21c:	strb	r3, [r0, #20]
   1a220:	b	1a1e0 <fputs@plt+0x906c>
   1a224:	sub	r0, r0, #6
   1a228:	cmp	r0, #3
   1a22c:	ldrls	pc, [pc, r0, lsl #2]
   1a230:	b	1a268 <fputs@plt+0x90f4>
   1a234:	andeq	sl, r1, ip, asr r2
   1a238:	andeq	sl, r1, r4, ror r2
   1a23c:	andeq	sl, r1, r4, asr #4
   1a240:	andeq	sl, r1, r0, asr r2
   1a244:	movw	r0, #47376	; 0xb910
   1a248:	movt	r0, #8
   1a24c:	bx	lr
   1a250:	movw	r0, #47356	; 0xb8fc
   1a254:	movt	r0, #8
   1a258:	bx	lr
   1a25c:	movw	r0, #47364	; 0xb904
   1a260:	movt	r0, #8
   1a264:	bx	lr
   1a268:	movw	r0, #47332	; 0xb8e4
   1a26c:	movt	r0, #8
   1a270:	bx	lr
   1a274:	movw	r0, #47344	; 0xb8f0
   1a278:	movt	r0, #8
   1a27c:	bx	lr
   1a280:	mov	r3, r0
   1a284:	cmp	r1, #0
   1a288:	beq	1a2d4 <fputs@plt+0x9160>
   1a28c:	ldr	r0, [r0, #20]
   1a290:	cmp	r0, #0
   1a294:	ble	1a2e0 <fputs@plt+0x916c>
   1a298:	ldr	ip, [r3, #16]
   1a29c:	ldr	r3, [ip, #12]
   1a2a0:	cmp	r1, r3
   1a2a4:	beq	1a2e8 <fputs@plt+0x9174>
   1a2a8:	mov	r3, #0
   1a2ac:	add	ip, ip, #12
   1a2b0:	add	r3, r3, #1
   1a2b4:	cmp	r3, r0
   1a2b8:	beq	1a2d0 <fputs@plt+0x915c>
   1a2bc:	ldr	r2, [ip, r3, lsl #4]
   1a2c0:	cmp	r2, r1
   1a2c4:	bne	1a2b0 <fputs@plt+0x913c>
   1a2c8:	mov	r0, r3
   1a2cc:	bx	lr
   1a2d0:	bx	lr
   1a2d4:	movw	r0, #48576	; 0xbdc0
   1a2d8:	movt	r0, #65520	; 0xfff0
   1a2dc:	bx	lr
   1a2e0:	mov	r0, #0
   1a2e4:	bx	lr
   1a2e8:	mov	r0, #0
   1a2ec:	bx	lr
   1a2f0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1a2f4:	strd	r6, [sp, #8]
   1a2f8:	str	r8, [sp, #16]
   1a2fc:	str	lr, [sp, #20]
   1a300:	ldrsh	r6, [r0, #34]	; 0x22
   1a304:	cmp	r6, #0
   1a308:	ble	1a354 <fputs@plt+0x91e0>
   1a30c:	mov	r5, r1
   1a310:	ldr	r7, [r0, #4]
   1a314:	mov	r4, #0
   1a318:	mov	r1, r5
   1a31c:	ldr	r0, [r7, r4, lsl #4]
   1a320:	bl	14234 <fputs@plt+0x30c0>
   1a324:	cmp	r0, #0
   1a328:	beq	1a33c <fputs@plt+0x91c8>
   1a32c:	add	r4, r4, #1
   1a330:	cmp	r4, r6
   1a334:	bne	1a318 <fputs@plt+0x91a4>
   1a338:	mvn	r4, #0
   1a33c:	mov	r0, r4
   1a340:	ldrd	r4, [sp]
   1a344:	ldrd	r6, [sp, #8]
   1a348:	ldr	r8, [sp, #16]
   1a34c:	add	sp, sp, #20
   1a350:	pop	{pc}		; (ldr pc, [sp], #4)
   1a354:	mvn	r4, #0
   1a358:	b	1a33c <fputs@plt+0x91c8>
   1a35c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1a360:	strd	r6, [sp, #8]
   1a364:	str	r8, [sp, #16]
   1a368:	str	lr, [sp, #20]
   1a36c:	mov	r5, r1
   1a370:	subs	r4, r0, #0
   1a374:	bne	1a3a4 <fputs@plt+0x9230>
   1a378:	ldrd	r4, [sp]
   1a37c:	ldrd	r6, [sp, #8]
   1a380:	ldr	r8, [sp, #16]
   1a384:	add	sp, sp, #20
   1a388:	pop	{pc}		; (ldr pc, [sp], #4)
   1a38c:	mov	r1, r5
   1a390:	ldr	r0, [r4, #12]
   1a394:	bl	1a35c <fputs@plt+0x91e8>
   1a398:	ldr	r4, [r4, #16]
   1a39c:	cmp	r4, #0
   1a3a0:	beq	1a378 <fputs@plt+0x9204>
   1a3a4:	ldr	r3, [r4, #4]
   1a3a8:	orr	r3, r3, #1
   1a3ac:	str	r3, [r4, #4]
   1a3b0:	strh	r5, [r4, #36]	; 0x24
   1a3b4:	ldrb	r3, [r4]
   1a3b8:	cmp	r3, #151	; 0x97
   1a3bc:	bne	1a38c <fputs@plt+0x9218>
   1a3c0:	ldr	r3, [r4, #20]
   1a3c4:	cmp	r3, #0
   1a3c8:	beq	1a38c <fputs@plt+0x9218>
   1a3cc:	ldr	r2, [r3]
   1a3d0:	cmp	r2, #0
   1a3d4:	ble	1a38c <fputs@plt+0x9218>
   1a3d8:	mov	r6, #0
   1a3dc:	mov	r7, r6
   1a3e0:	ldr	r3, [r3, #4]
   1a3e4:	mov	r1, r5
   1a3e8:	ldr	r0, [r3, r6]
   1a3ec:	bl	1a35c <fputs@plt+0x91e8>
   1a3f0:	add	r7, r7, #1
   1a3f4:	ldr	r3, [r4, #20]
   1a3f8:	add	r6, r6, #20
   1a3fc:	ldr	r2, [r3]
   1a400:	cmp	r2, r7
   1a404:	bgt	1a3e0 <fputs@plt+0x926c>
   1a408:	b	1a38c <fputs@plt+0x9218>
   1a40c:	cmp	r0, #117	; 0x75
   1a410:	beq	1a43c <fputs@plt+0x92c8>
   1a414:	cmp	r0, #118	; 0x76
   1a418:	beq	1a448 <fputs@plt+0x92d4>
   1a41c:	movw	r3, #47396	; 0xb924
   1a420:	movt	r3, #8
   1a424:	movw	r2, #47388	; 0xb91c
   1a428:	movt	r2, #8
   1a42c:	cmp	r0, #116	; 0x74
   1a430:	moveq	r0, r3
   1a434:	movne	r0, r2
   1a438:	bx	lr
   1a43c:	movw	r0, #47408	; 0xb930
   1a440:	movt	r0, #8
   1a444:	bx	lr
   1a448:	movw	r0, #47416	; 0xb938
   1a44c:	movt	r0, #8
   1a450:	bx	lr
   1a454:	b	1a45c <fputs@plt+0x92e8>
   1a458:	mov	r1, r3
   1a45c:	ldr	r3, [r1, #52]	; 0x34
   1a460:	cmp	r3, #0
   1a464:	bne	1a458 <fputs@plt+0x92e4>
   1a468:	ldr	r3, [r1, #64]	; 0x40
   1a46c:	cmp	r3, #0
   1a470:	beq	1a480 <fputs@plt+0x930c>
   1a474:	ldr	r2, [r0]
   1a478:	ldr	r3, [r3, #4]
   1a47c:	str	r3, [r2, #536]	; 0x218
   1a480:	bx	lr
   1a484:	mov	r0, #0
   1a488:	bx	lr
   1a48c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1a490:	strd	r6, [sp, #8]
   1a494:	str	r8, [sp, #16]
   1a498:	str	lr, [sp, #20]
   1a49c:	ldr	r3, [r0]
   1a4a0:	ldr	r3, [r3, #16]
   1a4a4:	ldr	r3, [r3, #28]
   1a4a8:	ldrb	r2, [r0, #442]	; 0x1ba
   1a4ac:	cmp	r2, #0
   1a4b0:	movne	r7, #0
   1a4b4:	bne	1a530 <fputs@plt+0x93bc>
   1a4b8:	mov	r6, r1
   1a4bc:	ldr	r2, [r1, #64]	; 0x40
   1a4c0:	cmp	r2, r3
   1a4c4:	beq	1a52c <fputs@plt+0x93b8>
   1a4c8:	ldr	r4, [r3, #48]	; 0x30
   1a4cc:	cmp	r4, #0
   1a4d0:	beq	1a52c <fputs@plt+0x93b8>
   1a4d4:	mov	r7, #0
   1a4d8:	b	1a4e8 <fputs@plt+0x9374>
   1a4dc:	ldr	r4, [r4]
   1a4e0:	cmp	r4, #0
   1a4e4:	beq	1a524 <fputs@plt+0x93b0>
   1a4e8:	ldr	r5, [r4, #8]
   1a4ec:	ldr	r2, [r5, #24]
   1a4f0:	ldr	r3, [r6, #64]	; 0x40
   1a4f4:	cmp	r2, r3
   1a4f8:	bne	1a4dc <fputs@plt+0x9368>
   1a4fc:	ldr	r1, [r6]
   1a500:	ldr	r0, [r5, #4]
   1a504:	bl	14234 <fputs@plt+0x30c0>
   1a508:	cmp	r0, #0
   1a50c:	bne	1a4dc <fputs@plt+0x9368>
   1a510:	cmp	r7, #0
   1a514:	ldreq	r7, [r6, #60]	; 0x3c
   1a518:	str	r7, [r5, #32]
   1a51c:	mov	r7, r5
   1a520:	b	1a4dc <fputs@plt+0x9368>
   1a524:	cmp	r7, #0
   1a528:	bne	1a530 <fputs@plt+0x93bc>
   1a52c:	ldr	r7, [r6, #60]	; 0x3c
   1a530:	mov	r0, r7
   1a534:	ldrd	r4, [sp]
   1a538:	ldrd	r6, [sp, #8]
   1a53c:	ldr	r8, [sp, #16]
   1a540:	add	sp, sp, #20
   1a544:	pop	{pc}		; (ldr pc, [sp], #4)
   1a548:	cmp	r1, #0
   1a54c:	cmpne	r0, #0
   1a550:	beq	1a5a8 <fputs@plt+0x9434>
   1a554:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1a558:	strd	r6, [sp, #8]
   1a55c:	str	r8, [sp, #16]
   1a560:	str	lr, [sp, #20]
   1a564:	mov	r6, r0
   1a568:	ldr	r7, [r1]
   1a56c:	cmp	r7, #0
   1a570:	ble	1a5b0 <fputs@plt+0x943c>
   1a574:	ldr	r4, [r1, #4]
   1a578:	mov	r5, #0
   1a57c:	ldr	r1, [r4, #4]
   1a580:	mov	r0, r6
   1a584:	bl	196ec <fputs@plt+0x8578>
   1a588:	cmp	r0, #0
   1a58c:	bge	1a5b8 <fputs@plt+0x9444>
   1a590:	add	r5, r5, #1
   1a594:	add	r4, r4, #20
   1a598:	cmp	r5, r7
   1a59c:	bne	1a57c <fputs@plt+0x9408>
   1a5a0:	mov	r0, #0
   1a5a4:	b	1a5bc <fputs@plt+0x9448>
   1a5a8:	mov	r0, #1
   1a5ac:	bx	lr
   1a5b0:	mov	r0, #0
   1a5b4:	b	1a5bc <fputs@plt+0x9448>
   1a5b8:	mov	r0, #1
   1a5bc:	ldrd	r4, [sp]
   1a5c0:	ldrd	r6, [sp, #8]
   1a5c4:	ldr	r8, [sp, #16]
   1a5c8:	add	sp, sp, #20
   1a5cc:	pop	{pc}		; (ldr pc, [sp], #4)
   1a5d0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1a5d4:	strd	r6, [sp, #8]
   1a5d8:	strd	r8, [sp, #16]
   1a5dc:	str	sl, [sp, #24]
   1a5e0:	str	lr, [sp, #28]
   1a5e4:	ldr	r8, [sp, #32]
   1a5e8:	ldr	ip, [r0]
   1a5ec:	ldr	ip, [ip, #24]
   1a5f0:	tst	ip, #8388608	; 0x800000
   1a5f4:	bne	1a610 <fputs@plt+0x949c>
   1a5f8:	cmp	r8, #0
   1a5fc:	movne	r9, #0
   1a600:	movne	r6, r9
   1a604:	bne	1a66c <fputs@plt+0x94f8>
   1a608:	mov	r6, r8
   1a60c:	b	1a678 <fputs@plt+0x9504>
   1a610:	mov	r7, r3
   1a614:	mov	r5, r2
   1a618:	bl	1a48c <fputs@plt+0x9318>
   1a61c:	subs	r6, r0, #0
   1a620:	beq	1a5f8 <fputs@plt+0x9484>
   1a624:	mov	r4, r6
   1a628:	mov	r9, #0
   1a62c:	b	1a654 <fputs@plt+0x94e0>
   1a630:	mov	r1, r7
   1a634:	ldr	r0, [r4, #16]
   1a638:	bl	1a548 <fputs@plt+0x93d4>
   1a63c:	cmp	r0, #0
   1a640:	ldrbne	r3, [r4, #9]
   1a644:	orrne	r9, r9, r3
   1a648:	ldr	r4, [r4, #32]
   1a64c:	cmp	r4, #0
   1a650:	beq	1a664 <fputs@plt+0x94f0>
   1a654:	ldrb	r1, [r4, #8]
   1a658:	cmp	r1, r5
   1a65c:	bne	1a648 <fputs@plt+0x94d4>
   1a660:	b	1a630 <fputs@plt+0x94bc>
   1a664:	cmp	r8, #0
   1a668:	beq	1a670 <fputs@plt+0x94fc>
   1a66c:	str	r9, [r8]
   1a670:	cmp	r9, #0
   1a674:	moveq	r6, #0
   1a678:	mov	r0, r6
   1a67c:	ldrd	r4, [sp]
   1a680:	ldrd	r6, [sp, #8]
   1a684:	ldrd	r8, [sp, #16]
   1a688:	ldr	sl, [sp, #24]
   1a68c:	add	sp, sp, #28
   1a690:	pop	{pc}		; (ldr pc, [sp], #4)
   1a694:	ldr	r3, [r1, #56]	; 0x38
   1a698:	cmp	r3, #0
   1a69c:	beq	1a6c4 <fputs@plt+0x9550>
   1a6a0:	ldr	r2, [r3]
   1a6a4:	cmp	r0, r2
   1a6a8:	beq	1a6c4 <fputs@plt+0x9550>
   1a6ac:	ldr	r3, [r3, #24]
   1a6b0:	cmp	r3, #0
   1a6b4:	beq	1a6c4 <fputs@plt+0x9550>
   1a6b8:	ldr	r2, [r3]
   1a6bc:	cmp	r2, r0
   1a6c0:	bne	1a6ac <fputs@plt+0x9538>
   1a6c4:	mov	r0, r3
   1a6c8:	bx	lr
   1a6cc:	strd	r4, [sp, #-12]!
   1a6d0:	str	lr, [sp, #8]
   1a6d4:	ldr	r3, [r1, #56]	; 0x38
   1a6d8:	mov	r2, #0
   1a6dc:	str	r2, [r1, #56]	; 0x38
   1a6e0:	cmp	r3, r2
   1a6e4:	beq	1a72c <fputs@plt+0x95b8>
   1a6e8:	mov	r4, r2
   1a6ec:	mov	r5, r2
   1a6f0:	b	1a700 <fputs@plt+0x958c>
   1a6f4:	mov	r3, ip
   1a6f8:	cmp	ip, #0
   1a6fc:	beq	1a730 <fputs@plt+0x95bc>
   1a700:	ldr	r2, [r3]
   1a704:	ldr	ip, [r3, #24]
   1a708:	cmp	r2, r0
   1a70c:	streq	r3, [r1, #56]	; 0x38
   1a710:	streq	r5, [r3, #24]
   1a714:	moveq	r4, r3
   1a718:	beq	1a6f4 <fputs@plt+0x9580>
   1a71c:	ldr	lr, [r2, #344]	; 0x158
   1a720:	str	lr, [r3, #24]
   1a724:	str	r3, [r2, #344]	; 0x158
   1a728:	b	1a6f4 <fputs@plt+0x9580>
   1a72c:	mov	r4, r3
   1a730:	mov	r0, r4
   1a734:	ldrd	r4, [sp]
   1a738:	add	sp, sp, #8
   1a73c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a740:	ldr	r3, [r0, #340]	; 0x154
   1a744:	cmp	r3, #0
   1a748:	beq	1a7d4 <fputs@plt+0x9660>
   1a74c:	ldr	r3, [r0, #316]	; 0x13c
   1a750:	cmp	r3, #0
   1a754:	ble	1a7dc <fputs@plt+0x9668>
   1a758:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1a75c:	strd	r6, [sp, #8]
   1a760:	str	r8, [sp, #16]
   1a764:	str	lr, [sp, #20]
   1a768:	mov	r7, r2
   1a76c:	mov	r6, r1
   1a770:	mov	r5, r0
   1a774:	mov	r4, #0
   1a778:	add	r8, r2, #1
   1a77c:	b	1a7f4 <fputs@plt+0x9680>
   1a780:	ldr	r2, [r2, #80]	; 0x50
   1a784:	str	r8, [r3, #20]
   1a788:	cmp	r2, #0
   1a78c:	beq	1a7e4 <fputs@plt+0x9670>
   1a790:	ldr	r3, [r3, #20]
   1a794:	cmp	r3, r7
   1a798:	ble	1a7e4 <fputs@plt+0x9670>
   1a79c:	mov	r1, r7
   1a7a0:	blx	r2
   1a7a4:	add	r4, r4, #1
   1a7a8:	cmp	r0, #0
   1a7ac:	beq	1a7e8 <fputs@plt+0x9674>
   1a7b0:	ldrd	r4, [sp]
   1a7b4:	ldrd	r6, [sp, #8]
   1a7b8:	ldr	r8, [sp, #16]
   1a7bc:	add	sp, sp, #20
   1a7c0:	pop	{pc}		; (ldr pc, [sp], #4)
   1a7c4:	ldr	r2, [r2, #88]	; 0x58
   1a7c8:	b	1a788 <fputs@plt+0x9614>
   1a7cc:	mov	r0, #0
   1a7d0:	b	1a7b0 <fputs@plt+0x963c>
   1a7d4:	mov	r0, #0
   1a7d8:	bx	lr
   1a7dc:	mov	r0, #0
   1a7e0:	bx	lr
   1a7e4:	add	r4, r4, #1
   1a7e8:	ldr	r3, [r5, #316]	; 0x13c
   1a7ec:	cmp	r3, r4
   1a7f0:	ble	1a7cc <fputs@plt+0x9658>
   1a7f4:	ldr	r3, [r5, #340]	; 0x154
   1a7f8:	ldr	r3, [r3, r4, lsl #2]
   1a7fc:	ldr	r0, [r3, #8]
   1a800:	cmp	r0, #0
   1a804:	beq	1a7e4 <fputs@plt+0x9670>
   1a808:	ldr	r2, [r3, #4]
   1a80c:	ldr	r2, [r2]
   1a810:	ldr	r1, [r2]
   1a814:	cmp	r1, #1
   1a818:	ble	1a7e4 <fputs@plt+0x9670>
   1a81c:	cmp	r6, #0
   1a820:	beq	1a780 <fputs@plt+0x960c>
   1a824:	cmp	r6, #2
   1a828:	beq	1a7c4 <fputs@plt+0x9650>
   1a82c:	ldr	r2, [r2, #84]	; 0x54
   1a830:	b	1a788 <fputs@plt+0x9614>
   1a834:	ldr	r3, [r0, #4]
   1a838:	lsl	r1, r1, #1
   1a83c:	ldrsh	r3, [r3, r1]
   1a840:	cmn	r3, #2
   1a844:	beq	1a860 <fputs@plt+0x96ec>
   1a848:	cmn	r3, #1
   1a84c:	beq	1a86c <fputs@plt+0x96f8>
   1a850:	ldr	r2, [r0, #12]
   1a854:	ldr	r2, [r2, #4]
   1a858:	ldr	r0, [r2, r3, lsl #4]
   1a85c:	bx	lr
   1a860:	movw	r0, #47428	; 0xb944
   1a864:	movt	r0, #8
   1a868:	bx	lr
   1a86c:	movw	r0, #62732	; 0xf50c
   1a870:	movt	r0, #8
   1a874:	bx	lr
   1a878:	cmp	r1, #0
   1a87c:	bxeq	lr
   1a880:	ldrh	r3, [r1, #20]
   1a884:	tst	r3, #4
   1a888:	bxne	lr
   1a88c:	mov	r2, #0
   1a890:	ldr	ip, [r0]
   1a894:	cmp	ip, #0
   1a898:	beq	1a8ac <fputs@plt+0x9738>
   1a89c:	ldr	ip, [r1]
   1a8a0:	ldr	ip, [ip, #4]
   1a8a4:	tst	ip, #1
   1a8a8:	bxeq	lr
   1a8ac:	strd	r4, [sp, #-20]!	; 0xffffffec
   1a8b0:	strd	r6, [sp, #8]
   1a8b4:	str	lr, [sp, #16]
   1a8b8:	ldr	r7, [r0, #72]	; 0x48
   1a8bc:	ldr	lr, [r0, #76]	; 0x4c
   1a8c0:	ldr	r6, [r1, #40]	; 0x28
   1a8c4:	ldr	ip, [r1, #44]	; 0x2c
   1a8c8:	and	r4, r7, r6
   1a8cc:	and	r5, lr, ip
   1a8d0:	orrs	ip, r4, r5
   1a8d4:	bne	1a954 <fputs@plt+0x97e0>
   1a8d8:	cmp	r2, #0
   1a8dc:	beq	1a8ec <fputs@plt+0x9778>
   1a8e0:	tst	r3, #1024	; 0x400
   1a8e4:	orrne	r3, r3, #512	; 0x200
   1a8e8:	bne	1a8f0 <fputs@plt+0x977c>
   1a8ec:	orr	r3, r3, #4
   1a8f0:	strh	r3, [r1, #20]
   1a8f4:	ldr	r3, [r1, #4]
   1a8f8:	cmp	r3, #0
   1a8fc:	blt	1a954 <fputs@plt+0x97e0>
   1a900:	ldr	r1, [r1, #24]
   1a904:	ldr	r1, [r1, #20]
   1a908:	add	r3, r3, r3, lsl #1
   1a90c:	add	r1, r1, r3, lsl #4
   1a910:	ldrb	r3, [r1, #22]
   1a914:	sub	r3, r3, #1
   1a918:	uxtb	r3, r3
   1a91c:	strb	r3, [r1, #22]
   1a920:	cmp	r3, #0
   1a924:	bne	1a954 <fputs@plt+0x97e0>
   1a928:	add	r2, r2, #1
   1a92c:	ldrh	r3, [r1, #20]
   1a930:	tst	r3, #4
   1a934:	bne	1a954 <fputs@plt+0x97e0>
   1a938:	ldr	ip, [r0]
   1a93c:	cmp	ip, #0
   1a940:	beq	1a8b8 <fputs@plt+0x9744>
   1a944:	ldr	ip, [r1]
   1a948:	ldr	ip, [ip, #4]
   1a94c:	tst	ip, #1
   1a950:	bne	1a8b8 <fputs@plt+0x9744>
   1a954:	ldrd	r4, [sp]
   1a958:	ldrd	r6, [sp, #8]
   1a95c:	add	sp, sp, #16
   1a960:	pop	{pc}		; (ldr pc, [sp], #4)
   1a964:	sub	r2, r0, #79	; 0x4f
   1a968:	sub	r3, r0, #75	; 0x4b
   1a96c:	cmp	r3, #1
   1a970:	cmphi	r2, #4
   1a974:	bls	1a988 <fputs@plt+0x9814>
   1a978:	cmp	r0, #73	; 0x49
   1a97c:	movne	r0, #0
   1a980:	moveq	r0, #1
   1a984:	bx	lr
   1a988:	mov	r0, #1
   1a98c:	bx	lr
   1a990:	cmp	r0, #0
   1a994:	beq	1a9b4 <fputs@plt+0x9840>
   1a998:	ldr	r3, [r1, #4]
   1a99c:	and	r2, r3, #1
   1a9a0:	ldr	r3, [r0, #4]
   1a9a4:	orr	r3, r3, r2
   1a9a8:	str	r3, [r0, #4]
   1a9ac:	ldrsh	r3, [r1, #36]	; 0x24
   1a9b0:	strh	r3, [r0, #36]	; 0x24
   1a9b4:	bx	lr
   1a9b8:	add	r1, r1, r1, lsl #1
   1a9bc:	lsl	r1, r1, #4
   1a9c0:	ldr	r3, [r0, #20]
   1a9c4:	add	r3, r3, r1
   1a9c8:	str	r2, [r3, #4]
   1a9cc:	ldr	r3, [r0, #20]
   1a9d0:	add	r2, r2, r2, lsl #1
   1a9d4:	lsl	r2, r2, #4
   1a9d8:	add	ip, r3, r2
   1a9dc:	ldrsh	ip, [ip, #16]
   1a9e0:	add	r3, r3, r1
   1a9e4:	strh	ip, [r3, #16]
   1a9e8:	ldr	r3, [r0, #20]
   1a9ec:	add	r2, r3, r2
   1a9f0:	ldrb	r3, [r2, #22]
   1a9f4:	add	r3, r3, #1
   1a9f8:	strb	r3, [r2, #22]
   1a9fc:	bx	lr
   1aa00:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1aa04:	strd	r6, [sp, #8]
   1aa08:	strd	r8, [sp, #16]
   1aa0c:	strd	sl, [sp, #24]
   1aa10:	str	lr, [sp, #32]
   1aa14:	sub	sp, sp, #12
   1aa18:	mov	r4, r2
   1aa1c:	mov	r5, r3
   1aa20:	ldrsh	r1, [sp, #48]	; 0x30
   1aa24:	ldrsh	r3, [sp, #52]	; 0x34
   1aa28:	str	r3, [sp]
   1aa2c:	mov	r3, r0
   1aa30:	ldrh	lr, [r3], #8
   1aa34:	str	r3, [sp, #4]
   1aa38:	cmp	lr, #0
   1aa3c:	beq	1ab04 <fputs@plt+0x9990>
   1aa40:	sub	ip, lr, #1
   1aa44:	uxth	ip, ip
   1aa48:	add	ip, r0, ip, lsl #4
   1aa4c:	add	ip, ip, #24
   1aa50:	b	1aa68 <fputs@plt+0x98f4>
   1aa54:	cmp	r2, r1
   1aa58:	beq	1aa94 <fputs@plt+0x9920>
   1aa5c:	add	r3, r3, #16
   1aa60:	cmp	r3, ip
   1aa64:	beq	1aab4 <fputs@plt+0x9940>
   1aa68:	ldrsh	r2, [r3, #8]
   1aa6c:	cmp	r2, r1
   1aa70:	blt	1aa94 <fputs@plt+0x9920>
   1aa74:	ldr	fp, [r3]
   1aa78:	ldr	sl, [r3, #4]
   1aa7c:	and	r6, r4, fp
   1aa80:	and	r7, r5, sl
   1aa84:	cmp	r7, r5
   1aa88:	cmpeq	r6, r4
   1aa8c:	bne	1aa54 <fputs@plt+0x98e0>
   1aa90:	b	1ab20 <fputs@plt+0x99ac>
   1aa94:	ldrd	sl, [r3]
   1aa98:	and	r8, sl, r4
   1aa9c:	and	r9, fp, r5
   1aaa0:	cmp	fp, r9
   1aaa4:	cmpeq	sl, r8
   1aaa8:	bne	1aa5c <fputs@plt+0x98e8>
   1aaac:	mov	r0, #0
   1aab0:	b	1ab40 <fputs@plt+0x99cc>
   1aab4:	cmp	lr, #2
   1aab8:	bls	1ab04 <fputs@plt+0x9990>
   1aabc:	add	r2, r0, #24
   1aac0:	sub	lr, lr, #2
   1aac4:	uxth	lr, lr
   1aac8:	add	r0, r0, #40	; 0x28
   1aacc:	add	r0, r0, lr, lsl #4
   1aad0:	ldr	r3, [sp, #4]
   1aad4:	ldrsh	lr, [r3, #8]
   1aad8:	ldrsh	ip, [r2, #8]
   1aadc:	cmp	lr, ip
   1aae0:	movgt	r3, r2
   1aae4:	add	r2, r2, #16
   1aae8:	cmp	r2, r0
   1aaec:	bne	1aad4 <fputs@plt+0x9960>
   1aaf0:	ldrsh	r2, [r3, #8]
   1aaf4:	cmp	r2, r1
   1aaf8:	movle	r0, #0
   1aafc:	bgt	1ab20 <fputs@plt+0x99ac>
   1ab00:	b	1ab40 <fputs@plt+0x99cc>
   1ab04:	add	r2, lr, #1
   1ab08:	strh	r2, [r0]
   1ab0c:	add	r3, r0, lr, lsl #4
   1ab10:	add	r3, r3, #8
   1ab14:	add	r0, r0, r2, lsl #4
   1ab18:	ldr	r2, [sp]
   1ab1c:	strh	r2, [r0, #2]
   1ab20:	strd	r4, [r3]
   1ab24:	strh	r1, [r3, #8]
   1ab28:	ldrsh	r2, [r3, #10]
   1ab2c:	ldr	r1, [sp]
   1ab30:	cmp	r2, r1
   1ab34:	strhgt	r1, [r3, #10]
   1ab38:	movgt	r0, #1
   1ab3c:	movle	r0, #1
   1ab40:	add	sp, sp, #12
   1ab44:	ldrd	r4, [sp]
   1ab48:	ldrd	r6, [sp, #8]
   1ab4c:	ldrd	r8, [sp, #16]
   1ab50:	ldrd	sl, [sp, #24]
   1ab54:	add	sp, sp, #32
   1ab58:	pop	{pc}		; (ldr pc, [sp], #4)
   1ab5c:	ldr	ip, [r0]
   1ab60:	cmp	ip, #0
   1ab64:	ble	1abc4 <fputs@plt+0x9a50>
   1ab68:	ldr	r3, [r0, #4]
   1ab6c:	cmp	r1, r3
   1ab70:	addne	r0, r0, #4
   1ab74:	movne	r3, #0
   1ab78:	beq	1abb0 <fputs@plt+0x9a3c>
   1ab7c:	add	r3, r3, #1
   1ab80:	cmp	r3, ip
   1ab84:	beq	1abb8 <fputs@plt+0x9a44>
   1ab88:	ldr	r2, [r0, #4]!
   1ab8c:	cmp	r2, r1
   1ab90:	bne	1ab7c <fputs@plt+0x9a08>
   1ab94:	mov	r0, #1
   1ab98:	sub	r1, r3, #32
   1ab9c:	rsb	r2, r3, #32
   1aba0:	lsl	r1, r0, r1
   1aba4:	orr	r1, r1, r0, lsr r2
   1aba8:	lsl	r0, r0, r3
   1abac:	bx	lr
   1abb0:	mov	r3, #0
   1abb4:	b	1ab94 <fputs@plt+0x9a20>
   1abb8:	mov	r0, #0
   1abbc:	mov	r1, r0
   1abc0:	bx	lr
   1abc4:	mov	r0, #0
   1abc8:	mov	r1, r0
   1abcc:	bx	lr
   1abd0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1abd4:	strd	r6, [sp, #8]
   1abd8:	str	r8, [sp, #16]
   1abdc:	str	lr, [sp, #20]
   1abe0:	subs	r4, r1, #0
   1abe4:	beq	1ac74 <fputs@plt+0x9b00>
   1abe8:	mov	r5, r0
   1abec:	ldrb	r3, [r4]
   1abf0:	cmp	r3, #152	; 0x98
   1abf4:	beq	1ac40 <fputs@plt+0x9acc>
   1abf8:	ldr	r1, [r4, #16]
   1abfc:	bl	1abd0 <fputs@plt+0x9a5c>
   1ac00:	mov	r6, r0
   1ac04:	mov	r7, r1
   1ac08:	ldr	r1, [r4, #12]
   1ac0c:	mov	r0, r5
   1ac10:	bl	1abd0 <fputs@plt+0x9a5c>
   1ac14:	orr	r6, r6, r0
   1ac18:	orr	r7, r7, r1
   1ac1c:	ldr	r3, [r4, #4]
   1ac20:	tst	r3, #2048	; 0x800
   1ac24:	beq	1ac5c <fputs@plt+0x9ae8>
   1ac28:	ldr	r1, [r4, #20]
   1ac2c:	mov	r0, r5
   1ac30:	bl	1ad0c <fputs@plt+0x9b98>
   1ac34:	orr	r0, r6, r0
   1ac38:	orr	r1, r7, r1
   1ac3c:	b	1ac48 <fputs@plt+0x9ad4>
   1ac40:	ldr	r1, [r4, #28]
   1ac44:	bl	1ab5c <fputs@plt+0x99e8>
   1ac48:	ldrd	r4, [sp]
   1ac4c:	ldrd	r6, [sp, #8]
   1ac50:	ldr	r8, [sp, #16]
   1ac54:	add	sp, sp, #20
   1ac58:	pop	{pc}		; (ldr pc, [sp], #4)
   1ac5c:	ldr	r1, [r4, #20]
   1ac60:	mov	r0, r5
   1ac64:	bl	1ac80 <fputs@plt+0x9b0c>
   1ac68:	orr	r0, r6, r0
   1ac6c:	orr	r1, r7, r1
   1ac70:	b	1ac48 <fputs@plt+0x9ad4>
   1ac74:	mov	r0, #0
   1ac78:	mov	r1, r0
   1ac7c:	b	1ac48 <fputs@plt+0x9ad4>
   1ac80:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1ac84:	strd	r6, [sp, #8]
   1ac88:	str	r8, [sp, #16]
   1ac8c:	str	lr, [sp, #20]
   1ac90:	cmp	r1, #0
   1ac94:	beq	1acf4 <fputs@plt+0x9b80>
   1ac98:	ldr	r7, [r1]
   1ac9c:	cmp	r7, #0
   1aca0:	ble	1ad00 <fputs@plt+0x9b8c>
   1aca4:	mov	r8, r0
   1aca8:	ldr	r4, [r1, #4]
   1acac:	add	r7, r7, r7, lsl #2
   1acb0:	add	r7, r4, r7, lsl #2
   1acb4:	mov	r5, #0
   1acb8:	mov	r6, r5
   1acbc:	ldr	r1, [r4], #20
   1acc0:	mov	r0, r8
   1acc4:	bl	1abd0 <fputs@plt+0x9a5c>
   1acc8:	orr	r5, r0, r5
   1accc:	orr	r6, r1, r6
   1acd0:	cmp	r7, r4
   1acd4:	bne	1acbc <fputs@plt+0x9b48>
   1acd8:	mov	r0, r5
   1acdc:	mov	r1, r6
   1ace0:	ldrd	r4, [sp]
   1ace4:	ldrd	r6, [sp, #8]
   1ace8:	ldr	r8, [sp, #16]
   1acec:	add	sp, sp, #20
   1acf0:	pop	{pc}		; (ldr pc, [sp], #4)
   1acf4:	mov	r5, #0
   1acf8:	mov	r6, r5
   1acfc:	b	1acd8 <fputs@plt+0x9b64>
   1ad00:	mov	r5, #0
   1ad04:	mov	r6, r5
   1ad08:	b	1acd8 <fputs@plt+0x9b64>
   1ad0c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1ad10:	strd	r6, [sp, #8]
   1ad14:	strd	r8, [sp, #16]
   1ad18:	strd	sl, [sp, #24]
   1ad1c:	str	lr, [sp, #32]
   1ad20:	sub	sp, sp, #12
   1ad24:	str	r0, [sp, #4]
   1ad28:	subs	r6, r1, #0
   1ad2c:	beq	1ae10 <fputs@plt+0x9c9c>
   1ad30:	mov	r4, #0
   1ad34:	mov	r5, r4
   1ad38:	b	1ad48 <fputs@plt+0x9bd4>
   1ad3c:	ldr	r6, [r6, #48]	; 0x30
   1ad40:	cmp	r6, #0
   1ad44:	beq	1ae18 <fputs@plt+0x9ca4>
   1ad48:	ldr	r8, [r6, #28]
   1ad4c:	ldr	r1, [r6]
   1ad50:	ldr	r7, [sp, #4]
   1ad54:	mov	r0, r7
   1ad58:	bl	1ac80 <fputs@plt+0x9b0c>
   1ad5c:	orr	r4, r0, r4
   1ad60:	orr	r5, r1, r5
   1ad64:	ldr	r1, [r6, #36]	; 0x24
   1ad68:	mov	r0, r7
   1ad6c:	bl	1ac80 <fputs@plt+0x9b0c>
   1ad70:	orr	r4, r4, r0
   1ad74:	orr	r5, r5, r1
   1ad78:	ldr	r1, [r6, #44]	; 0x2c
   1ad7c:	mov	r0, r7
   1ad80:	bl	1ac80 <fputs@plt+0x9b0c>
   1ad84:	orr	r4, r4, r0
   1ad88:	orr	r5, r5, r1
   1ad8c:	ldr	r1, [r6, #32]
   1ad90:	mov	r0, r7
   1ad94:	bl	1abd0 <fputs@plt+0x9a5c>
   1ad98:	orr	r4, r4, r0
   1ad9c:	orr	r5, r5, r1
   1ada0:	ldr	r1, [r6, #40]	; 0x28
   1ada4:	mov	r0, r7
   1ada8:	bl	1abd0 <fputs@plt+0x9a5c>
   1adac:	orr	r4, r4, r0
   1adb0:	orr	r5, r5, r1
   1adb4:	cmp	r8, #0
   1adb8:	beq	1ad3c <fputs@plt+0x9bc8>
   1adbc:	ldr	fp, [r8]
   1adc0:	cmp	fp, #0
   1adc4:	ble	1ad3c <fputs@plt+0x9bc8>
   1adc8:	mov	sl, #0
   1adcc:	ldr	r1, [r8, #28]
   1add0:	ldr	r0, [sp, #4]
   1add4:	bl	1ad0c <fputs@plt+0x9b98>
   1add8:	mov	r9, r0
   1addc:	mov	r7, r1
   1ade0:	ldr	r1, [r8, #56]	; 0x38
   1ade4:	ldr	r0, [sp, #4]
   1ade8:	bl	1abd0 <fputs@plt+0x9a5c>
   1adec:	orr	r0, r9, r0
   1adf0:	orr	r1, r7, r1
   1adf4:	orr	r4, r0, r4
   1adf8:	orr	r5, r1, r5
   1adfc:	add	sl, sl, #1
   1ae00:	add	r8, r8, #72	; 0x48
   1ae04:	cmp	fp, sl
   1ae08:	bne	1adcc <fputs@plt+0x9c58>
   1ae0c:	b	1ad3c <fputs@plt+0x9bc8>
   1ae10:	mov	r4, #0
   1ae14:	mov	r5, r4
   1ae18:	mov	r0, r4
   1ae1c:	mov	r1, r5
   1ae20:	add	sp, sp, #12
   1ae24:	ldrd	r4, [sp]
   1ae28:	ldrd	r6, [sp, #8]
   1ae2c:	ldrd	r8, [sp, #16]
   1ae30:	ldrd	sl, [sp, #24]
   1ae34:	add	sp, sp, #32
   1ae38:	pop	{pc}		; (ldr pc, [sp], #4)
   1ae3c:	cmp	r0, #10
   1ae40:	bgt	1ae4c <fputs@plt+0x9cd8>
   1ae44:	mov	r0, #0
   1ae48:	bx	lr
   1ae4c:	str	r4, [sp, #-8]!
   1ae50:	str	lr, [sp, #4]
   1ae54:	sxth	r0, r0
   1ae58:	asr	r1, r0, #31
   1ae5c:	bl	157cc <fputs@plt+0x4658>
   1ae60:	sub	r0, r0, #33	; 0x21
   1ae64:	sxth	r0, r0
   1ae68:	ldr	r4, [sp]
   1ae6c:	add	sp, sp, #4
   1ae70:	pop	{pc}		; (ldr pc, [sp], #4)
   1ae74:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1ae78:	strd	r6, [sp, #8]
   1ae7c:	strd	r8, [sp, #16]
   1ae80:	str	sl, [sp, #24]
   1ae84:	str	lr, [sp, #28]
   1ae88:	mov	r7, r0
   1ae8c:	mov	r4, r1
   1ae90:	mov	r5, r2
   1ae94:	mov	r6, r3
   1ae98:	bl	17a1c <fputs@plt+0x68a8>
   1ae9c:	ldr	r1, [r7, #32]
   1aea0:	cmp	r4, r1
   1aea4:	bge	1af40 <fputs@plt+0x9dcc>
   1aea8:	add	r0, r0, #20
   1aeac:	mov	r9, #25
   1aeb0:	mov	ip, #0
   1aeb4:	mov	r8, #37	; 0x25
   1aeb8:	mov	r7, #1
   1aebc:	mov	lr, #30
   1aec0:	b	1aef0 <fputs@plt+0x9d7c>
   1aec4:	strb	lr, [r0, #-20]	; 0xffffffec
   1aec8:	ldr	r2, [r0, #-12]
   1aecc:	add	r2, r2, r6
   1aed0:	str	r2, [r0, #-16]
   1aed4:	ldr	r2, [r0, #-8]
   1aed8:	str	r2, [r0, #-12]
   1aedc:	str	ip, [r0, #-8]
   1aee0:	add	r4, r4, #1
   1aee4:	add	r0, r0, #20
   1aee8:	cmp	r4, r1
   1aeec:	beq	1af40 <fputs@plt+0x9dcc>
   1aef0:	ldr	r2, [r0, #-16]
   1aef4:	cmp	r2, r5
   1aef8:	bne	1aee0 <fputs@plt+0x9d6c>
   1aefc:	ldrb	r2, [r0, #-20]	; 0xffffffec
   1af00:	cmp	r2, #47	; 0x2f
   1af04:	beq	1aec4 <fputs@plt+0x9d50>
   1af08:	cmp	r2, #103	; 0x67
   1af0c:	bne	1aee0 <fputs@plt+0x9d6c>
   1af10:	ldr	r2, [sp, #32]
   1af14:	cmp	r2, #0
   1af18:	beq	1af30 <fputs@plt+0x9dbc>
   1af1c:	strb	r8, [r0, #-20]	; 0xffffffec
   1af20:	ldr	r2, [r0, #-12]
   1af24:	str	r2, [r0, #-16]
   1af28:	str	r7, [r0, #-12]
   1af2c:	b	1aee0 <fputs@plt+0x9d6c>
   1af30:	strb	r9, [r0, #-20]	; 0xffffffec
   1af34:	str	ip, [r0, #-16]
   1af38:	str	ip, [r0, #-8]
   1af3c:	b	1aee0 <fputs@plt+0x9d6c>
   1af40:	ldrd	r4, [sp]
   1af44:	ldrd	r6, [sp, #8]
   1af48:	ldrd	r8, [sp, #16]
   1af4c:	ldr	sl, [sp, #24]
   1af50:	add	sp, sp, #28
   1af54:	pop	{pc}		; (ldr pc, [sp], #4)
   1af58:	strd	r4, [sp, #-16]!
   1af5c:	str	r6, [sp, #8]
   1af60:	str	lr, [sp, #12]
   1af64:	ldr	lr, [r0, #8]
   1af68:	ldr	ip, [r1, #44]	; 0x2c
   1af6c:	cmp	lr, ip
   1af70:	movne	r0, #0
   1af74:	bne	1afd4 <fputs@plt+0x9e60>
   1af78:	ldrh	ip, [r0, #18]
   1af7c:	tst	ip, #130	; 0x82
   1af80:	moveq	r0, #0
   1af84:	beq	1afd4 <fputs@plt+0x9e60>
   1af88:	ldr	lr, [r0, #32]
   1af8c:	ldr	ip, [r0, #36]	; 0x24
   1af90:	and	r4, r2, lr
   1af94:	and	r5, r3, ip
   1af98:	orrs	r3, r4, r5
   1af9c:	movne	r0, #0
   1afa0:	bne	1afd4 <fputs@plt+0x9e60>
   1afa4:	ldr	r3, [r0, #12]
   1afa8:	cmp	r3, #0
   1afac:	movlt	r0, #0
   1afb0:	blt	1afd4 <fputs@plt+0x9e60>
   1afb4:	ldr	r2, [r1, #16]
   1afb8:	ldr	r2, [r2, #4]
   1afbc:	add	r3, r2, r3, lsl #4
   1afc0:	ldrb	r1, [r3, #13]
   1afc4:	ldr	r0, [r0]
   1afc8:	bl	195ec <fputs@plt+0x8478>
   1afcc:	adds	r0, r0, #0
   1afd0:	movne	r0, #1
   1afd4:	ldrd	r4, [sp]
   1afd8:	ldr	r6, [sp, #8]
   1afdc:	add	sp, sp, #12
   1afe0:	pop	{pc}		; (ldr pc, [sp], #4)
   1afe4:	strd	r4, [sp, #-16]!
   1afe8:	str	r6, [sp, #8]
   1afec:	str	lr, [sp, #12]
   1aff0:	ldrh	lr, [r0, #40]	; 0x28
   1aff4:	ldrh	r3, [r0, #42]	; 0x2a
   1aff8:	ldrh	r5, [r1, #40]	; 0x28
   1affc:	ldrh	r2, [r1, #42]	; 0x2a
   1b000:	sub	r4, lr, r3
   1b004:	sub	ip, r5, r2
   1b008:	cmp	r3, r2
   1b00c:	movcs	r3, #0
   1b010:	movcc	r3, #1
   1b014:	cmp	r4, ip
   1b018:	orrge	r3, r3, #1
   1b01c:	cmp	r3, #0
   1b020:	movne	r0, #0
   1b024:	bne	1b074 <fputs@plt+0x9f00>
   1b028:	ldrsh	r2, [r0, #20]
   1b02c:	ldrsh	r3, [r1, #20]
   1b030:	cmp	r2, r3
   1b034:	blt	1b054 <fputs@plt+0x9ee0>
   1b038:	movgt	r0, #0
   1b03c:	bgt	1b074 <fputs@plt+0x9f00>
   1b040:	ldrsh	r2, [r0, #22]
   1b044:	ldrsh	r3, [r1, #22]
   1b048:	cmp	r2, r3
   1b04c:	movgt	r0, #0
   1b050:	bgt	1b074 <fputs@plt+0x9f00>
   1b054:	subs	lr, lr, #1
   1b058:	bmi	1b0d8 <fputs@plt+0x9f64>
   1b05c:	sub	r5, r5, #1
   1b060:	lsl	r6, r5, #2
   1b064:	ldr	r4, [r0, #48]	; 0x30
   1b068:	add	r4, r4, lr, lsl #2
   1b06c:	b	1b090 <fputs@plt+0x9f1c>
   1b070:	mov	r0, #0
   1b074:	ldrd	r4, [sp]
   1b078:	ldr	r6, [sp, #8]
   1b07c:	add	sp, sp, #12
   1b080:	pop	{pc}		; (ldr pc, [sp], #4)
   1b084:	sub	lr, lr, #1
   1b088:	cmn	lr, #1
   1b08c:	beq	1b0d0 <fputs@plt+0x9f5c>
   1b090:	ldr	r0, [r4], #-4
   1b094:	cmp	r0, #0
   1b098:	beq	1b084 <fputs@plt+0x9f10>
   1b09c:	cmp	r5, #0
   1b0a0:	blt	1b0e0 <fputs@plt+0x9f6c>
   1b0a4:	ldr	ip, [r1, #48]	; 0x30
   1b0a8:	ldr	r3, [ip, r6]
   1b0ac:	cmp	r0, r3
   1b0b0:	beq	1b084 <fputs@plt+0x9f10>
   1b0b4:	mov	r3, r5
   1b0b8:	subs	r3, r3, #1
   1b0bc:	bmi	1b070 <fputs@plt+0x9efc>
   1b0c0:	ldr	r2, [ip, r3, lsl #2]
   1b0c4:	cmp	r0, r2
   1b0c8:	bne	1b0b8 <fputs@plt+0x9f44>
   1b0cc:	b	1b084 <fputs@plt+0x9f10>
   1b0d0:	mov	r0, #1
   1b0d4:	b	1b074 <fputs@plt+0x9f00>
   1b0d8:	mov	r0, #1
   1b0dc:	b	1b074 <fputs@plt+0x9f00>
   1b0e0:	mov	r0, #0
   1b0e4:	b	1b074 <fputs@plt+0x9f00>
   1b0e8:	ldr	r3, [r0]
   1b0ec:	cmp	r3, #0
   1b0f0:	bxeq	lr
   1b0f4:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1b0f8:	strd	r6, [sp, #8]
   1b0fc:	strd	r8, [sp, #16]
   1b100:	str	lr, [sp, #24]
   1b104:	ldrh	ip, [r1, #16]
   1b108:	movw	lr, #513	; 0x201
   1b10c:	b	1b148 <fputs@plt+0x9fd4>
   1b110:	ldrd	r8, [r3]
   1b114:	ldrd	r4, [r1]
   1b118:	and	r6, r8, r4
   1b11c:	and	r7, r9, r5
   1b120:	cmp	r9, r7
   1b124:	cmpeq	r8, r6
   1b128:	beq	1b1b4 <fputs@plt+0xa040>
   1b12c:	cmp	r5, r7
   1b130:	cmpeq	r4, r6
   1b134:	beq	1b1ec <fputs@plt+0xa078>
   1b138:	add	r0, r3, #52	; 0x34
   1b13c:	ldr	r3, [r3, #52]	; 0x34
   1b140:	cmp	r3, #0
   1b144:	beq	1b20c <fputs@plt+0xa098>
   1b148:	ldrh	r2, [r3, #16]
   1b14c:	cmp	r2, ip
   1b150:	bne	1b138 <fputs@plt+0x9fc4>
   1b154:	ldr	r2, [r3, #36]	; 0x24
   1b158:	tst	r2, #16384	; 0x4000
   1b15c:	beq	1b110 <fputs@plt+0x9f9c>
   1b160:	ldrh	r2, [r1, #42]	; 0x2a
   1b164:	cmp	r2, #0
   1b168:	bne	1b110 <fputs@plt+0x9f9c>
   1b16c:	ldr	r2, [r1, #36]	; 0x24
   1b170:	bics	r2, lr, r2
   1b174:	bne	1b110 <fputs@plt+0x9f9c>
   1b178:	ldrd	r8, [r3]
   1b17c:	ldrd	r4, [r1]
   1b180:	and	r6, r8, r4
   1b184:	and	r7, r9, r5
   1b188:	cmp	r5, r7
   1b18c:	cmpeq	r4, r6
   1b190:	beq	1b20c <fputs@plt+0xa098>
   1b194:	cmp	r9, r7
   1b198:	cmpeq	r8, r6
   1b19c:	bne	1b138 <fputs@plt+0x9fc4>
   1b1a0:	ldrsh	r8, [r3, #18]
   1b1a4:	ldrsh	r2, [r1, #18]
   1b1a8:	cmp	r8, r2
   1b1ac:	ble	1b1c4 <fputs@plt+0xa050>
   1b1b0:	b	1b138 <fputs@plt+0x9fc4>
   1b1b4:	ldrsh	r8, [r3, #18]
   1b1b8:	ldrsh	r2, [r1, #18]
   1b1bc:	cmp	r8, r2
   1b1c0:	bgt	1b12c <fputs@plt+0x9fb8>
   1b1c4:	ldrsh	r8, [r3, #20]
   1b1c8:	ldrsh	r2, [r1, #20]
   1b1cc:	cmp	r8, r2
   1b1d0:	bgt	1b220 <fputs@plt+0xa0ac>
   1b1d4:	ldrsh	r8, [r3, #22]
   1b1d8:	ldrsh	r2, [r1, #22]
   1b1dc:	cmp	r8, r2
   1b1e0:	bgt	1b12c <fputs@plt+0x9fb8>
   1b1e4:	mov	r0, #0
   1b1e8:	b	1b20c <fputs@plt+0xa098>
   1b1ec:	ldrsh	r4, [r3, #20]
   1b1f0:	ldrsh	r2, [r1, #20]
   1b1f4:	cmp	r4, r2
   1b1f8:	blt	1b138 <fputs@plt+0x9fc4>
   1b1fc:	ldrsh	r4, [r3, #22]
   1b200:	ldrsh	r2, [r1, #22]
   1b204:	cmp	r4, r2
   1b208:	blt	1b138 <fputs@plt+0x9fc4>
   1b20c:	ldrd	r4, [sp]
   1b210:	ldrd	r6, [sp, #8]
   1b214:	ldrd	r8, [sp, #16]
   1b218:	add	sp, sp, #24
   1b21c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b220:	cmp	r5, r7
   1b224:	cmpeq	r4, r6
   1b228:	bne	1b138 <fputs@plt+0x9fc4>
   1b22c:	b	1b1fc <fputs@plt+0xa088>
   1b230:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1b234:	strd	r6, [sp, #8]
   1b238:	strd	r8, [sp, #16]
   1b23c:	strd	sl, [sp, #24]
   1b240:	str	lr, [sp, #32]
   1b244:	sub	sp, sp, #36	; 0x24
   1b248:	mov	r5, r1
   1b24c:	str	r2, [sp, #12]
   1b250:	ldr	sl, [r1]
   1b254:	ldr	fp, [r1, #4]
   1b258:	ldr	r2, [r1, #8]
   1b25c:	ldr	r3, [r1, #12]
   1b260:	orr	sl, sl, r2
   1b264:	orr	fp, fp, r3
   1b268:	ldr	r6, [r0, #12]
   1b26c:	ldr	r4, [r0, #20]
   1b270:	cmp	r6, #0
   1b274:	ble	1b3d0 <fputs@plt+0xa25c>
   1b278:	mov	r7, r0
   1b27c:	mvn	sl, sl
   1b280:	mvn	fp, fp
   1b284:	ldrh	r3, [r4, #20]
   1b288:	tst	r3, #2
   1b28c:	bne	1b40c <fputs@plt+0xa298>
   1b290:	mov	r3, #0
   1b294:	str	r3, [sp, #8]
   1b298:	str	sl, [sp]
   1b29c:	str	fp, [sp, #4]
   1b2a0:	b	1b304 <fputs@plt+0xa190>
   1b2a4:	sub	r2, r2, #1
   1b2a8:	cmn	r2, #1
   1b2ac:	beq	1b354 <fputs@plt+0xa1e0>
   1b2b0:	ldr	r3, [r1], #-4
   1b2b4:	cmp	r3, #0
   1b2b8:	beq	1b2a4 <fputs@plt+0xa130>
   1b2bc:	cmp	r3, r4
   1b2c0:	beq	1b2e4 <fputs@plt+0xa170>
   1b2c4:	ldr	r3, [r3, #4]
   1b2c8:	cmp	r3, #0
   1b2cc:	blt	1b2a4 <fputs@plt+0xa130>
   1b2d0:	add	r3, r3, r3, lsl #1
   1b2d4:	ldr	r0, [r7, #20]
   1b2d8:	add	r3, r0, r3, lsl #4
   1b2dc:	cmp	r4, r3
   1b2e0:	bne	1b2a4 <fputs@plt+0xa130>
   1b2e4:	cmp	r2, #0
   1b2e8:	blt	1b354 <fputs@plt+0xa1e0>
   1b2ec:	add	r4, r4, #48	; 0x30
   1b2f0:	subs	r6, r6, #1
   1b2f4:	beq	1b3d8 <fputs@plt+0xa264>
   1b2f8:	ldrh	r3, [r4, #20]
   1b2fc:	tst	r3, #2
   1b300:	bne	1b3d8 <fputs@plt+0xa264>
   1b304:	ldr	r2, [r4, #40]	; 0x28
   1b308:	ldr	r3, [r4, #44]	; 0x2c
   1b30c:	ldr	r0, [r5, #8]
   1b310:	ldr	r1, [r5, #12]
   1b314:	and	r8, r2, r0
   1b318:	and	r9, r3, r1
   1b31c:	orrs	r1, r8, r9
   1b320:	beq	1b2ec <fputs@plt+0xa178>
   1b324:	ldr	r1, [sp]
   1b328:	and	sl, r2, r1
   1b32c:	ldr	r2, [sp, #4]
   1b330:	and	fp, r3, r2
   1b334:	orrs	r3, sl, fp
   1b338:	bne	1b2ec <fputs@plt+0xa178>
   1b33c:	ldrh	r2, [r5, #40]	; 0x28
   1b340:	subs	r2, r2, #1
   1b344:	bmi	1b354 <fputs@plt+0xa1e0>
   1b348:	ldr	r1, [r5, #48]	; 0x30
   1b34c:	add	r1, r1, r2, lsl #2
   1b350:	b	1b2b0 <fputs@plt+0xa13c>
   1b354:	ldrsh	r3, [r4, #16]
   1b358:	cmp	r3, #0
   1b35c:	ble	1b3c0 <fputs@plt+0xa24c>
   1b360:	ldrh	r3, [r5, #22]
   1b364:	sub	r3, r3, #1
   1b368:	strh	r3, [r5, #22]
   1b36c:	ldrh	r3, [r4, #18]
   1b370:	tst	r3, #130	; 0x82
   1b374:	beq	1b2ec <fputs@plt+0xa178>
   1b378:	ldr	r3, [r4]
   1b37c:	add	r1, sp, #28
   1b380:	ldr	r0, [r3, #16]
   1b384:	bl	18870 <fputs@plt+0x76fc>
   1b388:	cmp	r0, #0
   1b38c:	moveq	r3, #20
   1b390:	beq	1b3a8 <fputs@plt+0xa234>
   1b394:	ldr	r3, [sp, #28]
   1b398:	add	r3, r3, #1
   1b39c:	cmp	r3, #2
   1b3a0:	movhi	r3, #20
   1b3a4:	movls	r3, #10
   1b3a8:	str	r3, [sp, #28]
   1b3ac:	ldr	r2, [sp, #8]
   1b3b0:	cmp	r2, r3
   1b3b4:	sxthlt	r3, r3
   1b3b8:	strlt	r3, [sp, #8]
   1b3bc:	b	1b2ec <fputs@plt+0xa178>
   1b3c0:	ldrh	r2, [r5, #22]
   1b3c4:	add	r3, r2, r3
   1b3c8:	strh	r3, [r5, #22]
   1b3cc:	b	1b2ec <fputs@plt+0xa178>
   1b3d0:	mov	r3, #0
   1b3d4:	str	r3, [sp, #8]
   1b3d8:	ldrsh	r2, [r5, #22]
   1b3dc:	ldr	r1, [sp, #12]
   1b3e0:	ldr	r0, [sp, #8]
   1b3e4:	sub	r3, r1, r0
   1b3e8:	cmp	r2, r3
   1b3ec:	strhgt	r3, [r5, #22]
   1b3f0:	add	sp, sp, #36	; 0x24
   1b3f4:	ldrd	r4, [sp]
   1b3f8:	ldrd	r6, [sp, #8]
   1b3fc:	ldrd	r8, [sp, #16]
   1b400:	ldrd	sl, [sp, #24]
   1b404:	add	sp, sp, #32
   1b408:	pop	{pc}		; (ldr pc, [sp], #4)
   1b40c:	mov	r3, #0
   1b410:	str	r3, [sp, #8]
   1b414:	b	1b3d8 <fputs@plt+0xa264>
   1b418:	ldrh	r2, [r0, #52]	; 0x34
   1b41c:	subs	r2, r2, #1
   1b420:	bmi	1b480 <fputs@plt+0xa30c>
   1b424:	strd	r4, [sp, #-16]!
   1b428:	str	r6, [sp, #8]
   1b42c:	str	lr, [sp, #12]
   1b430:	ldr	r4, [r0, #4]
   1b434:	add	r2, r4, r2, lsl #1
   1b438:	mov	r0, #0
   1b43c:	mov	r1, r0
   1b440:	mov	r5, #1
   1b444:	b	1b454 <fputs@plt+0xa2e0>
   1b448:	cmp	r2, r4
   1b44c:	beq	1b48c <fputs@plt+0xa318>
   1b450:	mov	r2, r3
   1b454:	mov	r3, r2
   1b458:	ldrsh	ip, [r3], #-2
   1b45c:	cmp	ip, #62	; 0x3e
   1b460:	bhi	1b448 <fputs@plt+0xa2d4>
   1b464:	sub	lr, ip, #32
   1b468:	rsb	r6, ip, #32
   1b46c:	lsl	lr, r5, lr
   1b470:	orr	lr, lr, r5, lsr r6
   1b474:	orr	r0, r0, r5, lsl ip
   1b478:	orr	r1, lr, r1
   1b47c:	b	1b448 <fputs@plt+0xa2d4>
   1b480:	mov	r0, #0
   1b484:	mov	r1, r0
   1b488:	bx	lr
   1b48c:	ldrd	r4, [sp]
   1b490:	ldr	r6, [sp, #8]
   1b494:	add	sp, sp, #12
   1b498:	pop	{pc}		; (ldr pc, [sp], #4)
   1b49c:	cmp	r1, #1
   1b4a0:	ble	1b5cc <fputs@plt+0xa458>
   1b4a4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1b4a8:	strd	r6, [sp, #8]
   1b4ac:	strd	r8, [sp, #16]
   1b4b0:	str	sl, [sp, #24]
   1b4b4:	str	lr, [sp, #28]
   1b4b8:	ldrb	r7, [r0]
   1b4bc:	mov	lr, r1
   1b4c0:	movw	ip, #32968	; 0x80c8
   1b4c4:	movt	ip, #8
   1b4c8:	add	r3, r0, r1
   1b4cc:	ldrb	r3, [r3, #-1]
   1b4d0:	add	r3, ip, r3
   1b4d4:	ldrb	r3, [r3, #64]	; 0x40
   1b4d8:	add	r3, r3, r3, lsl #1
   1b4dc:	add	r4, ip, r7
   1b4e0:	ldrb	r4, [r4, #64]	; 0x40
   1b4e4:	eor	r4, r1, r4, lsl #2
   1b4e8:	eor	r3, r3, r4
   1b4ec:	movw	r4, #1033	; 0x409
   1b4f0:	movt	r4, #33026	; 0x8102
   1b4f4:	smull	r5, r4, r4, r3
   1b4f8:	add	r5, r4, r3
   1b4fc:	asr	r4, r3, #31
   1b500:	rsb	r4, r4, r5, asr #6
   1b504:	rsb	r4, r4, r4, lsl #7
   1b508:	sub	r3, r3, r4
   1b50c:	add	r3, ip, r3
   1b510:	ldrb	ip, [r3, #980]	; 0x3d4
   1b514:	subs	ip, ip, #1
   1b518:	bmi	1b5b0 <fputs@plt+0xa43c>
   1b51c:	movw	r5, #32968	; 0x80c8
   1b520:	movt	r5, #8
   1b524:	add	r9, r5, #1232	; 0x4d0
   1b528:	add	r8, r5, #1472	; 0x5c0
   1b52c:	add	r8, r8, #8
   1b530:	bic	r7, r7, #32
   1b534:	sub	r6, r0, #1
   1b538:	add	r6, r6, r1
   1b53c:	b	1b550 <fputs@plt+0xa3dc>
   1b540:	add	ip, r5, ip
   1b544:	ldrb	ip, [ip, #2036]	; 0x7f4
   1b548:	subs	ip, ip, #1
   1b54c:	bmi	1b5b0 <fputs@plt+0xa43c>
   1b550:	add	r3, r5, ip
   1b554:	ldrb	r3, [r3, #1108]	; 0x454
   1b558:	cmp	r3, r1
   1b55c:	bne	1b540 <fputs@plt+0xa3cc>
   1b560:	lsl	r3, ip, #1
   1b564:	ldrh	r3, [r9, r3]
   1b568:	add	r4, r8, r3
   1b56c:	add	r3, r5, r3
   1b570:	ldrb	r3, [r3, #1480]	; 0x5c8
   1b574:	cmp	r7, r3
   1b578:	bne	1b540 <fputs@plt+0xa3cc>
   1b57c:	mov	lr, r0
   1b580:	ldrb	r3, [lr, #1]!
   1b584:	bic	r3, r3, #32
   1b588:	ldrb	sl, [r4, #1]!
   1b58c:	cmp	r3, sl
   1b590:	bne	1b540 <fputs@plt+0xa3cc>
   1b594:	cmp	lr, r6
   1b598:	bne	1b580 <fputs@plt+0xa40c>
   1b59c:	movw	r3, #32968	; 0x80c8
   1b5a0:	movt	r3, #8
   1b5a4:	add	ip, r3, ip
   1b5a8:	ldrb	r3, [ip, #2160]	; 0x870
   1b5ac:	str	r3, [r2]
   1b5b0:	mov	r0, r1
   1b5b4:	ldrd	r4, [sp]
   1b5b8:	ldrd	r6, [sp, #8]
   1b5bc:	ldrd	r8, [sp, #16]
   1b5c0:	ldr	sl, [sp, #24]
   1b5c4:	add	sp, sp, #28
   1b5c8:	pop	{pc}		; (ldr pc, [sp], #4)
   1b5cc:	mov	r0, r1
   1b5d0:	bx	lr
   1b5d4:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1b5d8:	strd	r6, [sp, #8]
   1b5dc:	strd	r8, [sp, #16]
   1b5e0:	str	lr, [sp, #24]
   1b5e4:	sub	sp, sp, #12
   1b5e8:	mov	r6, r0
   1b5ec:	mov	r8, r1
   1b5f0:	mov	r5, r2
   1b5f4:	ldr	r9, [r1]
   1b5f8:	ldrb	r1, [r2]
   1b5fc:	cmp	r1, #0
   1b600:	beq	1b764 <fputs@plt+0xa5f0>
   1b604:	movw	r2, #32968	; 0x80c8
   1b608:	movt	r2, #8
   1b60c:	add	r2, r2, r1
   1b610:	ldrb	ip, [r2, #320]	; 0x140
   1b614:	and	r2, ip, #6
   1b618:	subs	r3, r1, #95	; 0x5f
   1b61c:	movne	r3, #1
   1b620:	cmp	r2, #0
   1b624:	movne	r3, #0
   1b628:	cmp	r3, #0
   1b62c:	bne	1b6fc <fputs@plt+0xa588>
   1b630:	add	r1, r5, #1
   1b634:	mov	r4, #0
   1b638:	movw	r0, #32968	; 0x80c8
   1b63c:	movt	r0, #8
   1b640:	add	r4, r4, #1
   1b644:	mov	r7, r1
   1b648:	ldrb	lr, [r1], #1
   1b64c:	cmp	lr, #0
   1b650:	beq	1b678 <fputs@plt+0xa504>
   1b654:	add	r2, r0, lr
   1b658:	ldrb	r2, [r2, #320]	; 0x140
   1b65c:	and	r2, r2, #6
   1b660:	subs	r3, lr, #95	; 0x5f
   1b664:	movne	r3, #1
   1b668:	cmp	r2, #0
   1b66c:	movne	r3, #0
   1b670:	cmp	r3, #0
   1b674:	beq	1b640 <fputs@plt+0xa4cc>
   1b678:	tst	ip, #4
   1b67c:	beq	1b708 <fputs@plt+0xa594>
   1b680:	add	r2, r9, #1
   1b684:	mov	r3, #34	; 0x22
   1b688:	strb	r3, [r6, r9]
   1b68c:	ldrb	r3, [r5]
   1b690:	cmp	r3, #0
   1b694:	beq	1b6cc <fputs@plt+0xa558>
   1b698:	mov	ip, #1
   1b69c:	mov	r0, #34	; 0x22
   1b6a0:	add	r1, r2, #1
   1b6a4:	strb	r3, [r6, r2]
   1b6a8:	cmp	r3, #34	; 0x22
   1b6ac:	addeq	r2, r2, #2
   1b6b0:	strbeq	r0, [r6, r1]
   1b6b4:	movne	r2, r1
   1b6b8:	ldrb	r3, [r5, #1]!
   1b6bc:	cmp	r3, #0
   1b6c0:	bne	1b6a0 <fputs@plt+0xa52c>
   1b6c4:	cmp	ip, #0
   1b6c8:	beq	1b6d8 <fputs@plt+0xa564>
   1b6cc:	mov	r3, #34	; 0x22
   1b6d0:	strb	r3, [r6, r2]
   1b6d4:	add	r2, r2, #1
   1b6d8:	mov	r3, #0
   1b6dc:	strb	r3, [r6, r2]
   1b6e0:	str	r2, [r8]
   1b6e4:	add	sp, sp, #12
   1b6e8:	ldrd	r4, [sp]
   1b6ec:	ldrd	r6, [sp, #8]
   1b6f0:	ldrd	r8, [sp, #16]
   1b6f4:	add	sp, sp, #24
   1b6f8:	pop	{pc}		; (ldr pc, [sp], #4)
   1b6fc:	mov	r7, r5
   1b700:	mov	r4, #0
   1b704:	b	1b678 <fputs@plt+0xa504>
   1b708:	mov	r3, #27
   1b70c:	str	r3, [sp, #4]
   1b710:	add	r2, sp, #4
   1b714:	mov	r1, r4
   1b718:	mov	r0, r5
   1b71c:	bl	1b49c <fputs@plt+0xa328>
   1b720:	ldr	r3, [sp, #4]
   1b724:	cmp	r3, #27
   1b728:	bne	1b680 <fputs@plt+0xa50c>
   1b72c:	ldrb	r3, [r7]
   1b730:	clz	r4, r4
   1b734:	lsr	r4, r4, #5
   1b738:	cmp	r3, #0
   1b73c:	movne	r4, #1
   1b740:	cmp	r4, #0
   1b744:	bne	1b680 <fputs@plt+0xa50c>
   1b748:	ldrb	r3, [r5]
   1b74c:	cmp	r3, #0
   1b750:	moveq	r2, r9
   1b754:	beq	1b6d8 <fputs@plt+0xa564>
   1b758:	mov	r2, r9
   1b75c:	mov	ip, #0
   1b760:	b	1b69c <fputs@plt+0xa528>
   1b764:	mov	r3, #27
   1b768:	str	r3, [sp, #4]
   1b76c:	add	r2, sp, #4
   1b770:	mov	r1, #0
   1b774:	mov	r0, r5
   1b778:	bl	1b49c <fputs@plt+0xa328>
   1b77c:	b	1b680 <fputs@plt+0xa50c>
   1b780:	strd	r4, [sp, #-16]!
   1b784:	str	r6, [sp, #8]
   1b788:	str	lr, [sp, #12]
   1b78c:	mov	r3, r0
   1b790:	ldrb	ip, [r0]
   1b794:	movw	r0, #32968	; 0x80c8
   1b798:	movt	r0, #8
   1b79c:	add	r0, r0, ip
   1b7a0:	ldrb	r0, [r0, #2284]	; 0x8ec
   1b7a4:	cmp	r0, #26
   1b7a8:	ldrls	pc, [pc, r0, lsl #2]
   1b7ac:	b	1c0d0 <fputs@plt+0xaf5c>
   1b7b0:	andeq	ip, r1, ip, lsl r0
   1b7b4:	ldrdeq	fp, [r1], -r4
   1b7b8:			; <UNDEFINED> instruction: 0x0001bfbc
   1b7bc:	andeq	fp, r1, r0, lsr ip
   1b7c0:			; <UNDEFINED> instruction: 0x0001beb4
   1b7c4:			; <UNDEFINED> instruction: 0x0001beb4
   1b7c8:	andeq	fp, r1, r4, ror #28
   1b7cc:	andeq	fp, r1, r0, lsl #17
   1b7d0:	andeq	fp, r1, r0, ror #16
   1b7d4:	andeq	fp, r1, ip, lsl r8
   1b7d8:	andeq	fp, r1, r0, asr #22
   1b7dc:	andeq	fp, r1, r4, asr r9
   1b7e0:	andeq	fp, r1, r8, lsl #21
   1b7e4:	ldrdeq	fp, [r1], -r8
   1b7e8:	andeq	fp, r1, ip, ror #20
   1b7ec:	andeq	fp, r1, r4, lsl fp
   1b7f0:	strdeq	fp, [r1], -r8
   1b7f4:	andeq	fp, r1, ip, lsr #19
   1b7f8:			; <UNDEFINED> instruction: 0x0001b9bc
   1b7fc:	andeq	fp, r1, ip, asr #19
   1b800:	ldrdeq	fp, [r1], -r8
   1b804:	andeq	fp, r1, r8, ror #19
   1b808:	andeq	fp, r1, ip, asr sl
   1b80c:	andeq	fp, r1, ip, ror #22
   1b810:	andeq	fp, r1, ip, ror fp
   1b814:	andeq	fp, r1, ip, lsl #23
   1b818:	andeq	fp, r1, r8, lsl #24
   1b81c:	cmp	ip, #93	; 0x5d
   1b820:	beq	1c104 <fputs@plt+0xaf90>
   1b824:	ldrb	r2, [r3, #1]
   1b828:	cmp	r2, #0
   1b82c:	moveq	r0, #1
   1b830:	beq	1b854 <fputs@plt+0xa6e0>
   1b834:	add	ip, r3, #1
   1b838:	rsb	r3, r3, #1
   1b83c:	add	r0, r3, ip
   1b840:	cmp	r2, #93	; 0x5d
   1b844:	beq	1c108 <fputs@plt+0xaf94>
   1b848:	ldrb	r2, [ip, #1]!
   1b84c:	cmp	r2, #0
   1b850:	bne	1b83c <fputs@plt+0xa6c8>
   1b854:	mov	r3, #161	; 0xa1
   1b858:	str	r3, [r1]
   1b85c:	b	1c00c <fputs@plt+0xae98>
   1b860:	mov	lr, ip
   1b864:	ldrb	r2, [r3, #1]
   1b868:	cmp	r2, #0
   1b86c:	moveq	r0, #1
   1b870:	beq	1bbfc <fputs@plt+0xaa88>
   1b874:	mov	r0, #1
   1b878:	mov	r4, r0
   1b87c:	b	1bbb0 <fputs@plt+0xaa3c>
   1b880:	movw	r2, #32968	; 0x80c8
   1b884:	movt	r2, #8
   1b888:	ldrb	r0, [r3, #1]
   1b88c:	add	r2, r2, r0
   1b890:	ldrb	r2, [r2, #320]	; 0x140
   1b894:	tst	r2, #1
   1b898:	moveq	r0, #1
   1b89c:	beq	1b8c8 <fputs@plt+0xa754>
   1b8a0:	add	ip, r3, #1
   1b8a4:	rsb	r3, r3, #1
   1b8a8:	movw	lr, #32968	; 0x80c8
   1b8ac:	movt	lr, #8
   1b8b0:	add	r0, r3, ip
   1b8b4:	ldrb	r2, [ip, #1]!
   1b8b8:	add	r2, lr, r2
   1b8bc:	ldrb	r2, [r2, #320]	; 0x140
   1b8c0:	tst	r2, #1
   1b8c4:	bne	1b8b0 <fputs@plt+0xa73c>
   1b8c8:	mov	r3, #160	; 0xa0
   1b8cc:	str	r3, [r1]
   1b8d0:	b	1c00c <fputs@plt+0xae98>
   1b8d4:	ldrb	ip, [r3, #1]
   1b8d8:	movw	r2, #32968	; 0x80c8
   1b8dc:	movt	r2, #8
   1b8e0:	add	r2, r2, ip
   1b8e4:	ldrb	r2, [r2, #2284]	; 0x8ec
   1b8e8:	cmp	r2, #1
   1b8ec:	movhi	r5, #1
   1b8f0:	bhi	1b91c <fputs@plt+0xa7a8>
   1b8f4:	add	r2, r3, #1
   1b8f8:	rsb	r0, r3, #1
   1b8fc:	movw	r4, #32968	; 0x80c8
   1b900:	movt	r4, #8
   1b904:	add	r5, r0, r2
   1b908:	ldrb	ip, [r2, #1]!
   1b90c:	add	lr, r4, ip
   1b910:	ldrb	lr, [lr, #2284]	; 0x8ec
   1b914:	cmp	lr, #1
   1b918:	bls	1b904 <fputs@plt+0xa790>
   1b91c:	movw	r2, #32968	; 0x80c8
   1b920:	movt	r2, #8
   1b924:	add	ip, r2, ip
   1b928:	ldrb	r2, [ip, #320]	; 0x140
   1b92c:	tst	r2, #70	; 0x46
   1b930:	addne	r0, r5, #1
   1b934:	bne	1bfc0 <fputs@plt+0xae4c>
   1b938:	mov	r2, r1
   1b93c:	mov	r0, r3
   1b940:	mov	r3, #27
   1b944:	str	r3, [r1]
   1b948:	mov	r1, r5
   1b94c:	bl	1b49c <fputs@plt+0xa328>
   1b950:	b	1c00c <fputs@plt+0xae98>
   1b954:	ldrb	r2, [r3, #1]
   1b958:	cmp	r2, #45	; 0x2d
   1b95c:	movne	r3, #90	; 0x5a
   1b960:	strne	r3, [r1]
   1b964:	movne	r0, #1
   1b968:	bne	1c00c <fputs@plt+0xae98>
   1b96c:	ldrb	r2, [r3, #2]
   1b970:	cmp	r2, #10
   1b974:	cmpne	r2, #0
   1b978:	beq	1b9a4 <fputs@plt+0xa830>
   1b97c:	add	r2, r3, #2
   1b980:	rsb	r3, r3, #1
   1b984:	add	r0, r3, r2
   1b988:	ldrb	ip, [r2, #1]!
   1b98c:	cmp	ip, #0
   1b990:	cmpne	ip, #10
   1b994:	bne	1b984 <fputs@plt+0xa810>
   1b998:	mov	r3, #160	; 0xa0
   1b99c:	str	r3, [r1]
   1b9a0:	b	1c00c <fputs@plt+0xae98>
   1b9a4:	mov	r0, #2
   1b9a8:	b	1b998 <fputs@plt+0xa824>
   1b9ac:	mov	r3, #22
   1b9b0:	str	r3, [r1]
   1b9b4:	mov	r0, #1
   1b9b8:	b	1c00c <fputs@plt+0xae98>
   1b9bc:	mov	r3, #23
   1b9c0:	str	r3, [r1]
   1b9c4:	mov	r0, #1
   1b9c8:	b	1c00c <fputs@plt+0xae98>
   1b9cc:	mov	r0, #1
   1b9d0:	str	r0, [r1]
   1b9d4:	b	1c00c <fputs@plt+0xae98>
   1b9d8:	mov	r3, #89	; 0x59
   1b9dc:	str	r3, [r1]
   1b9e0:	mov	r0, #1
   1b9e4:	b	1c00c <fputs@plt+0xae98>
   1b9e8:	mov	r3, #91	; 0x5b
   1b9ec:	str	r3, [r1]
   1b9f0:	mov	r0, #1
   1b9f4:	b	1c00c <fputs@plt+0xae98>
   1b9f8:	ldrb	r2, [r3, #1]
   1b9fc:	cmp	r2, #42	; 0x2a
   1ba00:	bne	1ba18 <fputs@plt+0xa8a4>
   1ba04:	ldrb	ip, [r3, #2]
   1ba08:	cmp	ip, #0
   1ba0c:	addne	r2, r3, #2
   1ba10:	rsbne	r3, r3, #1
   1ba14:	bne	1ba34 <fputs@plt+0xa8c0>
   1ba18:	mov	r3, #92	; 0x5c
   1ba1c:	str	r3, [r1]
   1ba20:	mov	r0, #1
   1ba24:	b	1c00c <fputs@plt+0xae98>
   1ba28:	ldrb	ip, [r2, #1]!
   1ba2c:	cmp	ip, #0
   1ba30:	beq	1ba50 <fputs@plt+0xa8dc>
   1ba34:	add	r0, r3, r2
   1ba38:	cmp	ip, #42	; 0x2a
   1ba3c:	bne	1ba28 <fputs@plt+0xa8b4>
   1ba40:	ldrb	ip, [r2, #1]
   1ba44:	cmp	ip, #47	; 0x2f
   1ba48:	bne	1ba28 <fputs@plt+0xa8b4>
   1ba4c:	add	r0, r0, #1
   1ba50:	mov	r3, #160	; 0xa0
   1ba54:	str	r3, [r1]
   1ba58:	b	1c00c <fputs@plt+0xae98>
   1ba5c:	mov	r3, #93	; 0x5d
   1ba60:	str	r3, [r1]
   1ba64:	mov	r0, #1
   1ba68:	b	1c00c <fputs@plt+0xae98>
   1ba6c:	mov	r2, #79	; 0x4f
   1ba70:	str	r2, [r1]
   1ba74:	ldrb	r3, [r3, #1]
   1ba78:	cmp	r3, #61	; 0x3d
   1ba7c:	moveq	r0, #2
   1ba80:	movne	r0, #1
   1ba84:	b	1c00c <fputs@plt+0xae98>
   1ba88:	ldrb	r3, [r3, #1]
   1ba8c:	cmp	r3, #61	; 0x3d
   1ba90:	moveq	r3, #81	; 0x51
   1ba94:	streq	r3, [r1]
   1ba98:	moveq	r0, #2
   1ba9c:	beq	1c00c <fputs@plt+0xae98>
   1baa0:	cmp	r3, #62	; 0x3e
   1baa4:	moveq	r3, #78	; 0x4e
   1baa8:	streq	r3, [r1]
   1baac:	moveq	r0, #2
   1bab0:	beq	1c00c <fputs@plt+0xae98>
   1bab4:	cmp	r3, #60	; 0x3c
   1bab8:	moveq	r3, #87	; 0x57
   1babc:	streq	r3, [r1]
   1bac0:	moveq	r0, #2
   1bac4:	beq	1c00c <fputs@plt+0xae98>
   1bac8:	mov	r3, #82	; 0x52
   1bacc:	str	r3, [r1]
   1bad0:	mov	r0, #1
   1bad4:	b	1c00c <fputs@plt+0xae98>
   1bad8:	ldrb	r3, [r3, #1]
   1badc:	cmp	r3, #61	; 0x3d
   1bae0:	moveq	r3, #83	; 0x53
   1bae4:	streq	r3, [r1]
   1bae8:	moveq	r0, #2
   1baec:	beq	1c00c <fputs@plt+0xae98>
   1baf0:	cmp	r3, #62	; 0x3e
   1baf4:	moveq	r3, #88	; 0x58
   1baf8:	streq	r3, [r1]
   1bafc:	moveq	r0, #2
   1bb00:	beq	1c00c <fputs@plt+0xae98>
   1bb04:	mov	r3, #80	; 0x50
   1bb08:	str	r3, [r1]
   1bb0c:	mov	r0, #1
   1bb10:	b	1c00c <fputs@plt+0xae98>
   1bb14:	ldrb	r3, [r3, #1]
   1bb18:	cmp	r3, #61	; 0x3d
   1bb1c:	beq	1bb30 <fputs@plt+0xa9bc>
   1bb20:	mov	r3, #161	; 0xa1
   1bb24:	str	r3, [r1]
   1bb28:	mov	r0, #1
   1bb2c:	b	1c00c <fputs@plt+0xae98>
   1bb30:	mov	r3, #78	; 0x4e
   1bb34:	str	r3, [r1]
   1bb38:	mov	r0, #2
   1bb3c:	b	1c00c <fputs@plt+0xae98>
   1bb40:	ldrb	r3, [r3, #1]
   1bb44:	cmp	r3, #124	; 0x7c
   1bb48:	beq	1bb5c <fputs@plt+0xa9e8>
   1bb4c:	mov	r3, #86	; 0x56
   1bb50:	str	r3, [r1]
   1bb54:	mov	r0, #1
   1bb58:	b	1c00c <fputs@plt+0xae98>
   1bb5c:	mov	r3, #94	; 0x5e
   1bb60:	str	r3, [r1]
   1bb64:	mov	r0, #2
   1bb68:	b	1c00c <fputs@plt+0xae98>
   1bb6c:	mov	r3, #26
   1bb70:	str	r3, [r1]
   1bb74:	mov	r0, #1
   1bb78:	b	1c00c <fputs@plt+0xae98>
   1bb7c:	mov	r3, #85	; 0x55
   1bb80:	str	r3, [r1]
   1bb84:	mov	r0, #1
   1bb88:	b	1c00c <fputs@plt+0xae98>
   1bb8c:	mov	r3, #96	; 0x60
   1bb90:	str	r3, [r1]
   1bb94:	mov	r0, #1
   1bb98:	b	1c00c <fputs@plt+0xae98>
   1bb9c:	add	r0, r0, #1
   1bba0:	mov	r4, r0
   1bba4:	ldrb	r2, [r3, r0]
   1bba8:	cmp	r2, #0
   1bbac:	beq	1bbfc <fputs@plt+0xaa88>
   1bbb0:	cmp	lr, r2
   1bbb4:	bne	1bb9c <fputs@plt+0xaa28>
   1bbb8:	add	r4, r3, r4
   1bbbc:	ldrb	r4, [r4, #1]
   1bbc0:	cmp	r4, ip
   1bbc4:	bne	1bbd0 <fputs@plt+0xaa5c>
   1bbc8:	add	r0, r0, #1
   1bbcc:	b	1bb9c <fputs@plt+0xaa28>
   1bbd0:	cmp	r2, #39	; 0x27
   1bbd4:	moveq	r3, #97	; 0x61
   1bbd8:	streq	r3, [r1]
   1bbdc:	addeq	r0, r0, #1
   1bbe0:	beq	1c00c <fputs@plt+0xae98>
   1bbe4:	cmp	r2, #0
   1bbe8:	beq	1bbfc <fputs@plt+0xaa88>
   1bbec:	mov	r3, #27
   1bbf0:	str	r3, [r1]
   1bbf4:	add	r0, r0, #1
   1bbf8:	b	1c00c <fputs@plt+0xae98>
   1bbfc:	mov	r3, #161	; 0xa1
   1bc00:	str	r3, [r1]
   1bc04:	b	1c00c <fputs@plt+0xae98>
   1bc08:	movw	r2, #32968	; 0x80c8
   1bc0c:	movt	r2, #8
   1bc10:	ldrb	r0, [r3, #1]
   1bc14:	add	r2, r2, r0
   1bc18:	ldrb	r2, [r2, #320]	; 0x140
   1bc1c:	tst	r2, #4
   1bc20:	moveq	r3, #122	; 0x7a
   1bc24:	streq	r3, [r1]
   1bc28:	moveq	r0, #1
   1bc2c:	beq	1c00c <fputs@plt+0xae98>
   1bc30:	mov	r2, #132	; 0x84
   1bc34:	str	r2, [r1]
   1bc38:	ldrb	ip, [r3]
   1bc3c:	cmp	ip, #48	; 0x30
   1bc40:	beq	1bd94 <fputs@plt+0xac20>
   1bc44:	movw	r2, #32968	; 0x80c8
   1bc48:	movt	r2, #8
   1bc4c:	add	r2, r2, ip
   1bc50:	ldrb	r2, [r2, #320]	; 0x140
   1bc54:	tst	r2, #4
   1bc58:	moveq	r0, #0
   1bc5c:	beq	1bc88 <fputs@plt+0xab14>
   1bc60:	mov	r2, r3
   1bc64:	rsb	r5, r3, #1
   1bc68:	movw	r4, #32968	; 0x80c8
   1bc6c:	movt	r4, #8
   1bc70:	add	r0, r5, r2
   1bc74:	ldrb	ip, [r2, #1]!
   1bc78:	add	lr, r4, ip
   1bc7c:	ldrb	lr, [lr, #320]	; 0x140
   1bc80:	tst	lr, #4
   1bc84:	bne	1bc70 <fputs@plt+0xaafc>
   1bc88:	cmp	ip, #46	; 0x2e
   1bc8c:	beq	1be08 <fputs@plt+0xac94>
   1bc90:	mov	ip, r0
   1bc94:	ldrb	r2, [r3, r0]
   1bc98:	and	r2, r2, #223	; 0xdf
   1bc9c:	cmp	r2, #69	; 0x45
   1bca0:	bne	1bd44 <fputs@plt+0xabd0>
   1bca4:	add	r2, r3, r0
   1bca8:	ldrb	lr, [r2, #1]
   1bcac:	movw	r2, #32968	; 0x80c8
   1bcb0:	movt	r2, #8
   1bcb4:	add	r2, r2, lr
   1bcb8:	ldrb	r2, [r2, #320]	; 0x140
   1bcbc:	tst	r2, #4
   1bcc0:	bne	1bcf0 <fputs@plt+0xab7c>
   1bcc4:	sub	lr, lr, #43	; 0x2b
   1bcc8:	tst	lr, #253	; 0xfd
   1bccc:	bne	1bd44 <fputs@plt+0xabd0>
   1bcd0:	movw	r2, #32968	; 0x80c8
   1bcd4:	movt	r2, #8
   1bcd8:	add	lr, r3, r0
   1bcdc:	ldrb	lr, [lr, #2]
   1bce0:	add	r2, r2, lr
   1bce4:	ldrb	r2, [r2, #320]	; 0x140
   1bce8:	tst	r2, #4
   1bcec:	beq	1bd44 <fputs@plt+0xabd0>
   1bcf0:	add	r0, r0, #2
   1bcf4:	movw	r2, #32968	; 0x80c8
   1bcf8:	movt	r2, #8
   1bcfc:	ldrb	lr, [r3, r0]
   1bd00:	add	r2, r2, lr
   1bd04:	ldrb	r2, [r2, #320]	; 0x140
   1bd08:	tst	r2, #4
   1bd0c:	beq	1bd3c <fputs@plt+0xabc8>
   1bd10:	add	ip, ip, #2
   1bd14:	add	ip, r3, ip
   1bd18:	rsb	r4, r3, #1
   1bd1c:	movw	lr, #32968	; 0x80c8
   1bd20:	movt	lr, #8
   1bd24:	add	r0, r4, ip
   1bd28:	ldrb	r2, [ip, #1]!
   1bd2c:	add	r2, lr, r2
   1bd30:	ldrb	r2, [r2, #320]	; 0x140
   1bd34:	tst	r2, #4
   1bd38:	bne	1bd24 <fputs@plt+0xabb0>
   1bd3c:	mov	r2, #133	; 0x85
   1bd40:	str	r2, [r1]
   1bd44:	add	ip, r3, r0
   1bd48:	movw	r2, #32968	; 0x80c8
   1bd4c:	movt	r2, #8
   1bd50:	ldrb	lr, [r3, r0]
   1bd54:	add	r2, r2, lr
   1bd58:	ldrb	r2, [r2, #320]	; 0x140
   1bd5c:	tst	r2, #70	; 0x46
   1bd60:	beq	1c00c <fputs@plt+0xae98>
   1bd64:	mov	r4, #161	; 0xa1
   1bd68:	rsb	r3, r3, #1
   1bd6c:	movw	lr, #32968	; 0x80c8
   1bd70:	movt	lr, #8
   1bd74:	str	r4, [r1]
   1bd78:	add	r0, r3, ip
   1bd7c:	ldrb	r2, [ip, #1]!
   1bd80:	add	r2, lr, r2
   1bd84:	ldrb	r2, [r2, #320]	; 0x140
   1bd88:	tst	r2, #70	; 0x46
   1bd8c:	bne	1bd74 <fputs@plt+0xac00>
   1bd90:	b	1c00c <fputs@plt+0xae98>
   1bd94:	ldrb	r2, [r3, #1]
   1bd98:	and	r2, r2, #223	; 0xdf
   1bd9c:	cmp	r2, #88	; 0x58
   1bda0:	bne	1bc60 <fputs@plt+0xaaec>
   1bda4:	movw	r2, #32968	; 0x80c8
   1bda8:	movt	r2, #8
   1bdac:	ldrb	r0, [r3, #2]
   1bdb0:	add	r2, r2, r0
   1bdb4:	ldrb	r2, [r2, #320]	; 0x140
   1bdb8:	tst	r2, #8
   1bdbc:	beq	1bc60 <fputs@plt+0xaaec>
   1bdc0:	movw	r2, #32968	; 0x80c8
   1bdc4:	movt	r2, #8
   1bdc8:	ldrb	r1, [r3, #3]
   1bdcc:	add	r2, r2, r1
   1bdd0:	ldrb	r2, [r2, #320]	; 0x140
   1bdd4:	tst	r2, #8
   1bdd8:	beq	1c0e0 <fputs@plt+0xaf6c>
   1bddc:	add	r1, r3, #3
   1bde0:	rsb	r3, r3, #1
   1bde4:	movw	ip, #32968	; 0x80c8
   1bde8:	movt	ip, #8
   1bdec:	add	r0, r3, r1
   1bdf0:	ldrb	r2, [r1, #1]!
   1bdf4:	add	r2, ip, r2
   1bdf8:	ldrb	r2, [r2, #320]	; 0x140
   1bdfc:	tst	r2, #8
   1be00:	bne	1bdec <fputs@plt+0xac78>
   1be04:	b	1c00c <fputs@plt+0xae98>
   1be08:	add	ip, r0, #1
   1be0c:	movw	r2, #32968	; 0x80c8
   1be10:	movt	r2, #8
   1be14:	ldrb	lr, [r3, ip]
   1be18:	add	r2, r2, lr
   1be1c:	ldrb	r2, [r2, #320]	; 0x140
   1be20:	tst	r2, #4
   1be24:	beq	1be5c <fputs@plt+0xace8>
   1be28:	add	ip, r3, ip
   1be2c:	rsb	r4, r3, #1
   1be30:	movw	lr, #32968	; 0x80c8
   1be34:	movt	lr, #8
   1be38:	add	r0, r4, ip
   1be3c:	ldrb	r2, [ip, #1]!
   1be40:	add	r2, lr, r2
   1be44:	ldrb	r2, [r2, #320]	; 0x140
   1be48:	tst	r2, #4
   1be4c:	bne	1be38 <fputs@plt+0xacc4>
   1be50:	mov	r2, #133	; 0x85
   1be54:	str	r2, [r1]
   1be58:	b	1bc90 <fputs@plt+0xab1c>
   1be5c:	mov	r0, ip
   1be60:	b	1be50 <fputs@plt+0xacdc>
   1be64:	mov	r2, #135	; 0x87
   1be68:	str	r2, [r1]
   1be6c:	movw	r2, #32968	; 0x80c8
   1be70:	movt	r2, #8
   1be74:	ldrb	r1, [r3, #1]
   1be78:	add	r2, r2, r1
   1be7c:	ldrb	r2, [r2, #320]	; 0x140
   1be80:	tst	r2, #4
   1be84:	beq	1c0e8 <fputs@plt+0xaf74>
   1be88:	add	r1, r3, #1
   1be8c:	rsb	r3, r3, #1
   1be90:	movw	ip, #32968	; 0x80c8
   1be94:	movt	ip, #8
   1be98:	add	r0, r3, r1
   1be9c:	ldrb	r2, [r1, #1]!
   1bea0:	add	r2, ip, r2
   1bea4:	ldrb	r2, [r2, #320]	; 0x140
   1bea8:	tst	r2, #4
   1beac:	bne	1be98 <fputs@plt+0xad24>
   1beb0:	b	1c00c <fputs@plt+0xae98>
   1beb4:	mov	r2, #135	; 0x87
   1beb8:	str	r2, [r1]
   1bebc:	ldrb	r2, [r3, #1]
   1bec0:	cmp	r2, #0
   1bec4:	beq	1bfb4 <fputs@plt+0xae40>
   1bec8:	mov	r4, #0
   1becc:	mov	r0, #1
   1bed0:	mov	ip, r0
   1bed4:	movw	r5, #32968	; 0x80c8
   1bed8:	movt	r5, #8
   1bedc:	b	1bf58 <fputs@plt+0xade4>
   1bee0:	add	r3, r3, r0
   1bee4:	movw	r4, #32968	; 0x80c8
   1bee8:	movt	r4, #8
   1beec:	b	1bef4 <fputs@plt+0xad80>
   1bef0:	mov	r0, lr
   1bef4:	add	lr, r0, #1
   1bef8:	ldrb	ip, [r3, #1]!
   1befc:	cmp	ip, #0
   1bf00:	beq	1bf30 <fputs@plt+0xadbc>
   1bf04:	add	r2, r4, ip
   1bf08:	ldrb	r2, [r2, #320]	; 0x140
   1bf0c:	eor	r2, r2, #1
   1bf10:	cmp	ip, #41	; 0x29
   1bf14:	moveq	r2, #0
   1bf18:	andne	r2, r2, #1
   1bf1c:	cmp	r2, #0
   1bf20:	bne	1bef0 <fputs@plt+0xad7c>
   1bf24:	cmp	ip, #41	; 0x29
   1bf28:	addeq	r0, r0, #2
   1bf2c:	beq	1c00c <fputs@plt+0xae98>
   1bf30:	mov	r3, #161	; 0xa1
   1bf34:	str	r3, [r1]
   1bf38:	mov	r0, lr
   1bf3c:	b	1c00c <fputs@plt+0xae98>
   1bf40:	add	r0, r0, #1
   1bf44:	add	r0, r0, #1
   1bf48:	mov	ip, r0
   1bf4c:	ldrb	r2, [r3, r0]
   1bf50:	cmp	r2, #0
   1bf54:	beq	1bfa0 <fputs@plt+0xae2c>
   1bf58:	add	lr, r5, r2
   1bf5c:	ldrb	lr, [lr, #320]	; 0x140
   1bf60:	tst	lr, #70	; 0x46
   1bf64:	addne	r4, r4, #1
   1bf68:	bne	1bf44 <fputs@plt+0xadd0>
   1bf6c:	cmp	r2, #40	; 0x28
   1bf70:	movne	lr, #0
   1bf74:	moveq	lr, #1
   1bf78:	cmp	r4, #0
   1bf7c:	movle	lr, #0
   1bf80:	cmp	lr, #0
   1bf84:	bne	1bee0 <fputs@plt+0xad6c>
   1bf88:	cmp	r2, #58	; 0x3a
   1bf8c:	bne	1bfa0 <fputs@plt+0xae2c>
   1bf90:	add	ip, r3, ip
   1bf94:	ldrb	r2, [ip, #1]
   1bf98:	cmp	r2, #58	; 0x3a
   1bf9c:	beq	1bf40 <fputs@plt+0xadcc>
   1bfa0:	cmp	r4, #0
   1bfa4:	bne	1c00c <fputs@plt+0xae98>
   1bfa8:	mov	r3, #161	; 0xa1
   1bfac:	str	r3, [r1]
   1bfb0:	b	1c00c <fputs@plt+0xae98>
   1bfb4:	mov	r0, #1
   1bfb8:	b	1bfa8 <fputs@plt+0xae34>
   1bfbc:	mov	r0, #1
   1bfc0:	add	r2, r3, r0
   1bfc4:	movw	ip, #32968	; 0x80c8
   1bfc8:	movt	ip, #8
   1bfcc:	ldrb	lr, [r3, r0]
   1bfd0:	add	ip, ip, lr
   1bfd4:	ldrb	ip, [ip, #320]	; 0x140
   1bfd8:	tst	ip, #70	; 0x46
   1bfdc:	rsbne	r3, r3, #1
   1bfe0:	movwne	lr, #32968	; 0x80c8
   1bfe4:	movtne	lr, #8
   1bfe8:	beq	1c004 <fputs@plt+0xae90>
   1bfec:	add	r0, r3, r2
   1bff0:	ldrb	ip, [r2, #1]!
   1bff4:	add	ip, lr, ip
   1bff8:	ldrb	ip, [ip, #320]	; 0x140
   1bffc:	tst	ip, #70	; 0x46
   1c000:	bne	1bfec <fputs@plt+0xae78>
   1c004:	mov	r3, #27
   1c008:	str	r3, [r1]
   1c00c:	ldrd	r4, [sp]
   1c010:	ldr	r6, [sp, #8]
   1c014:	add	sp, sp, #12
   1c018:	pop	{pc}		; (ldr pc, [sp], #4)
   1c01c:	ldrb	r2, [r3, #1]
   1c020:	cmp	r2, #39	; 0x27
   1c024:	movne	r0, #1
   1c028:	bne	1bfc0 <fputs@plt+0xae4c>
   1c02c:	mov	r2, #134	; 0x86
   1c030:	str	r2, [r1]
   1c034:	ldrb	r0, [r3, #2]
   1c038:	movw	r2, #32968	; 0x80c8
   1c03c:	movt	r2, #8
   1c040:	add	r2, r2, r0
   1c044:	ldrb	r2, [r2, #320]	; 0x140
   1c048:	tst	r2, #8
   1c04c:	beq	1c0f0 <fputs@plt+0xaf7c>
   1c050:	add	ip, r3, #2
   1c054:	mov	r0, #2
   1c058:	movw	r4, #32968	; 0x80c8
   1c05c:	movt	r4, #8
   1c060:	add	r0, r0, #1
   1c064:	ldrb	r2, [ip, #1]!
   1c068:	add	lr, r4, r2
   1c06c:	ldrb	lr, [lr, #320]	; 0x140
   1c070:	tst	lr, #8
   1c074:	bne	1c060 <fputs@plt+0xaeec>
   1c078:	cmp	r2, #39	; 0x27
   1c07c:	beq	1c0c4 <fputs@plt+0xaf50>
   1c080:	mov	r2, #161	; 0xa1
   1c084:	str	r2, [r1]
   1c088:	add	r2, r3, r0
   1c08c:	ldrb	r1, [r3, r0]
   1c090:	cmp	r1, #0
   1c094:	cmpne	r1, #39	; 0x27
   1c098:	beq	1c0b4 <fputs@plt+0xaf40>
   1c09c:	rsb	ip, r3, #1
   1c0a0:	add	r0, ip, r2
   1c0a4:	ldrb	r1, [r2, #1]!
   1c0a8:	cmp	r1, #0
   1c0ac:	cmpne	r1, #39	; 0x27
   1c0b0:	bne	1c0a0 <fputs@plt+0xaf2c>
   1c0b4:	ldrb	r3, [r3, r0]
   1c0b8:	cmp	r3, #0
   1c0bc:	addne	r0, r0, #1
   1c0c0:	b	1c00c <fputs@plt+0xae98>
   1c0c4:	tst	r0, #1
   1c0c8:	bne	1c080 <fputs@plt+0xaf0c>
   1c0cc:	b	1c0b4 <fputs@plt+0xaf40>
   1c0d0:	mov	r3, #161	; 0xa1
   1c0d4:	str	r3, [r1]
   1c0d8:	mov	r0, #1
   1c0dc:	b	1c00c <fputs@plt+0xae98>
   1c0e0:	mov	r0, #3
   1c0e4:	b	1c00c <fputs@plt+0xae98>
   1c0e8:	mov	r0, #1
   1c0ec:	b	1c00c <fputs@plt+0xae98>
   1c0f0:	cmp	r0, #39	; 0x27
   1c0f4:	moveq	r0, #2
   1c0f8:	beq	1c0b4 <fputs@plt+0xaf40>
   1c0fc:	mov	r0, #2
   1c100:	b	1c080 <fputs@plt+0xaf0c>
   1c104:	mov	r0, #1
   1c108:	mov	r3, #27
   1c10c:	b	1b858 <fputs@plt+0xa6e4>
   1c110:	ldr	r3, [r0, #4]
   1c114:	cmp	r3, #0
   1c118:	beq	1c124 <fputs@plt+0xafb0>
   1c11c:	mov	r0, #1
   1c120:	bx	lr
   1c124:	ldr	ip, [r0, #20]
   1c128:	cmp	ip, #0
   1c12c:	ble	1c170 <fputs@plt+0xaffc>
   1c130:	ldr	r1, [r0, #16]
   1c134:	add	r1, r1, #4
   1c138:	b	1c148 <fputs@plt+0xafd4>
   1c13c:	add	r3, r3, #1
   1c140:	cmp	r3, ip
   1c144:	beq	1c168 <fputs@plt+0xaff4>
   1c148:	ldr	r2, [r1, r3, lsl #4]
   1c14c:	cmp	r2, #0
   1c150:	beq	1c13c <fputs@plt+0xafc8>
   1c154:	ldr	r2, [r2, #16]
   1c158:	cmp	r2, #0
   1c15c:	beq	1c13c <fputs@plt+0xafc8>
   1c160:	mov	r0, #1
   1c164:	bx	lr
   1c168:	mov	r0, #0
   1c16c:	bx	lr
   1c170:	mov	r0, #0
   1c174:	bx	lr
   1c178:	cmp	r0, #516	; 0x204
   1c17c:	beq	1c1b0 <fputs@plt+0xb03c>
   1c180:	uxtb	r0, r0
   1c184:	cmp	r0, #26
   1c188:	bhi	1c1bc <fputs@plt+0xb048>
   1c18c:	movw	r3, #32968	; 0x80c8
   1c190:	movt	r3, #8
   1c194:	add	r0, r3, r0, lsl #2
   1c198:	ldr	r0, [r0, #2540]	; 0x9ec
   1c19c:	movw	r3, #47436	; 0xb94c
   1c1a0:	movt	r3, #8
   1c1a4:	cmp	r0, #0
   1c1a8:	moveq	r0, r3
   1c1ac:	bx	lr
   1c1b0:	movw	r0, #47452	; 0xb95c
   1c1b4:	movt	r0, #8
   1c1b8:	bx	lr
   1c1bc:	movw	r0, #47436	; 0xb94c
   1c1c0:	movt	r0, #8
   1c1c4:	bx	lr
   1c1c8:	mov	r3, #1000	; 0x3e8
   1c1cc:	mla	r3, r1, r3, r3
   1c1d0:	ldr	r2, [r0, #428]	; 0x1ac
   1c1d4:	cmp	r3, r2
   1c1d8:	ble	1c1e4 <fputs@plt+0xb070>
   1c1dc:	mov	r0, #0
   1c1e0:	bx	lr
   1c1e4:	str	r4, [sp, #-8]!
   1c1e8:	str	lr, [sp, #4]
   1c1ec:	movw	r1, #16960	; 0x4240
   1c1f0:	movt	r1, #15
   1c1f4:	ldr	r0, [r0]
   1c1f8:	bl	13ae4 <fputs@plt+0x2970>
   1c1fc:	mov	r0, #1
   1c200:	ldr	r4, [sp]
   1c204:	add	sp, sp, #4
   1c208:	pop	{pc}		; (ldr pc, [sp], #4)
   1c20c:	str	r4, [sp, #-8]!
   1c210:	str	lr, [sp, #4]
   1c214:	ldr	r4, [r0, #4]
   1c218:	cmn	r4, #380	; 0x17c
   1c21c:	moveq	r0, #0
   1c220:	beq	1c260 <fputs@plt+0xb0ec>
   1c224:	ldr	r3, [r4, #380]	; 0x17c
   1c228:	cmp	r3, #0
   1c22c:	moveq	r0, #0
   1c230:	beq	1c260 <fputs@plt+0xb0ec>
   1c234:	ldr	r1, [r4, #388]	; 0x184
   1c238:	cmp	r1, #0
   1c23c:	movlt	r0, #0
   1c240:	blt	1c260 <fputs@plt+0xb0ec>
   1c244:	ldr	r0, [r4, #384]	; 0x180
   1c248:	blx	r3
   1c24c:	cmp	r0, #0
   1c250:	mvneq	r3, #0
   1c254:	ldrne	r3, [r4, #388]	; 0x184
   1c258:	addne	r3, r3, #1
   1c25c:	str	r3, [r4, #388]	; 0x184
   1c260:	ldr	r4, [sp]
   1c264:	add	sp, sp, #4
   1c268:	pop	{pc}		; (ldr pc, [sp], #4)
   1c26c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1c270:	strd	r6, [sp, #8]
   1c274:	str	r8, [sp, #16]
   1c278:	str	lr, [sp, #20]
   1c27c:	ldr	r8, [r0, #20]
   1c280:	cmp	r8, #0
   1c284:	ble	1c2f0 <fputs@plt+0xb17c>
   1c288:	mov	r7, r1
   1c28c:	ldr	r4, [r0, #16]
   1c290:	mov	r5, #0
   1c294:	b	1c2a8 <fputs@plt+0xb134>
   1c298:	add	r5, r5, #1
   1c29c:	add	r4, r4, #16
   1c2a0:	cmp	r5, r8
   1c2a4:	beq	1c2d4 <fputs@plt+0xb160>
   1c2a8:	ldr	r6, [r4, #4]
   1c2ac:	cmp	r6, #0
   1c2b0:	beq	1c298 <fputs@plt+0xb124>
   1c2b4:	cmp	r7, #0
   1c2b8:	beq	1c2d8 <fputs@plt+0xb164>
   1c2bc:	ldr	r1, [r4]
   1c2c0:	mov	r0, r7
   1c2c4:	bl	14234 <fputs@plt+0x30c0>
   1c2c8:	cmp	r0, #0
   1c2cc:	bne	1c298 <fputs@plt+0xb124>
   1c2d0:	b	1c2d8 <fputs@plt+0xb164>
   1c2d4:	mov	r6, #0
   1c2d8:	mov	r0, r6
   1c2dc:	ldrd	r4, [sp]
   1c2e0:	ldrd	r6, [sp, #8]
   1c2e4:	ldr	r8, [sp, #16]
   1c2e8:	add	sp, sp, #20
   1c2ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1c2f0:	mov	r6, #0
   1c2f4:	b	1c2d8 <fputs@plt+0xb164>
   1c2f8:	cmp	r0, #0
   1c2fc:	beq	1c31c <fputs@plt+0xb1a8>
   1c300:	str	r4, [sp, #-8]!
   1c304:	str	lr, [sp, #4]
   1c308:	bl	10fb8 <strlen@plt>
   1c30c:	bic	r0, r0, #-1073741824	; 0xc0000000
   1c310:	ldr	r4, [sp]
   1c314:	add	sp, sp, #4
   1c318:	pop	{pc}		; (ldr pc, [sp], #4)
   1c31c:	mov	r0, #0
   1c320:	bx	lr
   1c324:	str	r4, [sp, #-8]!
   1c328:	str	lr, [sp, #4]
   1c32c:	tst	r1, #1
   1c330:	moveq	r4, #48	; 0x30
   1c334:	beq	1c348 <fputs@plt+0xb1d4>
   1c338:	ldr	r3, [r0, #12]
   1c33c:	cmp	r3, #0
   1c340:	movwne	r4, #8220	; 0x201c
   1c344:	beq	1c384 <fputs@plt+0xb210>
   1c348:	ubfx	r4, r4, #0, #12
   1c34c:	ldr	r3, [r0, #4]
   1c350:	tst	r3, #1024	; 0x400
   1c354:	bne	1c370 <fputs@plt+0xb1fc>
   1c358:	ldr	r0, [r0, #8]
   1c35c:	cmp	r0, #0
   1c360:	beq	1c370 <fputs@plt+0xb1fc>
   1c364:	bl	1c2f8 <fputs@plt+0xb184>
   1c368:	add	r0, r0, #1
   1c36c:	add	r4, r4, r0
   1c370:	add	r0, r4, #7
   1c374:	bic	r0, r0, #7
   1c378:	ldr	r4, [sp]
   1c37c:	add	sp, sp, #4
   1c380:	pop	{pc}		; (ldr pc, [sp], #4)
   1c384:	ldr	r2, [r0, #20]
   1c388:	movw	r4, #8220	; 0x201c
   1c38c:	movw	r3, #16396	; 0x400c
   1c390:	cmp	r2, #0
   1c394:	moveq	r4, r3
   1c398:	b	1c348 <fputs@plt+0xb1d4>
   1c39c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1c3a0:	strd	r6, [sp, #8]
   1c3a4:	str	r8, [sp, #16]
   1c3a8:	str	lr, [sp, #20]
   1c3ac:	subs	r5, r0, #0
   1c3b0:	moveq	r6, #0
   1c3b4:	beq	1c3d0 <fputs@plt+0xb25c>
   1c3b8:	mov	r4, r1
   1c3bc:	mov	r0, r5
   1c3c0:	bl	1c324 <fputs@plt+0xb1b0>
   1c3c4:	mov	r6, r0
   1c3c8:	tst	r4, #1
   1c3cc:	bne	1c3e8 <fputs@plt+0xb274>
   1c3d0:	mov	r0, r6
   1c3d4:	ldrd	r4, [sp]
   1c3d8:	ldrd	r6, [sp, #8]
   1c3dc:	ldr	r8, [sp, #16]
   1c3e0:	add	sp, sp, #20
   1c3e4:	pop	{pc}		; (ldr pc, [sp], #4)
   1c3e8:	mov	r1, r4
   1c3ec:	ldr	r0, [r5, #12]
   1c3f0:	bl	1c39c <fputs@plt+0xb228>
   1c3f4:	mov	r7, r0
   1c3f8:	mov	r1, r4
   1c3fc:	ldr	r0, [r5, #16]
   1c400:	bl	1c39c <fputs@plt+0xb228>
   1c404:	add	r0, r7, r0
   1c408:	add	r6, r6, r0
   1c40c:	b	1c3d0 <fputs@plt+0xb25c>
   1c410:	cmp	r1, #0
   1c414:	bxle	lr
   1c418:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1c41c:	strd	r6, [sp, #8]
   1c420:	strd	r8, [sp, #16]
   1c424:	strd	sl, [sp, #24]
   1c428:	str	lr, [sp, #32]
   1c42c:	sub	sp, sp, #12
   1c430:	mov	r6, r0
   1c434:	rsb	r1, r1, r1, lsl #3
   1c438:	add	r3, r0, r1, lsl #2
   1c43c:	str	r3, [sp, #4]
   1c440:	movw	sl, #32968	; 0x80c8
   1c444:	movt	sl, #8
   1c448:	movw	fp, #17097	; 0x42c9
   1c44c:	movt	fp, #45590	; 0xb216
   1c450:	movw	r9, #22488	; 0x57d8
   1c454:	movt	r9, #10
   1c458:	b	1c478 <fputs@plt+0xb304>
   1c45c:	ldr	r3, [r4, #8]
   1c460:	str	r3, [r8, #8]
   1c464:	str	r8, [r4, #8]
   1c468:	add	r6, r6, #28
   1c46c:	ldr	r3, [sp, #4]
   1c470:	cmp	r6, r3
   1c474:	beq	1c4fc <fputs@plt+0xb388>
   1c478:	mov	r8, r6
   1c47c:	ldr	r7, [r6, #20]
   1c480:	mov	r0, r7
   1c484:	bl	1c2f8 <fputs@plt+0xb184>
   1c488:	ldrb	r3, [r7]
   1c48c:	add	r3, sl, r3
   1c490:	ldrb	r3, [r3, #64]	; 0x40
   1c494:	add	r0, r3, r0
   1c498:	smull	r3, r5, fp, r0
   1c49c:	add	r3, r5, r0
   1c4a0:	asr	r5, r0, #31
   1c4a4:	rsb	r5, r5, r3, asr #4
   1c4a8:	mov	r3, #23
   1c4ac:	mls	r5, r3, r5, r0
   1c4b0:	add	r3, r9, r5, lsl #2
   1c4b4:	ldr	r4, [r3, #148]	; 0x94
   1c4b8:	cmp	r4, #0
   1c4bc:	beq	1c4e0 <fputs@plt+0xb36c>
   1c4c0:	mov	r1, r7
   1c4c4:	ldr	r0, [r4, #20]
   1c4c8:	bl	14234 <fputs@plt+0x30c0>
   1c4cc:	cmp	r0, #0
   1c4d0:	beq	1c45c <fputs@plt+0xb2e8>
   1c4d4:	ldr	r4, [r4, #24]
   1c4d8:	cmp	r4, #0
   1c4dc:	bne	1c4c0 <fputs@plt+0xb34c>
   1c4e0:	mov	r3, #0
   1c4e4:	str	r3, [r8, #8]
   1c4e8:	add	r5, r9, r5, lsl #2
   1c4ec:	ldr	r3, [r5, #148]	; 0x94
   1c4f0:	str	r3, [r8, #24]
   1c4f4:	str	r8, [r5, #148]	; 0x94
   1c4f8:	b	1c468 <fputs@plt+0xb2f4>
   1c4fc:	add	sp, sp, #12
   1c500:	ldrd	r4, [sp]
   1c504:	ldrd	r6, [sp, #8]
   1c508:	ldrd	r8, [sp, #16]
   1c50c:	ldrd	sl, [sp, #24]
   1c510:	add	sp, sp, #32
   1c514:	pop	{pc}		; (ldr pc, [sp], #4)
   1c518:	ldrb	r3, [r0, #15]
   1c51c:	tst	r3, #4
   1c520:	beq	1c54c <fputs@plt+0xb3d8>
   1c524:	str	r4, [sp, #-8]!
   1c528:	str	lr, [sp, #4]
   1c52c:	ldr	r4, [r0]
   1c530:	mov	r0, r4
   1c534:	bl	10fb8 <strlen@plt>
   1c538:	add	r0, r0, #1
   1c53c:	add	r0, r4, r0
   1c540:	ldr	r4, [sp]
   1c544:	add	sp, sp, #4
   1c548:	pop	{pc}		; (ldr pc, [sp], #4)
   1c54c:	mov	r0, r1
   1c550:	bx	lr
   1c554:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1c558:	strd	r6, [sp, #8]
   1c55c:	strd	r8, [sp, #16]
   1c560:	strd	sl, [sp, #24]
   1c564:	str	lr, [sp, #32]
   1c568:	sub	sp, sp, #44	; 0x2c
   1c56c:	mov	r6, r0
   1c570:	mov	r5, r2
   1c574:	mov	r3, #1
   1c578:	strb	r3, [sp, #39]	; 0x27
   1c57c:	ldrb	r3, [r1]
   1c580:	cmp	r3, #152	; 0x98
   1c584:	beq	1c5c8 <fputs@plt+0xb454>
   1c588:	cmp	r3, #154	; 0x9a
   1c58c:	beq	1c5c8 <fputs@plt+0xb454>
   1c590:	cmp	r3, #119	; 0x77
   1c594:	movne	r0, #0
   1c598:	beq	1c690 <fputs@plt+0xb51c>
   1c59c:	cmp	r5, #0
   1c5a0:	beq	1c5ac <fputs@plt+0xb438>
   1c5a4:	ldrb	r3, [sp, #39]	; 0x27
   1c5a8:	strb	r3, [r5]
   1c5ac:	add	sp, sp, #44	; 0x2c
   1c5b0:	ldrd	r4, [sp]
   1c5b4:	ldrd	r6, [sp, #8]
   1c5b8:	ldrd	r8, [sp, #16]
   1c5bc:	ldrd	sl, [sp, #24]
   1c5c0:	add	sp, sp, #32
   1c5c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1c5c8:	ldrsh	r9, [r1, #32]
   1c5cc:	mov	sl, r9
   1c5d0:	mov	r7, #0
   1c5d4:	mov	r0, r7
   1c5d8:	mov	r8, r7
   1c5dc:	b	1c6e4 <fputs@plt+0xb570>
   1c5e0:	cmp	r0, #0
   1c5e4:	beq	1c59c <fputs@plt+0xb428>
   1c5e8:	cmp	r7, #0
   1c5ec:	beq	1c640 <fputs@plt+0xb4cc>
   1c5f0:	cmp	r9, #0
   1c5f4:	movlt	r0, #0
   1c5f8:	blt	1c59c <fputs@plt+0xb428>
   1c5fc:	ldr	r3, [r7]
   1c600:	ldr	r2, [r3]
   1c604:	cmp	r2, r9
   1c608:	movle	r0, #0
   1c60c:	ble	1c59c <fputs@plt+0xb428>
   1c610:	ldr	r3, [r3, #4]
   1c614:	add	r9, r9, r9, lsl #2
   1c618:	ldr	r1, [r3, r9, lsl #2]
   1c61c:	ldr	r3, [r7, #28]
   1c620:	str	r3, [sp, #8]
   1c624:	str	r6, [sp, #20]
   1c628:	ldr	r3, [r6]
   1c62c:	str	r3, [sp, #4]
   1c630:	add	r2, sp, #39	; 0x27
   1c634:	add	r0, sp, #4
   1c638:	bl	1c554 <fputs@plt+0xb3e0>
   1c63c:	b	1c59c <fputs@plt+0xb428>
   1c640:	ldr	r3, [r0, #64]	; 0x40
   1c644:	cmp	r3, #0
   1c648:	moveq	r0, r3
   1c64c:	beq	1c59c <fputs@plt+0xb428>
   1c650:	cmp	r9, #0
   1c654:	blt	1c678 <fputs@plt+0xb504>
   1c658:	ldr	r3, [r0, #4]
   1c65c:	add	sl, r3, sl, lsl #4
   1c660:	mov	r1, #0
   1c664:	mov	r0, sl
   1c668:	bl	1c518 <fputs@plt+0xb3a4>
   1c66c:	ldrb	r3, [sl, #14]
   1c670:	strb	r3, [sp, #39]	; 0x27
   1c674:	b	1c59c <fputs@plt+0xb428>
   1c678:	ldrsh	sl, [r0, #32]
   1c67c:	cmp	sl, #0
   1c680:	movwlt	r0, #23092	; 0x5a34
   1c684:	movtlt	r0, #8
   1c688:	blt	1c59c <fputs@plt+0xb428>
   1c68c:	b	1c658 <fputs@plt+0xb4e4>
   1c690:	ldr	r3, [r1, #20]
   1c694:	ldr	r2, [r3]
   1c698:	ldr	r2, [r2, #4]
   1c69c:	ldr	r1, [r2]
   1c6a0:	ldr	r3, [r3, #28]
   1c6a4:	str	r3, [sp, #8]
   1c6a8:	str	r6, [sp, #20]
   1c6ac:	ldr	r3, [r6]
   1c6b0:	str	r3, [sp, #4]
   1c6b4:	add	r2, sp, #39	; 0x27
   1c6b8:	add	r0, sp, #4
   1c6bc:	bl	1c554 <fputs@plt+0xb3e0>
   1c6c0:	b	1c59c <fputs@plt+0xb428>
   1c6c4:	mov	r3, #0
   1c6c8:	lsl	r2, r3, #3
   1c6cc:	add	r0, r2, r3
   1c6d0:	add	r0, fp, r0, lsl #3
   1c6d4:	ldr	r0, [r0, #24]
   1c6d8:	add	r3, r2, r3
   1c6dc:	add	fp, fp, r3, lsl #3
   1c6e0:	ldr	r7, [fp, #28]
   1c6e4:	clz	r3, r0
   1c6e8:	lsr	r3, r3, #5
   1c6ec:	cmp	r6, #0
   1c6f0:	moveq	r3, #0
   1c6f4:	cmp	r3, #0
   1c6f8:	beq	1c5e0 <fputs@plt+0xb46c>
   1c6fc:	ldr	fp, [r6, #4]
   1c700:	ldr	lr, [fp]
   1c704:	cmp	lr, #0
   1c708:	ble	1c744 <fputs@plt+0xb5d0>
   1c70c:	ldr	r4, [r1, #28]
   1c710:	ldr	r3, [fp, #52]	; 0x34
   1c714:	cmp	r3, r4
   1c718:	beq	1c6c4 <fputs@plt+0xb550>
   1c71c:	mov	r2, fp
   1c720:	mov	r3, #0
   1c724:	add	r3, r3, #1
   1c728:	cmp	r3, lr
   1c72c:	beq	1c744 <fputs@plt+0xb5d0>
   1c730:	add	r2, r2, #72	; 0x48
   1c734:	ldr	ip, [r2, #52]	; 0x34
   1c738:	cmp	ip, r4
   1c73c:	bne	1c724 <fputs@plt+0xb5b0>
   1c740:	b	1c6c8 <fputs@plt+0xb554>
   1c744:	ldr	r6, [r6, #16]
   1c748:	mov	r0, r8
   1c74c:	b	1c6e4 <fputs@plt+0xb570>
   1c750:	strd	r4, [sp, #-20]!	; 0xffffffec
   1c754:	strd	r6, [sp, #8]
   1c758:	str	lr, [sp, #16]
   1c75c:	sub	sp, sp, #36	; 0x24
   1c760:	ldr	r0, [r0, #8]
   1c764:	ldr	r5, [r0, #28]
   1c768:	ldr	r0, [r5, #12]
   1c76c:	cmp	r0, #0
   1c770:	movlt	r0, #0
   1c774:	bge	1c78c <fputs@plt+0xb618>
   1c778:	add	sp, sp, #36	; 0x24
   1c77c:	ldrd	r4, [sp]
   1c780:	ldrd	r6, [sp, #8]
   1c784:	add	sp, sp, #16
   1c788:	pop	{pc}		; (ldr pc, [sp], #4)
   1c78c:	mov	r4, r3
   1c790:	mov	r6, r2
   1c794:	mov	r7, r1
   1c798:	mov	r2, #30
   1c79c:	mov	r1, #0
   1c7a0:	add	r0, sp, #2
   1c7a4:	bl	10f40 <memset@plt>
   1c7a8:	strh	r7, [sp]
   1c7ac:	asr	r7, r6, #31
   1c7b0:	strd	r6, [sp, #8]
   1c7b4:	mov	r2, r4
   1c7b8:	asr	r3, r4, #31
   1c7bc:	strd	r2, [sp, #16]
   1c7c0:	movw	r3, #4408	; 0x1138
   1c7c4:	movt	r3, #10
   1c7c8:	ldr	r3, [r3, #360]	; 0x168
   1c7cc:	mov	r2, sp
   1c7d0:	mov	r1, #13
   1c7d4:	ldr	r0, [r5, #12]
   1c7d8:	blx	r3
   1c7dc:	cmn	r0, #1
   1c7e0:	movne	r0, #0
   1c7e4:	moveq	r0, #5
   1c7e8:	b	1c778 <fputs@plt+0xb604>
   1c7ec:	strd	r4, [sp, #-16]!
   1c7f0:	str	r6, [sp, #8]
   1c7f4:	str	lr, [sp, #12]
   1c7f8:	ldr	r5, [r0, #36]	; 0x24
   1c7fc:	ldr	lr, [r5]
   1c800:	add	r6, r1, r2
   1c804:	mov	ip, #1
   1c808:	lsl	r4, ip, r1
   1c80c:	rsb	r4, r4, ip, lsl r6
   1c810:	uxth	r4, r4
   1c814:	ands	r6, r3, ip
   1c818:	beq	1c8a0 <fputs@plt+0xb72c>
   1c81c:	ldr	r3, [lr, #32]
   1c820:	cmp	r3, #0
   1c824:	beq	1c884 <fputs@plt+0xb710>
   1c828:	mov	ip, #0
   1c82c:	cmp	r5, r3
   1c830:	ldrhne	lr, [r3, #10]
   1c834:	orrne	ip, ip, lr
   1c838:	ldr	r3, [r3, #4]
   1c83c:	cmp	r3, #0
   1c840:	bne	1c82c <fputs@plt+0xb6b8>
   1c844:	tst	ip, r4
   1c848:	beq	1c884 <fputs@plt+0xb710>
   1c84c:	mvn	r4, r4
   1c850:	sxth	r4, r4
   1c854:	ldrh	r3, [r5, #12]
   1c858:	and	r3, r3, r4
   1c85c:	strh	r3, [r5, #12]
   1c860:	ldrh	r3, [r5, #10]
   1c864:	and	r4, r4, r3
   1c868:	strh	r4, [r5, #10]
   1c86c:	mov	r6, #0
   1c870:	mov	r0, r6
   1c874:	ldrd	r4, [sp]
   1c878:	ldr	r6, [sp, #8]
   1c87c:	add	sp, sp, #12
   1c880:	pop	{pc}		; (ldr pc, [sp], #4)
   1c884:	mov	r3, r2
   1c888:	add	r2, r1, #120	; 0x78
   1c88c:	mov	r1, #2
   1c890:	bl	1c750 <fputs@plt+0xb5dc>
   1c894:	subs	r6, r0, #0
   1c898:	bne	1c870 <fputs@plt+0xb6fc>
   1c89c:	b	1c84c <fputs@plt+0xb6d8>
   1c8a0:	tst	r3, #4
   1c8a4:	beq	1c920 <fputs@plt+0xb7ac>
   1c8a8:	ldr	r3, [lr, #32]
   1c8ac:	cmp	r3, #0
   1c8b0:	beq	1c900 <fputs@plt+0xb78c>
   1c8b4:	ldrh	ip, [r3, #12]
   1c8b8:	ands	ip, r4, ip
   1c8bc:	bne	1c970 <fputs@plt+0xb7fc>
   1c8c0:	ldrh	lr, [r3, #10]
   1c8c4:	orr	ip, ip, lr
   1c8c8:	ldr	r3, [r3, #4]
   1c8cc:	cmp	r3, #0
   1c8d0:	beq	1c8e8 <fputs@plt+0xb774>
   1c8d4:	ldrh	lr, [r3, #12]
   1c8d8:	tst	r4, lr
   1c8dc:	beq	1c8c0 <fputs@plt+0xb74c>
   1c8e0:	mov	r6, #5
   1c8e4:	b	1c870 <fputs@plt+0xb6fc>
   1c8e8:	tst	r4, ip
   1c8ec:	beq	1c900 <fputs@plt+0xb78c>
   1c8f0:	ldrh	r3, [r5, #10]
   1c8f4:	orr	r4, r4, r3
   1c8f8:	strh	r4, [r5, #10]
   1c8fc:	b	1c870 <fputs@plt+0xb6fc>
   1c900:	mov	r3, r2
   1c904:	add	r2, r1, #120	; 0x78
   1c908:	mov	r1, #0
   1c90c:	bl	1c750 <fputs@plt+0xb5dc>
   1c910:	cmp	r0, #0
   1c914:	beq	1c8f0 <fputs@plt+0xb77c>
   1c918:	mov	r6, r0
   1c91c:	b	1c870 <fputs@plt+0xb6fc>
   1c920:	ldr	r3, [lr, #32]
   1c924:	cmp	r3, #0
   1c928:	beq	1c990 <fputs@plt+0xb81c>
   1c92c:	ldrh	ip, [r3, #12]
   1c930:	tst	r4, ip
   1c934:	bne	1c978 <fputs@plt+0xb804>
   1c938:	ldrh	ip, [r3, #10]
   1c93c:	tst	r4, ip
   1c940:	bne	1c980 <fputs@plt+0xb80c>
   1c944:	ldr	r3, [r3, #4]
   1c948:	cmp	r3, #0
   1c94c:	beq	1c990 <fputs@plt+0xb81c>
   1c950:	ldrh	ip, [r3, #12]
   1c954:	tst	r4, ip
   1c958:	bne	1c988 <fputs@plt+0xb814>
   1c95c:	ldrh	ip, [r3, #10]
   1c960:	tst	r4, ip
   1c964:	beq	1c944 <fputs@plt+0xb7d0>
   1c968:	mov	r6, #5
   1c96c:	b	1c870 <fputs@plt+0xb6fc>
   1c970:	mov	r6, #5
   1c974:	b	1c870 <fputs@plt+0xb6fc>
   1c978:	mov	r6, #5
   1c97c:	b	1c870 <fputs@plt+0xb6fc>
   1c980:	mov	r6, #5
   1c984:	b	1c870 <fputs@plt+0xb6fc>
   1c988:	mov	r6, #5
   1c98c:	b	1c870 <fputs@plt+0xb6fc>
   1c990:	mov	r3, r2
   1c994:	add	r2, r1, #120	; 0x78
   1c998:	mov	r1, #1
   1c99c:	bl	1c750 <fputs@plt+0xb5dc>
   1c9a0:	subs	r6, r0, #0
   1c9a4:	bne	1c870 <fputs@plt+0xb6fc>
   1c9a8:	ldrh	r3, [r5, #12]
   1c9ac:	orr	r4, r4, r3
   1c9b0:	strh	r4, [r5, #12]
   1c9b4:	b	1c870 <fputs@plt+0xb6fc>
   1c9b8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1c9bc:	strd	r6, [sp, #8]
   1c9c0:	str	r8, [sp, #16]
   1c9c4:	str	lr, [sp, #20]
   1c9c8:	mov	r6, r0
   1c9cc:	mov	r7, r1
   1c9d0:	mov	r5, r2
   1c9d4:	ldr	r4, [r2, #4]
   1c9d8:	mov	r2, #36	; 0x24
   1c9dc:	mov	r1, #0
   1c9e0:	add	r0, r4, #4
   1c9e4:	bl	10f40 <memset@plt>
   1c9e8:	str	r5, [r4]
   1c9ec:	ldr	r3, [r5]
   1c9f0:	str	r3, [r4, #4]
   1c9f4:	add	r0, r4, #40	; 0x28
   1c9f8:	str	r0, [r4, #8]
   1c9fc:	ldr	r2, [r6, #28]
   1ca00:	mov	r1, #0
   1ca04:	bl	10f40 <memset@plt>
   1ca08:	str	r6, [r4, #28]
   1ca0c:	str	r7, [r4, #20]
   1ca10:	mov	r3, #1
   1ca14:	strh	r3, [r4, #24]
   1ca18:	mov	r2, r5
   1ca1c:	mov	r1, r7
   1ca20:	mov	r0, r6
   1ca24:	bl	1ca3c <fputs@plt+0xb8c8>
   1ca28:	ldrd	r4, [sp]
   1ca2c:	ldrd	r6, [sp, #8]
   1ca30:	ldr	r8, [sp, #16]
   1ca34:	add	sp, sp, #20
   1ca38:	pop	{pc}		; (ldr pc, [sp], #4)
   1ca3c:	mov	ip, r0
   1ca40:	ldr	r0, [r2, #4]
   1ca44:	ldr	r3, [r0]
   1ca48:	cmp	r3, #0
   1ca4c:	beq	1ca6c <fputs@plt+0xb8f8>
   1ca50:	ldr	r3, [ip, #12]
   1ca54:	add	r3, r3, #1
   1ca58:	str	r3, [ip, #12]
   1ca5c:	ldrh	r3, [r0, #26]
   1ca60:	add	r3, r3, #1
   1ca64:	strh	r3, [r0, #26]
   1ca68:	bx	lr
   1ca6c:	str	r4, [sp, #-8]!
   1ca70:	str	lr, [sp, #4]
   1ca74:	mov	r0, ip
   1ca78:	bl	1c9b8 <fputs@plt+0xb844>
   1ca7c:	ldr	r4, [sp]
   1ca80:	add	sp, sp, #4
   1ca84:	pop	{pc}		; (ldr pc, [sp], #4)
   1ca88:	strd	r4, [sp, #-16]!
   1ca8c:	str	r6, [sp, #8]
   1ca90:	str	lr, [sp, #12]
   1ca94:	mov	r4, r0
   1ca98:	mov	r5, r1
   1ca9c:	ldr	r0, [r0, #212]	; 0xd4
   1caa0:	movw	r3, #4408	; 0x1138
   1caa4:	movt	r3, #10
   1caa8:	ldr	r3, [r3, #136]	; 0x88
   1caac:	mov	r2, #0
   1cab0:	ldr	r0, [r0, #44]	; 0x2c
   1cab4:	blx	r3
   1cab8:	cmp	r0, #0
   1cabc:	beq	1cad0 <fputs@plt+0xb95c>
   1cac0:	mov	r2, r0
   1cac4:	mov	r1, r5
   1cac8:	ldr	r0, [r4, #212]	; 0xd4
   1cacc:	bl	1ca3c <fputs@plt+0xb8c8>
   1cad0:	ldrd	r4, [sp]
   1cad4:	ldr	r6, [sp, #8]
   1cad8:	add	sp, sp, #12
   1cadc:	pop	{pc}		; (ldr pc, [sp], #4)
   1cae0:	strd	r4, [sp, #-16]!
   1cae4:	str	r6, [sp, #8]
   1cae8:	str	lr, [sp, #12]
   1caec:	mov	r4, r0
   1caf0:	mov	r5, r1
   1caf4:	ldr	r0, [r0]
   1caf8:	bl	1ca88 <fputs@plt+0xb914>
   1cafc:	cmp	r0, #0
   1cb00:	beq	1cb10 <fputs@plt+0xb99c>
   1cb04:	mov	r2, r4
   1cb08:	mov	r1, r5
   1cb0c:	bl	17640 <fputs@plt+0x64cc>
   1cb10:	ldrd	r4, [sp]
   1cb14:	ldr	r6, [sp, #8]
   1cb18:	add	sp, sp, #12
   1cb1c:	pop	{pc}		; (ldr pc, [sp], #4)
   1cb20:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1cb24:	strd	r6, [sp, #8]
   1cb28:	str	r8, [sp, #16]
   1cb2c:	str	lr, [sp, #20]
   1cb30:	sub	sp, sp, #128	; 0x80
   1cb34:	ldr	r2, [r0]
   1cb38:	cmp	r2, #0
   1cb3c:	beq	1cc04 <fputs@plt+0xba90>
   1cb40:	ldr	r3, [r2, #32]
   1cb44:	str	r3, [r2, #12]
   1cb48:	mov	r2, r3
   1cb4c:	cmp	r3, #0
   1cb50:	bne	1cb40 <fputs@plt+0xb9cc>
   1cb54:	ldr	r4, [r0]
   1cb58:	mov	r2, #128	; 0x80
   1cb5c:	mov	r1, #0
   1cb60:	mov	r0, sp
   1cb64:	bl	10f40 <memset@plt>
   1cb68:	cmp	r4, #0
   1cb6c:	beq	1cc14 <fputs@plt+0xbaa0>
   1cb70:	mov	r7, #0
   1cb74:	b	1cb9c <fputs@plt+0xba28>
   1cb78:	mov	r5, #0
   1cb7c:	add	r3, sp, #128	; 0x80
   1cb80:	add	r3, r3, r5, lsl #2
   1cb84:	str	r4, [r3, #-128]	; 0xffffff80
   1cb88:	cmp	r5, #31
   1cb8c:	beq	1cbf0 <fputs@plt+0xba7c>
   1cb90:	mov	r4, r8
   1cb94:	cmp	r8, #0
   1cb98:	beq	1cc14 <fputs@plt+0xbaa0>
   1cb9c:	ldr	r8, [r4, #12]
   1cba0:	str	r7, [r4, #12]
   1cba4:	ldr	r0, [sp]
   1cba8:	cmp	r0, #0
   1cbac:	beq	1cb78 <fputs@plt+0xba04>
   1cbb0:	mov	r1, r4
   1cbb4:	bl	163b8 <fputs@plt+0x5244>
   1cbb8:	mov	r4, r0
   1cbbc:	str	r7, [sp]
   1cbc0:	mov	r6, sp
   1cbc4:	mov	r5, #1
   1cbc8:	ldr	r0, [r6, #4]!
   1cbcc:	cmp	r0, #0
   1cbd0:	beq	1cb7c <fputs@plt+0xba08>
   1cbd4:	mov	r1, r4
   1cbd8:	bl	163b8 <fputs@plt+0x5244>
   1cbdc:	mov	r4, r0
   1cbe0:	str	r7, [r6]
   1cbe4:	add	r5, r5, #1
   1cbe8:	cmp	r5, #31
   1cbec:	bne	1cbc8 <fputs@plt+0xba54>
   1cbf0:	mov	r1, r4
   1cbf4:	ldr	r0, [sp, #124]	; 0x7c
   1cbf8:	bl	163b8 <fputs@plt+0x5244>
   1cbfc:	str	r0, [sp, #124]	; 0x7c
   1cc00:	b	1cb90 <fputs@plt+0xba1c>
   1cc04:	mov	r2, #128	; 0x80
   1cc08:	mov	r1, #0
   1cc0c:	mov	r0, sp
   1cc10:	bl	10f40 <memset@plt>
   1cc14:	ldr	r0, [sp]
   1cc18:	mov	r4, sp
   1cc1c:	add	r5, sp, #124	; 0x7c
   1cc20:	ldr	r1, [r4, #4]!
   1cc24:	bl	163b8 <fputs@plt+0x5244>
   1cc28:	cmp	r4, r5
   1cc2c:	bne	1cc20 <fputs@plt+0xbaac>
   1cc30:	add	sp, sp, #128	; 0x80
   1cc34:	ldrd	r4, [sp]
   1cc38:	ldrd	r6, [sp, #8]
   1cc3c:	ldr	r8, [sp, #16]
   1cc40:	add	sp, sp, #20
   1cc44:	pop	{pc}		; (ldr pc, [sp], #4)
   1cc48:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1cc4c:	strd	r6, [sp, #8]
   1cc50:	strd	r8, [sp, #16]
   1cc54:	strd	sl, [sp, #24]
   1cc58:	str	lr, [sp, #32]
   1cc5c:	sub	sp, sp, #28
   1cc60:	ldr	r2, [r0, #64]	; 0x40
   1cc64:	ldr	r3, [r2]
   1cc68:	cmp	r3, #0
   1cc6c:	moveq	r5, #0
   1cc70:	beq	1cc8c <fputs@plt+0xbb18>
   1cc74:	ldrb	r3, [r0, #17]
   1cc78:	sub	r3, r3, #1
   1cc7c:	uxtb	r3, r3
   1cc80:	cmp	r3, #2
   1cc84:	movls	r5, #0
   1cc88:	bhi	1ccac <fputs@plt+0xbb38>
   1cc8c:	mov	r0, r5
   1cc90:	add	sp, sp, #28
   1cc94:	ldrd	r4, [sp]
   1cc98:	ldrd	r6, [sp, #8]
   1cc9c:	ldrd	r8, [sp, #16]
   1cca0:	ldrd	sl, [sp, #24]
   1cca4:	add	sp, sp, #32
   1cca8:	pop	{pc}		; (ldr pc, [sp], #4)
   1ccac:	mov	sl, r1
   1ccb0:	mov	r4, r0
   1ccb4:	ldr	fp, [r0, #160]	; 0xa0
   1ccb8:	add	r1, sp, #16
   1ccbc:	mov	r0, r2
   1ccc0:	bl	139b0 <fputs@plt+0x283c>
   1ccc4:	subs	r5, r0, #0
   1ccc8:	bne	1cc8c <fputs@plt+0xbb18>
   1cccc:	asr	r9, fp, #31
   1ccd0:	umull	r6, r7, sl, fp
   1ccd4:	mla	r7, sl, r9, r7
   1ccd8:	ldrd	r2, [sp, #16]
   1ccdc:	cmp	r3, r7
   1cce0:	cmpeq	r2, r6
   1cce4:	beq	1cc8c <fputs@plt+0xbb18>
   1cce8:	cmp	r6, r2
   1ccec:	sbcs	r1, r7, r3
   1ccf0:	blt	1cd1c <fputs@plt+0xbba8>
   1ccf4:	adds	r1, fp, r2
   1ccf8:	str	r1, [sp, #8]
   1ccfc:	adc	r3, r9, r3
   1cd00:	str	r3, [sp, #12]
   1cd04:	ldrd	r2, [sp, #8]
   1cd08:	cmp	r6, r2
   1cd0c:	sbcs	r3, r7, r3
   1cd10:	bge	1cd3c <fputs@plt+0xbbc8>
   1cd14:	str	sl, [r4, #36]	; 0x24
   1cd18:	b	1cc8c <fputs@plt+0xbb18>
   1cd1c:	mov	r2, r6
   1cd20:	mov	r3, r7
   1cd24:	ldr	r0, [r4, #64]	; 0x40
   1cd28:	bl	13970 <fputs@plt+0x27fc>
   1cd2c:	cmp	r0, #0
   1cd30:	movne	r5, r0
   1cd34:	bne	1cc8c <fputs@plt+0xbb18>
   1cd38:	b	1cd14 <fputs@plt+0xbba0>
   1cd3c:	ldr	r3, [r4, #208]	; 0xd0
   1cd40:	mov	r2, fp
   1cd44:	mov	r1, #0
   1cd48:	str	r3, [sp, #8]
   1cd4c:	mov	r0, r3
   1cd50:	bl	10f40 <memset@plt>
   1cd54:	subs	r2, r6, fp
   1cd58:	sbc	r3, r7, r9
   1cd5c:	str	r2, [sp]
   1cd60:	str	r3, [sp, #4]
   1cd64:	mov	r2, fp
   1cd68:	ldr	r1, [sp, #8]
   1cd6c:	ldr	r0, [r4, #64]	; 0x40
   1cd70:	bl	13940 <fputs@plt+0x27cc>
   1cd74:	b	1cd2c <fputs@plt+0xbbb8>
   1cd78:	ldr	r3, [r0, #44]	; 0x2c
   1cd7c:	cmp	r3, #0
   1cd80:	bxeq	lr
   1cd84:	strd	r4, [sp, #-16]!
   1cd88:	str	r6, [sp, #8]
   1cd8c:	str	lr, [sp, #12]
   1cd90:	mov	r6, r0
   1cd94:	mov	r5, r1
   1cd98:	ldr	r0, [r0]
   1cd9c:	cmp	r0, #0
   1cda0:	bne	1ce28 <fputs@plt+0xbcb4>
   1cda4:	cmp	r5, #0
   1cda8:	bne	1cdf0 <fputs@plt+0xbc7c>
   1cdac:	ldr	r3, [r6, #12]
   1cdb0:	cmp	r3, #0
   1cdb4:	beq	1cdf0 <fputs@plt+0xbc7c>
   1cdb8:	movw	r3, #4408	; 0x1138
   1cdbc:	movt	r3, #10
   1cdc0:	ldr	r3, [r3, #136]	; 0x88
   1cdc4:	mov	r2, #0
   1cdc8:	mov	r1, #1
   1cdcc:	ldr	r0, [r6, #44]	; 0x2c
   1cdd0:	blx	r3
   1cdd4:	cmp	r0, #0
   1cdd8:	beq	1cdf0 <fputs@plt+0xbc7c>
   1cddc:	ldr	r2, [r6, #24]
   1cde0:	mov	r1, #0
   1cde4:	ldr	r0, [r0]
   1cde8:	bl	10f40 <memset@plt>
   1cdec:	mov	r5, #1
   1cdf0:	movw	r3, #4408	; 0x1138
   1cdf4:	movt	r3, #10
   1cdf8:	ldr	r3, [r3, #148]	; 0x94
   1cdfc:	add	r1, r5, #1
   1ce00:	ldr	r0, [r6, #44]	; 0x2c
   1ce04:	blx	r3
   1ce08:	ldrd	r4, [sp]
   1ce0c:	ldr	r6, [sp, #8]
   1ce10:	add	sp, sp, #12
   1ce14:	pop	{pc}		; (ldr pc, [sp], #4)
   1ce18:	bl	162c4 <fputs@plt+0x5150>
   1ce1c:	mov	r0, r4
   1ce20:	cmp	r4, #0
   1ce24:	beq	1cda4 <fputs@plt+0xbc30>
   1ce28:	ldr	r4, [r0, #32]
   1ce2c:	ldr	r3, [r0, #20]
   1ce30:	cmp	r3, r5
   1ce34:	bls	1ce1c <fputs@plt+0xbca8>
   1ce38:	b	1ce18 <fputs@plt+0xbca4>
   1ce3c:	str	r4, [sp, #-8]!
   1ce40:	str	lr, [sp, #4]
   1ce44:	ldr	r3, [r0, #108]	; 0x6c
   1ce48:	add	r3, r3, #1
   1ce4c:	str	r3, [r0, #108]	; 0x6c
   1ce50:	ldr	r3, [r0, #96]	; 0x60
   1ce54:	cmp	r3, #0
   1ce58:	beq	1ce70 <fputs@plt+0xbcfc>
   1ce5c:	mov	r2, #1
   1ce60:	str	r2, [r3, #16]
   1ce64:	ldr	r3, [r3, #44]	; 0x2c
   1ce68:	cmp	r3, #0
   1ce6c:	bne	1ce60 <fputs@plt+0xbcec>
   1ce70:	mov	r1, #0
   1ce74:	ldr	r0, [r0, #212]	; 0xd4
   1ce78:	bl	1cd78 <fputs@plt+0xbc04>
   1ce7c:	ldr	r4, [sp]
   1ce80:	add	sp, sp, #4
   1ce84:	pop	{pc}		; (ldr pc, [sp], #4)
   1ce88:	strd	r4, [sp, #-12]!
   1ce8c:	str	lr, [sp, #8]
   1ce90:	sub	sp, sp, #36	; 0x24
   1ce94:	mov	r4, #0
   1ce98:	mov	r5, #0
   1ce9c:	strd	r4, [sp, #4]
   1cea0:	strd	r4, [sp, #12]
   1cea4:	strd	r4, [sp, #20]
   1cea8:	strb	r1, [sp, #24]
   1ceac:	movw	r3, #34604	; 0x872c
   1ceb0:	movt	r3, #1
   1ceb4:	str	r3, [sp, #8]
   1ceb8:	movw	r3, #34912	; 0x8860
   1cebc:	movt	r3, #1
   1cec0:	str	r3, [sp, #12]
   1cec4:	str	r2, [sp, #28]
   1cec8:	mov	r1, r0
   1cecc:	add	r0, sp, #4
   1ced0:	bl	18378 <fputs@plt+0x7204>
   1ced4:	ldrb	r0, [sp, #24]
   1ced8:	add	sp, sp, #36	; 0x24
   1cedc:	ldrd	r4, [sp]
   1cee0:	add	sp, sp, #8
   1cee4:	pop	{pc}		; (ldr pc, [sp], #4)
   1cee8:	str	r4, [sp, #-8]!
   1ceec:	str	lr, [sp, #4]
   1cef0:	mov	r2, #0
   1cef4:	mov	r1, #1
   1cef8:	bl	1ce88 <fputs@plt+0xbd14>
   1cefc:	ldr	r4, [sp]
   1cf00:	add	sp, sp, #4
   1cf04:	pop	{pc}		; (ldr pc, [sp], #4)
   1cf08:	strd	r4, [sp, #-20]!	; 0xffffffec
   1cf0c:	strd	r6, [sp, #8]
   1cf10:	str	lr, [sp, #16]
   1cf14:	sub	sp, sp, #36	; 0x24
   1cf18:	subs	r5, r1, #0
   1cf1c:	beq	1cf3c <fputs@plt+0xbdc8>
   1cf20:	ldr	r6, [r0]
   1cf24:	ldrb	r3, [r6, #69]	; 0x45
   1cf28:	cmp	r3, #0
   1cf2c:	bne	1cf3c <fputs@plt+0xbdc8>
   1cf30:	ldr	r3, [r5, #8]
   1cf34:	tst	r3, #64	; 0x40
   1cf38:	beq	1cf50 <fputs@plt+0xbddc>
   1cf3c:	add	sp, sp, #36	; 0x24
   1cf40:	ldrd	r4, [sp]
   1cf44:	ldrd	r6, [sp, #8]
   1cf48:	add	sp, sp, #16
   1cf4c:	pop	{pc}		; (ldr pc, [sp], #4)
   1cf50:	mov	r7, r2
   1cf54:	mov	r4, r0
   1cf58:	mov	r3, #0
   1cf5c:	str	r3, [sp, #16]
   1cf60:	str	r3, [sp, #20]
   1cf64:	str	r3, [sp, #24]
   1cf68:	str	r3, [sp, #28]
   1cf6c:	movw	r3, #42116	; 0xa484
   1cf70:	movt	r3, #1
   1cf74:	str	r3, [sp, #8]
   1cf78:	str	r0, [sp, #4]
   1cf7c:	ldrb	r3, [r0, #22]
   1cf80:	cmp	r3, #0
   1cf84:	bne	1d05c <fputs@plt+0xbee8>
   1cf88:	movw	r3, #1644	; 0x66c
   1cf8c:	movt	r3, #7
   1cf90:	str	r3, [sp, #12]
   1cf94:	ldr	r3, [r5, #8]
   1cf98:	tst	r3, #512	; 0x200
   1cf9c:	bne	1cfac <fputs@plt+0xbe38>
   1cfa0:	movw	r3, #42068	; 0xa454
   1cfa4:	movt	r3, #1
   1cfa8:	str	r3, [sp, #16]
   1cfac:	mov	r1, r5
   1cfb0:	add	r0, sp, #4
   1cfb4:	bl	1810c <fputs@plt+0x6f98>
   1cfb8:	ldr	r3, [r4, #68]	; 0x44
   1cfbc:	cmp	r3, #0
   1cfc0:	bne	1cf3c <fputs@plt+0xbdc8>
   1cfc4:	ldrb	r3, [r6, #69]	; 0x45
   1cfc8:	cmp	r3, #0
   1cfcc:	bne	1cf3c <fputs@plt+0xbdc8>
   1cfd0:	str	r3, [sp, #16]
   1cfd4:	str	r3, [sp, #20]
   1cfd8:	str	r3, [sp, #24]
   1cfdc:	movw	r3, #3160	; 0xc58
   1cfe0:	movt	r3, #4
   1cfe4:	str	r3, [sp, #8]
   1cfe8:	movw	r3, #4964	; 0x1364
   1cfec:	movt	r3, #4
   1cff0:	str	r3, [sp, #12]
   1cff4:	str	r4, [sp, #4]
   1cff8:	str	r7, [sp, #28]
   1cffc:	mov	r1, r5
   1d000:	add	r0, sp, #4
   1d004:	bl	1810c <fputs@plt+0x6f98>
   1d008:	ldr	r3, [r4, #68]	; 0x44
   1d00c:	cmp	r3, #0
   1d010:	bne	1cf3c <fputs@plt+0xbdc8>
   1d014:	ldrb	r3, [r6, #69]	; 0x45
   1d018:	cmp	r3, #0
   1d01c:	bne	1cf3c <fputs@plt+0xbdc8>
   1d020:	str	r3, [sp, #12]
   1d024:	str	r3, [sp, #20]
   1d028:	str	r3, [sp, #24]
   1d02c:	str	r3, [sp, #28]
   1d030:	movw	r3, #58668	; 0xe52c
   1d034:	movt	r3, #3
   1d038:	str	r3, [sp, #16]
   1d03c:	movw	r3, #42116	; 0xa484
   1d040:	movt	r3, #1
   1d044:	str	r3, [sp, #8]
   1d048:	str	r4, [sp, #4]
   1d04c:	mov	r1, r5
   1d050:	add	r0, sp, #4
   1d054:	bl	1810c <fputs@plt+0x6f98>
   1d058:	b	1cf3c <fputs@plt+0xbdc8>
   1d05c:	movw	r3, #64828	; 0xfd3c
   1d060:	movt	r3, #3
   1d064:	str	r3, [sp, #12]
   1d068:	mov	r1, r5
   1d06c:	add	r0, sp, #4
   1d070:	bl	1810c <fputs@plt+0x6f98>
   1d074:	b	1cf88 <fputs@plt+0xbe14>
   1d078:	push	{lr}		; (str lr, [sp, #-4]!)
   1d07c:	sub	sp, sp, #36	; 0x24
   1d080:	mov	r2, #0
   1d084:	mov	r3, #0
   1d088:	strd	r2, [sp, #4]
   1d08c:	strd	r2, [sp, #12]
   1d090:	strd	r2, [sp, #20]
   1d094:	movw	r3, #63648	; 0xf8a0
   1d098:	movt	r3, #2
   1d09c:	str	r3, [sp, #8]
   1d0a0:	movw	r3, #36540	; 0x8ebc
   1d0a4:	movt	r3, #1
   1d0a8:	str	r3, [sp, #12]
   1d0ac:	str	r0, [sp, #28]
   1d0b0:	add	r0, sp, #4
   1d0b4:	bl	18378 <fputs@plt+0x7204>
   1d0b8:	add	sp, sp, #36	; 0x24
   1d0bc:	pop	{pc}		; (ldr pc, [sp], #4)
   1d0c0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d0c4:	strd	r6, [sp, #8]
   1d0c8:	str	r8, [sp, #16]
   1d0cc:	str	lr, [sp, #20]
   1d0d0:	subs	r6, r1, #0
   1d0d4:	beq	1d114 <fputs@plt+0xbfa0>
   1d0d8:	ldr	r4, [r6, #4]
   1d0dc:	ldr	r3, [r6]
   1d0e0:	cmp	r3, #0
   1d0e4:	ble	1d114 <fputs@plt+0xbfa0>
   1d0e8:	mov	r7, r0
   1d0ec:	add	r4, r4, #20
   1d0f0:	mov	r5, #0
   1d0f4:	ldr	r1, [r4, #-20]	; 0xffffffec
   1d0f8:	mov	r0, r7
   1d0fc:	bl	1d078 <fputs@plt+0xbf04>
   1d100:	add	r5, r5, #1
   1d104:	add	r4, r4, #20
   1d108:	ldr	r3, [r6]
   1d10c:	cmp	r3, r5
   1d110:	bgt	1d0f4 <fputs@plt+0xbf80>
   1d114:	ldrd	r4, [sp]
   1d118:	ldrd	r6, [sp, #8]
   1d11c:	ldr	r8, [sp, #16]
   1d120:	add	sp, sp, #20
   1d124:	pop	{pc}		; (ldr pc, [sp], #4)
   1d128:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d12c:	strd	r6, [sp, #8]
   1d130:	str	r8, [sp, #16]
   1d134:	str	lr, [sp, #20]
   1d138:	sub	sp, sp, #160	; 0xa0
   1d13c:	mov	r5, r0
   1d140:	mov	r2, #160	; 0xa0
   1d144:	mov	r1, #0
   1d148:	mov	r0, sp
   1d14c:	bl	10f40 <memset@plt>
   1d150:	cmp	r5, #0
   1d154:	beq	1d1bc <fputs@plt+0xc048>
   1d158:	mov	r7, #0
   1d15c:	b	1d17c <fputs@plt+0xc008>
   1d160:	mov	r6, #0
   1d164:	add	r3, sp, #160	; 0xa0
   1d168:	add	r6, r3, r6, lsl #2
   1d16c:	str	r5, [r6, #-160]	; 0xffffff60
   1d170:	mov	r5, r8
   1d174:	cmp	r8, #0
   1d178:	beq	1d1bc <fputs@plt+0xc048>
   1d17c:	ldr	r8, [r5, #8]
   1d180:	str	r7, [r5, #8]
   1d184:	ldr	r0, [sp]
   1d188:	cmp	r0, #0
   1d18c:	beq	1d160 <fputs@plt+0xbfec>
   1d190:	mov	r4, sp
   1d194:	mov	r6, #0
   1d198:	mov	r1, r5
   1d19c:	bl	165d0 <fputs@plt+0x545c>
   1d1a0:	mov	r5, r0
   1d1a4:	str	r7, [r4]
   1d1a8:	add	r6, r6, #1
   1d1ac:	ldr	r0, [r4, #4]!
   1d1b0:	cmp	r0, #0
   1d1b4:	bne	1d198 <fputs@plt+0xc024>
   1d1b8:	b	1d164 <fputs@plt+0xbff0>
   1d1bc:	sub	r4, sp, #4
   1d1c0:	add	r5, sp, #156	; 0x9c
   1d1c4:	mov	r0, #0
   1d1c8:	ldr	r1, [r4, #4]!
   1d1cc:	bl	165d0 <fputs@plt+0x545c>
   1d1d0:	cmp	r5, r4
   1d1d4:	bne	1d1c8 <fputs@plt+0xc054>
   1d1d8:	add	sp, sp, #160	; 0xa0
   1d1dc:	ldrd	r4, [sp]
   1d1e0:	ldrd	r6, [sp, #8]
   1d1e4:	ldr	r8, [sp, #16]
   1d1e8:	add	sp, sp, #20
   1d1ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1d1f0:	str	r4, [sp, #-8]!
   1d1f4:	str	lr, [sp, #4]
   1d1f8:	mov	r2, #100	; 0x64
   1d1fc:	mov	r1, #0
   1d200:	ldr	r0, [pc, #12]	; 1d214 <fputs@plt+0xc0a0>
   1d204:	bl	10f40 <memset@plt>
   1d208:	ldr	r4, [sp]
   1d20c:	add	sp, sp, #4
   1d210:	pop	{pc}		; (ldr pc, [sp], #4)
   1d214:	andeq	r5, sl, r8, asr #17
   1d218:	str	r4, [sp, #-8]!
   1d21c:	str	lr, [sp, #4]
   1d220:	movw	r4, #22488	; 0x57d8
   1d224:	movt	r4, #10
   1d228:	mov	r2, #100	; 0x64
   1d22c:	mov	r1, #0
   1d230:	add	r0, r4, #240	; 0xf0
   1d234:	bl	10f40 <memset@plt>
   1d238:	movw	r3, #4408	; 0x1138
   1d23c:	movt	r3, #10
   1d240:	ldr	r3, [r3, #204]	; 0xcc
   1d244:	cmp	r3, #0
   1d248:	moveq	r3, #1
   1d24c:	movne	r3, #0
   1d250:	str	r3, [r4, #296]	; 0x128
   1d254:	bne	1d26c <fputs@plt+0xc0f8>
   1d258:	movw	r3, #4408	; 0x1138
   1d25c:	movt	r3, #10
   1d260:	ldr	r3, [r3, #212]	; 0xd4
   1d264:	cmp	r3, #0
   1d268:	strne	r3, [r4, #300]	; 0x12c
   1d26c:	movw	r3, #22488	; 0x57d8
   1d270:	movt	r3, #10
   1d274:	mov	r2, #10
   1d278:	str	r2, [r3, #252]	; 0xfc
   1d27c:	mov	r2, #1
   1d280:	str	r2, [r3, #292]	; 0x124
   1d284:	mov	r0, #0
   1d288:	ldr	r4, [sp]
   1d28c:	add	sp, sp, #4
   1d290:	pop	{pc}		; (ldr pc, [sp], #4)
   1d294:	strd	r4, [sp, #-16]!
   1d298:	str	r6, [sp, #8]
   1d29c:	str	lr, [sp, #12]
   1d2a0:	mov	r5, r2
   1d2a4:	bl	13f58 <fputs@plt+0x2de4>
   1d2a8:	subs	r4, r0, #0
   1d2ac:	beq	1d2c0 <fputs@plt+0xc14c>
   1d2b0:	mov	r2, r5
   1d2b4:	mov	r1, #0
   1d2b8:	mov	r0, r4
   1d2bc:	bl	10f40 <memset@plt>
   1d2c0:	mov	r0, r4
   1d2c4:	ldrd	r4, [sp]
   1d2c8:	ldr	r6, [sp, #8]
   1d2cc:	add	sp, sp, #12
   1d2d0:	pop	{pc}		; (ldr pc, [sp], #4)
   1d2d4:	str	r4, [sp, #-8]!
   1d2d8:	str	lr, [sp, #4]
   1d2dc:	mov	r4, r0
   1d2e0:	mov	r2, #40	; 0x28
   1d2e4:	mov	r3, #0
   1d2e8:	bl	1d294 <fputs@plt+0xc120>
   1d2ec:	cmp	r0, #0
   1d2f0:	beq	1d300 <fputs@plt+0xc18c>
   1d2f4:	mov	r3, #1
   1d2f8:	strh	r3, [r0, #8]
   1d2fc:	str	r4, [r0, #32]
   1d300:	ldr	r4, [sp]
   1d304:	add	sp, sp, #4
   1d308:	pop	{pc}		; (ldr pc, [sp], #4)
   1d30c:	strd	r4, [sp, #-16]!
   1d310:	str	r6, [sp, #8]
   1d314:	str	lr, [sp, #12]
   1d318:	mov	r5, r0
   1d31c:	ldr	r4, [r0]
   1d320:	mov	r2, #208	; 0xd0
   1d324:	mov	r3, #0
   1d328:	mov	r0, r4
   1d32c:	bl	1d294 <fputs@plt+0xc120>
   1d330:	cmp	r0, #0
   1d334:	beq	1d36c <fputs@plt+0xc1f8>
   1d338:	str	r4, [r0]
   1d33c:	ldr	r3, [r4, #4]
   1d340:	cmp	r3, #0
   1d344:	strne	r0, [r3, #48]	; 0x30
   1d348:	ldr	r3, [r4, #4]
   1d34c:	str	r3, [r0, #52]	; 0x34
   1d350:	mov	r3, #0
   1d354:	str	r3, [r0, #48]	; 0x30
   1d358:	str	r0, [r4, #4]
   1d35c:	movw	r3, #60069	; 0xeaa5
   1d360:	movt	r3, #9916	; 0x26bc
   1d364:	str	r3, [r0, #40]	; 0x28
   1d368:	str	r5, [r0, #24]
   1d36c:	ldrd	r4, [sp]
   1d370:	ldr	r6, [sp, #8]
   1d374:	add	sp, sp, #12
   1d378:	pop	{pc}		; (ldr pc, [sp], #4)
   1d37c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d380:	strd	r6, [sp, #8]
   1d384:	str	r8, [sp, #16]
   1d388:	str	lr, [sp, #20]
   1d38c:	mov	r5, r1
   1d390:	mov	r7, r3
   1d394:	lsl	r3, r1, #2
   1d398:	add	r6, r3, #7
   1d39c:	bic	r6, r6, #7
   1d3a0:	add	r4, r3, r1
   1d3a4:	add	r4, r4, #9
   1d3a8:	bic	r4, r4, #7
   1d3ac:	add	r4, r4, r6
   1d3b0:	add	r4, r4, #56	; 0x38
   1d3b4:	add	r2, r4, r2
   1d3b8:	asr	r3, r2, #31
   1d3bc:	bl	1d294 <fputs@plt+0xc120>
   1d3c0:	cmp	r0, #0
   1d3c4:	beq	1d40c <fputs@plt+0xc298>
   1d3c8:	add	r3, r0, #56	; 0x38
   1d3cc:	str	r3, [r0, #32]
   1d3d0:	add	r6, r3, r6
   1d3d4:	str	r6, [r0, #8]
   1d3d8:	add	r3, r5, #1
   1d3dc:	lsl	r3, r3, #1
   1d3e0:	add	r6, r6, r3
   1d3e4:	str	r6, [r0, #4]
   1d3e8:	sub	r3, r3, #2
   1d3ec:	add	r6, r6, r3
   1d3f0:	str	r6, [r0, #28]
   1d3f4:	uxth	r5, r5
   1d3f8:	strh	r5, [r0, #52]	; 0x34
   1d3fc:	sub	r5, r5, #1
   1d400:	strh	r5, [r0, #50]	; 0x32
   1d404:	add	r4, r0, r4
   1d408:	str	r4, [r7]
   1d40c:	ldrd	r4, [sp]
   1d410:	ldrd	r6, [sp, #8]
   1d414:	ldr	r8, [sp, #16]
   1d418:	add	sp, sp, #20
   1d41c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d420:	strd	r4, [sp, #-16]!
   1d424:	str	r6, [sp, #8]
   1d428:	str	lr, [sp, #12]
   1d42c:	mov	r5, r0
   1d430:	bl	13c74 <fputs@plt+0x2b00>
   1d434:	subs	r4, r0, #0
   1d438:	beq	1d44c <fputs@plt+0xc2d8>
   1d43c:	mov	r2, r5
   1d440:	mov	r1, #0
   1d444:	mov	r0, r4
   1d448:	bl	10f40 <memset@plt>
   1d44c:	mov	r0, r4
   1d450:	ldrd	r4, [sp]
   1d454:	ldr	r6, [sp, #8]
   1d458:	add	sp, sp, #12
   1d45c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d460:	str	r4, [sp, #-8]!
   1d464:	str	lr, [sp, #4]
   1d468:	mov	r4, r0
   1d46c:	mov	r0, #512	; 0x200
   1d470:	mov	r1, #0
   1d474:	bl	1d420 <fputs@plt+0xc2ac>
   1d478:	cmp	r0, #0
   1d47c:	strne	r4, [r0]
   1d480:	ldr	r4, [sp]
   1d484:	add	sp, sp, #4
   1d488:	pop	{pc}		; (ldr pc, [sp], #4)
   1d48c:	str	r4, [sp, #-8]!
   1d490:	str	lr, [sp, #4]
   1d494:	cmp	r0, #2
   1d498:	ble	1d508 <fputs@plt+0xc394>
   1d49c:	mov	r4, #2
   1d4a0:	lsl	r4, r4, #1
   1d4a4:	cmp	r0, r4
   1d4a8:	bgt	1d4a0 <fputs@plt+0xc32c>
   1d4ac:	mov	r0, #100	; 0x64
   1d4b0:	bl	140dc <fputs@plt+0x2f68>
   1d4b4:	cmp	r0, #0
   1d4b8:	movne	r0, #0
   1d4bc:	bne	1d4fc <fputs@plt+0xc388>
   1d4c0:	rsb	r0, r4, r4, lsl #4
   1d4c4:	lsl	r0, r0, #2
   1d4c8:	add	r0, r0, #16
   1d4cc:	asr	r1, r0, #31
   1d4d0:	bl	1d420 <fputs@plt+0xc2ac>
   1d4d4:	cmp	r0, #0
   1d4d8:	beq	1d4fc <fputs@plt+0xc388>
   1d4dc:	str	r4, [r0]
   1d4e0:	mov	r3, #0
   1d4e4:	str	r3, [r0, #4]
   1d4e8:	add	r3, r0, #16
   1d4ec:	str	r3, [r0, #12]
   1d4f0:	rsb	r4, r4, r4, lsl #3
   1d4f4:	add	r4, r3, r4, lsl #3
   1d4f8:	str	r4, [r0, #8]
   1d4fc:	ldr	r4, [sp]
   1d500:	add	sp, sp, #4
   1d504:	pop	{pc}		; (ldr pc, [sp], #4)
   1d508:	mov	r4, #2
   1d50c:	b	1d4ac <fputs@plt+0xc338>
   1d510:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1d514:	strd	r6, [sp, #8]
   1d518:	strd	r8, [sp, #16]
   1d51c:	str	sl, [sp, #24]
   1d520:	str	lr, [sp, #28]
   1d524:	mov	r6, r0
   1d528:	mov	r9, r1
   1d52c:	mov	r8, r2
   1d530:	add	r5, r1, r2
   1d534:	add	r7, r5, r5, lsl #2
   1d538:	add	r0, r7, #24
   1d53c:	mov	r1, #0
   1d540:	bl	13c74 <fputs@plt+0x2b00>
   1d544:	subs	r4, r0, #0
   1d548:	beq	1d5a0 <fputs@plt+0xc42c>
   1d54c:	add	r5, r5, #5
   1d550:	add	r5, r4, r5, lsl #2
   1d554:	str	r5, [r4, #16]
   1d558:	strh	r9, [r4, #6]
   1d55c:	strh	r8, [r4, #8]
   1d560:	ldrb	r3, [r6, #66]	; 0x42
   1d564:	strb	r3, [r4, #4]
   1d568:	str	r6, [r4, #12]
   1d56c:	mov	r0, r4
   1d570:	mov	r3, #1
   1d574:	str	r3, [r0], #24
   1d578:	mov	r2, r7
   1d57c:	mov	r1, #0
   1d580:	bl	10f40 <memset@plt>
   1d584:	mov	r0, r4
   1d588:	ldrd	r4, [sp]
   1d58c:	ldrd	r6, [sp, #8]
   1d590:	ldrd	r8, [sp, #16]
   1d594:	ldr	sl, [sp, #24]
   1d598:	add	sp, sp, #28
   1d59c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d5a0:	mov	r0, r6
   1d5a4:	bl	13e20 <fputs@plt+0x2cac>
   1d5a8:	b	1d584 <fputs@plt+0xc410>
   1d5ac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1d5b0:	strd	r6, [sp, #8]
   1d5b4:	strd	r8, [sp, #16]
   1d5b8:	strd	sl, [sp, #24]
   1d5bc:	str	lr, [sp, #32]
   1d5c0:	sub	sp, sp, #12
   1d5c4:	mov	fp, r0
   1d5c8:	mov	r7, r1
   1d5cc:	str	r2, [sp, #4]
   1d5d0:	ldrd	r8, [sp, #48]	; 0x30
   1d5d4:	ldrd	r2, [r0, #40]	; 0x28
   1d5d8:	cmp	r3, r9
   1d5dc:	cmpeq	r2, r8
   1d5e0:	movne	r3, #1
   1d5e4:	moveq	r3, #0
   1d5e8:	mov	r2, r8
   1d5ec:	orrs	r2, r2, r9
   1d5f0:	moveq	r3, #1
   1d5f4:	cmp	r3, #0
   1d5f8:	beq	1d6e0 <fputs@plt+0xc56c>
   1d5fc:	ldr	r5, [r0, #16]
   1d600:	cmp	r5, #0
   1d604:	beq	1d648 <fputs@plt+0xc4d4>
   1d608:	ldr	r0, [r0, #4]
   1d60c:	mov	r2, r0
   1d610:	asr	r3, r0, #31
   1d614:	cmp	r8, r0
   1d618:	sbcs	r3, r9, r3
   1d61c:	blt	1d648 <fputs@plt+0xc4d4>
   1d620:	asr	r1, r0, #31
   1d624:	mov	r3, r1
   1d628:	ldr	r5, [r5]
   1d62c:	cmp	r5, #0
   1d630:	beq	1d648 <fputs@plt+0xc4d4>
   1d634:	adds	r2, r2, r0
   1d638:	adc	r3, r3, r1
   1d63c:	cmp	r8, r2
   1d640:	sbcs	ip, r9, r3
   1d644:	bge	1d628 <fputs@plt+0xc4b4>
   1d648:	ldr	r2, [fp, #4]
   1d64c:	asr	r3, r2, #31
   1d650:	mov	r0, r8
   1d654:	mov	r1, r9
   1d658:	bl	85024 <fputs@plt+0x73eb0>
   1d65c:	mov	r3, r2
   1d660:	ldr	r6, [sp, #4]
   1d664:	ldr	r4, [fp, #4]
   1d668:	sub	r4, r4, r3
   1d66c:	cmp	r6, r4
   1d670:	movlt	sl, r6
   1d674:	movge	sl, r4
   1d678:	add	r1, r5, #4
   1d67c:	mov	r2, sl
   1d680:	add	r1, r1, r3
   1d684:	mov	r0, r7
   1d688:	bl	10fdc <memcpy@plt>
   1d68c:	add	r7, r7, sl
   1d690:	subs	r6, r6, r4
   1d694:	bmi	1d6ac <fputs@plt+0xc538>
   1d698:	ldr	r5, [r5]
   1d69c:	mov	r3, #0
   1d6a0:	cmp	r5, r3
   1d6a4:	cmpne	r6, r3
   1d6a8:	bgt	1d664 <fputs@plt+0xc4f0>
   1d6ac:	ldr	r3, [sp, #4]
   1d6b0:	adds	r8, r8, r3
   1d6b4:	adc	r9, r9, r3, asr #31
   1d6b8:	strd	r8, [fp, #40]	; 0x28
   1d6bc:	str	r5, [fp, #48]	; 0x30
   1d6c0:	mov	r0, #0
   1d6c4:	add	sp, sp, #12
   1d6c8:	ldrd	r4, [sp]
   1d6cc:	ldrd	r6, [sp, #8]
   1d6d0:	ldrd	r8, [sp, #16]
   1d6d4:	ldrd	sl, [sp, #24]
   1d6d8:	add	sp, sp, #32
   1d6dc:	pop	{pc}		; (ldr pc, [sp], #4)
   1d6e0:	ldr	r5, [r0, #48]	; 0x30
   1d6e4:	b	1d648 <fputs@plt+0xc4d4>
   1d6e8:	strd	r4, [sp, #-20]!	; 0xffffffec
   1d6ec:	strd	r6, [sp, #8]
   1d6f0:	str	lr, [sp, #16]
   1d6f4:	sub	sp, sp, #12
   1d6f8:	mov	r6, r0
   1d6fc:	ldr	r3, [r0, #32]
   1d700:	ldr	r4, [r3]
   1d704:	mov	r0, #1
   1d708:	strb	r0, [r6, #64]	; 0x40
   1d70c:	movw	r3, #57880	; 0xe218
   1d710:	movt	r3, #45	; 0x2d
   1d714:	mov	r5, r6
   1d718:	str	r3, [r5, #52]!	; 0x34
   1d71c:	add	r3, r6, #92	; 0x5c
   1d720:	str	r3, [sp]
   1d724:	mov	r3, #0
   1d728:	mov	r2, #40	; 0x28
   1d72c:	mov	r1, r5
   1d730:	bl	16c2c <fputs@plt+0x5ab8>
   1d734:	mov	r3, r5
   1d738:	add	r2, r4, #48	; 0x30
   1d73c:	add	r1, r6, #100	; 0x64
   1d740:	ldr	r7, [r3]
   1d744:	ldr	lr, [r3, #4]
   1d748:	ldr	ip, [r3, #8]
   1d74c:	ldr	r0, [r3, #12]
   1d750:	str	r7, [r2]
   1d754:	str	lr, [r2, #4]
   1d758:	str	ip, [r2, #8]
   1d75c:	str	r0, [r2, #12]
   1d760:	add	r3, r3, #16
   1d764:	add	r2, r2, #16
   1d768:	cmp	r3, r1
   1d76c:	bne	1d740 <fputs@plt+0xc5cc>
   1d770:	mov	r0, r6
   1d774:	bl	16cf4 <fputs@plt+0x5b80>
   1d778:	mov	r2, r5
   1d77c:	mov	r3, r4
   1d780:	add	r5, r5, #48	; 0x30
   1d784:	ldr	lr, [r2]
   1d788:	ldr	ip, [r2, #4]
   1d78c:	ldr	r0, [r2, #8]
   1d790:	ldr	r1, [r2, #12]
   1d794:	str	lr, [r3]
   1d798:	str	ip, [r3, #4]
   1d79c:	str	r0, [r3, #8]
   1d7a0:	str	r1, [r3, #12]
   1d7a4:	add	r2, r2, #16
   1d7a8:	add	r3, r3, #16
   1d7ac:	cmp	r2, r5
   1d7b0:	bne	1d784 <fputs@plt+0xc610>
   1d7b4:	add	sp, sp, #12
   1d7b8:	ldrd	r4, [sp]
   1d7bc:	ldrd	r6, [sp, #8]
   1d7c0:	add	sp, sp, #16
   1d7c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1d7c8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1d7cc:	strd	r6, [sp, #8]
   1d7d0:	str	r8, [sp, #16]
   1d7d4:	strd	sl, [sp, #20]
   1d7d8:	str	lr, [sp, #28]
   1d7dc:	sub	sp, sp, #8
   1d7e0:	mov	r6, r0
   1d7e4:	ldr	r7, [r0, #16]
   1d7e8:	ldr	r8, [r0, #20]
   1d7ec:	ldr	r2, [r7, #160]	; 0xa0
   1d7f0:	cmp	r1, #0
   1d7f4:	beq	1d86c <fputs@plt+0xc6f8>
   1d7f8:	ldr	lr, [r7, #216]	; 0xd8
   1d7fc:	ldrh	r0, [lr, #66]	; 0x42
   1d800:	lsl	r3, r0, #16
   1d804:	and	ip, r3, #65536	; 0x10000
   1d808:	and	r3, r0, #65024	; 0xfe00
   1d80c:	orr	r3, r3, ip
   1d810:	ldr	r0, [lr, #8]
   1d814:	sub	r1, r1, #1
   1d818:	add	r4, r3, #24
   1d81c:	asr	fp, r4, #31
   1d820:	umull	r4, r5, r1, r4
   1d824:	mla	r5, r1, fp, r5
   1d828:	adds	ip, r4, #56	; 0x38
   1d82c:	adc	r1, r5, #0
   1d830:	str	ip, [sp]
   1d834:	str	r1, [sp, #4]
   1d838:	cmp	r2, r3
   1d83c:	movge	r2, r3
   1d840:	ldr	r1, [r6, #4]
   1d844:	bl	13910 <fputs@plt+0x279c>
   1d848:	cmp	r8, #1
   1d84c:	beq	1d8a8 <fputs@plt+0xc734>
   1d850:	add	sp, sp, #8
   1d854:	ldrd	r4, [sp]
   1d858:	ldrd	r6, [sp, #8]
   1d85c:	ldr	r8, [sp, #16]
   1d860:	ldrd	sl, [sp, #20]
   1d864:	add	sp, sp, #28
   1d868:	pop	{pc}		; (ldr pc, [sp], #4)
   1d86c:	ldr	r0, [r7, #64]	; 0x40
   1d870:	sub	r3, r8, #1
   1d874:	asr	fp, r2, #31
   1d878:	umull	r4, r5, r3, r2
   1d87c:	mla	r5, r3, fp, r5
   1d880:	strd	r4, [sp]
   1d884:	ldr	r1, [r6, #4]
   1d888:	bl	13910 <fputs@plt+0x279c>
   1d88c:	movw	r3, #522	; 0x20a
   1d890:	cmp	r0, r3
   1d894:	bne	1d848 <fputs@plt+0xc6d4>
   1d898:	cmp	r8, #1
   1d89c:	beq	1d8c8 <fputs@plt+0xc754>
   1d8a0:	mov	r0, #0
   1d8a4:	b	1d850 <fputs@plt+0xc6dc>
   1d8a8:	cmp	r0, #0
   1d8ac:	beq	1d8c8 <fputs@plt+0xc754>
   1d8b0:	mvn	r3, #0
   1d8b4:	str	r3, [r7, #112]	; 0x70
   1d8b8:	str	r3, [r7, #116]	; 0x74
   1d8bc:	str	r3, [r7, #120]	; 0x78
   1d8c0:	str	r3, [r7, #124]	; 0x7c
   1d8c4:	b	1d850 <fputs@plt+0xc6dc>
   1d8c8:	ldr	r3, [r6, #4]
   1d8cc:	ldr	ip, [r3, #24]!
   1d8d0:	ldr	r0, [r3, #4]
   1d8d4:	ldr	r1, [r3, #8]
   1d8d8:	ldr	r3, [r3, #12]
   1d8dc:	str	ip, [r7, #112]	; 0x70
   1d8e0:	str	r0, [r7, #116]	; 0x74
   1d8e4:	str	r1, [r7, #120]	; 0x78
   1d8e8:	str	r3, [r7, #124]	; 0x7c
   1d8ec:	mov	r0, #0
   1d8f0:	b	1d850 <fputs@plt+0xc6dc>
   1d8f4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1d8f8:	strd	r6, [sp, #8]
   1d8fc:	strd	r8, [sp, #16]
   1d900:	strd	sl, [sp, #24]
   1d904:	str	lr, [sp, #32]
   1d908:	sub	sp, sp, #4
   1d90c:	mov	r9, r1
   1d910:	ldr	fp, [sp, #40]	; 0x28
   1d914:	ldr	r1, [sp, #44]	; 0x2c
   1d918:	ldr	r7, [fp]
   1d91c:	ldr	sl, [r3]
   1d920:	sub	r6, r1, #2
   1d924:	mov	r5, #0
   1d928:	mov	lr, r5
   1d92c:	mov	ip, r5
   1d930:	b	1d968 <fputs@plt+0xc7f4>
   1d934:	lsl	r4, lr, #1
   1d938:	ldrh	r4, [sl, r4]
   1d93c:	add	lr, lr, #1
   1d940:	ldr	r8, [r0, r4, lsl #2]
   1d944:	add	r5, r5, #1
   1d948:	strh	r4, [r6, #2]!
   1d94c:	cmp	ip, r2
   1d950:	bge	1d968 <fputs@plt+0xc7f4>
   1d954:	lsl	r4, ip, #1
   1d958:	ldrh	r4, [r9, r4]
   1d95c:	ldr	r4, [r0, r4, lsl #2]
   1d960:	cmp	r4, r8
   1d964:	addeq	ip, ip, #1
   1d968:	cmp	ip, r2
   1d96c:	cmpge	lr, r7
   1d970:	bge	1d9b4 <fputs@plt+0xc840>
   1d974:	cmp	ip, r2
   1d978:	bge	1d934 <fputs@plt+0xc7c0>
   1d97c:	cmp	lr, r7
   1d980:	bge	1d9a4 <fputs@plt+0xc830>
   1d984:	lsl	r4, ip, #1
   1d988:	ldrh	r8, [r9, r4]
   1d98c:	lsl	r4, lr, #1
   1d990:	ldrh	r4, [sl, r4]
   1d994:	ldr	r8, [r0, r8, lsl #2]
   1d998:	ldr	r4, [r0, r4, lsl #2]
   1d99c:	cmp	r8, r4
   1d9a0:	bcs	1d934 <fputs@plt+0xc7c0>
   1d9a4:	lsl	r4, ip, #1
   1d9a8:	ldrh	r4, [r9, r4]
   1d9ac:	add	ip, ip, #1
   1d9b0:	b	1d940 <fputs@plt+0xc7cc>
   1d9b4:	str	r9, [r3]
   1d9b8:	str	r5, [fp]
   1d9bc:	lsl	r2, r5, #1
   1d9c0:	mov	r0, r9
   1d9c4:	bl	10fdc <memcpy@plt>
   1d9c8:	add	sp, sp, #4
   1d9cc:	ldrd	r4, [sp]
   1d9d0:	ldrd	r6, [sp, #8]
   1d9d4:	ldrd	r8, [sp, #16]
   1d9d8:	ldrd	sl, [sp, #24]
   1d9dc:	add	sp, sp, #32
   1d9e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1d9e4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1d9e8:	strd	r6, [sp, #8]
   1d9ec:	strd	r8, [sp, #16]
   1d9f0:	str	sl, [sp, #24]
   1d9f4:	str	lr, [sp, #28]
   1d9f8:	subs	r4, r0, #0
   1d9fc:	beq	1da2c <fputs@plt+0xc8b8>
   1da00:	mov	r7, r2
   1da04:	sub	r6, r1, #1
   1da08:	ldr	r5, [r4, #8]
   1da0c:	cmp	r5, #0
   1da10:	beq	1da44 <fputs@plt+0xc8d0>
   1da14:	udiv	r3, r6, r5
   1da18:	mls	r6, r5, r3, r6
   1da1c:	add	r4, r4, r3, lsl #2
   1da20:	ldr	r4, [r4, #12]
   1da24:	cmp	r4, #0
   1da28:	bne	1da08 <fputs@plt+0xc894>
   1da2c:	ldrd	r4, [sp]
   1da30:	ldrd	r6, [sp, #8]
   1da34:	ldrd	r8, [sp, #16]
   1da38:	ldr	sl, [sp, #24]
   1da3c:	add	sp, sp, #28
   1da40:	pop	{pc}		; (ldr pc, [sp], #4)
   1da44:	ldr	r3, [r4]
   1da48:	cmp	r3, #4000	; 0xfa0
   1da4c:	bhi	1da6c <fputs@plt+0xc8f8>
   1da50:	add	r4, r4, r6, lsr #3
   1da54:	and	r6, r6, #7
   1da58:	ldrb	r3, [r4, #12]
   1da5c:	mov	r2, #1
   1da60:	bic	r3, r3, r2, lsl r6
   1da64:	strb	r3, [r4, #12]
   1da68:	b	1da2c <fputs@plt+0xc8b8>
   1da6c:	add	r8, r4, #12
   1da70:	mov	r9, #500	; 0x1f4
   1da74:	mov	r2, r9
   1da78:	mov	r1, r8
   1da7c:	mov	r0, r7
   1da80:	bl	10fdc <memcpy@plt>
   1da84:	mov	r2, r9
   1da88:	mov	r1, #0
   1da8c:	mov	r0, r8
   1da90:	bl	10f40 <memset@plt>
   1da94:	mov	r3, #0
   1da98:	str	r3, [r4, #4]
   1da9c:	sub	r0, r7, #4
   1daa0:	add	ip, r7, #496	; 0x1f0
   1daa4:	add	r6, r6, #1
   1daa8:	movw	lr, #19923	; 0x4dd3
   1daac:	movt	lr, #4194	; 0x1062
   1dab0:	mov	r7, #125	; 0x7d
   1dab4:	b	1dacc <fputs@plt+0xc958>
   1dab8:	ldr	r2, [r8]
   1dabc:	add	r3, r4, r3, lsl #2
   1dac0:	str	r2, [r3, #12]
   1dac4:	cmp	r0, ip
   1dac8:	beq	1da2c <fputs@plt+0xc8b8>
   1dacc:	add	r0, r0, #4
   1dad0:	mov	r8, r0
   1dad4:	ldr	r3, [r0]
   1dad8:	cmp	r3, #0
   1dadc:	beq	1dac4 <fputs@plt+0xc950>
   1dae0:	cmp	r3, r6
   1dae4:	beq	1dac4 <fputs@plt+0xc950>
   1dae8:	sub	r2, r3, #1
   1daec:	umull	r1, r3, lr, r2
   1daf0:	lsr	r3, r3, #3
   1daf4:	mls	r3, r7, r3, r2
   1daf8:	ldr	r2, [r4, #4]
   1dafc:	add	r2, r2, #1
   1db00:	str	r2, [r4, #4]
   1db04:	add	r2, r4, r3, lsl #2
   1db08:	add	r2, r2, #8
   1db0c:	ldr	r1, [r2, #4]!
   1db10:	cmp	r1, #0
   1db14:	beq	1dab8 <fputs@plt+0xc944>
   1db18:	add	r3, r3, #1
   1db1c:	cmp	r3, #124	; 0x7c
   1db20:	bls	1db0c <fputs@plt+0xc998>
   1db24:	mov	r3, r5
   1db28:	b	1db04 <fputs@plt+0xc990>
   1db2c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1db30:	strd	r6, [sp, #8]
   1db34:	strd	r8, [sp, #16]
   1db38:	str	sl, [sp, #24]
   1db3c:	str	lr, [sp, #28]
   1db40:	sub	sp, sp, #8
   1db44:	mov	r4, r0
   1db48:	mov	r8, r1
   1db4c:	ldrb	r3, [r0]
   1db50:	cmp	r3, #48	; 0x30
   1db54:	bne	1dc78 <fputs@plt+0xcb04>
   1db58:	ldrb	r3, [r0, #1]
   1db5c:	and	r3, r3, #223	; 0xdf
   1db60:	cmp	r3, #88	; 0x58
   1db64:	bne	1dc78 <fputs@plt+0xcb04>
   1db68:	ldrb	r2, [r0, #2]
   1db6c:	movw	r3, #32968	; 0x80c8
   1db70:	movt	r3, #8
   1db74:	add	r3, r3, r2
   1db78:	ldrb	r3, [r3, #320]	; 0x140
   1db7c:	tst	r3, #8
   1db80:	beq	1dc78 <fputs@plt+0xcb04>
   1db84:	mov	r0, #0
   1db88:	mov	r1, #0
   1db8c:	strd	r0, [sp]
   1db90:	cmp	r2, #48	; 0x30
   1db94:	bne	1dc68 <fputs@plt+0xcaf4>
   1db98:	add	r3, r4, #2
   1db9c:	rsb	r1, r4, #1
   1dba0:	add	r6, r1, r3
   1dba4:	ldrb	r2, [r3, #1]!
   1dba8:	cmp	r2, #48	; 0x30
   1dbac:	beq	1dba0 <fputs@plt+0xca2c>
   1dbb0:	add	r3, r4, r6
   1dbb4:	ldrb	r0, [r4, r6]
   1dbb8:	movw	r2, #32968	; 0x80c8
   1dbbc:	movt	r2, #8
   1dbc0:	add	r2, r2, r0
   1dbc4:	ldrb	r2, [r2, #320]	; 0x140
   1dbc8:	tst	r2, #8
   1dbcc:	beq	1dc70 <fputs@plt+0xcafc>
   1dbd0:	add	r3, r6, #1
   1dbd4:	add	r4, r4, r3
   1dbd8:	mov	r5, r6
   1dbdc:	mov	r9, #0
   1dbe0:	mov	sl, r9
   1dbe4:	movw	r7, #32968	; 0x80c8
   1dbe8:	movt	r7, #8
   1dbec:	bl	15364 <fputs@plt+0x41f0>
   1dbf0:	lsl	r3, sl, #4
   1dbf4:	orr	r3, r3, r9, lsr #28
   1dbf8:	lsl	r2, r9, #4
   1dbfc:	uxtb	r0, r0
   1dc00:	mov	r1, #0
   1dc04:	adds	r9, r2, r0
   1dc08:	adc	sl, r3, r1
   1dc0c:	add	r5, r5, #1
   1dc10:	mov	r3, r4
   1dc14:	add	r4, r4, #1
   1dc18:	ldrb	r0, [r3]
   1dc1c:	add	r2, r7, r0
   1dc20:	ldrb	r2, [r2, #320]	; 0x140
   1dc24:	tst	r2, #8
   1dc28:	bne	1dbec <fputs@plt+0xca78>
   1dc2c:	str	r9, [sp]
   1dc30:	str	sl, [sp, #4]
   1dc34:	ldr	r2, [sp]
   1dc38:	str	r2, [r8]
   1dc3c:	ldr	r2, [sp, #4]
   1dc40:	str	r2, [r8, #4]
   1dc44:	ldrb	r3, [r3]
   1dc48:	cmp	r3, #0
   1dc4c:	movne	r0, #1
   1dc50:	bne	1dc94 <fputs@plt+0xcb20>
   1dc54:	sub	r5, r5, r6
   1dc58:	cmp	r5, #16
   1dc5c:	movle	r0, #0
   1dc60:	movgt	r0, #1
   1dc64:	b	1dc94 <fputs@plt+0xcb20>
   1dc68:	mov	r6, #2
   1dc6c:	b	1dbb0 <fputs@plt+0xca3c>
   1dc70:	mov	r5, r6
   1dc74:	b	1dc34 <fputs@plt+0xcac0>
   1dc78:	mov	r0, r4
   1dc7c:	bl	1c2f8 <fputs@plt+0xb184>
   1dc80:	mov	r3, #1
   1dc84:	mov	r2, r0
   1dc88:	mov	r1, r8
   1dc8c:	mov	r0, r4
   1dc90:	bl	14c54 <fputs@plt+0x3ae0>
   1dc94:	add	sp, sp, #8
   1dc98:	ldrd	r4, [sp]
   1dc9c:	ldrd	r6, [sp, #8]
   1dca0:	ldrd	r8, [sp, #16]
   1dca4:	ldr	sl, [sp, #24]
   1dca8:	add	sp, sp, #28
   1dcac:	pop	{pc}		; (ldr pc, [sp], #4)
   1dcb0:	strd	r4, [sp, #-20]!	; 0xffffffec
   1dcb4:	strd	r6, [sp, #8]
   1dcb8:	str	lr, [sp, #16]
   1dcbc:	sub	sp, sp, #12
   1dcc0:	ldrb	ip, [r0]
   1dcc4:	ldrb	r3, [r0, #3]
   1dcc8:	orr	r3, r3, ip, lsl #24
   1dccc:	ldrb	ip, [r0, #1]
   1dcd0:	orr	r3, r3, ip, lsl #16
   1dcd4:	ldrb	ip, [r0, #2]
   1dcd8:	mov	r6, #0
   1dcdc:	orr	r7, r3, ip, lsl #8
   1dce0:	ldrb	ip, [r0, #4]
   1dce4:	ldrb	r3, [r0, #7]
   1dce8:	orr	r3, r3, ip, lsl #24
   1dcec:	ldrb	ip, [r0, #5]
   1dcf0:	orr	r3, r3, ip, lsl #16
   1dcf4:	ldrb	r0, [r0, #6]
   1dcf8:	orr	r3, r3, r0, lsl #8
   1dcfc:	adds	r4, r6, r3
   1dd00:	adc	r5, r7, #0
   1dd04:	strd	r4, [sp]
   1dd08:	cmp	r1, #6
   1dd0c:	bne	1dd34 <fputs@plt+0xcbc0>
   1dd10:	strd	r4, [r2]
   1dd14:	mov	r3, #4
   1dd18:	strh	r3, [r2, #8]
   1dd1c:	mov	r0, #8
   1dd20:	add	sp, sp, #12
   1dd24:	ldrd	r4, [sp]
   1dd28:	ldrd	r6, [sp, #8]
   1dd2c:	add	sp, sp, #16
   1dd30:	pop	{pc}		; (ldr pc, [sp], #4)
   1dd34:	mov	r6, r2
   1dd38:	ldr	r3, [sp]
   1dd3c:	str	r3, [r2]
   1dd40:	ldr	r3, [sp, #4]
   1dd44:	str	r3, [r2, #4]
   1dd48:	vmov	d0, r4, r5
   1dd4c:	bl	14110 <fputs@plt+0x2f9c>
   1dd50:	cmp	r0, #0
   1dd54:	movne	r3, #1
   1dd58:	moveq	r3, #8
   1dd5c:	strh	r3, [r6, #8]
   1dd60:	b	1dd1c <fputs@plt+0xcba8>
   1dd64:	strd	r4, [sp, #-16]!
   1dd68:	str	r6, [sp, #8]
   1dd6c:	str	lr, [sp, #12]
   1dd70:	cmp	r1, #11
   1dd74:	ldrls	pc, [pc, r1, lsl #2]
   1dd78:	b	1ded8 <fputs@plt+0xcd64>
   1dd7c:	andeq	sp, r1, ip, lsr #27
   1dd80:	andeq	sp, r1, r8, asr #27
   1dd84:	andeq	sp, r1, r4, ror #27
   1dd88:	andeq	sp, r1, r8, lsl #28
   1dd8c:	andeq	sp, r1, r4, lsr lr
   1dd90:	andeq	sp, r1, ip, ror #28
   1dd94:			; <UNDEFINED> instruction: 0x0001deb4
   1dd98:			; <UNDEFINED> instruction: 0x0001deb4
   1dd9c:			; <UNDEFINED> instruction: 0x0001debc
   1dda0:			; <UNDEFINED> instruction: 0x0001debc
   1dda4:	andeq	sp, r1, ip, lsr #27
   1dda8:	andeq	sp, r1, ip, lsr #27
   1ddac:	mov	r3, #1
   1ddb0:	strh	r3, [r2, #8]
   1ddb4:	mov	r0, #0
   1ddb8:	ldrd	r4, [sp]
   1ddbc:	ldr	r6, [sp, #8]
   1ddc0:	add	sp, sp, #12
   1ddc4:	pop	{pc}		; (ldr pc, [sp], #4)
   1ddc8:	ldrsb	r4, [r0]
   1ddcc:	asr	r5, r4, #31
   1ddd0:	strd	r4, [r2]
   1ddd4:	mov	r3, #4
   1ddd8:	strh	r3, [r2, #8]
   1dddc:	mov	r0, r1
   1dde0:	b	1ddb8 <fputs@plt+0xcc44>
   1dde4:	ldrsb	r3, [r0]
   1dde8:	ldrb	r4, [r0, #1]
   1ddec:	orr	r4, r4, r3, lsl #8
   1ddf0:	asr	r5, r4, #31
   1ddf4:	strd	r4, [r2]
   1ddf8:	mov	r3, #4
   1ddfc:	strh	r3, [r2, #8]
   1de00:	mov	r0, r1
   1de04:	b	1ddb8 <fputs@plt+0xcc44>
   1de08:	ldrb	r3, [r0, #1]
   1de0c:	ldrb	r4, [r0, #2]
   1de10:	orr	r4, r4, r3, lsl #8
   1de14:	ldrsb	r3, [r0]
   1de18:	orr	r4, r4, r3, lsl #16
   1de1c:	asr	r5, r4, #31
   1de20:	strd	r4, [r2]
   1de24:	mov	r3, #4
   1de28:	strh	r3, [r2, #8]
   1de2c:	mov	r0, r1
   1de30:	b	1ddb8 <fputs@plt+0xcc44>
   1de34:	ldrb	r3, [r0, #1]
   1de38:	ldrb	r4, [r0, #2]
   1de3c:	lsl	r4, r4, #8
   1de40:	orr	r4, r4, r3, lsl #16
   1de44:	ldrb	r3, [r0, #3]
   1de48:	orr	r4, r4, r3
   1de4c:	ldrsb	r3, [r0]
   1de50:	orr	r4, r4, r3, lsl #24
   1de54:	asr	r5, r4, #31
   1de58:	strd	r4, [r2]
   1de5c:	mov	r3, #4
   1de60:	strh	r3, [r2, #8]
   1de64:	mov	r0, r1
   1de68:	b	1ddb8 <fputs@plt+0xcc44>
   1de6c:	ldrb	r1, [r0, #2]
   1de70:	ldrb	r3, [r0, #5]
   1de74:	orr	r3, r3, r1, lsl #24
   1de78:	ldrb	r1, [r0, #3]
   1de7c:	orr	r3, r3, r1, lsl #16
   1de80:	ldrb	r1, [r0, #4]
   1de84:	orr	r3, r3, r1, lsl #8
   1de88:	ldrsb	lr, [r0]
   1de8c:	ldrb	ip, [r0, #1]
   1de90:	mov	r4, #0
   1de94:	orr	r5, ip, lr, lsl #8
   1de98:	adds	r0, r4, r3
   1de9c:	adc	r1, r5, #0
   1dea0:	strd	r0, [r2]
   1dea4:	mov	r3, #4
   1dea8:	strh	r3, [r2, #8]
   1deac:	mov	r0, #6
   1deb0:	b	1ddb8 <fputs@plt+0xcc44>
   1deb4:	bl	1dcb0 <fputs@plt+0xcb3c>
   1deb8:	b	1ddb8 <fputs@plt+0xcc44>
   1debc:	sub	r1, r1, #8
   1dec0:	mov	r0, #0
   1dec4:	str	r1, [r2]
   1dec8:	str	r0, [r2, #4]
   1decc:	mov	r3, #4
   1ded0:	strh	r3, [r2, #8]
   1ded4:	b	1ddb8 <fputs@plt+0xcc44>
   1ded8:	str	r0, [r2, #16]
   1dedc:	sub	r0, r1, #12
   1dee0:	lsr	r0, r0, #1
   1dee4:	str	r0, [r2, #12]
   1dee8:	and	r3, r1, #1
   1deec:	lsl	r3, r3, #1
   1def0:	ldr	r1, [pc, #8]	; 1df00 <fputs@plt+0xcd8c>
   1def4:	ldrh	r3, [r1, r3]
   1def8:	strh	r3, [r2, #8]
   1defc:	b	1ddb8 <fputs@plt+0xcc44>
   1df00:	andeq	r8, r8, r0, lsr #22
   1df04:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1df08:	strd	r6, [sp, #8]
   1df0c:	strd	r8, [sp, #16]
   1df10:	strd	sl, [sp, #24]
   1df14:	str	lr, [sp, #32]
   1df18:	sub	sp, sp, #12
   1df1c:	mov	r9, r0
   1df20:	mov	fp, r1
   1df24:	mov	r8, r2
   1df28:	mov	sl, r3
   1df2c:	ldr	r4, [r3, #4]
   1df30:	mov	r3, #0
   1df34:	strb	r3, [sl, #10]
   1df38:	ldrb	r3, [r2]
   1df3c:	tst	r3, #128	; 0x80
   1df40:	bne	1df74 <fputs@plt+0xce00>
   1df44:	str	r3, [sp, #4]
   1df48:	mov	r6, #1
   1df4c:	ldr	r7, [sp, #4]
   1df50:	cmp	r7, fp
   1df54:	movgt	r3, #0
   1df58:	movle	r3, #1
   1df5c:	cmp	r7, r6
   1df60:	movls	r3, #0
   1df64:	cmp	r3, #0
   1df68:	beq	1e014 <fputs@plt+0xcea0>
   1df6c:	mov	r5, #0
   1df70:	b	1dff8 <fputs@plt+0xce84>
   1df74:	add	r1, sp, #4
   1df78:	mov	r0, r2
   1df7c:	bl	152c4 <fputs@plt+0x4150>
   1df80:	mov	r6, r0
   1df84:	b	1df4c <fputs@plt+0xcdd8>
   1df88:	str	r3, [sp]
   1df8c:	mov	r0, #1
   1df90:	add	r6, r6, r0
   1df94:	ldrb	r3, [r9, #4]
   1df98:	strb	r3, [r4, #10]
   1df9c:	ldr	r3, [r9, #12]
   1dfa0:	str	r3, [r4, #32]
   1dfa4:	mov	r3, #0
   1dfa8:	str	r3, [r4, #24]
   1dfac:	mov	r2, r4
   1dfb0:	ldr	r1, [sp]
   1dfb4:	add	r0, r8, r7
   1dfb8:	bl	1dd64 <fputs@plt+0xcbf0>
   1dfbc:	add	r7, r7, r0
   1dfc0:	add	r4, r4, #40	; 0x28
   1dfc4:	add	r5, r5, #1
   1dfc8:	uxth	r5, r5
   1dfcc:	ldrh	r3, [sl, #8]
   1dfd0:	cmp	r3, r5
   1dfd4:	bls	1e018 <fputs@plt+0xcea4>
   1dfd8:	ldr	r2, [sp, #4]
   1dfdc:	cmp	r2, r6
   1dfe0:	movls	r3, #0
   1dfe4:	movhi	r3, #1
   1dfe8:	cmp	fp, r7
   1dfec:	movlt	r3, #0
   1dff0:	cmp	r3, #0
   1dff4:	beq	1e018 <fputs@plt+0xcea4>
   1dff8:	add	r0, r8, r6
   1dffc:	ldrb	r3, [r8, r6]
   1e000:	tst	r3, #128	; 0x80
   1e004:	beq	1df88 <fputs@plt+0xce14>
   1e008:	mov	r1, sp
   1e00c:	bl	152c4 <fputs@plt+0x4150>
   1e010:	b	1df90 <fputs@plt+0xce1c>
   1e014:	mov	r5, #0
   1e018:	strh	r5, [sl, #8]
   1e01c:	add	sp, sp, #12
   1e020:	ldrd	r4, [sp]
   1e024:	ldrd	r6, [sp, #8]
   1e028:	ldrd	r8, [sp, #16]
   1e02c:	ldrd	sl, [sp, #24]
   1e030:	add	sp, sp, #32
   1e034:	pop	{pc}		; (ldr pc, [sp], #4)
   1e038:	strd	r4, [sp, #-16]!
   1e03c:	str	r6, [sp, #8]
   1e040:	str	lr, [sp, #12]
   1e044:	sub	sp, sp, #16
   1e048:	mov	r5, r0
   1e04c:	movw	r3, #32968	; 0x80c8
   1e050:	movt	r3, #8
   1e054:	movw	r2, #2652	; 0xa5c
   1e058:	add	r1, r3, r2
   1e05c:	add	r2, r3, r2
   1e060:	ldrd	r2, [r2]
   1e064:	strd	r2, [sp, #4]
   1e068:	ldrh	r3, [r1, #8]
   1e06c:	strh	r3, [sp, #12]
   1e070:	ldr	r6, [r0, #8]
   1e074:	ldrh	r3, [r0, #50]	; 0x32
   1e078:	cmp	r3, #5
   1e07c:	movcc	r4, r3
   1e080:	movcs	r4, #5
   1e084:	ldr	r3, [r0, #12]
   1e088:	ldrsh	r3, [r3, #38]	; 0x26
   1e08c:	strh	r3, [r6]
   1e090:	cmp	r3, #32
   1e094:	sxthgt	r3, r3
   1e098:	movle	r3, #33	; 0x21
   1e09c:	mov	r0, r6
   1e0a0:	strh	r3, [r0], #2
   1e0a4:	lsl	r2, r4, #1
   1e0a8:	add	r1, sp, #4
   1e0ac:	bl	10fdc <memcpy@plt>
   1e0b0:	add	r3, r4, #1
   1e0b4:	ldrh	r2, [r5, #50]	; 0x32
   1e0b8:	cmp	r3, r2
   1e0bc:	bgt	1e0dc <fputs@plt+0xcf68>
   1e0c0:	add	r1, r6, r3, lsl #1
   1e0c4:	mov	r0, #23
   1e0c8:	strh	r0, [r1], #2
   1e0cc:	add	r3, r3, #1
   1e0d0:	ldrh	r2, [r5, #50]	; 0x32
   1e0d4:	cmp	r2, r3
   1e0d8:	bge	1e0c8 <fputs@plt+0xcf54>
   1e0dc:	ldrb	r3, [r5, #54]	; 0x36
   1e0e0:	cmp	r3, #0
   1e0e4:	beq	1e0f4 <fputs@plt+0xcf80>
   1e0e8:	lsl	r2, r2, #1
   1e0ec:	mov	r3, #0
   1e0f0:	strh	r3, [r6, r2]
   1e0f4:	add	sp, sp, #16
   1e0f8:	ldrd	r4, [sp]
   1e0fc:	ldr	r6, [sp, #8]
   1e100:	add	sp, sp, #12
   1e104:	pop	{pc}		; (ldr pc, [sp], #4)
   1e108:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1e10c:	strd	r6, [sp, #8]
   1e110:	strd	r8, [sp, #16]
   1e114:	strd	sl, [sp, #24]
   1e118:	str	lr, [sp, #32]
   1e11c:	sub	sp, sp, #12
   1e120:	subs	r7, r2, #0
   1e124:	ble	1e1f0 <fputs@plt+0xd07c>
   1e128:	ldr	r3, [r0]
   1e12c:	cmp	r3, #0
   1e130:	bne	1e1f0 <fputs@plt+0xd07c>
   1e134:	mov	r8, r1
   1e138:	mov	r4, r0
   1e13c:	mov	r6, r7
   1e140:	mov	r9, #0
   1e144:	b	1e1a8 <fputs@plt+0xd034>
   1e148:	ldr	r3, [r4, #12]
   1e14c:	ldr	ip, [r4, #4]
   1e150:	ldrd	r0, [r4, #24]
   1e154:	adds	sl, r0, r3
   1e158:	adc	fp, r1, r3, asr #31
   1e15c:	strd	sl, [sp]
   1e160:	sub	r2, r2, r3
   1e164:	add	r1, ip, r3
   1e168:	ldr	r0, [r4, #32]
   1e16c:	bl	13940 <fputs@plt+0x27cc>
   1e170:	str	r0, [r4]
   1e174:	str	r9, [r4, #16]
   1e178:	str	r9, [r4, #12]
   1e17c:	ldr	r1, [r4, #8]
   1e180:	ldrd	r2, [r4, #24]
   1e184:	adds	sl, r2, r1
   1e188:	adc	fp, r3, r1, asr #31
   1e18c:	strd	sl, [r4, #24]
   1e190:	sub	r6, r6, r5
   1e194:	cmp	r6, #0
   1e198:	ble	1e1f0 <fputs@plt+0xd07c>
   1e19c:	ldr	r3, [r4]
   1e1a0:	cmp	r3, #0
   1e1a4:	bne	1e1f0 <fputs@plt+0xd07c>
   1e1a8:	ldr	r3, [r4, #16]
   1e1ac:	ldr	r5, [r4, #8]
   1e1b0:	sub	r5, r5, r3
   1e1b4:	cmp	r5, r6
   1e1b8:	movge	r5, r6
   1e1bc:	ldr	r0, [r4, #4]
   1e1c0:	sub	r1, r7, r6
   1e1c4:	mov	r2, r5
   1e1c8:	add	r1, r8, r1
   1e1cc:	add	r0, r0, r3
   1e1d0:	bl	10fdc <memcpy@plt>
   1e1d4:	ldr	r2, [r4, #16]
   1e1d8:	add	r2, r5, r2
   1e1dc:	str	r2, [r4, #16]
   1e1e0:	ldr	r3, [r4, #8]
   1e1e4:	cmp	r2, r3
   1e1e8:	bne	1e190 <fputs@plt+0xd01c>
   1e1ec:	b	1e148 <fputs@plt+0xcfd4>
   1e1f0:	add	sp, sp, #12
   1e1f4:	ldrd	r4, [sp]
   1e1f8:	ldrd	r6, [sp, #8]
   1e1fc:	ldrd	r8, [sp, #16]
   1e200:	ldrd	sl, [sp, #24]
   1e204:	add	sp, sp, #32
   1e208:	pop	{pc}		; (ldr pc, [sp], #4)
   1e20c:	str	r4, [sp, #-8]!
   1e210:	str	lr, [sp, #4]
   1e214:	sub	sp, sp, #16
   1e218:	mov	r4, r0
   1e21c:	add	r0, sp, #4
   1e220:	bl	15070 <fputs@plt+0x3efc>
   1e224:	mov	r2, r0
   1e228:	add	r1, sp, #4
   1e22c:	mov	r0, r4
   1e230:	bl	1e108 <fputs@plt+0xcf94>
   1e234:	add	sp, sp, #16
   1e238:	ldr	r4, [sp]
   1e23c:	add	sp, sp, #4
   1e240:	pop	{pc}		; (ldr pc, [sp], #4)
   1e244:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1e248:	strd	r6, [sp, #8]
   1e24c:	str	r8, [sp, #16]
   1e250:	str	lr, [sp, #20]
   1e254:	subs	r5, r1, #0
   1e258:	moveq	r6, r5
   1e25c:	beq	1e290 <fputs@plt+0xd11c>
   1e260:	mov	r4, r2
   1e264:	adds	r2, r2, #1
   1e268:	adc	r3, r3, #0
   1e26c:	bl	13ea0 <fputs@plt+0x2d2c>
   1e270:	subs	r6, r0, #0
   1e274:	beq	1e290 <fputs@plt+0xd11c>
   1e278:	mov	r2, r4
   1e27c:	mov	r1, r5
   1e280:	mov	r0, r6
   1e284:	bl	10fdc <memcpy@plt>
   1e288:	mov	r3, #0
   1e28c:	strb	r3, [r6, r4]
   1e290:	mov	r0, r6
   1e294:	ldrd	r4, [sp]
   1e298:	ldrd	r6, [sp, #8]
   1e29c:	ldr	r8, [sp, #16]
   1e2a0:	add	sp, sp, #20
   1e2a4:	pop	{pc}		; (ldr pc, [sp], #4)
   1e2a8:	str	r4, [sp, #-8]!
   1e2ac:	str	lr, [sp, #4]
   1e2b0:	cmp	r1, #0
   1e2b4:	moveq	r4, r1
   1e2b8:	beq	1e2d4 <fputs@plt+0xd160>
   1e2bc:	ldr	r2, [r1, #4]
   1e2c0:	mov	r3, #0
   1e2c4:	ldr	r1, [r1]
   1e2c8:	bl	1e244 <fputs@plt+0xd0d0>
   1e2cc:	mov	r4, r0
   1e2d0:	bl	14194 <fputs@plt+0x3020>
   1e2d4:	mov	r0, r4
   1e2d8:	ldr	r4, [sp]
   1e2dc:	add	sp, sp, #4
   1e2e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1e2e4:	strd	r4, [sp, #-16]!
   1e2e8:	str	r6, [sp, #8]
   1e2ec:	str	lr, [sp, #12]
   1e2f0:	subs	r4, r1, #0
   1e2f4:	beq	1e354 <fputs@plt+0xd1e0>
   1e2f8:	ldr	r3, [r4]
   1e2fc:	cmp	r3, #0
   1e300:	ble	1e354 <fputs@plt+0xd1e0>
   1e304:	sub	r5, r3, #1
   1e308:	ldr	r3, [r2, #4]
   1e30c:	cmp	r3, #1
   1e310:	bne	1e320 <fputs@plt+0xd1ac>
   1e314:	ldr	r3, [r2]
   1e318:	cmp	r3, #0
   1e31c:	beq	1e364 <fputs@plt+0xd1f0>
   1e320:	mov	r1, r2
   1e324:	ldr	r0, [r0]
   1e328:	bl	1e2a8 <fputs@plt+0xd134>
   1e32c:	add	r3, r5, #1
   1e330:	add	r3, r3, r3, lsl #3
   1e334:	str	r0, [r4, r3, lsl #3]
   1e338:	add	r1, r5, r5, lsl #3
   1e33c:	add	r1, r4, r1, lsl #3
   1e340:	adds	r0, r0, #0
   1e344:	movne	r0, #1
   1e348:	ldrb	r3, [r1, #45]	; 0x2d
   1e34c:	bfi	r3, r0, #1, #1
   1e350:	strb	r3, [r1, #45]	; 0x2d
   1e354:	ldrd	r4, [sp]
   1e358:	ldr	r6, [sp, #8]
   1e35c:	add	sp, sp, #12
   1e360:	pop	{pc}		; (ldr pc, [sp], #4)
   1e364:	add	r3, r5, r5, lsl #3
   1e368:	add	r1, r4, r3, lsl #3
   1e36c:	ldrb	r3, [r1, #45]	; 0x2d
   1e370:	orr	r3, r3, #1
   1e374:	strb	r3, [r1, #45]	; 0x2d
   1e378:	b	1e354 <fputs@plt+0xd1e0>
   1e37c:	cmp	r1, #0
   1e380:	bxeq	lr
   1e384:	strd	r4, [sp, #-16]!
   1e388:	str	r6, [sp, #8]
   1e38c:	str	lr, [sp, #12]
   1e390:	mov	r4, r3
   1e394:	mov	lr, r2
   1e398:	ldr	ip, [r1]
   1e39c:	add	ip, ip, ip, lsl #2
   1e3a0:	lsl	ip, ip, #2
   1e3a4:	sub	ip, ip, #20
   1e3a8:	ldr	r5, [r1, #4]
   1e3ac:	add	r5, r5, ip
   1e3b0:	ldr	r2, [r2, #4]
   1e3b4:	mov	r3, #0
   1e3b8:	ldr	r1, [lr]
   1e3bc:	ldr	r0, [r0]
   1e3c0:	bl	1e244 <fputs@plt+0xd0d0>
   1e3c4:	str	r0, [r5, #4]
   1e3c8:	cmp	r0, #0
   1e3cc:	cmpne	r4, #0
   1e3d0:	bne	1e3e4 <fputs@plt+0xd270>
   1e3d4:	ldrd	r4, [sp]
   1e3d8:	ldr	r6, [sp, #8]
   1e3dc:	add	sp, sp, #12
   1e3e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1e3e4:	bl	14194 <fputs@plt+0x3020>
   1e3e8:	b	1e3d4 <fputs@plt+0xd260>
   1e3ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1e3f0:	strd	r6, [sp, #8]
   1e3f4:	str	r8, [sp, #16]
   1e3f8:	str	lr, [sp, #20]
   1e3fc:	sub	sp, sp, #8
   1e400:	mov	r4, r0
   1e404:	mov	r7, r1
   1e408:	mov	r8, r3
   1e40c:	mov	r3, #0
   1e410:	str	r3, [sp, #4]
   1e414:	subs	r5, r2, #0
   1e418:	beq	1e58c <fputs@plt+0xd418>
   1e41c:	cmp	r1, #132	; 0x84
   1e420:	beq	1e4e4 <fputs@plt+0xd370>
   1e424:	ldr	r6, [r5, #4]
   1e428:	add	r2, r6, #49	; 0x31
   1e42c:	mov	r3, #0
   1e430:	mov	r0, r4
   1e434:	bl	13ea0 <fputs@plt+0x2d2c>
   1e438:	subs	r4, r0, #0
   1e43c:	beq	1e554 <fputs@plt+0xd3e0>
   1e440:	add	r6, r6, #1
   1e444:	mov	r2, #48	; 0x30
   1e448:	mov	r1, #0
   1e44c:	mov	r0, r4
   1e450:	bl	10f40 <memset@plt>
   1e454:	strb	r7, [r4]
   1e458:	mvn	r3, #0
   1e45c:	strh	r3, [r4, #34]	; 0x22
   1e460:	cmp	r6, #0
   1e464:	beq	1e538 <fputs@plt+0xd3c4>
   1e468:	add	r7, r4, #48	; 0x30
   1e46c:	str	r7, [r4, #8]
   1e470:	ldr	r2, [r5, #4]
   1e474:	cmp	r2, #0
   1e478:	bne	1e570 <fputs@plt+0xd3fc>
   1e47c:	ldr	r3, [r5, #4]
   1e480:	mov	r2, #0
   1e484:	strb	r2, [r7, r3]
   1e488:	cmp	r8, r2
   1e48c:	cmpne	r6, #2
   1e490:	ble	1e54c <fputs@plt+0xd3d8>
   1e494:	ldr	r3, [r5]
   1e498:	ldrb	r5, [r3]
   1e49c:	cmp	r5, #39	; 0x27
   1e4a0:	beq	1e580 <fputs@plt+0xd40c>
   1e4a4:	cmp	r5, #91	; 0x5b
   1e4a8:	cmpne	r5, #34	; 0x22
   1e4ac:	moveq	r3, #1
   1e4b0:	movne	r3, #0
   1e4b4:	cmp	r5, #96	; 0x60
   1e4b8:	orreq	r3, r3, #1
   1e4bc:	cmp	r3, r2
   1e4c0:	beq	1e54c <fputs@plt+0xd3d8>
   1e4c4:	ldr	r0, [r4, #8]
   1e4c8:	bl	14194 <fputs@plt+0x3020>
   1e4cc:	cmp	r5, #34	; 0x22
   1e4d0:	bne	1e54c <fputs@plt+0xd3d8>
   1e4d4:	ldr	r3, [r4, #4]
   1e4d8:	orr	r3, r3, #64	; 0x40
   1e4dc:	str	r3, [r4, #4]
   1e4e0:	b	1e54c <fputs@plt+0xd3d8>
   1e4e4:	ldr	r0, [r5]
   1e4e8:	cmp	r0, r3
   1e4ec:	beq	1e424 <fputs@plt+0xd2b0>
   1e4f0:	add	r1, sp, #4
   1e4f4:	bl	15378 <fputs@plt+0x4204>
   1e4f8:	cmp	r0, #0
   1e4fc:	beq	1e424 <fputs@plt+0xd2b0>
   1e500:	mov	r2, #48	; 0x30
   1e504:	mov	r3, #0
   1e508:	mov	r0, r4
   1e50c:	bl	13ea0 <fputs@plt+0x2d2c>
   1e510:	subs	r4, r0, #0
   1e514:	beq	1e554 <fputs@plt+0xd3e0>
   1e518:	mov	r2, #48	; 0x30
   1e51c:	mov	r1, #0
   1e520:	mov	r0, r4
   1e524:	bl	10f40 <memset@plt>
   1e528:	mvn	r3, #123	; 0x7b
   1e52c:	strb	r3, [r4]
   1e530:	mvn	r3, #0
   1e534:	strh	r3, [r4, #34]	; 0x22
   1e538:	ldr	r3, [r4, #4]
   1e53c:	orr	r3, r3, #1024	; 0x400
   1e540:	str	r3, [r4, #4]
   1e544:	ldr	r3, [sp, #4]
   1e548:	str	r3, [r4, #8]
   1e54c:	mov	r3, #1
   1e550:	str	r3, [r4, #24]
   1e554:	mov	r0, r4
   1e558:	add	sp, sp, #8
   1e55c:	ldrd	r4, [sp]
   1e560:	ldrd	r6, [sp, #8]
   1e564:	ldr	r8, [sp, #16]
   1e568:	add	sp, sp, #20
   1e56c:	pop	{pc}		; (ldr pc, [sp], #4)
   1e570:	ldr	r1, [r5]
   1e574:	mov	r0, r7
   1e578:	bl	10fdc <memcpy@plt>
   1e57c:	b	1e47c <fputs@plt+0xd308>
   1e580:	ldr	r0, [r4, #8]
   1e584:	bl	14194 <fputs@plt+0x3020>
   1e588:	b	1e54c <fputs@plt+0xd3d8>
   1e58c:	mov	r2, #48	; 0x30
   1e590:	mov	r3, #0
   1e594:	bl	13ea0 <fputs@plt+0x2d2c>
   1e598:	subs	r4, r0, #0
   1e59c:	beq	1e554 <fputs@plt+0xd3e0>
   1e5a0:	mov	r2, #48	; 0x30
   1e5a4:	mov	r1, #0
   1e5a8:	mov	r0, r4
   1e5ac:	bl	10f40 <memset@plt>
   1e5b0:	strb	r7, [r4]
   1e5b4:	mvn	r3, #0
   1e5b8:	strh	r3, [r4, #34]	; 0x22
   1e5bc:	b	1e54c <fputs@plt+0xd3d8>
   1e5c0:	strd	r4, [sp, #-16]!
   1e5c4:	str	r6, [sp, #8]
   1e5c8:	str	lr, [sp, #12]
   1e5cc:	mov	r5, r1
   1e5d0:	mov	r6, r2
   1e5d4:	mov	r4, r3
   1e5d8:	mov	r3, #0
   1e5dc:	mov	r2, r3
   1e5e0:	mov	r1, #152	; 0x98
   1e5e4:	bl	1e3ec <fputs@plt+0xd278>
   1e5e8:	cmp	r0, #0
   1e5ec:	beq	1e66c <fputs@plt+0xd4f8>
   1e5f0:	add	r3, r6, r6, lsl #3
   1e5f4:	add	r3, r5, r3, lsl #3
   1e5f8:	ldr	r2, [r3, #24]
   1e5fc:	str	r2, [r0, #44]	; 0x2c
   1e600:	ldr	r3, [r3, #52]	; 0x34
   1e604:	str	r3, [r0, #28]
   1e608:	ldrsh	r3, [r2, #32]
   1e60c:	cmp	r3, r4
   1e610:	mvneq	r3, #0
   1e614:	strheq	r3, [r0, #32]
   1e618:	beq	1e660 <fputs@plt+0xd4ec>
   1e61c:	strh	r4, [r0, #32]
   1e620:	lsl	r3, r6, #3
   1e624:	add	r2, r3, r6
   1e628:	add	r2, r5, r2, lsl #3
   1e62c:	cmp	r4, #63	; 0x3f
   1e630:	movge	r4, #63	; 0x3f
   1e634:	mov	lr, #1
   1e638:	sub	r3, r4, #32
   1e63c:	rsb	r1, r4, #32
   1e640:	lsl	r3, lr, r3
   1e644:	orr	r3, r3, lr, lsr r1
   1e648:	ldr	ip, [r2, #64]	; 0x40
   1e64c:	ldr	r1, [r2, #68]	; 0x44
   1e650:	orr	r4, ip, lr, lsl r4
   1e654:	orr	r3, r1, r3
   1e658:	str	r4, [r2, #64]	; 0x40
   1e65c:	str	r3, [r2, #68]	; 0x44
   1e660:	ldr	r3, [r0, #4]
   1e664:	orr	r3, r3, #4
   1e668:	str	r3, [r0, #4]
   1e66c:	ldrd	r4, [sp]
   1e670:	ldr	r6, [sp, #8]
   1e674:	add	sp, sp, #12
   1e678:	pop	{pc}		; (ldr pc, [sp], #4)
   1e67c:	strd	r4, [sp, #-12]!
   1e680:	str	lr, [sp, #8]
   1e684:	sub	sp, sp, #12
   1e688:	mov	r4, r0
   1e68c:	mov	r5, r1
   1e690:	str	r2, [sp]
   1e694:	cmp	r2, #0
   1e698:	moveq	r0, #0
   1e69c:	beq	1e6a8 <fputs@plt+0xd534>
   1e6a0:	mov	r0, r2
   1e6a4:	bl	1c2f8 <fputs@plt+0xb184>
   1e6a8:	str	r0, [sp, #4]
   1e6ac:	mov	r3, #0
   1e6b0:	mov	r2, sp
   1e6b4:	mov	r1, r5
   1e6b8:	mov	r0, r4
   1e6bc:	bl	1e3ec <fputs@plt+0xd278>
   1e6c0:	add	sp, sp, #12
   1e6c4:	ldrd	r4, [sp]
   1e6c8:	add	sp, sp, #8
   1e6cc:	pop	{pc}		; (ldr pc, [sp], #4)
   1e6d0:	strd	r4, [sp, #-12]!
   1e6d4:	str	lr, [sp, #8]
   1e6d8:	sub	sp, sp, #12
   1e6dc:	mov	r5, r0
   1e6e0:	mov	r4, r1
   1e6e4:	str	r2, [sp]
   1e6e8:	mov	r0, r2
   1e6ec:	bl	1c2f8 <fputs@plt+0xb184>
   1e6f0:	str	r0, [sp, #4]
   1e6f4:	cmp	r0, #0
   1e6f8:	bne	1e710 <fputs@plt+0xd59c>
   1e6fc:	mov	r0, r4
   1e700:	add	sp, sp, #12
   1e704:	ldrd	r4, [sp]
   1e708:	add	sp, sp, #8
   1e70c:	pop	{pc}		; (ldr pc, [sp], #4)
   1e710:	mov	r3, #0
   1e714:	mov	r2, sp
   1e718:	mov	r1, #95	; 0x5f
   1e71c:	ldr	r0, [r5]
   1e720:	bl	1e3ec <fputs@plt+0xd278>
   1e724:	cmp	r0, #0
   1e728:	beq	1e6fc <fputs@plt+0xd588>
   1e72c:	str	r4, [r0, #12]
   1e730:	ldr	r3, [r0, #4]
   1e734:	orr	r3, r3, #4352	; 0x1100
   1e738:	str	r3, [r0, #4]
   1e73c:	mov	r4, r0
   1e740:	b	1e6fc <fputs@plt+0xd588>
   1e744:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1e748:	strd	r6, [sp, #8]
   1e74c:	str	r8, [sp, #16]
   1e750:	str	lr, [sp, #20]
   1e754:	mov	r5, r0
   1e758:	mov	r8, r1
   1e75c:	mov	r7, r2
   1e760:	mov	r4, r3
   1e764:	ldr	r6, [r0]
   1e768:	mov	r2, #0
   1e76c:	mov	r1, #157	; 0x9d
   1e770:	mov	r0, r6
   1e774:	bl	1e67c <fputs@plt+0xd508>
   1e778:	cmp	r0, #0
   1e77c:	beq	1e7dc <fputs@plt+0xd668>
   1e780:	cmp	r4, #0
   1e784:	blt	1e7d0 <fputs@plt+0xd65c>
   1e788:	ldrsh	r3, [r8, #32]
   1e78c:	cmp	r3, r4
   1e790:	beq	1e7d0 <fputs@plt+0xd65c>
   1e794:	ldr	r3, [r8, #4]
   1e798:	add	r3, r3, r4, lsl #4
   1e79c:	add	r4, r4, r7
   1e7a0:	add	r4, r4, #1
   1e7a4:	str	r4, [r0, #28]
   1e7a8:	ldrb	r2, [r3, #13]
   1e7ac:	strb	r2, [r0, #1]
   1e7b0:	ldr	r2, [r3, #8]
   1e7b4:	cmp	r2, #0
   1e7b8:	ldreq	r3, [r6, #8]
   1e7bc:	ldreq	r2, [r3]
   1e7c0:	mov	r1, r0
   1e7c4:	mov	r0, r5
   1e7c8:	bl	1e6d0 <fputs@plt+0xd55c>
   1e7cc:	b	1e7dc <fputs@plt+0xd668>
   1e7d0:	str	r7, [r0, #28]
   1e7d4:	mov	r3, #68	; 0x44
   1e7d8:	strb	r3, [r0, #1]
   1e7dc:	ldrd	r4, [sp]
   1e7e0:	ldrd	r6, [sp, #8]
   1e7e4:	ldr	r8, [sp, #16]
   1e7e8:	add	sp, sp, #20
   1e7ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1e7f0:	str	r4, [sp, #-8]!
   1e7f4:	str	lr, [sp, #4]
   1e7f8:	mov	r4, r0
   1e7fc:	ldr	r3, [r0, #8]
   1e800:	cmp	r3, #0
   1e804:	beq	1e82c <fputs@plt+0xd6b8>
   1e808:	ldr	r2, [r0, #12]
   1e80c:	mov	r1, #0
   1e810:	strb	r1, [r3, r2]
   1e814:	ldr	r3, [r0, #20]
   1e818:	cmp	r3, r1
   1e81c:	beq	1e82c <fputs@plt+0xd6b8>
   1e820:	ldrb	r3, [r0, #25]
   1e824:	tst	r3, #4
   1e828:	beq	1e83c <fputs@plt+0xd6c8>
   1e82c:	ldr	r0, [r4, #8]
   1e830:	ldr	r4, [sp]
   1e834:	add	sp, sp, #4
   1e838:	pop	{pc}		; (ldr pc, [sp], #4)
   1e83c:	ldr	r2, [r0, #12]
   1e840:	add	r2, r2, #1
   1e844:	mov	r3, r1
   1e848:	ldr	r0, [r0]
   1e84c:	bl	13f58 <fputs@plt+0x2de4>
   1e850:	str	r0, [r4, #8]
   1e854:	cmp	r0, #0
   1e858:	beq	1e87c <fputs@plt+0xd708>
   1e85c:	ldr	r2, [r4, #12]
   1e860:	add	r2, r2, #1
   1e864:	ldr	r1, [r4, #4]
   1e868:	bl	10fdc <memcpy@plt>
   1e86c:	ldrb	r3, [r4, #25]
   1e870:	orr	r3, r3, #4
   1e874:	strb	r3, [r4, #25]
   1e878:	b	1e82c <fputs@plt+0xd6b8>
   1e87c:	mov	r3, #1
   1e880:	strb	r3, [r4, #24]
   1e884:	mov	r3, #0
   1e888:	str	r3, [r4, #16]
   1e88c:	b	1e82c <fputs@plt+0xd6b8>
   1e890:	ldrh	r3, [r1, #52]	; 0x34
   1e894:	cmp	r3, r2
   1e898:	blt	1e8a4 <fputs@plt+0xd730>
   1e89c:	mov	r0, #0
   1e8a0:	bx	lr
   1e8a4:	strd	r4, [sp, #-16]!
   1e8a8:	str	r6, [sp, #8]
   1e8ac:	str	lr, [sp, #12]
   1e8b0:	mov	r5, r2
   1e8b4:	mov	r4, r1
   1e8b8:	rsb	r2, r2, r2, lsl #3
   1e8bc:	asr	r3, r2, #31
   1e8c0:	bl	1d294 <fputs@plt+0xc120>
   1e8c4:	subs	r6, r0, #0
   1e8c8:	moveq	r0, #7
   1e8cc:	beq	1e930 <fputs@plt+0xd7bc>
   1e8d0:	ldrh	r2, [r4, #52]	; 0x34
   1e8d4:	lsl	r2, r2, #2
   1e8d8:	ldr	r1, [r4, #32]
   1e8dc:	mov	r0, r6
   1e8e0:	bl	10fdc <memcpy@plt>
   1e8e4:	str	r6, [r4, #32]
   1e8e8:	add	r6, r6, r5, lsl #2
   1e8ec:	ldrh	r2, [r4, #52]	; 0x34
   1e8f0:	lsl	r2, r2, #1
   1e8f4:	ldr	r1, [r4, #4]
   1e8f8:	mov	r0, r6
   1e8fc:	bl	10fdc <memcpy@plt>
   1e900:	str	r6, [r4, #4]
   1e904:	add	r6, r6, r5, lsl #1
   1e908:	ldrh	r2, [r4, #52]	; 0x34
   1e90c:	ldr	r1, [r4, #28]
   1e910:	mov	r0, r6
   1e914:	bl	10fdc <memcpy@plt>
   1e918:	str	r6, [r4, #28]
   1e91c:	strh	r5, [r4, #52]	; 0x34
   1e920:	ldrb	r3, [r4, #55]	; 0x37
   1e924:	orr	r3, r3, #16
   1e928:	strb	r3, [r4, #55]	; 0x37
   1e92c:	mov	r0, #0
   1e930:	ldrd	r4, [sp]
   1e934:	ldr	r6, [sp, #8]
   1e938:	add	sp, sp, #12
   1e93c:	pop	{pc}		; (ldr pc, [sp], #4)
   1e940:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1e944:	strd	r6, [sp, #8]
   1e948:	str	r8, [sp, #16]
   1e94c:	str	lr, [sp, #20]
   1e950:	mov	r7, r1
   1e954:	mov	r6, r2
   1e958:	ldr	r2, [r2, #4]
   1e95c:	add	r2, r2, #37	; 0x25
   1e960:	mov	r3, #0
   1e964:	bl	1d294 <fputs@plt+0xc120>
   1e968:	subs	r4, r0, #0
   1e96c:	beq	1e994 <fputs@plt+0xd820>
   1e970:	add	r5, r4, #36	; 0x24
   1e974:	ldr	r2, [r6, #4]
   1e978:	ldr	r1, [r6]
   1e97c:	mov	r0, r5
   1e980:	bl	10fdc <memcpy@plt>
   1e984:	mov	r0, r5
   1e988:	bl	14194 <fputs@plt+0x3020>
   1e98c:	str	r5, [r4, #12]
   1e990:	strb	r7, [r4]
   1e994:	mov	r0, r4
   1e998:	ldrd	r4, [sp]
   1e99c:	ldrd	r6, [sp, #8]
   1e9a0:	ldr	r8, [sp, #16]
   1e9a4:	add	sp, sp, #20
   1e9a8:	pop	{pc}		; (ldr pc, [sp], #4)
   1e9ac:	strd	r4, [sp, #-16]!
   1e9b0:	str	r6, [sp, #8]
   1e9b4:	str	lr, [sp, #12]
   1e9b8:	subs	r4, r1, #0
   1e9bc:	moveq	r5, r4
   1e9c0:	beq	1e9fc <fputs@plt+0xd888>
   1e9c4:	mov	r5, r0
   1e9c8:	mov	r0, r4
   1e9cc:	bl	1c2f8 <fputs@plt+0xb184>
   1e9d0:	add	r6, r0, #1
   1e9d4:	mov	r2, r6
   1e9d8:	asr	r3, r6, #31
   1e9dc:	mov	r0, r5
   1e9e0:	bl	13f58 <fputs@plt+0x2de4>
   1e9e4:	subs	r5, r0, #0
   1e9e8:	beq	1e9fc <fputs@plt+0xd888>
   1e9ec:	mov	r2, r6
   1e9f0:	mov	r1, r4
   1e9f4:	mov	r0, r5
   1e9f8:	bl	10fdc <memcpy@plt>
   1e9fc:	mov	r0, r5
   1ea00:	ldrd	r4, [sp]
   1ea04:	ldr	r6, [sp, #8]
   1ea08:	add	sp, sp, #12
   1ea0c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ea10:	strd	r4, [sp, #-16]!
   1ea14:	str	r6, [sp, #8]
   1ea18:	str	lr, [sp, #12]
   1ea1c:	subs	r6, r1, #0
   1ea20:	beq	1eacc <fputs@plt+0xd958>
   1ea24:	ldr	r5, [pc, #184]	; 1eae4 <fputs@plt+0xd970>
   1ea28:	mov	r4, #0
   1ea2c:	ldr	r1, [r5]
   1ea30:	mov	r0, r6
   1ea34:	bl	11150 <strcmp@plt>
   1ea38:	cmp	r0, #0
   1ea3c:	beq	1ea58 <fputs@plt+0xd8e4>
   1ea40:	add	r4, r4, #1
   1ea44:	add	r5, r5, #12
   1ea48:	cmp	r4, #27
   1ea4c:	bne	1ea2c <fputs@plt+0xd8b8>
   1ea50:	mov	r0, #0
   1ea54:	b	1eabc <fputs@plt+0xd948>
   1ea58:	add	r3, r4, #1
   1ea5c:	cmp	r3, #27
   1ea60:	bgt	1eadc <fputs@plt+0xd968>
   1ea64:	movw	r2, #4408	; 0x1138
   1ea68:	movt	r2, #10
   1ea6c:	add	r1, r3, r3, lsl #1
   1ea70:	add	r2, r2, r1, lsl #2
   1ea74:	ldr	r2, [r2, #276]	; 0x114
   1ea78:	cmp	r2, #0
   1ea7c:	bne	1eaa8 <fputs@plt+0xd934>
   1ea80:	add	r2, r3, r3, lsl #1
   1ea84:	ldr	r1, [pc, #88]	; 1eae4 <fputs@plt+0xd970>
   1ea88:	add	r2, r1, r2, lsl #2
   1ea8c:	add	r3, r3, #1
   1ea90:	cmp	r3, #27
   1ea94:	bgt	1ead4 <fputs@plt+0xd960>
   1ea98:	add	r2, r2, #12
   1ea9c:	ldr	r1, [r2, #4]
   1eaa0:	cmp	r1, #0
   1eaa4:	beq	1ea8c <fputs@plt+0xd918>
   1eaa8:	movw	r2, #4408	; 0x1138
   1eaac:	movt	r2, #10
   1eab0:	add	r3, r3, r3, lsl #1
   1eab4:	add	r3, r2, r3, lsl #2
   1eab8:	ldr	r0, [r3, #272]	; 0x110
   1eabc:	ldrd	r4, [sp]
   1eac0:	ldr	r6, [sp, #8]
   1eac4:	add	sp, sp, #12
   1eac8:	pop	{pc}		; (ldr pc, [sp], #4)
   1eacc:	mov	r3, #0
   1ead0:	b	1ea64 <fputs@plt+0xd8f0>
   1ead4:	mov	r0, #0
   1ead8:	b	1eabc <fputs@plt+0xd948>
   1eadc:	mov	r0, #0
   1eae0:	b	1eabc <fputs@plt+0xd948>
   1eae4:	andeq	r1, sl, r8, asr #4
   1eae8:	strd	r4, [sp, #-16]!
   1eaec:	str	r6, [sp, #8]
   1eaf0:	str	lr, [sp, #12]
   1eaf4:	mov	r6, r1
   1eaf8:	ldr	r5, [pc, #80]	; 1eb50 <fputs@plt+0xd9dc>
   1eafc:	mov	r4, #0
   1eb00:	ldr	r1, [r5]
   1eb04:	mov	r0, r6
   1eb08:	bl	11150 <strcmp@plt>
   1eb0c:	cmp	r0, #0
   1eb10:	beq	1eb2c <fputs@plt+0xd9b8>
   1eb14:	add	r4, r4, #1
   1eb18:	add	r5, r5, #12
   1eb1c:	cmp	r4, #28
   1eb20:	bne	1eb00 <fputs@plt+0xd98c>
   1eb24:	mov	r0, #0
   1eb28:	b	1eb40 <fputs@plt+0xd9cc>
   1eb2c:	movw	r3, #4408	; 0x1138
   1eb30:	movt	r3, #10
   1eb34:	add	r4, r4, r4, lsl #1
   1eb38:	add	r4, r3, r4, lsl #2
   1eb3c:	ldr	r0, [r4, #276]	; 0x114
   1eb40:	ldrd	r4, [sp]
   1eb44:	ldr	r6, [sp, #8]
   1eb48:	add	sp, sp, #12
   1eb4c:	pop	{pc}		; (ldr pc, [sp], #4)
   1eb50:	andeq	r1, sl, r8, asr #4
   1eb54:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1eb58:	strd	r6, [sp, #8]
   1eb5c:	str	r8, [sp, #16]
   1eb60:	str	lr, [sp, #20]
   1eb64:	subs	r6, r1, #0
   1eb68:	beq	1eba4 <fputs@plt+0xda30>
   1eb6c:	mov	r7, r2
   1eb70:	ldr	r5, [pc, #216]	; 1ec50 <fputs@plt+0xdadc>
   1eb74:	mov	r4, #0
   1eb78:	ldr	r1, [r5]
   1eb7c:	mov	r0, r6
   1eb80:	bl	11150 <strcmp@plt>
   1eb84:	cmp	r0, #0
   1eb88:	beq	1ebd4 <fputs@plt+0xda60>
   1eb8c:	add	r4, r4, #1
   1eb90:	add	r5, r5, #12
   1eb94:	cmp	r4, #28
   1eb98:	bne	1eb78 <fputs@plt+0xda04>
   1eb9c:	mov	r0, #12
   1eba0:	b	1ec0c <fputs@plt+0xda98>
   1eba4:	movw	r1, #4408	; 0x1138
   1eba8:	movt	r1, #10
   1ebac:	add	r3, r1, #272	; 0x110
   1ebb0:	add	r1, r1, #608	; 0x260
   1ebb4:	ldr	r2, [r3, #8]
   1ebb8:	cmp	r2, #0
   1ebbc:	strne	r2, [r3, #4]
   1ebc0:	add	r3, r3, #12
   1ebc4:	cmp	r3, r1
   1ebc8:	bne	1ebb4 <fputs@plt+0xda40>
   1ebcc:	mov	r0, #0
   1ebd0:	b	1ec0c <fputs@plt+0xda98>
   1ebd4:	movw	r3, #4408	; 0x1138
   1ebd8:	movt	r3, #10
   1ebdc:	add	r2, r4, r4, lsl #1
   1ebe0:	add	r3, r3, r2, lsl #2
   1ebe4:	ldr	r3, [r3, #280]	; 0x118
   1ebe8:	cmp	r3, #0
   1ebec:	beq	1ec20 <fputs@plt+0xdaac>
   1ebf0:	cmp	r7, #0
   1ebf4:	beq	1ec38 <fputs@plt+0xdac4>
   1ebf8:	movw	r3, #4408	; 0x1138
   1ebfc:	movt	r3, #10
   1ec00:	add	r4, r4, r4, lsl #1
   1ec04:	add	r4, r3, r4, lsl #2
   1ec08:	str	r7, [r4, #276]	; 0x114
   1ec0c:	ldrd	r4, [sp]
   1ec10:	ldrd	r6, [sp, #8]
   1ec14:	ldr	r8, [sp, #16]
   1ec18:	add	sp, sp, #20
   1ec1c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ec20:	movw	r3, #4408	; 0x1138
   1ec24:	movt	r3, #10
   1ec28:	add	r3, r3, r2, lsl #2
   1ec2c:	ldr	r2, [r3, #276]	; 0x114
   1ec30:	str	r2, [r3, #280]	; 0x118
   1ec34:	b	1ebf0 <fputs@plt+0xda7c>
   1ec38:	movw	r3, #4408	; 0x1138
   1ec3c:	movt	r3, #10
   1ec40:	add	r2, r4, r4, lsl #1
   1ec44:	add	r3, r3, r2, lsl #2
   1ec48:	ldr	r7, [r3, #280]	; 0x118
   1ec4c:	b	1ebf8 <fputs@plt+0xda84>
   1ec50:	andeq	r1, sl, r8, asr #4
   1ec54:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1ec58:	strd	r6, [sp, #8]
   1ec5c:	strd	r8, [sp, #16]
   1ec60:	strd	sl, [sp, #24]
   1ec64:	str	lr, [sp, #32]
   1ec68:	sub	sp, sp, #4
   1ec6c:	mov	sl, r0
   1ec70:	mov	r4, r1
   1ec74:	cmp	r1, #0
   1ec78:	cmpne	r0, #0
   1ec7c:	beq	1ecbc <fputs@plt+0xdb48>
   1ec80:	ldr	r6, [r0, #4]
   1ec84:	ldr	r5, [r1, #4]
   1ec88:	orr	r8, r6, r5
   1ec8c:	tst	r8, #1024	; 0x400
   1ec90:	beq	1ece4 <fputs@plt+0xdb70>
   1ec94:	and	r5, r5, r6
   1ec98:	tst	r5, #1024	; 0x400
   1ec9c:	moveq	r0, #2
   1eca0:	beq	1ecc8 <fputs@plt+0xdb54>
   1eca4:	ldr	r3, [sl, #8]
   1eca8:	ldr	r0, [r1, #8]
   1ecac:	cmp	r3, r0
   1ecb0:	movne	r0, #2
   1ecb4:	moveq	r0, #0
   1ecb8:	b	1ecc8 <fputs@plt+0xdb54>
   1ecbc:	cmp	r0, r1
   1ecc0:	movne	r0, #2
   1ecc4:	moveq	r0, #0
   1ecc8:	add	sp, sp, #4
   1eccc:	ldrd	r4, [sp]
   1ecd0:	ldrd	r6, [sp, #8]
   1ecd4:	ldrd	r8, [sp, #16]
   1ecd8:	ldrd	sl, [sp, #24]
   1ecdc:	add	sp, sp, #32
   1ece0:	pop	{pc}		; (ldr pc, [sp], #4)
   1ece4:	mov	r7, r2
   1ece8:	ldrb	r9, [r0]
   1ecec:	ldrb	fp, [r1]
   1ecf0:	cmp	r9, fp
   1ecf4:	beq	1ed44 <fputs@plt+0xdbd0>
   1ecf8:	cmp	r9, #95	; 0x5f
   1ecfc:	beq	1ed2c <fputs@plt+0xdbb8>
   1ed00:	cmp	fp, #95	; 0x5f
   1ed04:	movne	r0, #2
   1ed08:	bne	1ecc8 <fputs@plt+0xdb54>
   1ed0c:	mov	r2, r7
   1ed10:	ldr	r1, [r4, #12]
   1ed14:	mov	r0, sl
   1ed18:	bl	1ec54 <fputs@plt+0xdae0>
   1ed1c:	cmp	r0, #2
   1ed20:	movlt	r0, #1
   1ed24:	movge	r0, #2
   1ed28:	b	1ecc8 <fputs@plt+0xdb54>
   1ed2c:	ldr	r0, [r0, #12]
   1ed30:	bl	1ec54 <fputs@plt+0xdae0>
   1ed34:	cmp	r0, #1
   1ed38:	movle	r0, #1
   1ed3c:	bgt	1ed00 <fputs@plt+0xdb8c>
   1ed40:	b	1ecc8 <fputs@plt+0xdb54>
   1ed44:	and	r3, r9, #253	; 0xfd
   1ed48:	cmp	r3, #152	; 0x98
   1ed4c:	beq	1ed74 <fputs@plt+0xdc00>
   1ed50:	ldr	r0, [r0, #8]
   1ed54:	cmp	r0, #0
   1ed58:	beq	1ed74 <fputs@plt+0xdc00>
   1ed5c:	cmp	r9, #151	; 0x97
   1ed60:	beq	1ee50 <fputs@plt+0xdcdc>
   1ed64:	ldr	r1, [r1, #8]
   1ed68:	bl	11150 <strcmp@plt>
   1ed6c:	cmp	r0, #0
   1ed70:	bne	1ee68 <fputs@plt+0xdcf4>
   1ed74:	eor	r5, r5, r6
   1ed78:	tst	r5, #16
   1ed7c:	movne	r0, #2
   1ed80:	bne	1ecc8 <fputs@plt+0xdb54>
   1ed84:	tst	r8, #16384	; 0x4000
   1ed88:	movne	r0, #0
   1ed8c:	bne	1ecc8 <fputs@plt+0xdb54>
   1ed90:	tst	r8, #2048	; 0x800
   1ed94:	movne	r0, #2
   1ed98:	bne	1ecc8 <fputs@plt+0xdb54>
   1ed9c:	mov	r2, r7
   1eda0:	ldr	r1, [r4, #12]
   1eda4:	ldr	r0, [sl, #12]
   1eda8:	bl	1ec54 <fputs@plt+0xdae0>
   1edac:	cmp	r0, #0
   1edb0:	movne	r0, #2
   1edb4:	bne	1ecc8 <fputs@plt+0xdb54>
   1edb8:	mov	r2, r7
   1edbc:	ldr	r1, [r4, #16]
   1edc0:	ldr	r0, [sl, #16]
   1edc4:	bl	1ec54 <fputs@plt+0xdae0>
   1edc8:	cmp	r0, #0
   1edcc:	movne	r0, #2
   1edd0:	bne	1ecc8 <fputs@plt+0xdb54>
   1edd4:	mov	r2, r7
   1edd8:	ldr	r1, [r4, #20]
   1eddc:	ldr	r0, [sl, #20]
   1ede0:	bl	1ee78 <fputs@plt+0xdd04>
   1ede4:	cmp	r0, #0
   1ede8:	movne	r0, #2
   1edec:	bne	1ecc8 <fputs@plt+0xdb54>
   1edf0:	eor	r3, r8, #8192	; 0x2000
   1edf4:	ubfx	r3, r3, #13, #1
   1edf8:	cmp	r9, #97	; 0x61
   1edfc:	moveq	r9, #0
   1ee00:	andne	r9, r3, #1
   1ee04:	cmp	r9, #0
   1ee08:	beq	1ecc8 <fputs@plt+0xdb54>
   1ee0c:	ldrsh	r2, [sl, #32]
   1ee10:	ldrsh	r3, [r4, #32]
   1ee14:	cmp	r2, r3
   1ee18:	movne	r0, #2
   1ee1c:	bne	1ecc8 <fputs@plt+0xdb54>
   1ee20:	ldr	r2, [sl, #28]
   1ee24:	ldr	r3, [r4, #28]
   1ee28:	cmp	r2, r3
   1ee2c:	beq	1ecc8 <fputs@plt+0xdb54>
   1ee30:	mvn	r3, r3
   1ee34:	lsr	r3, r3, #31
   1ee38:	cmp	r2, r7
   1ee3c:	moveq	r7, r3
   1ee40:	orrne	r7, r3, #1
   1ee44:	cmp	r7, #0
   1ee48:	movne	r0, #2
   1ee4c:	b	1ecc8 <fputs@plt+0xdb54>
   1ee50:	ldr	r1, [r1, #8]
   1ee54:	bl	14234 <fputs@plt+0x30c0>
   1ee58:	cmp	r0, #0
   1ee5c:	beq	1ed74 <fputs@plt+0xdc00>
   1ee60:	mov	r0, #2
   1ee64:	b	1ecc8 <fputs@plt+0xdb54>
   1ee68:	cmp	r9, #95	; 0x5f
   1ee6c:	moveq	r0, #1
   1ee70:	movne	r0, #2
   1ee74:	b	1ecc8 <fputs@plt+0xdb54>
   1ee78:	orrs	r3, r0, r1
   1ee7c:	beq	1ef24 <fputs@plt+0xddb0>
   1ee80:	cmp	r1, #0
   1ee84:	cmpne	r0, #0
   1ee88:	beq	1ef2c <fputs@plt+0xddb8>
   1ee8c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1ee90:	strd	r6, [sp, #8]
   1ee94:	str	r8, [sp, #16]
   1ee98:	str	lr, [sp, #20]
   1ee9c:	ldr	r8, [r0]
   1eea0:	ldr	r3, [r1]
   1eea4:	cmp	r8, r3
   1eea8:	movne	r0, #1
   1eeac:	bne	1ef48 <fputs@plt+0xddd4>
   1eeb0:	cmp	r8, #0
   1eeb4:	ble	1ef34 <fputs@plt+0xddc0>
   1eeb8:	ldr	r5, [r0, #4]
   1eebc:	ldr	r0, [r5]
   1eec0:	ldr	r4, [r1, #4]
   1eec4:	ldr	r1, [r4]
   1eec8:	ldrb	ip, [r5, #12]
   1eecc:	ldrb	r3, [r4, #12]
   1eed0:	cmp	ip, r3
   1eed4:	bne	1ef3c <fputs@plt+0xddc8>
   1eed8:	mov	r7, r2
   1eedc:	mov	r6, #0
   1eee0:	mov	r2, r7
   1eee4:	bl	1ec54 <fputs@plt+0xdae0>
   1eee8:	cmp	r0, #0
   1eeec:	bne	1ef44 <fputs@plt+0xddd0>
   1eef0:	add	r6, r6, #1
   1eef4:	cmp	r8, r6
   1eef8:	beq	1ef48 <fputs@plt+0xddd4>
   1eefc:	mov	r2, r5
   1ef00:	ldr	r0, [r5, #20]!
   1ef04:	mov	r3, r4
   1ef08:	ldr	r1, [r4, #20]!
   1ef0c:	ldrb	r2, [r2, #32]
   1ef10:	ldrb	r3, [r3, #32]
   1ef14:	cmp	r2, r3
   1ef18:	beq	1eee0 <fputs@plt+0xdd6c>
   1ef1c:	mov	r0, #1
   1ef20:	b	1ef48 <fputs@plt+0xddd4>
   1ef24:	mov	r0, #0
   1ef28:	bx	lr
   1ef2c:	mov	r0, #1
   1ef30:	bx	lr
   1ef34:	mov	r0, #0
   1ef38:	b	1ef48 <fputs@plt+0xddd4>
   1ef3c:	mov	r0, #1
   1ef40:	b	1ef48 <fputs@plt+0xddd4>
   1ef44:	mov	r0, #1
   1ef48:	ldrd	r4, [sp]
   1ef4c:	ldrd	r6, [sp, #8]
   1ef50:	ldr	r8, [sp, #16]
   1ef54:	add	sp, sp, #20
   1ef58:	pop	{pc}		; (ldr pc, [sp], #4)
   1ef5c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1ef60:	strd	r6, [sp, #8]
   1ef64:	strd	r8, [sp, #16]
   1ef68:	strd	sl, [sp, #24]
   1ef6c:	str	lr, [sp, #32]
   1ef70:	sub	sp, sp, #4
   1ef74:	ldr	r9, [sp, #40]	; 0x28
   1ef78:	ldrb	r1, [r9]
   1ef7c:	cmp	r1, #152	; 0x98
   1ef80:	beq	1f008 <fputs@plt+0xde94>
   1ef84:	orrs	r1, r2, r3
   1ef88:	moveq	r0, #0
   1ef8c:	beq	1f080 <fputs@plt+0xdf0c>
   1ef90:	subs	ip, r2, #1
   1ef94:	sbc	r1, r3, #0
   1ef98:	and	r4, ip, r2
   1ef9c:	and	r5, r1, r3
   1efa0:	orrs	r1, r4, r5
   1efa4:	movne	r0, #0
   1efa8:	bne	1f080 <fputs@plt+0xdf0c>
   1efac:	cmp	r3, #0
   1efb0:	cmpeq	r2, #1
   1efb4:	bls	1f028 <fputs@plt+0xdeb4>
   1efb8:	mov	ip, #0
   1efbc:	add	ip, ip, #1
   1efc0:	lsr	r1, r2, #1
   1efc4:	orr	r1, r1, r3, lsl #31
   1efc8:	lsr	lr, r3, #1
   1efcc:	mov	r2, r1
   1efd0:	mov	r3, lr
   1efd4:	cmp	lr, #0
   1efd8:	cmpeq	r1, #1
   1efdc:	bhi	1efbc <fputs@plt+0xde48>
   1efe0:	lsl	r3, ip, #3
   1efe4:	add	r2, r3, ip
   1efe8:	add	r2, r0, r2, lsl #3
   1efec:	ldr	sl, [r2, #52]	; 0x34
   1eff0:	ldr	r3, [r2, #24]
   1eff4:	ldr	r7, [r3, #8]
   1eff8:	cmp	r7, #0
   1effc:	beq	1f0dc <fputs@plt+0xdf68>
   1f000:	mvn	fp, #9
   1f004:	b	1f0a8 <fputs@plt+0xdf34>
   1f008:	ldr	r3, [r9, #28]
   1f00c:	ldr	r2, [sp, #44]	; 0x2c
   1f010:	str	r3, [r2]
   1f014:	ldrsh	r3, [r9, #32]
   1f018:	ldr	r2, [sp, #48]	; 0x30
   1f01c:	str	r3, [r2]
   1f020:	mov	r0, #1
   1f024:	b	1f080 <fputs@plt+0xdf0c>
   1f028:	mov	ip, #0
   1f02c:	b	1efe0 <fputs@plt+0xde6c>
   1f030:	cmp	r5, r4
   1f034:	beq	1f09c <fputs@plt+0xdf28>
   1f038:	ldrsh	r3, [r4, #2]!
   1f03c:	cmn	r3, #2
   1f040:	bne	1f030 <fputs@plt+0xdebc>
   1f044:	ldr	r3, [r8, #4]
   1f048:	add	r2, r4, r4, lsl #2
   1f04c:	add	r3, r3, r2, lsl #1
   1f050:	mov	r2, sl
   1f054:	ldr	r1, [r3, r6]
   1f058:	mov	r0, r9
   1f05c:	bl	1ec54 <fputs@plt+0xdae0>
   1f060:	cmp	r0, #0
   1f064:	bne	1f030 <fputs@plt+0xdebc>
   1f068:	ldr	r3, [sp, #44]	; 0x2c
   1f06c:	str	sl, [r3]
   1f070:	mvn	r3, #1
   1f074:	ldr	r2, [sp, #48]	; 0x30
   1f078:	str	r3, [r2]
   1f07c:	mov	r0, #1
   1f080:	add	sp, sp, #4
   1f084:	ldrd	r4, [sp]
   1f088:	ldrd	r6, [sp, #8]
   1f08c:	ldrd	r8, [sp, #16]
   1f090:	ldrd	sl, [sp, #24]
   1f094:	add	sp, sp, #32
   1f098:	pop	{pc}		; (ldr pc, [sp], #4)
   1f09c:	ldr	r7, [r7, #20]
   1f0a0:	cmp	r7, #0
   1f0a4:	beq	1f0d4 <fputs@plt+0xdf60>
   1f0a8:	ldr	r8, [r7, #40]	; 0x28
   1f0ac:	cmp	r8, #0
   1f0b0:	beq	1f09c <fputs@plt+0xdf28>
   1f0b4:	ldrh	r5, [r7, #50]	; 0x32
   1f0b8:	cmp	r5, #0
   1f0bc:	beq	1f09c <fputs@plt+0xdf28>
   1f0c0:	ldr	r6, [r7, #4]
   1f0c4:	sub	r4, r6, #2
   1f0c8:	add	r5, r4, r5, lsl #1
   1f0cc:	mul	r6, fp, r6
   1f0d0:	b	1f038 <fputs@plt+0xdec4>
   1f0d4:	mov	r0, #0
   1f0d8:	b	1f080 <fputs@plt+0xdf0c>
   1f0dc:	mov	r0, #0
   1f0e0:	b	1f080 <fputs@plt+0xdf0c>
   1f0e4:	strd	r4, [sp, #-16]!
   1f0e8:	str	r6, [sp, #8]
   1f0ec:	str	lr, [sp, #12]
   1f0f0:	mov	r5, r0
   1f0f4:	mov	r4, r1
   1f0f8:	mov	r6, r2
   1f0fc:	bl	1ec54 <fputs@plt+0xdae0>
   1f100:	cmp	r0, #0
   1f104:	moveq	r0, #1
   1f108:	beq	1f124 <fputs@plt+0xdfb0>
   1f10c:	ldrb	r3, [r4]
   1f110:	cmp	r3, #71	; 0x47
   1f114:	beq	1f134 <fputs@plt+0xdfc0>
   1f118:	cmp	r3, #77	; 0x4d
   1f11c:	movne	r0, #0
   1f120:	beq	1f16c <fputs@plt+0xdff8>
   1f124:	ldrd	r4, [sp]
   1f128:	ldr	r6, [sp, #8]
   1f12c:	add	sp, sp, #12
   1f130:	pop	{pc}		; (ldr pc, [sp], #4)
   1f134:	mov	r2, r6
   1f138:	ldr	r1, [r4, #12]
   1f13c:	mov	r0, r5
   1f140:	bl	1f0e4 <fputs@plt+0xdf70>
   1f144:	cmp	r0, #0
   1f148:	movne	r0, #1
   1f14c:	bne	1f124 <fputs@plt+0xdfb0>
   1f150:	mov	r2, r6
   1f154:	ldr	r1, [r4, #16]
   1f158:	mov	r0, r5
   1f15c:	bl	1f0e4 <fputs@plt+0xdf70>
   1f160:	adds	r0, r0, #0
   1f164:	movne	r0, #1
   1f168:	b	1f124 <fputs@plt+0xdfb0>
   1f16c:	mov	r2, r6
   1f170:	ldr	r1, [r4, #12]
   1f174:	ldr	r0, [r5, #12]
   1f178:	bl	1ec54 <fputs@plt+0xdae0>
   1f17c:	cmp	r0, #0
   1f180:	movne	r0, #0
   1f184:	bne	1f124 <fputs@plt+0xdfb0>
   1f188:	ldrb	r0, [r5]
   1f18c:	cmp	r0, #76	; 0x4c
   1f190:	cmpne	r0, #73	; 0x49
   1f194:	movne	r0, #1
   1f198:	moveq	r0, #0
   1f19c:	b	1f124 <fputs@plt+0xdfb0>
   1f1a0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1f1a4:	strd	r6, [sp, #8]
   1f1a8:	strd	r8, [sp, #16]
   1f1ac:	str	sl, [sp, #24]
   1f1b0:	str	lr, [sp, #28]
   1f1b4:	mov	r8, r0
   1f1b8:	mov	r6, r1
   1f1bc:	mov	r4, r2
   1f1c0:	ldrb	r3, [r2]
   1f1c4:	cmp	r3, #72	; 0x48
   1f1c8:	bne	1f1f4 <fputs@plt+0xe080>
   1f1cc:	ldr	r2, [r4, #12]
   1f1d0:	mov	r1, r6
   1f1d4:	mov	r0, r8
   1f1d8:	bl	1f1a0 <fputs@plt+0xe02c>
   1f1dc:	cmp	r0, #0
   1f1e0:	beq	1f260 <fputs@plt+0xe0ec>
   1f1e4:	ldr	r4, [r4, #16]
   1f1e8:	ldrb	r3, [r4]
   1f1ec:	cmp	r3, #72	; 0x48
   1f1f0:	beq	1f1cc <fputs@plt+0xe058>
   1f1f4:	ldr	r5, [r6, #20]
   1f1f8:	ldr	r9, [r6, #12]
   1f1fc:	cmp	r9, #0
   1f200:	ble	1f278 <fputs@plt+0xe104>
   1f204:	add	r5, r5, #48	; 0x30
   1f208:	mov	r7, #0
   1f20c:	b	1f220 <fputs@plt+0xe0ac>
   1f210:	add	r7, r7, #1
   1f214:	add	r5, r5, #48	; 0x30
   1f218:	cmp	r7, r9
   1f21c:	beq	1f25c <fputs@plt+0xe0e8>
   1f220:	ldr	r6, [r5, #-48]	; 0xffffffd0
   1f224:	mov	r2, r8
   1f228:	mov	r1, r4
   1f22c:	mov	r0, r6
   1f230:	bl	1f0e4 <fputs@plt+0xdf70>
   1f234:	cmp	r0, #0
   1f238:	beq	1f210 <fputs@plt+0xe09c>
   1f23c:	ldr	r3, [r6, #4]
   1f240:	tst	r3, #1
   1f244:	beq	1f280 <fputs@plt+0xe10c>
   1f248:	ldrsh	r3, [r6, #36]	; 0x24
   1f24c:	cmp	r3, r8
   1f250:	bne	1f210 <fputs@plt+0xe09c>
   1f254:	mov	r0, #1
   1f258:	b	1f260 <fputs@plt+0xe0ec>
   1f25c:	mov	r0, #0
   1f260:	ldrd	r4, [sp]
   1f264:	ldrd	r6, [sp, #8]
   1f268:	ldrd	r8, [sp, #16]
   1f26c:	ldr	sl, [sp, #24]
   1f270:	add	sp, sp, #28
   1f274:	pop	{pc}		; (ldr pc, [sp], #4)
   1f278:	mov	r0, #0
   1f27c:	b	1f260 <fputs@plt+0xe0ec>
   1f280:	mov	r0, #1
   1f284:	b	1f260 <fputs@plt+0xe0ec>
   1f288:	push	{r1, r2, r3}
   1f28c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1f290:	strd	r6, [sp, #8]
   1f294:	strd	r8, [sp, #16]
   1f298:	str	lr, [sp, #24]
   1f29c:	sub	sp, sp, #8
   1f2a0:	add	r3, sp, #40	; 0x28
   1f2a4:	str	r3, [sp, #4]
   1f2a8:	ldr	r5, [sp, #36]	; 0x24
   1f2ac:	add	r5, r5, #4
   1f2b0:	mov	r8, #0
   1f2b4:	mov	r9, r8
   1f2b8:	movw	lr, #32968	; 0x80c8
   1f2bc:	movt	lr, #8
   1f2c0:	add	r6, lr, #2656	; 0xa60
   1f2c4:	add	r6, r6, #8
   1f2c8:	mov	r7, r5
   1f2cc:	ldrb	r3, [r5, #-4]
   1f2d0:	ldrb	r4, [r5, #-3]
   1f2d4:	sub	r4, r4, #48	; 0x30
   1f2d8:	uxtb	r4, r4
   1f2dc:	sub	ip, r3, #49	; 0x31
   1f2e0:	uxtb	ip, ip
   1f2e4:	cmp	r3, #48	; 0x30
   1f2e8:	beq	1f3d4 <fputs@plt+0xe260>
   1f2ec:	ldrb	r1, [r0]
   1f2f0:	add	r3, lr, r1
   1f2f4:	ldrb	r3, [r3, #320]	; 0x140
   1f2f8:	tst	r3, #4
   1f2fc:	beq	1f33c <fputs@plt+0xe1c8>
   1f300:	add	r2, r0, #1
   1f304:	add	ip, r2, ip
   1f308:	mov	r3, r9
   1f30c:	add	r3, r3, r3, lsl #2
   1f310:	add	r3, r1, r3, lsl #1
   1f314:	sub	r3, r3, #48	; 0x30
   1f318:	mov	r0, r2
   1f31c:	cmp	r2, ip
   1f320:	beq	1f360 <fputs@plt+0xe1ec>
   1f324:	add	r2, r2, #1
   1f328:	ldrb	r1, [r0]
   1f32c:	add	r0, lr, r1
   1f330:	ldrb	r0, [r0, #320]	; 0x140
   1f334:	tst	r0, #4
   1f338:	bne	1f30c <fputs@plt+0xe198>
   1f33c:	mov	r0, r8
   1f340:	add	sp, sp, #8
   1f344:	ldrd	r4, [sp]
   1f348:	ldrd	r6, [sp, #8]
   1f34c:	ldrd	r8, [sp, #16]
   1f350:	ldr	lr, [sp, #24]
   1f354:	add	sp, sp, #28
   1f358:	add	sp, sp, #12
   1f35c:	bx	lr
   1f360:	cmp	r4, r3
   1f364:	bgt	1f33c <fputs@plt+0xe1c8>
   1f368:	ldrb	r2, [r7, #-2]
   1f36c:	add	r2, r6, r2, lsl #1
   1f370:	ldrh	r2, [r2, #-194]	; 0xffffff3e
   1f374:	cmp	r2, r3
   1f378:	blt	1f33c <fputs@plt+0xe1c8>
   1f37c:	ldrb	r2, [r7, #-1]
   1f380:	cmp	r2, #0
   1f384:	beq	1f3b8 <fputs@plt+0xe244>
   1f388:	add	r5, r5, #4
   1f38c:	ldrb	r1, [r0]
   1f390:	cmp	r1, r2
   1f394:	bne	1f33c <fputs@plt+0xe1c8>
   1f398:	ldr	r2, [sp, #4]
   1f39c:	add	r1, r2, #4
   1f3a0:	str	r1, [sp, #4]
   1f3a4:	ldr	r2, [r2]
   1f3a8:	str	r3, [r2]
   1f3ac:	add	r0, r0, #1
   1f3b0:	add	r8, r8, #1
   1f3b4:	b	1f2c8 <fputs@plt+0xe154>
   1f3b8:	ldr	r2, [sp, #4]
   1f3bc:	add	r1, r2, #4
   1f3c0:	str	r1, [sp, #4]
   1f3c4:	ldr	r2, [r2]
   1f3c8:	str	r3, [r2]
   1f3cc:	add	r8, r8, #1
   1f3d0:	b	1f33c <fputs@plt+0xe1c8>
   1f3d4:	cmp	r4, #0
   1f3d8:	bne	1f33c <fputs@plt+0xe1c8>
   1f3dc:	mov	r3, r9
   1f3e0:	b	1f37c <fputs@plt+0xe208>
   1f3e4:	strd	r4, [sp, #-16]!
   1f3e8:	str	r6, [sp, #8]
   1f3ec:	str	lr, [sp, #12]
   1f3f0:	sub	sp, sp, #24
   1f3f4:	mov	r6, r0
   1f3f8:	mov	r5, r1
   1f3fc:	add	r3, sp, #16
   1f400:	add	r2, sp, #20
   1f404:	movw	r1, #47476	; 0xb974
   1f408:	movt	r1, #8
   1f40c:	bl	1f288 <fputs@plt+0xe114>
   1f410:	cmp	r0, #2
   1f414:	movne	r0, #1
   1f418:	bne	1f630 <fputs@plt+0xe4bc>
   1f41c:	add	r4, r6, #5
   1f420:	ldrb	r3, [r6, #5]
   1f424:	cmp	r3, #58	; 0x3a
   1f428:	beq	1f4d8 <fputs@plt+0xe364>
   1f42c:	mov	r3, #0
   1f430:	str	r3, [sp, #12]
   1f434:	vldr	d6, [pc, #524]	; 1f648 <fputs@plt+0xe4d4>
   1f438:	mov	r3, #0
   1f43c:	strb	r3, [r5, #42]	; 0x2a
   1f440:	mov	r3, #1
   1f444:	strb	r3, [r5, #41]	; 0x29
   1f448:	ldr	r3, [sp, #20]
   1f44c:	str	r3, [r5, #20]
   1f450:	ldr	r3, [sp, #16]
   1f454:	str	r3, [r5, #24]
   1f458:	vldr	s15, [sp, #12]
   1f45c:	vcvt.f64.s32	d7, s15
   1f460:	vadd.f64	d7, d7, d6
   1f464:	vstr	d7, [r5, #32]
   1f468:	movw	r3, #32968	; 0x80c8
   1f46c:	movt	r3, #8
   1f470:	ldrb	r2, [r4]
   1f474:	add	r3, r3, r2
   1f478:	ldrb	r3, [r3, #320]	; 0x140
   1f47c:	tst	r3, #1
   1f480:	beq	1f4a0 <fputs@plt+0xe32c>
   1f484:	movw	r2, #32968	; 0x80c8
   1f488:	movt	r2, #8
   1f48c:	ldrb	r3, [r4, #1]!
   1f490:	add	r3, r2, r3
   1f494:	ldrb	r3, [r3, #320]	; 0x140
   1f498:	tst	r3, #1
   1f49c:	bne	1f48c <fputs@plt+0xe318>
   1f4a0:	mov	r3, #0
   1f4a4:	str	r3, [r5, #28]
   1f4a8:	ldrb	r0, [r4]
   1f4ac:	cmp	r0, #45	; 0x2d
   1f4b0:	beq	1f580 <fputs@plt+0xe40c>
   1f4b4:	cmp	r0, #43	; 0x2b
   1f4b8:	beq	1f588 <fputs@plt+0xe414>
   1f4bc:	and	r3, r0, #223	; 0xdf
   1f4c0:	cmp	r3, #90	; 0x5a
   1f4c4:	addeq	r4, r4, #1
   1f4c8:	beq	1f5cc <fputs@plt+0xe458>
   1f4cc:	adds	r0, r0, #0
   1f4d0:	movne	r0, #1
   1f4d4:	b	1f618 <fputs@plt+0xe4a4>
   1f4d8:	add	r2, sp, #12
   1f4dc:	movw	r1, #47488	; 0xb980
   1f4e0:	movt	r1, #8
   1f4e4:	add	r0, r6, #6
   1f4e8:	bl	1f288 <fputs@plt+0xe114>
   1f4ec:	cmp	r0, #1
   1f4f0:	movne	r0, #1
   1f4f4:	bne	1f630 <fputs@plt+0xe4bc>
   1f4f8:	add	r4, r6, #8
   1f4fc:	ldrb	r3, [r6, #8]
   1f500:	cmp	r3, #46	; 0x2e
   1f504:	beq	1f510 <fputs@plt+0xe39c>
   1f508:	vldr	d6, [pc, #312]	; 1f648 <fputs@plt+0xe4d4>
   1f50c:	b	1f438 <fputs@plt+0xe2c4>
   1f510:	ldrb	r3, [r6, #9]
   1f514:	movw	r2, #32968	; 0x80c8
   1f518:	movt	r2, #8
   1f51c:	add	r2, r2, r3
   1f520:	ldrb	r2, [r2, #320]	; 0x140
   1f524:	tst	r2, #4
   1f528:	beq	1f578 <fputs@plt+0xe404>
   1f52c:	add	r4, r6, #9
   1f530:	vldr	d5, [pc, #280]	; 1f650 <fputs@plt+0xe4dc>
   1f534:	vldr	d4, [pc, #268]	; 1f648 <fputs@plt+0xe4d4>
   1f538:	vldr	d6, [pc, #280]	; 1f658 <fputs@plt+0xe4e4>
   1f53c:	vldr	d3, [pc, #284]	; 1f660 <fputs@plt+0xe4ec>
   1f540:	movw	r1, #32968	; 0x80c8
   1f544:	movt	r1, #8
   1f548:	vmov	s15, r3
   1f54c:	vcvt.f64.s32	d7, s15
   1f550:	vmla.f64	d7, d4, d6
   1f554:	vsub.f64	d4, d7, d3
   1f558:	vmul.f64	d5, d5, d6
   1f55c:	ldrb	r3, [r4, #1]!
   1f560:	add	r2, r1, r3
   1f564:	ldrb	r2, [r2, #320]	; 0x140
   1f568:	tst	r2, #4
   1f56c:	bne	1f548 <fputs@plt+0xe3d4>
   1f570:	vdiv.f64	d6, d4, d5
   1f574:	b	1f438 <fputs@plt+0xe2c4>
   1f578:	vldr	d6, [pc, #200]	; 1f648 <fputs@plt+0xe4d4>
   1f57c:	b	1f438 <fputs@plt+0xe2c4>
   1f580:	mvn	r6, #0
   1f584:	b	1f58c <fputs@plt+0xe418>
   1f588:	mov	r6, #1
   1f58c:	add	r3, sp, #8
   1f590:	add	r2, sp, #4
   1f594:	movw	r1, #47484	; 0xb97c
   1f598:	movt	r1, #8
   1f59c:	add	r0, r4, #1
   1f5a0:	bl	1f288 <fputs@plt+0xe114>
   1f5a4:	cmp	r0, #2
   1f5a8:	movne	r0, #1
   1f5ac:	bne	1f630 <fputs@plt+0xe4bc>
   1f5b0:	add	r4, r4, #6
   1f5b4:	ldr	r3, [sp, #4]
   1f5b8:	rsb	r3, r3, r3, lsl #4
   1f5bc:	ldr	r2, [sp, #8]
   1f5c0:	add	r3, r2, r3, lsl #2
   1f5c4:	mul	r6, r6, r3
   1f5c8:	str	r6, [r5, #28]
   1f5cc:	movw	r3, #32968	; 0x80c8
   1f5d0:	movt	r3, #8
   1f5d4:	ldrb	r2, [r4]
   1f5d8:	add	r3, r3, r2
   1f5dc:	ldrb	r3, [r3, #320]	; 0x140
   1f5e0:	tst	r3, #1
   1f5e4:	beq	1f604 <fputs@plt+0xe490>
   1f5e8:	movw	r2, #32968	; 0x80c8
   1f5ec:	movt	r2, #8
   1f5f0:	ldrb	r3, [r4, #1]!
   1f5f4:	add	r3, r2, r3
   1f5f8:	ldrb	r3, [r3, #320]	; 0x140
   1f5fc:	tst	r3, #1
   1f600:	bne	1f5f0 <fputs@plt+0xe47c>
   1f604:	mov	r3, #1
   1f608:	strb	r3, [r5, #44]	; 0x2c
   1f60c:	ldrb	r0, [r4]
   1f610:	adds	r0, r0, #0
   1f614:	movne	r0, #1
   1f618:	cmp	r0, #0
   1f61c:	bne	1f630 <fputs@plt+0xe4bc>
   1f620:	ldr	r3, [r5, #28]
   1f624:	adds	r3, r3, #0
   1f628:	movne	r3, #1
   1f62c:	strb	r3, [r5, #43]	; 0x2b
   1f630:	add	sp, sp, #24
   1f634:	ldrd	r4, [sp]
   1f638:	ldr	r6, [sp, #8]
   1f63c:	add	sp, sp, #12
   1f640:	pop	{pc}		; (ldr pc, [sp], #4)
   1f644:	nop	{0}
	...
   1f654:	svccc	0x00f00000	; IMB
   1f658:	andeq	r0, r0, r0
   1f65c:	eormi	r0, r4, r0
   1f660:	andeq	r0, r0, r0
   1f664:	submi	r0, r8, r0
   1f668:	str	r4, [sp, #-8]!
   1f66c:	str	lr, [sp, #4]
   1f670:	mov	r0, #30
   1f674:	bl	10eb0 <sysconf@plt>
   1f678:	ldr	r4, [sp]
   1f67c:	add	sp, sp, #4
   1f680:	pop	{pc}		; (ldr pc, [sp], #4)
   1f684:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1f688:	strd	r6, [sp, #8]
   1f68c:	str	r8, [sp, #16]
   1f690:	str	lr, [sp, #20]
   1f694:	mov	r8, r0
   1f698:	mov	r6, r2
   1f69c:	mov	r7, r3
   1f6a0:	movw	r4, #4408	; 0x1138
   1f6a4:	movt	r4, #10
   1f6a8:	ldr	r1, [r4, #348]	; 0x15c
   1f6ac:	mov	r2, r6
   1f6b0:	mov	r3, r7
   1f6b4:	mov	r0, r8
   1f6b8:	blx	r1
   1f6bc:	subs	r5, r0, #0
   1f6c0:	bge	1f6d4 <fputs@plt+0xe560>
   1f6c4:	bl	11168 <__errno_location@plt>
   1f6c8:	ldr	r3, [r0]
   1f6cc:	cmp	r3, #4
   1f6d0:	beq	1f6a8 <fputs@plt+0xe534>
   1f6d4:	mov	r0, r5
   1f6d8:	ldrd	r4, [sp]
   1f6dc:	ldrd	r6, [sp, #8]
   1f6e0:	ldr	r8, [sp, #16]
   1f6e4:	add	sp, sp, #20
   1f6e8:	pop	{pc}		; (ldr pc, [sp], #4)
   1f6ec:	ldrb	r3, [r0, #16]
   1f6f0:	cmp	r3, r1
   1f6f4:	beq	1f768 <fputs@plt+0xe5f4>
   1f6f8:	cmp	r1, #1
   1f6fc:	beq	1f73c <fputs@plt+0xe5c8>
   1f700:	str	r4, [sp, #-8]!
   1f704:	str	lr, [sp, #4]
   1f708:	mov	r4, r0
   1f70c:	movw	r3, #4408	; 0x1138
   1f710:	movt	r3, #10
   1f714:	ldr	r3, [r3, #504]	; 0x1f8
   1f718:	ldr	r0, [r0, #24]
   1f71c:	blx	r3
   1f720:	cmp	r0, #0
   1f724:	movge	r0, #0
   1f728:	strbge	r0, [r4, #16]
   1f72c:	blt	1f74c <fputs@plt+0xe5d8>
   1f730:	ldr	r4, [sp]
   1f734:	add	sp, sp, #4
   1f738:	pop	{pc}		; (ldr pc, [sp], #4)
   1f73c:	mov	r3, #1
   1f740:	strb	r3, [r0, #16]
   1f744:	mov	r0, #0
   1f748:	bx	lr
   1f74c:	bl	11168 <__errno_location@plt>
   1f750:	ldr	r3, [r0]
   1f754:	cmp	r3, #2
   1f758:	strne	r3, [r4, #20]
   1f75c:	movwne	r0, #2058	; 0x80a
   1f760:	moveq	r0, #0
   1f764:	b	1f730 <fputs@plt+0xe5bc>
   1f768:	mov	r0, #0
   1f76c:	bx	lr
   1f770:	str	r4, [sp, #-8]!
   1f774:	str	lr, [sp, #4]
   1f778:	bl	11168 <__errno_location@plt>
   1f77c:	ldr	r0, [r0]
   1f780:	ldr	r4, [sp]
   1f784:	add	sp, sp, #4
   1f788:	pop	{pc}		; (ldr pc, [sp], #4)
   1f78c:	str	r4, [sp, #-8]!
   1f790:	str	lr, [sp, #4]
   1f794:	bl	10ff4 <open64@plt>
   1f798:	ldr	r4, [sp]
   1f79c:	add	sp, sp, #4
   1f7a0:	pop	{pc}		; (ldr pc, [sp], #4)
   1f7a4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1f7a8:	strd	r6, [sp, #8]
   1f7ac:	strd	r8, [sp, #16]
   1f7b0:	str	sl, [sp, #24]
   1f7b4:	str	lr, [sp, #28]
   1f7b8:	sub	sp, sp, #8
   1f7bc:	mov	r4, r0
   1f7c0:	mov	r6, r2
   1f7c4:	mov	r7, r3
   1f7c8:	ldr	r8, [sp, #44]	; 0x2c
   1f7cc:	ubfx	r8, r8, #0, #17
   1f7d0:	mov	r9, #0
   1f7d4:	movw	r5, #4408	; 0x1138
   1f7d8:	movt	r5, #10
   1f7dc:	str	r9, [sp]
   1f7e0:	mov	r2, r6
   1f7e4:	mov	r3, r7
   1f7e8:	mov	r0, r4
   1f7ec:	bl	1106c <lseek64@plt>
   1f7f0:	cmp	r0, #0
   1f7f4:	sbcs	r3, r1, #0
   1f7f8:	blt	1f82c <fputs@plt+0xe6b8>
   1f7fc:	ldr	r3, [r5, #408]	; 0x198
   1f800:	mov	r2, r8
   1f804:	ldr	r1, [sp, #40]	; 0x28
   1f808:	mov	r0, r4
   1f80c:	blx	r3
   1f810:	subs	sl, r0, #0
   1f814:	bge	1f840 <fputs@plt+0xe6cc>
   1f818:	bl	11168 <__errno_location@plt>
   1f81c:	ldr	r3, [r0]
   1f820:	cmp	r3, #4
   1f824:	beq	1f7dc <fputs@plt+0xe668>
   1f828:	b	1f830 <fputs@plt+0xe6bc>
   1f82c:	mvn	sl, #0
   1f830:	bl	11168 <__errno_location@plt>
   1f834:	ldr	r2, [r0]
   1f838:	ldr	r3, [sp, #48]	; 0x30
   1f83c:	str	r2, [r3]
   1f840:	mov	r0, sl
   1f844:	add	sp, sp, #8
   1f848:	ldrd	r4, [sp]
   1f84c:	ldrd	r6, [sp, #8]
   1f850:	ldrd	r8, [sp, #16]
   1f854:	ldr	sl, [sp, #24]
   1f858:	add	sp, sp, #28
   1f85c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f860:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1f864:	str	r6, [sp, #8]
   1f868:	strd	r8, [sp, #12]
   1f86c:	str	lr, [sp, #20]
   1f870:	sub	sp, sp, #8
   1f874:	mov	r6, r1
   1f878:	mov	r1, #0
   1f87c:	mov	r0, sp
   1f880:	bl	10fa0 <gettimeofday@plt>
   1f884:	ldr	ip, [sp]
   1f888:	mov	r0, ip
   1f88c:	asr	r1, ip, #31
   1f890:	lsl	lr, r1, #5
   1f894:	lsl	r3, ip, #5
   1f898:	orr	r2, lr, ip, lsr #27
   1f89c:	subs	r3, r3, ip
   1f8a0:	sbc	r2, r2, r1
   1f8a4:	lsl	ip, r2, #2
   1f8a8:	orr	ip, ip, r3, lsr #30
   1f8ac:	lsl	lr, r3, #2
   1f8b0:	adds	r3, lr, r0
   1f8b4:	adc	r2, ip, r1
   1f8b8:	lsl	r1, r2, #3
   1f8bc:	orr	r1, r1, r3, lsr #29
   1f8c0:	lsl	r0, r3, #3
   1f8c4:	mov	r2, r1
   1f8c8:	mov	r1, #8704	; 0x2200
   1f8cc:	movt	r1, #15955	; 0x3e53
   1f8d0:	adds	r8, r0, r1
   1f8d4:	movw	r3, #49096	; 0xbfc8
   1f8d8:	adc	r9, r2, r3
   1f8dc:	ldr	r3, [sp, #4]
   1f8e0:	movw	r2, #19923	; 0x4dd3
   1f8e4:	movt	r2, #4194	; 0x1062
   1f8e8:	smull	r1, r2, r2, r3
   1f8ec:	asr	r3, r3, #31
   1f8f0:	rsb	r3, r3, r2, asr #6
   1f8f4:	adds	r4, r8, r3
   1f8f8:	adc	r5, r9, r3, asr #31
   1f8fc:	strd	r4, [r6]
   1f900:	mov	r0, #0
   1f904:	add	sp, sp, #8
   1f908:	ldrd	r4, [sp]
   1f90c:	ldr	r6, [sp, #8]
   1f910:	ldrd	r8, [sp, #12]
   1f914:	add	sp, sp, #20
   1f918:	pop	{pc}		; (ldr pc, [sp], #4)
   1f91c:	strd	r4, [sp, #-12]!
   1f920:	str	lr, [sp, #8]
   1f924:	sub	sp, sp, #12
   1f928:	mov	r5, r1
   1f92c:	mov	r2, #0
   1f930:	mov	r3, #0
   1f934:	strd	r2, [sp]
   1f938:	mov	r1, sp
   1f93c:	mov	r0, #0
   1f940:	bl	1f860 <fputs@plt+0xe6ec>
   1f944:	mov	r4, r0
   1f948:	ldrd	r0, [sp]
   1f94c:	bl	84fc4 <fputs@plt+0x73e50>
   1f950:	vldr	d6, [pc, #32]	; 1f978 <fputs@plt+0xe804>
   1f954:	vmov	d7, r0, r1
   1f958:	vdiv.f64	d7, d7, d6
   1f95c:	vstr	d7, [r5]
   1f960:	mov	r0, r4
   1f964:	add	sp, sp, #12
   1f968:	ldrd	r4, [sp]
   1f96c:	add	sp, sp, #8
   1f970:	pop	{pc}		; (ldr pc, [sp], #4)
   1f974:	nop	{0}
   1f978:	andeq	r0, r0, r0
   1f97c:	orrsmi	r9, r4, r0, ror r9
   1f980:	str	r4, [sp, #-8]!
   1f984:	str	lr, [sp, #4]
   1f988:	movw	r3, #16959	; 0x423f
   1f98c:	movt	r3, #15
   1f990:	add	r3, r1, r3
   1f994:	movw	r4, #56963	; 0xde83
   1f998:	movt	r4, #17179	; 0x431b
   1f99c:	smull	r2, r4, r4, r3
   1f9a0:	asr	r3, r3, #31
   1f9a4:	rsb	r4, r3, r4, asr #18
   1f9a8:	mov	r0, r4
   1f9ac:	bl	110a8 <sleep@plt>
   1f9b0:	movw	r0, #16960	; 0x4240
   1f9b4:	movt	r0, #15
   1f9b8:	mul	r0, r0, r4
   1f9bc:	ldr	r4, [sp]
   1f9c0:	add	sp, sp, #4
   1f9c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f9c8:	strd	r4, [sp, #-16]!
   1f9cc:	str	r6, [sp, #8]
   1f9d0:	str	lr, [sp, #12]
   1f9d4:	ldr	r5, [r0, #12]
   1f9d8:	ldr	r4, [r1, #12]
   1f9dc:	cmp	r5, r4
   1f9e0:	movlt	r2, r5
   1f9e4:	movge	r2, r4
   1f9e8:	ldr	r1, [r1, #16]
   1f9ec:	ldr	r0, [r0, #16]
   1f9f0:	bl	10ea4 <memcmp@plt>
   1f9f4:	cmp	r0, #0
   1f9f8:	subeq	r0, r5, r4
   1f9fc:	ldrd	r4, [sp]
   1fa00:	ldr	r6, [sp, #8]
   1fa04:	add	sp, sp, #12
   1fa08:	pop	{pc}		; (ldr pc, [sp], #4)
   1fa0c:	ldrh	r3, [r0, #34]	; 0x22
   1fa10:	cmp	r3, #0
   1fa14:	bxne	lr
   1fa18:	str	r4, [sp, #-8]!
   1fa1c:	str	lr, [sp, #4]
   1fa20:	mov	r2, r0
   1fa24:	ldrsb	r3, [r0, #68]	; 0x44
   1fa28:	ldrb	r1, [r0, #64]	; 0x40
   1fa2c:	orr	r1, r1, #2
   1fa30:	strb	r1, [r0, #64]	; 0x40
   1fa34:	add	r1, r3, #30
   1fa38:	ldr	r0, [r0, r1, lsl #2]
   1fa3c:	add	r3, r2, r3, lsl #1
   1fa40:	ldrh	r3, [r3, #80]	; 0x50
   1fa44:	ldr	r1, [r0, #64]	; 0x40
   1fa48:	lsl	r3, r3, #1
   1fa4c:	ldrh	r1, [r1, r3]
   1fa50:	rev16	r1, r1
   1fa54:	ldrh	r3, [r0, #20]
   1fa58:	and	r3, r3, r1
   1fa5c:	ldr	r1, [r0, #56]	; 0x38
   1fa60:	ldr	r4, [r0, #80]	; 0x50
   1fa64:	add	r2, r2, #16
   1fa68:	add	r1, r1, r3
   1fa6c:	blx	r4
   1fa70:	ldr	r4, [sp]
   1fa74:	add	sp, sp, #4
   1fa78:	pop	{pc}		; (ldr pc, [sp], #4)
   1fa7c:	push	{lr}		; (str lr, [sp, #-4]!)
   1fa80:	sub	sp, sp, #20
   1fa84:	ldr	r1, [sp, #24]
   1fa88:	rev	r1, r1
   1fa8c:	str	r1, [sp, #12]
   1fa90:	strd	r2, [sp]
   1fa94:	mov	r2, #4
   1fa98:	add	r1, sp, #12
   1fa9c:	bl	13940 <fputs@plt+0x27cc>
   1faa0:	add	sp, sp, #20
   1faa4:	pop	{pc}		; (ldr pc, [sp], #4)
   1faa8:	cmp	r1, #0
   1faac:	cmpne	r0, #0
   1fab0:	beq	1fb4c <fputs@plt+0xe9d8>
   1fab4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1fab8:	strd	r6, [sp, #8]
   1fabc:	strd	r8, [sp, #16]
   1fac0:	str	sl, [sp, #24]
   1fac4:	str	lr, [sp, #28]
   1fac8:	mov	r9, r1
   1facc:	ldrsh	r8, [r0, #70]	; 0x46
   1fad0:	cmp	r8, #0
   1fad4:	ble	1fb54 <fputs@plt+0xe9e0>
   1fad8:	ldr	r6, [r0, #64]	; 0x40
   1fadc:	sub	r6, r6, #4
   1fae0:	mov	r4, #0
   1fae4:	mov	r7, r2
   1fae8:	b	1faf8 <fputs@plt+0xe984>
   1faec:	add	r4, r4, #1
   1faf0:	cmp	r4, r8
   1faf4:	beq	1fb30 <fputs@plt+0xe9bc>
   1faf8:	ldr	r5, [r6, #4]!
   1fafc:	cmp	r5, #0
   1fb00:	beq	1faec <fputs@plt+0xe978>
   1fb04:	mov	r2, r7
   1fb08:	mov	r1, r9
   1fb0c:	mov	r0, r5
   1fb10:	bl	110fc <strncmp@plt>
   1fb14:	cmp	r0, #0
   1fb18:	bne	1faec <fputs@plt+0xe978>
   1fb1c:	ldrb	r3, [r5, r7]
   1fb20:	cmp	r3, #0
   1fb24:	bne	1faec <fputs@plt+0xe978>
   1fb28:	add	r0, r4, #1
   1fb2c:	b	1fb34 <fputs@plt+0xe9c0>
   1fb30:	mov	r0, #0
   1fb34:	ldrd	r4, [sp]
   1fb38:	ldrd	r6, [sp, #8]
   1fb3c:	ldrd	r8, [sp, #16]
   1fb40:	ldr	sl, [sp, #24]
   1fb44:	add	sp, sp, #28
   1fb48:	pop	{pc}		; (ldr pc, [sp], #4)
   1fb4c:	mov	r0, #0
   1fb50:	bx	lr
   1fb54:	mov	r0, #0
   1fb58:	b	1fb34 <fputs@plt+0xe9c0>
   1fb5c:	str	r4, [sp, #-8]!
   1fb60:	str	lr, [sp, #4]
   1fb64:	sub	r0, r0, #8
   1fb68:	bl	10f70 <free@plt>
   1fb6c:	ldr	r4, [sp]
   1fb70:	add	sp, sp, #4
   1fb74:	pop	{pc}		; (ldr pc, [sp], #4)
   1fb78:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1fb7c:	strd	r6, [sp, #8]
   1fb80:	str	r8, [sp, #16]
   1fb84:	str	lr, [sp, #20]
   1fb88:	mov	r8, r0
   1fb8c:	mov	r5, r1
   1fb90:	mov	r7, r2
   1fb94:	mov	r6, r3
   1fb98:	cmp	r3, r1
   1fb9c:	movlt	r4, r3
   1fba0:	movge	r4, r1
   1fba4:	mov	r2, r4
   1fba8:	ldr	r1, [sp, #24]
   1fbac:	mov	r0, r7
   1fbb0:	bl	10ea4 <memcmp@plt>
   1fbb4:	cmp	r0, #0
   1fbb8:	bne	1fc00 <fputs@plt+0xea8c>
   1fbbc:	cmp	r8, #0
   1fbc0:	beq	1fbfc <fputs@plt+0xea88>
   1fbc4:	sub	r3, r5, r4
   1fbc8:	cmp	r3, #0
   1fbcc:	ble	1fc14 <fputs@plt+0xeaa0>
   1fbd0:	sub	r1, r4, #1
   1fbd4:	add	r1, r1, r3
   1fbd8:	add	r2, r7, r1
   1fbdc:	ldrb	r1, [r7, r1]
   1fbe0:	cmp	r1, #32
   1fbe4:	bne	1fbfc <fputs@plt+0xea88>
   1fbe8:	subs	r3, r3, #1
   1fbec:	beq	1fc1c <fputs@plt+0xeaa8>
   1fbf0:	ldrb	r1, [r2, #-1]!
   1fbf4:	cmp	r1, #32
   1fbf8:	beq	1fbe8 <fputs@plt+0xea74>
   1fbfc:	sub	r0, r5, r6
   1fc00:	ldrd	r4, [sp]
   1fc04:	ldrd	r6, [sp, #8]
   1fc08:	ldr	r8, [sp, #16]
   1fc0c:	add	sp, sp, #20
   1fc10:	pop	{pc}		; (ldr pc, [sp], #4)
   1fc14:	cmp	r3, #0
   1fc18:	bne	1fbfc <fputs@plt+0xea88>
   1fc1c:	sub	r0, r6, r4
   1fc20:	cmp	r0, #0
   1fc24:	ble	1fc60 <fputs@plt+0xeaec>
   1fc28:	sub	r4, r4, #1
   1fc2c:	add	r4, r4, r0
   1fc30:	ldr	r3, [sp, #24]
   1fc34:	add	r3, r3, r4
   1fc38:	ldr	r2, [sp, #24]
   1fc3c:	ldrb	r2, [r2, r4]
   1fc40:	cmp	r2, #32
   1fc44:	bne	1fbfc <fputs@plt+0xea88>
   1fc48:	subs	r0, r0, #1
   1fc4c:	beq	1fc00 <fputs@plt+0xea8c>
   1fc50:	ldrb	r2, [r3, #-1]!
   1fc54:	cmp	r2, #32
   1fc58:	beq	1fc48 <fputs@plt+0xead4>
   1fc5c:	b	1fbfc <fputs@plt+0xea88>
   1fc60:	cmp	r0, #0
   1fc64:	beq	1fc00 <fputs@plt+0xea8c>
   1fc68:	b	1fbfc <fputs@plt+0xea88>
   1fc6c:	ldrh	ip, [r0, #84]	; 0x54
   1fc70:	cmp	r1, ip
   1fc74:	bcs	1fcc0 <fputs@plt+0xeb4c>
   1fc78:	str	r4, [sp, #-8]!
   1fc7c:	str	lr, [sp, #4]
   1fc80:	ldr	r4, [r0]
   1fc84:	mla	ip, r3, ip, r1
   1fc88:	add	ip, ip, ip, lsl #2
   1fc8c:	ldr	r0, [r0, #16]
   1fc90:	add	r0, r0, ip, lsl #3
   1fc94:	blx	r2
   1fc98:	ldrb	r3, [r4, #69]	; 0x45
   1fc9c:	cmp	r3, #0
   1fca0:	bne	1fcb0 <fputs@plt+0xeb3c>
   1fca4:	ldr	r4, [sp]
   1fca8:	add	sp, sp, #4
   1fcac:	pop	{pc}		; (ldr pc, [sp], #4)
   1fcb0:	mov	r0, r4
   1fcb4:	bl	13f88 <fputs@plt+0x2e14>
   1fcb8:	mov	r0, #0
   1fcbc:	b	1fca4 <fputs@plt+0xeb30>
   1fcc0:	mov	r0, #0
   1fcc4:	bx	lr
   1fcc8:	ldr	r3, [r0, #4]
   1fccc:	ldr	r2, [r0]
   1fcd0:	cmp	r2, r3
   1fcd4:	bgt	1fce4 <fputs@plt+0xeb70>
   1fcd8:	mov	r0, #0
   1fcdc:	mov	r1, #0
   1fce0:	bx	lr
   1fce4:	str	r4, [sp, #-8]!
   1fce8:	str	lr, [sp, #4]
   1fcec:	ldr	r2, [r0, #8]
   1fcf0:	add	r1, r3, #1
   1fcf4:	str	r1, [r0, #4]
   1fcf8:	ldr	r0, [r2, r3, lsl #2]
   1fcfc:	bl	17824 <fputs@plt+0x66b0>
   1fd00:	ldr	r4, [sp]
   1fd04:	add	sp, sp, #4
   1fd08:	pop	{pc}		; (ldr pc, [sp], #4)
   1fd0c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1fd10:	strd	r6, [sp, #8]
   1fd14:	str	r8, [sp, #16]
   1fd18:	str	lr, [sp, #20]
   1fd1c:	vpush	{d8}
   1fd20:	vldr	d8, [r0]
   1fd24:	vldr	d7, [pc, #140]	; 1fdb8 <fputs@plt+0xec44>
   1fd28:	vcmpe.f64	d8, d7
   1fd2c:	vmrs	APSR_nzcv, fpscr
   1fd30:	bls	1fda0 <fputs@plt+0xec2c>
   1fd34:	vldr	d7, [pc, #132]	; 1fdc0 <fputs@plt+0xec4c>
   1fd38:	vcmpe.f64	d8, d7
   1fd3c:	vmrs	APSR_nzcv, fpscr
   1fd40:	bge	1fda0 <fputs@plt+0xec2c>
   1fd44:	mov	r4, r0
   1fd48:	vmov	r0, r1, d8
   1fd4c:	bl	85144 <fputs@plt+0x73fd0>
   1fd50:	mov	r5, r0
   1fd54:	mov	r8, r1
   1fd58:	bl	84fc4 <fputs@plt+0x73e50>
   1fd5c:	vmov	d7, r0, r1
   1fd60:	vcmp.f64	d8, d7
   1fd64:	vmrs	APSR_nzcv, fpscr
   1fd68:	bne	1fda0 <fputs@plt+0xec2c>
   1fd6c:	subs	r6, r5, #1
   1fd70:	sbc	r7, r8, #-2147483648	; 0x80000000
   1fd74:	mvn	r2, #2
   1fd78:	mvn	r3, #0
   1fd7c:	cmp	r7, r3
   1fd80:	cmpeq	r6, r2
   1fd84:	bhi	1fda0 <fputs@plt+0xec2c>
   1fd88:	str	r5, [r4]
   1fd8c:	str	r8, [r4, #4]
   1fd90:	ldrh	r3, [r4, #8]
   1fd94:	and	r3, r3, #15872	; 0x3e00
   1fd98:	orr	r3, r3, #4
   1fd9c:	strh	r3, [r4, #8]
   1fda0:	vpop	{d8}
   1fda4:	ldrd	r4, [sp]
   1fda8:	ldrd	r6, [sp, #8]
   1fdac:	ldr	r8, [sp, #16]
   1fdb0:	add	sp, sp, #20
   1fdb4:	pop	{pc}		; (ldr pc, [sp], #4)
   1fdb8:	andeq	r0, r0, r0
   1fdbc:	mvngt	r0, #0
   1fdc0:	andeq	r0, r0, r0
   1fdc4:	mvnmi	r0, #0
   1fdc8:	str	r4, [sp, #-8]!
   1fdcc:	str	lr, [sp, #4]
   1fdd0:	mov	r4, r0
   1fdd4:	ldrh	r3, [r0, #8]
   1fdd8:	tst	r3, #13
   1fddc:	beq	1fdfc <fputs@plt+0xec88>
   1fde0:	ldrh	r3, [r4, #8]
   1fde4:	bic	r3, r3, #18
   1fde8:	strh	r3, [r4, #8]
   1fdec:	mov	r0, #0
   1fdf0:	ldr	r4, [sp]
   1fdf4:	add	sp, sp, #4
   1fdf8:	pop	{pc}		; (ldr pc, [sp], #4)
   1fdfc:	ldrb	r3, [r0, #10]
   1fe00:	ldr	r2, [r0, #12]
   1fe04:	mov	r1, r0
   1fe08:	ldr	r0, [r0, #16]
   1fe0c:	bl	14c54 <fputs@plt+0x3ae0>
   1fe10:	cmp	r0, #0
   1fe14:	bne	1fe2c <fputs@plt+0xecb8>
   1fe18:	ldrh	r3, [r4, #8]
   1fe1c:	and	r3, r3, #15872	; 0x3e00
   1fe20:	orr	r3, r3, #4
   1fe24:	strh	r3, [r4, #8]
   1fe28:	b	1fde0 <fputs@plt+0xec6c>
   1fe2c:	mov	r0, r4
   1fe30:	bl	178e0 <fputs@plt+0x676c>
   1fe34:	vstr	d0, [r4]
   1fe38:	ldrh	r3, [r4, #8]
   1fe3c:	and	r3, r3, #15872	; 0x3e00
   1fe40:	orr	r3, r3, #8
   1fe44:	strh	r3, [r4, #8]
   1fe48:	mov	r0, r4
   1fe4c:	bl	1fd0c <fputs@plt+0xeb98>
   1fe50:	b	1fde0 <fputs@plt+0xec6c>
   1fe54:	strd	r4, [sp, #-16]!
   1fe58:	str	r6, [sp, #8]
   1fe5c:	str	lr, [sp, #12]
   1fe60:	sub	sp, sp, #16
   1fe64:	mov	r4, r0
   1fe68:	mov	r6, r1
   1fe6c:	ldrb	r5, [r0, #10]
   1fe70:	mov	r3, r5
   1fe74:	ldr	r2, [r0, #12]
   1fe78:	add	r1, sp, #8
   1fe7c:	ldr	r0, [r0, #16]
   1fe80:	bl	142c4 <fputs@plt+0x3150>
   1fe84:	cmp	r0, #0
   1fe88:	bne	1fea0 <fputs@plt+0xed2c>
   1fe8c:	add	sp, sp, #16
   1fe90:	ldrd	r4, [sp]
   1fe94:	ldr	r6, [sp, #8]
   1fe98:	add	sp, sp, #12
   1fe9c:	pop	{pc}		; (ldr pc, [sp], #4)
   1fea0:	mov	r3, r5
   1fea4:	ldr	r2, [r4, #12]
   1fea8:	mov	r1, sp
   1feac:	ldr	r0, [r4, #16]
   1feb0:	bl	14c54 <fputs@plt+0x3ae0>
   1feb4:	cmp	r0, #0
   1feb8:	bne	1fed4 <fputs@plt+0xed60>
   1febc:	ldrd	r2, [sp]
   1fec0:	strd	r2, [r4]
   1fec4:	ldrh	r3, [r4, #8]
   1fec8:	orr	r3, r3, #4
   1fecc:	strh	r3, [r4, #8]
   1fed0:	b	1fe8c <fputs@plt+0xed18>
   1fed4:	ldrd	r2, [sp, #8]
   1fed8:	strd	r2, [r4]
   1fedc:	ldrh	r3, [r4, #8]
   1fee0:	orr	r3, r3, #8
   1fee4:	strh	r3, [r4, #8]
   1fee8:	cmp	r6, #0
   1feec:	beq	1fe8c <fputs@plt+0xed18>
   1fef0:	mov	r0, r4
   1fef4:	bl	1fd0c <fputs@plt+0xeb98>
   1fef8:	b	1fe8c <fputs@plt+0xed18>
   1fefc:	ldr	r3, [r0, #100]	; 0x64
   1ff00:	cmp	r3, #0
   1ff04:	bxeq	lr
   1ff08:	str	r4, [sp, #-8]!
   1ff0c:	str	lr, [sp, #4]
   1ff10:	ldr	r3, [r0]
   1ff14:	ldr	lr, [r3, #16]
   1ff18:	ldr	r1, [r3, #20]
   1ff1c:	cmp	r1, #0
   1ff20:	ble	1ff70 <fputs@plt+0xedfc>
   1ff24:	mov	r3, #0
   1ff28:	mov	ip, #1
   1ff2c:	add	lr, lr, #4
   1ff30:	b	1ff4c <fputs@plt+0xedd8>
   1ff34:	ldr	r4, [r2, #4]
   1ff38:	ldr	r2, [r2]
   1ff3c:	str	r2, [r4, #4]
   1ff40:	add	r3, r3, #1
   1ff44:	cmp	r1, r3
   1ff48:	beq	1ff70 <fputs@plt+0xedfc>
   1ff4c:	cmp	r3, #1
   1ff50:	beq	1ff40 <fputs@plt+0xedcc>
   1ff54:	ldr	r2, [r0, #100]	; 0x64
   1ff58:	ands	r2, r2, ip, lsl r3
   1ff5c:	beq	1ff40 <fputs@plt+0xedcc>
   1ff60:	ldr	r2, [lr, r3, lsl #4]
   1ff64:	cmp	r2, #0
   1ff68:	bne	1ff34 <fputs@plt+0xedc0>
   1ff6c:	b	1ff40 <fputs@plt+0xedcc>
   1ff70:	ldr	r4, [sp]
   1ff74:	add	sp, sp, #4
   1ff78:	pop	{pc}		; (ldr pc, [sp], #4)
   1ff7c:	ldr	r3, [r0, #4]
   1ff80:	ldr	r2, [r0]
   1ff84:	str	r2, [r3, #4]
   1ff88:	ldr	r3, [r0, #4]
   1ff8c:	ldrb	r2, [r3, #17]
   1ff90:	cmp	r2, #0
   1ff94:	beq	1ffac <fputs@plt+0xee38>
   1ff98:	ldrb	r3, [r3, #18]
   1ff9c:	cmp	r3, #0
   1ffa0:	moveq	r0, #1
   1ffa4:	movne	r0, #2
   1ffa8:	bx	lr
   1ffac:	mov	r0, #0
   1ffb0:	bx	lr
   1ffb4:	ldr	r3, [r0, #4]
   1ffb8:	uxtb	r1, r1
   1ffbc:	ldr	r2, [r0]
   1ffc0:	str	r2, [r3, #4]
   1ffc4:	ldrh	r2, [r3, #22]
   1ffc8:	tst	r2, #2
   1ffcc:	beq	1ffec <fputs@plt+0xee78>
   1ffd0:	adds	r0, r1, #0
   1ffd4:	movne	r0, #1
   1ffd8:	ldrb	r2, [r3, #17]
   1ffdc:	cmp	r0, r2
   1ffe0:	beq	1ffec <fputs@plt+0xee78>
   1ffe4:	mov	r0, #8
   1ffe8:	bx	lr
   1ffec:	adds	r2, r1, #0
   1fff0:	movne	r2, #1
   1fff4:	strb	r2, [r3, #17]
   1fff8:	cmp	r1, #2
   1fffc:	movne	r1, #0
   20000:	moveq	r1, #1
   20004:	strb	r1, [r3, #18]
   20008:	mov	r0, #0
   2000c:	bx	lr
   20010:	cmp	r0, #0
   20014:	beq	20060 <fputs@plt+0xeeec>
   20018:	ldr	r3, [r0, #4]
   2001c:	ldr	r2, [r0]
   20020:	str	r2, [r3, #4]
   20024:	cmp	r1, #0
   20028:	blt	20050 <fputs@plt+0xeedc>
   2002c:	ldr	r2, [r0, #4]
   20030:	ldrh	r3, [r2, #22]
   20034:	bic	r3, r3, #4
   20038:	strh	r3, [r2, #22]
   2003c:	beq	20050 <fputs@plt+0xeedc>
   20040:	ldr	r2, [r0, #4]
   20044:	ldrh	r3, [r2, #22]
   20048:	orr	r3, r3, #4
   2004c:	strh	r3, [r2, #22]
   20050:	ldr	r3, [r0, #4]
   20054:	ldrh	r0, [r3, #22]
   20058:	ubfx	r0, r0, #2, #1
   2005c:	bx	lr
   20060:	mov	r0, #0
   20064:	bx	lr
   20068:	ldrb	r3, [r0, #67]	; 0x43
   2006c:	cmp	r3, #0
   20070:	bxeq	lr
   20074:	strd	r4, [sp, #-16]!
   20078:	str	r6, [sp, #8]
   2007c:	str	lr, [sp, #12]
   20080:	mov	r6, r0
   20084:	ldr	r4, [r0, #16]
   20088:	ldr	r3, [r0, #20]
   2008c:	sub	r5, r3, #1
   20090:	cmp	r3, #0
   20094:	bgt	200dc <fputs@plt+0xef68>
   20098:	ldrd	r4, [sp]
   2009c:	ldr	r6, [sp, #8]
   200a0:	add	sp, sp, #12
   200a4:	pop	{pc}		; (ldr pc, [sp], #4)
   200a8:	ldr	r2, [r6, #24]
   200ac:	and	r2, r2, #56	; 0x38
   200b0:	ldrb	r1, [r4, #8]
   200b4:	ldr	ip, [r3, #4]
   200b8:	ldr	r3, [r3]
   200bc:	str	r3, [ip, #4]
   200c0:	orr	r1, r2, r1
   200c4:	ldr	r0, [ip]
   200c8:	bl	16a14 <fputs@plt+0x58a0>
   200cc:	add	r4, r4, #16
   200d0:	sub	r5, r5, #1
   200d4:	cmn	r5, #1
   200d8:	beq	20098 <fputs@plt+0xef24>
   200dc:	ldr	r3, [r4, #4]
   200e0:	cmp	r3, #0
   200e4:	bne	200a8 <fputs@plt+0xef34>
   200e8:	b	200cc <fputs@plt+0xef58>
   200ec:	strd	r4, [sp, #-16]!
   200f0:	str	r6, [sp, #8]
   200f4:	str	lr, [sp, #12]
   200f8:	ldr	r3, [r0, #4]
   200fc:	ldr	r2, [r0]
   20100:	str	r2, [r3, #4]
   20104:	ldr	r3, [r3]
   20108:	ldr	r4, [r3, #212]	; 0xd4
   2010c:	str	r1, [r4, #16]
   20110:	movw	r3, #4408	; 0x1138
   20114:	movt	r3, #10
   20118:	ldr	r5, [r3, #128]	; 0x80
   2011c:	mov	r0, r4
   20120:	bl	160a4 <fputs@plt+0x4f30>
   20124:	mov	r1, r0
   20128:	ldr	r0, [r4, #44]	; 0x2c
   2012c:	blx	r5
   20130:	mov	r0, #0
   20134:	ldrd	r4, [sp]
   20138:	ldr	r6, [sp, #8]
   2013c:	add	sp, sp, #12
   20140:	pop	{pc}		; (ldr pc, [sp], #4)
   20144:	strd	r4, [sp, #-20]!	; 0xffffffec
   20148:	strd	r6, [sp, #8]
   2014c:	str	lr, [sp, #16]
   20150:	sub	sp, sp, #116	; 0x74
   20154:	mov	r5, r0
   20158:	mov	r6, r1
   2015c:	ldr	r3, [r0, #32]
   20160:	ldr	r4, [r3]
   20164:	ldr	r2, [r4]
   20168:	ldr	r3, [r4, #4]
   2016c:	str	r2, [sp, #56]	; 0x38
   20170:	str	r3, [sp, #60]	; 0x3c
   20174:	ldr	r2, [r4, #8]
   20178:	ldr	r3, [r4, #12]
   2017c:	str	r2, [sp, #64]	; 0x40
   20180:	str	r3, [sp, #68]	; 0x44
   20184:	ldr	r2, [r4, #16]
   20188:	ldr	r3, [r4, #20]
   2018c:	str	r2, [sp, #72]	; 0x48
   20190:	str	r3, [sp, #76]	; 0x4c
   20194:	ldr	r2, [r4, #24]
   20198:	ldr	r3, [r4, #28]
   2019c:	str	r2, [sp, #80]	; 0x50
   201a0:	str	r3, [sp, #84]	; 0x54
   201a4:	ldr	r2, [r4, #32]
   201a8:	ldr	r3, [r4, #36]	; 0x24
   201ac:	str	r2, [sp, #88]	; 0x58
   201b0:	str	r3, [sp, #92]	; 0x5c
   201b4:	ldr	r2, [r4, #40]	; 0x28
   201b8:	ldr	r3, [r4, #44]	; 0x2c
   201bc:	str	r2, [sp, #96]	; 0x60
   201c0:	str	r3, [sp, #100]	; 0x64
   201c4:	bl	16cf4 <fputs@plt+0x5b80>
   201c8:	ldr	r2, [r4, #48]!	; 0x30
   201cc:	ldr	r3, [r4, #4]
   201d0:	str	r2, [sp, #8]
   201d4:	str	r3, [sp, #12]
   201d8:	ldr	r2, [r4, #8]
   201dc:	ldr	r3, [r4, #12]
   201e0:	str	r2, [sp, #16]
   201e4:	str	r3, [sp, #20]
   201e8:	ldr	r2, [r4, #16]
   201ec:	ldr	r3, [r4, #20]
   201f0:	str	r2, [sp, #24]
   201f4:	str	r3, [sp, #28]
   201f8:	ldr	r2, [r4, #24]
   201fc:	ldr	r3, [r4, #28]
   20200:	str	r2, [sp, #32]
   20204:	str	r3, [sp, #36]	; 0x24
   20208:	ldr	r2, [r4, #32]
   2020c:	ldr	r3, [r4, #36]	; 0x24
   20210:	str	r2, [sp, #40]	; 0x28
   20214:	str	r3, [sp, #44]	; 0x2c
   20218:	ldr	r2, [r4, #40]	; 0x28
   2021c:	ldr	r3, [r4, #44]	; 0x2c
   20220:	str	r2, [sp, #48]	; 0x30
   20224:	str	r3, [sp, #52]	; 0x34
   20228:	mov	r2, #48	; 0x30
   2022c:	add	r1, sp, #8
   20230:	add	r0, sp, #56	; 0x38
   20234:	bl	10ea4 <memcmp@plt>
   20238:	subs	r4, r0, #0
   2023c:	movne	r0, #1
   20240:	bne	20254 <fputs@plt+0xf0e0>
   20244:	ldrb	r3, [sp, #68]	; 0x44
   20248:	cmp	r3, #0
   2024c:	moveq	r0, #1
   20250:	bne	20268 <fputs@plt+0xf0f4>
   20254:	add	sp, sp, #116	; 0x74
   20258:	ldrd	r4, [sp]
   2025c:	ldrd	r6, [sp, #8]
   20260:	add	sp, sp, #16
   20264:	pop	{pc}		; (ldr pc, [sp], #4)
   20268:	add	r3, sp, #104	; 0x68
   2026c:	str	r3, [sp]
   20270:	mov	r3, #0
   20274:	mov	r2, #40	; 0x28
   20278:	add	r1, sp, #56	; 0x38
   2027c:	mov	r0, #1
   20280:	bl	16c2c <fputs@plt+0x5ab8>
   20284:	ldr	r2, [sp, #104]	; 0x68
   20288:	ldr	r3, [sp, #96]	; 0x60
   2028c:	cmp	r2, r3
   20290:	movne	r0, #1
   20294:	bne	20254 <fputs@plt+0xf0e0>
   20298:	ldr	r2, [sp, #108]	; 0x6c
   2029c:	ldr	r3, [sp, #100]	; 0x64
   202a0:	cmp	r2, r3
   202a4:	movne	r0, #1
   202a8:	bne	20254 <fputs@plt+0xf0e0>
   202ac:	add	r7, r5, #52	; 0x34
   202b0:	mov	r2, #48	; 0x30
   202b4:	add	r1, sp, #56	; 0x38
   202b8:	mov	r0, r7
   202bc:	bl	10ea4 <memcmp@plt>
   202c0:	cmp	r0, #0
   202c4:	beq	20254 <fputs@plt+0xf0e0>
   202c8:	mov	r3, #1
   202cc:	str	r3, [r6]
   202d0:	ldr	r3, [sp, #60]	; 0x3c
   202d4:	ldr	r2, [sp, #56]	; 0x38
   202d8:	str	r2, [r5, #52]	; 0x34
   202dc:	str	r3, [r5, #56]	; 0x38
   202e0:	ldr	r2, [sp, #64]	; 0x40
   202e4:	ldr	r3, [sp, #68]	; 0x44
   202e8:	str	r2, [r5, #60]	; 0x3c
   202ec:	str	r3, [r5, #64]	; 0x40
   202f0:	ldr	r2, [sp, #72]	; 0x48
   202f4:	ldr	r3, [sp, #76]	; 0x4c
   202f8:	str	r2, [r5, #68]	; 0x44
   202fc:	str	r3, [r5, #72]	; 0x48
   20300:	ldr	r2, [sp, #80]	; 0x50
   20304:	ldr	r3, [sp, #84]	; 0x54
   20308:	str	r2, [r5, #76]	; 0x4c
   2030c:	str	r3, [r5, #80]	; 0x50
   20310:	ldr	r2, [sp, #88]	; 0x58
   20314:	ldr	r3, [sp, #92]	; 0x5c
   20318:	str	r2, [r5, #84]	; 0x54
   2031c:	str	r3, [r5, #88]	; 0x58
   20320:	ldr	r2, [sp, #96]	; 0x60
   20324:	ldr	r3, [sp, #100]	; 0x64
   20328:	str	r2, [r5, #92]	; 0x5c
   2032c:	str	r3, [r5, #96]	; 0x60
   20330:	ldrh	r2, [r5, #66]	; 0x42
   20334:	lsl	r3, r2, #16
   20338:	and	r3, r3, #65536	; 0x10000
   2033c:	and	r2, r2, #65024	; 0xfe00
   20340:	orr	r3, r3, r2
   20344:	str	r3, [r5, #36]	; 0x24
   20348:	mov	r0, r4
   2034c:	b	20254 <fputs@plt+0xf0e0>
   20350:	strd	r4, [sp, #-16]!
   20354:	str	r6, [sp, #8]
   20358:	str	lr, [sp, #12]
   2035c:	mov	r4, r0
   20360:	mov	r5, r1
   20364:	ldr	r0, [r0, #24]
   20368:	ldrb	r3, [r4, #16]
   2036c:	cmp	r3, #0
   20370:	bne	203a4 <fputs@plt+0xf230>
   20374:	movw	r3, #4408	; 0x1138
   20378:	movt	r3, #10
   2037c:	ldr	r3, [r3, #492]	; 0x1ec
   20380:	movw	r1, #511	; 0x1ff
   20384:	blx	r3
   20388:	cmp	r0, #0
   2038c:	strbge	r5, [r4, #16]
   20390:	blt	203b8 <fputs@plt+0xf244>
   20394:	ldrd	r4, [sp]
   20398:	ldr	r6, [sp, #8]
   2039c:	add	sp, sp, #12
   203a0:	pop	{pc}		; (ldr pc, [sp], #4)
   203a4:	strb	r1, [r4, #16]
   203a8:	mov	r1, #0
   203ac:	bl	11114 <utimes@plt>
   203b0:	mov	r0, #0
   203b4:	b	20394 <fputs@plt+0xf220>
   203b8:	bl	11168 <__errno_location@plt>
   203bc:	ldr	r5, [r0]
   203c0:	cmp	r5, #17
   203c4:	moveq	r0, #5
   203c8:	beq	20394 <fputs@plt+0xf220>
   203cc:	movw	r1, #3850	; 0xf0a
   203d0:	mov	r0, r5
   203d4:	bl	15a98 <fputs@plt+0x4924>
   203d8:	cmp	r0, #5
   203dc:	strne	r5, [r4, #20]
   203e0:	b	20394 <fputs@plt+0xf220>
   203e4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   203e8:	strd	r6, [sp, #8]
   203ec:	strd	r8, [sp, #16]
   203f0:	strd	sl, [sp, #24]
   203f4:	str	lr, [sp, #32]
   203f8:	sub	sp, sp, #20
   203fc:	mov	r5, r0
   20400:	str	r1, [sp, #12]
   20404:	mov	r6, r2
   20408:	ldrd	r2, [r0, #48]	; 0x30
   2040c:	ldrd	r0, [sp, #56]	; 0x38
   20410:	cmp	r0, r2
   20414:	sbcs	r1, r1, r3
   20418:	bge	20474 <fputs@plt+0xf300>
   2041c:	ldrd	r0, [sp, #56]	; 0x38
   20420:	adds	r0, r0, r6
   20424:	adc	r1, r1, r6, asr #31
   20428:	cmp	r2, r0
   2042c:	sbcs	r1, r3, r1
   20430:	bge	204f8 <fputs@plt+0xf384>
   20434:	ldr	r1, [sp, #56]	; 0x38
   20438:	sub	r4, r2, r1
   2043c:	ldr	r1, [r5, #72]	; 0x48
   20440:	mov	r2, r4
   20444:	ldr	r3, [sp, #56]	; 0x38
   20448:	add	r1, r1, r3
   2044c:	ldr	r7, [sp, #12]
   20450:	mov	r0, r7
   20454:	bl	10fdc <memcpy@plt>
   20458:	add	r3, r7, r4
   2045c:	str	r3, [sp, #12]
   20460:	sub	r6, r6, r4
   20464:	ldrd	r2, [sp, #56]	; 0x38
   20468:	adds	r2, r2, r4
   2046c:	adc	r3, r3, r4, asr #31
   20470:	strd	r2, [sp, #56]	; 0x38
   20474:	mov	r7, r6
   20478:	ldr	fp, [sp, #12]
   2047c:	mov	r8, #0
   20480:	mov	r9, r8
   20484:	movw	sl, #4408	; 0x1138
   20488:	movt	sl, #10
   2048c:	str	r9, [sp]
   20490:	ldrd	r2, [sp, #56]	; 0x38
   20494:	ldr	r0, [r5, #12]
   20498:	bl	1106c <lseek64@plt>
   2049c:	cmp	r0, #0
   204a0:	sbcs	r3, r1, #0
   204a4:	blt	20518 <fputs@plt+0xf3a4>
   204a8:	ldr	r3, [sl, #372]	; 0x174
   204ac:	mov	r2, r7
   204b0:	mov	r1, fp
   204b4:	ldr	r0, [r5, #12]
   204b8:	blx	r3
   204bc:	mov	r4, r0
   204c0:	cmp	r7, r0
   204c4:	beq	20544 <fputs@plt+0xf3d0>
   204c8:	cmp	r0, #0
   204cc:	blt	2052c <fputs@plt+0xf3b8>
   204d0:	cmp	r0, #0
   204d4:	ble	20544 <fputs@plt+0xf3d0>
   204d8:	sub	r7, r7, r0
   204dc:	ldrd	r2, [sp, #56]	; 0x38
   204e0:	adds	r2, r2, r0
   204e4:	adc	r3, r3, r0, asr #31
   204e8:	strd	r2, [sp, #56]	; 0x38
   204ec:	add	r8, r8, r0
   204f0:	add	fp, fp, r0
   204f4:	b	2048c <fputs@plt+0xf318>
   204f8:	ldr	r1, [r5, #72]	; 0x48
   204fc:	mov	r2, r6
   20500:	ldr	r3, [sp, #56]	; 0x38
   20504:	add	r1, r1, r3
   20508:	ldr	r0, [sp, #12]
   2050c:	bl	10fdc <memcpy@plt>
   20510:	mov	r0, #0
   20514:	b	20560 <fputs@plt+0xf3ec>
   20518:	bl	11168 <__errno_location@plt>
   2051c:	ldr	r3, [r0]
   20520:	str	r3, [r5, #20]
   20524:	mvn	r4, #0
   20528:	b	20548 <fputs@plt+0xf3d4>
   2052c:	bl	11168 <__errno_location@plt>
   20530:	ldr	r3, [r0]
   20534:	cmp	r3, #4
   20538:	beq	2048c <fputs@plt+0xf318>
   2053c:	str	r3, [r5, #20]
   20540:	mov	r8, #0
   20544:	add	r4, r4, r8
   20548:	cmp	r6, r4
   2054c:	moveq	r0, #0
   20550:	beq	20560 <fputs@plt+0xf3ec>
   20554:	cmp	r4, #0
   20558:	movwlt	r0, #266	; 0x10a
   2055c:	bge	2057c <fputs@plt+0xf408>
   20560:	add	sp, sp, #20
   20564:	ldrd	r4, [sp]
   20568:	ldrd	r6, [sp, #8]
   2056c:	ldrd	r8, [sp, #16]
   20570:	ldrd	sl, [sp, #24]
   20574:	add	sp, sp, #32
   20578:	pop	{pc}		; (ldr pc, [sp], #4)
   2057c:	mov	r1, #0
   20580:	str	r1, [r5, #20]
   20584:	sub	r2, r6, r4
   20588:	ldr	r3, [sp, #12]
   2058c:	add	r0, r3, r4
   20590:	bl	10f40 <memset@plt>
   20594:	movw	r0, #522	; 0x20a
   20598:	b	20560 <fputs@plt+0xf3ec>
   2059c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   205a0:	strd	r6, [sp, #8]
   205a4:	strd	r8, [sp, #16]
   205a8:	str	lr, [sp, #24]
   205ac:	sub	sp, sp, #20
   205b0:	mov	r8, r0
   205b4:	mov	r5, r1
   205b8:	mov	r4, r2
   205bc:	ldrd	r6, [sp, #48]	; 0x30
   205c0:	add	r9, r0, #20
   205c4:	str	r9, [sp, #8]
   205c8:	str	r4, [sp, #4]
   205cc:	str	r5, [sp]
   205d0:	mov	r2, r6
   205d4:	mov	r3, r7
   205d8:	ldr	r0, [r8, #12]
   205dc:	bl	1f7a4 <fputs@plt+0xe630>
   205e0:	cmp	r4, r0
   205e4:	cmpgt	r0, #0
   205e8:	ble	20600 <fputs@plt+0xf48c>
   205ec:	sub	r4, r4, r0
   205f0:	adds	r6, r6, r0
   205f4:	adc	r7, r7, r0, asr #31
   205f8:	add	r5, r5, r0
   205fc:	b	205c4 <fputs@plt+0xf450>
   20600:	cmp	r4, r0
   20604:	movle	r0, #0
   20608:	ble	20624 <fputs@plt+0xf4b0>
   2060c:	cmp	r0, #0
   20610:	bge	2063c <fputs@plt+0xf4c8>
   20614:	ldr	r3, [r8, #20]
   20618:	cmp	r3, #28
   2061c:	movwne	r0, #778	; 0x30a
   20620:	beq	2063c <fputs@plt+0xf4c8>
   20624:	add	sp, sp, #20
   20628:	ldrd	r4, [sp]
   2062c:	ldrd	r6, [sp, #8]
   20630:	ldrd	r8, [sp, #16]
   20634:	add	sp, sp, #24
   20638:	pop	{pc}		; (ldr pc, [sp], #4)
   2063c:	mov	r3, #0
   20640:	str	r3, [r8, #20]
   20644:	mov	r0, #13
   20648:	b	20624 <fputs@plt+0xf4b0>
   2064c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   20650:	strd	r6, [sp, #8]
   20654:	str	r8, [sp, #16]
   20658:	str	lr, [sp, #20]
   2065c:	sub	sp, sp, #32
   20660:	ldrb	r3, [r0, #16]
   20664:	cmp	r3, r1
   20668:	movge	r7, #0
   2066c:	bge	206a0 <fputs@plt+0xf52c>
   20670:	ldr	r6, [r0, #8]
   20674:	ldrb	r2, [r6, #20]
   20678:	cmp	r3, r2
   2067c:	beq	206bc <fputs@plt+0xf548>
   20680:	cmp	r2, #2
   20684:	movls	ip, #0
   20688:	movhi	ip, #1
   2068c:	cmp	r1, #1
   20690:	orrgt	ip, ip, #1
   20694:	cmp	ip, #0
   20698:	movne	r7, #5
   2069c:	beq	206bc <fputs@plt+0xf548>
   206a0:	mov	r0, r7
   206a4:	add	sp, sp, #32
   206a8:	ldrd	r4, [sp]
   206ac:	ldrd	r6, [sp, #8]
   206b0:	ldr	r8, [sp, #16]
   206b4:	add	sp, sp, #20
   206b8:	pop	{pc}		; (ldr pc, [sp], #4)
   206bc:	mov	r5, r1
   206c0:	mov	r4, r0
   206c4:	cmp	r1, #1
   206c8:	beq	20768 <fputs@plt+0xf5f4>
   206cc:	mov	r0, #1
   206d0:	mov	r1, #0
   206d4:	strd	r0, [sp, #16]
   206d8:	mov	r2, #0
   206dc:	strh	r2, [sp, #2]
   206e0:	cmp	r3, #2
   206e4:	cmpls	r5, #4
   206e8:	beq	2096c <fputs@plt+0xf7f8>
   206ec:	cmp	r5, #4
   206f0:	beq	20908 <fputs@plt+0xf794>
   206f4:	mov	r3, #1
   206f8:	strh	r3, [sp]
   206fc:	cmp	r5, #2
   20700:	beq	20928 <fputs@plt+0xf7b4>
   20704:	movw	r3, #4408	; 0x1138
   20708:	movt	r3, #10
   2070c:	ldr	r2, [r3, #608]	; 0x260
   20710:	add	r2, r2, #2
   20714:	asr	r3, r2, #31
   20718:	strd	r2, [sp, #8]
   2071c:	movw	r2, #510	; 0x1fe
   20720:	mov	r3, #0
   20724:	strd	r2, [sp, #16]
   20728:	mov	r1, sp
   2072c:	mov	r0, r4
   20730:	bl	15b74 <fputs@plt+0x4a00>
   20734:	cmp	r0, #0
   20738:	beq	20840 <fputs@plt+0xf6cc>
   2073c:	bl	11168 <__errno_location@plt>
   20740:	ldr	r8, [r0]
   20744:	movw	r1, #3850	; 0xf0a
   20748:	mov	r0, r8
   2074c:	bl	15a98 <fputs@plt+0x4924>
   20750:	mov	r7, r0
   20754:	cmp	r0, #5
   20758:	bne	20950 <fputs@plt+0xf7dc>
   2075c:	cmp	r5, #4
   20760:	bne	206a0 <fputs@plt+0xf52c>
   20764:	b	20918 <fputs@plt+0xf7a4>
   20768:	sub	r2, r2, #1
   2076c:	uxtb	r2, r2
   20770:	cmp	r2, #1
   20774:	bls	20854 <fputs@plt+0xf6e0>
   20778:	mov	r2, #1
   2077c:	mov	r3, #0
   20780:	strd	r2, [sp, #16]
   20784:	mov	r3, #0
   20788:	strh	r3, [sp, #2]
   2078c:	strh	r3, [sp]
   20790:	movw	r3, #4408	; 0x1138
   20794:	movt	r3, #10
   20798:	ldr	r2, [r3, #608]	; 0x260
   2079c:	asr	r3, r2, #31
   207a0:	strd	r2, [sp, #8]
   207a4:	mov	r1, sp
   207a8:	bl	15b74 <fputs@plt+0x4a00>
   207ac:	cmp	r0, #0
   207b0:	bne	2099c <fputs@plt+0xf828>
   207b4:	movw	r3, #4408	; 0x1138
   207b8:	movt	r3, #10
   207bc:	ldr	r2, [r3, #608]	; 0x260
   207c0:	add	r2, r2, #2
   207c4:	asr	r3, r2, #31
   207c8:	strd	r2, [sp, #8]
   207cc:	movw	r2, #510	; 0x1fe
   207d0:	mov	r3, #0
   207d4:	strd	r2, [sp, #16]
   207d8:	mov	r1, sp
   207dc:	mov	r0, r4
   207e0:	bl	15b74 <fputs@plt+0x4a00>
   207e4:	cmp	r0, #0
   207e8:	bne	2087c <fputs@plt+0xf708>
   207ec:	movw	r3, #4408	; 0x1138
   207f0:	movt	r3, #10
   207f4:	ldr	r2, [r3, #608]	; 0x260
   207f8:	asr	r3, r2, #31
   207fc:	strd	r2, [sp, #8]
   20800:	mov	r2, #1
   20804:	mov	r3, #0
   20808:	strd	r2, [sp, #16]
   2080c:	mov	r3, #2
   20810:	strh	r3, [sp]
   20814:	mov	r1, sp
   20818:	mov	r0, r4
   2081c:	bl	15b74 <fputs@plt+0x4a00>
   20820:	cmp	r0, #0
   20824:	bne	208f4 <fputs@plt+0xf780>
   20828:	mov	r2, #1
   2082c:	strb	r2, [r4, #16]
   20830:	ldr	r3, [r6, #32]
   20834:	add	r3, r3, r2
   20838:	str	r3, [r6, #32]
   2083c:	str	r2, [r6, #16]
   20840:	uxtb	r1, r5
   20844:	strb	r1, [r4, #16]
   20848:	strb	r1, [r6, #20]
   2084c:	mov	r7, #0
   20850:	b	206a0 <fputs@plt+0xf52c>
   20854:	mov	r3, #1
   20858:	strb	r3, [r0, #16]
   2085c:	ldr	r3, [r6, #16]
   20860:	add	r3, r3, #1
   20864:	str	r3, [r6, #16]
   20868:	ldr	r3, [r6, #32]
   2086c:	add	r3, r3, #1
   20870:	str	r3, [r6, #32]
   20874:	mov	r7, #0
   20878:	b	206a0 <fputs@plt+0xf52c>
   2087c:	bl	11168 <__errno_location@plt>
   20880:	ldr	r8, [r0]
   20884:	movw	r1, #3850	; 0xf0a
   20888:	mov	r0, r8
   2088c:	bl	15a98 <fputs@plt+0x4924>
   20890:	mov	r7, r0
   20894:	movw	r3, #4408	; 0x1138
   20898:	movt	r3, #10
   2089c:	ldr	r2, [r3, #608]	; 0x260
   208a0:	asr	r3, r2, #31
   208a4:	strd	r2, [sp, #8]
   208a8:	mov	r2, #1
   208ac:	mov	r3, #0
   208b0:	strd	r2, [sp, #16]
   208b4:	mov	r3, #2
   208b8:	strh	r3, [sp]
   208bc:	mov	r1, sp
   208c0:	mov	r0, r4
   208c4:	bl	15b74 <fputs@plt+0x4a00>
   208c8:	adds	r0, r0, #0
   208cc:	movne	r0, #1
   208d0:	cmp	r7, #0
   208d4:	movne	r0, #0
   208d8:	cmp	r0, #0
   208dc:	bne	208f4 <fputs@plt+0xf780>
   208e0:	cmp	r7, #0
   208e4:	beq	20828 <fputs@plt+0xf6b4>
   208e8:	cmp	r7, #5
   208ec:	beq	206a0 <fputs@plt+0xf52c>
   208f0:	b	20900 <fputs@plt+0xf78c>
   208f4:	bl	11168 <__errno_location@plt>
   208f8:	ldr	r8, [r0]
   208fc:	movw	r7, #2058	; 0x80a
   20900:	str	r8, [r4, #20]
   20904:	b	206a0 <fputs@plt+0xf52c>
   20908:	ldr	r3, [r6, #16]
   2090c:	cmp	r3, #1
   20910:	movgt	r7, #5
   20914:	ble	20960 <fputs@plt+0xf7ec>
   20918:	mov	r3, #3
   2091c:	strb	r3, [r4, #16]
   20920:	strb	r3, [r6, #20]
   20924:	b	206a0 <fputs@plt+0xf52c>
   20928:	movw	r3, #4408	; 0x1138
   2092c:	movt	r3, #10
   20930:	ldr	r2, [r3, #608]	; 0x260
   20934:	add	r2, r2, #1
   20938:	asr	r3, r2, #31
   2093c:	strd	r2, [sp, #8]
   20940:	mov	r2, #1
   20944:	mov	r3, #0
   20948:	strd	r2, [sp, #16]
   2094c:	b	20728 <fputs@plt+0xf5b4>
   20950:	str	r8, [r4, #20]
   20954:	cmp	r0, #0
   20958:	beq	20840 <fputs@plt+0xf6cc>
   2095c:	b	2075c <fputs@plt+0xf5e8>
   20960:	mov	r3, #1
   20964:	strh	r3, [sp]
   20968:	b	20704 <fputs@plt+0xf590>
   2096c:	mov	r3, #1
   20970:	strh	r3, [sp]
   20974:	movw	r3, #4408	; 0x1138
   20978:	movt	r3, #10
   2097c:	ldr	r2, [r3, #608]	; 0x260
   20980:	asr	r3, r2, #31
   20984:	strd	r2, [sp, #8]
   20988:	mov	r1, sp
   2098c:	mov	r0, r4
   20990:	bl	15b74 <fputs@plt+0x4a00>
   20994:	cmp	r0, #0
   20998:	beq	20908 <fputs@plt+0xf794>
   2099c:	bl	11168 <__errno_location@plt>
   209a0:	ldr	r5, [r0]
   209a4:	movw	r1, #3850	; 0xf0a
   209a8:	mov	r0, r5
   209ac:	bl	15a98 <fputs@plt+0x4924>
   209b0:	mov	r7, r0
   209b4:	cmp	r0, #5
   209b8:	strne	r5, [r4, #20]
   209bc:	b	206a0 <fputs@plt+0xf52c>
   209c0:	strd	r4, [sp, #-12]!
   209c4:	str	lr, [sp, #8]
   209c8:	sub	sp, sp, #36	; 0x24
   209cc:	mov	r5, r1
   209d0:	ldr	r3, [r0, #8]
   209d4:	ldrb	r2, [r3, #20]
   209d8:	cmp	r2, #1
   209dc:	movhi	r3, #1
   209e0:	movhi	r0, #0
   209e4:	bls	209fc <fputs@plt+0xf888>
   209e8:	str	r3, [r5]
   209ec:	add	sp, sp, #36	; 0x24
   209f0:	ldrd	r4, [sp]
   209f4:	add	sp, sp, #8
   209f8:	pop	{pc}		; (ldr pc, [sp], #4)
   209fc:	mov	r4, r0
   20a00:	ldrb	r3, [r3, #21]
   20a04:	cmp	r3, #0
   20a08:	movne	r3, #0
   20a0c:	movne	r0, r3
   20a10:	bne	209e8 <fputs@plt+0xf874>
   20a14:	strh	r3, [sp, #2]
   20a18:	movw	r1, #4408	; 0x1138
   20a1c:	movt	r1, #10
   20a20:	ldr	r2, [r1, #608]	; 0x260
   20a24:	add	r2, r2, #1
   20a28:	asr	r3, r2, #31
   20a2c:	strd	r2, [sp, #8]
   20a30:	mov	r2, #1
   20a34:	mov	r3, #0
   20a38:	strd	r2, [sp, #16]
   20a3c:	mov	r3, #1
   20a40:	strh	r3, [sp]
   20a44:	ldr	r3, [r1, #360]	; 0x168
   20a48:	mov	r2, sp
   20a4c:	mov	r1, #12
   20a50:	ldr	r0, [r4, #12]
   20a54:	blx	r3
   20a58:	cmp	r0, #0
   20a5c:	bne	20a70 <fputs@plt+0xf8fc>
   20a60:	ldrsh	r3, [sp]
   20a64:	subs	r3, r3, #2
   20a68:	movne	r3, #1
   20a6c:	b	209e8 <fputs@plt+0xf874>
   20a70:	bl	11168 <__errno_location@plt>
   20a74:	ldr	r3, [r0]
   20a78:	str	r3, [r4, #20]
   20a7c:	mov	r3, #0
   20a80:	movw	r0, #3594	; 0xe0a
   20a84:	b	209e8 <fputs@plt+0xf874>
   20a88:	strd	r4, [sp, #-12]!
   20a8c:	str	lr, [sp, #8]
   20a90:	sub	sp, sp, #108	; 0x6c
   20a94:	mov	r4, r0
   20a98:	mov	r5, r1
   20a9c:	movw	r3, #4408	; 0x1138
   20aa0:	movt	r3, #10
   20aa4:	ldr	r3, [r3, #336]	; 0x150
   20aa8:	mov	r1, sp
   20aac:	ldr	r0, [r0, #12]
   20ab0:	blx	r3
   20ab4:	cmp	r0, #0
   20ab8:	bne	20ae4 <fputs@plt+0xf970>
   20abc:	ldrd	r2, [sp, #48]	; 0x30
   20ac0:	cmp	r3, #0
   20ac4:	cmpeq	r2, #1
   20ac8:	moveq	r2, #0
   20acc:	moveq	r3, #0
   20ad0:	strd	r2, [r5]
   20ad4:	add	sp, sp, #108	; 0x6c
   20ad8:	ldrd	r4, [sp]
   20adc:	add	sp, sp, #8
   20ae0:	pop	{pc}		; (ldr pc, [sp], #4)
   20ae4:	bl	11168 <__errno_location@plt>
   20ae8:	ldr	r3, [r0]
   20aec:	str	r3, [r4, #20]
   20af0:	movw	r0, #1802	; 0x70a
   20af4:	b	20ad4 <fputs@plt+0xf960>
   20af8:	strd	r4, [sp, #-16]!
   20afc:	str	r6, [sp, #8]
   20b00:	str	lr, [sp, #12]
   20b04:	mov	r5, r0
   20b08:	cmp	r1, #0
   20b0c:	beq	20b78 <fputs@plt+0xfa04>
   20b10:	ldr	r4, [r1, #4]
   20b14:	ldr	r3, [r1]
   20b18:	str	r3, [r4, #4]
   20b1c:	ldr	r3, [r4, #48]	; 0x30
   20b20:	cmp	r3, #0
   20b24:	beq	20b54 <fputs@plt+0xf9e0>
   20b28:	ldr	r4, [r4, #48]	; 0x30
   20b2c:	cmp	r4, #0
   20b30:	beq	20b90 <fputs@plt+0xfa1c>
   20b34:	ldrb	r3, [r4, #76]	; 0x4c
   20b38:	cmp	r3, #0
   20b3c:	beq	20b9c <fputs@plt+0xfa28>
   20b40:	mov	r0, r4
   20b44:	ldrd	r4, [sp]
   20b48:	ldr	r6, [sp, #8]
   20b4c:	add	sp, sp, #12
   20b50:	pop	{pc}		; (ldr pc, [sp], #4)
   20b54:	mov	r2, #84	; 0x54
   20b58:	mov	r3, #0
   20b5c:	mov	r0, #0
   20b60:	bl	1d294 <fputs@plt+0xc120>
   20b64:	str	r0, [r4, #48]	; 0x30
   20b68:	movw	r3, #28068	; 0x6da4
   20b6c:	movt	r3, #2
   20b70:	str	r3, [r4, #52]	; 0x34
   20b74:	b	20b28 <fputs@plt+0xf9b4>
   20b78:	mov	r2, #84	; 0x54
   20b7c:	mov	r3, #0
   20b80:	mov	r0, #0
   20b84:	bl	1d294 <fputs@plt+0xc120>
   20b88:	mov	r4, r0
   20b8c:	b	20b2c <fputs@plt+0xf9b8>
   20b90:	mov	r0, r5
   20b94:	bl	13e20 <fputs@plt+0x2cac>
   20b98:	b	20b40 <fputs@plt+0xf9cc>
   20b9c:	str	r3, [r4, #16]
   20ba0:	str	r3, [r4, #12]
   20ba4:	str	r3, [r4, #8]
   20ba8:	str	r3, [r4, #20]
   20bac:	str	r3, [r4, #32]
   20bb0:	str	r3, [r4, #28]
   20bb4:	str	r3, [r4, #24]
   20bb8:	str	r3, [r4, #36]	; 0x24
   20bbc:	str	r3, [r4, #48]	; 0x30
   20bc0:	str	r3, [r4, #44]	; 0x2c
   20bc4:	str	r3, [r4, #40]	; 0x28
   20bc8:	str	r3, [r4, #52]	; 0x34
   20bcc:	str	r3, [r4, #64]	; 0x40
   20bd0:	str	r3, [r4, #60]	; 0x3c
   20bd4:	str	r3, [r4, #56]	; 0x38
   20bd8:	str	r3, [r4, #68]	; 0x44
   20bdc:	mov	r3, #1
   20be0:	strb	r3, [r4, #77]	; 0x4d
   20be4:	b	20b40 <fputs@plt+0xf9cc>
   20be8:	ldr	r3, [r0, #16]
   20bec:	ldr	r3, [r3, #112]	; 0x70
   20bf0:	rev	r3, r3
   20bf4:	ldr	r2, [r0, #4]
   20bf8:	add	r3, r3, #1
   20bfc:	rev	r3, r3
   20c00:	str	r3, [r2, #24]
   20c04:	ldr	r2, [r0, #4]
   20c08:	str	r3, [r2, #92]	; 0x5c
   20c0c:	ldr	r2, [r0, #4]
   20c10:	mov	r3, #11520	; 0x2d00
   20c14:	movt	r3, #41205	; 0xa0f5
   20c18:	str	r3, [r2, #96]	; 0x60
   20c1c:	bx	lr
   20c20:	strd	r4, [sp, #-24]!	; 0xffffffe8
   20c24:	strd	r6, [sp, #8]
   20c28:	str	r8, [sp, #16]
   20c2c:	str	lr, [sp, #20]
   20c30:	sub	sp, sp, #8
   20c34:	ldr	r4, [sp, #32]
   20c38:	rev	r1, r1
   20c3c:	str	r1, [r4]
   20c40:	rev	r2, r2
   20c44:	str	r2, [r4, #4]
   20c48:	ldr	r2, [r0, #104]	; 0x68
   20c4c:	cmp	r2, #0
   20c50:	bne	20ce0 <fputs@plt+0xfb6c>
   20c54:	mov	r8, r3
   20c58:	mov	r5, r0
   20c5c:	add	r7, r0, #76	; 0x4c
   20c60:	mov	r2, r0
   20c64:	ldr	r1, [r2, #84]!	; 0x54
   20c68:	ldr	r3, [r2, #4]
   20c6c:	str	r1, [r4, #8]
   20c70:	str	r3, [r4, #12]
   20c74:	ldrb	r6, [r0, #65]	; 0x41
   20c78:	clz	r6, r6
   20c7c:	lsr	r6, r6, #5
   20c80:	str	r7, [sp]
   20c84:	mov	r3, r7
   20c88:	mov	r2, #8
   20c8c:	mov	r1, r4
   20c90:	mov	r0, r6
   20c94:	bl	16c2c <fputs@plt+0x5ab8>
   20c98:	str	r7, [sp]
   20c9c:	mov	r3, r7
   20ca0:	ldr	r2, [r5, #36]	; 0x24
   20ca4:	mov	r1, r8
   20ca8:	mov	r0, r6
   20cac:	bl	16c2c <fputs@plt+0x5ab8>
   20cb0:	ldr	r3, [r5, #76]	; 0x4c
   20cb4:	rev	r3, r3
   20cb8:	str	r3, [r4, #16]
   20cbc:	ldr	r3, [r5, #80]	; 0x50
   20cc0:	rev	r3, r3
   20cc4:	str	r3, [r4, #20]
   20cc8:	add	sp, sp, #8
   20ccc:	ldrd	r4, [sp]
   20cd0:	ldrd	r6, [sp, #8]
   20cd4:	ldr	r8, [sp, #16]
   20cd8:	add	sp, sp, #20
   20cdc:	pop	{pc}		; (ldr pc, [sp], #4)
   20ce0:	mov	r3, #0
   20ce4:	str	r3, [r4, #8]
   20ce8:	str	r3, [r4, #12]
   20cec:	str	r3, [r4, #16]
   20cf0:	str	r3, [r4, #20]
   20cf4:	b	20cc8 <fputs@plt+0xfb54>
   20cf8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   20cfc:	strd	r6, [sp, #8]
   20d00:	str	r8, [sp, #16]
   20d04:	str	lr, [sp, #20]
   20d08:	sub	sp, sp, #32
   20d0c:	mov	r5, r0
   20d10:	ldr	r4, [sp, #56]	; 0x38
   20d14:	ldr	r6, [sp, #60]	; 0x3c
   20d18:	ldr	r8, [r1, #4]
   20d1c:	add	r7, sp, #8
   20d20:	str	r7, [sp]
   20d24:	mov	r3, r8
   20d28:	ldr	r1, [r1, #20]
   20d2c:	ldr	r0, [r0]
   20d30:	bl	20c20 <fputs@plt+0xfaac>
   20d34:	str	r4, [sp]
   20d38:	str	r6, [sp, #4]
   20d3c:	mov	r2, #24
   20d40:	mov	r1, r7
   20d44:	mov	r0, r5
   20d48:	bl	16f9c <fputs@plt+0x5e28>
   20d4c:	cmp	r0, #0
   20d50:	beq	20d6c <fputs@plt+0xfbf8>
   20d54:	add	sp, sp, #32
   20d58:	ldrd	r4, [sp]
   20d5c:	ldrd	r6, [sp, #8]
   20d60:	ldr	r8, [sp, #16]
   20d64:	add	sp, sp, #20
   20d68:	pop	{pc}		; (ldr pc, [sp], #4)
   20d6c:	adds	r4, r4, #24
   20d70:	adc	r6, r6, #0
   20d74:	str	r4, [sp]
   20d78:	str	r6, [sp, #4]
   20d7c:	ldr	r2, [r5, #20]
   20d80:	mov	r1, r8
   20d84:	mov	r0, r5
   20d88:	bl	16f9c <fputs@plt+0x5e28>
   20d8c:	b	20d54 <fputs@plt+0xfbe0>
   20d90:	ldr	r3, [r0, #4]
   20d94:	ldr	ip, [r0]
   20d98:	str	ip, [r3, #4]
   20d9c:	cmp	r1, #15
   20da0:	beq	20dc0 <fputs@plt+0xfc4c>
   20da4:	ldr	r3, [r3, #12]
   20da8:	add	r1, r1, #9
   20dac:	ldr	r3, [r3, #56]	; 0x38
   20db0:	ldr	r3, [r3, r1, lsl #2]
   20db4:	rev	r3, r3
   20db8:	str	r3, [r2]
   20dbc:	bx	lr
   20dc0:	ldr	r3, [r3]
   20dc4:	ldr	r3, [r3, #108]	; 0x6c
   20dc8:	ldr	r1, [r0, #20]
   20dcc:	add	r3, r3, r1
   20dd0:	b	20db8 <fputs@plt+0xfc44>
   20dd4:	push	{lr}		; (str lr, [sp, #-4]!)
   20dd8:	sub	sp, sp, #20
   20ddc:	strd	r2, [sp]
   20de0:	mov	r2, #4
   20de4:	add	r1, sp, #12
   20de8:	bl	13910 <fputs@plt+0x279c>
   20dec:	cmp	r0, #0
   20df0:	bne	20e04 <fputs@plt+0xfc90>
   20df4:	ldr	r3, [sp, #12]
   20df8:	rev	r3, r3
   20dfc:	ldr	r2, [sp, #24]
   20e00:	str	r3, [r2]
   20e04:	add	sp, sp, #20
   20e08:	pop	{pc}		; (ldr pc, [sp], #4)
   20e0c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   20e10:	strd	r6, [sp, #8]
   20e14:	strd	r8, [sp, #16]
   20e18:	strd	sl, [sp, #24]
   20e1c:	str	lr, [sp, #32]
   20e20:	sub	sp, sp, #44	; 0x2c
   20e24:	mov	r8, r0
   20e28:	mov	r5, r1
   20e2c:	mov	r9, r2
   20e30:	mov	r3, #0
   20e34:	strb	r3, [r1]
   20e38:	add	r1, sp, #24
   20e3c:	bl	139b0 <fputs@plt+0x283c>
   20e40:	subs	r4, r0, #0
   20e44:	bne	20e58 <fputs@plt+0xfce4>
   20e48:	ldrd	r0, [sp, #24]
   20e4c:	cmp	r0, #16
   20e50:	sbcs	r3, r1, #0
   20e54:	bge	20e78 <fputs@plt+0xfd04>
   20e58:	mov	r0, r4
   20e5c:	add	sp, sp, #44	; 0x2c
   20e60:	ldrd	r4, [sp]
   20e64:	ldrd	r6, [sp, #8]
   20e68:	ldrd	r8, [sp, #16]
   20e6c:	ldrd	sl, [sp, #24]
   20e70:	add	sp, sp, #32
   20e74:	pop	{pc}		; (ldr pc, [sp], #4)
   20e78:	add	r3, sp, #36	; 0x24
   20e7c:	str	r3, [sp]
   20e80:	subs	r2, r0, #16
   20e84:	sbc	r3, r1, #0
   20e88:	mov	r0, r8
   20e8c:	bl	20dd4 <fputs@plt+0xfc60>
   20e90:	subs	r4, r0, #0
   20e94:	bne	20e58 <fputs@plt+0xfce4>
   20e98:	ldr	r3, [sp, #36]	; 0x24
   20e9c:	cmp	r3, #0
   20ea0:	cmpne	r3, r9
   20ea4:	bcs	20e58 <fputs@plt+0xfce4>
   20ea8:	ldr	r2, [sp, #24]
   20eac:	add	r3, sp, #20
   20eb0:	str	r3, [sp]
   20eb4:	subs	r2, r2, #12
   20eb8:	ldr	r3, [sp, #28]
   20ebc:	sbc	r3, r3, #0
   20ec0:	mov	r0, r8
   20ec4:	bl	20dd4 <fputs@plt+0xfc60>
   20ec8:	subs	r4, r0, #0
   20ecc:	bne	20e58 <fputs@plt+0xfce4>
   20ed0:	ldr	r3, [sp, #24]
   20ed4:	subs	r3, r3, #8
   20ed8:	ldr	r2, [sp, #28]
   20edc:	sbc	r2, r2, #0
   20ee0:	str	r3, [sp]
   20ee4:	str	r2, [sp, #4]
   20ee8:	mov	r2, #8
   20eec:	add	r1, sp, #12
   20ef0:	mov	r0, r8
   20ef4:	bl	13910 <fputs@plt+0x279c>
   20ef8:	subs	r4, r0, #0
   20efc:	bne	20e58 <fputs@plt+0xfce4>
   20f00:	mov	r2, #8
   20f04:	ldr	r1, [pc, #144]	; 20f9c <fputs@plt+0xfe28>
   20f08:	add	r0, sp, #12
   20f0c:	bl	10ea4 <memcmp@plt>
   20f10:	cmp	r0, #0
   20f14:	bne	20e58 <fputs@plt+0xfce4>
   20f18:	ldr	r2, [sp, #36]	; 0x24
   20f1c:	ldr	r3, [sp, #24]
   20f20:	subs	sl, r3, #16
   20f24:	ldr	r3, [sp, #28]
   20f28:	sbc	fp, r3, #0
   20f2c:	subs	r6, sl, r2
   20f30:	sbc	r7, fp, #0
   20f34:	strd	r6, [sp]
   20f38:	mov	r1, r5
   20f3c:	mov	r0, r8
   20f40:	bl	13910 <fputs@plt+0x279c>
   20f44:	subs	r4, r0, #0
   20f48:	bne	20e58 <fputs@plt+0xfce4>
   20f4c:	ldr	r1, [sp, #36]	; 0x24
   20f50:	cmp	r1, #0
   20f54:	beq	20f7c <fputs@plt+0xfe08>
   20f58:	ldr	r2, [sp, #20]
   20f5c:	sub	r3, r5, #1
   20f60:	sub	r1, r1, #1
   20f64:	add	r0, r5, r1
   20f68:	ldrb	r1, [r3, #1]!
   20f6c:	sub	r2, r2, r1
   20f70:	cmp	r3, r0
   20f74:	bne	20f68 <fputs@plt+0xfdf4>
   20f78:	str	r2, [sp, #20]
   20f7c:	ldr	r3, [sp, #20]
   20f80:	cmp	r3, #0
   20f84:	movne	r3, #0
   20f88:	strne	r3, [sp, #36]	; 0x24
   20f8c:	ldr	r3, [sp, #36]	; 0x24
   20f90:	mov	r2, #0
   20f94:	strb	r2, [r5, r3]
   20f98:	b	20e58 <fputs@plt+0xfce4>
   20f9c:	andeq	r8, r8, ip, lsr fp
   20fa0:	strd	r4, [sp, #-16]!
   20fa4:	str	r6, [sp, #8]
   20fa8:	str	lr, [sp, #12]
   20fac:	ldr	r2, [r0, #32]
   20fb0:	ldr	r4, [r2]
   20fb4:	ldr	r2, [r0, #112]	; 0x70
   20fb8:	add	r2, r2, #1
   20fbc:	str	r2, [r0, #112]	; 0x70
   20fc0:	mov	r5, #0
   20fc4:	str	r5, [r0, #68]	; 0x44
   20fc8:	ldr	r2, [r0, #84]	; 0x54
   20fcc:	rev	r2, r2
   20fd0:	add	r2, r2, #1
   20fd4:	rev	r2, r2
   20fd8:	str	r2, [r0, #84]	; 0x54
   20fdc:	str	r1, [r0, #88]	; 0x58
   20fe0:	bl	1d6e8 <fputs@plt+0xc574>
   20fe4:	str	r5, [r4, #96]	; 0x60
   20fe8:	str	r5, [r4, #128]	; 0x80
   20fec:	str	r5, [r4, #104]	; 0x68
   20ff0:	mvn	r3, #0
   20ff4:	str	r3, [r4, #108]	; 0x6c
   20ff8:	str	r3, [r4, #112]	; 0x70
   20ffc:	str	r3, [r4, #116]	; 0x74
   21000:	ldrd	r4, [sp]
   21004:	ldr	r6, [sp, #8]
   21008:	add	sp, sp, #12
   2100c:	pop	{pc}		; (ldr pc, [sp], #4)
   21010:	strd	r4, [sp, #-12]!
   21014:	str	lr, [sp, #8]
   21018:	sub	sp, sp, #28
   2101c:	strd	r2, [sp, #8]
   21020:	ldr	r4, [r0, #140]	; 0x8c
   21024:	asr	r5, r4, #31
   21028:	cmp	r4, r2
   2102c:	sbcs	r3, r5, r3
   21030:	blt	21044 <fputs@plt+0xfed0>
   21034:	ldr	r3, [r1]
   21038:	ldr	r3, [r3]
   2103c:	cmp	r3, #2
   21040:	bgt	21054 <fputs@plt+0xfee0>
   21044:	add	sp, sp, #28
   21048:	ldrd	r4, [sp]
   2104c:	add	sp, sp, #8
   21050:	pop	{pc}		; (ldr pc, [sp], #4)
   21054:	mov	r4, r1
   21058:	mov	r3, #0
   2105c:	str	r3, [sp, #16]
   21060:	mov	r3, #4096	; 0x1000
   21064:	str	r3, [sp, #20]
   21068:	add	r2, sp, #20
   2106c:	mov	r1, #6
   21070:	mov	r0, r4
   21074:	bl	139f0 <fputs@plt+0x287c>
   21078:	add	r2, sp, #8
   2107c:	mov	r1, #5
   21080:	mov	r0, r4
   21084:	bl	139f0 <fputs@plt+0x287c>
   21088:	ldr	r3, [r4]
   2108c:	add	r2, sp, #16
   21090:	str	r2, [sp, #4]
   21094:	ldr	r2, [sp, #8]
   21098:	str	r2, [sp]
   2109c:	ldr	r1, [r3, #68]	; 0x44
   210a0:	mov	r2, #0
   210a4:	mov	r3, #0
   210a8:	mov	r0, r4
   210ac:	blx	r1
   210b0:	ldr	r3, [sp, #16]
   210b4:	str	r3, [sp]
   210b8:	mov	r2, #0
   210bc:	mov	r3, #0
   210c0:	mov	r0, r4
   210c4:	bl	13a50 <fputs@plt+0x28dc>
   210c8:	b	21044 <fputs@plt+0xfed0>
   210cc:	str	r4, [sp, #-8]!
   210d0:	str	lr, [sp, #4]
   210d4:	movw	r3, #22488	; 0x57d8
   210d8:	movt	r3, #10
   210dc:	ldr	r3, [r3, #72]	; 0x48
   210e0:	cmp	r0, r3
   210e4:	bls	210f4 <fputs@plt+0xff80>
   210e8:	movw	r3, #22488	; 0x57d8
   210ec:	movt	r3, #10
   210f0:	str	r0, [r3, #72]	; 0x48
   210f4:	movw	r3, #22488	; 0x57d8
   210f8:	movt	r3, #10
   210fc:	ldr	r2, [r3, #120]	; 0x78
   21100:	cmp	r2, #0
   21104:	beq	2111c <fputs@plt+0xffa8>
   21108:	movw	r3, #4408	; 0x1138
   2110c:	movt	r3, #10
   21110:	ldr	r3, [r3, #196]	; 0xc4
   21114:	cmp	r3, r0
   21118:	bge	21150 <fputs@plt+0xffdc>
   2111c:	asr	r1, r0, #31
   21120:	bl	13c74 <fputs@plt+0x2b00>
   21124:	movw	r3, #4408	; 0x1138
   21128:	movt	r3, #10
   2112c:	ldr	r3, [r3]
   21130:	mov	r4, r0
   21134:	cmp	r3, #0
   21138:	cmpne	r0, #0
   2113c:	bne	2117c <fputs@plt+0x10008>
   21140:	mov	r0, r4
   21144:	ldr	r4, [sp]
   21148:	add	sp, sp, #4
   2114c:	pop	{pc}		; (ldr pc, [sp], #4)
   21150:	movw	r3, #22488	; 0x57d8
   21154:	movt	r3, #10
   21158:	ldr	r4, [r3, #116]	; 0x74
   2115c:	ldr	r1, [r4]
   21160:	str	r1, [r3, #116]	; 0x74
   21164:	sub	r2, r2, #1
   21168:	str	r2, [r3, #120]	; 0x78
   2116c:	mov	r1, #1
   21170:	mov	r0, #3
   21174:	bl	13438 <fputs@plt+0x22c4>
   21178:	b	21140 <fputs@plt+0xffcc>
   2117c:	bl	13c50 <fputs@plt+0x2adc>
   21180:	mov	r1, r0
   21184:	mov	r0, #4
   21188:	bl	13438 <fputs@plt+0x22c4>
   2118c:	b	21140 <fputs@plt+0xffcc>
   21190:	strd	r4, [sp, #-16]!
   21194:	str	r6, [sp, #8]
   21198:	str	lr, [sp, #12]
   2119c:	mov	r5, r0
   211a0:	movw	r3, #22488	; 0x57d8
   211a4:	movt	r3, #10
   211a8:	ldr	r3, [r3, #304]	; 0x130
   211ac:	cmp	r3, r0
   211b0:	blt	21230 <fputs@plt+0x100bc>
   211b4:	movw	r3, #22488	; 0x57d8
   211b8:	movt	r3, #10
   211bc:	ldr	r4, [r3, #328]	; 0x148
   211c0:	cmp	r4, #0
   211c4:	beq	21230 <fputs@plt+0x100bc>
   211c8:	ldr	r2, [r4]
   211cc:	movw	r3, #22488	; 0x57d8
   211d0:	movt	r3, #10
   211d4:	str	r2, [r3, #328]	; 0x148
   211d8:	ldr	r2, [r3, #332]	; 0x14c
   211dc:	sub	r2, r2, #1
   211e0:	str	r2, [r3, #332]	; 0x14c
   211e4:	ldr	r1, [r3, #312]	; 0x138
   211e8:	cmp	r2, r1
   211ec:	movge	r2, #0
   211f0:	movlt	r2, #1
   211f4:	str	r2, [r3, #336]	; 0x150
   211f8:	ldr	r3, [r3, #68]	; 0x44
   211fc:	cmp	r0, r3
   21200:	bls	21210 <fputs@plt+0x1009c>
   21204:	movw	r3, #22488	; 0x57d8
   21208:	movt	r3, #10
   2120c:	str	r0, [r3, #68]	; 0x44
   21210:	mov	r1, #1
   21214:	mov	r0, r1
   21218:	bl	13438 <fputs@plt+0x22c4>
   2121c:	mov	r0, r4
   21220:	ldrd	r4, [sp]
   21224:	ldr	r6, [sp, #8]
   21228:	add	sp, sp, #12
   2122c:	pop	{pc}		; (ldr pc, [sp], #4)
   21230:	mov	r0, r5
   21234:	asr	r1, r5, #31
   21238:	bl	13c74 <fputs@plt+0x2b00>
   2123c:	subs	r4, r0, #0
   21240:	beq	2121c <fputs@plt+0x100a8>
   21244:	mov	r0, r4
   21248:	bl	13c50 <fputs@plt+0x2adc>
   2124c:	mov	r1, r0
   21250:	movw	r3, #22488	; 0x57d8
   21254:	movt	r3, #10
   21258:	ldr	r3, [r3, #68]	; 0x44
   2125c:	cmp	r5, r3
   21260:	bls	21270 <fputs@plt+0x100fc>
   21264:	movw	r3, #22488	; 0x57d8
   21268:	movt	r3, #10
   2126c:	str	r5, [r3, #68]	; 0x44
   21270:	mov	r0, #2
   21274:	bl	13438 <fputs@plt+0x22c4>
   21278:	b	2121c <fputs@plt+0x100a8>
   2127c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   21280:	strd	r6, [sp, #8]
   21284:	strd	r8, [sp, #16]
   21288:	str	sl, [sp, #24]
   2128c:	str	lr, [sp, #28]
   21290:	ldr	r4, [sp, #32]
   21294:	ldr	r5, [r0, #4]
   21298:	subs	r8, r2, #0
   2129c:	bne	2130c <fputs@plt+0x10198>
   212a0:	cmp	r1, #1
   212a4:	beq	21404 <fputs@plt+0x10290>
   212a8:	mov	ip, r1
   212ac:	str	r1, [r4, #52]	; 0x34
   212b0:	mvn	r2, #0
   212b4:	strb	r2, [r4, #68]	; 0x44
   212b8:	str	r3, [r4, #72]	; 0x48
   212bc:	str	r0, [r4]
   212c0:	str	r5, [r4, #4]
   212c4:	mov	r3, #0
   212c8:	strb	r3, [r4, #64]	; 0x40
   212cc:	mov	r3, #2
   212d0:	strb	r3, [r4, #65]	; 0x41
   212d4:	ldr	r3, [r5, #8]
   212d8:	cmp	r3, #0
   212dc:	bne	213a4 <fputs@plt+0x10230>
   212e0:	ldr	r3, [r5, #8]
   212e4:	str	r3, [r4, #8]
   212e8:	str	r4, [r5, #8]
   212ec:	mov	r0, #0
   212f0:	strb	r0, [r4, #66]	; 0x42
   212f4:	ldrd	r4, [sp]
   212f8:	ldrd	r6, [sp, #8]
   212fc:	ldrd	r8, [sp, #16]
   21300:	ldr	sl, [sp, #24]
   21304:	add	sp, sp, #28
   21308:	pop	{pc}		; (ldr pc, [sp], #4)
   2130c:	mov	r7, r3
   21310:	mov	r6, r1
   21314:	mov	r9, r0
   21318:	ldr	r3, [r5, #80]	; 0x50
   2131c:	cmp	r3, #0
   21320:	beq	21358 <fputs@plt+0x101e4>
   21324:	cmp	r6, #1
   21328:	beq	213cc <fputs@plt+0x10258>
   2132c:	mov	ip, r6
   21330:	str	r6, [r4, #52]	; 0x34
   21334:	mvn	r3, #0
   21338:	strb	r3, [r4, #68]	; 0x44
   2133c:	str	r7, [r4, #72]	; 0x48
   21340:	str	r9, [r4]
   21344:	str	r5, [r4, #4]
   21348:	mov	r3, #1
   2134c:	strb	r3, [r4, #64]	; 0x40
   21350:	mov	r3, #0
   21354:	b	212d0 <fputs@plt+0x1015c>
   21358:	ldr	r0, [r5, #32]
   2135c:	bl	21190 <fputs@plt+0x1001c>
   21360:	str	r0, [r5, #80]	; 0x50
   21364:	cmp	r0, #0
   21368:	moveq	r0, #7
   2136c:	beq	212f4 <fputs@plt+0x10180>
   21370:	mov	r3, #0
   21374:	str	r3, [r0]
   21378:	str	r3, [r0, #4]
   2137c:	ldr	r3, [r5, #80]	; 0x50
   21380:	add	r3, r3, #4
   21384:	str	r3, [r5, #80]	; 0x50
   21388:	cmp	r3, #0
   2138c:	bne	21324 <fputs@plt+0x101b0>
   21390:	mov	r0, #7
   21394:	b	212f4 <fputs@plt+0x10180>
   21398:	ldr	r3, [r3, #8]
   2139c:	cmp	r3, #0
   213a0:	beq	212e0 <fputs@plt+0x1016c>
   213a4:	ldr	r2, [r3, #52]	; 0x34
   213a8:	cmp	r2, ip
   213ac:	bne	21398 <fputs@plt+0x10224>
   213b0:	ldrb	r2, [r3, #64]	; 0x40
   213b4:	orr	r2, r2, #32
   213b8:	strb	r2, [r3, #64]	; 0x40
   213bc:	ldrb	r2, [r4, #64]	; 0x40
   213c0:	orr	r2, r2, #32
   213c4:	strb	r2, [r4, #64]	; 0x40
   213c8:	b	21398 <fputs@plt+0x10224>
   213cc:	ldr	ip, [r5, #44]	; 0x2c
   213d0:	adds	ip, ip, #0
   213d4:	movne	ip, #1
   213d8:	str	ip, [r4, #52]	; 0x34
   213dc:	mvn	r3, #0
   213e0:	strb	r3, [r4, #68]	; 0x44
   213e4:	str	r7, [r4, #72]	; 0x48
   213e8:	str	r9, [r4]
   213ec:	str	r5, [r4, #4]
   213f0:	adds	r8, r8, #0
   213f4:	movne	r8, #1
   213f8:	strb	r8, [r4, #64]	; 0x40
   213fc:	mov	r3, #0
   21400:	b	212d0 <fputs@plt+0x1015c>
   21404:	ldr	ip, [r5, #44]	; 0x2c
   21408:	adds	ip, ip, #0
   2140c:	movne	ip, #1
   21410:	str	ip, [r4, #52]	; 0x34
   21414:	mvn	r2, #0
   21418:	strb	r2, [r4, #68]	; 0x44
   2141c:	str	r3, [r4, #72]	; 0x48
   21420:	str	r0, [r4]
   21424:	str	r5, [r4, #4]
   21428:	adds	r8, r8, #0
   2142c:	movne	r8, #1
   21430:	strb	r8, [r4, #64]	; 0x40
   21434:	mov	r3, #2
   21438:	b	212d0 <fputs@plt+0x1015c>
   2143c:	str	r4, [sp, #-8]!
   21440:	str	lr, [sp, #4]
   21444:	subs	r4, r0, #0
   21448:	beq	21474 <fputs@plt+0x10300>
   2144c:	movw	r3, #4408	; 0x1138
   21450:	movt	r3, #10
   21454:	ldr	r3, [r3]
   21458:	cmp	r3, #0
   2145c:	bne	21480 <fputs@plt+0x1030c>
   21460:	movw	r3, #4408	; 0x1138
   21464:	movt	r3, #10
   21468:	ldr	r3, [r3, #44]	; 0x2c
   2146c:	mov	r0, r4
   21470:	blx	r3
   21474:	ldr	r4, [sp]
   21478:	add	sp, sp, #4
   2147c:	pop	{pc}		; (ldr pc, [sp], #4)
   21480:	mov	r0, r4
   21484:	bl	13c50 <fputs@plt+0x2adc>
   21488:	movw	r3, #22488	; 0x57d8
   2148c:	movt	r3, #10
   21490:	ldr	r2, [r3]
   21494:	sub	r0, r2, r0
   21498:	str	r0, [r3]
   2149c:	ldr	r2, [r3, #36]	; 0x24
   214a0:	sub	r2, r2, #1
   214a4:	str	r2, [r3, #36]	; 0x24
   214a8:	movw	r3, #4408	; 0x1138
   214ac:	movt	r3, #10
   214b0:	ldr	r3, [r3, #44]	; 0x2c
   214b4:	mov	r0, r4
   214b8:	blx	r3
   214bc:	b	21474 <fputs@plt+0x10300>
   214c0:	strd	r4, [sp, #-16]!
   214c4:	str	r6, [sp, #8]
   214c8:	str	lr, [sp, #12]
   214cc:	mov	r5, r0
   214d0:	bl	138d4 <fputs@plt+0x2760>
   214d4:	mov	r4, r0
   214d8:	mov	r0, r5
   214dc:	bl	2143c <fputs@plt+0x102c8>
   214e0:	mov	r0, r4
   214e4:	ldrd	r4, [sp]
   214e8:	ldr	r6, [sp, #8]
   214ec:	add	sp, sp, #12
   214f0:	pop	{pc}		; (ldr pc, [sp], #4)
   214f4:	cmp	r1, #0
   214f8:	bxeq	lr
   214fc:	str	r4, [sp, #-8]!
   21500:	str	lr, [sp, #4]
   21504:	cmp	r0, #0
   21508:	beq	21530 <fputs@plt+0x103bc>
   2150c:	ldr	r3, [r0, #456]	; 0x1c8
   21510:	cmp	r3, #0
   21514:	bne	21544 <fputs@plt+0x103d0>
   21518:	ldr	r3, [r0, #288]	; 0x120
   2151c:	cmp	r3, r1
   21520:	bhi	21530 <fputs@plt+0x103bc>
   21524:	ldr	r3, [r0, #292]	; 0x124
   21528:	cmp	r3, r1
   2152c:	bhi	2154c <fputs@plt+0x103d8>
   21530:	mov	r0, r1
   21534:	bl	2143c <fputs@plt+0x102c8>
   21538:	ldr	r4, [sp]
   2153c:	add	sp, sp, #4
   21540:	pop	{pc}		; (ldr pc, [sp], #4)
   21544:	bl	13df4 <fputs@plt+0x2c80>
   21548:	b	21538 <fputs@plt+0x103c4>
   2154c:	ldr	r3, [r0, #284]	; 0x11c
   21550:	str	r3, [r1]
   21554:	str	r1, [r0, #284]	; 0x11c
   21558:	ldr	r3, [r0, #264]	; 0x108
   2155c:	sub	r3, r3, #1
   21560:	str	r3, [r0, #264]	; 0x108
   21564:	b	21538 <fputs@plt+0x103c4>
   21568:	str	r4, [sp, #-8]!
   2156c:	str	lr, [sp, #4]
   21570:	mov	r4, r0
   21574:	ldrb	r3, [r0, #25]
   21578:	tst	r3, #4
   2157c:	bne	21594 <fputs@plt+0x10420>
   21580:	mov	r3, #0
   21584:	str	r3, [r4, #8]
   21588:	ldr	r4, [sp]
   2158c:	add	sp, sp, #4
   21590:	pop	{pc}		; (ldr pc, [sp], #4)
   21594:	ldr	r1, [r0, #8]
   21598:	ldr	r0, [r0]
   2159c:	bl	214f4 <fputs@plt+0x10380>
   215a0:	ldrb	r3, [r4, #25]
   215a4:	bic	r3, r3, #4
   215a8:	strb	r3, [r4, #25]
   215ac:	b	21580 <fputs@plt+0x1040c>
   215b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   215b4:	strd	r6, [sp, #8]
   215b8:	strd	r8, [sp, #16]
   215bc:	strd	sl, [sp, #24]
   215c0:	str	lr, [sp, #32]
   215c4:	sub	sp, sp, #4
   215c8:	mov	r6, r1
   215cc:	ldr	r4, [r1]
   215d0:	ldr	r5, [r0, #24]
   215d4:	ldr	fp, [r5, #120]	; 0x78
   215d8:	ldrb	r3, [r0, #89]	; 0x59
   215dc:	orr	r3, r3, #32
   215e0:	bfc	r3, #6, #1
   215e4:	strb	r3, [r0, #89]	; 0x59
   215e8:	ldr	r3, [r0, #4]
   215ec:	ldr	r1, [r0, #32]
   215f0:	subs	r1, r1, #1
   215f4:	bmi	21724 <fputs@plt+0x105b0>
   215f8:	add	r3, r3, #20
   215fc:	movw	lr, #32968	; 0x80c8
   21600:	movt	lr, #8
   21604:	movw	r9, #92	; 0x5c
   21608:	movt	r9, #5
   2160c:	mvn	sl, #18
   21610:	movw	r8, #1424	; 0x590
   21614:	movt	r8, #5
   21618:	b	21670 <fputs@plt+0x104fc>
   2161c:	ldr	r7, [r3, #-12]
   21620:	cmp	r7, #0
   21624:	beq	21634 <fputs@plt+0x104c0>
   21628:	ldrb	r7, [r0, #89]	; 0x59
   2162c:	bfc	r7, #5, #1
   21630:	strb	r7, [r0, #89]	; 0x59
   21634:	ldrb	r7, [r0, #89]	; 0x59
   21638:	orr	r7, r7, #64	; 0x40
   2163c:	strb	r7, [r0, #89]	; 0x59
   21640:	add	r2, lr, r2
   21644:	ldrb	r2, [r2, #2684]	; 0xa7c
   21648:	strb	r2, [ip, #-18]	; 0xffffffee
   2164c:	tst	r2, #1
   21650:	beq	21660 <fputs@plt+0x104ec>
   21654:	ldr	r2, [ip, #-12]
   21658:	cmp	r2, #0
   2165c:	blt	21714 <fputs@plt+0x105a0>
   21660:	sub	r1, r1, #1
   21664:	add	r3, r3, #20
   21668:	cmn	r1, #1
   2166c:	beq	21724 <fputs@plt+0x105b0>
   21670:	mov	ip, r3
   21674:	ldrb	r2, [r3, #-20]	; 0xffffffec
   21678:	cmp	r2, #12
   2167c:	ldrls	pc, [pc, r2, lsl #2]
   21680:	b	21640 <fputs@plt+0x104cc>
   21684:	andeq	r1, r2, r4, lsr r6
   21688:	andeq	r1, r2, r4, lsr r6
   2168c:	andeq	r1, r2, ip, lsl r6
   21690:	strdeq	r1, [r2], -ip
   21694:	andeq	r1, r2, r8, lsl #14
   21698:	strdeq	r1, [r2], -ip
   2169c:	andeq	r1, r2, r8, lsl #14
   216a0:	strdeq	r1, [r2], -ip
   216a4:			; <UNDEFINED> instruction: 0x000216b8
   216a8:			; <UNDEFINED> instruction: 0x000216b8
   216ac:			; <UNDEFINED> instruction: 0x000216b8
   216b0:	andeq	r1, r2, r4, ror #13
   216b4:	andeq	r1, r2, ip, asr #13
   216b8:	ldrb	r7, [r0, #89]	; 0x59
   216bc:	and	r7, r7, #223	; 0xdf
   216c0:	orr	r7, r7, #64	; 0x40
   216c4:	strb	r7, [r0, #89]	; 0x59
   216c8:	b	21640 <fputs@plt+0x104cc>
   216cc:	ldr	r2, [r3, #-12]
   216d0:	cmp	r4, r2
   216d4:	movlt	r4, r2
   216d8:	mov	r2, #0
   216dc:	strb	r2, [r3, #-18]	; 0xffffffee
   216e0:	b	21660 <fputs@plt+0x104ec>
   216e4:	ldr	r2, [r3, #-36]	; 0xffffffdc
   216e8:	cmp	r4, r2
   216ec:	movlt	r4, r2
   216f0:	mov	r2, #1
   216f4:	strb	r2, [r3, #-18]	; 0xffffffee
   216f8:	b	21654 <fputs@plt+0x104e0>
   216fc:	str	r8, [r3, #-4]
   21700:	strb	sl, [r3, #-19]	; 0xffffffed
   21704:	b	21640 <fputs@plt+0x104cc>
   21708:	str	r9, [r3, #-4]
   2170c:	strb	sl, [r3, #-19]	; 0xffffffed
   21710:	b	21640 <fputs@plt+0x104cc>
   21714:	mvn	r2, r2
   21718:	ldr	r2, [fp, r2, lsl #2]
   2171c:	str	r2, [ip, #-12]
   21720:	b	21660 <fputs@plt+0x104ec>
   21724:	ldr	r1, [r5, #120]	; 0x78
   21728:	ldr	r0, [r0]
   2172c:	bl	214f4 <fputs@plt+0x10380>
   21730:	mov	r3, #0
   21734:	str	r3, [r5, #120]	; 0x78
   21738:	str	r3, [r5, #116]	; 0x74
   2173c:	str	r4, [r6]
   21740:	add	sp, sp, #4
   21744:	ldrd	r4, [sp]
   21748:	ldrd	r6, [sp, #8]
   2174c:	ldrd	r8, [sp, #16]
   21750:	ldrd	sl, [sp, #24]
   21754:	add	sp, sp, #32
   21758:	pop	{pc}		; (ldr pc, [sp], #4)
   2175c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   21760:	strd	r6, [sp, #8]
   21764:	strd	r8, [sp, #16]
   21768:	strd	sl, [sp, #24]
   2176c:	str	lr, [sp, #32]
   21770:	sub	sp, sp, #36	; 0x24
   21774:	mov	r4, r0
   21778:	mov	r7, r1
   2177c:	ldr	r5, [r0]
   21780:	add	r3, r1, #444	; 0x1bc
   21784:	ldrsh	sl, [r3]
   21788:	ldr	r6, [r1, #76]	; 0x4c
   2178c:	ldr	fp, [r1, #72]	; 0x48
   21790:	ldr	r3, [r1, #400]	; 0x190
   21794:	str	r3, [sp, #28]
   21798:	ldr	r8, [r1, #84]	; 0x54
   2179c:	cmp	r8, #0
   217a0:	moveq	r8, #1
   217a4:	add	r6, r6, fp
   217a8:	cmp	r6, #0
   217ac:	movle	r3, #0
   217b0:	movgt	r3, #1
   217b4:	cmp	fp, #0
   217b8:	movne	r3, #0
   217bc:	cmp	r3, #0
   217c0:	addne	r6, r6, #1
   217c4:	ldr	r3, [r0, #32]
   217c8:	add	r2, r3, r3, lsl #2
   217cc:	lsl	r2, r2, #2
   217d0:	add	r2, r2, #7
   217d4:	bic	r2, r2, #7
   217d8:	ldr	r0, [r0, #4]
   217dc:	add	r0, r0, r2
   217e0:	str	r0, [sp, #16]
   217e4:	ldr	r3, [r1, #92]	; 0x5c
   217e8:	sub	r2, r3, r2
   217ec:	bic	r2, r2, #7
   217f0:	str	r2, [sp, #20]
   217f4:	cmp	r2, #0
   217f8:	bgt	21a50 <fputs@plt+0x108dc>
   217fc:	add	r1, sp, #28
   21800:	mov	r0, r4
   21804:	bl	215b0 <fputs@plt+0x1043c>
   21808:	ldrb	r3, [r7, #20]
   2180c:	cmp	r3, #0
   21810:	moveq	r2, #0
   21814:	beq	21824 <fputs@plt+0x106b0>
   21818:	ldrb	r2, [r7, #21]
   2181c:	adds	r2, r2, #0
   21820:	movne	r2, #1
   21824:	ldrb	r3, [r4, #89]	; 0x59
   21828:	bfi	r3, r2, #4, #1
   2182c:	strb	r3, [r4, #89]	; 0x59
   21830:	ldrb	r2, [r7, #453]	; 0x1c5
   21834:	cmp	r6, #9
   21838:	movgt	r3, #0
   2183c:	movle	r3, #1
   21840:	cmp	r2, #0
   21844:	moveq	r3, #0
   21848:	cmp	r3, #0
   2184c:	movne	r6, #10
   21850:	ldrb	r3, [r4, #87]	; 0x57
   21854:	bfc	r3, #0, #1
   21858:	strb	r3, [r4, #87]	; 0x57
   2185c:	add	r3, r6, r6, lsl #2
   21860:	lsl	r3, r3, #3
   21864:	str	r3, [sp, #4]
   21868:	add	r3, sl, sl, lsl #2
   2186c:	lsl	r3, r3, #3
   21870:	str	r3, [sp, #8]
   21874:	lsl	r3, fp, #2
   21878:	str	r3, [sp, #12]
   2187c:	mov	r9, #0
   21880:	str	r9, [sp, #24]
   21884:	ldr	r2, [sp, #4]
   21888:	ldr	r1, [r4, #8]
   2188c:	add	r0, sp, #16
   21890:	bl	17ac4 <fputs@plt+0x6950>
   21894:	str	r0, [r4, #8]
   21898:	ldr	r2, [sp, #8]
   2189c:	ldr	r1, [r4, #60]	; 0x3c
   218a0:	add	r0, sp, #16
   218a4:	bl	17ac4 <fputs@plt+0x6950>
   218a8:	str	r0, [r4, #60]	; 0x3c
   218ac:	ldr	r2, [sp, #28]
   218b0:	lsl	r2, r2, #2
   218b4:	ldr	r1, [r4, #12]
   218b8:	add	r0, sp, #16
   218bc:	bl	17ac4 <fputs@plt+0x6950>
   218c0:	str	r0, [r4, #12]
   218c4:	ldr	r2, [sp, #12]
   218c8:	ldr	r1, [r4, #56]	; 0x38
   218cc:	add	r0, sp, #16
   218d0:	bl	17ac4 <fputs@plt+0x6950>
   218d4:	str	r0, [r4, #56]	; 0x38
   218d8:	mov	r2, r8
   218dc:	ldr	r1, [r4, #200]	; 0xc8
   218e0:	add	r0, sp, #16
   218e4:	bl	17ac4 <fputs@plt+0x6950>
   218e8:	str	r0, [r4, #200]	; 0xc8
   218ec:	ldr	r2, [sp, #24]
   218f0:	cmp	r2, #0
   218f4:	beq	21920 <fputs@plt+0x107ac>
   218f8:	asr	r3, r2, #31
   218fc:	mov	r0, r5
   21900:	bl	1d294 <fputs@plt+0xc120>
   21904:	str	r0, [r4, #172]	; 0xac
   21908:	str	r0, [sp, #16]
   2190c:	ldr	r3, [sp, #24]
   21910:	str	r3, [sp, #20]
   21914:	ldrb	r3, [r5, #69]	; 0x45
   21918:	cmp	r3, #0
   2191c:	beq	21880 <fputs@plt+0x1070c>
   21920:	str	fp, [r4, #36]	; 0x24
   21924:	str	r8, [r4, #196]	; 0xc4
   21928:	ldr	r3, [r4, #60]	; 0x3c
   2192c:	cmp	r3, #0
   21930:	beq	21978 <fputs@plt+0x10804>
   21934:	mov	r0, sl
   21938:	strh	sl, [r4, #68]	; 0x44
   2193c:	cmp	sl, #0
   21940:	ble	21978 <fputs@plt+0x10804>
   21944:	mov	r3, #0
   21948:	mov	r1, r3
   2194c:	mov	ip, #1
   21950:	ldr	r2, [r4, #60]	; 0x3c
   21954:	add	r2, r2, r3
   21958:	strh	ip, [r2, #8]
   2195c:	ldr	r2, [r4, #60]	; 0x3c
   21960:	add	r2, r2, r3
   21964:	str	r5, [r2, #32]
   21968:	add	r1, r1, #1
   2196c:	add	r3, r3, #40	; 0x28
   21970:	cmp	r0, r1
   21974:	bne	21950 <fputs@plt+0x107dc>
   21978:	ldr	r3, [r7, #448]	; 0x1c0
   2197c:	strh	r3, [r4, #70]	; 0x46
   21980:	ldr	r3, [r7, #476]	; 0x1dc
   21984:	str	r3, [r4, #64]	; 0x40
   21988:	mov	r3, #0
   2198c:	str	r3, [r7, #448]	; 0x1c0
   21990:	str	r3, [r7, #476]	; 0x1dc
   21994:	ldr	r3, [r4, #8]
   21998:	cmp	r3, #0
   2199c:	beq	219e0 <fputs@plt+0x1086c>
   219a0:	str	r6, [r4, #28]
   219a4:	cmp	r6, #0
   219a8:	ble	219e0 <fputs@plt+0x1086c>
   219ac:	mov	r3, #0
   219b0:	mov	r1, r3
   219b4:	mov	r0, #128	; 0x80
   219b8:	ldr	r2, [r4, #8]
   219bc:	add	r2, r2, r3
   219c0:	strh	r0, [r2, #8]
   219c4:	ldr	r2, [r4, #8]
   219c8:	add	r2, r2, r3
   219cc:	str	r5, [r2, #32]
   219d0:	add	r1, r1, #1
   219d4:	add	r3, r3, #40	; 0x28
   219d8:	cmp	r6, r1
   219dc:	bne	219b8 <fputs@plt+0x10844>
   219e0:	ldrb	r3, [r4, #89]	; 0x59
   219e4:	ldrb	r2, [r7, #453]	; 0x1c5
   219e8:	bfi	r3, r2, #0, #2
   219ec:	strb	r3, [r4, #89]	; 0x59
   219f0:	movw	r3, #3491	; 0xda3
   219f4:	movt	r3, #48626	; 0xbdf2
   219f8:	str	r3, [r4, #40]	; 0x28
   219fc:	mvn	r2, #0
   21a00:	str	r2, [r4, #76]	; 0x4c
   21a04:	mov	r3, #0
   21a08:	str	r3, [r4, #80]	; 0x50
   21a0c:	mov	r1, #2
   21a10:	strb	r1, [r4, #86]	; 0x56
   21a14:	str	r3, [r4, #92]	; 0x5c
   21a18:	mov	r1, #1
   21a1c:	str	r1, [r4, #72]	; 0x48
   21a20:	strb	r2, [r4, #88]	; 0x58
   21a24:	str	r3, [r4, #104]	; 0x68
   21a28:	mov	r2, #0
   21a2c:	mov	r3, #0
   21a30:	strd	r2, [r4, #144]	; 0x90
   21a34:	add	sp, sp, #36	; 0x24
   21a38:	ldrd	r4, [sp]
   21a3c:	ldrd	r6, [sp, #8]
   21a40:	ldrd	r8, [sp, #16]
   21a44:	ldrd	sl, [sp, #24]
   21a48:	add	sp, sp, #32
   21a4c:	pop	{pc}		; (ldr pc, [sp], #4)
   21a50:	mov	r1, #0
   21a54:	bl	10f40 <memset@plt>
   21a58:	b	217fc <fputs@plt+0x10688>
   21a5c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   21a60:	strd	r6, [sp, #8]
   21a64:	str	r8, [sp, #16]
   21a68:	str	lr, [sp, #20]
   21a6c:	mov	r7, r0
   21a70:	mov	r5, r1
   21a74:	mov	r6, r2
   21a78:	mov	r8, r3
   21a7c:	b	21ac0 <fputs@plt+0x1094c>
   21a80:	ldr	r3, [r4, #4]
   21a84:	cmp	r3, #31
   21a88:	bgt	21a98 <fputs@plt+0x10924>
   21a8c:	lsr	r3, r8, r3
   21a90:	tst	r3, #1
   21a94:	bne	21ae0 <fputs@plt+0x1096c>
   21a98:	ldr	r3, [r4, #12]
   21a9c:	cmp	r3, #0
   21aa0:	beq	21aac <fputs@plt+0x10938>
   21aa4:	ldr	r0, [r4, #8]
   21aa8:	blx	r3
   21aac:	ldr	r3, [r4, #16]
   21ab0:	str	r3, [r5]
   21ab4:	mov	r1, r4
   21ab8:	mov	r0, r7
   21abc:	bl	214f4 <fputs@plt+0x10380>
   21ac0:	ldr	r4, [r5]
   21ac4:	cmp	r4, #0
   21ac8:	beq	21ae8 <fputs@plt+0x10974>
   21acc:	cmp	r6, #0
   21ad0:	blt	21a98 <fputs@plt+0x10924>
   21ad4:	ldr	r3, [r4]
   21ad8:	cmp	r3, r6
   21adc:	beq	21a80 <fputs@plt+0x1090c>
   21ae0:	add	r5, r4, #16
   21ae4:	b	21ac0 <fputs@plt+0x1094c>
   21ae8:	ldrd	r4, [sp]
   21aec:	ldrd	r6, [sp, #8]
   21af0:	ldr	r8, [sp, #16]
   21af4:	add	sp, sp, #20
   21af8:	pop	{pc}		; (ldr pc, [sp], #4)
   21afc:	str	r4, [sp, #-8]!
   21b00:	str	lr, [sp, #4]
   21b04:	mov	r1, r0
   21b08:	ldr	r0, [r0, #52]	; 0x34
   21b0c:	bl	214f4 <fputs@plt+0x10380>
   21b10:	ldr	r4, [sp]
   21b14:	add	sp, sp, #4
   21b18:	pop	{pc}		; (ldr pc, [sp], #4)
   21b1c:	strd	r4, [sp, #-16]!
   21b20:	str	r6, [sp, #8]
   21b24:	str	lr, [sp, #12]
   21b28:	subs	r5, r1, #0
   21b2c:	beq	21b7c <fputs@plt+0x10a08>
   21b30:	mov	r6, r0
   21b34:	ldr	r3, [r5, #4]
   21b38:	cmp	r3, #0
   21b3c:	ble	21b64 <fputs@plt+0x109f0>
   21b40:	mov	r4, #0
   21b44:	ldr	r3, [r5]
   21b48:	ldr	r1, [r3, r4, lsl #3]
   21b4c:	mov	r0, r6
   21b50:	bl	214f4 <fputs@plt+0x10380>
   21b54:	add	r4, r4, #1
   21b58:	ldr	r3, [r5, #4]
   21b5c:	cmp	r3, r4
   21b60:	bgt	21b44 <fputs@plt+0x109d0>
   21b64:	ldr	r1, [r5]
   21b68:	mov	r0, r6
   21b6c:	bl	214f4 <fputs@plt+0x10380>
   21b70:	mov	r1, r5
   21b74:	mov	r0, r6
   21b78:	bl	214f4 <fputs@plt+0x10380>
   21b7c:	ldrd	r4, [sp]
   21b80:	ldr	r6, [sp, #8]
   21b84:	add	sp, sp, #12
   21b88:	pop	{pc}		; (ldr pc, [sp], #4)
   21b8c:	subs	r1, r0, #0
   21b90:	bxeq	lr
   21b94:	ldr	r3, [r1]
   21b98:	sub	r3, r3, #1
   21b9c:	str	r3, [r1]
   21ba0:	cmp	r3, #0
   21ba4:	bxne	lr
   21ba8:	str	r4, [sp, #-8]!
   21bac:	str	lr, [sp, #4]
   21bb0:	mov	r0, #0
   21bb4:	bl	214f4 <fputs@plt+0x10380>
   21bb8:	ldr	r4, [sp]
   21bbc:	add	sp, sp, #4
   21bc0:	pop	{pc}		; (ldr pc, [sp], #4)
   21bc4:	strd	r4, [sp, #-16]!
   21bc8:	str	r6, [sp, #8]
   21bcc:	str	lr, [sp, #12]
   21bd0:	ldr	r5, [r0]
   21bd4:	ldr	r3, [r0, #12]
   21bd8:	sub	r3, r3, #1
   21bdc:	str	r3, [r0, #12]
   21be0:	cmp	r3, #0
   21be4:	bne	21c10 <fputs@plt+0x10a9c>
   21be8:	mov	r4, r0
   21bec:	ldr	r0, [r0, #8]
   21bf0:	cmp	r0, #0
   21bf4:	beq	21c04 <fputs@plt+0x10a90>
   21bf8:	ldr	r3, [r0]
   21bfc:	ldr	r3, [r3, #16]
   21c00:	blx	r3
   21c04:	mov	r1, r4
   21c08:	mov	r0, r5
   21c0c:	bl	214f4 <fputs@plt+0x10380>
   21c10:	ldrd	r4, [sp]
   21c14:	ldr	r6, [sp, #8]
   21c18:	add	sp, sp, #12
   21c1c:	pop	{pc}		; (ldr pc, [sp], #4)
   21c20:	ldr	r2, [r1, #56]	; 0x38
   21c24:	cmp	r2, #0
   21c28:	bxeq	lr
   21c2c:	ldr	r3, [r2]
   21c30:	cmp	r0, r3
   21c34:	beq	21c80 <fputs@plt+0x10b0c>
   21c38:	ldr	r3, [r2, #24]
   21c3c:	cmp	r3, #0
   21c40:	bxeq	lr
   21c44:	ldr	r1, [r3]
   21c48:	cmp	r1, r0
   21c4c:	beq	21c58 <fputs@plt+0x10ae4>
   21c50:	mov	r2, r3
   21c54:	b	21c38 <fputs@plt+0x10ac4>
   21c58:	add	r1, r2, #24
   21c5c:	str	r4, [sp, #-8]!
   21c60:	str	lr, [sp, #4]
   21c64:	ldr	r2, [r3, #24]
   21c68:	str	r2, [r1]
   21c6c:	mov	r0, r3
   21c70:	bl	21bc4 <fputs@plt+0x10a50>
   21c74:	ldr	r4, [sp]
   21c78:	add	sp, sp, #4
   21c7c:	pop	{pc}		; (ldr pc, [sp], #4)
   21c80:	add	r1, r1, #56	; 0x38
   21c84:	mov	r3, r2
   21c88:	b	21c5c <fputs@plt+0x10ae8>
   21c8c:	strd	r4, [sp, #-16]!
   21c90:	str	r6, [sp, #8]
   21c94:	str	lr, [sp, #12]
   21c98:	ldr	r4, [r0, #344]	; 0x158
   21c9c:	mov	r3, #0
   21ca0:	str	r3, [r0, #344]	; 0x158
   21ca4:	cmp	r4, r3
   21ca8:	beq	21cc8 <fputs@plt+0x10b54>
   21cac:	bl	17ca8 <fputs@plt+0x6b34>
   21cb0:	ldr	r5, [r4, #24]
   21cb4:	mov	r0, r4
   21cb8:	bl	21bc4 <fputs@plt+0x10a50>
   21cbc:	mov	r4, r5
   21cc0:	cmp	r5, #0
   21cc4:	bne	21cb0 <fputs@plt+0x10b3c>
   21cc8:	ldrd	r4, [sp]
   21ccc:	ldr	r6, [sp, #8]
   21cd0:	add	sp, sp, #12
   21cd4:	pop	{pc}		; (ldr pc, [sp], #4)
   21cd8:	strd	r4, [sp, #-16]!
   21cdc:	str	r6, [sp, #8]
   21ce0:	str	lr, [sp, #12]
   21ce4:	mov	r5, r1
   21ce8:	subs	r6, r0, #0
   21cec:	beq	21d1c <fputs@plt+0x10ba8>
   21cf0:	ldr	r3, [r6, #456]	; 0x1c8
   21cf4:	cmp	r3, #0
   21cf8:	beq	21d1c <fputs@plt+0x10ba8>
   21cfc:	ldr	r3, [r5, #52]	; 0x34
   21d00:	cmp	r3, #0
   21d04:	beq	21d64 <fputs@plt+0x10bf0>
   21d08:	ldr	r3, [r5, #48]	; 0x30
   21d0c:	cmp	r3, #0
   21d10:	ble	21d58 <fputs@plt+0x10be4>
   21d14:	mov	r4, #0
   21d18:	b	21d4c <fputs@plt+0x10bd8>
   21d1c:	mov	r1, r5
   21d20:	mov	r0, #0
   21d24:	bl	1a6cc <fputs@plt+0x9558>
   21d28:	b	21cfc <fputs@plt+0x10b88>
   21d2c:	ldr	r3, [r5, #52]	; 0x34
   21d30:	ldr	r1, [r3, r4, lsl #2]
   21d34:	mov	r0, r6
   21d38:	bl	214f4 <fputs@plt+0x10380>
   21d3c:	add	r4, r4, #1
   21d40:	ldr	r3, [r5, #48]	; 0x30
   21d44:	cmp	r3, r4
   21d48:	ble	21d58 <fputs@plt+0x10be4>
   21d4c:	cmp	r4, #1
   21d50:	beq	21d3c <fputs@plt+0x10bc8>
   21d54:	b	21d2c <fputs@plt+0x10bb8>
   21d58:	ldr	r1, [r5, #52]	; 0x34
   21d5c:	mov	r0, r6
   21d60:	bl	214f4 <fputs@plt+0x10380>
   21d64:	ldrd	r4, [sp]
   21d68:	ldr	r6, [sp, #8]
   21d6c:	add	sp, sp, #12
   21d70:	pop	{pc}		; (ldr pc, [sp], #4)
   21d74:	strd	r4, [sp, #-32]!	; 0xffffffe0
   21d78:	strd	r6, [sp, #8]
   21d7c:	strd	r8, [sp, #16]
   21d80:	str	sl, [sp, #24]
   21d84:	str	lr, [sp, #28]
   21d88:	ldr	sl, [r0, #340]	; 0x154
   21d8c:	cmp	sl, #0
   21d90:	beq	21e18 <fputs@plt+0x10ca4>
   21d94:	mov	r8, r1
   21d98:	mov	r7, r0
   21d9c:	mov	r3, #0
   21da0:	str	r3, [r0, #340]	; 0x154
   21da4:	ldr	r3, [r0, #316]	; 0x13c
   21da8:	cmp	r3, #0
   21dac:	ble	21e04 <fputs@plt+0x10c90>
   21db0:	sub	r6, sl, #4
   21db4:	mov	r5, #0
   21db8:	mov	r9, r5
   21dbc:	b	21ddc <fputs@plt+0x10c68>
   21dc0:	str	r9, [r4, #20]
   21dc4:	mov	r0, r4
   21dc8:	bl	21bc4 <fputs@plt+0x10a50>
   21dcc:	add	r5, r5, #1
   21dd0:	ldr	r3, [r7, #316]	; 0x13c
   21dd4:	cmp	r3, r5
   21dd8:	ble	21e04 <fputs@plt+0x10c90>
   21ddc:	ldr	r4, [r6, #4]!
   21de0:	ldr	r0, [r4, #8]
   21de4:	cmp	r0, #0
   21de8:	beq	21dc0 <fputs@plt+0x10c4c>
   21dec:	ldr	r3, [r0]
   21df0:	ldr	r3, [r3, r8]
   21df4:	cmp	r3, #0
   21df8:	beq	21dc0 <fputs@plt+0x10c4c>
   21dfc:	blx	r3
   21e00:	b	21dc0 <fputs@plt+0x10c4c>
   21e04:	mov	r1, sl
   21e08:	mov	r0, r7
   21e0c:	bl	214f4 <fputs@plt+0x10380>
   21e10:	mov	r3, #0
   21e14:	str	r3, [r7, #316]	; 0x13c
   21e18:	ldrd	r4, [sp]
   21e1c:	ldrd	r6, [sp, #8]
   21e20:	ldrd	r8, [sp, #16]
   21e24:	ldr	sl, [sp, #24]
   21e28:	add	sp, sp, #28
   21e2c:	pop	{pc}		; (ldr pc, [sp], #4)
   21e30:	str	r4, [sp, #-8]!
   21e34:	str	lr, [sp, #4]
   21e38:	mov	r4, r0
   21e3c:	ldr	r1, [r0, #424]	; 0x1a8
   21e40:	cmp	r1, #0
   21e44:	beq	21e64 <fputs@plt+0x10cf0>
   21e48:	ldr	r3, [r1, #24]
   21e4c:	str	r3, [r4, #424]	; 0x1a8
   21e50:	mov	r0, r4
   21e54:	bl	214f4 <fputs@plt+0x10380>
   21e58:	ldr	r1, [r4, #424]	; 0x1a8
   21e5c:	cmp	r1, #0
   21e60:	bne	21e48 <fputs@plt+0x10cd4>
   21e64:	mov	r3, #0
   21e68:	str	r3, [r4, #432]	; 0x1b0
   21e6c:	str	r3, [r4, #436]	; 0x1b4
   21e70:	strb	r3, [r4, #75]	; 0x4b
   21e74:	ldr	r4, [sp]
   21e78:	add	sp, sp, #4
   21e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   21e80:	strd	r4, [sp, #-16]!
   21e84:	str	r6, [sp, #8]
   21e88:	str	lr, [sp, #12]
   21e8c:	ldr	r4, [r1, #24]
   21e90:	cmp	r4, #0
   21e94:	beq	21ec8 <fputs@plt+0x10d54>
   21e98:	ldr	r3, [r4]
   21e9c:	sub	r3, r3, #1
   21ea0:	str	r3, [r4]
   21ea4:	cmp	r3, #0
   21ea8:	bne	21ec8 <fputs@plt+0x10d54>
   21eac:	mov	r5, r0
   21eb0:	ldr	r3, [r4, #4]
   21eb4:	ldr	r0, [r4, #8]
   21eb8:	blx	r3
   21ebc:	mov	r1, r4
   21ec0:	mov	r0, r5
   21ec4:	bl	214f4 <fputs@plt+0x10380>
   21ec8:	ldrd	r4, [sp]
   21ecc:	ldr	r6, [sp, #8]
   21ed0:	add	sp, sp, #12
   21ed4:	pop	{pc}		; (ldr pc, [sp], #4)
   21ed8:	cmp	r1, #0
   21edc:	beq	21fe0 <fputs@plt+0x10e6c>
   21ee0:	ldr	r2, [r1, #16]
   21ee4:	cmp	r2, #0
   21ee8:	beq	21fe8 <fputs@plt+0x10e74>
   21eec:	str	r4, [sp, #-16]!
   21ef0:	strd	r6, [sp, #4]
   21ef4:	str	lr, [sp, #12]
   21ef8:	sub	sp, sp, #72	; 0x48
   21efc:	mov	r4, r0
   21f00:	mov	r3, #0
   21f04:	str	r3, [sp, #12]
   21f08:	str	r3, [sp, #16]
   21f0c:	str	r3, [sp, #20]
   21f10:	str	r3, [sp, #24]
   21f14:	str	r3, [sp, #28]
   21f18:	add	r3, sp, #32
   21f1c:	mov	r6, #0
   21f20:	mov	r7, #0
   21f24:	strd	r6, [sp, #32]
   21f28:	strd	r6, [sp, #40]	; 0x28
   21f2c:	strd	r6, [sp, #48]	; 0x30
   21f30:	strd	r6, [sp, #56]	; 0x38
   21f34:	strd	r6, [sp, #64]	; 0x40
   21f38:	mov	r0, #1
   21f3c:	strh	r0, [sp, #40]	; 0x28
   21f40:	ldr	r0, [r4, #32]
   21f44:	str	r0, [sp, #64]	; 0x40
   21f48:	str	r3, [sp]
   21f4c:	str	r4, [sp, #8]
   21f50:	str	r1, [sp, #4]
   21f54:	mov	r0, sp
   21f58:	blx	r2
   21f5c:	ldr	r3, [r4, #24]
   21f60:	cmp	r3, #0
   21f64:	bgt	21fd0 <fputs@plt+0x10e5c>
   21f68:	ldr	r3, [sp, #36]	; 0x24
   21f6c:	ldr	r2, [sp, #32]
   21f70:	str	r2, [r4]
   21f74:	str	r3, [r4, #4]
   21f78:	ldr	r2, [sp, #40]	; 0x28
   21f7c:	ldr	r3, [sp, #44]	; 0x2c
   21f80:	str	r2, [r4, #8]
   21f84:	str	r3, [r4, #12]
   21f88:	ldr	r2, [sp, #48]	; 0x30
   21f8c:	ldr	r3, [sp, #52]	; 0x34
   21f90:	str	r2, [r4, #16]
   21f94:	str	r3, [r4, #20]
   21f98:	ldr	r2, [sp, #56]	; 0x38
   21f9c:	ldr	r3, [sp, #60]	; 0x3c
   21fa0:	str	r2, [r4, #24]
   21fa4:	str	r3, [r4, #28]
   21fa8:	ldr	r2, [sp, #64]	; 0x40
   21fac:	ldr	r3, [sp, #68]	; 0x44
   21fb0:	str	r2, [r4, #32]
   21fb4:	str	r3, [r4, #36]	; 0x24
   21fb8:	ldr	r0, [sp, #20]
   21fbc:	add	sp, sp, #72	; 0x48
   21fc0:	ldr	r4, [sp]
   21fc4:	ldrd	r6, [sp, #4]
   21fc8:	add	sp, sp, #12
   21fcc:	pop	{pc}		; (ldr pc, [sp], #4)
   21fd0:	ldr	r1, [r4, #20]
   21fd4:	ldr	r0, [r4, #32]
   21fd8:	bl	214f4 <fputs@plt+0x10380>
   21fdc:	b	21f68 <fputs@plt+0x10df4>
   21fe0:	mov	r0, #0
   21fe4:	bx	lr
   21fe8:	mov	r0, #0
   21fec:	bx	lr
   21ff0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   21ff4:	strd	r6, [sp, #8]
   21ff8:	str	r8, [sp, #16]
   21ffc:	str	lr, [sp, #20]
   22000:	mov	r7, r0
   22004:	ldr	r3, [r0, #20]
   22008:	cmp	r3, #2
   2200c:	ble	220a4 <fputs@plt+0x10f30>
   22010:	mov	r5, #2
   22014:	mov	r4, r5
   22018:	mov	r8, #0
   2201c:	b	22048 <fputs@plt+0x10ed4>
   22020:	ldr	r1, [r6, r4, lsl #4]
   22024:	mov	r0, r7
   22028:	bl	214f4 <fputs@plt+0x10380>
   2202c:	str	r8, [r6, r4, lsl #4]
   22030:	b	22038 <fputs@plt+0x10ec4>
   22034:	add	r5, r5, #1
   22038:	add	r4, r4, #1
   2203c:	ldr	r3, [r7, #20]
   22040:	cmp	r3, r4
   22044:	ble	22084 <fputs@plt+0x10f10>
   22048:	ldr	r6, [r7, #16]
   2204c:	lsl	r3, r4, #4
   22050:	add	r1, r6, r3
   22054:	ldr	r2, [r1, #4]
   22058:	cmp	r2, #0
   2205c:	beq	22020 <fputs@plt+0x10eac>
   22060:	cmp	r4, r5
   22064:	ble	22034 <fputs@plt+0x10ec0>
   22068:	lsl	r0, r5, #4
   2206c:	add	ip, r6, r0
   22070:	ldrd	r2, [r3, r6]
   22074:	strd	r2, [r6, r0]
   22078:	ldrd	r2, [r1, #8]
   2207c:	strd	r2, [ip, #8]
   22080:	b	22034 <fputs@plt+0x10ec0>
   22084:	str	r5, [r7, #20]
   22088:	cmp	r5, #2
   2208c:	ble	220ac <fputs@plt+0x10f38>
   22090:	ldrd	r4, [sp]
   22094:	ldrd	r6, [sp, #8]
   22098:	ldr	r8, [sp, #16]
   2209c:	add	sp, sp, #20
   220a0:	pop	{pc}		; (ldr pc, [sp], #4)
   220a4:	mov	r3, #2
   220a8:	str	r3, [r0, #20]
   220ac:	ldr	r1, [r7, #16]
   220b0:	add	r4, r7, #392	; 0x188
   220b4:	cmp	r1, r4
   220b8:	beq	22090 <fputs@plt+0x10f1c>
   220bc:	ldr	ip, [r1]
   220c0:	ldr	r0, [r1, #4]
   220c4:	ldr	r2, [r1, #8]
   220c8:	ldr	r3, [r1, #12]
   220cc:	str	ip, [r7, #392]	; 0x188
   220d0:	str	r0, [r7, #396]	; 0x18c
   220d4:	str	r2, [r7, #400]	; 0x190
   220d8:	str	r3, [r7, #404]	; 0x194
   220dc:	ldr	ip, [r1, #16]
   220e0:	ldr	r0, [r1, #20]
   220e4:	ldr	r2, [r1, #24]
   220e8:	ldr	r3, [r1, #28]
   220ec:	str	ip, [r7, #408]	; 0x198
   220f0:	str	r0, [r7, #412]	; 0x19c
   220f4:	str	r2, [r7, #416]	; 0x1a0
   220f8:	str	r3, [r7, #420]	; 0x1a4
   220fc:	mov	r0, r7
   22100:	bl	214f4 <fputs@plt+0x10380>
   22104:	str	r4, [r7, #16]
   22108:	b	22090 <fputs@plt+0x10f1c>
   2210c:	ldrh	r3, [r1, #44]	; 0x2c
   22110:	cmp	r3, r2
   22114:	blt	22120 <fputs@plt+0x10fac>
   22118:	mov	r0, #0
   2211c:	bx	lr
   22120:	strd	r4, [sp, #-24]!	; 0xffffffe8
   22124:	strd	r6, [sp, #8]
   22128:	str	r8, [sp, #16]
   2212c:	str	lr, [sp, #20]
   22130:	mov	r5, r1
   22134:	mov	r6, r0
   22138:	add	r2, r2, #7
   2213c:	bic	r4, r2, #7
   22140:	lsl	r2, r4, #2
   22144:	mov	r3, #0
   22148:	bl	13ea0 <fputs@plt+0x2d2c>
   2214c:	subs	r7, r0, #0
   22150:	moveq	r0, #7
   22154:	beq	22190 <fputs@plt+0x1101c>
   22158:	ldrh	r2, [r5, #44]	; 0x2c
   2215c:	lsl	r2, r2, #2
   22160:	ldr	r1, [r5, #48]	; 0x30
   22164:	mov	r0, r7
   22168:	bl	10fdc <memcpy@plt>
   2216c:	ldr	r1, [r5, #48]	; 0x30
   22170:	add	r3, r5, #56	; 0x38
   22174:	cmp	r1, r3
   22178:	beq	22184 <fputs@plt+0x11010>
   2217c:	mov	r0, r6
   22180:	bl	214f4 <fputs@plt+0x10380>
   22184:	str	r7, [r5, #48]	; 0x30
   22188:	strh	r4, [r5, #44]	; 0x2c
   2218c:	mov	r0, #0
   22190:	ldrd	r4, [sp]
   22194:	ldrd	r6, [sp, #8]
   22198:	ldr	r8, [sp, #16]
   2219c:	add	sp, sp, #20
   221a0:	pop	{pc}		; (ldr pc, [sp], #4)
   221a4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   221a8:	strd	r6, [sp, #8]
   221ac:	strd	r8, [sp, #16]
   221b0:	str	sl, [sp, #24]
   221b4:	str	lr, [sp, #28]
   221b8:	subs	r7, r1, #0
   221bc:	moveq	sl, r7
   221c0:	beq	22250 <fputs@plt+0x110dc>
   221c4:	mov	r9, r0
   221c8:	mov	r2, #8
   221cc:	mov	r3, #0
   221d0:	bl	13ea0 <fputs@plt+0x2d2c>
   221d4:	subs	sl, r0, #0
   221d8:	beq	22250 <fputs@plt+0x110dc>
   221dc:	ldr	r2, [r7, #4]
   221e0:	str	r2, [sl, #4]
   221e4:	lsl	r2, r2, #3
   221e8:	mov	r3, #0
   221ec:	mov	r0, r9
   221f0:	bl	13ea0 <fputs@plt+0x2d2c>
   221f4:	mov	r4, r0
   221f8:	str	r0, [sl]
   221fc:	cmp	r0, #0
   22200:	beq	2226c <fputs@plt+0x110f8>
   22204:	ldr	r3, [r7, #4]
   22208:	cmp	r3, #0
   2220c:	movgt	r4, #0
   22210:	ble	22250 <fputs@plt+0x110dc>
   22214:	lsl	r3, r4, #3
   22218:	ldr	r6, [sl]
   2221c:	add	r8, r6, r3
   22220:	ldr	r2, [r7]
   22224:	add	r5, r2, r3
   22228:	ldr	r1, [r2, r4, lsl #3]
   2222c:	mov	r0, r9
   22230:	bl	1e9ac <fputs@plt+0xd838>
   22234:	str	r0, [r6, r4, lsl #3]
   22238:	ldr	r3, [r5, #4]
   2223c:	str	r3, [r8, #4]
   22240:	add	r4, r4, #1
   22244:	ldr	r3, [r7, #4]
   22248:	cmp	r3, r4
   2224c:	bgt	22214 <fputs@plt+0x110a0>
   22250:	mov	r0, sl
   22254:	ldrd	r4, [sp]
   22258:	ldrd	r6, [sp, #8]
   2225c:	ldrd	r8, [sp, #16]
   22260:	ldr	sl, [sp, #24]
   22264:	add	sp, sp, #28
   22268:	pop	{pc}		; (ldr pc, [sp], #4)
   2226c:	mov	r1, sl
   22270:	mov	r0, r9
   22274:	bl	214f4 <fputs@plt+0x10380>
   22278:	mov	sl, r4
   2227c:	b	22250 <fputs@plt+0x110dc>
   22280:	strd	r4, [sp, #-32]!	; 0xffffffe0
   22284:	strd	r6, [sp, #8]
   22288:	strd	r8, [sp, #16]
   2228c:	str	sl, [sp, #24]
   22290:	str	lr, [sp, #28]
   22294:	subs	r8, r1, #0
   22298:	moveq	sl, r8
   2229c:	beq	2239c <fputs@plt+0x11228>
   222a0:	mov	r9, r2
   222a4:	mov	r6, r0
   222a8:	mov	r2, #8
   222ac:	mov	r3, #0
   222b0:	bl	13ea0 <fputs@plt+0x2d2c>
   222b4:	subs	sl, r0, #0
   222b8:	beq	2239c <fputs@plt+0x11228>
   222bc:	ldr	r2, [r8]
   222c0:	str	r2, [sl]
   222c4:	tst	r9, #1
   222c8:	bne	222e8 <fputs@plt+0x11174>
   222cc:	cmp	r2, #1
   222d0:	ble	223b8 <fputs@plt+0x11244>
   222d4:	mov	r3, #1
   222d8:	lsl	r3, r3, #1
   222dc:	cmp	r2, r3
   222e0:	bgt	222d8 <fputs@plt+0x11164>
   222e4:	mov	r2, r3
   222e8:	add	r2, r2, r2, lsl #2
   222ec:	lsl	r2, r2, #2
   222f0:	mov	r3, #0
   222f4:	mov	r0, r6
   222f8:	bl	13ea0 <fputs@plt+0x2d2c>
   222fc:	mov	r4, r0
   22300:	str	r0, [sl, #4]
   22304:	cmp	r0, #0
   22308:	beq	223c0 <fputs@plt+0x1124c>
   2230c:	ldr	r5, [r8, #4]
   22310:	ldr	r3, [r8]
   22314:	cmp	r3, #0
   22318:	ble	2239c <fputs@plt+0x11228>
   2231c:	mov	r7, #0
   22320:	mov	r2, r9
   22324:	ldr	r1, [r5]
   22328:	mov	r0, r6
   2232c:	bl	228ec <fputs@plt+0x11778>
   22330:	str	r0, [r4]
   22334:	ldr	r1, [r5, #4]
   22338:	mov	r0, r6
   2233c:	bl	1e9ac <fputs@plt+0xd838>
   22340:	str	r0, [r4, #4]
   22344:	ldr	r1, [r5, #8]
   22348:	mov	r0, r6
   2234c:	bl	1e9ac <fputs@plt+0xd838>
   22350:	str	r0, [r4, #8]
   22354:	ldrb	r3, [r5, #12]
   22358:	strb	r3, [r4, #12]
   2235c:	ldrb	r3, [r4, #13]
   22360:	bfc	r3, #0, #1
   22364:	strb	r3, [r4, #13]
   22368:	ldrb	r3, [r5, #13]
   2236c:	ubfx	r3, r3, #1, #1
   22370:	ldrb	r2, [r4, #13]
   22374:	bfi	r2, r3, #1, #1
   22378:	strb	r2, [r4, #13]
   2237c:	ldr	r3, [r5, #16]
   22380:	str	r3, [r4, #16]
   22384:	add	r7, r7, #1
   22388:	add	r4, r4, #20
   2238c:	add	r5, r5, #20
   22390:	ldr	r3, [r8]
   22394:	cmp	r3, r7
   22398:	bgt	22320 <fputs@plt+0x111ac>
   2239c:	mov	r0, sl
   223a0:	ldrd	r4, [sp]
   223a4:	ldrd	r6, [sp, #8]
   223a8:	ldrd	r8, [sp, #16]
   223ac:	ldr	sl, [sp, #24]
   223b0:	add	sp, sp, #28
   223b4:	pop	{pc}		; (ldr pc, [sp], #4)
   223b8:	mov	r2, #1
   223bc:	b	222e8 <fputs@plt+0x11174>
   223c0:	mov	r1, sl
   223c4:	mov	r0, r6
   223c8:	bl	214f4 <fputs@plt+0x10380>
   223cc:	mov	sl, r4
   223d0:	b	2239c <fputs@plt+0x11228>
   223d4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   223d8:	strd	r6, [sp, #8]
   223dc:	strd	r8, [sp, #16]
   223e0:	strd	sl, [sp, #24]
   223e4:	str	lr, [sp, #32]
   223e8:	sub	sp, sp, #4
   223ec:	subs	r6, r1, #0
   223f0:	moveq	r4, r6
   223f4:	beq	225b0 <fputs@plt+0x1143c>
   223f8:	mov	r7, r2
   223fc:	mov	r5, r0
   22400:	mov	r2, #68	; 0x44
   22404:	mov	r3, #0
   22408:	bl	13ea0 <fputs@plt+0x2d2c>
   2240c:	subs	r4, r0, #0
   22410:	beq	225b0 <fputs@plt+0x1143c>
   22414:	mov	r2, r7
   22418:	ldr	r1, [r6]
   2241c:	mov	r0, r5
   22420:	bl	22280 <fputs@plt+0x1110c>
   22424:	str	r0, [r4]
   22428:	mov	r2, r7
   2242c:	ldr	r1, [r6, #28]
   22430:	mov	r0, r5
   22434:	bl	22908 <fputs@plt+0x11794>
   22438:	str	r0, [r4, #28]
   2243c:	mov	r2, r7
   22440:	ldr	r1, [r6, #32]
   22444:	mov	r0, r5
   22448:	bl	228ec <fputs@plt+0x11778>
   2244c:	str	r0, [r4, #32]
   22450:	mov	r2, r7
   22454:	ldr	r1, [r6, #36]	; 0x24
   22458:	mov	r0, r5
   2245c:	bl	22280 <fputs@plt+0x1110c>
   22460:	str	r0, [r4, #36]	; 0x24
   22464:	mov	r2, r7
   22468:	ldr	r1, [r6, #40]	; 0x28
   2246c:	mov	r0, r5
   22470:	bl	228ec <fputs@plt+0x11778>
   22474:	str	r0, [r4, #40]	; 0x28
   22478:	mov	r2, r7
   2247c:	ldr	r1, [r6, #44]	; 0x2c
   22480:	mov	r0, r5
   22484:	bl	22280 <fputs@plt+0x1110c>
   22488:	str	r0, [r4, #44]	; 0x2c
   2248c:	ldrb	r3, [r6, #4]
   22490:	strb	r3, [r4, #4]
   22494:	mov	r2, r7
   22498:	ldr	r1, [r6, #48]	; 0x30
   2249c:	mov	r0, r5
   224a0:	bl	223d4 <fputs@plt+0x11260>
   224a4:	str	r0, [r4, #48]	; 0x30
   224a8:	cmp	r0, #0
   224ac:	strne	r4, [r0, #52]	; 0x34
   224b0:	mov	r8, #0
   224b4:	str	r8, [r4, #52]	; 0x34
   224b8:	mov	r2, r7
   224bc:	ldr	r1, [r6, #56]	; 0x38
   224c0:	mov	r0, r5
   224c4:	bl	228ec <fputs@plt+0x11778>
   224c8:	str	r0, [r4, #56]	; 0x38
   224cc:	mov	r2, r7
   224d0:	ldr	r1, [r6, #60]	; 0x3c
   224d4:	mov	r0, r5
   224d8:	bl	228ec <fputs@plt+0x11778>
   224dc:	str	r0, [r4, #60]	; 0x3c
   224e0:	str	r8, [r4, #12]
   224e4:	str	r8, [r4, #16]
   224e8:	ldr	r3, [r6, #8]
   224ec:	bic	r3, r3, #16
   224f0:	str	r3, [r4, #8]
   224f4:	mvn	r3, #0
   224f8:	str	r3, [r4, #20]
   224fc:	str	r3, [r4, #24]
   22500:	ldrsh	r3, [r6, #6]
   22504:	strh	r3, [r4, #6]
   22508:	ldr	r8, [r6, #64]	; 0x40
   2250c:	cmp	r8, #0
   22510:	moveq	fp, r8
   22514:	beq	225ac <fputs@plt+0x11438>
   22518:	ldr	r2, [r8]
   2251c:	lsl	r2, r2, #4
   22520:	add	r2, r2, #8
   22524:	asr	r3, r2, #31
   22528:	mov	r0, r5
   2252c:	bl	1d294 <fputs@plt+0xc120>
   22530:	subs	fp, r0, #0
   22534:	beq	225ac <fputs@plt+0x11438>
   22538:	ldr	r3, [r8]
   2253c:	str	r3, [fp]
   22540:	ldr	r3, [r8]
   22544:	cmp	r3, #0
   22548:	ble	225ac <fputs@plt+0x11438>
   2254c:	mov	r7, r8
   22550:	mov	r6, fp
   22554:	mov	r9, #0
   22558:	mov	sl, r9
   2255c:	mov	r2, sl
   22560:	ldr	r1, [r7, #16]
   22564:	mov	r0, r5
   22568:	bl	223d4 <fputs@plt+0x11260>
   2256c:	str	r0, [r6, #16]
   22570:	mov	r2, sl
   22574:	ldr	r1, [r7, #12]
   22578:	mov	r0, r5
   2257c:	bl	22280 <fputs@plt+0x1110c>
   22580:	str	r0, [r6, #12]
   22584:	ldr	r1, [r7, #8]
   22588:	mov	r0, r5
   2258c:	bl	1e9ac <fputs@plt+0xd838>
   22590:	str	r0, [r6, #8]
   22594:	add	r9, r9, #1
   22598:	add	r7, r7, #16
   2259c:	add	r6, r6, #16
   225a0:	ldr	r3, [r8]
   225a4:	cmp	r9, r3
   225a8:	blt	2255c <fputs@plt+0x113e8>
   225ac:	str	fp, [r4, #64]	; 0x40
   225b0:	mov	r0, r4
   225b4:	add	sp, sp, #4
   225b8:	ldrd	r4, [sp]
   225bc:	ldrd	r6, [sp, #8]
   225c0:	ldrd	r8, [sp, #16]
   225c4:	ldrd	sl, [sp, #24]
   225c8:	add	sp, sp, #32
   225cc:	pop	{pc}		; (ldr pc, [sp], #4)
   225d0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   225d4:	strd	r6, [sp, #8]
   225d8:	strd	r8, [sp, #16]
   225dc:	strd	sl, [sp, #24]
   225e0:	str	lr, [sp, #32]
   225e4:	sub	sp, sp, #28
   225e8:	subs	r5, r1, #0
   225ec:	moveq	r4, r5
   225f0:	beq	22714 <fputs@plt+0x115a0>
   225f4:	mov	r6, r3
   225f8:	mov	r7, r2
   225fc:	str	r0, [sp, #4]
   22600:	cmp	r3, #0
   22604:	beq	22734 <fputs@plt+0x115c0>
   22608:	ldr	r3, [r3]
   2260c:	str	r3, [sp, #20]
   22610:	mov	r8, #32768	; 0x8000
   22614:	ldr	r4, [sp, #20]
   22618:	cmp	r4, #0
   2261c:	beq	22714 <fputs@plt+0x115a0>
   22620:	ands	sl, r7, #1
   22624:	beq	22854 <fputs@plt+0x116e0>
   22628:	ldr	r3, [r5, #12]
   2262c:	cmp	r3, #0
   22630:	movwne	r0, #8220	; 0x201c
   22634:	beq	2275c <fputs@plt+0x115e8>
   22638:	str	r0, [sp, #8]
   2263c:	ubfx	r3, r0, #0, #12
   22640:	str	r3, [sp, #12]
   22644:	ldr	fp, [r5, #4]
   22648:	tst	fp, #1024	; 0x400
   2264c:	movne	r9, #0
   22650:	bne	22674 <fputs@plt+0x11500>
   22654:	ldr	r0, [r5, #8]
   22658:	cmp	r0, #0
   2265c:	moveq	r9, #0
   22660:	beq	22674 <fputs@plt+0x11500>
   22664:	bl	1c2f8 <fputs@plt+0xb184>
   22668:	add	r9, r0, #1
   2266c:	cmp	sl, #0
   22670:	beq	22870 <fputs@plt+0x116fc>
   22674:	ldr	r2, [sp, #12]
   22678:	mov	r1, r5
   2267c:	mov	r0, r4
   22680:	bl	10fdc <memcpy@plt>
   22684:	ldr	r3, [r4, #4]
   22688:	bic	r3, r3, #122880	; 0x1e000
   2268c:	orr	r8, r3, r8
   22690:	ldr	r3, [sp, #8]
   22694:	and	r3, r3, #24576	; 0x6000
   22698:	orr	r8, r8, r3
   2269c:	str	r8, [r4, #4]
   226a0:	cmp	r9, #0
   226a4:	bne	22774 <fputs@plt+0x11600>
   226a8:	ldr	r2, [r5, #4]
   226ac:	ldr	r3, [r4, #4]
   226b0:	orr	r3, r2, r3
   226b4:	tst	r3, #16384	; 0x4000
   226b8:	bne	226d8 <fputs@plt+0x11564>
   226bc:	tst	r2, #2048	; 0x800
   226c0:	beq	22794 <fputs@plt+0x11620>
   226c4:	mov	r2, sl
   226c8:	ldr	r1, [r5, #20]
   226cc:	ldr	r0, [sp, #4]
   226d0:	bl	223d4 <fputs@plt+0x11260>
   226d4:	str	r0, [r4, #20]
   226d8:	ldr	r8, [r4, #4]
   226dc:	tst	r8, #24576	; 0x6000
   226e0:	beq	227e4 <fputs@plt+0x11670>
   226e4:	mov	r1, r7
   226e8:	mov	r0, r5
   226ec:	bl	1c324 <fputs@plt+0xb1b0>
   226f0:	ldr	r3, [sp, #20]
   226f4:	add	r0, r3, r0
   226f8:	str	r0, [sp, #20]
   226fc:	tst	r8, #8192	; 0x2000
   22700:	bne	227ac <fputs@plt+0x11638>
   22704:	cmp	r6, #0
   22708:	beq	22714 <fputs@plt+0x115a0>
   2270c:	ldr	r3, [sp, #20]
   22710:	str	r3, [r6]
   22714:	mov	r0, r4
   22718:	add	sp, sp, #28
   2271c:	ldrd	r4, [sp]
   22720:	ldrd	r6, [sp, #8]
   22724:	ldrd	r8, [sp, #16]
   22728:	ldrd	sl, [sp, #24]
   2272c:	add	sp, sp, #32
   22730:	pop	{pc}		; (ldr pc, [sp], #4)
   22734:	mov	r1, r2
   22738:	mov	r0, r5
   2273c:	bl	1c39c <fputs@plt+0xb228>
   22740:	mov	r2, r0
   22744:	asr	r3, r0, #31
   22748:	ldr	r0, [sp, #4]
   2274c:	bl	13ea0 <fputs@plt+0x2d2c>
   22750:	str	r0, [sp, #20]
   22754:	mov	r8, #0
   22758:	b	22614 <fputs@plt+0x114a0>
   2275c:	ldr	r2, [r5, #20]
   22760:	movw	r0, #8220	; 0x201c
   22764:	movw	r3, #16396	; 0x400c
   22768:	cmp	r2, #0
   2276c:	moveq	r0, r3
   22770:	b	22638 <fputs@plt+0x114c4>
   22774:	ldr	r0, [sp, #20]
   22778:	ldr	r3, [sp, #12]
   2277c:	add	r0, r0, r3
   22780:	str	r0, [r4, #8]
   22784:	mov	r2, r9
   22788:	ldr	r1, [r5, #8]
   2278c:	bl	10fdc <memcpy@plt>
   22790:	b	226a8 <fputs@plt+0x11534>
   22794:	mov	r2, sl
   22798:	ldr	r1, [r5, #20]
   2279c:	ldr	r0, [sp, #4]
   227a0:	bl	22280 <fputs@plt+0x1110c>
   227a4:	str	r0, [r4, #20]
   227a8:	b	226d8 <fputs@plt+0x11564>
   227ac:	add	r3, sp, #20
   227b0:	mov	r2, #1
   227b4:	ldr	r1, [r5, #12]
   227b8:	ldr	r7, [sp, #4]
   227bc:	mov	r0, r7
   227c0:	bl	225d0 <fputs@plt+0x1145c>
   227c4:	str	r0, [r4, #12]
   227c8:	add	r3, sp, #20
   227cc:	mov	r2, #1
   227d0:	ldr	r1, [r5, #16]
   227d4:	mov	r0, r7
   227d8:	bl	225d0 <fputs@plt+0x1145c>
   227dc:	str	r0, [r4, #16]
   227e0:	b	22704 <fputs@plt+0x11590>
   227e4:	ldr	r3, [r5, #4]
   227e8:	tst	r3, #16384	; 0x4000
   227ec:	bne	22714 <fputs@plt+0x115a0>
   227f0:	mov	r2, #0
   227f4:	ldr	r1, [r5, #12]
   227f8:	ldr	r6, [sp, #4]
   227fc:	mov	r0, r6
   22800:	bl	228ec <fputs@plt+0x11778>
   22804:	str	r0, [r4, #12]
   22808:	mov	r2, #0
   2280c:	ldr	r1, [r5, #16]
   22810:	mov	r0, r6
   22814:	bl	228ec <fputs@plt+0x11778>
   22818:	str	r0, [r4, #16]
   2281c:	b	22714 <fputs@plt+0x115a0>
   22820:	mov	fp, #12
   22824:	mov	r2, fp
   22828:	mov	r1, r5
   2282c:	mov	r0, r4
   22830:	bl	10fdc <memcpy@plt>
   22834:	rsb	r2, fp, #48	; 0x30
   22838:	mov	r1, #0
   2283c:	ldr	r0, [sp, #20]
   22840:	add	r0, r0, fp
   22844:	bl	10f40 <memset@plt>
   22848:	b	22684 <fputs@plt+0x11510>
   2284c:	mov	fp, #28
   22850:	b	22824 <fputs@plt+0x116b0>
   22854:	ldr	fp, [r5, #4]
   22858:	tst	fp, #1024	; 0x400
   2285c:	beq	228c0 <fputs@plt+0x1174c>
   22860:	mov	r9, sl
   22864:	mov	r3, #48	; 0x30
   22868:	str	r3, [sp, #12]
   2286c:	str	r3, [sp, #8]
   22870:	tst	fp, #16384	; 0x4000
   22874:	bne	22820 <fputs@plt+0x116ac>
   22878:	tst	fp, #8192	; 0x2000
   2287c:	moveq	r3, r5
   22880:	moveq	r2, r4
   22884:	addeq	fp, r5, #48	; 0x30
   22888:	bne	2284c <fputs@plt+0x116d8>
   2288c:	ldr	lr, [r3]
   22890:	ldr	ip, [r3, #4]
   22894:	ldr	r0, [r3, #8]
   22898:	ldr	r1, [r3, #12]
   2289c:	str	lr, [r2]
   228a0:	str	ip, [r2, #4]
   228a4:	str	r0, [r2, #8]
   228a8:	str	r1, [r2, #12]
   228ac:	add	r3, r3, #16
   228b0:	add	r2, r2, #16
   228b4:	cmp	r3, fp
   228b8:	bne	2288c <fputs@plt+0x11718>
   228bc:	b	22684 <fputs@plt+0x11510>
   228c0:	ldr	r0, [r5, #8]
   228c4:	cmp	r0, #0
   228c8:	movne	r3, #48	; 0x30
   228cc:	strne	r3, [sp, #12]
   228d0:	strne	r3, [sp, #8]
   228d4:	bne	22664 <fputs@plt+0x114f0>
   228d8:	mov	r9, sl
   228dc:	mov	r3, #48	; 0x30
   228e0:	str	r3, [sp, #12]
   228e4:	str	r3, [sp, #8]
   228e8:	b	22870 <fputs@plt+0x116fc>
   228ec:	str	r4, [sp, #-8]!
   228f0:	str	lr, [sp, #4]
   228f4:	mov	r3, #0
   228f8:	bl	225d0 <fputs@plt+0x1145c>
   228fc:	ldr	r4, [sp]
   22900:	add	sp, sp, #4
   22904:	pop	{pc}		; (ldr pc, [sp], #4)
   22908:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2290c:	strd	r6, [sp, #8]
   22910:	strd	r8, [sp, #16]
   22914:	strd	sl, [sp, #24]
   22918:	str	lr, [sp, #32]
   2291c:	sub	sp, sp, #12
   22920:	subs	fp, r1, #0
   22924:	beq	22abc <fputs@plt+0x11948>
   22928:	ldr	r3, [fp]
   2292c:	cmp	r3, #0
   22930:	movle	r3, #80	; 0x50
   22934:	ble	22948 <fputs@plt+0x117d4>
   22938:	sub	r3, r3, #1
   2293c:	add	r3, r3, r3, lsl #3
   22940:	lsl	r3, r3, #3
   22944:	add	r3, r3, #80	; 0x50
   22948:	str	r2, [sp, #4]
   2294c:	mov	r8, r0
   22950:	mov	r2, r3
   22954:	asr	r3, r3, #31
   22958:	bl	13ea0 <fputs@plt+0x2d2c>
   2295c:	subs	sl, r0, #0
   22960:	beq	22ac0 <fputs@plt+0x1194c>
   22964:	ldr	r3, [fp]
   22968:	str	r3, [sl, #4]
   2296c:	str	r3, [sl]
   22970:	ldr	r3, [fp]
   22974:	cmp	r3, #0
   22978:	ble	22ac0 <fputs@plt+0x1194c>
   2297c:	mov	r5, fp
   22980:	mov	r4, sl
   22984:	mov	r9, #0
   22988:	b	22a28 <fputs@plt+0x118b4>
   2298c:	ldr	r1, [r5, #72]	; 0x48
   22990:	mov	r0, r8
   22994:	bl	1e9ac <fputs@plt+0xd838>
   22998:	str	r0, [r4, #72]	; 0x48
   2299c:	b	22a9c <fputs@plt+0x11928>
   229a0:	ldr	r2, [sp, #4]
   229a4:	ldr	r1, [r7, #72]	; 0x48
   229a8:	mov	r0, r8
   229ac:	bl	22280 <fputs@plt+0x1110c>
   229b0:	str	r0, [r6, #72]	; 0x48
   229b4:	ldr	r3, [r7, #24]
   229b8:	str	r3, [r6, #24]
   229bc:	cmp	r3, #0
   229c0:	beq	229d0 <fputs@plt+0x1185c>
   229c4:	ldrh	r2, [r3, #36]	; 0x24
   229c8:	add	r2, r2, #1
   229cc:	strh	r2, [r3, #36]	; 0x24
   229d0:	ldr	r2, [sp, #4]
   229d4:	ldr	r1, [r7, #28]
   229d8:	mov	r0, r8
   229dc:	bl	223d4 <fputs@plt+0x11260>
   229e0:	str	r0, [r6, #28]
   229e4:	ldr	r2, [sp, #4]
   229e8:	ldr	r1, [r7, #56]	; 0x38
   229ec:	mov	r0, r8
   229f0:	bl	228ec <fputs@plt+0x11778>
   229f4:	str	r0, [r6, #56]	; 0x38
   229f8:	ldr	r1, [r7, #60]	; 0x3c
   229fc:	mov	r0, r8
   22a00:	bl	221a4 <fputs@plt+0x11030>
   22a04:	str	r0, [r6, #60]	; 0x3c
   22a08:	ldrd	r2, [r7, #64]	; 0x40
   22a0c:	strd	r2, [r6, #64]	; 0x40
   22a10:	add	r9, r9, #1
   22a14:	add	r5, r5, #72	; 0x48
   22a18:	add	r4, r4, #72	; 0x48
   22a1c:	ldr	r3, [fp]
   22a20:	cmp	r3, r9
   22a24:	ble	22ac0 <fputs@plt+0x1194c>
   22a28:	mov	r7, r5
   22a2c:	ldr	r3, [r5, #8]
   22a30:	mov	r6, r4
   22a34:	str	r3, [r4, #8]
   22a38:	ldr	r1, [r5, #12]
   22a3c:	mov	r0, r8
   22a40:	bl	1e9ac <fputs@plt+0xd838>
   22a44:	str	r0, [r4, #12]
   22a48:	ldr	r1, [r5, #16]
   22a4c:	mov	r0, r8
   22a50:	bl	1e9ac <fputs@plt+0xd838>
   22a54:	str	r0, [r4, #16]
   22a58:	ldr	r1, [r5, #20]
   22a5c:	mov	r0, r8
   22a60:	bl	1e9ac <fputs@plt+0xd838>
   22a64:	str	r0, [r4, #20]
   22a68:	ldr	r3, [r5, #44]	; 0x2c
   22a6c:	str	r3, [r4, #44]	; 0x2c
   22a70:	ldr	r3, [r5, #52]	; 0x34
   22a74:	str	r3, [r4, #52]	; 0x34
   22a78:	ldr	r3, [r5, #32]
   22a7c:	str	r3, [r4, #32]
   22a80:	ldr	r3, [r5, #36]	; 0x24
   22a84:	str	r3, [r4, #36]	; 0x24
   22a88:	add	r3, r9, r9, lsl #3
   22a8c:	add	r3, sl, r3, lsl #3
   22a90:	ldrb	r3, [r3, #45]	; 0x2d
   22a94:	tst	r3, #2
   22a98:	bne	2298c <fputs@plt+0x11818>
   22a9c:	ldr	r3, [r7, #76]	; 0x4c
   22aa0:	str	r3, [r6, #76]	; 0x4c
   22aa4:	add	r3, r9, r9, lsl #3
   22aa8:	add	r3, sl, r3, lsl #3
   22aac:	ldrb	r3, [r3, #45]	; 0x2d
   22ab0:	tst	r3, #4
   22ab4:	beq	229b4 <fputs@plt+0x11840>
   22ab8:	b	229a0 <fputs@plt+0x1182c>
   22abc:	mov	sl, fp
   22ac0:	mov	r0, sl
   22ac4:	add	sp, sp, #12
   22ac8:	ldrd	r4, [sp]
   22acc:	ldrd	r6, [sp, #8]
   22ad0:	ldrd	r8, [sp, #16]
   22ad4:	ldrd	sl, [sp, #24]
   22ad8:	add	sp, sp, #32
   22adc:	pop	{pc}		; (ldr pc, [sp], #4)
   22ae0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   22ae4:	strd	r6, [sp, #8]
   22ae8:	strd	r8, [sp, #16]
   22aec:	str	lr, [sp, #24]
   22af0:	sub	sp, sp, #20
   22af4:	mov	r4, r1
   22af8:	mov	r6, r2
   22afc:	mov	r2, #0
   22b00:	str	r2, [sp, #12]
   22b04:	str	r2, [sp, #8]
   22b08:	cmp	r3, #0
   22b0c:	beq	22b38 <fputs@plt+0x119c4>
   22b10:	mov	r5, r0
   22b14:	ldrb	r2, [r3]
   22b18:	cmp	r2, #152	; 0x98
   22b1c:	bne	22b38 <fputs@plt+0x119c4>
   22b20:	ldr	r1, [r3, #44]	; 0x2c
   22b24:	cmp	r1, #0
   22b28:	beq	22b38 <fputs@plt+0x119c4>
   22b2c:	ldrb	r3, [r1, #42]	; 0x2a
   22b30:	tst	r3, #16
   22b34:	bne	22b54 <fputs@plt+0x119e0>
   22b38:	mov	r0, r4
   22b3c:	add	sp, sp, #20
   22b40:	ldrd	r4, [sp]
   22b44:	ldrd	r6, [sp, #8]
   22b48:	ldrd	r8, [sp, #16]
   22b4c:	add	sp, sp, #24
   22b50:	pop	{pc}		; (ldr pc, [sp], #4)
   22b54:	bl	1a694 <fputs@plt+0x9520>
   22b58:	ldr	r8, [r0, #8]
   22b5c:	ldr	r9, [r8]
   22b60:	ldr	r3, [r9, #72]	; 0x48
   22b64:	cmp	r3, #0
   22b68:	beq	22b38 <fputs@plt+0x119c4>
   22b6c:	ldr	r1, [r4, #20]
   22b70:	mov	r0, r5
   22b74:	bl	1e9ac <fputs@plt+0xd838>
   22b78:	subs	r7, r0, #0
   22b7c:	beq	22b38 <fputs@plt+0x119c4>
   22b80:	ldrb	r3, [r7]
   22b84:	cmp	r3, #0
   22b88:	beq	22bb0 <fputs@plt+0x11a3c>
   22b8c:	mov	r2, r7
   22b90:	movw	r1, #32968	; 0x80c8
   22b94:	movt	r1, #8
   22b98:	add	r3, r1, r3
   22b9c:	ldrb	r3, [r3, #64]	; 0x40
   22ba0:	strb	r3, [r2]
   22ba4:	ldrb	r3, [r2, #1]!
   22ba8:	cmp	r3, #0
   22bac:	bne	22b98 <fputs@plt+0x11a24>
   22bb0:	add	r3, sp, #8
   22bb4:	str	r3, [sp]
   22bb8:	ldr	r9, [r9, #72]	; 0x48
   22bbc:	add	r3, sp, #12
   22bc0:	mov	r2, r7
   22bc4:	mov	r1, r6
   22bc8:	mov	r0, r8
   22bcc:	blx	r9
   22bd0:	mov	r6, r0
   22bd4:	mov	r1, r7
   22bd8:	mov	r0, r5
   22bdc:	bl	214f4 <fputs@plt+0x10380>
   22be0:	cmp	r6, #0
   22be4:	beq	22b38 <fputs@plt+0x119c4>
   22be8:	ldr	r0, [r4, #20]
   22bec:	bl	1c2f8 <fputs@plt+0xb184>
   22bf0:	add	r2, r0, #29
   22bf4:	mov	r3, #0
   22bf8:	mov	r0, r5
   22bfc:	bl	1d294 <fputs@plt+0xc120>
   22c00:	subs	r5, r0, #0
   22c04:	beq	22b38 <fputs@plt+0x119c4>
   22c08:	ldrd	r2, [r4]
   22c0c:	strd	r2, [r5]
   22c10:	ldrd	r2, [r4, #8]
   22c14:	strd	r2, [r5, #8]
   22c18:	ldrd	r2, [r4, #16]
   22c1c:	strd	r2, [r5, #16]
   22c20:	ldr	r3, [r4, #24]
   22c24:	str	r3, [r5, #24]
   22c28:	add	r6, r5, #28
   22c2c:	str	r6, [r5, #20]
   22c30:	ldr	r4, [r4, #20]
   22c34:	mov	r0, r4
   22c38:	bl	1c2f8 <fputs@plt+0xb184>
   22c3c:	add	r2, r0, #1
   22c40:	mov	r1, r4
   22c44:	mov	r0, r6
   22c48:	bl	10fdc <memcpy@plt>
   22c4c:	ldr	r3, [sp, #12]
   22c50:	str	r3, [r5, #12]
   22c54:	ldr	r3, [sp, #8]
   22c58:	str	r3, [r5, #4]
   22c5c:	ldrh	r3, [r5, #2]
   22c60:	orr	r3, r3, #16
   22c64:	strh	r3, [r5, #2]
   22c68:	mov	r4, r5
   22c6c:	b	22b38 <fputs@plt+0x119c4>
   22c70:	strd	r4, [sp, #-16]!
   22c74:	str	r6, [sp, #8]
   22c78:	str	lr, [sp, #12]
   22c7c:	mov	r4, r0
   22c80:	mov	r5, r1
   22c84:	mov	r6, r2
   22c88:	ldr	r1, [r0]
   22c8c:	mov	r0, r5
   22c90:	bl	214f4 <fputs@plt+0x10380>
   22c94:	mov	r1, r6
   22c98:	mov	r0, r5
   22c9c:	bl	1e9ac <fputs@plt+0xd838>
   22ca0:	str	r0, [r4]
   22ca4:	ldrd	r4, [sp]
   22ca8:	ldr	r6, [sp, #8]
   22cac:	add	sp, sp, #12
   22cb0:	pop	{pc}		; (ldr pc, [sp], #4)
   22cb4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   22cb8:	strd	r6, [sp, #8]
   22cbc:	str	r8, [sp, #16]
   22cc0:	str	lr, [sp, #20]
   22cc4:	subs	r5, r0, #0
   22cc8:	moveq	r6, #0
   22ccc:	beq	22dc4 <fputs@plt+0x11c50>
   22cd0:	sub	r6, r1, #1
   22cd4:	ldr	r3, [r5]
   22cd8:	cmp	r3, #4000	; 0xfa0
   22cdc:	bls	22e94 <fputs@plt+0x11d20>
   22ce0:	ldr	r0, [r5, #8]
   22ce4:	cmp	r0, #0
   22ce8:	bne	22d64 <fputs@plt+0x11bf0>
   22cec:	add	r7, r6, #1
   22cf0:	movw	r4, #19923	; 0x4dd3
   22cf4:	movt	r4, #4194	; 0x1062
   22cf8:	umull	r3, r4, r4, r6
   22cfc:	lsr	r4, r4, #3
   22d00:	mov	r3, #125	; 0x7d
   22d04:	mls	r4, r3, r4, r6
   22d08:	add	r3, r5, r4, lsl #2
   22d0c:	ldr	r3, [r3, #12]
   22d10:	cmp	r3, #0
   22d14:	beq	22d94 <fputs@plt+0x11c20>
   22d18:	add	r3, r5, r4, lsl #2
   22d1c:	ldr	r3, [r3, #12]
   22d20:	cmp	r3, r7
   22d24:	beq	22e8c <fputs@plt+0x11d18>
   22d28:	add	r4, r4, #1
   22d2c:	cmp	r4, #125	; 0x7d
   22d30:	movcs	r4, #0
   22d34:	add	r3, r5, r4, lsl #2
   22d38:	ldr	r3, [r3, #12]
   22d3c:	cmp	r3, #0
   22d40:	bne	22d18 <fputs@plt+0x11ba4>
   22d44:	b	22da0 <fputs@plt+0x11c2c>
   22d48:	ldr	r5, [r4, #12]
   22d4c:	ldr	r3, [r5]
   22d50:	cmp	r3, #4000	; 0xfa0
   22d54:	bls	22e94 <fputs@plt+0x11d20>
   22d58:	ldr	r0, [r5, #8]
   22d5c:	cmp	r0, #0
   22d60:	beq	22cec <fputs@plt+0x11b78>
   22d64:	udiv	r4, r6, r0
   22d68:	mls	r6, r0, r4, r6
   22d6c:	add	r4, r5, r4, lsl #2
   22d70:	ldr	r3, [r4, #12]
   22d74:	cmp	r3, #0
   22d78:	bne	22d48 <fputs@plt+0x11bd4>
   22d7c:	bl	1d460 <fputs@plt+0xc2ec>
   22d80:	str	r0, [r4, #12]
   22d84:	cmp	r0, #0
   22d88:	bne	22d48 <fputs@plt+0x11bd4>
   22d8c:	mov	r6, #7
   22d90:	b	22dc4 <fputs@plt+0x11c50>
   22d94:	ldr	r3, [r5, #4]
   22d98:	cmp	r3, #123	; 0x7b
   22d9c:	bls	22dac <fputs@plt+0x11c38>
   22da0:	ldr	r3, [r5, #4]
   22da4:	cmp	r3, #61	; 0x3d
   22da8:	bhi	22ddc <fputs@plt+0x11c68>
   22dac:	ldr	r3, [r5, #4]
   22db0:	add	r3, r3, #1
   22db4:	str	r3, [r5, #4]
   22db8:	add	r4, r5, r4, lsl #2
   22dbc:	str	r7, [r4, #12]
   22dc0:	mov	r6, #0
   22dc4:	mov	r0, r6
   22dc8:	ldrd	r4, [sp]
   22dcc:	ldrd	r6, [sp, #8]
   22dd0:	ldr	r8, [sp, #16]
   22dd4:	add	sp, sp, #20
   22dd8:	pop	{pc}		; (ldr pc, [sp], #4)
   22ddc:	mov	r2, #500	; 0x1f4
   22de0:	mov	r3, #0
   22de4:	mov	r0, #0
   22de8:	bl	13f58 <fputs@plt+0x2de4>
   22dec:	subs	r8, r0, #0
   22df0:	moveq	r6, #7
   22df4:	beq	22dc4 <fputs@plt+0x11c50>
   22df8:	add	r4, r5, #12
   22dfc:	mov	r6, #500	; 0x1f4
   22e00:	mov	r2, r6
   22e04:	mov	r1, r4
   22e08:	mov	r0, r8
   22e0c:	bl	10fdc <memcpy@plt>
   22e10:	mov	r2, r6
   22e14:	mov	r1, #0
   22e18:	mov	r0, r4
   22e1c:	bl	10f40 <memset@plt>
   22e20:	ldr	r3, [r5]
   22e24:	add	r3, r3, #124	; 0x7c
   22e28:	movw	r2, #19923	; 0x4dd3
   22e2c:	movt	r2, #4194	; 0x1062
   22e30:	umull	r2, r3, r2, r3
   22e34:	lsr	r3, r3, #3
   22e38:	str	r3, [r5, #8]
   22e3c:	mov	r1, r7
   22e40:	mov	r0, r5
   22e44:	bl	22cb4 <fputs@plt+0x11b40>
   22e48:	mov	r6, r0
   22e4c:	sub	r4, r8, #4
   22e50:	add	r7, r8, #496	; 0x1f0
   22e54:	b	22e60 <fputs@plt+0x11cec>
   22e58:	cmp	r4, r7
   22e5c:	beq	22e7c <fputs@plt+0x11d08>
   22e60:	ldr	r1, [r4, #4]!
   22e64:	cmp	r1, #0
   22e68:	beq	22e58 <fputs@plt+0x11ce4>
   22e6c:	mov	r0, r5
   22e70:	bl	22cb4 <fputs@plt+0x11b40>
   22e74:	orr	r6, r6, r0
   22e78:	b	22e58 <fputs@plt+0x11ce4>
   22e7c:	mov	r1, r8
   22e80:	mov	r0, #0
   22e84:	bl	214f4 <fputs@plt+0x10380>
   22e88:	b	22dc4 <fputs@plt+0x11c50>
   22e8c:	mov	r6, #0
   22e90:	b	22dc4 <fputs@plt+0x11c50>
   22e94:	add	r4, r5, r6, lsr #3
   22e98:	and	r6, r6, #7
   22e9c:	ldrb	r3, [r4, #12]
   22ea0:	mov	r2, #1
   22ea4:	orr	r6, r3, r2, lsl r6
   22ea8:	strb	r6, [r4, #12]
   22eac:	mov	r6, #0
   22eb0:	b	22dc4 <fputs@plt+0x11c50>
   22eb4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   22eb8:	strd	r6, [sp, #8]
   22ebc:	str	r8, [sp, #16]
   22ec0:	str	lr, [sp, #20]
   22ec4:	ldr	r3, [r0, #104]	; 0x68
   22ec8:	cmp	r3, #0
   22ecc:	ble	22f20 <fputs@plt+0x11dac>
   22ed0:	mov	r6, r1
   22ed4:	mov	r5, r0
   22ed8:	mov	r7, #0
   22edc:	mov	r4, r7
   22ee0:	b	22f04 <fputs@plt+0x11d90>
   22ee4:	mov	r1, r6
   22ee8:	ldr	r0, [r3, #16]
   22eec:	bl	22cb4 <fputs@plt+0x11b40>
   22ef0:	orr	r7, r7, r0
   22ef4:	add	r4, r4, #1
   22ef8:	ldr	r3, [r5, #104]	; 0x68
   22efc:	cmp	r3, r4
   22f00:	ble	22f24 <fputs@plt+0x11db0>
   22f04:	add	r3, r4, r4, lsl #1
   22f08:	ldr	r2, [r5, #100]	; 0x64
   22f0c:	add	r3, r2, r3, lsl #4
   22f10:	ldr	r2, [r3, #20]
   22f14:	cmp	r2, r6
   22f18:	bcc	22ef4 <fputs@plt+0x11d80>
   22f1c:	b	22ee4 <fputs@plt+0x11d70>
   22f20:	mov	r7, #0
   22f24:	mov	r0, r7
   22f28:	ldrd	r4, [sp]
   22f2c:	ldrd	r6, [sp, #8]
   22f30:	ldr	r8, [sp, #16]
   22f34:	add	sp, sp, #20
   22f38:	pop	{pc}		; (ldr pc, [sp], #4)
   22f3c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   22f40:	strd	r6, [sp, #8]
   22f44:	strd	r8, [sp, #16]
   22f48:	str	lr, [sp, #24]
   22f4c:	sub	sp, sp, #12
   22f50:	ldr	r7, [r0, #16]
   22f54:	ldr	r8, [r0, #20]
   22f58:	ldr	r9, [r7, #104]	; 0x68
   22f5c:	cmp	r9, #0
   22f60:	ble	230f0 <fputs@plt+0x11f7c>
   22f64:	mov	r6, r0
   22f68:	ldr	r4, [r7, #100]	; 0x64
   22f6c:	mov	r5, #0
   22f70:	b	22f84 <fputs@plt+0x11e10>
   22f74:	add	r5, r5, #1
   22f78:	add	r4, r4, #48	; 0x30
   22f7c:	cmp	r5, r9
   22f80:	beq	23040 <fputs@plt+0x11ecc>
   22f84:	ldr	r3, [r4, #20]
   22f88:	cmp	r8, r3
   22f8c:	bhi	22f74 <fputs@plt+0x11e00>
   22f90:	mov	r1, r8
   22f94:	ldr	r0, [r4, #16]
   22f98:	bl	15e30 <fputs@plt+0x4cbc>
   22f9c:	cmp	r0, #0
   22fa0:	bne	22f74 <fputs@plt+0x11e00>
   22fa4:	ldrb	r3, [r7, #5]
   22fa8:	cmp	r3, #2
   22fac:	beq	23024 <fputs@plt+0x11eb0>
   22fb0:	ldr	r4, [r7, #72]	; 0x48
   22fb4:	ldr	r2, [r4]
   22fb8:	cmp	r2, #0
   22fbc:	beq	2305c <fputs@plt+0x11ee8>
   22fc0:	ldr	r8, [r6, #4]
   22fc4:	ldr	r4, [r7, #160]	; 0xa0
   22fc8:	add	r4, r4, #4
   22fcc:	asr	r1, r4, #31
   22fd0:	ldr	r3, [r7, #56]	; 0x38
   22fd4:	umull	r4, r5, r4, r3
   22fd8:	mla	r5, r3, r1, r5
   22fdc:	ldr	r0, [r7, #72]	; 0x48
   22fe0:	ldr	r3, [r6, #20]
   22fe4:	str	r3, [sp]
   22fe8:	mov	r2, r4
   22fec:	mov	r3, r5
   22ff0:	bl	1fa7c <fputs@plt+0xe908>
   22ff4:	cmp	r0, #0
   22ff8:	bne	23044 <fputs@plt+0x11ed0>
   22ffc:	ldr	r2, [r7, #160]	; 0xa0
   23000:	ldr	r0, [r7, #72]	; 0x48
   23004:	adds	r1, r4, #4
   23008:	adc	r3, r5, #0
   2300c:	str	r1, [sp]
   23010:	str	r3, [sp, #4]
   23014:	mov	r1, r8
   23018:	bl	13940 <fputs@plt+0x27cc>
   2301c:	cmp	r0, #0
   23020:	bne	23044 <fputs@plt+0x11ed0>
   23024:	ldr	r3, [r7, #56]	; 0x38
   23028:	add	r3, r3, #1
   2302c:	str	r3, [r7, #56]	; 0x38
   23030:	ldr	r1, [r6, #20]
   23034:	mov	r0, r7
   23038:	bl	22eb4 <fputs@plt+0x11d40>
   2303c:	b	23044 <fputs@plt+0x11ed0>
   23040:	mov	r0, #0
   23044:	add	sp, sp, #12
   23048:	ldrd	r4, [sp]
   2304c:	ldrd	r6, [sp, #8]
   23050:	ldrd	r8, [sp, #16]
   23054:	add	sp, sp, #24
   23058:	pop	{pc}		; (ldr pc, [sp], #4)
   2305c:	cmp	r3, #4
   23060:	beq	230f8 <fputs@plt+0x11f84>
   23064:	ldrb	r3, [r7, #22]
   23068:	cmp	r3, #0
   2306c:	bne	230f8 <fputs@plt+0x11f84>
   23070:	movw	r3, #4408	; 0x1138
   23074:	movt	r3, #10
   23078:	ldr	r8, [r3, #36]	; 0x24
   2307c:	ldr	r5, [r7]
   23080:	mov	r2, #72	; 0x48
   23084:	mov	r1, #0
   23088:	mov	r0, r4
   2308c:	bl	10f40 <memset@plt>
   23090:	cmp	r8, #0
   23094:	beq	230cc <fputs@plt+0x11f58>
   23098:	cmp	r8, #0
   2309c:	movgt	r3, r8
   230a0:	movle	r3, #1020	; 0x3fc
   230a4:	str	r3, [r4, #4]
   230a8:	ldr	r3, [pc, #104]	; 23118 <fputs@plt+0x11fa4>
   230ac:	str	r3, [r4]
   230b0:	str	r8, [r4, #8]
   230b4:	movw	r3, #8222	; 0x201e
   230b8:	str	r3, [r4, #56]	; 0x38
   230bc:	mov	r3, #0
   230c0:	str	r3, [r4, #64]	; 0x40
   230c4:	str	r5, [r4, #60]	; 0x3c
   230c8:	b	22fc0 <fputs@plt+0x11e4c>
   230cc:	mov	r1, #0
   230d0:	str	r1, [sp]
   230d4:	movw	r3, #8222	; 0x201e
   230d8:	mov	r2, r4
   230dc:	mov	r0, r5
   230e0:	bl	13a74 <fputs@plt+0x2900>
   230e4:	cmp	r0, #0
   230e8:	bne	23044 <fputs@plt+0x11ed0>
   230ec:	b	22fc0 <fputs@plt+0x11e4c>
   230f0:	mov	r0, #0
   230f4:	b	23044 <fputs@plt+0x11ed0>
   230f8:	ldr	r5, [r7]
   230fc:	mov	r2, #60	; 0x3c
   23100:	mov	r1, #0
   23104:	add	r0, r4, #12
   23108:	bl	10f40 <memset@plt>
   2310c:	mvn	r8, #0
   23110:	mov	r3, #1020	; 0x3fc
   23114:	b	230a4 <fputs@plt+0x11f30>
   23118:	andeq	r8, r8, r8, ror #23
   2311c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   23120:	strd	r6, [sp, #8]
   23124:	strd	r8, [sp, #16]
   23128:	strd	sl, [sp, #24]
   2312c:	str	lr, [sp, #32]
   23130:	sub	sp, sp, #12
   23134:	mov	r5, r0
   23138:	ldr	r4, [r0, #16]
   2313c:	ldrd	sl, [r4, #80]	; 0x50
   23140:	ldr	r9, [r0, #4]
   23144:	ldr	r8, [r4, #52]	; 0x34
   23148:	ldr	r3, [r4, #160]	; 0xa0
   2314c:	sub	r3, r3, #200	; 0xc8
   23150:	cmp	r3, #0
   23154:	ble	2316c <fputs@plt+0x11ff8>
   23158:	ldrb	r2, [r9, r3]
   2315c:	add	r8, r8, r2
   23160:	sub	r3, r3, #200	; 0xc8
   23164:	cmp	r3, #0
   23168:	bgt	23158 <fputs@plt+0x11fe4>
   2316c:	ldrh	r3, [r5, #24]
   23170:	orr	r3, r3, #8
   23174:	strh	r3, [r5, #24]
   23178:	ldr	r0, [r4, #68]	; 0x44
   2317c:	ldr	r3, [r5, #20]
   23180:	str	r3, [sp]
   23184:	mov	r2, sl
   23188:	mov	r3, fp
   2318c:	bl	1fa7c <fputs@plt+0xe908>
   23190:	cmp	r0, #0
   23194:	beq	231b4 <fputs@plt+0x12040>
   23198:	add	sp, sp, #12
   2319c:	ldrd	r4, [sp]
   231a0:	ldrd	r6, [sp, #8]
   231a4:	ldrd	r8, [sp, #16]
   231a8:	ldrd	sl, [sp, #24]
   231ac:	add	sp, sp, #32
   231b0:	pop	{pc}		; (ldr pc, [sp], #4)
   231b4:	ldr	r2, [r4, #160]	; 0xa0
   231b8:	ldr	r0, [r4, #68]	; 0x44
   231bc:	adds	r1, sl, #4
   231c0:	adc	r3, fp, #0
   231c4:	str	r1, [sp]
   231c8:	str	r3, [sp, #4]
   231cc:	mov	r1, r9
   231d0:	bl	13940 <fputs@plt+0x27cc>
   231d4:	cmp	r0, #0
   231d8:	bne	23198 <fputs@plt+0x12024>
   231dc:	ldr	r3, [r4, #160]	; 0xa0
   231e0:	adds	r6, sl, r3
   231e4:	adc	r7, fp, r3, asr #31
   231e8:	ldr	r0, [r4, #68]	; 0x44
   231ec:	str	r8, [sp]
   231f0:	adds	r2, r6, #4
   231f4:	adc	r3, r7, #0
   231f8:	bl	1fa7c <fputs@plt+0xe908>
   231fc:	cmp	r0, #0
   23200:	bne	23198 <fputs@plt+0x12024>
   23204:	ldr	r1, [r4, #160]	; 0xa0
   23208:	add	r1, r1, #8
   2320c:	ldrd	r2, [r4, #80]	; 0x50
   23210:	adds	r6, r2, r1
   23214:	adc	r7, r3, r1, asr #31
   23218:	strd	r6, [r4, #80]	; 0x50
   2321c:	ldr	r3, [r4, #48]	; 0x30
   23220:	add	r3, r3, #1
   23224:	str	r3, [r4, #48]	; 0x30
   23228:	ldr	r1, [r5, #20]
   2322c:	ldr	r0, [r4, #60]	; 0x3c
   23230:	bl	22cb4 <fputs@plt+0x11b40>
   23234:	mov	r6, r0
   23238:	ldr	r1, [r5, #20]
   2323c:	mov	r0, r4
   23240:	bl	22eb4 <fputs@plt+0x11d40>
   23244:	orr	r0, r6, r0
   23248:	b	23198 <fputs@plt+0x12024>
   2324c:	strd	r4, [sp, #-16]!
   23250:	str	r6, [sp, #8]
   23254:	str	lr, [sp, #12]
   23258:	mov	r4, r0
   2325c:	ldrh	r3, [r0, #8]
   23260:	tst	r3, #8192	; 0x2000
   23264:	bne	23298 <fputs@plt+0x12124>
   23268:	ldrh	r3, [r4, #8]
   2326c:	tst	r3, #1024	; 0x400
   23270:	beq	232a4 <fputs@plt+0x12130>
   23274:	ldr	r3, [r4, #36]	; 0x24
   23278:	ldr	r0, [r4, #16]
   2327c:	blx	r3
   23280:	mov	r3, #1
   23284:	strh	r3, [r4, #8]
   23288:	ldrd	r4, [sp]
   2328c:	ldr	r6, [sp, #8]
   23290:	add	sp, sp, #12
   23294:	pop	{pc}		; (ldr pc, [sp], #4)
   23298:	ldr	r1, [r0]
   2329c:	bl	21ed8 <fputs@plt+0x10d64>
   232a0:	b	23268 <fputs@plt+0x120f4>
   232a4:	tst	r3, #32
   232a8:	bne	232cc <fputs@plt+0x12158>
   232ac:	tst	r3, #64	; 0x40
   232b0:	beq	23280 <fputs@plt+0x1210c>
   232b4:	ldr	r3, [r4]
   232b8:	ldr	r2, [r3]
   232bc:	ldr	r1, [r2, #180]	; 0xb4
   232c0:	str	r1, [r3, #4]
   232c4:	str	r3, [r2, #180]	; 0xb4
   232c8:	b	23280 <fputs@plt+0x1210c>
   232cc:	ldr	r6, [r4]
   232d0:	ldr	r1, [r6]
   232d4:	cmp	r1, #0
   232d8:	beq	232f4 <fputs@plt+0x12180>
   232dc:	ldr	r5, [r1]
   232e0:	ldr	r0, [r6, #4]
   232e4:	bl	214f4 <fputs@plt+0x10380>
   232e8:	mov	r1, r5
   232ec:	cmp	r5, #0
   232f0:	bne	232dc <fputs@plt+0x12168>
   232f4:	mov	r3, #0
   232f8:	str	r3, [r6]
   232fc:	strh	r3, [r6, #24]
   23300:	str	r3, [r6, #8]
   23304:	str	r3, [r6, #12]
   23308:	str	r3, [r6, #20]
   2330c:	mov	r3, #1
   23310:	strh	r3, [r6, #26]
   23314:	b	23280 <fputs@plt+0x1210c>
   23318:	str	r4, [sp, #-8]!
   2331c:	str	lr, [sp, #4]
   23320:	mov	r4, r0
   23324:	ldrh	r3, [r0, #8]
   23328:	movw	r2, #9312	; 0x2460
   2332c:	tst	r2, r3
   23330:	bne	23354 <fputs@plt+0x121e0>
   23334:	ldr	r3, [r4, #24]
   23338:	cmp	r3, #0
   2333c:	bne	2335c <fputs@plt+0x121e8>
   23340:	mov	r3, #0
   23344:	str	r3, [r4, #16]
   23348:	ldr	r4, [sp]
   2334c:	add	sp, sp, #4
   23350:	pop	{pc}		; (ldr pc, [sp], #4)
   23354:	bl	2324c <fputs@plt+0x120d8>
   23358:	b	23334 <fputs@plt+0x121c0>
   2335c:	ldr	r1, [r4, #20]
   23360:	ldr	r0, [r4, #32]
   23364:	bl	214f4 <fputs@plt+0x10380>
   23368:	mov	r3, #0
   2336c:	str	r3, [r4, #24]
   23370:	b	23340 <fputs@plt+0x121cc>
   23374:	ldrh	r3, [r0, #8]
   23378:	movw	r2, #9312	; 0x2460
   2337c:	tst	r2, r3
   23380:	bne	23390 <fputs@plt+0x1221c>
   23384:	ldr	r3, [r0, #24]
   23388:	cmp	r3, #0
   2338c:	bxeq	lr
   23390:	str	r4, [sp, #-8]!
   23394:	str	lr, [sp, #4]
   23398:	bl	23318 <fputs@plt+0x121a4>
   2339c:	ldr	r4, [sp]
   233a0:	add	sp, sp, #4
   233a4:	pop	{pc}		; (ldr pc, [sp], #4)
   233a8:	cmp	r0, #0
   233ac:	cmpne	r1, #0
   233b0:	bxeq	lr
   233b4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   233b8:	strd	r6, [sp, #8]
   233bc:	strd	r8, [sp, #16]
   233c0:	str	sl, [sp, #24]
   233c4:	str	lr, [sp, #28]
   233c8:	mov	r4, r0
   233cc:	add	r5, r1, r1, lsl #2
   233d0:	add	r5, r0, r5, lsl #3
   233d4:	ldr	r8, [r0, #32]
   233d8:	ldr	r3, [r8, #456]	; 0x1c8
   233dc:	cmp	r3, #0
   233e0:	bne	2340c <fputs@plt+0x12298>
   233e4:	movw	r7, #9312	; 0x2460
   233e8:	mov	r9, #0
   233ec:	mov	r6, #128	; 0x80
   233f0:	b	23434 <fputs@plt+0x122c0>
   233f4:	ldr	r1, [r4, #20]
   233f8:	mov	r0, r8
   233fc:	bl	214f4 <fputs@plt+0x10380>
   23400:	add	r4, r4, #40	; 0x28
   23404:	cmp	r5, r4
   23408:	bls	23460 <fputs@plt+0x122ec>
   2340c:	ldr	r3, [r4, #24]
   23410:	cmp	r3, #0
   23414:	beq	23400 <fputs@plt+0x1228c>
   23418:	b	233f4 <fputs@plt+0x12280>
   2341c:	mov	r0, r4
   23420:	bl	23374 <fputs@plt+0x12200>
   23424:	strh	r6, [r4, #8]
   23428:	add	r4, r4, #40	; 0x28
   2342c:	cmp	r5, r4
   23430:	bls	23460 <fputs@plt+0x122ec>
   23434:	ldrh	r3, [r4, #8]
   23438:	tst	r7, r3
   2343c:	bne	2341c <fputs@plt+0x122a8>
   23440:	ldr	r3, [r4, #24]
   23444:	cmp	r3, #0
   23448:	beq	23424 <fputs@plt+0x122b0>
   2344c:	ldr	r1, [r4, #20]
   23450:	mov	r0, r8
   23454:	bl	214f4 <fputs@plt+0x10380>
   23458:	str	r9, [r4, #24]
   2345c:	b	23424 <fputs@plt+0x122b0>
   23460:	ldrd	r4, [sp]
   23464:	ldrd	r6, [sp, #8]
   23468:	ldrd	r8, [sp, #16]
   2346c:	ldr	sl, [sp, #24]
   23470:	add	sp, sp, #28
   23474:	pop	{pc}		; (ldr pc, [sp], #4)
   23478:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2347c:	strd	r6, [sp, #8]
   23480:	str	r8, [sp, #16]
   23484:	str	lr, [sp, #20]
   23488:	mov	r4, r0
   2348c:	mov	r5, r1
   23490:	ldr	r7, [r0]
   23494:	ldrh	r1, [r0, #84]	; 0x54
   23498:	lsl	r1, r1, #1
   2349c:	ldr	r0, [r0, #16]
   234a0:	bl	233a8 <fputs@plt+0x12234>
   234a4:	ldr	r1, [r4, #16]
   234a8:	mov	r0, r7
   234ac:	bl	214f4 <fputs@plt+0x10380>
   234b0:	lsl	r6, r5, #1
   234b4:	strh	r5, [r4, #84]	; 0x54
   234b8:	add	r2, r6, r5, lsl #3
   234bc:	lsl	r2, r2, #3
   234c0:	mov	r3, #0
   234c4:	mov	r0, r7
   234c8:	bl	1d294 <fputs@plt+0xc120>
   234cc:	str	r0, [r4, #16]
   234d0:	cmp	r0, #0
   234d4:	beq	23504 <fputs@plt+0x12390>
   234d8:	sub	r3, r6, #1
   234dc:	cmp	r6, #0
   234e0:	ble	23504 <fputs@plt+0x12390>
   234e4:	mov	r1, #1
   234e8:	strh	r1, [r0, #8]
   234ec:	ldr	r2, [r4]
   234f0:	str	r2, [r0, #32]
   234f4:	add	r0, r0, #40	; 0x28
   234f8:	sub	r3, r3, #1
   234fc:	cmn	r3, #1
   23500:	bne	234e8 <fputs@plt+0x12374>
   23504:	ldrd	r4, [sp]
   23508:	ldrd	r6, [sp, #8]
   2350c:	ldr	r8, [sp, #16]
   23510:	add	sp, sp, #20
   23514:	pop	{pc}		; (ldr pc, [sp], #4)
   23518:	str	r4, [sp, #-8]!
   2351c:	str	lr, [sp, #4]
   23520:	subs	r4, r0, #0
   23524:	beq	2353c <fputs@plt+0x123c8>
   23528:	mov	r0, r4
   2352c:	bl	23374 <fputs@plt+0x12200>
   23530:	mov	r1, r4
   23534:	ldr	r0, [r4, #32]
   23538:	bl	214f4 <fputs@plt+0x10380>
   2353c:	ldr	r4, [sp]
   23540:	add	sp, sp, #4
   23544:	pop	{pc}		; (ldr pc, [sp], #4)
   23548:	strd	r4, [sp, #-16]!
   2354c:	str	r6, [sp, #8]
   23550:	str	lr, [sp, #12]
   23554:	mov	r4, r0
   23558:	mov	r5, r1
   2355c:	bl	23374 <fputs@plt+0x12200>
   23560:	mov	r3, r5
   23564:	mov	r0, r4
   23568:	add	r2, r5, #32
   2356c:	ldr	r4, [r3]
   23570:	ldr	lr, [r3, #4]
   23574:	ldr	ip, [r3, #8]
   23578:	ldr	r1, [r3, #12]
   2357c:	str	r4, [r0]
   23580:	str	lr, [r0, #4]
   23584:	str	ip, [r0, #8]
   23588:	str	r1, [r0, #12]
   2358c:	add	r3, r3, #16
   23590:	add	r0, r0, #16
   23594:	cmp	r3, r2
   23598:	bne	2356c <fputs@plt+0x123f8>
   2359c:	ldr	r2, [r3]
   235a0:	ldr	r3, [r3, #4]
   235a4:	str	r2, [r0]
   235a8:	str	r3, [r0, #4]
   235ac:	mov	r3, #1
   235b0:	strh	r3, [r5, #8]
   235b4:	mov	r3, #0
   235b8:	str	r3, [r5, #24]
   235bc:	ldrd	r4, [sp]
   235c0:	ldr	r6, [sp, #8]
   235c4:	add	sp, sp, #12
   235c8:	pop	{pc}		; (ldr pc, [sp], #4)
   235cc:	strd	r4, [sp, #-16]!
   235d0:	str	r6, [sp, #8]
   235d4:	str	lr, [sp, #12]
   235d8:	mov	r4, r0
   235dc:	ldr	r5, [r0, #32]
   235e0:	bl	23374 <fputs@plt+0x12200>
   235e4:	mov	r2, #64	; 0x40
   235e8:	mov	r3, #0
   235ec:	mov	r0, r5
   235f0:	bl	13ea0 <fputs@plt+0x2d2c>
   235f4:	str	r0, [r4, #20]
   235f8:	ldrb	r3, [r5, #69]	; 0x45
   235fc:	cmp	r3, #0
   23600:	beq	23624 <fputs@plt+0x124b0>
   23604:	mov	r3, #1
   23608:	strh	r3, [r4, #8]
   2360c:	mov	r3, #0
   23610:	str	r3, [r4, #24]
   23614:	ldrd	r4, [sp]
   23618:	ldr	r6, [sp, #8]
   2361c:	add	sp, sp, #12
   23620:	pop	{pc}		; (ldr pc, [sp], #4)
   23624:	mov	r1, r0
   23628:	mov	r0, r5
   2362c:	bl	13da0 <fputs@plt+0x2c2c>
   23630:	str	r0, [r4, #24]
   23634:	ldr	r3, [r4, #20]
   23638:	mov	r2, #0
   2363c:	str	r2, [r3]
   23640:	str	r5, [r3, #4]
   23644:	str	r2, [r3, #8]
   23648:	str	r2, [r3, #12]
   2364c:	str	r2, [r3, #20]
   23650:	add	r1, r3, #32
   23654:	str	r1, [r3, #16]
   23658:	sub	r0, r0, #32
   2365c:	lsr	r0, r0, #4
   23660:	strh	r0, [r3, #24]
   23664:	mov	r1, #1
   23668:	strh	r1, [r3, #26]
   2366c:	str	r2, [r3, #28]
   23670:	str	r3, [r4]
   23674:	mov	r3, #32
   23678:	strh	r3, [r4, #8]
   2367c:	b	23614 <fputs@plt+0x124a0>
   23680:	ldrh	r3, [r0, #8]
   23684:	movw	r2, #9312	; 0x2460
   23688:	tst	r2, r3
   2368c:	bne	2369c <fputs@plt+0x12528>
   23690:	mov	r3, #1
   23694:	strh	r3, [r0, #8]
   23698:	bx	lr
   2369c:	str	r4, [sp, #-8]!
   236a0:	str	lr, [sp, #4]
   236a4:	bl	2324c <fputs@plt+0x120d8>
   236a8:	ldr	r4, [sp]
   236ac:	add	sp, sp, #4
   236b0:	pop	{pc}		; (ldr pc, [sp], #4)
   236b4:	strd	r4, [sp, #-16]!
   236b8:	str	r6, [sp, #8]
   236bc:	str	lr, [sp, #12]
   236c0:	mov	r4, r0
   236c4:	mov	r5, r1
   236c8:	ldr	r0, [r0, #240]	; 0xf0
   236cc:	cmp	r0, #0
   236d0:	beq	236d8 <fputs@plt+0x12564>
   236d4:	bl	23680 <fputs@plt+0x1250c>
   236d8:	mov	r1, r5
   236dc:	mov	r0, r4
   236e0:	bl	14140 <fputs@plt+0x2fcc>
   236e4:	ldrd	r4, [sp]
   236e8:	ldr	r6, [sp, #8]
   236ec:	add	sp, sp, #12
   236f0:	pop	{pc}		; (ldr pc, [sp], #4)
   236f4:	str	r1, [r0, #52]	; 0x34
   236f8:	cmp	r1, #0
   236fc:	bne	2370c <fputs@plt+0x12598>
   23700:	ldr	r3, [r0, #240]	; 0xf0
   23704:	cmp	r3, #0
   23708:	bxeq	lr
   2370c:	str	r4, [sp, #-8]!
   23710:	str	lr, [sp, #4]
   23714:	bl	236b4 <fputs@plt+0x12540>
   23718:	ldr	r4, [sp]
   2371c:	add	sp, sp, #4
   23720:	pop	{pc}		; (ldr pc, [sp], #4)
   23724:	str	r4, [sp, #-8]!
   23728:	str	lr, [sp, #4]
   2372c:	mov	r4, r0
   23730:	bl	13f88 <fputs@plt+0x2e14>
   23734:	mov	r1, #7
   23738:	mov	r0, r4
   2373c:	bl	236f4 <fputs@plt+0x12580>
   23740:	mov	r0, #7
   23744:	ldr	r4, [sp]
   23748:	add	sp, sp, #4
   2374c:	pop	{pc}		; (ldr pc, [sp], #4)
   23750:	ldrb	r2, [r0, #69]	; 0x45
   23754:	movw	r3, #3082	; 0xc0a
   23758:	cmp	r1, r3
   2375c:	movne	r3, #0
   23760:	moveq	r3, #1
   23764:	cmp	r2, #0
   23768:	movne	r3, #1
   2376c:	cmp	r3, #0
   23770:	bne	23780 <fputs@plt+0x1260c>
   23774:	ldr	r0, [r0, #56]	; 0x38
   23778:	and	r0, r0, r1
   2377c:	bx	lr
   23780:	str	r4, [sp, #-8]!
   23784:	str	lr, [sp, #4]
   23788:	bl	23724 <fputs@plt+0x125b0>
   2378c:	ldr	r4, [sp]
   23790:	add	sp, sp, #4
   23794:	pop	{pc}		; (ldr pc, [sp], #4)
   23798:	str	r4, [sp, #-8]!
   2379c:	str	lr, [sp, #4]
   237a0:	subs	r4, r0, #0
   237a4:	beq	237b8 <fputs@plt+0x12644>
   237a8:	ldr	r1, [r4, #80]	; 0x50
   237ac:	ldr	r0, [r4]
   237b0:	bl	23750 <fputs@plt+0x125dc>
   237b4:	str	r0, [r4, #80]	; 0x50
   237b8:	ldr	r4, [sp]
   237bc:	add	sp, sp, #4
   237c0:	pop	{pc}		; (ldr pc, [sp], #4)
   237c4:	cmp	r0, #0
   237c8:	beq	2381c <fputs@plt+0x126a8>
   237cc:	ldr	r3, [r0, #20]
   237d0:	cmp	r3, #0
   237d4:	beq	237e4 <fputs@plt+0x12670>
   237d8:	ldrh	r2, [r0, #84]	; 0x54
   237dc:	cmp	r1, r2
   237e0:	bcc	23810 <fputs@plt+0x1269c>
   237e4:	ldr	r0, [r0]
   237e8:	cmp	r0, #0
   237ec:	beq	23824 <fputs@plt+0x126b0>
   237f0:	str	r4, [sp, #-8]!
   237f4:	str	lr, [sp, #4]
   237f8:	mov	r1, #25
   237fc:	bl	236f4 <fputs@plt+0x12580>
   23800:	ldr	r0, [pc, #36]	; 2382c <fputs@plt+0x126b8>
   23804:	ldr	r4, [sp]
   23808:	add	sp, sp, #4
   2380c:	pop	{pc}		; (ldr pc, [sp], #4)
   23810:	add	r1, r1, r1, lsl #2
   23814:	add	r0, r3, r1, lsl #3
   23818:	bx	lr
   2381c:	ldr	r0, [pc, #8]	; 2382c <fputs@plt+0x126b8>
   23820:	bx	lr
   23824:	ldr	r0, [pc]	; 2382c <fputs@plt+0x126b8>
   23828:	bx	lr
   2382c:	andeq	r8, r8, r8, lsr ip
   23830:	str	r4, [sp, #-16]!
   23834:	strd	r6, [sp, #4]
   23838:	str	lr, [sp, #12]
   2383c:	mov	r4, r0
   23840:	mov	r6, r2
   23844:	mov	r7, r3
   23848:	bl	23680 <fputs@plt+0x1250c>
   2384c:	strd	r6, [r4]
   23850:	mov	r3, #4
   23854:	strh	r3, [r4, #8]
   23858:	ldr	r4, [sp]
   2385c:	ldrd	r6, [sp, #4]
   23860:	add	sp, sp, #12
   23864:	pop	{pc}		; (ldr pc, [sp], #4)
   23868:	ldrh	r1, [r0, #8]
   2386c:	movw	ip, #9312	; 0x2460
   23870:	tst	ip, r1
   23874:	bne	23888 <fputs@plt+0x12714>
   23878:	strd	r2, [r0]
   2387c:	mov	r3, #4
   23880:	strh	r3, [r0, #8]
   23884:	bx	lr
   23888:	str	r4, [sp, #-8]!
   2388c:	str	lr, [sp, #4]
   23890:	bl	23830 <fputs@plt+0x126bc>
   23894:	ldr	r4, [sp]
   23898:	add	sp, sp, #4
   2389c:	pop	{pc}		; (ldr pc, [sp], #4)
   238a0:	str	r4, [sp, #-8]!
   238a4:	str	lr, [sp, #4]
   238a8:	mov	r4, r0
   238ac:	bl	23680 <fputs@plt+0x1250c>
   238b0:	mov	r3, #4
   238b4:	strh	r3, [r4, #8]
   238b8:	mov	r0, r4
   238bc:	ldr	r4, [sp]
   238c0:	add	sp, sp, #4
   238c4:	pop	{pc}		; (ldr pc, [sp], #4)
   238c8:	ldr	r3, [r1, #8]
   238cc:	add	r3, r3, r3, lsl #2
   238d0:	ldr	r0, [r0, #8]
   238d4:	add	r0, r0, r3, lsl #3
   238d8:	ldrh	r3, [r0, #8]
   238dc:	movw	r2, #9312	; 0x2460
   238e0:	tst	r2, r3
   238e4:	bne	238f4 <fputs@plt+0x12780>
   238e8:	mov	r3, #4
   238ec:	strh	r3, [r0, #8]
   238f0:	bx	lr
   238f4:	str	r4, [sp, #-8]!
   238f8:	str	lr, [sp, #4]
   238fc:	bl	238a0 <fputs@plt+0x1272c>
   23900:	ldr	r4, [sp]
   23904:	add	sp, sp, #4
   23908:	pop	{pc}		; (ldr pc, [sp], #4)
   2390c:	strd	r4, [sp, #-16]!
   23910:	str	r6, [sp, #8]
   23914:	str	lr, [sp, #12]
   23918:	mov	r4, r0
   2391c:	mov	r5, r1
   23920:	mov	r6, r2
   23924:	bl	2324c <fputs@plt+0x120d8>
   23928:	mov	r2, r6
   2392c:	mov	r1, r5
   23930:	mov	r0, r4
   23934:	bl	23948 <fputs@plt+0x127d4>
   23938:	ldrd	r4, [sp]
   2393c:	ldr	r6, [sp, #8]
   23940:	add	sp, sp, #12
   23944:	pop	{pc}		; (ldr pc, [sp], #4)
   23948:	str	r4, [sp, #-8]!
   2394c:	str	lr, [sp, #4]
   23950:	ldrh	r3, [r0, #8]
   23954:	movw	ip, #9312	; 0x2460
   23958:	tst	ip, r3
   2395c:	bne	239a8 <fputs@plt+0x12834>
   23960:	ldr	r3, [r1]
   23964:	ldr	r4, [r1, #4]
   23968:	ldr	lr, [r1, #8]
   2396c:	ldr	ip, [r1, #12]
   23970:	str	r3, [r0]
   23974:	str	r4, [r0, #4]
   23978:	str	lr, [r0, #8]
   2397c:	str	ip, [r0, #12]
   23980:	ldr	r3, [r1, #16]
   23984:	str	r3, [r0, #16]
   23988:	ldrh	r3, [r1, #8]
   2398c:	tst	r3, #2048	; 0x800
   23990:	bne	239ac <fputs@plt+0x12838>
   23994:	ldrh	r3, [r0, #8]
   23998:	bic	r3, r3, #7168	; 0x1c00
   2399c:	orr	r2, r3, r2
   239a0:	strh	r2, [r0, #8]
   239a4:	b	239ac <fputs@plt+0x12838>
   239a8:	bl	2390c <fputs@plt+0x12798>
   239ac:	ldr	r4, [sp]
   239b0:	add	sp, sp, #4
   239b4:	pop	{pc}		; (ldr pc, [sp], #4)
   239b8:	strd	r4, [sp, #-16]!
   239bc:	str	r6, [sp, #8]
   239c0:	str	lr, [sp, #12]
   239c4:	mov	r6, r0
   239c8:	ldr	r4, [r0, #8]
   239cc:	mov	r5, #0
   239d0:	str	r5, [r0, #8]
   239d4:	ldr	r0, [r0, #12]
   239d8:	bl	2143c <fputs@plt+0x102c8>
   239dc:	str	r5, [r6, #12]
   239e0:	str	r5, [r6]
   239e4:	cmp	r4, r5
   239e8:	beq	23a04 <fputs@plt+0x12890>
   239ec:	ldr	r5, [r4]
   239f0:	mov	r0, r4
   239f4:	bl	2143c <fputs@plt+0x102c8>
   239f8:	mov	r4, r5
   239fc:	cmp	r5, #0
   23a00:	bne	239ec <fputs@plt+0x12878>
   23a04:	mov	r3, #0
   23a08:	str	r3, [r6, #4]
   23a0c:	ldrd	r4, [sp]
   23a10:	ldr	r6, [sp, #8]
   23a14:	add	sp, sp, #12
   23a18:	pop	{pc}		; (ldr pc, [sp], #4)
   23a1c:	strd	r4, [sp, #-16]!
   23a20:	str	r6, [sp, #8]
   23a24:	str	lr, [sp, #12]
   23a28:	subs	r6, r0, #0
   23a2c:	beq	23a5c <fputs@plt+0x128e8>
   23a30:	ldr	r3, [r6, #8]
   23a34:	cmp	r3, #0
   23a38:	beq	23a54 <fputs@plt+0x128e0>
   23a3c:	add	r4, r6, #8
   23a40:	add	r5, r6, #508	; 0x1fc
   23a44:	ldr	r0, [r4, #4]!
   23a48:	bl	23a1c <fputs@plt+0x128a8>
   23a4c:	cmp	r4, r5
   23a50:	bne	23a44 <fputs@plt+0x128d0>
   23a54:	mov	r0, r6
   23a58:	bl	2143c <fputs@plt+0x102c8>
   23a5c:	ldrd	r4, [sp]
   23a60:	ldr	r6, [sp, #8]
   23a64:	add	sp, sp, #12
   23a68:	pop	{pc}		; (ldr pc, [sp], #4)
   23a6c:	str	r4, [sp, #-8]!
   23a70:	str	lr, [sp, #4]
   23a74:	subs	r4, r0, #0
   23a78:	beq	23ac8 <fputs@plt+0x12954>
   23a7c:	movw	r3, #22488	; 0x57d8
   23a80:	movt	r3, #10
   23a84:	ldr	r3, [r3, #316]	; 0x13c
   23a88:	cmp	r3, r4
   23a8c:	bhi	23aa4 <fputs@plt+0x12930>
   23a90:	movw	r3, #22488	; 0x57d8
   23a94:	movt	r3, #10
   23a98:	ldr	r3, [r3, #320]	; 0x140
   23a9c:	cmp	r3, r4
   23aa0:	bhi	23ad4 <fputs@plt+0x12960>
   23aa4:	mov	r0, r4
   23aa8:	bl	13c50 <fputs@plt+0x2adc>
   23aac:	movw	r3, #22488	; 0x57d8
   23ab0:	movt	r3, #10
   23ab4:	ldr	r2, [r3, #8]
   23ab8:	sub	r0, r2, r0
   23abc:	str	r0, [r3, #8]
   23ac0:	mov	r0, r4
   23ac4:	bl	2143c <fputs@plt+0x102c8>
   23ac8:	ldr	r4, [sp]
   23acc:	add	sp, sp, #4
   23ad0:	pop	{pc}		; (ldr pc, [sp], #4)
   23ad4:	movw	r3, #22488	; 0x57d8
   23ad8:	movt	r3, #10
   23adc:	ldr	r2, [r3, #4]
   23ae0:	sub	r2, r2, #1
   23ae4:	str	r2, [r3, #4]
   23ae8:	ldr	r2, [r3, #328]	; 0x148
   23aec:	str	r2, [r4]
   23af0:	str	r4, [r3, #328]	; 0x148
   23af4:	ldr	r2, [r3, #332]	; 0x14c
   23af8:	add	r2, r2, #1
   23afc:	str	r2, [r3, #332]	; 0x14c
   23b00:	ldr	r1, [r3, #312]	; 0x138
   23b04:	cmp	r2, r1
   23b08:	movge	r2, #0
   23b0c:	movlt	r2, #1
   23b10:	str	r2, [r3, #336]	; 0x150
   23b14:	b	23ac8 <fputs@plt+0x12954>
   23b18:	str	r4, [sp, #-8]!
   23b1c:	str	lr, [sp, #4]
   23b20:	ldr	r4, [r0, #20]
   23b24:	ldrb	r3, [r0, #13]
   23b28:	cmp	r3, #0
   23b2c:	beq	23b64 <fputs@plt+0x129f0>
   23b30:	ldr	r3, [r4, #52]	; 0x34
   23b34:	str	r3, [r0, #16]
   23b38:	str	r0, [r4, #52]	; 0x34
   23b3c:	ldr	r3, [r4, #16]
   23b40:	cmp	r3, #0
   23b44:	beq	23b58 <fputs@plt+0x129e4>
   23b48:	ldr	r2, [r4]
   23b4c:	ldr	r3, [r2, #16]
   23b50:	sub	r3, r3, #1
   23b54:	str	r3, [r2, #16]
   23b58:	ldr	r4, [sp]
   23b5c:	add	sp, sp, #4
   23b60:	pop	{pc}		; (ldr pc, [sp], #4)
   23b64:	ldr	r0, [r0]
   23b68:	bl	23a6c <fputs@plt+0x128f8>
   23b6c:	b	23b3c <fputs@plt+0x129c8>
   23b70:	str	r4, [sp, #-8]!
   23b74:	str	lr, [sp, #4]
   23b78:	ldr	ip, [r0, #20]
   23b7c:	ldr	lr, [r0, #8]
   23b80:	ldr	r2, [ip, #44]	; 0x2c
   23b84:	udiv	r3, lr, r2
   23b88:	mls	r3, r2, r3, lr
   23b8c:	ldr	r2, [ip, #48]	; 0x30
   23b90:	add	lr, r2, r3, lsl #2
   23b94:	ldr	r2, [r2, r3, lsl #2]
   23b98:	cmp	r0, r2
   23b9c:	bne	23ba8 <fputs@plt+0x12a34>
   23ba0:	b	23bb8 <fputs@plt+0x12a44>
   23ba4:	mov	r2, r3
   23ba8:	ldr	r3, [r2, #16]
   23bac:	cmp	r3, r0
   23bb0:	bne	23ba4 <fputs@plt+0x12a30>
   23bb4:	add	lr, r2, #16
   23bb8:	ldr	r3, [r0, #16]
   23bbc:	str	r3, [lr]
   23bc0:	ldr	r3, [ip, #40]	; 0x28
   23bc4:	sub	r3, r3, #1
   23bc8:	str	r3, [ip, #40]	; 0x28
   23bcc:	cmp	r1, #0
   23bd0:	bne	23be0 <fputs@plt+0x12a6c>
   23bd4:	ldr	r4, [sp]
   23bd8:	add	sp, sp, #4
   23bdc:	pop	{pc}		; (ldr pc, [sp], #4)
   23be0:	bl	23b18 <fputs@plt+0x129a4>
   23be4:	b	23bd4 <fputs@plt+0x12a60>
   23be8:	cmp	r2, #0
   23bec:	bne	23c04 <fputs@plt+0x12a90>
   23bf0:	ldr	r3, [r0]
   23bf4:	ldr	ip, [r3, #16]
   23bf8:	ldr	r2, [r3, #4]
   23bfc:	cmp	ip, r2
   23c00:	bls	23c24 <fputs@plt+0x12ab0>
   23c04:	str	r4, [sp, #-8]!
   23c08:	str	lr, [sp, #4]
   23c0c:	mov	r0, r1
   23c10:	mov	r1, #1
   23c14:	bl	23b70 <fputs@plt+0x129fc>
   23c18:	ldr	r4, [sp]
   23c1c:	add	sp, sp, #4
   23c20:	pop	{pc}		; (ldr pc, [sp], #4)
   23c24:	add	r2, r3, #20
   23c28:	str	r2, [r1, #28]
   23c2c:	ldr	r2, [r3, #44]	; 0x2c
   23c30:	str	r2, [r1, #24]
   23c34:	str	r1, [r2, #28]
   23c38:	str	r1, [r3, #44]	; 0x2c
   23c3c:	ldr	r3, [r0, #36]	; 0x24
   23c40:	add	r3, r3, #1
   23c44:	str	r3, [r0, #36]	; 0x24
   23c48:	mov	r3, #0
   23c4c:	strb	r3, [r1, #12]
   23c50:	bx	lr
   23c54:	ldr	r3, [r0, #44]	; 0x2c
   23c58:	cmp	r3, #0
   23c5c:	bxeq	lr
   23c60:	strd	r4, [sp, #-24]!	; 0xffffffe8
   23c64:	strd	r6, [sp, #8]
   23c68:	str	r8, [sp, #16]
   23c6c:	str	lr, [sp, #20]
   23c70:	mov	r7, r1
   23c74:	mov	r6, r0
   23c78:	mov	r8, #0
   23c7c:	b	23ce0 <fputs@plt+0x12b6c>
   23c80:	mov	r0, r4
   23c84:	bl	16428 <fputs@plt+0x52b4>
   23c88:	mov	r0, r4
   23c8c:	bl	23b18 <fputs@plt+0x129a4>
   23c90:	ldr	r4, [r5]
   23c94:	cmp	r4, #0
   23c98:	beq	23cd0 <fputs@plt+0x12b5c>
   23c9c:	ldr	r3, [r4, #8]
   23ca0:	cmp	r3, r7
   23ca4:	addcc	r5, r4, #16
   23ca8:	bcc	23c90 <fputs@plt+0x12b1c>
   23cac:	ldr	r3, [r6, #40]	; 0x28
   23cb0:	sub	r3, r3, #1
   23cb4:	str	r3, [r6, #40]	; 0x28
   23cb8:	ldr	r3, [r4, #16]
   23cbc:	str	r3, [r5]
   23cc0:	ldrb	r3, [r4, #12]
   23cc4:	cmp	r3, #0
   23cc8:	bne	23c88 <fputs@plt+0x12b14>
   23ccc:	b	23c80 <fputs@plt+0x12b0c>
   23cd0:	add	r8, r8, #1
   23cd4:	ldr	r3, [r6, #44]	; 0x2c
   23cd8:	cmp	r3, r8
   23cdc:	bls	23cec <fputs@plt+0x12b78>
   23ce0:	ldr	r5, [r6, #48]	; 0x30
   23ce4:	add	r5, r5, r8, lsl #2
   23ce8:	b	23c90 <fputs@plt+0x12b1c>
   23cec:	ldrd	r4, [sp]
   23cf0:	ldrd	r6, [sp, #8]
   23cf4:	ldr	r8, [sp, #16]
   23cf8:	add	sp, sp, #20
   23cfc:	pop	{pc}		; (ldr pc, [sp], #4)
   23d00:	ldr	r3, [r0, #32]
   23d04:	cmp	r3, r1
   23d08:	bxcc	lr
   23d0c:	strd	r4, [sp, #-16]!
   23d10:	str	r6, [sp, #8]
   23d14:	str	lr, [sp, #12]
   23d18:	mov	r4, r1
   23d1c:	mov	r5, r0
   23d20:	bl	23c54 <fputs@plt+0x12ae0>
   23d24:	sub	r1, r4, #1
   23d28:	str	r1, [r5, #32]
   23d2c:	ldrd	r4, [sp]
   23d30:	ldr	r6, [sp, #8]
   23d34:	add	sp, sp, #12
   23d38:	pop	{pc}		; (ldr pc, [sp], #4)
   23d3c:	ldr	r3, [r0, #80]	; 0x50
   23d40:	cmp	r3, #0
   23d44:	bxeq	lr
   23d48:	str	r4, [sp, #-8]!
   23d4c:	str	lr, [sp, #4]
   23d50:	mov	r4, r0
   23d54:	sub	r0, r3, #4
   23d58:	str	r0, [r4, #80]	; 0x50
   23d5c:	bl	23a6c <fputs@plt+0x128f8>
   23d60:	mov	r3, #0
   23d64:	str	r3, [r4, #80]	; 0x50
   23d68:	ldr	r4, [sp]
   23d6c:	add	sp, sp, #4
   23d70:	pop	{pc}		; (ldr pc, [sp], #4)
   23d74:	strd	r4, [sp, #-28]!	; 0xffffffe4
   23d78:	strd	r6, [sp, #8]
   23d7c:	strd	r8, [sp, #16]
   23d80:	str	lr, [sp, #24]
   23d84:	sub	sp, sp, #12
   23d88:	mov	r4, r0
   23d8c:	mov	r5, r1
   23d90:	mov	r6, r2
   23d94:	ldrb	r3, [r0, #16]
   23d98:	cmp	r3, #0
   23d9c:	beq	23dac <fputs@plt+0x12c38>
   23da0:	ldr	r3, [r0, #28]
   23da4:	cmp	r3, #0
   23da8:	bne	23dd0 <fputs@plt+0x12c5c>
   23dac:	ldr	r8, [r5]
   23db0:	ldr	r3, [r4, #212]	; 0xd4
   23db4:	ldr	r2, [r3, #12]
   23db8:	adds	r3, r8, #0
   23dbc:	movne	r3, #1
   23dc0:	cmp	r2, #0
   23dc4:	movne	r3, #0
   23dc8:	cmp	r3, #0
   23dcc:	bne	23df4 <fputs@plt+0x12c80>
   23dd0:	ldr	r3, [r4, #160]	; 0xa0
   23dd4:	str	r3, [r5]
   23dd8:	cmp	r6, #0
   23ddc:	ldrshlt	r6, [r4, #150]	; 0x96
   23de0:	strh	r6, [r4, #150]	; 0x96
   23de4:	mov	r0, r4
   23de8:	bl	169b8 <fputs@plt+0x5844>
   23dec:	mov	r7, #0
   23df0:	b	23ec4 <fputs@plt+0x12d50>
   23df4:	ldr	r3, [r4, #160]	; 0xa0
   23df8:	cmp	r3, r8
   23dfc:	beq	23dd0 <fputs@plt+0x12c5c>
   23e00:	mov	r2, #0
   23e04:	mov	r3, #0
   23e08:	strd	r2, [sp]
   23e0c:	ldrb	r3, [r4, #17]
   23e10:	cmp	r3, #0
   23e14:	beq	23e38 <fputs@plt+0x12cc4>
   23e18:	ldr	r0, [r4, #64]	; 0x40
   23e1c:	ldr	r3, [r0]
   23e20:	cmp	r3, #0
   23e24:	beq	23e38 <fputs@plt+0x12cc4>
   23e28:	mov	r1, sp
   23e2c:	bl	139b0 <fputs@plt+0x283c>
   23e30:	subs	r7, r0, #0
   23e34:	bne	23ea8 <fputs@plt+0x12d34>
   23e38:	mov	r0, r8
   23e3c:	bl	21190 <fputs@plt+0x1001c>
   23e40:	subs	r9, r0, #0
   23e44:	beq	23ea4 <fputs@plt+0x12d30>
   23e48:	mov	r0, r4
   23e4c:	bl	1ce3c <fputs@plt+0xbcc8>
   23e50:	mov	r1, r8
   23e54:	ldr	r0, [r4, #212]	; 0xd4
   23e58:	bl	160fc <fputs@plt+0x4f88>
   23e5c:	subs	r7, r0, #0
   23e60:	bne	23eac <fputs@plt+0x12d38>
   23e64:	ldr	r0, [r4, #208]	; 0xd0
   23e68:	bl	23a6c <fputs@plt+0x128f8>
   23e6c:	str	r9, [r4, #208]	; 0xd0
   23e70:	mov	r2, r8
   23e74:	mov	r3, #0
   23e78:	ldr	r0, [sp]
   23e7c:	adds	r0, r8, r0
   23e80:	ldr	r1, [sp, #4]
   23e84:	adc	r1, r3, r1
   23e88:	subs	r0, r0, #1
   23e8c:	sbc	r1, r1, #0
   23e90:	bl	85024 <fputs@plt+0x73eb0>
   23e94:	str	r0, [r4, #28]
   23e98:	str	r8, [r4, #160]	; 0xa0
   23e9c:	str	r8, [r5]
   23ea0:	b	23dd8 <fputs@plt+0x12c64>
   23ea4:	mov	r7, #7
   23ea8:	mov	r9, #0
   23eac:	mov	r0, r9
   23eb0:	bl	23a6c <fputs@plt+0x128f8>
   23eb4:	ldr	r3, [r4, #160]	; 0xa0
   23eb8:	str	r3, [r5]
   23ebc:	cmp	r7, #0
   23ec0:	beq	23dd8 <fputs@plt+0x12c64>
   23ec4:	mov	r0, r7
   23ec8:	add	sp, sp, #12
   23ecc:	ldrd	r4, [sp]
   23ed0:	ldrd	r6, [sp, #8]
   23ed4:	ldrd	r8, [sp, #16]
   23ed8:	add	sp, sp, #24
   23edc:	pop	{pc}		; (ldr pc, [sp], #4)
   23ee0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   23ee4:	strd	r6, [sp, #8]
   23ee8:	strd	r8, [sp, #16]
   23eec:	str	lr, [sp, #24]
   23ef0:	sub	sp, sp, #28
   23ef4:	mov	r6, r0
   23ef8:	mov	r7, r1
   23efc:	mov	r8, r2
   23f00:	mov	r9, r3
   23f04:	bl	168c0 <fputs@plt+0x574c>
   23f08:	mov	r4, r0
   23f0c:	mov	r5, r1
   23f10:	strd	r4, [r6, #80]	; 0x50
   23f14:	ldr	r1, [r6, #156]	; 0x9c
   23f18:	adds	r2, r4, r1
   23f1c:	adc	r3, r5, #0
   23f20:	cmp	r8, r2
   23f24:	sbcs	r3, r9, r3
   23f28:	movlt	r0, #101	; 0x65
   23f2c:	blt	23fa0 <fputs@plt+0x12e2c>
   23f30:	cmp	r7, #0
   23f34:	bne	23f48 <fputs@plt+0x12dd4>
   23f38:	ldrd	r2, [r6, #88]	; 0x58
   23f3c:	cmp	r5, r3
   23f40:	cmpeq	r4, r2
   23f44:	beq	23f80 <fputs@plt+0x12e0c>
   23f48:	strd	r4, [sp]
   23f4c:	mov	r2, #8
   23f50:	add	r1, sp, #16
   23f54:	ldr	r0, [r6, #68]	; 0x44
   23f58:	bl	13910 <fputs@plt+0x279c>
   23f5c:	cmp	r0, #0
   23f60:	bne	23fa0 <fputs@plt+0x12e2c>
   23f64:	mov	r2, #8
   23f68:	ldr	r1, [pc, #352]	; 240d0 <fputs@plt+0x12f5c>
   23f6c:	add	r0, sp, #16
   23f70:	bl	10ea4 <memcmp@plt>
   23f74:	cmp	r0, #0
   23f78:	movne	r0, #101	; 0x65
   23f7c:	bne	23fa0 <fputs@plt+0x12e2c>
   23f80:	ldr	r3, [sp, #56]	; 0x38
   23f84:	str	r3, [sp]
   23f88:	adds	r2, r4, #8
   23f8c:	adc	r3, r5, #0
   23f90:	ldr	r0, [r6, #68]	; 0x44
   23f94:	bl	20dd4 <fputs@plt+0xfc60>
   23f98:	cmp	r0, #0
   23f9c:	beq	23fb8 <fputs@plt+0x12e44>
   23fa0:	add	sp, sp, #28
   23fa4:	ldrd	r4, [sp]
   23fa8:	ldrd	r6, [sp, #8]
   23fac:	ldrd	r8, [sp, #16]
   23fb0:	add	sp, sp, #24
   23fb4:	pop	{pc}		; (ldr pc, [sp], #4)
   23fb8:	add	r3, r6, #52	; 0x34
   23fbc:	str	r3, [sp]
   23fc0:	adds	r2, r4, #12
   23fc4:	adc	r3, r5, #0
   23fc8:	ldr	r0, [r6, #68]	; 0x44
   23fcc:	bl	20dd4 <fputs@plt+0xfc60>
   23fd0:	cmp	r0, #0
   23fd4:	bne	23fa0 <fputs@plt+0x12e2c>
   23fd8:	ldr	r3, [sp, #60]	; 0x3c
   23fdc:	str	r3, [sp]
   23fe0:	adds	r2, r4, #16
   23fe4:	adc	r3, r5, #0
   23fe8:	ldr	r0, [r6, #68]	; 0x44
   23fec:	bl	20dd4 <fputs@plt+0xfc60>
   23ff0:	cmp	r0, #0
   23ff4:	bne	23fa0 <fputs@plt+0x12e2c>
   23ff8:	ldrd	r2, [r6, #80]	; 0x50
   23ffc:	orrs	r3, r2, r3
   24000:	beq	2401c <fputs@plt+0x12ea8>
   24004:	ldr	r1, [r6, #156]	; 0x9c
   24008:	ldrd	r2, [r6, #80]	; 0x50
   2400c:	adds	r4, r2, r1
   24010:	adc	r5, r3, #0
   24014:	strd	r4, [r6, #80]	; 0x50
   24018:	b	23fa0 <fputs@plt+0x12e2c>
   2401c:	add	r3, sp, #12
   24020:	str	r3, [sp]
   24024:	adds	r2, r4, #20
   24028:	adc	r3, r5, #0
   2402c:	ldr	r0, [r6, #68]	; 0x44
   24030:	bl	20dd4 <fputs@plt+0xfc60>
   24034:	cmp	r0, #0
   24038:	bne	23fa0 <fputs@plt+0x12e2c>
   2403c:	add	r3, sp, #8
   24040:	str	r3, [sp]
   24044:	adds	r2, r4, #24
   24048:	adc	r3, r5, #0
   2404c:	ldr	r0, [r6, #68]	; 0x44
   24050:	bl	20dd4 <fputs@plt+0xfc60>
   24054:	cmp	r0, #0
   24058:	bne	23fa0 <fputs@plt+0x12e2c>
   2405c:	ldr	r3, [sp, #8]
   24060:	cmp	r3, #0
   24064:	ldreq	r3, [r6, #160]	; 0xa0
   24068:	streq	r3, [sp, #8]
   2406c:	ldr	r3, [sp, #8]
   24070:	cmp	r3, #512	; 0x200
   24074:	movcc	r0, #101	; 0x65
   24078:	bcc	23fa0 <fputs@plt+0x12e2c>
   2407c:	ldr	r2, [sp, #12]
   24080:	sub	r0, r2, #32
   24084:	movw	r1, #65504	; 0xffe0
   24088:	cmp	r3, #65536	; 0x10000
   2408c:	cmpls	r0, r1
   24090:	movhi	r0, #101	; 0x65
   24094:	bhi	23fa0 <fputs@plt+0x12e2c>
   24098:	sub	r1, r3, #1
   2409c:	and	r1, r1, r3
   240a0:	sub	r3, r2, #1
   240a4:	and	r2, r2, r3
   240a8:	orrs	r3, r1, r2
   240ac:	movne	r0, #101	; 0x65
   240b0:	bne	23fa0 <fputs@plt+0x12e2c>
   240b4:	mvn	r2, #0
   240b8:	add	r1, sp, #8
   240bc:	mov	r0, r6
   240c0:	bl	23d74 <fputs@plt+0x12c00>
   240c4:	ldr	r3, [sp, #12]
   240c8:	str	r3, [r6, #156]	; 0x9c
   240cc:	b	24004 <fputs@plt+0x12e90>
   240d0:	andeq	r8, r8, ip, lsr fp
   240d4:	strd	r4, [sp, #-16]!
   240d8:	str	r6, [sp, #8]
   240dc:	str	lr, [sp, #12]
   240e0:	mov	r6, r3
   240e4:	ldr	r4, [r0, #4]
   240e8:	ldr	r3, [r0]
   240ec:	str	r3, [r4, #4]
   240f0:	ldrh	r3, [r4, #22]
   240f4:	tst	r3, #2
   240f8:	movne	r0, #8
   240fc:	bne	24158 <fputs@plt+0x12fe4>
   24100:	mov	r5, r2
   24104:	cmp	r2, #0
   24108:	blt	24168 <fputs@plt+0x12ff4>
   2410c:	sub	r3, r1, #512	; 0x200
   24110:	cmp	r3, #65024	; 0xfe00
   24114:	bhi	24124 <fputs@plt+0x12fb0>
   24118:	sub	r3, r1, #1
   2411c:	tst	r3, r1
   24120:	beq	24178 <fputs@plt+0x13004>
   24124:	mov	r1, r4
   24128:	ldr	r0, [r1], #32
   2412c:	mov	r2, r5
   24130:	bl	23d74 <fputs@plt+0x12c00>
   24134:	uxth	r5, r5
   24138:	ldr	r3, [r4, #32]
   2413c:	sub	r5, r3, r5
   24140:	str	r5, [r4, #36]	; 0x24
   24144:	cmp	r6, #0
   24148:	beq	24158 <fputs@plt+0x12fe4>
   2414c:	ldrh	r3, [r4, #22]
   24150:	orr	r3, r3, #2
   24154:	strh	r3, [r4, #22]
   24158:	ldrd	r4, [sp]
   2415c:	ldr	r6, [sp, #8]
   24160:	add	sp, sp, #12
   24164:	pop	{pc}		; (ldr pc, [sp], #4)
   24168:	ldr	r5, [r4, #32]
   2416c:	ldr	r3, [r4, #36]	; 0x24
   24170:	sub	r5, r5, r3
   24174:	b	2410c <fputs@plt+0x12f98>
   24178:	str	r1, [r4, #32]
   2417c:	mov	r0, r4
   24180:	bl	23d3c <fputs@plt+0x12bc8>
   24184:	b	24124 <fputs@plt+0x12fb0>
   24188:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2418c:	strd	r6, [sp, #8]
   24190:	str	r8, [sp, #16]
   24194:	str	lr, [sp, #20]
   24198:	mov	r7, r0
   2419c:	ldr	r5, [r0]
   241a0:	ldr	r2, [r5, #16]
   241a4:	ldr	r3, [r5, #4]
   241a8:	cmp	r2, r3
   241ac:	bls	241f8 <fputs@plt+0x13084>
   241b0:	ldr	r4, [r5, #48]	; 0x30
   241b4:	ldrb	r3, [r4, #14]
   241b8:	cmp	r3, #0
   241bc:	bne	241f8 <fputs@plt+0x13084>
   241c0:	mov	r6, #1
   241c4:	mov	r0, r4
   241c8:	bl	16428 <fputs@plt+0x52b4>
   241cc:	mov	r1, r6
   241d0:	mov	r0, r4
   241d4:	bl	23b70 <fputs@plt+0x129fc>
   241d8:	ldr	r2, [r5, #16]
   241dc:	ldr	r3, [r5, #4]
   241e0:	cmp	r2, r3
   241e4:	bls	241f8 <fputs@plt+0x13084>
   241e8:	ldr	r4, [r5, #48]	; 0x30
   241ec:	ldrb	r3, [r4, #14]
   241f0:	cmp	r3, #0
   241f4:	beq	241c4 <fputs@plt+0x13050>
   241f8:	ldr	r3, [r7, #40]	; 0x28
   241fc:	cmp	r3, #0
   24200:	bne	24220 <fputs@plt+0x130ac>
   24204:	ldr	r0, [r7, #56]	; 0x38
   24208:	cmp	r0, #0
   2420c:	beq	24220 <fputs@plt+0x130ac>
   24210:	bl	2143c <fputs@plt+0x102c8>
   24214:	mov	r3, #0
   24218:	str	r3, [r7, #52]	; 0x34
   2421c:	str	r3, [r7, #56]	; 0x38
   24220:	ldrd	r4, [sp]
   24224:	ldrd	r6, [sp, #8]
   24228:	ldr	r8, [sp, #16]
   2422c:	add	sp, sp, #20
   24230:	pop	{pc}		; (ldr pc, [sp], #4)
   24234:	ldr	r3, [r0, #16]
   24238:	cmp	r3, #0
   2423c:	bxeq	lr
   24240:	str	r4, [sp, #-8]!
   24244:	str	lr, [sp, #4]
   24248:	ldr	ip, [r0]
   2424c:	ldr	r3, [ip, #4]
   24250:	ldr	r2, [r0, #24]
   24254:	sub	r3, r3, r2
   24258:	add	r3, r3, r1
   2425c:	str	r3, [ip, #4]
   24260:	ldr	r2, [ip, #8]
   24264:	rsb	r2, r2, #10
   24268:	add	r3, r2, r3
   2426c:	str	r3, [ip, #12]
   24270:	str	r1, [r0, #24]
   24274:	add	r1, r1, r1, lsl #3
   24278:	movw	r3, #52429	; 0xcccd
   2427c:	movt	r3, #52428	; 0xcccc
   24280:	umull	r3, r1, r3, r1
   24284:	lsr	r1, r1, #3
   24288:	str	r1, [r0, #28]
   2428c:	bl	24188 <fputs@plt+0x13014>
   24290:	ldr	r4, [sp]
   24294:	add	sp, sp, #4
   24298:	pop	{pc}		; (ldr pc, [sp], #4)
   2429c:	ldr	r3, [r0, #16]
   242a0:	cmp	r3, #0
   242a4:	bxeq	lr
   242a8:	strd	r4, [sp, #-16]!
   242ac:	str	r6, [sp, #8]
   242b0:	str	lr, [sp, #12]
   242b4:	ldr	r4, [r0]
   242b8:	ldr	r5, [r4, #4]
   242bc:	mov	r3, #0
   242c0:	str	r3, [r4, #4]
   242c4:	bl	24188 <fputs@plt+0x13014>
   242c8:	str	r5, [r4, #4]
   242cc:	ldrd	r4, [sp]
   242d0:	ldr	r6, [sp, #8]
   242d4:	add	sp, sp, #12
   242d8:	pop	{pc}		; (ldr pc, [sp], #4)
   242dc:	strd	r4, [sp, #-16]!
   242e0:	str	r6, [sp, #8]
   242e4:	str	lr, [sp, #12]
   242e8:	mov	r4, r0
   242ec:	ldr	r5, [r0]
   242f0:	mov	r1, #0
   242f4:	bl	23c54 <fputs@plt+0x12ae0>
   242f8:	ldr	r3, [r5, #4]
   242fc:	ldr	r2, [r4, #24]
   24300:	sub	r2, r3, r2
   24304:	str	r2, [r5, #4]
   24308:	ldr	r1, [r5, #8]
   2430c:	ldr	r3, [r4, #20]
   24310:	sub	r0, r1, r3
   24314:	str	r0, [r5, #8]
   24318:	add	r3, r3, #10
   2431c:	add	r3, r3, r2
   24320:	sub	r3, r3, r1
   24324:	str	r3, [r5, #12]
   24328:	mov	r0, r4
   2432c:	bl	24188 <fputs@plt+0x13014>
   24330:	ldr	r0, [r4, #56]	; 0x38
   24334:	bl	2143c <fputs@plt+0x102c8>
   24338:	ldr	r0, [r4, #48]	; 0x30
   2433c:	bl	2143c <fputs@plt+0x102c8>
   24340:	mov	r0, r4
   24344:	bl	2143c <fputs@plt+0x102c8>
   24348:	ldrd	r4, [sp]
   2434c:	ldr	r6, [sp, #8]
   24350:	add	sp, sp, #12
   24354:	pop	{pc}		; (ldr pc, [sp], #4)
   24358:	strd	r4, [sp, #-16]!
   2435c:	str	r6, [sp, #8]
   24360:	str	lr, [sp, #12]
   24364:	mov	r5, r0
   24368:	ldrb	r3, [r0, #43]	; 0x2b
   2436c:	cmp	r3, #2
   24370:	bne	243b0 <fputs@plt+0x1323c>
   24374:	ldr	r3, [r0, #24]
   24378:	cmp	r3, #0
   2437c:	ble	243c0 <fputs@plt+0x1324c>
   24380:	mov	r4, #0
   24384:	mov	r6, r4
   24388:	ldr	r3, [r5, #32]
   2438c:	ldr	r0, [r3, r4, lsl #2]
   24390:	bl	2143c <fputs@plt+0x102c8>
   24394:	ldr	r3, [r5, #32]
   24398:	str	r6, [r3, r4, lsl #2]
   2439c:	add	r4, r4, #1
   243a0:	ldr	r3, [r5, #24]
   243a4:	cmp	r3, r4
   243a8:	bgt	24388 <fputs@plt+0x13214>
   243ac:	b	243c0 <fputs@plt+0x1324c>
   243b0:	ldr	r0, [r0, #4]
   243b4:	ldr	r3, [r0]
   243b8:	ldr	r3, [r3, #64]	; 0x40
   243bc:	blx	r3
   243c0:	ldrd	r4, [sp]
   243c4:	ldr	r6, [sp, #8]
   243c8:	add	sp, sp, #12
   243cc:	pop	{pc}		; (ldr pc, [sp], #4)
   243d0:	strd	r4, [sp, #-16]!
   243d4:	str	r6, [sp, #8]
   243d8:	str	lr, [sp, #12]
   243dc:	mov	r5, r0
   243e0:	ldr	r0, [r0, #16]
   243e4:	cmp	r0, #0
   243e8:	beq	24400 <fputs@plt+0x1328c>
   243ec:	ldr	r4, [r0]
   243f0:	bl	2143c <fputs@plt+0x102c8>
   243f4:	mov	r0, r4
   243f8:	cmp	r4, #0
   243fc:	bne	243ec <fputs@plt+0x13278>
   24400:	mov	r3, #0
   24404:	str	r3, [r5, #16]
   24408:	ldrd	r4, [sp]
   2440c:	ldr	r6, [sp, #8]
   24410:	add	sp, sp, #12
   24414:	pop	{pc}		; (ldr pc, [sp], #4)
   24418:	orrs	r3, r2, r3
   2441c:	beq	24428 <fputs@plt+0x132b4>
   24420:	mov	r0, #0
   24424:	bx	lr
   24428:	str	r4, [sp, #-8]!
   2442c:	str	lr, [sp, #4]
   24430:	mov	r4, r0
   24434:	bl	243d0 <fputs@plt+0x1325c>
   24438:	mov	r3, #0
   2443c:	str	r3, [r4, #12]
   24440:	str	r3, [r4, #32]
   24444:	mov	r0, #0
   24448:	mov	r1, #0
   2444c:	strd	r0, [r4, #24]
   24450:	str	r3, [r4, #48]	; 0x30
   24454:	strd	r0, [r4, #40]	; 0x28
   24458:	mov	r0, #0
   2445c:	ldr	r4, [sp]
   24460:	add	sp, sp, #4
   24464:	pop	{pc}		; (ldr pc, [sp], #4)
   24468:	str	r4, [sp, #-8]!
   2446c:	str	lr, [sp, #4]
   24470:	bl	243d0 <fputs@plt+0x1325c>
   24474:	mov	r0, #0
   24478:	ldr	r4, [sp]
   2447c:	add	sp, sp, #4
   24480:	pop	{pc}		; (ldr pc, [sp], #4)
   24484:	strd	r4, [sp, #-16]!
   24488:	str	r6, [sp, #8]
   2448c:	str	lr, [sp, #12]
   24490:	mov	r6, r0
   24494:	ldr	r3, [r0, #104]	; 0x68
   24498:	cmp	r3, #0
   2449c:	ble	244cc <fputs@plt+0x13358>
   244a0:	mov	r4, #0
   244a4:	mov	r5, r4
   244a8:	ldr	r3, [r6, #100]	; 0x64
   244ac:	add	r3, r3, r4
   244b0:	ldr	r0, [r3, #16]
   244b4:	bl	23a1c <fputs@plt+0x128a8>
   244b8:	add	r5, r5, #1
   244bc:	add	r4, r4, #48	; 0x30
   244c0:	ldr	r3, [r6, #104]	; 0x68
   244c4:	cmp	r3, r5
   244c8:	bgt	244a8 <fputs@plt+0x13334>
   244cc:	ldrb	r3, [r6, #4]
   244d0:	cmp	r3, #0
   244d4:	beq	244ec <fputs@plt+0x13378>
   244d8:	ldr	r3, [r6, #72]	; 0x48
   244dc:	ldr	r2, [r3]
   244e0:	ldr	r3, [pc, #52]	; 2451c <fputs@plt+0x133a8>
   244e4:	cmp	r2, r3
   244e8:	bne	244f4 <fputs@plt+0x13380>
   244ec:	ldr	r0, [r6, #72]	; 0x48
   244f0:	bl	138d4 <fputs@plt+0x2760>
   244f4:	ldr	r0, [r6, #100]	; 0x64
   244f8:	bl	2143c <fputs@plt+0x102c8>
   244fc:	mov	r3, #0
   24500:	str	r3, [r6, #100]	; 0x64
   24504:	str	r3, [r6, #104]	; 0x68
   24508:	str	r3, [r6, #56]	; 0x38
   2450c:	ldrd	r4, [sp]
   24510:	ldr	r6, [sp, #8]
   24514:	add	sp, sp, #12
   24518:	pop	{pc}		; (ldr pc, [sp], #4)
   2451c:	andeq	r8, r8, r8, ror #23
   24520:	str	r4, [sp, #-8]!
   24524:	str	lr, [sp, #4]
   24528:	sub	sp, sp, #8
   2452c:	mov	r4, r0
   24530:	ldr	r0, [r0, #60]	; 0x3c
   24534:	bl	23a1c <fputs@plt+0x128a8>
   24538:	mov	r3, #0
   2453c:	str	r3, [r4, #60]	; 0x3c
   24540:	mov	r0, r4
   24544:	bl	24484 <fputs@plt+0x13310>
   24548:	ldr	r0, [r4, #216]	; 0xd8
   2454c:	cmp	r0, #0
   24550:	bne	245f8 <fputs@plt+0x13484>
   24554:	ldrb	r3, [r4, #4]
   24558:	cmp	r3, #0
   2455c:	bne	245c4 <fputs@plt+0x13450>
   24560:	ldr	r0, [r4, #64]	; 0x40
   24564:	ldr	r3, [r0]
   24568:	cmp	r3, #0
   2456c:	beq	2458c <fputs@plt+0x13418>
   24570:	bl	13a10 <fputs@plt+0x289c>
   24574:	tst	r0, #2048	; 0x800
   24578:	beq	2458c <fputs@plt+0x13418>
   2457c:	ldrb	r3, [r4, #5]
   24580:	and	r3, r3, #5
   24584:	cmp	r3, #1
   24588:	beq	24594 <fputs@plt+0x13420>
   2458c:	ldr	r0, [r4, #68]	; 0x44
   24590:	bl	138d4 <fputs@plt+0x2760>
   24594:	mov	r1, #0
   24598:	mov	r0, r4
   2459c:	bl	167b4 <fputs@plt+0x5640>
   245a0:	cmp	r0, #0
   245a4:	beq	245b8 <fputs@plt+0x13444>
   245a8:	ldrb	r3, [r4, #17]
   245ac:	cmp	r3, #6
   245b0:	moveq	r3, #5
   245b4:	strbeq	r3, [r4, #18]
   245b8:	mov	r3, #0
   245bc:	strb	r3, [r4, #19]
   245c0:	strb	r3, [r4, #17]
   245c4:	ldr	r3, [r4, #44]	; 0x2c
   245c8:	cmp	r3, #0
   245cc:	bne	24608 <fputs@plt+0x13494>
   245d0:	mov	r2, #0
   245d4:	mov	r3, #0
   245d8:	strd	r2, [r4, #80]	; 0x50
   245dc:	strd	r2, [r4, #88]	; 0x58
   245e0:	mov	r3, #0
   245e4:	strb	r3, [r4, #20]
   245e8:	add	sp, sp, #8
   245ec:	ldr	r4, [sp]
   245f0:	add	sp, sp, #4
   245f4:	pop	{pc}		; (ldr pc, [sp], #4)
   245f8:	bl	16f5c <fputs@plt+0x5de8>
   245fc:	mov	r3, #0
   24600:	strb	r3, [r4, #17]
   24604:	b	245c4 <fputs@plt+0x13450>
   24608:	mov	r0, r4
   2460c:	bl	1ce3c <fputs@plt+0xbcc8>
   24610:	ldrb	r3, [r4, #13]
   24614:	strb	r3, [r4, #19]
   24618:	mov	r3, #0
   2461c:	strb	r3, [r4, #17]
   24620:	str	r3, [r4, #44]	; 0x2c
   24624:	ldrb	r3, [r4, #23]
   24628:	cmp	r3, #0
   2462c:	beq	245d0 <fputs@plt+0x1345c>
   24630:	mov	r3, #0
   24634:	str	r3, [sp]
   24638:	mov	r2, #0
   2463c:	mov	r3, #0
   24640:	ldr	r0, [r4, #64]	; 0x40
   24644:	bl	13a50 <fputs@plt+0x28dc>
   24648:	b	245d0 <fputs@plt+0x1345c>
   2464c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   24650:	strd	r6, [sp, #8]
   24654:	strd	r8, [sp, #16]
   24658:	str	lr, [sp, #24]
   2465c:	sub	sp, sp, #20
   24660:	ldrb	r3, [r0, #17]
   24664:	cmp	r3, #1
   24668:	bhi	2467c <fputs@plt+0x13508>
   2466c:	ldrb	r3, [r0, #18]
   24670:	cmp	r3, #1
   24674:	movls	r7, #0
   24678:	bls	249d4 <fputs@plt+0x13860>
   2467c:	mov	r5, r2
   24680:	mov	r6, r1
   24684:	mov	r4, r0
   24688:	bl	24484 <fputs@plt+0x13310>
   2468c:	ldr	r0, [r4, #68]	; 0x44
   24690:	ldr	r3, [r0]
   24694:	cmp	r3, #0
   24698:	moveq	r6, #0
   2469c:	beq	24704 <fputs@plt+0x13590>
   246a0:	ldr	r2, [pc, #840]	; 249f0 <fputs@plt+0x1387c>
   246a4:	cmp	r3, r2
   246a8:	beq	246fc <fputs@plt+0x13588>
   246ac:	ldrb	r3, [r4, #5]
   246b0:	cmp	r3, #3
   246b4:	beq	24778 <fputs@plt+0x13604>
   246b8:	cmp	r3, #1
   246bc:	beq	247cc <fputs@plt+0x13658>
   246c0:	ldrb	r2, [r4, #4]
   246c4:	cmp	r2, #0
   246c8:	cmpne	r3, #5
   246cc:	bne	247cc <fputs@plt+0x13658>
   246d0:	ldrb	r6, [r4, #13]
   246d4:	bl	138d4 <fputs@plt+0x2760>
   246d8:	cmp	r6, #0
   246dc:	movne	r6, #0
   246e0:	bne	24704 <fputs@plt+0x13590>
   246e4:	ldrb	r2, [r4, #9]
   246e8:	ldr	r1, [r4, #180]	; 0xb4
   246ec:	ldr	r0, [r4]
   246f0:	bl	13aac <fputs@plt+0x2938>
   246f4:	mov	r6, r0
   246f8:	b	24704 <fputs@plt+0x13590>
   246fc:	bl	138d4 <fputs@plt+0x2760>
   24700:	mov	r6, #0
   24704:	ldr	r0, [r4, #60]	; 0x3c
   24708:	bl	23a1c <fputs@plt+0x128a8>
   2470c:	mov	r3, #0
   24710:	str	r3, [r4, #60]	; 0x3c
   24714:	str	r3, [r4, #48]	; 0x30
   24718:	ldr	r0, [r4, #212]	; 0xd4
   2471c:	bl	16318 <fputs@plt+0x51a4>
   24720:	ldr	r1, [r4, #28]
   24724:	ldr	r0, [r4, #212]	; 0xd4
   24728:	bl	1cd78 <fputs@plt+0xbc04>
   2472c:	ldr	r0, [r4, #216]	; 0xd8
   24730:	cmp	r0, #0
   24734:	bne	248c8 <fputs@plt+0x13754>
   24738:	adds	r3, r5, #0
   2473c:	movne	r3, #1
   24740:	cmp	r6, #0
   24744:	movne	r3, #0
   24748:	cmp	r3, #0
   2474c:	beq	24994 <fputs@plt+0x13820>
   24750:	ldr	r1, [r4, #28]
   24754:	ldr	r3, [r4, #36]	; 0x24
   24758:	cmp	r3, r1
   2475c:	movls	r7, #0
   24760:	bls	248e8 <fputs@plt+0x13774>
   24764:	mov	r0, r4
   24768:	bl	1cc48 <fputs@plt+0xbad4>
   2476c:	mov	r6, r0
   24770:	mov	r7, #0
   24774:	b	248d0 <fputs@plt+0x1375c>
   24778:	ldrd	r2, [r4, #80]	; 0x50
   2477c:	orrs	r3, r2, r3
   24780:	moveq	r6, #0
   24784:	bne	24798 <fputs@plt+0x13624>
   24788:	mov	r2, #0
   2478c:	mov	r3, #0
   24790:	strd	r2, [r4, #80]	; 0x50
   24794:	b	24704 <fputs@plt+0x13590>
   24798:	mov	r2, #0
   2479c:	mov	r3, #0
   247a0:	bl	13970 <fputs@plt+0x27fc>
   247a4:	subs	r6, r0, #0
   247a8:	bne	24788 <fputs@plt+0x13614>
   247ac:	ldrb	r3, [r4, #8]
   247b0:	cmp	r3, #0
   247b4:	beq	24788 <fputs@plt+0x13614>
   247b8:	ldrb	r1, [r4, #12]
   247bc:	ldr	r0, [r4, #68]	; 0x44
   247c0:	bl	13990 <fputs@plt+0x281c>
   247c4:	mov	r6, r0
   247c8:	b	24788 <fputs@plt+0x13614>
   247cc:	ldrd	r2, [r4, #80]	; 0x50
   247d0:	orrs	r3, r2, r3
   247d4:	moveq	r6, #0
   247d8:	beq	24868 <fputs@plt+0x136f4>
   247dc:	ldrd	r8, [r4, #168]	; 0xa8
   247e0:	orrs	r3, r8, r9
   247e4:	moveq	r1, #1
   247e8:	movne	r1, #0
   247ec:	cmp	r6, #0
   247f0:	moveq	r6, r1
   247f4:	movne	r6, #1
   247f8:	cmp	r6, #0
   247fc:	beq	24878 <fputs@plt+0x13704>
   24800:	mov	r2, #0
   24804:	mov	r3, #0
   24808:	bl	13970 <fputs@plt+0x27fc>
   2480c:	mov	r6, r0
   24810:	cmp	r6, #0
   24814:	bne	24868 <fputs@plt+0x136f4>
   24818:	ldrb	r3, [r4, #7]
   2481c:	cmp	r3, #0
   24820:	beq	24898 <fputs@plt+0x13724>
   24824:	cmp	r8, #1
   24828:	sbcs	r3, r9, #0
   2482c:	movge	r3, #1
   24830:	movlt	r3, #0
   24834:	cmp	r6, #0
   24838:	movne	r3, #0
   2483c:	cmp	r3, #0
   24840:	beq	24868 <fputs@plt+0x136f4>
   24844:	add	r1, sp, #8
   24848:	ldr	r0, [r4, #68]	; 0x44
   2484c:	bl	139b0 <fputs@plt+0x283c>
   24850:	subs	r6, r0, #0
   24854:	bne	24868 <fputs@plt+0x136f4>
   24858:	ldrd	r2, [sp, #8]
   2485c:	cmp	r8, r2
   24860:	sbcs	r3, r9, r3
   24864:	blt	248b0 <fputs@plt+0x1373c>
   24868:	mov	r2, #0
   2486c:	mov	r3, #0
   24870:	strd	r2, [r4, #80]	; 0x50
   24874:	b	24704 <fputs@plt+0x13590>
   24878:	mov	r2, #0
   2487c:	mov	r3, #0
   24880:	strd	r2, [sp]
   24884:	mov	r2, #28
   24888:	ldr	r1, [pc, #356]	; 249f4 <fputs@plt+0x13880>
   2488c:	bl	13940 <fputs@plt+0x27cc>
   24890:	mov	r6, r0
   24894:	b	24810 <fputs@plt+0x1369c>
   24898:	ldrb	r1, [r4, #12]
   2489c:	orr	r1, r1, #16
   248a0:	ldr	r0, [r4, #68]	; 0x44
   248a4:	bl	13990 <fputs@plt+0x281c>
   248a8:	mov	r6, r0
   248ac:	b	24824 <fputs@plt+0x136b0>
   248b0:	mov	r2, r8
   248b4:	mov	r3, r9
   248b8:	ldr	r0, [r4, #68]	; 0x44
   248bc:	bl	13970 <fputs@plt+0x27fc>
   248c0:	mov	r6, r0
   248c4:	b	24868 <fputs@plt+0x136f4>
   248c8:	bl	16f10 <fputs@plt+0x5d9c>
   248cc:	mov	r7, r0
   248d0:	adds	r5, r5, #0
   248d4:	movne	r5, #1
   248d8:	cmp	r6, #0
   248dc:	movne	r5, #0
   248e0:	cmp	r5, #0
   248e4:	beq	24910 <fputs@plt+0x1379c>
   248e8:	ldr	r0, [r4, #64]	; 0x40
   248ec:	ldr	r3, [r0]
   248f0:	cmp	r3, #0
   248f4:	beq	24974 <fputs@plt+0x13800>
   248f8:	mov	r2, #0
   248fc:	mov	r1, #22
   24900:	bl	139d0 <fputs@plt+0x285c>
   24904:	mov	r6, r0
   24908:	cmp	r0, #12
   2490c:	beq	24974 <fputs@plt+0x13800>
   24910:	ldrb	r3, [r4, #4]
   24914:	cmp	r3, #0
   24918:	bne	249bc <fputs@plt+0x13848>
   2491c:	ldr	r5, [r4, #216]	; 0xd8
   24920:	cmp	r5, #0
   24924:	beq	249a4 <fputs@plt+0x13830>
   24928:	ldrb	r3, [r5, #43]	; 0x2b
   2492c:	cmp	r3, #0
   24930:	beq	249bc <fputs@plt+0x13848>
   24934:	mov	r3, #0
   24938:	strb	r3, [r5, #43]	; 0x2b
   2493c:	ldrsh	r1, [r5, #40]	; 0x28
   24940:	add	r1, r1, #3
   24944:	mov	r0, r5
   24948:	bl	16d24 <fputs@plt+0x5bb0>
   2494c:	cmp	r0, #0
   24950:	movne	r3, #1
   24954:	strbne	r3, [r5, #43]	; 0x2b
   24958:	bne	249bc <fputs@plt+0x13848>
   2495c:	ldrb	r3, [r5, #43]	; 0x2b
   24960:	cmp	r3, #0
   24964:	beq	249a4 <fputs@plt+0x13830>
   24968:	b	249bc <fputs@plt+0x13848>
   2496c:	mov	r6, #0
   24970:	b	2491c <fputs@plt+0x137a8>
   24974:	ldrb	r3, [r4, #4]
   24978:	cmp	r3, #0
   2497c:	beq	2496c <fputs@plt+0x137f8>
   24980:	mov	r3, #1
   24984:	strb	r3, [r4, #17]
   24988:	mov	r3, #0
   2498c:	strb	r3, [r4, #20]
   24990:	b	249d4 <fputs@plt+0x13860>
   24994:	ldrb	r3, [r4, #4]
   24998:	cmp	r3, #0
   2499c:	movne	r7, #0
   249a0:	bne	249bc <fputs@plt+0x13848>
   249a4:	mov	r1, #1
   249a8:	mov	r0, r4
   249ac:	bl	167b4 <fputs@plt+0x5640>
   249b0:	mov	r7, r0
   249b4:	mov	r3, #0
   249b8:	strb	r3, [r4, #19]
   249bc:	mov	r3, #1
   249c0:	strb	r3, [r4, #17]
   249c4:	mov	r3, #0
   249c8:	strb	r3, [r4, #20]
   249cc:	cmp	r6, r3
   249d0:	movne	r7, r6
   249d4:	mov	r0, r7
   249d8:	add	sp, sp, #20
   249dc:	ldrd	r4, [sp]
   249e0:	ldrd	r6, [sp, #8]
   249e4:	ldrd	r8, [sp, #16]
   249e8:	add	sp, sp, #24
   249ec:	pop	{pc}		; (ldr pc, [sp], #4)
   249f0:	andeq	r8, r8, r8, ror #23
   249f4:	andeq	r8, r8, r0, ror #24
   249f8:	ldr	r3, [r1, #36]	; 0x24
   249fc:	tst	r3, #17408	; 0x4400
   24a00:	bxeq	lr
   24a04:	strd	r4, [sp, #-16]!
   24a08:	str	r6, [sp, #8]
   24a0c:	str	lr, [sp, #12]
   24a10:	mov	r4, r1
   24a14:	mov	r5, r0
   24a18:	tst	r3, #1024	; 0x400
   24a1c:	beq	24a2c <fputs@plt+0x138b8>
   24a20:	ldrb	r2, [r1, #28]
   24a24:	cmp	r2, #0
   24a28:	bne	24a70 <fputs@plt+0x138fc>
   24a2c:	tst	r3, #16384	; 0x4000
   24a30:	beq	24a60 <fputs@plt+0x138ec>
   24a34:	ldr	r3, [r4, #28]
   24a38:	cmp	r3, #0
   24a3c:	beq	24a60 <fputs@plt+0x138ec>
   24a40:	ldr	r1, [r3, #16]
   24a44:	mov	r0, r5
   24a48:	bl	214f4 <fputs@plt+0x10380>
   24a4c:	ldr	r1, [r4, #28]
   24a50:	mov	r0, r5
   24a54:	bl	214f4 <fputs@plt+0x10380>
   24a58:	mov	r3, #0
   24a5c:	str	r3, [r4, #28]
   24a60:	ldrd	r4, [sp]
   24a64:	ldr	r6, [sp, #8]
   24a68:	add	sp, sp, #12
   24a6c:	pop	{pc}		; (ldr pc, [sp], #4)
   24a70:	ldr	r0, [r1, #32]
   24a74:	bl	2143c <fputs@plt+0x102c8>
   24a78:	mov	r3, #0
   24a7c:	strb	r3, [r4, #28]
   24a80:	str	r3, [r4, #32]
   24a84:	b	24a60 <fputs@plt+0x138ec>
   24a88:	strd	r4, [sp, #-16]!
   24a8c:	str	r6, [sp, #8]
   24a90:	str	lr, [sp, #12]
   24a94:	mov	r6, r0
   24a98:	mov	r4, r1
   24a9c:	ldr	r1, [r1, #48]	; 0x30
   24aa0:	add	r5, r4, #56	; 0x38
   24aa4:	cmp	r1, r5
   24aa8:	beq	24ab0 <fputs@plt+0x1393c>
   24aac:	bl	214f4 <fputs@plt+0x10380>
   24ab0:	mov	r1, r4
   24ab4:	mov	r0, r6
   24ab8:	bl	249f8 <fputs@plt+0x13884>
   24abc:	str	r5, [r4, #48]	; 0x30
   24ac0:	mov	r3, #0
   24ac4:	strh	r3, [r4, #40]	; 0x28
   24ac8:	mov	r2, #3
   24acc:	strh	r2, [r4, #44]	; 0x2c
   24ad0:	str	r3, [r4, #36]	; 0x24
   24ad4:	ldrd	r4, [sp]
   24ad8:	ldr	r6, [sp, #8]
   24adc:	add	sp, sp, #12
   24ae0:	pop	{pc}		; (ldr pc, [sp], #4)
   24ae4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   24ae8:	strd	r6, [sp, #8]
   24aec:	str	r8, [sp, #16]
   24af0:	str	lr, [sp, #20]
   24af4:	sub	sp, sp, #8
   24af8:	mov	r6, r1
   24afc:	ldr	r1, [r0, #16]
   24b00:	cmp	r1, #0
   24b04:	beq	24b58 <fputs@plt+0x139e4>
   24b08:	ldrh	r3, [r6, #40]	; 0x28
   24b0c:	cmp	r3, #0
   24b10:	moveq	r4, #0
   24b14:	bne	24b34 <fputs@plt+0x139c0>
   24b18:	mov	r0, r4
   24b1c:	add	sp, sp, #8
   24b20:	ldrd	r4, [sp]
   24b24:	ldrd	r6, [sp, #8]
   24b28:	ldr	r8, [sp, #16]
   24b2c:	add	sp, sp, #20
   24b30:	pop	{pc}		; (ldr pc, [sp], #4)
   24b34:	ldrsh	r3, [r6, #22]
   24b38:	str	r3, [sp, #4]
   24b3c:	ldrsh	r3, [r6, #20]
   24b40:	str	r3, [sp]
   24b44:	ldrd	r2, [r6]
   24b48:	mov	r0, r1
   24b4c:	bl	1aa00 <fputs@plt+0x988c>
   24b50:	mov	r4, #0
   24b54:	b	24b18 <fputs@plt+0x139a4>
   24b58:	ldr	r8, [r0]
   24b5c:	ldr	r3, [r8]
   24b60:	ldr	r7, [r3]
   24b64:	ldr	r3, [r6, #36]	; 0x24
   24b68:	tst	r3, #512	; 0x200
   24b6c:	beq	24bfc <fputs@plt+0x13a88>
   24b70:	ldr	r4, [r8, #16]
   24b74:	cmp	r4, #0
   24b78:	beq	24bfc <fputs@plt+0x13a88>
   24b7c:	ldrb	r5, [r6, #16]
   24b80:	b	24bb8 <fputs@plt+0x13a44>
   24b84:	mov	r1, r4
   24b88:	mov	r0, r6
   24b8c:	bl	1afe4 <fputs@plt+0x9e70>
   24b90:	cmp	r0, #0
   24b94:	beq	24bac <fputs@plt+0x13a38>
   24b98:	ldrsh	r3, [r4, #20]
   24b9c:	strh	r3, [r6, #20]
   24ba0:	ldrh	r3, [r4, #22]
   24ba4:	add	r3, r3, #1
   24ba8:	strh	r3, [r6, #22]
   24bac:	ldr	r4, [r4, #52]	; 0x34
   24bb0:	cmp	r4, #0
   24bb4:	beq	24bfc <fputs@plt+0x13a88>
   24bb8:	ldrb	r3, [r4, #16]
   24bbc:	cmp	r3, r5
   24bc0:	bne	24bac <fputs@plt+0x13a38>
   24bc4:	ldr	r3, [r4, #36]	; 0x24
   24bc8:	tst	r3, #512	; 0x200
   24bcc:	beq	24bac <fputs@plt+0x13a38>
   24bd0:	mov	r1, r6
   24bd4:	mov	r0, r4
   24bd8:	bl	1afe4 <fputs@plt+0x9e70>
   24bdc:	cmp	r0, #0
   24be0:	beq	24b84 <fputs@plt+0x13a10>
   24be4:	ldrsh	r3, [r4, #20]
   24be8:	strh	r3, [r6, #20]
   24bec:	ldrh	r3, [r4, #22]
   24bf0:	sub	r3, r3, #1
   24bf4:	strh	r3, [r6, #22]
   24bf8:	b	24bac <fputs@plt+0x13a38>
   24bfc:	mov	r1, r6
   24c00:	add	r0, r8, #16
   24c04:	bl	1b0e8 <fputs@plt+0x9f74>
   24c08:	subs	r4, r0, #0
   24c0c:	moveq	r4, #0
   24c10:	beq	24b18 <fputs@plt+0x139a4>
   24c14:	ldr	r8, [r4]
   24c18:	cmp	r8, #0
   24c1c:	beq	24d50 <fputs@plt+0x13bdc>
   24c20:	add	r4, r8, #52	; 0x34
   24c24:	ldr	r3, [r8, #52]	; 0x34
   24c28:	cmp	r3, #0
   24c2c:	beq	24c7c <fputs@plt+0x13b08>
   24c30:	mov	r1, r6
   24c34:	mov	r0, r4
   24c38:	bl	1b0e8 <fputs@plt+0x9f74>
   24c3c:	subs	r4, r0, #0
   24c40:	beq	24c7c <fputs@plt+0x13b08>
   24c44:	ldr	r5, [r4]
   24c48:	cmp	r5, #0
   24c4c:	beq	24c7c <fputs@plt+0x13b08>
   24c50:	ldr	r3, [r5, #52]	; 0x34
   24c54:	str	r3, [r4]
   24c58:	mov	r1, r5
   24c5c:	mov	r0, r7
   24c60:	bl	24a88 <fputs@plt+0x13914>
   24c64:	mov	r1, r5
   24c68:	mov	r0, r7
   24c6c:	bl	214f4 <fputs@plt+0x10380>
   24c70:	ldr	r3, [r4]
   24c74:	cmp	r3, #0
   24c78:	bne	24c30 <fputs@plt+0x13abc>
   24c7c:	mov	r1, r8
   24c80:	mov	r0, r7
   24c84:	bl	249f8 <fputs@plt+0x13884>
   24c88:	ldrh	r2, [r6, #40]	; 0x28
   24c8c:	mov	r1, r8
   24c90:	mov	r0, r7
   24c94:	bl	2210c <fputs@plt+0x10f98>
   24c98:	subs	r4, r0, #0
   24c9c:	moveq	r3, r6
   24ca0:	moveq	r2, r8
   24ca4:	addeq	r5, r6, #32
   24ca8:	bne	24d98 <fputs@plt+0x13c24>
   24cac:	ldr	lr, [r3]
   24cb0:	ldr	ip, [r3, #4]
   24cb4:	ldr	r0, [r3, #8]
   24cb8:	ldr	r1, [r3, #12]
   24cbc:	str	lr, [r2]
   24cc0:	str	ip, [r2, #4]
   24cc4:	str	r0, [r2, #8]
   24cc8:	str	r1, [r2, #12]
   24ccc:	add	r3, r3, #16
   24cd0:	add	r2, r2, #16
   24cd4:	cmp	r3, r5
   24cd8:	bne	24cac <fputs@plt+0x13b38>
   24cdc:	ldr	r0, [r3]
   24ce0:	ldr	r1, [r3, #4]
   24ce4:	ldr	r3, [r3, #8]
   24ce8:	str	r0, [r2]
   24cec:	str	r1, [r2, #4]
   24cf0:	str	r3, [r2, #8]
   24cf4:	ldrh	r2, [r8, #40]	; 0x28
   24cf8:	lsl	r2, r2, #2
   24cfc:	ldr	r1, [r6, #48]	; 0x30
   24d00:	ldr	r0, [r8, #48]	; 0x30
   24d04:	bl	10fdc <memcpy@plt>
   24d08:	ldr	r3, [r6, #36]	; 0x24
   24d0c:	tst	r3, #1024	; 0x400
   24d10:	movne	r3, #0
   24d14:	strbne	r3, [r6, #28]
   24d18:	bne	24d28 <fputs@plt+0x13bb4>
   24d1c:	tst	r3, #16384	; 0x4000
   24d20:	movne	r3, #0
   24d24:	strne	r3, [r6, #28]
   24d28:	ldr	r3, [r8, #36]	; 0x24
   24d2c:	tst	r3, #1024	; 0x400
   24d30:	bne	24b18 <fputs@plt+0x139a4>
   24d34:	ldr	r3, [r8, #28]
   24d38:	cmp	r3, #0
   24d3c:	beq	24b18 <fputs@plt+0x139a4>
   24d40:	ldr	r3, [r3, #44]	; 0x2c
   24d44:	cmp	r3, #0
   24d48:	streq	r3, [r8, #28]
   24d4c:	b	24b18 <fputs@plt+0x139a4>
   24d50:	mov	r2, #72	; 0x48
   24d54:	mov	r3, #0
   24d58:	mov	r0, r7
   24d5c:	bl	13ea0 <fputs@plt+0x2d2c>
   24d60:	mov	r8, r0
   24d64:	str	r0, [r4]
   24d68:	cmp	r0, #0
   24d6c:	moveq	r4, #7
   24d70:	beq	24b18 <fputs@plt+0x139a4>
   24d74:	add	r3, r0, #56	; 0x38
   24d78:	str	r3, [r0, #48]	; 0x30
   24d7c:	mov	r3, #0
   24d80:	strh	r3, [r0, #40]	; 0x28
   24d84:	mov	r2, #3
   24d88:	strh	r2, [r0, #44]	; 0x2c
   24d8c:	str	r3, [r0, #36]	; 0x24
   24d90:	str	r3, [r0, #52]	; 0x34
   24d94:	b	24c7c <fputs@plt+0x13b08>
   24d98:	mov	r2, #0
   24d9c:	str	r2, [r8, #24]
   24da0:	str	r2, [r8, #28]
   24da4:	str	r2, [r8, #32]
   24da8:	mov	r4, #7
   24dac:	b	24d28 <fputs@plt+0x13bb4>
   24db0:	strd	r4, [sp, #-12]!
   24db4:	str	lr, [sp, #8]
   24db8:	sub	sp, sp, #12
   24dbc:	mov	r4, r0
   24dc0:	ldr	r0, [r0, #28]
   24dc4:	bl	2143c <fputs@plt+0x102c8>
   24dc8:	ldr	r0, [r4, #36]	; 0x24
   24dcc:	bl	2143c <fputs@plt+0x102c8>
   24dd0:	ldr	r3, [r4, #44]	; 0x2c
   24dd4:	cmp	r3, #0
   24dd8:	beq	24df0 <fputs@plt+0x13c7c>
   24ddc:	str	r3, [sp]
   24de0:	mov	r2, #0
   24de4:	mov	r3, #0
   24de8:	ldr	r0, [r4, #24]
   24dec:	bl	13a50 <fputs@plt+0x28dc>
   24df0:	ldr	r5, [r4, #48]	; 0x30
   24df4:	cmp	r5, #0
   24df8:	beq	24e0c <fputs@plt+0x13c98>
   24dfc:	ldr	r0, [r5, #4]
   24e00:	bl	24e2c <fputs@plt+0x13cb8>
   24e04:	mov	r0, r5
   24e08:	bl	2143c <fputs@plt+0x102c8>
   24e0c:	mov	r2, #56	; 0x38
   24e10:	mov	r1, #0
   24e14:	mov	r0, r4
   24e18:	bl	10f40 <memset@plt>
   24e1c:	add	sp, sp, #12
   24e20:	ldrd	r4, [sp]
   24e24:	add	sp, sp, #8
   24e28:	pop	{pc}		; (ldr pc, [sp], #4)
   24e2c:	strd	r4, [sp, #-16]!
   24e30:	str	r6, [sp, #8]
   24e34:	str	lr, [sp, #12]
   24e38:	subs	r6, r0, #0
   24e3c:	beq	24e74 <fputs@plt+0x13d00>
   24e40:	ldr	r3, [r6]
   24e44:	cmp	r3, #0
   24e48:	ble	24e74 <fputs@plt+0x13d00>
   24e4c:	mov	r4, #0
   24e50:	mov	r5, r4
   24e54:	ldr	r0, [r6, #12]
   24e58:	add	r0, r0, r4
   24e5c:	bl	24db0 <fputs@plt+0x13c3c>
   24e60:	add	r5, r5, #1
   24e64:	add	r4, r4, #56	; 0x38
   24e68:	ldr	r3, [r6]
   24e6c:	cmp	r3, r5
   24e70:	bgt	24e54 <fputs@plt+0x13ce0>
   24e74:	mov	r0, r6
   24e78:	bl	2143c <fputs@plt+0x102c8>
   24e7c:	ldrd	r4, [sp]
   24e80:	ldr	r6, [sp, #8]
   24e84:	add	sp, sp, #12
   24e88:	pop	{pc}		; (ldr pc, [sp], #4)
   24e8c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   24e90:	strd	r6, [sp, #8]
   24e94:	strd	r8, [sp, #16]
   24e98:	strd	sl, [sp, #24]
   24e9c:	str	lr, [sp, #32]
   24ea0:	sub	sp, sp, #4
   24ea4:	mov	sl, r0
   24ea8:	mov	r6, r1
   24eac:	ldr	r0, [r1, #20]
   24eb0:	bl	24e2c <fputs@plt+0x13cb8>
   24eb4:	mov	r3, #0
   24eb8:	str	r3, [r6, #20]
   24ebc:	ldrb	r3, [r6, #59]	; 0x3b
   24ec0:	cmp	r3, #0
   24ec4:	beq	24f5c <fputs@plt+0x13de8>
   24ec8:	add	r4, r6, #64	; 0x40
   24ecc:	mov	r8, #0
   24ed0:	mov	r9, r8
   24ed4:	mov	fp, #72	; 0x48
   24ed8:	b	24f08 <fputs@plt+0x13d94>
   24edc:	bl	214c0 <fputs@plt+0x1034c>
   24ee0:	mov	r2, fp
   24ee4:	mov	r1, r9
   24ee8:	mov	r0, r5
   24eec:	bl	10f40 <memset@plt>
   24ef0:	str	r6, [r5, #8]
   24ef4:	add	r8, r8, #1
   24ef8:	add	r4, r4, #72	; 0x48
   24efc:	ldrb	r3, [r6, #59]	; 0x3b
   24f00:	cmp	r3, r8
   24f04:	ble	24f5c <fputs@plt+0x13de8>
   24f08:	mov	r5, r4
   24f0c:	ldr	r1, [r4, #12]
   24f10:	mov	r0, sl
   24f14:	bl	214f4 <fputs@plt+0x10380>
   24f18:	ldr	r1, [r4, #16]
   24f1c:	cmp	r1, #0
   24f20:	beq	24f3c <fputs@plt+0x13dc8>
   24f24:	ldr	r7, [r1, #4]
   24f28:	mov	r0, r9
   24f2c:	bl	214f4 <fputs@plt+0x10380>
   24f30:	mov	r1, r7
   24f34:	cmp	r7, #0
   24f38:	bne	24f24 <fputs@plt+0x13db0>
   24f3c:	ldr	r0, [r5, #40]	; 0x28
   24f40:	cmp	r0, #0
   24f44:	beq	24f4c <fputs@plt+0x13dd8>
   24f48:	bl	214c0 <fputs@plt+0x1034c>
   24f4c:	ldr	r0, [r5, #56]	; 0x38
   24f50:	cmp	r0, #0
   24f54:	bne	24edc <fputs@plt+0x13d68>
   24f58:	b	24ee0 <fputs@plt+0x13d6c>
   24f5c:	ldr	r3, [r6, #40]	; 0x28
   24f60:	cmp	r3, #0
   24f64:	beq	24fac <fputs@plt+0x13e38>
   24f68:	mov	r4, #0
   24f6c:	str	r4, [r6, #36]	; 0x24
   24f70:	str	r4, [r6, #44]	; 0x2c
   24f74:	strb	r4, [r6, #56]	; 0x38
   24f78:	str	r4, [r6, #48]	; 0x30
   24f7c:	str	r4, [r6, #8]
   24f80:	ldr	r1, [r6, #32]
   24f84:	mov	r0, sl
   24f88:	bl	214f4 <fputs@plt+0x10380>
   24f8c:	str	r4, [r6, #32]
   24f90:	add	sp, sp, #4
   24f94:	ldrd	r4, [sp]
   24f98:	ldrd	r6, [sp, #8]
   24f9c:	ldrd	r8, [sp, #16]
   24fa0:	ldrd	sl, [sp, #24]
   24fa4:	add	sp, sp, #32
   24fa8:	pop	{pc}		; (ldr pc, [sp], #4)
   24fac:	ldr	r1, [r6, #36]	; 0x24
   24fb0:	cmp	r1, #0
   24fb4:	beq	24f68 <fputs@plt+0x13df4>
   24fb8:	mov	r5, #0
   24fbc:	ldr	r4, [r1, #4]
   24fc0:	mov	r0, r5
   24fc4:	bl	214f4 <fputs@plt+0x10380>
   24fc8:	mov	r1, r4
   24fcc:	cmp	r4, #0
   24fd0:	bne	24fbc <fputs@plt+0x13e48>
   24fd4:	b	24f68 <fputs@plt+0x13df4>
   24fd8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   24fdc:	strd	r6, [sp, #8]
   24fe0:	str	r8, [sp, #16]
   24fe4:	str	lr, [sp, #20]
   24fe8:	mov	r4, r0
   24fec:	mov	r7, r1
   24ff0:	mov	r6, r2
   24ff4:	mov	r0, #100	; 0x64
   24ff8:	bl	140dc <fputs@plt+0x2f68>
   24ffc:	subs	r5, r0, #0
   25000:	movne	r3, #0
   25004:	strne	r3, [r6]
   25008:	beq	2501c <fputs@plt+0x13ea8>
   2500c:	mov	r0, r7
   25010:	bl	24e2c <fputs@plt+0x13cb8>
   25014:	mov	r5, #7
   25018:	b	25070 <fputs@plt+0x13efc>
   2501c:	mov	r0, #64	; 0x40
   25020:	mov	r1, #0
   25024:	bl	1d420 <fputs@plt+0xc2ac>
   25028:	str	r0, [r6]
   2502c:	cmp	r0, #0
   25030:	beq	2500c <fputs@plt+0x13e98>
   25034:	str	r7, [r0, #4]
   25038:	str	r4, [r0]
   2503c:	ldr	r3, [r4, #8]
   25040:	ldr	r2, [r3, #8]
   25044:	ldr	r3, [r3, #4]
   25048:	add	r3, r3, r3, lsr #31
   2504c:	asr	r3, r3, #1
   25050:	add	r1, r2, #8
   25054:	cmp	r1, r3
   25058:	addge	r3, r2, #9
   2505c:	str	r3, [r0, #16]
   25060:	ldrd	r0, [r4, #64]	; 0x40
   25064:	adds	r6, r0, r3
   25068:	adc	r7, r1, r3, asr #31
   2506c:	strd	r6, [r4, #64]	; 0x40
   25070:	mov	r0, r5
   25074:	ldrd	r4, [sp]
   25078:	ldrd	r6, [sp, #8]
   2507c:	ldr	r8, [sp, #16]
   25080:	add	sp, sp, #20
   25084:	pop	{pc}		; (ldr pc, [sp], #4)
   25088:	strd	r4, [sp, #-20]!	; 0xffffffec
   2508c:	strd	r6, [sp, #8]
   25090:	str	lr, [sp, #16]
   25094:	sub	sp, sp, #12
   25098:	mov	r4, r0
   2509c:	mov	r5, r1
   250a0:	ldr	r3, [r0]
   250a4:	cmp	r3, #0
   250a8:	bne	250c8 <fputs@plt+0x13f54>
   250ac:	ldr	r3, [r0, #4]
   250b0:	cmp	r3, #0
   250b4:	beq	250c8 <fputs@plt+0x13f54>
   250b8:	ldr	r2, [r0, #16]
   250bc:	ldr	ip, [r0, #12]
   250c0:	cmp	r2, ip
   250c4:	bgt	25110 <fputs@plt+0x13f9c>
   250c8:	ldr	r1, [r4, #16]
   250cc:	ldrd	r2, [r4, #24]
   250d0:	adds	r6, r2, r1
   250d4:	adc	r7, r3, r1, asr #31
   250d8:	strd	r6, [r5]
   250dc:	ldr	r0, [r4, #4]
   250e0:	bl	2143c <fputs@plt+0x102c8>
   250e4:	ldr	r5, [r4]
   250e8:	mov	r2, #40	; 0x28
   250ec:	mov	r1, #0
   250f0:	mov	r0, r4
   250f4:	bl	10f40 <memset@plt>
   250f8:	mov	r0, r5
   250fc:	add	sp, sp, #12
   25100:	ldrd	r4, [sp]
   25104:	ldrd	r6, [sp, #8]
   25108:	add	sp, sp, #16
   2510c:	pop	{pc}		; (ldr pc, [sp], #4)
   25110:	ldrd	r0, [r0, #24]
   25114:	adds	r6, r0, ip
   25118:	adc	r7, r1, ip, asr #31
   2511c:	strd	r6, [sp]
   25120:	sub	r2, r2, ip
   25124:	add	r1, r3, ip
   25128:	ldr	r0, [r4, #32]
   2512c:	bl	13940 <fputs@plt+0x27cc>
   25130:	str	r0, [r4]
   25134:	b	250c8 <fputs@plt+0x13f54>
   25138:	strd	r4, [sp, #-16]!
   2513c:	str	r6, [sp, #8]
   25140:	str	lr, [sp, #12]
   25144:	subs	r5, r2, #0
   25148:	beq	251d4 <fputs@plt+0x14060>
   2514c:	mov	r4, r0
   25150:	add	r1, r1, #20
   25154:	cmp	r1, #19
   25158:	ldrls	pc, [pc, r1, lsl #2]
   2515c:	b	251d4 <fputs@plt+0x14060>
   25160:			; <UNDEFINED> instruction: 0x000251b0
   25164:	ldrdeq	r5, [r2], -r4
   25168:	ldrdeq	r5, [r2], -r4
   2516c:	ldrdeq	r5, [r2], -r4
   25170:	ldrdeq	r5, [r2], -r4
   25174:	andeq	r5, r2, r8, asr #3
   25178:	ldrdeq	r5, [r2], -r4
   2517c:	andeq	r5, r2, r8, asr #3
   25180:	andeq	r5, r2, r8, asr #3
   25184:	andeq	r5, r2, r4, lsl #4
   25188:	andeq	r5, r2, r4, ror r2
   2518c:	ldrdeq	r5, [r2], -r4
   25190:	andeq	r5, r2, r4, lsr r2
   25194:	ldrdeq	r5, [r2], -r4
   25198:	andeq	r5, r2, ip, ror #3
   2519c:	andeq	r5, r2, ip, lsl r2
   251a0:	ldrdeq	r5, [r2], -r4
   251a4:	ldrdeq	r5, [r2], -r4
   251a8:	ldrdeq	r5, [r2], -r4
   251ac:	andeq	r5, r2, r8, asr #3
   251b0:	ldr	r1, [r5, #4]
   251b4:	cmp	r1, #0
   251b8:	beq	251c8 <fputs@plt+0x14054>
   251bc:	ldrh	r3, [r1, #2]
   251c0:	tst	r3, #16
   251c4:	bne	251e4 <fputs@plt+0x14070>
   251c8:	mov	r1, r5
   251cc:	mov	r0, r4
   251d0:	bl	214f4 <fputs@plt+0x10380>
   251d4:	ldrd	r4, [sp]
   251d8:	ldr	r6, [sp, #8]
   251dc:	add	sp, sp, #12
   251e0:	pop	{pc}		; (ldr pc, [sp], #4)
   251e4:	bl	214f4 <fputs@plt+0x10380>
   251e8:	b	251c8 <fputs@plt+0x14054>
   251ec:	ldr	r3, [r0, #456]	; 0x1c8
   251f0:	cmp	r3, #0
   251f4:	bne	251d4 <fputs@plt+0x14060>
   251f8:	mov	r0, r5
   251fc:	bl	21b8c <fputs@plt+0x10a18>
   25200:	b	251d4 <fputs@plt+0x14060>
   25204:	ldr	r3, [r0, #456]	; 0x1c8
   25208:	cmp	r3, #0
   2520c:	bne	251d4 <fputs@plt+0x14060>
   25210:	mov	r0, r5
   25214:	bl	2143c <fputs@plt+0x102c8>
   25218:	b	251d4 <fputs@plt+0x14060>
   2521c:	ldrh	r3, [r5, #2]
   25220:	tst	r3, #16
   25224:	beq	251d4 <fputs@plt+0x14060>
   25228:	mov	r1, r5
   2522c:	bl	214f4 <fputs@plt+0x10380>
   25230:	b	251d4 <fputs@plt+0x14060>
   25234:	ldr	r3, [r0, #456]	; 0x1c8
   25238:	cmp	r3, #0
   2523c:	beq	2525c <fputs@plt+0x140e8>
   25240:	ldr	r3, [r5, #24]
   25244:	cmp	r3, #0
   25248:	bne	25268 <fputs@plt+0x140f4>
   2524c:	mov	r1, r5
   25250:	mov	r0, r4
   25254:	bl	214f4 <fputs@plt+0x10380>
   25258:	b	251d4 <fputs@plt+0x14060>
   2525c:	mov	r0, r5
   25260:	bl	23518 <fputs@plt+0x123a4>
   25264:	b	251d4 <fputs@plt+0x14060>
   25268:	ldr	r1, [r5, #20]
   2526c:	bl	214f4 <fputs@plt+0x10380>
   25270:	b	2524c <fputs@plt+0x140d8>
   25274:	ldr	r3, [r0, #456]	; 0x1c8
   25278:	cmp	r3, #0
   2527c:	bne	251d4 <fputs@plt+0x14060>
   25280:	mov	r0, r5
   25284:	bl	21bc4 <fputs@plt+0x10a50>
   25288:	b	251d4 <fputs@plt+0x14060>
   2528c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   25290:	strd	r6, [sp, #8]
   25294:	str	r8, [sp, #16]
   25298:	str	lr, [sp, #20]
   2529c:	mov	r7, r0
   252a0:	subs	r6, r1, #0
   252a4:	beq	252e8 <fputs@plt+0x14174>
   252a8:	add	r2, r2, r2, lsl #2
   252ac:	add	r5, r6, r2, lsl #2
   252b0:	cmp	r6, r5
   252b4:	bcs	252e8 <fputs@plt+0x14174>
   252b8:	mov	r4, r6
   252bc:	b	252d8 <fputs@plt+0x14164>
   252c0:	ldr	r2, [r4, #16]
   252c4:	mov	r0, r7
   252c8:	bl	25138 <fputs@plt+0x13fc4>
   252cc:	add	r4, r4, #20
   252d0:	cmp	r4, r5
   252d4:	bcs	252e8 <fputs@plt+0x14174>
   252d8:	ldrsb	r1, [r4, #1]
   252dc:	cmp	r1, #0
   252e0:	beq	252cc <fputs@plt+0x14158>
   252e4:	b	252c0 <fputs@plt+0x1414c>
   252e8:	mov	r1, r6
   252ec:	mov	r0, r7
   252f0:	bl	214f4 <fputs@plt+0x10380>
   252f4:	ldrd	r4, [sp]
   252f8:	ldrd	r6, [sp, #8]
   252fc:	ldr	r8, [sp, #16]
   25300:	add	sp, sp, #20
   25304:	pop	{pc}		; (ldr pc, [sp], #4)
   25308:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2530c:	strd	r6, [sp, #8]
   25310:	str	r8, [sp, #16]
   25314:	str	lr, [sp, #20]
   25318:	mov	r5, r0
   2531c:	mov	r7, r1
   25320:	ldrsh	r1, [r1, #68]	; 0x44
   25324:	ldr	r0, [r7, #60]	; 0x3c
   25328:	bl	233a8 <fputs@plt+0x12234>
   2532c:	ldrh	r1, [r7, #84]	; 0x54
   25330:	lsl	r1, r1, #1
   25334:	ldr	r0, [r7, #16]
   25338:	bl	233a8 <fputs@plt+0x12234>
   2533c:	ldr	r4, [r7, #192]	; 0xc0
   25340:	cmp	r4, #0
   25344:	beq	25374 <fputs@plt+0x14200>
   25348:	ldr	r6, [r4, #24]
   2534c:	ldr	r2, [r4, #4]
   25350:	ldr	r1, [r4]
   25354:	mov	r0, r5
   25358:	bl	2528c <fputs@plt+0x14118>
   2535c:	mov	r1, r4
   25360:	mov	r0, r5
   25364:	bl	214f4 <fputs@plt+0x10380>
   25368:	mov	r4, r6
   2536c:	cmp	r6, #0
   25370:	bne	25348 <fputs@plt+0x141d4>
   25374:	ldrsh	r4, [r7, #70]	; 0x46
   25378:	subs	r4, r4, #1
   2537c:	bmi	2539c <fputs@plt+0x14228>
   25380:	ldr	r3, [r7, #64]	; 0x40
   25384:	ldr	r1, [r3, r4, lsl #2]
   25388:	mov	r0, r5
   2538c:	bl	214f4 <fputs@plt+0x10380>
   25390:	sub	r4, r4, #1
   25394:	cmn	r4, #1
   25398:	bne	25380 <fputs@plt+0x1420c>
   2539c:	ldr	r1, [r7, #64]	; 0x40
   253a0:	mov	r0, r5
   253a4:	bl	214f4 <fputs@plt+0x10380>
   253a8:	ldr	r2, [r7, #32]
   253ac:	ldr	r1, [r7, #4]
   253b0:	mov	r0, r5
   253b4:	bl	2528c <fputs@plt+0x14118>
   253b8:	ldr	r1, [r7, #16]
   253bc:	mov	r0, r5
   253c0:	bl	214f4 <fputs@plt+0x10380>
   253c4:	ldr	r1, [r7, #168]	; 0xa8
   253c8:	mov	r0, r5
   253cc:	bl	214f4 <fputs@plt+0x10380>
   253d0:	ldr	r1, [r7, #172]	; 0xac
   253d4:	mov	r0, r5
   253d8:	bl	214f4 <fputs@plt+0x10380>
   253dc:	ldrd	r4, [sp]
   253e0:	ldrd	r6, [sp, #8]
   253e4:	ldr	r8, [sp, #16]
   253e8:	add	sp, sp, #20
   253ec:	pop	{pc}		; (ldr pc, [sp], #4)
   253f0:	strd	r4, [sp, #-16]!
   253f4:	str	r6, [sp, #8]
   253f8:	str	lr, [sp, #12]
   253fc:	subs	r4, r0, #0
   25400:	beq	2545c <fputs@plt+0x142e8>
   25404:	ldr	r5, [r4]
   25408:	mov	r1, r4
   2540c:	mov	r0, r5
   25410:	bl	25308 <fputs@plt+0x14194>
   25414:	ldr	r3, [r4, #48]	; 0x30
   25418:	cmp	r3, #0
   2541c:	ldrne	r2, [r4, #52]	; 0x34
   25420:	strne	r2, [r3, #52]	; 0x34
   25424:	ldreq	r3, [r4, #52]	; 0x34
   25428:	streq	r3, [r5, #4]
   2542c:	ldr	r3, [r4, #52]	; 0x34
   25430:	cmp	r3, #0
   25434:	ldrne	r2, [r4, #48]	; 0x30
   25438:	strne	r2, [r3, #48]	; 0x30
   2543c:	movw	r3, #50120	; 0xc3c8
   25440:	movt	r3, #46598	; 0xb606
   25444:	str	r3, [r4, #40]	; 0x28
   25448:	mov	r3, #0
   2544c:	str	r3, [r4]
   25450:	mov	r1, r4
   25454:	mov	r0, r5
   25458:	bl	214f4 <fputs@plt+0x10380>
   2545c:	ldrd	r4, [sp]
   25460:	ldr	r6, [sp, #8]
   25464:	add	sp, sp, #12
   25468:	pop	{pc}		; (ldr pc, [sp], #4)
   2546c:	ldr	ip, [r0]
   25470:	ldrb	r3, [ip, #69]	; 0x45
   25474:	cmp	r3, #0
   25478:	beq	25484 <fputs@plt+0x14310>
   2547c:	mov	r0, #0
   25480:	bx	lr
   25484:	strd	r4, [sp, #-16]!
   25488:	str	r6, [sp, #8]
   2548c:	str	lr, [sp, #12]
   25490:	add	r1, r1, r1, lsl #2
   25494:	lsl	r4, r1, #2
   25498:	ldr	r6, [r0, #4]
   2549c:	add	r5, r6, r4
   254a0:	ldr	r2, [r5, #16]
   254a4:	ldrsb	r1, [r5, #1]
   254a8:	mov	r0, ip
   254ac:	bl	25138 <fputs@plt+0x13fc4>
   254b0:	mov	r3, #0
   254b4:	strb	r3, [r5, #1]
   254b8:	str	r3, [r5, #16]
   254bc:	mvn	r3, #95	; 0x5f
   254c0:	strb	r3, [r6, r4]
   254c4:	mov	r0, #1
   254c8:	ldrd	r4, [sp]
   254cc:	ldr	r6, [sp, #8]
   254d0:	add	sp, sp, #12
   254d4:	pop	{pc}		; (ldr pc, [sp], #4)
   254d8:	ldr	r3, [r0, #32]
   254dc:	sub	ip, r3, #1
   254e0:	ldr	r2, [r0, #24]
   254e4:	ldr	r2, [r2, #96]	; 0x60
   254e8:	cmp	ip, r2
   254ec:	ble	2552c <fputs@plt+0x143b8>
   254f0:	ldr	r2, [r0, #4]
   254f4:	add	r3, r3, r3, lsl #2
   254f8:	add	r3, r2, r3, lsl #2
   254fc:	ldrb	r3, [r3, #-20]	; 0xffffffec
   25500:	cmp	r3, r1
   25504:	beq	25510 <fputs@plt+0x1439c>
   25508:	mov	r0, #0
   2550c:	bx	lr
   25510:	str	r4, [sp, #-8]!
   25514:	str	lr, [sp, #4]
   25518:	mov	r1, ip
   2551c:	bl	2546c <fputs@plt+0x142f8>
   25520:	ldr	r4, [sp]
   25524:	add	sp, sp, #4
   25528:	pop	{pc}		; (ldr pc, [sp], #4)
   2552c:	mov	r0, #0
   25530:	bx	lr
   25534:	str	r4, [sp, #-8]!
   25538:	str	lr, [sp, #4]
   2553c:	ldr	ip, [r0]
   25540:	ldrb	lr, [ip, #69]	; 0x45
   25544:	cmp	lr, #0
   25548:	bne	255b0 <fputs@plt+0x1443c>
   2554c:	cmp	r1, #0
   25550:	ldrlt	ip, [r0, #32]
   25554:	sublt	r1, ip, #1
   25558:	add	ip, r1, r1, lsl #2
   2555c:	ldr	lr, [r0, #4]
   25560:	add	r1, lr, ip, lsl #2
   25564:	cmp	r3, #0
   25568:	bge	255c8 <fputs@plt+0x14454>
   2556c:	ldrsb	ip, [r1, #1]
   25570:	cmp	ip, #0
   25574:	bne	255c8 <fputs@plt+0x14454>
   25578:	cmn	r3, #14
   2557c:	streq	r2, [r1, #16]
   25580:	strbeq	r3, [r1, #1]
   25584:	beq	255cc <fputs@plt+0x14458>
   25588:	cmp	r2, #0
   2558c:	beq	255cc <fputs@plt+0x14458>
   25590:	str	r2, [r1, #16]
   25594:	strb	r3, [r1, #1]
   25598:	cmn	r3, #10
   2559c:	bne	255cc <fputs@plt+0x14458>
   255a0:	ldr	r3, [r2, #12]
   255a4:	add	r3, r3, #1
   255a8:	str	r3, [r2, #12]
   255ac:	b	255cc <fputs@plt+0x14458>
   255b0:	cmn	r3, #10
   255b4:	beq	255cc <fputs@plt+0x14458>
   255b8:	mov	r1, r3
   255bc:	mov	r0, ip
   255c0:	bl	25138 <fputs@plt+0x13fc4>
   255c4:	b	255cc <fputs@plt+0x14458>
   255c8:	bl	255d8 <fputs@plt+0x14464>
   255cc:	ldr	r4, [sp]
   255d0:	add	sp, sp, #4
   255d4:	pop	{pc}		; (ldr pc, [sp], #4)
   255d8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   255dc:	strd	r6, [sp, #8]
   255e0:	str	r8, [sp, #16]
   255e4:	str	lr, [sp, #20]
   255e8:	mov	r6, r0
   255ec:	mov	r4, r1
   255f0:	mov	r7, r2
   255f4:	mov	r5, r3
   255f8:	ldrsb	r1, [r1, #1]
   255fc:	cmp	r1, #0
   25600:	bne	25654 <fputs@plt+0x144e0>
   25604:	cmp	r5, #0
   25608:	blt	25670 <fputs@plt+0x144fc>
   2560c:	cmp	r5, #0
   25610:	bne	25620 <fputs@plt+0x144ac>
   25614:	mov	r0, r7
   25618:	bl	1c2f8 <fputs@plt+0xb184>
   2561c:	mov	r5, r0
   25620:	mov	r2, r5
   25624:	asr	r3, r5, #31
   25628:	mov	r1, r7
   2562c:	ldr	r0, [r6]
   25630:	bl	1e244 <fputs@plt+0xd0d0>
   25634:	str	r0, [r4, #16]
   25638:	mvn	r3, #0
   2563c:	strb	r3, [r4, #1]
   25640:	ldrd	r4, [sp]
   25644:	ldrd	r6, [sp, #8]
   25648:	ldr	r8, [sp, #16]
   2564c:	add	sp, sp, #20
   25650:	pop	{pc}		; (ldr pc, [sp], #4)
   25654:	ldr	r2, [r4, #16]
   25658:	ldr	r0, [r0]
   2565c:	bl	25138 <fputs@plt+0x13fc4>
   25660:	mov	r3, #0
   25664:	strb	r3, [r4, #1]
   25668:	str	r3, [r4, #16]
   2566c:	b	25604 <fputs@plt+0x14490>
   25670:	ldr	r1, [r6, #4]
   25674:	sub	r4, r4, r1
   25678:	asr	r4, r4, #2
   2567c:	movw	r1, #52429	; 0xcccd
   25680:	movt	r1, #52428	; 0xcccc
   25684:	mov	r3, r5
   25688:	mov	r2, r7
   2568c:	mul	r1, r1, r4
   25690:	mov	r0, r6
   25694:	bl	25534 <fputs@plt+0x143c0>
   25698:	b	25640 <fputs@plt+0x144cc>
   2569c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   256a0:	strd	r6, [sp, #8]
   256a4:	strd	r8, [sp, #16]
   256a8:	strd	sl, [sp, #24]
   256ac:	str	lr, [sp, #32]
   256b0:	sub	sp, sp, #12
   256b4:	mov	r6, r0
   256b8:	mov	r8, r1
   256bc:	mov	r5, r2
   256c0:	add	r2, sp, #4
   256c4:	bl	15970 <fputs@plt+0x47fc>
   256c8:	subs	r4, r0, #0
   256cc:	beq	25784 <fputs@plt+0x14610>
   256d0:	ldr	r7, [r4, #8]
   256d4:	cmp	r5, #0
   256d8:	strne	r5, [r4, #8]
   256dc:	strne	r8, [r4, #12]
   256e0:	beq	25704 <fputs@plt+0x14590>
   256e4:	mov	r0, r7
   256e8:	add	sp, sp, #12
   256ec:	ldrd	r4, [sp]
   256f0:	ldrd	r6, [sp, #8]
   256f4:	ldrd	r8, [sp, #16]
   256f8:	ldrd	sl, [sp, #24]
   256fc:	add	sp, sp, #32
   25700:	pop	{pc}		; (ldr pc, [sp], #4)
   25704:	ldr	r2, [sp, #4]
   25708:	ldr	r3, [r4, #4]
   2570c:	cmp	r3, #0
   25710:	ldrne	r1, [r4]
   25714:	strne	r1, [r3]
   25718:	ldreq	r3, [r4]
   2571c:	streq	r3, [r6, #8]
   25720:	ldr	r3, [r4]
   25724:	cmp	r3, #0
   25728:	ldrne	r1, [r4, #4]
   2572c:	strne	r1, [r3, #4]
   25730:	ldr	r3, [r6, #12]
   25734:	cmp	r3, #0
   25738:	beq	2575c <fputs@plt+0x145e8>
   2573c:	add	r1, r3, r2, lsl #3
   25740:	ldr	r0, [r1, #4]
   25744:	cmp	r4, r0
   25748:	ldreq	r0, [r4]
   2574c:	streq	r0, [r1, #4]
   25750:	ldr	r1, [r3, r2, lsl #3]
   25754:	sub	r1, r1, #1
   25758:	str	r1, [r3, r2, lsl #3]
   2575c:	mov	r0, r4
   25760:	bl	2143c <fputs@plt+0x102c8>
   25764:	ldr	r3, [r6, #4]
   25768:	sub	r3, r3, #1
   2576c:	str	r3, [r6, #4]
   25770:	cmp	r3, #0
   25774:	bne	256e4 <fputs@plt+0x14570>
   25778:	mov	r0, r6
   2577c:	bl	239b8 <fputs@plt+0x12844>
   25780:	b	256e4 <fputs@plt+0x14570>
   25784:	cmp	r5, #0
   25788:	moveq	r7, r5
   2578c:	beq	256e4 <fputs@plt+0x14570>
   25790:	mov	r0, #16
   25794:	mov	r1, #0
   25798:	bl	13c74 <fputs@plt+0x2b00>
   2579c:	subs	r7, r0, #0
   257a0:	beq	258b4 <fputs@plt+0x14740>
   257a4:	str	r8, [r7, #12]
   257a8:	str	r5, [r7, #8]
   257ac:	ldr	r3, [r6, #4]
   257b0:	add	r3, r3, #1
   257b4:	str	r3, [r6, #4]
   257b8:	cmp	r3, #9
   257bc:	bls	257cc <fputs@plt+0x14658>
   257c0:	ldr	r2, [r6]
   257c4:	cmp	r3, r2, lsl #1
   257c8:	bhi	257f0 <fputs@plt+0x1467c>
   257cc:	ldr	r1, [r6, #12]
   257d0:	cmp	r1, #0
   257d4:	ldrne	r3, [sp, #4]
   257d8:	addne	r1, r1, r3, lsl #3
   257dc:	mov	r2, r7
   257e0:	mov	r0, r6
   257e4:	bl	158f8 <fputs@plt+0x4784>
   257e8:	mov	r7, r4
   257ec:	b	256e4 <fputs@plt+0x14570>
   257f0:	lsl	r1, r3, #4
   257f4:	cmp	r1, #1024	; 0x400
   257f8:	lslls	r5, r3, #1
   257fc:	movhi	r5, #128	; 0x80
   25800:	cmp	r2, r5
   25804:	beq	257cc <fputs@plt+0x14658>
   25808:	bl	13bd8 <fputs@plt+0x2a64>
   2580c:	lsl	r0, r5, #3
   25810:	mov	r1, #0
   25814:	bl	13c74 <fputs@plt+0x2b00>
   25818:	mov	fp, r0
   2581c:	bl	13c04 <fputs@plt+0x2a90>
   25820:	cmp	fp, #0
   25824:	beq	257cc <fputs@plt+0x14658>
   25828:	ldr	r0, [r6, #12]
   2582c:	bl	2143c <fputs@plt+0x102c8>
   25830:	str	fp, [r6, #12]
   25834:	mov	r0, fp
   25838:	bl	13c50 <fputs@plt+0x2adc>
   2583c:	lsr	sl, r0, #3
   25840:	str	sl, [r6]
   25844:	bic	r2, r0, #7
   25848:	mov	r1, #0
   2584c:	mov	r0, fp
   25850:	bl	10f40 <memset@plt>
   25854:	ldr	r5, [r6, #8]
   25858:	mov	r3, #0
   2585c:	str	r3, [r6, #8]
   25860:	cmp	r5, r3
   25864:	beq	25898 <fputs@plt+0x14724>
   25868:	ldr	r0, [r5, #12]
   2586c:	bl	158b4 <fputs@plt+0x4740>
   25870:	ldr	r9, [r5]
   25874:	udiv	r1, r0, sl
   25878:	mls	r1, r1, sl, r0
   2587c:	mov	r2, r5
   25880:	add	r1, fp, r1, lsl #3
   25884:	mov	r0, r6
   25888:	bl	158f8 <fputs@plt+0x4784>
   2588c:	mov	r5, r9
   25890:	cmp	r9, #0
   25894:	bne	25868 <fputs@plt+0x146f4>
   25898:	mov	r0, r8
   2589c:	bl	158b4 <fputs@plt+0x4740>
   258a0:	ldr	r3, [r6]
   258a4:	udiv	r2, r0, r3
   258a8:	mls	r3, r2, r3, r0
   258ac:	str	r3, [sp, #4]
   258b0:	b	257cc <fputs@plt+0x14658>
   258b4:	mov	r7, r5
   258b8:	b	256e4 <fputs@plt+0x14570>
   258bc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   258c0:	strd	r6, [sp, #8]
   258c4:	str	r8, [sp, #16]
   258c8:	str	lr, [sp, #20]
   258cc:	subs	r7, r1, #0
   258d0:	beq	259c4 <fputs@plt+0x14850>
   258d4:	cmp	r0, #0
   258d8:	beq	25900 <fputs@plt+0x1478c>
   258dc:	ldr	r3, [r0, #456]	; 0x1c8
   258e0:	cmp	r3, #0
   258e4:	beq	25900 <fputs@plt+0x1478c>
   258e8:	mov	r4, r0
   258ec:	ldr	r5, [r7, #8]
   258f0:	cmp	r5, #0
   258f4:	beq	25964 <fputs@plt+0x147f0>
   258f8:	mov	r8, #0
   258fc:	b	25948 <fputs@plt+0x147d4>
   25900:	ldrh	r3, [r7, #36]	; 0x24
   25904:	sub	r3, r3, #1
   25908:	uxth	r3, r3
   2590c:	strh	r3, [r7, #36]	; 0x24
   25910:	cmp	r3, #0
   25914:	beq	258e8 <fputs@plt+0x14774>
   25918:	b	259c4 <fputs@plt+0x14850>
   2591c:	ldr	r0, [r5, #24]
   25920:	mov	r2, r8
   25924:	ldr	r1, [r5]
   25928:	add	r0, r0, #24
   2592c:	bl	2569c <fputs@plt+0x14528>
   25930:	mov	r1, r5
   25934:	mov	r0, r4
   25938:	bl	25df0 <fputs@plt+0x14c7c>
   2593c:	mov	r5, r6
   25940:	cmp	r6, #0
   25944:	beq	25964 <fputs@plt+0x147f0>
   25948:	ldr	r6, [r5, #20]
   2594c:	cmp	r4, #0
   25950:	beq	2591c <fputs@plt+0x147a8>
   25954:	ldr	r3, [r4, #456]	; 0x1c8
   25958:	cmp	r3, #0
   2595c:	bne	25930 <fputs@plt+0x147bc>
   25960:	b	2591c <fputs@plt+0x147a8>
   25964:	ldr	r5, [r7, #16]
   25968:	cmp	r5, #0
   2596c:	bne	25a30 <fputs@plt+0x148bc>
   25970:	mov	r1, r7
   25974:	mov	r0, r4
   25978:	bl	25e5c <fputs@plt+0x14ce8>
   2597c:	ldr	r1, [r7]
   25980:	mov	r0, r4
   25984:	bl	214f4 <fputs@plt+0x10380>
   25988:	ldr	r1, [r7, #20]
   2598c:	mov	r0, r4
   25990:	bl	214f4 <fputs@plt+0x10380>
   25994:	ldr	r1, [r7, #12]
   25998:	mov	r0, r4
   2599c:	bl	25c30 <fputs@plt+0x14abc>
   259a0:	ldr	r1, [r7, #24]
   259a4:	mov	r0, r4
   259a8:	bl	25cf8 <fputs@plt+0x14b84>
   259ac:	mov	r1, r7
   259b0:	mov	r0, r4
   259b4:	bl	21cd8 <fputs@plt+0x10b64>
   259b8:	mov	r1, r7
   259bc:	mov	r0, r4
   259c0:	bl	214f4 <fputs@plt+0x10380>
   259c4:	ldrd	r4, [sp]
   259c8:	ldrd	r6, [sp, #8]
   259cc:	ldr	r8, [sp, #16]
   259d0:	add	sp, sp, #20
   259d4:	pop	{pc}		; (ldr pc, [sp], #4)
   259d8:	ldr	r3, [r5, #16]
   259dc:	cmp	r3, #0
   259e0:	beq	25a48 <fputs@plt+0x148d4>
   259e4:	ldr	r2, [r5, #12]
   259e8:	str	r2, [r3, #12]
   259ec:	ldr	r3, [r5, #12]
   259f0:	cmp	r3, #0
   259f4:	ldrne	r2, [r5, #16]
   259f8:	strne	r2, [r3, #16]
   259fc:	ldr	r1, [r5, #28]
   25a00:	mov	r0, r4
   25a04:	bl	26af8 <fputs@plt+0x15984>
   25a08:	ldr	r1, [r5, #32]
   25a0c:	mov	r0, r4
   25a10:	bl	26af8 <fputs@plt+0x15984>
   25a14:	ldr	r6, [r5, #4]
   25a18:	mov	r1, r5
   25a1c:	mov	r0, r4
   25a20:	bl	214f4 <fputs@plt+0x10380>
   25a24:	mov	r5, r6
   25a28:	cmp	r6, #0
   25a2c:	beq	25970 <fputs@plt+0x147fc>
   25a30:	cmp	r4, #0
   25a34:	beq	259d8 <fputs@plt+0x14864>
   25a38:	ldr	r3, [r4, #456]	; 0x1c8
   25a3c:	cmp	r3, #0
   25a40:	bne	259fc <fputs@plt+0x14888>
   25a44:	b	259d8 <fputs@plt+0x14864>
   25a48:	ldr	r2, [r5, #12]
   25a4c:	cmp	r2, #0
   25a50:	ldrne	r1, [r2, #8]
   25a54:	ldreq	r1, [r5, #8]
   25a58:	ldr	r0, [r7, #64]	; 0x40
   25a5c:	add	r0, r0, #56	; 0x38
   25a60:	bl	2569c <fputs@plt+0x14528>
   25a64:	b	259ec <fputs@plt+0x14878>
   25a68:	strd	r4, [sp, #-24]!	; 0xffffffe8
   25a6c:	strd	r6, [sp, #8]
   25a70:	str	r8, [sp, #16]
   25a74:	str	lr, [sp, #20]
   25a78:	subs	r7, r1, #0
   25a7c:	beq	25b48 <fputs@plt+0x149d4>
   25a80:	mov	r5, r0
   25a84:	mov	r4, r7
   25a88:	ldr	r3, [r4], #8
   25a8c:	cmp	r3, #0
   25a90:	ble	25b3c <fputs@plt+0x149c8>
   25a94:	mov	r6, #0
   25a98:	b	25afc <fputs@plt+0x14988>
   25a9c:	ldr	r1, [r4, #64]	; 0x40
   25aa0:	mov	r0, r5
   25aa4:	bl	214f4 <fputs@plt+0x10380>
   25aa8:	b	25b2c <fputs@plt+0x149b8>
   25aac:	ldr	r1, [r4, #64]	; 0x40
   25ab0:	mov	r0, r5
   25ab4:	bl	25cf8 <fputs@plt+0x14b84>
   25ab8:	ldr	r1, [r4, #16]
   25abc:	mov	r0, r5
   25ac0:	bl	258bc <fputs@plt+0x14748>
   25ac4:	ldr	r1, [r4, #20]
   25ac8:	mov	r0, r5
   25acc:	bl	25c30 <fputs@plt+0x14abc>
   25ad0:	ldr	r1, [r4, #48]	; 0x30
   25ad4:	mov	r0, r5
   25ad8:	bl	25c4c <fputs@plt+0x14ad8>
   25adc:	ldr	r1, [r4, #52]	; 0x34
   25ae0:	mov	r0, r5
   25ae4:	bl	21b1c <fputs@plt+0x109a8>
   25ae8:	add	r6, r6, #1
   25aec:	add	r4, r4, #72	; 0x48
   25af0:	ldr	r3, [r7]
   25af4:	cmp	r3, r6
   25af8:	ble	25b3c <fputs@plt+0x149c8>
   25afc:	ldr	r1, [r4, #4]
   25b00:	mov	r0, r5
   25b04:	bl	214f4 <fputs@plt+0x10380>
   25b08:	ldr	r1, [r4, #8]
   25b0c:	mov	r0, r5
   25b10:	bl	214f4 <fputs@plt+0x10380>
   25b14:	ldr	r1, [r4, #12]
   25b18:	mov	r0, r5
   25b1c:	bl	214f4 <fputs@plt+0x10380>
   25b20:	ldrb	r3, [r4, #37]	; 0x25
   25b24:	tst	r3, #2
   25b28:	bne	25a9c <fputs@plt+0x14928>
   25b2c:	ldrb	r3, [r4, #37]	; 0x25
   25b30:	tst	r3, #4
   25b34:	beq	25ab8 <fputs@plt+0x14944>
   25b38:	b	25aac <fputs@plt+0x14938>
   25b3c:	mov	r1, r7
   25b40:	mov	r0, r5
   25b44:	bl	214f4 <fputs@plt+0x10380>
   25b48:	ldrd	r4, [sp]
   25b4c:	ldrd	r6, [sp, #8]
   25b50:	ldr	r8, [sp, #16]
   25b54:	add	sp, sp, #20
   25b58:	pop	{pc}		; (ldr pc, [sp], #4)
   25b5c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   25b60:	strd	r6, [sp, #8]
   25b64:	str	r8, [sp, #16]
   25b68:	str	lr, [sp, #20]
   25b6c:	subs	r4, r1, #0
   25b70:	beq	25c1c <fputs@plt+0x14aa8>
   25b74:	mov	r5, r0
   25b78:	mov	r7, r2
   25b7c:	mov	r8, #1
   25b80:	b	25ba0 <fputs@plt+0x14a2c>
   25b84:	mov	r1, r4
   25b88:	mov	r0, r5
   25b8c:	bl	214f4 <fputs@plt+0x10380>
   25b90:	mov	r4, r6
   25b94:	mov	r7, r8
   25b98:	cmp	r6, #0
   25b9c:	beq	25c1c <fputs@plt+0x14aa8>
   25ba0:	ldr	r6, [r4, #48]	; 0x30
   25ba4:	ldr	r1, [r4]
   25ba8:	mov	r0, r5
   25bac:	bl	25cf8 <fputs@plt+0x14b84>
   25bb0:	ldr	r1, [r4, #28]
   25bb4:	mov	r0, r5
   25bb8:	bl	25a68 <fputs@plt+0x148f4>
   25bbc:	ldr	r1, [r4, #32]
   25bc0:	mov	r0, r5
   25bc4:	bl	25c4c <fputs@plt+0x14ad8>
   25bc8:	ldr	r1, [r4, #36]	; 0x24
   25bcc:	mov	r0, r5
   25bd0:	bl	25cf8 <fputs@plt+0x14b84>
   25bd4:	ldr	r1, [r4, #40]	; 0x28
   25bd8:	mov	r0, r5
   25bdc:	bl	25c4c <fputs@plt+0x14ad8>
   25be0:	ldr	r1, [r4, #44]	; 0x2c
   25be4:	mov	r0, r5
   25be8:	bl	25cf8 <fputs@plt+0x14b84>
   25bec:	ldr	r1, [r4, #56]	; 0x38
   25bf0:	mov	r0, r5
   25bf4:	bl	25c4c <fputs@plt+0x14ad8>
   25bf8:	ldr	r1, [r4, #60]	; 0x3c
   25bfc:	mov	r0, r5
   25c00:	bl	25c4c <fputs@plt+0x14ad8>
   25c04:	ldr	r1, [r4, #64]	; 0x40
   25c08:	mov	r0, r5
   25c0c:	bl	26a70 <fputs@plt+0x158fc>
   25c10:	cmp	r7, #0
   25c14:	beq	25b90 <fputs@plt+0x14a1c>
   25c18:	b	25b84 <fputs@plt+0x14a10>
   25c1c:	ldrd	r4, [sp]
   25c20:	ldrd	r6, [sp, #8]
   25c24:	ldr	r8, [sp, #16]
   25c28:	add	sp, sp, #20
   25c2c:	pop	{pc}		; (ldr pc, [sp], #4)
   25c30:	str	r4, [sp, #-8]!
   25c34:	str	lr, [sp, #4]
   25c38:	mov	r2, #1
   25c3c:	bl	25b5c <fputs@plt+0x149e8>
   25c40:	ldr	r4, [sp]
   25c44:	add	sp, sp, #4
   25c48:	pop	{pc}		; (ldr pc, [sp], #4)
   25c4c:	strd	r4, [sp, #-16]!
   25c50:	str	r6, [sp, #8]
   25c54:	str	lr, [sp, #12]
   25c58:	subs	r4, r1, #0
   25c5c:	beq	25c7c <fputs@plt+0x14b08>
   25c60:	mov	r5, r0
   25c64:	ldr	r3, [r4, #4]
   25c68:	tst	r3, #16384	; 0x4000
   25c6c:	beq	25c8c <fputs@plt+0x14b18>
   25c70:	ldr	r3, [r4, #4]
   25c74:	tst	r3, #32768	; 0x8000
   25c78:	beq	25ce8 <fputs@plt+0x14b74>
   25c7c:	ldrd	r4, [sp]
   25c80:	ldr	r6, [sp, #8]
   25c84:	add	sp, sp, #12
   25c88:	pop	{pc}		; (ldr pc, [sp], #4)
   25c8c:	ldr	r1, [r4, #12]
   25c90:	bl	25c4c <fputs@plt+0x14ad8>
   25c94:	ldr	r1, [r4, #16]
   25c98:	mov	r0, r5
   25c9c:	bl	25c4c <fputs@plt+0x14ad8>
   25ca0:	ldr	r3, [r4, #4]
   25ca4:	tst	r3, #65536	; 0x10000
   25ca8:	bne	25cc8 <fputs@plt+0x14b54>
   25cac:	ldr	r3, [r4, #4]
   25cb0:	tst	r3, #2048	; 0x800
   25cb4:	beq	25cd8 <fputs@plt+0x14b64>
   25cb8:	ldr	r1, [r4, #20]
   25cbc:	mov	r0, r5
   25cc0:	bl	25c30 <fputs@plt+0x14abc>
   25cc4:	b	25c70 <fputs@plt+0x14afc>
   25cc8:	ldr	r1, [r4, #8]
   25ccc:	mov	r0, r5
   25cd0:	bl	214f4 <fputs@plt+0x10380>
   25cd4:	b	25cac <fputs@plt+0x14b38>
   25cd8:	ldr	r1, [r4, #20]
   25cdc:	mov	r0, r5
   25ce0:	bl	25cf8 <fputs@plt+0x14b84>
   25ce4:	b	25c70 <fputs@plt+0x14afc>
   25ce8:	mov	r1, r4
   25cec:	mov	r0, r5
   25cf0:	bl	214f4 <fputs@plt+0x10380>
   25cf4:	b	25c7c <fputs@plt+0x14b08>
   25cf8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   25cfc:	strd	r6, [sp, #8]
   25d00:	str	r8, [sp, #16]
   25d04:	str	lr, [sp, #20]
   25d08:	subs	r7, r1, #0
   25d0c:	beq	25d7c <fputs@plt+0x14c08>
   25d10:	mov	r5, r0
   25d14:	ldr	r4, [r7, #4]
   25d18:	ldr	r3, [r7]
   25d1c:	cmp	r3, #0
   25d20:	ble	25d64 <fputs@plt+0x14bf0>
   25d24:	add	r4, r4, #20
   25d28:	mov	r6, #0
   25d2c:	ldr	r1, [r4, #-20]	; 0xffffffec
   25d30:	mov	r0, r5
   25d34:	bl	25c4c <fputs@plt+0x14ad8>
   25d38:	ldr	r1, [r4, #-16]
   25d3c:	mov	r0, r5
   25d40:	bl	214f4 <fputs@plt+0x10380>
   25d44:	ldr	r1, [r4, #-12]
   25d48:	mov	r0, r5
   25d4c:	bl	214f4 <fputs@plt+0x10380>
   25d50:	add	r6, r6, #1
   25d54:	add	r4, r4, #20
   25d58:	ldr	r3, [r7]
   25d5c:	cmp	r3, r6
   25d60:	bgt	25d2c <fputs@plt+0x14bb8>
   25d64:	ldr	r1, [r7, #4]
   25d68:	mov	r0, r5
   25d6c:	bl	214f4 <fputs@plt+0x10380>
   25d70:	mov	r1, r7
   25d74:	mov	r0, r5
   25d78:	bl	214f4 <fputs@plt+0x10380>
   25d7c:	ldrd	r4, [sp]
   25d80:	ldrd	r6, [sp, #8]
   25d84:	ldr	r8, [sp, #16]
   25d88:	add	sp, sp, #20
   25d8c:	pop	{pc}		; (ldr pc, [sp], #4)
   25d90:	strd	r4, [sp, #-16]!
   25d94:	str	r6, [sp, #8]
   25d98:	str	lr, [sp, #12]
   25d9c:	subs	r4, r0, #0
   25da0:	beq	25de0 <fputs@plt+0x14c6c>
   25da4:	ldr	r5, [r4]
   25da8:	ldr	r1, [r4, #120]	; 0x78
   25dac:	mov	r0, r5
   25db0:	bl	214f4 <fputs@plt+0x10380>
   25db4:	ldr	r1, [r4, #324]	; 0x144
   25db8:	mov	r0, r5
   25dbc:	bl	25cf8 <fputs@plt+0x14b84>
   25dc0:	cmp	r5, #0
   25dc4:	beq	25dd8 <fputs@plt+0x14c64>
   25dc8:	ldrb	r2, [r4, #24]
   25dcc:	ldr	r3, [r5, #256]	; 0x100
   25dd0:	sub	r3, r3, r2
   25dd4:	str	r3, [r5, #256]	; 0x100
   25dd8:	mov	r3, #0
   25ddc:	strb	r3, [r4, #24]
   25de0:	ldrd	r4, [sp]
   25de4:	ldr	r6, [sp, #8]
   25de8:	add	sp, sp, #12
   25dec:	pop	{pc}		; (ldr pc, [sp], #4)
   25df0:	strd	r4, [sp, #-16]!
   25df4:	str	r6, [sp, #8]
   25df8:	str	lr, [sp, #12]
   25dfc:	mov	r5, r0
   25e00:	mov	r4, r1
   25e04:	ldr	r1, [r1, #36]	; 0x24
   25e08:	bl	25c4c <fputs@plt+0x14ad8>
   25e0c:	ldr	r1, [r4, #40]	; 0x28
   25e10:	mov	r0, r5
   25e14:	bl	25cf8 <fputs@plt+0x14b84>
   25e18:	ldr	r1, [r4, #16]
   25e1c:	mov	r0, r5
   25e20:	bl	214f4 <fputs@plt+0x10380>
   25e24:	ldrb	r3, [r4, #55]	; 0x37
   25e28:	tst	r3, #16
   25e2c:	bne	25e4c <fputs@plt+0x14cd8>
   25e30:	mov	r1, r4
   25e34:	mov	r0, r5
   25e38:	bl	214f4 <fputs@plt+0x10380>
   25e3c:	ldrd	r4, [sp]
   25e40:	ldr	r6, [sp, #8]
   25e44:	add	sp, sp, #12
   25e48:	pop	{pc}		; (ldr pc, [sp], #4)
   25e4c:	ldr	r1, [r4, #32]
   25e50:	mov	r0, r5
   25e54:	bl	214f4 <fputs@plt+0x10380>
   25e58:	b	25e30 <fputs@plt+0x14cbc>
   25e5c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   25e60:	strd	r6, [sp, #8]
   25e64:	str	r8, [sp, #16]
   25e68:	str	lr, [sp, #20]
   25e6c:	ldr	r4, [r1, #4]
   25e70:	cmp	r4, #0
   25e74:	beq	25ed8 <fputs@plt+0x14d64>
   25e78:	mov	r7, r1
   25e7c:	mov	r5, r0
   25e80:	ldrsh	r3, [r1, #34]	; 0x22
   25e84:	cmp	r3, #0
   25e88:	ble	25ecc <fputs@plt+0x14d58>
   25e8c:	add	r4, r4, #16
   25e90:	mov	r6, #0
   25e94:	ldr	r1, [r4, #-16]
   25e98:	mov	r0, r5
   25e9c:	bl	214f4 <fputs@plt+0x10380>
   25ea0:	ldr	r1, [r4, #-12]
   25ea4:	mov	r0, r5
   25ea8:	bl	25c4c <fputs@plt+0x14ad8>
   25eac:	ldr	r1, [r4, #-8]
   25eb0:	mov	r0, r5
   25eb4:	bl	214f4 <fputs@plt+0x10380>
   25eb8:	add	r6, r6, #1
   25ebc:	add	r4, r4, #16
   25ec0:	ldrsh	r3, [r7, #34]	; 0x22
   25ec4:	cmp	r3, r6
   25ec8:	bgt	25e94 <fputs@plt+0x14d20>
   25ecc:	ldr	r1, [r7, #4]
   25ed0:	mov	r0, r5
   25ed4:	bl	214f4 <fputs@plt+0x10380>
   25ed8:	ldrd	r4, [sp]
   25edc:	ldrd	r6, [sp, #8]
   25ee0:	ldr	r8, [sp, #16]
   25ee4:	add	sp, sp, #20
   25ee8:	pop	{pc}		; (ldr pc, [sp], #4)
   25eec:	strd	r4, [sp, #-16]!
   25ef0:	str	r6, [sp, #8]
   25ef4:	str	lr, [sp, #12]
   25ef8:	ldr	r6, [r1, #16]
   25efc:	cmp	r6, #0
   25f00:	beq	25f34 <fputs@plt+0x14dc0>
   25f04:	mov	r5, r1
   25f08:	mov	r4, r0
   25f0c:	mov	r1, r6
   25f10:	bl	25e5c <fputs@plt+0x14ce8>
   25f14:	mov	r1, r6
   25f18:	mov	r0, r4
   25f1c:	bl	21cd8 <fputs@plt+0x10b64>
   25f20:	mov	r1, r6
   25f24:	mov	r0, r4
   25f28:	bl	214f4 <fputs@plt+0x10380>
   25f2c:	mov	r3, #0
   25f30:	str	r3, [r5, #16]
   25f34:	ldrd	r4, [sp]
   25f38:	ldr	r6, [sp, #8]
   25f3c:	add	sp, sp, #12
   25f40:	pop	{pc}		; (ldr pc, [sp], #4)
   25f44:	strd	r4, [sp, #-16]!
   25f48:	str	r6, [sp, #8]
   25f4c:	str	lr, [sp, #12]
   25f50:	mov	r5, r0
   25f54:	mov	r4, r3
   25f58:	subs	r0, r1, #0
   25f5c:	beq	25fc4 <fputs@plt+0x14e50>
   25f60:	cmp	r3, #0
   25f64:	beq	25f88 <fputs@plt+0x14e14>
   25f68:	str	r3, [r0, #16]
   25f6c:	mov	r3, #256	; 0x100
   25f70:	movt	r3, #32
   25f74:	ldr	r1, [r4, #4]
   25f78:	and	r3, r3, r1
   25f7c:	ldr	r1, [r0, #4]
   25f80:	orr	r3, r1, r3
   25f84:	str	r3, [r0, #4]
   25f88:	cmp	r2, #0
   25f8c:	beq	25fb0 <fputs@plt+0x14e3c>
   25f90:	str	r2, [r0, #12]
   25f94:	mov	r3, #256	; 0x100
   25f98:	movt	r3, #32
   25f9c:	ldr	r2, [r2, #4]
   25fa0:	and	r3, r3, r2
   25fa4:	ldr	r2, [r0, #4]
   25fa8:	orr	r3, r2, r3
   25fac:	str	r3, [r0, #4]
   25fb0:	bl	18690 <fputs@plt+0x751c>
   25fb4:	ldrd	r4, [sp]
   25fb8:	ldr	r6, [sp, #8]
   25fbc:	add	sp, sp, #12
   25fc0:	pop	{pc}		; (ldr pc, [sp], #4)
   25fc4:	mov	r1, r2
   25fc8:	mov	r0, r5
   25fcc:	bl	25c4c <fputs@plt+0x14ad8>
   25fd0:	mov	r1, r4
   25fd4:	mov	r0, r5
   25fd8:	bl	25c4c <fputs@plt+0x14ad8>
   25fdc:	b	25fb4 <fputs@plt+0x14e40>
   25fe0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   25fe4:	strd	r6, [sp, #8]
   25fe8:	str	r8, [sp, #16]
   25fec:	str	lr, [sp, #20]
   25ff0:	mov	r7, r0
   25ff4:	ldr	r3, [r0]
   25ff8:	ldr	r3, [r3]
   25ffc:	ldr	r6, [r3]
   26000:	ldr	r5, [r0, #12]
   26004:	ldr	r4, [r0, #20]
   26008:	subs	r5, r5, #1
   2600c:	bpl	26074 <fputs@plt+0x14f00>
   26010:	ldr	r1, [r7, #20]
   26014:	add	r7, r7, #24
   26018:	cmp	r1, r7
   2601c:	beq	26028 <fputs@plt+0x14eb4>
   26020:	mov	r0, r6
   26024:	bl	214f4 <fputs@plt+0x10380>
   26028:	ldrd	r4, [sp]
   2602c:	ldrd	r6, [sp, #8]
   26030:	ldr	r8, [sp, #16]
   26034:	add	sp, sp, #20
   26038:	pop	{pc}		; (ldr pc, [sp], #4)
   2603c:	ldr	r1, [r4]
   26040:	mov	r0, r6
   26044:	bl	25c4c <fputs@plt+0x14ad8>
   26048:	b	26080 <fputs@plt+0x14f0c>
   2604c:	ldr	r8, [r4, #12]
   26050:	mov	r0, r8
   26054:	bl	25fe0 <fputs@plt+0x14e6c>
   26058:	mov	r1, r8
   2605c:	mov	r0, r6
   26060:	bl	214f4 <fputs@plt+0x10380>
   26064:	sub	r5, r5, #1
   26068:	add	r4, r4, #48	; 0x30
   2606c:	cmn	r5, #1
   26070:	beq	26010 <fputs@plt+0x14e9c>
   26074:	ldrh	r3, [r4, #20]
   26078:	tst	r3, #1
   2607c:	bne	2603c <fputs@plt+0x14ec8>
   26080:	ldrh	r3, [r4, #20]
   26084:	tst	r3, #16
   26088:	bne	2604c <fputs@plt+0x14ed8>
   2608c:	tst	r3, #32
   26090:	beq	26064 <fputs@plt+0x14ef0>
   26094:	ldr	r8, [r4, #12]
   26098:	mov	r0, r8
   2609c:	bl	25fe0 <fputs@plt+0x14e6c>
   260a0:	mov	r1, r8
   260a4:	mov	r0, r6
   260a8:	bl	214f4 <fputs@plt+0x10380>
   260ac:	b	26064 <fputs@plt+0x14ef0>
   260b0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   260b4:	strd	r6, [sp, #8]
   260b8:	str	r8, [sp, #16]
   260bc:	str	lr, [sp, #20]
   260c0:	subs	r5, r1, #0
   260c4:	beq	2616c <fputs@plt+0x14ff8>
   260c8:	mov	r7, r0
   260cc:	ldrb	r3, [r5, #43]	; 0x2b
   260d0:	cmp	r3, #0
   260d4:	beq	26120 <fputs@plt+0x14fac>
   260d8:	mov	r4, r5
   260dc:	mov	r6, #0
   260e0:	b	26104 <fputs@plt+0x14f90>
   260e4:	ldr	r1, [r4, #796]	; 0x31c
   260e8:	mov	r0, r7
   260ec:	bl	214f4 <fputs@plt+0x10380>
   260f0:	add	r6, r6, #1
   260f4:	add	r4, r4, #80	; 0x50
   260f8:	ldrb	r3, [r5, #43]	; 0x2b
   260fc:	cmp	r3, r6
   26100:	ble	26120 <fputs@plt+0x14fac>
   26104:	ldr	r3, [r4, #800]	; 0x320
   26108:	cmp	r3, #0
   2610c:	beq	260f0 <fputs@plt+0x14f7c>
   26110:	ldr	r3, [r3, #36]	; 0x24
   26114:	tst	r3, #2048	; 0x800
   26118:	beq	260f0 <fputs@plt+0x14f7c>
   2611c:	b	260e4 <fputs@plt+0x14f70>
   26120:	add	r0, r5, #328	; 0x148
   26124:	bl	25fe0 <fputs@plt+0x14e6c>
   26128:	ldr	r4, [r5, #16]
   2612c:	cmp	r4, #0
   26130:	beq	26160 <fputs@plt+0x14fec>
   26134:	ldr	r3, [r4, #52]	; 0x34
   26138:	str	r3, [r5, #16]
   2613c:	mov	r1, r4
   26140:	mov	r0, r7
   26144:	bl	24a88 <fputs@plt+0x13914>
   26148:	mov	r1, r4
   2614c:	mov	r0, r7
   26150:	bl	214f4 <fputs@plt+0x10380>
   26154:	ldr	r4, [r5, #16]
   26158:	cmp	r4, #0
   2615c:	bne	26134 <fputs@plt+0x14fc0>
   26160:	mov	r1, r5
   26164:	mov	r0, r7
   26168:	bl	214f4 <fputs@plt+0x10380>
   2616c:	ldrd	r4, [sp]
   26170:	ldrd	r6, [sp, #8]
   26174:	ldr	r8, [sp, #16]
   26178:	add	sp, sp, #20
   2617c:	pop	{pc}		; (ldr pc, [sp], #4)
   26180:	strd	r4, [sp, #-24]!	; 0xffffffe8
   26184:	strd	r6, [sp, #8]
   26188:	str	r8, [sp, #16]
   2618c:	str	lr, [sp, #20]
   26190:	subs	r6, r1, #0
   26194:	moveq	r7, r2
   26198:	beq	26200 <fputs@plt+0x1508c>
   2619c:	cmp	r2, #0
   261a0:	moveq	r7, r6
   261a4:	beq	26200 <fputs@plt+0x1508c>
   261a8:	mov	r4, r2
   261ac:	mov	r5, r0
   261b0:	mov	r0, r6
   261b4:	bl	188f4 <fputs@plt+0x7780>
   261b8:	cmp	r0, #0
   261bc:	bne	261d0 <fputs@plt+0x1505c>
   261c0:	mov	r0, r4
   261c4:	bl	188f4 <fputs@plt+0x7780>
   261c8:	cmp	r0, #0
   261cc:	beq	26218 <fputs@plt+0x150a4>
   261d0:	mov	r1, r6
   261d4:	mov	r0, r5
   261d8:	bl	25c4c <fputs@plt+0x14ad8>
   261dc:	mov	r1, r4
   261e0:	mov	r0, r5
   261e4:	bl	25c4c <fputs@plt+0x14ad8>
   261e8:	mov	r3, #0
   261ec:	ldr	r2, [pc, #84]	; 26248 <fputs@plt+0x150d4>
   261f0:	mov	r1, #132	; 0x84
   261f4:	mov	r0, r5
   261f8:	bl	1e3ec <fputs@plt+0xd278>
   261fc:	mov	r7, r0
   26200:	mov	r0, r7
   26204:	ldrd	r4, [sp]
   26208:	ldrd	r6, [sp, #8]
   2620c:	ldr	r8, [sp, #16]
   26210:	add	sp, sp, #20
   26214:	pop	{pc}		; (ldr pc, [sp], #4)
   26218:	mov	r3, #0
   2621c:	mov	r2, r3
   26220:	mov	r1, #72	; 0x48
   26224:	mov	r0, r5
   26228:	bl	1e3ec <fputs@plt+0xd278>
   2622c:	mov	r7, r0
   26230:	mov	r3, r4
   26234:	mov	r2, r6
   26238:	mov	r1, r0
   2623c:	mov	r0, r5
   26240:	bl	25f44 <fputs@plt+0x14dd0>
   26244:	b	26200 <fputs@plt+0x1508c>
   26248:	andeq	r8, r8, ip, ror ip
   2624c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   26250:	strd	r6, [sp, #8]
   26254:	strd	r8, [sp, #16]
   26258:	str	sl, [sp, #24]
   2625c:	str	lr, [sp, #28]
   26260:	mov	r4, r0
   26264:	mov	r8, r1
   26268:	mov	r9, r2
   2626c:	ldr	r2, [r0, #16]
   26270:	ldr	r3, [r0, #12]
   26274:	cmp	r3, r2
   26278:	bge	262f0 <fputs@plt+0x1517c>
   2627c:	ldr	sl, [r4, #20]
   26280:	ldr	r5, [r4, #12]
   26284:	add	r3, r5, #1
   26288:	str	r3, [r4, #12]
   2628c:	add	r7, r5, r5, lsl #1
   26290:	lsl	r7, r7, #4
   26294:	add	r6, sl, r7
   26298:	cmp	r8, #0
   2629c:	moveq	r0, #1
   262a0:	beq	262b4 <fputs@plt+0x15140>
   262a4:	ldr	r3, [r8, #4]
   262a8:	tst	r3, #262144	; 0x40000
   262ac:	moveq	r0, #1
   262b0:	bne	263b8 <fputs@plt+0x15244>
   262b4:	strh	r0, [r6, #16]
   262b8:	mov	r0, r8
   262bc:	bl	184d0 <fputs@plt+0x735c>
   262c0:	str	r0, [sl, r7]
   262c4:	strh	r9, [r6, #20]
   262c8:	str	r4, [r6, #24]
   262cc:	mvn	r3, #0
   262d0:	str	r3, [r6, #4]
   262d4:	mov	r0, r5
   262d8:	ldrd	r4, [sp]
   262dc:	ldrd	r6, [sp, #8]
   262e0:	ldrd	r8, [sp, #16]
   262e4:	ldr	sl, [sp, #24]
   262e8:	add	sp, sp, #28
   262ec:	pop	{pc}		; (ldr pc, [sp], #4)
   262f0:	ldr	r6, [r0, #20]
   262f4:	ldr	r3, [r0]
   262f8:	ldr	r3, [r3]
   262fc:	ldr	r5, [r3]
   26300:	add	r2, r2, r2, lsl #1
   26304:	lsl	r2, r2, #5
   26308:	mov	r3, #0
   2630c:	mov	r0, r5
   26310:	bl	13ea0 <fputs@plt+0x2d2c>
   26314:	str	r0, [r4, #20]
   26318:	cmp	r0, #0
   2631c:	beq	26394 <fputs@plt+0x15220>
   26320:	ldr	r2, [r4, #12]
   26324:	add	r2, r2, r2, lsl #1
   26328:	lsl	r2, r2, #4
   2632c:	mov	r1, r6
   26330:	bl	10fdc <memcpy@plt>
   26334:	add	r3, r4, #24
   26338:	cmp	r6, r3
   2633c:	beq	2634c <fputs@plt+0x151d8>
   26340:	mov	r1, r6
   26344:	mov	r0, r5
   26348:	bl	214f4 <fputs@plt+0x10380>
   2634c:	ldr	r1, [r4, #20]
   26350:	mov	r0, r5
   26354:	bl	13da0 <fputs@plt+0x2c2c>
   26358:	movw	r2, #43691	; 0xaaab
   2635c:	movt	r2, #43690	; 0xaaaa
   26360:	umull	r3, r2, r2, r0
   26364:	lsr	r2, r2, #5
   26368:	str	r2, [r4, #16]
   2636c:	ldr	r0, [r4, #12]
   26370:	sub	r2, r2, r0
   26374:	add	r2, r2, r2, lsl #1
   26378:	add	r0, r0, r0, lsl #1
   2637c:	ldr	r3, [r4, #20]
   26380:	lsl	r2, r2, #4
   26384:	mov	r1, #0
   26388:	add	r0, r3, r0, lsl #4
   2638c:	bl	10f40 <memset@plt>
   26390:	b	2627c <fputs@plt+0x15108>
   26394:	tst	r9, #1
   26398:	bne	263a8 <fputs@plt+0x15234>
   2639c:	str	r6, [r4, #20]
   263a0:	mov	r5, #0
   263a4:	b	262d4 <fputs@plt+0x15160>
   263a8:	mov	r1, r8
   263ac:	mov	r0, r5
   263b0:	bl	25c4c <fputs@plt+0x14ad8>
   263b4:	b	2639c <fputs@plt+0x15228>
   263b8:	ldr	r0, [r8, #28]
   263bc:	asr	r1, r0, #31
   263c0:	bl	157cc <fputs@plt+0x4658>
   263c4:	sub	r0, r0, #268	; 0x10c
   263c8:	sub	r0, r0, #2
   263cc:	sxth	r0, r0
   263d0:	b	262b4 <fputs@plt+0x15140>
   263d4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   263d8:	strd	r6, [sp, #8]
   263dc:	str	r8, [sp, #16]
   263e0:	str	lr, [sp, #20]
   263e4:	mov	r5, r0
   263e8:	mov	r6, r1
   263ec:	mov	r4, r2
   263f0:	mov	r0, r1
   263f4:	bl	184d0 <fputs@plt+0x735c>
   263f8:	strb	r4, [r5, #8]
   263fc:	subs	r7, r0, #0
   26400:	beq	26420 <fputs@plt+0x152ac>
   26404:	ldrb	r3, [r7]
   26408:	cmp	r3, r4
   2640c:	beq	26434 <fputs@plt+0x152c0>
   26410:	mov	r2, #0
   26414:	mov	r1, r6
   26418:	mov	r0, r5
   2641c:	bl	2624c <fputs@plt+0x150d8>
   26420:	ldrd	r4, [sp]
   26424:	ldrd	r6, [sp, #8]
   26428:	ldr	r8, [sp, #16]
   2642c:	add	sp, sp, #20
   26430:	pop	{pc}		; (ldr pc, [sp], #4)
   26434:	mov	r2, r4
   26438:	ldr	r1, [r7, #12]
   2643c:	mov	r0, r5
   26440:	bl	263d4 <fputs@plt+0x15260>
   26444:	mov	r2, r4
   26448:	ldr	r1, [r7, #16]
   2644c:	mov	r0, r5
   26450:	bl	263d4 <fputs@plt+0x15260>
   26454:	b	26420 <fputs@plt+0x152ac>
   26458:	strd	r4, [sp, #-20]!	; 0xffffffec
   2645c:	strd	r6, [sp, #8]
   26460:	str	lr, [sp, #16]
   26464:	sub	sp, sp, #12
   26468:	subs	r4, r1, #0
   2646c:	beq	264ec <fputs@plt+0x15378>
   26470:	mov	r6, r0
   26474:	mov	r5, r2
   26478:	mov	r7, r3
   2647c:	ldrb	r3, [r4]
   26480:	cmp	r3, #152	; 0x98
   26484:	bne	26494 <fputs@plt+0x15320>
   26488:	ldr	r3, [r4, #28]
   2648c:	cmp	r3, r2
   26490:	beq	26504 <fputs@plt+0x15390>
   26494:	mov	r3, r7
   26498:	mov	r2, r5
   2649c:	ldr	r1, [r4, #12]
   264a0:	mov	r0, r6
   264a4:	bl	26458 <fputs@plt+0x152e4>
   264a8:	str	r0, [r4, #12]
   264ac:	mov	r3, r7
   264b0:	mov	r2, r5
   264b4:	ldr	r1, [r4, #16]
   264b8:	mov	r0, r6
   264bc:	bl	26458 <fputs@plt+0x152e4>
   264c0:	str	r0, [r4, #16]
   264c4:	ldr	r3, [r4, #4]
   264c8:	tst	r3, #2048	; 0x800
   264cc:	beq	26544 <fputs@plt+0x153d0>
   264d0:	ldr	r1, [r4, #20]
   264d4:	mov	r3, #1
   264d8:	str	r3, [sp]
   264dc:	mov	r3, r7
   264e0:	mov	r2, r5
   264e4:	mov	r0, r6
   264e8:	bl	265e0 <fputs@plt+0x1546c>
   264ec:	mov	r0, r4
   264f0:	add	sp, sp, #12
   264f4:	ldrd	r4, [sp]
   264f8:	ldrd	r6, [sp, #8]
   264fc:	add	sp, sp, #16
   26500:	pop	{pc}		; (ldr pc, [sp], #4)
   26504:	ldrsh	r3, [r4, #32]
   26508:	cmp	r3, #0
   2650c:	movlt	r3, #101	; 0x65
   26510:	strblt	r3, [r4]
   26514:	blt	264ec <fputs@plt+0x15378>
   26518:	ldr	r1, [r7, #4]
   2651c:	add	r3, r3, r3, lsl #2
   26520:	mov	r2, #0
   26524:	ldr	r1, [r1, r3, lsl #2]
   26528:	bl	228ec <fputs@plt+0x11778>
   2652c:	mov	r5, r0
   26530:	mov	r1, r4
   26534:	mov	r0, r6
   26538:	bl	25c4c <fputs@plt+0x14ad8>
   2653c:	mov	r4, r5
   26540:	b	264ec <fputs@plt+0x15378>
   26544:	mov	r3, r7
   26548:	mov	r2, r5
   2654c:	ldr	r1, [r4, #20]
   26550:	mov	r0, r6
   26554:	bl	2655c <fputs@plt+0x153e8>
   26558:	b	264ec <fputs@plt+0x15378>
   2655c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   26560:	strd	r6, [sp, #8]
   26564:	strd	r8, [sp, #16]
   26568:	str	sl, [sp, #24]
   2656c:	str	lr, [sp, #28]
   26570:	subs	r7, r1, #0
   26574:	beq	265c8 <fputs@plt+0x15454>
   26578:	ldr	r1, [r7]
   2657c:	cmp	r1, #0
   26580:	ble	265c8 <fputs@plt+0x15454>
   26584:	mov	sl, r3
   26588:	mov	r9, r2
   2658c:	mov	r8, r0
   26590:	mov	r4, #0
   26594:	mov	r5, r4
   26598:	ldr	r6, [r7, #4]
   2659c:	mov	r3, sl
   265a0:	mov	r2, r9
   265a4:	ldr	r1, [r6, r4]
   265a8:	mov	r0, r8
   265ac:	bl	26458 <fputs@plt+0x152e4>
   265b0:	str	r0, [r6, r4]
   265b4:	add	r5, r5, #1
   265b8:	add	r4, r4, #20
   265bc:	ldr	r1, [r7]
   265c0:	cmp	r1, r5
   265c4:	bgt	26598 <fputs@plt+0x15424>
   265c8:	ldrd	r4, [sp]
   265cc:	ldrd	r6, [sp, #8]
   265d0:	ldrd	r8, [sp, #16]
   265d4:	ldr	sl, [sp, #24]
   265d8:	add	sp, sp, #28
   265dc:	pop	{pc}		; (ldr pc, [sp], #4)
   265e0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   265e4:	strd	r6, [sp, #8]
   265e8:	strd	r8, [sp, #16]
   265ec:	strd	sl, [sp, #24]
   265f0:	str	lr, [sp, #32]
   265f4:	sub	sp, sp, #12
   265f8:	ldr	fp, [sp, #48]	; 0x30
   265fc:	subs	r6, r1, #0
   26600:	beq	266f4 <fputs@plt+0x15580>
   26604:	mov	r7, r0
   26608:	mov	r8, r2
   2660c:	mov	r9, r3
   26610:	mov	sl, #1
   26614:	b	26674 <fputs@plt+0x15500>
   26618:	mov	r3, r9
   2661c:	mov	r2, r8
   26620:	ldr	r1, [r4, #64]	; 0x40
   26624:	mov	r0, r7
   26628:	bl	2655c <fputs@plt+0x153e8>
   2662c:	add	r4, r4, #72	; 0x48
   26630:	subs	r5, r5, #1
   26634:	beq	26660 <fputs@plt+0x154ec>
   26638:	ldr	r1, [r4, #20]
   2663c:	str	sl, [sp]
   26640:	mov	r3, r9
   26644:	mov	r2, r8
   26648:	mov	r0, r7
   2664c:	bl	265e0 <fputs@plt+0x1546c>
   26650:	ldrb	r3, [r4, #37]	; 0x25
   26654:	tst	r3, #4
   26658:	beq	2662c <fputs@plt+0x154b8>
   2665c:	b	26618 <fputs@plt+0x154a4>
   26660:	cmp	fp, #0
   26664:	beq	266f4 <fputs@plt+0x15580>
   26668:	ldr	r6, [r6, #48]	; 0x30
   2666c:	cmp	r6, #0
   26670:	beq	266f4 <fputs@plt+0x15580>
   26674:	mov	r3, r9
   26678:	mov	r2, r8
   2667c:	ldr	r1, [r6]
   26680:	mov	r0, r7
   26684:	bl	2655c <fputs@plt+0x153e8>
   26688:	mov	r3, r9
   2668c:	mov	r2, r8
   26690:	ldr	r1, [r6, #36]	; 0x24
   26694:	mov	r0, r7
   26698:	bl	2655c <fputs@plt+0x153e8>
   2669c:	mov	r3, r9
   266a0:	mov	r2, r8
   266a4:	ldr	r1, [r6, #44]	; 0x2c
   266a8:	mov	r0, r7
   266ac:	bl	2655c <fputs@plt+0x153e8>
   266b0:	mov	r3, r9
   266b4:	mov	r2, r8
   266b8:	ldr	r1, [r6, #40]	; 0x28
   266bc:	mov	r0, r7
   266c0:	bl	26458 <fputs@plt+0x152e4>
   266c4:	str	r0, [r6, #40]	; 0x28
   266c8:	mov	r3, r9
   266cc:	mov	r2, r8
   266d0:	ldr	r1, [r6, #32]
   266d4:	mov	r0, r7
   266d8:	bl	26458 <fputs@plt+0x152e4>
   266dc:	str	r0, [r6, #32]
   266e0:	ldr	r4, [r6, #28]
   266e4:	ldr	r5, [r4], #8
   266e8:	cmp	r5, #0
   266ec:	bgt	26638 <fputs@plt+0x154c4>
   266f0:	b	26660 <fputs@plt+0x154ec>
   266f4:	add	sp, sp, #12
   266f8:	ldrd	r4, [sp]
   266fc:	ldrd	r6, [sp, #8]
   26700:	ldrd	r8, [sp, #16]
   26704:	ldrd	sl, [sp, #24]
   26708:	add	sp, sp, #32
   2670c:	pop	{pc}		; (ldr pc, [sp], #4)
   26710:	strd	r4, [sp, #-32]!	; 0xffffffe0
   26714:	strd	r6, [sp, #8]
   26718:	strd	r8, [sp, #16]
   2671c:	str	sl, [sp, #24]
   26720:	str	lr, [sp, #28]
   26724:	subs	r5, r2, #0
   26728:	moveq	r6, #0
   2672c:	beq	26760 <fputs@plt+0x155ec>
   26730:	mov	r7, r0
   26734:	mov	r4, r1
   26738:	mov	r8, r3
   2673c:	ldr	r3, [r1, #8]
   26740:	movw	r2, #8200	; 0x2008
   26744:	tst	r2, r3
   26748:	movne	r6, #0
   2674c:	bne	26760 <fputs@plt+0x155ec>
   26750:	ldr	r3, [r1, #56]	; 0x38
   26754:	cmp	r3, #0
   26758:	movne	r6, #0
   2675c:	beq	2677c <fputs@plt+0x15608>
   26760:	mov	r0, r6
   26764:	ldrd	r4, [sp]
   26768:	ldrd	r6, [sp, #8]
   2676c:	ldrd	r8, [sp, #16]
   26770:	ldr	sl, [sp, #24]
   26774:	add	sp, sp, #28
   26778:	pop	{pc}		; (ldr pc, [sp], #4)
   2677c:	ldrb	r3, [r5]
   26780:	cmp	r3, #72	; 0x48
   26784:	movne	r6, #0
   26788:	bne	267b8 <fputs@plt+0x15644>
   2678c:	mov	r6, #0
   26790:	mov	r3, r8
   26794:	ldr	r2, [r5, #16]
   26798:	mov	r1, r4
   2679c:	mov	r0, r7
   267a0:	bl	26710 <fputs@plt+0x1559c>
   267a4:	add	r6, r6, r0
   267a8:	ldr	r5, [r5, #12]
   267ac:	ldrb	r3, [r5]
   267b0:	cmp	r3, #72	; 0x48
   267b4:	beq	26790 <fputs@plt+0x1561c>
   267b8:	ldr	r3, [r5, #4]
   267bc:	tst	r3, #1
   267c0:	movne	r6, #0
   267c4:	bne	26760 <fputs@plt+0x155ec>
   267c8:	mov	r2, r8
   267cc:	mov	r1, #3
   267d0:	mov	r0, r5
   267d4:	bl	1ce88 <fputs@plt+0xbd14>
   267d8:	cmp	r0, #0
   267dc:	beq	26760 <fputs@plt+0x155ec>
   267e0:	add	r6, r6, #1
   267e4:	mov	r9, #0
   267e8:	mov	r2, r9
   267ec:	mov	r1, r5
   267f0:	mov	r0, r7
   267f4:	bl	228ec <fputs@plt+0x11778>
   267f8:	ldr	r3, [r4]
   267fc:	mov	r2, r8
   26800:	mov	r1, r0
   26804:	mov	r0, r7
   26808:	bl	26458 <fputs@plt+0x152e4>
   2680c:	mov	r2, r0
   26810:	ldr	r1, [r4, #32]
   26814:	mov	r0, r7
   26818:	bl	26180 <fputs@plt+0x1500c>
   2681c:	str	r0, [r4, #32]
   26820:	ldr	r4, [r4, #48]	; 0x30
   26824:	cmp	r4, #0
   26828:	bne	267e8 <fputs@plt+0x15674>
   2682c:	b	26760 <fputs@plt+0x155ec>
   26830:	strd	r4, [sp, #-20]!	; 0xffffffec
   26834:	strd	r6, [sp, #8]
   26838:	str	lr, [sp, #16]
   2683c:	sub	sp, sp, #36	; 0x24
   26840:	mov	r7, r0
   26844:	mov	r4, r3
   26848:	ldr	r6, [r0]
   2684c:	ldr	r3, [r1, #4]
   26850:	add	r1, r2, r2, lsl #2
   26854:	mov	r2, #0
   26858:	ldr	r1, [r3, r1, lsl #2]
   2685c:	mov	r0, r6
   26860:	bl	228ec <fputs@plt+0x11778>
   26864:	subs	r5, r0, #0
   26868:	beq	2692c <fputs@plt+0x157b8>
   2686c:	ldr	r3, [sp, #56]	; 0x38
   26870:	ldrb	r3, [r3]
   26874:	ldr	r2, [sp, #60]	; 0x3c
   26878:	cmp	r3, #71	; 0x47
   2687c:	cmpne	r2, #0
   26880:	bgt	26940 <fputs@plt+0x157cc>
   26884:	ldrb	r3, [r4]
   26888:	cmp	r3, #95	; 0x5f
   2688c:	beq	26978 <fputs@plt+0x15804>
   26890:	ldr	r3, [r5, #4]
   26894:	orr	r3, r3, #4194304	; 0x400000
   26898:	str	r3, [r5, #4]
   2689c:	ldr	r3, [r4, #4]
   268a0:	orr	r3, r3, #32768	; 0x8000
   268a4:	str	r3, [r4, #4]
   268a8:	mov	r1, r4
   268ac:	mov	r0, r6
   268b0:	bl	25c4c <fputs@plt+0x14ad8>
   268b4:	mov	r3, r5
   268b8:	mov	r2, r4
   268bc:	add	r7, r5, #48	; 0x30
   268c0:	ldr	lr, [r3]
   268c4:	ldr	ip, [r3, #4]
   268c8:	ldr	r0, [r3, #8]
   268cc:	ldr	r1, [r3, #12]
   268d0:	str	lr, [r2]
   268d4:	str	ip, [r2, #4]
   268d8:	str	r0, [r2, #8]
   268dc:	str	r1, [r2, #12]
   268e0:	add	r3, r3, #16
   268e4:	add	r2, r2, #16
   268e8:	cmp	r3, r7
   268ec:	bne	268c0 <fputs@plt+0x1574c>
   268f0:	ldr	r3, [r4, #4]
   268f4:	tst	r3, #1024	; 0x400
   268f8:	bne	26920 <fputs@plt+0x157ac>
   268fc:	ldr	r1, [r4, #8]
   26900:	cmp	r1, #0
   26904:	beq	26920 <fputs@plt+0x157ac>
   26908:	mov	r0, r6
   2690c:	bl	1e9ac <fputs@plt+0xd838>
   26910:	str	r0, [r4, #8]
   26914:	ldr	r3, [r4, #4]
   26918:	orr	r3, r3, #65536	; 0x10000
   2691c:	str	r3, [r4, #4]
   26920:	mov	r1, r5
   26924:	mov	r0, r6
   26928:	bl	214f4 <fputs@plt+0x10380>
   2692c:	add	sp, sp, #36	; 0x24
   26930:	ldrd	r4, [sp]
   26934:	ldrd	r6, [sp, #8]
   26938:	add	sp, sp, #16
   2693c:	pop	{pc}		; (ldr pc, [sp], #4)
   26940:	mov	r2, #0
   26944:	mov	r3, #0
   26948:	strd	r2, [sp, #4]
   2694c:	strd	r2, [sp, #12]
   26950:	strd	r2, [sp, #20]
   26954:	movw	r3, #33812	; 0x8414
   26958:	movt	r3, #1
   2695c:	str	r3, [sp, #8]
   26960:	ldr	r3, [sp, #60]	; 0x3c
   26964:	str	r3, [sp, #28]
   26968:	mov	r1, r5
   2696c:	add	r0, sp, #4
   26970:	bl	18378 <fputs@plt+0x7204>
   26974:	b	26884 <fputs@plt+0x15710>
   26978:	ldr	r2, [r4, #8]
   2697c:	mov	r1, r5
   26980:	mov	r0, r7
   26984:	bl	1e6d0 <fputs@plt+0xd55c>
   26988:	mov	r5, r0
   2698c:	b	26890 <fputs@plt+0x1571c>
   26990:	strd	r4, [sp, #-16]!
   26994:	str	r6, [sp, #8]
   26998:	str	lr, [sp, #12]
   2699c:	mov	r5, r0
   269a0:	subs	r4, r1, #0
   269a4:	beq	269f4 <fputs@plt+0x15880>
   269a8:	ldr	r6, [r4, #28]
   269ac:	ldr	r1, [r4, #16]
   269b0:	mov	r0, r5
   269b4:	bl	25c4c <fputs@plt+0x14ad8>
   269b8:	ldr	r1, [r4, #20]
   269bc:	mov	r0, r5
   269c0:	bl	25cf8 <fputs@plt+0x14b84>
   269c4:	ldr	r1, [r4, #8]
   269c8:	mov	r0, r5
   269cc:	bl	25c30 <fputs@plt+0x14abc>
   269d0:	ldr	r1, [r4, #24]
   269d4:	mov	r0, r5
   269d8:	bl	21b1c <fputs@plt+0x109a8>
   269dc:	mov	r1, r4
   269e0:	mov	r0, r5
   269e4:	bl	214f4 <fputs@plt+0x10380>
   269e8:	mov	r4, r6
   269ec:	cmp	r6, #0
   269f0:	bne	269a8 <fputs@plt+0x15834>
   269f4:	ldrd	r4, [sp]
   269f8:	ldr	r6, [sp, #8]
   269fc:	add	sp, sp, #12
   26a00:	pop	{pc}		; (ldr pc, [sp], #4)
   26a04:	strd	r4, [sp, #-16]!
   26a08:	str	r6, [sp, #8]
   26a0c:	str	lr, [sp, #12]
   26a10:	subs	r5, r1, #0
   26a14:	beq	26a60 <fputs@plt+0x158ec>
   26a18:	mov	r4, r0
   26a1c:	ldr	r1, [r5, #28]
   26a20:	bl	26990 <fputs@plt+0x1581c>
   26a24:	ldr	r1, [r5]
   26a28:	mov	r0, r4
   26a2c:	bl	214f4 <fputs@plt+0x10380>
   26a30:	ldr	r1, [r5, #4]
   26a34:	mov	r0, r4
   26a38:	bl	214f4 <fputs@plt+0x10380>
   26a3c:	ldr	r1, [r5, #12]
   26a40:	mov	r0, r4
   26a44:	bl	25c4c <fputs@plt+0x14ad8>
   26a48:	ldr	r1, [r5, #16]
   26a4c:	mov	r0, r4
   26a50:	bl	21b1c <fputs@plt+0x109a8>
   26a54:	mov	r1, r5
   26a58:	mov	r0, r4
   26a5c:	bl	214f4 <fputs@plt+0x10380>
   26a60:	ldrd	r4, [sp]
   26a64:	ldr	r6, [sp, #8]
   26a68:	add	sp, sp, #12
   26a6c:	pop	{pc}		; (ldr pc, [sp], #4)
   26a70:	strd	r4, [sp, #-24]!	; 0xffffffe8
   26a74:	strd	r6, [sp, #8]
   26a78:	str	r8, [sp, #16]
   26a7c:	str	lr, [sp, #20]
   26a80:	subs	r7, r1, #0
   26a84:	beq	26ae4 <fputs@plt+0x15970>
   26a88:	mov	r5, r0
   26a8c:	ldr	r3, [r7]
   26a90:	cmp	r3, #0
   26a94:	ble	26ad8 <fputs@plt+0x15964>
   26a98:	mov	r4, r7
   26a9c:	mov	r6, #0
   26aa0:	ldr	r1, [r4, #12]
   26aa4:	mov	r0, r5
   26aa8:	bl	25cf8 <fputs@plt+0x14b84>
   26aac:	ldr	r1, [r4, #16]
   26ab0:	mov	r0, r5
   26ab4:	bl	25c30 <fputs@plt+0x14abc>
   26ab8:	ldr	r1, [r4, #8]
   26abc:	mov	r0, r5
   26ac0:	bl	214f4 <fputs@plt+0x10380>
   26ac4:	add	r6, r6, #1
   26ac8:	add	r4, r4, #16
   26acc:	ldr	r3, [r7]
   26ad0:	cmp	r3, r6
   26ad4:	bgt	26aa0 <fputs@plt+0x1592c>
   26ad8:	mov	r1, r7
   26adc:	mov	r0, r5
   26ae0:	bl	214f4 <fputs@plt+0x10380>
   26ae4:	ldrd	r4, [sp]
   26ae8:	ldrd	r6, [sp, #8]
   26aec:	ldr	r8, [sp, #16]
   26af0:	add	sp, sp, #20
   26af4:	pop	{pc}		; (ldr pc, [sp], #4)
   26af8:	strd	r4, [sp, #-16]!
   26afc:	str	r6, [sp, #8]
   26b00:	str	lr, [sp, #12]
   26b04:	subs	r5, r1, #0
   26b08:	beq	26b4c <fputs@plt+0x159d8>
   26b0c:	mov	r4, r0
   26b10:	ldr	r6, [r5, #28]
   26b14:	ldr	r1, [r6, #16]
   26b18:	bl	25c4c <fputs@plt+0x14ad8>
   26b1c:	ldr	r1, [r6, #20]
   26b20:	mov	r0, r4
   26b24:	bl	25cf8 <fputs@plt+0x14b84>
   26b28:	ldr	r1, [r6, #8]
   26b2c:	mov	r0, r4
   26b30:	bl	25c30 <fputs@plt+0x14abc>
   26b34:	ldr	r1, [r5, #12]
   26b38:	mov	r0, r4
   26b3c:	bl	25c4c <fputs@plt+0x14ad8>
   26b40:	mov	r1, r5
   26b44:	mov	r0, r4
   26b48:	bl	214f4 <fputs@plt+0x10380>
   26b4c:	ldrd	r4, [sp]
   26b50:	ldr	r6, [sp, #8]
   26b54:	add	sp, sp, #12
   26b58:	pop	{pc}		; (ldr pc, [sp], #4)
   26b5c:	str	r4, [sp, #-8]!
   26b60:	str	lr, [sp, #4]
   26b64:	ldr	r3, [r0, #4]
   26b68:	sub	r1, r1, #163	; 0xa3
   26b6c:	cmp	r1, #86	; 0x56
   26b70:	ldrls	pc, [pc, r1, lsl #2]
   26b74:	b	26ce0 <fputs@plt+0x15b6c>
   26b78:	ldrdeq	r6, [r2], -r4
   26b7c:	andeq	r6, r2, r0, ror #25
   26b80:	andeq	r6, r2, r0, ror #25
   26b84:	andeq	r6, r2, r0, ror #25
   26b88:	andeq	r6, r2, r0, ror #25
   26b8c:	andeq	r6, r2, r0, ror #25
   26b90:	andeq	r6, r2, r0, ror #25
   26b94:	andeq	r6, r2, r0, ror #25
   26b98:	andeq	r6, r2, r0, ror #25
   26b9c:	andeq	r6, r2, ip, ror #25
   26ba0:	andeq	r6, r2, ip, ror #25
   26ba4:	andeq	r6, r2, r0, ror #25
   26ba8:	andeq	r6, r2, r0, ror #25
   26bac:	andeq	r6, r2, r0, ror #25
   26bb0:	strdeq	r6, [r2], -ip
   26bb4:	andeq	r6, r2, r0, ror #25
   26bb8:	andeq	r6, r2, r0, ror #25
   26bbc:	andeq	r6, r2, r0, ror #25
   26bc0:	andeq	r6, r2, r0, ror #25
   26bc4:	andeq	r6, r2, r0, ror #25
   26bc8:	andeq	r6, r2, r0, ror #25
   26bcc:	andeq	r6, r2, r0, ror #25
   26bd0:	andeq	r6, r2, r0, ror #25
   26bd4:	strdeq	r6, [r2], -ip
   26bd8:	strdeq	r6, [r2], -ip
   26bdc:	andeq	r6, r2, r0, ror #25
   26be0:	andeq	r6, r2, r0, ror #25
   26be4:	andeq	r6, r2, r0, ror #25
   26be8:	andeq	r6, r2, r0, ror #25
   26bec:	andeq	r6, r2, r0, ror #25
   26bf0:	andeq	r6, r2, ip, lsl #26
   26bf4:	ldrdeq	r6, [r2], -r4
   26bf8:	ldrdeq	r6, [r2], -r4
   26bfc:	andeq	r6, r2, ip, lsl sp
   26c00:	andeq	r6, r2, r0, ror #25
   26c04:	andeq	r6, r2, r0, ror #25
   26c08:	strdeq	r6, [r2], -ip
   26c0c:	andeq	r6, r2, ip, lsl #26
   26c10:	andeq	r6, r2, ip, lsr #26
   26c14:	strdeq	r6, [r2], -ip
   26c18:	andeq	r6, r2, ip, lsr #26
   26c1c:	strdeq	r6, [r2], -ip
   26c20:	andeq	r6, r2, r0, ror #25
   26c24:	ldrdeq	r6, [r2], -r4
   26c28:	strdeq	r6, [r2], -ip
   26c2c:	strdeq	r6, [r2], -ip
   26c30:	strdeq	r6, [r2], -ip
   26c34:	andeq	r6, r2, r0, ror #25
   26c38:	andeq	r6, r2, ip, lsl #26
   26c3c:	andeq	r6, r2, ip, lsl #26
   26c40:	andeq	r6, r2, r0, ror #25
   26c44:	andeq	r6, r2, r0, ror #25
   26c48:	andeq	r6, r2, ip, lsr #26
   26c4c:	andeq	r6, r2, ip, lsr sp
   26c50:	andeq	r6, r2, ip, lsr sp
   26c54:	strdeq	r6, [r2], -ip
   26c58:	andeq	r6, r2, r0, ror #25
   26c5c:	andeq	r6, r2, ip, lsr sp
   26c60:	andeq	r6, r2, r0, ror #25
   26c64:	andeq	r6, r2, r0, ror #25
   26c68:	andeq	r6, r2, r0, ror #25
   26c6c:	andeq	r6, r2, ip, lsr #26
   26c70:	strdeq	r6, [r2], -ip
   26c74:	andeq	r6, r2, ip, lsr #26
   26c78:	andeq	r6, r2, r0, ror #25
   26c7c:	andeq	r6, r2, r0, ror #25
   26c80:	andeq	r6, r2, r0, ror #25
   26c84:	andeq	r6, r2, r0, ror #25
   26c88:	andeq	r6, r2, ip, asr #26
   26c8c:	andeq	r6, r2, r0, ror #25
   26c90:	andeq	r6, r2, ip, asr sp
   26c94:	andeq	r6, r2, r0, ror #25
   26c98:	andeq	r6, r2, ip, lsr #26
   26c9c:	andeq	r6, r2, ip, asr #26
   26ca0:	andeq	r6, r2, r0, ror #25
   26ca4:	andeq	r6, r2, r0, ror #25
   26ca8:	andeq	r6, r2, r0, ror #25
   26cac:	andeq	r6, r2, ip, lsr #26
   26cb0:	andeq	r6, r2, r0, ror #25
   26cb4:	andeq	r6, r2, r0, ror #25
   26cb8:	andeq	r6, r2, r0, ror #25
   26cbc:	andeq	r6, r2, r0, ror #25
   26cc0:	andeq	r6, r2, r0, ror #25
   26cc4:	andeq	r6, r2, r0, ror #25
   26cc8:	andeq	r6, r2, r0, ror #25
   26ccc:	andeq	r6, r2, r0, ror #25
   26cd0:	andeq	r6, r2, ip, lsl sp
   26cd4:	ldr	r1, [r2]
   26cd8:	ldr	r0, [r3]
   26cdc:	bl	25c30 <fputs@plt+0x14abc>
   26ce0:	ldr	r4, [sp]
   26ce4:	add	sp, sp, #4
   26ce8:	pop	{pc}		; (ldr pc, [sp], #4)
   26cec:	ldr	r1, [r2]
   26cf0:	ldr	r0, [r3]
   26cf4:	bl	25c4c <fputs@plt+0x14ad8>
   26cf8:	b	26ce0 <fputs@plt+0x15b6c>
   26cfc:	ldr	r1, [r2]
   26d00:	ldr	r0, [r3]
   26d04:	bl	25cf8 <fputs@plt+0x14b84>
   26d08:	b	26ce0 <fputs@plt+0x15b6c>
   26d0c:	ldr	r1, [r2]
   26d10:	ldr	r0, [r3]
   26d14:	bl	25a68 <fputs@plt+0x148f4>
   26d18:	b	26ce0 <fputs@plt+0x15b6c>
   26d1c:	ldr	r1, [r2]
   26d20:	ldr	r0, [r3]
   26d24:	bl	26a70 <fputs@plt+0x158fc>
   26d28:	b	26ce0 <fputs@plt+0x15b6c>
   26d2c:	ldr	r1, [r2]
   26d30:	ldr	r0, [r3]
   26d34:	bl	25c4c <fputs@plt+0x14ad8>
   26d38:	b	26ce0 <fputs@plt+0x15b6c>
   26d3c:	ldr	r1, [r2]
   26d40:	ldr	r0, [r3]
   26d44:	bl	21b1c <fputs@plt+0x109a8>
   26d48:	b	26ce0 <fputs@plt+0x15b6c>
   26d4c:	ldr	r1, [r2]
   26d50:	ldr	r0, [r3]
   26d54:	bl	26990 <fputs@plt+0x1581c>
   26d58:	b	26ce0 <fputs@plt+0x15b6c>
   26d5c:	ldr	r1, [r2, #4]
   26d60:	ldr	r0, [r3]
   26d64:	bl	21b1c <fputs@plt+0x109a8>
   26d68:	b	26ce0 <fputs@plt+0x15b6c>
   26d6c:	str	r4, [sp, #-8]!
   26d70:	str	lr, [sp, #4]
   26d74:	ldr	r3, [r0]
   26d78:	sub	r1, r3, #1
   26d7c:	str	r1, [r0]
   26d80:	lsl	r3, r3, #4
   26d84:	add	r1, r3, #12
   26d88:	add	r3, r0, r3
   26d8c:	add	r2, r0, r1
   26d90:	ldrb	r1, [r3, #10]
   26d94:	bl	26b5c <fputs@plt+0x159e8>
   26d98:	ldr	r4, [sp]
   26d9c:	add	sp, sp, #4
   26da0:	pop	{pc}		; (ldr pc, [sp], #4)
   26da4:	strd	r4, [sp, #-16]!
   26da8:	str	r6, [sp, #8]
   26dac:	str	lr, [sp, #12]
   26db0:	sub	sp, sp, #32
   26db4:	mov	r5, r0
   26db8:	ldrd	r2, [r0, #8]
   26dbc:	strd	r2, [sp, #16]
   26dc0:	ldrd	r2, [r0, #16]
   26dc4:	strd	r2, [sp, #24]
   26dc8:	ldrd	r2, [r0, #40]	; 0x28
   26dcc:	strd	r2, [sp]
   26dd0:	ldrd	r2, [r0, #48]	; 0x30
   26dd4:	strd	r2, [sp, #8]
   26dd8:	mov	r3, #0
   26ddc:	str	r3, [r0, #48]	; 0x30
   26de0:	str	r3, [r0, #44]	; 0x2c
   26de4:	str	r3, [r0, #40]	; 0x28
   26de8:	str	r3, [r0, #52]	; 0x34
   26dec:	add	r0, r0, #24
   26df0:	bl	239b8 <fputs@plt+0x12844>
   26df4:	ldr	r4, [sp, #8]
   26df8:	cmp	r4, #0
   26dfc:	beq	26e1c <fputs@plt+0x15ca8>
   26e00:	mov	r6, #0
   26e04:	ldr	r1, [r4, #8]
   26e08:	mov	r0, r6
   26e0c:	bl	26a04 <fputs@plt+0x15890>
   26e10:	ldr	r4, [r4]
   26e14:	cmp	r4, #0
   26e18:	bne	26e04 <fputs@plt+0x15c90>
   26e1c:	mov	r0, sp
   26e20:	bl	239b8 <fputs@plt+0x12844>
   26e24:	mov	r3, #0
   26e28:	str	r3, [r5, #16]
   26e2c:	str	r3, [r5, #12]
   26e30:	str	r3, [r5, #8]
   26e34:	str	r3, [r5, #20]
   26e38:	ldr	r4, [sp, #24]
   26e3c:	cmp	r4, r3
   26e40:	beq	26e60 <fputs@plt+0x15cec>
   26e44:	mov	r6, r3
   26e48:	ldr	r1, [r4, #8]
   26e4c:	mov	r0, r6
   26e50:	bl	258bc <fputs@plt+0x14748>
   26e54:	ldr	r4, [r4]
   26e58:	cmp	r4, #0
   26e5c:	bne	26e48 <fputs@plt+0x15cd4>
   26e60:	add	r0, sp, #16
   26e64:	bl	239b8 <fputs@plt+0x12844>
   26e68:	add	r0, r5, #56	; 0x38
   26e6c:	bl	239b8 <fputs@plt+0x12844>
   26e70:	mov	r3, #0
   26e74:	str	r3, [r5, #72]	; 0x48
   26e78:	ldrh	r3, [r5, #78]	; 0x4e
   26e7c:	tst	r3, #1
   26e80:	beq	26e98 <fputs@plt+0x15d24>
   26e84:	ldr	r2, [r5, #4]
   26e88:	add	r2, r2, #1
   26e8c:	str	r2, [r5, #4]
   26e90:	bic	r3, r3, #1
   26e94:	strh	r3, [r5, #78]	; 0x4e
   26e98:	add	sp, sp, #32
   26e9c:	ldrd	r4, [sp]
   26ea0:	ldr	r6, [sp, #8]
   26ea4:	add	sp, sp, #12
   26ea8:	pop	{pc}		; (ldr pc, [sp], #4)
   26eac:	strd	r4, [sp, #-16]!
   26eb0:	str	r6, [sp, #8]
   26eb4:	str	lr, [sp, #12]
   26eb8:	mov	r5, r0
   26ebc:	bl	170b0 <fputs@plt+0x5f3c>
   26ec0:	ldr	r3, [r5, #20]
   26ec4:	cmp	r3, #0
   26ec8:	ble	26f00 <fputs@plt+0x15d8c>
   26ecc:	mov	r4, #0
   26ed0:	b	26ee8 <fputs@plt+0x15d74>
   26ed4:	bl	26da4 <fputs@plt+0x15c30>
   26ed8:	add	r4, r4, #1
   26edc:	ldr	r3, [r5, #20]
   26ee0:	cmp	r3, r4
   26ee4:	ble	26f00 <fputs@plt+0x15d8c>
   26ee8:	ldr	r3, [r5, #16]
   26eec:	add	r3, r3, r4, lsl #4
   26ef0:	ldr	r0, [r3, #12]
   26ef4:	cmp	r0, #0
   26ef8:	bne	26ed4 <fputs@plt+0x15d60>
   26efc:	b	26ed8 <fputs@plt+0x15d64>
   26f00:	ldr	r3, [r5, #24]
   26f04:	bic	r3, r3, #2
   26f08:	str	r3, [r5, #24]
   26f0c:	mov	r0, r5
   26f10:	bl	21c8c <fputs@plt+0x10b18>
   26f14:	mov	r0, r5
   26f18:	bl	21ff0 <fputs@plt+0x10e7c>
   26f1c:	ldrd	r4, [sp]
   26f20:	ldr	r6, [sp, #8]
   26f24:	add	sp, sp, #12
   26f28:	pop	{pc}		; (ldr pc, [sp], #4)
   26f2c:	strd	r4, [sp, #-16]!
   26f30:	str	r6, [sp, #8]
   26f34:	str	lr, [sp, #12]
   26f38:	mov	r5, r0
   26f3c:	mov	r4, r1
   26f40:	ldr	r3, [r0, #16]
   26f44:	add	r3, r3, r1, lsl #4
   26f48:	ldr	r0, [r3, #12]
   26f4c:	bl	26da4 <fputs@plt+0x15c30>
   26f50:	cmp	r4, #1
   26f54:	bne	26f68 <fputs@plt+0x15df4>
   26f58:	ldrd	r4, [sp]
   26f5c:	ldr	r6, [sp, #8]
   26f60:	add	sp, sp, #12
   26f64:	pop	{pc}		; (ldr pc, [sp], #4)
   26f68:	ldr	r3, [r5, #16]
   26f6c:	ldr	r0, [r3, #28]
   26f70:	bl	26da4 <fputs@plt+0x15c30>
   26f74:	b	26f58 <fputs@plt+0x15de4>
   26f78:	strd	r4, [sp, #-32]!	; 0xffffffe0
   26f7c:	strd	r6, [sp, #8]
   26f80:	strd	r8, [sp, #16]
   26f84:	str	sl, [sp, #24]
   26f88:	str	lr, [sp, #28]
   26f8c:	mov	r7, r0
   26f90:	mov	r5, r1
   26f94:	subs	r8, r2, #0
   26f98:	beq	27064 <fputs@plt+0x15ef0>
   26f9c:	mov	r6, r3
   26fa0:	add	r9, r0, #364	; 0x16c
   26fa4:	mov	r1, r8
   26fa8:	mov	r0, r9
   26fac:	bl	15a18 <fputs@plt+0x48a4>
   26fb0:	mov	r4, r0
   26fb4:	adds	r6, r6, #0
   26fb8:	movne	r6, #1
   26fbc:	cmp	r0, #0
   26fc0:	movne	r6, #0
   26fc4:	cmp	r6, #0
   26fc8:	beq	27068 <fputs@plt+0x15ef4>
   26fcc:	mov	r0, r8
   26fd0:	bl	1c2f8 <fputs@plt+0xb184>
   26fd4:	mov	sl, r0
   26fd8:	add	r2, r0, #61	; 0x3d
   26fdc:	mov	r3, #0
   26fe0:	mov	r0, r7
   26fe4:	bl	1d294 <fputs@plt+0xc120>
   26fe8:	subs	r4, r0, #0
   26fec:	beq	2705c <fputs@plt+0x15ee8>
   26ff0:	add	r6, r4, #60	; 0x3c
   26ff4:	str	r6, [r4]
   26ff8:	mov	r3, #1
   26ffc:	strb	r3, [r4, #4]
   27000:	str	r6, [r4, #20]
   27004:	mov	r3, #2
   27008:	strb	r3, [r4, #24]
   2700c:	str	r6, [r4, #40]	; 0x28
   27010:	mov	r3, #3
   27014:	strb	r3, [r4, #44]	; 0x2c
   27018:	mov	r2, sl
   2701c:	mov	r1, r8
   27020:	mov	r0, r6
   27024:	bl	10fdc <memcpy@plt>
   27028:	mov	r3, #0
   2702c:	strb	r3, [r6, sl]
   27030:	mov	r2, r4
   27034:	ldr	r1, [r4]
   27038:	mov	r0, r9
   2703c:	bl	2569c <fputs@plt+0x14528>
   27040:	subs	r6, r0, #0
   27044:	beq	27070 <fputs@plt+0x15efc>
   27048:	mov	r0, r7
   2704c:	bl	13e20 <fputs@plt+0x2cac>
   27050:	mov	r1, r6
   27054:	mov	r0, r7
   27058:	bl	214f4 <fputs@plt+0x10380>
   2705c:	mov	r4, #0
   27060:	b	2707c <fputs@plt+0x15f08>
   27064:	ldr	r4, [r0, #8]
   27068:	cmp	r4, #0
   2706c:	beq	2707c <fputs@plt+0x15f08>
   27070:	add	r5, r5, r5, lsl #2
   27074:	add	r4, r4, r5, lsl #2
   27078:	sub	r4, r4, #20
   2707c:	mov	r0, r4
   27080:	ldrd	r4, [sp]
   27084:	ldrd	r6, [sp, #8]
   27088:	ldrd	r8, [sp, #16]
   2708c:	ldr	sl, [sp, #24]
   27090:	add	sp, sp, #28
   27094:	pop	{pc}		; (ldr pc, [sp], #4)
   27098:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2709c:	strd	r6, [sp, #8]
   270a0:	strd	r8, [sp, #16]
   270a4:	strd	sl, [sp, #24]
   270a8:	str	lr, [sp, #32]
   270ac:	sub	sp, sp, #12
   270b0:	mov	sl, r0
   270b4:	mov	r4, r1
   270b8:	str	r1, [sp]
   270bc:	mov	r7, r2
   270c0:	mov	r8, r3
   270c4:	ldrb	fp, [sp, #48]	; 0x30
   270c8:	mov	r0, r1
   270cc:	bl	1c2f8 <fputs@plt+0xb184>
   270d0:	str	r0, [sp, #4]
   270d4:	add	r9, sl, #348	; 0x15c
   270d8:	mov	r1, r4
   270dc:	mov	r0, r9
   270e0:	bl	15a18 <fputs@plt+0x48a4>
   270e4:	subs	r5, r0, #0
   270e8:	beq	272ac <fputs@plt+0x16138>
   270ec:	mov	r6, #0
   270f0:	mov	r4, r6
   270f4:	mov	r2, r8
   270f8:	mov	r1, r7
   270fc:	mov	r0, r5
   27100:	bl	19820 <fputs@plt+0x86ac>
   27104:	cmp	r0, r6
   27108:	movgt	r4, r5
   2710c:	cmp	r0, r6
   27110:	movge	r6, r0
   27114:	ldr	r5, [r5, #8]
   27118:	cmp	r5, #0
   2711c:	bne	270f4 <fputs@plt+0x15f80>
   27120:	cmp	fp, #0
   27124:	bne	27228 <fputs@plt+0x160b4>
   27128:	cmp	r4, #0
   2712c:	beq	2713c <fputs@plt+0x15fc8>
   27130:	ldr	r3, [sl, #24]
   27134:	tst	r3, #2097152	; 0x200000
   27138:	beq	271e8 <fputs@plt+0x16074>
   2713c:	movw	r1, #22488	; 0x57d8
   27140:	movt	r1, #10
   27144:	movw	r3, #32968	; 0x80c8
   27148:	movt	r3, #8
   2714c:	ldr	r2, [sp]
   27150:	ldrb	r2, [r2]
   27154:	add	r3, r3, r2
   27158:	ldrb	r3, [r3, #64]	; 0x40
   2715c:	ldr	r2, [sp, #4]
   27160:	add	r3, r3, r2
   27164:	movw	r2, #17097	; 0x42c9
   27168:	movt	r2, #45590	; 0xb216
   2716c:	smull	r0, r2, r2, r3
   27170:	add	r2, r2, r3
   27174:	asr	r0, r3, #31
   27178:	rsb	r2, r0, r2, asr #4
   2717c:	mov	r0, #23
   27180:	mls	r3, r0, r2, r3
   27184:	add	r1, r1, r3, lsl #2
   27188:	ldr	r5, [r1, #148]	; 0x94
   2718c:	cmp	r5, #0
   27190:	beq	271e8 <fputs@plt+0x16074>
   27194:	ldr	r1, [sp]
   27198:	ldr	r0, [r5, #20]
   2719c:	bl	14234 <fputs@plt+0x30c0>
   271a0:	cmp	r0, #0
   271a4:	beq	271b8 <fputs@plt+0x16044>
   271a8:	ldr	r5, [r5, #24]
   271ac:	cmp	r5, #0
   271b0:	bne	27194 <fputs@plt+0x16020>
   271b4:	b	271e8 <fputs@plt+0x16074>
   271b8:	mov	r6, r0
   271bc:	mov	r2, r8
   271c0:	mov	r1, r7
   271c4:	mov	r0, r5
   271c8:	bl	19820 <fputs@plt+0x86ac>
   271cc:	cmp	r0, r6
   271d0:	movgt	r4, r5
   271d4:	cmp	r0, r6
   271d8:	movge	r6, r0
   271dc:	ldr	r5, [r5, #8]
   271e0:	cmp	r5, #0
   271e4:	bne	271bc <fputs@plt+0x16048>
   271e8:	mov	r3, #0
   271ec:	cmp	r4, #0
   271f0:	beq	27208 <fputs@plt+0x16094>
   271f4:	ldr	r2, [r4, #12]
   271f8:	cmp	r2, #0
   271fc:	movne	r3, #1
   27200:	cmp	r3, #0
   27204:	moveq	r4, #0
   27208:	mov	r0, r4
   2720c:	add	sp, sp, #12
   27210:	ldrd	r4, [sp]
   27214:	ldrd	r6, [sp, #8]
   27218:	ldrd	r8, [sp, #16]
   2721c:	ldrd	sl, [sp, #24]
   27220:	add	sp, sp, #32
   27224:	pop	{pc}		; (ldr pc, [sp], #4)
   27228:	cmp	r6, #5
   2722c:	bgt	272a4 <fputs@plt+0x16130>
   27230:	ldr	r6, [sp, #4]
   27234:	add	r2, r6, #29
   27238:	mov	r3, #0
   2723c:	mov	r0, sl
   27240:	bl	1d294 <fputs@plt+0xc120>
   27244:	subs	r4, r0, #0
   27248:	beq	27208 <fputs@plt+0x16094>
   2724c:	add	r5, r4, #28
   27250:	str	r5, [r4, #20]
   27254:	strb	r7, [r4]
   27258:	strh	r8, [r4, #2]
   2725c:	add	r2, r6, #1
   27260:	ldr	r1, [sp]
   27264:	mov	r0, r5
   27268:	bl	10fdc <memcpy@plt>
   2726c:	mov	r2, r4
   27270:	mov	r1, r5
   27274:	mov	r0, r9
   27278:	bl	2569c <fputs@plt+0x14528>
   2727c:	cmp	r4, r0
   27280:	strne	r0, [r4, #8]
   27284:	bne	27208 <fputs@plt+0x16094>
   27288:	mov	r1, r4
   2728c:	mov	r0, sl
   27290:	bl	214f4 <fputs@plt+0x10380>
   27294:	mov	r0, sl
   27298:	bl	13e20 <fputs@plt+0x2cac>
   2729c:	mov	r4, #0
   272a0:	b	27208 <fputs@plt+0x16094>
   272a4:	mov	r3, #1
   272a8:	b	271ec <fputs@plt+0x16078>
   272ac:	cmp	fp, #0
   272b0:	movne	r4, r5
   272b4:	movne	r6, #0
   272b8:	bne	27228 <fputs@plt+0x160b4>
   272bc:	mov	r4, r5
   272c0:	b	2713c <fputs@plt+0x15fc8>
   272c4:	str	r4, [sp, #-8]!
   272c8:	str	lr, [sp, #4]
   272cc:	sub	sp, sp, #8
   272d0:	mov	r4, r2
   272d4:	mov	r3, #0
   272d8:	str	r3, [sp]
   272dc:	mov	r3, #1
   272e0:	mov	r2, #2
   272e4:	bl	27098 <fputs@plt+0x15f24>
   272e8:	cmp	r0, #0
   272ec:	beq	272fc <fputs@plt+0x16188>
   272f0:	ldrh	r2, [r0, #2]
   272f4:	orr	r2, r2, r4
   272f8:	strh	r2, [r0, #2]
   272fc:	add	sp, sp, #8
   27300:	ldr	r4, [sp]
   27304:	add	sp, sp, #4
   27308:	pop	{pc}		; (ldr pc, [sp], #4)
   2730c:	ldr	r3, [r1, #8]
   27310:	cmp	r3, #0
   27314:	bxeq	lr
   27318:	strd	r4, [sp, #-16]!
   2731c:	str	r6, [sp, #8]
   27320:	str	lr, [sp, #12]
   27324:	mov	r4, r1
   27328:	mov	r5, r0
   2732c:	ldr	r6, [r0]
   27330:	ldr	r1, [r0, #44]	; 0x2c
   27334:	mov	r0, r6
   27338:	bl	214f4 <fputs@plt+0x10380>
   2733c:	ldr	r1, [r4, #8]
   27340:	mov	r0, r6
   27344:	bl	1e9ac <fputs@plt+0xd838>
   27348:	str	r0, [r5, #44]	; 0x2c
   2734c:	ldr	r0, [r4, #8]
   27350:	bl	2143c <fputs@plt+0x102c8>
   27354:	mov	r3, #0
   27358:	str	r3, [r4, #8]
   2735c:	ldrd	r4, [sp]
   27360:	ldr	r6, [sp, #8]
   27364:	add	sp, sp, #12
   27368:	pop	{pc}		; (ldr pc, [sp], #4)
   2736c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   27370:	strd	r6, [sp, #8]
   27374:	strd	r8, [sp, #16]
   27378:	strd	sl, [sp, #24]
   2737c:	str	lr, [sp, #32]
   27380:	sub	sp, sp, #20
   27384:	mov	r5, r0
   27388:	ldrb	r3, [r0, #4]
   2738c:	cmp	r3, #0
   27390:	beq	273a4 <fputs@plt+0x16230>
   27394:	mov	r1, #4
   27398:	bl	16820 <fputs@plt+0x56ac>
   2739c:	subs	r6, r0, #0
   273a0:	bne	27490 <fputs@plt+0x1631c>
   273a4:	ldr	r7, [r5]
   273a8:	ldr	fp, [r5, #64]	; 0x40
   273ac:	ldr	sl, [r5, #220]	; 0xdc
   273b0:	ldrb	r6, [r5, #4]
   273b4:	ldrd	r8, [r5, #168]	; 0xa8
   273b8:	mov	r1, #0
   273bc:	str	r1, [r5, #216]	; 0xd8
   273c0:	ldr	r0, [r7, #4]
   273c4:	add	r0, r0, #120	; 0x78
   273c8:	bl	1d420 <fputs@plt+0xc2ac>
   273cc:	subs	r4, r0, #0
   273d0:	beq	274a0 <fputs@plt+0x1632c>
   273d4:	mov	r2, r4
   273d8:	str	r7, [r2], #120	; 0x78
   273dc:	str	r2, [r4, #8]
   273e0:	str	fp, [r4, #4]
   273e4:	mvn	r3, #0
   273e8:	strh	r3, [r4, #40]	; 0x28
   273ec:	strd	r8, [r4, #16]
   273f0:	str	sl, [r4, #108]	; 0x6c
   273f4:	mov	r3, #1
   273f8:	strb	r3, [r4, #48]	; 0x30
   273fc:	strb	r3, [r4, #49]	; 0x31
   27400:	cmp	r6, #0
   27404:	movne	r6, #2
   27408:	strb	r6, [r4, #43]	; 0x2b
   2740c:	mov	r3, #6
   27410:	movt	r3, #8
   27414:	str	r3, [sp, #12]
   27418:	add	r1, sp, #12
   2741c:	str	r1, [sp]
   27420:	mov	r1, sl
   27424:	mov	r0, r7
   27428:	bl	13a74 <fputs@plt+0x2900>
   2742c:	subs	r6, r0, #0
   27430:	bne	274a8 <fputs@plt+0x16334>
   27434:	ldr	r3, [sp, #12]
   27438:	tst	r3, #1
   2743c:	movne	r3, #1
   27440:	strbne	r3, [r4, #46]	; 0x2e
   27444:	mov	r0, fp
   27448:	bl	13a10 <fputs@plt+0x289c>
   2744c:	tst	r0, #1024	; 0x400
   27450:	movne	r3, #0
   27454:	strbne	r3, [r4, #48]	; 0x30
   27458:	tst	r0, #4096	; 0x1000
   2745c:	movne	r3, #0
   27460:	strbne	r3, [r4, #49]	; 0x31
   27464:	str	r4, [r5, #216]	; 0xd8
   27468:	mov	r0, r5
   2746c:	bl	169b8 <fputs@plt+0x5844>
   27470:	mov	r0, r6
   27474:	add	sp, sp, #20
   27478:	ldrd	r4, [sp]
   2747c:	ldrd	r6, [sp, #8]
   27480:	ldrd	r8, [sp, #16]
   27484:	ldrd	sl, [sp, #24]
   27488:	add	sp, sp, #32
   2748c:	pop	{pc}		; (ldr pc, [sp], #4)
   27490:	mov	r1, #1
   27494:	mov	r0, r5
   27498:	bl	167b4 <fputs@plt+0x5640>
   2749c:	b	27468 <fputs@plt+0x162f4>
   274a0:	mov	r6, #7
   274a4:	b	27468 <fputs@plt+0x162f4>
   274a8:	mov	r1, #0
   274ac:	mov	r0, r4
   274b0:	bl	24358 <fputs@plt+0x131e4>
   274b4:	ldr	r0, [r4, #8]
   274b8:	bl	138d4 <fputs@plt+0x2760>
   274bc:	mov	r0, r4
   274c0:	bl	2143c <fputs@plt+0x102c8>
   274c4:	b	27468 <fputs@plt+0x162f4>
   274c8:	ldrb	r3, [r0, #13]
   274cc:	cmp	r3, #0
   274d0:	bne	274e0 <fputs@plt+0x1636c>
   274d4:	ldr	r3, [r0, #216]	; 0xd8
   274d8:	cmp	r3, #0
   274dc:	beq	274f0 <fputs@plt+0x1637c>
   274e0:	mov	r3, #1
   274e4:	str	r3, [r1]
   274e8:	mov	r0, #0
   274ec:	bx	lr
   274f0:	str	r4, [sp, #-8]!
   274f4:	str	lr, [sp, #4]
   274f8:	mov	r4, r0
   274fc:	bl	16bd8 <fputs@plt+0x5a64>
   27500:	cmp	r0, #0
   27504:	moveq	r0, #14
   27508:	beq	27534 <fputs@plt+0x163c0>
   2750c:	ldr	r0, [r4, #68]	; 0x44
   27510:	bl	138d4 <fputs@plt+0x2760>
   27514:	mov	r0, r4
   27518:	bl	2736c <fputs@plt+0x161f8>
   2751c:	cmp	r0, #0
   27520:	bne	27534 <fputs@plt+0x163c0>
   27524:	mov	r3, #5
   27528:	strb	r3, [r4, #5]
   2752c:	mov	r3, #0
   27530:	strb	r3, [r4, #17]
   27534:	ldr	r4, [sp]
   27538:	add	sp, sp, #4
   2753c:	pop	{pc}		; (ldr pc, [sp], #4)
   27540:	strd	r4, [sp, #-24]!	; 0xffffffe8
   27544:	str	r6, [sp, #8]
   27548:	strd	r8, [sp, #12]
   2754c:	str	lr, [sp, #20]
   27550:	sub	sp, sp, #24
   27554:	mov	r5, r0
   27558:	mov	r8, r2
   2755c:	mov	r9, r3
   27560:	mov	r0, #202	; 0xca
   27564:	bl	140dc <fputs@plt+0x2f68>
   27568:	cmp	r0, #0
   2756c:	movwne	r0, #3338	; 0xd0a
   27570:	bne	27620 <fputs@plt+0x164ac>
   27574:	ldr	r6, [r5]
   27578:	ldr	r0, [r6, #4]
   2757c:	asr	r1, r0, #31
   27580:	bl	1d420 <fputs@plt+0xc2ac>
   27584:	subs	r4, r0, #0
   27588:	beq	27614 <fputs@plt+0x164a0>
   2758c:	add	r3, sp, #20
   27590:	str	r3, [sp]
   27594:	movw	r3, #4126	; 0x101e
   27598:	mov	r2, r4
   2759c:	mov	r1, #0
   275a0:	mov	r0, r6
   275a4:	bl	13a74 <fputs@plt+0x2900>
   275a8:	subs	r6, r0, #0
   275ac:	bne	27608 <fputs@plt+0x16494>
   275b0:	ldr	r3, [sp, #48]	; 0x30
   275b4:	str	r4, [r3]
   275b8:	mov	r3, #0
   275bc:	str	r3, [sp, #20]
   275c0:	mov	r2, #0
   275c4:	movt	r2, #32767	; 0x7fff
   275c8:	mov	r3, #0
   275cc:	strd	r2, [sp, #8]
   275d0:	add	r2, sp, #8
   275d4:	mov	r1, #18
   275d8:	mov	r0, r4
   275dc:	bl	139f0 <fputs@plt+0x287c>
   275e0:	cmp	r8, #1
   275e4:	sbcs	r3, r9, #0
   275e8:	blt	2761c <fputs@plt+0x164a8>
   275ec:	mov	r2, r8
   275f0:	mov	r3, r9
   275f4:	ldr	r1, [sp, #48]	; 0x30
   275f8:	ldr	r1, [r1]
   275fc:	mov	r0, r5
   27600:	bl	21010 <fputs@plt+0xfe9c>
   27604:	b	2761c <fputs@plt+0x164a8>
   27608:	mov	r0, r4
   2760c:	bl	2143c <fputs@plt+0x102c8>
   27610:	b	27618 <fputs@plt+0x164a4>
   27614:	mov	r6, #7
   27618:	str	r6, [sp, #20]
   2761c:	ldr	r0, [sp, #20]
   27620:	add	sp, sp, #24
   27624:	ldrd	r4, [sp]
   27628:	ldr	r6, [sp, #8]
   2762c:	ldrd	r8, [sp, #12]
   27630:	add	sp, sp, #20
   27634:	pop	{pc}		; (ldr pc, [sp], #4)
   27638:	strd	r4, [sp, #-28]!	; 0xffffffe4
   2763c:	strd	r6, [sp, #8]
   27640:	strd	r8, [sp, #16]
   27644:	str	lr, [sp, #24]
   27648:	sub	sp, sp, #12
   2764c:	mov	r5, r0
   27650:	mov	r8, r1
   27654:	ldr	r3, [r0, #12]
   27658:	cmp	r3, #0
   2765c:	beq	276bc <fputs@plt+0x16548>
   27660:	ldr	r3, [r8]
   27664:	str	r3, [sp, #4]
   27668:	ldr	r3, [r5, #8]
   2766c:	ldrb	r1, [r3, #60]	; 0x3c
   27670:	cmp	r1, #1
   27674:	beq	27708 <fputs@plt+0x16594>
   27678:	movw	r3, #32808	; 0x8028
   2767c:	movt	r3, #3
   27680:	movw	r2, #33380	; 0x8264
   27684:	movt	r2, #3
   27688:	cmp	r1, #2
   2768c:	moveq	r3, r2
   27690:	str	r3, [r5, #32]
   27694:	mov	r0, #256	; 0x100
   27698:	mov	r1, #0
   2769c:	bl	1d420 <fputs@plt+0xc2ac>
   276a0:	subs	r7, r0, #0
   276a4:	beq	277ec <fputs@plt+0x16678>
   276a8:	ldr	r3, [sp, #4]
   276ac:	cmp	r3, #0
   276b0:	beq	27790 <fputs@plt+0x1661c>
   276b4:	mov	r6, #0
   276b8:	b	27764 <fputs@plt+0x165f0>
   276bc:	ldr	r0, [r0, #8]
   276c0:	mov	r3, sp
   276c4:	mov	r2, #0
   276c8:	mov	r1, r2
   276cc:	ldr	r0, [r0, #28]
   276d0:	bl	17b34 <fputs@plt+0x69c0>
   276d4:	str	r0, [r5, #12]
   276d8:	ldr	r3, [sp]
   276dc:	cmp	r3, #0
   276e0:	moveq	r0, #7
   276e4:	beq	277d4 <fputs@plt+0x16660>
   276e8:	ldr	r3, [r5, #8]
   276ec:	ldr	r3, [r3, #28]
   276f0:	ldrh	r3, [r3, #6]
   276f4:	strh	r3, [r0, #8]
   276f8:	ldr	r3, [r5, #12]
   276fc:	mov	r2, #0
   27700:	strb	r2, [r3, #11]
   27704:	b	27660 <fputs@plt+0x164ec>
   27708:	movw	r3, #33732	; 0x83c4
   2770c:	movt	r3, #3
   27710:	b	27690 <fputs@plt+0x1651c>
   27714:	ldr	r9, [r3, #4]
   27718:	str	r6, [r3, #4]
   2771c:	ldr	r2, [r7]
   27720:	cmp	r2, #0
   27724:	beq	27788 <fputs@plt+0x16614>
   27728:	mov	r4, r7
   2772c:	add	r3, sp, #4
   27730:	ldr	r1, [sp, #4]
   27734:	mov	r0, r5
   27738:	bl	18028 <fputs@plt+0x6eb4>
   2773c:	str	r6, [r4]
   27740:	ldr	r2, [r4, #4]!
   27744:	cmp	r2, #0
   27748:	bne	2772c <fputs@plt+0x165b8>
   2774c:	ldr	r3, [sp, #4]
   27750:	str	r3, [r4]
   27754:	str	r9, [sp, #4]
   27758:	mov	r3, r9
   2775c:	cmp	r9, #0
   27760:	beq	27790 <fputs@plt+0x1661c>
   27764:	ldr	r9, [r8, #4]
   27768:	cmp	r9, #0
   2776c:	beq	27714 <fputs@plt+0x165a0>
   27770:	cmp	r9, r3
   27774:	moveq	r9, r6
   27778:	beq	27718 <fputs@plt+0x165a4>
   2777c:	ldr	r2, [r3, #4]
   27780:	add	r9, r9, r2
   27784:	b	27718 <fputs@plt+0x165a4>
   27788:	mov	r4, r7
   2778c:	b	2774c <fputs@plt+0x165d8>
   27790:	mov	r3, #0
   27794:	str	r3, [sp, #4]
   27798:	sub	r4, r7, #4
   2779c:	add	r6, r7, #252	; 0xfc
   277a0:	add	r3, sp, #4
   277a4:	ldr	r2, [r4, #4]!
   277a8:	ldr	r1, [sp, #4]
   277ac:	mov	r0, r5
   277b0:	bl	18028 <fputs@plt+0x6eb4>
   277b4:	cmp	r6, r4
   277b8:	bne	277a0 <fputs@plt+0x1662c>
   277bc:	ldr	r3, [sp, #4]
   277c0:	str	r3, [r8]
   277c4:	mov	r0, r7
   277c8:	bl	2143c <fputs@plt+0x102c8>
   277cc:	ldr	r3, [r5, #12]
   277d0:	ldrb	r0, [r3, #11]
   277d4:	add	sp, sp, #12
   277d8:	ldrd	r4, [sp]
   277dc:	ldrd	r6, [sp, #8]
   277e0:	ldrd	r8, [sp, #16]
   277e4:	add	sp, sp, #24
   277e8:	pop	{pc}		; (ldr pc, [sp], #4)
   277ec:	mov	r0, #7
   277f0:	b	277d4 <fputs@plt+0x16660>
   277f4:	strd	r4, [sp, #-16]!
   277f8:	str	r6, [sp, #8]
   277fc:	str	lr, [sp, #12]
   27800:	mov	r6, r0
   27804:	ldr	r3, [r0, #44]	; 0x2c
   27808:	lsl	r4, r3, #1
   2780c:	cmp	r4, #256	; 0x100
   27810:	movcc	r4, #256	; 0x100
   27814:	cmp	r3, #0
   27818:	bne	27860 <fputs@plt+0x166ec>
   2781c:	lsl	r0, r4, #2
   27820:	mov	r1, #0
   27824:	bl	1d420 <fputs@plt+0xc2ac>
   27828:	mov	r5, r0
   2782c:	ldr	r3, [r6, #44]	; 0x2c
   27830:	cmp	r3, #0
   27834:	bne	27868 <fputs@plt+0x166f4>
   27838:	cmp	r0, #0
   2783c:	beq	27850 <fputs@plt+0x166dc>
   27840:	ldr	r0, [r6, #48]	; 0x30
   27844:	bl	2143c <fputs@plt+0x102c8>
   27848:	str	r5, [r6, #48]	; 0x30
   2784c:	str	r4, [r6, #44]	; 0x2c
   27850:	ldrd	r4, [sp]
   27854:	ldr	r6, [sp, #8]
   27858:	add	sp, sp, #12
   2785c:	pop	{pc}		; (ldr pc, [sp], #4)
   27860:	bl	13bd8 <fputs@plt+0x2a64>
   27864:	b	2781c <fputs@plt+0x166a8>
   27868:	bl	13c04 <fputs@plt+0x2a90>
   2786c:	cmp	r5, #0
   27870:	beq	27850 <fputs@plt+0x166dc>
   27874:	ldr	r3, [r6, #44]	; 0x2c
   27878:	cmp	r3, #0
   2787c:	beq	27840 <fputs@plt+0x166cc>
   27880:	mov	ip, #0
   27884:	b	27898 <fputs@plt+0x16724>
   27888:	add	ip, ip, #1
   2788c:	ldr	r3, [r6, #44]	; 0x2c
   27890:	cmp	r3, ip
   27894:	bls	27840 <fputs@plt+0x166cc>
   27898:	ldr	r3, [r6, #48]	; 0x30
   2789c:	ldr	r3, [r3, ip, lsl #2]
   278a0:	cmp	r3, #0
   278a4:	beq	27888 <fputs@plt+0x16714>
   278a8:	ldr	r1, [r3, #16]
   278ac:	ldr	r0, [r3, #8]
   278b0:	udiv	r2, r0, r4
   278b4:	mls	r2, r4, r2, r0
   278b8:	ldr	r0, [r5, r2, lsl #2]
   278bc:	str	r0, [r3, #16]
   278c0:	str	r3, [r5, r2, lsl #2]
   278c4:	mov	r3, r1
   278c8:	cmp	r1, #0
   278cc:	bne	278a8 <fputs@plt+0x16734>
   278d0:	b	27888 <fputs@plt+0x16714>
   278d4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   278d8:	strd	r6, [sp, #8]
   278dc:	str	r8, [sp, #16]
   278e0:	str	lr, [sp, #20]
   278e4:	mov	r5, r0
   278e8:	mov	r8, r1
   278ec:	mov	r6, r2
   278f0:	movw	r3, #22488	; 0x57d8
   278f4:	movt	r3, #10
   278f8:	ldr	r3, [r3, #296]	; 0x128
   278fc:	mov	r0, #52	; 0x34
   27900:	mul	r0, r0, r3
   27904:	add	r0, r0, #60	; 0x3c
   27908:	asr	r1, r0, #31
   2790c:	bl	1d420 <fputs@plt+0xc2ac>
   27910:	subs	r4, r0, #0
   27914:	beq	279b8 <fputs@plt+0x16844>
   27918:	movw	r3, #22488	; 0x57d8
   2791c:	movt	r3, #10
   27920:	ldr	r3, [r3, #296]	; 0x128
   27924:	cmp	r3, #0
   27928:	addne	r7, r4, #60	; 0x3c
   2792c:	movne	r3, #10
   27930:	strne	r3, [r4, #72]	; 0x48
   27934:	ldreq	r7, [pc, #164]	; 279e0 <fputs@plt+0x1686c>
   27938:	ldrb	r3, [r7, #34]	; 0x22
   2793c:	cmp	r3, #0
   27940:	bne	27958 <fputs@plt+0x167e4>
   27944:	mov	r3, #1
   27948:	strb	r3, [r7, #34]	; 0x22
   2794c:	add	r3, r7, #20
   27950:	str	r3, [r7, #44]	; 0x2c
   27954:	str	r3, [r7, #48]	; 0x30
   27958:	str	r7, [r4]
   2795c:	str	r5, [r4, #4]
   27960:	str	r8, [r4, #8]
   27964:	add	r5, r5, r8
   27968:	add	r5, r5, #32
   2796c:	str	r5, [r4, #12]
   27970:	adds	r3, r6, #0
   27974:	movne	r3, #1
   27978:	str	r3, [r4, #16]
   2797c:	mov	r0, r4
   27980:	bl	277f4 <fputs@plt+0x16680>
   27984:	cmp	r6, #0
   27988:	beq	279ac <fputs@plt+0x16838>
   2798c:	mov	r3, #10
   27990:	str	r3, [r4, #20]
   27994:	ldr	r2, [r7, #8]
   27998:	add	r3, r2, r3
   2799c:	str	r3, [r7, #8]
   279a0:	ldr	r3, [r7, #4]
   279a4:	sub	r3, r3, r2
   279a8:	str	r3, [r7, #12]
   279ac:	ldr	r3, [r4, #44]	; 0x2c
   279b0:	cmp	r3, #0
   279b4:	beq	279d0 <fputs@plt+0x1685c>
   279b8:	mov	r0, r4
   279bc:	ldrd	r4, [sp]
   279c0:	ldrd	r6, [sp, #8]
   279c4:	ldr	r8, [sp, #16]
   279c8:	add	sp, sp, #20
   279cc:	pop	{pc}		; (ldr pc, [sp], #4)
   279d0:	mov	r0, r4
   279d4:	bl	242dc <fputs@plt+0x13168>
   279d8:	mov	r4, #0
   279dc:	b	279b8 <fputs@plt+0x16844>
   279e0:	andeq	r5, sl, r8, asr #17
   279e4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   279e8:	strd	r6, [sp, #8]
   279ec:	strd	r8, [sp, #16]
   279f0:	strd	sl, [sp, #24]
   279f4:	str	lr, [sp, #32]
   279f8:	sub	sp, sp, #52	; 0x34
   279fc:	mov	r6, r0
   27a00:	mov	r7, r1
   27a04:	ldr	r3, [r0, #8]
   27a08:	ldr	r4, [r3, #24]
   27a0c:	mov	r2, #0
   27a10:	mov	r3, #0
   27a14:	strd	r2, [sp, #8]
   27a18:	strd	r2, [sp, #16]
   27a1c:	strd	r2, [sp, #24]
   27a20:	strd	r2, [sp, #32]
   27a24:	strd	r2, [sp, #40]	; 0x28
   27a28:	ldr	r3, [r0, #40]	; 0x28
   27a2c:	cmp	r3, #0
   27a30:	beq	27b40 <fputs@plt+0x169cc>
   27a34:	ldr	r3, [r7, #8]
   27a38:	ldrd	r0, [r6, #48]	; 0x30
   27a3c:	adds	r8, r0, r3
   27a40:	adc	r9, r1, r3, asr #31
   27a44:	adds	r2, r8, #9
   27a48:	adc	r3, r9, #0
   27a4c:	ldr	r1, [r6, #40]	; 0x28
   27a50:	mov	r0, r4
   27a54:	bl	21010 <fputs@plt+0xfe9c>
   27a58:	mov	r1, r7
   27a5c:	mov	r0, r6
   27a60:	bl	27638 <fputs@plt+0x164c4>
   27a64:	cmp	r0, #0
   27a68:	bne	27b24 <fputs@plt+0x169b0>
   27a6c:	ldr	r9, [r6, #40]	; 0x28
   27a70:	ldr	r3, [r6, #8]
   27a74:	ldr	r8, [r3, #12]
   27a78:	ldrd	sl, [r6, #48]	; 0x30
   27a7c:	mov	r2, #0
   27a80:	mov	r3, #0
   27a84:	strd	r2, [sp, #8]
   27a88:	strd	r2, [sp, #16]
   27a8c:	strd	r2, [sp, #24]
   27a90:	strd	r2, [sp, #32]
   27a94:	strd	r2, [sp, #40]	; 0x28
   27a98:	mov	r0, r8
   27a9c:	asr	r1, r8, #31
   27aa0:	bl	13c74 <fputs@plt+0x2b00>
   27aa4:	str	r0, [sp, #12]
   27aa8:	cmp	r0, #0
   27aac:	moveq	r3, #7
   27ab0:	streq	r3, [sp, #8]
   27ab4:	beq	27ae8 <fputs@plt+0x16974>
   27ab8:	mov	r2, r8
   27abc:	asr	r3, r8, #31
   27ac0:	mov	r0, sl
   27ac4:	mov	r1, fp
   27ac8:	bl	85024 <fputs@plt+0x73eb0>
   27acc:	str	r2, [sp, #20]
   27ad0:	str	r2, [sp, #24]
   27ad4:	subs	r4, sl, r2
   27ad8:	sbc	r5, fp, r2, asr #31
   27adc:	strd	r4, [sp, #32]
   27ae0:	str	r8, [sp, #16]
   27ae4:	str	r9, [sp, #40]	; 0x28
   27ae8:	ldr	r3, [r6, #28]
   27aec:	add	r3, r3, #1
   27af0:	str	r3, [r6, #28]
   27af4:	ldr	r2, [r7, #8]
   27af8:	asr	r3, r2, #31
   27afc:	add	r0, sp, #8
   27b00:	bl	1e20c <fputs@plt+0xd098>
   27b04:	ldr	r4, [r7]
   27b08:	cmp	r4, #0
   27b0c:	bne	27b70 <fputs@plt+0x169fc>
   27b10:	mov	r3, #0
   27b14:	str	r3, [r7]
   27b18:	add	r1, r6, #48	; 0x30
   27b1c:	add	r0, sp, #8
   27b20:	bl	25088 <fputs@plt+0x13f14>
   27b24:	add	sp, sp, #52	; 0x34
   27b28:	ldrd	r4, [sp]
   27b2c:	ldrd	r6, [sp, #8]
   27b30:	ldrd	r8, [sp, #16]
   27b34:	ldrd	sl, [sp, #24]
   27b38:	add	sp, sp, #32
   27b3c:	pop	{pc}		; (ldr pc, [sp], #4)
   27b40:	add	r3, r0, #40	; 0x28
   27b44:	str	r3, [sp]
   27b48:	mov	r2, #0
   27b4c:	mov	r3, #0
   27b50:	mov	r0, r4
   27b54:	bl	27540 <fputs@plt+0x163cc>
   27b58:	cmp	r0, #0
   27b5c:	bne	27b24 <fputs@plt+0x169b0>
   27b60:	b	27a34 <fputs@plt+0x168c0>
   27b64:	mov	r4, r5
   27b68:	cmp	r5, #0
   27b6c:	beq	27b10 <fputs@plt+0x1699c>
   27b70:	ldr	r5, [r4, #4]
   27b74:	ldr	r2, [r4]
   27b78:	asr	r3, r2, #31
   27b7c:	add	r0, sp, #8
   27b80:	bl	1e20c <fputs@plt+0xd098>
   27b84:	mov	r1, r4
   27b88:	ldr	r2, [r1], #8
   27b8c:	add	r0, sp, #8
   27b90:	bl	1e108 <fputs@plt+0xcf94>
   27b94:	ldr	r3, [r7, #4]
   27b98:	cmp	r3, #0
   27b9c:	bne	27b64 <fputs@plt+0x169f0>
   27ba0:	mov	r0, r4
   27ba4:	bl	2143c <fputs@plt+0x102c8>
   27ba8:	b	27b64 <fputs@plt+0x169f0>
   27bac:	strd	r4, [sp, #-32]!	; 0xffffffe0
   27bb0:	strd	r6, [sp, #8]
   27bb4:	strd	r8, [sp, #16]
   27bb8:	str	sl, [sp, #24]
   27bbc:	str	lr, [sp, #28]
   27bc0:	ldr	r7, [r0, #264]	; 0x108
   27bc4:	cmp	r7, #0
   27bc8:	movne	r7, #5
   27bcc:	bne	27c70 <fputs@plt+0x16afc>
   27bd0:	mov	r8, r3
   27bd4:	mov	r5, r2
   27bd8:	mov	r6, r1
   27bdc:	mov	r4, r0
   27be0:	ldrb	r3, [r0, #262]	; 0x106
   27be4:	cmp	r3, #0
   27be8:	bne	27c8c <fputs@plt+0x16b18>
   27bec:	bic	r5, r5, #7
   27bf0:	cmp	r5, #4
   27bf4:	ble	27cc8 <fputs@plt+0x16b54>
   27bf8:	bic	r9, r8, r8, asr #31
   27bfc:	cmp	r5, #0
   27c00:	cmpne	r8, #0
   27c04:	ble	27cf4 <fputs@plt+0x16b80>
   27c08:	cmp	r6, #0
   27c0c:	movne	r8, r6
   27c10:	beq	27c98 <fputs@plt+0x16b24>
   27c14:	str	r8, [r4, #288]	; 0x120
   27c18:	mov	r3, #0
   27c1c:	str	r3, [r4, #284]	; 0x11c
   27c20:	add	r3, r4, #260	; 0x104
   27c24:	strh	r5, [r3]
   27c28:	subs	r2, r9, #1
   27c2c:	movpl	r3, r8
   27c30:	movpl	r0, r5
   27c34:	bmi	27c58 <fputs@plt+0x16ae4>
   27c38:	ldr	r1, [r4, #284]	; 0x11c
   27c3c:	str	r1, [r3]
   27c40:	str	r3, [r4, #284]	; 0x11c
   27c44:	add	r3, r3, r5
   27c48:	sub	r2, r2, #1
   27c4c:	cmn	r2, #1
   27c50:	bne	27c38 <fputs@plt+0x16ac4>
   27c54:	mla	r8, r0, r9, r8
   27c58:	str	r8, [r4, #292]	; 0x124
   27c5c:	mov	r3, #0
   27c60:	str	r3, [r4, #256]	; 0x100
   27c64:	clz	r6, r6
   27c68:	lsr	r6, r6, #5
   27c6c:	strb	r6, [r4, #262]	; 0x106
   27c70:	mov	r0, r7
   27c74:	ldrd	r4, [sp]
   27c78:	ldrd	r6, [sp, #8]
   27c7c:	ldrd	r8, [sp, #16]
   27c80:	ldr	sl, [sp, #24]
   27c84:	add	sp, sp, #28
   27c88:	pop	{pc}		; (ldr pc, [sp], #4)
   27c8c:	ldr	r0, [r0, #288]	; 0x120
   27c90:	bl	2143c <fputs@plt+0x102c8>
   27c94:	b	27bec <fputs@plt+0x16a78>
   27c98:	bl	13bd8 <fputs@plt+0x2a64>
   27c9c:	mul	r0, r9, r5
   27ca0:	asr	r1, r0, #31
   27ca4:	bl	13c74 <fputs@plt+0x2b00>
   27ca8:	mov	r8, r0
   27cac:	bl	13c04 <fputs@plt+0x2a90>
   27cb0:	cmp	r8, #0
   27cb4:	beq	27ccc <fputs@plt+0x16b58>
   27cb8:	mov	r0, r8
   27cbc:	bl	13c50 <fputs@plt+0x2adc>
   27cc0:	sdiv	r9, r0, r5
   27cc4:	b	27c14 <fputs@plt+0x16aa0>
   27cc8:	mov	r5, r7
   27ccc:	mov	r3, #0
   27cd0:	str	r3, [r4, #284]	; 0x11c
   27cd4:	add	r2, r4, #260	; 0x104
   27cd8:	strh	r5, [r2]
   27cdc:	str	r4, [r4, #288]	; 0x120
   27ce0:	str	r4, [r4, #292]	; 0x124
   27ce4:	mov	r2, #1
   27ce8:	str	r2, [r4, #256]	; 0x100
   27cec:	strb	r3, [r4, #262]	; 0x106
   27cf0:	b	27c70 <fputs@plt+0x16afc>
   27cf4:	mov	r5, r7
   27cf8:	b	27ccc <fputs@plt+0x16b58>
   27cfc:	str	r4, [sp, #-8]!
   27d00:	str	lr, [sp, #4]
   27d04:	subs	r4, r0, #0
   27d08:	beq	27d5c <fputs@plt+0x16be8>
   27d0c:	movw	r3, #4408	; 0x1138
   27d10:	movt	r3, #10
   27d14:	ldr	r3, [r3, #192]	; 0xc0
   27d18:	cmp	r3, r4
   27d1c:	bhi	27d34 <fputs@plt+0x16bc0>
   27d20:	movw	r3, #22488	; 0x57d8
   27d24:	movt	r3, #10
   27d28:	ldr	r3, [r3, #112]	; 0x70
   27d2c:	cmp	r3, r4
   27d30:	bhi	27d68 <fputs@plt+0x16bf4>
   27d34:	movw	r3, #4408	; 0x1138
   27d38:	movt	r3, #10
   27d3c:	ldr	r3, [r3]
   27d40:	cmp	r3, #0
   27d44:	bne	27d98 <fputs@plt+0x16c24>
   27d48:	movw	r3, #4408	; 0x1138
   27d4c:	movt	r3, #10
   27d50:	ldr	r3, [r3, #44]	; 0x2c
   27d54:	mov	r0, r4
   27d58:	blx	r3
   27d5c:	ldr	r4, [sp]
   27d60:	add	sp, sp, #4
   27d64:	pop	{pc}		; (ldr pc, [sp], #4)
   27d68:	movw	r3, #22488	; 0x57d8
   27d6c:	movt	r3, #10
   27d70:	ldr	r2, [r3, #116]	; 0x74
   27d74:	str	r2, [r4]
   27d78:	str	r4, [r3, #116]	; 0x74
   27d7c:	ldr	r2, [r3, #120]	; 0x78
   27d80:	add	r2, r2, #1
   27d84:	str	r2, [r3, #120]	; 0x78
   27d88:	ldr	r2, [r3, #12]
   27d8c:	sub	r2, r2, #1
   27d90:	str	r2, [r3, #12]
   27d94:	b	27d5c <fputs@plt+0x16be8>
   27d98:	mov	r0, r4
   27d9c:	bl	13c50 <fputs@plt+0x2adc>
   27da0:	movw	r3, #22488	; 0x57d8
   27da4:	movt	r3, #10
   27da8:	ldr	r1, [r3, #16]
   27dac:	sub	r1, r1, r0
   27db0:	str	r1, [r3, #16]
   27db4:	ldr	r2, [r3]
   27db8:	sub	r2, r2, r0
   27dbc:	str	r2, [r3]
   27dc0:	ldr	r2, [r3, #36]	; 0x24
   27dc4:	sub	r2, r2, #1
   27dc8:	str	r2, [r3, #36]	; 0x24
   27dcc:	movw	r3, #4408	; 0x1138
   27dd0:	movt	r3, #10
   27dd4:	ldr	r3, [r3, #44]	; 0x2c
   27dd8:	mov	r0, r4
   27ddc:	blx	r3
   27de0:	b	27d5c <fputs@plt+0x16be8>
   27de4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   27de8:	strd	r6, [sp, #8]
   27dec:	str	r8, [sp, #16]
   27df0:	str	lr, [sp, #20]
   27df4:	mov	r4, r2
   27df8:	mov	r5, r3
   27dfc:	subs	r6, r0, #0
   27e00:	beq	27ea0 <fputs@plt+0x16d2c>
   27e04:	orrs	r3, r4, r5
   27e08:	beq	27eb4 <fputs@plt+0x16d40>
   27e0c:	movw	r2, #65279	; 0xfeff
   27e10:	movt	r2, #32767	; 0x7fff
   27e14:	mov	r3, #0
   27e18:	cmp	r5, r3
   27e1c:	cmpeq	r4, r2
   27e20:	movhi	r4, #0
   27e24:	bhi	27e88 <fputs@plt+0x16d14>
   27e28:	mov	r0, r6
   27e2c:	bl	13c50 <fputs@plt+0x2adc>
   27e30:	mov	r8, r0
   27e34:	movw	r3, #4408	; 0x1138
   27e38:	movt	r3, #10
   27e3c:	ldr	r3, [r3, #56]	; 0x38
   27e40:	mov	r0, r4
   27e44:	blx	r3
   27e48:	mov	r7, r0
   27e4c:	cmp	r8, r0
   27e50:	moveq	r4, r6
   27e54:	beq	27e88 <fputs@plt+0x16d14>
   27e58:	movw	r3, #4408	; 0x1138
   27e5c:	movt	r3, #10
   27e60:	ldr	r3, [r3]
   27e64:	cmp	r3, #0
   27e68:	bne	27ec4 <fputs@plt+0x16d50>
   27e6c:	movw	r3, #4408	; 0x1138
   27e70:	movt	r3, #10
   27e74:	ldr	r3, [r3, #48]	; 0x30
   27e78:	mov	r1, r0
   27e7c:	mov	r0, r6
   27e80:	blx	r3
   27e84:	mov	r4, r0
   27e88:	mov	r0, r4
   27e8c:	ldrd	r4, [sp]
   27e90:	ldrd	r6, [sp, #8]
   27e94:	ldr	r8, [sp, #16]
   27e98:	add	sp, sp, #20
   27e9c:	pop	{pc}		; (ldr pc, [sp], #4)
   27ea0:	mov	r0, r2
   27ea4:	mov	r1, r3
   27ea8:	bl	13c74 <fputs@plt+0x2b00>
   27eac:	mov	r4, r0
   27eb0:	b	27e88 <fputs@plt+0x16d14>
   27eb4:	mov	r0, r6
   27eb8:	bl	2143c <fputs@plt+0x102c8>
   27ebc:	mov	r4, #0
   27ec0:	b	27e88 <fputs@plt+0x16d14>
   27ec4:	movw	r3, #22488	; 0x57d8
   27ec8:	movt	r3, #10
   27ecc:	ldr	r3, [r3, #60]	; 0x3c
   27ed0:	cmp	r4, r3
   27ed4:	bls	27ee4 <fputs@plt+0x16d70>
   27ed8:	movw	r3, #22488	; 0x57d8
   27edc:	movt	r3, #10
   27ee0:	str	r4, [r3, #60]	; 0x3c
   27ee4:	movw	r3, #4408	; 0x1138
   27ee8:	movt	r3, #10
   27eec:	ldr	r3, [r3, #48]	; 0x30
   27ef0:	mov	r1, r7
   27ef4:	mov	r0, r6
   27ef8:	blx	r3
   27efc:	subs	r4, r0, #0
   27f00:	beq	27f1c <fputs@plt+0x16da8>
   27f04:	mov	r0, r4
   27f08:	bl	13c50 <fputs@plt+0x2adc>
   27f0c:	sub	r1, r0, r8
   27f10:	mov	r0, #0
   27f14:	bl	13438 <fputs@plt+0x22c4>
   27f18:	b	27e88 <fputs@plt+0x16d14>
   27f1c:	movw	r3, #22488	; 0x57d8
   27f20:	movt	r3, #10
   27f24:	ldrd	r2, [r3, #104]	; 0x68
   27f28:	cmp	r2, #1
   27f2c:	sbcs	r3, r3, #0
   27f30:	blt	27e88 <fputs@plt+0x16d14>
   27f34:	movw	r3, #4408	; 0x1138
   27f38:	movt	r3, #10
   27f3c:	ldr	r3, [r3, #48]	; 0x30
   27f40:	mov	r1, r7
   27f44:	mov	r0, r6
   27f48:	blx	r3
   27f4c:	subs	r4, r0, #0
   27f50:	beq	27e88 <fputs@plt+0x16d14>
   27f54:	b	27f04 <fputs@plt+0x16d90>
   27f58:	strd	r4, [sp, #-24]!	; 0xffffffe8
   27f5c:	strd	r6, [sp, #8]
   27f60:	str	r8, [sp, #16]
   27f64:	str	lr, [sp, #20]
   27f68:	mov	r4, r0
   27f6c:	mov	r8, r1
   27f70:	ldr	r7, [r0, #104]	; 0x68
   27f74:	add	r2, r1, r1, lsl #1
   27f78:	lsl	r2, r2, #4
   27f7c:	mov	r3, #0
   27f80:	ldr	r0, [r0, #100]	; 0x64
   27f84:	bl	27de4 <fputs@plt+0x16c70>
   27f88:	subs	r5, r0, #0
   27f8c:	moveq	r0, #7
   27f90:	beq	28070 <fputs@plt+0x16efc>
   27f94:	add	r6, r7, r7, lsl #1
   27f98:	add	r6, r5, r6, lsl #4
   27f9c:	sub	r2, r8, r7
   27fa0:	add	r2, r2, r2, lsl #1
   27fa4:	lsl	r2, r2, #4
   27fa8:	mov	r1, #0
   27fac:	mov	r0, r6
   27fb0:	bl	10f40 <memset@plt>
   27fb4:	str	r5, [r4, #100]	; 0x64
   27fb8:	cmp	r7, r8
   27fbc:	blt	28010 <fputs@plt+0x16e9c>
   27fc0:	mov	r0, #0
   27fc4:	b	28070 <fputs@plt+0x16efc>
   27fc8:	ldr	r2, [r4, #156]	; 0x9c
   27fcc:	mov	r3, #0
   27fd0:	strd	r2, [r5]
   27fd4:	ldr	r3, [r4, #56]	; 0x38
   27fd8:	str	r3, [r5, #24]
   27fdc:	ldr	r0, [r4, #28]
   27fe0:	bl	1d460 <fputs@plt+0xc2ec>
   27fe4:	str	r0, [r5, #16]
   27fe8:	cmp	r0, #0
   27fec:	beq	2806c <fputs@plt+0x16ef8>
   27ff0:	ldr	r3, [r4, #216]	; 0xd8
   27ff4:	cmp	r3, #0
   27ff8:	bne	28040 <fputs@plt+0x16ecc>
   27ffc:	add	r7, r7, #1
   28000:	str	r7, [r4, #104]	; 0x68
   28004:	add	r6, r6, #48	; 0x30
   28008:	cmp	r7, r8
   2800c:	beq	28064 <fputs@plt+0x16ef0>
   28010:	ldr	r3, [r4, #28]
   28014:	mov	r5, r6
   28018:	str	r3, [r6, #20]
   2801c:	ldr	r3, [r4, #68]	; 0x44
   28020:	ldr	r3, [r3]
   28024:	cmp	r3, #0
   28028:	beq	27fc8 <fputs@plt+0x16e54>
   2802c:	ldrd	r2, [r4, #80]	; 0x50
   28030:	cmp	r2, #1
   28034:	sbcs	r1, r3, #0
   28038:	bge	27fd0 <fputs@plt+0x16e5c>
   2803c:	b	27fc8 <fputs@plt+0x16e54>
   28040:	ldr	r2, [r3, #68]	; 0x44
   28044:	str	r2, [r5, #28]
   28048:	ldr	r2, [r3, #76]	; 0x4c
   2804c:	str	r2, [r5, #32]
   28050:	ldr	r2, [r3, #80]	; 0x50
   28054:	str	r2, [r5, #36]	; 0x24
   28058:	ldr	r3, [r3, #112]	; 0x70
   2805c:	str	r3, [r5, #40]	; 0x28
   28060:	b	27ffc <fputs@plt+0x16e88>
   28064:	mov	r0, #0
   28068:	b	28070 <fputs@plt+0x16efc>
   2806c:	mov	r0, #7
   28070:	ldrd	r4, [sp]
   28074:	ldrd	r6, [sp, #8]
   28078:	ldr	r8, [sp, #16]
   2807c:	add	sp, sp, #20
   28080:	pop	{pc}		; (ldr pc, [sp], #4)
   28084:	strd	r4, [sp, #-36]!	; 0xffffffdc
   28088:	strd	r6, [sp, #8]
   2808c:	strd	r8, [sp, #16]
   28090:	strd	sl, [sp, #24]
   28094:	str	lr, [sp, #32]
   28098:	sub	sp, sp, #36	; 0x24
   2809c:	ldr	r3, [r0, #44]	; 0x2c
   280a0:	cmp	r3, #0
   280a4:	beq	280e8 <fputs@plt+0x16f74>
   280a8:	ldr	ip, [r0]
   280ac:	add	r3, r3, ip
   280b0:	str	r3, [r2]
   280b4:	ldrd	r2, [r0]
   280b8:	adds	r4, r2, r1
   280bc:	adc	r5, r3, r1, asr #31
   280c0:	strd	r4, [r0]
   280c4:	mov	r8, #0
   280c8:	mov	r0, r8
   280cc:	add	sp, sp, #36	; 0x24
   280d0:	ldrd	r4, [sp]
   280d4:	ldrd	r6, [sp, #8]
   280d8:	ldrd	r8, [sp, #16]
   280dc:	ldrd	sl, [sp, #24]
   280e0:	add	sp, sp, #32
   280e4:	pop	{pc}		; (ldr pc, [sp], #4)
   280e8:	str	r2, [sp, #12]
   280ec:	mov	r5, r1
   280f0:	mov	r4, r0
   280f4:	ldr	r6, [r0]
   280f8:	ldr	sl, [r0, #4]
   280fc:	ldr	fp, [r0, #40]	; 0x28
   28100:	asr	r9, fp, #31
   28104:	mov	r2, fp
   28108:	mov	r3, r9
   2810c:	mov	r0, r6
   28110:	mov	r1, sl
   28114:	bl	85024 <fputs@plt+0x73eb0>
   28118:	mov	r7, r2
   2811c:	cmp	r2, #0
   28120:	bne	2816c <fputs@plt+0x16ff8>
   28124:	ldr	r3, [r4, #8]
   28128:	ldr	r2, [r4, #12]
   2812c:	subs	r1, r3, r6
   28130:	str	r1, [sp, #16]
   28134:	sbc	r2, r2, sl
   28138:	str	r2, [sp, #20]
   2813c:	ldrd	r0, [sp, #16]
   28140:	cmp	fp, r0
   28144:	sbcs	r2, r9, r1
   28148:	subge	fp, r3, r6
   2814c:	str	r6, [sp]
   28150:	str	sl, [sp, #4]
   28154:	mov	r2, fp
   28158:	ldr	r1, [r4, #36]	; 0x24
   2815c:	ldr	r0, [r4, #24]
   28160:	bl	13910 <fputs@plt+0x279c>
   28164:	subs	r8, r0, #0
   28168:	bne	280c8 <fputs@plt+0x16f54>
   2816c:	ldr	r6, [r4, #40]	; 0x28
   28170:	sub	r6, r6, r7
   28174:	cmp	r5, r6
   28178:	bgt	281a4 <fputs@plt+0x17030>
   2817c:	ldr	r3, [r4, #36]	; 0x24
   28180:	add	r7, r3, r7
   28184:	ldr	r3, [sp, #12]
   28188:	str	r7, [r3]
   2818c:	ldrd	r2, [r4]
   28190:	adds	r0, r2, r5
   28194:	adc	r1, r3, r5, asr #31
   28198:	strd	r0, [r4]
   2819c:	mov	r8, #0
   281a0:	b	280c8 <fputs@plt+0x16f54>
   281a4:	ldr	r8, [r4, #16]
   281a8:	cmp	r8, r5
   281ac:	bge	281f0 <fputs@plt+0x1707c>
   281b0:	lsl	r8, r8, #1
   281b4:	cmp	r8, #128	; 0x80
   281b8:	movlt	r8, #128	; 0x80
   281bc:	cmp	r5, r8
   281c0:	ble	281d0 <fputs@plt+0x1705c>
   281c4:	lsl	r8, r8, #1
   281c8:	cmp	r5, r8
   281cc:	bgt	281c4 <fputs@plt+0x17050>
   281d0:	mov	r2, r8
   281d4:	asr	r3, r8, #31
   281d8:	ldr	r0, [r4, #28]
   281dc:	bl	27de4 <fputs@plt+0x16c70>
   281e0:	cmp	r0, #0
   281e4:	beq	28270 <fputs@plt+0x170fc>
   281e8:	str	r8, [r4, #16]
   281ec:	str	r0, [r4, #28]
   281f0:	ldr	r1, [r4, #36]	; 0x24
   281f4:	mov	r2, r6
   281f8:	add	r1, r1, r7
   281fc:	ldr	r0, [r4, #28]
   28200:	bl	10fdc <memcpy@plt>
   28204:	ldrd	r2, [r4]
   28208:	adds	r0, r2, r6
   2820c:	adc	r1, r3, r6, asr #31
   28210:	strd	r0, [r4]
   28214:	sub	r6, r5, r6
   28218:	ldr	r7, [r4, #40]	; 0x28
   2821c:	cmp	r6, r7
   28220:	movlt	r7, r6
   28224:	add	r2, sp, #28
   28228:	mov	r1, r7
   2822c:	mov	r0, r4
   28230:	bl	28084 <fputs@plt+0x16f10>
   28234:	subs	r8, r0, #0
   28238:	bne	280c8 <fputs@plt+0x16f54>
   2823c:	sub	r3, r5, r6
   28240:	ldr	r0, [r4, #28]
   28244:	mov	r2, r7
   28248:	ldr	r1, [sp, #28]
   2824c:	add	r0, r0, r3
   28250:	bl	10fdc <memcpy@plt>
   28254:	sub	r6, r6, r7
   28258:	cmp	r6, #0
   2825c:	bgt	28218 <fputs@plt+0x170a4>
   28260:	ldr	r3, [r4, #28]
   28264:	ldr	r2, [sp, #12]
   28268:	str	r3, [r2]
   2826c:	b	280c8 <fputs@plt+0x16f54>
   28270:	mov	r8, #7
   28274:	b	280c8 <fputs@plt+0x16f54>
   28278:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2827c:	strd	r6, [sp, #8]
   28280:	str	r8, [sp, #16]
   28284:	str	lr, [sp, #20]
   28288:	sub	sp, sp, #24
   2828c:	mov	r5, r0
   28290:	mov	r8, r1
   28294:	ldr	r3, [r0, #44]	; 0x2c
   28298:	cmp	r3, #0
   2829c:	beq	282ec <fputs@plt+0x17178>
   282a0:	ldr	r0, [r0]
   282a4:	add	r0, r3, r0
   282a8:	bl	150e0 <fputs@plt+0x3f6c>
   282ac:	uxtb	r0, r0
   282b0:	mov	r1, #0
   282b4:	ldr	r3, [r5]
   282b8:	ldr	r2, [r5, #4]
   282bc:	adds	r3, r3, r0
   282c0:	adc	r2, r2, r1
   282c4:	str	r3, [r5]
   282c8:	str	r2, [r5, #4]
   282cc:	mov	r6, #0
   282d0:	mov	r0, r6
   282d4:	add	sp, sp, #24
   282d8:	ldrd	r4, [sp]
   282dc:	ldrd	r6, [sp, #8]
   282e0:	ldr	r8, [sp, #16]
   282e4:	add	sp, sp, #20
   282e8:	pop	{pc}		; (ldr pc, [sp], #4)
   282ec:	ldr	r6, [r0, #40]	; 0x28
   282f0:	mov	r2, r6
   282f4:	asr	r3, r6, #31
   282f8:	ldrd	r0, [r0]
   282fc:	bl	85024 <fputs@plt+0x73eb0>
   28300:	mov	r4, r2
   28304:	cmp	r2, #0
   28308:	beq	2831c <fputs@plt+0x171a8>
   2830c:	sub	r6, r6, r2
   28310:	cmp	r6, #8
   28314:	movle	r4, #0
   28318:	bgt	28324 <fputs@plt+0x171b0>
   2831c:	mov	r7, #1
   28320:	b	28360 <fputs@plt+0x171ec>
   28324:	ldr	r0, [r5, #36]	; 0x24
   28328:	mov	r1, r8
   2832c:	add	r0, r0, r2
   28330:	bl	150e0 <fputs@plt+0x3f6c>
   28334:	uxtb	r0, r0
   28338:	mov	r1, #0
   2833c:	ldr	r3, [r5]
   28340:	ldr	r2, [r5, #4]
   28344:	adds	r3, r3, r0
   28348:	adc	r2, r2, r1
   2834c:	str	r3, [r5]
   28350:	str	r2, [r5, #4]
   28354:	mov	r6, #0
   28358:	b	282d0 <fputs@plt+0x1715c>
   2835c:	mov	r4, r2
   28360:	add	r2, sp, #4
   28364:	mov	r1, r7
   28368:	mov	r0, r5
   2836c:	bl	28084 <fputs@plt+0x16f10>
   28370:	subs	r6, r0, #0
   28374:	bne	282d0 <fputs@plt+0x1715c>
   28378:	add	r2, r4, #1
   2837c:	ldr	r3, [sp, #4]
   28380:	ldrb	r3, [r3]
   28384:	and	r4, r4, #15
   28388:	add	r1, sp, #24
   2838c:	add	r4, r1, r4
   28390:	strb	r3, [r4, #-16]
   28394:	tst	r3, #128	; 0x80
   28398:	bne	2835c <fputs@plt+0x171e8>
   2839c:	mov	r1, r8
   283a0:	add	r0, sp, #8
   283a4:	bl	150e0 <fputs@plt+0x3f6c>
   283a8:	b	282d0 <fputs@plt+0x1715c>
   283ac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   283b0:	strd	r6, [sp, #8]
   283b4:	strd	r8, [sp, #16]
   283b8:	strd	sl, [sp, #24]
   283bc:	str	lr, [sp, #32]
   283c0:	sub	sp, sp, #84	; 0x54
   283c4:	mov	r9, r0
   283c8:	mov	r2, #0
   283cc:	mov	r3, #0
   283d0:	strd	r2, [sp, #72]	; 0x48
   283d4:	ldrd	r0, [r0]
   283d8:	ldrd	r2, [r9, #8]
   283dc:	cmp	r0, r2
   283e0:	sbcs	r3, r1, r3
   283e4:	blt	28628 <fputs@plt+0x174b4>
   283e8:	ldr	r4, [r9, #48]	; 0x30
   283ec:	cmp	r4, #0
   283f0:	beq	28658 <fputs@plt+0x174e4>
   283f4:	ldrd	r2, [r4, #8]
   283f8:	strd	r2, [sp, #16]
   283fc:	ldr	r8, [r4, #4]
   28400:	ldr	r6, [r4, #48]	; 0x30
   28404:	ldr	r3, [r4]
   28408:	ldr	r3, [r3, #8]
   2840c:	ldr	r5, [r3, #12]
   28410:	mov	r2, #0
   28414:	mov	r3, #0
   28418:	strd	r2, [sp, #32]
   2841c:	strd	r2, [sp, #40]	; 0x28
   28420:	strd	r2, [sp, #48]	; 0x30
   28424:	strd	r2, [sp, #56]	; 0x38
   28428:	strd	r2, [sp, #64]	; 0x40
   2842c:	mov	r0, r5
   28430:	asr	r1, r5, #31
   28434:	bl	13c74 <fputs@plt+0x2b00>
   28438:	str	r0, [sp, #36]	; 0x24
   2843c:	cmp	r0, #0
   28440:	moveq	r3, #7
   28444:	streq	r3, [sp, #32]
   28448:	beq	28480 <fputs@plt+0x1730c>
   2844c:	mov	r2, r5
   28450:	asr	r3, r5, #31
   28454:	ldrd	sl, [sp, #16]
   28458:	mov	r0, sl
   2845c:	mov	r1, fp
   28460:	bl	85024 <fputs@plt+0x73eb0>
   28464:	str	r2, [sp, #44]	; 0x2c
   28468:	str	r2, [sp, #48]	; 0x30
   2846c:	subs	r0, sl, r2
   28470:	sbc	r1, fp, r2, asr #31
   28474:	strd	r0, [sp, #56]	; 0x38
   28478:	str	r5, [sp, #40]	; 0x28
   2847c:	str	r6, [sp, #64]	; 0x40
   28480:	ldr	r3, [r8, #8]
   28484:	ldr	r5, [r3, #4]
   28488:	rsb	r5, r5, r5, lsl #3
   2848c:	ldr	r3, [r8, #12]
   28490:	add	r5, r3, r5, lsl #3
   28494:	ldr	sl, [r5, #20]
   28498:	ldr	r3, [sp, #48]	; 0x30
   2849c:	ldrd	r6, [sp, #56]	; 0x38
   284a0:	adds	r0, r6, r3
   284a4:	adc	r1, r7, r3, asr #31
   284a8:	ldr	r3, [r5, #24]
   284ac:	cmp	r3, #0
   284b0:	beq	285a0 <fputs@plt+0x1742c>
   284b4:	mov	r6, r0
   284b8:	mov	r7, r1
   284bc:	b	2854c <fputs@plt+0x173d8>
   284c0:	mov	ip, #1
   284c4:	ldrd	r6, [sp, #8]
   284c8:	adds	r6, r6, ip
   284cc:	adc	r7, r7, ip, asr #31
   284d0:	ldr	ip, [r4, #16]
   284d4:	ldrd	r0, [sp, #16]
   284d8:	adds	r0, r0, ip
   284dc:	adc	r1, r1, ip, asr #31
   284e0:	cmp	r0, r6
   284e4:	sbcs	r1, r1, r7
   284e8:	blt	285a0 <fputs@plt+0x1742c>
   284ec:	add	r0, sp, #32
   284f0:	bl	1e20c <fputs@plt+0xd098>
   284f4:	mov	r2, sl
   284f8:	ldr	r1, [r5, #32]
   284fc:	add	r0, sp, #32
   28500:	bl	1e108 <fputs@plt+0xcf94>
   28504:	add	r1, sp, #28
   28508:	ldr	r0, [r4, #4]
   2850c:	bl	28814 <fputs@plt+0x176a0>
   28510:	cmp	r0, #0
   28514:	bne	28660 <fputs@plt+0x174ec>
   28518:	ldr	r3, [r8, #8]
   2851c:	ldr	r5, [r3, #4]
   28520:	rsb	r5, r5, r5, lsl #3
   28524:	ldr	r3, [r8, #12]
   28528:	add	r5, r3, r5, lsl #3
   2852c:	ldr	sl, [r5, #20]
   28530:	ldr	r3, [sp, #48]	; 0x30
   28534:	ldrd	r0, [sp, #56]	; 0x38
   28538:	adds	r6, r0, r3
   2853c:	adc	r7, r1, r3, asr #31
   28540:	ldr	r3, [r5, #24]
   28544:	cmp	r3, #0
   28548:	beq	285a0 <fputs@plt+0x1742c>
   2854c:	mov	r2, sl
   28550:	asr	r3, sl, #31
   28554:	adds	r1, sl, r6
   28558:	str	r1, [sp, #8]
   2855c:	adc	r1, r3, r7
   28560:	str	r1, [sp, #12]
   28564:	lsr	r0, sl, #7
   28568:	orr	r0, r0, r3, lsl #25
   2856c:	lsr	r1, r3, #7
   28570:	orrs	ip, r0, r1
   28574:	beq	284c0 <fputs@plt+0x1734c>
   28578:	mov	ip, #1
   2857c:	add	ip, ip, #1
   28580:	lsr	lr, r0, #7
   28584:	orr	lr, lr, r1, lsl #25
   28588:	lsr	r6, r1, #7
   2858c:	mov	r0, lr
   28590:	mov	r1, r6
   28594:	orrs	lr, r0, r1
   28598:	bne	2857c <fputs@plt+0x17408>
   2859c:	b	284c4 <fputs@plt+0x17350>
   285a0:	add	r1, r4, #56	; 0x38
   285a4:	add	r0, sp, #32
   285a8:	bl	25088 <fputs@plt+0x13f14>
   285ac:	mov	r5, r0
   285b0:	ldrd	r2, [r4, #48]	; 0x30
   285b4:	strd	r2, [r4, #32]
   285b8:	ldrd	r2, [r4, #56]	; 0x38
   285bc:	strd	r2, [r4, #40]	; 0x28
   285c0:	ldrd	r6, [r4, #8]
   285c4:	cmp	r3, r7
   285c8:	cmpeq	r2, r6
   285cc:	beq	286a4 <fputs@plt+0x17530>
   285d0:	cmp	r5, #0
   285d4:	bne	285e4 <fputs@plt+0x17470>
   285d8:	ldr	r3, [r4, #20]
   285dc:	cmp	r3, #0
   285e0:	beq	2860c <fputs@plt+0x17498>
   285e4:	mov	r0, r9
   285e8:	bl	24db0 <fputs@plt+0x13c3c>
   285ec:	mov	r0, r5
   285f0:	add	sp, sp, #84	; 0x54
   285f4:	ldrd	r4, [sp]
   285f8:	ldrd	r6, [sp, #8]
   285fc:	ldrd	r8, [sp, #16]
   28600:	ldrd	sl, [sp, #24]
   28604:	add	sp, sp, #32
   28608:	pop	{pc}		; (ldr pc, [sp], #4)
   2860c:	mov	r2, r4
   28610:	ldr	r0, [r2], #32
   28614:	strd	r6, [sp]
   28618:	mov	r1, r9
   2861c:	bl	17e94 <fputs@plt+0x6d20>
   28620:	subs	r5, r0, #0
   28624:	bne	285ec <fputs@plt+0x17478>
   28628:	add	r1, sp, #72	; 0x48
   2862c:	mov	r0, r9
   28630:	bl	28278 <fputs@plt+0x17104>
   28634:	subs	r5, r0, #0
   28638:	bne	285ec <fputs@plt+0x17478>
   2863c:	ldr	r1, [sp, #72]	; 0x48
   28640:	str	r1, [r9, #20]
   28644:	add	r2, r9, #32
   28648:	mov	r0, r9
   2864c:	bl	28084 <fputs@plt+0x16f10>
   28650:	mov	r5, r0
   28654:	b	285ec <fputs@plt+0x17478>
   28658:	mov	r5, #0
   2865c:	b	285e4 <fputs@plt+0x17470>
   28660:	mov	r5, r0
   28664:	add	r6, r4, #48	; 0x30
   28668:	add	r1, r4, #56	; 0x38
   2866c:	add	r0, sp, #32
   28670:	bl	25088 <fputs@plt+0x13f14>
   28674:	ldrd	r2, [r4, #48]	; 0x30
   28678:	strd	r2, [r4, #32]
   2867c:	ldr	r2, [r6, #8]
   28680:	ldr	r3, [r6, #12]
   28684:	str	r2, [r4, #40]	; 0x28
   28688:	str	r3, [r4, #44]	; 0x2c
   2868c:	mov	r6, r2
   28690:	mov	r7, r3
   28694:	ldrd	r2, [r4, #8]
   28698:	cmp	r3, r7
   2869c:	cmpeq	r2, r6
   286a0:	bne	285e4 <fputs@plt+0x17470>
   286a4:	mov	r3, #1
   286a8:	str	r3, [r4, #20]
   286ac:	b	285d0 <fputs@plt+0x1745c>
   286b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   286b4:	strd	r6, [sp, #8]
   286b8:	strd	r8, [sp, #16]
   286bc:	strd	sl, [sp, #24]
   286c0:	str	lr, [sp, #32]
   286c4:	sub	sp, sp, #36	; 0x24
   286c8:	mov	r6, r0
   286cc:	str	r0, [sp, #8]
   286d0:	mov	sl, r1
   286d4:	str	r2, [sp, #16]
   286d8:	mov	r4, r3
   286dc:	str	r3, [sp, #20]
   286e0:	ldrd	r8, [r2]
   286e4:	mov	r0, r1
   286e8:	bl	1d48c <fputs@plt+0xc318>
   286ec:	mov	fp, r0
   286f0:	str	r0, [r4]
   286f4:	cmp	r0, #0
   286f8:	beq	2880c <fputs@plt+0x17698>
   286fc:	cmp	sl, #0
   28700:	ble	28804 <fputs@plt+0x17690>
   28704:	mov	r5, #0
   28708:	mov	r7, r5
   2870c:	add	r3, r6, #40	; 0x28
   28710:	str	r3, [sp, #12]
   28714:	b	2878c <fputs@plt+0x17618>
   28718:	mov	r2, #0
   2871c:	mov	r3, #0
   28720:	strd	r2, [sp, #24]
   28724:	add	r1, sp, #24
   28728:	mov	r0, r4
   2872c:	bl	28278 <fputs@plt+0x17104>
   28730:	ldr	r3, [r6, r5]
   28734:	ldr	r2, [r4, #4]
   28738:	ldr	r1, [sp, #24]
   2873c:	adds	r3, r3, r1
   28740:	ldr	r1, [sp, #28]
   28744:	adc	r2, r2, r1
   28748:	str	r3, [r4, #8]
   2874c:	str	r2, [r4, #12]
   28750:	subs	r3, r0, #0
   28754:	bne	287b0 <fputs@plt+0x1763c>
   28758:	mov	r0, r4
   2875c:	bl	283ac <fputs@plt+0x17238>
   28760:	ldrd	r8, [r4, #8]
   28764:	add	r7, r7, #1
   28768:	add	r5, r5, #56	; 0x38
   2876c:	mov	r3, r0
   28770:	cmp	sl, r7
   28774:	movle	r2, #0
   28778:	movgt	r2, #1
   2877c:	cmp	r0, #0
   28780:	movne	r2, #0
   28784:	cmp	r2, #0
   28788:	beq	287d0 <fputs@plt+0x1765c>
   2878c:	ldr	r6, [fp, #12]
   28790:	add	r4, r6, r5
   28794:	strd	r8, [sp]
   28798:	ldr	r2, [sp, #12]
   2879c:	mov	r1, r4
   287a0:	ldr	r0, [sp, #8]
   287a4:	bl	17e94 <fputs@plt+0x6d20>
   287a8:	subs	r3, r0, #0
   287ac:	beq	28718 <fputs@plt+0x175a4>
   287b0:	mov	sl, r3
   287b4:	ldrd	r8, [r4, #8]
   287b8:	mov	r0, fp
   287bc:	bl	24e2c <fputs@plt+0x13cb8>
   287c0:	mov	r3, #0
   287c4:	ldr	r2, [sp, #20]
   287c8:	str	r3, [r2]
   287cc:	b	287dc <fputs@plt+0x17668>
   287d0:	mov	sl, r3
   287d4:	cmp	r3, #0
   287d8:	bne	287b8 <fputs@plt+0x17644>
   287dc:	ldr	r3, [sp, #16]
   287e0:	strd	r8, [r3]
   287e4:	mov	r0, sl
   287e8:	add	sp, sp, #36	; 0x24
   287ec:	ldrd	r4, [sp]
   287f0:	ldrd	r6, [sp, #8]
   287f4:	ldrd	r8, [sp, #16]
   287f8:	ldrd	sl, [sp, #24]
   287fc:	add	sp, sp, #32
   28800:	pop	{pc}		; (ldr pc, [sp], #4)
   28804:	mov	sl, #0
   28808:	b	287dc <fputs@plt+0x17668>
   2880c:	mov	sl, #7
   28810:	b	287b8 <fputs@plt+0x17644>
   28814:	strd	r4, [sp, #-36]!	; 0xffffffdc
   28818:	strd	r6, [sp, #8]
   2881c:	strd	r8, [sp, #16]
   28820:	strd	sl, [sp, #24]
   28824:	str	lr, [sp, #32]
   28828:	sub	sp, sp, #20
   2882c:	mov	r5, r0
   28830:	mov	fp, r1
   28834:	ldr	r3, [r0, #8]
   28838:	ldr	r4, [r3, #4]
   2883c:	ldr	r8, [r0, #4]
   28840:	rsb	r0, r4, r4, lsl #3
   28844:	ldr	r3, [r5, #12]
   28848:	add	r0, r3, r0, lsl #3
   2884c:	bl	283ac <fputs@plt+0x17238>
   28850:	cmp	r0, #0
   28854:	bne	289c4 <fputs@plt+0x17850>
   28858:	mov	r3, #0
   2885c:	str	r3, [sp, #12]
   28860:	ldr	r6, [r5, #12]
   28864:	movw	r7, #65534	; 0xfffe
   28868:	and	r7, r4, r7
   2886c:	rsb	r7, r7, r7, lsl #3
   28870:	add	r7, r6, r7, lsl #3
   28874:	orr	r3, r4, #1
   28878:	rsb	r3, r3, r3, lsl #3
   2887c:	add	r6, r6, r3, lsl #3
   28880:	ldr	r3, [r5]
   28884:	add	r3, r4, r3
   28888:	add	r4, r3, r3, lsr #31
   2888c:	asr	r4, r4, #1
   28890:	cmp	r3, #1
   28894:	ble	28998 <fputs@plt+0x17824>
   28898:	movw	r9, #28087	; 0x6db7
   2889c:	movt	r9, #46811	; 0xb6db
   288a0:	mov	sl, #0
   288a4:	b	2890c <fputs@plt+0x17798>
   288a8:	cmp	r7, r6
   288ac:	movcs	r3, #0
   288b0:	movcc	r3, #1
   288b4:	cmp	r0, #0
   288b8:	movne	r3, #0
   288bc:	cmp	r3, #0
   288c0:	beq	28958 <fputs@plt+0x177e4>
   288c4:	ldr	r2, [r5, #8]
   288c8:	ldr	r3, [r5, #12]
   288cc:	sub	r3, r7, r3
   288d0:	asr	r3, r3, #3
   288d4:	mul	r3, r9, r3
   288d8:	str	r3, [r2, r4, lsl #2]
   288dc:	eor	r3, r4, #1
   288e0:	ldr	r2, [r5, #8]
   288e4:	ldr	r6, [r2, r3, lsl #2]
   288e8:	rsb	r6, r6, r6, lsl #3
   288ec:	ldr	r3, [r5, #12]
   288f0:	add	r6, r3, r6, lsl #3
   288f4:	str	sl, [sp, #12]
   288f8:	add	r3, r4, r4, lsr #31
   288fc:	asr	r3, r3, #1
   28900:	cmp	r4, #1
   28904:	ble	28998 <fputs@plt+0x17824>
   28908:	mov	r4, r3
   2890c:	ldr	r3, [r7, #24]
   28910:	cmp	r3, #0
   28914:	beq	28964 <fputs@plt+0x177f0>
   28918:	ldr	r3, [r6, #24]
   2891c:	cmp	r3, #0
   28920:	beq	288c4 <fputs@plt+0x17750>
   28924:	ldr	r3, [r7, #20]
   28928:	ldr	r2, [r7, #32]
   2892c:	ldr	r1, [r6, #20]
   28930:	str	r1, [sp, #4]
   28934:	ldr	r1, [r6, #32]
   28938:	str	r1, [sp]
   2893c:	add	r1, sp, #12
   28940:	mov	r0, r8
   28944:	ldr	ip, [r8, #32]
   28948:	blx	ip
   2894c:	cmp	r0, #0
   28950:	bge	288a8 <fputs@plt+0x17734>
   28954:	b	288c4 <fputs@plt+0x17750>
   28958:	ldr	r3, [r7, #24]
   2895c:	cmp	r3, #0
   28960:	strne	sl, [sp, #12]
   28964:	ldr	r2, [r5, #8]
   28968:	ldr	r3, [r5, #12]
   2896c:	sub	r3, r6, r3
   28970:	asr	r3, r3, #3
   28974:	mul	r3, r9, r3
   28978:	str	r3, [r2, r4, lsl #2]
   2897c:	eor	r3, r4, #1
   28980:	ldr	r2, [r5, #8]
   28984:	ldr	r7, [r2, r3, lsl #2]
   28988:	rsb	r7, r7, r7, lsl #3
   2898c:	ldr	r3, [r5, #12]
   28990:	add	r7, r3, r7, lsl #3
   28994:	b	288f8 <fputs@plt+0x17784>
   28998:	ldr	r3, [r5, #8]
   2899c:	ldr	r3, [r3, #4]
   289a0:	ldr	r2, [r5, #12]
   289a4:	rsb	r3, r3, r3, lsl #3
   289a8:	add	r3, r2, r3, lsl #3
   289ac:	ldr	r3, [r3, #24]
   289b0:	clz	r3, r3
   289b4:	lsr	r3, r3, #5
   289b8:	str	r3, [fp]
   289bc:	ldr	r3, [r8, #12]
   289c0:	ldrb	r0, [r3, #11]
   289c4:	add	sp, sp, #20
   289c8:	ldrd	r4, [sp]
   289cc:	ldrd	r6, [sp, #8]
   289d0:	ldrd	r8, [sp, #16]
   289d4:	ldrd	sl, [sp, #24]
   289d8:	add	sp, sp, #32
   289dc:	pop	{pc}		; (ldr pc, [sp], #4)
   289e0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   289e4:	strd	r6, [sp, #8]
   289e8:	strd	r8, [sp, #16]
   289ec:	strd	sl, [sp, #24]
   289f0:	str	lr, [sp, #32]
   289f4:	sub	sp, sp, #28
   289f8:	str	r0, [sp, #12]
   289fc:	mov	r7, r1
   28a00:	ldr	fp, [r1]
   28a04:	str	r0, [r1, #4]
   28a08:	cmp	fp, #0
   28a0c:	ble	28ae8 <fputs@plt+0x17974>
   28a10:	mov	r8, #0
   28a14:	mov	r9, r8
   28a18:	b	28a58 <fputs@plt+0x178e4>
   28a1c:	ldr	r3, [r6, #56]	; 0x38
   28a20:	str	r3, [r5, #48]	; 0x30
   28a24:	ldrd	r0, [r6, #64]	; 0x40
   28a28:	strd	r0, [r5, #8]
   28a2c:	adds	r2, r0, sl
   28a30:	adc	r3, r1, sl, asr #31
   28a34:	strd	r2, [r6, #64]	; 0x40
   28a38:	mov	r0, r4
   28a3c:	bl	283ac <fputs@plt+0x17238>
   28a40:	cmp	r0, #0
   28a44:	bne	28acc <fputs@plt+0x17958>
   28a48:	add	r9, r9, #1
   28a4c:	add	r8, r8, #56	; 0x38
   28a50:	cmp	fp, r9
   28a54:	beq	28ae8 <fputs@plt+0x17974>
   28a58:	ldr	r4, [r7, #12]
   28a5c:	add	r4, r4, r8
   28a60:	ldr	r5, [r4, #48]	; 0x30
   28a64:	cmp	r5, #0
   28a68:	beq	28a48 <fputs@plt+0x178d4>
   28a6c:	ldr	r6, [r5]
   28a70:	ldr	r3, [r6, #8]
   28a74:	ldr	r3, [r3, #24]
   28a78:	str	r3, [sp, #8]
   28a7c:	mov	r2, #0
   28a80:	ldr	r1, [r5, #4]
   28a84:	mov	r0, r6
   28a88:	bl	289e0 <fputs@plt+0x1786c>
   28a8c:	cmp	r0, #0
   28a90:	bne	28acc <fputs@plt+0x17958>
   28a94:	ldr	sl, [r5, #16]
   28a98:	ldr	r3, [r6, #56]	; 0x38
   28a9c:	cmp	r3, #0
   28aa0:	bne	28a1c <fputs@plt+0x178a8>
   28aa4:	ldrd	r2, [r6, #64]	; 0x40
   28aa8:	add	r1, r6, #56	; 0x38
   28aac:	str	r1, [sp]
   28ab0:	ldr	r0, [sp, #8]
   28ab4:	bl	27540 <fputs@plt+0x163cc>
   28ab8:	mov	r2, #0
   28abc:	mov	r3, #0
   28ac0:	strd	r2, [r6, #64]	; 0x40
   28ac4:	cmp	r0, #0
   28ac8:	beq	28a1c <fputs@plt+0x178a8>
   28acc:	add	sp, sp, #28
   28ad0:	ldrd	r4, [sp]
   28ad4:	ldrd	r6, [sp, #8]
   28ad8:	ldrd	r8, [sp, #16]
   28adc:	ldrd	sl, [sp, #24]
   28ae0:	add	sp, sp, #32
   28ae4:	pop	{pc}		; (ldr pc, [sp], #4)
   28ae8:	ldr	r5, [r7]
   28aec:	sub	r5, r5, #1
   28af0:	cmp	r5, #0
   28af4:	ble	28ba8 <fputs@plt+0x17a34>
   28af8:	mov	r6, #0
   28afc:	b	28b24 <fputs@plt+0x179b0>
   28b00:	ldr	r3, [r7, #8]
   28b04:	ldr	r4, [r3, r5, lsl #3]
   28b08:	add	r3, r3, r5, lsl #3
   28b0c:	ldr	r8, [r3, #4]
   28b10:	b	28b40 <fputs@plt+0x179cc>
   28b14:	ldr	r3, [r7, #8]
   28b18:	str	r8, [r3, r5, lsl #2]
   28b1c:	subs	r5, r5, #1
   28b20:	beq	28ba8 <fputs@plt+0x17a34>
   28b24:	ldr	r4, [r7]
   28b28:	add	r3, r4, r4, lsr #31
   28b2c:	cmp	r5, r3, asr #1
   28b30:	blt	28b00 <fputs@plt+0x1798c>
   28b34:	sub	r4, r5, r3, asr #1
   28b38:	lsl	r4, r4, #1
   28b3c:	add	r8, r4, #1
   28b40:	ldr	r3, [r7, #12]
   28b44:	rsb	r2, r4, r4, lsl #3
   28b48:	add	r2, r3, r2, lsl #3
   28b4c:	ldr	r1, [r2, #24]
   28b50:	cmp	r1, #0
   28b54:	beq	28b14 <fputs@plt+0x179a0>
   28b58:	rsb	r1, r8, r8, lsl #3
   28b5c:	add	r1, r3, r1, lsl #3
   28b60:	ldr	r3, [r1, #24]
   28b64:	cmp	r3, #0
   28b68:	moveq	r8, r4
   28b6c:	beq	28b14 <fputs@plt+0x179a0>
   28b70:	ldr	r0, [r7, #4]
   28b74:	str	r6, [sp, #20]
   28b78:	ldr	r3, [r2, #20]
   28b7c:	ldr	r2, [r2, #32]
   28b80:	ldr	ip, [r1, #20]
   28b84:	str	ip, [sp, #4]
   28b88:	ldr	r1, [r1, #32]
   28b8c:	str	r1, [sp]
   28b90:	ldr	r9, [r0, #32]
   28b94:	add	r1, sp, #20
   28b98:	blx	r9
   28b9c:	cmp	r0, #0
   28ba0:	movle	r8, r4
   28ba4:	b	28b14 <fputs@plt+0x179a0>
   28ba8:	ldr	r3, [sp, #12]
   28bac:	ldr	r3, [r3, #12]
   28bb0:	ldrb	r0, [r3, #11]
   28bb4:	b	28acc <fputs@plt+0x17958>
   28bb8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   28bbc:	strd	r6, [sp, #8]
   28bc0:	strd	r8, [sp, #16]
   28bc4:	str	sl, [sp, #24]
   28bc8:	str	lr, [sp, #28]
   28bcc:	ldr	r8, [r0]
   28bd0:	ldr	r3, [r0, #40]	; 0x28
   28bd4:	cmp	r2, #1
   28bd8:	beq	28c68 <fputs@plt+0x17af4>
   28bdc:	mov	r7, r2
   28be0:	mov	r6, r1
   28be4:	mov	r4, r0
   28be8:	ldr	r2, [r0, #44]	; 0x2c
   28bec:	cmp	r3, r2
   28bf0:	bcs	28cf4 <fputs@plt+0x17b80>
   28bf4:	ldr	r3, [r4, #16]
   28bf8:	cmp	r3, #0
   28bfc:	beq	28d5c <fputs@plt+0x17be8>
   28c00:	ldr	r5, [r8, #48]	; 0x30
   28c04:	ldrb	r3, [r5, #14]
   28c08:	cmp	r3, #0
   28c0c:	bne	28d5c <fputs@plt+0x17be8>
   28c10:	ldr	r3, [r4, #40]	; 0x28
   28c14:	add	r3, r3, #1
   28c18:	ldr	r2, [r4, #24]
   28c1c:	cmp	r3, r2
   28c20:	bcs	28d10 <fputs@plt+0x17b9c>
   28c24:	movw	r3, #22488	; 0x57d8
   28c28:	movt	r3, #10
   28c2c:	ldr	r3, [r3, #308]	; 0x134
   28c30:	cmp	r3, #0
   28c34:	beq	28cfc <fputs@plt+0x17b88>
   28c38:	ldr	r3, [r4, #4]
   28c3c:	ldr	r2, [r4, #8]
   28c40:	add	r3, r3, r2
   28c44:	movw	r2, #22488	; 0x57d8
   28c48:	movt	r2, #10
   28c4c:	ldr	r2, [r2, #304]	; 0x130
   28c50:	cmp	r3, r2
   28c54:	bgt	28cfc <fputs@plt+0x17b88>
   28c58:	movw	r3, #22488	; 0x57d8
   28c5c:	movt	r3, #10
   28c60:	ldr	r3, [r3, #336]	; 0x150
   28c64:	b	28d08 <fputs@plt+0x17b94>
   28c68:	ldr	r4, [r0, #36]	; 0x24
   28c6c:	sub	ip, r3, r4
   28c70:	ldr	lr, [r8, #12]
   28c74:	cmp	lr, ip
   28c78:	movls	r5, #0
   28c7c:	bls	28de4 <fputs@plt+0x17c70>
   28c80:	ldr	lr, [r0, #28]
   28c84:	cmp	lr, ip
   28c88:	movls	r5, #0
   28c8c:	bls	28de4 <fputs@plt+0x17c70>
   28c90:	movw	lr, #22488	; 0x57d8
   28c94:	movt	lr, #10
   28c98:	ldr	lr, [lr, #308]	; 0x134
   28c9c:	cmp	lr, #0
   28ca0:	beq	28cd4 <fputs@plt+0x17b60>
   28ca4:	ldr	lr, [r0, #4]
   28ca8:	ldr	r5, [r0, #8]
   28cac:	add	lr, lr, r5
   28cb0:	movw	r5, #22488	; 0x57d8
   28cb4:	movt	r5, #10
   28cb8:	ldr	r5, [r5, #304]	; 0x130
   28cbc:	cmp	lr, r5
   28cc0:	bgt	28cd4 <fputs@plt+0x17b60>
   28cc4:	movw	lr, #22488	; 0x57d8
   28cc8:	movt	lr, #10
   28ccc:	ldr	lr, [lr, #336]	; 0x150
   28cd0:	b	28ce0 <fputs@plt+0x17b6c>
   28cd4:	movw	lr, #22488	; 0x57d8
   28cd8:	movt	lr, #10
   28cdc:	ldr	lr, [lr, #124]	; 0x7c
   28ce0:	cmp	lr, #0
   28ce4:	cmpne	r4, ip
   28ce8:	bcs	28bdc <fputs@plt+0x17a68>
   28cec:	mov	r5, #0
   28cf0:	b	28de4 <fputs@plt+0x17c70>
   28cf4:	bl	277f4 <fputs@plt+0x16680>
   28cf8:	b	28bf4 <fputs@plt+0x17a80>
   28cfc:	movw	r3, #22488	; 0x57d8
   28d00:	movt	r3, #10
   28d04:	ldr	r3, [r3, #124]	; 0x7c
   28d08:	cmp	r3, #0
   28d0c:	beq	28d5c <fputs@plt+0x17be8>
   28d10:	mov	r1, #0
   28d14:	mov	r0, r5
   28d18:	bl	23b70 <fputs@plt+0x129fc>
   28d1c:	mov	r0, r5
   28d20:	bl	16428 <fputs@plt+0x52b4>
   28d24:	ldr	r3, [r5, #20]
   28d28:	ldr	r1, [r3, #12]
   28d2c:	ldr	r2, [r4, #12]
   28d30:	cmp	r1, r2
   28d34:	bne	28d54 <fputs@plt+0x17be0>
   28d38:	ldr	r3, [r3, #16]
   28d3c:	ldr	r2, [r4, #16]
   28d40:	sub	r2, r3, r2
   28d44:	ldr	r3, [r8, #16]
   28d48:	sub	r3, r3, r2
   28d4c:	str	r3, [r8, #16]
   28d50:	b	28d88 <fputs@plt+0x17c14>
   28d54:	mov	r0, r5
   28d58:	bl	23b18 <fputs@plt+0x129a4>
   28d5c:	ldr	r3, [r4, #52]	; 0x34
   28d60:	cmp	r3, #0
   28d64:	beq	28e00 <fputs@plt+0x17c8c>
   28d68:	ldr	r5, [r4, #52]	; 0x34
   28d6c:	ldr	r3, [r5, #16]
   28d70:	str	r3, [r4, #52]	; 0x34
   28d74:	mov	r3, #0
   28d78:	str	r3, [r5, #16]
   28d7c:	ldr	r3, [r4, #16]
   28d80:	cmp	r3, #0
   28d84:	bne	28f94 <fputs@plt+0x17e20>
   28d88:	ldr	r2, [r4, #44]	; 0x2c
   28d8c:	udiv	r3, r6, r2
   28d90:	mls	r3, r2, r3, r6
   28d94:	ldr	r2, [r4, #40]	; 0x28
   28d98:	add	r2, r2, #1
   28d9c:	str	r2, [r4, #40]	; 0x28
   28da0:	str	r6, [r5, #8]
   28da4:	ldr	r2, [r4, #48]	; 0x30
   28da8:	ldr	r2, [r2, r3, lsl #2]
   28dac:	str	r2, [r5, #16]
   28db0:	str	r4, [r5, #20]
   28db4:	mov	r2, #0
   28db8:	str	r2, [r5, #28]
   28dbc:	str	r2, [r5, #24]
   28dc0:	mov	r1, #1
   28dc4:	strb	r1, [r5, #12]
   28dc8:	ldr	r1, [r5, #4]
   28dcc:	str	r2, [r1]
   28dd0:	ldr	r2, [r4, #48]	; 0x30
   28dd4:	str	r5, [r2, r3, lsl #2]
   28dd8:	ldr	r3, [r4, #32]
   28ddc:	cmp	r3, r6
   28de0:	strcc	r6, [r4, #32]
   28de4:	mov	r0, r5
   28de8:	ldrd	r4, [sp]
   28dec:	ldrd	r6, [sp, #8]
   28df0:	ldrd	r8, [sp, #16]
   28df4:	ldr	sl, [sp, #24]
   28df8:	add	sp, sp, #28
   28dfc:	pop	{pc}		; (ldr pc, [sp], #4)
   28e00:	ldr	r3, [r4, #40]	; 0x28
   28e04:	cmp	r3, #0
   28e08:	beq	28e4c <fputs@plt+0x17cd8>
   28e0c:	cmp	r7, #1
   28e10:	beq	28f74 <fputs@plt+0x17e00>
   28e14:	ldr	r0, [r4, #12]
   28e18:	bl	21190 <fputs@plt+0x1001c>
   28e1c:	mov	r7, r0
   28e20:	ldr	r5, [r4, #4]
   28e24:	add	r5, r0, r5
   28e28:	cmp	r7, #0
   28e2c:	beq	28fb0 <fputs@plt+0x17e3c>
   28e30:	mov	r3, r5
   28e34:	str	r7, [r3], #32
   28e38:	str	r3, [r5, #4]
   28e3c:	mov	r3, #0
   28e40:	strb	r3, [r5, #13]
   28e44:	strb	r3, [r5, #14]
   28e48:	b	28d7c <fputs@plt+0x17c08>
   28e4c:	movw	r3, #22488	; 0x57d8
   28e50:	movt	r3, #10
   28e54:	ldr	r3, [r3, #300]	; 0x12c
   28e58:	cmp	r3, #0
   28e5c:	beq	28e0c <fputs@plt+0x17c98>
   28e60:	ldr	r3, [r4, #24]
   28e64:	cmp	r3, #2
   28e68:	bls	28e0c <fputs@plt+0x17c98>
   28e6c:	bl	13bd8 <fputs@plt+0x2a64>
   28e70:	movw	r3, #22488	; 0x57d8
   28e74:	movt	r3, #10
   28e78:	ldr	r0, [r3, #300]	; 0x12c
   28e7c:	cmp	r0, #0
   28e80:	ble	28f40 <fputs@plt+0x17dcc>
   28e84:	ldr	r1, [r4, #12]
   28e88:	asr	r9, r1, #31
   28e8c:	asr	r3, r0, #31
   28e90:	mul	r3, r1, r3
   28e94:	mla	r3, r0, r9, r3
   28e98:	umull	r0, r1, r1, r0
   28e9c:	add	r1, r3, r1
   28ea0:	ldr	lr, [r4, #12]
   28ea4:	ldr	ip, [r4, #24]
   28ea8:	asr	r9, lr, #31
   28eac:	umull	r2, r3, lr, ip
   28eb0:	mla	r3, ip, r9, r3
   28eb4:	cmp	r2, r0
   28eb8:	sbcs	r3, r3, r1
   28ebc:	mullt	r0, ip, lr
   28ec0:	movlt	r1, #0
   28ec4:	bl	13c74 <fputs@plt+0x2b00>
   28ec8:	mov	r5, r0
   28ecc:	str	r0, [r4, #56]	; 0x38
   28ed0:	bl	13c04 <fputs@plt+0x2a90>
   28ed4:	cmp	r5, #0
   28ed8:	beq	28f64 <fputs@plt+0x17df0>
   28edc:	mov	r0, r5
   28ee0:	bl	13c50 <fputs@plt+0x2adc>
   28ee4:	ldr	r3, [r4, #12]
   28ee8:	sdiv	r0, r0, r3
   28eec:	cmp	r0, #0
   28ef0:	ble	28f64 <fputs@plt+0x17df0>
   28ef4:	mov	r2, #0
   28ef8:	mov	lr, #1
   28efc:	mov	ip, r2
   28f00:	ldr	r1, [r4, #4]
   28f04:	add	r3, r5, r1
   28f08:	str	r5, [r5, r1]
   28f0c:	add	r1, r3, #32
   28f10:	str	r1, [r3, #4]
   28f14:	strb	lr, [r3, #13]
   28f18:	strb	ip, [r3, #14]
   28f1c:	ldr	r1, [r4, #52]	; 0x34
   28f20:	str	r1, [r3, #16]
   28f24:	str	r3, [r4, #52]	; 0x34
   28f28:	ldr	r3, [r4, #12]
   28f2c:	add	r5, r5, r3
   28f30:	add	r2, r2, #1
   28f34:	cmp	r0, r2
   28f38:	bne	28f00 <fputs@plt+0x17d8c>
   28f3c:	b	28d68 <fputs@plt+0x17bf4>
   28f40:	asr	r1, r0, #31
   28f44:	rsbs	r0, r0, #0
   28f48:	rsc	r1, r1, #0
   28f4c:	lsl	r3, r1, #10
   28f50:	orr	r3, r3, r0, lsr #22
   28f54:	lsl	r2, r0, #10
   28f58:	mov	r0, r2
   28f5c:	mov	r1, r3
   28f60:	b	28ea0 <fputs@plt+0x17d2c>
   28f64:	ldr	r3, [r4, #52]	; 0x34
   28f68:	cmp	r3, #0
   28f6c:	bne	28d68 <fputs@plt+0x17bf4>
   28f70:	b	28e0c <fputs@plt+0x17c98>
   28f74:	bl	13bd8 <fputs@plt+0x2a64>
   28f78:	ldr	r0, [r4, #12]
   28f7c:	bl	21190 <fputs@plt+0x1001c>
   28f80:	mov	r7, r0
   28f84:	ldr	r5, [r4, #4]
   28f88:	add	r5, r0, r5
   28f8c:	bl	13c04 <fputs@plt+0x2a90>
   28f90:	b	28e28 <fputs@plt+0x17cb4>
   28f94:	ldr	r2, [r4]
   28f98:	ldr	r3, [r2, #16]
   28f9c:	add	r3, r3, #1
   28fa0:	str	r3, [r2, #16]
   28fa4:	cmp	r5, #0
   28fa8:	beq	28de4 <fputs@plt+0x17c70>
   28fac:	b	28d88 <fputs@plt+0x17c14>
   28fb0:	mov	r5, r7
   28fb4:	b	28de4 <fputs@plt+0x17c70>
   28fb8:	str	r4, [sp, #-8]!
   28fbc:	str	lr, [sp, #4]
   28fc0:	mov	ip, r0
   28fc4:	ldr	r0, [r0, #44]	; 0x2c
   28fc8:	udiv	r3, r1, r0
   28fcc:	mls	r3, r0, r3, r1
   28fd0:	ldr	r0, [ip, #48]	; 0x30
   28fd4:	ldr	r0, [r0, r3, lsl #2]
   28fd8:	cmp	r0, #0
   28fdc:	beq	29024 <fputs@plt+0x17eb0>
   28fe0:	ldr	r3, [r0, #8]
   28fe4:	cmp	r1, r3
   28fe8:	beq	29004 <fputs@plt+0x17e90>
   28fec:	ldr	r0, [r0, #16]
   28ff0:	cmp	r0, #0
   28ff4:	beq	29024 <fputs@plt+0x17eb0>
   28ff8:	ldr	r3, [r0, #8]
   28ffc:	cmp	r1, r3
   29000:	bne	28fec <fputs@plt+0x17e78>
   29004:	ldrb	r3, [r0, #12]
   29008:	cmp	r3, #0
   2900c:	beq	2901c <fputs@plt+0x17ea8>
   29010:	ldr	r4, [sp]
   29014:	add	sp, sp, #4
   29018:	pop	{pc}		; (ldr pc, [sp], #4)
   2901c:	bl	16428 <fputs@plt+0x52b4>
   29020:	b	29010 <fputs@plt+0x17e9c>
   29024:	cmp	r2, #0
   29028:	beq	29038 <fputs@plt+0x17ec4>
   2902c:	mov	r0, ip
   29030:	bl	28bb8 <fputs@plt+0x17a44>
   29034:	b	29010 <fputs@plt+0x17e9c>
   29038:	mov	r0, #0
   2903c:	b	29010 <fputs@plt+0x17e9c>
   29040:	cmp	r0, #2
   29044:	bhi	2905c <fputs@plt+0x17ee8>
   29048:	movw	r3, #32968	; 0x80c8
   2904c:	movt	r3, #8
   29050:	add	r3, r3, r0, lsl #2
   29054:	ldr	r0, [r3, #3012]	; 0xbc4
   29058:	bx	lr
   2905c:	mov	r0, #0
   29060:	bx	lr
   29064:	str	r4, [sp, #-8]!
   29068:	str	lr, [sp, #4]
   2906c:	bl	13b78 <fputs@plt+0x2a04>
   29070:	mov	r0, #0
   29074:	ldr	r4, [sp]
   29078:	add	sp, sp, #4
   2907c:	pop	{pc}		; (ldr pc, [sp], #4)
   29080:	mov	r0, #0
   29084:	bx	lr
   29088:	mov	r0, #0
   2908c:	bx	lr
   29090:	cmp	r0, #0
   29094:	beq	290c0 <fputs@plt+0x17f4c>
   29098:	str	r4, [sp, #-8]!
   2909c:	str	lr, [sp, #4]
   290a0:	movw	r3, #4408	; 0x1138
   290a4:	movt	r3, #10
   290a8:	ldr	r3, [r3, #52]	; 0x34
   290ac:	blx	r3
   290b0:	asr	r1, r0, #31
   290b4:	ldr	r4, [sp]
   290b8:	add	sp, sp, #4
   290bc:	pop	{pc}		; (ldr pc, [sp], #4)
   290c0:	mov	r0, #0
   290c4:	mov	r1, #0
   290c8:	bx	lr
   290cc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   290d0:	strd	r6, [sp, #8]
   290d4:	strd	r8, [sp, #16]
   290d8:	strd	sl, [sp, #24]
   290dc:	str	lr, [sp, #32]
   290e0:	sub	sp, sp, #12
   290e4:	mov	r4, r0
   290e8:	mov	r7, r2
   290ec:	mov	r8, r3
   290f0:	cmp	r1, #10
   290f4:	ldrls	pc, [pc, r1, lsl #2]
   290f8:	b	29498 <fputs@plt+0x18324>
   290fc:	andeq	r9, r2, ip, asr #2
   29100:	andeq	r9, r2, r4, lsr #3
   29104:	andeq	r9, r2, r0, ror #4
   29108:	andeq	r9, r2, r0, lsr #7
   2910c:	andeq	r9, r2, r8, ror r1
   29110:	andeq	r9, r2, r8, ror r1
   29114:	andeq	r9, r2, r8, ror r1
   29118:	andeq	r9, r2, r8, lsr #2
   2911c:	andeq	r9, r2, r8, lsr #2
   29120:	andeq	r9, r2, r8, lsr #2
   29124:	andeq	r9, r2, r0, asr r4
   29128:	ldr	r3, [r0, #20]
   2912c:	cmp	r3, #0
   29130:	movle	ip, #0
   29134:	ble	29440 <fputs@plt+0x182cc>
   29138:	mov	ip, #0
   2913c:	mov	r2, ip
   29140:	lsl	r0, r1, #2
   29144:	mov	lr, ip
   29148:	b	29408 <fputs@plt+0x18294>
   2914c:	ldr	r3, [r0, #264]	; 0x108
   29150:	str	r3, [r2]
   29154:	ldr	r3, [r0, #268]	; 0x10c
   29158:	str	r3, [r8]
   2915c:	ldr	r3, [sp, #48]	; 0x30
   29160:	cmp	r3, #0
   29164:	beq	294a0 <fputs@plt+0x1832c>
   29168:	ldr	r3, [r0, #264]	; 0x108
   2916c:	str	r3, [r0, #268]	; 0x10c
   29170:	mov	r0, r1
   29174:	b	29244 <fputs@plt+0x180d0>
   29178:	mov	r3, #0
   2917c:	str	r3, [r2]
   29180:	add	r1, r0, r1, lsl #2
   29184:	ldr	r3, [r1, #256]	; 0x100
   29188:	str	r3, [r8]
   2918c:	ldr	r3, [sp, #48]	; 0x30
   29190:	cmp	r3, #0
   29194:	movne	r0, #0
   29198:	strne	r0, [r1, #256]	; 0x100
   2919c:	ldreq	r0, [sp, #48]	; 0x30
   291a0:	b	29244 <fputs@plt+0x180d0>
   291a4:	bl	170b0 <fputs@plt+0x5f3c>
   291a8:	ldr	r3, [r4, #20]
   291ac:	cmp	r3, #0
   291b0:	ble	29234 <fputs@plt+0x180c0>
   291b4:	mov	r6, #0
   291b8:	mov	sl, r6
   291bc:	movw	fp, #4408	; 0x1138
   291c0:	movt	fp, #10
   291c4:	b	291d8 <fputs@plt+0x18064>
   291c8:	add	r6, r6, #1
   291cc:	ldr	r3, [r4, #20]
   291d0:	cmp	r3, r6
   291d4:	ble	29238 <fputs@plt+0x180c4>
   291d8:	ldr	r3, [r4, #16]
   291dc:	add	r3, r3, r6, lsl #4
   291e0:	ldr	r3, [r3, #4]
   291e4:	cmp	r3, #0
   291e8:	beq	291c8 <fputs@plt+0x18054>
   291ec:	ldr	r3, [r3, #4]
   291f0:	ldr	r9, [r3]
   291f4:	ldrh	r5, [r9, #148]	; 0x94
   291f8:	ldr	r3, [r9, #160]	; 0xa0
   291fc:	add	r5, r5, r3
   29200:	add	r5, r5, #60	; 0x3c
   29204:	ldr	r2, [r9, #212]	; 0xd4
   29208:	ldr	r3, [fp, #132]	; 0x84
   2920c:	ldr	r0, [r2, #44]	; 0x2c
   29210:	blx	r3
   29214:	mul	r5, r0, r5
   29218:	mov	r0, r9
   2921c:	bl	13c50 <fputs@plt+0x2adc>
   29220:	add	r0, r5, r0
   29224:	ldr	r5, [r9, #160]	; 0xa0
   29228:	add	r0, r0, r5
   2922c:	add	sl, sl, r0
   29230:	b	291c8 <fputs@plt+0x18054>
   29234:	mov	sl, #0
   29238:	str	sl, [r7]
   2923c:	mov	r0, #0
   29240:	str	r0, [r8]
   29244:	add	sp, sp, #12
   29248:	ldrd	r4, [sp]
   2924c:	ldrd	r6, [sp, #8]
   29250:	ldrd	r8, [sp, #16]
   29254:	ldrd	sl, [sp, #24]
   29258:	add	sp, sp, #32
   2925c:	pop	{pc}		; (ldr pc, [sp], #4)
   29260:	mov	r3, #0
   29264:	str	r3, [sp, #4]
   29268:	bl	170b0 <fputs@plt+0x5f3c>
   2926c:	add	r3, sp, #4
   29270:	str	r3, [r4, #456]	; 0x1c8
   29274:	ldr	r3, [r4, #20]
   29278:	cmp	r3, #0
   2927c:	ble	29388 <fputs@plt+0x18214>
   29280:	mov	r6, #0
   29284:	movw	r9, #4408	; 0x1138
   29288:	movt	r9, #10
   2928c:	mov	sl, #16
   29290:	b	292a4 <fputs@plt+0x18130>
   29294:	add	r6, r6, #1
   29298:	ldr	r3, [r4, #20]
   2929c:	cmp	r3, r6
   292a0:	ble	29388 <fputs@plt+0x18214>
   292a4:	ldr	r3, [r4, #16]
   292a8:	add	r3, r3, r6, lsl #4
   292ac:	ldr	fp, [r3, #12]
   292b0:	cmp	fp, #0
   292b4:	beq	29294 <fputs@plt+0x18120>
   292b8:	ldr	r3, [r9, #56]	; 0x38
   292bc:	mov	r0, sl
   292c0:	blx	r3
   292c4:	ldr	r3, [fp, #12]
   292c8:	ldr	r2, [fp, #44]	; 0x2c
   292cc:	add	r3, r3, r2
   292d0:	ldr	r2, [fp, #28]
   292d4:	add	r3, r3, r2
   292d8:	ldr	r2, [fp, #60]	; 0x3c
   292dc:	add	r3, r3, r2
   292e0:	ldr	r2, [sp, #4]
   292e4:	mla	r0, r0, r3, r2
   292e8:	str	r0, [sp, #4]
   292ec:	ldr	r0, [fp, #20]
   292f0:	bl	29090 <fputs@plt+0x17f1c>
   292f4:	ldr	r3, [sp, #4]
   292f8:	add	r0, r3, r0
   292fc:	str	r0, [sp, #4]
   29300:	ldr	r0, [fp, #52]	; 0x34
   29304:	bl	29090 <fputs@plt+0x17f1c>
   29308:	ldr	r3, [sp, #4]
   2930c:	add	r0, r3, r0
   29310:	str	r0, [sp, #4]
   29314:	ldr	r0, [fp, #36]	; 0x24
   29318:	bl	29090 <fputs@plt+0x17f1c>
   2931c:	ldr	r3, [sp, #4]
   29320:	add	r0, r3, r0
   29324:	str	r0, [sp, #4]
   29328:	ldr	r0, [fp, #68]	; 0x44
   2932c:	bl	29090 <fputs@plt+0x17f1c>
   29330:	ldr	r3, [sp, #4]
   29334:	add	r0, r3, r0
   29338:	str	r0, [sp, #4]
   2933c:	ldr	r5, [fp, #48]	; 0x30
   29340:	cmp	r5, #0
   29344:	beq	29360 <fputs@plt+0x181ec>
   29348:	ldr	r1, [r5, #8]
   2934c:	mov	r0, r4
   29350:	bl	26a04 <fputs@plt+0x15890>
   29354:	ldr	r5, [r5]
   29358:	cmp	r5, #0
   2935c:	bne	29348 <fputs@plt+0x181d4>
   29360:	ldr	r5, [fp, #16]
   29364:	cmp	r5, #0
   29368:	beq	29294 <fputs@plt+0x18120>
   2936c:	ldr	r1, [r5, #8]
   29370:	mov	r0, r4
   29374:	bl	258bc <fputs@plt+0x14748>
   29378:	ldr	r5, [r5]
   2937c:	cmp	r5, #0
   29380:	bne	2936c <fputs@plt+0x181f8>
   29384:	b	29294 <fputs@plt+0x18120>
   29388:	mov	r0, #0
   2938c:	str	r0, [r4, #456]	; 0x1c8
   29390:	str	r0, [r8]
   29394:	ldr	r3, [sp, #4]
   29398:	str	r3, [r7]
   2939c:	b	29244 <fputs@plt+0x180d0>
   293a0:	mov	r3, #0
   293a4:	str	r3, [sp, #4]
   293a8:	add	r3, sp, #4
   293ac:	str	r3, [r0, #456]	; 0x1c8
   293b0:	ldr	r5, [r0, #4]
   293b4:	cmp	r5, #0
   293b8:	beq	293e0 <fputs@plt+0x1826c>
   293bc:	mov	r1, r5
   293c0:	mov	r0, r4
   293c4:	bl	25308 <fputs@plt+0x14194>
   293c8:	mov	r1, r5
   293cc:	mov	r0, r4
   293d0:	bl	214f4 <fputs@plt+0x10380>
   293d4:	ldr	r5, [r5, #52]	; 0x34
   293d8:	cmp	r5, #0
   293dc:	bne	293bc <fputs@plt+0x18248>
   293e0:	mov	r0, #0
   293e4:	str	r0, [r4, #456]	; 0x1c8
   293e8:	str	r0, [r8]
   293ec:	ldr	r3, [sp, #4]
   293f0:	str	r3, [r7]
   293f4:	b	29244 <fputs@plt+0x180d0>
   293f8:	add	r2, r2, #1
   293fc:	ldr	r3, [r4, #20]
   29400:	cmp	r3, r2
   29404:	ble	29440 <fputs@plt+0x182cc>
   29408:	ldr	r3, [r4, #16]
   2940c:	add	r3, r3, r2, lsl #4
   29410:	ldr	r3, [r3, #4]
   29414:	cmp	r3, #0
   29418:	beq	293f8 <fputs@plt+0x18284>
   2941c:	ldr	r3, [r3, #4]
   29420:	ldr	r3, [r3]
   29424:	add	r3, r3, r0
   29428:	ldr	r1, [r3, #164]	; 0xa4
   2942c:	add	ip, ip, r1
   29430:	ldr	r1, [sp, #48]	; 0x30
   29434:	cmp	r1, #0
   29438:	strne	lr, [r3, #164]	; 0xa4
   2943c:	b	293f8 <fputs@plt+0x18284>
   29440:	mov	r0, #0
   29444:	str	r0, [r8]
   29448:	str	ip, [r7]
   2944c:	b	29244 <fputs@plt+0x180d0>
   29450:	mov	r3, #0
   29454:	str	r3, [r8]
   29458:	add	r3, r0, #448	; 0x1c0
   2945c:	ldrd	r2, [r3]
   29460:	cmp	r2, #1
   29464:	sbcs	r3, r3, #0
   29468:	movge	r3, #1
   2946c:	blt	2947c <fputs@plt+0x18308>
   29470:	str	r3, [r7]
   29474:	mov	r0, #0
   29478:	b	29244 <fputs@plt+0x180d0>
   2947c:	add	r4, r0, #448	; 0x1c0
   29480:	ldrd	r2, [r4, #-8]
   29484:	cmp	r2, #1
   29488:	sbcs	r3, r3, #0
   2948c:	movge	r3, #1
   29490:	movlt	r3, #0
   29494:	b	29470 <fputs@plt+0x182fc>
   29498:	mov	r0, #1
   2949c:	b	29244 <fputs@plt+0x180d0>
   294a0:	ldr	r0, [sp, #48]	; 0x30
   294a4:	b	29244 <fputs@plt+0x180d0>
   294a8:	cmp	r0, #0
   294ac:	beq	294d0 <fputs@plt+0x1835c>
   294b0:	cmp	r1, #0
   294b4:	beq	294e0 <fputs@plt+0x1836c>
   294b8:	str	r4, [sp, #-8]!
   294bc:	str	lr, [sp, #4]
   294c0:	bl	14234 <fputs@plt+0x30c0>
   294c4:	ldr	r4, [sp]
   294c8:	add	sp, sp, #4
   294cc:	pop	{pc}		; (ldr pc, [sp], #4)
   294d0:	adds	r1, r1, #0
   294d4:	movne	r1, #1
   294d8:	rsb	r0, r1, #0
   294dc:	bx	lr
   294e0:	mov	r0, #1
   294e4:	bx	lr
   294e8:	ldrh	r3, [r1, #50]	; 0x32
   294ec:	ldrh	r2, [r0, #50]	; 0x32
   294f0:	cmp	r2, r3
   294f4:	bne	2961c <fputs@plt+0x184a8>
   294f8:	ldrb	ip, [r0, #54]	; 0x36
   294fc:	ldrb	r2, [r1, #54]	; 0x36
   29500:	cmp	ip, r2
   29504:	bne	29624 <fputs@plt+0x184b0>
   29508:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2950c:	strd	r6, [sp, #8]
   29510:	strd	r8, [sp, #16]
   29514:	strd	sl, [sp, #24]
   29518:	str	lr, [sp, #32]
   2951c:	sub	sp, sp, #4
   29520:	mov	r6, r1
   29524:	mov	r7, r0
   29528:	mov	sl, r3
   2952c:	cmp	r3, #0
   29530:	ble	295e8 <fputs@plt+0x18474>
   29534:	ldr	r9, [r1, #4]
   29538:	ldrsh	r3, [r9]
   2953c:	ldr	r8, [r0, #4]
   29540:	ldrsh	r2, [r8]
   29544:	cmp	r2, r3
   29548:	bne	2962c <fputs@plt+0x184b8>
   2954c:	mov	r5, #0
   29550:	mvn	fp, #0
   29554:	b	295a8 <fputs@plt+0x18434>
   29558:	ldr	r2, [r6, #28]
   2955c:	ldr	r3, [r7, #28]
   29560:	ldrb	r2, [r2, r4]
   29564:	ldrb	r3, [r3, r4]
   29568:	cmp	r2, r3
   2956c:	bne	29634 <fputs@plt+0x184c0>
   29570:	ldr	r2, [r7, #32]
   29574:	ldr	r3, [r6, #32]
   29578:	ldr	r1, [r2, r4, lsl #2]
   2957c:	ldr	r0, [r3, r4, lsl #2]
   29580:	bl	294a8 <fputs@plt+0x18334>
   29584:	cmp	r0, #0
   29588:	bne	2963c <fputs@plt+0x184c8>
   2958c:	add	r5, r5, #1
   29590:	cmp	r5, sl
   29594:	beq	295e8 <fputs@plt+0x18474>
   29598:	ldrsh	r3, [r9, #2]!
   2959c:	ldrsh	r2, [r8, #2]!
   295a0:	cmp	r2, r3
   295a4:	bne	29600 <fputs@plt+0x1848c>
   295a8:	mov	r4, r5
   295ac:	cmn	r3, #2
   295b0:	bne	29558 <fputs@plt+0x183e4>
   295b4:	add	r3, r5, r5, lsl #2
   295b8:	ldr	r2, [r7, #40]	; 0x28
   295bc:	ldr	r1, [r2, #4]
   295c0:	ldr	r2, [r6, #40]	; 0x28
   295c4:	ldr	r0, [r2, #4]
   295c8:	mov	r2, fp
   295cc:	ldr	r1, [r1, r3, lsl #2]
   295d0:	ldr	r0, [r0, r3, lsl #2]
   295d4:	bl	1ec54 <fputs@plt+0xdae0>
   295d8:	cmp	r0, #0
   295dc:	beq	29558 <fputs@plt+0x183e4>
   295e0:	mov	r0, #0
   295e4:	b	29600 <fputs@plt+0x1848c>
   295e8:	mvn	r2, #0
   295ec:	ldr	r1, [r7, #36]	; 0x24
   295f0:	ldr	r0, [r6, #36]	; 0x24
   295f4:	bl	1ec54 <fputs@plt+0xdae0>
   295f8:	clz	r0, r0
   295fc:	lsr	r0, r0, #5
   29600:	add	sp, sp, #4
   29604:	ldrd	r4, [sp]
   29608:	ldrd	r6, [sp, #8]
   2960c:	ldrd	r8, [sp, #16]
   29610:	ldrd	sl, [sp, #24]
   29614:	add	sp, sp, #32
   29618:	pop	{pc}		; (ldr pc, [sp], #4)
   2961c:	mov	r0, #0
   29620:	bx	lr
   29624:	mov	r0, #0
   29628:	bx	lr
   2962c:	mov	r0, #0
   29630:	b	29600 <fputs@plt+0x1848c>
   29634:	mov	r0, #0
   29638:	b	29600 <fputs@plt+0x1848c>
   2963c:	mov	r0, #0
   29640:	b	29600 <fputs@plt+0x1848c>
   29644:	cmp	r0, #0
   29648:	beq	2972c <fputs@plt+0x185b8>
   2964c:	cmp	r1, #0
   29650:	beq	2973c <fputs@plt+0x185c8>
   29654:	strd	r4, [sp, #-16]!
   29658:	str	r6, [sp, #8]
   2965c:	str	lr, [sp, #12]
   29660:	sub	ip, r2, #1
   29664:	cmp	r2, #0
   29668:	ble	296ec <fputs@plt+0x18578>
   2966c:	ldrb	r2, [r0]
   29670:	cmp	r2, #0
   29674:	beq	296ec <fputs@plt+0x18578>
   29678:	movw	r3, #32968	; 0x80c8
   2967c:	movt	r3, #8
   29680:	add	r2, r3, r2
   29684:	ldrb	lr, [r1]
   29688:	add	r3, r3, lr
   2968c:	ldrb	r2, [r2, #64]	; 0x40
   29690:	ldrb	r3, [r3, #64]	; 0x40
   29694:	cmp	r2, r3
   29698:	bne	296ec <fputs@plt+0x18578>
   2969c:	add	r4, r1, #1
   296a0:	add	lr, r0, #1
   296a4:	movw	r5, #32968	; 0x80c8
   296a8:	movt	r5, #8
   296ac:	mov	r0, lr
   296b0:	mov	r1, r4
   296b4:	sub	ip, ip, #1
   296b8:	cmn	ip, #1
   296bc:	beq	29744 <fputs@plt+0x185d0>
   296c0:	ldrb	r3, [lr], #1
   296c4:	cmp	r3, #0
   296c8:	beq	296ec <fputs@plt+0x18578>
   296cc:	add	r4, r4, #1
   296d0:	add	r3, r5, r3
   296d4:	ldrb	r2, [r1]
   296d8:	add	r2, r5, r2
   296dc:	ldrb	r6, [r3, #64]	; 0x40
   296e0:	ldrb	r3, [r2, #64]	; 0x40
   296e4:	cmp	r6, r3
   296e8:	beq	296ac <fputs@plt+0x18538>
   296ec:	cmp	ip, #0
   296f0:	movlt	r0, #0
   296f4:	blt	2971c <fputs@plt+0x185a8>
   296f8:	movw	r3, #32968	; 0x80c8
   296fc:	movt	r3, #8
   29700:	ldrb	r2, [r0]
   29704:	add	r2, r3, r2
   29708:	ldrb	r0, [r2, #64]	; 0x40
   2970c:	ldrb	r2, [r1]
   29710:	add	r3, r3, r2
   29714:	ldrb	r1, [r3, #64]	; 0x40
   29718:	sub	r0, r0, r1
   2971c:	ldrd	r4, [sp]
   29720:	ldr	r6, [sp, #8]
   29724:	add	sp, sp, #12
   29728:	pop	{pc}		; (ldr pc, [sp], #4)
   2972c:	adds	r1, r1, #0
   29730:	movne	r1, #1
   29734:	rsb	r0, r1, #0
   29738:	bx	lr
   2973c:	mov	r0, #1
   29740:	bx	lr
   29744:	mov	r0, #0
   29748:	b	2971c <fputs@plt+0x185a8>
   2974c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   29750:	strd	r6, [sp, #8]
   29754:	strd	r8, [sp, #16]
   29758:	str	sl, [sp, #24]
   2975c:	str	lr, [sp, #28]
   29760:	mov	r7, r0
   29764:	mov	r2, #7
   29768:	movw	r1, #47492	; 0xb984
   2976c:	movt	r1, #8
   29770:	bl	29644 <fputs@plt+0x184d0>
   29774:	cmp	r0, #0
   29778:	addeq	r7, r7, #7
   2977c:	mov	r0, r7
   29780:	bl	1c2f8 <fputs@plt+0xb184>
   29784:	mov	r8, r0
   29788:	movw	r3, #32968	; 0x80c8
   2978c:	movt	r3, #8
   29790:	add	r4, r3, #3008	; 0xbc0
   29794:	add	r4, r4, #4
   29798:	add	r6, r3, #3024	; 0xbd0
   2979c:	mov	r9, r3
   297a0:	b	297ac <fputs@plt+0x18638>
   297a4:	cmp	r4, r6
   297a8:	beq	297e4 <fputs@plt+0x18670>
   297ac:	ldr	r5, [r4], #4
   297b0:	mov	r2, r8
   297b4:	mov	r1, r5
   297b8:	mov	r0, r7
   297bc:	bl	29644 <fputs@plt+0x184d0>
   297c0:	cmp	r0, #0
   297c4:	bne	297a4 <fputs@plt+0x18630>
   297c8:	ldrb	r3, [r5, r8]
   297cc:	add	r3, r9, r3
   297d0:	ldrb	r3, [r3, #320]	; 0x140
   297d4:	tst	r3, #70	; 0x46
   297d8:	bne	297a4 <fputs@plt+0x18630>
   297dc:	mov	r0, #1
   297e0:	b	297e8 <fputs@plt+0x18674>
   297e4:	mov	r0, #0
   297e8:	ldrd	r4, [sp]
   297ec:	ldrd	r6, [sp, #8]
   297f0:	ldrd	r8, [sp, #16]
   297f4:	ldr	sl, [sp, #24]
   297f8:	add	sp, sp, #28
   297fc:	pop	{pc}		; (ldr pc, [sp], #4)
   29800:	strd	r4, [sp, #-24]!	; 0xffffffe8
   29804:	strd	r6, [sp, #8]
   29808:	str	r8, [sp, #16]
   2980c:	str	lr, [sp, #20]
   29810:	mov	r7, r0
   29814:	mov	r6, r1
   29818:	mov	r5, r2
   2981c:	mov	r8, r3
   29820:	ldrb	r3, [r0]
   29824:	cmp	r3, #0
   29828:	cmpne	r3, #46	; 0x2e
   2982c:	beq	29918 <fputs@plt+0x187a4>
   29830:	mov	r1, r0
   29834:	mov	r2, #0
   29838:	add	r2, r2, #1
   2983c:	mov	r4, r2
   29840:	ldrb	r3, [r1, #1]!
   29844:	cmp	r3, #0
   29848:	cmpne	r3, #46	; 0x2e
   2984c:	bne	29838 <fputs@plt+0x186c4>
   29850:	cmp	r8, #0
   29854:	beq	2987c <fputs@plt+0x18708>
   29858:	mov	r1, r8
   2985c:	mov	r0, r7
   29860:	bl	29644 <fputs@plt+0x184d0>
   29864:	cmp	r0, #0
   29868:	movne	r0, #0
   2986c:	bne	29904 <fputs@plt+0x18790>
   29870:	ldrb	r3, [r8, r4]
   29874:	cmp	r3, #0
   29878:	bne	29904 <fputs@plt+0x18790>
   2987c:	add	r4, r4, #1
   29880:	add	r8, r7, r4
   29884:	ldrb	r3, [r7, r4]
   29888:	cmp	r3, #0
   2988c:	cmpne	r3, #46	; 0x2e
   29890:	beq	29924 <fputs@plt+0x187b0>
   29894:	mov	r1, r8
   29898:	mov	r2, #0
   2989c:	add	r2, r2, #1
   298a0:	mov	r4, r2
   298a4:	ldrb	r3, [r1, #1]!
   298a8:	cmp	r3, #0
   298ac:	cmpne	r3, #46	; 0x2e
   298b0:	bne	2989c <fputs@plt+0x18728>
   298b4:	cmp	r5, #0
   298b8:	beq	298e0 <fputs@plt+0x1876c>
   298bc:	mov	r1, r5
   298c0:	mov	r0, r8
   298c4:	bl	29644 <fputs@plt+0x184d0>
   298c8:	cmp	r0, #0
   298cc:	movne	r0, #0
   298d0:	bne	29904 <fputs@plt+0x18790>
   298d4:	ldrb	r3, [r5, r4]
   298d8:	cmp	r3, #0
   298dc:	bne	29904 <fputs@plt+0x18790>
   298e0:	cmp	r6, #0
   298e4:	moveq	r0, #1
   298e8:	beq	29904 <fputs@plt+0x18790>
   298ec:	add	r0, r4, #1
   298f0:	mov	r1, r6
   298f4:	add	r0, r8, r0
   298f8:	bl	14234 <fputs@plt+0x30c0>
   298fc:	clz	r0, r0
   29900:	lsr	r0, r0, #5
   29904:	ldrd	r4, [sp]
   29908:	ldrd	r6, [sp, #8]
   2990c:	ldr	r8, [sp, #16]
   29910:	add	sp, sp, #20
   29914:	pop	{pc}		; (ldr pc, [sp], #4)
   29918:	mov	r2, #0
   2991c:	mov	r4, r2
   29920:	b	29850 <fputs@plt+0x186dc>
   29924:	mov	r2, #0
   29928:	mov	r4, r2
   2992c:	b	298b4 <fputs@plt+0x18740>
   29930:	strd	r4, [sp, #-36]!	; 0xffffffdc
   29934:	strd	r6, [sp, #8]
   29938:	strd	r8, [sp, #16]
   2993c:	strd	sl, [sp, #24]
   29940:	str	lr, [sp, #32]
   29944:	sub	sp, sp, #12
   29948:	mov	r8, r0
   2994c:	str	r1, [sp, #4]
   29950:	str	r2, [sp]
   29954:	movw	r3, #32968	; 0x80c8
   29958:	movt	r3, #8
   2995c:	ldrb	r2, [r0]
   29960:	add	r3, r3, r2
   29964:	ldrb	r3, [r3, #320]	; 0x140
   29968:	tst	r3, #4
   2996c:	bne	299a4 <fputs@plt+0x18830>
   29970:	bl	1c2f8 <fputs@plt+0xb184>
   29974:	mov	r6, r0
   29978:	ldr	r5, [pc, #180]	; 29a34 <fputs@plt+0x188c0>
   2997c:	mov	r4, #0
   29980:	movw	r7, #32968	; 0x80c8
   29984:	movt	r7, #8
   29988:	add	sl, r7, #3024	; 0xbd0
   2998c:	add	sl, sl, #8
   29990:	add	r9, r7, #3056	; 0xbf0
   29994:	add	r9, r9, #4
   29998:	add	r7, r7, #3056	; 0xbf0
   2999c:	add	r7, r7, #12
   299a0:	b	299dc <fputs@plt+0x18868>
   299a4:	bl	15560 <fputs@plt+0x43ec>
   299a8:	uxtb	r3, r0
   299ac:	str	r3, [sp]
   299b0:	ldr	r0, [sp]
   299b4:	add	sp, sp, #12
   299b8:	ldrd	r4, [sp]
   299bc:	ldrd	r6, [sp, #8]
   299c0:	ldrd	r8, [sp, #16]
   299c4:	ldrd	sl, [sp, #24]
   299c8:	add	sp, sp, #32
   299cc:	pop	{pc}		; (ldr pc, [sp], #4)
   299d0:	add	r4, r4, #1
   299d4:	cmp	r4, #8
   299d8:	beq	299b0 <fputs@plt+0x1883c>
   299dc:	ldrb	r3, [r5, #1]!
   299e0:	cmp	r3, r6
   299e4:	bne	299d0 <fputs@plt+0x1885c>
   299e8:	ldrb	r0, [r4, r9]
   299ec:	mov	r2, r6
   299f0:	mov	r1, r8
   299f4:	add	r0, sl, r0
   299f8:	bl	29644 <fputs@plt+0x184d0>
   299fc:	cmp	r0, #0
   29a00:	bne	299d0 <fputs@plt+0x1885c>
   29a04:	ldr	r3, [sp, #4]
   29a08:	cmp	r3, #0
   29a0c:	beq	29a1c <fputs@plt+0x188a8>
   29a10:	ldrb	r3, [r4, r7]
   29a14:	cmp	r3, #1
   29a18:	bhi	299d0 <fputs@plt+0x1885c>
   29a1c:	movw	r3, #32968	; 0x80c8
   29a20:	movt	r3, #8
   29a24:	add	r3, r3, r4
   29a28:	ldrb	r3, [r3, #3068]	; 0xbfc
   29a2c:	str	r3, [sp]
   29a30:	b	299b0 <fputs@plt+0x1883c>
   29a34:	muleq	r8, r7, ip
   29a38:	str	r4, [sp, #-8]!
   29a3c:	str	lr, [sp, #4]
   29a40:	mov	r2, r1
   29a44:	mov	r1, #1
   29a48:	bl	29930 <fputs@plt+0x187bc>
   29a4c:	adds	r0, r0, #0
   29a50:	movne	r0, #1
   29a54:	ldr	r4, [sp]
   29a58:	add	sp, sp, #4
   29a5c:	pop	{pc}		; (ldr pc, [sp], #4)
   29a60:	strd	r4, [sp, #-16]!
   29a64:	str	r6, [sp, #8]
   29a68:	str	lr, [sp, #12]
   29a6c:	mov	r5, r1
   29a70:	mov	r0, r2
   29a74:	mov	r4, r3
   29a78:	cmp	r3, r1
   29a7c:	movlt	r2, r3
   29a80:	movge	r2, r1
   29a84:	ldr	r1, [sp, #16]
   29a88:	bl	29644 <fputs@plt+0x184d0>
   29a8c:	cmp	r0, #0
   29a90:	subeq	r0, r5, r4
   29a94:	ldrd	r4, [sp]
   29a98:	ldr	r6, [sp, #8]
   29a9c:	add	sp, sp, #12
   29aa0:	pop	{pc}		; (ldr pc, [sp], #4)
   29aa4:	mov	r0, #0
   29aa8:	bx	lr
   29aac:	movw	r3, #4408	; 0x1138
   29ab0:	movt	r3, #10
   29ab4:	str	r0, [r3, #220]	; 0xdc
   29ab8:	mov	r0, #0
   29abc:	bx	lr
   29ac0:	ldr	r0, [r0, #32]
   29ac4:	bx	lr
   29ac8:	ldr	r0, [r0, #36]	; 0x24
   29acc:	bx	lr
   29ad0:	cmp	r0, #0
   29ad4:	ldrne	r0, [r0, #168]	; 0xa8
   29ad8:	bx	lr
   29adc:	cmp	r0, #0
   29ae0:	ldrbne	r0, [r0, #87]	; 0x57
   29ae4:	andne	r0, r0, #1
   29ae8:	moveq	r0, #1
   29aec:	bx	lr
   29af0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   29af4:	strd	r6, [sp, #8]
   29af8:	str	r8, [sp, #16]
   29afc:	str	lr, [sp, #20]
   29b00:	mov	r5, r0
   29b04:	ldrsh	r3, [r0, #68]	; 0x44
   29b08:	cmp	r3, #0
   29b0c:	ble	29b48 <fputs@plt+0x189d4>
   29b10:	mov	r4, #0
   29b14:	mov	r6, r4
   29b18:	mov	r7, #1
   29b1c:	ldr	r0, [r5, #60]	; 0x3c
   29b20:	add	r0, r0, r4
   29b24:	bl	23374 <fputs@plt+0x12200>
   29b28:	ldr	r3, [r5, #60]	; 0x3c
   29b2c:	add	r3, r3, r4
   29b30:	strh	r7, [r3, #8]
   29b34:	add	r6, r6, #1
   29b38:	add	r4, r4, #40	; 0x28
   29b3c:	ldrsh	r3, [r5, #68]	; 0x44
   29b40:	cmp	r3, r6
   29b44:	bgt	29b1c <fputs@plt+0x189a8>
   29b48:	ldrsb	r3, [r5, #89]	; 0x59
   29b4c:	cmp	r3, #0
   29b50:	blt	29b6c <fputs@plt+0x189f8>
   29b54:	mov	r0, #0
   29b58:	ldrd	r4, [sp]
   29b5c:	ldrd	r6, [sp, #8]
   29b60:	ldr	r8, [sp, #16]
   29b64:	add	sp, sp, #20
   29b68:	pop	{pc}		; (ldr pc, [sp], #4)
   29b6c:	ldr	r3, [r5, #188]	; 0xbc
   29b70:	cmp	r3, #0
   29b74:	beq	29b54 <fputs@plt+0x189e0>
   29b78:	ldrb	r3, [r5, #87]	; 0x57
   29b7c:	orr	r3, r3, #1
   29b80:	strb	r3, [r5, #87]	; 0x57
   29b84:	b	29b54 <fputs@plt+0x189e0>
   29b88:	str	r4, [sp, #-8]!
   29b8c:	str	lr, [sp, #4]
   29b90:	bl	178e0 <fputs@plt+0x676c>
   29b94:	ldr	r4, [sp]
   29b98:	add	sp, sp, #4
   29b9c:	pop	{pc}		; (ldr pc, [sp], #4)
   29ba0:	str	r4, [sp, #-8]!
   29ba4:	str	lr, [sp, #4]
   29ba8:	bl	17824 <fputs@plt+0x66b0>
   29bac:	ldr	r4, [sp]
   29bb0:	add	sp, sp, #4
   29bb4:	pop	{pc}		; (ldr pc, [sp], #4)
   29bb8:	str	r4, [sp, #-8]!
   29bbc:	str	lr, [sp, #4]
   29bc0:	bl	17824 <fputs@plt+0x66b0>
   29bc4:	ldr	r4, [sp]
   29bc8:	add	sp, sp, #4
   29bcc:	pop	{pc}		; (ldr pc, [sp], #4)
   29bd0:	ldrsh	r3, [r0, #8]
   29bd4:	cmp	r3, #0
   29bd8:	ldrblt	r0, [r0, #11]
   29bdc:	movge	r0, #0
   29be0:	bx	lr
   29be4:	movw	r3, #32968	; 0x80c8
   29be8:	movt	r3, #8
   29bec:	ldrh	r2, [r0, #8]
   29bf0:	and	r2, r2, #31
   29bf4:	add	r3, r3, r2
   29bf8:	ldrb	r0, [r3, #3076]	; 0xc04
   29bfc:	bx	lr
   29c00:	str	r4, [sp, #-8]!
   29c04:	str	lr, [sp, #4]
   29c08:	bl	23518 <fputs@plt+0x123a4>
   29c0c:	ldr	r4, [sp]
   29c10:	add	sp, sp, #4
   29c14:	pop	{pc}		; (ldr pc, [sp], #4)
   29c18:	str	r4, [sp, #-8]!
   29c1c:	str	lr, [sp, #4]
   29c20:	vpush	{d8}
   29c24:	vmov.f64	d8, d0
   29c28:	ldr	r4, [r0]
   29c2c:	mov	r0, r4
   29c30:	bl	23680 <fputs@plt+0x1250c>
   29c34:	vmov.f64	d0, d8
   29c38:	bl	14110 <fputs@plt+0x2f9c>
   29c3c:	cmp	r0, #0
   29c40:	bne	29c50 <fputs@plt+0x18adc>
   29c44:	vstr	d8, [r4]
   29c48:	mov	r3, #8
   29c4c:	strh	r3, [r4, #8]
   29c50:	vpop	{d8}
   29c54:	ldr	r4, [sp]
   29c58:	add	sp, sp, #4
   29c5c:	pop	{pc}		; (ldr pc, [sp], #4)
   29c60:	str	r4, [sp, #-8]!
   29c64:	str	lr, [sp, #4]
   29c68:	mov	r2, r1
   29c6c:	asr	r3, r1, #31
   29c70:	ldr	r0, [r0]
   29c74:	bl	23868 <fputs@plt+0x126f4>
   29c78:	ldr	r4, [sp]
   29c7c:	add	sp, sp, #4
   29c80:	pop	{pc}		; (ldr pc, [sp], #4)
   29c84:	str	r4, [sp, #-8]!
   29c88:	str	lr, [sp, #4]
   29c8c:	ldr	r3, [r0]
   29c90:	ldr	r3, [r3, #32]
   29c94:	ldr	r1, [r3, #84]	; 0x54
   29c98:	bl	29c60 <fputs@plt+0x18aec>
   29c9c:	ldr	r4, [sp]
   29ca0:	add	sp, sp, #4
   29ca4:	pop	{pc}		; (ldr pc, [sp], #4)
   29ca8:	str	r4, [sp, #-8]!
   29cac:	str	lr, [sp, #4]
   29cb0:	ldr	r3, [r0]
   29cb4:	ldr	r3, [r3, #32]
   29cb8:	ldr	r1, [r3, #88]	; 0x58
   29cbc:	bl	29c60 <fputs@plt+0x18aec>
   29cc0:	ldr	r4, [sp]
   29cc4:	add	sp, sp, #4
   29cc8:	pop	{pc}		; (ldr pc, [sp], #4)
   29ccc:	str	r4, [sp, #-8]!
   29cd0:	str	lr, [sp, #4]
   29cd4:	ldr	r0, [r0]
   29cd8:	bl	23868 <fputs@plt+0x126f4>
   29cdc:	ldr	r4, [sp]
   29ce0:	add	sp, sp, #4
   29ce4:	pop	{pc}		; (ldr pc, [sp], #4)
   29ce8:	str	r4, [sp, #-8]!
   29cec:	str	lr, [sp, #4]
   29cf0:	ldr	r3, [r0]
   29cf4:	ldr	r3, [r3, #32]
   29cf8:	ldrd	r2, [r3, #32]
   29cfc:	bl	29ccc <fputs@plt+0x18b58>
   29d00:	ldr	r4, [sp]
   29d04:	add	sp, sp, #4
   29d08:	pop	{pc}		; (ldr pc, [sp], #4)
   29d0c:	str	r4, [sp, #-8]!
   29d10:	str	lr, [sp, #4]
   29d14:	ldr	r0, [r0]
   29d18:	bl	23680 <fputs@plt+0x1250c>
   29d1c:	ldr	r4, [sp]
   29d20:	add	sp, sp, #4
   29d24:	pop	{pc}		; (ldr pc, [sp], #4)
   29d28:	ldr	r2, [r0]
   29d2c:	strb	r1, [r2, #11]
   29d30:	ldrh	r3, [r2, #8]
   29d34:	mvn	r3, r3, lsl #17
   29d38:	mvn	r3, r3, lsr #17
   29d3c:	strh	r3, [r2, #8]
   29d40:	bx	lr
   29d44:	strd	r4, [sp, #-16]!
   29d48:	str	r6, [sp, #8]
   29d4c:	str	lr, [sp, #12]
   29d50:	mov	r5, r1
   29d54:	ldr	r4, [r0]
   29d58:	mov	r0, r4
   29d5c:	bl	23374 <fputs@plt+0x12200>
   29d60:	movw	r3, #16400	; 0x4010
   29d64:	strh	r3, [r4, #8]
   29d68:	mov	r3, #0
   29d6c:	str	r3, [r4, #12]
   29d70:	bic	r5, r5, r5, asr #31
   29d74:	str	r5, [r4]
   29d78:	mov	r2, #1
   29d7c:	strb	r2, [r4, #10]
   29d80:	str	r3, [r4, #16]
   29d84:	ldrd	r4, [sp]
   29d88:	ldr	r6, [sp, #8]
   29d8c:	add	sp, sp, #12
   29d90:	pop	{pc}		; (ldr pc, [sp], #4)
   29d94:	str	r4, [sp, #-16]!
   29d98:	strd	r6, [sp, #4]
   29d9c:	str	lr, [sp, #12]
   29da0:	ldr	r4, [r0]
   29da4:	ldr	r1, [r4, #32]
   29da8:	ldr	r0, [r1, #92]	; 0x5c
   29dac:	asr	r1, r0, #31
   29db0:	cmp	r1, r3
   29db4:	cmpeq	r0, r2
   29db8:	movcc	r0, #18
   29dbc:	bcc	29df0 <fputs@plt+0x18c7c>
   29dc0:	mov	r6, r2
   29dc4:	mov	r0, r4
   29dc8:	bl	23374 <fputs@plt+0x12200>
   29dcc:	movw	r3, #16400	; 0x4010
   29dd0:	strh	r3, [r4, #8]
   29dd4:	mov	r0, #0
   29dd8:	str	r0, [r4, #12]
   29ddc:	bic	r2, r6, r6, asr #31
   29de0:	str	r2, [r4]
   29de4:	mov	r3, #1
   29de8:	strb	r3, [r4, #10]
   29dec:	str	r0, [r4, #16]
   29df0:	ldr	r4, [sp]
   29df4:	ldrd	r6, [sp, #4]
   29df8:	add	sp, sp, #12
   29dfc:	pop	{pc}		; (ldr pc, [sp], #4)
   29e00:	str	r4, [sp, #-8]!
   29e04:	str	lr, [sp, #4]
   29e08:	mov	r4, r0
   29e0c:	ldr	r0, [r0]
   29e10:	bl	23680 <fputs@plt+0x1250c>
   29e14:	mov	r3, #7
   29e18:	str	r3, [r4, #20]
   29e1c:	mov	r3, #1
   29e20:	strb	r3, [r4, #25]
   29e24:	ldr	r3, [r4]
   29e28:	ldr	r0, [r3, #32]
   29e2c:	bl	13e20 <fputs@plt+0x2cac>
   29e30:	ldr	r4, [sp]
   29e34:	add	sp, sp, #4
   29e38:	pop	{pc}		; (ldr pc, [sp], #4)
   29e3c:	ldr	r3, [r0, #4]
   29e40:	ldr	r0, [r3, #4]
   29e44:	bx	lr
   29e48:	ldr	r3, [r0]
   29e4c:	ldr	r0, [r3, #32]
   29e50:	bx	lr
   29e54:	ldr	r3, [r0, #12]
   29e58:	ldr	r3, [r3, #204]	; 0xcc
   29e5c:	cmp	r3, #0
   29e60:	beq	29e94 <fputs@plt+0x18d20>
   29e64:	ldr	r0, [r0, #16]
   29e68:	b	29e78 <fputs@plt+0x18d04>
   29e6c:	ldr	r3, [r3, #16]
   29e70:	cmp	r3, #0
   29e74:	beq	29e94 <fputs@plt+0x18d20>
   29e78:	ldr	r2, [r3]
   29e7c:	cmp	r2, r0
   29e80:	bne	29e6c <fputs@plt+0x18cf8>
   29e84:	ldr	r2, [r3, #4]
   29e88:	cmp	r2, r1
   29e8c:	bne	29e6c <fputs@plt+0x18cf8>
   29e90:	ldr	r3, [r3, #8]
   29e94:	mov	r0, r3
   29e98:	bx	lr
   29e9c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   29ea0:	strd	r6, [sp, #8]
   29ea4:	strd	r8, [sp, #16]
   29ea8:	str	sl, [sp, #24]
   29eac:	str	lr, [sp, #28]
   29eb0:	mov	r8, r2
   29eb4:	mov	r7, r3
   29eb8:	subs	r5, r1, #0
   29ebc:	blt	29f34 <fputs@plt+0x18dc0>
   29ec0:	mov	r6, r0
   29ec4:	ldr	r9, [r0, #12]
   29ec8:	ldr	r4, [r9, #204]	; 0xcc
   29ecc:	cmp	r4, #0
   29ed0:	beq	29f48 <fputs@plt+0x18dd4>
   29ed4:	ldr	r2, [r0, #16]
   29ed8:	b	29ee8 <fputs@plt+0x18d74>
   29edc:	ldr	r4, [r4, #16]
   29ee0:	cmp	r4, #0
   29ee4:	beq	29f48 <fputs@plt+0x18dd4>
   29ee8:	ldr	r3, [r4]
   29eec:	cmp	r3, r2
   29ef0:	bne	29edc <fputs@plt+0x18d68>
   29ef4:	ldr	r3, [r4, #4]
   29ef8:	cmp	r3, r5
   29efc:	bne	29edc <fputs@plt+0x18d68>
   29f00:	ldr	r3, [r4, #12]
   29f04:	cmp	r3, #0
   29f08:	beq	29f14 <fputs@plt+0x18da0>
   29f0c:	ldr	r0, [r4, #8]
   29f10:	blx	r3
   29f14:	str	r8, [r4, #8]
   29f18:	str	r7, [r4, #12]
   29f1c:	ldrd	r4, [sp]
   29f20:	ldrd	r6, [sp, #8]
   29f24:	ldrd	r8, [sp, #16]
   29f28:	ldr	sl, [sp, #24]
   29f2c:	add	sp, sp, #28
   29f30:	pop	{pc}		; (ldr pc, [sp], #4)
   29f34:	cmp	r7, #0
   29f38:	beq	29f1c <fputs@plt+0x18da8>
   29f3c:	mov	r0, r8
   29f40:	blx	r7
   29f44:	b	29f1c <fputs@plt+0x18da8>
   29f48:	mov	r2, #20
   29f4c:	mov	r3, #0
   29f50:	ldr	r0, [r9]
   29f54:	bl	1d294 <fputs@plt+0xc120>
   29f58:	subs	r4, r0, #0
   29f5c:	beq	29f34 <fputs@plt+0x18dc0>
   29f60:	ldr	r3, [r6, #16]
   29f64:	str	r3, [r4]
   29f68:	str	r5, [r4, #4]
   29f6c:	ldr	r3, [r9, #204]	; 0xcc
   29f70:	str	r3, [r4, #16]
   29f74:	str	r4, [r9, #204]	; 0xcc
   29f78:	ldrb	r3, [r6, #25]
   29f7c:	cmp	r3, #0
   29f80:	bne	29f14 <fputs@plt+0x18da0>
   29f84:	str	r3, [r6, #20]
   29f88:	mov	r3, #1
   29f8c:	strb	r3, [r6, #25]
   29f90:	b	29f14 <fputs@plt+0x18da0>
   29f94:	ldr	r3, [r0, #8]
   29f98:	ldr	r0, [r3, #12]
   29f9c:	bx	lr
   29fa0:	cmp	r0, #0
   29fa4:	ldrhne	r0, [r0, #84]	; 0x54
   29fa8:	moveq	r0, #0
   29fac:	bx	lr
   29fb0:	cmp	r0, #0
   29fb4:	beq	29fcc <fputs@plt+0x18e58>
   29fb8:	ldr	r3, [r0, #20]
   29fbc:	cmp	r3, #0
   29fc0:	beq	29fd4 <fputs@plt+0x18e60>
   29fc4:	ldrh	r0, [r0, #84]	; 0x54
   29fc8:	bx	lr
   29fcc:	mov	r0, #0
   29fd0:	bx	lr
   29fd4:	mov	r0, #0
   29fd8:	bx	lr
   29fdc:	str	r4, [sp, #-8]!
   29fe0:	str	lr, [sp, #4]
   29fe4:	vpush	{d8}
   29fe8:	mov	r4, r0
   29fec:	bl	237c4 <fputs@plt+0x12650>
   29ff0:	bl	178e0 <fputs@plt+0x676c>
   29ff4:	vmov.f64	d8, d0
   29ff8:	mov	r0, r4
   29ffc:	bl	23798 <fputs@plt+0x12624>
   2a000:	vmov.f64	d0, d8
   2a004:	vpop	{d8}
   2a008:	ldr	r4, [sp]
   2a00c:	add	sp, sp, #4
   2a010:	pop	{pc}		; (ldr pc, [sp], #4)
   2a014:	strd	r4, [sp, #-16]!
   2a018:	str	r6, [sp, #8]
   2a01c:	str	lr, [sp, #12]
   2a020:	mov	r5, r0
   2a024:	bl	237c4 <fputs@plt+0x12650>
   2a028:	bl	29ba0 <fputs@plt+0x18a2c>
   2a02c:	mov	r4, r0
   2a030:	mov	r0, r5
   2a034:	bl	23798 <fputs@plt+0x12624>
   2a038:	mov	r0, r4
   2a03c:	ldrd	r4, [sp]
   2a040:	ldr	r6, [sp, #8]
   2a044:	add	sp, sp, #12
   2a048:	pop	{pc}		; (ldr pc, [sp], #4)
   2a04c:	strd	r4, [sp, #-16]!
   2a050:	str	r6, [sp, #8]
   2a054:	str	lr, [sp, #12]
   2a058:	mov	r6, r0
   2a05c:	bl	237c4 <fputs@plt+0x12650>
   2a060:	bl	17824 <fputs@plt+0x66b0>
   2a064:	mov	r4, r0
   2a068:	mov	r5, r1
   2a06c:	mov	r0, r6
   2a070:	bl	23798 <fputs@plt+0x12624>
   2a074:	mov	r0, r4
   2a078:	mov	r1, r5
   2a07c:	ldrd	r4, [sp]
   2a080:	ldr	r6, [sp, #8]
   2a084:	add	sp, sp, #12
   2a088:	pop	{pc}		; (ldr pc, [sp], #4)
   2a08c:	strd	r4, [sp, #-16]!
   2a090:	str	r6, [sp, #8]
   2a094:	str	lr, [sp, #12]
   2a098:	mov	r5, r0
   2a09c:	bl	237c4 <fputs@plt+0x12650>
   2a0a0:	mov	r4, r0
   2a0a4:	ldrh	r3, [r0, #8]
   2a0a8:	tst	r3, #2048	; 0x800
   2a0ac:	beq	2a0bc <fputs@plt+0x18f48>
   2a0b0:	bic	r3, r3, #2048	; 0x800
   2a0b4:	orr	r3, r3, #4096	; 0x1000
   2a0b8:	strh	r3, [r0, #8]
   2a0bc:	mov	r0, r5
   2a0c0:	bl	23798 <fputs@plt+0x12624>
   2a0c4:	mov	r0, r4
   2a0c8:	ldrd	r4, [sp]
   2a0cc:	ldr	r6, [sp, #8]
   2a0d0:	add	sp, sp, #12
   2a0d4:	pop	{pc}		; (ldr pc, [sp], #4)
   2a0d8:	strd	r4, [sp, #-16]!
   2a0dc:	str	r6, [sp, #8]
   2a0e0:	str	lr, [sp, #12]
   2a0e4:	mov	r5, r0
   2a0e8:	bl	237c4 <fputs@plt+0x12650>
   2a0ec:	movw	r3, #32968	; 0x80c8
   2a0f0:	movt	r3, #8
   2a0f4:	ldrh	r2, [r0, #8]
   2a0f8:	and	r2, r2, #31
   2a0fc:	add	r3, r3, r2
   2a100:	ldrb	r4, [r3, #3076]	; 0xc04
   2a104:	mov	r0, r5
   2a108:	bl	23798 <fputs@plt+0x12624>
   2a10c:	mov	r0, r4
   2a110:	ldrd	r4, [sp]
   2a114:	ldr	r6, [sp, #8]
   2a118:	add	sp, sp, #12
   2a11c:	pop	{pc}		; (ldr pc, [sp], #4)
   2a120:	str	r4, [sp, #-8]!
   2a124:	str	lr, [sp, #4]
   2a128:	mov	r3, #0
   2a12c:	movw	r2, #7424	; 0x1d00
   2a130:	movt	r2, #3
   2a134:	bl	1fc6c <fputs@plt+0xeaf8>
   2a138:	ldr	r4, [sp]
   2a13c:	add	sp, sp, #4
   2a140:	pop	{pc}		; (ldr pc, [sp], #4)
   2a144:	str	r4, [sp, #-8]!
   2a148:	str	lr, [sp, #4]
   2a14c:	mov	r3, #0
   2a150:	movw	r2, #15016	; 0x3aa8
   2a154:	movt	r2, #3
   2a158:	bl	1fc6c <fputs@plt+0xeaf8>
   2a15c:	ldr	r4, [sp]
   2a160:	add	sp, sp, #4
   2a164:	pop	{pc}		; (ldr pc, [sp], #4)
   2a168:	str	r4, [sp, #-8]!
   2a16c:	str	lr, [sp, #4]
   2a170:	mov	r3, #1
   2a174:	movw	r2, #7424	; 0x1d00
   2a178:	movt	r2, #3
   2a17c:	bl	1fc6c <fputs@plt+0xeaf8>
   2a180:	ldr	r4, [sp]
   2a184:	add	sp, sp, #4
   2a188:	pop	{pc}		; (ldr pc, [sp], #4)
   2a18c:	str	r4, [sp, #-8]!
   2a190:	str	lr, [sp, #4]
   2a194:	mov	r3, #1
   2a198:	movw	r2, #15016	; 0x3aa8
   2a19c:	movt	r2, #3
   2a1a0:	bl	1fc6c <fputs@plt+0xeaf8>
   2a1a4:	ldr	r4, [sp]
   2a1a8:	add	sp, sp, #4
   2a1ac:	pop	{pc}		; (ldr pc, [sp], #4)
   2a1b0:	cmp	r0, #0
   2a1b4:	ldrshne	r0, [r0, #68]	; 0x44
   2a1b8:	moveq	r0, #0
   2a1bc:	bx	lr
   2a1c0:	mov	r2, r0
   2a1c4:	cmp	r1, #0
   2a1c8:	movle	r3, #1
   2a1cc:	movgt	r3, #0
   2a1d0:	cmp	r0, #0
   2a1d4:	movne	r0, r3
   2a1d8:	moveq	r0, #1
   2a1dc:	cmp	r0, #0
   2a1e0:	bne	2a200 <fputs@plt+0x1908c>
   2a1e4:	ldrsh	r3, [r2, #70]	; 0x46
   2a1e8:	cmp	r3, r1
   2a1ec:	blt	2a208 <fputs@plt+0x19094>
   2a1f0:	sub	r1, r1, #-1073741823	; 0xc0000001
   2a1f4:	ldr	r3, [r2, #64]	; 0x40
   2a1f8:	ldr	r0, [r3, r1, lsl #2]
   2a1fc:	bx	lr
   2a200:	mov	r0, #0
   2a204:	bx	lr
   2a208:	mov	r0, #0
   2a20c:	bx	lr
   2a210:	strd	r4, [sp, #-16]!
   2a214:	str	r6, [sp, #8]
   2a218:	str	lr, [sp, #12]
   2a21c:	mov	r5, r0
   2a220:	mov	r4, r1
   2a224:	mov	r0, r1
   2a228:	bl	1c2f8 <fputs@plt+0xb184>
   2a22c:	mov	r2, r0
   2a230:	mov	r1, r4
   2a234:	mov	r0, r5
   2a238:	bl	1faa8 <fputs@plt+0xe934>
   2a23c:	ldrd	r4, [sp]
   2a240:	ldr	r6, [sp, #8]
   2a244:	add	sp, sp, #12
   2a248:	pop	{pc}		; (ldr pc, [sp], #4)
   2a24c:	ldrsh	r2, [r0, #68]	; 0x44
   2a250:	ldrsh	r3, [r1, #68]	; 0x44
   2a254:	cmp	r2, r3
   2a258:	bne	2a318 <fputs@plt+0x191a4>
   2a25c:	ldrsb	r3, [r1, #89]	; 0x59
   2a260:	cmp	r3, #0
   2a264:	blt	2a2e0 <fputs@plt+0x1916c>
   2a268:	ldrsb	r3, [r0, #89]	; 0x59
   2a26c:	cmp	r3, #0
   2a270:	blt	2a2fc <fputs@plt+0x19188>
   2a274:	ldrsh	r3, [r0, #68]	; 0x44
   2a278:	cmp	r3, #0
   2a27c:	ble	2a320 <fputs@plt+0x191ac>
   2a280:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2a284:	strd	r6, [sp, #8]
   2a288:	str	r8, [sp, #16]
   2a28c:	str	lr, [sp, #20]
   2a290:	mov	r6, r1
   2a294:	mov	r4, r0
   2a298:	mov	r5, #0
   2a29c:	mov	r7, r5
   2a2a0:	ldr	r1, [r4, #60]	; 0x3c
   2a2a4:	ldr	r0, [r6, #60]	; 0x3c
   2a2a8:	add	r1, r1, r5
   2a2ac:	add	r0, r0, r5
   2a2b0:	bl	23548 <fputs@plt+0x123d4>
   2a2b4:	add	r7, r7, #1
   2a2b8:	add	r5, r5, #40	; 0x28
   2a2bc:	ldrsh	r3, [r4, #68]	; 0x44
   2a2c0:	cmp	r7, r3
   2a2c4:	blt	2a2a0 <fputs@plt+0x1912c>
   2a2c8:	mov	r0, #0
   2a2cc:	ldrd	r4, [sp]
   2a2d0:	ldrd	r6, [sp, #8]
   2a2d4:	ldr	r8, [sp, #16]
   2a2d8:	add	sp, sp, #20
   2a2dc:	pop	{pc}		; (ldr pc, [sp], #4)
   2a2e0:	ldr	r3, [r1, #188]	; 0xbc
   2a2e4:	cmp	r3, #0
   2a2e8:	beq	2a268 <fputs@plt+0x190f4>
   2a2ec:	ldrb	r3, [r1, #87]	; 0x57
   2a2f0:	orr	r3, r3, #1
   2a2f4:	strb	r3, [r1, #87]	; 0x57
   2a2f8:	b	2a268 <fputs@plt+0x190f4>
   2a2fc:	ldr	r3, [r0, #188]	; 0xbc
   2a300:	cmp	r3, #0
   2a304:	beq	2a274 <fputs@plt+0x19100>
   2a308:	ldrb	r3, [r0, #87]	; 0x57
   2a30c:	orr	r3, r3, #1
   2a310:	strb	r3, [r0, #87]	; 0x57
   2a314:	b	2a274 <fputs@plt+0x19100>
   2a318:	mov	r0, #1
   2a31c:	bx	lr
   2a320:	mov	r0, #0
   2a324:	bx	lr
   2a328:	cmp	r0, #0
   2a32c:	ldrne	r0, [r0]
   2a330:	bx	lr
   2a334:	cmp	r0, #0
   2a338:	ldrbne	r0, [r0, #89]	; 0x59
   2a33c:	ubfxne	r0, r0, #5, #1
   2a340:	moveq	r0, #1
   2a344:	bx	lr
   2a348:	cmp	r0, #0
   2a34c:	beq	2a378 <fputs@plt+0x19204>
   2a350:	ldr	r3, [r0, #76]	; 0x4c
   2a354:	cmp	r3, #0
   2a358:	blt	2a380 <fputs@plt+0x1920c>
   2a35c:	ldr	r0, [r0, #40]	; 0x28
   2a360:	movw	r3, #3491	; 0xda3
   2a364:	movt	r3, #48626	; 0xbdf2
   2a368:	cmp	r0, r3
   2a36c:	movne	r0, #0
   2a370:	moveq	r0, #1
   2a374:	bx	lr
   2a378:	mov	r0, #0
   2a37c:	bx	lr
   2a380:	mov	r0, #0
   2a384:	bx	lr
   2a388:	cmp	r1, #0
   2a38c:	ldreq	r0, [r0, #4]
   2a390:	ldrne	r0, [r1, #52]	; 0x34
   2a394:	bx	lr
   2a398:	add	r1, r0, r1, lsl #2
   2a39c:	ldr	r0, [r1, #108]	; 0x6c
   2a3a0:	cmp	r2, #0
   2a3a4:	movne	r3, #0
   2a3a8:	strne	r3, [r1, #108]	; 0x6c
   2a3ac:	bx	lr
   2a3b0:	movw	r3, #32968	; 0x80c8
   2a3b4:	movt	r3, #8
   2a3b8:	ldrh	r2, [r0, #8]
   2a3bc:	and	r2, r2, #31
   2a3c0:	add	r3, r3, r2
   2a3c4:	ldrb	r3, [r3, #3076]	; 0xc04
   2a3c8:	cmp	r3, #3
   2a3cc:	beq	2a3d8 <fputs@plt+0x19264>
   2a3d0:	mov	r0, r3
   2a3d4:	bx	lr
   2a3d8:	str	r4, [sp, #-8]!
   2a3dc:	str	lr, [sp, #4]
   2a3e0:	mov	r4, r0
   2a3e4:	mov	r1, #0
   2a3e8:	bl	1fe54 <fputs@plt+0xece0>
   2a3ec:	movw	r3, #32968	; 0x80c8
   2a3f0:	movt	r3, #8
   2a3f4:	ldrh	r2, [r4, #8]
   2a3f8:	and	r2, r2, #31
   2a3fc:	add	r3, r3, r2
   2a400:	ldrb	r3, [r3, #3076]	; 0xc04
   2a404:	mov	r0, r3
   2a408:	ldr	r4, [sp]
   2a40c:	add	sp, sp, #4
   2a410:	pop	{pc}		; (ldr pc, [sp], #4)
   2a414:	cmp	r0, #0
   2a418:	beq	2a430 <fputs@plt+0x192bc>
   2a41c:	ldr	r3, [r0, #20]
   2a420:	cmp	r3, #0
   2a424:	beq	2a438 <fputs@plt+0x192c4>
   2a428:	ldr	r0, [r0, #4]
   2a42c:	bx	lr
   2a430:	mov	r0, #0
   2a434:	bx	lr
   2a438:	mov	r0, #0
   2a43c:	bx	lr
   2a440:	str	r4, [sp, #-8]!
   2a444:	str	lr, [sp, #4]
   2a448:	str	r1, [r0, #296]	; 0x128
   2a44c:	str	r2, [r0, #300]	; 0x12c
   2a450:	bl	17ca8 <fputs@plt+0x6b34>
   2a454:	mov	r0, #0
   2a458:	ldr	r4, [sp]
   2a45c:	add	sp, sp, #4
   2a460:	pop	{pc}		; (ldr pc, [sp], #4)
   2a464:	str	r4, [sp, #-8]!
   2a468:	str	lr, [sp, #4]
   2a46c:	mov	r3, #91	; 0x5b
   2a470:	ldr	r2, [pc, #20]	; 2a48c <fputs@plt+0x19318>
   2a474:	bl	198c0 <fputs@plt+0x874c>
   2a478:	clz	r0, r0
   2a47c:	lsr	r0, r0, #5
   2a480:	ldr	r4, [sp]
   2a484:	add	sp, sp, #4
   2a488:	pop	{pc}		; (ldr pc, [sp], #4)
   2a48c:	andeq	r8, r8, ip, ror #25
   2a490:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2a494:	strd	r6, [sp, #8]
   2a498:	strd	r8, [sp, #16]
   2a49c:	str	sl, [sp, #24]
   2a4a0:	str	lr, [sp, #28]
   2a4a4:	mov	r4, r0
   2a4a8:	ldr	r8, [sp, #32]
   2a4ac:	ldrb	r0, [r0]
   2a4b0:	subs	r9, r1, #0
   2a4b4:	movgt	r2, #1
   2a4b8:	movle	r2, #0
   2a4bc:	cmp	r0, #0
   2a4c0:	moveq	r2, #0
   2a4c4:	cmp	r2, #0
   2a4c8:	beq	2a540 <fputs@plt+0x193cc>
   2a4cc:	sub	r6, r3, #2
   2a4d0:	mov	r5, #0
   2a4d4:	mov	r7, r5
   2a4d8:	b	2a508 <fputs@plt+0x19394>
   2a4dc:	mov	r1, r7
   2a4e0:	bl	157cc <fputs@plt+0x4658>
   2a4e4:	strh	r0, [r6, #2]!
   2a4e8:	ldrb	r3, [r4]
   2a4ec:	cmp	r3, #32
   2a4f0:	addeq	r4, r4, #1
   2a4f4:	add	r5, r5, #1
   2a4f8:	ldrb	r3, [r4]
   2a4fc:	cmp	r3, #0
   2a500:	cmpne	r9, r5
   2a504:	ble	2a540 <fputs@plt+0x193cc>
   2a508:	ldrb	r3, [r4]
   2a50c:	sub	r2, r3, #48	; 0x30
   2a510:	cmp	r2, #9
   2a514:	movhi	r0, r7
   2a518:	bhi	2a4dc <fputs@plt+0x19368>
   2a51c:	mov	r0, r7
   2a520:	add	r0, r0, r0, lsl #2
   2a524:	add	r3, r3, r0, lsl #1
   2a528:	sub	r0, r3, #48	; 0x30
   2a52c:	ldrb	r3, [r4, #1]!
   2a530:	sub	r2, r3, #48	; 0x30
   2a534:	cmp	r2, #9
   2a538:	bls	2a520 <fputs@plt+0x193ac>
   2a53c:	b	2a4dc <fputs@plt+0x19368>
   2a540:	ldrb	r3, [r8, #55]	; 0x37
   2a544:	and	r3, r3, #251	; 0xfb
   2a548:	bfc	r3, #6, #1
   2a54c:	strb	r3, [r8, #55]	; 0x37
   2a550:	movw	r5, #47500	; 0xb98c
   2a554:	movt	r5, #8
   2a558:	movw	r6, #47512	; 0xb998
   2a55c:	movt	r6, #8
   2a560:	movw	r7, #47524	; 0xb9a4
   2a564:	movt	r7, #8
   2a568:	b	2a5c4 <fputs@plt+0x19450>
   2a56c:	mov	r1, r4
   2a570:	mov	r0, r6
   2a574:	bl	2a464 <fputs@plt+0x192f0>
   2a578:	cmp	r0, #0
   2a57c:	bne	2a5f4 <fputs@plt+0x19480>
   2a580:	add	r0, r4, #3
   2a584:	bl	15560 <fputs@plt+0x43ec>
   2a588:	asr	r1, r0, #31
   2a58c:	bl	157cc <fputs@plt+0x4658>
   2a590:	strh	r0, [r8, #48]	; 0x30
   2a594:	ldrb	r3, [r4]
   2a598:	tst	r3, #223	; 0xdf
   2a59c:	beq	2a5ac <fputs@plt+0x19438>
   2a5a0:	ldrb	r3, [r4, #1]!
   2a5a4:	tst	r3, #223	; 0xdf
   2a5a8:	bne	2a5a0 <fputs@plt+0x1942c>
   2a5ac:	ldrb	r3, [r4]
   2a5b0:	cmp	r3, #32
   2a5b4:	bne	2a5c4 <fputs@plt+0x19450>
   2a5b8:	ldrb	r3, [r4, #1]!
   2a5bc:	cmp	r3, #32
   2a5c0:	beq	2a5b8 <fputs@plt+0x19444>
   2a5c4:	ldrb	r3, [r4]
   2a5c8:	cmp	r3, #0
   2a5cc:	beq	2a618 <fputs@plt+0x194a4>
   2a5d0:	mov	r1, r4
   2a5d4:	mov	r0, r5
   2a5d8:	bl	2a464 <fputs@plt+0x192f0>
   2a5dc:	cmp	r0, #0
   2a5e0:	bne	2a56c <fputs@plt+0x193f8>
   2a5e4:	ldrb	r3, [r8, #55]	; 0x37
   2a5e8:	orr	r3, r3, #4
   2a5ec:	strb	r3, [r8, #55]	; 0x37
   2a5f0:	b	2a594 <fputs@plt+0x19420>
   2a5f4:	mov	r1, r4
   2a5f8:	mov	r0, r7
   2a5fc:	bl	2a464 <fputs@plt+0x192f0>
   2a600:	cmp	r0, #0
   2a604:	bne	2a594 <fputs@plt+0x19420>
   2a608:	ldrb	r3, [r8, #55]	; 0x37
   2a60c:	orr	r3, r3, #64	; 0x40
   2a610:	strb	r3, [r8, #55]	; 0x37
   2a614:	b	2a594 <fputs@plt+0x19420>
   2a618:	ldrd	r4, [sp]
   2a61c:	ldrd	r6, [sp, #8]
   2a620:	ldrd	r8, [sp, #16]
   2a624:	ldr	sl, [sp, #24]
   2a628:	add	sp, sp, #28
   2a62c:	pop	{pc}		; (ldr pc, [sp], #4)
   2a630:	strd	r4, [sp, #-20]!	; 0xffffffec
   2a634:	strd	r6, [sp, #8]
   2a638:	str	lr, [sp, #16]
   2a63c:	sub	sp, sp, #68	; 0x44
   2a640:	subs	r4, r2, #0
   2a644:	beq	2a71c <fputs@plt+0x195a8>
   2a648:	ldr	r1, [r4]
   2a64c:	cmp	r1, #0
   2a650:	beq	2a71c <fputs@plt+0x195a8>
   2a654:	ldr	r3, [r4, #8]
   2a658:	cmp	r3, #0
   2a65c:	beq	2a71c <fputs@plt+0x195a8>
   2a660:	mov	r5, r0
   2a664:	ldr	r2, [r0, #4]
   2a668:	ldr	r0, [r0]
   2a66c:	bl	19020 <fputs@plt+0x7eac>
   2a670:	subs	r6, r0, #0
   2a674:	beq	2a71c <fputs@plt+0x195a8>
   2a678:	ldr	r7, [r4, #4]
   2a67c:	cmp	r7, #0
   2a680:	beq	2a6f0 <fputs@plt+0x1957c>
   2a684:	mov	r1, r7
   2a688:	ldr	r0, [r4]
   2a68c:	bl	294a8 <fputs@plt+0x18334>
   2a690:	cmp	r0, #0
   2a694:	bne	2a734 <fputs@plt+0x195c0>
   2a698:	mov	r0, r6
   2a69c:	bl	191f0 <fputs@plt+0x807c>
   2a6a0:	mov	r5, r0
   2a6a4:	ldr	r0, [r4, #8]
   2a6a8:	cmp	r5, #0
   2a6ac:	beq	2a6f4 <fputs@plt+0x19580>
   2a6b0:	ldrh	r1, [r5, #50]	; 0x32
   2a6b4:	ldrb	r3, [r5, #55]	; 0x37
   2a6b8:	bfc	r3, #2, #1
   2a6bc:	strb	r3, [r5, #55]	; 0x37
   2a6c0:	ldr	r3, [r5, #8]
   2a6c4:	str	r5, [sp]
   2a6c8:	mov	r2, #0
   2a6cc:	add	r1, r1, #1
   2a6d0:	bl	2a490 <fputs@plt+0x1931c>
   2a6d4:	ldr	r3, [r5, #36]	; 0x24
   2a6d8:	cmp	r3, #0
   2a6dc:	bne	2a71c <fputs@plt+0x195a8>
   2a6e0:	ldr	r3, [r5, #8]
   2a6e4:	ldrsh	r3, [r3]
   2a6e8:	strh	r3, [r6, #38]	; 0x26
   2a6ec:	b	2a71c <fputs@plt+0x195a8>
   2a6f0:	ldr	r0, [r4, #8]
   2a6f4:	ldrsh	r3, [r6, #40]	; 0x28
   2a6f8:	strh	r3, [sp, #56]	; 0x38
   2a6fc:	add	r3, sp, #8
   2a700:	str	r3, [sp]
   2a704:	add	r3, r6, #38	; 0x26
   2a708:	mov	r2, #0
   2a70c:	mov	r1, #1
   2a710:	bl	2a490 <fputs@plt+0x1931c>
   2a714:	ldrsh	r3, [sp, #56]	; 0x38
   2a718:	strh	r3, [r6, #40]	; 0x28
   2a71c:	mov	r0, #0
   2a720:	add	sp, sp, #68	; 0x44
   2a724:	ldrd	r4, [sp]
   2a728:	ldrd	r6, [sp, #8]
   2a72c:	add	sp, sp, #16
   2a730:	pop	{pc}		; (ldr pc, [sp], #4)
   2a734:	ldr	r2, [r5, #4]
   2a738:	mov	r1, r7
   2a73c:	ldr	r0, [r5]
   2a740:	bl	190d0 <fputs@plt+0x7f5c>
   2a744:	mov	r5, r0
   2a748:	b	2a6a4 <fputs@plt+0x19530>
   2a74c:	str	r4, [sp, #-8]!
   2a750:	str	lr, [sp, #4]
   2a754:	mov	r3, r2
   2a758:	ldr	r2, [pc, #20]	; 2a774 <fputs@plt+0x19600>
   2a75c:	bl	198c0 <fputs@plt+0x874c>
   2a760:	clz	r0, r0
   2a764:	lsr	r0, r0, #5
   2a768:	ldr	r4, [sp]
   2a76c:	add	sp, sp, #4
   2a770:	pop	{pc}		; (ldr pc, [sp], #4)
   2a774:	strdeq	r8, [r8], -r0
   2a778:	str	r4, [sp, #-8]!
   2a77c:	str	lr, [sp, #4]
   2a780:	movw	r3, #22488	; 0x57d8
   2a784:	movt	r3, #10
   2a788:	ldr	lr, [r3, #340]	; 0x154
   2a78c:	subs	r3, lr, #1
   2a790:	bmi	2a808 <fputs@plt+0x19694>
   2a794:	movw	r2, #22488	; 0x57d8
   2a798:	movt	r2, #10
   2a79c:	ldr	r4, [r2, #344]	; 0x158
   2a7a0:	add	r1, r4, r3, lsl #2
   2a7a4:	ldr	r2, [r4, r3, lsl #2]
   2a7a8:	cmp	r0, r2
   2a7ac:	subne	r2, lr, #2
   2a7b0:	addne	r2, r4, r2, lsl #2
   2a7b4:	beq	2a7d8 <fputs@plt+0x19664>
   2a7b8:	sub	r3, r3, #1
   2a7bc:	cmn	r3, #1
   2a7c0:	beq	2a800 <fputs@plt+0x1968c>
   2a7c4:	mov	r1, r2
   2a7c8:	sub	r2, r2, #4
   2a7cc:	ldr	ip, [r1]
   2a7d0:	cmp	ip, r0
   2a7d4:	bne	2a7b8 <fputs@plt+0x19644>
   2a7d8:	sub	lr, lr, #1
   2a7dc:	movw	r3, #22488	; 0x57d8
   2a7e0:	movt	r3, #10
   2a7e4:	str	lr, [r3, #340]	; 0x154
   2a7e8:	ldr	r3, [r4, lr, lsl #2]
   2a7ec:	str	r3, [r1]
   2a7f0:	mov	r0, #1
   2a7f4:	ldr	r4, [sp]
   2a7f8:	add	sp, sp, #4
   2a7fc:	pop	{pc}		; (ldr pc, [sp], #4)
   2a800:	mov	r0, #0
   2a804:	b	2a7f4 <fputs@plt+0x19680>
   2a808:	mov	r0, #0
   2a80c:	b	2a7f4 <fputs@plt+0x19680>
   2a810:	cmp	r0, #0
   2a814:	bxeq	lr
   2a818:	strd	r4, [sp, #-16]!
   2a81c:	str	r6, [sp, #8]
   2a820:	str	lr, [sp, #12]
   2a824:	sub	r6, r0, #4
   2a828:	ldr	r5, [r0, #-4]
   2a82c:	cmp	r5, #1
   2a830:	ble	2a860 <fputs@plt+0x196ec>
   2a834:	mov	r4, r6
   2a838:	sub	r0, r0, #8
   2a83c:	add	r5, r0, r5, lsl #2
   2a840:	b	2a850 <fputs@plt+0x196dc>
   2a844:	bl	2143c <fputs@plt+0x102c8>
   2a848:	cmp	r4, r5
   2a84c:	beq	2a860 <fputs@plt+0x196ec>
   2a850:	ldr	r0, [r4, #4]!
   2a854:	cmp	r0, #0
   2a858:	bne	2a844 <fputs@plt+0x196d0>
   2a85c:	b	2a848 <fputs@plt+0x196d4>
   2a860:	mov	r0, r6
   2a864:	bl	2143c <fputs@plt+0x102c8>
   2a868:	ldrd	r4, [sp]
   2a86c:	ldr	r6, [sp, #8]
   2a870:	add	sp, sp, #12
   2a874:	pop	{pc}		; (ldr pc, [sp], #4)
   2a878:	movw	r3, #32968	; 0x80c8
   2a87c:	movt	r3, #8
   2a880:	ldrb	r2, [r0, #74]	; 0x4a
   2a884:	add	r3, r3, r2
   2a888:	ldrb	r0, [r3, #3115]	; 0xc2b
   2a88c:	bx	lr
   2a890:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2a894:	strd	r6, [sp, #8]
   2a898:	strd	r8, [sp, #16]
   2a89c:	strd	sl, [sp, #24]
   2a8a0:	str	lr, [sp, #32]
   2a8a4:	sub	sp, sp, #20
   2a8a8:	ldrb	r3, [r0]
   2a8ac:	cmp	r3, #0
   2a8b0:	beq	2ae24 <fputs@plt+0x19cb0>
   2a8b4:	mov	r5, r0
   2a8b8:	mov	r4, #0
   2a8bc:	movw	r6, #32968	; 0x80c8
   2a8c0:	movt	r6, #8
   2a8c4:	movw	r7, #3124	; 0xc34
   2a8c8:	movw	fp, #47576	; 0xb9d8
   2a8cc:	movt	fp, #8
   2a8d0:	movw	sl, #47572	; 0xb9d4
   2a8d4:	movt	sl, #8
   2a8d8:	movw	r2, #47560	; 0xb9c8
   2a8dc:	movt	r2, #8
   2a8e0:	str	r2, [sp, #12]
   2a8e4:	movw	r9, #47552	; 0xb9c0
   2a8e8:	movt	r9, #8
   2a8ec:	movw	r2, #47544	; 0xb9b8
   2a8f0:	movt	r2, #8
   2a8f4:	str	r2, [sp, #4]
   2a8f8:	movw	r2, #47536	; 0xb9b0
   2a8fc:	movt	r2, #8
   2a900:	str	r2, [sp, #8]
   2a904:	b	2acb4 <fputs@plt+0x19b40>
   2a908:	mov	r3, #1
   2a90c:	b	2ac94 <fputs@plt+0x19b20>
   2a910:	ldrb	r3, [r5, #1]
   2a914:	cmp	r3, #42	; 0x2a
   2a918:	movne	r3, #2
   2a91c:	bne	2ac94 <fputs@plt+0x19b20>
   2a920:	add	r2, r5, #2
   2a924:	ldrb	r3, [r5, #2]
   2a928:	cmp	r3, #0
   2a92c:	bne	2a944 <fputs@plt+0x197d0>
   2a930:	mov	r0, #0
   2a934:	b	2ae34 <fputs@plt+0x19cc0>
   2a938:	ldrb	r3, [r2, #1]!
   2a93c:	cmp	r3, #0
   2a940:	beq	2ae50 <fputs@plt+0x19cdc>
   2a944:	cmp	r3, #42	; 0x2a
   2a948:	bne	2a938 <fputs@plt+0x197c4>
   2a94c:	ldrb	r3, [r2, #1]
   2a950:	cmp	r3, #47	; 0x2f
   2a954:	bne	2a938 <fputs@plt+0x197c4>
   2a958:	add	r5, r2, #1
   2a95c:	mov	r3, #1
   2a960:	b	2ac94 <fputs@plt+0x19b20>
   2a964:	ldrb	r3, [r5, #1]
   2a968:	cmp	r3, #45	; 0x2d
   2a96c:	movne	r3, #2
   2a970:	bne	2ac94 <fputs@plt+0x19b20>
   2a974:	ldrb	r3, [r5]
   2a978:	cmp	r3, #0
   2a97c:	cmpne	r3, #10
   2a980:	beq	2aea4 <fputs@plt+0x19d30>
   2a984:	ldrb	r3, [r5, #1]!
   2a988:	cmp	r3, #0
   2a98c:	cmpne	r3, #10
   2a990:	bne	2a984 <fputs@plt+0x19810>
   2a994:	cmp	r3, #0
   2a998:	beq	2a9a4 <fputs@plt+0x19830>
   2a99c:	mov	r3, #1
   2a9a0:	b	2ac94 <fputs@plt+0x19b20>
   2a9a4:	cmp	r4, #1
   2a9a8:	movne	r0, #0
   2a9ac:	moveq	r0, #1
   2a9b0:	b	2ae34 <fputs@plt+0x19cc0>
   2a9b4:	add	r2, r5, #1
   2a9b8:	ldrb	r3, [r5, #1]
   2a9bc:	cmp	r3, #0
   2a9c0:	cmpne	r3, #93	; 0x5d
   2a9c4:	beq	2a9ec <fputs@plt+0x19878>
   2a9c8:	ldrb	r3, [r2, #1]!
   2a9cc:	cmp	r3, #0
   2a9d0:	cmpne	r3, #93	; 0x5d
   2a9d4:	bne	2a9c8 <fputs@plt+0x19854>
   2a9d8:	mov	r5, r2
   2a9dc:	cmp	r3, #0
   2a9e0:	beq	2ae58 <fputs@plt+0x19ce4>
   2a9e4:	mov	r3, #2
   2a9e8:	b	2ac94 <fputs@plt+0x19b20>
   2a9ec:	mov	r5, r2
   2a9f0:	b	2a9dc <fputs@plt+0x19868>
   2a9f4:	add	r1, r5, #1
   2a9f8:	ldrb	r2, [r5, #1]
   2a9fc:	cmp	r2, r3
   2aa00:	cmpne	r2, #0
   2aa04:	beq	2aa2c <fputs@plt+0x198b8>
   2aa08:	ldrb	r2, [r1, #1]!
   2aa0c:	cmp	r2, r3
   2aa10:	cmpne	r2, #0
   2aa14:	bne	2aa08 <fputs@plt+0x19894>
   2aa18:	mov	r5, r1
   2aa1c:	cmp	r2, #0
   2aa20:	beq	2ae60 <fputs@plt+0x19cec>
   2aa24:	mov	r3, #2
   2aa28:	b	2ac94 <fputs@plt+0x19b20>
   2aa2c:	mov	r5, r1
   2aa30:	b	2aa1c <fputs@plt+0x198a8>
   2aa34:	add	r2, r6, r3
   2aa38:	ldrb	r2, [r2, #320]	; 0x140
   2aa3c:	tst	r2, #70	; 0x46
   2aa40:	moveq	r3, #2
   2aa44:	beq	2ac94 <fputs@plt+0x19b20>
   2aa48:	ldrb	r2, [r5, #1]
   2aa4c:	add	r2, r6, r2
   2aa50:	ldrb	r2, [r2, #320]	; 0x140
   2aa54:	tst	r2, #70	; 0x46
   2aa58:	beq	2ae68 <fputs@plt+0x19cf4>
   2aa5c:	add	r0, r5, #1
   2aa60:	mov	r1, #1
   2aa64:	add	r1, r1, #1
   2aa68:	mov	r8, r1
   2aa6c:	ldrb	r2, [r0, #1]!
   2aa70:	add	r2, r6, r2
   2aa74:	ldrb	r2, [r2, #320]	; 0x140
   2aa78:	tst	r2, #70	; 0x46
   2aa7c:	bne	2aa64 <fputs@plt+0x198f0>
   2aa80:	sub	r3, r3, #67	; 0x43
   2aa84:	cmp	r3, #49	; 0x31
   2aa88:	ldrls	pc, [pc, r3, lsl #2]
   2aa8c:	b	2ac88 <fputs@plt+0x19b14>
   2aa90:	andeq	sl, r2, r8, asr fp
   2aa94:	andeq	sl, r2, r8, lsl #25
   2aa98:	andeq	sl, r2, r8, lsr #24
   2aa9c:	andeq	sl, r2, r8, lsl #25
   2aaa0:	andeq	sl, r2, r8, lsl #25
   2aaa4:	andeq	sl, r2, r8, lsl #25
   2aaa8:	andeq	sl, r2, r8, lsl #25
   2aaac:	andeq	sl, r2, r8, lsl #25
   2aab0:	andeq	sl, r2, r8, lsl #25
   2aab4:	andeq	sl, r2, r8, lsl #25
   2aab8:	andeq	sl, r2, r8, lsl #25
   2aabc:	andeq	sl, r2, r8, lsl #25
   2aac0:	andeq	sl, r2, r8, lsl #25
   2aac4:	andeq	sl, r2, r8, lsl #25
   2aac8:	andeq	sl, r2, r8, lsl #25
   2aacc:	andeq	sl, r2, r8, lsl #25
   2aad0:	andeq	sl, r2, r8, lsl #25
   2aad4:	andeq	sl, r2, r4, lsr #23
   2aad8:	andeq	sl, r2, r8, lsl #25
   2aadc:	andeq	sl, r2, r8, lsl #25
   2aae0:	andeq	sl, r2, r8, lsl #25
   2aae4:	andeq	sl, r2, r8, lsl #25
   2aae8:	andeq	sl, r2, r8, lsl #25
   2aaec:	andeq	sl, r2, r8, lsl #25
   2aaf0:	andeq	sl, r2, r8, lsl #25
   2aaf4:	andeq	sl, r2, r8, lsl #25
   2aaf8:	andeq	sl, r2, r8, lsl #25
   2aafc:	andeq	sl, r2, r8, lsl #25
   2ab00:	andeq	sl, r2, r8, lsl #25
   2ab04:	andeq	sl, r2, r8, lsl #25
   2ab08:	andeq	sl, r2, r8, lsl #25
   2ab0c:	andeq	sl, r2, r8, lsl #25
   2ab10:	andeq	sl, r2, r8, asr fp
   2ab14:	andeq	sl, r2, r8, lsl #25
   2ab18:	andeq	sl, r2, r8, lsr #24
   2ab1c:	andeq	sl, r2, r8, lsl #25
   2ab20:	andeq	sl, r2, r8, lsl #25
   2ab24:	andeq	sl, r2, r8, lsl #25
   2ab28:	andeq	sl, r2, r8, lsl #25
   2ab2c:	andeq	sl, r2, r8, lsl #25
   2ab30:	andeq	sl, r2, r8, lsl #25
   2ab34:	andeq	sl, r2, r8, lsl #25
   2ab38:	andeq	sl, r2, r8, lsl #25
   2ab3c:	andeq	sl, r2, r8, lsl #25
   2ab40:	andeq	sl, r2, r8, lsl #25
   2ab44:	andeq	sl, r2, r8, lsl #25
   2ab48:	andeq	sl, r2, r8, lsl #25
   2ab4c:	andeq	sl, r2, r8, lsl #25
   2ab50:	andeq	sl, r2, r8, lsl #25
   2ab54:	andeq	sl, r2, r4, lsr #23
   2ab58:	cmp	r1, #6
   2ab5c:	movne	r3, #2
   2ab60:	beq	2ab70 <fputs@plt+0x199fc>
   2ab64:	sub	r8, r8, #1
   2ab68:	add	r5, r5, r8
   2ab6c:	b	2ac94 <fputs@plt+0x19b20>
   2ab70:	mov	r2, #6
   2ab74:	ldr	r1, [sp, #8]
   2ab78:	mov	r0, r5
   2ab7c:	bl	29644 <fputs@plt+0x184d0>
   2ab80:	cmp	r0, #0
   2ab84:	moveq	r3, #4
   2ab88:	movne	r3, #2
   2ab8c:	b	2ab64 <fputs@plt+0x199f0>
   2ab90:	mov	r1, #1
   2ab94:	mov	r8, r1
   2ab98:	b	2aba4 <fputs@plt+0x19a30>
   2ab9c:	mov	r1, #1
   2aba0:	mov	r8, r1
   2aba4:	cmp	r1, #7
   2aba8:	beq	2abe0 <fputs@plt+0x19a6c>
   2abac:	cmp	r1, #4
   2abb0:	beq	2ac00 <fputs@plt+0x19a8c>
   2abb4:	cmp	r1, #9
   2abb8:	movne	r3, #2
   2abbc:	bne	2ab64 <fputs@plt+0x199f0>
   2abc0:	mov	r2, #9
   2abc4:	ldr	r1, [sp, #12]
   2abc8:	mov	r0, r5
   2abcc:	bl	29644 <fputs@plt+0x184d0>
   2abd0:	cmp	r0, #0
   2abd4:	moveq	r3, #5
   2abd8:	movne	r3, #2
   2abdc:	b	2ab64 <fputs@plt+0x199f0>
   2abe0:	mov	r2, #7
   2abe4:	ldr	r1, [sp, #4]
   2abe8:	mov	r0, r5
   2abec:	bl	29644 <fputs@plt+0x184d0>
   2abf0:	cmp	r0, #0
   2abf4:	moveq	r3, #6
   2abf8:	movne	r3, #2
   2abfc:	b	2ab64 <fputs@plt+0x199f0>
   2ac00:	mov	r2, #4
   2ac04:	mov	r1, r9
   2ac08:	mov	r0, r5
   2ac0c:	bl	29644 <fputs@plt+0x184d0>
   2ac10:	cmp	r0, #0
   2ac14:	moveq	r3, #5
   2ac18:	movne	r3, #2
   2ac1c:	b	2ab64 <fputs@plt+0x199f0>
   2ac20:	mov	r1, #1
   2ac24:	mov	r8, r1
   2ac28:	cmp	r1, #3
   2ac2c:	beq	2ac68 <fputs@plt+0x19af4>
   2ac30:	cmp	r1, #7
   2ac34:	movne	r3, #2
   2ac38:	bne	2ab64 <fputs@plt+0x199f0>
   2ac3c:	mov	r2, #7
   2ac40:	mov	r1, fp
   2ac44:	mov	r0, r5
   2ac48:	bl	29644 <fputs@plt+0x184d0>
   2ac4c:	cmp	r0, #0
   2ac50:	moveq	r3, #3
   2ac54:	movne	r3, #2
   2ac58:	b	2ab64 <fputs@plt+0x199f0>
   2ac5c:	mov	r1, #1
   2ac60:	mov	r8, r1
   2ac64:	b	2ac28 <fputs@plt+0x19ab4>
   2ac68:	mov	r2, #3
   2ac6c:	mov	r1, sl
   2ac70:	mov	r0, r5
   2ac74:	bl	29644 <fputs@plt+0x184d0>
   2ac78:	cmp	r0, #0
   2ac7c:	moveq	r3, #7
   2ac80:	movne	r3, #2
   2ac84:	b	2ab64 <fputs@plt+0x199f0>
   2ac88:	mov	r3, #2
   2ac8c:	b	2ab64 <fputs@plt+0x199f0>
   2ac90:	mov	r3, #0
   2ac94:	add	r4, r6, r4, lsl #3
   2ac98:	add	r4, r4, r3
   2ac9c:	ldrb	r4, [r4, r7]
   2aca0:	add	r2, r5, #1
   2aca4:	ldrb	r3, [r5, #1]
   2aca8:	cmp	r3, #0
   2acac:	beq	2ae28 <fputs@plt+0x19cb4>
   2acb0:	mov	r5, r2
   2acb4:	sub	r2, r3, #9
   2acb8:	cmp	r2, #87	; 0x57
   2acbc:	ldrls	pc, [pc, r2, lsl #2]
   2acc0:	b	2aa34 <fputs@plt+0x198c0>
   2acc4:	andeq	sl, r2, r8, lsl #18
   2acc8:	andeq	sl, r2, r8, lsl #18
   2accc:	andeq	sl, r2, r4, lsr sl
   2acd0:	andeq	sl, r2, r8, lsl #18
   2acd4:	andeq	sl, r2, r8, lsl #18
   2acd8:	andeq	sl, r2, r4, lsr sl
   2acdc:	andeq	sl, r2, r4, lsr sl
   2ace0:	andeq	sl, r2, r4, lsr sl
   2ace4:	andeq	sl, r2, r4, lsr sl
   2ace8:	andeq	sl, r2, r4, lsr sl
   2acec:	andeq	sl, r2, r4, lsr sl
   2acf0:	andeq	sl, r2, r4, lsr sl
   2acf4:	andeq	sl, r2, r4, lsr sl
   2acf8:	andeq	sl, r2, r4, lsr sl
   2acfc:	andeq	sl, r2, r4, lsr sl
   2ad00:	andeq	sl, r2, r4, lsr sl
   2ad04:	andeq	sl, r2, r4, lsr sl
   2ad08:	andeq	sl, r2, r4, lsr sl
   2ad0c:	andeq	sl, r2, r4, lsr sl
   2ad10:	andeq	sl, r2, r4, lsr sl
   2ad14:	andeq	sl, r2, r4, lsr sl
   2ad18:	andeq	sl, r2, r4, lsr sl
   2ad1c:	andeq	sl, r2, r4, lsr sl
   2ad20:	andeq	sl, r2, r8, lsl #18
   2ad24:	andeq	sl, r2, r4, lsr sl
   2ad28:	strdeq	sl, [r2], -r4
   2ad2c:	andeq	sl, r2, r4, lsr sl
   2ad30:	andeq	sl, r2, r4, lsr sl
   2ad34:	andeq	sl, r2, r4, lsr sl
   2ad38:	andeq	sl, r2, r4, lsr sl
   2ad3c:	strdeq	sl, [r2], -r4
   2ad40:	andeq	sl, r2, r4, lsr sl
   2ad44:	andeq	sl, r2, r4, lsr sl
   2ad48:	andeq	sl, r2, r4, lsr sl
   2ad4c:	andeq	sl, r2, r4, lsr sl
   2ad50:	andeq	sl, r2, r4, lsr sl
   2ad54:	andeq	sl, r2, r4, ror #18
   2ad58:	andeq	sl, r2, r4, lsr sl
   2ad5c:	andeq	sl, r2, r0, lsl r9
   2ad60:	andeq	sl, r2, r4, lsr sl
   2ad64:	andeq	sl, r2, r4, lsr sl
   2ad68:	andeq	sl, r2, r4, lsr sl
   2ad6c:	andeq	sl, r2, r4, lsr sl
   2ad70:	andeq	sl, r2, r4, lsr sl
   2ad74:	andeq	sl, r2, r4, lsr sl
   2ad78:	andeq	sl, r2, r4, lsr sl
   2ad7c:	andeq	sl, r2, r4, lsr sl
   2ad80:	andeq	sl, r2, r4, lsr sl
   2ad84:	andeq	sl, r2, r4, lsr sl
   2ad88:	andeq	sl, r2, r4, lsr sl
   2ad8c:	muleq	r2, r0, ip
   2ad90:	andeq	sl, r2, r4, lsr sl
   2ad94:	andeq	sl, r2, r4, lsr sl
   2ad98:	andeq	sl, r2, r4, lsr sl
   2ad9c:	andeq	sl, r2, r4, lsr sl
   2ada0:	andeq	sl, r2, r4, lsr sl
   2ada4:	andeq	sl, r2, r4, lsr sl
   2ada8:	andeq	sl, r2, r4, lsr sl
   2adac:	andeq	sl, r2, r4, lsr sl
   2adb0:	andeq	sl, r2, r4, lsr sl
   2adb4:	andeq	sl, r2, r4, lsr sl
   2adb8:	andeq	sl, r2, r4, lsr sl
   2adbc:	andeq	sl, r2, r4, lsr sl
   2adc0:	andeq	sl, r2, r4, lsr sl
   2adc4:	andeq	sl, r2, r4, lsr sl
   2adc8:	andeq	sl, r2, r4, lsr sl
   2adcc:	andeq	sl, r2, r4, lsr sl
   2add0:	andeq	sl, r2, r4, lsr sl
   2add4:	andeq	sl, r2, r4, lsr sl
   2add8:	andeq	sl, r2, r4, lsr sl
   2addc:	andeq	sl, r2, r4, lsr sl
   2ade0:	andeq	sl, r2, r4, lsr sl
   2ade4:	andeq	sl, r2, r4, lsr sl
   2ade8:	andeq	sl, r2, r4, lsr sl
   2adec:	andeq	sl, r2, r4, lsr sl
   2adf0:	andeq	sl, r2, r4, lsr sl
   2adf4:	andeq	sl, r2, r4, lsr sl
   2adf8:	andeq	sl, r2, r4, lsr sl
   2adfc:	andeq	sl, r2, r4, lsr sl
   2ae00:	andeq	sl, r2, r4, lsr sl
   2ae04:	andeq	sl, r2, r4, lsr sl
   2ae08:	andeq	sl, r2, r4, lsr sl
   2ae0c:			; <UNDEFINED> instruction: 0x0002a9b4
   2ae10:	andeq	sl, r2, r4, lsr sl
   2ae14:	andeq	sl, r2, r4, lsr sl
   2ae18:	andeq	sl, r2, r4, lsr sl
   2ae1c:	andeq	sl, r2, r4, lsr sl
   2ae20:	strdeq	sl, [r2], -r4
   2ae24:	mov	r4, r3
   2ae28:	cmp	r4, #1
   2ae2c:	movne	r0, #0
   2ae30:	moveq	r0, #1
   2ae34:	add	sp, sp, #20
   2ae38:	ldrd	r4, [sp]
   2ae3c:	ldrd	r6, [sp, #8]
   2ae40:	ldrd	r8, [sp, #16]
   2ae44:	ldrd	sl, [sp, #24]
   2ae48:	add	sp, sp, #32
   2ae4c:	pop	{pc}		; (ldr pc, [sp], #4)
   2ae50:	mov	r0, #0
   2ae54:	b	2ae34 <fputs@plt+0x19cc0>
   2ae58:	mov	r0, #0
   2ae5c:	b	2ae34 <fputs@plt+0x19cc0>
   2ae60:	mov	r0, #0
   2ae64:	b	2ae34 <fputs@plt+0x19cc0>
   2ae68:	cmp	r3, #84	; 0x54
   2ae6c:	beq	2ab90 <fputs@plt+0x19a1c>
   2ae70:	bls	2ae90 <fputs@plt+0x19d1c>
   2ae74:	cmp	r3, #101	; 0x65
   2ae78:	beq	2ac5c <fputs@plt+0x19ae8>
   2ae7c:	cmp	r3, #116	; 0x74
   2ae80:	beq	2ab9c <fputs@plt+0x19a28>
   2ae84:	mov	r8, #1
   2ae88:	mov	r3, #2
   2ae8c:	b	2ab64 <fputs@plt+0x199f0>
   2ae90:	cmp	r3, #69	; 0x45
   2ae94:	beq	2ac20 <fputs@plt+0x19aac>
   2ae98:	mov	r8, #1
   2ae9c:	mov	r3, #2
   2aea0:	b	2ab64 <fputs@plt+0x199f0>
   2aea4:	cmp	r3, #0
   2aea8:	beq	2a9a4 <fputs@plt+0x19830>
   2aeac:	add	r4, r6, r4, lsl #3
   2aeb0:	ldrb	r4, [r4, #3125]	; 0xc35
   2aeb4:	add	r2, r5, #1
   2aeb8:	ldrb	r3, [r5, #1]
   2aebc:	b	2acb0 <fputs@plt+0x19b3c>
   2aec0:	ldr	r0, [pc]	; 2aec8 <fputs@plt+0x19d54>
   2aec4:	bx	lr
   2aec8:	andeq	r8, r8, ip, lsr sp
   2aecc:	movw	r0, #47584	; 0xb9e0
   2aed0:	movt	r0, #8
   2aed4:	bx	lr
   2aed8:	movw	r0, #62880	; 0xf5a0
   2aedc:	movt	r0, #45	; 0x2d
   2aee0:	bx	lr
   2aee4:	mov	r0, #0
   2aee8:	bx	lr
   2aeec:	push	{r0, r1, r2, r3}
   2aef0:	str	r4, [sp, #-16]!
   2aef4:	strd	r6, [sp, #4]
   2aef8:	str	lr, [sp, #12]
   2aefc:	sub	sp, sp, #8
   2af00:	movw	r3, #4408	; 0x1138
   2af04:	movt	r3, #10
   2af08:	ldr	r4, [r3, #228]	; 0xe4
   2af0c:	cmp	r4, #0
   2af10:	bne	2af8c <fputs@plt+0x19e18>
   2af14:	add	r3, sp, #28
   2af18:	str	r3, [sp, #4]
   2af1c:	ldr	r3, [sp, #24]
   2af20:	sub	r3, r3, #4
   2af24:	cmp	r3, #22
   2af28:	ldrls	pc, [pc, r3, lsl #2]
   2af2c:	b	2afbc <fputs@plt+0x19e48>
   2af30:	andeq	sl, r2, r4, asr #31
   2af34:	andeq	fp, r2, r4
   2af38:	andeq	fp, r2, r4, lsl #1
   2af3c:	strheq	fp, [r2], -r4
   2af40:			; <UNDEFINED> instruction: 0x0002afbc
   2af44:	andeq	fp, r2, r4, rrx
   2af48:			; <UNDEFINED> instruction: 0x0002afbc
   2af4c:			; <UNDEFINED> instruction: 0x0002afbc
   2af50:			; <UNDEFINED> instruction: 0x0002afbc
   2af54:	ldrdeq	fp, [r2], -r0
   2af58:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2af5c:			; <UNDEFINED> instruction: 0x0002afbc
   2af60:	strdeq	fp, [r2], -r8
   2af64:	andeq	fp, r2, r0, lsr #4
   2af68:	andeq	fp, r2, r0, lsl #2
   2af6c:	andeq	fp, r2, r4, asr r1
   2af70:	andeq	fp, r2, r0, asr #4
   2af74:			; <UNDEFINED> instruction: 0x0002afbc
   2af78:	andeq	fp, r2, r0, ror #4
   2af7c:			; <UNDEFINED> instruction: 0x0002afbc
   2af80:	andeq	fp, r2, r4, ror #1
   2af84:	andeq	fp, r2, ip, ror #5
   2af88:	andeq	fp, r2, ip, lsl #6
   2af8c:	movw	r0, #2483	; 0x9b3
   2af90:	movt	r0, #2
   2af94:	bl	34f90 <fputs@plt+0x23e1c>
   2af98:	mov	r4, r0
   2af9c:	mov	r0, r4
   2afa0:	add	sp, sp, #8
   2afa4:	ldr	r4, [sp]
   2afa8:	ldrd	r6, [sp, #4]
   2afac:	ldr	lr, [sp, #12]
   2afb0:	add	sp, sp, #16
   2afb4:	add	sp, sp, #16
   2afb8:	bx	lr
   2afbc:	mov	r4, #1
   2afc0:	b	2af9c <fputs@plt+0x19e28>
   2afc4:	ldr	r3, [sp, #4]
   2afc8:	add	r2, r3, #4
   2afcc:	str	r2, [sp, #4]
   2afd0:	movw	r2, #4408	; 0x1138
   2afd4:	movt	r2, #10
   2afd8:	ldr	r3, [r3]
   2afdc:	add	ip, r2, #40	; 0x28
   2afe0:	ldrd	r0, [r3]
   2afe4:	strd	r0, [r2, #40]	; 0x28
   2afe8:	ldrd	r0, [r3, #8]
   2afec:	strd	r0, [r2, #48]	; 0x30
   2aff0:	ldrd	r0, [r3, #16]
   2aff4:	strd	r0, [r2, #56]	; 0x38
   2aff8:	ldrd	r2, [r3, #24]
   2affc:	strd	r2, [ip, #24]
   2b000:	b	2af9c <fputs@plt+0x19e28>
   2b004:	movw	r3, #4408	; 0x1138
   2b008:	movt	r3, #10
   2b00c:	ldr	r3, [r3, #40]	; 0x28
   2b010:	cmp	r3, #0
   2b014:	beq	2b054 <fputs@plt+0x19ee0>
   2b018:	ldr	r3, [sp, #4]
   2b01c:	add	r2, r3, #4
   2b020:	str	r2, [sp, #4]
   2b024:	ldr	r3, [r3]
   2b028:	movw	r2, #4408	; 0x1138
   2b02c:	movt	r2, #10
   2b030:	ldrd	r0, [r2, #40]	; 0x28
   2b034:	strd	r0, [r3]
   2b038:	ldrd	r0, [r2, #48]	; 0x30
   2b03c:	strd	r0, [r3, #8]
   2b040:	ldrd	r0, [r2, #56]	; 0x38
   2b044:	strd	r0, [r3, #16]
   2b048:	ldrd	r0, [r2, #64]	; 0x40
   2b04c:	strd	r0, [r3, #24]
   2b050:	b	2af9c <fputs@plt+0x19e28>
   2b054:	ldr	r1, [pc, #720]	; 2b32c <fputs@plt+0x1a1b8>
   2b058:	mov	r0, #4
   2b05c:	bl	2aeec <fputs@plt+0x19d78>
   2b060:	b	2b018 <fputs@plt+0x19ea4>
   2b064:	ldr	r2, [sp, #4]
   2b068:	add	r3, r2, #4
   2b06c:	str	r3, [sp, #4]
   2b070:	movw	r3, #4408	; 0x1138
   2b074:	movt	r3, #10
   2b078:	ldr	r2, [r2]
   2b07c:	str	r2, [r3]
   2b080:	b	2af9c <fputs@plt+0x19e28>
   2b084:	ldr	r2, [sp, #4]
   2b088:	add	r3, r2, #4
   2b08c:	str	r3, [sp, #4]
   2b090:	movw	r3, #4408	; 0x1138
   2b094:	movt	r3, #10
   2b098:	ldr	r1, [r2]
   2b09c:	str	r1, [r3, #192]	; 0xc0
   2b0a0:	ldr	r1, [r2, #4]
   2b0a4:	str	r1, [r3, #196]	; 0xc4
   2b0a8:	ldr	r2, [r2, #8]
   2b0ac:	str	r2, [r3, #200]	; 0xc8
   2b0b0:	b	2af9c <fputs@plt+0x19e28>
   2b0b4:	ldr	r2, [sp, #4]
   2b0b8:	add	r3, r2, #4
   2b0bc:	str	r3, [sp, #4]
   2b0c0:	movw	r3, #4408	; 0x1138
   2b0c4:	movt	r3, #10
   2b0c8:	ldr	r1, [r2]
   2b0cc:	str	r1, [r3, #204]	; 0xcc
   2b0d0:	ldr	r1, [r2, #4]
   2b0d4:	str	r1, [r3, #208]	; 0xd0
   2b0d8:	ldr	r2, [r2, #8]
   2b0dc:	str	r2, [r3, #212]	; 0xd4
   2b0e0:	b	2af9c <fputs@plt+0x19e28>
   2b0e4:	ldr	r3, [sp, #4]
   2b0e8:	add	r2, r3, #4
   2b0ec:	str	r2, [sp, #4]
   2b0f0:	ldr	r3, [r3]
   2b0f4:	mov	r2, #160	; 0xa0
   2b0f8:	str	r2, [r3]
   2b0fc:	b	2af9c <fputs@plt+0x19e28>
   2b100:	ldr	r3, [sp, #4]
   2b104:	add	r2, r3, #4
   2b108:	str	r2, [sp, #4]
   2b10c:	movw	ip, #4408	; 0x1138
   2b110:	movt	ip, #10
   2b114:	ldr	r3, [r3]
   2b118:	ldrd	r0, [r3]
   2b11c:	strd	r0, [ip, #108]	; 0x6c
   2b120:	ldrd	r0, [r3, #8]
   2b124:	strd	r0, [ip, #116]	; 0x74
   2b128:	ldrd	r0, [r3, #16]
   2b12c:	strd	r0, [ip, #124]	; 0x7c
   2b130:	ldrd	r0, [r3, #24]
   2b134:	strd	r0, [ip, #132]	; 0x84
   2b138:	ldrd	r0, [r3, #32]
   2b13c:	strd	r0, [ip, #140]	; 0x8c
   2b140:	ldrd	r0, [r3, #40]	; 0x28
   2b144:	strd	r0, [ip, #148]	; 0x94
   2b148:	ldr	r3, [r3, #48]	; 0x30
   2b14c:	str	r3, [ip, #156]	; 0x9c
   2b150:	b	2af9c <fputs@plt+0x19e28>
   2b154:	movw	r3, #4408	; 0x1138
   2b158:	movt	r3, #10
   2b15c:	ldr	r3, [r3, #116]	; 0x74
   2b160:	cmp	r3, #0
   2b164:	beq	2b1c0 <fputs@plt+0x1a04c>
   2b168:	ldr	r3, [sp, #4]
   2b16c:	add	r2, r3, #4
   2b170:	str	r2, [sp, #4]
   2b174:	ldr	r3, [r3]
   2b178:	movw	r1, #4408	; 0x1138
   2b17c:	movt	r1, #10
   2b180:	add	r2, r1, #108	; 0x6c
   2b184:	ldrd	r0, [r1, #108]	; 0x6c
   2b188:	strd	r0, [r3]
   2b18c:	ldrd	r0, [r2, #8]
   2b190:	strd	r0, [r3, #8]
   2b194:	ldrd	r0, [r2, #16]
   2b198:	strd	r0, [r3, #16]
   2b19c:	ldrd	r0, [r2, #24]
   2b1a0:	strd	r0, [r3, #24]
   2b1a4:	ldrd	r0, [r2, #32]
   2b1a8:	strd	r0, [r3, #32]
   2b1ac:	ldrd	r0, [r2, #40]	; 0x28
   2b1b0:	strd	r0, [r3, #40]	; 0x28
   2b1b4:	ldr	r2, [r2, #48]	; 0x30
   2b1b8:	str	r2, [r3, #48]	; 0x30
   2b1bc:	b	2af9c <fputs@plt+0x19e28>
   2b1c0:	ldr	r1, [pc, #360]	; 2b330 <fputs@plt+0x1a1bc>
   2b1c4:	mov	r0, #18
   2b1c8:	bl	2aeec <fputs@plt+0x19d78>
   2b1cc:	b	2b168 <fputs@plt+0x19ff4>
   2b1d0:	ldr	r2, [sp, #4]
   2b1d4:	add	r3, r2, #4
   2b1d8:	str	r3, [sp, #4]
   2b1dc:	movw	r3, #4408	; 0x1138
   2b1e0:	movt	r3, #10
   2b1e4:	ldr	r1, [r2]
   2b1e8:	str	r1, [r3, #28]
   2b1ec:	ldr	r2, [r2, #4]
   2b1f0:	str	r2, [r3, #32]
   2b1f4:	b	2af9c <fputs@plt+0x19e28>
   2b1f8:	ldr	r2, [sp, #4]
   2b1fc:	add	r3, r2, #4
   2b200:	str	r3, [sp, #4]
   2b204:	movw	r3, #4408	; 0x1138
   2b208:	movt	r3, #10
   2b20c:	ldr	r1, [r2]
   2b210:	str	r1, [r3, #256]	; 0x100
   2b214:	ldr	r2, [r2, #4]
   2b218:	str	r2, [r3, #260]	; 0x104
   2b21c:	b	2af9c <fputs@plt+0x19e28>
   2b220:	ldr	r2, [sp, #4]
   2b224:	add	r3, r2, #4
   2b228:	str	r3, [sp, #4]
   2b22c:	movw	r3, #4408	; 0x1138
   2b230:	movt	r3, #10
   2b234:	ldr	r2, [r2]
   2b238:	str	r2, [r3, #12]
   2b23c:	b	2af9c <fputs@plt+0x19e28>
   2b240:	ldr	r2, [sp, #4]
   2b244:	add	r3, r2, #4
   2b248:	str	r3, [sp, #4]
   2b24c:	movw	r3, #4408	; 0x1138
   2b250:	movt	r3, #10
   2b254:	ldr	r2, [r2]
   2b258:	str	r2, [r3, #16]
   2b25c:	b	2af9c <fputs@plt+0x19e28>
   2b260:	ldr	r3, [sp, #4]
   2b264:	add	r3, r3, #7
   2b268:	bic	r3, r3, #7
   2b26c:	add	r2, r3, #8
   2b270:	str	r2, [sp, #4]
   2b274:	ldrd	r0, [r3], #15
   2b278:	bic	r3, r3, #7
   2b27c:	add	r2, r3, #8
   2b280:	str	r2, [sp, #4]
   2b284:	ldrd	r2, [r3]
   2b288:	mov	r6, #0
   2b28c:	movt	r6, #32767	; 0x7fff
   2b290:	mov	r7, #0
   2b294:	cmp	r3, r7
   2b298:	cmpeq	r2, r6
   2b29c:	movhi	r2, r6
   2b2a0:	movhi	r3, r7
   2b2a4:	mov	r6, r0
   2b2a8:	mov	r7, r1
   2b2ac:	cmp	r0, #0
   2b2b0:	sbcs	r1, r1, #0
   2b2b4:	movlt	r6, #0
   2b2b8:	movlt	r7, #0
   2b2bc:	movw	r1, #4408	; 0x1138
   2b2c0:	movt	r1, #10
   2b2c4:	strd	r2, [r1, #184]	; 0xb8
   2b2c8:	mov	ip, r2
   2b2cc:	mov	r0, r3
   2b2d0:	cmp	r6, r2
   2b2d4:	sbcs	r3, r7, r3
   2b2d8:	movlt	ip, r6
   2b2dc:	movlt	r0, r7
   2b2e0:	str	ip, [r1, #176]	; 0xb0
   2b2e4:	str	r0, [r1, #180]	; 0xb4
   2b2e8:	b	2af9c <fputs@plt+0x19e28>
   2b2ec:	ldr	r2, [sp, #4]
   2b2f0:	add	r3, r2, #4
   2b2f4:	str	r3, [sp, #4]
   2b2f8:	movw	r3, #4408	; 0x1138
   2b2fc:	movt	r3, #10
   2b300:	ldr	r2, [r2]
   2b304:	str	r2, [r3, #224]	; 0xe0
   2b308:	b	2af9c <fputs@plt+0x19e28>
   2b30c:	ldr	r2, [sp, #4]
   2b310:	add	r3, r2, #4
   2b314:	str	r3, [sp, #4]
   2b318:	movw	r3, #4408	; 0x1138
   2b31c:	movt	r3, #10
   2b320:	ldr	r2, [r2]
   2b324:	str	r2, [r3, #36]	; 0x24
   2b328:	b	2af9c <fputs@plt+0x19e28>
   2b32c:	andeq	r8, r8, r4, asr #26
   2b330:	andeq	r8, r8, r4, ror #26
   2b334:	strd	r4, [sp, #-16]!
   2b338:	str	r6, [sp, #8]
   2b33c:	str	lr, [sp, #12]
   2b340:	movw	r3, #4408	; 0x1138
   2b344:	movt	r3, #10
   2b348:	ldr	r4, [r3, #228]	; 0xe4
   2b34c:	cmp	r4, #0
   2b350:	movne	r4, #0
   2b354:	bne	2b3d0 <fputs@plt+0x1a25c>
   2b358:	movw	r3, #4408	; 0x1138
   2b35c:	movt	r3, #10
   2b360:	mov	r2, #1
   2b364:	str	r2, [r3, #236]	; 0xec
   2b368:	ldr	r5, [r3, #240]	; 0xf0
   2b36c:	cmp	r5, #0
   2b370:	beq	2b3e4 <fputs@plt+0x1a270>
   2b374:	movw	r3, #4408	; 0x1138
   2b378:	movt	r3, #10
   2b37c:	mov	r2, #1
   2b380:	str	r2, [r3, #240]	; 0xf0
   2b384:	ldr	r3, [r3, #252]	; 0xfc
   2b388:	cmp	r3, #0
   2b38c:	beq	2b58c <fputs@plt+0x1a418>
   2b390:	movw	r3, #4408	; 0x1138
   2b394:	movt	r3, #10
   2b398:	ldr	r2, [r3, #248]	; 0xf8
   2b39c:	add	r2, r2, #1
   2b3a0:	str	r2, [r3, #248]	; 0xf8
   2b3a4:	ldr	r2, [r3, #228]	; 0xe4
   2b3a8:	ldr	r3, [r3, #232]	; 0xe8
   2b3ac:	orrs	r3, r2, r3
   2b3b0:	beq	2b5a0 <fputs@plt+0x1a42c>
   2b3b4:	movw	r2, #4408	; 0x1138
   2b3b8:	movt	r2, #10
   2b3bc:	ldr	r3, [r2, #248]	; 0xf8
   2b3c0:	sub	r3, r3, #1
   2b3c4:	str	r3, [r2, #248]	; 0xf8
   2b3c8:	cmp	r3, #0
   2b3cc:	ble	2b744 <fputs@plt+0x1a5d0>
   2b3d0:	mov	r0, r4
   2b3d4:	ldrd	r4, [sp]
   2b3d8:	ldr	r6, [sp, #8]
   2b3dc:	add	sp, sp, #12
   2b3e0:	pop	{pc}		; (ldr pc, [sp], #4)
   2b3e4:	movw	r3, #4408	; 0x1138
   2b3e8:	movt	r3, #10
   2b3ec:	ldr	r3, [r3, #40]	; 0x28
   2b3f0:	cmp	r3, #0
   2b3f4:	beq	2b4d0 <fputs@plt+0x1a35c>
   2b3f8:	movw	r1, #22488	; 0x57d8
   2b3fc:	movt	r1, #10
   2b400:	mov	r3, #0
   2b404:	str	r3, [r1, #100]	; 0x64
   2b408:	str	r3, [r1, #104]	; 0x68
   2b40c:	str	r3, [r1, #108]	; 0x6c
   2b410:	str	r3, [r1, #112]	; 0x70
   2b414:	str	r3, [r1, #116]	; 0x74
   2b418:	str	r3, [r1, #120]	; 0x78
   2b41c:	str	r3, [r1, #124]	; 0x7c
   2b420:	mov	r3, #8
   2b424:	str	r3, [r1, #96]	; 0x60
   2b428:	movw	r3, #4408	; 0x1138
   2b42c:	movt	r3, #10
   2b430:	ldr	r1, [r3, #192]	; 0xc0
   2b434:	cmp	r1, #0
   2b438:	beq	2b4e0 <fputs@plt+0x1a36c>
   2b43c:	movw	r3, #4408	; 0x1138
   2b440:	movt	r3, #10
   2b444:	ldr	r2, [r3, #196]	; 0xc4
   2b448:	cmp	r2, #99	; 0x63
   2b44c:	ble	2b4e0 <fputs@plt+0x1a36c>
   2b450:	movw	r3, #4408	; 0x1138
   2b454:	movt	r3, #10
   2b458:	ldr	lr, [r3, #200]	; 0xc8
   2b45c:	cmp	lr, #0
   2b460:	ble	2b4e0 <fputs@plt+0x1a36c>
   2b464:	bic	r2, r2, #7
   2b468:	movw	r3, #4408	; 0x1138
   2b46c:	movt	r3, #10
   2b470:	str	r2, [r3, #196]	; 0xc4
   2b474:	movw	r3, #22488	; 0x57d8
   2b478:	movt	r3, #10
   2b47c:	str	r1, [r3, #116]	; 0x74
   2b480:	str	lr, [r3, #120]	; 0x78
   2b484:	cmp	lr, #1
   2b488:	ble	2b4b8 <fputs@plt+0x1a344>
   2b48c:	sub	ip, lr, #1
   2b490:	mov	r3, r1
   2b494:	mov	r6, r2
   2b498:	rsb	r0, r2, #0
   2b49c:	add	r3, r3, r2
   2b4a0:	str	r3, [r3, r0]
   2b4a4:	add	r5, r5, #1
   2b4a8:	cmp	r5, ip
   2b4ac:	bne	2b49c <fputs@plt+0x1a328>
   2b4b0:	sub	lr, lr, #1
   2b4b4:	mla	r1, r6, lr, r1
   2b4b8:	mov	r3, #0
   2b4bc:	str	r3, [r1], #4
   2b4c0:	movw	r3, #22488	; 0x57d8
   2b4c4:	movt	r3, #10
   2b4c8:	str	r1, [r3, #112]	; 0x70
   2b4cc:	b	2b4f8 <fputs@plt+0x1a384>
   2b4d0:	ldr	r1, [pc, #696]	; 2b790 <fputs@plt+0x1a61c>
   2b4d4:	mov	r0, #4
   2b4d8:	bl	2aeec <fputs@plt+0x19d78>
   2b4dc:	b	2b3f8 <fputs@plt+0x1a284>
   2b4e0:	movw	r3, #4408	; 0x1138
   2b4e4:	movt	r3, #10
   2b4e8:	mov	r2, #0
   2b4ec:	str	r2, [r3, #192]	; 0xc0
   2b4f0:	str	r2, [r3, #196]	; 0xc4
   2b4f4:	str	r2, [r3, #200]	; 0xc8
   2b4f8:	movw	r3, #4408	; 0x1138
   2b4fc:	movt	r3, #10
   2b500:	ldr	r3, [r3, #204]	; 0xcc
   2b504:	cmp	r3, #0
   2b508:	beq	2b534 <fputs@plt+0x1a3c0>
   2b50c:	movw	r3, #4408	; 0x1138
   2b510:	movt	r3, #10
   2b514:	ldr	r3, [r3, #208]	; 0xd0
   2b518:	cmp	r3, #512	; 0x200
   2b51c:	blt	2b534 <fputs@plt+0x1a3c0>
   2b520:	movw	r3, #4408	; 0x1138
   2b524:	movt	r3, #10
   2b528:	ldr	r3, [r3, #212]	; 0xd4
   2b52c:	cmp	r3, #0
   2b530:	bgt	2b548 <fputs@plt+0x1a3d4>
   2b534:	movw	r3, #4408	; 0x1138
   2b538:	movt	r3, #10
   2b53c:	mov	r2, #0
   2b540:	str	r2, [r3, #204]	; 0xcc
   2b544:	str	r2, [r3, #208]	; 0xd0
   2b548:	movw	r3, #4408	; 0x1138
   2b54c:	movt	r3, #10
   2b550:	ldr	r2, [r3, #60]	; 0x3c
   2b554:	ldr	r0, [r3, #68]	; 0x44
   2b558:	blx	r2
   2b55c:	cmp	r0, #0
   2b560:	beq	2b374 <fputs@plt+0x1a200>
   2b564:	movw	r1, #22488	; 0x57d8
   2b568:	movt	r1, #10
   2b56c:	mov	r2, #0
   2b570:	mov	r3, #0
   2b574:	strd	r2, [r1, #96]	; 0x60
   2b578:	strd	r2, [r1, #104]	; 0x68
   2b57c:	strd	r2, [r1, #112]	; 0x70
   2b580:	strd	r2, [r1, #120]	; 0x78
   2b584:	mov	r4, r0
   2b588:	b	2b3d0 <fputs@plt+0x1a25c>
   2b58c:	movw	r3, #4408	; 0x1138
   2b590:	movt	r3, #10
   2b594:	mov	r2, #8
   2b598:	str	r2, [r3, #252]	; 0xfc
   2b59c:	b	2b390 <fputs@plt+0x1a21c>
   2b5a0:	movw	r4, #4408	; 0x1138
   2b5a4:	movt	r4, #10
   2b5a8:	mov	r3, #1
   2b5ac:	str	r3, [r4, #232]	; 0xe8
   2b5b0:	mov	r2, #92	; 0x5c
   2b5b4:	mov	r1, #0
   2b5b8:	ldr	r0, [pc, #468]	; 2b794 <fputs@plt+0x1a620>
   2b5bc:	bl	10f40 <memset@plt>
   2b5c0:	mov	r1, #3
   2b5c4:	add	r0, r4, #612	; 0x264
   2b5c8:	bl	1c410 <fputs@plt+0xb29c>
   2b5cc:	mov	r1, #8
   2b5d0:	add	r0, r4, #696	; 0x2b8
   2b5d4:	bl	1c410 <fputs@plt+0xb29c>
   2b5d8:	mov	r1, #57	; 0x39
   2b5dc:	add	r0, r4, #920	; 0x398
   2b5e0:	bl	1c410 <fputs@plt+0xb29c>
   2b5e4:	ldr	r3, [r4, #244]	; 0xf4
   2b5e8:	cmp	r3, #0
   2b5ec:	beq	2b6f8 <fputs@plt+0x1a584>
   2b5f0:	movw	r3, #4408	; 0x1138
   2b5f4:	movt	r3, #10
   2b5f8:	mov	r2, #1
   2b5fc:	str	r2, [r3, #244]	; 0xf4
   2b600:	mov	r0, #10
   2b604:	bl	2b8dc <fputs@plt+0x1a768>
   2b608:	cmp	r0, #0
   2b60c:	moveq	r4, #7
   2b610:	beq	2b720 <fputs@plt+0x1a5ac>
   2b614:	bl	2143c <fputs@plt+0x102c8>
   2b618:	bl	2b88c <fputs@plt+0x1a718>
   2b61c:	subs	r4, r0, #0
   2b620:	bne	2b720 <fputs@plt+0x1a5ac>
   2b624:	movw	r3, #22488	; 0x57d8
   2b628:	movt	r3, #10
   2b62c:	ldr	r3, [r3, #292]	; 0x124
   2b630:	cmp	r3, #0
   2b634:	beq	2b6e4 <fputs@plt+0x1a570>
   2b638:	movw	r3, #4408	; 0x1138
   2b63c:	movt	r3, #10
   2b640:	ldr	r5, [r3, #204]	; 0xcc
   2b644:	cmp	r5, #0
   2b648:	beq	2b754 <fputs@plt+0x1a5e0>
   2b64c:	movw	r3, #4408	; 0x1138
   2b650:	movt	r3, #10
   2b654:	ldr	lr, [r3, #212]	; 0xd4
   2b658:	ldr	ip, [r3, #208]	; 0xd0
   2b65c:	bic	ip, ip, #7
   2b660:	movw	r3, #22488	; 0x57d8
   2b664:	movt	r3, #10
   2b668:	str	ip, [r3, #304]	; 0x130
   2b66c:	str	lr, [r3, #332]	; 0x14c
   2b670:	str	lr, [r3, #308]	; 0x134
   2b674:	cmp	lr, #90	; 0x5a
   2b678:	movgt	r2, #10
   2b67c:	ble	2b774 <fputs@plt+0x1a600>
   2b680:	movw	r3, #22488	; 0x57d8
   2b684:	movt	r3, #10
   2b688:	str	r2, [r3, #312]	; 0x138
   2b68c:	str	r5, [r3, #316]	; 0x13c
   2b690:	mov	r2, #0
   2b694:	str	r2, [r3, #328]	; 0x148
   2b698:	str	r2, [r3, #336]	; 0x150
   2b69c:	sub	r2, lr, #1
   2b6a0:	cmp	lr, #0
   2b6a4:	beq	2b6d8 <fputs@plt+0x1a564>
   2b6a8:	mov	r3, r5
   2b6ac:	movw	r1, #22488	; 0x57d8
   2b6b0:	movt	r1, #10
   2b6b4:	mov	r6, ip
   2b6b8:	ldr	r0, [r1, #328]	; 0x148
   2b6bc:	str	r0, [r3]
   2b6c0:	str	r3, [r1, #328]	; 0x148
   2b6c4:	add	r3, r3, ip
   2b6c8:	sub	r2, r2, #1
   2b6cc:	cmn	r2, #1
   2b6d0:	bne	2b6b8 <fputs@plt+0x1a544>
   2b6d4:	mla	r5, r6, lr, r5
   2b6d8:	movw	r3, #22488	; 0x57d8
   2b6dc:	movt	r3, #10
   2b6e0:	str	r5, [r3, #320]	; 0x140
   2b6e4:	movw	r3, #4408	; 0x1138
   2b6e8:	movt	r3, #10
   2b6ec:	mov	r2, #1
   2b6f0:	str	r2, [r3, #228]	; 0xe4
   2b6f4:	b	2b720 <fputs@plt+0x1a5ac>
   2b6f8:	ldr	r3, [r4, #116]	; 0x74
   2b6fc:	cmp	r3, #0
   2b700:	beq	2b734 <fputs@plt+0x1a5c0>
   2b704:	movw	r3, #4408	; 0x1138
   2b708:	movt	r3, #10
   2b70c:	ldr	r2, [r3, #116]	; 0x74
   2b710:	ldr	r0, [r3, #112]	; 0x70
   2b714:	blx	r2
   2b718:	subs	r4, r0, #0
   2b71c:	beq	2b5f0 <fputs@plt+0x1a47c>
   2b720:	movw	r3, #4408	; 0x1138
   2b724:	movt	r3, #10
   2b728:	mov	r2, #0
   2b72c:	str	r2, [r3, #232]	; 0xe8
   2b730:	b	2b3b4 <fputs@plt+0x1a240>
   2b734:	ldr	r1, [pc, #92]	; 2b798 <fputs@plt+0x1a624>
   2b738:	mov	r0, #18
   2b73c:	bl	2aeec <fputs@plt+0x19d78>
   2b740:	b	2b704 <fputs@plt+0x1a590>
   2b744:	mov	r3, r2
   2b748:	mov	r2, #0
   2b74c:	str	r2, [r3, #252]	; 0xfc
   2b750:	b	2b3d0 <fputs@plt+0x1a25c>
   2b754:	movw	r3, #22488	; 0x57d8
   2b758:	movt	r3, #10
   2b75c:	mov	r2, #0
   2b760:	str	r2, [r3, #304]	; 0x130
   2b764:	str	r2, [r3, #332]	; 0x14c
   2b768:	str	r2, [r3, #308]	; 0x134
   2b76c:	mov	lr, r4
   2b770:	mov	ip, r4
   2b774:	movw	r3, #26215	; 0x6667
   2b778:	movt	r3, #26214	; 0x6666
   2b77c:	smull	r2, r3, r3, lr
   2b780:	asr	r2, lr, #31
   2b784:	rsb	r2, r2, r3, asr #2
   2b788:	add	r2, r2, #1
   2b78c:	b	2b680 <fputs@plt+0x1a50c>
   2b790:	andeq	r8, r8, r4, asr #26
   2b794:	andeq	r5, sl, ip, ror #16
   2b798:	andeq	r8, r8, r4, ror #26
   2b79c:	strd	r4, [sp, #-16]!
   2b7a0:	str	r6, [sp, #8]
   2b7a4:	str	lr, [sp, #12]
   2b7a8:	mov	r5, r0
   2b7ac:	bl	2b334 <fputs@plt+0x1a1c0>
   2b7b0:	cmp	r0, #0
   2b7b4:	movne	r4, #0
   2b7b8:	bne	2b7f4 <fputs@plt+0x1a680>
   2b7bc:	movw	r3, #22488	; 0x57d8
   2b7c0:	movt	r3, #10
   2b7c4:	ldr	r4, [r3, #80]	; 0x50
   2b7c8:	cmp	r4, #0
   2b7cc:	cmpne	r5, #0
   2b7d0:	beq	2b7f4 <fputs@plt+0x1a680>
   2b7d4:	ldr	r1, [r4, #16]
   2b7d8:	mov	r0, r5
   2b7dc:	bl	11150 <strcmp@plt>
   2b7e0:	cmp	r0, #0
   2b7e4:	beq	2b7f4 <fputs@plt+0x1a680>
   2b7e8:	ldr	r4, [r4, #12]
   2b7ec:	cmp	r4, #0
   2b7f0:	bne	2b7d4 <fputs@plt+0x1a660>
   2b7f4:	mov	r0, r4
   2b7f8:	ldrd	r4, [sp]
   2b7fc:	ldr	r6, [sp, #8]
   2b800:	add	sp, sp, #12
   2b804:	pop	{pc}		; (ldr pc, [sp], #4)
   2b808:	strd	r4, [sp, #-16]!
   2b80c:	str	r6, [sp, #8]
   2b810:	str	lr, [sp, #12]
   2b814:	mov	r4, r0
   2b818:	mov	r6, r1
   2b81c:	bl	2b334 <fputs@plt+0x1a1c0>
   2b820:	subs	r5, r0, #0
   2b824:	beq	2b83c <fputs@plt+0x1a6c8>
   2b828:	mov	r0, r5
   2b82c:	ldrd	r4, [sp]
   2b830:	ldr	r6, [sp, #8]
   2b834:	add	sp, sp, #12
   2b838:	pop	{pc}		; (ldr pc, [sp], #4)
   2b83c:	mov	r0, r4
   2b840:	bl	13b78 <fputs@plt+0x2a04>
   2b844:	cmp	r6, #0
   2b848:	bne	2b874 <fputs@plt+0x1a700>
   2b84c:	movw	r3, #22488	; 0x57d8
   2b850:	movt	r3, #10
   2b854:	ldr	r3, [r3, #80]	; 0x50
   2b858:	cmp	r3, #0
   2b85c:	beq	2b874 <fputs@plt+0x1a700>
   2b860:	ldr	r2, [r3, #12]
   2b864:	str	r2, [r4, #12]
   2b868:	str	r4, [r3, #12]
   2b86c:	mov	r5, r6
   2b870:	b	2b828 <fputs@plt+0x1a6b4>
   2b874:	movw	r3, #22488	; 0x57d8
   2b878:	movt	r3, #10
   2b87c:	ldr	r2, [r3, #80]	; 0x50
   2b880:	str	r2, [r4, #12]
   2b884:	str	r4, [r3, #80]	; 0x50
   2b888:	b	2b828 <fputs@plt+0x1a6b4>
   2b88c:	str	r4, [sp, #-8]!
   2b890:	str	lr, [sp, #4]
   2b894:	ldr	r4, [pc, #60]	; 2b8d8 <fputs@plt+0x1a764>
   2b898:	mov	r1, #1
   2b89c:	mov	r0, r4
   2b8a0:	bl	2b808 <fputs@plt+0x1a694>
   2b8a4:	mov	r1, #0
   2b8a8:	add	r0, r4, #88	; 0x58
   2b8ac:	bl	2b808 <fputs@plt+0x1a694>
   2b8b0:	mov	r1, #0
   2b8b4:	add	r0, r4, #176	; 0xb0
   2b8b8:	bl	2b808 <fputs@plt+0x1a694>
   2b8bc:	mov	r1, #0
   2b8c0:	add	r0, r4, #264	; 0x108
   2b8c4:	bl	2b808 <fputs@plt+0x1a694>
   2b8c8:	mov	r0, #0
   2b8cc:	ldr	r4, [sp]
   2b8d0:	add	sp, sp, #4
   2b8d4:	pop	{pc}		; (ldr pc, [sp], #4)
   2b8d8:	andeq	r1, sl, ip, lsl #22
   2b8dc:	str	r4, [sp, #-8]!
   2b8e0:	str	lr, [sp, #4]
   2b8e4:	mov	r4, r0
   2b8e8:	bl	2b334 <fputs@plt+0x1a1c0>
   2b8ec:	cmp	r4, #0
   2b8f0:	movle	r3, #0
   2b8f4:	movgt	r3, #1
   2b8f8:	cmp	r0, #0
   2b8fc:	movne	r3, #0
   2b900:	mov	r0, r3
   2b904:	cmp	r3, #0
   2b908:	moveq	r0, #0
   2b90c:	beq	2b91c <fputs@plt+0x1a7a8>
   2b910:	mov	r0, r4
   2b914:	asr	r1, r4, #31
   2b918:	bl	13c74 <fputs@plt+0x2b00>
   2b91c:	ldr	r4, [sp]
   2b920:	add	sp, sp, #4
   2b924:	pop	{pc}		; (ldr pc, [sp], #4)
   2b928:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2b92c:	strd	r6, [sp, #8]
   2b930:	strd	r8, [sp, #16]
   2b934:	strd	sl, [sp, #24]
   2b938:	str	lr, [sp, #32]
   2b93c:	sub	sp, sp, #92	; 0x5c
   2b940:	mov	r5, r0
   2b944:	mov	r9, r1
   2b948:	str	r2, [sp, #12]
   2b94c:	ldr	r2, [r0, #8]
   2b950:	cmp	r2, #0
   2b954:	ble	2b978 <fputs@plt+0x1a804>
   2b958:	ldrd	r0, [sp, #128]	; 0x80
   2b95c:	ldr	r3, [sp, #12]
   2b960:	adds	r0, r0, r3
   2b964:	adc	r1, r1, r3, asr #31
   2b968:	asr	r3, r2, #31
   2b96c:	cmp	r2, r0
   2b970:	sbcs	r3, r3, r1
   2b974:	blt	2b990 <fputs@plt+0x1a81c>
   2b978:	ldr	r3, [sp, #12]
   2b97c:	cmp	r3, #0
   2b980:	ble	2baf0 <fputs@plt+0x1a97c>
   2b984:	ldr	r6, [sp, #12]
   2b988:	mov	fp, #0
   2b98c:	b	2ba98 <fputs@plt+0x1a924>
   2b990:	mov	r4, #72	; 0x48
   2b994:	mov	r2, r4
   2b998:	mov	r1, r5
   2b99c:	add	r0, sp, #16
   2b9a0:	bl	10fdc <memcpy@plt>
   2b9a4:	mov	r2, r4
   2b9a8:	mov	r1, #0
   2b9ac:	mov	r0, r5
   2b9b0:	bl	10f40 <memset@plt>
   2b9b4:	mov	r3, #0
   2b9b8:	str	r3, [sp]
   2b9bc:	ldr	r3, [sp, #72]	; 0x48
   2b9c0:	mov	r2, r5
   2b9c4:	ldr	r1, [sp, #80]	; 0x50
   2b9c8:	ldr	r0, [sp, #76]	; 0x4c
   2b9cc:	bl	13a74 <fputs@plt+0x2900>
   2b9d0:	subs	r4, r0, #0
   2b9d4:	bne	2bb2c <fputs@plt+0x1a9b8>
   2b9d8:	ldr	sl, [sp, #20]
   2b9dc:	ldr	r8, [sp, #32]
   2b9e0:	cmp	r8, #0
   2b9e4:	beq	2ba38 <fputs@plt+0x1a8c4>
   2b9e8:	mov	r6, #0
   2b9ec:	mov	r7, #0
   2b9f0:	ldrd	r2, [sp, #40]	; 0x28
   2b9f4:	adds	r0, r6, sl
   2b9f8:	adc	r1, r7, sl, asr #31
   2b9fc:	cmp	r2, r0
   2ba00:	sbcs	r1, r3, r1
   2ba04:	sublt	sl, r2, r6
   2ba08:	strd	r6, [sp]
   2ba0c:	mov	r2, sl
   2ba10:	add	r1, r8, #4
   2ba14:	mov	r0, r5
   2ba18:	bl	13940 <fputs@plt+0x27cc>
   2ba1c:	subs	r4, r0, #0
   2ba20:	bne	2bb2c <fputs@plt+0x1a9b8>
   2ba24:	adds	r6, r6, sl
   2ba28:	adc	r7, r7, sl, asr #31
   2ba2c:	ldr	r8, [r8]
   2ba30:	cmp	r8, #0
   2ba34:	bne	2b9f0 <fputs@plt+0x1a87c>
   2ba38:	add	r0, sp, #16
   2ba3c:	bl	243d0 <fputs@plt+0x1325c>
   2ba40:	ldrd	r2, [sp, #128]	; 0x80
   2ba44:	strd	r2, [sp]
   2ba48:	ldr	r2, [sp, #12]
   2ba4c:	mov	r1, r9
   2ba50:	mov	r0, r5
   2ba54:	bl	13940 <fputs@plt+0x27cc>
   2ba58:	mov	r4, r0
   2ba5c:	b	2bb04 <fputs@plt+0x1a990>
   2ba60:	ldr	r0, [r5, #32]
   2ba64:	add	r0, r0, #4
   2ba68:	mov	r2, r4
   2ba6c:	mov	r1, r9
   2ba70:	add	r0, r0, r7
   2ba74:	bl	10fdc <memcpy@plt>
   2ba78:	add	r9, r9, r4
   2ba7c:	sub	r6, r6, r4
   2ba80:	ldrd	r2, [r5, #24]
   2ba84:	adds	r0, r2, r4
   2ba88:	adc	r1, r3, r4, asr #31
   2ba8c:	strd	r0, [r5, #24]
   2ba90:	cmp	r6, #0
   2ba94:	ble	2baf0 <fputs@plt+0x1a97c>
   2ba98:	ldr	r8, [r5, #4]
   2ba9c:	mov	r2, r8
   2baa0:	asr	r3, r8, #31
   2baa4:	ldrd	r0, [r5, #24]
   2baa8:	bl	85024 <fputs@plt+0x73eb0>
   2baac:	mov	r7, r2
   2bab0:	sub	r4, r8, r2
   2bab4:	cmp	r4, r6
   2bab8:	movge	r4, r6
   2babc:	cmp	r2, #0
   2bac0:	bne	2ba60 <fputs@plt+0x1a8ec>
   2bac4:	ldr	sl, [r5, #32]
   2bac8:	add	r0, r8, #4
   2bacc:	bl	2b8dc <fputs@plt+0x1a768>
   2bad0:	cmp	r0, #0
   2bad4:	beq	2bb24 <fputs@plt+0x1a9b0>
   2bad8:	str	fp, [r0]
   2badc:	cmp	sl, #0
   2bae0:	strne	r0, [sl]
   2bae4:	streq	r0, [r5, #16]
   2bae8:	str	r0, [r5, #32]
   2baec:	b	2ba60 <fputs@plt+0x1a8ec>
   2baf0:	ldr	r3, [sp, #12]
   2baf4:	ldr	r2, [sp, #128]	; 0x80
   2baf8:	add	r3, r3, r2
   2bafc:	str	r3, [r5, #12]
   2bb00:	mov	r4, #0
   2bb04:	mov	r0, r4
   2bb08:	add	sp, sp, #92	; 0x5c
   2bb0c:	ldrd	r4, [sp]
   2bb10:	ldrd	r6, [sp, #8]
   2bb14:	ldrd	r8, [sp, #16]
   2bb18:	ldrd	sl, [sp, #24]
   2bb1c:	add	sp, sp, #32
   2bb20:	pop	{pc}		; (ldr pc, [sp], #4)
   2bb24:	movw	r4, #3082	; 0xc0a
   2bb28:	b	2bb04 <fputs@plt+0x1a990>
   2bb2c:	mov	r0, r5
   2bb30:	bl	138d4 <fputs@plt+0x2760>
   2bb34:	mov	r2, #72	; 0x48
   2bb38:	add	r1, sp, #16
   2bb3c:	mov	r0, r5
   2bb40:	bl	10fdc <memcpy@plt>
   2bb44:	b	2bb04 <fputs@plt+0x1a990>
   2bb48:	strd	r4, [sp, #-16]!
   2bb4c:	str	r6, [sp, #8]
   2bb50:	str	lr, [sp, #12]
   2bb54:	mov	r4, r0
   2bb58:	mov	r5, r1
   2bb5c:	bl	2b334 <fputs@plt+0x1a1c0>
   2bb60:	cmp	r0, #0
   2bb64:	movne	r0, #0
   2bb68:	bne	2bb78 <fputs@plt+0x1aa04>
   2bb6c:	mov	r0, r4
   2bb70:	mov	r1, r5
   2bb74:	bl	13c74 <fputs@plt+0x2b00>
   2bb78:	ldrd	r4, [sp]
   2bb7c:	ldr	r6, [sp, #8]
   2bb80:	add	sp, sp, #12
   2bb84:	pop	{pc}		; (ldr pc, [sp], #4)
   2bb88:	strd	r4, [sp, #-16]!
   2bb8c:	str	r6, [sp, #8]
   2bb90:	str	lr, [sp, #12]
   2bb94:	mov	r5, r0
   2bb98:	mov	r4, r1
   2bb9c:	bl	2b334 <fputs@plt+0x1a1c0>
   2bba0:	cmp	r0, #0
   2bba4:	movne	r0, #0
   2bba8:	bne	2bbbc <fputs@plt+0x1aa48>
   2bbac:	bic	r2, r4, r4, asr #31
   2bbb0:	asr	r3, r2, #31
   2bbb4:	mov	r0, r5
   2bbb8:	bl	27de4 <fputs@plt+0x16c70>
   2bbbc:	ldrd	r4, [sp]
   2bbc0:	ldr	r6, [sp, #8]
   2bbc4:	add	sp, sp, #12
   2bbc8:	pop	{pc}		; (ldr pc, [sp], #4)
   2bbcc:	str	r4, [sp, #-16]!
   2bbd0:	strd	r6, [sp, #4]
   2bbd4:	str	lr, [sp, #12]
   2bbd8:	mov	r4, r0
   2bbdc:	mov	r6, r2
   2bbe0:	mov	r7, r3
   2bbe4:	bl	2b334 <fputs@plt+0x1a1c0>
   2bbe8:	cmp	r0, #0
   2bbec:	movne	r0, #0
   2bbf0:	bne	2bc04 <fputs@plt+0x1aa90>
   2bbf4:	mov	r2, r6
   2bbf8:	mov	r3, r7
   2bbfc:	mov	r0, r4
   2bc00:	bl	27de4 <fputs@plt+0x16c70>
   2bc04:	ldr	r4, [sp]
   2bc08:	ldrd	r6, [sp, #4]
   2bc0c:	add	sp, sp, #12
   2bc10:	pop	{pc}		; (ldr pc, [sp], #4)
   2bc14:	strd	r4, [sp, #-16]!
   2bc18:	str	r6, [sp, #8]
   2bc1c:	str	lr, [sp, #12]
   2bc20:	mov	r5, r3
   2bc24:	ldrb	r3, [r0, #69]	; 0x45
   2bc28:	cmp	r3, #0
   2bc2c:	movne	r6, #0
   2bc30:	bne	2bc68 <fputs@plt+0x1aaf4>
   2bc34:	mov	r3, r5
   2bc38:	mov	r5, r1
   2bc3c:	mov	r4, r0
   2bc40:	ldr	r1, [r0, #288]	; 0x120
   2bc44:	cmp	r1, r5
   2bc48:	bhi	2bc58 <fputs@plt+0x1aae4>
   2bc4c:	ldr	r1, [r0, #292]	; 0x124
   2bc50:	cmp	r1, r5
   2bc54:	bhi	2bc88 <fputs@plt+0x1ab14>
   2bc58:	mov	r0, r5
   2bc5c:	bl	2bbcc <fputs@plt+0x1aa58>
   2bc60:	subs	r6, r0, #0
   2bc64:	beq	2bc7c <fputs@plt+0x1ab08>
   2bc68:	mov	r0, r6
   2bc6c:	ldrd	r4, [sp]
   2bc70:	ldr	r6, [sp, #8]
   2bc74:	add	sp, sp, #12
   2bc78:	pop	{pc}		; (ldr pc, [sp], #4)
   2bc7c:	mov	r0, r4
   2bc80:	bl	13e20 <fputs@plt+0x2cac>
   2bc84:	b	2bc68 <fputs@plt+0x1aaf4>
   2bc88:	bl	13ea0 <fputs@plt+0x2d2c>
   2bc8c:	subs	r6, r0, #0
   2bc90:	beq	2bc68 <fputs@plt+0x1aaf4>
   2bc94:	add	r3, r4, #260	; 0x104
   2bc98:	ldrh	r2, [r3]
   2bc9c:	mov	r1, r5
   2bca0:	mov	r0, r6
   2bca4:	bl	10fdc <memcpy@plt>
   2bca8:	mov	r1, r5
   2bcac:	mov	r0, r4
   2bcb0:	bl	214f4 <fputs@plt+0x10380>
   2bcb4:	b	2bc68 <fputs@plt+0x1aaf4>
   2bcb8:	strd	r4, [sp, #-16]!
   2bcbc:	str	r6, [sp, #8]
   2bcc0:	str	lr, [sp, #12]
   2bcc4:	cmp	r1, #0
   2bcc8:	beq	2bd10 <fputs@plt+0x1ab9c>
   2bccc:	ldr	ip, [r0, #288]	; 0x120
   2bcd0:	cmp	ip, r1
   2bcd4:	bhi	2bcfc <fputs@plt+0x1ab88>
   2bcd8:	ldr	ip, [r0, #292]	; 0x124
   2bcdc:	cmp	ip, r1
   2bce0:	bls	2bcfc <fputs@plt+0x1ab88>
   2bce4:	add	ip, r0, #260	; 0x104
   2bce8:	ldrh	r4, [ip]
   2bcec:	mov	r5, #0
   2bcf0:	cmp	r5, r3
   2bcf4:	cmpeq	r4, r2
   2bcf8:	bcs	2bd18 <fputs@plt+0x1aba4>
   2bcfc:	bl	2bc14 <fputs@plt+0x1aaa0>
   2bd00:	ldrd	r4, [sp]
   2bd04:	ldr	r6, [sp, #8]
   2bd08:	add	sp, sp, #12
   2bd0c:	pop	{pc}		; (ldr pc, [sp], #4)
   2bd10:	bl	13ea0 <fputs@plt+0x2d2c>
   2bd14:	b	2bd00 <fputs@plt+0x1ab8c>
   2bd18:	mov	r0, r1
   2bd1c:	b	2bd00 <fputs@plt+0x1ab8c>
   2bd20:	strd	r4, [sp, #-16]!
   2bd24:	str	r6, [sp, #8]
   2bd28:	str	lr, [sp, #12]
   2bd2c:	mov	r5, r0
   2bd30:	mov	r6, r1
   2bd34:	bl	2bcb8 <fputs@plt+0x1ab44>
   2bd38:	subs	r4, r0, #0
   2bd3c:	beq	2bd54 <fputs@plt+0x1abe0>
   2bd40:	mov	r0, r4
   2bd44:	ldrd	r4, [sp]
   2bd48:	ldr	r6, [sp, #8]
   2bd4c:	add	sp, sp, #12
   2bd50:	pop	{pc}		; (ldr pc, [sp], #4)
   2bd54:	mov	r1, r6
   2bd58:	mov	r0, r5
   2bd5c:	bl	214f4 <fputs@plt+0x10380>
   2bd60:	b	2bd40 <fputs@plt+0x1abcc>
   2bd64:	strd	r4, [sp, #-16]!
   2bd68:	str	r6, [sp, #8]
   2bd6c:	str	lr, [sp, #12]
   2bd70:	mov	r4, r0
   2bd74:	mov	r6, r2
   2bd78:	ldr	r3, [r0, #24]
   2bd7c:	cmp	r3, r1
   2bd80:	bge	2bdd0 <fputs@plt+0x1ac5c>
   2bd84:	cmp	r1, #32
   2bd88:	movge	r5, r1
   2bd8c:	movlt	r5, #32
   2bd90:	cmp	r2, #0
   2bd94:	cmpne	r3, #0
   2bd98:	bgt	2be38 <fputs@plt+0x1acc4>
   2bd9c:	cmp	r3, #0
   2bda0:	bgt	2be48 <fputs@plt+0x1acd4>
   2bda4:	mov	r2, r5
   2bda8:	asr	r3, r5, #31
   2bdac:	ldr	r0, [r4, #32]
   2bdb0:	bl	13f58 <fputs@plt+0x2de4>
   2bdb4:	str	r0, [r4, #20]
   2bdb8:	ldr	r1, [r4, #20]
   2bdbc:	cmp	r1, #0
   2bdc0:	beq	2be78 <fputs@plt+0x1ad04>
   2bdc4:	ldr	r0, [r4, #32]
   2bdc8:	bl	13da0 <fputs@plt+0x2c2c>
   2bdcc:	str	r0, [r4, #24]
   2bdd0:	cmp	r6, #0
   2bdd4:	beq	2bdf8 <fputs@plt+0x1ac84>
   2bdd8:	ldr	r1, [r4, #16]
   2bddc:	cmp	r1, #0
   2bde0:	beq	2bdf8 <fputs@plt+0x1ac84>
   2bde4:	ldr	r0, [r4, #20]
   2bde8:	cmp	r1, r0
   2bdec:	beq	2bdf8 <fputs@plt+0x1ac84>
   2bdf0:	ldr	r2, [r4, #12]
   2bdf4:	bl	10fdc <memcpy@plt>
   2bdf8:	ldrh	r3, [r4, #8]
   2bdfc:	tst	r3, #1024	; 0x400
   2be00:	beq	2be10 <fputs@plt+0x1ac9c>
   2be04:	ldr	r3, [r4, #36]	; 0x24
   2be08:	ldr	r0, [r4, #16]
   2be0c:	blx	r3
   2be10:	ldr	r3, [r4, #20]
   2be14:	str	r3, [r4, #16]
   2be18:	ldrh	r3, [r4, #8]
   2be1c:	bic	r3, r3, #7168	; 0x1c00
   2be20:	strh	r3, [r4, #8]
   2be24:	mov	r0, #0
   2be28:	ldrd	r4, [sp]
   2be2c:	ldr	r6, [sp, #8]
   2be30:	add	sp, sp, #12
   2be34:	pop	{pc}		; (ldr pc, [sp], #4)
   2be38:	ldr	r1, [r0, #16]
   2be3c:	ldr	r3, [r0, #20]
   2be40:	cmp	r1, r3
   2be44:	beq	2be58 <fputs@plt+0x1ace4>
   2be48:	ldr	r1, [r4, #20]
   2be4c:	ldr	r0, [r4, #32]
   2be50:	bl	214f4 <fputs@plt+0x10380>
   2be54:	b	2bda4 <fputs@plt+0x1ac30>
   2be58:	mov	r2, r5
   2be5c:	asr	r3, r5, #31
   2be60:	ldr	r0, [r0, #32]
   2be64:	bl	2bd20 <fputs@plt+0x1abac>
   2be68:	str	r0, [r4, #20]
   2be6c:	str	r0, [r4, #16]
   2be70:	mov	r6, #0
   2be74:	b	2bdb8 <fputs@plt+0x1ac44>
   2be78:	mov	r0, r4
   2be7c:	bl	23680 <fputs@plt+0x1250c>
   2be80:	mov	r3, #0
   2be84:	str	r3, [r4, #16]
   2be88:	str	r3, [r4, #24]
   2be8c:	mov	r0, #7
   2be90:	b	2be28 <fputs@plt+0x1acb4>
   2be94:	ldr	r3, [r0, #24]
   2be98:	cmp	r3, r1
   2be9c:	blt	2bebc <fputs@plt+0x1ad48>
   2bea0:	ldr	r3, [r0, #20]
   2bea4:	str	r3, [r0, #16]
   2bea8:	ldrh	r3, [r0, #8]
   2beac:	and	r3, r3, #13
   2beb0:	strh	r3, [r0, #8]
   2beb4:	mov	r0, #0
   2beb8:	bx	lr
   2bebc:	str	r4, [sp, #-8]!
   2bec0:	str	lr, [sp, #4]
   2bec4:	mov	r2, #0
   2bec8:	bl	2bd64 <fputs@plt+0x1abf0>
   2becc:	ldr	r4, [sp]
   2bed0:	add	sp, sp, #4
   2bed4:	pop	{pc}		; (ldr pc, [sp], #4)
   2bed8:	strd	r4, [sp, #-16]!
   2bedc:	str	r6, [sp, #8]
   2bee0:	str	lr, [sp, #12]
   2bee4:	ldr	r4, [r0, #8]
   2bee8:	subs	r6, r1, #0
   2beec:	ble	2bf2c <fputs@plt+0x1adb8>
   2bef0:	mov	r5, r0
   2bef4:	mov	r1, r6
   2bef8:	mov	r0, r4
   2befc:	bl	2be94 <fputs@plt+0x1ad20>
   2bf00:	mov	r3, #8192	; 0x2000
   2bf04:	strh	r3, [r4, #8]
   2bf08:	ldr	r3, [r5, #4]
   2bf0c:	str	r3, [r4]
   2bf10:	ldr	r0, [r4, #16]
   2bf14:	cmp	r0, #0
   2bf18:	beq	2bf3c <fputs@plt+0x1adc8>
   2bf1c:	mov	r2, r6
   2bf20:	mov	r1, #0
   2bf24:	bl	10f40 <memset@plt>
   2bf28:	b	2bf3c <fputs@plt+0x1adc8>
   2bf2c:	mov	r0, r4
   2bf30:	bl	23680 <fputs@plt+0x1250c>
   2bf34:	mov	r3, #0
   2bf38:	str	r3, [r4, #16]
   2bf3c:	ldr	r0, [r4, #16]
   2bf40:	ldrd	r4, [sp]
   2bf44:	ldr	r6, [sp, #8]
   2bf48:	add	sp, sp, #12
   2bf4c:	pop	{pc}		; (ldr pc, [sp], #4)
   2bf50:	ldr	r3, [r0, #8]
   2bf54:	ldrh	r2, [r3, #8]
   2bf58:	tst	r2, #8192	; 0x2000
   2bf5c:	beq	2bf68 <fputs@plt+0x1adf4>
   2bf60:	ldr	r0, [r3, #16]
   2bf64:	bx	lr
   2bf68:	str	r4, [sp, #-8]!
   2bf6c:	str	lr, [sp, #4]
   2bf70:	bl	2bed8 <fputs@plt+0x1ad64>
   2bf74:	ldr	r4, [sp]
   2bf78:	add	sp, sp, #4
   2bf7c:	pop	{pc}		; (ldr pc, [sp], #4)
   2bf80:	str	r4, [sp, #-8]!
   2bf84:	str	lr, [sp, #4]
   2bf88:	mov	r4, r0
   2bf8c:	mov	r1, #0
   2bf90:	bl	2bf50 <fputs@plt+0x1addc>
   2bf94:	cmp	r0, #0
   2bf98:	ldrdne	r2, [r0]
   2bf9c:	moveq	r2, #0
   2bfa0:	moveq	r3, #0
   2bfa4:	mov	r0, r4
   2bfa8:	bl	29ccc <fputs@plt+0x18b58>
   2bfac:	ldr	r4, [sp]
   2bfb0:	add	sp, sp, #4
   2bfb4:	pop	{pc}		; (ldr pc, [sp], #4)
   2bfb8:	strd	r4, [sp, #-16]!
   2bfbc:	str	r6, [sp, #8]
   2bfc0:	str	lr, [sp, #12]
   2bfc4:	mov	r4, r1
   2bfc8:	mov	r5, r2
   2bfcc:	mov	r1, #8
   2bfd0:	bl	2bf50 <fputs@plt+0x1addc>
   2bfd4:	cmp	r4, #0
   2bfd8:	beq	2c000 <fputs@plt+0x1ae8c>
   2bfdc:	movw	r3, #32968	; 0x80c8
   2bfe0:	movt	r3, #8
   2bfe4:	ldr	r2, [r5]
   2bfe8:	ldrh	r2, [r2, #8]
   2bfec:	and	r2, r2, #31
   2bff0:	add	r3, r3, r2
   2bff4:	ldrb	r3, [r3, #3076]	; 0xc04
   2bff8:	cmp	r3, #5
   2bffc:	beq	2c020 <fputs@plt+0x1aeac>
   2c000:	cmp	r0, #0
   2c004:	beq	2c020 <fputs@plt+0x1aeac>
   2c008:	ldr	r3, [r0]
   2c00c:	ldr	r2, [r0, #4]
   2c010:	adds	r3, r3, #1
   2c014:	adc	r2, r2, #0
   2c018:	str	r3, [r0]
   2c01c:	str	r2, [r0, #4]
   2c020:	ldrd	r4, [sp]
   2c024:	ldr	r6, [sp, #8]
   2c028:	add	sp, sp, #12
   2c02c:	pop	{pc}		; (ldr pc, [sp], #4)
   2c030:	strd	r4, [sp, #-16]!
   2c034:	str	r6, [sp, #8]
   2c038:	str	lr, [sp, #12]
   2c03c:	mov	r5, r0
   2c040:	mov	r1, #0
   2c044:	bl	2bf50 <fputs@plt+0x1addc>
   2c048:	subs	r4, r0, #0
   2c04c:	beq	2c060 <fputs@plt+0x1aeec>
   2c050:	ldrd	r0, [r4, #16]
   2c054:	cmp	r0, #1
   2c058:	sbcs	r3, r1, #0
   2c05c:	bge	2c070 <fputs@plt+0x1aefc>
   2c060:	ldrd	r4, [sp]
   2c064:	ldr	r6, [sp, #8]
   2c068:	add	sp, sp, #12
   2c06c:	pop	{pc}		; (ldr pc, [sp], #4)
   2c070:	bl	84fc4 <fputs@plt+0x73e50>
   2c074:	vldr	d0, [r4]
   2c078:	vmov	d7, r0, r1
   2c07c:	vdiv.f64	d0, d0, d7
   2c080:	mov	r0, r5
   2c084:	bl	29c18 <fputs@plt+0x18aa4>
   2c088:	b	2c060 <fputs@plt+0x1aeec>
   2c08c:	str	r4, [sp, #-8]!
   2c090:	str	lr, [sp, #4]
   2c094:	mov	r4, r0
   2c098:	mov	r1, #0
   2c09c:	bl	2bf50 <fputs@plt+0x1addc>
   2c0a0:	cmp	r0, #0
   2c0a4:	vldrne	d0, [r0]
   2c0a8:	vldreq	d0, [pc, #16]	; 2c0c0 <fputs@plt+0x1af4c>
   2c0ac:	mov	r0, r4
   2c0b0:	bl	29c18 <fputs@plt+0x18aa4>
   2c0b4:	ldr	r4, [sp]
   2c0b8:	add	sp, sp, #4
   2c0bc:	pop	{pc}		; (ldr pc, [sp], #4)
	...
   2c0c8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2c0cc:	strd	r6, [sp, #8]
   2c0d0:	str	r8, [sp, #16]
   2c0d4:	str	lr, [sp, #20]
   2c0d8:	mov	r5, r2
   2c0dc:	mov	r1, #32
   2c0e0:	bl	2bf50 <fputs@plt+0x1addc>
   2c0e4:	mov	r4, r0
   2c0e8:	ldr	r0, [r5]
   2c0ec:	bl	2a3b0 <fputs@plt+0x1923c>
   2c0f0:	cmp	r4, #0
   2c0f4:	cmpne	r0, #5
   2c0f8:	beq	2c138 <fputs@plt+0x1afc4>
   2c0fc:	ldr	r3, [r4, #16]
   2c100:	ldr	r2, [r4, #20]
   2c104:	adds	r3, r3, #1
   2c108:	adc	r2, r2, #0
   2c10c:	str	r3, [r4, #16]
   2c110:	str	r2, [r4, #20]
   2c114:	cmp	r0, #1
   2c118:	beq	2c14c <fputs@plt+0x1afd8>
   2c11c:	ldr	r0, [r5]
   2c120:	bl	178e0 <fputs@plt+0x676c>
   2c124:	vldr	d7, [r4]
   2c128:	vadd.f64	d0, d7, d0
   2c12c:	vstr	d0, [r4]
   2c130:	mov	r3, #1
   2c134:	strb	r3, [r4, #25]
   2c138:	ldrd	r4, [sp]
   2c13c:	ldrd	r6, [sp, #8]
   2c140:	ldr	r8, [sp, #16]
   2c144:	add	sp, sp, #20
   2c148:	pop	{pc}		; (ldr pc, [sp], #4)
   2c14c:	ldr	r0, [r5]
   2c150:	bl	17824 <fputs@plt+0x66b0>
   2c154:	mov	r6, r0
   2c158:	mov	r7, r1
   2c15c:	bl	84fc4 <fputs@plt+0x73e50>
   2c160:	vldr	d7, [r4]
   2c164:	vmov	d6, r0, r1
   2c168:	vadd.f64	d7, d7, d6
   2c16c:	vstr	d7, [r4]
   2c170:	ldrb	r2, [r4, #25]
   2c174:	ldrb	r3, [r4, #24]
   2c178:	orrs	r3, r2, r3
   2c17c:	bne	2c138 <fputs@plt+0x1afc4>
   2c180:	mov	r2, r6
   2c184:	mov	r3, r7
   2c188:	add	r0, r4, #8
   2c18c:	bl	1564c <fputs@plt+0x44d8>
   2c190:	cmp	r0, #0
   2c194:	movne	r3, #1
   2c198:	strbne	r3, [r4, #24]
   2c19c:	b	2c138 <fputs@plt+0x1afc4>
   2c1a0:	strd	r4, [sp, #-16]!
   2c1a4:	str	r6, [sp, #8]
   2c1a8:	str	lr, [sp, #12]
   2c1ac:	ldrh	r3, [r0, #8]
   2c1b0:	tst	r3, #16384	; 0x4000
   2c1b4:	moveq	r5, #0
   2c1b8:	beq	2c21c <fputs@plt+0x1b0a8>
   2c1bc:	mov	r4, r0
   2c1c0:	ldr	r1, [r0, #12]
   2c1c4:	ldr	r3, [r0]
   2c1c8:	add	r1, r1, r3
   2c1cc:	mov	r2, #1
   2c1d0:	cmp	r1, r2
   2c1d4:	movlt	r1, r2
   2c1d8:	bl	2bd64 <fputs@plt+0x1abf0>
   2c1dc:	subs	r5, r0, #0
   2c1e0:	movne	r5, #7
   2c1e4:	bne	2c21c <fputs@plt+0x1b0a8>
   2c1e8:	ldr	r0, [r4, #16]
   2c1ec:	ldr	r3, [r4, #12]
   2c1f0:	ldr	r2, [r4]
   2c1f4:	mov	r1, #0
   2c1f8:	add	r0, r0, r3
   2c1fc:	bl	10f40 <memset@plt>
   2c200:	ldr	r3, [r4, #12]
   2c204:	ldr	r2, [r4]
   2c208:	add	r3, r3, r2
   2c20c:	str	r3, [r4, #12]
   2c210:	ldrh	r3, [r4, #8]
   2c214:	bic	r3, r3, #16896	; 0x4200
   2c218:	strh	r3, [r4, #8]
   2c21c:	mov	r0, r5
   2c220:	ldrd	r4, [sp]
   2c224:	ldr	r6, [sp, #8]
   2c228:	add	sp, sp, #12
   2c22c:	pop	{pc}		; (ldr pc, [sp], #4)
   2c230:	str	r4, [sp, #-8]!
   2c234:	str	lr, [sp, #4]
   2c238:	mov	r4, r0
   2c23c:	ldrh	r3, [r0, #8]
   2c240:	tst	r3, #16384	; 0x4000
   2c244:	bne	2c2d8 <fputs@plt+0x1b164>
   2c248:	ldrh	r3, [r4, #8]
   2c24c:	tst	r3, #18
   2c250:	beq	2c2bc <fputs@plt+0x1b148>
   2c254:	ldr	r3, [r4, #24]
   2c258:	cmp	r3, #0
   2c25c:	beq	2c270 <fputs@plt+0x1b0fc>
   2c260:	ldr	r2, [r4, #16]
   2c264:	ldr	r3, [r4, #20]
   2c268:	cmp	r2, r3
   2c26c:	beq	2c2bc <fputs@plt+0x1b148>
   2c270:	ldr	r1, [r4, #12]
   2c274:	mov	r2, #1
   2c278:	add	r1, r1, #2
   2c27c:	mov	r0, r4
   2c280:	bl	2bd64 <fputs@plt+0x1abf0>
   2c284:	cmp	r0, #0
   2c288:	movne	r0, #7
   2c28c:	bne	2c2cc <fputs@plt+0x1b158>
   2c290:	ldr	r1, [r4, #16]
   2c294:	ldr	r3, [r4, #12]
   2c298:	mov	r2, #0
   2c29c:	strb	r2, [r1, r3]
   2c2a0:	ldr	r3, [r4, #16]
   2c2a4:	ldr	r1, [r4, #12]
   2c2a8:	add	r3, r3, r1
   2c2ac:	strb	r2, [r3, #1]
   2c2b0:	ldrh	r3, [r4, #8]
   2c2b4:	orr	r3, r3, #512	; 0x200
   2c2b8:	strh	r3, [r4, #8]
   2c2bc:	ldrh	r3, [r4, #8]
   2c2c0:	bic	r3, r3, #4096	; 0x1000
   2c2c4:	strh	r3, [r4, #8]
   2c2c8:	mov	r0, #0
   2c2cc:	ldr	r4, [sp]
   2c2d0:	add	sp, sp, #4
   2c2d4:	pop	{pc}		; (ldr pc, [sp], #4)
   2c2d8:	bl	2c1a0 <fputs@plt+0x1b02c>
   2c2dc:	b	2c248 <fputs@plt+0x1b0d4>
   2c2e0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2c2e4:	strd	r6, [sp, #8]
   2c2e8:	strd	r8, [sp, #16]
   2c2ec:	str	sl, [sp, #24]
   2c2f0:	str	lr, [sp, #28]
   2c2f4:	mov	r5, r0
   2c2f8:	ldr	r9, [sp, #32]
   2c2fc:	subs	r7, r1, #0
   2c300:	beq	2c370 <fputs@plt+0x1b1fc>
   2c304:	mov	r4, r2
   2c308:	mov	r8, r3
   2c30c:	ldr	r3, [r0, #32]
   2c310:	cmp	r3, #0
   2c314:	ldrne	r6, [r3, #92]	; 0x5c
   2c318:	moveq	r6, #51712	; 0xca00
   2c31c:	movteq	r6, #15258	; 0x3b9a
   2c320:	cmp	r8, #0
   2c324:	beq	2c4e8 <fputs@plt+0x1b374>
   2c328:	cmp	r2, #0
   2c32c:	movge	sl, #2
   2c330:	bge	2c4f4 <fputs@plt+0x1b380>
   2c334:	cmp	r8, #1
   2c338:	movne	sl, #2
   2c33c:	bne	2c380 <fputs@plt+0x1b20c>
   2c340:	mov	r0, r7
   2c344:	bl	1c2f8 <fputs@plt+0xb184>
   2c348:	mov	r4, r0
   2c34c:	cmp	r6, r0
   2c350:	addlt	r4, r6, #1
   2c354:	cmn	r9, #1
   2c358:	movwne	sl, #514	; 0x202
   2c35c:	bne	2c4fc <fputs@plt+0x1b388>
   2c360:	mov	r9, r4
   2c364:	movw	sl, #514	; 0x202
   2c368:	mov	r4, #1
   2c36c:	b	2c3dc <fputs@plt+0x1b268>
   2c370:	bl	23680 <fputs@plt+0x1250c>
   2c374:	mov	r0, #0
   2c378:	b	2c4d0 <fputs@plt+0x1b35c>
   2c37c:	mov	sl, #16
   2c380:	cmp	r6, #0
   2c384:	blt	2c424 <fputs@plt+0x1b2b0>
   2c388:	ldrb	r2, [r7]
   2c38c:	ldrb	r3, [r7, #1]
   2c390:	orrs	r3, r2, r3
   2c394:	moveq	r4, #0
   2c398:	beq	2c3c0 <fputs@plt+0x1b24c>
   2c39c:	mov	r4, #0
   2c3a0:	add	r1, r7, #1
   2c3a4:	add	r4, r4, #2
   2c3a8:	cmp	r6, r4
   2c3ac:	blt	2c3c0 <fputs@plt+0x1b24c>
   2c3b0:	ldrb	r2, [r1, r4]
   2c3b4:	ldrb	r3, [r7, r4]
   2c3b8:	orrs	r3, r2, r3
   2c3bc:	bne	2c3a4 <fputs@plt+0x1b230>
   2c3c0:	orr	sl, sl, #512	; 0x200
   2c3c4:	cmn	r9, #1
   2c3c8:	bne	2c4fc <fputs@plt+0x1b388>
   2c3cc:	mov	r9, r4
   2c3d0:	cmp	r8, #1
   2c3d4:	moveq	r4, #1
   2c3d8:	movne	r4, #2
   2c3dc:	add	r4, r9, r4
   2c3e0:	cmp	r6, r9
   2c3e4:	movlt	r0, #18
   2c3e8:	blt	2c4d0 <fputs@plt+0x1b35c>
   2c3ec:	cmp	r4, #32
   2c3f0:	movge	r1, r4
   2c3f4:	movlt	r1, #32
   2c3f8:	mov	r0, r5
   2c3fc:	bl	2be94 <fputs@plt+0x1ad20>
   2c400:	cmp	r0, #0
   2c404:	movne	r0, #7
   2c408:	bne	2c4d0 <fputs@plt+0x1b35c>
   2c40c:	mov	r2, r4
   2c410:	mov	r1, r7
   2c414:	ldr	r0, [r5, #16]
   2c418:	bl	10fdc <memcpy@plt>
   2c41c:	mov	r4, r9
   2c420:	b	2c52c <fputs@plt+0x1b3b8>
   2c424:	mov	r4, #0
   2c428:	b	2c3c0 <fputs@plt+0x1b24c>
   2c42c:	mov	r9, r4
   2c430:	b	2c3e0 <fputs@plt+0x1b26c>
   2c434:	mov	r0, r5
   2c438:	bl	23374 <fputs@plt+0x12200>
   2c43c:	str	r7, [r5, #16]
   2c440:	str	r7, [r5, #20]
   2c444:	mov	r1, r7
   2c448:	ldr	r0, [r5, #32]
   2c44c:	bl	13da0 <fputs@plt+0x2c2c>
   2c450:	str	r0, [r5, #24]
   2c454:	b	2c52c <fputs@plt+0x1b3b8>
   2c458:	mov	r7, #3
   2c45c:	mov	r0, r5
   2c460:	bl	2c230 <fputs@plt+0x1b0bc>
   2c464:	cmp	r0, #0
   2c468:	movne	r0, #7
   2c46c:	bne	2c4d0 <fputs@plt+0x1b35c>
   2c470:	ldr	r2, [r5, #12]
   2c474:	sub	r2, r2, #2
   2c478:	str	r2, [r5, #12]
   2c47c:	ldr	r0, [r5, #16]
   2c480:	add	r1, r0, #2
   2c484:	bl	110b4 <memmove@plt>
   2c488:	ldr	r1, [r5, #16]
   2c48c:	ldr	r3, [r5, #12]
   2c490:	mov	r2, #0
   2c494:	strb	r2, [r1, r3]
   2c498:	ldr	r3, [r5, #16]
   2c49c:	ldr	r1, [r5, #12]
   2c4a0:	add	r3, r3, r1
   2c4a4:	strb	r2, [r3, #1]
   2c4a8:	ldrh	r3, [r5, #8]
   2c4ac:	orr	r3, r3, #512	; 0x200
   2c4b0:	strh	r3, [r5, #8]
   2c4b4:	strb	r7, [r5, #10]
   2c4b8:	b	2c4c4 <fputs@plt+0x1b350>
   2c4bc:	mov	r3, #1
   2c4c0:	strb	r3, [r5, #10]
   2c4c4:	cmp	r6, r4
   2c4c8:	movlt	r0, #18
   2c4cc:	movge	r0, #0
   2c4d0:	ldrd	r4, [sp]
   2c4d4:	ldrd	r6, [sp, #8]
   2c4d8:	ldrd	r8, [sp, #16]
   2c4dc:	ldr	sl, [sp, #24]
   2c4e0:	add	sp, sp, #28
   2c4e4:	pop	{pc}		; (ldr pc, [sp], #4)
   2c4e8:	cmp	r2, #0
   2c4ec:	movge	sl, #16
   2c4f0:	blt	2c37c <fputs@plt+0x1b208>
   2c4f4:	cmn	r9, #1
   2c4f8:	beq	2c42c <fputs@plt+0x1b2b8>
   2c4fc:	movw	r3, #15440	; 0x3c50
   2c500:	movt	r3, #1
   2c504:	cmp	r9, r3
   2c508:	beq	2c434 <fputs@plt+0x1b2c0>
   2c50c:	mov	r0, r5
   2c510:	bl	23374 <fputs@plt+0x12200>
   2c514:	str	r7, [r5, #16]
   2c518:	str	r9, [r5, #36]	; 0x24
   2c51c:	cmp	r9, #0
   2c520:	moveq	r3, #2048	; 0x800
   2c524:	movne	r3, #1024	; 0x400
   2c528:	orr	sl, r3, sl
   2c52c:	str	r4, [r5, #12]
   2c530:	strh	sl, [r5, #8]
   2c534:	cmp	r8, #0
   2c538:	beq	2c4bc <fputs@plt+0x1b348>
   2c53c:	strb	r8, [r5, #10]
   2c540:	cmp	r8, #1
   2c544:	beq	2c4c4 <fputs@plt+0x1b350>
   2c548:	cmp	r4, #1
   2c54c:	ble	2c4c4 <fputs@plt+0x1b350>
   2c550:	ldr	r3, [r5, #16]
   2c554:	ldrb	r2, [r3]
   2c558:	ldrb	r3, [r3, #1]
   2c55c:	cmp	r2, #254	; 0xfe
   2c560:	cmpeq	r3, #255	; 0xff
   2c564:	beq	2c458 <fputs@plt+0x1b2e4>
   2c568:	cmp	r2, #255	; 0xff
   2c56c:	cmpeq	r3, #254	; 0xfe
   2c570:	moveq	r7, #2
   2c574:	bne	2c4c4 <fputs@plt+0x1b350>
   2c578:	b	2c45c <fputs@plt+0x1b2e8>
   2c57c:	cmp	r0, #0
   2c580:	bxeq	lr
   2c584:	push	{lr}		; (str lr, [sp, #-4]!)
   2c588:	sub	sp, sp, #12
   2c58c:	mov	ip, r2
   2c590:	mov	r2, r1
   2c594:	ldr	r1, [sp, #16]
   2c598:	str	r1, [sp]
   2c59c:	mov	r1, ip
   2c5a0:	bl	2c2e0 <fputs@plt+0x1b16c>
   2c5a4:	add	sp, sp, #12
   2c5a8:	pop	{pc}		; (ldr pc, [sp], #4)
   2c5ac:	strd	r4, [sp, #-16]!
   2c5b0:	str	r6, [sp, #8]
   2c5b4:	str	lr, [sp, #12]
   2c5b8:	sub	sp, sp, #8
   2c5bc:	ldr	r4, [r0]
   2c5c0:	ldr	r6, [r0, #80]	; 0x50
   2c5c4:	ldr	r3, [r0, #44]	; 0x2c
   2c5c8:	cmp	r3, #0
   2c5cc:	beq	2c644 <fputs@plt+0x1b4d0>
   2c5d0:	mov	r5, r0
   2c5d4:	ldrb	r3, [r4, #70]	; 0x46
   2c5d8:	add	r3, r3, #1
   2c5dc:	strb	r3, [r4, #70]	; 0x46
   2c5e0:	bl	13bd8 <fputs@plt+0x2a64>
   2c5e4:	ldr	r3, [r4, #240]	; 0xf0
   2c5e8:	cmp	r3, #0
   2c5ec:	beq	2c634 <fputs@plt+0x1b4c0>
   2c5f0:	ldr	r0, [r4, #240]	; 0xf0
   2c5f4:	mvn	r1, #0
   2c5f8:	str	r1, [sp]
   2c5fc:	mov	r3, #1
   2c600:	ldr	r2, [r5, #44]	; 0x2c
   2c604:	bl	2c57c <fputs@plt+0x1b408>
   2c608:	bl	13c04 <fputs@plt+0x2a90>
   2c60c:	ldrb	r3, [r4, #70]	; 0x46
   2c610:	sub	r3, r3, #1
   2c614:	strb	r3, [r4, #70]	; 0x46
   2c618:	str	r6, [r4, #52]	; 0x34
   2c61c:	mov	r0, r6
   2c620:	add	sp, sp, #8
   2c624:	ldrd	r4, [sp]
   2c628:	ldr	r6, [sp, #8]
   2c62c:	add	sp, sp, #12
   2c630:	pop	{pc}		; (ldr pc, [sp], #4)
   2c634:	mov	r0, r4
   2c638:	bl	1d2d4 <fputs@plt+0xc160>
   2c63c:	str	r0, [r4, #240]	; 0xf0
   2c640:	b	2c5f0 <fputs@plt+0x1b47c>
   2c644:	mov	r1, r6
   2c648:	mov	r0, r4
   2c64c:	bl	236f4 <fputs@plt+0x12580>
   2c650:	b	2c61c <fputs@plt+0x1b4a8>
   2c654:	push	{lr}		; (str lr, [sp, #-4]!)
   2c658:	sub	sp, sp, #12
   2c65c:	mov	r3, #1
   2c660:	str	r3, [r0, #20]
   2c664:	strb	r3, [r0, #25]
   2c668:	mvn	ip, #0
   2c66c:	str	ip, [sp]
   2c670:	ldr	r0, [r0]
   2c674:	bl	2c2e0 <fputs@plt+0x1b16c>
   2c678:	add	sp, sp, #12
   2c67c:	pop	{pc}		; (ldr pc, [sp], #4)
   2c680:	strd	r4, [sp, #-12]!
   2c684:	str	lr, [sp, #8]
   2c688:	sub	sp, sp, #148	; 0x94
   2c68c:	mov	r5, r1
   2c690:	mov	r4, r2
   2c694:	mov	r3, #0
   2c698:	str	r3, [sp]
   2c69c:	str	r3, [sp, #4]
   2c6a0:	str	r3, [sp, #8]
   2c6a4:	str	r3, [sp, #12]
   2c6a8:	str	r3, [sp, #16]
   2c6ac:	str	r3, [sp, #20]
   2c6b0:	str	r3, [sp, #24]
   2c6b4:	str	r3, [sp, #28]
   2c6b8:	str	r3, [sp, #32]
   2c6bc:	str	r3, [sp, #36]	; 0x24
   2c6c0:	str	r3, [sp, #40]	; 0x28
   2c6c4:	ldrd	r2, [r0]
   2c6c8:	strd	r2, [sp, #96]	; 0x60
   2c6cc:	ldrd	r2, [r0, #8]
   2c6d0:	strd	r2, [sp, #104]	; 0x68
   2c6d4:	ldrd	r2, [r0, #16]
   2c6d8:	strd	r2, [sp, #112]	; 0x70
   2c6dc:	ldrd	r2, [r0, #24]
   2c6e0:	strd	r2, [sp, #120]	; 0x78
   2c6e4:	ldrd	r2, [r0, #32]
   2c6e8:	strd	r2, [sp, #128]	; 0x80
   2c6ec:	ldrd	r2, [r0, #40]	; 0x28
   2c6f0:	strd	r2, [sp, #136]	; 0x88
   2c6f4:	add	r0, sp, #96	; 0x60
   2c6f8:	bl	138b0 <fputs@plt+0x273c>
   2c6fc:	ldr	r3, [sp, #104]	; 0x68
   2c700:	sub	r3, r3, #1968	; 0x7b0
   2c704:	sub	r3, r3, #3
   2c708:	cmp	r3, #66	; 0x42
   2c70c:	bls	2c850 <fputs@plt+0x1b6dc>
   2c710:	mov	r3, #2000	; 0x7d0
   2c714:	str	r3, [sp, #104]	; 0x68
   2c718:	mov	r3, #1
   2c71c:	str	r3, [sp, #108]	; 0x6c
   2c720:	str	r3, [sp, #112]	; 0x70
   2c724:	mov	r3, #0
   2c728:	str	r3, [sp, #116]	; 0x74
   2c72c:	str	r3, [sp, #120]	; 0x78
   2c730:	mov	r2, #0
   2c734:	mov	r3, #0
   2c738:	strd	r2, [sp, #128]	; 0x80
   2c73c:	mov	r3, #0
   2c740:	str	r3, [sp, #124]	; 0x7c
   2c744:	strb	r3, [sp, #138]	; 0x8a
   2c748:	add	r0, sp, #96	; 0x60
   2c74c:	bl	1346c <fputs@plt+0x22f8>
   2c750:	mov	r2, #1000	; 0x3e8
   2c754:	mov	r3, #0
   2c758:	ldrd	r0, [sp, #96]	; 0x60
   2c75c:	bl	85024 <fputs@plt+0x73eb0>
   2c760:	movw	r3, #38592	; 0x96c0
   2c764:	movt	r3, #59228	; 0xe75c
   2c768:	add	r3, r0, r3
   2c76c:	str	r3, [sp, #44]	; 0x2c
   2c770:	add	r0, sp, #44	; 0x2c
   2c774:	bl	10e98 <localtime@plt>
   2c778:	movw	r3, #4408	; 0x1138
   2c77c:	movt	r3, #10
   2c780:	ldr	r3, [r3, #268]	; 0x10c
   2c784:	cmp	r3, #0
   2c788:	bne	2c86c <fputs@plt+0x1b6f8>
   2c78c:	cmp	r0, #0
   2c790:	beq	2c86c <fputs@plt+0x1b6f8>
   2c794:	ldrd	r2, [r0]
   2c798:	strd	r2, [sp]
   2c79c:	ldrd	r2, [r0, #8]
   2c7a0:	strd	r2, [sp, #8]
   2c7a4:	ldrd	r2, [r0, #16]
   2c7a8:	strd	r2, [sp, #16]
   2c7ac:	ldrd	r2, [r0, #24]
   2c7b0:	strd	r2, [sp, #24]
   2c7b4:	ldrd	r2, [r0, #32]
   2c7b8:	strd	r2, [sp, #32]
   2c7bc:	ldr	r3, [r0, #40]	; 0x28
   2c7c0:	str	r3, [sp, #40]	; 0x28
   2c7c4:	ldr	r3, [sp, #20]
   2c7c8:	add	r3, r3, #1888	; 0x760
   2c7cc:	add	r3, r3, #12
   2c7d0:	str	r3, [sp, #56]	; 0x38
   2c7d4:	ldr	r3, [sp, #16]
   2c7d8:	add	r3, r3, #1
   2c7dc:	str	r3, [sp, #60]	; 0x3c
   2c7e0:	ldr	r3, [sp, #12]
   2c7e4:	str	r3, [sp, #64]	; 0x40
   2c7e8:	ldr	r3, [sp, #8]
   2c7ec:	str	r3, [sp, #68]	; 0x44
   2c7f0:	ldr	r3, [sp, #4]
   2c7f4:	str	r3, [sp, #72]	; 0x48
   2c7f8:	vldr	s15, [sp]
   2c7fc:	vcvt.f64.s32	d7, s15
   2c800:	vstr	d7, [sp, #80]	; 0x50
   2c804:	mov	r3, #1
   2c808:	strb	r3, [sp, #88]	; 0x58
   2c80c:	strb	r3, [sp, #89]	; 0x59
   2c810:	mov	r5, #0
   2c814:	strb	r5, [sp, #90]	; 0x5a
   2c818:	strb	r5, [sp, #91]	; 0x5b
   2c81c:	add	r0, sp, #48	; 0x30
   2c820:	bl	1346c <fputs@plt+0x22f8>
   2c824:	str	r5, [r4]
   2c828:	ldr	r0, [sp, #48]	; 0x30
   2c82c:	ldr	r3, [sp, #96]	; 0x60
   2c830:	subs	r0, r0, r3
   2c834:	ldr	r1, [sp, #52]	; 0x34
   2c838:	ldr	r3, [sp, #100]	; 0x64
   2c83c:	sbc	r1, r1, r3
   2c840:	add	sp, sp, #148	; 0x94
   2c844:	ldrd	r4, [sp]
   2c848:	add	sp, sp, #8
   2c84c:	pop	{pc}		; (ldr pc, [sp], #4)
   2c850:	vldr	d7, [sp, #128]	; 0x80
   2c854:	vldr	d6, [pc, #60]	; 2c898 <fputs@plt+0x1b724>
   2c858:	vadd.f64	d7, d7, d6
   2c85c:	vcvt.s32.f64	s14, d7
   2c860:	vcvt.f64.s32	d7, s14
   2c864:	vstr	d7, [sp, #128]	; 0x80
   2c868:	b	2c73c <fputs@plt+0x1b5c8>
   2c86c:	mvn	r2, #0
   2c870:	movw	r1, #47648	; 0xba20
   2c874:	movt	r1, #8
   2c878:	mov	r0, r5
   2c87c:	bl	2c654 <fputs@plt+0x1b4e0>
   2c880:	mov	r3, #1
   2c884:	str	r3, [r4]
   2c888:	mov	r0, #0
   2c88c:	mov	r1, r0
   2c890:	b	2c840 <fputs@plt+0x1b6cc>
   2c894:	nop	{0}
   2c898:	andeq	r0, r0, r0
   2c89c:	svccc	0x00e00000
   2c8a0:	str	r4, [sp, #-8]!
   2c8a4:	str	lr, [sp, #4]
   2c8a8:	mov	r4, r0
   2c8ac:	mov	r1, #0
   2c8b0:	bl	2bf50 <fputs@plt+0x1addc>
   2c8b4:	cmp	r0, #0
   2c8b8:	beq	2c8f0 <fputs@plt+0x1b77c>
   2c8bc:	ldrd	r2, [r0, #16]
   2c8c0:	cmp	r2, #1
   2c8c4:	sbcs	r3, r3, #0
   2c8c8:	blt	2c8f0 <fputs@plt+0x1b77c>
   2c8cc:	ldrb	r3, [r0, #24]
   2c8d0:	cmp	r3, #0
   2c8d4:	bne	2c8fc <fputs@plt+0x1b788>
   2c8d8:	ldrb	r3, [r0, #25]
   2c8dc:	cmp	r3, #0
   2c8e0:	beq	2c914 <fputs@plt+0x1b7a0>
   2c8e4:	vldr	d0, [r0]
   2c8e8:	mov	r0, r4
   2c8ec:	bl	29c18 <fputs@plt+0x18aa4>
   2c8f0:	ldr	r4, [sp]
   2c8f4:	add	sp, sp, #4
   2c8f8:	pop	{pc}		; (ldr pc, [sp], #4)
   2c8fc:	mvn	r2, #0
   2c900:	movw	r1, #47672	; 0xba38
   2c904:	movt	r1, #8
   2c908:	mov	r0, r4
   2c90c:	bl	2c654 <fputs@plt+0x1b4e0>
   2c910:	b	2c8f0 <fputs@plt+0x1b77c>
   2c914:	ldrd	r2, [r0, #8]
   2c918:	mov	r0, r4
   2c91c:	bl	29ccc <fputs@plt+0x18b58>
   2c920:	b	2c8f0 <fputs@plt+0x1b77c>
   2c924:	str	r4, [sp, #-8]!
   2c928:	str	lr, [sp, #4]
   2c92c:	mov	r4, r0
   2c930:	ldr	r0, [r2]
   2c934:	movw	r3, #32968	; 0x80c8
   2c938:	movt	r3, #8
   2c93c:	ldrh	r2, [r0, #8]
   2c940:	and	r2, r2, #31
   2c944:	add	r3, r3, r2
   2c948:	ldrb	r3, [r3, #3076]	; 0xc04
   2c94c:	cmp	r3, #1
   2c950:	beq	2c978 <fputs@plt+0x1b804>
   2c954:	cmp	r3, #5
   2c958:	beq	2c9c8 <fputs@plt+0x1b854>
   2c95c:	bl	178e0 <fputs@plt+0x676c>
   2c960:	vcmpe.f64	d0, #0.0
   2c964:	vmrs	APSR_nzcv, fpscr
   2c968:	vnegmi.f64	d0, d0
   2c96c:	mov	r0, r4
   2c970:	bl	29c18 <fputs@plt+0x18aa4>
   2c974:	b	2c9d0 <fputs@plt+0x1b85c>
   2c978:	bl	17824 <fputs@plt+0x66b0>
   2c97c:	cmp	r0, #0
   2c980:	sbcs	r3, r1, #0
   2c984:	bge	2c99c <fputs@plt+0x1b828>
   2c988:	cmp	r1, #-2147483648	; 0x80000000
   2c98c:	cmpeq	r0, #0
   2c990:	beq	2c9b0 <fputs@plt+0x1b83c>
   2c994:	rsbs	r0, r0, #0
   2c998:	rsc	r1, r1, #0
   2c99c:	mov	r2, r0
   2c9a0:	mov	r3, r1
   2c9a4:	mov	r0, r4
   2c9a8:	bl	29ccc <fputs@plt+0x18b58>
   2c9ac:	b	2c9d0 <fputs@plt+0x1b85c>
   2c9b0:	mvn	r2, #0
   2c9b4:	movw	r1, #47672	; 0xba38
   2c9b8:	movt	r1, #8
   2c9bc:	mov	r0, r4
   2c9c0:	bl	2c654 <fputs@plt+0x1b4e0>
   2c9c4:	b	2c9d0 <fputs@plt+0x1b85c>
   2c9c8:	mov	r0, r4
   2c9cc:	bl	29d0c <fputs@plt+0x18b98>
   2c9d0:	ldr	r4, [sp]
   2c9d4:	add	sp, sp, #4
   2c9d8:	pop	{pc}		; (ldr pc, [sp], #4)
   2c9dc:	push	{lr}		; (str lr, [sp, #-4]!)
   2c9e0:	sub	sp, sp, #12
   2c9e4:	mov	r3, #1
   2c9e8:	str	r3, [r0, #20]
   2c9ec:	strb	r3, [r0, #25]
   2c9f0:	mvn	r3, #0
   2c9f4:	str	r3, [sp]
   2c9f8:	mov	r3, #2
   2c9fc:	ldr	r0, [r0]
   2ca00:	bl	2c2e0 <fputs@plt+0x1b16c>
   2ca04:	add	sp, sp, #12
   2ca08:	pop	{pc}		; (ldr pc, [sp], #4)
   2ca0c:	str	r4, [sp, #-8]!
   2ca10:	str	lr, [sp, #4]
   2ca14:	sub	sp, sp, #8
   2ca18:	str	r1, [r0, #20]
   2ca1c:	mov	r3, #1
   2ca20:	strb	r3, [r0, #25]
   2ca24:	ldr	r4, [r0]
   2ca28:	ldrh	r3, [r4, #8]
   2ca2c:	tst	r3, #1
   2ca30:	bne	2ca44 <fputs@plt+0x1b8d0>
   2ca34:	add	sp, sp, #8
   2ca38:	ldr	r4, [sp]
   2ca3c:	add	sp, sp, #4
   2ca40:	pop	{pc}		; (ldr pc, [sp], #4)
   2ca44:	mov	r0, r1
   2ca48:	bl	1c178 <fputs@plt+0xb004>
   2ca4c:	mov	r3, #0
   2ca50:	str	r3, [sp]
   2ca54:	mov	r3, #1
   2ca58:	mvn	r2, #0
   2ca5c:	mov	r1, r0
   2ca60:	mov	r0, r4
   2ca64:	bl	2c2e0 <fputs@plt+0x1b16c>
   2ca68:	b	2ca34 <fputs@plt+0x1b8c0>
   2ca6c:	str	r4, [sp, #-8]!
   2ca70:	str	lr, [sp, #4]
   2ca74:	mov	r4, r0
   2ca78:	ldr	r0, [r2]
   2ca7c:	bl	17824 <fputs@plt+0x66b0>
   2ca80:	mov	r2, r0
   2ca84:	mov	r3, r1
   2ca88:	cmp	r0, #0
   2ca8c:	sbcs	r1, r1, #0
   2ca90:	movlt	r2, #0
   2ca94:	movlt	r3, #0
   2ca98:	mov	r0, r4
   2ca9c:	bl	29d94 <fputs@plt+0x18c20>
   2caa0:	subs	r1, r0, #0
   2caa4:	bne	2cab4 <fputs@plt+0x1b940>
   2caa8:	ldr	r4, [sp]
   2caac:	add	sp, sp, #4
   2cab0:	pop	{pc}		; (ldr pc, [sp], #4)
   2cab4:	mov	r0, r4
   2cab8:	bl	2ca0c <fputs@plt+0x1b898>
   2cabc:	b	2caa8 <fputs@plt+0x1b934>
   2cac0:	push	{lr}		; (str lr, [sp, #-4]!)
   2cac4:	sub	sp, sp, #12
   2cac8:	mov	r3, #18
   2cacc:	str	r3, [r0, #20]
   2cad0:	mov	r3, #1
   2cad4:	strb	r3, [r0, #25]
   2cad8:	mov	r2, #0
   2cadc:	str	r2, [sp]
   2cae0:	mvn	r2, #0
   2cae4:	movw	r1, #47692	; 0xba4c
   2cae8:	movt	r1, #8
   2caec:	ldr	r0, [r0]
   2caf0:	bl	2c2e0 <fputs@plt+0x1b16c>
   2caf4:	add	sp, sp, #12
   2caf8:	pop	{pc}		; (ldr pc, [sp], #4)
   2cafc:	str	r4, [sp, #-8]!
   2cb00:	str	lr, [sp, #4]
   2cb04:	mov	r4, r2
   2cb08:	sub	r3, r1, #1
   2cb0c:	cmn	r3, #3
   2cb10:	bls	2cb34 <fputs@plt+0x1b9c0>
   2cb14:	cmp	r4, #0
   2cb18:	beq	2cb24 <fputs@plt+0x1b9b0>
   2cb1c:	mov	r0, r4
   2cb20:	bl	2cac0 <fputs@plt+0x1b94c>
   2cb24:	mov	r0, #18
   2cb28:	ldr	r4, [sp]
   2cb2c:	add	sp, sp, #4
   2cb30:	pop	{pc}		; (ldr pc, [sp], #4)
   2cb34:	blx	r1
   2cb38:	b	2cb14 <fputs@plt+0x1b9a0>
   2cb3c:	strd	r4, [sp, #-16]!
   2cb40:	str	r6, [sp, #8]
   2cb44:	str	lr, [sp, #12]
   2cb48:	mov	r6, r0
   2cb4c:	ldr	r1, [r0]
   2cb50:	ldr	r1, [r1, #32]
   2cb54:	ldr	r4, [r1, #92]	; 0x5c
   2cb58:	asr	r5, r4, #31
   2cb5c:	cmp	r4, r2
   2cb60:	sbcs	r1, r5, r3
   2cb64:	blt	2cb90 <fputs@plt+0x1ba1c>
   2cb68:	mov	r0, r2
   2cb6c:	mov	r1, r3
   2cb70:	bl	13c74 <fputs@plt+0x2b00>
   2cb74:	subs	r4, r0, #0
   2cb78:	beq	2cb9c <fputs@plt+0x1ba28>
   2cb7c:	mov	r0, r4
   2cb80:	ldrd	r4, [sp]
   2cb84:	ldr	r6, [sp, #8]
   2cb88:	add	sp, sp, #12
   2cb8c:	pop	{pc}		; (ldr pc, [sp], #4)
   2cb90:	bl	2cac0 <fputs@plt+0x1b94c>
   2cb94:	mov	r4, #0
   2cb98:	b	2cb7c <fputs@plt+0x1ba08>
   2cb9c:	mov	r0, r6
   2cba0:	bl	29e00 <fputs@plt+0x18c8c>
   2cba4:	b	2cb7c <fputs@plt+0x1ba08>
   2cba8:	str	r4, [sp, #-8]!
   2cbac:	str	lr, [sp, #4]
   2cbb0:	sub	sp, sp, #8
   2cbb4:	mov	r4, r0
   2cbb8:	ldr	r0, [sp, #16]
   2cbbc:	str	r0, [sp]
   2cbc0:	ldr	r0, [r4]
   2cbc4:	bl	2c2e0 <fputs@plt+0x1b16c>
   2cbc8:	cmp	r0, #18
   2cbcc:	beq	2cbe0 <fputs@plt+0x1ba6c>
   2cbd0:	add	sp, sp, #8
   2cbd4:	ldr	r4, [sp]
   2cbd8:	add	sp, sp, #4
   2cbdc:	pop	{pc}		; (ldr pc, [sp], #4)
   2cbe0:	mov	r0, r4
   2cbe4:	bl	2cac0 <fputs@plt+0x1b94c>
   2cbe8:	b	2cbd0 <fputs@plt+0x1ba5c>
   2cbec:	push	{lr}		; (str lr, [sp, #-4]!)
   2cbf0:	sub	sp, sp, #12
   2cbf4:	str	r3, [sp]
   2cbf8:	mov	r3, #0
   2cbfc:	bl	2cba8 <fputs@plt+0x1ba34>
   2cc00:	add	sp, sp, #12
   2cc04:	pop	{pc}		; (ldr pc, [sp], #4)
   2cc08:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2cc0c:	strd	r6, [sp, #8]
   2cc10:	str	r8, [sp, #16]
   2cc14:	str	lr, [sp, #20]
   2cc18:	mov	r5, r0
   2cc1c:	mov	r4, r2
   2cc20:	ldr	r0, [r2]
   2cc24:	bl	29ba0 <fputs@plt+0x18a2c>
   2cc28:	mov	r6, r0
   2cc2c:	ldr	r0, [r4, #4]
   2cc30:	bl	29ba0 <fputs@plt+0x18a2c>
   2cc34:	mov	r8, r0
   2cc38:	add	r4, r6, #1
   2cc3c:	bic	r4, r4, #1
   2cc40:	ldr	r3, [r5]
   2cc44:	ldr	r7, [r3, #32]
   2cc48:	add	r2, r4, #7
   2cc4c:	lsl	r2, r2, #3
   2cc50:	asr	r3, r2, #31
   2cc54:	mov	r0, r7
   2cc58:	bl	1d294 <fputs@plt+0xc120>
   2cc5c:	subs	r1, r0, #0
   2cc60:	beq	2ccb0 <fputs@plt+0x1bb3c>
   2cc64:	str	r7, [r1, #52]	; 0x34
   2cc68:	mov	r3, #0
   2cc6c:	str	r3, [r1]
   2cc70:	str	r6, [r1, #8]
   2cc74:	str	r8, [r1, #12]
   2cc78:	add	r3, r1, #56	; 0x38
   2cc7c:	str	r3, [r1, #24]
   2cc80:	add	r4, r3, r4, lsl #2
   2cc84:	str	r4, [r1, #20]
   2cc88:	movw	r3, #6908	; 0x1afc
   2cc8c:	movt	r3, #2
   2cc90:	mov	r2, #56	; 0x38
   2cc94:	mov	r0, r5
   2cc98:	bl	2cbec <fputs@plt+0x1ba78>
   2cc9c:	ldrd	r4, [sp]
   2cca0:	ldrd	r6, [sp, #8]
   2cca4:	ldr	r8, [sp, #16]
   2cca8:	add	sp, sp, #20
   2ccac:	pop	{pc}		; (ldr pc, [sp], #4)
   2ccb0:	mov	r0, r5
   2ccb4:	bl	29e00 <fputs@plt+0x18c8c>
   2ccb8:	b	2cc9c <fputs@plt+0x1bb28>
   2ccbc:	push	{lr}		; (str lr, [sp, #-4]!)
   2ccc0:	sub	sp, sp, #12
   2ccc4:	str	r3, [sp]
   2ccc8:	mov	r3, #1
   2cccc:	bl	2cba8 <fputs@plt+0x1ba34>
   2ccd0:	add	sp, sp, #12
   2ccd4:	pop	{pc}		; (ldr pc, [sp], #4)
   2ccd8:	str	r4, [sp, #-8]!
   2ccdc:	str	lr, [sp, #4]
   2cce0:	mov	r3, #0
   2cce4:	mvn	r2, #0
   2cce8:	movw	r1, #47584	; 0xb9e0
   2ccec:	movt	r1, #8
   2ccf0:	bl	2ccbc <fputs@plt+0x1bb48>
   2ccf4:	ldr	r4, [sp]
   2ccf8:	add	sp, sp, #4
   2ccfc:	pop	{pc}		; (ldr pc, [sp], #4)
   2cd00:	str	r4, [sp, #-8]!
   2cd04:	str	lr, [sp, #4]
   2cd08:	movw	r3, #32968	; 0x80c8
   2cd0c:	movt	r3, #8
   2cd10:	ldr	r2, [r2]
   2cd14:	ldrh	r2, [r2, #8]
   2cd18:	and	r2, r2, #31
   2cd1c:	add	r3, r3, r2
   2cd20:	ldrb	r3, [r3, #3076]	; 0xc04
   2cd24:	sub	r3, r3, #1
   2cd28:	cmp	r3, #3
   2cd2c:	ldrls	pc, [pc, r3, lsl #2]
   2cd30:	b	2cd68 <fputs@plt+0x1bbf4>
   2cd34:	andeq	ip, r2, r4, ror sp
   2cd38:	andeq	ip, r2, r0, asr sp
   2cd3c:	andeq	ip, r2, r4, asr #26
   2cd40:	andeq	ip, r2, ip, asr sp
   2cd44:	movw	r1, #47740	; 0xba7c
   2cd48:	movt	r1, #8
   2cd4c:	b	2cd7c <fputs@plt+0x1bc08>
   2cd50:	movw	r1, #47732	; 0xba74
   2cd54:	movt	r1, #8
   2cd58:	b	2cd7c <fputs@plt+0x1bc08>
   2cd5c:	movw	r1, #62776	; 0xf538
   2cd60:	movt	r1, #8
   2cd64:	b	2cd7c <fputs@plt+0x1bc08>
   2cd68:	movw	r1, #47716	; 0xba64
   2cd6c:	movt	r1, #8
   2cd70:	b	2cd7c <fputs@plt+0x1bc08>
   2cd74:	movw	r1, #47724	; 0xba6c
   2cd78:	movt	r1, #8
   2cd7c:	mov	r3, #0
   2cd80:	mvn	r2, #0
   2cd84:	bl	2ccbc <fputs@plt+0x1bb48>
   2cd88:	ldr	r4, [sp]
   2cd8c:	add	sp, sp, #4
   2cd90:	pop	{pc}		; (ldr pc, [sp], #4)
   2cd94:	str	r4, [sp, #-8]!
   2cd98:	str	lr, [sp, #4]
   2cd9c:	mov	r3, #0
   2cda0:	mvn	r2, #0
   2cda4:	ldr	r1, [pc, #12]	; 2cdb8 <fputs@plt+0x1bc44>
   2cda8:	bl	2ccbc <fputs@plt+0x1bb48>
   2cdac:	ldr	r4, [sp]
   2cdb0:	add	sp, sp, #4
   2cdb4:	pop	{pc}		; (ldr pc, [sp], #4)
   2cdb8:	andeq	r8, r8, ip, lsr sp
   2cdbc:	str	r4, [sp, #-8]!
   2cdc0:	str	lr, [sp, #4]
   2cdc4:	mov	r4, r0
   2cdc8:	ldr	r0, [r2]
   2cdcc:	bl	29ba0 <fputs@plt+0x18a2c>
   2cdd0:	cmp	r0, #2
   2cdd4:	movhi	r1, #0
   2cdd8:	bhi	2cdec <fputs@plt+0x1bc78>
   2cddc:	movw	r3, #32968	; 0x80c8
   2cde0:	movt	r3, #8
   2cde4:	add	r3, r3, r0, lsl #2
   2cde8:	ldr	r1, [r3, #3012]	; 0xbc4
   2cdec:	mov	r3, #0
   2cdf0:	mvn	r2, #0
   2cdf4:	mov	r0, r4
   2cdf8:	bl	2ccbc <fputs@plt+0x1bb48>
   2cdfc:	ldr	r4, [sp]
   2ce00:	add	sp, sp, #4
   2ce04:	pop	{pc}		; (ldr pc, [sp], #4)
   2ce08:	str	r4, [sp, #-8]!
   2ce0c:	str	lr, [sp, #4]
   2ce10:	mov	r4, r0
   2ce14:	mov	r1, #0
   2ce18:	bl	2bf50 <fputs@plt+0x1addc>
   2ce1c:	cmp	r0, #0
   2ce20:	beq	2ce54 <fputs@plt+0x1bce0>
   2ce24:	ldrb	r3, [r0, #24]
   2ce28:	cmp	r3, #2
   2ce2c:	beq	2ce60 <fputs@plt+0x1bcec>
   2ce30:	cmp	r3, #1
   2ce34:	beq	2ce6c <fputs@plt+0x1bcf8>
   2ce38:	bl	1e7f0 <fputs@plt+0xd67c>
   2ce3c:	movw	r3, #5180	; 0x143c
   2ce40:	movt	r3, #2
   2ce44:	mvn	r2, #0
   2ce48:	mov	r1, r0
   2ce4c:	mov	r0, r4
   2ce50:	bl	2ccbc <fputs@plt+0x1bb48>
   2ce54:	ldr	r4, [sp]
   2ce58:	add	sp, sp, #4
   2ce5c:	pop	{pc}		; (ldr pc, [sp], #4)
   2ce60:	mov	r0, r4
   2ce64:	bl	2cac0 <fputs@plt+0x1b94c>
   2ce68:	b	2ce54 <fputs@plt+0x1bce0>
   2ce6c:	mov	r0, r4
   2ce70:	bl	29e00 <fputs@plt+0x18c8c>
   2ce74:	b	2ce54 <fputs@plt+0x1bce0>
   2ce78:	push	{lr}		; (str lr, [sp, #-4]!)
   2ce7c:	sub	sp, sp, #12
   2ce80:	str	r3, [sp]
   2ce84:	mov	r3, #2
   2ce88:	bl	2cba8 <fputs@plt+0x1ba34>
   2ce8c:	add	sp, sp, #12
   2ce90:	pop	{pc}		; (ldr pc, [sp], #4)
   2ce94:	push	{lr}		; (str lr, [sp, #-4]!)
   2ce98:	sub	sp, sp, #12
   2ce9c:	str	r3, [sp]
   2cea0:	mov	r3, #3
   2cea4:	bl	2cba8 <fputs@plt+0x1ba34>
   2cea8:	add	sp, sp, #12
   2ceac:	pop	{pc}		; (ldr pc, [sp], #4)
   2ceb0:	push	{lr}		; (str lr, [sp, #-4]!)
   2ceb4:	sub	sp, sp, #12
   2ceb8:	str	r3, [sp]
   2cebc:	mov	r3, #2
   2cec0:	bl	2cba8 <fputs@plt+0x1ba34>
   2cec4:	add	sp, sp, #12
   2cec8:	pop	{pc}		; (ldr pc, [sp], #4)
   2cecc:	strd	r4, [sp, #-20]!	; 0xffffffec
   2ced0:	strd	r6, [sp, #8]
   2ced4:	str	lr, [sp, #16]
   2ced8:	sub	sp, sp, #12
   2cedc:	mov	ip, r1
   2cee0:	mvn	r4, #-2147483648	; 0x80000000
   2cee4:	mov	r5, #0
   2cee8:	cmp	r3, r5
   2ceec:	cmpeq	r2, r4
   2cef0:	bls	2cf18 <fputs@plt+0x1bda4>
   2cef4:	mov	r2, r0
   2cef8:	ldr	r1, [sp, #32]
   2cefc:	mov	r0, ip
   2cf00:	bl	2cafc <fputs@plt+0x1b988>
   2cf04:	add	sp, sp, #12
   2cf08:	ldrd	r4, [sp]
   2cf0c:	ldrd	r6, [sp, #8]
   2cf10:	add	sp, sp, #16
   2cf14:	pop	{pc}		; (ldr pc, [sp], #4)
   2cf18:	ldr	r3, [sp, #32]
   2cf1c:	str	r3, [sp]
   2cf20:	mov	r3, #0
   2cf24:	bl	2cba8 <fputs@plt+0x1ba34>
   2cf28:	b	2cf04 <fputs@plt+0x1bd90>
   2cf2c:	strd	r4, [sp, #-20]!	; 0xffffffec
   2cf30:	strd	r6, [sp, #8]
   2cf34:	str	lr, [sp, #16]
   2cf38:	sub	sp, sp, #12
   2cf3c:	mov	ip, r1
   2cf40:	mov	r5, r3
   2cf44:	ldrb	r3, [sp, #36]	; 0x24
   2cf48:	cmp	r3, #4
   2cf4c:	moveq	r3, #2
   2cf50:	mvn	r6, #-2147483648	; 0x80000000
   2cf54:	mov	r7, #0
   2cf58:	cmp	r5, r7
   2cf5c:	cmpeq	r2, r6
   2cf60:	bls	2cf88 <fputs@plt+0x1be14>
   2cf64:	mov	r2, r0
   2cf68:	ldr	r1, [sp, #32]
   2cf6c:	mov	r0, ip
   2cf70:	bl	2cafc <fputs@plt+0x1b988>
   2cf74:	add	sp, sp, #12
   2cf78:	ldrd	r4, [sp]
   2cf7c:	ldrd	r6, [sp, #8]
   2cf80:	add	sp, sp, #16
   2cf84:	pop	{pc}		; (ldr pc, [sp], #4)
   2cf88:	mov	r4, r2
   2cf8c:	ldr	r2, [sp, #32]
   2cf90:	str	r2, [sp]
   2cf94:	mov	r2, r4
   2cf98:	bl	2cba8 <fputs@plt+0x1ba34>
   2cf9c:	b	2cf74 <fputs@plt+0x1be00>
   2cfa0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2cfa4:	strd	r6, [sp, #8]
   2cfa8:	strd	r8, [sp, #16]
   2cfac:	strd	sl, [sp, #24]
   2cfb0:	str	lr, [sp, #32]
   2cfb4:	sub	sp, sp, #20
   2cfb8:	str	r0, [sp, #12]
   2cfbc:	mov	r4, r1
   2cfc0:	mov	r6, r2
   2cfc4:	lsl	r0, r1, #2
   2cfc8:	add	r0, r0, #1
   2cfcc:	asr	r1, r0, #31
   2cfd0:	bl	2bb48 <fputs@plt+0x1a9d4>
   2cfd4:	subs	sl, r0, #0
   2cfd8:	beq	2d00c <fputs@plt+0x1be98>
   2cfdc:	cmp	r4, #0
   2cfe0:	movle	r4, sl
   2cfe4:	ble	2d0fc <fputs@plt+0x1bf88>
   2cfe8:	mov	r5, r6
   2cfec:	add	r6, r6, r4, lsl #2
   2cff0:	mov	r4, sl
   2cff4:	movw	r8, #65535	; 0xffff
   2cff8:	movt	r8, #16
   2cffc:	mov	r9, #0
   2d000:	movw	r7, #65533	; 0xfffd
   2d004:	mov	fp, r7
   2d008:	b	2d054 <fputs@plt+0x1bee0>
   2d00c:	ldr	r0, [sp, #12]
   2d010:	bl	29e00 <fputs@plt+0x18c8c>
   2d014:	b	2d124 <fputs@plt+0x1bfb0>
   2d018:	bic	r3, r0, #2032	; 0x7f0
   2d01c:	bic	r3, r3, #-268435441	; 0xf000000f
   2d020:	bic	r3, r3, #266338304	; 0xfe00000
   2d024:	cmp	r3, #0
   2d028:	bne	2d090 <fputs@plt+0x1bf1c>
   2d02c:	ubfx	r2, r0, #6, #5
   2d030:	sub	r2, r2, #64	; 0x40
   2d034:	mov	r3, r4
   2d038:	strb	r2, [r3], #2
   2d03c:	and	r0, r0, #63	; 0x3f
   2d040:	sub	r0, r0, #128	; 0x80
   2d044:	strb	r0, [r4, #1]
   2d048:	mov	r4, r3
   2d04c:	cmp	r5, r6
   2d050:	beq	2d0fc <fputs@plt+0x1bf88>
   2d054:	ldr	r0, [r5], #4
   2d058:	bl	17824 <fputs@plt+0x66b0>
   2d05c:	cmp	r1, r9
   2d060:	cmpeq	r0, r8
   2d064:	bhi	2d088 <fputs@plt+0x1bf14>
   2d068:	mov	r2, r0
   2d06c:	bic	r3, r0, #-16777216	; 0xff000000
   2d070:	bic	r3, r3, #14680064	; 0xe00000
   2d074:	bic	r3, r3, #127	; 0x7f
   2d078:	cmp	r3, #0
   2d07c:	bne	2d018 <fputs@plt+0x1bea4>
   2d080:	strb	r0, [r4], #1
   2d084:	b	2d04c <fputs@plt+0x1bed8>
   2d088:	mov	r0, r7
   2d08c:	mov	r2, fp
   2d090:	tst	r2, #2031616	; 0x1f0000
   2d094:	bne	2d0c4 <fputs@plt+0x1bf50>
   2d098:	ubfx	r3, r0, #12, #4
   2d09c:	sub	r3, r3, #32
   2d0a0:	strb	r3, [r4]
   2d0a4:	ubfx	r3, r0, #6, #6
   2d0a8:	sub	r3, r3, #128	; 0x80
   2d0ac:	strb	r3, [r4, #1]
   2d0b0:	and	r0, r0, #63	; 0x3f
   2d0b4:	sub	r0, r0, #128	; 0x80
   2d0b8:	strb	r0, [r4, #2]
   2d0bc:	add	r4, r4, #3
   2d0c0:	b	2d04c <fputs@plt+0x1bed8>
   2d0c4:	lsr	r3, r0, #18
   2d0c8:	sub	r3, r3, #16
   2d0cc:	strb	r3, [r4]
   2d0d0:	ubfx	r3, r0, #12, #6
   2d0d4:	sub	r3, r3, #128	; 0x80
   2d0d8:	strb	r3, [r4, #1]
   2d0dc:	ubfx	r3, r0, #6, #6
   2d0e0:	sub	r3, r3, #128	; 0x80
   2d0e4:	strb	r3, [r4, #2]
   2d0e8:	and	r0, r0, #63	; 0x3f
   2d0ec:	sub	r0, r0, #128	; 0x80
   2d0f0:	strb	r0, [r4, #3]
   2d0f4:	add	r4, r4, #4
   2d0f8:	b	2d04c <fputs@plt+0x1bed8>
   2d0fc:	sub	r2, r4, sl
   2d100:	mov	r3, #1
   2d104:	str	r3, [sp, #4]
   2d108:	movw	r3, #5180	; 0x143c
   2d10c:	movt	r3, #2
   2d110:	str	r3, [sp]
   2d114:	asr	r3, r2, #31
   2d118:	mov	r1, sl
   2d11c:	ldr	r0, [sp, #12]
   2d120:	bl	2cf2c <fputs@plt+0x1bdb8>
   2d124:	add	sp, sp, #20
   2d128:	ldrd	r4, [sp]
   2d12c:	ldrd	r6, [sp, #8]
   2d130:	ldrd	r8, [sp, #16]
   2d134:	ldrd	sl, [sp, #24]
   2d138:	add	sp, sp, #32
   2d13c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d140:	ldr	ip, [r0]
   2d144:	ldrb	ip, [ip, #69]	; 0x45
   2d148:	cmp	ip, #0
   2d14c:	bne	2d190 <fputs@plt+0x1c01c>
   2d150:	push	{lr}		; (str lr, [sp, #-4]!)
   2d154:	sub	sp, sp, #12
   2d158:	mov	lr, r3
   2d15c:	ldrh	ip, [r0, #84]	; 0x54
   2d160:	mla	r2, r2, ip, r1
   2d164:	add	ip, r2, r2, lsl #2
   2d168:	ldr	r0, [r0, #16]
   2d16c:	ldr	r3, [sp, #16]
   2d170:	str	r3, [sp]
   2d174:	mov	r3, #1
   2d178:	mvn	r2, #0
   2d17c:	mov	r1, lr
   2d180:	add	r0, r0, ip, lsl #3
   2d184:	bl	2c2e0 <fputs@plt+0x1b16c>
   2d188:	add	sp, sp, #12
   2d18c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d190:	mov	r0, #7
   2d194:	bx	lr
   2d198:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2d19c:	strd	r6, [sp, #8]
   2d1a0:	str	r8, [sp, #16]
   2d1a4:	str	lr, [sp, #20]
   2d1a8:	sub	sp, sp, #8
   2d1ac:	mov	r8, r0
   2d1b0:	mov	r7, r1
   2d1b4:	mov	r5, r2
   2d1b8:	bl	23478 <fputs@plt+0x12304>
   2d1bc:	cmp	r7, #0
   2d1c0:	ble	2d1f4 <fputs@plt+0x1c080>
   2d1c4:	sub	r5, r5, #4
   2d1c8:	mov	r4, #0
   2d1cc:	mov	r6, r4
   2d1d0:	str	r6, [sp]
   2d1d4:	ldr	r3, [r5, #4]!
   2d1d8:	mov	r2, r6
   2d1dc:	mov	r1, r4
   2d1e0:	mov	r0, r8
   2d1e4:	bl	2d140 <fputs@plt+0x1bfcc>
   2d1e8:	add	r4, r4, #1
   2d1ec:	cmp	r7, r4
   2d1f0:	bne	2d1d0 <fputs@plt+0x1c05c>
   2d1f4:	add	sp, sp, #8
   2d1f8:	ldrd	r4, [sp]
   2d1fc:	ldrd	r6, [sp, #8]
   2d200:	ldr	r8, [sp, #16]
   2d204:	add	sp, sp, #20
   2d208:	pop	{pc}		; (ldr pc, [sp], #4)
   2d20c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2d210:	strd	r6, [sp, #8]
   2d214:	strd	r8, [sp, #16]
   2d218:	strd	sl, [sp, #24]
   2d21c:	str	lr, [sp, #32]
   2d220:	sub	sp, sp, #4
   2d224:	mov	r5, r0
   2d228:	mov	r7, r1
   2d22c:	ldrb	r3, [r0, #10]
   2d230:	cmp	r3, #1
   2d234:	cmpne	r1, #1
   2d238:	bne	2d29c <fputs@plt+0x1c128>
   2d23c:	cmp	r1, #1
   2d240:	beq	2d300 <fputs@plt+0x1c18c>
   2d244:	ldr	r2, [r0, #12]
   2d248:	add	r2, r2, #1
   2d24c:	lsl	r2, r2, #1
   2d250:	ldr	r4, [r5, #16]
   2d254:	ldr	r6, [r5, #12]
   2d258:	add	r6, r4, r6
   2d25c:	asr	r3, r2, #31
   2d260:	ldr	r0, [r5, #32]
   2d264:	bl	13f58 <fputs@plt+0x2de4>
   2d268:	subs	r8, r0, #0
   2d26c:	beq	2d81c <fputs@plt+0x1c6a8>
   2d270:	ldrb	r3, [r5, #10]
   2d274:	cmp	r3, #1
   2d278:	beq	2d318 <fputs@plt+0x1c1a4>
   2d27c:	cmp	r3, #2
   2d280:	beq	2d588 <fputs@plt+0x1c414>
   2d284:	cmp	r4, r6
   2d288:	movcs	r3, r8
   2d28c:	bcs	2d7b0 <fputs@plt+0x1c63c>
   2d290:	mov	r3, r8
   2d294:	movw	r0, #2047	; 0x7ff
   2d298:	b	2d70c <fputs@plt+0x1c598>
   2d29c:	bl	2c230 <fputs@plt+0x1b0bc>
   2d2a0:	cmp	r0, #0
   2d2a4:	movne	r0, #7
   2d2a8:	bne	2d800 <fputs@plt+0x1c68c>
   2d2ac:	ldr	ip, [r5, #16]
   2d2b0:	ldr	r1, [r5, #12]
   2d2b4:	bic	r1, r1, #1
   2d2b8:	add	r1, ip, r1
   2d2bc:	cmp	ip, r1
   2d2c0:	bcs	2d2f8 <fputs@plt+0x1c184>
   2d2c4:	add	r3, ip, #2
   2d2c8:	mvn	r2, ip
   2d2cc:	add	r2, r1, r2
   2d2d0:	bic	r2, r2, #1
   2d2d4:	add	ip, ip, #4
   2d2d8:	add	r2, r2, ip
   2d2dc:	ldrb	r1, [r3, #-2]
   2d2e0:	ldrb	ip, [r3, #-1]
   2d2e4:	strb	ip, [r3, #-2]
   2d2e8:	strb	r1, [r3, #-1]
   2d2ec:	add	r3, r3, #2
   2d2f0:	cmp	r3, r2
   2d2f4:	bne	2d2dc <fputs@plt+0x1c168>
   2d2f8:	strb	r7, [r5, #10]
   2d2fc:	b	2d800 <fputs@plt+0x1c68c>
   2d300:	ldr	r2, [r0, #12]
   2d304:	bic	r2, r2, #1
   2d308:	str	r2, [r0, #12]
   2d30c:	lsl	r2, r2, #1
   2d310:	add	r2, r2, #1
   2d314:	b	2d250 <fputs@plt+0x1c0dc>
   2d318:	cmp	r7, #2
   2d31c:	beq	2d348 <fputs@plt+0x1c1d4>
   2d320:	cmp	r4, r6
   2d324:	movcs	r3, r8
   2d328:	bcs	2d574 <fputs@plt+0x1c400>
   2d32c:	mov	r3, r8
   2d330:	movw	lr, #32968	; 0x80c8
   2d334:	movt	lr, #8
   2d338:	movw	sl, #65533	; 0xfffd
   2d33c:	mov	ip, r6
   2d340:	movw	r9, #65534	; 0xfffe
   2d344:	b	2d520 <fputs@plt+0x1c3ac>
   2d348:	cmp	r4, r6
   2d34c:	bcs	2d570 <fputs@plt+0x1c3fc>
   2d350:	mov	r3, r8
   2d354:	movw	lr, #32968	; 0x80c8
   2d358:	movt	lr, #8
   2d35c:	movw	sl, #65533	; 0xfffd
   2d360:	mov	ip, r6
   2d364:	movw	r9, #65534	; 0xfffe
   2d368:	b	2d424 <fputs@plt+0x1c2b0>
   2d36c:	add	r2, lr, r2
   2d370:	ldrb	r2, [r2, #-192]	; 0xffffff40
   2d374:	cmp	r6, r0
   2d378:	beq	2d824 <fputs@plt+0x1c6b0>
   2d37c:	ldrb	r1, [r4, #1]
   2d380:	and	fp, r1, #192	; 0xc0
   2d384:	cmp	fp, #128	; 0x80
   2d388:	bne	2d824 <fputs@plt+0x1c6b0>
   2d38c:	add	r4, r4, #2
   2d390:	mov	r0, r4
   2d394:	and	r1, r1, #63	; 0x3f
   2d398:	add	r2, r1, r2, lsl #6
   2d39c:	cmp	r4, ip
   2d3a0:	beq	2d3b4 <fputs@plt+0x1c240>
   2d3a4:	ldrb	r1, [r4], #1
   2d3a8:	and	fp, r1, #192	; 0xc0
   2d3ac:	cmp	fp, #128	; 0x80
   2d3b0:	beq	2d390 <fputs@plt+0x1c21c>
   2d3b4:	cmp	r2, #127	; 0x7f
   2d3b8:	bls	2d450 <fputs@plt+0x1c2dc>
   2d3bc:	bic	r1, r2, #2032	; 0x7f0
   2d3c0:	bic	r1, r1, #15
   2d3c4:	cmp	r1, #55296	; 0xd800
   2d3c8:	beq	2d458 <fputs@plt+0x1c2e4>
   2d3cc:	bic	r1, r2, #1
   2d3d0:	cmp	r1, r9
   2d3d4:	beq	2d460 <fputs@plt+0x1c2ec>
   2d3d8:	cmp	r2, #65536	; 0x10000
   2d3dc:	bcc	2d434 <fputs@plt+0x1c2c0>
   2d3e0:	sub	r1, r2, #65536	; 0x10000
   2d3e4:	ubfx	r4, r2, #10, #6
   2d3e8:	lsr	fp, r1, #10
   2d3ec:	bic	fp, fp, #63	; 0x3f
   2d3f0:	orr	r4, r4, fp
   2d3f4:	strb	r4, [r3]
   2d3f8:	ubfx	r1, r1, #18, #2
   2d3fc:	sub	r1, r1, #40	; 0x28
   2d400:	strb	r1, [r3, #1]
   2d404:	strb	r2, [r3, #2]
   2d408:	ubfx	r2, r2, #8, #2
   2d40c:	sub	r2, r2, #36	; 0x24
   2d410:	strb	r2, [r3, #3]
   2d414:	add	r3, r3, #4
   2d418:	mov	r4, r0
   2d41c:	cmp	r6, r4
   2d420:	bls	2d574 <fputs@plt+0x1c400>
   2d424:	mov	r0, r4
   2d428:	ldrb	r2, [r0], #1
   2d42c:	cmp	r2, #191	; 0xbf
   2d430:	bhi	2d36c <fputs@plt+0x1c1f8>
   2d434:	mov	r1, r3
   2d438:	strb	r2, [r1], #2
   2d43c:	lsr	r2, r2, #8
   2d440:	strb	r2, [r3, #1]
   2d444:	mov	r3, r1
   2d448:	mov	r4, r0
   2d44c:	b	2d41c <fputs@plt+0x1c2a8>
   2d450:	movw	r2, #65533	; 0xfffd
   2d454:	b	2d434 <fputs@plt+0x1c2c0>
   2d458:	movw	r2, #65533	; 0xfffd
   2d45c:	b	2d434 <fputs@plt+0x1c2c0>
   2d460:	movw	r2, #65533	; 0xfffd
   2d464:	b	2d434 <fputs@plt+0x1c2c0>
   2d468:	add	r1, lr, r1
   2d46c:	ldrb	r1, [r1, #-192]	; 0xffffff40
   2d470:	cmp	r6, r0
   2d474:	beq	2d830 <fputs@plt+0x1c6bc>
   2d478:	ldrb	r2, [r4, #1]
   2d47c:	and	fp, r2, #192	; 0xc0
   2d480:	cmp	fp, #128	; 0x80
   2d484:	bne	2d830 <fputs@plt+0x1c6bc>
   2d488:	add	r0, r4, #2
   2d48c:	mov	r4, r0
   2d490:	and	r2, r2, #63	; 0x3f
   2d494:	add	r1, r2, r1, lsl #6
   2d498:	cmp	ip, r0
   2d49c:	beq	2d4b0 <fputs@plt+0x1c33c>
   2d4a0:	ldrb	r2, [r0], #1
   2d4a4:	and	fp, r2, #192	; 0xc0
   2d4a8:	cmp	fp, #128	; 0x80
   2d4ac:	beq	2d48c <fputs@plt+0x1c318>
   2d4b0:	cmp	r1, #127	; 0x7f
   2d4b4:	bls	2d54c <fputs@plt+0x1c3d8>
   2d4b8:	bic	r2, r1, #2032	; 0x7f0
   2d4bc:	bic	r2, r2, #15
   2d4c0:	cmp	r2, #55296	; 0xd800
   2d4c4:	beq	2d558 <fputs@plt+0x1c3e4>
   2d4c8:	bic	r2, r1, #1
   2d4cc:	cmp	r2, r9
   2d4d0:	beq	2d564 <fputs@plt+0x1c3f0>
   2d4d4:	cmp	r1, #65536	; 0x10000
   2d4d8:	movcc	r0, r4
   2d4dc:	bcc	2d530 <fputs@plt+0x1c3bc>
   2d4e0:	sub	r2, r1, #65536	; 0x10000
   2d4e4:	ubfx	r0, r2, #18, #2
   2d4e8:	sub	r0, r0, #40	; 0x28
   2d4ec:	strb	r0, [r3]
   2d4f0:	ubfx	r0, r1, #10, #6
   2d4f4:	lsr	r2, r2, #10
   2d4f8:	bic	r2, r2, #63	; 0x3f
   2d4fc:	orr	r2, r0, r2
   2d500:	strb	r2, [r3, #1]
   2d504:	ubfx	r2, r1, #8, #2
   2d508:	sub	r2, r2, #36	; 0x24
   2d50c:	strb	r2, [r3, #2]
   2d510:	strb	r1, [r3, #3]
   2d514:	add	r3, r3, #4
   2d518:	cmp	r6, r4
   2d51c:	bls	2d574 <fputs@plt+0x1c400>
   2d520:	mov	r0, r4
   2d524:	ldrb	r1, [r0], #1
   2d528:	cmp	r1, #191	; 0xbf
   2d52c:	bhi	2d468 <fputs@plt+0x1c2f4>
   2d530:	lsr	r4, r1, #8
   2d534:	mov	r2, r3
   2d538:	strb	r4, [r2], #2
   2d53c:	strb	r1, [r3, #1]
   2d540:	mov	r3, r2
   2d544:	mov	r4, r0
   2d548:	b	2d518 <fputs@plt+0x1c3a4>
   2d54c:	mov	r0, r4
   2d550:	movw	r1, #65533	; 0xfffd
   2d554:	b	2d530 <fputs@plt+0x1c3bc>
   2d558:	mov	r0, r4
   2d55c:	movw	r1, #65533	; 0xfffd
   2d560:	b	2d530 <fputs@plt+0x1c3bc>
   2d564:	mov	r0, r4
   2d568:	movw	r1, #65533	; 0xfffd
   2d56c:	b	2d530 <fputs@plt+0x1c3bc>
   2d570:	mov	r3, r8
   2d574:	sub	r2, r3, r8
   2d578:	str	r2, [r5, #12]
   2d57c:	mov	r2, #0
   2d580:	strb	r2, [r3], #1
   2d584:	b	2d7b8 <fputs@plt+0x1c644>
   2d588:	cmp	r4, r6
   2d58c:	bcs	2d7ac <fputs@plt+0x1c638>
   2d590:	mov	r3, r8
   2d594:	movw	r0, #2047	; 0x7ff
   2d598:	b	2d604 <fputs@plt+0x1c490>
   2d59c:	ldrb	r1, [r4, #2]
   2d5a0:	ldrb	ip, [r4, #3]
   2d5a4:	add	r1, r1, ip, lsl #8
   2d5a8:	ubfx	r1, r1, #0, #10
   2d5ac:	lsl	ip, r2, #10
   2d5b0:	uxth	ip, ip
   2d5b4:	add	r1, r1, ip
   2d5b8:	and	r2, r2, #960	; 0x3c0
   2d5bc:	add	r2, r2, #64	; 0x40
   2d5c0:	add	r2, r1, r2, lsl #10
   2d5c4:	lsr	r1, r2, #18
   2d5c8:	sub	r1, r1, #16
   2d5cc:	strb	r1, [r3]
   2d5d0:	ubfx	r1, r2, #12, #6
   2d5d4:	sub	r1, r1, #128	; 0x80
   2d5d8:	strb	r1, [r3, #1]
   2d5dc:	ubfx	r1, r2, #6, #6
   2d5e0:	sub	r1, r1, #128	; 0x80
   2d5e4:	strb	r1, [r3, #2]
   2d5e8:	and	r2, r2, #63	; 0x3f
   2d5ec:	sub	r2, r2, #128	; 0x80
   2d5f0:	strb	r2, [r3, #3]
   2d5f4:	add	r4, r4, #4
   2d5f8:	add	r3, r3, #4
   2d5fc:	cmp	r4, r6
   2d600:	bcs	2d7b0 <fputs@plt+0x1c63c>
   2d604:	mov	r1, r4
   2d608:	ldrb	r2, [r1], #2
   2d60c:	ldrb	ip, [r4, #1]
   2d610:	add	r2, r2, ip, lsl #8
   2d614:	sub	lr, r2, #55296	; 0xd800
   2d618:	cmp	lr, r0
   2d61c:	movhi	ip, #0
   2d620:	movls	ip, #1
   2d624:	cmp	r6, r1
   2d628:	movls	ip, #0
   2d62c:	cmp	ip, #0
   2d630:	bne	2d59c <fputs@plt+0x1c428>
   2d634:	cmp	r2, #127	; 0x7f
   2d638:	strbls	r2, [r3], #1
   2d63c:	movls	r4, r1
   2d640:	bls	2d5fc <fputs@plt+0x1c488>
   2d644:	cmp	r2, #2048	; 0x800
   2d648:	bcs	2d674 <fputs@plt+0x1c500>
   2d64c:	lsr	lr, r2, #6
   2d650:	sub	lr, lr, #64	; 0x40
   2d654:	mov	ip, r3
   2d658:	strb	lr, [ip], #2
   2d65c:	and	r2, r2, #63	; 0x3f
   2d660:	sub	r2, r2, #128	; 0x80
   2d664:	strb	r2, [r3, #1]
   2d668:	mov	r4, r1
   2d66c:	mov	r3, ip
   2d670:	b	2d5fc <fputs@plt+0x1c488>
   2d674:	lsr	ip, r2, #12
   2d678:	sub	ip, ip, #32
   2d67c:	strb	ip, [r3]
   2d680:	ubfx	ip, r2, #6, #6
   2d684:	sub	ip, ip, #128	; 0x80
   2d688:	strb	ip, [r3, #1]
   2d68c:	and	r2, r2, #63	; 0x3f
   2d690:	sub	r2, r2, #128	; 0x80
   2d694:	strb	r2, [r3, #2]
   2d698:	mov	r4, r1
   2d69c:	add	r3, r3, #3
   2d6a0:	b	2d5fc <fputs@plt+0x1c488>
   2d6a4:	ldrb	ip, [r4, #2]
   2d6a8:	ldrb	r1, [r4, #3]
   2d6ac:	add	r1, r1, ip, lsl #8
   2d6b0:	ubfx	r1, r1, #0, #10
   2d6b4:	lsl	ip, r2, #10
   2d6b8:	uxth	ip, ip
   2d6bc:	add	r1, r1, ip
   2d6c0:	and	r2, r2, #960	; 0x3c0
   2d6c4:	add	r2, r2, #64	; 0x40
   2d6c8:	add	r2, r1, r2, lsl #10
   2d6cc:	lsr	r1, r2, #18
   2d6d0:	sub	r1, r1, #16
   2d6d4:	strb	r1, [r3]
   2d6d8:	ubfx	r1, r2, #12, #6
   2d6dc:	sub	r1, r1, #128	; 0x80
   2d6e0:	strb	r1, [r3, #1]
   2d6e4:	ubfx	r1, r2, #6, #6
   2d6e8:	sub	r1, r1, #128	; 0x80
   2d6ec:	strb	r1, [r3, #2]
   2d6f0:	and	r2, r2, #63	; 0x3f
   2d6f4:	sub	r2, r2, #128	; 0x80
   2d6f8:	strb	r2, [r3, #3]
   2d6fc:	add	r4, r4, #4
   2d700:	add	r3, r3, #4
   2d704:	cmp	r4, r6
   2d708:	bcs	2d7b0 <fputs@plt+0x1c63c>
   2d70c:	mov	r1, r4
   2d710:	ldrb	ip, [r1], #2
   2d714:	ldrb	r2, [r4, #1]
   2d718:	add	r2, r2, ip, lsl #8
   2d71c:	sub	lr, r2, #55296	; 0xd800
   2d720:	cmp	lr, r0
   2d724:	movhi	ip, #0
   2d728:	movls	ip, #1
   2d72c:	cmp	r6, r1
   2d730:	movls	ip, #0
   2d734:	cmp	ip, #0
   2d738:	bne	2d6a4 <fputs@plt+0x1c530>
   2d73c:	cmp	r2, #127	; 0x7f
   2d740:	strbls	r2, [r3], #1
   2d744:	movls	r4, r1
   2d748:	bls	2d704 <fputs@plt+0x1c590>
   2d74c:	cmp	r2, #2048	; 0x800
   2d750:	bcs	2d77c <fputs@plt+0x1c608>
   2d754:	lsr	lr, r2, #6
   2d758:	sub	lr, lr, #64	; 0x40
   2d75c:	mov	ip, r3
   2d760:	strb	lr, [ip], #2
   2d764:	and	r2, r2, #63	; 0x3f
   2d768:	sub	r2, r2, #128	; 0x80
   2d76c:	strb	r2, [r3, #1]
   2d770:	mov	r4, r1
   2d774:	mov	r3, ip
   2d778:	b	2d704 <fputs@plt+0x1c590>
   2d77c:	lsr	ip, r2, #12
   2d780:	sub	ip, ip, #32
   2d784:	strb	ip, [r3]
   2d788:	ubfx	ip, r2, #6, #6
   2d78c:	sub	ip, ip, #128	; 0x80
   2d790:	strb	ip, [r3, #1]
   2d794:	and	r2, r2, #63	; 0x3f
   2d798:	sub	r2, r2, #128	; 0x80
   2d79c:	strb	r2, [r3, #2]
   2d7a0:	mov	r4, r1
   2d7a4:	add	r3, r3, #3
   2d7a8:	b	2d704 <fputs@plt+0x1c590>
   2d7ac:	mov	r3, r8
   2d7b0:	sub	r2, r3, r8
   2d7b4:	str	r2, [r5, #12]
   2d7b8:	mov	r6, #0
   2d7bc:	strb	r6, [r3]
   2d7c0:	ldrh	r4, [r5, #8]
   2d7c4:	mov	r0, r5
   2d7c8:	bl	23374 <fputs@plt+0x12200>
   2d7cc:	bic	r3, r4, #32512	; 0x7f00
   2d7d0:	bic	r3, r3, #226	; 0xe2
   2d7d4:	orr	r3, r3, #512	; 0x200
   2d7d8:	orr	r3, r3, #2
   2d7dc:	strh	r3, [r5, #8]
   2d7e0:	strb	r7, [r5, #10]
   2d7e4:	str	r8, [r5, #16]
   2d7e8:	str	r8, [r5, #20]
   2d7ec:	mov	r1, r8
   2d7f0:	ldr	r0, [r5, #32]
   2d7f4:	bl	13da0 <fputs@plt+0x2c2c>
   2d7f8:	str	r0, [r5, #24]
   2d7fc:	mov	r0, r6
   2d800:	add	sp, sp, #4
   2d804:	ldrd	r4, [sp]
   2d808:	ldrd	r6, [sp, #8]
   2d80c:	ldrd	r8, [sp, #16]
   2d810:	ldrd	sl, [sp, #24]
   2d814:	add	sp, sp, #32
   2d818:	pop	{pc}		; (ldr pc, [sp], #4)
   2d81c:	mov	r0, #7
   2d820:	b	2d800 <fputs@plt+0x1c68c>
   2d824:	cmp	r2, #127	; 0x7f
   2d828:	movls	r2, sl
   2d82c:	b	2d434 <fputs@plt+0x1c2c0>
   2d830:	cmp	r1, #127	; 0x7f
   2d834:	movls	r1, sl
   2d838:	b	2d530 <fputs@plt+0x1c3bc>
   2d83c:	ldrh	r3, [r0, #8]
   2d840:	tst	r3, #2
   2d844:	beq	2d870 <fputs@plt+0x1c6fc>
   2d848:	ldrb	r3, [r0, #10]
   2d84c:	cmp	r3, r1
   2d850:	beq	2d878 <fputs@plt+0x1c704>
   2d854:	str	r4, [sp, #-8]!
   2d858:	str	lr, [sp, #4]
   2d85c:	uxtb	r1, r1
   2d860:	bl	2d20c <fputs@plt+0x1c098>
   2d864:	ldr	r4, [sp]
   2d868:	add	sp, sp, #4
   2d86c:	pop	{pc}		; (ldr pc, [sp], #4)
   2d870:	mov	r0, #0
   2d874:	bx	lr
   2d878:	mov	r0, #0
   2d87c:	bx	lr
   2d880:	strd	r4, [sp, #-16]!
   2d884:	str	r6, [sp, #8]
   2d888:	str	lr, [sp, #12]
   2d88c:	sub	sp, sp, #48	; 0x30
   2d890:	mov	r6, r0
   2d894:	mov	r4, #0
   2d898:	mov	r5, #0
   2d89c:	strd	r4, [sp, #8]
   2d8a0:	strd	r4, [sp, #16]
   2d8a4:	strd	r4, [sp, #24]
   2d8a8:	strd	r4, [sp, #32]
   2d8ac:	strd	r4, [sp, #40]	; 0x28
   2d8b0:	str	r0, [sp, #40]	; 0x28
   2d8b4:	mov	r0, #0
   2d8b8:	str	r0, [sp]
   2d8bc:	add	r0, sp, #8
   2d8c0:	bl	2c2e0 <fputs@plt+0x1b16c>
   2d8c4:	mov	r1, #1
   2d8c8:	add	r0, sp, #8
   2d8cc:	bl	2d83c <fputs@plt+0x1c6c8>
   2d8d0:	ldrb	r3, [r6, #69]	; 0x45
   2d8d4:	cmp	r3, #0
   2d8d8:	bne	2d8f4 <fputs@plt+0x1c780>
   2d8dc:	ldr	r0, [sp, #24]
   2d8e0:	add	sp, sp, #48	; 0x30
   2d8e4:	ldrd	r4, [sp]
   2d8e8:	ldr	r6, [sp, #8]
   2d8ec:	add	sp, sp, #12
   2d8f0:	pop	{pc}		; (ldr pc, [sp], #4)
   2d8f4:	add	r0, sp, #8
   2d8f8:	bl	23374 <fputs@plt+0x12200>
   2d8fc:	mov	r3, #0
   2d900:	str	r3, [sp, #24]
   2d904:	b	2d8dc <fputs@plt+0x1c768>
   2d908:	strd	r4, [sp, #-16]!
   2d90c:	str	r6, [sp, #8]
   2d910:	str	lr, [sp, #12]
   2d914:	subs	r5, r0, #0
   2d918:	moveq	r4, r5
   2d91c:	beq	2d984 <fputs@plt+0x1c810>
   2d920:	mov	r0, #40	; 0x28
   2d924:	bl	2b8dc <fputs@plt+0x1a768>
   2d928:	subs	r4, r0, #0
   2d92c:	beq	2d984 <fputs@plt+0x1c810>
   2d930:	mov	r2, #40	; 0x28
   2d934:	mov	r1, #0
   2d938:	mov	r0, r4
   2d93c:	bl	10f40 <memset@plt>
   2d940:	ldr	r3, [r5]
   2d944:	ldr	r0, [r5, #4]
   2d948:	ldr	r1, [r5, #8]
   2d94c:	ldr	r2, [r5, #12]
   2d950:	str	r3, [r4]
   2d954:	str	r0, [r4, #4]
   2d958:	str	r1, [r4, #8]
   2d95c:	str	r2, [r4, #12]
   2d960:	ldr	r3, [r5, #16]
   2d964:	str	r3, [r4, #16]
   2d968:	ldrh	r3, [r4, #8]
   2d96c:	bic	r2, r3, #1024	; 0x400
   2d970:	strh	r2, [r4, #8]
   2d974:	mov	r2, #0
   2d978:	str	r2, [r4, #32]
   2d97c:	tst	r3, #18
   2d980:	bne	2d998 <fputs@plt+0x1c824>
   2d984:	mov	r0, r4
   2d988:	ldrd	r4, [sp]
   2d98c:	ldr	r6, [sp, #8]
   2d990:	add	sp, sp, #12
   2d994:	pop	{pc}		; (ldr pc, [sp], #4)
   2d998:	bic	r3, r3, #3072	; 0xc00
   2d99c:	orr	r3, r3, #4096	; 0x1000
   2d9a0:	strh	r3, [r4, #8]
   2d9a4:	mov	r0, r4
   2d9a8:	bl	2c230 <fputs@plt+0x1b0bc>
   2d9ac:	cmp	r0, #0
   2d9b0:	beq	2d984 <fputs@plt+0x1c810>
   2d9b4:	mov	r0, r4
   2d9b8:	bl	23518 <fputs@plt+0x123a4>
   2d9bc:	mov	r4, #0
   2d9c0:	b	2d984 <fputs@plt+0x1c810>
   2d9c4:	strd	r4, [sp, #-16]!
   2d9c8:	str	r6, [sp, #8]
   2d9cc:	str	lr, [sp, #12]
   2d9d0:	mov	r4, r0
   2d9d4:	mov	r5, r1
   2d9d8:	ldrh	r3, [r0, #8]
   2d9dc:	movw	r2, #9312	; 0x2460
   2d9e0:	tst	r2, r3
   2d9e4:	bne	2da4c <fputs@plt+0x1c8d8>
   2d9e8:	ldr	r3, [r5]
   2d9ec:	ldr	r0, [r5, #4]
   2d9f0:	ldr	r1, [r5, #8]
   2d9f4:	ldr	r2, [r5, #12]
   2d9f8:	str	r3, [r4]
   2d9fc:	str	r0, [r4, #4]
   2da00:	str	r1, [r4, #8]
   2da04:	str	r2, [r4, #12]
   2da08:	ldr	r3, [r5, #16]
   2da0c:	str	r3, [r4, #16]
   2da10:	ldrh	r2, [r4, #8]
   2da14:	bic	r3, r2, #1024	; 0x400
   2da18:	uxth	r3, r3
   2da1c:	strh	r3, [r4, #8]
   2da20:	tst	r2, #18
   2da24:	moveq	r0, #0
   2da28:	beq	2da3c <fputs@plt+0x1c8c8>
   2da2c:	ldrh	r2, [r5, #8]
   2da30:	tst	r2, #2048	; 0x800
   2da34:	movne	r0, #0
   2da38:	beq	2da54 <fputs@plt+0x1c8e0>
   2da3c:	ldrd	r4, [sp]
   2da40:	ldr	r6, [sp, #8]
   2da44:	add	sp, sp, #12
   2da48:	pop	{pc}		; (ldr pc, [sp], #4)
   2da4c:	bl	2324c <fputs@plt+0x120d8>
   2da50:	b	2d9e8 <fputs@plt+0x1c874>
   2da54:	orr	r3, r3, #4096	; 0x1000
   2da58:	strh	r3, [r4, #8]
   2da5c:	mov	r0, r4
   2da60:	bl	2c230 <fputs@plt+0x1b0bc>
   2da64:	b	2da3c <fputs@plt+0x1c8c8>
   2da68:	str	r4, [sp, #-8]!
   2da6c:	str	lr, [sp, #4]
   2da70:	ldr	r0, [r0]
   2da74:	bl	2d9c4 <fputs@plt+0x1c850>
   2da78:	ldr	r4, [sp]
   2da7c:	add	sp, sp, #4
   2da80:	pop	{pc}		; (ldr pc, [sp], #4)
   2da84:	strd	r4, [sp, #-16]!
   2da88:	str	r6, [sp, #8]
   2da8c:	str	lr, [sp, #12]
   2da90:	mov	r5, r0
   2da94:	mov	r1, #0
   2da98:	bl	2bf50 <fputs@plt+0x1addc>
   2da9c:	subs	r4, r0, #0
   2daa0:	beq	2dab8 <fputs@plt+0x1c944>
   2daa4:	ldrh	r3, [r4, #8]
   2daa8:	cmp	r3, #0
   2daac:	bne	2dac8 <fputs@plt+0x1c954>
   2dab0:	mov	r0, r4
   2dab4:	bl	23374 <fputs@plt+0x12200>
   2dab8:	ldrd	r4, [sp]
   2dabc:	ldr	r6, [sp, #8]
   2dac0:	add	sp, sp, #12
   2dac4:	pop	{pc}		; (ldr pc, [sp], #4)
   2dac8:	mov	r1, r4
   2dacc:	mov	r0, r5
   2dad0:	bl	2da68 <fputs@plt+0x1c8f4>
   2dad4:	b	2dab0 <fputs@plt+0x1c93c>
   2dad8:	str	r4, [sp, #-8]!
   2dadc:	str	lr, [sp, #4]
   2dae0:	mov	r4, r0
   2dae4:	ldr	r1, [r0, #12]
   2dae8:	mov	r2, #1
   2daec:	add	r1, r1, #2
   2daf0:	bl	2bd64 <fputs@plt+0x1abf0>
   2daf4:	cmp	r0, #0
   2daf8:	movne	r0, #7
   2dafc:	bne	2db2c <fputs@plt+0x1c9b8>
   2db00:	ldr	r1, [r4, #16]
   2db04:	ldr	r3, [r4, #12]
   2db08:	mov	r2, #0
   2db0c:	strb	r2, [r1, r3]
   2db10:	ldr	r3, [r4, #16]
   2db14:	ldr	r1, [r4, #12]
   2db18:	add	r3, r3, r1
   2db1c:	strb	r2, [r3, #1]
   2db20:	ldrh	r3, [r4, #8]
   2db24:	orr	r3, r3, #512	; 0x200
   2db28:	strh	r3, [r4, #8]
   2db2c:	ldr	r4, [sp]
   2db30:	add	sp, sp, #4
   2db34:	pop	{pc}		; (ldr pc, [sp], #4)
   2db38:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2db3c:	strd	r6, [sp, #8]
   2db40:	str	r8, [sp, #16]
   2db44:	str	lr, [sp, #20]
   2db48:	ldr	r5, [r0, #416]	; 0x1a0
   2db4c:	cmp	r5, #0
   2db50:	moveq	r5, r0
   2db54:	ldr	r4, [r5, #404]	; 0x194
   2db58:	cmp	r4, #0
   2db5c:	ble	2dbb0 <fputs@plt+0x1ca3c>
   2db60:	ldr	r6, [r5, #408]	; 0x198
   2db64:	mov	ip, r6
   2db68:	mov	r0, #0
   2db6c:	b	2db80 <fputs@plt+0x1ca0c>
   2db70:	add	r0, r0, #1
   2db74:	add	ip, ip, #16
   2db78:	cmp	r0, r4
   2db7c:	beq	2dbb0 <fputs@plt+0x1ca3c>
   2db80:	ldr	lr, [r6, r0, lsl #4]
   2db84:	cmp	lr, r1
   2db88:	bne	2db70 <fputs@plt+0x1c9fc>
   2db8c:	ldr	lr, [ip, #4]
   2db90:	cmp	lr, r2
   2db94:	bne	2db70 <fputs@plt+0x1c9fc>
   2db98:	ldrb	r2, [ip, #8]
   2db9c:	orrs	r3, r3, r2
   2dba0:	movne	r3, #1
   2dba4:	moveq	r3, #0
   2dba8:	strb	r3, [ip, #8]
   2dbac:	b	2dc04 <fputs@plt+0x1ca90>
   2dbb0:	mov	r7, r3
   2dbb4:	mov	r6, r2
   2dbb8:	mov	r8, r1
   2dbbc:	add	r4, r4, #1
   2dbc0:	lsl	r2, r4, #4
   2dbc4:	asr	r3, r2, #31
   2dbc8:	ldr	r1, [r5, #408]	; 0x198
   2dbcc:	ldr	r0, [r5]
   2dbd0:	bl	2bd20 <fputs@plt+0x1abac>
   2dbd4:	str	r0, [r5, #408]	; 0x198
   2dbd8:	cmp	r0, #0
   2dbdc:	beq	2dc18 <fputs@plt+0x1caa4>
   2dbe0:	ldr	r2, [r5, #404]	; 0x194
   2dbe4:	add	r3, r2, #1
   2dbe8:	str	r3, [r5, #404]	; 0x194
   2dbec:	add	r3, r0, r2, lsl #4
   2dbf0:	str	r8, [r0, r2, lsl #4]
   2dbf4:	str	r6, [r3, #4]
   2dbf8:	strb	r7, [r3, #8]
   2dbfc:	ldr	r2, [sp, #24]
   2dc00:	str	r2, [r3, #12]
   2dc04:	ldrd	r4, [sp]
   2dc08:	ldrd	r6, [sp, #8]
   2dc0c:	ldr	r8, [sp, #16]
   2dc10:	add	sp, sp, #20
   2dc14:	pop	{pc}		; (ldr pc, [sp], #4)
   2dc18:	mov	r3, #0
   2dc1c:	str	r3, [r5, #404]	; 0x194
   2dc20:	ldr	r0, [r5]
   2dc24:	bl	13e20 <fputs@plt+0x2cac>
   2dc28:	b	2dc04 <fputs@plt+0x1ca90>
   2dc2c:	strd	r4, [sp, #-16]!
   2dc30:	str	r6, [sp, #8]
   2dc34:	str	lr, [sp, #12]
   2dc38:	ldr	r5, [r0, #24]
   2dc3c:	ldr	r4, [r5, #116]	; 0x74
   2dc40:	add	r3, r4, #1
   2dc44:	str	r3, [r5, #116]	; 0x74
   2dc48:	sub	r3, r4, #1
   2dc4c:	tst	r3, r4
   2dc50:	beq	2dc78 <fputs@plt+0x1cb04>
   2dc54:	ldr	r3, [r5, #120]	; 0x78
   2dc58:	cmp	r3, #0
   2dc5c:	mvnne	r2, #0
   2dc60:	strne	r2, [r3, r4, lsl #2]
   2dc64:	mvn	r0, r4
   2dc68:	ldrd	r4, [sp]
   2dc6c:	ldr	r6, [sp, #8]
   2dc70:	add	sp, sp, #12
   2dc74:	pop	{pc}		; (ldr pc, [sp], #4)
   2dc78:	lsl	r2, r4, #3
   2dc7c:	add	r2, r2, #4
   2dc80:	mov	r3, #0
   2dc84:	ldr	r1, [r5, #120]	; 0x78
   2dc88:	ldr	r0, [r5]
   2dc8c:	bl	2bd20 <fputs@plt+0x1abac>
   2dc90:	str	r0, [r5, #120]	; 0x78
   2dc94:	b	2dc54 <fputs@plt+0x1cae0>
   2dc98:	strd	r4, [sp, #-16]!
   2dc9c:	str	r6, [sp, #8]
   2dca0:	str	lr, [sp, #12]
   2dca4:	mov	r5, r0
   2dca8:	ldr	r4, [r0, #24]
   2dcac:	ldr	r2, [r4, #88]	; 0x58
   2dcb0:	cmp	r2, #0
   2dcb4:	lslne	r2, r2, #1
   2dcb8:	moveq	r2, #51	; 0x33
   2dcbc:	add	r2, r2, r2, lsl #2
   2dcc0:	lsl	r2, r2, #2
   2dcc4:	mov	r3, #0
   2dcc8:	ldr	r1, [r0, #4]
   2dccc:	ldr	r0, [r4]
   2dcd0:	bl	2bcb8 <fputs@plt+0x1ab44>
   2dcd4:	subs	r6, r0, #0
   2dcd8:	moveq	r0, #7
   2dcdc:	beq	2dd0c <fputs@plt+0x1cb98>
   2dce0:	mov	r1, r6
   2dce4:	ldr	r0, [r4]
   2dce8:	bl	13da0 <fputs@plt+0x2c2c>
   2dcec:	str	r0, [r4, #92]	; 0x5c
   2dcf0:	movw	r3, #52429	; 0xcccd
   2dcf4:	movt	r3, #52428	; 0xcccc
   2dcf8:	umull	r3, r0, r3, r0
   2dcfc:	lsr	r0, r0, #4
   2dd00:	str	r0, [r4, #88]	; 0x58
   2dd04:	str	r6, [r5, #4]
   2dd08:	mov	r0, #0
   2dd0c:	ldrd	r4, [sp]
   2dd10:	ldr	r6, [sp, #8]
   2dd14:	add	sp, sp, #12
   2dd18:	pop	{pc}		; (ldr pc, [sp], #4)
   2dd1c:	strd	r4, [sp, #-20]!	; 0xffffffec
   2dd20:	strd	r6, [sp, #8]
   2dd24:	str	lr, [sp, #16]
   2dd28:	sub	sp, sp, #12
   2dd2c:	mov	r4, r0
   2dd30:	mov	r5, r1
   2dd34:	mov	r6, r2
   2dd38:	mov	r7, r3
   2dd3c:	mov	r1, #1
   2dd40:	bl	2dc98 <fputs@plt+0x1cb24>
   2dd44:	cmp	r0, #0
   2dd48:	movne	r0, #1
   2dd4c:	beq	2dd64 <fputs@plt+0x1cbf0>
   2dd50:	add	sp, sp, #12
   2dd54:	ldrd	r4, [sp]
   2dd58:	ldrd	r6, [sp, #8]
   2dd5c:	add	sp, sp, #16
   2dd60:	pop	{pc}		; (ldr pc, [sp], #4)
   2dd64:	ldr	r3, [sp, #32]
   2dd68:	str	r3, [sp]
   2dd6c:	mov	r3, r7
   2dd70:	mov	r2, r6
   2dd74:	mov	r1, r5
   2dd78:	mov	r0, r4
   2dd7c:	bl	2dd84 <fputs@plt+0x1cc10>
   2dd80:	b	2dd50 <fputs@plt+0x1cbdc>
   2dd84:	str	r4, [sp, #-8]!
   2dd88:	str	lr, [sp, #4]
   2dd8c:	sub	sp, sp, #8
   2dd90:	mov	ip, r0
   2dd94:	ldr	r0, [r0, #32]
   2dd98:	ldr	lr, [ip, #24]
   2dd9c:	ldr	lr, [lr, #88]	; 0x58
   2dda0:	cmp	lr, r0
   2dda4:	ble	2ddf4 <fputs@plt+0x1cc80>
   2dda8:	add	lr, r0, #1
   2ddac:	str	lr, [ip, #32]
   2ddb0:	add	lr, r0, r0, lsl #2
   2ddb4:	lsl	lr, lr, #2
   2ddb8:	ldr	r4, [ip, #4]
   2ddbc:	add	ip, r4, lr
   2ddc0:	strb	r1, [r4, lr]
   2ddc4:	mov	r1, #0
   2ddc8:	strb	r1, [ip, #3]
   2ddcc:	str	r2, [ip, #4]
   2ddd0:	str	r3, [ip, #8]
   2ddd4:	ldr	r3, [sp, #16]
   2ddd8:	str	r3, [ip, #12]
   2dddc:	str	r1, [ip, #16]
   2dde0:	strb	r1, [ip, #1]
   2dde4:	add	sp, sp, #8
   2dde8:	ldr	r4, [sp]
   2ddec:	add	sp, sp, #4
   2ddf0:	pop	{pc}		; (ldr pc, [sp], #4)
   2ddf4:	mov	r0, ip
   2ddf8:	ldr	ip, [sp, #16]
   2ddfc:	str	ip, [sp]
   2de00:	bl	2dd1c <fputs@plt+0x1cba8>
   2de04:	b	2dde4 <fputs@plt+0x1cc70>
   2de08:	push	{lr}		; (str lr, [sp, #-4]!)
   2de0c:	sub	sp, sp, #12
   2de10:	mov	r2, #0
   2de14:	str	r2, [sp]
   2de18:	mov	r3, r2
   2de1c:	bl	2dd84 <fputs@plt+0x1cc10>
   2de20:	add	sp, sp, #12
   2de24:	pop	{pc}		; (ldr pc, [sp], #4)
   2de28:	strd	r4, [sp, #-16]!
   2de2c:	str	r6, [sp, #8]
   2de30:	str	lr, [sp, #12]
   2de34:	ldr	r4, [r0, #8]
   2de38:	cmp	r4, #0
   2de3c:	beq	2de54 <fputs@plt+0x1cce0>
   2de40:	mov	r0, r4
   2de44:	ldrd	r4, [sp]
   2de48:	ldr	r6, [sp, #8]
   2de4c:	add	sp, sp, #12
   2de50:	pop	{pc}		; (ldr pc, [sp], #4)
   2de54:	mov	r5, r0
   2de58:	bl	1d30c <fputs@plt+0xc198>
   2de5c:	mov	r4, r0
   2de60:	str	r0, [r5, #8]
   2de64:	cmp	r0, #0
   2de68:	beq	2de74 <fputs@plt+0x1cd00>
   2de6c:	mov	r1, #158	; 0x9e
   2de70:	bl	2de08 <fputs@plt+0x1cc94>
   2de74:	ldr	r3, [r5, #416]	; 0x1a0
   2de78:	cmp	r3, #0
   2de7c:	bne	2de40 <fputs@plt+0x1cccc>
   2de80:	ldr	r3, [r5]
   2de84:	ldrh	r3, [r3, #64]	; 0x40
   2de88:	tst	r3, #8
   2de8c:	moveq	r3, #1
   2de90:	strbeq	r3, [r5, #23]
   2de94:	b	2de40 <fputs@plt+0x1cccc>
   2de98:	strd	r4, [sp, #-12]!
   2de9c:	str	lr, [sp, #8]
   2dea0:	sub	sp, sp, #12
   2dea4:	mov	r5, r0
   2dea8:	ldr	ip, [sp, #24]
   2deac:	str	ip, [sp]
   2deb0:	bl	2dd84 <fputs@plt+0x1cc10>
   2deb4:	mov	r4, r0
   2deb8:	mvn	r3, #13
   2debc:	ldr	r2, [sp, #28]
   2dec0:	mov	r1, r0
   2dec4:	mov	r0, r5
   2dec8:	bl	25534 <fputs@plt+0x143c0>
   2decc:	mov	r0, r4
   2ded0:	add	sp, sp, #12
   2ded4:	ldrd	r4, [sp]
   2ded8:	add	sp, sp, #8
   2dedc:	pop	{pc}		; (ldr pc, [sp], #4)
   2dee0:	strd	r4, [sp, #-12]!
   2dee4:	str	lr, [sp, #8]
   2dee8:	sub	sp, sp, #12
   2deec:	mov	r5, r0
   2def0:	ldr	ip, [sp, #24]
   2def4:	str	ip, [sp]
   2def8:	bl	2dd84 <fputs@plt+0x1cc10>
   2defc:	mov	r4, r0
   2df00:	ldr	r3, [sp, #32]
   2df04:	ldr	r2, [sp, #28]
   2df08:	mov	r1, r0
   2df0c:	mov	r0, r5
   2df10:	bl	25534 <fputs@plt+0x143c0>
   2df14:	mov	r0, r4
   2df18:	add	sp, sp, #12
   2df1c:	ldrd	r4, [sp]
   2df20:	add	sp, sp, #8
   2df24:	pop	{pc}		; (ldr pc, [sp], #4)
   2df28:	push	{lr}		; (str lr, [sp, #-4]!)
   2df2c:	sub	sp, sp, #20
   2df30:	mov	ip, #0
   2df34:	str	ip, [sp, #8]
   2df38:	str	r2, [sp, #4]
   2df3c:	str	ip, [sp]
   2df40:	mov	r3, r1
   2df44:	mov	r2, ip
   2df48:	mov	r1, #97	; 0x61
   2df4c:	bl	2dee0 <fputs@plt+0x1cd6c>
   2df50:	add	sp, sp, #20
   2df54:	pop	{pc}		; (ldr pc, [sp], #4)
   2df58:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2df5c:	strd	r6, [sp, #8]
   2df60:	str	r8, [sp, #16]
   2df64:	str	lr, [sp, #20]
   2df68:	sub	sp, sp, #16
   2df6c:	mov	r4, r0
   2df70:	mov	r6, r1
   2df74:	mov	r7, r2
   2df78:	mov	r8, r3
   2df7c:	ldr	r5, [sp, #44]	; 0x2c
   2df80:	mov	r2, #8
   2df84:	mov	r3, #0
   2df88:	ldr	r0, [r0]
   2df8c:	bl	13ea0 <fputs@plt+0x2d2c>
   2df90:	cmp	r0, #0
   2df94:	beq	2dfa8 <fputs@plt+0x1ce34>
   2df98:	ldr	r2, [r5]
   2df9c:	ldr	r3, [r5, #4]
   2dfa0:	str	r2, [r0]
   2dfa4:	str	r3, [r0, #4]
   2dfa8:	ldr	r3, [sp, #48]	; 0x30
   2dfac:	str	r3, [sp, #8]
   2dfb0:	str	r0, [sp, #4]
   2dfb4:	ldr	r3, [sp, #40]	; 0x28
   2dfb8:	str	r3, [sp]
   2dfbc:	mov	r3, r8
   2dfc0:	mov	r2, r7
   2dfc4:	mov	r1, r6
   2dfc8:	mov	r0, r4
   2dfcc:	bl	2dee0 <fputs@plt+0x1cd6c>
   2dfd0:	add	sp, sp, #16
   2dfd4:	ldrd	r4, [sp]
   2dfd8:	ldrd	r6, [sp, #8]
   2dfdc:	ldr	r8, [sp, #16]
   2dfe0:	add	sp, sp, #20
   2dfe4:	pop	{pc}		; (ldr pc, [sp], #4)
   2dfe8:	strd	r4, [sp, #-20]!	; 0xffffffec
   2dfec:	strd	r6, [sp, #8]
   2dff0:	str	lr, [sp, #16]
   2dff4:	sub	sp, sp, #28
   2dff8:	subs	r4, r1, #0
   2dffc:	beq	2e064 <fputs@plt+0x1cef0>
   2e000:	mov	r7, r3
   2e004:	mov	r6, r2
   2e008:	mov	r5, r0
   2e00c:	mov	r0, r4
   2e010:	bl	1c2f8 <fputs@plt+0xb184>
   2e014:	mov	r3, #1
   2e018:	mov	r2, r0
   2e01c:	add	r1, sp, #16
   2e020:	mov	r0, r4
   2e024:	bl	142c4 <fputs@plt+0x3150>
   2e028:	cmp	r6, #0
   2e02c:	beq	2e03c <fputs@plt+0x1cec8>
   2e030:	vldr	d7, [sp, #16]
   2e034:	vneg.f64	d7, d7
   2e038:	vstr	d7, [sp, #16]
   2e03c:	mvn	r3, #11
   2e040:	str	r3, [sp, #8]
   2e044:	add	r3, sp, #16
   2e048:	str	r3, [sp, #4]
   2e04c:	mov	r2, #0
   2e050:	str	r2, [sp]
   2e054:	mov	r3, r7
   2e058:	mov	r1, #133	; 0x85
   2e05c:	mov	r0, r5
   2e060:	bl	2df58 <fputs@plt+0x1cde4>
   2e064:	add	sp, sp, #28
   2e068:	ldrd	r4, [sp]
   2e06c:	ldrd	r6, [sp, #8]
   2e070:	add	sp, sp, #16
   2e074:	pop	{pc}		; (ldr pc, [sp], #4)
   2e078:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2e07c:	strd	r6, [sp, #8]
   2e080:	str	r8, [sp, #16]
   2e084:	str	lr, [sp, #20]
   2e088:	sub	sp, sp, #16
   2e08c:	mov	r8, r0
   2e090:	mov	r6, r1
   2e094:	mov	r5, r2
   2e098:	mov	r7, r3
   2e09c:	bl	2de28 <fputs@plt+0x1ccb4>
   2e0a0:	mov	r4, r0
   2e0a4:	cmp	r5, #2
   2e0a8:	beq	2e0f8 <fputs@plt+0x1cf84>
   2e0ac:	ldrsb	r3, [sp, #40]	; 0x28
   2e0b0:	str	r3, [sp, #8]
   2e0b4:	str	r7, [sp, #4]
   2e0b8:	mov	r3, #0
   2e0bc:	str	r3, [sp]
   2e0c0:	mov	r3, r5
   2e0c4:	mov	r2, r6
   2e0c8:	mov	r1, #21
   2e0cc:	mov	r0, r4
   2e0d0:	bl	2dee0 <fputs@plt+0x1cd6c>
   2e0d4:	ldrb	r1, [sp, #44]	; 0x2c
   2e0d8:	mov	r0, r4
   2e0dc:	bl	179f4 <fputs@plt+0x6880>
   2e0e0:	add	sp, sp, #16
   2e0e4:	ldrd	r4, [sp]
   2e0e8:	ldrd	r6, [sp, #8]
   2e0ec:	ldr	r8, [sp, #16]
   2e0f0:	add	sp, sp, #20
   2e0f4:	pop	{pc}		; (ldr pc, [sp], #4)
   2e0f8:	mov	r0, r8
   2e0fc:	bl	19808 <fputs@plt+0x8694>
   2e100:	b	2e0ac <fputs@plt+0x1cf38>
   2e104:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2e108:	strd	r6, [sp, #8]
   2e10c:	str	r8, [sp, #16]
   2e110:	str	lr, [sp, #20]
   2e114:	sub	sp, sp, #16
   2e118:	mov	r7, r0
   2e11c:	mov	r6, r2
   2e120:	ldr	r5, [r1, #20]
   2e124:	cmp	r5, #0
   2e128:	beq	2e17c <fputs@plt+0x1d008>
   2e12c:	mov	r0, r5
   2e130:	bl	1c2f8 <fputs@plt+0xb184>
   2e134:	subs	r3, r0, #0
   2e138:	beq	2e164 <fputs@plt+0x1cff0>
   2e13c:	cmp	r6, #0
   2e140:	beq	2e210 <fputs@plt+0x1d09c>
   2e144:	str	r3, [sp, #8]
   2e148:	str	r5, [sp, #4]
   2e14c:	mov	r2, #0
   2e150:	str	r2, [sp]
   2e154:	mov	r2, r6
   2e158:	mov	r1, #48	; 0x30
   2e15c:	mov	r0, r7
   2e160:	bl	2dee0 <fputs@plt+0x1cd6c>
   2e164:	add	sp, sp, #16
   2e168:	ldrd	r4, [sp]
   2e16c:	ldrd	r6, [sp, #8]
   2e170:	ldr	r8, [sp, #16]
   2e174:	add	sp, sp, #20
   2e178:	pop	{pc}		; (ldr pc, [sp], #4)
   2e17c:	mov	r4, r1
   2e180:	ldr	r8, [r0]
   2e184:	ldrsh	r2, [r1, #34]	; 0x22
   2e188:	add	r2, r2, #1
   2e18c:	asr	r3, r2, #31
   2e190:	mov	r0, #0
   2e194:	bl	13f58 <fputs@plt+0x2de4>
   2e198:	subs	r5, r0, #0
   2e19c:	beq	2e204 <fputs@plt+0x1d090>
   2e1a0:	ldrsh	r3, [r4, #34]	; 0x22
   2e1a4:	cmp	r3, #0
   2e1a8:	subgt	r1, r5, #1
   2e1ac:	movgt	r3, #0
   2e1b0:	ble	2e224 <fputs@plt+0x1d0b0>
   2e1b4:	ldr	r2, [r4, #4]
   2e1b8:	add	r2, r2, r3, lsl #4
   2e1bc:	ldrb	r2, [r2, #13]
   2e1c0:	strb	r2, [r1, #1]!
   2e1c4:	add	r3, r3, #1
   2e1c8:	ldrsh	r2, [r4, #34]	; 0x22
   2e1cc:	cmp	r2, r3
   2e1d0:	bgt	2e1b4 <fputs@plt+0x1d040>
   2e1d4:	add	r3, r5, r3
   2e1d8:	mov	r1, #0
   2e1dc:	mvn	r0, r5
   2e1e0:	mov	r2, r3
   2e1e4:	strb	r1, [r2], r0
   2e1e8:	cmp	r2, #0
   2e1ec:	blt	2e1fc <fputs@plt+0x1d088>
   2e1f0:	ldrb	r2, [r3, #-1]!
   2e1f4:	cmp	r2, #65	; 0x41
   2e1f8:	beq	2e1e0 <fputs@plt+0x1d06c>
   2e1fc:	str	r5, [r4, #20]
   2e200:	b	2e12c <fputs@plt+0x1cfb8>
   2e204:	mov	r0, r8
   2e208:	bl	13e20 <fputs@plt+0x2cac>
   2e20c:	b	2e164 <fputs@plt+0x1cff0>
   2e210:	mov	r2, r5
   2e214:	mvn	r1, #0
   2e218:	mov	r0, r7
   2e21c:	bl	25534 <fputs@plt+0x143c0>
   2e220:	b	2e164 <fputs@plt+0x1cff0>
   2e224:	mov	r3, #0
   2e228:	strb	r3, [r5]
   2e22c:	b	2e1fc <fputs@plt+0x1d088>
   2e230:	strd	r4, [sp, #-12]!
   2e234:	str	lr, [sp, #8]
   2e238:	sub	sp, sp, #20
   2e23c:	mov	r5, r0
   2e240:	mvn	r3, #0
   2e244:	str	r3, [sp, #8]
   2e248:	str	r2, [sp, #4]
   2e24c:	mov	r3, #0
   2e250:	str	r3, [sp]
   2e254:	mov	r2, r1
   2e258:	mov	r1, #123	; 0x7b
   2e25c:	bl	2dee0 <fputs@plt+0x1cd6c>
   2e260:	ldr	r3, [r5]
   2e264:	ldr	r3, [r3, #20]
   2e268:	cmp	r3, #0
   2e26c:	ble	2e294 <fputs@plt+0x1d120>
   2e270:	mov	r4, #0
   2e274:	mov	r1, r4
   2e278:	mov	r0, r5
   2e27c:	bl	17a7c <fputs@plt+0x6908>
   2e280:	add	r4, r4, #1
   2e284:	ldr	r3, [r5]
   2e288:	ldr	r3, [r3, #20]
   2e28c:	cmp	r3, r4
   2e290:	bgt	2e274 <fputs@plt+0x1d100>
   2e294:	add	sp, sp, #20
   2e298:	ldrd	r4, [sp]
   2e29c:	add	sp, sp, #8
   2e2a0:	pop	{pc}		; (ldr pc, [sp], #4)
   2e2a4:	strd	r4, [sp, #-16]!
   2e2a8:	str	r6, [sp, #8]
   2e2ac:	str	lr, [sp, #12]
   2e2b0:	sub	sp, sp, #16
   2e2b4:	mov	r6, r0
   2e2b8:	subs	r0, r3, #0
   2e2bc:	beq	2e384 <fputs@plt+0x1d210>
   2e2c0:	mov	r5, r1
   2e2c4:	mov	r4, r2
   2e2c8:	cmp	r2, #0
   2e2cc:	ble	2e398 <fputs@plt+0x1d224>
   2e2d0:	ldrb	r3, [r0]
   2e2d4:	cmp	r3, #65	; 0x41
   2e2d8:	bne	2e310 <fputs@plt+0x1d19c>
   2e2dc:	add	r1, r0, #1
   2e2e0:	sub	r2, r2, #1
   2e2e4:	sub	r3, r4, r2
   2e2e8:	add	r3, r3, r5
   2e2ec:	mov	r0, r1
   2e2f0:	cmp	r2, #0
   2e2f4:	beq	2e384 <fputs@plt+0x1d210>
   2e2f8:	add	r1, r1, #1
   2e2fc:	ldrb	ip, [r0]
   2e300:	cmp	ip, #65	; 0x41
   2e304:	beq	2e2e0 <fputs@plt+0x1d16c>
   2e308:	mov	r5, r3
   2e30c:	mov	r4, r2
   2e310:	cmp	r4, #1
   2e314:	ble	2e344 <fputs@plt+0x1d1d0>
   2e318:	sub	r2, r4, #1
   2e31c:	add	r3, r0, r2
   2e320:	ldrb	r2, [r0, r2]
   2e324:	cmp	r2, #65	; 0x41
   2e328:	bne	2e344 <fputs@plt+0x1d1d0>
   2e32c:	sub	r4, r4, #1
   2e330:	cmp	r4, #1
   2e334:	ble	2e37c <fputs@plt+0x1d208>
   2e338:	ldrb	r2, [r3, #-1]!
   2e33c:	cmp	r2, #65	; 0x41
   2e340:	beq	2e32c <fputs@plt+0x1d1b8>
   2e344:	str	r4, [sp, #8]
   2e348:	str	r0, [sp, #4]
   2e34c:	mov	r3, #0
   2e350:	str	r3, [sp]
   2e354:	mov	r3, r4
   2e358:	mov	r2, r5
   2e35c:	mov	r1, #48	; 0x30
   2e360:	ldr	r0, [r6, #8]
   2e364:	bl	2dee0 <fputs@plt+0x1cd6c>
   2e368:	mov	r2, r4
   2e36c:	mov	r1, r5
   2e370:	mov	r0, r6
   2e374:	bl	18cc4 <fputs@plt+0x7b50>
   2e378:	b	2e384 <fputs@plt+0x1d210>
   2e37c:	cmp	r4, #1
   2e380:	beq	2e344 <fputs@plt+0x1d1d0>
   2e384:	add	sp, sp, #16
   2e388:	ldrd	r4, [sp]
   2e38c:	ldr	r6, [sp, #8]
   2e390:	add	sp, sp, #12
   2e394:	pop	{pc}		; (ldr pc, [sp], #4)
   2e398:	cmp	r2, #1
   2e39c:	bgt	2e318 <fputs@plt+0x1d1a4>
   2e3a0:	b	2e384 <fputs@plt+0x1d210>
   2e3a4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2e3a8:	strd	r6, [sp, #8]
   2e3ac:	strd	r8, [sp, #16]
   2e3b0:	str	sl, [sp, #24]
   2e3b4:	str	lr, [sp, #28]
   2e3b8:	sub	sp, sp, #16
   2e3bc:	ldr	r8, [r0, #8]
   2e3c0:	ldr	r4, [r1, #40]	; 0x28
   2e3c4:	ldr	r3, [r1, #44]	; 0x2c
   2e3c8:	cmp	r3, #0
   2e3cc:	ble	2e430 <fputs@plt+0x1d2bc>
   2e3d0:	mov	r6, r1
   2e3d4:	add	r4, r4, #16
   2e3d8:	mov	r5, #0
   2e3dc:	mov	r7, r5
   2e3e0:	mvn	sl, #4
   2e3e4:	mov	r9, #145	; 0x91
   2e3e8:	ldr	r3, [r4, #-16]
   2e3ec:	ldr	r3, [r3, #20]
   2e3f0:	ldr	r2, [r4, #-8]
   2e3f4:	cmp	r3, #0
   2e3f8:	ldrne	r3, [r3]
   2e3fc:	moveq	r3, r7
   2e400:	str	sl, [sp, #8]
   2e404:	ldr	r1, [r4, #-12]
   2e408:	str	r1, [sp, #4]
   2e40c:	str	r7, [sp]
   2e410:	mov	r1, r9
   2e414:	mov	r0, r8
   2e418:	bl	2dee0 <fputs@plt+0x1cd6c>
   2e41c:	add	r5, r5, #1
   2e420:	add	r4, r4, #16
   2e424:	ldr	r3, [r6, #44]	; 0x2c
   2e428:	cmp	r3, r5
   2e42c:	bgt	2e3e8 <fputs@plt+0x1d274>
   2e430:	add	sp, sp, #16
   2e434:	ldrd	r4, [sp]
   2e438:	ldrd	r6, [sp, #8]
   2e43c:	ldrd	r8, [sp, #16]
   2e440:	ldr	sl, [sp, #24]
   2e444:	add	sp, sp, #28
   2e448:	pop	{pc}		; (ldr pc, [sp], #4)
   2e44c:	push	{lr}		; (str lr, [sp, #-4]!)
   2e450:	sub	sp, sp, #12
   2e454:	mov	r3, #0
   2e458:	str	r3, [sp]
   2e45c:	bl	2dd84 <fputs@plt+0x1cc10>
   2e460:	add	sp, sp, #12
   2e464:	pop	{pc}		; (ldr pc, [sp], #4)
   2e468:	str	r4, [sp, #-8]!
   2e46c:	str	lr, [sp, #4]
   2e470:	mov	r4, r0
   2e474:	bl	2de28 <fputs@plt+0x1ccb4>
   2e478:	ldr	r2, [r4, #84]	; 0x54
   2e47c:	add	r3, r2, #1
   2e480:	str	r3, [r4, #84]	; 0x54
   2e484:	mov	r1, #44	; 0x2c
   2e488:	bl	2e44c <fputs@plt+0x1d2d8>
   2e48c:	ldr	r4, [sp]
   2e490:	add	sp, sp, #4
   2e494:	pop	{pc}		; (ldr pc, [sp], #4)
   2e498:	str	r4, [sp, #-8]!
   2e49c:	str	lr, [sp, #4]
   2e4a0:	mov	r4, r0
   2e4a4:	mov	r2, r1
   2e4a8:	mov	r1, #17
   2e4ac:	bl	2e44c <fputs@plt+0x1d2d8>
   2e4b0:	ldr	r2, [r4, #24]
   2e4b4:	mov	r3, #0
   2e4b8:	strb	r3, [r2, #19]
   2e4bc:	ldr	r2, [r4, #24]
   2e4c0:	str	r3, [r2, #60]	; 0x3c
   2e4c4:	ldr	r4, [sp]
   2e4c8:	add	sp, sp, #4
   2e4cc:	pop	{pc}		; (ldr pc, [sp], #4)
   2e4d0:	push	{lr}		; (str lr, [sp, #-4]!)
   2e4d4:	sub	sp, sp, #12
   2e4d8:	mov	ip, #0
   2e4dc:	str	ip, [sp]
   2e4e0:	bl	2dd84 <fputs@plt+0x1cc10>
   2e4e4:	add	sp, sp, #12
   2e4e8:	pop	{pc}		; (ldr pc, [sp], #4)
   2e4ec:	push	{r2, r3}
   2e4f0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2e4f4:	strd	r6, [sp, #8]
   2e4f8:	str	r8, [sp, #16]
   2e4fc:	str	lr, [sp, #20]
   2e500:	sub	sp, sp, #24
   2e504:	ldr	r5, [sp, #48]	; 0x30
   2e508:	add	r3, sp, #52	; 0x34
   2e50c:	str	r3, [sp, #20]
   2e510:	ldrb	r2, [r5]
   2e514:	cmp	r2, #0
   2e518:	beq	2e5a4 <fputs@plt+0x1d430>
   2e51c:	mov	r7, r0
   2e520:	mov	r4, r1
   2e524:	mov	r8, #22
   2e528:	mov	r6, #0
   2e52c:	b	2e560 <fputs@plt+0x1d3ec>
   2e530:	ldr	r2, [sp, #20]
   2e534:	add	r3, r2, #4
   2e538:	str	r3, [sp, #20]
   2e53c:	mov	r3, r4
   2e540:	ldr	r2, [r2]
   2e544:	mov	r1, r8
   2e548:	mov	r0, r7
   2e54c:	bl	2e4d0 <fputs@plt+0x1d35c>
   2e550:	ldrb	r2, [r5, #1]!
   2e554:	add	r4, r4, #1
   2e558:	cmp	r2, #0
   2e55c:	beq	2e5a4 <fputs@plt+0x1d430>
   2e560:	mov	r3, r4
   2e564:	cmp	r2, #115	; 0x73
   2e568:	bne	2e530 <fputs@plt+0x1d3bc>
   2e56c:	ldr	r2, [sp, #20]
   2e570:	add	r1, r2, #4
   2e574:	str	r1, [sp, #20]
   2e578:	ldr	r2, [r2]
   2e57c:	cmp	r2, #0
   2e580:	str	r6, [sp, #8]
   2e584:	str	r2, [sp, #4]
   2e588:	str	r6, [sp]
   2e58c:	mov	r2, r6
   2e590:	moveq	r1, #25
   2e594:	movne	r1, #97	; 0x61
   2e598:	mov	r0, r7
   2e59c:	bl	2dee0 <fputs@plt+0x1cd6c>
   2e5a0:	b	2e550 <fputs@plt+0x1d3dc>
   2e5a4:	add	sp, sp, #24
   2e5a8:	ldrd	r4, [sp]
   2e5ac:	ldrd	r6, [sp, #8]
   2e5b0:	ldr	r8, [sp, #16]
   2e5b4:	ldr	lr, [sp, #20]
   2e5b8:	add	sp, sp, #24
   2e5bc:	add	sp, sp, #8
   2e5c0:	bx	lr
   2e5c4:	cmp	r2, #0
   2e5c8:	bxeq	lr
   2e5cc:	strd	r4, [sp, #-12]!
   2e5d0:	str	lr, [sp, #8]
   2e5d4:	sub	sp, sp, #12
   2e5d8:	mov	r5, r1
   2e5dc:	mov	r4, r0
   2e5e0:	mov	r1, #1
   2e5e4:	bl	2df28 <fputs@plt+0x1cdb4>
   2e5e8:	str	r5, [sp, #4]
   2e5ec:	add	r2, sp, #4
   2e5f0:	mov	r1, #1
   2e5f4:	mov	r0, r4
   2e5f8:	bl	2d198 <fputs@plt+0x1c024>
   2e5fc:	mov	r3, #1
   2e600:	mov	r2, r3
   2e604:	mov	r1, #33	; 0x21
   2e608:	mov	r0, r4
   2e60c:	bl	2e4d0 <fputs@plt+0x1d35c>
   2e610:	add	sp, sp, #12
   2e614:	ldrd	r4, [sp]
   2e618:	add	sp, sp, #8
   2e61c:	pop	{pc}		; (ldr pc, [sp], #4)
   2e620:	strd	r4, [sp, #-12]!
   2e624:	str	lr, [sp, #8]
   2e628:	sub	sp, sp, #36	; 0x24
   2e62c:	mov	r4, r0
   2e630:	mov	r5, r1
   2e634:	strd	r2, [sp, #16]
   2e638:	mvn	r3, #12
   2e63c:	str	r3, [sp, #8]
   2e640:	add	r3, sp, #16
   2e644:	str	r3, [sp, #4]
   2e648:	mov	r2, #0
   2e64c:	str	r2, [sp]
   2e650:	mov	r3, #1
   2e654:	mov	r1, #23
   2e658:	bl	2df58 <fputs@plt+0x1cde4>
   2e65c:	str	r5, [sp, #28]
   2e660:	add	r2, sp, #28
   2e664:	mov	r1, #1
   2e668:	mov	r0, r4
   2e66c:	bl	2d198 <fputs@plt+0x1c024>
   2e670:	mov	r3, #1
   2e674:	mov	r2, r3
   2e678:	mov	r1, #33	; 0x21
   2e67c:	mov	r0, r4
   2e680:	bl	2e4d0 <fputs@plt+0x1d35c>
   2e684:	add	sp, sp, #36	; 0x24
   2e688:	ldrd	r4, [sp]
   2e68c:	add	sp, sp, #8
   2e690:	pop	{pc}		; (ldr pc, [sp], #4)
   2e694:	strd	r4, [sp, #-20]!	; 0xffffffec
   2e698:	strd	r6, [sp, #8]
   2e69c:	str	lr, [sp, #16]
   2e6a0:	sub	sp, sp, #12
   2e6a4:	mov	r4, r0
   2e6a8:	mov	r5, r1
   2e6ac:	mov	r6, r2
   2e6b0:	mov	r3, r2
   2e6b4:	mov	r2, #0
   2e6b8:	mov	r1, #22
   2e6bc:	bl	2e4d0 <fputs@plt+0x1d35c>
   2e6c0:	mov	r2, r5
   2e6c4:	mov	r1, #108	; 0x6c
   2e6c8:	mov	r0, r4
   2e6cc:	bl	2e44c <fputs@plt+0x1d2d8>
   2e6d0:	mov	r7, r0
   2e6d4:	str	r6, [sp]
   2e6d8:	mov	r3, #0
   2e6dc:	mov	r2, r5
   2e6e0:	mov	r1, #47	; 0x2f
   2e6e4:	mov	r0, r4
   2e6e8:	bl	2dd84 <fputs@plt+0x1cc10>
   2e6ec:	mov	r1, #128	; 0x80
   2e6f0:	mov	r0, r4
   2e6f4:	bl	179f4 <fputs@plt+0x6880>
   2e6f8:	mov	r1, r7
   2e6fc:	mov	r0, r4
   2e700:	bl	17a4c <fputs@plt+0x68d8>
   2e704:	add	sp, sp, #12
   2e708:	ldrd	r4, [sp]
   2e70c:	ldrd	r6, [sp, #8]
   2e710:	add	sp, sp, #16
   2e714:	pop	{pc}		; (ldr pc, [sp], #4)
   2e718:	push	{lr}		; (str lr, [sp, #-4]!)
   2e71c:	sub	sp, sp, #12
   2e720:	mov	r2, #0
   2e724:	str	r2, [sp]
   2e728:	mov	r3, r1
   2e72c:	mov	r1, #13
   2e730:	bl	2dd84 <fputs@plt+0x1cc10>
   2e734:	add	sp, sp, #12
   2e738:	pop	{pc}		; (ldr pc, [sp], #4)
   2e73c:	push	{lr}		; (str lr, [sp, #-4]!)
   2e740:	sub	sp, sp, #12
   2e744:	mov	r2, r1
   2e748:	ldr	r3, [r0]
   2e74c:	ldr	r3, [r3, #16]
   2e750:	add	r3, r3, r1, lsl #4
   2e754:	ldr	r3, [r3, #12]
   2e758:	ldr	r3, [r3]
   2e75c:	add	r3, r3, #1
   2e760:	str	r3, [sp]
   2e764:	mov	r3, #1
   2e768:	mov	r1, #52	; 0x34
   2e76c:	ldr	r0, [r0, #8]
   2e770:	bl	2dd84 <fputs@plt+0x1cc10>
   2e774:	add	sp, sp, #12
   2e778:	pop	{pc}		; (ldr pc, [sp], #4)
   2e77c:	cmp	r1, #0
   2e780:	bxle	lr
   2e784:	push	{lr}		; (str lr, [sp, #-4]!)
   2e788:	sub	sp, sp, #12
   2e78c:	mov	r3, r2
   2e790:	mov	r2, #1
   2e794:	str	r2, [sp]
   2e798:	mov	r2, r1
   2e79c:	mov	r1, #138	; 0x8a
   2e7a0:	bl	2dd84 <fputs@plt+0x1cc10>
   2e7a4:	add	sp, sp, #12
   2e7a8:	pop	{pc}		; (ldr pc, [sp], #4)
   2e7ac:	strd	r4, [sp, #-16]!
   2e7b0:	str	r6, [sp, #8]
   2e7b4:	str	lr, [sp, #12]
   2e7b8:	sub	sp, sp, #8
   2e7bc:	mov	r4, r0
   2e7c0:	mov	r5, r1
   2e7c4:	mov	r6, r3
   2e7c8:	str	r3, [sp]
   2e7cc:	mov	r3, r2
   2e7d0:	mov	r2, r1
   2e7d4:	mov	r1, #29
   2e7d8:	ldr	r0, [r0, #8]
   2e7dc:	bl	2dd84 <fputs@plt+0x1cc10>
   2e7e0:	mov	r2, r6
   2e7e4:	mov	r1, r5
   2e7e8:	mov	r0, r4
   2e7ec:	bl	18cc4 <fputs@plt+0x7b50>
   2e7f0:	add	sp, sp, #8
   2e7f4:	ldrd	r4, [sp]
   2e7f8:	ldr	r6, [sp, #8]
   2e7fc:	add	sp, sp, #12
   2e800:	pop	{pc}		; (ldr pc, [sp], #4)
   2e804:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2e808:	strd	r6, [sp, #8]
   2e80c:	strd	r8, [sp, #16]
   2e810:	strd	sl, [sp, #24]
   2e814:	str	lr, [sp, #32]
   2e818:	sub	sp, sp, #28
   2e81c:	mov	r5, r0
   2e820:	mov	sl, r1
   2e824:	mov	r6, r2
   2e828:	mov	r8, r3
   2e82c:	ldr	r9, [sp, #68]	; 0x44
   2e830:	ldr	r4, [r0, #8]
   2e834:	ldr	r7, [r4, #32]
   2e838:	mov	r0, r4
   2e83c:	bl	2dc2c <fputs@plt+0x1cab8>
   2e840:	str	r0, [sp, #16]
   2e844:	cmp	r9, #0
   2e848:	bne	2e880 <fputs@plt+0x1d70c>
   2e84c:	ldr	r3, [r5]
   2e850:	ldrb	r3, [r3, #69]	; 0x45
   2e854:	cmp	r3, #0
   2e858:	movne	r7, #0
   2e85c:	beq	2e93c <fputs@plt+0x1d7c8>
   2e860:	mov	r0, r7
   2e864:	add	sp, sp, #28
   2e868:	ldrd	r4, [sp]
   2e86c:	ldrd	r6, [sp, #8]
   2e870:	ldrd	r8, [sp, #16]
   2e874:	ldrd	sl, [sp, #24]
   2e878:	add	sp, sp, #32
   2e87c:	pop	{pc}		; (ldr pc, [sp], #4)
   2e880:	mov	r2, r9
   2e884:	mov	r1, #46	; 0x2e
   2e888:	mov	r0, r4
   2e88c:	bl	2e44c <fputs@plt+0x1d2d8>
   2e890:	str	r0, [sp, #20]
   2e894:	ldr	r2, [r6, #8]
   2e898:	add	fp, r9, #1
   2e89c:	ldr	r1, [r6, #12]
   2e8a0:	ldr	r3, [sp, #72]	; 0x48
   2e8a4:	cmp	r3, #0
   2e8a8:	beq	2e8bc <fputs@plt+0x1d748>
   2e8ac:	ldr	r3, [r3]
   2e8b0:	add	r3, r3, #1
   2e8b4:	ldr	r0, [sp, #72]	; 0x48
   2e8b8:	str	r3, [r0]
   2e8bc:	mvn	r3, #5
   2e8c0:	str	r3, [sp, #8]
   2e8c4:	ldr	r3, [sp, #72]	; 0x48
   2e8c8:	str	r3, [sp, #4]
   2e8cc:	str	r1, [sp]
   2e8d0:	mov	r3, fp
   2e8d4:	mov	r1, #42	; 0x2a
   2e8d8:	mov	r0, r4
   2e8dc:	bl	2dee0 <fputs@plt+0x1cd6c>
   2e8e0:	add	r2, r0, #2
   2e8e4:	str	r2, [sp]
   2e8e8:	ldr	r3, [sp, #16]
   2e8ec:	mov	r1, #43	; 0x2b
   2e8f0:	mov	r0, r4
   2e8f4:	bl	2dd84 <fputs@plt+0x1cc10>
   2e8f8:	ldr	r1, [sp, #20]
   2e8fc:	mov	r0, r4
   2e900:	bl	17a4c <fputs@plt+0x68d8>
   2e904:	ldr	r3, [r6, #12]
   2e908:	sub	r3, r3, #1
   2e90c:	str	r3, [sp]
   2e910:	mov	r3, fp
   2e914:	ldr	r2, [r6, #8]
   2e918:	mov	r1, #30
   2e91c:	mov	r0, r4
   2e920:	bl	2dd84 <fputs@plt+0x1cc10>
   2e924:	mov	r3, r9
   2e928:	mov	r2, #1
   2e92c:	mov	r1, #22
   2e930:	mov	r0, r4
   2e934:	bl	2e4d0 <fputs@plt+0x1d35c>
   2e938:	b	2e84c <fputs@plt+0x1d6d8>
   2e93c:	ldr	r2, [sp, #16]
   2e940:	ldr	r1, [sl, #16]
   2e944:	mov	r0, r4
   2e948:	bl	2e77c <fputs@plt+0x1d608>
   2e94c:	ldrb	r3, [r8]
   2e950:	sub	r3, r3, #10
   2e954:	cmp	r3, #3
   2e958:	ldrls	pc, [pc, r3, lsl #2]
   2e95c:	b	2eb04 <fputs@plt+0x1d990>
   2e960:	muleq	r2, ip, sl
   2e964:	andeq	lr, r2, ip, lsl sl
   2e968:	andeq	lr, r2, r0, ror r9
   2e96c:			; <UNDEFINED> instruction: 0x0002eab4
   2e970:	mov	r0, r5
   2e974:	bl	18ec4 <fputs@plt+0x7d50>
   2e978:	mov	r9, r0
   2e97c:	mov	r0, r5
   2e980:	bl	18ec4 <fputs@plt+0x7d50>
   2e984:	mov	fp, r0
   2e988:	str	r9, [sp]
   2e98c:	ldr	r3, [r6, #12]
   2e990:	ldr	r2, [r6, #8]
   2e994:	mov	r1, #49	; 0x31
   2e998:	mov	r0, r4
   2e99c:	bl	2dd84 <fputs@plt+0x1cc10>
   2e9a0:	mov	r3, fp
   2e9a4:	ldr	r2, [r8, #4]
   2e9a8:	mov	r1, #74	; 0x4a
   2e9ac:	mov	r0, r4
   2e9b0:	bl	2e4d0 <fputs@plt+0x1d35c>
   2e9b4:	str	fp, [sp]
   2e9b8:	mov	r3, r9
   2e9bc:	ldr	r2, [r8, #4]
   2e9c0:	mov	r1, #75	; 0x4b
   2e9c4:	mov	r0, r4
   2e9c8:	bl	2dd84 <fputs@plt+0x1cc10>
   2e9cc:	mov	r1, #8
   2e9d0:	mov	r0, r4
   2e9d4:	bl	179f4 <fputs@plt+0x6880>
   2e9d8:	mov	r1, fp
   2e9dc:	mov	r0, r5
   2e9e0:	bl	18efc <fputs@plt+0x7d88>
   2e9e4:	mov	r1, r9
   2e9e8:	mov	r0, r5
   2e9ec:	bl	18efc <fputs@plt+0x7d88>
   2e9f0:	ldr	r2, [sl, #12]
   2e9f4:	cmp	r2, #0
   2e9f8:	bne	2eb2c <fputs@plt+0x1d9b8>
   2e9fc:	ldr	r1, [sp, #16]
   2ea00:	mov	r0, r4
   2ea04:	bl	179c8 <fputs@plt+0x6854>
   2ea08:	ldr	r2, [sp, #64]	; 0x40
   2ea0c:	mov	r1, #15
   2ea10:	mov	r0, r4
   2ea14:	bl	2e44c <fputs@plt+0x1d2d8>
   2ea18:	b	2e860 <fputs@plt+0x1d6ec>
   2ea1c:	ldr	r3, [sl]
   2ea20:	ldr	r3, [r3, #4]
   2ea24:	ldrb	r1, [r8, #1]
   2ea28:	ldr	r0, [r3]
   2ea2c:	bl	19520 <fputs@plt+0x83ac>
   2ea30:	mov	r9, r8
   2ea34:	strb	r0, [r9, #1]!
   2ea38:	mov	r0, r5
   2ea3c:	bl	18ec4 <fputs@plt+0x7d50>
   2ea40:	mov	fp, #1
   2ea44:	str	fp, [sp, #8]
   2ea48:	str	r9, [sp, #4]
   2ea4c:	mov	r9, r0
   2ea50:	str	r0, [sp]
   2ea54:	mov	r3, fp
   2ea58:	ldr	r2, [r6, #8]
   2ea5c:	mov	r1, #49	; 0x31
   2ea60:	mov	r0, r4
   2ea64:	bl	2dee0 <fputs@plt+0x1cd6c>
   2ea68:	mov	r2, fp
   2ea6c:	ldr	r1, [r6, #8]
   2ea70:	mov	r0, r5
   2ea74:	bl	18cc4 <fputs@plt+0x7b50>
   2ea78:	mov	r3, r9
   2ea7c:	ldr	r2, [r8, #4]
   2ea80:	mov	r1, #110	; 0x6e
   2ea84:	mov	r0, r4
   2ea88:	bl	2e4d0 <fputs@plt+0x1d35c>
   2ea8c:	mov	r1, r9
   2ea90:	mov	r0, r5
   2ea94:	bl	18efc <fputs@plt+0x7d88>
   2ea98:	b	2e9f0 <fputs@plt+0x1d87c>
   2ea9c:	mov	r3, #1
   2eaa0:	ldr	r2, [r8, #4]
   2eaa4:	ldr	r1, [r6, #8]
   2eaa8:	mov	r0, r5
   2eaac:	bl	2e7ac <fputs@plt+0x1d638>
   2eab0:	b	2e9f0 <fputs@plt+0x1d87c>
   2eab4:	ldr	r3, [r8, #8]
   2eab8:	cmp	r3, #0
   2eabc:	beq	2eae8 <fputs@plt+0x1d974>
   2eac0:	ldr	r3, [r6, #12]
   2eac4:	ldr	r2, [r8, #8]
   2eac8:	ldr	r1, [r6, #8]
   2eacc:	mov	r0, r5
   2ead0:	bl	2e7ac <fputs@plt+0x1d638>
   2ead4:	ldr	r2, [r8, #4]
   2ead8:	mov	r1, #18
   2eadc:	mov	r0, r4
   2eae0:	bl	2e44c <fputs@plt+0x1d2d8>
   2eae4:	b	2e9f0 <fputs@plt+0x1d87c>
   2eae8:	ldr	r1, [r6, #12]
   2eaec:	mov	r0, r5
   2eaf0:	bl	18f64 <fputs@plt+0x7df0>
   2eaf4:	str	r0, [r8, #8]
   2eaf8:	ldr	r3, [r6, #12]
   2eafc:	str	r3, [r8, #12]
   2eb00:	b	2eac0 <fputs@plt+0x1d94c>
   2eb04:	ldr	r3, [r6, #12]
   2eb08:	ldr	r2, [r6, #8]
   2eb0c:	mov	r1, #33	; 0x21
   2eb10:	mov	r0, r4
   2eb14:	bl	2e4d0 <fputs@plt+0x1d35c>
   2eb18:	ldr	r2, [r6, #12]
   2eb1c:	ldr	r1, [r6, #8]
   2eb20:	mov	r0, r5
   2eb24:	bl	18cc4 <fputs@plt+0x7b50>
   2eb28:	b	2e9f0 <fputs@plt+0x1d87c>
   2eb2c:	ldr	r3, [sp, #76]	; 0x4c
   2eb30:	mov	r1, #141	; 0x8d
   2eb34:	mov	r0, r4
   2eb38:	bl	2e4d0 <fputs@plt+0x1d35c>
   2eb3c:	b	2e9fc <fputs@plt+0x1d888>
   2eb40:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2eb44:	strd	r6, [sp, #8]
   2eb48:	strd	r8, [sp, #16]
   2eb4c:	str	sl, [sp, #24]
   2eb50:	str	lr, [sp, #28]
   2eb54:	sub	sp, sp, #8
   2eb58:	mov	r6, r0
   2eb5c:	mov	r7, r1
   2eb60:	mov	sl, r2
   2eb64:	mov	r9, r3
   2eb68:	ldr	r8, [sp, #40]	; 0x28
   2eb6c:	ldr	r5, [r0, #8]
   2eb70:	bl	18ec4 <fputs@plt+0x7d50>
   2eb74:	mov	r4, r0
   2eb78:	str	r9, [sp, #4]
   2eb7c:	str	r8, [sp]
   2eb80:	mov	r3, sl
   2eb84:	mov	r2, r7
   2eb88:	mov	r1, #69	; 0x45
   2eb8c:	mov	r0, r5
   2eb90:	bl	2de98 <fputs@plt+0x1cd24>
   2eb94:	str	r4, [sp]
   2eb98:	mov	r3, r9
   2eb9c:	mov	r2, r8
   2eba0:	mov	r1, #49	; 0x31
   2eba4:	mov	r0, r5
   2eba8:	bl	2dd84 <fputs@plt+0x1cc10>
   2ebac:	mov	r3, r4
   2ebb0:	mov	r2, r7
   2ebb4:	mov	r1, #110	; 0x6e
   2ebb8:	mov	r0, r5
   2ebbc:	bl	2e4d0 <fputs@plt+0x1d35c>
   2ebc0:	mov	r1, r4
   2ebc4:	mov	r0, r6
   2ebc8:	bl	18efc <fputs@plt+0x7d88>
   2ebcc:	add	sp, sp, #8
   2ebd0:	ldrd	r4, [sp]
   2ebd4:	ldrd	r6, [sp, #8]
   2ebd8:	ldrd	r8, [sp, #16]
   2ebdc:	ldr	sl, [sp, #24]
   2ebe0:	add	sp, sp, #28
   2ebe4:	pop	{pc}		; (ldr pc, [sp], #4)
   2ebe8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2ebec:	strd	r6, [sp, #8]
   2ebf0:	strd	r8, [sp, #16]
   2ebf4:	strd	sl, [sp, #24]
   2ebf8:	str	lr, [sp, #32]
   2ebfc:	sub	sp, sp, #36	; 0x24
   2ec00:	mov	fp, r0
   2ec04:	ldr	r0, [r0]
   2ec08:	str	r0, [sp, #16]
   2ec0c:	ldr	r5, [r0, #8]
   2ec10:	str	r5, [sp, #12]
   2ec14:	ldr	sl, [fp, #4]
   2ec18:	ldr	r3, [r0]
   2ec1c:	str	r3, [sp, #8]
   2ec20:	bl	18dcc <fputs@plt+0x7c58>
   2ec24:	ldrb	r4, [fp, #43]	; 0x2b
   2ec28:	subs	r7, r4, #1
   2ec2c:	bmi	2ee40 <fputs@plt+0x1dccc>
   2ec30:	add	r4, r4, r4, lsl #2
   2ec34:	add	r4, fp, r4, lsl #4
   2ec38:	str	fp, [sp, #20]
   2ec3c:	b	2ecd4 <fputs@plt+0x1db60>
   2ec40:	ldr	r3, [r4, #708]	; 0x2c4
   2ec44:	ldr	r2, [r4, #704]	; 0x2c0
   2ec48:	ldrb	r0, [r4, #702]	; 0x2be
   2ec4c:	str	r0, [sp]
   2ec50:	mov	r0, r5
   2ec54:	bl	2dd84 <fputs@plt+0x1cc10>
   2ec58:	ldrb	r1, [r4, #703]	; 0x2bf
   2ec5c:	mov	r0, r5
   2ec60:	bl	179f4 <fputs@plt+0x6880>
   2ec64:	b	2ecf4 <fputs@plt+0x1db80>
   2ec68:	ldr	r1, [r6, #668]	; 0x29c
   2ec6c:	mov	r0, r5
   2ec70:	bl	179c8 <fputs@plt+0x6854>
   2ec74:	ldr	r1, [r6, #676]	; 0x2a4
   2ec78:	cmp	r1, #0
   2ec7c:	bne	2ed7c <fputs@plt+0x1dc08>
   2ec80:	ldr	r8, [r6, #696]	; 0x2b8
   2ec84:	cmp	r8, #0
   2ec88:	beq	2ecb8 <fputs@plt+0x1db44>
   2ec8c:	sub	r1, r8, #1
   2ec90:	mov	r0, r5
   2ec94:	bl	17a1c <fputs@plt+0x68a8>
   2ec98:	ldr	r3, [r0, #4]
   2ec9c:	cmp	r3, #0
   2eca0:	mov	r3, r8
   2eca4:	ldr	r2, [r6, #692]	; 0x2b4
   2eca8:	movne	r1, #141	; 0x8d
   2ecac:	moveq	r1, #142	; 0x8e
   2ecb0:	mov	r0, r5
   2ecb4:	bl	2e4d0 <fputs@plt+0x1d35c>
   2ecb8:	ldr	r2, [r6, #656]	; 0x290
   2ecbc:	cmp	r2, #0
   2ecc0:	bne	2eda4 <fputs@plt+0x1dc30>
   2ecc4:	sub	r7, r7, #1
   2ecc8:	sub	r4, r4, #80	; 0x50
   2eccc:	cmn	r7, #1
   2ecd0:	beq	2ee3c <fputs@plt+0x1dcc8>
   2ecd4:	mov	r6, r4
   2ecd8:	ldr	fp, [r4, #720]	; 0x2d0
   2ecdc:	ldr	r1, [r4, #680]	; 0x2a8
   2ece0:	mov	r0, r5
   2ece4:	bl	179c8 <fputs@plt+0x6854>
   2ece8:	ldrb	r1, [r4, #701]	; 0x2bd
   2ecec:	cmp	r1, #160	; 0xa0
   2ecf0:	bne	2ec40 <fputs@plt+0x1dacc>
   2ecf4:	ldr	r3, [fp, #36]	; 0x24
   2ecf8:	tst	r3, #2048	; 0x800
   2ecfc:	beq	2ec68 <fputs@plt+0x1daf4>
   2ed00:	ldr	r3, [r6, #712]	; 0x2c8
   2ed04:	cmp	r3, #0
   2ed08:	ble	2ec68 <fputs@plt+0x1daf4>
   2ed0c:	ldr	r1, [r6, #672]	; 0x2a0
   2ed10:	mov	r0, r5
   2ed14:	bl	179c8 <fputs@plt+0x6854>
   2ed18:	ldr	r9, [r6, #712]	; 0x2c8
   2ed1c:	ldr	r8, [r6, #716]	; 0x2cc
   2ed20:	add	r3, r9, r9, lsl #1
   2ed24:	lsl	r3, r3, #2
   2ed28:	cmp	r9, #0
   2ed2c:	ble	2ec68 <fputs@plt+0x1daf4>
   2ed30:	sub	r3, r3, #24
   2ed34:	add	r8, r8, r3
   2ed38:	ldr	r1, [r8, #16]
   2ed3c:	add	r1, r1, #1
   2ed40:	mov	r0, r5
   2ed44:	bl	17a4c <fputs@plt+0x68d8>
   2ed48:	ldr	r3, [r8, #16]
   2ed4c:	ldr	r2, [r8, #12]
   2ed50:	ldrb	r1, [r8, #20]
   2ed54:	mov	r0, r5
   2ed58:	bl	2e4d0 <fputs@plt+0x1d35c>
   2ed5c:	ldr	r1, [r8, #16]
   2ed60:	sub	r1, r1, #1
   2ed64:	mov	r0, r5
   2ed68:	bl	17a4c <fputs@plt+0x68d8>
   2ed6c:	sub	r8, r8, #12
   2ed70:	subs	r9, r9, #1
   2ed74:	bne	2ed38 <fputs@plt+0x1dbc4>
   2ed78:	b	2ec68 <fputs@plt+0x1daf4>
   2ed7c:	mov	r0, r5
   2ed80:	bl	2e718 <fputs@plt+0x1d5a4>
   2ed84:	ldr	r1, [r6, #676]	; 0x2a4
   2ed88:	mov	r0, r5
   2ed8c:	bl	17a4c <fputs@plt+0x68d8>
   2ed90:	ldr	r1, [r6, #676]	; 0x2a4
   2ed94:	sub	r1, r1, #2
   2ed98:	mov	r0, r5
   2ed9c:	bl	17a4c <fputs@plt+0x68d8>
   2eda0:	b	2ec80 <fputs@plt+0x1db0c>
   2eda4:	mov	r1, #138	; 0x8a
   2eda8:	mov	r0, r5
   2edac:	bl	2e44c <fputs@plt+0x1d2d8>
   2edb0:	mov	r8, r0
   2edb4:	ldr	r3, [fp, #36]	; 0x24
   2edb8:	tst	r3, #64	; 0x40
   2edbc:	beq	2edf4 <fputs@plt+0x1dc80>
   2edc0:	ldr	r3, [fp, #36]	; 0x24
   2edc4:	tst	r3, #512	; 0x200
   2edc8:	bne	2ee10 <fputs@plt+0x1dc9c>
   2edcc:	ldrb	r3, [r6, #701]	; 0x2bd
   2edd0:	cmp	r3, #15
   2edd4:	beq	2ee24 <fputs@plt+0x1dcb0>
   2edd8:	ldr	r1, [r6, #684]	; 0x2ac
   2eddc:	mov	r0, r5
   2ede0:	bl	2e718 <fputs@plt+0x1d5a4>
   2ede4:	mov	r1, r8
   2ede8:	mov	r0, r5
   2edec:	bl	17a4c <fputs@plt+0x68d8>
   2edf0:	b	2ecc4 <fputs@plt+0x1db50>
   2edf4:	add	r3, sl, #52	; 0x34
   2edf8:	add	r2, r7, r7, lsl #3
   2edfc:	ldr	r2, [r3, r2, lsl #3]
   2ee00:	mov	r1, #104	; 0x68
   2ee04:	mov	r0, r5
   2ee08:	bl	2e44c <fputs@plt+0x1d2d8>
   2ee0c:	b	2edc0 <fputs@plt+0x1dc4c>
   2ee10:	ldr	r2, [r6, #664]	; 0x298
   2ee14:	mov	r1, #104	; 0x68
   2ee18:	mov	r0, r5
   2ee1c:	bl	2e44c <fputs@plt+0x1d2d8>
   2ee20:	b	2edcc <fputs@plt+0x1dc58>
   2ee24:	ldr	r3, [r6, #684]	; 0x2ac
   2ee28:	ldr	r2, [r6, #704]	; 0x2c0
   2ee2c:	mov	r1, #14
   2ee30:	mov	r0, r5
   2ee34:	bl	2e4d0 <fputs@plt+0x1d35c>
   2ee38:	b	2ede4 <fputs@plt+0x1dc70>
   2ee3c:	ldr	fp, [sp, #20]
   2ee40:	ldr	r1, [fp, #52]	; 0x34
   2ee44:	ldr	r0, [sp, #12]
   2ee48:	bl	179c8 <fputs@plt+0x6854>
   2ee4c:	add	r4, fp, #736	; 0x2e0
   2ee50:	ldrb	r3, [fp, #43]	; 0x2b
   2ee54:	cmp	r3, #0
   2ee58:	beq	2f088 <fputs@plt+0x1df14>
   2ee5c:	mov	r9, #0
   2ee60:	b	2ef2c <fputs@plt+0x1ddb8>
   2ee64:	add	r2, r2, r2, lsl #3
   2ee68:	add	r2, sl, r2, lsl #3
   2ee6c:	ldr	r3, [r2, #40]	; 0x28
   2ee70:	mov	r2, #0
   2ee74:	str	r2, [sp]
   2ee78:	ldr	r2, [r4, #4]
   2ee7c:	ldr	r1, [r4, #32]
   2ee80:	ldr	r0, [sp, #12]
   2ee84:	bl	1ae74 <fputs@plt+0x9d00>
   2ee88:	b	2ef18 <fputs@plt+0x1dda4>
   2ee8c:	ldrh	r3, [fp, #36]	; 0x24
   2ee90:	tst	r3, #16
   2ee94:	bne	2ef74 <fputs@plt+0x1de00>
   2ee98:	ldr	r6, [r5, #36]	; 0x24
   2ee9c:	ldrb	r3, [fp, #40]	; 0x28
   2eea0:	cmp	r3, #0
   2eea4:	bne	2eeb0 <fputs@plt+0x1dd3c>
   2eea8:	tst	r6, #64	; 0x40
   2eeac:	beq	2eedc <fputs@plt+0x1dd68>
   2eeb0:	and	r6, r6, #17152	; 0x4300
   2eeb4:	cmp	r6, #512	; 0x200
   2eeb8:	bne	2ef74 <fputs@plt+0x1de00>
   2eebc:	ldr	r2, [r4, #8]
   2eec0:	ldr	r3, [fp, #64]	; 0x40
   2eec4:	cmp	r2, r3
   2eec8:	beq	2ef74 <fputs@plt+0x1de00>
   2eecc:	mov	r1, #61	; 0x3d
   2eed0:	ldr	r0, [sp, #12]
   2eed4:	bl	2e44c <fputs@plt+0x1d2d8>
   2eed8:	b	2ef74 <fputs@plt+0x1de00>
   2eedc:	add	r2, r2, r2, lsl #3
   2eee0:	add	r3, sl, r2, lsl #3
   2eee4:	ldr	r2, [r3, #52]	; 0x34
   2eee8:	mov	r1, #61	; 0x3d
   2eeec:	ldr	r0, [sp, #12]
   2eef0:	bl	2e44c <fputs@plt+0x1d2d8>
   2eef4:	b	2eeb0 <fputs@plt+0x1dd3c>
   2eef8:	tst	r3, #8192	; 0x2000
   2eefc:	beq	2ef18 <fputs@plt+0x1dda4>
   2ef00:	ldr	r8, [r4, #56]	; 0x38
   2ef04:	b	2ef84 <fputs@plt+0x1de10>
   2ef08:	ldr	r3, [sp, #8]
   2ef0c:	ldrb	r3, [r3, #69]	; 0x45
   2ef10:	cmp	r3, #0
   2ef14:	beq	2efac <fputs@plt+0x1de38>
   2ef18:	add	r9, r9, #1
   2ef1c:	add	r4, r4, #80	; 0x50
   2ef20:	ldrb	r3, [fp, #43]	; 0x2b
   2ef24:	cmp	r3, r9
   2ef28:	ble	2f088 <fputs@plt+0x1df14>
   2ef2c:	ldrb	r2, [r4, #44]	; 0x2c
   2ef30:	add	r3, r2, r2, lsl #3
   2ef34:	add	r3, sl, r3, lsl #3
   2ef38:	ldr	r7, [r3, #24]
   2ef3c:	ldr	r5, [r4, #64]	; 0x40
   2ef40:	ldrb	r3, [r3, #45]	; 0x2d
   2ef44:	tst	r3, #16
   2ef48:	beq	2ef5c <fputs@plt+0x1dde8>
   2ef4c:	ldr	r3, [sp, #8]
   2ef50:	ldrb	r3, [r3, #69]	; 0x45
   2ef54:	cmp	r3, #0
   2ef58:	beq	2ee64 <fputs@plt+0x1dcf0>
   2ef5c:	ldrb	r3, [r7, #42]	; 0x2a
   2ef60:	tst	r3, #2
   2ef64:	bne	2ef74 <fputs@plt+0x1de00>
   2ef68:	ldr	r3, [r7, #12]
   2ef6c:	cmp	r3, #0
   2ef70:	beq	2ee8c <fputs@plt+0x1dd18>
   2ef74:	ldr	r3, [r5, #36]	; 0x24
   2ef78:	tst	r3, #576	; 0x240
   2ef7c:	beq	2eef8 <fputs@plt+0x1dd84>
   2ef80:	ldr	r8, [r5, #28]
   2ef84:	cmp	r8, #0
   2ef88:	beq	2ef18 <fputs@plt+0x1dda4>
   2ef8c:	ldrb	r3, [fp, #40]	; 0x28
   2ef90:	cmp	r3, #0
   2ef94:	beq	2ef08 <fputs@plt+0x1dd94>
   2ef98:	ldr	r3, [r8, #12]
   2ef9c:	ldrb	r3, [r3, #42]	; 0x2a
   2efa0:	tst	r3, #32
   2efa4:	beq	2ef18 <fputs@plt+0x1dda4>
   2efa8:	b	2ef08 <fputs@plt+0x1dd94>
   2efac:	ldr	r0, [sp, #12]
   2efb0:	ldr	r5, [r0, #32]
   2efb4:	ldr	r6, [r4, #32]
   2efb8:	mov	r1, r6
   2efbc:	bl	17a1c <fputs@plt+0x68a8>
   2efc0:	mov	r3, r5
   2efc4:	cmp	r6, r5
   2efc8:	bge	2ef18 <fputs@plt+0x1dda4>
   2efcc:	add	r5, r0, #20
   2efd0:	str	r8, [sp, #20]
   2efd4:	str	sl, [sp, #24]
   2efd8:	str	r9, [sp, #28]
   2efdc:	mov	r9, r7
   2efe0:	mov	r8, r3
   2efe4:	b	2f028 <fputs@plt+0x1deb4>
   2efe8:	ldr	sl, [r5, #-12]
   2efec:	ldrb	r3, [r9, #42]	; 0x2a
   2eff0:	tst	r3, #32
   2eff4:	bne	2f064 <fputs@plt+0x1def0>
   2eff8:	sxth	r1, sl
   2effc:	ldr	r0, [sp, #20]
   2f000:	bl	1922c <fputs@plt+0x80b8>
   2f004:	cmp	r0, #0
   2f008:	blt	2f018 <fputs@plt+0x1dea4>
   2f00c:	str	r0, [r7, #-12]
   2f010:	ldr	r3, [r4, #8]
   2f014:	str	r3, [r7, #-16]
   2f018:	add	r6, r6, #1
   2f01c:	add	r5, r5, #20
   2f020:	cmp	r6, r8
   2f024:	beq	2f07c <fputs@plt+0x1df08>
   2f028:	mov	r7, r5
   2f02c:	ldr	r2, [r5, #-16]
   2f030:	ldr	r3, [r4, #4]
   2f034:	cmp	r2, r3
   2f038:	bne	2f018 <fputs@plt+0x1dea4>
   2f03c:	ldrb	r3, [r5, #-20]	; 0xffffffec
   2f040:	cmp	r3, #47	; 0x2f
   2f044:	beq	2efe8 <fputs@plt+0x1de74>
   2f048:	cmp	r3, #103	; 0x67
   2f04c:	bne	2f018 <fputs@plt+0x1dea4>
   2f050:	ldr	r3, [r4, #8]
   2f054:	str	r3, [r5, #-16]
   2f058:	mov	r3, #113	; 0x71
   2f05c:	strb	r3, [r5, #-20]	; 0xffffffec
   2f060:	b	2f018 <fputs@plt+0x1dea4>
   2f064:	mov	r0, r9
   2f068:	bl	191f0 <fputs@plt+0x807c>
   2f06c:	ldr	r3, [r0, #4]
   2f070:	lsl	sl, sl, #1
   2f074:	ldrsh	sl, [r3, sl]
   2f078:	b	2eff8 <fputs@plt+0x1de84>
   2f07c:	ldr	sl, [sp, #24]
   2f080:	ldr	r9, [sp, #28]
   2f084:	b	2ef18 <fputs@plt+0x1dda4>
   2f088:	ldr	r3, [fp, #56]	; 0x38
   2f08c:	ldr	r2, [sp, #16]
   2f090:	str	r3, [r2, #428]	; 0x1ac
   2f094:	mov	r1, fp
   2f098:	ldr	r0, [sp, #8]
   2f09c:	bl	260b0 <fputs@plt+0x14f3c>
   2f0a0:	add	sp, sp, #36	; 0x24
   2f0a4:	ldrd	r4, [sp]
   2f0a8:	ldrd	r6, [sp, #8]
   2f0ac:	ldrd	r8, [sp, #16]
   2f0b0:	ldrd	sl, [sp, #24]
   2f0b4:	add	sp, sp, #32
   2f0b8:	pop	{pc}		; (ldr pc, [sp], #4)
   2f0bc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2f0c0:	strd	r6, [sp, #8]
   2f0c4:	strd	r8, [sp, #16]
   2f0c8:	strd	sl, [sp, #24]
   2f0cc:	str	lr, [sp, #32]
   2f0d0:	sub	sp, sp, #28
   2f0d4:	str	r0, [sp, #16]
   2f0d8:	mov	sl, r1
   2f0dc:	str	r2, [sp, #20]
   2f0e0:	mov	r6, r3
   2f0e4:	bl	2de28 <fputs@plt+0x1ccb4>
   2f0e8:	mov	r7, r0
   2f0ec:	ldr	r4, [sl, #8]
   2f0f0:	cmp	r4, #0
   2f0f4:	beq	2f2b4 <fputs@plt+0x1e140>
   2f0f8:	ldr	r3, [sp, #80]	; 0x50
   2f0fc:	cmp	r3, #0
   2f100:	movne	fp, #16
   2f104:	moveq	fp, #0
   2f108:	orr	r9, fp, #1
   2f10c:	ldr	r5, [sp, #68]	; 0x44
   2f110:	sub	r5, r5, #4
   2f114:	mov	r3, #0
   2f118:	str	r3, [sp, #8]
   2f11c:	str	fp, [sp, #12]
   2f120:	b	2f180 <fputs@plt+0x1e00c>
   2f124:	ldr	r3, [r7, #32]
   2f128:	add	r3, r3, #2
   2f12c:	mov	r1, #76	; 0x4c
   2f130:	mov	r0, r7
   2f134:	bl	2e4d0 <fputs@plt+0x1d35c>
   2f138:	ldr	r3, [r8]
   2f13c:	mov	r2, r6
   2f140:	mov	r1, #110	; 0x6e
   2f144:	mov	r0, r7
   2f148:	bl	2e4d0 <fputs@plt+0x1d35c>
   2f14c:	ldrb	r3, [r4, #55]	; 0x37
   2f150:	and	r3, r3, #3
   2f154:	cmp	r3, #2
   2f158:	beq	2f1a4 <fputs@plt+0x1e030>
   2f15c:	ldr	r1, [sp, #12]
   2f160:	mov	r0, r7
   2f164:	bl	179f4 <fputs@plt+0x6880>
   2f168:	mov	r3, #1
   2f16c:	str	r3, [sp, #8]
   2f170:	ldr	r4, [r4, #20]
   2f174:	add	r6, r6, #1
   2f178:	cmp	r4, #0
   2f17c:	beq	2f1bc <fputs@plt+0x1e048>
   2f180:	add	r5, r5, #4
   2f184:	mov	r8, r5
   2f188:	ldr	r2, [r5]
   2f18c:	cmp	r2, #0
   2f190:	beq	2f170 <fputs@plt+0x1dffc>
   2f194:	ldr	r3, [r4, #36]	; 0x24
   2f198:	cmp	r3, #0
   2f19c:	bne	2f124 <fputs@plt+0x1dfb0>
   2f1a0:	b	2f138 <fputs@plt+0x1dfc4>
   2f1a4:	ldrb	r1, [sl, #42]	; 0x2a
   2f1a8:	and	r1, r1, #32
   2f1ac:	cmp	r1, #0
   2f1b0:	moveq	r1, fp
   2f1b4:	movne	r1, r9
   2f1b8:	b	2f160 <fputs@plt+0x1dfec>
   2f1bc:	ldrb	r3, [sl, #42]	; 0x2a
   2f1c0:	tst	r3, #32
   2f1c4:	bne	2f284 <fputs@plt+0x1e110>
   2f1c8:	ldr	r3, [sp, #64]	; 0x40
   2f1cc:	add	r4, r3, #1
   2f1d0:	ldr	r0, [sp, #16]
   2f1d4:	bl	18ec4 <fputs@plt+0x7d50>
   2f1d8:	mov	r5, r0
   2f1dc:	str	r0, [sp]
   2f1e0:	ldrsh	r3, [sl, #34]	; 0x22
   2f1e4:	mov	r2, r4
   2f1e8:	mov	r1, #49	; 0x31
   2f1ec:	mov	r0, r7
   2f1f0:	bl	2dd84 <fputs@plt+0x1cc10>
   2f1f4:	ldr	r3, [sp, #8]
   2f1f8:	cmp	r3, #0
   2f1fc:	beq	2f2ec <fputs@plt+0x1e178>
   2f200:	ldrsh	r2, [sl, #34]	; 0x22
   2f204:	mov	r1, r4
   2f208:	ldr	r4, [sp, #16]
   2f20c:	mov	r0, r4
   2f210:	bl	18cc4 <fputs@plt+0x7b50>
   2f214:	ldrb	r3, [r4, #18]
   2f218:	cmp	r3, #0
   2f21c:	movne	r4, #0
   2f220:	bne	2f234 <fputs@plt+0x1e0c0>
   2f224:	ldr	r3, [sp, #72]	; 0x48
   2f228:	cmp	r3, #0
   2f22c:	movne	r4, #5
   2f230:	moveq	r4, #3
   2f234:	ldr	r3, [sp, #76]	; 0x4c
   2f238:	cmp	r3, #0
   2f23c:	orrne	r4, r4, #8
   2f240:	ldr	r3, [sp, #80]	; 0x50
   2f244:	cmp	r3, #0
   2f248:	orrne	r4, r4, #16
   2f24c:	ldr	r3, [sp, #64]	; 0x40
   2f250:	str	r3, [sp]
   2f254:	mov	r3, r5
   2f258:	ldr	r2, [sp, #20]
   2f25c:	mov	r1, #75	; 0x4b
   2f260:	mov	r0, r7
   2f264:	bl	2dd84 <fputs@plt+0x1cc10>
   2f268:	ldr	r3, [sp, #16]
   2f26c:	ldrb	r3, [r3, #18]
   2f270:	cmp	r3, #0
   2f274:	beq	2f2a0 <fputs@plt+0x1e12c>
   2f278:	mov	r1, r4
   2f27c:	mov	r0, r7
   2f280:	bl	179f4 <fputs@plt+0x6880>
   2f284:	add	sp, sp, #28
   2f288:	ldrd	r4, [sp]
   2f28c:	ldrd	r6, [sp, #8]
   2f290:	ldrd	r8, [sp, #16]
   2f294:	ldrd	sl, [sp, #24]
   2f298:	add	sp, sp, #32
   2f29c:	pop	{pc}		; (ldr pc, [sp], #4)
   2f2a0:	ldr	r2, [sl]
   2f2a4:	mvn	r1, #0
   2f2a8:	mov	r0, r7
   2f2ac:	bl	25534 <fputs@plt+0x143c0>
   2f2b0:	b	2f278 <fputs@plt+0x1e104>
   2f2b4:	ldrb	r3, [sl, #42]	; 0x2a
   2f2b8:	tst	r3, #32
   2f2bc:	bne	2f284 <fputs@plt+0x1e110>
   2f2c0:	ldr	r3, [sp, #64]	; 0x40
   2f2c4:	add	r4, r3, #1
   2f2c8:	ldr	r0, [sp, #16]
   2f2cc:	bl	18ec4 <fputs@plt+0x7d50>
   2f2d0:	mov	r5, r0
   2f2d4:	str	r0, [sp]
   2f2d8:	ldrsh	r3, [sl, #34]	; 0x22
   2f2dc:	mov	r2, r4
   2f2e0:	mov	r1, #49	; 0x31
   2f2e4:	mov	r0, r7
   2f2e8:	bl	2dd84 <fputs@plt+0x1cc10>
   2f2ec:	mov	r2, #0
   2f2f0:	mov	r1, sl
   2f2f4:	mov	r0, r7
   2f2f8:	bl	2e104 <fputs@plt+0x1cf90>
   2f2fc:	b	2f200 <fputs@plt+0x1e08c>
   2f300:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2f304:	strd	r6, [sp, #8]
   2f308:	strd	r8, [sp, #16]
   2f30c:	str	sl, [sp, #24]
   2f310:	str	lr, [sp, #28]
   2f314:	mov	r5, r0
   2f318:	mov	r4, r1
   2f31c:	mov	r6, r2
   2f320:	ldr	r3, [r0, #32]
   2f324:	add	r3, r1, r3
   2f328:	ldr	r2, [r0, #24]
   2f32c:	ldr	r2, [r2, #88]	; 0x58
   2f330:	cmp	r3, r2
   2f334:	bgt	2f36c <fputs@plt+0x1e1f8>
   2f338:	ldr	r0, [r5, #32]
   2f33c:	add	r0, r0, r0, lsl #2
   2f340:	ldr	r3, [r5, #4]
   2f344:	add	r0, r3, r0, lsl #2
   2f348:	cmp	r4, #0
   2f34c:	ble	2f3f8 <fputs@plt+0x1e284>
   2f350:	add	r2, r6, #4
   2f354:	add	r3, r0, #20
   2f358:	mov	r6, #0
   2f35c:	movw	r9, #32968	; 0x80c8
   2f360:	movt	r9, #8
   2f364:	mov	lr, r6
   2f368:	b	2f3a8 <fputs@plt+0x1e234>
   2f36c:	bl	2dc98 <fputs@plt+0x1cb24>
   2f370:	cmp	r0, #0
   2f374:	movne	r0, #0
   2f378:	beq	2f338 <fputs@plt+0x1e1c4>
   2f37c:	b	2f404 <fputs@plt+0x1e290>
   2f380:	ldrsb	ip, [r8, #-1]
   2f384:	str	ip, [r1, #-8]
   2f388:	strb	lr, [r1, #-19]	; 0xffffffed
   2f38c:	str	lr, [r1, #-4]
   2f390:	strb	lr, [r1, #-17]	; 0xffffffef
   2f394:	add	r6, r6, #1
   2f398:	add	r2, r2, #4
   2f39c:	add	r3, r3, #20
   2f3a0:	cmp	r4, r6
   2f3a4:	beq	2f3f8 <fputs@plt+0x1e284>
   2f3a8:	mov	r8, r2
   2f3ac:	ldrb	ip, [r2, #-4]
   2f3b0:	mov	r1, r3
   2f3b4:	strb	ip, [r3, #-20]	; 0xffffffec
   2f3b8:	ldrsb	ip, [r2, #-3]
   2f3bc:	str	ip, [r3, #-16]
   2f3c0:	ldrsb	r7, [r2, #-2]
   2f3c4:	str	r7, [r3, #-12]
   2f3c8:	ldrb	ip, [r2, #-4]
   2f3cc:	add	ip, r9, ip
   2f3d0:	ldrb	ip, [ip, #2684]	; 0xa7c
   2f3d4:	tst	ip, #1
   2f3d8:	beq	2f380 <fputs@plt+0x1e20c>
   2f3dc:	ldrsb	ip, [r2, #-2]
   2f3e0:	cmp	ip, #0
   2f3e4:	ble	2f380 <fputs@plt+0x1e20c>
   2f3e8:	ldr	ip, [r5, #32]
   2f3ec:	add	r7, ip, r7
   2f3f0:	str	r7, [r3, #-12]
   2f3f4:	b	2f380 <fputs@plt+0x1e20c>
   2f3f8:	ldr	r3, [r5, #32]
   2f3fc:	add	r4, r3, r4
   2f400:	str	r4, [r5, #32]
   2f404:	ldrd	r4, [sp]
   2f408:	ldrd	r6, [sp, #8]
   2f40c:	ldrd	r8, [sp, #16]
   2f410:	ldr	sl, [sp, #24]
   2f414:	add	sp, sp, #28
   2f418:	pop	{pc}		; (ldr pc, [sp], #4)
   2f41c:	strd	r4, [sp, #-16]!
   2f420:	str	r6, [sp, #8]
   2f424:	str	lr, [sp, #12]
   2f428:	mov	r6, r0
   2f42c:	mov	r4, r1
   2f430:	mov	r5, r2
   2f434:	ldr	r2, [r1, #48]	; 0x30
   2f438:	add	r2, r2, #2
   2f43c:	lsl	r2, r2, #2
   2f440:	asr	r3, r2, #31
   2f444:	ldr	r1, [r1, #52]	; 0x34
   2f448:	bl	2bcb8 <fputs@plt+0x1ab44>
   2f44c:	cmp	r0, #0
   2f450:	beq	2f484 <fputs@plt+0x1e310>
   2f454:	ldr	r3, [r4, #48]	; 0x30
   2f458:	add	r2, r3, #1
   2f45c:	str	r2, [r4, #48]	; 0x30
   2f460:	str	r5, [r0, r3, lsl #2]
   2f464:	add	r3, r0, r3, lsl #2
   2f468:	mov	r2, #0
   2f46c:	str	r2, [r3, #4]
   2f470:	str	r0, [r4, #52]	; 0x34
   2f474:	ldrd	r4, [sp]
   2f478:	ldr	r6, [sp, #8]
   2f47c:	add	sp, sp, #12
   2f480:	pop	{pc}		; (ldr pc, [sp], #4)
   2f484:	mov	r1, r5
   2f488:	mov	r0, r6
   2f48c:	bl	214f4 <fputs@plt+0x10380>
   2f490:	b	2f474 <fputs@plt+0x1e300>
   2f494:	ldr	r1, [r0, #516]	; 0x204
   2f498:	cmp	r1, #0
   2f49c:	bxeq	lr
   2f4a0:	strd	r4, [sp, #-16]!
   2f4a4:	str	r6, [sp, #8]
   2f4a8:	str	lr, [sp, #12]
   2f4ac:	ldr	r4, [r0, #488]	; 0x1e8
   2f4b0:	cmp	r4, #0
   2f4b4:	beq	2f4dc <fputs@plt+0x1e368>
   2f4b8:	ldr	r5, [r0]
   2f4bc:	ldr	r2, [r0, #520]	; 0x208
   2f4c0:	asr	r3, r2, #31
   2f4c4:	mov	r0, r5
   2f4c8:	bl	1e244 <fputs@plt+0xd0d0>
   2f4cc:	mov	r2, r0
   2f4d0:	mov	r1, r4
   2f4d4:	mov	r0, r5
   2f4d8:	bl	2f41c <fputs@plt+0x1e2a8>
   2f4dc:	ldrd	r4, [sp]
   2f4e0:	ldr	r6, [sp, #8]
   2f4e4:	add	sp, sp, #12
   2f4e8:	pop	{pc}		; (ldr pc, [sp], #4)
   2f4ec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   2f4f0:	strd	r6, [sp, #8]
   2f4f4:	strd	r8, [sp, #16]
   2f4f8:	strd	sl, [sp, #24]
   2f4fc:	str	lr, [sp, #32]
   2f500:	sub	sp, sp, #4
   2f504:	mov	r9, r1
   2f508:	mov	r7, r2
   2f50c:	mov	r5, r3
   2f510:	ldr	r3, [r1]
   2f514:	add	r1, r3, r2
   2f518:	ldr	r2, [r9, #4]
   2f51c:	cmp	r1, r2
   2f520:	bhi	2f5dc <fputs@plt+0x1e468>
   2f524:	ldr	fp, [r9]
   2f528:	sub	r6, fp, #1
   2f52c:	cmp	r6, r5
   2f530:	blt	2f56c <fputs@plt+0x1e3f8>
   2f534:	add	r4, fp, fp, lsl #3
   2f538:	add	r4, r9, r4, lsl #3
   2f53c:	sub	sl, r5, #1
   2f540:	add	r8, r7, r7, lsl #3
   2f544:	lsl	r8, r8, #3
   2f548:	sub	r8, r8, #64	; 0x40
   2f54c:	mov	r2, #72	; 0x48
   2f550:	sub	r1, r4, #64	; 0x40
   2f554:	add	r0, r4, r8
   2f558:	bl	10fdc <memcpy@plt>
   2f55c:	sub	r6, r6, #1
   2f560:	sub	r4, r4, #72	; 0x48
   2f564:	cmp	r6, sl
   2f568:	bne	2f54c <fputs@plt+0x1e3d8>
   2f56c:	add	fp, fp, r7
   2f570:	str	fp, [r9]
   2f574:	add	r3, r5, r5, lsl #3
   2f578:	lsl	r4, r3, #3
   2f57c:	add	r2, r7, r7, lsl #3
   2f580:	add	r0, r4, #8
   2f584:	lsl	r2, r2, #3
   2f588:	mov	r1, #0
   2f58c:	add	r0, r9, r0
   2f590:	bl	10f40 <memset@plt>
   2f594:	add	r7, r7, r5
   2f598:	cmp	r5, r7
   2f59c:	bge	2f5bc <fputs@plt+0x1e448>
   2f5a0:	add	r3, r9, r4
   2f5a4:	mvn	r2, #0
   2f5a8:	str	r2, [r3, #52]	; 0x34
   2f5ac:	add	r5, r5, #1
   2f5b0:	add	r3, r3, #72	; 0x48
   2f5b4:	cmp	r5, r7
   2f5b8:	bne	2f5a8 <fputs@plt+0x1e434>
   2f5bc:	mov	r0, r9
   2f5c0:	add	sp, sp, #4
   2f5c4:	ldrd	r4, [sp]
   2f5c8:	ldrd	r6, [sp, #8]
   2f5cc:	ldrd	r8, [sp, #16]
   2f5d0:	ldrd	sl, [sp, #24]
   2f5d4:	add	sp, sp, #32
   2f5d8:	pop	{pc}		; (ldr pc, [sp], #4)
   2f5dc:	mov	r4, r0
   2f5e0:	sub	r3, r1, #1
   2f5e4:	add	r3, r3, r3, lsl #3
   2f5e8:	lsl	r2, r3, #3
   2f5ec:	add	r2, r2, #80	; 0x50
   2f5f0:	mov	r3, #0
   2f5f4:	mov	r1, r9
   2f5f8:	bl	2bcb8 <fputs@plt+0x1ab44>
   2f5fc:	subs	r6, r0, #0
   2f600:	beq	2f5bc <fputs@plt+0x1e448>
   2f604:	mov	r1, r6
   2f608:	mov	r0, r4
   2f60c:	bl	13da0 <fputs@plt+0x2c2c>
   2f610:	sub	r3, r0, #80	; 0x50
   2f614:	movw	r0, #36409	; 0x8e39
   2f618:	movt	r0, #14563	; 0x38e3
   2f61c:	umull	r2, r3, r0, r3
   2f620:	lsr	r3, r3, #4
   2f624:	add	r3, r3, #1
   2f628:	str	r3, [r6, #4]
   2f62c:	mov	r9, r6
   2f630:	b	2f524 <fputs@plt+0x1e3b0>
   2f634:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2f638:	strd	r6, [sp, #8]
   2f63c:	strd	r8, [sp, #16]
   2f640:	str	sl, [sp, #24]
   2f644:	str	lr, [sp, #28]
   2f648:	mov	r7, r0
   2f64c:	mov	r9, r2
   2f650:	mov	r8, r3
   2f654:	cmp	r1, #0
   2f658:	beq	2f6f0 <fputs@plt+0x1e57c>
   2f65c:	ldr	r3, [r1]
   2f660:	mov	r2, #1
   2f664:	mov	r0, r7
   2f668:	bl	2f4ec <fputs@plt+0x1e378>
   2f66c:	mov	r4, r0
   2f670:	ldrb	r3, [r7, #69]	; 0x45
   2f674:	cmp	r3, #0
   2f678:	bne	2f718 <fputs@plt+0x1e5a4>
   2f67c:	ldr	r5, [r0]
   2f680:	sub	r6, r5, #1
   2f684:	cmp	r8, #0
   2f688:	beq	2f6a0 <fputs@plt+0x1e52c>
   2f68c:	ldr	r3, [r8]
   2f690:	cmp	r3, #0
   2f694:	movne	r3, r9
   2f698:	movne	r9, r8
   2f69c:	mov	r8, r3
   2f6a0:	mov	r1, r9
   2f6a4:	mov	r0, r7
   2f6a8:	bl	1e2a8 <fputs@plt+0xd134>
   2f6ac:	lsl	r5, r6, #3
   2f6b0:	add	r3, r5, r6
   2f6b4:	add	r3, r4, r3, lsl #3
   2f6b8:	str	r0, [r3, #16]
   2f6bc:	mov	r1, r8
   2f6c0:	mov	r0, r7
   2f6c4:	bl	1e2a8 <fputs@plt+0xd134>
   2f6c8:	add	r5, r5, r6
   2f6cc:	add	r5, r4, r5, lsl #3
   2f6d0:	str	r0, [r5, #12]
   2f6d4:	mov	r0, r4
   2f6d8:	ldrd	r4, [sp]
   2f6dc:	ldrd	r6, [sp, #8]
   2f6e0:	ldrd	r8, [sp, #16]
   2f6e4:	ldr	sl, [sp, #24]
   2f6e8:	add	sp, sp, #28
   2f6ec:	pop	{pc}		; (ldr pc, [sp], #4)
   2f6f0:	mov	r2, #80	; 0x50
   2f6f4:	mov	r3, #0
   2f6f8:	bl	13ea0 <fputs@plt+0x2d2c>
   2f6fc:	subs	r1, r0, #0
   2f700:	beq	2f72c <fputs@plt+0x1e5b8>
   2f704:	mov	r3, #1
   2f708:	str	r3, [r1, #4]
   2f70c:	mov	r3, #0
   2f710:	str	r3, [r1]
   2f714:	b	2f65c <fputs@plt+0x1e4e8>
   2f718:	mov	r1, r0
   2f71c:	mov	r0, r7
   2f720:	bl	25a68 <fputs@plt+0x148f4>
   2f724:	mov	r4, #0
   2f728:	b	2f6d4 <fputs@plt+0x1e560>
   2f72c:	mov	r4, r1
   2f730:	b	2f6d4 <fputs@plt+0x1e560>
   2f734:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2f738:	strd	r6, [sp, #8]
   2f73c:	str	r8, [sp, #16]
   2f740:	str	lr, [sp, #20]
   2f744:	mov	r7, r1
   2f748:	ldr	r6, [r0]
   2f74c:	mov	r3, #0
   2f750:	mov	r2, r3
   2f754:	mov	r1, r3
   2f758:	mov	r0, r6
   2f75c:	bl	2f634 <fputs@plt+0x1e4c0>
   2f760:	subs	r5, r0, #0
   2f764:	beq	2f7bc <fputs@plt+0x1e648>
   2f768:	ldr	r4, [r5]
   2f76c:	sub	r4, r4, #1
   2f770:	ldr	r1, [r7, #12]
   2f774:	mov	r0, r6
   2f778:	bl	1e9ac <fputs@plt+0xd838>
   2f77c:	add	r4, r4, r4, lsl #3
   2f780:	add	r4, r5, r4, lsl #3
   2f784:	str	r0, [r4, #16]
   2f788:	ldr	r3, [r7, #4]
   2f78c:	ldr	r1, [r3, #20]
   2f790:	mov	r0, r6
   2f794:	bl	1a280 <fputs@plt+0x910c>
   2f798:	mov	r2, r0
   2f79c:	cmp	r0, #1
   2f7a0:	movle	r3, #0
   2f7a4:	movgt	r3, #1
   2f7a8:	cmp	r0, #0
   2f7ac:	movne	r0, r3
   2f7b0:	moveq	r0, #1
   2f7b4:	cmp	r0, #0
   2f7b8:	bne	2f7d4 <fputs@plt+0x1e660>
   2f7bc:	mov	r0, r5
   2f7c0:	ldrd	r4, [sp]
   2f7c4:	ldrd	r6, [sp, #8]
   2f7c8:	ldr	r8, [sp, #16]
   2f7cc:	add	sp, sp, #20
   2f7d0:	pop	{pc}		; (ldr pc, [sp], #4)
   2f7d4:	ldr	r4, [r5]
   2f7d8:	sub	r4, r4, #1
   2f7dc:	ldr	r3, [r6, #16]
   2f7e0:	ldr	r1, [r3, r2, lsl #4]
   2f7e4:	mov	r0, r6
   2f7e8:	bl	1e9ac <fputs@plt+0xd838>
   2f7ec:	add	r4, r4, r4, lsl #3
   2f7f0:	add	r4, r5, r4, lsl #3
   2f7f4:	str	r0, [r4, #12]
   2f7f8:	b	2f7bc <fputs@plt+0x1e648>
   2f7fc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2f800:	strd	r6, [sp, #8]
   2f804:	str	r8, [sp, #16]
   2f808:	str	lr, [sp, #20]
   2f80c:	mov	r8, r1
   2f810:	mov	r6, r2
   2f814:	mov	r5, r3
   2f818:	ldr	r4, [r3]
   2f81c:	sub	r3, r4, #1
   2f820:	tst	r3, r4
   2f824:	bne	2f898 <fputs@plt+0x1e724>
   2f828:	cmp	r4, #0
   2f82c:	lslne	r2, r4, #1
   2f830:	moveq	r2, #1
   2f834:	mul	r2, r6, r2
   2f838:	asr	r3, r2, #31
   2f83c:	bl	2bcb8 <fputs@plt+0x1ab44>
   2f840:	subs	r7, r0, #0
   2f844:	beq	2f884 <fputs@plt+0x1e710>
   2f848:	mov	r2, r6
   2f84c:	mov	r1, #0
   2f850:	mla	r0, r6, r4, r7
   2f854:	bl	10f40 <memset@plt>
   2f858:	ldr	r3, [sp, #24]
   2f85c:	str	r4, [r3]
   2f860:	ldr	r3, [r5]
   2f864:	add	r3, r3, #1
   2f868:	str	r3, [r5]
   2f86c:	mov	r0, r7
   2f870:	ldrd	r4, [sp]
   2f874:	ldrd	r6, [sp, #8]
   2f878:	ldr	r8, [sp, #16]
   2f87c:	add	sp, sp, #20
   2f880:	pop	{pc}		; (ldr pc, [sp], #4)
   2f884:	mvn	r3, #0
   2f888:	ldr	r2, [sp, #24]
   2f88c:	str	r3, [r2]
   2f890:	mov	r7, r8
   2f894:	b	2f86c <fputs@plt+0x1e6f8>
   2f898:	mov	r7, r1
   2f89c:	b	2f848 <fputs@plt+0x1e6d4>
   2f8a0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   2f8a4:	strd	r6, [sp, #8]
   2f8a8:	strd	r8, [sp, #16]
   2f8ac:	str	sl, [sp, #24]
   2f8b0:	str	lr, [sp, #28]
   2f8b4:	sub	sp, sp, #16
   2f8b8:	mov	r4, r1
   2f8bc:	ldr	r2, [r0, #24]
   2f8c0:	ldr	r6, [r2]
   2f8c4:	ldr	r5, [r2, #12]
   2f8c8:	ldrb	r3, [r1]
   2f8cc:	cmp	r3, #153	; 0x99
   2f8d0:	beq	2fab4 <fputs@plt+0x1e940>
   2f8d4:	cmp	r3, #154	; 0x9a
   2f8d8:	beq	2f904 <fputs@plt+0x1e790>
   2f8dc:	cmp	r3, #152	; 0x98
   2f8e0:	movne	r0, #0
   2f8e4:	beq	2f904 <fputs@plt+0x1e790>
   2f8e8:	add	sp, sp, #16
   2f8ec:	ldrd	r4, [sp]
   2f8f0:	ldrd	r6, [sp, #8]
   2f8f4:	ldrd	r8, [sp, #16]
   2f8f8:	ldr	sl, [sp, #24]
   2f8fc:	add	sp, sp, #28
   2f900:	pop	{pc}		; (ldr pc, [sp], #4)
   2f904:	ldr	r2, [r2, #4]
   2f908:	cmp	r2, #0
   2f90c:	moveq	r0, #1
   2f910:	beq	2f8e8 <fputs@plt+0x1e774>
   2f914:	mov	r3, r2
   2f918:	ldr	ip, [r3], #8
   2f91c:	cmp	ip, #0
   2f920:	ble	2fbc0 <fputs@plt+0x1ea4c>
   2f924:	ldr	r0, [r4, #28]
   2f928:	ldr	r2, [r2, #52]	; 0x34
   2f92c:	cmp	r2, r0
   2f930:	beq	2f954 <fputs@plt+0x1e7e0>
   2f934:	mov	r2, #0
   2f938:	add	r2, r2, #1
   2f93c:	add	r3, r3, #72	; 0x48
   2f940:	cmp	r2, ip
   2f944:	beq	2faac <fputs@plt+0x1e938>
   2f948:	ldr	r1, [r3, #44]	; 0x2c
   2f94c:	cmp	r1, r0
   2f950:	bne	2f938 <fputs@plt+0x1e7c4>
   2f954:	ldr	r1, [r5, #28]
   2f958:	ldr	lr, [r5, #32]
   2f95c:	cmp	lr, #0
   2f960:	ble	2f9bc <fputs@plt+0x1e848>
   2f964:	mov	r3, r1
   2f968:	mov	r2, #0
   2f96c:	b	2f980 <fputs@plt+0x1e80c>
   2f970:	add	r2, r2, #1
   2f974:	add	r3, r3, #24
   2f978:	cmp	r2, lr
   2f97c:	beq	2f9bc <fputs@plt+0x1e848>
   2f980:	ldr	ip, [r3, #4]
   2f984:	cmp	ip, r0
   2f988:	bne	2f970 <fputs@plt+0x1e7fc>
   2f98c:	ldrsh	ip, [r4, #32]
   2f990:	ldr	r7, [r3, #8]
   2f994:	cmp	r7, ip
   2f998:	bne	2f970 <fputs@plt+0x1e7fc>
   2f99c:	cmp	lr, r2
   2f9a0:	ble	2f9bc <fputs@plt+0x1e848>
   2f9a4:	str	r5, [r4, #40]	; 0x28
   2f9a8:	mvn	r3, #101	; 0x65
   2f9ac:	strb	r3, [r4]
   2f9b0:	strh	r2, [r4, #34]	; 0x22
   2f9b4:	mov	r0, #1
   2f9b8:	b	2f8e8 <fputs@plt+0x1e774>
   2f9bc:	ldr	r0, [r6]
   2f9c0:	add	r3, sp, #12
   2f9c4:	str	r3, [sp]
   2f9c8:	add	r3, r5, #32
   2f9cc:	mov	r2, #24
   2f9d0:	bl	2f7fc <fputs@plt+0x1e688>
   2f9d4:	str	r0, [r5, #28]
   2f9d8:	ldr	r2, [sp, #12]
   2f9dc:	cmp	r2, #0
   2f9e0:	blt	2f9a4 <fputs@plt+0x1e830>
   2f9e4:	add	r3, r2, r2, lsl #1
   2f9e8:	lsl	r3, r3, #3
   2f9ec:	add	r7, r0, r3
   2f9f0:	ldr	r1, [r4, #44]	; 0x2c
   2f9f4:	str	r1, [r0, r3]
   2f9f8:	ldr	r3, [r4, #28]
   2f9fc:	str	r3, [r7, #4]
   2fa00:	ldrsh	r3, [r4, #32]
   2fa04:	str	r3, [r7, #8]
   2fa08:	ldr	r3, [r6, #76]	; 0x4c
   2fa0c:	add	r3, r3, #1
   2fa10:	str	r3, [r6, #76]	; 0x4c
   2fa14:	str	r3, [r7, #16]
   2fa18:	mvn	r3, #0
   2fa1c:	str	r3, [r7, #12]
   2fa20:	str	r4, [r7, #20]
   2fa24:	ldr	r1, [r5, #24]
   2fa28:	cmp	r1, #0
   2fa2c:	beq	2fa98 <fputs@plt+0x1e924>
   2fa30:	ldr	r3, [r1, #4]
   2fa34:	ldr	lr, [r1]
   2fa38:	cmp	lr, #0
   2fa3c:	ble	2fa98 <fputs@plt+0x1e924>
   2fa40:	add	r3, r3, #20
   2fa44:	mov	r1, #0
   2fa48:	b	2fa5c <fputs@plt+0x1e8e8>
   2fa4c:	add	r1, r1, #1
   2fa50:	add	r3, r3, #20
   2fa54:	cmp	lr, r1
   2fa58:	beq	2fa98 <fputs@plt+0x1e924>
   2fa5c:	ldr	r0, [r3, #-20]	; 0xffffffec
   2fa60:	ldrb	ip, [r0]
   2fa64:	cmp	ip, #152	; 0x98
   2fa68:	bne	2fa4c <fputs@plt+0x1e8d8>
   2fa6c:	ldr	r6, [r0, #28]
   2fa70:	ldr	ip, [r4, #28]
   2fa74:	cmp	r6, ip
   2fa78:	bne	2fa4c <fputs@plt+0x1e8d8>
   2fa7c:	ldrsh	ip, [r0, #32]
   2fa80:	ldrsh	r0, [r4, #32]
   2fa84:	cmp	ip, r0
   2fa88:	bne	2fa4c <fputs@plt+0x1e8d8>
   2fa8c:	str	r1, [r7, #12]
   2fa90:	cmp	r1, #0
   2fa94:	bge	2f9a4 <fputs@plt+0x1e830>
   2fa98:	ldr	r3, [r5, #12]
   2fa9c:	add	r1, r3, #1
   2faa0:	str	r1, [r5, #12]
   2faa4:	str	r3, [r7, #12]
   2faa8:	b	2f9a4 <fputs@plt+0x1e830>
   2faac:	mov	r0, #1
   2fab0:	b	2f8e8 <fputs@plt+0x1e774>
   2fab4:	ldrh	r3, [r2, #28]
   2fab8:	tst	r3, #8
   2fabc:	movne	r0, #0
   2fac0:	bne	2f8e8 <fputs@plt+0x1e774>
   2fac4:	ldrb	r3, [r1, #38]	; 0x26
   2fac8:	ldr	r2, [r0, #16]
   2facc:	cmp	r2, r3
   2fad0:	movne	r0, #0
   2fad4:	bne	2f8e8 <fputs@plt+0x1e774>
   2fad8:	ldr	r9, [r5, #40]	; 0x28
   2fadc:	ldr	r8, [r5, #44]	; 0x2c
   2fae0:	cmp	r8, #0
   2fae4:	ble	2fb14 <fputs@plt+0x1e9a0>
   2fae8:	mov	r7, #0
   2faec:	mvn	sl, #0
   2faf0:	mov	r2, sl
   2faf4:	mov	r1, r4
   2faf8:	ldr	r0, [r9, r7, lsl #4]
   2fafc:	bl	1ec54 <fputs@plt+0xdae0>
   2fb00:	cmp	r0, #0
   2fb04:	beq	2fba8 <fputs@plt+0x1ea34>
   2fb08:	add	r7, r7, #1
   2fb0c:	cmp	r7, r8
   2fb10:	bne	2faf0 <fputs@plt+0x1e97c>
   2fb14:	ldr	r0, [r6]
   2fb18:	ldrb	r8, [r0, #66]	; 0x42
   2fb1c:	add	r3, sp, #12
   2fb20:	str	r3, [sp]
   2fb24:	add	r3, r5, #44	; 0x2c
   2fb28:	mov	r2, #16
   2fb2c:	mov	r1, r9
   2fb30:	bl	2f7fc <fputs@plt+0x1e688>
   2fb34:	str	r0, [r5, #40]	; 0x28
   2fb38:	ldr	r7, [sp, #12]
   2fb3c:	cmp	r7, #0
   2fb40:	blt	2fbb0 <fputs@plt+0x1ea3c>
   2fb44:	add	r9, r0, r7, lsl #4
   2fb48:	str	r4, [r0, r7, lsl #4]
   2fb4c:	ldr	r3, [r6, #76]	; 0x4c
   2fb50:	add	r3, r3, #1
   2fb54:	str	r3, [r6, #76]	; 0x4c
   2fb58:	str	r3, [r9, #8]
   2fb5c:	ldr	r0, [r6]
   2fb60:	ldr	r1, [r4, #8]
   2fb64:	ldr	r3, [r4, #20]
   2fb68:	cmp	r3, #0
   2fb6c:	ldrne	r2, [r3]
   2fb70:	moveq	r2, #0
   2fb74:	mov	r3, #0
   2fb78:	str	r3, [sp]
   2fb7c:	mov	r3, r8
   2fb80:	bl	27098 <fputs@plt+0x15f24>
   2fb84:	str	r0, [r9, #4]
   2fb88:	ldr	r3, [r4, #4]
   2fb8c:	tst	r3, #16
   2fb90:	ldrne	r3, [r6, #72]	; 0x48
   2fb94:	addne	r2, r3, #1
   2fb98:	strne	r2, [r6, #72]	; 0x48
   2fb9c:	mvneq	r3, #0
   2fba0:	str	r3, [r9, #12]
   2fba4:	b	2fbb0 <fputs@plt+0x1ea3c>
   2fba8:	cmp	r8, r7
   2fbac:	ble	2fb14 <fputs@plt+0x1e9a0>
   2fbb0:	strh	r7, [r4, #34]	; 0x22
   2fbb4:	str	r5, [r4, #40]	; 0x28
   2fbb8:	mov	r0, #1
   2fbbc:	b	2f8e8 <fputs@plt+0x1e774>
   2fbc0:	mov	r0, #1
   2fbc4:	b	2f8e8 <fputs@plt+0x1e774>
   2fbc8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2fbcc:	strd	r6, [sp, #8]
   2fbd0:	str	r8, [sp, #16]
   2fbd4:	str	lr, [sp, #20]
   2fbd8:	sub	sp, sp, #16
   2fbdc:	mov	r5, r0
   2fbe0:	mov	r8, r2
   2fbe4:	subs	r4, r1, #0
   2fbe8:	beq	2fc48 <fputs@plt+0x1ead4>
   2fbec:	mov	r3, r4
   2fbf0:	ldr	r1, [r3], #4
   2fbf4:	add	r2, sp, #12
   2fbf8:	str	r2, [sp]
   2fbfc:	mov	r2, #8
   2fc00:	mov	r0, r5
   2fc04:	bl	2f7fc <fputs@plt+0x1e688>
   2fc08:	mov	r6, r0
   2fc0c:	str	r0, [r4]
   2fc10:	ldr	r7, [sp, #12]
   2fc14:	cmp	r7, #0
   2fc18:	blt	2fc64 <fputs@plt+0x1eaf0>
   2fc1c:	mov	r1, r8
   2fc20:	mov	r0, r5
   2fc24:	bl	1e2a8 <fputs@plt+0xd134>
   2fc28:	str	r0, [r6, r7, lsl #3]
   2fc2c:	mov	r0, r4
   2fc30:	add	sp, sp, #16
   2fc34:	ldrd	r4, [sp]
   2fc38:	ldrd	r6, [sp, #8]
   2fc3c:	ldr	r8, [sp, #16]
   2fc40:	add	sp, sp, #20
   2fc44:	pop	{pc}		; (ldr pc, [sp], #4)
   2fc48:	mov	r2, #8
   2fc4c:	mov	r3, #0
   2fc50:	bl	1d294 <fputs@plt+0xc120>
   2fc54:	subs	r4, r0, #0
   2fc58:	bne	2fbec <fputs@plt+0x1ea78>
   2fc5c:	mov	r0, r4
   2fc60:	b	2fc30 <fputs@plt+0x1eabc>
   2fc64:	mov	r1, r4
   2fc68:	mov	r0, r5
   2fc6c:	bl	21b1c <fputs@plt+0x109a8>
   2fc70:	mov	r0, #0
   2fc74:	b	2fc30 <fputs@plt+0x1eabc>
   2fc78:	strd	r4, [sp, #-16]!
   2fc7c:	str	r6, [sp, #8]
   2fc80:	str	lr, [sp, #12]
   2fc84:	mov	r5, r2
   2fc88:	ldr	r6, [r0]
   2fc8c:	subs	r4, r1, #0
   2fc90:	beq	2fcec <fputs@plt+0x1eb78>
   2fc94:	ldr	r2, [r4]
   2fc98:	sub	r3, r2, #1
   2fc9c:	tst	r3, r2
   2fca0:	beq	2fd48 <fputs@plt+0x1ebd4>
   2fca4:	ldr	r0, [r4, #4]
   2fca8:	ldr	r3, [r4]
   2fcac:	add	r2, r3, #1
   2fcb0:	str	r2, [r4]
   2fcb4:	add	r3, r3, r3, lsl #2
   2fcb8:	lsl	r3, r3, #2
   2fcbc:	add	ip, r0, r3
   2fcc0:	mov	r2, #0
   2fcc4:	str	r2, [ip, #4]
   2fcc8:	str	r2, [ip, #8]
   2fccc:	str	r2, [ip, #12]
   2fcd0:	str	r2, [ip, #16]
   2fcd4:	str	r5, [r0, r3]
   2fcd8:	mov	r0, r4
   2fcdc:	ldrd	r4, [sp]
   2fce0:	ldr	r6, [sp, #8]
   2fce4:	add	sp, sp, #12
   2fce8:	pop	{pc}		; (ldr pc, [sp], #4)
   2fcec:	mov	r2, #8
   2fcf0:	mov	r3, #0
   2fcf4:	mov	r0, r6
   2fcf8:	bl	13ea0 <fputs@plt+0x2d2c>
   2fcfc:	subs	r4, r0, #0
   2fd00:	beq	2fd28 <fputs@plt+0x1ebb4>
   2fd04:	mov	r3, #0
   2fd08:	str	r3, [r4]
   2fd0c:	mov	r2, #20
   2fd10:	mov	r3, #0
   2fd14:	mov	r0, r6
   2fd18:	bl	13ea0 <fputs@plt+0x2d2c>
   2fd1c:	str	r0, [r4, #4]
   2fd20:	cmp	r0, #0
   2fd24:	bne	2fca4 <fputs@plt+0x1eb30>
   2fd28:	mov	r1, r5
   2fd2c:	mov	r0, r6
   2fd30:	bl	25c4c <fputs@plt+0x14ad8>
   2fd34:	mov	r1, r4
   2fd38:	mov	r0, r6
   2fd3c:	bl	25cf8 <fputs@plt+0x14b84>
   2fd40:	mov	r0, #0
   2fd44:	b	2fcdc <fputs@plt+0x1eb68>
   2fd48:	add	r2, r2, r2, lsl #2
   2fd4c:	lsl	r2, r2, #3
   2fd50:	mov	r3, #0
   2fd54:	ldr	r1, [r4, #4]
   2fd58:	mov	r0, r6
   2fd5c:	bl	2bcb8 <fputs@plt+0x1ab44>
   2fd60:	cmp	r0, #0
   2fd64:	beq	2fd28 <fputs@plt+0x1ebb4>
   2fd68:	str	r0, [r4, #4]
   2fd6c:	b	2fca4 <fputs@plt+0x1eb30>
   2fd70:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2fd74:	strd	r6, [sp, #8]
   2fd78:	str	r8, [sp, #16]
   2fd7c:	str	lr, [sp, #20]
   2fd80:	mov	r4, r0
   2fd84:	mov	r6, r2
   2fd88:	mov	r5, r3
   2fd8c:	ldr	r7, [r0, #324]	; 0x144
   2fd90:	mov	r2, #0
   2fd94:	ldr	r0, [r0]
   2fd98:	bl	228ec <fputs@plt+0x11778>
   2fd9c:	mov	r2, r0
   2fda0:	mov	r1, r7
   2fda4:	mov	r0, r4
   2fda8:	bl	2fc78 <fputs@plt+0x1eb04>
   2fdac:	cmp	r0, #0
   2fdb0:	beq	2fddc <fputs@plt+0x1ec68>
   2fdb4:	ldr	r3, [r0]
   2fdb8:	add	r3, r3, r3, lsl #2
   2fdbc:	lsl	r3, r3, #2
   2fdc0:	sub	r3, r3, #20
   2fdc4:	ldr	r2, [r0, #4]
   2fdc8:	add	r3, r2, r3
   2fdcc:	str	r6, [r3, #16]
   2fdd0:	ldrb	r2, [r3, #13]
   2fdd4:	bfi	r2, r5, #2, #1
   2fdd8:	strb	r2, [r3, #13]
   2fddc:	str	r0, [r4, #324]	; 0x144
   2fde0:	ldrd	r4, [sp]
   2fde4:	ldrd	r6, [sp, #8]
   2fde8:	ldr	r8, [sp, #16]
   2fdec:	add	sp, sp, #20
   2fdf0:	pop	{pc}		; (ldr pc, [sp], #4)
   2fdf4:	strd	r4, [sp, #-16]!
   2fdf8:	str	r6, [sp, #8]
   2fdfc:	str	lr, [sp, #12]
   2fe00:	mov	r4, r0
   2fe04:	ldr	r5, [r0, #488]	; 0x1e8
   2fe08:	ldr	r0, [r0]
   2fe0c:	cmp	r5, #0
   2fe10:	beq	2fe40 <fputs@plt+0x1eccc>
   2fe14:	ldrb	r3, [r4, #454]	; 0x1c6
   2fe18:	cmp	r3, #0
   2fe1c:	bne	2fe40 <fputs@plt+0x1eccc>
   2fe20:	ldrb	r2, [r0, #148]	; 0x94
   2fe24:	ldr	r3, [r0, #16]
   2fe28:	add	r3, r3, r2, lsl #4
   2fe2c:	ldr	r3, [r3, #4]
   2fe30:	ldr	r3, [r3, #4]
   2fe34:	ldrh	r3, [r3, #22]
   2fe38:	tst	r3, #1
   2fe3c:	beq	2fe54 <fputs@plt+0x1ece0>
   2fe40:	bl	25c4c <fputs@plt+0x14ad8>
   2fe44:	ldrd	r4, [sp]
   2fe48:	ldr	r6, [sp, #8]
   2fe4c:	add	sp, sp, #12
   2fe50:	pop	{pc}		; (ldr pc, [sp], #4)
   2fe54:	mov	r2, r1
   2fe58:	ldr	r1, [r5, #24]
   2fe5c:	mov	r0, r4
   2fe60:	bl	2fc78 <fputs@plt+0x1eb04>
   2fe64:	str	r0, [r5, #24]
   2fe68:	ldr	r3, [r4, #332]	; 0x14c
   2fe6c:	cmp	r3, #0
   2fe70:	beq	2fe44 <fputs@plt+0x1ecd0>
   2fe74:	mov	r3, #1
   2fe78:	add	r2, r4, #328	; 0x148
   2fe7c:	mov	r1, r0
   2fe80:	mov	r0, r4
   2fe84:	bl	1e37c <fputs@plt+0xd208>
   2fe88:	b	2fe44 <fputs@plt+0x1ecd0>
   2fe8c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   2fe90:	strd	r6, [sp, #8]
   2fe94:	strd	r8, [sp, #16]
   2fe98:	str	lr, [sp, #24]
   2fe9c:	sub	sp, sp, #76	; 0x4c
   2fea0:	mov	r8, r0
   2fea4:	mov	r7, r1
   2fea8:	mov	r6, r2
   2feac:	mov	r9, r3
   2feb0:	ldr	r5, [r0]
   2feb4:	mov	r2, #68	; 0x44
   2feb8:	mov	r3, #0
   2febc:	mov	r0, r5
   2fec0:	bl	13ea0 <fputs@plt+0x2d2c>
   2fec4:	subs	r4, r0, #0
   2fec8:	addeq	r4, sp, #4
   2fecc:	cmp	r7, #0
   2fed0:	beq	2ff74 <fputs@plt+0x1ee00>
   2fed4:	str	r7, [r4]
   2fed8:	mov	r3, #119	; 0x77
   2fedc:	strb	r3, [r4, #4]
   2fee0:	ldr	r3, [sp, #116]	; 0x74
   2fee4:	str	r3, [r4, #8]
   2fee8:	mov	r3, #0
   2feec:	str	r3, [r4, #12]
   2fef0:	str	r3, [r4, #16]
   2fef4:	mvn	r2, #0
   2fef8:	str	r2, [r4, #20]
   2fefc:	str	r2, [r4, #24]
   2ff00:	strh	r3, [r4, #6]
   2ff04:	cmp	r6, r3
   2ff08:	beq	2ff9c <fputs@plt+0x1ee28>
   2ff0c:	str	r6, [r4, #28]
   2ff10:	str	r9, [r4, #32]
   2ff14:	ldr	r3, [sp, #104]	; 0x68
   2ff18:	str	r3, [r4, #36]	; 0x24
   2ff1c:	ldr	r3, [sp, #108]	; 0x6c
   2ff20:	str	r3, [r4, #40]	; 0x28
   2ff24:	ldr	r3, [sp, #112]	; 0x70
   2ff28:	str	r3, [r4, #44]	; 0x2c
   2ff2c:	mov	r3, #0
   2ff30:	str	r3, [r4, #48]	; 0x30
   2ff34:	str	r3, [r4, #52]	; 0x34
   2ff38:	ldr	r2, [sp, #120]	; 0x78
   2ff3c:	str	r2, [r4, #56]	; 0x38
   2ff40:	ldr	r2, [sp, #124]	; 0x7c
   2ff44:	str	r2, [r4, #60]	; 0x3c
   2ff48:	str	r3, [r4, #64]	; 0x40
   2ff4c:	ldrb	r3, [r5, #69]	; 0x45
   2ff50:	cmp	r3, #0
   2ff54:	bne	2ffb4 <fputs@plt+0x1ee40>
   2ff58:	mov	r0, r4
   2ff5c:	add	sp, sp, #76	; 0x4c
   2ff60:	ldrd	r4, [sp]
   2ff64:	ldrd	r6, [sp, #8]
   2ff68:	ldrd	r8, [sp, #16]
   2ff6c:	add	sp, sp, #24
   2ff70:	pop	{pc}		; (ldr pc, [sp], #4)
   2ff74:	mov	r2, #0
   2ff78:	mov	r1, #158	; 0x9e
   2ff7c:	mov	r0, r5
   2ff80:	bl	1e67c <fputs@plt+0xd508>
   2ff84:	mov	r2, r0
   2ff88:	mov	r1, #0
   2ff8c:	mov	r0, r8
   2ff90:	bl	2fc78 <fputs@plt+0x1eb04>
   2ff94:	mov	r7, r0
   2ff98:	b	2fed4 <fputs@plt+0x1ed60>
   2ff9c:	mov	r2, #80	; 0x50
   2ffa0:	mov	r3, #0
   2ffa4:	mov	r0, r5
   2ffa8:	bl	1d294 <fputs@plt+0xc120>
   2ffac:	mov	r6, r0
   2ffb0:	b	2ff0c <fputs@plt+0x1ed98>
   2ffb4:	add	r2, sp, #4
   2ffb8:	subs	r2, r4, r2
   2ffbc:	movne	r2, #1
   2ffc0:	mov	r1, r4
   2ffc4:	mov	r0, r5
   2ffc8:	bl	25b5c <fputs@plt+0x149e8>
   2ffcc:	mov	r4, #0
   2ffd0:	b	2ff58 <fputs@plt+0x1ede4>
   2ffd4:	strd	r4, [sp, #-16]!
   2ffd8:	str	r6, [sp, #8]
   2ffdc:	str	lr, [sp, #12]
   2ffe0:	ldr	r2, [r0, #316]	; 0x13c
   2ffe4:	movw	r4, #26215	; 0x6667
   2ffe8:	movt	r4, #26214	; 0x6666
   2ffec:	smull	r3, r4, r4, r2
   2fff0:	asr	r3, r2, #31
   2fff4:	rsb	r4, r3, r4, asr #1
   2fff8:	add	r4, r4, r4, lsl #2
   2fffc:	subs	r4, r2, r4
   30000:	movne	r4, #0
   30004:	beq	3001c <fputs@plt+0x1eea8>
   30008:	mov	r0, r4
   3000c:	ldrd	r4, [sp]
   30010:	ldr	r6, [sp, #8]
   30014:	add	sp, sp, #12
   30018:	pop	{pc}		; (ldr pc, [sp], #4)
   3001c:	mov	r5, r0
   30020:	add	r2, r2, #5
   30024:	lsl	r2, r2, #2
   30028:	asr	r3, r2, #31
   3002c:	ldr	r1, [r0, #340]	; 0x154
   30030:	bl	2bcb8 <fputs@plt+0x1ab44>
   30034:	cmp	r0, #0
   30038:	moveq	r4, #7
   3003c:	beq	30008 <fputs@plt+0x1ee94>
   30040:	ldr	r1, [r5, #316]	; 0x13c
   30044:	add	r2, r0, r1, lsl #2
   30048:	mov	r3, #0
   3004c:	str	r3, [r0, r1, lsl #2]
   30050:	str	r3, [r2, #4]
   30054:	str	r3, [r2, #8]
   30058:	str	r3, [r2, #12]
   3005c:	str	r3, [r2, #16]
   30060:	str	r0, [r5, #340]	; 0x154
   30064:	b	30008 <fputs@plt+0x1ee94>
   30068:	ldrb	ip, [r0, #24]
   3006c:	cmp	ip, #0
   30070:	bne	301e4 <fputs@plt+0x1f070>
   30074:	strd	r4, [sp, #-32]!	; 0xffffffe0
   30078:	strd	r6, [sp, #8]
   3007c:	strd	r8, [sp, #16]
   30080:	str	sl, [sp, #24]
   30084:	str	lr, [sp, #28]
   30088:	mov	r4, r0
   3008c:	ldr	lr, [r0, #20]
   30090:	cmp	lr, #0
   30094:	beq	30164 <fputs@plt+0x1eff0>
   30098:	ldrb	r0, [r0, #25]
   3009c:	tst	r0, #4
   300a0:	ldrne	ip, [r4, #8]
   300a4:	moveq	ip, #0
   300a8:	mov	r5, r1
   300ac:	ldr	r6, [r4, #12]
   300b0:	mov	r7, #0
   300b4:	add	r1, r1, #1
   300b8:	adds	r8, r6, r1
   300bc:	adc	r9, r7, r1, asr #31
   300c0:	adds	r2, r6, r8
   300c4:	adc	r3, r7, r9
   300c8:	mov	r7, #0
   300cc:	cmp	lr, r2
   300d0:	sbcs	r1, r7, r3
   300d4:	bge	300e8 <fputs@plt+0x1ef74>
   300d8:	cmp	lr, r8
   300dc:	sbcs	r3, r7, r9
   300e0:	movge	r2, r8
   300e4:	blt	30188 <fputs@plt+0x1f014>
   300e8:	str	r2, [r4, #16]
   300ec:	ldr	r0, [r4]
   300f0:	cmp	r0, #0
   300f4:	beq	301a4 <fputs@plt+0x1f030>
   300f8:	mov	r3, #0
   300fc:	mov	r1, ip
   30100:	bl	2bcb8 <fputs@plt+0x1ab44>
   30104:	mov	r6, r0
   30108:	cmp	r6, #0
   3010c:	beq	301c8 <fputs@plt+0x1f054>
   30110:	ldrb	r3, [r4, #25]
   30114:	tst	r3, #4
   30118:	bne	30128 <fputs@plt+0x1efb4>
   3011c:	ldr	r2, [r4, #12]
   30120:	cmp	r2, #0
   30124:	bne	301b8 <fputs@plt+0x1f044>
   30128:	str	r6, [r4, #8]
   3012c:	mov	r1, r6
   30130:	ldr	r0, [r4]
   30134:	bl	13da0 <fputs@plt+0x2c2c>
   30138:	str	r0, [r4, #16]
   3013c:	ldrb	r3, [r4, #25]
   30140:	orr	r3, r3, #4
   30144:	strb	r3, [r4, #25]
   30148:	mov	r0, r5
   3014c:	ldrd	r4, [sp]
   30150:	ldrd	r6, [sp, #8]
   30154:	ldrd	r8, [sp, #16]
   30158:	ldr	sl, [sp, #24]
   3015c:	add	sp, sp, #28
   30160:	pop	{pc}		; (ldr pc, [sp], #4)
   30164:	ldr	r0, [r0, #16]
   30168:	sub	r0, r0, #1
   3016c:	ldr	r1, [r4, #12]
   30170:	sub	r0, r0, r1
   30174:	mov	r3, #2
   30178:	strb	r3, [r4, #24]
   3017c:	mov	r3, #0
   30180:	str	r3, [r4, #16]
   30184:	b	3014c <fputs@plt+0x1efd8>
   30188:	mov	r0, r4
   3018c:	bl	21568 <fputs@plt+0x103f4>
   30190:	mov	r3, #2
   30194:	strb	r3, [r4, #24]
   30198:	mov	r0, #0
   3019c:	str	r0, [r4, #16]
   301a0:	b	3014c <fputs@plt+0x1efd8>
   301a4:	mov	r3, #0
   301a8:	mov	r0, ip
   301ac:	bl	2bbcc <fputs@plt+0x1aa58>
   301b0:	mov	r6, r0
   301b4:	b	30108 <fputs@plt+0x1ef94>
   301b8:	ldr	r1, [r4, #8]
   301bc:	mov	r0, r6
   301c0:	bl	10fdc <memcpy@plt>
   301c4:	b	30128 <fputs@plt+0x1efb4>
   301c8:	mov	r0, r4
   301cc:	bl	21568 <fputs@plt+0x103f4>
   301d0:	mov	r3, #1
   301d4:	strb	r3, [r4, #24]
   301d8:	mov	r0, #0
   301dc:	str	r0, [r4, #16]
   301e0:	b	3014c <fputs@plt+0x1efd8>
   301e4:	mov	r0, #0
   301e8:	bx	lr
   301ec:	strd	r4, [sp, #-16]!
   301f0:	str	r6, [sp, #8]
   301f4:	str	lr, [sp, #12]
   301f8:	mov	r4, r0
   301fc:	mov	r6, r1
   30200:	mov	r1, r2
   30204:	bl	30068 <fputs@plt+0x1eef4>
   30208:	subs	r5, r0, #0
   3020c:	bgt	30220 <fputs@plt+0x1f0ac>
   30210:	ldrd	r4, [sp]
   30214:	ldr	r6, [sp, #8]
   30218:	add	sp, sp, #12
   3021c:	pop	{pc}		; (ldr pc, [sp], #4)
   30220:	ldr	r0, [r4, #8]
   30224:	ldr	r3, [r4, #12]
   30228:	mov	r2, r5
   3022c:	mov	r1, r6
   30230:	add	r0, r0, r3
   30234:	bl	10fdc <memcpy@plt>
   30238:	ldr	r3, [r4, #12]
   3023c:	add	r5, r3, r5
   30240:	str	r5, [r4, #12]
   30244:	b	30210 <fputs@plt+0x1f09c>
   30248:	str	r4, [sp, #-8]!
   3024c:	str	lr, [sp, #4]
   30250:	ldr	r3, [r0, #12]
   30254:	add	ip, r3, r2
   30258:	ldr	lr, [r0, #16]
   3025c:	cmp	ip, lr
   30260:	bcc	30274 <fputs@plt+0x1f100>
   30264:	bl	301ec <fputs@plt+0x1f078>
   30268:	ldr	r4, [sp]
   3026c:	add	sp, sp, #4
   30270:	pop	{pc}		; (ldr pc, [sp], #4)
   30274:	str	ip, [r0, #12]
   30278:	ldr	r0, [r0, #8]
   3027c:	add	r0, r0, r3
   30280:	bl	10fdc <memcpy@plt>
   30284:	b	30268 <fputs@plt+0x1f0f4>
   30288:	strd	r4, [sp, #-16]!
   3028c:	str	r6, [sp, #8]
   30290:	str	lr, [sp, #12]
   30294:	mov	r5, r0
   30298:	mov	r4, r1
   3029c:	mov	r0, r1
   302a0:	bl	1c2f8 <fputs@plt+0xb184>
   302a4:	mov	r2, r0
   302a8:	mov	r1, r4
   302ac:	mov	r0, r5
   302b0:	bl	30248 <fputs@plt+0x1f0d4>
   302b4:	ldrd	r4, [sp]
   302b8:	ldr	r6, [sp, #8]
   302bc:	add	sp, sp, #12
   302c0:	pop	{pc}		; (ldr pc, [sp], #4)
   302c4:	strd	r4, [sp, #-16]!
   302c8:	str	r6, [sp, #8]
   302cc:	str	lr, [sp, #12]
   302d0:	mov	r4, r0
   302d4:	mov	r6, r2
   302d8:	mov	r5, r3
   302dc:	cmp	r1, #0
   302e0:	bne	30324 <fputs@plt+0x1f1b0>
   302e4:	mov	r1, r6
   302e8:	mov	r0, r4
   302ec:	bl	30288 <fputs@plt+0x1f114>
   302f0:	mov	r2, #1
   302f4:	mov	r1, r5
   302f8:	mov	r0, r4
   302fc:	bl	30248 <fputs@plt+0x1f0d4>
   30300:	mov	r2, #1
   30304:	movw	r1, #47756	; 0xba8c
   30308:	movt	r1, #8
   3030c:	mov	r0, r4
   30310:	bl	30248 <fputs@plt+0x1f0d4>
   30314:	ldrd	r4, [sp]
   30318:	ldr	r6, [sp, #8]
   3031c:	add	sp, sp, #12
   30320:	pop	{pc}		; (ldr pc, [sp], #4)
   30324:	mov	r2, #5
   30328:	movw	r1, #47748	; 0xba84
   3032c:	movt	r1, #8
   30330:	bl	30248 <fputs@plt+0x1f0d4>
   30334:	b	302e4 <fputs@plt+0x1f170>
   30338:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3033c:	strd	r6, [sp, #8]
   30340:	str	r8, [sp, #16]
   30344:	str	lr, [sp, #20]
   30348:	mov	r4, r0
   3034c:	mov	ip, r1
   30350:	mov	r5, r2
   30354:	ldr	r3, [r0, #12]
   30358:	asr	r7, r1, #31
   3035c:	adds	r0, r1, r3
   30360:	adc	r1, r7, #0
   30364:	ldr	r2, [r4, #16]
   30368:	mov	r3, #0
   3036c:	cmp	r0, r2
   30370:	sbcs	r3, r1, r3
   30374:	bge	30388 <fputs@plt+0x1f214>
   30378:	sub	r0, ip, #1
   3037c:	cmp	ip, #0
   30380:	bgt	303a8 <fputs@plt+0x1f234>
   30384:	b	303c8 <fputs@plt+0x1f254>
   30388:	mov	r1, ip
   3038c:	mov	r0, r4
   30390:	bl	30068 <fputs@plt+0x1eef4>
   30394:	cmp	r0, #0
   30398:	subgt	r0, r0, #1
   3039c:	bgt	303a8 <fputs@plt+0x1f234>
   303a0:	b	303c8 <fputs@plt+0x1f254>
   303a4:	mov	r0, r3
   303a8:	ldr	r2, [r4, #8]
   303ac:	ldr	r3, [r4, #12]
   303b0:	add	r1, r3, #1
   303b4:	str	r1, [r4, #12]
   303b8:	strb	r5, [r2, r3]
   303bc:	sub	r3, r0, #1
   303c0:	cmp	r0, #0
   303c4:	bgt	303a4 <fputs@plt+0x1f230>
   303c8:	ldrd	r4, [sp]
   303cc:	ldrd	r6, [sp, #8]
   303d0:	ldr	r8, [sp, #16]
   303d4:	add	sp, sp, #20
   303d8:	pop	{pc}		; (ldr pc, [sp], #4)
   303dc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   303e0:	strd	r6, [sp, #8]
   303e4:	strd	r8, [sp, #16]
   303e8:	strd	sl, [sp, #24]
   303ec:	str	lr, [sp, #32]
   303f0:	vpush	{d8-d14}
   303f4:	sub	sp, sp, #132	; 0x84
   303f8:	str	r0, [sp, #16]
   303fc:	mov	r4, r1
   30400:	str	r2, [sp, #20]
   30404:	ldrb	r3, [r0, #25]
   30408:	str	r3, [sp, #32]
   3040c:	cmp	r3, #0
   30410:	beq	3187c <fputs@plt+0x20708>
   30414:	ands	r3, r3, #2
   30418:	moveq	r2, #0
   3041c:	streq	r2, [sp, #48]	; 0x30
   30420:	beq	30430 <fputs@plt+0x1f2bc>
   30424:	ldr	r1, [r2], #4
   30428:	str	r1, [sp, #48]	; 0x30
   3042c:	str	r2, [sp, #20]
   30430:	ldr	r2, [sp, #32]
   30434:	and	r2, r2, #1
   30438:	str	r2, [sp, #36]	; 0x24
   3043c:	str	r3, [sp, #32]
   30440:	ldrb	r3, [r4]
   30444:	cmp	r3, #0
   30448:	beq	305d8 <fputs@plt+0x1f464>
   3044c:	mov	r9, #0
   30450:	vldr	d11, [pc, #904]	; 307e0 <fputs@plt+0x1f66c>
   30454:	vldr	d10, [pc, #908]	; 307e8 <fputs@plt+0x1f674>
   30458:	vldr	d14, [pc, #912]	; 307f0 <fputs@plt+0x1f67c>
   3045c:	vldr	d12, [pc, #916]	; 307f8 <fputs@plt+0x1f684>
   30460:	vldr	d13, [pc, #920]	; 30800 <fputs@plt+0x1f68c>
   30464:	b	31844 <fputs@plt+0x206d0>
   30468:	mov	r5, r4
   3046c:	ldrb	r3, [r5, #1]!
   30470:	cmp	r3, #0
   30474:	cmpne	r3, #37	; 0x25
   30478:	bne	3046c <fputs@plt+0x1f2f8>
   3047c:	sub	r2, r5, r4
   30480:	mov	r1, r4
   30484:	ldr	r0, [sp, #16]
   30488:	bl	30248 <fputs@plt+0x1f0d4>
   3048c:	ldrb	r3, [r5]
   30490:	cmp	r3, #0
   30494:	beq	305d8 <fputs@plt+0x1f464>
   30498:	mov	r9, r4
   3049c:	mov	r4, r5
   304a0:	b	3184c <fputs@plt+0x206d8>
   304a4:	mov	r2, #1
   304a8:	movw	r1, #47772	; 0xba9c
   304ac:	movt	r1, #8
   304b0:	ldr	r0, [sp, #16]
   304b4:	bl	30248 <fputs@plt+0x1f0d4>
   304b8:	b	305d8 <fputs@plt+0x1f464>
   304bc:	mov	r7, r1
   304c0:	b	304f0 <fputs@plt+0x1f37c>
   304c4:	mov	r3, #1
   304c8:	str	r3, [sp, #8]
   304cc:	b	304f0 <fputs@plt+0x1f37c>
   304d0:	mov	r3, #1
   304d4:	str	r3, [sp, #4]
   304d8:	b	304f0 <fputs@plt+0x1f37c>
   304dc:	str	r1, [sp, #12]
   304e0:	b	304f0 <fputs@plt+0x1f37c>
   304e4:	mov	sl, r1
   304e8:	b	304f0 <fputs@plt+0x1f37c>
   304ec:	str	r1, [sp]
   304f0:	ldrb	r3, [r6, #1]!
   304f4:	cmp	r3, #0
   304f8:	beq	30550 <fputs@plt+0x1f3dc>
   304fc:	sub	r2, r3, #32
   30500:	cmp	r2, #16
   30504:	ldrls	pc, [pc, r2, lsl #2]
   30508:	b	30560 <fputs@plt+0x1f3ec>
   3050c:	andeq	r0, r3, r4, asr #9
   30510:	ldrdeq	r0, [r3], -ip
   30514:	andeq	r0, r3, r0, ror #10
   30518:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   3051c:	andeq	r0, r3, r0, ror #10
   30520:	andeq	r0, r3, r0, ror #10
   30524:	andeq	r0, r3, r0, ror #10
   30528:	andeq	r0, r3, r0, ror #10
   3052c:	andeq	r0, r3, r0, ror #10
   30530:	andeq	r0, r3, r0, ror #10
   30534:	andeq	r0, r3, r0, ror #10
   30538:			; <UNDEFINED> instruction: 0x000304bc
   3053c:	andeq	r0, r3, r0, ror #10
   30540:	andeq	r0, r3, ip, ror #9
   30544:	andeq	r0, r3, r0, ror #10
   30548:	andeq	r0, r3, r0, ror #10
   3054c:	andeq	r0, r3, r4, ror #9
   30550:	mov	r2, #0
   30554:	bic	fp, r2, #-2147483648	; 0x80000000
   30558:	mov	r5, r6
   3055c:	b	30590 <fputs@plt+0x1f41c>
   30560:	cmp	r3, #42	; 0x2a
   30564:	bne	305f8 <fputs@plt+0x1f484>
   30568:	ldr	r3, [sp, #32]
   3056c:	cmp	r3, #0
   30570:	bne	30634 <fputs@plt+0x1f4c0>
   30574:	ldr	r3, [sp, #20]
   30578:	ldr	fp, [r3], #4
   3057c:	str	r3, [sp, #20]
   30580:	cmp	fp, #0
   30584:	blt	30644 <fputs@plt+0x1f4d0>
   30588:	add	r5, r6, #1
   3058c:	ldrb	r3, [r6, #1]
   30590:	cmp	r3, #46	; 0x2e
   30594:	mvnne	r8, #0
   30598:	beq	3066c <fputs@plt+0x1f4f8>
   3059c:	cmp	r3, #108	; 0x6c
   305a0:	movne	r0, #0
   305a4:	movne	ip, r0
   305a8:	beq	3071c <fputs@plt+0x1f5a8>
   305ac:	cmp	r3, #100	; 0x64
   305b0:	beq	3074c <fputs@plt+0x1f5d8>
   305b4:	ldr	r2, [pc, #588]	; 30808 <fputs@plt+0x1f694>
   305b8:	mov	r4, #1
   305bc:	ldrb	r1, [r2, #6]
   305c0:	cmp	r1, r3
   305c4:	beq	30750 <fputs@plt+0x1f5dc>
   305c8:	add	r4, r4, #1
   305cc:	add	r2, r2, #6
   305d0:	cmp	r4, #23
   305d4:	bne	305bc <fputs@plt+0x1f448>
   305d8:	add	sp, sp, #132	; 0x84
   305dc:	vpop	{d8-d14}
   305e0:	ldrd	r4, [sp]
   305e4:	ldrd	r6, [sp, #8]
   305e8:	ldrd	r8, [sp, #16]
   305ec:	ldrd	sl, [sp, #24]
   305f0:	add	sp, sp, #32
   305f4:	pop	{pc}		; (ldr pc, [sp], #4)
   305f8:	mov	r1, r3
   305fc:	sub	r2, r3, #48	; 0x30
   30600:	cmp	r2, #9
   30604:	movhi	r2, #0
   30608:	bhi	30554 <fputs@plt+0x1f3e0>
   3060c:	mov	r2, #0
   30610:	add	r2, r2, r2, lsl #2
   30614:	add	r1, r1, r2, lsl #1
   30618:	sub	r2, r1, #48	; 0x30
   3061c:	ldrb	r1, [r6, #1]!
   30620:	mov	r3, r1
   30624:	sub	r0, r1, #48	; 0x30
   30628:	cmp	r0, #9
   3062c:	bls	30610 <fputs@plt+0x1f49c>
   30630:	b	30554 <fputs@plt+0x1f3e0>
   30634:	ldr	r0, [sp, #48]	; 0x30
   30638:	bl	1fcc8 <fputs@plt+0xeb54>
   3063c:	mov	fp, r0
   30640:	b	30580 <fputs@plt+0x1f40c>
   30644:	cmp	fp, #-2147483648	; 0x80000000
   30648:	beq	3065c <fputs@plt+0x1f4e8>
   3064c:	rsb	fp, fp, #0
   30650:	mov	r3, #1
   30654:	str	r3, [sp]
   30658:	b	30588 <fputs@plt+0x1f414>
   3065c:	mov	r3, #1
   30660:	str	r3, [sp]
   30664:	mov	fp, #0
   30668:	b	30588 <fputs@plt+0x1f414>
   3066c:	ldrb	r2, [r5, #1]
   30670:	mov	r3, r2
   30674:	cmp	r2, #42	; 0x2a
   30678:	bne	306bc <fputs@plt+0x1f548>
   3067c:	ldr	r3, [sp, #32]
   30680:	cmp	r3, #0
   30684:	bne	30700 <fputs@plt+0x1f58c>
   30688:	ldr	r3, [sp, #20]
   3068c:	ldr	r8, [r3], #4
   30690:	str	r3, [sp, #20]
   30694:	add	r2, r5, #2
   30698:	ldrb	r3, [r5, #2]
   3069c:	cmp	r8, #0
   306a0:	movge	r5, r2
   306a4:	bge	3059c <fputs@plt+0x1f428>
   306a8:	cmp	r8, #-2147483648	; 0x80000000
   306ac:	beq	30710 <fputs@plt+0x1f59c>
   306b0:	rsb	r8, r8, #0
   306b4:	mov	r5, r2
   306b8:	b	3059c <fputs@plt+0x1f428>
   306bc:	add	r5, r5, #1
   306c0:	mov	r1, r2
   306c4:	sub	r2, r2, #48	; 0x30
   306c8:	cmp	r2, #9
   306cc:	movhi	r2, #0
   306d0:	bhi	306f8 <fputs@plt+0x1f584>
   306d4:	mov	r2, #0
   306d8:	add	r2, r2, r2, lsl #2
   306dc:	add	r1, r1, r2, lsl #1
   306e0:	sub	r2, r1, #48	; 0x30
   306e4:	ldrb	r1, [r5, #1]!
   306e8:	mov	r3, r1
   306ec:	sub	r0, r1, #48	; 0x30
   306f0:	cmp	r0, #9
   306f4:	bls	306d8 <fputs@plt+0x1f564>
   306f8:	bic	r8, r2, #-2147483648	; 0x80000000
   306fc:	b	3059c <fputs@plt+0x1f428>
   30700:	ldr	r0, [sp, #48]	; 0x30
   30704:	bl	1fcc8 <fputs@plt+0xeb54>
   30708:	mov	r8, r0
   3070c:	b	30694 <fputs@plt+0x1f520>
   30710:	mov	r5, r2
   30714:	mvn	r8, #0
   30718:	b	3059c <fputs@plt+0x1f428>
   3071c:	ldrb	r3, [r5, #1]
   30720:	cmp	r3, #108	; 0x6c
   30724:	beq	30738 <fputs@plt+0x1f5c4>
   30728:	add	r5, r5, #1
   3072c:	mov	r0, #0
   30730:	mov	ip, #1
   30734:	b	305ac <fputs@plt+0x1f438>
   30738:	ldrb	r3, [r5, #2]
   3073c:	add	r5, r5, #2
   30740:	mov	r0, #1
   30744:	mov	ip, r0
   30748:	b	305ac <fputs@plt+0x1f438>
   3074c:	mov	r4, #0
   30750:	ldr	r3, [sp, #36]	; 0x24
   30754:	cmp	r3, #0
   30758:	bne	30778 <fputs@plt+0x1f604>
   3075c:	movw	r3, #32968	; 0x80c8
   30760:	movt	r3, #8
   30764:	add	r2, r4, r4, lsl #1
   30768:	add	r3, r3, r2, lsl #1
   3076c:	ldrb	r3, [r3, #3282]	; 0xcd2
   30770:	tst	r3, #2
   30774:	bne	305d8 <fputs@plt+0x1f464>
   30778:	movw	r3, #32968	; 0x80c8
   3077c:	movt	r3, #8
   30780:	add	r2, r4, r4, lsl #1
   30784:	add	r3, r3, r2, lsl #1
   30788:	ldrb	r3, [r3, #3283]	; 0xcd3
   3078c:	str	r3, [sp, #24]
   30790:	sub	r3, r3, #1
   30794:	cmp	r3, #15
   30798:	ldrls	pc, [pc, r3, lsl #2]
   3079c:	b	305d8 <fputs@plt+0x1f464>
   307a0:	andeq	r0, r3, r4, lsl r8
   307a4:	andeq	r0, r3, ip, lsl ip
   307a8:	andeq	r0, r3, ip, lsl ip
   307ac:	andeq	r0, r3, ip, lsl ip
   307b0:			; <UNDEFINED> instruction: 0x000313b8
   307b4:	andeq	r1, r3, r4, lsr #9
   307b8:	andeq	r1, r3, r4, lsr #9
   307bc:	andeq	r1, r3, ip, ror #7
   307c0:	andeq	r1, r3, r8, lsl #8
   307c4:	andeq	r1, r3, r4, asr r5
   307c8:	andeq	r1, r3, r4, asr r5
   307cc:	andeq	r1, r3, r8, ror #13
   307d0:	andeq	r1, r3, ip, lsr r7
   307d4:	andeq	r0, r3, ip, lsl #16
   307d8:	andeq	r1, r3, r4, asr r5
   307dc:	andeq	r0, r3, r4, lsl r8
   307e0:	andeq	r0, r0, r0
   307e4:	eormi	r0, r4, r0
   307e8:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   307ec:	svccc	0x00b99999
   307f0:	ldrcs	ip, [r4, #893]	; 0x37d
   307f4:	ldrtpl	r4, [r2], #2477	; 0x9ad
   307f8:	andcs	r0, r0, r0
   307fc:	andmi	sl, r2, #95	; 0x5f
   30800:	eors	r8, r0, #14848	; 0x3a00
   30804:	vmlacc.f16	s15, s11, s28	; <UNPREDICTABLE>
   30808:	muleq	r8, r8, sp
   3080c:	mov	r0, #0
   30810:	mov	ip, #1
   30814:	movw	r3, #32968	; 0x80c8
   30818:	movt	r3, #8
   3081c:	add	r2, r4, r4, lsl #1
   30820:	add	r3, r3, r2, lsl #1
   30824:	ldrb	r3, [r3, #3282]	; 0xcd2
   30828:	ands	r3, r3, #1
   3082c:	str	r3, [sp, #12]
   30830:	beq	308f4 <fputs@plt+0x1f780>
   30834:	ldr	r3, [sp, #32]
   30838:	cmp	r3, #0
   3083c:	bne	30890 <fputs@plt+0x1f71c>
   30840:	cmp	r0, #0
   30844:	beq	3089c <fputs@plt+0x1f728>
   30848:	ldr	r3, [sp, #20]
   3084c:	add	r3, r3, #7
   30850:	bic	r3, r3, #7
   30854:	ldrd	r0, [r3], #8
   30858:	str	r3, [sp, #20]
   3085c:	cmp	r0, #0
   30860:	sbcs	r3, r1, #0
   30864:	blt	308d0 <fputs@plt+0x1f75c>
   30868:	strd	r0, [sp, #40]	; 0x28
   3086c:	cmp	r7, #0
   30870:	movne	r3, #43	; 0x2b
   30874:	strne	r3, [sp, #12]
   30878:	bne	30928 <fputs@plt+0x1f7b4>
   3087c:	ldr	r3, [sp, #8]
   30880:	cmp	r3, #0
   30884:	movne	r3, #32
   30888:	str	r3, [sp, #12]
   3088c:	b	30928 <fputs@plt+0x1f7b4>
   30890:	ldr	r0, [sp, #48]	; 0x30
   30894:	bl	1fcc8 <fputs@plt+0xeb54>
   30898:	b	3085c <fputs@plt+0x1f6e8>
   3089c:	ldr	r3, [sp, #20]
   308a0:	ldr	r0, [r3], #4
   308a4:	asr	r1, r0, #31
   308a8:	str	r3, [sp, #20]
   308ac:	cmp	r0, #0
   308b0:	sbcs	r3, r1, #0
   308b4:	bge	30868 <fputs@plt+0x1f6f4>
   308b8:	rsbs	r0, r0, #0
   308bc:	rsc	r1, r1, #0
   308c0:	strd	r0, [sp, #40]	; 0x28
   308c4:	mov	r3, #45	; 0x2d
   308c8:	str	r3, [sp, #12]
   308cc:	b	3093c <fputs@plt+0x1f7c8>
   308d0:	cmp	r1, #-2147483648	; 0x80000000
   308d4:	cmpeq	r0, #0
   308d8:	bne	308b8 <fputs@plt+0x1f744>
   308dc:	mov	r2, #0
   308e0:	mov	r3, #-2147483648	; 0x80000000
   308e4:	strd	r2, [sp, #40]	; 0x28
   308e8:	mov	r3, #45	; 0x2d
   308ec:	str	r3, [sp, #12]
   308f0:	b	3093c <fputs@plt+0x1f7c8>
   308f4:	ldr	r3, [sp, #32]
   308f8:	cmp	r3, #0
   308fc:	bne	309c8 <fputs@plt+0x1f854>
   30900:	cmp	r0, #0
   30904:	beq	309d8 <fputs@plt+0x1f864>
   30908:	ldr	r3, [sp, #20]
   3090c:	add	r3, r3, #7
   30910:	bic	r1, r3, #7
   30914:	ldrd	r2, [r1], #8
   30918:	strd	r2, [sp, #40]	; 0x28
   3091c:	str	r1, [sp, #20]
   30920:	ldr	r3, [sp, #32]
   30924:	str	r3, [sp, #12]
   30928:	ldrd	r2, [sp, #40]	; 0x28
   3092c:	orrs	r3, r2, r3
   30930:	ldr	r3, [sp, #4]
   30934:	moveq	r3, #0
   30938:	str	r3, [sp, #4]
   3093c:	cmp	sl, #0
   30940:	beq	3095c <fputs@plt+0x1f7e8>
   30944:	ldr	r3, [sp, #12]
   30948:	cmp	r3, #0
   3094c:	moveq	r3, fp
   30950:	subne	r3, fp, #1
   30954:	cmp	r8, r3
   30958:	movlt	r8, r3
   3095c:	cmp	r8, #59	; 0x3b
   30960:	bgt	30a20 <fputs@plt+0x1f8ac>
   30964:	mov	r3, #0
   30968:	str	r3, [sp, #28]
   3096c:	mov	r7, #70	; 0x46
   30970:	add	r0, sp, #56	; 0x38
   30974:	sub	r7, r7, #1
   30978:	add	r3, r0, r7
   3097c:	str	r3, [sp, #8]
   30980:	ldr	r3, [sp, #24]
   30984:	cmp	r3, #16
   30988:	beq	30a58 <fputs@plt+0x1f8e4>
   3098c:	ldr	r9, [sp, #8]
   30990:	movw	r3, #32968	; 0x80c8
   30994:	movt	r3, #8
   30998:	add	r2, r4, r4, lsl #1
   3099c:	add	r3, r3, r2, lsl #1
   309a0:	ldrb	r2, [r3, #3284]	; 0xcd4
   309a4:	ldrb	r6, [r3, #3281]	; 0xcd1
   309a8:	mov	r7, #0
   309ac:	movw	sl, #32968	; 0x80c8
   309b0:	movt	sl, #8
   309b4:	add	sl, sl, r2
   309b8:	str	r5, [sp, #24]
   309bc:	str	r4, [sp, #52]	; 0x34
   309c0:	ldrd	r4, [sp, #40]	; 0x28
   309c4:	b	30ad0 <fputs@plt+0x1f95c>
   309c8:	ldr	r0, [sp, #48]	; 0x30
   309cc:	bl	1fcc8 <fputs@plt+0xeb54>
   309d0:	strd	r0, [sp, #40]	; 0x28
   309d4:	b	30928 <fputs@plt+0x1f7b4>
   309d8:	cmp	ip, #0
   309dc:	beq	30a00 <fputs@plt+0x1f88c>
   309e0:	ldr	r3, [sp, #20]
   309e4:	ldr	r2, [r3], #4
   309e8:	mov	r6, r2
   309ec:	mov	r7, #0
   309f0:	strd	r6, [sp, #40]	; 0x28
   309f4:	str	r3, [sp, #20]
   309f8:	str	r0, [sp, #12]
   309fc:	b	30928 <fputs@plt+0x1f7b4>
   30a00:	ldr	r3, [sp, #20]
   30a04:	ldr	r2, [r3], #4
   30a08:	mov	r0, r2
   30a0c:	mov	r1, #0
   30a10:	strd	r0, [sp, #40]	; 0x28
   30a14:	str	r3, [sp, #20]
   30a18:	str	ip, [sp, #12]
   30a1c:	b	30928 <fputs@plt+0x1f7b4>
   30a20:	add	r7, r8, #10
   30a24:	mov	r0, r7
   30a28:	asr	r1, r7, #31
   30a2c:	bl	13c74 <fputs@plt+0x2b00>
   30a30:	cmp	r0, #0
   30a34:	beq	30a40 <fputs@plt+0x1f8cc>
   30a38:	str	r0, [sp, #28]
   30a3c:	b	30974 <fputs@plt+0x1f800>
   30a40:	mov	r3, #1
   30a44:	ldr	r2, [sp, #16]
   30a48:	strb	r3, [r2, #24]
   30a4c:	mov	r3, #0
   30a50:	str	r3, [r2, #16]
   30a54:	b	305d8 <fputs@plt+0x1f464>
   30a58:	mov	r2, #10
   30a5c:	mov	r3, #0
   30a60:	ldrd	r0, [sp, #40]	; 0x28
   30a64:	bl	850f8 <fputs@plt+0x73f84>
   30a68:	mov	r6, r2
   30a6c:	cmp	r2, #3
   30a70:	movgt	r6, #0
   30a74:	bgt	30aa0 <fputs@plt+0x1f92c>
   30a78:	mov	r2, #10
   30a7c:	mov	r3, #0
   30a80:	ldrd	r0, [sp, #40]	; 0x28
   30a84:	bl	850f8 <fputs@plt+0x73f84>
   30a88:	mov	r2, #10
   30a8c:	mov	r3, #0
   30a90:	bl	850f8 <fputs@plt+0x73f84>
   30a94:	cmp	r3, #0
   30a98:	cmpeq	r2, #1
   30a9c:	moveq	r6, #0
   30aa0:	movw	r3, #32968	; 0x80c8
   30aa4:	movt	r3, #8
   30aa8:	add	r3, r3, r6, lsl #1
   30aac:	ldrb	r2, [r3, #3421]	; 0xd5d
   30ab0:	ldr	r1, [sp, #8]
   30ab4:	strb	r2, [r1, #-1]
   30ab8:	sub	r9, r1, #2
   30abc:	ldrb	r3, [r3, #3420]	; 0xd5c
   30ac0:	strb	r3, [r1, #-2]
   30ac4:	b	30990 <fputs@plt+0x1f81c>
   30ac8:	mov	r4, r0
   30acc:	mov	r5, r1
   30ad0:	mov	r2, r6
   30ad4:	mov	r3, r7
   30ad8:	mov	r0, r4
   30adc:	mov	r1, r5
   30ae0:	bl	850f8 <fputs@plt+0x73f84>
   30ae4:	add	r2, sl, r2
   30ae8:	movw	r3, #3432	; 0xd68
   30aec:	ldrb	r3, [r2, r3]
   30af0:	strb	r3, [r9, #-1]!
   30af4:	mov	r2, r6
   30af8:	mov	r3, r7
   30afc:	mov	r0, r4
   30b00:	mov	r1, r5
   30b04:	bl	850f8 <fputs@plt+0x73f84>
   30b08:	cmp	r7, r5
   30b0c:	cmpeq	r6, r4
   30b10:	bls	30ac8 <fputs@plt+0x1f954>
   30b14:	ldr	r5, [sp, #24]
   30b18:	ldr	r4, [sp, #52]	; 0x34
   30b1c:	ldr	r3, [sp, #8]
   30b20:	sub	r0, r3, r9
   30b24:	sub	r2, r8, r0
   30b28:	cmp	r2, #0
   30b2c:	ble	30b50 <fputs@plt+0x1f9dc>
   30b30:	sub	r2, r9, r2
   30b34:	mov	r3, r9
   30b38:	mov	r1, #48	; 0x30
   30b3c:	strb	r1, [r3, #-1]!
   30b40:	cmp	r2, r3
   30b44:	bne	30b3c <fputs@plt+0x1f9c8>
   30b48:	sub	r0, r0, r8
   30b4c:	add	r9, r9, r0
   30b50:	ldr	r3, [sp, #12]
   30b54:	cmp	r3, #0
   30b58:	strbne	r3, [r9, #-1]
   30b5c:	subne	r9, r9, #1
   30b60:	ldr	r3, [sp, #4]
   30b64:	cmp	r3, #0
   30b68:	beq	30b88 <fputs@plt+0x1fa14>
   30b6c:	movw	r3, #32968	; 0x80c8
   30b70:	movt	r3, #8
   30b74:	add	r4, r4, r4, lsl #1
   30b78:	add	r3, r3, r4, lsl #1
   30b7c:	ldrb	r3, [r3, #3285]	; 0xcd5
   30b80:	cmp	r3, #0
   30b84:	bne	30be4 <fputs@plt+0x1fa70>
   30b88:	ldr	r3, [sp, #8]
   30b8c:	sub	r8, r3, r9
   30b90:	sub	fp, fp, r8
   30b94:	cmp	fp, #0
   30b98:	movle	r6, #0
   30b9c:	movgt	r6, #1
   30ba0:	ldr	r3, [sp]
   30ba4:	eor	r3, r3, #1
   30ba8:	tst	r6, r3
   30bac:	bne	317f4 <fputs@plt+0x20680>
   30bb0:	mov	r2, r8
   30bb4:	mov	r1, r9
   30bb8:	ldr	r4, [sp, #16]
   30bbc:	mov	r0, r4
   30bc0:	bl	30248 <fputs@plt+0x1f0d4>
   30bc4:	ldr	r3, [sp]
   30bc8:	tst	r6, r3
   30bcc:	beq	31818 <fputs@plt+0x206a4>
   30bd0:	mov	r2, #32
   30bd4:	mov	r1, fp
   30bd8:	mov	r0, r4
   30bdc:	bl	30338 <fputs@plt+0x1f1c4>
   30be0:	b	31818 <fputs@plt+0x206a4>
   30be4:	movw	r1, #32968	; 0x80c8
   30be8:	movt	r1, #8
   30bec:	add	r2, r1, #3456	; 0xd80
   30bf0:	add	r2, r2, #12
   30bf4:	add	r2, r2, r3
   30bf8:	add	r3, r1, r3
   30bfc:	ldrb	r3, [r3, #3468]	; 0xd8c
   30c00:	cmp	r3, #0
   30c04:	beq	30b88 <fputs@plt+0x1fa14>
   30c08:	strb	r3, [r9, #-1]!
   30c0c:	ldrb	r3, [r2, #1]!
   30c10:	cmp	r3, #0
   30c14:	bne	30c08 <fputs@plt+0x1fa94>
   30c18:	b	30b88 <fputs@plt+0x1fa14>
   30c1c:	ldr	r3, [sp, #32]
   30c20:	cmp	r3, #0
   30c24:	bne	30c74 <fputs@plt+0x1fb00>
   30c28:	ldr	r3, [sp, #20]
   30c2c:	add	r3, r3, #7
   30c30:	bic	r3, r3, #7
   30c34:	vldmia	r3!, {d8}
   30c38:	str	r3, [sp, #20]
   30c3c:	cmp	r8, #0
   30c40:	movlt	r8, #6
   30c44:	vcmpe.f64	d8, #0.0
   30c48:	vmrs	APSR_nzcv, fpscr
   30c4c:	bmi	30cb4 <fputs@plt+0x1fb40>
   30c50:	cmp	r7, #0
   30c54:	movne	r3, #43	; 0x2b
   30c58:	strne	r3, [sp, #8]
   30c5c:	bne	30cc0 <fputs@plt+0x1fb4c>
   30c60:	ldr	r3, [sp, #8]
   30c64:	cmp	r3, #0
   30c68:	movne	r3, #32
   30c6c:	str	r3, [sp, #8]
   30c70:	b	30cc0 <fputs@plt+0x1fb4c>
   30c74:	ldr	r0, [sp, #48]	; 0x30
   30c78:	ldr	r3, [r0, #4]
   30c7c:	ldr	r2, [r0]
   30c80:	cmp	r2, r3
   30c84:	bgt	30c98 <fputs@plt+0x1fb24>
   30c88:	cmp	r8, #0
   30c8c:	blt	318ac <fputs@plt+0x20738>
   30c90:	vldr	d8, [pc, #840]	; 30fe0 <fputs@plt+0x1fe6c>
   30c94:	b	30c50 <fputs@plt+0x1fadc>
   30c98:	ldr	r2, [r0, #8]
   30c9c:	add	r1, r3, #1
   30ca0:	str	r1, [r0, #4]
   30ca4:	ldr	r0, [r2, r3, lsl #2]
   30ca8:	bl	178e0 <fputs@plt+0x676c>
   30cac:	vmov.f64	d8, d0
   30cb0:	b	30c3c <fputs@plt+0x1fac8>
   30cb4:	vneg.f64	d8, d8
   30cb8:	mov	r3, #45	; 0x2d
   30cbc:	str	r3, [sp, #8]
   30cc0:	ldr	r3, [sp, #24]
   30cc4:	cmp	r3, #4
   30cc8:	movne	r3, #0
   30ccc:	moveq	r3, #1
   30cd0:	cmp	r8, #0
   30cd4:	movle	r3, #0
   30cd8:	cmp	r3, #0
   30cdc:	beq	30cf8 <fputs@plt+0x1fb84>
   30ce0:	sub	r8, r8, #1
   30ce4:	ubfx	r3, r8, #0, #12
   30ce8:	cmp	r3, #0
   30cec:	bgt	30d04 <fputs@plt+0x1fb90>
   30cf0:	vldr	d9, [pc, #752]	; 30fe8 <fputs@plt+0x1fe74>
   30cf4:	b	30d2c <fputs@plt+0x1fbb8>
   30cf8:	ubfx	r3, r8, #0, #12
   30cfc:	cmp	r3, #0
   30d00:	ble	30dc4 <fputs@plt+0x1fc50>
   30d04:	vldr	d9, [pc, #732]	; 30fe8 <fputs@plt+0x1fe74>
   30d08:	ldr	r6, [sp, #24]
   30d0c:	sub	r3, r3, #1
   30d10:	vmul.f64	d9, d9, d10
   30d14:	cmp	r3, #0
   30d18:	bgt	30d0c <fputs@plt+0x1fb98>
   30d1c:	str	r6, [sp, #24]
   30d20:	ldr	r3, [sp, #24]
   30d24:	cmp	r3, #2
   30d28:	vaddeq.f64	d8, d8, d9
   30d2c:	vmov.f64	d0, d8
   30d30:	bl	14110 <fputs@plt+0x2f9c>
   30d34:	cmp	r0, #0
   30d38:	bne	317b8 <fputs@plt+0x20644>
   30d3c:	vcmpe.f64	d8, #0.0
   30d40:	vmrs	APSR_nzcv, fpscr
   30d44:	movle	r7, r0
   30d48:	bgt	30dcc <fputs@plt+0x1fc58>
   30d4c:	ldr	r3, [sp, #24]
   30d50:	cmp	r3, #2
   30d54:	beq	31000 <fputs@plt+0x1fe8c>
   30d58:	vadd.f64	d8, d8, d9
   30d5c:	vcmpe.f64	d8, d11
   30d60:	vmrs	APSR_nzcv, fpscr
   30d64:	vmulge.f64	d8, d8, d10
   30d68:	addge	r3, r7, #1
   30d6c:	strge	r3, [sp, #40]	; 0x28
   30d70:	strlt	r7, [sp, #40]	; 0x28
   30d74:	ldr	r3, [sp, #24]
   30d78:	cmp	r3, #4
   30d7c:	bne	30fb4 <fputs@plt+0x1fe40>
   30d80:	ldr	r3, [sp, #4]
   30d84:	clz	r3, r3
   30d88:	lsr	r3, r3, #5
   30d8c:	str	r3, [sp, #52]	; 0x34
   30d90:	ldr	r2, [sp, #40]	; 0x28
   30d94:	cmn	r2, #4
   30d98:	movge	r3, #0
   30d9c:	movlt	r3, #1
   30da0:	cmp	r2, r8
   30da4:	orrgt	r3, r3, #1
   30da8:	cmp	r3, #0
   30dac:	bne	31100 <fputs@plt+0x1ff8c>
   30db0:	sub	r8, r8, r2
   30db4:	mov	r7, r2
   30db8:	mov	r3, #2
   30dbc:	str	r3, [sp, #24]
   30dc0:	b	3100c <fputs@plt+0x1fe98>
   30dc4:	vldr	d9, [pc, #540]	; 30fe8 <fputs@plt+0x1fe74>
   30dc8:	b	30d20 <fputs@plt+0x1fbac>
   30dcc:	vcmpe.f64	d8, d14
   30dd0:	vmrs	APSR_nzcv, fpscr
   30dd4:	blt	30e54 <fputs@plt+0x1fce0>
   30dd8:	mov	r7, r0
   30ddc:	vmov.f64	d7, d14
   30de0:	movw	r2, #350	; 0x15e
   30de4:	ldr	r6, [sp, #24]
   30de8:	b	30df0 <fputs@plt+0x1fc7c>
   30dec:	vmov.f64	d7, d6
   30df0:	add	r7, r7, #100	; 0x64
   30df4:	vmul.f64	d6, d7, d14
   30df8:	vcmpe.f64	d6, d8
   30dfc:	vmrs	APSR_nzcv, fpscr
   30e00:	movls	r3, #1
   30e04:	movhi	r3, #0
   30e08:	cmp	r7, r2
   30e0c:	movgt	r3, #0
   30e10:	andle	r3, r3, #1
   30e14:	cmp	r3, #0
   30e18:	bne	30dec <fputs@plt+0x1fc78>
   30e1c:	str	r6, [sp, #24]
   30e20:	vmul.f64	d6, d7, d12
   30e24:	vcmpe.f64	d8, d6
   30e28:	vmrs	APSR_nzcv, fpscr
   30e2c:	movge	r3, #1
   30e30:	movlt	r3, #0
   30e34:	movw	r2, #350	; 0x15e
   30e38:	cmp	r7, r2
   30e3c:	movgt	r3, #0
   30e40:	andle	r3, r3, #1
   30e44:	cmp	r3, #0
   30e48:	beq	30ec8 <fputs@plt+0x1fd54>
   30e4c:	ldr	r6, [sp, #24]
   30e50:	b	30e64 <fputs@plt+0x1fcf0>
   30e54:	mov	r7, r0
   30e58:	vldr	d7, [pc, #400]	; 30ff0 <fputs@plt+0x1fe7c>
   30e5c:	b	30e20 <fputs@plt+0x1fcac>
   30e60:	vmov.f64	d6, d7
   30e64:	add	r7, r7, #10
   30e68:	vmul.f64	d7, d6, d12
   30e6c:	vcmpe.f64	d7, d8
   30e70:	vmrs	APSR_nzcv, fpscr
   30e74:	movls	r3, #1
   30e78:	movhi	r3, #0
   30e7c:	cmp	r7, r2
   30e80:	movgt	r3, #0
   30e84:	andle	r3, r3, #1
   30e88:	cmp	r3, #0
   30e8c:	bne	30e60 <fputs@plt+0x1fcec>
   30e90:	str	r6, [sp, #24]
   30e94:	vmul.f64	d5, d6, d11
   30e98:	vcmpe.f64	d8, d5
   30e9c:	vmrs	APSR_nzcv, fpscr
   30ea0:	movge	r3, #1
   30ea4:	movlt	r3, #0
   30ea8:	movw	r2, #350	; 0x15e
   30eac:	cmp	r7, r2
   30eb0:	movgt	r3, #0
   30eb4:	andle	r3, r3, #1
   30eb8:	cmp	r3, #0
   30ebc:	beq	30fac <fputs@plt+0x1fe38>
   30ec0:	ldr	r6, [sp, #24]
   30ec4:	b	30ed4 <fputs@plt+0x1fd60>
   30ec8:	vmov.f64	d6, d7
   30ecc:	b	30e94 <fputs@plt+0x1fd20>
   30ed0:	vmov.f64	d5, d7
   30ed4:	add	r7, r7, #1
   30ed8:	vmul.f64	d7, d5, d11
   30edc:	vcmpe.f64	d7, d8
   30ee0:	vmrs	APSR_nzcv, fpscr
   30ee4:	movls	r3, #1
   30ee8:	movhi	r3, #0
   30eec:	cmp	r7, r2
   30ef0:	movgt	r3, #0
   30ef4:	andle	r3, r3, #1
   30ef8:	cmp	r3, #0
   30efc:	bne	30ed0 <fputs@plt+0x1fd5c>
   30f00:	str	r6, [sp, #24]
   30f04:	vdiv.f64	d8, d8, d5
   30f08:	vcmpe.f64	d8, d13
   30f0c:	vmrs	APSR_nzcv, fpscr
   30f10:	bpl	30f34 <fputs@plt+0x1fdc0>
   30f14:	vldr	d7, [pc, #220]	; 30ff8 <fputs@plt+0x1fe84>
   30f18:	ldr	r6, [sp, #24]
   30f1c:	vmul.f64	d8, d8, d7
   30f20:	sub	r7, r7, #8
   30f24:	vcmpe.f64	d8, d13
   30f28:	vmrs	APSR_nzcv, fpscr
   30f2c:	bmi	30f1c <fputs@plt+0x1fda8>
   30f30:	str	r6, [sp, #24]
   30f34:	vldr	d7, [pc, #180]	; 30ff0 <fputs@plt+0x1fe7c>
   30f38:	vcmpe.f64	d8, d7
   30f3c:	vmrs	APSR_nzcv, fpscr
   30f40:	bpl	30f60 <fputs@plt+0x1fdec>
   30f44:	ldr	r6, [sp, #24]
   30f48:	vmul.f64	d8, d8, d11
   30f4c:	sub	r7, r7, #1
   30f50:	vcmpe.f64	d8, d7
   30f54:	vmrs	APSR_nzcv, fpscr
   30f58:	bmi	30f48 <fputs@plt+0x1fdd4>
   30f5c:	str	r6, [sp, #24]
   30f60:	movw	r3, #350	; 0x15e
   30f64:	cmp	r7, r3
   30f68:	ble	30d4c <fputs@plt+0x1fbd8>
   30f6c:	ldr	r3, [sp, #8]
   30f70:	strb	r3, [sp, #56]	; 0x38
   30f74:	cmp	r3, #0
   30f78:	movne	r2, #1
   30f7c:	moveq	r2, #0
   30f80:	movw	r3, #47776	; 0xbaa0
   30f84:	movt	r3, #8
   30f88:	ldr	r3, [r3]
   30f8c:	add	r1, sp, #56	; 0x38
   30f90:	str	r3, [r1, r2]
   30f94:	bne	317d0 <fputs@plt+0x2065c>
   30f98:	mov	r3, #0
   30f9c:	str	r3, [sp, #28]
   30fa0:	mov	r8, #3
   30fa4:	mov	r9, r1
   30fa8:	b	30b90 <fputs@plt+0x1fa1c>
   30fac:	vmov.f64	d5, d6
   30fb0:	b	30f04 <fputs@plt+0x1fd90>
   30fb4:	ldr	r3, [sp, #24]
   30fb8:	cmp	r3, #3
   30fbc:	bne	30fd0 <fputs@plt+0x1fe5c>
   30fc0:	ldr	r3, [sp, #12]
   30fc4:	str	r3, [sp, #52]	; 0x34
   30fc8:	mov	r7, r0
   30fcc:	b	3100c <fputs@plt+0x1fe98>
   30fd0:	ldr	r3, [sp, #12]
   30fd4:	str	r3, [sp, #52]	; 0x34
   30fd8:	ldr	r7, [sp, #40]	; 0x28
   30fdc:	b	3100c <fputs@plt+0x1fe98>
	...
   30fec:	svccc	0x00e00000
   30ff0:	andeq	r0, r0, r0
   30ff4:	svccc	0x00f00000	; IMB
   30ff8:	andeq	r0, r0, r0
   30ffc:	orrsmi	sp, r7, r4, lsl #15
   31000:	ldr	r3, [sp, #12]
   31004:	str	r3, [sp, #52]	; 0x34
   31008:	str	r7, [sp, #40]	; 0x28
   3100c:	bic	r1, r7, r7, asr #31
   31010:	asr	r3, r8, #31
   31014:	adds	r2, r8, r1
   31018:	adc	r3, r3, r1, asr #31
   3101c:	adds	r0, r2, fp
   31020:	adc	r1, r3, fp, asr #31
   31024:	mov	r3, r1
   31028:	cmp	r0, #56	; 0x38
   3102c:	sbcs	r3, r3, #0
   31030:	movlt	r3, #0
   31034:	strlt	r3, [sp, #28]
   31038:	addlt	r9, sp, #56	; 0x38
   3103c:	bge	31110 <fputs@plt+0x1ff9c>
   31040:	ldr	r3, [sp, #12]
   31044:	lsl	r2, r3, #2
   31048:	add	r2, r2, r3
   3104c:	lsl	r2, r2, #1
   31050:	add	r2, r2, #16
   31054:	ldr	r1, [sp, #4]
   31058:	orr	lr, r1, r3
   3105c:	cmp	r8, #0
   31060:	orrgt	lr, lr, #1
   31064:	uxtb	lr, lr
   31068:	ldr	r3, [sp, #8]
   3106c:	cmp	r3, #0
   31070:	mov	r1, r9
   31074:	strbne	r3, [r1], #1
   31078:	cmp	r7, #0
   3107c:	bge	31148 <fputs@plt+0x1ffd4>
   31080:	mov	r0, r1
   31084:	mov	r3, #48	; 0x30
   31088:	strb	r3, [r0], #1
   3108c:	cmp	lr, #0
   31090:	beq	311b0 <fputs@plt+0x2003c>
   31094:	add	r0, r1, #2
   31098:	mov	r3, #46	; 0x2e
   3109c:	strb	r3, [r1, #1]
   310a0:	adds	r7, r7, #1
   310a4:	bpl	311c0 <fputs@plt+0x2004c>
   310a8:	mov	r3, r0
   310ac:	mov	ip, #48	; 0x30
   310b0:	ldr	r6, [sp, #24]
   310b4:	strb	ip, [r3], #1
   310b8:	add	r1, r3, r7
   310bc:	sub	r1, r1, r0
   310c0:	cmp	r1, #0
   310c4:	blt	310b4 <fputs@plt+0x1ff40>
   310c8:	str	r6, [sp, #24]
   310cc:	mvn	r1, #0
   310d0:	cmp	r7, r1
   310d4:	addle	r8, r8, r7
   310d8:	addgt	r8, r8, r1
   310dc:	cmp	r8, #0
   310e0:	ble	3120c <fputs@plt+0x20098>
   310e4:	sub	r0, r3, #1
   310e8:	mov	r7, r8
   310ec:	add	ip, r3, r8
   310f0:	sub	ip, ip, #1
   310f4:	mov	r8, #48	; 0x30
   310f8:	ldr	r6, [sp, #24]
   310fc:	b	311d4 <fputs@plt+0x20060>
   31100:	mov	r7, r0
   31104:	mov	r3, #3
   31108:	str	r3, [sp, #24]
   3110c:	b	3100c <fputs@plt+0x1fe98>
   31110:	mov	r3, r1
   31114:	adds	r0, r0, #15
   31118:	adc	r1, r3, #0
   3111c:	bl	13c74 <fputs@plt+0x2b00>
   31120:	subs	r9, r0, #0
   31124:	beq	31130 <fputs@plt+0x1ffbc>
   31128:	str	r9, [sp, #28]
   3112c:	b	31040 <fputs@plt+0x1fecc>
   31130:	mov	r3, #1
   31134:	ldr	r2, [sp, #16]
   31138:	strb	r3, [r2, #24]
   3113c:	mov	r3, #0
   31140:	str	r3, [r2, #16]
   31144:	b	305d8 <fputs@plt+0x1f464>
   31148:	sub	r0, r1, #1
   3114c:	mov	ip, r7
   31150:	add	r7, r1, r7
   31154:	ldr	r6, [sp, #24]
   31158:	b	31188 <fputs@plt+0x20014>
   3115c:	sub	r2, r2, #1
   31160:	vcvt.s32.f64	s13, d8
   31164:	vcvt.f64.s32	d7, s13
   31168:	vsub.f64	d8, d8, d7
   3116c:	vmul.f64	d8, d8, d11
   31170:	vmov	r3, s13
   31174:	add	r3, r3, #48	; 0x30
   31178:	uxtb	r3, r3
   3117c:	strb	r3, [r0, #1]!
   31180:	cmp	r7, r0
   31184:	beq	31198 <fputs@plt+0x20024>
   31188:	cmp	r2, #0
   3118c:	movle	r3, #48	; 0x30
   31190:	bgt	3115c <fputs@plt+0x1ffe8>
   31194:	b	3117c <fputs@plt+0x20008>
   31198:	str	r6, [sp, #24]
   3119c:	add	ip, ip, #1
   311a0:	add	r0, r1, ip
   311a4:	cmp	lr, #0
   311a8:	mvneq	r7, #0
   311ac:	bne	31904 <fputs@plt+0x20790>
   311b0:	adds	r7, r7, #1
   311b4:	movpl	r3, r0
   311b8:	bmi	310a8 <fputs@plt+0x1ff34>
   311bc:	b	3121c <fputs@plt+0x200a8>
   311c0:	mov	r3, r0
   311c4:	b	310dc <fputs@plt+0x1ff68>
   311c8:	strb	r1, [r0, #1]!
   311cc:	cmp	ip, r0
   311d0:	beq	31204 <fputs@plt+0x20090>
   311d4:	cmp	r2, #0
   311d8:	movle	r1, r8
   311dc:	ble	311c8 <fputs@plt+0x20054>
   311e0:	sub	r2, r2, #1
   311e4:	vcvt.s32.f64	s13, d8
   311e8:	vcvt.f64.s32	d7, s13
   311ec:	vsub.f64	d8, d8, d7
   311f0:	vmul.f64	d8, d8, d11
   311f4:	vmov	r1, s13
   311f8:	add	r1, r1, #48	; 0x30
   311fc:	uxtb	r1, r1
   31200:	b	311c8 <fputs@plt+0x20054>
   31204:	str	r6, [sp, #24]
   31208:	add	r3, r3, r7
   3120c:	ldr	r2, [sp, #52]	; 0x34
   31210:	cmp	r2, #0
   31214:	cmpne	lr, #0
   31218:	bne	31270 <fputs@plt+0x200fc>
   3121c:	ldr	r2, [sp, #24]
   31220:	cmp	r2, #3
   31224:	beq	312cc <fputs@plt+0x20158>
   31228:	mov	r2, #0
   3122c:	strb	r2, [r3]
   31230:	sub	r8, r3, r9
   31234:	ldr	r2, [sp]
   31238:	eor	r2, r2, #1
   3123c:	and	r2, r2, sl
   31240:	cmp	fp, r8
   31244:	movle	r2, #0
   31248:	andgt	r2, r2, #1
   3124c:	cmp	r2, #0
   31250:	beq	30b90 <fputs@plt+0x1fa1c>
   31254:	sub	r8, fp, r8
   31258:	cmp	fp, r8
   3125c:	blt	31390 <fputs@plt+0x2021c>
   31260:	add	r1, fp, #1
   31264:	add	r1, r9, r1
   31268:	mov	ip, r9
   3126c:	b	3137c <fputs@plt+0x20208>
   31270:	ldrb	r1, [r3, #-1]
   31274:	cmp	r1, #48	; 0x30
   31278:	bne	312a0 <fputs@plt+0x2012c>
   3127c:	sub	r2, r3, #1
   31280:	mov	r0, #0
   31284:	ldr	r6, [sp, #24]
   31288:	mov	r3, r2
   3128c:	strb	r0, [r2]
   31290:	ldrb	r1, [r2, #-1]!
   31294:	cmp	r1, #48	; 0x30
   31298:	beq	31288 <fputs@plt+0x20114>
   3129c:	str	r6, [sp, #24]
   312a0:	cmp	r1, #46	; 0x2e
   312a4:	bne	3121c <fputs@plt+0x200a8>
   312a8:	ldr	r2, [sp, #12]
   312ac:	cmp	r2, #0
   312b0:	movne	r2, #48	; 0x30
   312b4:	strbne	r2, [r3], #1
   312b8:	bne	3121c <fputs@plt+0x200a8>
   312bc:	mov	r2, #0
   312c0:	strb	r2, [r3, #-1]
   312c4:	sub	r3, r3, #1
   312c8:	b	3121c <fputs@plt+0x200a8>
   312cc:	movw	r2, #32968	; 0x80c8
   312d0:	movt	r2, #8
   312d4:	add	r4, r4, r4, lsl #1
   312d8:	add	r1, r2, r4, lsl #1
   312dc:	ldrb	r1, [r1, #3284]	; 0xcd4
   312e0:	add	r2, r2, r1
   312e4:	ldrb	r2, [r2, #3432]	; 0xd68
   312e8:	strb	r2, [r3]
   312ec:	ldr	r2, [sp, #40]	; 0x28
   312f0:	cmp	r2, #0
   312f4:	add	r1, r3, #2
   312f8:	rsblt	r2, r2, #0
   312fc:	strlt	r2, [sp, #40]	; 0x28
   31300:	movlt	r2, #45	; 0x2d
   31304:	movge	r2, #43	; 0x2b
   31308:	strb	r2, [r3, #1]
   3130c:	ldr	r0, [sp, #40]	; 0x28
   31310:	cmp	r0, #99	; 0x63
   31314:	ble	31340 <fputs@plt+0x201cc>
   31318:	movw	r3, #34079	; 0x851f
   3131c:	movt	r3, #20971	; 0x51eb
   31320:	smull	r3, r2, r3, r0
   31324:	asr	r3, r0, #31
   31328:	rsb	r3, r3, r2, asr #5
   3132c:	add	r2, r3, #48	; 0x30
   31330:	strb	r2, [r1], #1
   31334:	mov	r2, #100	; 0x64
   31338:	mls	r3, r2, r3, r0
   3133c:	str	r3, [sp, #40]	; 0x28
   31340:	movw	r3, #26215	; 0x6667
   31344:	movt	r3, #26214	; 0x6666
   31348:	ldr	ip, [sp, #40]	; 0x28
   3134c:	smull	r2, r3, r3, ip
   31350:	asr	r2, ip, #31
   31354:	rsb	r2, r2, r3, asr #2
   31358:	add	r0, r2, #48	; 0x30
   3135c:	mov	r3, r1
   31360:	strb	r0, [r3], #2
   31364:	add	r2, r2, r2, lsl #2
   31368:	sub	r2, ip, r2, lsl #1
   3136c:	add	r2, r2, #48	; 0x30
   31370:	strb	r2, [r1, #1]
   31374:	b	31228 <fputs@plt+0x200b4>
   31378:	mov	r3, r2
   3137c:	mov	r2, r3
   31380:	ldrb	r0, [r2], #-1
   31384:	strb	r0, [r1, #-1]!
   31388:	cmp	ip, r3
   3138c:	bne	31378 <fputs@plt+0x20204>
   31390:	ldr	r3, [sp, #8]
   31394:	cmp	r3, #0
   31398:	moveq	r2, r9
   3139c:	addne	r2, r9, #1
   313a0:	add	r8, r2, r8
   313a4:	mov	r3, #48	; 0x30
   313a8:	strb	r3, [r2], #1
   313ac:	cmp	r8, r2
   313b0:	bne	313a8 <fputs@plt+0x20234>
   313b4:	b	317a4 <fputs@plt+0x20630>
   313b8:	ldr	r3, [sp, #32]
   313bc:	cmp	r3, #0
   313c0:	bne	31890 <fputs@plt+0x2071c>
   313c4:	ldr	r3, [sp, #20]
   313c8:	ldr	r2, [r3], #4
   313cc:	ldr	r1, [sp, #16]
   313d0:	ldr	r1, [r1, #12]
   313d4:	str	r1, [r2]
   313d8:	str	r3, [sp, #20]
   313dc:	mov	r3, #0
   313e0:	str	r3, [sp, #28]
   313e4:	mov	fp, r3
   313e8:	b	317a4 <fputs@plt+0x20630>
   313ec:	mov	r3, #37	; 0x25
   313f0:	strb	r3, [sp, #56]	; 0x38
   313f4:	mov	r3, #0
   313f8:	str	r3, [sp, #28]
   313fc:	mov	r8, #1
   31400:	add	r9, sp, #56	; 0x38
   31404:	b	30b90 <fputs@plt+0x1fa1c>
   31408:	ldr	r3, [sp, #32]
   3140c:	cmp	r3, #0
   31410:	bne	31474 <fputs@plt+0x20300>
   31414:	ldr	r3, [sp, #20]
   31418:	ldr	r4, [r3], #4
   3141c:	str	r3, [sp, #20]
   31420:	cmp	r8, #1
   31424:	ble	3145c <fputs@plt+0x202e8>
   31428:	sub	r8, r8, #1
   3142c:	sub	fp, fp, r8
   31430:	ldr	r3, [sp]
   31434:	eor	r3, r3, #1
   31438:	cmp	fp, #1
   3143c:	movle	r3, #0
   31440:	andgt	r3, r3, #1
   31444:	cmp	r3, #0
   31448:	bne	3148c <fputs@plt+0x20318>
   3144c:	uxtb	r2, r4
   31450:	mov	r1, r8
   31454:	ldr	r0, [sp, #16]
   31458:	bl	30338 <fputs@plt+0x1f1c4>
   3145c:	strb	r4, [sp, #56]	; 0x38
   31460:	mov	r3, #0
   31464:	str	r3, [sp, #28]
   31468:	mov	r8, #1
   3146c:	add	r9, sp, #56	; 0x38
   31470:	b	30b90 <fputs@plt+0x1fa1c>
   31474:	ldr	r0, [sp, #48]	; 0x30
   31478:	bl	31d1c <fputs@plt+0x20ba8>
   3147c:	cmp	r0, #0
   31480:	moveq	r4, #0
   31484:	ldrbne	r4, [r0]
   31488:	b	31420 <fputs@plt+0x202ac>
   3148c:	mov	r2, #32
   31490:	sub	r1, fp, #1
   31494:	ldr	r0, [sp, #16]
   31498:	bl	30338 <fputs@plt+0x1f1c4>
   3149c:	mov	fp, #0
   314a0:	b	3144c <fputs@plt+0x202d8>
   314a4:	ldr	r3, [sp, #32]
   314a8:	cmp	r3, #0
   314ac:	bne	314f0 <fputs@plt+0x2037c>
   314b0:	ldr	r3, [sp, #20]
   314b4:	ldr	r9, [r3], #4
   314b8:	str	r3, [sp, #20]
   314bc:	cmp	r9, #0
   314c0:	beq	31508 <fputs@plt+0x20394>
   314c4:	ldr	r3, [sp, #24]
   314c8:	cmp	r3, #7
   314cc:	moveq	r3, r9
   314d0:	movne	r3, #0
   314d4:	str	r3, [sp, #28]
   314d8:	cmp	r8, #0
   314dc:	bge	31518 <fputs@plt+0x203a4>
   314e0:	mov	r0, r9
   314e4:	bl	1c2f8 <fputs@plt+0xb184>
   314e8:	mov	r8, r0
   314ec:	b	30b90 <fputs@plt+0x1fa1c>
   314f0:	ldr	r0, [sp, #48]	; 0x30
   314f4:	bl	31d1c <fputs@plt+0x20ba8>
   314f8:	mov	r9, r0
   314fc:	mov	r3, #6
   31500:	str	r3, [sp, #24]
   31504:	b	314bc <fputs@plt+0x20348>
   31508:	str	r9, [sp, #28]
   3150c:	movw	r9, #23480	; 0x5bb8
   31510:	movt	r9, #8
   31514:	b	314d8 <fputs@plt+0x20364>
   31518:	ble	317e4 <fputs@plt+0x20670>
   3151c:	ldrb	r3, [r9]
   31520:	cmp	r3, #0
   31524:	beq	317ec <fputs@plt+0x20678>
   31528:	sub	r1, r8, #1
   3152c:	add	r1, r1, r9
   31530:	mov	r3, r9
   31534:	rsb	r0, r9, #1
   31538:	add	r8, r0, r3
   3153c:	cmp	r1, r3
   31540:	beq	30b90 <fputs@plt+0x1fa1c>
   31544:	ldrb	r2, [r3, #1]!
   31548:	cmp	r2, #0
   3154c:	bne	31538 <fputs@plt+0x203c4>
   31550:	b	30b90 <fputs@plt+0x1fa1c>
   31554:	ldr	r3, [sp, #24]
   31558:	cmp	r3, #15
   3155c:	moveq	r4, #34	; 0x22
   31560:	movne	r4, #39	; 0x27
   31564:	ldr	r3, [sp, #32]
   31568:	cmp	r3, #0
   3156c:	bne	315b8 <fputs@plt+0x20444>
   31570:	ldr	r3, [sp, #20]
   31574:	ldr	r0, [r3], #4
   31578:	str	r3, [sp, #20]
   3157c:	cmp	r0, #0
   31580:	beq	315c4 <fputs@plt+0x20450>
   31584:	cmp	r8, #0
   31588:	beq	318b8 <fputs@plt+0x20744>
   3158c:	ldrb	r3, [r0]
   31590:	cmp	r3, #0
   31594:	beq	318c0 <fputs@plt+0x2074c>
   31598:	mov	r7, r0
   3159c:	mov	r2, r7
   315a0:	sub	ip, r8, #1
   315a4:	add	ip, ip, r7
   315a8:	mov	lr, #0
   315ac:	mov	r1, lr
   315b0:	ldr	r6, [sp, #24]
   315b4:	b	315f4 <fputs@plt+0x20480>
   315b8:	ldr	r0, [sp, #48]	; 0x30
   315bc:	bl	31d1c <fputs@plt+0x20ba8>
   315c0:	b	3157c <fputs@plt+0x20408>
   315c4:	movw	r7, #47348	; 0xb8f4
   315c8:	movt	r7, #8
   315cc:	movw	r3, #47764	; 0xba94
   315d0:	movt	r3, #8
   315d4:	ldr	r2, [sp, #24]
   315d8:	cmp	r2, #11
   315dc:	movne	r7, r3
   315e0:	cmp	r8, #0
   315e4:	ldrbne	r3, [r7]
   315e8:	bne	3159c <fputs@plt+0x20428>
   315ec:	b	318c4 <fputs@plt+0x20750>
   315f0:	mov	r1, sl
   315f4:	cmp	r4, r3
   315f8:	addeq	lr, lr, #1
   315fc:	add	sl, r1, #1
   31600:	cmp	r2, ip
   31604:	beq	31614 <fputs@plt+0x204a0>
   31608:	ldrb	r3, [r2, #1]!
   3160c:	cmp	r3, #0
   31610:	bne	315f0 <fputs@plt+0x2047c>
   31614:	cmp	r6, #11
   31618:	movne	r6, #0
   3161c:	moveq	r6, #1
   31620:	cmp	r0, #0
   31624:	moveq	r6, #0
   31628:	add	r1, r1, #4
   3162c:	add	r0, r1, lr
   31630:	cmp	r0, #70	; 0x46
   31634:	movle	r3, #0
   31638:	strle	r3, [sp, #28]
   3163c:	addle	r9, sp, #56	; 0x38
   31640:	bgt	316b0 <fputs@plt+0x2053c>
   31644:	cmp	r6, #0
   31648:	beq	318f0 <fputs@plt+0x2077c>
   3164c:	strb	r4, [r9]
   31650:	cmp	sl, #0
   31654:	ble	316e0 <fputs@plt+0x2056c>
   31658:	mov	r8, #1
   3165c:	sub	r3, r7, #1
   31660:	add	r1, r3, #1
   31664:	ldrb	r2, [r3, #1]
   31668:	add	r0, r8, #1
   3166c:	strb	r2, [r9, r8]
   31670:	cmp	r4, r2
   31674:	addeq	r8, r8, #2
   31678:	strbeq	r2, [r9, r0]
   3167c:	movne	r8, r0
   31680:	add	r3, r3, #2
   31684:	sub	r2, r3, r7
   31688:	mov	r3, r1
   3168c:	cmp	r2, sl
   31690:	blt	31660 <fputs@plt+0x204ec>
   31694:	cmp	r6, #0
   31698:	beq	316a4 <fputs@plt+0x20530>
   3169c:	strb	r4, [r9, r8]
   316a0:	add	r8, r8, #1
   316a4:	mov	r3, #0
   316a8:	strb	r3, [r9, r8]
   316ac:	b	30b90 <fputs@plt+0x1fa1c>
   316b0:	asr	r1, r0, #31
   316b4:	bl	13c74 <fputs@plt+0x2b00>
   316b8:	subs	r9, r0, #0
   316bc:	beq	316c8 <fputs@plt+0x20554>
   316c0:	str	r9, [sp, #28]
   316c4:	b	31644 <fputs@plt+0x204d0>
   316c8:	mov	r3, #1
   316cc:	ldr	r2, [sp, #16]
   316d0:	strb	r3, [r2, #24]
   316d4:	mov	r3, #0
   316d8:	str	r3, [r2, #16]
   316dc:	b	305d8 <fputs@plt+0x1f464>
   316e0:	mov	r8, #1
   316e4:	b	3169c <fputs@plt+0x20528>
   316e8:	ldr	r4, [sp, #20]
   316ec:	ldr	r3, [r4], #4
   316f0:	str	r3, [sp, #28]
   316f4:	cmp	r3, #0
   316f8:	beq	318a0 <fputs@plt+0x2072c>
   316fc:	ldr	r2, [r3, #4]
   31700:	cmp	r2, #0
   31704:	bne	3171c <fputs@plt+0x205a8>
   31708:	str	r4, [sp, #20]
   3170c:	mov	r3, #0
   31710:	str	r3, [sp, #28]
   31714:	mov	fp, r3
   31718:	b	317a4 <fputs@plt+0x20630>
   3171c:	ldr	r1, [r3]
   31720:	ldr	r0, [sp, #16]
   31724:	bl	30248 <fputs@plt+0x1f0d4>
   31728:	str	r4, [sp, #20]
   3172c:	mov	r3, #0
   31730:	str	r3, [sp, #28]
   31734:	mov	fp, r3
   31738:	b	317a4 <fputs@plt+0x20630>
   3173c:	ldr	r3, [sp, #20]
   31740:	mov	r6, r3
   31744:	ldr	r4, [r6], #8
   31748:	ldr	r7, [r3, #4]
   3174c:	add	r3, r7, r7, lsl #3
   31750:	add	r3, r4, r3, lsl #3
   31754:	ldr	r1, [r3, #12]
   31758:	cmp	r1, #0
   3175c:	beq	31780 <fputs@plt+0x2060c>
   31760:	ldr	r8, [sp, #16]
   31764:	mov	r0, r8
   31768:	bl	30288 <fputs@plt+0x1f114>
   3176c:	mov	r2, #1
   31770:	movw	r1, #24016	; 0x5dd0
   31774:	movt	r1, #8
   31778:	mov	r0, r8
   3177c:	bl	30248 <fputs@plt+0x1f0d4>
   31780:	add	r7, r7, r7, lsl #3
   31784:	add	r7, r4, r7, lsl #3
   31788:	ldr	r1, [r7, #16]
   3178c:	ldr	r0, [sp, #16]
   31790:	bl	30288 <fputs@plt+0x1f114>
   31794:	str	r6, [sp, #20]
   31798:	mov	r3, #0
   3179c:	str	r3, [sp, #28]
   317a0:	mov	fp, r3
   317a4:	mov	r2, fp
   317a8:	mov	r1, r9
   317ac:	ldr	r0, [sp, #16]
   317b0:	bl	30248 <fputs@plt+0x1f0d4>
   317b4:	b	31818 <fputs@plt+0x206a4>
   317b8:	mov	r3, #0
   317bc:	str	r3, [sp, #28]
   317c0:	mov	r8, #3
   317c4:	movw	r9, #47760	; 0xba90
   317c8:	movt	r9, #8
   317cc:	b	30b90 <fputs@plt+0x1fa1c>
   317d0:	mov	r3, #0
   317d4:	str	r3, [sp, #28]
   317d8:	mov	r8, #4
   317dc:	add	r9, sp, #56	; 0x38
   317e0:	b	30b90 <fputs@plt+0x1fa1c>
   317e4:	mov	r8, #0
   317e8:	b	30b90 <fputs@plt+0x1fa1c>
   317ec:	mov	r8, #0
   317f0:	b	30b90 <fputs@plt+0x1fa1c>
   317f4:	mov	r2, #32
   317f8:	mov	r1, fp
   317fc:	ldr	r4, [sp, #16]
   31800:	mov	r0, r4
   31804:	bl	30338 <fputs@plt+0x1f1c4>
   31808:	mov	r2, r8
   3180c:	mov	r1, r9
   31810:	mov	r0, r4
   31814:	bl	30248 <fputs@plt+0x1f0d4>
   31818:	ldr	r3, [sp, #28]
   3181c:	cmp	r3, #0
   31820:	beq	31834 <fputs@plt+0x206c0>
   31824:	mov	r1, r3
   31828:	ldr	r3, [sp, #16]
   3182c:	ldr	r0, [r3]
   31830:	bl	214f4 <fputs@plt+0x10380>
   31834:	add	r4, r5, #1
   31838:	ldrb	r3, [r5, #1]
   3183c:	cmp	r3, #0
   31840:	beq	305d8 <fputs@plt+0x1f464>
   31844:	cmp	r3, #37	; 0x25
   31848:	bne	30468 <fputs@plt+0x1f2f4>
   3184c:	add	r6, r4, #1
   31850:	ldrb	r3, [r4, #1]
   31854:	cmp	r3, #0
   31858:	beq	304a4 <fputs@plt+0x1f330>
   3185c:	mov	sl, #0
   31860:	str	sl, [sp, #12]
   31864:	str	sl, [sp, #4]
   31868:	str	sl, [sp, #8]
   3186c:	mov	r7, sl
   31870:	str	sl, [sp]
   31874:	mov	r1, #1
   31878:	b	304fc <fputs@plt+0x1f388>
   3187c:	ldr	r3, [sp, #32]
   31880:	str	r3, [sp, #36]	; 0x24
   31884:	mov	r3, #0
   31888:	str	r3, [sp, #48]	; 0x30
   3188c:	b	30440 <fputs@plt+0x1f2cc>
   31890:	mov	r3, #0
   31894:	str	r3, [sp, #28]
   31898:	mov	fp, r3
   3189c:	b	317a4 <fputs@plt+0x20630>
   318a0:	str	r4, [sp, #20]
   318a4:	mov	fp, #0
   318a8:	b	317a4 <fputs@plt+0x20630>
   318ac:	vldr	d8, [pc, #124]	; 31930 <fputs@plt+0x207bc>
   318b0:	mov	r8, #6
   318b4:	b	30c50 <fputs@plt+0x1fadc>
   318b8:	mov	r7, r0
   318bc:	b	318c4 <fputs@plt+0x20750>
   318c0:	mov	r7, r0
   318c4:	ldr	r6, [sp, #24]
   318c8:	cmp	r6, #11
   318cc:	movne	r6, #0
   318d0:	moveq	r6, #1
   318d4:	cmp	r0, #0
   318d8:	moveq	r6, #0
   318dc:	cmp	r6, #0
   318e0:	bne	31914 <fputs@plt+0x207a0>
   318e4:	mov	sl, #0
   318e8:	str	sl, [sp, #28]
   318ec:	add	r9, sp, #56	; 0x38
   318f0:	cmp	sl, #0
   318f4:	movle	r8, #0
   318f8:	ble	316a4 <fputs@plt+0x20530>
   318fc:	mov	r8, #0
   31900:	b	3165c <fputs@plt+0x204e8>
   31904:	add	r3, r0, #1
   31908:	mov	r0, #46	; 0x2e
   3190c:	strb	r0, [r1, ip]
   31910:	b	310dc <fputs@plt+0x1ff68>
   31914:	strb	r4, [sp, #56]	; 0x38
   31918:	mov	r3, #0
   3191c:	str	r3, [sp, #28]
   31920:	add	r9, sp, #56	; 0x38
   31924:	mov	r8, #1
   31928:	b	3169c <fputs@plt+0x20528>
   3192c:	nop	{0}
	...
   31938:	str	r4, [sp, #-8]!
   3193c:	str	lr, [sp, #4]
   31940:	sub	sp, sp, #32
   31944:	subs	r4, r0, #0
   31948:	movle	r0, r1
   3194c:	ble	31990 <fputs@plt+0x2081c>
   31950:	mov	lr, r2
   31954:	str	r1, [sp, #8]
   31958:	str	r1, [sp, #12]
   3195c:	mov	ip, #0
   31960:	str	ip, [sp, #4]
   31964:	str	ip, [sp, #16]
   31968:	str	r4, [sp, #20]
   3196c:	str	ip, [sp, #24]
   31970:	strb	ip, [sp, #28]
   31974:	strb	ip, [sp, #29]
   31978:	mov	r2, r3
   3197c:	mov	r1, lr
   31980:	add	r0, sp, #4
   31984:	bl	303dc <fputs@plt+0x1f268>
   31988:	add	r0, sp, #4
   3198c:	bl	1e7f0 <fputs@plt+0xd67c>
   31990:	add	sp, sp, #32
   31994:	ldr	r4, [sp]
   31998:	add	sp, sp, #4
   3199c:	pop	{pc}		; (ldr pc, [sp], #4)
   319a0:	push	{r2, r3}
   319a4:	push	{lr}		; (str lr, [sp, #-4]!)
   319a8:	sub	sp, sp, #12
   319ac:	add	r3, sp, #20
   319b0:	str	r3, [sp, #4]
   319b4:	ldr	r2, [sp, #16]
   319b8:	bl	31938 <fputs@plt+0x207c4>
   319bc:	add	sp, sp, #12
   319c0:	pop	{lr}		; (ldr lr, [sp], #4)
   319c4:	add	sp, sp, #8
   319c8:	bx	lr
   319cc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   319d0:	strd	r6, [sp, #8]
   319d4:	str	r8, [sp, #16]
   319d8:	str	lr, [sp, #20]
   319dc:	sub	sp, sp, #8
   319e0:	mov	r4, r0
   319e4:	mov	r6, r1
   319e8:	mov	r7, r2
   319ec:	ldrh	r8, [r0, #8]
   319f0:	mov	r1, #32
   319f4:	bl	2be94 <fputs@plt+0x1ad20>
   319f8:	subs	r5, r0, #0
   319fc:	movne	r5, #7
   31a00:	bne	31a60 <fputs@plt+0x208ec>
   31a04:	tst	r8, #4
   31a08:	beq	31a7c <fputs@plt+0x20908>
   31a0c:	ldrd	r2, [r4]
   31a10:	strd	r2, [sp]
   31a14:	movw	r2, #47780	; 0xbaa4
   31a18:	movt	r2, #8
   31a1c:	ldr	r1, [r4, #16]
   31a20:	mov	r0, #32
   31a24:	bl	319a0 <fputs@plt+0x2082c>
   31a28:	ldr	r0, [r4, #16]
   31a2c:	bl	1c2f8 <fputs@plt+0xb184>
   31a30:	str	r0, [r4, #12]
   31a34:	mov	r3, #1
   31a38:	strb	r3, [r4, #10]
   31a3c:	ldrh	r3, [r4, #8]
   31a40:	cmp	r7, #0
   31a44:	bicne	r3, r3, #12
   31a48:	orr	r3, r3, #512	; 0x200
   31a4c:	orr	r3, r3, #2
   31a50:	strh	r3, [r4, #8]
   31a54:	mov	r1, r6
   31a58:	mov	r0, r4
   31a5c:	bl	2d83c <fputs@plt+0x1c6c8>
   31a60:	mov	r0, r5
   31a64:	add	sp, sp, #8
   31a68:	ldrd	r4, [sp]
   31a6c:	ldrd	r6, [sp, #8]
   31a70:	ldr	r8, [sp, #16]
   31a74:	add	sp, sp, #20
   31a78:	pop	{pc}		; (ldr pc, [sp], #4)
   31a7c:	ldrd	r2, [r4]
   31a80:	strd	r2, [sp]
   31a84:	movw	r2, #47788	; 0xbaac
   31a88:	movt	r2, #8
   31a8c:	ldr	r1, [r4, #16]
   31a90:	mov	r0, #32
   31a94:	bl	319a0 <fputs@plt+0x2082c>
   31a98:	b	31a28 <fputs@plt+0x208b4>
   31a9c:	strd	r4, [sp, #-16]!
   31aa0:	str	r6, [sp, #8]
   31aa4:	str	lr, [sp, #12]
   31aa8:	mov	r4, r0
   31aac:	mov	r5, r1
   31ab0:	ldrh	r3, [r0, #8]
   31ab4:	tst	r3, #18
   31ab8:	beq	31b68 <fputs@plt+0x209f4>
   31abc:	orr	r2, r3, #2
   31ac0:	strh	r2, [r0, #8]
   31ac4:	tst	r3, #16384	; 0x4000
   31ac8:	bne	31b30 <fputs@plt+0x209bc>
   31acc:	bic	r1, r5, #8
   31ad0:	ldrb	r3, [r4, #10]
   31ad4:	cmp	r3, r1
   31ad8:	bne	31b38 <fputs@plt+0x209c4>
   31adc:	tst	r5, #8
   31ae0:	beq	31af0 <fputs@plt+0x2097c>
   31ae4:	ldr	r3, [r4, #16]
   31ae8:	tst	r3, #1
   31aec:	bne	31b44 <fputs@plt+0x209d0>
   31af0:	ldrh	r3, [r4, #8]
   31af4:	bic	r3, r3, #508	; 0x1fc
   31af8:	bic	r3, r3, #1
   31afc:	lsl	r3, r3, #22
   31b00:	lsr	r3, r3, #22
   31b04:	cmp	r3, #2
   31b08:	beq	31b5c <fputs@plt+0x209e8>
   31b0c:	ldrb	r3, [r4, #10]
   31b10:	bic	r5, r5, #8
   31b14:	cmp	r3, r5
   31b18:	ldreq	r0, [r4, #16]
   31b1c:	movne	r0, #0
   31b20:	ldrd	r4, [sp]
   31b24:	ldr	r6, [sp, #8]
   31b28:	add	sp, sp, #12
   31b2c:	pop	{pc}		; (ldr pc, [sp], #4)
   31b30:	bl	2c1a0 <fputs@plt+0x1b02c>
   31b34:	b	31acc <fputs@plt+0x20958>
   31b38:	mov	r0, r4
   31b3c:	bl	2d83c <fputs@plt+0x1c6c8>
   31b40:	b	31adc <fputs@plt+0x20968>
   31b44:	mov	r0, r4
   31b48:	bl	2c230 <fputs@plt+0x1b0bc>
   31b4c:	cmp	r0, #0
   31b50:	movne	r0, #0
   31b54:	beq	31af0 <fputs@plt+0x2097c>
   31b58:	b	31b20 <fputs@plt+0x209ac>
   31b5c:	mov	r0, r4
   31b60:	bl	2dad8 <fputs@plt+0x1c964>
   31b64:	b	31b0c <fputs@plt+0x20998>
   31b68:	mov	r2, #0
   31b6c:	bl	319cc <fputs@plt+0x20858>
   31b70:	b	31b0c <fputs@plt+0x20998>
   31b74:	str	r4, [sp, #-8]!
   31b78:	str	lr, [sp, #4]
   31b7c:	mov	r4, r0
   31b80:	bl	31a9c <fputs@plt+0x20928>
   31b84:	cmp	r0, #0
   31b88:	ldrne	r0, [r4, #12]
   31b8c:	moveq	r0, #0
   31b90:	ldr	r4, [sp]
   31b94:	add	sp, sp, #4
   31b98:	pop	{pc}		; (ldr pc, [sp], #4)
   31b9c:	ldrh	r3, [r0, #8]
   31ba0:	tst	r3, #2
   31ba4:	beq	31bb4 <fputs@plt+0x20a40>
   31ba8:	ldrb	r2, [r0, #10]
   31bac:	cmp	r2, r1
   31bb0:	beq	31bd4 <fputs@plt+0x20a60>
   31bb4:	tst	r3, #16
   31bb8:	beq	31bdc <fputs@plt+0x20a68>
   31bbc:	tst	r3, #16384	; 0x4000
   31bc0:	ldrne	r3, [r0, #12]
   31bc4:	ldrne	r0, [r0]
   31bc8:	addne	r0, r3, r0
   31bcc:	ldreq	r0, [r0, #12]
   31bd0:	bx	lr
   31bd4:	ldr	r0, [r0, #12]
   31bd8:	bx	lr
   31bdc:	tst	r3, #1
   31be0:	beq	31bec <fputs@plt+0x20a78>
   31be4:	mov	r0, #0
   31be8:	bx	lr
   31bec:	str	r4, [sp, #-8]!
   31bf0:	str	lr, [sp, #4]
   31bf4:	bl	31b74 <fputs@plt+0x20a00>
   31bf8:	ldr	r4, [sp]
   31bfc:	add	sp, sp, #4
   31c00:	pop	{pc}		; (ldr pc, [sp], #4)
   31c04:	str	r4, [sp, #-8]!
   31c08:	str	lr, [sp, #4]
   31c0c:	mov	r1, #1
   31c10:	bl	31b9c <fputs@plt+0x20a28>
   31c14:	ldr	r4, [sp]
   31c18:	add	sp, sp, #4
   31c1c:	pop	{pc}		; (ldr pc, [sp], #4)
   31c20:	strd	r4, [sp, #-16]!
   31c24:	str	r6, [sp, #8]
   31c28:	str	lr, [sp, #12]
   31c2c:	mov	r5, r0
   31c30:	bl	237c4 <fputs@plt+0x12650>
   31c34:	bl	31c04 <fputs@plt+0x20a90>
   31c38:	mov	r4, r0
   31c3c:	mov	r0, r5
   31c40:	bl	23798 <fputs@plt+0x12624>
   31c44:	mov	r0, r4
   31c48:	ldrd	r4, [sp]
   31c4c:	ldr	r6, [sp, #8]
   31c50:	add	sp, sp, #12
   31c54:	pop	{pc}		; (ldr pc, [sp], #4)
   31c58:	str	r4, [sp, #-8]!
   31c5c:	str	lr, [sp, #4]
   31c60:	mov	r1, #2
   31c64:	bl	31b9c <fputs@plt+0x20a28>
   31c68:	ldr	r4, [sp]
   31c6c:	add	sp, sp, #4
   31c70:	pop	{pc}		; (ldr pc, [sp], #4)
   31c74:	strd	r4, [sp, #-16]!
   31c78:	str	r6, [sp, #8]
   31c7c:	str	lr, [sp, #12]
   31c80:	mov	r5, r0
   31c84:	bl	237c4 <fputs@plt+0x12650>
   31c88:	bl	31c58 <fputs@plt+0x20ae4>
   31c8c:	mov	r4, r0
   31c90:	mov	r0, r5
   31c94:	bl	23798 <fputs@plt+0x12624>
   31c98:	mov	r0, r4
   31c9c:	ldrd	r4, [sp]
   31ca0:	ldr	r6, [sp, #8]
   31ca4:	add	sp, sp, #12
   31ca8:	pop	{pc}		; (ldr pc, [sp], #4)
   31cac:	cmp	r0, #0
   31cb0:	bxeq	lr
   31cb4:	ldrh	r3, [r0, #8]
   31cb8:	movw	r2, #514	; 0x202
   31cbc:	bics	r2, r2, r3
   31cc0:	beq	31ce4 <fputs@plt+0x20b70>
   31cc4:	tst	r3, #1
   31cc8:	bne	31cf8 <fputs@plt+0x20b84>
   31ccc:	str	r4, [sp, #-8]!
   31cd0:	str	lr, [sp, #4]
   31cd4:	bl	31a9c <fputs@plt+0x20928>
   31cd8:	ldr	r4, [sp]
   31cdc:	add	sp, sp, #4
   31ce0:	pop	{pc}		; (ldr pc, [sp], #4)
   31ce4:	ldrb	r2, [r0, #10]
   31ce8:	cmp	r2, r1
   31cec:	bne	31cc4 <fputs@plt+0x20b50>
   31cf0:	ldr	r0, [r0, #16]
   31cf4:	bx	lr
   31cf8:	mov	r0, #0
   31cfc:	bx	lr
   31d00:	str	r4, [sp, #-8]!
   31d04:	str	lr, [sp, #4]
   31d08:	mov	r1, #1
   31d0c:	bl	31cac <fputs@plt+0x20b38>
   31d10:	ldr	r4, [sp]
   31d14:	add	sp, sp, #4
   31d18:	pop	{pc}		; (ldr pc, [sp], #4)
   31d1c:	ldr	r3, [r0, #4]
   31d20:	ldr	r2, [r0]
   31d24:	cmp	r2, r3
   31d28:	ble	31d54 <fputs@plt+0x20be0>
   31d2c:	str	r4, [sp, #-8]!
   31d30:	str	lr, [sp, #4]
   31d34:	ldr	r2, [r0, #8]
   31d38:	add	r1, r3, #1
   31d3c:	str	r1, [r0, #4]
   31d40:	ldr	r0, [r2, r3, lsl #2]
   31d44:	bl	31d00 <fputs@plt+0x20b8c>
   31d48:	ldr	r4, [sp]
   31d4c:	add	sp, sp, #4
   31d50:	pop	{pc}		; (ldr pc, [sp], #4)
   31d54:	mov	r0, #0
   31d58:	bx	lr
   31d5c:	str	r4, [sp, #-8]!
   31d60:	str	lr, [sp, #4]
   31d64:	mov	r4, r0
   31d68:	ldrh	r3, [r0, #8]
   31d6c:	tst	r3, #18
   31d70:	beq	31da4 <fputs@plt+0x20c30>
   31d74:	bl	2c1a0 <fputs@plt+0x1b02c>
   31d78:	cmp	r0, #0
   31d7c:	movne	r0, #0
   31d80:	bne	31da8 <fputs@plt+0x20c34>
   31d84:	ldrh	r3, [r4, #8]
   31d88:	orr	r3, r3, #16
   31d8c:	strh	r3, [r4, #8]
   31d90:	ldr	r3, [r4, #12]
   31d94:	cmp	r3, #0
   31d98:	moveq	r0, #0
   31d9c:	ldrne	r0, [r4, #16]
   31da0:	b	31da8 <fputs@plt+0x20c34>
   31da4:	bl	31d00 <fputs@plt+0x20b8c>
   31da8:	ldr	r4, [sp]
   31dac:	add	sp, sp, #4
   31db0:	pop	{pc}		; (ldr pc, [sp], #4)
   31db4:	strd	r4, [sp, #-16]!
   31db8:	str	r6, [sp, #8]
   31dbc:	str	lr, [sp, #12]
   31dc0:	mov	r5, r2
   31dc4:	ldr	r0, [r2]
   31dc8:	bl	31d5c <fputs@plt+0x20be8>
   31dcc:	mov	r4, r0
   31dd0:	ldr	r0, [r5, #4]
   31dd4:	bl	29ba0 <fputs@plt+0x18a2c>
   31dd8:	ldr	r3, [r4]
   31ddc:	cmp	r3, #0
   31de0:	beq	31e48 <fputs@plt+0x20cd4>
   31de4:	cmp	r0, #0
   31de8:	movgt	r3, #0
   31dec:	ble	31e0c <fputs@plt+0x20c98>
   31df0:	ldr	r1, [r4, #20]
   31df4:	ldr	r2, [r1, r3, lsl #2]
   31df8:	add	r2, r2, #1
   31dfc:	str	r2, [r1, r3, lsl #2]
   31e00:	add	r3, r3, #1
   31e04:	cmp	r0, r3
   31e08:	bne	31df0 <fputs@plt+0x20c7c>
   31e0c:	ldr	r3, [r4, #8]
   31e10:	cmp	r0, r3
   31e14:	bge	31e74 <fputs@plt+0x20d00>
   31e18:	mov	r1, #1
   31e1c:	ldr	r2, [r4, #24]
   31e20:	ldr	r3, [r2, r0, lsl #2]
   31e24:	add	r3, r3, #1
   31e28:	str	r3, [r2, r0, lsl #2]
   31e2c:	ldr	r3, [r4, #20]
   31e30:	str	r1, [r3, r0, lsl #2]
   31e34:	add	r0, r0, #1
   31e38:	ldr	r3, [r4, #8]
   31e3c:	cmp	r3, r0
   31e40:	bgt	31e1c <fputs@plt+0x20ca8>
   31e44:	b	31e74 <fputs@plt+0x20d00>
   31e48:	ldr	r3, [r4, #8]
   31e4c:	cmp	r3, #0
   31e50:	ble	31e74 <fputs@plt+0x20d00>
   31e54:	mov	r3, #0
   31e58:	mov	r1, #1
   31e5c:	ldr	r2, [r4, #20]
   31e60:	str	r1, [r2, r3, lsl #2]
   31e64:	add	r3, r3, #1
   31e68:	ldr	r2, [r4, #8]
   31e6c:	cmp	r2, r3
   31e70:	bgt	31e5c <fputs@plt+0x20ce8>
   31e74:	ldr	r3, [r4]
   31e78:	add	r3, r3, #1
   31e7c:	str	r3, [r4]
   31e80:	ldrd	r4, [sp]
   31e84:	ldr	r6, [sp, #8]
   31e88:	add	sp, sp, #12
   31e8c:	pop	{pc}		; (ldr pc, [sp], #4)
   31e90:	strd	r4, [sp, #-16]!
   31e94:	str	r6, [sp, #8]
   31e98:	str	lr, [sp, #12]
   31e9c:	mov	r5, r0
   31ea0:	bl	237c4 <fputs@plt+0x12650>
   31ea4:	bl	31d5c <fputs@plt+0x20be8>
   31ea8:	mov	r4, r0
   31eac:	mov	r0, r5
   31eb0:	bl	23798 <fputs@plt+0x12624>
   31eb4:	mov	r0, r4
   31eb8:	ldrd	r4, [sp]
   31ebc:	ldr	r6, [sp, #8]
   31ec0:	add	sp, sp, #12
   31ec4:	pop	{pc}		; (ldr pc, [sp], #4)
   31ec8:	strd	r4, [sp, #-16]!
   31ecc:	str	r6, [sp, #8]
   31ed0:	str	lr, [sp, #12]
   31ed4:	mov	r5, r0
   31ed8:	mov	r4, r2
   31edc:	ldr	r0, [r2]
   31ee0:	bl	31d5c <fputs@plt+0x20be8>
   31ee4:	mov	r6, r0
   31ee8:	ldr	r0, [r4]
   31eec:	bl	31c04 <fputs@plt+0x20a90>
   31ef0:	mov	r4, r0
   31ef4:	asr	r1, r4, #31
   31ef8:	adds	r2, r4, r4
   31efc:	adc	r3, r1, r1
   31f00:	adds	r2, r2, #1
   31f04:	adc	r3, r3, #0
   31f08:	mov	r0, r5
   31f0c:	bl	2cb3c <fputs@plt+0x1b9c8>
   31f10:	subs	r1, r0, #0
   31f14:	beq	31f84 <fputs@plt+0x20e10>
   31f18:	cmp	r4, #0
   31f1c:	ble	31f94 <fputs@plt+0x20e20>
   31f20:	add	r2, r1, #2
   31f24:	sub	ip, r6, #1
   31f28:	add	r0, r6, r4
   31f2c:	sub	r0, r0, #1
   31f30:	movw	lr, #32968	; 0x80c8
   31f34:	movt	lr, #8
   31f38:	ldrb	r3, [ip, #1]!
   31f3c:	add	r6, lr, r3, lsr #4
   31f40:	ldrb	r6, [r6, #3476]	; 0xd94
   31f44:	strb	r6, [r2, #-2]
   31f48:	and	r3, r3, #15
   31f4c:	add	r3, lr, r3
   31f50:	ldrb	r3, [r3, #3476]	; 0xd94
   31f54:	strb	r3, [r2, #-1]
   31f58:	add	r2, r2, #2
   31f5c:	cmp	ip, r0
   31f60:	bne	31f38 <fputs@plt+0x20dc4>
   31f64:	add	r2, r1, r4, lsl #1
   31f68:	mov	r3, #0
   31f6c:	strb	r3, [r2]
   31f70:	movw	r3, #5180	; 0x143c
   31f74:	movt	r3, #2
   31f78:	lsl	r2, r4, #1
   31f7c:	mov	r0, r5
   31f80:	bl	2ccbc <fputs@plt+0x1bb48>
   31f84:	ldrd	r4, [sp]
   31f88:	ldr	r6, [sp, #8]
   31f8c:	add	sp, sp, #12
   31f90:	pop	{pc}		; (ldr pc, [sp], #4)
   31f94:	mov	r2, r1
   31f98:	b	31f68 <fputs@plt+0x20df4>
   31f9c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   31fa0:	strd	r6, [sp, #8]
   31fa4:	strd	r8, [sp, #16]
   31fa8:	str	sl, [sp, #24]
   31fac:	str	lr, [sp, #28]
   31fb0:	sub	sp, sp, #8
   31fb4:	mov	r5, r0
   31fb8:	mov	r8, r1
   31fbc:	mov	r4, r2
   31fc0:	ldr	r3, [r0]
   31fc4:	ldr	r6, [r3, #32]
   31fc8:	ldr	r3, [r0, #4]
   31fcc:	ldr	sl, [r3, #4]
   31fd0:	ldr	r0, [r2]
   31fd4:	bl	31d00 <fputs@plt+0x20b8c>
   31fd8:	mov	r7, r0
   31fdc:	ldr	r0, [r4, #4]
   31fe0:	bl	31d00 <fputs@plt+0x20b8c>
   31fe4:	mov	r9, r0
   31fe8:	ldr	r0, [r4]
   31fec:	bl	31c04 <fputs@plt+0x20a90>
   31ff0:	ldr	r3, [r6, #124]	; 0x7c
   31ff4:	cmp	r3, r0
   31ff8:	blt	32030 <fputs@plt+0x20ebc>
   31ffc:	cmp	r8, #3
   32000:	beq	32048 <fputs@plt+0x20ed4>
   32004:	ldrb	r3, [sl, #2]
   32008:	cmp	r9, #0
   3200c:	cmpne	r7, #0
   32010:	bne	32094 <fputs@plt+0x20f20>
   32014:	add	sp, sp, #8
   32018:	ldrd	r4, [sp]
   3201c:	ldrd	r6, [sp, #8]
   32020:	ldrd	r8, [sp, #16]
   32024:	ldr	sl, [sp, #24]
   32028:	add	sp, sp, #28
   3202c:	pop	{pc}		; (ldr pc, [sp], #4)
   32030:	mvn	r2, #0
   32034:	movw	r1, #47796	; 0xbab4
   32038:	movt	r1, #8
   3203c:	mov	r0, r5
   32040:	bl	2c654 <fputs@plt+0x1b4e0>
   32044:	b	32014 <fputs@plt+0x20ea0>
   32048:	ldr	r0, [r4, #8]
   3204c:	bl	31d00 <fputs@plt+0x20b8c>
   32050:	str	r0, [sp, #4]
   32054:	cmp	r0, #0
   32058:	beq	32014 <fputs@plt+0x20ea0>
   3205c:	mvn	r1, #0
   32060:	bl	14054 <fputs@plt+0x2ee0>
   32064:	cmp	r0, #1
   32068:	beq	32084 <fputs@plt+0x20f10>
   3206c:	mvn	r2, #0
   32070:	movw	r1, #47832	; 0xbad8
   32074:	movt	r1, #8
   32078:	mov	r0, r5
   3207c:	bl	2c654 <fputs@plt+0x1b4e0>
   32080:	b	32014 <fputs@plt+0x20ea0>
   32084:	add	r0, sp, #4
   32088:	bl	13fb8 <fputs@plt+0x2e44>
   3208c:	mov	r3, r0
   32090:	b	32008 <fputs@plt+0x20e94>
   32094:	mov	r2, sl
   32098:	mov	r1, r9
   3209c:	mov	r0, r7
   320a0:	bl	198c0 <fputs@plt+0x874c>
   320a4:	mov	r1, r0
   320a8:	mov	r0, r5
   320ac:	bl	29c60 <fputs@plt+0x18aec>
   320b0:	b	32014 <fputs@plt+0x20ea0>
   320b4:	strd	r4, [sp, #-16]!
   320b8:	str	r6, [sp, #8]
   320bc:	str	lr, [sp, #12]
   320c0:	mov	r5, r0
   320c4:	bl	237c4 <fputs@plt+0x12650>
   320c8:	bl	31d00 <fputs@plt+0x20b8c>
   320cc:	mov	r4, r0
   320d0:	mov	r0, r5
   320d4:	bl	23798 <fputs@plt+0x12624>
   320d8:	mov	r0, r4
   320dc:	ldrd	r4, [sp]
   320e0:	ldr	r6, [sp, #8]
   320e4:	add	sp, sp, #12
   320e8:	pop	{pc}		; (ldr pc, [sp], #4)
   320ec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   320f0:	strd	r6, [sp, #8]
   320f4:	strd	r8, [sp, #16]
   320f8:	strd	sl, [sp, #24]
   320fc:	str	lr, [sp, #32]
   32100:	vpush	{d8-d15}
   32104:	sub	sp, sp, #124	; 0x7c
   32108:	mov	r9, r0
   3210c:	mov	r8, r1
   32110:	mov	r5, r2
   32114:	mov	r6, r3
   32118:	mov	r2, #48	; 0x30
   3211c:	mov	r1, #0
   32120:	mov	r0, r3
   32124:	bl	10f40 <memset@plt>
   32128:	cmp	r8, #0
   3212c:	beq	321a8 <fputs@plt+0x21034>
   32130:	ldr	r0, [r5]
   32134:	movw	r3, #32968	; 0x80c8
   32138:	movt	r3, #8
   3213c:	ldrh	r2, [r0, #8]
   32140:	and	r2, r2, #31
   32144:	add	r3, r3, r2
   32148:	ldrb	r3, [r3, #3076]	; 0xc04
   3214c:	sub	r3, r3, #1
   32150:	cmp	r3, #1
   32154:	bhi	321b8 <fputs@plt+0x21044>
   32158:	bl	178e0 <fputs@plt+0x676c>
   3215c:	vldr	d6, [pc, #740]	; 32448 <fputs@plt+0x212d4>
   32160:	vldr	d7, [pc, #744]	; 32450 <fputs@plt+0x212dc>
   32164:	vmla.f64	d7, d0, d6
   32168:	vmov	r0, r1, d7
   3216c:	bl	85144 <fputs@plt+0x73fd0>
   32170:	strd	r0, [r6]
   32174:	mov	r3, #1
   32178:	strb	r3, [r6, #42]	; 0x2a
   3217c:	cmp	r8, #1
   32180:	movle	r0, #0
   32184:	ble	32d94 <fputs@plt+0x21c20>
   32188:	mov	r4, #1
   3218c:	vldr	d8, [pc, #708]	; 32458 <fputs@plt+0x212e4>
   32190:	vldr	d11, [pc, #712]	; 32460 <fputs@plt+0x212ec>
   32194:	vldr	d10, [pc, #716]	; 32468 <fputs@plt+0x212f4>
   32198:	vldr	d9, [pc, #688]	; 32450 <fputs@plt+0x212dc>
   3219c:	vldr	d14, [pc, #716]	; 32470 <fputs@plt+0x212fc>
   321a0:	vldr	d13, [pc, #672]	; 32448 <fputs@plt+0x212d4>
   321a4:	b	324d0 <fputs@plt+0x2135c>
   321a8:	mov	r1, r6
   321ac:	mov	r0, r9
   321b0:	bl	17d80 <fputs@plt+0x6c0c>
   321b4:	b	32d94 <fputs@plt+0x21c20>
   321b8:	bl	31d00 <fputs@plt+0x20b8c>
   321bc:	subs	r7, r0, #0
   321c0:	moveq	r0, #1
   321c4:	beq	32d94 <fputs@plt+0x21c20>
   321c8:	ldrb	r3, [r7]
   321cc:	cmp	r3, #45	; 0x2d
   321d0:	addeq	sl, r7, #1
   321d4:	moveq	fp, #1
   321d8:	movne	sl, r7
   321dc:	movne	fp, #0
   321e0:	add	r3, sp, #72	; 0x48
   321e4:	str	r3, [sp]
   321e8:	add	r3, sp, #40	; 0x28
   321ec:	add	r2, sp, #32
   321f0:	movw	r1, #47880	; 0xbb08
   321f4:	movt	r1, #8
   321f8:	mov	r0, sl
   321fc:	bl	1f288 <fputs@plt+0xe114>
   32200:	cmp	r0, #3
   32204:	bne	32dc4 <fputs@plt+0x21c50>
   32208:	add	r4, sl, #10
   3220c:	ldrb	r2, [sl, #10]
   32210:	movw	r3, #32968	; 0x80c8
   32214:	movt	r3, #8
   32218:	add	r3, r3, r2
   3221c:	ldrb	r3, [r3, #320]	; 0x140
   32220:	cmp	r2, #84	; 0x54
   32224:	orreq	r3, r3, #1
   32228:	tst	r3, #1
   3222c:	beq	32254 <fputs@plt+0x210e0>
   32230:	movw	r1, #32968	; 0x80c8
   32234:	movt	r1, #8
   32238:	ldrb	r2, [r4, #1]!
   3223c:	add	r3, r1, r2
   32240:	ldrb	r3, [r3, #320]	; 0x140
   32244:	cmp	r2, #84	; 0x54
   32248:	orreq	r3, r3, #1
   3224c:	tst	r3, #1
   32250:	bne	32238 <fputs@plt+0x210c4>
   32254:	mov	r1, r6
   32258:	mov	r0, r4
   3225c:	bl	1f3e4 <fputs@plt+0xe270>
   32260:	cmp	r0, #0
   32264:	beq	32278 <fputs@plt+0x21104>
   32268:	ldrb	r3, [r4]
   3226c:	cmp	r3, #0
   32270:	bne	32dc4 <fputs@plt+0x21c50>
   32274:	strb	r3, [r6, #41]	; 0x29
   32278:	mov	r3, #0
   3227c:	strb	r3, [r6, #42]	; 0x2a
   32280:	mov	r3, #1
   32284:	strb	r3, [r6, #40]	; 0x28
   32288:	cmp	fp, #0
   3228c:	ldr	r3, [sp, #32]
   32290:	rsbne	r3, r3, #0
   32294:	str	r3, [r6, #8]
   32298:	ldr	r3, [sp, #40]	; 0x28
   3229c:	str	r3, [r6, #12]
   322a0:	ldr	r3, [sp, #72]	; 0x48
   322a4:	str	r3, [r6, #16]
   322a8:	ldrb	r3, [r6, #43]	; 0x2b
   322ac:	cmp	r3, #0
   322b0:	beq	3217c <fputs@plt+0x21008>
   322b4:	mov	r0, r6
   322b8:	bl	1346c <fputs@plt+0x22f8>
   322bc:	b	3217c <fputs@plt+0x21008>
   322c0:	mov	r1, r6
   322c4:	mov	r0, r9
   322c8:	bl	17d80 <fputs@plt+0x6c0c>
   322cc:	cmp	r0, #0
   322d0:	movne	r0, #1
   322d4:	bne	32d94 <fputs@plt+0x21c20>
   322d8:	b	3217c <fputs@plt+0x21008>
   322dc:	ldrb	r2, [sp, #41]	; 0x29
   322e0:	cmp	r2, #0
   322e4:	cmpne	r2, #58	; 0x3a
   322e8:	beq	329c0 <fputs@plt+0x2184c>
   322ec:	movw	r3, #32968	; 0x80c8
   322f0:	movt	r3, #8
   322f4:	add	r3, r3, r2
   322f8:	ldrb	r3, [r3, #320]	; 0x140
   322fc:	tst	r3, #1
   32300:	addne	r7, sp, #41	; 0x29
   32304:	movne	r2, #1
   32308:	bne	32344 <fputs@plt+0x211d0>
   3230c:	add	r1, sp, #42	; 0x2a
   32310:	mov	r2, #1
   32314:	movw	r0, #32968	; 0x80c8
   32318:	movt	r0, #8
   3231c:	add	r2, r2, #1
   32320:	mov	r7, r1
   32324:	ldrb	r3, [r1], #1
   32328:	cmp	r3, #0
   3232c:	cmpne	r3, #58	; 0x3a
   32330:	beq	32344 <fputs@plt+0x211d0>
   32334:	add	r3, r0, r3
   32338:	ldrb	r3, [r3, #320]	; 0x140
   3233c:	tst	r3, #1
   32340:	beq	3231c <fputs@plt+0x211a8>
   32344:	mov	r3, #1
   32348:	add	r1, sp, #32
   3234c:	add	r0, sp, #40	; 0x28
   32350:	bl	142c4 <fputs@plt+0x3150>
   32354:	cmp	r0, #0
   32358:	beq	3243c <fputs@plt+0x212c8>
   3235c:	ldrb	r2, [r7]
   32360:	cmp	r2, #58	; 0x3a
   32364:	beq	329cc <fputs@plt+0x21858>
   32368:	movw	r3, #32968	; 0x80c8
   3236c:	movt	r3, #8
   32370:	add	r3, r3, r2
   32374:	ldrb	r3, [r3, #320]	; 0x140
   32378:	tst	r3, #1
   3237c:	beq	3239c <fputs@plt+0x21228>
   32380:	movw	r2, #32968	; 0x80c8
   32384:	movt	r2, #8
   32388:	ldrb	r3, [r7, #1]!
   3238c:	add	r3, r2, r3
   32390:	ldrb	r3, [r3, #320]	; 0x140
   32394:	tst	r3, #1
   32398:	bne	32388 <fputs@plt+0x21214>
   3239c:	mov	r0, r7
   323a0:	bl	1c2f8 <fputs@plt+0xb184>
   323a4:	mov	sl, r0
   323a8:	sub	r3, r0, #3
   323ac:	cmp	r3, #7
   323b0:	bhi	324b8 <fputs@plt+0x21344>
   323b4:	sub	r3, r0, #1
   323b8:	ldrb	r2, [r7, r3]
   323bc:	cmp	r2, #115	; 0x73
   323c0:	beq	32ae0 <fputs@plt+0x2196c>
   323c4:	mov	r0, r6
   323c8:	bl	1346c <fputs@plt+0x22f8>
   323cc:	mov	r3, #0
   323d0:	str	r3, [sp, #28]
   323d4:	vldr	d12, [sp, #32]
   323d8:	vcmpe.f64	d12, d8
   323dc:	vmrs	APSR_nzcv, fpscr
   323e0:	vmovpl.f64	d15, d9
   323e4:	vmovmi.f64	d15, d10
   323e8:	cmp	sl, #3
   323ec:	beq	32af0 <fputs@plt+0x2197c>
   323f0:	cmp	sl, #4
   323f4:	beq	32b30 <fputs@plt+0x219bc>
   323f8:	cmp	sl, #6
   323fc:	beq	32b74 <fputs@plt+0x21a00>
   32400:	cmp	sl, #5
   32404:	beq	32c38 <fputs@plt+0x21ac4>
   32408:	mov	r3, #1
   3240c:	str	r3, [sp, #28]
   32410:	mov	r3, #0
   32414:	strb	r3, [r6, #40]	; 0x28
   32418:	strb	r3, [r6, #41]	; 0x29
   3241c:	strb	r3, [r6, #43]	; 0x2b
   32420:	b	324b8 <fputs@plt+0x21344>
   32424:	movw	r1, #47896	; 0xbb18
   32428:	movt	r1, #8
   3242c:	add	r0, sp, #40	; 0x28
   32430:	bl	11150 <strcmp@plt>
   32434:	cmp	r0, #0
   32438:	beq	32478 <fputs@plt+0x21304>
   3243c:	mov	r0, #1
   32440:	b	32d94 <fputs@plt+0x21c20>
   32444:	nop	{0}
   32448:	andeq	r0, r0, r0
   3244c:	orrsmi	r9, r4, r0, ror r9
   32450:	andeq	r0, r0, r0
   32454:	svccc	0x00e00000
	...
   32464:	andsmi	r0, ip, r0
   32468:	andeq	r0, r0, r0
   3246c:	svclt	0x00e00000
   32470:	andeq	r0, r0, r0
   32474:	eorsmi	r0, lr, r0
   32478:	mov	r0, r6
   3247c:	bl	1346c <fputs@plt+0x22f8>
   32480:	add	r2, sp, #28
   32484:	mov	r1, r9
   32488:	mov	r0, r6
   3248c:	bl	2c680 <fputs@plt+0x1b50c>
   32490:	ldr	r3, [r6]
   32494:	ldr	r2, [r6, #4]
   32498:	adds	r0, r3, r0
   3249c:	adc	r1, r2, r1
   324a0:	str	r0, [r6]
   324a4:	str	r1, [r6, #4]
   324a8:	mov	r3, #0
   324ac:	strb	r3, [r6, #40]	; 0x28
   324b0:	strb	r3, [r6, #41]	; 0x29
   324b4:	strb	r3, [r6, #43]	; 0x2b
   324b8:	ldr	r3, [sp, #28]
   324bc:	cmp	r3, #0
   324c0:	bne	32db4 <fputs@plt+0x21c40>
   324c4:	add	r4, r4, #1
   324c8:	cmp	r8, r4
   324cc:	beq	32d88 <fputs@plt+0x21c14>
   324d0:	ldr	r0, [r5, #4]!
   324d4:	bl	31d00 <fputs@plt+0x20b8c>
   324d8:	cmp	r0, #0
   324dc:	beq	32d90 <fputs@plt+0x21c1c>
   324e0:	mov	r3, #1
   324e4:	str	r3, [sp, #28]
   324e8:	ldrb	r2, [r0]
   324ec:	cmp	r2, #0
   324f0:	moveq	r3, #0
   324f4:	beq	32540 <fputs@plt+0x213cc>
   324f8:	movw	r3, #32968	; 0x80c8
   324fc:	movt	r3, #8
   32500:	add	r3, r3, r2
   32504:	ldrb	r3, [r3, #64]	; 0x40
   32508:	strb	r3, [sp, #40]	; 0x28
   3250c:	add	ip, sp, #40	; 0x28
   32510:	mov	r3, #1
   32514:	movw	r1, #32968	; 0x80c8
   32518:	movt	r1, #8
   3251c:	ldrb	r2, [r0, #1]!
   32520:	cmp	r2, #0
   32524:	beq	32540 <fputs@plt+0x213cc>
   32528:	add	r2, r1, r2
   3252c:	ldrb	r2, [r2, #64]	; 0x40
   32530:	strb	r2, [ip, #1]!
   32534:	add	r3, r3, #1
   32538:	cmp	r3, #29
   3253c:	bne	3251c <fputs@plt+0x213a8>
   32540:	add	r2, sp, #120	; 0x78
   32544:	add	r3, r2, r3
   32548:	mov	r2, #0
   3254c:	strb	r2, [r3, #-80]	; 0xffffffb0
   32550:	ldrb	r3, [sp, #40]	; 0x28
   32554:	sub	r3, r3, #43	; 0x2b
   32558:	cmp	r3, #76	; 0x4c
   3255c:	ldrls	pc, [pc, r3, lsl #2]
   32560:	b	32dbc <fputs@plt+0x21c48>
   32564:	ldrdeq	r2, [r3], -ip
   32568:			; <UNDEFINED> instruction: 0x00032dbc
   3256c:	ldrdeq	r2, [r3], -ip
   32570:			; <UNDEFINED> instruction: 0x00032dbc
   32574:			; <UNDEFINED> instruction: 0x00032dbc
   32578:	ldrdeq	r2, [r3], -ip
   3257c:	ldrdeq	r2, [r3], -ip
   32580:	ldrdeq	r2, [r3], -ip
   32584:	ldrdeq	r2, [r3], -ip
   32588:	ldrdeq	r2, [r3], -ip
   3258c:	ldrdeq	r2, [r3], -ip
   32590:	ldrdeq	r2, [r3], -ip
   32594:	ldrdeq	r2, [r3], -ip
   32598:	ldrdeq	r2, [r3], -ip
   3259c:	ldrdeq	r2, [r3], -ip
   325a0:			; <UNDEFINED> instruction: 0x00032dbc
   325a4:			; <UNDEFINED> instruction: 0x00032dbc
   325a8:			; <UNDEFINED> instruction: 0x00032dbc
   325ac:			; <UNDEFINED> instruction: 0x00032dbc
   325b0:			; <UNDEFINED> instruction: 0x00032dbc
   325b4:			; <UNDEFINED> instruction: 0x00032dbc
   325b8:			; <UNDEFINED> instruction: 0x00032dbc
   325bc:			; <UNDEFINED> instruction: 0x00032dbc
   325c0:			; <UNDEFINED> instruction: 0x00032dbc
   325c4:			; <UNDEFINED> instruction: 0x00032dbc
   325c8:			; <UNDEFINED> instruction: 0x00032dbc
   325cc:			; <UNDEFINED> instruction: 0x00032dbc
   325d0:			; <UNDEFINED> instruction: 0x00032dbc
   325d4:			; <UNDEFINED> instruction: 0x00032dbc
   325d8:			; <UNDEFINED> instruction: 0x00032dbc
   325dc:			; <UNDEFINED> instruction: 0x00032dbc
   325e0:			; <UNDEFINED> instruction: 0x00032dbc
   325e4:			; <UNDEFINED> instruction: 0x00032dbc
   325e8:			; <UNDEFINED> instruction: 0x00032dbc
   325ec:			; <UNDEFINED> instruction: 0x00032dbc
   325f0:			; <UNDEFINED> instruction: 0x00032dbc
   325f4:			; <UNDEFINED> instruction: 0x00032dbc
   325f8:			; <UNDEFINED> instruction: 0x00032dbc
   325fc:			; <UNDEFINED> instruction: 0x00032dbc
   32600:			; <UNDEFINED> instruction: 0x00032dbc
   32604:			; <UNDEFINED> instruction: 0x00032dbc
   32608:			; <UNDEFINED> instruction: 0x00032dbc
   3260c:			; <UNDEFINED> instruction: 0x00032dbc
   32610:			; <UNDEFINED> instruction: 0x00032dbc
   32614:			; <UNDEFINED> instruction: 0x00032dbc
   32618:			; <UNDEFINED> instruction: 0x00032dbc
   3261c:			; <UNDEFINED> instruction: 0x00032dbc
   32620:			; <UNDEFINED> instruction: 0x00032dbc
   32624:			; <UNDEFINED> instruction: 0x00032dbc
   32628:			; <UNDEFINED> instruction: 0x00032dbc
   3262c:			; <UNDEFINED> instruction: 0x00032dbc
   32630:			; <UNDEFINED> instruction: 0x00032dbc
   32634:			; <UNDEFINED> instruction: 0x00032dbc
   32638:			; <UNDEFINED> instruction: 0x00032dbc
   3263c:			; <UNDEFINED> instruction: 0x00032dbc
   32640:			; <UNDEFINED> instruction: 0x00032dbc
   32644:			; <UNDEFINED> instruction: 0x00032dbc
   32648:			; <UNDEFINED> instruction: 0x00032dbc
   3264c:			; <UNDEFINED> instruction: 0x00032dbc
   32650:			; <UNDEFINED> instruction: 0x00032dbc
   32654:			; <UNDEFINED> instruction: 0x00032dbc
   32658:			; <UNDEFINED> instruction: 0x00032dbc
   3265c:			; <UNDEFINED> instruction: 0x00032dbc
   32660:			; <UNDEFINED> instruction: 0x00032dbc
   32664:			; <UNDEFINED> instruction: 0x00032dbc
   32668:	andeq	r2, r3, r4, lsr #8
   3266c:			; <UNDEFINED> instruction: 0x00032dbc
   32670:			; <UNDEFINED> instruction: 0x00032dbc
   32674:			; <UNDEFINED> instruction: 0x00032dbc
   32678:			; <UNDEFINED> instruction: 0x00032dbc
   3267c:			; <UNDEFINED> instruction: 0x00032dbc
   32680:			; <UNDEFINED> instruction: 0x00032dbc
   32684:	andeq	r2, r3, r0, lsl r9
   32688:			; <UNDEFINED> instruction: 0x00032dbc
   3268c:	muleq	r3, r8, r6
   32690:			; <UNDEFINED> instruction: 0x00032dbc
   32694:	andeq	r2, r3, ip, asr #15
   32698:	movw	r1, #47908	; 0xbb24
   3269c:	movt	r1, #8
   326a0:	add	r0, sp, #40	; 0x28
   326a4:	bl	11150 <strcmp@plt>
   326a8:	cmp	r0, #0
   326ac:	bne	326bc <fputs@plt+0x21548>
   326b0:	ldrb	r3, [r6, #42]	; 0x2a
   326b4:	cmp	r3, #0
   326b8:	bne	32718 <fputs@plt+0x215a4>
   326bc:	movw	r1, #47920	; 0xbb30
   326c0:	movt	r1, #8
   326c4:	add	r0, sp, #40	; 0x28
   326c8:	bl	11150 <strcmp@plt>
   326cc:	cmp	r0, #0
   326d0:	bne	3243c <fputs@plt+0x212c8>
   326d4:	ldrb	r3, [r6, #44]	; 0x2c
   326d8:	cmp	r3, #0
   326dc:	bne	324c4 <fputs@plt+0x21350>
   326e0:	mov	r0, r6
   326e4:	bl	1346c <fputs@plt+0x22f8>
   326e8:	add	r2, sp, #28
   326ec:	mov	r1, r9
   326f0:	mov	r0, r6
   326f4:	bl	2c680 <fputs@plt+0x1b50c>
   326f8:	mov	r7, r0
   326fc:	mov	sl, r1
   32700:	ldr	r3, [sp, #28]
   32704:	cmp	r3, #0
   32708:	beq	32770 <fputs@plt+0x215fc>
   3270c:	mov	r3, #1
   32710:	strb	r3, [r6, #44]	; 0x2c
   32714:	b	324b8 <fputs@plt+0x21344>
   32718:	movw	r0, #43200	; 0xa8c0
   3271c:	ldr	ip, [r6]
   32720:	ldr	r1, [r6, #4]
   32724:	movw	r2, #20864	; 0x5180
   32728:	movt	r2, #1
   3272c:	mov	r3, #0
   32730:	adds	r0, r0, ip
   32734:	mov	ip, #0
   32738:	adc	r1, ip, r1
   3273c:	bl	85024 <fputs@plt+0x73eb0>
   32740:	mov	r3, #8704	; 0x2200
   32744:	movt	r3, #15955	; 0x3e53
   32748:	adds	r0, r0, r3
   3274c:	movw	r3, #49096	; 0xbfc8
   32750:	adc	r1, r1, r3
   32754:	str	r0, [r6]
   32758:	str	r1, [r6, #4]
   3275c:	mov	r3, #0
   32760:	strb	r3, [r6, #40]	; 0x28
   32764:	strb	r3, [r6, #41]	; 0x29
   32768:	strb	r3, [r6, #43]	; 0x2b
   3276c:	b	324c4 <fputs@plt+0x21350>
   32770:	ldr	r3, [r6]
   32774:	ldr	r2, [r6, #4]
   32778:	subs	r3, r3, r0
   3277c:	sbc	r2, r2, r1
   32780:	str	r3, [r6]
   32784:	str	r2, [r6, #4]
   32788:	mov	r3, #0
   3278c:	strb	r3, [r6, #40]	; 0x28
   32790:	strb	r3, [r6, #41]	; 0x29
   32794:	strb	r3, [r6, #43]	; 0x2b
   32798:	add	r2, sp, #28
   3279c:	mov	r1, r9
   327a0:	mov	r0, r6
   327a4:	bl	2c680 <fputs@plt+0x1b50c>
   327a8:	subs	r0, r7, r0
   327ac:	sbc	r1, sl, r1
   327b0:	ldr	r3, [r6]
   327b4:	ldr	r2, [r6, #4]
   327b8:	adds	r3, r3, r0
   327bc:	adc	r2, r2, r1
   327c0:	str	r3, [r6]
   327c4:	str	r2, [r6, #4]
   327c8:	b	3270c <fputs@plt+0x21598>
   327cc:	mov	r2, #8
   327d0:	movw	r1, #47924	; 0xbb34
   327d4:	movt	r1, #8
   327d8:	add	r0, sp, #40	; 0x28
   327dc:	bl	110fc <strncmp@plt>
   327e0:	cmp	r0, #0
   327e4:	bne	3243c <fputs@plt+0x212c8>
   327e8:	add	r0, sp, #48	; 0x30
   327ec:	bl	1c2f8 <fputs@plt+0xb184>
   327f0:	mov	r3, #1
   327f4:	mov	r2, r0
   327f8:	add	r1, sp, #32
   327fc:	add	r0, sp, #48	; 0x30
   32800:	bl	142c4 <fputs@plt+0x3150>
   32804:	cmp	r0, #0
   32808:	beq	324b8 <fputs@plt+0x21344>
   3280c:	vldr	d7, [sp, #32]
   32810:	vcvt.s32.f64	s24, d7
   32814:	vcvt.f64.s32	d6, s24
   32818:	vcmp.f64	d6, d7
   3281c:	vmrs	APSR_nzcv, fpscr
   32820:	moveq	r3, #1
   32824:	movne	r3, #0
   32828:	vmov	r2, s24
   3282c:	cmp	r2, #0
   32830:	movlt	r3, #0
   32834:	andge	r3, r3, #1
   32838:	cmp	r3, #0
   3283c:	beq	324b8 <fputs@plt+0x21344>
   32840:	vcmpe.f64	d7, d11
   32844:	vmrs	APSR_nzcv, fpscr
   32848:	bpl	324b8 <fputs@plt+0x21344>
   3284c:	mov	r0, r6
   32850:	bl	138b0 <fputs@plt+0x273c>
   32854:	mov	r3, #0
   32858:	strb	r3, [r6, #43]	; 0x2b
   3285c:	strb	r3, [r6, #42]	; 0x2a
   32860:	mov	r0, r6
   32864:	bl	1346c <fputs@plt+0x22f8>
   32868:	ldr	r7, [r6]
   3286c:	ldr	sl, [r6, #4]
   32870:	mov	r0, #35328	; 0x8a00
   32874:	movt	r0, #1977	; 0x7b9
   32878:	add	r3, pc, #896	; 0x380
   3287c:	ldrd	r2, [r3]
   32880:	adds	r0, r7, r0
   32884:	mov	r1, #0
   32888:	adc	r1, sl, r1
   3288c:	bl	85024 <fputs@plt+0x73eb0>
   32890:	mov	r2, #7
   32894:	mov	r3, #0
   32898:	bl	85024 <fputs@plt+0x73eb0>
   3289c:	vmov	r0, s24
   328a0:	asr	r1, r0, #31
   328a4:	strd	r2, [sp, #16]
   328a8:	cmp	r0, r2
   328ac:	sbcs	r3, r1, r3
   328b0:	bge	328cc <fputs@plt+0x21758>
   328b4:	ldr	r3, [sp, #16]
   328b8:	subs	r3, r3, #7
   328bc:	str	r3, [sp, #16]
   328c0:	ldr	r3, [sp, #20]
   328c4:	sbc	r3, r3, #0
   328c8:	str	r3, [sp, #20]
   328cc:	ldr	r3, [sp, #16]
   328d0:	subs	r2, r0, r3
   328d4:	ldr	r3, [sp, #20]
   328d8:	sbc	ip, r1, r3
   328dc:	mov	r0, #23552	; 0x5c00
   328e0:	movt	r0, #1318	; 0x526
   328e4:	mov	r1, #0
   328e8:	umull	r2, r3, r2, r0
   328ec:	mla	r3, r0, ip, r3
   328f0:	adds	r7, r2, r7
   328f4:	adc	sl, r3, sl
   328f8:	str	r7, [r6]
   328fc:	str	sl, [r6, #4]
   32900:	strb	r1, [r6, #40]	; 0x28
   32904:	strb	r1, [r6, #41]	; 0x29
   32908:	strb	r1, [r6, #43]	; 0x2b
   3290c:	b	324c4 <fputs@plt+0x21350>
   32910:	mov	r2, #9
   32914:	movw	r1, #47936	; 0xbb40
   32918:	movt	r1, #8
   3291c:	add	r0, sp, #40	; 0x28
   32920:	bl	110fc <strncmp@plt>
   32924:	cmp	r0, #0
   32928:	bne	3243c <fputs@plt+0x212c8>
   3292c:	mov	r0, r6
   32930:	bl	13640 <fputs@plt+0x24cc>
   32934:	mov	r3, #1
   32938:	strb	r3, [r6, #41]	; 0x29
   3293c:	mov	r3, #0
   32940:	str	r3, [r6, #24]
   32944:	str	r3, [r6, #20]
   32948:	vstr	d8, [r6, #32]
   3294c:	strb	r3, [r6, #43]	; 0x2b
   32950:	strb	r3, [r6, #42]	; 0x2a
   32954:	movw	r1, #47948	; 0xbb4c
   32958:	movt	r1, #8
   3295c:	add	r0, sp, #49	; 0x31
   32960:	bl	11150 <strcmp@plt>
   32964:	cmp	r0, #0
   32968:	moveq	r3, #1
   3296c:	streq	r3, [r6, #16]
   32970:	beq	324c4 <fputs@plt+0x21350>
   32974:	movw	r1, #47956	; 0xbb54
   32978:	movt	r1, #8
   3297c:	add	r0, sp, #49	; 0x31
   32980:	bl	11150 <strcmp@plt>
   32984:	cmp	r0, #0
   32988:	beq	329a8 <fputs@plt+0x21834>
   3298c:	movw	r1, #47964	; 0xbb5c
   32990:	movt	r1, #8
   32994:	add	r0, sp, #49	; 0x31
   32998:	bl	11150 <strcmp@plt>
   3299c:	cmp	r0, #0
   329a0:	beq	324c4 <fputs@plt+0x21350>
   329a4:	b	324b8 <fputs@plt+0x21344>
   329a8:	mov	r0, r6
   329ac:	bl	13640 <fputs@plt+0x24cc>
   329b0:	mov	r3, #1
   329b4:	str	r3, [r6, #12]
   329b8:	str	r3, [r6, #16]
   329bc:	b	324c4 <fputs@plt+0x21350>
   329c0:	add	r7, sp, #41	; 0x29
   329c4:	mov	r2, #1
   329c8:	b	32344 <fputs@plt+0x211d0>
   329cc:	movw	r3, #32968	; 0x80c8
   329d0:	movt	r3, #8
   329d4:	ldrb	r2, [sp, #40]	; 0x28
   329d8:	add	r3, r3, r2
   329dc:	ldrb	r3, [r3, #320]	; 0x140
   329e0:	tst	r3, #4
   329e4:	addeq	r0, sp, #41	; 0x29
   329e8:	addne	r0, sp, #40	; 0x28
   329ec:	mov	r2, #0
   329f0:	mov	r3, #0
   329f4:	strd	r2, [sp, #72]	; 0x48
   329f8:	strd	r2, [sp, #80]	; 0x50
   329fc:	strd	r2, [sp, #88]	; 0x58
   32a00:	strd	r2, [sp, #96]	; 0x60
   32a04:	strd	r2, [sp, #104]	; 0x68
   32a08:	strd	r2, [sp, #112]	; 0x70
   32a0c:	add	r1, sp, #72	; 0x48
   32a10:	bl	1f3e4 <fputs@plt+0xe270>
   32a14:	cmp	r0, #0
   32a18:	bne	324b8 <fputs@plt+0x21344>
   32a1c:	add	r0, sp, #72	; 0x48
   32a20:	bl	1346c <fputs@plt+0x22f8>
   32a24:	ldr	r7, [sp, #72]	; 0x48
   32a28:	mov	r3, #53760	; 0xd200
   32a2c:	movt	r3, #64876	; 0xfd6c
   32a30:	adds	r7, r7, r3
   32a34:	ldr	sl, [sp, #76]	; 0x4c
   32a38:	sbc	sl, sl, #0
   32a3c:	add	r3, pc, #444	; 0x1bc
   32a40:	ldrd	r2, [r3]
   32a44:	mov	r0, r7
   32a48:	mov	r1, sl
   32a4c:	bl	85024 <fputs@plt+0x73eb0>
   32a50:	mov	r2, #41984	; 0xa400
   32a54:	movt	r2, #64217	; 0xfad9
   32a58:	rsb	r3, r0, #0
   32a5c:	mla	r1, r2, r1, r3
   32a60:	umull	r2, r3, r0, r2
   32a64:	add	r3, r1, r3
   32a68:	adds	r1, r2, r7
   32a6c:	str	r1, [sp, #8]
   32a70:	adc	r3, r3, sl
   32a74:	str	r3, [sp, #12]
   32a78:	ldrd	r2, [sp, #8]
   32a7c:	strd	r2, [sp, #72]	; 0x48
   32a80:	ldrb	r3, [sp, #40]	; 0x28
   32a84:	cmp	r3, #45	; 0x2d
   32a88:	beq	32acc <fputs@plt+0x21958>
   32a8c:	mov	r0, r6
   32a90:	bl	1346c <fputs@plt+0x22f8>
   32a94:	mov	r2, #0
   32a98:	strb	r2, [r6, #40]	; 0x28
   32a9c:	strb	r2, [r6, #41]	; 0x29
   32aa0:	strb	r2, [r6, #43]	; 0x2b
   32aa4:	ldr	r3, [r6]
   32aa8:	ldr	r1, [r6, #4]
   32aac:	ldr	r0, [sp, #72]	; 0x48
   32ab0:	adds	r3, r3, r0
   32ab4:	ldr	r0, [sp, #76]	; 0x4c
   32ab8:	adc	r1, r1, r0
   32abc:	str	r3, [r6]
   32ac0:	str	r1, [r6, #4]
   32ac4:	str	r2, [sp, #28]
   32ac8:	b	324b8 <fputs@plt+0x21344>
   32acc:	ldrd	r2, [sp, #8]
   32ad0:	rsbs	r2, r2, #0
   32ad4:	rsc	r3, r3, #0
   32ad8:	strd	r2, [sp, #72]	; 0x48
   32adc:	b	32a8c <fputs@plt+0x21918>
   32ae0:	mov	r2, #0
   32ae4:	strb	r2, [r7, r3]
   32ae8:	mov	sl, r3
   32aec:	b	323c4 <fputs@plt+0x21250>
   32af0:	movw	r1, #47964	; 0xbb5c
   32af4:	movt	r1, #8
   32af8:	mov	r0, r7
   32afc:	bl	11150 <strcmp@plt>
   32b00:	cmp	r0, #0
   32b04:	bne	32408 <fputs@plt+0x21294>
   32b08:	vmla.f64	d15, d12, d13
   32b0c:	vmov	r0, r1, d15
   32b10:	bl	85144 <fputs@plt+0x73fd0>
   32b14:	ldr	r3, [r6]
   32b18:	ldr	r2, [r6, #4]
   32b1c:	adds	r3, r3, r0
   32b20:	adc	r2, r2, r1
   32b24:	str	r3, [r6]
   32b28:	str	r2, [r6, #4]
   32b2c:	b	32410 <fputs@plt+0x2129c>
   32b30:	movw	r1, #47968	; 0xbb60
   32b34:	movt	r1, #8
   32b38:	mov	r0, r7
   32b3c:	bl	11150 <strcmp@plt>
   32b40:	cmp	r0, #0
   32b44:	bne	32cfc <fputs@plt+0x21b88>
   32b48:	vldr	d7, [pc, #184]	; 32c08 <fputs@plt+0x21a94>
   32b4c:	vmla.f64	d15, d12, d7
   32b50:	vmov	r0, r1, d15
   32b54:	bl	85144 <fputs@plt+0x73fd0>
   32b58:	ldr	r3, [r6]
   32b5c:	ldr	r2, [r6, #4]
   32b60:	adds	r3, r3, r0
   32b64:	adc	r2, r2, r1
   32b68:	str	r3, [r6]
   32b6c:	str	r2, [r6, #4]
   32b70:	b	32410 <fputs@plt+0x2129c>
   32b74:	movw	r1, #47976	; 0xbb68
   32b78:	movt	r1, #8
   32b7c:	mov	r0, r7
   32b80:	bl	11150 <strcmp@plt>
   32b84:	cmp	r0, #0
   32b88:	bne	32bb8 <fputs@plt+0x21a44>
   32b8c:	vldr	d7, [pc, #124]	; 32c10 <fputs@plt+0x21a9c>
   32b90:	vmla.f64	d15, d12, d7
   32b94:	vmov	r0, r1, d15
   32b98:	bl	85144 <fputs@plt+0x73fd0>
   32b9c:	ldr	r3, [r6]
   32ba0:	ldr	r2, [r6, #4]
   32ba4:	adds	r3, r3, r0
   32ba8:	adc	r2, r2, r1
   32bac:	str	r3, [r6]
   32bb0:	str	r2, [r6, #4]
   32bb4:	b	32410 <fputs@plt+0x2129c>
   32bb8:	movw	r1, #47984	; 0xbb70
   32bbc:	movt	r1, #8
   32bc0:	mov	r0, r7
   32bc4:	bl	11150 <strcmp@plt>
   32bc8:	cmp	r0, #0
   32bcc:	bne	32408 <fputs@plt+0x21294>
   32bd0:	vldr	d7, [pc, #64]	; 32c18 <fputs@plt+0x21aa4>
   32bd4:	vmla.f64	d15, d12, d7
   32bd8:	vmov	r0, r1, d15
   32bdc:	bl	85144 <fputs@plt+0x73fd0>
   32be0:	ldr	r3, [r6]
   32be4:	ldr	r2, [r6, #4]
   32be8:	adds	r3, r3, r0
   32bec:	adc	r2, r2, r1
   32bf0:	str	r3, [r6]
   32bf4:	str	r2, [r6, #4]
   32bf8:	b	32410 <fputs@plt+0x2129c>
   32bfc:	nop	{0}
   32c00:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   32c0c:	cmpmi	fp, r0, asr #14
   32c10:	andeq	r0, r0, r0
   32c14:	rscmi	r4, sp, r0, lsl #24
   32c18:	andeq	r0, r0, r0
   32c1c:	addmi	r4, pc, r0
   32c20:	andeq	r0, r0, r0
   32c24:	rsbsmi	sp, r6, r0
   32c28:	andeq	r0, r0, r0
   32c2c:	orrsmi	r9, r4, r0, ror r9
   32c30:	andeq	r0, r0, r0
   32c34:	svccc	0x00e00000
   32c38:	movw	r1, #47948	; 0xbb4c
   32c3c:	movt	r1, #8
   32c40:	mov	r0, r7
   32c44:	bl	11150 <strcmp@plt>
   32c48:	cmp	r0, #0
   32c4c:	bne	32408 <fputs@plt+0x21294>
   32c50:	mov	r0, r6
   32c54:	bl	138b0 <fputs@plt+0x273c>
   32c58:	vldr	d7, [sp, #32]
   32c5c:	vcvt.s32.f64	s15, d7
   32c60:	vmov	r2, s15
   32c64:	ldr	r3, [r6, #12]
   32c68:	add	r2, r2, r3
   32c6c:	cmp	r2, #0
   32c70:	subgt	r3, r2, #1
   32c74:	suble	r3, r2, #12
   32c78:	movw	r1, #43691	; 0xaaab
   32c7c:	movt	r1, #10922	; 0x2aaa
   32c80:	smull	r0, r1, r1, r3
   32c84:	asr	r3, r3, #31
   32c88:	rsb	r3, r3, r1, asr #1
   32c8c:	ldr	r1, [r6, #8]
   32c90:	add	r1, r1, r3
   32c94:	str	r1, [r6, #8]
   32c98:	sub	r3, r3, r3, lsl #2
   32c9c:	add	r3, r2, r3, lsl #2
   32ca0:	str	r3, [r6, #12]
   32ca4:	mov	r3, #0
   32ca8:	strb	r3, [r6, #42]	; 0x2a
   32cac:	mov	r0, r6
   32cb0:	bl	1346c <fputs@plt+0x22f8>
   32cb4:	vldr	d7, [sp, #32]
   32cb8:	vcvt.s32.f64	s12, d7
   32cbc:	vcvt.f64.s32	d6, s12
   32cc0:	vcmp.f64	d7, d6
   32cc4:	vmrs	APSR_nzcv, fpscr
   32cc8:	beq	32410 <fputs@plt+0x2129c>
   32ccc:	vsub.f64	d7, d7, d6
   32cd0:	vmul.f64	d7, d7, d14
   32cd4:	vmla.f64	d15, d7, d13
   32cd8:	vmov	r0, r1, d15
   32cdc:	bl	85144 <fputs@plt+0x73fd0>
   32ce0:	ldr	r3, [r6]
   32ce4:	ldr	r2, [r6, #4]
   32ce8:	adds	r3, r3, r0
   32cec:	adc	r2, r2, r1
   32cf0:	str	r3, [r6]
   32cf4:	str	r2, [r6, #4]
   32cf8:	b	32410 <fputs@plt+0x2129c>
   32cfc:	movw	r1, #47956	; 0xbb54
   32d00:	movt	r1, #8
   32d04:	mov	r0, r7
   32d08:	bl	11150 <strcmp@plt>
   32d0c:	cmp	r0, #0
   32d10:	bne	32408 <fputs@plt+0x21294>
   32d14:	vcvt.s32.f64	s24, d12
   32d18:	mov	r0, r6
   32d1c:	bl	138b0 <fputs@plt+0x273c>
   32d20:	ldr	r3, [r6, #8]
   32d24:	vmov	r2, s24
   32d28:	add	r3, r3, r2
   32d2c:	str	r3, [r6, #8]
   32d30:	mov	r3, #0
   32d34:	strb	r3, [r6, #42]	; 0x2a
   32d38:	mov	r0, r6
   32d3c:	bl	1346c <fputs@plt+0x22f8>
   32d40:	vcvt.f64.s32	d7, s24
   32d44:	vldr	d6, [sp, #32]
   32d48:	vcmp.f64	d7, d6
   32d4c:	vmrs	APSR_nzcv, fpscr
   32d50:	beq	32410 <fputs@plt+0x2129c>
   32d54:	vsub.f64	d7, d6, d7
   32d58:	vldr	d6, [pc, #-320]	; 32c20 <fputs@plt+0x21aac>
   32d5c:	vmul.f64	d7, d7, d6
   32d60:	vmla.f64	d15, d7, d13
   32d64:	vmov	r0, r1, d15
   32d68:	bl	85144 <fputs@plt+0x73fd0>
   32d6c:	ldr	r3, [r6]
   32d70:	ldr	r2, [r6, #4]
   32d74:	adds	r3, r3, r0
   32d78:	adc	r2, r2, r1
   32d7c:	str	r3, [r6]
   32d80:	str	r2, [r6, #4]
   32d84:	b	32410 <fputs@plt+0x2129c>
   32d88:	mov	r0, #0
   32d8c:	b	32d94 <fputs@plt+0x21c20>
   32d90:	mov	r0, #1
   32d94:	add	sp, sp, #124	; 0x7c
   32d98:	vpop	{d8-d15}
   32d9c:	ldrd	r4, [sp]
   32da0:	ldrd	r6, [sp, #8]
   32da4:	ldrd	r8, [sp, #16]
   32da8:	ldrd	sl, [sp, #24]
   32dac:	add	sp, sp, #32
   32db0:	pop	{pc}		; (ldr pc, [sp], #4)
   32db4:	mov	r0, #1
   32db8:	b	32d94 <fputs@plt+0x21c20>
   32dbc:	mov	r0, #1
   32dc0:	b	32d94 <fputs@plt+0x21c20>
   32dc4:	mov	r1, r6
   32dc8:	mov	r0, r7
   32dcc:	bl	1f3e4 <fputs@plt+0xe270>
   32dd0:	cmp	r0, #0
   32dd4:	beq	3217c <fputs@plt+0x21008>
   32dd8:	movw	r1, #47892	; 0xbb14
   32ddc:	movt	r1, #8
   32de0:	mov	r0, r7
   32de4:	bl	14234 <fputs@plt+0x30c0>
   32de8:	cmp	r0, #0
   32dec:	beq	322c0 <fputs@plt+0x2114c>
   32df0:	mov	r0, r7
   32df4:	bl	1c2f8 <fputs@plt+0xb184>
   32df8:	mov	r3, #1
   32dfc:	mov	r2, r0
   32e00:	add	r1, sp, #72	; 0x48
   32e04:	mov	r0, r7
   32e08:	bl	142c4 <fputs@plt+0x3150>
   32e0c:	cmp	r0, #0
   32e10:	moveq	r0, #1
   32e14:	beq	32d94 <fputs@plt+0x21c20>
   32e18:	vldr	d5, [sp, #72]	; 0x48
   32e1c:	vldr	d6, [pc, #-508]	; 32c28 <fputs@plt+0x21ab4>
   32e20:	vldr	d7, [pc, #-504]	; 32c30 <fputs@plt+0x21abc>
   32e24:	vmla.f64	d7, d5, d6
   32e28:	vmov	r0, r1, d7
   32e2c:	bl	85144 <fputs@plt+0x73fd0>
   32e30:	strd	r0, [r6]
   32e34:	mov	r3, #1
   32e38:	strb	r3, [r6, #42]	; 0x2a
   32e3c:	b	3217c <fputs@plt+0x21008>
   32e40:	str	r4, [sp, #-8]!
   32e44:	str	lr, [sp, #4]
   32e48:	sub	sp, sp, #48	; 0x30
   32e4c:	mov	r4, r0
   32e50:	mov	r3, sp
   32e54:	bl	320ec <fputs@plt+0x20f78>
   32e58:	cmp	r0, #0
   32e5c:	beq	32e70 <fputs@plt+0x21cfc>
   32e60:	add	sp, sp, #48	; 0x30
   32e64:	ldr	r4, [sp]
   32e68:	add	sp, sp, #4
   32e6c:	pop	{pc}		; (ldr pc, [sp], #4)
   32e70:	mov	r0, sp
   32e74:	bl	1346c <fputs@plt+0x22f8>
   32e78:	ldrd	r0, [sp]
   32e7c:	bl	84fc4 <fputs@plt+0x73e50>
   32e80:	vldr	d0, [pc, #16]	; 32e98 <fputs@plt+0x21d24>
   32e84:	vmov	d7, r0, r1
   32e88:	vdiv.f64	d0, d7, d0
   32e8c:	mov	r0, r4
   32e90:	bl	29c18 <fputs@plt+0x18aa4>
   32e94:	b	32e60 <fputs@plt+0x21cec>
   32e98:	andeq	r0, r0, r0
   32e9c:	orrsmi	r9, r4, r0, ror r9
   32ea0:	movw	r3, #32968	; 0x80c8
   32ea4:	movt	r3, #8
   32ea8:	ldr	ip, [r2]
   32eac:	ldrh	ip, [ip, #8]
   32eb0:	and	ip, ip, #31
   32eb4:	add	r3, r3, ip
   32eb8:	ldrb	r3, [r3, #3076]	; 0xc04
   32ebc:	cmp	r3, #5
   32ec0:	bxeq	lr
   32ec4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   32ec8:	strd	r6, [sp, #8]
   32ecc:	str	r8, [sp, #16]
   32ed0:	str	lr, [sp, #20]
   32ed4:	mov	r5, r2
   32ed8:	mov	r7, r1
   32edc:	mov	r4, r0
   32ee0:	mov	r1, #28
   32ee4:	bl	2bf50 <fputs@plt+0x1addc>
   32ee8:	subs	r6, r0, #0
   32eec:	beq	32f58 <fputs@plt+0x21de4>
   32ef0:	ldr	r3, [r6, #20]
   32ef4:	ldr	r2, [r4]
   32ef8:	ldr	r2, [r2, #32]
   32efc:	ldr	r2, [r2, #92]	; 0x5c
   32f00:	str	r2, [r6, #20]
   32f04:	cmp	r3, #0
   32f08:	beq	32f2c <fputs@plt+0x21db8>
   32f0c:	cmp	r7, #2
   32f10:	movne	r2, #1
   32f14:	movwne	r4, #47992	; 0xbb78
   32f18:	movtne	r4, #8
   32f1c:	beq	32f6c <fputs@plt+0x21df8>
   32f20:	mov	r1, r4
   32f24:	mov	r0, r6
   32f28:	bl	30248 <fputs@plt+0x1f0d4>
   32f2c:	ldr	r0, [r5]
   32f30:	bl	31d00 <fputs@plt+0x20b8c>
   32f34:	mov	r4, r0
   32f38:	ldr	r0, [r5]
   32f3c:	bl	31c04 <fputs@plt+0x20a90>
   32f40:	cmp	r4, #0
   32f44:	beq	32f58 <fputs@plt+0x21de4>
   32f48:	mov	r2, r0
   32f4c:	mov	r1, r4
   32f50:	mov	r0, r6
   32f54:	bl	30248 <fputs@plt+0x1f0d4>
   32f58:	ldrd	r4, [sp]
   32f5c:	ldrd	r6, [sp, #8]
   32f60:	ldr	r8, [sp, #16]
   32f64:	add	sp, sp, #20
   32f68:	pop	{pc}		; (ldr pc, [sp], #4)
   32f6c:	ldr	r0, [r5, #4]
   32f70:	bl	31d00 <fputs@plt+0x20b8c>
   32f74:	mov	r4, r0
   32f78:	ldr	r0, [r5, #4]
   32f7c:	bl	31c04 <fputs@plt+0x20a90>
   32f80:	subs	r2, r0, #0
   32f84:	beq	32f2c <fputs@plt+0x21db8>
   32f88:	b	32f20 <fputs@plt+0x21dac>
   32f8c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   32f90:	strd	r6, [sp, #8]
   32f94:	strd	r8, [sp, #16]
   32f98:	strd	sl, [sp, #24]
   32f9c:	str	lr, [sp, #32]
   32fa0:	sub	sp, sp, #28
   32fa4:	ldr	lr, [r2, #4]
   32fa8:	movw	r3, #32968	; 0x80c8
   32fac:	movt	r3, #8
   32fb0:	ldrh	ip, [lr, #8]
   32fb4:	and	ip, ip, #31
   32fb8:	add	r3, r3, ip
   32fbc:	ldrb	r3, [r3, #3076]	; 0xc04
   32fc0:	cmp	r3, #5
   32fc4:	beq	33318 <fputs@plt+0x221a4>
   32fc8:	cmp	r1, #3
   32fcc:	bne	32ff4 <fputs@plt+0x21e80>
   32fd0:	movw	r3, #32968	; 0x80c8
   32fd4:	movt	r3, #8
   32fd8:	ldr	ip, [r2, #8]
   32fdc:	ldrh	ip, [ip, #8]
   32fe0:	and	ip, ip, #31
   32fe4:	add	r3, r3, ip
   32fe8:	ldrb	r3, [r3, #3076]	; 0xc04
   32fec:	cmp	r3, #5
   32ff0:	beq	33318 <fputs@plt+0x221a4>
   32ff4:	mov	r7, r2
   32ff8:	mov	r9, r1
   32ffc:	mov	sl, r0
   33000:	movw	r3, #32968	; 0x80c8
   33004:	movt	r3, #8
   33008:	ldr	r2, [r2]
   3300c:	ldrh	r2, [r2, #8]
   33010:	and	r2, r2, #31
   33014:	add	r3, r3, r2
   33018:	ldrb	fp, [r3, #3076]	; 0xc04
   3301c:	mov	r0, lr
   33020:	bl	29ba0 <fputs@plt+0x18a2c>
   33024:	mov	r4, r0
   33028:	asr	r5, r0, #31
   3302c:	cmp	fp, #4
   33030:	beq	330ec <fputs@plt+0x21f78>
   33034:	ldr	r0, [r7]
   33038:	bl	31d00 <fputs@plt+0x20b8c>
   3303c:	subs	r6, r0, #0
   33040:	beq	33318 <fputs@plt+0x221a4>
   33044:	cmp	r4, #0
   33048:	sbcs	r3, r5, #0
   3304c:	movge	r8, #0
   33050:	blt	3310c <fputs@plt+0x21f98>
   33054:	cmp	r9, #3
   33058:	beq	33178 <fputs@plt+0x22004>
   3305c:	ldr	r3, [sl]
   33060:	ldr	r3, [r3, #32]
   33064:	ldr	r2, [r3, #92]	; 0x5c
   33068:	asr	r3, r2, #31
   3306c:	mov	r1, #0
   33070:	cmp	r4, #0
   33074:	sbcs	r0, r5, #0
   33078:	blt	331a8 <fputs@plt+0x22034>
   3307c:	cmp	r4, #1
   33080:	sbcs	r0, r5, #0
   33084:	blt	331e0 <fputs@plt+0x2206c>
   33088:	subs	r4, r4, #1
   3308c:	sbc	r5, r5, #0
   33090:	cmp	r1, #0
   33094:	beq	330c0 <fputs@plt+0x21f4c>
   33098:	subs	r1, r4, r2
   3309c:	str	r1, [sp, #8]
   330a0:	sbc	r1, r5, r3
   330a4:	str	r1, [sp, #12]
   330a8:	ldrd	r0, [sp, #8]
   330ac:	cmp	r0, #0
   330b0:	sbcs	ip, r1, #0
   330b4:	blt	33334 <fputs@plt+0x221c0>
   330b8:	mov	r4, r0
   330bc:	mov	r5, r1
   330c0:	cmp	fp, #4
   330c4:	beq	3334c <fputs@plt+0x221d8>
   330c8:	ldrb	ip, [r6]
   330cc:	orrs	r1, r4, r5
   330d0:	movne	r1, #1
   330d4:	moveq	r1, #0
   330d8:	cmp	ip, #0
   330dc:	moveq	r1, #0
   330e0:	cmp	r1, #0
   330e4:	bne	33224 <fputs@plt+0x220b0>
   330e8:	b	33264 <fputs@plt+0x220f0>
   330ec:	ldr	r0, [r7]
   330f0:	bl	31c04 <fputs@plt+0x20a90>
   330f4:	mov	r8, r0
   330f8:	ldr	r0, [r7]
   330fc:	bl	31d5c <fputs@plt+0x20be8>
   33100:	subs	r6, r0, #0
   33104:	bne	33054 <fputs@plt+0x21ee0>
   33108:	b	33318 <fputs@plt+0x221a4>
   3310c:	ldrb	r1, [r6]
   33110:	cmp	r1, #0
   33114:	beq	33170 <fputs@plt+0x21ffc>
   33118:	mov	r3, r6
   3311c:	mov	r8, #0
   33120:	b	33138 <fputs@plt+0x21fc4>
   33124:	mov	r3, r2
   33128:	add	r8, r8, #1
   3312c:	ldrb	r1, [r3]
   33130:	cmp	r1, #0
   33134:	beq	33054 <fputs@plt+0x21ee0>
   33138:	add	r2, r3, #1
   3313c:	cmp	r1, #191	; 0xbf
   33140:	movls	r3, r2
   33144:	bls	33128 <fputs@plt+0x21fb4>
   33148:	ldrb	r3, [r3, #1]
   3314c:	and	r3, r3, #192	; 0xc0
   33150:	cmp	r3, #128	; 0x80
   33154:	bne	33124 <fputs@plt+0x21fb0>
   33158:	ldrb	r3, [r2, #1]!
   3315c:	and	r3, r3, #192	; 0xc0
   33160:	cmp	r3, #128	; 0x80
   33164:	beq	33158 <fputs@plt+0x21fe4>
   33168:	mov	r3, r2
   3316c:	b	33128 <fputs@plt+0x21fb4>
   33170:	mov	r8, #0
   33174:	b	33054 <fputs@plt+0x21ee0>
   33178:	ldr	r0, [r7, #8]
   3317c:	bl	29ba0 <fputs@plt+0x18a2c>
   33180:	mov	r2, r0
   33184:	asr	r3, r0, #31
   33188:	cmp	r0, #0
   3318c:	sbcs	r1, r3, #0
   33190:	movge	r1, #0
   33194:	bge	33070 <fputs@plt+0x21efc>
   33198:	rsbs	r2, r0, #0
   3319c:	rsc	r3, r3, #0
   331a0:	mov	r1, #1
   331a4:	b	33070 <fputs@plt+0x21efc>
   331a8:	adds	r4, r4, r8
   331ac:	adc	r5, r5, r8, asr #31
   331b0:	cmp	r4, #0
   331b4:	sbcs	r0, r5, #0
   331b8:	bge	33090 <fputs@plt+0x21f1c>
   331bc:	adds	r2, r2, r4
   331c0:	adc	r3, r3, r5
   331c4:	cmp	r2, #0
   331c8:	sbcs	r0, r3, #0
   331cc:	movlt	r2, #0
   331d0:	movlt	r3, #0
   331d4:	mov	r4, #0
   331d8:	mov	r5, #0
   331dc:	b	33090 <fputs@plt+0x21f1c>
   331e0:	cmp	r2, #1
   331e4:	sbcs	r0, r3, #0
   331e8:	blt	33090 <fputs@plt+0x21f1c>
   331ec:	subs	r2, r2, #1
   331f0:	sbc	r3, r3, #0
   331f4:	b	33090 <fputs@plt+0x21f1c>
   331f8:	mov	r6, r0
   331fc:	subs	r4, r4, #1
   33200:	sbc	r5, r5, #0
   33204:	ldrb	ip, [r6]
   33208:	orrs	r1, r4, r5
   3320c:	movne	r1, #1
   33210:	moveq	r1, #0
   33214:	cmp	ip, #0
   33218:	moveq	r1, #0
   3321c:	cmp	r1, #0
   33220:	beq	33264 <fputs@plt+0x220f0>
   33224:	add	r0, r6, #1
   33228:	cmp	ip, #191	; 0xbf
   3322c:	movls	r6, r0
   33230:	bls	331fc <fputs@plt+0x22088>
   33234:	ldrb	r1, [r6, #1]
   33238:	and	r1, r1, #192	; 0xc0
   3323c:	cmp	r1, #128	; 0x80
   33240:	bne	331f8 <fputs@plt+0x22084>
   33244:	ldrb	r1, [r0, #1]!
   33248:	and	r1, r1, #192	; 0xc0
   3324c:	cmp	r1, #128	; 0x80
   33250:	beq	33244 <fputs@plt+0x220d0>
   33254:	mov	r6, r0
   33258:	b	331fc <fputs@plt+0x22088>
   3325c:	mov	r2, r4
   33260:	mov	r3, r5
   33264:	ldrb	lr, [r6]
   33268:	orrs	r1, r2, r3
   3326c:	movne	r1, #1
   33270:	moveq	r1, #0
   33274:	cmp	lr, #0
   33278:	moveq	r1, #0
   3327c:	cmp	r1, #0
   33280:	beq	332f0 <fputs@plt+0x2217c>
   33284:	mov	ip, r6
   33288:	b	332b8 <fputs@plt+0x22144>
   3328c:	mov	ip, r0
   33290:	subs	r2, r2, #1
   33294:	sbc	r3, r3, #0
   33298:	ldrb	lr, [ip]
   3329c:	orrs	r1, r2, r3
   332a0:	movne	r1, #1
   332a4:	moveq	r1, #0
   332a8:	cmp	lr, #0
   332ac:	moveq	r1, #0
   332b0:	cmp	r1, #0
   332b4:	beq	332f4 <fputs@plt+0x22180>
   332b8:	add	r0, ip, #1
   332bc:	cmp	lr, #191	; 0xbf
   332c0:	movls	ip, r0
   332c4:	bls	33290 <fputs@plt+0x2211c>
   332c8:	ldrb	r1, [ip, #1]
   332cc:	and	r1, r1, #192	; 0xc0
   332d0:	cmp	r1, #128	; 0x80
   332d4:	bne	3328c <fputs@plt+0x22118>
   332d8:	ldrb	r1, [r0, #1]!
   332dc:	and	r1, r1, #192	; 0xc0
   332e0:	cmp	r1, #128	; 0x80
   332e4:	beq	332d8 <fputs@plt+0x22164>
   332e8:	mov	ip, r0
   332ec:	b	33290 <fputs@plt+0x2211c>
   332f0:	mov	ip, r6
   332f4:	sub	r2, ip, r6
   332f8:	mov	r3, #1
   332fc:	str	r3, [sp, #4]
   33300:	mvn	r3, #0
   33304:	str	r3, [sp]
   33308:	asr	r3, r2, #31
   3330c:	mov	r1, r6
   33310:	mov	r0, sl
   33314:	bl	2cf2c <fputs@plt+0x1bdb8>
   33318:	add	sp, sp, #28
   3331c:	ldrd	r4, [sp]
   33320:	ldrd	r6, [sp, #8]
   33324:	ldrd	r8, [sp, #16]
   33328:	ldrd	sl, [sp, #24]
   3332c:	add	sp, sp, #32
   33330:	pop	{pc}		; (ldr pc, [sp], #4)
   33334:	cmp	fp, #4
   33338:	bne	3325c <fputs@plt+0x220e8>
   3333c:	mov	r2, r4
   33340:	mov	r3, r5
   33344:	mov	r4, #0
   33348:	mov	r5, #0
   3334c:	asr	r9, r8, #31
   33350:	adds	r1, r2, r4
   33354:	str	r1, [sp, #16]
   33358:	adc	r1, r3, r5
   3335c:	str	r1, [sp, #20]
   33360:	ldrd	r0, [sp, #16]
   33364:	cmp	r8, r0
   33368:	sbcs	r1, r9, r1
   3336c:	bge	33388 <fputs@plt+0x22214>
   33370:	subs	r2, r8, r4
   33374:	sbc	r3, r9, r5
   33378:	cmp	r2, #0
   3337c:	sbcs	r1, r3, #0
   33380:	movlt	r2, #0
   33384:	movlt	r3, #0
   33388:	mvn	r1, #0
   3338c:	str	r1, [sp]
   33390:	add	r1, r6, r4
   33394:	mov	r0, sl
   33398:	bl	2cecc <fputs@plt+0x1bd58>
   3339c:	b	33318 <fputs@plt+0x221a4>
   333a0:	strd	r4, [sp, #-16]!
   333a4:	str	r6, [sp, #8]
   333a8:	str	lr, [sp, #12]
   333ac:	mov	r6, r0
   333b0:	mov	r5, r2
   333b4:	ldr	r0, [r2]
   333b8:	bl	31d00 <fputs@plt+0x20b8c>
   333bc:	mov	r4, r0
   333c0:	ldr	r0, [r5]
   333c4:	bl	31c04 <fputs@plt+0x20a90>
   333c8:	cmp	r4, #0
   333cc:	beq	3343c <fputs@plt+0x222c8>
   333d0:	mov	r5, r0
   333d4:	asr	r1, r5, #31
   333d8:	adds	r2, r5, #1
   333dc:	adc	r3, r1, #0
   333e0:	mov	r0, r6
   333e4:	bl	2cb3c <fputs@plt+0x1b9c8>
   333e8:	subs	r1, r0, #0
   333ec:	beq	3343c <fputs@plt+0x222c8>
   333f0:	cmp	r5, #0
   333f4:	ble	33428 <fputs@plt+0x222b4>
   333f8:	sub	r2, r4, #1
   333fc:	sub	lr, r1, #1
   33400:	add	ip, r4, r5
   33404:	sub	ip, ip, #1
   33408:	movw	r4, #32968	; 0x80c8
   3340c:	movt	r4, #8
   33410:	ldrb	r3, [r2, #1]!
   33414:	add	r3, r4, r3
   33418:	ldrb	r3, [r3, #64]	; 0x40
   3341c:	strb	r3, [lr, #1]!
   33420:	cmp	r2, ip
   33424:	bne	33410 <fputs@plt+0x2229c>
   33428:	movw	r3, #5180	; 0x143c
   3342c:	movt	r3, #2
   33430:	mov	r2, r5
   33434:	mov	r0, r6
   33438:	bl	2ccbc <fputs@plt+0x1bb48>
   3343c:	ldrd	r4, [sp]
   33440:	ldr	r6, [sp, #8]
   33444:	add	sp, sp, #12
   33448:	pop	{pc}		; (ldr pc, [sp], #4)
   3344c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   33450:	strd	r6, [sp, #8]
   33454:	str	r8, [sp, #16]
   33458:	str	lr, [sp, #20]
   3345c:	mov	r5, r0
   33460:	mov	r4, r2
   33464:	ldr	r0, [r2]
   33468:	bl	31d00 <fputs@plt+0x20b8c>
   3346c:	mov	r6, r0
   33470:	ldr	r0, [r4]
   33474:	bl	31c04 <fputs@plt+0x20a90>
   33478:	cmp	r6, #0
   3347c:	beq	334f4 <fputs@plt+0x22380>
   33480:	mov	r4, r0
   33484:	asr	r1, r4, #31
   33488:	adds	r2, r4, #1
   3348c:	adc	r3, r1, #0
   33490:	mov	r0, r5
   33494:	bl	2cb3c <fputs@plt+0x1b9c8>
   33498:	subs	r1, r0, #0
   3349c:	beq	334f4 <fputs@plt+0x22380>
   334a0:	cmp	r4, #0
   334a4:	ble	334e0 <fputs@plt+0x2236c>
   334a8:	sub	ip, r6, #1
   334ac:	sub	r7, r1, #1
   334b0:	add	lr, r6, r4
   334b4:	sub	lr, lr, #1
   334b8:	movw	r0, #32968	; 0x80c8
   334bc:	movt	r0, #8
   334c0:	ldrb	r3, [ip, #1]!
   334c4:	add	r2, r0, r3
   334c8:	ldrb	r2, [r2, #320]	; 0x140
   334cc:	and	r2, r2, #32
   334d0:	bic	r3, r3, r2
   334d4:	strb	r3, [r7, #1]!
   334d8:	cmp	ip, lr
   334dc:	bne	334c0 <fputs@plt+0x2234c>
   334e0:	movw	r3, #5180	; 0x143c
   334e4:	movt	r3, #2
   334e8:	mov	r2, r4
   334ec:	mov	r0, r5
   334f0:	bl	2ccbc <fputs@plt+0x1bb48>
   334f4:	ldrd	r4, [sp]
   334f8:	ldrd	r6, [sp, #8]
   334fc:	ldr	r8, [sp, #16]
   33500:	add	sp, sp, #20
   33504:	pop	{pc}		; (ldr pc, [sp], #4)
   33508:	str	r4, [sp, #-8]!
   3350c:	str	lr, [sp, #4]
   33510:	sub	sp, sp, #8
   33514:	mov	r4, r0
   33518:	ldr	r0, [r2]
   3351c:	bl	31d00 <fputs@plt+0x20b8c>
   33520:	str	r0, [sp, #4]
   33524:	cmp	r0, #0
   33528:	beq	33538 <fputs@plt+0x223c4>
   3352c:	ldrb	r3, [r0]
   33530:	cmp	r3, #0
   33534:	bne	33548 <fputs@plt+0x223d4>
   33538:	add	sp, sp, #8
   3353c:	ldr	r4, [sp]
   33540:	add	sp, sp, #4
   33544:	pop	{pc}		; (ldr pc, [sp], #4)
   33548:	add	r0, sp, #4
   3354c:	bl	13fb8 <fputs@plt+0x2e44>
   33550:	mov	r1, r0
   33554:	mov	r0, r4
   33558:	bl	29c60 <fputs@plt+0x18aec>
   3355c:	b	33538 <fputs@plt+0x223c4>
   33560:	strd	r4, [sp, #-32]!	; 0xffffffe0
   33564:	strd	r6, [sp, #8]
   33568:	strd	r8, [sp, #16]
   3356c:	str	sl, [sp, #24]
   33570:	str	lr, [sp, #28]
   33574:	ldr	ip, [r2]
   33578:	movw	r3, #32968	; 0x80c8
   3357c:	movt	r3, #8
   33580:	ldrh	r1, [ip, #8]
   33584:	and	r1, r1, #31
   33588:	add	r1, r3, r1
   3358c:	ldrb	r4, [r1, #3076]	; 0xc04
   33590:	ldr	r1, [r2, #4]
   33594:	ldrh	r1, [r1, #8]
   33598:	and	r1, r1, #31
   3359c:	add	r3, r3, r1
   335a0:	ldrb	r7, [r3, #3076]	; 0xc04
   335a4:	cmp	r7, #5
   335a8:	cmpne	r4, #5
   335ac:	bne	335c8 <fputs@plt+0x22454>
   335b0:	ldrd	r4, [sp]
   335b4:	ldrd	r6, [sp, #8]
   335b8:	ldrd	r8, [sp, #16]
   335bc:	ldr	sl, [sp, #24]
   335c0:	add	sp, sp, #28
   335c4:	pop	{pc}		; (ldr pc, [sp], #4)
   335c8:	mov	r5, r2
   335cc:	mov	r8, r0
   335d0:	mov	r0, ip
   335d4:	bl	31c04 <fputs@plt+0x20a90>
   335d8:	mov	r9, r0
   335dc:	ldr	r0, [r5, #4]
   335e0:	bl	31c04 <fputs@plt+0x20a90>
   335e4:	mov	r6, r0
   335e8:	cmp	r4, #4
   335ec:	cmpeq	r7, #4
   335f0:	beq	33624 <fputs@plt+0x224b0>
   335f4:	ldr	r0, [r5]
   335f8:	bl	31d00 <fputs@plt+0x20b8c>
   335fc:	mov	sl, r0
   33600:	ldr	r0, [r5, #4]
   33604:	bl	31d00 <fputs@plt+0x20b8c>
   33608:	mov	r7, r0
   3360c:	mov	r4, #1
   33610:	cmp	r9, r6
   33614:	movlt	r5, #0
   33618:	blt	336a8 <fputs@plt+0x22534>
   3361c:	mov	r5, #1
   33620:	b	33654 <fputs@plt+0x224e0>
   33624:	ldr	r0, [r5]
   33628:	bl	31d5c <fputs@plt+0x20be8>
   3362c:	mov	sl, r0
   33630:	ldr	r0, [r5, #4]
   33634:	bl	31d5c <fputs@plt+0x20be8>
   33638:	mov	r7, r0
   3363c:	mov	r4, #0
   33640:	b	33610 <fputs@plt+0x2249c>
   33644:	mov	r9, r1
   33648:	cmp	r6, r1
   3364c:	bgt	336b8 <fputs@plt+0x22544>
   33650:	mov	sl, r0
   33654:	mov	r2, r6
   33658:	mov	r1, r7
   3365c:	mov	r0, sl
   33660:	bl	10ea4 <memcmp@plt>
   33664:	cmp	r0, #0
   33668:	beq	336a0 <fputs@plt+0x2252c>
   3366c:	add	r5, r5, #1
   33670:	add	r3, sl, #1
   33674:	add	r9, sl, r9
   33678:	sub	r1, r9, r3
   3367c:	mov	r0, r3
   33680:	cmp	r4, #0
   33684:	beq	33644 <fputs@plt+0x224d0>
   33688:	add	r3, r3, #1
   3368c:	ldrb	r2, [r0]
   33690:	and	r2, r2, #192	; 0xc0
   33694:	cmp	r2, #128	; 0x80
   33698:	beq	33678 <fputs@plt+0x22504>
   3369c:	b	33644 <fputs@plt+0x224d0>
   336a0:	cmp	r6, r9
   336a4:	movgt	r5, r0
   336a8:	mov	r1, r5
   336ac:	mov	r0, r8
   336b0:	bl	29c60 <fputs@plt+0x18aec>
   336b4:	b	335b0 <fputs@plt+0x2243c>
   336b8:	mov	r5, #0
   336bc:	b	336a8 <fputs@plt+0x22534>
   336c0:	str	r4, [sp, #-8]!
   336c4:	str	lr, [sp, #4]
   336c8:	mov	r4, r0
   336cc:	ldr	r0, [r2]
   336d0:	movw	r3, #32968	; 0x80c8
   336d4:	movt	r3, #8
   336d8:	ldrh	r2, [r0, #8]
   336dc:	and	r2, r2, #31
   336e0:	add	r3, r3, r2
   336e4:	ldrb	r3, [r3, #3076]	; 0xc04
   336e8:	sub	r3, r3, #1
   336ec:	cmp	r3, #3
   336f0:	ldrls	pc, [pc, r3, lsl #2]
   336f4:	b	33788 <fputs@plt+0x22614>
   336f8:	andeq	r3, r3, r8, lsl #14
   336fc:	andeq	r3, r3, r8, lsl #14
   33700:	andeq	r3, r3, r4, lsr #14
   33704:	andeq	r3, r3, r8, lsl #14
   33708:	bl	31c04 <fputs@plt+0x20a90>
   3370c:	mov	r1, r0
   33710:	mov	r0, r4
   33714:	bl	29c60 <fputs@plt+0x18aec>
   33718:	ldr	r4, [sp]
   3371c:	add	sp, sp, #4
   33720:	pop	{pc}		; (ldr pc, [sp], #4)
   33724:	bl	31d00 <fputs@plt+0x20b8c>
   33728:	cmp	r0, #0
   3372c:	movne	r1, #0
   33730:	bne	3373c <fputs@plt+0x225c8>
   33734:	b	33718 <fputs@plt+0x225a4>
   33738:	mov	r0, r2
   3373c:	ldrb	r3, [r0]
   33740:	cmp	r3, #0
   33744:	beq	3377c <fputs@plt+0x22608>
   33748:	add	r1, r1, #1
   3374c:	add	r2, r0, #1
   33750:	cmp	r3, #191	; 0xbf
   33754:	bls	33738 <fputs@plt+0x225c4>
   33758:	ldrb	r3, [r0, #1]
   3375c:	and	r3, r3, #192	; 0xc0
   33760:	cmp	r3, #128	; 0x80
   33764:	bne	33738 <fputs@plt+0x225c4>
   33768:	ldrb	r3, [r2, #1]!
   3376c:	and	r3, r3, #192	; 0xc0
   33770:	cmp	r3, #128	; 0x80
   33774:	beq	33768 <fputs@plt+0x225f4>
   33778:	b	33738 <fputs@plt+0x225c4>
   3377c:	mov	r0, r4
   33780:	bl	29c60 <fputs@plt+0x18aec>
   33784:	b	33718 <fputs@plt+0x225a4>
   33788:	mov	r0, r4
   3378c:	bl	29d0c <fputs@plt+0x18b98>
   33790:	b	33718 <fputs@plt+0x225a4>
   33794:	strd	r4, [sp, #-36]!	; 0xffffffdc
   33798:	strd	r6, [sp, #8]
   3379c:	strd	r8, [sp, #16]
   337a0:	strd	sl, [sp, #24]
   337a4:	str	lr, [sp, #32]
   337a8:	sub	sp, sp, #20
   337ac:	str	r0, [sp, #4]
   337b0:	mov	r4, r2
   337b4:	ldr	r0, [r2]
   337b8:	movw	r3, #32968	; 0x80c8
   337bc:	movt	r3, #8
   337c0:	ldrh	r2, [r0, #8]
   337c4:	and	r2, r2, #31
   337c8:	add	r3, r3, r2
   337cc:	ldrb	r3, [r3, #3076]	; 0xc04
   337d0:	cmp	r3, #5
   337d4:	beq	33864 <fputs@plt+0x226f0>
   337d8:	mov	r6, r1
   337dc:	bl	31d00 <fputs@plt+0x20b8c>
   337e0:	subs	r8, r0, #0
   337e4:	beq	33864 <fputs@plt+0x226f0>
   337e8:	ldr	r0, [r4]
   337ec:	bl	31c04 <fputs@plt+0x20a90>
   337f0:	mov	r5, r0
   337f4:	cmp	r6, #1
   337f8:	bne	33880 <fputs@plt+0x2270c>
   337fc:	movw	r3, #32968	; 0x80c8
   33800:	movt	r3, #8
   33804:	add	sl, r3, #3488	; 0xda0
   33808:	add	sl, sl, #4
   3380c:	add	fp, r3, #3488	; 0xda0
   33810:	add	fp, fp, #8
   33814:	mov	r3, #0
   33818:	str	r3, [sp, #8]
   3381c:	ldr	r3, [sp, #4]
   33820:	ldr	r3, [r3, #4]
   33824:	ldr	r3, [r3, #4]
   33828:	str	r3, [sp, #12]
   3382c:	tst	r3, #1
   33830:	beq	33a08 <fputs@plt+0x22894>
   33834:	cmp	r5, #0
   33838:	bgt	339fc <fputs@plt+0x22888>
   3383c:	ldr	r3, [sp, #8]
   33840:	cmp	r3, #0
   33844:	beq	33850 <fputs@plt+0x226dc>
   33848:	mov	r0, sl
   3384c:	bl	2143c <fputs@plt+0x102c8>
   33850:	mvn	r3, #0
   33854:	mov	r2, r5
   33858:	mov	r1, r8
   3385c:	ldr	r0, [sp, #4]
   33860:	bl	2ccbc <fputs@plt+0x1bb48>
   33864:	add	sp, sp, #20
   33868:	ldrd	r4, [sp]
   3386c:	ldrd	r6, [sp, #8]
   33870:	ldrd	r8, [sp, #16]
   33874:	ldrd	sl, [sp, #24]
   33878:	add	sp, sp, #32
   3387c:	pop	{pc}		; (ldr pc, [sp], #4)
   33880:	ldr	r0, [r4, #4]
   33884:	bl	31d00 <fputs@plt+0x20b8c>
   33888:	subs	r3, r0, #0
   3388c:	str	r3, [sp, #8]
   33890:	beq	33864 <fputs@plt+0x226f0>
   33894:	ldrb	r1, [r3]
   33898:	cmp	r1, #0
   3389c:	beq	33850 <fputs@plt+0x226dc>
   338a0:	mov	fp, #0
   338a4:	b	338bc <fputs@plt+0x22748>
   338a8:	mov	r3, r2
   338ac:	add	fp, fp, #1
   338b0:	ldrb	r1, [r3]
   338b4:	cmp	r1, #0
   338b8:	beq	338f4 <fputs@plt+0x22780>
   338bc:	add	r2, r3, #1
   338c0:	cmp	r1, #191	; 0xbf
   338c4:	movls	r3, r2
   338c8:	bls	338ac <fputs@plt+0x22738>
   338cc:	ldrb	r3, [r3, #1]
   338d0:	and	r3, r3, #192	; 0xc0
   338d4:	cmp	r3, #128	; 0x80
   338d8:	bne	338a8 <fputs@plt+0x22734>
   338dc:	ldrb	r3, [r2, #1]!
   338e0:	and	r3, r3, #192	; 0xc0
   338e4:	cmp	r3, #128	; 0x80
   338e8:	beq	338dc <fputs@plt+0x22768>
   338ec:	mov	r3, r2
   338f0:	b	338ac <fputs@plt+0x22738>
   338f4:	cmp	fp, #0
   338f8:	ble	33850 <fputs@plt+0x226dc>
   338fc:	asr	r1, fp, #31
   33900:	lsl	ip, r1, #2
   33904:	lsl	r2, fp, #2
   33908:	orr	r3, ip, fp, lsr #30
   3390c:	adds	r2, r2, fp
   33910:	adc	r3, r3, r1
   33914:	ldr	r0, [sp, #4]
   33918:	bl	2cb3c <fputs@plt+0x1b9c8>
   3391c:	subs	sl, r0, #0
   33920:	beq	33864 <fputs@plt+0x226f0>
   33924:	add	fp, sl, fp, lsl #2
   33928:	ldr	r1, [sp, #8]
   3392c:	ldrb	r3, [r1]
   33930:	cmp	r3, #0
   33934:	beq	33850 <fputs@plt+0x226dc>
   33938:	sub	ip, sl, #4
   3393c:	sub	r0, fp, #1
   33940:	rsb	lr, fp, #1
   33944:	b	33968 <fputs@plt+0x227f4>
   33948:	add	r0, r0, #1
   3394c:	sub	r1, r3, r1
   33950:	mov	r6, r0
   33954:	strb	r1, [r6], lr
   33958:	ldrb	r2, [r3]
   3395c:	cmp	r2, #0
   33960:	beq	339a0 <fputs@plt+0x2282c>
   33964:	mov	r1, r3
   33968:	str	r1, [ip, #4]!
   3396c:	mov	r3, r1
   33970:	ldrb	r2, [r3], #1
   33974:	cmp	r2, #191	; 0xbf
   33978:	bls	33948 <fputs@plt+0x227d4>
   3397c:	ldrb	r2, [r1, #1]
   33980:	and	r2, r2, #192	; 0xc0
   33984:	cmp	r2, #128	; 0x80
   33988:	bne	33948 <fputs@plt+0x227d4>
   3398c:	ldrb	r2, [r3, #1]!
   33990:	and	r2, r2, #192	; 0xc0
   33994:	cmp	r2, #128	; 0x80
   33998:	beq	3398c <fputs@plt+0x22818>
   3399c:	b	33948 <fputs@plt+0x227d4>
   339a0:	cmp	r6, #0
   339a4:	ble	33850 <fputs@plt+0x226dc>
   339a8:	b	3381c <fputs@plt+0x226a8>
   339ac:	add	r4, r4, #1
   339b0:	cmp	r4, r6
   339b4:	bge	33a08 <fputs@plt+0x22894>
   339b8:	ldrb	r2, [r7, #1]!
   339bc:	mov	r9, r2
   339c0:	cmp	r2, r5
   339c4:	bgt	339ac <fputs@plt+0x22838>
   339c8:	str	r2, [sp]
   339cc:	ldr	r1, [sl, r4, lsl #2]
   339d0:	mov	r0, r8
   339d4:	bl	10ea4 <memcmp@plt>
   339d8:	cmp	r0, #0
   339dc:	bne	339ac <fputs@plt+0x22838>
   339e0:	cmp	r4, r6
   339e4:	bge	33a08 <fputs@plt+0x22894>
   339e8:	ldr	r3, [sp]
   339ec:	add	r8, r8, r3
   339f0:	sub	r5, r5, r9
   339f4:	cmp	r5, #0
   339f8:	ble	3383c <fputs@plt+0x226c8>
   339fc:	sub	r7, fp, #1
   33a00:	mov	r4, #0
   33a04:	b	339b8 <fputs@plt+0x22844>
   33a08:	ldr	r3, [sp, #12]
   33a0c:	tst	r3, #2
   33a10:	beq	3383c <fputs@plt+0x226c8>
   33a14:	cmp	r5, #0
   33a18:	bgt	33a64 <fputs@plt+0x228f0>
   33a1c:	b	3383c <fputs@plt+0x226c8>
   33a20:	add	r4, r4, #1
   33a24:	cmp	r4, r6
   33a28:	bge	3383c <fputs@plt+0x226c8>
   33a2c:	ldrb	r2, [r7, #1]!
   33a30:	cmp	r2, r5
   33a34:	bgt	33a20 <fputs@plt+0x228ac>
   33a38:	sub	r9, r5, r2
   33a3c:	ldr	r1, [sl, r4, lsl #2]
   33a40:	add	r0, r8, r9
   33a44:	bl	10ea4 <memcmp@plt>
   33a48:	cmp	r0, #0
   33a4c:	bne	33a20 <fputs@plt+0x228ac>
   33a50:	cmp	r4, r6
   33a54:	bge	3383c <fputs@plt+0x226c8>
   33a58:	mov	r5, r9
   33a5c:	cmp	r9, #0
   33a60:	ble	3383c <fputs@plt+0x226c8>
   33a64:	sub	r7, fp, #1
   33a68:	mov	r4, #0
   33a6c:	b	33a2c <fputs@plt+0x228b8>
   33a70:	str	r4, [sp, #-8]!
   33a74:	str	lr, [sp, #4]
   33a78:	mov	r4, r0
   33a7c:	ldr	r0, [r2]
   33a80:	bl	31d00 <fputs@plt+0x20b8c>
   33a84:	cmp	r0, #0
   33a88:	beq	33a9c <fputs@plt+0x22928>
   33a8c:	bl	2974c <fputs@plt+0x185d8>
   33a90:	mov	r1, r0
   33a94:	mov	r0, r4
   33a98:	bl	29c60 <fputs@plt+0x18aec>
   33a9c:	ldr	r4, [sp]
   33aa0:	add	sp, sp, #4
   33aa4:	pop	{pc}		; (ldr pc, [sp], #4)
   33aa8:	str	r4, [sp, #-8]!
   33aac:	str	lr, [sp, #4]
   33ab0:	mov	r1, #2
   33ab4:	bl	31cac <fputs@plt+0x20b38>
   33ab8:	ldr	r4, [sp]
   33abc:	add	sp, sp, #4
   33ac0:	pop	{pc}		; (ldr pc, [sp], #4)
   33ac4:	strd	r4, [sp, #-16]!
   33ac8:	str	r6, [sp, #8]
   33acc:	str	lr, [sp, #12]
   33ad0:	mov	r5, r0
   33ad4:	bl	237c4 <fputs@plt+0x12650>
   33ad8:	bl	33aa8 <fputs@plt+0x22934>
   33adc:	mov	r4, r0
   33ae0:	mov	r0, r5
   33ae4:	bl	23798 <fputs@plt+0x12624>
   33ae8:	mov	r0, r4
   33aec:	ldrd	r4, [sp]
   33af0:	ldr	r6, [sp, #8]
   33af4:	add	sp, sp, #12
   33af8:	pop	{pc}		; (ldr pc, [sp], #4)
   33afc:	str	r4, [sp, #-8]!
   33b00:	str	lr, [sp, #4]
   33b04:	mov	r1, #3
   33b08:	bl	31cac <fputs@plt+0x20b38>
   33b0c:	ldr	r4, [sp]
   33b10:	add	sp, sp, #4
   33b14:	pop	{pc}		; (ldr pc, [sp], #4)
   33b18:	str	r4, [sp, #-8]!
   33b1c:	str	lr, [sp, #4]
   33b20:	mov	r1, #2
   33b24:	bl	31cac <fputs@plt+0x20b38>
   33b28:	ldr	r4, [sp]
   33b2c:	add	sp, sp, #4
   33b30:	pop	{pc}		; (ldr pc, [sp], #4)
   33b34:	strd	r4, [sp, #-28]!	; 0xffffffe4
   33b38:	strd	r6, [sp, #8]
   33b3c:	strd	r8, [sp, #16]
   33b40:	str	lr, [sp, #24]
   33b44:	sub	sp, sp, #92	; 0x5c
   33b48:	mov	r4, r1
   33b4c:	mov	r5, r2
   33b50:	mov	r6, r3
   33b54:	ldrb	r2, [r0, #10]
   33b58:	ldrb	r3, [r5, #4]
   33b5c:	cmp	r2, r3
   33b60:	bne	33ba4 <fputs@plt+0x22a30>
   33b64:	ldr	r3, [r1, #16]
   33b68:	str	r3, [sp]
   33b6c:	ldr	r6, [r5, #12]
   33b70:	ldr	r3, [r1, #12]
   33b74:	ldr	r2, [r0, #16]
   33b78:	ldr	r1, [r0, #12]
   33b7c:	ldr	r0, [r5, #8]
   33b80:	blx	r6
   33b84:	mov	r5, r0
   33b88:	mov	r0, r5
   33b8c:	add	sp, sp, #92	; 0x5c
   33b90:	ldrd	r4, [sp]
   33b94:	ldrd	r6, [sp, #8]
   33b98:	ldrd	r8, [sp, #16]
   33b9c:	add	sp, sp, #24
   33ba0:	pop	{pc}		; (ldr pc, [sp], #4)
   33ba4:	ldr	r2, [r0, #32]
   33ba8:	mov	r1, #1
   33bac:	strh	r1, [sp, #16]
   33bb0:	str	r2, [sp, #40]	; 0x28
   33bb4:	mov	r3, #0
   33bb8:	str	r3, [sp, #32]
   33bbc:	strh	r1, [sp, #56]	; 0x38
   33bc0:	str	r2, [sp, #80]	; 0x50
   33bc4:	str	r3, [sp, #72]	; 0x48
   33bc8:	mov	r2, #4096	; 0x1000
   33bcc:	mov	r1, r0
   33bd0:	add	r0, sp, #8
   33bd4:	bl	23948 <fputs@plt+0x127d4>
   33bd8:	mov	r2, #4096	; 0x1000
   33bdc:	mov	r1, r4
   33be0:	add	r0, sp, #48	; 0x30
   33be4:	bl	23948 <fputs@plt+0x127d4>
   33be8:	ldrb	r1, [r5, #4]
   33bec:	add	r0, sp, #8
   33bf0:	bl	31cac <fputs@plt+0x20b38>
   33bf4:	subs	r7, r0, #0
   33bf8:	ldrne	r9, [sp, #20]
   33bfc:	moveq	r9, #0
   33c00:	ldrb	r1, [r5, #4]
   33c04:	add	r0, sp, #48	; 0x30
   33c08:	bl	31cac <fputs@plt+0x20b38>
   33c0c:	subs	r4, r0, #0
   33c10:	ldrne	r3, [sp, #60]	; 0x3c
   33c14:	moveq	r3, #0
   33c18:	str	r4, [sp]
   33c1c:	ldr	r8, [r5, #12]
   33c20:	mov	r2, r7
   33c24:	mov	r1, r9
   33c28:	ldr	r0, [r5, #8]
   33c2c:	blx	r8
   33c30:	mov	r5, r0
   33c34:	clz	r2, r4
   33c38:	lsr	r2, r2, #5
   33c3c:	cmp	r7, #0
   33c40:	moveq	r2, #1
   33c44:	cmp	r6, #0
   33c48:	moveq	r2, #0
   33c4c:	cmp	r2, #0
   33c50:	movne	r3, #7
   33c54:	strbne	r3, [r6]
   33c58:	add	r0, sp, #8
   33c5c:	bl	23374 <fputs@plt+0x12200>
   33c60:	add	r0, sp, #48	; 0x30
   33c64:	bl	23374 <fputs@plt+0x12200>
   33c68:	b	33b88 <fputs@plt+0x22a14>
   33c6c:	str	r4, [sp, #-8]!
   33c70:	str	lr, [sp, #4]
   33c74:	ldrh	ip, [r0, #8]
   33c78:	ldrh	r3, [r1, #8]
   33c7c:	orr	lr, ip, r3
   33c80:	tst	lr, #1
   33c84:	andne	r3, r3, #1
   33c88:	andne	r0, ip, #1
   33c8c:	subne	r0, r3, r0
   33c90:	bne	33d68 <fputs@plt+0x22bf4>
   33c94:	tst	lr, #12
   33c98:	beq	33d40 <fputs@plt+0x22bcc>
   33c9c:	and	r2, ip, r3
   33ca0:	tst	r2, #4
   33ca4:	beq	33cd0 <fputs@plt+0x22b5c>
   33ca8:	ldrd	r2, [r0]
   33cac:	ldrd	r0, [r1]
   33cb0:	cmp	r2, r0
   33cb4:	sbcs	ip, r3, r1
   33cb8:	blt	33d80 <fputs@plt+0x22c0c>
   33cbc:	cmp	r0, r2
   33cc0:	sbcs	r3, r1, r3
   33cc4:	movlt	r0, #1
   33cc8:	movge	r0, #0
   33ccc:	b	33d68 <fputs@plt+0x22bf4>
   33cd0:	tst	r2, #8
   33cd4:	beq	33cf8 <fputs@plt+0x22b84>
   33cd8:	vldr	d6, [r0]
   33cdc:	vldr	d7, [r1]
   33ce0:	vcmpe.f64	d6, d7
   33ce4:	vmrs	APSR_nzcv, fpscr
   33ce8:	bmi	33d88 <fputs@plt+0x22c14>
   33cec:	movgt	r0, #1
   33cf0:	movle	r0, #0
   33cf4:	b	33d68 <fputs@plt+0x22bf4>
   33cf8:	tst	ip, #4
   33cfc:	beq	33d18 <fputs@plt+0x22ba4>
   33d00:	tst	r3, #8
   33d04:	beq	33d90 <fputs@plt+0x22c1c>
   33d08:	vldr	d0, [r1]
   33d0c:	ldrd	r0, [r0]
   33d10:	bl	17bc4 <fputs@plt+0x6a50>
   33d14:	b	33d68 <fputs@plt+0x22bf4>
   33d18:	tst	ip, #8
   33d1c:	moveq	r0, #1
   33d20:	beq	33d68 <fputs@plt+0x22bf4>
   33d24:	tst	r3, #4
   33d28:	beq	33d98 <fputs@plt+0x22c24>
   33d2c:	vldr	d0, [r0]
   33d30:	ldrd	r0, [r1]
   33d34:	bl	17bc4 <fputs@plt+0x6a50>
   33d38:	rsb	r0, r0, #0
   33d3c:	b	33d68 <fputs@plt+0x22bf4>
   33d40:	tst	lr, #2
   33d44:	beq	33d64 <fputs@plt+0x22bf0>
   33d48:	tst	ip, #2
   33d4c:	moveq	r0, #1
   33d50:	beq	33d68 <fputs@plt+0x22bf4>
   33d54:	tst	r3, #2
   33d58:	beq	33da0 <fputs@plt+0x22c2c>
   33d5c:	cmp	r2, #0
   33d60:	bne	33d74 <fputs@plt+0x22c00>
   33d64:	bl	1f9c8 <fputs@plt+0xe854>
   33d68:	ldr	r4, [sp]
   33d6c:	add	sp, sp, #4
   33d70:	pop	{pc}		; (ldr pc, [sp], #4)
   33d74:	mov	r3, #0
   33d78:	bl	33b34 <fputs@plt+0x229c0>
   33d7c:	b	33d68 <fputs@plt+0x22bf4>
   33d80:	mvn	r0, #0
   33d84:	b	33d68 <fputs@plt+0x22bf4>
   33d88:	mvn	r0, #0
   33d8c:	b	33d68 <fputs@plt+0x22bf4>
   33d90:	mvn	r0, #0
   33d94:	b	33d68 <fputs@plt+0x22bf4>
   33d98:	mvn	r0, #0
   33d9c:	b	33d68 <fputs@plt+0x22bf4>
   33da0:	mvn	r0, #0
   33da4:	b	33d68 <fputs@plt+0x22bf4>
   33da8:	strd	r4, [sp, #-16]!
   33dac:	str	r6, [sp, #8]
   33db0:	str	lr, [sp, #12]
   33db4:	mov	r4, r0
   33db8:	mov	r5, r2
   33dbc:	ldr	r2, [r0, #12]
   33dc0:	ldr	r3, [r0, #16]
   33dc4:	ldr	r2, [r2, #4]
   33dc8:	add	r3, r3, r3, lsl #2
   33dcc:	add	r3, r2, r3, lsl #2
   33dd0:	ldr	r2, [r3, #-4]
   33dd4:	ldr	r1, [r5, #4]
   33dd8:	ldr	r0, [r5]
   33ddc:	bl	33c6c <fputs@plt+0x22af8>
   33de0:	cmp	r0, #0
   33de4:	bne	33df8 <fputs@plt+0x22c84>
   33de8:	ldrd	r4, [sp]
   33dec:	ldr	r6, [sp, #8]
   33df0:	add	sp, sp, #12
   33df4:	pop	{pc}		; (ldr pc, [sp], #4)
   33df8:	ldr	r1, [r5]
   33dfc:	mov	r0, r4
   33e00:	bl	2da68 <fputs@plt+0x1c8f4>
   33e04:	b	33de8 <fputs@plt+0x22c74>
   33e08:	strd	r4, [sp, #-24]!	; 0xffffffe8
   33e0c:	strd	r6, [sp, #8]
   33e10:	str	r8, [sp, #16]
   33e14:	str	lr, [sp, #20]
   33e18:	mov	r6, r0
   33e1c:	mov	r5, r2
   33e20:	ldr	r7, [r2]
   33e24:	mov	r1, #40	; 0x28
   33e28:	bl	2bf50 <fputs@plt+0x1addc>
   33e2c:	subs	r4, r0, #0
   33e30:	beq	33ee0 <fputs@plt+0x22d6c>
   33e34:	movw	r3, #32968	; 0x80c8
   33e38:	movt	r3, #8
   33e3c:	ldr	r2, [r5]
   33e40:	ldrh	r2, [r2, #8]
   33e44:	and	r2, r2, #31
   33e48:	add	r3, r3, r2
   33e4c:	ldrb	r3, [r3, #3076]	; 0xc04
   33e50:	cmp	r3, #5
   33e54:	beq	33ed0 <fputs@plt+0x22d5c>
   33e58:	ldrh	r3, [r4, #8]
   33e5c:	cmp	r3, #0
   33e60:	beq	33f00 <fputs@plt+0x22d8c>
   33e64:	ldr	r3, [r6, #4]
   33e68:	ldr	r5, [r3, #4]
   33e6c:	ldr	r2, [r6, #12]
   33e70:	ldr	r3, [r6, #16]
   33e74:	ldr	r2, [r2, #4]
   33e78:	add	r3, r3, r3, lsl #2
   33e7c:	add	r3, r2, r3, lsl #2
   33e80:	ldr	r2, [r3, #-4]
   33e84:	mov	r1, r7
   33e88:	mov	r0, r4
   33e8c:	bl	33c6c <fputs@plt+0x22af8>
   33e90:	cmp	r5, #0
   33e94:	lsrne	r3, r0, #31
   33e98:	moveq	r3, #0
   33e9c:	cmp	r3, #0
   33ea0:	bne	33ec0 <fputs@plt+0x22d4c>
   33ea4:	cmp	r0, #0
   33ea8:	movle	r0, #0
   33eac:	movgt	r0, #1
   33eb0:	cmp	r5, #0
   33eb4:	movne	r0, #0
   33eb8:	cmp	r0, #0
   33ebc:	beq	33ef4 <fputs@plt+0x22d80>
   33ec0:	mov	r1, r7
   33ec4:	mov	r0, r4
   33ec8:	bl	2d9c4 <fputs@plt+0x1c850>
   33ecc:	b	33ee0 <fputs@plt+0x22d6c>
   33ed0:	ldrh	r3, [r4, #8]
   33ed4:	cmp	r3, #0
   33ed8:	movne	r3, #1
   33edc:	strbne	r3, [r6, #24]
   33ee0:	ldrd	r4, [sp]
   33ee4:	ldrd	r6, [sp, #8]
   33ee8:	ldr	r8, [sp, #16]
   33eec:	add	sp, sp, #20
   33ef0:	pop	{pc}		; (ldr pc, [sp], #4)
   33ef4:	mov	r3, #1
   33ef8:	strb	r3, [r6, #24]
   33efc:	b	33ee0 <fputs@plt+0x22d6c>
   33f00:	ldr	r3, [r6]
   33f04:	ldr	r3, [r3, #32]
   33f08:	str	r3, [r4, #32]
   33f0c:	mov	r1, r7
   33f10:	mov	r0, r4
   33f14:	bl	2d9c4 <fputs@plt+0x1c850>
   33f18:	b	33ee0 <fputs@plt+0x22d6c>
   33f1c:	movw	r3, #32968	; 0x80c8
   33f20:	movt	r3, #8
   33f24:	ldr	ip, [r2]
   33f28:	ldrh	ip, [ip, #8]
   33f2c:	and	ip, ip, #31
   33f30:	add	r3, r3, ip
   33f34:	ldrb	r3, [r3, #3076]	; 0xc04
   33f38:	cmp	r3, #5
   33f3c:	bxeq	lr
   33f40:	strd	r4, [sp, #-36]!	; 0xffffffdc
   33f44:	strd	r6, [sp, #8]
   33f48:	strd	r8, [sp, #16]
   33f4c:	strd	sl, [sp, #24]
   33f50:	str	lr, [sp, #32]
   33f54:	sub	sp, sp, #4
   33f58:	mov	r6, r2
   33f5c:	mov	r7, r1
   33f60:	mov	fp, r0
   33f64:	cmp	r1, #1
   33f68:	ble	34010 <fputs@plt+0x22e9c>
   33f6c:	ldr	r1, [r2, #4]
   33f70:	movw	r3, #32968	; 0x80c8
   33f74:	movt	r3, #8
   33f78:	ldrh	r2, [r1, #8]
   33f7c:	and	r2, r2, #31
   33f80:	add	r3, r3, r2
   33f84:	ldrb	r3, [r3, #3076]	; 0xc04
   33f88:	cmp	r3, #5
   33f8c:	beq	34020 <fputs@plt+0x22eac>
   33f90:	ldr	r3, [r0, #4]
   33f94:	ldr	sl, [r3, #4]
   33f98:	ldr	r2, [r0, #12]
   33f9c:	ldr	r3, [r0, #16]
   33fa0:	ldr	r2, [r2, #4]
   33fa4:	add	r3, r3, r3, lsl #2
   33fa8:	add	r3, r2, r3, lsl #2
   33fac:	ldr	r9, [r3, #-4]
   33fb0:	mov	r5, #0
   33fb4:	mov	r4, #1
   33fb8:	movw	r8, #32968	; 0x80c8
   33fbc:	movt	r8, #8
   33fc0:	mov	r2, r9
   33fc4:	ldr	r0, [r6, r5, lsl #2]
   33fc8:	bl	33c6c <fputs@plt+0x22af8>
   33fcc:	adds	r3, sl, #0
   33fd0:	movne	r3, #1
   33fd4:	rsb	r3, r3, #0
   33fd8:	eor	r0, r0, r3
   33fdc:	cmp	r0, #0
   33fe0:	movge	r5, r4
   33fe4:	add	r4, r4, #1
   33fe8:	cmp	r7, r4
   33fec:	beq	34014 <fputs@plt+0x22ea0>
   33ff0:	ldr	r1, [r6, r4, lsl #2]
   33ff4:	ldrh	r3, [r1, #8]
   33ff8:	and	r3, r3, #31
   33ffc:	add	r3, r8, r3
   34000:	ldrb	r3, [r3, #3076]	; 0xc04
   34004:	cmp	r3, #5
   34008:	bne	33fc0 <fputs@plt+0x22e4c>
   3400c:	b	34020 <fputs@plt+0x22eac>
   34010:	mov	r5, #0
   34014:	ldr	r1, [r6, r5, lsl #2]
   34018:	mov	r0, fp
   3401c:	bl	2da68 <fputs@plt+0x1c8f4>
   34020:	add	sp, sp, #4
   34024:	ldrd	r4, [sp]
   34028:	ldrd	r6, [sp, #8]
   3402c:	ldrd	r8, [sp, #16]
   34030:	ldrd	sl, [sp, #24]
   34034:	add	sp, sp, #32
   34038:	pop	{pc}		; (ldr pc, [sp], #4)
   3403c:	str	r4, [sp, #-8]!
   34040:	str	lr, [sp, #4]
   34044:	mov	r4, r0
   34048:	cmp	r1, #66	; 0x42
   3404c:	bls	34080 <fputs@plt+0x22f0c>
   34050:	ldrh	r3, [r0, #8]
   34054:	tst	r3, #4
   34058:	bne	3408c <fputs@plt+0x22f18>
   3405c:	tst	r3, #8
   34060:	bne	34078 <fputs@plt+0x22f04>
   34064:	tst	r3, #2
   34068:	beq	3408c <fputs@plt+0x22f18>
   3406c:	mov	r1, #1
   34070:	bl	1fe54 <fputs@plt+0xece0>
   34074:	b	3408c <fputs@plt+0x22f18>
   34078:	bl	1fd0c <fputs@plt+0xeb98>
   3407c:	b	3408c <fputs@plt+0x22f18>
   34080:	mov	r3, r2
   34084:	cmp	r1, #66	; 0x42
   34088:	beq	34098 <fputs@plt+0x22f24>
   3408c:	ldr	r4, [sp]
   34090:	add	sp, sp, #4
   34094:	pop	{pc}		; (ldr pc, [sp], #4)
   34098:	ldrh	r2, [r0, #8]
   3409c:	tst	r2, #2
   340a0:	bne	340ac <fputs@plt+0x22f38>
   340a4:	tst	r2, #12
   340a8:	bne	340bc <fputs@plt+0x22f48>
   340ac:	ldrh	r3, [r4, #8]
   340b0:	bic	r3, r3, #12
   340b4:	strh	r3, [r4, #8]
   340b8:	b	3408c <fputs@plt+0x22f18>
   340bc:	mov	r2, #1
   340c0:	mov	r1, r3
   340c4:	bl	319cc <fputs@plt+0x20858>
   340c8:	b	340ac <fputs@plt+0x22f38>
   340cc:	ldrh	r3, [r0, #8]
   340d0:	tst	r3, #1
   340d4:	bxne	lr
   340d8:	str	r4, [sp, #-8]!
   340dc:	str	lr, [sp, #4]
   340e0:	mov	r4, r0
   340e4:	sub	r1, r1, #65	; 0x41
   340e8:	cmp	r1, #4
   340ec:	ldrls	pc, [pc, r1, lsl #2]
   340f0:	b	3416c <fputs@plt+0x22ff8>
   340f4:	andeq	r4, r3, r8, lsl #2
   340f8:	andeq	r4, r3, ip, ror #2
   340fc:	andeq	r4, r3, r8, lsr r1
   34100:	andeq	r4, r3, r8, asr #2
   34104:	andeq	r4, r3, r0, asr r1
   34108:	tst	r3, #16
   3410c:	bicne	r3, r3, #33024	; 0x8100
   34110:	bicne	r3, r3, #239	; 0xef
   34114:	strhne	r3, [r0, #8]
   34118:	bne	3413c <fputs@plt+0x22fc8>
   3411c:	mov	r1, #66	; 0x42
   34120:	bl	3403c <fputs@plt+0x22ec8>
   34124:	ldrh	r3, [r4, #8]
   34128:	and	r3, r3, #15872	; 0x3e00
   3412c:	orr	r3, r3, #16
   34130:	strh	r3, [r4, #8]
   34134:	b	3413c <fputs@plt+0x22fc8>
   34138:	bl	1fdc8 <fputs@plt+0xec54>
   3413c:	ldr	r4, [sp]
   34140:	add	sp, sp, #4
   34144:	pop	{pc}		; (ldr pc, [sp], #4)
   34148:	bl	17958 <fputs@plt+0x67e4>
   3414c:	b	3413c <fputs@plt+0x22fc8>
   34150:	bl	178e0 <fputs@plt+0x676c>
   34154:	vstr	d0, [r4]
   34158:	ldrh	r3, [r4, #8]
   3415c:	and	r3, r3, #15872	; 0x3e00
   34160:	orr	r3, r3, #8
   34164:	strh	r3, [r4, #8]
   34168:	b	3413c <fputs@plt+0x22fc8>
   3416c:	asr	r1, r3, #3
   34170:	and	r1, r1, #2
   34174:	orr	r3, r1, r3
   34178:	strh	r3, [r0, #8]
   3417c:	mov	r1, #66	; 0x42
   34180:	bl	3403c <fputs@plt+0x22ec8>
   34184:	ldrh	r3, [r4, #8]
   34188:	bic	r3, r3, #16384	; 0x4000
   3418c:	bic	r3, r3, #28
   34190:	strh	r3, [r4, #8]
   34194:	b	3413c <fputs@plt+0x22fc8>
   34198:	strd	r4, [sp, #-32]!	; 0xffffffe0
   3419c:	strd	r6, [sp, #8]
   341a0:	strd	r8, [sp, #16]
   341a4:	str	sl, [sp, #24]
   341a8:	str	lr, [sp, #28]
   341ac:	sub	sp, sp, #8
   341b0:	mov	sl, r0
   341b4:	ldr	r0, [r2]
   341b8:	bl	31d5c <fputs@plt+0x20be8>
   341bc:	mov	r6, r0
   341c0:	ldr	r3, [r0, #12]
   341c4:	mov	r0, #25
   341c8:	mla	r0, r3, r0, r0
   341cc:	asr	r1, r0, #31
   341d0:	bl	1d420 <fputs@plt+0xc2ac>
   341d4:	subs	r9, r0, #0
   341d8:	beq	342bc <fputs@plt+0x23148>
   341dc:	ldr	r3, [r6]
   341e0:	str	r3, [sp]
   341e4:	mov	r3, #0
   341e8:	str	r3, [sp, #4]
   341ec:	movw	r2, #47996	; 0xbb7c
   341f0:	movt	r2, #8
   341f4:	mov	r1, r9
   341f8:	mov	r0, #24
   341fc:	bl	319a0 <fputs@plt+0x2082c>
   34200:	mov	r0, r9
   34204:	bl	1c2f8 <fputs@plt+0xb184>
   34208:	add	r4, r9, r0
   3420c:	ldr	r3, [r6, #12]
   34210:	cmp	r3, #0
   34214:	ble	34288 <fputs@plt+0x23114>
   34218:	mov	r5, #0
   3421c:	movw	r7, #48004	; 0xbb84
   34220:	movt	r7, #8
   34224:	mov	r8, #24
   34228:	ldr	r3, [r6, #24]
   3422c:	ldr	r0, [r3, r5, lsl #2]
   34230:	add	r0, r0, #1
   34234:	mov	lr, #0
   34238:	ldr	ip, [r6]
   3423c:	subs	ip, ip, #1
   34240:	sbc	r1, lr, #0
   34244:	mov	r2, r0
   34248:	mov	r3, lr
   3424c:	adds	r0, ip, r0
   34250:	adc	r1, r1, lr
   34254:	bl	850f8 <fputs@plt+0x73f84>
   34258:	strd	r0, [sp]
   3425c:	mov	r2, r7
   34260:	mov	r1, r4
   34264:	mov	r0, r8
   34268:	bl	319a0 <fputs@plt+0x2082c>
   3426c:	mov	r0, r4
   34270:	bl	1c2f8 <fputs@plt+0xb184>
   34274:	add	r4, r4, r0
   34278:	add	r5, r5, #1
   3427c:	ldr	r3, [r6, #12]
   34280:	cmp	r3, r5
   34284:	bgt	34228 <fputs@plt+0x230b4>
   34288:	movw	r3, #5180	; 0x143c
   3428c:	movt	r3, #2
   34290:	mvn	r2, #0
   34294:	mov	r1, r9
   34298:	mov	r0, sl
   3429c:	bl	2ccbc <fputs@plt+0x1bb48>
   342a0:	add	sp, sp, #8
   342a4:	ldrd	r4, [sp]
   342a8:	ldrd	r6, [sp, #8]
   342ac:	ldrd	r8, [sp, #16]
   342b0:	ldr	sl, [sp, #24]
   342b4:	add	sp, sp, #28
   342b8:	pop	{pc}		; (ldr pc, [sp], #4)
   342bc:	mov	r0, sl
   342c0:	bl	29e00 <fputs@plt+0x18c8c>
   342c4:	b	342a0 <fputs@plt+0x2312c>
   342c8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   342cc:	strd	r6, [sp, #8]
   342d0:	strd	r8, [sp, #16]
   342d4:	strd	sl, [sp, #24]
   342d8:	str	lr, [sp, #32]
   342dc:	vpush	{d8-d9}
   342e0:	sub	sp, sp, #228	; 0xe4
   342e4:	subs	r7, r1, #0
   342e8:	bne	3430c <fputs@plt+0x23198>
   342ec:	add	sp, sp, #228	; 0xe4
   342f0:	vpop	{d8-d9}
   342f4:	ldrd	r4, [sp]
   342f8:	ldrd	r6, [sp, #8]
   342fc:	ldrd	r8, [sp, #16]
   34300:	ldrd	sl, [sp, #24]
   34304:	add	sp, sp, #32
   34308:	pop	{pc}		; (ldr pc, [sp], #4)
   3430c:	mov	r5, r2
   34310:	mov	r6, r0
   34314:	ldr	r0, [r2]
   34318:	bl	31d00 <fputs@plt+0x20b8c>
   3431c:	subs	r4, r0, #0
   34320:	beq	342ec <fputs@plt+0x23178>
   34324:	add	r3, sp, #176	; 0xb0
   34328:	add	r2, r5, #4
   3432c:	sub	r1, r7, #1
   34330:	mov	r0, r6
   34334:	bl	320ec <fputs@plt+0x20f78>
   34338:	cmp	r0, #0
   3433c:	bne	342ec <fputs@plt+0x23178>
   34340:	ldrb	r0, [r4]
   34344:	cmp	r0, #0
   34348:	beq	34a00 <fputs@plt+0x2388c>
   3434c:	mov	r1, #0
   34350:	mov	r2, #1
   34354:	mov	r3, #0
   34358:	b	3437c <fputs@plt+0x23208>
   3435c:	adds	r2, r2, #1
   34360:	adc	r3, r3, #0
   34364:	add	r1, r1, #1
   34368:	adds	r2, r2, #1
   3436c:	adc	r3, r3, #0
   34370:	ldrb	r0, [r4, r1]
   34374:	cmp	r0, #0
   34378:	beq	34518 <fputs@plt+0x233a4>
   3437c:	cmp	r0, #37	; 0x25
   34380:	bne	34364 <fputs@plt+0x231f0>
   34384:	add	r1, r1, #1
   34388:	ldrb	r0, [r4, r1]
   3438c:	sub	r0, r0, #37	; 0x25
   34390:	cmp	r0, #82	; 0x52
   34394:	ldrls	pc, [pc, r0, lsl #2]
   34398:	b	342ec <fputs@plt+0x23178>
   3439c:	andeq	r4, r3, r4, ror #6
   343a0:	andeq	r4, r3, ip, ror #5
   343a4:	andeq	r4, r3, ip, ror #5
   343a8:	andeq	r4, r3, ip, ror #5
   343ac:	andeq	r4, r3, ip, ror #5
   343b0:	andeq	r4, r3, ip, ror #5
   343b4:	andeq	r4, r3, ip, ror #5
   343b8:	andeq	r4, r3, ip, ror #5
   343bc:	andeq	r4, r3, ip, ror #5
   343c0:	andeq	r4, r3, ip, ror #5
   343c4:	andeq	r4, r3, ip, ror #5
   343c8:	andeq	r4, r3, ip, ror #5
   343cc:	andeq	r4, r3, ip, ror #5
   343d0:	andeq	r4, r3, ip, ror #5
   343d4:	andeq	r4, r3, ip, ror #5
   343d8:	andeq	r4, r3, ip, ror #5
   343dc:	andeq	r4, r3, ip, ror #5
   343e0:	andeq	r4, r3, ip, ror #5
   343e4:	andeq	r4, r3, ip, ror #5
   343e8:	andeq	r4, r3, ip, ror #5
   343ec:	andeq	r4, r3, ip, ror #5
   343f0:	andeq	r4, r3, ip, ror #5
   343f4:	andeq	r4, r3, ip, ror #5
   343f8:	andeq	r4, r3, ip, ror #5
   343fc:	andeq	r4, r3, ip, ror #5
   34400:	andeq	r4, r3, ip, ror #5
   34404:	andeq	r4, r3, ip, ror #5
   34408:	andeq	r4, r3, ip, ror #5
   3440c:	andeq	r4, r3, ip, ror #5
   34410:	andeq	r4, r3, ip, ror #5
   34414:	andeq	r4, r3, ip, ror #5
   34418:	andeq	r4, r3, ip, ror #5
   3441c:	andeq	r4, r3, ip, ror #5
   34420:	andeq	r4, r3, ip, ror #5
   34424:	andeq	r4, r3, ip, ror #5
   34428:	andeq	r4, r3, ip, asr r3
   3442c:	andeq	r4, r3, ip, ror #5
   34430:	andeq	r4, r3, ip, lsl #10
   34434:	andeq	r4, r3, ip, ror #5
   34438:	andeq	r4, r3, ip, ror #5
   3443c:	andeq	r4, r3, ip, asr r3
   34440:	andeq	r4, r3, ip, ror #5
   34444:	andeq	r4, r3, ip, ror #5
   34448:	andeq	r4, r3, ip, ror #5
   3444c:	andeq	r4, r3, ip, ror #5
   34450:	andeq	r4, r3, ip, ror #5
   34454:	andeq	r4, r3, ip, asr r3
   34458:	andeq	r4, r3, ip, ror #5
   3445c:	andeq	r4, r3, ip, ror #5
   34460:	andeq	r4, r3, ip, ror #5
   34464:	andeq	r4, r3, ip, asr r3
   34468:	andeq	r4, r3, ip, ror #5
   3446c:	andeq	r4, r3, r0, lsl #10
   34470:	andeq	r4, r3, ip, ror #5
   34474:	andeq	r4, r3, ip, ror #5
   34478:	andeq	r4, r3, ip, ror #5
   3447c:	andeq	r4, r3, ip, ror #5
   34480:	andeq	r4, r3, ip, ror #5
   34484:	andeq	r4, r3, ip, ror #5
   34488:	andeq	r4, r3, ip, ror #5
   3448c:	andeq	r4, r3, ip, ror #5
   34490:	andeq	r4, r3, ip, ror #5
   34494:	andeq	r4, r3, ip, ror #5
   34498:	andeq	r4, r3, ip, asr r3
   3449c:	andeq	r4, r3, ip, ror #5
   344a0:	andeq	r4, r3, r8, ror #9
   344a4:	andeq	r4, r3, ip, ror #5
   344a8:	andeq	r4, r3, ip, ror #5
   344ac:	andeq	r4, r3, ip, ror #5
   344b0:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
   344b4:	andeq	r4, r3, ip, ror #5
   344b8:	andeq	r4, r3, ip, ror #5
   344bc:	andeq	r4, r3, ip, asr r3
   344c0:	andeq	r4, r3, ip, ror #5
   344c4:	andeq	r4, r3, ip, ror #5
   344c8:	andeq	r4, r3, ip, ror #5
   344cc:	andeq	r4, r3, ip, ror #5
   344d0:	andeq	r4, r3, ip, ror #5
   344d4:	andeq	r4, r3, ip, lsl #10
   344d8:	andeq	r4, r3, ip, ror #5
   344dc:	andeq	r4, r3, ip, ror #5
   344e0:	andeq	r4, r3, ip, ror #5
   344e4:	andeq	r4, r3, r4, ror #6
   344e8:	adds	r2, r2, #8
   344ec:	adc	r3, r3, #0
   344f0:	b	34364 <fputs@plt+0x231f0>
   344f4:	adds	r2, r2, #3
   344f8:	adc	r3, r3, #0
   344fc:	b	34364 <fputs@plt+0x231f0>
   34500:	adds	r2, r2, #8
   34504:	adc	r3, r3, #0
   34508:	b	34364 <fputs@plt+0x231f0>
   3450c:	adds	r2, r2, #50	; 0x32
   34510:	adc	r3, r3, #0
   34514:	b	34364 <fputs@plt+0x231f0>
   34518:	cmp	r3, #0
   3451c:	cmpeq	r2, #99	; 0x63
   34520:	bls	34a00 <fputs@plt+0x2388c>
   34524:	ldr	r1, [r6]
   34528:	ldr	r0, [r1, #32]
   3452c:	ldr	r8, [r0, #92]	; 0x5c
   34530:	asr	r9, r8, #31
   34534:	cmp	r9, r3
   34538:	cmpeq	r8, r2
   3453c:	bcc	3459c <fputs@plt+0x23428>
   34540:	asr	r3, r2, #31
   34544:	bl	13ea0 <fputs@plt+0x2d2c>
   34548:	subs	r8, r0, #0
   3454c:	beq	345a8 <fputs@plt+0x23434>
   34550:	add	r0, sp, #176	; 0xb0
   34554:	bl	1346c <fputs@plt+0x22f8>
   34558:	add	r0, sp, #176	; 0xb0
   3455c:	bl	138b0 <fputs@plt+0x273c>
   34560:	ldrb	r3, [r4]
   34564:	cmp	r3, #0
   34568:	beq	349cc <fputs@plt+0x23858>
   3456c:	mov	r7, #0
   34570:	mov	r5, r7
   34574:	mov	r9, #35328	; 0x8a00
   34578:	movt	r9, #1977	; 0x7b9
   3457c:	movw	fp, #38592	; 0x96c0
   34580:	movt	fp, #59228	; 0xe75c
   34584:	vldr	d9, [pc, #1004]	; 34978 <fputs@plt+0x23804>
   34588:	movw	sl, #9363	; 0x2493
   3458c:	movt	sl, #37449	; 0x9249
   34590:	vldr	d8, [pc, #1000]	; 34980 <fputs@plt+0x2380c>
   34594:	str	sl, [sp, #12]
   34598:	b	345cc <fputs@plt+0x23458>
   3459c:	mov	r0, r6
   345a0:	bl	2cac0 <fputs@plt+0x1b94c>
   345a4:	b	342ec <fputs@plt+0x23178>
   345a8:	mov	r0, r6
   345ac:	bl	29e00 <fputs@plt+0x18c8c>
   345b0:	b	342ec <fputs@plt+0x23178>
   345b4:	strb	r3, [r8, r7]
   345b8:	add	r7, r7, #1
   345bc:	add	r5, r5, #1
   345c0:	ldrb	r3, [r4, r5]
   345c4:	cmp	r3, #0
   345c8:	beq	349d0 <fputs@plt+0x2385c>
   345cc:	cmp	r3, #37	; 0x25
   345d0:	bne	345b4 <fputs@plt+0x23440>
   345d4:	add	r5, r5, #1
   345d8:	ldrb	r3, [r4, r5]
   345dc:	sub	r3, r3, #72	; 0x48
   345e0:	cmp	r3, #47	; 0x2f
   345e4:	ldrls	pc, [pc, r3, lsl #2]
   345e8:	b	349bc <fputs@plt+0x23848>
   345ec:	andeq	r4, r3, r8, lsl #14
   345f0:			; <UNDEFINED> instruction: 0x000349bc
   345f4:	andeq	r4, r3, ip, asr #16
   345f8:			; <UNDEFINED> instruction: 0x000349bc
   345fc:			; <UNDEFINED> instruction: 0x000349bc
   34600:	andeq	r4, r3, r8, lsr #17
   34604:			; <UNDEFINED> instruction: 0x000349bc
   34608:			; <UNDEFINED> instruction: 0x000349bc
   3460c:			; <UNDEFINED> instruction: 0x000349bc
   34610:			; <UNDEFINED> instruction: 0x000349bc
   34614:			; <UNDEFINED> instruction: 0x000349bc
   34618:	andeq	r4, r3, r0, lsl r9
   3461c:			; <UNDEFINED> instruction: 0x000349bc
   34620:			; <UNDEFINED> instruction: 0x000349bc
   34624:			; <UNDEFINED> instruction: 0x000349bc
   34628:	andeq	r4, r3, r8, lsr #14
   3462c:			; <UNDEFINED> instruction: 0x000349bc
   34630:	muleq	r3, r0, r9
   34634:			; <UNDEFINED> instruction: 0x000349bc
   34638:			; <UNDEFINED> instruction: 0x000349bc
   3463c:			; <UNDEFINED> instruction: 0x000349bc
   34640:			; <UNDEFINED> instruction: 0x000349bc
   34644:			; <UNDEFINED> instruction: 0x000349bc
   34648:			; <UNDEFINED> instruction: 0x000349bc
   3464c:			; <UNDEFINED> instruction: 0x000349bc
   34650:			; <UNDEFINED> instruction: 0x000349bc
   34654:			; <UNDEFINED> instruction: 0x000349bc
   34658:			; <UNDEFINED> instruction: 0x000349bc
   3465c:	andeq	r4, r3, ip, lsr #13
   34660:			; <UNDEFINED> instruction: 0x000349bc
   34664:	andeq	r4, r3, ip, asr #13
   34668:			; <UNDEFINED> instruction: 0x000349bc
   3466c:			; <UNDEFINED> instruction: 0x000349bc
   34670:			; <UNDEFINED> instruction: 0x000349bc
   34674:	andeq	r4, r3, r8, lsr #14
   34678:			; <UNDEFINED> instruction: 0x000349bc
   3467c:			; <UNDEFINED> instruction: 0x000349bc
   34680:	andeq	r4, r3, r8, lsl #17
   34684:			; <UNDEFINED> instruction: 0x000349bc
   34688:			; <UNDEFINED> instruction: 0x000349bc
   3468c:			; <UNDEFINED> instruction: 0x000349bc
   34690:			; <UNDEFINED> instruction: 0x000349bc
   34694:			; <UNDEFINED> instruction: 0x000349bc
   34698:	andeq	r4, r3, r8, asr #17
   3469c:			; <UNDEFINED> instruction: 0x000349bc
   346a0:			; <UNDEFINED> instruction: 0x000349bc
   346a4:			; <UNDEFINED> instruction: 0x000349bc
   346a8:	andeq	r4, r3, r8, lsr r9
   346ac:	ldr	r3, [sp, #192]	; 0xc0
   346b0:	movw	r2, #48012	; 0xbb8c
   346b4:	movt	r2, #8
   346b8:	add	r1, r8, r7
   346bc:	mov	r0, #3
   346c0:	bl	319a0 <fputs@plt+0x2082c>
   346c4:	add	r7, r7, #2
   346c8:	b	345bc <fputs@plt+0x23448>
   346cc:	vldr	d7, [sp, #208]	; 0xd0
   346d0:	vcmp.f64	d7, d8
   346d4:	vmrs	APSR_nzcv, fpscr
   346d8:	vmovgt.f64	d7, d8
   346dc:	add	sl, r8, r7
   346e0:	vstr	d7, [sp]
   346e4:	movw	r2, #48020	; 0xbb94
   346e8:	movt	r2, #8
   346ec:	mov	r1, sl
   346f0:	mov	r0, #7
   346f4:	bl	319a0 <fputs@plt+0x2082c>
   346f8:	mov	r0, sl
   346fc:	bl	1c2f8 <fputs@plt+0xb184>
   34700:	add	r7, r7, r0
   34704:	b	345bc <fputs@plt+0x23448>
   34708:	ldr	r3, [sp, #196]	; 0xc4
   3470c:	movw	r2, #48012	; 0xbb8c
   34710:	movt	r2, #8
   34714:	add	r1, r8, r7
   34718:	mov	r0, #3
   3471c:	bl	319a0 <fputs@plt+0x2082c>
   34720:	add	r7, r7, #2
   34724:	b	345bc <fputs@plt+0x23448>
   34728:	ldrd	r2, [sp, #176]	; 0xb0
   3472c:	strd	r2, [sp, #24]
   34730:	ldrd	r2, [sp, #184]	; 0xb8
   34734:	strd	r2, [sp, #32]
   34738:	ldrd	r2, [sp, #192]	; 0xc0
   3473c:	strd	r2, [sp, #40]	; 0x28
   34740:	ldrd	r2, [sp, #200]	; 0xc8
   34744:	strd	r2, [sp, #48]	; 0x30
   34748:	ldrd	r2, [sp, #208]	; 0xd0
   3474c:	strd	r2, [sp, #56]	; 0x38
   34750:	ldrd	r2, [sp, #216]	; 0xd8
   34754:	strd	r2, [sp, #64]	; 0x40
   34758:	mov	r3, #0
   3475c:	strb	r3, [sp, #66]	; 0x42
   34760:	mov	r3, #1
   34764:	str	r3, [sp, #36]	; 0x24
   34768:	str	r3, [sp, #40]	; 0x28
   3476c:	add	r0, sp, #24
   34770:	bl	1346c <fputs@plt+0x22f8>
   34774:	ldr	sl, [sp, #176]	; 0xb0
   34778:	ldr	r3, [sp, #180]	; 0xb4
   3477c:	str	r3, [sp, #16]
   34780:	ldr	r0, [sp, #24]
   34784:	subs	r0, sl, r0
   34788:	ldr	r1, [sp, #28]
   3478c:	sbc	r1, r3, r1
   34790:	mov	ip, #11776	; 0x2e00
   34794:	movt	ip, #659	; 0x293
   34798:	add	r3, pc, #488	; 0x1e8
   3479c:	ldrd	r2, [r3]
   347a0:	adds	r0, r0, ip
   347a4:	mov	ip, #0
   347a8:	adc	r1, r1, ip
   347ac:	bl	85024 <fputs@plt+0x73eb0>
   347b0:	ldrb	r3, [r4, r5]
   347b4:	cmp	r3, #87	; 0x57
   347b8:	beq	347dc <fputs@plt+0x23668>
   347bc:	add	r3, r0, #1
   347c0:	movw	r2, #48028	; 0xbb9c
   347c4:	movt	r2, #8
   347c8:	add	r1, r8, r7
   347cc:	mov	r0, #4
   347d0:	bl	319a0 <fputs@plt+0x2082c>
   347d4:	add	r7, r7, #3
   347d8:	b	345bc <fputs@plt+0x23448>
   347dc:	add	r3, r0, #7
   347e0:	str	r3, [sp, #20]
   347e4:	mov	r0, #11776	; 0x2e00
   347e8:	movt	r0, #659	; 0x293
   347ec:	add	r3, pc, #404	; 0x194
   347f0:	ldrd	r2, [r3]
   347f4:	adds	r0, sl, r0
   347f8:	mov	r1, #0
   347fc:	ldr	ip, [sp, #16]
   34800:	adc	r1, ip, r1
   34804:	bl	85024 <fputs@plt+0x73eb0>
   34808:	mov	r2, #7
   3480c:	mov	r3, #0
   34810:	bl	85024 <fputs@plt+0x73eb0>
   34814:	ldr	r3, [sp, #20]
   34818:	sub	r2, r3, r2
   3481c:	ldr	r3, [sp, #12]
   34820:	smull	r1, r3, r3, r2
   34824:	add	r3, r3, r2
   34828:	asr	r2, r2, #31
   3482c:	rsb	r3, r2, r3, asr #2
   34830:	movw	r2, #48012	; 0xbb8c
   34834:	movt	r2, #8
   34838:	add	r1, r8, r7
   3483c:	mov	r0, #3
   34840:	bl	319a0 <fputs@plt+0x2082c>
   34844:	add	r7, r7, #2
   34848:	b	345bc <fputs@plt+0x23448>
   3484c:	add	sl, r8, r7
   34850:	ldrd	r0, [sp, #176]	; 0xb0
   34854:	bl	84fc4 <fputs@plt+0x73e50>
   34858:	vmov	d7, r0, r1
   3485c:	vdiv.f64	d7, d7, d9
   34860:	vstr	d7, [sp]
   34864:	movw	r2, #48036	; 0xbba4
   34868:	movt	r2, #8
   3486c:	mov	r1, sl
   34870:	mov	r0, #20
   34874:	bl	319a0 <fputs@plt+0x2082c>
   34878:	mov	r0, sl
   3487c:	bl	1c2f8 <fputs@plt+0xb184>
   34880:	add	r7, r7, r0
   34884:	b	345bc <fputs@plt+0x23448>
   34888:	ldr	r3, [sp, #188]	; 0xbc
   3488c:	movw	r2, #48012	; 0xbb8c
   34890:	movt	r2, #8
   34894:	add	r1, r8, r7
   34898:	mov	r0, #3
   3489c:	bl	319a0 <fputs@plt+0x2082c>
   348a0:	add	r7, r7, #2
   348a4:	b	345bc <fputs@plt+0x23448>
   348a8:	ldr	r3, [sp, #200]	; 0xc8
   348ac:	movw	r2, #48012	; 0xbb8c
   348b0:	movt	r2, #8
   348b4:	add	r1, r8, r7
   348b8:	mov	r0, #3
   348bc:	bl	319a0 <fputs@plt+0x2082c>
   348c0:	add	r7, r7, #2
   348c4:	b	345bc <fputs@plt+0x23448>
   348c8:	add	sl, r8, r7
   348cc:	mov	r2, #1000	; 0x3e8
   348d0:	mov	r3, #0
   348d4:	ldrd	r0, [sp, #176]	; 0xb0
   348d8:	bl	85024 <fputs@plt+0x73eb0>
   348dc:	adds	r0, r0, fp
   348e0:	sbc	r1, r1, #49	; 0x31
   348e4:	str	r0, [sp]
   348e8:	str	r1, [sp, #4]
   348ec:	movw	r2, #47780	; 0xbaa4
   348f0:	movt	r2, #8
   348f4:	mov	r1, sl
   348f8:	mov	r0, #30
   348fc:	bl	319a0 <fputs@plt+0x2082c>
   34900:	mov	r0, sl
   34904:	bl	1c2f8 <fputs@plt+0xb184>
   34908:	add	r7, r7, r0
   3490c:	b	345bc <fputs@plt+0x23448>
   34910:	vldr	d7, [sp, #208]	; 0xd0
   34914:	vcvt.s32.f64	s15, d7
   34918:	vmov	r3, s15
   3491c:	movw	r2, #48012	; 0xbb8c
   34920:	movt	r2, #8
   34924:	add	r1, r8, r7
   34928:	mov	r0, #3
   3492c:	bl	319a0 <fputs@plt+0x2082c>
   34930:	add	r7, r7, #2
   34934:	b	345bc <fputs@plt+0x23448>
   34938:	add	sl, r7, #1
   3493c:	ldr	r0, [sp, #176]	; 0xb0
   34940:	add	r3, pc, #64	; 0x40
   34944:	ldrd	r2, [r3]
   34948:	adds	r0, r0, r9
   3494c:	ldr	r1, [sp, #180]	; 0xb4
   34950:	adc	r1, r1, #0
   34954:	bl	85024 <fputs@plt+0x73eb0>
   34958:	mov	r2, #7
   3495c:	mov	r3, #0
   34960:	bl	85024 <fputs@plt+0x73eb0>
   34964:	add	r2, r2, #48	; 0x30
   34968:	strb	r2, [r8, r7]
   3496c:	mov	r7, sl
   34970:	b	345bc <fputs@plt+0x23448>
   34974:	nop	{0}
   34978:	andeq	r0, r0, r0
   3497c:	orrsmi	r9, r4, r0, ror r9
   34980:	blcc	194b1fc <stderr@@GLIBC_2.4+0x18a948c>
   34984:	ldrdmi	pc, [sp], #-255	; 0xffffff01
   34988:	streq	r5, [r6, #-3072]!	; 0xfffff400
   3498c:	andeq	r0, r0, r0
   34990:	add	sl, r8, r7
   34994:	ldr	r3, [sp, #184]	; 0xb8
   34998:	movw	r2, #48044	; 0xbbac
   3499c:	movt	r2, #8
   349a0:	mov	r1, sl
   349a4:	mov	r0, #5
   349a8:	bl	319a0 <fputs@plt+0x2082c>
   349ac:	mov	r0, sl
   349b0:	bl	1c2f8 <fputs@plt+0xb184>
   349b4:	add	r7, r7, r0
   349b8:	b	345bc <fputs@plt+0x23448>
   349bc:	mov	r3, #37	; 0x25
   349c0:	strb	r3, [r8, r7]
   349c4:	add	r7, r7, #1
   349c8:	b	345bc <fputs@plt+0x23448>
   349cc:	mov	r7, #0
   349d0:	mov	r3, #0
   349d4:	strb	r3, [r8, r7]
   349d8:	movw	r3, #15440	; 0x3c50
   349dc:	movt	r3, #1
   349e0:	add	r2, sp, #76	; 0x4c
   349e4:	cmp	r8, r2
   349e8:	mvneq	r3, #0
   349ec:	mvn	r2, #0
   349f0:	mov	r1, r8
   349f4:	mov	r0, r6
   349f8:	bl	2ccbc <fputs@plt+0x1bb48>
   349fc:	b	342ec <fputs@plt+0x23178>
   34a00:	add	r0, sp, #176	; 0xb0
   34a04:	bl	1346c <fputs@plt+0x22f8>
   34a08:	add	r0, sp, #176	; 0xb0
   34a0c:	bl	138b0 <fputs@plt+0x273c>
   34a10:	ldrb	r3, [r4]
   34a14:	cmp	r3, #0
   34a18:	addne	r8, sp, #76	; 0x4c
   34a1c:	bne	3456c <fputs@plt+0x233f8>
   34a20:	mov	r3, #0
   34a24:	strb	r3, [sp, #76]	; 0x4c
   34a28:	add	r8, sp, #76	; 0x4c
   34a2c:	mvn	r3, #0
   34a30:	b	349ec <fputs@plt+0x23878>
   34a34:	str	r4, [sp, #-8]!
   34a38:	str	lr, [sp, #4]
   34a3c:	sub	sp, sp, #176	; 0xb0
   34a40:	mov	r4, r0
   34a44:	add	r3, sp, #128	; 0x80
   34a48:	bl	320ec <fputs@plt+0x20f78>
   34a4c:	cmp	r0, #0
   34a50:	beq	34a64 <fputs@plt+0x238f0>
   34a54:	add	sp, sp, #176	; 0xb0
   34a58:	ldr	r4, [sp]
   34a5c:	add	sp, sp, #4
   34a60:	pop	{pc}		; (ldr pc, [sp], #4)
   34a64:	add	r0, sp, #128	; 0x80
   34a68:	bl	138b0 <fputs@plt+0x273c>
   34a6c:	vldr	d7, [sp, #160]	; 0xa0
   34a70:	vcvt.s32.f64	s14, d7
   34a74:	vstr	s14, [sp, #16]
   34a78:	ldr	r3, [sp, #152]	; 0x98
   34a7c:	str	r3, [sp, #12]
   34a80:	ldr	r3, [sp, #148]	; 0x94
   34a84:	str	r3, [sp, #8]
   34a88:	ldr	r3, [sp, #144]	; 0x90
   34a8c:	str	r3, [sp, #4]
   34a90:	ldr	r3, [sp, #140]	; 0x8c
   34a94:	str	r3, [sp]
   34a98:	ldr	r3, [sp, #136]	; 0x88
   34a9c:	movw	r2, #48052	; 0xbbb4
   34aa0:	movt	r2, #8
   34aa4:	add	r1, sp, #28
   34aa8:	mov	r0, #100	; 0x64
   34aac:	bl	319a0 <fputs@plt+0x2082c>
   34ab0:	mvn	r3, #0
   34ab4:	mov	r2, r3
   34ab8:	add	r1, sp, #28
   34abc:	mov	r0, r4
   34ac0:	bl	2ccbc <fputs@plt+0x1bb48>
   34ac4:	b	34a54 <fputs@plt+0x238e0>
   34ac8:	str	r4, [sp, #-8]!
   34acc:	str	lr, [sp, #4]
   34ad0:	mov	r2, #0
   34ad4:	mov	r1, r2
   34ad8:	bl	34a34 <fputs@plt+0x238c0>
   34adc:	ldr	r4, [sp]
   34ae0:	add	sp, sp, #4
   34ae4:	pop	{pc}		; (ldr pc, [sp], #4)
   34ae8:	str	r4, [sp, #-8]!
   34aec:	str	lr, [sp, #4]
   34af0:	sub	sp, sp, #160	; 0xa0
   34af4:	mov	r4, r0
   34af8:	add	r3, sp, #112	; 0x70
   34afc:	bl	320ec <fputs@plt+0x20f78>
   34b00:	cmp	r0, #0
   34b04:	beq	34b18 <fputs@plt+0x239a4>
   34b08:	add	sp, sp, #160	; 0xa0
   34b0c:	ldr	r4, [sp]
   34b10:	add	sp, sp, #4
   34b14:	pop	{pc}		; (ldr pc, [sp], #4)
   34b18:	add	r0, sp, #112	; 0x70
   34b1c:	bl	137c8 <fputs@plt+0x2654>
   34b20:	vldr	d7, [sp, #144]	; 0x90
   34b24:	vcvt.s32.f64	s14, d7
   34b28:	vstr	s14, [sp, #4]
   34b2c:	ldr	r3, [sp, #136]	; 0x88
   34b30:	str	r3, [sp]
   34b34:	ldr	r3, [sp, #132]	; 0x84
   34b38:	movw	r2, #48084	; 0xbbd4
   34b3c:	movt	r2, #8
   34b40:	add	r1, sp, #12
   34b44:	mov	r0, #100	; 0x64
   34b48:	bl	319a0 <fputs@plt+0x2082c>
   34b4c:	mvn	r3, #0
   34b50:	mov	r2, r3
   34b54:	add	r1, sp, #12
   34b58:	mov	r0, r4
   34b5c:	bl	2ccbc <fputs@plt+0x1bb48>
   34b60:	b	34b08 <fputs@plt+0x23994>
   34b64:	str	r4, [sp, #-8]!
   34b68:	str	lr, [sp, #4]
   34b6c:	mov	r2, #0
   34b70:	mov	r1, r2
   34b74:	bl	34ae8 <fputs@plt+0x23974>
   34b78:	ldr	r4, [sp]
   34b7c:	add	sp, sp, #4
   34b80:	pop	{pc}		; (ldr pc, [sp], #4)
   34b84:	str	r4, [sp, #-8]!
   34b88:	str	lr, [sp, #4]
   34b8c:	sub	sp, sp, #160	; 0xa0
   34b90:	mov	r4, r0
   34b94:	add	r3, sp, #112	; 0x70
   34b98:	bl	320ec <fputs@plt+0x20f78>
   34b9c:	cmp	r0, #0
   34ba0:	beq	34bb4 <fputs@plt+0x23a40>
   34ba4:	add	sp, sp, #160	; 0xa0
   34ba8:	ldr	r4, [sp]
   34bac:	add	sp, sp, #4
   34bb0:	pop	{pc}		; (ldr pc, [sp], #4)
   34bb4:	add	r0, sp, #112	; 0x70
   34bb8:	bl	13640 <fputs@plt+0x24cc>
   34bbc:	ldr	r3, [sp, #128]	; 0x80
   34bc0:	str	r3, [sp, #4]
   34bc4:	ldr	r3, [sp, #124]	; 0x7c
   34bc8:	str	r3, [sp]
   34bcc:	ldr	r3, [sp, #120]	; 0x78
   34bd0:	movw	r2, #48100	; 0xbbe4
   34bd4:	movt	r2, #8
   34bd8:	add	r1, sp, #12
   34bdc:	mov	r0, #100	; 0x64
   34be0:	bl	319a0 <fputs@plt+0x2082c>
   34be4:	mvn	r3, #0
   34be8:	mov	r2, r3
   34bec:	add	r1, sp, #12
   34bf0:	mov	r0, r4
   34bf4:	bl	2ccbc <fputs@plt+0x1bb48>
   34bf8:	b	34ba4 <fputs@plt+0x23a30>
   34bfc:	str	r4, [sp, #-8]!
   34c00:	str	lr, [sp, #4]
   34c04:	mov	r2, #0
   34c08:	mov	r1, r2
   34c0c:	bl	34b84 <fputs@plt+0x23a10>
   34c10:	ldr	r4, [sp]
   34c14:	add	sp, sp, #4
   34c18:	pop	{pc}		; (ldr pc, [sp], #4)
   34c1c:	strd	r4, [sp, #-20]!	; 0xffffffec
   34c20:	strd	r6, [sp, #8]
   34c24:	str	lr, [sp, #16]
   34c28:	vpush	{d8}
   34c2c:	sub	sp, sp, #76	; 0x4c
   34c30:	mov	r4, r0
   34c34:	mov	r5, r2
   34c38:	ldr	r0, [r2]
   34c3c:	movw	r3, #32968	; 0x80c8
   34c40:	movt	r3, #8
   34c44:	ldrh	r2, [r0, #8]
   34c48:	and	r2, r2, #31
   34c4c:	add	r3, r3, r2
   34c50:	ldrb	r3, [r3, #3076]	; 0xc04
   34c54:	sub	r3, r3, #1
   34c58:	cmp	r3, #3
   34c5c:	ldrls	pc, [pc, r3, lsl #2]
   34c60:	b	34ec4 <fputs@plt+0x23d50>
   34c64:	andeq	r4, r3, r0, lsl #26
   34c68:	andeq	r4, r3, r4, ror ip
   34c6c:	ldrdeq	r4, [r3], -r8
   34c70:	andeq	r4, r3, r0, lsl sp
   34c74:	bl	178e0 <fputs@plt+0x676c>
   34c78:	vmov.f64	d8, d0
   34c7c:	vstr	d0, [sp]
   34c80:	movw	r2, #47788	; 0xbaac
   34c84:	movt	r2, #8
   34c88:	add	r1, sp, #20
   34c8c:	mov	r0, #50	; 0x32
   34c90:	bl	319a0 <fputs@plt+0x2082c>
   34c94:	mov	r3, #1
   34c98:	mov	r2, #20
   34c9c:	add	r1, sp, #8
   34ca0:	add	r0, sp, r2
   34ca4:	bl	142c4 <fputs@plt+0x3150>
   34ca8:	vldr	d7, [sp, #8]
   34cac:	vcmp.f64	d7, d8
   34cb0:	vmrs	APSR_nzcv, fpscr
   34cb4:	bne	34ce4 <fputs@plt+0x23b70>
   34cb8:	mvn	r3, #0
   34cbc:	mov	r2, r3
   34cc0:	add	r1, sp, #20
   34cc4:	mov	r0, r4
   34cc8:	bl	2ccbc <fputs@plt+0x1bb48>
   34ccc:	add	sp, sp, #76	; 0x4c
   34cd0:	vpop	{d8}
   34cd4:	ldrd	r4, [sp]
   34cd8:	ldrd	r6, [sp, #8]
   34cdc:	add	sp, sp, #16
   34ce0:	pop	{pc}		; (ldr pc, [sp], #4)
   34ce4:	vstr	d8, [sp]
   34ce8:	movw	r2, #48116	; 0xbbf4
   34cec:	movt	r2, #8
   34cf0:	add	r1, sp, #20
   34cf4:	mov	r0, #50	; 0x32
   34cf8:	bl	319a0 <fputs@plt+0x2082c>
   34cfc:	b	34cb8 <fputs@plt+0x23b44>
   34d00:	mov	r1, r0
   34d04:	mov	r0, r4
   34d08:	bl	2da68 <fputs@plt+0x1c8f4>
   34d0c:	b	34ccc <fputs@plt+0x23b58>
   34d10:	bl	31d5c <fputs@plt+0x20be8>
   34d14:	mov	r7, r0
   34d18:	ldr	r0, [r5]
   34d1c:	bl	31c04 <fputs@plt+0x20a90>
   34d20:	mov	r5, r0
   34d24:	asr	r1, r5, #31
   34d28:	adds	r2, r5, #2
   34d2c:	adc	r3, r1, #0
   34d30:	adds	r2, r2, r2
   34d34:	adc	r3, r3, r3
   34d38:	mov	r0, r4
   34d3c:	bl	2cb3c <fputs@plt+0x1b9c8>
   34d40:	subs	r6, r0, #0
   34d44:	beq	34ccc <fputs@plt+0x23b58>
   34d48:	cmp	r5, #0
   34d4c:	ble	34d98 <fputs@plt+0x23c24>
   34d50:	sub	r1, r7, #1
   34d54:	mov	r2, r6
   34d58:	add	r0, r7, r5
   34d5c:	sub	r0, r0, #1
   34d60:	movw	ip, #32968	; 0x80c8
   34d64:	movt	ip, #8
   34d68:	ldrb	r3, [r1, #1]!
   34d6c:	add	r3, ip, r3, lsr #4
   34d70:	ldrb	r3, [r3, #3476]	; 0xd94
   34d74:	strb	r3, [r2, #2]
   34d78:	ldrb	r3, [r1]
   34d7c:	and	r3, r3, #15
   34d80:	add	r3, ip, r3
   34d84:	ldrb	r3, [r3, #3476]	; 0xd94
   34d88:	strb	r3, [r2, #3]
   34d8c:	add	r2, r2, #2
   34d90:	cmp	r1, r0
   34d94:	bne	34d68 <fputs@plt+0x23bf4>
   34d98:	add	r5, r6, r5, lsl #1
   34d9c:	mov	r3, #39	; 0x27
   34da0:	strb	r3, [r5, #2]
   34da4:	mov	r2, #0
   34da8:	strb	r2, [r5, #3]
   34dac:	mov	r2, #88	; 0x58
   34db0:	strb	r2, [r6]
   34db4:	strb	r3, [r6, #1]
   34db8:	mvn	r3, #0
   34dbc:	mov	r2, r3
   34dc0:	mov	r1, r6
   34dc4:	mov	r0, r4
   34dc8:	bl	2ccbc <fputs@plt+0x1bb48>
   34dcc:	mov	r0, r6
   34dd0:	bl	2143c <fputs@plt+0x102c8>
   34dd4:	b	34ccc <fputs@plt+0x23b58>
   34dd8:	bl	31d00 <fputs@plt+0x20b8c>
   34ddc:	subs	r5, r0, #0
   34de0:	beq	34ccc <fputs@plt+0x23b58>
   34de4:	ldrb	r3, [r5]
   34de8:	cmp	r3, #0
   34dec:	beq	34e28 <fputs@plt+0x23cb4>
   34df0:	mov	r2, r5
   34df4:	mov	r6, #0
   34df8:	mov	r7, #0
   34dfc:	rsb	lr, r5, #1
   34e00:	b	34e14 <fputs@plt+0x23ca0>
   34e04:	add	ip, lr, r2
   34e08:	ldrb	r3, [r2, #1]!
   34e0c:	cmp	r3, #0
   34e10:	beq	34e34 <fputs@plt+0x23cc0>
   34e14:	cmp	r3, #39	; 0x27
   34e18:	bne	34e04 <fputs@plt+0x23c90>
   34e1c:	adds	r6, r6, #1
   34e20:	adc	r7, r7, #0
   34e24:	b	34e04 <fputs@plt+0x23c90>
   34e28:	mov	r6, #0
   34e2c:	mov	r7, #0
   34e30:	mov	ip, #0
   34e34:	adds	r0, r6, ip
   34e38:	adc	r1, r7, ip, asr #31
   34e3c:	adds	r2, r0, #3
   34e40:	adc	r3, r1, #0
   34e44:	mov	r0, r4
   34e48:	bl	2cb3c <fputs@plt+0x1b9c8>
   34e4c:	subs	r1, r0, #0
   34e50:	beq	34ccc <fputs@plt+0x23b58>
   34e54:	mov	r3, #39	; 0x27
   34e58:	strb	r3, [r1]
   34e5c:	ldrb	r3, [r5]
   34e60:	cmp	r3, #0
   34e64:	beq	34ebc <fputs@plt+0x23d48>
   34e68:	mov	ip, #1
   34e6c:	mov	r0, #39	; 0x27
   34e70:	add	r2, ip, #1
   34e74:	strb	r3, [r1, ip]
   34e78:	cmp	r3, #39	; 0x27
   34e7c:	addeq	ip, ip, #2
   34e80:	strbeq	r0, [r1, r2]
   34e84:	movne	ip, r2
   34e88:	ldrb	r3, [r5, #1]!
   34e8c:	cmp	r3, #0
   34e90:	bne	34e70 <fputs@plt+0x23cfc>
   34e94:	add	r2, ip, #1
   34e98:	mov	r3, #39	; 0x27
   34e9c:	strb	r3, [r1, ip]
   34ea0:	mov	r3, #0
   34ea4:	strb	r3, [r1, r2]
   34ea8:	movw	r3, #5180	; 0x143c
   34eac:	movt	r3, #2
   34eb0:	mov	r0, r4
   34eb4:	bl	2ccbc <fputs@plt+0x1bb48>
   34eb8:	b	34ccc <fputs@plt+0x23b58>
   34ebc:	mov	ip, #1
   34ec0:	b	34e94 <fputs@plt+0x23d20>
   34ec4:	mov	r3, #0
   34ec8:	mov	r2, #4
   34ecc:	movw	r1, #47348	; 0xb8f4
   34ed0:	movt	r1, #8
   34ed4:	mov	r0, r4
   34ed8:	bl	2ccbc <fputs@plt+0x1bb48>
   34edc:	b	34ccc <fputs@plt+0x23b58>
   34ee0:	push	{r1, r2, r3}
   34ee4:	strd	r4, [sp, #-16]!
   34ee8:	str	r6, [sp, #8]
   34eec:	str	lr, [sp, #12]
   34ef0:	sub	sp, sp, #252	; 0xfc
   34ef4:	movw	r3, #4408	; 0x1138
   34ef8:	movt	r3, #10
   34efc:	ldr	r3, [r3, #256]	; 0x100
   34f00:	cmp	r3, #0
   34f04:	beq	34f74 <fputs@plt+0x23e00>
   34f08:	mov	r4, r0
   34f0c:	add	r2, sp, #272	; 0x110
   34f10:	str	r2, [sp, #244]	; 0xf4
   34f14:	add	r3, sp, #32
   34f18:	str	r3, [sp, #8]
   34f1c:	str	r3, [sp, #12]
   34f20:	mov	r3, #0
   34f24:	str	r3, [sp, #4]
   34f28:	str	r3, [sp, #16]
   34f2c:	mov	r1, #210	; 0xd2
   34f30:	str	r1, [sp, #20]
   34f34:	str	r3, [sp, #24]
   34f38:	strb	r3, [sp, #28]
   34f3c:	strb	r3, [sp, #29]
   34f40:	ldr	r1, [sp, #268]	; 0x10c
   34f44:	add	r0, sp, #4
   34f48:	bl	303dc <fputs@plt+0x1f268>
   34f4c:	movw	r3, #4408	; 0x1138
   34f50:	movt	r3, #10
   34f54:	ldr	r5, [r3, #256]	; 0x100
   34f58:	ldr	r6, [r3, #260]	; 0x104
   34f5c:	add	r0, sp, #4
   34f60:	bl	1e7f0 <fputs@plt+0xd67c>
   34f64:	mov	r2, r0
   34f68:	mov	r1, r4
   34f6c:	mov	r0, r6
   34f70:	blx	r5
   34f74:	add	sp, sp, #252	; 0xfc
   34f78:	ldrd	r4, [sp]
   34f7c:	ldr	r6, [sp, #8]
   34f80:	ldr	lr, [sp, #12]
   34f84:	add	sp, sp, #16
   34f88:	add	sp, sp, #12
   34f8c:	bx	lr
   34f90:	push	{lr}		; (str lr, [sp, #-4]!)
   34f94:	sub	sp, sp, #12
   34f98:	ldr	r3, [pc, #40]	; 34fc8 <fputs@plt+0x23e54>
   34f9c:	str	r3, [sp]
   34fa0:	mov	r3, r0
   34fa4:	movw	r2, #48124	; 0xbbfc
   34fa8:	movt	r2, #8
   34fac:	movw	r1, #48132	; 0xbc04
   34fb0:	movt	r1, #8
   34fb4:	mov	r0, #21
   34fb8:	bl	34ee0 <fputs@plt+0x23d6c>
   34fbc:	mov	r0, #21
   34fc0:	add	sp, sp, #12
   34fc4:	pop	{pc}		; (ldr pc, [sp], #4)
   34fc8:	strdeq	fp, [r8], -r4
   34fcc:	str	r4, [sp, #-8]!
   34fd0:	str	lr, [sp, #4]
   34fd4:	cmp	r0, #9
   34fd8:	bhi	35028 <fputs@plt+0x23eb4>
   34fdc:	movw	ip, #22488	; 0x57d8
   34fe0:	movt	ip, #10
   34fe4:	ldr	r4, [ip, r0, lsl #2]
   34fe8:	mov	lr, #0
   34fec:	str	r4, [r1]
   34ff0:	str	lr, [r1, #4]
   34ff4:	add	r1, r0, #10
   34ff8:	ldr	r1, [ip, r1, lsl #2]
   34ffc:	str	r1, [r2]
   35000:	str	lr, [r2, #4]
   35004:	cmp	r3, lr
   35008:	moveq	r0, r3
   3500c:	beq	3501c <fputs@plt+0x23ea8>
   35010:	add	r0, r0, #10
   35014:	str	r4, [ip, r0, lsl #2]
   35018:	mov	r0, lr
   3501c:	ldr	r4, [sp]
   35020:	add	sp, sp, #4
   35024:	pop	{pc}		; (ldr pc, [sp], #4)
   35028:	movw	r0, #16513	; 0x4081
   3502c:	bl	34f90 <fputs@plt+0x23e1c>
   35030:	b	3501c <fputs@plt+0x23ea8>
   35034:	strd	r4, [sp, #-12]!
   35038:	str	lr, [sp, #8]
   3503c:	sub	sp, sp, #20
   35040:	mov	r5, r1
   35044:	mov	r4, r2
   35048:	mov	r2, sp
   3504c:	add	r1, sp, #8
   35050:	bl	34fcc <fputs@plt+0x23e58>
   35054:	cmp	r0, #0
   35058:	bne	3506c <fputs@plt+0x23ef8>
   3505c:	ldr	r3, [sp, #8]
   35060:	str	r3, [r5]
   35064:	ldr	r3, [sp]
   35068:	str	r3, [r4]
   3506c:	add	sp, sp, #20
   35070:	ldrd	r4, [sp]
   35074:	add	sp, sp, #8
   35078:	pop	{pc}		; (ldr pc, [sp], #4)
   3507c:	push	{lr}		; (str lr, [sp, #-4]!)
   35080:	sub	sp, sp, #20
   35084:	mov	r3, #0
   35088:	mov	r2, sp
   3508c:	add	r1, sp, #8
   35090:	mov	r0, r3
   35094:	bl	34fcc <fputs@plt+0x23e58>
   35098:	ldrd	r0, [sp, #8]
   3509c:	add	sp, sp, #20
   350a0:	pop	{pc}		; (ldr pc, [sp], #4)
   350a4:	push	{lr}		; (str lr, [sp, #-4]!)
   350a8:	sub	sp, sp, #20
   350ac:	mov	r3, r0
   350b0:	mov	r2, sp
   350b4:	add	r1, sp, #8
   350b8:	mov	r0, #0
   350bc:	bl	34fcc <fputs@plt+0x23e58>
   350c0:	ldrd	r0, [sp]
   350c4:	add	sp, sp, #20
   350c8:	pop	{pc}		; (ldr pc, [sp], #4)
   350cc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   350d0:	strd	r6, [sp, #8]
   350d4:	strd	r8, [sp, #16]
   350d8:	strd	sl, [sp, #24]
   350dc:	str	lr, [sp, #32]
   350e0:	sub	sp, sp, #12
   350e4:	mov	r4, r0
   350e8:	mov	r5, r1
   350ec:	str	r2, [sp, #4]
   350f0:	mov	r8, r3
   350f4:	ldr	r6, [sp, #48]	; 0x30
   350f8:	mov	r0, r1
   350fc:	bl	1c2f8 <fputs@plt+0xb184>
   35100:	mov	r9, r0
   35104:	add	r7, r4, #320	; 0x140
   35108:	mov	r1, r5
   3510c:	mov	r0, r7
   35110:	bl	15a18 <fputs@plt+0x48a4>
   35114:	cmp	r0, #0
   35118:	beq	3516c <fputs@plt+0x23ff8>
   3511c:	movw	r0, #53159	; 0xcfa7
   35120:	movt	r0, #1
   35124:	bl	34f90 <fputs@plt+0x23e1c>
   35128:	mov	r1, r0
   3512c:	mov	r0, r4
   35130:	bl	23750 <fputs@plt+0x125dc>
   35134:	mov	r4, r0
   35138:	cmp	r0, #0
   3513c:	cmpne	r6, #0
   35140:	beq	3514c <fputs@plt+0x23fd8>
   35144:	mov	r0, r8
   35148:	blx	r6
   3514c:	mov	r0, r4
   35150:	add	sp, sp, #12
   35154:	ldrd	r4, [sp]
   35158:	ldrd	r6, [sp, #8]
   3515c:	ldrd	r8, [sp, #16]
   35160:	ldrd	sl, [sp, #24]
   35164:	add	sp, sp, #32
   35168:	pop	{pc}		; (ldr pc, [sp], #4)
   3516c:	add	r2, r9, #21
   35170:	mov	r3, #0
   35174:	mov	r0, r4
   35178:	bl	13ea0 <fputs@plt+0x2d2c>
   3517c:	subs	sl, r0, #0
   35180:	moveq	r1, #0
   35184:	beq	3512c <fputs@plt+0x23fb8>
   35188:	add	fp, sl, #20
   3518c:	add	r2, r9, #1
   35190:	mov	r1, r5
   35194:	mov	r0, fp
   35198:	bl	10fdc <memcpy@plt>
   3519c:	str	fp, [sl, #4]
   351a0:	ldr	r3, [sp, #4]
   351a4:	str	r3, [sl]
   351a8:	str	r8, [sl, #8]
   351ac:	str	r6, [sl, #12]
   351b0:	mov	r3, #0
   351b4:	str	r3, [sl, #16]
   351b8:	mov	r2, sl
   351bc:	mov	r1, fp
   351c0:	mov	r0, r7
   351c4:	bl	2569c <fputs@plt+0x14528>
   351c8:	subs	r5, r0, #0
   351cc:	moveq	r1, #0
   351d0:	beq	3512c <fputs@plt+0x23fb8>
   351d4:	mov	r0, r4
   351d8:	bl	13e20 <fputs@plt+0x2cac>
   351dc:	mov	r1, r5
   351e0:	mov	r0, r4
   351e4:	bl	214f4 <fputs@plt+0x10380>
   351e8:	mov	r1, #0
   351ec:	b	3512c <fputs@plt+0x23fb8>
   351f0:	push	{lr}		; (str lr, [sp, #-4]!)
   351f4:	sub	sp, sp, #12
   351f8:	mov	ip, #0
   351fc:	str	ip, [sp]
   35200:	bl	350cc <fputs@plt+0x23f58>
   35204:	add	sp, sp, #12
   35208:	pop	{pc}		; (ldr pc, [sp], #4)
   3520c:	push	{lr}		; (str lr, [sp, #-4]!)
   35210:	sub	sp, sp, #12
   35214:	ldr	ip, [sp, #16]
   35218:	str	ip, [sp]
   3521c:	bl	350cc <fputs@plt+0x23f58>
   35220:	add	sp, sp, #12
   35224:	pop	{pc}		; (ldr pc, [sp], #4)
   35228:	push	{r1, r2, r3}
   3522c:	strd	r4, [sp, #-12]!
   35230:	str	lr, [sp, #8]
   35234:	sub	sp, sp, #8
   35238:	mov	r5, r0
   3523c:	add	r3, sp, #24
   35240:	str	r3, [sp, #4]
   35244:	ldr	r3, [sp, #20]
   35248:	cmp	r3, #1
   3524c:	bne	352a8 <fputs@plt+0x24134>
   35250:	ldr	r3, [r0, #336]	; 0x150
   35254:	cmp	r3, #0
   35258:	beq	35294 <fputs@plt+0x24120>
   3525c:	ldr	r2, [sp, #4]
   35260:	add	r1, r2, #4
   35264:	str	r1, [sp, #4]
   35268:	ldr	r3, [r3]
   3526c:	ldr	r2, [r2]
   35270:	strb	r2, [r3, #16]
   35274:	mov	r4, #0
   35278:	mov	r0, r4
   3527c:	add	sp, sp, #8
   35280:	ldrd	r4, [sp]
   35284:	ldr	lr, [sp, #8]
   35288:	add	sp, sp, #12
   3528c:	add	sp, sp, #12
   35290:	bx	lr
   35294:	movw	r0, #54298	; 0xd41a
   35298:	movt	r0, #1
   3529c:	bl	34f90 <fputs@plt+0x23e1c>
   352a0:	mov	r4, r0
   352a4:	b	352b8 <fputs@plt+0x24144>
   352a8:	movw	r0, #54306	; 0xd422
   352ac:	movt	r0, #1
   352b0:	bl	34f90 <fputs@plt+0x23e1c>
   352b4:	mov	r4, r0
   352b8:	cmp	r4, #0
   352bc:	beq	35278 <fputs@plt+0x24104>
   352c0:	mov	r1, r4
   352c4:	mov	r0, r5
   352c8:	bl	236f4 <fputs@plt+0x12580>
   352cc:	b	35278 <fputs@plt+0x24104>
   352d0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   352d4:	strd	r6, [sp, #8]
   352d8:	strd	r8, [sp, #16]
   352dc:	strd	sl, [sp, #24]
   352e0:	str	lr, [sp, #32]
   352e4:	sub	sp, sp, #108	; 0x6c
   352e8:	mov	r7, r0
   352ec:	mov	r6, r1
   352f0:	subs	r8, r2, #0
   352f4:	movne	fp, r8
   352f8:	moveq	fp, #420	; 0x1a4
   352fc:	movw	r4, #4408	; 0x1138
   35300:	movt	r4, #10
   35304:	movw	sl, #48160	; 0xbc20
   35308:	movt	sl, #8
   3530c:	movw	r9, #48204	; 0xbc4c
   35310:	movt	r9, #8
   35314:	ldr	r3, [r4, #276]	; 0x114
   35318:	mov	r2, fp
   3531c:	orr	r1, r6, #524288	; 0x80000
   35320:	mov	r0, r7
   35324:	blx	r3
   35328:	subs	r5, r0, #0
   3532c:	blt	3537c <fputs@plt+0x24208>
   35330:	cmp	r5, #2
   35334:	bgt	353ac <fputs@plt+0x24238>
   35338:	ldr	r3, [r4, #288]	; 0x120
   3533c:	mov	r0, r5
   35340:	blx	r3
   35344:	mov	r3, r5
   35348:	mov	r2, r7
   3534c:	mov	r1, sl
   35350:	mov	r0, #28
   35354:	bl	34ee0 <fputs@plt+0x23d6c>
   35358:	ldr	r3, [r4, #276]	; 0x114
   3535c:	mov	r2, r8
   35360:	mov	r1, r6
   35364:	mov	r0, r9
   35368:	blx	r3
   3536c:	cmp	r0, #0
   35370:	bge	35314 <fputs@plt+0x241a0>
   35374:	mvn	r5, #0
   35378:	b	3538c <fputs@plt+0x24218>
   3537c:	bl	11168 <__errno_location@plt>
   35380:	ldr	r3, [r0]
   35384:	cmp	r3, #4
   35388:	beq	35314 <fputs@plt+0x241a0>
   3538c:	mov	r0, r5
   35390:	add	sp, sp, #108	; 0x6c
   35394:	ldrd	r4, [sp]
   35398:	ldrd	r6, [sp, #8]
   3539c:	ldrd	r8, [sp, #16]
   353a0:	ldrd	sl, [sp, #24]
   353a4:	add	sp, sp, #32
   353a8:	pop	{pc}		; (ldr pc, [sp], #4)
   353ac:	cmp	r8, #0
   353b0:	beq	3538c <fputs@plt+0x24218>
   353b4:	movw	r3, #4408	; 0x1138
   353b8:	movt	r3, #10
   353bc:	ldr	r3, [r3, #336]	; 0x150
   353c0:	mov	r1, sp
   353c4:	mov	r0, r5
   353c8:	blx	r3
   353cc:	cmp	r0, #0
   353d0:	bne	3538c <fputs@plt+0x24218>
   353d4:	ldrd	r2, [sp, #48]	; 0x30
   353d8:	orrs	r3, r2, r3
   353dc:	bne	3538c <fputs@plt+0x24218>
   353e0:	ldr	r3, [sp, #16]
   353e4:	ubfx	r3, r3, #0, #9
   353e8:	cmp	r3, r8
   353ec:	beq	3538c <fputs@plt+0x24218>
   353f0:	movw	r3, #4408	; 0x1138
   353f4:	movt	r3, #10
   353f8:	ldr	r3, [r3, #444]	; 0x1bc
   353fc:	mov	r1, r8
   35400:	mov	r0, r5
   35404:	blx	r3
   35408:	b	3538c <fputs@plt+0x24218>
   3540c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   35410:	strd	r6, [sp, #8]
   35414:	str	r8, [sp, #16]
   35418:	str	lr, [sp, #20]
   3541c:	sub	sp, sp, #16
   35420:	mov	r5, r0
   35424:	mov	r8, r1
   35428:	mov	r4, r2
   3542c:	mov	r7, r3
   35430:	bl	11168 <__errno_location@plt>
   35434:	ldr	r6, [r0]
   35438:	mov	r0, r6
   3543c:	bl	10e68 <strerror@plt>
   35440:	movw	r3, #23480	; 0x5bb8
   35444:	movt	r3, #8
   35448:	cmp	r4, #0
   3544c:	moveq	r4, r3
   35450:	str	r0, [sp, #8]
   35454:	str	r4, [sp, #4]
   35458:	str	r8, [sp]
   3545c:	mov	r3, r6
   35460:	mov	r2, r7
   35464:	movw	r1, #48216	; 0xbc58
   35468:	movt	r1, #8
   3546c:	mov	r0, r5
   35470:	bl	34ee0 <fputs@plt+0x23d6c>
   35474:	mov	r0, r5
   35478:	add	sp, sp, #16
   3547c:	ldrd	r4, [sp]
   35480:	ldrd	r6, [sp, #8]
   35484:	ldr	r8, [sp, #16]
   35488:	add	sp, sp, #20
   3548c:	pop	{pc}		; (ldr pc, [sp], #4)
   35490:	ldr	r1, [r0, #44]	; 0x2c
   35494:	cmp	r1, #0
   35498:	bgt	35654 <fputs@plt+0x244e0>
   3549c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   354a0:	strd	r6, [sp, #8]
   354a4:	strd	r8, [sp, #16]
   354a8:	strd	sl, [sp, #24]
   354ac:	str	lr, [sp, #32]
   354b0:	sub	sp, sp, #124	; 0x7c
   354b4:	mov	r4, r0
   354b8:	cmp	r2, #0
   354bc:	sbcs	r1, r3, #0
   354c0:	blt	35508 <fputs@plt+0x24394>
   354c4:	ldrd	r6, [r4, #64]	; 0x40
   354c8:	cmp	r2, r6
   354cc:	sbcs	r1, r3, r7
   354d0:	movlt	r6, r2
   354d4:	movlt	r7, r3
   354d8:	ldrd	r8, [r4, #48]	; 0x30
   354dc:	cmp	r9, r7
   354e0:	cmpeq	r8, r6
   354e4:	moveq	r0, #0
   354e8:	bne	35534 <fputs@plt+0x243c0>
   354ec:	add	sp, sp, #124	; 0x7c
   354f0:	ldrd	r4, [sp]
   354f4:	ldrd	r6, [sp, #8]
   354f8:	ldrd	r8, [sp, #16]
   354fc:	ldrd	sl, [sp, #24]
   35500:	add	sp, sp, #32
   35504:	pop	{pc}		; (ldr pc, [sp], #4)
   35508:	movw	r3, #4408	; 0x1138
   3550c:	movt	r3, #10
   35510:	ldr	r3, [r3, #336]	; 0x150
   35514:	add	r1, sp, #16
   35518:	ldr	r0, [r0, #12]
   3551c:	blx	r3
   35520:	cmp	r0, #0
   35524:	movwne	r0, #1802	; 0x70a
   35528:	bne	354ec <fputs@plt+0x24378>
   3552c:	ldrd	r2, [sp, #64]	; 0x40
   35530:	b	354c4 <fputs@plt+0x24350>
   35534:	ldr	fp, [r4, #12]
   35538:	ldr	sl, [r4, #72]	; 0x48
   3553c:	cmp	sl, #0
   35540:	beq	355d0 <fputs@plt+0x2445c>
   35544:	ldrd	r0, [r4, #56]	; 0x38
   35548:	cmp	r9, r1
   3554c:	cmpeq	r8, r0
   35550:	beq	3556c <fputs@plt+0x243f8>
   35554:	movw	r3, #4408	; 0x1138
   35558:	movt	r3, #10
   3555c:	ldr	r3, [r3, #552]	; 0x228
   35560:	sub	r1, r0, r8
   35564:	add	r0, sl, r8
   35568:	blx	r3
   3556c:	movw	r3, #4408	; 0x1138
   35570:	movt	r3, #10
   35574:	ldr	r5, [r3, #564]	; 0x234
   35578:	mov	r3, #1
   3557c:	mov	r2, r6
   35580:	mov	r1, r8
   35584:	mov	r0, sl
   35588:	blx	r5
   3558c:	mov	r5, r0
   35590:	sub	r3, r0, #1
   35594:	cmn	r3, #3
   35598:	bls	355b4 <fputs@plt+0x24440>
   3559c:	movw	r3, #4408	; 0x1138
   355a0:	movt	r3, #10
   355a4:	ldr	r3, [r3, #552]	; 0x228
   355a8:	mov	r1, r8
   355ac:	mov	r0, sl
   355b0:	blx	r3
   355b4:	cmp	r5, #0
   355b8:	movweq	r8, #48256	; 0xbc80
   355bc:	movteq	r8, #8
   355c0:	beq	355d8 <fputs@plt+0x24464>
   355c4:	movw	r8, #48256	; 0xbc80
   355c8:	movt	r8, #8
   355cc:	b	35608 <fputs@plt+0x24494>
   355d0:	movw	r8, #48248	; 0xbc78
   355d4:	movt	r8, #8
   355d8:	movw	r3, #4408	; 0x1138
   355dc:	movt	r3, #10
   355e0:	mov	r0, #0
   355e4:	mov	r1, #0
   355e8:	strd	r0, [sp, #8]
   355ec:	str	fp, [sp]
   355f0:	ldr	r5, [r3, #540]	; 0x21c
   355f4:	mov	r3, #1
   355f8:	mov	r2, r3
   355fc:	mov	r1, r6
   35600:	blx	r5
   35604:	mov	r5, r0
   35608:	cmn	r5, #1
   3560c:	beq	35624 <fputs@plt+0x244b0>
   35610:	str	r5, [r4, #72]	; 0x48
   35614:	strd	r6, [r4, #56]	; 0x38
   35618:	strd	r6, [r4, #48]	; 0x30
   3561c:	mov	r0, #0
   35620:	b	354ec <fputs@plt+0x24378>
   35624:	movw	r3, #32299	; 0x7e2b
   35628:	ldr	r2, [r4, #32]
   3562c:	mov	r1, r8
   35630:	mov	r0, #0
   35634:	bl	3540c <fputs@plt+0x24298>
   35638:	mov	r2, #0
   3563c:	str	r2, [r4, #64]	; 0x40
   35640:	str	r2, [r4, #68]	; 0x44
   35644:	mov	r5, r2
   35648:	mov	r6, r2
   3564c:	mov	r7, r2
   35650:	b	35610 <fputs@plt+0x2449c>
   35654:	mov	r0, #0
   35658:	bx	lr
   3565c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   35660:	strd	r6, [sp, #8]
   35664:	strd	r8, [sp, #16]
   35668:	str	sl, [sp, #24]
   3566c:	str	lr, [sp, #28]
   35670:	mov	r7, r3
   35674:	ldr	r5, [sp, #36]	; 0x24
   35678:	mov	r3, #0
   3567c:	str	r3, [r5]
   35680:	ldrd	r8, [r0, #64]	; 0x40
   35684:	cmp	r8, #1
   35688:	sbcs	r3, r9, #0
   3568c:	movlt	r0, #0
   35690:	blt	356e4 <fputs@plt+0x24570>
   35694:	mov	r6, r2
   35698:	mov	r4, r0
   3569c:	ldr	r3, [r0, #72]	; 0x48
   356a0:	cmp	r3, #0
   356a4:	beq	356fc <fputs@plt+0x24588>
   356a8:	ldr	r3, [sp, #32]
   356ac:	adds	r0, r6, r3
   356b0:	adc	r1, r7, r3, asr #31
   356b4:	ldrd	r2, [r4, #48]	; 0x30
   356b8:	cmp	r2, r0
   356bc:	sbcs	r3, r3, r1
   356c0:	movlt	r0, #0
   356c4:	blt	356e4 <fputs@plt+0x24570>
   356c8:	ldr	r2, [r4, #72]	; 0x48
   356cc:	add	r6, r2, r6
   356d0:	str	r6, [r5]
   356d4:	ldr	r3, [r4, #44]	; 0x2c
   356d8:	add	r3, r3, #1
   356dc:	str	r3, [r4, #44]	; 0x2c
   356e0:	mov	r0, #0
   356e4:	ldrd	r4, [sp]
   356e8:	ldrd	r6, [sp, #8]
   356ec:	ldrd	r8, [sp, #16]
   356f0:	ldr	sl, [sp, #24]
   356f4:	add	sp, sp, #28
   356f8:	pop	{pc}		; (ldr pc, [sp], #4)
   356fc:	mvn	r2, #0
   35700:	mvn	r3, #0
   35704:	bl	35490 <fputs@plt+0x2431c>
   35708:	cmp	r0, #0
   3570c:	beq	356a8 <fputs@plt+0x24534>
   35710:	b	356e4 <fputs@plt+0x24570>
   35714:	strd	r4, [sp, #-16]!
   35718:	str	r6, [sp, #8]
   3571c:	str	lr, [sp, #12]
   35720:	mov	r4, r0
   35724:	mov	r5, r2
   35728:	movw	r3, #4408	; 0x1138
   3572c:	movt	r3, #10
   35730:	ldr	r3, [r3, #288]	; 0x120
   35734:	mov	r0, r1
   35738:	blx	r3
   3573c:	cmp	r0, #0
   35740:	beq	35764 <fputs@plt+0x245f0>
   35744:	cmp	r4, #0
   35748:	ldrne	r4, [r4, #32]
   3574c:	mov	r3, r5
   35750:	mov	r2, r4
   35754:	movw	r1, #48264	; 0xbc88
   35758:	movt	r1, #8
   3575c:	movw	r0, #4106	; 0x100a
   35760:	bl	3540c <fputs@plt+0x24298>
   35764:	ldrd	r4, [sp]
   35768:	ldr	r6, [sp, #8]
   3576c:	add	sp, sp, #12
   35770:	pop	{pc}		; (ldr pc, [sp], #4)
   35774:	strd	r4, [sp, #-24]!	; 0xffffffe8
   35778:	strd	r6, [sp, #8]
   3577c:	str	r8, [sp, #16]
   35780:	str	lr, [sp, #20]
   35784:	ldr	r3, [r0, #8]
   35788:	ldr	r4, [r3, #28]
   3578c:	cmp	r4, #0
   35790:	beq	357a0 <fputs@plt+0x2462c>
   35794:	ldr	r5, [r4, #28]
   35798:	cmp	r5, #0
   3579c:	beq	357b4 <fputs@plt+0x24640>
   357a0:	ldrd	r4, [sp]
   357a4:	ldrd	r6, [sp, #8]
   357a8:	ldr	r8, [sp, #16]
   357ac:	add	sp, sp, #20
   357b0:	pop	{pc}		; (ldr pc, [sp], #4)
   357b4:	mov	r6, r0
   357b8:	bl	15cb0 <fputs@plt+0x4b3c>
   357bc:	mov	r7, r0
   357c0:	ldrh	r3, [r4, #20]
   357c4:	cmp	r3, #0
   357c8:	beq	35818 <fputs@plt+0x246a4>
   357cc:	movw	r8, #4408	; 0x1138
   357d0:	movt	r8, #10
   357d4:	b	357fc <fputs@plt+0x24688>
   357d8:	ldr	r2, [r4, #24]
   357dc:	ldr	r3, [r8, #552]	; 0x228
   357e0:	ldr	r1, [r4, #16]
   357e4:	ldr	r0, [r2, r5, lsl #2]
   357e8:	blx	r3
   357ec:	add	r5, r5, r7
   357f0:	ldrh	r3, [r4, #20]
   357f4:	cmp	r3, r5
   357f8:	ble	35818 <fputs@plt+0x246a4>
   357fc:	ldr	r3, [r4, #12]
   35800:	cmp	r3, #0
   35804:	bge	357d8 <fputs@plt+0x24664>
   35808:	ldr	r3, [r4, #24]
   3580c:	ldr	r0, [r3, r5, lsl #2]
   35810:	bl	2143c <fputs@plt+0x102c8>
   35814:	b	357ec <fputs@plt+0x24678>
   35818:	ldr	r0, [r4, #24]
   3581c:	bl	2143c <fputs@plt+0x102c8>
   35820:	ldr	r1, [r4, #12]
   35824:	cmp	r1, #0
   35828:	bge	35844 <fputs@plt+0x246d0>
   3582c:	ldr	r3, [r4]
   35830:	mov	r2, #0
   35834:	str	r2, [r3, #28]
   35838:	mov	r0, r4
   3583c:	bl	2143c <fputs@plt+0x102c8>
   35840:	b	357a0 <fputs@plt+0x2462c>
   35844:	movw	r2, #31697	; 0x7bd1
   35848:	mov	r0, r6
   3584c:	bl	35714 <fputs@plt+0x245a0>
   35850:	mvn	r3, #0
   35854:	str	r3, [r4, #12]
   35858:	b	3582c <fputs@plt+0x246b8>
   3585c:	ldr	ip, [r0, #36]	; 0x24
   35860:	cmp	ip, #0
   35864:	beq	35918 <fputs@plt+0x247a4>
   35868:	strd	r4, [sp, #-16]!
   3586c:	str	r6, [sp, #8]
   35870:	str	lr, [sp, #12]
   35874:	ldr	r4, [ip]
   35878:	ldr	r2, [r4, #32]
   3587c:	cmp	ip, r2
   35880:	bne	35890 <fputs@plt+0x2471c>
   35884:	add	r2, r4, #32
   35888:	b	358a0 <fputs@plt+0x2472c>
   3588c:	mov	r2, r3
   35890:	ldr	r3, [r2, #4]
   35894:	cmp	ip, r3
   35898:	bne	3588c <fputs@plt+0x24718>
   3589c:	add	r2, r2, #4
   358a0:	mov	r6, r1
   358a4:	mov	r5, r0
   358a8:	ldr	r3, [ip, #4]
   358ac:	str	r3, [r2]
   358b0:	mov	r0, ip
   358b4:	bl	2143c <fputs@plt+0x102c8>
   358b8:	mov	r3, #0
   358bc:	str	r3, [r5, #36]	; 0x24
   358c0:	ldr	r3, [r4, #28]
   358c4:	sub	r3, r3, #1
   358c8:	str	r3, [r4, #28]
   358cc:	cmp	r3, #0
   358d0:	bne	35904 <fputs@plt+0x24790>
   358d4:	cmp	r6, #0
   358d8:	beq	358fc <fputs@plt+0x24788>
   358dc:	ldr	r3, [r4, #12]
   358e0:	cmp	r3, #0
   358e4:	blt	358fc <fputs@plt+0x24788>
   358e8:	movw	r3, #4408	; 0x1138
   358ec:	movt	r3, #10
   358f0:	ldr	r3, [r3, #468]	; 0x1d4
   358f4:	ldr	r0, [r4, #8]
   358f8:	blx	r3
   358fc:	mov	r0, r5
   35900:	bl	35774 <fputs@plt+0x24600>
   35904:	mov	r0, #0
   35908:	ldrd	r4, [sp]
   3590c:	ldr	r6, [sp, #8]
   35910:	add	sp, sp, #12
   35914:	pop	{pc}		; (ldr pc, [sp], #4)
   35918:	mov	r0, #0
   3591c:	bx	lr
   35920:	str	r4, [sp, #-8]!
   35924:	str	lr, [sp, #4]
   35928:	mov	r4, r0
   3592c:	bl	15cf8 <fputs@plt+0x4b84>
   35930:	ldr	r1, [r4, #12]
   35934:	cmp	r1, #0
   35938:	bge	35964 <fputs@plt+0x247f0>
   3593c:	ldr	r0, [r4, #28]
   35940:	bl	2143c <fputs@plt+0x102c8>
   35944:	mov	r2, #80	; 0x50
   35948:	mov	r1, #0
   3594c:	mov	r0, r4
   35950:	bl	10f40 <memset@plt>
   35954:	mov	r0, #0
   35958:	ldr	r4, [sp]
   3595c:	add	sp, sp, #4
   35960:	pop	{pc}		; (ldr pc, [sp], #4)
   35964:	movw	r2, #29444	; 0x7304
   35968:	mov	r0, r4
   3596c:	bl	35714 <fputs@plt+0x245a0>
   35970:	mvn	r3, #0
   35974:	str	r3, [r4, #12]
   35978:	b	3593c <fputs@plt+0x247c8>
   3597c:	str	r4, [sp, #-8]!
   35980:	str	lr, [sp, #4]
   35984:	mov	r4, r0
   35988:	mov	r1, #0
   3598c:	bl	1f6ec <fputs@plt+0xe578>
   35990:	ldr	r0, [r4, #24]
   35994:	bl	2143c <fputs@plt+0x102c8>
   35998:	mov	r0, r4
   3599c:	bl	35920 <fputs@plt+0x247ac>
   359a0:	ldr	r4, [sp]
   359a4:	add	sp, sp, #4
   359a8:	pop	{pc}		; (ldr pc, [sp], #4)
   359ac:	str	r4, [sp, #-8]!
   359b0:	str	lr, [sp, #4]
   359b4:	bl	35920 <fputs@plt+0x247ac>
   359b8:	ldr	r4, [sp]
   359bc:	add	sp, sp, #4
   359c0:	pop	{pc}		; (ldr pc, [sp], #4)
   359c4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   359c8:	strd	r6, [sp, #8]
   359cc:	str	r8, [sp, #16]
   359d0:	str	lr, [sp, #20]
   359d4:	sub	sp, sp, #8
   359d8:	mov	r8, r1
   359dc:	mov	r5, r2
   359e0:	mov	r7, r1
   359e4:	mov	r2, r1
   359e8:	mov	r1, #0
   359ec:	mov	r0, r5
   359f0:	bl	10f40 <memset@plt>
   359f4:	bl	110c0 <getpid@plt>
   359f8:	movw	r3, #22488	; 0x57d8
   359fc:	movt	r3, #10
   35a00:	str	r0, [r3, #348]	; 0x15c
   35a04:	mov	r2, #0
   35a08:	mov	r1, r2
   35a0c:	movw	r0, #48272	; 0xbc90
   35a10:	movt	r0, #8
   35a14:	bl	352d0 <fputs@plt+0x2415c>
   35a18:	subs	r6, r0, #0
   35a1c:	blt	35a80 <fputs@plt+0x2490c>
   35a20:	movw	r4, #4408	; 0x1138
   35a24:	movt	r4, #10
   35a28:	ldr	r3, [r4, #372]	; 0x174
   35a2c:	mov	r2, r7
   35a30:	mov	r1, r5
   35a34:	mov	r0, r6
   35a38:	blx	r3
   35a3c:	cmp	r0, #0
   35a40:	bge	35a54 <fputs@plt+0x248e0>
   35a44:	bl	11168 <__errno_location@plt>
   35a48:	ldr	r3, [r0]
   35a4c:	cmp	r3, #4
   35a50:	beq	35a28 <fputs@plt+0x248b4>
   35a54:	movw	r2, #33675	; 0x838b
   35a58:	mov	r1, r6
   35a5c:	mov	r0, #0
   35a60:	bl	35714 <fputs@plt+0x245a0>
   35a64:	mov	r0, r8
   35a68:	add	sp, sp, #8
   35a6c:	ldrd	r4, [sp]
   35a70:	ldrd	r6, [sp, #8]
   35a74:	ldr	r8, [sp, #16]
   35a78:	add	sp, sp, #20
   35a7c:	pop	{pc}		; (ldr pc, [sp], #4)
   35a80:	add	r0, sp, #4
   35a84:	bl	11048 <time@plt>
   35a88:	ldr	r3, [sp, #4]
   35a8c:	str	r3, [r5]
   35a90:	movw	r3, #22488	; 0x57d8
   35a94:	movt	r3, #10
   35a98:	ldr	r3, [r3, #348]	; 0x15c
   35a9c:	str	r3, [r5, #4]
   35aa0:	mov	r0, #8
   35aa4:	b	35a68 <fputs@plt+0x248f4>
   35aa8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   35aac:	strd	r6, [sp, #8]
   35ab0:	str	r8, [sp, #16]
   35ab4:	str	lr, [sp, #20]
   35ab8:	ldr	r8, [r0, #8]
   35abc:	ldr	r4, [r8, #36]	; 0x24
   35ac0:	cmp	r4, #0
   35ac4:	beq	35af8 <fputs@plt+0x24984>
   35ac8:	mov	r6, r0
   35acc:	movw	r7, #28716	; 0x702c
   35ad0:	ldr	r5, [r4, #8]
   35ad4:	mov	r2, r7
   35ad8:	ldr	r1, [r4]
   35adc:	mov	r0, r6
   35ae0:	bl	35714 <fputs@plt+0x245a0>
   35ae4:	mov	r0, r4
   35ae8:	bl	2143c <fputs@plt+0x102c8>
   35aec:	mov	r4, r5
   35af0:	cmp	r5, #0
   35af4:	bne	35ad0 <fputs@plt+0x2495c>
   35af8:	mov	r3, #0
   35afc:	str	r3, [r8, #36]	; 0x24
   35b00:	ldrd	r4, [sp]
   35b04:	ldrd	r6, [sp, #8]
   35b08:	ldr	r8, [sp, #16]
   35b0c:	add	sp, sp, #20
   35b10:	pop	{pc}		; (ldr pc, [sp], #4)
   35b14:	ldrb	r3, [r0, #16]
   35b18:	cmp	r1, r3
   35b1c:	bge	35cc0 <fputs@plt+0x24b4c>
   35b20:	strd	r4, [sp, #-16]!
   35b24:	str	r6, [sp, #8]
   35b28:	str	lr, [sp, #12]
   35b2c:	sub	sp, sp, #32
   35b30:	mov	r5, r1
   35b34:	mov	r4, r0
   35b38:	ldr	r6, [r0, #8]
   35b3c:	cmp	r3, #1
   35b40:	bls	35b98 <fputs@plt+0x24a24>
   35b44:	cmp	r1, #1
   35b48:	beq	35be4 <fputs@plt+0x24a70>
   35b4c:	mov	r3, #2
   35b50:	strh	r3, [sp]
   35b54:	mov	r3, #0
   35b58:	strh	r3, [sp, #2]
   35b5c:	movw	r3, #4408	; 0x1138
   35b60:	movt	r3, #10
   35b64:	ldr	r2, [r3, #608]	; 0x260
   35b68:	asr	r3, r2, #31
   35b6c:	strd	r2, [sp, #8]
   35b70:	mov	r2, #2
   35b74:	mov	r3, #0
   35b78:	strd	r2, [sp, #16]
   35b7c:	mov	r1, sp
   35b80:	mov	r0, r4
   35b84:	bl	15b74 <fputs@plt+0x4a00>
   35b88:	cmp	r0, #0
   35b8c:	bne	35c38 <fputs@plt+0x24ac4>
   35b90:	mov	r3, #1
   35b94:	strb	r3, [r6, #20]
   35b98:	cmp	r5, #0
   35b9c:	bne	35bc8 <fputs@plt+0x24a54>
   35ba0:	ldr	r3, [r6, #16]
   35ba4:	sub	r3, r3, #1
   35ba8:	str	r3, [r6, #16]
   35bac:	cmp	r3, #0
   35bb0:	beq	35c4c <fputs@plt+0x24ad8>
   35bb4:	ldr	r3, [r6, #32]
   35bb8:	sub	r3, r3, #1
   35bbc:	str	r3, [r6, #32]
   35bc0:	cmp	r3, #0
   35bc4:	beq	35cc8 <fputs@plt+0x24b54>
   35bc8:	strb	r5, [r4, #16]
   35bcc:	mov	r0, #0
   35bd0:	add	sp, sp, #32
   35bd4:	ldrd	r4, [sp]
   35bd8:	ldr	r6, [sp, #8]
   35bdc:	add	sp, sp, #12
   35be0:	pop	{pc}		; (ldr pc, [sp], #4)
   35be4:	mov	r3, #0
   35be8:	strh	r3, [sp]
   35bec:	strh	r3, [sp, #2]
   35bf0:	movw	r3, #4408	; 0x1138
   35bf4:	movt	r3, #10
   35bf8:	ldr	r2, [r3, #608]	; 0x260
   35bfc:	add	r2, r2, #2
   35c00:	asr	r3, r2, #31
   35c04:	strd	r2, [sp, #8]
   35c08:	movw	r2, #510	; 0x1fe
   35c0c:	mov	r3, #0
   35c10:	strd	r2, [sp, #16]
   35c14:	mov	r1, sp
   35c18:	bl	15b74 <fputs@plt+0x4a00>
   35c1c:	cmp	r0, #0
   35c20:	beq	35b4c <fputs@plt+0x249d8>
   35c24:	bl	11168 <__errno_location@plt>
   35c28:	ldr	r3, [r0]
   35c2c:	str	r3, [r4, #20]
   35c30:	movw	r0, #2314	; 0x90a
   35c34:	b	35bd0 <fputs@plt+0x24a5c>
   35c38:	bl	11168 <__errno_location@plt>
   35c3c:	ldr	r3, [r0]
   35c40:	str	r3, [r4, #20]
   35c44:	movw	r0, #2058	; 0x80a
   35c48:	b	35bd0 <fputs@plt+0x24a5c>
   35c4c:	mov	r3, #2
   35c50:	strh	r3, [sp]
   35c54:	mov	r3, #0
   35c58:	strh	r3, [sp, #2]
   35c5c:	mov	r2, #0
   35c60:	mov	r3, #0
   35c64:	strd	r2, [sp, #16]
   35c68:	strd	r2, [sp, #8]
   35c6c:	mov	r1, sp
   35c70:	mov	r0, r4
   35c74:	bl	15b74 <fputs@plt+0x4a00>
   35c78:	cmp	r0, #0
   35c7c:	bne	35c8c <fputs@plt+0x24b18>
   35c80:	mov	r3, #0
   35c84:	strb	r3, [r6, #20]
   35c88:	b	35bb4 <fputs@plt+0x24a40>
   35c8c:	bl	11168 <__errno_location@plt>
   35c90:	ldr	r3, [r0]
   35c94:	str	r3, [r4, #20]
   35c98:	mov	r3, #0
   35c9c:	strb	r3, [r6, #20]
   35ca0:	strb	r3, [r4, #16]
   35ca4:	ldr	r3, [r6, #32]
   35ca8:	sub	r3, r3, #1
   35cac:	str	r3, [r6, #32]
   35cb0:	cmp	r3, #0
   35cb4:	beq	35cd4 <fputs@plt+0x24b60>
   35cb8:	movw	r0, #2058	; 0x80a
   35cbc:	b	35bd0 <fputs@plt+0x24a5c>
   35cc0:	mov	r0, #0
   35cc4:	bx	lr
   35cc8:	mov	r0, r4
   35ccc:	bl	35aa8 <fputs@plt+0x24934>
   35cd0:	b	35bc8 <fputs@plt+0x24a54>
   35cd4:	mov	r0, r4
   35cd8:	bl	35aa8 <fputs@plt+0x24934>
   35cdc:	movw	r0, #2058	; 0x80a
   35ce0:	b	35bd0 <fputs@plt+0x24a5c>
   35ce4:	strd	r4, [sp, #-12]!
   35ce8:	str	lr, [sp, #8]
   35cec:	sub	sp, sp, #12
   35cf0:	mov	r4, r0
   35cf4:	ldr	r0, [r0, #12]
   35cf8:	bl	10f4c <fsync@plt>
   35cfc:	subs	r5, r0, #0
   35d00:	bne	35d50 <fputs@plt+0x24bdc>
   35d04:	ldrh	r3, [r4, #18]
   35d08:	tst	r3, #8
   35d0c:	beq	35d3c <fputs@plt+0x24bc8>
   35d10:	movw	r3, #4408	; 0x1138
   35d14:	movt	r3, #10
   35d18:	ldr	r3, [r3, #480]	; 0x1e0
   35d1c:	add	r1, sp, #4
   35d20:	ldr	r0, [r4, #32]
   35d24:	blx	r3
   35d28:	cmp	r0, #0
   35d2c:	beq	35d7c <fputs@plt+0x24c08>
   35d30:	ldrh	r3, [r4, #18]
   35d34:	bic	r3, r3, #8
   35d38:	strh	r3, [r4, #18]
   35d3c:	mov	r0, r5
   35d40:	add	sp, sp, #12
   35d44:	ldrd	r4, [sp]
   35d48:	add	sp, sp, #8
   35d4c:	pop	{pc}		; (ldr pc, [sp], #4)
   35d50:	bl	11168 <__errno_location@plt>
   35d54:	ldr	r3, [r0]
   35d58:	str	r3, [r4, #20]
   35d5c:	movw	r3, #31076	; 0x7964
   35d60:	ldr	r2, [r4, #32]
   35d64:	movw	r1, #48288	; 0xbca0
   35d68:	movt	r1, #8
   35d6c:	movw	r0, #1034	; 0x40a
   35d70:	bl	3540c <fputs@plt+0x24298>
   35d74:	mov	r5, r0
   35d78:	b	35d3c <fputs@plt+0x24bc8>
   35d7c:	ldr	r0, [sp, #4]
   35d80:	bl	10f4c <fsync@plt>
   35d84:	movw	r2, #31090	; 0x7972
   35d88:	ldr	r1, [sp, #4]
   35d8c:	mov	r0, r4
   35d90:	bl	35714 <fputs@plt+0x245a0>
   35d94:	b	35d30 <fputs@plt+0x24bbc>
   35d98:	strd	r4, [sp, #-32]!	; 0xffffffe0
   35d9c:	strd	r6, [sp, #8]
   35da0:	strd	r8, [sp, #16]
   35da4:	str	sl, [sp, #24]
   35da8:	str	lr, [sp, #28]
   35dac:	mov	r6, r0
   35db0:	mov	r4, r2
   35db4:	mov	r5, r3
   35db8:	ldr	r7, [r0, #40]	; 0x28
   35dbc:	cmp	r7, #0
   35dc0:	ble	35df4 <fputs@plt+0x24c80>
   35dc4:	asr	r9, r7, #31
   35dc8:	adds	r0, r7, r2
   35dcc:	adc	r1, r9, r3
   35dd0:	mov	r2, r7
   35dd4:	mov	r3, r9
   35dd8:	subs	r0, r0, #1
   35ddc:	sbc	r1, r1, #0
   35de0:	bl	85024 <fputs@plt+0x73eb0>
   35de4:	mul	r1, r7, r1
   35de8:	mla	r1, r0, r9, r1
   35dec:	umull	r4, r5, r7, r0
   35df0:	add	r5, r1, r5
   35df4:	mov	r2, r4
   35df8:	mov	r3, r5
   35dfc:	ldr	r0, [r6, #12]
   35e00:	bl	1f684 <fputs@plt+0xe510>
   35e04:	cmp	r0, #0
   35e08:	bne	35e34 <fputs@plt+0x24cc0>
   35e0c:	ldrd	r2, [r6, #48]	; 0x30
   35e10:	cmp	r4, r2
   35e14:	sbcs	r3, r5, r3
   35e18:	strdlt	r4, [r6, #48]	; 0x30
   35e1c:	ldrd	r4, [sp]
   35e20:	ldrd	r6, [sp, #8]
   35e24:	ldrd	r8, [sp, #16]
   35e28:	ldr	sl, [sp, #24]
   35e2c:	add	sp, sp, #28
   35e30:	pop	{pc}		; (ldr pc, [sp], #4)
   35e34:	bl	11168 <__errno_location@plt>
   35e38:	ldr	r3, [r0]
   35e3c:	str	r3, [r6, #20]
   35e40:	movw	r3, #31121	; 0x7991
   35e44:	ldr	r2, [r6, #32]
   35e48:	movw	r1, #48300	; 0xbcac
   35e4c:	movt	r1, #8
   35e50:	movw	r0, #1546	; 0x60a
   35e54:	bl	3540c <fputs@plt+0x24298>
   35e58:	b	35e1c <fputs@plt+0x24ca8>
   35e5c:	strd	r4, [sp, #-12]!
   35e60:	str	lr, [sp, #8]
   35e64:	sub	sp, sp, #12
   35e68:	mov	r5, r1
   35e6c:	mov	r4, r2
   35e70:	movw	r3, #4408	; 0x1138
   35e74:	movt	r3, #10
   35e78:	ldr	r3, [r3, #468]	; 0x1d4
   35e7c:	mov	r0, r1
   35e80:	blx	r3
   35e84:	cmn	r0, #1
   35e88:	beq	35ecc <fputs@plt+0x24d58>
   35e8c:	ands	r4, r4, #1
   35e90:	beq	35eb8 <fputs@plt+0x24d44>
   35e94:	movw	r3, #4408	; 0x1138
   35e98:	movt	r3, #10
   35e9c:	ldr	r3, [r3, #480]	; 0x1e0
   35ea0:	add	r1, sp, #4
   35ea4:	mov	r0, r5
   35ea8:	blx	r3
   35eac:	cmp	r0, #0
   35eb0:	movne	r4, #0
   35eb4:	beq	35f00 <fputs@plt+0x24d8c>
   35eb8:	mov	r0, r4
   35ebc:	add	sp, sp, #12
   35ec0:	ldrd	r4, [sp]
   35ec4:	add	sp, sp, #8
   35ec8:	pop	{pc}		; (ldr pc, [sp], #4)
   35ecc:	bl	11168 <__errno_location@plt>
   35ed0:	ldr	r3, [r0]
   35ed4:	cmp	r3, #2
   35ed8:	movweq	r4, #5898	; 0x170a
   35edc:	beq	35eb8 <fputs@plt+0x24d44>
   35ee0:	movw	r3, #33404	; 0x827c
   35ee4:	mov	r2, r5
   35ee8:	movw	r1, #48312	; 0xbcb8
   35eec:	movt	r1, #8
   35ef0:	movw	r0, #2570	; 0xa0a
   35ef4:	bl	3540c <fputs@plt+0x24298>
   35ef8:	mov	r4, r0
   35efc:	b	35eb8 <fputs@plt+0x24d44>
   35f00:	ldr	r0, [sp, #4]
   35f04:	bl	10f4c <fsync@plt>
   35f08:	subs	r4, r0, #0
   35f0c:	bne	35f24 <fputs@plt+0x24db0>
   35f10:	movw	r2, #33416	; 0x8288
   35f14:	ldr	r1, [sp, #4]
   35f18:	mov	r0, #0
   35f1c:	bl	35714 <fputs@plt+0x245a0>
   35f20:	b	35eb8 <fputs@plt+0x24d44>
   35f24:	movw	r3, #33414	; 0x8286
   35f28:	mov	r2, r5
   35f2c:	movw	r1, #444	; 0x1bc
   35f30:	movt	r1, #9
   35f34:	movw	r0, #1290	; 0x50a
   35f38:	bl	3540c <fputs@plt+0x24298>
   35f3c:	mov	r4, r0
   35f40:	b	35f10 <fputs@plt+0x24d9c>
   35f44:	ldrh	r3, [r0, #18]
   35f48:	tst	r3, #128	; 0x80
   35f4c:	bxne	lr
   35f50:	str	r4, [sp, #-8]!
   35f54:	str	lr, [sp, #4]
   35f58:	sub	sp, sp, #104	; 0x68
   35f5c:	mov	r4, r0
   35f60:	movw	r3, #4408	; 0x1138
   35f64:	movt	r3, #10
   35f68:	ldr	r3, [r3, #336]	; 0x150
   35f6c:	mov	r1, sp
   35f70:	ldr	r0, [r0, #12]
   35f74:	blx	r3
   35f78:	cmp	r0, #0
   35f7c:	bne	35fb4 <fputs@plt+0x24e40>
   35f80:	ldr	r3, [sp, #20]
   35f84:	cmp	r3, #0
   35f88:	beq	35fcc <fputs@plt+0x24e58>
   35f8c:	cmp	r3, #1
   35f90:	bhi	35fe4 <fputs@plt+0x24e70>
   35f94:	mov	r0, r4
   35f98:	bl	15b00 <fputs@plt+0x498c>
   35f9c:	cmp	r0, #0
   35fa0:	bne	35ffc <fputs@plt+0x24e88>
   35fa4:	add	sp, sp, #104	; 0x68
   35fa8:	ldr	r4, [sp]
   35fac:	add	sp, sp, #4
   35fb0:	pop	{pc}		; (ldr pc, [sp], #4)
   35fb4:	ldr	r2, [r4, #32]
   35fb8:	movw	r1, #48320	; 0xbcc0
   35fbc:	movt	r1, #8
   35fc0:	mov	r0, #28
   35fc4:	bl	34ee0 <fputs@plt+0x23d6c>
   35fc8:	b	35fa4 <fputs@plt+0x24e30>
   35fcc:	ldr	r2, [r4, #32]
   35fd0:	movw	r1, #48344	; 0xbcd8
   35fd4:	movt	r1, #8
   35fd8:	mov	r0, #28
   35fdc:	bl	34ee0 <fputs@plt+0x23d6c>
   35fe0:	b	35fa4 <fputs@plt+0x24e30>
   35fe4:	ldr	r2, [r4, #32]
   35fe8:	movw	r1, #48376	; 0xbcf8
   35fec:	movt	r1, #8
   35ff0:	mov	r0, #28
   35ff4:	bl	34ee0 <fputs@plt+0x23d6c>
   35ff8:	b	35fa4 <fputs@plt+0x24e30>
   35ffc:	ldr	r2, [r4, #32]
   36000:	movw	r1, #48404	; 0xbd14
   36004:	movt	r1, #8
   36008:	mov	r0, #28
   3600c:	bl	34ee0 <fputs@plt+0x23d6c>
   36010:	b	35fa4 <fputs@plt+0x24e30>
   36014:	strd	r4, [sp, #-16]!
   36018:	str	r6, [sp, #8]
   3601c:	str	lr, [sp, #12]
   36020:	mov	r5, r0
   36024:	bl	35f44 <fputs@plt+0x24dd0>
   36028:	mov	r1, #0
   3602c:	mov	r0, r5
   36030:	bl	35b14 <fputs@plt+0x249a0>
   36034:	ldr	r4, [r5, #8]
   36038:	cmp	r4, #0
   3603c:	beq	36060 <fputs@plt+0x24eec>
   36040:	ldr	r3, [r4, #32]
   36044:	cmp	r3, #0
   36048:	bne	36078 <fputs@plt+0x24f04>
   3604c:	ldr	r3, [r4, #24]
   36050:	sub	r3, r3, #1
   36054:	str	r3, [r4, #24]
   36058:	cmp	r3, #0
   3605c:	beq	360a8 <fputs@plt+0x24f34>
   36060:	mov	r0, r5
   36064:	bl	35920 <fputs@plt+0x247ac>
   36068:	ldrd	r4, [sp]
   3606c:	ldr	r6, [sp, #8]
   36070:	add	sp, sp, #12
   36074:	pop	{pc}		; (ldr pc, [sp], #4)
   36078:	ldr	r3, [r5, #28]
   3607c:	ldr	r2, [r4, #36]	; 0x24
   36080:	str	r2, [r3, #8]
   36084:	str	r3, [r4, #36]	; 0x24
   36088:	mvn	r3, #0
   3608c:	str	r3, [r5, #12]
   36090:	mov	r3, #0
   36094:	str	r3, [r5, #28]
   36098:	ldr	r4, [r5, #8]
   3609c:	cmp	r4, r3
   360a0:	bne	3604c <fputs@plt+0x24ed8>
   360a4:	b	36060 <fputs@plt+0x24eec>
   360a8:	mov	r0, r5
   360ac:	bl	35aa8 <fputs@plt+0x24934>
   360b0:	ldr	r3, [r4, #44]	; 0x2c
   360b4:	cmp	r3, #0
   360b8:	beq	360e0 <fputs@plt+0x24f6c>
   360bc:	ldr	r2, [r4, #40]	; 0x28
   360c0:	str	r2, [r3, #40]	; 0x28
   360c4:	ldr	r3, [r4, #40]	; 0x28
   360c8:	cmp	r3, #0
   360cc:	ldrne	r2, [r4, #44]	; 0x2c
   360d0:	strne	r2, [r3, #44]	; 0x2c
   360d4:	mov	r0, r4
   360d8:	bl	2143c <fputs@plt+0x102c8>
   360dc:	b	36060 <fputs@plt+0x24eec>
   360e0:	movw	r3, #22488	; 0x57d8
   360e4:	movt	r3, #10
   360e8:	ldr	r2, [r4, #40]	; 0x28
   360ec:	str	r2, [r3, #352]	; 0x160
   360f0:	b	360c4 <fputs@plt+0x24f50>
   360f4:	strd	r4, [sp, #-20]!	; 0xffffffec
   360f8:	strd	r6, [sp, #8]
   360fc:	str	lr, [sp, #16]
   36100:	sub	sp, sp, #12
   36104:	mov	r4, r0
   36108:	mov	r6, r2
   3610c:	mov	r7, r3
   36110:	bl	13bd8 <fputs@plt+0x2a64>
   36114:	mov	r1, sp
   36118:	ldr	r0, [r4, #8]
   3611c:	bl	139b0 <fputs@plt+0x283c>
   36120:	subs	r5, r0, #0
   36124:	bne	36174 <fputs@plt+0x25000>
   36128:	ldrd	r2, [sp]
   3612c:	cmp	r6, r2
   36130:	sbcs	r3, r7, r3
   36134:	blt	36140 <fputs@plt+0x24fcc>
   36138:	bl	13c04 <fputs@plt+0x2a90>
   3613c:	b	36160 <fputs@plt+0x24fec>
   36140:	mov	r2, r6
   36144:	mov	r3, r7
   36148:	ldr	r0, [r4, #8]
   3614c:	bl	13970 <fputs@plt+0x27fc>
   36150:	mov	r5, r0
   36154:	bl	13c04 <fputs@plt+0x2a90>
   36158:	cmp	r5, #0
   3615c:	bne	36178 <fputs@plt+0x25004>
   36160:	add	sp, sp, #12
   36164:	ldrd	r4, [sp]
   36168:	ldrd	r6, [sp, #8]
   3616c:	add	sp, sp, #16
   36170:	pop	{pc}		; (ldr pc, [sp], #4)
   36174:	bl	13c04 <fputs@plt+0x2a90>
   36178:	ldr	r2, [r4, #108]	; 0x6c
   3617c:	movw	r1, #48432	; 0xbd30
   36180:	movt	r1, #8
   36184:	mov	r0, r5
   36188:	bl	34ee0 <fputs@plt+0x23d6c>
   3618c:	b	36160 <fputs@plt+0x24fec>
   36190:	ldr	r2, [r0, #80]	; 0x50
   36194:	movw	r3, #4752	; 0x1290
   36198:	movt	r3, #19319	; 0x4b77
   3619c:	movw	r1, #42647	; 0xa697
   361a0:	movt	r1, #41001	; 0xa029
   361a4:	cmp	r2, r3
   361a8:	cmpne	r2, r1
   361ac:	movne	r3, #1
   361b0:	moveq	r3, #0
   361b4:	movw	r1, #30982	; 0x7906
   361b8:	movt	r1, #61499	; 0xf03b
   361bc:	cmp	r2, r1
   361c0:	moveq	r3, #0
   361c4:	andne	r3, r3, #1
   361c8:	cmp	r3, #0
   361cc:	bne	361d8 <fputs@plt+0x25064>
   361d0:	mov	r0, #1
   361d4:	bx	lr
   361d8:	str	r4, [sp, #-8]!
   361dc:	str	lr, [sp, #4]
   361e0:	movw	r2, #48460	; 0xbd4c
   361e4:	movt	r2, #8
   361e8:	movw	r1, #48468	; 0xbd54
   361ec:	movt	r1, #8
   361f0:	mov	r0, #21
   361f4:	bl	34ee0 <fputs@plt+0x23d6c>
   361f8:	mov	r0, #0
   361fc:	ldr	r4, [sp]
   36200:	add	sp, sp, #4
   36204:	pop	{pc}		; (ldr pc, [sp], #4)
   36208:	strd	r4, [sp, #-16]!
   3620c:	str	r6, [sp, #8]
   36210:	str	lr, [sp, #12]
   36214:	subs	r4, r0, #0
   36218:	beq	362d4 <fputs@plt+0x25160>
   3621c:	ldr	r0, [r4]
   36220:	cmp	r0, #0
   36224:	beq	362f4 <fputs@plt+0x25180>
   36228:	movw	r3, #3491	; 0xda3
   3622c:	movt	r3, #48626	; 0xbdf2
   36230:	ldr	r2, [r4, #40]	; 0x28
   36234:	cmp	r2, r3
   36238:	bne	36308 <fputs@plt+0x25194>
   3623c:	ldr	r3, [r4, #76]	; 0x4c
   36240:	cmp	r3, #0
   36244:	bge	36308 <fputs@plt+0x25194>
   36248:	cmp	r1, #0
   3624c:	ble	36340 <fputs@plt+0x251cc>
   36250:	ldrsh	r3, [r4, #68]	; 0x44
   36254:	cmp	r3, r1
   36258:	blt	36340 <fputs@plt+0x251cc>
   3625c:	sub	r5, r1, #1
   36260:	add	r3, r5, r5, lsl #2
   36264:	ldr	r6, [r4, #60]	; 0x3c
   36268:	add	r6, r6, r3, lsl #3
   3626c:	mov	r0, r6
   36270:	bl	23374 <fputs@plt+0x12200>
   36274:	mov	r3, #1
   36278:	strh	r3, [r6, #8]
   3627c:	mov	r1, #0
   36280:	ldr	r0, [r4]
   36284:	bl	236f4 <fputs@plt+0x12580>
   36288:	ldrsb	r3, [r4, #89]	; 0x59
   3628c:	cmp	r3, #0
   36290:	movge	r0, #0
   36294:	bge	36330 <fputs@plt+0x251bc>
   36298:	cmp	r5, #31
   3629c:	bgt	362b0 <fputs@plt+0x2513c>
   362a0:	ldr	r3, [r4, #188]	; 0xbc
   362a4:	mov	r2, #1
   362a8:	ands	r3, r3, r2, lsl r5
   362ac:	bne	362c0 <fputs@plt+0x2514c>
   362b0:	ldr	r3, [r4, #188]	; 0xbc
   362b4:	cmn	r3, #1
   362b8:	movne	r0, #0
   362bc:	bne	36330 <fputs@plt+0x251bc>
   362c0:	ldrb	r3, [r4, #87]	; 0x57
   362c4:	orr	r3, r3, #1
   362c8:	strb	r3, [r4, #87]	; 0x57
   362cc:	mov	r0, #0
   362d0:	b	36330 <fputs@plt+0x251bc>
   362d4:	movw	r1, #48516	; 0xbd84
   362d8:	movt	r1, #8
   362dc:	mov	r0, #21
   362e0:	bl	34ee0 <fputs@plt+0x23d6c>
   362e4:	movw	r0, #8202	; 0x200a
   362e8:	movt	r0, #1
   362ec:	bl	34f90 <fputs@plt+0x23e1c>
   362f0:	b	36330 <fputs@plt+0x251bc>
   362f4:	movw	r1, #48556	; 0xbdac
   362f8:	movt	r1, #8
   362fc:	mov	r0, #21
   36300:	bl	34ee0 <fputs@plt+0x23d6c>
   36304:	b	362e4 <fputs@plt+0x25170>
   36308:	mov	r1, #21
   3630c:	bl	236f4 <fputs@plt+0x12580>
   36310:	ldr	r2, [r4, #168]	; 0xa8
   36314:	movw	r1, #48604	; 0xbddc
   36318:	movt	r1, #8
   3631c:	mov	r0, #21
   36320:	bl	34ee0 <fputs@plt+0x23d6c>
   36324:	movw	r0, #8210	; 0x2012
   36328:	movt	r0, #1
   3632c:	bl	34f90 <fputs@plt+0x23e1c>
   36330:	ldrd	r4, [sp]
   36334:	ldr	r6, [sp, #8]
   36338:	add	sp, sp, #12
   3633c:	pop	{pc}		; (ldr pc, [sp], #4)
   36340:	mov	r1, #25
   36344:	bl	236f4 <fputs@plt+0x12580>
   36348:	mov	r0, #25
   3634c:	b	36330 <fputs@plt+0x251bc>
   36350:	strd	r4, [sp, #-32]!	; 0xffffffe0
   36354:	strd	r6, [sp, #8]
   36358:	strd	r8, [sp, #16]
   3635c:	str	sl, [sp, #24]
   36360:	str	lr, [sp, #28]
   36364:	sub	sp, sp, #8
   36368:	mov	r8, r0
   3636c:	mov	r4, r1
   36370:	mov	r7, r2
   36374:	mov	r9, r3
   36378:	ldr	r6, [sp, #40]	; 0x28
   3637c:	ldrb	r5, [sp, #44]	; 0x2c
   36380:	bl	36208 <fputs@plt+0x25094>
   36384:	subs	sl, r0, #0
   36388:	bne	36430 <fputs@plt+0x252bc>
   3638c:	cmp	r7, #0
   36390:	beq	363f8 <fputs@plt+0x25284>
   36394:	add	r4, r4, r4, lsl #2
   36398:	lsl	r4, r4, #3
   3639c:	sub	r4, r4, #40	; 0x28
   363a0:	ldr	r3, [r8, #60]	; 0x3c
   363a4:	add	r4, r3, r4
   363a8:	str	r6, [sp]
   363ac:	mov	r3, r5
   363b0:	mov	r2, r9
   363b4:	mov	r1, r7
   363b8:	mov	r0, r4
   363bc:	bl	2c2e0 <fputs@plt+0x1b16c>
   363c0:	mov	r6, r0
   363c4:	adds	r5, r5, #0
   363c8:	movne	r5, #1
   363cc:	cmp	r0, #0
   363d0:	movne	r5, #0
   363d4:	cmp	r5, #0
   363d8:	bne	36418 <fputs@plt+0x252a4>
   363dc:	mov	r1, r6
   363e0:	ldr	r0, [r8]
   363e4:	bl	236f4 <fputs@plt+0x12580>
   363e8:	mov	r1, r6
   363ec:	ldr	r0, [r8]
   363f0:	bl	23750 <fputs@plt+0x125dc>
   363f4:	mov	sl, r0
   363f8:	mov	r0, sl
   363fc:	add	sp, sp, #8
   36400:	ldrd	r4, [sp]
   36404:	ldrd	r6, [sp, #8]
   36408:	ldrd	r8, [sp, #16]
   3640c:	ldr	sl, [sp, #24]
   36410:	add	sp, sp, #28
   36414:	pop	{pc}		; (ldr pc, [sp], #4)
   36418:	ldr	r3, [r8]
   3641c:	ldrb	r1, [r3, #66]	; 0x42
   36420:	mov	r0, r4
   36424:	bl	2d83c <fputs@plt+0x1c6c8>
   36428:	mov	r6, r0
   3642c:	b	363dc <fputs@plt+0x25268>
   36430:	sub	r3, r6, #1
   36434:	cmn	r3, #3
   36438:	bhi	363f8 <fputs@plt+0x25284>
   3643c:	mov	r0, r7
   36440:	blx	r6
   36444:	b	363f8 <fputs@plt+0x25284>
   36448:	push	{lr}		; (str lr, [sp, #-4]!)
   3644c:	sub	sp, sp, #12
   36450:	mov	ip, #0
   36454:	str	ip, [sp, #4]
   36458:	ldr	ip, [sp, #16]
   3645c:	str	ip, [sp]
   36460:	bl	36350 <fputs@plt+0x251dc>
   36464:	add	sp, sp, #12
   36468:	pop	{pc}		; (ldr pc, [sp], #4)
   3646c:	strd	r4, [sp, #-20]!	; 0xffffffec
   36470:	strd	r6, [sp, #8]
   36474:	str	lr, [sp, #16]
   36478:	sub	sp, sp, #12
   3647c:	mov	ip, r2
   36480:	ldrd	r6, [sp, #32]
   36484:	mvn	r4, #-2147483648	; 0x80000000
   36488:	mov	r5, #0
   3648c:	cmp	r7, r5
   36490:	cmpeq	r6, r4
   36494:	bls	364bc <fputs@plt+0x25348>
   36498:	mov	r2, #0
   3649c:	ldr	r1, [sp, #40]	; 0x28
   364a0:	mov	r0, ip
   364a4:	bl	2cafc <fputs@plt+0x1b988>
   364a8:	add	sp, sp, #12
   364ac:	ldrd	r4, [sp]
   364b0:	ldrd	r6, [sp, #8]
   364b4:	add	sp, sp, #16
   364b8:	pop	{pc}		; (ldr pc, [sp], #4)
   364bc:	mov	r3, #0
   364c0:	str	r3, [sp, #4]
   364c4:	ldr	r3, [sp, #40]	; 0x28
   364c8:	str	r3, [sp]
   364cc:	mov	r3, r6
   364d0:	bl	36350 <fputs@plt+0x251dc>
   364d4:	b	364a8 <fputs@plt+0x25334>
   364d8:	push	{lr}		; (str lr, [sp, #-4]!)
   364dc:	sub	sp, sp, #12
   364e0:	mov	ip, #1
   364e4:	str	ip, [sp, #4]
   364e8:	ldr	ip, [sp, #16]
   364ec:	str	ip, [sp]
   364f0:	bl	36350 <fputs@plt+0x251dc>
   364f4:	add	sp, sp, #12
   364f8:	pop	{pc}		; (ldr pc, [sp], #4)
   364fc:	strd	r4, [sp, #-20]!	; 0xffffffec
   36500:	strd	r6, [sp, #8]
   36504:	str	lr, [sp, #16]
   36508:	sub	sp, sp, #12
   3650c:	mov	ip, r2
   36510:	ldrd	r4, [sp, #32]
   36514:	ldrb	r3, [sp, #44]	; 0x2c
   36518:	mvn	r6, #-2147483648	; 0x80000000
   3651c:	mov	r7, #0
   36520:	cmp	r5, r7
   36524:	cmpeq	r4, r6
   36528:	bhi	3655c <fputs@plt+0x253e8>
   3652c:	cmp	r3, #4
   36530:	moveq	r3, #2
   36534:	str	r3, [sp, #4]
   36538:	ldr	r3, [sp, #40]	; 0x28
   3653c:	str	r3, [sp]
   36540:	mov	r3, r4
   36544:	bl	36350 <fputs@plt+0x251dc>
   36548:	add	sp, sp, #12
   3654c:	ldrd	r4, [sp]
   36550:	ldrd	r6, [sp, #8]
   36554:	add	sp, sp, #16
   36558:	pop	{pc}		; (ldr pc, [sp], #4)
   3655c:	mov	r2, #0
   36560:	ldr	r1, [sp, #40]	; 0x28
   36564:	mov	r0, ip
   36568:	bl	2cafc <fputs@plt+0x1b988>
   3656c:	b	36548 <fputs@plt+0x253d4>
   36570:	push	{lr}		; (str lr, [sp, #-4]!)
   36574:	sub	sp, sp, #12
   36578:	mov	ip, #2
   3657c:	str	ip, [sp, #4]
   36580:	ldr	ip, [sp, #16]
   36584:	str	ip, [sp]
   36588:	bl	36350 <fputs@plt+0x251dc>
   3658c:	add	sp, sp, #12
   36590:	pop	{pc}		; (ldr pc, [sp], #4)
   36594:	strd	r4, [sp, #-16]!
   36598:	str	r6, [sp, #8]
   3659c:	str	lr, [sp, #12]
   365a0:	vpush	{d8}
   365a4:	mov	r6, r0
   365a8:	mov	r4, r1
   365ac:	vmov.f64	d8, d0
   365b0:	bl	36208 <fputs@plt+0x25094>
   365b4:	subs	r5, r0, #0
   365b8:	beq	365d4 <fputs@plt+0x25460>
   365bc:	mov	r0, r5
   365c0:	vpop	{d8}
   365c4:	ldrd	r4, [sp]
   365c8:	ldr	r6, [sp, #8]
   365cc:	add	sp, sp, #12
   365d0:	pop	{pc}		; (ldr pc, [sp], #4)
   365d4:	add	r4, r4, r4, lsl #2
   365d8:	lsl	r4, r4, #3
   365dc:	sub	r4, r4, #40	; 0x28
   365e0:	ldr	r3, [r6, #60]	; 0x3c
   365e4:	add	r4, r3, r4
   365e8:	mov	r0, r4
   365ec:	bl	23680 <fputs@plt+0x1250c>
   365f0:	vmov.f64	d0, d8
   365f4:	bl	14110 <fputs@plt+0x2f9c>
   365f8:	cmp	r0, #0
   365fc:	bne	365bc <fputs@plt+0x25448>
   36600:	vstr	d8, [r4]
   36604:	mov	r3, #8
   36608:	strh	r3, [r4, #8]
   3660c:	b	365bc <fputs@plt+0x25448>
   36610:	strd	r4, [sp, #-24]!	; 0xffffffe8
   36614:	strd	r6, [sp, #8]
   36618:	str	r8, [sp, #16]
   3661c:	str	lr, [sp, #20]
   36620:	mov	r8, r0
   36624:	mov	r4, r1
   36628:	mov	r6, r2
   3662c:	mov	r7, r3
   36630:	bl	36208 <fputs@plt+0x25094>
   36634:	subs	r5, r0, #0
   36638:	beq	36654 <fputs@plt+0x254e0>
   3663c:	mov	r0, r5
   36640:	ldrd	r4, [sp]
   36644:	ldrd	r6, [sp, #8]
   36648:	ldr	r8, [sp, #16]
   3664c:	add	sp, sp, #20
   36650:	pop	{pc}		; (ldr pc, [sp], #4)
   36654:	add	r4, r4, r4, lsl #2
   36658:	lsl	r4, r4, #3
   3665c:	sub	r4, r4, #40	; 0x28
   36660:	ldr	r0, [r8, #60]	; 0x3c
   36664:	mov	r2, r6
   36668:	mov	r3, r7
   3666c:	add	r0, r0, r4
   36670:	bl	23868 <fputs@plt+0x126f4>
   36674:	b	3663c <fputs@plt+0x254c8>
   36678:	str	r4, [sp, #-8]!
   3667c:	str	lr, [sp, #4]
   36680:	asr	r3, r2, #31
   36684:	bl	36610 <fputs@plt+0x2549c>
   36688:	ldr	r4, [sp]
   3668c:	add	sp, sp, #4
   36690:	pop	{pc}		; (ldr pc, [sp], #4)
   36694:	str	r4, [sp, #-8]!
   36698:	str	lr, [sp, #4]
   3669c:	bl	36208 <fputs@plt+0x25094>
   366a0:	ldr	r4, [sp]
   366a4:	add	sp, sp, #4
   366a8:	pop	{pc}		; (ldr pc, [sp], #4)
   366ac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   366b0:	strd	r6, [sp, #8]
   366b4:	str	r8, [sp, #16]
   366b8:	str	lr, [sp, #20]
   366bc:	mov	r7, r0
   366c0:	mov	r4, r1
   366c4:	mov	r6, r2
   366c8:	bl	36208 <fputs@plt+0x25094>
   366cc:	subs	r5, r0, #0
   366d0:	beq	366ec <fputs@plt+0x25578>
   366d4:	mov	r0, r5
   366d8:	ldrd	r4, [sp]
   366dc:	ldrd	r6, [sp, #8]
   366e0:	ldr	r8, [sp, #16]
   366e4:	add	sp, sp, #20
   366e8:	pop	{pc}		; (ldr pc, [sp], #4)
   366ec:	add	r4, r4, r4, lsl #2
   366f0:	lsl	r4, r4, #3
   366f4:	sub	r4, r4, #40	; 0x28
   366f8:	ldr	r8, [r7, #60]	; 0x3c
   366fc:	add	r7, r8, r4
   36700:	mov	r0, r7
   36704:	bl	23374 <fputs@plt+0x12200>
   36708:	movw	r3, #16400	; 0x4010
   3670c:	strh	r3, [r7, #8]
   36710:	mov	r3, #0
   36714:	str	r3, [r7, #12]
   36718:	bic	r6, r6, r6, asr #31
   3671c:	str	r6, [r8, r4]
   36720:	mov	r2, #1
   36724:	strb	r2, [r7, #10]
   36728:	str	r3, [r7, #16]
   3672c:	b	366d4 <fputs@plt+0x25560>
   36730:	str	r4, [sp, #-8]!
   36734:	str	lr, [sp, #4]
   36738:	mov	r4, r0
   3673c:	mov	ip, r1
   36740:	ldr	r0, [r0]
   36744:	ldr	r0, [r0, #92]	; 0x5c
   36748:	asr	r1, r0, #31
   3674c:	cmp	r1, r3
   36750:	cmpeq	r0, r2
   36754:	movcc	r1, #18
   36758:	bcs	36770 <fputs@plt+0x255fc>
   3675c:	ldr	r0, [r4]
   36760:	bl	23750 <fputs@plt+0x125dc>
   36764:	ldr	r4, [sp]
   36768:	add	sp, sp, #4
   3676c:	pop	{pc}		; (ldr pc, [sp], #4)
   36770:	mov	r1, ip
   36774:	mov	r0, r4
   36778:	bl	366ac <fputs@plt+0x25538>
   3677c:	mov	r1, r0
   36780:	b	3675c <fputs@plt+0x255e8>
   36784:	push	{lr}		; (str lr, [sp, #-4]!)
   36788:	sub	sp, sp, #12
   3678c:	ldrh	ip, [r2, #8]
   36790:	movw	r3, #32968	; 0x80c8
   36794:	movt	r3, #8
   36798:	and	lr, ip, #31
   3679c:	add	r3, r3, lr
   367a0:	ldrb	r3, [r3, #3076]	; 0xc04
   367a4:	sub	r3, r3, #1
   367a8:	cmp	r3, #3
   367ac:	ldrls	pc, [pc, r3, lsl #2]
   367b0:	b	3682c <fputs@plt+0x256b8>
   367b4:	andeq	r6, r3, r4, asr #15
   367b8:	ldrdeq	r6, [r3], -r4
   367bc:	andeq	r6, r3, ip, lsl #16
   367c0:	andeq	r6, r3, r0, ror #15
   367c4:	ldrd	r2, [r2]
   367c8:	bl	36610 <fputs@plt+0x2549c>
   367cc:	add	sp, sp, #12
   367d0:	pop	{pc}		; (ldr pc, [sp], #4)
   367d4:	vldr	d0, [r2]
   367d8:	bl	36594 <fputs@plt+0x25420>
   367dc:	b	367cc <fputs@plt+0x25658>
   367e0:	tst	ip, #16384	; 0x4000
   367e4:	beq	367f4 <fputs@plt+0x25680>
   367e8:	ldr	r2, [r2]
   367ec:	bl	366ac <fputs@plt+0x25538>
   367f0:	b	367cc <fputs@plt+0x25658>
   367f4:	mvn	r3, #0
   367f8:	str	r3, [sp]
   367fc:	ldr	r3, [r2, #12]
   36800:	ldr	r2, [r2, #16]
   36804:	bl	36448 <fputs@plt+0x252d4>
   36808:	b	367cc <fputs@plt+0x25658>
   3680c:	ldrb	r3, [r2, #10]
   36810:	str	r3, [sp, #4]
   36814:	mvn	r3, #0
   36818:	str	r3, [sp]
   3681c:	ldr	r3, [r2, #12]
   36820:	ldr	r2, [r2, #16]
   36824:	bl	36350 <fputs@plt+0x251dc>
   36828:	b	367cc <fputs@plt+0x25658>
   3682c:	bl	36208 <fputs@plt+0x25094>
   36830:	b	367cc <fputs@plt+0x25658>
   36834:	strd	r4, [sp, #-16]!
   36838:	str	r6, [sp, #8]
   3683c:	str	lr, [sp, #12]
   36840:	mov	r6, r0
   36844:	mov	r4, r1
   36848:	add	r1, r1, #8
   3684c:	sub	r0, r0, #8
   36850:	bl	11120 <realloc@plt>
   36854:	subs	r5, r0, #0
   36858:	beq	3687c <fputs@plt+0x25708>
   3685c:	mov	r2, r4
   36860:	asr	r3, r4, #31
   36864:	strd	r2, [r5], #8
   36868:	mov	r0, r5
   3686c:	ldrd	r4, [sp]
   36870:	ldr	r6, [sp, #8]
   36874:	add	sp, sp, #12
   36878:	pop	{pc}		; (ldr pc, [sp], #4)
   3687c:	mov	r3, r4
   36880:	ldr	r2, [r6, #-8]
   36884:	movw	r1, #48644	; 0xbe04
   36888:	movt	r1, #8
   3688c:	mov	r0, #7
   36890:	bl	34ee0 <fputs@plt+0x23d6c>
   36894:	b	36868 <fputs@plt+0x256f4>
   36898:	strd	r4, [sp, #-16]!
   3689c:	str	r6, [sp, #8]
   368a0:	str	lr, [sp, #12]
   368a4:	add	r0, r0, #7
   368a8:	bic	r4, r0, #7
   368ac:	add	r0, r4, #8
   368b0:	bl	11078 <malloc@plt>
   368b4:	subs	r5, r0, #0
   368b8:	beq	368dc <fputs@plt+0x25768>
   368bc:	mov	r0, r4
   368c0:	asr	r1, r4, #31
   368c4:	strd	r0, [r5], #8
   368c8:	mov	r0, r5
   368cc:	ldrd	r4, [sp]
   368d0:	ldr	r6, [sp, #8]
   368d4:	add	sp, sp, #12
   368d8:	pop	{pc}		; (ldr pc, [sp], #4)
   368dc:	mov	r2, r4
   368e0:	movw	r1, #48680	; 0xbe28
   368e4:	movt	r1, #8
   368e8:	mov	r0, #7
   368ec:	bl	34ee0 <fputs@plt+0x23d6c>
   368f0:	b	368c8 <fputs@plt+0x25754>
   368f4:	strd	r4, [sp, #-16]!
   368f8:	str	r6, [sp, #8]
   368fc:	str	lr, [sp, #12]
   36900:	mov	r4, r2
   36904:	ldr	r0, [r2]
   36908:	bl	29ba0 <fputs@plt+0x18a2c>
   3690c:	mov	r5, r0
   36910:	ldr	r0, [r4, #4]
   36914:	bl	31d00 <fputs@plt+0x20b8c>
   36918:	mov	r2, r0
   3691c:	movw	r1, #48244	; 0xbc74
   36920:	movt	r1, #8
   36924:	mov	r0, r5
   36928:	bl	34ee0 <fputs@plt+0x23d6c>
   3692c:	ldrd	r4, [sp]
   36930:	ldr	r6, [sp, #8]
   36934:	add	sp, sp, #12
   36938:	pop	{pc}		; (ldr pc, [sp], #4)
   3693c:	push	{lr}		; (str lr, [sp, #-4]!)
   36940:	sub	sp, sp, #12
   36944:	ldr	r3, [pc, #40]	; 36974 <fputs@plt+0x25800>
   36948:	str	r3, [sp]
   3694c:	mov	r3, r0
   36950:	movw	r2, #48720	; 0xbe50
   36954:	movt	r2, #8
   36958:	movw	r1, #48132	; 0xbc04
   3695c:	movt	r1, #8
   36960:	mov	r0, #11
   36964:	bl	34ee0 <fputs@plt+0x23d6c>
   36968:	mov	r0, #11
   3696c:	add	sp, sp, #12
   36970:	pop	{pc}		; (ldr pc, [sp], #4)
   36974:	strdeq	fp, [r8], -r4
   36978:	ubfx	r2, r1, #3, #8
   3697c:	strb	r2, [r0, #4]
   36980:	bic	r1, r1, #8
   36984:	rsb	r3, r2, #1
   36988:	lsl	r3, r3, #2
   3698c:	strb	r3, [r0, #6]
   36990:	movw	r3, #30004	; 0x7534
   36994:	movt	r3, #1
   36998:	str	r3, [r0, #76]	; 0x4c
   3699c:	ldr	r3, [r0, #52]	; 0x34
   369a0:	cmp	r1, #5
   369a4:	beq	369e8 <fputs@plt+0x25874>
   369a8:	cmp	r1, #2
   369ac:	bne	36a40 <fputs@plt+0x258cc>
   369b0:	mov	r2, #0
   369b4:	strb	r2, [r0, #2]
   369b8:	strb	r2, [r0, #3]
   369bc:	movw	r2, #29828	; 0x7484
   369c0:	movt	r2, #1
   369c4:	str	r2, [r0, #80]	; 0x50
   369c8:	ldrh	r2, [r3, #24]
   369cc:	strh	r2, [r0, #10]
   369d0:	ldrh	r2, [r3, #26]
   369d4:	strh	r2, [r0, #12]
   369d8:	ldrb	r3, [r3, #21]
   369dc:	strb	r3, [r0, #7]
   369e0:	mov	r0, #0
   369e4:	bx	lr
   369e8:	mov	r1, #1
   369ec:	strb	r1, [r0, #2]
   369f0:	cmp	r2, #0
   369f4:	beq	36a1c <fputs@plt+0x258a8>
   369f8:	strb	r1, [r0, #3]
   369fc:	movw	r2, #29520	; 0x7350
   36a00:	movt	r2, #1
   36a04:	str	r2, [r0, #80]	; 0x50
   36a08:	ldrh	r2, [r3, #28]
   36a0c:	strh	r2, [r0, #10]
   36a10:	ldrh	r2, [r3, #30]
   36a14:	strh	r2, [r0, #12]
   36a18:	b	369d8 <fputs@plt+0x25864>
   36a1c:	mov	r2, #0
   36a20:	strb	r2, [r0, #3]
   36a24:	movw	r2, #30228	; 0x7614
   36a28:	movt	r2, #1
   36a2c:	str	r2, [r0, #76]	; 0x4c
   36a30:	movw	r2, #29460	; 0x7314
   36a34:	movt	r2, #1
   36a38:	str	r2, [r0, #80]	; 0x50
   36a3c:	b	36a08 <fputs@plt+0x25894>
   36a40:	str	r4, [sp, #-8]!
   36a44:	str	lr, [sp, #4]
   36a48:	movw	r0, #57511	; 0xe0a7
   36a4c:	bl	3693c <fputs@plt+0x257c8>
   36a50:	ldr	r4, [sp]
   36a54:	add	sp, sp, #4
   36a58:	pop	{pc}		; (ldr pc, [sp], #4)
   36a5c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   36a60:	strd	r6, [sp, #8]
   36a64:	strd	r8, [sp, #16]
   36a68:	str	sl, [sp, #24]
   36a6c:	str	lr, [sp, #28]
   36a70:	mov	r4, r0
   36a74:	mov	sl, r1
   36a78:	ldr	r6, [r0, #56]	; 0x38
   36a7c:	ldr	r8, [r0, #52]	; 0x34
   36a80:	ldrb	r5, [r0, #5]
   36a84:	ldrh	r3, [r8, #22]
   36a88:	tst	r3, #4
   36a8c:	bne	36b40 <fputs@plt+0x259cc>
   36a90:	strb	sl, [r6, r5]
   36a94:	and	r3, sl, #8
   36a98:	cmp	r3, #0
   36a9c:	moveq	r7, #12
   36aa0:	movne	r7, #8
   36aa4:	add	r7, r5, r7
   36aa8:	add	r3, r5, #1
   36aac:	mov	r9, #0
   36ab0:	str	r9, [r6, r3]
   36ab4:	add	r5, r6, r5
   36ab8:	strb	r9, [r5, #7]
   36abc:	ldr	r3, [r8, #36]	; 0x24
   36ac0:	lsr	r3, r3, #8
   36ac4:	strb	r3, [r5, #5]
   36ac8:	ldr	r3, [r8, #36]	; 0x24
   36acc:	strb	r3, [r5, #6]
   36ad0:	ldr	r3, [r8, #36]	; 0x24
   36ad4:	sub	r3, r3, r7
   36ad8:	strh	r3, [r4, #16]
   36adc:	mov	r1, sl
   36ae0:	mov	r0, r4
   36ae4:	bl	36978 <fputs@plt+0x25804>
   36ae8:	strh	r7, [r4, #14]
   36aec:	ldr	r3, [r8, #36]	; 0x24
   36af0:	add	r3, r6, r3
   36af4:	str	r3, [r4, #60]	; 0x3c
   36af8:	add	r7, r6, r7
   36afc:	str	r7, [r4, #64]	; 0x40
   36b00:	ldrb	r3, [r4, #6]
   36b04:	add	r6, r6, r3
   36b08:	str	r6, [r4, #68]	; 0x44
   36b0c:	strb	r9, [r4, #1]
   36b10:	ldr	r3, [r8, #32]
   36b14:	sub	r3, r3, #1
   36b18:	strh	r3, [r4, #20]
   36b1c:	strh	r9, [r4, #18]
   36b20:	mov	r3, #1
   36b24:	strb	r3, [r4]
   36b28:	ldrd	r4, [sp]
   36b2c:	ldrd	r6, [sp, #8]
   36b30:	ldrd	r8, [sp, #16]
   36b34:	ldr	sl, [sp, #24]
   36b38:	add	sp, sp, #28
   36b3c:	pop	{pc}		; (ldr pc, [sp], #4)
   36b40:	ldr	r2, [r8, #36]	; 0x24
   36b44:	sub	r2, r2, r5
   36b48:	mov	r1, #0
   36b4c:	add	r0, r6, r5
   36b50:	bl	10f40 <memset@plt>
   36b54:	b	36a90 <fputs@plt+0x2591c>
   36b58:	strd	r4, [sp, #-36]!	; 0xffffffdc
   36b5c:	strd	r6, [sp, #8]
   36b60:	strd	r8, [sp, #16]
   36b64:	strd	sl, [sp, #24]
   36b68:	str	lr, [sp, #32]
   36b6c:	sub	sp, sp, #20
   36b70:	ldrb	r3, [r0]
   36b74:	cmp	r3, #0
   36b78:	movne	r3, #0
   36b7c:	strne	r3, [sp]
   36b80:	beq	36ba4 <fputs@plt+0x25a30>
   36b84:	ldr	r0, [sp]
   36b88:	add	sp, sp, #20
   36b8c:	ldrd	r4, [sp]
   36b90:	ldrd	r6, [sp, #8]
   36b94:	ldrd	r8, [sp, #16]
   36b98:	ldrd	sl, [sp, #24]
   36b9c:	add	sp, sp, #32
   36ba0:	pop	{pc}		; (ldr pc, [sp], #4)
   36ba4:	mov	r4, r0
   36ba8:	ldr	r8, [r0, #52]	; 0x34
   36bac:	ldrb	fp, [r0, #5]
   36bb0:	ldr	r5, [r0, #56]	; 0x38
   36bb4:	ldrb	r1, [r5, fp]
   36bb8:	bl	36978 <fputs@plt+0x25804>
   36bbc:	subs	r3, r0, #0
   36bc0:	str	r3, [sp]
   36bc4:	bne	36d0c <fputs@plt+0x25b98>
   36bc8:	ldr	r3, [r8, #32]
   36bcc:	sub	r3, r3, #1
   36bd0:	strh	r3, [r4, #20]
   36bd4:	mov	r3, #0
   36bd8:	strb	r3, [r4, #1]
   36bdc:	ldr	r7, [r8, #36]	; 0x24
   36be0:	ldrb	r3, [r4, #6]
   36be4:	add	r6, fp, r3
   36be8:	add	r6, r6, #8
   36bec:	strh	r6, [r4, #14]
   36bf0:	add	r2, r5, r7
   36bf4:	str	r2, [r4, #60]	; 0x3c
   36bf8:	add	r2, r5, r6
   36bfc:	str	r2, [r4, #64]	; 0x40
   36c00:	add	r3, r5, r3
   36c04:	str	r3, [r4, #68]	; 0x44
   36c08:	add	r2, r5, fp
   36c0c:	ldrb	r3, [r2, #5]
   36c10:	str	r3, [sp, #4]
   36c14:	ldrb	r3, [r2, #6]
   36c18:	str	r3, [sp, #8]
   36c1c:	ldrb	r1, [r2, #3]
   36c20:	ldrb	r3, [r2, #4]
   36c24:	orr	r3, r3, r1, lsl #8
   36c28:	strh	r3, [r4, #18]
   36c2c:	ldr	r2, [r8, #32]
   36c30:	sub	r2, r2, #8
   36c34:	movw	r1, #43691	; 0xaaab
   36c38:	movt	r1, #43690	; 0xaaaa
   36c3c:	umull	r1, r2, r1, r2
   36c40:	cmp	r3, r2, lsr #2
   36c44:	bhi	36d1c <fputs@plt+0x25ba8>
   36c48:	add	sl, r6, r3, lsl #1
   36c4c:	sub	r9, r7, #4
   36c50:	ldr	r2, [r8, #4]
   36c54:	ldr	r2, [r2, #24]
   36c58:	tst	r2, #268435456	; 0x10000000
   36c5c:	beq	36d50 <fputs@plt+0x25bdc>
   36c60:	ldrb	r2, [r4, #4]
   36c64:	cmp	r2, #0
   36c68:	bne	36e64 <fputs@plt+0x25cf0>
   36c6c:	sub	r9, r7, #5
   36c70:	cmp	r3, #0
   36c74:	ble	36d4c <fputs@plt+0x25bd8>
   36c78:	ldrh	r1, [r5, r6]
   36c7c:	rev16	r1, r1
   36c80:	uxth	r1, r1
   36c84:	cmp	sl, r1
   36c88:	cmple	r1, r9
   36c8c:	bgt	36cfc <fputs@plt+0x25b88>
   36c90:	add	r6, r6, #2
   36c94:	add	r6, r5, r6
   36c98:	ldr	r8, [sp]
   36c9c:	str	fp, [sp, #12]
   36ca0:	mov	fp, r1
   36ca4:	ldr	r3, [r4, #76]	; 0x4c
   36ca8:	add	r1, r5, r1
   36cac:	mov	r0, r4
   36cb0:	blx	r3
   36cb4:	add	r0, r0, fp
   36cb8:	cmp	r0, r7
   36cbc:	bgt	36d2c <fputs@plt+0x25bb8>
   36cc0:	add	r8, r8, #1
   36cc4:	ldrh	r3, [r4, #18]
   36cc8:	cmp	r3, r8
   36ccc:	ble	36d3c <fputs@plt+0x25bc8>
   36cd0:	ldrh	r1, [r6], #2
   36cd4:	rev16	r1, r1
   36cd8:	uxth	r1, r1
   36cdc:	mov	fp, r1
   36ce0:	cmp	r1, sl
   36ce4:	movge	r3, #0
   36ce8:	movlt	r3, #1
   36cec:	cmp	r1, r9
   36cf0:	orrgt	r3, r3, #1
   36cf4:	cmp	r3, #0
   36cf8:	beq	36ca4 <fputs@plt+0x25b30>
   36cfc:	movw	r0, #57599	; 0xe0ff
   36d00:	bl	3693c <fputs@plt+0x257c8>
   36d04:	str	r0, [sp]
   36d08:	b	36b84 <fputs@plt+0x25a10>
   36d0c:	movw	r0, #57553	; 0xe0d1
   36d10:	bl	3693c <fputs@plt+0x257c8>
   36d14:	str	r0, [sp]
   36d18:	b	36b84 <fputs@plt+0x25a10>
   36d1c:	movw	r0, #57571	; 0xe0e3
   36d20:	bl	3693c <fputs@plt+0x257c8>
   36d24:	str	r0, [sp]
   36d28:	b	36b84 <fputs@plt+0x25a10>
   36d2c:	movw	r0, #57604	; 0xe104
   36d30:	bl	3693c <fputs@plt+0x257c8>
   36d34:	str	r0, [sp]
   36d38:	b	36b84 <fputs@plt+0x25a10>
   36d3c:	ldr	fp, [sp, #12]
   36d40:	ldrb	r3, [r4, #4]
   36d44:	cmp	r3, #0
   36d48:	bne	36d50 <fputs@plt+0x25bdc>
   36d4c:	add	r9, r9, #1
   36d50:	add	fp, r5, fp
   36d54:	ldrb	r2, [fp, #1]
   36d58:	ldrb	r3, [fp, #2]
   36d5c:	ldr	r1, [sp, #8]
   36d60:	ldr	r0, [sp, #4]
   36d64:	orr	ip, r1, r0, lsl #8
   36d68:	sub	ip, ip, #1
   36d6c:	uxth	ip, ip
   36d70:	add	ip, ip, #1
   36d74:	ldrb	r1, [fp, #7]
   36d78:	add	ip, ip, r1
   36d7c:	orrs	r3, r3, r2, lsl #8
   36d80:	beq	36dc8 <fputs@plt+0x25c54>
   36d84:	mov	r1, r3
   36d88:	cmp	sl, r3
   36d8c:	movle	r2, #0
   36d90:	movgt	r2, #1
   36d94:	cmp	r9, r3
   36d98:	orrlt	r2, r2, #1
   36d9c:	cmp	r2, #0
   36da0:	beq	36e24 <fputs@plt+0x25cb0>
   36da4:	movw	r0, #57624	; 0xe118
   36da8:	bl	3693c <fputs@plt+0x257c8>
   36dac:	str	r0, [sp]
   36db0:	b	36b84 <fputs@plt+0x25a10>
   36db4:	movw	r0, #57645	; 0xe12d
   36db8:	bl	3693c <fputs@plt+0x257c8>
   36dbc:	str	r0, [sp]
   36dc0:	b	36b84 <fputs@plt+0x25a10>
   36dc4:	add	ip, ip, r2
   36dc8:	cmp	r7, ip
   36dcc:	blt	36db4 <fputs@plt+0x25c40>
   36dd0:	sub	sl, ip, sl
   36dd4:	strh	sl, [r4, #16]
   36dd8:	mov	r3, #1
   36ddc:	strb	r3, [r4]
   36de0:	b	36b84 <fputs@plt+0x25a10>
   36de4:	add	r1, r2, r1
   36de8:	cmp	r7, r1
   36dec:	bge	36dc4 <fputs@plt+0x25c50>
   36df0:	movw	r0, #57631	; 0xe11f
   36df4:	bl	3693c <fputs@plt+0x257c8>
   36df8:	str	r0, [sp]
   36dfc:	b	36b84 <fputs@plt+0x25a10>
   36e00:	add	ip, ip, r2
   36e04:	cmp	r0, sl
   36e08:	movge	r2, #0
   36e0c:	movlt	r2, #1
   36e10:	cmp	r0, r9
   36e14:	orrgt	r2, r2, #1
   36e18:	cmp	r2, #0
   36e1c:	bne	36da4 <fputs@plt+0x25c30>
   36e20:	mov	r1, r0
   36e24:	mov	r2, r5
   36e28:	ldrb	lr, [r2, r3]!
   36e2c:	ldrb	r3, [r2, #1]
   36e30:	ldrb	r6, [r2, #2]
   36e34:	ldrb	r2, [r2, #3]
   36e38:	orr	r2, r2, r6, lsl #8
   36e3c:	orrs	r3, r3, lr, lsl #8
   36e40:	beq	36de4 <fputs@plt+0x25c70>
   36e44:	mov	r0, r3
   36e48:	add	r1, r2, r1
   36e4c:	add	lr, r1, #3
   36e50:	cmp	r3, lr
   36e54:	ble	36df0 <fputs@plt+0x25c7c>
   36e58:	cmp	r1, r7
   36e5c:	ble	36e00 <fputs@plt+0x25c8c>
   36e60:	b	36df0 <fputs@plt+0x25c7c>
   36e64:	cmp	r3, #0
   36e68:	bgt	36c78 <fputs@plt+0x25b04>
   36e6c:	b	36d50 <fputs@plt+0x25bdc>
   36e70:	ldr	r3, [r0, #8]
   36e74:	ldrb	r2, [r3]
   36e78:	cmp	r2, #0
   36e7c:	bxeq	lr
   36e80:	mov	r2, #0
   36e84:	strb	r2, [r3]
   36e88:	ldrsh	r2, [r0, #26]
   36e8c:	cmp	r2, #1
   36e90:	bxle	lr
   36e94:	str	r4, [sp, #-8]!
   36e98:	str	lr, [sp, #4]
   36e9c:	mov	r0, r3
   36ea0:	bl	36b58 <fputs@plt+0x259e4>
   36ea4:	ldr	r4, [sp]
   36ea8:	add	sp, sp, #4
   36eac:	pop	{pc}		; (ldr pc, [sp], #4)
   36eb0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   36eb4:	strd	r6, [sp, #8]
   36eb8:	strd	r8, [sp, #16]
   36ebc:	strd	sl, [sp, #24]
   36ec0:	str	lr, [sp, #32]
   36ec4:	sub	sp, sp, #4
   36ec8:	mov	r6, r0
   36ecc:	mov	r5, r1
   36ed0:	mov	r7, r2
   36ed4:	ldr	r3, [r0, #52]	; 0x34
   36ed8:	ldr	r8, [r3, #36]	; 0x24
   36edc:	mov	fp, r1
   36ee0:	add	r9, r2, r1
   36ee4:	mov	sl, r9
   36ee8:	ldr	r4, [r0, #56]	; 0x38
   36eec:	ldrh	r3, [r3, #22]
   36ef0:	tst	r3, #4
   36ef4:	bne	36f60 <fputs@plt+0x25dec>
   36ef8:	ldrb	r0, [r6, #5]
   36efc:	add	r2, r0, #1
   36f00:	add	r3, r4, r2
   36f04:	ldrb	r3, [r3, #1]
   36f08:	cmp	r3, #0
   36f0c:	bne	36f1c <fputs@plt+0x25da8>
   36f10:	ldrb	r3, [r4, r2]
   36f14:	cmp	r3, #0
   36f18:	beq	3710c <fputs@plt+0x25f98>
   36f1c:	mov	r1, r2
   36f20:	mov	ip, r4
   36f24:	ldrb	lr, [ip, r2]!
   36f28:	ldrb	r3, [ip, #1]
   36f2c:	orr	r3, r3, lr, lsl #8
   36f30:	sxth	r3, r3
   36f34:	uxth	ip, r3
   36f38:	cmp	ip, #0
   36f3c:	cmpne	r5, ip
   36f40:	bls	36f70 <fputs@plt+0x25dfc>
   36f44:	add	r3, r2, #3
   36f48:	mov	r2, ip
   36f4c:	cmp	r3, ip
   36f50:	blt	36f1c <fputs@plt+0x25da8>
   36f54:	movw	r0, #57402	; 0xe03a
   36f58:	bl	3693c <fputs@plt+0x257c8>
   36f5c:	b	370cc <fputs@plt+0x25f58>
   36f60:	mov	r1, #0
   36f64:	add	r0, r4, r5
   36f68:	bl	10f40 <memset@plt>
   36f6c:	b	36ef8 <fputs@plt+0x25d84>
   36f70:	mov	lr, ip
   36f74:	sub	r8, r8, #4
   36f78:	cmp	ip, r8
   36f7c:	bhi	36fe8 <fputs@plt+0x25e74>
   36f80:	cmp	ip, #0
   36f84:	beq	3700c <fputs@plt+0x25e98>
   36f88:	add	r8, r9, #3
   36f8c:	cmp	ip, r8
   36f90:	bhi	370e8 <fputs@plt+0x25f74>
   36f94:	cmp	ip, r9
   36f98:	bcc	36ff4 <fputs@plt+0x25e80>
   36f9c:	add	r8, r4, ip
   36fa0:	ldrb	sl, [r8, #2]
   36fa4:	ldrb	r8, [r8, #3]
   36fa8:	orr	r8, r8, sl, lsl #8
   36fac:	add	ip, r8, ip
   36fb0:	mov	sl, ip
   36fb4:	ldr	r8, [r6, #52]	; 0x34
   36fb8:	ldr	r8, [r8, #36]	; 0x24
   36fbc:	cmp	r8, ip
   36fc0:	bcc	37000 <fputs@plt+0x25e8c>
   36fc4:	sub	r3, r3, r9
   36fc8:	uxtb	r3, r3
   36fcc:	sub	ip, ip, r5
   36fd0:	uxth	r8, ip
   36fd4:	mov	ip, r4
   36fd8:	ldrb	lr, [ip, lr]!
   36fdc:	ldrb	ip, [ip, #1]
   36fe0:	orr	ip, ip, lr, lsl #8
   36fe4:	b	37014 <fputs@plt+0x25ea0>
   36fe8:	movw	r0, #57405	; 0xe03d
   36fec:	bl	3693c <fputs@plt+0x257c8>
   36ff0:	b	370cc <fputs@plt+0x25f58>
   36ff4:	movw	r0, #57416	; 0xe048
   36ff8:	bl	3693c <fputs@plt+0x257c8>
   36ffc:	b	370cc <fputs@plt+0x25f58>
   37000:	movw	r0, #57418	; 0xe04a
   37004:	bl	3693c <fputs@plt+0x257c8>
   37008:	b	370cc <fputs@plt+0x25f58>
   3700c:	mov	r8, r7
   37010:	mov	r3, #0
   37014:	add	lr, r0, #1
   37018:	cmp	r2, lr
   3701c:	ble	37060 <fputs@plt+0x25eec>
   37020:	add	r1, r4, r1
   37024:	ldrb	lr, [r1, #2]
   37028:	ldrb	r1, [r1, #3]
   3702c:	orr	r1, r1, lr, lsl #8
   37030:	add	r1, r1, r2
   37034:	add	lr, r1, #3
   37038:	cmp	fp, lr
   3703c:	bgt	37060 <fputs@plt+0x25eec>
   37040:	cmp	fp, r1
   37044:	blt	370f4 <fputs@plt+0x25f80>
   37048:	sub	r1, r5, r1
   3704c:	add	r3, r3, r1
   37050:	uxtb	r3, r3
   37054:	sub	r8, sl, r2
   37058:	uxth	r8, r8
   3705c:	mov	r5, r2
   37060:	add	lr, r0, #7
   37064:	ldrb	r1, [r4, lr]
   37068:	cmp	r1, r3
   3706c:	subcs	r3, r1, r3
   37070:	strbcs	r3, [r4, lr]
   37074:	bcc	37100 <fputs@plt+0x25f8c>
   37078:	add	lr, r0, #5
   3707c:	add	r1, r0, #6
   37080:	ldrb	r9, [r4, lr]
   37084:	ldrb	r3, [r4, r1]
   37088:	orr	r3, r3, r9, lsl #8
   3708c:	cmp	r5, r3
   37090:	beq	37118 <fputs@plt+0x25fa4>
   37094:	lsr	r1, r5, #8
   37098:	mov	r3, r4
   3709c:	strb	r1, [r3, r2]!
   370a0:	strb	r5, [r3, #1]
   370a4:	lsr	r3, ip, #8
   370a8:	strb	r3, [r4, r5]!
   370ac:	strb	ip, [r4, #1]
   370b0:	lsr	r3, r8, #8
   370b4:	strb	r3, [r4, #2]
   370b8:	strb	r8, [r4, #3]
   370bc:	ldrh	r3, [r6, #16]
   370c0:	add	r7, r7, r3
   370c4:	strh	r7, [r6, #16]
   370c8:	mov	r0, #0
   370cc:	add	sp, sp, #4
   370d0:	ldrd	r4, [sp]
   370d4:	ldrd	r6, [sp, #8]
   370d8:	ldrd	r8, [sp, #16]
   370dc:	ldrd	sl, [sp, #24]
   370e0:	add	sp, sp, #32
   370e4:	pop	{pc}		; (ldr pc, [sp], #4)
   370e8:	mov	r8, r7
   370ec:	mov	r3, #0
   370f0:	b	37014 <fputs@plt+0x25ea0>
   370f4:	movw	r0, #57430	; 0xe056
   370f8:	bl	3693c <fputs@plt+0x257c8>
   370fc:	b	370cc <fputs@plt+0x25f58>
   37100:	movw	r0, #57436	; 0xe05c
   37104:	bl	3693c <fputs@plt+0x257c8>
   37108:	b	370cc <fputs@plt+0x25f58>
   3710c:	mov	r8, r7
   37110:	mov	ip, #0
   37114:	b	37078 <fputs@plt+0x25f04>
   37118:	add	r3, r0, #1
   3711c:	cmp	r2, r3
   37120:	bne	37144 <fputs@plt+0x25fd0>
   37124:	add	r0, r4, r0
   37128:	lsr	r3, ip, #8
   3712c:	strb	r3, [r0, #1]
   37130:	strb	ip, [r0, #2]
   37134:	lsr	r3, sl, #8
   37138:	strb	r3, [r4, lr]
   3713c:	strb	sl, [r4, r1]
   37140:	b	370bc <fputs@plt+0x25f48>
   37144:	movw	r0, #57443	; 0xe063
   37148:	bl	3693c <fputs@plt+0x257c8>
   3714c:	b	370cc <fputs@plt+0x25f58>
   37150:	strd	r4, [sp, #-36]!	; 0xffffffdc
   37154:	strd	r6, [sp, #8]
   37158:	strd	r8, [sp, #16]
   3715c:	strd	sl, [sp, #24]
   37160:	str	lr, [sp, #32]
   37164:	sub	sp, sp, #20
   37168:	str	r0, [sp, #12]
   3716c:	mov	r4, r1
   37170:	mov	r8, r3
   37174:	mov	r1, r0
   37178:	ldr	r0, [r0, #56]	; 0x38
   3717c:	str	r0, [sp, #8]
   37180:	ldr	r3, [r1, #52]	; 0x34
   37184:	ldr	r7, [r3, #36]	; 0x24
   37188:	add	r7, r0, r7
   3718c:	ldrb	r9, [r1, #5]
   37190:	add	r9, r9, #8
   37194:	ldrb	r3, [r1, #6]
   37198:	add	r9, r9, r3
   3719c:	add	r9, r0, r9
   371a0:	add	fp, r4, r2
   371a4:	cmp	r4, fp
   371a8:	bge	3728c <fputs@plt+0x26118>
   371ac:	mov	r2, #0
   371b0:	mov	r1, r2
   371b4:	str	r2, [sp, #4]
   371b8:	b	371fc <fputs@plt+0x26088>
   371bc:	ldr	r3, [sp, #8]
   371c0:	sub	r1, r1, r3
   371c4:	uxth	r2, r2
   371c8:	uxth	r1, r1
   371cc:	ldr	r0, [sp, #12]
   371d0:	bl	36eb0 <fputs@plt+0x25d3c>
   371d4:	cmp	sl, r7
   371d8:	bhi	37298 <fputs@plt+0x26124>
   371dc:	ldr	r3, [sp, #4]
   371e0:	add	r3, r3, #1
   371e4:	str	r3, [sp, #4]
   371e8:	mov	r2, r6
   371ec:	mov	r1, r5
   371f0:	add	r4, r4, #1
   371f4:	cmp	fp, r4
   371f8:	beq	3724c <fputs@plt+0x260d8>
   371fc:	ldr	r3, [r8, #8]
   37200:	ldr	r5, [r3, r4, lsl #2]
   37204:	cmp	r9, r5
   37208:	movhi	r3, #0
   3720c:	movls	r3, #1
   37210:	cmp	r7, r5
   37214:	movls	r3, #0
   37218:	cmp	r3, #0
   3721c:	beq	371f0 <fputs@plt+0x2607c>
   37220:	ldr	r0, [r8, #12]
   37224:	lsl	r3, r4, #1
   37228:	ldrh	r6, [r0, r3]
   3722c:	add	sl, r5, r6
   37230:	cmp	sl, r1
   37234:	beq	37244 <fputs@plt+0x260d0>
   37238:	cmp	r1, #0
   3723c:	bne	371bc <fputs@plt+0x26048>
   37240:	b	371d4 <fputs@plt+0x26060>
   37244:	add	r6, r6, r2
   37248:	b	371dc <fputs@plt+0x26068>
   3724c:	cmp	r1, #0
   37250:	beq	3726c <fputs@plt+0x260f8>
   37254:	ldr	r3, [sp, #8]
   37258:	sub	r1, r1, r3
   3725c:	uxth	r2, r2
   37260:	uxth	r1, r1
   37264:	ldr	r0, [sp, #12]
   37268:	bl	36eb0 <fputs@plt+0x25d3c>
   3726c:	ldr	r0, [sp, #4]
   37270:	add	sp, sp, #20
   37274:	ldrd	r4, [sp]
   37278:	ldrd	r6, [sp, #8]
   3727c:	ldrd	r8, [sp, #16]
   37280:	ldrd	sl, [sp, #24]
   37284:	add	sp, sp, #32
   37288:	pop	{pc}		; (ldr pc, [sp], #4)
   3728c:	mov	r3, #0
   37290:	str	r3, [sp, #4]
   37294:	b	3726c <fputs@plt+0x260f8>
   37298:	mov	r3, #0
   3729c:	str	r3, [sp, #4]
   372a0:	b	3726c <fputs@plt+0x260f8>
   372a4:	ldr	ip, [r3]
   372a8:	cmp	ip, #0
   372ac:	bxne	lr
   372b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   372b4:	strd	r6, [sp, #8]
   372b8:	strd	r8, [sp, #16]
   372bc:	strd	sl, [sp, #24]
   372c0:	str	lr, [sp, #32]
   372c4:	sub	sp, sp, #4
   372c8:	mov	r5, r3
   372cc:	mov	r6, r1
   372d0:	mov	r4, r0
   372d4:	ldr	r7, [r0, #56]	; 0x38
   372d8:	ldr	r3, [r0, #64]	; 0x40
   372dc:	add	r9, r3, r1, lsl #1
   372e0:	ldrb	r3, [r3, r1, lsl #1]
   372e4:	ldrb	r1, [r9, #1]
   372e8:	orr	r1, r1, r3, lsl #8
   372ec:	ldrb	r8, [r0, #5]
   372f0:	add	fp, r8, #5
   372f4:	add	sl, r8, #6
   372f8:	ldrb	r0, [r7, fp]
   372fc:	ldrb	r3, [r7, sl]
   37300:	orr	r3, r3, r0, lsl #8
   37304:	cmp	r3, r1
   37308:	bhi	37320 <fputs@plt+0x261ac>
   3730c:	add	r3, r2, r1
   37310:	ldr	r0, [r4, #52]	; 0x34
   37314:	ldr	r0, [r0, #36]	; 0x24
   37318:	cmp	r3, r0
   3731c:	bls	37348 <fputs@plt+0x261d4>
   37320:	movw	r0, #62080	; 0xf280
   37324:	bl	3693c <fputs@plt+0x257c8>
   37328:	str	r0, [r5]
   3732c:	add	sp, sp, #4
   37330:	ldrd	r4, [sp]
   37334:	ldrd	r6, [sp, #8]
   37338:	ldrd	r8, [sp, #16]
   3733c:	ldrd	sl, [sp, #24]
   37340:	add	sp, sp, #32
   37344:	pop	{pc}		; (ldr pc, [sp], #4)
   37348:	uxth	r2, r2
   3734c:	mov	r0, r4
   37350:	bl	36eb0 <fputs@plt+0x25d3c>
   37354:	cmp	r0, #0
   37358:	strne	r0, [r5]
   3735c:	bne	3732c <fputs@plt+0x261b8>
   37360:	ldrh	r2, [r4, #18]
   37364:	sub	r2, r2, #1
   37368:	uxth	r2, r2
   3736c:	strh	r2, [r4, #18]
   37370:	cmp	r2, #0
   37374:	bne	373cc <fputs@plt+0x26258>
   37378:	add	r2, r8, #1
   3737c:	mov	r3, #0
   37380:	str	r3, [r7, r2]
   37384:	add	r8, r7, r8
   37388:	strb	r3, [r8, #7]
   3738c:	ldr	r3, [r4, #52]	; 0x34
   37390:	ldr	r3, [r3, #36]	; 0x24
   37394:	lsr	r3, r3, #8
   37398:	strb	r3, [r7, fp]
   3739c:	ldr	r3, [r4, #52]	; 0x34
   373a0:	ldr	r3, [r3, #36]	; 0x24
   373a4:	strb	r3, [r7, sl]
   373a8:	ldr	r3, [r4, #52]	; 0x34
   373ac:	ldr	r3, [r3, #36]	; 0x24
   373b0:	ldrb	r2, [r4, #5]
   373b4:	sub	r3, r3, r2
   373b8:	sub	r3, r3, #8
   373bc:	ldrb	r2, [r4, #6]
   373c0:	sub	r3, r3, r2
   373c4:	strh	r3, [r4, #16]
   373c8:	b	3732c <fputs@plt+0x261b8>
   373cc:	sub	r2, r2, r6
   373d0:	lsl	r2, r2, #1
   373d4:	add	r1, r9, #2
   373d8:	mov	r0, r9
   373dc:	bl	110b4 <memmove@plt>
   373e0:	add	r7, r7, r8
   373e4:	ldrh	r3, [r4, #18]
   373e8:	lsr	r3, r3, #8
   373ec:	strb	r3, [r7, #3]
   373f0:	ldrh	r3, [r4, #18]
   373f4:	strb	r3, [r7, #4]
   373f8:	ldrh	r3, [r4, #16]
   373fc:	add	r3, r3, #2
   37400:	strh	r3, [r4, #16]
   37404:	b	3732c <fputs@plt+0x261b8>
   37408:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3740c:	strd	r6, [sp, #8]
   37410:	strd	r8, [sp, #16]
   37414:	strd	sl, [sp, #24]
   37418:	str	lr, [sp, #32]
   3741c:	sub	sp, sp, #4
   37420:	mov	r4, r2
   37424:	ldrb	r7, [r0, #5]
   37428:	ldr	r2, [r0, #56]	; 0x38
   3742c:	add	lr, r7, #1
   37430:	ldrb	ip, [r2, lr]
   37434:	add	r3, r2, r7
   37438:	ldrb	r3, [r3, #2]
   3743c:	orr	r3, r3, ip, lsl #8
   37440:	ldr	ip, [r0, #52]	; 0x34
   37444:	ldr	r8, [ip, #36]	; 0x24
   37448:	sub	r5, r8, #3
   3744c:	cmp	r5, r3
   37450:	ble	374a4 <fputs@plt+0x26330>
   37454:	add	ip, lr, #3
   37458:	cmp	ip, r3
   3745c:	bge	374a4 <fputs@plt+0x26330>
   37460:	add	ip, r3, #2
   37464:	add	fp, r2, ip
   37468:	add	r6, r3, #3
   3746c:	add	sl, r2, r6
   37470:	ldrb	ip, [r2, ip]
   37474:	ldrb	r6, [r2, r6]
   37478:	orr	ip, r6, ip, lsl #8
   3747c:	subs	r6, ip, r1
   37480:	bpl	374d0 <fputs@plt+0x2635c>
   37484:	mov	lr, r2
   37488:	ldrb	r6, [lr, r3]!
   3748c:	ldrb	ip, [lr, #1]
   37490:	mov	lr, r3
   37494:	orrs	r3, ip, r6, lsl #8
   37498:	bne	3744c <fputs@plt+0x262d8>
   3749c:	mov	r0, #0
   374a0:	b	374b4 <fputs@plt+0x26340>
   374a4:	movw	r0, #57230	; 0xdf8e
   374a8:	bl	3693c <fputs@plt+0x257c8>
   374ac:	str	r0, [r4]
   374b0:	mov	r0, #0
   374b4:	add	sp, sp, #4
   374b8:	ldrd	r4, [sp]
   374bc:	ldrd	r6, [sp, #8]
   374c0:	ldrd	r8, [sp, #16]
   374c4:	ldrd	sl, [sp, #24]
   374c8:	add	sp, sp, #32
   374cc:	pop	{pc}		; (ldr pc, [sp], #4)
   374d0:	ldrh	r5, [r0, #18]
   374d4:	ldrh	r1, [r0, #14]
   374d8:	add	r1, r1, r5, lsl #1
   374dc:	cmp	r1, r3
   374e0:	bgt	3752c <fputs@plt+0x263b8>
   374e4:	add	ip, r3, ip
   374e8:	cmp	ip, r8
   374ec:	bgt	3752c <fputs@plt+0x263b8>
   374f0:	cmp	r6, #3
   374f4:	bgt	37540 <fputs@plt+0x263cc>
   374f8:	add	r7, r7, #7
   374fc:	ldrb	r1, [r2, r7]
   37500:	cmp	r1, #57	; 0x39
   37504:	movhi	r0, #0
   37508:	bhi	374b4 <fputs@plt+0x26340>
   3750c:	ldrh	r1, [r2, r3]
   37510:	strh	r1, [r2, lr]
   37514:	ldrb	r1, [r2, r7]
   37518:	add	r1, r1, r6
   3751c:	strb	r1, [r2, r7]
   37520:	add	r3, r3, r6
   37524:	add	r0, r2, r3
   37528:	b	374b4 <fputs@plt+0x26340>
   3752c:	movw	r0, #57241	; 0xdf99
   37530:	bl	3693c <fputs@plt+0x257c8>
   37534:	str	r0, [r4]
   37538:	mov	r0, #0
   3753c:	b	374b4 <fputs@plt+0x26340>
   37540:	asr	r1, r6, #8
   37544:	strb	r1, [fp]
   37548:	strb	r6, [sl]
   3754c:	b	37520 <fputs@plt+0x263ac>
   37550:	strd	r4, [sp, #-36]!	; 0xffffffdc
   37554:	strd	r6, [sp, #8]
   37558:	strd	r8, [sp, #16]
   3755c:	strd	sl, [sp, #24]
   37560:	str	lr, [sp, #32]
   37564:	sub	sp, sp, #28
   37568:	str	r0, [sp, #4]
   3756c:	str	r1, [sp, #8]
   37570:	str	r2, [sp, #12]
   37574:	ldr	r5, [sp, #64]	; 0x40
   37578:	ldr	sl, [sp, #72]	; 0x48
   3757c:	ldr	r8, [r0, #56]	; 0x38
   37580:	ldr	r9, [r2]
   37584:	ldr	fp, [sp, #68]	; 0x44
   37588:	add	fp, r5, fp
   3758c:	cmp	r5, fp
   37590:	bge	37630 <fputs@plt+0x264bc>
   37594:	add	r6, r3, #2
   37598:	b	375e4 <fputs@plt+0x26470>
   3759c:	sub	r9, r9, r7
   375a0:	ldr	r3, [sp, #8]
   375a4:	cmp	r9, r3
   375a8:	bcc	37628 <fputs@plt+0x264b4>
   375ac:	mov	r4, r9
   375b0:	ldr	r3, [sl, #8]
   375b4:	mov	r2, r7
   375b8:	ldr	r1, [r3, r5, lsl #2]
   375bc:	mov	r0, r4
   375c0:	bl	110b4 <memmove@plt>
   375c4:	sub	r4, r4, r8
   375c8:	asr	r3, r4, #8
   375cc:	strb	r3, [r6, #-2]
   375d0:	strb	r4, [r6, #-1]
   375d4:	add	r5, r5, #1
   375d8:	add	r6, r6, #2
   375dc:	cmp	fp, r5
   375e0:	beq	37630 <fputs@plt+0x264bc>
   375e4:	mov	r1, r5
   375e8:	mov	r0, sl
   375ec:	bl	1777c <fputs@plt+0x6608>
   375f0:	mov	r7, r0
   375f4:	ldrb	r3, [r8, #1]
   375f8:	cmp	r3, #0
   375fc:	bne	3760c <fputs@plt+0x26498>
   37600:	ldrb	r3, [r8, #2]
   37604:	cmp	r3, #0
   37608:	beq	3759c <fputs@plt+0x26428>
   3760c:	add	r2, sp, #20
   37610:	mov	r1, r7
   37614:	ldr	r0, [sp, #4]
   37618:	bl	37408 <fputs@plt+0x26294>
   3761c:	subs	r4, r0, #0
   37620:	bne	375b0 <fputs@plt+0x2643c>
   37624:	b	3759c <fputs@plt+0x26428>
   37628:	mov	r0, #1
   3762c:	b	3763c <fputs@plt+0x264c8>
   37630:	ldr	r3, [sp, #12]
   37634:	str	r9, [r3]
   37638:	mov	r0, #0
   3763c:	add	sp, sp, #28
   37640:	ldrd	r4, [sp]
   37644:	ldrd	r6, [sp, #8]
   37648:	ldrd	r8, [sp, #16]
   3764c:	ldrd	sl, [sp, #24]
   37650:	add	sp, sp, #32
   37654:	pop	{pc}		; (ldr pc, [sp], #4)
   37658:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3765c:	strd	r6, [sp, #8]
   37660:	strd	r8, [sp, #16]
   37664:	strd	sl, [sp, #24]
   37668:	str	lr, [sp, #32]
   3766c:	sub	sp, sp, #52	; 0x34
   37670:	mov	r9, r0
   37674:	ldr	r0, [r0, #56]	; 0x38
   37678:	str	r0, [sp, #16]
   3767c:	ldrb	r3, [r9, #5]
   37680:	str	r3, [sp, #44]	; 0x2c
   37684:	ldrh	r3, [r9, #14]
   37688:	ldrh	r2, [r9, #18]
   3768c:	ldr	r1, [r9, #52]	; 0x34
   37690:	ldr	r1, [r1, #36]	; 0x24
   37694:	str	r1, [sp, #20]
   37698:	add	fp, r3, r2, lsl #1
   3769c:	sub	ip, r1, #4
   376a0:	str	ip, [sp, #32]
   376a4:	cmp	r2, #0
   376a8:	ble	37854 <fputs@plt+0x266e0>
   376ac:	str	r3, [sp, #24]
   376b0:	add	r6, r0, r3
   376b4:	ldrb	r1, [r0, r3]
   376b8:	ldrb	r4, [r6, #1]
   376bc:	orr	r4, r4, r1, lsl #8
   376c0:	cmp	ip, r4
   376c4:	movge	r1, #0
   376c8:	movlt	r1, #1
   376cc:	cmp	fp, r4
   376d0:	orrgt	r1, r1, #1
   376d4:	cmp	r1, #0
   376d8:	bne	37724 <fputs@plt+0x265b0>
   376dc:	mov	r7, r6
   376e0:	ldr	r1, [sp, #16]
   376e4:	add	r3, r1, r3
   376e8:	sub	r3, r3, #2
   376ec:	add	r3, r3, r2, lsl #1
   376f0:	str	r3, [sp, #28]
   376f4:	mov	sl, r1
   376f8:	ldr	r3, [sp, #20]
   376fc:	str	r3, [sp, #4]
   37700:	mov	r3, #0
   37704:	str	r3, [sp, #12]
   37708:	ldr	r3, [sp, #44]	; 0x2c
   3770c:	add	r3, r1, r3
   37710:	str	r3, [sp, #40]	; 0x28
   37714:	ldr	r3, [sp, #24]
   37718:	add	r3, r3, #2
   3771c:	str	r3, [sp, #36]	; 0x24
   37720:	b	377f8 <fputs@plt+0x26684>
   37724:	movw	r0, #57167	; 0xdf4f
   37728:	bl	3693c <fputs@plt+0x257c8>
   3772c:	b	37738 <fputs@plt+0x265c4>
   37730:	movw	r0, #57173	; 0xdf55
   37734:	bl	3693c <fputs@plt+0x257c8>
   37738:	add	sp, sp, #52	; 0x34
   3773c:	ldrd	r4, [sp]
   37740:	ldrd	r6, [sp, #8]
   37744:	ldrd	r8, [sp, #16]
   37748:	ldrd	sl, [sp, #24]
   3774c:	add	sp, sp, #32
   37750:	pop	{pc}		; (ldr pc, [sp], #4)
   37754:	ldr	r3, [r9, #52]	; 0x34
   37758:	ldr	r3, [r3]
   3775c:	ldr	ip, [r3, #208]	; 0xd0
   37760:	mov	sl, ip
   37764:	str	ip, [sp, #12]
   37768:	ldr	r2, [sp, #40]	; 0x28
   3776c:	ldrb	r3, [r2, #5]
   37770:	ldrb	r0, [r2, #6]
   37774:	orr	r0, r0, r3, lsl #8
   37778:	ldr	r3, [sp, #4]
   3777c:	sub	r2, r3, r0
   37780:	ldr	r3, [sp, #16]
   37784:	add	r1, r3, r0
   37788:	add	r0, ip, r0
   3778c:	bl	10fdc <memcpy@plt>
   37790:	mov	r2, r8
   37794:	ldr	r3, [sp, #8]
   37798:	add	r1, sl, r3
   3779c:	ldr	r3, [sp, #16]
   377a0:	add	r0, r3, r5
   377a4:	bl	10fdc <memcpy@plt>
   377a8:	ldr	r3, [sp, #28]
   377ac:	cmp	r7, r3
   377b0:	beq	37858 <fputs@plt+0x266e4>
   377b4:	add	r6, r7, #2
   377b8:	ldr	r3, [sp, #24]
   377bc:	sub	r3, r7, r3
   377c0:	ldr	r2, [sp, #36]	; 0x24
   377c4:	ldrb	r3, [r3, r2]
   377c8:	ldrb	r4, [r7, #3]
   377cc:	orr	r4, r4, r3, lsl #8
   377d0:	str	r5, [sp, #4]
   377d4:	mov	r7, r6
   377d8:	ldr	r3, [sp, #32]
   377dc:	cmp	r3, r4
   377e0:	movge	r3, #0
   377e4:	movlt	r3, #1
   377e8:	cmp	fp, r4
   377ec:	orrgt	r3, r3, #1
   377f0:	cmp	r3, #0
   377f4:	bne	37724 <fputs@plt+0x265b0>
   377f8:	str	r4, [sp, #8]
   377fc:	ldr	r3, [r9, #76]	; 0x4c
   37800:	add	r1, sl, r4
   37804:	mov	r0, r9
   37808:	blx	r3
   3780c:	mov	r8, r0
   37810:	ldr	r3, [sp, #4]
   37814:	sub	r5, r3, r0
   37818:	cmp	fp, r5
   3781c:	bgt	37730 <fputs@plt+0x265bc>
   37820:	add	r3, r0, r4
   37824:	ldr	r2, [sp, #20]
   37828:	cmp	r3, r2
   3782c:	bgt	37730 <fputs@plt+0x265bc>
   37830:	asr	r3, r5, #8
   37834:	strb	r3, [r6]
   37838:	strb	r5, [r6, #1]
   3783c:	ldr	r3, [sp, #12]
   37840:	cmp	r3, #0
   37844:	bne	37790 <fputs@plt+0x2661c>
   37848:	cmp	r5, r4
   3784c:	bne	37754 <fputs@plt+0x265e0>
   37850:	b	377a8 <fputs@plt+0x26634>
   37854:	ldr	r5, [sp, #20]
   37858:	ldr	r0, [sp, #16]
   3785c:	ldr	r3, [sp, #44]	; 0x2c
   37860:	add	r3, r0, r3
   37864:	asr	r2, r5, #8
   37868:	strb	r2, [r3, #5]
   3786c:	strb	r5, [r3, #6]
   37870:	mov	r1, #0
   37874:	strb	r1, [r3, #1]
   37878:	strb	r1, [r3, #2]
   3787c:	strb	r1, [r3, #7]
   37880:	sub	r5, r5, fp
   37884:	mov	r2, r5
   37888:	add	r0, r0, fp
   3788c:	bl	10f40 <memset@plt>
   37890:	ldrh	r3, [r9, #16]
   37894:	cmp	r5, r3
   37898:	moveq	r0, #0
   3789c:	beq	37738 <fputs@plt+0x265c4>
   378a0:	movw	r0, #57197	; 0xdf6d
   378a4:	bl	3693c <fputs@plt+0x257c8>
   378a8:	b	37738 <fputs@plt+0x265c4>
   378ac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   378b0:	strd	r6, [sp, #8]
   378b4:	strd	r8, [sp, #16]
   378b8:	strd	sl, [sp, #24]
   378bc:	str	lr, [sp, #32]
   378c0:	sub	sp, sp, #28
   378c4:	mov	fp, r0
   378c8:	mov	r4, r1
   378cc:	str	r1, [sp, #8]
   378d0:	mov	r8, r2
   378d4:	mov	r9, r3
   378d8:	ldr	r7, [r0, #56]	; 0x38
   378dc:	ldr	r3, [r0, #52]	; 0x34
   378e0:	ldr	r2, [r3, #36]	; 0x24
   378e4:	add	sl, r7, r2
   378e8:	ldr	r5, [r0, #64]	; 0x40
   378ec:	ldr	r3, [r3]
   378f0:	ldr	ip, [r3, #208]	; 0xd0
   378f4:	ldrb	r3, [r0, #5]
   378f8:	str	r3, [sp, #4]
   378fc:	add	r1, r3, #5
   37900:	str	r1, [sp, #12]
   37904:	add	r0, r3, #6
   37908:	str	r0, [sp, #16]
   3790c:	ldrb	r3, [r7, r1]
   37910:	ldrb	r0, [r7, r0]
   37914:	orr	r0, r0, r3, lsl #8
   37918:	sub	r2, r2, r0
   3791c:	add	r1, r7, r0
   37920:	str	ip, [sp]
   37924:	add	r0, ip, r0
   37928:	bl	10fdc <memcpy@plt>
   3792c:	cmp	r4, #0
   37930:	ble	37a30 <fputs@plt+0x268bc>
   37934:	add	r5, r5, #2
   37938:	sub	r8, r8, #4
   3793c:	mov	r6, r9
   37940:	add	r9, r9, r4, lsl #1
   37944:	mov	r4, sl
   37948:	str	fp, [sp, #20]
   3794c:	ldr	fp, [sp]
   37950:	ldr	r1, [r8, #4]!
   37954:	cmp	r7, r1
   37958:	movhi	r3, #0
   3795c:	movls	r3, #1
   37960:	cmp	sl, r1
   37964:	movls	r3, #0
   37968:	cmp	r3, #0
   3796c:	subne	r1, r1, r7
   37970:	addne	r1, fp, r1
   37974:	mov	r0, r6
   37978:	ldrh	r3, [r6]
   3797c:	sub	r4, r4, r3
   37980:	sub	r3, r4, r7
   37984:	asr	r2, r3, #8
   37988:	strb	r2, [r5, #-2]
   3798c:	strb	r3, [r5, #-1]
   37990:	cmp	r4, r5
   37994:	bcc	37a24 <fputs@plt+0x268b0>
   37998:	add	r6, r6, #2
   3799c:	ldrh	r2, [r0]
   379a0:	mov	r0, r4
   379a4:	bl	10fdc <memcpy@plt>
   379a8:	add	r5, r5, #2
   379ac:	cmp	r6, r9
   379b0:	bne	37950 <fputs@plt+0x267dc>
   379b4:	ldr	fp, [sp, #20]
   379b8:	ldr	r3, [sp, #8]
   379bc:	strh	r3, [fp, #18]
   379c0:	mov	r0, #0
   379c4:	strb	r0, [fp, #1]
   379c8:	ldr	r3, [sp, #4]
   379cc:	add	r3, r7, r3
   379d0:	strb	r0, [r3, #1]
   379d4:	strb	r0, [r3, #2]
   379d8:	ldrh	r2, [fp, #18]
   379dc:	lsr	r2, r2, #8
   379e0:	strb	r2, [r3, #3]
   379e4:	ldrh	r2, [fp, #18]
   379e8:	strb	r2, [r3, #4]
   379ec:	sub	r4, r4, r7
   379f0:	asr	r2, r4, #8
   379f4:	ldr	r1, [sp, #12]
   379f8:	strb	r2, [r7, r1]
   379fc:	ldr	r2, [sp, #16]
   37a00:	strb	r4, [r7, r2]
   37a04:	strb	r0, [r3, #7]
   37a08:	add	sp, sp, #28
   37a0c:	ldrd	r4, [sp]
   37a10:	ldrd	r6, [sp, #8]
   37a14:	ldrd	r8, [sp, #16]
   37a18:	ldrd	sl, [sp, #24]
   37a1c:	add	sp, sp, #32
   37a20:	pop	{pc}		; (ldr pc, [sp], #4)
   37a24:	movw	r0, #62287	; 0xf34f
   37a28:	bl	3693c <fputs@plt+0x257c8>
   37a2c:	b	37a08 <fputs@plt+0x26894>
   37a30:	mov	r4, sl
   37a34:	b	379b8 <fputs@plt+0x26844>
   37a38:	strd	r4, [sp, #-36]!	; 0xffffffdc
   37a3c:	strd	r6, [sp, #8]
   37a40:	strd	r8, [sp, #16]
   37a44:	strd	sl, [sp, #24]
   37a48:	str	lr, [sp, #32]
   37a4c:	sub	sp, sp, #84	; 0x54
   37a50:	str	r0, [sp]
   37a54:	mov	r8, r1
   37a58:	mov	fp, r2
   37a5c:	ldr	r4, [r2, #4]
   37a60:	ldr	r2, [r2]
   37a64:	str	r2, [sp, #16]
   37a68:	subs	r7, r3, #0
   37a6c:	beq	37acc <fputs@plt+0x26958>
   37a70:	ldrb	r3, [r1, #1]
   37a74:	tst	r3, #128	; 0x80
   37a78:	bne	37ab8 <fputs@plt+0x26944>
   37a7c:	str	r3, [sp, #28]
   37a80:	mov	r6, #2
   37a84:	ldrb	r5, [r8]
   37a88:	str	r5, [sp, #76]	; 0x4c
   37a8c:	ldr	r0, [sp, #28]
   37a90:	bl	17b0c <fputs@plt+0x6998>
   37a94:	add	r5, r5, r0
   37a98:	add	r4, r4, #40	; 0x28
   37a9c:	mov	r7, #1
   37aa0:	add	r4, r4, #40	; 0x28
   37aa4:	ldr	r3, [sp, #16]
   37aa8:	add	r3, r3, #20
   37aac:	str	r3, [sp, #20]
   37ab0:	str	fp, [sp, #4]
   37ab4:	b	37d3c <fputs@plt+0x26bc8>
   37ab8:	add	r1, sp, #28
   37abc:	add	r0, r8, #1
   37ac0:	bl	152c4 <fputs@plt+0x4150>
   37ac4:	add	r6, r0, #1
   37ac8:	b	37a84 <fputs@plt+0x26910>
   37acc:	ldrb	r3, [r1]
   37ad0:	tst	r3, #128	; 0x80
   37ad4:	bne	37b08 <fputs@plt+0x26994>
   37ad8:	str	r3, [sp, #76]	; 0x4c
   37adc:	mov	r6, #1
   37ae0:	ldr	r5, [sp, #76]	; 0x4c
   37ae4:	ldr	r3, [sp]
   37ae8:	cmp	r3, r5
   37aec:	bcs	37aa0 <fputs@plt+0x2692c>
   37af0:	movw	r0, #6405	; 0x1905
   37af4:	movt	r0, #1
   37af8:	bl	3693c <fputs@plt+0x257c8>
   37afc:	strb	r0, [fp, #11]
   37b00:	mov	r0, r7
   37b04:	b	37f84 <fputs@plt+0x26e10>
   37b08:	add	r1, sp, #76	; 0x4c
   37b0c:	mov	r0, r8
   37b10:	bl	152c4 <fputs@plt+0x4150>
   37b14:	mov	r6, r0
   37b18:	b	37ae0 <fputs@plt+0x2696c>
   37b1c:	add	r2, sp, #32
   37b20:	mov	r1, #7
   37b24:	add	r0, r8, r5
   37b28:	bl	1dd64 <fputs@plt+0xcbf0>
   37b2c:	vldr	d0, [sp, #32]
   37b30:	ldrd	r0, [r4, #-40]	; 0xffffffd8
   37b34:	bl	17bc4 <fputs@plt+0x6a50>
   37b38:	rsb	r0, r0, #0
   37b3c:	b	37cb8 <fputs@plt+0x26b44>
   37b40:	ldrsb	r2, [r8, r5]
   37b44:	asr	r3, r2, #31
   37b48:	strd	r2, [sp, #8]
   37b4c:	ldrd	r2, [r9, #-40]	; 0xffffffd8
   37b50:	ldrd	r0, [sp, #8]
   37b54:	cmp	r0, r2
   37b58:	sbcs	ip, r1, r3
   37b5c:	blt	37fa8 <fputs@plt+0x26e34>
   37b60:	cmp	r2, r0
   37b64:	sbcs	r3, r3, r1
   37b68:	bge	37cc0 <fputs@plt+0x26b4c>
   37b6c:	mov	r0, #1
   37b70:	b	37f70 <fputs@plt+0x26dfc>
   37b74:	ldrsb	r1, [r8, r5]
   37b78:	ldrb	r3, [r2, #1]
   37b7c:	orr	r3, r3, r1, lsl #8
   37b80:	mov	r0, r3
   37b84:	asr	r1, r3, #31
   37b88:	strd	r0, [sp, #8]
   37b8c:	b	37b4c <fputs@plt+0x269d8>
   37b90:	ldrb	r1, [r2, #1]
   37b94:	ldrb	r3, [r2, #2]
   37b98:	orr	r3, r3, r1, lsl #8
   37b9c:	ldrsb	r2, [r8, r5]
   37ba0:	orr	r3, r3, r2, lsl #16
   37ba4:	mov	r0, r3
   37ba8:	asr	r1, r3, #31
   37bac:	strd	r0, [sp, #8]
   37bb0:	b	37b4c <fputs@plt+0x269d8>
   37bb4:	ldrb	r1, [r8, r5]
   37bb8:	ldrb	r3, [r2, #3]
   37bbc:	orr	r3, r3, r1, lsl #24
   37bc0:	ldrb	r1, [r2, #1]
   37bc4:	orr	r3, r3, r1, lsl #16
   37bc8:	ldrb	r2, [r2, #2]
   37bcc:	orr	r3, r3, r2, lsl #8
   37bd0:	mov	r0, r3
   37bd4:	asr	r1, r3, #31
   37bd8:	strd	r0, [sp, #8]
   37bdc:	b	37b4c <fputs@plt+0x269d8>
   37be0:	ldrb	r1, [r2, #2]
   37be4:	ldrb	r3, [r2, #5]
   37be8:	orr	r3, r3, r1, lsl #24
   37bec:	ldrb	r1, [r2, #3]
   37bf0:	orr	r3, r3, r1, lsl #16
   37bf4:	ldrb	r1, [r2, #4]
   37bf8:	orr	r3, r3, r1, lsl #8
   37bfc:	ldrsb	ip, [r8, r5]
   37c00:	ldrb	r2, [r2, #1]
   37c04:	mov	r0, #0
   37c08:	orr	r1, r2, ip, lsl #8
   37c0c:	adds	sl, r0, r3
   37c10:	adc	fp, r1, #0
   37c14:	strd	sl, [sp, #8]
   37c18:	b	37b4c <fputs@plt+0x269d8>
   37c1c:	ldrb	r1, [r8, r5]
   37c20:	ldrb	r3, [r2, #3]
   37c24:	orr	r3, r3, r1, lsl #24
   37c28:	ldrb	r1, [r2, #1]
   37c2c:	orr	r3, r3, r1, lsl #16
   37c30:	ldrb	r0, [r2, #2]
   37c34:	ldrb	ip, [r2, #4]
   37c38:	ldrb	r1, [r2, #7]
   37c3c:	orr	r1, r1, ip, lsl #24
   37c40:	ldrb	ip, [r2, #5]
   37c44:	orr	r1, r1, ip, lsl #16
   37c48:	ldrb	r2, [r2, #6]
   37c4c:	orr	r2, r1, r2, lsl #8
   37c50:	str	r2, [sp, #8]
   37c54:	orr	r3, r3, r0, lsl #8
   37c58:	str	r3, [sp, #12]
   37c5c:	b	37b4c <fputs@plt+0x269d8>
   37c60:	sub	r3, r3, #8
   37c64:	mov	r0, r3
   37c68:	mov	r1, #0
   37c6c:	strd	r0, [sp, #8]
   37c70:	b	37b4c <fputs@plt+0x269d8>
   37c74:	tst	r3, #8
   37c78:	beq	37dcc <fputs@plt+0x26c58>
   37c7c:	ldrb	r1, [r8, r6]
   37c80:	str	r1, [sp, #28]
   37c84:	cmp	r1, #9
   37c88:	bhi	37fb0 <fputs@plt+0x26e3c>
   37c8c:	cmp	r1, #0
   37c90:	beq	37fb8 <fputs@plt+0x26e44>
   37c94:	add	r2, sp, #32
   37c98:	add	r0, r8, r5
   37c9c:	bl	1dd64 <fputs@plt+0xcbf0>
   37ca0:	ldr	r3, [sp, #28]
   37ca4:	cmp	r3, #7
   37ca8:	beq	37d9c <fputs@plt+0x26c28>
   37cac:	vldr	d0, [r4, #-40]	; 0xffffffd8
   37cb0:	ldrd	r0, [sp, #32]
   37cb4:	bl	17bc4 <fputs@plt+0x6a50>
   37cb8:	cmp	r0, #0
   37cbc:	bne	37f70 <fputs@plt+0x26dfc>
   37cc0:	add	sl, r7, #1
   37cc4:	ldr	r9, [sp, #28]
   37cc8:	mov	r0, r9
   37ccc:	bl	17b0c <fputs@plt+0x6998>
   37cd0:	add	r5, r5, r0
   37cd4:	lsr	r2, r9, #7
   37cd8:	mov	r3, #0
   37cdc:	orrs	r1, r2, r3
   37ce0:	beq	37ff0 <fputs@plt+0x26e7c>
   37ce4:	mov	r0, #1
   37ce8:	add	r0, r0, #1
   37cec:	lsr	r1, r2, #7
   37cf0:	orr	r1, r1, r3, lsl #25
   37cf4:	lsr	ip, r3, #7
   37cf8:	mov	r2, r1
   37cfc:	mov	r3, ip
   37d00:	orrs	r1, r2, r3
   37d04:	bne	37ce8 <fputs@plt+0x26b74>
   37d08:	add	r6, r6, r0
   37d0c:	ldr	r3, [sp, #76]	; 0x4c
   37d10:	cmp	r3, r6
   37d14:	bls	37ff8 <fputs@plt+0x26e84>
   37d18:	ldr	r3, [sp, #4]
   37d1c:	ldrh	r3, [r3, #8]
   37d20:	cmp	r3, sl
   37d24:	ble	37ff8 <fputs@plt+0x26e84>
   37d28:	add	r7, r7, #1
   37d2c:	add	r4, r4, #40	; 0x28
   37d30:	ldr	r3, [sp]
   37d34:	cmp	r3, r5
   37d38:	bcc	37ff8 <fputs@plt+0x26e84>
   37d3c:	sub	fp, r4, #40	; 0x28
   37d40:	mov	r9, r4
   37d44:	ldrh	r3, [r4, #-32]	; 0xffffffe0
   37d48:	tst	r3, #4
   37d4c:	beq	37c74 <fputs@plt+0x26b00>
   37d50:	ldrb	r3, [r8, r6]
   37d54:	str	r3, [sp, #28]
   37d58:	cmp	r3, #9
   37d5c:	bhi	37f6c <fputs@plt+0x26df8>
   37d60:	cmp	r3, #0
   37d64:	beq	37fa0 <fputs@plt+0x26e2c>
   37d68:	cmp	r3, #7
   37d6c:	beq	37b1c <fputs@plt+0x269a8>
   37d70:	add	r2, r8, r5
   37d74:	cmp	r3, #6
   37d78:	ldrls	pc, [pc, r3, lsl #2]
   37d7c:	b	37c60 <fputs@plt+0x26aec>
   37d80:	andeq	r7, r3, r0, asr #22
   37d84:	andeq	r7, r3, r0, asr #22
   37d88:	andeq	r7, r3, r4, ror fp
   37d8c:	muleq	r3, r0, fp
   37d90:			; <UNDEFINED> instruction: 0x00037bb4
   37d94:	andeq	r7, r3, r0, ror #23
   37d98:	andeq	r7, r3, ip, lsl ip
   37d9c:	vldr	d6, [sp, #32]
   37da0:	vldr	d7, [r4, #-40]	; 0xffffffd8
   37da4:	vcmpe.f64	d6, d7
   37da8:	vmrs	APSR_nzcv, fpscr
   37dac:	bmi	37fc0 <fputs@plt+0x26e4c>
   37db0:	bgt	37fc8 <fputs@plt+0x26e54>
   37db4:	add	sl, r7, #1
   37db8:	mov	r0, #7
   37dbc:	bl	17b0c <fputs@plt+0x6998>
   37dc0:	add	r5, r5, r0
   37dc4:	mov	r0, #1
   37dc8:	b	37d08 <fputs@plt+0x26b94>
   37dcc:	tst	r3, #2
   37dd0:	beq	37ebc <fputs@plt+0x26d48>
   37dd4:	add	r0, r8, r6
   37dd8:	ldrb	r3, [r8, r6]
   37ddc:	tst	r3, #128	; 0x80
   37de0:	streq	r3, [sp, #28]
   37de4:	bne	37e68 <fputs@plt+0x26cf4>
   37de8:	ldr	sl, [sp, #28]
   37dec:	cmp	sl, #11
   37df0:	bls	37fd0 <fputs@plt+0x26e5c>
   37df4:	tst	sl, #1
   37df8:	beq	37fd8 <fputs@plt+0x26e64>
   37dfc:	sub	sl, sl, #12
   37e00:	lsr	sl, sl, #1
   37e04:	str	sl, [sp, #44]	; 0x2c
   37e08:	add	r3, sl, r5
   37e0c:	ldr	r2, [sp]
   37e10:	cmp	r3, r2
   37e14:	bhi	37e74 <fputs@plt+0x26d00>
   37e18:	ldr	r2, [sp, #20]
   37e1c:	ldr	r3, [r2, r7, lsl #2]
   37e20:	cmp	r3, #0
   37e24:	beq	37e90 <fputs@plt+0x26d1c>
   37e28:	ldr	r1, [sp, #16]
   37e2c:	ldrb	r3, [r1, #4]
   37e30:	strb	r3, [sp, #42]	; 0x2a
   37e34:	ldr	r3, [r1, #12]
   37e38:	str	r3, [sp, #64]	; 0x40
   37e3c:	mov	r3, #2
   37e40:	strh	r3, [sp, #40]	; 0x28
   37e44:	add	r3, r8, r5
   37e48:	str	r3, [sp, #48]	; 0x30
   37e4c:	ldr	r3, [sp, #4]
   37e50:	add	r3, r3, #11
   37e54:	ldr	r2, [r2, r7, lsl #2]
   37e58:	mov	r1, fp
   37e5c:	add	r0, sp, #32
   37e60:	bl	33b34 <fputs@plt+0x229c0>
   37e64:	b	37cb8 <fputs@plt+0x26b44>
   37e68:	add	r1, sp, #28
   37e6c:	bl	152c4 <fputs@plt+0x4150>
   37e70:	b	37de8 <fputs@plt+0x26c74>
   37e74:	ldr	fp, [sp, #4]
   37e78:	movw	r0, #6480	; 0x1950
   37e7c:	movt	r0, #1
   37e80:	bl	3693c <fputs@plt+0x257c8>
   37e84:	strb	r0, [fp, #11]
   37e88:	mov	r0, #0
   37e8c:	b	37f84 <fputs@plt+0x26e10>
   37e90:	ldr	fp, [r9, #-28]	; 0xffffffe4
   37e94:	cmp	sl, fp
   37e98:	movlt	r2, sl
   37e9c:	movge	r2, fp
   37ea0:	ldr	r1, [r9, #-24]	; 0xffffffe8
   37ea4:	add	r0, r8, r5
   37ea8:	bl	10ea4 <memcmp@plt>
   37eac:	cmp	r0, #0
   37eb0:	bne	37f70 <fputs@plt+0x26dfc>
   37eb4:	sub	r0, sl, fp
   37eb8:	b	37cb8 <fputs@plt+0x26b44>
   37ebc:	tst	r3, #16
   37ec0:	beq	37f58 <fputs@plt+0x26de4>
   37ec4:	add	r0, r8, r6
   37ec8:	ldrb	r3, [r8, r6]
   37ecc:	tst	r3, #128	; 0x80
   37ed0:	streq	r3, [sp, #28]
   37ed4:	bne	37f30 <fputs@plt+0x26dbc>
   37ed8:	ldr	sl, [sp, #28]
   37edc:	cmp	sl, #11
   37ee0:	bls	37fe0 <fputs@plt+0x26e6c>
   37ee4:	tst	sl, #1
   37ee8:	bne	37fe8 <fputs@plt+0x26e74>
   37eec:	sub	sl, sl, #12
   37ef0:	lsr	sl, sl, #1
   37ef4:	add	r3, sl, r5
   37ef8:	ldr	r2, [sp]
   37efc:	cmp	r3, r2
   37f00:	bhi	37f3c <fputs@plt+0x26dc8>
   37f04:	ldr	fp, [r9, #-28]	; 0xffffffe4
   37f08:	cmp	fp, sl
   37f0c:	movlt	r2, fp
   37f10:	movge	r2, sl
   37f14:	ldr	r1, [r9, #-24]	; 0xffffffe8
   37f18:	add	r0, r8, r5
   37f1c:	bl	10ea4 <memcmp@plt>
   37f20:	cmp	r0, #0
   37f24:	bne	37f70 <fputs@plt+0x26dfc>
   37f28:	sub	r0, sl, fp
   37f2c:	b	37cb8 <fputs@plt+0x26b44>
   37f30:	add	r1, sp, #28
   37f34:	bl	152c4 <fputs@plt+0x4150>
   37f38:	b	37ed8 <fputs@plt+0x26d64>
   37f3c:	ldr	fp, [sp, #4]
   37f40:	movw	r0, #6509	; 0x196d
   37f44:	movt	r0, #1
   37f48:	bl	3693c <fputs@plt+0x257c8>
   37f4c:	strb	r0, [fp, #11]
   37f50:	mov	r0, #0
   37f54:	b	37f84 <fputs@plt+0x26e10>
   37f58:	ldrb	r0, [r8, r6]
   37f5c:	str	r0, [sp, #28]
   37f60:	adds	r0, r0, #0
   37f64:	movne	r0, #1
   37f68:	b	37cb8 <fputs@plt+0x26b44>
   37f6c:	mov	r0, #1
   37f70:	ldr	r3, [sp, #16]
   37f74:	ldr	r3, [r3, #16]
   37f78:	ldrb	r3, [r3, r7]
   37f7c:	cmp	r3, #0
   37f80:	rsbne	r0, r0, #0
   37f84:	add	sp, sp, #84	; 0x54
   37f88:	ldrd	r4, [sp]
   37f8c:	ldrd	r6, [sp, #8]
   37f90:	ldrd	r8, [sp, #16]
   37f94:	ldrd	sl, [sp, #24]
   37f98:	add	sp, sp, #32
   37f9c:	pop	{pc}		; (ldr pc, [sp], #4)
   37fa0:	mvn	r0, #0
   37fa4:	b	37f70 <fputs@plt+0x26dfc>
   37fa8:	mvn	r0, #0
   37fac:	b	37f70 <fputs@plt+0x26dfc>
   37fb0:	mov	r0, #1
   37fb4:	b	37f70 <fputs@plt+0x26dfc>
   37fb8:	mvn	r0, #0
   37fbc:	b	37f70 <fputs@plt+0x26dfc>
   37fc0:	mvn	r0, #0
   37fc4:	b	37f70 <fputs@plt+0x26dfc>
   37fc8:	mov	r0, #1
   37fcc:	b	37f70 <fputs@plt+0x26dfc>
   37fd0:	mvn	r0, #0
   37fd4:	b	37f70 <fputs@plt+0x26dfc>
   37fd8:	mov	r0, #1
   37fdc:	b	37f70 <fputs@plt+0x26dfc>
   37fe0:	mvn	r0, #0
   37fe4:	b	37f70 <fputs@plt+0x26dfc>
   37fe8:	mvn	r0, #0
   37fec:	b	37f70 <fputs@plt+0x26dfc>
   37ff0:	mov	r0, #1
   37ff4:	b	37d08 <fputs@plt+0x26b94>
   37ff8:	ldr	fp, [sp, #4]
   37ffc:	mov	r3, #1
   38000:	strb	r3, [fp, #14]
   38004:	ldrsb	r0, [fp, #10]
   38008:	b	37f84 <fputs@plt+0x26e10>
   3800c:	str	r4, [sp, #-8]!
   38010:	str	lr, [sp, #4]
   38014:	mov	r3, #0
   38018:	bl	37a38 <fputs@plt+0x268c4>
   3801c:	ldr	r4, [sp]
   38020:	add	sp, sp, #4
   38024:	pop	{pc}		; (ldr pc, [sp], #4)
   38028:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3802c:	strd	r6, [sp, #8]
   38030:	str	r8, [sp, #16]
   38034:	str	lr, [sp, #20]
   38038:	mov	r7, r2
   3803c:	mov	r6, r3
   38040:	ldr	r4, [r0, #12]
   38044:	ldr	r3, [r1]
   38048:	cmp	r3, #0
   3804c:	beq	38074 <fputs@plt+0x26f00>
   38050:	mov	r2, r4
   38054:	mov	r1, r7
   38058:	mov	r0, r6
   3805c:	bl	3800c <fputs@plt+0x26e98>
   38060:	ldrd	r4, [sp]
   38064:	ldrd	r6, [sp, #8]
   38068:	ldr	r8, [sp, #16]
   3806c:	add	sp, sp, #20
   38070:	pop	{pc}		; (ldr pc, [sp], #4)
   38074:	mov	r5, r1
   38078:	ldr	r0, [r0, #8]
   3807c:	mov	r3, r4
   38080:	ldr	r2, [sp, #24]
   38084:	ldr	r1, [sp, #28]
   38088:	ldr	r0, [r0, #28]
   3808c:	bl	1df04 <fputs@plt+0xcd90>
   38090:	mov	r3, #1
   38094:	str	r3, [r5]
   38098:	b	38050 <fputs@plt+0x26edc>
   3809c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   380a0:	strd	r6, [sp, #8]
   380a4:	strd	r8, [sp, #16]
   380a8:	str	sl, [sp, #24]
   380ac:	str	lr, [sp, #28]
   380b0:	ldrb	r3, [r1]
   380b4:	and	r3, r3, #63	; 0x3f
   380b8:	add	lr, r1, r3
   380bc:	ldrb	ip, [r1, #1]
   380c0:	cmp	ip, #9
   380c4:	ldrls	pc, [pc, ip, lsl #2]
   380c8:	b	381e8 <fputs@plt+0x27074>
   380cc:	andeq	r8, r3, r0, ror #3
   380d0:	andeq	r8, r3, r0, lsl #2
   380d4:	andeq	r8, r3, ip, lsl #2
   380d8:	andeq	r8, r3, r4, lsr #2
   380dc:	andeq	r8, r3, r4, asr #2
   380e0:	andeq	r8, r3, ip, ror #2
   380e4:	andeq	r8, r3, r4, lsr #3
   380e8:	andeq	r8, r3, r0, ror #3
   380ec:	strdeq	r8, [r3], -r0
   380f0:	strdeq	r8, [r3], -r4
   380f4:	mov	r8, #1
   380f8:	mov	r9, #0
   380fc:	b	381f8 <fputs@plt+0x27084>
   38100:	ldrsb	r8, [r1, r3]
   38104:	asr	r9, r8, #31
   38108:	b	381f8 <fputs@plt+0x27084>
   3810c:	ldrsb	r3, [r1, r3]
   38110:	ldrb	r6, [lr, #1]
   38114:	orr	r6, r6, r3, lsl #8
   38118:	mov	r8, r6
   3811c:	asr	r9, r6, #31
   38120:	b	381f8 <fputs@plt+0x27084>
   38124:	ldrb	ip, [lr, #1]
   38128:	ldrb	r6, [lr, #2]
   3812c:	orr	r6, r6, ip, lsl #8
   38130:	ldrsb	r3, [r1, r3]
   38134:	orr	r6, r6, r3, lsl #16
   38138:	mov	r8, r6
   3813c:	asr	r9, r6, #31
   38140:	b	381f8 <fputs@plt+0x27084>
   38144:	ldrb	r3, [r1, r3]
   38148:	ldrb	r6, [lr, #3]
   3814c:	orr	r6, r6, r3, lsl #24
   38150:	ldrb	r3, [lr, #1]
   38154:	orr	r6, r6, r3, lsl #16
   38158:	ldrb	r3, [lr, #2]
   3815c:	orr	r6, r6, r3, lsl #8
   38160:	mov	r8, r6
   38164:	asr	r9, r6, #31
   38168:	b	381f8 <fputs@plt+0x27084>
   3816c:	ldrb	r4, [lr, #2]
   38170:	ldrb	ip, [lr, #5]
   38174:	orr	ip, ip, r4, lsl #24
   38178:	ldrb	r4, [lr, #3]
   3817c:	orr	ip, ip, r4, lsl #16
   38180:	ldrb	r4, [lr, #4]
   38184:	orr	ip, ip, r4, lsl #8
   38188:	ldrsb	r4, [r1, r3]
   3818c:	ldrb	r3, [lr, #1]
   38190:	mov	r6, #0
   38194:	orr	r7, r3, r4, lsl #8
   38198:	adds	r8, r6, ip
   3819c:	adc	r9, r7, #0
   381a0:	b	381f8 <fputs@plt+0x27084>
   381a4:	ldrb	ip, [r1, r3]
   381a8:	ldrb	r3, [lr, #3]
   381ac:	orr	r3, r3, ip, lsl #24
   381b0:	ldrb	ip, [lr, #1]
   381b4:	orr	r3, r3, ip, lsl #16
   381b8:	ldrb	r4, [lr, #2]
   381bc:	ldrb	r5, [lr, #4]
   381c0:	ldrb	ip, [lr, #7]
   381c4:	orr	ip, ip, r5, lsl #24
   381c8:	ldrb	r5, [lr, #5]
   381cc:	orr	ip, ip, r5, lsl #16
   381d0:	ldrb	lr, [lr, #6]
   381d4:	orr	r8, ip, lr, lsl #8
   381d8:	orr	r9, r3, r4, lsl #8
   381dc:	b	381f8 <fputs@plt+0x27084>
   381e0:	bl	3800c <fputs@plt+0x26e98>
   381e4:	b	38210 <fputs@plt+0x2709c>
   381e8:	bl	3800c <fputs@plt+0x26e98>
   381ec:	b	38210 <fputs@plt+0x2709c>
   381f0:	mov	r8, #0
   381f4:	mov	r9, #0
   381f8:	ldr	r3, [r2, #4]
   381fc:	ldrd	r4, [r3]
   38200:	cmp	r8, r4
   38204:	sbcs	r3, r9, r5
   38208:	bge	38228 <fputs@plt+0x270b4>
   3820c:	ldrsb	r0, [r2, #12]
   38210:	ldrd	r4, [sp]
   38214:	ldrd	r6, [sp, #8]
   38218:	ldrd	r8, [sp, #16]
   3821c:	ldr	sl, [sp, #24]
   38220:	add	sp, sp, #28
   38224:	pop	{pc}		; (ldr pc, [sp], #4)
   38228:	cmp	r4, r8
   3822c:	sbcs	r3, r5, r9
   38230:	bge	3823c <fputs@plt+0x270c8>
   38234:	ldrsb	r0, [r2, #13]
   38238:	b	38210 <fputs@plt+0x2709c>
   3823c:	ldrh	r3, [r2, #8]
   38240:	cmp	r3, #1
   38244:	bhi	38258 <fputs@plt+0x270e4>
   38248:	ldrsb	r0, [r2, #10]
   3824c:	mov	r3, #1
   38250:	strb	r3, [r2, #14]
   38254:	b	38210 <fputs@plt+0x2709c>
   38258:	mov	r3, #1
   3825c:	bl	37a38 <fputs@plt+0x268c4>
   38260:	b	38210 <fputs@plt+0x2709c>
   38264:	strd	r4, [sp, #-36]!	; 0xffffffdc
   38268:	strd	r6, [sp, #8]
   3826c:	strd	r8, [sp, #16]
   38270:	strd	sl, [sp, #24]
   38274:	str	lr, [sp, #32]
   38278:	sub	sp, sp, #20
   3827c:	mov	sl, r0
   38280:	mov	fp, r1
   38284:	mov	r5, r2
   38288:	str	r3, [sp, #4]
   3828c:	ldr	r6, [sp, #56]	; 0x38
   38290:	ldrb	r8, [r2]
   38294:	add	r8, r2, r8
   38298:	ldrb	r9, [r6]
   3829c:	add	r9, r6, r9
   382a0:	ldrb	r3, [r2, #1]
   382a4:	tst	r3, #128	; 0x80
   382a8:	streq	r3, [sp, #12]
   382ac:	bne	38350 <fputs@plt+0x271dc>
   382b0:	ldr	r3, [sp, #12]
   382b4:	sub	r3, r3, #13
   382b8:	add	r3, r3, r3, lsr #31
   382bc:	asr	r3, r3, #1
   382c0:	str	r3, [sp, #12]
   382c4:	ldrb	r3, [r6, #1]
   382c8:	tst	r3, #128	; 0x80
   382cc:	streq	r3, [sp, #8]
   382d0:	bne	38360 <fputs@plt+0x271ec>
   382d4:	ldr	r4, [sp, #8]
   382d8:	sub	r4, r4, #13
   382dc:	add	r4, r4, r4, lsr #31
   382e0:	asr	r4, r4, #1
   382e4:	str	r4, [sp, #8]
   382e8:	ldr	r7, [sp, #12]
   382ec:	cmp	r4, r7
   382f0:	movlt	r2, r4
   382f4:	movge	r2, r7
   382f8:	mov	r1, r9
   382fc:	mov	r0, r8
   38300:	bl	10ea4 <memcmp@plt>
   38304:	cmp	r0, #0
   38308:	bne	38390 <fputs@plt+0x2721c>
   3830c:	subs	r0, r7, r4
   38310:	bne	38390 <fputs@plt+0x2721c>
   38314:	ldr	r3, [sl, #8]
   38318:	ldr	ip, [r3, #28]
   3831c:	ldrh	r3, [ip, #6]
   38320:	cmp	r3, #1
   38324:	bls	383a8 <fputs@plt+0x27234>
   38328:	ldr	r4, [sl, #12]
   3832c:	ldr	r3, [fp]
   38330:	cmp	r3, #0
   38334:	beq	38370 <fputs@plt+0x271fc>
   38338:	mov	r3, #1
   3833c:	mov	r2, r4
   38340:	mov	r1, r5
   38344:	ldr	r0, [sp, #4]
   38348:	bl	37a38 <fputs@plt+0x268c4>
   3834c:	b	383a8 <fputs@plt+0x27234>
   38350:	add	r1, sp, #12
   38354:	add	r0, r2, #1
   38358:	bl	152c4 <fputs@plt+0x4150>
   3835c:	b	382b0 <fputs@plt+0x2713c>
   38360:	add	r1, sp, #8
   38364:	add	r0, r6, #1
   38368:	bl	152c4 <fputs@plt+0x4150>
   3836c:	b	382d4 <fputs@plt+0x27160>
   38370:	mov	r3, r4
   38374:	mov	r2, r6
   38378:	ldr	r1, [sp, #60]	; 0x3c
   3837c:	mov	r0, ip
   38380:	bl	1df04 <fputs@plt+0xcd90>
   38384:	mov	r3, #1
   38388:	str	r3, [fp]
   3838c:	b	38338 <fputs@plt+0x271c4>
   38390:	ldr	r3, [sl, #8]
   38394:	ldr	r3, [r3, #28]
   38398:	ldr	r3, [r3, #16]
   3839c:	ldrb	r3, [r3]
   383a0:	cmp	r3, #0
   383a4:	rsbne	r0, r0, #0
   383a8:	add	sp, sp, #20
   383ac:	ldrd	r4, [sp]
   383b0:	ldrd	r6, [sp, #8]
   383b4:	ldrd	r8, [sp, #16]
   383b8:	ldrd	sl, [sp, #24]
   383bc:	add	sp, sp, #32
   383c0:	pop	{pc}		; (ldr pc, [sp], #4)
   383c4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   383c8:	strd	r6, [sp, #8]
   383cc:	strd	r8, [sp, #16]
   383d0:	str	sl, [sp, #24]
   383d4:	str	lr, [sp, #28]
   383d8:	mov	r6, r0
   383dc:	ldr	r5, [sp, #32]
   383e0:	ldrb	lr, [r2, #1]
   383e4:	ldrb	ip, [r5, #1]
   383e8:	cmp	lr, #7
   383ec:	cmpgt	ip, #7
   383f0:	ble	38448 <fputs@plt+0x272d4>
   383f4:	subs	r0, lr, ip
   383f8:	bne	384fc <fputs@plt+0x27388>
   383fc:	ldr	r0, [r6, #8]
   38400:	ldr	r0, [r0, #28]
   38404:	ldrh	ip, [r0, #6]
   38408:	cmp	ip, #1
   3840c:	movls	r0, #0
   38410:	bls	38514 <fputs@plt+0x273a0>
   38414:	mov	r8, r3
   38418:	mov	r9, r2
   3841c:	mov	r7, r1
   38420:	ldr	r4, [r6, #12]
   38424:	ldr	r3, [r1]
   38428:	cmp	r3, #0
   3842c:	beq	38540 <fputs@plt+0x273cc>
   38430:	mov	r3, #1
   38434:	mov	r2, r4
   38438:	mov	r1, r9
   3843c:	mov	r0, r8
   38440:	bl	37a38 <fputs@plt+0x268c4>
   38444:	b	38514 <fputs@plt+0x273a0>
   38448:	ldrb	r4, [r2]
   3844c:	add	r8, r2, r4
   38450:	ldrb	r9, [r5]
   38454:	add	r7, r5, r9
   38458:	cmp	lr, ip
   3845c:	beq	38480 <fputs@plt+0x2730c>
   38460:	cmp	ip, #7
   38464:	bgt	384ec <fputs@plt+0x27378>
   38468:	cmp	lr, #7
   3846c:	bgt	3852c <fputs@plt+0x273b8>
   38470:	sub	r0, lr, ip
   38474:	cmp	r0, #0
   38478:	bgt	384f0 <fputs@plt+0x2737c>
   3847c:	b	38530 <fputs@plt+0x273bc>
   38480:	ldrb	r0, [r2, r4]
   38484:	ldrb	r4, [r5, r9]
   38488:	eor	ip, r0, r4
   3848c:	tst	ip, #128	; 0x80
   38490:	bne	384d8 <fputs@plt+0x27364>
   38494:	movw	ip, #32968	; 0x80c8
   38498:	movt	ip, #8
   3849c:	add	lr, ip, lr
   384a0:	ldrb	lr, [lr, #3500]	; 0xdac
   384a4:	cmp	lr, #0
   384a8:	beq	383fc <fputs@plt+0x27288>
   384ac:	subs	r0, r0, r4
   384b0:	bne	384fc <fputs@plt+0x27388>
   384b4:	add	ip, r8, #1
   384b8:	add	r8, r8, lr
   384bc:	cmp	r8, ip
   384c0:	beq	383fc <fputs@plt+0x27288>
   384c4:	ldrb	r4, [ip], #1
   384c8:	ldrb	lr, [r7, #1]!
   384cc:	subs	r0, r4, lr
   384d0:	beq	384bc <fputs@plt+0x27348>
   384d4:	b	384fc <fputs@plt+0x27388>
   384d8:	sxtb	r0, r0
   384dc:	cmp	r0, #0
   384e0:	movge	r0, #1
   384e4:	mvnlt	r0, #0
   384e8:	b	384fc <fputs@plt+0x27388>
   384ec:	mov	r0, #1
   384f0:	ldrsb	r3, [r2, r4]
   384f4:	cmp	r3, #0
   384f8:	mvnlt	r0, #0
   384fc:	ldr	r3, [r6, #8]
   38500:	ldr	r3, [r3, #28]
   38504:	ldr	r3, [r3, #16]
   38508:	ldrb	r3, [r3]
   3850c:	cmp	r3, #0
   38510:	rsbne	r0, r0, #0
   38514:	ldrd	r4, [sp]
   38518:	ldrd	r6, [sp, #8]
   3851c:	ldrd	r8, [sp, #16]
   38520:	ldr	sl, [sp, #24]
   38524:	add	sp, sp, #28
   38528:	pop	{pc}		; (ldr pc, [sp], #4)
   3852c:	mvn	r0, #0
   38530:	ldrsb	r3, [r5, r9]
   38534:	cmp	r3, #0
   38538:	movlt	r0, #1
   3853c:	b	384fc <fputs@plt+0x27388>
   38540:	mov	r3, r4
   38544:	mov	r2, r5
   38548:	ldr	r1, [sp, #36]	; 0x24
   3854c:	bl	1df04 <fputs@plt+0xcd90>
   38550:	mov	r3, #1
   38554:	str	r3, [r7]
   38558:	b	38430 <fputs@plt+0x272bc>
   3855c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   38560:	strd	r6, [sp, #8]
   38564:	str	r8, [sp, #16]
   38568:	str	lr, [sp, #20]
   3856c:	sub	sp, sp, #8
   38570:	mov	r7, r0
   38574:	mov	r5, r1
   38578:	mov	r6, r2
   3857c:	ldrb	r3, [r1, #1]
   38580:	tst	r3, #128	; 0x80
   38584:	streq	r3, [sp, #4]
   38588:	bne	385b4 <fputs@plt+0x27440>
   3858c:	ldr	r3, [sp, #4]
   38590:	cmp	r3, #11
   38594:	bgt	385c4 <fputs@plt+0x27450>
   38598:	ldrsb	r0, [r6, #12]
   3859c:	add	sp, sp, #8
   385a0:	ldrd	r4, [sp]
   385a4:	ldrd	r6, [sp, #8]
   385a8:	ldr	r8, [sp, #16]
   385ac:	add	sp, sp, #20
   385b0:	pop	{pc}		; (ldr pc, [sp], #4)
   385b4:	add	r1, sp, #4
   385b8:	add	r0, r5, #1
   385bc:	bl	152c4 <fputs@plt+0x4150>
   385c0:	b	3858c <fputs@plt+0x27418>
   385c4:	tst	r3, #1
   385c8:	bne	385d4 <fputs@plt+0x27460>
   385cc:	ldrsb	r0, [r6, #13]
   385d0:	b	3859c <fputs@plt+0x27428>
   385d4:	ldrb	r0, [r5]
   385d8:	sub	r3, r3, #12
   385dc:	add	r3, r3, r3, lsr #31
   385e0:	asr	r4, r3, #1
   385e4:	add	r3, r0, r4
   385e8:	cmp	r3, r7
   385ec:	bgt	3863c <fputs@plt+0x274c8>
   385f0:	ldr	r3, [r6, #4]
   385f4:	ldr	r8, [r3, #12]
   385f8:	cmp	r8, r4
   385fc:	movlt	r2, r8
   38600:	movge	r2, r4
   38604:	ldr	r1, [r3, #16]
   38608:	add	r0, r5, r0
   3860c:	bl	10ea4 <memcmp@plt>
   38610:	cmp	r0, #0
   38614:	bne	3867c <fputs@plt+0x27508>
   38618:	subs	r4, r4, r8
   3861c:	bne	3866c <fputs@plt+0x274f8>
   38620:	ldrh	r3, [r6, #8]
   38624:	cmp	r3, #1
   38628:	bhi	38654 <fputs@plt+0x274e0>
   3862c:	ldrsb	r0, [r6, #10]
   38630:	mov	r3, #1
   38634:	strb	r3, [r6, #14]
   38638:	b	3859c <fputs@plt+0x27428>
   3863c:	movw	r0, #6687	; 0x1a1f
   38640:	movt	r0, #1
   38644:	bl	3693c <fputs@plt+0x257c8>
   38648:	strb	r0, [r6, #11]
   3864c:	mov	r0, #0
   38650:	b	3859c <fputs@plt+0x27428>
   38654:	mov	r3, #1
   38658:	mov	r2, r6
   3865c:	mov	r1, r5
   38660:	mov	r0, r7
   38664:	bl	37a38 <fputs@plt+0x268c4>
   38668:	b	3859c <fputs@plt+0x27428>
   3866c:	cmp	r4, #0
   38670:	ldrsbgt	r0, [r6, #13]
   38674:	ldrsble	r0, [r6, #12]
   38678:	b	3859c <fputs@plt+0x27428>
   3867c:	cmp	r0, #0
   38680:	ldrsbgt	r0, [r6, #13]
   38684:	ldrsble	r0, [r6, #12]
   38688:	b	3859c <fputs@plt+0x27428>
   3868c:	push	{lr}		; (str lr, [sp, #-4]!)
   38690:	sub	sp, sp, #12
   38694:	ldr	r3, [pc, #40]	; 386c4 <fputs@plt+0x27550>
   38698:	str	r3, [sp]
   3869c:	mov	r3, r0
   386a0:	movw	r2, #48740	; 0xbe64
   386a4:	movt	r2, #8
   386a8:	movw	r1, #48132	; 0xbc04
   386ac:	movt	r1, #8
   386b0:	mov	r0, #14
   386b4:	bl	34ee0 <fputs@plt+0x23d6c>
   386b8:	mov	r0, #14
   386bc:	add	sp, sp, #12
   386c0:	pop	{pc}		; (ldr pc, [sp], #4)
   386c4:	strdeq	fp, [r8], -r4
   386c8:	str	r4, [sp, #-8]!
   386cc:	str	lr, [sp, #4]
   386d0:	sub	sp, sp, #520	; 0x208
   386d4:	mov	r4, r1
   386d8:	mov	r3, r0
   386dc:	movw	r2, #48244	; 0xbc74
   386e0:	movt	r2, #8
   386e4:	add	r1, sp, #4
   386e8:	mov	r0, #512	; 0x200
   386ec:	bl	319a0 <fputs@plt+0x2082c>
   386f0:	add	r0, sp, #4
   386f4:	bl	10fb8 <strlen@plt>
   386f8:	cmp	r0, #0
   386fc:	ble	3879c <fputs@plt+0x27628>
   38700:	mov	r3, r0
   38704:	add	r2, sp, #520	; 0x208
   38708:	add	r2, r2, r0
   3870c:	ldrb	r2, [r2, #-516]	; 0xfffffdfc
   38710:	cmp	r2, #47	; 0x2f
   38714:	beq	3873c <fputs@plt+0x275c8>
   38718:	add	r2, sp, #520	; 0x208
   3871c:	add	r0, r2, r0
   38720:	sub	r0, r0, #516	; 0x204
   38724:	sub	r0, r0, #1
   38728:	subs	r3, r3, #1
   3872c:	beq	3879c <fputs@plt+0x27628>
   38730:	ldrb	r2, [r0], #-1
   38734:	cmp	r2, #47	; 0x2f
   38738:	bne	38728 <fputs@plt+0x275b4>
   3873c:	add	r2, sp, #520	; 0x208
   38740:	add	r3, r2, r3
   38744:	mov	r2, #0
   38748:	strb	r2, [r3, #-516]	; 0xfffffdfc
   3874c:	mov	r2, #0
   38750:	mov	r1, r2
   38754:	add	r0, sp, #4
   38758:	bl	352d0 <fputs@plt+0x2415c>
   3875c:	str	r0, [r4]
   38760:	cmp	r0, #0
   38764:	movge	r0, #0
   38768:	blt	3877c <fputs@plt+0x27608>
   3876c:	add	sp, sp, #520	; 0x208
   38770:	ldr	r4, [sp]
   38774:	add	sp, sp, #4
   38778:	pop	{pc}		; (ldr pc, [sp], #4)
   3877c:	movw	r0, #31035	; 0x793b
   38780:	bl	3868c <fputs@plt+0x27518>
   38784:	movw	r3, #31035	; 0x793b
   38788:	add	r2, sp, #4
   3878c:	movw	r1, #48760	; 0xbe78
   38790:	movt	r1, #8
   38794:	bl	3540c <fputs@plt+0x24298>
   38798:	b	3876c <fputs@plt+0x275f8>
   3879c:	ldrb	r3, [sp, #4]
   387a0:	cmp	r3, #47	; 0x2f
   387a4:	movne	r3, #46	; 0x2e
   387a8:	strbne	r3, [sp, #4]
   387ac:	mov	r3, #0
   387b0:	strb	r3, [sp, #5]
   387b4:	b	3874c <fputs@plt+0x275d8>
   387b8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   387bc:	strd	r6, [sp, #8]
   387c0:	strd	r8, [sp, #16]
   387c4:	strd	sl, [sp, #24]
   387c8:	str	lr, [sp, #32]
   387cc:	sub	sp, sp, #124	; 0x7c
   387d0:	mov	r4, r1
   387d4:	mov	r9, r2
   387d8:	mov	r5, r3
   387dc:	mov	fp, #0
   387e0:	mov	sl, #1
   387e4:	movw	r7, #4408	; 0x1138
   387e8:	movt	r7, #10
   387ec:	movw	r3, #48244	; 0xbc74
   387f0:	movt	r3, #8
   387f4:	str	r3, [sp, #4]
   387f8:	movw	r3, #48796	; 0xbe9c
   387fc:	movt	r3, #8
   38800:	str	r3, [sp, #8]
   38804:	b	389f8 <fputs@plt+0x27884>
   38808:	bl	11168 <__errno_location@plt>
   3880c:	ldr	r3, [r0]
   38810:	cmp	r3, #2
   38814:	moveq	r0, #0
   38818:	beq	38838 <fputs@plt+0x276c4>
   3881c:	movw	r0, #33528	; 0x82f8
   38820:	bl	3868c <fputs@plt+0x27518>
   38824:	movw	r3, #33528	; 0x82f8
   38828:	mov	r2, r4
   3882c:	movw	r1, #48776	; 0xbe88
   38830:	movt	r1, #8
   38834:	bl	3540c <fputs@plt+0x24298>
   38838:	subs	r3, r4, r5
   3883c:	movne	r3, #1
   38840:	cmp	r0, #0
   38844:	movne	r3, #0
   38848:	cmp	r3, #0
   3884c:	beq	38ac8 <fputs@plt+0x27954>
   38850:	mov	r6, #0
   38854:	mov	r0, r4
   38858:	bl	1c2f8 <fputs@plt+0xb184>
   3885c:	mov	r8, r0
   38860:	ldrb	r3, [r4]
   38864:	cmp	r3, #47	; 0x2f
   38868:	beq	389cc <fputs@plt+0x27858>
   3886c:	ldr	r3, [r7, #312]	; 0x138
   38870:	sub	r1, r9, #2
   38874:	mov	r0, r5
   38878:	blx	r3
   3887c:	cmp	r0, #0
   38880:	beq	389b0 <fputs@plt+0x2783c>
   38884:	mov	r0, r5
   38888:	bl	1c2f8 <fputs@plt+0xb184>
   3888c:	add	ip, r0, #1
   38890:	mov	r3, #47	; 0x2f
   38894:	strb	r3, [r5, r0]
   38898:	add	r8, r8, ip
   3889c:	cmp	r9, r8
   388a0:	ble	389d4 <fputs@plt+0x27860>
   388a4:	mov	r3, r4
   388a8:	ldr	r2, [sp, #4]
   388ac:	add	r1, r5, ip
   388b0:	sub	r0, r9, ip
   388b4:	bl	319a0 <fputs@plt+0x2082c>
   388b8:	cmp	r6, #0
   388bc:	bne	389f4 <fputs@plt+0x27880>
   388c0:	mov	r8, r6
   388c4:	b	38aa0 <fputs@plt+0x2792c>
   388c8:	mov	r0, r9
   388cc:	bl	2b8dc <fputs@plt+0x1a768>
   388d0:	subs	fp, r0, #0
   388d4:	bne	38a34 <fputs@plt+0x278c0>
   388d8:	mov	r0, #7
   388dc:	b	389ec <fputs@plt+0x27878>
   388e0:	movw	r0, #33539	; 0x8303
   388e4:	bl	3868c <fputs@plt+0x27518>
   388e8:	cmp	r0, #0
   388ec:	bne	389ec <fputs@plt+0x27878>
   388f0:	b	38a34 <fputs@plt+0x278c0>
   388f4:	movw	r0, #33545	; 0x8309
   388f8:	bl	3868c <fputs@plt+0x27518>
   388fc:	movw	r3, #33545	; 0x8309
   38900:	mov	r2, r4
   38904:	movw	r1, #48784	; 0xbe90
   38908:	movt	r1, #8
   3890c:	bl	3540c <fputs@plt+0x24298>
   38910:	b	38a70 <fputs@plt+0x278fc>
   38914:	mov	r0, r4
   38918:	bl	1c2f8 <fputs@plt+0xb184>
   3891c:	subs	r8, r0, #0
   38920:	ble	3894c <fputs@plt+0x277d8>
   38924:	sub	r2, r8, #1
   38928:	add	r3, r4, r2
   3892c:	ldrb	r2, [r4, r2]
   38930:	cmp	r2, #47	; 0x2f
   38934:	beq	3894c <fputs@plt+0x277d8>
   38938:	subs	r8, r8, #1
   3893c:	beq	3894c <fputs@plt+0x277d8>
   38940:	ldrb	r2, [r3, #-1]!
   38944:	cmp	r2, #47	; 0x2f
   38948:	bne	38938 <fputs@plt+0x277c4>
   3894c:	ldr	r3, [sp]
   38950:	add	r3, r3, r8
   38954:	str	r3, [sp, #12]
   38958:	cmp	r3, r9
   3895c:	blt	38970 <fputs@plt+0x277fc>
   38960:	movw	r0, #33551	; 0x830f
   38964:	bl	3868c <fputs@plt+0x27518>
   38968:	mov	r6, r0
   3896c:	b	38a60 <fputs@plt+0x278ec>
   38970:	ldr	r3, [sp]
   38974:	add	r2, r3, #1
   38978:	mov	r1, fp
   3897c:	add	r0, fp, r8
   38980:	bl	110b4 <memmove@plt>
   38984:	mov	r2, r8
   38988:	mov	r1, r4
   3898c:	mov	r0, fp
   38990:	bl	10fdc <memcpy@plt>
   38994:	ldr	r3, [sp, #12]
   38998:	str	r3, [sp]
   3899c:	b	38a60 <fputs@plt+0x278ec>
   389a0:	cmp	r4, r5
   389a4:	bne	38854 <fputs@plt+0x276e0>
   389a8:	mov	r8, r6
   389ac:	b	38aa0 <fputs@plt+0x2792c>
   389b0:	movw	r0, #33471	; 0x82bf
   389b4:	bl	3868c <fputs@plt+0x27518>
   389b8:	movw	r3, #33471	; 0x82bf
   389bc:	mov	r2, r4
   389c0:	ldr	r1, [sp, #8]
   389c4:	bl	3540c <fputs@plt+0x24298>
   389c8:	b	389e4 <fputs@plt+0x27870>
   389cc:	mov	ip, #0
   389d0:	b	38898 <fputs@plt+0x27724>
   389d4:	mov	r3, #0
   389d8:	strb	r3, [r5, ip]
   389dc:	movw	r0, #33480	; 0x82c8
   389e0:	bl	3868c <fputs@plt+0x27518>
   389e4:	cmp	r6, #0
   389e8:	beq	38a94 <fputs@plt+0x27920>
   389ec:	cmp	r0, #0
   389f0:	bne	38a9c <fputs@plt+0x27928>
   389f4:	mov	r4, r5
   389f8:	ldr	r3, [r7, #600]	; 0x258
   389fc:	add	r1, sp, #16
   38a00:	mov	r0, r4
   38a04:	blx	r3
   38a08:	subs	r6, r0, #0
   38a0c:	bne	38808 <fputs@plt+0x27694>
   38a10:	ldr	r3, [sp, #32]
   38a14:	and	r3, r3, #61440	; 0xf000
   38a18:	cmp	r3, #40960	; 0xa000
   38a1c:	bne	389a0 <fputs@plt+0x2782c>
   38a20:	cmp	fp, #0
   38a24:	beq	388c8 <fputs@plt+0x27754>
   38a28:	add	sl, sl, #1
   38a2c:	cmp	sl, #100	; 0x64
   38a30:	bgt	388e0 <fputs@plt+0x2776c>
   38a34:	ldr	r3, [r7, #588]	; 0x24c
   38a38:	sub	r2, r9, #1
   38a3c:	mov	r1, fp
   38a40:	mov	r0, r4
   38a44:	blx	r3
   38a48:	subs	r3, r0, #0
   38a4c:	str	r3, [sp]
   38a50:	blt	388f4 <fputs@plt+0x27780>
   38a54:	ldrb	r3, [fp]
   38a58:	cmp	r3, #47	; 0x2f
   38a5c:	bne	38914 <fputs@plt+0x277a0>
   38a60:	mov	r3, #0
   38a64:	ldr	r2, [sp]
   38a68:	strb	r3, [fp, r2]
   38a6c:	mov	r0, r6
   38a70:	subs	r3, fp, r5
   38a74:	movne	r3, #1
   38a78:	cmp	r0, #0
   38a7c:	movne	r3, #0
   38a80:	cmp	r3, #0
   38a84:	beq	389ec <fputs@plt+0x27878>
   38a88:	mov	r4, fp
   38a8c:	mov	r6, #1
   38a90:	b	38854 <fputs@plt+0x276e0>
   38a94:	mov	r6, r0
   38a98:	b	389a8 <fputs@plt+0x27834>
   38a9c:	mov	r8, r0
   38aa0:	mov	r0, fp
   38aa4:	bl	2143c <fputs@plt+0x102c8>
   38aa8:	mov	r0, r8
   38aac:	add	sp, sp, #124	; 0x7c
   38ab0:	ldrd	r4, [sp]
   38ab4:	ldrd	r6, [sp, #8]
   38ab8:	ldrd	r8, [sp, #16]
   38abc:	ldrd	sl, [sp, #24]
   38ac0:	add	sp, sp, #32
   38ac4:	pop	{pc}		; (ldr pc, [sp], #4)
   38ac8:	mov	r8, r0
   38acc:	b	38aa0 <fputs@plt+0x2792c>
   38ad0:	str	r4, [sp, #-8]!
   38ad4:	str	lr, [sp, #4]
   38ad8:	cmp	r0, #0
   38adc:	beq	38b04 <fputs@plt+0x27990>
   38ae0:	movw	r3, #42647	; 0xa697
   38ae4:	movt	r3, #41001	; 0xa029
   38ae8:	ldr	r2, [r0, #80]	; 0x50
   38aec:	cmp	r2, r3
   38af0:	moveq	r0, #1
   38af4:	bne	38b24 <fputs@plt+0x279b0>
   38af8:	ldr	r4, [sp]
   38afc:	add	sp, sp, #4
   38b00:	pop	{pc}		; (ldr pc, [sp], #4)
   38b04:	movw	r2, #47348	; 0xb8f4
   38b08:	movt	r2, #8
   38b0c:	movw	r1, #48468	; 0xbd54
   38b10:	movt	r1, #8
   38b14:	mov	r0, #21
   38b18:	bl	34ee0 <fputs@plt+0x23d6c>
   38b1c:	mov	r0, #0
   38b20:	b	38af8 <fputs@plt+0x27984>
   38b24:	bl	36190 <fputs@plt+0x2501c>
   38b28:	cmp	r0, #0
   38b2c:	beq	38af8 <fputs@plt+0x27984>
   38b30:	movw	r2, #48804	; 0xbea4
   38b34:	movt	r2, #8
   38b38:	movw	r1, #48468	; 0xbd54
   38b3c:	movt	r1, #8
   38b40:	mov	r0, #21
   38b44:	bl	34ee0 <fputs@plt+0x23d6c>
   38b48:	mov	r0, #0
   38b4c:	b	38af8 <fputs@plt+0x27984>
   38b50:	strd	r4, [sp, #-12]!
   38b54:	str	lr, [sp, #8]
   38b58:	sub	sp, sp, #108	; 0x6c
   38b5c:	mov	r4, r0
   38b60:	ldr	r0, [r0, #92]	; 0x5c
   38b64:	add	r3, sp, #32
   38b68:	str	r3, [sp, #8]
   38b6c:	str	r3, [sp, #12]
   38b70:	str	r4, [sp, #4]
   38b74:	mov	r3, #0
   38b78:	str	r3, [sp, #16]
   38b7c:	mov	ip, #70	; 0x46
   38b80:	str	ip, [sp, #20]
   38b84:	str	r0, [sp, #24]
   38b88:	strb	r3, [sp, #28]
   38b8c:	mov	r3, #1
   38b90:	strb	r3, [sp, #29]
   38b94:	add	r0, sp, #4
   38b98:	bl	303dc <fputs@plt+0x1f268>
   38b9c:	add	r0, sp, #4
   38ba0:	bl	1e7f0 <fputs@plt+0xd67c>
   38ba4:	mov	r5, r0
   38ba8:	ldrb	r3, [sp, #28]
   38bac:	cmp	r3, #1
   38bb0:	beq	38bc8 <fputs@plt+0x27a54>
   38bb4:	mov	r0, r5
   38bb8:	add	sp, sp, #108	; 0x6c
   38bbc:	ldrd	r4, [sp]
   38bc0:	add	sp, sp, #8
   38bc4:	pop	{pc}		; (ldr pc, [sp], #4)
   38bc8:	mov	r0, r4
   38bcc:	bl	13e20 <fputs@plt+0x2cac>
   38bd0:	b	38bb4 <fputs@plt+0x27a40>
   38bd4:	push	{r2, r3}
   38bd8:	strd	r4, [sp, #-16]!
   38bdc:	str	r6, [sp, #8]
   38be0:	str	lr, [sp, #12]
   38be4:	sub	sp, sp, #16
   38be8:	mov	r4, r0
   38bec:	mov	r6, r1
   38bf0:	ldr	r5, [sp, #32]
   38bf4:	str	r1, [r0, #52]	; 0x34
   38bf8:	bl	14140 <fputs@plt+0x2fcc>
   38bfc:	cmp	r5, #0
   38c00:	beq	38c60 <fputs@plt+0x27aec>
   38c04:	ldr	r3, [r4, #240]	; 0xf0
   38c08:	cmp	r3, #0
   38c0c:	beq	38c70 <fputs@plt+0x27afc>
   38c10:	add	r2, sp, #36	; 0x24
   38c14:	str	r2, [sp, #12]
   38c18:	mov	r1, r5
   38c1c:	mov	r0, r4
   38c20:	bl	38b50 <fputs@plt+0x279dc>
   38c24:	movw	r3, #15440	; 0x3c50
   38c28:	movt	r3, #1
   38c2c:	str	r3, [sp]
   38c30:	mov	r3, #1
   38c34:	mov	r2, r0
   38c38:	mvn	r1, #0
   38c3c:	ldr	r0, [r4, #240]	; 0xf0
   38c40:	bl	2c57c <fputs@plt+0x1b408>
   38c44:	add	sp, sp, #16
   38c48:	ldrd	r4, [sp]
   38c4c:	ldr	r6, [sp, #8]
   38c50:	ldr	lr, [sp, #12]
   38c54:	add	sp, sp, #16
   38c58:	add	sp, sp, #8
   38c5c:	bx	lr
   38c60:	mov	r1, r6
   38c64:	mov	r0, r4
   38c68:	bl	236f4 <fputs@plt+0x12580>
   38c6c:	b	38c44 <fputs@plt+0x27ad0>
   38c70:	mov	r0, r4
   38c74:	bl	1d2d4 <fputs@plt+0xc160>
   38c78:	str	r0, [r4, #240]	; 0xf0
   38c7c:	cmp	r0, #0
   38c80:	bne	38c10 <fputs@plt+0x27a9c>
   38c84:	b	38c44 <fputs@plt+0x27ad0>
   38c88:	strd	r4, [sp, #-36]!	; 0xffffffdc
   38c8c:	strd	r6, [sp, #8]
   38c90:	strd	r8, [sp, #16]
   38c94:	strd	sl, [sp, #24]
   38c98:	str	lr, [sp, #32]
   38c9c:	sub	sp, sp, #36	; 0x24
   38ca0:	str	r0, [sp, #28]
   38ca4:	ldr	r4, [sp, #76]	; 0x4c
   38ca8:	ldr	r7, [sp, #80]	; 0x50
   38cac:	ldr	r9, [sp, #84]	; 0x54
   38cb0:	subs	r8, r1, #0
   38cb4:	beq	38dfc <fputs@plt+0x27c88>
   38cb8:	mov	r6, r2
   38cbc:	mov	r5, r3
   38cc0:	cmp	r4, #0
   38cc4:	beq	38dcc <fputs@plt+0x27c58>
   38cc8:	orrs	r3, r9, r7
   38ccc:	bne	38dfc <fputs@plt+0x27c88>
   38cd0:	add	r3, r6, #1
   38cd4:	cmp	r3, #128	; 0x80
   38cd8:	bhi	38dfc <fputs@plt+0x27c88>
   38cdc:	mov	r0, r8
   38ce0:	bl	1c2f8 <fputs@plt+0xb184>
   38ce4:	cmp	r0, #255	; 0xff
   38ce8:	bgt	38dfc <fputs@plt+0x27c88>
   38cec:	and	fp, r5, #2048	; 0x800
   38cf0:	and	r5, r5, #7
   38cf4:	cmp	r5, #4
   38cf8:	beq	38e9c <fputs@plt+0x27d28>
   38cfc:	cmp	r5, #5
   38d00:	beq	38e24 <fputs@plt+0x27cb0>
   38d04:	uxtb	sl, r5
   38d08:	mov	r3, #0
   38d0c:	str	r3, [sp]
   38d10:	mov	r3, sl
   38d14:	mov	r2, r6
   38d18:	mov	r1, r8
   38d1c:	ldr	r0, [sp, #28]
   38d20:	bl	27098 <fputs@plt+0x15f24>
   38d24:	cmp	r0, #0
   38d28:	beq	38d3c <fputs@plt+0x27bc8>
   38d2c:	ldrh	r3, [r0, #2]
   38d30:	and	r3, r3, #3
   38d34:	cmp	r3, r5
   38d38:	beq	38ea4 <fputs@plt+0x27d30>
   38d3c:	mov	r3, #1
   38d40:	str	r3, [sp]
   38d44:	mov	r3, sl
   38d48:	mov	r2, r6
   38d4c:	mov	r1, r8
   38d50:	ldr	r8, [sp, #28]
   38d54:	mov	r0, r8
   38d58:	bl	27098 <fputs@plt+0x15f24>
   38d5c:	subs	r5, r0, #0
   38d60:	moveq	r0, #7
   38d64:	beq	38e08 <fputs@plt+0x27c94>
   38d68:	mov	r1, r5
   38d6c:	mov	r0, r8
   38d70:	bl	21e80 <fputs@plt+0x10d0c>
   38d74:	ldr	r3, [sp, #88]	; 0x58
   38d78:	cmp	r3, #0
   38d7c:	beq	38d90 <fputs@plt+0x27c1c>
   38d80:	ldr	r3, [r3]
   38d84:	add	r3, r3, #1
   38d88:	ldr	r2, [sp, #88]	; 0x58
   38d8c:	str	r3, [r2]
   38d90:	ldr	r3, [sp, #88]	; 0x58
   38d94:	str	r3, [r5, #24]
   38d98:	ldrh	r3, [r5, #2]
   38d9c:	and	r3, r3, #3
   38da0:	orr	fp, r3, fp
   38da4:	strh	fp, [r5, #2]
   38da8:	cmp	r4, #0
   38dac:	moveq	r4, r7
   38db0:	str	r4, [r5, #12]
   38db4:	str	r9, [r5, #16]
   38db8:	ldr	r3, [sp, #72]	; 0x48
   38dbc:	str	r3, [r5, #4]
   38dc0:	strb	r6, [r5]
   38dc4:	mov	r0, #0
   38dc8:	b	38e08 <fputs@plt+0x27c94>
   38dcc:	clz	r3, r7
   38dd0:	lsr	r3, r3, #5
   38dd4:	cmp	r9, #0
   38dd8:	moveq	r3, #0
   38ddc:	cmp	r3, #0
   38de0:	bne	38dfc <fputs@plt+0x27c88>
   38de4:	adds	r3, r7, #0
   38de8:	movne	r3, #1
   38dec:	cmp	r9, #0
   38df0:	movne	r3, #0
   38df4:	cmp	r3, #0
   38df8:	beq	38cd0 <fputs@plt+0x27b5c>
   38dfc:	movw	r0, #3720	; 0xe88
   38e00:	movt	r0, #2
   38e04:	bl	34f90 <fputs@plt+0x23e1c>
   38e08:	add	sp, sp, #36	; 0x24
   38e0c:	ldrd	r4, [sp]
   38e10:	ldrd	r6, [sp, #8]
   38e14:	ldrd	r8, [sp, #16]
   38e18:	ldrd	sl, [sp, #24]
   38e1c:	add	sp, sp, #32
   38e20:	pop	{pc}		; (ldr pc, [sp], #4)
   38e24:	ldr	r3, [sp, #88]	; 0x58
   38e28:	str	r3, [sp, #16]
   38e2c:	str	r9, [sp, #12]
   38e30:	str	r7, [sp, #8]
   38e34:	str	r4, [sp, #4]
   38e38:	ldr	r3, [sp, #72]	; 0x48
   38e3c:	str	r3, [sp]
   38e40:	orr	r3, fp, #1
   38e44:	mov	r2, r6
   38e48:	mov	r1, r8
   38e4c:	ldr	r0, [sp, #28]
   38e50:	bl	38c88 <fputs@plt+0x27b14>
   38e54:	cmp	r0, #0
   38e58:	bne	38e08 <fputs@plt+0x27c94>
   38e5c:	ldr	r3, [sp, #88]	; 0x58
   38e60:	str	r3, [sp, #16]
   38e64:	str	r9, [sp, #12]
   38e68:	str	r7, [sp, #8]
   38e6c:	str	r4, [sp, #4]
   38e70:	ldr	r3, [sp, #72]	; 0x48
   38e74:	str	r3, [sp]
   38e78:	orr	r3, fp, #2
   38e7c:	mov	r2, r6
   38e80:	mov	r1, r8
   38e84:	ldr	r0, [sp, #28]
   38e88:	bl	38c88 <fputs@plt+0x27b14>
   38e8c:	cmp	r0, #0
   38e90:	bne	38e08 <fputs@plt+0x27c94>
   38e94:	mov	r5, #3
   38e98:	b	38d04 <fputs@plt+0x27b90>
   38e9c:	mov	r5, #2
   38ea0:	b	38d04 <fputs@plt+0x27b90>
   38ea4:	ldrsb	r3, [r0]
   38ea8:	cmp	r3, r6
   38eac:	bne	38d3c <fputs@plt+0x27bc8>
   38eb0:	ldr	r3, [sp, #28]
   38eb4:	ldr	r3, [r3, #152]	; 0x98
   38eb8:	cmp	r3, #0
   38ebc:	bne	38ecc <fputs@plt+0x27d58>
   38ec0:	ldr	r0, [sp, #28]
   38ec4:	bl	17ca8 <fputs@plt+0x6b34>
   38ec8:	b	38d3c <fputs@plt+0x27bc8>
   38ecc:	movw	r2, #48816	; 0xbeb0
   38ed0:	movt	r2, #8
   38ed4:	mov	r1, #5
   38ed8:	ldr	r0, [sp, #28]
   38edc:	bl	38bd4 <fputs@plt+0x27a60>
   38ee0:	mov	r0, #5
   38ee4:	b	38e08 <fputs@plt+0x27c94>
   38ee8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   38eec:	strd	r6, [sp, #8]
   38ef0:	strd	r8, [sp, #16]
   38ef4:	strd	sl, [sp, #24]
   38ef8:	str	lr, [sp, #32]
   38efc:	sub	sp, sp, #12
   38f00:	mov	r5, r0
   38f04:	str	r1, [sp]
   38f08:	mov	r4, r2
   38f0c:	mov	sl, r3
   38f10:	sub	r3, r2, #4
   38f14:	tst	r3, #251	; 0xfb
   38f18:	beq	38f3c <fputs@plt+0x27dc8>
   38f1c:	sub	r3, r2, #1
   38f20:	cmp	r3, #2
   38f24:	movls	r7, r2
   38f28:	bls	38f40 <fputs@plt+0x27dcc>
   38f2c:	movw	r0, #4406	; 0x1136
   38f30:	movt	r0, #2
   38f34:	bl	34f90 <fputs@plt+0x23e1c>
   38f38:	b	38fe0 <fputs@plt+0x27e6c>
   38f3c:	mov	r7, #2
   38f40:	uxtb	r8, r7
   38f44:	mov	r3, #0
   38f48:	ldr	r2, [sp]
   38f4c:	mov	r1, r8
   38f50:	mov	r0, r5
   38f54:	bl	26f78 <fputs@plt+0x15e04>
   38f58:	subs	r9, r0, #0
   38f5c:	beq	38f90 <fputs@plt+0x27e1c>
   38f60:	ldr	r3, [r9, #12]
   38f64:	cmp	r3, #0
   38f68:	beq	38f90 <fputs@plt+0x27e1c>
   38f6c:	ldr	r3, [r5, #152]	; 0x98
   38f70:	cmp	r3, #0
   38f74:	bne	38ffc <fputs@plt+0x27e88>
   38f78:	mov	r0, r5
   38f7c:	bl	17ca8 <fputs@plt+0x6b34>
   38f80:	ldrb	r3, [r9, #4]
   38f84:	bic	r3, r3, #8
   38f88:	cmp	r3, r7
   38f8c:	beq	39018 <fputs@plt+0x27ea4>
   38f90:	mov	r3, #1
   38f94:	ldr	r2, [sp]
   38f98:	mov	r1, r8
   38f9c:	mov	r0, r5
   38fa0:	bl	26f78 <fputs@plt+0x15e04>
   38fa4:	cmp	r0, #0
   38fa8:	moveq	r0, #7
   38fac:	beq	38fe0 <fputs@plt+0x27e6c>
   38fb0:	ldr	r3, [sp, #48]	; 0x30
   38fb4:	str	r3, [r0, #12]
   38fb8:	str	sl, [r0, #8]
   38fbc:	ldr	r3, [sp, #52]	; 0x34
   38fc0:	str	r3, [r0, #16]
   38fc4:	and	r4, r4, #8
   38fc8:	orr	r7, r4, r7
   38fcc:	strb	r7, [r0, #4]
   38fd0:	mov	r1, #0
   38fd4:	mov	r0, r5
   38fd8:	bl	236f4 <fputs@plt+0x12580>
   38fdc:	mov	r0, #0
   38fe0:	add	sp, sp, #12
   38fe4:	ldrd	r4, [sp]
   38fe8:	ldrd	r6, [sp, #8]
   38fec:	ldrd	r8, [sp, #16]
   38ff0:	ldrd	sl, [sp, #24]
   38ff4:	add	sp, sp, #32
   38ff8:	pop	{pc}		; (ldr pc, [sp], #4)
   38ffc:	movw	r2, #48880	; 0xbef0
   39000:	movt	r2, #8
   39004:	mov	r1, #5
   39008:	mov	r0, r5
   3900c:	bl	38bd4 <fputs@plt+0x27a60>
   39010:	mov	r0, #5
   39014:	b	38fe0 <fputs@plt+0x27e6c>
   39018:	ldr	r1, [sp]
   3901c:	add	r0, r5, #364	; 0x16c
   39020:	bl	15a18 <fputs@plt+0x48a4>
   39024:	mov	fp, r0
   39028:	add	r6, r0, #60	; 0x3c
   3902c:	str	r4, [sp, #4]
   39030:	b	39048 <fputs@plt+0x27ed4>
   39034:	mov	r3, #0
   39038:	str	r3, [r4, #12]
   3903c:	add	fp, fp, #20
   39040:	cmp	fp, r6
   39044:	beq	39074 <fputs@plt+0x27f00>
   39048:	mov	r4, fp
   3904c:	ldrb	r2, [fp, #4]
   39050:	ldrb	r3, [r9, #4]
   39054:	cmp	r2, r3
   39058:	bne	3903c <fputs@plt+0x27ec8>
   3905c:	ldr	r3, [fp, #16]
   39060:	cmp	r3, #0
   39064:	beq	39034 <fputs@plt+0x27ec0>
   39068:	ldr	r0, [fp, #8]
   3906c:	blx	r3
   39070:	b	39034 <fputs@plt+0x27ec0>
   39074:	ldr	r4, [sp, #4]
   39078:	b	38f90 <fputs@plt+0x27e1c>
   3907c:	push	{r1, r2, r3}
   39080:	strd	r4, [sp, #-16]!
   39084:	str	r6, [sp, #8]
   39088:	str	lr, [sp, #12]
   3908c:	sub	sp, sp, #12
   39090:	mov	r4, r0
   39094:	ldr	r5, [r0]
   39098:	add	r2, sp, #32
   3909c:	str	r2, [sp, #4]
   390a0:	ldr	r1, [sp, #28]
   390a4:	mov	r0, r5
   390a8:	bl	38b50 <fputs@plt+0x279dc>
   390ac:	mov	r6, r0
   390b0:	ldrb	r3, [r5, #73]	; 0x49
   390b4:	cmp	r3, #0
   390b8:	beq	390e4 <fputs@plt+0x27f70>
   390bc:	mov	r1, r0
   390c0:	mov	r0, r5
   390c4:	bl	214f4 <fputs@plt+0x10380>
   390c8:	add	sp, sp, #12
   390cc:	ldrd	r4, [sp]
   390d0:	ldr	r6, [sp, #8]
   390d4:	ldr	lr, [sp, #12]
   390d8:	add	sp, sp, #16
   390dc:	add	sp, sp, #12
   390e0:	bx	lr
   390e4:	ldr	r3, [r4, #68]	; 0x44
   390e8:	add	r3, r3, #1
   390ec:	str	r3, [r4, #68]	; 0x44
   390f0:	ldr	r1, [r4, #4]
   390f4:	mov	r0, r5
   390f8:	bl	214f4 <fputs@plt+0x10380>
   390fc:	str	r6, [r4, #4]
   39100:	mov	r3, #1
   39104:	str	r3, [r4, #12]
   39108:	b	390c8 <fputs@plt+0x27f54>
   3910c:	strd	r4, [sp, #-16]!
   39110:	str	r6, [sp, #8]
   39114:	str	lr, [sp, #12]
   39118:	mov	r4, r0
   3911c:	ldr	r5, [r0, #4]
   39120:	ldr	r3, [r0]
   39124:	sub	r3, r3, #1
   39128:	str	r3, [r0]
   3912c:	cmp	r3, #0
   39130:	blt	39148 <fputs@plt+0x27fd4>
   39134:	mov	r0, r4
   39138:	bl	26d6c <fputs@plt+0x15bf8>
   3913c:	ldr	r3, [r4]
   39140:	cmp	r3, #0
   39144:	bge	39134 <fputs@plt+0x27fc0>
   39148:	movw	r1, #48948	; 0xbf34
   3914c:	movt	r1, #8
   39150:	mov	r0, r5
   39154:	bl	3907c <fputs@plt+0x27f08>
   39158:	str	r5, [r4, #4]
   3915c:	ldrd	r4, [sp]
   39160:	ldr	r6, [sp, #8]
   39164:	add	sp, sp, #12
   39168:	pop	{pc}		; (ldr pc, [sp], #4)
   3916c:	strd	r4, [sp, #-12]!
   39170:	str	lr, [sp, #8]
   39174:	sub	sp, sp, #12
   39178:	ldr	ip, [r0]
   3917c:	ldrb	lr, [ip, #149]	; 0x95
   39180:	cmp	lr, #0
   39184:	movne	r5, #0
   39188:	bne	391dc <fputs@plt+0x28068>
   3918c:	ldrb	lr, [r0, #454]	; 0x1c6
   39190:	cmp	lr, #0
   39194:	movne	r5, #0
   39198:	bne	391dc <fputs@plt+0x28068>
   3919c:	ldr	r5, [ip, #296]	; 0x128
   391a0:	cmp	r5, #0
   391a4:	moveq	r5, #0
   391a8:	beq	391dc <fputs@plt+0x28068>
   391ac:	mov	r4, r0
   391b0:	ldr	r0, [ip, #300]	; 0x12c
   391b4:	ldr	ip, [r4, #496]	; 0x1f0
   391b8:	str	ip, [sp, #4]
   391bc:	ldr	ip, [sp, #24]
   391c0:	str	ip, [sp]
   391c4:	blx	r5
   391c8:	mov	r5, r0
   391cc:	cmp	r0, #1
   391d0:	beq	391f0 <fputs@plt+0x2807c>
   391d4:	bics	r3, r0, #2
   391d8:	bne	3920c <fputs@plt+0x28098>
   391dc:	mov	r0, r5
   391e0:	add	sp, sp, #12
   391e4:	ldrd	r4, [sp]
   391e8:	add	sp, sp, #8
   391ec:	pop	{pc}		; (ldr pc, [sp], #4)
   391f0:	movw	r1, #48972	; 0xbf4c
   391f4:	movt	r1, #8
   391f8:	mov	r0, r4
   391fc:	bl	3907c <fputs@plt+0x27f08>
   39200:	mov	r3, #23
   39204:	str	r3, [r4, #12]
   39208:	b	391dc <fputs@plt+0x28068>
   3920c:	movw	r1, #48988	; 0xbf5c
   39210:	movt	r1, #8
   39214:	mov	r0, r4
   39218:	bl	3907c <fputs@plt+0x27f08>
   3921c:	mov	r5, #1
   39220:	str	r5, [r4, #12]
   39224:	b	391dc <fputs@plt+0x28068>
   39228:	strd	r4, [sp, #-20]!	; 0xffffffec
   3922c:	strd	r6, [sp, #8]
   39230:	str	lr, [sp, #16]
   39234:	sub	sp, sp, #20
   39238:	mov	r4, r0
   3923c:	mov	r6, r1
   39240:	mov	r1, r2
   39244:	ldr	r0, [r0]
   39248:	bl	1e2a8 <fputs@plt+0xd134>
   3924c:	subs	r5, r0, #0
   39250:	beq	392a0 <fputs@plt+0x2812c>
   39254:	mov	r0, r4
   39258:	bl	2de28 <fputs@plt+0x1ccb4>
   3925c:	subs	r7, r0, #0
   39260:	beq	39294 <fputs@plt+0x28120>
   39264:	movw	r3, #32968	; 0x80c8
   39268:	movt	r3, #8
   3926c:	add	r2, r3, r6, lsl #2
   39270:	mov	r3, #0
   39274:	str	r3, [sp]
   39278:	mov	r3, r5
   3927c:	ldr	r2, [r2, #3508]	; 0xdb4
   39280:	mov	r1, #32
   39284:	mov	r0, r4
   39288:	bl	3916c <fputs@plt+0x27ff8>
   3928c:	cmp	r0, #0
   39290:	beq	392b4 <fputs@plt+0x28140>
   39294:	mov	r1, r5
   39298:	ldr	r0, [r4]
   3929c:	bl	214f4 <fputs@plt+0x10380>
   392a0:	add	sp, sp, #20
   392a4:	ldrd	r4, [sp]
   392a8:	ldrd	r6, [sp, #8]
   392ac:	add	sp, sp, #16
   392b0:	pop	{pc}		; (ldr pc, [sp], #4)
   392b4:	mvn	r3, #0
   392b8:	str	r3, [sp, #8]
   392bc:	str	r5, [sp, #4]
   392c0:	mov	r1, #0
   392c4:	str	r1, [sp]
   392c8:	mov	r3, r1
   392cc:	mov	r2, r6
   392d0:	mov	r0, r7
   392d4:	bl	2dee0 <fputs@plt+0x1cd6c>
   392d8:	b	392a0 <fputs@plt+0x2812c>
   392dc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   392e0:	strd	r6, [sp, #8]
   392e4:	str	r8, [sp, #16]
   392e8:	str	lr, [sp, #20]
   392ec:	ldr	r4, [r0]
   392f0:	ldr	ip, [r2, #4]
   392f4:	cmp	ip, #0
   392f8:	beq	39378 <fputs@plt+0x28204>
   392fc:	mov	r6, r1
   39300:	mov	r5, r0
   39304:	ldrb	r1, [r4, #149]	; 0x95
   39308:	cmp	r1, #0
   3930c:	bne	39364 <fputs@plt+0x281f0>
   39310:	str	r2, [r3]
   39314:	mov	r1, r6
   39318:	mov	r0, r4
   3931c:	bl	1e2a8 <fputs@plt+0xd134>
   39320:	mov	r8, r0
   39324:	mov	r1, r0
   39328:	mov	r0, r4
   3932c:	bl	1917c <fputs@plt+0x8008>
   39330:	mov	r7, r0
   39334:	mov	r1, r8
   39338:	mov	r0, r4
   3933c:	bl	214f4 <fputs@plt+0x10380>
   39340:	cmp	r7, #0
   39344:	bge	39380 <fputs@plt+0x2820c>
   39348:	mov	r2, r6
   3934c:	movw	r1, #49032	; 0xbf88
   39350:	movt	r1, #8
   39354:	mov	r0, r5
   39358:	bl	3907c <fputs@plt+0x27f08>
   3935c:	mvn	r7, #0
   39360:	b	39380 <fputs@plt+0x2820c>
   39364:	movw	r1, #49012	; 0xbf74
   39368:	movt	r1, #8
   3936c:	bl	3907c <fputs@plt+0x27f08>
   39370:	mvn	r7, #0
   39374:	b	39380 <fputs@plt+0x2820c>
   39378:	ldrb	r7, [r4, #148]	; 0x94
   3937c:	str	r1, [r3]
   39380:	mov	r0, r7
   39384:	ldrd	r4, [sp]
   39388:	ldrd	r6, [sp, #8]
   3938c:	ldr	r8, [sp, #16]
   39390:	add	sp, sp, #20
   39394:	pop	{pc}		; (ldr pc, [sp], #4)
   39398:	strd	r4, [sp, #-16]!
   3939c:	str	r6, [sp, #8]
   393a0:	str	lr, [sp, #12]
   393a4:	ldr	r3, [r0]
   393a8:	ldrb	ip, [r3, #149]	; 0x95
   393ac:	cmp	ip, #0
   393b0:	movne	r4, #0
   393b4:	bne	393fc <fputs@plt+0x28288>
   393b8:	ldrb	r2, [r0, #18]
   393bc:	cmp	r2, #0
   393c0:	movne	r4, #0
   393c4:	bne	393fc <fputs@plt+0x28288>
   393c8:	ldr	r4, [r3, #24]
   393cc:	ands	r4, r4, #2048	; 0x800
   393d0:	movne	r4, #0
   393d4:	bne	393fc <fputs@plt+0x28288>
   393d8:	mov	r6, r1
   393dc:	mov	r5, r0
   393e0:	mov	r2, #7
   393e4:	movw	r1, #49052	; 0xbf9c
   393e8:	movt	r1, #8
   393ec:	mov	r0, r6
   393f0:	bl	29644 <fputs@plt+0x184d0>
   393f4:	cmp	r0, #0
   393f8:	beq	39410 <fputs@plt+0x2829c>
   393fc:	mov	r0, r4
   39400:	ldrd	r4, [sp]
   39404:	ldr	r6, [sp, #8]
   39408:	add	sp, sp, #12
   3940c:	pop	{pc}		; (ldr pc, [sp], #4)
   39410:	mov	r2, r6
   39414:	movw	r1, #49060	; 0xbfa4
   39418:	movt	r1, #8
   3941c:	mov	r0, r5
   39420:	bl	3907c <fputs@plt+0x27f08>
   39424:	mov	r4, #1
   39428:	b	393fc <fputs@plt+0x28288>
   3942c:	ldr	r3, [r1, #16]
   39430:	cmp	r3, #0
   39434:	beq	394b4 <fputs@plt+0x28340>
   39438:	ldrb	r2, [r1, #37]	; 0x25
   3943c:	tst	r2, #2
   39440:	beq	394bc <fputs@plt+0x28348>
   39444:	strd	r4, [sp, #-24]!	; 0xffffffe8
   39448:	strd	r6, [sp, #8]
   3944c:	str	r8, [sp, #16]
   39450:	str	lr, [sp, #20]
   39454:	mov	r5, r1
   39458:	mov	r7, r0
   3945c:	ldr	r6, [r1, #64]	; 0x40
   39460:	ldr	r4, [r3, #8]
   39464:	cmp	r4, #0
   39468:	beq	3948c <fputs@plt+0x28318>
   3946c:	mov	r1, r6
   39470:	ldr	r0, [r4]
   39474:	bl	14234 <fputs@plt+0x30c0>
   39478:	cmp	r0, #0
   3947c:	beq	394c4 <fputs@plt+0x28350>
   39480:	ldr	r4, [r4, #20]
   39484:	cmp	r4, #0
   39488:	bne	3946c <fputs@plt+0x282f8>
   3948c:	mov	r3, #0
   39490:	mov	r2, r6
   39494:	movw	r1, #49104	; 0xbfd0
   39498:	movt	r1, #8
   3949c:	mov	r0, r7
   394a0:	bl	3907c <fputs@plt+0x27f08>
   394a4:	mov	r3, #1
   394a8:	strb	r3, [r7, #17]
   394ac:	mov	r0, r3
   394b0:	b	394c8 <fputs@plt+0x28354>
   394b4:	mov	r0, #0
   394b8:	bx	lr
   394bc:	mov	r0, #0
   394c0:	bx	lr
   394c4:	str	r4, [r5, #68]	; 0x44
   394c8:	ldrd	r4, [sp]
   394cc:	ldrd	r6, [sp, #8]
   394d0:	ldr	r8, [sp, #16]
   394d4:	add	sp, sp, #20
   394d8:	pop	{pc}		; (ldr pc, [sp], #4)
   394dc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   394e0:	strd	r6, [sp, #8]
   394e4:	strd	r8, [sp, #16]
   394e8:	str	sl, [sp, #24]
   394ec:	str	lr, [sp, #28]
   394f0:	sub	sp, sp, #8
   394f4:	subs	r6, r2, #0
   394f8:	moveq	r0, #0
   394fc:	beq	395d8 <fputs@plt+0x28464>
   39500:	ldr	ip, [r0]
   39504:	ldrb	lr, [ip, #69]	; 0x45
   39508:	cmp	lr, #0
   3950c:	movne	r0, #0
   39510:	bne	395d8 <fputs@plt+0x28464>
   39514:	mov	r9, r3
   39518:	mov	r7, r0
   3951c:	ldr	r3, [r6]
   39520:	ldr	r2, [ip, #100]	; 0x64
   39524:	cmp	r3, r2
   39528:	bgt	3954c <fputs@plt+0x283d8>
   3952c:	ldr	r8, [r1]
   39530:	ldr	r4, [r6, #4]
   39534:	cmp	r3, #0
   39538:	ble	395f4 <fputs@plt+0x28480>
   3953c:	add	r4, r4, #20
   39540:	mov	r5, #0
   39544:	mov	sl, r5
   39548:	b	3959c <fputs@plt+0x28428>
   3954c:	mov	r2, r9
   39550:	movw	r1, #49124	; 0xbfe4
   39554:	movt	r1, #8
   39558:	bl	3907c <fputs@plt+0x27f08>
   3955c:	mov	r0, #1
   39560:	b	395d8 <fputs@plt+0x28464>
   39564:	str	r1, [sp]
   39568:	mov	r3, r9
   3956c:	add	r2, r5, #1
   39570:	movw	r1, #49156	; 0xc004
   39574:	movt	r1, #8
   39578:	mov	r0, r7
   3957c:	bl	3907c <fputs@plt+0x27f08>
   39580:	mov	r0, #1
   39584:	b	395d8 <fputs@plt+0x28464>
   39588:	add	r5, r5, #1
   3958c:	add	r4, r4, #20
   39590:	ldr	r3, [r6]
   39594:	cmp	r3, r5
   39598:	ble	395d4 <fputs@plt+0x28460>
   3959c:	ldrh	r2, [r4, #-4]
   395a0:	cmp	r2, #0
   395a4:	beq	39588 <fputs@plt+0x28414>
   395a8:	ldr	r1, [r8]
   395ac:	cmp	r2, r1
   395b0:	bgt	39564 <fputs@plt+0x283f0>
   395b4:	ldr	r3, [r4, #-20]	; 0xffffffec
   395b8:	str	sl, [sp, #4]
   395bc:	str	r9, [sp]
   395c0:	sub	r2, r2, #1
   395c4:	mov	r1, r8
   395c8:	mov	r0, r7
   395cc:	bl	26830 <fputs@plt+0x156bc>
   395d0:	b	39588 <fputs@plt+0x28414>
   395d4:	mov	r0, #0
   395d8:	add	sp, sp, #8
   395dc:	ldrd	r4, [sp]
   395e0:	ldrd	r6, [sp, #8]
   395e4:	ldrd	r8, [sp, #16]
   395e8:	ldr	sl, [sp, #24]
   395ec:	add	sp, sp, #28
   395f0:	pop	{pc}		; (ldr pc, [sp], #4)
   395f4:	mov	r0, #0
   395f8:	b	395d8 <fputs@plt+0x28464>
   395fc:	ldrh	r1, [r1, #28]
   39600:	tst	r1, r3
   39604:	bxeq	lr
   39608:	str	r4, [sp, #-8]!
   3960c:	str	lr, [sp, #4]
   39610:	tst	r1, #32
   39614:	movwne	r3, #49212	; 0xc03c
   39618:	movtne	r3, #8
   3961c:	bne	3963c <fputs@plt+0x284c8>
   39620:	and	r1, r1, #4
   39624:	movw	r3, #49232	; 0xc050
   39628:	movt	r3, #8
   3962c:	movw	ip, #49260	; 0xc06c
   39630:	movt	ip, #8
   39634:	cmp	r1, #0
   39638:	movne	r3, ip
   3963c:	movw	r1, #49280	; 0xc080
   39640:	movt	r1, #8
   39644:	bl	3907c <fputs@plt+0x27f08>
   39648:	ldr	r4, [sp]
   3964c:	add	sp, sp, #4
   39650:	pop	{pc}		; (ldr pc, [sp], #4)
   39654:	ldr	r3, [r0]
   39658:	ldr	r2, [r3, #104]	; 0x68
   3965c:	cmp	r2, r1
   39660:	blt	3966c <fputs@plt+0x284f8>
   39664:	mov	r0, #0
   39668:	bx	lr
   3966c:	str	r4, [sp, #-8]!
   39670:	str	lr, [sp, #4]
   39674:	movw	r1, #49300	; 0xc094
   39678:	movt	r1, #8
   3967c:	bl	3907c <fputs@plt+0x27f08>
   39680:	mov	r0, #1
   39684:	ldr	r4, [sp]
   39688:	add	sp, sp, #4
   3968c:	pop	{pc}		; (ldr pc, [sp], #4)
   39690:	strd	r4, [sp, #-16]!
   39694:	str	r6, [sp, #8]
   39698:	str	lr, [sp, #12]
   3969c:	sub	sp, sp, #32
   396a0:	subs	r6, r1, #0
   396a4:	moveq	r0, #0
   396a8:	beq	396d4 <fputs@plt+0x28560>
   396ac:	mov	r4, r0
   396b0:	ldr	r5, [r0]
   396b4:	ldr	r1, [r6, #24]
   396b8:	ldr	r3, [r5, #464]	; 0x1d0
   396bc:	add	r1, r1, r3
   396c0:	mov	r0, r5
   396c4:	bl	39654 <fputs@plt+0x284e0>
   396c8:	cmp	r0, #0
   396cc:	movne	r0, #1
   396d0:	beq	396e8 <fputs@plt+0x28574>
   396d4:	add	sp, sp, #32
   396d8:	ldrd	r4, [sp]
   396dc:	ldr	r6, [sp, #8]
   396e0:	add	sp, sp, #12
   396e4:	pop	{pc}		; (ldr pc, [sp], #4)
   396e8:	ldr	r3, [r5, #464]	; 0x1d0
   396ec:	ldr	r2, [r6, #24]
   396f0:	add	r3, r3, r2
   396f4:	str	r3, [r5, #464]	; 0x1d0
   396f8:	ldrh	r3, [r4, #28]
   396fc:	movw	r5, #4098	; 0x1002
   39700:	and	r5, r3, r5
   39704:	bic	r3, r3, #4096	; 0x1000
   39708:	bic	r3, r3, #2
   3970c:	strh	r3, [r4, #28]
   39710:	ldr	r3, [r4]
   39714:	str	r3, [sp, #4]
   39718:	movw	r3, #3160	; 0xc58
   3971c:	movt	r3, #4
   39720:	str	r3, [sp, #8]
   39724:	movw	r3, #4964	; 0x1364
   39728:	movt	r3, #4
   3972c:	str	r3, [sp, #12]
   39730:	mov	r3, #0
   39734:	str	r3, [sp, #16]
   39738:	str	r3, [sp, #20]
   3973c:	strb	r3, [sp, #24]
   39740:	str	r4, [sp, #28]
   39744:	mov	r1, r6
   39748:	add	r0, sp, #4
   3974c:	bl	18378 <fputs@plt+0x7204>
   39750:	ldr	r2, [r4]
   39754:	ldr	r3, [r2, #464]	; 0x1d0
   39758:	ldr	r1, [r6, #24]
   3975c:	sub	r3, r3, r1
   39760:	str	r3, [r2, #464]	; 0x1d0
   39764:	ldr	r3, [r4, #24]
   39768:	cmp	r3, #0
   3976c:	ble	397ac <fputs@plt+0x28638>
   39770:	ldr	r3, [r6, #4]
   39774:	orr	r3, r3, #8
   39778:	str	r3, [r6, #4]
   3977c:	ldrh	r3, [r4, #28]
   39780:	tst	r3, #2
   39784:	beq	39794 <fputs@plt+0x28620>
   39788:	ldr	r3, [r6, #4]
   3978c:	orr	r3, r3, #2
   39790:	str	r3, [r6, #4]
   39794:	ldrh	r3, [r4, #28]
   39798:	orr	r5, r5, r3
   3979c:	strh	r5, [r4, #28]
   397a0:	ldr	r0, [r6, #4]
   397a4:	ubfx	r0, r0, #3, #1
   397a8:	b	396d4 <fputs@plt+0x28560>
   397ac:	ldr	r3, [sp, #4]
   397b0:	ldr	r3, [r3, #68]	; 0x44
   397b4:	cmp	r3, #0
   397b8:	bgt	39770 <fputs@plt+0x285fc>
   397bc:	b	3977c <fputs@plt+0x28608>
   397c0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   397c4:	strd	r6, [sp, #8]
   397c8:	str	r8, [sp, #16]
   397cc:	str	lr, [sp, #20]
   397d0:	subs	r6, r1, #0
   397d4:	moveq	r0, #0
   397d8:	beq	39830 <fputs@plt+0x286bc>
   397dc:	ldr	r3, [r6]
   397e0:	cmp	r3, #0
   397e4:	ble	39824 <fputs@plt+0x286b0>
   397e8:	mov	r7, r0
   397ec:	mov	r4, #0
   397f0:	mov	r5, r4
   397f4:	ldr	r3, [r6, #4]
   397f8:	ldr	r1, [r3, r4]
   397fc:	mov	r0, r7
   39800:	bl	39690 <fputs@plt+0x2851c>
   39804:	cmp	r0, #0
   39808:	bne	3982c <fputs@plt+0x286b8>
   3980c:	add	r5, r5, #1
   39810:	add	r4, r4, #20
   39814:	ldr	r3, [r6]
   39818:	cmp	r3, r5
   3981c:	bgt	397f4 <fputs@plt+0x28680>
   39820:	b	39830 <fputs@plt+0x286bc>
   39824:	mov	r0, #0
   39828:	b	39830 <fputs@plt+0x286bc>
   3982c:	mov	r0, #2
   39830:	ldrd	r4, [sp]
   39834:	ldrd	r6, [sp, #8]
   39838:	ldr	r8, [sp, #16]
   3983c:	add	sp, sp, #20
   39840:	pop	{pc}		; (ldr pc, [sp], #4)
   39844:	strd	r4, [sp, #-20]!	; 0xffffffec
   39848:	strd	r6, [sp, #8]
   3984c:	str	lr, [sp, #16]
   39850:	sub	sp, sp, #116	; 0x74
   39854:	mov	r7, r0
   39858:	mov	r4, r1
   3985c:	mov	r6, r2
   39860:	mov	r5, r3
   39864:	mov	r2, #0
   39868:	mov	r3, #0
   3986c:	strd	r2, [sp, #8]
   39870:	strd	r2, [sp, #16]
   39874:	strd	r2, [sp, #24]
   39878:	mov	r2, #76	; 0x4c
   3987c:	mov	r1, #0
   39880:	add	r0, sp, #36	; 0x24
   39884:	bl	10f40 <memset@plt>
   39888:	mov	r3, #1
   3988c:	str	r3, [sp, #32]
   39890:	ldr	r3, [r4]
   39894:	str	r3, [sp, #48]	; 0x30
   39898:	str	r4, [sp, #56]	; 0x38
   3989c:	mvn	r3, #0
   398a0:	str	r3, [sp, #84]	; 0x54
   398a4:	str	r7, [sp]
   398a8:	add	r3, sp, #32
   398ac:	str	r3, [sp, #4]
   398b0:	strh	r6, [sp, #28]
   398b4:	mov	r1, r5
   398b8:	mov	r0, sp
   398bc:	bl	39690 <fputs@plt+0x2851c>
   398c0:	cmp	r0, #0
   398c4:	bne	398e0 <fputs@plt+0x2876c>
   398c8:	ldr	r3, [sp, #136]	; 0x88
   398cc:	cmp	r3, #0
   398d0:	beq	398e0 <fputs@plt+0x2876c>
   398d4:	mov	r1, r3
   398d8:	mov	r0, sp
   398dc:	bl	397c0 <fputs@plt+0x2864c>
   398e0:	add	sp, sp, #116	; 0x74
   398e4:	ldrd	r4, [sp]
   398e8:	ldrd	r6, [sp, #8]
   398ec:	add	sp, sp, #16
   398f0:	pop	{pc}		; (ldr pc, [sp], #4)
   398f4:	cmp	r1, #0
   398f8:	beq	39930 <fputs@plt+0x287bc>
   398fc:	ldrb	r3, [r1]
   39900:	cmp	r3, #27
   39904:	bne	39918 <fputs@plt+0x287a4>
   39908:	mov	r3, #97	; 0x61
   3990c:	strb	r3, [r1]
   39910:	mov	r0, #0
   39914:	bx	lr
   39918:	str	r4, [sp, #-8]!
   3991c:	str	lr, [sp, #4]
   39920:	bl	39690 <fputs@plt+0x2851c>
   39924:	ldr	r4, [sp]
   39928:	add	sp, sp, #4
   3992c:	pop	{pc}		; (ldr pc, [sp], #4)
   39930:	mov	r0, #0
   39934:	bx	lr
   39938:	ldr	r3, [r0, #68]	; 0x44
   3993c:	cmp	r3, #0
   39940:	bxne	lr
   39944:	strd	r4, [sp, #-16]!
   39948:	str	r6, [sp, #8]
   3994c:	str	lr, [sp, #12]
   39950:	mov	r5, r1
   39954:	mov	r4, r0
   39958:	mov	r0, r1
   3995c:	bl	18690 <fputs@plt+0x751c>
   39960:	ldr	r1, [r5, #24]
   39964:	mov	r0, r4
   39968:	bl	39654 <fputs@plt+0x284e0>
   3996c:	ldrd	r4, [sp]
   39970:	ldr	r6, [sp, #8]
   39974:	add	sp, sp, #12
   39978:	pop	{pc}		; (ldr pc, [sp], #4)
   3997c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   39980:	strd	r6, [sp, #8]
   39984:	str	r8, [sp, #16]
   39988:	str	lr, [sp, #20]
   3998c:	mov	r5, r0
   39990:	mov	r7, r1
   39994:	ldr	r6, [r0]
   39998:	mov	r3, #1
   3999c:	mov	r1, #151	; 0x97
   399a0:	mov	r0, r6
   399a4:	bl	1e3ec <fputs@plt+0xd278>
   399a8:	subs	r4, r0, #0
   399ac:	beq	399d8 <fputs@plt+0x28864>
   399b0:	str	r7, [r4, #20]
   399b4:	mov	r1, r4
   399b8:	mov	r0, r5
   399bc:	bl	39938 <fputs@plt+0x287c4>
   399c0:	mov	r0, r4
   399c4:	ldrd	r4, [sp]
   399c8:	ldrd	r6, [sp, #8]
   399cc:	ldr	r8, [sp, #16]
   399d0:	add	sp, sp, #20
   399d4:	pop	{pc}		; (ldr pc, [sp], #4)
   399d8:	mov	r1, r7
   399dc:	mov	r0, r6
   399e0:	bl	25cf8 <fputs@plt+0x14b84>
   399e4:	b	399c0 <fputs@plt+0x2884c>
   399e8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   399ec:	strd	r6, [sp, #8]
   399f0:	str	r8, [sp, #16]
   399f4:	str	lr, [sp, #20]
   399f8:	mov	r5, r0
   399fc:	mov	r6, r2
   39a00:	mov	r7, r3
   39a04:	cmp	r1, #72	; 0x48
   39a08:	bne	39a18 <fputs@plt+0x288a4>
   39a0c:	ldr	r3, [r0, #68]	; 0x44
   39a10:	cmp	r3, #0
   39a14:	beq	39a70 <fputs@plt+0x288fc>
   39a18:	mov	r3, #1
   39a1c:	ldr	r2, [sp, #24]
   39a20:	uxtb	r1, r1
   39a24:	ldr	r0, [r5]
   39a28:	bl	1e3ec <fputs@plt+0xd278>
   39a2c:	mov	r4, r0
   39a30:	mov	r3, r7
   39a34:	mov	r2, r6
   39a38:	mov	r1, r0
   39a3c:	ldr	r0, [r5]
   39a40:	bl	25f44 <fputs@plt+0x14dd0>
   39a44:	cmp	r4, #0
   39a48:	beq	39a58 <fputs@plt+0x288e4>
   39a4c:	ldr	r1, [r4, #24]
   39a50:	mov	r0, r5
   39a54:	bl	39654 <fputs@plt+0x284e0>
   39a58:	mov	r0, r4
   39a5c:	ldrd	r4, [sp]
   39a60:	ldrd	r6, [sp, #8]
   39a64:	ldr	r8, [sp, #16]
   39a68:	add	sp, sp, #20
   39a6c:	pop	{pc}		; (ldr pc, [sp], #4)
   39a70:	mov	r2, r7
   39a74:	mov	r1, r6
   39a78:	ldr	r0, [r0]
   39a7c:	bl	26180 <fputs@plt+0x1500c>
   39a80:	mov	r4, r0
   39a84:	b	39a44 <fputs@plt+0x288d0>
   39a88:	strd	r4, [sp, #-24]!	; 0xffffffe8
   39a8c:	strd	r6, [sp, #8]
   39a90:	str	r8, [sp, #16]
   39a94:	str	lr, [sp, #20]
   39a98:	sub	sp, sp, #8
   39a9c:	mov	r6, r0
   39aa0:	mov	r7, r1
   39aa4:	ldr	r5, [sp, #44]	; 0x2c
   39aa8:	ldr	r4, [r0]
   39aac:	mov	r0, r4
   39ab0:	bl	1e5c0 <fputs@plt+0xd44c>
   39ab4:	mov	r8, r0
   39ab8:	ldr	r3, [sp, #36]	; 0x24
   39abc:	ldr	r2, [sp, #32]
   39ac0:	mov	r1, r7
   39ac4:	mov	r0, r4
   39ac8:	bl	1e5c0 <fputs@plt+0xd44c>
   39acc:	mov	r7, r0
   39ad0:	mov	r3, #0
   39ad4:	str	r3, [sp]
   39ad8:	mov	r3, r0
   39adc:	mov	r2, r8
   39ae0:	mov	r1, #79	; 0x4f
   39ae4:	mov	r0, r6
   39ae8:	bl	399e8 <fputs@plt+0x28874>
   39aec:	mov	r2, r0
   39af0:	ldr	r3, [sp, #40]	; 0x28
   39af4:	cmp	r0, #0
   39af8:	cmpne	r3, #0
   39afc:	beq	39b14 <fputs@plt+0x289a0>
   39b00:	ldr	r3, [r0, #4]
   39b04:	orr	r3, r3, #1
   39b08:	str	r3, [r0, #4]
   39b0c:	ldr	r3, [r7, #28]
   39b10:	strh	r3, [r0, #36]	; 0x24
   39b14:	ldr	r1, [r5]
   39b18:	mov	r0, r4
   39b1c:	bl	26180 <fputs@plt+0x1500c>
   39b20:	str	r0, [r5]
   39b24:	add	sp, sp, #8
   39b28:	ldrd	r4, [sp]
   39b2c:	ldrd	r6, [sp, #8]
   39b30:	ldr	r8, [sp, #16]
   39b34:	add	sp, sp, #20
   39b38:	pop	{pc}		; (ldr pc, [sp], #4)
   39b3c:	sub	sp, sp, #8
   39b40:	str	r4, [sp, #-8]!
   39b44:	str	lr, [sp, #4]
   39b48:	sub	sp, sp, #8
   39b4c:	mov	r4, r0
   39b50:	mov	r0, r1
   39b54:	mov	r1, r2
   39b58:	add	r2, sp, #12
   39b5c:	str	r3, [r2, #8]!
   39b60:	str	r2, [sp]
   39b64:	mov	r3, #0
   39b68:	mov	r2, r3
   39b6c:	bl	399e8 <fputs@plt+0x28874>
   39b70:	str	r0, [r4]
   39b74:	ldr	r3, [sp, #20]
   39b78:	str	r3, [r4, #4]
   39b7c:	ldr	r2, [sp, #24]
   39b80:	add	r3, r3, r2
   39b84:	str	r3, [r4, #8]
   39b88:	add	sp, sp, #8
   39b8c:	ldr	r4, [sp]
   39b90:	ldr	lr, [sp, #4]
   39b94:	add	sp, sp, #8
   39b98:	add	sp, sp, #8
   39b9c:	bx	lr
   39ba0:	cmp	r1, #0
   39ba4:	bxeq	lr
   39ba8:	str	r4, [sp, #-8]!
   39bac:	str	lr, [sp, #4]
   39bb0:	sub	sp, sp, #8
   39bb4:	mov	r4, r2
   39bb8:	mov	r3, #0
   39bbc:	str	r3, [sp]
   39bc0:	ldr	r2, [r2]
   39bc4:	mov	r1, #19
   39bc8:	bl	399e8 <fputs@plt+0x28874>
   39bcc:	str	r0, [r4]
   39bd0:	add	sp, sp, #8
   39bd4:	ldr	r4, [sp]
   39bd8:	add	sp, sp, #4
   39bdc:	pop	{pc}		; (ldr pc, [sp], #4)
   39be0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   39be4:	strd	r6, [sp, #8]
   39be8:	strd	r8, [sp, #16]
   39bec:	str	lr, [sp, #24]
   39bf0:	sub	sp, sp, #52	; 0x34
   39bf4:	mov	r5, r1
   39bf8:	ldr	r4, [r0]
   39bfc:	ldr	r3, [r0, #488]	; 0x1e8
   39c00:	cmp	r3, #0
   39c04:	beq	39c4c <fputs@plt+0x28ad8>
   39c08:	mov	r6, r0
   39c0c:	ldrsh	r7, [r3, #34]	; 0x22
   39c10:	sub	r7, r7, #-268435455	; 0xf0000001
   39c14:	ldr	r8, [r3, #4]
   39c18:	add	r9, r8, r7, lsl #4
   39c1c:	ldrb	r1, [r4, #149]	; 0x95
   39c20:	mov	r2, #0
   39c24:	add	r1, r1, #4
   39c28:	ldr	r0, [r5]
   39c2c:	bl	1ce88 <fputs@plt+0xbd14>
   39c30:	cmp	r0, #0
   39c34:	bne	39c70 <fputs@plt+0x28afc>
   39c38:	ldr	r2, [r8, r7, lsl #4]
   39c3c:	movw	r1, #49348	; 0xc0c4
   39c40:	movt	r1, #8
   39c44:	mov	r0, r6
   39c48:	bl	3907c <fputs@plt+0x27f08>
   39c4c:	ldr	r1, [r5]
   39c50:	mov	r0, r4
   39c54:	bl	25c4c <fputs@plt+0x14ad8>
   39c58:	add	sp, sp, #52	; 0x34
   39c5c:	ldrd	r4, [sp]
   39c60:	ldrd	r6, [sp, #8]
   39c64:	ldrd	r8, [sp, #16]
   39c68:	add	sp, sp, #24
   39c6c:	pop	{pc}		; (ldr pc, [sp], #4)
   39c70:	ldr	r1, [r9, #4]
   39c74:	mov	r0, r4
   39c78:	bl	25c4c <fputs@plt+0x14ad8>
   39c7c:	mov	r2, #0
   39c80:	mov	r3, #0
   39c84:	strd	r2, [sp]
   39c88:	strd	r2, [sp, #8]
   39c8c:	strd	r2, [sp, #16]
   39c90:	strd	r2, [sp, #24]
   39c94:	strd	r2, [sp, #32]
   39c98:	strd	r2, [sp, #40]	; 0x28
   39c9c:	mvn	r3, #96	; 0x60
   39ca0:	strb	r3, [sp]
   39ca4:	ldr	r1, [r5, #4]
   39ca8:	ldr	r2, [r5, #8]
   39cac:	sub	r2, r2, r1
   39cb0:	asr	r3, r2, #31
   39cb4:	mov	r0, r4
   39cb8:	bl	1e244 <fputs@plt+0xd0d0>
   39cbc:	str	r0, [sp, #8]
   39cc0:	ldr	r3, [r5]
   39cc4:	str	r3, [sp, #12]
   39cc8:	mov	r3, #4096	; 0x1000
   39ccc:	str	r3, [sp, #4]
   39cd0:	mov	r2, #1
   39cd4:	mov	r1, sp
   39cd8:	mov	r0, r4
   39cdc:	bl	228ec <fputs@plt+0x11778>
   39ce0:	str	r0, [r9, #4]
   39ce4:	ldr	r1, [sp, #8]
   39ce8:	mov	r0, r4
   39cec:	bl	214f4 <fputs@plt+0x10380>
   39cf0:	b	39c4c <fputs@plt+0x28ad8>
   39cf4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   39cf8:	strd	r6, [sp, #8]
   39cfc:	strd	r8, [sp, #16]
   39d00:	strd	sl, [sp, #24]
   39d04:	str	lr, [sp, #32]
   39d08:	sub	sp, sp, #44	; 0x2c
   39d0c:	str	r0, [sp, #24]
   39d10:	str	r1, [sp, #4]
   39d14:	mov	r9, r2
   39d18:	mov	r6, r3
   39d1c:	ldr	r2, [r0]
   39d20:	str	r2, [sp, #8]
   39d24:	ldr	r4, [r0, #488]	; 0x1e8
   39d28:	cmp	r4, #0
   39d2c:	beq	3a094 <fputs@plt+0x28f20>
   39d30:	ldrb	r3, [r0, #454]	; 0x1c6
   39d34:	cmp	r3, #0
   39d38:	movne	r4, #0
   39d3c:	bne	3a094 <fputs@plt+0x28f20>
   39d40:	cmp	r1, #0
   39d44:	beq	39e54 <fputs@plt+0x28ce0>
   39d48:	cmp	r6, #0
   39d4c:	beq	3a0ec <fputs@plt+0x28f78>
   39d50:	ldr	r2, [r6]
   39d54:	ldr	r3, [sp, #4]
   39d58:	ldr	r3, [r3]
   39d5c:	cmp	r2, r3
   39d60:	bne	39ea8 <fputs@plt+0x28d34>
   39d64:	ldr	r3, [sp, #4]
   39d68:	ldr	r3, [r3]
   39d6c:	str	r3, [sp, #12]
   39d70:	ldr	r7, [r9, #4]
   39d74:	add	r7, r7, r3, lsl #3
   39d78:	add	r7, r7, #37	; 0x25
   39d7c:	ldr	r8, [r6]
   39d80:	cmp	r8, #0
   39d84:	ble	39db0 <fputs@plt+0x28c3c>
   39d88:	ldr	r5, [r6, #4]
   39d8c:	add	r8, r8, r8, lsl #2
   39d90:	add	r8, r5, r8, lsl #2
   39d94:	ldr	r0, [r5, #4]
   39d98:	bl	1c2f8 <fputs@plt+0xb184>
   39d9c:	add	r0, r0, #1
   39da0:	add	r7, r7, r0
   39da4:	add	r5, r5, #20
   39da8:	cmp	r5, r8
   39dac:	bne	39d94 <fputs@plt+0x28c20>
   39db0:	mov	r2, r7
   39db4:	asr	r3, r7, #31
   39db8:	ldr	r0, [sp, #8]
   39dbc:	bl	1d294 <fputs@plt+0xc120>
   39dc0:	subs	r5, r0, #0
   39dc4:	str	r5, [sp, #20]
   39dc8:	beq	39fa8 <fputs@plt+0x28e34>
   39dcc:	str	r4, [r5]
   39dd0:	ldr	r3, [r4, #16]
   39dd4:	str	r3, [r5, #4]
   39dd8:	ldr	r8, [sp, #12]
   39ddc:	add	r7, r5, r8, lsl #3
   39de0:	add	r3, r7, #36	; 0x24
   39de4:	mov	r7, r3
   39de8:	str	r3, [sp, #36]	; 0x24
   39dec:	str	r3, [r5, #8]
   39df0:	ldr	r2, [r9, #4]
   39df4:	ldr	r1, [r9]
   39df8:	mov	r0, r3
   39dfc:	bl	10fdc <memcpy@plt>
   39e00:	ldr	r3, [r9, #4]
   39e04:	mov	r2, #0
   39e08:	strb	r2, [r7, r3]
   39e0c:	mov	r0, r7
   39e10:	bl	14194 <fputs@plt+0x3020>
   39e14:	ldr	r3, [r9, #4]
   39e18:	str	r3, [sp, #32]
   39e1c:	str	r8, [r5, #20]
   39e20:	ldr	r3, [sp, #4]
   39e24:	cmp	r3, #0
   39e28:	beq	39ec0 <fputs@plt+0x28d4c>
   39e2c:	cmp	r8, #0
   39e30:	ble	3a038 <fputs@plt+0x28ec4>
   39e34:	mov	fp, #0
   39e38:	mov	sl, fp
   39e3c:	ldr	r3, [sp, #20]
   39e40:	add	r3, r3, #36	; 0x24
   39e44:	str	r3, [sp, #16]
   39e48:	str	r6, [sp, #28]
   39e4c:	ldr	r6, [sp, #4]
   39e50:	b	39f10 <fputs@plt+0x28d9c>
   39e54:	ldrsh	r3, [r4, #34]	; 0x22
   39e58:	subs	r2, r3, #1
   39e5c:	bmi	39fa0 <fputs@plt+0x28e2c>
   39e60:	cmp	r6, #0
   39e64:	beq	3a0d8 <fputs@plt+0x28f64>
   39e68:	ldr	r3, [r6]
   39e6c:	str	r3, [sp, #12]
   39e70:	cmp	r3, #1
   39e74:	bne	39e88 <fputs@plt+0x28d14>
   39e78:	ldr	r7, [r9, #4]
   39e7c:	add	r7, r7, #45	; 0x2d
   39e80:	ldr	r8, [r6]
   39e84:	b	39d88 <fputs@plt+0x28c14>
   39e88:	ldr	r1, [r4, #4]
   39e8c:	mov	r3, r9
   39e90:	ldr	r2, [r1, r2, lsl #4]
   39e94:	movw	r1, #49396	; 0xc0f4
   39e98:	movt	r1, #8
   39e9c:	bl	3907c <fputs@plt+0x27f08>
   39ea0:	ldr	r4, [sp, #4]
   39ea4:	b	3a094 <fputs@plt+0x28f20>
   39ea8:	movw	r1, #49460	; 0xc134
   39eac:	movt	r1, #8
   39eb0:	ldr	r0, [sp, #24]
   39eb4:	bl	3907c <fputs@plt+0x27f08>
   39eb8:	mov	r4, #0
   39ebc:	b	3a094 <fputs@plt+0x28f20>
   39ec0:	ldrsh	r3, [r4, #34]	; 0x22
   39ec4:	sub	r3, r3, #1
   39ec8:	ldr	r2, [sp, #20]
   39ecc:	str	r3, [r2, #36]	; 0x24
   39ed0:	cmp	r6, #0
   39ed4:	beq	3a038 <fputs@plt+0x28ec4>
   39ed8:	ldr	r3, [sp, #12]
   39edc:	cmp	r3, #0
   39ee0:	bgt	39fbc <fputs@plt+0x28e48>
   39ee4:	b	3a038 <fputs@plt+0x28ec4>
   39ee8:	ldr	r3, [sp, #16]
   39eec:	str	r5, [r3, sl, lsl #3]
   39ef0:	ldrsh	r3, [r4, #34]	; 0x22
   39ef4:	cmp	r3, r5
   39ef8:	ble	39f80 <fputs@plt+0x28e0c>
   39efc:	add	sl, sl, #1
   39f00:	add	fp, fp, #20
   39f04:	ldr	r3, [sp, #12]
   39f08:	cmp	sl, r3
   39f0c:	beq	39fb0 <fputs@plt+0x28e3c>
   39f10:	ldrsh	r7, [r4, #34]	; 0x22
   39f14:	cmp	r7, #0
   39f18:	ble	39f88 <fputs@plt+0x28e14>
   39f1c:	ldr	r9, [r4, #4]
   39f20:	ldr	r3, [r6, #4]
   39f24:	add	r3, r3, fp
   39f28:	ldr	r8, [r3, #4]
   39f2c:	mov	r5, #0
   39f30:	mov	r1, r8
   39f34:	ldr	r0, [r9, r5, lsl #4]
   39f38:	bl	14234 <fputs@plt+0x30c0>
   39f3c:	cmp	r0, #0
   39f40:	beq	39ee8 <fputs@plt+0x28d74>
   39f44:	add	r5, r5, #1
   39f48:	cmp	r5, r7
   39f4c:	bne	39f30 <fputs@plt+0x28dbc>
   39f50:	ldr	r6, [sp, #28]
   39f54:	ldr	r3, [sp, #4]
   39f58:	ldr	r3, [r3, #4]
   39f5c:	add	sl, sl, sl, lsl #2
   39f60:	add	r3, r3, sl, lsl #2
   39f64:	ldr	r2, [r3, #4]
   39f68:	movw	r1, #49556	; 0xc194
   39f6c:	movt	r1, #8
   39f70:	ldr	r0, [sp, #24]
   39f74:	bl	3907c <fputs@plt+0x27f08>
   39f78:	ldr	r4, [sp, #20]
   39f7c:	b	3a094 <fputs@plt+0x28f20>
   39f80:	ldr	r6, [sp, #28]
   39f84:	b	39f54 <fputs@plt+0x28de0>
   39f88:	ldr	r6, [sp, #28]
   39f8c:	b	39f54 <fputs@plt+0x28de0>
   39f90:	ldr	r0, [sp, #8]
   39f94:	bl	13e20 <fputs@plt+0x2cac>
   39f98:	ldr	r4, [sp, #20]
   39f9c:	b	3a094 <fputs@plt+0x28f20>
   39fa0:	ldr	r4, [sp, #4]
   39fa4:	b	3a094 <fputs@plt+0x28f20>
   39fa8:	ldr	r4, [sp, #20]
   39fac:	b	3a094 <fputs@plt+0x28f20>
   39fb0:	ldr	r6, [sp, #28]
   39fb4:	cmp	r6, #0
   39fb8:	beq	3a038 <fputs@plt+0x28ec4>
   39fbc:	ldr	r3, [sp, #32]
   39fc0:	add	r7, r3, #1
   39fc4:	ldr	r3, [sp, #36]	; 0x24
   39fc8:	add	r7, r3, r7
   39fcc:	mov	r8, #0
   39fd0:	mov	r9, r8
   39fd4:	ldr	r3, [sp, #20]
   39fd8:	add	fp, r3, #40	; 0x28
   39fdc:	mov	sl, r8
   39fe0:	str	r4, [sp, #16]
   39fe4:	ldr	r5, [sp, #12]
   39fe8:	ldr	r3, [r6, #4]
   39fec:	add	r3, r3, r8
   39ff0:	ldr	r0, [r3, #4]
   39ff4:	bl	1c2f8 <fputs@plt+0xb184>
   39ff8:	mov	r4, r0
   39ffc:	str	r7, [fp, r9, lsl #3]
   3a000:	ldr	r3, [r6, #4]
   3a004:	add	r3, r3, r8
   3a008:	mov	r2, r0
   3a00c:	ldr	r1, [r3, #4]
   3a010:	mov	r0, r7
   3a014:	bl	10fdc <memcpy@plt>
   3a018:	strb	sl, [r7, r4]
   3a01c:	add	r4, r4, #1
   3a020:	add	r7, r7, r4
   3a024:	add	r9, r9, #1
   3a028:	add	r8, r8, #20
   3a02c:	cmp	r9, r5
   3a030:	blt	39fe8 <fputs@plt+0x28e74>
   3a034:	ldr	r4, [sp, #16]
   3a038:	mov	r3, #0
   3a03c:	ldr	r5, [sp, #20]
   3a040:	mov	r2, r5
   3a044:	strb	r3, [r5, #24]
   3a048:	ldr	r3, [sp, #80]	; 0x50
   3a04c:	strb	r3, [r5, #25]
   3a050:	ldr	r3, [sp, #80]	; 0x50
   3a054:	asr	r3, r3, #8
   3a058:	strb	r3, [r5, #26]
   3a05c:	ldr	r0, [r4, #64]	; 0x40
   3a060:	ldr	r1, [r5, #8]
   3a064:	add	r0, r0, #56	; 0x38
   3a068:	bl	2569c <fputs@plt+0x14528>
   3a06c:	cmp	r5, r0
   3a070:	beq	39f90 <fputs@plt+0x28e1c>
   3a074:	cmp	r0, #0
   3a078:	beq	3a088 <fputs@plt+0x28f14>
   3a07c:	ldr	r3, [sp, #20]
   3a080:	str	r0, [r3, #12]
   3a084:	str	r3, [r0, #16]
   3a088:	ldr	r3, [sp, #20]
   3a08c:	str	r3, [r4, #16]
   3a090:	mov	r4, #0
   3a094:	mov	r1, r4
   3a098:	ldr	r4, [sp, #8]
   3a09c:	mov	r0, r4
   3a0a0:	bl	214f4 <fputs@plt+0x10380>
   3a0a4:	ldr	r1, [sp, #4]
   3a0a8:	mov	r0, r4
   3a0ac:	bl	25cf8 <fputs@plt+0x14b84>
   3a0b0:	mov	r1, r6
   3a0b4:	mov	r0, r4
   3a0b8:	bl	25cf8 <fputs@plt+0x14b84>
   3a0bc:	add	sp, sp, #44	; 0x2c
   3a0c0:	ldrd	r4, [sp]
   3a0c4:	ldrd	r6, [sp, #8]
   3a0c8:	ldrd	r8, [sp, #16]
   3a0cc:	ldrd	sl, [sp, #24]
   3a0d0:	add	sp, sp, #32
   3a0d4:	pop	{pc}		; (ldr pc, [sp], #4)
   3a0d8:	ldr	r7, [r9, #4]
   3a0dc:	add	r7, r7, #45	; 0x2d
   3a0e0:	mov	r3, #1
   3a0e4:	str	r3, [sp, #12]
   3a0e8:	b	39db0 <fputs@plt+0x28c3c>
   3a0ec:	ldr	r3, [sp, #4]
   3a0f0:	ldr	r3, [r3]
   3a0f4:	str	r3, [sp, #12]
   3a0f8:	ldr	r7, [r9, #4]
   3a0fc:	add	r7, r7, r3, lsl #3
   3a100:	add	r7, r7, #37	; 0x25
   3a104:	b	39db0 <fputs@plt+0x28c3c>
   3a108:	strd	r4, [sp, #-16]!
   3a10c:	str	r6, [sp, #8]
   3a110:	str	lr, [sp, #12]
   3a114:	subs	r4, r1, #0
   3a118:	beq	3a1cc <fputs@plt+0x29058>
   3a11c:	mov	r5, r0
   3a120:	mov	r6, #101	; 0x65
   3a124:	b	3a190 <fputs@plt+0x2901c>
   3a128:	ldr	r0, [r5]
   3a12c:	ldr	r3, [r0]
   3a130:	ldrb	r3, [r3, #149]	; 0x95
   3a134:	cmp	r3, #0
   3a138:	beq	3a144 <fputs@plt+0x28fd0>
   3a13c:	strb	r6, [r4]
   3a140:	b	3a19c <fputs@plt+0x29028>
   3a144:	ldr	r2, [r5, #16]
   3a148:	movw	r1, #49604	; 0xc1c4
   3a14c:	movt	r1, #8
   3a150:	bl	3907c <fputs@plt+0x27f08>
   3a154:	mov	r0, #1
   3a158:	b	3a1d8 <fputs@plt+0x29064>
   3a15c:	ldr	r1, [r4, #20]
   3a160:	mov	r0, r5
   3a164:	bl	3a1f8 <fputs@plt+0x29084>
   3a168:	cmp	r0, #0
   3a16c:	bne	3a1e8 <fputs@plt+0x29074>
   3a170:	ldr	r1, [r4, #16]
   3a174:	mov	r0, r5
   3a178:	bl	3a108 <fputs@plt+0x28f94>
   3a17c:	cmp	r0, #0
   3a180:	bne	3a1f0 <fputs@plt+0x2907c>
   3a184:	ldr	r4, [r4, #12]
   3a188:	cmp	r4, #0
   3a18c:	beq	3a1d8 <fputs@plt+0x29064>
   3a190:	ldrb	r3, [r4]
   3a194:	cmp	r3, #135	; 0x87
   3a198:	beq	3a128 <fputs@plt+0x28fb4>
   3a19c:	ldr	r3, [r4, #4]
   3a1a0:	tst	r3, #16384	; 0x4000
   3a1a4:	bne	3a1d4 <fputs@plt+0x29060>
   3a1a8:	tst	r3, #2048	; 0x800
   3a1ac:	beq	3a15c <fputs@plt+0x28fe8>
   3a1b0:	ldr	r1, [r4, #20]
   3a1b4:	mov	r0, r5
   3a1b8:	bl	3a27c <fputs@plt+0x29108>
   3a1bc:	cmp	r0, #0
   3a1c0:	beq	3a170 <fputs@plt+0x28ffc>
   3a1c4:	mov	r0, #1
   3a1c8:	b	3a1d8 <fputs@plt+0x29064>
   3a1cc:	mov	r0, #0
   3a1d0:	b	3a1d8 <fputs@plt+0x29064>
   3a1d4:	mov	r0, #0
   3a1d8:	ldrd	r4, [sp]
   3a1dc:	ldr	r6, [sp, #8]
   3a1e0:	add	sp, sp, #12
   3a1e4:	pop	{pc}		; (ldr pc, [sp], #4)
   3a1e8:	mov	r0, #1
   3a1ec:	b	3a1d8 <fputs@plt+0x29064>
   3a1f0:	mov	r0, #1
   3a1f4:	b	3a1d8 <fputs@plt+0x29064>
   3a1f8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3a1fc:	strd	r6, [sp, #8]
   3a200:	str	r8, [sp, #16]
   3a204:	str	lr, [sp, #20]
   3a208:	subs	r6, r1, #0
   3a20c:	moveq	r0, #0
   3a210:	beq	3a268 <fputs@plt+0x290f4>
   3a214:	ldr	r4, [r6, #4]
   3a218:	ldr	r3, [r6]
   3a21c:	cmp	r3, #0
   3a220:	ble	3a25c <fputs@plt+0x290e8>
   3a224:	mov	r7, r0
   3a228:	add	r4, r4, #20
   3a22c:	mov	r5, #0
   3a230:	ldr	r1, [r4, #-20]	; 0xffffffec
   3a234:	mov	r0, r7
   3a238:	bl	3a108 <fputs@plt+0x28f94>
   3a23c:	cmp	r0, #0
   3a240:	bne	3a264 <fputs@plt+0x290f0>
   3a244:	add	r5, r5, #1
   3a248:	add	r4, r4, #20
   3a24c:	ldr	r3, [r6]
   3a250:	cmp	r3, r5
   3a254:	bgt	3a230 <fputs@plt+0x290bc>
   3a258:	b	3a268 <fputs@plt+0x290f4>
   3a25c:	mov	r0, #0
   3a260:	b	3a268 <fputs@plt+0x290f4>
   3a264:	mov	r0, #1
   3a268:	ldrd	r4, [sp]
   3a26c:	ldrd	r6, [sp, #8]
   3a270:	ldr	r8, [sp, #16]
   3a274:	add	sp, sp, #20
   3a278:	pop	{pc}		; (ldr pc, [sp], #4)
   3a27c:	strd	r4, [sp, #-16]!
   3a280:	str	r6, [sp, #8]
   3a284:	str	lr, [sp, #12]
   3a288:	mov	r5, r0
   3a28c:	subs	r4, r1, #0
   3a290:	beq	3a344 <fputs@plt+0x291d0>
   3a294:	ldr	r1, [r4]
   3a298:	mov	r0, r5
   3a29c:	bl	3a1f8 <fputs@plt+0x29084>
   3a2a0:	cmp	r0, #0
   3a2a4:	bne	3a34c <fputs@plt+0x291d8>
   3a2a8:	ldr	r1, [r4, #28]
   3a2ac:	mov	r0, r5
   3a2b0:	bl	3a398 <fputs@plt+0x29224>
   3a2b4:	cmp	r0, #0
   3a2b8:	bne	3a360 <fputs@plt+0x291ec>
   3a2bc:	ldr	r1, [r4, #32]
   3a2c0:	mov	r0, r5
   3a2c4:	bl	3a108 <fputs@plt+0x28f94>
   3a2c8:	cmp	r0, #0
   3a2cc:	bne	3a368 <fputs@plt+0x291f4>
   3a2d0:	ldr	r1, [r4, #36]	; 0x24
   3a2d4:	mov	r0, r5
   3a2d8:	bl	3a1f8 <fputs@plt+0x29084>
   3a2dc:	cmp	r0, #0
   3a2e0:	bne	3a370 <fputs@plt+0x291fc>
   3a2e4:	ldr	r1, [r4, #40]	; 0x28
   3a2e8:	mov	r0, r5
   3a2ec:	bl	3a108 <fputs@plt+0x28f94>
   3a2f0:	cmp	r0, #0
   3a2f4:	bne	3a378 <fputs@plt+0x29204>
   3a2f8:	ldr	r1, [r4, #44]	; 0x2c
   3a2fc:	mov	r0, r5
   3a300:	bl	3a1f8 <fputs@plt+0x29084>
   3a304:	cmp	r0, #0
   3a308:	bne	3a380 <fputs@plt+0x2920c>
   3a30c:	ldr	r1, [r4, #56]	; 0x38
   3a310:	mov	r0, r5
   3a314:	bl	3a108 <fputs@plt+0x28f94>
   3a318:	cmp	r0, #0
   3a31c:	bne	3a388 <fputs@plt+0x29214>
   3a320:	ldr	r1, [r4, #60]	; 0x3c
   3a324:	mov	r0, r5
   3a328:	bl	3a108 <fputs@plt+0x28f94>
   3a32c:	cmp	r0, #0
   3a330:	bne	3a390 <fputs@plt+0x2921c>
   3a334:	ldr	r4, [r4, #48]	; 0x30
   3a338:	cmp	r4, #0
   3a33c:	bne	3a294 <fputs@plt+0x29120>
   3a340:	b	3a350 <fputs@plt+0x291dc>
   3a344:	mov	r0, #0
   3a348:	b	3a350 <fputs@plt+0x291dc>
   3a34c:	mov	r0, #1
   3a350:	ldrd	r4, [sp]
   3a354:	ldr	r6, [sp, #8]
   3a358:	add	sp, sp, #12
   3a35c:	pop	{pc}		; (ldr pc, [sp], #4)
   3a360:	mov	r0, #1
   3a364:	b	3a350 <fputs@plt+0x291dc>
   3a368:	mov	r0, #1
   3a36c:	b	3a350 <fputs@plt+0x291dc>
   3a370:	mov	r0, #1
   3a374:	b	3a350 <fputs@plt+0x291dc>
   3a378:	mov	r0, #1
   3a37c:	b	3a350 <fputs@plt+0x291dc>
   3a380:	mov	r0, #1
   3a384:	b	3a350 <fputs@plt+0x291dc>
   3a388:	mov	r0, #1
   3a38c:	b	3a350 <fputs@plt+0x291dc>
   3a390:	mov	r0, #1
   3a394:	b	3a350 <fputs@plt+0x291dc>
   3a398:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3a39c:	strd	r6, [sp, #8]
   3a3a0:	strd	r8, [sp, #16]
   3a3a4:	strd	sl, [sp, #24]
   3a3a8:	str	lr, [sp, #32]
   3a3ac:	sub	sp, sp, #12
   3a3b0:	subs	r8, r1, #0
   3a3b4:	moveq	r0, #0
   3a3b8:	beq	3a498 <fputs@plt+0x29324>
   3a3bc:	ldr	sl, [r0, #12]
   3a3c0:	ldr	r3, [r8]
   3a3c4:	cmp	r3, #0
   3a3c8:	ble	3a48c <fputs@plt+0x29318>
   3a3cc:	mov	r5, r0
   3a3d0:	add	r4, r8, #80	; 0x50
   3a3d4:	mov	r6, #0
   3a3d8:	mov	r9, r6
   3a3dc:	b	3a438 <fputs@plt+0x292c4>
   3a3e0:	ldr	r3, [r5]
   3a3e4:	mov	r1, r7
   3a3e8:	ldr	r0, [r3]
   3a3ec:	bl	214f4 <fputs@plt+0x10380>
   3a3f0:	str	r9, [fp, #-68]	; 0xffffffbc
   3a3f4:	ldr	r3, [r5, #4]
   3a3f8:	str	r3, [fp, #-72]	; 0xffffffb8
   3a3fc:	ldr	r1, [r4, #-52]	; 0xffffffcc
   3a400:	mov	r0, r5
   3a404:	bl	3a27c <fputs@plt+0x29108>
   3a408:	cmp	r0, #0
   3a40c:	bne	3a494 <fputs@plt+0x29320>
   3a410:	ldr	r1, [r4, #-24]	; 0xffffffe8
   3a414:	mov	r0, r5
   3a418:	bl	3a108 <fputs@plt+0x28f94>
   3a41c:	cmp	r0, #0
   3a420:	bne	3a4b4 <fputs@plt+0x29340>
   3a424:	add	r6, r6, #1
   3a428:	add	r4, r4, #72	; 0x48
   3a42c:	ldr	r3, [r8]
   3a430:	cmp	r3, r6
   3a434:	ble	3a498 <fputs@plt+0x29324>
   3a438:	ldr	r3, [r5, #8]
   3a43c:	cmp	r3, #0
   3a440:	bne	3a3fc <fputs@plt+0x29288>
   3a444:	mov	fp, r4
   3a448:	ldr	r7, [r4, #-68]	; 0xffffffbc
   3a44c:	cmp	r7, #0
   3a450:	beq	3a3e0 <fputs@plt+0x2926c>
   3a454:	mov	r1, sl
   3a458:	mov	r0, r7
   3a45c:	bl	14234 <fputs@plt+0x30c0>
   3a460:	cmp	r0, #0
   3a464:	beq	3a3e0 <fputs@plt+0x2926c>
   3a468:	str	r7, [sp]
   3a46c:	ldr	r3, [r5, #20]
   3a470:	ldr	r2, [r5, #16]
   3a474:	movw	r1, #49628	; 0xc1dc
   3a478:	movt	r1, #8
   3a47c:	ldr	r0, [r5]
   3a480:	bl	3907c <fputs@plt+0x27f08>
   3a484:	mov	r0, #1
   3a488:	b	3a498 <fputs@plt+0x29324>
   3a48c:	mov	r0, #0
   3a490:	b	3a498 <fputs@plt+0x29324>
   3a494:	mov	r0, #1
   3a498:	add	sp, sp, #12
   3a49c:	ldrd	r4, [sp]
   3a4a0:	ldrd	r6, [sp, #8]
   3a4a4:	ldrd	r8, [sp, #16]
   3a4a8:	ldrd	sl, [sp, #24]
   3a4ac:	add	sp, sp, #32
   3a4b0:	pop	{pc}		; (ldr pc, [sp], #4)
   3a4b4:	mov	r0, #1
   3a4b8:	b	3a498 <fputs@plt+0x29324>
   3a4bc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3a4c0:	strd	r6, [sp, #8]
   3a4c4:	strd	r8, [sp, #16]
   3a4c8:	strd	sl, [sp, #24]
   3a4cc:	str	lr, [sp, #32]
   3a4d0:	sub	sp, sp, #28
   3a4d4:	mov	r1, r0
   3a4d8:	str	r0, [sp, #20]
   3a4dc:	ldr	lr, [sp, #64]	; 0x40
   3a4e0:	ldr	r9, [sp, #68]	; 0x44
   3a4e4:	ldrh	r0, [sp, #72]	; 0x48
   3a4e8:	str	r0, [sp]
   3a4ec:	ldr	r6, [sp, #76]	; 0x4c
   3a4f0:	ldr	r7, [r1, #4]
   3a4f4:	ldr	r8, [r6, #16]
   3a4f8:	ldr	r4, [r1, #12]
   3a4fc:	ldr	r1, [r1]
   3a500:	ldr	r0, [r1]
   3a504:	str	r0, [sp, #4]
   3a508:	ldr	r1, [r1, #4]
   3a50c:	str	r1, [sp, #12]
   3a510:	ldrb	r1, [r4, #16]
   3a514:	str	r1, [sp, #16]
   3a518:	ldr	r5, [r6]
   3a51c:	mov	r1, #0
   3a520:	ldr	r0, [sp, #80]	; 0x50
   3a524:	str	r1, [r0]
   3a528:	strd	r2, [r4]
   3a52c:	ldr	r2, [r6, #4]
   3a530:	cmp	r5, r1
   3a534:	ble	3a5ac <fputs@plt+0x29438>
   3a538:	mov	ip, r1
   3a53c:	mov	r6, r4
   3a540:	ldr	r4, [sp, #76]	; 0x4c
   3a544:	b	3a558 <fputs@plt+0x293e4>
   3a548:	add	ip, ip, #1
   3a54c:	add	r2, r2, #12
   3a550:	cmp	r5, ip
   3a554:	beq	3a5a0 <fputs@plt+0x2942c>
   3a558:	ldr	r3, [r2, #8]
   3a55c:	add	r3, r3, r3, lsl #1
   3a560:	ldr	r1, [r7, #20]
   3a564:	add	r3, r1, r3, lsl #4
   3a568:	mov	r1, #0
   3a56c:	strb	r1, [r2, #5]
   3a570:	ldrd	r0, [r3, #32]
   3a574:	and	sl, r0, lr
   3a578:	and	fp, r1, r9
   3a57c:	cmp	r1, fp
   3a580:	cmpeq	r0, sl
   3a584:	bne	3a548 <fputs@plt+0x293d4>
   3a588:	ldrh	r3, [r3, #18]
   3a58c:	ldr	r1, [sp]
   3a590:	tst	r1, r3
   3a594:	moveq	r3, #1
   3a598:	strbeq	r3, [r2, #5]
   3a59c:	b	3a548 <fputs@plt+0x293d4>
   3a5a0:	str	r4, [sp, #76]	; 0x4c
   3a5a4:	mov	r4, r6
   3a5a8:	ldr	r6, [sp, #76]	; 0x4c
   3a5ac:	lsl	r2, r5, #3
   3a5b0:	mov	r1, #0
   3a5b4:	mov	r0, r8
   3a5b8:	bl	10f40 <memset@plt>
   3a5bc:	mov	r3, #0
   3a5c0:	str	r3, [r6, #24]
   3a5c4:	str	r3, [r6, #20]
   3a5c8:	str	r3, [r6, #32]
   3a5cc:	movw	r0, #40750	; 0x9f2e
   3a5d0:	movt	r0, #41607	; 0xa287
   3a5d4:	movw	r1, #17070	; 0x42ae
   3a5d8:	movt	r1, #21613	; 0x546d
   3a5dc:	strd	r0, [r6, #40]	; 0x28
   3a5e0:	mov	r0, #25
   3a5e4:	mov	r1, #0
   3a5e8:	strd	r0, [r6, #48]	; 0x30
   3a5ec:	str	r3, [r6, #56]	; 0x38
   3a5f0:	ldr	r3, [sp, #16]
   3a5f4:	add	r1, r3, r3, lsl #3
   3a5f8:	ldr	r3, [sp, #12]
   3a5fc:	add	r1, r3, r1, lsl #3
   3a600:	ldrd	r2, [r1, #64]	; 0x40
   3a604:	strd	r2, [r6, #64]	; 0x40
   3a608:	ldr	r1, [r1, #24]
   3a60c:	ldr	r3, [sp, #4]
   3a610:	ldr	r0, [r3]
   3a614:	bl	1a694 <fputs@plt+0x9520>
   3a618:	ldr	r9, [r0, #8]
   3a61c:	ldr	r3, [r9]
   3a620:	ldr	r3, [r3, #12]
   3a624:	mov	r1, r6
   3a628:	mov	r0, r9
   3a62c:	blx	r3
   3a630:	cmp	r0, #0
   3a634:	beq	3a65c <fputs@plt+0x294e8>
   3a638:	cmp	r0, #7
   3a63c:	beq	3a6bc <fputs@plt+0x29548>
   3a640:	ldr	r2, [r9, #8]
   3a644:	cmp	r2, #0
   3a648:	beq	3a6cc <fputs@plt+0x29558>
   3a64c:	movw	r1, #48244	; 0xbc74
   3a650:	movt	r1, #8
   3a654:	ldr	r0, [sp, #4]
   3a658:	bl	3907c <fputs@plt+0x27f08>
   3a65c:	ldr	r0, [r9, #8]
   3a660:	bl	2143c <fputs@plt+0x102c8>
   3a664:	mov	r3, #0
   3a668:	str	r3, [r9, #8]
   3a66c:	ldr	r3, [sp, #4]
   3a670:	ldr	r9, [r3, #68]	; 0x44
   3a674:	cmp	r9, #0
   3a678:	bne	3a714 <fputs@plt+0x295a0>
   3a67c:	cmp	r5, #0
   3a680:	ble	3a838 <fputs@plt+0x296c4>
   3a684:	mov	r3, r9
   3a688:	mov	r1, #0
   3a68c:	ldr	r2, [r4, #48]	; 0x30
   3a690:	str	r1, [r2, r3, lsl #2]
   3a694:	add	r3, r3, #1
   3a698:	cmp	r5, r3
   3a69c:	bne	3a68c <fputs@plt+0x29518>
   3a6a0:	mov	r3, #0
   3a6a4:	strh	r3, [r4, #30]
   3a6a8:	ldr	r1, [r6, #4]
   3a6ac:	mvn	lr, #0
   3a6b0:	add	r3, r8, #4
   3a6b4:	str	r3, [sp, #8]
   3a6b8:	b	3a770 <fputs@plt+0x295fc>
   3a6bc:	ldr	r3, [sp, #4]
   3a6c0:	ldr	r0, [r3]
   3a6c4:	bl	13e20 <fputs@plt+0x2cac>
   3a6c8:	b	3a65c <fputs@plt+0x294e8>
   3a6cc:	bl	1c178 <fputs@plt+0xb004>
   3a6d0:	mov	r2, r0
   3a6d4:	movw	r1, #48244	; 0xbc74
   3a6d8:	movt	r1, #8
   3a6dc:	ldr	r0, [sp, #4]
   3a6e0:	bl	3907c <fputs@plt+0x27f08>
   3a6e4:	b	3a65c <fputs@plt+0x294e8>
   3a6e8:	ldr	r3, [sp, #16]
   3a6ec:	add	r3, r3, r3, lsl #3
   3a6f0:	ldr	r2, [sp, #12]
   3a6f4:	add	r3, r2, r3, lsl #3
   3a6f8:	ldr	r3, [r3, #24]
   3a6fc:	ldr	r2, [r3]
   3a700:	movw	r1, #49676	; 0xc20c
   3a704:	movt	r1, #8
   3a708:	ldr	r0, [sp, #4]
   3a70c:	bl	3907c <fputs@plt+0x27f08>
   3a710:	mov	r9, #1
   3a714:	mov	r0, r9
   3a718:	add	sp, sp, #28
   3a71c:	ldrd	r4, [sp]
   3a720:	ldrd	r6, [sp, #8]
   3a724:	ldrd	r8, [sp, #16]
   3a728:	ldrd	sl, [sp, #24]
   3a72c:	add	sp, sp, #32
   3a730:	pop	{pc}		; (ldr pc, [sp], #4)
   3a734:	ldrh	r3, [r2, #18]
   3a738:	tst	r3, #1
   3a73c:	beq	3a760 <fputs@plt+0x295ec>
   3a740:	mov	r3, #0
   3a744:	str	r3, [r6, #32]
   3a748:	ldr	r3, [r6, #56]	; 0x38
   3a74c:	bic	r3, r3, #1
   3a750:	str	r3, [r6, #56]	; 0x38
   3a754:	ldr	r3, [sp, #80]	; 0x50
   3a758:	mov	r2, #1
   3a75c:	str	r2, [r3]
   3a760:	add	r9, r9, #1
   3a764:	add	r1, r1, #12
   3a768:	cmp	r5, r9
   3a76c:	beq	3a844 <fputs@plt+0x296d0>
   3a770:	str	r9, [sp]
   3a774:	ldr	r3, [r8, r9, lsl #3]
   3a778:	subs	r3, r3, #1
   3a77c:	bmi	3a760 <fputs@plt+0x295ec>
   3a780:	ldr	r2, [r1, #8]
   3a784:	cmp	r5, r3
   3a788:	movgt	r0, #0
   3a78c:	movle	r0, #1
   3a790:	orrs	r0, r0, r2, lsr #31
   3a794:	bne	3a6e8 <fputs@plt+0x29574>
   3a798:	ldr	r0, [r7, #12]
   3a79c:	cmp	r0, r2
   3a7a0:	ble	3a6e8 <fputs@plt+0x29574>
   3a7a4:	ldr	sl, [r4, #48]	; 0x30
   3a7a8:	ldr	r0, [sl, r3, lsl #2]
   3a7ac:	cmp	r0, #0
   3a7b0:	bne	3a6e8 <fputs@plt+0x29574>
   3a7b4:	ldrb	r0, [r1, #5]
   3a7b8:	cmp	r0, #0
   3a7bc:	beq	3a6e8 <fputs@plt+0x29574>
   3a7c0:	add	r2, r2, r2, lsl #1
   3a7c4:	ldr	r0, [r7, #20]
   3a7c8:	add	r2, r0, r2, lsl #4
   3a7cc:	ldr	ip, [r2, #32]
   3a7d0:	ldr	r0, [r2, #36]	; 0x24
   3a7d4:	ldr	fp, [r4]
   3a7d8:	orr	ip, fp, ip
   3a7dc:	ldr	fp, [r4, #4]
   3a7e0:	orr	r0, fp, r0
   3a7e4:	str	ip, [r4]
   3a7e8:	str	r0, [r4, #4]
   3a7ec:	str	r2, [sl, r3, lsl #2]
   3a7f0:	cmp	lr, r3
   3a7f4:	movlt	lr, r3
   3a7f8:	cmp	r3, #15
   3a7fc:	bgt	3a734 <fputs@plt+0x295c0>
   3a800:	ldr	r0, [sp, #8]
   3a804:	ldr	ip, [sp]
   3a808:	ldrb	r0, [r0, ip, lsl #3]
   3a80c:	cmp	r0, #0
   3a810:	beq	3a734 <fputs@plt+0x295c0>
   3a814:	ldrh	r0, [r4, #30]
   3a818:	mov	ip, #1
   3a81c:	orr	r3, r0, ip, lsl r3
   3a820:	strh	r3, [r4, #30]
   3a824:	b	3a734 <fputs@plt+0x295c0>
   3a828:	vmov	r0, r1, d7
   3a82c:	bl	85170 <fputs@plt+0x73ffc>
   3a830:	bl	157cc <fputs@plt+0x4658>
   3a834:	b	3a8cc <fputs@plt+0x29758>
   3a838:	mov	r3, #0
   3a83c:	strh	r3, [r4, #30]
   3a840:	mvn	lr, #0
   3a844:	add	lr, lr, #1
   3a848:	strh	lr, [r4, #40]	; 0x28
   3a84c:	ldr	r3, [r6, #20]
   3a850:	str	r3, [r4, #24]
   3a854:	ldr	r3, [r6, #28]
   3a858:	strb	r3, [r4, #28]
   3a85c:	mov	r3, #0
   3a860:	str	r3, [r6, #28]
   3a864:	ldr	r3, [r6, #24]
   3a868:	str	r3, [r4, #32]
   3a86c:	ldr	r3, [r6, #32]
   3a870:	cmp	r3, #0
   3a874:	ldrsbne	r3, [r6, #8]
   3a878:	moveq	r3, #0
   3a87c:	strb	r3, [r4, #29]
   3a880:	mov	r3, #0
   3a884:	strh	r3, [r4, #18]
   3a888:	vldr	d7, [r6, #40]	; 0x28
   3a88c:	vldr	d6, [pc, #148]	; 3a928 <fputs@plt+0x297b4>
   3a890:	vcmpe.f64	d7, d6
   3a894:	vmrs	APSR_nzcv, fpscr
   3a898:	movls	r0, #0
   3a89c:	bls	3a8cc <fputs@plt+0x29758>
   3a8a0:	vldr	d6, [pc, #136]	; 3a930 <fputs@plt+0x297bc>
   3a8a4:	vcmpe.f64	d7, d6
   3a8a8:	vmrs	APSR_nzcv, fpscr
   3a8ac:	bls	3a828 <fputs@plt+0x296b4>
   3a8b0:	vmov	r3, s15
   3a8b4:	lsr	r3, r3, #20
   3a8b8:	sub	r3, r3, #1020	; 0x3fc
   3a8bc:	sub	r3, r3, #2
   3a8c0:	add	r3, r3, r3, lsl #2
   3a8c4:	lsl	r0, r3, #1
   3a8c8:	sxth	r0, r0
   3a8cc:	strh	r0, [r4, #20]
   3a8d0:	ldrd	r0, [r6, #48]	; 0x30
   3a8d4:	bl	157cc <fputs@plt+0x4658>
   3a8d8:	strh	r0, [r4, #22]
   3a8dc:	ldr	r3, [r6, #56]	; 0x38
   3a8e0:	tst	r3, #1
   3a8e4:	ldr	r3, [r4, #36]	; 0x24
   3a8e8:	orrne	r3, r3, #4096	; 0x1000
   3a8ec:	biceq	r3, r3, #4096	; 0x1000
   3a8f0:	str	r3, [r4, #36]	; 0x24
   3a8f4:	mov	r1, r4
   3a8f8:	ldr	r0, [sp, #20]
   3a8fc:	bl	24ae4 <fputs@plt+0x13970>
   3a900:	mov	r9, r0
   3a904:	ldrb	r3, [r4, #28]
   3a908:	cmp	r3, #0
   3a90c:	beq	3a714 <fputs@plt+0x295a0>
   3a910:	ldr	r0, [r4, #32]
   3a914:	bl	2143c <fputs@plt+0x102c8>
   3a918:	mov	r3, #0
   3a91c:	strb	r3, [r4, #28]
   3a920:	b	3a714 <fputs@plt+0x295a0>
   3a924:	nop	{0}
   3a928:	andeq	r0, r0, r0
   3a92c:	svccc	0x00f00000	; IMB
   3a930:	andeq	r0, r0, r0
   3a934:	bicsmi	ip, sp, r5, ror #26
   3a938:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3a93c:	strd	r6, [sp, #8]
   3a940:	strd	r8, [sp, #16]
   3a944:	strd	sl, [sp, #24]
   3a948:	str	lr, [sp, #32]
   3a94c:	sub	sp, sp, #108	; 0x6c
   3a950:	str	r0, [sp, #56]	; 0x38
   3a954:	strd	r2, [sp, #48]	; 0x30
   3a958:	ldr	fp, [sp, #144]	; 0x90
   3a95c:	ldr	lr, [sp, #148]	; 0x94
   3a960:	str	lr, [sp, #60]	; 0x3c
   3a964:	ldr	r3, [r0]
   3a968:	ldr	r1, [r3]
   3a96c:	str	r1, [sp, #24]
   3a970:	ldr	r5, [r0, #4]
   3a974:	ldr	r1, [r0, #12]
   3a978:	str	r1, [sp, #28]
   3a97c:	ldr	ip, [r3, #4]
   3a980:	str	ip, [sp, #32]
   3a984:	ldrb	r1, [r1, #16]
   3a988:	str	r1, [sp, #44]	; 0x2c
   3a98c:	ldr	r4, [r0, #8]
   3a990:	ldr	r3, [r5, #20]
   3a994:	ldr	r0, [r5, #12]
   3a998:	cmp	r0, #0
   3a99c:	ble	3aa94 <fputs@plt+0x29920>
   3a9a0:	add	r2, r1, r1, lsl #3
   3a9a4:	add	r2, ip, r2, lsl #3
   3a9a8:	ldr	ip, [r2, #52]	; 0x34
   3a9ac:	mov	r2, #0
   3a9b0:	mov	sl, r2
   3a9b4:	str	r5, [sp, #40]	; 0x28
   3a9b8:	mov	r5, r4
   3a9bc:	mov	r4, lr
   3a9c0:	b	3a9d4 <fputs@plt+0x29860>
   3a9c4:	add	r2, r2, #1
   3a9c8:	add	r3, r3, #48	; 0x30
   3a9cc:	cmp	r2, r0
   3a9d0:	beq	3aa08 <fputs@plt+0x29894>
   3a9d4:	ldr	r1, [r3, #8]
   3a9d8:	cmp	r1, ip
   3a9dc:	bne	3a9c4 <fputs@plt+0x29850>
   3a9e0:	ldr	r1, [r3, #36]	; 0x24
   3a9e4:	ldr	lr, [r3, #32]
   3a9e8:	and	r6, fp, lr
   3a9ec:	and	r7, r4, r1
   3a9f0:	orrs	r1, r6, r7
   3a9f4:	bne	3a9c4 <fputs@plt+0x29850>
   3a9f8:	ldrh	r1, [r3, #18]
   3a9fc:	bics	r1, r1, #2432	; 0x980
   3aa00:	addne	sl, sl, #1
   3aa04:	b	3a9c4 <fputs@plt+0x29850>
   3aa08:	mov	r4, r5
   3aa0c:	ldr	r5, [sp, #40]	; 0x28
   3aa10:	cmp	r4, #0
   3aa14:	moveq	r7, #0
   3aa18:	beq	3aab8 <fputs@plt+0x29944>
   3aa1c:	ldr	r7, [r4]
   3aa20:	cmp	r7, #0
   3aa24:	ble	3aa9c <fputs@plt+0x29928>
   3aa28:	ldr	r3, [r4, #4]
   3aa2c:	ldr	r1, [r3]
   3aa30:	ldrb	r2, [r1]
   3aa34:	cmp	r2, #152	; 0x98
   3aa38:	bne	3aaa4 <fputs@plt+0x29930>
   3aa3c:	ldr	r2, [sp, #44]	; 0x2c
   3aa40:	add	r2, r2, r2, lsl #3
   3aa44:	ldr	r0, [sp, #32]
   3aa48:	add	r2, r0, r2, lsl #3
   3aa4c:	ldr	ip, [r2, #52]	; 0x34
   3aa50:	ldr	r2, [r1, #28]
   3aa54:	cmp	r2, ip
   3aa58:	bne	3aaac <fputs@plt+0x29938>
   3aa5c:	mov	r2, #0
   3aa60:	add	r2, r2, #1
   3aa64:	cmp	r7, r2
   3aa68:	beq	3aab8 <fputs@plt+0x29944>
   3aa6c:	ldr	r1, [r3, #20]
   3aa70:	ldrb	r0, [r1]
   3aa74:	cmp	r0, #152	; 0x98
   3aa78:	bne	3aab4 <fputs@plt+0x29940>
   3aa7c:	add	r3, r3, #20
   3aa80:	ldr	r1, [r1, #28]
   3aa84:	cmp	r1, ip
   3aa88:	beq	3aa60 <fputs@plt+0x298ec>
   3aa8c:	mov	r7, #0
   3aa90:	b	3aab8 <fputs@plt+0x29944>
   3aa94:	mov	sl, #0
   3aa98:	b	3aa10 <fputs@plt+0x2989c>
   3aa9c:	mov	r7, #0
   3aaa0:	b	3aab8 <fputs@plt+0x29944>
   3aaa4:	mov	r7, #0
   3aaa8:	b	3aab8 <fputs@plt+0x29944>
   3aaac:	mov	r7, #0
   3aab0:	b	3aab8 <fputs@plt+0x29944>
   3aab4:	mov	r7, #0
   3aab8:	lsl	r3, r7, #3
   3aabc:	str	r3, [sp, #40]	; 0x28
   3aac0:	add	r2, sl, sl, lsl #2
   3aac4:	add	r2, r3, r2, lsl #2
   3aac8:	add	r2, r2, #72	; 0x48
   3aacc:	mov	r3, #0
   3aad0:	ldr	r1, [sp, #24]
   3aad4:	ldr	r0, [r1]
   3aad8:	bl	1d294 <fputs@plt+0xc120>
   3aadc:	subs	r6, r0, #0
   3aae0:	beq	3ab50 <fputs@plt+0x299dc>
   3aae4:	add	r0, r6, #72	; 0x48
   3aae8:	add	lr, sl, sl, lsl #1
   3aaec:	add	lr, r0, lr, lsl #2
   3aaf0:	str	sl, [r6]
   3aaf4:	str	r7, [r6, #8]
   3aaf8:	str	r0, [r6, #4]
   3aafc:	str	lr, [r6, #12]
   3ab00:	ldr	r3, [sp, #40]	; 0x28
   3ab04:	add	r3, lr, r3
   3ab08:	str	r3, [r6, #16]
   3ab0c:	ldr	r3, [r5, #20]
   3ab10:	ldr	r2, [r5, #12]
   3ab14:	cmp	r2, #0
   3ab18:	ble	3abf8 <fputs@plt+0x29a84>
   3ab1c:	mov	r2, #0
   3ab20:	mov	sl, r2
   3ab24:	ldr	r1, [sp, #44]	; 0x2c
   3ab28:	add	r1, r1, r1, lsl #3
   3ab2c:	ldr	ip, [sp, #32]
   3ab30:	add	r1, ip, r1, lsl #3
   3ab34:	strd	r8, [sp, #32]
   3ab38:	str	r7, [sp, #44]	; 0x2c
   3ab3c:	str	r6, [sp, #64]	; 0x40
   3ab40:	mov	r9, r0
   3ab44:	str	lr, [sp, #80]	; 0x50
   3ab48:	ldr	lr, [sp, #60]	; 0x3c
   3ab4c:	b	3ab90 <fputs@plt+0x29a1c>
   3ab50:	movw	r1, #49704	; 0xc228
   3ab54:	movt	r1, #8
   3ab58:	ldr	r0, [sp, #24]
   3ab5c:	bl	3907c <fputs@plt+0x27f08>
   3ab60:	mov	r3, #7
   3ab64:	str	r3, [sp, #60]	; 0x3c
   3ab68:	b	3af84 <fputs@plt+0x29e10>
   3ab6c:	cmp	r0, #64	; 0x40
   3ab70:	ldrbeq	r0, [r3, #23]
   3ab74:	strb	r0, [ip, #4]
   3ab78:	add	sl, sl, #1
   3ab7c:	add	r2, r2, #1
   3ab80:	add	r3, r3, #48	; 0x30
   3ab84:	ldr	r0, [r5, #12]
   3ab88:	cmp	r2, r0
   3ab8c:	bge	3abec <fputs@plt+0x29a78>
   3ab90:	ldr	ip, [r3, #8]
   3ab94:	ldr	r0, [r1, #52]	; 0x34
   3ab98:	cmp	ip, r0
   3ab9c:	bne	3ab7c <fputs@plt+0x29a08>
   3aba0:	ldr	ip, [r3, #32]
   3aba4:	ldr	r0, [r3, #36]	; 0x24
   3aba8:	and	r6, fp, ip
   3abac:	and	r7, lr, r0
   3abb0:	orrs	r0, r6, r7
   3abb4:	bne	3ab7c <fputs@plt+0x29a08>
   3abb8:	ldrh	r0, [r3, #18]
   3abbc:	bics	r0, r0, #2432	; 0x980
   3abc0:	beq	3ab7c <fputs@plt+0x29a08>
   3abc4:	add	r0, sl, sl, lsl #1
   3abc8:	add	ip, r9, r0, lsl #2
   3abcc:	ldr	r8, [r3, #12]
   3abd0:	str	r8, [r9, r0, lsl #2]
   3abd4:	str	r2, [ip, #8]
   3abd8:	ldrb	r0, [r3, #18]
   3abdc:	cmp	r0, #1
   3abe0:	moveq	r0, #2
   3abe4:	bne	3ab6c <fputs@plt+0x299f8>
   3abe8:	b	3ab74 <fputs@plt+0x29a00>
   3abec:	ldr	r7, [sp, #44]	; 0x2c
   3abf0:	ldr	r6, [sp, #64]	; 0x40
   3abf4:	ldr	lr, [sp, #80]	; 0x50
   3abf8:	cmp	r7, #0
   3abfc:	ble	3ac40 <fputs@plt+0x29acc>
   3ac00:	mov	r3, lr
   3ac04:	ldr	r2, [sp, #40]	; 0x28
   3ac08:	add	lr, lr, r2
   3ac0c:	mov	r2, #0
   3ac10:	ldr	r1, [r4, #4]
   3ac14:	ldr	r1, [r1, r2]
   3ac18:	ldrsh	r1, [r1, #32]
   3ac1c:	str	r1, [r3]
   3ac20:	ldr	r1, [r4, #4]
   3ac24:	add	r1, r1, r2
   3ac28:	ldrb	r1, [r1, #12]
   3ac2c:	strb	r1, [r3, #4]
   3ac30:	add	r2, r2, #20
   3ac34:	add	r3, r3, #8
   3ac38:	cmp	r3, lr
   3ac3c:	bne	3ac10 <fputs@plt+0x29a9c>
   3ac40:	mov	r3, #0
   3ac44:	ldr	r1, [sp, #28]
   3ac48:	strh	r3, [r1, #18]
   3ac4c:	mov	r2, #1024	; 0x400
   3ac50:	str	r2, [r1, #36]	; 0x24
   3ac54:	strh	r3, [r1, #40]	; 0x28
   3ac58:	strb	r3, [r1, #28]
   3ac5c:	ldr	r3, [r6]
   3ac60:	str	r3, [sp, #44]	; 0x2c
   3ac64:	mov	r2, r3
   3ac68:	ldr	r3, [sp, #24]
   3ac6c:	ldr	r0, [r3]
   3ac70:	bl	2210c <fputs@plt+0x10f98>
   3ac74:	cmp	r0, #0
   3ac78:	bne	3ad3c <fputs@plt+0x29bc8>
   3ac7c:	add	r3, sp, #100	; 0x64
   3ac80:	str	r3, [sp, #16]
   3ac84:	str	r6, [sp, #12]
   3ac88:	mov	r3, #0
   3ac8c:	str	r3, [sp, #8]
   3ac90:	mvn	r2, #0
   3ac94:	mvn	r3, #0
   3ac98:	strd	r2, [sp]
   3ac9c:	ldrd	sl, [sp, #48]	; 0x30
   3aca0:	mov	r2, sl
   3aca4:	mov	r3, fp
   3aca8:	ldr	r0, [sp, #56]	; 0x38
   3acac:	bl	3a4bc <fputs@plt+0x29348>
   3acb0:	subs	r3, r0, #0
   3acb4:	str	r3, [sp, #60]	; 0x3c
   3acb8:	bne	3af68 <fputs@plt+0x29df4>
   3acbc:	mvn	r4, sl
   3acc0:	mvn	r7, fp
   3acc4:	ldr	r3, [sp, #28]
   3acc8:	ldr	r2, [r3]
   3accc:	ldr	r3, [r3, #4]
   3acd0:	and	r2, r4, r2
   3acd4:	str	r2, [sp, #32]
   3acd8:	and	r3, r7, r3
   3acdc:	str	r3, [sp, #36]	; 0x24
   3ace0:	ldrd	r2, [sp, #32]
   3ace4:	orrs	r3, r2, r3
   3ace8:	beq	3af68 <fputs@plt+0x29df4>
   3acec:	ldr	r3, [sp, #100]	; 0x64
   3acf0:	str	r3, [sp, #84]	; 0x54
   3acf4:	cmp	r3, #0
   3acf8:	moveq	r2, #0
   3acfc:	moveq	r3, #0
   3ad00:	strdeq	r2, [sp, #64]	; 0x40
   3ad04:	bne	3ad58 <fputs@plt+0x29be4>
   3ad08:	ldr	r3, [sp, #44]	; 0x2c
   3ad0c:	add	r3, r3, r3, lsl #1
   3ad10:	lsl	r3, r3, #2
   3ad14:	str	r3, [sp, #80]	; 0x50
   3ad18:	ldr	r3, [sp, #84]	; 0x54
   3ad1c:	str	r3, [sp, #88]	; 0x58
   3ad20:	mov	r0, #0
   3ad24:	mov	r1, #0
   3ad28:	mov	r3, #1
   3ad2c:	str	r3, [sp, #92]	; 0x5c
   3ad30:	str	r5, [sp, #72]	; 0x48
   3ad34:	str	r4, [sp, #40]	; 0x28
   3ad38:	b	3ae38 <fputs@plt+0x29cc4>
   3ad3c:	mov	r1, r6
   3ad40:	ldr	r3, [sp, #24]
   3ad44:	ldr	r0, [r3]
   3ad48:	bl	214f4 <fputs@plt+0x10380>
   3ad4c:	mov	r3, #7
   3ad50:	str	r3, [sp, #60]	; 0x3c
   3ad54:	b	3af84 <fputs@plt+0x29e10>
   3ad58:	add	r3, sp, #100	; 0x64
   3ad5c:	str	r3, [sp, #16]
   3ad60:	str	r6, [sp, #12]
   3ad64:	mov	r3, #1
   3ad68:	str	r3, [sp, #8]
   3ad6c:	mvn	r2, #0
   3ad70:	mvn	r3, #0
   3ad74:	strd	r2, [sp]
   3ad78:	ldrd	r2, [sp, #48]	; 0x30
   3ad7c:	ldr	r0, [sp, #56]	; 0x38
   3ad80:	bl	3a4bc <fputs@plt+0x29348>
   3ad84:	ldr	r3, [sp, #28]
   3ad88:	ldr	r2, [r3]
   3ad8c:	ldr	r3, [r3, #4]
   3ad90:	and	r2, r4, r2
   3ad94:	str	r2, [sp, #64]	; 0x40
   3ad98:	and	r3, r7, r3
   3ad9c:	str	r3, [sp, #68]	; 0x44
   3ada0:	ldrd	r2, [sp, #64]	; 0x40
   3ada4:	mov	r1, r2
   3ada8:	orrs	r3, r1, r3
   3adac:	moveq	r3, #1
   3adb0:	movne	r3, #0
   3adb4:	str	r3, [sp, #84]	; 0x54
   3adb8:	cmp	r0, #0
   3adbc:	strne	r3, [sp, #88]	; 0x58
   3adc0:	strne	r0, [sp, #60]	; 0x3c
   3adc4:	beq	3ad08 <fputs@plt+0x29b94>
   3adc8:	ldr	r3, [sp, #60]	; 0x3c
   3adcc:	ldr	r2, [sp, #84]	; 0x54
   3add0:	orrs	r3, r3, r2
   3add4:	bne	3af58 <fputs@plt+0x29de4>
   3add8:	add	r3, sp, #100	; 0x64
   3addc:	str	r3, [sp, #16]
   3ade0:	str	r6, [sp, #12]
   3ade4:	mov	r3, #0
   3ade8:	str	r3, [sp, #8]
   3adec:	ldrd	r2, [sp, #48]	; 0x30
   3adf0:	strd	r2, [sp]
   3adf4:	ldr	r0, [sp, #56]	; 0x38
   3adf8:	bl	3a4bc <fputs@plt+0x29348>
   3adfc:	str	r0, [sp, #60]	; 0x3c
   3ae00:	ldr	r3, [sp, #100]	; 0x64
   3ae04:	cmp	r3, #0
   3ae08:	beq	3af68 <fputs@plt+0x29df4>
   3ae0c:	b	3af58 <fputs@plt+0x29de4>
   3ae10:	ldr	r3, [sp, #100]	; 0x64
   3ae14:	cmp	r3, #0
   3ae18:	mov	r3, #1
   3ae1c:	streq	r3, [sp, #88]	; 0x58
   3ae20:	ldreq	r3, [sp, #92]	; 0x5c
   3ae24:	str	r3, [sp, #84]	; 0x54
   3ae28:	cmp	r0, #0
   3ae2c:	bne	3af54 <fputs@plt+0x29de0>
   3ae30:	mov	r0, sl
   3ae34:	mov	r1, fp
   3ae38:	ldr	r3, [sp, #44]	; 0x2c
   3ae3c:	cmp	r3, #0
   3ae40:	ble	3adc8 <fputs@plt+0x29c54>
   3ae44:	ldr	r3, [sp, #72]	; 0x48
   3ae48:	ldr	r5, [r3, #20]
   3ae4c:	ldr	r2, [r6, #4]
   3ae50:	ldr	r3, [sp, #80]	; 0x50
   3ae54:	add	lr, r2, r3
   3ae58:	mvn	sl, #0
   3ae5c:	mvn	fp, #0
   3ae60:	ldr	r4, [sp, #40]	; 0x28
   3ae64:	ldr	r3, [r2, #8]
   3ae68:	add	r3, r3, r3, lsl #1
   3ae6c:	add	r3, r5, r3, lsl #4
   3ae70:	ldr	ip, [r3, #32]
   3ae74:	ldr	r3, [r3, #36]	; 0x24
   3ae78:	and	r8, r4, ip
   3ae7c:	and	r9, r7, r3
   3ae80:	cmp	r9, r1
   3ae84:	cmpeq	r8, r0
   3ae88:	movhi	r3, #1
   3ae8c:	movls	r3, #0
   3ae90:	cmp	r9, fp
   3ae94:	cmpeq	r8, sl
   3ae98:	movcs	r3, #0
   3ae9c:	andcc	r3, r3, #1
   3aea0:	cmp	r3, #0
   3aea4:	movne	sl, r8
   3aea8:	movne	fp, r9
   3aeac:	add	r2, r2, #12
   3aeb0:	cmp	r2, lr
   3aeb4:	bne	3ae64 <fputs@plt+0x29cf0>
   3aeb8:	str	r4, [sp, #40]	; 0x28
   3aebc:	mvn	r2, #0
   3aec0:	mvn	r3, #0
   3aec4:	cmp	fp, r3
   3aec8:	cmpeq	sl, r2
   3aecc:	beq	3adc8 <fputs@plt+0x29c54>
   3aed0:	ldrd	r2, [sp, #32]
   3aed4:	cmp	fp, r3
   3aed8:	cmpeq	sl, r2
   3aedc:	moveq	r3, #1
   3aee0:	movne	r3, #0
   3aee4:	ldrd	r0, [sp, #64]	; 0x40
   3aee8:	cmp	fp, r1
   3aeec:	cmpeq	sl, r0
   3aef0:	moveq	r3, #1
   3aef4:	cmp	r3, #0
   3aef8:	bne	3ae30 <fputs@plt+0x29cbc>
   3aefc:	add	r3, sp, #100	; 0x64
   3af00:	str	r3, [sp, #16]
   3af04:	str	r6, [sp, #12]
   3af08:	mov	r3, #0
   3af0c:	str	r3, [sp, #8]
   3af10:	ldrd	r0, [sp, #48]	; 0x30
   3af14:	orr	r2, sl, r0
   3af18:	orr	r3, fp, r1
   3af1c:	str	r2, [sp]
   3af20:	str	r3, [sp, #4]
   3af24:	mov	r4, r0
   3af28:	mov	r5, r1
   3af2c:	mov	r2, r0
   3af30:	mov	r3, r1
   3af34:	ldr	r0, [sp, #56]	; 0x38
   3af38:	bl	3a4bc <fputs@plt+0x29348>
   3af3c:	ldr	r3, [sp, #28]
   3af40:	ldrd	r2, [r3]
   3af44:	cmp	r3, r5
   3af48:	cmpeq	r2, r4
   3af4c:	bne	3ae28 <fputs@plt+0x29cb4>
   3af50:	b	3ae10 <fputs@plt+0x29c9c>
   3af54:	str	r0, [sp, #60]	; 0x3c
   3af58:	ldr	r3, [sp, #60]	; 0x3c
   3af5c:	ldr	r2, [sp, #88]	; 0x58
   3af60:	orrs	r3, r3, r2
   3af64:	beq	3afa4 <fputs@plt+0x29e30>
   3af68:	ldr	r3, [r6, #28]
   3af6c:	cmp	r3, #0
   3af70:	bne	3afd0 <fputs@plt+0x29e5c>
   3af74:	mov	r1, r6
   3af78:	ldr	r3, [sp, #24]
   3af7c:	ldr	r0, [r3]
   3af80:	bl	214f4 <fputs@plt+0x10380>
   3af84:	ldr	r0, [sp, #60]	; 0x3c
   3af88:	add	sp, sp, #108	; 0x6c
   3af8c:	ldrd	r4, [sp]
   3af90:	ldrd	r6, [sp, #8]
   3af94:	ldrd	r8, [sp, #16]
   3af98:	ldrd	sl, [sp, #24]
   3af9c:	add	sp, sp, #32
   3afa0:	pop	{pc}		; (ldr pc, [sp], #4)
   3afa4:	add	r3, sp, #100	; 0x64
   3afa8:	str	r3, [sp, #16]
   3afac:	str	r6, [sp, #12]
   3afb0:	mov	r3, #1
   3afb4:	str	r3, [sp, #8]
   3afb8:	ldrd	r2, [sp, #48]	; 0x30
   3afbc:	strd	r2, [sp]
   3afc0:	ldr	r0, [sp, #56]	; 0x38
   3afc4:	bl	3a4bc <fputs@plt+0x29348>
   3afc8:	str	r0, [sp, #60]	; 0x3c
   3afcc:	b	3af68 <fputs@plt+0x29df4>
   3afd0:	ldr	r0, [r6, #24]
   3afd4:	bl	2143c <fputs@plt+0x102c8>
   3afd8:	b	3af74 <fputs@plt+0x29e00>
   3afdc:	ldr	r3, [r1, #48]	; 0x30
   3afe0:	cmp	r3, #0
   3afe4:	bxeq	lr
   3afe8:	str	r4, [sp, #-8]!
   3afec:	str	lr, [sp, #4]
   3aff0:	mov	r3, r1
   3aff4:	mov	ip, #0
   3aff8:	mov	lr, ip
   3affc:	str	lr, [r3, #52]	; 0x34
   3b000:	ldr	r2, [r3, #8]
   3b004:	orr	r2, r2, #128	; 0x80
   3b008:	str	r2, [r3, #8]
   3b00c:	ldr	r2, [r3, #48]	; 0x30
   3b010:	add	ip, ip, #1
   3b014:	mov	lr, r3
   3b018:	mov	r3, r2
   3b01c:	cmp	r2, #0
   3b020:	bne	3affc <fputs@plt+0x29e88>
   3b024:	ldr	r3, [r1, #8]
   3b028:	tst	r3, #512	; 0x200
   3b02c:	bne	3b044 <fputs@plt+0x29ed0>
   3b030:	ldr	r3, [r0]
   3b034:	ldr	r3, [r3, #108]	; 0x6c
   3b038:	cmp	ip, r3
   3b03c:	cmpgt	r3, #0
   3b040:	bgt	3b050 <fputs@plt+0x29edc>
   3b044:	ldr	r4, [sp]
   3b048:	add	sp, sp, #4
   3b04c:	pop	{pc}		; (ldr pc, [sp], #4)
   3b050:	movw	r1, #49720	; 0xc238
   3b054:	movt	r1, #8
   3b058:	bl	3907c <fputs@plt+0x27f08>
   3b05c:	b	3b044 <fputs@plt+0x29ed0>
   3b060:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3b064:	strd	r6, [sp, #8]
   3b068:	strd	r8, [sp, #16]
   3b06c:	strd	sl, [sp, #24]
   3b070:	str	lr, [sp, #32]
   3b074:	sub	sp, sp, #52	; 0x34
   3b078:	str	r0, [sp, #16]
   3b07c:	str	r1, [sp, #20]
   3b080:	str	r2, [sp, #24]
   3b084:	str	r3, [sp, #28]
   3b088:	str	r1, [sp, #36]	; 0x24
   3b08c:	str	r2, [sp, #40]	; 0x28
   3b090:	str	r3, [sp, #44]	; 0x2c
   3b094:	cmp	r1, #0
   3b098:	beq	3b1d8 <fputs@plt+0x2a064>
   3b09c:	add	fp, sp, #40	; 0x28
   3b0a0:	mov	r7, r1
   3b0a4:	mov	r8, #0
   3b0a8:	movw	r9, #32968	; 0x80c8
   3b0ac:	movt	r9, #8
   3b0b0:	add	sl, r9, #3520	; 0xdc0
   3b0b4:	b	3b124 <fputs@plt+0x29fb0>
   3b0b8:	add	r4, r4, #1
   3b0bc:	add	r5, r5, #3
   3b0c0:	cmp	r4, #7
   3b0c4:	beq	3b17c <fputs@plt+0x2a008>
   3b0c8:	ldrb	r3, [r5, #1]
   3b0cc:	cmp	r6, r3
   3b0d0:	bne	3b0b8 <fputs@plt+0x29f44>
   3b0d4:	ldrb	r1, [r5]
   3b0d8:	ldr	r2, [sp, #12]
   3b0dc:	add	r1, sl, r1
   3b0e0:	ldr	r0, [r7]
   3b0e4:	bl	29644 <fputs@plt+0x184d0>
   3b0e8:	cmp	r0, #0
   3b0ec:	bne	3b0b8 <fputs@plt+0x29f44>
   3b0f0:	add	r3, r4, r4, lsl #1
   3b0f4:	add	r3, r9, r3
   3b0f8:	movw	r2, #3558	; 0xde6
   3b0fc:	ldrb	r3, [r3, r2]
   3b100:	orr	r8, r8, r3
   3b104:	cmp	r4, #6
   3b108:	bgt	3b17c <fputs@plt+0x2a008>
   3b10c:	add	r3, sp, #48	; 0x30
   3b110:	cmp	fp, r3
   3b114:	beq	3b13c <fputs@plt+0x29fc8>
   3b118:	ldr	r7, [fp], #4
   3b11c:	cmp	r7, #0
   3b120:	beq	3b13c <fputs@plt+0x29fc8>
   3b124:	ldr	r6, [r7, #4]
   3b128:	str	r6, [sp, #12]
   3b12c:	add	r5, r9, #3552	; 0xde0
   3b130:	add	r5, r5, #4
   3b134:	mov	r4, #0
   3b138:	b	3b0c8 <fputs@plt+0x29f54>
   3b13c:	and	r3, r8, #33	; 0x21
   3b140:	cmp	r3, #33	; 0x21
   3b144:	beq	3b17c <fputs@plt+0x2a008>
   3b148:	tst	r8, #64	; 0x40
   3b14c:	bne	3b17c <fputs@plt+0x2a008>
   3b150:	tst	r8, #32
   3b154:	beq	3b1b8 <fputs@plt+0x2a044>
   3b158:	and	r3, r8, #24
   3b15c:	cmp	r3, #8
   3b160:	beq	3b1b8 <fputs@plt+0x2a044>
   3b164:	movw	r1, #49800	; 0xc288
   3b168:	movt	r1, #8
   3b16c:	ldr	r0, [sp, #16]
   3b170:	bl	3907c <fputs@plt+0x27f08>
   3b174:	mov	r8, #1
   3b178:	b	3b1b8 <fputs@plt+0x2a044>
   3b17c:	movw	r3, #23504	; 0x5bd0
   3b180:	movt	r3, #8
   3b184:	add	r2, r3, #1
   3b188:	ldr	r1, [sp, #28]
   3b18c:	cmp	r1, #0
   3b190:	moveq	r3, r2
   3b194:	str	r1, [sp, #4]
   3b198:	str	r3, [sp]
   3b19c:	ldr	r3, [sp, #24]
   3b1a0:	ldr	r2, [sp, #20]
   3b1a4:	movw	r1, #49756	; 0xc25c
   3b1a8:	movt	r1, #8
   3b1ac:	ldr	r0, [sp, #16]
   3b1b0:	bl	3907c <fputs@plt+0x27f08>
   3b1b4:	mov	r8, #1
   3b1b8:	mov	r0, r8
   3b1bc:	add	sp, sp, #52	; 0x34
   3b1c0:	ldrd	r4, [sp]
   3b1c4:	ldrd	r6, [sp, #8]
   3b1c8:	ldrd	r8, [sp, #16]
   3b1cc:	ldrd	sl, [sp, #24]
   3b1d0:	add	sp, sp, #32
   3b1d4:	pop	{pc}		; (ldr pc, [sp], #4)
   3b1d8:	mov	r8, #0
   3b1dc:	b	3b150 <fputs@plt+0x29fdc>
   3b1e0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3b1e4:	strd	r6, [sp, #8]
   3b1e8:	str	r8, [sp, #16]
   3b1ec:	str	lr, [sp, #20]
   3b1f0:	mov	r7, r0
   3b1f4:	mov	r5, r1
   3b1f8:	mov	r4, r2
   3b1fc:	ldrb	r6, [r1, #42]	; 0x2a
   3b200:	tst	r6, #16
   3b204:	bne	3b25c <fputs@plt+0x2a0e8>
   3b208:	tst	r6, #1
   3b20c:	beq	3b22c <fputs@plt+0x2a0b8>
   3b210:	ldr	r3, [r7]
   3b214:	ldr	r3, [r3, #24]
   3b218:	tst	r3, #2048	; 0x800
   3b21c:	bne	3b22c <fputs@plt+0x2a0b8>
   3b220:	ldrb	r3, [r7, #18]
   3b224:	cmp	r3, #0
   3b228:	beq	3b278 <fputs@plt+0x2a104>
   3b22c:	cmp	r4, #0
   3b230:	movne	r0, #0
   3b234:	bne	3b248 <fputs@plt+0x2a0d4>
   3b238:	ldr	r3, [r5, #12]
   3b23c:	cmp	r3, #0
   3b240:	moveq	r0, r4
   3b244:	bne	3b294 <fputs@plt+0x2a120>
   3b248:	ldrd	r4, [sp]
   3b24c:	ldrd	r6, [sp, #8]
   3b250:	ldr	r8, [sp, #16]
   3b254:	add	sp, sp, #20
   3b258:	pop	{pc}		; (ldr pc, [sp], #4)
   3b25c:	ldr	r0, [r0]
   3b260:	bl	1a694 <fputs@plt+0x9520>
   3b264:	ldr	r3, [r0, #4]
   3b268:	ldr	r3, [r3]
   3b26c:	ldr	r3, [r3, #52]	; 0x34
   3b270:	cmp	r3, #0
   3b274:	bne	3b208 <fputs@plt+0x2a094>
   3b278:	ldr	r2, [r5]
   3b27c:	movw	r1, #49856	; 0xc2c0
   3b280:	movt	r1, #8
   3b284:	mov	r0, r7
   3b288:	bl	3907c <fputs@plt+0x27f08>
   3b28c:	mov	r0, #1
   3b290:	b	3b248 <fputs@plt+0x2a0d4>
   3b294:	ldr	r2, [r5]
   3b298:	movw	r1, #49888	; 0xc2e0
   3b29c:	movt	r1, #8
   3b2a0:	mov	r0, r7
   3b2a4:	bl	3907c <fputs@plt+0x27f08>
   3b2a8:	mov	r0, #1
   3b2ac:	b	3b248 <fputs@plt+0x2a0d4>
   3b2b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3b2b4:	strd	r6, [sp, #8]
   3b2b8:	strd	r8, [sp, #16]
   3b2bc:	strd	sl, [sp, #24]
   3b2c0:	str	lr, [sp, #32]
   3b2c4:	sub	sp, sp, #20
   3b2c8:	str	r0, [sp, #8]
   3b2cc:	mov	fp, r1
   3b2d0:	mov	sl, r2
   3b2d4:	str	r3, [sp, #12]
   3b2d8:	ldr	r5, [r2, #20]
   3b2dc:	ldr	r3, [r2, #40]	; 0x28
   3b2e0:	str	r3, [sp, #4]
   3b2e4:	cmp	r5, #1
   3b2e8:	beq	3b358 <fputs@plt+0x2a1e4>
   3b2ec:	ldr	r3, [sp, #56]	; 0x38
   3b2f0:	cmp	r3, #0
   3b2f4:	beq	3b324 <fputs@plt+0x2a1b0>
   3b2f8:	lsl	r2, r5, #2
   3b2fc:	mov	r3, #0
   3b300:	ldr	r1, [sp, #8]
   3b304:	ldr	r0, [r1]
   3b308:	bl	13ea0 <fputs@plt+0x2d2c>
   3b30c:	cmp	r0, #0
   3b310:	moveq	r0, #1
   3b314:	beq	3b4e4 <fputs@plt+0x2a370>
   3b318:	ldr	r3, [sp, #56]	; 0x38
   3b31c:	str	r0, [r3]
   3b320:	str	r0, [sp, #56]	; 0x38
   3b324:	ldr	r8, [fp, #8]
   3b328:	cmp	r8, #0
   3b32c:	bne	3b478 <fputs@plt+0x2a304>
   3b330:	ldr	r3, [sp, #8]
   3b334:	ldrb	r3, [r3, #442]	; 0x1ba
   3b338:	cmp	r3, #0
   3b33c:	beq	3b508 <fputs@plt+0x2a394>
   3b340:	ldr	r1, [sp, #56]	; 0x38
   3b344:	ldr	r3, [sp, #8]
   3b348:	ldr	r0, [r3]
   3b34c:	bl	214f4 <fputs@plt+0x10380>
   3b350:	mov	r0, #1
   3b354:	b	3b4e4 <fputs@plt+0x2a370>
   3b358:	ldrsh	r3, [r1, #32]
   3b35c:	cmp	r3, #0
   3b360:	blt	3b394 <fputs@plt+0x2a220>
   3b364:	ldr	r1, [sp, #4]
   3b368:	cmp	r1, #0
   3b36c:	moveq	r0, #0
   3b370:	beq	3b4e4 <fputs@plt+0x2a370>
   3b374:	ldr	r2, [fp, #4]
   3b378:	ldr	r0, [r2, r3, lsl #4]
   3b37c:	bl	14234 <fputs@plt+0x30c0>
   3b380:	cmp	r0, #0
   3b384:	beq	3b4e4 <fputs@plt+0x2a370>
   3b388:	mov	r3, #0
   3b38c:	str	r3, [sp, #56]	; 0x38
   3b390:	b	3b324 <fputs@plt+0x2a1b0>
   3b394:	mov	r3, #0
   3b398:	str	r3, [sp, #56]	; 0x38
   3b39c:	b	3b324 <fputs@plt+0x2a1b0>
   3b3a0:	cmp	r5, #0
   3b3a4:	ble	3b500 <fputs@plt+0x2a38c>
   3b3a8:	ldr	r3, [r8, #4]
   3b3ac:	ldrsh	r6, [r3]
   3b3b0:	cmp	r6, #0
   3b3b4:	blt	3b46c <fputs@plt+0x2a2f8>
   3b3b8:	mov	r9, #0
   3b3bc:	b	3b408 <fputs@plt+0x2a294>
   3b3c0:	ldr	r3, [sp, #56]	; 0x38
   3b3c4:	cmp	r3, #0
   3b3c8:	beq	3b3e0 <fputs@plt+0x2a26c>
   3b3cc:	add	r3, sl, r4, lsl #3
   3b3d0:	ldr	r3, [r3, #36]	; 0x24
   3b3d4:	ldr	r2, [sp, #56]	; 0x38
   3b3d8:	ldr	r1, [sp]
   3b3dc:	str	r3, [r2, r1, lsl #2]
   3b3e0:	cmp	r5, r4
   3b3e4:	beq	3b464 <fputs@plt+0x2a2f0>
   3b3e8:	add	r9, r9, #1
   3b3ec:	cmp	r5, r9
   3b3f0:	beq	3b4d8 <fputs@plt+0x2a364>
   3b3f4:	ldr	r2, [r8, #4]
   3b3f8:	lsl	r3, r9, #1
   3b3fc:	ldrsh	r6, [r2, r3]
   3b400:	cmp	r6, #0
   3b404:	blt	3b46c <fputs@plt+0x2a2f8>
   3b408:	lsl	r6, r6, #4
   3b40c:	ldr	r7, [fp, #4]
   3b410:	add	r3, r7, r6
   3b414:	ldr	r1, [r3, #8]
   3b418:	cmp	r1, #0
   3b41c:	ldr	r3, [pc, #260]	; 3b528 <fputs@plt+0x2a3b4>
   3b420:	moveq	r1, r3
   3b424:	str	r9, [sp]
   3b428:	ldr	r3, [r8, #32]
   3b42c:	ldr	r0, [r3, r9, lsl #2]
   3b430:	bl	14234 <fputs@plt+0x30c0>
   3b434:	subs	r4, r0, #0
   3b438:	bne	3b464 <fputs@plt+0x2a2f0>
   3b43c:	ldr	r7, [r7, r6]
   3b440:	add	r6, sl, #40	; 0x28
   3b444:	mov	r1, r7
   3b448:	ldr	r0, [r6, r4, lsl #3]
   3b44c:	bl	14234 <fputs@plt+0x30c0>
   3b450:	cmp	r0, #0
   3b454:	beq	3b3c0 <fputs@plt+0x2a24c>
   3b458:	add	r4, r4, #1
   3b45c:	cmp	r5, r4
   3b460:	bne	3b444 <fputs@plt+0x2a2d0>
   3b464:	cmp	r5, r9
   3b468:	beq	3b4d8 <fputs@plt+0x2a364>
   3b46c:	ldr	r8, [r8, #20]
   3b470:	cmp	r8, #0
   3b474:	beq	3b330 <fputs@plt+0x2a1bc>
   3b478:	ldrh	r3, [r8, #50]	; 0x32
   3b47c:	cmp	r3, r5
   3b480:	bne	3b46c <fputs@plt+0x2a2f8>
   3b484:	ldrb	r3, [r8, #54]	; 0x36
   3b488:	cmp	r3, #0
   3b48c:	beq	3b46c <fputs@plt+0x2a2f8>
   3b490:	ldr	r3, [sp, #4]
   3b494:	cmp	r3, #0
   3b498:	bne	3b3a0 <fputs@plt+0x2a22c>
   3b49c:	ldrb	r3, [r8, #55]	; 0x37
   3b4a0:	and	r3, r3, #3
   3b4a4:	cmp	r3, #2
   3b4a8:	bne	3b46c <fputs@plt+0x2a2f8>
   3b4ac:	ldr	r3, [sp, #56]	; 0x38
   3b4b0:	cmp	r3, #0
   3b4b4:	beq	3b4d8 <fputs@plt+0x2a364>
   3b4b8:	cmp	r5, #0
   3b4bc:	ble	3b4d8 <fputs@plt+0x2a364>
   3b4c0:	add	r5, r3, r5, lsl #2
   3b4c4:	ldr	r2, [sl, #36]	; 0x24
   3b4c8:	str	r2, [r3], #4
   3b4cc:	add	sl, sl, #8
   3b4d0:	cmp	r3, r5
   3b4d4:	bne	3b4c4 <fputs@plt+0x2a350>
   3b4d8:	ldr	r3, [sp, #12]
   3b4dc:	str	r8, [r3]
   3b4e0:	mov	r0, #0
   3b4e4:	add	sp, sp, #20
   3b4e8:	ldrd	r4, [sp]
   3b4ec:	ldrd	r6, [sp, #8]
   3b4f0:	ldrd	r8, [sp, #16]
   3b4f4:	ldrd	sl, [sp, #24]
   3b4f8:	add	sp, sp, #32
   3b4fc:	pop	{pc}		; (ldr pc, [sp], #4)
   3b500:	mov	r9, #0
   3b504:	b	3b464 <fputs@plt+0x2a2f0>
   3b508:	ldr	r2, [sl]
   3b50c:	ldr	r3, [sl, #8]
   3b510:	ldr	r2, [r2]
   3b514:	movw	r1, #49928	; 0xc308
   3b518:	movt	r1, #8
   3b51c:	ldr	r0, [sp, #8]
   3b520:	bl	3907c <fputs@plt+0x27f08>
   3b524:	b	3b340 <fputs@plt+0x2a1cc>
   3b528:	andeq	r8, r8, r4, asr #29
   3b52c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   3b530:	strd	r6, [sp, #8]
   3b534:	strd	r8, [sp, #16]
   3b538:	str	lr, [sp, #24]
   3b53c:	sub	sp, sp, #20
   3b540:	ldr	r3, [r0]
   3b544:	ldr	r3, [r3, #24]
   3b548:	tst	r3, #524288	; 0x80000
   3b54c:	moveq	r4, #0
   3b550:	beq	3b64c <fputs@plt+0x2a4d8>
   3b554:	ldr	r5, [r1, #16]
   3b558:	cmp	r5, #0
   3b55c:	moveq	r4, #0
   3b560:	beq	3b5b8 <fputs@plt+0x2a444>
   3b564:	mov	r4, #0
   3b568:	mov	r7, #1
   3b56c:	mvn	r6, #0
   3b570:	b	3b580 <fputs@plt+0x2a40c>
   3b574:	ldr	r5, [r5, #4]
   3b578:	cmp	r5, #0
   3b57c:	beq	3b5b8 <fputs@plt+0x2a444>
   3b580:	ldr	ip, [r5, #20]
   3b584:	cmp	ip, #0
   3b588:	movgt	r2, #0
   3b58c:	addgt	lr, r5, #36	; 0x24
   3b590:	ble	3b574 <fputs@plt+0x2a400>
   3b594:	ldr	r3, [lr, r2, lsl #3]
   3b598:	cmp	r3, #31
   3b59c:	lslle	r3, r7, r3
   3b5a0:	movgt	r3, r6
   3b5a4:	orr	r4, r4, r3
   3b5a8:	add	r2, r2, #1
   3b5ac:	cmp	r2, ip
   3b5b0:	bne	3b594 <fputs@plt+0x2a420>
   3b5b4:	b	3b574 <fputs@plt+0x2a400>
   3b5b8:	mov	r9, r1
   3b5bc:	mov	r8, r0
   3b5c0:	mov	r0, r1
   3b5c4:	bl	19d68 <fputs@plt+0x8bf4>
   3b5c8:	subs	r5, r0, #0
   3b5cc:	beq	3b64c <fputs@plt+0x2a4d8>
   3b5d0:	mov	r6, #0
   3b5d4:	mvn	r7, #0
   3b5d8:	b	3b5e8 <fputs@plt+0x2a474>
   3b5dc:	ldr	r5, [r5, #12]
   3b5e0:	cmp	r5, #0
   3b5e4:	beq	3b64c <fputs@plt+0x2a4d8>
   3b5e8:	str	r6, [sp, #12]
   3b5ec:	str	r6, [sp]
   3b5f0:	add	r3, sp, #12
   3b5f4:	mov	r2, r5
   3b5f8:	mov	r1, r9
   3b5fc:	mov	r0, r8
   3b600:	bl	3b2b0 <fputs@plt+0x2a13c>
   3b604:	ldr	r3, [sp, #12]
   3b608:	cmp	r3, #0
   3b60c:	beq	3b5dc <fputs@plt+0x2a468>
   3b610:	ldrh	r1, [r3, #50]	; 0x32
   3b614:	cmp	r1, #0
   3b618:	beq	3b5dc <fputs@plt+0x2a468>
   3b61c:	ldr	r2, [r3, #4]
   3b620:	sub	r2, r2, #2
   3b624:	add	r1, r2, r1, lsl #1
   3b628:	mov	r0, #1
   3b62c:	ldrsh	r3, [r2, #2]!
   3b630:	cmp	r3, #31
   3b634:	lslle	r3, r0, r3
   3b638:	movgt	r3, r7
   3b63c:	orr	r4, r4, r3
   3b640:	cmp	r1, r2
   3b644:	bne	3b62c <fputs@plt+0x2a4b8>
   3b648:	b	3b5dc <fputs@plt+0x2a468>
   3b64c:	mov	r0, r4
   3b650:	add	sp, sp, #20
   3b654:	ldrd	r4, [sp]
   3b658:	ldrd	r6, [sp, #8]
   3b65c:	ldrd	r8, [sp, #16]
   3b660:	add	sp, sp, #24
   3b664:	pop	{pc}		; (ldr pc, [sp], #4)
   3b668:	strd	r4, [sp, #-16]!
   3b66c:	str	r6, [sp, #8]
   3b670:	str	lr, [sp, #12]
   3b674:	mov	r5, r0
   3b678:	mov	r4, r1
   3b67c:	mov	r0, r1
   3b680:	bl	1c2f8 <fputs@plt+0xb184>
   3b684:	cmp	r0, #6
   3b688:	movle	r0, #0
   3b68c:	ble	3b6b0 <fputs@plt+0x2a53c>
   3b690:	mov	r2, #7
   3b694:	movw	r1, #49052	; 0xbf9c
   3b698:	movt	r1, #8
   3b69c:	mov	r0, r4
   3b6a0:	bl	29644 <fputs@plt+0x184d0>
   3b6a4:	cmp	r0, #0
   3b6a8:	movne	r0, #0
   3b6ac:	beq	3b6c0 <fputs@plt+0x2a54c>
   3b6b0:	ldrd	r4, [sp]
   3b6b4:	ldr	r6, [sp, #8]
   3b6b8:	add	sp, sp, #12
   3b6bc:	pop	{pc}		; (ldr pc, [sp], #4)
   3b6c0:	mov	r2, r4
   3b6c4:	movw	r1, #49976	; 0xc338
   3b6c8:	movt	r1, #8
   3b6cc:	mov	r0, r5
   3b6d0:	bl	3907c <fputs@plt+0x27f08>
   3b6d4:	mov	r0, #1
   3b6d8:	b	3b6b0 <fputs@plt+0x2a53c>
   3b6dc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3b6e0:	strd	r6, [sp, #8]
   3b6e4:	strd	r8, [sp, #16]
   3b6e8:	strd	sl, [sp, #24]
   3b6ec:	str	lr, [sp, #32]
   3b6f0:	sub	sp, sp, #12
   3b6f4:	mov	r7, r0
   3b6f8:	mov	r8, r1
   3b6fc:	mov	r6, r3
   3b700:	ldr	r5, [r0]
   3b704:	subs	r4, r2, #0
   3b708:	beq	3b738 <fputs@plt+0x2a5c4>
   3b70c:	ldr	r3, [r4, #12]
   3b710:	cmp	r3, #0
   3b714:	beq	3b750 <fputs@plt+0x2a5dc>
   3b718:	mov	r0, r4
   3b71c:	add	sp, sp, #12
   3b720:	ldrd	r4, [sp]
   3b724:	ldrd	r6, [sp, #8]
   3b728:	ldrd	r8, [sp, #16]
   3b72c:	ldrd	sl, [sp, #24]
   3b730:	add	sp, sp, #32
   3b734:	pop	{pc}		; (ldr pc, [sp], #4)
   3b738:	mov	r3, #0
   3b73c:	mov	r2, r6
   3b740:	mov	r0, r5
   3b744:	bl	26f78 <fputs@plt+0x15e04>
   3b748:	subs	r4, r0, #0
   3b74c:	bne	3b70c <fputs@plt+0x2a598>
   3b750:	ldr	r3, [r5, #228]	; 0xe4
   3b754:	cmp	r3, #0
   3b758:	beq	3b794 <fputs@plt+0x2a620>
   3b75c:	mov	r1, r6
   3b760:	mov	r0, r5
   3b764:	bl	1e9ac <fputs@plt+0xd838>
   3b768:	subs	r4, r0, #0
   3b76c:	beq	3b7f4 <fputs@plt+0x2a680>
   3b770:	ldr	r9, [r5, #228]	; 0xe4
   3b774:	mov	r3, r4
   3b778:	mov	r2, r8
   3b77c:	mov	r1, r5
   3b780:	ldr	r0, [r5, #236]	; 0xec
   3b784:	blx	r9
   3b788:	mov	r1, r4
   3b78c:	mov	r0, r5
   3b790:	bl	214f4 <fputs@plt+0x10380>
   3b794:	ldr	r3, [r5, #232]	; 0xe8
   3b798:	cmp	r3, #0
   3b79c:	beq	3b7f4 <fputs@plt+0x2a680>
   3b7a0:	mov	r0, r5
   3b7a4:	bl	1d2d4 <fputs@plt+0xc160>
   3b7a8:	mov	r4, r0
   3b7ac:	mov	r3, #0
   3b7b0:	str	r3, [sp]
   3b7b4:	mov	r3, #1
   3b7b8:	mov	r2, r6
   3b7bc:	mvn	r1, #0
   3b7c0:	bl	2c57c <fputs@plt+0x1b408>
   3b7c4:	mov	r1, #2
   3b7c8:	mov	r0, r4
   3b7cc:	bl	31cac <fputs@plt+0x20b38>
   3b7d0:	subs	r3, r0, #0
   3b7d4:	beq	3b7ec <fputs@plt+0x2a678>
   3b7d8:	ldr	r9, [r5, #232]	; 0xe8
   3b7dc:	ldrb	r2, [r5, #66]	; 0x42
   3b7e0:	mov	r1, r5
   3b7e4:	ldr	r0, [r5, #236]	; 0xec
   3b7e8:	blx	r9
   3b7ec:	mov	r0, r4
   3b7f0:	bl	23518 <fputs@plt+0x123a4>
   3b7f4:	mov	r3, #0
   3b7f8:	mov	r2, r6
   3b7fc:	mov	r1, r8
   3b800:	mov	r0, r5
   3b804:	bl	26f78 <fputs@plt+0x15e04>
   3b808:	subs	r4, r0, #0
   3b80c:	bne	3b82c <fputs@plt+0x2a6b8>
   3b810:	mov	r2, r6
   3b814:	movw	r1, #50004	; 0xc354
   3b818:	movt	r1, #8
   3b81c:	mov	r0, r7
   3b820:	bl	3907c <fputs@plt+0x27f08>
   3b824:	mov	r0, #0
   3b828:	b	3b71c <fputs@plt+0x2a5a8>
   3b82c:	ldr	r3, [r4, #12]
   3b830:	cmp	r3, #0
   3b834:	bne	3b718 <fputs@plt+0x2a5a4>
   3b838:	ldr	sl, [r4]
   3b83c:	ldr	r8, [pc, #92]	; 3b8a0 <fputs@plt+0x2a72c>
   3b840:	add	fp, r8, #3
   3b844:	mov	r9, #0
   3b848:	mov	r3, r9
   3b84c:	mov	r2, sl
   3b850:	ldrb	r1, [r8], #1
   3b854:	mov	r0, r5
   3b858:	bl	26f78 <fputs@plt+0x15e04>
   3b85c:	ldr	r3, [r0, #12]
   3b860:	cmp	r3, #0
   3b864:	bne	3b874 <fputs@plt+0x2a700>
   3b868:	cmp	r8, fp
   3b86c:	bne	3b848 <fputs@plt+0x2a6d4>
   3b870:	b	3b810 <fputs@plt+0x2a69c>
   3b874:	ldr	ip, [r0]
   3b878:	ldr	r1, [r0, #4]
   3b87c:	ldr	r2, [r0, #8]
   3b880:	ldr	r3, [r0, #12]
   3b884:	str	ip, [r4]
   3b888:	str	r1, [r4, #4]
   3b88c:	str	r2, [r4, #8]
   3b890:	str	r3, [r4, #12]
   3b894:	mov	r3, #0
   3b898:	str	r3, [r4, #16]
   3b89c:	b	3b718 <fputs@plt+0x2a5a4>
   3b8a0:	andeq	r8, r8, ip, asr #29
   3b8a4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3b8a8:	strd	r6, [sp, #8]
   3b8ac:	str	r8, [sp, #16]
   3b8b0:	str	lr, [sp, #20]
   3b8b4:	mov	r5, r0
   3b8b8:	mov	r7, r1
   3b8bc:	ldr	r0, [r0]
   3b8c0:	ldrb	r6, [r0, #66]	; 0x42
   3b8c4:	ldrb	r4, [r0, #149]	; 0x95
   3b8c8:	mov	r3, r4
   3b8cc:	mov	r2, r1
   3b8d0:	mov	r1, r6
   3b8d4:	bl	26f78 <fputs@plt+0x15e04>
   3b8d8:	cmp	r4, #0
   3b8dc:	bne	3b8f4 <fputs@plt+0x2a780>
   3b8e0:	cmp	r0, #0
   3b8e4:	beq	3b908 <fputs@plt+0x2a794>
   3b8e8:	ldr	r3, [r0, #12]
   3b8ec:	cmp	r3, #0
   3b8f0:	beq	3b908 <fputs@plt+0x2a794>
   3b8f4:	ldrd	r4, [sp]
   3b8f8:	ldrd	r6, [sp, #8]
   3b8fc:	ldr	r8, [sp, #16]
   3b900:	add	sp, sp, #20
   3b904:	pop	{pc}		; (ldr pc, [sp], #4)
   3b908:	mov	r3, r7
   3b90c:	mov	r2, r0
   3b910:	mov	r1, r6
   3b914:	mov	r0, r5
   3b918:	bl	3b6dc <fputs@plt+0x2a568>
   3b91c:	b	3b8f4 <fputs@plt+0x2a780>
   3b920:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3b924:	strd	r6, [sp, #8]
   3b928:	strd	r8, [sp, #16]
   3b92c:	strd	sl, [sp, #24]
   3b930:	str	lr, [sp, #32]
   3b934:	sub	sp, sp, #4
   3b938:	ldrh	sl, [r1, #52]	; 0x34
   3b93c:	ldr	r4, [r0, #68]	; 0x44
   3b940:	cmp	r4, #0
   3b944:	movne	r8, #0
   3b948:	bne	3b9e4 <fputs@plt+0x2a870>
   3b94c:	mov	r5, r1
   3b950:	mov	r9, r0
   3b954:	ldrb	r3, [r1, #55]	; 0x37
   3b958:	tst	r3, #8
   3b95c:	ldrhne	r1, [r1, #50]	; 0x32
   3b960:	subne	r2, sl, r1
   3b964:	moveq	r2, #0
   3b968:	moveq	r1, sl
   3b96c:	ldr	r0, [r0]
   3b970:	bl	1d510 <fputs@plt+0xc39c>
   3b974:	mov	r8, r0
   3b978:	cmp	r0, #0
   3b97c:	beq	3b9e4 <fputs@plt+0x2a870>
   3b980:	cmp	sl, #0
   3b984:	ble	3b9d8 <fputs@plt+0x2a864>
   3b988:	add	r7, r0, #16
   3b98c:	ldr	fp, [pc, #128]	; 3ba14 <fputs@plt+0x2a8a0>
   3b990:	b	3b9bc <fputs@plt+0x2a848>
   3b994:	mov	r0, r9
   3b998:	bl	3b8a4 <fputs@plt+0x2a730>
   3b99c:	str	r0, [r7, #4]!
   3b9a0:	ldr	r3, [r5, #28]
   3b9a4:	ldrb	r2, [r3, r6]
   3b9a8:	ldr	r3, [r8, #16]
   3b9ac:	strb	r2, [r3, r6]
   3b9b0:	add	r4, r4, #1
   3b9b4:	cmp	sl, r4
   3b9b8:	beq	3b9d8 <fputs@plt+0x2a864>
   3b9bc:	mov	r6, r4
   3b9c0:	ldr	r3, [r5, #32]
   3b9c4:	ldr	r1, [r3, r4, lsl #2]
   3b9c8:	cmp	r1, fp
   3b9cc:	moveq	r0, #0
   3b9d0:	bne	3b994 <fputs@plt+0x2a820>
   3b9d4:	b	3b99c <fputs@plt+0x2a828>
   3b9d8:	ldr	r3, [r9, #68]	; 0x44
   3b9dc:	cmp	r3, #0
   3b9e0:	bne	3ba04 <fputs@plt+0x2a890>
   3b9e4:	mov	r0, r8
   3b9e8:	add	sp, sp, #4
   3b9ec:	ldrd	r4, [sp]
   3b9f0:	ldrd	r6, [sp, #8]
   3b9f4:	ldrd	r8, [sp, #16]
   3b9f8:	ldrd	sl, [sp, #24]
   3b9fc:	add	sp, sp, #32
   3ba00:	pop	{pc}		; (ldr pc, [sp], #4)
   3ba04:	mov	r0, r8
   3ba08:	bl	21b8c <fputs@plt+0x10a18>
   3ba0c:	mov	r8, #0
   3ba10:	b	3b9e4 <fputs@plt+0x2a870>
   3ba14:	andeq	r8, r8, r4, asr #29
   3ba18:	str	r4, [sp, #-8]!
   3ba1c:	str	lr, [sp, #4]
   3ba20:	ldr	r4, [r0, #8]
   3ba24:	bl	3b920 <fputs@plt+0x2a7ac>
   3ba28:	mvn	r3, #5
   3ba2c:	mov	r2, r0
   3ba30:	mvn	r1, #0
   3ba34:	mov	r0, r4
   3ba38:	bl	25534 <fputs@plt+0x143c0>
   3ba3c:	ldr	r4, [sp]
   3ba40:	add	sp, sp, #4
   3ba44:	pop	{pc}		; (ldr pc, [sp], #4)
   3ba48:	strd	r4, [sp, #-28]!	; 0xffffffe4
   3ba4c:	strd	r6, [sp, #8]
   3ba50:	strd	r8, [sp, #16]
   3ba54:	str	lr, [sp, #24]
   3ba58:	sub	sp, sp, #12
   3ba5c:	mov	r7, r0
   3ba60:	mov	r9, r1
   3ba64:	mov	r6, r2
   3ba68:	mov	r4, r3
   3ba6c:	ldr	r5, [sp, #40]	; 0x28
   3ba70:	bl	2de28 <fputs@plt+0x1ccb4>
   3ba74:	mov	r8, r0
   3ba78:	ldr	r3, [r4]
   3ba7c:	str	r3, [sp]
   3ba80:	cmp	r5, #55	; 0x37
   3ba84:	movne	r3, #0
   3ba88:	moveq	r3, #1
   3ba8c:	ldr	r2, [r4, #28]
   3ba90:	mov	r1, r6
   3ba94:	mov	r0, r7
   3ba98:	bl	2db38 <fputs@plt+0x1c9c4>
   3ba9c:	ldrb	r3, [r4, #42]	; 0x2a
   3baa0:	tst	r3, #32
   3baa4:	bne	3bae0 <fputs@plt+0x2a96c>
   3baa8:	ldrsh	r3, [r4, #34]	; 0x22
   3baac:	str	r3, [sp, #4]
   3bab0:	str	r6, [sp]
   3bab4:	ldr	r3, [r4, #28]
   3bab8:	mov	r2, r9
   3babc:	mov	r1, r5
   3bac0:	mov	r0, r8
   3bac4:	bl	2de98 <fputs@plt+0x1cd24>
   3bac8:	add	sp, sp, #12
   3bacc:	ldrd	r4, [sp]
   3bad0:	ldrd	r6, [sp, #8]
   3bad4:	ldrd	r8, [sp, #16]
   3bad8:	add	sp, sp, #24
   3badc:	pop	{pc}		; (ldr pc, [sp], #4)
   3bae0:	mov	r0, r4
   3bae4:	bl	191f0 <fputs@plt+0x807c>
   3bae8:	mov	r4, r0
   3baec:	ldr	r3, [r0, #44]	; 0x2c
   3baf0:	str	r6, [sp]
   3baf4:	mov	r2, r9
   3baf8:	mov	r1, r5
   3bafc:	mov	r0, r8
   3bb00:	bl	2dd84 <fputs@plt+0x1cc10>
   3bb04:	mov	r1, r4
   3bb08:	mov	r0, r7
   3bb0c:	bl	3ba18 <fputs@plt+0x2a8a4>
   3bb10:	b	3bac8 <fputs@plt+0x2a954>
   3bb14:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3bb18:	strd	r6, [sp, #8]
   3bb1c:	strd	r8, [sp, #16]
   3bb20:	strd	sl, [sp, #24]
   3bb24:	str	lr, [sp, #32]
   3bb28:	sub	sp, sp, #20
   3bb2c:	ldr	r3, [r0, #8]
   3bb30:	str	r3, [sp, #12]
   3bb34:	ldr	sl, [r0]
   3bb38:	ldr	r4, [r0, #412]	; 0x19c
   3bb3c:	cmp	r4, #0
   3bb40:	beq	3bbe4 <fputs@plt+0x2aa70>
   3bb44:	mov	r8, r0
   3bb48:	mov	fp, #55	; 0x37
   3bb4c:	mov	r9, #0
   3bb50:	ldr	r3, [r4, #8]
   3bb54:	ldr	r7, [sl, #16]
   3bb58:	add	r7, r7, r3, lsl #4
   3bb5c:	ldr	r5, [r4, #12]
   3bb60:	mov	r0, r8
   3bb64:	bl	18ec4 <fputs@plt+0x7d50>
   3bb68:	mov	r6, r0
   3bb6c:	ldr	r3, [r7, #12]
   3bb70:	ldr	r3, [r3, #72]	; 0x48
   3bb74:	ldr	r2, [r4, #8]
   3bb78:	str	fp, [sp]
   3bb7c:	mov	r1, r9
   3bb80:	mov	r0, r8
   3bb84:	bl	3ba48 <fputs@plt+0x2a8d4>
   3bb88:	mov	r3, r9
   3bb8c:	ldr	r2, [pc, #108]	; 3bc00 <fputs@plt+0x2aa8c>
   3bb90:	mov	r1, #5
   3bb94:	ldr	r0, [sp, #12]
   3bb98:	bl	2f300 <fputs@plt+0x1e18c>
   3bb9c:	cmp	r0, #0
   3bba0:	beq	3bbe4 <fputs@plt+0x2aa70>
   3bba4:	add	r3, r5, #1
   3bba8:	str	r3, [r0, #4]
   3bbac:	str	r3, [r0, #28]
   3bbb0:	sub	r5, r5, #1
   3bbb4:	str	r5, [r0, #44]	; 0x2c
   3bbb8:	str	r6, [r0, #52]	; 0x34
   3bbbc:	str	r6, [r0, #68]	; 0x44
   3bbc0:	str	r3, [r0, #72]	; 0x48
   3bbc4:	mov	r3, #8
   3bbc8:	strb	r3, [r0, #63]	; 0x3f
   3bbcc:	mov	r1, r6
   3bbd0:	mov	r0, r8
   3bbd4:	bl	18efc <fputs@plt+0x7d88>
   3bbd8:	ldr	r4, [r4]
   3bbdc:	cmp	r4, #0
   3bbe0:	bne	3bb50 <fputs@plt+0x2a9dc>
   3bbe4:	add	sp, sp, #20
   3bbe8:	ldrd	r4, [sp]
   3bbec:	ldrd	r6, [sp, #8]
   3bbf0:	ldrd	r8, [sp, #16]
   3bbf4:	ldrd	sl, [sp, #24]
   3bbf8:	add	sp, sp, #32
   3bbfc:	pop	{pc}		; (ldr pc, [sp], #4)
   3bc00:	ldrdeq	r8, [r8], -r0
   3bc04:	ldr	r3, [r0, #412]	; 0x19c
   3bc08:	cmp	r3, #0
   3bc0c:	bxeq	lr
   3bc10:	str	r4, [sp, #-8]!
   3bc14:	str	lr, [sp, #4]
   3bc18:	bl	3bb14 <fputs@plt+0x2a9a0>
   3bc1c:	ldr	r4, [sp]
   3bc20:	add	sp, sp, #4
   3bc24:	pop	{pc}		; (ldr pc, [sp], #4)
   3bc28:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3bc2c:	strd	r6, [sp, #8]
   3bc30:	strd	r8, [sp, #16]
   3bc34:	strd	sl, [sp, #24]
   3bc38:	str	lr, [sp, #32]
   3bc3c:	sub	sp, sp, #28
   3bc40:	ldr	r4, [sp, #64]	; 0x40
   3bc44:	ldr	r7, [sp, #68]	; 0x44
   3bc48:	ldrb	ip, [r1, #42]	; 0x2a
   3bc4c:	tst	ip, #16
   3bc50:	movne	r0, #0
   3bc54:	beq	3bc74 <fputs@plt+0x2ab00>
   3bc58:	add	sp, sp, #28
   3bc5c:	ldrd	r4, [sp]
   3bc60:	ldrd	r6, [sp, #8]
   3bc64:	ldrd	r8, [sp, #16]
   3bc68:	ldrd	sl, [sp, #24]
   3bc6c:	add	sp, sp, #32
   3bc70:	pop	{pc}		; (ldr pc, [sp], #4)
   3bc74:	str	r3, [sp, #12]
   3bc78:	str	r2, [sp, #16]
   3bc7c:	mov	r9, r1
   3bc80:	mov	sl, r0
   3bc84:	ldr	r1, [r1, #64]	; 0x40
   3bc88:	ldr	r0, [r0]
   3bc8c:	bl	1a280 <fputs@plt+0x910c>
   3bc90:	mov	fp, r0
   3bc94:	mov	r0, sl
   3bc98:	bl	2de28 <fputs@plt+0x1ccb4>
   3bc9c:	str	r0, [sp, #8]
   3bca0:	cmp	r4, #0
   3bca4:	ldrlt	r4, [sl, #72]	; 0x48
   3bca8:	add	r6, r4, #1
   3bcac:	ldr	r3, [sp, #72]	; 0x48
   3bcb0:	cmp	r3, #0
   3bcb4:	strne	r4, [r3]
   3bcb8:	ldrb	r3, [r9, #42]	; 0x2a
   3bcbc:	tst	r3, #32
   3bcc0:	bne	3bcf8 <fputs@plt+0x2ab84>
   3bcc4:	cmp	r7, #0
   3bcc8:	beq	3bcd8 <fputs@plt+0x2ab64>
   3bccc:	ldrb	r3, [r7]
   3bcd0:	cmp	r3, #0
   3bcd4:	beq	3bcf8 <fputs@plt+0x2ab84>
   3bcd8:	ldr	r3, [sp, #16]
   3bcdc:	str	r3, [sp]
   3bce0:	mov	r3, r9
   3bce4:	mov	r2, fp
   3bce8:	mov	r1, r4
   3bcec:	mov	r0, sl
   3bcf0:	bl	3ba48 <fputs@plt+0x2a8d4>
   3bcf4:	b	3bd20 <fputs@plt+0x2abac>
   3bcf8:	ldr	r3, [r9]
   3bcfc:	str	r3, [sp]
   3bd00:	ldr	r3, [sp, #16]
   3bd04:	cmp	r3, #55	; 0x37
   3bd08:	movne	r3, #0
   3bd0c:	moveq	r3, #1
   3bd10:	ldr	r2, [r9, #28]
   3bd14:	mov	r1, fp
   3bd18:	mov	r0, sl
   3bd1c:	bl	2db38 <fputs@plt+0x1c9c4>
   3bd20:	ldr	r3, [sp, #76]	; 0x4c
   3bd24:	cmp	r3, #0
   3bd28:	strne	r6, [r3]
   3bd2c:	ldr	r4, [r9, #8]
   3bd30:	cmp	r4, #0
   3bd34:	beq	3bde4 <fputs@plt+0x2ac70>
   3bd38:	mov	r5, #1
   3bd3c:	str	sl, [sp, #20]
   3bd40:	ldr	sl, [sp, #72]	; 0x48
   3bd44:	b	3bd6c <fputs@plt+0x2abf8>
   3bd48:	ldr	r1, [sp, #12]
   3bd4c:	ldr	r0, [sp, #8]
   3bd50:	bl	179f4 <fputs@plt+0x6880>
   3bd54:	ldr	r4, [r4, #20]
   3bd58:	mov	r0, r5
   3bd5c:	add	r5, r5, #1
   3bd60:	mov	r6, r8
   3bd64:	cmp	r4, #0
   3bd68:	beq	3bdd0 <fputs@plt+0x2ac5c>
   3bd6c:	add	r8, r6, #1
   3bd70:	cmp	r7, #0
   3bd74:	beq	3bd84 <fputs@plt+0x2ac10>
   3bd78:	ldrb	r3, [r7, r5]
   3bd7c:	cmp	r3, #0
   3bd80:	beq	3bda8 <fputs@plt+0x2ac34>
   3bd84:	ldr	r3, [r4, #44]	; 0x2c
   3bd88:	str	fp, [sp]
   3bd8c:	mov	r2, r6
   3bd90:	ldr	r1, [sp, #16]
   3bd94:	ldr	r0, [sp, #8]
   3bd98:	bl	2dd84 <fputs@plt+0x1cc10>
   3bd9c:	mov	r1, r4
   3bda0:	ldr	r0, [sp, #20]
   3bda4:	bl	3ba18 <fputs@plt+0x2a8a4>
   3bda8:	ldrb	r3, [r4, #55]	; 0x37
   3bdac:	and	r3, r3, #3
   3bdb0:	cmp	r3, #2
   3bdb4:	bne	3bd48 <fputs@plt+0x2abd4>
   3bdb8:	ldrb	r3, [r9, #42]	; 0x2a
   3bdbc:	tst	r3, #32
   3bdc0:	beq	3bd48 <fputs@plt+0x2abd4>
   3bdc4:	cmp	sl, #0
   3bdc8:	strne	r6, [sl]
   3bdcc:	b	3bd54 <fputs@plt+0x2abe0>
   3bdd0:	ldr	sl, [sp, #20]
   3bdd4:	ldr	r3, [sl, #72]	; 0x48
   3bdd8:	cmp	r3, r8
   3bddc:	strlt	r8, [sl, #72]	; 0x48
   3bde0:	b	3bc58 <fputs@plt+0x2aae4>
   3bde4:	mov	r8, r6
   3bde8:	mov	r0, #0
   3bdec:	b	3bdd4 <fputs@plt+0x2ac60>
   3bdf0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3bdf4:	strd	r6, [sp, #8]
   3bdf8:	strd	r8, [sp, #16]
   3bdfc:	strd	sl, [sp, #24]
   3be00:	str	lr, [sp, #32]
   3be04:	sub	sp, sp, #60	; 0x3c
   3be08:	mov	fp, r0
   3be0c:	str	r1, [sp, #36]	; 0x24
   3be10:	str	r2, [sp, #32]
   3be14:	str	r3, [sp, #28]
   3be18:	ldr	r8, [sp, #96]	; 0x60
   3be1c:	ldr	r9, [sp, #104]	; 0x68
   3be20:	bl	2de28 <fputs@plt+0x1ccb4>
   3be24:	mov	r6, r0
   3be28:	ldr	r3, [fp, #72]	; 0x48
   3be2c:	sub	r3, r3, #1
   3be30:	str	r3, [sp, #24]
   3be34:	bl	2dc2c <fputs@plt+0x1cab8>
   3be38:	str	r0, [sp, #20]
   3be3c:	ldr	r3, [sp, #108]	; 0x6c
   3be40:	cmp	r3, #0
   3be44:	blt	3c03c <fputs@plt+0x2aec8>
   3be48:	ldr	r5, [r8, #20]
   3be4c:	cmp	r5, #0
   3be50:	ble	3be90 <fputs@plt+0x2ad1c>
   3be54:	ldr	r3, [sp, #100]	; 0x64
   3be58:	sub	r7, r3, #4
   3be5c:	mov	r4, #0
   3be60:	mov	sl, #76	; 0x4c
   3be64:	ldr	r2, [r7, #4]!
   3be68:	add	r2, r9, r2
   3be6c:	ldr	r3, [sp, #20]
   3be70:	add	r2, r2, #1
   3be74:	mov	r1, sl
   3be78:	mov	r0, r6
   3be7c:	bl	2e4d0 <fputs@plt+0x1d35c>
   3be80:	add	r4, r4, #1
   3be84:	ldr	r5, [r8, #20]
   3be88:	cmp	r5, r4
   3be8c:	bgt	3be64 <fputs@plt+0x2acf0>
   3be90:	ldr	r3, [sp, #112]	; 0x70
   3be94:	cmp	r3, #0
   3be98:	bne	3bfbc <fputs@plt+0x2ae48>
   3be9c:	ldr	r3, [sp, #28]
   3bea0:	cmp	r3, #0
   3bea4:	beq	3c054 <fputs@plt+0x2aee0>
   3bea8:	mov	r1, r5
   3beac:	mov	r0, fp
   3beb0:	bl	18f64 <fputs@plt+0x7df0>
   3beb4:	mov	r7, r0
   3beb8:	str	r0, [sp, #40]	; 0x28
   3bebc:	mov	r0, fp
   3bec0:	bl	18ec4 <fputs@plt+0x7d50>
   3bec4:	str	r0, [sp, #44]	; 0x2c
   3bec8:	ldr	r3, [sp, #36]	; 0x24
   3becc:	str	r3, [sp]
   3bed0:	ldr	r4, [sp, #28]
   3bed4:	ldr	r3, [r4, #44]	; 0x2c
   3bed8:	ldr	r2, [sp, #24]
   3bedc:	mov	r1, #54	; 0x36
   3bee0:	mov	r0, r6
   3bee4:	bl	2dd84 <fputs@plt+0x1cc10>
   3bee8:	mov	r1, r4
   3beec:	mov	r0, fp
   3bef0:	bl	3ba18 <fputs@plt+0x2a8a4>
   3bef4:	cmp	r5, #0
   3bef8:	ble	3c228 <fputs@plt+0x2b0b4>
   3befc:	ldr	r3, [sp, #100]	; 0x64
   3bf00:	str	r3, [sp, #36]	; 0x24
   3bf04:	add	sl, r3, r5, lsl #2
   3bf08:	mov	r4, r3
   3bf0c:	ldr	r2, [r4], #4
   3bf10:	add	r2, r2, #1
   3bf14:	mov	r3, r7
   3bf18:	add	r2, r2, r9
   3bf1c:	mov	r1, #30
   3bf20:	mov	r0, r6
   3bf24:	bl	2e4d0 <fputs@plt+0x1d35c>
   3bf28:	add	r7, r7, #1
   3bf2c:	cmp	r4, sl
   3bf30:	bne	3bf0c <fputs@plt+0x2ad98>
   3bf34:	ldr	r3, [r8]
   3bf38:	ldr	r2, [sp, #32]
   3bf3c:	ldr	r1, [sp, #108]	; 0x6c
   3bf40:	cmp	r3, r2
   3bf44:	cmpeq	r1, #1
   3bf48:	beq	3c188 <fputs@plt+0x2b014>
   3bf4c:	ldr	r1, [sp, #28]
   3bf50:	ldr	r0, [fp]
   3bf54:	bl	19ffc <fputs@plt+0x8e88>
   3bf58:	str	r5, [sp, #8]
   3bf5c:	str	r0, [sp, #4]
   3bf60:	ldr	r4, [sp, #44]	; 0x2c
   3bf64:	str	r4, [sp]
   3bf68:	mov	r3, r5
   3bf6c:	ldr	r7, [sp, #40]	; 0x28
   3bf70:	mov	r2, r7
   3bf74:	mov	r1, #49	; 0x31
   3bf78:	mov	r0, r6
   3bf7c:	bl	2dee0 <fputs@plt+0x1cd6c>
   3bf80:	mov	r3, #0
   3bf84:	str	r3, [sp, #4]
   3bf88:	str	r4, [sp]
   3bf8c:	ldr	r3, [sp, #20]
   3bf90:	ldr	r2, [sp, #24]
   3bf94:	mov	r1, #69	; 0x45
   3bf98:	mov	r0, r6
   3bf9c:	bl	2de98 <fputs@plt+0x1cd24>
   3bfa0:	mov	r1, r4
   3bfa4:	mov	r0, fp
   3bfa8:	bl	18efc <fputs@plt+0x7d88>
   3bfac:	mov	r2, r5
   3bfb0:	mov	r1, r7
   3bfb4:	mov	r0, fp
   3bfb8:	bl	18fa0 <fputs@plt+0x7e2c>
   3bfbc:	ldrb	r3, [r8, #24]
   3bfc0:	cmp	r3, #0
   3bfc4:	bne	3bff0 <fputs@plt+0x2ae7c>
   3bfc8:	ldr	r3, [fp]
   3bfcc:	ldr	r3, [r3, #24]
   3bfd0:	tst	r3, #16777216	; 0x1000000
   3bfd4:	bne	3bfe4 <fputs@plt+0x2ae70>
   3bfd8:	ldr	r3, [fp, #416]	; 0x1a0
   3bfdc:	cmp	r3, #0
   3bfe0:	beq	3c148 <fputs@plt+0x2afd4>
   3bfe4:	ldr	r3, [sp, #108]	; 0x6c
   3bfe8:	cmp	r3, #0
   3bfec:	bgt	3c17c <fputs@plt+0x2b008>
   3bff0:	ldr	r3, [sp, #108]	; 0x6c
   3bff4:	ldrb	r2, [r8, #24]
   3bff8:	mov	r1, #135	; 0x87
   3bffc:	mov	r0, r6
   3c000:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c004:	ldr	r1, [sp, #20]
   3c008:	mov	r0, r6
   3c00c:	bl	179c8 <fputs@plt+0x6854>
   3c010:	ldr	r2, [sp, #24]
   3c014:	mov	r1, #61	; 0x3d
   3c018:	mov	r0, r6
   3c01c:	bl	2e44c <fputs@plt+0x1d2d8>
   3c020:	add	sp, sp, #60	; 0x3c
   3c024:	ldrd	r4, [sp]
   3c028:	ldrd	r6, [sp, #8]
   3c02c:	ldrd	r8, [sp, #16]
   3c030:	ldrd	sl, [sp, #24]
   3c034:	add	sp, sp, #32
   3c038:	pop	{pc}		; (ldr pc, [sp], #4)
   3c03c:	mov	r3, r0
   3c040:	ldrb	r2, [r8, #24]
   3c044:	mov	r1, #136	; 0x88
   3c048:	mov	r0, r6
   3c04c:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c050:	b	3be48 <fputs@plt+0x2acd4>
   3c054:	mov	r0, fp
   3c058:	bl	18ec4 <fputs@plt+0x7d50>
   3c05c:	mov	r4, r0
   3c060:	ldr	r3, [sp, #100]	; 0x64
   3c064:	ldr	r2, [r3]
   3c068:	add	r2, r2, #1
   3c06c:	mov	r3, r0
   3c070:	add	r2, r2, r9
   3c074:	mov	r1, #31
   3c078:	mov	r0, r6
   3c07c:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c080:	mov	r3, #0
   3c084:	mov	r2, r4
   3c088:	mov	r1, #38	; 0x26
   3c08c:	mov	r0, r6
   3c090:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c094:	mov	r5, r0
   3c098:	ldr	r3, [r8]
   3c09c:	ldr	r2, [sp, #32]
   3c0a0:	ldr	r1, [sp, #108]	; 0x6c
   3c0a4:	cmp	r3, r2
   3c0a8:	cmpeq	r1, #1
   3c0ac:	beq	3c120 <fputs@plt+0x2afac>
   3c0b0:	mov	r3, #54	; 0x36
   3c0b4:	str	r3, [sp]
   3c0b8:	ldr	r3, [sp, #32]
   3c0bc:	ldr	r2, [sp, #36]	; 0x24
   3c0c0:	ldr	r7, [sp, #24]
   3c0c4:	mov	r1, r7
   3c0c8:	mov	r0, fp
   3c0cc:	bl	3ba48 <fputs@plt+0x2a8d4>
   3c0d0:	str	r4, [sp]
   3c0d4:	mov	r3, #0
   3c0d8:	mov	r2, r7
   3c0dc:	mov	r1, #70	; 0x46
   3c0e0:	mov	r0, r6
   3c0e4:	bl	2dd84 <fputs@plt+0x1cc10>
   3c0e8:	ldr	r1, [sp, #20]
   3c0ec:	mov	r0, r6
   3c0f0:	bl	2e718 <fputs@plt+0x1d5a4>
   3c0f4:	ldr	r1, [r6, #32]
   3c0f8:	sub	r1, r1, #2
   3c0fc:	mov	r0, r6
   3c100:	bl	17a4c <fputs@plt+0x68d8>
   3c104:	mov	r1, r5
   3c108:	mov	r0, r6
   3c10c:	bl	17a4c <fputs@plt+0x68d8>
   3c110:	mov	r1, r4
   3c114:	mov	r0, fp
   3c118:	bl	18efc <fputs@plt+0x7d88>
   3c11c:	b	3bfbc <fputs@plt+0x2ae48>
   3c120:	str	r4, [sp]
   3c124:	ldr	r3, [sp, #20]
   3c128:	mov	r2, r9
   3c12c:	mov	r1, #79	; 0x4f
   3c130:	mov	r0, r6
   3c134:	bl	2dd84 <fputs@plt+0x1cc10>
   3c138:	mov	r1, #144	; 0x90
   3c13c:	mov	r0, r6
   3c140:	bl	179f4 <fputs@plt+0x6880>
   3c144:	b	3c0b0 <fputs@plt+0x2af3c>
   3c148:	ldrb	r3, [fp, #20]
   3c14c:	cmp	r3, #0
   3c150:	bne	3bfe4 <fputs@plt+0x2ae70>
   3c154:	mov	r3, #4
   3c158:	str	r3, [sp, #4]
   3c15c:	mvn	r3, #1
   3c160:	str	r3, [sp]
   3c164:	mov	r3, #0
   3c168:	mov	r2, #2
   3c16c:	movw	r1, #787	; 0x313
   3c170:	mov	r0, fp
   3c174:	bl	2e078 <fputs@plt+0x1cf04>
   3c178:	b	3c004 <fputs@plt+0x2ae90>
   3c17c:	mov	r0, fp
   3c180:	bl	19808 <fputs@plt+0x8694>
   3c184:	b	3bff0 <fputs@plt+0x2ae7c>
   3c188:	ldr	r7, [r6, #32]
   3c18c:	add	r7, r5, r7
   3c190:	add	r7, r7, #1
   3c194:	mov	r4, #0
   3c198:	str	r9, [sp, #48]	; 0x30
   3c19c:	str	r5, [sp, #52]	; 0x34
   3c1a0:	ldr	r5, [sp, #36]	; 0x24
   3c1a4:	str	fp, [sp, #36]	; 0x24
   3c1a8:	ldr	fp, [sp, #28]
   3c1ac:	str	r8, [sp, #96]	; 0x60
   3c1b0:	mov	r8, r7
   3c1b4:	ldr	r7, [sp, #32]
   3c1b8:	ldr	r2, [r5], #4
   3c1bc:	add	r2, r2, #1
   3c1c0:	add	r2, r2, r9
   3c1c4:	ldr	r3, [fp, #4]
   3c1c8:	ldrsh	r3, [r3, r4]
   3c1cc:	ldrsh	r1, [r7, #32]
   3c1d0:	cmp	r1, r3
   3c1d4:	addne	r3, r3, #1
   3c1d8:	addne	r3, r3, r9
   3c1dc:	ldreq	r3, [sp, #48]	; 0x30
   3c1e0:	str	r3, [sp]
   3c1e4:	mov	r3, r8
   3c1e8:	mov	r1, #78	; 0x4e
   3c1ec:	mov	r0, r6
   3c1f0:	bl	2dd84 <fputs@plt+0x1cc10>
   3c1f4:	mov	r1, #16
   3c1f8:	mov	r0, r6
   3c1fc:	bl	179f4 <fputs@plt+0x6880>
   3c200:	add	r4, r4, #2
   3c204:	cmp	r5, sl
   3c208:	bne	3c1b8 <fputs@plt+0x2b044>
   3c20c:	ldr	r5, [sp, #52]	; 0x34
   3c210:	ldr	fp, [sp, #36]	; 0x24
   3c214:	ldr	r8, [sp, #96]	; 0x60
   3c218:	ldr	r1, [sp, #20]
   3c21c:	mov	r0, r6
   3c220:	bl	2e718 <fputs@plt+0x1d5a4>
   3c224:	b	3bf4c <fputs@plt+0x2add8>
   3c228:	ldr	r3, [r8]
   3c22c:	ldr	r2, [sp, #32]
   3c230:	ldr	r1, [sp, #108]	; 0x6c
   3c234:	cmp	r3, r2
   3c238:	cmpeq	r1, #1
   3c23c:	bne	3bf4c <fputs@plt+0x2add8>
   3c240:	b	3c218 <fputs@plt+0x2b0a4>
   3c244:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3c248:	strd	r6, [sp, #8]
   3c24c:	strd	r8, [sp, #16]
   3c250:	strd	sl, [sp, #24]
   3c254:	str	lr, [sp, #32]
   3c258:	sub	sp, sp, #116	; 0x74
   3c25c:	mov	sl, r0
   3c260:	mov	r7, r1
   3c264:	str	r2, [sp, #28]
   3c268:	str	r3, [sp, #40]	; 0x28
   3c26c:	ldr	r4, [r0]
   3c270:	str	r4, [sp, #36]	; 0x24
   3c274:	ldr	r3, [sp, #152]	; 0x98
   3c278:	add	r9, r3, #7
   3c27c:	ldr	r3, [r0, #76]	; 0x4c
   3c280:	cmp	r3, r9
   3c284:	movlt	r3, r9
   3c288:	str	r3, [r0, #76]	; 0x4c
   3c28c:	bl	2de28 <fputs@plt+0x1ccb4>
   3c290:	str	r0, [sp, #20]
   3c294:	cmp	r7, #0
   3c298:	cmpne	r0, #0
   3c29c:	beq	3c2b0 <fputs@plt+0x2b13c>
   3c2a0:	mov	r5, r0
   3c2a4:	ldr	r3, [r7, #28]
   3c2a8:	cmp	r3, #0
   3c2ac:	bne	3c2cc <fputs@plt+0x2b158>
   3c2b0:	add	sp, sp, #116	; 0x74
   3c2b4:	ldrd	r4, [sp]
   3c2b8:	ldrd	r6, [sp, #8]
   3c2bc:	ldrd	r8, [sp, #16]
   3c2c0:	ldrd	sl, [sp, #24]
   3c2c4:	add	sp, sp, #32
   3c2c8:	pop	{pc}		; (ldr pc, [sp], #4)
   3c2cc:	mov	r2, #0
   3c2d0:	ldr	r1, [r7]
   3c2d4:	movw	r0, #50036	; 0xc374
   3c2d8:	movt	r0, #8
   3c2dc:	bl	2a74c <fputs@plt+0x195d8>
   3c2e0:	cmp	r0, #0
   3c2e4:	beq	3c2b0 <fputs@plt+0x2b13c>
   3c2e8:	ldr	r1, [r7, #64]	; 0x40
   3c2ec:	mov	r0, r4
   3c2f0:	bl	1a280 <fputs@plt+0x910c>
   3c2f4:	str	r0, [sp, #60]	; 0x3c
   3c2f8:	ldr	r3, [r4, #16]
   3c2fc:	mov	r4, r0
   3c300:	ldr	r3, [r3, r0, lsl #4]
   3c304:	str	r3, [sp]
   3c308:	mov	r3, #0
   3c30c:	ldr	r2, [r7]
   3c310:	mov	r1, #28
   3c314:	mov	r0, sl
   3c318:	bl	3916c <fputs@plt+0x27ff8>
   3c31c:	subs	r3, r0, #0
   3c320:	str	r3, [sp, #96]	; 0x60
   3c324:	bne	3c2b0 <fputs@plt+0x2b13c>
   3c328:	ldr	r3, [sp, #152]	; 0x98
   3c32c:	add	r8, r3, #3
   3c330:	str	r8, [sp, #108]	; 0x6c
   3c334:	add	r6, r3, #4
   3c338:	str	r6, [sp, #88]	; 0x58
   3c33c:	add	r3, r3, #5
   3c340:	str	r3, [sp, #68]	; 0x44
   3c344:	ldr	r3, [sp, #152]	; 0x98
   3c348:	add	r3, r3, #6
   3c34c:	str	r3, [sp, #92]	; 0x5c
   3c350:	ldr	r3, [r7]
   3c354:	str	r3, [sp]
   3c358:	mov	r3, #0
   3c35c:	ldr	r2, [r7, #28]
   3c360:	mov	r1, r4
   3c364:	mov	r0, sl
   3c368:	bl	2db38 <fputs@plt+0x1c9c4>
   3c36c:	ldr	r3, [sp, #156]	; 0x9c
   3c370:	add	r3, r3, #1
   3c374:	str	r3, [sp, #24]
   3c378:	ldr	r3, [sp, #156]	; 0x9c
   3c37c:	add	r2, r3, #2
   3c380:	ldr	r3, [sl, #72]	; 0x48
   3c384:	cmp	r3, r2
   3c388:	movlt	r3, r2
   3c38c:	str	r3, [sl, #72]	; 0x48
   3c390:	mov	r3, #54	; 0x36
   3c394:	str	r3, [sp]
   3c398:	mov	r3, r7
   3c39c:	mov	r2, r4
   3c3a0:	ldr	r1, [sp, #156]	; 0x9c
   3c3a4:	mov	r0, sl
   3c3a8:	bl	3ba48 <fputs@plt+0x2a8d4>
   3c3ac:	ldr	r2, [r7]
   3c3b0:	mov	r1, r6
   3c3b4:	mov	r0, r5
   3c3b8:	bl	2df28 <fputs@plt+0x1cdb4>
   3c3bc:	ldr	fp, [r7, #8]
   3c3c0:	cmp	fp, #0
   3c3c4:	beq	3c840 <fputs@plt+0x2b6cc>
   3c3c8:	ldr	r3, [sp, #152]	; 0x98
   3c3cc:	add	r3, r3, #1
   3c3d0:	str	r3, [sp, #48]	; 0x30
   3c3d4:	ldr	r3, [sp, #152]	; 0x98
   3c3d8:	add	r3, r3, #2
   3c3dc:	str	r3, [sp, #32]
   3c3e0:	mov	r3, #1
   3c3e4:	str	r3, [sp, #44]	; 0x2c
   3c3e8:	movw	r3, #32968	; 0x80c8
   3c3ec:	movt	r3, #8
   3c3f0:	str	r3, [sp, #100]	; 0x64
   3c3f4:	add	r3, r3, #3600	; 0xe10
   3c3f8:	add	r3, r3, #12
   3c3fc:	str	r3, [sp, #76]	; 0x4c
   3c400:	str	r9, [sp, #72]	; 0x48
   3c404:	mov	r9, r8
   3c408:	str	r7, [sp, #64]	; 0x40
   3c40c:	b	3c540 <fputs@plt+0x2b3cc>
   3c410:	ldrh	r4, [fp, #50]	; 0x32
   3c414:	ldr	r3, [sp, #64]	; 0x40
   3c418:	ldr	r2, [r3]
   3c41c:	sub	r5, r4, #1
   3c420:	b	3c5a0 <fputs@plt+0x2b42c>
   3c424:	ldr	r3, [r6, #32]
   3c428:	str	r3, [sp, #56]	; 0x38
   3c42c:	mvn	r4, #4
   3c430:	str	r4, [sp, #8]
   3c434:	ldr	r6, [sp, #100]	; 0x64
   3c438:	add	r3, r6, #3632	; 0xe30
   3c43c:	add	r3, r3, #8
   3c440:	str	r3, [sp, #4]
   3c444:	str	r9, [sp]
   3c448:	ldr	r7, [sp, #48]	; 0x30
   3c44c:	mov	r3, r7
   3c450:	mov	r2, #1
   3c454:	mov	r1, #35	; 0x23
   3c458:	ldr	r5, [sp, #20]
   3c45c:	mov	r0, r5
   3c460:	bl	2dee0 <fputs@plt+0x1cd6c>
   3c464:	mov	r1, #2
   3c468:	mov	r0, r5
   3c46c:	bl	179f4 <fputs@plt+0x6880>
   3c470:	ldr	r3, [sp, #56]	; 0x38
   3c474:	ldr	r2, [sp, #24]
   3c478:	mov	r1, #7
   3c47c:	mov	r0, r5
   3c480:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c484:	str	r4, [sp, #8]
   3c488:	add	r3, r6, #3664	; 0xe50
   3c48c:	add	r3, r3, #4
   3c490:	str	r3, [sp, #4]
   3c494:	ldr	r3, [sp, #92]	; 0x5c
   3c498:	str	r3, [sp]
   3c49c:	mov	r3, r7
   3c4a0:	mov	r2, #0
   3c4a4:	mov	r1, #35	; 0x23
   3c4a8:	mov	r0, r5
   3c4ac:	bl	2dee0 <fputs@plt+0x1cd6c>
   3c4b0:	mov	r1, #1
   3c4b4:	mov	r0, r5
   3c4b8:	bl	179f4 <fputs@plt+0x6880>
   3c4bc:	mov	r3, #0
   3c4c0:	str	r3, [sp, #8]
   3c4c4:	movw	r3, #50048	; 0xc380
   3c4c8:	movt	r3, #8
   3c4cc:	str	r3, [sp, #4]
   3c4d0:	str	r9, [sp]
   3c4d4:	mov	r3, #3
   3c4d8:	ldr	r2, [sp, #88]	; 0x58
   3c4dc:	mov	r1, #49	; 0x31
   3c4e0:	mov	r0, r5
   3c4e4:	bl	2dee0 <fputs@plt+0x1cd6c>
   3c4e8:	ldr	r3, [sp, #152]	; 0x98
   3c4ec:	ldr	r4, [sp, #40]	; 0x28
   3c4f0:	mov	r2, r4
   3c4f4:	mov	r1, #74	; 0x4a
   3c4f8:	mov	r0, r5
   3c4fc:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c500:	ldr	r3, [sp, #152]	; 0x98
   3c504:	str	r3, [sp]
   3c508:	mov	r3, r9
   3c50c:	mov	r2, r4
   3c510:	mov	r1, #75	; 0x4b
   3c514:	mov	r0, r5
   3c518:	bl	2dd84 <fputs@plt+0x1cc10>
   3c51c:	mov	r1, #8
   3c520:	mov	r0, r5
   3c524:	bl	179f4 <fputs@plt+0x6880>
   3c528:	ldr	r1, [sp, #52]	; 0x34
   3c52c:	mov	r0, r5
   3c530:	bl	17a4c <fputs@plt+0x68d8>
   3c534:	ldr	fp, [fp, #20]
   3c538:	cmp	fp, #0
   3c53c:	beq	3c848 <fputs@plt+0x2b6d4>
   3c540:	ldr	r3, [sp, #28]
   3c544:	cmp	r3, #0
   3c548:	cmpne	r3, fp
   3c54c:	bne	3c534 <fputs@plt+0x2b3c0>
   3c550:	ldr	r3, [fp, #36]	; 0x24
   3c554:	cmp	r3, #0
   3c558:	ldr	r3, [sp, #44]	; 0x2c
   3c55c:	moveq	r3, #0
   3c560:	str	r3, [sp, #44]	; 0x2c
   3c564:	ldr	r3, [sp, #64]	; 0x40
   3c568:	ldrb	r3, [r3, #42]	; 0x2a
   3c56c:	tst	r3, #32
   3c570:	beq	3c584 <fputs@plt+0x2b410>
   3c574:	ldrb	r3, [fp, #55]	; 0x37
   3c578:	and	r3, r3, #3
   3c57c:	cmp	r3, #2
   3c580:	beq	3c410 <fputs@plt+0x2b29c>
   3c584:	ldrh	r4, [fp, #52]	; 0x34
   3c588:	ldr	r2, [fp]
   3c58c:	ldrb	r3, [fp, #55]	; 0x37
   3c590:	tst	r3, #8
   3c594:	ldrhne	r5, [fp, #50]	; 0x32
   3c598:	subne	r5, r5, #1
   3c59c:	subeq	r5, r4, #1
   3c5a0:	ldr	r1, [sp, #68]	; 0x44
   3c5a4:	ldr	r6, [sp, #20]
   3c5a8:	mov	r0, r6
   3c5ac:	bl	2df28 <fputs@plt+0x1cdb4>
   3c5b0:	ldr	r3, [sp, #72]	; 0x48
   3c5b4:	add	r2, r5, r3
   3c5b8:	ldr	r3, [sl, #76]	; 0x4c
   3c5bc:	cmp	r3, r2
   3c5c0:	movlt	r3, r2
   3c5c4:	str	r3, [sl, #76]	; 0x4c
   3c5c8:	ldr	r3, [fp, #44]	; 0x2c
   3c5cc:	ldr	r2, [sp, #60]	; 0x3c
   3c5d0:	str	r2, [sp]
   3c5d4:	ldr	r8, [sp, #24]
   3c5d8:	mov	r2, r8
   3c5dc:	mov	r1, #54	; 0x36
   3c5e0:	mov	r0, r6
   3c5e4:	bl	2dd84 <fputs@plt+0x1cc10>
   3c5e8:	mov	r1, fp
   3c5ec:	mov	r0, sl
   3c5f0:	bl	3ba18 <fputs@plt+0x2a8a4>
   3c5f4:	ldr	r7, [sp, #32]
   3c5f8:	mov	r3, r7
   3c5fc:	mov	r2, r4
   3c600:	mov	r1, #22
   3c604:	mov	r0, r6
   3c608:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c60c:	mov	r3, r9
   3c610:	ldrh	r2, [fp, #50]	; 0x32
   3c614:	mov	r1, #22
   3c618:	mov	r0, r6
   3c61c:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c620:	mvn	r3, #4
   3c624:	str	r3, [sp, #8]
   3c628:	ldr	r3, [sp, #76]	; 0x4c
   3c62c:	str	r3, [sp, #4]
   3c630:	ldr	r3, [sp, #48]	; 0x30
   3c634:	str	r3, [sp]
   3c638:	mov	r3, r7
   3c63c:	mov	r2, #0
   3c640:	mov	r1, #35	; 0x23
   3c644:	mov	r0, r6
   3c648:	bl	2dee0 <fputs@plt+0x1cd6c>
   3c64c:	mov	r1, #2
   3c650:	mov	r0, r6
   3c654:	bl	179f4 <fputs@plt+0x6880>
   3c658:	mov	r2, r8
   3c65c:	mov	r1, #108	; 0x6c
   3c660:	mov	r0, r6
   3c664:	bl	2e44c <fputs@plt+0x1d2d8>
   3c668:	str	r0, [sp, #52]	; 0x34
   3c66c:	mov	r3, r7
   3c670:	mov	r2, #0
   3c674:	mov	r1, #22
   3c678:	mov	r0, r6
   3c67c:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c680:	cmp	r5, #0
   3c684:	ble	3c424 <fputs@plt+0x2b2b0>
   3c688:	ldr	r4, [sp, #20]
   3c68c:	mov	r0, r4
   3c690:	bl	2dc2c <fputs@plt+0x1cab8>
   3c694:	str	r0, [sp, #80]	; 0x50
   3c698:	lsl	r2, r5, #2
   3c69c:	mov	r3, #0
   3c6a0:	ldr	r0, [sp, #36]	; 0x24
   3c6a4:	bl	13ea0 <fputs@plt+0x2d2c>
   3c6a8:	subs	r3, r0, #0
   3c6ac:	str	r3, [sp, #84]	; 0x54
   3c6b0:	beq	3c534 <fputs@plt+0x2b3c0>
   3c6b4:	mov	r1, #13
   3c6b8:	mov	r0, r4
   3c6bc:	bl	2de08 <fputs@plt+0x1cc94>
   3c6c0:	ldr	r3, [r4, #32]
   3c6c4:	str	r3, [sp, #56]	; 0x38
   3c6c8:	cmp	r5, #1
   3c6cc:	beq	3c6f0 <fputs@plt+0x2b57c>
   3c6d0:	ldr	r3, [sp, #84]	; 0x54
   3c6d4:	sub	r6, r3, #4
   3c6d8:	mov	r8, r6
   3c6dc:	ldr	r4, [sp, #96]	; 0x60
   3c6e0:	ldr	r3, [sp, #152]	; 0x98
   3c6e4:	add	r7, r3, #7
   3c6e8:	str	r6, [sp, #104]	; 0x68
   3c6ec:	b	3c724 <fputs@plt+0x2b5b0>
   3c6f0:	ldrh	r3, [fp, #50]	; 0x32
   3c6f4:	cmp	r3, #1
   3c6f8:	bne	3c6d0 <fputs@plt+0x2b55c>
   3c6fc:	ldrb	r3, [fp, #54]	; 0x36
   3c700:	cmp	r3, #0
   3c704:	beq	3c6d0 <fputs@plt+0x2b55c>
   3c708:	ldr	r3, [sp, #80]	; 0x50
   3c70c:	ldr	r2, [sp, #72]	; 0x48
   3c710:	mov	r1, #77	; 0x4d
   3c714:	ldr	r0, [sp, #20]
   3c718:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c71c:	b	3c6d0 <fputs@plt+0x2b55c>
   3c720:	mov	r4, r2
   3c724:	ldr	r3, [fp, #32]
   3c728:	ldr	r1, [r3, r4, lsl #2]
   3c72c:	mov	r0, sl
   3c730:	bl	3b8a4 <fputs@plt+0x2a730>
   3c734:	mov	r6, r0
   3c738:	ldr	r3, [sp, #32]
   3c73c:	mov	r2, r4
   3c740:	mov	r1, #22
   3c744:	ldr	r0, [sp, #20]
   3c748:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c74c:	str	r9, [sp]
   3c750:	mov	r3, r4
   3c754:	ldr	r2, [sp, #24]
   3c758:	mov	r1, #47	; 0x2f
   3c75c:	ldr	r0, [sp, #20]
   3c760:	bl	2dd84 <fputs@plt+0x1cc10>
   3c764:	mvn	r3, #3
   3c768:	str	r3, [sp, #8]
   3c76c:	str	r6, [sp, #4]
   3c770:	add	r3, r7, r4
   3c774:	str	r3, [sp]
   3c778:	mov	r3, #0
   3c77c:	mov	r2, r9
   3c780:	mov	r1, #78	; 0x4e
   3c784:	ldr	r6, [sp, #20]
   3c788:	mov	r0, r6
   3c78c:	bl	2dee0 <fputs@plt+0x1cd6c>
   3c790:	str	r0, [r8, #4]!
   3c794:	mov	r1, #128	; 0x80
   3c798:	mov	r0, r6
   3c79c:	bl	179f4 <fputs@plt+0x6880>
   3c7a0:	add	r2, r4, #1
   3c7a4:	cmp	r5, r2
   3c7a8:	bne	3c720 <fputs@plt+0x2b5ac>
   3c7ac:	ldr	r6, [sp, #104]	; 0x68
   3c7b0:	ldr	r3, [sp, #32]
   3c7b4:	mov	r1, #22
   3c7b8:	ldr	r5, [sp, #20]
   3c7bc:	mov	r0, r5
   3c7c0:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c7c4:	ldr	r1, [sp, #80]	; 0x50
   3c7c8:	mov	r0, r5
   3c7cc:	bl	2e718 <fputs@plt+0x1d5a4>
   3c7d0:	ldr	r3, [sp, #56]	; 0x38
   3c7d4:	sub	r1, r3, #1
   3c7d8:	mov	r0, r5
   3c7dc:	bl	17a4c <fputs@plt+0x68d8>
   3c7e0:	ldr	r5, [sp, #96]	; 0x60
   3c7e4:	mov	r8, #47	; 0x2f
   3c7e8:	b	3c7f0 <fputs@plt+0x2b67c>
   3c7ec:	mov	r5, r3
   3c7f0:	ldr	r1, [r6, #4]!
   3c7f4:	ldr	r0, [sp, #20]
   3c7f8:	bl	17a4c <fputs@plt+0x68d8>
   3c7fc:	add	r3, r5, r7
   3c800:	str	r3, [sp]
   3c804:	mov	r3, r5
   3c808:	ldr	r2, [sp, #24]
   3c80c:	mov	r1, r8
   3c810:	ldr	r0, [sp, #20]
   3c814:	bl	2dd84 <fputs@plt+0x1cc10>
   3c818:	add	r3, r5, #1
   3c81c:	cmp	r4, r5
   3c820:	bne	3c7ec <fputs@plt+0x2b678>
   3c824:	ldr	r1, [sp, #80]	; 0x50
   3c828:	ldr	r0, [sp, #20]
   3c82c:	bl	179c8 <fputs@plt+0x6854>
   3c830:	ldr	r1, [sp, #84]	; 0x54
   3c834:	ldr	r0, [sp, #36]	; 0x24
   3c838:	bl	214f4 <fputs@plt+0x10380>
   3c83c:	b	3c42c <fputs@plt+0x2b2b8>
   3c840:	mov	r3, #1
   3c844:	str	r3, [sp, #44]	; 0x2c
   3c848:	ldr	r3, [sp, #44]	; 0x2c
   3c84c:	adds	r3, r3, #0
   3c850:	movne	r3, #1
   3c854:	ldr	r2, [sp, #28]
   3c858:	cmp	r2, #0
   3c85c:	movne	r3, #0
   3c860:	cmp	r3, #0
   3c864:	beq	3c2b0 <fputs@plt+0x2b13c>
   3c868:	ldr	r4, [sp, #92]	; 0x5c
   3c86c:	mov	r3, r4
   3c870:	ldr	r2, [sp, #156]	; 0x9c
   3c874:	mov	r1, #50	; 0x32
   3c878:	ldr	r5, [sp, #20]
   3c87c:	mov	r0, r5
   3c880:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c884:	mov	r2, r4
   3c888:	mov	r1, #46	; 0x2e
   3c88c:	mov	r0, r5
   3c890:	bl	2e44c <fputs@plt+0x1d2d8>
   3c894:	mov	r4, r0
   3c898:	ldr	r3, [sp, #68]	; 0x44
   3c89c:	mov	r2, #0
   3c8a0:	mov	r1, #25
   3c8a4:	mov	r0, r5
   3c8a8:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c8ac:	mov	r3, #0
   3c8b0:	str	r3, [sp, #8]
   3c8b4:	movw	r3, #50048	; 0xc380
   3c8b8:	movt	r3, #8
   3c8bc:	str	r3, [sp, #4]
   3c8c0:	ldr	r6, [sp, #108]	; 0x6c
   3c8c4:	str	r6, [sp]
   3c8c8:	mov	r3, #3
   3c8cc:	ldr	r2, [sp, #88]	; 0x58
   3c8d0:	mov	r1, #49	; 0x31
   3c8d4:	mov	r0, r5
   3c8d8:	bl	2dee0 <fputs@plt+0x1cd6c>
   3c8dc:	ldr	r3, [sp, #152]	; 0x98
   3c8e0:	ldr	r7, [sp, #40]	; 0x28
   3c8e4:	mov	r2, r7
   3c8e8:	mov	r1, #74	; 0x4a
   3c8ec:	mov	r0, r5
   3c8f0:	bl	2e4d0 <fputs@plt+0x1d35c>
   3c8f4:	ldr	r3, [sp, #152]	; 0x98
   3c8f8:	str	r3, [sp]
   3c8fc:	mov	r3, r6
   3c900:	mov	r2, r7
   3c904:	mov	r1, #75	; 0x4b
   3c908:	mov	r0, r5
   3c90c:	bl	2dd84 <fputs@plt+0x1cc10>
   3c910:	mov	r1, #8
   3c914:	mov	r0, r5
   3c918:	bl	179f4 <fputs@plt+0x6880>
   3c91c:	mov	r1, r4
   3c920:	mov	r0, r5
   3c924:	bl	17a4c <fputs@plt+0x68d8>
   3c928:	b	3c2b0 <fputs@plt+0x2b13c>
   3c92c:	strd	r4, [sp, #-16]!
   3c930:	str	r6, [sp, #8]
   3c934:	str	lr, [sp, #12]
   3c938:	mov	r4, r0
   3c93c:	ldr	r0, [r0]
   3c940:	cmp	r1, #0
   3c944:	beq	3caac <fputs@plt+0x2b938>
   3c948:	ldrb	r3, [r1]
   3c94c:	ldr	r2, [r1, #4]
   3c950:	tst	r2, #512	; 0x200
   3c954:	beq	3c978 <fputs@plt+0x2b804>
   3c958:	b	3caac <fputs@plt+0x2b938>
   3c95c:	ldr	r1, [r1, #12]
   3c960:	cmp	r1, #0
   3c964:	beq	3caac <fputs@plt+0x2b938>
   3c968:	ldrb	r3, [r1]
   3c96c:	ldr	r2, [r1, #4]
   3c970:	tst	r2, #512	; 0x200
   3c974:	bne	3caac <fputs@plt+0x2b938>
   3c978:	cmp	r3, #156	; 0x9c
   3c97c:	cmpne	r3, #38	; 0x26
   3c980:	beq	3c95c <fputs@plt+0x2b7e8>
   3c984:	cmp	r3, #95	; 0x5f
   3c988:	beq	3ca3c <fputs@plt+0x2b8c8>
   3c98c:	cmp	r3, #157	; 0x9d
   3c990:	beq	3ca30 <fputs@plt+0x2b8bc>
   3c994:	bic	ip, r3, #2
   3c998:	cmp	ip, #152	; 0x98
   3c99c:	bne	3ca90 <fputs@plt+0x2b91c>
   3c9a0:	ldr	r3, [r1, #44]	; 0x2c
   3c9a4:	cmp	r3, #0
   3c9a8:	bne	3caa0 <fputs@plt+0x2b92c>
   3c9ac:	tst	r2, #256	; 0x100
   3c9b0:	beq	3caac <fputs@plt+0x2b938>
   3c9b4:	ldr	r3, [r1, #12]
   3c9b8:	cmp	r3, #0
   3c9bc:	beq	3c9cc <fputs@plt+0x2b858>
   3c9c0:	ldr	ip, [r3, #4]
   3c9c4:	tst	ip, #256	; 0x100
   3c9c8:	bne	3ca28 <fputs@plt+0x2b8b4>
   3c9cc:	ldr	r5, [r1, #16]
   3c9d0:	ldr	r3, [r1, #20]
   3c9d4:	cmp	r3, #0
   3c9d8:	beq	3cadc <fputs@plt+0x2b968>
   3c9dc:	tst	r2, #2048	; 0x800
   3c9e0:	movne	r1, r5
   3c9e4:	bne	3c960 <fputs@plt+0x2b7ec>
   3c9e8:	ldr	lr, [r3]
   3c9ec:	cmp	lr, #0
   3c9f0:	ble	3cae4 <fputs@plt+0x2b970>
   3c9f4:	ldr	r1, [r3, #4]
   3c9f8:	ldr	r3, [r1]
   3c9fc:	ldr	r2, [r3, #4]
   3ca00:	tst	r2, #256	; 0x100
   3ca04:	bne	3ca28 <fputs@plt+0x2b8b4>
   3ca08:	mov	r2, #0
   3ca0c:	add	r2, r2, #1
   3ca10:	cmp	r2, lr
   3ca14:	beq	3cad4 <fputs@plt+0x2b960>
   3ca18:	ldr	r3, [r1, #20]!
   3ca1c:	ldr	ip, [r3, #4]
   3ca20:	tst	ip, #256	; 0x100
   3ca24:	beq	3ca0c <fputs@plt+0x2b898>
   3ca28:	mov	r1, r3
   3ca2c:	b	3c968 <fputs@plt+0x2b7f4>
   3ca30:	ldrb	r3, [r1, #38]	; 0x26
   3ca34:	cmp	r3, #95	; 0x5f
   3ca38:	bne	3c9a0 <fputs@plt+0x2b82c>
   3ca3c:	ldr	r3, [r1, #8]
   3ca40:	mov	r2, #0
   3ca44:	ldrb	r1, [r0, #66]	; 0x42
   3ca48:	mov	r0, r4
   3ca4c:	bl	3b6dc <fputs@plt+0x2a568>
   3ca50:	mov	r5, r0
   3ca54:	cmp	r5, #0
   3ca58:	beq	3caac <fputs@plt+0x2b938>
   3ca5c:	ldr	r1, [r4]
   3ca60:	ldr	r3, [r5]
   3ca64:	mov	r2, r5
   3ca68:	ldrb	r1, [r1, #66]	; 0x42
   3ca6c:	mov	r0, r4
   3ca70:	bl	3b6dc <fputs@plt+0x2a568>
   3ca74:	cmp	r0, #0
   3ca78:	moveq	r5, r0
   3ca7c:	mov	r0, r5
   3ca80:	ldrd	r4, [sp]
   3ca84:	ldr	r6, [sp, #8]
   3ca88:	add	sp, sp, #12
   3ca8c:	pop	{pc}		; (ldr pc, [sp], #4)
   3ca90:	cmp	r3, #62	; 0x3e
   3ca94:	cmpne	r3, #157	; 0x9d
   3ca98:	bne	3c9ac <fputs@plt+0x2b838>
   3ca9c:	b	3c9a0 <fputs@plt+0x2b82c>
   3caa0:	ldrsh	r2, [r1, #32]
   3caa4:	cmp	r2, #0
   3caa8:	bge	3cab4 <fputs@plt+0x2b940>
   3caac:	mov	r5, #0
   3cab0:	b	3ca7c <fputs@plt+0x2b908>
   3cab4:	ldr	r3, [r3, #4]
   3cab8:	add	r2, r3, r2, lsl #4
   3cabc:	mov	r3, #0
   3cac0:	ldr	r2, [r2, #8]
   3cac4:	ldrb	r1, [r0, #66]	; 0x42
   3cac8:	bl	26f78 <fputs@plt+0x15e04>
   3cacc:	mov	r5, r0
   3cad0:	b	3ca54 <fputs@plt+0x2b8e0>
   3cad4:	mov	r1, r5
   3cad8:	b	3c960 <fputs@plt+0x2b7ec>
   3cadc:	mov	r1, r5
   3cae0:	b	3c960 <fputs@plt+0x2b7ec>
   3cae4:	mov	r1, r5
   3cae8:	b	3c960 <fputs@plt+0x2b7ec>
   3caec:	strd	r4, [sp, #-16]!
   3caf0:	str	r6, [sp, #8]
   3caf4:	str	lr, [sp, #12]
   3caf8:	mov	r5, r0
   3cafc:	ldr	r3, [r1, #4]
   3cb00:	tst	r3, #256	; 0x100
   3cb04:	bne	3cb40 <fputs@plt+0x2b9cc>
   3cb08:	mov	r4, r2
   3cb0c:	cmp	r2, #0
   3cb10:	beq	3cb20 <fputs@plt+0x2b9ac>
   3cb14:	ldr	r3, [r2, #4]
   3cb18:	tst	r3, #256	; 0x100
   3cb1c:	bne	3cb48 <fputs@plt+0x2b9d4>
   3cb20:	mov	r0, r5
   3cb24:	bl	3c92c <fputs@plt+0x2b7b8>
   3cb28:	cmp	r0, #0
   3cb2c:	beq	3cb54 <fputs@plt+0x2b9e0>
   3cb30:	ldrd	r4, [sp]
   3cb34:	ldr	r6, [sp, #8]
   3cb38:	add	sp, sp, #12
   3cb3c:	pop	{pc}		; (ldr pc, [sp], #4)
   3cb40:	bl	3c92c <fputs@plt+0x2b7b8>
   3cb44:	b	3cb30 <fputs@plt+0x2b9bc>
   3cb48:	mov	r1, r2
   3cb4c:	bl	3c92c <fputs@plt+0x2b7b8>
   3cb50:	b	3cb30 <fputs@plt+0x2b9bc>
   3cb54:	mov	r1, r4
   3cb58:	mov	r0, r5
   3cb5c:	bl	3c92c <fputs@plt+0x2b7b8>
   3cb60:	b	3cb30 <fputs@plt+0x2b9bc>
   3cb64:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3cb68:	strd	r6, [sp, #8]
   3cb6c:	strd	r8, [sp, #16]
   3cb70:	strd	sl, [sp, #24]
   3cb74:	str	lr, [sp, #32]
   3cb78:	sub	sp, sp, #12
   3cb7c:	ldr	r5, [r0, #24]
   3cb80:	ldrb	r3, [r0, #18]
   3cb84:	ldrb	r2, [r0, #17]
   3cb88:	cmp	r2, r3
   3cb8c:	bcc	3ce4c <fputs@plt+0x2bcd8>
   3cb90:	mov	r8, r0
   3cb94:	add	fp, r0, #72	; 0x48
   3cb98:	add	r2, r8, r3, lsl #2
   3cb9c:	ldr	r7, [r2, #24]
   3cba0:	add	r3, r8, r3, lsl #1
   3cba4:	ldrsh	r9, [r3, #70]	; 0x46
   3cba8:	cmn	r9, #2
   3cbac:	beq	3cbec <fputs@plt+0x2ba78>
   3cbb0:	ldr	r6, [r8, #4]
   3cbb4:	cmp	r6, #0
   3cbb8:	bne	3ce30 <fputs@plt+0x2bcbc>
   3cbbc:	ldr	r3, [r8]
   3cbc0:	str	r3, [r8, #4]
   3cbc4:	ldrb	r3, [r8, #18]
   3cbc8:	add	r3, r3, #1
   3cbcc:	uxtb	r3, r3
   3cbd0:	strb	r3, [r8, #18]
   3cbd4:	mov	r5, #0
   3cbd8:	ldrb	r2, [r8, #17]
   3cbdc:	cmp	r2, r3
   3cbe0:	bcs	3cb98 <fputs@plt+0x2ba24>
   3cbe4:	mov	r4, r5
   3cbe8:	b	3ccec <fputs@plt+0x2bb78>
   3cbec:	ldr	r4, [r8, #12]
   3cbf0:	cmp	r4, #0
   3cbf4:	bne	3cbb0 <fputs@plt+0x2ba3c>
   3cbf8:	b	3ccec <fputs@plt+0x2bb78>
   3cbfc:	ldr	r3, [r4]
   3cc00:	mov	r2, r7
   3cc04:	ldr	r1, [r8, #12]
   3cc08:	ldr	r0, [r3, #12]
   3cc0c:	bl	1ec54 <fputs@plt+0xdae0>
   3cc10:	cmp	r0, #0
   3cc14:	beq	3cc4c <fputs@plt+0x2bad8>
   3cc18:	add	r5, r5, #1
   3cc1c:	add	r4, r4, #48	; 0x30
   3cc20:	ldr	r3, [r6, #12]
   3cc24:	cmp	r3, r5
   3cc28:	ble	3ce18 <fputs@plt+0x2bca4>
   3cc2c:	ldr	r3, [r4, #8]
   3cc30:	cmp	r3, r7
   3cc34:	bne	3cc18 <fputs@plt+0x2baa4>
   3cc38:	ldr	r3, [r4, #12]
   3cc3c:	cmp	r3, r9
   3cc40:	bne	3cc18 <fputs@plt+0x2baa4>
   3cc44:	cmn	r9, #2
   3cc48:	beq	3cbfc <fputs@plt+0x2ba88>
   3cc4c:	ldrb	r3, [r8, #18]
   3cc50:	cmp	r3, #1
   3cc54:	bls	3cc68 <fputs@plt+0x2baf4>
   3cc58:	ldr	r3, [r4]
   3cc5c:	ldr	r3, [r3, #4]
   3cc60:	tst	r3, #1
   3cc64:	bne	3cc18 <fputs@plt+0x2baa4>
   3cc68:	ldrh	r3, [r4, #18]
   3cc6c:	tst	r3, #2048	; 0x800
   3cc70:	beq	3cc80 <fputs@plt+0x2bb0c>
   3cc74:	ldrb	sl, [r8, #17]
   3cc78:	cmp	sl, #10
   3cc7c:	bls	3cd0c <fputs@plt+0x2bb98>
   3cc80:	ldrh	r3, [r4, #18]
   3cc84:	ldr	r2, [r8, #20]
   3cc88:	tst	r3, r2
   3cc8c:	beq	3cc18 <fputs@plt+0x2baa4>
   3cc90:	ldr	r2, [r8, #8]
   3cc94:	cmp	r2, #0
   3cc98:	beq	3cca4 <fputs@plt+0x2bb30>
   3cc9c:	tst	r3, #256	; 0x100
   3cca0:	beq	3cdb4 <fputs@plt+0x2bc40>
   3cca4:	ldrh	r3, [r4, #18]
   3cca8:	tst	r3, #130	; 0x82
   3ccac:	beq	3cce4 <fputs@plt+0x2bb70>
   3ccb0:	ldr	r3, [r4]
   3ccb4:	ldr	r3, [r3, #16]
   3ccb8:	ldrb	r2, [r3]
   3ccbc:	cmp	r2, #152	; 0x98
   3ccc0:	bne	3cce4 <fputs@plt+0x2bb70>
   3ccc4:	ldr	r1, [r3, #28]
   3ccc8:	ldr	r2, [r8, #28]
   3cccc:	cmp	r1, r2
   3ccd0:	bne	3cce4 <fputs@plt+0x2bb70>
   3ccd4:	ldrsh	r2, [r3, #32]
   3ccd8:	ldrsh	r3, [r8, #72]	; 0x48
   3ccdc:	cmp	r2, r3
   3cce0:	beq	3cc18 <fputs@plt+0x2baa4>
   3cce4:	add	r5, r5, #1
   3cce8:	str	r5, [r8, #24]
   3ccec:	mov	r0, r4
   3ccf0:	add	sp, sp, #12
   3ccf4:	ldrd	r4, [sp]
   3ccf8:	ldrd	r6, [sp, #8]
   3ccfc:	ldrd	r8, [sp, #16]
   3cd00:	ldrd	sl, [sp, #24]
   3cd04:	add	sp, sp, #32
   3cd08:	pop	{pc}		; (ldr pc, [sp], #4)
   3cd0c:	ldr	r3, [r4]
   3cd10:	ldr	r0, [r3, #16]
   3cd14:	bl	184d0 <fputs@plt+0x735c>
   3cd18:	ldrb	r3, [r0]
   3cd1c:	cmp	r3, #152	; 0x98
   3cd20:	bne	3cc80 <fputs@plt+0x2bb0c>
   3cd24:	mov	r1, sl
   3cd28:	cmp	sl, #0
   3cd2c:	ble	3cdac <fputs@plt+0x2bc38>
   3cd30:	ldr	lr, [r0, #28]
   3cd34:	add	r2, r8, #24
   3cd38:	mov	r3, #0
   3cd3c:	str	sl, [sp, #4]
   3cd40:	b	3cd50 <fputs@plt+0x2bbdc>
   3cd44:	add	r3, r3, #1
   3cd48:	cmp	r3, r1
   3cd4c:	beq	3cd84 <fputs@plt+0x2bc10>
   3cd50:	ldr	ip, [r2, #4]!
   3cd54:	cmp	ip, lr
   3cd58:	bne	3cd44 <fputs@plt+0x2bbd0>
   3cd5c:	lsl	ip, r3, #1
   3cd60:	ldrsh	sl, [fp, ip]
   3cd64:	ldrsh	ip, [r0, #32]
   3cd68:	cmp	sl, ip
   3cd6c:	bne	3cd44 <fputs@plt+0x2bbd0>
   3cd70:	ldr	sl, [sp, #4]
   3cd74:	cmp	sl, r3
   3cd78:	bne	3cc80 <fputs@plt+0x2bb0c>
   3cd7c:	mov	r1, r3
   3cd80:	b	3cd88 <fputs@plt+0x2bc14>
   3cd84:	ldr	sl, [sp, #4]
   3cd88:	ldr	r2, [r0, #28]
   3cd8c:	add	r3, r8, r1, lsl #2
   3cd90:	str	r2, [r3, #28]
   3cd94:	ldrsh	r3, [r0, #32]
   3cd98:	add	r1, r8, r1, lsl #1
   3cd9c:	strh	r3, [r1, #72]	; 0x48
   3cda0:	add	sl, sl, #1
   3cda4:	strb	sl, [r8, #17]
   3cda8:	b	3cc80 <fputs@plt+0x2bb0c>
   3cdac:	mov	r3, #0
   3cdb0:	b	3cd74 <fputs@plt+0x2bc00>
   3cdb4:	ldr	r3, [r6]
   3cdb8:	ldr	r3, [r3]
   3cdbc:	str	r3, [sp, #4]
   3cdc0:	ldr	sl, [r4]
   3cdc4:	ldrb	r1, [r8, #16]
   3cdc8:	mov	r0, sl
   3cdcc:	bl	195ec <fputs@plt+0x8478>
   3cdd0:	cmp	r0, #0
   3cdd4:	beq	3cc18 <fputs@plt+0x2baa4>
   3cdd8:	ldr	r2, [sl, #16]
   3cddc:	ldr	r1, [sl, #12]
   3cde0:	ldr	r0, [sp, #4]
   3cde4:	bl	3caec <fputs@plt+0x2b978>
   3cde8:	cmp	r0, #0
   3cdec:	beq	3ce08 <fputs@plt+0x2bc94>
   3cdf0:	ldr	r1, [r8, #8]
   3cdf4:	ldr	r0, [r0]
   3cdf8:	bl	14234 <fputs@plt+0x30c0>
   3cdfc:	cmp	r0, #0
   3ce00:	beq	3cca4 <fputs@plt+0x2bb30>
   3ce04:	b	3cc18 <fputs@plt+0x2baa4>
   3ce08:	ldr	r3, [sp, #4]
   3ce0c:	ldr	r3, [r3]
   3ce10:	ldr	r0, [r3, #8]
   3ce14:	b	3cdf0 <fputs@plt+0x2bc7c>
   3ce18:	ldr	r3, [r8, #4]
   3ce1c:	ldr	r6, [r3, #4]
   3ce20:	str	r6, [r8, #4]
   3ce24:	mov	r5, #0
   3ce28:	cmp	r6, r5
   3ce2c:	beq	3cbbc <fputs@plt+0x2ba48>
   3ce30:	add	r4, r5, r5, lsl #1
   3ce34:	ldr	r3, [r6, #20]
   3ce38:	add	r4, r3, r4, lsl #4
   3ce3c:	ldr	r3, [r6, #12]
   3ce40:	cmp	r3, r5
   3ce44:	bgt	3cc2c <fputs@plt+0x2bab8>
   3ce48:	b	3ce18 <fputs@plt+0x2bca4>
   3ce4c:	mov	r4, #0
   3ce50:	b	3ccec <fputs@plt+0x2bb78>
   3ce54:	strd	r4, [sp, #-16]!
   3ce58:	str	r6, [sp, #8]
   3ce5c:	str	lr, [sp, #12]
   3ce60:	ldr	ip, [sp, #20]
   3ce64:	str	r1, [r0]
   3ce68:	str	r1, [r0, #4]
   3ce6c:	mov	r1, #0
   3ce70:	str	r1, [r0, #12]
   3ce74:	cmp	ip, r1
   3ce78:	beq	3cf24 <fputs@plt+0x2bdb0>
   3ce7c:	mov	r1, r3
   3ce80:	ldr	lr, [ip, #4]
   3ce84:	lsl	r3, r3, #1
   3ce88:	ldrsh	r3, [lr, r3]
   3ce8c:	cmn	r3, #2
   3ce90:	beq	3cf00 <fputs@plt+0x2bd8c>
   3ce94:	ldr	r4, [ip, #12]
   3ce98:	ldrsh	lr, [r4, #32]
   3ce9c:	cmp	lr, r3
   3cea0:	beq	3cf34 <fputs@plt+0x2bdc0>
   3cea4:	cmp	r3, #0
   3cea8:	blt	3cf24 <fputs@plt+0x2bdb0>
   3ceac:	ldr	lr, [r4, #4]
   3ceb0:	add	lr, lr, r3, lsl #4
   3ceb4:	ldrb	lr, [lr, #13]
   3ceb8:	strb	lr, [r0, #16]
   3cebc:	ldr	ip, [ip, #32]
   3cec0:	ldr	r1, [ip, r1, lsl #2]
   3cec4:	str	r1, [r0, #8]
   3cec8:	ldr	r1, [sp, #16]
   3cecc:	str	r1, [r0, #20]
   3ced0:	mov	r1, #0
   3ced4:	str	r1, [r0, #24]
   3ced8:	str	r2, [r0, #28]
   3cedc:	strh	r3, [r0, #72]	; 0x48
   3cee0:	mov	r3, #1
   3cee4:	strb	r3, [r0, #17]
   3cee8:	strb	r3, [r0, #18]
   3ceec:	bl	3cb64 <fputs@plt+0x2b9f0>
   3cef0:	ldrd	r4, [sp]
   3cef4:	ldr	r6, [sp, #8]
   3cef8:	add	sp, sp, #12
   3cefc:	pop	{pc}		; (ldr pc, [sp], #4)
   3cf00:	ldr	lr, [ip, #40]	; 0x28
   3cf04:	ldr	lr, [lr, #4]
   3cf08:	add	r1, r1, r1, lsl #2
   3cf0c:	ldr	r1, [lr, r1, lsl #2]
   3cf10:	str	r1, [r0, #12]
   3cf14:	ldr	r1, [ip, #12]
   3cf18:	ldrsh	r1, [r1, #32]
   3cf1c:	cmp	r1, r3
   3cf20:	mvneq	r3, #0
   3cf24:	mov	r1, #0
   3cf28:	strb	r1, [r0, #16]
   3cf2c:	str	r1, [r0, #8]
   3cf30:	b	3cec8 <fputs@plt+0x2bd54>
   3cf34:	mvn	r3, #0
   3cf38:	b	3cf24 <fputs@plt+0x2bdb0>
   3cf3c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   3cf40:	strd	r6, [sp, #8]
   3cf44:	strd	r8, [sp, #16]
   3cf48:	str	lr, [sp, #24]
   3cf4c:	sub	sp, sp, #108	; 0x6c
   3cf50:	ldr	r7, [sp, #136]	; 0x88
   3cf54:	ldr	r8, [sp, #140]	; 0x8c
   3cf58:	ldr	r9, [sp, #144]	; 0x90
   3cf5c:	ldr	r3, [sp, #148]	; 0x94
   3cf60:	str	r3, [sp, #4]
   3cf64:	str	r9, [sp]
   3cf68:	mov	r3, r2
   3cf6c:	mov	r2, r1
   3cf70:	mov	r1, r0
   3cf74:	add	r0, sp, #8
   3cf78:	bl	3ce54 <fputs@plt+0x2bce0>
   3cf7c:	cmp	r0, #0
   3cf80:	beq	3cff0 <fputs@plt+0x2be7c>
   3cf84:	and	r9, r9, #130	; 0x82
   3cf88:	mov	r6, #0
   3cf8c:	b	3cfa8 <fputs@plt+0x2be34>
   3cf90:	cmp	r6, #0
   3cf94:	moveq	r6, r0
   3cf98:	add	r0, sp, #8
   3cf9c:	bl	3cb64 <fputs@plt+0x2b9f0>
   3cfa0:	cmp	r0, #0
   3cfa4:	beq	3cfd4 <fputs@plt+0x2be60>
   3cfa8:	ldrd	r2, [r0, #32]
   3cfac:	and	r4, r2, r7
   3cfb0:	and	r5, r3, r8
   3cfb4:	orrs	r1, r4, r5
   3cfb8:	bne	3cf98 <fputs@plt+0x2be24>
   3cfbc:	orrs	r3, r2, r3
   3cfc0:	bne	3cf90 <fputs@plt+0x2be1c>
   3cfc4:	ldrh	r3, [r0, #18]
   3cfc8:	tst	r3, r9
   3cfcc:	beq	3cf90 <fputs@plt+0x2be1c>
   3cfd0:	mov	r6, r0
   3cfd4:	mov	r0, r6
   3cfd8:	add	sp, sp, #108	; 0x6c
   3cfdc:	ldrd	r4, [sp]
   3cfe0:	ldrd	r6, [sp, #8]
   3cfe4:	ldrd	r8, [sp, #16]
   3cfe8:	add	sp, sp, #24
   3cfec:	pop	{pc}		; (ldr pc, [sp], #4)
   3cff0:	mov	r6, r0
   3cff4:	b	3cfd4 <fputs@plt+0x2be60>
   3cff8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3cffc:	strd	r6, [sp, #8]
   3d000:	strd	r8, [sp, #16]
   3d004:	strd	sl, [sp, #24]
   3d008:	str	lr, [sp, #32]
   3d00c:	sub	sp, sp, #188	; 0xbc
   3d010:	ldr	ip, [r0]
   3d014:	ldr	ip, [ip]
   3d018:	ldr	ip, [ip]
   3d01c:	str	ip, [sp, #52]	; 0x34
   3d020:	ldrb	ip, [ip, #69]	; 0x45
   3d024:	cmp	ip, #0
   3d028:	movne	r5, #7
   3d02c:	bne	3d674 <fputs@plt+0x2c500>
   3d030:	ldr	r4, [r0, #12]
   3d034:	ldr	ip, [r4, #36]	; 0x24
   3d038:	str	ip, [sp, #24]
   3d03c:	tst	ip, #32
   3d040:	movne	ip, #24
   3d044:	bne	3d05c <fputs@plt+0x2bee8>
   3d048:	ldrb	ip, [r1, #36]	; 0x24
   3d04c:	and	ip, ip, #8
   3d050:	cmp	ip, #0
   3d054:	movw	ip, #447	; 0x1bf
   3d058:	movne	ip, #63	; 0x3f
   3d05c:	ldrb	lr, [r2, #55]	; 0x37
   3d060:	tst	lr, #4
   3d064:	bicne	ip, ip, #60	; 0x3c
   3d068:	str	r3, [sp, #60]	; 0x3c
   3d06c:	mov	r7, r2
   3d070:	mov	fp, r1
   3d074:	str	r0, [sp, #56]	; 0x38
   3d078:	ldrh	r5, [r4, #24]
   3d07c:	str	r5, [sp, #16]
   3d080:	ldrh	r3, [r4, #42]	; 0x2a
   3d084:	str	r3, [sp, #80]	; 0x50
   3d088:	ldrh	r8, [r4, #40]	; 0x28
   3d08c:	str	r8, [sp, #20]
   3d090:	ldr	r3, [r4]
   3d094:	str	r3, [sp, #28]
   3d098:	ldr	r3, [r4, #4]
   3d09c:	str	r3, [sp, #32]
   3d0a0:	ldrsh	sl, [r4, #22]
   3d0a4:	str	r5, [sp, #84]	; 0x54
   3d0a8:	str	r2, [sp, #4]
   3d0ac:	str	ip, [sp]
   3d0b0:	mov	r3, r5
   3d0b4:	ldr	r2, [r1, #44]	; 0x2c
   3d0b8:	ldr	r1, [r0, #4]
   3d0bc:	add	r0, sp, #88	; 0x58
   3d0c0:	bl	3ce54 <fputs@plt+0x2bce0>
   3d0c4:	mov	r6, r0
   3d0c8:	mov	r3, #0
   3d0cc:	strh	r3, [r4, #18]
   3d0d0:	ldr	r3, [r7, #8]
   3d0d4:	ldrsh	r3, [r3]
   3d0d8:	str	r3, [sp, #68]	; 0x44
   3d0dc:	mov	r0, r3
   3d0e0:	bl	1ae3c <fputs@plt+0x9cc8>
   3d0e4:	str	r0, [sp, #72]	; 0x48
   3d0e8:	cmp	r6, #0
   3d0ec:	beq	3d62c <fputs@plt+0x2c4b8>
   3d0f0:	lsl	r3, r5, #1
   3d0f4:	str	r3, [sp, #36]	; 0x24
   3d0f8:	mov	r3, #0
   3d0fc:	str	r3, [sp, #48]	; 0x30
   3d100:	str	r3, [sp, #76]	; 0x4c
   3d104:	add	r3, r8, #1
   3d108:	str	r3, [sp, #64]	; 0x40
   3d10c:	b	3d354 <fputs@plt+0x2c1e0>
   3d110:	ldr	r3, [r7, #4]
   3d114:	ldr	r2, [sp, #36]	; 0x24
   3d118:	ldrsh	r5, [r3, r2]
   3d11c:	cmp	r5, #0
   3d120:	bge	3d168 <fputs@plt+0x2bff4>
   3d124:	cmn	r5, #1
   3d128:	movne	r5, #0
   3d12c:	moveq	r5, #1
   3d130:	cmp	r5, #0
   3d134:	bne	3d614 <fputs@plt+0x2c4a0>
   3d138:	ldr	r0, [r6, #32]
   3d13c:	ldr	r2, [r6, #36]	; 0x24
   3d140:	ldr	r1, [r4, #8]
   3d144:	ldr	r3, [r4, #12]
   3d148:	and	r1, r0, r1
   3d14c:	str	r1, [sp, #40]	; 0x28
   3d150:	and	r3, r2, r3
   3d154:	str	r3, [sp, #44]	; 0x2c
   3d158:	ldrd	r2, [sp, #40]	; 0x28
   3d15c:	orrs	r3, r2, r3
   3d160:	beq	3d3a8 <fputs@plt+0x2c234>
   3d164:	b	3d330 <fputs@plt+0x2c1bc>
   3d168:	ldr	r3, [r7, #12]
   3d16c:	ldr	r3, [r3, #4]
   3d170:	add	r5, r3, r5, lsl #4
   3d174:	ldrb	r5, [r5, #12]
   3d178:	b	3d130 <fputs@plt+0x2bfbc>
   3d17c:	tst	r8, #130	; 0x82
   3d180:	beq	3d204 <fputs@plt+0x2c090>
   3d184:	ldr	r3, [r7, #4]
   3d188:	ldr	r2, [sp, #36]	; 0x24
   3d18c:	ldrsh	r0, [r3, r2]
   3d190:	ldr	r2, [r4, #36]	; 0x24
   3d194:	orr	r1, r2, #1
   3d198:	str	r1, [r4, #36]	; 0x24
   3d19c:	cmn	r0, #1
   3d1a0:	beq	3d1f4 <fputs@plt+0x2c080>
   3d1a4:	ldr	r1, [sp, #60]	; 0x3c
   3d1a8:	cmp	r0, #0
   3d1ac:	movle	r3, #0
   3d1b0:	movgt	r3, #1
   3d1b4:	cmp	r1, #0
   3d1b8:	movne	r3, #0
   3d1bc:	cmp	r3, #0
   3d1c0:	beq	3d218 <fputs@plt+0x2c0a4>
   3d1c4:	ldrh	r3, [r7, #50]	; 0x32
   3d1c8:	sub	r3, r3, #1
   3d1cc:	ldr	r1, [sp, #84]	; 0x54
   3d1d0:	cmp	r1, r3
   3d1d4:	bne	3d218 <fputs@plt+0x2c0a4>
   3d1d8:	ldrb	r3, [r7, #55]	; 0x37
   3d1dc:	tst	r3, #8
   3d1e0:	bne	3d1f4 <fputs@plt+0x2c080>
   3d1e4:	orr	r2, r2, #65536	; 0x10000
   3d1e8:	orr	r2, r2, #1
   3d1ec:	str	r2, [r4, #36]	; 0x24
   3d1f0:	b	3d218 <fputs@plt+0x2c0a4>
   3d1f4:	orr	r2, r2, #4096	; 0x1000
   3d1f8:	orr	r2, r2, #1
   3d1fc:	str	r2, [r4, #36]	; 0x24
   3d200:	b	3d218 <fputs@plt+0x2c0a4>
   3d204:	tst	r8, #256	; 0x100
   3d208:	beq	3d470 <fputs@plt+0x2c2fc>
   3d20c:	ldr	r3, [r4, #36]	; 0x24
   3d210:	orr	r3, r3, #8
   3d214:	str	r3, [r4, #36]	; 0x24
   3d218:	ldr	r3, [r4, #36]	; 0x24
   3d21c:	tst	r3, #2
   3d220:	bne	3d530 <fputs@plt+0x2c3bc>
   3d224:	ldrh	r3, [r4, #24]
   3d228:	add	r3, r3, #1
   3d22c:	uxth	r3, r3
   3d230:	strh	r3, [r4, #24]
   3d234:	ldrsh	r2, [r6, #16]
   3d238:	cmp	r2, #0
   3d23c:	ble	3d5d4 <fputs@plt+0x2c460>
   3d240:	lsl	r3, r3, #1
   3d244:	ldr	r2, [r7, #8]
   3d248:	ldrh	r3, [r2, r3]!	; <UNPREDICTABLE>
   3d24c:	ldrh	r1, [r4, #22]
   3d250:	add	r3, r3, r1
   3d254:	ldrh	r2, [r2, #-2]
   3d258:	sub	r3, r3, r2
   3d25c:	uxth	r3, r3
   3d260:	tst	r8, #256	; 0x100
   3d264:	addne	r3, r3, #10
   3d268:	strh	r3, [r4, #22]
   3d26c:	ldrsh	r8, [r4, #22]
   3d270:	uxth	r6, r8
   3d274:	ldrsh	r1, [r7, #48]	; 0x30
   3d278:	rsb	r1, r1, r1, lsl #4
   3d27c:	ldr	r3, [fp, #16]
   3d280:	ldrsh	r3, [r3, #40]	; 0x28
   3d284:	sdiv	r1, r1, r3
   3d288:	add	r3, r6, #1
   3d28c:	add	r1, r1, r3
   3d290:	sxth	r1, r1
   3d294:	ldr	r0, [sp, #72]	; 0x48
   3d298:	bl	15734 <fputs@plt+0x45c0>
   3d29c:	strh	r0, [r4, #20]
   3d2a0:	ldr	r3, [r4, #36]	; 0x24
   3d2a4:	tst	r3, #320	; 0x140
   3d2a8:	bne	3d2bc <fputs@plt+0x2c148>
   3d2ac:	add	r1, r6, #16
   3d2b0:	sxth	r1, r1
   3d2b4:	bl	15734 <fputs@plt+0x45c0>
   3d2b8:	strh	r0, [r4, #20]
   3d2bc:	ldr	r3, [sp, #60]	; 0x3c
   3d2c0:	add	r5, r5, r3
   3d2c4:	uxth	r9, r5
   3d2c8:	ldrh	r3, [r4, #20]
   3d2cc:	add	r3, r9, r3
   3d2d0:	strh	r3, [r4, #20]
   3d2d4:	add	r6, r6, r9
   3d2d8:	strh	r6, [r4, #22]
   3d2dc:	ldr	r2, [sp, #68]	; 0x44
   3d2e0:	mov	r1, r4
   3d2e4:	ldr	r5, [sp, #56]	; 0x38
   3d2e8:	ldr	r0, [r5, #4]
   3d2ec:	bl	1b230 <fputs@plt+0xa0bc>
   3d2f0:	mov	r1, r4
   3d2f4:	mov	r0, r5
   3d2f8:	bl	24ae4 <fputs@plt+0x13970>
   3d2fc:	mov	r5, r0
   3d300:	ldr	r3, [r4, #36]	; 0x24
   3d304:	and	r2, r3, #2
   3d308:	cmp	r2, #0
   3d30c:	movne	r8, sl
   3d310:	strh	r8, [r4, #22]
   3d314:	tst	r3, #16
   3d318:	bne	3d32c <fputs@plt+0x2c1b8>
   3d31c:	ldrh	r2, [r4, #24]
   3d320:	ldrh	r3, [r7, #52]	; 0x34
   3d324:	cmp	r2, r3
   3d328:	bcc	3d5fc <fputs@plt+0x2c488>
   3d32c:	strh	sl, [r4, #22]
   3d330:	add	r0, sp, #88	; 0x58
   3d334:	bl	3cb64 <fputs@plt+0x2b9f0>
   3d338:	mov	r6, r0
   3d33c:	adds	r0, r0, #0
   3d340:	movne	r0, #1
   3d344:	cmp	r5, #0
   3d348:	movne	r0, #0
   3d34c:	cmp	r0, #0
   3d350:	beq	3d638 <fputs@plt+0x2c4c4>
   3d354:	ldrh	r8, [r6, #18]
   3d358:	cmp	r8, #256	; 0x100
   3d35c:	beq	3d110 <fputs@plt+0x2bf9c>
   3d360:	ldr	r0, [r6, #32]
   3d364:	ldr	r2, [r6, #36]	; 0x24
   3d368:	ldr	r1, [r4, #8]
   3d36c:	ldr	r3, [r4, #12]
   3d370:	and	r1, r0, r1
   3d374:	str	r1, [sp, #8]
   3d378:	and	r3, r2, r3
   3d37c:	str	r3, [sp, #12]
   3d380:	ldrd	r2, [sp, #8]
   3d384:	orrs	r3, r2, r3
   3d388:	bne	3d61c <fputs@plt+0x2c4a8>
   3d38c:	ldrh	r3, [r6, #20]
   3d390:	ubfx	r3, r3, #8, #1
   3d394:	cmp	r8, #16
   3d398:	movne	r3, #0
   3d39c:	andeq	r3, r3, #1
   3d3a0:	cmp	r3, #0
   3d3a4:	bne	3d624 <fputs@plt+0x2c4b0>
   3d3a8:	ldr	r3, [sp, #24]
   3d3ac:	str	r3, [r4, #36]	; 0x24
   3d3b0:	ldr	r3, [sp, #16]
   3d3b4:	strh	r3, [r4, #24]
   3d3b8:	ldr	r3, [sp, #20]
   3d3bc:	strh	r3, [r4, #40]	; 0x28
   3d3c0:	ldr	r2, [sp, #64]	; 0x40
   3d3c4:	mov	r1, r4
   3d3c8:	ldr	r0, [sp, #52]	; 0x34
   3d3cc:	bl	2210c <fputs@plt+0x10f98>
   3d3d0:	subs	r5, r0, #0
   3d3d4:	bne	3d634 <fputs@plt+0x2c4c0>
   3d3d8:	ldr	r2, [r4, #48]	; 0x30
   3d3dc:	ldrh	r3, [r4, #40]	; 0x28
   3d3e0:	add	r1, r3, #1
   3d3e4:	strh	r1, [r4, #40]	; 0x28
   3d3e8:	str	r6, [r2, r3, lsl #2]
   3d3ec:	ldr	r2, [r6, #32]
   3d3f0:	ldr	r3, [r6, #36]	; 0x24
   3d3f4:	ldr	r1, [sp, #28]
   3d3f8:	orr	r2, r1, r2
   3d3fc:	ldr	r1, [sp, #32]
   3d400:	orr	r3, r1, r3
   3d404:	ldr	r0, [r4, #8]
   3d408:	ldr	r1, [r4, #12]
   3d40c:	bic	r2, r2, r0
   3d410:	bic	r3, r3, r1
   3d414:	str	r2, [r4]
   3d418:	str	r3, [r4, #4]
   3d41c:	tst	r8, #1
   3d420:	beq	3d17c <fputs@plt+0x2c008>
   3d424:	ldr	r2, [r6]
   3d428:	ldr	r3, [r4, #36]	; 0x24
   3d42c:	orr	r3, r3, #4
   3d430:	str	r3, [r4, #36]	; 0x24
   3d434:	ldr	r3, [r2, #4]
   3d438:	tst	r3, #2048	; 0x800
   3d43c:	movne	r5, #46	; 0x2e
   3d440:	bne	3d218 <fputs@plt+0x2c0a4>
   3d444:	ldr	r3, [r2, #20]
   3d448:	cmp	r3, #0
   3d44c:	beq	3d218 <fputs@plt+0x2c0a4>
   3d450:	ldr	r5, [r3]
   3d454:	cmp	r5, #0
   3d458:	beq	3d218 <fputs@plt+0x2c0a4>
   3d45c:	mov	r0, r5
   3d460:	asr	r1, r5, #31
   3d464:	bl	157cc <fputs@plt+0x4658>
   3d468:	mov	r5, r0
   3d46c:	b	3d218 <fputs@plt+0x2c0a4>
   3d470:	tst	r8, #36	; 0x24
   3d474:	beq	3d500 <fputs@plt+0x2c38c>
   3d478:	ldr	r3, [r4, #36]	; 0x24
   3d47c:	orr	r3, r3, #34	; 0x22
   3d480:	str	r3, [r4, #36]	; 0x24
   3d484:	ldrh	r3, [r6, #20]
   3d488:	tst	r3, #256	; 0x100
   3d48c:	moveq	r3, #0
   3d490:	streq	r3, [sp, #76]	; 0x4c
   3d494:	bne	3d4b8 <fputs@plt+0x2c344>
   3d498:	ldr	r3, [r4, #36]	; 0x24
   3d49c:	tst	r3, #2
   3d4a0:	streq	r6, [sp, #48]	; 0x30
   3d4a4:	beq	3d224 <fputs@plt+0x2c0b0>
   3d4a8:	ldrsh	r3, [r4, #22]
   3d4ac:	mov	r0, r3
   3d4b0:	str	r6, [sp, #48]	; 0x30
   3d4b4:	b	3d544 <fputs@plt+0x2c3d0>
   3d4b8:	add	r9, r6, #48	; 0x30
   3d4bc:	str	r9, [sp, #76]	; 0x4c
   3d4c0:	ldrh	r2, [r4, #40]	; 0x28
   3d4c4:	add	r2, r2, #1
   3d4c8:	mov	r1, r4
   3d4cc:	ldr	r0, [sp, #52]	; 0x34
   3d4d0:	bl	2210c <fputs@plt+0x10f98>
   3d4d4:	cmp	r0, #0
   3d4d8:	bne	3d638 <fputs@plt+0x2c4c4>
   3d4dc:	ldr	r2, [r4, #48]	; 0x30
   3d4e0:	ldrh	r3, [r4, #40]	; 0x28
   3d4e4:	add	r1, r3, #1
   3d4e8:	strh	r1, [r4, #40]	; 0x28
   3d4ec:	str	r9, [r2, r3, lsl #2]
   3d4f0:	ldr	r3, [r4, #36]	; 0x24
   3d4f4:	orr	r3, r3, #16
   3d4f8:	str	r3, [r4, #36]	; 0x24
   3d4fc:	b	3d498 <fputs@plt+0x2c324>
   3d500:	ldr	r3, [r4, #36]	; 0x24
   3d504:	orr	r2, r3, #18
   3d508:	str	r2, [r4, #36]	; 0x24
   3d50c:	tst	r3, #32
   3d510:	beq	3d7a0 <fputs@plt+0x2c62c>
   3d514:	ldrh	r3, [r4, #40]	; 0x28
   3d518:	sub	r3, r3, #-1073741822	; 0xc0000002
   3d51c:	ldr	r2, [r4, #48]	; 0x30
   3d520:	ldr	r3, [r2, r3, lsl #2]
   3d524:	str	r3, [sp, #48]	; 0x30
   3d528:	str	r6, [sp, #76]	; 0x4c
   3d52c:	b	3d218 <fputs@plt+0x2c0a4>
   3d530:	ldrsh	r3, [r4, #22]
   3d534:	mov	r0, r3
   3d538:	ldr	r2, [sp, #48]	; 0x30
   3d53c:	cmp	r2, #0
   3d540:	beq	3d55c <fputs@plt+0x2c3e8>
   3d544:	ldr	r2, [sp, #48]	; 0x30
   3d548:	ldrsh	r1, [r2, #16]
   3d54c:	cmp	r1, #0
   3d550:	addle	r3, r1, r3
   3d554:	subgt	r3, r3, #20
   3d558:	sxth	r3, r3
   3d55c:	ldr	r2, [sp, #76]	; 0x4c
   3d560:	cmp	r2, #0
   3d564:	beq	3d5a0 <fputs@plt+0x2c42c>
   3d568:	ldrsh	r2, [r2, #16]
   3d56c:	cmp	r2, #0
   3d570:	addle	r3, r2, r3
   3d574:	subgt	r3, r3, #20
   3d578:	sxth	r3, r3
   3d57c:	ldr	r1, [sp, #48]	; 0x30
   3d580:	cmp	r1, #0
   3d584:	beq	3d5a0 <fputs@plt+0x2c42c>
   3d588:	ldrsh	r1, [r1, #16]
   3d58c:	cmp	r1, #0
   3d590:	ble	3d5a0 <fputs@plt+0x2c42c>
   3d594:	cmp	r2, #0
   3d598:	subgt	r3, r3, #20
   3d59c:	sxthgt	r3, r3
   3d5a0:	ldr	r2, [sp, #76]	; 0x4c
   3d5a4:	adds	r2, r2, #0
   3d5a8:	movne	r2, #1
   3d5ac:	ldr	r1, [sp, #48]	; 0x30
   3d5b0:	cmp	r1, #0
   3d5b4:	addne	r2, r2, #1
   3d5b8:	sub	r2, r0, r2
   3d5bc:	cmp	r3, #10
   3d5c0:	movlt	r3, #10
   3d5c4:	cmp	r3, r2
   3d5c8:	movge	r3, r2
   3d5cc:	strh	r3, [r4, #22]
   3d5d0:	b	3d26c <fputs@plt+0x2c0f8>
   3d5d4:	ldr	r1, [r7, #4]
   3d5d8:	ldr	r0, [sp, #36]	; 0x24
   3d5dc:	ldrsh	r1, [r1, r0]
   3d5e0:	cmp	r1, #0
   3d5e4:	blt	3d240 <fputs@plt+0x2c0cc>
   3d5e8:	ldrh	r3, [r4, #22]
   3d5ec:	add	r2, r3, r2
   3d5f0:	sub	r2, r2, r5
   3d5f4:	strh	r2, [r4, #22]
   3d5f8:	b	3d26c <fputs@plt+0x2c0f8>
   3d5fc:	sxth	r3, r9
   3d600:	mov	r2, r7
   3d604:	mov	r1, fp
   3d608:	ldr	r0, [sp, #56]	; 0x38
   3d60c:	bl	3cff8 <fputs@plt+0x2be84>
   3d610:	b	3d32c <fputs@plt+0x2c1b8>
   3d614:	mov	r5, #0
   3d618:	b	3d330 <fputs@plt+0x2c1bc>
   3d61c:	mov	r5, #0
   3d620:	b	3d330 <fputs@plt+0x2c1bc>
   3d624:	mov	r5, #0
   3d628:	b	3d330 <fputs@plt+0x2c1bc>
   3d62c:	mov	r5, #0
   3d630:	b	3d638 <fputs@plt+0x2c4c4>
   3d634:	mov	r5, #0
   3d638:	ldr	r3, [sp, #28]
   3d63c:	str	r3, [r4]
   3d640:	ldr	r3, [sp, #32]
   3d644:	str	r3, [r4, #4]
   3d648:	ldr	r3, [sp, #16]
   3d64c:	strh	r3, [r4, #24]
   3d650:	ldr	r2, [sp, #80]	; 0x50
   3d654:	strh	r2, [r4, #42]	; 0x2a
   3d658:	ldr	r1, [sp, #24]
   3d65c:	str	r1, [r4, #36]	; 0x24
   3d660:	strh	sl, [r4, #22]
   3d664:	ldr	r1, [sp, #20]
   3d668:	strh	r1, [r4, #40]	; 0x28
   3d66c:	cmp	r3, r2
   3d670:	beq	3d694 <fputs@plt+0x2c520>
   3d674:	mov	r0, r5
   3d678:	add	sp, sp, #188	; 0xbc
   3d67c:	ldrd	r4, [sp]
   3d680:	ldrd	r6, [sp, #8]
   3d684:	ldrd	r8, [sp, #16]
   3d688:	ldrd	sl, [sp, #24]
   3d68c:	add	sp, sp, #32
   3d690:	pop	{pc}		; (ldr pc, [sp], #4)
   3d694:	mov	r1, r3
   3d698:	add	r3, r3, #1
   3d69c:	ldrh	r2, [r7, #50]	; 0x32
   3d6a0:	cmp	r3, r2
   3d6a4:	bge	3d674 <fputs@plt+0x2c500>
   3d6a8:	ldrb	r3, [r7, #55]	; 0x37
   3d6ac:	tst	r3, #64	; 0x40
   3d6b0:	bne	3d674 <fputs@plt+0x2c500>
   3d6b4:	add	r6, r1, #1
   3d6b8:	lsl	r6, r6, #1
   3d6bc:	ldr	r3, [r7, #8]
   3d6c0:	ldrsh	r3, [r3, r6]
   3d6c4:	cmp	r3, #41	; 0x29
   3d6c8:	ble	3d674 <fputs@plt+0x2c500>
   3d6cc:	ldr	r3, [sp, #20]
   3d6d0:	add	r2, r3, #1
   3d6d4:	mov	r1, r4
   3d6d8:	ldr	r0, [sp, #52]	; 0x34
   3d6dc:	bl	2210c <fputs@plt+0x10f98>
   3d6e0:	subs	r5, r0, #0
   3d6e4:	bne	3d674 <fputs@plt+0x2c500>
   3d6e8:	ldrh	r3, [r4, #24]
   3d6ec:	add	r3, r3, #1
   3d6f0:	strh	r3, [r4, #24]
   3d6f4:	ldrh	r3, [r4, #42]	; 0x2a
   3d6f8:	add	r3, r3, #1
   3d6fc:	strh	r3, [r4, #42]	; 0x2a
   3d700:	ldr	r2, [r4, #48]	; 0x30
   3d704:	ldrh	r3, [r4, #40]	; 0x28
   3d708:	add	r1, r3, #1
   3d70c:	strh	r1, [r4, #40]	; 0x28
   3d710:	mov	r1, #0
   3d714:	str	r1, [r2, r3, lsl #2]
   3d718:	ldr	r3, [r4, #36]	; 0x24
   3d71c:	orr	r3, r3, #32768	; 0x8000
   3d720:	str	r3, [r4, #36]	; 0x24
   3d724:	ldr	r3, [r7, #8]
   3d728:	add	r2, r3, r6
   3d72c:	ldrh	r2, [r2, #-2]
   3d730:	ldrh	r1, [r3, r6]
   3d734:	sub	r0, r1, r2
   3d738:	ldrh	r3, [r4, #22]
   3d73c:	add	r3, r3, r0
   3d740:	strh	r3, [r4, #22]
   3d744:	ldr	r3, [sp, #60]	; 0x3c
   3d748:	add	r3, r3, #5
   3d74c:	add	r3, r2, r3
   3d750:	sub	r3, r3, r1
   3d754:	sxth	r3, r3
   3d758:	mov	r2, r7
   3d75c:	mov	r1, fp
   3d760:	ldr	r0, [sp, #56]	; 0x38
   3d764:	bl	3cff8 <fputs@plt+0x2be84>
   3d768:	strh	sl, [r4, #22]
   3d76c:	ldr	r3, [sp, #16]
   3d770:	strh	r3, [r4, #24]
   3d774:	ldr	r3, [sp, #80]	; 0x50
   3d778:	strh	r3, [r4, #42]	; 0x2a
   3d77c:	ldr	r3, [sp, #24]
   3d780:	str	r3, [r4, #36]	; 0x24
   3d784:	b	3d674 <fputs@plt+0x2c500>
   3d788:	ldrsh	r3, [r4, #22]
   3d78c:	mov	r0, r3
   3d790:	str	r6, [sp, #76]	; 0x4c
   3d794:	mov	r2, #0
   3d798:	str	r2, [sp, #48]	; 0x30
   3d79c:	b	3d55c <fputs@plt+0x2c3e8>
   3d7a0:	ldr	r3, [r4, #36]	; 0x24
   3d7a4:	tst	r3, #2
   3d7a8:	bne	3d788 <fputs@plt+0x2c614>
   3d7ac:	str	r6, [sp, #76]	; 0x4c
   3d7b0:	mov	r3, #0
   3d7b4:	str	r3, [sp, #48]	; 0x30
   3d7b8:	b	3d224 <fputs@plt+0x2c0b0>
   3d7bc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3d7c0:	strd	r6, [sp, #8]
   3d7c4:	strd	r8, [sp, #16]
   3d7c8:	strd	sl, [sp, #24]
   3d7cc:	str	lr, [sp, #32]
   3d7d0:	sub	sp, sp, #140	; 0x8c
   3d7d4:	str	r0, [sp, #16]
   3d7d8:	str	r2, [sp, #44]	; 0x2c
   3d7dc:	str	r3, [sp, #48]	; 0x30
   3d7e0:	mvn	r3, #0
   3d7e4:	strh	r3, [sp, #74]	; 0x4a
   3d7e8:	ldr	r8, [r0, #12]
   3d7ec:	ldr	r3, [r0]
   3d7f0:	str	r3, [sp, #64]	; 0x40
   3d7f4:	ldr	r2, [r3, #4]
   3d7f8:	add	r2, r2, #8
   3d7fc:	ldrb	r3, [r8, #16]
   3d800:	add	r3, r3, r3, lsl #3
   3d804:	add	r7, r2, r3, lsl #3
   3d808:	ldr	r3, [r7, #16]
   3d80c:	str	r3, [sp, #60]	; 0x3c
   3d810:	ldr	r3, [r0, #4]
   3d814:	str	r3, [sp, #28]
   3d818:	ldr	r4, [r7, #68]	; 0x44
   3d81c:	cmp	r4, #0
   3d820:	movne	r9, r4
   3d824:	beq	3d874 <fputs@plt+0x2c700>
   3d828:	ldr	r3, [sp, #60]	; 0x3c
   3d82c:	ldrsh	r5, [r3, #38]	; 0x26
   3d830:	mov	r0, r5
   3d834:	bl	1ae3c <fputs@plt+0x9cc8>
   3d838:	mov	r6, r0
   3d83c:	ldr	r3, [sp, #16]
   3d840:	ldr	r3, [r3, #16]
   3d844:	cmp	r3, #0
   3d848:	beq	3d940 <fputs@plt+0x2c7cc>
   3d84c:	mov	r3, #1
   3d850:	str	r3, [sp, #8]
   3d854:	mov	sl, #0
   3d858:	movw	r3, #4408	; 0x1138
   3d85c:	movt	r3, #10
   3d860:	str	r3, [sp, #68]	; 0x44
   3d864:	mov	r3, r7
   3d868:	mov	r7, r8
   3d86c:	mov	r8, r3
   3d870:	b	3dd64 <fputs@plt+0x2cbf0>
   3d874:	ldr	r2, [sp, #60]	; 0x3c
   3d878:	ldrb	r3, [r2, #42]	; 0x2a
   3d87c:	tst	r3, #32
   3d880:	beq	3d8c8 <fputs@plt+0x2c754>
   3d884:	ldr	r9, [r2, #8]
   3d888:	ldrsh	r5, [r2, #38]	; 0x26
   3d88c:	mov	r0, r5
   3d890:	bl	1ae3c <fputs@plt+0x9cc8>
   3d894:	mov	r6, r0
   3d898:	ldr	r3, [sp, #16]
   3d89c:	ldr	r3, [r3, #16]
   3d8a0:	cmp	r3, #0
   3d8a4:	movne	r0, #0
   3d8a8:	beq	3d940 <fputs@plt+0x2c7cc>
   3d8ac:	adds	r3, r9, #0
   3d8b0:	movne	r3, #1
   3d8b4:	cmp	r0, #0
   3d8b8:	movne	r3, #0
   3d8bc:	cmp	r3, #0
   3d8c0:	bne	3d84c <fputs@plt+0x2c6d8>
   3d8c4:	b	3dedc <fputs@plt+0x2cd68>
   3d8c8:	mov	r2, #56	; 0x38
   3d8cc:	mov	r1, #0
   3d8d0:	add	r0, sp, #80	; 0x50
   3d8d4:	bl	10f40 <memset@plt>
   3d8d8:	mov	r3, #1
   3d8dc:	strh	r3, [sp, #130]	; 0x82
   3d8e0:	strh	r3, [sp, #132]	; 0x84
   3d8e4:	add	r3, sp, #74	; 0x4a
   3d8e8:	str	r3, [sp, #84]	; 0x54
   3d8ec:	add	r3, sp, #76	; 0x4c
   3d8f0:	str	r3, [sp, #88]	; 0x58
   3d8f4:	mov	r3, #5
   3d8f8:	strb	r3, [sp, #134]	; 0x86
   3d8fc:	ldr	r2, [sp, #60]	; 0x3c
   3d900:	str	r2, [sp, #92]	; 0x5c
   3d904:	ldrsh	r3, [r2, #40]	; 0x28
   3d908:	strh	r3, [sp, #128]	; 0x80
   3d90c:	ldrh	r3, [r2, #38]	; 0x26
   3d910:	strh	r3, [sp, #76]	; 0x4c
   3d914:	mov	r3, #0
   3d918:	strh	r3, [sp, #78]	; 0x4e
   3d91c:	ldrb	r3, [r7, #37]	; 0x25
   3d920:	tst	r3, #1
   3d924:	addne	r9, sp, #80	; 0x50
   3d928:	bne	3d828 <fputs@plt+0x2c6b4>
   3d92c:	ldr	r3, [r7, #16]
   3d930:	ldr	r3, [r3, #8]
   3d934:	str	r3, [sp, #100]	; 0x64
   3d938:	add	r9, sp, #80	; 0x50
   3d93c:	b	3d828 <fputs@plt+0x2c6b4>
   3d940:	ldr	r3, [sp, #64]	; 0x40
   3d944:	ldrh	r3, [r3, #36]	; 0x24
   3d948:	tst	r3, #128	; 0x80
   3d94c:	movne	r0, #0
   3d950:	bne	3d8ac <fputs@plt+0x2c738>
   3d954:	ldr	r3, [sp, #64]	; 0x40
   3d958:	ldr	r3, [r3]
   3d95c:	ldr	r3, [r3]
   3d960:	ldr	r3, [r3, #24]
   3d964:	ubfx	r3, r3, #20, #1
   3d968:	cmp	r4, #0
   3d96c:	moveq	r4, r3
   3d970:	movne	r4, #0
   3d974:	cmp	r4, #0
   3d978:	moveq	r0, #0
   3d97c:	beq	3d8ac <fputs@plt+0x2c738>
   3d980:	ldrb	r3, [r7, #37]	; 0x25
   3d984:	tst	r3, #1
   3d988:	movne	r0, #0
   3d98c:	bne	3d8ac <fputs@plt+0x2c738>
   3d990:	ldr	r2, [sp, #60]	; 0x3c
   3d994:	ldrb	r2, [r2, #42]	; 0x2a
   3d998:	and	r2, r2, #32
   3d99c:	and	r3, r3, #40	; 0x28
   3d9a0:	orrs	r3, r2, r3
   3d9a4:	movne	r0, #0
   3d9a8:	bne	3d8ac <fputs@plt+0x2c738>
   3d9ac:	ldr	r3, [sp, #28]
   3d9b0:	ldr	r4, [r3, #20]
   3d9b4:	ldr	r3, [r3, #12]
   3d9b8:	add	r3, r3, r3, lsl #1
   3d9bc:	add	r3, r4, r3, lsl #4
   3d9c0:	str	r3, [sp, #4]
   3d9c4:	cmp	r4, r3
   3d9c8:	bcs	3d9ec <fputs@plt+0x2c878>
   3d9cc:	add	r5, r6, r5
   3d9d0:	uxth	r5, r5
   3d9d4:	add	r3, r5, #4
   3d9d8:	str	r3, [sp, #8]
   3d9dc:	mov	r3, r5
   3d9e0:	mov	r5, r9
   3d9e4:	mov	r9, r3
   3d9e8:	b	3da60 <fputs@plt+0x2c8ec>
   3d9ec:	mov	r0, #0
   3d9f0:	b	3d8ac <fputs@plt+0x2c738>
   3d9f4:	mov	r1, #43	; 0x2b
   3d9f8:	strh	r1, [r8, #22]
   3d9fc:	mov	r0, r6
   3da00:	bl	15734 <fputs@plt+0x45c0>
   3da04:	strh	r0, [r8, #20]
   3da08:	mov	r3, #16384	; 0x4000
   3da0c:	str	r3, [r8, #36]	; 0x24
   3da10:	ldr	r2, [r4, #32]
   3da14:	ldr	r3, [r4, #36]	; 0x24
   3da18:	ldr	r1, [sp, #44]	; 0x2c
   3da1c:	orr	r2, r2, r1
   3da20:	ldr	r1, [sp, #48]	; 0x30
   3da24:	orr	r3, r3, r1
   3da28:	str	r2, [r8]
   3da2c:	str	r3, [r8, #4]
   3da30:	mov	r1, r8
   3da34:	ldr	r0, [sp, #16]
   3da38:	bl	24ae4 <fputs@plt+0x13970>
   3da3c:	add	r4, r4, #48	; 0x30
   3da40:	ldr	r3, [sp, #4]
   3da44:	cmp	r3, r4
   3da48:	movls	r3, #0
   3da4c:	movhi	r3, #1
   3da50:	cmp	r0, #0
   3da54:	movne	r3, #0
   3da58:	cmp	r3, #0
   3da5c:	beq	3daf0 <fputs@plt+0x2c97c>
   3da60:	ldr	r0, [r4, #32]
   3da64:	ldr	r2, [r4, #36]	; 0x24
   3da68:	ldr	r1, [r8, #8]
   3da6c:	ldr	r3, [r8, #12]
   3da70:	and	sl, r0, r1
   3da74:	and	fp, r2, r3
   3da78:	orrs	r3, sl, fp
   3da7c:	movne	r0, #0
   3da80:	bne	3da3c <fputs@plt+0x2c8c8>
   3da84:	mov	r2, #0
   3da88:	mov	r3, #0
   3da8c:	mov	r1, r7
   3da90:	mov	r0, r4
   3da94:	bl	1af58 <fputs@plt+0x9de4>
   3da98:	cmp	r0, #0
   3da9c:	beq	3da3c <fputs@plt+0x2c8c8>
   3daa0:	mov	r3, #1
   3daa4:	strh	r3, [r8, #24]
   3daa8:	mov	r2, #0
   3daac:	strh	r2, [r8, #42]	; 0x2a
   3dab0:	str	r2, [r8, #28]
   3dab4:	strh	r3, [r8, #40]	; 0x28
   3dab8:	ldr	r3, [r8, #48]	; 0x30
   3dabc:	str	r4, [r3]
   3dac0:	ldr	r3, [sp, #8]
   3dac4:	strh	r3, [r8, #18]
   3dac8:	ldr	r3, [sp, #60]	; 0x3c
   3dacc:	ldr	r3, [r3, #12]
   3dad0:	cmp	r3, r2
   3dad4:	bne	3d9f4 <fputs@plt+0x2c880>
   3dad8:	ldr	r3, [sp, #60]	; 0x3c
   3dadc:	ldrb	r3, [r3, #42]	; 0x2a
   3dae0:	tst	r3, #2
   3dae4:	addeq	r3, r9, #28
   3dae8:	strheq	r3, [r8, #18]
   3daec:	b	3d9f4 <fputs@plt+0x2c880>
   3daf0:	mov	r9, r5
   3daf4:	b	3d8ac <fputs@plt+0x2c738>
   3daf8:	ldr	r3, [r0, #28]
   3dafc:	ldr	r2, [sp, #12]
   3db00:	cmp	r2, r3
   3db04:	bne	3dbec <fputs@plt+0x2ca78>
   3db08:	ldrsh	r0, [r0, #32]
   3db0c:	cmp	r0, #0
   3db10:	blt	3def8 <fputs@plt+0x2cd84>
   3db14:	ldrh	r1, [r9, #50]	; 0x32
   3db18:	cmp	r1, #0
   3db1c:	beq	3dbb8 <fputs@plt+0x2ca44>
   3db20:	ldr	r2, [r9, #4]
   3db24:	ldrsh	r3, [r2]
   3db28:	cmp	r3, r0
   3db2c:	beq	3df04 <fputs@plt+0x2cd90>
   3db30:	mov	r3, r2
   3db34:	sub	r2, r2, #2
   3db38:	add	r1, r2, r1, lsl #1
   3db3c:	cmp	r1, r3
   3db40:	beq	3dbb8 <fputs@plt+0x2ca44>
   3db44:	ldrsh	r2, [r3, #2]!
   3db48:	cmp	r2, r0
   3db4c:	bne	3db3c <fputs@plt+0x2c9c8>
   3db50:	ldr	r7, [sp, #52]	; 0x34
   3db54:	ldr	r8, [sp, #56]	; 0x38
   3db58:	b	3db98 <fputs@plt+0x2ca24>
   3db5c:	add	r6, r6, #20
   3db60:	cmp	r4, r5
   3db64:	beq	3dbb8 <fputs@plt+0x2ca44>
   3db68:	ldrsh	r3, [r4, #2]!
   3db6c:	cmn	r3, #2
   3db70:	bne	3db5c <fputs@plt+0x2c9e8>
   3db74:	ldr	r3, [fp, #4]
   3db78:	ldr	r2, [sp, #12]
   3db7c:	ldr	r1, [r3, r6]
   3db80:	mov	r0, r7
   3db84:	bl	1ec54 <fputs@plt+0xdae0>
   3db88:	cmp	r0, #0
   3db8c:	bne	3db5c <fputs@plt+0x2c9e8>
   3db90:	ldr	r7, [sp, #52]	; 0x34
   3db94:	ldr	r8, [sp, #56]	; 0x38
   3db98:	ldr	r3, [r9, #44]	; 0x2c
   3db9c:	cmp	r3, #0
   3dba0:	movgt	r4, #1
   3dba4:	bgt	3dc30 <fputs@plt+0x2cabc>
   3dba8:	mov	r3, #256	; 0x100
   3dbac:	str	r3, [r7, #36]	; 0x24
   3dbb0:	ldr	r3, [sp, #8]
   3dbb4:	b	3dea4 <fputs@plt+0x2cd30>
   3dbb8:	ldr	r3, [sp, #4]
   3dbbc:	add	r3, r3, #1
   3dbc0:	str	r3, [sp, #4]
   3dbc4:	add	r8, r8, #20
   3dbc8:	ldr	r2, [sp, #24]
   3dbcc:	cmp	r3, r2
   3dbd0:	beq	3dc18 <fputs@plt+0x2caa4>
   3dbd4:	ldr	r0, [r8]
   3dbd8:	bl	184d0 <fputs@plt+0x735c>
   3dbdc:	mov	r7, r0
   3dbe0:	ldrb	r3, [r0]
   3dbe4:	cmp	r3, #152	; 0x98
   3dbe8:	beq	3daf8 <fputs@plt+0x2c984>
   3dbec:	ldr	fp, [r9, #40]	; 0x28
   3dbf0:	cmp	fp, #0
   3dbf4:	beq	3dbb8 <fputs@plt+0x2ca44>
   3dbf8:	ldrh	r5, [r9, #50]	; 0x32
   3dbfc:	cmp	r5, #0
   3dc00:	beq	3dbb8 <fputs@plt+0x2ca44>
   3dc04:	ldr	r4, [r9, #4]
   3dc08:	sub	r4, r4, #2
   3dc0c:	add	r5, r4, r5, lsl #1
   3dc10:	mov	r6, #0
   3dc14:	b	3db68 <fputs@plt+0x2c9f4>
   3dc18:	ldr	r7, [sp, #52]	; 0x34
   3dc1c:	ldr	r8, [sp, #56]	; 0x38
   3dc20:	ldr	r3, [r9, #44]	; 0x2c
   3dc24:	cmp	r3, #0
   3dc28:	movgt	r4, sl
   3dc2c:	ble	3de98 <fputs@plt+0x2cd24>
   3dc30:	ldr	r3, [sp, #40]	; 0x28
   3dc34:	tst	r3, #32
   3dc38:	beq	3de14 <fputs@plt+0x2cca0>
   3dc3c:	mov	r3, #576	; 0x240
   3dc40:	str	r3, [r7, #36]	; 0x24
   3dc44:	mov	r2, #0
   3dc48:	mov	r3, #0
   3dc4c:	strd	r2, [sp, #32]
   3dc50:	cmp	r4, #0
   3dc54:	bne	3de4c <fputs@plt+0x2ccd8>
   3dc58:	ldr	r1, [sp, #60]	; 0x3c
   3dc5c:	ldrb	r3, [r1, #42]	; 0x2a
   3dc60:	tst	r3, #32
   3dc64:	bne	3de50 <fputs@plt+0x2ccdc>
   3dc68:	ldrd	r2, [sp, #32]
   3dc6c:	orrs	r3, r2, r3
   3dc70:	bne	3dd1c <fputs@plt+0x2cba8>
   3dc74:	ldrb	r3, [r9, #55]	; 0x37
   3dc78:	tst	r3, #4
   3dc7c:	bne	3dd1c <fputs@plt+0x2cba8>
   3dc80:	ldrsh	r2, [r9, #48]	; 0x30
   3dc84:	ldrsh	r3, [r1, #40]	; 0x28
   3dc88:	cmp	r2, r3
   3dc8c:	bge	3dd1c <fputs@plt+0x2cba8>
   3dc90:	ldr	r2, [sp, #64]	; 0x40
   3dc94:	ldrh	r3, [r2, #36]	; 0x24
   3dc98:	tst	r3, #4
   3dc9c:	bne	3dd1c <fputs@plt+0x2cba8>
   3dca0:	ldr	r3, [sp, #68]	; 0x44
   3dca4:	ldr	r3, [r3, #16]
   3dca8:	cmp	r3, #0
   3dcac:	beq	3dd1c <fputs@plt+0x2cba8>
   3dcb0:	ldr	r3, [r2]
   3dcb4:	ldr	r3, [r3]
   3dcb8:	ldrh	r3, [r3, #64]	; 0x40
   3dcbc:	tst	r3, #64	; 0x40
   3dcc0:	bne	3dd1c <fputs@plt+0x2cba8>
   3dcc4:	strb	sl, [r7, #17]
   3dcc8:	ldrsh	r3, [r9, #48]	; 0x30
   3dccc:	rsb	r3, r3, r3, lsl #4
   3dcd0:	ldr	r2, [sp, #60]	; 0x3c
   3dcd4:	ldrsh	r0, [r2, #40]	; 0x28
   3dcd8:	sdiv	r0, r3, r0
   3dcdc:	ldr	r3, [sp, #20]
   3dce0:	add	r3, r3, #1
   3dce4:	add	r0, r0, r3
   3dce8:	sxth	r0, r0
   3dcec:	strh	r0, [r7, #20]
   3dcf0:	ldr	r4, [sp, #20]
   3dcf4:	mov	r2, r4
   3dcf8:	mov	r1, r7
   3dcfc:	ldr	r0, [sp, #28]
   3dd00:	bl	1b230 <fputs@plt+0xa0bc>
   3dd04:	mov	r1, r7
   3dd08:	ldr	r0, [sp, #16]
   3dd0c:	bl	24ae4 <fputs@plt+0x13970>
   3dd10:	strh	r4, [r7, #22]
   3dd14:	cmp	r0, #0
   3dd18:	bne	3dedc <fputs@plt+0x2cd68>
   3dd1c:	mov	r3, sl
   3dd20:	mov	r2, r9
   3dd24:	mov	r1, r8
   3dd28:	ldr	r0, [sp, #16]
   3dd2c:	bl	3cff8 <fputs@plt+0x2be84>
   3dd30:	ldr	r3, [r8, #68]	; 0x44
   3dd34:	cmp	r3, #0
   3dd38:	bne	3dedc <fputs@plt+0x2cd68>
   3dd3c:	ldr	r9, [r9, #20]
   3dd40:	ldr	r3, [sp, #8]
   3dd44:	add	r3, r3, #1
   3dd48:	str	r3, [sp, #8]
   3dd4c:	adds	r3, r9, #0
   3dd50:	movne	r3, #1
   3dd54:	cmp	r0, #0
   3dd58:	movne	r3, #0
   3dd5c:	cmp	r3, #0
   3dd60:	beq	3dedc <fputs@plt+0x2cd68>
   3dd64:	ldr	r2, [r9, #36]	; 0x24
   3dd68:	cmp	r2, #0
   3dd6c:	beq	3dd84 <fputs@plt+0x2cc10>
   3dd70:	ldr	r1, [sp, #28]
   3dd74:	ldr	r0, [r8, #44]	; 0x2c
   3dd78:	bl	1f1a0 <fputs@plt+0xe02c>
   3dd7c:	cmp	r0, #0
   3dd80:	beq	3dd3c <fputs@plt+0x2cbc8>
   3dd84:	ldr	r3, [r9, #8]
   3dd88:	ldrsh	r3, [r3]
   3dd8c:	str	r3, [sp, #20]
   3dd90:	strh	sl, [r7, #24]
   3dd94:	strh	sl, [r7, #42]	; 0x2a
   3dd98:	strh	sl, [r7, #40]	; 0x28
   3dd9c:	strb	sl, [r7, #17]
   3dda0:	strh	sl, [r7, #18]
   3dda4:	ldr	r2, [sp, #44]	; 0x2c
   3dda8:	str	r2, [r7]
   3ddac:	ldr	r2, [sp, #48]	; 0x30
   3ddb0:	str	r2, [r7, #4]
   3ddb4:	strh	r3, [r7, #22]
   3ddb8:	str	r9, [r7, #28]
   3ddbc:	ldrb	r3, [r9, #55]	; 0x37
   3ddc0:	str	r3, [sp, #40]	; 0x28
   3ddc4:	tst	r3, #4
   3ddc8:	bne	3dc20 <fputs@plt+0x2caac>
   3ddcc:	ldr	r3, [sp, #16]
   3ddd0:	ldr	r3, [r3]
   3ddd4:	ldr	r3, [r3, #8]
   3ddd8:	cmp	r3, #0
   3dddc:	beq	3dc20 <fputs@plt+0x2caac>
   3dde0:	ldr	r2, [r3]
   3dde4:	str	r2, [sp, #24]
   3dde8:	cmp	r2, #0
   3ddec:	ble	3dc20 <fputs@plt+0x2caac>
   3ddf0:	ldr	r2, [r8, #44]	; 0x2c
   3ddf4:	str	r2, [sp, #12]
   3ddf8:	ldr	r3, [r3, #4]
   3ddfc:	mov	r2, #0
   3de00:	str	r2, [sp, #4]
   3de04:	str	r7, [sp, #52]	; 0x34
   3de08:	str	r8, [sp, #56]	; 0x38
   3de0c:	mov	r8, r3
   3de10:	b	3dbd4 <fputs@plt+0x2ca60>
   3de14:	mov	r0, r9
   3de18:	bl	1b418 <fputs@plt+0xa2a4>
   3de1c:	ldr	r2, [r8, #56]	; 0x38
   3de20:	ldr	r3, [r8, #60]	; 0x3c
   3de24:	bic	r2, r2, r0
   3de28:	str	r2, [sp, #32]
   3de2c:	bic	r3, r3, r1
   3de30:	str	r3, [sp, #36]	; 0x24
   3de34:	ldrd	r2, [sp, #32]
   3de38:	orrs	r3, r2, r3
   3de3c:	moveq	r3, #576	; 0x240
   3de40:	movne	r3, #512	; 0x200
   3de44:	str	r3, [r7, #36]	; 0x24
   3de48:	b	3dc50 <fputs@plt+0x2cadc>
   3de4c:	ldr	r4, [sp, #8]
   3de50:	strb	r4, [r7, #17]
   3de54:	ldrh	r1, [sp, #20]
   3de58:	ldrsh	r3, [r9, #48]	; 0x30
   3de5c:	rsb	r3, r3, r3, lsl #4
   3de60:	ldr	r2, [sp, #60]	; 0x3c
   3de64:	ldrsh	r0, [r2, #40]	; 0x28
   3de68:	sdiv	r0, r3, r0
   3de6c:	add	r3, r1, #1
   3de70:	add	r0, r0, r3
   3de74:	sxth	r0, r0
   3de78:	ldrd	r2, [sp, #32]
   3de7c:	orrs	r3, r2, r3
   3de80:	beq	3dcec <fputs@plt+0x2cb78>
   3de84:	add	r1, r1, #16
   3de88:	sxth	r1, r1
   3de8c:	bl	15734 <fputs@plt+0x45c0>
   3de90:	strh	r0, [r7, #20]
   3de94:	b	3dcf0 <fputs@plt+0x2cb7c>
   3de98:	mov	r3, #256	; 0x100
   3de9c:	str	r3, [r7, #36]	; 0x24
   3dea0:	mov	r3, sl
   3dea4:	strb	r3, [r7, #17]
   3dea8:	ldr	r4, [sp, #20]
   3deac:	mov	r2, r4
   3deb0:	add	r3, r4, #16
   3deb4:	strh	r3, [r7, #20]
   3deb8:	mov	r1, r7
   3debc:	ldr	r0, [sp, #28]
   3dec0:	bl	1b230 <fputs@plt+0xa0bc>
   3dec4:	mov	r1, r7
   3dec8:	ldr	r0, [sp, #16]
   3decc:	bl	24ae4 <fputs@plt+0x13970>
   3ded0:	strh	r4, [r7, #22]
   3ded4:	cmp	r0, #0
   3ded8:	beq	3dd1c <fputs@plt+0x2cba8>
   3dedc:	add	sp, sp, #140	; 0x8c
   3dee0:	ldrd	r4, [sp]
   3dee4:	ldrd	r6, [sp, #8]
   3dee8:	ldrd	r8, [sp, #16]
   3deec:	ldrd	sl, [sp, #24]
   3def0:	add	sp, sp, #32
   3def4:	pop	{pc}		; (ldr pc, [sp], #4)
   3def8:	ldr	r7, [sp, #52]	; 0x34
   3defc:	ldr	r8, [sp, #56]	; 0x38
   3df00:	b	3db98 <fputs@plt+0x2ca24>
   3df04:	ldr	r7, [sp, #52]	; 0x34
   3df08:	ldr	r8, [sp, #56]	; 0x38
   3df0c:	b	3db98 <fputs@plt+0x2ca24>
   3df10:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3df14:	strd	r6, [sp, #8]
   3df18:	strd	r8, [sp, #16]
   3df1c:	strd	sl, [sp, #24]
   3df20:	str	lr, [sp, #32]
   3df24:	sub	sp, sp, #676	; 0x2a4
   3df28:	mov	r9, r0
   3df2c:	strd	r2, [sp, #24]
   3df30:	ldr	r4, [r0]
   3df34:	ldr	r7, [r0, #4]
   3df38:	ldr	r3, [r7, #12]
   3df3c:	add	r3, r3, r3, lsl #1
   3df40:	ldr	r2, [r7, #20]
   3df44:	add	sl, r2, r3, lsl #4
   3df48:	ldr	fp, [r0, #12]
   3df4c:	mov	r2, #56	; 0x38
   3df50:	mov	r1, #0
   3df54:	add	r0, sp, #184	; 0xb8
   3df58:	bl	10f40 <memset@plt>
   3df5c:	ldr	r2, [r4, #4]
   3df60:	add	r2, r2, #8
   3df64:	ldrb	r3, [fp, #16]
   3df68:	add	r3, r3, r3, lsl #3
   3df6c:	add	r3, r2, r3, lsl #3
   3df70:	str	r3, [sp, #36]	; 0x24
   3df74:	ldr	r6, [r7, #20]
   3df78:	cmp	sl, r6
   3df7c:	bls	3e304 <fputs@plt+0x2d190>
   3df80:	ldr	r3, [r3, #44]	; 0x2c
   3df84:	str	r3, [sp, #40]	; 0x28
   3df88:	add	r3, sp, #184	; 0xb8
   3df8c:	str	r3, [sp, #32]
   3df90:	str	r7, [sp, #48]	; 0x30
   3df94:	str	r9, [sp, #20]
   3df98:	mov	r9, fp
   3df9c:	b	3e240 <fputs@plt+0x2d0cc>
   3dfa0:	ldr	r3, [r7, #8]
   3dfa4:	ldr	r2, [sp, #40]	; 0x28
   3dfa8:	cmp	r3, r2
   3dfac:	bne	3e030 <fputs@plt+0x2cebc>
   3dfb0:	ldr	r2, [sp, #48]	; 0x30
   3dfb4:	ldr	r3, [r2]
   3dfb8:	str	r3, [sp, #264]	; 0x108
   3dfbc:	str	r2, [sp, #268]	; 0x10c
   3dfc0:	mov	r3, #72	; 0x48
   3dfc4:	strb	r3, [sp, #272]	; 0x110
   3dfc8:	mov	r3, #1
   3dfcc:	str	r3, [sp, #276]	; 0x114
   3dfd0:	str	r7, [sp, #284]	; 0x11c
   3dfd4:	add	r3, sp, #264	; 0x108
   3dfd8:	str	r3, [sp, #248]	; 0xf8
   3dfdc:	b	3e054 <fputs@plt+0x2cee0>
   3dfe0:	ldrd	r2, [sp, #24]
   3dfe4:	add	r0, sp, #244	; 0xf4
   3dfe8:	bl	3d7bc <fputs@plt+0x2c648>
   3dfec:	str	r0, [sp, #16]
   3dff0:	ldr	r3, [sp, #16]
   3dff4:	cmp	r3, #0
   3dff8:	beq	3e090 <fputs@plt+0x2cf1c>
   3dffc:	ldrh	r2, [sp, #128]	; 0x80
   3e000:	cmp	r2, #0
   3e004:	beq	3e0b0 <fputs@plt+0x2cf3c>
   3e008:	ldr	r3, [sp, #44]	; 0x2c
   3e00c:	cmp	r3, #0
   3e010:	beq	3e0c8 <fputs@plt+0x2cf54>
   3e014:	strh	r2, [sp, #184]	; 0xb8
   3e018:	lsl	r2, r2, #4
   3e01c:	add	r1, sp, #136	; 0x88
   3e020:	add	r0, sp, #192	; 0xc0
   3e024:	bl	10fdc <memcpy@plt>
   3e028:	mov	r3, #0
   3e02c:	str	r3, [sp, #44]	; 0x2c
   3e030:	add	r7, r7, #48	; 0x30
   3e034:	ldr	r3, [sp, #52]	; 0x34
   3e038:	cmp	r3, r7
   3e03c:	bls	3e194 <fputs@plt+0x2d020>
   3e040:	ldrh	r3, [r7, #18]
   3e044:	tst	r3, #1024	; 0x400
   3e048:	beq	3dfa0 <fputs@plt+0x2ce2c>
   3e04c:	ldr	r3, [r7, #12]
   3e050:	str	r3, [sp, #248]	; 0xf8
   3e054:	mov	r3, #0
   3e058:	strh	r3, [sp, #128]	; 0x80
   3e05c:	ldr	r3, [sp, #36]	; 0x24
   3e060:	ldr	r3, [r3, #16]
   3e064:	ldrb	r3, [r3, #42]	; 0x2a
   3e068:	tst	r3, #16
   3e06c:	beq	3dfe0 <fputs@plt+0x2ce6c>
   3e070:	add	r3, sp, #712	; 0x2c8
   3e074:	ldrd	r2, [r3]
   3e078:	strd	r2, [sp]
   3e07c:	ldrd	r2, [sp, #24]
   3e080:	add	r0, sp, #244	; 0xf4
   3e084:	bl	3a938 <fputs@plt+0x297c4>
   3e088:	str	r0, [sp, #16]
   3e08c:	b	3dff0 <fputs@plt+0x2ce7c>
   3e090:	add	r3, sp, #712	; 0x2c8
   3e094:	ldrd	r2, [r3]
   3e098:	strd	r2, [sp]
   3e09c:	ldrd	r2, [sp, #24]
   3e0a0:	add	r0, sp, #244	; 0xf4
   3e0a4:	bl	3df10 <fputs@plt+0x2cd9c>
   3e0a8:	str	r0, [sp, #16]
   3e0ac:	b	3dffc <fputs@plt+0x2ce88>
   3e0b0:	ldr	sl, [sp, #56]	; 0x38
   3e0b4:	ldr	r9, [sp, #60]	; 0x3c
   3e0b8:	ldr	r6, [sp, #64]	; 0x40
   3e0bc:	mov	r3, #0
   3e0c0:	strh	r3, [sp, #184]	; 0xb8
   3e0c4:	b	3e1a0 <fputs@plt+0x2d02c>
   3e0c8:	ldrh	r4, [sp, #184]	; 0xb8
   3e0cc:	strh	r4, [sp, #72]	; 0x48
   3e0d0:	lsl	r2, r4, #4
   3e0d4:	add	r1, sp, #192	; 0xc0
   3e0d8:	add	r0, sp, #80	; 0x50
   3e0dc:	bl	10fdc <memcpy@plt>
   3e0e0:	mov	r3, #0
   3e0e4:	strh	r3, [sp, #184]	; 0xb8
   3e0e8:	cmp	r4, #0
   3e0ec:	ble	3e030 <fputs@plt+0x2cebc>
   3e0f0:	add	r5, sp, #72	; 0x48
   3e0f4:	ldr	fp, [sp, #44]	; 0x2c
   3e0f8:	str	r7, [sp, #68]	; 0x44
   3e0fc:	mov	r7, r4
   3e100:	b	3e17c <fputs@plt+0x2d008>
   3e104:	add	r4, sp, #128	; 0x80
   3e108:	ldr	r9, [sp, #44]	; 0x2c
   3e10c:	ldr	r8, [r5, #8]
   3e110:	ldr	r6, [r5, #12]
   3e114:	ldr	r2, [r4, #8]
   3e118:	ldr	r3, [r4, #12]
   3e11c:	orr	r8, r8, r2
   3e120:	orr	r6, r6, r3
   3e124:	ldrsh	r1, [r4, #16]
   3e128:	ldrsh	r0, [r5, #16]
   3e12c:	bl	15734 <fputs@plt+0x45c0>
   3e130:	mov	sl, r0
   3e134:	ldrsh	r1, [r4, #18]
   3e138:	ldrsh	r0, [r5, #18]
   3e13c:	bl	15734 <fputs@plt+0x45c0>
   3e140:	str	r0, [sp, #4]
   3e144:	str	sl, [sp]
   3e148:	mov	r2, r8
   3e14c:	mov	r3, r6
   3e150:	ldr	r0, [sp, #32]
   3e154:	bl	1aa00 <fputs@plt+0x988c>
   3e158:	add	r9, r9, #1
   3e15c:	add	r4, r4, #16
   3e160:	ldrh	r3, [sp, #128]	; 0x80
   3e164:	cmp	r3, r9
   3e168:	bgt	3e10c <fputs@plt+0x2cf98>
   3e16c:	add	fp, fp, #1
   3e170:	add	r5, r5, #16
   3e174:	cmp	fp, r7
   3e178:	bge	3e18c <fputs@plt+0x2d018>
   3e17c:	ldrh	r3, [sp, #128]	; 0x80
   3e180:	cmp	r3, #0
   3e184:	bne	3e104 <fputs@plt+0x2cf90>
   3e188:	b	3e16c <fputs@plt+0x2cff8>
   3e18c:	ldr	r7, [sp, #68]	; 0x44
   3e190:	b	3e030 <fputs@plt+0x2cebc>
   3e194:	ldr	sl, [sp, #56]	; 0x38
   3e198:	ldr	r9, [sp, #60]	; 0x3c
   3e19c:	ldr	r6, [sp, #64]	; 0x40
   3e1a0:	mov	r3, #1
   3e1a4:	strh	r3, [r9, #40]	; 0x28
   3e1a8:	ldr	r3, [r9, #48]	; 0x30
   3e1ac:	str	r6, [r3]
   3e1b0:	mov	r3, #8192	; 0x2000
   3e1b4:	str	r3, [r9, #36]	; 0x24
   3e1b8:	mov	r3, #0
   3e1bc:	strh	r3, [r9, #18]
   3e1c0:	strb	r3, [r9, #17]
   3e1c4:	str	r3, [r9, #24]
   3e1c8:	str	r3, [r9, #28]
   3e1cc:	str	r3, [r9, #32]
   3e1d0:	ldr	r3, [sp, #16]
   3e1d4:	cmp	r3, #0
   3e1d8:	bne	3e2e4 <fputs@plt+0x2d170>
   3e1dc:	ldrh	r3, [sp, #184]	; 0xb8
   3e1e0:	cmp	r3, #0
   3e1e4:	beq	3e234 <fputs@plt+0x2d0c0>
   3e1e8:	add	r4, sp, #184	; 0xb8
   3e1ec:	mov	r5, #0
   3e1f0:	ldrh	r3, [r4, #16]
   3e1f4:	add	r3, r3, #1
   3e1f8:	strh	r3, [r9, #20]
   3e1fc:	ldrsh	r3, [r4, #18]
   3e200:	strh	r3, [r9, #22]
   3e204:	ldrd	r2, [r4, #8]
   3e208:	strd	r2, [r9]
   3e20c:	mov	r1, r9
   3e210:	ldr	r0, [sp, #20]
   3e214:	bl	24ae4 <fputs@plt+0x13970>
   3e218:	add	r5, r5, #1
   3e21c:	cmp	r0, #0
   3e220:	bne	3e344 <fputs@plt+0x2d1d0>
   3e224:	add	r4, r4, #16
   3e228:	ldrh	r3, [sp, #184]	; 0xb8
   3e22c:	cmp	r3, r5
   3e230:	bgt	3e1f0 <fputs@plt+0x2d07c>
   3e234:	add	r6, r6, #48	; 0x30
   3e238:	cmp	sl, r6
   3e23c:	bls	3e2dc <fputs@plt+0x2d168>
   3e240:	ldrh	r3, [r6, #18]
   3e244:	tst	r3, #512	; 0x200
   3e248:	beq	3e234 <fputs@plt+0x2d0c0>
   3e24c:	ldr	r2, [r6, #12]
   3e250:	ldr	ip, [r2, #408]	; 0x198
   3e254:	ldr	r1, [r2, #412]	; 0x19c
   3e258:	ldr	r0, [r9, #8]
   3e25c:	ldr	r3, [r9, #12]
   3e260:	and	r0, ip, r0
   3e264:	str	r0, [sp, #8]
   3e268:	and	r3, r1, r3
   3e26c:	str	r3, [sp, #12]
   3e270:	ldrd	r0, [sp, #8]
   3e274:	orrs	r3, r0, r1
   3e278:	beq	3e234 <fputs@plt+0x2d0c0>
   3e27c:	ldr	r7, [r2, #20]
   3e280:	ldr	r3, [r2, #12]
   3e284:	add	r3, r3, r3, lsl #1
   3e288:	add	r1, r7, r3, lsl #4
   3e28c:	str	r1, [sp, #52]	; 0x34
   3e290:	ldr	r0, [sp, #20]
   3e294:	ldrd	r2, [r0]
   3e298:	strd	r2, [sp, #244]	; 0xf4
   3e29c:	ldrd	r2, [r0, #8]
   3e2a0:	strd	r2, [sp, #252]	; 0xfc
   3e2a4:	mov	r3, #0
   3e2a8:	str	r3, [sp, #252]	; 0xfc
   3e2ac:	add	r3, sp, #128	; 0x80
   3e2b0:	str	r3, [sp, #260]	; 0x104
   3e2b4:	cmp	r7, r1
   3e2b8:	bcs	3e310 <fputs@plt+0x2d19c>
   3e2bc:	mov	r3, #1
   3e2c0:	str	r3, [sp, #44]	; 0x2c
   3e2c4:	mov	r3, #0
   3e2c8:	str	r3, [sp, #16]
   3e2cc:	str	sl, [sp, #56]	; 0x38
   3e2d0:	str	r9, [sp, #60]	; 0x3c
   3e2d4:	str	r6, [sp, #64]	; 0x40
   3e2d8:	b	3e040 <fputs@plt+0x2cecc>
   3e2dc:	mov	r3, #0
   3e2e0:	str	r3, [sp, #16]
   3e2e4:	ldr	r0, [sp, #16]
   3e2e8:	add	sp, sp, #676	; 0x2a4
   3e2ec:	ldrd	r4, [sp]
   3e2f0:	ldrd	r6, [sp, #8]
   3e2f4:	ldrd	r8, [sp, #16]
   3e2f8:	ldrd	sl, [sp, #24]
   3e2fc:	add	sp, sp, #32
   3e300:	pop	{pc}		; (ldr pc, [sp], #4)
   3e304:	mov	r3, #0
   3e308:	str	r3, [sp, #16]
   3e30c:	b	3e2e4 <fputs@plt+0x2d170>
   3e310:	mov	r3, #1
   3e314:	strh	r3, [r9, #40]	; 0x28
   3e318:	ldr	r3, [r9, #48]	; 0x30
   3e31c:	str	r6, [r3]
   3e320:	mov	r3, #8192	; 0x2000
   3e324:	str	r3, [r9, #36]	; 0x24
   3e328:	mov	r3, #0
   3e32c:	strh	r3, [r9, #18]
   3e330:	strb	r3, [r9, #17]
   3e334:	str	r3, [r9, #24]
   3e338:	str	r3, [r9, #28]
   3e33c:	str	r3, [r9, #32]
   3e340:	b	3e1dc <fputs@plt+0x2d068>
   3e344:	str	r0, [sp, #16]
   3e348:	b	3e2e4 <fputs@plt+0x2d170>
   3e34c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3e350:	strd	r6, [sp, #8]
   3e354:	str	r8, [sp, #16]
   3e358:	str	lr, [sp, #20]
   3e35c:	sub	sp, sp, #16
   3e360:	mov	r5, r0
   3e364:	mov	r4, r1
   3e368:	mov	r8, r2
   3e36c:	mov	r6, r3
   3e370:	bl	3caec <fputs@plt+0x2b978>
   3e374:	mov	r7, r0
   3e378:	mov	r0, r8
   3e37c:	bl	1947c <fputs@plt+0x8308>
   3e380:	mov	r1, r0
   3e384:	mov	r0, r4
   3e388:	bl	19520 <fputs@plt+0x83ac>
   3e38c:	ldr	r4, [sp, #52]	; 0x34
   3e390:	orr	r4, r0, r4
   3e394:	uxtb	r4, r4
   3e398:	mvn	r3, #3
   3e39c:	str	r3, [sp, #8]
   3e3a0:	str	r7, [sp, #4]
   3e3a4:	ldr	r3, [sp, #40]	; 0x28
   3e3a8:	str	r3, [sp]
   3e3ac:	ldr	r3, [sp, #48]	; 0x30
   3e3b0:	ldr	r2, [sp, #44]	; 0x2c
   3e3b4:	mov	r1, r6
   3e3b8:	ldr	r0, [r5, #8]
   3e3bc:	bl	2dee0 <fputs@plt+0x1cd6c>
   3e3c0:	mov	r6, r0
   3e3c4:	mov	r1, r4
   3e3c8:	ldr	r0, [r5, #8]
   3e3cc:	bl	179f4 <fputs@plt+0x6880>
   3e3d0:	mov	r0, r6
   3e3d4:	add	sp, sp, #16
   3e3d8:	ldrd	r4, [sp]
   3e3dc:	ldrd	r6, [sp, #8]
   3e3e0:	ldr	r8, [sp, #16]
   3e3e4:	add	sp, sp, #20
   3e3e8:	pop	{pc}		; (ldr pc, [sp], #4)
   3e3ec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3e3f0:	strd	r6, [sp, #8]
   3e3f4:	strd	r8, [sp, #16]
   3e3f8:	strd	sl, [sp, #24]
   3e3fc:	str	lr, [sp, #32]
   3e400:	sub	sp, sp, #44	; 0x2c
   3e404:	ldr	r3, [r0]
   3e408:	str	r3, [sp, #4]
   3e40c:	ldrb	r3, [r3, #69]	; 0x45
   3e410:	cmp	r3, #0
   3e414:	beq	3e434 <fputs@plt+0x2d2c0>
   3e418:	add	sp, sp, #44	; 0x2c
   3e41c:	ldrd	r4, [sp]
   3e420:	ldrd	r6, [sp, #8]
   3e424:	ldrd	r8, [sp, #16]
   3e428:	ldrd	sl, [sp, #24]
   3e42c:	add	sp, sp, #32
   3e430:	pop	{pc}		; (ldr pc, [sp], #4)
   3e434:	mov	sl, r1
   3e438:	str	r0, [sp]
   3e43c:	mov	r0, #0
   3e440:	mov	r1, #0
   3e444:	strd	r0, [sp, #8]
   3e448:	strd	r0, [sp, #16]
   3e44c:	strd	r0, [sp, #24]
   3e450:	strd	r0, [sp, #32]
   3e454:	ldr	r3, [r2, #28]
   3e458:	str	r3, [sp, #12]
   3e45c:	ldr	r3, [r2]
   3e460:	ldr	r7, [r3, #4]
   3e464:	ldr	r4, [sl, #4]
   3e468:	ldrsh	r3, [sl, #34]	; 0x22
   3e46c:	cmp	r3, #0
   3e470:	ble	3e50c <fputs@plt+0x2d398>
   3e474:	mov	r5, #0
   3e478:	mov	r9, r5
   3e47c:	mov	r8, r5
   3e480:	mov	fp, #65	; 0x41
   3e484:	b	3e4a0 <fputs@plt+0x2d32c>
   3e488:	add	r8, r8, #1
   3e48c:	add	r4, r4, #16
   3e490:	add	r7, r7, #20
   3e494:	ldrsh	r3, [sl, #34]	; 0x22
   3e498:	cmp	r3, r8
   3e49c:	ble	3e514 <fputs@plt+0x2d3a0>
   3e4a0:	ldr	r6, [r7]
   3e4a4:	add	r2, r4, #14
   3e4a8:	mov	r1, r6
   3e4ac:	add	r0, sp, #8
   3e4b0:	bl	1c554 <fputs@plt+0xb3e0>
   3e4b4:	ldrb	r2, [r4, #14]
   3e4b8:	mov	r3, #0
   3e4bc:	adds	r5, r5, r2
   3e4c0:	adc	r9, r9, r3
   3e4c4:	mov	r0, r6
   3e4c8:	bl	1947c <fputs@plt+0x8308>
   3e4cc:	cmp	r0, #0
   3e4d0:	strbne	r0, [r4, #13]
   3e4d4:	strbeq	fp, [r4, #13]
   3e4d8:	mov	r1, r6
   3e4dc:	ldr	r0, [sp]
   3e4e0:	bl	3c92c <fputs@plt+0x2b7b8>
   3e4e4:	cmp	r0, #0
   3e4e8:	beq	3e488 <fputs@plt+0x2d314>
   3e4ec:	ldr	r3, [r4, #8]
   3e4f0:	cmp	r3, #0
   3e4f4:	bne	3e488 <fputs@plt+0x2d314>
   3e4f8:	ldr	r1, [r0]
   3e4fc:	ldr	r0, [sp, #4]
   3e500:	bl	1e9ac <fputs@plt+0xd838>
   3e504:	str	r0, [r4, #8]
   3e508:	b	3e488 <fputs@plt+0x2d314>
   3e50c:	mov	r5, #0
   3e510:	mov	r9, r5
   3e514:	lsl	r1, r9, #2
   3e518:	lsl	r0, r5, #2
   3e51c:	orr	r1, r1, r5, lsr #30
   3e520:	bl	157cc <fputs@plt+0x4658>
   3e524:	strh	r0, [sl, #40]	; 0x28
   3e528:	b	3e418 <fputs@plt+0x2d2a4>
   3e52c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3e530:	strd	r6, [sp, #8]
   3e534:	str	r8, [sp, #16]
   3e538:	str	lr, [sp, #20]
   3e53c:	ldr	r3, [r1, #8]
   3e540:	orr	r3, r3, #64	; 0x40
   3e544:	str	r3, [r1, #8]
   3e548:	ldr	r7, [r0]
   3e54c:	ldr	r6, [r1, #28]
   3e550:	mov	r4, r6
   3e554:	ldr	r3, [r4], #8
   3e558:	cmp	r3, #0
   3e55c:	ble	3e5b4 <fputs@plt+0x2d440>
   3e560:	mov	r5, #0
   3e564:	b	3e594 <fputs@plt+0x2d420>
   3e568:	mov	r2, r3
   3e56c:	ldr	r3, [r2, #48]	; 0x30
   3e570:	cmp	r3, #0
   3e574:	bne	3e568 <fputs@plt+0x2d3f4>
   3e578:	mov	r0, r7
   3e57c:	bl	3e3ec <fputs@plt+0x2d278>
   3e580:	add	r5, r5, #1
   3e584:	add	r4, r4, #72	; 0x48
   3e588:	ldr	r3, [r6]
   3e58c:	cmp	r3, r5
   3e590:	ble	3e5b4 <fputs@plt+0x2d440>
   3e594:	ldr	r1, [r4, #16]
   3e598:	ldrb	r3, [r1, #42]	; 0x2a
   3e59c:	tst	r3, #2
   3e5a0:	beq	3e580 <fputs@plt+0x2d40c>
   3e5a4:	ldr	r2, [r4, #20]
   3e5a8:	cmp	r2, #0
   3e5ac:	beq	3e580 <fputs@plt+0x2d40c>
   3e5b0:	b	3e56c <fputs@plt+0x2d3f8>
   3e5b4:	ldrd	r4, [sp]
   3e5b8:	ldrd	r6, [sp, #8]
   3e5bc:	ldr	r8, [sp, #16]
   3e5c0:	add	sp, sp, #20
   3e5c4:	pop	{pc}		; (ldr pc, [sp], #4)
   3e5c8:	strd	r4, [sp, #-16]!
   3e5cc:	str	r6, [sp, #8]
   3e5d0:	str	lr, [sp, #12]
   3e5d4:	mov	r6, r0
   3e5d8:	mov	r5, r1
   3e5dc:	mov	r4, r2
   3e5e0:	ldr	r1, [r1, #48]	; 0x30
   3e5e4:	cmp	r1, #0
   3e5e8:	beq	3e5f8 <fputs@plt+0x2d484>
   3e5ec:	bl	3e5c8 <fputs@plt+0x2d454>
   3e5f0:	cmp	r0, #0
   3e5f4:	bne	3e60c <fputs@plt+0x2d498>
   3e5f8:	ldr	r3, [r5]
   3e5fc:	ldr	r2, [r3]
   3e600:	cmp	r2, r4
   3e604:	movle	r0, #0
   3e608:	bgt	3e61c <fputs@plt+0x2d4a8>
   3e60c:	ldrd	r4, [sp]
   3e610:	ldr	r6, [sp, #8]
   3e614:	add	sp, sp, #12
   3e618:	pop	{pc}		; (ldr pc, [sp], #4)
   3e61c:	ldr	r3, [r3, #4]
   3e620:	add	r4, r4, r4, lsl #2
   3e624:	ldr	r1, [r3, r4, lsl #2]
   3e628:	mov	r0, r6
   3e62c:	bl	3c92c <fputs@plt+0x2b7b8>
   3e630:	b	3e60c <fputs@plt+0x2d498>
   3e634:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3e638:	strd	r6, [sp, #8]
   3e63c:	strd	r8, [sp, #16]
   3e640:	strd	sl, [sp, #24]
   3e644:	str	lr, [sp, #32]
   3e648:	sub	sp, sp, #28
   3e64c:	str	r0, [sp, #4]
   3e650:	str	r1, [sp, #16]
   3e654:	ldr	r8, [r1, #44]	; 0x2c
   3e658:	ldr	r3, [r8]
   3e65c:	mov	r4, r3
   3e660:	str	r3, [sp, #8]
   3e664:	ldr	r0, [r0]
   3e668:	str	r0, [sp, #20]
   3e66c:	add	r1, r3, r2
   3e670:	mov	r2, #1
   3e674:	bl	1d510 <fputs@plt+0xc39c>
   3e678:	subs	fp, r0, #0
   3e67c:	beq	3e738 <fputs@plt+0x2d5c4>
   3e680:	cmp	r4, #0
   3e684:	ble	3e738 <fputs@plt+0x2d5c4>
   3e688:	add	sl, fp, #16
   3e68c:	mov	r4, #0
   3e690:	b	3e700 <fputs@plt+0x2d58c>
   3e694:	ldrh	r2, [r2, #16]
   3e698:	sub	r2, r2, #1
   3e69c:	ldr	r1, [sp, #16]
   3e6a0:	ldr	r0, [sp, #4]
   3e6a4:	bl	3e5c8 <fputs@plt+0x2d454>
   3e6a8:	subs	r9, r0, #0
   3e6ac:	ldreq	r3, [sp, #20]
   3e6b0:	ldreq	r9, [r3, #8]
   3e6b4:	ldr	r3, [r8, #4]
   3e6b8:	str	r3, [sp, #12]
   3e6bc:	ldr	r2, [r9]
   3e6c0:	mov	r1, r7
   3e6c4:	ldr	r0, [sp, #4]
   3e6c8:	bl	1e6d0 <fputs@plt+0xd55c>
   3e6cc:	ldr	r3, [sp, #12]
   3e6d0:	str	r0, [r3, r5, lsl #2]
   3e6d4:	str	r9, [sl, #4]!
   3e6d8:	ldr	r3, [r8, #4]
   3e6dc:	add	r6, r3, r6
   3e6e0:	ldrb	r2, [r6, #12]
   3e6e4:	ldr	r3, [fp, #16]
   3e6e8:	ldr	r1, [sp]
   3e6ec:	strb	r2, [r3, r1]
   3e6f0:	add	r4, r4, #1
   3e6f4:	ldr	r3, [sp, #8]
   3e6f8:	cmp	r3, r4
   3e6fc:	beq	3e738 <fputs@plt+0x2d5c4>
   3e700:	str	r4, [sp]
   3e704:	add	r5, r4, r4, lsl #2
   3e708:	lsl	r6, r5, #2
   3e70c:	ldr	r3, [r8, #4]
   3e710:	add	r2, r3, r6
   3e714:	ldr	r7, [r3, r5, lsl #2]
   3e718:	ldr	r3, [r7, #4]
   3e71c:	tst	r3, #256	; 0x100
   3e720:	beq	3e694 <fputs@plt+0x2d520>
   3e724:	mov	r1, r7
   3e728:	ldr	r0, [sp, #4]
   3e72c:	bl	3c92c <fputs@plt+0x2b7b8>
   3e730:	mov	r9, r0
   3e734:	b	3e6d4 <fputs@plt+0x2d560>
   3e738:	mov	r0, fp
   3e73c:	add	sp, sp, #28
   3e740:	ldrd	r4, [sp]
   3e744:	ldrd	r6, [sp, #8]
   3e748:	ldrd	r8, [sp, #16]
   3e74c:	ldrd	sl, [sp, #24]
   3e750:	add	sp, sp, #32
   3e754:	pop	{pc}		; (ldr pc, [sp], #4)
   3e758:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3e75c:	strd	r6, [sp, #8]
   3e760:	strd	r8, [sp, #16]
   3e764:	strd	sl, [sp, #24]
   3e768:	str	lr, [sp, #32]
   3e76c:	sub	sp, sp, #4
   3e770:	mov	sl, r0
   3e774:	mov	r4, r1
   3e778:	mov	r5, r2
   3e77c:	ldr	fp, [r0]
   3e780:	ldr	r8, [r1]
   3e784:	add	r2, r3, #1
   3e788:	sub	r1, r8, r5
   3e78c:	mov	r0, fp
   3e790:	bl	1d510 <fputs@plt+0xc39c>
   3e794:	subs	r9, r0, #0
   3e798:	beq	3e7f4 <fputs@plt+0x2d680>
   3e79c:	ldr	r4, [r4, #4]
   3e7a0:	cmp	r8, r5
   3e7a4:	ble	3e7f4 <fputs@plt+0x2d680>
   3e7a8:	add	r3, r5, #1
   3e7ac:	add	r3, r3, r3, lsl #2
   3e7b0:	add	r4, r4, r3, lsl #2
   3e7b4:	add	r6, r9, #16
   3e7b8:	sub	r8, r8, r5
   3e7bc:	mov	r5, #0
   3e7c0:	ldr	r1, [r4, #-20]	; 0xffffffec
   3e7c4:	mov	r0, sl
   3e7c8:	bl	3c92c <fputs@plt+0x2b7b8>
   3e7cc:	cmp	r0, #0
   3e7d0:	ldreq	r0, [fp, #8]
   3e7d4:	str	r0, [r6, #4]!
   3e7d8:	ldrb	r2, [r4, #-8]
   3e7dc:	ldr	r3, [r9, #16]
   3e7e0:	strb	r2, [r3, r5]
   3e7e4:	add	r5, r5, #1
   3e7e8:	add	r4, r4, #20
   3e7ec:	cmp	r5, r8
   3e7f0:	bne	3e7c0 <fputs@plt+0x2d64c>
   3e7f4:	mov	r0, r9
   3e7f8:	add	sp, sp, #4
   3e7fc:	ldrd	r4, [sp]
   3e800:	ldrd	r6, [sp, #8]
   3e804:	ldrd	r8, [sp, #16]
   3e808:	ldrd	sl, [sp, #24]
   3e80c:	add	sp, sp, #32
   3e810:	pop	{pc}		; (ldr pc, [sp], #4)
   3e814:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3e818:	strd	r6, [sp, #8]
   3e81c:	strd	r8, [sp, #16]
   3e820:	strd	sl, [sp, #24]
   3e824:	str	lr, [sp, #32]
   3e828:	sub	sp, sp, #212	; 0xd4
   3e82c:	mov	r5, r1
   3e830:	mov	r7, r2
   3e834:	mov	r6, r3
   3e838:	ldrh	r3, [sp, #248]	; 0xf8
   3e83c:	ldr	r2, [r0]
   3e840:	ldr	r2, [r2]
   3e844:	str	r2, [sp, #144]	; 0x90
   3e848:	cmp	r3, #0
   3e84c:	beq	3e860 <fputs@plt+0x2d6ec>
   3e850:	ldrh	r2, [r2, #64]	; 0x40
   3e854:	tst	r2, #128	; 0x80
   3e858:	movne	r0, #0
   3e85c:	bne	3ef48 <fputs@plt+0x2ddd4>
   3e860:	ldr	r2, [r5]
   3e864:	str	r2, [sp, #188]	; 0xbc
   3e868:	uxth	r2, r2
   3e86c:	cmp	r2, #63	; 0x3f
   3e870:	movhi	r0, #0
   3e874:	bhi	3ef48 <fputs@plt+0x2ddd4>
   3e878:	mov	r8, r2
   3e87c:	mov	ip, #1
   3e880:	sub	r4, r2, #32
   3e884:	rsb	lr, r2, #32
   3e888:	lsl	r2, ip, r4
   3e88c:	orr	r2, r2, ip, lsr lr
   3e890:	lsl	r1, ip, r8
   3e894:	subs	r1, r1, #1
   3e898:	str	r1, [sp, #128]	; 0x80
   3e89c:	sbc	r2, r2, #0
   3e8a0:	str	r2, [sp, #132]	; 0x84
   3e8a4:	ldrd	sl, [sp, #128]	; 0x80
   3e8a8:	orrs	r2, sl, fp
   3e8ac:	beq	3f0e8 <fputs@plt+0x2df74>
   3e8b0:	str	r6, [sp, #116]	; 0x74
   3e8b4:	str	r7, [sp, #172]	; 0xac
   3e8b8:	str	r0, [sp, #88]	; 0x58
   3e8bc:	str	r3, [sp, #148]	; 0x94
   3e8c0:	add	r3, r3, ip
   3e8c4:	str	r3, [sp, #152]	; 0x98
   3e8c8:	mov	r3, #0
   3e8cc:	str	r3, [sp, #136]	; 0x88
   3e8d0:	str	r3, [sp, #140]	; 0x8c
   3e8d4:	mov	sl, #0
   3e8d8:	mov	fp, #0
   3e8dc:	str	r3, [sp, #104]	; 0x68
   3e8e0:	str	r3, [sp, #120]	; 0x78
   3e8e4:	str	r3, [sp, #124]	; 0x7c
   3e8e8:	and	r3, r6, #768	; 0x300
   3e8ec:	str	r3, [sp, #40]	; 0x28
   3e8f0:	mov	r9, r8
   3e8f4:	mov	r8, r5
   3e8f8:	b	3f074 <fputs@plt+0x2df00>
   3e8fc:	ldr	r3, [sp, #52]	; 0x34
   3e900:	ldrsb	r3, [r3, #29]
   3e904:	cmp	r3, #0
   3e908:	bne	3f0e8 <fputs@plt+0x2df74>
   3e90c:	ldrd	r2, [sp, #128]	; 0x80
   3e910:	cmp	fp, r3
   3e914:	cmpeq	sl, r2
   3e918:	beq	3f0e8 <fputs@plt+0x2df74>
   3e91c:	mvn	r0, #0
   3e920:	b	3ef48 <fputs@plt+0x2ddd4>
   3e924:	mov	r2, #1
   3e928:	sub	r3, r4, #32
   3e92c:	rsb	r1, r4, #32
   3e930:	lsl	r3, r2, r3
   3e934:	orr	r3, r3, r2, lsr r1
   3e938:	orr	r2, sl, r2, lsl r4
   3e93c:	orr	r3, r3, fp
   3e940:	mov	sl, r2
   3e944:	mov	fp, r3
   3e948:	add	r4, r4, #1
   3e94c:	cmp	r9, r4
   3e950:	beq	3ea6c <fputs@plt+0x2d8f8>
   3e954:	rsb	r1, r4, #32
   3e958:	sub	r2, r4, #32
   3e95c:	lsr	r3, sl, r4
   3e960:	orr	r3, r3, fp, lsl r1
   3e964:	orr	r3, r3, fp, lsr r2
   3e968:	and	r3, r3, #1
   3e96c:	str	r3, [sp, #16]
   3e970:	mov	r3, #0
   3e974:	str	r3, [sp, #20]
   3e978:	ldrd	r2, [sp, #16]
   3e97c:	orrs	r3, r2, r3
   3e980:	bne	3e948 <fputs@plt+0x2d7d4>
   3e984:	add	r8, r4, r4, lsl #2
   3e988:	ldr	r3, [r7, #4]
   3e98c:	ldr	r0, [r3, r8, lsl #2]
   3e990:	bl	184d0 <fputs@plt+0x735c>
   3e994:	mov	r5, r0
   3e998:	ldrb	r3, [r0]
   3e99c:	cmp	r3, #152	; 0x98
   3e9a0:	bne	3e948 <fputs@plt+0x2d7d4>
   3e9a4:	ldr	r3, [r0, #28]
   3e9a8:	ldr	r2, [sp, #44]	; 0x2c
   3e9ac:	cmp	r3, r2
   3e9b0:	bne	3e948 <fputs@plt+0x2d7d4>
   3e9b4:	ldrsh	r2, [r0, #32]
   3e9b8:	mov	r3, #0
   3e9bc:	str	r3, [sp, #12]
   3e9c0:	movw	r3, #386	; 0x182
   3e9c4:	str	r3, [sp, #8]
   3e9c8:	ldr	r3, [sp, #120]	; 0x78
   3e9cc:	mvn	r1, r3
   3e9d0:	ldr	r3, [sp, #124]	; 0x7c
   3e9d4:	mvn	r3, r3
   3e9d8:	str	r1, [sp]
   3e9dc:	str	r3, [sp, #4]
   3e9e0:	ldr	r1, [sp, #44]	; 0x2c
   3e9e4:	mov	r0, r6
   3e9e8:	bl	3cf3c <fputs@plt+0x2bdc8>
   3e9ec:	subs	r3, r0, #0
   3e9f0:	str	r3, [sp, #32]
   3e9f4:	beq	3e948 <fputs@plt+0x2d7d4>
   3e9f8:	ldrh	r3, [r3, #18]
   3e9fc:	tst	r3, #130	; 0x82
   3ea00:	beq	3e924 <fputs@plt+0x2d7b0>
   3ea04:	ldrsh	r3, [r5, #32]
   3ea08:	cmp	r3, #0
   3ea0c:	blt	3e924 <fputs@plt+0x2d7b0>
   3ea10:	ldr	r3, [r7, #4]
   3ea14:	ldr	r1, [r3, r8, lsl #2]
   3ea18:	ldr	r3, [sp, #88]	; 0x58
   3ea1c:	ldr	r0, [r3]
   3ea20:	bl	3c92c <fputs@plt+0x2b7b8>
   3ea24:	cmp	r0, #0
   3ea28:	ldreq	r3, [sp, #144]	; 0x90
   3ea2c:	ldreq	r0, [r3, #8]
   3ea30:	ldr	r5, [r0]
   3ea34:	ldr	r3, [sp, #32]
   3ea38:	ldr	r1, [r3]
   3ea3c:	ldr	r3, [sp, #88]	; 0x58
   3ea40:	ldr	r0, [r3]
   3ea44:	bl	3c92c <fputs@plt+0x2b7b8>
   3ea48:	cmp	r0, #0
   3ea4c:	ldreq	r3, [sp, #144]	; 0x90
   3ea50:	ldreq	r0, [r3, #8]
   3ea54:	ldr	r1, [r0]
   3ea58:	mov	r0, r5
   3ea5c:	bl	14234 <fputs@plt+0x30c0>
   3ea60:	cmp	r0, #0
   3ea64:	beq	3e924 <fputs@plt+0x2d7b0>
   3ea68:	b	3e948 <fputs@plt+0x2d7d4>
   3ea6c:	mov	r8, r7
   3ea70:	ldr	r2, [sp, #52]	; 0x34
   3ea74:	ldr	r3, [r2, #36]	; 0x24
   3ea78:	tst	r3, #4096	; 0x1000
   3ea7c:	bne	3ed68 <fputs@plt+0x2dbf4>
   3ea80:	tst	r3, #256	; 0x100
   3ea84:	bne	3ead0 <fputs@plt+0x2d95c>
   3ea88:	ldr	r2, [r2, #28]
   3ea8c:	str	r2, [sp, #48]	; 0x30
   3ea90:	cmp	r2, #0
   3ea94:	beq	3f0f8 <fputs@plt+0x2df84>
   3ea98:	ldrb	r3, [r2, #55]	; 0x37
   3ea9c:	tst	r3, #4
   3eaa0:	bne	3f100 <fputs@plt+0x2df8c>
   3eaa4:	ldrh	r3, [r2, #50]	; 0x32
   3eaa8:	str	r3, [sp, #184]	; 0xb8
   3eaac:	ldrb	r3, [r2, #54]	; 0x36
   3eab0:	adds	r3, r3, #0
   3eab4:	movne	r3, #1
   3eab8:	str	r3, [sp, #68]	; 0x44
   3eabc:	ldrh	r3, [r2, #52]	; 0x34
   3eac0:	str	r3, [sp, #84]	; 0x54
   3eac4:	cmp	r3, #0
   3eac8:	bgt	3eae8 <fputs@plt+0x2d974>
   3eacc:	b	3ee9c <fputs@plt+0x2dd28>
   3ead0:	mov	r3, #1
   3ead4:	str	r3, [sp, #84]	; 0x54
   3ead8:	mov	r2, #0
   3eadc:	str	r2, [sp, #48]	; 0x30
   3eae0:	str	r2, [sp, #184]	; 0xb8
   3eae4:	str	r3, [sp, #68]	; 0x44
   3eae8:	mov	r2, #1
   3eaec:	mov	r3, #0
   3eaf0:	ldr	ip, [sp, #104]	; 0x68
   3eaf4:	sub	r0, ip, #32
   3eaf8:	rsb	r1, ip, #32
   3eafc:	lsl	r0, r2, r0
   3eb00:	orr	r1, r0, r2, lsr r1
   3eb04:	str	r1, [sp, #168]	; 0xa8
   3eb08:	lsl	r2, r2, ip
   3eb0c:	str	r2, [sp, #156]	; 0x9c
   3eb10:	str	r3, [sp, #60]	; 0x3c
   3eb14:	str	r3, [sp, #108]	; 0x6c
   3eb18:	str	r3, [sp, #112]	; 0x70
   3eb1c:	str	r9, [sp, #92]	; 0x5c
   3eb20:	mov	r9, r3
   3eb24:	ldrd	r6, [sp, #24]
   3eb28:	b	3ee20 <fputs@plt+0x2dcac>
   3eb2c:	ldr	r0, [sp, #48]	; 0x30
   3eb30:	cmp	r0, #0
   3eb34:	beq	3f11c <fputs@plt+0x2dfa8>
   3eb38:	ldr	r1, [r0, #4]
   3eb3c:	lsl	r2, r9, #1
   3eb40:	ldrsh	r2, [r1, r2]
   3eb44:	ldr	r1, [r0, #28]
   3eb48:	ldrb	r1, [r1, r9]
   3eb4c:	str	r1, [sp, #80]	; 0x50
   3eb50:	ldr	r1, [r0, #12]
   3eb54:	ldrsh	r0, [r1, #32]
   3eb58:	cmp	r0, r2
   3eb5c:	beq	3f124 <fputs@plt+0x2dfb0>
   3eb60:	str	r2, [sp, #24]
   3eb64:	mvn	ip, r2
   3eb68:	lsr	ip, ip, #31
   3eb6c:	str	ip, [sp, #56]	; 0x38
   3eb70:	cmp	r3, r9
   3eb74:	movgt	r3, #0
   3eb78:	movle	r3, #1
   3eb7c:	ldr	r0, [sp, #68]	; 0x44
   3eb80:	cmp	r0, #0
   3eb84:	moveq	r3, #0
   3eb88:	ands	r3, ip, r3
   3eb8c:	beq	3f134 <fputs@plt+0x2dfc0>
   3eb90:	ldr	r1, [r1, #4]
   3eb94:	add	r2, r1, r2, lsl #4
   3eb98:	ldrb	r2, [r2, #12]
   3eb9c:	str	r3, [sp, #56]	; 0x38
   3eba0:	cmp	r2, #0
   3eba4:	moveq	r0, r2
   3eba8:	str	r0, [sp, #68]	; 0x44
   3ebac:	b	3f134 <fputs@plt+0x2dfc0>
   3ebb0:	ldr	r3, [sp, #48]	; 0x30
   3ebb4:	ldr	r3, [r3, #40]	; 0x28
   3ebb8:	ldr	r3, [r3, #4]
   3ebbc:	ldr	r2, [sp, #44]	; 0x2c
   3ebc0:	ldr	r1, [sp, #76]	; 0x4c
   3ebc4:	ldr	r1, [r3, r1]
   3ebc8:	bl	1ec54 <fputs@plt+0xdae0>
   3ebcc:	cmp	r0, #0
   3ebd0:	bne	3ec94 <fputs@plt+0x2db20>
   3ebd4:	ldr	r3, [sp, #56]	; 0x38
   3ebd8:	cmp	r3, #0
   3ebdc:	beq	3ec1c <fputs@plt+0x2daa8>
   3ebe0:	ldr	r1, [sp, #32]
   3ebe4:	ldr	r3, [sp, #88]	; 0x58
   3ebe8:	ldr	r0, [r3]
   3ebec:	bl	3c92c <fputs@plt+0x2b7b8>
   3ebf0:	cmp	r0, #0
   3ebf4:	ldreq	r3, [sp, #144]	; 0x90
   3ebf8:	ldreq	r0, [r3, #8]
   3ebfc:	ldr	r3, [sp, #48]	; 0x30
   3ec00:	ldr	r3, [r3, #32]
   3ec04:	ldr	r2, [sp, #72]	; 0x48
   3ec08:	ldr	r1, [r3, r2]
   3ec0c:	ldr	r0, [r0]
   3ec10:	bl	14234 <fputs@plt+0x30c0>
   3ec14:	cmp	r0, #0
   3ec18:	bne	3ec94 <fputs@plt+0x2db20>
   3ec1c:	mov	r8, r9
   3ec20:	ldr	r9, [sp, #64]	; 0x40
   3ec24:	ldr	r3, [sp, #116]	; 0x74
   3ec28:	tst	r3, #256	; 0x100
   3ec2c:	bne	3edd8 <fputs@plt+0x2dc64>
   3ec30:	ldr	r3, [sp, #112]	; 0x70
   3ec34:	cmp	r3, #0
   3ec38:	bne	3edb4 <fputs@plt+0x2dc40>
   3ec3c:	ldr	r3, [r8, #4]
   3ec40:	ldr	r2, [sp, #36]	; 0x24
   3ec44:	add	r3, r3, r2
   3ec48:	ldrb	r3, [r3, #12]
   3ec4c:	ldr	r2, [sp, #80]	; 0x50
   3ec50:	eor	r1, r3, r2
   3ec54:	str	r1, [sp, #108]	; 0x6c
   3ec58:	cmp	r3, r2
   3ec5c:	beq	3f110 <fputs@plt+0x2df9c>
   3ec60:	ldr	r3, [sp, #256]	; 0x100
   3ec64:	ldr	r2, [r3]
   3ec68:	ldr	r3, [r3, #4]
   3ec6c:	ldr	r1, [sp, #156]	; 0x9c
   3ec70:	orr	r2, r2, r1
   3ec74:	ldr	r1, [sp, #168]	; 0xa8
   3ec78:	orr	r3, r3, r1
   3ec7c:	ldr	r1, [sp, #256]	; 0x100
   3ec80:	str	r2, [r1]
   3ec84:	str	r3, [r1, #4]
   3ec88:	mov	r3, #1
   3ec8c:	str	r3, [sp, #112]	; 0x70
   3ec90:	b	3edd8 <fputs@plt+0x2dc64>
   3ec94:	add	r4, r4, #1
   3ec98:	cmp	r5, #0
   3ec9c:	cmpne	r8, r4
   3eca0:	ble	3ed2c <fputs@plt+0x2dbb8>
   3eca4:	rsb	r1, r4, #32
   3eca8:	sub	r2, r4, #32
   3ecac:	lsr	r3, sl, r4
   3ecb0:	orr	r3, r3, fp, lsl r1
   3ecb4:	orr	r3, r3, fp, lsr r2
   3ecb8:	and	r6, r3, #1
   3ecbc:	mov	r7, #0
   3ecc0:	orrs	r3, r6, r7
   3ecc4:	bne	3ec94 <fputs@plt+0x2db20>
   3ecc8:	add	r3, r4, r4, lsl #2
   3eccc:	lsl	r2, r3, #2
   3ecd0:	str	r2, [sp, #36]	; 0x24
   3ecd4:	ldr	r2, [r9, #4]
   3ecd8:	ldr	r3, [r2, r3, lsl #2]
   3ecdc:	str	r3, [sp, #32]
   3ece0:	mov	r0, r3
   3ece4:	bl	184d0 <fputs@plt+0x735c>
   3ece8:	ldr	r3, [sp, #40]	; 0x28
   3ecec:	cmp	r3, r7
   3ecf0:	moveq	r5, r7
   3ecf4:	ldr	r2, [sp, #24]
   3ecf8:	cmn	r2, #1
   3ecfc:	blt	3ebb0 <fputs@plt+0x2da3c>
   3ed00:	ldrb	r3, [r0]
   3ed04:	cmp	r3, #152	; 0x98
   3ed08:	bne	3ec94 <fputs@plt+0x2db20>
   3ed0c:	ldr	r3, [r0, #28]
   3ed10:	ldr	r1, [sp, #44]	; 0x2c
   3ed14:	cmp	r3, r1
   3ed18:	bne	3ec94 <fputs@plt+0x2db20>
   3ed1c:	ldrsh	r3, [r0, #32]
   3ed20:	cmp	r3, r2
   3ed24:	beq	3ebd4 <fputs@plt+0x2da60>
   3ed28:	b	3ec94 <fputs@plt+0x2db20>
   3ed2c:	ldr	r3, [sp, #64]	; 0x40
   3ed30:	mov	r2, r3
   3ed34:	strd	r6, [sp, #24]
   3ed38:	mov	r3, r9
   3ed3c:	mov	r9, r8
   3ed40:	mov	r8, r3
   3ed44:	mov	r3, r2
   3ed48:	cmp	r2, #0
   3ed4c:	beq	3ed5c <fputs@plt+0x2dbe8>
   3ed50:	ldr	r2, [sp, #184]	; 0xb8
   3ed54:	cmp	r2, r3
   3ed58:	ble	3ee90 <fputs@plt+0x2dd1c>
   3ed5c:	ldr	r3, [sp, #60]	; 0x3c
   3ed60:	cmp	r3, #0
   3ed64:	beq	3eea8 <fputs@plt+0x2dd34>
   3ed68:	ldr	r3, [sp, #52]	; 0x34
   3ed6c:	ldr	r2, [r3, #8]
   3ed70:	ldr	r3, [r3, #12]
   3ed74:	ldr	r1, [sp, #136]	; 0x88
   3ed78:	orr	r2, r1, r2
   3ed7c:	str	r2, [sp, #136]	; 0x88
   3ed80:	ldr	r2, [sp, #140]	; 0x8c
   3ed84:	orr	r3, r2, r3
   3ed88:	str	r3, [sp, #140]	; 0x8c
   3ed8c:	cmp	r9, #0
   3ed90:	ble	3f01c <fputs@plt+0x2dea8>
   3ed94:	mov	r4, #0
   3ed98:	ldr	r3, [sp, #88]	; 0x58
   3ed9c:	add	r3, r3, #68	; 0x44
   3eda0:	str	r3, [sp, #36]	; 0x24
   3eda4:	mov	r5, #1
   3eda8:	mov	r6, r9
   3edac:	mov	r7, r8
   3edb0:	b	3efa0 <fputs@plt+0x2de2c>
   3edb4:	ldr	r3, [r8, #4]
   3edb8:	ldr	r2, [sp, #36]	; 0x24
   3edbc:	add	r3, r3, r2
   3edc0:	ldrb	r2, [r3, #12]
   3edc4:	ldr	r3, [sp, #80]	; 0x50
   3edc8:	ldr	r1, [sp, #108]	; 0x6c
   3edcc:	eor	r3, r3, r1
   3edd0:	cmp	r2, r3
   3edd4:	bne	3ee68 <fputs@plt+0x2dcf4>
   3edd8:	ldr	r3, [sp, #24]
   3eddc:	cmp	r3, #0
   3ede0:	ldr	r3, [sp, #60]	; 0x3c
   3ede4:	movlt	r3, #1
   3ede8:	str	r3, [sp, #60]	; 0x3c
   3edec:	mov	r2, #1
   3edf0:	sub	r3, r4, #32
   3edf4:	rsb	r1, r4, #32
   3edf8:	lsl	r3, r2, r3
   3edfc:	orr	r3, r3, r2, lsr r1
   3ee00:	orr	r4, sl, r2, lsl r4
   3ee04:	orr	r3, r3, fp
   3ee08:	mov	sl, r4
   3ee0c:	mov	fp, r3
   3ee10:	add	r9, r9, #1
   3ee14:	ldr	r3, [sp, #84]	; 0x54
   3ee18:	cmp	r9, r3
   3ee1c:	bge	3ee88 <fputs@plt+0x2dd14>
   3ee20:	ldr	r1, [sp, #52]	; 0x34
   3ee24:	ldrh	r3, [r1, #24]
   3ee28:	cmp	r3, r9
   3ee2c:	ble	3eb2c <fputs@plt+0x2d9b8>
   3ee30:	ldrh	r2, [r1, #42]	; 0x2a
   3ee34:	cmp	r2, #0
   3ee38:	bne	3eb2c <fputs@plt+0x2d9b8>
   3ee3c:	ldr	r2, [r1, #48]	; 0x30
   3ee40:	ldr	r2, [r2, r9, lsl #2]
   3ee44:	ldrh	r2, [r2, #18]
   3ee48:	movw	r1, #386	; 0x182
   3ee4c:	tst	r2, r1
   3ee50:	beq	3eb2c <fputs@plt+0x2d9b8>
   3ee54:	tst	r2, #256	; 0x100
   3ee58:	ldr	r3, [sp, #68]	; 0x44
   3ee5c:	movne	r3, #0
   3ee60:	str	r3, [sp, #68]	; 0x44
   3ee64:	b	3ee10 <fputs@plt+0x2dc9c>
   3ee68:	mov	r2, r9
   3ee6c:	ldr	r9, [sp, #92]	; 0x5c
   3ee70:	strd	r6, [sp, #24]
   3ee74:	b	3ed44 <fputs@plt+0x2dbd0>
   3ee78:	mov	r2, r9
   3ee7c:	ldr	r9, [sp, #92]	; 0x5c
   3ee80:	strd	r6, [sp, #24]
   3ee84:	b	3ed44 <fputs@plt+0x2dbd0>
   3ee88:	ldr	r9, [sp, #92]	; 0x5c
   3ee8c:	strd	r6, [sp, #24]
   3ee90:	ldr	r3, [sp, #60]	; 0x3c
   3ee94:	cmp	r3, #0
   3ee98:	bne	3ed68 <fputs@plt+0x2dbf4>
   3ee9c:	ldr	r3, [sp, #68]	; 0x44
   3eea0:	cmp	r3, #0
   3eea4:	bne	3ed68 <fputs@plt+0x2dbf4>
   3eea8:	ldrd	r2, [sp, #128]	; 0x80
   3eeac:	cmp	r3, fp
   3eeb0:	cmpeq	r2, sl
   3eeb4:	beq	3f0e8 <fputs@plt+0x2df74>
   3eeb8:	sub	r3, r9, #1
   3eebc:	cmp	r3, #0
   3eec0:	ble	3f108 <fputs@plt+0x2df94>
   3eec4:	mov	r0, #1
   3eec8:	sub	lr, r3, #32
   3eecc:	rsb	ip, r3, #32
   3eed0:	lsl	r2, r0, lr
   3eed4:	orr	r2, r2, r0, lsr ip
   3eed8:	lsl	r1, r0, r3
   3eedc:	subs	r1, r1, #1
   3eee0:	str	r1, [sp, #176]	; 0xb0
   3eee4:	sbc	r2, r2, #0
   3eee8:	str	r2, [sp, #180]	; 0xb4
   3eeec:	ldrd	r4, [sp, #176]	; 0xb0
   3eef0:	and	r0, r4, sl
   3eef4:	and	r1, r5, fp
   3eef8:	cmp	r1, r5
   3eefc:	cmpeq	r0, r4
   3ef00:	beq	3ef44 <fputs@plt+0x2ddd0>
   3ef04:	mov	r0, #1
   3ef08:	mov	ip, #0
   3ef0c:	subs	r3, r3, #1
   3ef10:	beq	3f0f0 <fputs@plt+0x2df7c>
   3ef14:	sub	lr, r3, #32
   3ef18:	rsb	r1, r3, #32
   3ef1c:	lsl	r2, r0, lr
   3ef20:	orr	r2, r2, r0, lsr r1
   3ef24:	lsl	r1, r0, r3
   3ef28:	subs	r4, r1, #1
   3ef2c:	sbc	r5, r2, #0
   3ef30:	and	r6, r4, sl
   3ef34:	and	r7, r5, fp
   3ef38:	cmp	r7, r5
   3ef3c:	cmpeq	r6, r4
   3ef40:	bne	3ef0c <fputs@plt+0x2dd98>
   3ef44:	sxtb	r0, r3
   3ef48:	add	sp, sp, #212	; 0xd4
   3ef4c:	ldrd	r4, [sp]
   3ef50:	ldrd	r6, [sp, #8]
   3ef54:	ldrd	r8, [sp, #16]
   3ef58:	ldrd	sl, [sp, #24]
   3ef5c:	add	sp, sp, #32
   3ef60:	pop	{pc}		; (ldr pc, [sp], #4)
   3ef64:	ldr	r0, [sp, #32]
   3ef68:	bl	1cee8 <fputs@plt+0xbd74>
   3ef6c:	cmp	r0, r9
   3ef70:	beq	3ef94 <fputs@plt+0x2de20>
   3ef74:	sub	r3, r4, #32
   3ef78:	rsb	r2, r4, #32
   3ef7c:	lsl	r3, r5, r3
   3ef80:	orr	r3, r3, r5, lsr r2
   3ef84:	orr	r2, sl, r5, lsl r4
   3ef88:	orr	r3, r3, fp
   3ef8c:	mov	sl, r2
   3ef90:	mov	fp, r3
   3ef94:	add	r4, r4, #1
   3ef98:	cmp	r6, r4
   3ef9c:	beq	3f010 <fputs@plt+0x2de9c>
   3efa0:	rsb	r1, r4, #32
   3efa4:	sub	r2, r4, #32
   3efa8:	lsr	r3, sl, r4
   3efac:	orr	r3, r3, fp, lsl r1
   3efb0:	orr	r3, r3, fp, lsr r2
   3efb4:	and	r8, r3, #1
   3efb8:	mov	r9, #0
   3efbc:	orrs	r3, r8, r9
   3efc0:	bne	3ef94 <fputs@plt+0x2de20>
   3efc4:	ldr	r3, [r7, #4]
   3efc8:	add	r2, r4, r4, lsl #2
   3efcc:	ldr	r3, [r3, r2, lsl #2]
   3efd0:	str	r3, [sp, #32]
   3efd4:	mov	r1, r3
   3efd8:	ldr	r0, [sp, #36]	; 0x24
   3efdc:	bl	1abd0 <fputs@plt+0x9a5c>
   3efe0:	orrs	r3, r0, r1
   3efe4:	beq	3ef64 <fputs@plt+0x2ddf0>
   3efe8:	ldr	r3, [sp, #136]	; 0x88
   3efec:	bic	r3, r0, r3
   3eff0:	str	r3, [sp, #96]	; 0x60
   3eff4:	ldr	r3, [sp, #140]	; 0x8c
   3eff8:	bic	r3, r1, r3
   3effc:	str	r3, [sp, #100]	; 0x64
   3f000:	ldrd	r2, [sp, #96]	; 0x60
   3f004:	orrs	r3, r2, r3
   3f008:	bne	3ef94 <fputs@plt+0x2de20>
   3f00c:	b	3ef74 <fputs@plt+0x2de00>
   3f010:	strd	r8, [sp, #160]	; 0xa0
   3f014:	mov	r9, r6
   3f018:	mov	r8, r7
   3f01c:	ldr	r3, [sp, #104]	; 0x68
   3f020:	add	r1, r3, #1
   3f024:	str	r1, [sp, #104]	; 0x68
   3f028:	ldrd	r2, [sp, #128]	; 0x80
   3f02c:	cmp	fp, r3
   3f030:	cmpeq	sl, r2
   3f034:	bcs	3e90c <fputs@plt+0x2d798>
   3f038:	ldr	r3, [sp, #152]	; 0x98
   3f03c:	cmp	r3, r1
   3f040:	beq	3f0e0 <fputs@plt+0x2df6c>
   3f044:	ldr	r3, [sp, #104]	; 0x68
   3f048:	cmp	r3, #0
   3f04c:	ble	3f074 <fputs@plt+0x2df00>
   3f050:	ldr	r3, [sp, #52]	; 0x34
   3f054:	ldr	r2, [r3, #8]
   3f058:	ldr	r3, [r3, #12]
   3f05c:	ldr	r1, [sp, #120]	; 0x78
   3f060:	orr	r2, r1, r2
   3f064:	str	r2, [sp, #120]	; 0x78
   3f068:	ldr	r2, [sp, #124]	; 0x7c
   3f06c:	orr	r3, r2, r3
   3f070:	str	r3, [sp, #124]	; 0x7c
   3f074:	ldr	r3, [sp, #148]	; 0x94
   3f078:	ldr	r2, [sp, #104]	; 0x68
   3f07c:	cmp	r3, r2
   3f080:	ldrgt	r3, [sp, #172]	; 0xac
   3f084:	ldrgt	r3, [r3, #24]
   3f088:	ldrgt	r3, [r3, r2, lsl #2]
   3f08c:	ldrle	r3, [sp, #252]	; 0xfc
   3f090:	str	r3, [sp, #52]	; 0x34
   3f094:	ldr	r3, [sp, #52]	; 0x34
   3f098:	ldr	r3, [r3, #36]	; 0x24
   3f09c:	tst	r3, #1024	; 0x400
   3f0a0:	bne	3e8fc <fputs@plt+0x2d788>
   3f0a4:	ldr	r1, [sp, #88]	; 0x58
   3f0a8:	ldr	r2, [r1, #4]
   3f0ac:	ldr	r3, [sp, #52]	; 0x34
   3f0b0:	ldrb	r3, [r3, #16]
   3f0b4:	add	r3, r3, r3, lsl #3
   3f0b8:	add	r3, r2, r3, lsl #3
   3f0bc:	ldr	r3, [r3, #52]	; 0x34
   3f0c0:	str	r3, [sp, #44]	; 0x2c
   3f0c4:	cmp	r9, #0
   3f0c8:	ble	3ea70 <fputs@plt+0x2d8fc>
   3f0cc:	mov	r4, #0
   3f0d0:	add	r3, r1, #328	; 0x148
   3f0d4:	mov	r6, r3
   3f0d8:	mov	r7, r8
   3f0dc:	b	3e954 <fputs@plt+0x2d7e0>
   3f0e0:	mvn	r0, #0
   3f0e4:	b	3ef48 <fputs@plt+0x2ddd4>
   3f0e8:	ldrsb	r0, [sp, #188]	; 0xbc
   3f0ec:	b	3ef48 <fputs@plt+0x2ddd4>
   3f0f0:	mov	r0, #0
   3f0f4:	b	3ef48 <fputs@plt+0x2ddd4>
   3f0f8:	mov	r0, #0
   3f0fc:	b	3ef48 <fputs@plt+0x2ddd4>
   3f100:	mov	r0, #0
   3f104:	b	3ef48 <fputs@plt+0x2ddd4>
   3f108:	mov	r0, #0
   3f10c:	b	3ef48 <fputs@plt+0x2ddd4>
   3f110:	mov	r3, #1
   3f114:	str	r3, [sp, #112]	; 0x70
   3f118:	b	3edd8 <fputs@plt+0x2dc64>
   3f11c:	mov	r3, #0
   3f120:	str	r3, [sp, #80]	; 0x50
   3f124:	mvn	r3, #0
   3f128:	str	r3, [sp, #24]
   3f12c:	mov	r3, #0
   3f130:	str	r3, [sp, #56]	; 0x38
   3f134:	ldr	r1, [sp, #92]	; 0x5c
   3f138:	cmp	r1, #0
   3f13c:	ble	3ee78 <fputs@plt+0x2dd04>
   3f140:	lsl	r3, r9, #2
   3f144:	add	r2, r3, r9
   3f148:	lsl	r2, r2, #2
   3f14c:	str	r2, [sp, #76]	; 0x4c
   3f150:	str	r3, [sp, #72]	; 0x48
   3f154:	mov	r5, #1
   3f158:	mov	r4, #0
   3f15c:	str	r9, [sp, #64]	; 0x40
   3f160:	mov	r9, r8
   3f164:	mov	r8, r1
   3f168:	b	3eca4 <fputs@plt+0x2db30>
   3f16c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3f170:	strd	r6, [sp, #8]
   3f174:	strd	r8, [sp, #16]
   3f178:	strd	sl, [sp, #24]
   3f17c:	str	lr, [sp, #32]
   3f180:	sub	sp, sp, #156	; 0x9c
   3f184:	str	r0, [sp, #64]	; 0x40
   3f188:	str	r1, [sp, #116]	; 0x74
   3f18c:	ldr	r2, [r0]
   3f190:	str	r2, [sp, #132]	; 0x84
   3f194:	ldr	r2, [r2]
   3f198:	str	r2, [sp, #136]	; 0x88
   3f19c:	ldrb	r3, [r0, #43]	; 0x2b
   3f1a0:	str	r3, [sp, #120]	; 0x78
   3f1a4:	str	r3, [sp, #124]	; 0x7c
   3f1a8:	cmp	r3, #1
   3f1ac:	movle	r3, #1
   3f1b0:	strle	r3, [sp, #60]	; 0x3c
   3f1b4:	ble	3f1c8 <fputs@plt+0x2e054>
   3f1b8:	cmp	r3, #2
   3f1bc:	moveq	r3, #5
   3f1c0:	movne	r3, #10
   3f1c4:	str	r3, [sp, #60]	; 0x3c
   3f1c8:	ldr	r3, [sp, #64]	; 0x40
   3f1cc:	ldr	r3, [r3, #8]
   3f1d0:	ldr	r2, [sp, #116]	; 0x74
   3f1d4:	cmp	r3, #0
   3f1d8:	cmpne	r2, #0
   3f1dc:	ldrne	r3, [r3]
   3f1e0:	moveq	r3, #0
   3f1e4:	str	r3, [sp, #80]	; 0x50
   3f1e8:	ldr	r3, [sp, #80]	; 0x50
   3f1ec:	lsl	r5, r3, #1
   3f1f0:	ldr	r9, [sp, #120]	; 0x78
   3f1f4:	add	r2, r9, #8
   3f1f8:	ldr	r6, [sp, #60]	; 0x3c
   3f1fc:	mul	r2, r6, r2
   3f200:	add	r2, r5, r2, lsl #3
   3f204:	asr	r3, r2, #31
   3f208:	ldr	r0, [sp, #136]	; 0x88
   3f20c:	bl	13ea0 <fputs@plt+0x2d2c>
   3f210:	subs	r7, r0, #0
   3f214:	str	r7, [sp, #140]	; 0x8c
   3f218:	moveq	r0, #7
   3f21c:	beq	3f950 <fputs@plt+0x2e7dc>
   3f220:	lsl	r4, r6, #5
   3f224:	add	r3, r7, r4
   3f228:	mov	r8, r3
   3f22c:	str	r3, [sp, #112]	; 0x70
   3f230:	mov	r2, #32
   3f234:	mov	r1, #0
   3f238:	mov	r0, r3
   3f23c:	bl	10f40 <memset@plt>
   3f240:	add	r4, r8, r4
   3f244:	lsl	r0, r9, #2
   3f248:	str	r0, [sp, #128]	; 0x80
   3f24c:	lsl	r1, r6, #1
   3f250:	mov	r2, r4
   3f254:	mov	r3, r7
   3f258:	str	r2, [r3, #24]
   3f25c:	add	r3, r3, #32
   3f260:	add	r2, r2, r0
   3f264:	cmp	r4, r3
   3f268:	bne	3f258 <fputs@plt+0x2e0e4>
   3f26c:	ldr	r3, [sp, #128]	; 0x80
   3f270:	mla	r3, r1, r3, r4
   3f274:	str	r3, [sp, #104]	; 0x68
   3f278:	ldr	r3, [sp, #80]	; 0x50
   3f27c:	cmp	r3, #0
   3f280:	bne	3f2a8 <fputs@plt+0x2e134>
   3f284:	ldr	r3, [sp, #132]	; 0x84
   3f288:	ldr	r3, [r3, #428]	; 0x1ac
   3f28c:	cmp	r3, #48	; 0x30
   3f290:	movcs	r3, #48	; 0x30
   3f294:	ldr	r2, [sp, #112]	; 0x70
   3f298:	strh	r3, [r2, #16]
   3f29c:	mov	r3, #0
   3f2a0:	str	r3, [sp, #104]	; 0x68
   3f2a4:	b	3f2e4 <fputs@plt+0x2e170>
   3f2a8:	mov	r2, r5
   3f2ac:	mov	r1, #0
   3f2b0:	ldr	r0, [sp, #104]	; 0x68
   3f2b4:	bl	10f40 <memset@plt>
   3f2b8:	ldr	r3, [sp, #132]	; 0x84
   3f2bc:	ldr	r3, [r3, #428]	; 0x1ac
   3f2c0:	cmp	r3, #48	; 0x30
   3f2c4:	movcs	r3, #48	; 0x30
   3f2c8:	ldr	r2, [sp, #112]	; 0x70
   3f2cc:	strh	r3, [r2, #16]
   3f2d0:	ldr	r3, [sp, #120]	; 0x78
   3f2d4:	cmp	r3, #0
   3f2d8:	ldr	r3, [sp, #80]	; 0x50
   3f2dc:	mvngt	r3, #0
   3f2e0:	strb	r3, [r2, #22]
   3f2e4:	ldr	r3, [sp, #120]	; 0x78
   3f2e8:	cmp	r3, #0
   3f2ec:	ble	3f840 <fputs@plt+0x2e6cc>
   3f2f0:	ldr	r3, [sp, #140]	; 0x8c
   3f2f4:	str	r3, [sp, #56]	; 0x38
   3f2f8:	mov	r3, #1
   3f2fc:	str	r3, [sp, #88]	; 0x58
   3f300:	mov	r3, #0
   3f304:	str	r3, [sp, #100]	; 0x64
   3f308:	str	r3, [sp, #92]	; 0x5c
   3f30c:	str	r3, [sp, #68]	; 0x44
   3f310:	str	r3, [sp, #96]	; 0x60
   3f314:	b	3f6f8 <fputs@plt+0x2e584>
   3f318:	add	r3, sp, #144	; 0x90
   3f31c:	str	r3, [sp, #8]
   3f320:	str	r9, [sp, #4]
   3f324:	ldrh	r3, [sp, #96]	; 0x60
   3f328:	str	r3, [sp]
   3f32c:	ldr	r0, [sp, #64]	; 0x40
   3f330:	ldrh	r3, [r0, #36]	; 0x24
   3f334:	ldr	r2, [sp, #76]	; 0x4c
   3f338:	ldr	r1, [r0, #8]
   3f33c:	bl	3e814 <fputs@plt+0x2d6a0>
   3f340:	subs	r7, r0, #0
   3f344:	bge	3f5cc <fputs@plt+0x2e458>
   3f348:	ldr	r0, [sp, #48]	; 0x30
   3f34c:	cmp	r8, #0
   3f350:	ble	3f424 <fputs@plt+0x2e2b0>
   3f354:	ldr	r4, [sp, #56]	; 0x38
   3f358:	mov	r1, #0
   3f35c:	b	3f3d8 <fputs@plt+0x2e264>
   3f360:	ldr	r2, [sp, #80]	; 0x50
   3f364:	sub	r3, r2, r7
   3f368:	mov	r0, #100	; 0x64
   3f36c:	mul	r3, r0, r3
   3f370:	sdiv	r0, r3, r2
   3f374:	asr	r1, r0, #31
   3f378:	bl	157cc <fputs@plt+0x4658>
   3f37c:	ldr	r2, [sp, #116]	; 0x74
   3f380:	sub	r3, r2, #50	; 0x32
   3f384:	add	r3, r3, r0
   3f388:	uxth	r5, r3
   3f38c:	ldr	r1, [sp, #64]	; 0x40
   3f390:	ldrh	r3, [r1, #36]	; 0x24
   3f394:	tst	r3, #16384	; 0x4000
   3f398:	beq	3f3b8 <fputs@plt+0x2e244>
   3f39c:	ldrsh	r0, [r1, #34]	; 0x22
   3f3a0:	cmp	r0, r2
   3f3a4:	movge	r0, r2
   3f3a8:	bl	1ae3c <fputs@plt+0x9cc8>
   3f3ac:	add	r0, r5, r0
   3f3b0:	strh	r0, [r4]
   3f3b4:	b	3f5f0 <fputs@plt+0x2e47c>
   3f3b8:	ldr	r0, [sp, #116]	; 0x74
   3f3bc:	b	3f3a8 <fputs@plt+0x2e234>
   3f3c0:	ldr	r0, [sp, #48]	; 0x30
   3f3c4:	b	3f34c <fputs@plt+0x2e1d8>
   3f3c8:	add	r1, r1, #1
   3f3cc:	add	r4, r4, #32
   3f3d0:	cmp	r1, r8
   3f3d4:	beq	3f424 <fputs@plt+0x2e2b0>
   3f3d8:	ldrd	r2, [r4]
   3f3dc:	cmp	r3, fp
   3f3e0:	cmpeq	r2, sl
   3f3e4:	bne	3f3c8 <fputs@plt+0x2e254>
   3f3e8:	ldrb	r3, [r4, #22]
   3f3ec:	eor	r3, r3, r7
   3f3f0:	tst	r3, #128	; 0x80
   3f3f4:	bne	3f3c8 <fputs@plt+0x2e254>
   3f3f8:	cmp	r1, r8
   3f3fc:	bge	3f424 <fputs@plt+0x2e2b0>
   3f400:	ldrsh	r3, [r4, #18]
   3f404:	cmp	r3, r0
   3f408:	blt	3f4d4 <fputs@plt+0x2e360>
   3f40c:	bne	3f468 <fputs@plt+0x2e2f4>
   3f410:	ldrsh	r3, [r4, #16]
   3f414:	ldr	r2, [sp, #52]	; 0x34
   3f418:	cmp	r3, r2
   3f41c:	bgt	3f468 <fputs@plt+0x2e2f4>
   3f420:	b	3f4d4 <fputs@plt+0x2e360>
   3f424:	ldr	r3, [sp, #60]	; 0x3c
   3f428:	cmp	r3, r8
   3f42c:	bgt	3f458 <fputs@plt+0x2e2e4>
   3f430:	ldr	r3, [sp, #92]	; 0x5c
   3f434:	cmp	r0, r3
   3f438:	bgt	3f4d4 <fputs@plt+0x2e360>
   3f43c:	ldr	r2, [sp, #48]	; 0x30
   3f440:	ldr	r1, [sp, #100]	; 0x64
   3f444:	cmp	r2, r1
   3f448:	cmpge	r0, r3
   3f44c:	beq	3f4d4 <fputs@plt+0x2e360>
   3f450:	ldr	r4, [sp, #68]	; 0x44
   3f454:	b	3f460 <fputs@plt+0x2e2ec>
   3f458:	mov	r4, r8
   3f45c:	add	r8, r8, #1
   3f460:	ldr	r3, [sp, #56]	; 0x38
   3f464:	add	r4, r3, r4, lsl #5
   3f468:	ldr	lr, [sp, #36]	; 0x24
   3f46c:	ldr	r2, [lr, #-32]	; 0xffffffe0
   3f470:	ldr	r3, [lr, #-28]	; 0xffffffe4
   3f474:	ldr	ip, [r9, #8]
   3f478:	ldr	r1, [r9, #12]
   3f47c:	orr	r2, r2, ip
   3f480:	orr	r3, r3, r1
   3f484:	str	r2, [r4]
   3f488:	str	r3, [r4, #4]
   3f48c:	ldrd	r2, [sp, #144]	; 0x90
   3f490:	strd	r2, [r4, #8]
   3f494:	ldr	r3, [sp, #52]	; 0x34
   3f498:	strh	r3, [r4, #16]
   3f49c:	strh	r0, [r4, #18]
   3f4a0:	ldr	r3, [sp, #48]	; 0x30
   3f4a4:	strh	r3, [r4, #20]
   3f4a8:	strb	r7, [r4, #22]
   3f4ac:	ldr	r5, [sp, #84]	; 0x54
   3f4b0:	mov	r2, r5
   3f4b4:	ldr	r1, [lr, #-8]
   3f4b8:	ldr	r0, [r4, #24]
   3f4bc:	bl	10fdc <memcpy@plt>
   3f4c0:	ldr	r3, [r4, #24]
   3f4c4:	str	r9, [r3, r5]
   3f4c8:	ldr	r3, [sp, #60]	; 0x3c
   3f4cc:	cmp	r8, r3
   3f4d0:	bge	3f600 <fputs@plt+0x2e48c>
   3f4d4:	ldr	r9, [r9, #52]	; 0x34
   3f4d8:	cmp	r9, #0
   3f4dc:	beq	3f688 <fputs@plt+0x2e514>
   3f4e0:	ldrsb	r7, [r6, #-10]
   3f4e4:	mov	r2, #0
   3f4e8:	mov	r3, #0
   3f4ec:	strd	r2, [sp, #144]	; 0x90
   3f4f0:	ldr	r5, [r6, #-32]	; 0xffffffe0
   3f4f4:	ldr	r4, [r6, #-28]	; 0xffffffe4
   3f4f8:	ldr	r2, [r9]
   3f4fc:	ldr	r3, [r9, #4]
   3f500:	bic	r2, r2, r5
   3f504:	str	r2, [sp, #16]
   3f508:	bic	r3, r3, r4
   3f50c:	str	r3, [sp, #20]
   3f510:	ldrd	r2, [sp, #16]
   3f514:	orrs	r3, r2, r3
   3f518:	bne	3f4d4 <fputs@plt+0x2e360>
   3f51c:	ldr	r3, [r9, #8]
   3f520:	str	r3, [sp, #40]	; 0x28
   3f524:	ldr	r2, [r9, #12]
   3f528:	str	r2, [sp, #44]	; 0x2c
   3f52c:	and	r3, r5, r3
   3f530:	str	r3, [sp, #24]
   3f534:	and	r3, r4, r2
   3f538:	str	r3, [sp, #28]
   3f53c:	ldrd	r2, [sp, #24]
   3f540:	orrs	r3, r2, r3
   3f544:	bne	3f4d4 <fputs@plt+0x2e360>
   3f548:	ldr	r3, [r9, #36]	; 0x24
   3f54c:	tst	r3, #16384	; 0x4000
   3f550:	beq	3f564 <fputs@plt+0x2e3f0>
   3f554:	ldr	r3, [sp, #36]	; 0x24
   3f558:	ldrsh	r3, [r3, #-16]
   3f55c:	cmp	r3, #9
   3f560:	ble	3f4d4 <fputs@plt+0x2e360>
   3f564:	ldr	r3, [sp, #36]	; 0x24
   3f568:	ldrh	r2, [r3, #-16]
   3f56c:	ldrh	r1, [r9, #20]
   3f570:	str	r2, [sp, #52]	; 0x34
   3f574:	add	r1, r2, r1
   3f578:	sxth	r1, r1
   3f57c:	ldrsh	r0, [r9, #18]
   3f580:	bl	15734 <fputs@plt+0x45c0>
   3f584:	ldr	r3, [sp, #36]	; 0x24
   3f588:	ldrsh	r1, [r3, #-12]
   3f58c:	bl	15734 <fputs@plt+0x45c0>
   3f590:	str	r0, [sp, #48]	; 0x30
   3f594:	ldrh	r3, [r9, #22]
   3f598:	ldr	r2, [sp, #52]	; 0x34
   3f59c:	add	r3, r2, r3
   3f5a0:	sxth	r3, r3
   3f5a4:	str	r3, [sp, #52]	; 0x34
   3f5a8:	ldr	r3, [sp, #40]	; 0x28
   3f5ac:	orr	sl, r5, r3
   3f5b0:	ldr	r3, [sp, #44]	; 0x2c
   3f5b4:	orr	fp, r4, r3
   3f5b8:	cmp	r7, #0
   3f5bc:	blt	3f318 <fputs@plt+0x2e1a4>
   3f5c0:	ldr	r3, [sp, #36]	; 0x24
   3f5c4:	ldrd	r2, [r3, #-24]	; 0xffffffe8
   3f5c8:	strd	r2, [sp, #144]	; 0x90
   3f5cc:	ldr	r2, [sp, #80]	; 0x50
   3f5d0:	cmp	r7, r2
   3f5d4:	bge	3f3c0 <fputs@plt+0x2e24c>
   3f5d8:	lsl	r2, r7, #1
   3f5dc:	ldr	r1, [sp, #104]	; 0x68
   3f5e0:	add	r4, r1, r2
   3f5e4:	ldrsh	r2, [r1, r2]
   3f5e8:	cmp	r2, #0
   3f5ec:	beq	3f360 <fputs@plt+0x2e1ec>
   3f5f0:	ldrsh	r1, [r4]
   3f5f4:	ldr	r0, [sp, #48]	; 0x30
   3f5f8:	bl	15734 <fputs@plt+0x45c0>
   3f5fc:	b	3f34c <fputs@plt+0x2e1d8>
   3f600:	ldr	r3, [sp, #56]	; 0x38
   3f604:	ldrsh	r0, [r3, #18]
   3f608:	str	r0, [sp, #92]	; 0x5c
   3f60c:	ldrsh	lr, [r3, #16]
   3f610:	str	lr, [sp, #100]	; 0x64
   3f614:	add	r3, r3, #32
   3f618:	ldr	ip, [sp, #60]	; 0x3c
   3f61c:	cmp	ip, #1
   3f620:	ble	3f67c <fputs@plt+0x2e508>
   3f624:	ldr	r2, [sp, #108]	; 0x6c
   3f628:	str	r2, [sp, #68]	; 0x44
   3f62c:	mov	r2, #1
   3f630:	b	3f650 <fputs@plt+0x2e4dc>
   3f634:	ldrsh	lr, [r3, #20]
   3f638:	mov	r0, r1
   3f63c:	str	r2, [sp, #68]	; 0x44
   3f640:	add	r2, r2, #1
   3f644:	add	r3, r3, #32
   3f648:	cmp	ip, r2
   3f64c:	beq	3f670 <fputs@plt+0x2e4fc>
   3f650:	ldrsh	r1, [r3, #18]
   3f654:	cmp	r1, r0
   3f658:	bgt	3f634 <fputs@plt+0x2e4c0>
   3f65c:	bne	3f640 <fputs@plt+0x2e4cc>
   3f660:	ldrsh	r4, [r3, #20]
   3f664:	cmp	r4, lr
   3f668:	ble	3f640 <fputs@plt+0x2e4cc>
   3f66c:	b	3f634 <fputs@plt+0x2e4c0>
   3f670:	str	r0, [sp, #92]	; 0x5c
   3f674:	str	lr, [sp, #100]	; 0x64
   3f678:	b	3f4d4 <fputs@plt+0x2e360>
   3f67c:	ldr	r3, [sp, #108]	; 0x6c
   3f680:	str	r3, [sp, #68]	; 0x44
   3f684:	b	3f4d4 <fputs@plt+0x2e360>
   3f688:	mov	r7, r6
   3f68c:	ldr	r3, [sp, #72]	; 0x48
   3f690:	add	r3, r3, #1
   3f694:	str	r3, [sp, #72]	; 0x48
   3f698:	add	r7, r7, #32
   3f69c:	ldr	r2, [sp, #88]	; 0x58
   3f6a0:	cmp	r3, r2
   3f6a4:	beq	3f6cc <fputs@plt+0x2e558>
   3f6a8:	sub	r3, r7, #32
   3f6ac:	str	r3, [sp, #76]	; 0x4c
   3f6b0:	ldr	r3, [sp, #64]	; 0x40
   3f6b4:	ldr	r9, [r3, #16]
   3f6b8:	cmp	r9, #0
   3f6bc:	beq	3f68c <fputs@plt+0x2e518>
   3f6c0:	str	r7, [sp, #36]	; 0x24
   3f6c4:	mov	r6, r7
   3f6c8:	b	3f4e0 <fputs@plt+0x2e36c>
   3f6cc:	ldr	r3, [sp, #96]	; 0x60
   3f6d0:	add	r3, r3, #1
   3f6d4:	str	r3, [sp, #96]	; 0x60
   3f6d8:	str	r8, [sp, #88]	; 0x58
   3f6dc:	ldr	r2, [sp, #124]	; 0x7c
   3f6e0:	cmp	r2, r3
   3f6e4:	beq	3f730 <fputs@plt+0x2e5bc>
   3f6e8:	ldr	r3, [sp, #112]	; 0x70
   3f6ec:	ldr	r2, [sp, #56]	; 0x38
   3f6f0:	str	r2, [sp, #112]	; 0x70
   3f6f4:	str	r3, [sp, #56]	; 0x38
   3f6f8:	ldr	r3, [sp, #88]	; 0x58
   3f6fc:	cmp	r3, #0
   3f700:	movle	r8, #0
   3f704:	ble	3f6cc <fputs@plt+0x2e558>
   3f708:	ldr	r3, [sp, #96]	; 0x60
   3f70c:	lsl	r3, r3, #2
   3f710:	str	r3, [sp, #84]	; 0x54
   3f714:	ldr	r3, [sp, #112]	; 0x70
   3f718:	add	r9, r3, #32
   3f71c:	mov	r8, #0
   3f720:	str	r8, [sp, #72]	; 0x48
   3f724:	str	r8, [sp, #108]	; 0x6c
   3f728:	mov	r7, r9
   3f72c:	b	3f6a8 <fputs@plt+0x2e534>
   3f730:	mov	sl, r8
   3f734:	cmp	r8, #0
   3f738:	beq	3f81c <fputs@plt+0x2e6a8>
   3f73c:	cmp	r8, #1
   3f740:	ble	3f77c <fputs@plt+0x2e608>
   3f744:	ldr	r2, [sp, #56]	; 0x38
   3f748:	add	r3, r2, #32
   3f74c:	add	r0, r2, sl, lsl #5
   3f750:	ldrsh	ip, [r2, #18]
   3f754:	ldrsh	r1, [r3, #18]
   3f758:	cmp	ip, r1
   3f75c:	movgt	r2, r3
   3f760:	add	r3, r3, #32
   3f764:	cmp	r0, r3
   3f768:	bne	3f750 <fputs@plt+0x2e5dc>
   3f76c:	str	r2, [sp, #56]	; 0x38
   3f770:	ldr	r3, [sp, #120]	; 0x78
   3f774:	cmp	r3, #0
   3f778:	ble	3f7c8 <fputs@plt+0x2e654>
   3f77c:	ldr	r4, [sp, #64]	; 0x40
   3f780:	mov	r2, r4
   3f784:	mov	r1, #0
   3f788:	ldr	ip, [sp, #56]	; 0x38
   3f78c:	ldr	lr, [sp, #124]	; 0x7c
   3f790:	ldr	r3, [ip, #24]
   3f794:	ldr	r3, [r3, r1, lsl #2]
   3f798:	str	r3, [r2, #800]	; 0x320
   3f79c:	ldrb	r3, [r3, #16]
   3f7a0:	strb	r3, [r2, #780]	; 0x30c
   3f7a4:	ldr	r0, [r4, #4]
   3f7a8:	add	r3, r3, r3, lsl #3
   3f7ac:	add	r3, r0, r3, lsl #3
   3f7b0:	ldr	r3, [r3, #52]	; 0x34
   3f7b4:	str	r3, [r2, #740]	; 0x2e4
   3f7b8:	add	r1, r1, #1
   3f7bc:	add	r2, r2, #80	; 0x50
   3f7c0:	cmp	lr, r1
   3f7c4:	bne	3f790 <fputs@plt+0x2e61c>
   3f7c8:	ldr	r3, [sp, #64]	; 0x40
   3f7cc:	ldrh	r3, [r3, #36]	; 0x24
   3f7d0:	and	r3, r3, #1536	; 0x600
   3f7d4:	cmp	r3, #1024	; 0x400
   3f7d8:	beq	3f84c <fputs@plt+0x2e6d8>
   3f7dc:	ldr	r3, [sp, #64]	; 0x40
   3f7e0:	ldr	r1, [r3, #8]
   3f7e4:	cmp	r1, #0
   3f7e8:	beq	3f930 <fputs@plt+0x2e7bc>
   3f7ec:	ldrh	r0, [r3, #36]	; 0x24
   3f7f0:	tst	r0, #512	; 0x200
   3f7f4:	beq	3f8d4 <fputs@plt+0x2e760>
   3f7f8:	ldr	r3, [sp, #56]	; 0x38
   3f7fc:	ldrsb	r2, [r3, #22]
   3f800:	ldr	r3, [r1]
   3f804:	cmp	r2, r3
   3f808:	bne	3f8fc <fputs@plt+0x2e788>
   3f80c:	mov	r3, #2
   3f810:	ldr	r2, [sp, #64]	; 0x40
   3f814:	strb	r3, [r2, #42]	; 0x2a
   3f818:	b	3f8fc <fputs@plt+0x2e788>
   3f81c:	movw	r1, #50052	; 0xc384
   3f820:	movt	r1, #8
   3f824:	ldr	r0, [sp, #132]	; 0x84
   3f828:	bl	3907c <fputs@plt+0x27f08>
   3f82c:	ldr	r1, [sp, #140]	; 0x8c
   3f830:	ldr	r0, [sp, #136]	; 0x88
   3f834:	bl	214f4 <fputs@plt+0x10380>
   3f838:	mov	r0, #1
   3f83c:	b	3f950 <fputs@plt+0x2e7dc>
   3f840:	ldr	r3, [sp, #112]	; 0x70
   3f844:	str	r3, [sp, #56]	; 0x38
   3f848:	b	3f770 <fputs@plt+0x2e5fc>
   3f84c:	ldr	r3, [sp, #64]	; 0x40
   3f850:	ldrb	r2, [r3, #42]	; 0x2a
   3f854:	ldr	r3, [sp, #116]	; 0x74
   3f858:	adds	r3, r3, #0
   3f85c:	movne	r3, #1
   3f860:	cmp	r2, #0
   3f864:	movne	r3, #0
   3f868:	cmp	r3, #0
   3f86c:	beq	3f7dc <fputs@plt+0x2e668>
   3f870:	add	r3, sp, #144	; 0x90
   3f874:	str	r3, [sp, #8]
   3f878:	ldr	r2, [sp, #56]	; 0x38
   3f87c:	ldr	r3, [r2, #24]
   3f880:	ldr	r1, [sp, #128]	; 0x80
   3f884:	add	r3, r3, r1
   3f888:	ldr	r3, [r3, #-4]
   3f88c:	str	r3, [sp, #4]
   3f890:	ldr	r3, [sp, #120]	; 0x78
   3f894:	sub	r3, r3, #1
   3f898:	uxth	r3, r3
   3f89c:	str	r3, [sp]
   3f8a0:	mov	r3, #512	; 0x200
   3f8a4:	ldr	r4, [sp, #64]	; 0x40
   3f8a8:	ldr	r1, [r4, #12]
   3f8ac:	mov	r0, r4
   3f8b0:	bl	3e814 <fputs@plt+0x2d6a0>
   3f8b4:	ldr	r3, [r4, #12]
   3f8b8:	ldr	r3, [r3]
   3f8bc:	cmp	r3, r0
   3f8c0:	bne	3f7dc <fputs@plt+0x2e668>
   3f8c4:	mov	r3, #2
   3f8c8:	ldr	r2, [sp, #64]	; 0x40
   3f8cc:	strb	r3, [r2, #42]	; 0x2a
   3f8d0:	b	3f7dc <fputs@plt+0x2e668>
   3f8d4:	ldr	r3, [sp, #56]	; 0x38
   3f8d8:	ldrsb	r3, [r3, #22]
   3f8dc:	cmp	r3, #0
   3f8e0:	movlt	r3, #0
   3f8e4:	ldr	r2, [sp, #64]	; 0x40
   3f8e8:	strb	r3, [r2, #38]	; 0x26
   3f8ec:	ldr	r3, [sp, #56]	; 0x38
   3f8f0:	ldrd	r2, [r3, #8]
   3f8f4:	ldr	ip, [sp, #64]	; 0x40
   3f8f8:	strd	r2, [ip, #24]
   3f8fc:	tst	r0, #2048	; 0x800
   3f900:	beq	3f930 <fputs@plt+0x2e7bc>
   3f904:	ldr	r3, [sp, #64]	; 0x40
   3f908:	ldrsb	ip, [r3, #38]	; 0x26
   3f90c:	ldr	r2, [r1]
   3f910:	ldr	r0, [sp, #120]	; 0x78
   3f914:	cmp	ip, r2
   3f918:	movne	r3, #0
   3f91c:	moveq	r3, #1
   3f920:	cmp	r0, #0
   3f924:	moveq	r3, #0
   3f928:	cmp	r3, #0
   3f92c:	bne	3f96c <fputs@plt+0x2e7f8>
   3f930:	ldr	r3, [sp, #56]	; 0x38
   3f934:	ldrsh	r3, [r3, #16]
   3f938:	ldr	r2, [sp, #64]	; 0x40
   3f93c:	strh	r3, [r2, #32]
   3f940:	ldr	r1, [sp, #140]	; 0x8c
   3f944:	ldr	r0, [sp, #136]	; 0x88
   3f948:	bl	214f4 <fputs@plt+0x10380>
   3f94c:	mov	r0, #0
   3f950:	add	sp, sp, #156	; 0x9c
   3f954:	ldrd	r4, [sp]
   3f958:	ldrd	r6, [sp, #8]
   3f95c:	ldrd	r8, [sp, #16]
   3f960:	ldrd	sl, [sp, #24]
   3f964:	add	sp, sp, #32
   3f968:	pop	{pc}		; (ldr pc, [sp], #4)
   3f96c:	mov	r2, #0
   3f970:	mov	r3, #0
   3f974:	strd	r2, [sp, #144]	; 0x90
   3f978:	add	r3, sp, #144	; 0x90
   3f97c:	str	r3, [sp, #8]
   3f980:	ldr	r2, [sp, #56]	; 0x38
   3f984:	ldr	r3, [r2, #24]
   3f988:	ldr	r0, [sp, #128]	; 0x80
   3f98c:	add	r3, r3, r0
   3f990:	ldr	r3, [r3, #-4]
   3f994:	str	r3, [sp, #4]
   3f998:	ldr	r3, [sp, #120]	; 0x78
   3f99c:	sub	r3, r3, #1
   3f9a0:	uxth	r3, r3
   3f9a4:	str	r3, [sp]
   3f9a8:	mov	r3, #0
   3f9ac:	ldr	r4, [sp, #64]	; 0x40
   3f9b0:	mov	r0, r4
   3f9b4:	bl	3e814 <fputs@plt+0x2d6a0>
   3f9b8:	ldr	r3, [r4, #8]
   3f9bc:	ldr	r3, [r3]
   3f9c0:	cmp	r3, r0
   3f9c4:	bne	3f930 <fputs@plt+0x2e7bc>
   3f9c8:	mov	r3, #1
   3f9cc:	ldr	r1, [sp, #64]	; 0x40
   3f9d0:	strb	r3, [r1, #39]	; 0x27
   3f9d4:	ldrd	r2, [sp, #144]	; 0x90
   3f9d8:	strd	r2, [r1, #24]
   3f9dc:	b	3f930 <fputs@plt+0x2e7bc>
   3f9e0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3f9e4:	strd	r6, [sp, #8]
   3f9e8:	str	r8, [sp, #16]
   3f9ec:	str	lr, [sp, #20]
   3f9f0:	sub	sp, sp, #24
   3f9f4:	mov	r4, r2
   3f9f8:	mov	r7, r3
   3f9fc:	ldr	r6, [r0, #8]
   3fa00:	ldr	r3, [r1, #4]
   3fa04:	tst	r3, #1024	; 0x400
   3fa08:	beq	3fa40 <fputs@plt+0x2e8cc>
   3fa0c:	ldr	r2, [r1, #8]
   3fa10:	cmp	r4, #0
   3fa14:	rsbne	r2, r2, #0
   3fa18:	mov	r3, r7
   3fa1c:	mov	r1, #22
   3fa20:	mov	r0, r6
   3fa24:	bl	2e4d0 <fputs@plt+0x1d35c>
   3fa28:	add	sp, sp, #24
   3fa2c:	ldrd	r4, [sp]
   3fa30:	ldrd	r6, [sp, #8]
   3fa34:	ldr	r8, [sp, #16]
   3fa38:	add	sp, sp, #20
   3fa3c:	pop	{pc}		; (ldr pc, [sp], #4)
   3fa40:	mov	r5, r0
   3fa44:	ldr	r8, [r1, #8]
   3fa48:	add	r1, sp, #16
   3fa4c:	mov	r0, r8
   3fa50:	bl	1db2c <fputs@plt+0xc9b8>
   3fa54:	subs	r3, r0, #0
   3fa58:	beq	3fafc <fputs@plt+0x2e988>
   3fa5c:	cmp	r3, #2
   3fa60:	movne	r0, #0
   3fa64:	moveq	r0, #1
   3fa68:	cmp	r4, #0
   3fa6c:	moveq	r0, #0
   3fa70:	cmp	r0, #0
   3fa74:	bne	3faac <fputs@plt+0x2e938>
   3fa78:	mov	r2, #2
   3fa7c:	movw	r1, #50072	; 0xc398
   3fa80:	movt	r1, #8
   3fa84:	mov	r0, r8
   3fa88:	bl	29644 <fputs@plt+0x184d0>
   3fa8c:	cmp	r0, #0
   3fa90:	bne	3fae4 <fputs@plt+0x2e970>
   3fa94:	mov	r2, r8
   3fa98:	movw	r1, #50076	; 0xc39c
   3fa9c:	movt	r1, #8
   3faa0:	mov	r0, r5
   3faa4:	bl	3907c <fputs@plt+0x27f08>
   3faa8:	b	3fa28 <fputs@plt+0x2e8b4>
   3faac:	mov	r2, #0
   3fab0:	mov	r3, #-2147483648	; 0x80000000
   3fab4:	strd	r2, [sp, #16]
   3fab8:	mvn	r3, #12
   3fabc:	str	r3, [sp, #8]
   3fac0:	add	r3, sp, #16
   3fac4:	str	r3, [sp, #4]
   3fac8:	mov	r2, #0
   3facc:	str	r2, [sp]
   3fad0:	mov	r3, r7
   3fad4:	mov	r1, #23
   3fad8:	mov	r0, r6
   3fadc:	bl	2df58 <fputs@plt+0x1cde4>
   3fae0:	b	3fa28 <fputs@plt+0x2e8b4>
   3fae4:	mov	r3, r7
   3fae8:	mov	r2, r4
   3faec:	mov	r1, r8
   3faf0:	mov	r0, r6
   3faf4:	bl	2dfe8 <fputs@plt+0x1ce74>
   3faf8:	b	3fa28 <fputs@plt+0x2e8b4>
   3fafc:	cmp	r4, #0
   3fb00:	beq	3fab8 <fputs@plt+0x2e944>
   3fb04:	ldrd	r2, [sp, #16]
   3fb08:	rsbs	r2, r2, #0
   3fb0c:	rsc	r3, r3, #0
   3fb10:	b	3fab4 <fputs@plt+0x2e940>
   3fb14:	ldr	r3, [r1, #44]	; 0x2c
   3fb18:	ldr	r2, [r1, #32]
   3fb1c:	cmn	r3, r2
   3fb20:	bxeq	lr
   3fb24:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3fb28:	strd	r6, [sp, #8]
   3fb2c:	strd	r8, [sp, #16]
   3fb30:	strd	sl, [sp, #24]
   3fb34:	str	lr, [sp, #32]
   3fb38:	sub	sp, sp, #28
   3fb3c:	mov	r6, r1
   3fb40:	mov	r8, r0
   3fb44:	ldr	r3, [r0, #8]
   3fb48:	mov	r0, r3
   3fb4c:	str	r3, [sp, #20]
   3fb50:	ldr	r3, [r1, #20]
   3fb54:	str	r3, [sp]
   3fb58:	ldr	r3, [r1, #16]
   3fb5c:	mov	r2, #0
   3fb60:	mov	r1, #25
   3fb64:	bl	2dd84 <fputs@plt+0x1cc10>
   3fb68:	ldr	r4, [r6, #40]	; 0x28
   3fb6c:	ldr	r3, [r6, #44]	; 0x2c
   3fb70:	cmp	r3, #0
   3fb74:	ble	3fc1c <fputs@plt+0x2eaa8>
   3fb78:	add	r4, r4, #16
   3fb7c:	mov	r5, #0
   3fb80:	movw	r9, #50100	; 0xc3b4
   3fb84:	movt	r9, #8
   3fb88:	mvn	sl, #0
   3fb8c:	mov	fp, r5
   3fb90:	b	3fbb8 <fputs@plt+0x2ea44>
   3fb94:	mov	r1, r9
   3fb98:	mov	r0, r8
   3fb9c:	bl	3907c <fputs@plt+0x27f08>
   3fba0:	str	sl, [r7, #-4]
   3fba4:	add	r5, r5, #1
   3fba8:	add	r4, r4, #16
   3fbac:	ldr	r3, [r6, #44]	; 0x2c
   3fbb0:	cmp	r3, r5
   3fbb4:	ble	3fc1c <fputs@plt+0x2eaa8>
   3fbb8:	mov	r7, r4
   3fbbc:	ldr	r3, [r4, #-4]
   3fbc0:	cmp	r3, #0
   3fbc4:	blt	3fba4 <fputs@plt+0x2ea30>
   3fbc8:	ldr	r3, [r4, #-16]
   3fbcc:	ldr	r1, [r3, #20]
   3fbd0:	cmp	r1, #0
   3fbd4:	beq	3fb94 <fputs@plt+0x2ea20>
   3fbd8:	ldr	r3, [r1]
   3fbdc:	cmp	r3, #1
   3fbe0:	bne	3fb94 <fputs@plt+0x2ea20>
   3fbe4:	mov	r3, fp
   3fbe8:	mov	r2, fp
   3fbec:	mov	r0, r8
   3fbf0:	bl	3e758 <fputs@plt+0x2d5e4>
   3fbf4:	ldr	r2, [r4, #-4]
   3fbf8:	mvn	r3, #5
   3fbfc:	str	r3, [sp, #8]
   3fc00:	str	r0, [sp, #4]
   3fc04:	str	fp, [sp]
   3fc08:	mov	r3, fp
   3fc0c:	mov	r1, #57	; 0x39
   3fc10:	ldr	r0, [sp, #20]
   3fc14:	bl	2dee0 <fputs@plt+0x1cd6c>
   3fc18:	b	3fba4 <fputs@plt+0x2ea30>
   3fc1c:	add	sp, sp, #28
   3fc20:	ldrd	r4, [sp]
   3fc24:	ldrd	r6, [sp, #8]
   3fc28:	ldrd	r8, [sp, #16]
   3fc2c:	ldrd	sl, [sp, #24]
   3fc30:	add	sp, sp, #32
   3fc34:	pop	{pc}		; (ldr pc, [sp], #4)
   3fc38:	strd	r4, [sp, #-32]!	; 0xffffffe0
   3fc3c:	strd	r6, [sp, #8]
   3fc40:	strd	r8, [sp, #16]
   3fc44:	str	sl, [sp, #24]
   3fc48:	str	lr, [sp, #28]
   3fc4c:	ldr	r9, [sp, #32]
   3fc50:	ldr	r8, [sp, #40]	; 0x28
   3fc54:	ldr	r6, [sp, #44]	; 0x2c
   3fc58:	ldr	r7, [r0]
   3fc5c:	cmp	r1, #0
   3fc60:	beq	3fcc8 <fputs@plt+0x2eb54>
   3fc64:	mov	r0, r7
   3fc68:	bl	2f634 <fputs@plt+0x1e4c0>
   3fc6c:	subs	r5, r0, #0
   3fc70:	beq	3fcf4 <fputs@plt+0x2eb80>
   3fc74:	ldr	r4, [r5]
   3fc78:	cmp	r4, #0
   3fc7c:	beq	3fcf4 <fputs@plt+0x2eb80>
   3fc80:	sub	r4, r4, #1
   3fc84:	ldr	r3, [r9, #4]
   3fc88:	cmp	r3, #0
   3fc8c:	bne	3fd20 <fputs@plt+0x2ebac>
   3fc90:	lsl	r3, r4, #3
   3fc94:	add	r2, r3, r4
   3fc98:	add	r2, r5, r2, lsl #3
   3fc9c:	ldr	r1, [sp, #36]	; 0x24
   3fca0:	str	r1, [r2, #28]
   3fca4:	str	r8, [r2, #56]	; 0x38
   3fca8:	str	r6, [r2, #60]	; 0x3c
   3fcac:	mov	r0, r5
   3fcb0:	ldrd	r4, [sp]
   3fcb4:	ldrd	r6, [sp, #8]
   3fcb8:	ldrd	r8, [sp, #16]
   3fcbc:	ldr	sl, [sp, #24]
   3fcc0:	add	sp, sp, #28
   3fcc4:	pop	{pc}		; (ldr pc, [sp], #4)
   3fcc8:	orrs	ip, r8, r6
   3fccc:	beq	3fc64 <fputs@plt+0x2eaf0>
   3fcd0:	movw	r2, #24964	; 0x6184
   3fcd4:	movt	r2, #8
   3fcd8:	movw	r3, #50152	; 0xc3e8
   3fcdc:	movt	r3, #8
   3fce0:	cmp	r8, #0
   3fce4:	moveq	r2, r3
   3fce8:	movw	r1, #50160	; 0xc3f0
   3fcec:	movt	r1, #8
   3fcf0:	bl	3907c <fputs@plt+0x27f08>
   3fcf4:	mov	r1, r8
   3fcf8:	mov	r0, r7
   3fcfc:	bl	25c4c <fputs@plt+0x14ad8>
   3fd00:	mov	r1, r6
   3fd04:	mov	r0, r7
   3fd08:	bl	21b1c <fputs@plt+0x109a8>
   3fd0c:	ldr	r1, [sp, #36]	; 0x24
   3fd10:	mov	r0, r7
   3fd14:	bl	25c30 <fputs@plt+0x14abc>
   3fd18:	mov	r5, #0
   3fd1c:	b	3fcac <fputs@plt+0x2eb38>
   3fd20:	mov	r1, r9
   3fd24:	mov	r0, r7
   3fd28:	bl	1e2a8 <fputs@plt+0xd134>
   3fd2c:	add	r3, r4, r4, lsl #3
   3fd30:	add	r3, r5, r3, lsl #3
   3fd34:	str	r0, [r3, #20]
   3fd38:	b	3fc90 <fputs@plt+0x2eb1c>
   3fd3c:	ldr	r3, [r1, #48]	; 0x30
   3fd40:	cmp	r3, #0
   3fd44:	beq	3fda4 <fputs@plt+0x2ec30>
   3fd48:	ldr	ip, [r1, #44]	; 0x2c
   3fd4c:	cmp	ip, #0
   3fd50:	beq	3fdac <fputs@plt+0x2ec38>
   3fd54:	ldrb	r2, [r1, #4]
   3fd58:	cmp	r2, #119	; 0x77
   3fd5c:	cmpne	r2, #116	; 0x74
   3fd60:	bne	3fdbc <fputs@plt+0x2ec48>
   3fd64:	ldrb	r2, [r3, #4]
   3fd68:	cmp	r2, #119	; 0x77
   3fd6c:	cmpne	r2, #116	; 0x74
   3fd70:	bne	3fdbc <fputs@plt+0x2ec48>
   3fd74:	ldr	r3, [r3, #48]	; 0x30
   3fd78:	cmp	r3, #0
   3fd7c:	bne	3fd64 <fputs@plt+0x2ebf0>
   3fd80:	mov	r0, #0
   3fd84:	bx	lr
   3fd88:	mov	r0, #0
   3fd8c:	add	sp, sp, #24
   3fd90:	ldrd	r4, [sp]
   3fd94:	ldrd	r6, [sp, #8]
   3fd98:	ldr	r8, [sp, #16]
   3fd9c:	add	sp, sp, #20
   3fda0:	pop	{pc}		; (ldr pc, [sp], #4)
   3fda4:	mov	r0, #0
   3fda8:	bx	lr
   3fdac:	mov	r0, #0
   3fdb0:	bx	lr
   3fdb4:	mov	r0, #2
   3fdb8:	b	3fd8c <fputs@plt+0x2ec18>
   3fdbc:	ldr	r2, [ip, #4]
   3fdc0:	ldr	r3, [ip]
   3fdc4:	subs	r3, r3, #1
   3fdc8:	bmi	3ff08 <fputs@plt+0x2ed94>
   3fdcc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3fdd0:	strd	r6, [sp, #8]
   3fdd4:	str	r8, [sp, #16]
   3fdd8:	str	lr, [sp, #20]
   3fddc:	sub	sp, sp, #24
   3fde0:	add	ip, r3, r3, lsl #2
   3fde4:	lsl	ip, ip, #2
   3fde8:	ldr	lr, [r2, ip]
   3fdec:	ldr	lr, [lr, #4]
   3fdf0:	tst	lr, #256	; 0x100
   3fdf4:	bne	3fe20 <fputs@plt+0x2ecac>
   3fdf8:	add	ip, ip, #20
   3fdfc:	add	r2, r2, ip
   3fe00:	sub	r3, r3, #1
   3fe04:	cmn	r3, #1
   3fe08:	beq	3fd88 <fputs@plt+0x2ec14>
   3fe0c:	ldr	ip, [r2, #-40]	; 0xffffffd8
   3fe10:	ldr	ip, [ip, #4]
   3fe14:	sub	r2, r2, #20
   3fe18:	tst	ip, #256	; 0x100
   3fe1c:	beq	3fe00 <fputs@plt+0x2ec8c>
   3fe20:	mov	r4, r1
   3fe24:	ldr	r6, [r0]
   3fe28:	ldr	r7, [r6]
   3fe2c:	mov	r2, #68	; 0x44
   3fe30:	mov	r3, #0
   3fe34:	mov	r0, r7
   3fe38:	bl	1d294 <fputs@plt+0xc120>
   3fe3c:	subs	r5, r0, #0
   3fe40:	beq	3fdb4 <fputs@plt+0x2ec40>
   3fe44:	mov	r2, #0
   3fe48:	mov	r3, #0
   3fe4c:	strd	r2, [sp, #16]
   3fe50:	mov	r1, #0
   3fe54:	str	r1, [sp, #12]
   3fe58:	str	r1, [sp, #8]
   3fe5c:	str	r5, [sp, #4]
   3fe60:	add	r3, sp, #16
   3fe64:	str	r3, [sp]
   3fe68:	mov	r3, r1
   3fe6c:	mov	r2, r1
   3fe70:	mov	r0, r6
   3fe74:	bl	3fc38 <fputs@plt+0x2eac4>
   3fe78:	subs	r8, r0, #0
   3fe7c:	moveq	r0, #2
   3fe80:	beq	3fd8c <fputs@plt+0x2ec18>
   3fe84:	mov	r2, #68	; 0x44
   3fe88:	mov	r1, r4
   3fe8c:	mov	r0, r5
   3fe90:	bl	10fdc <memcpy@plt>
   3fe94:	str	r8, [r4, #28]
   3fe98:	mov	r2, #0
   3fe9c:	mov	r1, #158	; 0x9e
   3fea0:	mov	r0, r7
   3fea4:	bl	1e67c <fputs@plt+0xd508>
   3fea8:	mov	r2, r0
   3feac:	mov	r1, #0
   3feb0:	mov	r0, r6
   3feb4:	bl	2fc78 <fputs@plt+0x1eb04>
   3feb8:	str	r0, [r4]
   3febc:	mov	r3, #119	; 0x77
   3fec0:	strb	r3, [r4, #4]
   3fec4:	mov	r0, #0
   3fec8:	str	r0, [r4, #32]
   3fecc:	str	r0, [r5, #36]	; 0x24
   3fed0:	str	r0, [r5, #40]	; 0x28
   3fed4:	str	r0, [r5, #44]	; 0x2c
   3fed8:	str	r0, [r4, #48]	; 0x30
   3fedc:	str	r0, [r4, #52]	; 0x34
   3fee0:	str	r0, [r4, #64]	; 0x40
   3fee4:	ldr	r3, [r4, #8]
   3fee8:	bic	r3, r3, #128	; 0x80
   3feec:	orr	r3, r3, #32768	; 0x8000
   3fef0:	str	r3, [r4, #8]
   3fef4:	ldr	r3, [r5, #48]	; 0x30
   3fef8:	str	r5, [r3, #52]	; 0x34
   3fefc:	str	r0, [r5, #56]	; 0x38
   3ff00:	str	r0, [r5, #60]	; 0x3c
   3ff04:	b	3fd8c <fputs@plt+0x2ec18>
   3ff08:	mov	r0, #0
   3ff0c:	bx	lr
   3ff10:	strd	r4, [sp, #-24]!	; 0xffffffe8
   3ff14:	strd	r6, [sp, #8]
   3ff18:	str	r8, [sp, #16]
   3ff1c:	str	lr, [sp, #20]
   3ff20:	mov	r5, r0
   3ff24:	mov	r6, r2
   3ff28:	mov	r7, r3
   3ff2c:	mov	r2, #0
   3ff30:	bl	2fc78 <fputs@plt+0x1eb04>
   3ff34:	mov	r4, r0
   3ff38:	ldr	r3, [sp, #24]
   3ff3c:	cmn	r3, #1
   3ff40:	cmpeq	r7, #0
   3ff44:	beq	3ff58 <fputs@plt+0x2ede4>
   3ff48:	ldr	r3, [r5]
   3ff4c:	ldrb	r3, [r3, #149]	; 0x95
   3ff50:	cmp	r3, #0
   3ff54:	beq	3ff84 <fputs@plt+0x2ee10>
   3ff58:	mov	r3, #1
   3ff5c:	mov	r2, r6
   3ff60:	mov	r1, r4
   3ff64:	mov	r0, r5
   3ff68:	bl	1e37c <fputs@plt+0xd208>
   3ff6c:	mov	r0, r4
   3ff70:	ldrd	r4, [sp]
   3ff74:	ldrd	r6, [sp, #8]
   3ff78:	ldr	r8, [sp, #16]
   3ff7c:	add	sp, sp, #20
   3ff80:	pop	{pc}		; (ldr pc, [sp], #4)
   3ff84:	ldr	r3, [r6]
   3ff88:	ldr	r2, [r6, #4]
   3ff8c:	movw	r1, #50196	; 0xc414
   3ff90:	movt	r1, #8
   3ff94:	mov	r0, r5
   3ff98:	bl	3907c <fputs@plt+0x27f08>
   3ff9c:	b	3ff58 <fputs@plt+0x2ede4>
   3ffa0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   3ffa4:	strd	r6, [sp, #8]
   3ffa8:	strd	r8, [sp, #16]
   3ffac:	strd	sl, [sp, #24]
   3ffb0:	str	lr, [sp, #32]
   3ffb4:	sub	sp, sp, #4
   3ffb8:	mov	r9, r0
   3ffbc:	mov	r5, r1
   3ffc0:	mov	fp, r3
   3ffc4:	ldr	r7, [r0]
   3ffc8:	mov	r1, r2
   3ffcc:	mov	r0, r7
   3ffd0:	bl	1e2a8 <fputs@plt+0xd134>
   3ffd4:	mov	r6, r0
   3ffd8:	cmp	r0, #0
   3ffdc:	cmpne	r5, #0
   3ffe0:	beq	4003c <fputs@plt+0x2eec8>
   3ffe4:	ldr	r3, [r5]
   3ffe8:	cmp	r3, #0
   3ffec:	ble	40058 <fputs@plt+0x2eee4>
   3fff0:	mov	r4, #0
   3fff4:	add	r8, r5, #8
   3fff8:	movw	sl, #50236	; 0xc43c
   3fffc:	movt	sl, #8
   40000:	b	40024 <fputs@plt+0x2eeb0>
   40004:	mov	r2, r6
   40008:	mov	r1, sl
   4000c:	mov	r0, r9
   40010:	bl	3907c <fputs@plt+0x27f08>
   40014:	add	r4, r4, #1
   40018:	ldr	r3, [r5]
   4001c:	cmp	r3, r4
   40020:	ble	40058 <fputs@plt+0x2eee4>
   40024:	ldr	r1, [r8, r4, lsl #4]
   40028:	mov	r0, r6
   4002c:	bl	14234 <fputs@plt+0x30c0>
   40030:	cmp	r0, #0
   40034:	bne	40014 <fputs@plt+0x2eea0>
   40038:	b	40004 <fputs@plt+0x2ee90>
   4003c:	cmp	r5, #0
   40040:	bne	40058 <fputs@plt+0x2eee4>
   40044:	mov	r2, #24
   40048:	mov	r3, #0
   4004c:	mov	r0, r7
   40050:	bl	1d294 <fputs@plt+0xc120>
   40054:	b	40074 <fputs@plt+0x2ef00>
   40058:	ldr	r2, [r5]
   4005c:	lsl	r2, r2, #4
   40060:	add	r2, r2, #24
   40064:	asr	r3, r2, #31
   40068:	mov	r1, r5
   4006c:	mov	r0, r7
   40070:	bl	2bcb8 <fputs@plt+0x1ab44>
   40074:	ldrb	r3, [r7, #69]	; 0x45
   40078:	cmp	r3, #0
   4007c:	bne	400c4 <fputs@plt+0x2ef50>
   40080:	ldr	r3, [r0]
   40084:	add	r2, r0, r3, lsl #4
   40088:	ldr	r1, [sp, #40]	; 0x28
   4008c:	str	r1, [r2, #16]
   40090:	str	fp, [r2, #12]
   40094:	str	r6, [r2, #8]
   40098:	mov	r1, #0
   4009c:	str	r1, [r2, #20]
   400a0:	add	r3, r3, #1
   400a4:	str	r3, [r0]
   400a8:	add	sp, sp, #4
   400ac:	ldrd	r4, [sp]
   400b0:	ldrd	r6, [sp, #8]
   400b4:	ldrd	r8, [sp, #16]
   400b8:	ldrd	sl, [sp, #24]
   400bc:	add	sp, sp, #32
   400c0:	pop	{pc}		; (ldr pc, [sp], #4)
   400c4:	mov	r1, fp
   400c8:	mov	r0, r7
   400cc:	bl	25cf8 <fputs@plt+0x14b84>
   400d0:	ldr	r1, [sp, #40]	; 0x28
   400d4:	mov	r0, r7
   400d8:	bl	25c30 <fputs@plt+0x14abc>
   400dc:	mov	r1, r6
   400e0:	mov	r0, r7
   400e4:	bl	214f4 <fputs@plt+0x10380>
   400e8:	mov	r0, r5
   400ec:	b	400a8 <fputs@plt+0x2ef34>
   400f0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   400f4:	strd	r6, [sp, #8]
   400f8:	strd	r8, [sp, #16]
   400fc:	str	sl, [sp, #24]
   40100:	str	lr, [sp, #28]
   40104:	sub	sp, sp, #8
   40108:	mov	r5, r0
   4010c:	mov	r8, r1
   40110:	mov	r9, r2
   40114:	mov	r7, r3
   40118:	ldr	r4, [r0]
   4011c:	ldr	r3, [r4, #16]
   40120:	ldr	sl, [r3, r7, lsl #4]
   40124:	ldr	r0, [r4, #300]	; 0x12c
   40128:	ldr	r3, [r5, #496]	; 0x1f0
   4012c:	str	r3, [sp, #4]
   40130:	str	sl, [sp]
   40134:	ldr	r6, [r4, #296]	; 0x128
   40138:	mov	r3, r2
   4013c:	mov	r2, r1
   40140:	mov	r1, #20
   40144:	blx	r6
   40148:	mov	r6, r0
   4014c:	cmp	r0, #1
   40150:	beq	4017c <fputs@plt+0x2f008>
   40154:	bics	r3, r0, #2
   40158:	bne	401d0 <fputs@plt+0x2f05c>
   4015c:	mov	r0, r6
   40160:	add	sp, sp, #8
   40164:	ldrd	r4, [sp]
   40168:	ldrd	r6, [sp, #8]
   4016c:	ldrd	r8, [sp, #16]
   40170:	ldr	sl, [sp, #24]
   40174:	add	sp, sp, #28
   40178:	pop	{pc}		; (ldr pc, [sp], #4)
   4017c:	ldr	r3, [r4, #20]
   40180:	cmp	r3, #2
   40184:	cmple	r7, #0
   40188:	beq	401b4 <fputs@plt+0x2f040>
   4018c:	str	r9, [sp]
   40190:	mov	r3, r8
   40194:	mov	r2, sl
   40198:	movw	r1, #50268	; 0xc45c
   4019c:	movt	r1, #8
   401a0:	mov	r0, r5
   401a4:	bl	3907c <fputs@plt+0x27f08>
   401a8:	mov	r3, #23
   401ac:	str	r3, [r5, #12]
   401b0:	b	4015c <fputs@plt+0x2efe8>
   401b4:	mov	r3, r9
   401b8:	mov	r2, r8
   401bc:	movw	r1, #50304	; 0xc480
   401c0:	movt	r1, #8
   401c4:	mov	r0, r5
   401c8:	bl	3907c <fputs@plt+0x27f08>
   401cc:	b	401a8 <fputs@plt+0x2f034>
   401d0:	movw	r1, #48988	; 0xbf5c
   401d4:	movt	r1, #8
   401d8:	mov	r0, r5
   401dc:	bl	3907c <fputs@plt+0x27f08>
   401e0:	mov	r3, #1
   401e4:	str	r3, [r5, #12]
   401e8:	b	4015c <fputs@plt+0x2efe8>
   401ec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   401f0:	strd	r6, [sp, #8]
   401f4:	strd	r8, [sp, #16]
   401f8:	strd	sl, [sp, #24]
   401fc:	str	lr, [sp, #32]
   40200:	sub	sp, sp, #76	; 0x4c
   40204:	str	r0, [sp, #56]	; 0x38
   40208:	str	r2, [sp, #12]
   4020c:	str	r3, [sp, #8]
   40210:	ldr	r2, [r0]
   40214:	str	r2, [sp, #64]	; 0x40
   40218:	mvn	r3, #0
   4021c:	ldr	r0, [sp, #116]	; 0x74
   40220:	str	r3, [r0, #28]
   40224:	mov	r3, #0
   40228:	str	r3, [r0, #44]	; 0x2c
   4022c:	subs	r3, r1, #0
   40230:	str	r3, [sp, #16]
   40234:	beq	40950 <fputs@plt+0x2f7dc>
   40238:	ldr	r3, [sp, #112]	; 0x70
   4023c:	ldrh	r3, [r3, #28]
   40240:	tst	r3, #20
   40244:	bne	4095c <fputs@plt+0x2f7e8>
   40248:	ldr	r6, [r2, #20]
   4024c:	cmp	r6, #0
   40250:	ble	40998 <fputs@plt+0x2f824>
   40254:	ldr	r5, [r2, #16]
   40258:	mov	r4, #0
   4025c:	add	r7, r5, r4, lsl #4
   40260:	ldr	r1, [sp, #16]
   40264:	ldr	r0, [r5, r4, lsl #4]
   40268:	bl	14234 <fputs@plt+0x30c0>
   4026c:	cmp	r0, #0
   40270:	beq	4028c <fputs@plt+0x2f118>
   40274:	add	r4, r4, #1
   40278:	cmp	r4, r6
   4027c:	bne	4025c <fputs@plt+0x2f0e8>
   40280:	mov	r3, #0
   40284:	str	r3, [sp, #36]	; 0x24
   40288:	b	40968 <fputs@plt+0x2f7f4>
   4028c:	ldr	r3, [r7, #12]
   40290:	str	r3, [sp, #36]	; 0x24
   40294:	b	40968 <fputs@plt+0x2f7f4>
   40298:	mov	r8, r3
   4029c:	ldr	r3, [r8], #8
   402a0:	cmp	r3, #0
   402a4:	ble	40504 <fputs@plt+0x2f390>
   402a8:	mov	fp, #0
   402ac:	mov	sl, fp
   402b0:	b	403b4 <fputs@plt+0x2f240>
   402b4:	ldr	r5, [r3]
   402b8:	ldr	r3, [r5]
   402bc:	cmp	r3, #0
   402c0:	ble	4036c <fputs@plt+0x2f1f8>
   402c4:	mov	r7, #0
   402c8:	mov	r4, r7
   402cc:	str	r6, [sp, #40]	; 0x28
   402d0:	ldr	r6, [sp, #116]	; 0x74
   402d4:	b	402e8 <fputs@plt+0x2f174>
   402d8:	add	r4, r4, #1
   402dc:	ldr	r3, [r5]
   402e0:	cmp	r3, r4
   402e4:	ble	40328 <fputs@plt+0x2f1b4>
   402e8:	ldr	r0, [r5, #4]
   402ec:	add	r3, r4, r4, lsl #2
   402f0:	add	r0, r0, r3, lsl #2
   402f4:	ldr	r3, [sp, #16]
   402f8:	ldr	r2, [sp, #12]
   402fc:	ldr	r1, [sp, #8]
   40300:	ldr	r0, [r0, #8]
   40304:	bl	29800 <fputs@plt+0x1868c>
   40308:	cmp	r0, #0
   4030c:	beq	402d8 <fputs@plt+0x2f164>
   40310:	add	fp, fp, #1
   40314:	strh	r4, [r6, #32]
   40318:	str	r8, [sp, #20]
   4031c:	ldr	r7, [sp, #32]
   40320:	mov	r9, #2
   40324:	b	402d8 <fputs@plt+0x2f164>
   40328:	ldr	r6, [sp, #40]	; 0x28
   4032c:	ldr	r3, [sp, #12]
   40330:	clz	r3, r3
   40334:	lsr	r3, r3, #5
   40338:	cmp	r7, #0
   4033c:	moveq	r7, r3
   40340:	movne	r7, #1
   40344:	cmp	r7, #0
   40348:	bne	4039c <fputs@plt+0x2f228>
   4034c:	ldr	r3, [sp, #16]
   40350:	cmp	r3, #0
   40354:	beq	40380 <fputs@plt+0x2f20c>
   40358:	ldr	r3, [r6, #64]	; 0x40
   4035c:	ldr	r2, [sp, #36]	; 0x24
   40360:	cmp	r3, r2
   40364:	bne	4039c <fputs@plt+0x2f228>
   40368:	b	40380 <fputs@plt+0x2f20c>
   4036c:	mov	r7, #0
   40370:	b	4032c <fputs@plt+0x2f1b8>
   40374:	ldr	r3, [sp, #12]
   40378:	cmp	r3, #0
   4037c:	beq	403f0 <fputs@plt+0x2f27c>
   40380:	ldr	r0, [r8, #12]
   40384:	cmp	r0, #0
   40388:	ldreq	r0, [r6]
   4038c:	ldr	r1, [sp, #12]
   40390:	bl	14234 <fputs@plt+0x30c0>
   40394:	cmp	r0, #0
   40398:	beq	403f0 <fputs@plt+0x2f27c>
   4039c:	add	sl, sl, #1
   403a0:	add	r8, r8, #72	; 0x48
   403a4:	ldr	r3, [sp, #24]
   403a8:	ldr	r3, [r3]
   403ac:	cmp	r3, sl
   403b0:	ble	40508 <fputs@plt+0x2f394>
   403b4:	ldr	r6, [r8, #16]
   403b8:	ldr	r3, [r8, #20]
   403bc:	cmp	r3, #0
   403c0:	beq	403d0 <fputs@plt+0x2f25c>
   403c4:	ldr	r2, [r3, #8]
   403c8:	tst	r2, #1024	; 0x400
   403cc:	bne	402b4 <fputs@plt+0x2f140>
   403d0:	ldr	r3, [sp, #16]
   403d4:	cmp	r3, #0
   403d8:	beq	40374 <fputs@plt+0x2f200>
   403dc:	ldr	r3, [r6, #64]	; 0x40
   403e0:	ldr	r2, [sp, #36]	; 0x24
   403e4:	cmp	r3, r2
   403e8:	bne	4039c <fputs@plt+0x2f228>
   403ec:	b	40374 <fputs@plt+0x2f200>
   403f0:	add	r3, r9, #1
   403f4:	str	r3, [sp, #40]	; 0x28
   403f8:	ldr	r3, [sp, #20]
   403fc:	cmp	r9, #0
   40400:	moveq	r3, r8
   40404:	str	r3, [sp, #20]
   40408:	ldr	r2, [r6, #4]
   4040c:	ldrsh	r3, [r6, #34]	; 0x22
   40410:	cmp	r3, #0
   40414:	ble	404fc <fputs@plt+0x2f388>
   40418:	mov	r5, #0
   4041c:	str	r6, [sp, #48]	; 0x30
   40420:	mov	r6, r2
   40424:	str	sl, [sp, #44]	; 0x2c
   40428:	mov	sl, r3
   4042c:	b	40460 <fputs@plt+0x2f2ec>
   40430:	ldr	r6, [sp, #48]	; 0x30
   40434:	ldr	sl, [sp, #44]	; 0x2c
   40438:	b	404cc <fputs@plt+0x2f358>
   4043c:	ldr	r6, [sp, #48]	; 0x30
   40440:	ldr	sl, [sp, #44]	; 0x2c
   40444:	b	404cc <fputs@plt+0x2f358>
   40448:	ldr	r6, [sp, #48]	; 0x30
   4044c:	ldr	sl, [sp, #44]	; 0x2c
   40450:	b	404cc <fputs@plt+0x2f358>
   40454:	add	r5, r5, #1
   40458:	cmp	r5, sl
   4045c:	beq	404f0 <fputs@plt+0x2f37c>
   40460:	ldr	r1, [sp, #8]
   40464:	ldr	r0, [r6, r5, lsl #4]
   40468:	bl	14234 <fputs@plt+0x30c0>
   4046c:	subs	r4, r0, #0
   40470:	bne	40454 <fputs@plt+0x2f2e0>
   40474:	cmp	fp, #1
   40478:	bne	40430 <fputs@plt+0x2f2bc>
   4047c:	ldrb	r3, [r8, #36]	; 0x24
   40480:	tst	r3, #4
   40484:	bne	40454 <fputs@plt+0x2f2e0>
   40488:	ldr	r3, [r8, #52]	; 0x34
   4048c:	cmp	r3, #0
   40490:	beq	4043c <fputs@plt+0x2f2c8>
   40494:	ldr	r7, [r3, #4]
   40498:	cmp	r7, #0
   4049c:	ble	40448 <fputs@plt+0x2f2d4>
   404a0:	ldr	r9, [r3]
   404a4:	ldr	r1, [sp, #8]
   404a8:	ldr	r0, [r9, r4, lsl #3]
   404ac:	bl	14234 <fputs@plt+0x30c0>
   404b0:	cmp	r0, #0
   404b4:	beq	40454 <fputs@plt+0x2f2e0>
   404b8:	add	r4, r4, #1
   404bc:	cmp	r4, r7
   404c0:	bne	404a4 <fputs@plt+0x2f330>
   404c4:	ldr	r6, [sp, #48]	; 0x30
   404c8:	ldr	sl, [sp, #44]	; 0x2c
   404cc:	add	fp, fp, #1
   404d0:	ldrsh	r3, [r6, #32]
   404d4:	cmp	r3, r5
   404d8:	mvneq	r5, #0
   404dc:	ldr	r3, [sp, #116]	; 0x74
   404e0:	strh	r5, [r3, #32]
   404e4:	str	r8, [sp, #20]
   404e8:	ldr	r9, [sp, #40]	; 0x28
   404ec:	b	4039c <fputs@plt+0x2f228>
   404f0:	ldr	sl, [sp, #44]	; 0x2c
   404f4:	ldr	r9, [sp, #40]	; 0x28
   404f8:	b	4039c <fputs@plt+0x2f228>
   404fc:	ldr	r9, [sp, #40]	; 0x28
   40500:	b	4039c <fputs@plt+0x2f228>
   40504:	mov	fp, #0
   40508:	ldr	r2, [sp, #20]
   4050c:	cmp	r2, #0
   40510:	beq	40778 <fputs@plt+0x2f604>
   40514:	ldr	r3, [r2, #44]	; 0x2c
   40518:	ldr	r1, [sp, #116]	; 0x74
   4051c:	str	r3, [r1, #28]
   40520:	ldr	r3, [r2, #16]
   40524:	str	r3, [r1, #44]	; 0x2c
   40528:	ldrb	r2, [r2, #36]	; 0x24
   4052c:	tst	r2, #8
   40530:	beq	40540 <fputs@plt+0x2f3cc>
   40534:	ldr	r2, [r1, #4]
   40538:	orr	r2, r2, #1048576	; 0x100000
   4053c:	str	r2, [r1, #4]
   40540:	ldr	r3, [r3, #64]	; 0x40
   40544:	str	r3, [sp, #36]	; 0x24
   40548:	b	40778 <fputs@plt+0x2f604>
   4054c:	ldr	r5, [sp, #56]	; 0x38
   40550:	ldr	r3, [r5, #420]	; 0x1a4
   40554:	cmp	r3, #0
   40558:	beq	4066c <fputs@plt+0x2f4f8>
   4055c:	ldrb	r4, [r5, #440]	; 0x1b8
   40560:	cmp	r4, #109	; 0x6d
   40564:	bne	40598 <fputs@plt+0x2f424>
   40568:	ldr	r1, [sp, #12]
   4056c:	movw	r0, #50380	; 0xc4cc
   40570:	movt	r0, #8
   40574:	bl	14234 <fputs@plt+0x30c0>
   40578:	cmp	r0, #0
   4057c:	bne	4066c <fputs@plt+0x2f4f8>
   40580:	mov	r3, #0
   40584:	ldr	r2, [sp, #116]	; 0x74
   40588:	str	r3, [r2, #28]
   4058c:	ldr	r3, [sp, #56]	; 0x38
   40590:	ldr	r7, [r3, #420]	; 0x1a4
   40594:	b	405c0 <fputs@plt+0x2f44c>
   40598:	mov	r1, r2
   4059c:	movw	r0, #50376	; 0xc4c8
   405a0:	movt	r0, #8
   405a4:	bl	14234 <fputs@plt+0x30c0>
   405a8:	cmp	r0, #0
   405ac:	bne	40664 <fputs@plt+0x2f4f0>
   405b0:	ldr	r3, [sp, #116]	; 0x74
   405b4:	mov	r2, #1
   405b8:	str	r2, [r3, #28]
   405bc:	ldr	r7, [r5, #420]	; 0x1a4
   405c0:	cmp	r7, #0
   405c4:	beq	4066c <fputs@plt+0x2f4f8>
   405c8:	ldr	r3, [r7, #64]	; 0x40
   405cc:	str	r3, [sp, #36]	; 0x24
   405d0:	ldr	r6, [r7, #4]
   405d4:	ldrsh	r5, [r7, #34]	; 0x22
   405d8:	cmp	r5, #0
   405dc:	ble	40604 <fputs@plt+0x2f490>
   405e0:	mov	r4, #0
   405e4:	ldr	r1, [sp, #8]
   405e8:	ldr	r0, [r6, r4, lsl #4]
   405ec:	bl	14234 <fputs@plt+0x30c0>
   405f0:	cmp	r0, #0
   405f4:	beq	40674 <fputs@plt+0x2f500>
   405f8:	add	r4, r4, #1
   405fc:	cmp	r4, r5
   40600:	bne	405e4 <fputs@plt+0x2f470>
   40604:	ldr	r0, [sp, #8]
   40608:	bl	18b20 <fputs@plt+0x79ac>
   4060c:	cmp	r0, #0
   40610:	moveq	r9, #1
   40614:	beq	4079c <fputs@plt+0x2f628>
   40618:	ldrb	r3, [r7, #42]	; 0x2a
   4061c:	tst	r3, #64	; 0x40
   40620:	movne	r9, #1
   40624:	bne	4079c <fputs@plt+0x2f628>
   40628:	cmp	r5, #0
   4062c:	movlt	r9, #1
   40630:	blt	4079c <fputs@plt+0x2f628>
   40634:	add	fp, fp, #1
   40638:	mvn	r4, #0
   4063c:	mov	r3, #68	; 0x44
   40640:	ldr	r2, [sp, #116]	; 0x74
   40644:	strb	r3, [r2, #1]
   40648:	ldr	r3, [sp, #116]	; 0x74
   4064c:	strh	r4, [r3, #32]
   40650:	str	r7, [r3, #44]	; 0x2c
   40654:	mov	r3, #1
   40658:	str	r3, [sp, #60]	; 0x3c
   4065c:	ldr	r9, [sp, #68]	; 0x44
   40660:	b	4079c <fputs@plt+0x2f628>
   40664:	cmp	r4, #108	; 0x6c
   40668:	bne	40568 <fputs@plt+0x2f3f4>
   4066c:	mov	r9, #0
   40670:	b	407c4 <fputs@plt+0x2f650>
   40674:	ldrsh	r3, [r7, #32]
   40678:	cmp	r3, r4
   4067c:	mvneq	r4, #0
   40680:	cmp	r4, r5
   40684:	bge	40604 <fputs@plt+0x2f490>
   40688:	add	fp, fp, #1
   4068c:	cmp	r4, #0
   40690:	blt	4063c <fputs@plt+0x2f4c8>
   40694:	ldr	r3, [sp, #116]	; 0x74
   40698:	ldr	r3, [r3, #28]
   4069c:	cmp	r3, #0
   406a0:	bne	406cc <fputs@plt+0x2f558>
   406a4:	ldr	r3, [sp, #56]	; 0x38
   406a8:	ldr	r3, [r3, #432]	; 0x1b0
   406ac:	cmp	r4, #31
   406b0:	movle	r2, #1
   406b4:	lslle	r2, r2, r4
   406b8:	mvngt	r2, #0
   406bc:	orr	r3, r3, r2
   406c0:	ldr	r2, [sp, #56]	; 0x38
   406c4:	str	r3, [r2, #432]	; 0x1b0
   406c8:	b	40648 <fputs@plt+0x2f4d4>
   406cc:	ldr	r3, [sp, #56]	; 0x38
   406d0:	ldr	r3, [r3, #436]	; 0x1b4
   406d4:	cmp	r4, #31
   406d8:	movle	r2, #1
   406dc:	lslle	r2, r2, r4
   406e0:	mvngt	r2, #0
   406e4:	orr	r3, r3, r2
   406e8:	ldr	r2, [sp, #56]	; 0x38
   406ec:	str	r3, [r2, #436]	; 0x1b4
   406f0:	b	40648 <fputs@plt+0x2f4d4>
   406f4:	ldr	r3, [sp, #28]
   406f8:	ldrh	r3, [r3, #28]
   406fc:	tst	r3, #32
   40700:	beq	407ec <fputs@plt+0x2f678>
   40704:	ldr	r3, [sp, #28]
   40708:	ldr	r8, [r3, #8]
   4070c:	cmp	r8, #0
   40710:	moveq	r9, #1
   40714:	beq	40728 <fputs@plt+0x2f5b4>
   40718:	ldr	r3, [sp, #12]
   4071c:	cmp	r3, #0
   40720:	movne	r9, #1
   40724:	beq	40830 <fputs@plt+0x2f6bc>
   40728:	ldr	r3, [sp, #28]
   4072c:	ldr	r3, [r3, #16]
   40730:	str	r3, [sp, #28]
   40734:	ldr	r3, [sp, #52]	; 0x34
   40738:	add	r3, r3, #1
   4073c:	str	r3, [sp, #52]	; 0x34
   40740:	mov	fp, #0
   40744:	clz	r3, fp
   40748:	lsr	r3, r3, #5
   4074c:	ldr	r2, [sp, #28]
   40750:	cmp	r2, #0
   40754:	moveq	r3, #0
   40758:	cmp	r3, #0
   4075c:	beq	409a4 <fputs@plt+0x2f830>
   40760:	ldr	r3, [sp, #28]
   40764:	ldr	r3, [r3, #4]
   40768:	str	r3, [sp, #24]
   4076c:	cmp	r3, #0
   40770:	moveq	fp, #0
   40774:	bne	40298 <fputs@plt+0x2f124>
   40778:	ldr	r3, [sp, #16]
   4077c:	orrs	r3, r3, r9
   40780:	moveq	r3, #1
   40784:	movne	r3, #0
   40788:	ldr	r2, [sp, #12]
   4078c:	cmp	r2, #0
   40790:	moveq	r3, #0
   40794:	cmp	r3, #0
   40798:	bne	4054c <fputs@plt+0x2f3d8>
   4079c:	cmp	r9, #1
   407a0:	movne	r3, #0
   407a4:	moveq	r3, #1
   407a8:	cmp	fp, #0
   407ac:	movne	r3, #0
   407b0:	ldr	r2, [sp, #20]
   407b4:	cmp	r2, #0
   407b8:	moveq	r3, #0
   407bc:	cmp	r3, #0
   407c0:	bne	406f4 <fputs@plt+0x2f580>
   407c4:	ldr	r3, [sp, #28]
   407c8:	ldr	r8, [r3, #8]
   407cc:	cmp	r8, #0
   407d0:	beq	407e0 <fputs@plt+0x2f66c>
   407d4:	ldr	r3, [sp, #12]
   407d8:	orrs	r3, r3, fp
   407dc:	beq	40834 <fputs@plt+0x2f6c0>
   407e0:	cmp	fp, #0
   407e4:	bne	40744 <fputs@plt+0x2f5d0>
   407e8:	b	40728 <fputs@plt+0x2f5b4>
   407ec:	ldr	r0, [sp, #8]
   407f0:	bl	18b20 <fputs@plt+0x79ac>
   407f4:	cmp	r0, #0
   407f8:	beq	40704 <fputs@plt+0x2f590>
   407fc:	ldr	r3, [sp, #20]
   40800:	ldr	r3, [r3, #16]
   40804:	ldrb	r3, [r3, #42]	; 0x2a
   40808:	tst	r3, #64	; 0x40
   4080c:	bne	40704 <fputs@plt+0x2f590>
   40810:	mvn	r3, #0
   40814:	ldr	r2, [sp, #116]	; 0x74
   40818:	strh	r3, [r2, #32]
   4081c:	mov	r3, #68	; 0x44
   40820:	strb	r3, [r2, #1]
   40824:	mov	r9, #1
   40828:	mov	fp, r9
   4082c:	b	40744 <fputs@plt+0x2f5d0>
   40830:	mov	r9, #1
   40834:	ldr	r7, [r8]
   40838:	cmp	r7, #0
   4083c:	ble	40728 <fputs@plt+0x2f5b4>
   40840:	ldr	r4, [r8, #4]
   40844:	mov	r5, #0
   40848:	b	40878 <fputs@plt+0x2f704>
   4084c:	mov	r2, r6
   40850:	movw	r1, #50384	; 0xc4d0
   40854:	movt	r1, #8
   40858:	ldr	r0, [sp, #56]	; 0x38
   4085c:	bl	3907c <fputs@plt+0x27f08>
   40860:	mov	r0, #2
   40864:	b	40934 <fputs@plt+0x2f7c0>
   40868:	add	r5, r5, #1
   4086c:	add	r4, r4, #20
   40870:	cmp	r5, r7
   40874:	beq	40728 <fputs@plt+0x2f5b4>
   40878:	ldr	r6, [r4, #4]
   4087c:	cmp	r6, #0
   40880:	beq	40868 <fputs@plt+0x2f6f4>
   40884:	ldr	r1, [sp, #8]
   40888:	mov	r0, r6
   4088c:	bl	14234 <fputs@plt+0x30c0>
   40890:	cmp	r0, #0
   40894:	bne	40868 <fputs@plt+0x2f6f4>
   40898:	ldr	r2, [r4]
   4089c:	ldr	r3, [sp, #28]
   408a0:	ldrh	r3, [r3, #28]
   408a4:	tst	r3, #1
   408a8:	bne	408b8 <fputs@plt+0x2f744>
   408ac:	ldr	r3, [r2, #4]
   408b0:	tst	r3, #2
   408b4:	bne	4084c <fputs@plt+0x2f6d8>
   408b8:	ldr	r3, [sp, #52]	; 0x34
   408bc:	str	r3, [sp, #4]
   408c0:	movw	r3, #23480	; 0x5bb8
   408c4:	movt	r3, #8
   408c8:	str	r3, [sp]
   408cc:	ldr	r3, [sp, #116]	; 0x74
   408d0:	mov	r2, r5
   408d4:	mov	r1, r8
   408d8:	ldr	r0, [sp, #56]	; 0x38
   408dc:	bl	26830 <fputs@plt+0x156bc>
   408e0:	ldr	r3, [sp, #116]	; 0x74
   408e4:	ldr	r3, [r3, #4]
   408e8:	tst	r3, #4194304	; 0x400000
   408ec:	beq	40b50 <fputs@plt+0x2f9dc>
   408f0:	ldr	r3, [sp, #112]	; 0x70
   408f4:	ldr	r3, [r3, #20]
   408f8:	add	r3, r3, #1
   408fc:	ldr	r2, [sp, #112]	; 0x70
   40900:	str	r3, [r2, #20]
   40904:	ldr	r3, [sp, #28]
   40908:	cmp	r3, r2
   4090c:	beq	40c50 <fputs@plt+0x2fadc>
   40910:	mov	r1, r3
   40914:	mov	r3, r2
   40918:	ldr	r3, [r3, #16]
   4091c:	ldr	r2, [r3, #20]
   40920:	add	r2, r2, #1
   40924:	str	r2, [r3, #20]
   40928:	cmp	r1, r3
   4092c:	bne	40918 <fputs@plt+0x2f7a4>
   40930:	mov	r0, #1
   40934:	add	sp, sp, #76	; 0x4c
   40938:	ldrd	r4, [sp]
   4093c:	ldrd	r6, [sp, #8]
   40940:	ldrd	r8, [sp, #16]
   40944:	ldrd	sl, [sp, #24]
   40948:	add	sp, sp, #32
   4094c:	pop	{pc}		; (ldr pc, [sp], #4)
   40950:	ldr	r3, [sp, #16]
   40954:	str	r3, [sp, #36]	; 0x24
   40958:	b	40968 <fputs@plt+0x2f7f4>
   4095c:	mov	r3, #0
   40960:	str	r3, [sp, #36]	; 0x24
   40964:	str	r3, [sp, #16]
   40968:	ldr	r3, [sp, #112]	; 0x70
   4096c:	str	r3, [sp, #28]
   40970:	mov	r3, #0
   40974:	str	r3, [sp, #60]	; 0x3c
   40978:	str	r3, [sp, #20]
   4097c:	str	r3, [sp, #52]	; 0x34
   40980:	mov	r9, r3
   40984:	mov	r3, #1
   40988:	str	r3, [sp, #68]	; 0x44
   4098c:	str	r3, [sp, #32]
   40990:	mov	fp, r9
   40994:	b	40744 <fputs@plt+0x2f5d0>
   40998:	mov	r3, #0
   4099c:	str	r3, [sp, #36]	; 0x24
   409a0:	b	40968 <fputs@plt+0x2f7f4>
   409a4:	mov	sl, fp
   409a8:	ldr	r3, [sp, #12]
   409ac:	orrs	r3, r3, fp
   409b0:	bne	40ab4 <fputs@plt+0x2f940>
   409b4:	ldr	r3, [sp, #116]	; 0x74
   409b8:	ldr	r3, [r3, #4]
   409bc:	tst	r3, #64	; 0x40
   409c0:	movweq	r2, #50336	; 0xc4a0
   409c4:	movteq	r2, #8
   409c8:	bne	40a98 <fputs@plt+0x2f924>
   409cc:	ldr	r3, [sp, #16]
   409d0:	cmp	r3, #0
   409d4:	beq	40ad8 <fputs@plt+0x2f964>
   409d8:	ldr	r1, [sp, #8]
   409dc:	str	r1, [sp, #4]
   409e0:	ldr	r1, [sp, #12]
   409e4:	str	r1, [sp]
   409e8:	movw	r1, #50416	; 0xc4f0
   409ec:	movt	r1, #8
   409f0:	ldr	r0, [sp, #56]	; 0x38
   409f4:	bl	3907c <fputs@plt+0x27f08>
   409f8:	mov	r3, #1
   409fc:	ldr	r2, [sp, #56]	; 0x38
   40a00:	strb	r3, [r2, #17]
   40a04:	ldr	r3, [sp, #112]	; 0x70
   40a08:	ldr	r3, [r3, #24]
   40a0c:	add	r3, r3, #1
   40a10:	ldr	r2, [sp, #112]	; 0x70
   40a14:	str	r3, [r2, #24]
   40a18:	ldr	r3, [sp, #116]	; 0x74
   40a1c:	ldrsh	r3, [r3, #32]
   40a20:	ldr	lr, [sp, #20]
   40a24:	mvn	r2, r3
   40a28:	lsr	r2, r2, #31
   40a2c:	cmp	lr, #0
   40a30:	moveq	r2, #0
   40a34:	cmp	r2, #0
   40a38:	bne	40b18 <fputs@plt+0x2f9a4>
   40a3c:	ldr	r3, [sp, #116]	; 0x74
   40a40:	ldr	r1, [r3, #12]
   40a44:	ldr	r5, [sp, #64]	; 0x40
   40a48:	mov	r0, r5
   40a4c:	bl	25c4c <fputs@plt+0x14ad8>
   40a50:	mov	r4, #0
   40a54:	ldr	r3, [sp, #116]	; 0x74
   40a58:	str	r4, [r3, #12]
   40a5c:	ldr	r1, [r3, #16]
   40a60:	mov	r0, r5
   40a64:	bl	25c4c <fputs@plt+0x14ad8>
   40a68:	ldr	r3, [sp, #116]	; 0x74
   40a6c:	str	r4, [r3, #16]
   40a70:	ldr	r3, [sp, #60]	; 0x3c
   40a74:	cmp	r3, r4
   40a78:	movne	r3, #62	; 0x3e
   40a7c:	moveq	r3, #152	; 0x98
   40a80:	ldr	r2, [sp, #116]	; 0x74
   40a84:	strb	r3, [r2]
   40a88:	cmp	sl, #1
   40a8c:	movne	r0, #2
   40a90:	bne	40934 <fputs@plt+0x2f7c0>
   40a94:	b	408e0 <fputs@plt+0x2f76c>
   40a98:	mov	r3, #97	; 0x61
   40a9c:	ldr	r2, [sp, #116]	; 0x74
   40aa0:	strb	r3, [r2]
   40aa4:	mov	r3, #0
   40aa8:	str	r3, [r2, #44]	; 0x2c
   40aac:	mov	r0, #1
   40ab0:	b	40934 <fputs@plt+0x2f7c0>
   40ab4:	cmp	fp, #1
   40ab8:	beq	40a18 <fputs@plt+0x2f8a4>
   40abc:	movw	r2, #50336	; 0xc4a0
   40ac0:	movt	r2, #8
   40ac4:	movw	r3, #50352	; 0xc4b0
   40ac8:	movt	r3, #8
   40acc:	cmp	fp, #0
   40ad0:	movne	r2, r3
   40ad4:	b	409cc <fputs@plt+0x2f858>
   40ad8:	ldr	r3, [sp, #12]
   40adc:	cmp	r3, #0
   40ae0:	beq	40b00 <fputs@plt+0x2f98c>
   40ae4:	ldr	r1, [sp, #8]
   40ae8:	str	r1, [sp]
   40aec:	movw	r1, #50432	; 0xc500
   40af0:	movt	r1, #8
   40af4:	ldr	r0, [sp, #56]	; 0x38
   40af8:	bl	3907c <fputs@plt+0x27f08>
   40afc:	b	409f8 <fputs@plt+0x2f884>
   40b00:	ldr	r3, [sp, #8]
   40b04:	movw	r1, #50444	; 0xc50c
   40b08:	movt	r1, #8
   40b0c:	ldr	r0, [sp, #56]	; 0x38
   40b10:	bl	3907c <fputs@plt+0x27f08>
   40b14:	b	409f8 <fputs@plt+0x2f884>
   40b18:	cmp	r3, #63	; 0x3f
   40b1c:	movge	r3, #63	; 0x3f
   40b20:	mov	ip, #1
   40b24:	sub	r2, r3, #32
   40b28:	rsb	r1, r3, #32
   40b2c:	lsl	r2, ip, r2
   40b30:	orr	r2, r2, ip, lsr r1
   40b34:	ldr	r0, [lr, #56]	; 0x38
   40b38:	ldr	r1, [lr, #60]	; 0x3c
   40b3c:	orr	r3, r0, ip, lsl r3
   40b40:	orr	r2, r1, r2
   40b44:	str	r3, [lr, #56]	; 0x38
   40b48:	str	r2, [lr, #60]	; 0x3c
   40b4c:	b	40a3c <fputs@plt+0x2f8c8>
   40b50:	ldr	r3, [sp, #56]	; 0x38
   40b54:	ldr	r0, [r3]
   40b58:	ldr	r3, [r0, #296]	; 0x128
   40b5c:	cmp	r3, #0
   40b60:	beq	408f0 <fputs@plt+0x2f77c>
   40b64:	ldr	r1, [sp, #36]	; 0x24
   40b68:	bl	1a280 <fputs@plt+0x910c>
   40b6c:	subs	r3, r0, #0
   40b70:	blt	408f0 <fputs@plt+0x2f77c>
   40b74:	ldr	r2, [sp, #116]	; 0x74
   40b78:	ldrb	r2, [r2]
   40b7c:	cmp	r2, #62	; 0x3e
   40b80:	beq	40be0 <fputs@plt+0x2fa6c>
   40b84:	ldr	r2, [sp, #28]
   40b88:	ldr	r5, [r2, #4]
   40b8c:	ldr	lr, [r5]
   40b90:	cmp	lr, #0
   40b94:	ble	408f0 <fputs@plt+0x2f77c>
   40b98:	ldr	r2, [sp, #116]	; 0x74
   40b9c:	ldr	r4, [r2, #28]
   40ba0:	ldr	r2, [r5, #52]	; 0x34
   40ba4:	cmp	r4, r2
   40ba8:	movne	r1, r5
   40bac:	movne	r2, #0
   40bb0:	beq	40c2c <fputs@plt+0x2fab8>
   40bb4:	add	r2, r2, #1
   40bb8:	cmp	r2, lr
   40bbc:	beq	408f0 <fputs@plt+0x2f77c>
   40bc0:	add	r1, r1, #72	; 0x48
   40bc4:	ldr	r0, [r1, #52]	; 0x34
   40bc8:	cmp	r0, r4
   40bcc:	bne	40bb4 <fputs@plt+0x2fa40>
   40bd0:	add	r2, r2, r2, lsl #3
   40bd4:	add	r2, r5, r2, lsl #3
   40bd8:	ldr	r1, [r2, #24]
   40bdc:	b	40be8 <fputs@plt+0x2fa74>
   40be0:	ldr	r2, [sp, #56]	; 0x38
   40be4:	ldr	r1, [r2, #420]	; 0x1a4
   40be8:	ldr	r2, [sp, #116]	; 0x74
   40bec:	ldrsh	r2, [r2, #32]
   40bf0:	cmp	r1, #0
   40bf4:	beq	408f0 <fputs@plt+0x2f77c>
   40bf8:	cmp	r2, #0
   40bfc:	blt	40c34 <fputs@plt+0x2fac0>
   40c00:	ldr	r0, [r1, #4]
   40c04:	ldr	r2, [r0, r2, lsl #4]
   40c08:	ldr	r1, [r1]
   40c0c:	ldr	r0, [sp, #56]	; 0x38
   40c10:	bl	400f0 <fputs@plt+0x2ef7c>
   40c14:	cmp	r0, #2
   40c18:	bne	408f0 <fputs@plt+0x2f77c>
   40c1c:	mov	r3, #101	; 0x65
   40c20:	ldr	r2, [sp, #116]	; 0x74
   40c24:	strb	r3, [r2]
   40c28:	b	408f0 <fputs@plt+0x2f77c>
   40c2c:	mov	r2, #0
   40c30:	b	40bd0 <fputs@plt+0x2fa5c>
   40c34:	ldrsh	r2, [r1, #32]
   40c38:	cmp	r2, #0
   40c3c:	ldrge	r0, [r1, #4]
   40c40:	ldrge	r2, [r0, r2, lsl #4]
   40c44:	movwlt	r2, #47320	; 0xb8d8
   40c48:	movtlt	r2, #8
   40c4c:	b	40c08 <fputs@plt+0x2fa94>
   40c50:	mov	r0, #1
   40c54:	b	40934 <fputs@plt+0x2f7c0>
   40c58:	ldr	r2, [r1, #4]
   40c5c:	tst	r2, #4
   40c60:	bne	4118c <fputs@plt+0x30018>
   40c64:	strd	r4, [sp, #-36]!	; 0xffffffdc
   40c68:	strd	r6, [sp, #8]
   40c6c:	strd	r8, [sp, #16]
   40c70:	strd	sl, [sp, #24]
   40c74:	str	lr, [sp, #32]
   40c78:	sub	sp, sp, #68	; 0x44
   40c7c:	mov	r4, r1
   40c80:	mov	r5, r0
   40c84:	ldr	r6, [r0, #24]
   40c88:	ldr	r7, [r6]
   40c8c:	orr	r3, r2, #4
   40c90:	str	r3, [r1, #4]
   40c94:	ldrb	r3, [r1]
   40c98:	cmp	r3, #119	; 0x77
   40c9c:	beq	41124 <fputs@plt+0x2ffb0>
   40ca0:	bls	40d10 <fputs@plt+0x2fb9c>
   40ca4:	cmp	r3, #135	; 0x87
   40ca8:	beq	41170 <fputs@plt+0x2fffc>
   40cac:	cmp	r3, #151	; 0x97
   40cb0:	beq	40d98 <fputs@plt+0x2fc24>
   40cb4:	cmp	r3, #122	; 0x7a
   40cb8:	bne	40d28 <fputs@plt+0x2fbb4>
   40cbc:	mov	r3, #32
   40cc0:	movw	r2, #50452	; 0xc514
   40cc4:	movt	r2, #8
   40cc8:	mov	r1, r6
   40ccc:	mov	r0, r7
   40cd0:	bl	395fc <fputs@plt+0x28488>
   40cd4:	ldr	r3, [r4, #16]
   40cd8:	ldrb	r2, [r3]
   40cdc:	cmp	r2, #27
   40ce0:	beq	40d84 <fputs@plt+0x2fc10>
   40ce4:	ldr	r2, [r4, #12]
   40ce8:	ldr	r1, [r2, #8]
   40cec:	ldr	r2, [r3, #12]
   40cf0:	ldr	r2, [r2, #8]
   40cf4:	ldr	r3, [r3, #16]
   40cf8:	ldr	r3, [r3, #8]
   40cfc:	str	r4, [sp, #4]
   40d00:	str	r6, [sp]
   40d04:	mov	r0, r7
   40d08:	bl	401ec <fputs@plt+0x2f078>
   40d0c:	b	40d48 <fputs@plt+0x2fbd4>
   40d10:	cmp	r3, #27
   40d14:	beq	40d64 <fputs@plt+0x2fbf0>
   40d18:	cmp	r3, #75	; 0x4b
   40d1c:	beq	41124 <fputs@plt+0x2ffb0>
   40d20:	cmp	r3, #20
   40d24:	beq	41124 <fputs@plt+0x2ffb0>
   40d28:	ldr	r0, [r7, #68]	; 0x44
   40d2c:	cmp	r0, #0
   40d30:	movne	r0, #2
   40d34:	bne	40d48 <fputs@plt+0x2fbd4>
   40d38:	ldr	r3, [r7]
   40d3c:	ldrb	r3, [r3, #69]	; 0x45
   40d40:	cmp	r3, #0
   40d44:	movne	r0, #2
   40d48:	add	sp, sp, #68	; 0x44
   40d4c:	ldrd	r4, [sp]
   40d50:	ldrd	r6, [sp, #8]
   40d54:	ldrd	r8, [sp, #16]
   40d58:	ldrd	sl, [sp, #24]
   40d5c:	add	sp, sp, #32
   40d60:	pop	{pc}		; (ldr pc, [sp], #4)
   40d64:	str	r1, [sp, #4]
   40d68:	str	r6, [sp]
   40d6c:	ldr	r3, [r1, #8]
   40d70:	mov	r2, #0
   40d74:	mov	r1, r2
   40d78:	mov	r0, r7
   40d7c:	bl	401ec <fputs@plt+0x2f078>
   40d80:	b	40d48 <fputs@plt+0x2fbd4>
   40d84:	ldr	r2, [r4, #12]
   40d88:	ldr	r2, [r2, #8]
   40d8c:	ldr	r3, [r3, #8]
   40d90:	mov	r1, #0
   40d94:	b	40cfc <fputs@plt+0x2fb88>
   40d98:	ldr	r9, [r1, #20]
   40d9c:	cmp	r9, #0
   40da0:	ldrne	sl, [r9]
   40da4:	moveq	sl, #0
   40da8:	ldr	r3, [r7]
   40dac:	ldrb	fp, [r3, #66]	; 0x42
   40db0:	mov	r3, #16
   40db4:	movw	r2, #50472	; 0xc528
   40db8:	movt	r2, #8
   40dbc:	mov	r1, r6
   40dc0:	mov	r0, r7
   40dc4:	bl	395fc <fputs@plt+0x28488>
   40dc8:	ldr	r3, [r4, #8]
   40dcc:	mov	r8, r3
   40dd0:	str	r3, [sp, #8]
   40dd4:	mov	r0, r3
   40dd8:	bl	1c2f8 <fputs@plt+0xb184>
   40ddc:	str	r0, [sp, #12]
   40de0:	ldr	r0, [r7]
   40de4:	mov	r3, #0
   40de8:	str	r3, [sp]
   40dec:	mov	r3, fp
   40df0:	mov	r2, sl
   40df4:	mov	r1, r8
   40df8:	bl	27098 <fputs@plt+0x15f24>
   40dfc:	subs	r8, r0, #0
   40e00:	beq	40ed0 <fputs@plt+0x2fd5c>
   40e04:	ldr	fp, [r8, #16]
   40e08:	ldrh	r3, [r8, #2]
   40e0c:	tst	r3, #1024	; 0x400
   40e10:	beq	40e40 <fputs@plt+0x2fccc>
   40e14:	ldr	r3, [r4, #4]
   40e18:	orr	r3, r3, #266240	; 0x41000
   40e1c:	str	r3, [r4, #4]
   40e20:	cmp	sl, #2
   40e24:	beq	40f1c <fputs@plt+0x2fda8>
   40e28:	ldr	r3, [r8, #20]
   40e2c:	ldrb	r3, [r3]
   40e30:	cmp	r3, #117	; 0x75
   40e34:	moveq	r3, #8388608	; 0x800000
   40e38:	movne	r3, #125829120	; 0x7800000
   40e3c:	str	r3, [r4, #28]
   40e40:	ldr	r3, [r8, #20]
   40e44:	mov	r2, #0
   40e48:	str	r2, [sp]
   40e4c:	mov	r1, #31
   40e50:	mov	r0, r7
   40e54:	bl	3916c <fputs@plt+0x27ff8>
   40e58:	cmp	r0, #0
   40e5c:	bne	40fb0 <fputs@plt+0x2fe3c>
   40e60:	ldrh	r3, [r8, #2]
   40e64:	tst	r3, #10240	; 0x2800
   40e68:	beq	40e78 <fputs@plt+0x2fd04>
   40e6c:	ldr	r3, [r4, #4]
   40e70:	orr	r3, r3, #524288	; 0x80000
   40e74:	str	r3, [r4, #4]
   40e78:	ldrh	r3, [r8, #2]
   40e7c:	tst	r3, #2048	; 0x800
   40e80:	beq	40fec <fputs@plt+0x2fe78>
   40e84:	cmp	fp, #0
   40e88:	beq	4107c <fputs@plt+0x2ff08>
   40e8c:	ldrh	r3, [r6, #28]
   40e90:	tst	r3, #1
   40e94:	beq	41008 <fputs@plt+0x2fe94>
   40e98:	ldrh	r3, [r6, #28]
   40e9c:	bic	r3, r3, #1
   40ea0:	strh	r3, [r6, #28]
   40ea4:	mov	r1, r9
   40ea8:	mov	r0, r5
   40eac:	bl	183a0 <fputs@plt+0x722c>
   40eb0:	mvn	r3, #102	; 0x66
   40eb4:	strb	r3, [r4]
   40eb8:	mov	r3, #0
   40ebc:	strb	r3, [r4, #38]	; 0x26
   40ec0:	mov	r5, r6
   40ec4:	mov	sl, #0
   40ec8:	mov	fp, #0
   40ecc:	b	410ac <fputs@plt+0x2ff38>
   40ed0:	ldr	r0, [r7]
   40ed4:	mov	r3, #0
   40ed8:	str	r3, [sp]
   40edc:	mov	r3, fp
   40ee0:	mvn	r2, #1
   40ee4:	ldr	r1, [sp, #8]
   40ee8:	bl	27098 <fputs@plt+0x15f24>
   40eec:	cmp	r0, #0
   40ef0:	beq	41030 <fputs@plt+0x2febc>
   40ef4:	ldr	r3, [sp, #8]
   40ef8:	ldr	r2, [sp, #12]
   40efc:	movw	r1, #50680	; 0xc5f8
   40f00:	movt	r1, #8
   40f04:	mov	r0, r7
   40f08:	bl	3907c <fputs@plt+0x27f08>
   40f0c:	ldr	r3, [r6, #24]
   40f10:	add	r3, r3, #1
   40f14:	str	r3, [r6, #24]
   40f18:	b	41040 <fputs@plt+0x2fecc>
   40f1c:	ldr	r3, [r9, #4]
   40f20:	ldr	r3, [r3, #20]
   40f24:	mov	r0, #0
   40f28:	mov	r1, #0
   40f2c:	movt	r1, #49136	; 0xbff0
   40f30:	strd	r0, [sp, #32]
   40f34:	ldrb	r2, [r3]
   40f38:	cmp	r2, #133	; 0x85
   40f3c:	bne	41194 <fputs@plt+0x30020>
   40f40:	ldr	sl, [r3, #8]
   40f44:	mov	r0, sl
   40f48:	bl	1c2f8 <fputs@plt+0xb184>
   40f4c:	mov	r3, #1
   40f50:	mov	r2, r0
   40f54:	add	r1, sp, #32
   40f58:	mov	r0, sl
   40f5c:	bl	142c4 <fputs@plt+0x3150>
   40f60:	vldr	d7, [sp, #32]
   40f64:	vldr	d6, [pc, #564]	; 411a0 <fputs@plt+0x3002c>
   40f68:	vcmpe.f64	d7, d6
   40f6c:	vmrs	APSR_nzcv, fpscr
   40f70:	bgt	41194 <fputs@plt+0x30020>
   40f74:	vldr	d6, [pc, #556]	; 411a8 <fputs@plt+0x30034>
   40f78:	vmul.f64	d7, d7, d6
   40f7c:	vcvt.s32.f64	s15, d7
   40f80:	vmov	r3, s15
   40f84:	vstr	s15, [r4, #28]
   40f88:	cmp	r3, #0
   40f8c:	bge	40e40 <fputs@plt+0x2fccc>
   40f90:	movw	r1, #50484	; 0xc534
   40f94:	movt	r1, #8
   40f98:	mov	r0, r7
   40f9c:	bl	3907c <fputs@plt+0x27f08>
   40fa0:	ldr	r3, [r6, #24]
   40fa4:	add	r3, r3, #1
   40fa8:	str	r3, [r6, #24]
   40fac:	b	40e40 <fputs@plt+0x2fccc>
   40fb0:	cmp	r0, #1
   40fb4:	beq	40fc8 <fputs@plt+0x2fe54>
   40fb8:	mov	r3, #101	; 0x65
   40fbc:	strb	r3, [r4]
   40fc0:	mov	r0, #1
   40fc4:	b	40d48 <fputs@plt+0x2fbd4>
   40fc8:	ldr	r2, [r8, #20]
   40fcc:	movw	r1, #50556	; 0xc57c
   40fd0:	movt	r1, #8
   40fd4:	mov	r0, r7
   40fd8:	bl	3907c <fputs@plt+0x27f08>
   40fdc:	ldr	r3, [r6, #24]
   40fe0:	add	r3, r3, #1
   40fe4:	str	r3, [r6, #24]
   40fe8:	b	40fb8 <fputs@plt+0x2fe44>
   40fec:	mov	r3, #32
   40ff0:	movw	r2, #50592	; 0xc5a0
   40ff4:	movt	r2, #8
   40ff8:	mov	r1, r6
   40ffc:	mov	r0, r7
   41000:	bl	395fc <fputs@plt+0x28488>
   41004:	b	40e84 <fputs@plt+0x2fd10>
   41008:	ldr	r3, [sp, #8]
   4100c:	ldr	r2, [sp, #12]
   41010:	movw	r1, #50620	; 0xc5bc
   41014:	movt	r1, #8
   41018:	mov	r0, r7
   4101c:	bl	3907c <fputs@plt+0x27f08>
   41020:	ldr	r3, [r6, #24]
   41024:	add	r3, r3, #1
   41028:	str	r3, [r6, #24]
   4102c:	b	41040 <fputs@plt+0x2fecc>
   41030:	ldr	r3, [r7]
   41034:	ldrb	r3, [r3, #149]	; 0x95
   41038:	cmp	r3, #0
   4103c:	beq	41054 <fputs@plt+0x2fee0>
   41040:	mov	r1, r9
   41044:	mov	r0, r5
   41048:	bl	183a0 <fputs@plt+0x722c>
   4104c:	mov	r0, #1
   41050:	b	40d48 <fputs@plt+0x2fbd4>
   41054:	ldr	r3, [sp, #8]
   41058:	ldr	r2, [sp, #12]
   4105c:	movw	r1, #50656	; 0xc5e0
   41060:	movt	r1, #8
   41064:	mov	r0, r7
   41068:	bl	3907c <fputs@plt+0x27f08>
   4106c:	ldr	r3, [r6, #24]
   41070:	add	r3, r3, #1
   41074:	str	r3, [r6, #24]
   41078:	b	41040 <fputs@plt+0x2fecc>
   4107c:	cmp	fp, #0
   41080:	bne	40e98 <fputs@plt+0x2fd24>
   41084:	b	41040 <fputs@plt+0x2fecc>
   41088:	ldr	r3, [sp, #28]
   4108c:	cmp	r3, #0
   41090:	beq	410f8 <fputs@plt+0x2ff84>
   41094:	ldrb	r3, [r4, #38]	; 0x26
   41098:	add	r3, r3, #1
   4109c:	strb	r3, [r4, #38]	; 0x26
   410a0:	ldr	r5, [r5, #16]
   410a4:	cmp	r5, #0
   410a8:	beq	41110 <fputs@plt+0x2ff9c>
   410ac:	ldr	r2, [r5, #4]
   410b0:	strd	sl, [sp, #32]
   410b4:	strd	sl, [sp, #40]	; 0x28
   410b8:	strd	sl, [sp, #48]	; 0x30
   410bc:	movw	r3, #36400	; 0x8e30
   410c0:	movt	r3, #1
   410c4:	str	r3, [sp, #36]	; 0x24
   410c8:	add	r3, sp, #20
   410cc:	str	r3, [sp, #56]	; 0x38
   410d0:	str	r2, [sp, #20]
   410d4:	mov	r3, #0
   410d8:	str	r3, [sp, #24]
   410dc:	str	r3, [sp, #28]
   410e0:	ldr	r1, [r4, #20]
   410e4:	add	r0, sp, #32
   410e8:	bl	183a0 <fputs@plt+0x722c>
   410ec:	ldr	r3, [sp, #24]
   410f0:	cmp	r3, #0
   410f4:	ble	41088 <fputs@plt+0x2ff14>
   410f8:	ldrh	r3, [r8, #2]
   410fc:	and	r3, r3, #4096	; 0x1000
   41100:	ldrh	r2, [r5, #28]
   41104:	orr	r3, r3, r2
   41108:	orr	r3, r3, #2
   4110c:	strh	r3, [r5, #28]
   41110:	ldrh	r3, [r6, #28]
   41114:	orr	r3, r3, #1
   41118:	strh	r3, [r6, #28]
   4111c:	mov	r0, #1
   41120:	b	40d48 <fputs@plt+0x2fbd4>
   41124:	tst	r2, #2048	; 0x800
   41128:	beq	40d28 <fputs@plt+0x2fbb4>
   4112c:	ldr	r8, [r6, #20]
   41130:	mov	r3, #52	; 0x34
   41134:	movw	r2, #50728	; 0xc628
   41138:	movt	r2, #8
   4113c:	mov	r1, r6
   41140:	mov	r0, r7
   41144:	bl	395fc <fputs@plt+0x28488>
   41148:	ldr	r1, [r4, #20]
   4114c:	mov	r0, r5
   41150:	bl	1810c <fputs@plt+0x6f98>
   41154:	ldr	r3, [r6, #20]
   41158:	cmp	r3, r8
   4115c:	beq	40d28 <fputs@plt+0x2fbb4>
   41160:	ldr	r3, [r4, #4]
   41164:	orr	r3, r3, #32
   41168:	str	r3, [r4, #4]
   4116c:	b	40d28 <fputs@plt+0x2fbb4>
   41170:	mov	r3, #52	; 0x34
   41174:	movw	r2, #50740	; 0xc634
   41178:	movt	r2, #8
   4117c:	mov	r1, r6
   41180:	mov	r0, r7
   41184:	bl	395fc <fputs@plt+0x28488>
   41188:	b	40d28 <fputs@plt+0x2fbb4>
   4118c:	mov	r0, #1
   41190:	bx	lr
   41194:	mvn	r3, #0
   41198:	str	r3, [r4, #28]
   4119c:	b	40f90 <fputs@plt+0x2fe1c>
   411a0:	andeq	r0, r0, r0
   411a4:	svccc	0x00f00000	; IMB
   411a8:	andeq	r0, r0, r0
   411ac:	movmi	r0, r0
   411b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   411b4:	strd	r6, [sp, #8]
   411b8:	strd	r8, [sp, #16]
   411bc:	strd	sl, [sp, #24]
   411c0:	str	lr, [sp, #32]
   411c4:	sub	sp, sp, #36	; 0x24
   411c8:	subs	fp, r2, #0
   411cc:	moveq	r0, #0
   411d0:	beq	412bc <fputs@plt+0x30148>
   411d4:	str	r3, [sp, #8]
   411d8:	mov	r8, r1
   411dc:	str	r0, [sp, #20]
   411e0:	ldr	r3, [r1]
   411e4:	ldr	r3, [r3]
   411e8:	str	r3, [sp, #16]
   411ec:	ldr	r3, [r0]
   411f0:	str	r3, [sp, #12]
   411f4:	ldr	r4, [fp, #4]
   411f8:	ldr	r3, [fp]
   411fc:	cmp	r3, #0
   41200:	ble	41344 <fputs@plt+0x301d0>
   41204:	add	r4, r4, #20
   41208:	mov	r7, #0
   4120c:	b	41250 <fputs@plt+0x300dc>
   41210:	add	r1, sp, #28
   41214:	mov	r0, r5
   41218:	bl	18870 <fputs@plt+0x76fc>
   4121c:	cmp	r0, #0
   41220:	beq	412d8 <fputs@plt+0x30164>
   41224:	ldr	r3, [sp, #28]
   41228:	sub	r1, r3, #1
   4122c:	movw	r2, #65534	; 0xfffe
   41230:	cmp	r1, r2
   41234:	bhi	41298 <fputs@plt+0x30124>
   41238:	strh	r3, [sl, #-4]
   4123c:	add	r7, r7, #1
   41240:	add	r4, r4, #20
   41244:	ldr	r3, [fp]
   41248:	cmp	r3, r7
   4124c:	ble	41344 <fputs@plt+0x301d0>
   41250:	mov	sl, r4
   41254:	ldr	r6, [r4, #-20]	; 0xffffffec
   41258:	mov	r0, r6
   4125c:	bl	184d0 <fputs@plt+0x735c>
   41260:	mov	r5, r0
   41264:	ldr	r3, [sp, #8]
   41268:	ldrb	r3, [r3]
   4126c:	cmp	r3, #71	; 0x47
   41270:	beq	41210 <fputs@plt+0x3009c>
   41274:	mov	r2, r0
   41278:	ldr	r1, [r8]
   4127c:	ldr	r0, [sp, #12]
   41280:	bl	1843c <fputs@plt+0x72c8>
   41284:	str	r0, [sp, #28]
   41288:	cmp	r0, #0
   4128c:	strhgt	r0, [r4, #-4]
   41290:	ble	41210 <fputs@plt+0x3009c>
   41294:	b	4123c <fputs@plt+0x300c8>
   41298:	ldr	r3, [sp, #16]
   4129c:	str	r3, [sp]
   412a0:	ldr	r3, [sp, #8]
   412a4:	add	r2, r7, #1
   412a8:	movw	r1, #49156	; 0xc004
   412ac:	movt	r1, #8
   412b0:	ldr	r0, [sp, #12]
   412b4:	bl	3907c <fputs@plt+0x27f08>
   412b8:	mov	r0, #1
   412bc:	add	sp, sp, #36	; 0x24
   412c0:	ldrd	r4, [sp]
   412c4:	ldrd	r6, [sp, #8]
   412c8:	ldrd	r8, [sp, #16]
   412cc:	ldrd	sl, [sp, #24]
   412d0:	add	sp, sp, #32
   412d4:	pop	{pc}		; (ldr pc, [sp], #4)
   412d8:	mov	r3, #0
   412dc:	strh	r3, [sl, #-4]
   412e0:	mov	r1, r6
   412e4:	ldr	r0, [sp, #20]
   412e8:	bl	39690 <fputs@plt+0x2851c>
   412ec:	subs	r5, r0, #0
   412f0:	bne	4135c <fputs@plt+0x301e8>
   412f4:	ldr	r3, [r8]
   412f8:	ldr	r2, [r3]
   412fc:	cmp	r2, #0
   41300:	ble	4123c <fputs@plt+0x300c8>
   41304:	mov	r9, #0
   41308:	ldr	r3, [r3, #4]
   4130c:	mvn	r2, #0
   41310:	ldr	r1, [r3, r9]
   41314:	mov	r0, r6
   41318:	bl	1ec54 <fputs@plt+0xdae0>
   4131c:	cmp	r0, #0
   41320:	addeq	r3, r5, #1
   41324:	strheq	r3, [sl, #-4]
   41328:	add	r5, r5, #1
   4132c:	ldr	r3, [r8]
   41330:	add	r9, r9, #20
   41334:	ldr	r2, [r3]
   41338:	cmp	r2, r5
   4133c:	bgt	41308 <fputs@plt+0x30194>
   41340:	b	4123c <fputs@plt+0x300c8>
   41344:	ldr	r3, [sp, #8]
   41348:	mov	r2, fp
   4134c:	mov	r1, r8
   41350:	ldr	r0, [sp, #12]
   41354:	bl	394dc <fputs@plt+0x28368>
   41358:	b	412bc <fputs@plt+0x30148>
   4135c:	mov	r0, #1
   41360:	b	412bc <fputs@plt+0x30148>
   41364:	strd	r4, [sp, #-36]!	; 0xffffffdc
   41368:	strd	r6, [sp, #8]
   4136c:	strd	r8, [sp, #16]
   41370:	strd	sl, [sp, #24]
   41374:	str	lr, [sp, #32]
   41378:	sub	sp, sp, #124	; 0x7c
   4137c:	str	r1, [sp, #20]
   41380:	ldr	r3, [r1, #8]
   41384:	ands	r2, r3, #4
   41388:	str	r2, [sp, #28]
   4138c:	movne	r0, #1
   41390:	bne	41c28 <fputs@plt+0x30ab4>
   41394:	ldr	r8, [r0, #24]
   41398:	ldr	sl, [r0]
   4139c:	ldr	r2, [sl]
   413a0:	str	r2, [sp, #12]
   413a4:	tst	r3, #32
   413a8:	beq	41478 <fputs@plt+0x30304>
   413ac:	ldr	r7, [sp, #20]
   413b0:	ldr	r3, [r7, #48]	; 0x30
   413b4:	str	r3, [sp, #36]	; 0x24
   413b8:	adds	r3, r3, #0
   413bc:	movne	r3, #1
   413c0:	str	r3, [sp, #32]
   413c4:	mov	r3, #0
   413c8:	str	r3, [sp, #24]
   413cc:	movw	fp, #4964	; 0x1364
   413d0:	movt	fp, #4
   413d4:	movw	r3, #3160	; 0xc58
   413d8:	movt	r3, #4
   413dc:	str	r3, [sp, #16]
   413e0:	ldr	r3, [r7, #8]
   413e4:	orr	r3, r3, #4
   413e8:	str	r3, [r7, #8]
   413ec:	mov	r3, #0
   413f0:	str	r3, [sp, #92]	; 0x5c
   413f4:	str	r3, [sp, #96]	; 0x60
   413f8:	str	r3, [sp, #100]	; 0x64
   413fc:	str	r3, [sp, #104]	; 0x68
   41400:	str	r3, [sp, #108]	; 0x6c
   41404:	str	r3, [sp, #112]	; 0x70
   41408:	str	r3, [sp, #116]	; 0x74
   4140c:	str	sl, [sp, #88]	; 0x58
   41410:	ldr	r1, [r7, #56]	; 0x38
   41414:	add	r0, sp, #88	; 0x58
   41418:	bl	39690 <fputs@plt+0x2851c>
   4141c:	cmp	r0, #0
   41420:	bne	41c14 <fputs@plt+0x30aa0>
   41424:	ldr	r1, [r7, #60]	; 0x3c
   41428:	add	r0, sp, #88	; 0x58
   4142c:	bl	39690 <fputs@plt+0x2851c>
   41430:	subs	r3, r0, #0
   41434:	str	r3, [sp, #8]
   41438:	bne	41c1c <fputs@plt+0x30aa8>
   4143c:	ldr	r3, [r7, #8]
   41440:	tst	r3, #32768	; 0x8000
   41444:	beq	41460 <fputs@plt+0x302ec>
   41448:	ldr	r3, [r7, #28]
   4144c:	ldr	r3, [r3, #28]
   41450:	ldr	r2, [r7, #44]	; 0x2c
   41454:	str	r2, [r3, #44]	; 0x2c
   41458:	mov	r3, #0
   4145c:	str	r3, [r7, #44]	; 0x2c
   41460:	ldr	r6, [r7, #28]
   41464:	ldr	r3, [r6]
   41468:	cmp	r3, #0
   4146c:	ble	415b0 <fputs@plt+0x3043c>
   41470:	ldr	r5, [sp, #8]
   41474:	b	414e4 <fputs@plt+0x30370>
   41478:	mov	r2, r8
   4147c:	mov	r0, sl
   41480:	bl	1cf08 <fputs@plt+0xbd94>
   41484:	ldr	r3, [sl, #68]	; 0x44
   41488:	cmp	r3, #0
   4148c:	movne	r0, #2
   41490:	bne	41c28 <fputs@plt+0x30ab4>
   41494:	ldr	r3, [sp, #12]
   41498:	ldrb	r3, [r3, #69]	; 0x45
   4149c:	cmp	r3, #0
   414a0:	movne	r0, #2
   414a4:	moveq	r0, #1
   414a8:	b	41c28 <fputs@plt+0x30ab4>
   414ac:	ldr	r4, [sp, #8]
   414b0:	b	41520 <fputs@plt+0x303ac>
   414b4:	add	r3, r5, r5, lsl #3
   414b8:	add	r6, r6, r3, lsl #3
   414bc:	adds	r4, r4, #0
   414c0:	movne	r4, #1
   414c4:	ldrb	r3, [r6, #45]	; 0x2d
   414c8:	bfi	r3, r4, #3, #1
   414cc:	strb	r3, [r6, #45]	; 0x2d
   414d0:	add	r5, r5, #1
   414d4:	ldr	r6, [r7, #28]
   414d8:	ldr	r3, [r6]
   414dc:	cmp	r3, r5
   414e0:	ble	415b0 <fputs@plt+0x3043c>
   414e4:	add	r3, r5, r5, lsl #3
   414e8:	add	r3, r6, r3, lsl #3
   414ec:	ldr	r3, [r3, #28]
   414f0:	cmp	r3, #0
   414f4:	beq	414d0 <fputs@plt+0x3035c>
   414f8:	ldr	r9, [sl, #496]	; 0x1f0
   414fc:	cmp	r8, #0
   41500:	beq	414ac <fputs@plt+0x30338>
   41504:	ldr	r4, [sp, #8]
   41508:	mov	r3, r8
   4150c:	ldr	r2, [r3, #20]
   41510:	add	r4, r4, r2
   41514:	ldr	r3, [r3, #16]
   41518:	cmp	r3, #0
   4151c:	bne	4150c <fputs@plt+0x30398>
   41520:	add	r3, r5, r5, lsl #3
   41524:	add	r3, r6, r3, lsl #3
   41528:	ldr	r3, [r3, #16]
   4152c:	cmp	r3, #0
   41530:	strne	r3, [sl, #496]	; 0x1f0
   41534:	add	r3, r5, r5, lsl #3
   41538:	add	r3, r6, r3, lsl #3
   4153c:	ldr	r1, [r3, #28]
   41540:	mov	r3, #0
   41544:	str	r3, [sp, #68]	; 0x44
   41548:	str	r3, [sp, #72]	; 0x48
   4154c:	str	r3, [sp, #76]	; 0x4c
   41550:	ldr	r3, [sp, #16]
   41554:	str	r3, [sp, #60]	; 0x3c
   41558:	str	fp, [sp, #64]	; 0x40
   4155c:	str	sl, [sp, #56]	; 0x38
   41560:	str	r8, [sp, #80]	; 0x50
   41564:	add	r0, sp, #56	; 0x38
   41568:	bl	1810c <fputs@plt+0x6f98>
   4156c:	str	r9, [sl, #496]	; 0x1f0
   41570:	ldr	r3, [sl, #68]	; 0x44
   41574:	cmp	r3, #0
   41578:	bne	41c24 <fputs@plt+0x30ab0>
   4157c:	ldr	r3, [sp, #12]
   41580:	ldrb	r3, [r3, #69]	; 0x45
   41584:	cmp	r3, #0
   41588:	bne	41c44 <fputs@plt+0x30ad0>
   4158c:	cmp	r8, #0
   41590:	beq	414b4 <fputs@plt+0x30340>
   41594:	mov	r3, r8
   41598:	ldr	r2, [r3, #20]
   4159c:	sub	r4, r4, r2
   415a0:	ldr	r3, [r3, #16]
   415a4:	cmp	r3, #0
   415a8:	bne	41598 <fputs@plt+0x30424>
   415ac:	b	414b4 <fputs@plt+0x30340>
   415b0:	mov	r3, #1
   415b4:	strh	r3, [sp, #116]	; 0x74
   415b8:	ldr	r3, [r7, #28]
   415bc:	str	r3, [sp, #92]	; 0x5c
   415c0:	str	r8, [sp, #104]	; 0x68
   415c4:	ldr	r1, [r7]
   415c8:	add	r0, sp, #88	; 0x58
   415cc:	bl	397c0 <fputs@plt+0x2864c>
   415d0:	cmp	r0, #0
   415d4:	bne	41c4c <fputs@plt+0x30ad8>
   415d8:	ldr	r5, [r7, #36]	; 0x24
   415dc:	cmp	r5, #0
   415e0:	beq	4165c <fputs@plt+0x304e8>
   415e4:	ldrh	r3, [sp, #116]	; 0x74
   415e8:	and	r3, r3, #4096	; 0x1000
   415ec:	ldr	r2, [r7, #8]
   415f0:	orr	r3, r3, r2
   415f4:	orr	r3, r3, #8
   415f8:	str	r3, [r7, #8]
   415fc:	ldr	r1, [r7, #40]	; 0x28
   41600:	adds	r3, r1, #0
   41604:	movne	r3, #1
   41608:	cmp	r5, #0
   4160c:	movne	r3, #0
   41610:	cmp	r3, #0
   41614:	bne	41674 <fputs@plt+0x30500>
   41618:	ldr	r3, [r7]
   4161c:	str	r3, [sp, #96]	; 0x60
   41620:	add	r0, sp, #88	; 0x58
   41624:	bl	39690 <fputs@plt+0x2851c>
   41628:	cmp	r0, #0
   4162c:	bne	41c54 <fputs@plt+0x30ae0>
   41630:	ldr	r1, [r7, #32]
   41634:	add	r0, sp, #88	; 0x58
   41638:	bl	39690 <fputs@plt+0x2851c>
   4163c:	subs	r6, r0, #0
   41640:	bne	41c5c <fputs@plt+0x30ae8>
   41644:	ldr	r2, [r7, #28]
   41648:	ldr	r3, [r2]
   4164c:	cmp	r3, #0
   41650:	ble	416d8 <fputs@plt+0x30564>
   41654:	mov	r4, r6
   41658:	b	416a0 <fputs@plt+0x3052c>
   4165c:	ldrh	r3, [sp, #116]	; 0x74
   41660:	tst	r3, #2
   41664:	biceq	r3, r3, #1
   41668:	strheq	r3, [sp, #116]	; 0x74
   4166c:	beq	415fc <fputs@plt+0x30488>
   41670:	b	415e4 <fputs@plt+0x30470>
   41674:	movw	r1, #50752	; 0xc640
   41678:	movt	r1, #8
   4167c:	mov	r0, sl
   41680:	bl	3907c <fputs@plt+0x27f08>
   41684:	mov	r0, #2
   41688:	b	41c28 <fputs@plt+0x30ab4>
   4168c:	add	r4, r4, #1
   41690:	ldr	r2, [r7, #28]
   41694:	ldr	r3, [r2]
   41698:	cmp	r3, r4
   4169c:	ble	416d8 <fputs@plt+0x30564>
   416a0:	add	r3, r4, r4, lsl #3
   416a4:	add	r3, r2, r3, lsl #3
   416a8:	ldrb	r3, [r3, #45]	; 0x2d
   416ac:	tst	r3, #4
   416b0:	beq	4168c <fputs@plt+0x30518>
   416b4:	add	r3, r4, #1
   416b8:	add	r3, r3, r3, lsl #3
   416bc:	ldr	r1, [r2, r3, lsl #3]
   416c0:	add	r0, sp, #88	; 0x58
   416c4:	bl	397c0 <fputs@plt+0x2864c>
   416c8:	cmp	r0, #0
   416cc:	beq	4168c <fputs@plt+0x30518>
   416d0:	mov	r0, #2
   416d4:	b	41c28 <fputs@plt+0x30ab4>
   416d8:	mov	r3, #0
   416dc:	str	r3, [sp, #104]	; 0x68
   416e0:	ldrh	r3, [sp, #116]	; 0x74
   416e4:	orr	r3, r3, #1
   416e8:	strh	r3, [sp, #116]	; 0x74
   416ec:	ldr	r3, [r7, #8]
   416f0:	tst	r3, #32768	; 0x8000
   416f4:	beq	41710 <fputs@plt+0x3059c>
   416f8:	ldr	r3, [r7, #28]
   416fc:	ldr	r3, [r3, #28]
   41700:	ldr	r2, [r3, #44]	; 0x2c
   41704:	str	r2, [r7, #44]	; 0x2c
   41708:	mov	r2, #0
   4170c:	str	r2, [r3, #44]	; 0x2c
   41710:	ldr	r3, [sp, #32]
   41714:	ldr	r2, [sp, #24]
   41718:	cmp	r3, r2
   4171c:	ble	4182c <fputs@plt+0x306b8>
   41720:	ldr	r3, [sp, #12]
   41724:	ldrb	r3, [r3, #69]	; 0x45
   41728:	cmp	r3, #0
   4172c:	bne	41c64 <fputs@plt+0x30af0>
   41730:	cmp	r5, #0
   41734:	bne	41854 <fputs@plt+0x306e0>
   41738:	ldr	r3, [r7, #52]	; 0x34
   4173c:	cmp	r3, #0
   41740:	beq	4175c <fputs@plt+0x305e8>
   41744:	ldr	r1, [r7]
   41748:	ldr	r2, [r3]
   4174c:	ldr	r1, [r1]
   41750:	ldr	r2, [r2]
   41754:	cmp	r1, r2
   41758:	bne	418d8 <fputs@plt+0x30764>
   4175c:	ldr	r7, [r7, #48]	; 0x30
   41760:	ldr	r3, [sp, #24]
   41764:	add	r3, r3, #1
   41768:	str	r3, [sp, #24]
   4176c:	cmp	r7, #0
   41770:	bne	413e0 <fputs@plt+0x3026c>
   41774:	ldr	r3, [sp, #36]	; 0x24
   41778:	cmp	r3, #0
   4177c:	moveq	r0, #1
   41780:	beq	41c28 <fputs@plt+0x30ab4>
   41784:	ldr	r3, [sp, #20]
   41788:	ldr	r7, [r3, #44]	; 0x2c
   4178c:	cmp	r7, #0
   41790:	beq	41c7c <fputs@plt+0x30b08>
   41794:	ldr	r3, [sl]
   41798:	mov	r2, r3
   4179c:	str	r3, [sp, #12]
   417a0:	ldr	r3, [r7]
   417a4:	ldr	r2, [r2, #100]	; 0x64
   417a8:	cmp	r3, r2
   417ac:	bgt	41920 <fputs@plt+0x307ac>
   417b0:	cmp	r3, #0
   417b4:	ble	417e8 <fputs@plt+0x30674>
   417b8:	mov	r2, r6
   417bc:	ldr	r1, [sp, #28]
   417c0:	ldr	r3, [r7, #4]
   417c4:	add	r3, r3, r1
   417c8:	ldrb	r0, [r3, #13]
   417cc:	bfc	r0, #0, #1
   417d0:	strb	r0, [r3, #13]
   417d4:	add	r2, r2, #1
   417d8:	add	r1, r1, #20
   417dc:	ldr	r3, [r7]
   417e0:	cmp	r2, r3
   417e4:	blt	417c0 <fputs@plt+0x3064c>
   417e8:	mov	r3, #0
   417ec:	ldr	r2, [sp, #20]
   417f0:	str	r3, [r2, #52]	; 0x34
   417f4:	ldr	r3, [r2, #48]	; 0x30
   417f8:	cmp	r3, #0
   417fc:	beq	41818 <fputs@plt+0x306a4>
   41800:	str	r2, [r3, #52]	; 0x34
   41804:	ldr	r2, [r2, #48]	; 0x30
   41808:	ldr	r3, [r2, #48]	; 0x30
   4180c:	cmp	r3, #0
   41810:	bne	41800 <fputs@plt+0x3068c>
   41814:	str	r2, [sp, #20]
   41818:	str	r6, [sp, #44]	; 0x2c
   4181c:	str	r6, [sp, #36]	; 0x24
   41820:	str	sl, [sp, #16]
   41824:	mov	r8, r7
   41828:	b	41b84 <fputs@plt+0x30a10>
   4182c:	movw	r3, #50796	; 0xc66c
   41830:	movt	r3, #8
   41834:	ldr	r2, [r7, #44]	; 0x2c
   41838:	mov	r1, r7
   4183c:	add	r0, sp, #88	; 0x58
   41840:	bl	411b0 <fputs@plt+0x3003c>
   41844:	cmp	r0, #0
   41848:	beq	41720 <fputs@plt+0x305ac>
   4184c:	mov	r0, #2
   41850:	b	41c28 <fputs@plt+0x30ab4>
   41854:	movw	r3, #50804	; 0xc674
   41858:	movt	r3, #8
   4185c:	mov	r2, r5
   41860:	mov	r1, r7
   41864:	add	r0, sp, #88	; 0x58
   41868:	bl	411b0 <fputs@plt+0x3003c>
   4186c:	cmp	r0, #0
   41870:	bne	41c6c <fputs@plt+0x30af8>
   41874:	ldr	r3, [sp, #12]
   41878:	ldrb	r3, [r3, #69]	; 0x45
   4187c:	cmp	r3, #0
   41880:	bne	41c74 <fputs@plt+0x30b00>
   41884:	ldr	r3, [r5, #4]
   41888:	ldr	r1, [r5]
   4188c:	cmp	r1, #0
   41890:	ble	41738 <fputs@plt+0x305c4>
   41894:	ldr	r2, [r3]
   41898:	ldr	r2, [r2, #4]
   4189c:	tst	r2, #2
   418a0:	bne	418c0 <fputs@plt+0x3074c>
   418a4:	add	r0, r0, #1
   418a8:	cmp	r0, r1
   418ac:	beq	41738 <fputs@plt+0x305c4>
   418b0:	ldr	r2, [r3, #20]!
   418b4:	ldr	r2, [r2, #4]
   418b8:	tst	r2, #2
   418bc:	beq	418a4 <fputs@plt+0x30730>
   418c0:	movw	r1, #50812	; 0xc67c
   418c4:	movt	r1, #8
   418c8:	mov	r0, sl
   418cc:	bl	3907c <fputs@plt+0x27f08>
   418d0:	mov	r0, #2
   418d4:	b	41c28 <fputs@plt+0x30ab4>
   418d8:	ldr	r2, [r3, #8]
   418dc:	tst	r2, #256	; 0x100
   418e0:	beq	418fc <fputs@plt+0x30788>
   418e4:	movw	r1, #50872	; 0xc6b8
   418e8:	movt	r1, #8
   418ec:	mov	r0, sl
   418f0:	bl	3907c <fputs@plt+0x27f08>
   418f4:	mov	r0, #2
   418f8:	b	41c28 <fputs@plt+0x30ab4>
   418fc:	ldrb	r0, [r3, #4]
   41900:	bl	1a40c <fputs@plt+0x9298>
   41904:	mov	r2, r0
   41908:	movw	r1, #50920	; 0xc6e8
   4190c:	movt	r1, #8
   41910:	mov	r0, sl
   41914:	bl	3907c <fputs@plt+0x27f08>
   41918:	mov	r0, #2
   4191c:	b	41c28 <fputs@plt+0x30ab4>
   41920:	movw	r1, #51004	; 0xc73c
   41924:	movt	r1, #8
   41928:	mov	r0, sl
   4192c:	bl	3907c <fputs@plt+0x27f08>
   41930:	b	41960 <fputs@plt+0x307ec>
   41934:	ldr	sl, [sp, #16]
   41938:	ldr	r3, [sp, #24]
   4193c:	ldr	r3, [r3]
   41940:	str	r3, [sp]
   41944:	movw	r3, #50796	; 0xc66c
   41948:	movt	r3, #8
   4194c:	add	r2, fp, #1
   41950:	movw	r1, #49156	; 0xc004
   41954:	movt	r1, #8
   41958:	mov	r0, sl
   4195c:	bl	3907c <fputs@plt+0x27f08>
   41960:	mov	r0, #2
   41964:	b	41c28 <fputs@plt+0x30ab4>
   41968:	ldr	r2, [sp, #8]
   4196c:	ldr	r1, [sp, #24]
   41970:	ldr	r0, [sp, #16]
   41974:	bl	1843c <fputs@plt+0x72c8>
   41978:	mov	r9, r0
   4197c:	str	r0, [sp, #52]	; 0x34
   41980:	cmp	r0, #0
   41984:	beq	41a5c <fputs@plt+0x308e8>
   41988:	ldr	r3, [sp, #52]	; 0x34
   4198c:	cmp	r3, #0
   41990:	movle	r3, #1
   41994:	strle	r3, [sp, #32]
   41998:	bgt	419f8 <fputs@plt+0x30884>
   4199c:	add	fp, fp, #1
   419a0:	add	r4, r4, #20
   419a4:	ldr	r3, [r8]
   419a8:	cmp	fp, r3
   419ac:	bge	41b68 <fputs@plt+0x309f4>
   419b0:	str	sl, [sp, #52]	; 0x34
   419b4:	ldrb	r3, [r4, #13]
   419b8:	tst	r3, #1
   419bc:	bne	4199c <fputs@plt+0x30828>
   419c0:	ldr	r0, [r4]
   419c4:	bl	184d0 <fputs@plt+0x735c>
   419c8:	str	r0, [sp, #8]
   419cc:	add	r1, sp, #52	; 0x34
   419d0:	bl	18870 <fputs@plt+0x76fc>
   419d4:	cmp	r0, #0
   419d8:	beq	41968 <fputs@plt+0x307f4>
   419dc:	ldr	r3, [sp, #52]	; 0x34
   419e0:	cmp	r3, #0
   419e4:	ble	41934 <fputs@plt+0x307c0>
   419e8:	ldr	r2, [sp, #24]
   419ec:	ldr	r2, [r2]
   419f0:	cmp	r3, r2
   419f4:	bgt	41934 <fputs@plt+0x307c0>
   419f8:	mov	r2, r5
   419fc:	mov	r1, #132	; 0x84
   41a00:	ldr	r0, [sp, #12]
   41a04:	bl	1e67c <fputs@plt+0xd508>
   41a08:	cmp	r0, #0
   41a0c:	beq	41960 <fputs@plt+0x307ec>
   41a10:	ldr	r3, [r0, #4]
   41a14:	orr	r3, r3, #1024	; 0x400
   41a18:	str	r3, [r0, #4]
   41a1c:	ldr	r3, [sp, #52]	; 0x34
   41a20:	str	r3, [r0, #8]
   41a24:	ldr	r2, [r4]
   41a28:	ldr	r3, [sp, #8]
   41a2c:	cmp	r3, r2
   41a30:	streq	r0, [r4]
   41a34:	bne	41b50 <fputs@plt+0x309dc>
   41a38:	ldr	r1, [sp, #8]
   41a3c:	ldr	r0, [sp, #12]
   41a40:	bl	25c4c <fputs@plt+0x14ad8>
   41a44:	ldr	r3, [sp, #52]	; 0x34
   41a48:	strh	r3, [r4, #16]
   41a4c:	ldrb	r3, [r4, #13]
   41a50:	orr	r3, r3, #1
   41a54:	strb	r3, [r4, #13]
   41a58:	b	4199c <fputs@plt+0x30828>
   41a5c:	mov	r2, r5
   41a60:	ldr	r1, [sp, #8]
   41a64:	ldr	r6, [sp, #12]
   41a68:	mov	r0, r6
   41a6c:	bl	228ec <fputs@plt+0x11778>
   41a70:	str	r0, [sp, #28]
   41a74:	ldrb	r3, [r6, #69]	; 0x45
   41a78:	cmp	r3, #0
   41a7c:	beq	41a90 <fputs@plt+0x3091c>
   41a80:	ldr	r1, [sp, #28]
   41a84:	ldr	r0, [sp, #12]
   41a88:	bl	25c4c <fputs@plt+0x14ad8>
   41a8c:	b	41988 <fputs@plt+0x30814>
   41a90:	ldr	r3, [sp, #20]
   41a94:	ldr	r7, [r3]
   41a98:	str	r5, [sp, #68]	; 0x44
   41a9c:	str	r5, [sp, #72]	; 0x48
   41aa0:	str	r5, [sp, #76]	; 0x4c
   41aa4:	str	r5, [sp, #80]	; 0x50
   41aa8:	str	r5, [sp, #84]	; 0x54
   41aac:	ldr	r2, [sp, #16]
   41ab0:	str	r2, [sp, #56]	; 0x38
   41ab4:	ldr	r3, [r3, #28]
   41ab8:	str	r3, [sp, #60]	; 0x3c
   41abc:	str	r7, [sp, #64]	; 0x40
   41ac0:	mov	r3, #1
   41ac4:	strh	r3, [sp, #84]	; 0x54
   41ac8:	ldr	r6, [r2]
   41acc:	ldrb	r2, [r6, #73]	; 0x49
   41ad0:	str	r2, [sp, #40]	; 0x28
   41ad4:	strb	r3, [r6, #73]	; 0x49
   41ad8:	mov	r1, r0
   41adc:	add	r0, sp, #56	; 0x38
   41ae0:	bl	39690 <fputs@plt+0x2851c>
   41ae4:	ldr	r2, [sp, #40]	; 0x28
   41ae8:	strb	r2, [r6, #73]	; 0x49
   41aec:	subs	r6, r0, #0
   41af0:	movne	r6, r9
   41af4:	bne	41b44 <fputs@plt+0x309d0>
   41af8:	ldr	r3, [r7]
   41afc:	str	r3, [sp, #40]	; 0x28
   41b00:	cmp	r3, #0
   41b04:	ble	41b44 <fputs@plt+0x309d0>
   41b08:	ldr	r9, [r7, #4]
   41b0c:	mov	r7, r6
   41b10:	mov	r2, sl
   41b14:	ldr	r1, [sp, #28]
   41b18:	ldr	r0, [r9]
   41b1c:	bl	1ec54 <fputs@plt+0xdae0>
   41b20:	cmp	r0, #1
   41b24:	ble	41b40 <fputs@plt+0x309cc>
   41b28:	add	r7, r7, #1
   41b2c:	add	r9, r9, #20
   41b30:	ldr	r3, [sp, #40]	; 0x28
   41b34:	cmp	r7, r3
   41b38:	bne	41b10 <fputs@plt+0x3099c>
   41b3c:	b	41b44 <fputs@plt+0x309d0>
   41b40:	add	r6, r7, #1
   41b44:	str	r6, [sp, #52]	; 0x34
   41b48:	b	41a80 <fputs@plt+0x3090c>
   41b4c:	mov	r2, r3
   41b50:	ldr	r3, [r2, #12]
   41b54:	ldrb	r1, [r3]
   41b58:	cmp	r1, #95	; 0x5f
   41b5c:	beq	41b4c <fputs@plt+0x309d8>
   41b60:	str	r0, [r2, #12]
   41b64:	b	41a38 <fputs@plt+0x308c4>
   41b68:	ldr	r3, [sp, #20]
   41b6c:	ldr	r3, [r3, #52]	; 0x34
   41b70:	str	r3, [sp, #20]
   41b74:	ldr	r2, [sp, #32]
   41b78:	cmp	r3, #0
   41b7c:	cmpne	r2, #0
   41b80:	beq	41bb8 <fputs@plt+0x30a44>
   41b84:	ldr	r3, [sp, #20]
   41b88:	ldr	r3, [r3]
   41b8c:	str	r3, [sp, #24]
   41b90:	ldr	r4, [r8, #4]
   41b94:	ldr	r3, [r8]
   41b98:	cmp	r3, #0
   41b9c:	ble	41c7c <fputs@plt+0x30b08>
   41ba0:	ldr	r3, [sp, #44]	; 0x2c
   41ba4:	str	r3, [sp, #32]
   41ba8:	ldr	fp, [sp, #36]	; 0x24
   41bac:	mvn	sl, #0
   41bb0:	mov	r5, #0
   41bb4:	b	419b0 <fputs@plt+0x3083c>
   41bb8:	ldr	r6, [sp, #36]	; 0x24
   41bbc:	ldr	sl, [sp, #16]
   41bc0:	ldr	r2, [r8]
   41bc4:	cmp	r2, #0
   41bc8:	ble	41c7c <fputs@plt+0x30b08>
   41bcc:	ldr	r3, [r8, #4]
   41bd0:	ldrb	r1, [r3, #13]
   41bd4:	tst	r1, #1
   41bd8:	addne	r3, r3, #20
   41bdc:	beq	41bfc <fputs@plt+0x30a88>
   41be0:	add	r6, r6, #1
   41be4:	cmp	r6, r2
   41be8:	beq	41c7c <fputs@plt+0x30b08>
   41bec:	ldrb	r1, [r3, #13]
   41bf0:	add	r3, r3, #20
   41bf4:	tst	r1, #1
   41bf8:	bne	41be0 <fputs@plt+0x30a6c>
   41bfc:	add	r2, r6, #1
   41c00:	movw	r1, #51040	; 0xc760
   41c04:	movt	r1, #8
   41c08:	mov	r0, sl
   41c0c:	bl	3907c <fputs@plt+0x27f08>
   41c10:	b	41960 <fputs@plt+0x307ec>
   41c14:	mov	r0, #2
   41c18:	b	41c28 <fputs@plt+0x30ab4>
   41c1c:	mov	r0, #2
   41c20:	b	41c28 <fputs@plt+0x30ab4>
   41c24:	mov	r0, #2
   41c28:	add	sp, sp, #124	; 0x7c
   41c2c:	ldrd	r4, [sp]
   41c30:	ldrd	r6, [sp, #8]
   41c34:	ldrd	r8, [sp, #16]
   41c38:	ldrd	sl, [sp, #24]
   41c3c:	add	sp, sp, #32
   41c40:	pop	{pc}		; (ldr pc, [sp], #4)
   41c44:	mov	r0, #2
   41c48:	b	41c28 <fputs@plt+0x30ab4>
   41c4c:	mov	r0, #2
   41c50:	b	41c28 <fputs@plt+0x30ab4>
   41c54:	mov	r0, #2
   41c58:	b	41c28 <fputs@plt+0x30ab4>
   41c5c:	mov	r0, #2
   41c60:	b	41c28 <fputs@plt+0x30ab4>
   41c64:	mov	r0, #2
   41c68:	b	41c28 <fputs@plt+0x30ab4>
   41c6c:	mov	r0, #2
   41c70:	b	41c28 <fputs@plt+0x30ab4>
   41c74:	mov	r0, #2
   41c78:	b	41c28 <fputs@plt+0x30ab4>
   41c7c:	mov	r0, #1
   41c80:	b	41c28 <fputs@plt+0x30ab4>
   41c84:	push	{r1, r2, r3}
   41c88:	str	r4, [sp, #-8]!
   41c8c:	str	lr, [sp, #4]
   41c90:	sub	sp, sp, #12
   41c94:	mov	r4, r0
   41c98:	ldr	r1, [r0, #44]	; 0x2c
   41c9c:	ldr	r0, [r0]
   41ca0:	bl	214f4 <fputs@plt+0x10380>
   41ca4:	add	r2, sp, #24
   41ca8:	str	r2, [sp, #4]
   41cac:	ldr	r1, [sp, #20]
   41cb0:	ldr	r0, [r4]
   41cb4:	bl	38b50 <fputs@plt+0x279dc>
   41cb8:	str	r0, [r4, #44]	; 0x2c
   41cbc:	add	sp, sp, #12
   41cc0:	ldr	r4, [sp]
   41cc4:	ldr	lr, [sp, #4]
   41cc8:	add	sp, sp, #8
   41ccc:	add	sp, sp, #12
   41cd0:	bx	lr
   41cd4:	strd	r4, [sp, #-16]!
   41cd8:	str	r6, [sp, #8]
   41cdc:	str	lr, [sp, #12]
   41ce0:	cmp	r1, #0
   41ce4:	beq	41d48 <fputs@plt+0x30bd4>
   41ce8:	ldr	r3, [r0]
   41cec:	ldr	r2, [r3, #440]	; 0x1b8
   41cf0:	ldr	ip, [r3, #444]	; 0x1bc
   41cf4:	ldr	r1, [r3, #448]	; 0x1c0
   41cf8:	add	r3, r3, #448	; 0x1c0
   41cfc:	ldr	r3, [r3, #4]
   41d00:	adds	r4, r2, r1
   41d04:	adc	r5, ip, r3
   41d08:	cmp	r4, #1
   41d0c:	sbcs	r3, r5, #0
   41d10:	movlt	r0, #0
   41d14:	blt	41d38 <fputs@plt+0x30bc4>
   41d18:	movw	r3, #787	; 0x313
   41d1c:	str	r3, [r0, #80]	; 0x50
   41d20:	mov	r3, #2
   41d24:	strb	r3, [r0, #86]	; 0x56
   41d28:	movw	r1, #51104	; 0xc7a0
   41d2c:	movt	r1, #8
   41d30:	bl	41c84 <fputs@plt+0x30b10>
   41d34:	mov	r0, #1
   41d38:	ldrd	r4, [sp]
   41d3c:	ldr	r6, [sp, #8]
   41d40:	add	sp, sp, #12
   41d44:	pop	{pc}		; (ldr pc, [sp], #4)
   41d48:	ldrd	r2, [r0, #144]	; 0x90
   41d4c:	cmp	r2, #1
   41d50:	sbcs	r3, r3, #0
   41d54:	movlt	r0, r1
   41d58:	blt	41d38 <fputs@plt+0x30bc4>
   41d5c:	b	41d18 <fputs@plt+0x30ba4>
   41d60:	push	{r1, r2, r3}
   41d64:	push	{lr}		; (str lr, [sp, #-4]!)
   41d68:	sub	sp, sp, #8
   41d6c:	add	r2, sp, #16
   41d70:	str	r2, [sp, #4]
   41d74:	ldr	r1, [sp, #12]
   41d78:	bl	38b50 <fputs@plt+0x279dc>
   41d7c:	add	sp, sp, #8
   41d80:	pop	{lr}		; (ldr lr, [sp], #4)
   41d84:	add	sp, sp, #12
   41d88:	bx	lr
   41d8c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   41d90:	strd	r6, [sp, #8]
   41d94:	strd	r8, [sp, #16]
   41d98:	strd	sl, [sp, #24]
   41d9c:	str	lr, [sp, #32]
   41da0:	sub	sp, sp, #20
   41da4:	mov	r7, r3
   41da8:	ldr	fp, [sp, #56]	; 0x38
   41dac:	mov	r3, #0
   41db0:	str	r3, [sp, #12]
   41db4:	subs	r5, r1, #0
   41db8:	beq	41ecc <fputs@plt+0x30d58>
   41dbc:	mov	r6, r0
   41dc0:	mov	r8, r2
   41dc4:	ldrb	r4, [r5]
   41dc8:	cmp	r4, #159	; 0x9f
   41dcc:	cmpne	r4, #156	; 0x9c
   41dd0:	bne	41de8 <fputs@plt+0x30c74>
   41dd4:	ldr	r5, [r5, #12]
   41dd8:	ldrb	r4, [r5]
   41ddc:	cmp	r4, #156	; 0x9c
   41de0:	cmpne	r4, #159	; 0x9f
   41de4:	beq	41dd4 <fputs@plt+0x30c60>
   41de8:	cmp	r4, #157	; 0x9d
   41dec:	ldrbeq	r4, [r5, #38]	; 0x26
   41df0:	cmp	r4, #38	; 0x26
   41df4:	beq	41ed8 <fputs@plt+0x30d64>
   41df8:	cmp	r4, #155	; 0x9b
   41dfc:	beq	41f38 <fputs@plt+0x30dc4>
   41e00:	sub	r3, r4, #132	; 0x84
   41e04:	cmp	r4, #97	; 0x61
   41e08:	cmpne	r3, #1
   41e0c:	movwls	r9, #23480	; 0x5bb8
   41e10:	movtls	r9, #8
   41e14:	movls	sl, #1
   41e18:	bhi	42068 <fputs@plt+0x30ef4>
   41e1c:	mov	r0, r6
   41e20:	bl	1d2d4 <fputs@plt+0xc160>
   41e24:	mov	ip, r0
   41e28:	str	r0, [sp, #12]
   41e2c:	cmp	r0, #0
   41e30:	beq	42100 <fputs@plt+0x30f8c>
   41e34:	ldr	r3, [r5, #4]
   41e38:	tst	r3, #1024	; 0x400
   41e3c:	beq	41fd0 <fputs@plt+0x30e5c>
   41e40:	ldr	lr, [r5, #8]
   41e44:	asr	r3, lr, #31
   41e48:	asr	r1, sl, #31
   41e4c:	mul	r1, lr, r1
   41e50:	mla	r1, sl, r3, r1
   41e54:	umull	r2, r3, lr, sl
   41e58:	add	r3, r1, r3
   41e5c:	mov	r0, ip
   41e60:	bl	23868 <fputs@plt+0x126f4>
   41e64:	sub	r4, r4, #132	; 0x84
   41e68:	cmp	r4, #1
   41e6c:	cmpls	r7, #65	; 0x41
   41e70:	mov	r2, #1
   41e74:	moveq	r1, #67	; 0x43
   41e78:	movne	r1, r7
   41e7c:	ldr	r0, [sp, #12]
   41e80:	bl	3403c <fputs@plt+0x22ec8>
   41e84:	ldr	r0, [sp, #12]
   41e88:	ldrh	r3, [r0, #8]
   41e8c:	tst	r3, #12
   41e90:	bicne	r3, r3, #2
   41e94:	strhne	r3, [r0, #8]
   41e98:	cmp	r8, #1
   41e9c:	moveq	r4, #0
   41ea0:	bne	42010 <fputs@plt+0x30e9c>
   41ea4:	ldr	r3, [sp, #12]
   41ea8:	str	r3, [fp]
   41eac:	mov	r0, r4
   41eb0:	add	sp, sp, #20
   41eb4:	ldrd	r4, [sp]
   41eb8:	ldrd	r6, [sp, #8]
   41ebc:	ldrd	r8, [sp, #16]
   41ec0:	ldrd	sl, [sp, #24]
   41ec4:	add	sp, sp, #32
   41ec8:	pop	{pc}		; (ldr pc, [sp], #4)
   41ecc:	mov	r4, #0
   41ed0:	str	r4, [fp]
   41ed4:	b	41eac <fputs@plt+0x30d38>
   41ed8:	mov	r1, #0
   41edc:	ldr	r0, [r5, #8]
   41ee0:	bl	19284 <fputs@plt+0x8110>
   41ee4:	mov	r9, r0
   41ee8:	ldr	r1, [r5, #12]
   41eec:	ldr	r3, [sp, #60]	; 0x3c
   41ef0:	str	r3, [sp, #4]
   41ef4:	str	fp, [sp]
   41ef8:	mov	r3, r0
   41efc:	mov	r2, r8
   41f00:	mov	r0, r6
   41f04:	bl	41d8c <fputs@plt+0x30c18>
   41f08:	mov	r4, r0
   41f0c:	ldr	r0, [fp]
   41f10:	cmp	r0, #0
   41f14:	beq	41eac <fputs@plt+0x30d38>
   41f18:	mov	r2, #1
   41f1c:	mov	r1, r9
   41f20:	bl	340cc <fputs@plt+0x22f58>
   41f24:	mov	r2, #1
   41f28:	mov	r1, r7
   41f2c:	ldr	r0, [fp]
   41f30:	bl	3403c <fputs@plt+0x22ec8>
   41f34:	b	41eac <fputs@plt+0x30d38>
   41f38:	ldr	r5, [r5, #12]
   41f3c:	ldrb	r4, [r5]
   41f40:	add	r3, r4, #124	; 0x7c
   41f44:	uxtb	r3, r3
   41f48:	cmp	r3, #1
   41f4c:	bls	41fc0 <fputs@plt+0x30e4c>
   41f50:	mov	r3, #0
   41f54:	str	r3, [sp, #4]
   41f58:	add	r3, sp, #12
   41f5c:	str	r3, [sp]
   41f60:	mov	r3, r7
   41f64:	mov	r2, r8
   41f68:	mov	r1, r5
   41f6c:	mov	r0, r6
   41f70:	bl	41d8c <fputs@plt+0x30c18>
   41f74:	subs	r4, r0, #0
   41f78:	movne	r4, #0
   41f7c:	bne	41ea4 <fputs@plt+0x30d30>
   41f80:	ldr	r0, [sp, #12]
   41f84:	cmp	r0, #0
   41f88:	beq	41ea4 <fputs@plt+0x30d30>
   41f8c:	bl	1fdc8 <fputs@plt+0xec54>
   41f90:	ldr	r3, [sp, #12]
   41f94:	ldrh	r2, [r3, #8]
   41f98:	tst	r2, #8
   41f9c:	beq	42020 <fputs@plt+0x30eac>
   41fa0:	vldr	d7, [r3]
   41fa4:	vneg.f64	d7, d7
   41fa8:	vstr	d7, [r3]
   41fac:	mov	r2, r8
   41fb0:	mov	r1, r7
   41fb4:	ldr	r0, [sp, #12]
   41fb8:	bl	3403c <fputs@plt+0x22ec8>
   41fbc:	b	41ea4 <fputs@plt+0x30d30>
   41fc0:	movw	r9, #51136	; 0xc7c0
   41fc4:	movt	r9, #8
   41fc8:	mvn	sl, #0
   41fcc:	b	41e1c <fputs@plt+0x30ca8>
   41fd0:	ldr	r3, [r5, #8]
   41fd4:	mov	r2, r9
   41fd8:	movw	r1, #51140	; 0xc7c4
   41fdc:	movt	r1, #8
   41fe0:	mov	r0, r6
   41fe4:	bl	41d60 <fputs@plt+0x30bec>
   41fe8:	subs	r2, r0, #0
   41fec:	beq	42100 <fputs@plt+0x30f8c>
   41ff0:	movw	r3, #15440	; 0x3c50
   41ff4:	movt	r3, #1
   41ff8:	str	r3, [sp]
   41ffc:	mov	r3, #1
   42000:	mvn	r1, #0
   42004:	ldr	r0, [sp, #12]
   42008:	bl	2c57c <fputs@plt+0x1b408>
   4200c:	b	41e64 <fputs@plt+0x30cf0>
   42010:	mov	r1, r8
   42014:	bl	2d83c <fputs@plt+0x1c6c8>
   42018:	mov	r4, r0
   4201c:	b	41ea4 <fputs@plt+0x30d30>
   42020:	ldrd	r0, [r3]
   42024:	cmp	r1, #-2147483648	; 0x80000000
   42028:	cmpeq	r0, #0
   4202c:	beq	42040 <fputs@plt+0x30ecc>
   42030:	rsbs	r0, r0, #0
   42034:	rsc	r1, r1, #0
   42038:	strd	r0, [r3]
   4203c:	b	41fac <fputs@plt+0x30e38>
   42040:	mov	r0, #0
   42044:	mov	r1, #0
   42048:	movt	r1, #17376	; 0x43e0
   4204c:	strd	r0, [r3]
   42050:	ldr	r2, [sp, #12]
   42054:	ldrh	r3, [r2, #8]
   42058:	and	r3, r3, #15872	; 0x3e00
   4205c:	orr	r3, r3, #8
   42060:	strh	r3, [r2, #8]
   42064:	b	41fac <fputs@plt+0x30e38>
   42068:	cmp	r4, #101	; 0x65
   4206c:	beq	420e4 <fputs@plt+0x30f70>
   42070:	cmp	r4, #134	; 0x86
   42074:	movne	r4, #0
   42078:	bne	41ea4 <fputs@plt+0x30d30>
   4207c:	mov	r0, r6
   42080:	bl	1d2d4 <fputs@plt+0xc160>
   42084:	mov	r7, r0
   42088:	str	r0, [sp, #12]
   4208c:	cmp	r0, #0
   42090:	beq	42100 <fputs@plt+0x30f8c>
   42094:	ldr	r5, [r5, #8]
   42098:	add	r5, r5, #2
   4209c:	mov	r0, r5
   420a0:	bl	1c2f8 <fputs@plt+0xb184>
   420a4:	sub	r4, r0, #1
   420a8:	mov	r2, r4
   420ac:	mov	r1, r5
   420b0:	mov	r0, r6
   420b4:	bl	1558c <fputs@plt+0x4418>
   420b8:	add	r4, r4, r4, lsr #31
   420bc:	movw	r3, #15440	; 0x3c50
   420c0:	movt	r3, #1
   420c4:	str	r3, [sp]
   420c8:	mov	r3, #0
   420cc:	asr	r2, r4, #1
   420d0:	mov	r1, r0
   420d4:	mov	r0, r7
   420d8:	bl	2c2e0 <fputs@plt+0x1b16c>
   420dc:	mov	r4, #0
   420e0:	b	41ea4 <fputs@plt+0x30d30>
   420e4:	mov	r0, r6
   420e8:	bl	1d2d4 <fputs@plt+0xc160>
   420ec:	str	r0, [sp, #12]
   420f0:	cmp	r0, #0
   420f4:	beq	42100 <fputs@plt+0x30f8c>
   420f8:	mov	r4, #0
   420fc:	b	41ea4 <fputs@plt+0x30d30>
   42100:	mov	r0, r6
   42104:	bl	13e20 <fputs@plt+0x2cac>
   42108:	mov	r1, #0
   4210c:	mov	r0, r6
   42110:	bl	214f4 <fputs@plt+0x10380>
   42114:	ldr	r0, [sp, #12]
   42118:	bl	23518 <fputs@plt+0x123a4>
   4211c:	mov	r4, #7
   42120:	b	41eac <fputs@plt+0x30d38>
   42124:	ldr	ip, [r1, #12]
   42128:	cmp	ip, #0
   4212c:	bxne	lr
   42130:	strd	r4, [sp, #-20]!	; 0xffffffec
   42134:	strd	r6, [sp, #8]
   42138:	str	lr, [sp, #16]
   4213c:	sub	sp, sp, #20
   42140:	mov	r7, r3
   42144:	mov	r4, r1
   42148:	mov	r6, r0
   4214c:	str	ip, [sp, #12]
   42150:	ldr	r0, [r0]
   42154:	lsl	r5, r2, #4
   42158:	ldr	r1, [r1, #4]
   4215c:	add	r1, r1, r5
   42160:	ldrb	r3, [r1, #13]
   42164:	ldrb	r2, [r0, #66]	; 0x42
   42168:	ldr	r1, [r1, #4]
   4216c:	str	ip, [sp, #4]
   42170:	add	ip, sp, #12
   42174:	str	ip, [sp]
   42178:	bl	41d8c <fputs@plt+0x30c18>
   4217c:	ldr	r2, [sp, #12]
   42180:	cmp	r2, #0
   42184:	beq	42198 <fputs@plt+0x31024>
   42188:	mvn	r3, #7
   4218c:	mvn	r1, #0
   42190:	mov	r0, r6
   42194:	bl	25534 <fputs@plt+0x143c0>
   42198:	ldr	r2, [r4, #4]
   4219c:	add	r5, r2, r5
   421a0:	ldrb	r3, [r5, #13]
   421a4:	cmp	r3, #69	; 0x45
   421a8:	beq	421c0 <fputs@plt+0x3104c>
   421ac:	add	sp, sp, #20
   421b0:	ldrd	r4, [sp]
   421b4:	ldrd	r6, [sp, #8]
   421b8:	add	sp, sp, #16
   421bc:	pop	{pc}		; (ldr pc, [sp], #4)
   421c0:	mov	r2, r7
   421c4:	mov	r1, #39	; 0x27
   421c8:	mov	r0, r6
   421cc:	bl	2e44c <fputs@plt+0x1d2d8>
   421d0:	b	421ac <fputs@plt+0x31038>
   421d4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   421d8:	strd	r6, [sp, #8]
   421dc:	str	r8, [sp, #16]
   421e0:	str	lr, [sp, #20]
   421e4:	sub	sp, sp, #8
   421e8:	mov	r6, r0
   421ec:	mov	r7, r2
   421f0:	subs	r5, r3, #0
   421f4:	blt	42294 <fputs@plt+0x31120>
   421f8:	mov	r4, r1
   421fc:	ldrsh	r3, [r1, #32]
   42200:	cmp	r3, r5
   42204:	beq	42284 <fputs@plt+0x31110>
   42208:	ldrb	r3, [r1, #42]	; 0x2a
   4220c:	and	r2, r3, #16
   42210:	cmp	r2, #0
   42214:	movne	r8, #153	; 0x99
   42218:	moveq	r8, #47	; 0x2f
   4221c:	tst	r3, #32
   42220:	moveq	r3, r5
   42224:	bne	4226c <fputs@plt+0x310f8>
   42228:	ldr	r2, [sp, #32]
   4222c:	str	r2, [sp]
   42230:	mov	r2, r7
   42234:	mov	r1, r8
   42238:	mov	r0, r6
   4223c:	bl	2dd84 <fputs@plt+0x1cc10>
   42240:	ldr	r3, [sp, #32]
   42244:	mov	r2, r5
   42248:	mov	r1, r4
   4224c:	mov	r0, r6
   42250:	bl	42124 <fputs@plt+0x30fb0>
   42254:	add	sp, sp, #8
   42258:	ldrd	r4, [sp]
   4225c:	ldrd	r6, [sp, #8]
   42260:	ldr	r8, [sp, #16]
   42264:	add	sp, sp, #20
   42268:	pop	{pc}		; (ldr pc, [sp], #4)
   4226c:	mov	r0, r1
   42270:	bl	191f0 <fputs@plt+0x807c>
   42274:	sxth	r1, r5
   42278:	bl	1922c <fputs@plt+0x80b8>
   4227c:	mov	r3, r0
   42280:	b	42228 <fputs@plt+0x310b4>
   42284:	ldr	r3, [sp, #32]
   42288:	mov	r1, #103	; 0x67
   4228c:	bl	2e4d0 <fputs@plt+0x1d35c>
   42290:	b	42240 <fputs@plt+0x310cc>
   42294:	ldr	r3, [sp, #32]
   42298:	mov	r1, #103	; 0x67
   4229c:	bl	2e4d0 <fputs@plt+0x1d35c>
   422a0:	b	42254 <fputs@plt+0x310e0>
   422a4:	strd	r4, [sp, #-28]!	; 0xffffffe4
   422a8:	strd	r6, [sp, #8]
   422ac:	strd	r8, [sp, #16]
   422b0:	str	lr, [sp, #24]
   422b4:	sub	sp, sp, #12
   422b8:	ldr	r5, [sp, #40]	; 0x28
   422bc:	ldrb	r7, [sp, #44]	; 0x2c
   422c0:	ldr	r6, [r0, #8]
   422c4:	add	r8, r0, #124	; 0x7c
   422c8:	add	r4, r0, #324	; 0x144
   422cc:	mov	ip, r8
   422d0:	b	422e0 <fputs@plt+0x3116c>
   422d4:	add	ip, ip, #20
   422d8:	cmp	ip, r4
   422dc:	beq	4233c <fputs@plt+0x311c8>
   422e0:	ldr	lr, [ip, #12]
   422e4:	cmp	lr, #0
   422e8:	ble	422d4 <fputs@plt+0x31160>
   422ec:	ldr	lr, [ip]
   422f0:	cmp	lr, r3
   422f4:	bne	422d4 <fputs@plt+0x31160>
   422f8:	ldrsh	lr, [ip, #4]
   422fc:	cmp	lr, r2
   42300:	bne	422d4 <fputs@plt+0x31160>
   42304:	ldr	r3, [r0, #112]	; 0x70
   42308:	add	r2, r3, #1
   4230c:	str	r2, [r0, #112]	; 0x70
   42310:	str	r3, [ip, #16]
   42314:	ldr	r2, [ip, #12]
   42318:	mov	r1, #0
   4231c:	ldr	r3, [r8, #12]
   42320:	cmp	r2, r3
   42324:	strbeq	r1, [r8, #6]
   42328:	add	r8, r8, #20
   4232c:	cmp	r8, r4
   42330:	bne	4231c <fputs@plt+0x311a8>
   42334:	ldr	r0, [ip, #12]
   42338:	b	42374 <fputs@plt+0x31200>
   4233c:	mov	r4, r3
   42340:	mov	r9, r2
   42344:	mov	r8, r0
   42348:	str	r5, [sp]
   4234c:	mov	r3, r2
   42350:	mov	r2, r4
   42354:	mov	r0, r6
   42358:	bl	421d4 <fputs@plt+0x31060>
   4235c:	cmp	r7, #0
   42360:	beq	4238c <fputs@plt+0x31218>
   42364:	mov	r1, r7
   42368:	mov	r0, r6
   4236c:	bl	179f4 <fputs@plt+0x6880>
   42370:	mov	r0, r5
   42374:	add	sp, sp, #12
   42378:	ldrd	r4, [sp]
   4237c:	ldrd	r6, [sp, #8]
   42380:	ldrd	r8, [sp, #16]
   42384:	add	sp, sp, #24
   42388:	pop	{pc}		; (ldr pc, [sp], #4)
   4238c:	mov	r3, r5
   42390:	mov	r2, r9
   42394:	mov	r1, r4
   42398:	mov	r0, r8
   4239c:	bl	18bc0 <fputs@plt+0x7a4c>
   423a0:	mov	r0, r5
   423a4:	b	42374 <fputs@plt+0x31200>
   423a8:	strd	r4, [sp, #-12]!
   423ac:	str	lr, [sp, #8]
   423b0:	sub	sp, sp, #12
   423b4:	mov	r5, r0
   423b8:	ldr	r4, [sp, #24]
   423bc:	mov	ip, #0
   423c0:	str	ip, [sp, #4]
   423c4:	str	r4, [sp]
   423c8:	bl	422a4 <fputs@plt+0x31130>
   423cc:	cmp	r4, r0
   423d0:	bne	423e4 <fputs@plt+0x31270>
   423d4:	add	sp, sp, #12
   423d8:	ldrd	r4, [sp]
   423dc:	add	sp, sp, #8
   423e0:	pop	{pc}		; (ldr pc, [sp], #4)
   423e4:	mov	r3, r4
   423e8:	mov	r2, r0
   423ec:	mov	r1, #31
   423f0:	ldr	r0, [r5, #8]
   423f4:	bl	2e4d0 <fputs@plt+0x1d35c>
   423f8:	b	423d4 <fputs@plt+0x31260>
   423fc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   42400:	strd	r6, [sp, #8]
   42404:	str	r8, [sp, #16]
   42408:	str	lr, [sp, #20]
   4240c:	mov	r4, r0
   42410:	ldr	r5, [r0]
   42414:	ldrb	r3, [r5, #69]	; 0x45
   42418:	cmp	r3, #0
   4241c:	movne	r0, #7
   42420:	bne	424b0 <fputs@plt+0x3133c>
   42424:	mov	r6, r2
   42428:	ldr	r3, [r5, #24]
   4242c:	tst	r3, #65536	; 0x10000
   42430:	bne	424a4 <fputs@plt+0x31330>
   42434:	movw	r2, #47756	; 0xba8c
   42438:	movt	r2, #8
   4243c:	cmp	r1, #0
   42440:	movne	r2, r1
   42444:	movw	r1, #51148	; 0xc7cc
   42448:	movt	r1, #8
   4244c:	mov	r0, r5
   42450:	bl	41d60 <fputs@plt+0x30bec>
   42454:	mov	r7, r0
   42458:	cmp	r6, #0
   4245c:	beq	4247c <fputs@plt+0x31308>
   42460:	mov	r3, r6
   42464:	mov	r2, r0
   42468:	movw	r1, #51180	; 0xc7ec
   4246c:	movt	r1, #8
   42470:	mov	r0, r5
   42474:	bl	41d60 <fputs@plt+0x30bec>
   42478:	mov	r7, r0
   4247c:	ldr	r3, [r4, #4]
   42480:	ldr	r1, [r3]
   42484:	mov	r0, r5
   42488:	bl	214f4 <fputs@plt+0x10380>
   4248c:	ldr	r3, [r4, #4]
   42490:	str	r7, [r3]
   42494:	ldrb	r3, [r5, #69]	; 0x45
   42498:	cmp	r3, #0
   4249c:	movne	r0, #7
   424a0:	bne	424b0 <fputs@plt+0x3133c>
   424a4:	movw	r0, #44130	; 0xac62
   424a8:	movt	r0, #1
   424ac:	bl	3693c <fputs@plt+0x257c8>
   424b0:	str	r0, [r4, #12]
   424b4:	ldrd	r4, [sp]
   424b8:	ldrd	r6, [sp, #8]
   424bc:	ldr	r8, [sp, #16]
   424c0:	add	sp, sp, #20
   424c4:	pop	{pc}		; (ldr pc, [sp], #4)
   424c8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   424cc:	strd	r6, [sp, #8]
   424d0:	strd	r8, [sp, #16]
   424d4:	strd	sl, [sp, #24]
   424d8:	str	lr, [sp, #32]
   424dc:	sub	sp, sp, #68	; 0x44
   424e0:	mov	sl, r0
   424e4:	mov	r6, r1
   424e8:	mov	r5, r2
   424ec:	mov	r7, r3
   424f0:	ldr	r9, [r1, #52]	; 0x34
   424f4:	ldr	r8, [r1, #48]	; 0x30
   424f8:	mov	r3, #0
   424fc:	str	r3, [sp, #44]	; 0x2c
   42500:	ldr	r3, [r0, #336]	; 0x150
   42504:	cmp	r3, #0
   42508:	beq	42574 <fputs@plt+0x31400>
   4250c:	ldr	r2, [r3, #4]
   42510:	cmp	r1, r2
   42514:	beq	42530 <fputs@plt+0x313bc>
   42518:	ldr	r3, [r3, #8]
   4251c:	cmp	r3, #0
   42520:	beq	42574 <fputs@plt+0x31400>
   42524:	ldr	r2, [r3, #4]
   42528:	cmp	r2, r6
   4252c:	bne	42518 <fputs@plt+0x313a4>
   42530:	ldr	r2, [r6]
   42534:	movw	r1, #51188	; 0xc7f4
   42538:	movt	r1, #8
   4253c:	mov	r0, sl
   42540:	bl	41d60 <fputs@plt+0x30bec>
   42544:	ldr	r3, [sp, #104]	; 0x68
   42548:	str	r0, [r3]
   4254c:	mov	r3, #6
   42550:	str	r3, [sp, #16]
   42554:	ldr	r0, [sp, #16]
   42558:	add	sp, sp, #68	; 0x44
   4255c:	ldrd	r4, [sp]
   42560:	ldrd	r6, [sp, #8]
   42564:	ldrd	r8, [sp, #16]
   42568:	ldrd	sl, [sp, #24]
   4256c:	add	sp, sp, #32
   42570:	pop	{pc}		; (ldr pc, [sp], #4)
   42574:	ldr	r2, [r6]
   42578:	movw	r1, #48244	; 0xbc74
   4257c:	movt	r1, #8
   42580:	mov	r0, sl
   42584:	bl	41d60 <fputs@plt+0x30bec>
   42588:	subs	r3, r0, #0
   4258c:	str	r3, [sp, #20]
   42590:	beq	428d0 <fputs@plt+0x3175c>
   42594:	mov	r2, #28
   42598:	mov	r3, #0
   4259c:	mov	r0, sl
   425a0:	bl	1d294 <fputs@plt+0xc120>
   425a4:	subs	r4, r0, #0
   425a8:	beq	426b4 <fputs@plt+0x31540>
   425ac:	str	sl, [r4]
   425b0:	str	r5, [r4, #4]
   425b4:	ldr	r1, [r6, #64]	; 0x40
   425b8:	mov	r0, sl
   425bc:	bl	1a280 <fputs@plt+0x910c>
   425c0:	ldr	r3, [r6, #52]	; 0x34
   425c4:	ldr	r2, [sl, #16]
   425c8:	ldr	r2, [r2, r0, lsl #4]
   425cc:	str	r2, [r3, #4]
   425d0:	str	r6, [sp, #52]	; 0x34
   425d4:	str	r4, [sp, #48]	; 0x30
   425d8:	ldr	r3, [sl, #336]	; 0x150
   425dc:	str	r3, [sp, #56]	; 0x38
   425e0:	mov	r3, #0
   425e4:	str	r3, [sp, #60]	; 0x3c
   425e8:	add	r3, sp, #48	; 0x30
   425ec:	str	r3, [sl, #336]	; 0x150
   425f0:	add	r3, sp, #44	; 0x2c
   425f4:	str	r3, [sp, #4]
   425f8:	add	r3, r4, #8
   425fc:	str	r3, [sp]
   42600:	mov	r3, r9
   42604:	mov	r2, r8
   42608:	ldr	r1, [r5, #8]
   4260c:	mov	r0, sl
   42610:	blx	r7
   42614:	str	r0, [sp, #16]
   42618:	ldr	r3, [sp, #56]	; 0x38
   4261c:	str	r3, [sl, #336]	; 0x150
   42620:	cmp	r0, #7
   42624:	beq	426cc <fputs@plt+0x31558>
   42628:	ldr	r3, [sp, #16]
   4262c:	cmp	r3, #0
   42630:	bne	426d4 <fputs@plt+0x31560>
   42634:	ldr	r3, [r4, #8]
   42638:	cmp	r3, #0
   4263c:	beq	4270c <fputs@plt+0x31598>
   42640:	mov	r2, #0
   42644:	str	r2, [r3]
   42648:	str	r2, [r3, #4]
   4264c:	str	r2, [r3, #8]
   42650:	ldr	r3, [r4, #8]
   42654:	ldr	r2, [r5]
   42658:	str	r2, [r3]
   4265c:	mov	r3, #1
   42660:	str	r3, [r4, #12]
   42664:	ldr	r3, [sp, #60]	; 0x3c
   42668:	cmp	r3, #0
   4266c:	beq	4273c <fputs@plt+0x315c8>
   42670:	ldr	r3, [r6, #56]	; 0x38
   42674:	str	r3, [r4, #24]
   42678:	str	r4, [r6, #56]	; 0x38
   4267c:	ldrsh	r3, [r6, #34]	; 0x22
   42680:	cmp	r3, #0
   42684:	ble	4270c <fputs@plt+0x31598>
   42688:	ldr	r9, [sp, #16]
   4268c:	mov	r3, #0
   42690:	str	r3, [sp, #28]
   42694:	movw	r3, #23480	; 0x5bb8
   42698:	movt	r3, #8
   4269c:	str	r3, [sp, #32]
   426a0:	movw	r3, #51312	; 0xc870
   426a4:	movt	r3, #8
   426a8:	str	r3, [sp, #12]
   426ac:	str	sl, [sp, #36]	; 0x24
   426b0:	b	42894 <fputs@plt+0x31720>
   426b4:	ldr	r1, [sp, #20]
   426b8:	mov	r0, sl
   426bc:	bl	214f4 <fputs@plt+0x10380>
   426c0:	mov	r3, #7
   426c4:	str	r3, [sp, #16]
   426c8:	b	42554 <fputs@plt+0x313e0>
   426cc:	mov	r0, sl
   426d0:	bl	13e20 <fputs@plt+0x2cac>
   426d4:	ldr	r2, [sp, #44]	; 0x2c
   426d8:	cmp	r2, #0
   426dc:	beq	4271c <fputs@plt+0x315a8>
   426e0:	movw	r1, #48244	; 0xbc74
   426e4:	movt	r1, #8
   426e8:	mov	r0, sl
   426ec:	bl	41d60 <fputs@plt+0x30bec>
   426f0:	ldr	r3, [sp, #104]	; 0x68
   426f4:	str	r0, [r3]
   426f8:	ldr	r0, [sp, #44]	; 0x2c
   426fc:	bl	2143c <fputs@plt+0x102c8>
   42700:	mov	r1, r4
   42704:	mov	r0, sl
   42708:	bl	214f4 <fputs@plt+0x10380>
   4270c:	ldr	r1, [sp, #20]
   42710:	mov	r0, sl
   42714:	bl	214f4 <fputs@plt+0x10380>
   42718:	b	42554 <fputs@plt+0x313e0>
   4271c:	ldr	r2, [sp, #20]
   42720:	movw	r1, #51232	; 0xc820
   42724:	movt	r1, #8
   42728:	mov	r0, sl
   4272c:	bl	41d60 <fputs@plt+0x30bec>
   42730:	ldr	r3, [sp, #104]	; 0x68
   42734:	str	r0, [r3]
   42738:	b	42700 <fputs@plt+0x3158c>
   4273c:	ldr	r2, [r6]
   42740:	movw	r1, #51264	; 0xc840
   42744:	movt	r1, #8
   42748:	mov	r0, sl
   4274c:	bl	41d60 <fputs@plt+0x30bec>
   42750:	ldr	r3, [sp, #104]	; 0x68
   42754:	str	r0, [r3]
   42758:	mov	r0, r4
   4275c:	bl	21bc4 <fputs@plt+0x10a50>
   42760:	mov	r3, #1
   42764:	str	r3, [sp, #16]
   42768:	b	4270c <fputs@plt+0x31598>
   4276c:	ldrb	r3, [r7, #6]
   42770:	tst	r3, #223	; 0xdf
   42774:	beq	427bc <fputs@plt+0x31648>
   42778:	add	r5, r5, #1
   4277c:	add	r4, r4, #1
   42780:	cmp	r8, r5
   42784:	beq	42874 <fputs@plt+0x31700>
   42788:	mov	r7, r4
   4278c:	mov	r2, #6
   42790:	mov	r1, r4
   42794:	ldr	r0, [sp, #12]
   42798:	bl	29644 <fputs@plt+0x184d0>
   4279c:	cmp	r0, #0
   427a0:	bne	42778 <fputs@plt+0x31604>
   427a4:	cmp	r5, #0
   427a8:	beq	4276c <fputs@plt+0x315f8>
   427ac:	ldrb	r3, [r4, #-1]
   427b0:	cmp	r3, #32
   427b4:	bne	42778 <fputs@plt+0x31604>
   427b8:	b	4276c <fputs@plt+0x315f8>
   427bc:	cmp	r8, r5
   427c0:	ble	42874 <fputs@plt+0x31700>
   427c4:	mov	r1, r5
   427c8:	ldr	lr, [sp, #24]
   427cc:	add	r3, lr, r5
   427d0:	ldrb	r3, [r3, #6]
   427d4:	cmp	r3, #0
   427d8:	movne	ip, #7
   427dc:	moveq	ip, #6
   427e0:	add	r3, ip, r5
   427e4:	cmp	r8, r3
   427e8:	blt	4281c <fputs@plt+0x316a8>
   427ec:	sub	r3, r3, #1
   427f0:	add	r0, lr, r3
   427f4:	sub	r2, r5, #1
   427f8:	add	r2, lr, r2
   427fc:	ldrb	r3, [r0, #1]!
   42800:	strb	r3, [r2, #1]
   42804:	add	r3, r2, #2
   42808:	sub	r3, r3, sl
   4280c:	add	r3, r3, ip
   42810:	add	r2, r2, #1
   42814:	cmp	r3, r8
   42818:	ble	427fc <fputs@plt+0x31688>
   4281c:	ldr	r3, [sp, #24]
   42820:	ldrb	r3, [r3, r1]
   42824:	cmp	r5, #0
   42828:	movle	r5, #0
   4282c:	movgt	r5, #1
   42830:	cmp	r3, #0
   42834:	movne	r5, #0
   42838:	cmp	r5, #0
   4283c:	bne	42860 <fputs@plt+0x316ec>
   42840:	ldr	r3, [r6, #4]
   42844:	add	fp, r3, fp
   42848:	ldrb	r3, [fp, #15]
   4284c:	orr	r3, r3, #2
   42850:	strb	r3, [fp, #15]
   42854:	mov	r3, #128	; 0x80
   42858:	str	r3, [sp, #28]
   4285c:	b	42884 <fputs@plt+0x31710>
   42860:	ldr	r3, [sp, #24]
   42864:	add	r1, r3, r1
   42868:	mov	r3, #0
   4286c:	strb	r3, [r1, #-1]
   42870:	b	42840 <fputs@plt+0x316cc>
   42874:	ldrb	r3, [r6, #42]	; 0x2a
   42878:	ldr	r2, [sp, #28]
   4287c:	orr	r3, r2, r3
   42880:	strb	r3, [r6, #42]	; 0x2a
   42884:	add	r9, r9, #1
   42888:	ldrsh	r3, [r6, #34]	; 0x22
   4288c:	cmp	r3, r9
   42890:	ble	428c8 <fputs@plt+0x31754>
   42894:	lsl	fp, r9, #4
   42898:	ldr	r0, [r6, #4]
   4289c:	ldr	r1, [sp, #32]
   428a0:	add	r0, r0, fp
   428a4:	bl	1c518 <fputs@plt+0xb3a4>
   428a8:	mov	r4, r0
   428ac:	str	r0, [sp, #24]
   428b0:	bl	1c2f8 <fputs@plt+0xb184>
   428b4:	subs	r8, r0, #0
   428b8:	ble	42874 <fputs@plt+0x31700>
   428bc:	mov	sl, r4
   428c0:	ldr	r5, [sp, #16]
   428c4:	b	42788 <fputs@plt+0x31614>
   428c8:	ldr	sl, [sp, #36]	; 0x24
   428cc:	b	4270c <fputs@plt+0x31598>
   428d0:	mov	r3, #7
   428d4:	str	r3, [sp, #16]
   428d8:	b	42554 <fputs@plt+0x313e0>
   428dc:	ldrb	r3, [r0, #453]	; 0x1c5
   428e0:	cmp	r3, #0
   428e4:	bxne	lr
   428e8:	ldrb	r3, [r0, #16]
   428ec:	cmp	r3, #0
   428f0:	bxne	lr
   428f4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   428f8:	strd	r6, [sp, #8]
   428fc:	strd	r8, [sp, #16]
   42900:	strd	sl, [sp, #24]
   42904:	str	lr, [sp, #32]
   42908:	sub	sp, sp, #68	; 0x44
   4290c:	ldr	r9, [r0]
   42910:	ldrb	r3, [r9, #69]	; 0x45
   42914:	cmp	r3, #0
   42918:	beq	42938 <fputs@plt+0x317c4>
   4291c:	add	sp, sp, #68	; 0x44
   42920:	ldrd	r4, [sp]
   42924:	ldrd	r6, [sp, #8]
   42928:	ldrd	r8, [sp, #16]
   4292c:	ldrd	sl, [sp, #24]
   42930:	add	sp, sp, #32
   42934:	pop	{pc}		; (ldr pc, [sp], #4)
   42938:	mov	r4, r2
   4293c:	mov	r8, r1
   42940:	mov	r7, r0
   42944:	ldr	r0, [r0, #8]
   42948:	str	r0, [sp, #12]
   4294c:	mov	r3, #1
   42950:	strb	r3, [r7, #16]
   42954:	ldr	r3, [r9, #24]
   42958:	str	r3, [sp, #16]
   4295c:	and	r3, r3, #4
   42960:	str	r3, [sp, #20]
   42964:	ldr	r1, [r2]
   42968:	bl	23478 <fputs@plt+0x12304>
   4296c:	ldr	r3, [r4]
   42970:	cmp	r3, #0
   42974:	ble	42b5c <fputs@plt+0x319e8>
   42978:	mov	r5, #0
   4297c:	mov	r6, r5
   42980:	movw	sl, #15440	; 0x3c50
   42984:	movt	sl, #1
   42988:	movw	r3, #51320	; 0xc878
   4298c:	movt	r3, #8
   42990:	str	r3, [sp, #24]
   42994:	movw	r3, #50436	; 0xc504
   42998:	movt	r3, #8
   4299c:	str	r3, [sp, #28]
   429a0:	b	429f4 <fputs@plt+0x31880>
   429a4:	ldrb	r3, [r2]
   429a8:	and	r3, r3, #253	; 0xfd
   429ac:	cmp	r3, #152	; 0x98
   429b0:	beq	42a30 <fputs@plt+0x318bc>
   429b4:	ldr	r1, [r1, #8]
   429b8:	cmp	r1, #0
   429bc:	beq	42b44 <fputs@plt+0x319d0>
   429c0:	mov	r0, r9
   429c4:	bl	1e9ac <fputs@plt+0xd838>
   429c8:	mov	r3, r0
   429cc:	str	sl, [sp]
   429d0:	mov	r2, #0
   429d4:	mov	r1, r6
   429d8:	ldr	r0, [sp, #12]
   429dc:	bl	2d140 <fputs@plt+0x1bfcc>
   429e0:	add	r6, r6, #1
   429e4:	add	r5, r5, #20
   429e8:	ldr	r3, [r4]
   429ec:	cmp	r3, r6
   429f0:	ble	42b5c <fputs@plt+0x319e8>
   429f4:	ldr	r3, [r4, #4]
   429f8:	add	r1, r3, r5
   429fc:	ldr	r2, [r3, r5]
   42a00:	cmp	r2, #0
   42a04:	beq	429e0 <fputs@plt+0x3186c>
   42a08:	ldr	r3, [r1, #4]
   42a0c:	cmp	r3, #0
   42a10:	beq	429a4 <fputs@plt+0x31830>
   42a14:	mvn	r2, #0
   42a18:	str	r2, [sp]
   42a1c:	mov	r2, #0
   42a20:	mov	r1, r6
   42a24:	ldr	r0, [sp, #12]
   42a28:	bl	2d140 <fputs@plt+0x1bfcc>
   42a2c:	b	429e0 <fputs@plt+0x3186c>
   42a30:	ldrsh	ip, [r2, #32]
   42a34:	ldr	r0, [r8]
   42a38:	cmp	r0, #0
   42a3c:	ble	42ad8 <fputs@plt+0x31964>
   42a40:	ldr	fp, [r2, #28]
   42a44:	ldr	r3, [r8, #52]	; 0x34
   42a48:	cmp	r3, fp
   42a4c:	beq	42ae0 <fputs@plt+0x3196c>
   42a50:	mov	r2, r8
   42a54:	mov	r3, #0
   42a58:	add	r3, r3, #1
   42a5c:	cmp	r3, r0
   42a60:	beq	42a78 <fputs@plt+0x31904>
   42a64:	add	r2, r2, #72	; 0x48
   42a68:	ldr	lr, [r2, #52]	; 0x34
   42a6c:	cmp	lr, fp
   42a70:	bne	42a58 <fputs@plt+0x318e4>
   42a74:	mov	r0, r3
   42a78:	add	r0, r0, r0, lsl #3
   42a7c:	add	r0, r8, r0, lsl #3
   42a80:	ldr	r2, [r0, #24]
   42a84:	cmp	ip, #0
   42a88:	blt	42ae8 <fputs@plt+0x31974>
   42a8c:	ldr	r3, [r2, #4]
   42a90:	ldr	r3, [r3, ip, lsl #4]
   42a94:	ldr	r0, [sp, #16]
   42a98:	tst	r0, #68	; 0x44
   42a9c:	beq	42b00 <fputs@plt+0x3198c>
   42aa0:	ldr	r1, [sp, #20]
   42aa4:	cmp	r1, #0
   42aa8:	beq	42b28 <fputs@plt+0x319b4>
   42aac:	ldr	r2, [r2]
   42ab0:	ldr	r1, [sp, #28]
   42ab4:	mov	r0, r9
   42ab8:	bl	41d60 <fputs@plt+0x30bec>
   42abc:	str	sl, [sp]
   42ac0:	mov	r3, r0
   42ac4:	mov	r2, #0
   42ac8:	mov	r1, r6
   42acc:	ldr	r0, [sp, #12]
   42ad0:	bl	2d140 <fputs@plt+0x1bfcc>
   42ad4:	b	429e0 <fputs@plt+0x3186c>
   42ad8:	mov	r0, #0
   42adc:	b	42a78 <fputs@plt+0x31904>
   42ae0:	mov	r0, #0
   42ae4:	b	42a78 <fputs@plt+0x31904>
   42ae8:	ldrsh	ip, [r2, #32]
   42aec:	cmp	ip, #0
   42af0:	movwlt	r3, #62732	; 0xf50c
   42af4:	movtlt	r3, #8
   42af8:	blt	42a94 <fputs@plt+0x31920>
   42afc:	b	42a8c <fputs@plt+0x31918>
   42b00:	ldr	r1, [r1, #8]
   42b04:	mov	r0, r9
   42b08:	bl	1e9ac <fputs@plt+0xd838>
   42b0c:	str	sl, [sp]
   42b10:	mov	r3, r0
   42b14:	mov	r2, #0
   42b18:	mov	r1, r6
   42b1c:	ldr	r0, [sp, #12]
   42b20:	bl	2d140 <fputs@plt+0x1bfcc>
   42b24:	b	429e0 <fputs@plt+0x3186c>
   42b28:	mvn	r2, #0
   42b2c:	str	r2, [sp]
   42b30:	mov	r2, #0
   42b34:	mov	r1, r6
   42b38:	ldr	r0, [sp, #12]
   42b3c:	bl	2d140 <fputs@plt+0x1bfcc>
   42b40:	b	429e0 <fputs@plt+0x3186c>
   42b44:	add	r2, r6, #1
   42b48:	ldr	r1, [sp, #24]
   42b4c:	mov	r0, r9
   42b50:	bl	41d60 <fputs@plt+0x30bec>
   42b54:	mov	r3, r0
   42b58:	b	429cc <fputs@plt+0x31858>
   42b5c:	ldr	r9, [r7, #8]
   42b60:	str	r8, [sp, #36]	; 0x24
   42b64:	str	r7, [sp, #32]
   42b68:	ldr	r3, [r4]
   42b6c:	cmp	r3, #0
   42b70:	ble	4291c <fputs@plt+0x317a8>
   42b74:	mov	r6, #0
   42b78:	mov	r5, r6
   42b7c:	mov	r8, r6
   42b80:	mvn	r7, #0
   42b84:	ldr	r3, [r4, #4]
   42b88:	mov	r2, r8
   42b8c:	ldr	r1, [r3, r6]
   42b90:	add	r0, sp, #32
   42b94:	bl	1c554 <fputs@plt+0xb3e0>
   42b98:	str	r7, [sp]
   42b9c:	mov	r3, r0
   42ba0:	mov	r2, #1
   42ba4:	mov	r1, r5
   42ba8:	mov	r0, r9
   42bac:	bl	2d140 <fputs@plt+0x1bfcc>
   42bb0:	add	r5, r5, #1
   42bb4:	add	r6, r6, #20
   42bb8:	ldr	r3, [r4]
   42bbc:	cmp	r5, r3
   42bc0:	blt	42b84 <fputs@plt+0x31a10>
   42bc4:	b	4291c <fputs@plt+0x317a8>
   42bc8:	strd	r4, [sp, #-16]!
   42bcc:	str	r6, [sp, #8]
   42bd0:	str	lr, [sp, #12]
   42bd4:	mov	r4, r0
   42bd8:	subs	r5, r1, #0
   42bdc:	beq	42c18 <fputs@plt+0x31aa4>
   42be0:	mov	r3, r2
   42be4:	mov	r2, r5
   42be8:	movw	r1, #51332	; 0xc884
   42bec:	movt	r1, #8
   42bf0:	bl	41d60 <fputs@plt+0x30bec>
   42bf4:	mov	r6, r0
   42bf8:	mov	r1, r5
   42bfc:	mov	r0, r4
   42c00:	bl	214f4 <fputs@plt+0x10380>
   42c04:	mov	r0, r6
   42c08:	ldrd	r4, [sp]
   42c0c:	ldr	r6, [sp, #8]
   42c10:	add	sp, sp, #12
   42c14:	pop	{pc}		; (ldr pc, [sp], #4)
   42c18:	movw	r1, #51496	; 0xc928
   42c1c:	movt	r1, #8
   42c20:	bl	41d60 <fputs@plt+0x30bec>
   42c24:	mov	r6, r0
   42c28:	b	42c04 <fputs@plt+0x31a90>
   42c2c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   42c30:	strd	r6, [sp, #8]
   42c34:	str	r8, [sp, #16]
   42c38:	str	lr, [sp, #20]
   42c3c:	ldr	r8, [r0]
   42c40:	ldr	r3, [r8, #16]
   42c44:	ldr	r5, [r3, #28]
   42c48:	ldr	r3, [r1, #64]	; 0x40
   42c4c:	cmp	r3, r5
   42c50:	moveq	r6, #0
   42c54:	beq	42cd0 <fputs@plt+0x31b5c>
   42c58:	mov	r7, r0
   42c5c:	bl	1a48c <fputs@plt+0x9318>
   42c60:	subs	r4, r0, #0
   42c64:	beq	42ce8 <fputs@plt+0x31b74>
   42c68:	mov	r6, #0
   42c6c:	b	42c7c <fputs@plt+0x31b08>
   42c70:	ldr	r4, [r4, #32]
   42c74:	cmp	r4, #0
   42c78:	beq	42ca0 <fputs@plt+0x31b2c>
   42c7c:	ldr	r3, [r4, #20]
   42c80:	cmp	r3, r5
   42c84:	bne	42c70 <fputs@plt+0x31afc>
   42c88:	ldr	r2, [r4]
   42c8c:	mov	r1, r6
   42c90:	mov	r0, r8
   42c94:	bl	42bc8 <fputs@plt+0x31a54>
   42c98:	mov	r6, r0
   42c9c:	b	42c70 <fputs@plt+0x31afc>
   42ca0:	cmp	r6, #0
   42ca4:	beq	42cd0 <fputs@plt+0x31b5c>
   42ca8:	mov	r2, r6
   42cac:	movw	r1, #51348	; 0xc894
   42cb0:	movt	r1, #8
   42cb4:	ldr	r0, [r7]
   42cb8:	bl	41d60 <fputs@plt+0x30bec>
   42cbc:	mov	r4, r0
   42cc0:	mov	r1, r6
   42cc4:	ldr	r0, [r7]
   42cc8:	bl	214f4 <fputs@plt+0x10380>
   42ccc:	mov	r6, r4
   42cd0:	mov	r0, r6
   42cd4:	ldrd	r4, [sp]
   42cd8:	ldrd	r6, [sp, #8]
   42cdc:	ldr	r8, [sp, #16]
   42ce0:	add	sp, sp, #20
   42ce4:	pop	{pc}		; (ldr pc, [sp], #4)
   42ce8:	mov	r6, r4
   42cec:	b	42cd0 <fputs@plt+0x31b5c>
   42cf0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   42cf4:	strd	r6, [sp, #8]
   42cf8:	strd	r8, [sp, #16]
   42cfc:	strd	sl, [sp, #24]
   42d00:	str	lr, [sp, #32]
   42d04:	sub	sp, sp, #36	; 0x24
   42d08:	mov	fp, r0
   42d0c:	mov	r4, r2
   42d10:	ldr	r3, [r0]
   42d14:	ldr	r6, [r3, #32]
   42d18:	ldr	r0, [r2]
   42d1c:	bl	31d00 <fputs@plt+0x20b8c>
   42d20:	mov	r8, r0
   42d24:	ldr	r0, [r4, #4]
   42d28:	bl	31d00 <fputs@plt+0x20b8c>
   42d2c:	mov	r5, r0
   42d30:	str	r0, [sp, #8]
   42d34:	ldr	r0, [r4, #8]
   42d38:	bl	31d00 <fputs@plt+0x20b8c>
   42d3c:	str	r0, [sp, #12]
   42d40:	cmp	r5, #0
   42d44:	cmpne	r8, #0
   42d48:	beq	42ea4 <fputs@plt+0x31d30>
   42d4c:	ldrb	r3, [r8]
   42d50:	cmp	r3, #0
   42d54:	moveq	r9, #0
   42d58:	movweq	r2, #23480	; 0x5bb8
   42d5c:	movteq	r2, #8
   42d60:	beq	42e6c <fputs@plt+0x31cf8>
   42d64:	mov	r4, r8
   42d68:	mov	r9, #0
   42d6c:	movw	sl, #23480	; 0x5bb8
   42d70:	movt	sl, #8
   42d74:	movw	r3, #51372	; 0xc8ac
   42d78:	movt	r3, #8
   42d7c:	str	r3, [sp, #20]
   42d80:	b	42d9c <fputs@plt+0x31c28>
   42d84:	mov	r1, r7
   42d88:	mov	r0, r6
   42d8c:	bl	214f4 <fputs@plt+0x10380>
   42d90:	ldrb	r3, [r4, r5]!
   42d94:	cmp	r3, #0
   42d98:	beq	42e5c <fputs@plt+0x31ce8>
   42d9c:	add	r1, sp, #28
   42da0:	mov	r0, r4
   42da4:	bl	1b780 <fputs@plt+0xa60c>
   42da8:	mov	r5, r0
   42dac:	ldr	r3, [sp, #28]
   42db0:	cmp	r3, #105	; 0x69
   42db4:	bne	42d90 <fputs@plt+0x31c1c>
   42db8:	add	r4, r4, r0
   42dbc:	add	r1, sp, #28
   42dc0:	mov	r0, r4
   42dc4:	bl	1b780 <fputs@plt+0xa60c>
   42dc8:	ldr	r3, [sp, #28]
   42dcc:	cmp	r3, #160	; 0xa0
   42dd0:	beq	42db8 <fputs@plt+0x31c44>
   42dd4:	mov	r5, r0
   42dd8:	cmp	r3, #161	; 0xa1
   42ddc:	beq	42e5c <fputs@plt+0x31ce8>
   42de0:	mov	r2, r0
   42de4:	asr	r3, r0, #31
   42de8:	mov	r1, r4
   42dec:	mov	r0, r6
   42df0:	bl	1e244 <fputs@plt+0xd0d0>
   42df4:	subs	r7, r0, #0
   42df8:	beq	42e5c <fputs@plt+0x31ce8>
   42dfc:	mov	r0, r7
   42e00:	bl	14194 <fputs@plt+0x3020>
   42e04:	mov	r1, r7
   42e08:	ldr	r0, [sp, #8]
   42e0c:	bl	14234 <fputs@plt+0x30c0>
   42e10:	cmp	r0, #0
   42e14:	bne	42d84 <fputs@plt+0x31c10>
   42e18:	ldr	r3, [sp, #12]
   42e1c:	str	r3, [sp, #4]
   42e20:	str	r8, [sp]
   42e24:	sub	r3, r4, r8
   42e28:	cmp	r9, #0
   42e2c:	movne	r2, r9
   42e30:	moveq	r2, sl
   42e34:	ldr	r1, [sp, #20]
   42e38:	mov	r0, r6
   42e3c:	bl	41d60 <fputs@plt+0x30bec>
   42e40:	str	r0, [sp, #16]
   42e44:	mov	r1, r9
   42e48:	mov	r0, r6
   42e4c:	bl	214f4 <fputs@plt+0x10380>
   42e50:	add	r8, r4, r5
   42e54:	ldr	r9, [sp, #16]
   42e58:	b	42d84 <fputs@plt+0x31c10>
   42e5c:	movw	r2, #23480	; 0x5bb8
   42e60:	movt	r2, #8
   42e64:	cmp	r9, #0
   42e68:	movne	r2, r9
   42e6c:	mov	r3, r8
   42e70:	movw	r1, #51140	; 0xc7c4
   42e74:	movt	r1, #8
   42e78:	mov	r0, r6
   42e7c:	bl	41d60 <fputs@plt+0x30bec>
   42e80:	movw	r3, #15440	; 0x3c50
   42e84:	movt	r3, #1
   42e88:	mvn	r2, #0
   42e8c:	mov	r1, r0
   42e90:	mov	r0, fp
   42e94:	bl	2ccbc <fputs@plt+0x1bb48>
   42e98:	mov	r1, r9
   42e9c:	mov	r0, r6
   42ea0:	bl	214f4 <fputs@plt+0x10380>
   42ea4:	add	sp, sp, #36	; 0x24
   42ea8:	ldrd	r4, [sp]
   42eac:	ldrd	r6, [sp, #8]
   42eb0:	ldrd	r8, [sp, #16]
   42eb4:	ldrd	sl, [sp, #24]
   42eb8:	add	sp, sp, #32
   42ebc:	pop	{pc}		; (ldr pc, [sp], #4)
   42ec0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   42ec4:	strd	r6, [sp, #8]
   42ec8:	strd	r8, [sp, #16]
   42ecc:	strd	sl, [sp, #24]
   42ed0:	str	lr, [sp, #32]
   42ed4:	sub	sp, sp, #20
   42ed8:	mov	r9, r0
   42edc:	mov	r4, r2
   42ee0:	ldr	r0, [r2]
   42ee4:	bl	31d00 <fputs@plt+0x20b8c>
   42ee8:	mov	r8, r0
   42eec:	ldr	r0, [r4, #4]
   42ef0:	bl	31d00 <fputs@plt+0x20b8c>
   42ef4:	cmp	r8, #0
   42ef8:	beq	42fcc <fputs@plt+0x31e58>
   42efc:	mov	sl, r0
   42f00:	ldr	r3, [r9]
   42f04:	ldr	fp, [r3, #32]
   42f08:	mov	r5, r8
   42f0c:	mov	r6, #0
   42f10:	mov	r7, #3
   42f14:	b	42f24 <fputs@plt+0x31db0>
   42f18:	mov	r7, #0
   42f1c:	mov	r6, r0
   42f20:	mov	r5, r4
   42f24:	ldrb	r3, [r5]
   42f28:	cmp	r3, #0
   42f2c:	beq	42fcc <fputs@plt+0x31e58>
   42f30:	mov	r0, r6
   42f34:	mov	r4, r5
   42f38:	add	r4, r4, r0
   42f3c:	add	r1, sp, #12
   42f40:	mov	r0, r4
   42f44:	bl	1b780 <fputs@plt+0xa60c>
   42f48:	ldr	r3, [sp, #12]
   42f4c:	cmp	r3, #160	; 0xa0
   42f50:	beq	42f38 <fputs@plt+0x31dc4>
   42f54:	cmp	r3, #107	; 0x6b
   42f58:	cmpne	r3, #122	; 0x7a
   42f5c:	beq	42f18 <fputs@plt+0x31da4>
   42f60:	add	r7, r7, #1
   42f64:	cmp	r7, #2
   42f68:	bne	42f1c <fputs@plt+0x31da8>
   42f6c:	cmp	r3, #137	; 0x89
   42f70:	cmpne	r3, #46	; 0x2e
   42f74:	movne	r2, #1
   42f78:	moveq	r2, #0
   42f7c:	cmp	r3, #5
   42f80:	moveq	r3, #0
   42f84:	andne	r3, r2, #1
   42f88:	cmp	r3, #0
   42f8c:	bne	42f1c <fputs@plt+0x31da8>
   42f90:	add	r6, r5, r6
   42f94:	str	r6, [sp, #4]
   42f98:	str	sl, [sp]
   42f9c:	mov	r3, r8
   42fa0:	sub	r2, r5, r8
   42fa4:	movw	r1, #51384	; 0xc8b8
   42fa8:	movt	r1, #8
   42fac:	mov	r0, fp
   42fb0:	bl	41d60 <fputs@plt+0x30bec>
   42fb4:	movw	r3, #15440	; 0x3c50
   42fb8:	movt	r3, #1
   42fbc:	mvn	r2, #0
   42fc0:	mov	r1, r0
   42fc4:	mov	r0, r9
   42fc8:	bl	2ccbc <fputs@plt+0x1bb48>
   42fcc:	add	sp, sp, #20
   42fd0:	ldrd	r4, [sp]
   42fd4:	ldrd	r6, [sp, #8]
   42fd8:	ldrd	r8, [sp, #16]
   42fdc:	ldrd	sl, [sp, #24]
   42fe0:	add	sp, sp, #32
   42fe4:	pop	{pc}		; (ldr pc, [sp], #4)
   42fe8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   42fec:	strd	r6, [sp, #8]
   42ff0:	strd	r8, [sp, #16]
   42ff4:	str	sl, [sp, #24]
   42ff8:	str	lr, [sp, #28]
   42ffc:	sub	sp, sp, #16
   43000:	mov	r8, r0
   43004:	mov	r4, r2
   43008:	ldr	r0, [r2]
   4300c:	bl	31d00 <fputs@plt+0x20b8c>
   43010:	mov	r7, r0
   43014:	ldr	r0, [r4, #4]
   43018:	bl	31d00 <fputs@plt+0x20b8c>
   4301c:	cmp	r7, #0
   43020:	beq	430bc <fputs@plt+0x31f48>
   43024:	mov	r9, r0
   43028:	ldr	r3, [r8]
   4302c:	ldr	sl, [r3, #32]
   43030:	mov	r5, r7
   43034:	mov	r6, #0
   43038:	b	43044 <fputs@plt+0x31ed0>
   4303c:	mov	r6, r0
   43040:	mov	r5, r4
   43044:	ldrb	r3, [r5]
   43048:	cmp	r3, #0
   4304c:	beq	430bc <fputs@plt+0x31f48>
   43050:	mov	r0, r6
   43054:	mov	r4, r5
   43058:	add	r4, r4, r0
   4305c:	add	r1, sp, #12
   43060:	mov	r0, r4
   43064:	bl	1b780 <fputs@plt+0xa60c>
   43068:	ldr	r3, [sp, #12]
   4306c:	cmp	r3, #160	; 0xa0
   43070:	beq	43058 <fputs@plt+0x31ee4>
   43074:	cmp	r3, #22
   43078:	cmpne	r3, #125	; 0x7d
   4307c:	bne	4303c <fputs@plt+0x31ec8>
   43080:	add	r6, r5, r6
   43084:	str	r6, [sp, #4]
   43088:	str	r9, [sp]
   4308c:	mov	r3, r7
   43090:	sub	r2, r5, r7
   43094:	movw	r1, #51384	; 0xc8b8
   43098:	movt	r1, #8
   4309c:	mov	r0, sl
   430a0:	bl	41d60 <fputs@plt+0x30bec>
   430a4:	movw	r3, #15440	; 0x3c50
   430a8:	movt	r3, #1
   430ac:	mvn	r2, #0
   430b0:	mov	r1, r0
   430b4:	mov	r0, r8
   430b8:	bl	2ccbc <fputs@plt+0x1bb48>
   430bc:	add	sp, sp, #16
   430c0:	ldrd	r4, [sp]
   430c4:	ldrd	r6, [sp, #8]
   430c8:	ldrd	r8, [sp, #16]
   430cc:	ldr	sl, [sp, #24]
   430d0:	add	sp, sp, #28
   430d4:	pop	{pc}		; (ldr pc, [sp], #4)
   430d8:	strd	r4, [sp, #-12]!
   430dc:	str	lr, [sp, #8]
   430e0:	sub	sp, sp, #12
   430e4:	mov	r4, r0
   430e8:	mov	r5, r1
   430ec:	ldrsh	r3, [r2, #32]
   430f0:	cmp	r3, #0
   430f4:	blt	43148 <fputs@plt+0x31fd4>
   430f8:	ldr	r1, [r2, #4]
   430fc:	ldr	r3, [r1, r3, lsl #4]
   43100:	ldr	r2, [r2]
   43104:	movw	r1, #50436	; 0xc504
   43108:	movt	r1, #8
   4310c:	ldr	r0, [r0]
   43110:	bl	41d60 <fputs@plt+0x30bec>
   43114:	mov	r3, r0
   43118:	movw	r1, #1555	; 0x613
   4311c:	mov	r2, #2
   43120:	str	r2, [sp, #4]
   43124:	mvn	r2, #0
   43128:	str	r2, [sp]
   4312c:	mov	r2, r5
   43130:	mov	r0, r4
   43134:	bl	2e078 <fputs@plt+0x1cf04>
   43138:	add	sp, sp, #12
   4313c:	ldrd	r4, [sp]
   43140:	add	sp, sp, #8
   43144:	pop	{pc}		; (ldr pc, [sp], #4)
   43148:	ldr	r2, [r2]
   4314c:	movw	r1, #51396	; 0xc8c4
   43150:	movt	r1, #8
   43154:	ldr	r0, [r0]
   43158:	bl	41d60 <fputs@plt+0x30bec>
   4315c:	mov	r3, r0
   43160:	movw	r1, #2579	; 0xa13
   43164:	b	4311c <fputs@plt+0x31fa8>
   43168:	ldrb	ip, [r0, #453]	; 0x1c5
   4316c:	cmp	ip, #2
   43170:	bxne	lr
   43174:	strd	r4, [sp, #-28]!	; 0xffffffe4
   43178:	strd	r6, [sp, #8]
   4317c:	strd	r8, [sp, #16]
   43180:	str	lr, [sp, #24]
   43184:	sub	sp, sp, #20
   43188:	mov	r7, r3
   4318c:	mov	r6, r2
   43190:	mov	r4, r0
   43194:	ldr	r8, [r0, #8]
   43198:	ldr	r9, [r0]
   4319c:	movw	ip, #51408	; 0xc8d0
   431a0:	movt	ip, #8
   431a4:	movw	r5, #23480	; 0x5bb8
   431a8:	movt	r5, #8
   431ac:	ldr	r3, [sp, #48]	; 0x30
   431b0:	cmp	r3, #0
   431b4:	movne	r5, ip
   431b8:	mov	r0, r1
   431bc:	bl	1a40c <fputs@plt+0x9298>
   431c0:	str	r0, [sp, #4]
   431c4:	str	r5, [sp]
   431c8:	mov	r3, r7
   431cc:	mov	r2, r6
   431d0:	movw	r1, #51428	; 0xc8e4
   431d4:	movt	r1, #8
   431d8:	mov	r0, r9
   431dc:	bl	41d60 <fputs@plt+0x30bec>
   431e0:	mvn	r3, #0
   431e4:	str	r3, [sp, #8]
   431e8:	str	r0, [sp, #4]
   431ec:	mov	r3, #0
   431f0:	str	r3, [sp]
   431f4:	ldr	r2, [r4, #468]	; 0x1d4
   431f8:	mov	r1, #161	; 0xa1
   431fc:	mov	r0, r8
   43200:	bl	2dee0 <fputs@plt+0x1cd6c>
   43204:	add	sp, sp, #20
   43208:	ldrd	r4, [sp]
   4320c:	ldrd	r6, [sp, #8]
   43210:	ldrd	r8, [sp, #16]
   43214:	add	sp, sp, #24
   43218:	pop	{pc}		; (ldr pc, [sp], #4)
   4321c:	ldrb	r3, [r0, #453]	; 0x1c5
   43220:	cmp	r3, #2
   43224:	bxne	lr
   43228:	strd	r4, [sp, #-12]!
   4322c:	str	lr, [sp, #8]
   43230:	sub	sp, sp, #20
   43234:	mov	r2, r1
   43238:	mov	r4, r0
   4323c:	ldr	r5, [r0, #8]
   43240:	movw	r1, #51468	; 0xc90c
   43244:	movt	r1, #8
   43248:	ldr	r0, [r0]
   4324c:	bl	41d60 <fputs@plt+0x30bec>
   43250:	mvn	r3, #0
   43254:	str	r3, [sp, #8]
   43258:	str	r0, [sp, #4]
   4325c:	mov	r3, #0
   43260:	str	r3, [sp]
   43264:	ldr	r2, [r4, #468]	; 0x1d4
   43268:	mov	r1, #161	; 0xa1
   4326c:	mov	r0, r5
   43270:	bl	2dee0 <fputs@plt+0x1cd6c>
   43274:	add	sp, sp, #20
   43278:	ldrd	r4, [sp]
   4327c:	add	sp, sp, #8
   43280:	pop	{pc}		; (ldr pc, [sp], #4)
   43284:	strd	r4, [sp, #-36]!	; 0xffffffdc
   43288:	strd	r6, [sp, #8]
   4328c:	strd	r8, [sp, #16]
   43290:	strd	sl, [sp, #24]
   43294:	str	lr, [sp, #32]
   43298:	sub	sp, sp, #20
   4329c:	mov	r6, r0
   432a0:	mov	r9, r1
   432a4:	mov	fp, r2
   432a8:	bl	2de28 <fputs@plt+0x1ccb4>
   432ac:	subs	r7, r0, #0
   432b0:	beq	43388 <fputs@plt+0x32214>
   432b4:	ldr	r1, [r9, #64]	; 0x40
   432b8:	ldr	r0, [r6]
   432bc:	bl	1a280 <fputs@plt+0x910c>
   432c0:	mov	sl, r0
   432c4:	mov	r1, r9
   432c8:	mov	r0, r6
   432cc:	bl	1a48c <fputs@plt+0x9318>
   432d0:	subs	r4, r0, #0
   432d4:	beq	4331c <fputs@plt+0x321a8>
   432d8:	mov	r5, #0
   432dc:	mov	r8, #127	; 0x7f
   432e0:	ldr	r1, [r4, #20]
   432e4:	ldr	r0, [r6]
   432e8:	bl	1a280 <fputs@plt+0x910c>
   432ec:	str	r5, [sp, #8]
   432f0:	ldr	r3, [r4]
   432f4:	str	r3, [sp, #4]
   432f8:	str	r5, [sp]
   432fc:	mov	r3, r5
   43300:	mov	r2, r0
   43304:	mov	r1, r8
   43308:	mov	r0, r7
   4330c:	bl	2dee0 <fputs@plt+0x1cd6c>
   43310:	ldr	r4, [r4, #32]
   43314:	cmp	r4, #0
   43318:	bne	432e0 <fputs@plt+0x3216c>
   4331c:	mov	r3, #0
   43320:	str	r3, [sp, #8]
   43324:	ldr	r2, [r9]
   43328:	str	r2, [sp, #4]
   4332c:	str	r3, [sp]
   43330:	mov	r2, sl
   43334:	mov	r1, #125	; 0x7d
   43338:	mov	r0, r7
   4333c:	bl	2dee0 <fputs@plt+0x1cd6c>
   43340:	mov	r2, fp
   43344:	movw	r1, #51492	; 0xc924
   43348:	movt	r1, #8
   4334c:	ldr	r0, [r6]
   43350:	bl	41d60 <fputs@plt+0x30bec>
   43354:	subs	r2, r0, #0
   43358:	beq	43388 <fputs@plt+0x32214>
   4335c:	mov	r1, sl
   43360:	mov	r0, r7
   43364:	bl	2e230 <fputs@plt+0x1d0bc>
   43368:	mov	r1, r9
   4336c:	mov	r0, r6
   43370:	bl	42c2c <fputs@plt+0x31ab8>
   43374:	subs	r2, r0, #0
   43378:	beq	43388 <fputs@plt+0x32214>
   4337c:	mov	r1, #1
   43380:	mov	r0, r7
   43384:	bl	2e230 <fputs@plt+0x1d0bc>
   43388:	add	sp, sp, #20
   4338c:	ldrd	r4, [sp]
   43390:	ldrd	r6, [sp, #8]
   43394:	ldrd	r8, [sp, #16]
   43398:	ldrd	sl, [sp, #24]
   4339c:	add	sp, sp, #32
   433a0:	pop	{pc}		; (ldr pc, [sp], #4)
   433a4:	push	{r1, r2, r3}
   433a8:	push	{lr}		; (str lr, [sp, #-4]!)
   433ac:	sub	sp, sp, #8
   433b0:	add	r2, sp, #16
   433b4:	str	r2, [sp, #4]
   433b8:	ldr	r1, [sp, #12]
   433bc:	bl	303dc <fputs@plt+0x1f268>
   433c0:	add	sp, sp, #8
   433c4:	pop	{lr}		; (ldr lr, [sp], #4)
   433c8:	add	sp, sp, #12
   433cc:	bx	lr
   433d0:	strd	r4, [sp, #-20]!	; 0xffffffec
   433d4:	strd	r6, [sp, #8]
   433d8:	str	lr, [sp, #16]
   433dc:	sub	sp, sp, #44	; 0x2c
   433e0:	subs	r4, r1, #0
   433e4:	bgt	433fc <fputs@plt+0x32288>
   433e8:	add	sp, sp, #44	; 0x2c
   433ec:	ldrd	r4, [sp]
   433f0:	ldrd	r6, [sp, #8]
   433f4:	add	sp, sp, #16
   433f8:	pop	{pc}		; (ldr pc, [sp], #4)
   433fc:	mov	r6, r2
   43400:	mov	r5, r0
   43404:	ldr	r3, [r0]
   43408:	ldr	r7, [r3, #32]
   4340c:	ldr	r0, [r2]
   43410:	bl	31d00 <fputs@plt+0x20b8c>
   43414:	subs	r1, r0, #0
   43418:	beq	433e8 <fputs@plt+0x32274>
   4341c:	sub	r4, r4, #1
   43420:	str	r4, [sp, #28]
   43424:	mov	r3, #0
   43428:	str	r3, [sp, #32]
   4342c:	add	r2, r6, #4
   43430:	str	r2, [sp, #36]	; 0x24
   43434:	ldr	r2, [r7, #92]	; 0x5c
   43438:	str	r3, [sp, #4]
   4343c:	str	r3, [sp, #8]
   43440:	str	r7, [sp]
   43444:	str	r3, [sp, #12]
   43448:	str	r3, [sp, #16]
   4344c:	str	r2, [sp, #20]
   43450:	strb	r3, [sp, #24]
   43454:	mov	r3, #2
   43458:	strb	r3, [sp, #25]
   4345c:	add	r2, sp, #28
   43460:	mov	r0, sp
   43464:	bl	433a4 <fputs@plt+0x32230>
   43468:	ldr	r4, [sp, #12]
   4346c:	mov	r0, sp
   43470:	bl	1e7f0 <fputs@plt+0xd67c>
   43474:	movw	r3, #15440	; 0x3c50
   43478:	movt	r3, #1
   4347c:	mov	r2, r4
   43480:	mov	r1, r0
   43484:	mov	r0, r5
   43488:	bl	2ccbc <fputs@plt+0x1bb48>
   4348c:	b	433e8 <fputs@plt+0x32274>
   43490:	strd	r4, [sp, #-36]!	; 0xffffffdc
   43494:	strd	r6, [sp, #8]
   43498:	strd	r8, [sp, #16]
   4349c:	strd	sl, [sp, #24]
   434a0:	str	lr, [sp, #32]
   434a4:	sub	sp, sp, #44	; 0x2c
   434a8:	mov	r8, r0
   434ac:	mov	sl, r1
   434b0:	mov	r5, r2
   434b4:	ldr	r6, [r2, #12]
   434b8:	ldr	r2, [r0]
   434bc:	mov	r3, #0
   434c0:	str	r3, [sp, #16]
   434c4:	str	r3, [sp, #20]
   434c8:	str	r2, [sp, #12]
   434cc:	str	r3, [sp, #24]
   434d0:	str	r3, [sp, #28]
   434d4:	mov	r2, #200	; 0xc8
   434d8:	str	r2, [sp, #32]
   434dc:	strb	r3, [sp, #36]	; 0x24
   434e0:	strb	r3, [sp, #37]	; 0x25
   434e4:	ldr	r3, [r5, #40]	; 0x28
   434e8:	cmp	r3, #0
   434ec:	beq	43560 <fputs@plt+0x323ec>
   434f0:	ldr	r2, [r5]
   434f4:	movw	r1, #51504	; 0xc930
   434f8:	movt	r1, #8
   434fc:	add	r0, sp, #12
   43500:	bl	433a4 <fputs@plt+0x32230>
   43504:	add	r0, sp, #12
   43508:	bl	1e7f0 <fputs@plt+0xd67c>
   4350c:	ldrb	ip, [r5, #55]	; 0x37
   43510:	and	ip, ip, #3
   43514:	mov	r3, #2
   43518:	str	r3, [sp, #4]
   4351c:	mvn	r3, #0
   43520:	str	r3, [sp]
   43524:	mov	r3, r0
   43528:	mov	r2, sl
   4352c:	movw	r0, #1555	; 0x613
   43530:	movw	r1, #2067	; 0x813
   43534:	cmp	ip, #2
   43538:	moveq	r1, r0
   4353c:	mov	r0, r8
   43540:	bl	2e078 <fputs@plt+0x1cf04>
   43544:	add	sp, sp, #44	; 0x2c
   43548:	ldrd	r4, [sp]
   4354c:	ldrd	r6, [sp, #8]
   43550:	ldrd	r8, [sp, #16]
   43554:	ldrd	sl, [sp, #24]
   43558:	add	sp, sp, #32
   4355c:	pop	{pc}		; (ldr pc, [sp], #4)
   43560:	ldrh	r3, [r5, #50]	; 0x32
   43564:	cmp	r3, #0
   43568:	beq	43504 <fputs@plt+0x32390>
   4356c:	ldr	r3, [r5, #4]
   43570:	ldrsh	r2, [r3]
   43574:	ldr	r3, [r6, #4]
   43578:	ldr	fp, [r3, r2, lsl #4]
   4357c:	mov	r4, #0
   43580:	movw	r7, #50436	; 0xc504
   43584:	movt	r7, #8
   43588:	movw	r9, #51516	; 0xc93c
   4358c:	movt	r9, #8
   43590:	mov	r3, fp
   43594:	ldr	r2, [r6]
   43598:	mov	r1, r7
   4359c:	add	r0, sp, #12
   435a0:	bl	433a4 <fputs@plt+0x32230>
   435a4:	add	r4, r4, #1
   435a8:	ldrh	r3, [r5, #50]	; 0x32
   435ac:	cmp	r3, r4
   435b0:	ble	43504 <fputs@plt+0x32390>
   435b4:	ldr	r2, [r5, #4]
   435b8:	lsl	r3, r4, #1
   435bc:	ldrsh	r2, [r2, r3]
   435c0:	ldr	r3, [r6, #4]
   435c4:	ldr	fp, [r3, r2, lsl #4]
   435c8:	cmp	r4, #0
   435cc:	beq	43590 <fputs@plt+0x3241c>
   435d0:	mov	r2, #2
   435d4:	mov	r1, r9
   435d8:	add	r0, sp, #12
   435dc:	bl	30248 <fputs@plt+0x1f0d4>
   435e0:	b	43590 <fputs@plt+0x3241c>
   435e4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   435e8:	strd	r6, [sp, #8]
   435ec:	strd	r8, [sp, #16]
   435f0:	strd	sl, [sp, #24]
   435f4:	str	lr, [sp, #32]
   435f8:	sub	sp, sp, #164	; 0xa4
   435fc:	ldrh	lr, [sp, #204]	; 0xcc
   43600:	ldrb	ip, [r0, #453]	; 0x1c5
   43604:	cmp	ip, #2
   43608:	movne	r0, #0
   4360c:	beq	4362c <fputs@plt+0x324b8>
   43610:	add	sp, sp, #164	; 0xa4
   43614:	ldrd	r4, [sp]
   43618:	ldrd	r6, [sp, #8]
   4361c:	ldrd	r8, [sp, #16]
   43620:	ldrd	sl, [sp, #24]
   43624:	add	sp, sp, #32
   43628:	pop	{pc}		; (ldr pc, [sp], #4)
   4362c:	ldr	r7, [r2, #64]	; 0x40
   43630:	ldr	r5, [r7, #36]	; 0x24
   43634:	tst	r5, #8192	; 0x2000
   43638:	bne	436d4 <fputs@plt+0x32560>
   4363c:	tst	lr, #64	; 0x40
   43640:	bne	436d4 <fputs@plt+0x32560>
   43644:	ldrb	r6, [r2, #44]	; 0x2c
   43648:	ldr	r8, [r0, #8]
   4364c:	ldr	r2, [r0]
   43650:	ldr	r9, [r0, #468]	; 0x1d4
   43654:	ands	fp, r5, #48	; 0x30
   43658:	bne	438b0 <fputs@plt+0x3273c>
   4365c:	tst	r5, #1024	; 0x400
   43660:	bne	43670 <fputs@plt+0x324fc>
   43664:	ldrh	r0, [r7, #24]
   43668:	cmp	r0, #0
   4366c:	bne	438b0 <fputs@plt+0x3273c>
   43670:	ands	lr, lr, #3
   43674:	movne	sl, #1
   43678:	moveq	sl, #0
   4367c:	add	r0, sp, #60	; 0x3c
   43680:	str	r0, [sp, #36]	; 0x24
   43684:	str	r0, [sp, #40]	; 0x28
   43688:	str	r2, [sp, #32]
   4368c:	mov	r2, #0
   43690:	str	r2, [sp, #44]	; 0x2c
   43694:	mov	r0, #100	; 0x64
   43698:	str	r0, [sp, #48]	; 0x30
   4369c:	mov	r0, #51712	; 0xca00
   436a0:	movt	r0, #15258	; 0x3b9a
   436a4:	str	r0, [sp, #52]	; 0x34
   436a8:	strb	r2, [sp, #56]	; 0x38
   436ac:	strb	r2, [sp, #57]	; 0x39
   436b0:	movw	r2, #51520	; 0xc940
   436b4:	movt	r2, #8
   436b8:	movw	r0, #51528	; 0xc948
   436bc:	movt	r0, #8
   436c0:	cmp	lr, #0
   436c4:	moveq	r2, r0
   436c8:	cmp	lr, #0
   436cc:	movne	sl, #1
   436d0:	b	438f0 <fputs@plt+0x3277c>
   436d4:	mov	r0, #0
   436d8:	b	43610 <fputs@plt+0x3249c>
   436dc:	add	r3, r6, r6, lsl #3
   436e0:	add	r3, r4, r3, lsl #3
   436e4:	ldr	r2, [r3, #16]
   436e8:	movw	r1, #23536	; 0x5bf0
   436ec:	movt	r1, #8
   436f0:	add	r0, sp, #32
   436f4:	bl	433a4 <fputs@plt+0x32230>
   436f8:	b	43934 <fputs@plt+0x327c0>
   436fc:	cmp	sl, #0
   43700:	beq	43860 <fputs@plt+0x326ec>
   43704:	movw	r4, #61520	; 0xf050
   43708:	movt	r4, #8
   4370c:	b	439c8 <fputs@plt+0x32854>
   43710:	ldrh	fp, [r7, #42]	; 0x2a
   43714:	mov	r2, #2
   43718:	movw	r1, #51672	; 0xc9d8
   4371c:	movt	r1, #8
   43720:	add	r0, sp, #32
   43724:	bl	30248 <fputs@plt+0x1f0d4>
   43728:	mov	r1, #0
   4372c:	mov	r0, sl
   43730:	bl	1a834 <fputs@plt+0x96c0>
   43734:	str	r0, [sp, #16]
   43738:	mov	r4, #0
   4373c:	movw	r3, #51752	; 0xca28
   43740:	movt	r3, #8
   43744:	str	r3, [sp, #24]
   43748:	movw	r5, #51676	; 0xc9dc
   4374c:	movt	r5, #8
   43750:	movw	r3, #47748	; 0xba84
   43754:	movt	r3, #8
   43758:	str	r3, [sp, #28]
   4375c:	b	43778 <fputs@plt+0x32604>
   43760:	mov	r1, r4
   43764:	mov	r0, sl
   43768:	bl	1a834 <fputs@plt+0x96c0>
   4376c:	str	r0, [sp, #16]
   43770:	cmp	r4, #0
   43774:	bne	43a80 <fputs@plt+0x3290c>
   43778:	cmp	fp, r4
   4377c:	ble	43a54 <fputs@plt+0x328e0>
   43780:	ldr	r2, [sp, #16]
   43784:	mov	r1, r5
   43788:	add	r0, sp, #32
   4378c:	bl	433a4 <fputs@plt+0x32230>
   43790:	add	r4, r4, #1
   43794:	cmp	r6, r4
   43798:	bne	43760 <fputs@plt+0x325ec>
   4379c:	b	43a20 <fputs@plt+0x328ac>
   437a0:	mov	r1, r4
   437a4:	mov	r0, sl
   437a8:	bl	1a834 <fputs@plt+0x96c0>
   437ac:	add	r5, r4, #1
   437b0:	movw	r3, #51648	; 0xc9c0
   437b4:	movt	r3, #8
   437b8:	mov	r2, r0
   437bc:	mov	r1, r4
   437c0:	add	r0, sp, #32
   437c4:	bl	302c4 <fputs@plt+0x1f150>
   437c8:	b	43a30 <fputs@plt+0x328bc>
   437cc:	mov	r1, r4
   437d0:	mov	r0, sl
   437d4:	bl	1a834 <fputs@plt+0x96c0>
   437d8:	movw	r3, #51644	; 0xc9bc
   437dc:	movt	r3, #8
   437e0:	mov	r2, r0
   437e4:	mov	r1, r5
   437e8:	add	r0, sp, #32
   437ec:	bl	302c4 <fputs@plt+0x1f150>
   437f0:	b	43a3c <fputs@plt+0x328c8>
   437f4:	tst	r5, #256	; 0x100
   437f8:	beq	43858 <fputs@plt+0x326e4>
   437fc:	tst	r5, #15
   43800:	beq	43858 <fputs@plt+0x326e4>
   43804:	tst	r5, #5
   43808:	movwne	r2, #51652	; 0xc9c4
   4380c:	movtne	r2, #8
   43810:	bne	43838 <fputs@plt+0x326c4>
   43814:	cmp	fp, #48	; 0x30
   43818:	beq	4384c <fputs@plt+0x326d8>
   4381c:	and	r5, r5, #32
   43820:	movw	r2, #51648	; 0xc9c0
   43824:	movt	r2, #8
   43828:	movw	r3, #51644	; 0xc9bc
   4382c:	movt	r3, #8
   43830:	cmp	r5, #0
   43834:	moveq	r2, r3
   43838:	movw	r1, #51684	; 0xc9e4
   4383c:	movt	r1, #8
   43840:	add	r0, sp, #32
   43844:	bl	433a4 <fputs@plt+0x32230>
   43848:	b	43860 <fputs@plt+0x326ec>
   4384c:	movw	r2, #51632	; 0xc9b0
   43850:	movt	r2, #8
   43854:	b	43838 <fputs@plt+0x326c4>
   43858:	tst	r5, #1024	; 0x400
   4385c:	bne	43894 <fputs@plt+0x32720>
   43860:	add	r0, sp, #32
   43864:	bl	1e7f0 <fputs@plt+0xd67c>
   43868:	mvn	r3, #0
   4386c:	str	r3, [sp, #8]
   43870:	str	r0, [sp, #4]
   43874:	ldr	r3, [sp, #200]	; 0xc8
   43878:	str	r3, [sp]
   4387c:	ldr	r3, [sp, #20]
   43880:	mov	r2, r9
   43884:	mov	r1, #161	; 0xa1
   43888:	mov	r0, r8
   4388c:	bl	2dee0 <fputs@plt+0x1cd6c>
   43890:	b	43610 <fputs@plt+0x3249c>
   43894:	ldr	r3, [r7, #32]
   43898:	ldr	r2, [r7, #24]
   4389c:	movw	r1, #51724	; 0xca0c
   438a0:	movt	r1, #8
   438a4:	add	r0, sp, #32
   438a8:	bl	433a4 <fputs@plt+0x32230>
   438ac:	b	43860 <fputs@plt+0x326ec>
   438b0:	add	r0, sp, #60	; 0x3c
   438b4:	str	r0, [sp, #36]	; 0x24
   438b8:	str	r0, [sp, #40]	; 0x28
   438bc:	str	r2, [sp, #32]
   438c0:	mov	r2, #0
   438c4:	str	r2, [sp, #44]	; 0x2c
   438c8:	mov	r0, #100	; 0x64
   438cc:	str	r0, [sp, #48]	; 0x30
   438d0:	mov	r0, #51712	; 0xca00
   438d4:	movt	r0, #15258	; 0x3b9a
   438d8:	str	r0, [sp, #52]	; 0x34
   438dc:	strb	r2, [sp, #56]	; 0x38
   438e0:	strb	r2, [sp, #57]	; 0x39
   438e4:	mov	sl, #1
   438e8:	movw	r2, #51520	; 0xc940
   438ec:	movt	r2, #8
   438f0:	str	r3, [sp, #20]
   438f4:	mov	r4, r1
   438f8:	mov	r1, r2
   438fc:	add	r0, sp, #32
   43900:	bl	30288 <fputs@plt+0x1f114>
   43904:	add	r3, r6, r6, lsl #3
   43908:	add	r3, r4, r3, lsl #3
   4390c:	ldr	r3, [r3, #28]
   43910:	cmp	r3, #0
   43914:	beq	436dc <fputs@plt+0x32568>
   43918:	add	r3, r6, r6, lsl #3
   4391c:	add	r3, r4, r3, lsl #3
   43920:	ldrb	r2, [r3, #48]	; 0x30
   43924:	movw	r1, #53824	; 0xd240
   43928:	movt	r1, #8
   4392c:	add	r0, sp, #32
   43930:	bl	433a4 <fputs@plt+0x32230>
   43934:	add	r3, r6, r6, lsl #3
   43938:	add	r3, r4, r3, lsl #3
   4393c:	ldr	r2, [r3, #20]
   43940:	cmp	r2, #0
   43944:	beq	43958 <fputs@plt+0x327e4>
   43948:	movw	r1, #51656	; 0xc9c8
   4394c:	movt	r1, #8
   43950:	add	r0, sp, #32
   43954:	bl	433a4 <fputs@plt+0x32230>
   43958:	tst	r5, #1280	; 0x500
   4395c:	bne	437f4 <fputs@plt+0x32680>
   43960:	ldr	fp, [r7, #28]
   43964:	add	r6, r6, r6, lsl #3
   43968:	add	r4, r4, r6, lsl #3
   4396c:	ldr	r3, [r4, #24]
   43970:	ldrb	r3, [r3, #42]	; 0x2a
   43974:	tst	r3, #32
   43978:	beq	4398c <fputs@plt+0x32818>
   4397c:	ldrb	r3, [fp, #55]	; 0x37
   43980:	and	r3, r3, #3
   43984:	cmp	r3, #2
   43988:	beq	436fc <fputs@plt+0x32588>
   4398c:	tst	r5, #131072	; 0x20000
   43990:	movwne	r4, #51584	; 0xc980
   43994:	movtne	r4, #8
   43998:	bne	439c8 <fputs@plt+0x32854>
   4399c:	tst	r5, #16384	; 0x4000
   439a0:	movwne	r4, #51536	; 0xc950
   439a4:	movtne	r4, #8
   439a8:	bne	439c8 <fputs@plt+0x32854>
   439ac:	and	r5, r5, #64	; 0x40
   439b0:	movw	r4, #51564	; 0xc96c
   439b4:	movt	r4, #8
   439b8:	movw	r3, #51620	; 0xc9a4
   439bc:	movt	r3, #8
   439c0:	cmp	r5, #0
   439c4:	moveq	r4, r3
   439c8:	mov	r2, #7
   439cc:	movw	r1, #51664	; 0xc9d0
   439d0:	movt	r1, #8
   439d4:	add	r0, sp, #32
   439d8:	bl	30248 <fputs@plt+0x1f0d4>
   439dc:	ldr	r2, [fp]
   439e0:	mov	r1, r4
   439e4:	add	r0, sp, #32
   439e8:	bl	433a4 <fputs@plt+0x32230>
   439ec:	ldr	sl, [r7, #28]
   439f0:	ldrh	r6, [r7, #24]
   439f4:	cmp	r6, #0
   439f8:	bne	43710 <fputs@plt+0x3259c>
   439fc:	ldr	r3, [r7, #36]	; 0x24
   43a00:	tst	r3, #48	; 0x30
   43a04:	beq	43860 <fputs@plt+0x326ec>
   43a08:	mov	r2, #2
   43a0c:	movw	r1, #51672	; 0xc9d8
   43a10:	movt	r1, #8
   43a14:	add	r0, sp, #32
   43a18:	bl	30248 <fputs@plt+0x1f0d4>
   43a1c:	mov	r4, #0
   43a20:	ldr	r3, [r7, #36]	; 0x24
   43a24:	tst	r3, #32
   43a28:	moveq	r5, r4
   43a2c:	bne	437a0 <fputs@plt+0x3262c>
   43a30:	ldr	r3, [r7, #36]	; 0x24
   43a34:	tst	r3, #16
   43a38:	bne	437cc <fputs@plt+0x32658>
   43a3c:	mov	r2, #1
   43a40:	movw	r1, #23940	; 0x5d84
   43a44:	movt	r1, #8
   43a48:	add	r0, sp, #32
   43a4c:	bl	30248 <fputs@plt+0x1f0d4>
   43a50:	b	43860 <fputs@plt+0x326ec>
   43a54:	ldr	r2, [sp, #16]
   43a58:	ldr	r1, [sp, #24]
   43a5c:	add	r0, sp, #32
   43a60:	bl	433a4 <fputs@plt+0x32230>
   43a64:	add	r4, r4, #1
   43a68:	cmp	r6, r4
   43a6c:	beq	43a20 <fputs@plt+0x328ac>
   43a70:	mov	r1, r4
   43a74:	mov	r0, sl
   43a78:	bl	1a834 <fputs@plt+0x96c0>
   43a7c:	str	r0, [sp, #16]
   43a80:	mov	r2, #5
   43a84:	ldr	r1, [sp, #28]
   43a88:	add	r0, sp, #32
   43a8c:	bl	30248 <fputs@plt+0x1f0d4>
   43a90:	b	43778 <fputs@plt+0x32604>
   43a94:	push	{r1, r2, r3}
   43a98:	str	r4, [sp, #-8]!
   43a9c:	str	lr, [sp, #4]
   43aa0:	sub	sp, sp, #12
   43aa4:	ldr	r3, [r0, #16]
   43aa8:	cmp	r3, #0
   43aac:	bne	43ac8 <fputs@plt+0x32954>
   43ab0:	add	sp, sp, #12
   43ab4:	ldr	r4, [sp]
   43ab8:	ldr	lr, [sp, #4]
   43abc:	add	sp, sp, #8
   43ac0:	add	sp, sp, #12
   43ac4:	bx	lr
   43ac8:	mov	r4, r0
   43acc:	sub	r3, r3, #1
   43ad0:	str	r3, [r0, #16]
   43ad4:	ldr	r3, [r0, #20]
   43ad8:	add	r3, r3, #1
   43adc:	str	r3, [r0, #20]
   43ae0:	add	r3, sp, #24
   43ae4:	str	r3, [sp, #4]
   43ae8:	ldr	r3, [r0, #52]	; 0x34
   43aec:	cmp	r3, #0
   43af0:	bne	43b30 <fputs@plt+0x329bc>
   43af4:	ldr	r1, [r4, #28]
   43af8:	cmp	r1, #0
   43afc:	beq	43b10 <fputs@plt+0x3299c>
   43b00:	ldr	r3, [r4, #36]	; 0x24
   43b04:	ldr	r2, [r4, #32]
   43b08:	add	r0, r4, #40	; 0x28
   43b0c:	bl	433a4 <fputs@plt+0x32230>
   43b10:	ldr	r2, [sp, #4]
   43b14:	ldr	r1, [sp, #20]
   43b18:	add	r0, r4, #40	; 0x28
   43b1c:	bl	303dc <fputs@plt+0x1f268>
   43b20:	ldrb	r3, [r4, #64]	; 0x40
   43b24:	cmp	r3, #1
   43b28:	streq	r3, [r4, #24]
   43b2c:	b	43ab0 <fputs@plt+0x3293c>
   43b30:	mov	r2, #1
   43b34:	movw	r1, #22628	; 0x5864
   43b38:	movt	r1, #8
   43b3c:	add	r0, r0, #40	; 0x28
   43b40:	bl	30248 <fputs@plt+0x1f0d4>
   43b44:	b	43af4 <fputs@plt+0x32980>
   43b48:	subs	r2, r1, #0
   43b4c:	beq	43bc4 <fputs@plt+0x32a50>
   43b50:	str	r4, [sp, #-8]!
   43b54:	str	lr, [sp, #4]
   43b58:	mov	r3, r0
   43b5c:	ldr	r1, [r0, #12]
   43b60:	cmp	r1, r2
   43b64:	bcc	43b98 <fputs@plt+0x32a24>
   43b68:	ldr	lr, [r0, #8]
   43b6c:	ldrb	ip, [lr, r2, lsr #3]
   43b70:	and	r0, r2, #7
   43b74:	mov	r1, #1
   43b78:	lsl	r1, r1, r0
   43b7c:	ands	r0, ip, r1
   43b80:	orreq	r1, ip, r1
   43b84:	strbeq	r1, [lr, r2, lsr #3]
   43b88:	bne	43bac <fputs@plt+0x32a38>
   43b8c:	ldr	r4, [sp]
   43b90:	add	sp, sp, #4
   43b94:	pop	{pc}		; (ldr pc, [sp], #4)
   43b98:	movw	r1, #51760	; 0xca30
   43b9c:	movt	r1, #8
   43ba0:	bl	43a94 <fputs@plt+0x32920>
   43ba4:	mov	r0, #1
   43ba8:	b	43b8c <fputs@plt+0x32a18>
   43bac:	movw	r1, #51784	; 0xca48
   43bb0:	movt	r1, #8
   43bb4:	mov	r0, r3
   43bb8:	bl	43a94 <fputs@plt+0x32920>
   43bbc:	mov	r0, #1
   43bc0:	b	43b8c <fputs@plt+0x32a18>
   43bc4:	mov	r0, #1
   43bc8:	bx	lr
   43bcc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   43bd0:	strd	r6, [sp, #8]
   43bd4:	str	r8, [sp, #16]
   43bd8:	str	lr, [sp, #20]
   43bdc:	sub	sp, sp, #8
   43be0:	mov	r4, r0
   43be4:	mov	r5, r1
   43be8:	mov	r7, r2
   43bec:	ldr	r3, [r0, #24]
   43bf0:	cmp	r3, r1
   43bf4:	ble	43c34 <fputs@plt+0x32ac0>
   43bf8:	ldr	r6, [r4, #32]
   43bfc:	add	r2, r6, r5, lsl #2
   43c00:	ldr	r3, [r6, r5, lsl #2]
   43c04:	cmp	r3, #0
   43c08:	movne	r0, #0
   43c0c:	beq	43c80 <fputs@plt+0x32b0c>
   43c10:	ldr	r3, [r4, #32]
   43c14:	ldr	r3, [r3, r5, lsl #2]
   43c18:	str	r3, [r7]
   43c1c:	add	sp, sp, #8
   43c20:	ldrd	r4, [sp]
   43c24:	ldrd	r6, [sp, #8]
   43c28:	ldr	r8, [sp, #16]
   43c2c:	add	sp, sp, #20
   43c30:	pop	{pc}		; (ldr pc, [sp], #4)
   43c34:	add	r6, r1, #1
   43c38:	lsl	r2, r6, #2
   43c3c:	asr	r3, r2, #31
   43c40:	ldr	r0, [r0, #32]
   43c44:	bl	2bbcc <fputs@plt+0x1aa58>
   43c48:	subs	r8, r0, #0
   43c4c:	moveq	r3, #0
   43c50:	streq	r3, [r7]
   43c54:	moveq	r0, #7
   43c58:	beq	43c1c <fputs@plt+0x32aa8>
   43c5c:	ldr	r0, [r4, #24]
   43c60:	sub	r2, r6, r0
   43c64:	lsl	r2, r2, #2
   43c68:	mov	r1, #0
   43c6c:	add	r0, r8, r0, lsl #2
   43c70:	bl	10f40 <memset@plt>
   43c74:	str	r8, [r4, #32]
   43c78:	str	r6, [r4, #24]
   43c7c:	b	43bf8 <fputs@plt+0x32a84>
   43c80:	ldrb	r3, [r4, #43]	; 0x2b
   43c84:	cmp	r3, #2
   43c88:	beq	43cc8 <fputs@plt+0x32b54>
   43c8c:	ldr	r0, [r4, #4]
   43c90:	ldr	r3, [r0]
   43c94:	str	r2, [sp]
   43c98:	ldr	r6, [r3, #52]	; 0x34
   43c9c:	ldrb	r3, [r4, #44]	; 0x2c
   43ca0:	mov	r2, #32768	; 0x8000
   43ca4:	mov	r1, r5
   43ca8:	blx	r6
   43cac:	cmp	r0, #8
   43cb0:	bne	43c10 <fputs@plt+0x32a9c>
   43cb4:	ldrb	r3, [r4, #46]	; 0x2e
   43cb8:	orr	r3, r3, #2
   43cbc:	strb	r3, [r4, #46]	; 0x2e
   43cc0:	mov	r0, #0
   43cc4:	b	43c10 <fputs@plt+0x32a9c>
   43cc8:	mov	r0, #32768	; 0x8000
   43ccc:	mov	r1, #0
   43cd0:	bl	1d420 <fputs@plt+0xc2ac>
   43cd4:	str	r0, [r6, r5, lsl #2]
   43cd8:	ldr	r3, [r4, #32]
   43cdc:	ldr	r3, [r3, r5, lsl #2]
   43ce0:	cmp	r3, #0
   43ce4:	movne	r0, #0
   43ce8:	moveq	r0, #7
   43cec:	b	43c10 <fputs@plt+0x32a9c>
   43cf0:	strd	r4, [sp, #-16]!
   43cf4:	str	r6, [sp, #8]
   43cf8:	str	lr, [sp, #12]
   43cfc:	sub	sp, sp, #8
   43d00:	mov	r4, r1
   43d04:	mov	r5, r2
   43d08:	mov	r6, r3
   43d0c:	add	r2, sp, #4
   43d10:	bl	43bcc <fputs@plt+0x32a58>
   43d14:	cmp	r0, #0
   43d18:	bne	43d50 <fputs@plt+0x32bdc>
   43d1c:	ldr	r3, [sp, #4]
   43d20:	add	r2, r3, #16384	; 0x4000
   43d24:	cmp	r4, #0
   43d28:	addeq	r3, r3, #136	; 0x88
   43d2c:	streq	r3, [sp, #4]
   43d30:	lslne	r4, r4, #12
   43d34:	subne	r4, r4, #34	; 0x22
   43d38:	ldr	r3, [sp, #4]
   43d3c:	sub	r3, r3, #4
   43d40:	str	r3, [r6]
   43d44:	str	r2, [r5]
   43d48:	ldr	r3, [sp, #24]
   43d4c:	str	r4, [r3]
   43d50:	add	sp, sp, #8
   43d54:	ldrd	r4, [sp]
   43d58:	ldr	r6, [sp, #8]
   43d5c:	add	sp, sp, #12
   43d60:	pop	{pc}		; (ldr pc, [sp], #4)
   43d64:	strd	r4, [sp, #-36]!	; 0xffffffdc
   43d68:	strd	r6, [sp, #8]
   43d6c:	strd	r8, [sp, #16]
   43d70:	strd	sl, [sp, #24]
   43d74:	str	lr, [sp, #32]
   43d78:	sub	sp, sp, #44	; 0x2c
   43d7c:	ldr	r4, [r0, #68]	; 0x44
   43d80:	cmp	r4, #0
   43d84:	beq	43dd4 <fputs@plt+0x32c60>
   43d88:	ldrsh	r3, [r0, #40]	; 0x28
   43d8c:	cmp	r3, #0
   43d90:	beq	43dd4 <fputs@plt+0x32c60>
   43d94:	str	r2, [sp, #20]
   43d98:	mov	r6, r1
   43d9c:	mov	r5, r0
   43da0:	ldr	r3, [r0, #100]	; 0x64
   43da4:	add	r3, r3, #33	; 0x21
   43da8:	lsr	r9, r3, #12
   43dac:	add	r7, r4, #33	; 0x21
   43db0:	lsr	r7, r7, #12
   43db4:	cmp	r7, r9
   43db8:	blt	43ed4 <fputs@plt+0x32d60>
   43dbc:	movw	r3, #383	; 0x17f
   43dc0:	mul	r3, r3, r1
   43dc4:	ubfx	r3, r3, #0, #13
   43dc8:	str	r3, [sp, #16]
   43dcc:	lsl	r8, r3, #1
   43dd0:	b	43e74 <fputs@plt+0x32d00>
   43dd4:	mov	r0, #0
   43dd8:	str	r0, [r2]
   43ddc:	add	sp, sp, #44	; 0x2c
   43de0:	ldrd	r4, [sp]
   43de4:	ldrd	r6, [sp, #8]
   43de8:	ldrd	r8, [sp, #16]
   43dec:	ldrd	sl, [sp, #24]
   43df0:	add	sp, sp, #32
   43df4:	pop	{pc}		; (ldr pc, [sp], #4)
   43df8:	subs	r1, r1, #1
   43dfc:	beq	43e54 <fputs@plt+0x32ce0>
   43e00:	add	r3, r3, #1
   43e04:	ubfx	r3, r3, #0, #13
   43e08:	lsl	r2, r3, #1
   43e0c:	add	r0, ip, r2
   43e10:	ldrh	r2, [ip, r2]
   43e14:	uxth	r2, r2
   43e18:	cmp	r2, #0
   43e1c:	beq	43e60 <fputs@plt+0x32cec>
   43e20:	ldrh	r2, [r0]
   43e24:	add	r2, r2, lr
   43e28:	cmp	r4, r2
   43e2c:	bcc	43df8 <fputs@plt+0x32c84>
   43e30:	ldr	r7, [r5, #100]	; 0x64
   43e34:	cmp	r7, r2
   43e38:	bhi	43df8 <fputs@plt+0x32c84>
   43e3c:	ldrh	r0, [r0]
   43e40:	uxth	r0, r0
   43e44:	ldr	r0, [fp, r0, lsl #2]
   43e48:	cmp	r0, r6
   43e4c:	moveq	sl, r2
   43e50:	b	43df8 <fputs@plt+0x32c84>
   43e54:	movw	r0, #53923	; 0xd2a3
   43e58:	bl	3693c <fputs@plt+0x257c8>
   43e5c:	b	43ddc <fputs@plt+0x32c68>
   43e60:	ldr	r7, [sp, #12]
   43e64:	sub	r7, r7, #1
   43e68:	cmp	r7, r9
   43e6c:	cmpge	sl, #0
   43e70:	bne	43ed8 <fputs@plt+0x32d64>
   43e74:	add	r3, sp, #36	; 0x24
   43e78:	str	r3, [sp]
   43e7c:	add	r3, sp, #32
   43e80:	add	r2, sp, #28
   43e84:	mov	r1, r7
   43e88:	mov	r0, r5
   43e8c:	bl	43cf0 <fputs@plt+0x32b7c>
   43e90:	cmp	r0, #0
   43e94:	bne	43ddc <fputs@plt+0x32c68>
   43e98:	ldr	ip, [sp, #28]
   43e9c:	add	r0, ip, r8
   43ea0:	ldrh	r3, [ip, r8]
   43ea4:	uxth	r3, r3
   43ea8:	cmp	r3, #0
   43eac:	beq	43ecc <fputs@plt+0x32d58>
   43eb0:	ldr	lr, [sp, #36]	; 0x24
   43eb4:	ldr	fp, [sp, #32]
   43eb8:	ldr	r3, [sp, #16]
   43ebc:	movw	r1, #8193	; 0x2001
   43ec0:	mov	sl, #0
   43ec4:	str	r7, [sp, #12]
   43ec8:	b	43e20 <fputs@plt+0x32cac>
   43ecc:	mov	sl, #0
   43ed0:	b	43e64 <fputs@plt+0x32cf0>
   43ed4:	mov	sl, #0
   43ed8:	ldr	r3, [sp, #20]
   43edc:	str	sl, [r3]
   43ee0:	mov	r0, #0
   43ee4:	b	43ddc <fputs@plt+0x32c68>
   43ee8:	str	r4, [sp, #-8]!
   43eec:	str	lr, [sp, #4]
   43ef0:	sub	sp, sp, #24
   43ef4:	mov	r3, #0
   43ef8:	str	r3, [sp, #20]
   43efc:	str	r3, [sp, #16]
   43f00:	str	r3, [sp, #12]
   43f04:	ldr	r3, [r0, #68]	; 0x44
   43f08:	cmp	r3, #0
   43f0c:	bne	43f20 <fputs@plt+0x32dac>
   43f10:	add	sp, sp, #24
   43f14:	ldr	r4, [sp]
   43f18:	add	sp, sp, #4
   43f1c:	pop	{pc}		; (ldr pc, [sp], #4)
   43f20:	mov	r4, r0
   43f24:	add	r1, r3, #33	; 0x21
   43f28:	add	r3, sp, #12
   43f2c:	str	r3, [sp]
   43f30:	add	r3, sp, #16
   43f34:	add	r2, sp, #20
   43f38:	lsr	r1, r1, #12
   43f3c:	bl	43cf0 <fputs@plt+0x32b7c>
   43f40:	ldr	lr, [r4, #68]	; 0x44
   43f44:	ldr	r3, [sp, #12]
   43f48:	sub	lr, lr, r3
   43f4c:	mov	r0, lr
   43f50:	mov	r3, #0
   43f54:	mov	ip, r3
   43f58:	ldr	r1, [sp, #20]
   43f5c:	ldrh	r2, [r1, r3]
   43f60:	uxth	r2, r2
   43f64:	cmp	r2, r0
   43f68:	strhgt	ip, [r1, r3]
   43f6c:	add	r3, r3, #2
   43f70:	cmp	r3, #16384	; 0x4000
   43f74:	bne	43f58 <fputs@plt+0x32de4>
   43f78:	add	lr, lr, #1
   43f7c:	ldr	r0, [sp, #16]
   43f80:	add	r0, r0, lr, lsl #2
   43f84:	ldr	r2, [sp, #20]
   43f88:	sub	r2, r2, r0
   43f8c:	mov	r1, #0
   43f90:	bl	10f40 <memset@plt>
   43f94:	b	43f10 <fputs@plt+0x32d9c>
   43f98:	strd	r4, [sp, #-20]!	; 0xffffffec
   43f9c:	strd	r6, [sp, #8]
   43fa0:	str	lr, [sp, #16]
   43fa4:	sub	sp, sp, #28
   43fa8:	mov	r7, r0
   43fac:	mov	r4, r1
   43fb0:	mov	r6, r2
   43fb4:	mov	r3, #0
   43fb8:	str	r3, [sp, #20]
   43fbc:	str	r3, [sp, #16]
   43fc0:	str	r3, [sp, #12]
   43fc4:	add	r1, r1, #33	; 0x21
   43fc8:	add	r3, sp, #20
   43fcc:	str	r3, [sp]
   43fd0:	add	r3, sp, #16
   43fd4:	add	r2, sp, #12
   43fd8:	lsr	r1, r1, #12
   43fdc:	bl	43cf0 <fputs@plt+0x32b7c>
   43fe0:	subs	r5, r0, #0
   43fe4:	bne	440ac <fputs@plt+0x32f38>
   43fe8:	ldr	r3, [sp, #20]
   43fec:	sub	r4, r4, r3
   43ff0:	cmp	r4, #1
   43ff4:	beq	4406c <fputs@plt+0x32ef8>
   43ff8:	ldr	r3, [sp, #16]
   43ffc:	ldr	r3, [r3, r4, lsl #2]
   44000:	cmp	r3, #0
   44004:	bne	4408c <fputs@plt+0x32f18>
   44008:	movw	r3, #383	; 0x17f
   4400c:	mul	r3, r3, r6
   44010:	ubfx	r3, r3, #0, #13
   44014:	ldr	ip, [sp, #12]
   44018:	lsl	r0, r3, #1
   4401c:	ldrh	r2, [ip, r0]
   44020:	uxth	r2, r2
   44024:	cmp	r2, #0
   44028:	beq	44098 <fputs@plt+0x32f24>
   4402c:	cmp	r4, #0
   44030:	beq	4405c <fputs@plt+0x32ee8>
   44034:	mov	r1, r4
   44038:	add	r3, r3, #1
   4403c:	ubfx	r3, r3, #0, #13
   44040:	lsl	r0, r3, #1
   44044:	ldrh	r2, [ip, r0]
   44048:	uxth	r2, r2
   4404c:	cmp	r2, #0
   44050:	beq	44098 <fputs@plt+0x32f24>
   44054:	subs	r1, r1, #1
   44058:	bne	44038 <fputs@plt+0x32ec4>
   4405c:	movw	r0, #52399	; 0xccaf
   44060:	bl	3693c <fputs@plt+0x257c8>
   44064:	mov	r5, r0
   44068:	b	440ac <fputs@plt+0x32f38>
   4406c:	ldr	r0, [sp, #16]
   44070:	add	r0, r0, #4
   44074:	ldr	r2, [sp, #12]
   44078:	add	r2, r2, #16384	; 0x4000
   4407c:	sub	r2, r2, r0
   44080:	mov	r1, #0
   44084:	bl	10f40 <memset@plt>
   44088:	b	43ff8 <fputs@plt+0x32e84>
   4408c:	mov	r0, r7
   44090:	bl	43ee8 <fputs@plt+0x32d74>
   44094:	b	44008 <fputs@plt+0x32e94>
   44098:	ldr	r3, [sp, #16]
   4409c:	str	r6, [r3, r4, lsl #2]
   440a0:	uxth	r4, r4
   440a4:	ldr	r3, [sp, #12]
   440a8:	strh	r4, [r3, r0]
   440ac:	mov	r0, r5
   440b0:	add	sp, sp, #28
   440b4:	ldrd	r4, [sp]
   440b8:	ldrd	r6, [sp, #8]
   440bc:	add	sp, sp, #16
   440c0:	pop	{pc}		; (ldr pc, [sp], #4)
   440c4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   440c8:	strd	r6, [sp, #8]
   440cc:	strd	r8, [sp, #16]
   440d0:	strd	sl, [sp, #24]
   440d4:	str	lr, [sp, #32]
   440d8:	sub	sp, sp, #132	; 0x84
   440dc:	mov	r5, r0
   440e0:	mov	r7, r1
   440e4:	add	r2, sp, #124	; 0x7c
   440e8:	mov	r1, #0
   440ec:	bl	43bcc <fputs@plt+0x32a58>
   440f0:	subs	r4, r0, #0
   440f4:	bne	4416c <fputs@plt+0x32ff8>
   440f8:	ldr	r3, [sp, #124]	; 0x7c
   440fc:	cmp	r3, #0
   44100:	beq	44140 <fputs@plt+0x32fcc>
   44104:	mov	r1, r7
   44108:	mov	r0, r5
   4410c:	bl	20144 <fputs@plt+0xefd0>
   44110:	subs	r6, r0, #0
   44114:	bne	44144 <fputs@plt+0x32fd0>
   44118:	movw	r3, #57880	; 0xe218
   4411c:	movt	r3, #45	; 0x2d
   44120:	ldr	r2, [r5, #52]	; 0x34
   44124:	cmp	r2, r3
   44128:	moveq	r4, r6
   4412c:	beq	4416c <fputs@plt+0x32ff8>
   44130:	movw	r0, #53476	; 0xd0e4
   44134:	bl	3868c <fputs@plt+0x27518>
   44138:	mov	r4, r0
   4413c:	b	4416c <fputs@plt+0x32ff8>
   44140:	mov	r6, #1
   44144:	ldrb	r3, [r5, #46]	; 0x2e
   44148:	tst	r3, #2
   4414c:	beq	441a0 <fputs@plt+0x3302c>
   44150:	mov	r1, #0
   44154:	mov	r0, r5
   44158:	bl	16d24 <fputs@plt+0x5bb0>
   4415c:	subs	r4, r0, #0
   44160:	beq	4418c <fputs@plt+0x33018>
   44164:	cmp	r6, #0
   44168:	beq	44650 <fputs@plt+0x334dc>
   4416c:	mov	r0, r4
   44170:	add	sp, sp, #132	; 0x84
   44174:	ldrd	r4, [sp]
   44178:	ldrd	r6, [sp, #8]
   4417c:	ldrd	r8, [sp, #16]
   44180:	ldrd	sl, [sp, #24]
   44184:	add	sp, sp, #32
   44188:	pop	{pc}		; (ldr pc, [sp], #4)
   4418c:	mov	r1, #0
   44190:	mov	r0, r5
   44194:	bl	16d5c <fputs@plt+0x5be8>
   44198:	mov	r4, #264	; 0x108
   4419c:	b	44164 <fputs@plt+0x32ff0>
   441a0:	mov	r2, #1
   441a4:	mov	r1, #0
   441a8:	mov	r0, r5
   441ac:	bl	16d8c <fputs@plt+0x5c18>
   441b0:	subs	r4, r0, #0
   441b4:	bne	44164 <fputs@plt+0x32ff0>
   441b8:	mov	r3, #1
   441bc:	strb	r3, [r5, #44]	; 0x2c
   441c0:	add	r2, sp, #124	; 0x7c
   441c4:	mov	r1, #0
   441c8:	mov	r0, r5
   441cc:	bl	43bcc <fputs@plt+0x32a58>
   441d0:	subs	r4, r0, #0
   441d4:	beq	441f0 <fputs@plt+0x3307c>
   441d8:	mov	r1, #0
   441dc:	strb	r1, [r5, #44]	; 0x2c
   441e0:	mov	r2, #1
   441e4:	mov	r0, r5
   441e8:	bl	16dc0 <fputs@plt+0x5c4c>
   441ec:	b	44164 <fputs@plt+0x32ff0>
   441f0:	mov	r1, r7
   441f4:	mov	r0, r5
   441f8:	bl	20144 <fputs@plt+0xefd0>
   441fc:	subs	r6, r0, #0
   44200:	moveq	r4, r6
   44204:	beq	441d8 <fputs@plt+0x33064>
   44208:	ldrb	r8, [r5, #45]	; 0x2d
   4420c:	add	r8, r8, #1
   44210:	rsb	fp, r8, #8
   44214:	mov	r2, fp
   44218:	mov	r1, r8
   4421c:	mov	r0, r5
   44220:	bl	16d8c <fputs@plt+0x5c18>
   44224:	subs	r4, r0, #0
   44228:	beq	44238 <fputs@plt+0x330c4>
   4422c:	mov	r3, #1
   44230:	str	r3, [r7]
   44234:	b	441d8 <fputs@plt+0x33064>
   44238:	mov	r2, #48	; 0x30
   4423c:	mov	r1, #0
   44240:	add	r0, r5, #52	; 0x34
   44244:	bl	10f40 <memset@plt>
   44248:	add	r1, sp, #80	; 0x50
   4424c:	ldr	r0, [r5, #8]
   44250:	bl	139b0 <fputs@plt+0x283c>
   44254:	subs	r3, r0, #0
   44258:	str	r3, [sp, #20]
   4425c:	bne	44648 <fputs@plt+0x334d4>
   44260:	ldrd	r2, [sp, #80]	; 0x50
   44264:	cmp	r2, #33	; 0x21
   44268:	sbcs	r3, r3, #0
   4426c:	movlt	r3, #0
   44270:	strlt	r3, [sp, #32]
   44274:	strlt	r3, [sp, #28]
   44278:	bge	44300 <fputs@plt+0x3318c>
   4427c:	ldr	r3, [sp, #28]
   44280:	str	r3, [r5, #76]	; 0x4c
   44284:	ldr	r3, [sp, #32]
   44288:	str	r3, [r5, #80]	; 0x50
   4428c:	mov	r0, r5
   44290:	bl	1d6e8 <fputs@plt+0xc574>
   44294:	ldr	r3, [r5, #32]
   44298:	ldr	r3, [r3]
   4429c:	mov	r2, #0
   442a0:	str	r2, [r3, #96]	; 0x60
   442a4:	ldr	r1, [r5, #68]	; 0x44
   442a8:	str	r1, [r3, #128]	; 0x80
   442ac:	str	r2, [r3, #100]	; 0x64
   442b0:	mvn	r2, #0
   442b4:	str	r2, [r3, #104]	; 0x68
   442b8:	str	r2, [r3, #108]	; 0x6c
   442bc:	str	r2, [r3, #112]	; 0x70
   442c0:	str	r2, [r3, #116]	; 0x74
   442c4:	ldr	r2, [r5, #68]	; 0x44
   442c8:	cmp	r2, #0
   442cc:	strne	r2, [r3, #104]	; 0x68
   442d0:	ldr	r3, [r5, #72]	; 0x48
   442d4:	cmp	r3, #0
   442d8:	ldreq	r4, [sp, #20]
   442dc:	beq	4462c <fputs@plt+0x334b8>
   442e0:	ldr	r3, [r5, #108]	; 0x6c
   442e4:	ldr	r2, [r5, #68]	; 0x44
   442e8:	movw	r1, #51812	; 0xca64
   442ec:	movt	r1, #8
   442f0:	movw	r0, #283	; 0x11b
   442f4:	bl	34ee0 <fputs@plt+0x23d6c>
   442f8:	ldr	r4, [sp, #20]
   442fc:	b	4462c <fputs@plt+0x334b8>
   44300:	mov	r2, #0
   44304:	mov	r3, #0
   44308:	strd	r2, [sp]
   4430c:	mov	r2, #32
   44310:	add	r1, sp, #92	; 0x5c
   44314:	ldr	r0, [r5, #8]
   44318:	bl	13910 <fputs@plt+0x279c>
   4431c:	subs	r4, r0, #0
   44320:	bne	4462c <fputs@plt+0x334b8>
   44324:	ldr	r0, [sp, #92]	; 0x5c
   44328:	rev	r0, r0
   4432c:	bic	r2, r0, #1
   44330:	movw	r3, #1666	; 0x682
   44334:	movt	r3, #14207	; 0x377f
   44338:	cmp	r2, r3
   4433c:	bne	44610 <fputs@plt+0x3349c>
   44340:	ldr	r9, [sp, #100]	; 0x64
   44344:	rev	r9, r9
   44348:	sub	r3, r9, #1
   4434c:	ands	r3, r3, r9
   44350:	str	r3, [sp, #24]
   44354:	bne	44640 <fputs@plt+0x334cc>
   44358:	sub	r3, r9, #512	; 0x200
   4435c:	cmp	r3, #65024	; 0xfe00
   44360:	bhi	44614 <fputs@plt+0x334a0>
   44364:	and	r0, r0, #1
   44368:	strb	r0, [r5, #65]	; 0x41
   4436c:	str	r9, [r5, #36]	; 0x24
   44370:	ldr	r3, [sp, #104]	; 0x68
   44374:	rev	r3, r3
   44378:	str	r3, [r5, #112]	; 0x70
   4437c:	add	r2, r5, #84	; 0x54
   44380:	str	r2, [sp, #48]	; 0x30
   44384:	ldr	r3, [sp, #108]	; 0x6c
   44388:	str	r3, [r5, #84]	; 0x54
   4438c:	ldr	r3, [sp, #112]	; 0x70
   44390:	str	r3, [r5, #88]	; 0x58
   44394:	add	r3, r5, #76	; 0x4c
   44398:	str	r3, [sp, #52]	; 0x34
   4439c:	str	r3, [sp]
   443a0:	mov	r3, #0
   443a4:	mov	r2, #24
   443a8:	add	r1, sp, #92	; 0x5c
   443ac:	eor	r0, r0, #1
   443b0:	bl	16c2c <fputs@plt+0x5ab8>
   443b4:	ldr	r3, [sp, #116]	; 0x74
   443b8:	rev	r3, r3
   443bc:	ldr	r2, [r5, #76]	; 0x4c
   443c0:	cmp	r2, r3
   443c4:	bne	44614 <fputs@plt+0x334a0>
   443c8:	ldr	r3, [sp, #120]	; 0x78
   443cc:	rev	r3, r3
   443d0:	ldr	r2, [r5, #80]	; 0x50
   443d4:	cmp	r2, r3
   443d8:	bne	44614 <fputs@plt+0x334a0>
   443dc:	mov	r3, #11520	; 0x2d00
   443e0:	movt	r3, #6370	; 0x18e2
   443e4:	ldr	r2, [sp, #96]	; 0x60
   443e8:	cmp	r2, r3
   443ec:	beq	44400 <fputs@plt+0x3328c>
   443f0:	movw	r0, #52530	; 0xcd32
   443f4:	bl	3868c <fputs@plt+0x27518>
   443f8:	str	r0, [sp, #24]
   443fc:	b	44614 <fputs@plt+0x334a0>
   44400:	add	r4, r9, #24
   44404:	str	r4, [sp, #56]	; 0x38
   44408:	mov	r0, r4
   4440c:	asr	r1, r4, #31
   44410:	bl	2bb48 <fputs@plt+0x1a9d4>
   44414:	subs	sl, r0, #0
   44418:	moveq	r4, #7
   4441c:	beq	4462c <fputs@plt+0x334b8>
   44420:	add	r3, sl, #24
   44424:	str	r3, [sp, #60]	; 0x3c
   44428:	bic	r3, r9, #255	; 0xff
   4442c:	orr	r9, r3, r9, asr #16
   44430:	uxth	r3, r9
   44434:	str	r3, [sp, #72]	; 0x48
   44438:	ldr	r3, [sp, #24]
   4443c:	str	r3, [sp, #36]	; 0x24
   44440:	mov	r3, #0
   44444:	str	r3, [sp, #32]
   44448:	str	r3, [sp, #28]
   4444c:	mov	r1, #32
   44450:	mov	r0, r3
   44454:	mov	r2, r4
   44458:	asr	r3, r4, #31
   4445c:	strd	r2, [sp, #64]	; 0x40
   44460:	add	r3, sl, #8
   44464:	str	r3, [sp, #76]	; 0x4c
   44468:	str	r6, [sp, #12]
   4446c:	str	r7, [sp, #16]
   44470:	b	44534 <fputs@plt+0x333c0>
   44474:	ldrb	r9, [r5, #65]	; 0x41
   44478:	clz	r9, r9
   4447c:	lsr	r9, r9, #5
   44480:	ldr	r7, [sp, #52]	; 0x34
   44484:	mov	r3, r7
   44488:	str	r7, [sp]
   4448c:	mov	r2, #8
   44490:	mov	r1, sl
   44494:	mov	r0, r9
   44498:	bl	16c2c <fputs@plt+0x5ab8>
   4449c:	mov	r3, r7
   444a0:	str	r7, [sp]
   444a4:	ldr	r2, [r5, #36]	; 0x24
   444a8:	ldr	r1, [sp, #60]	; 0x3c
   444ac:	mov	r0, r9
   444b0:	bl	16c2c <fputs@plt+0x5ab8>
   444b4:	ldr	r3, [sl, #16]
   444b8:	rev	r3, r3
   444bc:	ldr	r2, [r5, #76]	; 0x4c
   444c0:	cmp	r2, r3
   444c4:	bne	445ec <fputs@plt+0x33478>
   444c8:	ldr	r3, [sl, #20]
   444cc:	rev	r3, r3
   444d0:	ldr	r2, [r5, #80]	; 0x50
   444d4:	cmp	r2, r3
   444d8:	bne	445f8 <fputs@plt+0x33484>
   444dc:	ldr	r9, [sl, #4]
   444e0:	rev	r9, r9
   444e4:	ldr	r1, [sp, #36]	; 0x24
   444e8:	mov	r7, r1
   444ec:	mov	r2, r6
   444f0:	mov	r0, r5
   444f4:	bl	43f98 <fputs@plt+0x32e24>
   444f8:	subs	r4, r0, #0
   444fc:	bne	44604 <fputs@plt+0x33490>
   44500:	cmp	r9, #0
   44504:	beq	44528 <fputs@plt+0x333b4>
   44508:	str	r7, [r5, #68]	; 0x44
   4450c:	str	r9, [r5, #72]	; 0x48
   44510:	ldr	r3, [sp, #72]	; 0x48
   44514:	strh	r3, [r5, #66]	; 0x42
   44518:	ldr	r3, [r5, #76]	; 0x4c
   4451c:	str	r3, [sp, #28]
   44520:	ldr	r3, [r5, #80]	; 0x50
   44524:	str	r3, [sp, #32]
   44528:	ldrd	r2, [sp, #40]	; 0x28
   4452c:	mov	r1, r2
   44530:	mov	r0, r3
   44534:	ldrd	r2, [sp, #64]	; 0x40
   44538:	adds	ip, r2, r1
   4453c:	str	ip, [sp, #40]	; 0x28
   44540:	adc	r3, r3, r0
   44544:	str	r3, [sp, #44]	; 0x2c
   44548:	ldrd	r2, [sp, #80]	; 0x50
   4454c:	ldrd	r6, [sp, #40]	; 0x28
   44550:	cmp	r2, r6
   44554:	sbcs	r3, r3, r7
   44558:	blt	445bc <fputs@plt+0x33448>
   4455c:	ldr	r3, [sp, #36]	; 0x24
   44560:	add	r7, r3, #1
   44564:	str	r7, [sp, #36]	; 0x24
   44568:	str	r1, [sp]
   4456c:	str	r0, [sp, #4]
   44570:	ldr	r2, [sp, #56]	; 0x38
   44574:	mov	r1, sl
   44578:	ldr	r0, [r5, #8]
   4457c:	bl	13910 <fputs@plt+0x279c>
   44580:	subs	r4, r0, #0
   44584:	bne	445cc <fputs@plt+0x33458>
   44588:	mov	r2, #8
   4458c:	ldr	r1, [sp, #76]	; 0x4c
   44590:	ldr	r0, [sp, #48]	; 0x30
   44594:	bl	10ea4 <memcmp@plt>
   44598:	cmp	r0, #0
   4459c:	bne	445d8 <fputs@plt+0x33464>
   445a0:	ldr	r3, [sl]
   445a4:	rev	r6, r3
   445a8:	cmp	r6, #0
   445ac:	bne	44474 <fputs@plt+0x33300>
   445b0:	ldr	r6, [sp, #12]
   445b4:	ldr	r7, [sp, #16]
   445b8:	b	445e0 <fputs@plt+0x3346c>
   445bc:	ldr	r6, [sp, #12]
   445c0:	ldr	r7, [sp, #16]
   445c4:	ldr	r4, [sp, #24]
   445c8:	b	445e0 <fputs@plt+0x3346c>
   445cc:	ldr	r6, [sp, #12]
   445d0:	ldr	r7, [sp, #16]
   445d4:	b	445e0 <fputs@plt+0x3346c>
   445d8:	ldr	r6, [sp, #12]
   445dc:	ldr	r7, [sp, #16]
   445e0:	mov	r0, sl
   445e4:	bl	2143c <fputs@plt+0x102c8>
   445e8:	b	44624 <fputs@plt+0x334b0>
   445ec:	ldr	r6, [sp, #12]
   445f0:	ldr	r7, [sp, #16]
   445f4:	b	445e0 <fputs@plt+0x3346c>
   445f8:	ldr	r6, [sp, #12]
   445fc:	ldr	r7, [sp, #16]
   44600:	b	445e0 <fputs@plt+0x3346c>
   44604:	ldr	r6, [sp, #12]
   44608:	ldr	r7, [sp, #16]
   4460c:	b	445e0 <fputs@plt+0x3346c>
   44610:	str	r4, [sp, #24]
   44614:	ldr	r4, [sp, #24]
   44618:	mov	r3, #0
   4461c:	str	r3, [sp, #32]
   44620:	str	r3, [sp, #28]
   44624:	cmp	r4, #0
   44628:	beq	4427c <fputs@plt+0x33108>
   4462c:	mov	r2, fp
   44630:	mov	r1, r8
   44634:	mov	r0, r5
   44638:	bl	16dc0 <fputs@plt+0x5c4c>
   4463c:	b	4422c <fputs@plt+0x330b8>
   44640:	str	r4, [sp, #24]
   44644:	b	44614 <fputs@plt+0x334a0>
   44648:	ldr	r4, [sp, #20]
   4464c:	b	4462c <fputs@plt+0x334b8>
   44650:	mov	r6, r4
   44654:	b	44118 <fputs@plt+0x32fa4>
   44658:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4465c:	strd	r6, [sp, #8]
   44660:	strd	r8, [sp, #16]
   44664:	strd	sl, [sp, #24]
   44668:	str	lr, [sp, #32]
   4466c:	sub	sp, sp, #4
   44670:	mov	r6, r0
   44674:	mov	r5, r1
   44678:	mov	r4, r2
   4467c:	cmp	r3, #5
   44680:	ble	446b4 <fputs@plt+0x33540>
   44684:	cmp	r3, #100	; 0x64
   44688:	movgt	r7, #15
   4468c:	bgt	448c4 <fputs@plt+0x33750>
   44690:	cmp	r3, #9
   44694:	movle	r1, #1
   44698:	ble	446ac <fputs@plt+0x33538>
   4469c:	sub	r3, r3, #9
   446a0:	mul	r3, r3, r3
   446a4:	mov	r1, #39	; 0x27
   446a8:	mul	r1, r1, r3
   446ac:	ldr	r0, [r6]
   446b0:	bl	13ae4 <fputs@plt+0x2970>
   446b4:	cmp	r4, #0
   446b8:	beq	44798 <fputs@plt+0x33624>
   446bc:	ldr	r3, [r6, #32]
   446c0:	ldr	r8, [r3]
   446c4:	mov	r7, #0
   446c8:	ldr	r9, [r6, #68]	; 0x44
   446cc:	mov	r3, #1
   446d0:	mov	r5, #0
   446d4:	mov	r4, r5
   446d8:	add	r2, r8, r3, lsl #2
   446dc:	ldr	r2, [r2, #100]	; 0x64
   446e0:	cmp	r4, r2
   446e4:	movhi	r1, #0
   446e8:	movls	r1, #1
   446ec:	cmp	r9, r2
   446f0:	movcc	r1, #0
   446f4:	cmp	r1, #0
   446f8:	movne	r5, r3
   446fc:	cmp	r1, #0
   44700:	movne	r4, r2
   44704:	add	r3, r3, #1
   44708:	cmp	r3, #5
   4470c:	bne	446d8 <fputs@plt+0x33564>
   44710:	ldrb	r3, [r6, #46]	; 0x2e
   44714:	tst	r3, #2
   44718:	bne	448b0 <fputs@plt+0x3373c>
   4471c:	clz	r3, r5
   44720:	lsr	r3, r3, #5
   44724:	cmp	r4, r9
   44728:	orrcc	r3, r3, #1
   4472c:	cmp	r3, #0
   44730:	beq	44774 <fputs@plt+0x33600>
   44734:	mov	sl, #1
   44738:	add	fp, sl, #3
   4473c:	mov	r2, #1
   44740:	mov	r1, fp
   44744:	mov	r0, r6
   44748:	bl	16d8c <fputs@plt+0x5c18>
   4474c:	subs	r7, r0, #0
   44750:	beq	44880 <fputs@plt+0x3370c>
   44754:	cmp	r7, #5
   44758:	bne	448c4 <fputs@plt+0x33750>
   4475c:	add	sl, sl, #1
   44760:	cmp	sl, #5
   44764:	bne	44738 <fputs@plt+0x335c4>
   44768:	cmp	r5, #0
   4476c:	mvneq	r7, #0
   44770:	beq	448c4 <fputs@plt+0x33750>
   44774:	add	r9, r5, #3
   44778:	mov	r1, r9
   4477c:	mov	r0, r6
   44780:	bl	16d24 <fputs@plt+0x5bb0>
   44784:	subs	r7, r0, #0
   44788:	beq	448e4 <fputs@plt+0x33770>
   4478c:	cmp	r7, #5
   44790:	mvneq	r7, #0
   44794:	b	448c4 <fputs@plt+0x33750>
   44798:	mov	r1, r5
   4479c:	mov	r0, r6
   447a0:	bl	440c4 <fputs@plt+0x32f50>
   447a4:	mov	r7, r0
   447a8:	cmp	r0, #5
   447ac:	beq	44828 <fputs@plt+0x336b4>
   447b0:	cmp	r0, #0
   447b4:	bne	448c4 <fputs@plt+0x33750>
   447b8:	ldr	r3, [r6, #32]
   447bc:	ldr	r8, [r3]
   447c0:	ldr	r2, [r8, #96]	; 0x60
   447c4:	ldr	r3, [r6, #68]	; 0x44
   447c8:	cmp	r2, r3
   447cc:	bne	446c8 <fputs@plt+0x33554>
   447d0:	mov	r1, #3
   447d4:	mov	r0, r6
   447d8:	bl	16d24 <fputs@plt+0x5bb0>
   447dc:	mov	r7, r0
   447e0:	mov	r0, r6
   447e4:	bl	16cf4 <fputs@plt+0x5b80>
   447e8:	cmp	r7, #0
   447ec:	bne	44874 <fputs@plt+0x33700>
   447f0:	ldr	r3, [r6, #32]
   447f4:	mov	r2, #48	; 0x30
   447f8:	add	r1, r6, #52	; 0x34
   447fc:	ldr	r0, [r3]
   44800:	bl	10ea4 <memcmp@plt>
   44804:	subs	r7, r0, #0
   44808:	moveq	r3, #0
   4480c:	strheq	r3, [r6, #40]	; 0x28
   44810:	beq	448c4 <fputs@plt+0x33750>
   44814:	mov	r1, #3
   44818:	mov	r0, r6
   4481c:	bl	16d5c <fputs@plt+0x5be8>
   44820:	mvn	r7, #0
   44824:	b	448c4 <fputs@plt+0x33750>
   44828:	ldr	r3, [r6, #32]
   4482c:	ldr	r3, [r3]
   44830:	cmp	r3, #0
   44834:	mvneq	r7, #0
   44838:	beq	448c4 <fputs@plt+0x33750>
   4483c:	mov	r1, #2
   44840:	mov	r0, r6
   44844:	bl	16d24 <fputs@plt+0x5bb0>
   44848:	subs	r7, r0, #0
   4484c:	beq	44860 <fputs@plt+0x336ec>
   44850:	movw	r3, #261	; 0x105
   44854:	cmp	r7, #5
   44858:	moveq	r7, r3
   4485c:	b	448c4 <fputs@plt+0x33750>
   44860:	mov	r1, #2
   44864:	mov	r0, r6
   44868:	bl	16d5c <fputs@plt+0x5be8>
   4486c:	mvn	r7, #0
   44870:	b	448c4 <fputs@plt+0x33750>
   44874:	cmp	r7, #5
   44878:	bne	448c4 <fputs@plt+0x33750>
   4487c:	b	446c8 <fputs@plt+0x33554>
   44880:	add	r3, r8, sl, lsl #2
   44884:	str	r9, [r3, #100]	; 0x64
   44888:	mov	r2, #1
   4488c:	mov	r1, fp
   44890:	mov	r0, r6
   44894:	bl	16dc0 <fputs@plt+0x5c4c>
   44898:	cmp	sl, #0
   4489c:	movne	r5, sl
   448a0:	movne	r4, r9
   448a4:	bne	44774 <fputs@plt+0x33600>
   448a8:	mov	r7, #520	; 0x208
   448ac:	b	448c4 <fputs@plt+0x33750>
   448b0:	cmp	r5, #0
   448b4:	bne	44774 <fputs@plt+0x33600>
   448b8:	cmp	r7, #5
   448bc:	mvneq	r7, #0
   448c0:	movne	r7, #520	; 0x208
   448c4:	mov	r0, r7
   448c8:	add	sp, sp, #4
   448cc:	ldrd	r4, [sp]
   448d0:	ldrd	r6, [sp, #8]
   448d4:	ldrd	r8, [sp, #16]
   448d8:	ldrd	sl, [sp, #24]
   448dc:	add	sp, sp, #32
   448e0:	pop	{pc}		; (ldr pc, [sp], #4)
   448e4:	ldr	r3, [r8, #96]	; 0x60
   448e8:	add	r3, r3, #1
   448ec:	str	r3, [r6, #100]	; 0x64
   448f0:	mov	r0, r6
   448f4:	bl	16cf4 <fputs@plt+0x5b80>
   448f8:	add	r8, r8, r5, lsl #2
   448fc:	ldr	r3, [r8, #100]	; 0x64
   44900:	cmp	r3, r4
   44904:	bne	44928 <fputs@plt+0x337b4>
   44908:	ldr	r3, [r6, #32]
   4490c:	mov	r2, #48	; 0x30
   44910:	add	r1, r6, #52	; 0x34
   44914:	ldr	r0, [r3]
   44918:	bl	10ea4 <memcmp@plt>
   4491c:	subs	r7, r0, #0
   44920:	strheq	r5, [r6, #40]	; 0x28
   44924:	beq	448c4 <fputs@plt+0x33750>
   44928:	mov	r1, r9
   4492c:	mov	r0, r6
   44930:	bl	16d5c <fputs@plt+0x5be8>
   44934:	mvn	r7, #0
   44938:	b	448c4 <fputs@plt+0x33750>
   4493c:	strd	r4, [sp, #-16]!
   44940:	str	r6, [sp, #8]
   44944:	str	lr, [sp, #12]
   44948:	ldr	r4, [r0, #416]	; 0x1a0
   4494c:	cmp	r4, #0
   44950:	moveq	r4, r0
   44954:	ldr	ip, [r4, #456]	; 0x1c8
   44958:	cmp	ip, #0
   4495c:	ble	4499c <fputs@plt+0x33828>
   44960:	ldr	r2, [r4, #524]	; 0x20c
   44964:	ldr	r3, [r2]
   44968:	cmp	r1, r3
   4496c:	beq	4498c <fputs@plt+0x33818>
   44970:	mov	r3, #0
   44974:	add	r3, r3, #1
   44978:	cmp	r3, ip
   4497c:	beq	4499c <fputs@plt+0x33828>
   44980:	ldr	r0, [r2, #4]!
   44984:	cmp	r0, r1
   44988:	bne	44974 <fputs@plt+0x33800>
   4498c:	ldrd	r4, [sp]
   44990:	ldr	r6, [sp, #8]
   44994:	add	sp, sp, #12
   44998:	pop	{pc}		; (ldr pc, [sp], #4)
   4499c:	mov	r5, r1
   449a0:	add	r2, ip, #1
   449a4:	lsl	r2, r2, #2
   449a8:	asr	r3, r2, #31
   449ac:	ldr	r0, [r4, #524]	; 0x20c
   449b0:	bl	2bbcc <fputs@plt+0x1aa58>
   449b4:	cmp	r0, #0
   449b8:	beq	449d4 <fputs@plt+0x33860>
   449bc:	str	r0, [r4, #524]	; 0x20c
   449c0:	ldr	r3, [r4, #456]	; 0x1c8
   449c4:	add	r2, r3, #1
   449c8:	str	r2, [r4, #456]	; 0x1c8
   449cc:	str	r5, [r0, r3, lsl #2]
   449d0:	b	4498c <fputs@plt+0x33818>
   449d4:	ldr	r0, [r4]
   449d8:	bl	13e20 <fputs@plt+0x2cac>
   449dc:	b	4498c <fputs@plt+0x33818>
   449e0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   449e4:	strd	r6, [sp, #8]
   449e8:	strd	r8, [sp, #16]
   449ec:	strd	sl, [sp, #24]
   449f0:	str	lr, [sp, #32]
   449f4:	sub	sp, sp, #52	; 0x34
   449f8:	mov	fp, r0
   449fc:	mov	r4, r2
   44a00:	ldr	r0, [r2]
   44a04:	bl	31d00 <fputs@plt+0x20b8c>
   44a08:	subs	r7, r0, #0
   44a0c:	beq	44acc <fputs@plt+0x33958>
   44a10:	ldr	r0, [r4]
   44a14:	bl	31c04 <fputs@plt+0x20a90>
   44a18:	str	r0, [sp, #28]
   44a1c:	ldr	r0, [r4, #4]
   44a20:	bl	31d00 <fputs@plt+0x20b8c>
   44a24:	subs	r8, r0, #0
   44a28:	beq	44acc <fputs@plt+0x33958>
   44a2c:	ldrb	r3, [r8]
   44a30:	cmp	r3, #0
   44a34:	beq	44ac0 <fputs@plt+0x3394c>
   44a38:	ldr	r0, [r4, #4]
   44a3c:	bl	31c04 <fputs@plt+0x20a90>
   44a40:	mov	r6, r0
   44a44:	str	r0, [sp, #20]
   44a48:	ldr	r0, [r4, #8]
   44a4c:	bl	31d00 <fputs@plt+0x20b8c>
   44a50:	subs	r3, r0, #0
   44a54:	str	r3, [sp, #40]	; 0x28
   44a58:	beq	44acc <fputs@plt+0x33958>
   44a5c:	ldr	r0, [r4, #8]
   44a60:	bl	31c04 <fputs@plt+0x20a90>
   44a64:	str	r0, [sp, #24]
   44a68:	ldr	sl, [sp, #28]
   44a6c:	add	r3, sl, #1
   44a70:	asr	r5, r3, #31
   44a74:	mov	r2, r3
   44a78:	mov	r3, r5
   44a7c:	strd	r2, [sp]
   44a80:	mov	r0, fp
   44a84:	bl	2cb3c <fputs@plt+0x1b9c8>
   44a88:	subs	r9, r0, #0
   44a8c:	beq	44acc <fputs@plt+0x33958>
   44a90:	subs	sl, sl, r6
   44a94:	bmi	44bdc <fputs@plt+0x33a68>
   44a98:	mov	r5, #0
   44a9c:	mov	r4, r5
   44aa0:	ldr	r3, [sp, #24]
   44aa4:	sub	r3, r3, r6
   44aa8:	mov	r0, r3
   44aac:	asr	r1, r3, #31
   44ab0:	strd	r0, [sp, #32]
   44ab4:	sub	r3, r6, #1
   44ab8:	str	r3, [sp, #44]	; 0x2c
   44abc:	b	44afc <fputs@plt+0x33988>
   44ac0:	ldr	r1, [r4]
   44ac4:	mov	r0, fp
   44ac8:	bl	2da68 <fputs@plt+0x1c8f4>
   44acc:	add	sp, sp, #52	; 0x34
   44ad0:	ldrd	r4, [sp]
   44ad4:	ldrd	r6, [sp, #8]
   44ad8:	ldrd	r8, [sp, #16]
   44adc:	ldrd	sl, [sp, #24]
   44ae0:	add	sp, sp, #32
   44ae4:	pop	{pc}		; (ldr pc, [sp], #4)
   44ae8:	strb	r6, [r9, r5]
   44aec:	add	r5, r5, #1
   44af0:	add	r4, r4, #1
   44af4:	cmp	sl, r4
   44af8:	blt	44be4 <fputs@plt+0x33a70>
   44afc:	add	r0, r7, r4
   44b00:	ldrb	r6, [r7, r4]
   44b04:	ldrb	r3, [r8]
   44b08:	cmp	r3, r6
   44b0c:	bne	44ae8 <fputs@plt+0x33974>
   44b10:	ldr	r2, [sp, #20]
   44b14:	mov	r1, r8
   44b18:	bl	10ea4 <memcmp@plt>
   44b1c:	cmp	r0, #0
   44b20:	bne	44ae8 <fputs@plt+0x33974>
   44b24:	ldr	r1, [sp]
   44b28:	ldrd	r2, [sp, #32]
   44b2c:	adds	r1, r1, r2
   44b30:	str	r1, [sp]
   44b34:	ldr	r1, [sp, #4]
   44b38:	adc	r3, r1, r3
   44b3c:	str	r3, [sp, #4]
   44b40:	ldrd	r2, [sp]
   44b44:	subs	r1, r2, #1
   44b48:	str	r1, [sp, #8]
   44b4c:	sbc	r3, r3, #0
   44b50:	str	r3, [sp, #12]
   44b54:	ldr	r3, [fp]
   44b58:	ldr	r3, [r3, #32]
   44b5c:	ldr	r2, [r3, #92]	; 0x5c
   44b60:	asr	r3, r2, #31
   44b64:	ldrd	r0, [sp, #8]
   44b68:	cmp	r2, r0
   44b6c:	sbcs	r3, r3, r1
   44b70:	blt	44bb4 <fputs@plt+0x33a40>
   44b74:	ldr	r2, [sp]
   44b78:	asr	r3, r2, #31
   44b7c:	mov	r0, r9
   44b80:	bl	2bbcc <fputs@plt+0x1aa58>
   44b84:	subs	r6, r0, #0
   44b88:	beq	44bc8 <fputs@plt+0x33a54>
   44b8c:	ldr	r9, [sp, #24]
   44b90:	mov	r2, r9
   44b94:	ldr	r1, [sp, #40]	; 0x28
   44b98:	add	r0, r6, r5
   44b9c:	bl	10fdc <memcpy@plt>
   44ba0:	add	r5, r5, r9
   44ba4:	ldr	r3, [sp, #44]	; 0x2c
   44ba8:	add	r4, r4, r3
   44bac:	mov	r9, r6
   44bb0:	b	44af0 <fputs@plt+0x3397c>
   44bb4:	mov	r0, fp
   44bb8:	bl	2cac0 <fputs@plt+0x1b94c>
   44bbc:	mov	r0, r9
   44bc0:	bl	2143c <fputs@plt+0x102c8>
   44bc4:	b	44acc <fputs@plt+0x33958>
   44bc8:	mov	r0, fp
   44bcc:	bl	29e00 <fputs@plt+0x18c8c>
   44bd0:	mov	r0, r9
   44bd4:	bl	2143c <fputs@plt+0x102c8>
   44bd8:	b	44acc <fputs@plt+0x33958>
   44bdc:	mov	r5, #0
   44be0:	mov	r4, r5
   44be4:	ldr	r3, [sp, #28]
   44be8:	sub	r6, r3, r4
   44bec:	mov	r2, r6
   44bf0:	add	r1, r7, r4
   44bf4:	add	r0, r9, r5
   44bf8:	bl	10fdc <memcpy@plt>
   44bfc:	add	r2, r6, r5
   44c00:	mov	r3, #0
   44c04:	strb	r3, [r9, r2]
   44c08:	movw	r3, #5180	; 0x143c
   44c0c:	movt	r3, #2
   44c10:	mov	r1, r9
   44c14:	mov	r0, fp
   44c18:	bl	2ccbc <fputs@plt+0x1bb48>
   44c1c:	b	44acc <fputs@plt+0x33958>
   44c20:	strd	r4, [sp, #-24]!	; 0xffffffe8
   44c24:	strd	r6, [sp, #8]
   44c28:	str	r8, [sp, #16]
   44c2c:	str	lr, [sp, #20]
   44c30:	mov	r4, r0
   44c34:	mov	r5, r1
   44c38:	bl	2b334 <fputs@plt+0x1a1c0>
   44c3c:	cmp	r0, #0
   44c40:	bne	44cb4 <fputs@plt+0x33b40>
   44c44:	movw	r3, #22488	; 0x57d8
   44c48:	movt	r3, #10
   44c4c:	ldrd	r6, [r3, #104]	; 0x68
   44c50:	cmp	r4, #0
   44c54:	sbcs	r3, r5, #0
   44c58:	blt	44c98 <fputs@plt+0x33b24>
   44c5c:	movw	r3, #22488	; 0x57d8
   44c60:	movt	r3, #10
   44c64:	strd	r4, [r3, #104]	; 0x68
   44c68:	ldr	r0, [r3]
   44c6c:	mov	r1, #0
   44c70:	cmp	r0, r4
   44c74:	sbcs	r2, r1, r5
   44c78:	movge	r2, #1
   44c7c:	movlt	r2, #0
   44c80:	cmp	r4, #1
   44c84:	sbcs	r1, r5, #0
   44c88:	movlt	r2, #0
   44c8c:	andge	r2, r2, #1
   44c90:	str	r2, [r3, #124]	; 0x7c
   44c94:	bl	3507c <fputs@plt+0x23f08>
   44c98:	mov	r0, r6
   44c9c:	mov	r1, r7
   44ca0:	ldrd	r4, [sp]
   44ca4:	ldrd	r6, [sp, #8]
   44ca8:	ldr	r8, [sp, #16]
   44cac:	add	sp, sp, #20
   44cb0:	pop	{pc}		; (ldr pc, [sp], #4)
   44cb4:	mvn	r6, #0
   44cb8:	mvn	r7, #0
   44cbc:	b	44c98 <fputs@plt+0x33b24>
   44cc0:	str	r4, [sp, #-8]!
   44cc4:	str	lr, [sp, #4]
   44cc8:	bic	r0, r0, r0, asr #31
   44ccc:	asr	r1, r0, #31
   44cd0:	bl	44c20 <fputs@plt+0x33aac>
   44cd4:	ldr	r4, [sp]
   44cd8:	add	sp, sp, #4
   44cdc:	pop	{pc}		; (ldr pc, [sp], #4)
   44ce0:	strd	r4, [sp, #-12]!
   44ce4:	str	lr, [sp, #8]
   44ce8:	sub	sp, sp, #108	; 0x6c
   44cec:	mov	r4, r0
   44cf0:	mov	r5, r1
   44cf4:	bl	2b334 <fputs@plt+0x1a1c0>
   44cf8:	cmp	r0, #0
   44cfc:	movne	r0, #0
   44d00:	bne	44d50 <fputs@plt+0x33bdc>
   44d04:	add	r3, sp, #32
   44d08:	str	r3, [sp, #8]
   44d0c:	str	r3, [sp, #12]
   44d10:	mov	r3, #0
   44d14:	str	r3, [sp, #4]
   44d18:	str	r3, [sp, #16]
   44d1c:	mov	r2, #70	; 0x46
   44d20:	str	r2, [sp, #20]
   44d24:	mov	r2, #51712	; 0xca00
   44d28:	movt	r2, #15258	; 0x3b9a
   44d2c:	str	r2, [sp, #24]
   44d30:	strb	r3, [sp, #28]
   44d34:	strb	r3, [sp, #29]
   44d38:	mov	r2, r5
   44d3c:	mov	r1, r4
   44d40:	add	r0, sp, #4
   44d44:	bl	303dc <fputs@plt+0x1f268>
   44d48:	add	r0, sp, #4
   44d4c:	bl	1e7f0 <fputs@plt+0xd67c>
   44d50:	add	sp, sp, #108	; 0x6c
   44d54:	ldrd	r4, [sp]
   44d58:	add	sp, sp, #8
   44d5c:	pop	{pc}		; (ldr pc, [sp], #4)
   44d60:	push	{r0, r1, r2, r3}
   44d64:	push	{lr}		; (str lr, [sp, #-4]!)
   44d68:	sub	sp, sp, #12
   44d6c:	bl	2b334 <fputs@plt+0x1a1c0>
   44d70:	cmp	r0, #0
   44d74:	movne	r0, #0
   44d78:	bne	44d8c <fputs@plt+0x33c18>
   44d7c:	add	r1, sp, #20
   44d80:	str	r1, [sp, #4]
   44d84:	ldr	r0, [sp, #16]
   44d88:	bl	44ce0 <fputs@plt+0x33b6c>
   44d8c:	add	sp, sp, #12
   44d90:	pop	{lr}		; (ldr lr, [sp], #4)
   44d94:	add	sp, sp, #16
   44d98:	bx	lr
   44d9c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   44da0:	strd	r6, [sp, #8]
   44da4:	strd	r8, [sp, #16]
   44da8:	strd	sl, [sp, #24]
   44dac:	str	lr, [sp, #32]
   44db0:	sub	sp, sp, #52	; 0x34
   44db4:	str	r0, [sp]
   44db8:	mov	r6, r1
   44dbc:	str	r2, [sp, #4]
   44dc0:	str	r3, [sp, #8]
   44dc4:	ldr	fp, [r2]
   44dc8:	mov	r0, r1
   44dcc:	bl	1c2f8 <fputs@plt+0xb184>
   44dd0:	mov	r5, r0
   44dd4:	movw	r3, #4408	; 0x1138
   44dd8:	movt	r3, #10
   44ddc:	and	r2, fp, #64	; 0x40
   44de0:	ldr	r3, [r3, #12]
   44de4:	orrs	r3, r2, r3
   44de8:	beq	45390 <fputs@plt+0x3421c>
   44dec:	cmp	r0, #4
   44df0:	ble	45390 <fputs@plt+0x3421c>
   44df4:	mov	r2, #5
   44df8:	movw	r1, #51868	; 0xca9c
   44dfc:	movt	r1, #8
   44e00:	mov	r0, r6
   44e04:	bl	10ea4 <memcmp@plt>
   44e08:	subs	r8, r0, #0
   44e0c:	bne	45390 <fputs@plt+0x3421c>
   44e10:	add	r0, r5, #2
   44e14:	asr	r1, r0, #31
   44e18:	orr	fp, fp, #64	; 0x40
   44e1c:	sub	r2, r6, #1
   44e20:	mov	r4, r6
   44e24:	add	r5, r2, r5
   44e28:	ldrb	r3, [r2, #1]!
   44e2c:	cmp	r3, #38	; 0x26
   44e30:	movne	r3, #0
   44e34:	moveq	r3, #1
   44e38:	adds	r0, r0, r3
   44e3c:	adc	r1, r1, #0
   44e40:	cmp	r2, r5
   44e44:	bne	44e28 <fputs@plt+0x33cb4>
   44e48:	bl	2bb48 <fputs@plt+0x1a9d4>
   44e4c:	subs	r9, r0, #0
   44e50:	beq	45444 <fputs@plt+0x342d0>
   44e54:	ldrb	r3, [r6, #5]
   44e58:	cmp	r3, #47	; 0x2f
   44e5c:	movne	r5, #5
   44e60:	beq	44e7c <fputs@plt+0x33d08>
   44e64:	mov	r7, r8
   44e68:	rsb	r3, r4, #1
   44e6c:	str	r3, [sp, #20]
   44e70:	movw	r4, #32968	; 0x80c8
   44e74:	movt	r4, #8
   44e78:	b	45068 <fputs@plt+0x33ef4>
   44e7c:	ldrb	r3, [r6, #6]
   44e80:	cmp	r3, #47	; 0x2f
   44e84:	movne	r5, #5
   44e88:	bne	44e64 <fputs@plt+0x33cf0>
   44e8c:	ldrb	r3, [r6, #7]
   44e90:	cmp	r3, #0
   44e94:	cmpne	r3, #47	; 0x2f
   44e98:	moveq	r5, #7
   44e9c:	beq	44e64 <fputs@plt+0x33cf0>
   44ea0:	add	sl, r6, #7
   44ea4:	mov	r2, sl
   44ea8:	mov	r7, #7
   44eac:	b	44eb4 <fputs@plt+0x33d40>
   44eb0:	mov	r7, r5
   44eb4:	add	r5, r7, #1
   44eb8:	ldrb	r3, [r2, #1]!
   44ebc:	cmp	r3, #0
   44ec0:	cmpne	r3, #47	; 0x2f
   44ec4:	bne	44eb0 <fputs@plt+0x33d3c>
   44ec8:	cmp	r5, #7
   44ecc:	beq	44e64 <fputs@plt+0x33cf0>
   44ed0:	cmp	r5, #16
   44ed4:	bne	44ef4 <fputs@plt+0x33d80>
   44ed8:	mov	r2, #9
   44edc:	mov	r1, sl
   44ee0:	movw	r0, #51876	; 0xcaa4
   44ee4:	movt	r0, #8
   44ee8:	bl	10ea4 <memcmp@plt>
   44eec:	cmp	r0, #0
   44ef0:	beq	44e64 <fputs@plt+0x33cf0>
   44ef4:	mov	r2, sl
   44ef8:	sub	r1, r7, #6
   44efc:	movw	r0, #51888	; 0xcab0
   44f00:	movt	r0, #8
   44f04:	bl	44d60 <fputs@plt+0x33bec>
   44f08:	ldr	r3, [sp, #92]	; 0x5c
   44f0c:	str	r0, [r3]
   44f10:	mov	r4, #1
   44f14:	b	45434 <fputs@plt+0x342c0>
   44f18:	ldrb	r0, [r6, sl]
   44f1c:	add	r2, r4, r0
   44f20:	ldrb	r2, [r2, #320]	; 0x140
   44f24:	tst	r2, #8
   44f28:	beq	45088 <fputs@plt+0x33f14>
   44f2c:	ldr	r2, [sp, #12]
   44f30:	add	r2, r6, r2
   44f34:	ldrb	r2, [r2, #2]
   44f38:	add	r2, r4, r2
   44f3c:	ldrb	r2, [r2, #320]	; 0x140
   44f40:	tst	r2, #8
   44f44:	beq	45088 <fputs@plt+0x33f14>
   44f48:	bl	15364 <fputs@plt+0x41f0>
   44f4c:	lsl	r3, r0, #4
   44f50:	str	r3, [sp, #16]
   44f54:	add	sl, r5, #3
   44f58:	add	r5, r6, r5
   44f5c:	ldrb	r0, [r5, #2]
   44f60:	bl	15364 <fputs@plt+0x41f0>
   44f64:	ldr	r3, [sp, #16]
   44f68:	adds	r3, r0, r3
   44f6c:	uxtbne	r3, r3
   44f70:	bne	4505c <fputs@plt+0x33ee8>
   44f74:	ldrb	r2, [r6, sl]
   44f78:	cmp	r2, #35	; 0x23
   44f7c:	cmpne	r2, #0
   44f80:	beq	45128 <fputs@plt+0x33fb4>
   44f84:	adds	ip, r8, #0
   44f88:	movne	ip, #1
   44f8c:	cmp	r8, #0
   44f90:	cmpeq	r2, #63	; 0x3f
   44f94:	beq	45130 <fputs@plt+0x33fbc>
   44f98:	ldr	r1, [sp, #12]
   44f9c:	add	r1, r1, #3
   44fa0:	add	r1, r6, r1
   44fa4:	b	44fd0 <fputs@plt+0x33e5c>
   44fa8:	mov	r5, sl
   44fac:	b	45068 <fputs@plt+0x33ef4>
   44fb0:	cmp	r2, #61	; 0x3d
   44fb4:	cmpne	r2, #38	; 0x26
   44fb8:	beq	45018 <fputs@plt+0x33ea4>
   44fbc:	add	sl, sl, #1
   44fc0:	ldrb	r2, [r1, #1]!
   44fc4:	cmp	r2, #35	; 0x23
   44fc8:	cmpne	r2, #0
   44fcc:	beq	44fa8 <fputs@plt+0x33e34>
   44fd0:	cmp	r8, #1
   44fd4:	beq	44fb0 <fputs@plt+0x33e3c>
   44fd8:	cmp	r2, #38	; 0x26
   44fdc:	cmpeq	r8, #2
   44fe0:	beq	45020 <fputs@plt+0x33eac>
   44fe4:	add	sl, sl, #1
   44fe8:	ldrb	r2, [r1, #1]!
   44fec:	cmp	r2, #35	; 0x23
   44ff0:	cmpne	r2, #0
   44ff4:	beq	44fa8 <fputs@plt+0x33e34>
   44ff8:	cmp	r2, #63	; 0x3f
   44ffc:	moveq	r0, ip
   45000:	orrne	r0, ip, #1
   45004:	cmp	r0, #0
   45008:	bne	44fd0 <fputs@plt+0x33e5c>
   4500c:	mov	r5, sl
   45010:	mov	r8, r3
   45014:	b	45068 <fputs@plt+0x33ef4>
   45018:	mov	r5, sl
   4501c:	b	45068 <fputs@plt+0x33ef4>
   45020:	mov	r5, sl
   45024:	mov	r8, #2
   45028:	b	45068 <fputs@plt+0x33ef4>
   4502c:	cmp	r3, #61	; 0x3d
   45030:	cmpne	r3, #38	; 0x26
   45034:	bne	4505c <fputs@plt+0x33ee8>
   45038:	mov	r1, r7
   4503c:	add	r2, r9, r7
   45040:	ldrb	r2, [r2, #-1]
   45044:	cmp	r2, #0
   45048:	beq	450c4 <fputs@plt+0x33f50>
   4504c:	cmp	r3, #38	; 0x26
   45050:	movne	r8, #2
   45054:	movne	r3, #0
   45058:	beq	45114 <fputs@plt+0x33fa0>
   4505c:	strb	r3, [r9, r7]
   45060:	add	r7, r7, #1
   45064:	mov	r5, sl
   45068:	str	r5, [sp, #12]
   4506c:	ldrb	r3, [r6, r5]
   45070:	cmp	r3, #0
   45074:	cmpne	r3, #35	; 0x23
   45078:	beq	4514c <fputs@plt+0x33fd8>
   4507c:	add	sl, r5, #1
   45080:	cmp	r3, #37	; 0x25
   45084:	beq	44f18 <fputs@plt+0x33da4>
   45088:	cmp	r8, #1
   4508c:	beq	4502c <fputs@plt+0x33eb8>
   45090:	cmp	r8, #0
   45094:	cmpeq	r3, #63	; 0x3f
   45098:	moveq	r8, #1
   4509c:	moveq	r3, #0
   450a0:	beq	4505c <fputs@plt+0x33ee8>
   450a4:	cmp	r8, #2
   450a8:	cmpeq	r3, #38	; 0x26
   450ac:	moveq	r2, #1
   450b0:	movne	r2, #0
   450b4:	cmp	r2, #0
   450b8:	movne	r8, #1
   450bc:	movne	r3, #0
   450c0:	b	4505c <fputs@plt+0x33ee8>
   450c4:	add	r2, r6, sl
   450c8:	ldrb	r1, [r6, sl]
   450cc:	cmp	r1, #0
   450d0:	cmpne	r1, #35	; 0x23
   450d4:	beq	4513c <fputs@plt+0x33fc8>
   450d8:	cmp	r3, #38	; 0x26
   450dc:	beq	45144 <fputs@plt+0x33fd0>
   450e0:	mov	r3, r2
   450e4:	ldr	r0, [sp, #20]
   450e8:	add	r5, r0, r3
   450ec:	mov	r1, r3
   450f0:	ldrb	r2, [r3, #1]
   450f4:	cmp	r2, #0
   450f8:	cmpne	r2, #35	; 0x23
   450fc:	beq	45068 <fputs@plt+0x33ef4>
   45100:	add	r3, r3, #1
   45104:	ldrb	r2, [r1]
   45108:	cmp	r2, #38	; 0x26
   4510c:	bne	450e8 <fputs@plt+0x33f74>
   45110:	b	45068 <fputs@plt+0x33ef4>
   45114:	add	r7, r7, #1
   45118:	mov	r3, #0
   4511c:	strb	r3, [r9, r1]
   45120:	mov	r3, #0
   45124:	b	4505c <fputs@plt+0x33ee8>
   45128:	mov	r5, sl
   4512c:	b	45068 <fputs@plt+0x33ef4>
   45130:	mov	r5, sl
   45134:	mov	r8, r3
   45138:	b	45068 <fputs@plt+0x33ef4>
   4513c:	mov	r5, sl
   45140:	b	45068 <fputs@plt+0x33ef4>
   45144:	mov	r5, sl
   45148:	b	45068 <fputs@plt+0x33ef4>
   4514c:	cmp	r8, #1
   45150:	beq	451dc <fputs@plt+0x34068>
   45154:	mov	r2, #0
   45158:	mov	r3, r9
   4515c:	strb	r2, [r3, r7]!
   45160:	strb	r2, [r3, #1]
   45164:	mov	r0, r9
   45168:	bl	1c2f8 <fputs@plt+0xb184>
   4516c:	add	r0, r0, #1
   45170:	add	r5, r9, r0
   45174:	ldrb	r3, [r9, r0]
   45178:	cmp	r3, #0
   4517c:	beq	453cc <fputs@plt+0x34258>
   45180:	movw	r3, #57620	; 0xe114
   45184:	movt	r3, #8
   45188:	str	r3, [sp, #24]
   4518c:	movw	r3, #51852	; 0xca8c
   45190:	movt	r3, #8
   45194:	str	r3, [sp, #32]
   45198:	movw	r3, #4408	; 0x1138
   4519c:	movt	r3, #10
   451a0:	str	r3, [sp, #36]	; 0x24
   451a4:	add	r3, r3, #2864	; 0xb30
   451a8:	add	r3, r3, #4
   451ac:	str	r3, [sp, #40]	; 0x28
   451b0:	movw	r3, #51860	; 0xca94
   451b4:	movt	r3, #8
   451b8:	str	r3, [sp, #12]
   451bc:	mov	r3, #393216	; 0x60000
   451c0:	str	r3, [sp, #44]	; 0x2c
   451c4:	movw	r3, #51916	; 0xcacc
   451c8:	movt	r3, #8
   451cc:	str	r3, [sp, #16]
   451d0:	str	r9, [sp, #20]
   451d4:	ldr	r9, [sp]
   451d8:	b	452b8 <fputs@plt+0x34144>
   451dc:	mov	r3, #0
   451e0:	strb	r3, [r9, r7]
   451e4:	add	r7, r7, #1
   451e8:	b	45154 <fputs@plt+0x33fe0>
   451ec:	mov	r2, #3
   451f0:	mov	r1, r5
   451f4:	ldr	r0, [sp, #16]
   451f8:	bl	10ea4 <memcmp@plt>
   451fc:	cmp	r0, #0
   45200:	moveq	r9, r7
   45204:	b	452a4 <fputs@plt+0x34130>
   45208:	mov	r2, #5
   4520c:	mov	r1, r5
   45210:	ldr	r0, [sp, #12]
   45214:	bl	10ea4 <memcmp@plt>
   45218:	cmp	r0, #0
   4521c:	bne	452a4 <fputs@plt+0x34130>
   45220:	mov	sl, #393216	; 0x60000
   45224:	ldr	r3, [sp, #44]	; 0x2c
   45228:	str	r3, [sp]
   4522c:	ldr	r3, [sp, #12]
   45230:	str	r3, [sp, #28]
   45234:	ldr	r3, [sp, #36]	; 0x24
   45238:	add	r5, r3, #2896	; 0xb50
   4523c:	add	r5, r5, #12
   45240:	b	45320 <fputs@plt+0x341ac>
   45244:	ldr	r9, [sp, #20]
   45248:	b	45338 <fputs@plt+0x341c4>
   4524c:	ldr	r4, [r5, #8]!
   45250:	cmp	r4, #0
   45254:	beq	45334 <fputs@plt+0x341c0>
   45258:	mov	r0, r4
   4525c:	bl	1c2f8 <fputs@plt+0xb184>
   45260:	cmp	r0, r6
   45264:	bne	4524c <fputs@plt+0x340d8>
   45268:	mov	r2, r6
   4526c:	mov	r1, r4
   45270:	mov	r0, r7
   45274:	bl	10ea4 <memcmp@plt>
   45278:	cmp	r0, #0
   4527c:	bne	4524c <fputs@plt+0x340d8>
   45280:	ldr	r3, [r5, #4]
   45284:	cmp	r3, #0
   45288:	beq	45244 <fputs@plt+0x340d0>
   4528c:	bic	r2, r3, #128	; 0x80
   45290:	cmp	r2, sl
   45294:	bgt	4535c <fputs@plt+0x341e8>
   45298:	ldr	r2, [sp]
   4529c:	bic	fp, fp, r2
   452a0:	orr	fp, r3, fp
   452a4:	add	r6, r6, #1
   452a8:	add	r5, r7, r6
   452ac:	ldrb	r3, [r7, r6]
   452b0:	cmp	r3, #0
   452b4:	beq	45384 <fputs@plt+0x34210>
   452b8:	mov	r0, r5
   452bc:	bl	1c2f8 <fputs@plt+0xb184>
   452c0:	mov	r4, r0
   452c4:	add	r7, r0, #1
   452c8:	add	r7, r5, r7
   452cc:	mov	r0, r7
   452d0:	bl	1c2f8 <fputs@plt+0xb184>
   452d4:	mov	r6, r0
   452d8:	cmp	r4, #3
   452dc:	beq	451ec <fputs@plt+0x34078>
   452e0:	cmp	r4, #5
   452e4:	beq	45208 <fputs@plt+0x34094>
   452e8:	cmp	r4, #4
   452ec:	bne	452a4 <fputs@plt+0x34130>
   452f0:	mov	r2, #4
   452f4:	mov	r1, r5
   452f8:	ldr	r0, [sp, #24]
   452fc:	bl	10ea4 <memcmp@plt>
   45300:	cmp	r0, #0
   45304:	bne	452a4 <fputs@plt+0x34130>
   45308:	and	sl, fp, #135	; 0x87
   4530c:	mov	r3, #135	; 0x87
   45310:	str	r3, [sp]
   45314:	ldr	r3, [sp, #32]
   45318:	str	r3, [sp, #28]
   4531c:	ldr	r5, [sp, #40]	; 0x28
   45320:	ldr	r4, [r5]
   45324:	cmp	r4, #0
   45328:	bne	45258 <fputs@plt+0x340e4>
   4532c:	ldr	r9, [sp, #20]
   45330:	b	45338 <fputs@plt+0x341c4>
   45334:	ldr	r9, [sp, #20]
   45338:	mov	r2, r7
   4533c:	ldr	r1, [sp, #28]
   45340:	movw	r0, #51920	; 0xcad0
   45344:	movt	r0, #8
   45348:	bl	44d60 <fputs@plt+0x33bec>
   4534c:	ldr	r3, [sp, #92]	; 0x5c
   45350:	str	r0, [r3]
   45354:	mov	r4, #1
   45358:	b	45434 <fputs@plt+0x342c0>
   4535c:	ldr	r9, [sp, #20]
   45360:	mov	r2, r7
   45364:	ldr	r1, [sp, #28]
   45368:	movw	r0, #51940	; 0xcae4
   4536c:	movt	r0, #8
   45370:	bl	44d60 <fputs@plt+0x33bec>
   45374:	ldr	r3, [sp, #92]	; 0x5c
   45378:	str	r0, [r3]
   4537c:	mov	r4, #3
   45380:	b	45434 <fputs@plt+0x342c0>
   45384:	str	r9, [sp]
   45388:	ldr	r9, [sp, #20]
   4538c:	b	453cc <fputs@plt+0x34258>
   45390:	add	r0, r5, #2
   45394:	asr	r1, r0, #31
   45398:	bl	2bb48 <fputs@plt+0x1a9d4>
   4539c:	subs	r9, r0, #0
   453a0:	moveq	r4, #7
   453a4:	beq	453f8 <fputs@plt+0x34284>
   453a8:	mov	r2, r5
   453ac:	mov	r1, r6
   453b0:	mov	r0, r9
   453b4:	bl	10fdc <memcpy@plt>
   453b8:	mov	r2, #0
   453bc:	mov	r3, r9
   453c0:	strb	r2, [r3, r5]!
   453c4:	strb	r2, [r3, #1]
   453c8:	bic	fp, fp, #64	; 0x40
   453cc:	ldr	r0, [sp]
   453d0:	bl	2b79c <fputs@plt+0x1a628>
   453d4:	ldr	r3, [sp, #8]
   453d8:	str	r0, [r3]
   453dc:	cmp	r0, #0
   453e0:	movne	r4, #0
   453e4:	beq	45418 <fputs@plt+0x342a4>
   453e8:	ldr	r3, [sp, #4]
   453ec:	str	fp, [r3]
   453f0:	ldr	r3, [sp, #88]	; 0x58
   453f4:	str	r9, [r3]
   453f8:	mov	r0, r4
   453fc:	add	sp, sp, #52	; 0x34
   45400:	ldrd	r4, [sp]
   45404:	ldrd	r6, [sp, #8]
   45408:	ldrd	r8, [sp, #16]
   4540c:	ldrd	sl, [sp, #24]
   45410:	add	sp, sp, #32
   45414:	pop	{pc}		; (ldr pc, [sp], #4)
   45418:	ldr	r1, [sp]
   4541c:	movw	r0, #51964	; 0xcafc
   45420:	movt	r0, #8
   45424:	bl	44d60 <fputs@plt+0x33bec>
   45428:	ldr	r3, [sp, #92]	; 0x5c
   4542c:	str	r0, [r3]
   45430:	mov	r4, #1
   45434:	mov	r0, r9
   45438:	bl	2143c <fputs@plt+0x102c8>
   4543c:	mov	r9, #0
   45440:	b	453e8 <fputs@plt+0x34274>
   45444:	mov	r4, #7
   45448:	b	453f8 <fputs@plt+0x34284>
   4544c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   45450:	strd	r6, [sp, #8]
   45454:	strd	r8, [sp, #16]
   45458:	str	sl, [sp, #24]
   4545c:	str	lr, [sp, #28]
   45460:	mov	r4, r0
   45464:	mov	r8, r1
   45468:	mov	r7, r3
   4546c:	ldr	r3, [r0, #12]
   45470:	mov	r6, r2
   45474:	adds	r2, r2, #0
   45478:	movne	r2, #1
   4547c:	cmp	r3, #0
   45480:	movne	r2, #0
   45484:	cmp	r2, #0
   45488:	bne	454dc <fputs@plt+0x34368>
   4548c:	mov	r2, r1
   45490:	ldr	r1, [r0, #8]
   45494:	ldr	r3, [r0, #20]
   45498:	add	r3, r8, r3
   4549c:	cmp	r3, r1
   454a0:	bhi	45514 <fputs@plt+0x343a0>
   454a4:	ldr	r3, [r4, #12]
   454a8:	cmp	r3, #0
   454ac:	beq	4553c <fputs@plt+0x343c8>
   454b0:	ldr	r3, [r4, #16]
   454b4:	cmp	r3, r8
   454b8:	bne	4559c <fputs@plt+0x34428>
   454bc:	cmp	r6, #0
   454c0:	moveq	r0, #0
   454c4:	beq	45630 <fputs@plt+0x344bc>
   454c8:	cmp	r8, #0
   454cc:	ble	45500 <fputs@plt+0x3438c>
   454d0:	sub	r6, r6, #4
   454d4:	mov	r7, #0
   454d8:	b	455e0 <fputs@plt+0x3446c>
   454dc:	lsl	r2, r1, #1
   454e0:	ldr	r1, [r0, #8]
   454e4:	ldr	r3, [r0, #20]
   454e8:	add	r3, r2, r3
   454ec:	cmp	r3, r1
   454f0:	bhi	45514 <fputs@plt+0x343a0>
   454f4:	str	r8, [r0, #16]
   454f8:	cmp	r8, #0
   454fc:	bgt	45548 <fputs@plt+0x343d4>
   45500:	ldr	r3, [r4, #12]
   45504:	add	r3, r3, #1
   45508:	str	r3, [r4, #12]
   4550c:	mov	r0, #0
   45510:	b	45630 <fputs@plt+0x344bc>
   45514:	add	r2, r2, r1, lsl #1
   45518:	str	r2, [r4, #8]
   4551c:	lsl	r2, r2, #2
   45520:	mov	r3, #0
   45524:	ldr	r0, [r4]
   45528:	bl	2bbcc <fputs@plt+0x1aa58>
   4552c:	cmp	r0, #0
   45530:	beq	45624 <fputs@plt+0x344b0>
   45534:	str	r0, [r4]
   45538:	b	454a4 <fputs@plt+0x34330>
   4553c:	str	r8, [r4, #16]
   45540:	cmp	r8, #0
   45544:	ble	45648 <fputs@plt+0x344d4>
   45548:	sub	r7, r7, #4
   4554c:	mov	r5, #0
   45550:	movw	r9, #48244	; 0xbc74
   45554:	movt	r9, #8
   45558:	ldr	r1, [r7, #4]!
   4555c:	mov	r0, r9
   45560:	bl	44d60 <fputs@plt+0x33bec>
   45564:	cmp	r0, #0
   45568:	beq	45624 <fputs@plt+0x344b0>
   4556c:	ldr	r3, [r4]
   45570:	ldr	r2, [r4, #20]
   45574:	add	r1, r2, #1
   45578:	str	r1, [r4, #20]
   4557c:	str	r0, [r3, r2, lsl #2]
   45580:	add	r5, r5, #1
   45584:	cmp	r8, r5
   45588:	bne	45558 <fputs@plt+0x343e4>
   4558c:	cmp	r6, #0
   45590:	moveq	r0, #0
   45594:	bne	454d0 <fputs@plt+0x3435c>
   45598:	b	45630 <fputs@plt+0x344bc>
   4559c:	ldr	r0, [r4, #4]
   455a0:	bl	2143c <fputs@plt+0x102c8>
   455a4:	movw	r0, #51980	; 0xcb0c
   455a8:	movt	r0, #8
   455ac:	bl	44d60 <fputs@plt+0x33bec>
   455b0:	str	r0, [r4, #4]
   455b4:	mov	r0, #1
   455b8:	str	r0, [r4, #24]
   455bc:	b	45630 <fputs@plt+0x344bc>
   455c0:	ldr	r2, [r4]
   455c4:	ldr	r3, [r4, #20]
   455c8:	add	r1, r3, #1
   455cc:	str	r1, [r4, #20]
   455d0:	str	r5, [r2, r3, lsl #2]
   455d4:	add	r7, r7, #1
   455d8:	cmp	r8, r7
   455dc:	ble	45500 <fputs@plt+0x3438c>
   455e0:	add	r6, r6, #4
   455e4:	ldr	r5, [r6]
   455e8:	cmp	r5, #0
   455ec:	beq	455c0 <fputs@plt+0x3444c>
   455f0:	mov	r0, r5
   455f4:	bl	1c2f8 <fputs@plt+0xb184>
   455f8:	add	r9, r0, #1
   455fc:	mov	r0, r9
   45600:	asr	r1, r9, #31
   45604:	bl	2bb48 <fputs@plt+0x1a9d4>
   45608:	subs	r5, r0, #0
   4560c:	beq	45624 <fputs@plt+0x344b0>
   45610:	mov	r2, r9
   45614:	ldr	r1, [r6]
   45618:	mov	r0, r5
   4561c:	bl	10fdc <memcpy@plt>
   45620:	b	455c0 <fputs@plt+0x3444c>
   45624:	mov	r3, #7
   45628:	str	r3, [r4, #24]
   4562c:	mov	r0, #1
   45630:	ldrd	r4, [sp]
   45634:	ldrd	r6, [sp, #8]
   45638:	ldrd	r8, [sp, #16]
   4563c:	ldr	sl, [sp, #24]
   45640:	add	sp, sp, #28
   45644:	pop	{pc}		; (ldr pc, [sp], #4)
   45648:	cmp	r6, #0
   4564c:	moveq	r0, #0
   45650:	beq	45630 <fputs@plt+0x344bc>
   45654:	b	45500 <fputs@plt+0x3438c>
   45658:	strd	r4, [sp, #-20]!	; 0xffffffec
   4565c:	strd	r6, [sp, #8]
   45660:	str	lr, [sp, #16]
   45664:	sub	sp, sp, #12
   45668:	mov	r5, r0
   4566c:	mov	r4, r2
   45670:	cmp	r1, #2
   45674:	beq	456e0 <fputs@plt+0x3456c>
   45678:	ldr	r0, [r2]
   4567c:	movw	r3, #32968	; 0x80c8
   45680:	movt	r3, #8
   45684:	ldrh	r2, [r0, #8]
   45688:	and	r2, r2, #31
   4568c:	add	r3, r3, r2
   45690:	ldrb	r3, [r3, #3076]	; 0xc04
   45694:	cmp	r3, #5
   45698:	beq	45798 <fputs@plt+0x34624>
   4569c:	bl	178e0 <fputs@plt+0x676c>
   456a0:	vstr	d0, [sp]
   456a4:	mov	r6, #0
   456a8:	vcmpe.f64	d0, #0.0
   456ac:	vmrs	APSR_nzcv, fpscr
   456b0:	blt	457ac <fputs@plt+0x34638>
   456b4:	vldr	d7, [pc, #316]	; 457f8 <fputs@plt+0x34684>
   456b8:	vcmpe.f64	d0, d7
   456bc:	vmrs	APSR_nzcv, fpscr
   456c0:	bpl	457ac <fputs@plt+0x34638>
   456c4:	vldr	d7, [pc, #308]	; 45800 <fputs@plt+0x3468c>
   456c8:	vadd.f64	d7, d0, d7
   456cc:	vmov	r0, r1, d7
   456d0:	bl	85144 <fputs@plt+0x73fd0>
   456d4:	bl	84fc4 <fputs@plt+0x73e50>
   456d8:	strd	r0, [sp]
   456dc:	b	4578c <fputs@plt+0x34618>
   456e0:	ldr	r0, [r2, #4]
   456e4:	movw	r3, #32968	; 0x80c8
   456e8:	movt	r3, #8
   456ec:	ldrh	r2, [r0, #8]
   456f0:	and	r2, r2, #31
   456f4:	add	r3, r3, r2
   456f8:	ldrb	r3, [r3, #3076]	; 0xc04
   456fc:	cmp	r3, #5
   45700:	beq	45798 <fputs@plt+0x34624>
   45704:	bl	29ba0 <fputs@plt+0x18a2c>
   45708:	mov	r7, r0
   4570c:	bic	r6, r0, r0, asr #31
   45710:	cmp	r6, #30
   45714:	movge	r6, #30
   45718:	ldr	r0, [r4]
   4571c:	movw	r3, #32968	; 0x80c8
   45720:	movt	r3, #8
   45724:	ldrh	r2, [r0, #8]
   45728:	and	r2, r2, #31
   4572c:	add	r3, r3, r2
   45730:	ldrb	r3, [r3, #3076]	; 0xc04
   45734:	cmp	r3, #5
   45738:	beq	45798 <fputs@plt+0x34624>
   4573c:	bl	178e0 <fputs@plt+0x676c>
   45740:	vstr	d0, [sp]
   45744:	cmp	r7, #0
   45748:	ble	456a8 <fputs@plt+0x34534>
   4574c:	vmov	r2, r3, d0
   45750:	mov	r1, r6
   45754:	movw	r0, #52048	; 0xcb50
   45758:	movt	r0, #8
   4575c:	bl	44d60 <fputs@plt+0x33bec>
   45760:	subs	r4, r0, #0
   45764:	beq	457e8 <fputs@plt+0x34674>
   45768:	mov	r0, r4
   4576c:	bl	1c2f8 <fputs@plt+0xb184>
   45770:	mov	r3, #1
   45774:	mov	r2, r0
   45778:	mov	r1, sp
   4577c:	mov	r0, r4
   45780:	bl	142c4 <fputs@plt+0x3150>
   45784:	mov	r0, r4
   45788:	bl	2143c <fputs@plt+0x102c8>
   4578c:	vldr	d0, [sp]
   45790:	mov	r0, r5
   45794:	bl	29c18 <fputs@plt+0x18aa4>
   45798:	add	sp, sp, #12
   4579c:	ldrd	r4, [sp]
   457a0:	ldrd	r6, [sp, #8]
   457a4:	add	sp, sp, #16
   457a8:	pop	{pc}		; (ldr pc, [sp], #4)
   457ac:	vcmpe.f64	d0, #0.0
   457b0:	vmrs	APSR_nzcv, fpscr
   457b4:	bpl	4574c <fputs@plt+0x345d8>
   457b8:	vldr	d7, [pc, #72]	; 45808 <fputs@plt+0x34694>
   457bc:	vcmpe.f64	d0, d7
   457c0:	vmrs	APSR_nzcv, fpscr
   457c4:	ble	4574c <fputs@plt+0x345d8>
   457c8:	vldr	d7, [pc, #48]	; 45800 <fputs@plt+0x3468c>
   457cc:	vsub.f64	d7, d7, d0
   457d0:	vmov	r0, r1, d7
   457d4:	bl	85144 <fputs@plt+0x73fd0>
   457d8:	bl	84fc4 <fputs@plt+0x73e50>
   457dc:	eor	r1, r1, #-2147483648	; 0x80000000
   457e0:	strd	r0, [sp]
   457e4:	b	4578c <fputs@plt+0x34618>
   457e8:	mov	r0, r5
   457ec:	bl	29e00 <fputs@plt+0x18c8c>
   457f0:	b	45798 <fputs@plt+0x34624>
   457f4:	nop	{0}
   457f8:	andeq	r0, r0, r0
   457fc:	mvnmi	r0, #0
   45800:	andeq	r0, r0, r0
   45804:	svccc	0x00e00000
   45808:	andeq	r0, r0, r0
   4580c:	mvngt	r0, #0
   45810:	strd	r4, [sp, #-16]!
   45814:	str	r6, [sp, #8]
   45818:	str	lr, [sp, #12]
   4581c:	mov	r5, r0
   45820:	ldr	r3, [r0, #4]
   45824:	ldr	r1, [r3, #20]
   45828:	movw	r0, #52056	; 0xcb58
   4582c:	movt	r0, #8
   45830:	bl	44d60 <fputs@plt+0x33bec>
   45834:	mov	r4, r0
   45838:	mvn	r2, #0
   4583c:	mov	r1, r0
   45840:	mov	r0, r5
   45844:	bl	2c654 <fputs@plt+0x1b4e0>
   45848:	mov	r0, r4
   4584c:	bl	2143c <fputs@plt+0x102c8>
   45850:	ldrd	r4, [sp]
   45854:	ldr	r6, [sp, #8]
   45858:	add	sp, sp, #12
   4585c:	pop	{pc}		; (ldr pc, [sp], #4)
   45860:	strd	r4, [sp, #-24]!	; 0xffffffe8
   45864:	strd	r6, [sp, #8]
   45868:	str	r8, [sp, #16]
   4586c:	str	lr, [sp, #20]
   45870:	sub	sp, sp, #256	; 0x100
   45874:	mov	r6, r0
   45878:	mov	r5, r1
   4587c:	bl	2b334 <fputs@plt+0x1a1c0>
   45880:	subs	r4, r0, #0
   45884:	bne	45928 <fputs@plt+0x347b4>
   45888:	cmp	r5, #0
   4588c:	cmpne	r6, #0
   45890:	ble	45940 <fputs@plt+0x347cc>
   45894:	movw	r3, #22488	; 0x57d8
   45898:	movt	r3, #10
   4589c:	ldrb	r3, [r3, #356]	; 0x164
   458a0:	cmp	r3, #0
   458a4:	beq	45954 <fputs@plt+0x347e0>
   458a8:	movw	r3, #22488	; 0x57d8
   458ac:	movt	r3, #10
   458b0:	ldrb	r7, [r3, #357]	; 0x165
   458b4:	ldrb	r1, [r3, #358]	; 0x166
   458b8:	add	r4, r5, r6
   458bc:	mov	r0, r5
   458c0:	add	r7, r7, #1
   458c4:	uxtb	r7, r7
   458c8:	sub	r5, r7, r5
   458cc:	mov	ip, r3
   458d0:	add	r2, r0, r5
   458d4:	uxtab	r2, ip, r2
   458d8:	ldrb	r3, [r2, #359]	; 0x167
   458dc:	add	r1, r3, r1
   458e0:	uxtb	r1, r1
   458e4:	add	lr, ip, r1
   458e8:	ldrb	r8, [lr, #359]	; 0x167
   458ec:	strb	r8, [r2, #359]	; 0x167
   458f0:	strb	r3, [lr, #359]	; 0x167
   458f4:	ldrb	r2, [r2, #359]	; 0x167
   458f8:	add	r3, r3, r2
   458fc:	uxtab	r3, ip, r3
   45900:	ldrb	r3, [r3, #359]	; 0x167
   45904:	strb	r3, [r0], #1
   45908:	cmp	r0, r4
   4590c:	bne	458d0 <fputs@plt+0x3475c>
   45910:	movw	r3, #22488	; 0x57d8
   45914:	movt	r3, #10
   45918:	sub	r6, r6, #1
   4591c:	add	r6, r7, r6
   45920:	strb	r6, [r3, #357]	; 0x165
   45924:	strb	r1, [r3, #358]	; 0x166
   45928:	add	sp, sp, #256	; 0x100
   4592c:	ldrd	r4, [sp]
   45930:	ldrd	r6, [sp, #8]
   45934:	ldr	r8, [sp, #16]
   45938:	add	sp, sp, #20
   4593c:	pop	{pc}		; (ldr pc, [sp], #4)
   45940:	movw	r3, #22488	; 0x57d8
   45944:	movt	r3, #10
   45948:	mov	r2, #0
   4594c:	strb	r2, [r3, #356]	; 0x164
   45950:	b	45928 <fputs@plt+0x347b4>
   45954:	movw	r7, #22488	; 0x57d8
   45958:	movt	r7, #10
   4595c:	mov	r0, #0
   45960:	strb	r0, [r7, #358]	; 0x166
   45964:	strb	r0, [r7, #357]	; 0x165
   45968:	bl	2b79c <fputs@plt+0x1a628>
   4596c:	ldr	r3, [r0, #56]	; 0x38
   45970:	mov	r2, sp
   45974:	mov	r1, #256	; 0x100
   45978:	blx	r3
   4597c:	add	r2, r7, #356	; 0x164
   45980:	add	r2, r2, #2
   45984:	mov	r3, r2
   45988:	strb	r4, [r3, #1]!
   4598c:	add	r4, r4, #1
   45990:	cmp	r4, #256	; 0x100
   45994:	bne	45988 <fputs@plt+0x34814>
   45998:	movw	r4, #22488	; 0x57d8
   4599c:	movt	r4, #10
   459a0:	ldrb	r3, [r4, #358]	; 0x166
   459a4:	sub	ip, sp, #1
   459a8:	add	r4, r4, #612	; 0x264
   459ac:	add	r4, r4, #2
   459b0:	movw	r7, #22488	; 0x57d8
   459b4:	movt	r7, #10
   459b8:	ldrb	r0, [r2, #1]!
   459bc:	ldrb	r1, [ip, #1]!
   459c0:	add	r1, r0, r1
   459c4:	add	r3, r3, r1
   459c8:	uxtb	r3, r3
   459cc:	add	r1, r7, r3
   459d0:	ldrb	lr, [r1, #359]	; 0x167
   459d4:	strb	r0, [r1, #359]	; 0x167
   459d8:	strb	lr, [r2]
   459dc:	cmp	r2, r4
   459e0:	bne	459b8 <fputs@plt+0x34844>
   459e4:	movw	r2, #22488	; 0x57d8
   459e8:	movt	r2, #10
   459ec:	strb	r3, [r2, #358]	; 0x166
   459f0:	mov	r3, #1
   459f4:	strb	r3, [r2, #356]	; 0x164
   459f8:	b	458a8 <fputs@plt+0x34734>
   459fc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   45a00:	strd	r6, [sp, #8]
   45a04:	strd	r8, [sp, #16]
   45a08:	str	sl, [sp, #24]
   45a0c:	str	lr, [sp, #28]
   45a10:	sub	sp, sp, #120	; 0x78
   45a14:	mov	sl, r0
   45a18:	mov	r7, r1
   45a1c:	movw	r3, #22488	; 0x57d8
   45a20:	movt	r3, #10
   45a24:	ldr	r6, [r3, #616]	; 0x268
   45a28:	movw	r3, #4408	; 0x1138
   45a2c:	movt	r3, #10
   45a30:	ldr	r3, [r3, #2932]	; 0xb74
   45a34:	cmp	r3, #0
   45a38:	beq	45a68 <fputs@plt+0x348f4>
   45a3c:	movw	r3, #4408	; 0x1138
   45a40:	movt	r3, #10
   45a44:	ldr	r3, [r3, #2936]	; 0xb78
   45a48:	cmp	r3, #0
   45a4c:	beq	45a84 <fputs@plt+0x34910>
   45a50:	ldr	r4, [pc, #320]	; 45b98 <fputs@plt+0x34a24>
   45a54:	add	r8, r4, #24
   45a58:	movw	r5, #4408	; 0x1138
   45a5c:	movt	r5, #10
   45a60:	mov	r9, #7
   45a64:	b	45aac <fputs@plt+0x34938>
   45a68:	movw	r0, #52108	; 0xcb8c
   45a6c:	movt	r0, #8
   45a70:	bl	10f04 <getenv@plt>
   45a74:	movw	r3, #4408	; 0x1138
   45a78:	movt	r3, #10
   45a7c:	str	r0, [r3, #2932]	; 0xb74
   45a80:	b	45a3c <fputs@plt+0x348c8>
   45a84:	movw	r0, #52124	; 0xcb9c
   45a88:	movt	r0, #8
   45a8c:	bl	10f04 <getenv@plt>
   45a90:	movw	r3, #4408	; 0x1138
   45a94:	movt	r3, #10
   45a98:	str	r0, [r3, #2936]	; 0xb78
   45a9c:	b	45a50 <fputs@plt+0x348dc>
   45aa0:	ldr	r6, [r4], #4
   45aa4:	cmp	r4, r8
   45aa8:	beq	45af4 <fputs@plt+0x34980>
   45aac:	cmp	r6, #0
   45ab0:	beq	45aa0 <fputs@plt+0x3492c>
   45ab4:	ldr	r3, [r5, #324]	; 0x144
   45ab8:	add	r1, sp, #16
   45abc:	mov	r0, r6
   45ac0:	blx	r3
   45ac4:	cmp	r0, #0
   45ac8:	bne	45aa0 <fputs@plt+0x3492c>
   45acc:	ldr	r3, [sp, #32]
   45ad0:	and	r3, r3, #61440	; 0xf000
   45ad4:	cmp	r3, #16384	; 0x4000
   45ad8:	bne	45aa0 <fputs@plt+0x3492c>
   45adc:	ldr	r3, [r5, #300]	; 0x12c
   45ae0:	mov	r1, r9
   45ae4:	mov	r0, r6
   45ae8:	blx	r3
   45aec:	cmp	r0, #0
   45af0:	bne	45aa0 <fputs@plt+0x3492c>
   45af4:	mov	r4, #12
   45af8:	sub	r5, sl, #2
   45afc:	add	r5, r7, r5
   45b00:	movw	r8, #52132	; 0xcba4
   45b04:	movt	r8, #8
   45b08:	movw	r9, #4408	; 0x1138
   45b0c:	movt	r9, #10
   45b10:	add	r1, sp, #16
   45b14:	mov	r0, #8
   45b18:	bl	45860 <fputs@plt+0x346ec>
   45b1c:	mov	r3, #0
   45b20:	strb	r3, [r5]
   45b24:	str	r3, [sp, #8]
   45b28:	ldrd	r2, [sp, #16]
   45b2c:	strd	r2, [sp]
   45b30:	mov	r3, r6
   45b34:	mov	r2, r8
   45b38:	mov	r1, r7
   45b3c:	mov	r0, sl
   45b40:	bl	319a0 <fputs@plt+0x2082c>
   45b44:	ldrb	r3, [r5]
   45b48:	cmp	r3, #0
   45b4c:	bne	45b78 <fputs@plt+0x34a04>
   45b50:	subs	r4, r4, #1
   45b54:	beq	45b78 <fputs@plt+0x34a04>
   45b58:	ldr	r3, [r9, #300]	; 0x12c
   45b5c:	mov	r1, #0
   45b60:	mov	r0, r7
   45b64:	blx	r3
   45b68:	cmp	r0, #0
   45b6c:	beq	45b10 <fputs@plt+0x3499c>
   45b70:	mov	r0, #0
   45b74:	b	45b7c <fputs@plt+0x34a08>
   45b78:	mov	r0, #1
   45b7c:	add	sp, sp, #120	; 0x78
   45b80:	ldrd	r4, [sp]
   45b84:	ldrd	r6, [sp, #8]
   45b88:	ldrd	r8, [sp, #16]
   45b8c:	ldr	sl, [sp, #24]
   45b90:	add	sp, sp, #28
   45b94:	pop	{pc}		; (ldr pc, [sp], #4)
   45b98:	andeq	r1, sl, ip, lsr #25
   45b9c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   45ba0:	strd	r6, [sp, #8]
   45ba4:	strd	r8, [sp, #16]
   45ba8:	strd	sl, [sp, #24]
   45bac:	str	lr, [sp, #32]
   45bb0:	sub	sp, sp, #148	; 0x94
   45bb4:	mov	r4, r0
   45bb8:	mov	r5, r2
   45bbc:	sub	r1, r1, #1
   45bc0:	cmp	r1, #19
   45bc4:	ldrls	pc, [pc, r1, lsl #2]
   45bc8:	b	45fd0 <fputs@plt+0x34e5c>
   45bcc:	andeq	r5, r4, ip, lsl ip
   45bd0:	ldrdeq	r5, [r4], -r0
   45bd4:	ldrdeq	r5, [r4], -r0
   45bd8:	andeq	r5, r4, r4, asr #24
   45bdc:	andeq	r5, r4, r4, ror #24
   45be0:	andeq	r5, r4, r4, asr ip
   45be4:	ldrdeq	r5, [r4], -r0
   45be8:	ldrdeq	r5, [r4], -r0
   45bec:	ldrdeq	r5, [r4], -r0
   45bf0:	andeq	r5, r4, r0, asr #28
   45bf4:	ldrdeq	r5, [r4], -r0
   45bf8:	ldrdeq	r5, [r4], -r8
   45bfc:	andeq	r5, r4, ip, lsl #29
   45c00:	ldrdeq	r5, [r4], -r0
   45c04:	ldrdeq	r5, [r4], -r0
   45c08:	strdeq	r5, [r4], -r8
   45c0c:	ldrdeq	r5, [r4], -r0
   45c10:	andeq	r5, r4, r0, asr #30
   45c14:	ldrdeq	r5, [r4], -r0
   45c18:	andeq	r5, r4, r0, lsr pc
   45c1c:	ldrb	r3, [r0, #16]
   45c20:	str	r3, [r2]
   45c24:	mov	r0, #0
   45c28:	add	sp, sp, #148	; 0x94
   45c2c:	ldrd	r4, [sp]
   45c30:	ldrd	r6, [sp, #8]
   45c34:	ldrd	r8, [sp, #16]
   45c38:	ldrd	sl, [sp, #24]
   45c3c:	add	sp, sp, #32
   45c40:	pop	{pc}		; (ldr pc, [sp], #4)
   45c44:	ldr	r3, [r0, #20]
   45c48:	str	r3, [r2]
   45c4c:	mov	r0, #0
   45c50:	b	45c28 <fputs@plt+0x34ab4>
   45c54:	ldr	r3, [r2]
   45c58:	str	r3, [r0, #40]	; 0x28
   45c5c:	mov	r0, #0
   45c60:	b	45c28 <fputs@plt+0x34ab4>
   45c64:	ldrd	r2, [r2]
   45c68:	strd	r2, [sp, #24]
   45c6c:	ldr	r3, [r0, #40]	; 0x28
   45c70:	cmp	r3, #0
   45c74:	ble	45db8 <fputs@plt+0x34c44>
   45c78:	movw	r3, #4408	; 0x1138
   45c7c:	movt	r3, #10
   45c80:	ldr	r3, [r3, #336]	; 0x150
   45c84:	add	r1, sp, #40	; 0x28
   45c88:	ldr	r0, [r0, #12]
   45c8c:	blx	r3
   45c90:	cmp	r0, #0
   45c94:	movwne	r0, #1802	; 0x70a
   45c98:	bne	45c28 <fputs@plt+0x34ab4>
   45c9c:	ldr	r8, [r4, #40]	; 0x28
   45ca0:	asr	fp, r8, #31
   45ca4:	ldrd	r2, [sp, #24]
   45ca8:	adds	r0, r2, r8
   45cac:	adc	r1, r3, fp
   45cb0:	mov	r2, r8
   45cb4:	mov	r3, fp
   45cb8:	subs	r0, r0, #1
   45cbc:	sbc	r1, r1, #0
   45cc0:	bl	85024 <fputs@plt+0x73eb0>
   45cc4:	mul	r3, r0, fp
   45cc8:	mla	r1, r8, r1, r3
   45ccc:	umull	r8, r9, r0, r8
   45cd0:	add	r9, r1, r9
   45cd4:	ldrd	r0, [sp, #88]	; 0x58
   45cd8:	cmp	r0, r8
   45cdc:	sbcs	r3, r1, r9
   45ce0:	bge	45db8 <fputs@plt+0x34c44>
   45ce4:	ldr	r5, [sp, #96]	; 0x60
   45ce8:	mov	sl, r5
   45cec:	asr	fp, r5, #31
   45cf0:	mov	r2, r5
   45cf4:	mov	r3, fp
   45cf8:	bl	85024 <fputs@plt+0x73eb0>
   45cfc:	mul	r3, r0, fp
   45d00:	mla	r3, r5, r1, r3
   45d04:	umull	r0, r1, r0, r5
   45d08:	add	r1, r3, r1
   45d0c:	adds	r3, r5, r0
   45d10:	adc	r2, fp, r1
   45d14:	subs	r6, r3, #1
   45d18:	sbc	r7, r2, #0
   45d1c:	adds	r3, r8, r5
   45d20:	adc	r2, r9, fp
   45d24:	subs	r3, r3, #1
   45d28:	str	r3, [sp, #16]
   45d2c:	sbc	r3, r2, #0
   45d30:	str	r3, [sp, #20]
   45d34:	cmp	r0, r8
   45d38:	sbcs	r3, r1, r9
   45d3c:	bge	45db8 <fputs@plt+0x34c44>
   45d40:	add	r3, r4, #20
   45d44:	str	r3, [sp, #36]	; 0x24
   45d48:	movw	r5, #23480	; 0x5bb8
   45d4c:	movt	r5, #8
   45d50:	b	45d98 <fputs@plt+0x34c24>
   45d54:	ldr	r3, [sp, #36]	; 0x24
   45d58:	str	r3, [sp, #8]
   45d5c:	mov	r3, #1
   45d60:	str	r3, [sp, #4]
   45d64:	str	r5, [sp]
   45d68:	mov	r2, r6
   45d6c:	mov	r3, r7
   45d70:	ldr	r0, [r4, #12]
   45d74:	bl	1f7a4 <fputs@plt+0xe630>
   45d78:	cmp	r0, #1
   45d7c:	bne	45db0 <fputs@plt+0x34c3c>
   45d80:	adds	r6, r6, sl
   45d84:	adc	r7, r7, fp
   45d88:	ldrd	r2, [sp, #16]
   45d8c:	cmp	r6, r2
   45d90:	sbcs	r3, r7, r3
   45d94:	bge	45db8 <fputs@plt+0x34c44>
   45d98:	cmp	r6, r8
   45d9c:	sbcs	r3, r7, r9
   45da0:	blt	45d54 <fputs@plt+0x34be0>
   45da4:	subs	r6, r8, #1
   45da8:	sbc	r7, r9, #0
   45dac:	b	45d54 <fputs@plt+0x34be0>
   45db0:	movw	r0, #778	; 0x30a
   45db4:	b	45c28 <fputs@plt+0x34ab4>
   45db8:	ldrd	r2, [r4, #64]	; 0x40
   45dbc:	cmp	r2, #1
   45dc0:	sbcs	r3, r3, #0
   45dc4:	movlt	r0, #0
   45dc8:	blt	45c28 <fputs@plt+0x34ab4>
   45dcc:	ldrd	r2, [r4, #48]	; 0x30
   45dd0:	ldrd	r0, [sp, #24]
   45dd4:	cmp	r2, r0
   45dd8:	sbcs	r3, r3, r1
   45ddc:	movge	r0, #0
   45de0:	bge	45c28 <fputs@plt+0x34ab4>
   45de4:	ldr	r3, [r4, #40]	; 0x28
   45de8:	cmp	r3, #0
   45dec:	bgt	45e08 <fputs@plt+0x34c94>
   45df0:	mov	r2, r0
   45df4:	mov	r3, r1
   45df8:	ldr	r0, [r4, #12]
   45dfc:	bl	1f684 <fputs@plt+0xe510>
   45e00:	cmp	r0, #0
   45e04:	bne	45e18 <fputs@plt+0x34ca4>
   45e08:	ldrd	r2, [sp, #24]
   45e0c:	mov	r0, r4
   45e10:	bl	35490 <fputs@plt+0x2431c>
   45e14:	b	45c28 <fputs@plt+0x34ab4>
   45e18:	bl	11168 <__errno_location@plt>
   45e1c:	ldr	r3, [r0]
   45e20:	str	r3, [r4, #20]
   45e24:	movw	r3, #31242	; 0x7a0a
   45e28:	ldr	r2, [r4, #32]
   45e2c:	movw	r1, #48300	; 0xbcac
   45e30:	movt	r1, #8
   45e34:	movw	r0, #1546	; 0x60a
   45e38:	bl	3540c <fputs@plt+0x24298>
   45e3c:	b	45c28 <fputs@plt+0x34ab4>
   45e40:	ldr	r0, [r2]
   45e44:	cmp	r0, #0
   45e48:	blt	45e64 <fputs@plt+0x34cf0>
   45e4c:	cmp	r0, #0
   45e50:	bne	45e78 <fputs@plt+0x34d04>
   45e54:	ldrh	r3, [r4, #18]
   45e58:	bic	r3, r3, #4
   45e5c:	strh	r3, [r4, #18]
   45e60:	b	45c28 <fputs@plt+0x34ab4>
   45e64:	ldrh	r3, [r4, #18]
   45e68:	ubfx	r3, r3, #2, #1
   45e6c:	str	r3, [r2]
   45e70:	mov	r0, #0
   45e74:	b	45c28 <fputs@plt+0x34ab4>
   45e78:	ldrh	r3, [r4, #18]
   45e7c:	orr	r3, r3, #4
   45e80:	strh	r3, [r4, #18]
   45e84:	mov	r0, #0
   45e88:	b	45c28 <fputs@plt+0x34ab4>
   45e8c:	ldr	r0, [r2]
   45e90:	cmp	r0, #0
   45e94:	blt	45eb0 <fputs@plt+0x34d3c>
   45e98:	cmp	r0, #0
   45e9c:	bne	45ec4 <fputs@plt+0x34d50>
   45ea0:	ldrh	r3, [r4, #18]
   45ea4:	bic	r3, r3, #16
   45ea8:	strh	r3, [r4, #18]
   45eac:	b	45c28 <fputs@plt+0x34ab4>
   45eb0:	ldrh	r3, [r4, #18]
   45eb4:	ubfx	r3, r3, #4, #1
   45eb8:	str	r3, [r2]
   45ebc:	mov	r0, #0
   45ec0:	b	45c28 <fputs@plt+0x34ab4>
   45ec4:	ldrh	r3, [r4, #18]
   45ec8:	orr	r3, r3, #16
   45ecc:	strh	r3, [r4, #18]
   45ed0:	mov	r0, #0
   45ed4:	b	45c28 <fputs@plt+0x34ab4>
   45ed8:	ldr	r3, [r0, #4]
   45edc:	ldr	r1, [r3, #16]
   45ee0:	movw	r0, #48244	; 0xbc74
   45ee4:	movt	r0, #8
   45ee8:	bl	44d60 <fputs@plt+0x33bec>
   45eec:	str	r0, [r5]
   45ef0:	mov	r0, #0
   45ef4:	b	45c28 <fputs@plt+0x34ab4>
   45ef8:	ldr	r3, [r0, #4]
   45efc:	ldr	r0, [r3, #8]
   45f00:	asr	r1, r0, #31
   45f04:	bl	2bb48 <fputs@plt+0x1a9d4>
   45f08:	subs	r6, r0, #0
   45f0c:	moveq	r0, #0
   45f10:	beq	45c28 <fputs@plt+0x34ab4>
   45f14:	ldr	r3, [r4, #4]
   45f18:	mov	r1, r6
   45f1c:	ldr	r0, [r3, #8]
   45f20:	bl	459fc <fputs@plt+0x34888>
   45f24:	str	r6, [r5]
   45f28:	mov	r0, #0
   45f2c:	b	45c28 <fputs@plt+0x34ab4>
   45f30:	bl	15b00 <fputs@plt+0x498c>
   45f34:	str	r0, [r5]
   45f38:	mov	r0, #0
   45f3c:	b	45c28 <fputs@plt+0x34ab4>
   45f40:	ldrd	r0, [r2]
   45f44:	movw	r3, #4408	; 0x1138
   45f48:	movt	r3, #10
   45f4c:	ldrd	r2, [r3, #184]	; 0xb8
   45f50:	cmp	r0, r2
   45f54:	sbcs	ip, r1, r3
   45f58:	movlt	r2, r0
   45f5c:	movlt	r3, r1
   45f60:	ldrd	r0, [r4, #64]	; 0x40
   45f64:	strd	r0, [r5]
   45f68:	cmp	r1, r3
   45f6c:	cmpeq	r0, r2
   45f70:	movne	r1, #1
   45f74:	moveq	r1, #0
   45f78:	cmp	r3, #0
   45f7c:	movlt	r1, #0
   45f80:	andge	r1, r1, #1
   45f84:	cmp	r1, #0
   45f88:	moveq	r0, #0
   45f8c:	beq	45c28 <fputs@plt+0x34ab4>
   45f90:	ldr	r0, [r4, #44]	; 0x2c
   45f94:	cmp	r0, #0
   45f98:	movne	r0, #0
   45f9c:	bne	45c28 <fputs@plt+0x34ab4>
   45fa0:	strd	r2, [r4, #64]	; 0x40
   45fa4:	ldrd	r2, [r4, #48]	; 0x30
   45fa8:	cmp	r2, #1
   45fac:	sbcs	r3, r3, #0
   45fb0:	blt	45c28 <fputs@plt+0x34ab4>
   45fb4:	mov	r0, r4
   45fb8:	bl	15cf8 <fputs@plt+0x4b84>
   45fbc:	mvn	r2, #0
   45fc0:	mvn	r3, #0
   45fc4:	mov	r0, r4
   45fc8:	bl	35490 <fputs@plt+0x2431c>
   45fcc:	b	45c28 <fputs@plt+0x34ab4>
   45fd0:	mov	r0, #12
   45fd4:	b	45c28 <fputs@plt+0x34ab4>
   45fd8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   45fdc:	strd	r6, [sp, #8]
   45fe0:	strd	r8, [sp, #16]
   45fe4:	str	lr, [sp, #24]
   45fe8:	sub	sp, sp, #12
   45fec:	mov	r4, r0
   45ff0:	ldr	r6, [r0, #208]	; 0xd0
   45ff4:	ldr	r5, [r0, #160]	; 0xa0
   45ff8:	ldr	r3, [r0, #156]	; 0x9c
   45ffc:	cmp	r5, r3
   46000:	movcs	r5, r3
   46004:	ldr	r3, [r0, #104]	; 0x68
   46008:	cmp	r3, #0
   4600c:	ble	46044 <fputs@plt+0x34ed0>
   46010:	mov	r0, #0
   46014:	mov	ip, r0
   46018:	ldr	r1, [r4, #100]	; 0x64
   4601c:	add	r1, r1, r0
   46020:	ldrd	r2, [r1, #8]
   46024:	orrs	r3, r2, r3
   46028:	ldrdeq	r2, [r4, #80]	; 0x50
   4602c:	strdeq	r2, [r1, #8]
   46030:	add	ip, ip, #1
   46034:	add	r0, r0, #48	; 0x30
   46038:	ldr	r3, [r4, #104]	; 0x68
   4603c:	cmp	r3, ip
   46040:	bgt	46018 <fputs@plt+0x34ea4>
   46044:	mov	r0, r4
   46048:	bl	168c0 <fputs@plt+0x574c>
   4604c:	strd	r0, [r4, #80]	; 0x50
   46050:	strd	r0, [r4, #88]	; 0x58
   46054:	ldrb	r3, [r4, #7]
   46058:	cmp	r3, #0
   4605c:	bne	4606c <fputs@plt+0x34ef8>
   46060:	ldrb	r3, [r4, #5]
   46064:	cmp	r3, #4
   46068:	bne	46150 <fputs@plt+0x34fdc>
   4606c:	movw	r3, #32968	; 0x80c8
   46070:	movt	r3, #8
   46074:	ldr	r2, [r3, #2676]	; 0xa74
   46078:	ldr	r3, [r3, #2680]	; 0xa78
   4607c:	str	r2, [r6]
   46080:	str	r3, [r6, #4]
   46084:	mvn	r3, #0
   46088:	str	r3, [r6, #8]
   4608c:	add	r1, r4, #52	; 0x34
   46090:	mov	r0, #4
   46094:	bl	45860 <fputs@plt+0x346ec>
   46098:	ldr	r3, [r4, #52]	; 0x34
   4609c:	rev	r3, r3
   460a0:	str	r3, [r6, #12]
   460a4:	ldr	r3, [r4, #32]
   460a8:	rev	r3, r3
   460ac:	str	r3, [r6, #16]
   460b0:	ldr	r3, [r4, #156]	; 0x9c
   460b4:	rev	r3, r3
   460b8:	str	r3, [r6, #20]
   460bc:	ldr	r3, [r4, #160]	; 0xa0
   460c0:	rev	r3, r3
   460c4:	str	r3, [r6, #24]
   460c8:	sub	r2, r5, #28
   460cc:	mov	r1, #0
   460d0:	add	r0, r6, #28
   460d4:	bl	10f40 <memset@plt>
   460d8:	ldr	r3, [r4, #156]	; 0x9c
   460dc:	cmp	r3, #0
   460e0:	beq	46174 <fputs@plt+0x35000>
   460e4:	mov	r7, #0
   460e8:	mov	r8, r5
   460ec:	mov	r9, r7
   460f0:	ldrd	r2, [r4, #80]	; 0x50
   460f4:	strd	r2, [sp]
   460f8:	mov	r2, r5
   460fc:	mov	r1, r6
   46100:	ldr	r0, [r4, #68]	; 0x44
   46104:	bl	13940 <fputs@plt+0x27cc>
   46108:	ldr	r3, [r4, #80]	; 0x50
   4610c:	ldr	r2, [r4, #84]	; 0x54
   46110:	adds	r3, r3, r8
   46114:	adc	r2, r2, r9
   46118:	str	r3, [r4, #80]	; 0x50
   4611c:	str	r2, [r4, #84]	; 0x54
   46120:	add	r7, r7, r5
   46124:	cmp	r0, #0
   46128:	bne	46138 <fputs@plt+0x34fc4>
   4612c:	ldr	r3, [r4, #156]	; 0x9c
   46130:	cmp	r3, r7
   46134:	bhi	460f0 <fputs@plt+0x34f7c>
   46138:	add	sp, sp, #12
   4613c:	ldrd	r4, [sp]
   46140:	ldrd	r6, [sp, #8]
   46144:	ldrd	r8, [sp, #16]
   46148:	add	sp, sp, #24
   4614c:	pop	{pc}		; (ldr pc, [sp], #4)
   46150:	ldr	r0, [r4, #64]	; 0x40
   46154:	bl	13a10 <fputs@plt+0x289c>
   46158:	tst	r0, #512	; 0x200
   4615c:	bne	4606c <fputs@plt+0x34ef8>
   46160:	mov	r3, #0
   46164:	str	r3, [r6]
   46168:	str	r3, [r6, #4]
   4616c:	str	r3, [r6, #8]
   46170:	b	4608c <fputs@plt+0x34f18>
   46174:	mov	r0, #0
   46178:	b	46138 <fputs@plt+0x34fc4>
   4617c:	strd	r4, [sp, #-20]!	; 0xffffffec
   46180:	strd	r6, [sp, #8]
   46184:	str	lr, [sp, #16]
   46188:	sub	sp, sp, #20
   4618c:	mov	r5, r0
   46190:	ldr	r4, [r0, #16]
   46194:	ldrb	r3, [r4, #17]
   46198:	cmp	r3, #2
   4619c:	beq	46230 <fputs@plt+0x350bc>
   461a0:	mov	r0, r5
   461a4:	bl	1627c <fputs@plt+0x5108>
   461a8:	ldr	r0, [r4, #60]	; 0x3c
   461ac:	cmp	r0, #0
   461b0:	beq	461ec <fputs@plt+0x35078>
   461b4:	ldr	r6, [r5, #20]
   461b8:	mov	r1, r6
   461bc:	bl	15e30 <fputs@plt+0x4cbc>
   461c0:	cmp	r0, #0
   461c4:	bne	461ec <fputs@plt+0x35078>
   461c8:	ldr	r3, [r4, #32]
   461cc:	cmp	r6, r3
   461d0:	bls	46360 <fputs@plt+0x351ec>
   461d4:	ldrb	r3, [r4, #17]
   461d8:	cmp	r3, #4
   461dc:	beq	461ec <fputs@plt+0x35078>
   461e0:	ldrh	r3, [r5, #24]
   461e4:	orr	r3, r3, #8
   461e8:	strh	r3, [r5, #24]
   461ec:	ldrh	r3, [r5, #24]
   461f0:	orr	r3, r3, #4
   461f4:	strh	r3, [r5, #24]
   461f8:	ldr	r3, [r4, #104]	; 0x68
   461fc:	cmp	r3, #0
   46200:	movle	r6, #0
   46204:	bgt	46374 <fputs@plt+0x35200>
   46208:	ldr	r3, [r5, #20]
   4620c:	ldr	r2, [r4, #28]
   46210:	cmp	r2, r3
   46214:	strcc	r3, [r4, #28]
   46218:	mov	r0, r6
   4621c:	add	sp, sp, #20
   46220:	ldrd	r4, [sp]
   46224:	ldrd	r6, [sp, #8]
   46228:	add	sp, sp, #16
   4622c:	pop	{pc}		; (ldr pc, [sp], #4)
   46230:	ldr	r6, [r4, #44]	; 0x2c
   46234:	cmp	r6, #0
   46238:	bne	46218 <fputs@plt+0x350a4>
   4623c:	ldr	r3, [r4, #216]	; 0xd8
   46240:	cmp	r3, #0
   46244:	bne	46254 <fputs@plt+0x350e0>
   46248:	ldrb	r3, [r4, #5]
   4624c:	cmp	r3, #2
   46250:	bne	46260 <fputs@plt+0x350ec>
   46254:	mov	r3, #3
   46258:	strb	r3, [r4, #17]
   4625c:	b	461a0 <fputs@plt+0x3502c>
   46260:	ldr	r7, [r4]
   46264:	ldr	r0, [r4, #28]
   46268:	bl	1d460 <fputs@plt+0xc2ec>
   4626c:	str	r0, [r4, #60]	; 0x3c
   46270:	cmp	r0, #0
   46274:	beq	46384 <fputs@plt+0x35210>
   46278:	ldr	r6, [r4, #68]	; 0x44
   4627c:	ldr	r3, [r6]
   46280:	cmp	r3, #0
   46284:	beq	462c8 <fputs@plt+0x35154>
   46288:	mov	r1, #0
   4628c:	str	r1, [r4, #48]	; 0x30
   46290:	mov	r2, #0
   46294:	mov	r3, #0
   46298:	strd	r2, [r4, #80]	; 0x50
   4629c:	strb	r1, [r4, #20]
   462a0:	strd	r2, [r4, #88]	; 0x58
   462a4:	mov	r0, r4
   462a8:	bl	45fd8 <fputs@plt+0x34e64>
   462ac:	subs	r6, r0, #0
   462b0:	beq	46254 <fputs@plt+0x350e0>
   462b4:	ldr	r0, [r4, #60]	; 0x3c
   462b8:	bl	23a1c <fputs@plt+0x128a8>
   462bc:	mov	r3, #0
   462c0:	str	r3, [r4, #60]	; 0x3c
   462c4:	b	46218 <fputs@plt+0x350a4>
   462c8:	ldrb	r3, [r4, #5]
   462cc:	cmp	r3, #4
   462d0:	beq	46334 <fputs@plt+0x351c0>
   462d4:	ldrb	r3, [r4, #13]
   462d8:	cmp	r3, #0
   462dc:	bne	4638c <fputs@plt+0x35218>
   462e0:	mov	r3, #0
   462e4:	str	r3, [sp, #12]
   462e8:	ldr	r3, [r4, #28]
   462ec:	cmp	r3, #0
   462f0:	movweq	r3, #2054	; 0x806
   462f4:	beq	46390 <fputs@plt+0x3521c>
   462f8:	add	r2, sp, #12
   462fc:	mov	r1, #20
   46300:	ldr	r0, [r4, #64]	; 0x40
   46304:	bl	139d0 <fputs@plt+0x285c>
   46308:	mov	r6, r0
   4630c:	cmp	r0, #12
   46310:	beq	463b4 <fputs@plt+0x35240>
   46314:	cmp	r0, #0
   46318:	bne	462b4 <fputs@plt+0x35140>
   4631c:	ldr	r3, [sp, #12]
   46320:	cmp	r3, #0
   46324:	movweq	r3, #2054	; 0x806
   46328:	beq	46390 <fputs@plt+0x3521c>
   4632c:	movw	r6, #1032	; 0x408
   46330:	b	462b4 <fputs@plt+0x35140>
   46334:	mov	r2, #60	; 0x3c
   46338:	mov	r1, #0
   4633c:	add	r0, r6, #12
   46340:	bl	10f40 <memset@plt>
   46344:	mov	r3, #1020	; 0x3fc
   46348:	str	r3, [r6, #4]
   4634c:	ldr	r3, [pc, #104]	; 463bc <fputs@plt+0x35248>
   46350:	str	r3, [r6]
   46354:	mvn	r3, #0
   46358:	str	r3, [r6, #8]
   4635c:	b	46288 <fputs@plt+0x35114>
   46360:	mov	r0, r5
   46364:	bl	2311c <fputs@plt+0x11fa8>
   46368:	subs	r6, r0, #0
   4636c:	beq	461ec <fputs@plt+0x35078>
   46370:	b	46218 <fputs@plt+0x350a4>
   46374:	mov	r0, r5
   46378:	bl	22f3c <fputs@plt+0x11dc8>
   4637c:	mov	r6, r0
   46380:	b	46208 <fputs@plt+0x35094>
   46384:	mov	r6, #7
   46388:	b	46218 <fputs@plt+0x350a4>
   4638c:	movw	r3, #4110	; 0x100e
   46390:	ldr	r2, [r4, #68]	; 0x44
   46394:	ldr	r1, [r4, #180]	; 0xb4
   46398:	mov	r0, #0
   4639c:	str	r0, [sp]
   463a0:	mov	r0, r7
   463a4:	bl	13a74 <fputs@plt+0x2900>
   463a8:	subs	r6, r0, #0
   463ac:	beq	46288 <fputs@plt+0x35114>
   463b0:	b	462b4 <fputs@plt+0x35140>
   463b4:	movw	r3, #2054	; 0x806
   463b8:	b	46390 <fputs@plt+0x3521c>
   463bc:	andeq	r8, r8, r8, ror #23
   463c0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   463c4:	strd	r6, [sp, #8]
   463c8:	strd	r8, [sp, #16]
   463cc:	strd	sl, [sp, #24]
   463d0:	str	lr, [sp, #32]
   463d4:	sub	sp, sp, #20
   463d8:	ldr	r5, [r0, #16]
   463dc:	ldr	r8, [r5, #156]	; 0x9c
   463e0:	ldr	r3, [r5, #160]	; 0xa0
   463e4:	udiv	r8, r8, r3
   463e8:	ldrb	r3, [r5, #21]
   463ec:	orr	r3, r3, #4
   463f0:	strb	r3, [r5, #21]
   463f4:	ldr	r3, [r0, #20]
   463f8:	sub	r6, r3, #1
   463fc:	rsb	r2, r8, #0
   46400:	and	r6, r6, r2
   46404:	ldr	r2, [r5, #28]
   46408:	cmp	r3, r2
   4640c:	subhi	r8, r3, r6
   46410:	bhi	46420 <fputs@plt+0x352ac>
   46414:	add	r3, r6, r8
   46418:	cmp	r3, r2
   4641c:	subhi	r8, r2, r6
   46420:	cmp	r8, #0
   46424:	ble	46588 <fputs@plt+0x35414>
   46428:	mov	sl, r0
   4642c:	add	r6, r6, #1
   46430:	mov	r4, r6
   46434:	mov	r3, #0
   46438:	mov	r7, r3
   4643c:	movw	fp, #4408	; 0x1138
   46440:	movt	fp, #10
   46444:	str	r6, [sp, #4]
   46448:	mov	r6, r3
   4644c:	b	464e4 <fputs@plt+0x35370>
   46450:	mov	r1, r4
   46454:	ldr	r0, [r5, #60]	; 0x3c
   46458:	bl	15f30 <fputs@plt+0x4dbc>
   4645c:	cmp	r0, #0
   46460:	beq	464f0 <fputs@plt+0x3537c>
   46464:	mov	r1, r4
   46468:	mov	r0, r5
   4646c:	bl	1ca88 <fputs@plt+0xb914>
   46470:	str	r0, [sp, #12]
   46474:	cmp	r0, #0
   46478:	moveq	r9, #0
   4647c:	beq	464c0 <fputs@plt+0x3534c>
   46480:	ldrh	r3, [r0, #24]
   46484:	and	r3, r3, #8
   46488:	cmp	r3, #0
   4648c:	movne	r6, #1
   46490:	bl	491a0 <fputs@plt+0x3802c>
   46494:	mov	r9, #0
   46498:	b	464c0 <fputs@plt+0x3534c>
   4649c:	ldr	r0, [sp, #12]
   464a0:	bl	4617c <fputs@plt+0x35008>
   464a4:	mov	r9, r0
   464a8:	ldr	r0, [sp, #12]
   464ac:	ldrh	r3, [r0, #24]
   464b0:	and	r3, r3, #8
   464b4:	cmp	r3, #0
   464b8:	movne	r6, #1
   464bc:	bl	491a0 <fputs@plt+0x3802c>
   464c0:	add	r7, r7, #1
   464c4:	clz	r3, r9
   464c8:	lsr	r3, r3, #5
   464cc:	add	r4, r4, #1
   464d0:	cmp	r8, r7
   464d4:	movle	r2, #0
   464d8:	andgt	r2, r3, #1
   464dc:	cmp	r2, #0
   464e0:	beq	46590 <fputs@plt+0x3541c>
   464e4:	ldr	r3, [sl, #20]
   464e8:	cmp	r3, r4
   464ec:	bne	46450 <fputs@plt+0x352dc>
   464f0:	ldr	r3, [fp, #608]	; 0x260
   464f4:	ldr	r2, [r5, #160]	; 0xa0
   464f8:	sdiv	r3, r3, r2
   464fc:	add	r3, r3, #1
   46500:	cmp	r3, r4
   46504:	moveq	r9, #0
   46508:	beq	464c0 <fputs@plt+0x3534c>
   4650c:	mov	r3, #0
   46510:	add	r2, sp, #12
   46514:	mov	r1, r4
   46518:	mov	r0, r5
   4651c:	bl	48c40 <fputs@plt+0x37acc>
   46520:	subs	r9, r0, #0
   46524:	beq	4649c <fputs@plt+0x35328>
   46528:	ldrb	r3, [r5, #21]
   4652c:	bic	r3, r3, #4
   46530:	strb	r3, [r5, #21]
   46534:	mov	r0, r9
   46538:	add	sp, sp, #20
   4653c:	ldrd	r4, [sp]
   46540:	ldrd	r6, [sp, #8]
   46544:	ldrd	r8, [sp, #16]
   46548:	ldrd	sl, [sp, #24]
   4654c:	add	sp, sp, #32
   46550:	pop	{pc}		; (ldr pc, [sp], #4)
   46554:	add	r6, r6, #1
   46558:	cmp	r6, r8
   4655c:	beq	46528 <fputs@plt+0x353b4>
   46560:	mov	r1, r6
   46564:	mov	r0, r5
   46568:	bl	1ca88 <fputs@plt+0xb914>
   4656c:	cmp	r0, #0
   46570:	beq	46554 <fputs@plt+0x353e0>
   46574:	ldrh	r3, [r0, #24]
   46578:	orr	r3, r3, #8
   4657c:	strh	r3, [r0, #24]
   46580:	bl	491a0 <fputs@plt+0x3802c>
   46584:	b	46554 <fputs@plt+0x353e0>
   46588:	mov	r9, #0
   4658c:	b	46528 <fputs@plt+0x353b4>
   46590:	mov	r2, r6
   46594:	ldr	r6, [sp, #4]
   46598:	cmp	r2, #0
   4659c:	moveq	r3, #0
   465a0:	cmp	r3, #0
   465a4:	addne	r8, r8, r6
   465a8:	bne	46560 <fputs@plt+0x353ec>
   465ac:	b	46528 <fputs@plt+0x353b4>
   465b0:	mov	r3, r0
   465b4:	ldr	r2, [r0, #16]
   465b8:	ldr	r0, [r2, #44]	; 0x2c
   465bc:	cmp	r0, #0
   465c0:	bxne	lr
   465c4:	str	r4, [sp, #-8]!
   465c8:	str	lr, [sp, #4]
   465cc:	ldrh	r1, [r3, #24]
   465d0:	tst	r1, #4
   465d4:	beq	46600 <fputs@plt+0x3548c>
   465d8:	ldr	r0, [r2, #28]
   465dc:	ldr	r1, [r3, #20]
   465e0:	cmp	r0, r1
   465e4:	bcc	46600 <fputs@plt+0x3548c>
   465e8:	ldr	r0, [r2, #104]	; 0x68
   465ec:	cmp	r0, #0
   465f0:	beq	46618 <fputs@plt+0x354a4>
   465f4:	mov	r0, r3
   465f8:	bl	22f3c <fputs@plt+0x11dc8>
   465fc:	b	46618 <fputs@plt+0x354a4>
   46600:	ldr	r1, [r2, #156]	; 0x9c
   46604:	ldr	r2, [r2, #160]	; 0xa0
   46608:	cmp	r1, r2
   4660c:	bls	46624 <fputs@plt+0x354b0>
   46610:	mov	r0, r3
   46614:	bl	463c0 <fputs@plt+0x3524c>
   46618:	ldr	r4, [sp]
   4661c:	add	sp, sp, #4
   46620:	pop	{pc}		; (ldr pc, [sp], #4)
   46624:	mov	r0, r3
   46628:	bl	4617c <fputs@plt+0x35008>
   4662c:	b	46618 <fputs@plt+0x354a4>
   46630:	strd	r4, [sp, #-36]!	; 0xffffffdc
   46634:	strd	r6, [sp, #8]
   46638:	strd	r8, [sp, #16]
   4663c:	strd	sl, [sp, #24]
   46640:	str	lr, [sp, #32]
   46644:	sub	sp, sp, #52	; 0x34
   46648:	ldr	ip, [r0, #4]
   4664c:	ldr	lr, [ip, #4]
   46650:	ldr	sl, [lr]
   46654:	str	sl, [sp, #12]
   46658:	ldr	ip, [r0, #24]
   4665c:	ldr	ip, [ip, #4]
   46660:	ldr	ip, [ip, #32]
   46664:	ldr	lr, [lr, #32]
   46668:	cmp	lr, ip
   4666c:	movlt	r6, lr
   46670:	movge	r6, ip
   46674:	str	r6, [sp, #24]
   46678:	mov	r6, ip
   4667c:	asr	r7, ip, #31
   46680:	strd	r6, [sp, #16]
   46684:	umull	r8, r9, r1, ip
   46688:	strd	r8, [sp]
   4668c:	mov	r6, r7
   46690:	mla	r1, r1, r6, r9
   46694:	str	r1, [sp, #4]
   46698:	beq	466ac <fputs@plt+0x35538>
   4669c:	ldrb	r1, [sl, #16]
   466a0:	cmp	r1, #0
   466a4:	movne	r6, #8
   466a8:	bne	46818 <fputs@plt+0x356a4>
   466ac:	ldrd	r6, [sp]
   466b0:	ldrd	r8, [sp, #16]
   466b4:	subs	r4, r6, r8
   466b8:	sbc	r5, r7, r9
   466bc:	cmp	r4, r6
   466c0:	sbcs	r1, r5, r7
   466c4:	bge	46814 <fputs@plt+0x356a0>
   466c8:	str	r3, [sp, #32]
   466cc:	str	r2, [sp, #28]
   466d0:	mov	r8, r0
   466d4:	mov	r7, #0
   466d8:	mov	sl, lr
   466dc:	asr	fp, lr, #31
   466e0:	movw	r9, #4408	; 0x1138
   466e4:	movt	r9, #10
   466e8:	b	46720 <fputs@plt+0x355ac>
   466ec:	ldr	r0, [sp, #44]	; 0x2c
   466f0:	bl	4930c <fputs@plt+0x38198>
   466f4:	adds	r4, r4, sl
   466f8:	adc	r5, r5, fp
   466fc:	ldrd	r2, [sp]
   46700:	cmp	r4, r2
   46704:	sbcs	r3, r5, r3
   46708:	movlt	r3, #1
   4670c:	movge	r3, #0
   46710:	cmp	r6, #0
   46714:	movne	r3, #0
   46718:	cmp	r3, #0
   4671c:	beq	46818 <fputs@plt+0x356a4>
   46720:	str	r7, [sp, #44]	; 0x2c
   46724:	mov	r2, sl
   46728:	mov	r3, fp
   4672c:	mov	r0, r4
   46730:	mov	r1, r5
   46734:	bl	85024 <fputs@plt+0x73eb0>
   46738:	ldr	r3, [r8, #4]
   4673c:	ldr	r2, [r3, #4]
   46740:	ldr	r3, [r9, #608]	; 0x260
   46744:	ldr	r2, [r2, #32]
   46748:	udiv	r3, r3, r2
   4674c:	cmp	r0, r3
   46750:	moveq	r6, r7
   46754:	beq	466f4 <fputs@plt+0x35580>
   46758:	mov	r3, r7
   4675c:	add	r2, sp, #44	; 0x2c
   46760:	add	r1, r0, #1
   46764:	ldr	r0, [sp, #12]
   46768:	bl	48c40 <fputs@plt+0x37acc>
   4676c:	subs	r6, r0, #0
   46770:	bne	466ec <fputs@plt+0x35578>
   46774:	ldr	r0, [sp, #44]	; 0x2c
   46778:	bl	465b0 <fputs@plt+0x3543c>
   4677c:	subs	r6, r0, #0
   46780:	bne	466ec <fputs@plt+0x35578>
   46784:	mov	r2, sl
   46788:	mov	r3, fp
   4678c:	mov	r0, r4
   46790:	mov	r1, r5
   46794:	bl	85024 <fputs@plt+0x73eb0>
   46798:	ldr	r3, [sp, #44]	; 0x2c
   4679c:	ldr	r3, [r3, #4]
   467a0:	add	r3, r3, r2
   467a4:	str	r3, [sp, #36]	; 0x24
   467a8:	ldrd	r2, [sp, #16]
   467ac:	mov	r0, r4
   467b0:	mov	r1, r5
   467b4:	bl	85024 <fputs@plt+0x73eb0>
   467b8:	ldr	r1, [sp, #28]
   467bc:	add	r1, r1, r2
   467c0:	ldr	r2, [sp, #24]
   467c4:	ldr	r0, [sp, #36]	; 0x24
   467c8:	bl	10fdc <memcpy@plt>
   467cc:	ldr	r3, [sp, #44]	; 0x2c
   467d0:	ldr	r3, [r3, #8]
   467d4:	strb	r7, [r3]
   467d8:	orrs	r3, r4, r5
   467dc:	moveq	r3, #1
   467e0:	movne	r3, #0
   467e4:	ldr	r2, [sp, #32]
   467e8:	cmp	r2, #0
   467ec:	movne	r3, #0
   467f0:	cmp	r3, #0
   467f4:	beq	466ec <fputs@plt+0x35578>
   467f8:	ldr	r3, [r8, #24]
   467fc:	ldr	r3, [r3, #4]
   46800:	ldr	r3, [r3, #44]	; 0x2c
   46804:	rev	r3, r3
   46808:	ldr	r2, [sp, #36]	; 0x24
   4680c:	str	r3, [r2, #28]
   46810:	b	466ec <fputs@plt+0x35578>
   46814:	mov	r6, #0
   46818:	mov	r0, r6
   4681c:	add	sp, sp, #52	; 0x34
   46820:	ldrd	r4, [sp]
   46824:	ldrd	r6, [sp, #8]
   46828:	ldrd	r8, [sp, #16]
   4682c:	ldrd	sl, [sp, #24]
   46830:	add	sp, sp, #32
   46834:	pop	{pc}		; (ldr pc, [sp], #4)
   46838:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4683c:	strd	r6, [sp, #8]
   46840:	str	r8, [sp, #16]
   46844:	str	lr, [sp, #20]
   46848:	mov	r4, r0
   4684c:	mov	r5, r1
   46850:	mov	r7, r2
   46854:	mov	r6, #1
   46858:	b	46884 <fputs@plt+0x35710>
   4685c:	mov	r3, r6
   46860:	mov	r2, r7
   46864:	mov	r1, r5
   46868:	mov	r0, r4
   4686c:	bl	46630 <fputs@plt+0x354bc>
   46870:	cmp	r0, #0
   46874:	strne	r0, [r4, #28]
   46878:	ldr	r4, [r4, #44]	; 0x2c
   4687c:	cmp	r4, #0
   46880:	beq	468a8 <fputs@plt+0x35734>
   46884:	ldr	r3, [r4, #28]
   46888:	sub	r2, r3, #5
   4688c:	cmp	r3, #0
   46890:	cmpne	r2, #1
   46894:	bhi	46878 <fputs@plt+0x35704>
   46898:	ldr	r3, [r4, #16]
   4689c:	cmp	r3, r5
   468a0:	bls	46878 <fputs@plt+0x35704>
   468a4:	b	4685c <fputs@plt+0x356e8>
   468a8:	ldrd	r4, [sp]
   468ac:	ldrd	r6, [sp, #8]
   468b0:	ldr	r8, [sp, #16]
   468b4:	add	sp, sp, #20
   468b8:	pop	{pc}		; (ldr pc, [sp], #4)
   468bc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   468c0:	strd	r6, [sp, #8]
   468c4:	strd	r8, [sp, #16]
   468c8:	strd	sl, [sp, #24]
   468cc:	str	lr, [sp, #32]
   468d0:	sub	sp, sp, #148	; 0x94
   468d4:	mov	r7, r0
   468d8:	str	r1, [sp, #84]	; 0x54
   468dc:	str	r2, [sp, #36]	; 0x24
   468e0:	cmp	r3, #0
   468e4:	str	r3, [sp, #28]
   468e8:	moveq	r0, #1
   468ec:	beq	46928 <fputs@plt+0x357b4>
   468f0:	mov	r3, r1
   468f4:	cmp	r1, #0
   468f8:	beq	46aa4 <fputs@plt+0x35930>
   468fc:	add	r1, sp, #84	; 0x54
   46900:	mov	r0, #0
   46904:	mov	ip, r2
   46908:	ldr	r2, [r3, #20]
   4690c:	cmp	r2, ip
   46910:	addls	r1, r3, #12
   46914:	addls	r0, r0, #1
   46918:	ldr	r3, [r3, #12]
   4691c:	str	r3, [r1]
   46920:	cmp	r3, #0
   46924:	bne	46908 <fputs@plt+0x35794>
   46928:	ldr	r3, [r7, #200]	; 0xc8
   4692c:	add	r0, r3, r0
   46930:	str	r0, [r7, #200]	; 0xc8
   46934:	ldr	r6, [sp, #84]	; 0x54
   46938:	ldr	r3, [r6, #20]
   4693c:	cmp	r3, #1
   46940:	beq	46aac <fputs@plt+0x35938>
   46944:	ldr	r4, [r7, #216]	; 0xd8
   46948:	ldr	r3, [r7, #160]	; 0xa0
   4694c:	str	r3, [sp, #20]
   46950:	ldrb	r3, [r7, #11]
   46954:	str	r3, [sp, #32]
   46958:	ldr	r3, [r4, #32]
   4695c:	ldr	r5, [r3]
   46960:	mov	r2, #48	; 0x30
   46964:	mov	r1, r5
   46968:	add	r0, r4, #52	; 0x34
   4696c:	bl	10ea4 <memcmp@plt>
   46970:	cmp	r0, #0
   46974:	ldrne	r3, [r5, #16]
   46978:	addne	r3, r3, #1
   4697c:	moveq	r3, #0
   46980:	str	r3, [sp, #40]	; 0x28
   46984:	ldrsh	r3, [r4, #40]	; 0x28
   46988:	cmp	r3, #0
   4698c:	bne	46a10 <fputs@plt+0x3589c>
   46990:	ldr	r3, [r5, #96]	; 0x60
   46994:	cmp	r3, #0
   46998:	beq	469c8 <fputs@plt+0x35854>
   4699c:	add	r1, sp, #112	; 0x70
   469a0:	mov	r0, #4
   469a4:	bl	45860 <fputs@plt+0x346ec>
   469a8:	mov	r2, #4
   469ac:	mov	r1, r2
   469b0:	mov	r0, r4
   469b4:	bl	16d8c <fputs@plt+0x5c18>
   469b8:	subs	r5, r0, #0
   469bc:	beq	46ab8 <fputs@plt+0x35944>
   469c0:	cmp	r5, #5
   469c4:	bne	46cdc <fputs@plt+0x35b68>
   469c8:	mov	r1, #3
   469cc:	mov	r0, r4
   469d0:	bl	16d5c <fputs@plt+0x5be8>
   469d4:	mvn	r3, #0
   469d8:	strh	r3, [r4, #40]	; 0x28
   469dc:	mov	r8, #0
   469e0:	mov	r9, #1
   469e4:	add	r8, r8, #1
   469e8:	mov	r3, r8
   469ec:	mov	r2, r9
   469f0:	add	r1, sp, #112	; 0x70
   469f4:	mov	r0, r4
   469f8:	bl	44658 <fputs@plt+0x334e4>
   469fc:	cmn	r0, #1
   46a00:	beq	469e4 <fputs@plt+0x35870>
   46a04:	mov	r5, r0
   46a08:	cmp	r0, #0
   46a0c:	bne	46cdc <fputs@plt+0x35b68>
   46a10:	ldr	r9, [r4, #68]	; 0x44
   46a14:	cmp	r9, #0
   46a18:	beq	46ad8 <fputs@plt+0x35964>
   46a1c:	str	r4, [sp, #88]	; 0x58
   46a20:	ldr	r3, [r4, #8]
   46a24:	str	r3, [sp, #92]	; 0x5c
   46a28:	mov	r2, #0
   46a2c:	mov	r3, #0
   46a30:	strd	r2, [sp, #96]	; 0x60
   46a34:	ldr	r3, [sp, #32]
   46a38:	str	r3, [sp, #104]	; 0x68
   46a3c:	ldr	r3, [sp, #20]
   46a40:	str	r3, [sp, #108]	; 0x6c
   46a44:	add	r3, r3, #24
   46a48:	str	r3, [sp, #68]	; 0x44
   46a4c:	mov	r0, r3
   46a50:	asr	r1, r3, #31
   46a54:	strd	r0, [sp, #56]	; 0x38
   46a58:	umull	r2, r3, r9, r3
   46a5c:	mla	r3, r9, r1, r3
   46a60:	adds	sl, r2, #32
   46a64:	adc	fp, r3, #0
   46a68:	mov	r8, r6
   46a6c:	mov	r3, #0
   46a70:	str	r3, [sp, #16]
   46a74:	ldr	r3, [sp, #36]	; 0x24
   46a78:	str	r3, [sp, #64]	; 0x40
   46a7c:	ldr	r3, [sp, #28]
   46a80:	str	r3, [sp, #24]
   46a84:	str	r4, [sp, #8]
   46a88:	str	r6, [sp, #48]	; 0x30
   46a8c:	ldr	r5, [sp, #40]	; 0x28
   46a90:	str	r7, [sp, #40]	; 0x28
   46a94:	mov	r6, r0
   46a98:	mov	r7, r1
   46a9c:	mov	r4, r3
   46aa0:	b	46c34 <fputs@plt+0x35ac0>
   46aa4:	mov	r0, #0
   46aa8:	b	46928 <fputs@plt+0x357b4>
   46aac:	mov	r0, r6
   46ab0:	bl	20be8 <fputs@plt+0xfa74>
   46ab4:	b	46944 <fputs@plt+0x357d0>
   46ab8:	ldr	r1, [sp, #112]	; 0x70
   46abc:	mov	r0, r4
   46ac0:	bl	20fa0 <fputs@plt+0xfe2c>
   46ac4:	mov	r2, #4
   46ac8:	mov	r1, r2
   46acc:	mov	r0, r4
   46ad0:	bl	16dc0 <fputs@plt+0x5c4c>
   46ad4:	b	469c8 <fputs@plt+0x35854>
   46ad8:	movw	r3, #32567	; 0x7f37
   46adc:	movt	r3, #33286	; 0x8206
   46ae0:	str	r3, [sp, #112]	; 0x70
   46ae4:	mov	r3, #11520	; 0x2d00
   46ae8:	movt	r3, #6370	; 0x18e2
   46aec:	str	r3, [sp, #116]	; 0x74
   46af0:	ldr	r3, [sp, #20]
   46af4:	rev	r3, r3
   46af8:	str	r3, [sp, #120]	; 0x78
   46afc:	ldr	r3, [r4, #112]	; 0x70
   46b00:	rev	r2, r3
   46b04:	str	r2, [sp, #124]	; 0x7c
   46b08:	cmp	r3, #0
   46b0c:	beq	46bc8 <fputs@plt+0x35a54>
   46b10:	mov	r3, r4
   46b14:	ldr	r2, [r3, #84]!	; 0x54
   46b18:	ldr	r3, [r3, #4]
   46b1c:	str	r2, [sp, #128]	; 0x80
   46b20:	str	r3, [sp, #132]	; 0x84
   46b24:	add	r3, sp, #88	; 0x58
   46b28:	str	r3, [sp]
   46b2c:	mov	r3, #0
   46b30:	mov	r2, #24
   46b34:	add	r1, sp, #112	; 0x70
   46b38:	mov	r0, #1
   46b3c:	bl	16c2c <fputs@plt+0x5ab8>
   46b40:	ldr	r2, [sp, #88]	; 0x58
   46b44:	rev	r3, r2
   46b48:	str	r3, [sp, #136]	; 0x88
   46b4c:	ldr	r3, [sp, #92]	; 0x5c
   46b50:	rev	r1, r3
   46b54:	str	r1, [sp, #140]	; 0x8c
   46b58:	ldr	r1, [sp, #20]
   46b5c:	str	r1, [r4, #36]	; 0x24
   46b60:	mov	r1, #0
   46b64:	strb	r1, [r4, #65]	; 0x41
   46b68:	str	r2, [r4, #76]	; 0x4c
   46b6c:	str	r3, [r4, #80]	; 0x50
   46b70:	mov	r3, #1
   46b74:	strb	r3, [r4, #47]	; 0x2f
   46b78:	ldr	r0, [r4, #8]
   46b7c:	mov	r2, #0
   46b80:	mov	r3, #0
   46b84:	strd	r2, [sp]
   46b88:	mov	r2, #32
   46b8c:	add	r1, sp, #112	; 0x70
   46b90:	bl	13940 <fputs@plt+0x27cc>
   46b94:	subs	r5, r0, #0
   46b98:	bne	46cdc <fputs@plt+0x35b68>
   46b9c:	ldrb	r3, [r4, #48]	; 0x30
   46ba0:	ldr	r2, [sp, #32]
   46ba4:	cmp	r3, #0
   46ba8:	cmpne	r2, #0
   46bac:	beq	46a1c <fputs@plt+0x358a8>
   46bb0:	and	r1, r2, #19
   46bb4:	ldr	r0, [r4, #8]
   46bb8:	bl	13990 <fputs@plt+0x281c>
   46bbc:	subs	r5, r0, #0
   46bc0:	beq	46a1c <fputs@plt+0x358a8>
   46bc4:	b	46cdc <fputs@plt+0x35b68>
   46bc8:	add	r1, r4, #84	; 0x54
   46bcc:	mov	r0, #8
   46bd0:	bl	45860 <fputs@plt+0x346ec>
   46bd4:	b	46b10 <fputs@plt+0x3599c>
   46bd8:	ldrh	r3, [r8, #24]
   46bdc:	bic	r3, r3, #128	; 0x80
   46be0:	strh	r3, [r8, #24]
   46be4:	b	46c28 <fputs@plt+0x35ab4>
   46be8:	add	r9, r9, #1
   46bec:	cmp	r4, #0
   46bf0:	bne	46cfc <fputs@plt+0x35b88>
   46bf4:	ldr	r2, [sp, #24]
   46bf8:	strd	sl, [sp]
   46bfc:	mov	r1, r8
   46c00:	add	r0, sp, #88	; 0x58
   46c04:	bl	20cf8 <fputs@plt+0xfb84>
   46c08:	cmp	r0, #0
   46c0c:	bne	471f8 <fputs@plt+0x36084>
   46c10:	adds	sl, sl, r6
   46c14:	adc	fp, fp, r7
   46c18:	ldrh	r3, [r8, #24]
   46c1c:	orr	r3, r3, #128	; 0x80
   46c20:	strh	r3, [r8, #24]
   46c24:	str	r8, [sp, #16]
   46c28:	ldr	r8, [r8, #12]
   46c2c:	cmp	r8, #0
   46c30:	beq	46d10 <fputs@plt+0x35b9c>
   46c34:	cmp	r5, #0
   46c38:	beq	46be8 <fputs@plt+0x35a74>
   46c3c:	ldr	r2, [r8, #12]
   46c40:	clz	r3, r4
   46c44:	lsr	r3, r3, #5
   46c48:	cmp	r2, #0
   46c4c:	movne	r3, #1
   46c50:	cmp	r3, #0
   46c54:	beq	471c8 <fputs@plt+0x36054>
   46c58:	mov	r3, #0
   46c5c:	str	r3, [sp, #112]	; 0x70
   46c60:	add	r2, sp, #112	; 0x70
   46c64:	ldr	r1, [r8, #20]
   46c68:	ldr	r0, [sp, #8]
   46c6c:	bl	43d64 <fputs@plt+0x32bf0>
   46c70:	ldr	r1, [sp, #112]	; 0x70
   46c74:	cmp	r5, r1
   46c78:	bhi	46be8 <fputs@plt+0x35a74>
   46c7c:	sub	r0, r1, #1
   46c80:	umull	r2, r3, r0, r6
   46c84:	mla	r3, r0, r7, r3
   46c88:	adds	ip, r2, #56	; 0x38
   46c8c:	adc	lr, r3, #0
   46c90:	ldr	r0, [sp, #8]
   46c94:	ldr	r2, [r0, #104]	; 0x68
   46c98:	cmp	r1, r2
   46c9c:	movcs	r3, #0
   46ca0:	movcc	r3, #1
   46ca4:	cmp	r2, #0
   46ca8:	moveq	r3, #1
   46cac:	cmp	r3, #0
   46cb0:	strne	r1, [r0, #104]	; 0x68
   46cb4:	ldr	r1, [r8, #4]
   46cb8:	ldr	r3, [sp, #8]
   46cbc:	ldr	r0, [r3, #8]
   46cc0:	str	ip, [sp]
   46cc4:	str	lr, [sp, #4]
   46cc8:	ldr	r2, [sp, #20]
   46ccc:	bl	13940 <fputs@plt+0x27cc>
   46cd0:	cmp	r0, #0
   46cd4:	beq	46bd8 <fputs@plt+0x35a64>
   46cd8:	mov	r5, r0
   46cdc:	mov	r0, r5
   46ce0:	add	sp, sp, #148	; 0x94
   46ce4:	ldrd	r4, [sp]
   46ce8:	ldrd	r6, [sp, #8]
   46cec:	ldrd	r8, [sp, #16]
   46cf0:	ldrd	sl, [sp, #24]
   46cf4:	add	sp, sp, #32
   46cf8:	pop	{pc}		; (ldr pc, [sp], #4)
   46cfc:	ldr	r3, [r8, #12]
   46d00:	cmp	r3, #0
   46d04:	movne	r2, #0
   46d08:	bne	46bf8 <fputs@plt+0x35a84>
   46d0c:	b	471cc <fputs@plt+0x36058>
   46d10:	ldr	r4, [sp, #8]
   46d14:	ldr	r6, [sp, #48]	; 0x30
   46d18:	ldr	r7, [sp, #40]	; 0x28
   46d1c:	ldr	r3, [sp, #28]
   46d20:	cmp	r3, #0
   46d24:	beq	471d4 <fputs@plt+0x36060>
   46d28:	ldr	r3, [r4, #104]	; 0x68
   46d2c:	cmp	r3, #0
   46d30:	bne	46e2c <fputs@plt+0x35cb8>
   46d34:	ldr	r3, [sp, #32]
   46d38:	tst	r3, #32
   46d3c:	moveq	r3, #0
   46d40:	moveq	fp, r3
   46d44:	beq	46e18 <fputs@plt+0x35ca4>
   46d48:	ldrb	r3, [r4, #49]	; 0x31
   46d4c:	cmp	r3, #0
   46d50:	beq	46fd8 <fputs@plt+0x35e64>
   46d54:	ldr	r0, [r4, #8]
   46d58:	ldr	r3, [r0]
   46d5c:	ldr	r3, [r3, #44]	; 0x2c
   46d60:	cmp	r3, #0
   46d64:	beq	46fc8 <fputs@plt+0x35e54>
   46d68:	blx	r3
   46d6c:	cmp	r0, #31
   46d70:	ble	46fd0 <fputs@plt+0x35e5c>
   46d74:	cmp	r0, #65536	; 0x10000
   46d78:	movlt	r5, r0
   46d7c:	movge	r5, #65536	; 0x10000
   46d80:	mov	r2, r5
   46d84:	asr	r3, r5, #31
   46d88:	adds	r0, r5, sl
   46d8c:	adc	r1, r3, fp
   46d90:	strd	r2, [sp, #8]
   46d94:	subs	r0, r0, #1
   46d98:	sbc	r1, r1, #0
   46d9c:	bl	85024 <fputs@plt+0x73eb0>
   46da0:	ldr	r3, [sp, #12]
   46da4:	mul	r3, r0, r3
   46da8:	mla	r1, r5, r1, r3
   46dac:	umull	r2, r3, r0, r5
   46db0:	add	r3, r1, r3
   46db4:	strd	r2, [sp, #96]	; 0x60
   46db8:	cmp	sl, r2
   46dbc:	sbcs	r3, fp, r3
   46dc0:	bge	471ec <fputs@plt+0x36078>
   46dc4:	mov	r5, #0
   46dc8:	str	r7, [sp, #8]
   46dcc:	mov	r7, r9
   46dd0:	ldrd	r8, [sp, #56]	; 0x38
   46dd4:	strd	sl, [sp]
   46dd8:	ldr	r2, [sp, #36]	; 0x24
   46ddc:	ldr	r1, [sp, #16]
   46de0:	add	r0, sp, #88	; 0x58
   46de4:	bl	20cf8 <fputs@plt+0xfb84>
   46de8:	cmp	r0, #0
   46dec:	bne	47200 <fputs@plt+0x3608c>
   46df0:	adds	sl, sl, r8
   46df4:	adc	fp, fp, r9
   46df8:	add	r5, r5, #1
   46dfc:	ldrd	r2, [sp, #96]	; 0x60
   46e00:	cmp	sl, r2
   46e04:	sbcs	r3, fp, r3
   46e08:	blt	46dd4 <fputs@plt+0x35c60>
   46e0c:	mov	r9, r7
   46e10:	mov	fp, r5
   46e14:	ldr	r7, [sp, #8]
   46e18:	ldrb	r3, [r4, #47]	; 0x2f
   46e1c:	cmp	r3, #0
   46e20:	bne	4700c <fputs@plt+0x35e98>
   46e24:	ldr	r9, [r4, #68]	; 0x44
   46e28:	b	471e0 <fputs@plt+0x3606c>
   46e2c:	ldr	r3, [r4, #36]	; 0x24
   46e30:	add	r5, r3, #24
   46e34:	str	r5, [sp, #8]
   46e38:	mov	r0, r5
   46e3c:	bl	2b8dc <fputs@plt+0x1a768>
   46e40:	subs	r3, r0, #0
   46e44:	str	r3, [sp, #24]
   46e48:	beq	471c0 <fputs@plt+0x3604c>
   46e4c:	ldr	r3, [r4, #104]	; 0x68
   46e50:	cmp	r3, #1
   46e54:	beq	46f00 <fputs@plt+0x35d8c>
   46e58:	sub	ip, r3, #2
   46e5c:	umull	r2, r3, ip, r5
   46e60:	strd	r2, [sp, #40]	; 0x28
   46e64:	asr	r1, r5, #31
   46e68:	mla	r3, ip, r1, r3
   46e6c:	str	r3, [sp, #44]	; 0x2c
   46e70:	ldrd	r0, [sp, #40]	; 0x28
   46e74:	adds	r2, r0, #48	; 0x30
   46e78:	adc	r3, r1, #0
   46e7c:	ldr	r0, [r4, #8]
   46e80:	str	r2, [sp]
   46e84:	str	r3, [sp, #4]
   46e88:	mov	r2, #8
   46e8c:	ldr	r5, [sp, #24]
   46e90:	mov	r1, r5
   46e94:	bl	13910 <fputs@plt+0x279c>
   46e98:	mov	r1, r5
   46e9c:	ldr	r3, [r5]
   46ea0:	rev	r3, r3
   46ea4:	str	r3, [r4, #76]	; 0x4c
   46ea8:	ldr	r3, [r5, #4]
   46eac:	rev	r3, r3
   46eb0:	str	r3, [r4, #80]	; 0x50
   46eb4:	ldr	r8, [r4, #104]	; 0x68
   46eb8:	mov	r3, #0
   46ebc:	str	r3, [r4, #104]	; 0x68
   46ec0:	mov	r5, r0
   46ec4:	cmp	r9, r8
   46ec8:	cmpcs	r0, r3
   46ecc:	bne	46fb4 <fputs@plt+0x35e40>
   46ed0:	ldr	r5, [sp, #8]
   46ed4:	mov	r2, r5
   46ed8:	asr	r3, r5, #31
   46edc:	strd	r2, [sp, #8]
   46ee0:	add	r2, r1, #24
   46ee4:	str	r2, [sp, #40]	; 0x28
   46ee8:	str	r6, [sp, #64]	; 0x40
   46eec:	strd	sl, [sp, #48]	; 0x30
   46ef0:	mov	fp, r9
   46ef4:	mov	r9, r1
   46ef8:	str	r7, [sp, #80]	; 0x50
   46efc:	b	46f58 <fputs@plt+0x35de4>
   46f00:	mov	r2, #24
   46f04:	mov	r3, #0
   46f08:	b	46e7c <fputs@plt+0x35d08>
   46f0c:	ldr	r1, [r9]
   46f10:	ldr	r2, [r9, #4]
   46f14:	add	r3, sp, #112	; 0x70
   46f18:	str	r3, [sp]
   46f1c:	ldr	r3, [sp, #40]	; 0x28
   46f20:	rev	r2, r2
   46f24:	rev	r1, r1
   46f28:	mov	r0, r4
   46f2c:	bl	20c20 <fputs@plt+0xfaac>
   46f30:	ldr	r0, [r4, #8]
   46f34:	str	r7, [sp]
   46f38:	str	r6, [sp, #4]
   46f3c:	mov	r2, #24
   46f40:	add	r1, sp, #112	; 0x70
   46f44:	bl	13940 <fputs@plt+0x27cc>
   46f48:	add	r8, r8, #1
   46f4c:	cmp	fp, r8
   46f50:	cmpcs	r0, #0
   46f54:	bne	46fa0 <fputs@plt+0x35e2c>
   46f58:	sub	r1, r8, #1
   46f5c:	umull	r2, r3, r1, r5
   46f60:	ldr	r0, [sp, #12]
   46f64:	mla	r3, r1, r0, r3
   46f68:	adds	r7, r2, #32
   46f6c:	adc	r6, r3, #0
   46f70:	ldr	r0, [r4, #8]
   46f74:	str	r7, [sp]
   46f78:	str	r6, [sp, #4]
   46f7c:	mov	r2, r5
   46f80:	mov	r1, r9
   46f84:	bl	13910 <fputs@plt+0x279c>
   46f88:	subs	r3, r0, #0
   46f8c:	beq	46f0c <fputs@plt+0x35d98>
   46f90:	mov	r5, r3
   46f94:	ldr	r0, [sp, #24]
   46f98:	bl	2143c <fputs@plt+0x102c8>
   46f9c:	b	46cdc <fputs@plt+0x35b68>
   46fa0:	ldr	r6, [sp, #64]	; 0x40
   46fa4:	mov	r9, fp
   46fa8:	ldrd	sl, [sp, #48]	; 0x30
   46fac:	mov	r5, r0
   46fb0:	ldr	r7, [sp, #80]	; 0x50
   46fb4:	ldr	r0, [sp, #24]
   46fb8:	bl	2143c <fputs@plt+0x102c8>
   46fbc:	cmp	r5, #0
   46fc0:	beq	46d34 <fputs@plt+0x35bc0>
   46fc4:	b	46cdc <fputs@plt+0x35b68>
   46fc8:	mov	r0, #4096	; 0x1000
   46fcc:	b	46d74 <fputs@plt+0x35c00>
   46fd0:	mov	r5, #512	; 0x200
   46fd4:	b	46d80 <fputs@plt+0x35c0c>
   46fd8:	ldr	r3, [sp, #32]
   46fdc:	and	r1, r3, #19
   46fe0:	ldr	r0, [sp, #92]	; 0x5c
   46fe4:	bl	13990 <fputs@plt+0x281c>
   46fe8:	mov	r5, r0
   46fec:	ldrb	r3, [r4, #47]	; 0x2f
   46ff0:	cmp	r3, #0
   46ff4:	movne	r3, #0
   46ff8:	movne	fp, r3
   46ffc:	bne	47010 <fputs@plt+0x35e9c>
   47000:	mov	r3, #0
   47004:	mov	fp, r3
   47008:	b	4706c <fputs@plt+0x35ef8>
   4700c:	mov	r5, #0
   47010:	ldrd	r2, [r4, #16]
   47014:	cmp	r2, #0
   47018:	sbcs	r1, r3, #0
   4701c:	blt	4706c <fputs@plt+0x35ef8>
   47020:	add	r9, fp, r9
   47024:	ldr	r1, [sp, #68]	; 0x44
   47028:	umull	r0, r1, r9, r1
   4702c:	ldr	ip, [sp, #60]	; 0x3c
   47030:	mla	r1, r9, ip, r1
   47034:	adds	ip, r0, #31
   47038:	str	ip, [sp, #72]	; 0x48
   4703c:	adc	ip, r1, #0
   47040:	str	ip, [sp, #76]	; 0x4c
   47044:	ldrd	r8, [sp, #72]	; 0x48
   47048:	cmp	r8, r2
   4704c:	sbcs	ip, r9, r3
   47050:	blt	4705c <fputs@plt+0x35ee8>
   47054:	adds	r2, r0, #32
   47058:	adc	r3, r1, #0
   4705c:	mov	r0, r4
   47060:	bl	360f4 <fputs@plt+0x24f80>
   47064:	mov	r3, #0
   47068:	strb	r3, [r4, #47]	; 0x2f
   4706c:	ldr	r9, [r4, #68]	; 0x44
   47070:	adds	r3, r6, #0
   47074:	movne	r3, #1
   47078:	cmp	r5, #0
   4707c:	movne	r3, #0
   47080:	cmp	r3, #0
   47084:	bne	471e0 <fputs@plt+0x3606c>
   47088:	b	470d4 <fputs@plt+0x35f60>
   4708c:	ldr	r8, [r8, #12]
   47090:	clz	r3, r0
   47094:	lsr	r3, r3, #5
   47098:	cmp	r8, #0
   4709c:	moveq	r3, #0
   470a0:	cmp	r3, #0
   470a4:	beq	470d0 <fputs@plt+0x35f5c>
   470a8:	ldrh	r3, [r8, #24]
   470ac:	tst	r3, #128	; 0x80
   470b0:	moveq	r0, sl
   470b4:	beq	4708c <fputs@plt+0x35f18>
   470b8:	add	r9, r9, #1
   470bc:	ldr	r2, [r8, #20]
   470c0:	mov	r1, r9
   470c4:	mov	r0, r4
   470c8:	bl	43f98 <fputs@plt+0x32e24>
   470cc:	b	4708c <fputs@plt+0x35f18>
   470d0:	mov	r5, r0
   470d4:	cmp	fp, #0
   470d8:	movle	r3, #0
   470dc:	movgt	r3, #1
   470e0:	cmp	r5, #0
   470e4:	movne	r3, #0
   470e8:	cmp	r3, #0
   470ec:	beq	47190 <fputs@plt+0x3601c>
   470f0:	mov	r8, r9
   470f4:	ldr	sl, [sp, #16]
   470f8:	add	r8, r8, #1
   470fc:	ldr	r2, [sl, #20]
   47100:	mov	r1, r8
   47104:	mov	r0, r4
   47108:	bl	43f98 <fputs@plt+0x32e24>
   4710c:	sub	r3, fp, r8
   47110:	add	r3, r3, r9
   47114:	mov	r5, r0
   47118:	cmp	r3, #0
   4711c:	movle	r3, #0
   47120:	movgt	r3, #1
   47124:	cmp	r0, #0
   47128:	moveq	r0, r3
   4712c:	movne	r0, #0
   47130:	cmp	r0, #0
   47134:	bne	470f8 <fputs@plt+0x35f84>
   47138:	cmp	r5, #0
   4713c:	bne	46cdc <fputs@plt+0x35b68>
   47140:	ldr	r2, [sp, #20]
   47144:	bic	r3, r2, #255	; 0xff
   47148:	orr	r3, r3, r2, asr #16
   4714c:	strh	r3, [r4, #66]	; 0x42
   47150:	str	r8, [r4, #68]	; 0x44
   47154:	ldr	r3, [sp, #28]
   47158:	cmp	r3, #0
   4715c:	beq	47180 <fputs@plt+0x3600c>
   47160:	ldr	r3, [r4, #60]	; 0x3c
   47164:	add	r3, r3, #1
   47168:	str	r3, [r4, #60]	; 0x3c
   4716c:	ldr	r3, [sp, #36]	; 0x24
   47170:	str	r3, [r4, #72]	; 0x48
   47174:	mov	r0, r4
   47178:	bl	1d6e8 <fputs@plt+0xc574>
   4717c:	str	r8, [r4, #12]
   47180:	ldr	r3, [r7, #96]	; 0x60
   47184:	cmp	r3, #0
   47188:	bne	471b0 <fputs@plt+0x3603c>
   4718c:	b	46cdc <fputs@plt+0x35b68>
   47190:	mov	r8, r9
   47194:	b	47138 <fputs@plt+0x35fc4>
   47198:	ldr	r2, [r6, #4]
   4719c:	ldr	r1, [r6, #20]
   471a0:	bl	46838 <fputs@plt+0x356c4>
   471a4:	ldr	r6, [r6, #12]
   471a8:	cmp	r6, #0
   471ac:	beq	46cdc <fputs@plt+0x35b68>
   471b0:	ldr	r0, [r7, #96]	; 0x60
   471b4:	cmp	r0, #0
   471b8:	bne	47198 <fputs@plt+0x36024>
   471bc:	b	471a4 <fputs@plt+0x36030>
   471c0:	mov	r5, #7
   471c4:	b	46cdc <fputs@plt+0x35b68>
   471c8:	add	r9, r9, #1
   471cc:	ldr	r2, [sp, #64]	; 0x40
   471d0:	b	46bf8 <fputs@plt+0x35a84>
   471d4:	ldr	r9, [r4, #68]	; 0x44
   471d8:	ldr	r3, [sp, #28]
   471dc:	mov	fp, r3
   471e0:	mov	r8, r6
   471e4:	mov	sl, #0
   471e8:	b	470a8 <fputs@plt+0x35f34>
   471ec:	mov	r3, #0
   471f0:	mov	fp, r3
   471f4:	b	46e18 <fputs@plt+0x35ca4>
   471f8:	mov	r5, r0
   471fc:	b	46cdc <fputs@plt+0x35b68>
   47200:	mov	r5, r0
   47204:	b	46cdc <fputs@plt+0x35b68>
   47208:	strd	r4, [sp, #-32]!	; 0xffffffe0
   4720c:	strd	r6, [sp, #8]
   47210:	strd	r8, [sp, #16]
   47214:	str	sl, [sp, #24]
   47218:	str	lr, [sp, #28]
   4721c:	sub	sp, sp, #16
   47220:	mov	r5, r0
   47224:	mov	r4, r1
   47228:	ldr	r2, [r0, #64]	; 0x40
   4722c:	ldr	r3, [r2]
   47230:	cmp	r3, #0
   47234:	beq	47284 <fputs@plt+0x36110>
   47238:	ldr	r2, [r5, #40]	; 0x28
   4723c:	ldr	r3, [r5, #28]
   47240:	cmp	r2, r3
   47244:	bcs	472d4 <fputs@plt+0x36160>
   47248:	ldr	r1, [r4, #12]
   4724c:	cmp	r1, #0
   47250:	beq	472c4 <fputs@plt+0x36150>
   47254:	ldr	r0, [r5, #160]	; 0xa0
   47258:	asr	r7, r0, #31
   4725c:	umull	r0, r1, r0, r3
   47260:	mla	r1, r3, r7, r1
   47264:	strd	r0, [sp, #8]
   47268:	add	r2, sp, #8
   4726c:	mov	r1, #5
   47270:	ldr	r0, [r5, #64]	; 0x40
   47274:	bl	139f0 <fputs@plt+0x287c>
   47278:	ldr	r3, [r5, #28]
   4727c:	str	r3, [r5, #40]	; 0x28
   47280:	b	472dc <fputs@plt+0x36168>
   47284:	ldr	r3, [r0, #152]	; 0x98
   47288:	mov	r1, #0
   4728c:	str	r1, [sp]
   47290:	orr	r3, r3, #30
   47294:	ldr	r0, [r0]
   47298:	bl	13a74 <fputs@plt+0x2900>
   4729c:	subs	r8, r0, #0
   472a0:	beq	47238 <fputs@plt+0x360c4>
   472a4:	mov	r0, r8
   472a8:	add	sp, sp, #16
   472ac:	ldrd	r4, [sp]
   472b0:	ldrd	r6, [sp, #8]
   472b4:	ldrd	r8, [sp, #16]
   472b8:	ldr	sl, [sp, #24]
   472bc:	add	sp, sp, #28
   472c0:	pop	{pc}		; (ldr pc, [sp], #4)
   472c4:	ldr	r1, [r4, #20]
   472c8:	cmp	r2, r1
   472cc:	bcs	472dc <fputs@plt+0x36168>
   472d0:	b	47254 <fputs@plt+0x360e0>
   472d4:	cmp	r4, #0
   472d8:	beq	473d4 <fputs@plt+0x36260>
   472dc:	mov	r7, #0
   472e0:	b	47350 <fputs@plt+0x361dc>
   472e4:	mov	r0, r4
   472e8:	bl	20be8 <fputs@plt+0xfa74>
   472ec:	ldr	sl, [r4, #4]
   472f0:	strd	r8, [sp]
   472f4:	ldr	r2, [r5, #160]	; 0xa0
   472f8:	mov	r1, sl
   472fc:	ldr	r0, [r5, #64]	; 0x40
   47300:	bl	13940 <fputs@plt+0x27cc>
   47304:	mov	r8, r0
   47308:	mov	r1, sl
   4730c:	ldr	lr, [r1, #24]!
   47310:	ldr	ip, [r1, #4]
   47314:	ldr	r0, [r1, #8]
   47318:	ldr	r2, [r1, #12]
   4731c:	str	lr, [r5, #112]	; 0x70
   47320:	str	ip, [r5, #116]	; 0x74
   47324:	str	r0, [r5, #120]	; 0x78
   47328:	str	r2, [r5, #124]	; 0x7c
   4732c:	b	473a0 <fputs@plt+0x3622c>
   47330:	mov	r8, r7
   47334:	ldr	r4, [r4, #12]
   47338:	adds	r3, r4, #0
   4733c:	movne	r3, #1
   47340:	cmp	r8, #0
   47344:	movne	r3, #0
   47348:	cmp	r3, #0
   4734c:	beq	472a4 <fputs@plt+0x36130>
   47350:	ldr	r6, [r4, #20]
   47354:	ldr	r3, [r5, #28]
   47358:	cmp	r3, r6
   4735c:	movcc	r8, r7
   47360:	bcc	47334 <fputs@plt+0x361c0>
   47364:	ldrh	r3, [r4, #24]
   47368:	tst	r3, #32
   4736c:	bne	47330 <fputs@plt+0x361bc>
   47370:	ldr	r2, [r5, #160]	; 0xa0
   47374:	sub	r3, r6, #1
   47378:	asr	r1, r2, #31
   4737c:	umull	r8, r9, r3, r2
   47380:	mla	r9, r3, r1, r9
   47384:	cmp	r6, #1
   47388:	beq	472e4 <fputs@plt+0x36170>
   4738c:	ldr	r1, [r4, #4]
   47390:	strd	r8, [sp]
   47394:	ldr	r0, [r5, #64]	; 0x40
   47398:	bl	13940 <fputs@plt+0x27cc>
   4739c:	mov	r8, r0
   473a0:	ldr	r3, [r5, #36]	; 0x24
   473a4:	cmp	r3, r6
   473a8:	strcc	r6, [r5, #36]	; 0x24
   473ac:	ldr	r3, [r5, #200]	; 0xc8
   473b0:	add	r3, r3, #1
   473b4:	str	r3, [r5, #200]	; 0xc8
   473b8:	ldr	r0, [r5, #96]	; 0x60
   473bc:	cmp	r0, #0
   473c0:	beq	47334 <fputs@plt+0x361c0>
   473c4:	ldr	r2, [r4, #4]
   473c8:	mov	r1, r6
   473cc:	bl	46838 <fputs@plt+0x356c4>
   473d0:	b	47334 <fputs@plt+0x361c0>
   473d4:	mov	r8, #0
   473d8:	b	472a4 <fputs@plt+0x36130>
   473dc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   473e0:	strd	r6, [sp, #8]
   473e4:	strd	r8, [sp, #16]
   473e8:	strd	sl, [sp, #24]
   473ec:	str	lr, [sp, #32]
   473f0:	sub	sp, sp, #44	; 0x2c
   473f4:	mov	r4, r0
   473f8:	mov	r5, r1
   473fc:	str	r2, [sp, #12]
   47400:	ldr	r6, [r0, #208]	; 0xd0
   47404:	subs	r7, r3, #0
   47408:	ldrne	fp, [r0, #68]	; 0x44
   4740c:	ldreq	fp, [r0, #72]	; 0x48
   47410:	add	r3, sp, #32
   47414:	str	r3, [sp]
   47418:	ldrd	r2, [r1]
   4741c:	mov	r0, fp
   47420:	bl	20dd4 <fputs@plt+0xfc60>
   47424:	subs	sl, r0, #0
   47428:	beq	4744c <fputs@plt+0x362d8>
   4742c:	mov	r0, sl
   47430:	add	sp, sp, #44	; 0x2c
   47434:	ldrd	r4, [sp]
   47438:	ldrd	r6, [sp, #8]
   4743c:	ldrd	r8, [sp, #16]
   47440:	ldrd	sl, [sp, #24]
   47444:	add	sp, sp, #32
   47448:	pop	{pc}		; (ldr pc, [sp], #4)
   4744c:	ldr	r3, [r5]
   47450:	ldr	r2, [r5, #4]
   47454:	adds	r3, r3, #4
   47458:	adc	r2, r2, #0
   4745c:	str	r3, [sp]
   47460:	str	r2, [sp, #4]
   47464:	ldr	r2, [r4, #160]	; 0xa0
   47468:	mov	r1, r6
   4746c:	mov	r0, fp
   47470:	bl	13910 <fputs@plt+0x279c>
   47474:	subs	sl, r0, #0
   47478:	bne	4742c <fputs@plt+0x362b8>
   4747c:	ldr	r3, [r4, #160]	; 0xa0
   47480:	add	r3, r3, #4
   47484:	add	r3, r3, r7, lsl #2
   47488:	ldrd	r8, [r5]
   4748c:	adds	r0, r8, r3
   47490:	adc	r1, r9, r3, asr #31
   47494:	mov	r2, r0
   47498:	mov	r3, r1
   4749c:	strd	r2, [sp, #16]
   474a0:	strd	r2, [r5]
   474a4:	ldr	r1, [sp, #32]
   474a8:	cmp	r1, #0
   474ac:	moveq	sl, #101	; 0x65
   474b0:	beq	4742c <fputs@plt+0x362b8>
   474b4:	movw	r3, #4408	; 0x1138
   474b8:	movt	r3, #10
   474bc:	ldr	r3, [r3, #608]	; 0x260
   474c0:	ldr	r2, [r4, #160]	; 0xa0
   474c4:	sdiv	r3, r3, r2
   474c8:	add	r3, r3, #1
   474cc:	cmp	r1, r3
   474d0:	beq	47764 <fputs@plt+0x365f0>
   474d4:	ldr	r3, [r4, #28]
   474d8:	cmp	r1, r3
   474dc:	bhi	4742c <fputs@plt+0x362b8>
   474e0:	ldr	r0, [sp, #12]
   474e4:	bl	15f30 <fputs@plt+0x4dbc>
   474e8:	subs	r3, r0, #0
   474ec:	mov	r9, r3
   474f0:	bne	4742c <fputs@plt+0x362b8>
   474f4:	cmp	r7, #0
   474f8:	bne	47624 <fputs@plt+0x364b0>
   474fc:	ldr	r3, [sp, #12]
   47500:	cmp	r3, #0
   47504:	beq	4751c <fputs@plt+0x363a8>
   47508:	ldr	r1, [sp, #32]
   4750c:	mov	r0, r3
   47510:	bl	22cb4 <fputs@plt+0x11b40>
   47514:	subs	sl, r0, #0
   47518:	bne	4742c <fputs@plt+0x362b8>
   4751c:	ldr	r1, [sp, #32]
   47520:	cmp	r1, #1
   47524:	beq	47690 <fputs@plt+0x3651c>
   47528:	ldr	r3, [r4, #216]	; 0xd8
   4752c:	cmp	r3, #0
   47530:	beq	476a4 <fputs@plt+0x36530>
   47534:	mov	r3, #0
   47538:	str	r3, [sp, #36]	; 0x24
   4753c:	cmp	r7, r3
   47540:	beq	4776c <fputs@plt+0x365f8>
   47544:	ldrb	r3, [r4, #7]
   47548:	cmp	r3, #0
   4754c:	movne	r3, #1
   47550:	bne	4756c <fputs@plt+0x363f8>
   47554:	ldrd	r2, [r5]
   47558:	ldrd	r0, [r4, #88]	; 0x58
   4755c:	cmp	r0, r2
   47560:	sbcs	r3, r1, r3
   47564:	movge	r3, #1
   47568:	movlt	r3, #0
   4756c:	ldr	r0, [r4, #64]	; 0x40
   47570:	ldr	r2, [r0]
   47574:	cmp	r2, #0
   47578:	beq	475a8 <fputs@plt+0x36434>
   4757c:	ldrb	r2, [r4, #17]
   47580:	sub	r2, r2, #1
   47584:	uxtb	r2, r2
   47588:	cmp	r2, #2
   4758c:	movls	r3, #0
   47590:	andhi	r3, r3, #1
   47594:	cmp	r3, #0
   47598:	bne	476ec <fputs@plt+0x36578>
   4759c:	ldr	r3, [sp, #36]	; 0x24
   475a0:	orrs	r3, r3, r7
   475a4:	beq	47780 <fputs@plt+0x3660c>
   475a8:	ldr	r3, [sp, #36]	; 0x24
   475ac:	cmp	r3, #0
   475b0:	moveq	sl, r9
   475b4:	beq	4742c <fputs@plt+0x362b8>
   475b8:	ldr	r8, [r3, #4]
   475bc:	ldr	r2, [r4, #160]	; 0xa0
   475c0:	mov	r1, r6
   475c4:	mov	r0, r8
   475c8:	bl	10fdc <memcpy@plt>
   475cc:	ldr	r3, [r4, #204]	; 0xcc
   475d0:	ldr	r0, [sp, #36]	; 0x24
   475d4:	blx	r3
   475d8:	cmp	r7, #0
   475dc:	beq	47608 <fputs@plt+0x36494>
   475e0:	ldr	r3, [sp, #80]	; 0x50
   475e4:	cmp	r3, #0
   475e8:	beq	47600 <fputs@plt+0x3648c>
   475ec:	ldrd	r0, [r5]
   475f0:	ldrd	r2, [r4, #88]	; 0x58
   475f4:	cmp	r2, r0
   475f8:	sbcs	r3, r3, r1
   475fc:	blt	47608 <fputs@plt+0x36494>
   47600:	ldr	r0, [sp, #36]	; 0x24
   47604:	bl	162c4 <fputs@plt+0x5150>
   47608:	ldr	r3, [sp, #32]
   4760c:	cmp	r3, #1
   47610:	beq	47740 <fputs@plt+0x365cc>
   47614:	ldr	r0, [sp, #36]	; 0x24
   47618:	bl	161b8 <fputs@plt+0x5044>
   4761c:	mov	sl, r9
   47620:	b	4742c <fputs@plt+0x362b8>
   47624:	add	r3, sp, #28
   47628:	str	r3, [sp]
   4762c:	ldrd	r0, [sp, #16]
   47630:	subs	r2, r0, #4
   47634:	sbc	r3, r1, #0
   47638:	mov	r0, fp
   4763c:	bl	20dd4 <fputs@plt+0xfc60>
   47640:	subs	sl, r0, #0
   47644:	bne	4742c <fputs@plt+0x362b8>
   47648:	ldr	r3, [sp, #80]	; 0x50
   4764c:	cmp	r3, #0
   47650:	bne	474fc <fputs@plt+0x36388>
   47654:	ldr	r2, [r4, #52]	; 0x34
   47658:	ldr	r3, [r4, #160]	; 0xa0
   4765c:	sub	r3, r3, #200	; 0xc8
   47660:	cmp	r3, #0
   47664:	ble	4767c <fputs@plt+0x36508>
   47668:	ldrb	r1, [r6, r3]
   4766c:	add	r2, r2, r1
   47670:	sub	r3, r3, #200	; 0xc8
   47674:	cmp	r3, #0
   47678:	bgt	47668 <fputs@plt+0x364f4>
   4767c:	ldr	r3, [sp, #28]
   47680:	cmp	r3, r2
   47684:	movne	sl, #101	; 0x65
   47688:	beq	474fc <fputs@plt+0x36388>
   4768c:	b	4742c <fputs@plt+0x362b8>
   47690:	ldrb	r3, [r6, #20]
   47694:	ldrsh	r2, [r4, #150]	; 0x96
   47698:	cmp	r2, r3
   4769c:	strhne	r3, [r4, #150]	; 0x96
   476a0:	b	47528 <fputs@plt+0x363b4>
   476a4:	mov	r0, r4
   476a8:	bl	1ca88 <fputs@plt+0xb914>
   476ac:	str	r0, [sp, #36]	; 0x24
   476b0:	cmp	r7, #0
   476b4:	bne	47544 <fputs@plt+0x363d0>
   476b8:	ldr	r3, [sp, #36]	; 0x24
   476bc:	cmp	r3, #0
   476c0:	beq	4776c <fputs@plt+0x365f8>
   476c4:	ldrh	r3, [r3, #24]
   476c8:	eor	r3, r3, #8
   476cc:	ubfx	r3, r3, #3, #1
   476d0:	ldr	r0, [r4, #64]	; 0x40
   476d4:	ldr	r2, [r0]
   476d8:	cmp	r2, #0
   476dc:	bne	4757c <fputs@plt+0x36408>
   476e0:	ldr	r3, [sp, #36]	; 0x24
   476e4:	mov	r9, r7
   476e8:	b	475b8 <fputs@plt+0x36444>
   476ec:	ldr	r2, [r4, #160]	; 0xa0
   476f0:	ldr	r3, [sp, #32]
   476f4:	sub	r3, r3, #1
   476f8:	mov	sl, r2
   476fc:	asr	fp, r2, #31
   47700:	umull	r8, r9, r3, r2
   47704:	mla	r9, r3, fp, r9
   47708:	strd	r8, [sp]
   4770c:	mov	r1, r6
   47710:	bl	13940 <fputs@plt+0x27cc>
   47714:	mov	r9, r0
   47718:	ldr	r1, [sp, #32]
   4771c:	ldr	r3, [r4, #36]	; 0x24
   47720:	cmp	r3, r1
   47724:	strcc	r1, [r4, #36]	; 0x24
   47728:	ldr	r0, [r4, #96]	; 0x60
   4772c:	cmp	r0, #0
   47730:	beq	475a8 <fputs@plt+0x36434>
   47734:	mov	r2, r6
   47738:	bl	46838 <fputs@plt+0x356c4>
   4773c:	b	475a8 <fputs@plt+0x36434>
   47740:	ldr	ip, [r8, #24]!
   47744:	ldr	r0, [r8, #4]
   47748:	ldr	r1, [r8, #8]
   4774c:	ldr	r2, [r8, #12]
   47750:	str	ip, [r4, #112]	; 0x70
   47754:	str	r0, [r4, #116]	; 0x74
   47758:	str	r1, [r4, #120]	; 0x78
   4775c:	str	r2, [r4, #124]	; 0x7c
   47760:	b	47614 <fputs@plt+0x364a0>
   47764:	mov	sl, #101	; 0x65
   47768:	b	4742c <fputs@plt+0x362b8>
   4776c:	ldr	r0, [r4, #64]	; 0x40
   47770:	ldr	r3, [r0]
   47774:	cmp	r3, #0
   47778:	movne	r3, #1
   4777c:	bne	4757c <fputs@plt+0x36408>
   47780:	ldrb	r3, [r4, #21]
   47784:	orr	r3, r3, #2
   47788:	strb	r3, [r4, #21]
   4778c:	mov	r3, #1
   47790:	add	r2, sp, #36	; 0x24
   47794:	ldr	r1, [sp, #32]
   47798:	mov	r0, r4
   4779c:	bl	48c40 <fputs@plt+0x37acc>
   477a0:	ldrb	r3, [r4, #21]
   477a4:	bic	r3, r3, #2
   477a8:	strb	r3, [r4, #21]
   477ac:	subs	sl, r0, #0
   477b0:	bne	4742c <fputs@plt+0x362b8>
   477b4:	ldr	r0, [sp, #36]	; 0x24
   477b8:	ldrh	r3, [r0, #24]
   477bc:	bic	r3, r3, #16
   477c0:	strh	r3, [r0, #24]
   477c4:	bl	1627c <fputs@plt+0x5108>
   477c8:	ldr	r3, [sp, #36]	; 0x24
   477cc:	cmp	r3, #0
   477d0:	beq	4742c <fputs@plt+0x362b8>
   477d4:	ldr	r8, [r3, #4]
   477d8:	ldr	r2, [r4, #160]	; 0xa0
   477dc:	mov	r1, r6
   477e0:	mov	r0, r8
   477e4:	bl	10fdc <memcpy@plt>
   477e8:	ldr	r3, [r4, #204]	; 0xcc
   477ec:	ldr	r0, [sp, #36]	; 0x24
   477f0:	blx	r3
   477f4:	mov	r9, sl
   477f8:	b	47608 <fputs@plt+0x36494>
   477fc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   47800:	strd	r6, [sp, #8]
   47804:	strd	r8, [sp, #16]
   47808:	strd	sl, [sp, #24]
   4780c:	str	lr, [sp, #32]
   47810:	sub	sp, sp, #84	; 0x54
   47814:	mov	r5, r0
   47818:	mov	fp, r1
   4781c:	ldr	r6, [r0]
   47820:	mov	r3, #0
   47824:	str	r3, [sp, #64]	; 0x40
   47828:	mov	r3, #1
   4782c:	str	r3, [sp, #60]	; 0x3c
   47830:	add	r1, sp, #72	; 0x48
   47834:	ldr	r0, [r0, #68]	; 0x44
   47838:	bl	139b0 <fputs@plt+0x283c>
   4783c:	subs	sl, r0, #0
   47840:	movne	r8, #0
   47844:	beq	47884 <fputs@plt+0x36710>
   47848:	ldrb	r3, [r5, #13]
   4784c:	strb	r3, [r5, #19]
   47850:	cmp	fp, #0
   47854:	cmpne	r8, #0
   47858:	bne	47d78 <fputs@plt+0x36c04>
   4785c:	mov	r0, r5
   47860:	bl	1693c <fputs@plt+0x57c8>
   47864:	mov	r0, sl
   47868:	add	sp, sp, #84	; 0x54
   4786c:	ldrd	r4, [sp]
   47870:	ldrd	r6, [sp, #8]
   47874:	ldrd	r8, [sp, #16]
   47878:	ldrd	sl, [sp, #24]
   4787c:	add	sp, sp, #32
   47880:	pop	{pc}		; (ldr pc, [sp], #4)
   47884:	ldr	r7, [r5, #208]	; 0xd0
   47888:	ldr	r3, [r5]
   4788c:	ldr	r2, [r3, #8]
   47890:	add	r2, r2, #1
   47894:	mov	r1, r7
   47898:	ldr	r0, [r5, #68]	; 0x44
   4789c:	bl	20e0c <fputs@plt+0xfc98>
   478a0:	subs	r4, r0, #0
   478a4:	bne	47da4 <fputs@plt+0x36c30>
   478a8:	ldrb	r3, [r7]
   478ac:	cmp	r3, #0
   478b0:	bne	478e0 <fputs@plt+0x3676c>
   478b4:	ldr	r8, [sp, #60]	; 0x3c
   478b8:	cmp	r8, #0
   478bc:	beq	4790c <fputs@plt+0x36798>
   478c0:	mov	r1, r5
   478c4:	mov	r2, #0
   478c8:	mov	r3, #0
   478cc:	strd	r2, [r1, #80]!	; 0x50
   478d0:	str	r1, [sp, #32]
   478d4:	mov	r8, r4
   478d8:	mov	r6, fp
   478dc:	b	47b34 <fputs@plt+0x369c0>
   478e0:	add	r3, sp, #60	; 0x3c
   478e4:	mov	r2, #0
   478e8:	mov	r1, r7
   478ec:	mov	r0, r6
   478f0:	bl	13ac8 <fputs@plt+0x2954>
   478f4:	subs	sl, r0, #0
   478f8:	beq	478b4 <fputs@plt+0x36740>
   478fc:	mov	r8, r4
   47900:	b	47848 <fputs@plt+0x366d4>
   47904:	cmp	sl, #101	; 0x65
   47908:	bne	47848 <fputs@plt+0x366d4>
   4790c:	ldrb	r3, [r5, #13]
   47910:	strb	r3, [r5, #19]
   47914:	ldr	r4, [r5, #208]	; 0xd0
   47918:	ldr	r3, [r5]
   4791c:	ldr	r2, [r3, #8]
   47920:	add	r2, r2, #1
   47924:	mov	r1, r4
   47928:	ldr	r0, [r5, #68]	; 0x44
   4792c:	bl	20e0c <fputs@plt+0xfc98>
   47930:	subs	sl, r0, #0
   47934:	bne	47850 <fputs@plt+0x366dc>
   47938:	ldrb	r3, [r5, #17]
   4793c:	sub	r3, r3, #1
   47940:	uxtb	r3, r3
   47944:	cmp	r3, #2
   47948:	bhi	47bc0 <fputs@plt+0x36a4c>
   4794c:	ldrb	r1, [r4]
   47950:	mov	r2, #0
   47954:	subs	r1, r1, r2
   47958:	movne	r1, #1
   4795c:	mov	r0, r5
   47960:	bl	2464c <fputs@plt+0x134d8>
   47964:	subs	sl, r0, #0
   47968:	bne	47850 <fputs@plt+0x366dc>
   4796c:	ldrb	r3, [r4]
   47970:	cmp	r3, #0
   47974:	beq	47850 <fputs@plt+0x366dc>
   47978:	ldr	sl, [sp, #60]	; 0x3c
   4797c:	cmp	sl, #0
   47980:	beq	47850 <fputs@plt+0x366dc>
   47984:	ldr	r3, [r5]
   47988:	str	r3, [sp, #32]
   4798c:	ldr	r0, [r3, #4]
   47990:	lsl	r0, r0, #1
   47994:	asr	r1, r0, #31
   47998:	bl	1d420 <fputs@plt+0xc2ac>
   4799c:	subs	r2, r0, #0
   479a0:	mov	r7, r2
   479a4:	str	r2, [sp, #8]
   479a8:	beq	47d94 <fputs@plt+0x36c20>
   479ac:	ldr	r3, [sp, #32]
   479b0:	ldr	r3, [r3, #4]
   479b4:	str	r3, [sp, #16]
   479b8:	mov	r3, #0
   479bc:	str	r3, [sp]
   479c0:	movw	r3, #16385	; 0x4001
   479c4:	mov	r1, r4
   479c8:	ldr	r0, [sp, #32]
   479cc:	bl	13a74 <fputs@plt+0x2900>
   479d0:	subs	sl, r0, #0
   479d4:	movne	r9, #0
   479d8:	beq	47bd8 <fputs@plt+0x36a64>
   479dc:	mov	r0, r9
   479e0:	bl	2143c <fputs@plt+0x102c8>
   479e4:	ldr	r4, [sp, #8]
   479e8:	mov	r0, r4
   479ec:	bl	138d4 <fputs@plt+0x2760>
   479f0:	mov	r0, r4
   479f4:	bl	2143c <fputs@plt+0x102c8>
   479f8:	b	47850 <fputs@plt+0x366dc>
   479fc:	ldr	ip, [r5, #156]	; 0x9c
   47a00:	ldr	r2, [r5, #160]	; 0xa0
   47a04:	add	r2, r2, #8
   47a08:	asr	r3, r2, #31
   47a0c:	ldrd	r0, [sp, #72]	; 0x48
   47a10:	subs	r0, r0, ip
   47a14:	sbc	r1, r1, #0
   47a18:	bl	85024 <fputs@plt+0x73eb0>
   47a1c:	str	r0, [sp, #68]	; 0x44
   47a20:	b	47b68 <fputs@plt+0x369f4>
   47a24:	ldr	r2, [r5, #156]	; 0x9c
   47a28:	mov	r1, #0
   47a2c:	mov	r3, r1
   47a30:	ldrd	r0, [r5, #80]	; 0x50
   47a34:	strd	r0, [sp, #8]
   47a38:	ldr	r1, [r5, #88]	; 0x58
   47a3c:	ldr	r0, [r5, #92]	; 0x5c
   47a40:	strd	r2, [sp, #24]
   47a44:	adds	r3, r2, r1
   47a48:	str	r3, [sp, #16]
   47a4c:	ldr	r3, [sp, #28]
   47a50:	adc	r3, r3, r0
   47a54:	str	r3, [sp, #20]
   47a58:	ldrd	r2, [sp, #16]
   47a5c:	ldrd	r0, [sp, #8]
   47a60:	cmp	r3, r1
   47a64:	cmpeq	r2, r0
   47a68:	beq	47aa0 <fputs@plt+0x3692c>
   47a6c:	ldrd	r2, [sp, #8]
   47a70:	ldrd	r0, [sp, #24]
   47a74:	cmp	r1, r3
   47a78:	cmpeq	r0, r2
   47a7c:	bne	47b34 <fputs@plt+0x369c0>
   47a80:	ldr	r1, [sp, #64]	; 0x40
   47a84:	mov	r0, r5
   47a88:	bl	1cc48 <fputs@plt+0xbad4>
   47a8c:	cmp	r0, #0
   47a90:	bne	47db0 <fputs@plt+0x36c3c>
   47a94:	ldr	r3, [sp, #64]	; 0x40
   47a98:	str	r3, [r5, #28]
   47a9c:	b	47b8c <fputs@plt+0x36a18>
   47aa0:	ldr	r0, [sp, #72]	; 0x48
   47aa4:	ldr	r2, [r5, #160]	; 0xa0
   47aa8:	add	r2, r2, #8
   47aac:	asr	r3, r2, #31
   47ab0:	ldr	r1, [sp, #8]
   47ab4:	subs	r0, r0, r1
   47ab8:	ldr	r1, [sp, #76]	; 0x4c
   47abc:	ldr	ip, [sp, #12]
   47ac0:	sbc	r1, r1, ip
   47ac4:	bl	85024 <fputs@plt+0x73eb0>
   47ac8:	str	r0, [sp, #68]	; 0x44
   47acc:	b	47b74 <fputs@plt+0x36a00>
   47ad0:	mov	r0, r5
   47ad4:	bl	1ce3c <fputs@plt+0xbcc8>
   47ad8:	str	r7, [sp]
   47adc:	mov	r3, r9
   47ae0:	mov	r2, r7
   47ae4:	ldr	r1, [sp, #32]
   47ae8:	mov	r0, r5
   47aec:	bl	473dc <fputs@plt+0x36268>
   47af0:	cmp	r0, #0
   47af4:	bne	47b20 <fputs@plt+0x369ac>
   47af8:	add	r8, r8, #1
   47afc:	add	r4, r4, #1
   47b00:	ldr	r3, [sp, #68]	; 0x44
   47b04:	cmp	r3, r4
   47b08:	bls	47b18 <fputs@plt+0x369a4>
   47b0c:	cmp	r0, #0
   47b10:	beq	47ad8 <fputs@plt+0x36964>
   47b14:	b	47ad0 <fputs@plt+0x3695c>
   47b18:	mov	r6, r0
   47b1c:	b	47b34 <fputs@plt+0x369c0>
   47b20:	cmp	r0, #101	; 0x65
   47b24:	bne	47bac <fputs@plt+0x36a38>
   47b28:	ldrd	r2, [sp, #72]	; 0x48
   47b2c:	strd	r2, [r5, #80]	; 0x50
   47b30:	mov	r6, sl
   47b34:	add	r3, sp, #64	; 0x40
   47b38:	str	r3, [sp, #4]
   47b3c:	add	r3, sp, #68	; 0x44
   47b40:	str	r3, [sp]
   47b44:	ldrd	r2, [sp, #72]	; 0x48
   47b48:	mov	r1, fp
   47b4c:	mov	r0, r5
   47b50:	bl	23ee0 <fputs@plt+0x12d6c>
   47b54:	subs	sl, r0, #0
   47b58:	bne	47904 <fputs@plt+0x36790>
   47b5c:	ldr	r3, [sp, #68]	; 0x44
   47b60:	cmn	r3, #1
   47b64:	beq	479fc <fputs@plt+0x36888>
   47b68:	ldr	r3, [sp, #68]	; 0x44
   47b6c:	orrs	r3, fp, r3
   47b70:	beq	47a24 <fputs@plt+0x368b0>
   47b74:	ldr	r0, [r5, #156]	; 0x9c
   47b78:	mov	r1, #0
   47b7c:	ldrd	r2, [r5, #80]	; 0x50
   47b80:	cmp	r3, r1
   47b84:	cmpeq	r2, r0
   47b88:	beq	47a80 <fputs@plt+0x3690c>
   47b8c:	ldr	r3, [sp, #68]	; 0x44
   47b90:	cmp	r3, #0
   47b94:	beq	47b34 <fputs@plt+0x369c0>
   47b98:	mov	r4, #0
   47b9c:	mov	r7, r4
   47ba0:	mov	r9, #1
   47ba4:	mov	r0, r6
   47ba8:	b	47b0c <fputs@plt+0x36998>
   47bac:	movw	r3, #522	; 0x20a
   47bb0:	cmp	r0, r3
   47bb4:	movne	sl, r0
   47bb8:	bne	47848 <fputs@plt+0x366d4>
   47bbc:	b	4790c <fputs@plt+0x36798>
   47bc0:	mov	r1, #0
   47bc4:	mov	r0, r5
   47bc8:	bl	16b74 <fputs@plt+0x5a00>
   47bcc:	subs	sl, r0, #0
   47bd0:	bne	47850 <fputs@plt+0x366dc>
   47bd4:	b	4794c <fputs@plt+0x367d8>
   47bd8:	add	r1, sp, #48	; 0x30
   47bdc:	str	r7, [sp, #8]
   47be0:	mov	r0, r7
   47be4:	bl	139b0 <fputs@plt+0x283c>
   47be8:	subs	sl, r0, #0
   47bec:	movne	r9, #0
   47bf0:	bne	479dc <fputs@plt+0x36868>
   47bf4:	ldr	r3, [sp, #32]
   47bf8:	ldr	r3, [r3, #8]
   47bfc:	add	r3, r3, #1
   47c00:	mov	r1, r3
   47c04:	str	r3, [sp, #36]	; 0x24
   47c08:	ldrd	r2, [sp, #48]	; 0x30
   47c0c:	adds	r6, r2, r1
   47c10:	adc	r7, r3, r1, asr #31
   47c14:	adds	r0, r6, #1
   47c18:	adc	r1, r7, #0
   47c1c:	bl	13c74 <fputs@plt+0x2b00>
   47c20:	subs	r9, r0, #0
   47c24:	moveq	sl, #7
   47c28:	beq	479dc <fputs@plt+0x36868>
   47c2c:	ldr	r7, [sp, #48]	; 0x30
   47c30:	mov	r2, #0
   47c34:	mov	r3, #0
   47c38:	strd	r2, [sp]
   47c3c:	mov	r2, r7
   47c40:	mov	r1, r9
   47c44:	ldr	r6, [sp, #8]
   47c48:	mov	r0, r6
   47c4c:	bl	13910 <fputs@plt+0x279c>
   47c50:	subs	sl, r0, #0
   47c54:	bne	479dc <fputs@plt+0x36868>
   47c58:	ldr	r3, [sp, #48]	; 0x30
   47c5c:	mov	r2, #0
   47c60:	strb	r2, [r9, r3]
   47c64:	ldrd	r2, [sp, #48]	; 0x30
   47c68:	cmp	r2, #1
   47c6c:	sbcs	r1, r3, #0
   47c70:	blt	47d58 <fputs@plt+0x36be4>
   47c74:	ldr	r3, [sp, #16]
   47c78:	add	r3, r6, r3
   47c7c:	str	r3, [sp, #16]
   47c80:	add	r7, r7, #1
   47c84:	add	r3, r9, r7
   47c88:	str	r3, [sp, #24]
   47c8c:	mov	r7, r9
   47c90:	ldr	r6, [sp, #32]
   47c94:	b	47cc0 <fputs@plt+0x36b4c>
   47c98:	mov	r0, r7
   47c9c:	bl	1c2f8 <fputs@plt+0xb184>
   47ca0:	add	r0, r0, #1
   47ca4:	add	r7, r7, r0
   47ca8:	sub	r0, r7, r9
   47cac:	asr	r1, r0, #31
   47cb0:	ldrd	r2, [sp, #48]	; 0x30
   47cb4:	cmp	r0, r2
   47cb8:	sbcs	r3, r1, r3
   47cbc:	bge	47d54 <fputs@plt+0x36be0>
   47cc0:	add	r3, sp, #44	; 0x2c
   47cc4:	mov	r2, #0
   47cc8:	mov	r1, r7
   47ccc:	mov	r0, r6
   47cd0:	bl	13ac8 <fputs@plt+0x2954>
   47cd4:	subs	sl, r0, #0
   47cd8:	bne	479dc <fputs@plt+0x36868>
   47cdc:	ldr	r3, [sp, #44]	; 0x2c
   47ce0:	cmp	r3, #0
   47ce4:	beq	47c98 <fputs@plt+0x36b24>
   47ce8:	mov	r3, #0
   47cec:	str	r3, [sp]
   47cf0:	movw	r3, #2049	; 0x801
   47cf4:	ldr	r2, [sp, #16]
   47cf8:	mov	r1, r7
   47cfc:	mov	r0, r6
   47d00:	bl	13a74 <fputs@plt+0x2900>
   47d04:	subs	sl, r0, #0
   47d08:	bne	479dc <fputs@plt+0x36868>
   47d0c:	ldr	r2, [sp, #36]	; 0x24
   47d10:	ldr	r1, [sp, #24]
   47d14:	ldr	r0, [sp, #16]
   47d18:	bl	20e0c <fputs@plt+0xfc98>
   47d1c:	mov	sl, r0
   47d20:	ldr	r0, [sp, #16]
   47d24:	bl	138d4 <fputs@plt+0x2760>
   47d28:	cmp	sl, #0
   47d2c:	bne	479dc <fputs@plt+0x36868>
   47d30:	ldr	r0, [sp, #24]
   47d34:	ldrb	r3, [r0]
   47d38:	cmp	r3, #0
   47d3c:	beq	47c98 <fputs@plt+0x36b24>
   47d40:	mov	r1, r4
   47d44:	bl	11150 <strcmp@plt>
   47d48:	subs	sl, r0, #0
   47d4c:	bne	47c98 <fputs@plt+0x36b24>
   47d50:	b	479dc <fputs@plt+0x36868>
   47d54:	str	r6, [sp, #32]
   47d58:	ldr	r0, [sp, #8]
   47d5c:	bl	138d4 <fputs@plt+0x2760>
   47d60:	mov	r2, #0
   47d64:	mov	r1, r4
   47d68:	ldr	r0, [sp, #32]
   47d6c:	bl	13aac <fputs@plt+0x2938>
   47d70:	mov	sl, r0
   47d74:	b	479dc <fputs@plt+0x36868>
   47d78:	ldr	r3, [r5, #180]	; 0xb4
   47d7c:	mov	r2, r8
   47d80:	movw	r1, #52152	; 0xcbb8
   47d84:	movt	r1, #8
   47d88:	movw	r0, #539	; 0x21b
   47d8c:	bl	34ee0 <fputs@plt+0x23d6c>
   47d90:	b	4785c <fputs@plt+0x366e8>
   47d94:	mov	r0, #0
   47d98:	bl	2143c <fputs@plt+0x102c8>
   47d9c:	mov	sl, #7
   47da0:	b	47850 <fputs@plt+0x366dc>
   47da4:	mov	r8, sl
   47da8:	mov	sl, r4
   47dac:	b	47848 <fputs@plt+0x366d4>
   47db0:	mov	sl, r0
   47db4:	b	47848 <fputs@plt+0x366d4>
   47db8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   47dbc:	strd	r6, [sp, #8]
   47dc0:	strd	r8, [sp, #16]
   47dc4:	str	sl, [sp, #24]
   47dc8:	str	lr, [sp, #28]
   47dcc:	sub	sp, sp, #40	; 0x28
   47dd0:	ldrb	r3, [r0, #16]
   47dd4:	cmp	r3, #0
   47dd8:	beq	47de8 <fputs@plt+0x36c74>
   47ddc:	ldr	r5, [r0, #44]	; 0x2c
   47de0:	cmp	r5, #0
   47de4:	bne	47ee8 <fputs@plt+0x36d74>
   47de8:	mov	r4, r0
   47dec:	ldr	r0, [r0, #216]	; 0xd8
   47df0:	cmp	r0, #0
   47df4:	bne	4829c <fputs@plt+0x37128>
   47df8:	ldrb	r3, [r4, #17]
   47dfc:	cmp	r3, #0
   47e00:	movne	r5, #0
   47e04:	bne	48248 <fputs@plt+0x370d4>
   47e08:	mov	r1, #1
   47e0c:	mov	r0, r4
   47e10:	bl	16adc <fputs@plt+0x5968>
   47e14:	subs	r5, r0, #0
   47e18:	bne	47ee0 <fputs@plt+0x36d6c>
   47e1c:	ldrb	r3, [r4, #18]
   47e20:	cmp	r3, #1
   47e24:	bls	47e80 <fputs@plt+0x36d0c>
   47e28:	ldrb	r3, [r4, #15]
   47e2c:	cmp	r3, #0
   47e30:	movne	r5, #776	; 0x308
   47e34:	bne	47ee0 <fputs@plt+0x36d6c>
   47e38:	mov	r1, #4
   47e3c:	mov	r0, r4
   47e40:	bl	16820 <fputs@plt+0x56ac>
   47e44:	cmp	r0, #0
   47e48:	bne	48364 <fputs@plt+0x371f0>
   47e4c:	ldr	r3, [r4, #68]	; 0x44
   47e50:	ldr	r3, [r3]
   47e54:	cmp	r3, #0
   47e58:	beq	480cc <fputs@plt+0x36f58>
   47e5c:	mov	r0, r4
   47e60:	bl	16b30 <fputs@plt+0x59bc>
   47e64:	subs	r6, r0, #0
   47e68:	beq	48170 <fputs@plt+0x36ffc>
   47e6c:	mov	r1, r6
   47e70:	mov	r0, r4
   47e74:	bl	16918 <fputs@plt+0x57a4>
   47e78:	mov	r5, r6
   47e7c:	b	47ee0 <fputs@plt+0x36d6c>
   47e80:	ldr	r9, [r4]
   47e84:	mov	r3, #1
   47e88:	str	r3, [sp, #12]
   47e8c:	ldr	r3, [r4, #68]	; 0x44
   47e90:	ldr	r7, [r3]
   47e94:	cmp	r7, #0
   47e98:	beq	47f08 <fputs@plt+0x36d94>
   47e9c:	mov	r3, #0
   47ea0:	str	r3, [sp, #16]
   47ea4:	ldr	r0, [r4, #64]	; 0x40
   47ea8:	ldr	r3, [r0]
   47eac:	ldr	r3, [r3, #36]	; 0x24
   47eb0:	add	r1, sp, #16
   47eb4:	blx	r3
   47eb8:	subs	r6, r0, #0
   47ebc:	movne	r8, r5
   47ec0:	bne	47ed4 <fputs@plt+0x36d60>
   47ec4:	ldr	r8, [sp, #16]
   47ec8:	cmp	r8, #0
   47ecc:	movne	r8, r6
   47ed0:	beq	47f34 <fputs@plt+0x36dc0>
   47ed4:	cmp	r6, #0
   47ed8:	movne	r5, r6
   47edc:	beq	48040 <fputs@plt+0x36ecc>
   47ee0:	mov	r0, r4
   47ee4:	bl	24520 <fputs@plt+0x133ac>
   47ee8:	mov	r0, r5
   47eec:	add	sp, sp, #40	; 0x28
   47ef0:	ldrd	r4, [sp]
   47ef4:	ldrd	r6, [sp, #8]
   47ef8:	ldrd	r8, [sp, #16]
   47efc:	ldr	sl, [sp, #24]
   47f00:	add	sp, sp, #28
   47f04:	pop	{pc}		; (ldr pc, [sp], #4)
   47f08:	add	r3, sp, #12
   47f0c:	mov	r2, #0
   47f10:	ldr	r1, [r4, #180]	; 0xb4
   47f14:	mov	r0, r9
   47f18:	bl	13ac8 <fputs@plt+0x2954>
   47f1c:	cmp	r0, #0
   47f20:	bne	4836c <fputs@plt+0x371f8>
   47f24:	ldr	r3, [sp, #12]
   47f28:	cmp	r3, #0
   47f2c:	beq	48048 <fputs@plt+0x36ed4>
   47f30:	b	47e9c <fputs@plt+0x36d28>
   47f34:	add	r1, sp, #20
   47f38:	mov	r0, r4
   47f3c:	bl	16e60 <fputs@plt+0x5cec>
   47f40:	subs	r6, r0, #0
   47f44:	bne	47ed4 <fputs@plt+0x36d60>
   47f48:	ldr	r3, [sp, #20]
   47f4c:	orrs	r3, r7, r3
   47f50:	beq	47fac <fputs@plt+0x36e38>
   47f54:	cmp	r7, #0
   47f58:	beq	47ffc <fputs@plt+0x36e88>
   47f5c:	mov	r3, #0
   47f60:	strb	r3, [sp, #24]
   47f64:	mov	r2, #0
   47f68:	mov	r3, #0
   47f6c:	strd	r2, [sp]
   47f70:	mov	r2, #1
   47f74:	add	r1, sp, #24
   47f78:	ldr	r0, [r4, #68]	; 0x44
   47f7c:	bl	13910 <fputs@plt+0x279c>
   47f80:	mov	r9, r0
   47f84:	movw	r3, #522	; 0x20a
   47f88:	cmp	r0, r3
   47f8c:	beq	48038 <fputs@plt+0x36ec4>
   47f90:	cmp	r7, #0
   47f94:	beq	483ac <fputs@plt+0x37238>
   47f98:	ldrb	r8, [sp, #24]
   47f9c:	adds	r8, r8, #0
   47fa0:	movne	r8, #1
   47fa4:	mov	r6, r9
   47fa8:	b	47ed4 <fputs@plt+0x36d60>
   47fac:	bl	13bd8 <fputs@plt+0x2a64>
   47fb0:	mov	r1, #2
   47fb4:	mov	r0, r4
   47fb8:	bl	16820 <fputs@plt+0x56ac>
   47fbc:	cmp	r0, #0
   47fc0:	beq	47fd0 <fputs@plt+0x36e5c>
   47fc4:	bl	13c04 <fputs@plt+0x2a90>
   47fc8:	mov	r8, r6
   47fcc:	b	47ed4 <fputs@plt+0x36d60>
   47fd0:	mov	r2, #0
   47fd4:	ldr	r1, [r4, #180]	; 0xb4
   47fd8:	mov	r0, r9
   47fdc:	bl	13aac <fputs@plt+0x2938>
   47fe0:	ldrb	r3, [r4, #4]
   47fe4:	cmp	r3, #0
   47fe8:	bne	47fc4 <fputs@plt+0x36e50>
   47fec:	mov	r1, #1
   47ff0:	mov	r0, r4
   47ff4:	bl	167b4 <fputs@plt+0x5640>
   47ff8:	b	47fc4 <fputs@plt+0x36e50>
   47ffc:	movw	r3, #2049	; 0x801
   48000:	str	r3, [sp, #24]
   48004:	add	r2, sp, #24
   48008:	str	r2, [sp]
   4800c:	ldr	r2, [r4, #68]	; 0x44
   48010:	ldr	r1, [r4, #180]	; 0xb4
   48014:	mov	r0, r9
   48018:	bl	13a74 <fputs@plt+0x2900>
   4801c:	subs	sl, r0, #0
   48020:	beq	48374 <fputs@plt+0x37200>
   48024:	cmp	sl, #14
   48028:	moveq	r8, #1
   4802c:	movne	r8, r6
   48030:	movne	r6, sl
   48034:	b	47ed4 <fputs@plt+0x36d60>
   48038:	mov	r9, r6
   4803c:	b	47f98 <fputs@plt+0x36e24>
   48040:	cmp	r8, #0
   48044:	bne	47e28 <fputs@plt+0x36cb4>
   48048:	ldrb	r3, [r4, #13]
   4804c:	cmp	r3, #0
   48050:	bne	4822c <fputs@plt+0x370b8>
   48054:	ldrb	r3, [r4, #24]
   48058:	cmp	r3, #0
   4805c:	bne	4819c <fputs@plt+0x37028>
   48060:	add	r1, sp, #24
   48064:	mov	r0, r4
   48068:	bl	16e60 <fputs@plt+0x5cec>
   4806c:	subs	r5, r0, #0
   48070:	bne	48290 <fputs@plt+0x3711c>
   48074:	ldr	r3, [sp, #24]
   48078:	cmp	r3, #0
   4807c:	bne	48310 <fputs@plt+0x3719c>
   48080:	mov	r2, #0
   48084:	ldr	r1, [r4, #220]	; 0xdc
   48088:	ldr	r0, [r4]
   4808c:	bl	13aac <fputs@plt+0x2938>
   48090:	movw	r3, #5898	; 0x170a
   48094:	cmp	r0, r3
   48098:	moveq	r3, #0
   4809c:	streq	r3, [sp, #20]
   480a0:	beq	480b8 <fputs@plt+0x36f44>
   480a4:	mov	r3, #0
   480a8:	str	r3, [sp, #20]
   480ac:	cmp	r0, r3
   480b0:	movne	r5, r0
   480b4:	bne	4822c <fputs@plt+0x370b8>
   480b8:	ldrb	r3, [r4, #5]
   480bc:	cmp	r3, #5
   480c0:	moveq	r3, #0
   480c4:	strbeq	r3, [r4, #5]
   480c8:	b	4822c <fputs@plt+0x370b8>
   480cc:	ldr	r7, [r4]
   480d0:	add	r3, sp, #20
   480d4:	mov	r2, #0
   480d8:	ldr	r1, [r4, #180]	; 0xb4
   480dc:	mov	r0, r7
   480e0:	bl	13ac8 <fputs@plt+0x2954>
   480e4:	subs	r6, r0, #0
   480e8:	bne	480f8 <fputs@plt+0x36f84>
   480ec:	ldr	r6, [sp, #20]
   480f0:	cmp	r6, #0
   480f4:	bne	48120 <fputs@plt+0x36fac>
   480f8:	ldr	r3, [r4, #68]	; 0x44
   480fc:	ldr	r3, [r3]
   48100:	cmp	r3, #0
   48104:	bne	47e5c <fputs@plt+0x36ce8>
   48108:	ldrb	r3, [r4, #4]
   4810c:	cmp	r3, #0
   48110:	beq	4818c <fputs@plt+0x37018>
   48114:	cmp	r6, #0
   48118:	beq	48048 <fputs@plt+0x36ed4>
   4811c:	b	47e6c <fputs@plt+0x36cf8>
   48120:	mov	r3, #0
   48124:	str	r3, [sp, #24]
   48128:	add	r3, sp, #24
   4812c:	str	r3, [sp]
   48130:	movw	r3, #2050	; 0x802
   48134:	ldr	r2, [r4, #68]	; 0x44
   48138:	ldr	r1, [r4, #180]	; 0xb4
   4813c:	mov	r0, r7
   48140:	bl	13a74 <fputs@plt+0x2900>
   48144:	subs	r6, r0, #0
   48148:	bne	480f8 <fputs@plt+0x36f84>
   4814c:	ldr	r6, [sp, #24]
   48150:	ands	r6, r6, #1
   48154:	beq	480f8 <fputs@plt+0x36f84>
   48158:	movw	r0, #49095	; 0xbfc7
   4815c:	bl	3868c <fputs@plt+0x27518>
   48160:	mov	r6, r0
   48164:	ldr	r0, [r4, #68]	; 0x44
   48168:	bl	138d4 <fputs@plt+0x2760>
   4816c:	b	480f8 <fputs@plt+0x36f84>
   48170:	mov	r1, #1
   48174:	mov	r0, r4
   48178:	bl	477fc <fputs@plt+0x36688>
   4817c:	mov	r6, r0
   48180:	mov	r3, #0
   48184:	strb	r3, [r4, #17]
   48188:	b	48114 <fputs@plt+0x36fa0>
   4818c:	mov	r1, #1
   48190:	mov	r0, r4
   48194:	bl	167b4 <fputs@plt+0x5640>
   48198:	b	48114 <fputs@plt+0x36fa0>
   4819c:	mov	r3, #0
   481a0:	str	r3, [sp, #20]
   481a4:	add	r1, sp, #20
   481a8:	mov	r0, r4
   481ac:	bl	16e60 <fputs@plt+0x5cec>
   481b0:	subs	r5, r0, #0
   481b4:	bne	48248 <fputs@plt+0x370d4>
   481b8:	ldr	r3, [sp, #20]
   481bc:	cmp	r3, #0
   481c0:	beq	481f8 <fputs@plt+0x37084>
   481c4:	mov	r2, #24
   481c8:	mov	r3, #0
   481cc:	strd	r2, [sp]
   481d0:	mov	r2, #16
   481d4:	add	r1, sp, #24
   481d8:	ldr	r0, [r4, #64]	; 0x40
   481dc:	bl	13910 <fputs@plt+0x279c>
   481e0:	movw	r2, #522	; 0x20a
   481e4:	cmp	r0, #0
   481e8:	cmpne	r0, r2
   481ec:	beq	48208 <fputs@plt+0x37094>
   481f0:	mov	r5, r0
   481f4:	b	48248 <fputs@plt+0x370d4>
   481f8:	mov	r2, #0
   481fc:	mov	r3, #0
   48200:	strd	r2, [sp, #24]
   48204:	strd	r2, [sp, #32]
   48208:	mov	r2, #16
   4820c:	add	r1, sp, #24
   48210:	add	r0, r4, #112	; 0x70
   48214:	bl	10ea4 <memcmp@plt>
   48218:	cmp	r0, #0
   4821c:	bne	48260 <fputs@plt+0x370ec>
   48220:	ldrb	r3, [r4, #13]
   48224:	cmp	r3, #0
   48228:	beq	48060 <fputs@plt+0x36eec>
   4822c:	ldr	r0, [r4, #216]	; 0xd8
   48230:	cmp	r0, #0
   48234:	bne	4829c <fputs@plt+0x37128>
   48238:	ldrb	r3, [r4, #17]
   4823c:	cmp	r3, #0
   48240:	cmpeq	r5, #0
   48244:	beq	48350 <fputs@plt+0x371dc>
   48248:	cmp	r5, #0
   4824c:	bne	47ee0 <fputs@plt+0x36d6c>
   48250:	mov	r3, #1
   48254:	strb	r3, [r4, #17]
   48258:	strb	r3, [r4, #24]
   4825c:	b	47ee8 <fputs@plt+0x36d74>
   48260:	mov	r0, r4
   48264:	bl	1ce3c <fputs@plt+0xbcc8>
   48268:	ldrb	r3, [r4, #23]
   4826c:	cmp	r3, #0
   48270:	beq	48220 <fputs@plt+0x370ac>
   48274:	mov	r3, #0
   48278:	str	r3, [sp]
   4827c:	mov	r2, #0
   48280:	mov	r3, #0
   48284:	ldr	r0, [r4, #64]	; 0x40
   48288:	bl	13a50 <fputs@plt+0x28dc>
   4828c:	b	48220 <fputs@plt+0x370ac>
   48290:	ldr	r0, [r4, #216]	; 0xd8
   48294:	cmp	r0, #0
   48298:	beq	47ee0 <fputs@plt+0x36d6c>
   4829c:	mov	r6, #0
   482a0:	str	r6, [sp, #24]
   482a4:	bl	16f5c <fputs@plt+0x5de8>
   482a8:	ldr	r8, [r4, #216]	; 0xd8
   482ac:	mov	r7, r6
   482b0:	add	r6, r6, #1
   482b4:	mov	r3, r6
   482b8:	mov	r2, r7
   482bc:	add	r1, sp, #24
   482c0:	mov	r0, r8
   482c4:	bl	44658 <fputs@plt+0x334e4>
   482c8:	mov	r5, r0
   482cc:	cmn	r0, #1
   482d0:	beq	482b0 <fputs@plt+0x3713c>
   482d4:	ldr	r3, [sp, #24]
   482d8:	orrs	r3, r0, r3
   482dc:	beq	48238 <fputs@plt+0x370c4>
   482e0:	mov	r0, r4
   482e4:	bl	1ce3c <fputs@plt+0xbcc8>
   482e8:	ldrb	r3, [r4, #23]
   482ec:	cmp	r3, #0
   482f0:	beq	48238 <fputs@plt+0x370c4>
   482f4:	mov	r3, #0
   482f8:	str	r3, [sp]
   482fc:	mov	r2, #0
   48300:	mov	r3, #0
   48304:	ldr	r0, [r4, #64]	; 0x40
   48308:	bl	13a50 <fputs@plt+0x28dc>
   4830c:	b	48238 <fputs@plt+0x370c4>
   48310:	add	r3, sp, #20
   48314:	mov	r2, #0
   48318:	ldr	r1, [r4, #220]	; 0xdc
   4831c:	ldr	r0, [r4]
   48320:	bl	13ac8 <fputs@plt+0x2954>
   48324:	cmp	r0, #0
   48328:	movne	r5, r0
   4832c:	bne	4822c <fputs@plt+0x370b8>
   48330:	ldr	r3, [sp, #20]
   48334:	cmp	r3, #0
   48338:	beq	480b8 <fputs@plt+0x36f44>
   4833c:	mov	r1, #0
   48340:	mov	r0, r4
   48344:	bl	274c8 <fputs@plt+0x16354>
   48348:	mov	r5, r0
   4834c:	b	4822c <fputs@plt+0x370b8>
   48350:	add	r1, r4, #28
   48354:	mov	r0, r4
   48358:	bl	16e60 <fputs@plt+0x5cec>
   4835c:	mov	r5, r0
   48360:	b	48248 <fputs@plt+0x370d4>
   48364:	mov	r5, r0
   48368:	b	47ee0 <fputs@plt+0x36d6c>
   4836c:	mov	r5, r0
   48370:	b	47ee0 <fputs@plt+0x36d6c>
   48374:	mov	r3, #0
   48378:	strb	r3, [sp, #24]
   4837c:	mov	r2, #0
   48380:	mov	r3, #0
   48384:	strd	r2, [sp]
   48388:	mov	r2, #1
   4838c:	add	r1, sp, #24
   48390:	ldr	r0, [r4, #68]	; 0x44
   48394:	bl	13910 <fputs@plt+0x279c>
   48398:	mov	r9, r0
   4839c:	movw	r3, #522	; 0x20a
   483a0:	cmp	r0, r3
   483a4:	bne	47f90 <fputs@plt+0x36e1c>
   483a8:	mov	r9, sl
   483ac:	ldr	r0, [r4, #68]	; 0x44
   483b0:	bl	138d4 <fputs@plt+0x2760>
   483b4:	b	47f98 <fputs@plt+0x36e24>
   483b8:	strd	r4, [sp, #-16]!
   483bc:	str	r6, [sp, #8]
   483c0:	str	lr, [sp, #12]
   483c4:	mov	r4, r0
   483c8:	ldrb	r3, [r0, #16]
   483cc:	cmp	r3, #0
   483d0:	beq	483e0 <fputs@plt+0x3726c>
   483d4:	sub	r3, r1, #2
   483d8:	bics	r3, r3, #2
   483dc:	bne	48410 <fputs@plt+0x3729c>
   483e0:	ldrb	r3, [r4, #5]
   483e4:	cmp	r3, r1
   483e8:	beq	48410 <fputs@plt+0x3729c>
   483ec:	strb	r1, [r4, #5]
   483f0:	ldrb	r2, [r4, #4]
   483f4:	cmp	r2, #0
   483f8:	bne	48408 <fputs@plt+0x37294>
   483fc:	and	r3, r3, #5
   48400:	cmp	r3, #1
   48404:	beq	48424 <fputs@plt+0x372b0>
   48408:	cmp	r1, #2
   4840c:	beq	484d4 <fputs@plt+0x37360>
   48410:	ldrb	r0, [r4, #5]
   48414:	ldrd	r4, [sp]
   48418:	ldr	r6, [sp, #8]
   4841c:	add	sp, sp, #12
   48420:	pop	{pc}		; (ldr pc, [sp], #4)
   48424:	tst	r1, #1
   48428:	bne	48408 <fputs@plt+0x37294>
   4842c:	ldr	r0, [r4, #68]	; 0x44
   48430:	bl	138d4 <fputs@plt+0x2760>
   48434:	ldrb	r3, [r4, #18]
   48438:	cmp	r3, #1
   4843c:	bhi	48468 <fputs@plt+0x372f4>
   48440:	ldrb	r5, [r4, #17]
   48444:	cmp	r5, #0
   48448:	beq	4847c <fputs@plt+0x37308>
   4844c:	ldrb	r3, [r4, #17]
   48450:	cmp	r3, #1
   48454:	bne	484ac <fputs@plt+0x37338>
   48458:	mov	r1, #2
   4845c:	mov	r0, r4
   48460:	bl	16820 <fputs@plt+0x56ac>
   48464:	b	48490 <fputs@plt+0x3731c>
   48468:	mov	r2, #0
   4846c:	ldr	r1, [r4, #180]	; 0xb4
   48470:	ldr	r0, [r4]
   48474:	bl	13aac <fputs@plt+0x2938>
   48478:	b	48410 <fputs@plt+0x3729c>
   4847c:	mov	r0, r4
   48480:	bl	47db8 <fputs@plt+0x36c44>
   48484:	ldrb	r3, [r4, #17]
   48488:	cmp	r3, #1
   4848c:	beq	48458 <fputs@plt+0x372e4>
   48490:	cmp	r0, #0
   48494:	beq	484ac <fputs@plt+0x37338>
   48498:	cmp	r5, #0
   4849c:	bne	48410 <fputs@plt+0x3729c>
   484a0:	mov	r0, r4
   484a4:	bl	24520 <fputs@plt+0x133ac>
   484a8:	b	48410 <fputs@plt+0x3729c>
   484ac:	mov	r2, #0
   484b0:	ldr	r1, [r4, #180]	; 0xb4
   484b4:	ldr	r0, [r4]
   484b8:	bl	13aac <fputs@plt+0x2938>
   484bc:	cmp	r5, #1
   484c0:	bne	48498 <fputs@plt+0x37324>
   484c4:	mov	r1, #1
   484c8:	mov	r0, r4
   484cc:	bl	167b4 <fputs@plt+0x5640>
   484d0:	b	48410 <fputs@plt+0x3729c>
   484d4:	ldr	r0, [r4, #68]	; 0x44
   484d8:	bl	138d4 <fputs@plt+0x2760>
   484dc:	b	48410 <fputs@plt+0x3729c>
   484e0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   484e4:	strd	r6, [sp, #8]
   484e8:	strd	r8, [sp, #16]
   484ec:	strd	sl, [sp, #24]
   484f0:	str	lr, [sp, #32]
   484f4:	sub	sp, sp, #52	; 0x34
   484f8:	ldr	r8, [r0, #44]	; 0x2c
   484fc:	cmp	r8, #0
   48500:	bne	488b4 <fputs@plt+0x37740>
   48504:	ldr	r3, [r0, #104]	; 0x68
   48508:	cmp	r3, r2
   4850c:	ble	488b4 <fputs@plt+0x37740>
   48510:	mov	r9, r1
   48514:	mov	r4, r0
   48518:	cmp	r1, #1
   4851c:	moveq	r5, r2
   48520:	addne	r5, r2, #1
   48524:	cmp	r3, r5
   48528:	ble	4855c <fputs@plt+0x373e8>
   4852c:	add	r6, r5, r5, lsl #1
   48530:	lsl	r6, r6, #4
   48534:	mov	r7, r5
   48538:	ldr	r3, [r4, #100]	; 0x64
   4853c:	add	r3, r3, r6
   48540:	ldr	r0, [r3, #16]
   48544:	bl	23a1c <fputs@plt+0x128a8>
   48548:	add	r7, r7, #1
   4854c:	add	r6, r6, #48	; 0x30
   48550:	ldr	r3, [r4, #104]	; 0x68
   48554:	cmp	r3, r7
   48558:	bgt	48538 <fputs@plt+0x373c4>
   4855c:	str	r5, [r4, #104]	; 0x68
   48560:	cmp	r9, #1
   48564:	beq	485b0 <fputs@plt+0x3743c>
   48568:	ldr	r6, [r4, #216]	; 0xd8
   4856c:	cmp	r6, #0
   48570:	bne	48a64 <fputs@plt+0x378f0>
   48574:	ldr	r3, [r4, #68]	; 0x44
   48578:	ldr	r3, [r3]
   4857c:	cmp	r3, #0
   48580:	beq	488b4 <fputs@plt+0x37740>
   48584:	cmp	r5, #0
   48588:	bne	48a6c <fputs@plt+0x378f8>
   4858c:	ldr	r3, [r4, #32]
   48590:	str	r3, [r4, #28]
   48594:	ldrb	r3, [r4, #13]
   48598:	strb	r3, [r4, #19]
   4859c:	ldrd	sl, [r4, #80]	; 0x50
   485a0:	mov	r3, #0
   485a4:	str	r3, [sp, #12]
   485a8:	str	r3, [sp, #28]
   485ac:	b	48ac0 <fputs@plt+0x3794c>
   485b0:	cmp	r5, #0
   485b4:	bne	488b4 <fputs@plt+0x37740>
   485b8:	ldr	r0, [r4, #72]	; 0x48
   485bc:	ldr	r3, [r0]
   485c0:	cmp	r3, #0
   485c4:	moveq	r8, r5
   485c8:	beq	488b4 <fputs@plt+0x37740>
   485cc:	ldr	r2, [pc, #1296]	; 48ae4 <fputs@plt+0x37970>
   485d0:	cmp	r3, r2
   485d4:	beq	485e8 <fputs@plt+0x37474>
   485d8:	mov	r3, #0
   485dc:	str	r3, [r4, #56]	; 0x38
   485e0:	mov	r8, r5
   485e4:	b	488b4 <fputs@plt+0x37740>
   485e8:	mov	r2, #0
   485ec:	mov	r3, #0
   485f0:	bl	13970 <fputs@plt+0x27fc>
   485f4:	mov	r5, r0
   485f8:	b	485d8 <fputs@plt+0x37464>
   485fc:	ldr	r7, [r6, #68]	; 0x44
   48600:	ldr	r3, [r6, #32]
   48604:	ldr	r3, [r3]
   48608:	add	r2, r6, #52	; 0x34
   4860c:	add	r5, r3, #48	; 0x30
   48610:	ldr	lr, [r3]
   48614:	ldr	ip, [r3, #4]
   48618:	ldr	r0, [r3, #8]
   4861c:	ldr	r1, [r3, #12]
   48620:	str	lr, [r2]
   48624:	str	ip, [r2, #4]
   48628:	str	r0, [r2, #8]
   4862c:	str	r1, [r2, #12]
   48630:	add	r3, r3, #16
   48634:	add	r2, r2, #16
   48638:	cmp	r3, r5
   4863c:	bne	48610 <fputs@plt+0x3749c>
   48640:	ldr	r5, [r6, #68]	; 0x44
   48644:	add	r3, r5, #1
   48648:	cmp	r7, r3
   4864c:	bcc	486a4 <fputs@plt+0x37530>
   48650:	add	r5, r5, #34	; 0x22
   48654:	b	4868c <fputs@plt+0x37518>
   48658:	lsr	r2, r5, #12
   4865c:	ldr	r1, [r6, #32]
   48660:	ubfx	r3, r5, #0, #12
   48664:	ldr	r2, [r1, r2, lsl #2]
   48668:	ldr	r1, [r2, r3, lsl #2]
   4866c:	mov	r0, r4
   48670:	bl	49248 <fputs@plt+0x380d4>
   48674:	sub	r3, r5, #32
   48678:	mov	r8, r0
   4867c:	cmp	r7, r3
   48680:	cmpcs	r0, #0
   48684:	add	r5, r5, #1
   48688:	bne	486a4 <fputs@plt+0x37530>
   4868c:	cmp	r5, #4096	; 0x1000
   48690:	bcs	48658 <fputs@plt+0x374e4>
   48694:	ldr	r3, [r6, #32]
   48698:	ldr	r3, [r3]
   4869c:	ldr	r1, [r3, r5, lsl #2]
   486a0:	b	4866c <fputs@plt+0x374f8>
   486a4:	ldr	r3, [r6, #68]	; 0x44
   486a8:	cmp	r7, r3
   486ac:	beq	48a0c <fputs@plt+0x37898>
   486b0:	mov	r0, r6
   486b4:	bl	43ee8 <fputs@plt+0x32d74>
   486b8:	b	48a0c <fputs@plt+0x37898>
   486bc:	ldr	r3, [sp, #28]
   486c0:	ldrd	r6, [r3, #8]
   486c4:	orrs	r3, r6, r7
   486c8:	moveq	r6, sl
   486cc:	moveq	r7, fp
   486d0:	ldrd	r2, [r9, r5]
   486d4:	strd	r2, [r4, #80]	; 0x50
   486d8:	cmp	r2, r6
   486dc:	sbcs	r3, r3, r7
   486e0:	bge	48720 <fputs@plt+0x375ac>
   486e4:	add	r3, r4, #80	; 0x50
   486e8:	mov	r5, r3
   486ec:	mov	r9, #1
   486f0:	str	r9, [sp]
   486f4:	mov	r3, r9
   486f8:	ldr	r2, [sp, #12]
   486fc:	mov	r1, r5
   48700:	mov	r0, r4
   48704:	bl	473dc <fputs@plt+0x36268>
   48708:	cmp	r0, #0
   4870c:	bne	48770 <fputs@plt+0x375fc>
   48710:	ldrd	r2, [r4, #80]	; 0x50
   48714:	cmp	r2, r6
   48718:	sbcs	r3, r3, r7
   4871c:	blt	486f0 <fputs@plt+0x3757c>
   48720:	ldrd	r2, [r4, #80]	; 0x50
   48724:	cmp	r2, sl
   48728:	sbcs	r3, r3, fp
   4872c:	movge	r5, r8
   48730:	blt	48ad8 <fputs@plt+0x37964>
   48734:	b	48830 <fputs@plt+0x376bc>
   48738:	ldr	r2, [r4, #160]	; 0xa0
   4873c:	add	r2, r2, #8
   48740:	asr	r3, r2, #31
   48744:	ldr	r1, [sp, #16]
   48748:	subs	r0, sl, r1
   4874c:	ldr	r1, [sp, #20]
   48750:	sbc	r1, fp, r1
   48754:	bl	85024 <fputs@plt+0x73eb0>
   48758:	str	r0, [sp, #36]	; 0x24
   4875c:	cmp	r5, #0
   48760:	bne	487f0 <fputs@plt+0x3767c>
   48764:	cmp	r0, #0
   48768:	bne	488dc <fputs@plt+0x37768>
   4876c:	b	48938 <fputs@plt+0x377c4>
   48770:	mov	r5, r0
   48774:	b	48830 <fputs@plt+0x376bc>
   48778:	ldr	r1, [sp, #28]
   4877c:	ldr	r2, [r1, #40]	; 0x28
   48780:	ldr	r3, [r0, #112]	; 0x70
   48784:	cmp	r2, r3
   48788:	beq	4879c <fputs@plt+0x37628>
   4878c:	mov	r3, #0
   48790:	str	r3, [r1, #28]
   48794:	ldr	r3, [r0, #112]	; 0x70
   48798:	str	r3, [r1, #40]	; 0x28
   4879c:	ldr	r3, [sp, #28]
   487a0:	ldr	r3, [r3, #28]
   487a4:	ldr	r2, [r0, #68]	; 0x44
   487a8:	cmp	r3, r2
   487ac:	bcc	487bc <fputs@plt+0x37648>
   487b0:	ldr	r3, [sp, #28]
   487b4:	ldr	r6, [r3, #24]
   487b8:	b	48864 <fputs@plt+0x376f0>
   487bc:	str	r3, [r0, #68]	; 0x44
   487c0:	ldr	r2, [sp, #28]
   487c4:	ldr	r3, [r2, #32]
   487c8:	str	r3, [r0, #76]	; 0x4c
   487cc:	ldr	r3, [r2, #36]	; 0x24
   487d0:	str	r3, [r0, #80]	; 0x50
   487d4:	bl	43ee8 <fputs@plt+0x32d74>
   487d8:	b	487b0 <fputs@plt+0x3763c>
   487dc:	mov	r8, #7
   487e0:	b	488b4 <fputs@plt+0x37740>
   487e4:	ldr	r0, [sp, #12]
   487e8:	bl	23a1c <fputs@plt+0x128a8>
   487ec:	b	488b0 <fputs@plt+0x3773c>
   487f0:	ldr	r8, [sp, #24]
   487f4:	b	48800 <fputs@plt+0x3768c>
   487f8:	mov	r5, r0
   487fc:	ldr	r8, [sp, #24]
   48800:	ldr	r3, [sp, #28]
   48804:	cmp	r3, #0
   48808:	bne	48830 <fputs@plt+0x376bc>
   4880c:	ldr	r0, [sp, #12]
   48810:	bl	23a1c <fputs@plt+0x128a8>
   48814:	mov	r8, r5
   48818:	b	488b4 <fputs@plt+0x37740>
   4881c:	ldr	r8, [sp, #24]
   48820:	ldr	r3, [sp, #28]
   48824:	cmp	r3, #0
   48828:	movne	r5, r8
   4882c:	beq	487e4 <fputs@plt+0x37670>
   48830:	ldr	r3, [sp, #28]
   48834:	ldr	r6, [r3, #24]
   48838:	ldr	r2, [r4, #160]	; 0xa0
   4883c:	add	r2, r2, #4
   48840:	asr	r1, r2, #31
   48844:	umull	r2, r3, r2, r6
   48848:	mla	r3, r6, r1, r3
   4884c:	strd	r2, [sp, #40]	; 0x28
   48850:	ldr	r0, [r4, #216]	; 0xd8
   48854:	cmp	r0, #0
   48858:	bne	48778 <fputs@plt+0x37604>
   4885c:	cmp	r5, #0
   48860:	bne	489e0 <fputs@plt+0x3786c>
   48864:	ldr	r3, [r4, #56]	; 0x38
   48868:	cmp	r3, r6
   4886c:	bls	488a8 <fputs@plt+0x37734>
   48870:	mov	r9, #1
   48874:	mov	r7, #0
   48878:	str	r9, [sp]
   4887c:	mov	r3, r7
   48880:	ldr	r2, [sp, #12]
   48884:	add	r1, sp, #40	; 0x28
   48888:	mov	r0, r4
   4888c:	bl	473dc <fputs@plt+0x36268>
   48890:	add	r6, r6, #1
   48894:	cmp	r0, #0
   48898:	bne	489dc <fputs@plt+0x37868>
   4889c:	ldr	r3, [r4, #56]	; 0x38
   488a0:	cmp	r6, r3
   488a4:	bcc	48878 <fputs@plt+0x37704>
   488a8:	ldr	r0, [sp, #12]
   488ac:	bl	23a1c <fputs@plt+0x128a8>
   488b0:	strd	sl, [r4, #80]	; 0x50
   488b4:	mov	r0, r8
   488b8:	add	sp, sp, #52	; 0x34
   488bc:	ldrd	r4, [sp]
   488c0:	ldrd	r6, [sp, #8]
   488c4:	ldrd	r8, [sp, #16]
   488c8:	ldrd	sl, [sp, #24]
   488cc:	add	sp, sp, #32
   488d0:	pop	{pc}		; (ldr pc, [sp], #4)
   488d4:	cmp	r0, #0
   488d8:	bne	489b8 <fputs@plt+0x37844>
   488dc:	ldrd	r2, [r4, #80]	; 0x50
   488e0:	cmp	r2, sl
   488e4:	sbcs	r3, r3, fp
   488e8:	bge	48938 <fputs@plt+0x377c4>
   488ec:	mov	r6, #0
   488f0:	add	r8, r4, #80	; 0x50
   488f4:	mov	r7, #1
   488f8:	str	r7, [sp]
   488fc:	mov	r3, r7
   48900:	ldr	r2, [sp, #12]
   48904:	mov	r1, r8
   48908:	mov	r0, r4
   4890c:	bl	473dc <fputs@plt+0x36268>
   48910:	add	r6, r6, #1
   48914:	cmp	r0, #0
   48918:	bne	487f8 <fputs@plt+0x37684>
   4891c:	ldr	r3, [sp, #36]	; 0x24
   48920:	cmp	r6, r3
   48924:	bcs	48938 <fputs@plt+0x377c4>
   48928:	ldrd	r2, [r4, #80]	; 0x50
   4892c:	cmp	r2, sl
   48930:	sbcs	r3, r3, fp
   48934:	blt	488f8 <fputs@plt+0x37784>
   48938:	ldrd	r2, [r4, #80]	; 0x50
   4893c:	cmp	r2, sl
   48940:	sbcs	r3, r3, fp
   48944:	bge	4881c <fputs@plt+0x376a8>
   48948:	str	r9, [sp, #36]	; 0x24
   4894c:	add	r3, sp, #40	; 0x28
   48950:	str	r3, [sp, #4]
   48954:	add	r3, sp, #36	; 0x24
   48958:	str	r3, [sp]
   4895c:	mov	r2, sl
   48960:	mov	r3, fp
   48964:	mov	r1, r9
   48968:	mov	r0, r4
   4896c:	bl	23ee0 <fputs@plt+0x12d6c>
   48970:	mov	r5, r0
   48974:	ldr	r3, [sp, #36]	; 0x24
   48978:	cmp	r3, #0
   4897c:	bne	488d4 <fputs@plt+0x37760>
   48980:	ldrd	r2, [r4, #80]	; 0x50
   48984:	strd	r2, [sp, #16]
   48988:	ldr	r1, [r4, #156]	; 0x9c
   4898c:	ldrd	r2, [r4, #88]	; 0x58
   48990:	adds	r6, r2, r1
   48994:	adc	r7, r3, #0
   48998:	ldrd	r0, [sp, #16]
   4899c:	cmp	r7, r1
   489a0:	cmpeq	r6, r0
   489a4:	beq	48738 <fputs@plt+0x375c4>
   489a8:	cmp	r5, #0
   489ac:	beq	48938 <fputs@plt+0x377c4>
   489b0:	ldr	r8, [sp, #24]
   489b4:	b	48800 <fputs@plt+0x3768c>
   489b8:	ldr	r8, [sp, #24]
   489bc:	b	48800 <fputs@plt+0x3768c>
   489c0:	ldr	r3, [r4, #32]
   489c4:	str	r3, [r4, #28]
   489c8:	ldrb	r3, [r4, #13]
   489cc:	strb	r3, [r4, #19]
   489d0:	cmp	r6, #0
   489d4:	beq	4859c <fputs@plt+0x37428>
   489d8:	b	48a00 <fputs@plt+0x3788c>
   489dc:	mov	r5, r0
   489e0:	ldr	r0, [sp, #12]
   489e4:	bl	23a1c <fputs@plt+0x128a8>
   489e8:	mov	r8, r5
   489ec:	b	488b4 <fputs@plt+0x37740>
   489f0:	ldr	r3, [r4, #32]
   489f4:	str	r3, [r4, #28]
   489f8:	ldrb	r3, [r4, #13]
   489fc:	strb	r3, [r4, #19]
   48a00:	ldrb	r3, [r6, #44]	; 0x2c
   48a04:	cmp	r3, #0
   48a08:	bne	485fc <fputs@plt+0x37488>
   48a0c:	ldr	r0, [r4, #212]	; 0xd4
   48a10:	bl	1cb20 <fputs@plt+0xb9ac>
   48a14:	mov	r3, r0
   48a18:	clz	r2, r8
   48a1c:	lsr	r2, r2, #5
   48a20:	cmp	r0, #0
   48a24:	moveq	r2, #0
   48a28:	cmp	r2, #0
   48a2c:	beq	488b4 <fputs@plt+0x37740>
   48a30:	ldr	r5, [r3, #12]
   48a34:	ldr	r1, [r3, #20]
   48a38:	mov	r0, r4
   48a3c:	bl	49248 <fputs@plt+0x380d4>
   48a40:	mov	r3, r5
   48a44:	mov	r8, r0
   48a48:	clz	r0, r0
   48a4c:	lsr	r0, r0, #5
   48a50:	cmp	r5, #0
   48a54:	moveq	r0, #0
   48a58:	cmp	r0, #0
   48a5c:	bne	48a30 <fputs@plt+0x378bc>
   48a60:	b	488b4 <fputs@plt+0x37740>
   48a64:	cmp	r5, #0
   48a68:	beq	489f0 <fputs@plt+0x3787c>
   48a6c:	add	r5, r5, r5, lsl #1
   48a70:	lsl	r5, r5, #4
   48a74:	sub	r5, r5, #48	; 0x30
   48a78:	ldr	r9, [r4, #100]	; 0x64
   48a7c:	adds	r3, r9, r5
   48a80:	str	r3, [sp, #28]
   48a84:	beq	489c0 <fputs@plt+0x3784c>
   48a88:	ldr	r0, [r3, #20]
   48a8c:	bl	1d460 <fputs@plt+0xc2ec>
   48a90:	subs	r3, r0, #0
   48a94:	str	r3, [sp, #12]
   48a98:	beq	487dc <fputs@plt+0x37668>
   48a9c:	ldr	r3, [sp, #28]
   48aa0:	ldr	r3, [r3, #20]
   48aa4:	str	r3, [r4, #28]
   48aa8:	ldrb	r3, [r4, #13]
   48aac:	strb	r3, [r4, #19]
   48ab0:	ldrd	sl, [r4, #80]	; 0x50
   48ab4:	ldr	r3, [r4, #216]	; 0xd8
   48ab8:	cmp	r3, #0
   48abc:	beq	486bc <fputs@plt+0x37548>
   48ac0:	mov	r2, #0
   48ac4:	mov	r3, #0
   48ac8:	strd	r2, [r4, #80]	; 0x50
   48acc:	cmp	r2, sl
   48ad0:	sbcs	r3, r3, fp
   48ad4:	bge	48820 <fputs@plt+0x376ac>
   48ad8:	mov	r9, #0
   48adc:	str	r8, [sp, #24]
   48ae0:	b	48948 <fputs@plt+0x377d4>
   48ae4:	andeq	r8, r8, r8, ror #23
   48ae8:	strd	r4, [sp, #-16]!
   48aec:	str	r6, [sp, #8]
   48af0:	str	lr, [sp, #12]
   48af4:	ldrb	r5, [r0, #17]
   48af8:	cmp	r5, #6
   48afc:	beq	48b84 <fputs@plt+0x37a10>
   48b00:	cmp	r5, #1
   48b04:	movls	r6, #0
   48b08:	bls	48b70 <fputs@plt+0x379fc>
   48b0c:	mov	r4, r0
   48b10:	ldr	r3, [r0, #216]	; 0xd8
   48b14:	cmp	r3, #0
   48b18:	bne	48b8c <fputs@plt+0x37a18>
   48b1c:	ldr	r3, [r0, #68]	; 0x44
   48b20:	ldr	r3, [r3]
   48b24:	cmp	r5, #2
   48b28:	cmpne	r3, #0
   48b2c:	bne	48bcc <fputs@plt+0x37a58>
   48b30:	mov	r2, #0
   48b34:	mov	r1, r2
   48b38:	bl	2464c <fputs@plt+0x134d8>
   48b3c:	mov	r6, r0
   48b40:	ldrb	r3, [r4, #16]
   48b44:	cmp	r5, #2
   48b48:	movls	r5, #0
   48b4c:	movhi	r5, #1
   48b50:	cmp	r3, #0
   48b54:	movne	r5, #0
   48b58:	cmp	r5, #0
   48b5c:	bne	48bb8 <fputs@plt+0x37a44>
   48b60:	mov	r1, r6
   48b64:	mov	r0, r4
   48b68:	bl	16918 <fputs@plt+0x57a4>
   48b6c:	mov	r6, r0
   48b70:	mov	r0, r6
   48b74:	ldrd	r4, [sp]
   48b78:	ldr	r6, [sp, #8]
   48b7c:	add	sp, sp, #12
   48b80:	pop	{pc}		; (ldr pc, [sp], #4)
   48b84:	ldr	r6, [r0, #44]	; 0x2c
   48b88:	b	48b70 <fputs@plt+0x379fc>
   48b8c:	mvn	r2, #0
   48b90:	mov	r1, #2
   48b94:	bl	484e0 <fputs@plt+0x3736c>
   48b98:	mov	r6, r0
   48b9c:	mov	r2, #0
   48ba0:	ldrb	r1, [r4, #20]
   48ba4:	mov	r0, r4
   48ba8:	bl	2464c <fputs@plt+0x134d8>
   48bac:	cmp	r6, #0
   48bb0:	moveq	r6, r0
   48bb4:	b	48b60 <fputs@plt+0x379ec>
   48bb8:	mov	r3, #4
   48bbc:	str	r3, [r4, #44]	; 0x2c
   48bc0:	mov	r3, #6
   48bc4:	strb	r3, [r4, #17]
   48bc8:	b	48b70 <fputs@plt+0x379fc>
   48bcc:	mov	r1, #0
   48bd0:	bl	477fc <fputs@plt+0x36688>
   48bd4:	mov	r6, r0
   48bd8:	b	48b60 <fputs@plt+0x379ec>
   48bdc:	str	r4, [sp, #-8]!
   48be0:	str	lr, [sp, #4]
   48be4:	mov	r4, r0
   48be8:	ldrb	r3, [r0, #17]
   48bec:	cmp	r3, #6
   48bf0:	cmpne	r3, #0
   48bf4:	beq	48c2c <fputs@plt+0x37ab8>
   48bf8:	cmp	r3, #1
   48bfc:	bhi	48c1c <fputs@plt+0x37aa8>
   48c00:	ldrb	r3, [r0, #4]
   48c04:	cmp	r3, #0
   48c08:	bne	48c2c <fputs@plt+0x37ab8>
   48c0c:	mov	r2, #0
   48c10:	mov	r1, r2
   48c14:	bl	2464c <fputs@plt+0x134d8>
   48c18:	b	48c2c <fputs@plt+0x37ab8>
   48c1c:	bl	13bd8 <fputs@plt+0x2a64>
   48c20:	mov	r0, r4
   48c24:	bl	48ae8 <fputs@plt+0x37974>
   48c28:	bl	13c04 <fputs@plt+0x2a90>
   48c2c:	mov	r0, r4
   48c30:	bl	24520 <fputs@plt+0x133ac>
   48c34:	ldr	r4, [sp]
   48c38:	add	sp, sp, #4
   48c3c:	pop	{pc}		; (ldr pc, [sp], #4)
   48c40:	strd	r4, [sp, #-36]!	; 0xffffffdc
   48c44:	strd	r6, [sp, #8]
   48c48:	strd	r8, [sp, #16]
   48c4c:	strd	sl, [sp, #24]
   48c50:	str	lr, [sp, #32]
   48c54:	sub	sp, sp, #20
   48c58:	mov	r4, r0
   48c5c:	mov	r5, r1
   48c60:	mov	r9, r2
   48c64:	mov	r7, r3
   48c68:	mov	r3, #0
   48c6c:	str	r3, [sp, #12]
   48c70:	cmp	r1, #1
   48c74:	bls	48d4c <fputs@plt+0x37bd8>
   48c78:	ldrb	r3, [r0, #23]
   48c7c:	cmp	r3, #0
   48c80:	beq	48d54 <fputs@plt+0x37be0>
   48c84:	ldrb	r3, [r0, #17]
   48c88:	cmp	r3, #1
   48c8c:	beq	48c98 <fputs@plt+0x37b24>
   48c90:	tst	r7, #2
   48c94:	beq	48d54 <fputs@plt+0x37be0>
   48c98:	ldr	r6, [r4, #44]	; 0x2c
   48c9c:	cmp	r6, #0
   48ca0:	bne	48d60 <fputs@plt+0x37bec>
   48ca4:	ldr	r0, [r4, #216]	; 0xd8
   48ca8:	cmp	r0, #0
   48cac:	bne	48db4 <fputs@plt+0x37c40>
   48cb0:	mov	r3, #0
   48cb4:	str	r3, [sp, #8]
   48cb8:	ldr	r0, [r4, #64]	; 0x40
   48cbc:	sub	r8, r5, #1
   48cc0:	ldr	r1, [r4, #160]	; 0xa0
   48cc4:	asr	fp, r1, #31
   48cc8:	umull	r2, r3, r1, r8
   48ccc:	mla	r3, r8, fp, r3
   48cd0:	ldr	ip, [r0]
   48cd4:	add	lr, sp, #8
   48cd8:	str	lr, [sp, #4]
   48cdc:	str	r1, [sp]
   48ce0:	ldr	r1, [ip, #68]	; 0x44
   48ce4:	blx	r1
   48ce8:	subs	r6, r0, #0
   48cec:	bne	48d60 <fputs@plt+0x37bec>
   48cf0:	ldr	r3, [sp, #8]
   48cf4:	cmp	r3, #0
   48cf8:	beq	48f48 <fputs@plt+0x37dd4>
   48cfc:	ldrb	r3, [r4, #17]
   48d00:	cmp	r3, #1
   48d04:	bhi	48eb0 <fputs@plt+0x37d3c>
   48d08:	ldr	r7, [sp, #8]
   48d0c:	ldr	sl, [r4, #144]	; 0x90
   48d10:	cmp	sl, #0
   48d14:	beq	48eec <fputs@plt+0x37d78>
   48d18:	ldr	r3, [sl, #12]
   48d1c:	str	r3, [r4, #144]	; 0x90
   48d20:	mov	r1, #0
   48d24:	str	r1, [sl, #12]
   48d28:	ldrh	r2, [r4, #148]	; 0x94
   48d2c:	ldr	r0, [sl, #8]
   48d30:	bl	10f40 <memset@plt>
   48d34:	str	r5, [sl, #20]
   48d38:	str	r7, [sl, #4]
   48d3c:	ldr	r3, [r4, #128]	; 0x80
   48d40:	add	r3, r3, #1
   48d44:	str	r3, [r4, #128]	; 0x80
   48d48:	b	48ee4 <fputs@plt+0x37d70>
   48d4c:	cmp	r1, #0
   48d50:	beq	48da4 <fputs@plt+0x37c30>
   48d54:	ldr	r6, [r4, #44]	; 0x2c
   48d58:	cmp	r6, #0
   48d5c:	beq	48dd8 <fputs@plt+0x37c64>
   48d60:	ldr	r3, [r4, #128]	; 0x80
   48d64:	cmp	r3, #0
   48d68:	bne	48d7c <fputs@plt+0x37c08>
   48d6c:	ldr	r3, [r4, #212]	; 0xd4
   48d70:	ldr	r3, [r3, #12]
   48d74:	cmp	r3, #0
   48d78:	beq	49100 <fputs@plt+0x37f8c>
   48d7c:	mov	r3, #0
   48d80:	str	r3, [r9]
   48d84:	mov	r0, r6
   48d88:	add	sp, sp, #20
   48d8c:	ldrd	r4, [sp]
   48d90:	ldrd	r6, [sp, #8]
   48d94:	ldrd	r8, [sp, #16]
   48d98:	ldrd	sl, [sp, #24]
   48d9c:	add	sp, sp, #32
   48da0:	pop	{pc}		; (ldr pc, [sp], #4)
   48da4:	movw	r0, #49316	; 0xc0a4
   48da8:	bl	3693c <fputs@plt+0x257c8>
   48dac:	mov	r6, r0
   48db0:	b	48d84 <fputs@plt+0x37c10>
   48db4:	add	r2, sp, #12
   48db8:	mov	r1, r5
   48dbc:	bl	43d64 <fputs@plt+0x32bf0>
   48dc0:	subs	r6, r0, #0
   48dc4:	bne	48d60 <fputs@plt+0x37bec>
   48dc8:	ldr	r3, [sp, #12]
   48dcc:	cmp	r3, #0
   48dd0:	beq	48cb0 <fputs@plt+0x37b3c>
   48dd4:	mov	r6, #1
   48dd8:	ldr	r0, [r4, #212]	; 0xd4
   48ddc:	ldrb	r2, [r0, #33]	; 0x21
   48de0:	movw	r3, #4408	; 0x1138
   48de4:	movt	r3, #10
   48de8:	ldr	r3, [r3, #136]	; 0x88
   48dec:	and	r2, r2, #3
   48df0:	mov	r1, r5
   48df4:	ldr	r0, [r0, #44]	; 0x2c
   48df8:	blx	r3
   48dfc:	subs	r2, r0, #0
   48e00:	beq	48f50 <fputs@plt+0x37ddc>
   48e04:	and	r7, r7, #1
   48e08:	mov	r1, r5
   48e0c:	ldr	r0, [r4, #212]	; 0xd4
   48e10:	bl	1ca3c <fputs@plt+0xb8c8>
   48e14:	mov	r8, r0
   48e18:	str	r0, [r9]
   48e1c:	ldr	r3, [r0, #16]
   48e20:	cmp	r3, #0
   48e24:	eorne	r3, r7, #1
   48e28:	moveq	r3, #0
   48e2c:	cmp	r3, #0
   48e30:	bne	49038 <fputs@plt+0x37ec4>
   48e34:	str	r4, [r0, #16]
   48e38:	cmp	r5, #0
   48e3c:	blt	4904c <fputs@plt+0x37ed8>
   48e40:	movw	r3, #4408	; 0x1138
   48e44:	movt	r3, #10
   48e48:	ldr	r3, [r3, #608]	; 0x260
   48e4c:	ldr	r2, [r4, #160]	; 0xa0
   48e50:	sdiv	r3, r3, r2
   48e54:	add	r3, r3, #1
   48e58:	cmp	r3, r5
   48e5c:	beq	4904c <fputs@plt+0x37ed8>
   48e60:	ldrb	r3, [r4, #16]
   48e64:	cmp	r3, #0
   48e68:	bne	48e84 <fputs@plt+0x37d10>
   48e6c:	ldr	r3, [r4, #28]
   48e70:	cmp	r3, r5
   48e74:	movcs	r3, r7
   48e78:	orrcc	r3, r7, #1
   48e7c:	cmp	r3, #0
   48e80:	beq	49064 <fputs@plt+0x37ef0>
   48e84:	ldr	r3, [r4, #164]	; 0xa4
   48e88:	cmp	r3, r5
   48e8c:	bcc	4910c <fputs@plt+0x37f98>
   48e90:	cmp	r7, #0
   48e94:	bne	490b4 <fputs@plt+0x37f40>
   48e98:	ldr	r2, [r4, #160]	; 0xa0
   48e9c:	mov	r1, #0
   48ea0:	ldr	r0, [r8, #4]
   48ea4:	bl	10f40 <memset@plt>
   48ea8:	mov	r6, #0
   48eac:	b	48d84 <fputs@plt+0x37c10>
   48eb0:	mov	r1, r5
   48eb4:	mov	r0, r4
   48eb8:	bl	1ca88 <fputs@plt+0xb914>
   48ebc:	subs	sl, r0, #0
   48ec0:	beq	48d08 <fputs@plt+0x37b94>
   48ec4:	ldr	r2, [r4, #160]	; 0xa0
   48ec8:	asr	r1, r2, #31
   48ecc:	umull	r2, r3, r2, r8
   48ed0:	mla	r3, r8, r1, r3
   48ed4:	ldr	r1, [sp, #8]
   48ed8:	str	r1, [sp]
   48edc:	ldr	r0, [r4, #64]	; 0x40
   48ee0:	bl	13a50 <fputs@plt+0x28dc>
   48ee4:	str	sl, [r9]
   48ee8:	b	48d84 <fputs@plt+0x37c10>
   48eec:	ldrh	r0, [r4, #148]	; 0x94
   48ef0:	add	r0, r0, #40	; 0x28
   48ef4:	mov	r1, #0
   48ef8:	bl	1d420 <fputs@plt+0xc2ac>
   48efc:	subs	sl, r0, #0
   48f00:	beq	48f24 <fputs@plt+0x37db0>
   48f04:	add	r3, sl, #40	; 0x28
   48f08:	str	r3, [sl, #8]
   48f0c:	mov	r3, #64	; 0x40
   48f10:	strh	r3, [sl, #24]
   48f14:	mov	r3, #1
   48f18:	strh	r3, [sl, #26]
   48f1c:	str	r4, [sl, #16]
   48f20:	b	48d34 <fputs@plt+0x37bc0>
   48f24:	ldr	r2, [r4, #160]	; 0xa0
   48f28:	asr	r1, r2, #31
   48f2c:	umull	r2, r3, r2, r8
   48f30:	mla	r3, r8, r1, r3
   48f34:	str	r7, [sp]
   48f38:	ldr	r0, [r4, #64]	; 0x40
   48f3c:	bl	13a50 <fputs@plt+0x28dc>
   48f40:	mov	r6, #7
   48f44:	b	48d60 <fputs@plt+0x37bec>
   48f48:	mov	r6, #1
   48f4c:	b	48dd8 <fputs@plt+0x37c64>
   48f50:	ldr	r8, [r4, #212]	; 0xd4
   48f54:	ldrb	r3, [r8, #33]	; 0x21
   48f58:	cmp	r3, #2
   48f5c:	beq	49114 <fputs@plt+0x37fa0>
   48f60:	movw	r3, #4408	; 0x1138
   48f64:	movt	r3, #10
   48f68:	ldr	r3, [r3, #132]	; 0x84
   48f6c:	ldr	r0, [r8, #44]	; 0x2c
   48f70:	blx	r3
   48f74:	ldr	r3, [r8, #20]
   48f78:	cmp	r3, r0
   48f7c:	bge	4900c <fputs@plt+0x37e98>
   48f80:	ldr	r1, [r8, #8]
   48f84:	cmp	r1, #0
   48f88:	bne	48fd4 <fputs@plt+0x37e60>
   48f8c:	mov	r3, #0
   48f90:	str	r3, [r8, #8]
   48f94:	ldr	r1, [r8, #4]
   48f98:	cmp	r1, r3
   48f9c:	beq	4900c <fputs@plt+0x37e98>
   48fa0:	ldrsh	r3, [r1, #26]
   48fa4:	cmp	r3, #0
   48fa8:	beq	48ff0 <fputs@plt+0x37e7c>
   48fac:	ldr	r1, [r1, #36]	; 0x24
   48fb0:	cmp	r1, #0
   48fb4:	beq	4900c <fputs@plt+0x37e98>
   48fb8:	ldrsh	r3, [r1, #26]
   48fbc:	cmp	r3, #0
   48fc0:	bne	48fac <fputs@plt+0x37e38>
   48fc4:	b	48ff0 <fputs@plt+0x37e7c>
   48fc8:	ldr	r1, [r1, #36]	; 0x24
   48fcc:	cmp	r1, #0
   48fd0:	beq	48f8c <fputs@plt+0x37e18>
   48fd4:	ldrsh	r3, [r1, #26]
   48fd8:	cmp	r3, #0
   48fdc:	bne	48fc8 <fputs@plt+0x37e54>
   48fe0:	ldrh	r3, [r1, #24]
   48fe4:	tst	r3, #8
   48fe8:	bne	48fc8 <fputs@plt+0x37e54>
   48fec:	str	r1, [r8, #8]
   48ff0:	ldr	r3, [r8, #36]	; 0x24
   48ff4:	ldr	r0, [r8, #40]	; 0x28
   48ff8:	blx	r3
   48ffc:	mov	r3, r0
   49000:	cmp	r0, #0
   49004:	cmpne	r0, #5
   49008:	bne	49124 <fputs@plt+0x37fb0>
   4900c:	movw	r3, #4408	; 0x1138
   49010:	movt	r3, #10
   49014:	ldr	r3, [r3, #136]	; 0x88
   49018:	mov	r2, #2
   4901c:	mov	r1, r5
   49020:	ldr	r0, [r8, #44]	; 0x2c
   49024:	blx	r3
   49028:	subs	r2, r0, #0
   4902c:	bne	48e04 <fputs@plt+0x37c90>
   49030:	mov	r6, #7
   49034:	b	48d60 <fputs@plt+0x37bec>
   49038:	ldr	r3, [r4, #192]	; 0xc0
   4903c:	add	r3, r3, #1
   49040:	str	r3, [r4, #192]	; 0xc0
   49044:	mov	r6, #0
   49048:	b	48d84 <fputs@plt+0x37c10>
   4904c:	movw	r0, #49405	; 0xc0fd
   49050:	bl	3693c <fputs@plt+0x257c8>
   49054:	mov	r6, r0
   49058:	mov	r0, r8
   4905c:	bl	1621c <fputs@plt+0x50a8>
   49060:	b	48d60 <fputs@plt+0x37bec>
   49064:	ldr	r3, [r4, #64]	; 0x40
   49068:	ldr	r3, [r3]
   4906c:	cmp	r3, #0
   49070:	beq	4912c <fputs@plt+0x37fb8>
   49074:	ldr	r0, [r4, #216]	; 0xd8
   49078:	clz	r6, r6
   4907c:	lsr	r6, r6, #5
   49080:	cmp	r0, #0
   49084:	moveq	r6, #0
   49088:	cmp	r6, #0
   4908c:	bne	490e8 <fputs@plt+0x37f74>
   49090:	ldr	r3, [r4, #196]	; 0xc4
   49094:	add	r3, r3, #1
   49098:	str	r3, [r4, #196]	; 0xc4
   4909c:	ldr	r1, [sp, #12]
   490a0:	mov	r0, r8
   490a4:	bl	1d7c8 <fputs@plt+0xc654>
   490a8:	subs	r6, r0, #0
   490ac:	beq	48d84 <fputs@plt+0x37c10>
   490b0:	b	49058 <fputs@plt+0x37ee4>
   490b4:	bl	13bd8 <fputs@plt+0x2a64>
   490b8:	ldr	r3, [r4, #32]
   490bc:	cmp	r3, r5
   490c0:	bcs	490d8 <fputs@plt+0x37f64>
   490c4:	mov	r1, r5
   490c8:	mov	r0, r4
   490cc:	bl	22eb4 <fputs@plt+0x11d40>
   490d0:	bl	13c04 <fputs@plt+0x2a90>
   490d4:	b	48e98 <fputs@plt+0x37d24>
   490d8:	mov	r1, r5
   490dc:	ldr	r0, [r4, #60]	; 0x3c
   490e0:	bl	22cb4 <fputs@plt+0x11b40>
   490e4:	b	490c4 <fputs@plt+0x37f50>
   490e8:	add	r2, sp, #12
   490ec:	mov	r1, r5
   490f0:	bl	43d64 <fputs@plt+0x32bf0>
   490f4:	subs	r6, r0, #0
   490f8:	beq	49090 <fputs@plt+0x37f1c>
   490fc:	b	49058 <fputs@plt+0x37ee4>
   49100:	mov	r0, r4
   49104:	bl	48bdc <fputs@plt+0x37a68>
   49108:	b	48d7c <fputs@plt+0x37c08>
   4910c:	mov	r6, #13
   49110:	b	49058 <fputs@plt+0x37ee4>
   49114:	mov	r3, #0
   49118:	str	r3, [r9]
   4911c:	mov	r6, #7
   49120:	b	48d60 <fputs@plt+0x37bec>
   49124:	mov	r6, r3
   49128:	b	48d60 <fputs@plt+0x37bec>
   4912c:	ldr	r3, [r4, #164]	; 0xa4
   49130:	cmp	r5, r3
   49134:	bls	48e98 <fputs@plt+0x37d24>
   49138:	mov	r6, #13
   4913c:	b	49058 <fputs@plt+0x37ee4>
   49140:	strd	r4, [sp, #-20]!	; 0xffffffec
   49144:	strd	r6, [sp, #8]
   49148:	str	lr, [sp, #16]
   4914c:	sub	sp, sp, #12
   49150:	mov	r4, r0
   49154:	mov	r7, r1
   49158:	mov	r6, r2
   4915c:	add	r2, sp, #4
   49160:	ldr	r0, [r0]
   49164:	bl	48c40 <fputs@plt+0x37acc>
   49168:	subs	r5, r0, #0
   4916c:	beq	49188 <fputs@plt+0x38014>
   49170:	mov	r0, r5
   49174:	add	sp, sp, #12
   49178:	ldrd	r4, [sp]
   4917c:	ldrd	r6, [sp, #8]
   49180:	add	sp, sp, #16
   49184:	pop	{pc}		; (ldr pc, [sp], #4)
   49188:	mov	r2, r4
   4918c:	mov	r1, r7
   49190:	ldr	r0, [sp, #4]
   49194:	bl	17640 <fputs@plt+0x64cc>
   49198:	str	r0, [r6]
   4919c:	b	49170 <fputs@plt+0x37ffc>
   491a0:	str	r4, [sp, #-16]!
   491a4:	strd	r6, [sp, #4]
   491a8:	str	lr, [sp, #12]
   491ac:	sub	sp, sp, #8
   491b0:	ldr	r4, [r0, #16]
   491b4:	ldrh	r3, [r0, #24]
   491b8:	tst	r3, #64	; 0x40
   491bc:	beq	49234 <fputs@plt+0x380c0>
   491c0:	ldr	r3, [r4, #128]	; 0x80
   491c4:	sub	r3, r3, #1
   491c8:	str	r3, [r4, #128]	; 0x80
   491cc:	ldr	r3, [r4, #144]	; 0x90
   491d0:	str	r3, [r0, #12]
   491d4:	str	r0, [r4, #144]	; 0x90
   491d8:	ldr	r1, [r0, #20]
   491dc:	sub	r1, r1, #1
   491e0:	ldr	r2, [r4, #160]	; 0xa0
   491e4:	asr	r7, r2, #31
   491e8:	umull	r2, r3, r1, r2
   491ec:	mla	r3, r1, r7, r3
   491f0:	ldr	r1, [r4, #64]	; 0x40
   491f4:	ldr	r0, [r0, #4]
   491f8:	str	r0, [sp]
   491fc:	mov	r0, r1
   49200:	bl	13a50 <fputs@plt+0x28dc>
   49204:	ldr	r3, [r4, #128]	; 0x80
   49208:	cmp	r3, #0
   4920c:	bne	49220 <fputs@plt+0x380ac>
   49210:	ldr	r3, [r4, #212]	; 0xd4
   49214:	ldr	r3, [r3, #12]
   49218:	cmp	r3, #0
   4921c:	beq	4923c <fputs@plt+0x380c8>
   49220:	add	sp, sp, #8
   49224:	ldr	r4, [sp]
   49228:	ldrd	r6, [sp, #4]
   4922c:	add	sp, sp, #12
   49230:	pop	{pc}		; (ldr pc, [sp], #4)
   49234:	bl	161b8 <fputs@plt+0x5044>
   49238:	b	49204 <fputs@plt+0x38090>
   4923c:	mov	r0, r4
   49240:	bl	48bdc <fputs@plt+0x37a68>
   49244:	b	49220 <fputs@plt+0x380ac>
   49248:	strd	r4, [sp, #-16]!
   4924c:	str	r6, [sp, #8]
   49250:	str	lr, [sp, #12]
   49254:	sub	sp, sp, #8
   49258:	mov	r5, r0
   4925c:	bl	1ca88 <fputs@plt+0xb914>
   49260:	subs	r4, r0, #0
   49264:	moveq	r6, #0
   49268:	beq	492a0 <fputs@plt+0x3812c>
   4926c:	ldrsh	r3, [r4, #26]
   49270:	cmp	r3, #1
   49274:	beq	492d8 <fputs@plt+0x38164>
   49278:	mov	r3, #0
   4927c:	str	r3, [sp, #4]
   49280:	add	r2, sp, #4
   49284:	ldr	r1, [r4, #20]
   49288:	ldr	r0, [r5, #216]	; 0xd8
   4928c:	bl	43d64 <fputs@plt+0x32bf0>
   49290:	subs	r6, r0, #0
   49294:	beq	492e8 <fputs@plt+0x38174>
   49298:	mov	r0, r4
   4929c:	bl	491a0 <fputs@plt+0x3802c>
   492a0:	ldr	r3, [r5, #96]	; 0x60
   492a4:	cmp	r3, #0
   492a8:	beq	492c0 <fputs@plt+0x3814c>
   492ac:	mov	r2, #1
   492b0:	str	r2, [r3, #16]
   492b4:	ldr	r3, [r3, #44]	; 0x2c
   492b8:	cmp	r3, #0
   492bc:	bne	492b0 <fputs@plt+0x3813c>
   492c0:	mov	r0, r6
   492c4:	add	sp, sp, #8
   492c8:	ldrd	r4, [sp]
   492cc:	ldr	r6, [sp, #8]
   492d0:	add	sp, sp, #12
   492d4:	pop	{pc}		; (ldr pc, [sp], #4)
   492d8:	mov	r0, r4
   492dc:	bl	1621c <fputs@plt+0x50a8>
   492e0:	mov	r6, #0
   492e4:	b	492a0 <fputs@plt+0x3812c>
   492e8:	ldr	r1, [sp, #4]
   492ec:	mov	r0, r4
   492f0:	bl	1d7c8 <fputs@plt+0xc654>
   492f4:	subs	r6, r0, #0
   492f8:	bne	49298 <fputs@plt+0x38124>
   492fc:	ldr	r3, [r5, #204]	; 0xcc
   49300:	mov	r0, r4
   49304:	blx	r3
   49308:	b	49298 <fputs@plt+0x38124>
   4930c:	cmp	r0, #0
   49310:	bxeq	lr
   49314:	str	r4, [sp, #-8]!
   49318:	str	lr, [sp, #4]
   4931c:	bl	491a0 <fputs@plt+0x3802c>
   49320:	ldr	r4, [sp]
   49324:	add	sp, sp, #4
   49328:	pop	{pc}		; (ldr pc, [sp], #4)
   4932c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   49330:	strd	r6, [sp, #8]
   49334:	str	r8, [sp, #16]
   49338:	str	lr, [sp, #20]
   4933c:	sub	sp, sp, #8
   49340:	mov	r6, r0
   49344:	mov	r4, r1
   49348:	mov	r7, r2
   4934c:	mov	r8, r3
   49350:	bl	1725c <fputs@plt+0x60e8>
   49354:	mov	r5, r0
   49358:	mov	r3, #0
   4935c:	add	r2, sp, #4
   49360:	mov	r1, r0
   49364:	ldr	r0, [r6]
   49368:	bl	48c40 <fputs@plt+0x37acc>
   4936c:	subs	r6, r0, #0
   49370:	bne	493c4 <fputs@plt+0x38250>
   49374:	ldr	r0, [sp, #4]
   49378:	ldr	r3, [r0, #4]
   4937c:	sub	r1, r4, r5
   49380:	add	r1, r1, r1, lsl #2
   49384:	subs	r2, r1, #5
   49388:	bmi	493e0 <fputs@plt+0x3826c>
   4938c:	ldrb	r2, [r3, r2]
   49390:	strb	r2, [r7]
   49394:	cmp	r8, #0
   49398:	beq	493ac <fputs@plt+0x38238>
   4939c:	add	r1, r3, r1
   493a0:	ldr	r3, [r1, #-4]
   493a4:	rev	r3, r3
   493a8:	str	r3, [r8]
   493ac:	bl	4930c <fputs@plt+0x38198>
   493b0:	ldrb	r3, [r7]
   493b4:	sub	r3, r3, #1
   493b8:	uxtb	r3, r3
   493bc:	cmp	r3, #4
   493c0:	bhi	493f4 <fputs@plt+0x38280>
   493c4:	mov	r0, r6
   493c8:	add	sp, sp, #8
   493cc:	ldrd	r4, [sp]
   493d0:	ldrd	r6, [sp, #8]
   493d4:	ldr	r8, [sp, #16]
   493d8:	add	sp, sp, #20
   493dc:	pop	{pc}		; (ldr pc, [sp], #4)
   493e0:	bl	4930c <fputs@plt+0x38198>
   493e4:	movw	r0, #56790	; 0xddd6
   493e8:	bl	3693c <fputs@plt+0x257c8>
   493ec:	mov	r6, r0
   493f0:	b	493c4 <fputs@plt+0x38250>
   493f4:	movw	r0, #56798	; 0xddde
   493f8:	bl	3693c <fputs@plt+0x257c8>
   493fc:	mov	r6, r0
   49400:	b	493c4 <fputs@plt+0x38250>
   49404:	strd	r4, [sp, #-20]!	; 0xffffffec
   49408:	strd	r6, [sp, #8]
   4940c:	str	lr, [sp, #16]
   49410:	sub	sp, sp, #28
   49414:	mov	r4, r0
   49418:	mov	r6, r1
   4941c:	mov	r5, r2
   49420:	mov	r7, r3
   49424:	add	r3, sp, #16
   49428:	add	r2, sp, #23
   4942c:	ldr	r0, [r0]
   49430:	bl	4932c <fputs@plt+0x381b8>
   49434:	cmp	r0, #0
   49438:	bne	49490 <fputs@plt+0x3831c>
   4943c:	ldrb	r3, [sp, #23]
   49440:	cmp	r3, r5
   49444:	bne	49454 <fputs@plt+0x382e0>
   49448:	ldr	r2, [sp, #16]
   4944c:	cmp	r2, r7
   49450:	beq	4947c <fputs@plt+0x38308>
   49454:	ldr	r2, [sp, #16]
   49458:	str	r2, [sp, #8]
   4945c:	str	r3, [sp, #4]
   49460:	str	r7, [sp]
   49464:	mov	r3, r5
   49468:	mov	r2, r6
   4946c:	movw	r1, #52212	; 0xcbf4
   49470:	movt	r1, #8
   49474:	mov	r0, r4
   49478:	bl	43a94 <fputs@plt+0x32920>
   4947c:	add	sp, sp, #28
   49480:	ldrd	r4, [sp]
   49484:	ldrd	r6, [sp, #8]
   49488:	add	sp, sp, #16
   4948c:	pop	{pc}		; (ldr pc, [sp], #4)
   49490:	movw	r3, #3082	; 0xc0a
   49494:	cmp	r0, r3
   49498:	cmpne	r0, #7
   4949c:	moveq	r3, #1
   494a0:	streq	r3, [r4, #24]
   494a4:	mov	r2, r6
   494a8:	movw	r1, #52180	; 0xcbd4
   494ac:	movt	r1, #8
   494b0:	mov	r0, r4
   494b4:	bl	43a94 <fputs@plt+0x32920>
   494b8:	b	4947c <fputs@plt+0x38308>
   494bc:	cmp	r3, #0
   494c0:	bxle	lr
   494c4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   494c8:	strd	r6, [sp, #8]
   494cc:	strd	r8, [sp, #16]
   494d0:	strd	sl, [sp, #24]
   494d4:	str	lr, [sp, #32]
   494d8:	sub	sp, sp, #36	; 0x24
   494dc:	sub	r9, r3, #1
   494e0:	ldr	ip, [r0, #16]
   494e4:	cmp	ip, #0
   494e8:	beq	496e0 <fputs@plt+0x3856c>
   494ec:	str	r3, [sp, #16]
   494f0:	str	r2, [sp, #20]
   494f4:	mov	fp, r1
   494f8:	mov	r4, r0
   494fc:	cmp	r2, #0
   49500:	ble	4951c <fputs@plt+0x383a8>
   49504:	mov	r6, r3
   49508:	mov	r5, r2
   4950c:	movw	r3, #52352	; 0xcc80
   49510:	movt	r3, #8
   49514:	str	r3, [sp, #12]
   49518:	b	4961c <fputs@plt+0x384a8>
   4951c:	ldr	r6, [sp, #16]
   49520:	ldr	r3, [sp, #20]
   49524:	str	r3, [sp]
   49528:	ldr	r3, [sp, #16]
   4952c:	mov	r2, r6
   49530:	movw	r1, #52268	; 0xcc2c
   49534:	movt	r1, #8
   49538:	mov	r0, r4
   4953c:	bl	43a94 <fputs@plt+0x32920>
   49540:	b	496e0 <fputs@plt+0x3856c>
   49544:	mov	r2, r5
   49548:	movw	r1, #52328	; 0xcc68
   4954c:	movt	r1, #8
   49550:	mov	r0, r4
   49554:	bl	43a94 <fputs@plt+0x32920>
   49558:	b	496e0 <fputs@plt+0x3856c>
   4955c:	mov	r3, #0
   49560:	mov	r2, #2
   49564:	mov	r1, r5
   49568:	mov	r0, r4
   4956c:	bl	49404 <fputs@plt+0x38290>
   49570:	b	49678 <fputs@plt+0x38504>
   49574:	cmp	r8, #0
   49578:	addgt	r6, r7, #8
   4957c:	addgt	sl, r6, r8, lsl #2
   49580:	bgt	495b8 <fputs@plt+0x38444>
   49584:	sub	r6, r9, r8
   49588:	b	496b0 <fputs@plt+0x3853c>
   4958c:	mov	r3, #0
   49590:	mov	r2, #2
   49594:	mov	r1, r5
   49598:	mov	r0, r4
   4959c:	bl	49404 <fputs@plt+0x38290>
   495a0:	mov	r1, r5
   495a4:	mov	r0, r4
   495a8:	bl	43b48 <fputs@plt+0x329d4>
   495ac:	add	r6, r6, #4
   495b0:	cmp	sl, r6
   495b4:	beq	49584 <fputs@plt+0x38410>
   495b8:	ldr	r5, [r6]
   495bc:	rev	r5, r5
   495c0:	ldr	r3, [r4]
   495c4:	ldrb	r3, [r3, #17]
   495c8:	cmp	r3, #0
   495cc:	beq	495a0 <fputs@plt+0x3842c>
   495d0:	b	4958c <fputs@plt+0x38418>
   495d4:	ldr	r3, [r4]
   495d8:	ldrb	r3, [r3, #17]
   495dc:	cmp	r3, #0
   495e0:	cmpne	r9, #0
   495e4:	bgt	496fc <fputs@plt+0x38588>
   495e8:	ldr	r5, [r7]
   495ec:	rev	r5, r5
   495f0:	ldr	r0, [sp, #28]
   495f4:	bl	4930c <fputs@plt+0x38198>
   495f8:	mov	r6, r9
   495fc:	sub	r9, r6, #1
   49600:	cmp	r6, #0
   49604:	ble	496e0 <fputs@plt+0x3856c>
   49608:	ldr	r3, [r4, #16]
   4960c:	cmp	r3, #0
   49610:	beq	496e0 <fputs@plt+0x3856c>
   49614:	cmp	r5, #0
   49618:	ble	49520 <fputs@plt+0x383ac>
   4961c:	mov	sl, r5
   49620:	mov	r1, r5
   49624:	mov	r0, r4
   49628:	bl	43b48 <fputs@plt+0x329d4>
   4962c:	cmp	r0, #0
   49630:	bne	496e0 <fputs@plt+0x3856c>
   49634:	mov	r3, #0
   49638:	add	r2, sp, #28
   4963c:	mov	r1, r5
   49640:	ldr	r0, [r4, #4]
   49644:	bl	48c40 <fputs@plt+0x37acc>
   49648:	cmp	r0, #0
   4964c:	bne	49544 <fputs@plt+0x383d0>
   49650:	ldr	r3, [sp, #28]
   49654:	ldr	r7, [r3, #4]
   49658:	cmp	fp, #0
   4965c:	beq	495d4 <fputs@plt+0x38460>
   49660:	ldr	r8, [r7, #4]
   49664:	rev	r8, r8
   49668:	ldr	r3, [r4]
   4966c:	ldrb	r3, [r3, #17]
   49670:	cmp	r3, #0
   49674:	bne	4955c <fputs@plt+0x383e8>
   49678:	ldr	r3, [r4]
   4967c:	ldr	r3, [r3, #36]	; 0x24
   49680:	add	r2, r3, #3
   49684:	cmp	r3, #0
   49688:	movlt	r3, r2
   4968c:	asr	r3, r3, #2
   49690:	sub	r3, r3, #1
   49694:	cmp	r3, r8
   49698:	bgt	49574 <fputs@plt+0x38400>
   4969c:	mov	r2, r5
   496a0:	ldr	r1, [sp, #12]
   496a4:	mov	r0, r4
   496a8:	bl	43a94 <fputs@plt+0x32920>
   496ac:	sub	r6, r6, #2
   496b0:	ldr	r5, [r7]
   496b4:	rev	r5, r5
   496b8:	ldr	r0, [sp, #28]
   496bc:	bl	4930c <fputs@plt+0x38198>
   496c0:	adds	r3, r5, #0
   496c4:	movne	r3, #1
   496c8:	cmp	r3, r6
   496cc:	ble	495fc <fputs@plt+0x38488>
   496d0:	movw	r1, #52392	; 0xcca8
   496d4:	movt	r1, #8
   496d8:	mov	r0, r4
   496dc:	bl	43a94 <fputs@plt+0x32920>
   496e0:	add	sp, sp, #36	; 0x24
   496e4:	ldrd	r4, [sp]
   496e8:	ldrd	r6, [sp, #8]
   496ec:	ldrd	r8, [sp, #16]
   496f0:	ldrd	sl, [sp, #24]
   496f4:	add	sp, sp, #32
   496f8:	pop	{pc}		; (ldr pc, [sp], #4)
   496fc:	ldr	r1, [r7]
   49700:	mov	r3, r5
   49704:	mov	r2, #4
   49708:	rev	r1, r1
   4970c:	mov	r0, r4
   49710:	bl	49404 <fputs@plt+0x38290>
   49714:	b	495e8 <fputs@plt+0x38474>
   49718:	cmp	r0, #0
   4971c:	bxeq	lr
   49720:	str	r4, [sp, #-8]!
   49724:	str	lr, [sp, #4]
   49728:	ldr	r0, [r0, #72]	; 0x48
   4972c:	bl	491a0 <fputs@plt+0x3802c>
   49730:	ldr	r4, [sp]
   49734:	add	sp, sp, #4
   49738:	pop	{pc}		; (ldr pc, [sp], #4)
   4973c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   49740:	strd	r6, [sp, #8]
   49744:	strd	r8, [sp, #16]
   49748:	str	lr, [sp, #24]
   4974c:	sub	sp, sp, #20
   49750:	mov	r5, r0
   49754:	mov	r8, r1
   49758:	mov	r7, r2
   4975c:	mov	r9, r3
   49760:	mov	r3, #0
   49764:	str	r3, [sp, #12]
   49768:	ldrb	r3, [r0, #17]
   4976c:	cmp	r3, #0
   49770:	beq	497c0 <fputs@plt+0x3864c>
   49774:	add	r4, r1, #1
   49778:	movw	r3, #4408	; 0x1138
   4977c:	movt	r3, #10
   49780:	ldr	r6, [r3, #608]	; 0x260
   49784:	b	4978c <fputs@plt+0x38618>
   49788:	add	r4, r4, #1
   4978c:	mov	r1, r4
   49790:	mov	r0, r5
   49794:	bl	1725c <fputs@plt+0x60e8>
   49798:	cmp	r0, r4
   4979c:	beq	49788 <fputs@plt+0x38614>
   497a0:	ldr	r3, [r5, #32]
   497a4:	udiv	r3, r6, r3
   497a8:	add	r3, r3, #1
   497ac:	cmp	r3, r4
   497b0:	beq	49788 <fputs@plt+0x38614>
   497b4:	ldr	r3, [r5, #44]	; 0x2c
   497b8:	cmp	r4, r3
   497bc:	bls	49838 <fputs@plt+0x386c4>
   497c0:	cmp	r7, #0
   497c4:	beq	49874 <fputs@plt+0x38700>
   497c8:	mov	r3, #0
   497cc:	add	r2, sp, #12
   497d0:	mov	r1, r8
   497d4:	mov	r0, r5
   497d8:	bl	49140 <fputs@plt+0x37fcc>
   497dc:	subs	r6, r0, #0
   497e0:	movne	r3, #0
   497e4:	strne	r3, [r9]
   497e8:	bne	4980c <fputs@plt+0x38698>
   497ec:	ldr	r3, [sp, #12]
   497f0:	ldr	r3, [r3, #56]	; 0x38
   497f4:	ldr	r4, [r3]
   497f8:	rev	r4, r4
   497fc:	mov	r6, #0
   49800:	str	r4, [r9]
   49804:	cmp	r7, #0
   49808:	beq	49898 <fputs@plt+0x38724>
   4980c:	ldr	r3, [sp, #12]
   49810:	str	r3, [r7]
   49814:	cmp	r6, #101	; 0x65
   49818:	moveq	r6, #0
   4981c:	mov	r0, r6
   49820:	add	sp, sp, #20
   49824:	ldrd	r4, [sp]
   49828:	ldrd	r6, [sp, #8]
   4982c:	ldrd	r8, [sp, #16]
   49830:	add	sp, sp, #24
   49834:	pop	{pc}		; (ldr pc, [sp], #4)
   49838:	add	r3, sp, #8
   4983c:	add	r2, sp, #7
   49840:	mov	r1, r4
   49844:	mov	r0, r5
   49848:	bl	4932c <fputs@plt+0x381b8>
   4984c:	subs	r6, r0, #0
   49850:	bne	498a4 <fputs@plt+0x38730>
   49854:	ldrb	r3, [sp, #7]
   49858:	cmp	r3, #4
   4985c:	bne	497c0 <fputs@plt+0x3864c>
   49860:	ldr	r3, [sp, #8]
   49864:	cmp	r3, r8
   49868:	moveq	r6, #101	; 0x65
   4986c:	bne	497c0 <fputs@plt+0x3864c>
   49870:	b	49800 <fputs@plt+0x3868c>
   49874:	mov	r3, #2
   49878:	add	r2, sp, #12
   4987c:	mov	r1, r8
   49880:	mov	r0, r5
   49884:	bl	49140 <fputs@plt+0x37fcc>
   49888:	subs	r6, r0, #0
   4988c:	beq	497ec <fputs@plt+0x38678>
   49890:	mov	r3, #0
   49894:	str	r3, [r9]
   49898:	ldr	r0, [sp, #12]
   4989c:	bl	49718 <fputs@plt+0x385a4>
   498a0:	b	49814 <fputs@plt+0x386a0>
   498a4:	mov	r4, #0
   498a8:	b	49800 <fputs@plt+0x3868c>
   498ac:	str	r4, [sp, #-8]!
   498b0:	str	lr, [sp, #4]
   498b4:	mov	r4, r2
   498b8:	bl	49140 <fputs@plt+0x37fcc>
   498bc:	cmp	r0, #0
   498c0:	movne	r3, #0
   498c4:	strne	r3, [r4]
   498c8:	bne	498e8 <fputs@plt+0x38774>
   498cc:	ldr	r3, [r4]
   498d0:	ldr	r2, [r3, #72]	; 0x48
   498d4:	ldrsh	r2, [r2, #26]
   498d8:	cmp	r2, #1
   498dc:	movle	r2, #0
   498e0:	strble	r2, [r3]
   498e4:	bgt	498f4 <fputs@plt+0x38780>
   498e8:	ldr	r4, [sp]
   498ec:	add	sp, sp, #4
   498f0:	pop	{pc}		; (ldr pc, [sp], #4)
   498f4:	mov	r0, r3
   498f8:	bl	49718 <fputs@plt+0x385a4>
   498fc:	mov	r3, #0
   49900:	str	r3, [r4]
   49904:	movw	r0, #57863	; 0xe207
   49908:	bl	3693c <fputs@plt+0x257c8>
   4990c:	b	498e8 <fputs@plt+0x38774>
   49910:	strd	r4, [sp, #-24]!	; 0xffffffe8
   49914:	strd	r6, [sp, #8]
   49918:	str	r8, [sp, #16]
   4991c:	str	lr, [sp, #20]
   49920:	sub	sp, sp, #8
   49924:	mov	r4, r3
   49928:	ldr	r3, [r0, #44]	; 0x2c
   4992c:	cmp	r1, r3
   49930:	bhi	499b0 <fputs@plt+0x3883c>
   49934:	mov	r6, r0
   49938:	mov	r5, r1
   4993c:	mov	r8, r2
   49940:	ldr	r3, [sp, #32]
   49944:	add	r2, sp, #4
   49948:	ldr	r0, [r0]
   4994c:	bl	48c40 <fputs@plt+0x37acc>
   49950:	subs	r7, r0, #0
   49954:	bne	499bc <fputs@plt+0x38848>
   49958:	ldr	r0, [sp, #4]
   4995c:	ldr	r3, [r0, #8]
   49960:	str	r3, [r8]
   49964:	ldrb	r3, [r3]
   49968:	cmp	r3, #0
   4996c:	beq	499ec <fputs@plt+0x38878>
   49970:	cmp	r4, #0
   49974:	beq	499d0 <fputs@plt+0x3885c>
   49978:	ldr	r3, [r8]
   4997c:	ldrh	r2, [r3, #18]
   49980:	cmp	r2, #0
   49984:	beq	49998 <fputs@plt+0x38824>
   49988:	ldrb	r2, [r3, #2]
   4998c:	ldrb	r3, [r4, #69]	; 0x45
   49990:	cmp	r2, r3
   49994:	beq	499d0 <fputs@plt+0x3885c>
   49998:	movw	r0, #57813	; 0xe1d5
   4999c:	bl	3693c <fputs@plt+0x257c8>
   499a0:	mov	r7, r0
   499a4:	ldr	r0, [r8]
   499a8:	bl	49718 <fputs@plt+0x385a4>
   499ac:	b	499c4 <fputs@plt+0x38850>
   499b0:	movw	r0, #57791	; 0xe1bf
   499b4:	bl	3693c <fputs@plt+0x257c8>
   499b8:	mov	r7, r0
   499bc:	cmp	r4, #0
   499c0:	beq	499d0 <fputs@plt+0x3885c>
   499c4:	ldrb	r3, [r4, #68]	; 0x44
   499c8:	sub	r3, r3, #1
   499cc:	strb	r3, [r4, #68]	; 0x44
   499d0:	mov	r0, r7
   499d4:	add	sp, sp, #8
   499d8:	ldrd	r4, [sp]
   499dc:	ldrd	r6, [sp, #8]
   499e0:	ldr	r8, [sp, #16]
   499e4:	add	sp, sp, #20
   499e8:	pop	{pc}		; (ldr pc, [sp], #4)
   499ec:	mov	r2, r6
   499f0:	mov	r1, r5
   499f4:	bl	17640 <fputs@plt+0x64cc>
   499f8:	ldr	r0, [r8]
   499fc:	bl	36b58 <fputs@plt+0x259e4>
   49a00:	subs	r5, r0, #0
   49a04:	beq	49970 <fputs@plt+0x387fc>
   49a08:	ldr	r0, [r8]
   49a0c:	bl	49718 <fputs@plt+0x385a4>
   49a10:	mov	r7, r5
   49a14:	b	499bc <fputs@plt+0x38848>
   49a18:	push	{lr}		; (str lr, [sp, #-4]!)
   49a1c:	sub	sp, sp, #12
   49a20:	ldrsb	r2, [r0, #68]	; 0x44
   49a24:	cmp	r2, #18
   49a28:	bgt	49a80 <fputs@plt+0x3890c>
   49a2c:	ldr	lr, [r0, #4]
   49a30:	mov	ip, #0
   49a34:	strh	ip, [r0, #34]	; 0x22
   49a38:	ldrb	r3, [r0, #64]	; 0x40
   49a3c:	bic	r3, r3, #6
   49a40:	strb	r3, [r0, #64]	; 0x40
   49a44:	add	r2, r2, #1
   49a48:	sxtb	r2, r2
   49a4c:	strb	r2, [r0, #68]	; 0x44
   49a50:	add	r3, r2, #40	; 0x28
   49a54:	lsl	r3, r3, #1
   49a58:	strh	ip, [r0, r3]
   49a5c:	add	r2, r2, #30
   49a60:	ldrb	r3, [r0, #65]	; 0x41
   49a64:	str	r3, [sp]
   49a68:	mov	r3, r0
   49a6c:	add	r2, r0, r2, lsl #2
   49a70:	mov	r0, lr
   49a74:	bl	49910 <fputs@plt+0x3879c>
   49a78:	add	sp, sp, #12
   49a7c:	pop	{pc}		; (ldr pc, [sp], #4)
   49a80:	movw	r0, #60571	; 0xec9b
   49a84:	bl	3693c <fputs@plt+0x257c8>
   49a88:	b	49a78 <fputs@plt+0x38904>
   49a8c:	str	r4, [sp, #-8]!
   49a90:	str	lr, [sp, #4]
   49a94:	mov	r4, r0
   49a98:	ldrsb	r2, [r4, #68]	; 0x44
   49a9c:	add	r3, r2, #30
   49aa0:	ldr	r3, [r4, r3, lsl #2]
   49aa4:	ldrb	r1, [r3, #4]
   49aa8:	cmp	r1, #0
   49aac:	bne	49ae4 <fputs@plt+0x38970>
   49ab0:	ldrb	r0, [r3, #5]
   49ab4:	ldr	r1, [r3, #56]	; 0x38
   49ab8:	add	r1, r1, r0
   49abc:	ldr	r1, [r1, #8]
   49ac0:	ldrh	r3, [r3, #18]
   49ac4:	add	r2, r4, r2, lsl #1
   49ac8:	strh	r3, [r2, #80]	; 0x50
   49acc:	rev	r1, r1
   49ad0:	mov	r0, r4
   49ad4:	bl	49a18 <fputs@plt+0x388a4>
   49ad8:	cmp	r0, #0
   49adc:	beq	49a98 <fputs@plt+0x38924>
   49ae0:	b	49af8 <fputs@plt+0x38984>
   49ae4:	add	r2, r4, r2, lsl #1
   49ae8:	ldrh	r3, [r3, #18]
   49aec:	sub	r3, r3, #1
   49af0:	strh	r3, [r2, #80]	; 0x50
   49af4:	mov	r0, #0
   49af8:	ldr	r4, [sp]
   49afc:	add	sp, sp, #4
   49b00:	pop	{pc}		; (ldr pc, [sp], #4)
   49b04:	str	r4, [sp, #-8]!
   49b08:	str	lr, [sp, #4]
   49b0c:	mov	r4, r0
   49b10:	ldrsb	r2, [r0, #68]	; 0x44
   49b14:	add	r3, r2, #30
   49b18:	ldr	r3, [r0, r3, lsl #2]
   49b1c:	ldrb	r1, [r3, #4]
   49b20:	cmp	r1, #0
   49b24:	bne	49b88 <fputs@plt+0x38a14>
   49b28:	add	r2, r4, r2, lsl #1
   49b2c:	ldrh	r2, [r2, #80]	; 0x50
   49b30:	ldr	r1, [r3, #64]	; 0x40
   49b34:	lsl	r2, r2, #1
   49b38:	ldrh	r2, [r1, r2]
   49b3c:	rev16	r1, r2
   49b40:	ldrh	r2, [r3, #20]
   49b44:	and	r2, r2, r1
   49b48:	ldr	r3, [r3, #56]	; 0x38
   49b4c:	ldr	r1, [r3, r2]
   49b50:	rev	r1, r1
   49b54:	mov	r0, r4
   49b58:	bl	49a18 <fputs@plt+0x388a4>
   49b5c:	cmp	r0, #0
   49b60:	bne	49b7c <fputs@plt+0x38a08>
   49b64:	ldrsb	r2, [r4, #68]	; 0x44
   49b68:	add	r3, r2, #30
   49b6c:	ldr	r3, [r4, r3, lsl #2]
   49b70:	ldrb	r1, [r3, #4]
   49b74:	cmp	r1, #0
   49b78:	beq	49b28 <fputs@plt+0x389b4>
   49b7c:	ldr	r4, [sp]
   49b80:	add	sp, sp, #4
   49b84:	pop	{pc}		; (ldr pc, [sp], #4)
   49b88:	mov	r0, #0
   49b8c:	b	49b7c <fputs@plt+0x38a08>
   49b90:	strd	r4, [sp, #-36]!	; 0xffffffdc
   49b94:	strd	r6, [sp, #8]
   49b98:	strd	r8, [sp, #16]
   49b9c:	strd	sl, [sp, #24]
   49ba0:	str	lr, [sp, #32]
   49ba4:	sub	sp, sp, #140	; 0x8c
   49ba8:	str	r2, [sp, #12]
   49bac:	mov	r3, #0
   49bb0:	str	r3, [sp, #132]	; 0x84
   49bb4:	subs	sl, r1, #0
   49bb8:	bne	49bdc <fputs@plt+0x38a68>
   49bbc:	mov	r0, sl
   49bc0:	add	sp, sp, #140	; 0x8c
   49bc4:	ldrd	r4, [sp]
   49bc8:	ldrd	r6, [sp, #8]
   49bcc:	ldrd	r8, [sp, #16]
   49bd0:	ldrd	sl, [sp, #24]
   49bd4:	add	sp, sp, #32
   49bd8:	pop	{pc}		; (ldr pc, [sp], #4)
   49bdc:	mov	r8, r0
   49be0:	ldr	r3, [r0, #28]
   49be4:	str	r3, [sp, #32]
   49be8:	ldr	r3, [r0, #32]
   49bec:	str	r3, [sp, #36]	; 0x24
   49bf0:	ldr	r3, [r0, #36]	; 0x24
   49bf4:	str	r3, [sp, #40]	; 0x28
   49bf8:	ldr	r4, [r0]
   49bfc:	str	r4, [sp, #28]
   49c00:	ldr	fp, [r4, #36]	; 0x24
   49c04:	str	sl, [sp, #44]	; 0x2c
   49c08:	mov	r1, sl
   49c0c:	bl	43b48 <fputs@plt+0x329d4>
   49c10:	cmp	r0, #0
   49c14:	movne	sl, #0
   49c18:	bne	49bbc <fputs@plt+0x38a48>
   49c1c:	movw	r3, #52432	; 0xccd0
   49c20:	movt	r3, #8
   49c24:	str	r3, [r8, #28]
   49c28:	str	sl, [r8, #32]
   49c2c:	mov	r3, #0
   49c30:	add	r2, sp, #132	; 0x84
   49c34:	mov	r1, sl
   49c38:	mov	r0, r4
   49c3c:	bl	49140 <fputs@plt+0x37fcc>
   49c40:	subs	r2, r0, #0
   49c44:	bne	49d88 <fputs@plt+0x38c14>
   49c48:	ldr	r3, [sp, #132]	; 0x84
   49c4c:	ldrb	r2, [r3]
   49c50:	str	r2, [sp, #60]	; 0x3c
   49c54:	mov	r2, #0
   49c58:	strb	r2, [r3]
   49c5c:	ldr	r0, [sp, #132]	; 0x84
   49c60:	bl	36b58 <fputs@plt+0x259e4>
   49c64:	subs	r3, r0, #0
   49c68:	str	r3, [sp, #20]
   49c6c:	bne	49da4 <fputs@plt+0x38c30>
   49c70:	ldr	r2, [sp, #132]	; 0x84
   49c74:	ldr	r6, [r2, #56]	; 0x38
   49c78:	ldrb	r0, [r2, #5]
   49c7c:	str	r0, [sp, #84]	; 0x54
   49c80:	movw	r3, #52524	; 0xcd2c
   49c84:	movt	r3, #8
   49c88:	str	r3, [r8, #28]
   49c8c:	add	r3, r6, r0
   49c90:	ldrb	r1, [r3, #5]
   49c94:	ldrb	r5, [r3, #6]
   49c98:	orr	r5, r5, r1, lsl #8
   49c9c:	sub	r5, r5, #1
   49ca0:	uxth	r1, r5
   49ca4:	str	r1, [sp, #92]	; 0x5c
   49ca8:	add	r1, r1, #1
   49cac:	str	r1, [sp, #24]
   49cb0:	ldrb	r2, [r2, #4]
   49cb4:	add	r1, r0, #12
   49cb8:	sub	ip, r1, r2, lsl #2
   49cbc:	str	ip, [sp, #96]	; 0x60
   49cc0:	ldrb	r1, [r3, #3]
   49cc4:	ldrb	r3, [r3, #4]
   49cc8:	orr	r3, r3, r1, lsl #8
   49ccc:	sub	r3, r3, #1
   49cd0:	str	r3, [sp, #64]	; 0x40
   49cd4:	add	r5, ip, r3, lsl #1
   49cd8:	add	r3, r6, r5
   49cdc:	str	r3, [sp, #72]	; 0x48
   49ce0:	cmp	r2, #0
   49ce4:	bne	49de8 <fputs@plt+0x38c74>
   49ce8:	add	r3, r6, r0
   49cec:	ldr	r4, [r3, #8]
   49cf0:	rev	r4, r4
   49cf4:	ldr	r3, [sp, #28]
   49cf8:	ldrb	r3, [r3, #17]
   49cfc:	cmp	r3, #0
   49d00:	bne	49dc4 <fputs@plt+0x38c50>
   49d04:	add	r2, sp, #172	; 0xac
   49d08:	ldrd	r0, [r2, #4]!
   49d0c:	strd	r0, [sp]
   49d10:	mov	r1, r4
   49d14:	mov	r0, r8
   49d18:	bl	49b90 <fputs@plt+0x38a1c>
   49d1c:	str	r0, [sp, #16]
   49d20:	ldr	r3, [sp, #20]
   49d24:	str	r3, [sp, #52]	; 0x34
   49d28:	mov	r7, #0
   49d2c:	ldr	r9, [sp, #64]	; 0x40
   49d30:	cmp	r9, #0
   49d34:	blt	4a1b0 <fputs@plt+0x3903c>
   49d38:	ldr	r3, [r8, #16]
   49d3c:	cmp	r3, #0
   49d40:	beq	4a1b0 <fputs@plt+0x3903c>
   49d44:	ldr	r2, [sp, #72]	; 0x48
   49d48:	mov	r3, #1
   49d4c:	str	r3, [sp, #48]	; 0x30
   49d50:	movw	r3, #52580	; 0xcd64
   49d54:	movt	r3, #8
   49d58:	str	r3, [sp, #56]	; 0x38
   49d5c:	movw	r3, #52660	; 0xcdb4
   49d60:	movt	r3, #8
   49d64:	str	r3, [sp, #88]	; 0x58
   49d68:	movw	r3, #52636	; 0xcd9c
   49d6c:	movt	r3, #8
   49d70:	str	r3, [sp, #100]	; 0x64
   49d74:	str	r7, [sp, #68]	; 0x44
   49d78:	mov	r7, r2
   49d7c:	str	sl, [sp, #80]	; 0x50
   49d80:	mov	sl, r6
   49d84:	b	49e44 <fputs@plt+0x38cd0>
   49d88:	movw	r1, #52444	; 0xccdc
   49d8c:	movt	r1, #8
   49d90:	mov	r0, r8
   49d94:	bl	43a94 <fputs@plt+0x32920>
   49d98:	mvn	r3, #0
   49d9c:	str	r3, [sp, #16]
   49da0:	b	4a074 <fputs@plt+0x38f00>
   49da4:	mov	r2, r3
   49da8:	movw	r1, #52484	; 0xcd04
   49dac:	movt	r1, #8
   49db0:	mov	r0, r8
   49db4:	bl	43a94 <fputs@plt+0x32920>
   49db8:	mvn	r3, #0
   49dbc:	str	r3, [sp, #16]
   49dc0:	b	4a074 <fputs@plt+0x38f00>
   49dc4:	movw	r3, #52552	; 0xcd48
   49dc8:	movt	r3, #8
   49dcc:	str	r3, [r8, #28]
   49dd0:	ldr	r3, [sp, #44]	; 0x2c
   49dd4:	mov	r2, #5
   49dd8:	mov	r1, r4
   49ddc:	mov	r0, r8
   49de0:	bl	49404 <fputs@plt+0x38290>
   49de4:	b	49d04 <fputs@plt+0x38b90>
   49de8:	ldr	r7, [r8, #68]	; 0x44
   49dec:	mov	r3, #0
   49df0:	str	r3, [r7]
   49df4:	mov	r3, #1
   49df8:	str	r3, [sp, #52]	; 0x34
   49dfc:	mvn	r3, #0
   49e00:	str	r3, [sp, #16]
   49e04:	b	49d2c <fputs@plt+0x38bb8>
   49e08:	sub	r3, fp, #4
   49e0c:	str	r3, [sp]
   49e10:	ldr	r3, [sp, #24]
   49e14:	mov	r2, r4
   49e18:	ldr	r1, [sp, #56]	; 0x38
   49e1c:	mov	r0, r8
   49e20:	bl	43a94 <fputs@plt+0x32920>
   49e24:	ldr	r3, [sp, #20]
   49e28:	str	r3, [sp, #48]	; 0x30
   49e2c:	sub	r9, r9, #1
   49e30:	cmn	r9, #1
   49e34:	beq	4a03c <fputs@plt+0x38ec8>
   49e38:	ldr	r3, [r8, #16]
   49e3c:	cmp	r3, #0
   49e40:	beq	4a03c <fputs@plt+0x38ec8>
   49e44:	str	r9, [r8, #36]	; 0x24
   49e48:	ldrh	r4, [r7], #-2
   49e4c:	rev16	r4, r4
   49e50:	uxth	r4, r4
   49e54:	ldr	r3, [sp, #24]
   49e58:	cmp	r3, r4
   49e5c:	bhi	49e08 <fputs@plt+0x38c94>
   49e60:	sub	r5, fp, #4
   49e64:	cmp	r5, r4
   49e68:	bcc	49e08 <fputs@plt+0x38c94>
   49e6c:	add	r6, sl, r4
   49e70:	ldr	r0, [sp, #132]	; 0x84
   49e74:	ldr	r3, [r0, #80]	; 0x50
   49e78:	add	r2, sp, #104	; 0x68
   49e7c:	mov	r1, r6
   49e80:	blx	r3
   49e84:	ldrh	r3, [sp, #122]	; 0x7a
   49e88:	add	r3, r3, r4
   49e8c:	cmp	r3, fp
   49e90:	bhi	49f90 <fputs@plt+0x38e1c>
   49e94:	ldr	r3, [sp, #132]	; 0x84
   49e98:	ldrb	r3, [r3, #2]
   49e9c:	cmp	r3, #0
   49ea0:	beq	49ed8 <fputs@plt+0x38d64>
   49ea4:	ldr	r3, [sp, #52]	; 0x34
   49ea8:	cmp	r3, #0
   49eac:	beq	49fa4 <fputs@plt+0x38e30>
   49eb0:	ldrd	r2, [sp, #104]	; 0x68
   49eb4:	ldrd	r0, [sp, #176]	; 0xb0
   49eb8:	cmp	r0, r2
   49ebc:	sbcs	r3, r1, r3
   49ec0:	movlt	r3, #1
   49ec4:	movge	r3, #0
   49ec8:	cmp	r3, #0
   49ecc:	bne	49fc0 <fputs@plt+0x38e4c>
   49ed0:	ldrd	r2, [sp, #104]	; 0x68
   49ed4:	strd	r2, [sp, #176]	; 0xb0
   49ed8:	ldr	r3, [sp, #116]	; 0x74
   49edc:	ldrh	r2, [sp, #120]	; 0x78
   49ee0:	cmp	r3, r2
   49ee4:	bls	49f30 <fputs@plt+0x38dbc>
   49ee8:	sub	r3, r3, #5
   49eec:	sub	r3, r3, r2
   49ef0:	add	r3, r3, fp
   49ef4:	udiv	r3, r3, r5
   49ef8:	str	r3, [sp, #76]	; 0x4c
   49efc:	ldrh	r3, [sp, #122]	; 0x7a
   49f00:	add	r3, r6, r3
   49f04:	ldr	r3, [r3, #-4]
   49f08:	rev	r5, r3
   49f0c:	ldr	r3, [sp, #28]
   49f10:	ldrb	r3, [r3, #17]
   49f14:	cmp	r3, #0
   49f18:	bne	49fd4 <fputs@plt+0x38e60>
   49f1c:	ldr	r3, [sp, #76]	; 0x4c
   49f20:	mov	r2, r5
   49f24:	mov	r1, #0
   49f28:	mov	r0, r8
   49f2c:	bl	494bc <fputs@plt+0x38348>
   49f30:	ldr	r3, [sp, #132]	; 0x84
   49f34:	ldrb	r3, [r3, #4]
   49f38:	cmp	r3, #0
   49f3c:	bne	4a01c <fputs@plt+0x38ea8>
   49f40:	ldr	r4, [r6]
   49f44:	rev	r4, r4
   49f48:	ldr	r3, [sp, #28]
   49f4c:	ldrb	r3, [r3, #17]
   49f50:	cmp	r3, #0
   49f54:	bne	49fec <fputs@plt+0x38e78>
   49f58:	add	r2, sp, #172	; 0xac
   49f5c:	ldrd	r0, [r2, #4]!
   49f60:	strd	r0, [sp]
   49f64:	mov	r1, r4
   49f68:	mov	r0, r8
   49f6c:	bl	49b90 <fputs@plt+0x38a1c>
   49f70:	mov	r4, r0
   49f74:	ldr	r3, [sp, #16]
   49f78:	cmp	r0, r3
   49f7c:	bne	4a004 <fputs@plt+0x38e90>
   49f80:	ldr	r3, [sp, #20]
   49f84:	str	r3, [sp, #52]	; 0x34
   49f88:	str	r4, [sp, #16]
   49f8c:	b	49e2c <fputs@plt+0x38cb8>
   49f90:	movw	r1, #52612	; 0xcd84
   49f94:	movt	r1, #8
   49f98:	mov	r0, r8
   49f9c:	bl	43a94 <fputs@plt+0x32920>
   49fa0:	b	49e24 <fputs@plt+0x38cb0>
   49fa4:	ldrd	r0, [sp, #104]	; 0x68
   49fa8:	ldrd	r2, [sp, #176]	; 0xb0
   49fac:	cmp	r0, r2
   49fb0:	sbcs	r3, r1, r3
   49fb4:	movge	r3, #1
   49fb8:	movlt	r3, #0
   49fbc:	b	49ec8 <fputs@plt+0x38d54>
   49fc0:	ldrd	r2, [sp, #104]	; 0x68
   49fc4:	ldr	r1, [sp, #100]	; 0x64
   49fc8:	mov	r0, r8
   49fcc:	bl	43a94 <fputs@plt+0x32920>
   49fd0:	b	49ed0 <fputs@plt+0x38d5c>
   49fd4:	ldr	r3, [sp, #44]	; 0x2c
   49fd8:	mov	r2, #3
   49fdc:	mov	r1, r5
   49fe0:	mov	r0, r8
   49fe4:	bl	49404 <fputs@plt+0x38290>
   49fe8:	b	49f1c <fputs@plt+0x38da8>
   49fec:	ldr	r3, [sp, #44]	; 0x2c
   49ff0:	mov	r2, #5
   49ff4:	mov	r1, r4
   49ff8:	mov	r0, r8
   49ffc:	bl	49404 <fputs@plt+0x38290>
   4a000:	b	49f58 <fputs@plt+0x38de4>
   4a004:	ldr	r1, [sp, #88]	; 0x58
   4a008:	mov	r0, r8
   4a00c:	bl	43a94 <fputs@plt+0x32920>
   4a010:	ldr	r3, [sp, #20]
   4a014:	str	r3, [sp, #52]	; 0x34
   4a018:	b	49f88 <fputs@plt+0x38e14>
   4a01c:	ldrh	r1, [sp, #122]	; 0x7a
   4a020:	sub	r1, r1, #1
   4a024:	add	r1, r1, r4
   4a028:	orr	r1, r1, r4, lsl #16
   4a02c:	ldr	r0, [sp, #68]	; 0x44
   4a030:	bl	177b0 <fputs@plt+0x663c>
   4a034:	ldr	r4, [sp, #16]
   4a038:	b	49f88 <fputs@plt+0x38e14>
   4a03c:	ldr	r7, [sp, #68]	; 0x44
   4a040:	mov	r6, sl
   4a044:	ldr	sl, [sp, #80]	; 0x50
   4a048:	ldrd	r2, [sp, #176]	; 0xb0
   4a04c:	ldr	r1, [sp, #12]
   4a050:	strd	r2, [r1]
   4a054:	mov	r3, #0
   4a058:	str	r3, [r8, #28]
   4a05c:	ldr	r3, [sp, #48]	; 0x30
   4a060:	cmp	r3, #0
   4a064:	bne	4a1c4 <fputs@plt+0x39050>
   4a068:	ldr	r3, [sp, #132]	; 0x84
   4a06c:	ldr	r2, [sp, #60]	; 0x3c
   4a070:	strb	r2, [r3]
   4a074:	ldr	r0, [sp, #132]	; 0x84
   4a078:	bl	49718 <fputs@plt+0x385a4>
   4a07c:	ldr	r3, [sp, #32]
   4a080:	str	r3, [r8, #28]
   4a084:	ldr	r3, [sp, #36]	; 0x24
   4a088:	str	r3, [r8, #32]
   4a08c:	ldr	r3, [sp, #40]	; 0x28
   4a090:	str	r3, [r8, #36]	; 0x24
   4a094:	ldr	r3, [sp, #16]
   4a098:	add	sl, r3, #1
   4a09c:	b	49bbc <fputs@plt+0x38a48>
   4a0a0:	str	lr, [sp, #20]
   4a0a4:	ldr	fp, [sp, #12]
   4a0a8:	mov	r3, sl
   4a0ac:	movw	r1, #52688	; 0xcdd0
   4a0b0:	movt	r1, #8
   4a0b4:	mov	r0, r8
   4a0b8:	bl	43a94 <fputs@plt+0x32920>
   4a0bc:	ldr	r3, [r7]
   4a0c0:	cmp	r3, #0
   4a0c4:	bne	4a074 <fputs@plt+0x38f00>
   4a0c8:	b	4a0d4 <fputs@plt+0x38f60>
   4a0cc:	str	lr, [sp, #20]
   4a0d0:	ldr	fp, [sp, #12]
   4a0d4:	sub	r2, fp, #1
   4a0d8:	ldr	r3, [sp, #20]
   4a0dc:	add	r2, r2, r3
   4a0e0:	uxth	r5, r5
   4a0e4:	sub	r2, r2, r5
   4a0e8:	ldr	r3, [sp, #84]	; 0x54
   4a0ec:	add	r3, r6, r3
   4a0f0:	ldrb	r3, [r3, #7]
   4a0f4:	cmp	r3, r2
   4a0f8:	beq	4a074 <fputs@plt+0x38f00>
   4a0fc:	str	sl, [sp]
   4a100:	movw	r1, #52728	; 0xcdf8
   4a104:	movt	r1, #8
   4a108:	mov	r0, r8
   4a10c:	bl	43a94 <fputs@plt+0x32920>
   4a110:	b	4a074 <fputs@plt+0x38f00>
   4a114:	uxth	r3, r5
   4a118:	lsr	r2, fp, #16
   4a11c:	cmp	r3, r2
   4a120:	bcs	4a0a0 <fputs@plt+0x38f2c>
   4a124:	sub	r2, r2, #1
   4a128:	add	r2, r2, lr
   4a12c:	sub	lr, r2, r3
   4a130:	mov	r5, fp
   4a134:	ldr	r3, [r7]
   4a138:	cmp	r3, #0
   4a13c:	beq	4a0cc <fputs@plt+0x38f58>
   4a140:	ldr	fp, [r7, #4]
   4a144:	ldr	r2, [r7, r3, lsl #2]
   4a148:	str	r2, [r7, #4]
   4a14c:	str	r4, [r7, r3, lsl #2]
   4a150:	ldr	r3, [r7]
   4a154:	sub	r3, r3, #1
   4a158:	str	r3, [r7]
   4a15c:	cmp	r3, #1
   4a160:	bls	4a114 <fputs@plt+0x38fa0>
   4a164:	mov	r1, #2
   4a168:	mov	r2, r9
   4a16c:	add	r3, r1, #1
   4a170:	ldr	r0, [r7, r3, lsl #2]
   4a174:	ldr	ip, [r7, r2, lsl #3]
   4a178:	cmp	ip, r0
   4a17c:	movls	r3, r1
   4a180:	ldr	r1, [r7, r2, lsl #2]
   4a184:	ldr	r0, [r7, r3, lsl #2]
   4a188:	cmp	r1, r0
   4a18c:	bcc	4a114 <fputs@plt+0x38fa0>
   4a190:	str	r0, [r7, r2, lsl #2]
   4a194:	str	r1, [r7, r3, lsl #2]
   4a198:	lsl	r1, r3, #1
   4a19c:	mov	r2, r3
   4a1a0:	ldr	r3, [r7]
   4a1a4:	cmp	r1, r3
   4a1a8:	bls	4a16c <fputs@plt+0x38ff8>
   4a1ac:	b	4a114 <fputs@plt+0x38fa0>
   4a1b0:	ldrd	r2, [sp, #176]	; 0xb0
   4a1b4:	ldr	r1, [sp, #12]
   4a1b8:	strd	r2, [r1]
   4a1bc:	mov	r3, #0
   4a1c0:	str	r3, [r8, #28]
   4a1c4:	ldr	r3, [r8, #16]
   4a1c8:	cmp	r3, #0
   4a1cc:	ble	4a074 <fputs@plt+0x38f00>
   4a1d0:	ldr	r3, [sp, #132]	; 0x84
   4a1d4:	ldrb	r3, [r3, #4]
   4a1d8:	cmp	r3, #0
   4a1dc:	bne	4a23c <fputs@plt+0x390c8>
   4a1e0:	ldr	r7, [r8, #68]	; 0x44
   4a1e4:	str	r3, [r7]
   4a1e8:	ldr	r3, [sp, #64]	; 0x40
   4a1ec:	cmp	r3, #0
   4a1f0:	blt	4a23c <fputs@plt+0x390c8>
   4a1f4:	ldr	r5, [sp, #72]	; 0x48
   4a1f8:	sub	r3, r6, #2
   4a1fc:	ldr	r2, [sp, #96]	; 0x60
   4a200:	add	r9, r3, r2
   4a204:	ldrh	r4, [r5], #-2
   4a208:	rev16	r4, r4
   4a20c:	uxth	r4, r4
   4a210:	ldr	r0, [sp, #132]	; 0x84
   4a214:	ldr	r3, [r0, #76]	; 0x4c
   4a218:	add	r1, r6, r4
   4a21c:	blx	r3
   4a220:	add	r1, r0, r4
   4a224:	sub	r1, r1, #1
   4a228:	orr	r1, r1, r4, lsl #16
   4a22c:	mov	r0, r7
   4a230:	bl	177b0 <fputs@plt+0x663c>
   4a234:	cmp	r9, r5
   4a238:	bne	4a204 <fputs@plt+0x39090>
   4a23c:	ldr	r3, [sp, #84]	; 0x54
   4a240:	add	r2, r6, r3
   4a244:	ldrb	r3, [r2, #1]
   4a248:	ldrb	r4, [r2, #2]
   4a24c:	orrs	r4, r4, r3, lsl #8
   4a250:	beq	4a288 <fputs@plt+0x39114>
   4a254:	add	r5, r6, r4
   4a258:	ldrb	r3, [r5, #2]
   4a25c:	ldrb	r1, [r5, #3]
   4a260:	orr	r1, r1, r3, lsl #8
   4a264:	add	r1, r1, r4
   4a268:	sub	r1, r1, #1
   4a26c:	orr	r1, r1, r4, lsl #16
   4a270:	mov	r0, r7
   4a274:	bl	177b0 <fputs@plt+0x663c>
   4a278:	ldrb	r3, [r6, r4]
   4a27c:	ldrb	r4, [r5, #1]
   4a280:	orrs	r4, r4, r3, lsl #8
   4a284:	bne	4a254 <fputs@plt+0x390e0>
   4a288:	ldr	r5, [sp, #92]	; 0x5c
   4a28c:	mvn	r4, #0
   4a290:	mov	r9, #1
   4a294:	ldr	lr, [sp, #20]
   4a298:	str	fp, [sp, #12]
   4a29c:	b	4a134 <fputs@plt+0x38fc0>
   4a2a0:	str	r4, [sp, #-8]!
   4a2a4:	str	lr, [sp, #4]
   4a2a8:	mov	r3, #0
   4a2ac:	strh	r3, [r0, #34]	; 0x22
   4a2b0:	ldrb	r3, [r0, #64]	; 0x40
   4a2b4:	bic	r3, r3, #6
   4a2b8:	strb	r3, [r0, #64]	; 0x40
   4a2bc:	ldrsb	r3, [r0, #68]	; 0x44
   4a2c0:	sub	r2, r3, #1
   4a2c4:	strb	r2, [r0, #68]	; 0x44
   4a2c8:	add	r3, r3, #30
   4a2cc:	ldr	r3, [r0, r3, lsl #2]
   4a2d0:	ldr	r0, [r3, #72]	; 0x48
   4a2d4:	bl	491a0 <fputs@plt+0x3802c>
   4a2d8:	ldr	r4, [sp]
   4a2dc:	add	sp, sp, #4
   4a2e0:	pop	{pc}		; (ldr pc, [sp], #4)
   4a2e4:	str	r4, [sp, #-8]!
   4a2e8:	str	lr, [sp, #4]
   4a2ec:	sub	sp, sp, #8
   4a2f0:	mov	r4, r0
   4a2f4:	ldrb	r3, [r0, #66]	; 0x42
   4a2f8:	cmp	r3, #2
   4a2fc:	bls	4a31c <fputs@plt+0x391a8>
   4a300:	cmp	r3, #4
   4a304:	beq	4a390 <fputs@plt+0x3921c>
   4a308:	ldr	r0, [r0, #48]	; 0x30
   4a30c:	bl	2143c <fputs@plt+0x102c8>
   4a310:	mov	r3, #0
   4a314:	str	r3, [r4, #48]	; 0x30
   4a318:	strb	r3, [r4, #66]	; 0x42
   4a31c:	ldrsb	r3, [r4, #68]	; 0x44
   4a320:	cmp	r3, #0
   4a324:	blt	4a398 <fputs@plt+0x39224>
   4a328:	beq	4a350 <fputs@plt+0x391dc>
   4a32c:	sub	r2, r3, #1
   4a330:	strb	r2, [r4, #68]	; 0x44
   4a334:	add	r3, r3, #30
   4a338:	ldr	r3, [r4, r3, lsl #2]
   4a33c:	ldr	r0, [r3, #72]	; 0x48
   4a340:	bl	491a0 <fputs@plt+0x3802c>
   4a344:	ldrsb	r3, [r4, #68]	; 0x44
   4a348:	cmp	r3, #0
   4a34c:	bne	4a32c <fputs@plt+0x391b8>
   4a350:	ldr	r2, [r4, #120]	; 0x78
   4a354:	ldrb	r3, [r2]
   4a358:	cmp	r3, #0
   4a35c:	beq	4a378 <fputs@plt+0x39204>
   4a360:	ldr	r3, [r4, #72]	; 0x48
   4a364:	clz	r3, r3
   4a368:	lsr	r3, r3, #5
   4a36c:	ldrb	r1, [r2, #2]
   4a370:	cmp	r3, r1
   4a374:	beq	4a3f0 <fputs@plt+0x3927c>
   4a378:	movw	r0, #60698	; 0xed1a
   4a37c:	bl	3693c <fputs@plt+0x257c8>
   4a380:	add	sp, sp, #8
   4a384:	ldr	r4, [sp]
   4a388:	add	sp, sp, #4
   4a38c:	pop	{pc}		; (ldr pc, [sp], #4)
   4a390:	ldr	r0, [r0, #60]	; 0x3c
   4a394:	b	4a380 <fputs@plt+0x3920c>
   4a398:	ldr	r1, [r4, #52]	; 0x34
   4a39c:	cmp	r1, #0
   4a3a0:	moveq	r0, #0
   4a3a4:	strbeq	r0, [r4, #66]	; 0x42
   4a3a8:	beq	4a380 <fputs@plt+0x3920c>
   4a3ac:	mov	r2, r4
   4a3b0:	ldr	r3, [r2], #120	; 0x78
   4a3b4:	ldr	r0, [r3, #4]
   4a3b8:	ldrb	r3, [r4, #65]	; 0x41
   4a3bc:	str	r3, [sp]
   4a3c0:	mov	r3, #0
   4a3c4:	bl	49910 <fputs@plt+0x3879c>
   4a3c8:	cmp	r0, #0
   4a3cc:	movne	r3, #0
   4a3d0:	strbne	r3, [r4, #66]	; 0x42
   4a3d4:	bne	4a380 <fputs@plt+0x3920c>
   4a3d8:	mov	r3, #0
   4a3dc:	strb	r3, [r4, #68]	; 0x44
   4a3e0:	ldr	r3, [r4, #120]	; 0x78
   4a3e4:	ldrb	r3, [r3, #2]
   4a3e8:	strb	r3, [r4, #69]	; 0x45
   4a3ec:	b	4a350 <fputs@plt+0x391dc>
   4a3f0:	mov	r3, #0
   4a3f4:	strh	r3, [r4, #80]	; 0x50
   4a3f8:	strh	r3, [r4, #34]	; 0x22
   4a3fc:	ldrb	r3, [r4, #64]	; 0x40
   4a400:	bic	r3, r3, #14
   4a404:	strb	r3, [r4, #64]	; 0x40
   4a408:	ldrh	r3, [r2, #18]
   4a40c:	cmp	r3, #0
   4a410:	beq	4a424 <fputs@plt+0x392b0>
   4a414:	mov	r3, #1
   4a418:	strb	r3, [r4, #66]	; 0x42
   4a41c:	mov	r0, #0
   4a420:	b	4a380 <fputs@plt+0x3920c>
   4a424:	ldrb	r3, [r2, #4]
   4a428:	cmp	r3, #0
   4a42c:	movne	r0, #0
   4a430:	strbne	r0, [r4, #66]	; 0x42
   4a434:	bne	4a380 <fputs@plt+0x3920c>
   4a438:	ldr	r3, [r2, #84]	; 0x54
   4a43c:	cmp	r3, #1
   4a440:	beq	4a450 <fputs@plt+0x392dc>
   4a444:	movw	r0, #60709	; 0xed25
   4a448:	bl	3693c <fputs@plt+0x257c8>
   4a44c:	b	4a380 <fputs@plt+0x3920c>
   4a450:	ldrb	r1, [r2, #5]
   4a454:	ldr	r3, [r2, #56]	; 0x38
   4a458:	add	r3, r3, r1
   4a45c:	ldr	r1, [r3, #8]
   4a460:	mov	r3, #1
   4a464:	strb	r3, [r4, #66]	; 0x42
   4a468:	rev	r1, r1
   4a46c:	mov	r0, r4
   4a470:	bl	49a18 <fputs@plt+0x388a4>
   4a474:	b	4a380 <fputs@plt+0x3920c>
   4a478:	ldrb	r3, [r0, #66]	; 0x42
   4a47c:	cmp	r3, #1
   4a480:	bne	4a490 <fputs@plt+0x3931c>
   4a484:	ldrb	r3, [r0, #64]	; 0x40
   4a488:	tst	r3, #8
   4a48c:	bne	4a4fc <fputs@plt+0x39388>
   4a490:	strd	r4, [sp, #-16]!
   4a494:	str	r6, [sp, #8]
   4a498:	str	lr, [sp, #12]
   4a49c:	mov	r5, r1
   4a4a0:	mov	r4, r0
   4a4a4:	bl	4a2e4 <fputs@plt+0x39170>
   4a4a8:	cmp	r0, #0
   4a4ac:	bne	4a4c4 <fputs@plt+0x39350>
   4a4b0:	ldrb	r3, [r4, #66]	; 0x42
   4a4b4:	cmp	r3, #0
   4a4b8:	bne	4a4d4 <fputs@plt+0x39360>
   4a4bc:	mov	r3, #1
   4a4c0:	str	r3, [r5]
   4a4c4:	ldrd	r4, [sp]
   4a4c8:	ldr	r6, [sp, #8]
   4a4cc:	add	sp, sp, #12
   4a4d0:	pop	{pc}		; (ldr pc, [sp], #4)
   4a4d4:	mov	r3, #0
   4a4d8:	str	r3, [r5]
   4a4dc:	mov	r0, r4
   4a4e0:	bl	49a8c <fputs@plt+0x38918>
   4a4e4:	cmp	r0, #0
   4a4e8:	ldrb	r3, [r4, #64]	; 0x40
   4a4ec:	orreq	r3, r3, #8
   4a4f0:	bicne	r3, r3, #8
   4a4f4:	strb	r3, [r4, #64]	; 0x40
   4a4f8:	b	4a4c4 <fputs@plt+0x39350>
   4a4fc:	mov	r0, #0
   4a500:	bx	lr
   4a504:	ldrb	r3, [r0, #20]
   4a508:	cmp	r3, #0
   4a50c:	bxne	lr
   4a510:	ldr	r3, [r0, #12]
   4a514:	cmp	r3, #0
   4a518:	bxeq	lr
   4a51c:	str	r4, [sp, #-8]!
   4a520:	str	lr, [sp, #4]
   4a524:	mov	r2, #0
   4a528:	str	r2, [r0, #12]
   4a52c:	ldr	r0, [r3, #72]	; 0x48
   4a530:	bl	491a0 <fputs@plt+0x3802c>
   4a534:	ldr	r4, [sp]
   4a538:	add	sp, sp, #4
   4a53c:	pop	{pc}		; (ldr pc, [sp], #4)
   4a540:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4a544:	strd	r6, [sp, #8]
   4a548:	str	r8, [sp, #16]
   4a54c:	str	lr, [sp, #20]
   4a550:	mov	r4, r0
   4a554:	ldr	r5, [r0, #4]
   4a558:	ldr	r2, [r0]
   4a55c:	mov	r3, #0
   4a560:	strb	r3, [r5, #19]
   4a564:	ldrb	r3, [r0, #8]
   4a568:	cmp	r3, #0
   4a56c:	beq	4a640 <fputs@plt+0x394cc>
   4a570:	ldr	r3, [r2, #156]	; 0x9c
   4a574:	cmp	r3, #1
   4a578:	bgt	4a588 <fputs@plt+0x39414>
   4a57c:	ldr	r7, [r0, #4]
   4a580:	add	r6, r7, #72	; 0x48
   4a584:	b	4a5e0 <fputs@plt+0x3946c>
   4a588:	ldr	r3, [r0, #4]
   4a58c:	ldr	r2, [r3, #76]	; 0x4c
   4a590:	cmp	r0, r2
   4a594:	beq	4a5a4 <fputs@plt+0x39430>
   4a598:	mov	r3, #1
   4a59c:	strb	r3, [r4, #8]
   4a5a0:	b	4a650 <fputs@plt+0x394dc>
   4a5a4:	mov	r2, #0
   4a5a8:	str	r2, [r3, #76]	; 0x4c
   4a5ac:	ldrh	r2, [r3, #22]
   4a5b0:	bic	r2, r2, #96	; 0x60
   4a5b4:	strh	r2, [r3, #22]
   4a5b8:	ldr	r3, [r3, #72]	; 0x48
   4a5bc:	cmp	r3, #0
   4a5c0:	beq	4a598 <fputs@plt+0x39424>
   4a5c4:	mov	r2, #1
   4a5c8:	strb	r2, [r3, #8]
   4a5cc:	ldr	r3, [r3, #12]
   4a5d0:	cmp	r3, #0
   4a5d4:	bne	4a5c8 <fputs@plt+0x39454>
   4a5d8:	b	4a598 <fputs@plt+0x39424>
   4a5dc:	bl	2143c <fputs@plt+0x102c8>
   4a5e0:	ldr	r0, [r6]
   4a5e4:	cmp	r0, #0
   4a5e8:	beq	4a614 <fputs@plt+0x394a0>
   4a5ec:	ldr	r3, [r0]
   4a5f0:	cmp	r4, r3
   4a5f4:	addne	r6, r0, #12
   4a5f8:	bne	4a5e0 <fputs@plt+0x3946c>
   4a5fc:	ldr	r3, [r0, #12]
   4a600:	str	r3, [r6]
   4a604:	ldr	r3, [r0, #4]
   4a608:	cmp	r3, #1
   4a60c:	beq	4a5e0 <fputs@plt+0x3946c>
   4a610:	b	4a5dc <fputs@plt+0x39468>
   4a614:	ldr	r3, [r7, #76]	; 0x4c
   4a618:	cmp	r4, r3
   4a61c:	beq	4a664 <fputs@plt+0x394f0>
   4a620:	ldr	r3, [r7, #40]	; 0x28
   4a624:	cmp	r3, #2
   4a628:	beq	4a67c <fputs@plt+0x39508>
   4a62c:	ldr	r3, [r5, #40]	; 0x28
   4a630:	sub	r3, r3, #1
   4a634:	str	r3, [r5, #40]	; 0x28
   4a638:	cmp	r3, #0
   4a63c:	strbeq	r3, [r5, #20]
   4a640:	mov	r3, #0
   4a644:	strb	r3, [r4, #8]
   4a648:	mov	r0, r5
   4a64c:	bl	4a504 <fputs@plt+0x39390>
   4a650:	ldrd	r4, [sp]
   4a654:	ldrd	r6, [sp, #8]
   4a658:	ldr	r8, [sp, #16]
   4a65c:	add	sp, sp, #20
   4a660:	pop	{pc}		; (ldr pc, [sp], #4)
   4a664:	mov	r3, #0
   4a668:	str	r3, [r7, #76]	; 0x4c
   4a66c:	ldrh	r3, [r7, #22]
   4a670:	bic	r3, r3, #96	; 0x60
   4a674:	strh	r3, [r7, #22]
   4a678:	b	4a62c <fputs@plt+0x394b8>
   4a67c:	ldrh	r3, [r7, #22]
   4a680:	bic	r3, r3, #64	; 0x40
   4a684:	strh	r3, [r7, #22]
   4a688:	b	4a62c <fputs@plt+0x394b8>
   4a68c:	ldrb	r3, [r0, #8]
   4a690:	cmp	r3, #0
   4a694:	bne	4a6a0 <fputs@plt+0x3952c>
   4a698:	mov	r0, #0
   4a69c:	bx	lr
   4a6a0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4a6a4:	strd	r6, [sp, #8]
   4a6a8:	str	r8, [sp, #16]
   4a6ac:	str	lr, [sp, #20]
   4a6b0:	mov	r5, r1
   4a6b4:	mov	r4, r0
   4a6b8:	ldr	r3, [r0, #4]
   4a6bc:	ldr	r2, [r0]
   4a6c0:	str	r2, [r3, #4]
   4a6c4:	ldrb	r3, [r0, #8]
   4a6c8:	cmp	r3, #2
   4a6cc:	beq	4a6f0 <fputs@plt+0x3957c>
   4a6d0:	mov	r0, r4
   4a6d4:	bl	4a540 <fputs@plt+0x393cc>
   4a6d8:	mov	r0, #0
   4a6dc:	ldrd	r4, [sp]
   4a6e0:	ldrd	r6, [sp, #8]
   4a6e4:	ldr	r8, [sp, #16]
   4a6e8:	add	sp, sp, #20
   4a6ec:	pop	{pc}		; (ldr pc, [sp], #4)
   4a6f0:	ldr	r7, [r0, #4]
   4a6f4:	ldr	r6, [r7]
   4a6f8:	ldr	r0, [r6, #44]	; 0x2c
   4a6fc:	cmp	r0, #0
   4a700:	bne	4a754 <fputs@plt+0x395e0>
   4a704:	ldrb	r3, [r6, #17]
   4a708:	cmp	r3, #2
   4a70c:	bne	4a72c <fputs@plt+0x395b8>
   4a710:	ldrb	r3, [r6, #4]
   4a714:	cmp	r3, #0
   4a718:	beq	4a72c <fputs@plt+0x395b8>
   4a71c:	ldrb	r3, [r6, #5]
   4a720:	cmp	r3, #1
   4a724:	strbeq	r3, [r6, #17]
   4a728:	beq	4a76c <fputs@plt+0x395f8>
   4a72c:	ldr	r3, [r6, #108]	; 0x6c
   4a730:	add	r3, r3, #1
   4a734:	str	r3, [r6, #108]	; 0x6c
   4a738:	mov	r2, #1
   4a73c:	ldrb	r1, [r6, #20]
   4a740:	mov	r0, r6
   4a744:	bl	2464c <fputs@plt+0x134d8>
   4a748:	mov	r1, r0
   4a74c:	mov	r0, r6
   4a750:	bl	16918 <fputs@plt+0x57a4>
   4a754:	clz	r1, r5
   4a758:	lsr	r1, r1, #5
   4a75c:	cmp	r0, #0
   4a760:	moveq	r1, #0
   4a764:	cmp	r1, #0
   4a768:	bne	4a6dc <fputs@plt+0x39568>
   4a76c:	ldr	r3, [r4, #20]
   4a770:	sub	r3, r3, #1
   4a774:	str	r3, [r4, #20]
   4a778:	mov	r3, #1
   4a77c:	strb	r3, [r7, #20]
   4a780:	ldr	r0, [r7, #60]	; 0x3c
   4a784:	bl	23a1c <fputs@plt+0x128a8>
   4a788:	mov	r3, #0
   4a78c:	str	r3, [r7, #60]	; 0x3c
   4a790:	b	4a6d0 <fputs@plt+0x3955c>
   4a794:	ldr	r3, [r0]
   4a798:	cmp	r3, #0
   4a79c:	beq	4a868 <fputs@plt+0x396f4>
   4a7a0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4a7a4:	strd	r6, [sp, #8]
   4a7a8:	str	r8, [sp, #16]
   4a7ac:	str	lr, [sp, #20]
   4a7b0:	mov	r4, r0
   4a7b4:	ldr	r7, [r0, #4]
   4a7b8:	ldr	r2, [r3, #4]
   4a7bc:	ldr	r3, [r3]
   4a7c0:	str	r3, [r2, #4]
   4a7c4:	ldr	r0, [r0, #48]	; 0x30
   4a7c8:	bl	2143c <fputs@plt+0x102c8>
   4a7cc:	mov	r3, #0
   4a7d0:	str	r3, [r4, #48]	; 0x30
   4a7d4:	strb	r3, [r4, #66]	; 0x42
   4a7d8:	ldr	r2, [r7, #8]
   4a7dc:	cmp	r2, r4
   4a7e0:	beq	4a800 <fputs@plt+0x3968c>
   4a7e4:	ldr	r3, [r2, #8]
   4a7e8:	cmp	r3, r4
   4a7ec:	beq	4a80c <fputs@plt+0x39698>
   4a7f0:	mov	r2, r3
   4a7f4:	cmp	r3, #0
   4a7f8:	bne	4a7e4 <fputs@plt+0x39670>
   4a7fc:	b	4a814 <fputs@plt+0x396a0>
   4a800:	ldr	r3, [r4, #8]
   4a804:	str	r3, [r7, #8]
   4a808:	b	4a814 <fputs@plt+0x396a0>
   4a80c:	ldr	r3, [r4, #8]
   4a810:	str	r3, [r2, #8]
   4a814:	ldrsb	r3, [r4, #68]	; 0x44
   4a818:	cmp	r3, #0
   4a81c:	addge	r6, r4, #116	; 0x74
   4a820:	movge	r5, #0
   4a824:	blt	4a840 <fputs@plt+0x396cc>
   4a828:	ldr	r0, [r6, #4]!
   4a82c:	bl	49718 <fputs@plt+0x385a4>
   4a830:	add	r5, r5, #1
   4a834:	ldrsb	r3, [r4, #68]	; 0x44
   4a838:	cmp	r3, r5
   4a83c:	bge	4a828 <fputs@plt+0x396b4>
   4a840:	mov	r0, r7
   4a844:	bl	4a504 <fputs@plt+0x39390>
   4a848:	ldr	r0, [r4, #12]
   4a84c:	bl	2143c <fputs@plt+0x102c8>
   4a850:	mov	r0, #0
   4a854:	ldrd	r4, [sp]
   4a858:	ldrd	r6, [sp, #8]
   4a85c:	ldr	r8, [sp, #16]
   4a860:	add	sp, sp, #20
   4a864:	pop	{pc}		; (ldr pc, [sp], #4)
   4a868:	mov	r0, #0
   4a86c:	bx	lr
   4a870:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4a874:	strd	r6, [sp, #8]
   4a878:	str	r8, [sp, #16]
   4a87c:	str	lr, [sp, #20]
   4a880:	ldr	r3, [r0, #44]	; 0x2c
   4a884:	cmp	r3, #0
   4a888:	movne	r6, #0
   4a88c:	beq	4a8a8 <fputs@plt+0x39734>
   4a890:	mov	r0, r6
   4a894:	ldrd	r4, [sp]
   4a898:	ldrd	r6, [sp, #8]
   4a89c:	ldr	r8, [sp, #16]
   4a8a0:	add	sp, sp, #20
   4a8a4:	pop	{pc}		; (ldr pc, [sp], #4)
   4a8a8:	mov	r4, r0
   4a8ac:	ldr	r7, [r0, #12]
   4a8b0:	ldr	r5, [r7, #56]	; 0x38
   4a8b4:	ldr	r0, [r7, #72]	; 0x48
   4a8b8:	bl	465b0 <fputs@plt+0x3543c>
   4a8bc:	subs	r6, r0, #0
   4a8c0:	bne	4a890 <fputs@plt+0x3971c>
   4a8c4:	movw	r3, #52780	; 0xce2c
   4a8c8:	movt	r3, #8
   4a8cc:	ldr	r1, [r3]
   4a8d0:	ldr	r2, [r3, #4]
   4a8d4:	str	r1, [r5]
   4a8d8:	str	r2, [r5, #4]
   4a8dc:	ldr	r2, [r3, #8]
   4a8e0:	ldr	r3, [r3, #12]
   4a8e4:	str	r2, [r5, #8]
   4a8e8:	str	r3, [r5, #12]
   4a8ec:	ldr	r3, [r4, #32]
   4a8f0:	lsr	r3, r3, #8
   4a8f4:	strb	r3, [r5, #16]
   4a8f8:	ldrh	r3, [r4, #34]	; 0x22
   4a8fc:	strb	r3, [r5, #17]
   4a900:	mov	r8, #1
   4a904:	strb	r8, [r5, #18]
   4a908:	strb	r8, [r5, #19]
   4a90c:	ldr	r3, [r4, #32]
   4a910:	ldr	r2, [r4, #36]	; 0x24
   4a914:	sub	r3, r3, r2
   4a918:	strb	r3, [r5, #20]
   4a91c:	mov	r3, #64	; 0x40
   4a920:	strb	r3, [r5, #21]
   4a924:	mov	r3, #32
   4a928:	strb	r3, [r5, #22]
   4a92c:	strb	r3, [r5, #23]
   4a930:	mov	r2, #76	; 0x4c
   4a934:	mov	r1, #0
   4a938:	add	r0, r5, #24
   4a93c:	bl	10f40 <memset@plt>
   4a940:	mov	r1, #13
   4a944:	mov	r0, r7
   4a948:	bl	36a5c <fputs@plt+0x258e8>
   4a94c:	ldrh	r3, [r4, #22]
   4a950:	orr	r3, r3, #2
   4a954:	strh	r3, [r4, #22]
   4a958:	ldrb	r3, [r4, #17]
   4a95c:	rev	r3, r3
   4a960:	str	r3, [r5, #52]	; 0x34
   4a964:	ldrb	r3, [r4, #18]
   4a968:	rev	r3, r3
   4a96c:	str	r3, [r5, #64]	; 0x40
   4a970:	str	r8, [r4, #44]	; 0x2c
   4a974:	strb	r8, [r5, #31]
   4a978:	b	4a890 <fputs@plt+0x3971c>
   4a97c:	cmp	r0, #0
   4a980:	beq	4aa0c <fputs@plt+0x39898>
   4a984:	ldrb	r3, [r0, #8]
   4a988:	cmp	r3, #2
   4a98c:	beq	4a998 <fputs@plt+0x39824>
   4a990:	mov	r0, #0
   4a994:	bx	lr
   4a998:	strd	r4, [sp, #-16]!
   4a99c:	str	r6, [sp, #8]
   4a9a0:	str	lr, [sp, #12]
   4a9a4:	mov	r4, r2
   4a9a8:	ldr	r5, [r0, #4]
   4a9ac:	ldr	r3, [r0]
   4a9b0:	str	r3, [r5, #4]
   4a9b4:	ldr	r0, [r5]
   4a9b8:	bl	484e0 <fputs@plt+0x3736c>
   4a9bc:	cmp	r0, #0
   4a9c0:	bne	4a9e8 <fputs@plt+0x39874>
   4a9c4:	cmp	r4, #0
   4a9c8:	blt	4a9f8 <fputs@plt+0x39884>
   4a9cc:	mov	r0, r5
   4a9d0:	bl	4a870 <fputs@plt+0x396fc>
   4a9d4:	ldr	r3, [r5, #12]
   4a9d8:	ldr	r3, [r3, #56]	; 0x38
   4a9dc:	ldr	r3, [r3, #28]
   4a9e0:	rev	r3, r3
   4a9e4:	str	r3, [r5, #44]	; 0x2c
   4a9e8:	ldrd	r4, [sp]
   4a9ec:	ldr	r6, [sp, #8]
   4a9f0:	add	sp, sp, #12
   4a9f4:	pop	{pc}		; (ldr pc, [sp], #4)
   4a9f8:	ldrh	r3, [r5, #22]
   4a9fc:	tst	r3, #8
   4aa00:	movne	r3, #0
   4aa04:	strne	r3, [r5, #44]	; 0x2c
   4aa08:	b	4a9cc <fputs@plt+0x39858>
   4aa0c:	mov	r0, #0
   4aa10:	bx	lr
   4aa14:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4aa18:	strd	r6, [sp, #8]
   4aa1c:	strd	r8, [sp, #16]
   4aa20:	strd	sl, [sp, #24]
   4aa24:	str	lr, [sp, #32]
   4aa28:	sub	sp, sp, #4
   4aa2c:	ldr	r6, [r0]
   4aa30:	ldr	r5, [r6, #436]	; 0x1b4
   4aa34:	cmp	r5, #0
   4aa38:	beq	4aaf8 <fputs@plt+0x39984>
   4aa3c:	ldr	r8, [r0, #104]	; 0x68
   4aa40:	cmp	r8, #0
   4aa44:	moveq	r5, r8
   4aa48:	beq	4aaf8 <fputs@plt+0x39984>
   4aa4c:	mov	sl, r1
   4aa50:	mov	r9, r0
   4aa54:	sub	r8, r8, #1
   4aa58:	ldr	r3, [r6, #20]
   4aa5c:	cmp	r3, #0
   4aa60:	ble	4ab48 <fputs@plt+0x399d4>
   4aa64:	mov	r4, #0
   4aa68:	mov	r5, r4
   4aa6c:	mov	fp, #1
   4aa70:	b	4aa9c <fputs@plt+0x39928>
   4aa74:	mov	r2, r8
   4aa78:	mov	r1, fp
   4aa7c:	mov	r0, r7
   4aa80:	bl	4a97c <fputs@plt+0x39808>
   4aa84:	cmp	r5, #0
   4aa88:	moveq	r5, r0
   4aa8c:	add	r4, r4, #1
   4aa90:	ldr	r3, [r6, #20]
   4aa94:	cmp	r3, r4
   4aa98:	ble	4aad4 <fputs@plt+0x39960>
   4aa9c:	ldr	r3, [r6, #16]
   4aaa0:	add	r3, r3, r4, lsl #4
   4aaa4:	ldr	r7, [r3, #4]
   4aaa8:	cmp	r7, #0
   4aaac:	beq	4aa8c <fputs@plt+0x39918>
   4aab0:	cmp	sl, #2
   4aab4:	bne	4aa74 <fputs@plt+0x39900>
   4aab8:	mov	r2, r8
   4aabc:	mov	r1, #2
   4aac0:	mov	r0, r7
   4aac4:	bl	4a97c <fputs@plt+0x39808>
   4aac8:	cmp	r0, #0
   4aacc:	bne	4aa84 <fputs@plt+0x39910>
   4aad0:	b	4aa74 <fputs@plt+0x39900>
   4aad4:	ldr	r3, [r6, #436]	; 0x1b4
   4aad8:	sub	r3, r3, #1
   4aadc:	str	r3, [r6, #436]	; 0x1b4
   4aae0:	mov	r3, #0
   4aae4:	str	r3, [r9, #104]	; 0x68
   4aae8:	cmp	r5, r3
   4aaec:	beq	4ab58 <fputs@plt+0x399e4>
   4aaf0:	cmp	sl, #2
   4aaf4:	beq	4ab30 <fputs@plt+0x399bc>
   4aaf8:	mov	r0, r5
   4aafc:	add	sp, sp, #4
   4ab00:	ldrd	r4, [sp]
   4ab04:	ldrd	r6, [sp, #8]
   4ab08:	ldrd	r8, [sp, #16]
   4ab0c:	ldrd	sl, [sp, #24]
   4ab10:	add	sp, sp, #32
   4ab14:	pop	{pc}		; (ldr pc, [sp], #4)
   4ab18:	mov	r2, r8
   4ab1c:	mov	r1, #2
   4ab20:	mov	r0, r6
   4ab24:	bl	1a740 <fputs@plt+0x95cc>
   4ab28:	subs	r5, r0, #0
   4ab2c:	beq	4ab60 <fputs@plt+0x399ec>
   4ab30:	ldrd	r2, [r9, #152]	; 0x98
   4ab34:	add	r6, r6, #448	; 0x1c0
   4ab38:	strd	r2, [r6, #-8]
   4ab3c:	ldrd	r2, [r9, #160]	; 0xa0
   4ab40:	strd	r2, [r6]
   4ab44:	b	4aaf8 <fputs@plt+0x39984>
   4ab48:	sub	r5, r5, #1
   4ab4c:	str	r5, [r6, #436]	; 0x1b4
   4ab50:	mov	r3, #0
   4ab54:	str	r3, [r0, #104]	; 0x68
   4ab58:	cmp	sl, #2
   4ab5c:	beq	4ab18 <fputs@plt+0x399a4>
   4ab60:	mov	r2, r8
   4ab64:	mov	r1, #1
   4ab68:	mov	r0, r6
   4ab6c:	bl	1a740 <fputs@plt+0x95cc>
   4ab70:	mov	r5, r0
   4ab74:	b	4aaf0 <fputs@plt+0x3997c>
   4ab78:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4ab7c:	strd	r6, [sp, #8]
   4ab80:	strd	r8, [sp, #16]
   4ab84:	strd	sl, [sp, #24]
   4ab88:	str	lr, [sp, #32]
   4ab8c:	sub	sp, sp, #28
   4ab90:	mov	r6, r0
   4ab94:	mov	r7, r1
   4ab98:	ldr	r4, [r0, #4]
   4ab9c:	ldr	r3, [r0]
   4aba0:	str	r3, [r4, #4]
   4aba4:	ldrb	r3, [r0, #8]
   4aba8:	cmp	r3, #2
   4abac:	beq	4b118 <fputs@plt+0x39fa4>
   4abb0:	cmp	r1, #0
   4abb4:	cmpeq	r3, #1
   4abb8:	beq	4b160 <fputs@plt+0x39fec>
   4abbc:	ldrh	r3, [r4, #22]
   4abc0:	adds	r8, r1, #0
   4abc4:	movne	r8, #1
   4abc8:	tst	r3, r8
   4abcc:	movne	r5, #8
   4abd0:	bne	4b1fc <fputs@plt+0x3a088>
   4abd4:	cmp	r1, #0
   4abd8:	beq	4b1e0 <fputs@plt+0x3a06c>
   4abdc:	ldrb	r2, [r4, #20]
   4abe0:	cmp	r2, #2
   4abe4:	beq	4b1e8 <fputs@plt+0x3a074>
   4abe8:	tst	r3, #64	; 0x40
   4abec:	bne	4b1e8 <fputs@plt+0x3a074>
   4abf0:	cmp	r1, #1
   4abf4:	ble	4ac38 <fputs@plt+0x39ac4>
   4abf8:	ldr	r3, [r4, #72]	; 0x48
   4abfc:	cmp	r3, #0
   4ac00:	beq	4ac38 <fputs@plt+0x39ac4>
   4ac04:	ldr	r1, [r3]
   4ac08:	cmp	r0, r1
   4ac0c:	bne	4ac30 <fputs@plt+0x39abc>
   4ac10:	ldr	r3, [r3, #12]
   4ac14:	cmp	r3, #0
   4ac18:	beq	4ac38 <fputs@plt+0x39ac4>
   4ac1c:	ldr	r2, [r3]
   4ac20:	cmp	r2, r1
   4ac24:	beq	4ac10 <fputs@plt+0x39a9c>
   4ac28:	ldr	r3, [r2]
   4ac2c:	b	4b1f0 <fputs@plt+0x3a07c>
   4ac30:	mov	r2, r1
   4ac34:	b	4ac28 <fputs@plt+0x39ab4>
   4ac38:	mov	r2, #1
   4ac3c:	mov	r1, r2
   4ac40:	mov	r0, r6
   4ac44:	bl	170fc <fputs@plt+0x5f88>
   4ac48:	subs	r5, r0, #0
   4ac4c:	bne	4b1fc <fputs@plt+0x3a088>
   4ac50:	ldrh	r3, [r4, #22]
   4ac54:	bic	r3, r3, #8
   4ac58:	uxth	r3, r3
   4ac5c:	strh	r3, [r4, #22]
   4ac60:	ldr	r2, [r4, #44]	; 0x2c
   4ac64:	cmp	r2, #0
   4ac68:	orreq	r3, r3, #8
   4ac6c:	strheq	r3, [r4, #22]
   4ac70:	movw	sl, #32897	; 0x8081
   4ac74:	movt	sl, #32896	; 0x8080
   4ac78:	b	4b19c <fputs@plt+0x3a028>
   4ac7c:	ldr	r0, [r4]
   4ac80:	bl	47db8 <fputs@plt+0x36c44>
   4ac84:	subs	r5, r0, #0
   4ac88:	beq	4acf8 <fputs@plt+0x39b84>
   4ac8c:	cmp	r5, #0
   4ac90:	bne	4b16c <fputs@plt+0x39ff8>
   4ac94:	ldrb	r3, [r6, #8]
   4ac98:	cmp	r3, #0
   4ac9c:	bne	4acd0 <fputs@plt+0x39b5c>
   4aca0:	ldr	r3, [r4, #40]	; 0x28
   4aca4:	add	r3, r3, #1
   4aca8:	str	r3, [r4, #40]	; 0x28
   4acac:	ldrb	r3, [r6, #9]
   4acb0:	cmp	r3, #0
   4acb4:	beq	4acd0 <fputs@plt+0x39b5c>
   4acb8:	mov	r3, #1
   4acbc:	strb	r3, [r6, #40]	; 0x28
   4acc0:	ldr	r3, [r4, #72]	; 0x48
   4acc4:	str	r3, [r6, #44]	; 0x2c
   4acc8:	add	r3, r6, #32
   4accc:	str	r3, [r4, #72]	; 0x48
   4acd0:	cmp	r7, #0
   4acd4:	bne	4b21c <fputs@plt+0x3a0a8>
   4acd8:	mov	r3, #1
   4acdc:	strb	r3, [r6, #8]
   4ace0:	ldrb	r3, [r4, #20]
   4ace4:	cmp	r3, #0
   4ace8:	movne	r5, r7
   4acec:	bne	4b1fc <fputs@plt+0x3a088>
   4acf0:	mov	r3, #1
   4acf4:	b	4b234 <fputs@plt+0x3a0c0>
   4acf8:	mov	r3, #0
   4acfc:	add	r2, sp, #16
   4ad00:	mov	r1, #1
   4ad04:	mov	r0, r4
   4ad08:	bl	49140 <fputs@plt+0x37fcc>
   4ad0c:	subs	r5, r0, #0
   4ad10:	bne	4ac8c <fputs@plt+0x39b18>
   4ad14:	ldr	r3, [sp, #16]
   4ad18:	ldr	fp, [r3, #56]	; 0x38
   4ad1c:	ldr	r9, [fp, #28]
   4ad20:	rev	r9, r9
   4ad24:	ldr	r3, [r4]
   4ad28:	ldr	r3, [r3, #28]
   4ad2c:	str	r3, [sp]
   4ad30:	cmp	r9, #0
   4ad34:	beq	4ad58 <fputs@plt+0x39be4>
   4ad38:	mov	r2, #4
   4ad3c:	add	r1, fp, #92	; 0x5c
   4ad40:	add	r0, fp, #24
   4ad44:	bl	10ea4 <memcmp@plt>
   4ad48:	ldr	r3, [sp]
   4ad4c:	cmp	r0, #0
   4ad50:	movne	r9, r3
   4ad54:	b	4ad5c <fputs@plt+0x39be8>
   4ad58:	ldr	r9, [sp]
   4ad5c:	cmp	r9, #0
   4ad60:	ble	4ae60 <fputs@plt+0x39cec>
   4ad64:	mov	r2, #16
   4ad68:	ldr	r1, [pc, #1328]	; 4b2a0 <fputs@plt+0x3a12c>
   4ad6c:	mov	r0, fp
   4ad70:	bl	10ea4 <memcmp@plt>
   4ad74:	cmp	r0, #0
   4ad78:	bne	4af58 <fputs@plt+0x39de4>
   4ad7c:	ldrb	r3, [fp, #18]
   4ad80:	cmp	r3, #2
   4ad84:	bls	4ad94 <fputs@plt+0x39c20>
   4ad88:	ldrh	r3, [r4, #22]
   4ad8c:	orr	r3, r3, #1
   4ad90:	strh	r3, [r4, #22]
   4ad94:	ldrb	r3, [fp, #19]
   4ad98:	cmp	r3, #2
   4ad9c:	bhi	4af78 <fputs@plt+0x39e04>
   4ada0:	beq	4aecc <fputs@plt+0x39d58>
   4ada4:	mov	r2, #3
   4ada8:	movw	r1, #52796	; 0xce3c
   4adac:	movt	r1, #8
   4adb0:	add	r0, fp, #21
   4adb4:	bl	10ea4 <memcmp@plt>
   4adb8:	cmp	r0, #0
   4adbc:	bne	4af80 <fputs@plt+0x39e0c>
   4adc0:	ldrb	r2, [fp, #16]
   4adc4:	ldrb	r3, [fp, #17]
   4adc8:	lsl	r3, r3, #16
   4adcc:	orr	r2, r3, r2, lsl #8
   4add0:	str	r2, [sp, #4]
   4add4:	sub	r3, r2, #1
   4add8:	tst	r3, r2
   4addc:	bne	4af88 <fputs@plt+0x39e14>
   4ade0:	sub	r3, r2, #256	; 0x100
   4ade4:	sub	r3, r3, #1
   4ade8:	cmp	r3, #65280	; 0xff00
   4adec:	bcs	4af90 <fputs@plt+0x39e1c>
   4adf0:	ldrb	r3, [fp, #20]
   4adf4:	str	r3, [sp, #12]
   4adf8:	sub	r3, r2, r3
   4adfc:	str	r3, [sp, #8]
   4ae00:	ldr	r3, [r4, #32]
   4ae04:	cmp	r2, r3
   4ae08:	bne	4af10 <fputs@plt+0x39d9c>
   4ae0c:	ldr	r3, [r4, #4]
   4ae10:	ldrh	r3, [r3, #26]
   4ae14:	eor	r3, r3, #1
   4ae18:	ldr	r2, [sp]
   4ae1c:	cmp	r9, r2
   4ae20:	movle	r3, #0
   4ae24:	andgt	r3, r3, #1
   4ae28:	cmp	r3, #0
   4ae2c:	bne	4af48 <fputs@plt+0x39dd4>
   4ae30:	ldr	r3, [sp, #8]
   4ae34:	cmp	r3, #480	; 0x1e0
   4ae38:	bcc	4af98 <fputs@plt+0x39e24>
   4ae3c:	str	r3, [r4, #36]	; 0x24
   4ae40:	ldr	r3, [fp, #52]	; 0x34
   4ae44:	adds	r3, r3, #0
   4ae48:	movne	r3, #1
   4ae4c:	strb	r3, [r4, #17]
   4ae50:	ldr	r3, [fp, #64]	; 0x40
   4ae54:	adds	r3, r3, #0
   4ae58:	movne	r3, #1
   4ae5c:	strb	r3, [r4, #18]
   4ae60:	ldr	r1, [r4, #36]	; 0x24
   4ae64:	add	r3, r1, #67108864	; 0x4000000
   4ae68:	sub	r3, r3, #12
   4ae6c:	lsl	r3, r3, #6
   4ae70:	umull	r2, r3, sl, r3
   4ae74:	lsr	r3, r3, #7
   4ae78:	sub	r3, r3, #23
   4ae7c:	uxth	r3, r3
   4ae80:	strh	r3, [r4, #24]
   4ae84:	add	r2, r1, #134217728	; 0x8000000
   4ae88:	sub	r2, r2, #12
   4ae8c:	lsl	r2, r2, #5
   4ae90:	umull	r0, r2, sl, r2
   4ae94:	lsr	r2, r2, #7
   4ae98:	sub	r2, r2, #23
   4ae9c:	uxth	r2, r2
   4aea0:	strh	r2, [r4, #26]
   4aea4:	sub	r1, r1, #35	; 0x23
   4aea8:	strh	r1, [r4, #28]
   4aeac:	strh	r2, [r4, #30]
   4aeb0:	cmp	r3, #127	; 0x7f
   4aeb4:	movcs	r3, #127	; 0x7f
   4aeb8:	strb	r3, [r4, #21]
   4aebc:	ldr	r3, [sp, #16]
   4aec0:	str	r3, [r4, #12]
   4aec4:	str	r9, [r4, #44]	; 0x2c
   4aec8:	b	4b19c <fputs@plt+0x3a028>
   4aecc:	ldrh	r3, [r4, #22]
   4aed0:	tst	r3, #16
   4aed4:	bne	4ada4 <fputs@plt+0x39c30>
   4aed8:	mov	r3, #0
   4aedc:	str	r3, [sp, #20]
   4aee0:	add	r1, sp, #20
   4aee4:	ldr	r0, [r4]
   4aee8:	bl	274c8 <fputs@plt+0x16354>
   4aeec:	cmp	r0, #0
   4aef0:	movne	r5, r0
   4aef4:	bne	4af5c <fputs@plt+0x39de8>
   4aef8:	ldr	r3, [sp, #20]
   4aefc:	cmp	r3, #0
   4af00:	bne	4ada4 <fputs@plt+0x39c30>
   4af04:	ldr	r0, [sp, #16]
   4af08:	bl	49718 <fputs@plt+0x385a4>
   4af0c:	b	4b19c <fputs@plt+0x3a028>
   4af10:	ldr	r0, [sp, #16]
   4af14:	bl	49718 <fputs@plt+0x385a4>
   4af18:	ldr	r3, [sp, #8]
   4af1c:	str	r3, [r4, #36]	; 0x24
   4af20:	ldr	r3, [sp, #4]
   4af24:	str	r3, [r4, #32]
   4af28:	mov	r0, r4
   4af2c:	bl	23d3c <fputs@plt+0x12bc8>
   4af30:	mov	r1, r4
   4af34:	ldr	r0, [r1], #32
   4af38:	ldr	r2, [sp, #12]
   4af3c:	bl	23d74 <fputs@plt+0x12c00>
   4af40:	mov	r5, r0
   4af44:	b	4af6c <fputs@plt+0x39df8>
   4af48:	movw	r0, #58737	; 0xe571
   4af4c:	bl	3693c <fputs@plt+0x257c8>
   4af50:	mov	r5, r0
   4af54:	b	4af5c <fputs@plt+0x39de8>
   4af58:	mov	r5, #26
   4af5c:	ldr	r0, [sp, #16]
   4af60:	bl	49718 <fputs@plt+0x385a4>
   4af64:	mov	r3, #0
   4af68:	str	r3, [r4, #12]
   4af6c:	cmp	r5, #0
   4af70:	beq	4b19c <fputs@plt+0x3a028>
   4af74:	b	4ac8c <fputs@plt+0x39b18>
   4af78:	mov	r5, #26
   4af7c:	b	4af5c <fputs@plt+0x39de8>
   4af80:	mov	r5, #26
   4af84:	b	4af5c <fputs@plt+0x39de8>
   4af88:	mov	r5, #26
   4af8c:	b	4af5c <fputs@plt+0x39de8>
   4af90:	mov	r5, #26
   4af94:	b	4af5c <fputs@plt+0x39de8>
   4af98:	mov	r5, #26
   4af9c:	b	4af5c <fputs@plt+0x39de8>
   4afa0:	ldr	r9, [r4]
   4afa4:	ldr	r5, [r9, #44]	; 0x2c
   4afa8:	cmp	r5, #0
   4afac:	bne	4b16c <fputs@plt+0x39ff8>
   4afb0:	ldr	r3, [r6]
   4afb4:	ldrb	r3, [r3, #68]	; 0x44
   4afb8:	cmp	r3, #2
   4afbc:	movne	r3, #0
   4afc0:	moveq	r3, #1
   4afc4:	strb	r3, [r9, #22]
   4afc8:	ldrb	r3, [r9, #17]
   4afcc:	cmp	r3, #1
   4afd0:	beq	4afe4 <fputs@plt+0x39e70>
   4afd4:	mov	r0, r4
   4afd8:	bl	4a870 <fputs@plt+0x396fc>
   4afdc:	mov	r5, r0
   4afe0:	b	4ac8c <fputs@plt+0x39b18>
   4afe4:	ldr	r3, [r9, #216]	; 0xd8
   4afe8:	cmp	r3, #0
   4afec:	beq	4b0a8 <fputs@plt+0x39f34>
   4aff0:	ldrb	r2, [r9, #4]
   4aff4:	cmp	r2, #0
   4aff8:	beq	4b008 <fputs@plt+0x39e94>
   4affc:	ldrb	r3, [r3, #43]	; 0x2b
   4b000:	cmp	r3, #0
   4b004:	beq	4b074 <fputs@plt+0x39f00>
   4b008:	ldr	fp, [r9, #216]	; 0xd8
   4b00c:	ldrb	r3, [fp, #46]	; 0x2e
   4b010:	cmp	r3, #0
   4b014:	bne	4b168 <fputs@plt+0x39ff4>
   4b018:	mov	r2, #1
   4b01c:	mov	r1, #0
   4b020:	mov	r0, fp
   4b024:	bl	16d8c <fputs@plt+0x5c18>
   4b028:	subs	r5, r0, #0
   4b02c:	bne	4b16c <fputs@plt+0x39ff8>
   4b030:	mov	r3, #1
   4b034:	strb	r3, [fp, #44]	; 0x2c
   4b038:	ldr	r3, [fp, #32]
   4b03c:	mov	r2, #48	; 0x30
   4b040:	ldr	r1, [r3]
   4b044:	add	r0, fp, #52	; 0x34
   4b048:	bl	10ea4 <memcmp@plt>
   4b04c:	cmp	r0, #0
   4b050:	beq	4b0dc <fputs@plt+0x39f68>
   4b054:	mov	r2, #1
   4b058:	mov	r1, #0
   4b05c:	mov	r0, fp
   4b060:	bl	16dc0 <fputs@plt+0x5c4c>
   4b064:	mov	r3, #0
   4b068:	strb	r3, [fp, #44]	; 0x2c
   4b06c:	movw	r5, #517	; 0x205
   4b070:	b	4b16c <fputs@plt+0x39ff8>
   4b074:	mov	r1, #4
   4b078:	mov	r0, r9
   4b07c:	bl	16820 <fputs@plt+0x56ac>
   4b080:	subs	r5, r0, #0
   4b084:	bne	4b16c <fputs@plt+0x39ff8>
   4b088:	ldr	r5, [r9, #216]	; 0xd8
   4b08c:	ldrsh	r1, [r5, #40]	; 0x28
   4b090:	add	r1, r1, #3
   4b094:	mov	r0, r5
   4b098:	bl	16d5c <fputs@plt+0x5be8>
   4b09c:	mov	r3, #1
   4b0a0:	strb	r3, [r5, #43]	; 0x2b
   4b0a4:	b	4b008 <fputs@plt+0x39e94>
   4b0a8:	mov	r1, #2
   4b0ac:	mov	r0, r9
   4b0b0:	bl	16820 <fputs@plt+0x56ac>
   4b0b4:	mov	r5, r0
   4b0b8:	cmp	r7, #1
   4b0bc:	movle	r3, #0
   4b0c0:	movgt	r3, #1
   4b0c4:	cmp	r0, #0
   4b0c8:	movne	r3, #0
   4b0cc:	cmp	r3, #0
   4b0d0:	bne	4b104 <fputs@plt+0x39f90>
   4b0d4:	cmp	r5, #0
   4b0d8:	bne	4b16c <fputs@plt+0x39ff8>
   4b0dc:	mov	r3, #2
   4b0e0:	strb	r3, [r9, #17]
   4b0e4:	ldr	r3, [r9, #28]
   4b0e8:	str	r3, [r9, #40]	; 0x28
   4b0ec:	str	r3, [r9, #36]	; 0x24
   4b0f0:	str	r3, [r9, #32]
   4b0f4:	mov	r2, #0
   4b0f8:	mov	r3, #0
   4b0fc:	strd	r2, [r9, #80]	; 0x50
   4b100:	b	4afd4 <fputs@plt+0x39e60>
   4b104:	mov	r1, #4
   4b108:	mov	r0, r9
   4b10c:	bl	16adc <fputs@plt+0x5968>
   4b110:	mov	r5, r0
   4b114:	b	4b0d4 <fputs@plt+0x39f60>
   4b118:	cmp	r1, #0
   4b11c:	beq	4b158 <fputs@plt+0x39fe4>
   4b120:	ldr	r0, [r4]
   4b124:	ldr	r3, [r6]
   4b128:	ldr	r1, [r3, #432]	; 0x1b0
   4b12c:	ldr	r3, [r0, #104]	; 0x68
   4b130:	cmp	r1, r3
   4b134:	movle	r5, #0
   4b138:	ble	4b1fc <fputs@plt+0x3a088>
   4b13c:	ldrb	r3, [r0, #6]
   4b140:	cmp	r3, #0
   4b144:	moveq	r5, #0
   4b148:	beq	4b1fc <fputs@plt+0x3a088>
   4b14c:	bl	27f58 <fputs@plt+0x16de4>
   4b150:	mov	r5, r0
   4b154:	b	4b1fc <fputs@plt+0x3a088>
   4b158:	mov	r5, r1
   4b15c:	b	4b1fc <fputs@plt+0x3a088>
   4b160:	mov	r5, #0
   4b164:	b	4b1fc <fputs@plt+0x3a088>
   4b168:	mov	r5, #8
   4b16c:	mov	r0, r4
   4b170:	bl	4a504 <fputs@plt+0x39390>
   4b174:	uxtb	r3, r5
   4b178:	cmp	r3, #5
   4b17c:	bne	4b1d4 <fputs@plt+0x3a060>
   4b180:	ldrb	r3, [r4, #20]
   4b184:	cmp	r3, #0
   4b188:	bne	4b1fc <fputs@plt+0x3a088>
   4b18c:	mov	r0, r4
   4b190:	bl	1c20c <fputs@plt+0xb098>
   4b194:	cmp	r0, #0
   4b198:	beq	4b1fc <fputs@plt+0x3a088>
   4b19c:	ldr	r3, [r4, #12]
   4b1a0:	cmp	r3, #0
   4b1a4:	beq	4ac7c <fputs@plt+0x39b08>
   4b1a8:	cmp	r5, #0
   4b1ac:	moveq	r3, r8
   4b1b0:	movne	r3, #0
   4b1b4:	cmp	r3, #0
   4b1b8:	beq	4ac8c <fputs@plt+0x39b18>
   4b1bc:	ldrh	r3, [r4, #22]
   4b1c0:	tst	r3, #1
   4b1c4:	beq	4afa0 <fputs@plt+0x39e2c>
   4b1c8:	mov	r0, r4
   4b1cc:	bl	4a504 <fputs@plt+0x39390>
   4b1d0:	mov	r5, #8
   4b1d4:	cmp	r5, #0
   4b1d8:	beq	4ac94 <fputs@plt+0x39b20>
   4b1dc:	b	4b1fc <fputs@plt+0x3a088>
   4b1e0:	tst	r3, #64	; 0x40
   4b1e4:	beq	4ac38 <fputs@plt+0x39ac4>
   4b1e8:	ldr	r3, [r4, #76]	; 0x4c
   4b1ec:	ldr	r3, [r3]
   4b1f0:	cmp	r3, #0
   4b1f4:	movwne	r5, #262	; 0x106
   4b1f8:	beq	4ac38 <fputs@plt+0x39ac4>
   4b1fc:	mov	r0, r5
   4b200:	add	sp, sp, #28
   4b204:	ldrd	r4, [sp]
   4b208:	ldrd	r6, [sp, #8]
   4b20c:	ldrd	r8, [sp, #16]
   4b210:	ldrd	sl, [sp, #24]
   4b214:	add	sp, sp, #32
   4b218:	pop	{pc}		; (ldr pc, [sp], #4)
   4b21c:	mov	r3, #2
   4b220:	strb	r3, [r6, #8]
   4b224:	ldrb	r3, [r4, #20]
   4b228:	cmp	r3, #1
   4b22c:	bhi	4b244 <fputs@plt+0x3a0d0>
   4b230:	mov	r3, #2
   4b234:	strb	r3, [r4, #20]
   4b238:	cmp	r7, #0
   4b23c:	moveq	r5, r7
   4b240:	beq	4b1fc <fputs@plt+0x3a088>
   4b244:	ldr	r8, [r4, #12]
   4b248:	str	r6, [r4, #76]	; 0x4c
   4b24c:	ldrh	r3, [r4, #22]
   4b250:	bic	r3, r3, #32
   4b254:	uxth	r3, r3
   4b258:	cmp	r7, #1
   4b25c:	orrgt	r3, r3, #32
   4b260:	strh	r3, [r4, #22]
   4b264:	ldr	r3, [r8, #56]	; 0x38
   4b268:	ldr	r3, [r3, #28]
   4b26c:	rev	r3, r3
   4b270:	ldr	r2, [r4, #44]	; 0x2c
   4b274:	cmp	r2, r3
   4b278:	beq	4b120 <fputs@plt+0x39fac>
   4b27c:	ldr	r0, [r8, #72]	; 0x48
   4b280:	bl	465b0 <fputs@plt+0x3543c>
   4b284:	subs	r5, r0, #0
   4b288:	bne	4b1fc <fputs@plt+0x3a088>
   4b28c:	ldr	r2, [r8, #56]	; 0x38
   4b290:	ldr	r3, [r4, #44]	; 0x2c
   4b294:	rev	r3, r3
   4b298:	str	r3, [r2, #28]
   4b29c:	b	4b120 <fputs@plt+0x39fac>
   4b2a0:	andeq	r8, r8, r8, lsr pc
   4b2a4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4b2a8:	strd	r6, [sp, #8]
   4b2ac:	str	r8, [sp, #16]
   4b2b0:	str	lr, [sp, #20]
   4b2b4:	mov	r5, r1
   4b2b8:	mov	r6, r2
   4b2bc:	ldr	r4, [r0, #4]
   4b2c0:	ldr	r3, [r0]
   4b2c4:	str	r3, [r4, #4]
   4b2c8:	ldr	r3, [r4, #12]
   4b2cc:	ldr	r7, [r3, #56]	; 0x38
   4b2d0:	ldr	r0, [r3, #72]	; 0x48
   4b2d4:	bl	465b0 <fputs@plt+0x3543c>
   4b2d8:	cmp	r0, #0
   4b2dc:	beq	4b2f4 <fputs@plt+0x3a180>
   4b2e0:	ldrd	r4, [sp]
   4b2e4:	ldrd	r6, [sp, #8]
   4b2e8:	ldr	r8, [sp, #16]
   4b2ec:	add	sp, sp, #20
   4b2f0:	pop	{pc}		; (ldr pc, [sp], #4)
   4b2f4:	rev	r3, r6
   4b2f8:	add	r2, r5, #9
   4b2fc:	str	r3, [r7, r2, lsl #2]
   4b300:	cmp	r5, #7
   4b304:	strbeq	r6, [r4, #18]
   4b308:	b	4b2e0 <fputs@plt+0x3a16c>
   4b30c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4b310:	strd	r6, [sp, #8]
   4b314:	str	r8, [sp, #16]
   4b318:	str	lr, [sp, #20]
   4b31c:	mov	r6, r0
   4b320:	mov	r5, r1
   4b324:	ldr	r4, [r0, #4]
   4b328:	ldrh	r3, [r4, #22]
   4b32c:	bic	r3, r3, #16
   4b330:	uxth	r3, r3
   4b334:	cmp	r1, #1
   4b338:	orreq	r3, r3, #16
   4b33c:	strh	r3, [r4, #22]
   4b340:	mov	r1, #0
   4b344:	bl	4ab78 <fputs@plt+0x39a04>
   4b348:	cmp	r0, #0
   4b34c:	bne	4b388 <fputs@plt+0x3a214>
   4b350:	ldr	r3, [r4, #12]
   4b354:	ldr	r7, [r3, #56]	; 0x38
   4b358:	uxtb	r5, r5
   4b35c:	ldrb	r3, [r7, #18]
   4b360:	cmp	r3, r5
   4b364:	bne	4b374 <fputs@plt+0x3a200>
   4b368:	ldrb	r3, [r7, #19]
   4b36c:	cmp	r3, r5
   4b370:	beq	4b388 <fputs@plt+0x3a214>
   4b374:	mov	r1, #2
   4b378:	mov	r0, r6
   4b37c:	bl	4ab78 <fputs@plt+0x39a04>
   4b380:	cmp	r0, #0
   4b384:	beq	4b3a8 <fputs@plt+0x3a234>
   4b388:	ldrh	r3, [r4, #22]
   4b38c:	bic	r3, r3, #16
   4b390:	strh	r3, [r4, #22]
   4b394:	ldrd	r4, [sp]
   4b398:	ldrd	r6, [sp, #8]
   4b39c:	ldr	r8, [sp, #16]
   4b3a0:	add	sp, sp, #20
   4b3a4:	pop	{pc}		; (ldr pc, [sp], #4)
   4b3a8:	ldr	r3, [r4, #12]
   4b3ac:	ldr	r0, [r3, #72]	; 0x48
   4b3b0:	bl	465b0 <fputs@plt+0x3543c>
   4b3b4:	cmp	r0, #0
   4b3b8:	strbeq	r5, [r7, #18]
   4b3bc:	strbeq	r5, [r7, #19]
   4b3c0:	b	4b388 <fputs@plt+0x3a214>
   4b3c4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4b3c8:	strd	r6, [sp, #8]
   4b3cc:	strd	r8, [sp, #16]
   4b3d0:	strd	sl, [sp, #24]
   4b3d4:	str	lr, [sp, #32]
   4b3d8:	sub	sp, sp, #60	; 0x3c
   4b3dc:	str	r1, [sp, #28]
   4b3e0:	str	r2, [sp, #24]
   4b3e4:	str	r3, [sp, #16]
   4b3e8:	ldrb	r3, [sp, #96]	; 0x60
   4b3ec:	str	r3, [sp, #20]
   4b3f0:	mov	r3, #0
   4b3f4:	str	r3, [sp, #52]	; 0x34
   4b3f8:	ldr	fp, [r0, #12]
   4b3fc:	ldr	r2, [r0, #44]	; 0x2c
   4b400:	str	r2, [sp, #8]
   4b404:	ldr	r3, [fp, #56]	; 0x38
   4b408:	ldr	r3, [r3, #36]	; 0x24
   4b40c:	rev	r3, r3
   4b410:	str	r3, [sp, #12]
   4b414:	cmp	r3, r2
   4b418:	bcs	4b480 <fputs@plt+0x3a30c>
   4b41c:	mov	r5, r0
   4b420:	ldr	r3, [sp, #12]
   4b424:	cmp	r3, #0
   4b428:	beq	4b824 <fputs@plt+0x3a6b0>
   4b42c:	ldr	r3, [sp, #20]
   4b430:	cmp	r3, #1
   4b434:	beq	4b490 <fputs@plt+0x3a31c>
   4b438:	ldr	r3, [sp, #20]
   4b43c:	cmp	r3, #2
   4b440:	movne	sl, #0
   4b444:	moveq	sl, #1
   4b448:	ldr	r0, [fp, #72]	; 0x48
   4b44c:	bl	465b0 <fputs@plt+0x3543c>
   4b450:	subs	r9, r0, #0
   4b454:	bne	4bab8 <fputs@plt+0x3a944>
   4b458:	ldr	r2, [fp, #56]	; 0x38
   4b45c:	ldr	r3, [sp, #12]
   4b460:	sub	r3, r3, #1
   4b464:	rev	r3, r3
   4b468:	str	r3, [r2, #36]	; 0x24
   4b46c:	mov	r3, #0
   4b470:	str	r3, [sp, #4]
   4b474:	str	fp, [sp, #36]	; 0x24
   4b478:	str	r5, [sp, #32]
   4b47c:	b	4b9a0 <fputs@plt+0x3a82c>
   4b480:	movw	r0, #61354	; 0xefaa
   4b484:	bl	3693c <fputs@plt+0x257c8>
   4b488:	mov	r9, r0
   4b48c:	b	4bab8 <fputs@plt+0x3a944>
   4b490:	ldr	r3, [sp, #16]
   4b494:	ldr	r2, [sp, #8]
   4b498:	cmp	r3, r2
   4b49c:	movhi	sl, #0
   4b4a0:	bhi	4b448 <fputs@plt+0x3a2d4>
   4b4a4:	mov	r3, #0
   4b4a8:	add	r2, sp, #48	; 0x30
   4b4ac:	ldr	r1, [sp, #16]
   4b4b0:	bl	4932c <fputs@plt+0x381b8>
   4b4b4:	subs	r9, r0, #0
   4b4b8:	bne	4bab8 <fputs@plt+0x3a944>
   4b4bc:	ldrb	sl, [sp, #48]	; 0x30
   4b4c0:	cmp	sl, #2
   4b4c4:	movne	sl, #0
   4b4c8:	moveq	sl, #1
   4b4cc:	b	4b448 <fputs@plt+0x3a2d4>
   4b4d0:	ldr	r3, [sp, #36]	; 0x24
   4b4d4:	ldr	r3, [r3, #56]	; 0x38
   4b4d8:	ldr	r6, [r3, #32]
   4b4dc:	rev	r6, r6
   4b4e0:	b	4b9b8 <fputs@plt+0x3a844>
   4b4e4:	ldr	r4, [sp, #4]
   4b4e8:	b	4b9d8 <fputs@plt+0x3a864>
   4b4ec:	mov	r3, #0
   4b4f0:	add	r2, sp, #52	; 0x34
   4b4f4:	mov	r1, r6
   4b4f8:	ldr	r0, [sp, #32]
   4b4fc:	bl	498ac <fputs@plt+0x38738>
   4b500:	str	r4, [sp, #4]
   4b504:	b	4b9e4 <fputs@plt+0x3a870>
   4b508:	mov	r9, r0
   4b50c:	mov	r3, #0
   4b510:	str	r3, [sp, #52]	; 0x34
   4b514:	b	4baa8 <fputs@plt+0x3a934>
   4b518:	ldr	fp, [sp, #36]	; 0x24
   4b51c:	ldr	r0, [r8, #72]	; 0x48
   4b520:	bl	465b0 <fputs@plt+0x3543c>
   4b524:	subs	r8, r0, #0
   4b528:	bne	4b970 <fputs@plt+0x3a7fc>
   4b52c:	ldr	r3, [sp, #24]
   4b530:	str	r6, [r3]
   4b534:	ldr	r2, [fp, #56]	; 0x38
   4b538:	ldr	r3, [sp, #52]	; 0x34
   4b53c:	ldr	r1, [r3, #56]	; 0x38
   4b540:	ldr	r1, [r1]
   4b544:	str	r1, [r2, #32]
   4b548:	ldr	r2, [sp, #28]
   4b54c:	str	r3, [r2]
   4b550:	mov	r3, #0
   4b554:	str	r3, [sp, #52]	; 0x34
   4b558:	mov	r0, r7
   4b55c:	bl	49718 <fputs@plt+0x385a4>
   4b560:	mov	r9, r8
   4b564:	mov	r7, #0
   4b568:	b	4baa8 <fputs@plt+0x3a934>
   4b56c:	movw	r0, #61439	; 0xefff
   4b570:	bl	3693c <fputs@plt+0x257c8>
   4b574:	mov	r9, r0
   4b578:	b	4baa8 <fputs@plt+0x3a934>
   4b57c:	ldr	fp, [sp, #36]	; 0x24
   4b580:	ldr	r5, [sp, #32]
   4b584:	ldr	r6, [sp, #16]
   4b588:	b	4ba68 <fputs@plt+0x3a8f4>
   4b58c:	ldr	r3, [fp, #56]	; 0x38
   4b590:	ldr	r2, [sp, #52]	; 0x34
   4b594:	ldr	r2, [r2, #56]	; 0x38
   4b598:	ldr	r2, [r2]
   4b59c:	str	r2, [r3, #32]
   4b5a0:	mov	r3, #0
   4b5a4:	str	r3, [sp, #52]	; 0x34
   4b5a8:	b	4b558 <fputs@plt+0x3a3e4>
   4b5ac:	ldr	r3, [r7, #56]	; 0x38
   4b5b0:	ldr	r2, [sp, #52]	; 0x34
   4b5b4:	ldr	r2, [r2, #56]	; 0x38
   4b5b8:	ldr	r2, [r2]
   4b5bc:	str	r2, [r3]
   4b5c0:	b	4b5a0 <fputs@plt+0x3a42c>
   4b5c4:	ldr	r3, [sp, #52]	; 0x34
   4b5c8:	ldr	r3, [r3, #56]	; 0x38
   4b5cc:	ldr	r6, [r3, #8]
   4b5d0:	rev	r1, r6
   4b5d4:	ldr	r3, [sp, #8]
   4b5d8:	cmp	r3, r1
   4b5dc:	bcc	4b684 <fputs@plt+0x3a510>
   4b5e0:	mov	r3, #0
   4b5e4:	add	r2, sp, #48	; 0x30
   4b5e8:	mov	r0, r5
   4b5ec:	bl	498ac <fputs@plt+0x38738>
   4b5f0:	subs	r9, r0, #0
   4b5f4:	bne	4baa8 <fputs@plt+0x3a934>
   4b5f8:	ldr	r3, [sp, #48]	; 0x30
   4b5fc:	ldr	r0, [r3, #72]	; 0x48
   4b600:	bl	465b0 <fputs@plt+0x3543c>
   4b604:	subs	r9, r0, #0
   4b608:	bne	4b694 <fputs@plt+0x3a520>
   4b60c:	ldr	r3, [sp, #48]	; 0x30
   4b610:	ldr	r3, [r3, #56]	; 0x38
   4b614:	ldr	r2, [sp, #52]	; 0x34
   4b618:	ldr	r2, [r2, #56]	; 0x38
   4b61c:	ldr	r2, [r2]
   4b620:	str	r2, [r3]
   4b624:	ldr	r5, [sp, #48]	; 0x30
   4b628:	ldr	r2, [r5, #56]	; 0x38
   4b62c:	sub	r3, r4, #1
   4b630:	rev	r3, r3
   4b634:	str	r3, [r2, #4]
   4b638:	ldr	r0, [r5, #56]	; 0x38
   4b63c:	sub	r2, r4, #-1073741823	; 0xc0000001
   4b640:	ldr	r3, [sp, #52]	; 0x34
   4b644:	ldr	r1, [r3, #56]	; 0x38
   4b648:	lsl	r2, r2, #2
   4b64c:	add	r1, r1, #12
   4b650:	add	r0, r0, #8
   4b654:	bl	10fdc <memcpy@plt>
   4b658:	mov	r0, r5
   4b65c:	bl	49718 <fputs@plt+0x385a4>
   4b660:	cmp	r7, #0
   4b664:	beq	4b6a0 <fputs@plt+0x3a52c>
   4b668:	ldr	r0, [r7, #72]	; 0x48
   4b66c:	bl	465b0 <fputs@plt+0x3543c>
   4b670:	subs	r9, r0, #0
   4b674:	bne	4baa8 <fputs@plt+0x3a934>
   4b678:	ldr	r3, [r7, #56]	; 0x38
   4b67c:	str	r6, [r3]
   4b680:	b	4b5a0 <fputs@plt+0x3a42c>
   4b684:	movw	r0, #61473	; 0xf021
   4b688:	bl	3693c <fputs@plt+0x257c8>
   4b68c:	mov	r9, r0
   4b690:	b	4baa8 <fputs@plt+0x3a934>
   4b694:	ldr	r0, [sp, #48]	; 0x30
   4b698:	bl	49718 <fputs@plt+0x385a4>
   4b69c:	b	4baa8 <fputs@plt+0x3a934>
   4b6a0:	ldr	r3, [fp, #56]	; 0x38
   4b6a4:	str	r6, [r3, #32]
   4b6a8:	b	4b5a0 <fputs@plt+0x3a42c>
   4b6ac:	ldr	r3, [fp, #8]
   4b6b0:	rev	r3, r3
   4b6b4:	ldr	r1, [sp, #16]
   4b6b8:	cmp	r3, r1
   4b6bc:	bls	4b7f0 <fputs@plt+0x3a67c>
   4b6c0:	add	r2, fp, #12
   4b6c4:	mov	r6, #0
   4b6c8:	add	r6, r6, #1
   4b6cc:	cmp	r6, r4
   4b6d0:	bcs	4b6e8 <fputs@plt+0x3a574>
   4b6d4:	ldr	r3, [r2], #4
   4b6d8:	rev	r3, r3
   4b6dc:	cmp	r1, r3
   4b6e0:	bcc	4b6c8 <fputs@plt+0x3a554>
   4b6e4:	b	4b6f4 <fputs@plt+0x3a580>
   4b6e8:	mov	r6, #0
   4b6ec:	b	4b6f4 <fputs@plt+0x3a580>
   4b6f0:	ldr	r6, [sp, #16]
   4b6f4:	add	sl, r6, #2
   4b6f8:	add	sl, fp, sl, lsl #2
   4b6fc:	ldr	r3, [sl]
   4b700:	rev	r3, r3
   4b704:	ldr	r2, [sp, #8]
   4b708:	cmp	r2, r3
   4b70c:	bcc	4b800 <fputs@plt+0x3a68c>
   4b710:	ldr	r2, [sp, #16]
   4b714:	cmp	r2, r3
   4b718:	orreq	r5, r5, #1
   4b71c:	cmp	r5, #0
   4b720:	bne	4b744 <fputs@plt+0x3a5d0>
   4b724:	ldr	r1, [sp, #20]
   4b728:	cmp	r2, r3
   4b72c:	movls	r2, #0
   4b730:	movhi	r2, #1
   4b734:	cmp	r1, #2
   4b738:	movne	r2, #0
   4b73c:	cmp	r2, #0
   4b740:	beq	4b980 <fputs@plt+0x3a80c>
   4b744:	ldr	r5, [sp, #32]
   4b748:	ldr	r2, [sp, #24]
   4b74c:	str	r3, [r2]
   4b750:	ldr	r0, [r8, #72]	; 0x48
   4b754:	bl	465b0 <fputs@plt+0x3543c>
   4b758:	subs	r9, r0, #0
   4b75c:	bne	4baa8 <fputs@plt+0x3a934>
   4b760:	sub	r3, r4, #1
   4b764:	cmp	r3, r6
   4b768:	bls	4b778 <fputs@plt+0x3a604>
   4b76c:	add	r4, r4, #1
   4b770:	ldr	r2, [fp, r4, lsl #2]
   4b774:	str	r2, [sl]
   4b778:	rev	r3, r3
   4b77c:	str	r3, [fp, #4]
   4b780:	ldr	r3, [sp, #24]
   4b784:	ldr	r4, [r3]
   4b788:	ldr	r0, [r5, #60]	; 0x3c
   4b78c:	cmp	r0, #0
   4b790:	beq	4b7a4 <fputs@plt+0x3a630>
   4b794:	ldr	r3, [r0]
   4b798:	cmp	r4, r3
   4b79c:	movhi	r9, #1
   4b7a0:	bls	4b810 <fputs@plt+0x3a69c>
   4b7a4:	clz	r3, r9
   4b7a8:	lsr	r3, r3, #5
   4b7ac:	ldr	r2, [sp, #28]
   4b7b0:	mov	r1, r4
   4b7b4:	mov	r0, r5
   4b7b8:	bl	498ac <fputs@plt+0x38738>
   4b7bc:	subs	r8, r0, #0
   4b7c0:	bne	4b558 <fputs@plt+0x3a3e4>
   4b7c4:	ldr	r4, [sp, #28]
   4b7c8:	ldr	r3, [r4]
   4b7cc:	ldr	r0, [r3, #72]	; 0x48
   4b7d0:	bl	465b0 <fputs@plt+0x3543c>
   4b7d4:	subs	r8, r0, #0
   4b7d8:	beq	4b558 <fputs@plt+0x3a3e4>
   4b7dc:	ldr	r0, [r4]
   4b7e0:	bl	49718 <fputs@plt+0x385a4>
   4b7e4:	mov	r3, #0
   4b7e8:	str	r3, [r4]
   4b7ec:	b	4b558 <fputs@plt+0x3a3e4>
   4b7f0:	mov	r6, #0
   4b7f4:	b	4b6f4 <fputs@plt+0x3a580>
   4b7f8:	mov	r6, #0
   4b7fc:	b	4b6f4 <fputs@plt+0x3a580>
   4b800:	movw	r0, #61538	; 0xf062
   4b804:	bl	3693c <fputs@plt+0x257c8>
   4b808:	mov	r9, r0
   4b80c:	b	4baa8 <fputs@plt+0x3a934>
   4b810:	mov	r1, r4
   4b814:	bl	15f30 <fputs@plt+0x4dbc>
   4b818:	adds	r9, r0, #0
   4b81c:	movne	r9, #1
   4b820:	b	4b7a4 <fputs@plt+0x3a630>
   4b824:	ldrb	r4, [r0, #19]
   4b828:	ldr	r0, [fp, #72]	; 0x48
   4b82c:	bl	465b0 <fputs@plt+0x3543c>
   4b830:	subs	r9, r0, #0
   4b834:	bne	4bab8 <fputs@plt+0x3a944>
   4b838:	ldr	r3, [r5, #44]	; 0x2c
   4b83c:	add	r2, r3, #1
   4b840:	str	r2, [r5, #44]	; 0x2c
   4b844:	movw	r2, #4408	; 0x1138
   4b848:	movt	r2, #10
   4b84c:	ldr	r2, [r2, #608]	; 0x260
   4b850:	ldr	r1, [r5, #32]
   4b854:	udiv	r2, r2, r1
   4b858:	cmp	r3, r2
   4b85c:	addeq	r3, r3, #2
   4b860:	streq	r3, [r5, #44]	; 0x2c
   4b864:	clz	r4, r4
   4b868:	lsr	r4, r4, #5
   4b86c:	ldrb	r3, [r5, #17]
   4b870:	cmp	r3, #0
   4b874:	beq	4b890 <fputs@plt+0x3a71c>
   4b878:	ldr	r6, [r5, #44]	; 0x2c
   4b87c:	mov	r1, r6
   4b880:	mov	r0, r5
   4b884:	bl	1725c <fputs@plt+0x60e8>
   4b888:	cmp	r6, r0
   4b88c:	beq	4b8fc <fputs@plt+0x3a788>
   4b890:	ldr	r3, [r5, #12]
   4b894:	ldr	r2, [r3, #56]	; 0x38
   4b898:	ldr	r3, [r5, #44]	; 0x2c
   4b89c:	rev	r3, r3
   4b8a0:	str	r3, [r2, #28]
   4b8a4:	ldr	r1, [r5, #44]	; 0x2c
   4b8a8:	ldr	r3, [sp, #24]
   4b8ac:	str	r1, [r3]
   4b8b0:	mov	r3, r4
   4b8b4:	ldr	r4, [sp, #28]
   4b8b8:	mov	r2, r4
   4b8bc:	mov	r0, r5
   4b8c0:	bl	498ac <fputs@plt+0x38738>
   4b8c4:	subs	r9, r0, #0
   4b8c8:	bne	4bab8 <fputs@plt+0x3a944>
   4b8cc:	ldr	r3, [r4]
   4b8d0:	ldr	r0, [r3, #72]	; 0x48
   4b8d4:	bl	465b0 <fputs@plt+0x3543c>
   4b8d8:	subs	r9, r0, #0
   4b8dc:	moveq	r7, #0
   4b8e0:	beq	4baa8 <fputs@plt+0x3a934>
   4b8e4:	ldr	r4, [sp, #28]
   4b8e8:	ldr	r0, [r4]
   4b8ec:	bl	49718 <fputs@plt+0x385a4>
   4b8f0:	mov	r7, #0
   4b8f4:	str	r7, [r4]
   4b8f8:	b	4baa8 <fputs@plt+0x3a934>
   4b8fc:	mov	r3, #0
   4b900:	str	r3, [sp, #48]	; 0x30
   4b904:	mov	r3, r4
   4b908:	add	r2, sp, #48	; 0x30
   4b90c:	mov	r1, r6
   4b910:	mov	r0, r5
   4b914:	bl	498ac <fputs@plt+0x38738>
   4b918:	subs	r9, r0, #0
   4b91c:	bne	4bab8 <fputs@plt+0x3a944>
   4b920:	ldr	r3, [sp, #48]	; 0x30
   4b924:	ldr	r0, [r3, #72]	; 0x48
   4b928:	bl	465b0 <fputs@plt+0x3543c>
   4b92c:	mov	r9, r0
   4b930:	ldr	r0, [sp, #48]	; 0x30
   4b934:	bl	49718 <fputs@plt+0x385a4>
   4b938:	cmp	r9, #0
   4b93c:	bne	4bab8 <fputs@plt+0x3a944>
   4b940:	ldr	r3, [r5, #44]	; 0x2c
   4b944:	add	r2, r3, #1
   4b948:	str	r2, [r5, #44]	; 0x2c
   4b94c:	movw	r2, #4408	; 0x1138
   4b950:	movt	r2, #10
   4b954:	ldr	r2, [r2, #608]	; 0x260
   4b958:	ldr	r1, [r5, #32]
   4b95c:	udiv	r2, r2, r1
   4b960:	cmp	r3, r2
   4b964:	addeq	r3, r3, #2
   4b968:	streq	r3, [r5, #44]	; 0x2c
   4b96c:	b	4b890 <fputs@plt+0x3a71c>
   4b970:	mov	r9, r8
   4b974:	b	4baa8 <fputs@plt+0x3a934>
   4b978:	mov	r9, r8
   4b97c:	b	4baa8 <fputs@plt+0x3a934>
   4b980:	mov	r0, r7
   4b984:	bl	49718 <fputs@plt+0x385a4>
   4b988:	b	4b99c <fputs@plt+0x3a828>
   4b98c:	cmp	r4, #0
   4b990:	bne	4bae0 <fputs@plt+0x3a96c>
   4b994:	mov	r0, r7
   4b998:	bl	49718 <fputs@plt+0x385a4>
   4b99c:	mov	sl, #1
   4b9a0:	ldr	r7, [sp, #52]	; 0x34
   4b9a4:	cmp	r7, #0
   4b9a8:	beq	4b4d0 <fputs@plt+0x3a35c>
   4b9ac:	ldr	r3, [r7, #56]	; 0x38
   4b9b0:	ldr	r6, [r3]
   4b9b4:	rev	r6, r6
   4b9b8:	ldr	r3, [sp, #8]
   4b9bc:	cmp	r6, r3
   4b9c0:	bhi	4b4e4 <fputs@plt+0x3a370>
   4b9c4:	ldr	r3, [sp, #4]
   4b9c8:	add	r4, r3, #1
   4b9cc:	ldr	r2, [sp, #12]
   4b9d0:	cmp	r3, r2
   4b9d4:	bls	4b4ec <fputs@plt+0x3a378>
   4b9d8:	movw	r0, #61410	; 0xefe2
   4b9dc:	bl	3693c <fputs@plt+0x257c8>
   4b9e0:	str	r4, [sp, #4]
   4b9e4:	cmp	r0, #0
   4b9e8:	bne	4b508 <fputs@plt+0x3a394>
   4b9ec:	ldr	r8, [sp, #52]	; 0x34
   4b9f0:	ldr	fp, [r8, #56]	; 0x38
   4b9f4:	ldr	r4, [fp, #4]
   4b9f8:	rev	r4, r4
   4b9fc:	eor	r5, sl, #1
   4ba00:	cmp	r4, #0
   4ba04:	moveq	r3, r5
   4ba08:	movne	r3, #0
   4ba0c:	cmp	r3, #0
   4ba10:	bne	4b518 <fputs@plt+0x3a3a4>
   4ba14:	ldr	r3, [sp, #32]
   4ba18:	ldr	r3, [r3, #36]	; 0x24
   4ba1c:	lsr	r3, r3, #2
   4ba20:	sub	r3, r3, #2
   4ba24:	cmp	r3, r4
   4ba28:	bcc	4b56c <fputs@plt+0x3a3f8>
   4ba2c:	cmp	sl, #0
   4ba30:	beq	4bad8 <fputs@plt+0x3a964>
   4ba34:	ldr	r3, [sp, #16]
   4ba38:	cmp	r6, r3
   4ba3c:	beq	4b57c <fputs@plt+0x3a408>
   4ba40:	ldr	r2, [sp, #20]
   4ba44:	cmp	r6, r3
   4ba48:	movcs	r3, #0
   4ba4c:	movcc	r3, #1
   4ba50:	cmp	r2, #2
   4ba54:	movne	r3, #0
   4ba58:	cmp	r3, #0
   4ba5c:	beq	4b98c <fputs@plt+0x3a818>
   4ba60:	ldr	fp, [sp, #36]	; 0x24
   4ba64:	ldr	r5, [sp, #32]
   4ba68:	ldr	r3, [sp, #24]
   4ba6c:	str	r6, [r3]
   4ba70:	ldr	r3, [sp, #28]
   4ba74:	str	r8, [r3]
   4ba78:	ldr	r0, [r8, #72]	; 0x48
   4ba7c:	bl	465b0 <fputs@plt+0x3543c>
   4ba80:	subs	r8, r0, #0
   4ba84:	bne	4b978 <fputs@plt+0x3a804>
   4ba88:	cmp	r4, #0
   4ba8c:	bne	4b5c4 <fputs@plt+0x3a450>
   4ba90:	cmp	r7, #0
   4ba94:	beq	4b58c <fputs@plt+0x3a418>
   4ba98:	ldr	r0, [r7, #72]	; 0x48
   4ba9c:	bl	465b0 <fputs@plt+0x3543c>
   4baa0:	subs	r9, r0, #0
   4baa4:	beq	4b5ac <fputs@plt+0x3a438>
   4baa8:	ldr	r0, [sp, #52]	; 0x34
   4baac:	bl	49718 <fputs@plt+0x385a4>
   4bab0:	mov	r0, r7
   4bab4:	bl	49718 <fputs@plt+0x385a4>
   4bab8:	mov	r0, r9
   4babc:	add	sp, sp, #60	; 0x3c
   4bac0:	ldrd	r4, [sp]
   4bac4:	ldrd	r6, [sp, #8]
   4bac8:	ldrd	r8, [sp, #16]
   4bacc:	ldrd	sl, [sp, #24]
   4bad0:	add	sp, sp, #32
   4bad4:	pop	{pc}		; (ldr pc, [sp], #4)
   4bad8:	cmp	r4, #0
   4badc:	beq	4bb6c <fputs@plt+0x3a9f8>
   4bae0:	ldr	r3, [sp, #16]
   4bae4:	cmp	r3, #0
   4bae8:	beq	4b6f0 <fputs@plt+0x3a57c>
   4baec:	ldr	r3, [sp, #20]
   4baf0:	cmp	r3, #2
   4baf4:	beq	4b6ac <fputs@plt+0x3a538>
   4baf8:	ldr	r0, [fp, #8]
   4bafc:	rev	r0, r0
   4bb00:	ldr	r3, [sp, #16]
   4bb04:	sub	r0, r0, r3
   4bb08:	bl	15714 <fputs@plt+0x45a0>
   4bb0c:	mov	r9, r0
   4bb10:	cmp	r4, #1
   4bb14:	bls	4b7f8 <fputs@plt+0x3a684>
   4bb18:	add	r2, fp, #12
   4bb1c:	mov	sl, #1
   4bb20:	mov	r6, #0
   4bb24:	str	r8, [sp, #40]	; 0x28
   4bb28:	str	fp, [sp, #44]	; 0x2c
   4bb2c:	mov	r8, r2
   4bb30:	ldr	fp, [sp, #16]
   4bb34:	ldr	r0, [r8], #4
   4bb38:	rev	r0, r0
   4bb3c:	sub	r0, r0, fp
   4bb40:	bl	15714 <fputs@plt+0x45a0>
   4bb44:	cmp	r9, r0
   4bb48:	movgt	r6, sl
   4bb4c:	cmp	r9, r0
   4bb50:	movge	r9, r0
   4bb54:	add	sl, sl, #1
   4bb58:	cmp	sl, r4
   4bb5c:	bne	4bb34 <fputs@plt+0x3a9c0>
   4bb60:	ldr	r8, [sp, #40]	; 0x28
   4bb64:	ldr	fp, [sp, #44]	; 0x2c
   4bb68:	b	4b6f4 <fputs@plt+0x3a580>
   4bb6c:	mov	r9, r0
   4bb70:	mov	r0, r7
   4bb74:	bl	49718 <fputs@plt+0x385a4>
   4bb78:	mov	r7, #0
   4bb7c:	b	4baa8 <fputs@plt+0x3a934>
   4bb80:	strd	r4, [sp, #-28]!	; 0xffffffe4
   4bb84:	strd	r6, [sp, #8]
   4bb88:	strd	r8, [sp, #16]
   4bb8c:	str	lr, [sp, #24]
   4bb90:	sub	sp, sp, #12
   4bb94:	ldr	r7, [sp, #40]	; 0x28
   4bb98:	ldr	ip, [r7]
   4bb9c:	cmp	ip, #0
   4bba0:	bne	4bc34 <fputs@plt+0x3aac0>
   4bba4:	mov	r5, r3
   4bba8:	mov	r6, r2
   4bbac:	mov	r4, r1
   4bbb0:	mov	r8, r0
   4bbb4:	cmp	r1, #0
   4bbb8:	beq	4bc4c <fputs@plt+0x3aad8>
   4bbbc:	bl	1725c <fputs@plt+0x60e8>
   4bbc0:	mov	r9, r0
   4bbc4:	mov	r3, #0
   4bbc8:	add	r2, sp, #4
   4bbcc:	mov	r1, r0
   4bbd0:	ldr	r0, [r8]
   4bbd4:	bl	48c40 <fputs@plt+0x37acc>
   4bbd8:	cmp	r0, #0
   4bbdc:	strne	r0, [r7]
   4bbe0:	bne	4bc34 <fputs@plt+0x3aac0>
   4bbe4:	sub	r4, r4, r9
   4bbe8:	add	r4, r4, r4, lsl #2
   4bbec:	subs	r9, r4, #5
   4bbf0:	bmi	4bc5c <fputs@plt+0x3aae8>
   4bbf4:	ldr	r0, [sp, #4]
   4bbf8:	ldr	r8, [r0, #4]
   4bbfc:	ldrb	r3, [r8, r9]
   4bc00:	cmp	r3, r6
   4bc04:	bne	4bc1c <fputs@plt+0x3aaa8>
   4bc08:	add	r3, r8, r4
   4bc0c:	ldr	r3, [r3, #-4]
   4bc10:	rev	r3, r3
   4bc14:	cmp	r5, r3
   4bc18:	beq	4bc2c <fputs@plt+0x3aab8>
   4bc1c:	bl	465b0 <fputs@plt+0x3543c>
   4bc20:	str	r0, [r7]
   4bc24:	cmp	r0, #0
   4bc28:	beq	4bc6c <fputs@plt+0x3aaf8>
   4bc2c:	ldr	r0, [sp, #4]
   4bc30:	bl	4930c <fputs@plt+0x38198>
   4bc34:	add	sp, sp, #12
   4bc38:	ldrd	r4, [sp]
   4bc3c:	ldrd	r6, [sp, #8]
   4bc40:	ldrd	r8, [sp, #16]
   4bc44:	add	sp, sp, #24
   4bc48:	pop	{pc}		; (ldr pc, [sp], #4)
   4bc4c:	movw	r0, #56734	; 0xdd9e
   4bc50:	bl	3693c <fputs@plt+0x257c8>
   4bc54:	str	r0, [r7]
   4bc58:	b	4bc34 <fputs@plt+0x3aac0>
   4bc5c:	movw	r0, #56745	; 0xdda9
   4bc60:	bl	3693c <fputs@plt+0x257c8>
   4bc64:	str	r0, [r7]
   4bc68:	b	4bc2c <fputs@plt+0x3aab8>
   4bc6c:	strb	r6, [r8, r9]
   4bc70:	rev	r5, r5
   4bc74:	add	r4, r8, r4
   4bc78:	str	r5, [r4, #-4]
   4bc7c:	b	4bc2c <fputs@plt+0x3aab8>
   4bc80:	ldr	r3, [r2]
   4bc84:	cmp	r3, #0
   4bc88:	bxne	lr
   4bc8c:	strd	r4, [sp, #-16]!
   4bc90:	str	r6, [sp, #8]
   4bc94:	str	lr, [sp, #12]
   4bc98:	sub	sp, sp, #32
   4bc9c:	mov	r6, r2
   4bca0:	mov	r5, r1
   4bca4:	mov	r4, r0
   4bca8:	ldr	r3, [r0, #80]	; 0x50
   4bcac:	add	r2, sp, #8
   4bcb0:	blx	r3
   4bcb4:	ldrh	r2, [sp, #24]
   4bcb8:	ldr	r3, [sp, #20]
   4bcbc:	cmp	r2, r3
   4bcc0:	bcc	4bcd8 <fputs@plt+0x3ab64>
   4bcc4:	add	sp, sp, #32
   4bcc8:	ldrd	r4, [sp]
   4bccc:	ldr	r6, [sp, #8]
   4bcd0:	add	sp, sp, #12
   4bcd4:	pop	{pc}		; (ldr pc, [sp], #4)
   4bcd8:	ldrh	r1, [sp, #26]
   4bcdc:	add	r1, r5, r1
   4bce0:	ldr	r1, [r1, #-4]
   4bce4:	str	r6, [sp]
   4bce8:	ldr	r3, [r4, #84]	; 0x54
   4bcec:	mov	r2, #3
   4bcf0:	rev	r1, r1
   4bcf4:	ldr	r0, [r4, #52]	; 0x34
   4bcf8:	bl	4bb80 <fputs@plt+0x3aa0c>
   4bcfc:	b	4bcc4 <fputs@plt+0x3ab50>
   4bd00:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4bd04:	strd	r6, [sp, #8]
   4bd08:	strd	r8, [sp, #16]
   4bd0c:	strd	sl, [sp, #24]
   4bd10:	str	lr, [sp, #32]
   4bd14:	sub	sp, sp, #20
   4bd18:	mov	r4, r0
   4bd1c:	ldr	r9, [r0, #52]	; 0x34
   4bd20:	ldrb	fp, [r0]
   4bd24:	ldr	sl, [r0, #84]	; 0x54
   4bd28:	bl	36b58 <fputs@plt+0x259e4>
   4bd2c:	str	r0, [sp, #12]
   4bd30:	cmp	r0, #0
   4bd34:	bne	4bdc4 <fputs@plt+0x3ac50>
   4bd38:	ldrh	r7, [r4, #18]
   4bd3c:	cmp	r7, #0
   4bd40:	beq	4bdb8 <fputs@plt+0x3ac44>
   4bd44:	lsl	r7, r7, #1
   4bd48:	mov	r6, #0
   4bd4c:	add	r8, sp, #12
   4bd50:	b	4bd7c <fputs@plt+0x3ac08>
   4bd54:	ldr	r1, [r5]
   4bd58:	str	r8, [sp]
   4bd5c:	mov	r3, sl
   4bd60:	mov	r2, #5
   4bd64:	rev	r1, r1
   4bd68:	mov	r0, r9
   4bd6c:	bl	4bb80 <fputs@plt+0x3aa0c>
   4bd70:	add	r6, r6, #2
   4bd74:	cmp	r6, r7
   4bd78:	beq	4bdb8 <fputs@plt+0x3ac44>
   4bd7c:	ldr	r3, [r4, #64]	; 0x40
   4bd80:	ldrh	r3, [r3, r6]
   4bd84:	rev16	r3, r3
   4bd88:	ldrh	r5, [r4, #20]
   4bd8c:	and	r3, r3, r5
   4bd90:	ldr	r5, [r4, #56]	; 0x38
   4bd94:	add	r5, r5, r3
   4bd98:	mov	r2, r8
   4bd9c:	mov	r1, r5
   4bda0:	mov	r0, r4
   4bda4:	bl	4bc80 <fputs@plt+0x3ab0c>
   4bda8:	ldrb	r3, [r4, #4]
   4bdac:	cmp	r3, #0
   4bdb0:	bne	4bd70 <fputs@plt+0x3abfc>
   4bdb4:	b	4bd54 <fputs@plt+0x3abe0>
   4bdb8:	ldrb	r3, [r4, #4]
   4bdbc:	cmp	r3, #0
   4bdc0:	beq	4bde8 <fputs@plt+0x3ac74>
   4bdc4:	strb	fp, [r4]
   4bdc8:	ldr	r0, [sp, #12]
   4bdcc:	add	sp, sp, #20
   4bdd0:	ldrd	r4, [sp]
   4bdd4:	ldrd	r6, [sp, #8]
   4bdd8:	ldrd	r8, [sp, #16]
   4bddc:	ldrd	sl, [sp, #24]
   4bde0:	add	sp, sp, #32
   4bde4:	pop	{pc}		; (ldr pc, [sp], #4)
   4bde8:	ldrb	r2, [r4, #5]
   4bdec:	ldr	r3, [r4, #56]	; 0x38
   4bdf0:	add	r3, r3, r2
   4bdf4:	ldr	r1, [r3, #8]
   4bdf8:	add	r3, sp, #12
   4bdfc:	str	r3, [sp]
   4be00:	mov	r3, sl
   4be04:	mov	r2, #5
   4be08:	rev	r1, r1
   4be0c:	mov	r0, r9
   4be10:	bl	4bb80 <fputs@plt+0x3aa0c>
   4be14:	b	4bdc4 <fputs@plt+0x3ac50>
   4be18:	strd	r4, [sp, #-32]!	; 0xffffffe0
   4be1c:	strd	r6, [sp, #8]
   4be20:	strd	r8, [sp, #16]
   4be24:	str	sl, [sp, #24]
   4be28:	str	lr, [sp, #28]
   4be2c:	ldr	r6, [r2]
   4be30:	cmp	r6, #0
   4be34:	bne	4bec4 <fputs@plt+0x3ad50>
   4be38:	mov	r7, r2
   4be3c:	mov	r5, r1
   4be40:	mov	r4, r0
   4be44:	ldr	sl, [r0, #52]	; 0x34
   4be48:	ldr	r1, [r0, #56]	; 0x38
   4be4c:	ldr	r9, [r5, #56]	; 0x38
   4be50:	ldrb	r8, [r0, #5]
   4be54:	ldr	r3, [r5, #84]	; 0x54
   4be58:	cmp	r3, #1
   4be5c:	moveq	r6, #100	; 0x64
   4be60:	add	r8, r1, r8
   4be64:	ldrb	r3, [r8, #5]
   4be68:	ldrb	r0, [r8, #6]
   4be6c:	orr	r0, r0, r3, lsl #8
   4be70:	ldr	r2, [sl, #36]	; 0x24
   4be74:	sub	r2, r2, r0
   4be78:	add	r1, r1, r0
   4be7c:	add	r0, r9, r0
   4be80:	bl	10fdc <memcpy@plt>
   4be84:	ldrh	r2, [r4, #18]
   4be88:	ldrh	r3, [r4, #14]
   4be8c:	add	r2, r3, r2, lsl #1
   4be90:	mov	r1, r8
   4be94:	add	r0, r9, r6
   4be98:	bl	10fdc <memcpy@plt>
   4be9c:	mov	r3, #0
   4bea0:	strb	r3, [r5]
   4bea4:	mov	r0, r5
   4bea8:	bl	36b58 <fputs@plt+0x259e4>
   4beac:	cmp	r0, #0
   4beb0:	strne	r0, [r7]
   4beb4:	bne	4bec4 <fputs@plt+0x3ad50>
   4beb8:	ldrb	r3, [sl, #17]
   4bebc:	cmp	r3, #0
   4bec0:	bne	4bedc <fputs@plt+0x3ad68>
   4bec4:	ldrd	r4, [sp]
   4bec8:	ldrd	r6, [sp, #8]
   4becc:	ldrd	r8, [sp, #16]
   4bed0:	ldr	sl, [sp, #24]
   4bed4:	add	sp, sp, #28
   4bed8:	pop	{pc}		; (ldr pc, [sp], #4)
   4bedc:	mov	r0, r5
   4bee0:	bl	4bd00 <fputs@plt+0x3ab8c>
   4bee4:	str	r0, [r7]
   4bee8:	b	4bec4 <fputs@plt+0x3ad50>
   4beec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4bef0:	strd	r6, [sp, #8]
   4bef4:	strd	r8, [sp, #16]
   4bef8:	strd	sl, [sp, #24]
   4befc:	str	lr, [sp, #32]
   4bf00:	sub	sp, sp, #52	; 0x34
   4bf04:	mov	r8, r0
   4bf08:	mov	r6, r1
   4bf0c:	mov	r7, r2
   4bf10:	str	r3, [sp, #8]
   4bf14:	ldr	fp, [r1, #84]	; 0x54
   4bf18:	ldr	r5, [r0]
   4bf1c:	ldr	r4, [r1, #72]	; 0x48
   4bf20:	ldrb	r3, [r5, #16]
   4bf24:	cmp	r3, #0
   4bf28:	bne	4c0a8 <fputs@plt+0x3af34>
   4bf2c:	ldrh	r3, [r4, #24]
   4bf30:	tst	r3, #2
   4bf34:	bne	4c0bc <fputs@plt+0x3af48>
   4bf38:	ldrh	r3, [r4, #24]
   4bf3c:	ubfx	r2, r3, #3, #1
   4bf40:	ldr	r1, [sp, #92]	; 0x5c
   4bf44:	cmp	r1, #0
   4bf48:	movne	r2, #0
   4bf4c:	cmp	r2, #0
   4bf50:	ldrne	sl, [r4, #20]
   4bf54:	moveq	sl, #0
   4bf58:	bic	r3, r3, #8
   4bf5c:	strh	r3, [r4, #24]
   4bf60:	ldr	r1, [sp, #88]	; 0x58
   4bf64:	mov	r0, r5
   4bf68:	bl	1ca88 <fputs@plt+0xb914>
   4bf6c:	subs	r9, r0, #0
   4bf70:	beq	4bfa4 <fputs@plt+0x3ae30>
   4bf74:	ldrh	r3, [r9, #24]
   4bf78:	and	r3, r3, #8
   4bf7c:	ldrh	r2, [r4, #24]
   4bf80:	orr	r3, r3, r2
   4bf84:	strh	r3, [r4, #24]
   4bf88:	ldrb	r3, [r5, #16]
   4bf8c:	cmp	r3, #0
   4bf90:	beq	4c0d0 <fputs@plt+0x3af5c>
   4bf94:	ldr	r1, [r5, #28]
   4bf98:	add	r1, r1, #1
   4bf9c:	mov	r0, r9
   4bfa0:	bl	1634c <fputs@plt+0x51d8>
   4bfa4:	ldr	r3, [r4, #20]
   4bfa8:	str	r3, [sp, #12]
   4bfac:	ldr	r1, [sp, #88]	; 0x58
   4bfb0:	mov	r0, r4
   4bfb4:	bl	1634c <fputs@plt+0x51d8>
   4bfb8:	mov	r0, r4
   4bfbc:	bl	1627c <fputs@plt+0x5108>
   4bfc0:	ldrb	r3, [r5, #16]
   4bfc4:	cmp	r3, #0
   4bfc8:	bne	4c0dc <fputs@plt+0x3af68>
   4bfcc:	cmp	sl, #0
   4bfd0:	bne	4c0f4 <fputs@plt+0x3af80>
   4bfd4:	mov	r3, #0
   4bfd8:	str	r3, [sp, #40]	; 0x28
   4bfdc:	ldr	r3, [sp, #88]	; 0x58
   4bfe0:	str	r3, [r6, #84]	; 0x54
   4bfe4:	and	r3, r7, #251	; 0xfb
   4bfe8:	cmp	r3, #1
   4bfec:	beq	4c150 <fputs@plt+0x3afdc>
   4bff0:	ldr	r3, [r6, #56]	; 0x38
   4bff4:	ldr	r1, [r3]
   4bff8:	rev	r1, r1
   4bffc:	cmp	r1, #0
   4c000:	bne	4c194 <fputs@plt+0x3b020>
   4c004:	mov	r3, #0
   4c008:	add	r2, sp, #44	; 0x2c
   4c00c:	ldr	r1, [sp, #8]
   4c010:	mov	r0, r8
   4c014:	bl	49140 <fputs@plt+0x37fcc>
   4c018:	mov	r9, r0
   4c01c:	str	r0, [sp, #40]	; 0x28
   4c020:	cmp	r0, #0
   4c024:	bne	4c174 <fputs@plt+0x3b000>
   4c028:	ldr	r3, [sp, #44]	; 0x2c
   4c02c:	ldr	r0, [r3, #72]	; 0x48
   4c030:	bl	465b0 <fputs@plt+0x3543c>
   4c034:	mov	sl, r0
   4c038:	str	r0, [sp, #40]	; 0x28
   4c03c:	cmp	r0, #0
   4c040:	bne	4c1bc <fputs@plt+0x3b048>
   4c044:	ldr	r5, [sp, #44]	; 0x2c
   4c048:	cmp	r7, #4
   4c04c:	bne	4c1dc <fputs@plt+0x3b068>
   4c050:	ldr	r2, [r5, #56]	; 0x38
   4c054:	ldr	r3, [r2]
   4c058:	rev	r3, r3
   4c05c:	cmp	fp, r3
   4c060:	beq	4c1cc <fputs@plt+0x3b058>
   4c064:	movw	r0, #59127	; 0xe6f7
   4c068:	bl	3693c <fputs@plt+0x257c8>
   4c06c:	mov	sl, r0
   4c070:	str	sl, [sp, #40]	; 0x28
   4c074:	ldr	r0, [sp, #44]	; 0x2c
   4c078:	bl	49718 <fputs@plt+0x385a4>
   4c07c:	ldr	r3, [sp, #40]	; 0x28
   4c080:	cmp	r3, #0
   4c084:	bne	4c170 <fputs@plt+0x3affc>
   4c088:	add	r3, sp, #40	; 0x28
   4c08c:	str	r3, [sp]
   4c090:	ldr	r3, [sp, #8]
   4c094:	mov	r2, r7
   4c098:	ldr	r1, [sp, #88]	; 0x58
   4c09c:	mov	r0, r8
   4c0a0:	bl	4bb80 <fputs@plt+0x3aa0c>
   4c0a4:	b	4c170 <fputs@plt+0x3affc>
   4c0a8:	mov	r0, r4
   4c0ac:	bl	465b0 <fputs@plt+0x3543c>
   4c0b0:	subs	r9, r0, #0
   4c0b4:	beq	4bf2c <fputs@plt+0x3adb8>
   4c0b8:	b	4c174 <fputs@plt+0x3b000>
   4c0bc:	mov	r0, r4
   4c0c0:	bl	22f3c <fputs@plt+0x11dc8>
   4c0c4:	subs	r9, r0, #0
   4c0c8:	beq	4bf38 <fputs@plt+0x3adc4>
   4c0cc:	b	4c174 <fputs@plt+0x3b000>
   4c0d0:	mov	r0, r9
   4c0d4:	bl	1621c <fputs@plt+0x50a8>
   4c0d8:	b	4bfa4 <fputs@plt+0x3ae30>
   4c0dc:	ldr	r1, [sp, #12]
   4c0e0:	mov	r0, r9
   4c0e4:	bl	1634c <fputs@plt+0x51d8>
   4c0e8:	mov	r0, r9
   4c0ec:	bl	491a0 <fputs@plt+0x3802c>
   4c0f0:	b	4bfcc <fputs@plt+0x3ae58>
   4c0f4:	mov	r3, #0
   4c0f8:	add	r2, sp, #16
   4c0fc:	mov	r1, sl
   4c100:	mov	r0, r5
   4c104:	bl	48c40 <fputs@plt+0x37acc>
   4c108:	subs	r9, r0, #0
   4c10c:	beq	4c130 <fputs@plt+0x3afbc>
   4c110:	ldr	r3, [r5, #32]
   4c114:	cmp	sl, r3
   4c118:	bhi	4c174 <fputs@plt+0x3b000>
   4c11c:	ldr	r2, [r5, #208]	; 0xd0
   4c120:	mov	r1, sl
   4c124:	ldr	r0, [r5, #60]	; 0x3c
   4c128:	bl	1d9e4 <fputs@plt+0xc870>
   4c12c:	b	4c174 <fputs@plt+0x3b000>
   4c130:	ldr	r0, [sp, #16]
   4c134:	ldrh	r3, [r0, #24]
   4c138:	orr	r3, r3, #8
   4c13c:	strh	r3, [r0, #24]
   4c140:	bl	1627c <fputs@plt+0x5108>
   4c144:	ldr	r0, [sp, #16]
   4c148:	bl	491a0 <fputs@plt+0x3802c>
   4c14c:	b	4bfd4 <fputs@plt+0x3ae60>
   4c150:	mov	r0, r6
   4c154:	bl	4bd00 <fputs@plt+0x3ab8c>
   4c158:	mov	r9, r0
   4c15c:	str	r0, [sp, #40]	; 0x28
   4c160:	cmp	r0, #0
   4c164:	bne	4c174 <fputs@plt+0x3b000>
   4c168:	cmp	r7, #1
   4c16c:	bne	4c004 <fputs@plt+0x3ae90>
   4c170:	ldr	r9, [sp, #40]	; 0x28
   4c174:	mov	r0, r9
   4c178:	add	sp, sp, #52	; 0x34
   4c17c:	ldrd	r4, [sp]
   4c180:	ldrd	r6, [sp, #8]
   4c184:	ldrd	r8, [sp, #16]
   4c188:	ldrd	sl, [sp, #24]
   4c18c:	add	sp, sp, #32
   4c190:	pop	{pc}		; (ldr pc, [sp], #4)
   4c194:	add	r3, sp, #40	; 0x28
   4c198:	str	r3, [sp]
   4c19c:	ldr	r3, [sp, #88]	; 0x58
   4c1a0:	mov	r2, #4
   4c1a4:	mov	r0, r8
   4c1a8:	bl	4bb80 <fputs@plt+0x3aa0c>
   4c1ac:	ldr	r9, [sp, #40]	; 0x28
   4c1b0:	cmp	r9, #0
   4c1b4:	beq	4c004 <fputs@plt+0x3ae90>
   4c1b8:	b	4c174 <fputs@plt+0x3b000>
   4c1bc:	ldr	r0, [sp, #44]	; 0x2c
   4c1c0:	bl	49718 <fputs@plt+0x385a4>
   4c1c4:	ldr	r9, [sp, #40]	; 0x28
   4c1c8:	b	4c174 <fputs@plt+0x3b000>
   4c1cc:	ldr	r3, [sp, #88]	; 0x58
   4c1d0:	rev	r3, r3
   4c1d4:	str	r3, [r2]
   4c1d8:	b	4c070 <fputs@plt+0x3aefc>
   4c1dc:	ldrb	r3, [r5]
   4c1e0:	str	r3, [sp, #12]
   4c1e4:	mov	r0, r5
   4c1e8:	bl	36b58 <fputs@plt+0x259e4>
   4c1ec:	subs	sl, r0, #0
   4c1f0:	bne	4c070 <fputs@plt+0x3aefc>
   4c1f4:	ldrh	r9, [r5, #18]
   4c1f8:	cmp	r9, #0
   4c1fc:	ble	4c2e0 <fputs@plt+0x3b16c>
   4c200:	mov	r6, sl
   4c204:	b	4c270 <fputs@plt+0x3b0fc>
   4c208:	ldr	r3, [r5, #80]	; 0x50
   4c20c:	add	r2, sp, #16
   4c210:	mov	r1, r4
   4c214:	mov	r0, r5
   4c218:	blx	r3
   4c21c:	ldrh	r2, [sp, #32]
   4c220:	ldr	r3, [sp, #28]
   4c224:	cmp	r2, r3
   4c228:	bcs	4c264 <fputs@plt+0x3b0f0>
   4c22c:	ldrh	r3, [sp, #34]	; 0x22
   4c230:	sub	r1, r3, #1
   4c234:	add	r1, r4, r1
   4c238:	ldrh	r0, [r5, #20]
   4c23c:	ldr	r2, [r5, #56]	; 0x38
   4c240:	add	r2, r2, r0
   4c244:	cmp	r1, r2
   4c248:	bhi	4c264 <fputs@plt+0x3b0f0>
   4c24c:	sub	r3, r3, #4
   4c250:	add	r4, r4, r3
   4c254:	ldr	r3, [r4]
   4c258:	rev	r3, r3
   4c25c:	cmp	fp, r3
   4c260:	beq	4c2c8 <fputs@plt+0x3b154>
   4c264:	add	r6, r6, #1
   4c268:	cmp	r9, r6
   4c26c:	beq	4c2e8 <fputs@plt+0x3b174>
   4c270:	ldr	r2, [r5, #64]	; 0x40
   4c274:	lsl	r3, r6, #1
   4c278:	ldrh	r3, [r2, r3]
   4c27c:	rev16	r3, r3
   4c280:	ldrh	r4, [r5, #20]
   4c284:	and	r3, r3, r4
   4c288:	ldr	r4, [r5, #56]	; 0x38
   4c28c:	add	r4, r4, r3
   4c290:	cmp	r7, #3
   4c294:	beq	4c208 <fputs@plt+0x3b094>
   4c298:	ldr	r3, [r4]
   4c29c:	rev	r3, r3
   4c2a0:	cmp	fp, r3
   4c2a4:	bne	4c264 <fputs@plt+0x3b0f0>
   4c2a8:	ldr	r3, [sp, #88]	; 0x58
   4c2ac:	rev	r3, r3
   4c2b0:	str	r3, [r4]
   4c2b4:	cmp	r9, r6
   4c2b8:	beq	4c2e8 <fputs@plt+0x3b174>
   4c2bc:	ldr	r3, [sp, #12]
   4c2c0:	strb	r3, [r5]
   4c2c4:	b	4c070 <fputs@plt+0x3aefc>
   4c2c8:	ldr	r3, [sp, #88]	; 0x58
   4c2cc:	rev	r3, r3
   4c2d0:	str	r3, [r4]
   4c2d4:	cmp	r9, r6
   4c2d8:	bne	4c2bc <fputs@plt+0x3b148>
   4c2dc:	b	4c30c <fputs@plt+0x3b198>
   4c2e0:	mov	r6, sl
   4c2e4:	b	4c2b4 <fputs@plt+0x3b140>
   4c2e8:	cmp	r7, #5
   4c2ec:	bne	4c30c <fputs@plt+0x3b198>
   4c2f0:	ldrb	r3, [r5, #5]
   4c2f4:	add	r3, r3, #8
   4c2f8:	ldr	r1, [r5, #56]	; 0x38
   4c2fc:	ldr	r2, [r1, r3]
   4c300:	rev	r2, r2
   4c304:	cmp	fp, r2
   4c308:	beq	4c31c <fputs@plt+0x3b1a8>
   4c30c:	movw	r0, #59163	; 0xe71b
   4c310:	bl	3693c <fputs@plt+0x257c8>
   4c314:	mov	sl, r0
   4c318:	b	4c070 <fputs@plt+0x3aefc>
   4c31c:	ldr	r2, [sp, #88]	; 0x58
   4c320:	rev	r2, r2
   4c324:	str	r2, [r1, r3]
   4c328:	b	4c2bc <fputs@plt+0x3b148>
   4c32c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   4c330:	strd	r6, [sp, #8]
   4c334:	strd	r8, [sp, #16]
   4c338:	str	sl, [sp, #24]
   4c33c:	str	lr, [sp, #28]
   4c340:	sub	sp, sp, #32
   4c344:	mov	r5, r0
   4c348:	mov	r6, r1
   4c34c:	mov	r4, r2
   4c350:	mov	r7, r3
   4c354:	mov	r1, r2
   4c358:	bl	1725c <fputs@plt+0x60e8>
   4c35c:	cmp	r0, r4
   4c360:	beq	4c3d4 <fputs@plt+0x3b260>
   4c364:	movw	r3, #4408	; 0x1138
   4c368:	movt	r3, #10
   4c36c:	ldr	r3, [r3, #608]	; 0x260
   4c370:	ldr	r2, [r5, #32]
   4c374:	udiv	r3, r3, r2
   4c378:	add	r3, r3, #1
   4c37c:	cmp	r3, r4
   4c380:	beq	4c3d4 <fputs@plt+0x3b260>
   4c384:	ldr	r3, [r5, #12]
   4c388:	ldr	r3, [r3, #56]	; 0x38
   4c38c:	ldr	r3, [r3, #36]	; 0x24
   4c390:	cmp	r3, #0
   4c394:	moveq	r8, #101	; 0x65
   4c398:	beq	4c428 <fputs@plt+0x3b2b4>
   4c39c:	add	r3, sp, #16
   4c3a0:	add	r2, sp, #15
   4c3a4:	mov	r1, r4
   4c3a8:	mov	r0, r5
   4c3ac:	bl	4932c <fputs@plt+0x381b8>
   4c3b0:	subs	r8, r0, #0
   4c3b4:	bne	4c428 <fputs@plt+0x3b2b4>
   4c3b8:	ldrb	r3, [sp, #15]
   4c3bc:	cmp	r3, #1
   4c3c0:	beq	4c448 <fputs@plt+0x3b2d4>
   4c3c4:	cmp	r3, #2
   4c3c8:	bne	4c488 <fputs@plt+0x3b314>
   4c3cc:	cmp	r7, #0
   4c3d0:	beq	4c458 <fputs@plt+0x3b2e4>
   4c3d4:	cmp	r7, #0
   4c3d8:	movne	r8, #0
   4c3dc:	bne	4c428 <fputs@plt+0x3b2b4>
   4c3e0:	movw	r3, #4408	; 0x1138
   4c3e4:	movt	r3, #10
   4c3e8:	ldr	r6, [r3, #608]	; 0x260
   4c3ec:	ldr	r3, [r5, #32]
   4c3f0:	udiv	r6, r6, r3
   4c3f4:	add	r6, r6, #1
   4c3f8:	sub	r4, r4, #1
   4c3fc:	cmp	r6, r4
   4c400:	beq	4c3f8 <fputs@plt+0x3b284>
   4c404:	mov	r1, r4
   4c408:	mov	r0, r5
   4c40c:	bl	1725c <fputs@plt+0x60e8>
   4c410:	cmp	r0, r4
   4c414:	beq	4c3f8 <fputs@plt+0x3b284>
   4c418:	mov	r3, #1
   4c41c:	strb	r3, [r5, #19]
   4c420:	str	r4, [r5, #44]	; 0x2c
   4c424:	mov	r8, r7
   4c428:	mov	r0, r8
   4c42c:	add	sp, sp, #32
   4c430:	ldrd	r4, [sp]
   4c434:	ldrd	r6, [sp, #8]
   4c438:	ldrd	r8, [sp, #16]
   4c43c:	ldr	sl, [sp, #24]
   4c440:	add	sp, sp, #28
   4c444:	pop	{pc}		; (ldr pc, [sp], #4)
   4c448:	movw	r0, #59297	; 0xe7a1
   4c44c:	bl	3693c <fputs@plt+0x257c8>
   4c450:	mov	r8, r0
   4c454:	b	4c428 <fputs@plt+0x3b2b4>
   4c458:	mov	r3, #1
   4c45c:	str	r3, [sp]
   4c460:	mov	r3, r4
   4c464:	add	r2, sp, #24
   4c468:	add	r1, sp, #28
   4c46c:	mov	r0, r5
   4c470:	bl	4b3c4 <fputs@plt+0x3a250>
   4c474:	subs	r8, r0, #0
   4c478:	bne	4c428 <fputs@plt+0x3b2b4>
   4c47c:	ldr	r0, [sp, #28]
   4c480:	bl	49718 <fputs@plt+0x385a4>
   4c484:	b	4c3d4 <fputs@plt+0x3b260>
   4c488:	mov	r3, #0
   4c48c:	add	r2, sp, #24
   4c490:	mov	r1, r4
   4c494:	mov	r0, r5
   4c498:	bl	49140 <fputs@plt+0x37fcc>
   4c49c:	subs	r8, r0, #0
   4c4a0:	bne	4c428 <fputs@plt+0x3b2b4>
   4c4a4:	cmp	r7, #0
   4c4a8:	moveq	r9, r6
   4c4ac:	moveq	sl, #2
   4c4b0:	movne	r9, #0
   4c4b4:	movne	sl, r9
   4c4b8:	str	sl, [sp]
   4c4bc:	mov	r3, r9
   4c4c0:	add	r2, sp, #20
   4c4c4:	add	r1, sp, #28
   4c4c8:	mov	r0, r5
   4c4cc:	bl	4b3c4 <fputs@plt+0x3a250>
   4c4d0:	subs	r8, r0, #0
   4c4d4:	bne	4c52c <fputs@plt+0x3b3b8>
   4c4d8:	ldr	r0, [sp, #28]
   4c4dc:	bl	49718 <fputs@plt+0x385a4>
   4c4e0:	cmp	r7, #0
   4c4e4:	beq	4c4f4 <fputs@plt+0x3b380>
   4c4e8:	ldr	r3, [sp, #20]
   4c4ec:	cmp	r3, r6
   4c4f0:	bhi	4c4b8 <fputs@plt+0x3b344>
   4c4f4:	str	r7, [sp, #4]
   4c4f8:	ldr	r3, [sp, #20]
   4c4fc:	str	r3, [sp]
   4c500:	ldr	r3, [sp, #16]
   4c504:	ldrb	r2, [sp, #15]
   4c508:	ldr	r1, [sp, #24]
   4c50c:	mov	r0, r5
   4c510:	bl	4beec <fputs@plt+0x3ad78>
   4c514:	mov	r8, r0
   4c518:	ldr	r0, [sp, #24]
   4c51c:	bl	49718 <fputs@plt+0x385a4>
   4c520:	cmp	r8, #0
   4c524:	beq	4c3d4 <fputs@plt+0x3b260>
   4c528:	b	4c428 <fputs@plt+0x3b2b4>
   4c52c:	ldr	r0, [sp, #24]
   4c530:	bl	49718 <fputs@plt+0x385a4>
   4c534:	b	4c428 <fputs@plt+0x3b2b4>
   4c538:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4c53c:	strd	r6, [sp, #8]
   4c540:	str	r8, [sp, #16]
   4c544:	str	lr, [sp, #20]
   4c548:	sub	sp, sp, #24
   4c54c:	mov	r3, #0
   4c550:	str	r3, [sp, #20]
   4c554:	ldr	r6, [r0, #12]
   4c558:	cmp	r2, #1
   4c55c:	bls	4c5e8 <fputs@plt+0x3b474>
   4c560:	mov	r4, r0
   4c564:	mov	r5, r2
   4c568:	cmp	r1, #0
   4c56c:	beq	4c5f4 <fputs@plt+0x3b480>
   4c570:	str	r1, [sp, #16]
   4c574:	ldr	r3, [r1, #72]	; 0x48
   4c578:	ldrh	r2, [r3, #26]
   4c57c:	add	r2, r2, #1
   4c580:	strh	r2, [r3, #26]
   4c584:	ldr	r2, [r3, #28]
   4c588:	ldr	r3, [r2, #12]
   4c58c:	add	r3, r3, #1
   4c590:	str	r3, [r2, #12]
   4c594:	ldr	r0, [r6, #72]	; 0x48
   4c598:	bl	465b0 <fputs@plt+0x3543c>
   4c59c:	str	r0, [sp, #12]
   4c5a0:	cmp	r0, #0
   4c5a4:	beq	4c604 <fputs@plt+0x3b490>
   4c5a8:	ldr	r3, [sp, #16]
   4c5ac:	cmp	r3, #0
   4c5b0:	beq	4c5bc <fputs@plt+0x3b448>
   4c5b4:	mov	r2, #0
   4c5b8:	strb	r2, [r3]
   4c5bc:	ldr	r0, [sp, #16]
   4c5c0:	bl	49718 <fputs@plt+0x385a4>
   4c5c4:	ldr	r0, [sp, #20]
   4c5c8:	bl	49718 <fputs@plt+0x385a4>
   4c5cc:	ldr	r0, [sp, #12]
   4c5d0:	add	sp, sp, #24
   4c5d4:	ldrd	r4, [sp]
   4c5d8:	ldrd	r6, [sp, #8]
   4c5dc:	ldr	r8, [sp, #16]
   4c5e0:	add	sp, sp, #20
   4c5e4:	pop	{pc}		; (ldr pc, [sp], #4)
   4c5e8:	movw	r0, #61664	; 0xf0e0
   4c5ec:	bl	3693c <fputs@plt+0x257c8>
   4c5f0:	b	4c5d0 <fputs@plt+0x3b45c>
   4c5f4:	mov	r1, r2
   4c5f8:	bl	1cae0 <fputs@plt+0xb96c>
   4c5fc:	str	r0, [sp, #16]
   4c600:	b	4c594 <fputs@plt+0x3b420>
   4c604:	ldr	r2, [r6, #56]	; 0x38
   4c608:	ldr	r7, [r2, #36]	; 0x24
   4c60c:	rev	r7, r7
   4c610:	add	r3, r7, #1
   4c614:	rev	r3, r3
   4c618:	str	r3, [r2, #36]	; 0x24
   4c61c:	ldrh	r3, [r4, #22]
   4c620:	tst	r3, #4
   4c624:	beq	4c664 <fputs@plt+0x3b4f0>
   4c628:	ldr	r3, [sp, #16]
   4c62c:	cmp	r3, #0
   4c630:	beq	4c6d0 <fputs@plt+0x3b55c>
   4c634:	ldr	r3, [sp, #16]
   4c638:	ldr	r0, [r3, #72]	; 0x48
   4c63c:	bl	465b0 <fputs@plt+0x3543c>
   4c640:	str	r0, [sp, #12]
   4c644:	cmp	r0, #0
   4c648:	bne	4c5a8 <fputs@plt+0x3b434>
   4c64c:	ldr	r3, [sp, #16]
   4c650:	ldr	r2, [r3, #52]	; 0x34
   4c654:	ldr	r2, [r2, #32]
   4c658:	mov	r1, #0
   4c65c:	ldr	r0, [r3, #56]	; 0x38
   4c660:	bl	10f40 <memset@plt>
   4c664:	ldrb	r3, [r4, #17]
   4c668:	cmp	r3, #0
   4c66c:	bne	4c6f0 <fputs@plt+0x3b57c>
   4c670:	cmp	r7, #0
   4c674:	moveq	r7, #0
   4c678:	bne	4c71c <fputs@plt+0x3b5a8>
   4c67c:	ldr	r3, [sp, #16]
   4c680:	cmp	r3, #0
   4c684:	beq	4c85c <fputs@plt+0x3b6e8>
   4c688:	ldr	r3, [sp, #16]
   4c68c:	ldr	r0, [r3, #72]	; 0x48
   4c690:	bl	465b0 <fputs@plt+0x3543c>
   4c694:	str	r0, [sp, #12]
   4c698:	cmp	r0, #0
   4c69c:	bne	4c5a8 <fputs@plt+0x3b434>
   4c6a0:	ldr	r3, [sp, #16]
   4c6a4:	ldr	r3, [r3, #56]	; 0x38
   4c6a8:	rev	r7, r7
   4c6ac:	str	r7, [r3]
   4c6b0:	ldr	r3, [sp, #16]
   4c6b4:	ldr	r2, [r3, #56]	; 0x38
   4c6b8:	mov	r1, #0
   4c6bc:	str	r1, [r2, #4]
   4c6c0:	ldr	r2, [r6, #56]	; 0x38
   4c6c4:	rev	r5, r5
   4c6c8:	str	r5, [r2, #32]
   4c6cc:	b	4c5b4 <fputs@plt+0x3b440>
   4c6d0:	add	r2, sp, #16
   4c6d4:	mov	r1, r5
   4c6d8:	mov	r0, r4
   4c6dc:	bl	49140 <fputs@plt+0x37fcc>
   4c6e0:	str	r0, [sp, #12]
   4c6e4:	cmp	r0, #0
   4c6e8:	beq	4c634 <fputs@plt+0x3b4c0>
   4c6ec:	b	4c5a8 <fputs@plt+0x3b434>
   4c6f0:	add	r3, sp, #12
   4c6f4:	str	r3, [sp]
   4c6f8:	mov	r3, #0
   4c6fc:	mov	r2, #2
   4c700:	mov	r1, r5
   4c704:	mov	r0, r4
   4c708:	bl	4bb80 <fputs@plt+0x3aa0c>
   4c70c:	ldr	r3, [sp, #12]
   4c710:	cmp	r3, #0
   4c714:	beq	4c670 <fputs@plt+0x3b4fc>
   4c718:	b	4c5a8 <fputs@plt+0x3b434>
   4c71c:	ldr	r3, [r6, #56]	; 0x38
   4c720:	ldr	r7, [r3, #32]
   4c724:	rev	r7, r7
   4c728:	mov	r3, #0
   4c72c:	add	r2, sp, #20
   4c730:	mov	r1, r7
   4c734:	mov	r0, r4
   4c738:	bl	49140 <fputs@plt+0x37fcc>
   4c73c:	str	r0, [sp, #12]
   4c740:	cmp	r0, #0
   4c744:	bne	4c5a8 <fputs@plt+0x3b434>
   4c748:	ldr	r2, [sp, #20]
   4c74c:	ldr	r3, [r2, #56]	; 0x38
   4c750:	ldr	r8, [r3, #4]
   4c754:	rev	r8, r8
   4c758:	ldr	r3, [r4, #36]	; 0x24
   4c75c:	lsr	r3, r3, #2
   4c760:	sub	r1, r3, #2
   4c764:	cmp	r1, r8
   4c768:	bcc	4c7f0 <fputs@plt+0x3b67c>
   4c76c:	sub	r3, r3, #8
   4c770:	cmp	r3, r8
   4c774:	bls	4c67c <fputs@plt+0x3b508>
   4c778:	ldr	r0, [r2, #72]	; 0x48
   4c77c:	bl	465b0 <fputs@plt+0x3543c>
   4c780:	mov	r6, r0
   4c784:	str	r0, [sp, #12]
   4c788:	cmp	r0, #0
   4c78c:	bne	4c5a8 <fputs@plt+0x3b434>
   4c790:	ldr	r2, [sp, #20]
   4c794:	ldr	r1, [r2, #56]	; 0x38
   4c798:	add	r3, r8, #1
   4c79c:	rev	r3, r3
   4c7a0:	str	r3, [r1, #4]
   4c7a4:	rev	r3, r5
   4c7a8:	add	r8, r8, #2
   4c7ac:	ldr	r2, [r2, #56]	; 0x38
   4c7b0:	str	r3, [r2, r8, lsl #2]
   4c7b4:	ldr	r3, [sp, #16]
   4c7b8:	cmp	r3, #0
   4c7bc:	beq	4c7cc <fputs@plt+0x3b658>
   4c7c0:	ldrh	r2, [r4, #22]
   4c7c4:	tst	r2, #4
   4c7c8:	beq	4c800 <fputs@plt+0x3b68c>
   4c7cc:	ldr	r3, [r4, #60]	; 0x3c
   4c7d0:	cmp	r3, #0
   4c7d4:	beq	4c830 <fputs@plt+0x3b6bc>
   4c7d8:	ldr	r0, [r4, #60]	; 0x3c
   4c7dc:	ldr	r3, [r0]
   4c7e0:	cmp	r5, r3
   4c7e4:	bls	4c84c <fputs@plt+0x3b6d8>
   4c7e8:	str	r6, [sp, #12]
   4c7ec:	b	4c5a8 <fputs@plt+0x3b434>
   4c7f0:	movw	r0, #61717	; 0xf115
   4c7f4:	bl	3693c <fputs@plt+0x257c8>
   4c7f8:	str	r0, [sp, #12]
   4c7fc:	b	4c5a8 <fputs@plt+0x3b434>
   4c800:	ldr	r2, [r3, #72]	; 0x48
   4c804:	ldrh	r3, [r2, #24]
   4c808:	tst	r3, #2
   4c80c:	beq	4c7cc <fputs@plt+0x3b658>
   4c810:	ldr	r1, [r2, #16]
   4c814:	ldr	r1, [r1, #104]	; 0x68
   4c818:	cmp	r1, #0
   4c81c:	bne	4c7cc <fputs@plt+0x3b658>
   4c820:	bic	r3, r3, #4
   4c824:	orr	r3, r3, #32
   4c828:	strh	r3, [r2, #24]
   4c82c:	b	4c7cc <fputs@plt+0x3b658>
   4c830:	ldr	r0, [r4, #44]	; 0x2c
   4c834:	bl	1d460 <fputs@plt+0xc2ec>
   4c838:	str	r0, [r4, #60]	; 0x3c
   4c83c:	cmp	r0, #0
   4c840:	moveq	r6, #7
   4c844:	bne	4c7d8 <fputs@plt+0x3b664>
   4c848:	b	4c7e8 <fputs@plt+0x3b674>
   4c84c:	mov	r1, r5
   4c850:	bl	22cb4 <fputs@plt+0x11b40>
   4c854:	mov	r6, r0
   4c858:	b	4c7e8 <fputs@plt+0x3b674>
   4c85c:	add	r2, sp, #16
   4c860:	mov	r1, r5
   4c864:	mov	r0, r4
   4c868:	bl	49140 <fputs@plt+0x37fcc>
   4c86c:	str	r0, [sp, #12]
   4c870:	cmp	r0, #0
   4c874:	beq	4c688 <fputs@plt+0x3b514>
   4c878:	b	4c5a8 <fputs@plt+0x3b434>
   4c87c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4c880:	strd	r6, [sp, #8]
   4c884:	str	r8, [sp, #16]
   4c888:	str	lr, [sp, #20]
   4c88c:	sub	sp, sp, #32
   4c890:	mov	r4, r0
   4c894:	mov	r5, r1
   4c898:	mov	r6, r2
   4c89c:	ldr	r7, [r0, #52]	; 0x34
   4c8a0:	ldr	r3, [r0, #80]	; 0x50
   4c8a4:	add	r2, sp, #8
   4c8a8:	blx	r3
   4c8ac:	ldrh	r2, [sp, #26]
   4c8b0:	strh	r2, [r6]
   4c8b4:	ldrh	ip, [sp, #24]
   4c8b8:	ldr	r3, [sp, #20]
   4c8bc:	cmp	ip, r3
   4c8c0:	moveq	r6, #0
   4c8c4:	beq	4c944 <fputs@plt+0x3b7d0>
   4c8c8:	sub	r0, r2, #1
   4c8cc:	add	r0, r5, r0
   4c8d0:	ldrh	lr, [r4, #20]
   4c8d4:	ldr	r1, [r4, #56]	; 0x38
   4c8d8:	add	r1, r1, lr
   4c8dc:	cmp	r0, r1
   4c8e0:	bhi	4c960 <fputs@plt+0x3b7ec>
   4c8e4:	add	r5, r5, r2
   4c8e8:	ldr	r4, [r5, #-4]
   4c8ec:	rev	r4, r4
   4c8f0:	ldr	r6, [r7, #36]	; 0x24
   4c8f4:	sub	r2, r6, #4
   4c8f8:	sub	r6, r3, #1
   4c8fc:	sub	r6, r6, ip
   4c900:	add	r6, r6, r2
   4c904:	udiv	r6, r6, r2
   4c908:	sub	r5, r6, #1
   4c90c:	cmp	r6, #0
   4c910:	beq	4c944 <fputs@plt+0x3b7d0>
   4c914:	mov	r3, #0
   4c918:	str	r3, [sp]
   4c91c:	str	r3, [sp, #4]
   4c920:	cmp	r4, #1
   4c924:	bls	4c938 <fputs@plt+0x3b7c4>
   4c928:	ldr	r3, [r7, #44]	; 0x2c
   4c92c:	cmp	r4, r3
   4c930:	movwls	r8, #61846	; 0xf196
   4c934:	bls	4ca08 <fputs@plt+0x3b894>
   4c938:	movw	r0, #61826	; 0xf182
   4c93c:	bl	3693c <fputs@plt+0x257c8>
   4c940:	mov	r6, r0
   4c944:	mov	r0, r6
   4c948:	add	sp, sp, #32
   4c94c:	ldrd	r4, [sp]
   4c950:	ldrd	r6, [sp, #8]
   4c954:	ldr	r8, [sp, #16]
   4c958:	add	sp, sp, #20
   4c95c:	pop	{pc}		; (ldr pc, [sp], #4)
   4c960:	movw	r0, #61810	; 0xf172
   4c964:	bl	3693c <fputs@plt+0x257c8>
   4c968:	mov	r6, r0
   4c96c:	b	4c944 <fputs@plt+0x3b7d0>
   4c970:	mov	r3, sp
   4c974:	add	r2, sp, #4
   4c978:	mov	r1, r4
   4c97c:	mov	r0, r7
   4c980:	bl	4973c <fputs@plt+0x385c8>
   4c984:	subs	r6, r0, #0
   4c988:	beq	4ca10 <fputs@plt+0x3b89c>
   4c98c:	b	4c944 <fputs@plt+0x3b7d0>
   4c990:	mov	r1, r4
   4c994:	mov	r0, r7
   4c998:	bl	1cae0 <fputs@plt+0xb96c>
   4c99c:	str	r0, [sp, #4]
   4c9a0:	cmp	r0, #0
   4c9a4:	bne	4ca1c <fputs@plt+0x3b8a8>
   4c9a8:	mov	r2, r4
   4c9ac:	ldr	r1, [sp, #4]
   4c9b0:	mov	r0, r7
   4c9b4:	bl	4c538 <fputs@plt+0x3b3c4>
   4c9b8:	mov	r6, r0
   4c9bc:	ldr	r3, [sp, #4]
   4c9c0:	cmp	r3, #0
   4c9c4:	beq	4c9d0 <fputs@plt+0x3b85c>
   4c9c8:	ldr	r0, [r3, #72]	; 0x48
   4c9cc:	bl	4930c <fputs@plt+0x38198>
   4c9d0:	cmp	r6, #0
   4c9d4:	bne	4c944 <fputs@plt+0x3b7d0>
   4c9d8:	ldr	r4, [sp]
   4c9dc:	cmp	r5, #0
   4c9e0:	beq	4c944 <fputs@plt+0x3b7d0>
   4c9e4:	mov	r3, #0
   4c9e8:	str	r3, [sp]
   4c9ec:	str	r3, [sp, #4]
   4c9f0:	cmp	r4, #1
   4c9f4:	bls	4c938 <fputs@plt+0x3b7c4>
   4c9f8:	sub	r5, r5, #1
   4c9fc:	ldr	r3, [r7, #44]	; 0x2c
   4ca00:	cmp	r4, r3
   4ca04:	bhi	4c938 <fputs@plt+0x3b7c4>
   4ca08:	cmp	r5, #0
   4ca0c:	bne	4c970 <fputs@plt+0x3b7fc>
   4ca10:	ldr	r3, [sp, #4]
   4ca14:	cmp	r3, #0
   4ca18:	beq	4c990 <fputs@plt+0x3b81c>
   4ca1c:	ldr	r3, [sp, #4]
   4ca20:	ldr	r3, [r3, #72]	; 0x48
   4ca24:	ldrsh	r3, [r3, #26]
   4ca28:	cmp	r3, #1
   4ca2c:	beq	4c9a8 <fputs@plt+0x3b834>
   4ca30:	mov	r0, r8
   4ca34:	bl	3693c <fputs@plt+0x257c8>
   4ca38:	mov	r6, r0
   4ca3c:	b	4c9bc <fputs@plt+0x3b848>
   4ca40:	ldr	r3, [r1]
   4ca44:	cmp	r3, #0
   4ca48:	bxne	lr
   4ca4c:	str	r4, [sp, #-8]!
   4ca50:	str	lr, [sp, #4]
   4ca54:	mov	r4, r1
   4ca58:	ldr	r2, [r0, #84]	; 0x54
   4ca5c:	mov	r1, r0
   4ca60:	ldr	r0, [r0, #52]	; 0x34
   4ca64:	bl	4c538 <fputs@plt+0x3b3c4>
   4ca68:	str	r0, [r4]
   4ca6c:	ldr	r4, [sp]
   4ca70:	add	sp, sp, #4
   4ca74:	pop	{pc}		; (ldr pc, [sp], #4)
   4ca78:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4ca7c:	strd	r6, [sp, #8]
   4ca80:	strd	r8, [sp, #16]
   4ca84:	strd	sl, [sp, #24]
   4ca88:	str	lr, [sp, #32]
   4ca8c:	sub	sp, sp, #28
   4ca90:	mov	r7, r3
   4ca94:	ldr	r6, [sp, #72]	; 0x48
   4ca98:	ldr	r3, [r6]
   4ca9c:	cmp	r3, #0
   4caa0:	bne	4cb18 <fputs@plt+0x3b9a4>
   4caa4:	mov	r4, r0
   4caa8:	mov	r8, r1
   4caac:	mov	r5, r2
   4cab0:	ldrb	r3, [r0, #1]
   4cab4:	cmp	r3, #0
   4cab8:	bne	4cacc <fputs@plt+0x3b958>
   4cabc:	add	r3, r7, #1
   4cac0:	ldrh	r2, [r0, #16]
   4cac4:	cmp	r3, r2
   4cac8:	blt	4cb34 <fputs@plt+0x3b9c0>
   4cacc:	ldr	r3, [sp, #64]	; 0x40
   4cad0:	cmp	r3, #0
   4cad4:	beq	4caec <fputs@plt+0x3b978>
   4cad8:	mov	r2, r7
   4cadc:	mov	r1, r5
   4cae0:	mov	r0, r3
   4cae4:	bl	10fdc <memcpy@plt>
   4cae8:	ldr	r5, [sp, #64]	; 0x40
   4caec:	ldr	r3, [sp, #68]	; 0x44
   4caf0:	cmp	r3, #0
   4caf4:	revne	r3, r3
   4caf8:	strne	r3, [r5]
   4cafc:	ldrb	r3, [r4, #1]
   4cb00:	add	r2, r3, #1
   4cb04:	strb	r2, [r4, #1]
   4cb08:	add	r3, r3, #8
   4cb0c:	str	r5, [r4, r3, lsl #2]
   4cb10:	add	r4, r4, r3, lsl #1
   4cb14:	strh	r8, [r4, #6]
   4cb18:	add	sp, sp, #28
   4cb1c:	ldrd	r4, [sp]
   4cb20:	ldrd	r6, [sp, #8]
   4cb24:	ldrd	r8, [sp, #16]
   4cb28:	ldrd	sl, [sp, #24]
   4cb2c:	add	sp, sp, #32
   4cb30:	pop	{pc}		; (ldr pc, [sp], #4)
   4cb34:	ldr	r0, [r0, #72]	; 0x48
   4cb38:	bl	465b0 <fputs@plt+0x3543c>
   4cb3c:	cmp	r0, #0
   4cb40:	strne	r0, [r6]
   4cb44:	bne	4cb18 <fputs@plt+0x3b9a4>
   4cb48:	ldr	r9, [r4, #56]	; 0x38
   4cb4c:	ldrb	r3, [r4, #5]
   4cb50:	mov	r2, #0
   4cb54:	str	r2, [sp, #20]
   4cb58:	ldrh	r1, [r4, #18]
   4cb5c:	ldrh	r2, [r4, #14]
   4cb60:	add	r1, r2, r1, lsl #1
   4cb64:	str	r1, [sp, #4]
   4cb68:	add	r2, r3, #5
   4cb6c:	str	r2, [sp, #8]
   4cb70:	add	r0, r3, #6
   4cb74:	str	r0, [sp, #12]
   4cb78:	ldrb	r2, [r9, r2]
   4cb7c:	ldrb	sl, [r9, r0]
   4cb80:	orr	sl, sl, r2, lsl #8
   4cb84:	cmp	r1, sl
   4cb88:	ble	4cbc0 <fputs@plt+0x3ba4c>
   4cb8c:	cmp	sl, #0
   4cb90:	bne	4cba4 <fputs@plt+0x3ba30>
   4cb94:	ldr	r2, [r4, #52]	; 0x34
   4cb98:	ldr	r2, [r2, #36]	; 0x24
   4cb9c:	cmp	r2, #65536	; 0x10000
   4cba0:	beq	4cbbc <fputs@plt+0x3ba48>
   4cba4:	movw	r0, #57308	; 0xdfdc
   4cba8:	bl	3693c <fputs@plt+0x257c8>
   4cbac:	subs	fp, r0, #0
   4cbb0:	beq	4cc1c <fputs@plt+0x3baa8>
   4cbb4:	str	fp, [r6]
   4cbb8:	b	4cb18 <fputs@plt+0x3b9a4>
   4cbbc:	mov	sl, #65536	; 0x10000
   4cbc0:	add	r2, r9, r3
   4cbc4:	ldrb	r2, [r2, #2]
   4cbc8:	cmp	r2, #0
   4cbcc:	bne	4cbe0 <fputs@plt+0x3ba6c>
   4cbd0:	add	r3, r9, r3
   4cbd4:	ldrb	r3, [r3, #1]
   4cbd8:	cmp	r3, #0
   4cbdc:	beq	4cbf0 <fputs@plt+0x3ba7c>
   4cbe0:	ldr	r3, [sp, #4]
   4cbe4:	add	r3, r3, #1
   4cbe8:	cmp	r3, sl
   4cbec:	blt	4ccdc <fputs@plt+0x3bb68>
   4cbf0:	ldr	r3, [sp, #4]
   4cbf4:	add	r3, r3, #2
   4cbf8:	add	r3, r3, r7
   4cbfc:	cmp	sl, r3
   4cc00:	blt	4cd08 <fputs@plt+0x3bb94>
   4cc04:	sub	fp, sl, r7
   4cc08:	asr	r3, fp, #8
   4cc0c:	ldr	r2, [sp, #8]
   4cc10:	strb	r3, [r9, r2]
   4cc14:	ldr	r3, [sp, #12]
   4cc18:	strb	fp, [r9, r3]
   4cc1c:	ldrh	r3, [r4, #16]
   4cc20:	sub	r3, r3, r7
   4cc24:	sub	r3, r3, #2
   4cc28:	strh	r3, [r4, #16]
   4cc2c:	mov	r2, r7
   4cc30:	mov	r1, r5
   4cc34:	add	r0, r9, fp
   4cc38:	bl	10fdc <memcpy@plt>
   4cc3c:	ldr	r3, [sp, #68]	; 0x44
   4cc40:	cmp	r3, #0
   4cc44:	revne	r3, r3
   4cc48:	strne	r3, [r9, fp]
   4cc4c:	ldr	sl, [r4, #64]	; 0x40
   4cc50:	add	r7, sl, r8, lsl #1
   4cc54:	ldrh	r2, [r4, #18]
   4cc58:	sub	r2, r2, r8
   4cc5c:	lsl	r2, r2, #1
   4cc60:	mov	r1, r7
   4cc64:	add	r0, r7, #2
   4cc68:	bl	110b4 <memmove@plt>
   4cc6c:	asr	r3, fp, #8
   4cc70:	strb	r3, [sl, r8, lsl #1]
   4cc74:	strb	fp, [r7, #1]
   4cc78:	ldrh	r3, [r4, #18]
   4cc7c:	add	r3, r3, #1
   4cc80:	strh	r3, [r4, #18]
   4cc84:	ldrb	r2, [r4, #5]
   4cc88:	add	r2, r2, #4
   4cc8c:	ldrb	r3, [r9, r2]
   4cc90:	add	r3, r3, #1
   4cc94:	uxtb	r3, r3
   4cc98:	strb	r3, [r9, r2]
   4cc9c:	cmp	r3, #0
   4cca0:	bne	4ccb8 <fputs@plt+0x3bb44>
   4cca4:	ldrb	r3, [r4, #5]
   4cca8:	add	r3, r3, #3
   4ccac:	ldrb	r2, [r9, r3]
   4ccb0:	add	r2, r2, #1
   4ccb4:	strb	r2, [r9, r3]
   4ccb8:	ldr	r3, [r4, #52]	; 0x34
   4ccbc:	ldrb	r3, [r3, #17]
   4ccc0:	cmp	r3, #0
   4ccc4:	beq	4cb18 <fputs@plt+0x3b9a4>
   4ccc8:	mov	r2, r6
   4cccc:	mov	r1, r5
   4ccd0:	mov	r0, r4
   4ccd4:	bl	4bc80 <fputs@plt+0x3ab0c>
   4ccd8:	b	4cb18 <fputs@plt+0x3b9a4>
   4ccdc:	add	r2, sp, #20
   4cce0:	mov	r1, r7
   4cce4:	mov	r0, r4
   4cce8:	bl	37408 <fputs@plt+0x26294>
   4ccec:	cmp	r0, #0
   4ccf0:	subne	fp, r0, r9
   4ccf4:	bne	4cc1c <fputs@plt+0x3baa8>
   4ccf8:	ldr	fp, [sp, #20]
   4ccfc:	cmp	fp, #0
   4cd00:	beq	4cbf0 <fputs@plt+0x3ba7c>
   4cd04:	b	4cbb4 <fputs@plt+0x3ba40>
   4cd08:	mov	r0, r4
   4cd0c:	bl	37658 <fputs@plt+0x264e4>
   4cd10:	mov	fp, r0
   4cd14:	str	r0, [sp, #20]
   4cd18:	cmp	r0, #0
   4cd1c:	bne	4cbb4 <fputs@plt+0x3ba40>
   4cd20:	ldr	r3, [sp, #8]
   4cd24:	ldrb	r3, [r9, r3]
   4cd28:	ldr	r2, [sp, #12]
   4cd2c:	ldrb	sl, [r9, r2]
   4cd30:	orr	sl, sl, r3, lsl #8
   4cd34:	sub	sl, sl, #1
   4cd38:	uxth	sl, sl
   4cd3c:	add	sl, sl, #1
   4cd40:	b	4cc04 <fputs@plt+0x3ba90>
   4cd44:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4cd48:	strd	r6, [sp, #8]
   4cd4c:	strd	r8, [sp, #16]
   4cd50:	strd	sl, [sp, #24]
   4cd54:	str	lr, [sp, #32]
   4cd58:	sub	sp, sp, #348	; 0x15c
   4cd5c:	ldr	r3, [r0, #4]
   4cd60:	ldr	r3, [r3, #36]	; 0x24
   4cd64:	lsl	r3, r3, #1
   4cd68:	movw	r2, #43691	; 0xaaab
   4cd6c:	movt	r2, #43690	; 0xaaaa
   4cd70:	umull	r2, r3, r2, r3
   4cd74:	lsr	r3, r3, #1
   4cd78:	str	r3, [sp, #80]	; 0x50
   4cd7c:	mov	r3, #0
   4cd80:	str	r3, [sp, #56]	; 0x38
   4cd84:	mov	r3, #1
   4cd88:	str	r3, [sp, #96]	; 0x60
   4cd8c:	mov	sl, r0
   4cd90:	b	4d2d4 <fputs@plt+0x3c160>
   4cd94:	ldr	r3, [r9, #84]	; 0x54
   4cd98:	mov	r2, #0
   4cd9c:	str	r2, [sp]
   4cda0:	add	r2, sp, #304	; 0x130
   4cda4:	add	r1, sp, #284	; 0x11c
   4cda8:	mov	r0, r4
   4cdac:	bl	4b3c4 <fputs@plt+0x3a250>
   4cdb0:	str	r0, [sp, #264]	; 0x108
   4cdb4:	add	r2, sp, #264	; 0x108
   4cdb8:	ldr	r1, [sp, #284]	; 0x11c
   4cdbc:	mov	r0, r9
   4cdc0:	bl	4be18 <fputs@plt+0x3aca4>
   4cdc4:	ldrb	r3, [r4, #17]
   4cdc8:	cmp	r3, #0
   4cdcc:	bne	4ce60 <fputs@plt+0x3bcec>
   4cdd0:	ldr	r3, [sp, #264]	; 0x108
   4cdd4:	cmp	r3, #0
   4cdd8:	bne	4d31c <fputs@plt+0x3c1a8>
   4cddc:	ldr	r4, [sp, #284]	; 0x11c
   4cde0:	ldrb	r2, [r9, #1]
   4cde4:	lsl	r2, r2, #1
   4cde8:	add	r1, r9, #22
   4cdec:	add	r0, r4, #22
   4cdf0:	bl	10fdc <memcpy@plt>
   4cdf4:	ldrb	r2, [r9, #1]
   4cdf8:	lsl	r2, r2, #2
   4cdfc:	add	r1, r9, #32
   4ce00:	add	r0, r4, #32
   4ce04:	bl	10fdc <memcpy@plt>
   4ce08:	ldrb	r3, [r9, #1]
   4ce0c:	strb	r3, [r4, #1]
   4ce10:	ldr	r3, [sp, #284]	; 0x11c
   4ce14:	ldr	r3, [r3, #56]	; 0x38
   4ce18:	ldrb	r1, [r3]
   4ce1c:	and	r1, r1, #247	; 0xf7
   4ce20:	mov	r0, r9
   4ce24:	bl	36a5c <fputs@plt+0x258e8>
   4ce28:	ldr	r2, [sp, #304]	; 0x130
   4ce2c:	rev	r2, r2
   4ce30:	ldrb	r1, [r9, #5]
   4ce34:	ldr	r3, [r9, #56]	; 0x38
   4ce38:	add	r3, r3, r1
   4ce3c:	str	r2, [r3, #8]
   4ce40:	ldr	r3, [sp, #284]	; 0x11c
   4ce44:	str	r3, [sl, #124]	; 0x7c
   4ce48:	mov	r3, #1
   4ce4c:	strb	r3, [sl, #68]	; 0x44
   4ce50:	mov	r3, #0
   4ce54:	strh	r3, [sl, #80]	; 0x50
   4ce58:	strh	r3, [sl, #82]	; 0x52
   4ce5c:	b	4d2d4 <fputs@plt+0x3c160>
   4ce60:	ldr	r3, [r9, #84]	; 0x54
   4ce64:	add	r2, sp, #264	; 0x108
   4ce68:	str	r2, [sp]
   4ce6c:	mov	r2, #5
   4ce70:	ldr	r1, [sp, #304]	; 0x130
   4ce74:	mov	r0, r4
   4ce78:	bl	4bb80 <fputs@plt+0x3aa0c>
   4ce7c:	b	4cdd0 <fputs@plt+0x3bc5c>
   4ce80:	ldrb	r2, [r9, #1]
   4ce84:	cmp	r2, #0
   4ce88:	bne	4ce9c <fputs@plt+0x3bd28>
   4ce8c:	ldrh	r2, [r9, #16]
   4ce90:	ldr	r1, [sp, #80]	; 0x50
   4ce94:	cmp	r2, r1
   4ce98:	ble	4e934 <fputs@plt+0x3d7c0>
   4ce9c:	ldr	fp, [r3, #116]	; 0x74
   4cea0:	ldr	r3, [sp, #16]
   4cea4:	add	r3, sl, r3, lsl #1
   4cea8:	ldrh	r4, [r3, #78]	; 0x4e
   4ceac:	ldr	r0, [fp, #72]	; 0x48
   4ceb0:	bl	465b0 <fputs@plt+0x3543c>
   4ceb4:	subs	r3, r0, #0
   4ceb8:	str	r3, [sp, #52]	; 0x34
   4cebc:	bne	4e96c <fputs@plt+0x3d7f8>
   4cec0:	ldrb	r3, [r9, #3]
   4cec4:	cmp	r3, #0
   4cec8:	beq	4ced8 <fputs@plt+0x3bd64>
   4cecc:	ldrb	r3, [r9, #1]
   4ced0:	cmp	r3, #1
   4ced4:	beq	4cff0 <fputs@plt+0x3be7c>
   4ced8:	ldr	r3, [sl, #4]
   4cedc:	ldr	r0, [r3, #32]
   4cee0:	bl	21190 <fputs@plt+0x1001c>
   4cee4:	ldrb	r3, [sl, #67]	; 0x43
   4cee8:	and	r3, r3, #1
   4ceec:	str	r3, [sp, #84]	; 0x54
   4cef0:	mov	r3, #0
   4cef4:	str	r3, [sp, #120]	; 0x78
   4cef8:	str	r3, [sp, #128]	; 0x80
   4cefc:	strb	r3, [sp, #132]	; 0x84
   4cf00:	str	r3, [sp, #168]	; 0xa8
   4cf04:	str	r3, [sp, #176]	; 0xb0
   4cf08:	ldr	r3, [fp, #52]	; 0x34
   4cf0c:	str	r3, [sp, #60]	; 0x3c
   4cf10:	subs	r3, r0, #0
   4cf14:	str	r3, [sp, #20]
   4cf18:	beq	4e914 <fputs@plt+0x3d7a0>
   4cf1c:	ldrb	r1, [fp, #1]
   4cf20:	ldrh	r2, [fp, #18]
   4cf24:	add	r3, r1, r2
   4cf28:	str	r3, [sp, #48]	; 0x30
   4cf2c:	cmp	r3, #1
   4cf30:	ble	4d1f4 <fputs@plt+0x3c080>
   4cf34:	str	r4, [sp, #44]	; 0x2c
   4cf38:	cmp	r4, #0
   4cf3c:	beq	4cf58 <fputs@plt+0x3bde4>
   4cf40:	cmp	r4, r3
   4cf44:	subeq	r3, r3, #2
   4cf48:	ldreq	r0, [sp, #84]	; 0x54
   4cf4c:	addeq	r3, r3, r0
   4cf50:	subne	r3, r4, #1
   4cf54:	str	r3, [sp, #44]	; 0x2c
   4cf58:	ldr	r3, [sp, #84]	; 0x54
   4cf5c:	rsb	r3, r3, #2
   4cf60:	str	r3, [sp, #48]	; 0x30
   4cf64:	ldr	r3, [sp, #48]	; 0x30
   4cf68:	ldr	r0, [sp, #44]	; 0x2c
   4cf6c:	add	r3, r3, r0
   4cf70:	sub	r3, r3, r1
   4cf74:	cmp	r2, r3
   4cf78:	beq	4d200 <fputs@plt+0x3c08c>
   4cf7c:	ldr	r2, [fp, #64]	; 0x40
   4cf80:	lsl	r3, r3, #1
   4cf84:	ldrh	r3, [r2, r3]
   4cf88:	rev16	r2, r3
   4cf8c:	ldrh	r3, [fp, #20]
   4cf90:	and	r3, r3, r2
   4cf94:	ldr	r2, [fp, #56]	; 0x38
   4cf98:	add	r3, r2, r3
   4cf9c:	str	r3, [sp, #68]	; 0x44
   4cfa0:	ldr	r3, [sp, #68]	; 0x44
   4cfa4:	ldr	r3, [r3]
   4cfa8:	rev	r3, r3
   4cfac:	str	r3, [sp, #124]	; 0x7c
   4cfb0:	ldr	r3, [sp, #48]	; 0x30
   4cfb4:	str	r3, [sp, #88]	; 0x58
   4cfb8:	lsl	r2, r3, #2
   4cfbc:	str	r2, [sp, #64]	; 0x40
   4cfc0:	add	r1, sp, #136	; 0x88
   4cfc4:	add	r5, r1, r2
   4cfc8:	add	r1, sp, #156	; 0x9c
   4cfcc:	add	r8, r1, r2
   4cfd0:	str	r3, [sp, #28]
   4cfd4:	ldr	r3, [sp, #52]	; 0x34
   4cfd8:	str	r3, [sp, #32]
   4cfdc:	str	r9, [sp, #72]	; 0x48
   4cfe0:	mov	r9, r8
   4cfe4:	str	sl, [sp, #76]	; 0x4c
   4cfe8:	ldr	sl, [sp, #60]	; 0x3c
   4cfec:	b	4d404 <fputs@plt+0x3c290>
   4cff0:	ldrh	r3, [r9, #18]
   4cff4:	ldrh	r2, [r9, #22]
   4cff8:	cmp	r2, r3
   4cffc:	bne	4ced8 <fputs@plt+0x3bd64>
   4d000:	ldr	r2, [fp, #84]	; 0x54
   4d004:	cmp	r2, #1
   4d008:	beq	4ced8 <fputs@plt+0x3bd64>
   4d00c:	ldrh	r2, [fp, #18]
   4d010:	cmp	r2, r4
   4d014:	bne	4ced8 <fputs@plt+0x3bd64>
   4d018:	cmp	r3, #0
   4d01c:	beq	4d1a4 <fputs@plt+0x3c030>
   4d020:	ldr	r4, [r9, #52]	; 0x34
   4d024:	mov	r3, #0
   4d028:	str	r3, [sp]
   4d02c:	add	r2, sp, #284	; 0x11c
   4d030:	add	r1, sp, #244	; 0xf4
   4d034:	mov	r0, r4
   4d038:	bl	4b3c4 <fputs@plt+0x3a250>
   4d03c:	str	r0, [sp, #264]	; 0x108
   4d040:	cmp	r0, #0
   4d044:	bne	4d198 <fputs@plt+0x3c024>
   4d048:	ldr	r1, [r9, #32]
   4d04c:	str	r1, [sp, #304]	; 0x130
   4d050:	ldr	r3, [r9, #76]	; 0x4c
   4d054:	mov	r0, r9
   4d058:	blx	r3
   4d05c:	strh	r0, [sp, #224]	; 0xe0
   4d060:	mov	r1, #13
   4d064:	ldr	r0, [sp, #244]	; 0xf4
   4d068:	bl	36a5c <fputs@plt+0x258e8>
   4d06c:	add	r3, sp, #224	; 0xe0
   4d070:	add	r2, sp, #304	; 0x130
   4d074:	mov	r1, #1
   4d078:	ldr	r0, [sp, #244]	; 0xf4
   4d07c:	bl	378ac <fputs@plt+0x26738>
   4d080:	str	r0, [sp, #16]
   4d084:	str	r0, [sp, #264]	; 0x108
   4d088:	cmp	r0, #0
   4d08c:	bne	4d2ac <fputs@plt+0x3c138>
   4d090:	ldr	r2, [sp, #244]	; 0xf4
   4d094:	ldrh	r3, [sp, #224]	; 0xe0
   4d098:	rsb	r3, r3, #-16777216	; 0xff000000
   4d09c:	add	r3, r3, #16711680	; 0xff0000
   4d0a0:	add	r3, r3, #65280	; 0xff00
   4d0a4:	add	r3, r3, #254	; 0xfe
   4d0a8:	ldrh	r1, [r2, #14]
   4d0ac:	sub	r3, r3, r1
   4d0b0:	ldr	r1, [r4, #36]	; 0x24
   4d0b4:	add	r3, r3, r1
   4d0b8:	strh	r3, [r2, #16]
   4d0bc:	ldrb	r3, [r4, #17]
   4d0c0:	cmp	r3, #0
   4d0c4:	bne	4d1b4 <fputs@plt+0x3c040>
   4d0c8:	ldrh	r2, [r9, #18]
   4d0cc:	ldr	r3, [r9, #64]	; 0x40
   4d0d0:	add	r3, r3, r2, lsl #1
   4d0d4:	ldrh	r3, [r3, #-2]
   4d0d8:	rev16	r1, r3
   4d0dc:	ldrh	r3, [r9, #20]
   4d0e0:	and	r3, r3, r1
   4d0e4:	ldr	r1, [r9, #56]	; 0x38
   4d0e8:	add	r1, r1, r3
   4d0ec:	str	r1, [sp, #304]	; 0x130
   4d0f0:	add	r1, r1, #9
   4d0f4:	ldr	r2, [sp, #304]	; 0x130
   4d0f8:	add	r3, r2, #1
   4d0fc:	str	r3, [sp, #304]	; 0x130
   4d100:	ldrb	r0, [r2]
   4d104:	cmp	r1, r3
   4d108:	movls	r3, #0
   4d10c:	movhi	r3, #1
   4d110:	ands	r3, r3, r0, lsr #7
   4d114:	bne	4d0f4 <fputs@plt+0x3bf80>
   4d118:	add	r1, r2, #10
   4d11c:	add	r3, sp, #332	; 0x14c
   4d120:	ldr	r2, [sp, #304]	; 0x130
   4d124:	add	r0, r2, #1
   4d128:	str	r0, [sp, #304]	; 0x130
   4d12c:	ldrb	r2, [r2]
   4d130:	strb	r2, [r3], #1
   4d134:	lsr	r2, r2, #7
   4d138:	cmp	r1, r0
   4d13c:	movls	r2, #0
   4d140:	andhi	r2, r2, #1
   4d144:	cmp	r2, #0
   4d148:	bne	4d120 <fputs@plt+0x3bfac>
   4d14c:	add	r2, sp, #328	; 0x148
   4d150:	ldrh	r1, [fp, #18]
   4d154:	add	r0, sp, #264	; 0x108
   4d158:	str	r0, [sp, #8]
   4d15c:	ldr	r0, [r9, #84]	; 0x54
   4d160:	str	r0, [sp, #4]
   4d164:	mov	r0, #0
   4d168:	str	r0, [sp]
   4d16c:	sub	r3, r3, r2
   4d170:	mov	r0, fp
   4d174:	bl	4ca78 <fputs@plt+0x3b904>
   4d178:	ldr	r2, [sp, #284]	; 0x11c
   4d17c:	rev	r2, r2
   4d180:	ldrb	r1, [fp, #5]
   4d184:	ldr	r3, [fp, #56]	; 0x38
   4d188:	add	r3, r3, r1
   4d18c:	str	r2, [r3, #8]
   4d190:	ldr	r0, [sp, #244]	; 0xf4
   4d194:	bl	49718 <fputs@plt+0x385a4>
   4d198:	ldr	r3, [sp, #264]	; 0x108
   4d19c:	str	r3, [sp, #16]
   4d1a0:	b	4d2ac <fputs@plt+0x3c138>
   4d1a4:	movw	r0, #62577	; 0xf471
   4d1a8:	bl	3693c <fputs@plt+0x257c8>
   4d1ac:	str	r0, [sp, #16]
   4d1b0:	b	4d2ac <fputs@plt+0x3c138>
   4d1b4:	ldr	r3, [fp, #84]	; 0x54
   4d1b8:	add	r2, sp, #264	; 0x108
   4d1bc:	str	r2, [sp]
   4d1c0:	mov	r2, #5
   4d1c4:	ldr	r1, [sp, #284]	; 0x11c
   4d1c8:	mov	r0, r4
   4d1cc:	bl	4bb80 <fputs@plt+0x3aa0c>
   4d1d0:	ldr	r0, [sp, #244]	; 0xf4
   4d1d4:	ldrh	r2, [r0, #12]
   4d1d8:	ldrh	r3, [sp, #224]	; 0xe0
   4d1dc:	cmp	r2, r3
   4d1e0:	bcs	4d0c8 <fputs@plt+0x3bf54>
   4d1e4:	add	r2, sp, #264	; 0x108
   4d1e8:	ldr	r1, [sp, #304]	; 0x130
   4d1ec:	bl	4bc80 <fputs@plt+0x3ab0c>
   4d1f0:	b	4d0c8 <fputs@plt+0x3bf54>
   4d1f4:	ldr	r3, [sp, #52]	; 0x34
   4d1f8:	str	r3, [sp, #44]	; 0x2c
   4d1fc:	b	4cf64 <fputs@plt+0x3bdf0>
   4d200:	ldrb	r3, [fp, #5]
   4d204:	add	r3, r3, #8
   4d208:	ldr	r2, [fp, #56]	; 0x38
   4d20c:	add	r3, r2, r3
   4d210:	str	r3, [sp, #68]	; 0x44
   4d214:	b	4cfa0 <fputs@plt+0x3be2c>
   4d218:	ldr	r9, [sp, #72]	; 0x48
   4d21c:	ldr	sl, [sp, #76]	; 0x4c
   4d220:	ldr	r3, [sp, #28]
   4d224:	add	r2, r3, #1
   4d228:	lsl	r2, r2, #2
   4d22c:	mov	r1, #0
   4d230:	add	r0, sp, #156	; 0x9c
   4d234:	bl	10f40 <memset@plt>
   4d238:	ldr	r3, [sp, #52]	; 0x34
   4d23c:	str	r3, [sp, #40]	; 0x28
   4d240:	ldr	r0, [sp, #176]	; 0xb0
   4d244:	bl	27cfc <fputs@plt+0x16b88>
   4d248:	add	r4, sp, #152	; 0x98
   4d24c:	add	r3, sp, #156	; 0x9c
   4d250:	ldr	r2, [sp, #64]	; 0x40
   4d254:	add	r5, r3, r2
   4d258:	ldr	r0, [r4, #4]!
   4d25c:	bl	49718 <fputs@plt+0x385a4>
   4d260:	cmp	r5, r4
   4d264:	bne	4d258 <fputs@plt+0x3c0e4>
   4d268:	ldr	r3, [sp, #40]	; 0x28
   4d26c:	cmp	r3, #0
   4d270:	ble	4d28c <fputs@plt+0x3c118>
   4d274:	add	r4, sp, #184	; 0xb8
   4d278:	add	r5, r4, r3, lsl #2
   4d27c:	ldr	r0, [r4], #4
   4d280:	bl	49718 <fputs@plt+0x385a4>
   4d284:	cmp	r5, r4
   4d288:	bne	4d27c <fputs@plt+0x3c108>
   4d28c:	ldr	r3, [sp, #120]	; 0x78
   4d290:	str	r3, [sp, #16]
   4d294:	ldr	r0, [sp, #56]	; 0x38
   4d298:	cmp	r0, #0
   4d29c:	beq	4e920 <fputs@plt+0x3d7ac>
   4d2a0:	bl	23a6c <fputs@plt+0x128f8>
   4d2a4:	ldr	r3, [sp, #20]
   4d2a8:	str	r3, [sp, #56]	; 0x38
   4d2ac:	mov	r3, #0
   4d2b0:	strb	r3, [r9, #1]
   4d2b4:	mov	r0, r9
   4d2b8:	bl	49718 <fputs@plt+0x385a4>
   4d2bc:	ldrb	r3, [sl, #68]	; 0x44
   4d2c0:	sub	r3, r3, #1
   4d2c4:	strb	r3, [sl, #68]	; 0x44
   4d2c8:	ldr	r3, [sp, #16]
   4d2cc:	cmp	r3, #0
   4d2d0:	bne	4e92c <fputs@plt+0x3d7b8>
   4d2d4:	ldrsb	r2, [sl, #68]	; 0x44
   4d2d8:	str	r2, [sp, #16]
   4d2dc:	add	r3, sl, r2, lsl #2
   4d2e0:	ldr	r9, [r3, #120]	; 0x78
   4d2e4:	cmp	r2, #0
   4d2e8:	bne	4ce80 <fputs@plt+0x3bd0c>
   4d2ec:	ldrb	r3, [r9, #1]
   4d2f0:	cmp	r3, #0
   4d2f4:	beq	4e93c <fputs@plt+0x3d7c8>
   4d2f8:	mov	r3, #0
   4d2fc:	str	r3, [sp, #284]	; 0x11c
   4d300:	str	r3, [sp, #304]	; 0x130
   4d304:	ldr	r4, [r9, #52]	; 0x34
   4d308:	ldr	r0, [r9, #72]	; 0x48
   4d30c:	bl	465b0 <fputs@plt+0x3543c>
   4d310:	str	r0, [sp, #264]	; 0x108
   4d314:	cmp	r0, #0
   4d318:	beq	4cd94 <fputs@plt+0x3bc20>
   4d31c:	mov	r3, #0
   4d320:	str	r3, [sl, #124]	; 0x7c
   4d324:	ldr	r0, [sp, #284]	; 0x11c
   4d328:	bl	49718 <fputs@plt+0x385a4>
   4d32c:	ldr	r3, [sp, #264]	; 0x108
   4d330:	str	r3, [sp, #16]
   4d334:	cmp	r3, #0
   4d338:	beq	4ce48 <fputs@plt+0x3bcd4>
   4d33c:	ldr	r7, [sp, #16]
   4d340:	ldr	r3, [sp, #56]	; 0x38
   4d344:	cmp	r3, #0
   4d348:	beq	4d354 <fputs@plt+0x3c1e0>
   4d34c:	mov	r0, r3
   4d350:	bl	23a6c <fputs@plt+0x128f8>
   4d354:	mov	r0, r7
   4d358:	add	sp, sp, #348	; 0x15c
   4d35c:	ldrd	r4, [sp]
   4d360:	ldrd	r6, [sp, #8]
   4d364:	ldrd	r8, [sp, #16]
   4d368:	ldrd	sl, [sp, #24]
   4d36c:	add	sp, sp, #32
   4d370:	pop	{pc}		; (ldr pc, [sp], #4)
   4d374:	ldrb	r3, [fp, #1]
   4d378:	cmp	r3, #0
   4d37c:	beq	4d474 <fputs@plt+0x3c300>
   4d380:	ldr	r1, [fp, #32]
   4d384:	str	r1, [r5, #-4]
   4d388:	ldr	r3, [r1]
   4d38c:	rev	r3, r3
   4d390:	str	r3, [sp, #124]	; 0x7c
   4d394:	ldr	r3, [fp, #76]	; 0x4c
   4d398:	mov	r0, fp
   4d39c:	blx	r3
   4d3a0:	ldr	r3, [sp, #24]
   4d3a4:	add	r2, sp, #244	; 0xf4
   4d3a8:	str	r0, [r2, r3, lsl #2]
   4d3ac:	mov	r3, #0
   4d3b0:	strb	r3, [fp, #1]
   4d3b4:	b	4d3fc <fputs@plt+0x3c288>
   4d3b8:	mov	r2, r7
   4d3bc:	mov	r1, r4
   4d3c0:	ldr	r3, [sp, #20]
   4d3c4:	add	r0, r3, r0
   4d3c8:	bl	10fdc <memcpy@plt>
   4d3cc:	ldr	r3, [fp, #56]	; 0x38
   4d3d0:	sub	r4, r4, r3
   4d3d4:	ldr	r3, [sp, #20]
   4d3d8:	add	r4, r3, r4
   4d3dc:	ldr	r3, [sp, #36]	; 0x24
   4d3e0:	str	r4, [r3, #-4]
   4d3e4:	ldrb	r1, [fp, #1]
   4d3e8:	add	r3, sp, #120	; 0x78
   4d3ec:	mov	r2, r7
   4d3f0:	sub	r1, r8, r1
   4d3f4:	mov	r0, fp
   4d3f8:	bl	372a4 <fputs@plt+0x26130>
   4d3fc:	sub	r5, r5, #4
   4d400:	str	r6, [sp, #28]
   4d404:	mov	r3, #0
   4d408:	str	r3, [sp]
   4d40c:	mov	r2, r9
   4d410:	ldr	r1, [sp, #124]	; 0x7c
   4d414:	mov	r0, sl
   4d418:	bl	49910 <fputs@plt+0x3879c>
   4d41c:	str	r0, [sp, #40]	; 0x28
   4d420:	str	r0, [sp, #120]	; 0x78
   4d424:	cmp	r0, #0
   4d428:	bne	4d218 <fputs@plt+0x3c0a4>
   4d42c:	ldr	r2, [r9], #-4
   4d430:	ldrh	r3, [r2, #18]
   4d434:	add	r3, r3, #1
   4d438:	ldrb	r2, [r2, #1]
   4d43c:	add	r3, r3, r2
   4d440:	ldr	r2, [sp, #32]
   4d444:	add	r3, r2, r3
   4d448:	str	r3, [sp, #32]
   4d44c:	ldr	r3, [sp, #28]
   4d450:	sub	r6, r3, #1
   4d454:	cmn	r6, #1
   4d458:	beq	4d520 <fputs@plt+0x3c3ac>
   4d45c:	str	r6, [sp, #24]
   4d460:	ldr	r3, [sp, #44]	; 0x2c
   4d464:	add	r8, r3, r6
   4d468:	ldrh	r3, [fp, #22]
   4d46c:	cmp	r3, r8
   4d470:	beq	4d374 <fputs@plt+0x3c200>
   4d474:	ldrb	r3, [fp, #1]
   4d478:	sub	r3, r8, r3
   4d47c:	ldr	r2, [fp, #64]	; 0x40
   4d480:	lsl	r3, r3, #1
   4d484:	ldrh	r3, [r2, r3]
   4d488:	rev16	r3, r3
   4d48c:	ldrh	r4, [fp, #20]
   4d490:	and	r3, r3, r4
   4d494:	ldr	r4, [fp, #56]	; 0x38
   4d498:	add	r4, r4, r3
   4d49c:	str	r5, [sp, #36]	; 0x24
   4d4a0:	str	r4, [r5, #-4]
   4d4a4:	ldr	r3, [r4]
   4d4a8:	rev	r3, r3
   4d4ac:	str	r3, [sp, #124]	; 0x7c
   4d4b0:	ldr	r3, [fp, #76]	; 0x4c
   4d4b4:	mov	r1, r4
   4d4b8:	mov	r0, fp
   4d4bc:	blx	r3
   4d4c0:	mov	r7, r0
   4d4c4:	ldr	r3, [sp, #24]
   4d4c8:	add	r2, sp, #244	; 0xf4
   4d4cc:	str	r0, [r2, r3, lsl #2]
   4d4d0:	ldrh	r3, [sl, #22]
   4d4d4:	tst	r3, #4
   4d4d8:	beq	4d3e4 <fputs@plt+0x3c270>
   4d4dc:	ldr	r0, [fp, #56]	; 0x38
   4d4e0:	sub	r0, r4, r0
   4d4e4:	add	r2, r7, r0
   4d4e8:	ldr	r3, [sl, #36]	; 0x24
   4d4ec:	cmp	r2, r3
   4d4f0:	ble	4d3b8 <fputs@plt+0x3c244>
   4d4f4:	ldr	r9, [sp, #72]	; 0x48
   4d4f8:	ldr	sl, [sp, #76]	; 0x4c
   4d4fc:	movw	r0, #62916	; 0xf5c4
   4d500:	bl	3693c <fputs@plt+0x257c8>
   4d504:	str	r0, [sp, #120]	; 0x78
   4d508:	ldr	r3, [sp, #28]
   4d50c:	lsl	r2, r3, #2
   4d510:	mov	r1, #0
   4d514:	add	r0, sp, #156	; 0x9c
   4d518:	bl	10f40 <memset@plt>
   4d51c:	b	4d240 <fputs@plt+0x3c0cc>
   4d520:	ldr	r9, [sp, #72]	; 0x48
   4d524:	str	r6, [sp, #92]	; 0x5c
   4d528:	ldr	sl, [sp, #76]	; 0x4c
   4d52c:	ldr	r3, [sp, #32]
   4d530:	add	r3, r3, #3
   4d534:	bic	r4, r3, #3
   4d538:	add	r0, r4, r4, lsl #1
   4d53c:	ldr	r3, [sp, #60]	; 0x3c
   4d540:	ldr	r3, [r3, #32]
   4d544:	add	r0, r3, r0, lsl #1
   4d548:	bl	210cc <fputs@plt+0xff58>
   4d54c:	str	r0, [sp, #176]	; 0xb0
   4d550:	cmp	r0, #0
   4d554:	moveq	r3, #7
   4d558:	streq	r3, [sp, #120]	; 0x78
   4d55c:	beq	4d240 <fputs@plt+0x3c0cc>
   4d560:	add	r0, r0, r4, lsl #2
   4d564:	str	r0, [sp, #180]	; 0xb4
   4d568:	add	r3, r0, r4, lsl #1
   4d56c:	str	r3, [sp, #24]
   4d570:	ldr	r5, [sp, #156]	; 0x9c
   4d574:	str	r5, [sp, #172]	; 0xac
   4d578:	ldrb	r3, [r5, #4]
   4d57c:	lsl	r3, r3, #2
   4d580:	str	r3, [sp, #52]	; 0x34
   4d584:	ldrb	r3, [r5, #3]
   4d588:	str	r3, [sp, #72]	; 0x48
   4d58c:	ldrh	r2, [r5, #18]
   4d590:	ldr	r6, [r5, #56]	; 0x38
   4d594:	ldrh	r8, [r5, #20]
   4d598:	ldrh	r4, [r5, #14]
   4d59c:	add	r4, r6, r4
   4d5a0:	ldr	r1, [sp, #88]	; 0x58
   4d5a4:	add	r0, r1, #1
   4d5a8:	ldr	r7, [sp, #40]	; 0x28
   4d5ac:	str	r9, [sp, #28]
   4d5b0:	str	fp, [sp, #36]	; 0x24
   4d5b4:	mov	r9, r7
   4d5b8:	mov	fp, r0
   4d5bc:	str	sl, [sp, #32]
   4d5c0:	mov	sl, r3
   4d5c4:	b	4d6c8 <fputs@plt+0x3c554>
   4d5c8:	ldr	r9, [sp, #28]
   4d5cc:	ldr	sl, [sp, #32]
   4d5d0:	movw	r0, #62983	; 0xf607
   4d5d4:	bl	3693c <fputs@plt+0x257c8>
   4d5d8:	str	r0, [sp, #120]	; 0x78
   4d5dc:	b	4d240 <fputs@plt+0x3c0cc>
   4d5e0:	add	r1, r5, #32
   4d5e4:	ldr	r2, [sp, #40]	; 0x28
   4d5e8:	ldr	ip, [r1], #4
   4d5ec:	ldr	r0, [sp, #168]	; 0xa8
   4d5f0:	ldr	r3, [sp, #176]	; 0xb0
   4d5f4:	str	ip, [r3, r0, lsl #2]
   4d5f8:	ldr	r3, [sp, #168]	; 0xa8
   4d5fc:	add	r3, r3, #1
   4d600:	str	r3, [sp, #168]	; 0xa8
   4d604:	add	r2, r2, #1
   4d608:	ldrb	r3, [r5, #1]
   4d60c:	cmp	r2, r3
   4d610:	blt	4d5e8 <fputs@plt+0x3c474>
   4d614:	ldrh	r3, [r5, #18]
   4d618:	ldrh	r2, [r5, #14]
   4d61c:	add	r2, r2, r3, lsl #1
   4d620:	add	r2, r6, r2
   4d624:	cmp	r2, r4
   4d628:	bls	4d65c <fputs@plt+0x3c4e8>
   4d62c:	ldrh	r3, [r4], #2
   4d630:	rev16	r3, r3
   4d634:	and	r3, r3, r8
   4d638:	add	r3, r6, r3
   4d63c:	ldr	r0, [sp, #168]	; 0xa8
   4d640:	ldr	r1, [sp, #176]	; 0xb0
   4d644:	str	r3, [r1, r0, lsl #2]
   4d648:	ldr	r3, [sp, #168]	; 0xa8
   4d64c:	add	r3, r3, #1
   4d650:	str	r3, [sp, #168]	; 0xa8
   4d654:	cmp	r2, r4
   4d658:	bhi	4d62c <fputs@plt+0x3c4b8>
   4d65c:	ldr	r3, [sp, #168]	; 0xa8
   4d660:	add	r2, sp, #224	; 0xe0
   4d664:	str	r3, [r2, r7, lsl #2]
   4d668:	clz	r8, sl
   4d66c:	lsr	r8, r8, #5
   4d670:	ldr	r2, [sp, #48]	; 0x30
   4d674:	cmp	r2, r7
   4d678:	movle	r2, #0
   4d67c:	andgt	r2, r8, #1
   4d680:	cmp	r2, #0
   4d684:	bne	4d74c <fputs@plt+0x3c5d8>
   4d688:	add	r7, r7, #1
   4d68c:	cmp	r7, fp
   4d690:	beq	4d848 <fputs@plt+0x3c6d4>
   4d694:	add	r3, sp, #156	; 0x9c
   4d698:	ldr	r5, [r3, r7, lsl #2]
   4d69c:	ldrh	r2, [r5, #18]
   4d6a0:	ldr	r6, [r5, #56]	; 0x38
   4d6a4:	ldrh	r8, [r5, #20]
   4d6a8:	ldrh	r4, [r5, #14]
   4d6ac:	add	r4, r6, r4
   4d6b0:	ldr	r3, [sp, #156]	; 0x9c
   4d6b4:	ldr	r3, [r3, #56]	; 0x38
   4d6b8:	ldrb	r1, [r6]
   4d6bc:	ldrb	r3, [r3]
   4d6c0:	cmp	r1, r3
   4d6c4:	bne	4d5c8 <fputs@plt+0x3c454>
   4d6c8:	ldrb	r3, [r5, #1]
   4d6cc:	add	r2, r3, r2
   4d6d0:	lsl	r2, r2, #1
   4d6d4:	mov	r1, #0
   4d6d8:	ldr	r0, [sp, #168]	; 0xa8
   4d6dc:	ldr	r3, [sp, #180]	; 0xb4
   4d6e0:	add	r0, r3, r0, lsl #1
   4d6e4:	bl	10f40 <memset@plt>
   4d6e8:	ldrb	r3, [r5, #1]
   4d6ec:	cmp	r3, #0
   4d6f0:	beq	4d614 <fputs@plt+0x3c4a0>
   4d6f4:	ldrh	r2, [r5, #22]
   4d6f8:	cmp	r2, #0
   4d6fc:	beq	4d5e0 <fputs@plt+0x3c46c>
   4d700:	add	r2, r4, r2, lsl #1
   4d704:	ldrh	r3, [r4], #2
   4d708:	rev16	r3, r3
   4d70c:	and	r3, r3, r8
   4d710:	add	r3, r6, r3
   4d714:	ldr	r0, [sp, #168]	; 0xa8
   4d718:	ldr	r1, [sp, #176]	; 0xb0
   4d71c:	str	r3, [r1, r0, lsl #2]
   4d720:	ldr	r3, [sp, #168]	; 0xa8
   4d724:	add	r3, r3, #1
   4d728:	str	r3, [sp, #168]	; 0xa8
   4d72c:	cmp	r4, r2
   4d730:	bne	4d704 <fputs@plt+0x3c590>
   4d734:	ldrb	r3, [r5, #1]
   4d738:	cmp	r3, #0
   4d73c:	moveq	r4, r2
   4d740:	beq	4d614 <fputs@plt+0x3c4a0>
   4d744:	mov	r4, r2
   4d748:	b	4d5e0 <fputs@plt+0x3c46c>
   4d74c:	add	r2, sp, #244	; 0xf4
   4d750:	ldr	r2, [r2, r7, lsl #2]
   4d754:	lsl	r3, r3, #1
   4d758:	ldr	r1, [sp, #180]	; 0xb4
   4d75c:	strh	r2, [r1, r3]
   4d760:	ldr	r3, [sp, #24]
   4d764:	add	r4, r3, r9
   4d768:	uxth	r2, r2
   4d76c:	add	r9, r9, r2
   4d770:	add	r3, sp, #136	; 0x88
   4d774:	ldr	r1, [r3, r7, lsl #2]
   4d778:	mov	r0, r4
   4d77c:	bl	10fdc <memcpy@plt>
   4d780:	ldr	r0, [sp, #52]	; 0x34
   4d784:	add	r4, r4, r0
   4d788:	ldr	r2, [sp, #168]	; 0xa8
   4d78c:	ldr	r3, [sp, #176]	; 0xb0
   4d790:	str	r4, [r3, r2, lsl #2]
   4d794:	ldr	r3, [sp, #168]	; 0xa8
   4d798:	lsl	r3, r3, #1
   4d79c:	ldr	r1, [sp, #180]	; 0xb4
   4d7a0:	ldrh	r2, [r1, r3]
   4d7a4:	sub	r2, r2, r0
   4d7a8:	strh	r2, [r1, r3]
   4d7ac:	ldrb	r3, [r5, #4]
   4d7b0:	cmp	r3, #0
   4d7b4:	bne	4d7e0 <fputs@plt+0x3c66c>
   4d7b8:	ldr	r2, [sp, #168]	; 0xa8
   4d7bc:	ldr	r3, [sp, #176]	; 0xb0
   4d7c0:	ldr	r3, [r3, r2, lsl #2]
   4d7c4:	ldr	r2, [r5, #56]	; 0x38
   4d7c8:	ldr	r2, [r2, #8]
   4d7cc:	str	r2, [r3]
   4d7d0:	ldr	r3, [sp, #168]	; 0xa8
   4d7d4:	add	r3, r3, #1
   4d7d8:	str	r3, [sp, #168]	; 0xa8
   4d7dc:	b	4d688 <fputs@plt+0x3c514>
   4d7e0:	ldr	r3, [sp, #168]	; 0xa8
   4d7e4:	lsl	r3, r3, #1
   4d7e8:	ldr	r2, [sp, #180]	; 0xb4
   4d7ec:	ldrh	r3, [r2, r3]
   4d7f0:	cmp	r3, #3
   4d7f4:	bhi	4d7d0 <fputs@plt+0x3c65c>
   4d7f8:	sub	r9, r9, #1
   4d7fc:	ldr	r3, [sp, #24]
   4d800:	add	r2, r3, r9
   4d804:	rsb	r1, r3, #2
   4d808:	add	r9, r1, r2
   4d80c:	mov	r3, #0
   4d810:	strb	r3, [r2, #1]!
   4d814:	ldr	r3, [sp, #168]	; 0xa8
   4d818:	lsl	r3, r3, #1
   4d81c:	ldr	ip, [sp, #180]	; 0xb4
   4d820:	ldrh	r0, [ip, r3]
   4d824:	add	r0, r0, #1
   4d828:	strh	r0, [ip, r3]
   4d82c:	ldr	r3, [sp, #168]	; 0xa8
   4d830:	lsl	r3, r3, #1
   4d834:	ldr	r0, [sp, #180]	; 0xb4
   4d838:	ldrh	r3, [r0, r3]
   4d83c:	cmp	r3, #3
   4d840:	bls	4d808 <fputs@plt+0x3c694>
   4d844:	b	4d7d0 <fputs@plt+0x3c65c>
   4d848:	ldr	r9, [sp, #28]
   4d84c:	ldr	sl, [sp, #32]
   4d850:	ldr	r3, [sp, #52]	; 0x34
   4d854:	sub	r3, r3, #12
   4d858:	ldr	r2, [sp, #60]	; 0x3c
   4d85c:	ldr	r2, [r2, #36]	; 0x24
   4d860:	add	r2, r3, r2
   4d864:	str	r2, [sp, #104]	; 0x68
   4d868:	str	r2, [sp, #32]
   4d86c:	ldr	r4, [sp, #156]	; 0x9c
   4d870:	ldrh	r3, [r4, #16]
   4d874:	sub	r3, r2, r3
   4d878:	str	r3, [sp, #244]	; 0xf4
   4d87c:	cmp	r3, #0
   4d880:	blt	4d8cc <fputs@plt+0x3c758>
   4d884:	add	r2, sp, #160	; 0xa0
   4d888:	add	r1, sp, #224	; 0xe0
   4d88c:	add	r3, sp, #204	; 0xcc
   4d890:	str	r3, [sp, #88]	; 0x58
   4d894:	add	r6, sp, #244	; 0xf4
   4d898:	str	r6, [sp, #76]	; 0x4c
   4d89c:	ldr	r0, [sp, #64]	; 0x40
   4d8a0:	add	r0, r6, r0
   4d8a4:	str	r9, [sp, #24]
   4d8a8:	str	r8, [sp, #100]	; 0x64
   4d8ac:	mov	r8, r1
   4d8b0:	mov	r9, r3
   4d8b4:	mov	fp, r0
   4d8b8:	str	sl, [sp, #28]
   4d8bc:	mov	sl, r2
   4d8c0:	b	4d908 <fputs@plt+0x3c794>
   4d8c4:	ldr	r9, [sp, #24]
   4d8c8:	ldr	sl, [sp, #28]
   4d8cc:	movw	r0, #63081	; 0xf669
   4d8d0:	bl	3693c <fputs@plt+0x257c8>
   4d8d4:	str	r0, [sp, #120]	; 0x78
   4d8d8:	b	4d240 <fputs@plt+0x3c0cc>
   4d8dc:	ldr	r3, [r8], #4
   4d8e0:	str	r3, [r9], #4
   4d8e4:	cmp	r6, fp
   4d8e8:	beq	4d950 <fputs@plt+0x3c7dc>
   4d8ec:	ldr	r4, [sl], #4
   4d8f0:	ldrh	r3, [r4, #16]
   4d8f4:	ldr	r2, [sp, #32]
   4d8f8:	sub	r3, r2, r3
   4d8fc:	str	r3, [r6, #4]!
   4d900:	cmp	r3, #0
   4d904:	blt	4d8c4 <fputs@plt+0x3c750>
   4d908:	ldrb	r3, [r4, #1]
   4d90c:	cmp	r3, #0
   4d910:	beq	4d8dc <fputs@plt+0x3c768>
   4d914:	add	r7, r4, #32
   4d918:	ldr	r5, [sp, #40]	; 0x28
   4d91c:	ldr	r3, [r4, #76]	; 0x4c
   4d920:	ldr	r1, [r7], #4
   4d924:	mov	r0, r4
   4d928:	blx	r3
   4d92c:	add	r0, r0, #2
   4d930:	ldr	r3, [r6]
   4d934:	add	r3, r3, r0
   4d938:	str	r3, [r6]
   4d93c:	add	r5, r5, #1
   4d940:	ldrb	r3, [r4, #1]
   4d944:	cmp	r5, r3
   4d948:	blt	4d91c <fputs@plt+0x3c7a8>
   4d94c:	b	4d8dc <fputs@plt+0x3c768>
   4d950:	ldr	r9, [sp, #24]
   4d954:	ldr	fp, [sp, #36]	; 0x24
   4d958:	ldr	r8, [sp, #100]	; 0x64
   4d95c:	ldr	sl, [sp, #28]
   4d960:	ldr	r3, [sp, #48]	; 0x30
   4d964:	add	r3, r3, #1
   4d968:	str	r3, [sp, #116]	; 0x74
   4d96c:	str	r3, [sp, #24]
   4d970:	mov	r3, #2
   4d974:	str	r3, [sp, #36]	; 0x24
   4d978:	mov	r3, #1
   4d97c:	str	r3, [sp, #28]
   4d980:	str	r9, [sp, #100]	; 0x64
   4d984:	str	fp, [sp, #108]	; 0x6c
   4d988:	ldr	fp, [sp, #72]	; 0x48
   4d98c:	str	r8, [sp, #112]	; 0x70
   4d990:	ldr	r5, [sp, #76]	; 0x4c
   4d994:	ldr	r9, [sp, #88]	; 0x58
   4d998:	str	sl, [sp, #88]	; 0x58
   4d99c:	ldr	sl, [sp, #32]
   4d9a0:	b	4dbac <fputs@plt+0x3ca38>
   4d9a4:	ldr	r9, [sp, #100]	; 0x64
   4d9a8:	ldr	sl, [sp, #88]	; 0x58
   4d9ac:	movw	r0, #63093	; 0xf675
   4d9b0:	bl	3693c <fputs@plt+0x257c8>
   4d9b4:	str	r0, [sp, #120]	; 0x78
   4d9b8:	b	4d240 <fputs@plt+0x3c0cc>
   4d9bc:	mov	r1, r8
   4d9c0:	add	r0, sp, #168	; 0xa8
   4d9c4:	bl	1777c <fputs@plt+0x6608>
   4d9c8:	add	r0, r0, #2
   4d9cc:	ldr	r3, [r7]
   4d9d0:	add	r3, r3, r0
   4d9d4:	str	r3, [r7]
   4d9d8:	ldr	r3, [sp, #32]
   4d9dc:	str	r6, [r3]
   4d9e0:	cmp	sl, r4
   4d9e4:	bge	4da60 <fputs@plt+0x3c8ec>
   4d9e8:	ldr	r3, [sp, #24]
   4d9ec:	ldr	r2, [sp, #28]
   4d9f0:	cmp	r3, r2
   4d9f4:	bgt	4da1c <fputs@plt+0x3c8a8>
   4d9f8:	ldr	r3, [sp, #48]	; 0x30
   4d9fc:	str	r3, [sp, #24]
   4da00:	ldr	r3, [sp, #36]	; 0x24
   4da04:	cmp	r3, #5
   4da08:	bgt	4d9a4 <fputs@plt+0x3c830>
   4da0c:	mov	r3, #0
   4da10:	str	r3, [r5]
   4da14:	ldr	r3, [sp, #168]	; 0xa8
   4da18:	str	r3, [r9, #4]
   4da1c:	ldr	r8, [r9]
   4da20:	sub	r6, r8, #1
   4da24:	mov	r1, r6
   4da28:	add	r0, sp, #168	; 0xa8
   4da2c:	bl	1777c <fputs@plt+0x6608>
   4da30:	add	r0, r0, #2
   4da34:	mov	r7, r5
   4da38:	ldr	r4, [r5, #-4]
   4da3c:	sub	r4, r4, r0
   4da40:	str	r4, [r5, #-4]
   4da44:	cmp	fp, #0
   4da48:	bne	4d9cc <fputs@plt+0x3c858>
   4da4c:	ldr	r3, [sp, #168]	; 0xa8
   4da50:	cmp	r8, r3
   4da54:	movge	r0, fp
   4da58:	bge	4d9cc <fputs@plt+0x3c858>
   4da5c:	b	4d9bc <fputs@plt+0x3c848>
   4da60:	mov	r7, r9
   4da64:	ldr	r4, [r9]
   4da68:	ldr	r3, [sp, #168]	; 0xa8
   4da6c:	cmp	r4, r3
   4da70:	bge	4dbe4 <fputs@plt+0x3ca70>
   4da74:	mov	r6, r5
   4da78:	mov	r8, fp
   4da7c:	b	4da98 <fputs@plt+0x3c924>
   4da80:	ldr	r3, [r6]
   4da84:	sub	r3, r3, r0
   4da88:	str	r3, [r6]
   4da8c:	ldr	r3, [sp, #168]	; 0xa8
   4da90:	cmp	r4, r3
   4da94:	bge	4daf0 <fputs@plt+0x3c97c>
   4da98:	mov	r1, r4
   4da9c:	add	r0, sp, #168	; 0xa8
   4daa0:	bl	1777c <fputs@plt+0x6608>
   4daa4:	add	r0, r0, #2
   4daa8:	ldr	r3, [r5, #-4]
   4daac:	add	r3, r0, r3
   4dab0:	cmp	sl, r3
   4dab4:	blt	4db5c <fputs@plt+0x3c9e8>
   4dab8:	str	r3, [r6, #-4]
   4dabc:	add	r4, r4, #1
   4dac0:	str	r4, [r7]
   4dac4:	cmp	fp, #0
   4dac8:	bne	4da80 <fputs@plt+0x3c90c>
   4dacc:	ldr	r3, [sp, #168]	; 0xa8
   4dad0:	cmp	r4, r3
   4dad4:	movge	r0, r8
   4dad8:	bge	4da80 <fputs@plt+0x3c90c>
   4dadc:	mov	r1, r4
   4dae0:	add	r0, sp, #168	; 0xa8
   4dae4:	bl	1777c <fputs@plt+0x6608>
   4dae8:	add	r0, r0, #2
   4daec:	b	4da80 <fputs@plt+0x3c90c>
   4daf0:	ldr	r9, [sp, #100]	; 0x64
   4daf4:	ldr	fp, [sp, #108]	; 0x6c
   4daf8:	ldr	r8, [sp, #112]	; 0x70
   4dafc:	ldr	sl, [sp, #88]	; 0x58
   4db00:	ldr	r3, [sp, #36]	; 0x24
   4db04:	sub	r3, r3, #1
   4db08:	str	r3, [sp, #24]
   4db0c:	ldr	r2, [sp, #24]
   4db10:	sub	r3, r2, #1
   4db14:	cmp	r3, #0
   4db18:	ble	4dd38 <fputs@plt+0x3cbc4>
   4db1c:	str	r3, [sp, #28]
   4db20:	sub	r3, r2, #-1073741823	; 0xc0000001
   4db24:	lsl	r3, r3, #2
   4db28:	add	r2, sp, #244	; 0xf4
   4db2c:	add	r2, r2, r3
   4db30:	add	r1, sp, #344	; 0x158
   4db34:	add	r3, r1, r3
   4db38:	sub	r3, r3, #144	; 0x90
   4db3c:	str	r9, [sp, #32]
   4db40:	ldr	r9, [sp, #84]	; 0x54
   4db44:	str	fp, [sp, #48]	; 0x30
   4db48:	str	r8, [sp, #76]	; 0x4c
   4db4c:	mov	r8, r3
   4db50:	str	sl, [sp, #36]	; 0x24
   4db54:	mov	sl, r2
   4db58:	b	4dcc8 <fputs@plt+0x3cb54>
   4db5c:	ldr	r3, [sp, #168]	; 0xa8
   4db60:	cmp	r3, r4
   4db64:	ble	4dbd0 <fputs@plt+0x3ca5c>
   4db68:	ldr	r3, [sp, #76]	; 0x4c
   4db6c:	cmp	r3, #0
   4db70:	ldrgt	r3, [r7, #-4]
   4db74:	ldrle	r3, [sp, #40]	; 0x28
   4db78:	cmp	r3, r4
   4db7c:	bge	4dbf8 <fputs@plt+0x3ca84>
   4db80:	ldr	r3, [sp, #28]
   4db84:	add	r3, r3, #1
   4db88:	str	r3, [sp, #28]
   4db8c:	add	r9, r9, #4
   4db90:	ldr	r2, [sp, #36]	; 0x24
   4db94:	add	r3, r2, #1
   4db98:	sub	r2, r2, #1
   4db9c:	ldr	r1, [sp, #24]
   4dba0:	cmp	r1, r2
   4dba4:	ble	4dc10 <fputs@plt+0x3ca9c>
   4dba8:	str	r3, [sp, #36]	; 0x24
   4dbac:	ldr	r2, [sp, #36]	; 0x24
   4dbb0:	sub	r3, r2, #2
   4dbb4:	str	r3, [sp, #76]	; 0x4c
   4dbb8:	ldr	r3, [r5], #4
   4dbbc:	cmp	sl, r3
   4dbc0:	bge	4da60 <fputs@plt+0x3c8ec>
   4dbc4:	str	r2, [sp, #48]	; 0x30
   4dbc8:	str	r9, [sp, #32]
   4dbcc:	b	4d9e8 <fputs@plt+0x3c874>
   4dbd0:	ldr	r9, [sp, #100]	; 0x64
   4dbd4:	ldr	fp, [sp, #108]	; 0x6c
   4dbd8:	ldr	r8, [sp, #112]	; 0x70
   4dbdc:	ldr	sl, [sp, #88]	; 0x58
   4dbe0:	b	4db00 <fputs@plt+0x3c98c>
   4dbe4:	ldr	r9, [sp, #100]	; 0x64
   4dbe8:	ldr	fp, [sp, #108]	; 0x6c
   4dbec:	ldr	r8, [sp, #112]	; 0x70
   4dbf0:	ldr	sl, [sp, #88]	; 0x58
   4dbf4:	b	4db00 <fputs@plt+0x3c98c>
   4dbf8:	ldr	r9, [sp, #100]	; 0x64
   4dbfc:	ldr	sl, [sp, #88]	; 0x58
   4dc00:	movw	r0, #63126	; 0xf696
   4dc04:	bl	3693c <fputs@plt+0x257c8>
   4dc08:	str	r0, [sp, #120]	; 0x78
   4dc0c:	b	4d240 <fputs@plt+0x3c0cc>
   4dc10:	ldr	r9, [sp, #100]	; 0x64
   4dc14:	ldr	fp, [sp, #108]	; 0x6c
   4dc18:	ldr	r8, [sp, #112]	; 0x70
   4dc1c:	ldr	sl, [sp, #88]	; 0x58
   4dc20:	b	4db0c <fputs@plt+0x3c998>
   4dc24:	ldr	r2, [sp, #180]	; 0xb4
   4dc28:	ldrh	r3, [r2, r5]
   4dc2c:	add	r3, r3, #2
   4dc30:	add	r6, r6, r3
   4dc34:	lsl	r3, r4, #1
   4dc38:	ldrh	r3, [r2, r3]
   4dc3c:	add	r3, r3, #2
   4dc40:	sub	r7, r7, r3
   4dc44:	str	r4, [r8, #4]
   4dc48:	sub	r5, r5, #2
   4dc4c:	subs	r4, r4, #1
   4dc50:	bmi	4dc98 <fputs@plt+0x3cb24>
   4dc54:	mov	r1, r4
   4dc58:	add	r0, sp, #168	; 0xa8
   4dc5c:	bl	1777c <fputs@plt+0x6608>
   4dc60:	cmp	r6, #0
   4dc64:	beq	4dc24 <fputs@plt+0x3cab0>
   4dc68:	cmp	r9, #0
   4dc6c:	bne	4dc98 <fputs@plt+0x3cb24>
   4dc70:	ldr	r3, [sp, #180]	; 0xb4
   4dc74:	ldrh	r2, [r3, r5]
   4dc78:	add	r2, r2, r6
   4dc7c:	add	r2, r2, #1
   4dc80:	lsl	r1, r4, #1
   4dc84:	ldrh	r3, [r3, r1]
   4dc88:	add	r3, r3, #2
   4dc8c:	sub	r3, r7, r3
   4dc90:	cmp	r2, r3
   4dc94:	blt	4dc24 <fputs@plt+0x3cab0>
   4dc98:	str	r6, [fp, #4]
   4dc9c:	str	r7, [fp]
   4dca0:	ldr	r3, [r8, #4]
   4dca4:	ldr	r2, [sp, #28]
   4dca8:	cmp	r2, #1
   4dcac:	ble	4dd10 <fputs@plt+0x3cb9c>
   4dcb0:	ldr	r2, [r8]
   4dcb4:	cmp	r3, r2
   4dcb8:	ble	4dcf8 <fputs@plt+0x3cb84>
   4dcbc:	ldr	r3, [sp, #28]
   4dcc0:	sub	r3, r3, #1
   4dcc4:	str	r3, [sp, #28]
   4dcc8:	ldr	r6, [sl], #-4
   4dccc:	mov	fp, sl
   4dcd0:	ldr	r7, [sl]
   4dcd4:	ldr	r5, [r8], #-4
   4dcd8:	sub	r4, r5, #1
   4dcdc:	ldr	r3, [sp, #72]	; 0x48
   4dce0:	sub	r5, r5, r3
   4dce4:	mov	r1, r5
   4dce8:	add	r0, sp, #168	; 0xa8
   4dcec:	bl	1777c <fputs@plt+0x6608>
   4dcf0:	lsl	r5, r5, #1
   4dcf4:	b	4dc54 <fputs@plt+0x3cae0>
   4dcf8:	ldr	r9, [sp, #32]
   4dcfc:	ldr	sl, [sp, #36]	; 0x24
   4dd00:	movw	r0, #63168	; 0xf6c0
   4dd04:	bl	3693c <fputs@plt+0x257c8>
   4dd08:	str	r0, [sp, #120]	; 0x78
   4dd0c:	b	4d240 <fputs@plt+0x3c0cc>
   4dd10:	cmp	r3, #0
   4dd14:	ble	4dd80 <fputs@plt+0x3cc0c>
   4dd18:	ldr	r3, [sp, #28]
   4dd1c:	subs	r3, r3, #1
   4dd20:	str	r3, [sp, #28]
   4dd24:	bne	4dcc8 <fputs@plt+0x3cb54>
   4dd28:	ldr	r9, [sp, #32]
   4dd2c:	ldr	fp, [sp, #48]	; 0x30
   4dd30:	ldr	r8, [sp, #76]	; 0x4c
   4dd34:	ldr	sl, [sp, #36]	; 0x24
   4dd38:	ldr	r3, [sp, #156]	; 0x9c
   4dd3c:	ldr	r3, [r3, #56]	; 0x38
   4dd40:	ldrb	r7, [r3]
   4dd44:	ldr	r3, [sp, #24]
   4dd48:	cmp	r3, #0
   4dd4c:	ble	4e944 <fputs@plt+0x3d7d0>
   4dd50:	mov	r4, #0
   4dd54:	mov	r5, r4
   4dd58:	str	r9, [sp, #28]
   4dd5c:	ldr	r9, [sp, #116]	; 0x74
   4dd60:	str	r7, [sp, #36]	; 0x24
   4dd64:	str	r7, [sp, #24]
   4dd68:	ldr	r6, [sp, #84]	; 0x54
   4dd6c:	str	r8, [sp, #48]	; 0x30
   4dd70:	ldr	r8, [sp, #60]	; 0x3c
   4dd74:	str	sl, [sp, #32]
   4dd78:	mov	sl, r3
   4dd7c:	b	4ddc8 <fputs@plt+0x3cc54>
   4dd80:	ldr	r9, [sp, #32]
   4dd84:	ldr	sl, [sp, #36]	; 0x24
   4dd88:	b	4dd00 <fputs@plt+0x3cb8c>
   4dd8c:	add	r2, sp, #156	; 0x9c
   4dd90:	ldr	r3, [r2, r4, lsl #2]
   4dd94:	add	r1, sp, #184	; 0xb8
   4dd98:	str	r3, [r1, r4, lsl #2]
   4dd9c:	str	r3, [sp, #304]	; 0x130
   4dda0:	str	r5, [r2, r4, lsl #2]
   4dda4:	ldr	r0, [r3, #72]	; 0x48
   4dda8:	bl	465b0 <fputs@plt+0x3543c>
   4ddac:	str	r0, [sp, #120]	; 0x78
   4ddb0:	add	r7, r4, #1
   4ddb4:	cmp	r0, #0
   4ddb8:	bne	4de68 <fputs@plt+0x3ccf4>
   4ddbc:	add	r4, r4, #1
   4ddc0:	cmp	r7, sl
   4ddc4:	bge	4de78 <fputs@plt+0x3cd04>
   4ddc8:	cmp	r9, r4
   4ddcc:	bgt	4dd8c <fputs@plt+0x3cc18>
   4ddd0:	cmp	r6, #0
   4ddd4:	ldreq	r3, [sp, #124]	; 0x7c
   4ddd8:	movne	r3, #1
   4dddc:	str	r5, [sp]
   4dde0:	add	r2, sp, #124	; 0x7c
   4dde4:	add	r1, sp, #304	; 0x130
   4dde8:	mov	r0, r8
   4ddec:	bl	4b3c4 <fputs@plt+0x3a250>
   4ddf0:	str	r0, [sp, #120]	; 0x78
   4ddf4:	cmp	r0, #0
   4ddf8:	bne	4df48 <fputs@plt+0x3cdd4>
   4ddfc:	ldr	r1, [sp, #24]
   4de00:	ldr	r0, [sp, #304]	; 0x130
   4de04:	bl	36a5c <fputs@plt+0x258e8>
   4de08:	ldr	r2, [sp, #304]	; 0x130
   4de0c:	add	r3, sp, #184	; 0xb8
   4de10:	str	r2, [r3, r4, lsl #2]
   4de14:	add	r7, r4, #1
   4de18:	add	r3, sp, #224	; 0xe0
   4de1c:	ldr	r1, [sp, #168]	; 0xa8
   4de20:	str	r1, [r3, r4, lsl #2]
   4de24:	ldrb	r3, [r8, #17]
   4de28:	cmp	r3, #0
   4de2c:	beq	4ddbc <fputs@plt+0x3cc48>
   4de30:	ldr	r3, [fp, #84]	; 0x54
   4de34:	ldr	r1, [r2, #84]	; 0x54
   4de38:	add	r2, sp, #120	; 0x78
   4de3c:	str	r2, [sp]
   4de40:	mov	r2, #5
   4de44:	mov	r0, r8
   4de48:	bl	4bb80 <fputs@plt+0x3aa0c>
   4de4c:	ldr	r3, [sp, #120]	; 0x78
   4de50:	cmp	r3, #0
   4de54:	beq	4ddbc <fputs@plt+0x3cc48>
   4de58:	ldr	r9, [sp, #28]
   4de5c:	str	r7, [sp, #24]
   4de60:	ldr	sl, [sp, #32]
   4de64:	b	4df54 <fputs@plt+0x3cde0>
   4de68:	ldr	r9, [sp, #28]
   4de6c:	str	r7, [sp, #24]
   4de70:	ldr	sl, [sp, #32]
   4de74:	b	4df54 <fputs@plt+0x3cde0>
   4de78:	ldr	r9, [sp, #28]
   4de7c:	str	r7, [sp, #24]
   4de80:	ldr	r7, [sp, #36]	; 0x24
   4de84:	ldr	r8, [sp, #48]	; 0x30
   4de88:	ldr	sl, [sp, #32]
   4de8c:	ldr	r3, [sp, #184]	; 0xb8
   4de90:	ldr	r2, [r3, #84]	; 0x54
   4de94:	str	r2, [sp, #264]	; 0x108
   4de98:	str	r2, [sp, #284]	; 0x11c
   4de9c:	ldr	r3, [r3, #72]	; 0x48
   4dea0:	ldrh	r3, [r3, #24]
   4dea4:	strh	r3, [sp, #144]	; 0x90
   4dea8:	add	r4, sp, #188	; 0xbc
   4deac:	add	r5, sp, #146	; 0x92
   4deb0:	ldr	r3, [sp, #24]
   4deb4:	str	r3, [sp, #32]
   4deb8:	add	r6, sp, #288	; 0x120
   4debc:	add	r3, sp, #268	; 0x10c
   4dec0:	str	r3, [sp, #28]
   4dec4:	mov	ip, #1
   4dec8:	mov	lr, ip
   4decc:	ldr	r3, [sp, #32]
   4ded0:	cmp	ip, r3
   4ded4:	beq	4df68 <fputs@plt+0x3cdf4>
   4ded8:	ldr	r3, [r4], #4
   4dedc:	ldr	r0, [r3, #84]	; 0x54
   4dee0:	ldr	r2, [sp, #28]
   4dee4:	str	r0, [r2], #4
   4dee8:	str	r2, [sp, #28]
   4deec:	str	r0, [r6], #4
   4def0:	ldr	r3, [r3, #72]	; 0x48
   4def4:	ldrh	r3, [r3, #24]
   4def8:	strh	r3, [r5], #2
   4defc:	cmp	ip, #0
   4df00:	ble	4df60 <fputs@plt+0x3cdec>
   4df04:	ldr	r3, [sp, #264]	; 0x108
   4df08:	cmp	r0, r3
   4df0c:	beq	4df30 <fputs@plt+0x3cdbc>
   4df10:	add	r2, sp, #268	; 0x10c
   4df14:	ldr	r3, [sp, #40]	; 0x28
   4df18:	add	r3, r3, #1
   4df1c:	cmp	r3, lr
   4df20:	beq	4df60 <fputs@plt+0x3cdec>
   4df24:	ldr	r1, [r2], #4
   4df28:	cmp	r0, r1
   4df2c:	bne	4df18 <fputs@plt+0x3cda4>
   4df30:	movw	r0, #63242	; 0xf70a
   4df34:	bl	3693c <fputs@plt+0x257c8>
   4df38:	str	r0, [sp, #120]	; 0x78
   4df3c:	ldr	r3, [sp, #24]
   4df40:	str	r3, [sp, #40]	; 0x28
   4df44:	b	4d240 <fputs@plt+0x3c0cc>
   4df48:	ldr	r9, [sp, #28]
   4df4c:	str	r4, [sp, #24]
   4df50:	ldr	sl, [sp, #32]
   4df54:	ldr	r3, [sp, #24]
   4df58:	str	r3, [sp, #40]	; 0x28
   4df5c:	b	4d240 <fputs@plt+0x3c0cc>
   4df60:	add	ip, ip, #1
   4df64:	b	4dec8 <fputs@plt+0x3cd54>
   4df68:	ldr	r6, [sp, #40]	; 0x28
   4df6c:	b	4dfd8 <fputs@plt+0x3ce64>
   4df70:	add	r3, sp, #344	; 0x158
   4df74:	add	r3, r3, r4, lsl #2
   4df78:	ldr	r3, [r3, #-160]	; 0xffffff60
   4df7c:	ldr	r0, [r3, #72]	; 0x48
   4df80:	ldr	r3, [sp, #60]	; 0x3c
   4df84:	ldr	r1, [r3, #44]	; 0x2c
   4df88:	add	r1, r1, #1
   4df8c:	mov	r3, #0
   4df90:	strh	r3, [r0, #24]
   4df94:	add	r1, r1, r4
   4df98:	bl	1634c <fputs@plt+0x51d8>
   4df9c:	add	r3, sp, #184	; 0xb8
   4dfa0:	ldr	r5, [r3, r6, lsl #2]
   4dfa4:	ldr	r0, [r5, #72]	; 0x48
   4dfa8:	add	r3, sp, #344	; 0x158
   4dfac:	add	r4, r3, r4, lsl #1
   4dfb0:	ldrh	r3, [r4, #-200]	; 0xffffff38
   4dfb4:	strh	r3, [r0, #24]
   4dfb8:	ldr	r1, [sp, #124]	; 0x7c
   4dfbc:	bl	1634c <fputs@plt+0x51d8>
   4dfc0:	ldr	r3, [sp, #124]	; 0x7c
   4dfc4:	str	r3, [r5, #84]	; 0x54
   4dfc8:	add	r6, r6, #1
   4dfcc:	ldr	r3, [sp, #24]
   4dfd0:	cmp	r6, r3
   4dfd4:	beq	4e044 <fputs@plt+0x3ced0>
   4dfd8:	ldr	r3, [sp, #24]
   4dfdc:	cmp	r3, #1
   4dfe0:	ldrle	r4, [sp, #40]	; 0x28
   4dfe4:	ble	4e01c <fputs@plt+0x3cea8>
   4dfe8:	add	r2, sp, #288	; 0x120
   4dfec:	ldr	r4, [sp, #40]	; 0x28
   4dff0:	mov	r3, #1
   4dff4:	ldr	r0, [r2], #4
   4dff8:	add	r1, sp, #344	; 0x158
   4dffc:	add	r1, r1, r4, lsl #2
   4e000:	ldr	r1, [r1, #-60]	; 0xffffffc4
   4e004:	cmp	r0, r1
   4e008:	movcc	r4, r3
   4e00c:	add	r3, r3, #1
   4e010:	ldr	r1, [sp, #24]
   4e014:	cmp	r3, r1
   4e018:	bne	4dff4 <fputs@plt+0x3ce80>
   4e01c:	add	r3, sp, #344	; 0x158
   4e020:	add	r3, r3, r4, lsl #2
   4e024:	ldr	r2, [r3, #-60]	; 0xffffffc4
   4e028:	str	r2, [sp, #124]	; 0x7c
   4e02c:	mvn	r2, #0
   4e030:	str	r2, [r3, #-60]	; 0xffffffc4
   4e034:	cmp	r4, r6
   4e038:	beq	4dfc8 <fputs@plt+0x3ce54>
   4e03c:	ble	4df9c <fputs@plt+0x3ce28>
   4e040:	b	4df70 <fputs@plt+0x3cdfc>
   4e044:	ldr	r1, [sp, #24]
   4e048:	sub	r3, r1, #1
   4e04c:	str	r3, [sp, #92]	; 0x5c
   4e050:	add	r2, sp, #344	; 0x158
   4e054:	add	r3, r2, r3, lsl #2
   4e058:	ldr	r2, [r3, #-160]	; 0xffffff60
   4e05c:	ldr	r3, [r2, #84]	; 0x54
   4e060:	rev	r3, r3
   4e064:	ldr	r0, [sp, #68]	; 0x44
   4e068:	str	r3, [r0]
   4e06c:	eor	r3, r7, #8
   4e070:	ubfx	r3, r3, #3, #1
   4e074:	ldr	r0, [sp, #116]	; 0x74
   4e078:	cmp	r0, r1
   4e07c:	moveq	r3, #0
   4e080:	andne	r3, r3, #1
   4e084:	cmp	r3, #0
   4e088:	bne	4e0e0 <fputs@plt+0x3cf6c>
   4e08c:	ldr	r1, [sp, #60]	; 0x3c
   4e090:	ldrb	r3, [r1, #17]
   4e094:	cmp	r3, #0
   4e098:	beq	4e270 <fputs@plt+0x3d0fc>
   4e09c:	ldr	r5, [sp, #184]	; 0xb8
   4e0a0:	ldr	r3, [r5, #56]	; 0x38
   4e0a4:	str	r3, [sp, #36]	; 0x24
   4e0a8:	ldrh	r3, [r5, #18]
   4e0ac:	ldrb	r2, [r5, #1]
   4e0b0:	add	r3, r3, r2
   4e0b4:	str	r3, [sp, #28]
   4e0b8:	ldr	r3, [r1, #36]	; 0x24
   4e0bc:	str	r3, [sp, #48]	; 0x30
   4e0c0:	ldr	r3, [sp, #168]	; 0xa8
   4e0c4:	cmp	r3, #0
   4e0c8:	ble	4e270 <fputs@plt+0x3d0fc>
   4e0cc:	ldr	r3, [sp, #40]	; 0x28
   4e0d0:	str	r3, [sp, #32]
   4e0d4:	mov	r6, r3
   4e0d8:	mov	r7, r3
   4e0dc:	b	4e1c8 <fputs@plt+0x3d054>
   4e0e0:	mov	r3, r0
   4e0e4:	cmp	r0, r1
   4e0e8:	addge	r3, sp, #152	; 0x98
   4e0ec:	addlt	r3, sp, #180	; 0xb4
   4e0f0:	ldr	r2, [r2, #56]	; 0x38
   4e0f4:	ldr	r1, [sp, #64]	; 0x40
   4e0f8:	add	r3, r3, r1
   4e0fc:	ldr	r3, [r3, #4]
   4e100:	ldr	r3, [r3, #56]	; 0x38
   4e104:	ldr	r3, [r3, #8]
   4e108:	str	r3, [r2, #8]
   4e10c:	b	4e08c <fputs@plt+0x3cf18>
   4e110:	ldr	r3, [sp, #40]	; 0x28
   4e114:	str	r3, [sp, #24]
   4e118:	add	r3, sp, #152	; 0x98
   4e11c:	b	4e0f0 <fputs@plt+0x3cf7c>
   4e120:	add	r6, r6, #1
   4e124:	ldr	r3, [sp, #24]
   4e128:	cmp	r6, r3
   4e12c:	add	r3, sp, #344	; 0x158
   4e130:	add	r3, r3, r6, lsl #2
   4e134:	ldrlt	r2, [r3, #-160]	; 0xffffff60
   4e138:	ldrge	r2, [r3, #-188]	; 0xffffff44
   4e13c:	ldrh	r3, [r2, #18]
   4e140:	ldrb	r1, [r2, #1]
   4e144:	add	r3, r3, r1
   4e148:	add	r3, r3, r8
   4e14c:	ldr	r1, [sp, #28]
   4e150:	add	r3, r1, r3
   4e154:	str	r3, [sp, #28]
   4e158:	ldr	r3, [r2, #56]	; 0x38
   4e15c:	str	r3, [sp, #36]	; 0x24
   4e160:	b	4e1dc <fputs@plt+0x3d068>
   4e164:	add	r3, r2, #1
   4e168:	str	r3, [sp, #32]
   4e16c:	add	r2, sp, #344	; 0x158
   4e170:	add	r3, r2, r3, lsl #2
   4e174:	ldr	r5, [r3, #-160]	; 0xffffff60
   4e178:	ldr	r3, [sp, #72]	; 0x48
   4e17c:	cmp	r3, #0
   4e180:	bne	4e1f4 <fputs@plt+0x3d080>
   4e184:	b	4e1b8 <fputs@plt+0x3d044>
   4e188:	ldr	r3, [sp, #52]	; 0x34
   4e18c:	cmp	r3, #0
   4e190:	beq	4e238 <fputs@plt+0x3d0c4>
   4e194:	mov	r1, r7
   4e198:	add	r0, sp, #168	; 0xa8
   4e19c:	bl	1777c <fputs@plt+0x6608>
   4e1a0:	ldrh	r3, [r5, #12]
   4e1a4:	cmp	r3, r0
   4e1a8:	bcc	4e25c <fputs@plt+0x3d0e8>
   4e1ac:	ldr	r3, [sp, #120]	; 0x78
   4e1b0:	cmp	r3, #0
   4e1b4:	bne	4e8e8 <fputs@plt+0x3d774>
   4e1b8:	add	r7, r7, #1
   4e1bc:	ldr	r3, [sp, #168]	; 0xa8
   4e1c0:	cmp	r7, r3
   4e1c4:	bge	4e270 <fputs@plt+0x3d0fc>
   4e1c8:	ldr	r3, [sp, #176]	; 0xb0
   4e1cc:	ldr	r4, [r3, r7, lsl #2]
   4e1d0:	ldr	r3, [sp, #28]
   4e1d4:	cmp	r7, r3
   4e1d8:	beq	4e120 <fputs@plt+0x3cfac>
   4e1dc:	add	r3, sp, #344	; 0x158
   4e1e0:	ldr	r2, [sp, #32]
   4e1e4:	add	r3, r3, r2, lsl #2
   4e1e8:	ldr	r3, [r3, #-140]	; 0xffffff74
   4e1ec:	cmp	r3, r7
   4e1f0:	beq	4e164 <fputs@plt+0x3cff0>
   4e1f4:	ldr	r3, [sp, #24]
   4e1f8:	cmp	r6, r3
   4e1fc:	bge	4e188 <fputs@plt+0x3d014>
   4e200:	ldr	r2, [r5, #84]	; 0x54
   4e204:	add	r3, sp, #344	; 0x158
   4e208:	add	r3, r3, r6, lsl #2
   4e20c:	ldr	r3, [r3, #-80]	; 0xffffffb0
   4e210:	cmp	r2, r3
   4e214:	bne	4e188 <fputs@plt+0x3d014>
   4e218:	ldr	r3, [sp, #36]	; 0x24
   4e21c:	cmp	r3, r4
   4e220:	bhi	4e188 <fputs@plt+0x3d014>
   4e224:	ldr	r2, [sp, #48]	; 0x30
   4e228:	add	r3, r3, r2
   4e22c:	cmp	r4, r3
   4e230:	bcc	4e1b8 <fputs@plt+0x3d044>
   4e234:	b	4e188 <fputs@plt+0x3d014>
   4e238:	ldr	r1, [r4]
   4e23c:	add	r3, sp, #120	; 0x78
   4e240:	str	r3, [sp]
   4e244:	ldr	r3, [r5, #84]	; 0x54
   4e248:	mov	r2, #5
   4e24c:	rev	r1, r1
   4e250:	ldr	r0, [sp, #60]	; 0x3c
   4e254:	bl	4bb80 <fputs@plt+0x3aa0c>
   4e258:	b	4e194 <fputs@plt+0x3d020>
   4e25c:	add	r2, sp, #120	; 0x78
   4e260:	mov	r1, r4
   4e264:	mov	r0, r5
   4e268:	bl	4bc80 <fputs@plt+0x3ab0c>
   4e26c:	b	4e1ac <fputs@plt+0x3d038>
   4e270:	ldr	r3, [sp, #92]	; 0x5c
   4e274:	cmp	r3, #0
   4e278:	ble	4e3a8 <fputs@plt+0x3d234>
   4e27c:	ldr	r3, [sp, #24]
   4e280:	sub	r3, r3, #1
   4e284:	str	r3, [sp, #36]	; 0x24
   4e288:	ldr	r7, [sp, #40]	; 0x28
   4e28c:	str	r7, [sp, #28]
   4e290:	b	4e2f8 <fputs@plt+0x3d184>
   4e294:	ldr	r3, [r5, #56]	; 0x38
   4e298:	ldr	r2, [r4]
   4e29c:	str	r2, [r3, #8]
   4e2a0:	ldr	r3, [sp, #28]
   4e2a4:	add	r3, r3, r0
   4e2a8:	str	r3, [sp, #28]
   4e2ac:	add	r3, sp, #120	; 0x78
   4e2b0:	str	r3, [sp, #8]
   4e2b4:	ldr	r3, [r5, #84]	; 0x54
   4e2b8:	str	r3, [sp, #4]
   4e2bc:	str	r6, [sp]
   4e2c0:	mov	r3, r0
   4e2c4:	mov	r2, r4
   4e2c8:	ldr	r1, [sp, #44]	; 0x2c
   4e2cc:	ldr	r0, [sp, #32]
   4e2d0:	add	r1, r1, r0
   4e2d4:	mov	r0, fp
   4e2d8:	bl	4ca78 <fputs@plt+0x3b904>
   4e2dc:	ldr	r3, [sp, #120]	; 0x78
   4e2e0:	cmp	r3, #0
   4e2e4:	bne	4e8f4 <fputs@plt+0x3d780>
   4e2e8:	add	r7, r7, #1
   4e2ec:	ldr	r3, [sp, #36]	; 0x24
   4e2f0:	cmp	r7, r3
   4e2f4:	beq	4e3a8 <fputs@plt+0x3d234>
   4e2f8:	str	r7, [sp, #32]
   4e2fc:	add	r3, sp, #184	; 0xb8
   4e300:	ldr	r5, [r3, r7, lsl #2]
   4e304:	ldr	r2, [sp, #176]	; 0xb0
   4e308:	add	r3, sp, #204	; 0xcc
   4e30c:	ldr	r3, [r3, r7, lsl #2]
   4e310:	lsl	r1, r3, #2
   4e314:	ldr	r4, [r2, r3, lsl #2]
   4e318:	lsl	r3, r3, #1
   4e31c:	ldr	r0, [sp, #180]	; 0xb4
   4e320:	ldrh	r3, [r0, r3]
   4e324:	ldr	r0, [sp, #52]	; 0x34
   4e328:	add	r0, r3, r0
   4e32c:	ldr	ip, [sp, #20]
   4e330:	ldr	lr, [sp, #28]
   4e334:	add	r6, ip, lr
   4e338:	ldrb	ip, [r5, #4]
   4e33c:	cmp	ip, #0
   4e340:	beq	4e294 <fputs@plt+0x3d120>
   4e344:	ldr	ip, [sp, #72]	; 0x48
   4e348:	cmp	ip, #0
   4e34c:	beq	4e388 <fputs@plt+0x3d214>
   4e350:	add	r1, r2, r1
   4e354:	ldr	r3, [r5, #80]	; 0x50
   4e358:	add	r2, sp, #304	; 0x130
   4e35c:	ldr	r1, [r1, #-4]
   4e360:	mov	r0, r5
   4e364:	blx	r3
   4e368:	add	r3, sp, #304	; 0x130
   4e36c:	ldrd	r2, [r3]
   4e370:	add	r0, r6, #4
   4e374:	bl	15070 <fputs@plt+0x3efc>
   4e378:	add	r0, r0, #4
   4e37c:	mov	r4, r6
   4e380:	mov	r6, #0
   4e384:	b	4e2a0 <fputs@plt+0x3d12c>
   4e388:	sub	r4, r4, #4
   4e38c:	cmp	r3, #4
   4e390:	bne	4e2a0 <fputs@plt+0x3d12c>
   4e394:	ldr	r3, [fp, #76]	; 0x4c
   4e398:	mov	r1, r4
   4e39c:	mov	r0, fp
   4e3a0:	blx	r3
   4e3a4:	b	4e2a0 <fputs@plt+0x3d12c>
   4e3a8:	ldr	r2, [sp, #24]
   4e3ac:	rsb	r3, r2, #1
   4e3b0:	str	r3, [sp, #36]	; 0x24
   4e3b4:	cmp	r3, r2
   4e3b8:	bge	4e7f0 <fputs@plt+0x3d67c>
   4e3bc:	str	r9, [sp, #48]	; 0x30
   4e3c0:	str	fp, [sp, #100]	; 0x64
   4e3c4:	str	r8, [sp, #68]	; 0x44
   4e3c8:	str	sl, [sp, #72]	; 0x48
   4e3cc:	b	4e628 <fputs@plt+0x3d4b4>
   4e3d0:	sub	r3, r8, #1
   4e3d4:	add	r2, sp, #344	; 0x158
   4e3d8:	add	r3, r2, r3, lsl #2
   4e3dc:	ldr	r2, [r3, #-120]	; 0xffffff88
   4e3e0:	ldr	r3, [r3, #-140]	; 0xffffff74
   4e3e4:	cmp	r2, r3
   4e3e8:	bge	4e660 <fputs@plt+0x3d4ec>
   4e3ec:	b	4e610 <fputs@plt+0x3d49c>
   4e3f0:	ldr	r5, [sp, #204]	; 0xcc
   4e3f4:	ldr	r4, [sp, #184]	; 0xb8
   4e3f8:	ldr	r9, [r4, #56]	; 0x38
   4e3fc:	ldrb	r3, [r4, #5]
   4e400:	str	r3, [sp, #44]	; 0x2c
   4e404:	ldr	r3, [r4, #64]	; 0x40
   4e408:	add	r3, r3, r5, lsl #1
   4e40c:	str	r3, [sp, #32]
   4e410:	ldrh	r6, [r4, #18]
   4e414:	ldrb	sl, [r4, #1]
   4e418:	add	sl, sl, r6
   4e41c:	mov	fp, r5
   4e420:	mov	r7, r2
   4e424:	str	r2, [sp, #28]
   4e428:	cmp	fp, sl
   4e42c:	blt	4e4a8 <fputs@plt+0x3d334>
   4e430:	ldr	r3, [sp, #44]	; 0x2c
   4e434:	str	r3, [sp, #84]	; 0x54
   4e438:	add	r2, r3, #5
   4e43c:	add	r1, r9, r2
   4e440:	str	r1, [sp, #88]	; 0x58
   4e444:	add	r3, r3, #6
   4e448:	add	r1, r9, r3
   4e44c:	str	r1, [sp, #92]	; 0x5c
   4e450:	ldrb	r2, [r9, r2]
   4e454:	ldrb	r3, [r9, r3]
   4e458:	orr	r3, r3, r2, lsl #8
   4e45c:	sub	r3, r3, #1
   4e460:	uxth	r3, r3
   4e464:	add	r3, r3, #1
   4e468:	add	r3, r9, r3
   4e46c:	str	r3, [sp, #304]	; 0x130
   4e470:	ldr	r2, [sp, #32]
   4e474:	cmp	r2, r3
   4e478:	bhi	4e5ac <fputs@plt+0x3d438>
   4e47c:	ldr	r3, [sp, #28]
   4e480:	cmp	r7, r3
   4e484:	blt	4e4c4 <fputs@plt+0x3d350>
   4e488:	ldrb	r3, [r4, #1]
   4e48c:	cmp	r3, #0
   4e490:	beq	4e720 <fputs@plt+0x3d5ac>
   4e494:	add	r3, r4, #22
   4e498:	str	r3, [sp, #44]	; 0x2c
   4e49c:	ldr	sl, [sp, #40]	; 0x28
   4e4a0:	str	r8, [sp, #76]	; 0x4c
   4e4a4:	b	4e528 <fputs@plt+0x3d3b4>
   4e4a8:	add	r3, sp, #168	; 0xa8
   4e4ac:	sub	r2, sl, fp
   4e4b0:	mov	r1, fp
   4e4b4:	mov	r0, r4
   4e4b8:	bl	37150 <fputs@plt+0x25fdc>
   4e4bc:	sub	r6, r6, r0
   4e4c0:	b	4e430 <fputs@plt+0x3d2bc>
   4e4c4:	sub	sl, r3, r7
   4e4c8:	cmp	sl, r5
   4e4cc:	movge	sl, r5
   4e4d0:	ldr	fp, [r4, #64]	; 0x40
   4e4d4:	lsl	r2, r6, #1
   4e4d8:	mov	r1, fp
   4e4dc:	add	r0, fp, sl, lsl #1
   4e4e0:	bl	110b4 <memmove@plt>
   4e4e4:	add	r3, sp, #168	; 0xa8
   4e4e8:	str	r3, [sp, #8]
   4e4ec:	str	sl, [sp, #4]
   4e4f0:	str	r7, [sp]
   4e4f4:	mov	r3, fp
   4e4f8:	add	r2, sp, #304	; 0x130
   4e4fc:	ldr	r1, [sp, #32]
   4e500:	mov	r0, r4
   4e504:	bl	37550 <fputs@plt+0x263dc>
   4e508:	cmp	r0, #0
   4e50c:	bne	4e5ac <fputs@plt+0x3d438>
   4e510:	add	r6, r6, sl
   4e514:	b	4e488 <fputs@plt+0x3d314>
   4e518:	add	sl, sl, #1
   4e51c:	ldrb	r3, [r4, #1]
   4e520:	cmp	sl, r3
   4e524:	bge	4e71c <fputs@plt+0x3d5a8>
   4e528:	ldr	r2, [sp, #44]	; 0x2c
   4e52c:	ldrh	r3, [r2], #2
   4e530:	str	r2, [sp, #44]	; 0x2c
   4e534:	ldr	r2, [sp, #28]
   4e538:	add	r8, r3, r2
   4e53c:	sub	r3, r8, r7
   4e540:	mvn	r2, r3
   4e544:	lsr	r2, r2, #31
   4e548:	cmp	r3, r5
   4e54c:	movge	r2, #0
   4e550:	cmp	r2, #0
   4e554:	beq	4e518 <fputs@plt+0x3d3a4>
   4e558:	ldr	fp, [r4, #64]	; 0x40
   4e55c:	add	fp, fp, r3, lsl #1
   4e560:	sub	r3, r6, r3
   4e564:	lsl	r2, r3, #1
   4e568:	mov	r1, fp
   4e56c:	add	r0, fp, #2
   4e570:	bl	110b4 <memmove@plt>
   4e574:	add	r6, r6, #1
   4e578:	add	r3, sp, #168	; 0xa8
   4e57c:	str	r3, [sp, #8]
   4e580:	ldr	r3, [sp, #96]	; 0x60
   4e584:	str	r3, [sp, #4]
   4e588:	str	r8, [sp]
   4e58c:	mov	r3, fp
   4e590:	add	r2, sp, #304	; 0x130
   4e594:	ldr	r1, [sp, #32]
   4e598:	mov	r0, r4
   4e59c:	bl	37550 <fputs@plt+0x263dc>
   4e5a0:	cmp	r0, #0
   4e5a4:	beq	4e518 <fputs@plt+0x3d3a4>
   4e5a8:	ldr	r8, [sp, #76]	; 0x4c
   4e5ac:	cmp	r5, #0
   4e5b0:	lslgt	r6, r7, #1
   4e5b4:	addgt	sl, r5, r7
   4e5b8:	lslgt	sl, sl, #1
   4e5bc:	bgt	4e7b8 <fputs@plt+0x3d644>
   4e5c0:	ldr	r3, [sp, #180]	; 0xb4
   4e5c4:	add	r3, r3, r7, lsl #1
   4e5c8:	ldr	r2, [sp, #176]	; 0xb0
   4e5cc:	add	r2, r2, r7, lsl #2
   4e5d0:	mov	r1, r5
   4e5d4:	mov	r0, r4
   4e5d8:	bl	378ac <fputs@plt+0x26738>
   4e5dc:	str	r0, [sp, #120]	; 0x78
   4e5e0:	cmp	r0, #0
   4e5e4:	bne	4e900 <fputs@plt+0x3d78c>
   4e5e8:	add	r3, sp, #344	; 0x158
   4e5ec:	add	r3, r3, r8
   4e5f0:	mov	r2, #1
   4e5f4:	strb	r2, [r3, #-216]	; 0xffffff28
   4e5f8:	add	r3, sp, #344	; 0x158
   4e5fc:	add	r8, r3, r8, lsl #2
   4e600:	ldr	r3, [r8, #-100]	; 0xffffff9c
   4e604:	ldr	r2, [sp, #104]	; 0x68
   4e608:	sub	r3, r2, r3
   4e60c:	strh	r3, [r4, #16]
   4e610:	ldr	r3, [sp, #36]	; 0x24
   4e614:	add	r3, r3, #1
   4e618:	str	r3, [sp, #36]	; 0x24
   4e61c:	ldr	r2, [sp, #24]
   4e620:	cmp	r3, r2
   4e624:	beq	4e7e4 <fputs@plt+0x3d670>
   4e628:	ldr	r2, [sp, #36]	; 0x24
   4e62c:	mov	r8, r2
   4e630:	cmp	r2, #0
   4e634:	rsblt	r8, r2, #0
   4e638:	add	r3, sp, #344	; 0x158
   4e63c:	add	r3, r3, r8
   4e640:	ldrb	r3, [r3, #-216]	; 0xffffff28
   4e644:	cmp	r3, #0
   4e648:	bne	4e610 <fputs@plt+0x3d49c>
   4e64c:	cmp	r2, #0
   4e650:	blt	4e3d0 <fputs@plt+0x3d25c>
   4e654:	ldr	r2, [sp, #36]	; 0x24
   4e658:	cmp	r2, #0
   4e65c:	beq	4e3f0 <fputs@plt+0x3d27c>
   4e660:	ldr	r3, [sp, #116]	; 0x74
   4e664:	cmp	r3, r8
   4e668:	ldrle	r3, [sp, #168]	; 0xa8
   4e66c:	strle	r3, [sp, #28]
   4e670:	ble	4e68c <fputs@plt+0x3d518>
   4e674:	add	r3, sp, #344	; 0x158
   4e678:	add	r3, r3, r8, lsl #2
   4e67c:	ldr	r3, [r3, #-124]	; 0xffffff84
   4e680:	ldr	r2, [sp, #68]	; 0x44
   4e684:	add	r3, r2, r3
   4e688:	str	r3, [sp, #28]
   4e68c:	add	r3, sp, #344	; 0x158
   4e690:	add	r3, r3, r8, lsl #2
   4e694:	ldr	r7, [r3, #-144]	; 0xffffff70
   4e698:	ldr	r3, [sp, #68]	; 0x44
   4e69c:	add	r7, r3, r7
   4e6a0:	add	r3, sp, #344	; 0x158
   4e6a4:	add	r3, r3, r8, lsl #2
   4e6a8:	ldr	fp, [r3, #-140]	; 0xffffff74
   4e6ac:	sub	r5, fp, r7
   4e6b0:	ldr	r4, [r3, #-160]	; 0xffffff60
   4e6b4:	ldr	r9, [r4, #56]	; 0x38
   4e6b8:	ldrb	r3, [r4, #5]
   4e6bc:	str	r3, [sp, #44]	; 0x2c
   4e6c0:	ldr	r3, [r4, #64]	; 0x40
   4e6c4:	add	r3, r3, r5, lsl #1
   4e6c8:	str	r3, [sp, #32]
   4e6cc:	ldrh	r6, [r4, #18]
   4e6d0:	ldr	r1, [sp, #28]
   4e6d4:	add	sl, r1, r6
   4e6d8:	ldrb	r3, [r4, #1]
   4e6dc:	add	sl, sl, r3
   4e6e0:	cmp	r7, r1
   4e6e4:	ble	4e428 <fputs@plt+0x3d2b4>
   4e6e8:	add	r3, sp, #168	; 0xa8
   4e6ec:	sub	r2, r7, r1
   4e6f0:	mov	r0, r4
   4e6f4:	bl	37150 <fputs@plt+0x25fdc>
   4e6f8:	mov	r3, r0
   4e6fc:	ldr	r0, [r4, #64]	; 0x40
   4e700:	lsl	r2, r6, #1
   4e704:	str	r3, [sp, #76]	; 0x4c
   4e708:	add	r1, r0, r3, lsl #1
   4e70c:	bl	110b4 <memmove@plt>
   4e710:	ldr	r3, [sp, #76]	; 0x4c
   4e714:	sub	r6, r6, r3
   4e718:	b	4e428 <fputs@plt+0x3d2b4>
   4e71c:	ldr	r8, [sp, #76]	; 0x4c
   4e720:	ldr	r3, [r4, #64]	; 0x40
   4e724:	add	r2, sp, #168	; 0xa8
   4e728:	str	r2, [sp, #8]
   4e72c:	sub	r2, r5, r6
   4e730:	str	r2, [sp, #4]
   4e734:	add	r2, r7, r6
   4e738:	str	r2, [sp]
   4e73c:	add	r3, r3, r6, lsl #1
   4e740:	add	r2, sp, #304	; 0x130
   4e744:	ldr	r1, [sp, #32]
   4e748:	mov	r0, r4
   4e74c:	bl	37550 <fputs@plt+0x263dc>
   4e750:	cmp	r0, #0
   4e754:	bne	4e5ac <fputs@plt+0x3d438>
   4e758:	uxth	r5, r5
   4e75c:	strh	r5, [r4, #18]
   4e760:	mov	r2, #0
   4e764:	strb	r2, [r4, #1]
   4e768:	ldr	r3, [sp, #84]	; 0x54
   4e76c:	add	r3, r9, r3
   4e770:	lsr	r5, r5, #8
   4e774:	strb	r5, [r3, #3]
   4e778:	ldrh	r1, [r4, #18]
   4e77c:	strb	r1, [r3, #4]
   4e780:	ldr	r3, [sp, #304]	; 0x130
   4e784:	sub	r3, r3, r9
   4e788:	asr	r3, r3, #8
   4e78c:	ldr	r1, [sp, #88]	; 0x58
   4e790:	strb	r3, [r1]
   4e794:	ldr	r3, [sp, #304]	; 0x130
   4e798:	sub	r9, r3, r9
   4e79c:	ldr	r3, [sp, #92]	; 0x5c
   4e7a0:	strb	r9, [r3]
   4e7a4:	str	r2, [sp, #120]	; 0x78
   4e7a8:	b	4e5e8 <fputs@plt+0x3d474>
   4e7ac:	add	r6, r6, #2
   4e7b0:	cmp	sl, r6
   4e7b4:	beq	4e5c0 <fputs@plt+0x3d44c>
   4e7b8:	ldr	r9, [sp, #180]	; 0xb4
   4e7bc:	ldrh	r3, [r9, r6]
   4e7c0:	cmp	r3, #0
   4e7c4:	bne	4e7ac <fputs@plt+0x3d638>
   4e7c8:	ldr	r0, [sp, #172]	; 0xac
   4e7cc:	ldr	r3, [r0, #76]	; 0x4c
   4e7d0:	ldr	r2, [sp, #176]	; 0xb0
   4e7d4:	ldr	r1, [r2, r6, lsl #1]
   4e7d8:	blx	r3
   4e7dc:	strh	r0, [r9, r6]
   4e7e0:	b	4e7ac <fputs@plt+0x3d638>
   4e7e4:	ldr	r9, [sp, #48]	; 0x30
   4e7e8:	ldr	fp, [sp, #100]	; 0x64
   4e7ec:	ldr	sl, [sp, #72]	; 0x48
   4e7f0:	ldr	r3, [sp, #16]
   4e7f4:	cmp	r3, #1
   4e7f8:	bne	4e81c <fputs@plt+0x3d6a8>
   4e7fc:	ldrh	r3, [fp, #18]
   4e800:	cmp	r3, #0
   4e804:	bne	4e81c <fputs@plt+0x3d6a8>
   4e808:	ldr	r4, [sp, #184]	; 0xb8
   4e80c:	ldrb	r2, [fp, #5]
   4e810:	ldrh	r3, [r4, #16]
   4e814:	cmp	r2, r3
   4e818:	bls	4e84c <fputs@plt+0x3d6d8>
   4e81c:	ldr	r3, [sp, #60]	; 0x3c
   4e820:	ldrb	r2, [r3, #17]
   4e824:	ldr	r3, [sp, #52]	; 0x34
   4e828:	clz	r3, r3
   4e82c:	lsr	r3, r3, #5
   4e830:	cmp	r2, #0
   4e834:	moveq	r3, #0
   4e838:	cmp	r3, #0
   4e83c:	bne	4e878 <fputs@plt+0x3d704>
   4e840:	ldr	r4, [sp, #24]
   4e844:	add	r5, sp, #156	; 0x9c
   4e848:	b	4e8d0 <fputs@plt+0x3d75c>
   4e84c:	mov	r0, r4
   4e850:	bl	37658 <fputs@plt+0x264e4>
   4e854:	str	r0, [sp, #120]	; 0x78
   4e858:	add	r2, sp, #120	; 0x78
   4e85c:	mov	r1, fp
   4e860:	mov	r0, r4
   4e864:	bl	4be18 <fputs@plt+0x3aca4>
   4e868:	add	r1, sp, #120	; 0x78
   4e86c:	mov	r0, r4
   4e870:	bl	4ca40 <fputs@plt+0x3b8cc>
   4e874:	b	4e840 <fputs@plt+0x3d6cc>
   4e878:	add	r4, sp, #184	; 0xb8
   4e87c:	add	r5, sp, #120	; 0x78
   4e880:	mov	r6, #5
   4e884:	ldr	r7, [sp, #40]	; 0x28
   4e888:	ldr	r3, [sp, #24]
   4e88c:	cmp	r7, r3
   4e890:	bge	4e840 <fputs@plt+0x3d6cc>
   4e894:	ldr	r3, [r4], #4
   4e898:	ldr	r2, [r3, #56]	; 0x38
   4e89c:	ldr	r1, [r2, #8]
   4e8a0:	str	r5, [sp]
   4e8a4:	ldr	r3, [r3, #84]	; 0x54
   4e8a8:	mov	r2, r6
   4e8ac:	rev	r1, r1
   4e8b0:	ldr	r0, [sp, #60]	; 0x3c
   4e8b4:	bl	4bb80 <fputs@plt+0x3aa0c>
   4e8b8:	add	r7, r7, #1
   4e8bc:	b	4e888 <fputs@plt+0x3d714>
   4e8c0:	add	r1, sp, #120	; 0x78
   4e8c4:	ldr	r0, [r5, r4, lsl #2]
   4e8c8:	bl	4ca40 <fputs@plt+0x3b8cc>
   4e8cc:	add	r4, r4, #1
   4e8d0:	ldr	r3, [sp, #116]	; 0x74
   4e8d4:	cmp	r3, r4
   4e8d8:	bgt	4e8c0 <fputs@plt+0x3d74c>
   4e8dc:	ldr	r3, [sp, #24]
   4e8e0:	str	r3, [sp, #40]	; 0x28
   4e8e4:	b	4d240 <fputs@plt+0x3c0cc>
   4e8e8:	ldr	r3, [sp, #24]
   4e8ec:	str	r3, [sp, #40]	; 0x28
   4e8f0:	b	4d240 <fputs@plt+0x3c0cc>
   4e8f4:	ldr	r3, [sp, #24]
   4e8f8:	str	r3, [sp, #40]	; 0x28
   4e8fc:	b	4d240 <fputs@plt+0x3c0cc>
   4e900:	ldr	r9, [sp, #48]	; 0x30
   4e904:	ldr	sl, [sp, #72]	; 0x48
   4e908:	ldr	r3, [sp, #24]
   4e90c:	str	r3, [sp, #40]	; 0x28
   4e910:	b	4d240 <fputs@plt+0x3c0cc>
   4e914:	mov	r3, #7
   4e918:	str	r3, [sp, #16]
   4e91c:	b	4d294 <fputs@plt+0x3c120>
   4e920:	ldr	r3, [sp, #20]
   4e924:	str	r3, [sp, #56]	; 0x38
   4e928:	b	4d2ac <fputs@plt+0x3c138>
   4e92c:	mov	r7, r3
   4e930:	b	4d340 <fputs@plt+0x3c1cc>
   4e934:	mov	r7, #0
   4e938:	b	4d340 <fputs@plt+0x3c1cc>
   4e93c:	ldr	r7, [sp, #16]
   4e940:	b	4d340 <fputs@plt+0x3c1cc>
   4e944:	ldr	r2, [sp, #180]	; 0xb4
   4e948:	ldr	r3, [r2, #84]	; 0x54
   4e94c:	rev	r3, r3
   4e950:	ldr	r1, [sp, #68]	; 0x44
   4e954:	str	r3, [r1]
   4e958:	tst	r7, #8
   4e95c:	beq	4e110 <fputs@plt+0x3cf9c>
   4e960:	ldr	r3, [sp, #40]	; 0x28
   4e964:	str	r3, [sp, #24]
   4e968:	b	4e08c <fputs@plt+0x3cf18>
   4e96c:	mov	r3, #0
   4e970:	strb	r3, [r9, #1]
   4e974:	mov	r0, r9
   4e978:	bl	49718 <fputs@plt+0x385a4>
   4e97c:	ldrb	r3, [sl, #68]	; 0x44
   4e980:	sub	r3, r3, #1
   4e984:	strb	r3, [sl, #68]	; 0x44
   4e988:	ldr	r7, [sp, #52]	; 0x34
   4e98c:	b	4d340 <fputs@plt+0x3c1cc>
   4e990:	strd	r4, [sp, #-32]!	; 0xffffffe0
   4e994:	strd	r6, [sp, #8]
   4e998:	strd	r8, [sp, #16]
   4e99c:	str	sl, [sp, #24]
   4e9a0:	str	lr, [sp, #28]
   4e9a4:	sub	sp, sp, #24
   4e9a8:	mov	r7, r3
   4e9ac:	ldr	r3, [r0, #44]	; 0x2c
   4e9b0:	cmp	r1, r3
   4e9b4:	bhi	4ea10 <fputs@plt+0x3d89c>
   4e9b8:	mov	r6, r0
   4e9bc:	mov	r9, r2
   4e9c0:	mov	r3, #0
   4e9c4:	str	r3, [sp]
   4e9c8:	add	r2, sp, #20
   4e9cc:	bl	49910 <fputs@plt+0x3879c>
   4e9d0:	mov	r4, r0
   4e9d4:	str	r0, [sp, #16]
   4e9d8:	cmp	r0, #0
   4e9dc:	bne	4ea40 <fputs@plt+0x3d8cc>
   4e9e0:	ldr	r3, [sp, #20]
   4e9e4:	ldrb	r2, [r3, #8]
   4e9e8:	cmp	r2, #0
   4e9ec:	bne	4ea20 <fputs@plt+0x3d8ac>
   4e9f0:	mov	r2, #1
   4e9f4:	strb	r2, [r3, #8]
   4e9f8:	ldrb	sl, [r3, #5]
   4e9fc:	ldrh	r2, [r3, #18]
   4ea00:	cmp	r2, #0
   4ea04:	ble	4eae4 <fputs@plt+0x3d970>
   4ea08:	mov	r8, #1
   4ea0c:	b	4ea90 <fputs@plt+0x3d91c>
   4ea10:	movw	r0, #64249	; 0xfaf9
   4ea14:	bl	3693c <fputs@plt+0x257c8>
   4ea18:	mov	r4, r0
   4ea1c:	b	4ea40 <fputs@plt+0x3d8cc>
   4ea20:	movw	r0, #64254	; 0xfafe
   4ea24:	bl	3693c <fputs@plt+0x257c8>
   4ea28:	str	r0, [sp, #16]
   4ea2c:	ldr	r0, [sp, #20]
   4ea30:	mov	r3, #0
   4ea34:	strb	r3, [r0, #8]
   4ea38:	bl	49718 <fputs@plt+0x385a4>
   4ea3c:	ldr	r4, [sp, #16]
   4ea40:	mov	r0, r4
   4ea44:	add	sp, sp, #24
   4ea48:	ldrd	r4, [sp]
   4ea4c:	ldrd	r6, [sp, #8]
   4ea50:	ldrd	r8, [sp, #16]
   4ea54:	ldr	sl, [sp, #24]
   4ea58:	add	sp, sp, #28
   4ea5c:	pop	{pc}		; (ldr pc, [sp], #4)
   4ea60:	add	r2, sp, #14
   4ea64:	mov	r1, r5
   4ea68:	ldr	r0, [sp, #20]
   4ea6c:	bl	4c87c <fputs@plt+0x3b708>
   4ea70:	str	r0, [sp, #16]
   4ea74:	cmp	r0, #0
   4ea78:	bne	4ea2c <fputs@plt+0x3d8b8>
   4ea7c:	add	r4, r4, #1
   4ea80:	ldr	r3, [sp, #20]
   4ea84:	ldrh	r2, [r3, #18]
   4ea88:	cmp	r2, r4
   4ea8c:	ble	4eae4 <fputs@plt+0x3d970>
   4ea90:	ldr	r1, [r3, #64]	; 0x40
   4ea94:	lsl	r2, r4, #1
   4ea98:	ldrh	r2, [r1, r2]
   4ea9c:	rev16	r2, r2
   4eaa0:	ldrh	r5, [r3, #20]
   4eaa4:	and	r2, r2, r5
   4eaa8:	ldr	r5, [r3, #56]	; 0x38
   4eaac:	add	r5, r5, r2
   4eab0:	ldrb	r3, [r3, #4]
   4eab4:	cmp	r3, #0
   4eab8:	bne	4ea60 <fputs@plt+0x3d8ec>
   4eabc:	ldr	r1, [r5]
   4eac0:	mov	r3, r7
   4eac4:	mov	r2, r8
   4eac8:	rev	r1, r1
   4eacc:	mov	r0, r6
   4ead0:	bl	4e990 <fputs@plt+0x3d81c>
   4ead4:	str	r0, [sp, #16]
   4ead8:	cmp	r0, #0
   4eadc:	beq	4ea60 <fputs@plt+0x3d8ec>
   4eae0:	b	4ea2c <fputs@plt+0x3d8b8>
   4eae4:	ldrb	r1, [r3, #4]
   4eae8:	cmp	r1, #0
   4eaec:	beq	4eb1c <fputs@plt+0x3d9a8>
   4eaf0:	cmp	r7, #0
   4eaf4:	beq	4eb04 <fputs@plt+0x3d990>
   4eaf8:	ldr	r3, [r7]
   4eafc:	add	r2, r3, r2
   4eb00:	str	r2, [r7]
   4eb04:	cmp	r9, #0
   4eb08:	beq	4eb4c <fputs@plt+0x3d9d8>
   4eb0c:	add	r1, sp, #16
   4eb10:	ldr	r0, [sp, #20]
   4eb14:	bl	4ca40 <fputs@plt+0x3b8cc>
   4eb18:	b	4ea2c <fputs@plt+0x3d8b8>
   4eb1c:	ldr	r3, [r3, #56]	; 0x38
   4eb20:	add	r3, r3, sl
   4eb24:	ldr	r1, [r3, #8]
   4eb28:	mov	r3, r7
   4eb2c:	mov	r2, #1
   4eb30:	rev	r1, r1
   4eb34:	mov	r0, r6
   4eb38:	bl	4e990 <fputs@plt+0x3d81c>
   4eb3c:	str	r0, [sp, #16]
   4eb40:	cmp	r0, #0
   4eb44:	beq	4eb04 <fputs@plt+0x3d990>
   4eb48:	b	4ea2c <fputs@plt+0x3d8b8>
   4eb4c:	ldr	r3, [sp, #20]
   4eb50:	ldr	r0, [r3, #72]	; 0x48
   4eb54:	bl	465b0 <fputs@plt+0x3543c>
   4eb58:	str	r0, [sp, #16]
   4eb5c:	cmp	r0, #0
   4eb60:	bne	4ea2c <fputs@plt+0x3d8b8>
   4eb64:	ldr	r0, [sp, #20]
   4eb68:	ldr	r3, [r0, #56]	; 0x38
   4eb6c:	ldrb	r1, [r3, sl]
   4eb70:	orr	r1, r1, #8
   4eb74:	bl	36a5c <fputs@plt+0x258e8>
   4eb78:	b	4ea2c <fputs@plt+0x3d8b8>
   4eb7c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4eb80:	strd	r6, [sp, #8]
   4eb84:	strd	r8, [sp, #16]
   4eb88:	strd	sl, [sp, #24]
   4eb8c:	str	lr, [sp, #32]
   4eb90:	sub	sp, sp, #28
   4eb94:	mov	r5, r0
   4eb98:	mov	r4, r1
   4eb9c:	mov	r6, r2
   4eba0:	str	r3, [sp, #8]
   4eba4:	ldrsb	r3, [r0, #68]	; 0x44
   4eba8:	add	r3, r3, #30
   4ebac:	ldr	r9, [r0, r3, lsl #2]
   4ebb0:	ldr	fp, [r0, #4]
   4ebb4:	bl	1fa0c <fputs@plt+0xe898>
   4ebb8:	ldr	sl, [r5, #24]
   4ebbc:	ldrh	r7, [r5, #32]
   4ebc0:	ldr	r2, [r9, #56]	; 0x38
   4ebc4:	sub	r2, sl, r2
   4ebc8:	ldr	r3, [fp, #36]	; 0x24
   4ebcc:	sub	r3, r3, r7
   4ebd0:	cmp	r2, r3
   4ebd4:	bhi	4ec2c <fputs@plt+0x3dab8>
   4ebd8:	cmp	r7, r4
   4ebdc:	subls	r4, r4, r7
   4ebe0:	movls	r8, #0
   4ebe4:	bls	4ec7c <fputs@plt+0x3db08>
   4ebe8:	add	r3, r4, r6
   4ebec:	cmp	r7, r3
   4ebf0:	subcc	r7, r7, r4
   4ebf4:	movcs	r7, r6
   4ebf8:	add	r4, sl, r4
   4ebfc:	ldr	r3, [sp, #64]	; 0x40
   4ec00:	ands	r8, r3, #1
   4ec04:	beq	4ec58 <fputs@plt+0x3dae4>
   4ec08:	ldr	r0, [r9, #72]	; 0x48
   4ec0c:	bl	465b0 <fputs@plt+0x3543c>
   4ec10:	subs	r8, r0, #0
   4ec14:	bne	4ec68 <fputs@plt+0x3daf4>
   4ec18:	mov	r2, r7
   4ec1c:	ldr	r1, [sp, #8]
   4ec20:	mov	r0, r4
   4ec24:	bl	10fdc <memcpy@plt>
   4ec28:	b	4ec68 <fputs@plt+0x3daf4>
   4ec2c:	movw	r0, #60282	; 0xeb7a
   4ec30:	bl	3693c <fputs@plt+0x257c8>
   4ec34:	mov	r8, r0
   4ec38:	mov	r0, r8
   4ec3c:	add	sp, sp, #28
   4ec40:	ldrd	r4, [sp]
   4ec44:	ldrd	r6, [sp, #8]
   4ec48:	ldrd	r8, [sp, #16]
   4ec4c:	ldrd	sl, [sp, #24]
   4ec50:	add	sp, sp, #32
   4ec54:	pop	{pc}		; (ldr pc, [sp], #4)
   4ec58:	mov	r2, r7
   4ec5c:	mov	r1, r4
   4ec60:	ldr	r0, [sp, #8]
   4ec64:	bl	10fdc <memcpy@plt>
   4ec68:	ldr	r3, [sp, #8]
   4ec6c:	add	r3, r3, r7
   4ec70:	str	r3, [sp, #8]
   4ec74:	sub	r6, r6, r7
   4ec78:	mov	r4, #0
   4ec7c:	adds	r3, r6, #0
   4ec80:	movne	r3, #1
   4ec84:	cmp	r8, #0
   4ec88:	movne	r3, #0
   4ec8c:	cmp	r3, #0
   4ec90:	beq	4ec38 <fputs@plt+0x3dac4>
   4ec94:	ldr	r9, [fp, #36]	; 0x24
   4ec98:	sub	r9, r9, #4
   4ec9c:	ldrh	r2, [r5, #32]
   4eca0:	ldr	r3, [sl, r2]
   4eca4:	rev	r3, r3
   4eca8:	str	r3, [sp, #16]
   4ecac:	ldr	r3, [sp, #64]	; 0x40
   4ecb0:	cmp	r3, #2
   4ecb4:	beq	4ed4c <fputs@plt+0x3dbd8>
   4ecb8:	ldrb	r3, [r5, #64]	; 0x40
   4ecbc:	tst	r3, #4
   4ecc0:	bne	4ed00 <fputs@plt+0x3db8c>
   4ecc4:	ldr	r7, [r5, #28]
   4ecc8:	sub	r7, r7, #1
   4eccc:	add	r7, r7, r9
   4ecd0:	sub	r7, r7, r2
   4ecd4:	udiv	r7, r7, r9
   4ecd8:	ldr	r3, [r5, #56]	; 0x38
   4ecdc:	cmp	r3, r7
   4ece0:	blt	4ed24 <fputs@plt+0x3dbb0>
   4ece4:	lsl	r2, r7, #2
   4ece8:	mov	r1, #0
   4ecec:	ldr	r0, [r5, #12]
   4ecf0:	bl	10f40 <memset@plt>
   4ecf4:	ldrb	r3, [r5, #64]	; 0x40
   4ecf8:	orr	r3, r3, #4
   4ecfc:	strb	r3, [r5, #64]	; 0x40
   4ed00:	udiv	r7, r4, r9
   4ed04:	ldr	r3, [r5, #12]
   4ed08:	ldr	r3, [r3, r7, lsl #2]
   4ed0c:	cmp	r3, #0
   4ed10:	moveq	r8, #0
   4ed14:	bne	4ef14 <fputs@plt+0x3dda0>
   4ed18:	cmp	r8, #0
   4ed1c:	beq	4ed58 <fputs@plt+0x3dbe4>
   4ed20:	b	4ec38 <fputs@plt+0x3dac4>
   4ed24:	lsl	r2, r7, #3
   4ed28:	mov	r3, #0
   4ed2c:	ldr	r0, [r5, #12]
   4ed30:	bl	27de4 <fputs@plt+0x16c70>
   4ed34:	cmp	r0, #0
   4ed38:	beq	4eed4 <fputs@plt+0x3dd60>
   4ed3c:	lsl	r3, r7, #1
   4ed40:	str	r3, [r5, #56]	; 0x38
   4ed44:	str	r0, [r5, #12]
   4ed48:	b	4ece4 <fputs@plt+0x3db70>
   4ed4c:	ldrb	r3, [r5, #64]	; 0x40
   4ed50:	tst	r3, #4
   4ed54:	bne	4ed00 <fputs@plt+0x3db8c>
   4ed58:	ldr	r3, [sp, #16]
   4ed5c:	cmp	r3, #0
   4ed60:	beq	4ef04 <fputs@plt+0x3dd90>
   4ed64:	mov	r7, #0
   4ed68:	lsl	r7, r7, #2
   4ed6c:	ldr	r2, [sp, #64]	; 0x40
   4ed70:	and	r2, r2, #1
   4ed74:	str	r2, [sp, #12]
   4ed78:	str	fp, [sp, #4]
   4ed7c:	ldr	fp, [sp, #8]
   4ed80:	b	4edc8 <fputs@plt+0x3dc54>
   4ed84:	add	r3, sp, #16
   4ed88:	mov	r2, #0
   4ed8c:	ldr	r1, [sp, #16]
   4ed90:	ldr	r0, [sp, #4]
   4ed94:	bl	4973c <fputs@plt+0x385c8>
   4ed98:	mov	r8, r0
   4ed9c:	sub	r4, r4, r9
   4eda0:	adds	r3, r6, #0
   4eda4:	movne	r3, #1
   4eda8:	cmp	r8, #0
   4edac:	movne	r3, #0
   4edb0:	cmp	r3, #0
   4edb4:	beq	4ec38 <fputs@plt+0x3dac4>
   4edb8:	ldr	r3, [sp, #16]
   4edbc:	add	r7, r7, #4
   4edc0:	cmp	r3, #0
   4edc4:	beq	4ef04 <fputs@plt+0x3dd90>
   4edc8:	ldrb	r2, [r5, #64]	; 0x40
   4edcc:	tst	r2, #4
   4edd0:	ldrne	r2, [r5, #12]
   4edd4:	strne	r3, [r2, r7]
   4edd8:	cmp	r9, r4
   4eddc:	bhi	4ee00 <fputs@plt+0x3dc8c>
   4ede0:	ldr	r3, [r5, #12]
   4ede4:	add	r3, r3, r7
   4ede8:	ldr	r3, [r3, #4]
   4edec:	cmp	r3, #0
   4edf0:	beq	4ed84 <fputs@plt+0x3dc10>
   4edf4:	str	r3, [sp, #16]
   4edf8:	mov	r8, #0
   4edfc:	b	4ed9c <fputs@plt+0x3dc28>
   4ee00:	add	r3, r6, r4
   4ee04:	cmp	r3, r9
   4ee08:	subhi	sl, r9, r4
   4ee0c:	movls	sl, r6
   4ee10:	ldr	r3, [sp, #4]
   4ee14:	ldr	r0, [r3]
   4ee18:	ldr	r1, [sp, #16]
   4ee1c:	ldr	r3, [sp, #12]
   4ee20:	cmp	r3, #0
   4ee24:	beq	4eeb4 <fputs@plt+0x3dd40>
   4ee28:	mov	r3, #0
   4ee2c:	add	r2, sp, #20
   4ee30:	bl	48c40 <fputs@plt+0x37acc>
   4ee34:	subs	r8, r0, #0
   4ee38:	bne	4eec8 <fputs@plt+0x3dd54>
   4ee3c:	ldr	r0, [sp, #20]
   4ee40:	ldr	r3, [r0, #4]
   4ee44:	str	r3, [sp, #8]
   4ee48:	ldr	r3, [r3]
   4ee4c:	rev	r3, r3
   4ee50:	str	r3, [sp, #16]
   4ee54:	bl	465b0 <fputs@plt+0x3543c>
   4ee58:	subs	r8, r0, #0
   4ee5c:	bne	4eea4 <fputs@plt+0x3dd30>
   4ee60:	add	r0, r4, #4
   4ee64:	mov	r2, sl
   4ee68:	mov	r1, fp
   4ee6c:	ldr	r3, [sp, #8]
   4ee70:	add	r0, r3, r0
   4ee74:	bl	10fdc <memcpy@plt>
   4ee78:	b	4eea4 <fputs@plt+0x3dd30>
   4ee7c:	ldr	r3, [sp, #20]
   4ee80:	ldr	ip, [r3, #4]
   4ee84:	ldr	r3, [ip]
   4ee88:	rev	r3, r3
   4ee8c:	str	r3, [sp, #16]
   4ee90:	add	r1, r4, #4
   4ee94:	mov	r2, sl
   4ee98:	add	r1, ip, r1
   4ee9c:	mov	r0, fp
   4eea0:	bl	10fdc <memcpy@plt>
   4eea4:	ldr	r0, [sp, #20]
   4eea8:	bl	4930c <fputs@plt+0x38198>
   4eeac:	mov	r4, #0
   4eeb0:	b	4eec8 <fputs@plt+0x3dd54>
   4eeb4:	mov	r3, #2
   4eeb8:	add	r2, sp, #20
   4eebc:	bl	48c40 <fputs@plt+0x37acc>
   4eec0:	subs	r8, r0, #0
   4eec4:	beq	4ee7c <fputs@plt+0x3dd08>
   4eec8:	sub	r6, r6, sl
   4eecc:	add	fp, fp, sl
   4eed0:	b	4eda0 <fputs@plt+0x3dc2c>
   4eed4:	ldrb	r3, [r5, #64]	; 0x40
   4eed8:	tst	r3, #4
   4eedc:	moveq	r8, #7
   4eee0:	beq	4ec38 <fputs@plt+0x3dac4>
   4eee4:	udiv	r3, r4, r9
   4eee8:	ldr	r2, [r5, #12]
   4eeec:	ldr	r3, [r2, r3, lsl #2]
   4eef0:	cmp	r3, #0
   4eef4:	movne	r8, #7
   4eef8:	bne	4ec38 <fputs@plt+0x3dac4>
   4eefc:	mov	r8, #7
   4ef00:	b	4ed18 <fputs@plt+0x3dba4>
   4ef04:	movw	r0, #60439	; 0xec17
   4ef08:	bl	3693c <fputs@plt+0x257c8>
   4ef0c:	mov	r8, r0
   4ef10:	b	4ec38 <fputs@plt+0x3dac4>
   4ef14:	str	r3, [sp, #16]
   4ef18:	udiv	r2, r4, r9
   4ef1c:	mls	r4, r9, r2, r4
   4ef20:	b	4ed68 <fputs@plt+0x3dbf4>
   4ef24:	strd	r4, [sp, #-16]!
   4ef28:	str	r6, [sp, #8]
   4ef2c:	str	lr, [sp, #12]
   4ef30:	sub	sp, sp, #8
   4ef34:	mov	r4, r0
   4ef38:	bl	1fa0c <fputs@plt+0xe898>
   4ef3c:	ldrd	r0, [r4, #16]
   4ef40:	strd	r0, [r4, #40]	; 0x28
   4ef44:	ldrb	r3, [r4, #69]	; 0x45
   4ef48:	cmp	r3, #0
   4ef4c:	movne	r5, #0
   4ef50:	beq	4ef6c <fputs@plt+0x3ddf8>
   4ef54:	mov	r0, r5
   4ef58:	add	sp, sp, #8
   4ef5c:	ldrd	r4, [sp]
   4ef60:	ldr	r6, [sp, #8]
   4ef64:	add	sp, sp, #12
   4ef68:	pop	{pc}		; (ldr pc, [sp], #4)
   4ef6c:	bl	13c74 <fputs@plt+0x2b00>
   4ef70:	subs	r6, r0, #0
   4ef74:	moveq	r5, #7
   4ef78:	beq	4ef54 <fputs@plt+0x3dde0>
   4ef7c:	mov	r1, #0
   4ef80:	str	r1, [sp]
   4ef84:	mov	r3, r6
   4ef88:	ldr	r2, [r4, #40]	; 0x28
   4ef8c:	mov	r0, r4
   4ef90:	bl	4eb7c <fputs@plt+0x3da08>
   4ef94:	subs	r5, r0, #0
   4ef98:	streq	r6, [r4, #48]	; 0x30
   4ef9c:	beq	4ef54 <fputs@plt+0x3dde0>
   4efa0:	mov	r0, r6
   4efa4:	bl	2143c <fputs@plt+0x102c8>
   4efa8:	b	4ef54 <fputs@plt+0x3dde0>
   4efac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4efb0:	strd	r6, [sp, #8]
   4efb4:	str	r8, [sp, #16]
   4efb8:	str	lr, [sp, #20]
   4efbc:	mov	r4, r0
   4efc0:	ldrb	r3, [r0, #66]	; 0x42
   4efc4:	cmp	r3, #2
   4efc8:	moveq	r3, #1
   4efcc:	strbeq	r3, [r0, #66]	; 0x42
   4efd0:	movne	r3, #0
   4efd4:	strne	r3, [r0, #60]	; 0x3c
   4efd8:	bl	4ef24 <fputs@plt+0x3ddb0>
   4efdc:	subs	r7, r0, #0
   4efe0:	beq	4f008 <fputs@plt+0x3de94>
   4efe4:	ldrb	r3, [r4, #64]	; 0x40
   4efe8:	bic	r3, r3, #14
   4efec:	strb	r3, [r4, #64]	; 0x40
   4eff0:	mov	r0, r7
   4eff4:	ldrd	r4, [sp]
   4eff8:	ldrd	r6, [sp, #8]
   4effc:	ldr	r8, [sp, #16]
   4f000:	add	sp, sp, #20
   4f004:	pop	{pc}		; (ldr pc, [sp], #4)
   4f008:	ldrsb	r3, [r4, #68]	; 0x44
   4f00c:	cmp	r3, #0
   4f010:	blt	4f03c <fputs@plt+0x3dec8>
   4f014:	add	r6, r4, #116	; 0x74
   4f018:	mov	r5, r7
   4f01c:	mov	r8, #0
   4f020:	ldr	r0, [r6, #4]!
   4f024:	bl	49718 <fputs@plt+0x385a4>
   4f028:	str	r8, [r6]
   4f02c:	add	r5, r5, #1
   4f030:	ldrsb	r3, [r4, #68]	; 0x44
   4f034:	cmp	r5, r3
   4f038:	ble	4f020 <fputs@plt+0x3deac>
   4f03c:	mvn	r3, #0
   4f040:	strb	r3, [r4, #68]	; 0x44
   4f044:	mov	r3, #3
   4f048:	strb	r3, [r4, #66]	; 0x42
   4f04c:	b	4efe4 <fputs@plt+0x3de70>
   4f050:	strd	r4, [sp, #-32]!	; 0xffffffe0
   4f054:	strd	r6, [sp, #8]
   4f058:	strd	r8, [sp, #16]
   4f05c:	str	sl, [sp, #24]
   4f060:	str	lr, [sp, #28]
   4f064:	mov	r4, r0
   4f068:	mov	r7, r1
   4f06c:	mov	r9, r2
   4f070:	mvn	sl, #0
   4f074:	mov	r8, #0
   4f078:	b	4f0d0 <fputs@plt+0x3df5c>
   4f07c:	ldrb	r3, [r4, #66]	; 0x42
   4f080:	sub	r3, r3, #1
   4f084:	uxtb	r3, r3
   4f088:	cmp	r3, #1
   4f08c:	bls	4f0f0 <fputs@plt+0x3df7c>
   4f090:	ldrsb	r3, [r4, #68]	; 0x44
   4f094:	cmp	r3, #0
   4f098:	addge	r6, r4, #116	; 0x74
   4f09c:	movge	r5, #0
   4f0a0:	blt	4f0c0 <fputs@plt+0x3df4c>
   4f0a4:	ldr	r0, [r6, #4]!
   4f0a8:	bl	49718 <fputs@plt+0x385a4>
   4f0ac:	str	r8, [r6]
   4f0b0:	add	r5, r5, #1
   4f0b4:	ldrsb	r3, [r4, #68]	; 0x44
   4f0b8:	cmp	r5, r3
   4f0bc:	ble	4f0a4 <fputs@plt+0x3df30>
   4f0c0:	strb	sl, [r4, #68]	; 0x44
   4f0c4:	ldr	r4, [r4, #8]
   4f0c8:	cmp	r4, #0
   4f0cc:	beq	4f104 <fputs@plt+0x3df90>
   4f0d0:	cmp	r4, r9
   4f0d4:	beq	4f0c4 <fputs@plt+0x3df50>
   4f0d8:	cmp	r7, #0
   4f0dc:	beq	4f07c <fputs@plt+0x3df08>
   4f0e0:	ldr	r3, [r4, #52]	; 0x34
   4f0e4:	cmp	r3, r7
   4f0e8:	bne	4f0c4 <fputs@plt+0x3df50>
   4f0ec:	b	4f07c <fputs@plt+0x3df08>
   4f0f0:	mov	r0, r4
   4f0f4:	bl	4efac <fputs@plt+0x3de38>
   4f0f8:	cmp	r0, #0
   4f0fc:	beq	4f0c4 <fputs@plt+0x3df50>
   4f100:	b	4f108 <fputs@plt+0x3df94>
   4f104:	mov	r0, #0
   4f108:	ldrd	r4, [sp]
   4f10c:	ldrd	r6, [sp, #8]
   4f110:	ldrd	r8, [sp, #16]
   4f114:	ldr	sl, [sp, #24]
   4f118:	add	sp, sp, #28
   4f11c:	pop	{pc}		; (ldr pc, [sp], #4)
   4f120:	ldr	r0, [r0, #8]
   4f124:	cmp	r0, #0
   4f128:	bne	4f13c <fputs@plt+0x3dfc8>
   4f12c:	b	4f178 <fputs@plt+0x3e004>
   4f130:	ldr	r0, [r0, #8]
   4f134:	cmp	r0, #0
   4f138:	beq	4f178 <fputs@plt+0x3e004>
   4f13c:	cmp	r2, r0
   4f140:	beq	4f130 <fputs@plt+0x3dfbc>
   4f144:	cmp	r1, #0
   4f148:	beq	4f170 <fputs@plt+0x3dffc>
   4f14c:	ldr	r3, [r0, #52]	; 0x34
   4f150:	cmp	r3, r1
   4f154:	bne	4f130 <fputs@plt+0x3dfbc>
   4f158:	str	r4, [sp, #-8]!
   4f15c:	str	lr, [sp, #4]
   4f160:	bl	4f050 <fputs@plt+0x3dedc>
   4f164:	ldr	r4, [sp]
   4f168:	add	sp, sp, #4
   4f16c:	pop	{pc}		; (ldr pc, [sp], #4)
   4f170:	cmp	r0, #0
   4f174:	bne	4f158 <fputs@plt+0x3dfe4>
   4f178:	cmp	r2, #0
   4f17c:	ldrbne	r3, [r2, #64]	; 0x40
   4f180:	bicne	r3, r3, #32
   4f184:	strbne	r3, [r2, #64]	; 0x40
   4f188:	mov	r0, #0
   4f18c:	bx	lr
   4f190:	strd	r4, [sp, #-20]!	; 0xffffffec
   4f194:	strd	r6, [sp, #8]
   4f198:	str	lr, [sp, #16]
   4f19c:	sub	sp, sp, #12
   4f1a0:	mov	r5, r0
   4f1a4:	mov	r6, r1
   4f1a8:	mov	r7, r2
   4f1ac:	ldr	r4, [r0, #4]
   4f1b0:	ldr	r3, [r0]
   4f1b4:	str	r3, [r4, #4]
   4f1b8:	mov	r2, #0
   4f1bc:	mov	r0, r4
   4f1c0:	bl	4f120 <fputs@plt+0x3dfac>
   4f1c4:	cmp	r0, #0
   4f1c8:	beq	4f1e0 <fputs@plt+0x3e06c>
   4f1cc:	add	sp, sp, #12
   4f1d0:	ldrd	r4, [sp]
   4f1d4:	ldrd	r6, [sp, #8]
   4f1d8:	add	sp, sp, #16
   4f1dc:	pop	{pc}		; (ldr pc, [sp], #4)
   4f1e0:	mov	r3, #1
   4f1e4:	str	r3, [sp]
   4f1e8:	mov	r2, #0
   4f1ec:	mov	r3, #0
   4f1f0:	mov	r0, r5
   4f1f4:	bl	171c8 <fputs@plt+0x6054>
   4f1f8:	mov	r3, r7
   4f1fc:	mov	r2, #0
   4f200:	mov	r1, r6
   4f204:	mov	r0, r4
   4f208:	bl	4e990 <fputs@plt+0x3d81c>
   4f20c:	b	4f1cc <fputs@plt+0x3e058>
   4f210:	strd	r4, [sp, #-28]!	; 0xffffffe4
   4f214:	strd	r6, [sp, #8]
   4f218:	strd	r8, [sp, #16]
   4f21c:	str	lr, [sp, #24]
   4f220:	sub	sp, sp, #44	; 0x2c
   4f224:	mov	r9, r1
   4f228:	mov	r8, r2
   4f22c:	ldr	r5, [r0, #4]
   4f230:	ldrb	r3, [r5, #17]
   4f234:	cmp	r3, #0
   4f238:	beq	4f478 <fputs@plt+0x3e304>
   4f23c:	mov	r7, r0
   4f240:	mov	r0, r5
   4f244:	bl	171a0 <fputs@plt+0x602c>
   4f248:	add	r2, sp, #32
   4f24c:	mov	r1, #4
   4f250:	mov	r0, r7
   4f254:	bl	20d90 <fputs@plt+0xfc1c>
   4f258:	ldr	r3, [sp, #32]
   4f25c:	add	r3, r3, #1
   4f260:	str	r3, [sp, #32]
   4f264:	movw	r3, #4408	; 0x1138
   4f268:	movt	r3, #10
   4f26c:	ldr	r6, [r3, #608]	; 0x260
   4f270:	b	4f27c <fputs@plt+0x3e108>
   4f274:	add	r4, r4, #1
   4f278:	str	r4, [sp, #32]
   4f27c:	ldr	r4, [sp, #32]
   4f280:	mov	r1, r4
   4f284:	mov	r0, r5
   4f288:	bl	1725c <fputs@plt+0x60e8>
   4f28c:	cmp	r4, r0
   4f290:	beq	4f274 <fputs@plt+0x3e100>
   4f294:	ldr	r3, [r5, #32]
   4f298:	udiv	r3, r6, r3
   4f29c:	add	r3, r3, #1
   4f2a0:	cmp	r4, r3
   4f2a4:	beq	4f274 <fputs@plt+0x3e100>
   4f2a8:	mov	r3, #1
   4f2ac:	str	r3, [sp]
   4f2b0:	mov	r3, r4
   4f2b4:	add	r2, sp, #16
   4f2b8:	add	r1, sp, #20
   4f2bc:	mov	r0, r5
   4f2c0:	bl	4b3c4 <fputs@plt+0x3a250>
   4f2c4:	str	r0, [sp, #28]
   4f2c8:	cmp	r0, #0
   4f2cc:	bne	4f4d0 <fputs@plt+0x3e35c>
   4f2d0:	ldr	r2, [sp, #16]
   4f2d4:	ldr	r3, [sp, #32]
   4f2d8:	cmp	r2, r3
   4f2dc:	bne	4f33c <fputs@plt+0x3e1c8>
   4f2e0:	ldr	r3, [sp, #20]
   4f2e4:	str	r3, [sp, #36]	; 0x24
   4f2e8:	add	r3, sp, #28
   4f2ec:	str	r3, [sp]
   4f2f0:	mov	r3, #0
   4f2f4:	mov	r2, #1
   4f2f8:	ldr	r1, [sp, #32]
   4f2fc:	mov	r0, r5
   4f300:	bl	4bb80 <fputs@plt+0x3aa0c>
   4f304:	ldr	r3, [sp, #28]
   4f308:	cmp	r3, #0
   4f30c:	bne	4f468 <fputs@plt+0x3e2f4>
   4f310:	ldr	r2, [sp, #32]
   4f314:	mov	r1, #4
   4f318:	mov	r0, r7
   4f31c:	bl	4b2a4 <fputs@plt+0x3a130>
   4f320:	str	r0, [sp, #28]
   4f324:	cmp	r0, #0
   4f328:	beq	4f4a0 <fputs@plt+0x3e32c>
   4f32c:	ldr	r0, [sp, #36]	; 0x24
   4f330:	bl	49718 <fputs@plt+0x385a4>
   4f334:	ldr	r0, [sp, #28]
   4f338:	b	4f4d0 <fputs@plt+0x3e35c>
   4f33c:	mov	r1, #0
   4f340:	strb	r1, [sp, #15]
   4f344:	str	r1, [sp, #24]
   4f348:	mov	r2, r1
   4f34c:	mov	r0, r5
   4f350:	bl	4f120 <fputs@plt+0x3dfac>
   4f354:	str	r0, [sp, #28]
   4f358:	ldr	r0, [sp, #20]
   4f35c:	bl	49718 <fputs@plt+0x385a4>
   4f360:	ldr	r0, [sp, #28]
   4f364:	cmp	r0, #0
   4f368:	bne	4f4d0 <fputs@plt+0x3e35c>
   4f36c:	mov	r3, #0
   4f370:	add	r2, sp, #36	; 0x24
   4f374:	ldr	r1, [sp, #32]
   4f378:	mov	r0, r5
   4f37c:	bl	49140 <fputs@plt+0x37fcc>
   4f380:	str	r0, [sp, #28]
   4f384:	cmp	r0, #0
   4f388:	bne	4f4d0 <fputs@plt+0x3e35c>
   4f38c:	add	r3, sp, #24
   4f390:	add	r2, sp, #15
   4f394:	ldr	r1, [sp, #32]
   4f398:	mov	r0, r5
   4f39c:	bl	4932c <fputs@plt+0x381b8>
   4f3a0:	str	r0, [sp, #28]
   4f3a4:	ldrb	r3, [sp, #15]
   4f3a8:	sub	r3, r3, #1
   4f3ac:	uxtb	r3, r3
   4f3b0:	cmp	r3, #1
   4f3b4:	bls	4f448 <fputs@plt+0x3e2d4>
   4f3b8:	ldr	r3, [sp, #28]
   4f3bc:	cmp	r3, #0
   4f3c0:	bne	4f458 <fputs@plt+0x3e2e4>
   4f3c4:	mov	r3, #0
   4f3c8:	str	r3, [sp, #4]
   4f3cc:	ldr	r3, [sp, #16]
   4f3d0:	str	r3, [sp]
   4f3d4:	ldr	r3, [sp, #24]
   4f3d8:	ldrb	r2, [sp, #15]
   4f3dc:	ldr	r1, [sp, #36]	; 0x24
   4f3e0:	mov	r0, r5
   4f3e4:	bl	4beec <fputs@plt+0x3ad78>
   4f3e8:	str	r0, [sp, #28]
   4f3ec:	ldr	r0, [sp, #36]	; 0x24
   4f3f0:	bl	49718 <fputs@plt+0x385a4>
   4f3f4:	ldr	r0, [sp, #28]
   4f3f8:	cmp	r0, #0
   4f3fc:	bne	4f4d0 <fputs@plt+0x3e35c>
   4f400:	mov	r3, #0
   4f404:	add	r2, sp, #36	; 0x24
   4f408:	ldr	r1, [sp, #32]
   4f40c:	mov	r0, r5
   4f410:	bl	49140 <fputs@plt+0x37fcc>
   4f414:	str	r0, [sp, #28]
   4f418:	cmp	r0, #0
   4f41c:	bne	4f4d0 <fputs@plt+0x3e35c>
   4f420:	ldr	r3, [sp, #36]	; 0x24
   4f424:	ldr	r0, [r3, #72]	; 0x48
   4f428:	bl	465b0 <fputs@plt+0x3543c>
   4f42c:	str	r0, [sp, #28]
   4f430:	cmp	r0, #0
   4f434:	beq	4f2e8 <fputs@plt+0x3e174>
   4f438:	ldr	r0, [sp, #36]	; 0x24
   4f43c:	bl	49718 <fputs@plt+0x385a4>
   4f440:	ldr	r0, [sp, #28]
   4f444:	b	4f4d0 <fputs@plt+0x3e35c>
   4f448:	movw	r0, #64159	; 0xfa9f
   4f44c:	bl	3693c <fputs@plt+0x257c8>
   4f450:	str	r0, [sp, #28]
   4f454:	b	4f3b8 <fputs@plt+0x3e244>
   4f458:	ldr	r0, [sp, #36]	; 0x24
   4f45c:	bl	49718 <fputs@plt+0x385a4>
   4f460:	ldr	r0, [sp, #28]
   4f464:	b	4f4d0 <fputs@plt+0x3e35c>
   4f468:	ldr	r0, [sp, #36]	; 0x24
   4f46c:	bl	49718 <fputs@plt+0x385a4>
   4f470:	ldr	r0, [sp, #28]
   4f474:	b	4f4d0 <fputs@plt+0x3e35c>
   4f478:	mov	r3, #0
   4f47c:	str	r3, [sp]
   4f480:	mov	r3, #1
   4f484:	add	r2, sp, #32
   4f488:	add	r1, sp, #36	; 0x24
   4f48c:	mov	r0, r5
   4f490:	bl	4b3c4 <fputs@plt+0x3a250>
   4f494:	str	r0, [sp, #28]
   4f498:	cmp	r0, #0
   4f49c:	bne	4f4d0 <fputs@plt+0x3e35c>
   4f4a0:	and	r8, r8, #1
   4f4a4:	cmp	r8, #0
   4f4a8:	movne	r1, #13
   4f4ac:	moveq	r1, #10
   4f4b0:	ldr	r0, [sp, #36]	; 0x24
   4f4b4:	bl	36a5c <fputs@plt+0x258e8>
   4f4b8:	ldr	r3, [sp, #36]	; 0x24
   4f4bc:	ldr	r0, [r3, #72]	; 0x48
   4f4c0:	bl	4930c <fputs@plt+0x38198>
   4f4c4:	ldr	r3, [sp, #32]
   4f4c8:	str	r3, [r9]
   4f4cc:	mov	r0, #0
   4f4d0:	add	sp, sp, #44	; 0x2c
   4f4d4:	ldrd	r4, [sp]
   4f4d8:	ldrd	r6, [sp, #8]
   4f4dc:	ldrd	r8, [sp, #16]
   4f4e0:	add	sp, sp, #24
   4f4e4:	pop	{pc}		; (ldr pc, [sp], #4)
   4f4e8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4f4ec:	strd	r6, [sp, #8]
   4f4f0:	strd	r8, [sp, #16]
   4f4f4:	strd	sl, [sp, #24]
   4f4f8:	str	lr, [sp, #32]
   4f4fc:	sub	sp, sp, #4
   4f500:	subs	fp, r0, #0
   4f504:	moveq	r4, #0
   4f508:	beq	4f5dc <fputs@plt+0x3e468>
   4f50c:	ldr	r3, [fp, #4]
   4f510:	ldr	r0, [fp]
   4f514:	str	r0, [r3, #4]
   4f518:	ldr	r3, [fp, #4]
   4f51c:	ldr	r6, [r3, #8]
   4f520:	cmp	r6, #0
   4f524:	beq	4f5fc <fputs@plt+0x3e488>
   4f528:	mov	r8, r2
   4f52c:	mov	r9, r1
   4f530:	mov	r7, #0
   4f534:	mov	sl, #4
   4f538:	b	4f58c <fputs@plt+0x3e418>
   4f53c:	ldr	r0, [r6, #48]	; 0x30
   4f540:	bl	2143c <fputs@plt+0x102c8>
   4f544:	str	r7, [r6, #48]	; 0x30
   4f548:	strb	sl, [r6, #66]	; 0x42
   4f54c:	str	r9, [r6, #60]	; 0x3c
   4f550:	ldrsb	r3, [r6, #68]	; 0x44
   4f554:	cmp	r3, #0
   4f558:	blt	4f580 <fputs@plt+0x3e40c>
   4f55c:	add	r5, r6, #116	; 0x74
   4f560:	mov	r4, #0
   4f564:	ldr	r0, [r5, #4]!
   4f568:	bl	49718 <fputs@plt+0x385a4>
   4f56c:	str	r7, [r5]
   4f570:	add	r4, r4, #1
   4f574:	ldrsb	r3, [r6, #68]	; 0x44
   4f578:	cmp	r3, r4
   4f57c:	bge	4f564 <fputs@plt+0x3e3f0>
   4f580:	ldr	r6, [r6, #8]
   4f584:	cmp	r6, #0
   4f588:	beq	4f5d8 <fputs@plt+0x3e464>
   4f58c:	cmp	r8, #0
   4f590:	beq	4f53c <fputs@plt+0x3e3c8>
   4f594:	ldrb	r3, [r6, #64]	; 0x40
   4f598:	tst	r3, #1
   4f59c:	bne	4f53c <fputs@plt+0x3e3c8>
   4f5a0:	ldrb	r3, [r6, #66]	; 0x42
   4f5a4:	sub	r3, r3, #1
   4f5a8:	uxtb	r3, r3
   4f5ac:	cmp	r3, #1
   4f5b0:	bhi	4f550 <fputs@plt+0x3e3dc>
   4f5b4:	mov	r0, r6
   4f5b8:	bl	4efac <fputs@plt+0x3de38>
   4f5bc:	subs	r4, r0, #0
   4f5c0:	beq	4f550 <fputs@plt+0x3e3dc>
   4f5c4:	mov	r2, #0
   4f5c8:	mov	r1, r4
   4f5cc:	mov	r0, fp
   4f5d0:	bl	4f4e8 <fputs@plt+0x3e374>
   4f5d4:	b	4f5dc <fputs@plt+0x3e468>
   4f5d8:	mov	r4, #0
   4f5dc:	mov	r0, r4
   4f5e0:	add	sp, sp, #4
   4f5e4:	ldrd	r4, [sp]
   4f5e8:	ldrd	r6, [sp, #8]
   4f5ec:	ldrd	r8, [sp, #16]
   4f5f0:	ldrd	sl, [sp, #24]
   4f5f4:	add	sp, sp, #32
   4f5f8:	pop	{pc}		; (ldr pc, [sp], #4)
   4f5fc:	mov	r4, #0
   4f600:	b	4f5dc <fputs@plt+0x3e468>
   4f604:	strd	r4, [sp, #-20]!	; 0xffffffec
   4f608:	strd	r6, [sp, #8]
   4f60c:	str	lr, [sp, #16]
   4f610:	sub	sp, sp, #12
   4f614:	mov	r4, r0
   4f618:	ldr	r5, [r0, #4]
   4f61c:	ldr	r3, [r0]
   4f620:	str	r3, [r5, #4]
   4f624:	subs	r7, r1, #0
   4f628:	movne	r6, #0
   4f62c:	beq	4f670 <fputs@plt+0x3e4fc>
   4f630:	mov	r1, r7
   4f634:	mov	r0, r4
   4f638:	bl	4f4e8 <fputs@plt+0x3e374>
   4f63c:	cmp	r0, #0
   4f640:	movne	r6, r0
   4f644:	ldrb	r3, [r4, #8]
   4f648:	cmp	r3, #2
   4f64c:	beq	4f694 <fputs@plt+0x3e520>
   4f650:	mov	r0, r4
   4f654:	bl	4a540 <fputs@plt+0x393cc>
   4f658:	mov	r0, r6
   4f65c:	add	sp, sp, #12
   4f660:	ldrd	r4, [sp]
   4f664:	ldrd	r6, [sp, #8]
   4f668:	add	sp, sp, #16
   4f66c:	pop	{pc}		; (ldr pc, [sp], #4)
   4f670:	mov	r2, #0
   4f674:	mov	r1, r2
   4f678:	mov	r0, r5
   4f67c:	bl	4f120 <fputs@plt+0x3dfac>
   4f680:	subs	r6, r0, #0
   4f684:	beq	4f644 <fputs@plt+0x3e4d0>
   4f688:	mov	r2, r7
   4f68c:	mov	r7, r6
   4f690:	b	4f630 <fputs@plt+0x3e4bc>
   4f694:	ldr	r0, [r5]
   4f698:	bl	48ae8 <fputs@plt+0x37974>
   4f69c:	cmp	r0, #0
   4f6a0:	movne	r6, r0
   4f6a4:	mov	r3, #0
   4f6a8:	add	r2, sp, #4
   4f6ac:	mov	r1, #1
   4f6b0:	mov	r0, r5
   4f6b4:	bl	49140 <fputs@plt+0x37fcc>
   4f6b8:	cmp	r0, #0
   4f6bc:	bne	4f6e4 <fputs@plt+0x3e570>
   4f6c0:	ldr	r0, [sp, #4]
   4f6c4:	ldr	r3, [r0, #56]	; 0x38
   4f6c8:	ldr	r3, [r3, #28]
   4f6cc:	rev	r3, r3
   4f6d0:	cmp	r3, #0
   4f6d4:	ldreq	r3, [r5]
   4f6d8:	ldreq	r3, [r3, #28]
   4f6dc:	str	r3, [r5, #44]	; 0x2c
   4f6e0:	bl	49718 <fputs@plt+0x385a4>
   4f6e4:	mov	r3, #1
   4f6e8:	strb	r3, [r5, #20]
   4f6ec:	ldr	r0, [r5, #60]	; 0x3c
   4f6f0:	bl	23a1c <fputs@plt+0x128a8>
   4f6f4:	mov	r3, #0
   4f6f8:	str	r3, [r5, #60]	; 0x3c
   4f6fc:	b	4f650 <fputs@plt+0x3e4dc>
   4f700:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4f704:	strd	r6, [sp, #8]
   4f708:	str	r8, [sp, #16]
   4f70c:	str	lr, [sp, #20]
   4f710:	mov	r5, r0
   4f714:	mov	r8, r1
   4f718:	bl	13bd8 <fputs@plt+0x2a64>
   4f71c:	mov	r0, r5
   4f720:	bl	170b0 <fputs@plt+0x5f3c>
   4f724:	ldr	r7, [r5, #24]
   4f728:	ands	r7, r7, #2
   4f72c:	beq	4f73c <fputs@plt+0x3e5c8>
   4f730:	ldrb	r7, [r5, #149]	; 0x95
   4f734:	clz	r7, r7
   4f738:	lsr	r7, r7, #5
   4f73c:	ldr	r3, [r5, #20]
   4f740:	cmp	r3, #0
   4f744:	ble	4f798 <fputs@plt+0x3e624>
   4f748:	mov	r6, #0
   4f74c:	mov	r4, r6
   4f750:	b	4f764 <fputs@plt+0x3e5f0>
   4f754:	add	r4, r4, #1
   4f758:	ldr	r3, [r5, #20]
   4f75c:	cmp	r3, r4
   4f760:	ble	4f79c <fputs@plt+0x3e628>
   4f764:	ldr	r3, [r5, #16]
   4f768:	add	r3, r3, r4, lsl #4
   4f76c:	ldr	r0, [r3, #4]
   4f770:	cmp	r0, #0
   4f774:	beq	4f754 <fputs@plt+0x3e5e0>
   4f778:	ldrb	r3, [r0, #8]
   4f77c:	cmp	r3, #2
   4f780:	moveq	r6, #1
   4f784:	clz	r2, r7
   4f788:	lsr	r2, r2, #5
   4f78c:	mov	r1, r8
   4f790:	bl	4f604 <fputs@plt+0x3e490>
   4f794:	b	4f754 <fputs@plt+0x3e5e0>
   4f798:	mov	r6, #0
   4f79c:	mov	r1, #68	; 0x44
   4f7a0:	mov	r0, r5
   4f7a4:	bl	21d74 <fputs@plt+0x10c00>
   4f7a8:	bl	13c04 <fputs@plt+0x2a90>
   4f7ac:	ldr	r3, [r5, #24]
   4f7b0:	tst	r3, #2
   4f7b4:	beq	4f7c4 <fputs@plt+0x3e650>
   4f7b8:	ldrb	r3, [r5, #149]	; 0x95
   4f7bc:	cmp	r3, #0
   4f7c0:	beq	4f820 <fputs@plt+0x3e6ac>
   4f7c4:	add	r3, r5, #448	; 0x1c0
   4f7c8:	mov	r0, #0
   4f7cc:	mov	r1, #0
   4f7d0:	strd	r0, [r3, #-8]
   4f7d4:	strd	r0, [r3]
   4f7d8:	ldr	r3, [r5, #24]
   4f7dc:	bic	r3, r3, #16777216	; 0x1000000
   4f7e0:	str	r3, [r5, #24]
   4f7e4:	ldr	r3, [r5, #208]	; 0xd0
   4f7e8:	cmp	r3, #0
   4f7ec:	beq	4f80c <fputs@plt+0x3e698>
   4f7f0:	cmp	r6, #0
   4f7f4:	bne	4f804 <fputs@plt+0x3e690>
   4f7f8:	ldrb	r2, [r5, #67]	; 0x43
   4f7fc:	cmp	r2, #0
   4f800:	bne	4f80c <fputs@plt+0x3e698>
   4f804:	ldr	r0, [r5, #204]	; 0xcc
   4f808:	blx	r3
   4f80c:	ldrd	r4, [sp]
   4f810:	ldrd	r6, [sp, #8]
   4f814:	ldr	r8, [sp, #16]
   4f818:	add	sp, sp, #20
   4f81c:	pop	{pc}		; (ldr pc, [sp], #4)
   4f820:	mov	r0, r5
   4f824:	bl	17ca8 <fputs@plt+0x6b34>
   4f828:	mov	r0, r5
   4f82c:	bl	26eac <fputs@plt+0x15d38>
   4f830:	b	4f7c4 <fputs@plt+0x3e650>
   4f834:	strd	r4, [sp, #-36]!	; 0xffffffdc
   4f838:	strd	r6, [sp, #8]
   4f83c:	strd	r8, [sp, #16]
   4f840:	strd	sl, [sp, #24]
   4f844:	str	lr, [sp, #32]
   4f848:	sub	sp, sp, #44	; 0x2c
   4f84c:	ldrb	ip, [r0, #66]	; 0x42
   4f850:	cmp	ip, #1
   4f854:	beq	4f8e8 <fputs@plt+0x3e774>
   4f858:	cmp	r1, #0
   4f85c:	moveq	sl, #0
   4f860:	beq	4f97c <fputs@plt+0x3e808>
   4f864:	ldr	lr, [r1]
   4f868:	ldrh	ip, [lr, #6]
   4f86c:	ldrh	r4, [lr, #8]
   4f870:	add	ip, ip, r4
   4f874:	cmp	ip, #13
   4f878:	movwgt	sl, #32780	; 0x800c
   4f87c:	movtgt	sl, #3
   4f880:	bgt	4f974 <fputs@plt+0x3e800>
   4f884:	ldr	ip, [r1, #4]
   4f888:	ldrh	ip, [ip, #8]
   4f88c:	ldr	r4, [lr, #16]
   4f890:	ldrb	r4, [r4]
   4f894:	cmp	r4, #0
   4f898:	beq	4f958 <fputs@plt+0x3e7e4>
   4f89c:	mov	r4, #1
   4f8a0:	strb	r4, [r1, #12]
   4f8a4:	mvn	r4, #0
   4f8a8:	strb	r4, [r1, #13]
   4f8ac:	tst	ip, #4
   4f8b0:	bne	4f96c <fputs@plt+0x3e7f8>
   4f8b4:	tst	ip, #25
   4f8b8:	movwne	sl, #32780	; 0x800c
   4f8bc:	movtne	sl, #3
   4f8c0:	bne	4f974 <fputs@plt+0x3e800>
   4f8c4:	ldr	r4, [lr, #20]
   4f8c8:	movw	lr, #32780	; 0x800c
   4f8cc:	movt	lr, #3
   4f8d0:	movw	ip, #34140	; 0x855c
   4f8d4:	movt	ip, #3
   4f8d8:	cmp	r4, #0
   4f8dc:	movne	sl, lr
   4f8e0:	moveq	sl, ip
   4f8e4:	b	4f974 <fputs@plt+0x3e800>
   4f8e8:	ldrb	ip, [r0, #64]	; 0x40
   4f8ec:	tst	ip, #2
   4f8f0:	beq	4f858 <fputs@plt+0x3e6e4>
   4f8f4:	ldrb	lr, [r0, #69]	; 0x45
   4f8f8:	cmp	lr, #0
   4f8fc:	beq	4f858 <fputs@plt+0x3e6e4>
   4f900:	ldrd	r4, [r0, #16]
   4f904:	cmp	r5, r3
   4f908:	cmpeq	r4, r2
   4f90c:	beq	4f944 <fputs@plt+0x3e7d0>
   4f910:	ubfx	ip, ip, #3, #1
   4f914:	cmp	r4, r2
   4f918:	sbcs	lr, r5, r3
   4f91c:	movge	ip, #0
   4f920:	andlt	ip, ip, #1
   4f924:	cmp	ip, #0
   4f928:	beq	4f858 <fputs@plt+0x3e6e4>
   4f92c:	mvn	r3, #0
   4f930:	ldr	r2, [sp, #84]	; 0x54
   4f934:	str	r3, [r2]
   4f938:	mov	r3, #0
   4f93c:	str	r3, [sp, #12]
   4f940:	b	4fcdc <fputs@plt+0x3eb68>
   4f944:	mov	r3, #0
   4f948:	ldr	r2, [sp, #84]	; 0x54
   4f94c:	str	r3, [r2]
   4f950:	str	r3, [sp, #12]
   4f954:	b	4fcdc <fputs@plt+0x3eb68>
   4f958:	mvn	r4, #0
   4f95c:	strb	r4, [r1, #12]
   4f960:	mov	r4, #1
   4f964:	strb	r4, [r1, #13]
   4f968:	b	4f8ac <fputs@plt+0x3e738>
   4f96c:	movw	sl, #32924	; 0x809c
   4f970:	movt	sl, #3
   4f974:	mov	ip, #0
   4f978:	strb	ip, [r1, #11]
   4f97c:	strd	r2, [sp, #16]
   4f980:	str	r1, [sp, #8]
   4f984:	mov	r9, r0
   4f988:	bl	4a2e4 <fputs@plt+0x39170>
   4f98c:	subs	r3, r0, #0
   4f990:	str	r3, [sp, #12]
   4f994:	bne	4fcdc <fputs@plt+0x3eb68>
   4f998:	ldrb	r3, [r9, #66]	; 0x42
   4f99c:	cmp	r3, #0
   4f9a0:	beq	4f9ec <fputs@plt+0x3e878>
   4f9a4:	ldr	r3, [sp, #80]	; 0x50
   4f9a8:	rsb	r3, r3, #1
   4f9ac:	str	r3, [sp, #28]
   4f9b0:	add	r3, r9, #16
   4f9b4:	str	r3, [sp, #24]
   4f9b8:	ldrsb	r3, [r9, #68]	; 0x44
   4f9bc:	add	r2, r3, #30
   4f9c0:	ldr	r4, [r9, r2, lsl #2]
   4f9c4:	ldrh	r6, [r4, #18]
   4f9c8:	sub	r6, r6, #1
   4f9cc:	ldr	r2, [sp, #28]
   4f9d0:	asr	r5, r6, r2
   4f9d4:	add	r3, r9, r3, lsl #1
   4f9d8:	strh	r5, [r3, #80]	; 0x50
   4f9dc:	cmp	sl, #0
   4f9e0:	beq	4f9fc <fputs@plt+0x3e888>
   4f9e4:	ldr	r7, [sp, #12]
   4f9e8:	b	4fc30 <fputs@plt+0x3eabc>
   4f9ec:	mvn	r3, #0
   4f9f0:	ldr	r2, [sp, #84]	; 0x54
   4f9f4:	str	r3, [r2]
   4f9f8:	b	4fcdc <fputs@plt+0x3eb68>
   4f9fc:	ldr	r7, [sp, #12]
   4fa00:	mov	fp, r9
   4fa04:	ldrd	r8, [sp, #16]
   4fa08:	b	4fa54 <fputs@plt+0x3e8e0>
   4fa0c:	ldrsb	r3, [r0], #1
   4fa10:	cmp	r3, #0
   4fa14:	bge	4fa80 <fputs@plt+0x3e90c>
   4fa18:	ldr	r3, [r4, #60]	; 0x3c
   4fa1c:	cmp	r3, r0
   4fa20:	bhi	4fa0c <fputs@plt+0x3e898>
   4fa24:	movw	r0, #60948	; 0xee14
   4fa28:	bl	3693c <fputs@plt+0x257c8>
   4fa2c:	str	r0, [sp, #12]
   4fa30:	b	4fcdc <fputs@plt+0x3eb68>
   4fa34:	cmp	r8, r2
   4fa38:	sbcs	r1, r9, r3
   4fa3c:	bge	4fb08 <fputs@plt+0x3e994>
   4fa40:	sub	r6, r5, #1
   4fa44:	cmp	r7, r6
   4fa48:	bgt	4fafc <fputs@plt+0x3e988>
   4fa4c:	add	r5, r7, r6
   4fa50:	asr	r5, r5, #1
   4fa54:	ldr	r2, [r4, #64]	; 0x40
   4fa58:	lsl	r3, r5, #1
   4fa5c:	ldrh	r3, [r2, r3]
   4fa60:	rev16	r3, r3
   4fa64:	ldrh	r0, [r4, #20]
   4fa68:	and	r3, r3, r0
   4fa6c:	ldr	r0, [r4, #68]	; 0x44
   4fa70:	add	r0, r0, r3
   4fa74:	ldrb	r3, [r4, #3]
   4fa78:	cmp	r3, #0
   4fa7c:	bne	4fa0c <fputs@plt+0x3e898>
   4fa80:	add	r1, sp, #32
   4fa84:	bl	150e0 <fputs@plt+0x3f6c>
   4fa88:	ldrd	r2, [sp, #32]
   4fa8c:	cmp	r2, r8
   4fa90:	sbcs	r1, r3, r9
   4fa94:	bge	4fa34 <fputs@plt+0x3e8c0>
   4fa98:	add	r7, r5, #1
   4fa9c:	cmp	r6, r7
   4faa0:	bge	4fa4c <fputs@plt+0x3e8d8>
   4faa4:	mov	r9, fp
   4faa8:	mvn	r8, #0
   4faac:	ldrb	r3, [r4, #4]
   4fab0:	cmp	r3, #0
   4fab4:	bne	4fcfc <fputs@plt+0x3eb88>
   4fab8:	ldrh	r3, [r4, #18]
   4fabc:	cmp	r3, r7
   4fac0:	bgt	4fd14 <fputs@plt+0x3eba0>
   4fac4:	ldrb	r2, [r4, #5]
   4fac8:	ldr	r3, [r4, #56]	; 0x38
   4facc:	add	r3, r3, r2
   4fad0:	ldr	r1, [r3, #8]
   4fad4:	rev	r1, r1
   4fad8:	ldrsb	r3, [r9, #68]	; 0x44
   4fadc:	add	r3, r9, r3, lsl #1
   4fae0:	strh	r7, [r3, #80]	; 0x50
   4fae4:	mov	r0, r9
   4fae8:	bl	49a18 <fputs@plt+0x388a4>
   4faec:	cmp	r0, #0
   4faf0:	beq	4f9b8 <fputs@plt+0x3e844>
   4faf4:	str	r0, [sp, #12]
   4faf8:	b	4fcc8 <fputs@plt+0x3eb54>
   4fafc:	mov	r9, fp
   4fb00:	mov	r8, #1
   4fb04:	b	4faac <fputs@plt+0x3e938>
   4fb08:	mov	r9, fp
   4fb0c:	ldrb	r1, [fp, #64]	; 0x40
   4fb10:	orr	r1, r1, #2
   4fb14:	strb	r1, [fp, #64]	; 0x40
   4fb18:	strd	r2, [fp, #16]
   4fb1c:	ldrsb	r3, [fp, #68]	; 0x44
   4fb20:	add	r3, fp, r3, lsl #1
   4fb24:	strh	r5, [r3, #80]	; 0x50
   4fb28:	ldrb	r3, [r4, #4]
   4fb2c:	cmp	r3, #0
   4fb30:	bne	4fb3c <fputs@plt+0x3e9c8>
   4fb34:	mov	r7, r5
   4fb38:	b	4fab8 <fputs@plt+0x3e944>
   4fb3c:	mov	r3, #0
   4fb40:	ldr	r2, [sp, #84]	; 0x54
   4fb44:	str	r3, [r2]
   4fb48:	b	4fcc8 <fputs@plt+0x3eb54>
   4fb4c:	ldrb	r3, [r1, #1]
   4fb50:	tst	r3, #128	; 0x80
   4fb54:	bne	4fb84 <fputs@plt+0x3ea10>
   4fb58:	lsl	r0, r0, #7
   4fb5c:	and	r0, r0, #16256	; 0x3f80
   4fb60:	add	r0, r3, r0
   4fb64:	ldrh	r3, [r4, #10]
   4fb68:	cmp	r3, r0
   4fb6c:	blt	4fb84 <fputs@plt+0x3ea10>
   4fb70:	ldr	r2, [sp, #8]
   4fb74:	add	r1, r1, #2
   4fb78:	blx	sl
   4fb7c:	mov	r8, r0
   4fb80:	b	4fc08 <fputs@plt+0x3ea94>
   4fb84:	ldrb	r0, [r4, #6]
   4fb88:	ldr	r3, [r4, #80]	; 0x50
   4fb8c:	ldr	r2, [sp, #24]
   4fb90:	sub	r1, r1, r0
   4fb94:	mov	r0, r4
   4fb98:	blx	r3
   4fb9c:	ldr	r8, [r9, #16]
   4fba0:	cmp	r8, #1
   4fba4:	ble	4fc74 <fputs@plt+0x3eb00>
   4fba8:	add	r0, r8, #18
   4fbac:	asr	r1, r0, #31
   4fbb0:	bl	13c74 <fputs@plt+0x2b00>
   4fbb4:	subs	fp, r0, #0
   4fbb8:	beq	4fd3c <fputs@plt+0x3ebc8>
   4fbbc:	ldrsb	r3, [r9, #68]	; 0x44
   4fbc0:	add	r3, r9, r3, lsl #1
   4fbc4:	strh	r5, [r3, #80]	; 0x50
   4fbc8:	mov	r3, #2
   4fbcc:	str	r3, [sp]
   4fbd0:	mov	r3, fp
   4fbd4:	mov	r2, r8
   4fbd8:	mov	r1, #0
   4fbdc:	mov	r0, r9
   4fbe0:	bl	4eb7c <fputs@plt+0x3da08>
   4fbe4:	cmp	r0, #0
   4fbe8:	bne	4fc84 <fputs@plt+0x3eb10>
   4fbec:	ldr	r2, [sp, #8]
   4fbf0:	mov	r1, fp
   4fbf4:	mov	r0, r8
   4fbf8:	blx	sl
   4fbfc:	mov	r8, r0
   4fc00:	mov	r0, fp
   4fc04:	bl	2143c <fputs@plt+0x102c8>
   4fc08:	cmp	r8, #0
   4fc0c:	addlt	r7, r5, #1
   4fc10:	blt	4fc20 <fputs@plt+0x3eaac>
   4fc14:	cmp	r8, #0
   4fc18:	ble	4fc98 <fputs@plt+0x3eb24>
   4fc1c:	sub	r6, r5, #1
   4fc20:	cmp	r7, r6
   4fc24:	bgt	4faac <fputs@plt+0x3e938>
   4fc28:	add	r5, r7, r6
   4fc2c:	asr	r5, r5, #1
   4fc30:	ldr	r2, [r4, #64]	; 0x40
   4fc34:	lsl	r3, r5, #1
   4fc38:	ldrh	r3, [r2, r3]
   4fc3c:	rev16	r2, r3
   4fc40:	ldrh	r3, [r4, #20]
   4fc44:	and	r3, r3, r2
   4fc48:	ldr	r2, [r4, #68]	; 0x44
   4fc4c:	add	r1, r2, r3
   4fc50:	ldrb	r0, [r2, r3]
   4fc54:	ldrb	r3, [r4, #7]
   4fc58:	cmp	r3, r0
   4fc5c:	bcc	4fb4c <fputs@plt+0x3e9d8>
   4fc60:	ldr	r2, [sp, #8]
   4fc64:	add	r1, r1, #1
   4fc68:	blx	sl
   4fc6c:	mov	r8, r0
   4fc70:	b	4fc08 <fputs@plt+0x3ea94>
   4fc74:	movw	r0, #61021	; 0xee5d
   4fc78:	bl	3693c <fputs@plt+0x257c8>
   4fc7c:	str	r0, [sp, #12]
   4fc80:	b	4fcc8 <fputs@plt+0x3eb54>
   4fc84:	mov	r4, r0
   4fc88:	mov	r0, fp
   4fc8c:	bl	2143c <fputs@plt+0x102c8>
   4fc90:	str	r4, [sp, #12]
   4fc94:	b	4fcc8 <fputs@plt+0x3eb54>
   4fc98:	mov	r3, #0
   4fc9c:	ldr	r2, [sp, #84]	; 0x54
   4fca0:	str	r3, [r2]
   4fca4:	ldrsb	r3, [r9, #68]	; 0x44
   4fca8:	add	r3, r9, r3, lsl #1
   4fcac:	strh	r5, [r3, #80]	; 0x50
   4fcb0:	ldr	r3, [sp, #8]
   4fcb4:	ldrb	r3, [r3, #11]
   4fcb8:	cmp	r3, #0
   4fcbc:	ldr	r3, [sp, #12]
   4fcc0:	movne	r3, #11
   4fcc4:	str	r3, [sp, #12]
   4fcc8:	mov	r3, #0
   4fccc:	strh	r3, [r9, #34]	; 0x22
   4fcd0:	ldrb	r3, [r9, #64]	; 0x40
   4fcd4:	bic	r3, r3, #6
   4fcd8:	strb	r3, [r9, #64]	; 0x40
   4fcdc:	ldr	r0, [sp, #12]
   4fce0:	add	sp, sp, #44	; 0x2c
   4fce4:	ldrd	r4, [sp]
   4fce8:	ldrd	r6, [sp, #8]
   4fcec:	ldrd	r8, [sp, #16]
   4fcf0:	ldrd	sl, [sp, #24]
   4fcf4:	add	sp, sp, #32
   4fcf8:	pop	{pc}		; (ldr pc, [sp], #4)
   4fcfc:	ldrsb	r3, [r9, #68]	; 0x44
   4fd00:	add	r3, r9, r3, lsl #1
   4fd04:	strh	r5, [r3, #80]	; 0x50
   4fd08:	ldr	r3, [sp, #84]	; 0x54
   4fd0c:	str	r8, [r3]
   4fd10:	b	4fcc8 <fputs@plt+0x3eb54>
   4fd14:	ldr	r2, [r4, #64]	; 0x40
   4fd18:	lsl	r3, r7, #1
   4fd1c:	ldrh	r3, [r2, r3]
   4fd20:	rev16	r2, r3
   4fd24:	ldrh	r3, [r4, #20]
   4fd28:	and	r3, r3, r2
   4fd2c:	ldr	r2, [r4, #56]	; 0x38
   4fd30:	ldr	r1, [r2, r3]
   4fd34:	rev	r1, r1
   4fd38:	b	4fad8 <fputs@plt+0x3e964>
   4fd3c:	mov	r3, #7
   4fd40:	str	r3, [sp, #12]
   4fd44:	b	4fcc8 <fputs@plt+0x3eb54>
   4fd48:	strd	r4, [sp, #-24]!	; 0xffffffe8
   4fd4c:	strd	r6, [sp, #8]
   4fd50:	str	r8, [sp, #16]
   4fd54:	str	lr, [sp, #20]
   4fd58:	sub	sp, sp, #216	; 0xd8
   4fd5c:	mov	r4, r0
   4fd60:	mov	r6, r2
   4fd64:	mov	r8, r3
   4fd68:	mov	r3, #0
   4fd6c:	str	r3, [sp, #12]
   4fd70:	subs	r7, r1, #0
   4fd74:	beq	4fe34 <fputs@plt+0x3ecc0>
   4fd78:	add	r3, sp, #12
   4fd7c:	mov	r2, #200	; 0xc8
   4fd80:	add	r1, sp, #16
   4fd84:	ldr	r0, [r0, #72]	; 0x48
   4fd88:	bl	17b34 <fputs@plt+0x69c0>
   4fd8c:	subs	r5, r0, #0
   4fd90:	moveq	r5, #7
   4fd94:	beq	4fdf8 <fputs@plt+0x3ec84>
   4fd98:	mov	r3, r5
   4fd9c:	mov	r2, r7
   4fda0:	mov	r1, r6
   4fda4:	ldr	r0, [r4, #72]	; 0x48
   4fda8:	bl	1df04 <fputs@plt+0xcd90>
   4fdac:	ldrh	r3, [r5, #8]
   4fdb0:	cmp	r3, #0
   4fdb4:	beq	4fe14 <fputs@plt+0x3eca0>
   4fdb8:	ldr	r3, [sp, #244]	; 0xf4
   4fdbc:	str	r3, [sp, #4]
   4fdc0:	ldr	r3, [sp, #240]	; 0xf0
   4fdc4:	str	r3, [sp]
   4fdc8:	mov	r2, r6
   4fdcc:	mov	r3, r8
   4fdd0:	mov	r1, r5
   4fdd4:	mov	r0, r4
   4fdd8:	bl	4f834 <fputs@plt+0x3e6c0>
   4fddc:	mov	r5, r0
   4fde0:	ldr	r1, [sp, #12]
   4fde4:	cmp	r1, #0
   4fde8:	beq	4fdf8 <fputs@plt+0x3ec84>
   4fdec:	ldr	r3, [r4, #72]	; 0x48
   4fdf0:	ldr	r0, [r3, #12]
   4fdf4:	bl	214f4 <fputs@plt+0x10380>
   4fdf8:	mov	r0, r5
   4fdfc:	add	sp, sp, #216	; 0xd8
   4fe00:	ldrd	r4, [sp]
   4fe04:	ldrd	r6, [sp, #8]
   4fe08:	ldr	r8, [sp, #16]
   4fe0c:	add	sp, sp, #20
   4fe10:	pop	{pc}		; (ldr pc, [sp], #4)
   4fe14:	ldr	r3, [r4, #72]	; 0x48
   4fe18:	ldr	r1, [sp, #12]
   4fe1c:	ldr	r0, [r3, #12]
   4fe20:	bl	214f4 <fputs@plt+0x10380>
   4fe24:	movw	r0, #56571	; 0xdcfb
   4fe28:	bl	3693c <fputs@plt+0x257c8>
   4fe2c:	mov	r5, r0
   4fe30:	b	4fdf8 <fputs@plt+0x3ec84>
   4fe34:	mov	r5, r7
   4fe38:	b	4fdb8 <fputs@plt+0x3ec44>
   4fe3c:	strd	r4, [sp, #-12]!
   4fe40:	str	lr, [sp, #8]
   4fe44:	sub	sp, sp, #20
   4fe48:	ldrb	r3, [r0, #66]	; 0x42
   4fe4c:	cmp	r3, #4
   4fe50:	beq	4fe94 <fputs@plt+0x3ed20>
   4fe54:	mov	r4, r0
   4fe58:	mov	r3, #0
   4fe5c:	strb	r3, [r0, #66]	; 0x42
   4fe60:	add	r2, sp, #12
   4fe64:	str	r2, [sp, #4]
   4fe68:	str	r3, [sp]
   4fe6c:	ldrd	r2, [r0, #40]	; 0x28
   4fe70:	ldr	r1, [r0, #48]	; 0x30
   4fe74:	bl	4fd48 <fputs@plt+0x3ebd4>
   4fe78:	subs	r5, r0, #0
   4fe7c:	beq	4fe9c <fputs@plt+0x3ed28>
   4fe80:	mov	r0, r5
   4fe84:	add	sp, sp, #20
   4fe88:	ldrd	r4, [sp]
   4fe8c:	add	sp, sp, #8
   4fe90:	pop	{pc}		; (ldr pc, [sp], #4)
   4fe94:	ldr	r5, [r0, #60]	; 0x3c
   4fe98:	b	4fe80 <fputs@plt+0x3ed0c>
   4fe9c:	ldr	r0, [r4, #48]	; 0x30
   4fea0:	bl	2143c <fputs@plt+0x102c8>
   4fea4:	mov	r3, #0
   4fea8:	str	r3, [r4, #48]	; 0x30
   4feac:	ldr	r3, [r4, #60]	; 0x3c
   4feb0:	ldr	r2, [sp, #12]
   4feb4:	orr	r3, r3, r2
   4feb8:	str	r3, [r4, #60]	; 0x3c
   4febc:	cmp	r3, #0
   4fec0:	moveq	r5, r3
   4fec4:	beq	4fe80 <fputs@plt+0x3ed0c>
   4fec8:	ldrb	r3, [r4, #66]	; 0x42
   4fecc:	cmp	r3, #1
   4fed0:	moveq	r3, #2
   4fed4:	strbeq	r3, [r4, #66]	; 0x42
   4fed8:	b	4fe80 <fputs@plt+0x3ed0c>
   4fedc:	strd	r4, [sp, #-16]!
   4fee0:	str	r6, [sp, #8]
   4fee4:	str	lr, [sp, #12]
   4fee8:	mov	r4, r0
   4feec:	mov	r5, r1
   4fef0:	ldrb	r3, [r0, #66]	; 0x42
   4fef4:	cmp	r3, #1
   4fef8:	beq	4ff44 <fputs@plt+0x3edd0>
   4fefc:	cmp	r3, #2
   4ff00:	bhi	4ffc0 <fputs@plt+0x3ee4c>
   4ff04:	ldrb	r3, [r4, #66]	; 0x42
   4ff08:	cmp	r3, #0
   4ff0c:	moveq	r3, #1
   4ff10:	streq	r3, [r5]
   4ff14:	moveq	r0, #0
   4ff18:	beq	4ffb0 <fputs@plt+0x3ee3c>
   4ff1c:	ldr	r3, [r4, #60]	; 0x3c
   4ff20:	cmp	r3, #0
   4ff24:	beq	4ff44 <fputs@plt+0x3edd0>
   4ff28:	mov	r2, #1
   4ff2c:	strb	r2, [r4, #66]	; 0x42
   4ff30:	movlt	r0, #0
   4ff34:	strlt	r0, [r4, #60]	; 0x3c
   4ff38:	blt	4ffb0 <fputs@plt+0x3ee3c>
   4ff3c:	mov	r3, #0
   4ff40:	str	r3, [r4, #60]	; 0x3c
   4ff44:	ldrsb	r3, [r4, #68]	; 0x44
   4ff48:	mov	r1, r3
   4ff4c:	add	r2, r3, #30
   4ff50:	ldr	r2, [r4, r2, lsl #2]
   4ff54:	ldrb	r0, [r2, #4]
   4ff58:	cmp	r0, #0
   4ff5c:	beq	4ffd0 <fputs@plt+0x3ee5c>
   4ff60:	add	r2, r4, r3, lsl #1
   4ff64:	ldrh	r2, [r2, #80]	; 0x50
   4ff68:	cmp	r2, #0
   4ff6c:	bne	50018 <fputs@plt+0x3eea4>
   4ff70:	cmp	r3, #0
   4ff74:	beq	4ffa0 <fputs@plt+0x3ee2c>
   4ff78:	mov	r0, r4
   4ff7c:	bl	4a2a0 <fputs@plt+0x3912c>
   4ff80:	ldrsb	r3, [r4, #68]	; 0x44
   4ff84:	mov	r1, r3
   4ff88:	add	r2, r4, r3, lsl #1
   4ff8c:	ldrh	r2, [r2, #80]	; 0x50
   4ff90:	cmp	r2, #0
   4ff94:	bne	50018 <fputs@plt+0x3eea4>
   4ff98:	cmp	r3, #0
   4ff9c:	bne	4ff78 <fputs@plt+0x3ee04>
   4ffa0:	mov	r0, #0
   4ffa4:	strb	r0, [r4, #66]	; 0x42
   4ffa8:	mov	r3, #1
   4ffac:	str	r3, [r5]
   4ffb0:	ldrd	r4, [sp]
   4ffb4:	ldr	r6, [sp, #8]
   4ffb8:	add	sp, sp, #12
   4ffbc:	pop	{pc}		; (ldr pc, [sp], #4)
   4ffc0:	bl	4fe3c <fputs@plt+0x3ecc8>
   4ffc4:	cmp	r0, #0
   4ffc8:	beq	4ff04 <fputs@plt+0x3ed90>
   4ffcc:	b	4ffb0 <fputs@plt+0x3ee3c>
   4ffd0:	add	r3, r4, r3, lsl #1
   4ffd4:	ldrh	r3, [r3, #80]	; 0x50
   4ffd8:	ldr	r1, [r2, #64]	; 0x40
   4ffdc:	lsl	r3, r3, #1
   4ffe0:	ldrh	r3, [r1, r3]
   4ffe4:	rev16	r1, r3
   4ffe8:	ldrh	r3, [r2, #20]
   4ffec:	and	r3, r3, r1
   4fff0:	ldr	r2, [r2, #56]	; 0x38
   4fff4:	ldr	r1, [r2, r3]
   4fff8:	rev	r1, r1
   4fffc:	mov	r0, r4
   50000:	bl	49a18 <fputs@plt+0x388a4>
   50004:	cmp	r0, #0
   50008:	bne	4ffb0 <fputs@plt+0x3ee3c>
   5000c:	mov	r0, r4
   50010:	bl	49a8c <fputs@plt+0x38918>
   50014:	b	4ffb0 <fputs@plt+0x3ee3c>
   50018:	add	r3, r4, r1, lsl #1
   5001c:	sub	r2, r2, #1
   50020:	strh	r2, [r3, #80]	; 0x50
   50024:	add	r1, r1, #30
   50028:	ldr	r3, [r4, r1, lsl #2]
   5002c:	ldrb	r2, [r3, #2]
   50030:	cmp	r2, #0
   50034:	moveq	r0, #0
   50038:	beq	4ffb0 <fputs@plt+0x3ee3c>
   5003c:	ldrb	r3, [r3, #4]
   50040:	cmp	r3, #0
   50044:	movne	r0, #0
   50048:	bne	4ffb0 <fputs@plt+0x3ee3c>
   5004c:	mov	r1, r5
   50050:	mov	r0, r4
   50054:	bl	5005c <fputs@plt+0x3eee8>
   50058:	b	4ffb0 <fputs@plt+0x3ee3c>
   5005c:	mov	r2, #0
   50060:	str	r2, [r1]
   50064:	ldrb	r3, [r0, #64]	; 0x40
   50068:	bic	r3, r3, #14
   5006c:	strb	r3, [r0, #64]	; 0x40
   50070:	strh	r2, [r0, #34]	; 0x22
   50074:	ldrb	r3, [r0, #66]	; 0x42
   50078:	cmp	r3, #1
   5007c:	bne	500b8 <fputs@plt+0x3ef44>
   50080:	ldrsb	r3, [r0, #68]	; 0x44
   50084:	add	ip, r0, r3, lsl #1
   50088:	ldrh	r2, [ip, #80]	; 0x50
   5008c:	cmp	r2, #0
   50090:	beq	500b8 <fputs@plt+0x3ef44>
   50094:	add	r3, r3, #30
   50098:	ldr	r3, [r0, r3, lsl #2]
   5009c:	ldrb	r3, [r3, #4]
   500a0:	cmp	r3, #0
   500a4:	beq	500b8 <fputs@plt+0x3ef44>
   500a8:	sub	r2, r2, #1
   500ac:	strh	r2, [ip, #80]	; 0x50
   500b0:	mov	r0, #0
   500b4:	bx	lr
   500b8:	str	r4, [sp, #-8]!
   500bc:	str	lr, [sp, #4]
   500c0:	bl	4fedc <fputs@plt+0x3ed68>
   500c4:	ldr	r4, [sp]
   500c8:	add	sp, sp, #4
   500cc:	pop	{pc}		; (ldr pc, [sp], #4)
   500d0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   500d4:	strd	r6, [sp, #8]
   500d8:	strd	r8, [sp, #16]
   500dc:	strd	sl, [sp, #24]
   500e0:	str	lr, [sp, #32]
   500e4:	sub	sp, sp, #60	; 0x3c
   500e8:	mov	r4, r0
   500ec:	ldr	r9, [r0]
   500f0:	ldr	fp, [r9, #4]
   500f4:	and	r3, r1, #2
   500f8:	str	r3, [sp, #20]
   500fc:	ldrsb	r7, [r0, #68]	; 0x44
   50100:	add	r3, r0, r7, lsl #1
   50104:	str	r3, [sp, #24]
   50108:	ldrh	r8, [r3, #80]	; 0x50
   5010c:	add	sl, r0, r7, lsl #2
   50110:	ldr	r5, [sl, #120]	; 0x78
   50114:	ldr	r2, [r5, #64]	; 0x40
   50118:	lsl	r3, r8, #1
   5011c:	ldrh	r3, [r2, r3]
   50120:	rev16	r3, r3
   50124:	ldrh	r6, [r5, #20]
   50128:	and	r3, r3, r6
   5012c:	ldr	r6, [r5, #56]	; 0x38
   50130:	add	r6, r6, r3
   50134:	ldrb	r3, [r5, #4]
   50138:	cmp	r3, #0
   5013c:	beq	501c0 <fputs@plt+0x3f04c>
   50140:	ldrb	r3, [r4, #64]	; 0x40
   50144:	tst	r3, #32
   50148:	bne	501dc <fputs@plt+0x3f068>
   5014c:	ldr	r3, [r4, #72]	; 0x48
   50150:	cmp	r3, #0
   50154:	beq	501fc <fputs@plt+0x3f088>
   50158:	ldr	r3, [sp, #20]
   5015c:	cmp	r3, #0
   50160:	beq	50210 <fputs@plt+0x3f09c>
   50164:	ldrb	r3, [r5, #4]
   50168:	cmp	r3, #0
   5016c:	beq	501a4 <fputs@plt+0x3f030>
   50170:	mov	r1, r6
   50174:	mov	r0, r5
   50178:	bl	17534 <fputs@plt+0x63c0>
   5017c:	ldrh	r3, [r5, #16]
   50180:	add	r0, r3, r0
   50184:	add	r0, r0, #1
   50188:	ldr	r3, [fp, #36]	; 0x24
   5018c:	lsl	r3, r3, #1
   50190:	movw	r2, #43691	; 0xaaab
   50194:	movt	r2, #43690	; 0xaaaa
   50198:	umull	r2, r3, r2, r3
   5019c:	cmp	r0, r3, lsr #1
   501a0:	blt	50244 <fputs@plt+0x3f0d0>
   501a4:	mov	r0, r4
   501a8:	bl	4ef24 <fputs@plt+0x3ddb0>
   501ac:	mov	r9, r0
   501b0:	str	r0, [sp, #52]	; 0x34
   501b4:	cmp	r0, #0
   501b8:	beq	50214 <fputs@plt+0x3f0a0>
   501bc:	b	50228 <fputs@plt+0x3f0b4>
   501c0:	str	r3, [sp, #44]	; 0x2c
   501c4:	add	r1, sp, #44	; 0x2c
   501c8:	bl	5005c <fputs@plt+0x3eee8>
   501cc:	str	r0, [sp, #52]	; 0x34
   501d0:	cmp	r0, #0
   501d4:	beq	50140 <fputs@plt+0x3efcc>
   501d8:	b	50228 <fputs@plt+0x3f0b4>
   501dc:	mov	r2, r4
   501e0:	ldr	r1, [r4, #52]	; 0x34
   501e4:	mov	r0, fp
   501e8:	bl	4f120 <fputs@plt+0x3dfac>
   501ec:	str	r0, [sp, #52]	; 0x34
   501f0:	cmp	r0, #0
   501f4:	beq	5014c <fputs@plt+0x3efd8>
   501f8:	b	50228 <fputs@plt+0x3f0b4>
   501fc:	str	r3, [sp]
   50200:	ldrd	r2, [r4, #16]
   50204:	mov	r0, r9
   50208:	bl	171c8 <fputs@plt+0x6054>
   5020c:	b	50158 <fputs@plt+0x3efe4>
   50210:	mov	r9, #0
   50214:	ldr	r0, [r5, #72]	; 0x48
   50218:	bl	465b0 <fputs@plt+0x3543c>
   5021c:	str	r0, [sp, #52]	; 0x34
   50220:	cmp	r0, #0
   50224:	beq	5024c <fputs@plt+0x3f0d8>
   50228:	add	sp, sp, #60	; 0x3c
   5022c:	ldrd	r4, [sp]
   50230:	ldrd	r6, [sp, #8]
   50234:	ldrd	r8, [sp, #16]
   50238:	ldrd	sl, [sp, #24]
   5023c:	add	sp, sp, #32
   50240:	pop	{pc}		; (ldr pc, [sp], #4)
   50244:	mov	r9, #1
   50248:	b	50214 <fputs@plt+0x3f0a0>
   5024c:	add	r2, sp, #50	; 0x32
   50250:	mov	r1, r6
   50254:	mov	r0, r5
   50258:	bl	4c87c <fputs@plt+0x3b708>
   5025c:	str	r0, [sp, #52]	; 0x34
   50260:	add	r3, sp, #52	; 0x34
   50264:	ldrh	r2, [sp, #50]	; 0x32
   50268:	mov	r1, r8
   5026c:	mov	r0, r5
   50270:	bl	372a4 <fputs@plt+0x26130>
   50274:	ldr	r0, [sp, #52]	; 0x34
   50278:	cmp	r0, #0
   5027c:	bne	50228 <fputs@plt+0x3f0b4>
   50280:	ldrb	r3, [r5, #4]
   50284:	cmp	r3, #0
   50288:	bne	50350 <fputs@plt+0x3f1dc>
   5028c:	ldrsb	r3, [r4, #68]	; 0x44
   50290:	add	r3, r3, #30
   50294:	ldr	r6, [r4, r3, lsl #2]
   50298:	ldr	r3, [r6, #56]	; 0x38
   5029c:	ldrh	r1, [r6, #18]
   502a0:	ldr	r2, [r6, #64]	; 0x40
   502a4:	add	r2, r2, r1, lsl #1
   502a8:	ldrh	r2, [r2, #-2]
   502ac:	rev16	r1, r2
   502b0:	ldrh	r2, [r6, #20]
   502b4:	and	r2, r2, r1
   502b8:	add	r2, r3, r2
   502bc:	str	r2, [sp, #28]
   502c0:	add	r3, r3, #4
   502c4:	cmp	r2, r3
   502c8:	bcc	503f0 <fputs@plt+0x3f27c>
   502cc:	ldr	r3, [sl, #124]	; 0x7c
   502d0:	ldr	r3, [r3, #84]	; 0x54
   502d4:	str	r3, [sp, #32]
   502d8:	ldr	r3, [r6, #76]	; 0x4c
   502dc:	ldr	r1, [sp, #28]
   502e0:	mov	r0, r6
   502e4:	blx	r3
   502e8:	str	r0, [sp, #36]	; 0x24
   502ec:	ldr	fp, [fp, #80]	; 0x50
   502f0:	ldr	r0, [r6, #72]	; 0x48
   502f4:	bl	465b0 <fputs@plt+0x3543c>
   502f8:	str	r0, [sp, #52]	; 0x34
   502fc:	add	sl, sp, #52	; 0x34
   50300:	str	sl, [sp, #8]
   50304:	ldr	r3, [sp, #32]
   50308:	str	r3, [sp, #4]
   5030c:	str	fp, [sp]
   50310:	ldr	fp, [sp, #36]	; 0x24
   50314:	add	r3, fp, #4
   50318:	ldr	r2, [sp, #28]
   5031c:	sub	r2, r2, #4
   50320:	mov	r1, r8
   50324:	mov	r0, r5
   50328:	bl	4ca78 <fputs@plt+0x3b904>
   5032c:	ldrh	r1, [r6, #18]
   50330:	mov	r3, sl
   50334:	mov	r2, fp
   50338:	sub	r1, r1, #1
   5033c:	mov	r0, r6
   50340:	bl	372a4 <fputs@plt+0x26130>
   50344:	ldr	r0, [sp, #52]	; 0x34
   50348:	cmp	r0, #0
   5034c:	bne	50228 <fputs@plt+0x3f0b4>
   50350:	mov	r0, r4
   50354:	bl	4cd44 <fputs@plt+0x3bbd0>
   50358:	str	r0, [sp, #52]	; 0x34
   5035c:	cmp	r0, #0
   50360:	bne	503e8 <fputs@plt+0x3f274>
   50364:	ldrsb	r3, [r4, #68]	; 0x44
   50368:	cmp	r7, r3
   5036c:	bge	503ac <fputs@plt+0x3f238>
   50370:	mov	r2, r3
   50374:	sub	r3, r3, #1
   50378:	strb	r3, [r4, #68]	; 0x44
   5037c:	add	r2, r2, #30
   50380:	ldr	r0, [r4, r2, lsl #2]
   50384:	bl	49718 <fputs@plt+0x385a4>
   50388:	ldrsb	r3, [r4, #68]	; 0x44
   5038c:	mov	r2, r3
   50390:	cmp	r7, r3
   50394:	blt	50374 <fputs@plt+0x3f200>
   50398:	mov	r0, r4
   5039c:	bl	4cd44 <fputs@plt+0x3bbd0>
   503a0:	str	r0, [sp, #52]	; 0x34
   503a4:	cmp	r0, #0
   503a8:	bne	503e8 <fputs@plt+0x3f274>
   503ac:	cmp	r9, #0
   503b0:	beq	503fc <fputs@plt+0x3f288>
   503b4:	mov	r3, #2
   503b8:	strb	r3, [r4, #66]	; 0x42
   503bc:	ldrh	r3, [r5, #18]
   503c0:	cmp	r3, r8
   503c4:	movhi	r3, #1
   503c8:	strhi	r3, [r4, #60]	; 0x3c
   503cc:	bhi	503e8 <fputs@plt+0x3f274>
   503d0:	mvn	r3, #0
   503d4:	str	r3, [r4, #60]	; 0x3c
   503d8:	ldrh	r3, [r5, #18]
   503dc:	sub	r3, r3, #1
   503e0:	ldr	r2, [sp, #24]
   503e4:	strh	r3, [r2, #80]	; 0x50
   503e8:	ldr	r0, [sp, #52]	; 0x34
   503ec:	b	50228 <fputs@plt+0x3f0b4>
   503f0:	movw	r0, #64012	; 0xfa0c
   503f4:	bl	3693c <fputs@plt+0x257c8>
   503f8:	b	50228 <fputs@plt+0x3f0b4>
   503fc:	mov	r0, r4
   50400:	bl	4a2e4 <fputs@plt+0x39170>
   50404:	str	r0, [sp, #52]	; 0x34
   50408:	ldr	r3, [sp, #20]
   5040c:	cmp	r3, #0
   50410:	movne	r3, #3
   50414:	strbne	r3, [r4, #66]	; 0x42
   50418:	b	503e8 <fputs@plt+0x3f274>
   5041c:	strd	r4, [sp, #-16]!
   50420:	str	r6, [sp, #8]
   50424:	str	lr, [sp, #12]
   50428:	mov	r4, r0
   5042c:	mov	r5, r1
   50430:	ldrb	r3, [r0, #66]	; 0x42
   50434:	cmp	r3, #1
   50438:	beq	50484 <fputs@plt+0x3f310>
   5043c:	cmp	r3, #2
   50440:	bhi	50510 <fputs@plt+0x3f39c>
   50444:	ldrb	r3, [r4, #66]	; 0x42
   50448:	cmp	r3, #0
   5044c:	moveq	r3, #1
   50450:	streq	r3, [r5]
   50454:	moveq	r0, #0
   50458:	beq	50574 <fputs@plt+0x3f400>
   5045c:	ldr	r3, [r4, #60]	; 0x3c
   50460:	cmp	r3, #0
   50464:	beq	50484 <fputs@plt+0x3f310>
   50468:	mov	r2, #1
   5046c:	strb	r2, [r4, #66]	; 0x42
   50470:	movgt	r0, #0
   50474:	strgt	r0, [r4, #60]	; 0x3c
   50478:	bgt	50574 <fputs@plt+0x3f400>
   5047c:	mov	r3, #0
   50480:	str	r3, [r4, #60]	; 0x3c
   50484:	ldrsb	r2, [r4, #68]	; 0x44
   50488:	add	r3, r2, #30
   5048c:	ldr	r1, [r4, r3, lsl #2]
   50490:	add	r2, r4, r2, lsl #1
   50494:	ldrh	r3, [r2, #80]	; 0x50
   50498:	add	r3, r3, #1
   5049c:	uxth	r3, r3
   504a0:	strh	r3, [r2, #80]	; 0x50
   504a4:	ldrh	r2, [r1, #18]
   504a8:	cmp	r2, r3
   504ac:	bhi	50564 <fputs@plt+0x3f3f0>
   504b0:	ldrb	r3, [r1, #4]
   504b4:	cmp	r3, #0
   504b8:	beq	50520 <fputs@plt+0x3f3ac>
   504bc:	ldrsb	r3, [r4, #68]	; 0x44
   504c0:	cmp	r3, #0
   504c4:	beq	50550 <fputs@plt+0x3f3dc>
   504c8:	mov	r0, r4
   504cc:	bl	4a2a0 <fputs@plt+0x3912c>
   504d0:	ldrsb	r3, [r4, #68]	; 0x44
   504d4:	add	r2, r3, #30
   504d8:	ldr	r2, [r4, r2, lsl #2]
   504dc:	add	r3, r4, r3, lsl #1
   504e0:	ldrh	r1, [r3, #80]	; 0x50
   504e4:	ldrh	r3, [r2, #18]
   504e8:	cmp	r1, r3
   504ec:	bcs	504bc <fputs@plt+0x3f348>
   504f0:	ldrb	r3, [r2, #2]
   504f4:	cmp	r3, #0
   504f8:	moveq	r0, #0
   504fc:	beq	50574 <fputs@plt+0x3f400>
   50500:	mov	r1, r5
   50504:	mov	r0, r4
   50508:	bl	50590 <fputs@plt+0x3f41c>
   5050c:	b	50574 <fputs@plt+0x3f400>
   50510:	bl	4fe3c <fputs@plt+0x3ecc8>
   50514:	cmp	r0, #0
   50518:	beq	50444 <fputs@plt+0x3f2d0>
   5051c:	b	50574 <fputs@plt+0x3f400>
   50520:	ldrb	r2, [r1, #5]
   50524:	ldr	r3, [r1, #56]	; 0x38
   50528:	add	r3, r3, r2
   5052c:	ldr	r1, [r3, #8]
   50530:	rev	r1, r1
   50534:	mov	r0, r4
   50538:	bl	49a18 <fputs@plt+0x388a4>
   5053c:	cmp	r0, #0
   50540:	bne	50574 <fputs@plt+0x3f400>
   50544:	mov	r0, r4
   50548:	bl	49b04 <fputs@plt+0x38990>
   5054c:	b	50574 <fputs@plt+0x3f400>
   50550:	mov	r3, #1
   50554:	str	r3, [r5]
   50558:	mov	r0, #0
   5055c:	strb	r0, [r4, #66]	; 0x42
   50560:	b	50574 <fputs@plt+0x3f400>
   50564:	ldrb	r3, [r1, #4]
   50568:	cmp	r3, #0
   5056c:	movne	r0, #0
   50570:	beq	50584 <fputs@plt+0x3f410>
   50574:	ldrd	r4, [sp]
   50578:	ldr	r6, [sp, #8]
   5057c:	add	sp, sp, #12
   50580:	pop	{pc}		; (ldr pc, [sp], #4)
   50584:	mov	r0, r4
   50588:	bl	49b04 <fputs@plt+0x38990>
   5058c:	b	50574 <fputs@plt+0x3f400>
   50590:	str	r4, [sp, #-8]!
   50594:	str	lr, [sp, #4]
   50598:	mov	r2, #0
   5059c:	strh	r2, [r0, #34]	; 0x22
   505a0:	ldrb	r3, [r0, #64]	; 0x40
   505a4:	bic	r3, r3, #6
   505a8:	strb	r3, [r0, #64]	; 0x40
   505ac:	str	r2, [r1]
   505b0:	ldrb	r3, [r0, #66]	; 0x42
   505b4:	cmp	r3, #1
   505b8:	bne	50604 <fputs@plt+0x3f490>
   505bc:	ldrsb	r3, [r0, #68]	; 0x44
   505c0:	add	r2, r3, #30
   505c4:	ldr	ip, [r0, r2, lsl #2]
   505c8:	add	r3, r0, r3, lsl #1
   505cc:	ldrh	lr, [r3, #80]	; 0x50
   505d0:	add	r2, lr, #1
   505d4:	uxth	r2, r2
   505d8:	strh	r2, [r3, #80]	; 0x50
   505dc:	ldrh	r4, [ip, #18]
   505e0:	cmp	r4, r2
   505e4:	bls	5060c <fputs@plt+0x3f498>
   505e8:	ldrb	r3, [ip, #4]
   505ec:	cmp	r3, #0
   505f0:	movne	r0, #0
   505f4:	beq	50618 <fputs@plt+0x3f4a4>
   505f8:	ldr	r4, [sp]
   505fc:	add	sp, sp, #4
   50600:	pop	{pc}		; (ldr pc, [sp], #4)
   50604:	bl	5041c <fputs@plt+0x3f2a8>
   50608:	b	505f8 <fputs@plt+0x3f484>
   5060c:	strh	lr, [r3, #80]	; 0x50
   50610:	bl	5041c <fputs@plt+0x3f2a8>
   50614:	b	505f8 <fputs@plt+0x3f484>
   50618:	bl	49b04 <fputs@plt+0x38990>
   5061c:	b	505f8 <fputs@plt+0x3f484>
   50620:	strd	r4, [sp, #-16]!
   50624:	str	r6, [sp, #8]
   50628:	str	lr, [sp, #12]
   5062c:	mov	r4, r0
   50630:	ldr	r5, [r0, #16]
   50634:	ldrb	r3, [r5, #66]	; 0x42
   50638:	cmp	r3, #2
   5063c:	bhi	50668 <fputs@plt+0x3f4f4>
   50640:	ldrb	r3, [r5, #66]	; 0x42
   50644:	mov	r2, #0
   50648:	str	r2, [r4, #56]	; 0x38
   5064c:	cmp	r3, #1
   50650:	moveq	r0, #0
   50654:	bne	50684 <fputs@plt+0x3f510>
   50658:	ldrd	r4, [sp]
   5065c:	ldr	r6, [sp, #8]
   50660:	add	sp, sp, #12
   50664:	pop	{pc}		; (ldr pc, [sp], #4)
   50668:	mov	r0, r5
   5066c:	bl	4fe3c <fputs@plt+0x3ecc8>
   50670:	cmp	r0, #0
   50674:	beq	50640 <fputs@plt+0x3f4cc>
   50678:	mov	r3, #0
   5067c:	str	r3, [r4, #56]	; 0x38
   50680:	b	50688 <fputs@plt+0x3f514>
   50684:	mov	r0, r2
   50688:	mov	r3, #1
   5068c:	strb	r3, [r4, #2]
   50690:	b	50658 <fputs@plt+0x3f4e4>
   50694:	str	r4, [sp, #-8]!
   50698:	str	lr, [sp, #4]
   5069c:	sub	sp, sp, #16
   506a0:	mov	r4, r0
   506a4:	add	r3, sp, #12
   506a8:	str	r3, [sp, #4]
   506ac:	mov	r1, #0
   506b0:	str	r1, [sp]
   506b4:	ldrd	r2, [r0, #40]	; 0x28
   506b8:	ldr	r0, [r0, #16]
   506bc:	bl	4f834 <fputs@plt+0x3e6c0>
   506c0:	cmp	r0, #0
   506c4:	bne	506e0 <fputs@plt+0x3f56c>
   506c8:	ldr	r0, [sp, #12]
   506cc:	cmp	r0, #0
   506d0:	moveq	r3, #0
   506d4:	strbeq	r3, [r4, #3]
   506d8:	streq	r3, [r4, #56]	; 0x38
   506dc:	bne	506f0 <fputs@plt+0x3f57c>
   506e0:	add	sp, sp, #16
   506e4:	ldr	r4, [sp]
   506e8:	add	sp, sp, #4
   506ec:	pop	{pc}		; (ldr pc, [sp], #4)
   506f0:	movw	r0, #5479	; 0x1567
   506f4:	movt	r0, #1
   506f8:	bl	3693c <fputs@plt+0x257c8>
   506fc:	b	506e0 <fputs@plt+0x3f56c>
   50700:	strd	r4, [sp, #-36]!	; 0xffffffdc
   50704:	strd	r6, [sp, #8]
   50708:	strd	r8, [sp, #16]
   5070c:	strd	sl, [sp, #24]
   50710:	str	lr, [sp, #32]
   50714:	sub	sp, sp, #84	; 0x54
   50718:	mov	r6, r0
   5071c:	str	r1, [sp, #20]
   50720:	strd	r2, [sp, #24]
   50724:	ldr	fp, [sp, #124]	; 0x7c
   50728:	ldr	r3, [sp, #136]	; 0x88
   5072c:	str	r3, [sp, #72]	; 0x48
   50730:	ldrb	r3, [r0, #66]	; 0x42
   50734:	cmp	r3, #4
   50738:	beq	507f4 <fputs@plt+0x3f680>
   5073c:	ldr	sl, [r0]
   50740:	ldr	r7, [sl, #4]
   50744:	ldrb	r3, [r0, #64]	; 0x40
   50748:	tst	r3, #32
   5074c:	bne	507fc <fputs@plt+0x3f688>
   50750:	ldr	r3, [r6, #72]	; 0x48
   50754:	cmp	r3, #0
   50758:	beq	5081c <fputs@plt+0x3f6a8>
   5075c:	ldr	r3, [sp, #72]	; 0x48
   50760:	cmp	r3, #0
   50764:	beq	508b8 <fputs@plt+0x3f744>
   50768:	ldrsb	r3, [r6, #68]	; 0x44
   5076c:	add	r3, r3, #30
   50770:	ldr	sl, [r6, r3, lsl #2]
   50774:	ldr	r2, [r7, #80]	; 0x50
   50778:	str	r2, [sp, #32]
   5077c:	mov	r3, #0
   50780:	str	r3, [sp, #64]	; 0x40
   50784:	ldr	r7, [sl, #52]	; 0x34
   50788:	str	r3, [sp, #68]	; 0x44
   5078c:	ldrb	r8, [sl, #6]
   50790:	mov	r4, r8
   50794:	ldr	r5, [sp, #128]	; 0x80
   50798:	add	r5, fp, r5
   5079c:	ldrb	r3, [sl, #3]
   507a0:	cmp	r3, #0
   507a4:	beq	507bc <fputs@plt+0x3f648>
   507a8:	cmp	r5, #127	; 0x7f
   507ac:	bhi	508e8 <fputs@plt+0x3f774>
   507b0:	strb	r5, [r2, r8]
   507b4:	mov	r4, #1
   507b8:	add	r4, r8, r4
   507bc:	ldrd	r8, [sp, #24]
   507c0:	mov	r2, r8
   507c4:	mov	r3, r9
   507c8:	ldr	r1, [sp, #32]
   507cc:	add	r0, r1, r4
   507d0:	bl	15070 <fputs@plt+0x3efc>
   507d4:	add	r4, r4, r0
   507d8:	ldrb	r3, [sl, #2]
   507dc:	cmp	r3, #0
   507e0:	bne	50904 <fputs@plt+0x3f790>
   507e4:	mov	r5, r8
   507e8:	str	fp, [sp, #36]	; 0x24
   507ec:	mov	fp, r8
   507f0:	b	50914 <fputs@plt+0x3f7a0>
   507f4:	ldr	r0, [r0, #60]	; 0x3c
   507f8:	b	50b50 <fputs@plt+0x3f9dc>
   507fc:	mov	r2, r0
   50800:	ldr	r1, [r0, #52]	; 0x34
   50804:	mov	r0, r7
   50808:	bl	4f120 <fputs@plt+0x3dfac>
   5080c:	str	r0, [sp, #76]	; 0x4c
   50810:	cmp	r0, #0
   50814:	beq	50750 <fputs@plt+0x3f5dc>
   50818:	b	50b50 <fputs@plt+0x3f9dc>
   5081c:	str	r3, [sp]
   50820:	ldrd	r8, [sp, #24]
   50824:	mov	r2, r8
   50828:	mov	r3, r9
   5082c:	mov	r0, sl
   50830:	bl	171c8 <fputs@plt+0x6054>
   50834:	ldrb	r3, [r6, #64]	; 0x40
   50838:	ubfx	r3, r3, #1, #1
   5083c:	cmp	r8, #1
   50840:	sbcs	r2, r9, #0
   50844:	movlt	r3, #0
   50848:	andge	r3, r3, #1
   5084c:	cmp	r3, #0
   50850:	bne	50890 <fputs@plt+0x3f71c>
   50854:	ldr	r3, [sp, #72]	; 0x48
   50858:	cmp	r3, #0
   5085c:	bne	50768 <fputs@plt+0x3f5f4>
   50860:	add	r3, sp, #72	; 0x48
   50864:	str	r3, [sp, #4]
   50868:	ldr	r3, [sp, #132]	; 0x84
   5086c:	str	r3, [sp]
   50870:	ldrd	r2, [sp, #24]
   50874:	mov	r1, #0
   50878:	mov	r0, r6
   5087c:	bl	4f834 <fputs@plt+0x3e6c0>
   50880:	str	r0, [sp, #76]	; 0x4c
   50884:	cmp	r0, #0
   50888:	beq	50768 <fputs@plt+0x3f5f4>
   5088c:	b	50b50 <fputs@plt+0x3f9dc>
   50890:	ldrd	r2, [sp, #24]
   50894:	subs	r4, r2, #1
   50898:	sbc	r5, r3, #0
   5089c:	ldrd	r2, [r6, #16]
   508a0:	cmp	r3, r5
   508a4:	cmpeq	r2, r4
   508a8:	mvneq	r3, #0
   508ac:	streq	r3, [sp, #72]	; 0x48
   508b0:	bne	50854 <fputs@plt+0x3f6e0>
   508b4:	b	50768 <fputs@plt+0x3f5f4>
   508b8:	add	r3, sp, #72	; 0x48
   508bc:	str	r3, [sp, #4]
   508c0:	ldr	r3, [sp, #132]	; 0x84
   508c4:	str	r3, [sp]
   508c8:	ldrd	r2, [sp, #24]
   508cc:	ldr	r1, [sp, #20]
   508d0:	mov	r0, r6
   508d4:	bl	4fd48 <fputs@plt+0x3ebd4>
   508d8:	str	r0, [sp, #76]	; 0x4c
   508dc:	cmp	r0, #0
   508e0:	beq	50768 <fputs@plt+0x3f5f4>
   508e4:	b	50b50 <fputs@plt+0x3f9dc>
   508e8:	mov	r2, r5
   508ec:	asr	r3, r5, #31
   508f0:	ldr	r1, [sp, #32]
   508f4:	add	r0, r1, r8
   508f8:	bl	15070 <fputs@plt+0x3efc>
   508fc:	uxtb	r4, r0
   50900:	b	507b8 <fputs@plt+0x3f644>
   50904:	ldr	r3, [sp, #120]	; 0x78
   50908:	str	r3, [sp, #20]
   5090c:	mov	r3, #0
   50910:	str	r3, [sp, #36]	; 0x24
   50914:	ldrh	r3, [sl, #10]
   50918:	cmp	r3, r5
   5091c:	blt	50958 <fputs@plt+0x3f7e4>
   50920:	add	r3, r4, r5
   50924:	cmp	r3, #4
   50928:	movlt	r3, #4
   5092c:	str	r3, [sp, #52]	; 0x34
   50930:	ldr	r3, [sp, #32]
   50934:	add	r4, r3, r4
   50938:	cmp	r5, #0
   5093c:	movle	r3, #0
   50940:	strle	r3, [sp, #24]
   50944:	ble	50b88 <fputs@plt+0x3fa14>
   50948:	ldr	r3, [sp, #32]
   5094c:	mov	r1, r3
   50950:	mov	r9, r5
   50954:	b	5099c <fputs@plt+0x3f828>
   50958:	ldrh	r1, [sl, #12]
   5095c:	sub	r0, r5, r1
   50960:	ldr	r2, [sl, #52]	; 0x34
   50964:	ldr	r2, [r2, #36]	; 0x24
   50968:	sub	r2, r2, #4
   5096c:	udiv	r9, r0, r2
   50970:	mls	r9, r2, r9, r0
   50974:	add	r9, r9, r1
   50978:	cmp	r3, r9
   5097c:	movlt	r9, r1
   50980:	add	r3, r4, r9
   50984:	add	r2, r3, #4
   50988:	str	r2, [sp, #52]	; 0x34
   5098c:	ldr	r2, [sp, #32]
   50990:	add	r3, r2, r3
   50994:	mov	r1, r3
   50998:	add	r4, r2, r4
   5099c:	mov	r3, #0
   509a0:	str	r3, [sp, #24]
   509a4:	movw	r3, #4408	; 0x1138
   509a8:	movt	r3, #10
   509ac:	str	r3, [sp, #40]	; 0x28
   509b0:	str	sl, [sp, #44]	; 0x2c
   509b4:	str	r6, [sp, #48]	; 0x30
   509b8:	mov	r6, r1
   509bc:	b	50a9c <fputs@plt+0x3f928>
   509c0:	mov	r3, #0
   509c4:	str	r3, [sp]
   509c8:	ldr	r3, [sp, #68]	; 0x44
   509cc:	add	r2, sp, #68	; 0x44
   509d0:	add	r1, sp, #64	; 0x40
   509d4:	mov	r0, r7
   509d8:	bl	4b3c4 <fputs@plt+0x3a250>
   509dc:	str	r0, [sp, #60]	; 0x3c
   509e0:	ldrb	r3, [r7, #17]
   509e4:	clz	r0, r0
   509e8:	lsr	r0, r0, #5
   509ec:	cmp	r3, #0
   509f0:	moveq	r0, #0
   509f4:	cmp	r0, #0
   509f8:	bne	50af0 <fputs@plt+0x3f97c>
   509fc:	ldr	r3, [sp, #60]	; 0x3c
   50a00:	cmp	r3, #0
   50a04:	bne	50b2c <fputs@plt+0x3f9b8>
   50a08:	ldr	r3, [sp, #68]	; 0x44
   50a0c:	rev	r3, r3
   50a10:	str	r3, [r6]
   50a14:	ldr	r0, [sp, #24]
   50a18:	bl	49718 <fputs@plt+0x385a4>
   50a1c:	ldr	r3, [sp, #64]	; 0x40
   50a20:	str	r3, [sp, #24]
   50a24:	ldr	r6, [r3, #56]	; 0x38
   50a28:	mov	r3, #0
   50a2c:	str	r3, [r6]
   50a30:	ldr	r3, [sp, #64]	; 0x40
   50a34:	ldr	r4, [r3, #56]	; 0x38
   50a38:	add	r4, r4, #4
   50a3c:	ldr	r9, [r7, #36]	; 0x24
   50a40:	sub	r9, r9, #4
   50a44:	cmp	r9, r5
   50a48:	movlt	r8, r9
   50a4c:	movge	r8, r5
   50a50:	cmp	fp, #0
   50a54:	ble	50b6c <fputs@plt+0x3f9f8>
   50a58:	cmp	r8, fp
   50a5c:	movge	r8, fp
   50a60:	mov	r2, r8
   50a64:	ldr	r1, [sp, #20]
   50a68:	mov	r0, r4
   50a6c:	bl	10fdc <memcpy@plt>
   50a70:	sub	r5, r5, r8
   50a74:	add	r4, r4, r8
   50a78:	sub	r9, r9, r8
   50a7c:	subs	fp, fp, r8
   50a80:	ldrne	r3, [sp, #20]
   50a84:	addne	r3, r3, r8
   50a88:	ldreq	fp, [sp, #36]	; 0x24
   50a8c:	ldreq	r3, [sp, #120]	; 0x78
   50a90:	str	r3, [sp, #20]
   50a94:	cmp	r5, #0
   50a98:	ble	50b80 <fputs@plt+0x3fa0c>
   50a9c:	cmp	r9, #0
   50aa0:	bne	50a44 <fputs@plt+0x3f8d0>
   50aa4:	ldr	r9, [sp, #68]	; 0x44
   50aa8:	ldrb	r3, [r7, #17]
   50aac:	cmp	r3, #0
   50ab0:	beq	509c0 <fputs@plt+0x3f84c>
   50ab4:	ldr	r3, [sp, #40]	; 0x28
   50ab8:	ldr	sl, [r3, #608]	; 0x260
   50abc:	ldr	r4, [sp, #68]	; 0x44
   50ac0:	add	r8, r4, #1
   50ac4:	str	r8, [sp, #68]	; 0x44
   50ac8:	mov	r1, r8
   50acc:	mov	r0, r7
   50ad0:	bl	1725c <fputs@plt+0x60e8>
   50ad4:	cmp	r8, r0
   50ad8:	beq	50abc <fputs@plt+0x3f948>
   50adc:	ldr	r3, [r7, #32]
   50ae0:	udiv	r3, sl, r3
   50ae4:	cmp	r4, r3
   50ae8:	beq	50abc <fputs@plt+0x3f948>
   50aec:	b	509c0 <fputs@plt+0x3f84c>
   50af0:	cmp	r9, #0
   50af4:	add	r3, sp, #60	; 0x3c
   50af8:	str	r3, [sp]
   50afc:	mov	r3, r9
   50b00:	movne	r2, #4
   50b04:	moveq	r2, #3
   50b08:	ldr	r1, [sp, #68]	; 0x44
   50b0c:	mov	r0, r7
   50b10:	bl	4bb80 <fputs@plt+0x3aa0c>
   50b14:	ldr	r3, [sp, #60]	; 0x3c
   50b18:	cmp	r3, #0
   50b1c:	beq	50a08 <fputs@plt+0x3f894>
   50b20:	ldr	r0, [sp, #64]	; 0x40
   50b24:	bl	49718 <fputs@plt+0x385a4>
   50b28:	b	509fc <fputs@plt+0x3f888>
   50b2c:	ldr	sl, [sp, #44]	; 0x2c
   50b30:	ldr	r6, [sp, #48]	; 0x30
   50b34:	ldr	r0, [sp, #24]
   50b38:	bl	49718 <fputs@plt+0x385a4>
   50b3c:	ldr	r3, [sp, #60]	; 0x3c
   50b40:	str	r3, [sp, #76]	; 0x4c
   50b44:	cmp	r3, #0
   50b48:	beq	50b98 <fputs@plt+0x3fa24>
   50b4c:	ldr	r0, [sp, #76]	; 0x4c
   50b50:	add	sp, sp, #84	; 0x54
   50b54:	ldrd	r4, [sp]
   50b58:	ldrd	r6, [sp, #8]
   50b5c:	ldrd	r8, [sp, #16]
   50b60:	ldrd	sl, [sp, #24]
   50b64:	add	sp, sp, #32
   50b68:	pop	{pc}		; (ldr pc, [sp], #4)
   50b6c:	mov	r2, r8
   50b70:	mov	r1, #0
   50b74:	mov	r0, r4
   50b78:	bl	10f40 <memset@plt>
   50b7c:	b	50a70 <fputs@plt+0x3f8fc>
   50b80:	ldr	sl, [sp, #44]	; 0x2c
   50b84:	ldr	r6, [sp, #48]	; 0x30
   50b88:	ldr	r0, [sp, #24]
   50b8c:	bl	49718 <fputs@plt+0x385a4>
   50b90:	mov	r3, #0
   50b94:	str	r3, [sp, #76]	; 0x4c
   50b98:	ldrsb	r3, [r6, #68]	; 0x44
   50b9c:	add	r3, r6, r3, lsl #1
   50ba0:	ldrh	r4, [r3, #80]	; 0x50
   50ba4:	mov	r5, r4
   50ba8:	ldr	r2, [sp, #72]	; 0x48
   50bac:	cmp	r2, #0
   50bb0:	beq	50c30 <fputs@plt+0x3fabc>
   50bb4:	cmp	r2, #0
   50bb8:	blt	50cb0 <fputs@plt+0x3fb3c>
   50bbc:	add	r3, sp, #76	; 0x4c
   50bc0:	str	r3, [sp, #8]
   50bc4:	mov	r4, #0
   50bc8:	str	r4, [sp, #4]
   50bcc:	str	r4, [sp]
   50bd0:	ldr	r3, [sp, #52]	; 0x34
   50bd4:	ldr	r2, [sp, #32]
   50bd8:	mov	r1, r5
   50bdc:	mov	r0, sl
   50be0:	bl	4ca78 <fputs@plt+0x3b904>
   50be4:	strh	r4, [r6, #34]	; 0x22
   50be8:	ldr	r3, [sp, #76]	; 0x4c
   50bec:	cmp	r3, r4
   50bf0:	bne	50b4c <fputs@plt+0x3f9d8>
   50bf4:	ldrb	r3, [sl, #1]
   50bf8:	cmp	r3, r4
   50bfc:	beq	50b4c <fputs@plt+0x3f9d8>
   50c00:	ldrb	r3, [r6, #64]	; 0x40
   50c04:	bic	r3, r3, #2
   50c08:	strb	r3, [r6, #64]	; 0x40
   50c0c:	mov	r0, r6
   50c10:	bl	4cd44 <fputs@plt+0x3bbd0>
   50c14:	str	r0, [sp, #76]	; 0x4c
   50c18:	ldrsb	r3, [r6, #68]	; 0x44
   50c1c:	add	r3, r3, #30
   50c20:	ldr	r2, [r6, r3, lsl #2]
   50c24:	strb	r4, [r2, #1]
   50c28:	strb	r4, [r6, #66]	; 0x42
   50c2c:	b	50b4c <fputs@plt+0x3f9d8>
   50c30:	ldr	r0, [sl, #72]	; 0x48
   50c34:	bl	465b0 <fputs@plt+0x3543c>
   50c38:	str	r0, [sp, #76]	; 0x4c
   50c3c:	cmp	r0, #0
   50c40:	bne	50b4c <fputs@plt+0x3f9d8>
   50c44:	ldr	r2, [sl, #64]	; 0x40
   50c48:	lsl	r3, r4, #1
   50c4c:	ldrh	r3, [r2, r3]
   50c50:	rev16	r3, r3
   50c54:	ldrh	r1, [sl, #20]
   50c58:	and	r3, r3, r1
   50c5c:	ldr	r1, [sl, #56]	; 0x38
   50c60:	add	r1, r1, r3
   50c64:	ldrb	r3, [sl, #4]
   50c68:	cmp	r3, #0
   50c6c:	bne	50c7c <fputs@plt+0x3fb08>
   50c70:	ldr	r3, [r1]
   50c74:	ldr	r2, [sp, #32]
   50c78:	str	r3, [r2]
   50c7c:	add	r2, sp, #68	; 0x44
   50c80:	mov	r0, sl
   50c84:	bl	4c87c <fputs@plt+0x3b708>
   50c88:	str	r0, [sp, #76]	; 0x4c
   50c8c:	add	r3, sp, #76	; 0x4c
   50c90:	ldrh	r2, [sp, #68]	; 0x44
   50c94:	mov	r1, r4
   50c98:	mov	r0, sl
   50c9c:	bl	372a4 <fputs@plt+0x26130>
   50ca0:	ldr	r3, [sp, #76]	; 0x4c
   50ca4:	cmp	r3, #0
   50ca8:	beq	50bbc <fputs@plt+0x3fa48>
   50cac:	b	50b4c <fputs@plt+0x3f9d8>
   50cb0:	ldrh	r2, [sl, #18]
   50cb4:	cmp	r2, #0
   50cb8:	beq	50bbc <fputs@plt+0x3fa48>
   50cbc:	add	r4, r4, #1
   50cc0:	uxth	r1, r4
   50cc4:	strh	r1, [r3, #80]	; 0x50
   50cc8:	mov	r5, r1
   50ccc:	b	50bbc <fputs@plt+0x3fa48>
   50cd0:	ldrb	ip, [r0, #66]	; 0x42
   50cd4:	cmp	ip, #0
   50cd8:	beq	50d40 <fputs@plt+0x3fbcc>
   50cdc:	strd	r4, [sp, #-20]!	; 0xffffffec
   50ce0:	strd	r6, [sp, #8]
   50ce4:	str	lr, [sp, #16]
   50ce8:	sub	sp, sp, #12
   50cec:	mov	r6, r3
   50cf0:	mov	r7, r2
   50cf4:	mov	r5, r1
   50cf8:	mov	r4, r0
   50cfc:	cmp	ip, #2
   50d00:	bls	50d10 <fputs@plt+0x3fb9c>
   50d04:	bl	4fe3c <fputs@plt+0x3ecc8>
   50d08:	cmp	r0, #0
   50d0c:	bne	50d2c <fputs@plt+0x3fbb8>
   50d10:	mov	r3, #0
   50d14:	str	r3, [sp]
   50d18:	mov	r3, r6
   50d1c:	mov	r2, r7
   50d20:	mov	r1, r5
   50d24:	mov	r0, r4
   50d28:	bl	4eb7c <fputs@plt+0x3da08>
   50d2c:	add	sp, sp, #12
   50d30:	ldrd	r4, [sp]
   50d34:	ldrd	r6, [sp, #8]
   50d38:	add	sp, sp, #16
   50d3c:	pop	{pc}		; (ldr pc, [sp], #4)
   50d40:	mov	r0, #4
   50d44:	bx	lr
   50d48:	strd	r4, [sp, #-20]!	; 0xffffffec
   50d4c:	strd	r6, [sp, #8]
   50d50:	str	lr, [sp, #16]
   50d54:	sub	sp, sp, #12
   50d58:	mov	r4, r0
   50d5c:	mov	r5, r1
   50d60:	mov	r6, r2
   50d64:	mov	r7, r3
   50d68:	ldrb	r3, [r0, #66]	; 0x42
   50d6c:	cmp	r3, #2
   50d70:	bhi	50d98 <fputs@plt+0x3fc24>
   50d74:	ldrb	r3, [r4, #66]	; 0x42
   50d78:	cmp	r3, #1
   50d7c:	movne	r0, #4
   50d80:	beq	50da8 <fputs@plt+0x3fc34>
   50d84:	add	sp, sp, #12
   50d88:	ldrd	r4, [sp]
   50d8c:	ldrd	r6, [sp, #8]
   50d90:	add	sp, sp, #16
   50d94:	pop	{pc}		; (ldr pc, [sp], #4)
   50d98:	bl	4fe3c <fputs@plt+0x3ecc8>
   50d9c:	cmp	r0, #0
   50da0:	beq	50d74 <fputs@plt+0x3fc00>
   50da4:	b	50d84 <fputs@plt+0x3fc10>
   50da8:	mov	r2, r4
   50dac:	ldr	r1, [r4, #52]	; 0x34
   50db0:	ldr	r0, [r4, #4]
   50db4:	bl	4f120 <fputs@plt+0x3dfac>
   50db8:	ldrb	r3, [r4, #64]	; 0x40
   50dbc:	tst	r3, #1
   50dc0:	moveq	r0, #8
   50dc4:	beq	50d84 <fputs@plt+0x3fc10>
   50dc8:	mov	r3, #1
   50dcc:	str	r3, [sp]
   50dd0:	mov	r3, r7
   50dd4:	mov	r2, r6
   50dd8:	mov	r1, r5
   50ddc:	mov	r0, r4
   50de0:	bl	4eb7c <fputs@plt+0x3da08>
   50de4:	b	50d84 <fputs@plt+0x3fc10>
   50de8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   50dec:	strd	r6, [sp, #8]
   50df0:	strd	r8, [sp, #16]
   50df4:	str	lr, [sp, #24]
   50df8:	sub	sp, sp, #12
   50dfc:	mov	r7, r0
   50e00:	mov	r8, r1
   50e04:	mov	r5, r2
   50e08:	mov	r9, r3
   50e0c:	ldr	r4, [sp, #40]	; 0x28
   50e10:	mov	r3, #1
   50e14:	strh	r3, [r4, #8]
   50e18:	add	r1, r2, #2
   50e1c:	mov	r0, r4
   50e20:	bl	2be94 <fputs@plt+0x1ad20>
   50e24:	subs	r6, r0, #0
   50e28:	bne	50e80 <fputs@plt+0x3fd0c>
   50e2c:	cmp	r9, #0
   50e30:	beq	50e9c <fputs@plt+0x3fd28>
   50e34:	mov	r3, #0
   50e38:	str	r3, [sp]
   50e3c:	ldr	r3, [r4, #16]
   50e40:	mov	r2, r5
   50e44:	mov	r1, r8
   50e48:	mov	r0, r7
   50e4c:	bl	4eb7c <fputs@plt+0x3da08>
   50e50:	mov	r6, r0
   50e54:	cmp	r6, #0
   50e58:	bne	50eb8 <fputs@plt+0x3fd44>
   50e5c:	ldr	r3, [r4, #16]
   50e60:	mov	r2, #0
   50e64:	strb	r2, [r3, r5]
   50e68:	ldr	r3, [r4, #16]
   50e6c:	add	r3, r3, r5
   50e70:	strb	r2, [r3, #1]
   50e74:	mov	r3, #528	; 0x210
   50e78:	strh	r3, [r4, #8]
   50e7c:	str	r5, [r4, #12]
   50e80:	mov	r0, r6
   50e84:	add	sp, sp, #12
   50e88:	ldrd	r4, [sp]
   50e8c:	ldrd	r6, [sp, #8]
   50e90:	ldrd	r8, [sp, #16]
   50e94:	add	sp, sp, #24
   50e98:	pop	{pc}		; (ldr pc, [sp], #4)
   50e9c:	ldr	r3, [r4, #16]
   50ea0:	mov	r2, r5
   50ea4:	mov	r1, r8
   50ea8:	mov	r0, r7
   50eac:	bl	50cd0 <fputs@plt+0x3fb5c>
   50eb0:	mov	r6, r0
   50eb4:	b	50e54 <fputs@plt+0x3fce0>
   50eb8:	mov	r0, r4
   50ebc:	bl	23374 <fputs@plt+0x12200>
   50ec0:	b	50e80 <fputs@plt+0x3fd0c>
   50ec4:	strd	r4, [sp, #-12]!
   50ec8:	str	lr, [sp, #8]
   50ecc:	sub	sp, sp, #12
   50ed0:	ldr	r4, [sp, #24]
   50ed4:	cmp	r3, #0
   50ed8:	ldr	lr, [r0, #24]
   50edc:	ldrsb	ip, [r0, #68]	; 0x44
   50ee0:	add	ip, ip, #30
   50ee4:	ldr	ip, [r0, ip, lsl #2]
   50ee8:	ldr	ip, [ip, #60]	; 0x3c
   50eec:	sub	ip, ip, lr
   50ef0:	ldrh	r5, [r0, #32]
   50ef4:	cmp	ip, r5
   50ef8:	movcs	ip, r5
   50efc:	add	r5, r1, r2
   50f00:	cmp	r5, ip
   50f04:	bhi	50f30 <fputs@plt+0x3fdbc>
   50f08:	add	lr, lr, r1
   50f0c:	str	lr, [r4, #16]
   50f10:	movw	r3, #4112	; 0x1010
   50f14:	strh	r3, [r4, #8]
   50f18:	str	r2, [r4, #12]
   50f1c:	mov	r0, #0
   50f20:	add	sp, sp, #12
   50f24:	ldrd	r4, [sp]
   50f28:	add	sp, sp, #8
   50f2c:	pop	{pc}		; (ldr pc, [sp], #4)
   50f30:	str	r4, [sp]
   50f34:	bl	50de8 <fputs@plt+0x3fc74>
   50f38:	b	50f20 <fputs@plt+0x3fdac>
   50f3c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   50f40:	strd	r6, [sp, #8]
   50f44:	strd	r8, [sp, #16]
   50f48:	str	sl, [sp, #24]
   50f4c:	str	lr, [sp, #28]
   50f50:	sub	sp, sp, #32
   50f54:	ldr	r5, [r0, #44]	; 0x2c
   50f58:	cmp	r5, #0
   50f5c:	bne	50fdc <fputs@plt+0x3fe68>
   50f60:	mov	r6, r1
   50f64:	mov	r4, r0
   50f68:	ldr	r3, [r0, #216]	; 0xd8
   50f6c:	cmp	r3, #0
   50f70:	beq	50ffc <fputs@plt+0x3fe88>
   50f74:	ldrb	r3, [r4, #7]
   50f78:	cmp	r3, #0
   50f7c:	bne	50fa4 <fputs@plt+0x3fe30>
   50f80:	ldr	r3, [r4, #68]	; 0x44
   50f84:	ldr	r3, [r3]
   50f88:	cmp	r3, #0
   50f8c:	beq	50f9c <fputs@plt+0x3fe28>
   50f90:	ldrb	r3, [r4, #5]
   50f94:	cmp	r3, #4
   50f98:	bne	51014 <fputs@plt+0x3fea0>
   50f9c:	ldrd	r2, [r4, #80]	; 0x50
   50fa0:	strd	r2, [r4, #88]	; 0x58
   50fa4:	ldr	r1, [r4, #212]	; 0xd4
   50fa8:	ldr	r3, [r1]
   50fac:	cmp	r3, #0
   50fb0:	beq	50fcc <fputs@plt+0x3fe58>
   50fb4:	ldrh	r2, [r3, #24]
   50fb8:	bic	r2, r2, #8
   50fbc:	strh	r2, [r3, #24]
   50fc0:	ldr	r3, [r3, #32]
   50fc4:	cmp	r3, #0
   50fc8:	bne	50fb4 <fputs@plt+0x3fe40>
   50fcc:	ldr	r3, [r1, #4]
   50fd0:	str	r3, [r1, #8]
   50fd4:	mov	r3, #4
   50fd8:	strb	r3, [r4, #17]
   50fdc:	mov	r0, r5
   50fe0:	add	sp, sp, #32
   50fe4:	ldrd	r4, [sp]
   50fe8:	ldrd	r6, [sp, #8]
   50fec:	ldrd	r8, [sp, #16]
   50ff0:	ldr	sl, [sp, #24]
   50ff4:	add	sp, sp, #28
   50ff8:	pop	{pc}		; (ldr pc, [sp], #4)
   50ffc:	mov	r1, #4
   51000:	bl	16adc <fputs@plt+0x5968>
   51004:	cmp	r0, #0
   51008:	beq	50f74 <fputs@plt+0x3fe00>
   5100c:	mov	r5, r0
   51010:	b	50fdc <fputs@plt+0x3fe68>
   51014:	ldr	r0, [r4, #64]	; 0x40
   51018:	bl	13a10 <fputs@plt+0x289c>
   5101c:	mov	r7, r0
   51020:	ands	sl, r0, #512	; 0x200
   51024:	beq	5103c <fputs@plt+0x3fec8>
   51028:	tst	r0, #1024	; 0x400
   5102c:	beq	51168 <fputs@plt+0x3fff4>
   51030:	ldrd	r2, [r4, #80]	; 0x50
   51034:	strd	r2, [r4, #88]	; 0x58
   51038:	b	50fa4 <fputs@plt+0x3fe30>
   5103c:	movw	r3, #32968	; 0x80c8
   51040:	movt	r3, #8
   51044:	movw	r2, #2676	; 0xa74
   51048:	add	r2, r3, r2
   5104c:	ldrd	r2, [r2]
   51050:	strd	r2, [sp, #20]
   51054:	ldr	r3, [r4, #48]	; 0x30
   51058:	rev	r3, r3
   5105c:	str	r3, [sp, #28]
   51060:	mov	r0, r4
   51064:	bl	168c0 <fputs@plt+0x574c>
   51068:	mov	r8, r0
   5106c:	mov	r9, r1
   51070:	strd	r8, [sp]
   51074:	mov	r2, #8
   51078:	add	r1, sp, #12
   5107c:	ldr	r0, [r4, #68]	; 0x44
   51080:	bl	13910 <fputs@plt+0x279c>
   51084:	cmp	r0, #0
   51088:	bne	510f0 <fputs@plt+0x3ff7c>
   5108c:	mov	r2, #8
   51090:	ldr	r1, [pc, #316]	; 511d4 <fputs@plt+0x40060>
   51094:	add	r0, sp, #12
   51098:	bl	10ea4 <memcmp@plt>
   5109c:	cmp	r0, #0
   510a0:	beq	510dc <fputs@plt+0x3ff68>
   510a4:	ldrb	r3, [r4, #8]
   510a8:	cmp	r3, #0
   510ac:	beq	51140 <fputs@plt+0x3ffcc>
   510b0:	tst	r7, #1024	; 0x400
   510b4:	beq	51108 <fputs@plt+0x3ff94>
   510b8:	ldrd	r2, [r4, #88]	; 0x58
   510bc:	strd	r2, [sp]
   510c0:	mov	r2, #12
   510c4:	add	r1, sp, #20
   510c8:	ldr	r0, [r4, #68]	; 0x44
   510cc:	bl	13940 <fputs@plt+0x27cc>
   510d0:	cmp	r0, #0
   510d4:	beq	51190 <fputs@plt+0x4001c>
   510d8:	b	51100 <fputs@plt+0x3ff8c>
   510dc:	strd	r8, [sp]
   510e0:	mov	r2, #1
   510e4:	ldr	r1, [pc, #236]	; 511d8 <fputs@plt+0x40064>
   510e8:	ldr	r0, [r4, #68]	; 0x44
   510ec:	bl	13940 <fputs@plt+0x27cc>
   510f0:	movw	r3, #522	; 0x20a
   510f4:	cmp	r0, #0
   510f8:	cmpne	r0, r3
   510fc:	beq	510a4 <fputs@plt+0x3ff30>
   51100:	mov	r5, r0
   51104:	b	50fdc <fputs@plt+0x3fe68>
   51108:	ldrb	r1, [r4, #12]
   5110c:	ldr	r0, [r4, #68]	; 0x44
   51110:	bl	13990 <fputs@plt+0x281c>
   51114:	cmp	r0, #0
   51118:	bne	51100 <fputs@plt+0x3ff8c>
   5111c:	ldrd	r2, [r4, #88]	; 0x58
   51120:	strd	r2, [sp]
   51124:	mov	r2, #12
   51128:	add	r1, sp, #20
   5112c:	ldr	r0, [r4, #68]	; 0x44
   51130:	bl	13940 <fputs@plt+0x27cc>
   51134:	cmp	r0, #0
   51138:	beq	51168 <fputs@plt+0x3fff4>
   5113c:	b	51100 <fputs@plt+0x3ff8c>
   51140:	ldrd	r2, [r4, #88]	; 0x58
   51144:	strd	r2, [sp]
   51148:	mov	r2, #12
   5114c:	add	r1, sp, #20
   51150:	ldr	r0, [r4, #68]	; 0x44
   51154:	bl	13940 <fputs@plt+0x27cc>
   51158:	cmp	r0, #0
   5115c:	bne	51100 <fputs@plt+0x3ff8c>
   51160:	tst	r7, #1024	; 0x400
   51164:	bne	51190 <fputs@plt+0x4001c>
   51168:	ldrb	r3, [r4, #12]
   5116c:	cmp	r3, #3
   51170:	movne	r1, r5
   51174:	moveq	r1, #16
   51178:	orr	r1, r3, r1
   5117c:	ldr	r0, [r4, #68]	; 0x44
   51180:	bl	13990 <fputs@plt+0x281c>
   51184:	cmp	r0, #0
   51188:	movne	r5, r0
   5118c:	bne	50fdc <fputs@plt+0x3fe68>
   51190:	ldrd	r2, [r4, #80]	; 0x50
   51194:	strd	r2, [r4, #88]	; 0x58
   51198:	adds	r1, r6, #0
   5119c:	movne	r1, #1
   511a0:	cmp	sl, #0
   511a4:	moveq	sl, r1
   511a8:	movne	sl, #0
   511ac:	cmp	sl, #0
   511b0:	beq	50fa4 <fputs@plt+0x3fe30>
   511b4:	mov	r3, #0
   511b8:	str	r3, [r4, #48]	; 0x30
   511bc:	mov	r0, r4
   511c0:	bl	45fd8 <fputs@plt+0x34e64>
   511c4:	cmp	r0, #0
   511c8:	beq	50fa4 <fputs@plt+0x3fe30>
   511cc:	mov	r5, r0
   511d0:	b	50fdc <fputs@plt+0x3fe68>
   511d4:	andeq	r8, r8, ip, lsr fp
   511d8:	andeq	r8, r8, r8, asr #30
   511dc:	strd	r4, [sp, #-16]!
   511e0:	str	r6, [sp, #8]
   511e4:	str	lr, [sp, #12]
   511e8:	mov	r4, r0
   511ec:	ldr	r0, [r0, #44]	; 0x2c
   511f0:	cmp	r0, #0
   511f4:	movne	r0, #0
   511f8:	bne	512b8 <fputs@plt+0x40144>
   511fc:	mov	r5, r1
   51200:	ldrb	r3, [r4, #21]
   51204:	cmp	r3, #0
   51208:	beq	51260 <fputs@plt+0x400ec>
   5120c:	tst	r3, #3
   51210:	bne	512b8 <fputs@plt+0x40144>
   51214:	ldrh	r3, [r1, #24]
   51218:	tst	r3, #8
   5121c:	bne	512b8 <fputs@plt+0x40144>
   51220:	mov	r3, #0
   51224:	str	r3, [r1, #12]
   51228:	ldr	r3, [r4, #216]	; 0xd8
   5122c:	cmp	r3, #0
   51230:	beq	51280 <fputs@plt+0x4010c>
   51234:	mov	r0, r5
   51238:	bl	22f3c <fputs@plt+0x11dc8>
   5123c:	subs	r6, r0, #0
   51240:	bne	512ac <fputs@plt+0x40138>
   51244:	mov	r3, #0
   51248:	mov	r2, r3
   5124c:	mov	r1, r5
   51250:	mov	r0, r4
   51254:	bl	468bc <fputs@plt+0x35748>
   51258:	mov	r6, r0
   5125c:	b	5129c <fputs@plt+0x40128>
   51260:	mov	r3, #0
   51264:	str	r3, [r1, #12]
   51268:	ldr	r3, [r4, #216]	; 0xd8
   5126c:	cmp	r3, #0
   51270:	bne	51234 <fputs@plt+0x400c0>
   51274:	ldrh	r3, [r1, #24]
   51278:	tst	r3, #8
   5127c:	bne	512c8 <fputs@plt+0x40154>
   51280:	ldrb	r3, [r4, #17]
   51284:	cmp	r3, #3
   51288:	beq	512c8 <fputs@plt+0x40154>
   5128c:	mov	r1, r5
   51290:	mov	r0, r4
   51294:	bl	47208 <fputs@plt+0x36094>
   51298:	mov	r6, r0
   5129c:	cmp	r6, #0
   512a0:	bne	512ac <fputs@plt+0x40138>
   512a4:	mov	r0, r5
   512a8:	bl	162c4 <fputs@plt+0x5150>
   512ac:	mov	r1, r6
   512b0:	mov	r0, r4
   512b4:	bl	16918 <fputs@plt+0x57a4>
   512b8:	ldrd	r4, [sp]
   512bc:	ldr	r6, [sp, #8]
   512c0:	add	sp, sp, #12
   512c4:	pop	{pc}		; (ldr pc, [sp], #4)
   512c8:	mov	r1, #1
   512cc:	mov	r0, r4
   512d0:	bl	50f3c <fputs@plt+0x3fdc8>
   512d4:	subs	r6, r0, #0
   512d8:	bne	512ac <fputs@plt+0x40138>
   512dc:	b	5128c <fputs@plt+0x40118>
   512e0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   512e4:	strd	r6, [sp, #8]
   512e8:	strd	r8, [sp, #16]
   512ec:	strd	sl, [sp, #24]
   512f0:	str	lr, [sp, #32]
   512f4:	sub	sp, sp, #36	; 0x24
   512f8:	ldr	r5, [r0, #44]	; 0x2c
   512fc:	cmp	r5, #0
   51300:	bne	51388 <fputs@plt+0x40214>
   51304:	ldrb	r3, [r0, #17]
   51308:	cmp	r3, #2
   5130c:	bls	51388 <fputs@plt+0x40214>
   51310:	str	r2, [sp, #8]
   51314:	mov	r6, r1
   51318:	mov	r4, r0
   5131c:	ldrb	r3, [r0, #16]
   51320:	cmp	r3, #0
   51324:	bne	513a8 <fputs@plt+0x40234>
   51328:	ldr	r3, [r0, #216]	; 0xd8
   5132c:	cmp	r3, #0
   51330:	beq	513f8 <fputs@plt+0x40284>
   51334:	ldr	r0, [r0, #212]	; 0xd4
   51338:	bl	1cb20 <fputs@plt+0xb9ac>
   5133c:	mov	r3, #0
   51340:	str	r3, [sp, #24]
   51344:	subs	r1, r0, #0
   51348:	beq	513cc <fputs@plt+0x40258>
   5134c:	mov	r3, #1
   51350:	ldr	r2, [r4, #28]
   51354:	mov	r0, r4
   51358:	bl	468bc <fputs@plt+0x35748>
   5135c:	mov	r6, r0
   51360:	ldr	r0, [sp, #24]
   51364:	bl	4930c <fputs@plt+0x38198>
   51368:	cmp	r6, #0
   5136c:	beq	513ec <fputs@plt+0x40278>
   51370:	cmp	r6, #0
   51374:	bne	516c0 <fputs@plt+0x4054c>
   51378:	ldr	r3, [r4, #216]	; 0xd8
   5137c:	cmp	r3, #0
   51380:	moveq	r3, #5
   51384:	strbeq	r3, [r4, #17]
   51388:	mov	r0, r5
   5138c:	add	sp, sp, #36	; 0x24
   51390:	ldrd	r4, [sp]
   51394:	ldrd	r6, [sp, #8]
   51398:	ldrd	r8, [sp, #16]
   5139c:	ldrd	sl, [sp, #24]
   513a0:	add	sp, sp, #32
   513a4:	pop	{pc}		; (ldr pc, [sp], #4)
   513a8:	ldr	r3, [r0, #96]	; 0x60
   513ac:	cmp	r3, #0
   513b0:	beq	51378 <fputs@plt+0x40204>
   513b4:	mov	r2, #1
   513b8:	str	r2, [r3, #16]
   513bc:	ldr	r3, [r3, #44]	; 0x2c
   513c0:	cmp	r3, #0
   513c4:	bne	513b8 <fputs@plt+0x40244>
   513c8:	b	51378 <fputs@plt+0x40204>
   513cc:	add	r2, sp, #24
   513d0:	mov	r1, #1
   513d4:	mov	r0, r4
   513d8:	bl	48c40 <fputs@plt+0x37acc>
   513dc:	ldr	r1, [sp, #24]
   513e0:	mov	r3, #0
   513e4:	str	r3, [r1, #12]
   513e8:	b	5134c <fputs@plt+0x401d8>
   513ec:	ldr	r0, [r4, #212]	; 0xd4
   513f0:	bl	16318 <fputs@plt+0x51a4>
   513f4:	b	51370 <fputs@plt+0x401fc>
   513f8:	ldrb	r3, [r0, #19]
   513fc:	cmp	r3, #0
   51400:	bne	51410 <fputs@plt+0x4029c>
   51404:	ldr	r3, [r0, #28]
   51408:	cmp	r3, #0
   5140c:	bne	514c8 <fputs@plt+0x40354>
   51410:	cmp	r6, #0
   51414:	beq	51618 <fputs@plt+0x404a4>
   51418:	ldrb	r3, [r4, #5]
   5141c:	cmp	r3, #4
   51420:	beq	51618 <fputs@plt+0x404a4>
   51424:	ldr	r9, [r4, #68]	; 0x44
   51428:	ldr	r3, [r9]
   5142c:	cmp	r3, #0
   51430:	beq	51618 <fputs@plt+0x404a4>
   51434:	mov	r3, #1
   51438:	strb	r3, [r4, #20]
   5143c:	ldrb	r3, [r6]
   51440:	cmp	r3, #0
   51444:	beq	5151c <fputs@plt+0x403a8>
   51448:	mov	r2, r6
   5144c:	mov	r7, r5
   51450:	mov	r8, #0
   51454:	add	r8, r8, r3
   51458:	add	r7, r7, #1
   5145c:	str	r7, [sp, #12]
   51460:	ldrb	r3, [r2, #1]!
   51464:	cmp	r3, #0
   51468:	bne	51454 <fputs@plt+0x402e0>
   5146c:	ldrb	r3, [r4, #8]
   51470:	cmp	r3, #0
   51474:	beq	51484 <fputs@plt+0x40310>
   51478:	mov	r0, r4
   5147c:	bl	168c0 <fputs@plt+0x574c>
   51480:	strd	r0, [r4, #80]	; 0x50
   51484:	ldr	sl, [r4, #80]	; 0x50
   51488:	ldr	fp, [r4, #84]	; 0x54
   5148c:	movw	r3, #4408	; 0x1138
   51490:	movt	r3, #10
   51494:	ldr	r3, [r3, #608]	; 0x260
   51498:	ldr	r2, [r4, #160]	; 0xa0
   5149c:	sdiv	r3, r3, r2
   514a0:	add	r3, r3, #1
   514a4:	str	r3, [sp]
   514a8:	mov	r2, sl
   514ac:	mov	r3, fp
   514b0:	mov	r0, r9
   514b4:	bl	1fa7c <fputs@plt+0xe908>
   514b8:	cmp	r0, #0
   514bc:	beq	51530 <fputs@plt+0x403bc>
   514c0:	mov	r5, r0
   514c4:	b	51388 <fputs@plt+0x40214>
   514c8:	mov	r3, #0
   514cc:	add	r2, sp, #24
   514d0:	mov	r1, #1
   514d4:	bl	48c40 <fputs@plt+0x37acc>
   514d8:	subs	r7, r0, #0
   514dc:	beq	514f0 <fputs@plt+0x4037c>
   514e0:	ldr	r0, [sp, #24]
   514e4:	bl	4930c <fputs@plt+0x38198>
   514e8:	mov	r5, r7
   514ec:	b	51388 <fputs@plt+0x40214>
   514f0:	ldr	r0, [sp, #24]
   514f4:	bl	465b0 <fputs@plt+0x3543c>
   514f8:	subs	r7, r0, #0
   514fc:	bne	514e0 <fputs@plt+0x4036c>
   51500:	ldr	r0, [sp, #24]
   51504:	bl	20be8 <fputs@plt+0xfa74>
   51508:	mov	r3, #1
   5150c:	strb	r3, [r4, #19]
   51510:	ldr	r0, [sp, #24]
   51514:	bl	4930c <fputs@plt+0x38198>
   51518:	b	51410 <fputs@plt+0x4029c>
   5151c:	mov	r7, r5
   51520:	mov	r3, #0
   51524:	str	r3, [sp, #12]
   51528:	mov	r8, r3
   5152c:	b	5146c <fputs@plt+0x402f8>
   51530:	adds	r3, sl, #4
   51534:	str	r3, [sp, #16]
   51538:	adc	r3, fp, #0
   5153c:	str	r3, [sp, #20]
   51540:	ldrd	sl, [sp, #16]
   51544:	strd	sl, [sp]
   51548:	mov	r2, r7
   5154c:	mov	r1, r6
   51550:	ldr	r0, [r4, #68]	; 0x44
   51554:	bl	13940 <fputs@plt+0x27cc>
   51558:	cmp	r0, #0
   5155c:	bne	514c0 <fputs@plt+0x4034c>
   51560:	adds	sl, sl, r7
   51564:	adc	fp, fp, r7, asr #31
   51568:	ldr	r3, [sp, #12]
   5156c:	str	r3, [sp]
   51570:	mov	r2, sl
   51574:	mov	r3, fp
   51578:	ldr	r0, [r4, #68]	; 0x44
   5157c:	bl	1fa7c <fputs@plt+0xe908>
   51580:	cmp	r0, #0
   51584:	bne	514c0 <fputs@plt+0x4034c>
   51588:	str	r8, [sp]
   5158c:	adds	r2, sl, #4
   51590:	adc	r3, fp, #0
   51594:	ldr	r0, [r4, #68]	; 0x44
   51598:	bl	1fa7c <fputs@plt+0xe908>
   5159c:	cmp	r0, #0
   515a0:	bne	514c0 <fputs@plt+0x4034c>
   515a4:	adds	r2, sl, #8
   515a8:	adc	r3, fp, #0
   515ac:	str	r2, [sp]
   515b0:	str	r3, [sp, #4]
   515b4:	mov	r2, #8
   515b8:	ldr	r1, [pc, #272]	; 516d0 <fputs@plt+0x4055c>
   515bc:	ldr	r0, [r4, #68]	; 0x44
   515c0:	bl	13940 <fputs@plt+0x27cc>
   515c4:	cmp	r0, #0
   515c8:	bne	514c0 <fputs@plt+0x4034c>
   515cc:	add	r7, r7, #20
   515d0:	ldrd	r2, [r4, #80]	; 0x50
   515d4:	adds	r0, r2, r7
   515d8:	adc	r1, r3, r7, asr #31
   515dc:	strd	r0, [r4, #80]	; 0x50
   515e0:	add	r1, sp, #24
   515e4:	ldr	r0, [r4, #68]	; 0x44
   515e8:	bl	139b0 <fputs@plt+0x283c>
   515ec:	cmp	r0, #0
   515f0:	bne	514c0 <fputs@plt+0x4034c>
   515f4:	ldrd	r2, [r4, #80]	; 0x50
   515f8:	ldrd	r0, [sp, #24]
   515fc:	cmp	r2, r0
   51600:	sbcs	r1, r3, r1
   51604:	bge	51618 <fputs@plt+0x404a4>
   51608:	ldr	r0, [r4, #68]	; 0x44
   5160c:	bl	13970 <fputs@plt+0x27fc>
   51610:	cmp	r0, #0
   51614:	bne	516c8 <fputs@plt+0x40554>
   51618:	mov	r1, #0
   5161c:	mov	r0, r4
   51620:	bl	50f3c <fputs@plt+0x3fdc8>
   51624:	cmp	r0, #0
   51628:	movne	r5, r0
   5162c:	bne	51388 <fputs@plt+0x40214>
   51630:	ldr	r0, [r4, #212]	; 0xd4
   51634:	bl	1cb20 <fputs@plt+0xb9ac>
   51638:	mov	r1, r0
   5163c:	mov	r0, r4
   51640:	bl	47208 <fputs@plt+0x36094>
   51644:	cmp	r0, #0
   51648:	movne	r5, r0
   5164c:	bne	51388 <fputs@plt+0x40214>
   51650:	ldr	r0, [r4, #212]	; 0xd4
   51654:	bl	16318 <fputs@plt+0x51a4>
   51658:	ldr	r1, [r4, #28]
   5165c:	ldr	r3, [r4, #36]	; 0x24
   51660:	cmp	r1, r3
   51664:	bhi	51688 <fputs@plt+0x40514>
   51668:	ldr	r3, [sp, #8]
   5166c:	cmp	r3, #0
   51670:	bne	51378 <fputs@plt+0x40204>
   51674:	mov	r1, r6
   51678:	mov	r0, r4
   5167c:	bl	16b74 <fputs@plt+0x5a00>
   51680:	mov	r6, r0
   51684:	b	51370 <fputs@plt+0x401fc>
   51688:	movw	r3, #4408	; 0x1138
   5168c:	movt	r3, #10
   51690:	ldr	r3, [r3, #608]	; 0x260
   51694:	ldr	r2, [r4, #160]	; 0xa0
   51698:	sdiv	r3, r3, r2
   5169c:	add	r3, r3, #1
   516a0:	cmp	r3, r1
   516a4:	subeq	r1, r1, #1
   516a8:	mov	r0, r4
   516ac:	bl	1cc48 <fputs@plt+0xbad4>
   516b0:	cmp	r0, #0
   516b4:	movne	r5, r0
   516b8:	beq	51668 <fputs@plt+0x404f4>
   516bc:	b	51388 <fputs@plt+0x40214>
   516c0:	mov	r5, r6
   516c4:	b	51388 <fputs@plt+0x40214>
   516c8:	mov	r5, r0
   516cc:	b	51388 <fputs@plt+0x40214>
   516d0:	andeq	r8, r8, ip, lsr fp
   516d4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   516d8:	strd	r6, [sp, #8]
   516dc:	strd	r8, [sp, #16]
   516e0:	strd	sl, [sp, #24]
   516e4:	str	lr, [sp, #32]
   516e8:	sub	sp, sp, #4
   516ec:	ldrb	r3, [r0, #8]
   516f0:	cmp	r3, #2
   516f4:	movne	r4, #0
   516f8:	beq	5171c <fputs@plt+0x405a8>
   516fc:	mov	r0, r4
   51700:	add	sp, sp, #4
   51704:	ldrd	r4, [sp]
   51708:	ldrd	r6, [sp, #8]
   5170c:	ldrd	r8, [sp, #16]
   51710:	ldrd	sl, [sp, #24]
   51714:	add	sp, sp, #32
   51718:	pop	{pc}		; (ldr pc, [sp], #4)
   5171c:	mov	r6, r1
   51720:	ldr	r5, [r0, #4]
   51724:	ldr	r3, [r0]
   51728:	str	r3, [r5, #4]
   5172c:	ldrb	r3, [r5, #17]
   51730:	cmp	r3, #0
   51734:	bne	5175c <fputs@plt+0x405e8>
   51738:	ldrb	r3, [r5, #19]
   5173c:	cmp	r3, #0
   51740:	bne	518e8 <fputs@plt+0x40774>
   51744:	mov	r2, #0
   51748:	mov	r1, r6
   5174c:	ldr	r0, [r5]
   51750:	bl	512e0 <fputs@plt+0x4016c>
   51754:	mov	r4, r0
   51758:	b	516fc <fputs@plt+0x40588>
   5175c:	ldr	fp, [r5]
   51760:	mov	r0, r5
   51764:	bl	171a0 <fputs@plt+0x602c>
   51768:	ldrb	r3, [r5, #18]
   5176c:	cmp	r3, #0
   51770:	bne	51738 <fputs@plt+0x405c4>
   51774:	ldr	r7, [r5, #44]	; 0x2c
   51778:	mov	r1, r7
   5177c:	mov	r0, r5
   51780:	bl	1725c <fputs@plt+0x60e8>
   51784:	cmp	r0, r7
   51788:	beq	5186c <fputs@plt+0x406f8>
   5178c:	movw	r3, #4408	; 0x1138
   51790:	movt	r3, #10
   51794:	ldr	r3, [r3, #608]	; 0x260
   51798:	ldr	r2, [r5, #32]
   5179c:	udiv	r3, r3, r2
   517a0:	add	r3, r3, #1
   517a4:	cmp	r3, r7
   517a8:	beq	5186c <fputs@plt+0x406f8>
   517ac:	ldr	r3, [r5, #12]
   517b0:	ldr	r3, [r3, #56]	; 0x38
   517b4:	ldr	sl, [r3, #36]	; 0x24
   517b8:	rev	sl, sl
   517bc:	mov	r2, sl
   517c0:	mov	r1, r7
   517c4:	mov	r0, r5
   517c8:	bl	1767c <fputs@plt+0x6508>
   517cc:	mov	r8, r0
   517d0:	cmp	r0, r7
   517d4:	bhi	51884 <fputs@plt+0x40710>
   517d8:	cmp	r0, r7
   517dc:	movcs	r0, #1
   517e0:	movcs	r4, #0
   517e4:	bcs	5183c <fputs@plt+0x406c8>
   517e8:	mov	r2, #0
   517ec:	mov	r1, r2
   517f0:	mov	r0, r5
   517f4:	bl	4f120 <fputs@plt+0x3dfac>
   517f8:	subs	r4, r0, #0
   517fc:	bne	51894 <fputs@plt+0x40720>
   51800:	mov	r9, #1
   51804:	mov	r3, r9
   51808:	mov	r2, r7
   5180c:	mov	r1, r8
   51810:	mov	r0, r5
   51814:	bl	4c32c <fputs@plt+0x3b1b8>
   51818:	sub	r7, r7, #1
   5181c:	mov	r4, r0
   51820:	clz	r0, r0
   51824:	lsr	r0, r0, #5
   51828:	cmp	r8, r7
   5182c:	movcs	r3, #0
   51830:	andcc	r3, r0, #1
   51834:	cmp	r3, #0
   51838:	bne	51804 <fputs@plt+0x40690>
   5183c:	cmp	r4, #101	; 0x65
   51840:	orreq	r0, r0, #1
   51844:	cmp	sl, #0
   51848:	movne	sl, r0
   5184c:	moveq	sl, #0
   51850:	cmp	sl, #0
   51854:	bne	5189c <fputs@plt+0x40728>
   51858:	cmp	r4, #0
   5185c:	beq	51738 <fputs@plt+0x405c4>
   51860:	mov	r0, fp
   51864:	bl	48ae8 <fputs@plt+0x37974>
   51868:	b	516fc <fputs@plt+0x40588>
   5186c:	movw	r0, #59460	; 0xe844
   51870:	bl	3693c <fputs@plt+0x257c8>
   51874:	mov	r4, r0
   51878:	cmp	r4, #0
   5187c:	bne	516fc <fputs@plt+0x40588>
   51880:	b	51738 <fputs@plt+0x405c4>
   51884:	movw	r0, #59465	; 0xe849
   51888:	bl	3693c <fputs@plt+0x257c8>
   5188c:	mov	r4, r0
   51890:	b	51878 <fputs@plt+0x40704>
   51894:	mov	r0, #0
   51898:	b	5183c <fputs@plt+0x406c8>
   5189c:	ldr	r3, [r5, #12]
   518a0:	ldr	r0, [r3, #72]	; 0x48
   518a4:	bl	465b0 <fputs@plt+0x3543c>
   518a8:	mov	r4, r0
   518ac:	ldr	r3, [r5, #12]
   518b0:	ldr	r2, [r3, #56]	; 0x38
   518b4:	mov	r3, #0
   518b8:	str	r3, [r2, #32]
   518bc:	ldr	r2, [r5, #12]
   518c0:	ldr	r2, [r2, #56]	; 0x38
   518c4:	str	r3, [r2, #36]	; 0x24
   518c8:	ldr	r3, [r5, #12]
   518cc:	ldr	r3, [r3, #56]	; 0x38
   518d0:	rev	r2, r8
   518d4:	str	r2, [r3, #28]
   518d8:	mov	r3, #1
   518dc:	strb	r3, [r5, #19]
   518e0:	str	r8, [r5, #44]	; 0x2c
   518e4:	b	51858 <fputs@plt+0x406e4>
   518e8:	ldr	r3, [r5]
   518ec:	ldr	r2, [r5, #44]	; 0x2c
   518f0:	str	r2, [r3, #28]
   518f4:	b	51744 <fputs@plt+0x405d0>
   518f8:	str	r4, [sp, #-8]!
   518fc:	str	lr, [sp, #4]
   51900:	mov	r4, r0
   51904:	ldr	r3, [r0, #4]
   51908:	ldr	r2, [r0]
   5190c:	str	r2, [r3, #4]
   51910:	mov	r1, #0
   51914:	bl	516d4 <fputs@plt+0x40560>
   51918:	cmp	r0, #0
   5191c:	beq	5192c <fputs@plt+0x407b8>
   51920:	ldr	r4, [sp]
   51924:	add	sp, sp, #4
   51928:	pop	{pc}		; (ldr pc, [sp], #4)
   5192c:	mov	r1, #0
   51930:	mov	r0, r4
   51934:	bl	4a68c <fputs@plt+0x39518>
   51938:	b	51920 <fputs@plt+0x407ac>
   5193c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   51940:	strd	r6, [sp, #8]
   51944:	strd	r8, [sp, #16]
   51948:	strd	sl, [sp, #24]
   5194c:	str	lr, [sp, #32]
   51950:	sub	sp, sp, #52	; 0x34
   51954:	ldr	r3, [r0, #24]
   51958:	ldr	r2, [r3, #4]
   5195c:	ldr	r3, [r3]
   51960:	str	r3, [r2, #4]
   51964:	ldr	r6, [r0, #28]
   51968:	sub	r3, r6, #5
   5196c:	cmp	r6, #0
   51970:	cmpne	r3, #1
   51974:	bhi	51ccc <fputs@plt+0x40b58>
   51978:	mov	r8, r1
   5197c:	mov	r5, r0
   51980:	ldr	r3, [r0, #24]
   51984:	ldr	r3, [r3, #4]
   51988:	ldr	r2, [r3]
   5198c:	str	r2, [sp, #8]
   51990:	ldr	r0, [r0, #4]
   51994:	ldr	r2, [r0, #4]
   51998:	ldr	r2, [r2]
   5199c:	str	r2, [sp, #20]
   519a0:	ldr	r2, [r5]
   519a4:	cmp	r2, #0
   519a8:	beq	519b8 <fputs@plt+0x40844>
   519ac:	ldrb	r3, [r3, #20]
   519b0:	cmp	r3, #2
   519b4:	beq	51f68 <fputs@plt+0x40df4>
   519b8:	ldr	r3, [r5, #12]
   519bc:	cmp	r3, #0
   519c0:	beq	51a3c <fputs@plt+0x408c8>
   519c4:	ldr	r0, [r5, #24]
   519c8:	ldrb	r3, [r0, #8]
   519cc:	cmp	r3, #0
   519d0:	beq	51a64 <fputs@plt+0x408f0>
   519d4:	mov	r3, #0
   519d8:	str	r3, [sp, #16]
   519dc:	mov	r6, r3
   519e0:	ldr	r3, [r5, #24]
   519e4:	ldr	r3, [r3, #4]
   519e8:	ldr	r1, [r3, #32]
   519ec:	str	r1, [sp, #12]
   519f0:	ldr	r2, [r5, #4]
   519f4:	ldr	r2, [r2, #4]
   519f8:	ldr	r0, [r2, #32]
   519fc:	str	r0, [sp, #24]
   51a00:	ldr	r2, [r2]
   51a04:	ldrb	r2, [r2, #5]
   51a08:	cmp	r2, #5
   51a0c:	movne	r2, #0
   51a10:	moveq	r2, #1
   51a14:	str	r2, [sp, #28]
   51a18:	cmp	r0, r1
   51a1c:	moveq	r2, #0
   51a20:	andne	r2, r2, #1
   51a24:	cmp	r6, #0
   51a28:	movne	r2, #0
   51a2c:	cmp	r2, #0
   51a30:	movne	r6, #8
   51a34:	bne	51cb0 <fputs@plt+0x40b3c>
   51a38:	b	51fac <fputs@plt+0x40e38>
   51a3c:	mov	r1, #2
   51a40:	bl	4ab78 <fputs@plt+0x39a04>
   51a44:	subs	r6, r0, #0
   51a48:	bne	51f6c <fputs@plt+0x40df8>
   51a4c:	mov	r1, #1
   51a50:	str	r1, [r5, #12]
   51a54:	add	r2, r5, #8
   51a58:	ldr	r0, [r5, #4]
   51a5c:	bl	20d90 <fputs@plt+0xfc1c>
   51a60:	b	519c4 <fputs@plt+0x40850>
   51a64:	mov	r1, #0
   51a68:	bl	4ab78 <fputs@plt+0x39a04>
   51a6c:	mov	r6, r0
   51a70:	mov	r3, #1
   51a74:	str	r3, [sp, #16]
   51a78:	b	519e0 <fputs@plt+0x4086c>
   51a7c:	ldr	r4, [r5, #16]
   51a80:	add	r4, r4, #1
   51a84:	str	r4, [r5, #16]
   51a88:	add	r7, r7, #1
   51a8c:	cmp	r8, r7
   51a90:	movle	r3, fp
   51a94:	orrgt	r3, fp, #1
   51a98:	cmp	r3, #0
   51a9c:	beq	51b14 <fputs@plt+0x409a0>
   51aa0:	cmp	r4, r9
   51aa4:	cmpls	r6, #0
   51aa8:	bne	51b14 <fputs@plt+0x409a0>
   51aac:	ldr	r3, [r5, #24]
   51ab0:	ldr	r2, [r3, #4]
   51ab4:	ldr	r3, [sl, #608]	; 0x260
   51ab8:	ldr	r2, [r2, #32]
   51abc:	udiv	r3, r3, r2
   51ac0:	add	r3, r3, #1
   51ac4:	cmp	r3, r4
   51ac8:	moveq	r6, #0
   51acc:	beq	51a7c <fputs@plt+0x40908>
   51ad0:	mov	r3, #2
   51ad4:	add	r2, sp, #40	; 0x28
   51ad8:	mov	r1, r4
   51adc:	ldr	r0, [sp, #8]
   51ae0:	bl	48c40 <fputs@plt+0x37acc>
   51ae4:	subs	r6, r0, #0
   51ae8:	bne	51a7c <fputs@plt+0x40908>
   51aec:	mov	r3, #0
   51af0:	ldr	r2, [sp, #40]	; 0x28
   51af4:	ldr	r2, [r2, #4]
   51af8:	mov	r1, r4
   51afc:	mov	r0, r5
   51b00:	bl	46630 <fputs@plt+0x354bc>
   51b04:	mov	r6, r0
   51b08:	ldr	r0, [sp, #40]	; 0x28
   51b0c:	bl	4930c <fputs@plt+0x38198>
   51b10:	b	51a7c <fputs@plt+0x40908>
   51b14:	cmp	r6, #0
   51b18:	bne	51b94 <fputs@plt+0x40a20>
   51b1c:	str	r9, [r5, #36]	; 0x24
   51b20:	ldr	r2, [r5, #16]
   51b24:	rsb	r3, r2, #1
   51b28:	add	r3, r3, r9
   51b2c:	str	r3, [r5, #32]
   51b30:	cmp	r2, r9
   51b34:	bhi	51b9c <fputs@plt+0x40a28>
   51b38:	ldr	r3, [r5, #40]	; 0x28
   51b3c:	cmp	r3, #0
   51b40:	beq	51b70 <fputs@plt+0x409fc>
   51b44:	ldr	r3, [sp, #16]
   51b48:	cmp	r3, #0
   51b4c:	moveq	r6, r3
   51b50:	beq	51cc8 <fputs@plt+0x40b54>
   51b54:	mov	r1, #0
   51b58:	ldr	r0, [r5, #24]
   51b5c:	bl	516d4 <fputs@plt+0x40560>
   51b60:	mov	r1, #0
   51b64:	ldr	r0, [r5, #24]
   51b68:	bl	4a68c <fputs@plt+0x39518>
   51b6c:	b	51cbc <fputs@plt+0x40b48>
   51b70:	ldr	r3, [r5, #24]
   51b74:	ldr	r3, [r3, #4]
   51b78:	ldr	r3, [r3]
   51b7c:	ldr	r2, [r3, #96]	; 0x60
   51b80:	str	r2, [r5, #44]	; 0x2c
   51b84:	str	r5, [r3, #96]	; 0x60
   51b88:	mov	r3, #1
   51b8c:	str	r3, [r5, #40]	; 0x28
   51b90:	b	51b44 <fputs@plt+0x409d0>
   51b94:	cmp	r6, #101	; 0x65
   51b98:	bne	51cb0 <fputs@plt+0x40b3c>
   51b9c:	cmp	r9, #0
   51ba0:	beq	51c7c <fputs@plt+0x40b08>
   51ba4:	ldr	r2, [r5, #8]
   51ba8:	add	r2, r2, #1
   51bac:	mov	r1, #1
   51bb0:	ldr	r0, [r5, #4]
   51bb4:	bl	4b2a4 <fputs@plt+0x3a130>
   51bb8:	subs	r9, r0, #0
   51bbc:	bne	51f60 <fputs@plt+0x40dec>
   51bc0:	ldr	r0, [r5]
   51bc4:	cmp	r0, #0
   51bc8:	beq	51bd0 <fputs@plt+0x40a5c>
   51bcc:	bl	26eac <fputs@plt+0x15d38>
   51bd0:	ldr	r3, [sp, #28]
   51bd4:	cmp	r3, #0
   51bd8:	bne	51cf8 <fputs@plt+0x40b84>
   51bdc:	ldr	r3, [sp, #24]
   51be0:	ldr	r2, [sp, #12]
   51be4:	cmp	r3, r2
   51be8:	ble	51d10 <fputs@plt+0x40b9c>
   51bec:	sdiv	r2, r3, r2
   51bf0:	ldr	r3, [sp, #32]
   51bf4:	add	r3, r2, r3
   51bf8:	sub	r3, r3, #1
   51bfc:	sdiv	r3, r3, r2
   51c00:	movw	r2, #4408	; 0x1138
   51c04:	movt	r2, #10
   51c08:	ldr	r1, [r5, #4]
   51c0c:	ldr	r1, [r1, #4]
   51c10:	ldr	r2, [r2, #608]	; 0x260
   51c14:	ldr	r1, [r1, #32]
   51c18:	udiv	r2, r2, r1
   51c1c:	add	r2, r2, #1
   51c20:	cmp	r2, r3
   51c24:	subeq	r3, r3, #1
   51c28:	ldr	lr, [sp, #12]
   51c2c:	mov	sl, lr
   51c30:	asr	fp, lr, #31
   51c34:	ldr	ip, [sp, #32]
   51c38:	asr	r1, ip, #31
   51c3c:	mul	r2, ip, fp
   51c40:	mla	r2, lr, r1, r2
   51c44:	umull	r0, r1, ip, lr
   51c48:	strd	r0, [sp, #32]
   51c4c:	add	r2, r2, r1
   51c50:	str	r2, [sp, #36]	; 0x24
   51c54:	ldr	r2, [sp, #20]
   51c58:	ldr	r1, [r2, #64]	; 0x40
   51c5c:	str	r1, [sp, #28]
   51c60:	ldr	r8, [r2, #28]
   51c64:	mov	r4, r3
   51c68:	cmp	r3, r8
   51c6c:	bhi	51de0 <fputs@plt+0x40c6c>
   51c70:	movw	r7, #4408	; 0x1138
   51c74:	movt	r7, #10
   51c78:	b	51d80 <fputs@plt+0x40c0c>
   51c7c:	ldr	r3, [r5, #4]
   51c80:	ldr	r2, [r3, #4]
   51c84:	ldr	r1, [r3]
   51c88:	str	r1, [r2, #4]
   51c8c:	ldr	r2, [r3, #4]
   51c90:	mov	r1, #0
   51c94:	str	r1, [r2, #44]	; 0x2c
   51c98:	ldr	r0, [r3, #4]
   51c9c:	bl	4a870 <fputs@plt+0x396fc>
   51ca0:	mov	r6, r0
   51ca4:	cmp	r0, #101	; 0x65
   51ca8:	cmpne	r0, #0
   51cac:	beq	51cec <fputs@plt+0x40b78>
   51cb0:	ldr	r3, [sp, #16]
   51cb4:	cmp	r3, #0
   51cb8:	bne	51b54 <fputs@plt+0x409e0>
   51cbc:	movw	r3, #3082	; 0xc0a
   51cc0:	cmp	r6, r3
   51cc4:	moveq	r6, #7
   51cc8:	str	r6, [r5, #28]
   51ccc:	mov	r0, r6
   51cd0:	add	sp, sp, #52	; 0x34
   51cd4:	ldrd	r4, [sp]
   51cd8:	ldrd	r6, [sp, #8]
   51cdc:	ldrd	r8, [sp, #16]
   51ce0:	ldrd	sl, [sp, #24]
   51ce4:	add	sp, sp, #32
   51ce8:	pop	{pc}		; (ldr pc, [sp], #4)
   51cec:	mov	r3, #1
   51cf0:	str	r3, [sp, #32]
   51cf4:	b	51ba4 <fputs@plt+0x40a30>
   51cf8:	mov	r1, #2
   51cfc:	ldr	r0, [r5, #4]
   51d00:	bl	4b30c <fputs@plt+0x3a198>
   51d04:	subs	r6, r0, #0
   51d08:	beq	51bdc <fputs@plt+0x40a68>
   51d0c:	b	51cb0 <fputs@plt+0x40b3c>
   51d10:	ldr	r3, [sp, #12]
   51d14:	ldr	r2, [sp, #24]
   51d18:	sdiv	r3, r3, r2
   51d1c:	ldr	r2, [sp, #32]
   51d20:	mul	r3, r2, r3
   51d24:	ldr	r0, [sp, #20]
   51d28:	str	r3, [r0, #28]
   51d2c:	mov	r2, #0
   51d30:	mov	r1, r2
   51d34:	bl	512e0 <fputs@plt+0x4016c>
   51d38:	mov	r6, r0
   51d3c:	cmp	r6, #0
   51d40:	bne	51cb0 <fputs@plt+0x40b3c>
   51d44:	mov	r1, #0
   51d48:	ldr	r0, [r5, #4]
   51d4c:	bl	4a68c <fputs@plt+0x39518>
   51d50:	subs	r6, r0, #0
   51d54:	bne	51cb0 <fputs@plt+0x40b3c>
   51d58:	ldr	r3, [sp, #16]
   51d5c:	cmp	r3, #0
   51d60:	moveq	r6, #101	; 0x65
   51d64:	beq	51cc8 <fputs@plt+0x40b54>
   51d68:	mov	r6, #101	; 0x65
   51d6c:	b	51b54 <fputs@plt+0x409e0>
   51d70:	add	r4, r4, #1
   51d74:	cmp	r4, r8
   51d78:	cmpls	r6, #0
   51d7c:	bne	51dd8 <fputs@plt+0x40c64>
   51d80:	ldr	r3, [r5, #4]
   51d84:	ldr	r2, [r3, #4]
   51d88:	ldr	r3, [r7, #608]	; 0x260
   51d8c:	ldr	r2, [r2, #32]
   51d90:	udiv	r3, r3, r2
   51d94:	add	r3, r3, #1
   51d98:	cmp	r3, r4
   51d9c:	moveq	r6, r9
   51da0:	beq	51d70 <fputs@plt+0x40bfc>
   51da4:	mov	r3, #0
   51da8:	add	r2, sp, #40	; 0x28
   51dac:	mov	r1, r4
   51db0:	ldr	r0, [sp, #20]
   51db4:	bl	48c40 <fputs@plt+0x37acc>
   51db8:	subs	r6, r0, #0
   51dbc:	bne	51d70 <fputs@plt+0x40bfc>
   51dc0:	ldr	r0, [sp, #40]	; 0x28
   51dc4:	bl	465b0 <fputs@plt+0x3543c>
   51dc8:	mov	r6, r0
   51dcc:	ldr	r0, [sp, #40]	; 0x28
   51dd0:	bl	4930c <fputs@plt+0x38198>
   51dd4:	b	51d70 <fputs@plt+0x40bfc>
   51dd8:	cmp	r6, #0
   51ddc:	bne	51cb0 <fputs@plt+0x40b3c>
   51de0:	mov	r2, #1
   51de4:	mov	r1, #0
   51de8:	ldr	r0, [sp, #20]
   51dec:	bl	512e0 <fputs@plt+0x4016c>
   51df0:	mov	r6, r0
   51df4:	movw	r3, #4408	; 0x1138
   51df8:	movt	r3, #10
   51dfc:	ldr	r3, [r3, #608]	; 0x260
   51e00:	ldr	r2, [sp, #24]
   51e04:	add	r2, r3, r2
   51e08:	mov	r0, r2
   51e0c:	asr	r1, r2, #31
   51e10:	ldrd	r8, [sp, #32]
   51e14:	cmp	r8, r2
   51e18:	sbcs	r2, r9, r1
   51e1c:	movlt	r0, r8
   51e20:	movlt	r1, r9
   51e24:	ldr	r2, [sp, #12]
   51e28:	add	r3, r3, r2
   51e2c:	mov	r8, r3
   51e30:	asr	r9, r3, #31
   51e34:	cmp	r3, r0
   51e38:	sbcs	r3, r9, r1
   51e3c:	movlt	r3, #1
   51e40:	movge	r3, #0
   51e44:	cmp	r6, #0
   51e48:	movne	r3, #0
   51e4c:	cmp	r3, #0
   51e50:	beq	51f04 <fputs@plt+0x40d90>
   51e54:	mov	r4, #0
   51e58:	mov	r6, r0
   51e5c:	mov	r7, r1
   51e60:	str	r5, [sp, #24]
   51e64:	b	51eb4 <fputs@plt+0x40d40>
   51e68:	ldr	r3, [sp, #40]	; 0x28
   51e6c:	ldr	r1, [r3, #4]
   51e70:	strd	r8, [sp]
   51e74:	ldr	r2, [sp, #12]
   51e78:	ldr	r0, [sp, #28]
   51e7c:	bl	13940 <fputs@plt+0x27cc>
   51e80:	mov	r5, r0
   51e84:	ldr	r0, [sp, #40]	; 0x28
   51e88:	bl	4930c <fputs@plt+0x38198>
   51e8c:	adds	r8, r8, sl
   51e90:	adc	r9, r9, fp
   51e94:	cmp	r8, r6
   51e98:	sbcs	r3, r9, r7
   51e9c:	movlt	r3, #1
   51ea0:	movge	r3, #0
   51ea4:	cmp	r5, #0
   51ea8:	movne	r3, #0
   51eac:	cmp	r3, #0
   51eb0:	beq	51efc <fputs@plt+0x40d88>
   51eb4:	str	r4, [sp, #40]	; 0x28
   51eb8:	mov	r2, sl
   51ebc:	mov	r3, fp
   51ec0:	mov	r0, r8
   51ec4:	mov	r1, r9
   51ec8:	bl	85024 <fputs@plt+0x73eb0>
   51ecc:	mov	r3, r4
   51ed0:	add	r2, sp, #40	; 0x28
   51ed4:	add	r1, r0, #1
   51ed8:	ldr	r0, [sp, #8]
   51edc:	bl	48c40 <fputs@plt+0x37acc>
   51ee0:	subs	r5, r0, #0
   51ee4:	beq	51e68 <fputs@plt+0x40cf4>
   51ee8:	mov	r6, r5
   51eec:	ldr	r5, [sp, #24]
   51ef0:	ldr	r0, [sp, #40]	; 0x28
   51ef4:	bl	4930c <fputs@plt+0x38198>
   51ef8:	b	51cb0 <fputs@plt+0x40b3c>
   51efc:	mov	r6, r5
   51f00:	ldr	r5, [sp, #24]
   51f04:	cmp	r6, #0
   51f08:	bne	51cb0 <fputs@plt+0x40b3c>
   51f0c:	add	r1, sp, #40	; 0x28
   51f10:	ldr	r0, [sp, #28]
   51f14:	bl	139b0 <fputs@plt+0x283c>
   51f18:	subs	r6, r0, #0
   51f1c:	bne	51cb0 <fputs@plt+0x40b3c>
   51f20:	ldrd	r2, [sp, #40]	; 0x28
   51f24:	ldrd	r0, [sp, #32]
   51f28:	cmp	r0, r2
   51f2c:	sbcs	r3, r1, r3
   51f30:	bge	51f4c <fputs@plt+0x40dd8>
   51f34:	mov	r2, r0
   51f38:	mov	r3, r1
   51f3c:	ldr	r0, [sp, #28]
   51f40:	bl	13970 <fputs@plt+0x27fc>
   51f44:	subs	r6, r0, #0
   51f48:	bne	51cb0 <fputs@plt+0x40b3c>
   51f4c:	mov	r1, #0
   51f50:	ldr	r0, [sp, #20]
   51f54:	bl	16b74 <fputs@plt+0x5a00>
   51f58:	mov	r6, r0
   51f5c:	b	51d3c <fputs@plt+0x40bc8>
   51f60:	mov	r6, r9
   51f64:	b	51cb0 <fputs@plt+0x40b3c>
   51f68:	mov	r6, #5
   51f6c:	ldr	r3, [r5, #24]
   51f70:	ldr	r3, [r3, #4]
   51f74:	ldr	r2, [r3, #32]
   51f78:	str	r2, [sp, #12]
   51f7c:	ldr	r2, [r5, #4]
   51f80:	ldr	r2, [r2, #4]
   51f84:	ldr	r1, [r2, #32]
   51f88:	str	r1, [sp, #24]
   51f8c:	ldr	r2, [r2]
   51f90:	ldrb	r2, [r2, #5]
   51f94:	cmp	r2, #5
   51f98:	movne	r2, #0
   51f9c:	moveq	r2, #1
   51fa0:	str	r2, [sp, #28]
   51fa4:	mov	r2, #0
   51fa8:	str	r2, [sp, #16]
   51fac:	ldr	r9, [r3, #44]	; 0x2c
   51fb0:	str	r9, [sp, #32]
   51fb4:	lsr	fp, r8, #31
   51fb8:	cmp	r8, #0
   51fbc:	beq	51b14 <fputs@plt+0x409a0>
   51fc0:	ldr	r4, [r5, #16]
   51fc4:	cmp	r4, r9
   51fc8:	cmpls	r6, #0
   51fcc:	bne	51b14 <fputs@plt+0x409a0>
   51fd0:	mov	r7, #0
   51fd4:	movw	sl, #4408	; 0x1138
   51fd8:	movt	sl, #10
   51fdc:	b	51aac <fputs@plt+0x40938>
   51fe0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   51fe4:	strd	r6, [sp, #8]
   51fe8:	strd	r8, [sp, #16]
   51fec:	strd	sl, [sp, #24]
   51ff0:	str	lr, [sp, #32]
   51ff4:	sub	sp, sp, #228	; 0xe4
   51ff8:	str	r1, [sp, #12]
   51ffc:	str	r2, [sp, #20]
   52000:	str	r3, [sp, #24]
   52004:	mov	r3, #0
   52008:	str	r3, [sp, #220]	; 0xdc
   5200c:	ldrb	r3, [r0, #46]	; 0x2e
   52010:	cmp	r3, #0
   52014:	movne	fp, #8
   52018:	bne	520f0 <fputs@plt+0x40f7c>
   5201c:	mov	sl, r0
   52020:	mov	r4, r1
   52024:	mov	r2, #1
   52028:	mov	r1, r2
   5202c:	bl	16d8c <fputs@plt+0x5c18>
   52030:	subs	fp, r0, #0
   52034:	bne	520f0 <fputs@plt+0x40f7c>
   52038:	mov	r3, #1
   5203c:	strb	r3, [sl, #45]	; 0x2d
   52040:	cmp	r4, #0
   52044:	bne	5207c <fputs@plt+0x40f08>
   52048:	ldr	r3, [sp, #12]
   5204c:	str	r3, [sp, #32]
   52050:	add	r1, sp, #220	; 0xdc
   52054:	mov	r0, sl
   52058:	bl	440c4 <fputs@plt+0x32f50>
   5205c:	mov	r4, r0
   52060:	ldr	r3, [sp, #220]	; 0xdc
   52064:	cmp	r3, #0
   52068:	bne	52110 <fputs@plt+0x40f9c>
   5206c:	cmp	r0, #0
   52070:	movne	fp, r0
   52074:	beq	52150 <fputs@plt+0x40fdc>
   52078:	b	520d0 <fputs@plt+0x40f5c>
   5207c:	str	r3, [sp]
   52080:	mov	r3, #0
   52084:	ldr	r2, [sp, #24]
   52088:	ldr	r1, [sp, #20]
   5208c:	mov	r0, sl
   52090:	bl	16dec <fputs@plt+0x5c78>
   52094:	cmp	r0, #0
   52098:	bne	520b0 <fputs@plt+0x40f3c>
   5209c:	mov	r3, #1
   520a0:	strb	r3, [sl, #44]	; 0x2c
   520a4:	ldr	r3, [sp, #12]
   520a8:	str	r3, [sp, #32]
   520ac:	b	52050 <fputs@plt+0x40edc>
   520b0:	cmp	r0, #5
   520b4:	beq	529a0 <fputs@plt+0x4182c>
   520b8:	ldr	r3, [sp, #12]
   520bc:	str	r3, [sp, #32]
   520c0:	mov	fp, r0
   520c4:	ldr	r3, [sp, #220]	; 0xdc
   520c8:	cmp	r3, #0
   520cc:	bne	52948 <fputs@plt+0x417d4>
   520d0:	mov	r0, sl
   520d4:	bl	16f10 <fputs@plt+0x5d9c>
   520d8:	mov	r2, #1
   520dc:	mov	r1, r2
   520e0:	mov	r0, sl
   520e4:	bl	16dc0 <fputs@plt+0x5c4c>
   520e8:	mov	r3, #0
   520ec:	strb	r3, [sl, #45]	; 0x2d
   520f0:	mov	r0, fp
   520f4:	add	sp, sp, #228	; 0xe4
   520f8:	ldrd	r4, [sp]
   520fc:	ldrd	r6, [sp, #8]
   52100:	ldrd	r8, [sp, #16]
   52104:	ldrd	sl, [sp, #24]
   52108:	add	sp, sp, #32
   5210c:	pop	{pc}		; (ldr pc, [sp], #4)
   52110:	ldr	r0, [sl, #4]
   52114:	ldr	r3, [r0]
   52118:	ldr	r3, [r3]
   5211c:	cmp	r3, #2
   52120:	bgt	52134 <fputs@plt+0x40fc0>
   52124:	cmp	r4, #0
   52128:	movne	fp, r4
   5212c:	beq	52150 <fputs@plt+0x40fdc>
   52130:	b	52948 <fputs@plt+0x417d4>
   52134:	mov	r3, #0
   52138:	str	r3, [sp]
   5213c:	mov	r2, #0
   52140:	mov	r3, #0
   52144:	bl	13a50 <fputs@plt+0x28dc>
   52148:	cmp	r4, #0
   5214c:	bne	52850 <fputs@plt+0x416dc>
   52150:	ldr	r3, [sl, #68]	; 0x44
   52154:	str	r3, [sp, #68]	; 0x44
   52158:	cmp	r3, #0
   5215c:	beq	528cc <fputs@plt+0x41758>
   52160:	ldrh	r3, [sl, #66]	; 0x42
   52164:	lsl	r2, r3, #16
   52168:	and	r2, r2, #65536	; 0x10000
   5216c:	and	r3, r3, #65024	; 0xfe00
   52170:	orr	r3, r2, r3
   52174:	mov	r2, r3
   52178:	str	r3, [sp, #76]	; 0x4c
   5217c:	ldr	r3, [sp, #268]	; 0x10c
   52180:	cmp	r3, r2
   52184:	bne	52230 <fputs@plt+0x410bc>
   52188:	ldr	r3, [sl, #32]
   5218c:	ldr	r3, [r3]
   52190:	str	r3, [sp, #72]	; 0x48
   52194:	ldr	r3, [r3, #96]	; 0x60
   52198:	ldr	r2, [sp, #68]	; 0x44
   5219c:	cmp	r2, r3
   521a0:	bls	527dc <fputs@plt+0x41668>
   521a4:	mov	r6, r2
   521a8:	add	r3, r2, #33	; 0x21
   521ac:	lsr	r3, r3, #12
   521b0:	str	r3, [sp, #56]	; 0x38
   521b4:	add	r5, r3, #1
   521b8:	add	r3, r3, r3, lsl #2
   521bc:	add	r4, r2, #14
   521c0:	add	r4, r4, r3, lsl #1
   521c4:	lsl	r4, r4, #1
   521c8:	mov	r0, r4
   521cc:	asr	r1, r4, #31
   521d0:	bl	2bb48 <fputs@plt+0x1a9d4>
   521d4:	subs	r9, r0, #0
   521d8:	str	r9, [sp, #64]	; 0x40
   521dc:	beq	52858 <fputs@plt+0x416e4>
   521e0:	mov	r2, r4
   521e4:	mov	r1, #0
   521e8:	mov	r0, r9
   521ec:	bl	10f40 <memset@plt>
   521f0:	str	r5, [r9, #4]
   521f4:	cmp	r6, #4096	; 0x1000
   521f8:	movcc	r0, r6
   521fc:	movcs	r0, #4096	; 0x1000
   52200:	lsl	r0, r0, #1
   52204:	mov	r1, #0
   52208:	bl	2bb48 <fputs@plt+0x1a9d4>
   5220c:	subs	r3, r0, #0
   52210:	str	r3, [sp, #80]	; 0x50
   52214:	beq	52a10 <fputs@plt+0x4189c>
   52218:	mov	r2, #0
   5221c:	str	r2, [sp, #28]
   52220:	str	fp, [sp, #84]	; 0x54
   52224:	mov	fp, r3
   52228:	str	sl, [sp, #36]	; 0x24
   5222c:	b	52404 <fputs@plt+0x41290>
   52230:	movw	r0, #54623	; 0xd55f
   52234:	bl	3693c <fputs@plt+0x257c8>
   52238:	mov	fp, r0
   5223c:	b	528f8 <fputs@plt+0x41784>
   52240:	ldr	r3, [sp, #96]	; 0x60
   52244:	add	r3, r3, #4
   52248:	str	r3, [sp, #16]
   5224c:	str	r3, [sp, #96]	; 0x60
   52250:	ldr	r3, [sp, #56]	; 0x38
   52254:	ldr	r2, [sp, #28]
   52258:	cmp	r3, r2
   5225c:	beq	522e4 <fputs@plt+0x41170>
   52260:	ldr	r7, [sp, #88]	; 0x58
   52264:	ldr	r3, [sp, #16]
   52268:	sub	r7, r7, r3
   5226c:	asr	r7, r7, #2
   52270:	ldr	r2, [sp, #92]	; 0x5c
   52274:	ldr	r1, [sp, #64]	; 0x40
   52278:	ldr	r3, [r1, #4]
   5227c:	add	r3, r3, r3, lsl #2
   52280:	lsl	r3, r3, #2
   52284:	add	r3, r3, #8
   52288:	add	r3, r3, r2, lsl #1
   5228c:	add	r3, r1, r3
   52290:	str	r3, [sp, #52]	; 0x34
   52294:	add	r2, r2, #1
   52298:	str	r2, [sp, #92]	; 0x5c
   5229c:	cmp	r7, #0
   522a0:	ble	528ac <fputs@plt+0x41738>
   522a4:	sub	r2, r3, #2
   522a8:	ldr	r3, [sp, #48]	; 0x30
   522ac:	strh	r3, [r2, #2]!
   522b0:	add	r3, r3, #1
   522b4:	cmp	r3, r7
   522b8:	bne	522ac <fputs@plt+0x41138>
   522bc:	ldr	r3, [sp, #96]	; 0x60
   522c0:	str	r3, [sp, #16]
   522c4:	mov	r2, #104	; 0x68
   522c8:	mov	r1, #0
   522cc:	add	r0, sp, #112	; 0x70
   522d0:	bl	10f40 <memset@plt>
   522d4:	ldr	r8, [sp, #52]	; 0x34
   522d8:	ldr	r6, [sp, #48]	; 0x30
   522dc:	add	sl, sp, #100	; 0x64
   522e0:	b	52320 <fputs@plt+0x411ac>
   522e4:	ldr	r7, [sp, #92]	; 0x5c
   522e8:	ldr	r3, [sp, #68]	; 0x44
   522ec:	sub	r7, r3, r7
   522f0:	b	52270 <fputs@plt+0x410fc>
   522f4:	mov	r4, #0
   522f8:	ldr	r2, [sp, #104]	; 0x68
   522fc:	add	r3, sp, #224	; 0xe0
   52300:	add	r3, r3, r4, lsl #3
   52304:	str	r2, [r3, #-108]	; 0xffffff94
   52308:	ldr	r2, [sp, #100]	; 0x64
   5230c:	str	r2, [r3, #-112]	; 0xffffff90
   52310:	add	r6, r6, #1
   52314:	add	r8, r8, #2
   52318:	cmp	r6, r7
   5231c:	beq	52370 <fputs@plt+0x411fc>
   52320:	mov	r3, #1
   52324:	str	r3, [sp, #100]	; 0x64
   52328:	str	r8, [sp, #104]	; 0x68
   5232c:	tst	r6, #1
   52330:	beq	522f4 <fputs@plt+0x41180>
   52334:	add	r5, sp, #112	; 0x70
   52338:	mov	r4, #0
   5233c:	str	fp, [sp, #4]
   52340:	str	sl, [sp]
   52344:	add	r3, sp, #104	; 0x68
   52348:	ldr	r2, [r5]
   5234c:	ldr	r1, [r5, #4]
   52350:	ldr	r0, [sp, #16]
   52354:	bl	1d8f4 <fputs@plt+0xc780>
   52358:	add	r4, r4, #1
   5235c:	add	r5, r5, #8
   52360:	asr	r3, r6, r4
   52364:	tst	r3, #1
   52368:	bne	5233c <fputs@plt+0x411c8>
   5236c:	b	522f8 <fputs@plt+0x41184>
   52370:	add	r4, r4, #1
   52374:	cmp	r4, #12
   52378:	bhi	523c4 <fputs@plt+0x41250>
   5237c:	add	r5, sp, #112	; 0x70
   52380:	add	r6, sp, #100	; 0x64
   52384:	b	52394 <fputs@plt+0x41220>
   52388:	add	r4, r4, #1
   5238c:	cmp	r4, #12
   52390:	bhi	523c4 <fputs@plt+0x41250>
   52394:	asr	r3, r7, r4
   52398:	tst	r3, #1
   5239c:	beq	52388 <fputs@plt+0x41214>
   523a0:	add	r1, r5, r4, lsl #3
   523a4:	str	fp, [sp, #4]
   523a8:	str	r6, [sp]
   523ac:	add	r3, sp, #104	; 0x68
   523b0:	ldr	r2, [r5, r4, lsl #3]
   523b4:	ldr	r1, [r1, #4]
   523b8:	ldr	r0, [sp, #16]
   523bc:	bl	1d8f4 <fputs@plt+0xc780>
   523c0:	b	52388 <fputs@plt+0x41214>
   523c4:	ldr	r3, [sp, #100]	; 0x64
   523c8:	ldr	r2, [sp, #92]	; 0x5c
   523cc:	str	r2, [r9, #24]
   523d0:	str	r3, [r9, #20]
   523d4:	ldr	r3, [sp, #52]	; 0x34
   523d8:	str	r3, [r9, #12]
   523dc:	ldr	r3, [sp, #96]	; 0x60
   523e0:	str	r3, [r9, #16]
   523e4:	ldr	r3, [sp, #28]
   523e8:	add	r3, r3, #1
   523ec:	str	r3, [sp, #28]
   523f0:	add	r9, r9, #20
   523f4:	ldr	r3, [sp, #56]	; 0x38
   523f8:	ldr	r2, [sp, #40]	; 0x28
   523fc:	cmp	r3, r2
   52400:	ble	5244c <fputs@plt+0x412d8>
   52404:	ldr	r1, [sp, #28]
   52408:	str	r1, [sp, #40]	; 0x28
   5240c:	add	r3, sp, #92	; 0x5c
   52410:	str	r3, [sp]
   52414:	add	r3, sp, #96	; 0x60
   52418:	add	r2, sp, #88	; 0x58
   5241c:	ldr	r0, [sp, #36]	; 0x24
   52420:	bl	43cf0 <fputs@plt+0x32b7c>
   52424:	subs	r3, r0, #0
   52428:	str	r3, [sp, #48]	; 0x30
   5242c:	beq	52240 <fputs@plt+0x410cc>
   52430:	ldr	sl, [sp, #36]	; 0x24
   52434:	ldr	r0, [sp, #80]	; 0x50
   52438:	bl	2143c <fputs@plt+0x102c8>
   5243c:	ldr	r0, [sp, #64]	; 0x40
   52440:	bl	2143c <fputs@plt+0x102c8>
   52444:	ldr	fp, [sp, #48]	; 0x30
   52448:	b	528f8 <fputs@plt+0x41784>
   5244c:	ldr	fp, [sp, #84]	; 0x54
   52450:	ldr	sl, [sp, #36]	; 0x24
   52454:	ldr	r0, [sp, #80]	; 0x50
   52458:	bl	2143c <fputs@plt+0x102c8>
   5245c:	ldr	r8, [sl, #68]	; 0x44
   52460:	ldr	r3, [sl, #72]	; 0x48
   52464:	str	r3, [sp, #28]
   52468:	ldr	r5, [sp, #48]	; 0x30
   5246c:	mov	r4, #1
   52470:	mov	r9, r4
   52474:	str	fp, [sp, #36]	; 0x24
   52478:	ldr	fp, [sp, #72]	; 0x48
   5247c:	b	524a0 <fputs@plt+0x4132c>
   52480:	cmp	r5, #5
   52484:	bne	52848 <fputs@plt+0x416d4>
   52488:	mov	r8, r7
   5248c:	mov	r3, #0
   52490:	str	r3, [sp, #20]
   52494:	add	r4, r4, #1
   52498:	cmp	r4, #5
   5249c:	beq	524f8 <fputs@plt+0x41384>
   524a0:	add	r6, fp, r4, lsl #2
   524a4:	ldr	r7, [r6, #100]	; 0x64
   524a8:	cmp	r7, r8
   524ac:	bcs	52494 <fputs@plt+0x41320>
   524b0:	add	r3, r4, #3
   524b4:	str	r9, [sp]
   524b8:	str	r3, [sp, #16]
   524bc:	ldr	r2, [sp, #24]
   524c0:	ldr	r1, [sp, #20]
   524c4:	mov	r0, sl
   524c8:	bl	16dec <fputs@plt+0x5c78>
   524cc:	subs	r5, r0, #0
   524d0:	bne	52480 <fputs@plt+0x4130c>
   524d4:	cmp	r4, #1
   524d8:	moveq	r3, r8
   524dc:	mvnne	r3, #0
   524e0:	str	r3, [r6, #100]	; 0x64
   524e4:	mov	r2, r9
   524e8:	ldr	r1, [sp, #16]
   524ec:	mov	r0, sl
   524f0:	bl	16dc0 <fputs@plt+0x5c4c>
   524f4:	b	52494 <fputs@plt+0x41320>
   524f8:	str	r8, [sp, #16]
   524fc:	ldr	fp, [sp, #36]	; 0x24
   52500:	ldr	r3, [sp, #72]	; 0x48
   52504:	ldr	r3, [r3, #96]	; 0x60
   52508:	cmp	r3, r8
   5250c:	bcc	52520 <fputs@plt+0x413ac>
   52510:	cmp	r5, #5
   52514:	bne	527e8 <fputs@plt+0x41674>
   52518:	ldr	r5, [sp, #48]	; 0x30
   5251c:	b	527e8 <fputs@plt+0x41674>
   52520:	mov	r3, #1
   52524:	str	r3, [sp]
   52528:	mov	r3, #3
   5252c:	ldr	r2, [sp, #24]
   52530:	ldr	r1, [sp, #20]
   52534:	mov	r0, sl
   52538:	bl	16dec <fputs@plt+0x5c78>
   5253c:	cmp	r0, #0
   52540:	bne	52860 <fputs@plt+0x416ec>
   52544:	ldr	r3, [sp, #72]	; 0x48
   52548:	ldr	r2, [r3, #96]	; 0x60
   5254c:	str	r2, [sp, #36]	; 0x24
   52550:	ldr	r2, [sp, #16]
   52554:	str	r2, [r3, #128]	; 0x80
   52558:	ldr	r3, [sp, #264]	; 0x108
   5255c:	cmp	r3, #0
   52560:	bne	525dc <fputs@plt+0x41468>
   52564:	ldr	r3, [sp, #76]	; 0x4c
   52568:	mov	r0, r3
   5256c:	asr	r1, r3, #31
   52570:	strd	r0, [sp, #40]	; 0x28
   52574:	ldr	ip, [sp, #28]
   52578:	umull	r2, r3, ip, r3
   5257c:	mla	r3, ip, r1, r3
   52580:	strd	r2, [sp, #112]	; 0x70
   52584:	add	r1, sp, #104	; 0x68
   52588:	ldr	r0, [sl, #4]
   5258c:	bl	139b0 <fputs@plt+0x283c>
   52590:	subs	r3, r0, #0
   52594:	str	r3, [sp, #80]	; 0x50
   52598:	ldrne	r5, [sp, #80]	; 0x50
   5259c:	bne	525f0 <fputs@plt+0x4147c>
   525a0:	ldrd	r0, [sp, #104]	; 0x68
   525a4:	ldrd	r2, [sp, #112]	; 0x70
   525a8:	cmp	r0, r2
   525ac:	sbcs	r3, r1, r3
   525b0:	blt	52604 <fputs@plt+0x41490>
   525b4:	mov	r9, #0
   525b8:	ldr	r3, [sp, #76]	; 0x4c
   525bc:	add	r3, r3, #24
   525c0:	str	r3, [sp, #52]	; 0x34
   525c4:	mov	r2, r3
   525c8:	asr	r3, r3, #31
   525cc:	strd	r2, [sp, #56]	; 0x38
   525d0:	str	fp, [sp, #68]	; 0x44
   525d4:	ldr	fp, [sp, #64]	; 0x40
   525d8:	b	5274c <fputs@plt+0x415d8>
   525dc:	mov	r1, r3
   525e0:	ldr	r0, [sl, #8]
   525e4:	bl	13990 <fputs@plt+0x281c>
   525e8:	subs	r5, r0, #0
   525ec:	beq	52564 <fputs@plt+0x413f0>
   525f0:	mov	r2, #1
   525f4:	mov	r1, #3
   525f8:	mov	r0, sl
   525fc:	bl	16dc0 <fputs@plt+0x5c4c>
   52600:	b	52510 <fputs@plt+0x4139c>
   52604:	add	r2, sp, #112	; 0x70
   52608:	mov	r1, #5
   5260c:	ldr	r0, [sl, #4]
   52610:	bl	139f0 <fputs@plt+0x287c>
   52614:	b	525b4 <fputs@plt+0x41440>
   52618:	sub	r1, r9, #1
   5261c:	ldr	r3, [sp, #52]	; 0x34
   52620:	umull	r6, r7, r1, r3
   52624:	ldr	r3, [sp, #60]	; 0x3c
   52628:	mla	r7, r1, r3, r7
   5262c:	adds	r2, r6, #56	; 0x38
   52630:	adc	r3, r7, #0
   52634:	str	r2, [sp]
   52638:	str	r3, [sp, #4]
   5263c:	ldr	r5, [sp, #76]	; 0x4c
   52640:	mov	r2, r5
   52644:	ldr	r1, [sp, #272]	; 0x110
   52648:	ldr	r0, [sl, #8]
   5264c:	bl	13910 <fputs@plt+0x279c>
   52650:	cmp	r0, #0
   52654:	bne	527d0 <fputs@plt+0x4165c>
   52658:	sub	r4, r4, #1
   5265c:	ldrd	r0, [sp, #40]	; 0x28
   52660:	umull	r2, r3, r4, r0
   52664:	mla	r3, r4, r1, r3
   52668:	strd	r2, [sp]
   5266c:	mov	r2, r5
   52670:	ldr	r1, [sp, #272]	; 0x110
   52674:	ldr	r0, [sl, #4]
   52678:	bl	13940 <fputs@plt+0x27cc>
   5267c:	cmp	r0, #0
   52680:	beq	5274c <fputs@plt+0x415d8>
   52684:	mov	r5, r0
   52688:	ldr	fp, [sp, #68]	; 0x44
   5268c:	b	525f0 <fputs@plt+0x4147c>
   52690:	sub	r6, r6, #1
   52694:	sub	r2, r2, #20
   52698:	cmn	r6, #1
   5269c:	beq	52710 <fputs@plt+0x4159c>
   526a0:	mov	r7, r2
   526a4:	ldr	r3, [r2, #-12]
   526a8:	ldr	ip, [r2]
   526ac:	cmp	ip, r3
   526b0:	ble	52690 <fputs@plt+0x4151c>
   526b4:	ldr	lr, [r2, #-4]
   526b8:	ldr	r5, [r2, #-8]
   526bc:	lsl	r1, r3, #1
   526c0:	ldrh	r0, [r5, r1]
   526c4:	ldr	r1, [lr, r0, lsl #2]
   526c8:	cmp	r1, r8
   526cc:	addls	r3, r3, #1
   526d0:	bhi	526f8 <fputs@plt+0x41584>
   526d4:	str	r3, [r7, #-12]
   526d8:	cmp	ip, r3
   526dc:	ble	52690 <fputs@plt+0x4151c>
   526e0:	lsl	r1, r3, #1
   526e4:	ldrh	r0, [r5, r1]
   526e8:	ldr	r1, [lr, r0, lsl #2]
   526ec:	add	r3, r3, #1
   526f0:	cmp	r8, r1
   526f4:	bcs	526d4 <fputs@plt+0x41560>
   526f8:	cmp	r1, r4
   526fc:	bcs	52690 <fputs@plt+0x4151c>
   52700:	ldr	r9, [r7, #4]
   52704:	add	r9, r0, r9
   52708:	mov	r4, r1
   5270c:	b	52690 <fputs@plt+0x4151c>
   52710:	str	r4, [fp]
   52714:	cmn	r4, #1
   52718:	beq	5276c <fputs@plt+0x415f8>
   5271c:	ldr	r3, [sp, #36]	; 0x24
   52720:	cmp	r3, r9
   52724:	movcc	r3, #0
   52728:	movcs	r3, #1
   5272c:	ldr	r2, [sp, #16]
   52730:	cmp	r2, r9
   52734:	orrcc	r3, r3, #1
   52738:	ldr	r2, [sp, #28]
   5273c:	cmp	r2, r4
   52740:	orrcc	r3, r3, #1
   52744:	cmp	r3, #0
   52748:	beq	52618 <fputs@plt+0x414a4>
   5274c:	ldr	r8, [fp]
   52750:	ldr	r2, [fp, #4]
   52754:	subs	r6, r2, #1
   52758:	bmi	52870 <fputs@plt+0x416fc>
   5275c:	add	r2, r2, r2, lsl #2
   52760:	add	r2, fp, r2, lsl #2
   52764:	mvn	r4, #0
   52768:	b	526a0 <fputs@plt+0x4152c>
   5276c:	ldr	fp, [sp, #68]	; 0x44
   52770:	b	52880 <fputs@plt+0x4170c>
   52774:	ldr	r1, [sl, #72]	; 0x48
   52778:	ldr	r3, [sp, #76]	; 0x4c
   5277c:	umull	r2, r3, r1, r3
   52780:	ldr	r0, [sp, #44]	; 0x2c
   52784:	mla	r3, r1, r0, r3
   52788:	ldr	r0, [sl, #4]
   5278c:	bl	13970 <fputs@plt+0x27fc>
   52790:	mov	r5, r0
   52794:	ldr	r3, [sp, #264]	; 0x108
   52798:	adds	r3, r3, #0
   5279c:	movne	r3, #1
   527a0:	cmp	r0, #0
   527a4:	movne	r3, #0
   527a8:	cmp	r3, #0
   527ac:	bne	527bc <fputs@plt+0x41648>
   527b0:	cmp	r5, #0
   527b4:	bne	525f0 <fputs@plt+0x4147c>
   527b8:	b	52898 <fputs@plt+0x41724>
   527bc:	ldr	r1, [sp, #264]	; 0x108
   527c0:	ldr	r0, [sl, #4]
   527c4:	bl	13990 <fputs@plt+0x281c>
   527c8:	mov	r5, r0
   527cc:	b	527b0 <fputs@plt+0x4163c>
   527d0:	mov	r5, r0
   527d4:	ldr	fp, [sp, #68]	; 0x44
   527d8:	b	525f0 <fputs@plt+0x4147c>
   527dc:	mov	r5, fp
   527e0:	mov	r3, #0
   527e4:	str	r3, [sp, #64]	; 0x40
   527e8:	ldr	r3, [sp, #32]
   527ec:	adds	r3, r3, #0
   527f0:	movne	r3, #1
   527f4:	cmp	r5, #0
   527f8:	movne	r3, #0
   527fc:	cmp	r3, #0
   52800:	moveq	fp, r5
   52804:	beq	528f0 <fputs@plt+0x4177c>
   52808:	ldr	r3, [sp, #72]	; 0x48
   5280c:	ldr	r2, [r3, #96]	; 0x60
   52810:	ldr	r3, [sl, #68]	; 0x44
   52814:	cmp	r2, r3
   52818:	movcc	fp, #5
   5281c:	bcc	528f0 <fputs@plt+0x4177c>
   52820:	b	529bc <fputs@plt+0x41848>
   52824:	ldr	r1, [sp, #112]	; 0x70
   52828:	mov	r0, sl
   5282c:	bl	20fa0 <fputs@plt+0xfe2c>
   52830:	mov	r2, #0
   52834:	mov	r3, #0
   52838:	ldr	r0, [sl, #8]
   5283c:	bl	13970 <fputs@plt+0x27fc>
   52840:	mov	fp, r0
   52844:	b	529fc <fputs@plt+0x41888>
   52848:	mov	fp, r5
   5284c:	b	528f0 <fputs@plt+0x4177c>
   52850:	mov	fp, r4
   52854:	b	520c4 <fputs@plt+0x40f50>
   52858:	mov	fp, #7
   5285c:	b	520c4 <fputs@plt+0x40f50>
   52860:	cmp	r0, #5
   52864:	movne	fp, r0
   52868:	bne	528f0 <fputs@plt+0x4177c>
   5286c:	b	52518 <fputs@plt+0x413a4>
   52870:	ldr	fp, [sp, #68]	; 0x44
   52874:	mvn	r3, #0
   52878:	ldr	r2, [sp, #64]	; 0x40
   5287c:	str	r3, [r2]
   52880:	ldr	r3, [sl, #32]
   52884:	ldr	r3, [r3]
   52888:	ldr	r3, [r3, #16]
   5288c:	ldr	r2, [sp, #16]
   52890:	cmp	r3, r2
   52894:	beq	52774 <fputs@plt+0x41600>
   52898:	ldr	r3, [sp, #72]	; 0x48
   5289c:	ldr	r2, [sp, #16]
   528a0:	str	r2, [r3, #96]	; 0x60
   528a4:	ldr	r5, [sp, #80]	; 0x50
   528a8:	b	525f0 <fputs@plt+0x4147c>
   528ac:	mov	r1, #0
   528b0:	str	r1, [sp, #100]	; 0x64
   528b4:	str	r1, [sp, #104]	; 0x68
   528b8:	mov	r2, #104	; 0x68
   528bc:	add	r0, sp, #112	; 0x70
   528c0:	bl	10f40 <memset@plt>
   528c4:	mov	r4, #1
   528c8:	b	5237c <fputs@plt+0x41208>
   528cc:	ldr	r3, [sl, #32]
   528d0:	ldr	r3, [r3]
   528d4:	ldr	r2, [r3, #96]	; 0x60
   528d8:	ldr	r2, [sp, #32]
   528dc:	cmp	r2, #0
   528e0:	bne	529b0 <fputs@plt+0x4183c>
   528e4:	mov	fp, r2
   528e8:	mov	r3, #0
   528ec:	str	r3, [sp, #64]	; 0x40
   528f0:	ldr	r0, [sp, #64]	; 0x40
   528f4:	bl	2143c <fputs@plt+0x102c8>
   528f8:	cmp	fp, #5
   528fc:	cmpne	fp, #0
   52900:	bne	520c4 <fputs@plt+0x40f50>
   52904:	ldr	r3, [sp, #276]	; 0x114
   52908:	cmp	r3, #0
   5290c:	beq	5291c <fputs@plt+0x417a8>
   52910:	ldr	r3, [sl, #68]	; 0x44
   52914:	ldr	r2, [sp, #276]	; 0x114
   52918:	str	r3, [r2]
   5291c:	ldr	r3, [sp, #280]	; 0x118
   52920:	cmp	r3, #0
   52924:	beq	5293c <fputs@plt+0x417c8>
   52928:	ldr	r3, [sl, #32]
   5292c:	ldr	r3, [r3]
   52930:	ldr	r3, [r3, #96]	; 0x60
   52934:	ldr	r2, [sp, #280]	; 0x118
   52938:	str	r3, [r2]
   5293c:	ldr	r3, [sp, #220]	; 0xdc
   52940:	cmp	r3, #0
   52944:	beq	52958 <fputs@plt+0x417e4>
   52948:	mov	r2, #48	; 0x30
   5294c:	mov	r1, #0
   52950:	add	r0, sl, #52	; 0x34
   52954:	bl	10f40 <memset@plt>
   52958:	mov	r0, sl
   5295c:	bl	16f10 <fputs@plt+0x5d9c>
   52960:	mov	r2, #1
   52964:	mov	r1, r2
   52968:	mov	r0, sl
   5296c:	bl	16dc0 <fputs@plt+0x5c4c>
   52970:	mov	r3, #0
   52974:	strb	r3, [sl, #45]	; 0x2d
   52978:	ldr	r3, [sp, #12]
   5297c:	ldr	r2, [sp, #32]
   52980:	cmp	r3, r2
   52984:	movne	r3, #0
   52988:	moveq	r3, #1
   5298c:	cmp	fp, #0
   52990:	movne	r3, #1
   52994:	cmp	r3, #0
   52998:	moveq	fp, #5
   5299c:	b	520f0 <fputs@plt+0x40f7c>
   529a0:	str	fp, [sp, #32]
   529a4:	mov	r3, #0
   529a8:	str	r3, [sp, #20]
   529ac:	b	52050 <fputs@plt+0x40edc>
   529b0:	ldr	r3, [r3, #96]	; 0x60
   529b4:	mov	r3, #0
   529b8:	str	r3, [sp, #64]	; 0x40
   529bc:	ldr	r4, [sp, #32]
   529c0:	cmp	r4, #1
   529c4:	ble	528f0 <fputs@plt+0x4177c>
   529c8:	add	r1, sp, #112	; 0x70
   529cc:	mov	r0, #4
   529d0:	bl	45860 <fputs@plt+0x346ec>
   529d4:	mov	r3, #4
   529d8:	str	r3, [sp]
   529dc:	ldr	r2, [sp, #24]
   529e0:	ldr	r1, [sp, #20]
   529e4:	mov	r0, sl
   529e8:	bl	16dec <fputs@plt+0x5c78>
   529ec:	subs	fp, r0, #0
   529f0:	bne	528f0 <fputs@plt+0x4177c>
   529f4:	cmp	r4, #3
   529f8:	beq	52824 <fputs@plt+0x416b0>
   529fc:	mov	r2, #4
   52a00:	mov	r1, r2
   52a04:	mov	r0, sl
   52a08:	bl	16dc0 <fputs@plt+0x5c4c>
   52a0c:	b	528f0 <fputs@plt+0x4177c>
   52a10:	mov	r3, #7
   52a14:	str	r3, [sp, #48]	; 0x30
   52a18:	b	52434 <fputs@plt+0x412c0>
   52a1c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   52a20:	strd	r6, [sp, #8]
   52a24:	str	r8, [sp, #16]
   52a28:	str	lr, [sp, #20]
   52a2c:	sub	sp, sp, #32
   52a30:	subs	r4, r0, #0
   52a34:	moveq	r5, #0
   52a38:	beq	52ac8 <fputs@plt+0x41954>
   52a3c:	mov	r7, r3
   52a40:	mov	r8, r2
   52a44:	mov	r6, r1
   52a48:	ldr	r0, [r4, #4]
   52a4c:	ldr	r3, [r0]
   52a50:	ldr	r3, [r3, #28]
   52a54:	mov	r1, #4
   52a58:	blx	r3
   52a5c:	subs	r5, r0, #0
   52a60:	bne	52aa4 <fputs@plt+0x41930>
   52a64:	ldrb	r3, [r4, #43]	; 0x2b
   52a68:	cmp	r3, #0
   52a6c:	moveq	r3, #1
   52a70:	strbeq	r3, [r4, #43]	; 0x2b
   52a74:	mov	r1, #0
   52a78:	str	r1, [sp, #16]
   52a7c:	str	r1, [sp, #12]
   52a80:	str	r7, [sp, #8]
   52a84:	str	r8, [sp, #4]
   52a88:	str	r6, [sp]
   52a8c:	mov	r3, r1
   52a90:	mov	r2, r1
   52a94:	mov	r0, r4
   52a98:	bl	51fe0 <fputs@plt+0x40e6c>
   52a9c:	subs	r5, r0, #0
   52aa0:	beq	52ae4 <fputs@plt+0x41970>
   52aa4:	mov	r1, #0
   52aa8:	mov	r0, r4
   52aac:	bl	24358 <fputs@plt+0x131e4>
   52ab0:	ldr	r0, [r4, #8]
   52ab4:	bl	138d4 <fputs@plt+0x2760>
   52ab8:	ldr	r0, [r4, #32]
   52abc:	bl	2143c <fputs@plt+0x102c8>
   52ac0:	mov	r0, r4
   52ac4:	bl	2143c <fputs@plt+0x102c8>
   52ac8:	mov	r0, r5
   52acc:	add	sp, sp, #32
   52ad0:	ldrd	r4, [sp]
   52ad4:	ldrd	r6, [sp, #8]
   52ad8:	ldr	r8, [sp, #16]
   52adc:	add	sp, sp, #20
   52ae0:	pop	{pc}		; (ldr pc, [sp], #4)
   52ae4:	mvn	r3, #0
   52ae8:	str	r3, [sp, #28]
   52aec:	add	r2, sp, #28
   52af0:	mov	r1, #10
   52af4:	ldr	r0, [r4, #4]
   52af8:	bl	139f0 <fputs@plt+0x287c>
   52afc:	ldr	r3, [sp, #28]
   52b00:	cmp	r3, #1
   52b04:	beq	52b38 <fputs@plt+0x419c4>
   52b08:	mov	r1, #1
   52b0c:	mov	r0, r4
   52b10:	bl	24358 <fputs@plt+0x131e4>
   52b14:	ldr	r0, [r4, #8]
   52b18:	bl	138d4 <fputs@plt+0x2760>
   52b1c:	bl	13bd8 <fputs@plt+0x2a64>
   52b20:	mov	r2, #0
   52b24:	ldr	r1, [r4, #108]	; 0x6c
   52b28:	ldr	r0, [r4]
   52b2c:	bl	13aac <fputs@plt+0x2938>
   52b30:	bl	13c04 <fputs@plt+0x2a90>
   52b34:	b	52ab8 <fputs@plt+0x41944>
   52b38:	ldrd	r2, [r4, #16]
   52b3c:	cmp	r2, #0
   52b40:	sbcs	r3, r3, #0
   52b44:	bge	52b60 <fputs@plt+0x419ec>
   52b48:	mov	r1, #0
   52b4c:	mov	r0, r4
   52b50:	bl	24358 <fputs@plt+0x131e4>
   52b54:	ldr	r0, [r4, #8]
   52b58:	bl	138d4 <fputs@plt+0x2760>
   52b5c:	b	52ab8 <fputs@plt+0x41944>
   52b60:	mov	r2, #0
   52b64:	mov	r3, #0
   52b68:	mov	r0, r4
   52b6c:	bl	360f4 <fputs@plt+0x24f80>
   52b70:	b	52b48 <fputs@plt+0x419d4>
   52b74:	strd	r4, [sp, #-16]!
   52b78:	str	r6, [sp, #8]
   52b7c:	str	lr, [sp, #12]
   52b80:	mov	r4, r0
   52b84:	ldr	r5, [r0, #208]	; 0xd0
   52b88:	bl	13bd8 <fputs@plt+0x2a64>
   52b8c:	ldr	r0, [r4, #144]	; 0x90
   52b90:	cmp	r0, #0
   52b94:	beq	52bac <fputs@plt+0x41a38>
   52b98:	ldr	r6, [r0, #12]
   52b9c:	bl	2143c <fputs@plt+0x102c8>
   52ba0:	mov	r0, r6
   52ba4:	cmp	r6, #0
   52ba8:	bne	52b98 <fputs@plt+0x41a24>
   52bac:	mov	r6, #0
   52bb0:	strb	r6, [r4, #4]
   52bb4:	mov	r3, r5
   52bb8:	ldr	r2, [r4, #160]	; 0xa0
   52bbc:	ldrb	r1, [r4, #10]
   52bc0:	ldr	r0, [r4, #216]	; 0xd8
   52bc4:	bl	52a1c <fputs@plt+0x418a8>
   52bc8:	str	r6, [r4, #216]	; 0xd8
   52bcc:	mov	r0, r4
   52bd0:	bl	1ce3c <fputs@plt+0xbcc8>
   52bd4:	ldrb	r3, [r4, #16]
   52bd8:	cmp	r3, r6
   52bdc:	bne	52c5c <fputs@plt+0x41ae8>
   52be0:	ldr	r3, [r4, #68]	; 0x44
   52be4:	ldr	r3, [r3]
   52be8:	cmp	r3, #0
   52bec:	beq	52c04 <fputs@plt+0x41a90>
   52bf0:	mov	r0, r4
   52bf4:	bl	16b30 <fputs@plt+0x59bc>
   52bf8:	mov	r1, r0
   52bfc:	mov	r0, r4
   52c00:	bl	16918 <fputs@plt+0x57a4>
   52c04:	mov	r0, r4
   52c08:	bl	48bdc <fputs@plt+0x37a68>
   52c0c:	bl	13c04 <fputs@plt+0x2a90>
   52c10:	ldr	r0, [r4, #68]	; 0x44
   52c14:	bl	138d4 <fputs@plt+0x2760>
   52c18:	ldr	r0, [r4, #64]	; 0x40
   52c1c:	bl	138d4 <fputs@plt+0x2760>
   52c20:	mov	r0, r5
   52c24:	bl	23a6c <fputs@plt+0x128f8>
   52c28:	ldr	r2, [r4, #212]	; 0xd4
   52c2c:	movw	r3, #4408	; 0x1138
   52c30:	movt	r3, #10
   52c34:	ldr	r3, [r3, #152]	; 0x98
   52c38:	ldr	r0, [r2, #44]	; 0x2c
   52c3c:	blx	r3
   52c40:	mov	r0, r4
   52c44:	bl	2143c <fputs@plt+0x102c8>
   52c48:	mov	r0, #0
   52c4c:	ldrd	r4, [sp]
   52c50:	ldr	r6, [sp, #8]
   52c54:	add	sp, sp, #12
   52c58:	pop	{pc}		; (ldr pc, [sp], #4)
   52c5c:	mov	r0, r4
   52c60:	bl	24520 <fputs@plt+0x133ac>
   52c64:	b	52c0c <fputs@plt+0x41a98>
   52c68:	strd	r4, [sp, #-16]!
   52c6c:	str	r6, [sp, #8]
   52c70:	str	lr, [sp, #12]
   52c74:	mov	r5, r0
   52c78:	ldr	r6, [r0, #4]
   52c7c:	ldr	r3, [r0]
   52c80:	str	r3, [r6, #4]
   52c84:	ldr	r0, [r6, #8]
   52c88:	cmp	r0, #0
   52c8c:	bne	52d14 <fputs@plt+0x41ba0>
   52c90:	mov	r2, #0
   52c94:	mov	r1, r2
   52c98:	mov	r0, r5
   52c9c:	bl	4f604 <fputs@plt+0x3e490>
   52ca0:	ldrb	r3, [r5, #9]
   52ca4:	cmp	r3, #0
   52ca8:	beq	52d48 <fputs@plt+0x41bd4>
   52cac:	ldr	r3, [r6, #64]	; 0x40
   52cb0:	sub	r3, r3, #1
   52cb4:	str	r3, [r6, #64]	; 0x40
   52cb8:	cmp	r3, #0
   52cbc:	bgt	52d88 <fputs@plt+0x41c14>
   52cc0:	movw	r3, #22488	; 0x57d8
   52cc4:	movt	r3, #10
   52cc8:	ldr	r2, [r3, #620]	; 0x26c
   52ccc:	cmp	r6, r2
   52cd0:	beq	52d2c <fputs@plt+0x41bb8>
   52cd4:	cmp	r2, #0
   52cd8:	beq	52d48 <fputs@plt+0x41bd4>
   52cdc:	ldr	r3, [r2, #68]	; 0x44
   52ce0:	cmp	r3, r6
   52ce4:	moveq	r3, r2
   52ce8:	beq	52d40 <fputs@plt+0x41bcc>
   52cec:	cmp	r3, #0
   52cf0:	beq	52d48 <fputs@plt+0x41bd4>
   52cf4:	ldr	r2, [r3, #68]	; 0x44
   52cf8:	cmp	r6, r2
   52cfc:	beq	52d40 <fputs@plt+0x41bcc>
   52d00:	mov	r3, r2
   52d04:	b	52cec <fputs@plt+0x41b78>
   52d08:	mov	r0, r4
   52d0c:	cmp	r4, #0
   52d10:	beq	52c90 <fputs@plt+0x41b1c>
   52d14:	ldr	r4, [r0, #8]
   52d18:	ldr	r3, [r0]
   52d1c:	cmp	r3, r5
   52d20:	bne	52d08 <fputs@plt+0x41b94>
   52d24:	bl	4a794 <fputs@plt+0x39620>
   52d28:	b	52d08 <fputs@plt+0x41b94>
   52d2c:	movw	r3, #22488	; 0x57d8
   52d30:	movt	r3, #10
   52d34:	ldr	r2, [r6, #68]	; 0x44
   52d38:	str	r2, [r3, #620]	; 0x26c
   52d3c:	b	52d48 <fputs@plt+0x41bd4>
   52d40:	ldr	r2, [r6, #68]	; 0x44
   52d44:	str	r2, [r3, #68]	; 0x44
   52d48:	ldr	r0, [r6]
   52d4c:	bl	52b74 <fputs@plt+0x41a00>
   52d50:	ldr	r3, [r6, #52]	; 0x34
   52d54:	cmp	r3, #0
   52d58:	beq	52d6c <fputs@plt+0x41bf8>
   52d5c:	ldr	r0, [r6, #48]	; 0x30
   52d60:	cmp	r0, #0
   52d64:	beq	52d6c <fputs@plt+0x41bf8>
   52d68:	blx	r3
   52d6c:	ldr	r1, [r6, #48]	; 0x30
   52d70:	mov	r0, #0
   52d74:	bl	214f4 <fputs@plt+0x10380>
   52d78:	mov	r0, r6
   52d7c:	bl	23d3c <fputs@plt+0x12bc8>
   52d80:	mov	r0, r6
   52d84:	bl	2143c <fputs@plt+0x102c8>
   52d88:	ldr	r3, [r5, #28]
   52d8c:	cmp	r3, #0
   52d90:	ldrne	r2, [r5, #24]
   52d94:	strne	r2, [r3, #24]
   52d98:	ldr	r3, [r5, #24]
   52d9c:	cmp	r3, #0
   52da0:	beq	52dac <fputs@plt+0x41c38>
   52da4:	ldr	r2, [r5, #28]
   52da8:	str	r2, [r3, #28]
   52dac:	mov	r0, r5
   52db0:	bl	2143c <fputs@plt+0x102c8>
   52db4:	mov	r0, #0
   52db8:	ldrd	r4, [sp]
   52dbc:	ldr	r6, [sp, #8]
   52dc0:	add	sp, sp, #12
   52dc4:	pop	{pc}		; (ldr pc, [sp], #4)
   52dc8:	movw	r3, #64639	; 0xfc7f
   52dcc:	movt	r3, #25807	; 0x64cf
   52dd0:	ldr	r2, [r0, #80]	; 0x50
   52dd4:	cmp	r2, r3
   52dd8:	bxne	lr
   52ddc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   52de0:	strd	r6, [sp, #8]
   52de4:	str	r8, [sp, #16]
   52de8:	str	lr, [sp, #20]
   52dec:	mov	r5, r0
   52df0:	bl	1c110 <fputs@plt+0xaf9c>
   52df4:	subs	r6, r0, #0
   52df8:	beq	52e10 <fputs@plt+0x41c9c>
   52dfc:	ldrd	r4, [sp]
   52e00:	ldrd	r6, [sp, #8]
   52e04:	ldr	r8, [sp, #16]
   52e08:	add	sp, sp, #20
   52e0c:	pop	{pc}		; (ldr pc, [sp], #4)
   52e10:	mov	r1, #0
   52e14:	mov	r0, r5
   52e18:	bl	4f700 <fputs@plt+0x3e58c>
   52e1c:	mov	r0, r5
   52e20:	bl	21e30 <fputs@plt+0x10cbc>
   52e24:	ldr	r3, [r5, #20]
   52e28:	cmp	r3, #0
   52e2c:	ble	52e70 <fputs@plt+0x41cfc>
   52e30:	mov	r7, #0
   52e34:	b	52e48 <fputs@plt+0x41cd4>
   52e38:	add	r6, r6, #1
   52e3c:	ldr	r3, [r5, #20]
   52e40:	cmp	r3, r6
   52e44:	ble	52e70 <fputs@plt+0x41cfc>
   52e48:	ldr	r4, [r5, #16]
   52e4c:	add	r4, r4, r6, lsl #4
   52e50:	ldr	r0, [r4, #4]
   52e54:	cmp	r0, #0
   52e58:	beq	52e38 <fputs@plt+0x41cc4>
   52e5c:	bl	52c68 <fputs@plt+0x41af4>
   52e60:	str	r7, [r4, #4]
   52e64:	cmp	r6, #1
   52e68:	strne	r7, [r4, #12]
   52e6c:	b	52e38 <fputs@plt+0x41cc4>
   52e70:	ldr	r3, [r5, #16]
   52e74:	ldr	r0, [r3, #28]
   52e78:	cmp	r0, #0
   52e7c:	beq	52e84 <fputs@plt+0x41d10>
   52e80:	bl	26da4 <fputs@plt+0x15c30>
   52e84:	mov	r0, r5
   52e88:	bl	21c8c <fputs@plt+0x10b18>
   52e8c:	mov	r0, r5
   52e90:	bl	21ff0 <fputs@plt+0x10e7c>
   52e94:	ldr	r7, [r5, #356]	; 0x164
   52e98:	cmp	r7, #0
   52e9c:	beq	52ed8 <fputs@plt+0x41d64>
   52ea0:	ldr	r4, [r7, #8]
   52ea4:	mov	r1, r4
   52ea8:	mov	r0, r5
   52eac:	bl	21e80 <fputs@plt+0x10d0c>
   52eb0:	ldr	r6, [r4, #8]
   52eb4:	mov	r1, r4
   52eb8:	mov	r0, r5
   52ebc:	bl	214f4 <fputs@plt+0x10380>
   52ec0:	mov	r4, r6
   52ec4:	cmp	r6, #0
   52ec8:	bne	52ea4 <fputs@plt+0x41d30>
   52ecc:	ldr	r7, [r7]
   52ed0:	cmp	r7, #0
   52ed4:	bne	52ea0 <fputs@plt+0x41d2c>
   52ed8:	add	r0, r5, #348	; 0x15c
   52edc:	bl	239b8 <fputs@plt+0x12844>
   52ee0:	ldr	r6, [r5, #372]	; 0x174
   52ee4:	cmp	r6, #0
   52ee8:	bne	52f98 <fputs@plt+0x41e24>
   52eec:	add	r0, r5, #364	; 0x16c
   52ef0:	bl	239b8 <fputs@plt+0x12844>
   52ef4:	ldr	r6, [r5, #328]	; 0x148
   52ef8:	cmp	r6, #0
   52efc:	bne	52fcc <fputs@plt+0x41e58>
   52f00:	add	r0, r5, #320	; 0x140
   52f04:	bl	239b8 <fputs@plt+0x12844>
   52f08:	mov	r1, #0
   52f0c:	mov	r0, r5
   52f10:	bl	236f4 <fputs@plt+0x12580>
   52f14:	ldr	r0, [r5, #240]	; 0xf0
   52f18:	bl	23518 <fputs@plt+0x123a4>
   52f1c:	movw	r3, #31024	; 0x7930
   52f20:	movt	r3, #46389	; 0xb535
   52f24:	str	r3, [r5, #80]	; 0x50
   52f28:	ldr	r3, [r5, #16]
   52f2c:	ldr	r1, [r3, #28]
   52f30:	mov	r0, r5
   52f34:	bl	214f4 <fputs@plt+0x10380>
   52f38:	movw	r3, #11571	; 0x2d33
   52f3c:	movt	r3, #40764	; 0x9f3c
   52f40:	str	r3, [r5, #80]	; 0x50
   52f44:	ldrb	r3, [r5, #262]	; 0x106
   52f48:	cmp	r3, #0
   52f4c:	bne	52fe8 <fputs@plt+0x41e74>
   52f50:	mov	r0, r5
   52f54:	bl	2143c <fputs@plt+0x102c8>
   52f58:	b	52dfc <fputs@plt+0x41c88>
   52f5c:	add	r4, r4, #20
   52f60:	cmp	r8, r4
   52f64:	beq	52f80 <fputs@plt+0x41e0c>
   52f68:	ldr	r3, [r4, #16]
   52f6c:	cmp	r3, #0
   52f70:	beq	52f5c <fputs@plt+0x41de8>
   52f74:	ldr	r0, [r4, #8]
   52f78:	blx	r3
   52f7c:	b	52f5c <fputs@plt+0x41de8>
   52f80:	mov	r1, r7
   52f84:	mov	r0, r5
   52f88:	bl	214f4 <fputs@plt+0x10380>
   52f8c:	ldr	r6, [r6]
   52f90:	cmp	r6, #0
   52f94:	beq	52eec <fputs@plt+0x41d78>
   52f98:	ldr	r7, [r6, #8]
   52f9c:	mov	r4, r7
   52fa0:	add	r8, r7, #60	; 0x3c
   52fa4:	b	52f68 <fputs@plt+0x41df4>
   52fa8:	mov	r1, r4
   52fac:	mov	r0, r5
   52fb0:	bl	25eec <fputs@plt+0x14d78>
   52fb4:	mov	r1, r4
   52fb8:	mov	r0, r5
   52fbc:	bl	214f4 <fputs@plt+0x10380>
   52fc0:	ldr	r6, [r6]
   52fc4:	cmp	r6, #0
   52fc8:	beq	52f00 <fputs@plt+0x41d8c>
   52fcc:	ldr	r4, [r6, #8]
   52fd0:	ldr	r3, [r4, #12]
   52fd4:	cmp	r3, #0
   52fd8:	beq	52fa8 <fputs@plt+0x41e34>
   52fdc:	ldr	r0, [r4, #8]
   52fe0:	blx	r3
   52fe4:	b	52fa8 <fputs@plt+0x41e34>
   52fe8:	ldr	r0, [r5, #288]	; 0x120
   52fec:	bl	2143c <fputs@plt+0x102c8>
   52ff0:	b	52f50 <fputs@plt+0x41ddc>
   52ff4:	strd	r4, [sp, #-16]!
   52ff8:	str	r6, [sp, #8]
   52ffc:	str	lr, [sp, #12]
   53000:	subs	r4, r0, #0
   53004:	moveq	r5, #0
   53008:	beq	530d8 <fputs@plt+0x41f64>
   5300c:	ldr	r6, [r4, #20]
   53010:	ldr	r3, [r4, #24]
   53014:	ldr	r2, [r3, #4]
   53018:	ldr	r3, [r3]
   5301c:	str	r3, [r2, #4]
   53020:	ldr	r3, [r4]
   53024:	cmp	r3, #0
   53028:	beq	5303c <fputs@plt+0x41ec8>
   5302c:	ldr	r2, [r4, #24]
   53030:	ldr	r3, [r2, #16]
   53034:	sub	r3, r3, #1
   53038:	str	r3, [r2, #16]
   5303c:	ldr	r3, [r4, #40]	; 0x28
   53040:	cmp	r3, #0
   53044:	beq	53084 <fputs@plt+0x41f10>
   53048:	ldr	r3, [r4, #24]
   5304c:	ldr	r3, [r3, #4]
   53050:	ldr	r3, [r3]
   53054:	ldr	r2, [r3, #96]	; 0x60
   53058:	cmp	r4, r2
   5305c:	bne	5306c <fputs@plt+0x41ef8>
   53060:	add	r2, r3, #96	; 0x60
   53064:	b	5307c <fputs@plt+0x41f08>
   53068:	mov	r2, r3
   5306c:	ldr	r3, [r2, #44]	; 0x2c
   53070:	cmp	r3, r4
   53074:	bne	53068 <fputs@plt+0x41ef4>
   53078:	add	r2, r2, #44	; 0x2c
   5307c:	ldr	r3, [r4, #44]	; 0x2c
   53080:	str	r3, [r2]
   53084:	mov	r2, #0
   53088:	mov	r1, r2
   5308c:	ldr	r0, [r4, #4]
   53090:	bl	4f604 <fputs@plt+0x3e490>
   53094:	ldr	r5, [r4, #28]
   53098:	cmp	r5, #101	; 0x65
   5309c:	moveq	r5, #0
   530a0:	ldr	r0, [r4]
   530a4:	cmp	r0, #0
   530a8:	beq	530d0 <fputs@plt+0x41f5c>
   530ac:	mov	r1, r5
   530b0:	bl	236f4 <fputs@plt+0x12580>
   530b4:	ldr	r0, [r4]
   530b8:	bl	52dc8 <fputs@plt+0x41c54>
   530bc:	ldr	r3, [r4]
   530c0:	cmp	r3, #0
   530c4:	beq	530d0 <fputs@plt+0x41f5c>
   530c8:	mov	r0, r4
   530cc:	bl	2143c <fputs@plt+0x102c8>
   530d0:	mov	r0, r6
   530d4:	bl	52dc8 <fputs@plt+0x41c54>
   530d8:	mov	r0, r5
   530dc:	ldrd	r4, [sp]
   530e0:	ldr	r6, [sp, #8]
   530e4:	add	sp, sp, #12
   530e8:	pop	{pc}		; (ldr pc, [sp], #4)
   530ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   530f0:	strd	r6, [sp, #8]
   530f4:	str	r8, [sp, #16]
   530f8:	str	lr, [sp, #20]
   530fc:	subs	r4, r0, #0
   53100:	moveq	r0, #0
   53104:	beq	531f4 <fputs@plt+0x42080>
   53108:	mov	r7, r1
   5310c:	mov	r0, r4
   53110:	bl	36190 <fputs@plt+0x2501c>
   53114:	cmp	r0, #0
   53118:	beq	53138 <fputs@plt+0x41fc4>
   5311c:	mov	r0, r4
   53120:	bl	170b0 <fputs@plt+0x5f3c>
   53124:	ldr	r3, [r4, #20]
   53128:	cmp	r3, #0
   5312c:	ble	531a4 <fputs@plt+0x42030>
   53130:	mov	r6, #0
   53134:	b	53180 <fputs@plt+0x4200c>
   53138:	movw	r0, #3154	; 0xc52
   5313c:	movt	r0, #2
   53140:	bl	34f90 <fputs@plt+0x23e1c>
   53144:	b	531f4 <fputs@plt+0x42080>
   53148:	mov	r0, r4
   5314c:	bl	21c20 <fputs@plt+0x10aac>
   53150:	ldr	r5, [r5]
   53154:	cmp	r5, #0
   53158:	beq	53170 <fputs@plt+0x41ffc>
   5315c:	ldr	r1, [r5, #8]
   53160:	ldrb	r3, [r1, #42]	; 0x2a
   53164:	tst	r3, #16
   53168:	beq	53150 <fputs@plt+0x41fdc>
   5316c:	b	53148 <fputs@plt+0x41fd4>
   53170:	add	r6, r6, #1
   53174:	ldr	r3, [r4, #20]
   53178:	cmp	r6, r3
   5317c:	bge	531a4 <fputs@plt+0x42030>
   53180:	ldr	r3, [r4, #16]
   53184:	add	r3, r3, r6, lsl #4
   53188:	ldr	r3, [r3, #12]
   5318c:	cmp	r3, #0
   53190:	beq	53170 <fputs@plt+0x41ffc>
   53194:	ldr	r5, [r3, #16]
   53198:	cmp	r5, #0
   5319c:	bne	5315c <fputs@plt+0x41fe8>
   531a0:	b	53170 <fputs@plt+0x41ffc>
   531a4:	ldr	r5, [r4, #328]	; 0x148
   531a8:	cmp	r5, #0
   531ac:	bne	5321c <fputs@plt+0x420a8>
   531b0:	mov	r0, r4
   531b4:	bl	21c8c <fputs@plt+0x10b18>
   531b8:	mov	r1, #68	; 0x44
   531bc:	mov	r0, r4
   531c0:	bl	21d74 <fputs@plt+0x10c00>
   531c4:	cmp	r7, #0
   531c8:	bne	531dc <fputs@plt+0x42068>
   531cc:	mov	r0, r4
   531d0:	bl	1c110 <fputs@plt+0xaf9c>
   531d4:	cmp	r0, #0
   531d8:	bne	53230 <fputs@plt+0x420bc>
   531dc:	movw	r3, #64639	; 0xfc7f
   531e0:	movt	r3, #25807	; 0x64cf
   531e4:	str	r3, [r4, #80]	; 0x50
   531e8:	mov	r0, r4
   531ec:	bl	52dc8 <fputs@plt+0x41c54>
   531f0:	mov	r0, #0
   531f4:	ldrd	r4, [sp]
   531f8:	ldrd	r6, [sp, #8]
   531fc:	ldr	r8, [sp, #16]
   53200:	add	sp, sp, #20
   53204:	pop	{pc}		; (ldr pc, [sp], #4)
   53208:	mov	r0, r4
   5320c:	bl	21c20 <fputs@plt+0x10aac>
   53210:	ldr	r5, [r5]
   53214:	cmp	r5, #0
   53218:	beq	531b0 <fputs@plt+0x4203c>
   5321c:	ldr	r3, [r5, #8]
   53220:	ldr	r1, [r3, #16]
   53224:	cmp	r1, #0
   53228:	bne	53208 <fputs@plt+0x42094>
   5322c:	b	53210 <fputs@plt+0x4209c>
   53230:	movw	r2, #52800	; 0xce40
   53234:	movt	r2, #8
   53238:	mov	r1, #5
   5323c:	mov	r0, r4
   53240:	bl	38bd4 <fputs@plt+0x27a60>
   53244:	mov	r0, #5
   53248:	b	531f4 <fputs@plt+0x42080>
   5324c:	strd	r4, [sp, #-16]!
   53250:	str	r6, [sp, #8]
   53254:	str	lr, [sp, #12]
   53258:	subs	r4, r1, #0
   5325c:	beq	53280 <fputs@plt+0x4210c>
   53260:	ldrb	r3, [r4]
   53264:	cmp	r3, #1
   53268:	beq	53290 <fputs@plt+0x4211c>
   5326c:	sxtb	r2, r3
   53270:	cmp	r2, #0
   53274:	beq	532cc <fputs@plt+0x42158>
   53278:	cmp	r3, #2
   5327c:	beq	532ec <fputs@plt+0x42178>
   53280:	ldrd	r4, [sp]
   53284:	ldr	r6, [sp, #8]
   53288:	add	sp, sp, #12
   5328c:	pop	{pc}		; (ldr pc, [sp], #4)
   53290:	ldr	r5, [r4, #16]
   53294:	cmp	r5, #0
   53298:	beq	53280 <fputs@plt+0x4210c>
   5329c:	ldr	r6, [r0]
   532a0:	mov	r1, r5
   532a4:	mov	r0, r6
   532a8:	bl	24e8c <fputs@plt+0x13d18>
   532ac:	ldr	r0, [r5, #40]	; 0x28
   532b0:	bl	2143c <fputs@plt+0x102c8>
   532b4:	mov	r1, r5
   532b8:	mov	r0, r6
   532bc:	bl	214f4 <fputs@plt+0x10380>
   532c0:	mov	r3, #0
   532c4:	str	r3, [r4, #16]
   532c8:	b	53280 <fputs@plt+0x4210c>
   532cc:	ldr	r0, [r4, #20]
   532d0:	cmp	r0, #0
   532d4:	beq	532e0 <fputs@plt+0x4216c>
   532d8:	bl	52c68 <fputs@plt+0x41af4>
   532dc:	b	53280 <fputs@plt+0x4210c>
   532e0:	ldr	r0, [r4, #16]
   532e4:	bl	4a794 <fputs@plt+0x39620>
   532e8:	b	53280 <fputs@plt+0x4210c>
   532ec:	ldr	r0, [r4, #16]
   532f0:	ldr	r3, [r0]
   532f4:	ldr	r1, [r3]
   532f8:	ldr	r2, [r3, #4]
   532fc:	sub	r2, r2, #1
   53300:	str	r2, [r3, #4]
   53304:	ldr	r3, [r1, #28]
   53308:	blx	r3
   5330c:	b	53280 <fputs@plt+0x4210c>
   53310:	ldr	r3, [r0, #56]	; 0x38
   53314:	cmp	r3, #0
   53318:	bxeq	lr
   5331c:	ldr	r3, [r0, #36]	; 0x24
   53320:	cmp	r3, #0
   53324:	bxle	lr
   53328:	strd	r4, [sp, #-16]!
   5332c:	str	r6, [sp, #8]
   53330:	str	lr, [sp, #12]
   53334:	mov	r5, r0
   53338:	mov	r4, #0
   5333c:	mov	r6, r4
   53340:	b	53364 <fputs@plt+0x421f0>
   53344:	mov	r0, r5
   53348:	bl	5324c <fputs@plt+0x420d8>
   5334c:	ldr	r3, [r5, #56]	; 0x38
   53350:	str	r6, [r3, r4, lsl #2]
   53354:	add	r4, r4, #1
   53358:	ldr	r3, [r5, #36]	; 0x24
   5335c:	cmp	r3, r4
   53360:	ble	53378 <fputs@plt+0x42204>
   53364:	ldr	r3, [r5, #56]	; 0x38
   53368:	ldr	r1, [r3, r4, lsl #2]
   5336c:	cmp	r1, #0
   53370:	bne	53344 <fputs@plt+0x421d0>
   53374:	b	53354 <fputs@plt+0x421e0>
   53378:	ldrd	r4, [sp]
   5337c:	ldr	r6, [sp, #8]
   53380:	add	sp, sp, #12
   53384:	pop	{pc}		; (ldr pc, [sp], #4)
   53388:	strd	r4, [sp, #-16]!
   5338c:	str	r6, [sp, #8]
   53390:	str	lr, [sp, #12]
   53394:	mov	r4, r0
   53398:	ldr	r5, [r0]
   5339c:	mov	r0, r5
   533a0:	bl	53310 <fputs@plt+0x4219c>
   533a4:	ldr	r3, [r4, #20]
   533a8:	str	r3, [r5, #200]	; 0xc8
   533ac:	ldr	r3, [r4, #60]	; 0x3c
   533b0:	str	r3, [r5, #196]	; 0xc4
   533b4:	ldr	r3, [r4, #8]
   533b8:	str	r3, [r5, #4]
   533bc:	ldr	r3, [r4, #52]	; 0x34
   533c0:	str	r3, [r5, #32]
   533c4:	ldr	r3, [r4, #16]
   533c8:	str	r3, [r5, #8]
   533cc:	ldr	r3, [r4, #56]	; 0x38
   533d0:	str	r3, [r5, #28]
   533d4:	ldr	r3, [r4, #24]
   533d8:	str	r3, [r5, #56]	; 0x38
   533dc:	ldr	r3, [r4, #44]	; 0x2c
   533e0:	str	r3, [r5, #36]	; 0x24
   533e4:	ldr	r1, [r5]
   533e8:	ldrd	r2, [r4, #32]
   533ec:	strd	r2, [r1, #32]
   533f0:	ldr	r3, [r4, #72]	; 0x48
   533f4:	str	r3, [r5, #92]	; 0x5c
   533f8:	ldr	r3, [r5]
   533fc:	ldr	r2, [r4, #76]	; 0x4c
   53400:	str	r2, [r3, #84]	; 0x54
   53404:	mov	r1, r5
   53408:	ldr	r0, [r1], #204	; 0xcc
   5340c:	mov	r3, #0
   53410:	mvn	r2, #0
   53414:	bl	21a5c <fputs@plt+0x108e8>
   53418:	ldr	r3, [r4, #40]	; 0x28
   5341c:	str	r3, [r5, #204]	; 0xcc
   53420:	mov	r3, #0
   53424:	str	r3, [r4, #40]	; 0x28
   53428:	ldr	r0, [r4, #48]	; 0x30
   5342c:	ldrd	r4, [sp]
   53430:	ldr	r6, [sp, #8]
   53434:	add	sp, sp, #12
   53438:	pop	{pc}		; (ldr pc, [sp], #4)
   5343c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   53440:	strd	r6, [sp, #8]
   53444:	strd	r8, [sp, #16]
   53448:	strd	sl, [sp, #24]
   5344c:	str	lr, [sp, #32]
   53450:	sub	sp, sp, #4
   53454:	mov	r6, r0
   53458:	mov	r5, r2
   5345c:	mov	fp, r3
   53460:	ldrb	r9, [sp, #40]	; 0x28
   53464:	subs	sl, r1, #0
   53468:	ble	53530 <fputs@plt+0x423bc>
   5346c:	ldr	r8, [r0, #28]
   53470:	sub	r8, r8, sl
   53474:	add	r8, r8, r8, lsl #2
   53478:	ldr	r3, [r0, #8]
   5347c:	add	r8, r3, r8, lsl #3
   53480:	add	r7, r5, #11
   53484:	lsl	r7, r7, #3
   53488:	cmp	r9, #0
   5348c:	movne	r4, #0
   53490:	moveq	r4, #200	; 0xc8
   53494:	add	r4, r7, r4
   53498:	ldr	r3, [r6, #56]	; 0x38
   5349c:	ldr	r1, [r3, sl, lsl #2]
   534a0:	cmp	r1, #0
   534a4:	beq	534bc <fputs@plt+0x42348>
   534a8:	mov	r0, r6
   534ac:	bl	5324c <fputs@plt+0x420d8>
   534b0:	ldr	r3, [r6, #56]	; 0x38
   534b4:	mov	r2, #0
   534b8:	str	r2, [r3, sl, lsl #2]
   534bc:	mov	r1, r4
   534c0:	mov	r0, r8
   534c4:	bl	2be94 <fputs@plt+0x1ad20>
   534c8:	cmp	r0, #0
   534cc:	movne	r4, #0
   534d0:	bne	53510 <fputs@plt+0x4239c>
   534d4:	ldr	r4, [r8, #16]
   534d8:	ldr	r3, [r6, #56]	; 0x38
   534dc:	str	r4, [r3, sl, lsl #2]
   534e0:	mov	r2, #86	; 0x56
   534e4:	mov	r1, #0
   534e8:	add	r0, r4, #2
   534ec:	bl	10f40 <memset@plt>
   534f0:	strb	r9, [r4]
   534f4:	strb	fp, [r4, #1]
   534f8:	strh	r5, [r4, #12]
   534fc:	add	r5, r5, #20
   53500:	add	r5, r4, r5, lsl #2
   53504:	str	r5, [r4, #76]	; 0x4c
   53508:	cmp	r9, #0
   5350c:	beq	53538 <fputs@plt+0x423c4>
   53510:	mov	r0, r4
   53514:	add	sp, sp, #4
   53518:	ldrd	r4, [sp]
   5351c:	ldrd	r6, [sp, #8]
   53520:	ldrd	r8, [sp, #16]
   53524:	ldrd	sl, [sp, #24]
   53528:	add	sp, sp, #32
   5352c:	pop	{pc}		; (ldr pc, [sp], #4)
   53530:	ldr	r8, [r0, #8]
   53534:	b	53480 <fputs@plt+0x4230c>
   53538:	ldr	r0, [r8, #16]
   5353c:	add	r0, r0, r7
   53540:	str	r0, [r4, #16]
   53544:	mov	r2, #68	; 0x44
   53548:	mov	r1, #0
   5354c:	bl	10f40 <memset@plt>
   53550:	b	53510 <fputs@plt+0x4239c>
   53554:	strd	r4, [sp, #-16]!
   53558:	str	r6, [sp, #8]
   5355c:	str	lr, [sp, #12]
   53560:	ldr	r4, [r0]
   53564:	ldr	r3, [r4, #16]
   53568:	ldr	r3, [r3, #20]
   5356c:	cmp	r3, #0
   53570:	moveq	r0, #0
   53574:	beq	535a0 <fputs@plt+0x4242c>
   53578:	ldrb	r2, [r4, #67]	; 0x43
   5357c:	cmp	r2, #0
   53580:	beq	53590 <fputs@plt+0x4241c>
   53584:	ldrb	r2, [r3, #8]
   53588:	cmp	r2, #0
   5358c:	beq	535b0 <fputs@plt+0x4243c>
   53590:	movw	r1, #52868	; 0xce84
   53594:	movt	r1, #8
   53598:	bl	3907c <fputs@plt+0x27f08>
   5359c:	mov	r0, #1
   535a0:	ldrd	r4, [sp]
   535a4:	ldr	r6, [sp, #8]
   535a8:	add	sp, sp, #12
   535ac:	pop	{pc}		; (ldr pc, [sp], #4)
   535b0:	mov	r0, r3
   535b4:	bl	52c68 <fputs@plt+0x41af4>
   535b8:	ldr	r3, [r4, #16]
   535bc:	mov	r5, #0
   535c0:	str	r5, [r3, #20]
   535c4:	mov	r0, r4
   535c8:	bl	26eac <fputs@plt+0x15d38>
   535cc:	mov	r0, r5
   535d0:	b	535a0 <fputs@plt+0x4242c>
   535d4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   535d8:	strd	r6, [sp, #8]
   535dc:	strd	r8, [sp, #16]
   535e0:	str	sl, [sp, #24]
   535e4:	str	lr, [sp, #28]
   535e8:	sub	sp, sp, #128	; 0x80
   535ec:	mov	sl, r0
   535f0:	ldr	r0, [r2]
   535f4:	bl	31d00 <fputs@plt+0x20b8c>
   535f8:	ldr	r3, [sl]
   535fc:	ldr	r9, [r3, #32]
   53600:	subs	r7, r0, #0
   53604:	movw	r3, #23480	; 0x5bb8
   53608:	movt	r3, #8
   5360c:	cmp	r0, #0
   53610:	moveq	r7, r3
   53614:	ldr	r6, [r9, #20]
   53618:	cmp	r6, #0
   5361c:	ble	536d8 <fputs@plt+0x42564>
   53620:	ldr	r4, [r9, #16]
   53624:	mov	r5, #0
   53628:	b	5363c <fputs@plt+0x424c8>
   5362c:	add	r5, r5, #1
   53630:	add	r4, r4, #16
   53634:	cmp	r5, r6
   53638:	beq	536d8 <fputs@plt+0x42564>
   5363c:	ldr	r3, [r4, #4]
   53640:	cmp	r3, #0
   53644:	beq	5362c <fputs@plt+0x424b8>
   53648:	mov	r1, r7
   5364c:	ldr	r0, [r4]
   53650:	bl	14234 <fputs@plt+0x30c0>
   53654:	cmp	r0, #0
   53658:	bne	5362c <fputs@plt+0x424b8>
   5365c:	cmp	r6, r5
   53660:	ble	536d8 <fputs@plt+0x42564>
   53664:	cmp	r5, #1
   53668:	ble	536f4 <fputs@plt+0x42580>
   5366c:	ldrb	r3, [r9, #67]	; 0x43
   53670:	cmp	r3, #0
   53674:	beq	53710 <fputs@plt+0x4259c>
   53678:	ldr	r0, [r4, #4]
   5367c:	ldrb	r3, [r0, #8]
   53680:	cmp	r3, #0
   53684:	bne	53694 <fputs@plt+0x42520>
   53688:	ldr	r3, [r0, #16]
   5368c:	cmp	r3, #0
   53690:	beq	53728 <fputs@plt+0x425b4>
   53694:	mov	r3, r7
   53698:	movw	r2, #53028	; 0xcf24
   5369c:	movt	r2, #8
   536a0:	mov	r1, sp
   536a4:	mov	r0, #128	; 0x80
   536a8:	bl	319a0 <fputs@plt+0x2082c>
   536ac:	mvn	r2, #0
   536b0:	mov	r1, sp
   536b4:	mov	r0, sl
   536b8:	bl	2c654 <fputs@plt+0x1b4e0>
   536bc:	add	sp, sp, #128	; 0x80
   536c0:	ldrd	r4, [sp]
   536c4:	ldrd	r6, [sp, #8]
   536c8:	ldrd	r8, [sp, #16]
   536cc:	ldr	sl, [sp, #24]
   536d0:	add	sp, sp, #28
   536d4:	pop	{pc}		; (ldr pc, [sp], #4)
   536d8:	mov	r3, r7
   536dc:	movw	r2, #52932	; 0xcec4
   536e0:	movt	r2, #8
   536e4:	mov	r1, sp
   536e8:	mov	r0, #128	; 0x80
   536ec:	bl	319a0 <fputs@plt+0x2082c>
   536f0:	b	536ac <fputs@plt+0x42538>
   536f4:	mov	r3, r7
   536f8:	movw	r2, #52956	; 0xcedc
   536fc:	movt	r2, #8
   53700:	mov	r1, sp
   53704:	mov	r0, #128	; 0x80
   53708:	bl	319a0 <fputs@plt+0x2082c>
   5370c:	b	536ac <fputs@plt+0x42538>
   53710:	movw	r2, #52984	; 0xcef8
   53714:	movt	r2, #8
   53718:	mov	r1, sp
   5371c:	mov	r0, #128	; 0x80
   53720:	bl	319a0 <fputs@plt+0x2082c>
   53724:	b	536ac <fputs@plt+0x42538>
   53728:	bl	52c68 <fputs@plt+0x41af4>
   5372c:	mov	r3, #0
   53730:	str	r3, [r4, #4]
   53734:	str	r3, [r4, #12]
   53738:	mov	r0, r9
   5373c:	bl	21ff0 <fputs@plt+0x10e7c>
   53740:	b	536bc <fputs@plt+0x42548>
   53744:	strd	r4, [sp, #-36]!	; 0xffffffdc
   53748:	strd	r6, [sp, #8]
   5374c:	strd	r8, [sp, #16]
   53750:	strd	sl, [sp, #24]
   53754:	str	lr, [sp, #32]
   53758:	sub	sp, sp, #28
   5375c:	mov	r5, r1
   53760:	mov	r8, r2
   53764:	ldr	r1, [sp, #64]	; 0x40
   53768:	ldr	r2, [r0, #20]
   5376c:	cmp	r2, #0
   53770:	ble	53804 <fputs@plt+0x42690>
   53774:	mov	r6, r0
   53778:	mov	r7, #0
   5377c:	mov	r4, r7
   53780:	mov	r9, r7
   53784:	mov	fp, r7
   53788:	mov	sl, #1
   5378c:	b	5383c <fputs@plt+0x426c8>
   53790:	ldr	ip, [r0]
   53794:	ldr	r0, [ip, #216]	; 0xd8
   53798:	cmp	r0, #0
   5379c:	beq	5380c <fputs@plt+0x42698>
   537a0:	cmp	r8, #0
   537a4:	ldrne	r2, [ip, #184]	; 0xb8
   537a8:	moveq	r2, r9
   537ac:	ldr	lr, [ip, #188]	; 0xbc
   537b0:	str	r1, [sp, #16]
   537b4:	str	r3, [sp, #12]
   537b8:	ldr	r3, [ip, #208]	; 0xd0
   537bc:	str	r3, [sp, #8]
   537c0:	ldr	r3, [ip, #160]	; 0xa0
   537c4:	str	r3, [sp, #4]
   537c8:	ldrb	r3, [ip, #10]
   537cc:	str	r3, [sp]
   537d0:	mov	r3, lr
   537d4:	mov	r1, r8
   537d8:	bl	51fe0 <fputs@plt+0x40e6c>
   537dc:	cmp	r0, #5
   537e0:	bne	537f8 <fputs@plt+0x42684>
   537e4:	mov	r7, sl
   537e8:	mov	r0, #0
   537ec:	mov	r1, r0
   537f0:	mov	r3, r0
   537f4:	b	53818 <fputs@plt+0x426a4>
   537f8:	mov	r1, r9
   537fc:	mov	r3, fp
   53800:	b	53818 <fputs@plt+0x426a4>
   53804:	mov	r0, #0
   53808:	b	53890 <fputs@plt+0x4271c>
   5380c:	mov	r0, #0
   53810:	mov	r1, r0
   53814:	mov	r3, r0
   53818:	add	r4, r4, #1
   5381c:	ldr	ip, [r6, #20]
   53820:	cmp	ip, r4
   53824:	movle	r2, #0
   53828:	movgt	r2, #1
   5382c:	cmp	r0, #0
   53830:	movne	r2, #0
   53834:	cmp	r2, #0
   53838:	beq	5387c <fputs@plt+0x42708>
   5383c:	cmp	r5, #10
   53840:	cmpne	r5, r4
   53844:	movne	r0, #0
   53848:	bne	53818 <fputs@plt+0x426a4>
   5384c:	ldr	r2, [r6, #16]
   53850:	add	r2, r2, r4, lsl #4
   53854:	ldr	r2, [r2, #4]
   53858:	cmp	r2, #0
   5385c:	beq	5380c <fputs@plt+0x42698>
   53860:	ldr	r0, [r2, #4]
   53864:	ldr	r2, [r2]
   53868:	str	r2, [r0, #4]
   5386c:	ldrb	r2, [r0, #20]
   53870:	cmp	r2, #0
   53874:	beq	53790 <fputs@plt+0x4261c>
   53878:	mov	r0, #6
   5387c:	eor	r7, r7, #1
   53880:	cmp	r0, #0
   53884:	movne	r7, #1
   53888:	cmp	r7, #0
   5388c:	moveq	r0, #5
   53890:	add	sp, sp, #28
   53894:	ldrd	r4, [sp]
   53898:	ldrd	r6, [sp, #8]
   5389c:	ldrd	r8, [sp, #16]
   538a0:	ldrd	sl, [sp, #24]
   538a4:	add	sp, sp, #32
   538a8:	pop	{pc}		; (ldr pc, [sp], #4)
   538ac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   538b0:	strd	r6, [sp, #8]
   538b4:	strd	r8, [sp, #16]
   538b8:	strd	sl, [sp, #24]
   538bc:	str	lr, [sp, #32]
   538c0:	sub	sp, sp, #44	; 0x2c
   538c4:	mov	r4, r0
   538c8:	ldr	r5, [r0]
   538cc:	ldrb	r3, [r5, #69]	; 0x45
   538d0:	cmp	r3, #0
   538d4:	movne	r3, #7
   538d8:	strne	r3, [r0, #80]	; 0x50
   538dc:	ldr	r0, [r0, #200]	; 0xc8
   538e0:	cmp	r0, #0
   538e4:	beq	538f4 <fputs@plt+0x42780>
   538e8:	ldr	r2, [r4, #196]	; 0xc4
   538ec:	mov	r1, #0
   538f0:	bl	10f40 <memset@plt>
   538f4:	ldr	r0, [r4, #176]	; 0xb0
   538f8:	cmp	r0, #0
   538fc:	bne	53908 <fputs@plt+0x42794>
   53900:	b	53924 <fputs@plt+0x427b0>
   53904:	mov	r0, r3
   53908:	ldr	r3, [r0, #4]
   5390c:	cmp	r3, #0
   53910:	bne	53904 <fputs@plt+0x42790>
   53914:	bl	53388 <fputs@plt+0x42214>
   53918:	mov	r3, #0
   5391c:	str	r3, [r4, #176]	; 0xb0
   53920:	str	r3, [r4, #184]	; 0xb8
   53924:	mov	r0, r4
   53928:	bl	53310 <fputs@plt+0x4219c>
   5392c:	ldr	r0, [r4, #8]
   53930:	cmp	r0, #0
   53934:	beq	53940 <fputs@plt+0x427cc>
   53938:	ldr	r1, [r4, #28]
   5393c:	bl	233a8 <fputs@plt+0x12234>
   53940:	ldr	r6, [r4, #180]	; 0xb4
   53944:	cmp	r6, #0
   53948:	beq	539e4 <fputs@plt+0x42870>
   5394c:	mov	sl, #0
   53950:	mvn	r9, #0
   53954:	b	53998 <fputs@plt+0x42824>
   53958:	ldr	r1, [r6, #64]	; 0x40
   5395c:	mov	r0, r8
   53960:	bl	233a8 <fputs@plt+0x12234>
   53964:	mov	r1, r6
   53968:	ldr	r0, [r1], #40	; 0x28
   5396c:	mov	r3, sl
   53970:	mov	r2, r9
   53974:	ldr	r0, [r0]
   53978:	bl	21a5c <fputs@plt+0x108e8>
   5397c:	ldr	r3, [r6]
   53980:	mov	r1, r6
   53984:	ldr	r0, [r3]
   53988:	bl	214f4 <fputs@plt+0x10380>
   5398c:	ldr	r6, [r4, #180]	; 0xb4
   53990:	cmp	r6, #0
   53994:	beq	539e4 <fputs@plt+0x42870>
   53998:	ldr	r3, [r6, #4]
   5399c:	str	r3, [r4, #180]	; 0xb4
   539a0:	add	r8, r6, #80	; 0x50
   539a4:	ldr	r7, [r6, #64]	; 0x40
   539a8:	add	r7, r7, r7, lsl #2
   539ac:	lsl	r7, r7, #3
   539b0:	ldr	r3, [r6, #68]	; 0x44
   539b4:	cmp	r3, #0
   539b8:	ble	53958 <fputs@plt+0x427e4>
   539bc:	add	r7, r8, r7
   539c0:	mov	fp, #0
   539c4:	ldr	r1, [r7], #4
   539c8:	ldr	r0, [r6]
   539cc:	bl	5324c <fputs@plt+0x420d8>
   539d0:	add	fp, fp, #1
   539d4:	ldr	r3, [r6, #68]	; 0x44
   539d8:	cmp	fp, r3
   539dc:	blt	539c4 <fputs@plt+0x42850>
   539e0:	b	53958 <fputs@plt+0x427e4>
   539e4:	ldr	r3, [r4, #204]	; 0xcc
   539e8:	cmp	r3, #0
   539ec:	beq	53a04 <fputs@plt+0x42890>
   539f0:	mov	r1, r4
   539f4:	ldr	r0, [r1], #204	; 0xcc
   539f8:	mov	r3, #0
   539fc:	mvn	r2, #0
   53a00:	bl	21a5c <fputs@plt+0x108e8>
   53a04:	movw	r3, #3491	; 0xda3
   53a08:	movt	r3, #48626	; 0xbdf2
   53a0c:	ldr	r2, [r4, #40]	; 0x28
   53a10:	cmp	r2, r3
   53a14:	movne	r0, #0
   53a18:	bne	53a94 <fputs@plt+0x42920>
   53a1c:	ldr	r3, [r4, #76]	; 0x4c
   53a20:	cmp	r3, #0
   53a24:	blt	53a70 <fputs@plt+0x428fc>
   53a28:	ldrb	r3, [r4, #89]	; 0x59
   53a2c:	tst	r3, #64	; 0x40
   53a30:	bne	53ab0 <fputs@plt+0x4293c>
   53a34:	ldr	r3, [r5, #152]	; 0x98
   53a38:	sub	r3, r3, #1
   53a3c:	str	r3, [r5, #152]	; 0x98
   53a40:	ldrb	r3, [r4, #89]	; 0x59
   53a44:	tst	r3, #32
   53a48:	bne	53a58 <fputs@plt+0x428e4>
   53a4c:	ldr	r3, [r5, #160]	; 0xa0
   53a50:	sub	r3, r3, #1
   53a54:	str	r3, [r5, #160]	; 0xa0
   53a58:	ldrb	r3, [r4, #89]	; 0x59
   53a5c:	tst	r3, #64	; 0x40
   53a60:	beq	53a70 <fputs@plt+0x428fc>
   53a64:	ldr	r3, [r5, #156]	; 0x9c
   53a68:	sub	r3, r3, #1
   53a6c:	str	r3, [r5, #156]	; 0x9c
   53a70:	movw	r3, #10611	; 0x2973
   53a74:	movt	r3, #20892	; 0x519c
   53a78:	str	r3, [r4, #40]	; 0x28
   53a7c:	ldrb	r3, [r5, #69]	; 0x45
   53a80:	cmp	r3, #0
   53a84:	beq	53ed4 <fputs@plt+0x42d60>
   53a88:	mov	r3, #7
   53a8c:	str	r3, [r4, #80]	; 0x50
   53a90:	mov	r0, #0
   53a94:	add	sp, sp, #44	; 0x2c
   53a98:	ldrd	r4, [sp]
   53a9c:	ldrd	r6, [sp, #8]
   53aa0:	ldrd	r8, [sp, #16]
   53aa4:	ldrd	sl, [sp, #24]
   53aa8:	add	sp, sp, #32
   53aac:	pop	{pc}		; (ldr pc, [sp], #4)
   53ab0:	mov	r0, r4
   53ab4:	bl	1fefc <fputs@plt+0xed88>
   53ab8:	ldrb	r3, [r4, #80]	; 0x50
   53abc:	cmp	r3, #7
   53ac0:	beq	54318 <fputs@plt+0x431a4>
   53ac4:	sub	r2, r3, #9
   53ac8:	cmp	r3, #13
   53acc:	cmpne	r2, #1
   53ad0:	movhi	r7, #0
   53ad4:	movhi	r6, r7
   53ad8:	bhi	5435c <fputs@plt+0x431e8>
   53adc:	ldrb	r1, [r4, #89]	; 0x59
   53ae0:	eor	r2, r1, #32
   53ae4:	ubfx	r2, r2, #5, #1
   53ae8:	cmp	r3, #9
   53aec:	orrne	r2, r2, #1
   53af0:	cmp	r2, #0
   53af4:	moveq	r7, #1
   53af8:	moveq	r6, #0
   53afc:	beq	5435c <fputs@plt+0x431e8>
   53b00:	b	5431c <fputs@plt+0x431a8>
   53b04:	mov	r1, #0
   53b08:	mov	r0, r4
   53b0c:	bl	41cd4 <fputs@plt+0x30b60>
   53b10:	b	54368 <fputs@plt+0x431f4>
   53b14:	ldr	r3, [r4, #80]	; 0x50
   53b18:	cmp	r3, #0
   53b1c:	beq	53b70 <fputs@plt+0x429fc>
   53b20:	ldrb	r2, [r4, #86]	; 0x56
   53b24:	eor	r3, r7, #1
   53b28:	cmp	r2, #3
   53b2c:	movne	r3, #0
   53b30:	andeq	r3, r3, #1
   53b34:	cmp	r3, #0
   53b38:	bne	53b70 <fputs@plt+0x429fc>
   53b3c:	mov	r1, #0
   53b40:	mov	r0, r5
   53b44:	bl	4f700 <fputs@plt+0x3e58c>
   53b48:	mov	r3, #0
   53b4c:	str	r3, [r4, #92]	; 0x5c
   53b50:	mov	r3, #0
   53b54:	str	r3, [r5, #436]	; 0x1b4
   53b58:	cmp	r6, r3
   53b5c:	bne	53e1c <fputs@plt+0x42ca8>
   53b60:	ldrb	r3, [r4, #89]	; 0x59
   53b64:	tst	r3, #4
   53b68:	bne	53ea0 <fputs@plt+0x42d2c>
   53b6c:	b	53ebc <fputs@plt+0x42d48>
   53b70:	mov	r1, #1
   53b74:	mov	r0, r4
   53b78:	bl	41cd4 <fputs@plt+0x30b60>
   53b7c:	subs	r9, r0, #0
   53b80:	beq	53bb0 <fputs@plt+0x42a3c>
   53b84:	ldrb	r3, [r4, #89]	; 0x59
   53b88:	tst	r3, #32
   53b8c:	movweq	r7, #787	; 0x313
   53b90:	bne	53ee4 <fputs@plt+0x42d70>
   53b94:	str	r7, [r4, #80]	; 0x50
   53b98:	mov	r1, #0
   53b9c:	mov	r0, r5
   53ba0:	bl	4f700 <fputs@plt+0x3e58c>
   53ba4:	mov	r3, #0
   53ba8:	str	r3, [r4, #92]	; 0x5c
   53bac:	b	53b50 <fputs@plt+0x429dc>
   53bb0:	ldr	r2, [r5, #340]	; 0x154
   53bb4:	str	r2, [sp, #16]
   53bb8:	mov	r3, #0
   53bbc:	str	r3, [r5, #340]	; 0x154
   53bc0:	ldr	r3, [r5, #316]	; 0x13c
   53bc4:	cmp	r3, #0
   53bc8:	ble	54090 <fputs@plt+0x42f1c>
   53bcc:	sub	fp, r2, #4
   53bd0:	mov	sl, r9
   53bd4:	b	542c8 <fputs@plt+0x43154>
   53bd8:	movw	r7, #23480	; 0x5bb8
   53bdc:	movt	r7, #8
   53be0:	b	54060 <fputs@plt+0x42eec>
   53be4:	ldr	r3, [r5]
   53be8:	str	r3, [sp, #16]
   53bec:	mov	r2, r7
   53bf0:	movw	r1, #53052	; 0xcf3c
   53bf4:	movt	r1, #8
   53bf8:	mov	r0, r5
   53bfc:	bl	41d60 <fputs@plt+0x30bec>
   53c00:	subs	r8, r0, #0
   53c04:	beq	54158 <fputs@plt+0x42fe4>
   53c08:	movw	sl, #53100	; 0xcf6c
   53c0c:	movt	sl, #8
   53c10:	movw	fp, #53084	; 0xcf5c
   53c14:	movt	fp, #8
   53c18:	add	r9, r9, #1
   53c1c:	add	r1, sp, #36	; 0x24
   53c20:	mov	r0, #4
   53c24:	bl	45860 <fputs@plt+0x346ec>
   53c28:	ldr	r3, [sp, #36]	; 0x24
   53c2c:	uxtb	r2, r3
   53c30:	str	r2, [sp]
   53c34:	lsr	r3, r3, #8
   53c38:	mov	r2, sl
   53c3c:	ldr	r1, [sp, #8]
   53c40:	add	r1, r8, r1
   53c44:	mov	r0, #13
   53c48:	bl	319a0 <fputs@plt+0x2082c>
   53c4c:	add	r3, sp, #32
   53c50:	mov	r2, #0
   53c54:	mov	r1, r8
   53c58:	ldr	r0, [sp, #16]
   53c5c:	bl	13ac8 <fputs@plt+0x2954>
   53c60:	cmp	r0, #0
   53c64:	bne	54000 <fputs@plt+0x42e8c>
   53c68:	ldr	r3, [sp, #32]
   53c6c:	cmp	r3, #0
   53c70:	beq	53cc4 <fputs@plt+0x42b50>
   53c74:	cmp	r9, #0
   53c78:	beq	53c18 <fputs@plt+0x42aa4>
   53c7c:	cmp	r9, #100	; 0x64
   53c80:	bgt	53ca0 <fputs@plt+0x42b2c>
   53c84:	cmp	r9, #1
   53c88:	bne	53c18 <fputs@plt+0x42aa4>
   53c8c:	mov	r2, r8
   53c90:	mov	r1, fp
   53c94:	mov	r0, #13
   53c98:	bl	34ee0 <fputs@plt+0x23d6c>
   53c9c:	b	53c18 <fputs@plt+0x42aa4>
   53ca0:	mov	r2, r8
   53ca4:	movw	r1, #53068	; 0xcf4c
   53ca8:	movt	r1, #8
   53cac:	mov	r0, #13
   53cb0:	bl	34ee0 <fputs@plt+0x23d6c>
   53cb4:	mov	r2, #0
   53cb8:	mov	r1, r8
   53cbc:	ldr	r0, [sp, #16]
   53cc0:	bl	13aac <fputs@plt+0x2938>
   53cc4:	ldr	r7, [sp, #16]
   53cc8:	ldr	r0, [r7, #4]
   53ccc:	asr	r1, r0, #31
   53cd0:	bl	1d420 <fputs@plt+0xc2ac>
   53cd4:	subs	r9, r0, #0
   53cd8:	beq	53ff8 <fputs@plt+0x42e84>
   53cdc:	mov	r3, #0
   53ce0:	str	r3, [sp]
   53ce4:	movw	r3, #16406	; 0x4016
   53ce8:	mov	r2, r9
   53cec:	mov	r1, r8
   53cf0:	mov	r0, r7
   53cf4:	bl	13a74 <fputs@plt+0x2900>
   53cf8:	subs	r7, r0, #0
   53cfc:	bne	53d28 <fputs@plt+0x42bb4>
   53d00:	ldr	r3, [r5, #20]
   53d04:	cmp	r3, #0
   53d08:	ble	53f10 <fputs@plt+0x42d9c>
   53d0c:	mov	sl, r7
   53d10:	mov	r2, #0
   53d14:	mov	r3, #0
   53d18:	strd	r2, [sp, #8]
   53d1c:	str	r6, [sp, #24]
   53d20:	str	r7, [sp, #28]
   53d24:	b	53fd4 <fputs@plt+0x42e60>
   53d28:	mov	r0, r9
   53d2c:	bl	2143c <fputs@plt+0x102c8>
   53d30:	b	54004 <fputs@plt+0x42e90>
   53d34:	ldr	r6, [sp, #24]
   53d38:	mov	r0, r9
   53d3c:	bl	214c0 <fputs@plt+0x1034c>
   53d40:	mov	r2, #0
   53d44:	mov	r1, r8
   53d48:	ldr	r0, [sp, #16]
   53d4c:	bl	13aac <fputs@plt+0x2938>
   53d50:	mov	r1, r8
   53d54:	mov	r0, r5
   53d58:	bl	214f4 <fputs@plt+0x10380>
   53d5c:	ldr	r7, [sp, #20]
   53d60:	cmp	r7, #5
   53d64:	beq	54140 <fputs@plt+0x42fcc>
   53d68:	b	53b94 <fputs@plt+0x42a20>
   53d6c:	ldr	r6, [sp, #24]
   53d70:	ldr	r7, [sp, #28]
   53d74:	mov	r0, r9
   53d78:	bl	13a10 <fputs@plt+0x289c>
   53d7c:	tst	r0, #1024	; 0x400
   53d80:	beq	53f20 <fputs@plt+0x42dac>
   53d84:	ldr	r3, [r5, #20]
   53d88:	cmp	r3, #0
   53d8c:	bgt	5419c <fputs@plt+0x43028>
   53d90:	mov	r0, r9
   53d94:	bl	214c0 <fputs@plt+0x1034c>
   53d98:	mov	r2, #1
   53d9c:	mov	r1, r8
   53da0:	ldr	r0, [sp, #16]
   53da4:	bl	13aac <fputs@plt+0x2938>
   53da8:	mov	r7, r0
   53dac:	mov	r1, r8
   53db0:	mov	r0, r5
   53db4:	bl	214f4 <fputs@plt+0x10380>
   53db8:	cmp	r7, #0
   53dbc:	bne	53d60 <fputs@plt+0x42bec>
   53dc0:	bl	13bd8 <fputs@plt+0x2a64>
   53dc4:	mov	r8, #1
   53dc8:	b	53dd8 <fputs@plt+0x42c64>
   53dcc:	mov	r1, r8
   53dd0:	bl	4a68c <fputs@plt+0x39518>
   53dd4:	add	r7, r7, #1
   53dd8:	ldr	r3, [r5, #20]
   53ddc:	cmp	r7, r3
   53de0:	bge	53dfc <fputs@plt+0x42c88>
   53de4:	ldr	r3, [r5, #16]
   53de8:	add	r3, r3, r7, lsl #4
   53dec:	ldr	r0, [r3, #4]
   53df0:	cmp	r0, #0
   53df4:	bne	53dcc <fputs@plt+0x42c58>
   53df8:	b	53dd4 <fputs@plt+0x42c60>
   53dfc:	bl	13c04 <fputs@plt+0x2a90>
   53e00:	mov	r1, #64	; 0x40
   53e04:	mov	r0, r5
   53e08:	bl	21d74 <fputs@plt+0x10c00>
   53e0c:	b	54164 <fputs@plt+0x42ff0>
   53e10:	movw	r7, #531	; 0x213
   53e14:	b	53b94 <fputs@plt+0x42a20>
   53e18:	mov	r6, #1
   53e1c:	mov	r1, r6
   53e20:	mov	r0, r4
   53e24:	bl	4aa14 <fputs@plt+0x398a0>
   53e28:	cmp	r0, #0
   53e2c:	beq	53e84 <fputs@plt+0x42d10>
   53e30:	ldr	r3, [r4, #80]	; 0x50
   53e34:	cmp	r3, #0
   53e38:	beq	53e48 <fputs@plt+0x42cd4>
   53e3c:	uxtb	r3, r3
   53e40:	cmp	r3, #19
   53e44:	bne	53e60 <fputs@plt+0x42cec>
   53e48:	str	r0, [r4, #80]	; 0x50
   53e4c:	ldr	r1, [r4, #44]	; 0x2c
   53e50:	mov	r0, r5
   53e54:	bl	214f4 <fputs@plt+0x10380>
   53e58:	mov	r3, #0
   53e5c:	str	r3, [r4, #44]	; 0x2c
   53e60:	mov	r1, #516	; 0x204
   53e64:	mov	r0, r5
   53e68:	bl	4f700 <fputs@plt+0x3e58c>
   53e6c:	mov	r0, r5
   53e70:	bl	21e30 <fputs@plt+0x10cbc>
   53e74:	mov	r3, #1
   53e78:	strb	r3, [r5, #67]	; 0x43
   53e7c:	mov	r3, #0
   53e80:	str	r3, [r4, #92]	; 0x5c
   53e84:	ldrb	r3, [r4, #89]	; 0x59
   53e88:	tst	r3, #4
   53e8c:	beq	53ebc <fputs@plt+0x42d48>
   53e90:	cmp	r6, #2
   53e94:	moveq	r3, #0
   53e98:	streq	r3, [r5, #84]	; 0x54
   53e9c:	beq	53eb4 <fputs@plt+0x42d40>
   53ea0:	ldr	r2, [r4, #92]	; 0x5c
   53ea4:	str	r2, [r5, #84]	; 0x54
   53ea8:	ldr	r3, [r5, #88]	; 0x58
   53eac:	add	r3, r3, r2
   53eb0:	str	r3, [r5, #88]	; 0x58
   53eb4:	mov	r3, #0
   53eb8:	str	r3, [r4, #92]	; 0x5c
   53ebc:	ldr	r3, [r4, #76]	; 0x4c
   53ec0:	cmp	r3, #0
   53ec4:	bge	53a34 <fputs@plt+0x428c0>
   53ec8:	b	53a70 <fputs@plt+0x428fc>
   53ecc:	mov	r6, #1
   53ed0:	b	53e1c <fputs@plt+0x42ca8>
   53ed4:	ldr	r0, [r4, #80]	; 0x50
   53ed8:	cmp	r0, #5
   53edc:	movne	r0, #0
   53ee0:	b	53a94 <fputs@plt+0x42920>
   53ee4:	mov	r0, #1
   53ee8:	b	53a94 <fputs@plt+0x42920>
   53eec:	mov	r1, #64	; 0x40
   53ef0:	mov	r0, r5
   53ef4:	bl	21d74 <fputs@plt+0x10c00>
   53ef8:	b	54164 <fputs@plt+0x42ff0>
   53efc:	ldr	r3, [r5, #20]
   53f00:	cmp	r3, #0
   53f04:	ble	53eec <fputs@plt+0x42d78>
   53f08:	mov	r8, #0
   53f0c:	b	540cc <fputs@plt+0x42f58>
   53f10:	mov	r0, r9
   53f14:	bl	13a10 <fputs@plt+0x289c>
   53f18:	tst	r0, #1024	; 0x400
   53f1c:	bne	53d84 <fputs@plt+0x42c10>
   53f20:	mov	r1, #2
   53f24:	mov	r0, r9
   53f28:	bl	13990 <fputs@plt+0x281c>
   53f2c:	subs	sl, r0, #0
   53f30:	beq	53d84 <fputs@plt+0x42c10>
   53f34:	mov	r0, r9
   53f38:	bl	214c0 <fputs@plt+0x1034c>
   53f3c:	mov	r2, #0
   53f40:	mov	r1, r8
   53f44:	ldr	r0, [sp, #16]
   53f48:	bl	13aac <fputs@plt+0x2938>
   53f4c:	mov	r1, r8
   53f50:	mov	r0, r5
   53f54:	bl	214f4 <fputs@plt+0x10380>
   53f58:	mov	r7, sl
   53f5c:	b	53d60 <fputs@plt+0x42bec>
   53f60:	ldr	r3, [r3, #4]
   53f64:	ldr	r3, [r3]
   53f68:	ldr	fp, [r3, #180]	; 0xb4
   53f6c:	cmp	fp, #0
   53f70:	beq	53fc4 <fputs@plt+0x42e50>
   53f74:	mov	r0, fp
   53f78:	bl	1c2f8 <fputs@plt+0xb184>
   53f7c:	ldrd	r6, [sp, #8]
   53f80:	mov	r2, r6
   53f84:	mov	r3, r7
   53f88:	strd	r2, [sp]
   53f8c:	add	r2, r0, #1
   53f90:	mov	r1, fp
   53f94:	mov	r0, r9
   53f98:	bl	13940 <fputs@plt+0x27cc>
   53f9c:	str	r0, [sp, #20]
   53fa0:	mov	r0, fp
   53fa4:	bl	1c2f8 <fputs@plt+0xb184>
   53fa8:	add	r0, r0, #1
   53fac:	adds	r6, r6, r0
   53fb0:	adc	r7, r7, r0, asr #31
   53fb4:	strd	r6, [sp, #8]
   53fb8:	ldr	r3, [sp, #20]
   53fbc:	cmp	r3, #0
   53fc0:	bne	53d34 <fputs@plt+0x42bc0>
   53fc4:	add	sl, sl, #1
   53fc8:	ldr	r3, [r5, #20]
   53fcc:	cmp	sl, r3
   53fd0:	bge	53d6c <fputs@plt+0x42bf8>
   53fd4:	ldr	r3, [r5, #16]
   53fd8:	add	r3, r3, sl, lsl #4
   53fdc:	ldr	r3, [r3, #4]
   53fe0:	cmp	r3, #0
   53fe4:	beq	53fc4 <fputs@plt+0x42e50>
   53fe8:	ldrb	r2, [r3, #8]
   53fec:	cmp	r2, #2
   53ff0:	bne	53fc4 <fputs@plt+0x42e50>
   53ff4:	b	53f60 <fputs@plt+0x42dec>
   53ff8:	mov	r7, #7
   53ffc:	b	54004 <fputs@plt+0x42e90>
   54000:	mov	r7, r0
   54004:	mov	r1, r8
   54008:	mov	r0, r5
   5400c:	bl	214f4 <fputs@plt+0x10380>
   54010:	cmp	r7, #5
   54014:	bne	5415c <fputs@plt+0x42fe8>
   54018:	b	54140 <fputs@plt+0x42fcc>
   5401c:	cmp	r1, #0
   54020:	beq	54040 <fputs@plt+0x42ecc>
   54024:	ldr	r3, [r5, #200]	; 0xc8
   54028:	cmp	r3, #0
   5402c:	beq	54040 <fputs@plt+0x42ecc>
   54030:	ldr	r0, [r5, #196]	; 0xc4
   54034:	blx	r3
   54038:	cmp	r0, #0
   5403c:	bne	53e10 <fputs@plt+0x42c9c>
   54040:	ldr	r3, [r5, #16]
   54044:	ldr	r3, [r3, #4]
   54048:	ldr	r3, [r3, #4]
   5404c:	ldr	r3, [r3]
   54050:	ldrb	r2, [r3, #16]
   54054:	cmp	r2, #0
   54058:	bne	53bd8 <fputs@plt+0x42a64>
   5405c:	ldr	r7, [r3, #176]	; 0xb0
   54060:	mov	r0, r7
   54064:	bl	1c2f8 <fputs@plt+0xb184>
   54068:	str	r0, [sp, #8]
   5406c:	cmp	r0, #0
   54070:	cmpne	fp, #1
   54074:	bgt	53be4 <fputs@plt+0x42a70>
   54078:	ldr	r3, [r5, #20]
   5407c:	cmp	r3, #0
   54080:	ble	53eec <fputs@plt+0x42d78>
   54084:	mov	r8, r9
   54088:	mov	sl, #0
   5408c:	b	5410c <fputs@plt+0x42f98>
   54090:	ldr	r3, [sp, #16]
   54094:	str	r3, [r5, #340]	; 0x154
   54098:	ldr	r3, [r5, #20]
   5409c:	cmp	r3, #0
   540a0:	ble	541e4 <fputs@plt+0x43070>
   540a4:	mov	r1, r9
   540a8:	mov	fp, r9
   540ac:	mov	r8, #0
   540b0:	movw	sl, #32968	; 0x80c8
   540b4:	movt	sl, #8
   540b8:	b	5421c <fputs@plt+0x430a8>
   540bc:	add	r9, r9, #1
   540c0:	ldr	r3, [r5, #20]
   540c4:	cmp	r3, r9
   540c8:	ble	53eec <fputs@plt+0x42d78>
   540cc:	ldr	r3, [r5, #16]
   540d0:	add	r3, r3, r9, lsl #4
   540d4:	ldr	r0, [r3, #4]
   540d8:	cmp	r0, #0
   540dc:	beq	540bc <fputs@plt+0x42f48>
   540e0:	mov	r1, r8
   540e4:	bl	4a68c <fputs@plt+0x39518>
   540e8:	add	r9, r9, #1
   540ec:	cmp	r0, #0
   540f0:	beq	540c0 <fputs@plt+0x42f4c>
   540f4:	mov	r7, r0
   540f8:	b	54138 <fputs@plt+0x42fc4>
   540fc:	add	r8, r8, #1
   54100:	ldr	r3, [r5, #20]
   54104:	cmp	r3, r8
   54108:	ble	53efc <fputs@plt+0x42d88>
   5410c:	ldr	r3, [r5, #16]
   54110:	add	r3, r3, r8, lsl #4
   54114:	ldr	r0, [r3, #4]
   54118:	cmp	r0, #0
   5411c:	beq	540fc <fputs@plt+0x42f88>
   54120:	mov	r1, sl
   54124:	bl	516d4 <fputs@plt+0x40560>
   54128:	add	r8, r8, #1
   5412c:	cmp	r0, #0
   54130:	beq	54100 <fputs@plt+0x42f8c>
   54134:	mov	r7, r0
   54138:	cmp	r7, #5
   5413c:	bne	53b94 <fputs@plt+0x42a20>
   54140:	ldrb	r3, [r4, #89]	; 0x59
   54144:	tst	r3, #32
   54148:	moveq	r7, #5
   5414c:	beq	53b94 <fputs@plt+0x42a20>
   54150:	mov	r0, #5
   54154:	b	53a94 <fputs@plt+0x42920>
   54158:	mov	r7, #7
   5415c:	cmp	r7, #0
   54160:	bne	53b94 <fputs@plt+0x42a20>
   54164:	add	r3, r5, #448	; 0x1c0
   54168:	mov	r0, #0
   5416c:	mov	r1, #0
   54170:	strd	r0, [r3, #-8]
   54174:	strd	r0, [r3]
   54178:	ldr	r3, [r5, #24]
   5417c:	bic	r3, r3, #16777216	; 0x1000000
   54180:	bic	r3, r3, #2
   54184:	str	r3, [r5, #24]
   54188:	b	53b50 <fputs@plt+0x429dc>
   5418c:	add	r7, r7, #1
   54190:	ldr	r3, [r5, #20]
   54194:	cmp	r3, r7
   54198:	ble	53d90 <fputs@plt+0x42c1c>
   5419c:	ldr	r3, [r5, #16]
   541a0:	add	r3, r3, r7, lsl #4
   541a4:	ldr	r0, [r3, #4]
   541a8:	cmp	r0, #0
   541ac:	beq	5418c <fputs@plt+0x43018>
   541b0:	mov	r1, r8
   541b4:	bl	516d4 <fputs@plt+0x40560>
   541b8:	add	r7, r7, #1
   541bc:	cmp	r0, #0
   541c0:	beq	54190 <fputs@plt+0x4301c>
   541c4:	mov	sl, r0
   541c8:	mov	r0, r9
   541cc:	bl	214c0 <fputs@plt+0x1034c>
   541d0:	mov	r1, r8
   541d4:	mov	r0, r5
   541d8:	bl	214f4 <fputs@plt+0x10380>
   541dc:	mov	r7, sl
   541e0:	b	53d60 <fputs@plt+0x42bec>
   541e4:	ldr	r3, [r5, #16]
   541e8:	ldr	r3, [r3, #4]
   541ec:	ldr	r3, [r3, #4]
   541f0:	ldr	r3, [r3]
   541f4:	ldrb	r2, [r3, #16]
   541f8:	cmp	r2, #0
   541fc:	bne	54078 <fputs@plt+0x42f04>
   54200:	mov	fp, r9
   54204:	b	5405c <fputs@plt+0x42ee8>
   54208:	add	r3, r8, #1
   5420c:	add	r8, r8, #1
   54210:	ldr	r2, [r5, #20]
   54214:	cmp	r2, r3
   54218:	ble	5401c <fputs@plt+0x42ea8>
   5421c:	lsl	r2, r8, #4
   54220:	ldr	r3, [r5, #16]
   54224:	add	r3, r3, r2
   54228:	ldr	r3, [r3, #4]
   5422c:	cmp	r3, #0
   54230:	beq	54208 <fputs@plt+0x43094>
   54234:	ldrb	r0, [r3, #8]
   54238:	cmp	r0, #2
   5423c:	bne	54208 <fputs@plt+0x43094>
   54240:	ldr	r1, [r3, #4]
   54244:	ldr	r0, [r3]
   54248:	str	r0, [r1, #4]
   5424c:	ldr	r3, [r3, #4]
   54250:	ldr	r0, [r3]
   54254:	ldr	r3, [r5, #16]
   54258:	add	r2, r3, r2
   5425c:	ldrb	r3, [r2, #8]
   54260:	cmp	r3, #1
   54264:	beq	5427c <fputs@plt+0x43108>
   54268:	ldrb	r3, [r0, #5]
   5426c:	add	r3, sl, r3
   54270:	ldrb	r3, [r3, #3716]	; 0xe84
   54274:	cmp	r3, #0
   54278:	addne	fp, fp, #1
   5427c:	ldr	r7, [r0, #44]	; 0x2c
   54280:	cmp	r7, #0
   54284:	bne	54138 <fputs@plt+0x42fc4>
   54288:	ldr	r3, [r0, #216]	; 0xd8
   5428c:	cmp	r3, #0
   54290:	addne	r3, r8, #1
   54294:	movne	r1, #1
   54298:	bne	5420c <fputs@plt+0x43098>
   5429c:	mov	r1, #4
   542a0:	bl	16adc <fputs@plt+0x5968>
   542a4:	add	r3, r8, #1
   542a8:	subs	r7, r0, #0
   542ac:	bne	54138 <fputs@plt+0x42fc4>
   542b0:	mov	r1, #1
   542b4:	b	5420c <fputs@plt+0x43098>
   542b8:	add	sl, sl, #1
   542bc:	ldr	r3, [r5, #316]	; 0x13c
   542c0:	cmp	r3, sl
   542c4:	ble	54090 <fputs@plt+0x42f1c>
   542c8:	ldr	r3, [fp, #4]!
   542cc:	ldr	r8, [r3, #8]
   542d0:	cmp	r8, #0
   542d4:	beq	542b8 <fputs@plt+0x43144>
   542d8:	ldr	r3, [r8]
   542dc:	ldr	r3, [r3, #60]	; 0x3c
   542e0:	cmp	r3, #0
   542e4:	beq	542b8 <fputs@plt+0x43144>
   542e8:	mov	r0, r8
   542ec:	blx	r3
   542f0:	mov	r7, r0
   542f4:	mov	r1, r8
   542f8:	mov	r0, r4
   542fc:	bl	2730c <fputs@plt+0x16198>
   54300:	add	sl, sl, #1
   54304:	cmp	r7, #0
   54308:	beq	542bc <fputs@plt+0x43148>
   5430c:	ldr	r3, [sp, #16]
   54310:	str	r3, [r5, #340]	; 0x154
   54314:	b	54138 <fputs@plt+0x42fc4>
   54318:	ldrb	r1, [r4, #89]	; 0x59
   5431c:	cmp	r3, #13
   54320:	cmpne	r3, #7
   54324:	bne	54338 <fputs@plt+0x431c4>
   54328:	tst	r1, #16
   5432c:	movne	r7, #1
   54330:	movne	r6, #2
   54334:	bne	5435c <fputs@plt+0x431e8>
   54338:	mov	r1, #516	; 0x204
   5433c:	mov	r0, r5
   54340:	bl	4f700 <fputs@plt+0x3e58c>
   54344:	mov	r0, r5
   54348:	bl	21e30 <fputs@plt+0x10cbc>
   5434c:	mov	r7, #1
   54350:	strb	r7, [r5, #67]	; 0x43
   54354:	mov	r6, #0
   54358:	str	r6, [r4, #92]	; 0x5c
   5435c:	ldr	r3, [r4, #80]	; 0x50
   54360:	cmp	r3, #0
   54364:	beq	53b04 <fputs@plt+0x42990>
   54368:	ldr	r3, [r5, #316]	; 0x13c
   5436c:	cmp	r3, #0
   54370:	ble	54380 <fputs@plt+0x4320c>
   54374:	ldr	r3, [r5, #340]	; 0x154
   54378:	cmp	r3, #0
   5437c:	beq	543a4 <fputs@plt+0x43230>
   54380:	ldrb	r3, [r5, #67]	; 0x43
   54384:	cmp	r3, #0
   54388:	beq	543a4 <fputs@plt+0x43230>
   5438c:	ldrb	r3, [r4, #89]	; 0x59
   54390:	eor	r3, r3, #32
   54394:	ubfx	r3, r3, #5, #1
   54398:	ldr	r2, [r5, #160]	; 0xa0
   5439c:	cmp	r2, r3
   543a0:	beq	53b14 <fputs@plt+0x429a0>
   543a4:	cmp	r6, #0
   543a8:	bne	53e1c <fputs@plt+0x42ca8>
   543ac:	ldr	r3, [r4, #80]	; 0x50
   543b0:	cmp	r3, #0
   543b4:	beq	53e18 <fputs@plt+0x42ca4>
   543b8:	ldrb	r3, [r4, #86]	; 0x56
   543bc:	cmp	r3, #3
   543c0:	beq	53ecc <fputs@plt+0x42d58>
   543c4:	cmp	r3, #2
   543c8:	moveq	r6, #2
   543cc:	beq	53e1c <fputs@plt+0x42ca8>
   543d0:	mov	r1, #516	; 0x204
   543d4:	mov	r0, r5
   543d8:	bl	4f700 <fputs@plt+0x3e58c>
   543dc:	mov	r0, r5
   543e0:	bl	21e30 <fputs@plt+0x10cbc>
   543e4:	mov	r3, #1
   543e8:	strb	r3, [r5, #67]	; 0x43
   543ec:	mov	r3, #0
   543f0:	str	r3, [r4, #92]	; 0x5c
   543f4:	b	53b60 <fputs@plt+0x429ec>
   543f8:	strd	r4, [sp, #-16]!
   543fc:	str	r6, [sp, #8]
   54400:	str	lr, [sp, #12]
   54404:	mov	r4, r0
   54408:	ldr	r5, [r0]
   5440c:	bl	538ac <fputs@plt+0x42738>
   54410:	ldr	r3, [r4, #76]	; 0x4c
   54414:	cmp	r3, #0
   54418:	bge	5446c <fputs@plt+0x432f8>
   5441c:	ldr	r1, [r4, #80]	; 0x50
   54420:	cmp	r1, #0
   54424:	beq	544a0 <fputs@plt+0x4332c>
   54428:	ldrb	r3, [r4, #87]	; 0x57
   5442c:	tst	r3, #1
   54430:	beq	544a0 <fputs@plt+0x4332c>
   54434:	ldr	r0, [r4, #44]	; 0x2c
   54438:	movw	r2, #48244	; 0xbc74
   5443c:	movt	r2, #8
   54440:	cmp	r0, #0
   54444:	mov	r3, r0
   54448:	moveq	r2, r0
   5444c:	mov	r0, r5
   54450:	bl	38bd4 <fputs@plt+0x27a60>
   54454:	ldr	r1, [r4, #44]	; 0x2c
   54458:	mov	r0, r5
   5445c:	bl	214f4 <fputs@plt+0x10380>
   54460:	mov	r3, #0
   54464:	str	r3, [r4, #44]	; 0x2c
   54468:	b	544a0 <fputs@plt+0x4332c>
   5446c:	mov	r0, r4
   54470:	bl	2c5ac <fputs@plt+0x1b438>
   54474:	ldr	r1, [r4, #44]	; 0x2c
   54478:	mov	r0, r5
   5447c:	bl	214f4 <fputs@plt+0x10380>
   54480:	mov	r3, #0
   54484:	str	r3, [r4, #44]	; 0x2c
   54488:	ldrb	r3, [r4, #89]	; 0x59
   5448c:	tst	r3, #8
   54490:	beq	544a0 <fputs@plt+0x4332c>
   54494:	ldrb	r3, [r4, #87]	; 0x57
   54498:	orr	r3, r3, #1
   5449c:	strb	r3, [r4, #87]	; 0x57
   544a0:	ldr	r1, [r4, #44]	; 0x2c
   544a4:	ldr	r0, [r4]
   544a8:	bl	214f4 <fputs@plt+0x10380>
   544ac:	mov	r3, #0
   544b0:	str	r3, [r4, #44]	; 0x2c
   544b4:	str	r3, [r4, #20]
   544b8:	mov	r2, #0
   544bc:	mov	r3, #0
   544c0:	strd	r2, [r4, #136]	; 0x88
   544c4:	movw	r3, #60069	; 0xeaa5
   544c8:	movt	r3, #9916	; 0x26bc
   544cc:	str	r3, [r4, #40]	; 0x28
   544d0:	ldr	r0, [r4, #80]	; 0x50
   544d4:	ldr	r3, [r5, #56]	; 0x38
   544d8:	and	r0, r0, r3
   544dc:	ldrd	r4, [sp]
   544e0:	ldr	r6, [sp, #8]
   544e4:	add	sp, sp, #12
   544e8:	pop	{pc}		; (ldr pc, [sp], #4)
   544ec:	strd	r4, [sp, #-16]!
   544f0:	str	r6, [sp, #8]
   544f4:	str	lr, [sp, #12]
   544f8:	mov	r4, r0
   544fc:	ldr	r2, [r0, #40]	; 0x28
   54500:	movw	r1, #3491	; 0xda3
   54504:	movt	r1, #48626	; 0xbdf2
   54508:	movw	r3, #10611	; 0x2973
   5450c:	movt	r3, #20892	; 0x519c
   54510:	cmp	r2, r3
   54514:	cmpne	r2, r1
   54518:	movne	r5, #0
   5451c:	beq	5453c <fputs@plt+0x433c8>
   54520:	mov	r0, r4
   54524:	bl	253f0 <fputs@plt+0x1427c>
   54528:	mov	r0, r5
   5452c:	ldrd	r4, [sp]
   54530:	ldr	r6, [sp, #8]
   54534:	add	sp, sp, #12
   54538:	pop	{pc}		; (ldr pc, [sp], #4)
   5453c:	bl	543f8 <fputs@plt+0x43284>
   54540:	mov	r5, r0
   54544:	b	54520 <fputs@plt+0x433ac>
   54548:	strd	r4, [sp, #-16]!
   5454c:	str	r6, [sp, #8]
   54550:	str	lr, [sp, #12]
   54554:	subs	r4, r0, #0
   54558:	moveq	r4, #0
   5455c:	beq	5459c <fputs@plt+0x43428>
   54560:	ldr	r5, [r4]
   54564:	cmp	r5, #0
   54568:	beq	545b0 <fputs@plt+0x4343c>
   5456c:	ldrd	r2, [r4, #128]	; 0x80
   54570:	cmp	r2, #1
   54574:	sbcs	r3, r3, #0
   54578:	bge	545d4 <fputs@plt+0x43460>
   5457c:	mov	r0, r4
   54580:	bl	544ec <fputs@plt+0x43378>
   54584:	mov	r1, r0
   54588:	mov	r0, r5
   5458c:	bl	23750 <fputs@plt+0x125dc>
   54590:	mov	r4, r0
   54594:	mov	r0, r5
   54598:	bl	52dc8 <fputs@plt+0x41c54>
   5459c:	mov	r0, r4
   545a0:	ldrd	r4, [sp]
   545a4:	ldr	r6, [sp, #8]
   545a8:	add	sp, sp, #12
   545ac:	pop	{pc}		; (ldr pc, [sp], #4)
   545b0:	movw	r1, #48556	; 0xbdac
   545b4:	movt	r1, #8
   545b8:	mov	r0, #21
   545bc:	bl	34ee0 <fputs@plt+0x23d6c>
   545c0:	movw	r0, #7079	; 0x1ba7
   545c4:	movt	r0, #1
   545c8:	bl	34f90 <fputs@plt+0x23e1c>
   545cc:	mov	r4, r0
   545d0:	b	5459c <fputs@plt+0x43428>
   545d4:	mov	r1, r4
   545d8:	mov	r0, r5
   545dc:	bl	17cd0 <fputs@plt+0x6b5c>
   545e0:	b	5457c <fputs@plt+0x43408>
   545e4:	strd	r4, [sp, #-16]!
   545e8:	str	r6, [sp, #8]
   545ec:	str	lr, [sp, #12]
   545f0:	subs	r4, r0, #0
   545f4:	moveq	r5, #0
   545f8:	beq	54618 <fputs@plt+0x434a4>
   545fc:	ldr	r6, [r4, #24]
   54600:	ldr	r0, [r4, #20]
   54604:	bl	54548 <fputs@plt+0x433d4>
   54608:	mov	r5, r0
   5460c:	mov	r1, r4
   54610:	mov	r0, r6
   54614:	bl	214f4 <fputs@plt+0x10380>
   54618:	mov	r0, r5
   5461c:	ldrd	r4, [sp]
   54620:	ldr	r6, [sp, #8]
   54624:	add	sp, sp, #12
   54628:	pop	{pc}		; (ldr pc, [sp], #4)
   5462c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   54630:	strd	r6, [sp, #8]
   54634:	strd	r8, [sp, #16]
   54638:	str	sl, [sp, #24]
   5463c:	str	lr, [sp, #28]
   54640:	subs	r4, r0, #0
   54644:	beq	54700 <fputs@plt+0x4358c>
   54648:	mov	lr, r1
   5464c:	mov	ip, r3
   54650:	ldr	r6, [r4, #24]
   54654:	orrs	r3, r2, ip
   54658:	movmi	r5, #1
   5465c:	bmi	546d0 <fputs@plt+0x4355c>
   54660:	asr	r9, r2, #31
   54664:	adds	r0, r2, ip
   54668:	adc	r1, r9, ip, asr #31
   5466c:	ldr	r8, [r4, #4]
   54670:	asr	r9, r8, #31
   54674:	cmp	r8, r0
   54678:	sbcs	r3, r9, r1
   5467c:	movlt	r5, #1
   54680:	blt	546d0 <fputs@plt+0x4355c>
   54684:	ldr	r7, [r4, #20]
   54688:	cmp	r7, #0
   5468c:	moveq	r5, #4
   54690:	beq	546d0 <fputs@plt+0x4355c>
   54694:	ldr	r3, [r4, #16]
   54698:	ldr	r3, [r3]
   5469c:	ldr	r1, [r3, #4]
   546a0:	ldr	r3, [r3]
   546a4:	str	r3, [r1, #4]
   546a8:	ldr	r1, [r4, #8]
   546ac:	mov	r3, lr
   546b0:	add	r1, ip, r1
   546b4:	ldr	r0, [r4, #16]
   546b8:	ldr	r5, [sp, #32]
   546bc:	blx	r5
   546c0:	mov	r5, r0
   546c4:	cmp	r0, #4
   546c8:	strne	r0, [r7, #80]	; 0x50
   546cc:	beq	54710 <fputs@plt+0x4359c>
   546d0:	mov	r1, r5
   546d4:	mov	r0, r6
   546d8:	bl	236f4 <fputs@plt+0x12580>
   546dc:	mov	r1, r5
   546e0:	mov	r0, r6
   546e4:	bl	23750 <fputs@plt+0x125dc>
   546e8:	ldrd	r4, [sp]
   546ec:	ldrd	r6, [sp, #8]
   546f0:	ldrd	r8, [sp, #16]
   546f4:	ldr	sl, [sp, #24]
   546f8:	add	sp, sp, #28
   546fc:	pop	{pc}		; (ldr pc, [sp], #4)
   54700:	movw	r0, #16199	; 0x3f47
   54704:	movt	r0, #1
   54708:	bl	34f90 <fputs@plt+0x23e1c>
   5470c:	b	546e8 <fputs@plt+0x43574>
   54710:	mov	r0, r7
   54714:	bl	544ec <fputs@plt+0x43378>
   54718:	mov	r3, #0
   5471c:	str	r3, [r4, #20]
   54720:	b	546d0 <fputs@plt+0x4355c>
   54724:	push	{lr}		; (str lr, [sp, #-4]!)
   54728:	sub	sp, sp, #12
   5472c:	movw	ip, #3280	; 0xcd0
   54730:	movt	ip, #5
   54734:	str	ip, [sp]
   54738:	bl	5462c <fputs@plt+0x434b8>
   5473c:	add	sp, sp, #12
   54740:	pop	{pc}		; (ldr pc, [sp], #4)
   54744:	push	{lr}		; (str lr, [sp, #-4]!)
   54748:	sub	sp, sp, #12
   5474c:	movw	ip, #3400	; 0xd48
   54750:	movt	ip, #5
   54754:	str	ip, [sp]
   54758:	bl	5462c <fputs@plt+0x434b8>
   5475c:	add	sp, sp, #12
   54760:	pop	{pc}		; (ldr pc, [sp], #4)
   54764:	strd	r4, [sp, #-16]!
   54768:	str	r6, [sp, #8]
   5476c:	str	lr, [sp, #12]
   54770:	subs	r4, r0, #0
   54774:	moveq	r0, #0
   54778:	beq	547e8 <fputs@plt+0x43674>
   5477c:	ldr	r5, [r4]
   54780:	ldrd	r2, [r4, #128]	; 0x80
   54784:	cmp	r2, #1
   54788:	sbcs	r3, r3, #0
   5478c:	bge	547f8 <fputs@plt+0x43684>
   54790:	mov	r0, r4
   54794:	bl	543f8 <fputs@plt+0x43284>
   54798:	movw	r3, #3491	; 0xda3
   5479c:	movt	r3, #48626	; 0xbdf2
   547a0:	str	r3, [r4, #40]	; 0x28
   547a4:	mvn	r2, #0
   547a8:	str	r2, [r4, #76]	; 0x4c
   547ac:	mov	r3, #0
   547b0:	str	r3, [r4, #80]	; 0x50
   547b4:	mov	r1, #2
   547b8:	strb	r1, [r4, #86]	; 0x56
   547bc:	str	r3, [r4, #92]	; 0x5c
   547c0:	mov	r1, #1
   547c4:	str	r1, [r4, #72]	; 0x48
   547c8:	strb	r2, [r4, #88]	; 0x58
   547cc:	str	r3, [r4, #104]	; 0x68
   547d0:	mov	r2, #0
   547d4:	mov	r3, #0
   547d8:	strd	r2, [r4, #144]	; 0x90
   547dc:	mov	r1, r0
   547e0:	mov	r0, r5
   547e4:	bl	23750 <fputs@plt+0x125dc>
   547e8:	ldrd	r4, [sp]
   547ec:	ldr	r6, [sp, #8]
   547f0:	add	sp, sp, #12
   547f4:	pop	{pc}		; (ldr pc, [sp], #4)
   547f8:	mov	r1, r4
   547fc:	mov	r0, r5
   54800:	bl	17cd0 <fputs@plt+0x6b5c>
   54804:	b	54790 <fputs@plt+0x4361c>
   54808:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5480c:	strd	r6, [sp, #8]
   54810:	strd	r8, [sp, #16]
   54814:	strd	sl, [sp, #24]
   54818:	str	lr, [sp, #32]
   5481c:	sub	sp, sp, #60	; 0x3c
   54820:	str	r2, [sp, #20]
   54824:	mov	r5, r3
   54828:	str	r3, [sp, #24]
   5482c:	ldr	r6, [r0]
   54830:	mov	r3, #0
   54834:	str	r3, [sp, #44]	; 0x2c
   54838:	str	r3, [sp, #40]	; 0x28
   5483c:	str	r3, [sp, #36]	; 0x24
   54840:	str	r3, [sp, #48]	; 0x30
   54844:	subs	fp, r1, #0
   54848:	beq	54b20 <fputs@plt+0x439ac>
   5484c:	mov	r4, r2
   54850:	ldr	sl, [fp]
   54854:	lsl	r2, sl, #4
   54858:	mov	r0, r6
   5485c:	bl	1d294 <fputs@plt+0xc120>
   54860:	str	r0, [sp, #16]
   54864:	strh	sl, [r4]
   54868:	str	r0, [r5]
   5486c:	cmp	sl, #0
   54870:	ble	54b38 <fputs@plt+0x439c4>
   54874:	ldrb	r3, [r6, #69]	; 0x45
   54878:	cmp	r3, #0
   5487c:	bne	54b38 <fputs@plt+0x439c4>
   54880:	mov	r7, r0
   54884:	mov	r8, #0
   54888:	mov	r9, r8
   5488c:	movw	r3, #62732	; 0xf50c
   54890:	movt	r3, #8
   54894:	str	r3, [sp, #28]
   54898:	movw	r5, #32968	; 0x80c8
   5489c:	movt	r5, #8
   548a0:	movw	r3, #53116	; 0xcf7c
   548a4:	movt	r3, #8
   548a8:	str	r3, [sp, #12]
   548ac:	b	54ae0 <fputs@plt+0x4396c>
   548b0:	ldrb	r3, [r0]
   548b4:	cmp	r3, #122	; 0x7a
   548b8:	bne	548cc <fputs@plt+0x43758>
   548bc:	ldr	r0, [r0, #16]
   548c0:	ldrb	r3, [r0]
   548c4:	cmp	r3, #122	; 0x7a
   548c8:	beq	548bc <fputs@plt+0x43748>
   548cc:	cmp	r3, #152	; 0x98
   548d0:	beq	548e4 <fputs@plt+0x43770>
   548d4:	cmp	r3, #27
   548d8:	beq	5491c <fputs@plt+0x437a8>
   548dc:	ldr	r2, [r4, #8]
   548e0:	b	54afc <fputs@plt+0x43988>
   548e4:	ldr	r2, [r0, #44]	; 0x2c
   548e8:	cmp	r2, #0
   548ec:	beq	548dc <fputs@plt+0x43768>
   548f0:	ldrsh	r3, [r0, #32]
   548f4:	cmp	r3, #0
   548f8:	blt	54908 <fputs@plt+0x43794>
   548fc:	ldr	r2, [r2, #4]
   54900:	ldr	r2, [r2, r3, lsl #4]
   54904:	b	54afc <fputs@plt+0x43988>
   54908:	ldrsh	r3, [r2, #32]
   5490c:	cmp	r3, #0
   54910:	ldrlt	r2, [sp, #28]
   54914:	blt	54afc <fputs@plt+0x43988>
   54918:	b	548fc <fputs@plt+0x43788>
   5491c:	ldr	r2, [r0, #8]
   54920:	b	54afc <fputs@plt+0x43988>
   54924:	ldrb	r3, [r4, r1]
   54928:	cmp	r3, #58	; 0x3a
   5492c:	moveq	r2, r1
   54930:	ldr	r3, [sp, #52]	; 0x34
   54934:	add	r3, r3, #1
   54938:	str	r3, [sp, #52]	; 0x34
   5493c:	str	r3, [sp]
   54940:	mov	r3, r4
   54944:	ldr	r1, [sp, #12]
   54948:	mov	r0, r6
   5494c:	bl	41d60 <fputs@plt+0x30bec>
   54950:	mov	r4, r0
   54954:	ldr	r3, [sp, #52]	; 0x34
   54958:	cmp	r3, #3
   5495c:	bhi	549d0 <fputs@plt+0x4385c>
   54960:	cmp	r4, #0
   54964:	beq	54ab4 <fputs@plt+0x43940>
   54968:	mov	r1, r4
   5496c:	add	r0, sp, #36	; 0x24
   54970:	bl	15a18 <fputs@plt+0x48a4>
   54974:	cmp	r0, #0
   54978:	beq	549e0 <fputs@plt+0x4386c>
   5497c:	mov	r0, r4
   54980:	bl	1c2f8 <fputs@plt+0xb184>
   54984:	subs	r2, r0, #0
   54988:	ble	54930 <fputs@plt+0x437bc>
   5498c:	sub	r1, r2, #1
   54990:	cmp	r1, #0
   54994:	ble	54924 <fputs@plt+0x437b0>
   54998:	ldrb	r3, [r4, r1]
   5499c:	add	r3, r5, r3
   549a0:	ldrb	r3, [r3, #320]	; 0x140
   549a4:	tst	r3, #4
   549a8:	beq	54924 <fputs@plt+0x437b0>
   549ac:	add	ip, r4, r1
   549b0:	subs	r1, r1, #1
   549b4:	beq	54924 <fputs@plt+0x437b0>
   549b8:	ldrb	r3, [ip, #-1]!
   549bc:	add	r3, r5, r3
   549c0:	ldrb	r3, [r3, #320]	; 0x140
   549c4:	tst	r3, #4
   549c8:	bne	549b0 <fputs@plt+0x4383c>
   549cc:	b	54924 <fputs@plt+0x437b0>
   549d0:	add	r1, sp, #52	; 0x34
   549d4:	mov	r0, #4
   549d8:	bl	45860 <fputs@plt+0x346ec>
   549dc:	b	54960 <fputs@plt+0x437ec>
   549e0:	str	r4, [r7]
   549e4:	cmp	r4, #0
   549e8:	beq	54abc <fputs@plt+0x43948>
   549ec:	mov	r2, r7
   549f0:	mov	r1, r4
   549f4:	add	r0, sp, #36	; 0x24
   549f8:	bl	2569c <fputs@plt+0x14528>
   549fc:	cmp	r7, r0
   54a00:	bne	54abc <fputs@plt+0x43948>
   54a04:	mov	r0, r6
   54a08:	bl	13e20 <fputs@plt+0x2cac>
   54a0c:	b	54abc <fputs@plt+0x43948>
   54a10:	add	r0, sp, #36	; 0x24
   54a14:	bl	239b8 <fputs@plt+0x12844>
   54a18:	ldrb	r3, [r6, #69]	; 0x45
   54a1c:	cmp	r3, #0
   54a20:	moveq	r0, #0
   54a24:	beq	54a54 <fputs@plt+0x438e0>
   54a28:	cmp	r4, #0
   54a2c:	ble	54a8c <fputs@plt+0x43918>
   54a30:	mov	r4, #0
   54a34:	ldr	r5, [sp, #16]
   54a38:	b	54a74 <fputs@plt+0x43900>
   54a3c:	add	r0, sp, #36	; 0x24
   54a40:	bl	239b8 <fputs@plt+0x12844>
   54a44:	ldrb	r3, [r6, #69]	; 0x45
   54a48:	cmp	r3, #0
   54a4c:	moveq	r0, #0
   54a50:	bne	54a30 <fputs@plt+0x438bc>
   54a54:	add	sp, sp, #60	; 0x3c
   54a58:	ldrd	r4, [sp]
   54a5c:	ldrd	r6, [sp, #8]
   54a60:	ldrd	r8, [sp, #16]
   54a64:	ldrd	sl, [sp, #24]
   54a68:	add	sp, sp, #32
   54a6c:	pop	{pc}		; (ldr pc, [sp], #4)
   54a70:	mov	r4, r3
   54a74:	ldr	r1, [r5, r4, lsl #4]
   54a78:	mov	r0, r6
   54a7c:	bl	214f4 <fputs@plt+0x10380>
   54a80:	add	r3, r4, #1
   54a84:	cmp	r9, r4
   54a88:	bgt	54a70 <fputs@plt+0x438fc>
   54a8c:	ldr	r1, [sp, #16]
   54a90:	mov	r0, r6
   54a94:	bl	214f4 <fputs@plt+0x10380>
   54a98:	mov	r3, #0
   54a9c:	ldr	r2, [sp, #24]
   54aa0:	str	r3, [r2]
   54aa4:	ldr	r2, [sp, #20]
   54aa8:	strh	r3, [r2]
   54aac:	mov	r0, #7
   54ab0:	b	54a54 <fputs@plt+0x438e0>
   54ab4:	mov	r3, #0
   54ab8:	str	r3, [r7]
   54abc:	add	r4, r9, #1
   54ac0:	add	r7, r7, #16
   54ac4:	cmp	sl, r4
   54ac8:	beq	54a3c <fputs@plt+0x438c8>
   54acc:	add	r8, r8, #20
   54ad0:	ldrb	r3, [r6, #69]	; 0x45
   54ad4:	cmp	r3, #0
   54ad8:	bne	54a10 <fputs@plt+0x4389c>
   54adc:	mov	r9, r4
   54ae0:	ldr	r3, [fp, #4]
   54ae4:	add	r4, r3, r8
   54ae8:	ldr	r0, [r3, r8]
   54aec:	bl	184d0 <fputs@plt+0x735c>
   54af0:	ldr	r2, [r4, #4]
   54af4:	cmp	r2, #0
   54af8:	beq	548b0 <fputs@plt+0x4373c>
   54afc:	movw	r1, #48244	; 0xbc74
   54b00:	movt	r1, #8
   54b04:	mov	r0, r6
   54b08:	bl	41d60 <fputs@plt+0x30bec>
   54b0c:	mov	r3, #0
   54b10:	str	r3, [sp, #52]	; 0x34
   54b14:	subs	r4, r0, #0
   54b18:	bne	54968 <fputs@plt+0x437f4>
   54b1c:	b	54ab4 <fputs@plt+0x43940>
   54b20:	mov	r3, #0
   54b24:	ldr	r2, [sp, #20]
   54b28:	strh	r3, [r2]
   54b2c:	ldr	r2, [sp, #24]
   54b30:	str	r3, [r2]
   54b34:	str	fp, [sp, #16]
   54b38:	add	r0, sp, #36	; 0x24
   54b3c:	bl	239b8 <fputs@plt+0x12844>
   54b40:	ldrb	r3, [r6, #69]	; 0x45
   54b44:	cmp	r3, #0
   54b48:	moveq	r0, #0
   54b4c:	beq	54a54 <fputs@plt+0x438e0>
   54b50:	b	54a8c <fputs@plt+0x43918>
   54b54:	strd	r4, [sp, #-24]!	; 0xffffffe8
   54b58:	strd	r6, [sp, #8]
   54b5c:	str	r8, [sp, #16]
   54b60:	str	lr, [sp, #20]
   54b64:	mov	r8, r0
   54b68:	mov	r5, r1
   54b6c:	ldr	r7, [r0]
   54b70:	ldr	r6, [r7, #24]
   54b74:	bic	r3, r6, #4
   54b78:	orr	r3, r3, #64	; 0x40
   54b7c:	str	r3, [r7, #24]
   54b80:	mov	r2, #0
   54b84:	bl	1cf08 <fputs@plt+0xbd94>
   54b88:	ldr	r3, [r8, #68]	; 0x44
   54b8c:	cmp	r3, #0
   54b90:	beq	54ba0 <fputs@plt+0x43a2c>
   54b94:	mov	r6, #0
   54b98:	b	54c18 <fputs@plt+0x43aa4>
   54b9c:	mov	r5, r4
   54ba0:	ldr	r4, [r5, #48]	; 0x30
   54ba4:	cmp	r4, #0
   54ba8:	bne	54b9c <fputs@plt+0x43a28>
   54bac:	str	r6, [r7, #24]
   54bb0:	mov	r2, #72	; 0x48
   54bb4:	mov	r3, #0
   54bb8:	mov	r0, r7
   54bbc:	bl	1d294 <fputs@plt+0xc120>
   54bc0:	subs	r6, r0, #0
   54bc4:	beq	54c18 <fputs@plt+0x43aa4>
   54bc8:	mov	r3, #1
   54bcc:	strh	r3, [r6, #36]	; 0x24
   54bd0:	mov	r3, #0
   54bd4:	str	r3, [r6]
   54bd8:	mov	r3, #200	; 0xc8
   54bdc:	strh	r3, [r6, #38]	; 0x26
   54be0:	add	r3, r6, #4
   54be4:	add	r2, r6, #34	; 0x22
   54be8:	ldr	r1, [r5]
   54bec:	mov	r0, r8
   54bf0:	bl	54808 <fputs@plt+0x43694>
   54bf4:	mov	r2, r5
   54bf8:	mov	r1, r6
   54bfc:	mov	r0, r8
   54c00:	bl	3e3ec <fputs@plt+0x2d278>
   54c04:	mvn	r3, #0
   54c08:	strh	r3, [r6, #32]
   54c0c:	ldrb	r3, [r7, #69]	; 0x45
   54c10:	cmp	r3, #0
   54c14:	bne	54c30 <fputs@plt+0x43abc>
   54c18:	mov	r0, r6
   54c1c:	ldrd	r4, [sp]
   54c20:	ldrd	r6, [sp, #8]
   54c24:	ldr	r8, [sp, #16]
   54c28:	add	sp, sp, #20
   54c2c:	pop	{pc}		; (ldr pc, [sp], #4)
   54c30:	mov	r1, r6
   54c34:	mov	r0, r7
   54c38:	bl	258bc <fputs@plt+0x14748>
   54c3c:	mov	r6, r4
   54c40:	b	54c18 <fputs@plt+0x43aa4>
   54c44:	strd	r4, [sp, #-28]!	; 0xffffffe4
   54c48:	strd	r6, [sp, #8]
   54c4c:	strd	r8, [sp, #16]
   54c50:	str	lr, [sp, #24]
   54c54:	sub	sp, sp, #20
   54c58:	mov	r6, r0
   54c5c:	mov	r4, r1
   54c60:	ldr	r5, [r0]
   54c64:	ldrb	r3, [r1, #42]	; 0x2a
   54c68:	tst	r3, #16
   54c6c:	bne	54cd4 <fputs@plt+0x43b60>
   54c70:	ldrsh	r3, [r4, #34]	; 0x22
   54c74:	cmp	r3, #0
   54c78:	movgt	r7, #0
   54c7c:	bgt	54ce8 <fputs@plt+0x43b74>
   54c80:	blt	54dac <fputs@plt+0x43c38>
   54c84:	ldr	r3, [r4, #24]
   54c88:	cmp	r3, #0
   54c8c:	beq	54dc8 <fputs@plt+0x43c54>
   54c90:	ldr	r3, [r5, #256]	; 0x100
   54c94:	add	r3, r3, #1
   54c98:	str	r3, [r5, #256]	; 0x100
   54c9c:	add	r3, r4, #4
   54ca0:	add	r2, r4, #34	; 0x22
   54ca4:	ldr	r1, [r4, #24]
   54ca8:	mov	r0, r6
   54cac:	bl	54808 <fputs@plt+0x43694>
   54cb0:	ldr	r3, [r5, #256]	; 0x100
   54cb4:	sub	r3, r3, #1
   54cb8:	str	r3, [r5, #256]	; 0x100
   54cbc:	mov	r7, #0
   54cc0:	ldr	r2, [r4, #64]	; 0x40
   54cc4:	ldrh	r3, [r2, #78]	; 0x4e
   54cc8:	orr	r3, r3, #2
   54ccc:	strh	r3, [r2, #78]	; 0x4e
   54cd0:	b	54ce8 <fputs@plt+0x43b74>
   54cd4:	mov	r0, r5
   54cd8:	bl	1a694 <fputs@plt+0x9520>
   54cdc:	cmp	r0, #0
   54ce0:	movne	r7, #0
   54ce4:	beq	54d04 <fputs@plt+0x43b90>
   54ce8:	mov	r0, r7
   54cec:	add	sp, sp, #20
   54cf0:	ldrd	r4, [sp]
   54cf4:	ldrd	r6, [sp, #8]
   54cf8:	ldrd	r8, [sp, #16]
   54cfc:	add	sp, sp, #24
   54d00:	pop	{pc}		; (ldr pc, [sp], #4)
   54d04:	ldr	r3, [r4, #52]	; 0x34
   54d08:	ldr	r1, [r3]
   54d0c:	add	r0, r5, #320	; 0x140
   54d10:	bl	15a18 <fputs@plt+0x48a4>
   54d14:	subs	r2, r0, #0
   54d18:	beq	54d64 <fputs@plt+0x43bf0>
   54d1c:	mov	r3, #0
   54d20:	str	r3, [sp, #12]
   54d24:	ldr	r3, [r2]
   54d28:	ldr	r3, [r3, #8]
   54d2c:	add	r1, sp, #12
   54d30:	str	r1, [sp]
   54d34:	mov	r1, r4
   54d38:	mov	r0, r5
   54d3c:	bl	424c8 <fputs@plt+0x31354>
   54d40:	subs	r7, r0, #0
   54d44:	bne	54d84 <fputs@plt+0x43c10>
   54d48:	ldr	r1, [sp, #12]
   54d4c:	mov	r0, r5
   54d50:	bl	214f4 <fputs@plt+0x10380>
   54d54:	ldrb	r3, [r4, #42]	; 0x2a
   54d58:	tst	r3, #16
   54d5c:	bne	54ce8 <fputs@plt+0x43b74>
   54d60:	b	54c70 <fputs@plt+0x43afc>
   54d64:	ldr	r3, [r4, #52]	; 0x34
   54d68:	ldr	r2, [r3]
   54d6c:	movw	r1, #53124	; 0xcf84
   54d70:	movt	r1, #8
   54d74:	mov	r0, r6
   54d78:	bl	3907c <fputs@plt+0x27f08>
   54d7c:	mov	r7, #1
   54d80:	b	54ce8 <fputs@plt+0x43b74>
   54d84:	ldr	r2, [sp, #12]
   54d88:	movw	r1, #48244	; 0xbc74
   54d8c:	movt	r1, #8
   54d90:	mov	r0, r6
   54d94:	bl	3907c <fputs@plt+0x27f08>
   54d98:	ldr	r1, [sp, #12]
   54d9c:	mov	r0, r5
   54da0:	bl	214f4 <fputs@plt+0x10380>
   54da4:	mov	r7, #1
   54da8:	b	54ce8 <fputs@plt+0x43b74>
   54dac:	ldr	r2, [r4]
   54db0:	movw	r1, #53144	; 0xcf98
   54db4:	movt	r1, #8
   54db8:	mov	r0, r6
   54dbc:	bl	3907c <fputs@plt+0x27f08>
   54dc0:	mov	r7, #1
   54dc4:	b	54ce8 <fputs@plt+0x43b74>
   54dc8:	mov	r2, #0
   54dcc:	ldr	r1, [r4, #12]
   54dd0:	mov	r0, r5
   54dd4:	bl	223d4 <fputs@plt+0x11260>
   54dd8:	subs	r8, r0, #0
   54ddc:	moveq	r7, #1
   54de0:	beq	54cc0 <fputs@plt+0x43b4c>
   54de4:	ldr	r7, [r6, #72]	; 0x48
   54de8:	ldr	r1, [r8, #28]
   54dec:	mov	r0, r6
   54df0:	bl	19768 <fputs@plt+0x85f4>
   54df4:	mvn	r3, #0
   54df8:	strh	r3, [r4, #34]	; 0x22
   54dfc:	ldr	r3, [r5, #256]	; 0x100
   54e00:	add	r3, r3, #1
   54e04:	str	r3, [r5, #256]	; 0x100
   54e08:	ldr	r9, [r5, #296]	; 0x128
   54e0c:	mov	r3, #0
   54e10:	str	r3, [r5, #296]	; 0x128
   54e14:	mov	r1, r8
   54e18:	mov	r0, r6
   54e1c:	bl	54b54 <fputs@plt+0x439e0>
   54e20:	str	r9, [r5, #296]	; 0x128
   54e24:	ldr	r3, [r5, #256]	; 0x100
   54e28:	sub	r3, r3, #1
   54e2c:	str	r3, [r5, #256]	; 0x100
   54e30:	str	r7, [r6, #72]	; 0x48
   54e34:	subs	r1, r0, #0
   54e38:	beq	54e70 <fputs@plt+0x43cfc>
   54e3c:	ldrsh	r3, [r1, #34]	; 0x22
   54e40:	strh	r3, [r4, #34]	; 0x22
   54e44:	ldr	r3, [r1, #4]
   54e48:	str	r3, [r4, #4]
   54e4c:	mov	r7, #0
   54e50:	strh	r7, [r1, #34]	; 0x22
   54e54:	str	r7, [r1, #4]
   54e58:	mov	r0, r5
   54e5c:	bl	258bc <fputs@plt+0x14748>
   54e60:	mov	r1, r8
   54e64:	mov	r0, r5
   54e68:	bl	25c30 <fputs@plt+0x14abc>
   54e6c:	b	54cc0 <fputs@plt+0x43b4c>
   54e70:	mov	r3, #0
   54e74:	strh	r3, [r4, #34]	; 0x22
   54e78:	mov	r7, #1
   54e7c:	b	54e60 <fputs@plt+0x43cec>
   54e80:	strd	r4, [sp, #-16]!
   54e84:	str	r6, [sp, #8]
   54e88:	str	lr, [sp, #12]
   54e8c:	mov	r5, r0
   54e90:	ldr	r0, [r2]
   54e94:	bl	29ba0 <fputs@plt+0x18a2c>
   54e98:	cmp	r0, #1
   54e9c:	movge	r4, r0
   54ea0:	movlt	r4, #1
   54ea4:	mov	r2, r4
   54ea8:	asr	r3, r4, #31
   54eac:	mov	r0, r5
   54eb0:	bl	2cb3c <fputs@plt+0x1b9c8>
   54eb4:	subs	r6, r0, #0
   54eb8:	beq	54ee0 <fputs@plt+0x43d6c>
   54ebc:	mov	r1, r6
   54ec0:	mov	r0, r4
   54ec4:	bl	45860 <fputs@plt+0x346ec>
   54ec8:	movw	r3, #5180	; 0x143c
   54ecc:	movt	r3, #2
   54ed0:	mov	r2, r4
   54ed4:	mov	r1, r6
   54ed8:	mov	r0, r5
   54edc:	bl	2cbec <fputs@plt+0x1ba78>
   54ee0:	ldrd	r4, [sp]
   54ee4:	ldr	r6, [sp, #8]
   54ee8:	add	sp, sp, #12
   54eec:	pop	{pc}		; (ldr pc, [sp], #4)
   54ef0:	str	r4, [sp, #-8]!
   54ef4:	str	lr, [sp, #4]
   54ef8:	sub	sp, sp, #8
   54efc:	mov	r4, r0
   54f00:	mov	r1, sp
   54f04:	mov	r0, #8
   54f08:	bl	45860 <fputs@plt+0x346ec>
   54f0c:	ldrd	r2, [sp]
   54f10:	cmp	r2, #0
   54f14:	sbcs	r1, r3, #0
   54f18:	blt	54f38 <fputs@plt+0x43dc4>
   54f1c:	ldrd	r2, [sp]
   54f20:	mov	r0, r4
   54f24:	bl	29ccc <fputs@plt+0x18b58>
   54f28:	add	sp, sp, #8
   54f2c:	ldr	r4, [sp]
   54f30:	add	sp, sp, #4
   54f34:	pop	{pc}		; (ldr pc, [sp], #4)
   54f38:	bic	r1, r3, #-2147483648	; 0x80000000
   54f3c:	rsbs	r0, r2, #0
   54f40:	rsc	r1, r1, #0
   54f44:	strd	r0, [sp]
   54f48:	b	54f1c <fputs@plt+0x43da8>
   54f4c:	strd	r4, [sp, #-16]!
   54f50:	str	r6, [sp, #8]
   54f54:	str	lr, [sp, #12]
   54f58:	mov	r4, r0
   54f5c:	bl	2b334 <fputs@plt+0x1a1c0>
   54f60:	subs	r5, r0, #0
   54f64:	bne	54fb0 <fputs@plt+0x43e3c>
   54f68:	movw	r3, #22488	; 0x57d8
   54f6c:	movt	r3, #10
   54f70:	ldr	r0, [r3, #340]	; 0x154
   54f74:	cmp	r0, #0
   54f78:	beq	54fc4 <fputs@plt+0x43e50>
   54f7c:	movw	r3, #22488	; 0x57d8
   54f80:	movt	r3, #10
   54f84:	ldr	r2, [r3, #344]	; 0x158
   54f88:	ldr	r3, [r2]
   54f8c:	cmp	r4, r3
   54f90:	beq	54fb0 <fputs@plt+0x43e3c>
   54f94:	mov	r3, #0
   54f98:	add	r3, r3, #1
   54f9c:	cmp	r0, r3
   54fa0:	beq	54fc4 <fputs@plt+0x43e50>
   54fa4:	ldr	r1, [r2, #4]!
   54fa8:	cmp	r1, r4
   54fac:	bne	54f98 <fputs@plt+0x43e24>
   54fb0:	mov	r0, r5
   54fb4:	ldrd	r4, [sp]
   54fb8:	ldr	r6, [sp, #8]
   54fbc:	add	sp, sp, #12
   54fc0:	pop	{pc}		; (ldr pc, [sp], #4)
   54fc4:	add	r2, r0, #1
   54fc8:	movw	r1, #22488	; 0x57d8
   54fcc:	movt	r1, #10
   54fd0:	lsl	r2, r2, #2
   54fd4:	mov	r3, #0
   54fd8:	ldr	r0, [r1, #344]	; 0x158
   54fdc:	bl	2bbcc <fputs@plt+0x1aa58>
   54fe0:	cmp	r0, #0
   54fe4:	moveq	r5, #7
   54fe8:	beq	54fb0 <fputs@plt+0x43e3c>
   54fec:	movw	r3, #22488	; 0x57d8
   54ff0:	movt	r3, #10
   54ff4:	str	r0, [r3, #344]	; 0x158
   54ff8:	ldr	r2, [r3, #340]	; 0x154
   54ffc:	str	r4, [r0, r2, lsl #2]
   55000:	add	r2, r2, #1
   55004:	str	r2, [r3, #340]	; 0x154
   55008:	b	54fb0 <fputs@plt+0x43e3c>
   5500c:	str	r4, [sp, #-8]!
   55010:	str	lr, [sp, #4]
   55014:	bl	2b334 <fputs@plt+0x1a1c0>
   55018:	cmp	r0, #0
   5501c:	beq	5502c <fputs@plt+0x43eb8>
   55020:	ldr	r4, [sp]
   55024:	add	sp, sp, #4
   55028:	pop	{pc}		; (ldr pc, [sp], #4)
   5502c:	movw	r4, #22488	; 0x57d8
   55030:	movt	r4, #10
   55034:	ldr	r0, [r4, #344]	; 0x158
   55038:	bl	2143c <fputs@plt+0x102c8>
   5503c:	mov	r3, #0
   55040:	str	r3, [r4, #344]	; 0x158
   55044:	str	r3, [r4, #340]	; 0x154
   55048:	b	55020 <fputs@plt+0x43eac>
   5504c:	str	r4, [sp, #-8]!
   55050:	str	lr, [sp, #4]
   55054:	movw	r3, #4408	; 0x1138
   55058:	movt	r3, #10
   5505c:	ldr	r3, [r3, #228]	; 0xe4
   55060:	cmp	r3, #0
   55064:	bne	550c4 <fputs@plt+0x43f50>
   55068:	movw	r3, #4408	; 0x1138
   5506c:	movt	r3, #10
   55070:	ldr	r3, [r3, #244]	; 0xf4
   55074:	cmp	r3, #0
   55078:	bne	550dc <fputs@plt+0x43f68>
   5507c:	movw	r3, #4408	; 0x1138
   55080:	movt	r3, #10
   55084:	ldr	r3, [r3, #240]	; 0xf0
   55088:	cmp	r3, #0
   5508c:	bne	55114 <fputs@plt+0x43fa0>
   55090:	movw	r3, #4408	; 0x1138
   55094:	movt	r3, #10
   55098:	ldr	r3, [r3, #236]	; 0xec
   5509c:	cmp	r3, #0
   550a0:	beq	550b4 <fputs@plt+0x43f40>
   550a4:	movw	r3, #4408	; 0x1138
   550a8:	movt	r3, #10
   550ac:	mov	r2, #0
   550b0:	str	r2, [r3, #236]	; 0xec
   550b4:	mov	r0, #0
   550b8:	ldr	r4, [sp]
   550bc:	add	sp, sp, #4
   550c0:	pop	{pc}		; (ldr pc, [sp], #4)
   550c4:	bl	5500c <fputs@plt+0x43e98>
   550c8:	movw	r3, #4408	; 0x1138
   550cc:	movt	r3, #10
   550d0:	mov	r2, #0
   550d4:	str	r2, [r3, #228]	; 0xe4
   550d8:	b	55068 <fputs@plt+0x43ef4>
   550dc:	movw	r3, #4408	; 0x1138
   550e0:	movt	r3, #10
   550e4:	ldr	r2, [r3, #120]	; 0x78
   550e8:	cmp	r2, #0
   550ec:	beq	55100 <fputs@plt+0x43f8c>
   550f0:	movw	r3, #4408	; 0x1138
   550f4:	movt	r3, #10
   550f8:	ldr	r0, [r3, #112]	; 0x70
   550fc:	blx	r2
   55100:	movw	r3, #4408	; 0x1138
   55104:	movt	r3, #10
   55108:	mov	r2, #0
   5510c:	str	r2, [r3, #244]	; 0xf4
   55110:	b	5507c <fputs@plt+0x43f08>
   55114:	movw	r3, #4408	; 0x1138
   55118:	movt	r3, #10
   5511c:	ldr	r2, [r3, #64]	; 0x40
   55120:	cmp	r2, #0
   55124:	beq	55138 <fputs@plt+0x43fc4>
   55128:	movw	r3, #4408	; 0x1138
   5512c:	movt	r3, #10
   55130:	ldr	r0, [r3, #68]	; 0x44
   55134:	blx	r2
   55138:	movw	r3, #22488	; 0x57d8
   5513c:	movt	r3, #10
   55140:	mov	r0, #0
   55144:	mov	r1, #0
   55148:	strd	r0, [r3, #96]	; 0x60
   5514c:	strd	r0, [r3, #104]	; 0x68
   55150:	strd	r0, [r3, #112]	; 0x70
   55154:	strd	r0, [r3, #120]	; 0x78
   55158:	movw	r1, #4408	; 0x1138
   5515c:	movt	r1, #10
   55160:	mov	r2, #0
   55164:	str	r2, [r1, #240]	; 0xf0
   55168:	str	r2, [r3, #624]	; 0x270
   5516c:	str	r2, [r3, #616]	; 0x268
   55170:	b	55090 <fputs@plt+0x43f1c>
   55174:	strd	r4, [sp, #-12]!
   55178:	str	lr, [sp, #8]
   5517c:	sub	sp, sp, #12
   55180:	mov	r4, r0
   55184:	bl	2b334 <fputs@plt+0x1a1c0>
   55188:	cmp	r0, #0
   5518c:	beq	551a0 <fputs@plt+0x4402c>
   55190:	add	sp, sp, #12
   55194:	ldrd	r4, [sp]
   55198:	add	sp, sp, #8
   5519c:	pop	{pc}		; (ldr pc, [sp], #4)
   551a0:	mov	r0, #0
   551a4:	bl	1d2d4 <fputs@plt+0xc160>
   551a8:	mov	r5, r0
   551ac:	mov	r3, #0
   551b0:	str	r3, [sp]
   551b4:	mov	r3, #2
   551b8:	mov	r2, r4
   551bc:	mvn	r1, #0
   551c0:	bl	2c57c <fputs@plt+0x1b408>
   551c4:	mov	r1, #1
   551c8:	mov	r0, r5
   551cc:	bl	31cac <fputs@plt+0x20b38>
   551d0:	cmp	r0, #0
   551d4:	moveq	r4, #7
   551d8:	beq	551e4 <fputs@plt+0x44070>
   551dc:	bl	2a890 <fputs@plt+0x1971c>
   551e0:	mov	r4, r0
   551e4:	mov	r0, r5
   551e8:	bl	23518 <fputs@plt+0x123a4>
   551ec:	uxtb	r0, r4
   551f0:	b	55190 <fputs@plt+0x4401c>
   551f4:	ldr	r0, [r0, #12]
   551f8:	bx	lr
   551fc:	strd	r4, [sp, #-16]!
   55200:	str	r6, [sp, #8]
   55204:	str	lr, [sp, #12]
   55208:	mov	r5, r0
   5520c:	bl	170b0 <fputs@plt+0x5f3c>
   55210:	ldr	r3, [r5, #20]
   55214:	cmp	r3, #0
   55218:	ble	5526c <fputs@plt+0x440f8>
   5521c:	mov	r4, #0
   55220:	movw	r6, #4408	; 0x1138
   55224:	movt	r6, #10
   55228:	b	55254 <fputs@plt+0x440e0>
   5522c:	ldr	r3, [r3, #4]
   55230:	ldr	r3, [r3]
   55234:	ldr	r2, [r3, #212]	; 0xd4
   55238:	ldr	r3, [r6, #156]	; 0x9c
   5523c:	ldr	r0, [r2, #44]	; 0x2c
   55240:	blx	r3
   55244:	add	r4, r4, #1
   55248:	ldr	r3, [r5, #20]
   5524c:	cmp	r3, r4
   55250:	ble	5526c <fputs@plt+0x440f8>
   55254:	ldr	r3, [r5, #16]
   55258:	add	r3, r3, r4, lsl #4
   5525c:	ldr	r3, [r3, #4]
   55260:	cmp	r3, #0
   55264:	bne	5522c <fputs@plt+0x440b8>
   55268:	b	55244 <fputs@plt+0x440d0>
   5526c:	mov	r0, #0
   55270:	ldrd	r4, [sp]
   55274:	ldr	r6, [sp, #8]
   55278:	add	sp, sp, #12
   5527c:	pop	{pc}		; (ldr pc, [sp], #4)
   55280:	strd	r4, [sp, #-36]!	; 0xffffffdc
   55284:	strd	r6, [sp, #8]
   55288:	strd	r8, [sp, #16]
   5528c:	strd	sl, [sp, #24]
   55290:	str	lr, [sp, #32]
   55294:	sub	sp, sp, #4
   55298:	mov	r5, r0
   5529c:	bl	170b0 <fputs@plt+0x5f3c>
   552a0:	ldr	r3, [r5, #20]
   552a4:	cmp	r3, #0
   552a8:	ble	5533c <fputs@plt+0x441c8>
   552ac:	mov	r4, #0
   552b0:	mov	r7, r4
   552b4:	mov	r8, #1
   552b8:	mov	r6, r4
   552bc:	b	55364 <fputs@plt+0x441f0>
   552c0:	ldr	r0, [fp, #212]	; 0xd4
   552c4:	bl	1cb20 <fputs@plt+0xb9ac>
   552c8:	mov	r1, r0
   552cc:	b	552e0 <fputs@plt+0x4416c>
   552d0:	mov	r0, fp
   552d4:	bl	511dc <fputs@plt+0x40068>
   552d8:	mov	r9, r0
   552dc:	mov	r1, sl
   552e0:	adds	r3, r1, #0
   552e4:	movne	r3, #1
   552e8:	cmp	r9, #0
   552ec:	movne	r3, #0
   552f0:	cmp	r3, #0
   552f4:	beq	5539c <fputs@plt+0x44228>
   552f8:	ldr	sl, [r1, #12]
   552fc:	ldrsh	r3, [r1, #26]
   55300:	cmp	r3, #0
   55304:	movne	r9, r6
   55308:	bne	552dc <fputs@plt+0x44168>
   5530c:	b	552d0 <fputs@plt+0x4415c>
   55310:	cmp	r7, #0
   55314:	moveq	r9, r7
   55318:	movne	r9, #5
   5531c:	mov	r0, r9
   55320:	add	sp, sp, #4
   55324:	ldrd	r4, [sp]
   55328:	ldrd	r6, [sp, #8]
   5532c:	ldrd	r8, [sp, #16]
   55330:	ldrd	sl, [sp, #24]
   55334:	add	sp, sp, #32
   55338:	pop	{pc}		; (ldr pc, [sp], #4)
   5533c:	mov	r9, #0
   55340:	b	5531c <fputs@plt+0x441a8>
   55344:	add	r3, r4, #1
   55348:	mov	r7, r8
   5534c:	b	55354 <fputs@plt+0x441e0>
   55350:	add	r3, r4, #1
   55354:	add	r4, r4, #1
   55358:	ldr	r2, [r5, #20]
   5535c:	cmp	r2, r3
   55360:	ble	55310 <fputs@plt+0x4419c>
   55364:	ldr	r3, [r5, #16]
   55368:	add	r3, r3, r4, lsl #4
   5536c:	ldr	r3, [r3, #4]
   55370:	cmp	r3, #0
   55374:	beq	55350 <fputs@plt+0x441dc>
   55378:	ldrb	r2, [r3, #8]
   5537c:	cmp	r2, #2
   55380:	bne	55350 <fputs@plt+0x441dc>
   55384:	ldr	r3, [r3, #4]
   55388:	ldr	fp, [r3]
   5538c:	ldr	r9, [fp, #44]	; 0x2c
   55390:	ldrb	r3, [fp, #16]
   55394:	cmp	r3, #0
   55398:	beq	552c0 <fputs@plt+0x4414c>
   5539c:	cmp	r9, #5
   553a0:	beq	55344 <fputs@plt+0x441d0>
   553a4:	add	r3, r4, #1
   553a8:	cmp	r9, #0
   553ac:	beq	55354 <fputs@plt+0x441e0>
   553b0:	b	5531c <fputs@plt+0x441a8>
   553b4:	push	{r1, r2, r3}
   553b8:	strd	r4, [sp, #-16]!
   553bc:	str	r6, [sp, #8]
   553c0:	str	lr, [sp, #12]
   553c4:	sub	sp, sp, #12
   553c8:	mov	r4, r0
   553cc:	ldr	r3, [sp, #28]
   553d0:	add	r2, sp, #32
   553d4:	str	r2, [sp, #4]
   553d8:	movw	r2, #1001	; 0x3e9
   553dc:	cmp	r3, r2
   553e0:	beq	55428 <fputs@plt+0x442b4>
   553e4:	movw	r2, #1002	; 0x3ea
   553e8:	cmp	r3, r2
   553ec:	beq	55458 <fputs@plt+0x442e4>
   553f0:	movw	r2, #1003	; 0x3eb
   553f4:	cmp	r3, r2
   553f8:	beq	55450 <fputs@plt+0x442dc>
   553fc:	cmp	r3, #1004	; 0x3ec
   55400:	moveq	r6, #2
   55404:	beq	5545c <fputs@plt+0x442e8>
   55408:	mov	r0, #1
   5540c:	add	sp, sp, #12
   55410:	ldrd	r4, [sp]
   55414:	ldr	r6, [sp, #8]
   55418:	ldr	lr, [sp, #12]
   5541c:	add	sp, sp, #16
   55420:	add	sp, sp, #12
   55424:	bx	lr
   55428:	ldr	r2, [sp, #4]
   5542c:	add	r3, r2, #4
   55430:	str	r3, [sp, #4]
   55434:	ldr	r1, [r2]
   55438:	add	r3, r2, #12
   5543c:	str	r3, [sp, #4]
   55440:	ldr	r3, [r2, #8]
   55444:	ldr	r2, [r2, #4]
   55448:	bl	27bac <fputs@plt+0x16a38>
   5544c:	b	5540c <fputs@plt+0x44298>
   55450:	mov	r6, #1
   55454:	b	5545c <fputs@plt+0x442e8>
   55458:	mov	r6, #0
   5545c:	ldr	r3, [sp, #4]
   55460:	add	r2, r3, #4
   55464:	str	r2, [sp, #4]
   55468:	mov	r2, r3
   5546c:	ldr	r1, [r2], #8
   55470:	str	r2, [sp, #4]
   55474:	ldr	r5, [r3, #4]
   55478:	ldr	r2, [r4, #24]
   5547c:	cmp	r1, #0
   55480:	ble	554e8 <fputs@plt+0x44374>
   55484:	movw	r3, #32968	; 0x80c8
   55488:	movt	r3, #8
   5548c:	add	r3, r3, r6, lsl #3
   55490:	ldr	r3, [r3, #3728]	; 0xe90
   55494:	orr	r3, r3, r2
   55498:	str	r3, [r4, #24]
   5549c:	ldr	r3, [r4, #24]
   554a0:	cmp	r3, r2
   554a4:	beq	554b0 <fputs@plt+0x4433c>
   554a8:	mov	r0, r4
   554ac:	bl	17ca8 <fputs@plt+0x6b34>
   554b0:	cmp	r5, #0
   554b4:	moveq	r0, #0
   554b8:	beq	5540c <fputs@plt+0x44298>
   554bc:	movw	r3, #32968	; 0x80c8
   554c0:	movt	r3, #8
   554c4:	add	r3, r3, r6, lsl #3
   554c8:	ldr	r2, [r4, #24]
   554cc:	ldr	r3, [r3, #3728]	; 0xe90
   554d0:	tst	r2, r3
   554d4:	movne	r3, #1
   554d8:	moveq	r3, #0
   554dc:	str	r3, [r5]
   554e0:	mov	r0, #0
   554e4:	b	5540c <fputs@plt+0x44298>
   554e8:	cmp	r1, #0
   554ec:	bne	554b0 <fputs@plt+0x4433c>
   554f0:	movw	r3, #32968	; 0x80c8
   554f4:	movt	r3, #8
   554f8:	add	r3, r3, r6, lsl #3
   554fc:	ldr	r3, [r3, #3728]	; 0xe90
   55500:	bic	r3, r2, r3
   55504:	str	r3, [r4, #24]
   55508:	b	5549c <fputs@plt+0x44328>
   5550c:	ldrd	r0, [r0, #32]
   55510:	bx	lr
   55514:	ldr	r0, [r0, #84]	; 0x54
   55518:	bx	lr
   5551c:	ldr	r0, [r0, #88]	; 0x58
   55520:	bx	lr
   55524:	str	r4, [sp, #-8]!
   55528:	str	lr, [sp, #4]
   5552c:	mov	r1, #0
   55530:	bl	530ec <fputs@plt+0x41f78>
   55534:	ldr	r4, [sp]
   55538:	add	sp, sp, #4
   5553c:	pop	{pc}		; (ldr pc, [sp], #4)
   55540:	str	r4, [sp, #-8]!
   55544:	str	lr, [sp, #4]
   55548:	mov	r1, #1
   5554c:	bl	530ec <fputs@plt+0x41f78>
   55550:	ldr	r4, [sp]
   55554:	add	sp, sp, #4
   55558:	pop	{pc}		; (ldr pc, [sp], #4)
   5555c:	mov	r3, r0
   55560:	str	r1, [r0, #380]	; 0x17c
   55564:	str	r2, [r0, #384]	; 0x180
   55568:	mov	r0, #0
   5556c:	str	r0, [r3, #388]	; 0x184
   55570:	str	r0, [r3, #428]	; 0x1ac
   55574:	bx	lr
   55578:	cmp	r1, #0
   5557c:	ble	55590 <fputs@plt+0x4441c>
   55580:	str	r2, [r0, #304]	; 0x130
   55584:	str	r1, [r0, #312]	; 0x138
   55588:	str	r3, [r0, #308]	; 0x134
   5558c:	bx	lr
   55590:	mov	r3, #0
   55594:	str	r3, [r0, #304]	; 0x130
   55598:	str	r3, [r0, #312]	; 0x138
   5559c:	str	r3, [r0, #308]	; 0x134
   555a0:	bx	lr
   555a4:	cmp	r1, #0
   555a8:	ble	555d0 <fputs@plt+0x4445c>
   555ac:	movw	r3, #49608	; 0xc1c8
   555b0:	movt	r3, #1
   555b4:	str	r3, [r0, #380]	; 0x17c
   555b8:	str	r0, [r0, #384]	; 0x180
   555bc:	mov	r3, #0
   555c0:	str	r3, [r0, #388]	; 0x184
   555c4:	str	r1, [r0, #428]	; 0x1ac
   555c8:	mov	r0, #0
   555cc:	bx	lr
   555d0:	mov	r3, #0
   555d4:	str	r3, [r0, #380]	; 0x17c
   555d8:	str	r3, [r0, #384]	; 0x180
   555dc:	str	r3, [r0, #388]	; 0x184
   555e0:	str	r3, [r0, #428]	; 0x1ac
   555e4:	b	555c8 <fputs@plt+0x44454>
   555e8:	mov	r3, #1
   555ec:	str	r3, [r0, #248]	; 0xf8
   555f0:	bx	lr
   555f4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   555f8:	strd	r6, [sp, #8]
   555fc:	strd	r8, [sp, #16]
   55600:	str	sl, [sp, #24]
   55604:	str	lr, [sp, #28]
   55608:	sub	sp, sp, #24
   5560c:	mov	r4, r0
   55610:	mov	r8, r1
   55614:	mov	r9, r2
   55618:	mov	sl, r3
   5561c:	ldr	r7, [sp, #56]	; 0x38
   55620:	ldr	r6, [sp, #72]	; 0x48
   55624:	cmp	r6, #0
   55628:	beq	556d8 <fputs@plt+0x44564>
   5562c:	mov	r2, #12
   55630:	mov	r3, #0
   55634:	bl	1d294 <fputs@plt+0xc120>
   55638:	subs	r5, r0, #0
   5563c:	beq	556c8 <fputs@plt+0x44554>
   55640:	str	r6, [r5, #4]
   55644:	str	r7, [r5, #8]
   55648:	str	r5, [sp, #16]
   5564c:	ldr	r3, [sp, #68]	; 0x44
   55650:	str	r3, [sp, #12]
   55654:	ldr	r3, [sp, #64]	; 0x40
   55658:	str	r3, [sp, #8]
   5565c:	ldr	r3, [sp, #60]	; 0x3c
   55660:	str	r3, [sp, #4]
   55664:	str	r7, [sp]
   55668:	mov	r3, sl
   5566c:	mov	r2, r9
   55670:	mov	r1, r8
   55674:	mov	r0, r4
   55678:	bl	38c88 <fputs@plt+0x27b14>
   5567c:	mov	r8, r0
   55680:	ldr	r3, [r5]
   55684:	cmp	r3, #0
   55688:	bne	556a0 <fputs@plt+0x4452c>
   5568c:	mov	r0, r7
   55690:	blx	r6
   55694:	mov	r1, r5
   55698:	mov	r0, r4
   5569c:	bl	214f4 <fputs@plt+0x10380>
   556a0:	mov	r1, r8
   556a4:	mov	r0, r4
   556a8:	bl	23750 <fputs@plt+0x125dc>
   556ac:	add	sp, sp, #24
   556b0:	ldrd	r4, [sp]
   556b4:	ldrd	r6, [sp, #8]
   556b8:	ldrd	r8, [sp, #16]
   556bc:	ldr	sl, [sp, #24]
   556c0:	add	sp, sp, #28
   556c4:	pop	{pc}		; (ldr pc, [sp], #4)
   556c8:	mov	r0, r7
   556cc:	blx	r6
   556d0:	mov	r8, #1
   556d4:	b	556a0 <fputs@plt+0x4452c>
   556d8:	mov	r3, #0
   556dc:	str	r3, [sp, #16]
   556e0:	ldr	r3, [sp, #68]	; 0x44
   556e4:	str	r3, [sp, #12]
   556e8:	ldr	r3, [sp, #64]	; 0x40
   556ec:	str	r3, [sp, #8]
   556f0:	ldr	r3, [sp, #60]	; 0x3c
   556f4:	str	r3, [sp, #4]
   556f8:	str	r7, [sp]
   556fc:	mov	r3, sl
   55700:	bl	38c88 <fputs@plt+0x27b14>
   55704:	mov	r8, r0
   55708:	b	556a0 <fputs@plt+0x4452c>
   5570c:	push	{lr}		; (str lr, [sp, #-4]!)
   55710:	sub	sp, sp, #28
   55714:	mov	ip, #0
   55718:	str	ip, [sp, #16]
   5571c:	ldr	ip, [sp, #44]	; 0x2c
   55720:	str	ip, [sp, #12]
   55724:	ldr	ip, [sp, #40]	; 0x28
   55728:	str	ip, [sp, #8]
   5572c:	ldr	ip, [sp, #36]	; 0x24
   55730:	str	ip, [sp, #4]
   55734:	ldr	ip, [sp, #32]
   55738:	str	ip, [sp]
   5573c:	bl	555f4 <fputs@plt+0x44480>
   55740:	add	sp, sp, #28
   55744:	pop	{pc}		; (ldr pc, [sp], #4)
   55748:	strd	r4, [sp, #-20]!	; 0xffffffec
   5574c:	strd	r6, [sp, #8]
   55750:	str	lr, [sp, #16]
   55754:	sub	sp, sp, #28
   55758:	mov	r4, r0
   5575c:	mov	r6, r2
   55760:	mov	r7, r3
   55764:	mov	r3, #2
   55768:	mvn	r2, #0
   5576c:	bl	2d880 <fputs@plt+0x1c70c>
   55770:	mov	r5, r0
   55774:	mov	r3, #0
   55778:	str	r3, [sp, #16]
   5577c:	ldr	r3, [sp, #60]	; 0x3c
   55780:	str	r3, [sp, #12]
   55784:	ldr	r3, [sp, #56]	; 0x38
   55788:	str	r3, [sp, #8]
   5578c:	ldr	r3, [sp, #52]	; 0x34
   55790:	str	r3, [sp, #4]
   55794:	ldr	r3, [sp, #48]	; 0x30
   55798:	str	r3, [sp]
   5579c:	mov	r3, r7
   557a0:	mov	r2, r6
   557a4:	mov	r1, r0
   557a8:	mov	r0, r4
   557ac:	bl	38c88 <fputs@plt+0x27b14>
   557b0:	mov	r6, r0
   557b4:	mov	r1, r5
   557b8:	mov	r0, r4
   557bc:	bl	214f4 <fputs@plt+0x10380>
   557c0:	mov	r1, r6
   557c4:	mov	r0, r4
   557c8:	bl	23750 <fputs@plt+0x125dc>
   557cc:	add	sp, sp, #28
   557d0:	ldrd	r4, [sp]
   557d4:	ldrd	r6, [sp, #8]
   557d8:	add	sp, sp, #16
   557dc:	pop	{pc}		; (ldr pc, [sp], #4)
   557e0:	strd	r4, [sp, #-16]!
   557e4:	str	r6, [sp, #8]
   557e8:	str	lr, [sp, #12]
   557ec:	sub	sp, sp, #24
   557f0:	mov	r4, r0
   557f4:	mov	r5, r1
   557f8:	mov	r6, r2
   557fc:	mov	r3, #0
   55800:	str	r3, [sp]
   55804:	mov	r3, #1
   55808:	bl	27098 <fputs@plt+0x15f24>
   5580c:	cmp	r0, #0
   55810:	movne	r1, #0
   55814:	beq	55834 <fputs@plt+0x446c0>
   55818:	mov	r0, r4
   5581c:	bl	23750 <fputs@plt+0x125dc>
   55820:	add	sp, sp, #24
   55824:	ldrd	r4, [sp]
   55828:	ldr	r6, [sp, #8]
   5582c:	add	sp, sp, #12
   55830:	pop	{pc}		; (ldr pc, [sp], #4)
   55834:	mov	r3, #0
   55838:	str	r3, [sp, #16]
   5583c:	str	r3, [sp, #12]
   55840:	str	r3, [sp, #8]
   55844:	movw	r2, #22544	; 0x5810
   55848:	movt	r2, #4
   5584c:	str	r2, [sp, #4]
   55850:	str	r3, [sp]
   55854:	mov	r3, #1
   55858:	mov	r2, r6
   5585c:	mov	r1, r5
   55860:	mov	r0, r4
   55864:	bl	38c88 <fputs@plt+0x27b14>
   55868:	mov	r1, r0
   5586c:	b	55818 <fputs@plt+0x446a4>
   55870:	mov	r3, r0
   55874:	ldr	r0, [r0, #184]	; 0xb8
   55878:	str	r1, [r3, #180]	; 0xb4
   5587c:	str	r2, [r3, #184]	; 0xb8
   55880:	bx	lr
   55884:	mov	r3, r0
   55888:	ldr	r0, [r0, #192]	; 0xc0
   5588c:	str	r1, [r3, #188]	; 0xbc
   55890:	str	r2, [r3, #192]	; 0xc0
   55894:	bx	lr
   55898:	mov	r3, r0
   5589c:	ldr	r0, [r0, #196]	; 0xc4
   558a0:	str	r1, [r3, #200]	; 0xc8
   558a4:	str	r2, [r3, #196]	; 0xc4
   558a8:	bx	lr
   558ac:	mov	r3, r0
   558b0:	ldr	r0, [r0, #212]	; 0xd4
   558b4:	str	r1, [r3, #216]	; 0xd8
   558b8:	str	r2, [r3, #212]	; 0xd4
   558bc:	bx	lr
   558c0:	mov	r3, r0
   558c4:	ldr	r0, [r0, #204]	; 0xcc
   558c8:	str	r1, [r3, #208]	; 0xd0
   558cc:	str	r2, [r3, #204]	; 0xcc
   558d0:	bx	lr
   558d4:	cmp	r1, #0
   558d8:	ble	558f4 <fputs@plt+0x44780>
   558dc:	movw	r3, #23072	; 0x5a20
   558e0:	movt	r3, #5
   558e4:	str	r3, [r0, #220]	; 0xdc
   558e8:	str	r1, [r0, #224]	; 0xe0
   558ec:	mov	r0, #0
   558f0:	bx	lr
   558f4:	mov	r3, #0
   558f8:	str	r3, [r0, #220]	; 0xdc
   558fc:	str	r3, [r0, #224]	; 0xe0
   55900:	b	558ec <fputs@plt+0x44778>
   55904:	mov	r3, r0
   55908:	ldr	r0, [r0, #224]	; 0xe0
   5590c:	str	r1, [r3, #220]	; 0xdc
   55910:	str	r2, [r3, #224]	; 0xe0
   55914:	bx	lr
   55918:	strd	r4, [sp, #-24]!	; 0xffffffe8
   5591c:	strd	r6, [sp, #8]
   55920:	str	r8, [sp, #16]
   55924:	str	lr, [sp, #20]
   55928:	sub	sp, sp, #8
   5592c:	ldr	r7, [sp, #32]
   55930:	subs	r8, r3, #0
   55934:	mvnne	ip, #0
   55938:	strne	ip, [r8]
   5593c:	cmp	r7, #0
   55940:	mvnne	ip, #0
   55944:	strne	ip, [r7]
   55948:	cmp	r2, #3
   5594c:	movhi	r0, #21
   55950:	bhi	559b0 <fputs@plt+0x4483c>
   55954:	mov	r6, r2
   55958:	mov	r5, r1
   5595c:	mov	r4, r0
   55960:	cmp	r1, #0
   55964:	beq	559f8 <fputs@plt+0x44884>
   55968:	ldrb	r3, [r1]
   5596c:	cmp	r3, #0
   55970:	moveq	r1, #10
   55974:	bne	559c8 <fputs@plt+0x44854>
   55978:	mov	r3, #0
   5597c:	str	r3, [r4, #388]	; 0x184
   55980:	str	r7, [sp]
   55984:	mov	r3, r8
   55988:	mov	r2, r6
   5598c:	mov	r0, r4
   55990:	bl	53744 <fputs@plt+0x425d0>
   55994:	mov	r5, r0
   55998:	mov	r1, r0
   5599c:	mov	r0, r4
   559a0:	bl	236f4 <fputs@plt+0x12580>
   559a4:	mov	r1, r5
   559a8:	mov	r0, r4
   559ac:	bl	23750 <fputs@plt+0x125dc>
   559b0:	add	sp, sp, #8
   559b4:	ldrd	r4, [sp]
   559b8:	ldrd	r6, [sp, #8]
   559bc:	ldr	r8, [sp, #16]
   559c0:	add	sp, sp, #20
   559c4:	pop	{pc}		; (ldr pc, [sp], #4)
   559c8:	mov	r1, r5
   559cc:	bl	1917c <fputs@plt+0x8008>
   559d0:	subs	r1, r0, #0
   559d4:	bge	55978 <fputs@plt+0x44804>
   559d8:	mov	r3, r5
   559dc:	movw	r2, #53176	; 0xcfb8
   559e0:	movt	r2, #8
   559e4:	mov	r1, #1
   559e8:	mov	r0, r4
   559ec:	bl	38bd4 <fputs@plt+0x27a60>
   559f0:	mov	r5, #1
   559f4:	b	559a4 <fputs@plt+0x44830>
   559f8:	mov	r1, #10
   559fc:	b	55978 <fputs@plt+0x44804>
   55a00:	push	{lr}		; (str lr, [sp, #-4]!)
   55a04:	sub	sp, sp, #12
   55a08:	mov	r2, #0
   55a0c:	str	r2, [sp]
   55a10:	mov	r3, r2
   55a14:	bl	55918 <fputs@plt+0x447a4>
   55a18:	add	sp, sp, #12
   55a1c:	pop	{pc}		; (ldr pc, [sp], #4)
   55a20:	cmp	r0, r3
   55a24:	ble	55a30 <fputs@plt+0x448bc>
   55a28:	mov	r0, #0
   55a2c:	bx	lr
   55a30:	strd	r4, [sp, #-16]!
   55a34:	str	r6, [sp, #8]
   55a38:	str	lr, [sp, #12]
   55a3c:	mov	r5, r2
   55a40:	mov	r4, r1
   55a44:	bl	13bd8 <fputs@plt+0x2a64>
   55a48:	mov	r1, r5
   55a4c:	mov	r0, r4
   55a50:	bl	55a00 <fputs@plt+0x4488c>
   55a54:	bl	13c04 <fputs@plt+0x2a90>
   55a58:	mov	r0, #0
   55a5c:	ldrd	r4, [sp]
   55a60:	ldr	r6, [sp, #8]
   55a64:	add	sp, sp, #12
   55a68:	pop	{pc}		; (ldr pc, [sp], #4)
   55a6c:	str	r4, [sp, #-8]!
   55a70:	str	lr, [sp, #4]
   55a74:	subs	r4, r0, #0
   55a78:	beq	55aac <fputs@plt+0x44938>
   55a7c:	mov	r0, r4
   55a80:	bl	36190 <fputs@plt+0x2501c>
   55a84:	cmp	r0, #0
   55a88:	beq	55ab8 <fputs@plt+0x44944>
   55a8c:	ldrb	r3, [r4, #69]	; 0x45
   55a90:	cmp	r3, #0
   55a94:	beq	55acc <fputs@plt+0x44958>
   55a98:	mov	r0, #7
   55a9c:	bl	1c178 <fputs@plt+0xb004>
   55aa0:	ldr	r4, [sp]
   55aa4:	add	sp, sp, #4
   55aa8:	pop	{pc}		; (ldr pc, [sp], #4)
   55aac:	mov	r0, #7
   55ab0:	bl	1c178 <fputs@plt+0xb004>
   55ab4:	b	55aa0 <fputs@plt+0x4492c>
   55ab8:	movw	r0, #4280	; 0x10b8
   55abc:	movt	r0, #2
   55ac0:	bl	34f90 <fputs@plt+0x23e1c>
   55ac4:	bl	1c178 <fputs@plt+0xb004>
   55ac8:	b	55aa0 <fputs@plt+0x4492c>
   55acc:	ldr	r0, [r4, #240]	; 0xf0
   55ad0:	bl	31d00 <fputs@plt+0x20b8c>
   55ad4:	cmp	r0, #0
   55ad8:	bne	55aa0 <fputs@plt+0x4492c>
   55adc:	ldr	r0, [r4, #52]	; 0x34
   55ae0:	bl	1c178 <fputs@plt+0xb004>
   55ae4:	b	55aa0 <fputs@plt+0x4492c>
   55ae8:	strd	r4, [sp, #-16]!
   55aec:	str	r6, [sp, #8]
   55af0:	str	lr, [sp, #12]
   55af4:	mov	r5, r0
   55af8:	mov	r6, r2
   55afc:	mov	r0, r1
   55b00:	bl	544ec <fputs@plt+0x43378>
   55b04:	subs	r4, r0, #0
   55b08:	bne	55b20 <fputs@plt+0x449ac>
   55b0c:	mov	r0, r4
   55b10:	ldrd	r4, [sp]
   55b14:	ldr	r6, [sp, #8]
   55b18:	add	sp, sp, #12
   55b1c:	pop	{pc}		; (ldr pc, [sp], #4)
   55b20:	mov	r0, r5
   55b24:	bl	55a6c <fputs@plt+0x448f8>
   55b28:	mov	r2, r0
   55b2c:	mov	r1, r5
   55b30:	mov	r0, r6
   55b34:	bl	22c70 <fputs@plt+0x11afc>
   55b38:	b	55b0c <fputs@plt+0x44998>
   55b3c:	strd	r4, [sp, #-16]!
   55b40:	str	r6, [sp, #8]
   55b44:	str	lr, [sp, #12]
   55b48:	subs	r4, r0, #0
   55b4c:	beq	55bb8 <fputs@plt+0x44a44>
   55b50:	mov	r0, r4
   55b54:	bl	36190 <fputs@plt+0x2501c>
   55b58:	cmp	r0, #0
   55b5c:	beq	55bd0 <fputs@plt+0x44a5c>
   55b60:	ldrb	r3, [r4, #69]	; 0x45
   55b64:	cmp	r3, #0
   55b68:	ldrne	r5, [pc, #104]	; 55bd8 <fputs@plt+0x44a64>
   55b6c:	bne	55bbc <fputs@plt+0x44a48>
   55b70:	ldr	r0, [r4, #240]	; 0xf0
   55b74:	bl	33aa8 <fputs@plt+0x22934>
   55b78:	subs	r5, r0, #0
   55b7c:	beq	55b8c <fputs@plt+0x44a18>
   55b80:	mov	r0, r4
   55b84:	bl	13f88 <fputs@plt+0x2e14>
   55b88:	b	55bbc <fputs@plt+0x44a48>
   55b8c:	ldr	r5, [r4, #52]	; 0x34
   55b90:	mov	r0, r5
   55b94:	bl	1c178 <fputs@plt+0xb004>
   55b98:	mov	r2, r0
   55b9c:	mov	r1, r5
   55ba0:	mov	r0, r4
   55ba4:	bl	38bd4 <fputs@plt+0x27a60>
   55ba8:	ldr	r0, [r4, #240]	; 0xf0
   55bac:	bl	33aa8 <fputs@plt+0x22934>
   55bb0:	mov	r5, r0
   55bb4:	b	55b80 <fputs@plt+0x44a0c>
   55bb8:	ldr	r5, [pc, #24]	; 55bd8 <fputs@plt+0x44a64>
   55bbc:	mov	r0, r5
   55bc0:	ldrd	r4, [sp]
   55bc4:	ldr	r6, [sp, #8]
   55bc8:	add	sp, sp, #12
   55bcc:	pop	{pc}		; (ldr pc, [sp], #4)
   55bd0:	ldr	r5, [pc, #4]	; 55bdc <fputs@plt+0x44a68>
   55bd4:	b	55bbc <fputs@plt+0x44a48>
   55bd8:	andeq	r8, r8, ip, ror #30
   55bdc:	andeq	r8, r8, r8, lsl #31
   55be0:	str	r4, [sp, #-8]!
   55be4:	str	lr, [sp, #4]
   55be8:	subs	r4, r0, #0
   55bec:	moveq	r0, #7
   55bf0:	beq	55c1c <fputs@plt+0x44aa8>
   55bf4:	mov	r0, r4
   55bf8:	bl	36190 <fputs@plt+0x2501c>
   55bfc:	cmp	r0, #0
   55c00:	beq	55c28 <fputs@plt+0x44ab4>
   55c04:	ldrb	r3, [r4, #69]	; 0x45
   55c08:	cmp	r3, #0
   55c0c:	bne	55c38 <fputs@plt+0x44ac4>
   55c10:	ldr	r0, [r4, #52]	; 0x34
   55c14:	ldr	r3, [r4, #56]	; 0x38
   55c18:	and	r0, r0, r3
   55c1c:	ldr	r4, [sp]
   55c20:	add	sp, sp, #4
   55c24:	pop	{pc}		; (ldr pc, [sp], #4)
   55c28:	movw	r0, #4349	; 0x10fd
   55c2c:	movt	r0, #2
   55c30:	bl	34f90 <fputs@plt+0x23e1c>
   55c34:	b	55c1c <fputs@plt+0x44aa8>
   55c38:	mov	r0, #7
   55c3c:	b	55c1c <fputs@plt+0x44aa8>
   55c40:	str	r4, [sp, #-8]!
   55c44:	str	lr, [sp, #4]
   55c48:	subs	r4, r0, #0
   55c4c:	moveq	r0, #7
   55c50:	beq	55c74 <fputs@plt+0x44b00>
   55c54:	mov	r0, r4
   55c58:	bl	36190 <fputs@plt+0x2501c>
   55c5c:	cmp	r0, #0
   55c60:	beq	55c80 <fputs@plt+0x44b0c>
   55c64:	ldrb	r3, [r4, #69]	; 0x45
   55c68:	cmp	r3, #0
   55c6c:	bne	55c90 <fputs@plt+0x44b1c>
   55c70:	ldr	r0, [r4, #52]	; 0x34
   55c74:	ldr	r4, [sp]
   55c78:	add	sp, sp, #4
   55c7c:	pop	{pc}		; (ldr pc, [sp], #4)
   55c80:	movw	r0, #4358	; 0x1106
   55c84:	movt	r0, #2
   55c88:	bl	34f90 <fputs@plt+0x23e1c>
   55c8c:	b	55c74 <fputs@plt+0x44b00>
   55c90:	mov	r0, #7
   55c94:	b	55c74 <fputs@plt+0x44b00>
   55c98:	cmp	r0, #0
   55c9c:	ldrne	r0, [r0, #60]	; 0x3c
   55ca0:	moveq	r0, #0
   55ca4:	bx	lr
   55ca8:	str	r4, [sp, #-8]!
   55cac:	str	lr, [sp, #4]
   55cb0:	bl	1c178 <fputs@plt+0xb004>
   55cb4:	ldr	r4, [sp]
   55cb8:	add	sp, sp, #4
   55cbc:	pop	{pc}		; (ldr pc, [sp], #4)
   55cc0:	cmp	r1, #11
   55cc4:	bhi	55cf8 <fputs@plt+0x44b84>
   55cc8:	add	r3, r0, r1, lsl #2
   55ccc:	ldr	r0, [r3, #92]	; 0x5c
   55cd0:	cmp	r2, #0
   55cd4:	blt	55cfc <fputs@plt+0x44b88>
   55cd8:	movw	ip, #32968	; 0x80c8
   55cdc:	movt	ip, #8
   55ce0:	add	r1, ip, r1, lsl #2
   55ce4:	ldr	r1, [r1, #3856]	; 0xf10
   55ce8:	cmp	r1, r2
   55cec:	movlt	r2, r1
   55cf0:	str	r2, [r3, #92]	; 0x5c
   55cf4:	bx	lr
   55cf8:	mvn	r0, #0
   55cfc:	bx	lr
   55d00:	str	r4, [sp, #-8]!
   55d04:	str	lr, [sp, #4]
   55d08:	sub	sp, sp, #8
   55d0c:	mov	r4, r0
   55d10:	ldr	ip, [sp, #20]
   55d14:	str	ip, [sp, #4]
   55d18:	ldr	ip, [sp, #16]
   55d1c:	str	ip, [sp]
   55d20:	uxtb	r2, r2
   55d24:	bl	38ee8 <fputs@plt+0x27d74>
   55d28:	mov	r1, r0
   55d2c:	mov	r0, r4
   55d30:	bl	23750 <fputs@plt+0x125dc>
   55d34:	add	sp, sp, #8
   55d38:	ldr	r4, [sp]
   55d3c:	add	sp, sp, #4
   55d40:	pop	{pc}		; (ldr pc, [sp], #4)
   55d44:	push	{lr}		; (str lr, [sp, #-4]!)
   55d48:	sub	sp, sp, #12
   55d4c:	mov	ip, #0
   55d50:	str	ip, [sp, #4]
   55d54:	ldr	ip, [sp, #16]
   55d58:	str	ip, [sp]
   55d5c:	bl	55d00 <fputs@plt+0x44b8c>
   55d60:	add	sp, sp, #12
   55d64:	pop	{pc}		; (ldr pc, [sp], #4)
   55d68:	strd	r4, [sp, #-20]!	; 0xffffffec
   55d6c:	strd	r6, [sp, #8]
   55d70:	str	lr, [sp, #16]
   55d74:	sub	sp, sp, #12
   55d78:	mov	r4, r0
   55d7c:	mov	r6, r2
   55d80:	mov	r7, r3
   55d84:	mov	r3, #2
   55d88:	mvn	r2, #0
   55d8c:	bl	2d880 <fputs@plt+0x1c70c>
   55d90:	subs	r5, r0, #0
   55d94:	moveq	r6, #0
   55d98:	beq	55dd0 <fputs@plt+0x44c5c>
   55d9c:	mov	r3, #0
   55da0:	str	r3, [sp, #4]
   55da4:	ldr	r3, [sp, #32]
   55da8:	str	r3, [sp]
   55dac:	mov	r3, r7
   55db0:	uxtb	r2, r6
   55db4:	mov	r1, r5
   55db8:	mov	r0, r4
   55dbc:	bl	38ee8 <fputs@plt+0x27d74>
   55dc0:	mov	r6, r0
   55dc4:	mov	r1, r5
   55dc8:	mov	r0, r4
   55dcc:	bl	214f4 <fputs@plt+0x10380>
   55dd0:	mov	r1, r6
   55dd4:	mov	r0, r4
   55dd8:	bl	23750 <fputs@plt+0x125dc>
   55ddc:	add	sp, sp, #12
   55de0:	ldrd	r4, [sp]
   55de4:	ldrd	r6, [sp, #8]
   55de8:	add	sp, sp, #16
   55dec:	pop	{pc}		; (ldr pc, [sp], #4)
   55df0:	mov	r3, r0
   55df4:	str	r2, [r0, #228]	; 0xe4
   55df8:	mov	r0, #0
   55dfc:	str	r0, [r3, #232]	; 0xe8
   55e00:	str	r1, [r3, #236]	; 0xec
   55e04:	bx	lr
   55e08:	mov	r3, r0
   55e0c:	mov	r0, #0
   55e10:	str	r0, [r3, #228]	; 0xe4
   55e14:	str	r2, [r3, #232]	; 0xe8
   55e18:	str	r1, [r3, #236]	; 0xec
   55e1c:	bx	lr
   55e20:	mov	r0, #0
   55e24:	bx	lr
   55e28:	ldrb	r0, [r0, #67]	; 0x43
   55e2c:	bx	lr
   55e30:	bx	lr
   55e34:	str	r4, [sp, #-8]!
   55e38:	str	lr, [sp, #4]
   55e3c:	mov	r4, r0
   55e40:	mov	r0, #0
   55e44:	bl	2b79c <fputs@plt+0x1a628>
   55e48:	cmp	r0, #0
   55e4c:	moveq	r0, #0
   55e50:	beq	55e74 <fputs@plt+0x44d00>
   55e54:	mov	r1, #1000	; 0x3e8
   55e58:	mul	r1, r1, r4
   55e5c:	bl	13ae4 <fputs@plt+0x2970>
   55e60:	movw	r3, #19923	; 0x4dd3
   55e64:	movt	r3, #4194	; 0x1062
   55e68:	smull	r2, r3, r3, r0
   55e6c:	asr	r0, r0, #31
   55e70:	rsb	r0, r0, r3, asr #6
   55e74:	ldr	r4, [sp]
   55e78:	add	sp, sp, #4
   55e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   55e80:	cmp	r1, #0
   55e84:	mvnne	r3, #0
   55e88:	moveq	r3, #255	; 0xff
   55e8c:	str	r3, [r0, #56]	; 0x38
   55e90:	mov	r0, #0
   55e94:	bx	lr
   55e98:	strd	r4, [sp, #-16]!
   55e9c:	str	r6, [sp, #8]
   55ea0:	str	lr, [sp, #12]
   55ea4:	mov	r4, r2
   55ea8:	mov	r5, r3
   55eac:	bl	1c26c <fputs@plt+0xb0f8>
   55eb0:	cmp	r0, #0
   55eb4:	moveq	r0, #1
   55eb8:	beq	55f20 <fputs@plt+0x44dac>
   55ebc:	ldr	r3, [r0, #4]
   55ec0:	ldr	r2, [r0]
   55ec4:	str	r2, [r3, #4]
   55ec8:	ldr	r3, [r0, #4]
   55ecc:	ldr	r3, [r3]
   55ed0:	ldr	r0, [r3, #64]	; 0x40
   55ed4:	cmp	r4, #7
   55ed8:	streq	r0, [r5]
   55edc:	moveq	r0, #0
   55ee0:	beq	55f20 <fputs@plt+0x44dac>
   55ee4:	cmp	r4, #27
   55ee8:	beq	55f14 <fputs@plt+0x44da0>
   55eec:	cmp	r4, #28
   55ef0:	beq	55f30 <fputs@plt+0x44dbc>
   55ef4:	ldr	r3, [r0]
   55ef8:	cmp	r3, #0
   55efc:	moveq	r0, #12
   55f00:	beq	55f20 <fputs@plt+0x44dac>
   55f04:	mov	r2, r5
   55f08:	mov	r1, r4
   55f0c:	bl	139d0 <fputs@plt+0x285c>
   55f10:	b	55f20 <fputs@plt+0x44dac>
   55f14:	ldr	r3, [r3]
   55f18:	str	r3, [r5]
   55f1c:	mov	r0, #0
   55f20:	ldrd	r4, [sp]
   55f24:	ldr	r6, [sp, #8]
   55f28:	add	sp, sp, #12
   55f2c:	pop	{pc}		; (ldr pc, [sp], #4)
   55f30:	ldr	r2, [r3, #216]	; 0xd8
   55f34:	cmp	r2, #0
   55f38:	ldrne	r3, [r2, #8]
   55f3c:	ldreq	r3, [r3, #68]	; 0x44
   55f40:	str	r3, [r5]
   55f44:	mov	r0, #0
   55f48:	b	55f20 <fputs@plt+0x44dac>
   55f4c:	push	{r0, r1, r2, r3}
   55f50:	strd	r4, [sp, #-36]!	; 0xffffffdc
   55f54:	strd	r6, [sp, #8]
   55f58:	strd	r8, [sp, #16]
   55f5c:	strd	sl, [sp, #24]
   55f60:	str	lr, [sp, #32]
   55f64:	sub	sp, sp, #20
   55f68:	add	r3, sp, #60	; 0x3c
   55f6c:	str	r3, [sp, #12]
   55f70:	ldr	r3, [sp, #56]	; 0x38
   55f74:	sub	r3, r3, #5
   55f78:	cmp	r3, #20
   55f7c:	ldrls	pc, [pc, r3, lsl #2]
   55f80:	b	5652c <fputs@plt+0x453b8>
   55f84:	andeq	r5, r5, r4, ror #31
   55f88:	andeq	r6, r5, r8, lsr #32
   55f8c:	andeq	r6, r5, r8, asr #32
   55f90:	andeq	r6, r5, ip, asr r0
   55f94:	andeq	r6, r5, r8, lsr #5
   55f98:	ldrdeq	r6, [r5], -r4
   55f9c:	andeq	r6, r5, r0, lsl #6
   55fa0:	andeq	r6, r5, r4, lsr r3
   55fa4:	andeq	r6, r5, r4, asr #6
   55fa8:	andeq	r6, r5, r8, asr r3
   55fac:	muleq	r5, r0, r3
   55fb0:			; <UNDEFINED> instruction: 0x000563b0
   55fb4:	strdeq	r6, [r5], -r4
   55fb8:	andeq	r6, r5, r8, lsr r4
   55fbc:	andeq	r6, r5, ip, lsr #10
   55fc0:	andeq	r6, r5, ip, asr r4
   55fc4:	andeq	r6, r5, ip, lsr #10
   55fc8:	ldrdeq	r5, [r5], -r8
   55fcc:	andeq	r6, r5, r0, lsr #9
   55fd0:	andeq	r6, r5, r0, lsl #9
   55fd4:			; <UNDEFINED> instruction: 0x000564b8
   55fd8:	movw	r4, #57874	; 0xe212
   55fdc:	movt	r4, #1
   55fe0:	b	56000 <fputs@plt+0x44e8c>
   55fe4:	movw	r0, #22488	; 0x57d8
   55fe8:	movt	r0, #10
   55fec:	movw	r2, #259	; 0x103
   55ff0:	add	r1, r0, #356	; 0x164
   55ff4:	add	r0, r0, #628	; 0x274
   55ff8:	bl	10fdc <memcpy@plt>
   55ffc:	mov	r4, #0
   56000:	mov	r0, r4
   56004:	add	sp, sp, #20
   56008:	ldrd	r4, [sp]
   5600c:	ldrd	r6, [sp, #8]
   56010:	ldrd	r8, [sp, #16]
   56014:	ldrd	sl, [sp, #24]
   56018:	ldr	lr, [sp, #32]
   5601c:	add	sp, sp, #36	; 0x24
   56020:	add	sp, sp, #16
   56024:	bx	lr
   56028:	movw	r0, #22488	; 0x57d8
   5602c:	movt	r0, #10
   56030:	movw	r2, #259	; 0x103
   56034:	add	r1, r0, #628	; 0x274
   56038:	add	r0, r0, #356	; 0x164
   5603c:	bl	10fdc <memcpy@plt>
   56040:	mov	r4, #0
   56044:	b	56000 <fputs@plt+0x44e8c>
   56048:	mov	r1, #0
   5604c:	mov	r0, r1
   56050:	bl	45860 <fputs@plt+0x346ec>
   56054:	mov	r4, #0
   56058:	b	56000 <fputs@plt+0x44e8c>
   5605c:	ldr	r3, [sp, #12]
   56060:	add	r2, r3, #4
   56064:	str	r2, [sp, #12]
   56068:	mov	r2, r3
   5606c:	ldr	r8, [r2], #8
   56070:	str	r2, [sp, #12]
   56074:	ldr	r6, [r3, #4]
   56078:	mov	r0, r8
   5607c:	bl	1d460 <fputs@plt+0xc2ec>
   56080:	mov	sl, r0
   56084:	adds	r0, r8, #7
   56088:	addmi	r0, r8, #14
   5608c:	asr	r0, r0, #3
   56090:	add	r0, r0, #1
   56094:	asr	r1, r0, #31
   56098:	bl	1d420 <fputs@plt+0xc2ac>
   5609c:	mov	r9, r0
   560a0:	mov	r0, #512	; 0x200
   560a4:	mov	r1, #0
   560a8:	bl	2bb48 <fputs@plt+0x1a9d4>
   560ac:	clz	r3, r9
   560b0:	lsr	r3, r3, #5
   560b4:	cmp	sl, #0
   560b8:	moveq	r3, #1
   560bc:	mov	r4, r0
   560c0:	str	r0, [sp, #4]
   560c4:	cmp	r0, #0
   560c8:	moveq	r3, #1
   560cc:	cmp	r3, #0
   560d0:	bne	56280 <fputs@plt+0x4510c>
   560d4:	mov	r1, #1
   560d8:	mov	r0, #0
   560dc:	bl	22cb4 <fputs@plt+0x11b40>
   560e0:	mov	r2, r4
   560e4:	mov	r1, #1
   560e8:	mov	r0, #0
   560ec:	bl	1d9e4 <fputs@plt+0xc870>
   560f0:	mov	r7, #0
   560f4:	mov	fp, #1
   560f8:	b	56138 <fputs@plt+0x44fc4>
   560fc:	add	r1, sp, #8
   56100:	mov	r0, #4
   56104:	bl	45860 <fputs@plt+0x346ec>
   56108:	mov	r2, #2
   5610c:	b	56184 <fputs@plt+0x45010>
   56110:	add	r3, r3, #1
   56114:	and	r1, r3, #7
   56118:	ldrb	r2, [r9, r3, asr #3]
   5611c:	bic	r2, r2, fp, lsl r1
   56120:	strb	r2, [r9, r3, asr #3]
   56124:	ldr	r2, [sp, #4]
   56128:	ldr	r1, [sp, #8]
   5612c:	add	r1, r1, #1
   56130:	mov	r0, sl
   56134:	bl	1d9e4 <fputs@plt+0xc870>
   56138:	lsl	r5, r7, #2
   5613c:	ldr	r4, [r6, r7, lsl #2]
   56140:	cmp	r4, #0
   56144:	beq	561f8 <fputs@plt+0x45084>
   56148:	cmp	r4, #0
   5614c:	ble	560fc <fputs@plt+0x44f88>
   56150:	cmp	r4, #2
   56154:	ble	56160 <fputs@plt+0x44fec>
   56158:	cmp	r4, #5
   5615c:	bne	560fc <fputs@plt+0x44f88>
   56160:	add	r2, r5, #8
   56164:	ldr	r1, [r6, r2]
   56168:	sub	r3, r1, #1
   5616c:	str	r3, [sp, #8]
   56170:	add	r3, r6, r5
   56174:	ldr	r3, [r3, #12]
   56178:	add	r3, r3, r1
   5617c:	str	r3, [r6, r2]
   56180:	mov	r2, #4
   56184:	add	r5, r5, #4
   56188:	ldr	r3, [r6, r5]
   5618c:	sub	r3, r3, #1
   56190:	str	r3, [r6, r5]
   56194:	cmp	r3, #0
   56198:	movgt	r2, #0
   5619c:	add	r7, r7, r2
   561a0:	ldr	r3, [sp, #8]
   561a4:	bic	r2, r3, #-2147483648	; 0x80000000
   561a8:	sdiv	r3, r2, r8
   561ac:	mls	r3, r8, r3, r2
   561b0:	str	r3, [sp, #8]
   561b4:	tst	r4, #1
   561b8:	beq	56110 <fputs@plt+0x44f9c>
   561bc:	add	r3, r3, #1
   561c0:	and	r1, r3, #7
   561c4:	ldrb	r2, [r9, r3, asr #3]
   561c8:	orr	r2, r2, fp, lsl r1
   561cc:	strb	r2, [r9, r3, asr #3]
   561d0:	cmp	r4, #5
   561d4:	beq	56138 <fputs@plt+0x44fc4>
   561d8:	ldr	r1, [sp, #8]
   561dc:	add	r1, r1, #1
   561e0:	mov	r0, sl
   561e4:	bl	22cb4 <fputs@plt+0x11b40>
   561e8:	cmp	r0, #0
   561ec:	beq	56138 <fputs@plt+0x44fc4>
   561f0:	mvn	r4, #0
   561f4:	b	5628c <fputs@plt+0x45118>
   561f8:	mov	r1, #0
   561fc:	mov	r0, r1
   56200:	bl	15f30 <fputs@plt+0x4dbc>
   56204:	mov	r5, r0
   56208:	add	r1, r8, #1
   5620c:	mov	r0, sl
   56210:	bl	15f30 <fputs@plt+0x4dbc>
   56214:	add	r5, r5, r0
   56218:	mov	r1, #0
   5621c:	mov	r0, sl
   56220:	bl	15f30 <fputs@plt+0x4dbc>
   56224:	ldr	r4, [sl]
   56228:	sub	r4, r4, r8
   5622c:	add	r0, r5, r0
   56230:	add	r4, r4, r0
   56234:	mov	r3, #1
   56238:	str	r3, [sp, #8]
   5623c:	cmp	r8, #0
   56240:	ble	5628c <fputs@plt+0x45118>
   56244:	mov	r5, r3
   56248:	mov	r1, r5
   5624c:	mov	r0, sl
   56250:	bl	15f30 <fputs@plt+0x4dbc>
   56254:	ldrb	r3, [r9, r5, asr #3]
   56258:	and	r2, r5, #7
   5625c:	asr	r3, r3, r2
   56260:	and	r3, r3, #1
   56264:	cmp	r3, r0
   56268:	bne	56288 <fputs@plt+0x45114>
   5626c:	add	r5, r5, #1
   56270:	str	r5, [sp, #8]
   56274:	cmp	r8, r5
   56278:	bge	56248 <fputs@plt+0x450d4>
   5627c:	b	5628c <fputs@plt+0x45118>
   56280:	mvn	r4, #0
   56284:	b	5628c <fputs@plt+0x45118>
   56288:	mov	r4, r5
   5628c:	ldr	r0, [sp, #4]
   56290:	bl	2143c <fputs@plt+0x102c8>
   56294:	mov	r0, r9
   56298:	bl	2143c <fputs@plt+0x102c8>
   5629c:	mov	r0, sl
   562a0:	bl	23a1c <fputs@plt+0x128a8>
   562a4:	b	56000 <fputs@plt+0x44e8c>
   562a8:	ldr	r2, [sp, #12]
   562ac:	add	r3, r2, #4
   562b0:	str	r3, [sp, #12]
   562b4:	movw	r3, #4408	; 0x1138
   562b8:	movt	r3, #10
   562bc:	ldr	r2, [r2]
   562c0:	str	r2, [r3, #264]	; 0x108
   562c4:	mov	r0, #0
   562c8:	bl	140dc <fputs@plt+0x2f68>
   562cc:	mov	r4, r0
   562d0:	b	56000 <fputs@plt+0x44e8c>
   562d4:	ldr	r2, [sp, #12]
   562d8:	add	r3, r2, #4
   562dc:	str	r3, [sp, #12]
   562e0:	ldr	r1, [r2, #4]
   562e4:	movw	r3, #22488	; 0x57d8
   562e8:	movt	r3, #10
   562ec:	ldr	r2, [r2]
   562f0:	str	r2, [r3, #84]	; 0x54
   562f4:	str	r1, [r3, #88]	; 0x58
   562f8:	mov	r4, #0
   562fc:	b	56000 <fputs@plt+0x44e8c>
   56300:	movw	r3, #4408	; 0x1138
   56304:	movt	r3, #10
   56308:	ldr	r4, [r3, #608]	; 0x260
   5630c:	ldr	r3, [sp, #12]
   56310:	add	r2, r3, #4
   56314:	str	r2, [sp, #12]
   56318:	ldr	r3, [r3]
   5631c:	cmp	r3, #0
   56320:	beq	56000 <fputs@plt+0x44e8c>
   56324:	movw	r2, #4408	; 0x1138
   56328:	movt	r2, #10
   5632c:	str	r3, [r2, #608]	; 0x260
   56330:	b	56000 <fputs@plt+0x44e8c>
   56334:	mov	r3, #0
   56338:	str	r3, [sp, #8]
   5633c:	ldr	r4, [sp, #8]
   56340:	b	56000 <fputs@plt+0x44e8c>
   56344:	ldr	r3, [sp, #12]
   56348:	add	r2, r3, #4
   5634c:	str	r2, [sp, #12]
   56350:	ldr	r4, [r3]
   56354:	b	56000 <fputs@plt+0x44e8c>
   56358:	ldr	r2, [sp, #12]
   5635c:	add	r3, r2, #4
   56360:	str	r3, [sp, #12]
   56364:	mov	r3, r2
   56368:	ldr	r1, [r3], #8
   5636c:	str	r3, [sp, #12]
   56370:	ldr	r0, [r1, #16]
   56374:	mov	r3, #0
   56378:	ldr	r2, [r2, #4]
   5637c:	mov	r1, r3
   56380:	ldr	r0, [r0, #4]
   56384:	bl	240d4 <fputs@plt+0x12f60>
   56388:	mov	r4, #0
   5638c:	b	56000 <fputs@plt+0x44e8c>
   56390:	ldr	r3, [sp, #12]
   56394:	add	r2, r3, #4
   56398:	str	r2, [sp, #12]
   5639c:	ldr	r2, [r3]
   563a0:	ldr	r3, [r3, #4]
   563a4:	strh	r3, [r2, #64]	; 0x40
   563a8:	mov	r4, #0
   563ac:	b	56000 <fputs@plt+0x44e8c>
   563b0:	ldr	r3, [sp, #12]
   563b4:	add	r2, r3, #4
   563b8:	str	r2, [sp, #12]
   563bc:	ldr	r4, [r3]
   563c0:	mov	r0, r4
   563c4:	bl	1c2f8 <fputs@plt+0xb184>
   563c8:	mov	r3, #27
   563cc:	str	r3, [sp, #8]
   563d0:	add	r2, sp, #8
   563d4:	mov	r1, r0
   563d8:	mov	r0, r4
   563dc:	bl	1b49c <fputs@plt+0xa328>
   563e0:	ldr	r3, [sp, #8]
   563e4:	cmp	r3, #27
   563e8:	movne	r4, #124	; 0x7c
   563ec:	moveq	r4, #0
   563f0:	b	56000 <fputs@plt+0x44e8c>
   563f4:	ldr	r3, [sp, #12]
   563f8:	add	r2, r3, #4
   563fc:	str	r2, [sp, #12]
   56400:	ldr	r0, [r3]
   56404:	ldr	r5, [r3, #4]
   56408:	add	r2, r3, #12
   5640c:	str	r2, [sp, #12]
   56410:	ldr	r4, [r3, #8]
   56414:	cmp	r0, #0
   56418:	bne	5642c <fputs@plt+0x452b8>
   5641c:	mov	r0, r4
   56420:	bl	27cfc <fputs@plt+0x16b88>
   56424:	mov	r4, #0
   56428:	b	56000 <fputs@plt+0x44e8c>
   5642c:	bl	210cc <fputs@plt+0xff58>
   56430:	str	r0, [r5]
   56434:	b	5641c <fputs@plt+0x452a8>
   56438:	ldr	r2, [sp, #12]
   5643c:	add	r3, r2, #4
   56440:	str	r3, [sp, #12]
   56444:	movw	r3, #4408	; 0x1138
   56448:	movt	r3, #10
   5644c:	ldr	r2, [r2]
   56450:	str	r2, [r3, #268]	; 0x10c
   56454:	mov	r4, #0
   56458:	b	56000 <fputs@plt+0x44e8c>
   5645c:	ldr	r2, [sp, #12]
   56460:	add	r3, r2, #4
   56464:	str	r3, [sp, #12]
   56468:	movw	r3, #4408	; 0x1138
   5646c:	movt	r3, #10
   56470:	ldr	r2, [r2]
   56474:	str	r2, [r3, #24]
   56478:	mov	r4, #0
   5647c:	b	56000 <fputs@plt+0x44e8c>
   56480:	ldr	r3, [sp, #12]
   56484:	add	r2, r3, #4
   56488:	str	r2, [sp, #12]
   5648c:	ldr	r2, [r3]
   56490:	ldr	r3, [r3, #4]
   56494:	str	r3, [r2, #140]	; 0x8c
   56498:	mov	r4, #0
   5649c:	b	56000 <fputs@plt+0x44e8c>
   564a0:	movw	r3, #4408	; 0x1138
   564a4:	movt	r3, #10
   564a8:	ldr	r4, [r3, #228]	; 0xe4
   564ac:	clz	r4, r4
   564b0:	lsr	r4, r4, #5
   564b4:	b	56000 <fputs@plt+0x44e8c>
   564b8:	ldr	r4, [sp, #12]
   564bc:	add	r3, r4, #4
   564c0:	str	r3, [sp, #12]
   564c4:	mov	r3, r4
   564c8:	ldr	r5, [r3], #8
   564cc:	str	r3, [sp, #12]
   564d0:	ldr	r1, [r4, #4]
   564d4:	mov	r0, r5
   564d8:	bl	1917c <fputs@plt+0x8008>
   564dc:	strb	r0, [r5, #148]	; 0x94
   564e0:	ldrb	r2, [r4, #8]
   564e4:	strb	r2, [r5, #151]	; 0x97
   564e8:	strb	r2, [r5, #149]	; 0x95
   564ec:	add	r3, r4, #16
   564f0:	str	r3, [sp, #12]
   564f4:	ldr	r3, [r4, #12]
   564f8:	str	r3, [r5, #144]	; 0x90
   564fc:	cmp	r3, #0
   56500:	movle	r3, #0
   56504:	movgt	r3, #1
   56508:	cmp	r2, #0
   5650c:	movne	r3, #0
   56510:	cmp	r3, #0
   56514:	moveq	r4, #0
   56518:	beq	56000 <fputs@plt+0x44e8c>
   5651c:	mov	r0, r5
   56520:	bl	26eac <fputs@plt+0x15d38>
   56524:	mov	r4, #0
   56528:	b	56000 <fputs@plt+0x44e8c>
   5652c:	mov	r4, #0
   56530:	b	56000 <fputs@plt+0x44e8c>
   56534:	strd	r4, [sp, #-24]!	; 0xffffffe8
   56538:	strd	r6, [sp, #8]
   5653c:	str	r8, [sp, #16]
   56540:	str	lr, [sp, #20]
   56544:	cmp	r1, #0
   56548:	cmpne	r0, #0
   5654c:	moveq	r4, #0
   56550:	beq	565bc <fputs@plt+0x45448>
   56554:	mov	r4, r0
   56558:	mov	r7, r1
   5655c:	bl	1c2f8 <fputs@plt+0xb184>
   56560:	add	r0, r0, #1
   56564:	add	r5, r4, r0
   56568:	ldrb	r3, [r4, r0]
   5656c:	cmp	r3, #0
   56570:	beq	565d4 <fputs@plt+0x45460>
   56574:	mov	r1, r7
   56578:	mov	r0, r5
   5657c:	bl	11150 <strcmp@plt>
   56580:	mov	r6, r0
   56584:	mov	r0, r5
   56588:	bl	1c2f8 <fputs@plt+0xb184>
   5658c:	add	r0, r0, #1
   56590:	add	r4, r5, r0
   56594:	cmp	r6, #0
   56598:	beq	565bc <fputs@plt+0x45448>
   5659c:	mov	r0, r4
   565a0:	bl	1c2f8 <fputs@plt+0xb184>
   565a4:	add	r0, r0, #1
   565a8:	add	r5, r4, r0
   565ac:	ldrb	r3, [r4, r0]
   565b0:	cmp	r3, #0
   565b4:	bne	56574 <fputs@plt+0x45400>
   565b8:	mov	r4, #0
   565bc:	mov	r0, r4
   565c0:	ldrd	r4, [sp]
   565c4:	ldrd	r6, [sp, #8]
   565c8:	ldr	r8, [sp, #16]
   565cc:	add	sp, sp, #20
   565d0:	pop	{pc}		; (ldr pc, [sp], #4)
   565d4:	mov	r4, #0
   565d8:	b	565bc <fputs@plt+0x45448>
   565dc:	str	r4, [sp, #-8]!
   565e0:	str	lr, [sp, #4]
   565e4:	mov	r4, r2
   565e8:	bl	56534 <fputs@plt+0x453c0>
   565ec:	adds	r1, r4, #0
   565f0:	movne	r1, #1
   565f4:	cmp	r0, #0
   565f8:	moveq	r0, r1
   565fc:	beq	56604 <fputs@plt+0x45490>
   56600:	bl	29a38 <fputs@plt+0x188c4>
   56604:	ldr	r4, [sp]
   56608:	add	sp, sp, #4
   5660c:	pop	{pc}		; (ldr pc, [sp], #4)
   56610:	strd	r4, [sp, #-36]!	; 0xffffffdc
   56614:	strd	r6, [sp, #8]
   56618:	strd	r8, [sp, #16]
   5661c:	strd	sl, [sp, #24]
   56620:	str	lr, [sp, #32]
   56624:	sub	sp, sp, #1168	; 0x490
   56628:	sub	sp, sp, #4
   5662c:	mov	fp, r0
   56630:	str	r1, [sp, #4]
   56634:	mov	r4, r2
   56638:	mov	r5, r3
   5663c:	bic	r7, r3, #255	; 0xff
   56640:	and	r3, r3, #16
   56644:	str	r3, [sp, #16]
   56648:	and	r6, r5, #8
   5664c:	and	r3, r5, #1
   56650:	str	r3, [sp, #20]
   56654:	and	r3, r5, #2
   56658:	str	r3, [sp, #12]
   5665c:	ands	sl, r5, #4
   56660:	streq	sl, [sp, #24]
   56664:	beq	56684 <fputs@plt+0x45510>
   56668:	cmp	r7, #2048	; 0x800
   5666c:	cmpne	r7, #16384	; 0x4000
   56670:	moveq	r3, #1
   56674:	movne	r3, #0
   56678:	cmp	r7, #524288	; 0x80000
   5667c:	orreq	r3, r3, #1
   56680:	str	r3, [sp, #24]
   56684:	bl	110c0 <getpid@plt>
   56688:	movw	r3, #22488	; 0x57d8
   5668c:	movt	r3, #10
   56690:	ldr	r3, [r3, #348]	; 0x15c
   56694:	cmp	r0, r3
   56698:	bne	5678c <fputs@plt+0x45618>
   5669c:	mov	r2, #80	; 0x50
   566a0:	mov	r1, #0
   566a4:	mov	r0, r4
   566a8:	bl	10f40 <memset@plt>
   566ac:	cmp	r7, #256	; 0x100
   566b0:	beq	567ac <fputs@plt+0x45638>
   566b4:	ldr	r3, [sp, #4]
   566b8:	cmp	r3, #0
   566bc:	beq	56888 <fputs@plt+0x45714>
   566c0:	ldr	r3, [sp, #4]
   566c4:	str	r3, [sp, #8]
   566c8:	mvn	r8, #0
   566cc:	ldr	r9, [sp, #12]
   566d0:	cmp	sl, #0
   566d4:	orrne	r9, r9, #64	; 0x40
   566d8:	ldr	r3, [sp, #16]
   566dc:	cmp	r3, #0
   566e0:	orrne	r9, r9, #32768	; 0x8000
   566e4:	orrne	r9, r9, #128	; 0x80
   566e8:	cmp	r8, #0
   566ec:	blt	568ac <fputs@plt+0x45738>
   566f0:	ldr	r3, [sp, #1208]	; 0x4b8
   566f4:	cmp	r3, #0
   566f8:	strne	r5, [r3]
   566fc:	ldr	r3, [r4, #28]
   56700:	cmp	r3, #0
   56704:	beq	56714 <fputs@plt+0x455a0>
   56708:	str	r8, [r3]
   5670c:	ldr	r3, [r4, #28]
   56710:	str	r5, [r3, #4]
   56714:	cmp	r6, #0
   56718:	beq	56734 <fputs@plt+0x455c0>
   5671c:	movw	r3, #4408	; 0x1138
   56720:	movt	r3, #10
   56724:	ldr	r3, [r3, #468]	; 0x1d4
   56728:	ldr	r0, [sp, #8]
   5672c:	blx	r3
   56730:	mov	r6, #32
   56734:	ldr	r3, [sp, #20]
   56738:	cmp	r3, #0
   5673c:	orrne	r6, r6, #2
   56740:	cmp	r7, #256	; 0x100
   56744:	orrne	r6, r6, #128	; 0x80
   56748:	ldr	r3, [sp, #24]
   5674c:	cmp	r3, #0
   56750:	orrne	r6, r6, #8
   56754:	tst	r5, #64	; 0x40
   56758:	beq	56a5c <fputs@plt+0x458e8>
   5675c:	orr	r6, r6, #64	; 0x40
   56760:	str	r8, [r4, #12]
   56764:	str	fp, [r4, #4]
   56768:	ldr	r0, [sp, #4]
   5676c:	str	r0, [r4, #32]
   56770:	uxtb	r3, r6
   56774:	strh	r3, [r4, #18]
   56778:	movw	r3, #4408	; 0x1138
   5677c:	movt	r3, #10
   56780:	ldrd	r2, [r3, #176]	; 0xb0
   56784:	strd	r2, [r4, #64]	; 0x40
   56788:	b	56a88 <fputs@plt+0x45914>
   5678c:	bl	110c0 <getpid@plt>
   56790:	movw	r3, #22488	; 0x57d8
   56794:	movt	r3, #10
   56798:	str	r0, [r3, #348]	; 0x15c
   5679c:	mov	r1, #0
   567a0:	mov	r0, r1
   567a4:	bl	45860 <fputs@plt+0x346ec>
   567a8:	b	5669c <fputs@plt+0x45528>
   567ac:	movw	r3, #4408	; 0x1138
   567b0:	movt	r3, #10
   567b4:	ldr	r3, [r3, #324]	; 0x144
   567b8:	add	r1, sp, #136	; 0x88
   567bc:	ldr	r0, [sp, #4]
   567c0:	blx	r3
   567c4:	cmp	r0, #0
   567c8:	bne	56cdc <fputs@plt+0x45b68>
   567cc:	movw	r3, #22488	; 0x57d8
   567d0:	movt	r3, #10
   567d4:	ldr	r1, [r3, #352]	; 0x160
   567d8:	cmp	r1, #0
   567dc:	beq	56cdc <fputs@plt+0x45b68>
   567e0:	ldrd	r8, [sp, #136]	; 0x88
   567e4:	ldrd	r2, [sp, #232]	; 0xe8
   567e8:	mov	r0, r4
   567ec:	mov	ip, r5
   567f0:	b	56800 <fputs@plt+0x4568c>
   567f4:	ldr	r1, [r1, #40]	; 0x28
   567f8:	cmp	r1, #0
   567fc:	beq	56cd4 <fputs@plt+0x45b60>
   56800:	ldrd	r4, [r1]
   56804:	cmp	r5, r9
   56808:	cmpeq	r4, r8
   5680c:	bne	567f4 <fputs@plt+0x45680>
   56810:	ldrd	r4, [r1, #8]
   56814:	cmp	r5, r3
   56818:	cmpeq	r4, r2
   5681c:	bne	567f4 <fputs@plt+0x45680>
   56820:	mov	r4, r0
   56824:	mov	r5, ip
   56828:	ldr	r3, [r1, #36]	; 0x24
   5682c:	cmp	r3, #0
   56830:	beq	56cdc <fputs@plt+0x45b68>
   56834:	ldr	r2, [r3, #4]
   56838:	cmp	r2, r5
   5683c:	bne	56850 <fputs@plt+0x456dc>
   56840:	add	r1, r1, #36	; 0x24
   56844:	mov	r0, r3
   56848:	b	5686c <fputs@plt+0x456f8>
   5684c:	mov	r3, r0
   56850:	ldr	r0, [r3, #8]
   56854:	cmp	r0, #0
   56858:	beq	56cdc <fputs@plt+0x45b68>
   5685c:	ldr	r2, [r0, #4]
   56860:	cmp	r5, r2
   56864:	bne	5684c <fputs@plt+0x456d8>
   56868:	add	r1, r3, #8
   5686c:	ldr	r3, [r0, #8]
   56870:	str	r3, [r1]
   56874:	ldr	r8, [r0]
   56878:	str	r0, [r4, #28]
   5687c:	ldr	r3, [sp, #4]
   56880:	str	r3, [sp, #8]
   56884:	b	566cc <fputs@plt+0x45558>
   56888:	add	r1, sp, #652	; 0x28c
   5688c:	ldr	r0, [fp, #8]
   56890:	bl	459fc <fputs@plt+0x34888>
   56894:	subs	r9, r0, #0
   56898:	bne	569e4 <fputs@plt+0x45870>
   5689c:	add	r3, sp, #652	; 0x28c
   568a0:	str	r3, [sp, #8]
   568a4:	mvn	r8, #0
   568a8:	b	566cc <fputs@plt+0x45558>
   568ac:	mov	r3, #2048	; 0x800
   568b0:	movt	r3, #8
   568b4:	tst	r5, r3
   568b8:	beq	56978 <fputs@plt+0x45804>
   568bc:	ldr	sl, [sp, #8]
   568c0:	mov	r0, sl
   568c4:	bl	1c2f8 <fputs@plt+0xb184>
   568c8:	sub	r8, r0, #1
   568cc:	mov	r2, r8
   568d0:	ldrb	r3, [sl, r8]
   568d4:	cmp	r3, #45	; 0x2d
   568d8:	beq	568f4 <fputs@plt+0x45780>
   568dc:	add	r0, sl, r8
   568e0:	sub	r8, r8, #1
   568e4:	mov	r2, r8
   568e8:	ldrb	r3, [r0, #-1]!
   568ec:	cmp	r3, #45	; 0x2d
   568f0:	bne	568e0 <fputs@plt+0x4576c>
   568f4:	ldr	r1, [sp, #8]
   568f8:	add	r0, sp, #136	; 0x88
   568fc:	bl	10fdc <memcpy@plt>
   56900:	add	r3, sp, #1168	; 0x490
   56904:	add	r8, r3, r8
   56908:	mov	r3, #0
   5690c:	strb	r3, [r8, #-1032]	; 0xfffffbf8
   56910:	movw	r3, #4408	; 0x1138
   56914:	movt	r3, #10
   56918:	ldr	r3, [r3, #324]	; 0x144
   5691c:	add	r1, sp, #32
   56920:	add	r0, sp, #136	; 0x88
   56924:	blx	r3
   56928:	cmp	r0, #0
   5692c:	movwne	r9, #1802	; 0x70a
   56930:	bne	569e4 <fputs@plt+0x45870>
   56934:	ldr	sl, [sp, #48]	; 0x30
   56938:	ubfx	sl, sl, #0, #9
   5693c:	ldr	r3, [sp, #56]	; 0x38
   56940:	str	r3, [sp, #16]
   56944:	ldr	r3, [sp, #60]	; 0x3c
   56948:	str	r3, [sp, #28]
   5694c:	mov	r2, sl
   56950:	orr	r1, r9, #131072	; 0x20000
   56954:	ldr	r0, [sp, #8]
   56958:	bl	352d0 <fputs@plt+0x2415c>
   5695c:	subs	r8, r0, #0
   56960:	blt	569a8 <fputs@plt+0x45834>
   56964:	ldr	r2, [sp, #28]
   56968:	ldr	r1, [sp, #16]
   5696c:	mov	r0, r8
   56970:	bl	15a38 <fputs@plt+0x48c4>
   56974:	b	566f0 <fputs@plt+0x4557c>
   56978:	cmp	r6, #0
   5697c:	moveq	sl, #0
   56980:	movne	sl, #384	; 0x180
   56984:	mov	r2, sl
   56988:	orr	r1, r9, #131072	; 0x20000
   5698c:	ldr	r0, [sp, #8]
   56990:	bl	352d0 <fputs@plt+0x2415c>
   56994:	subs	r8, r0, #0
   56998:	bge	566f0 <fputs@plt+0x4557c>
   5699c:	mov	r3, #0
   569a0:	str	r3, [sp, #28]
   569a4:	str	r3, [sp, #16]
   569a8:	bl	11168 <__errno_location@plt>
   569ac:	ldr	r3, [r0]
   569b0:	ldr	r2, [sp, #12]
   569b4:	cmp	r3, #21
   569b8:	cmpne	r2, #0
   569bc:	bne	56a08 <fputs@plt+0x45894>
   569c0:	movw	r0, #33278	; 0x81fe
   569c4:	bl	3868c <fputs@plt+0x27518>
   569c8:	movw	r3, #33278	; 0x81fe
   569cc:	ldr	r2, [sp, #8]
   569d0:	movw	r1, #53200	; 0xcfd0
   569d4:	movt	r1, #8
   569d8:	bl	3540c <fputs@plt+0x24298>
   569dc:	subs	r9, r0, #0
   569e0:	bne	56d10 <fputs@plt+0x45b9c>
   569e4:	mov	r0, r9
   569e8:	add	sp, sp, #1168	; 0x490
   569ec:	add	sp, sp, #4
   569f0:	ldrd	r4, [sp]
   569f4:	ldrd	r6, [sp, #8]
   569f8:	ldrd	r8, [sp, #16]
   569fc:	ldrd	sl, [sp, #24]
   56a00:	add	sp, sp, #32
   56a04:	pop	{pc}		; (ldr pc, [sp], #4)
   56a08:	bic	r3, r5, #6
   56a0c:	bic	r1, r9, #66	; 0x42
   56a10:	orr	r9, r3, #1
   56a14:	mov	r2, sl
   56a18:	orr	r1, r1, #131072	; 0x20000
   56a1c:	ldr	r0, [sp, #8]
   56a20:	bl	352d0 <fputs@plt+0x2415c>
   56a24:	subs	r8, r0, #0
   56a28:	blt	569c0 <fputs@plt+0x4584c>
   56a2c:	mov	r3, #2048	; 0x800
   56a30:	movt	r3, #8
   56a34:	tst	r5, r3
   56a38:	beq	56a4c <fputs@plt+0x458d8>
   56a3c:	mov	r5, r9
   56a40:	mov	r3, #1
   56a44:	str	r3, [sp, #20]
   56a48:	b	56964 <fputs@plt+0x457f0>
   56a4c:	mov	r5, r9
   56a50:	mov	r3, #1
   56a54:	str	r3, [sp, #20]
   56a58:	b	566f0 <fputs@plt+0x4557c>
   56a5c:	str	r8, [r4, #12]
   56a60:	str	fp, [r4, #4]
   56a64:	ldr	r3, [sp, #4]
   56a68:	str	r3, [r4, #32]
   56a6c:	uxtb	r3, r6
   56a70:	strh	r3, [r4, #18]
   56a74:	movw	r3, #4408	; 0x1138
   56a78:	movt	r3, #10
   56a7c:	ldrd	r2, [r3, #176]	; 0xb0
   56a80:	strd	r2, [r4, #64]	; 0x40
   56a84:	mov	r0, #0
   56a88:	mov	r2, #1
   56a8c:	movw	r1, #53208	; 0xcfd8
   56a90:	movt	r1, #8
   56a94:	bl	565dc <fputs@plt+0x45468>
   56a98:	cmp	r0, #0
   56a9c:	beq	56aac <fputs@plt+0x45938>
   56aa0:	ldrh	r3, [r4, #18]
   56aa4:	orr	r3, r3, #16
   56aa8:	strh	r3, [r4, #18]
   56aac:	movw	r1, #53216	; 0xcfe0
   56ab0:	movt	r1, #8
   56ab4:	ldr	r0, [fp, #16]
   56ab8:	bl	11150 <strcmp@plt>
   56abc:	cmp	r0, #0
   56ac0:	bne	56ad0 <fputs@plt+0x4595c>
   56ac4:	ldrh	r3, [r4, #18]
   56ac8:	orr	r3, r3, #1
   56acc:	strh	r3, [r4, #18]
   56ad0:	tst	r6, #128	; 0x80
   56ad4:	bne	56cac <fputs@plt+0x45b38>
   56ad8:	ldr	r3, [fp, #20]
   56adc:	ldr	r3, [r3]
   56ae0:	mov	r1, r4
   56ae4:	ldr	r0, [sp, #4]
   56ae8:	blx	r3
   56aec:	mov	r6, r0
   56af0:	ldr	r3, [pc, #548]	; 56d1c <fputs@plt+0x45ba8>
   56af4:	cmp	r0, r3
   56af8:	beq	56b54 <fputs@plt+0x459e0>
   56afc:	ldr	r3, [pc, #540]	; 56d20 <fputs@plt+0x45bac>
   56b00:	cmp	r0, r3
   56b04:	bne	56cb0 <fputs@plt+0x45b3c>
   56b08:	ldr	r9, [sp, #4]
   56b0c:	mov	r0, r9
   56b10:	bl	10fb8 <strlen@plt>
   56b14:	add	r7, r0, #6
   56b18:	mov	r0, r7
   56b1c:	asr	r1, r7, #31
   56b20:	bl	2bb48 <fputs@plt+0x1a9d4>
   56b24:	subs	r5, r0, #0
   56b28:	beq	56cf8 <fputs@plt+0x45b84>
   56b2c:	mov	r3, r9
   56b30:	movw	r2, #53228	; 0xcfec
   56b34:	movt	r2, #8
   56b38:	mov	r1, r5
   56b3c:	mov	r0, r7
   56b40:	bl	319a0 <fputs@plt+0x2082c>
   56b44:	str	r5, [r4, #24]
   56b48:	mov	r3, #0
   56b4c:	str	r3, [r4, #20]
   56b50:	b	56cb8 <fputs@plt+0x45b44>
   56b54:	movw	r3, #4408	; 0x1138
   56b58:	movt	r3, #10
   56b5c:	ldr	r3, [r3, #336]	; 0x150
   56b60:	add	r1, sp, #136	; 0x88
   56b64:	ldr	r0, [r4, #12]
   56b68:	blx	r3
   56b6c:	cmp	r0, #0
   56b70:	bne	56c44 <fputs@plt+0x45ad0>
   56b74:	ldrd	r2, [sp, #136]	; 0x88
   56b78:	strd	r2, [sp, #32]
   56b7c:	ldrd	r2, [sp, #232]	; 0xe8
   56b80:	strd	r2, [sp, #40]	; 0x28
   56b84:	movw	r3, #22488	; 0x57d8
   56b88:	movt	r3, #10
   56b8c:	ldr	r5, [r3, #352]	; 0x160
   56b90:	cmp	r5, #0
   56b94:	beq	56bc0 <fputs@plt+0x45a4c>
   56b98:	mov	r7, #16
   56b9c:	mov	r2, r7
   56ba0:	mov	r1, r5
   56ba4:	add	r0, sp, #32
   56ba8:	bl	10ea4 <memcmp@plt>
   56bac:	cmp	r0, #0
   56bb0:	beq	56c70 <fputs@plt+0x45afc>
   56bb4:	ldr	r5, [r5, #40]	; 0x28
   56bb8:	cmp	r5, #0
   56bbc:	bne	56b9c <fputs@plt+0x45a28>
   56bc0:	mov	r0, #48	; 0x30
   56bc4:	mov	r1, #0
   56bc8:	bl	2bb48 <fputs@plt+0x1a9d4>
   56bcc:	subs	r5, r0, #0
   56bd0:	beq	56ccc <fputs@plt+0x45b58>
   56bd4:	mov	r3, #0
   56bd8:	str	r3, [r5, #16]
   56bdc:	str	r3, [r5, #20]
   56be0:	str	r3, [r5, #24]
   56be4:	str	r3, [r5, #28]
   56be8:	str	r3, [r5, #32]
   56bec:	str	r3, [r5, #36]	; 0x24
   56bf0:	ldr	r2, [sp, #36]	; 0x24
   56bf4:	ldr	r1, [sp, #32]
   56bf8:	str	r1, [r5]
   56bfc:	str	r2, [r5, #4]
   56c00:	ldr	r2, [sp, #44]	; 0x2c
   56c04:	ldr	r1, [sp, #40]	; 0x28
   56c08:	str	r1, [r5, #8]
   56c0c:	str	r2, [r5, #12]
   56c10:	mov	r2, #1
   56c14:	str	r2, [r5, #24]
   56c18:	movw	r2, #22488	; 0x57d8
   56c1c:	movt	r2, #10
   56c20:	ldr	r2, [r2, #352]	; 0x160
   56c24:	str	r2, [r5, #40]	; 0x28
   56c28:	str	r3, [r5, #44]	; 0x2c
   56c2c:	cmp	r2, r3
   56c30:	strne	r5, [r2, #44]	; 0x2c
   56c34:	movw	r3, #22488	; 0x57d8
   56c38:	movt	r3, #10
   56c3c:	str	r5, [r3, #352]	; 0x160
   56c40:	b	56c84 <fputs@plt+0x45b10>
   56c44:	bl	11168 <__errno_location@plt>
   56c48:	ldr	r3, [r0]
   56c4c:	str	r3, [r4, #20]
   56c50:	mov	r9, #10
   56c54:	movw	r2, #32813	; 0x802d
   56c58:	mov	r1, r8
   56c5c:	mov	r0, r4
   56c60:	bl	35714 <fputs@plt+0x245a0>
   56c64:	mov	r3, #0
   56c68:	str	r3, [r4, #20]
   56c6c:	b	56d10 <fputs@plt+0x45b9c>
   56c70:	cmp	r5, #0
   56c74:	beq	56bc0 <fputs@plt+0x45a4c>
   56c78:	ldr	r3, [r5, #24]
   56c7c:	add	r3, r3, #1
   56c80:	str	r3, [r5, #24]
   56c84:	str	r5, [r4, #8]
   56c88:	b	56cb0 <fputs@plt+0x45b3c>
   56c8c:	movw	r2, #32898	; 0x8082
   56c90:	mov	r1, r8
   56c94:	mov	r0, r4
   56c98:	bl	35714 <fputs@plt+0x245a0>
   56c9c:	mov	r9, #7
   56ca0:	b	56d10 <fputs@plt+0x45b9c>
   56ca4:	mov	r9, #7
   56ca8:	b	569e4 <fputs@plt+0x45870>
   56cac:	ldr	r6, [pc, #112]	; 56d24 <fputs@plt+0x45bb0>
   56cb0:	mov	r3, #0
   56cb4:	str	r3, [r4, #20]
   56cb8:	str	r6, [r4]
   56cbc:	mov	r0, r4
   56cc0:	bl	35f44 <fputs@plt+0x24dd0>
   56cc4:	mov	r9, #0
   56cc8:	b	569e4 <fputs@plt+0x45870>
   56ccc:	mov	r9, #7
   56cd0:	b	56c54 <fputs@plt+0x45ae0>
   56cd4:	mov	r4, r0
   56cd8:	mov	r5, ip
   56cdc:	mov	r0, #12
   56ce0:	mov	r1, #0
   56ce4:	bl	2bb48 <fputs@plt+0x1a9d4>
   56ce8:	cmp	r0, #0
   56cec:	beq	56ca4 <fputs@plt+0x45b30>
   56cf0:	mvn	r8, #0
   56cf4:	b	56878 <fputs@plt+0x45704>
   56cf8:	str	r5, [r4, #24]
   56cfc:	mov	r3, #0
   56d00:	str	r3, [r4, #20]
   56d04:	cmp	r8, r3
   56d08:	movlt	r9, #7
   56d0c:	bge	56c8c <fputs@plt+0x45b18>
   56d10:	ldr	r0, [r4, #28]
   56d14:	bl	2143c <fputs@plt+0x102c8>
   56d18:	b	569e4 <fputs@plt+0x45870>
   56d1c:	andeq	r8, r8, r8, lsr r3
   56d20:	ldrdeq	r8, [r8], -r0
   56d24:	andeq	r8, r8, r4, lsl #7
   56d28:	strd	r4, [sp, #-36]!	; 0xffffffdc
   56d2c:	strd	r6, [sp, #8]
   56d30:	strd	r8, [sp, #16]
   56d34:	strd	sl, [sp, #24]
   56d38:	str	lr, [sp, #32]
   56d3c:	sub	sp, sp, #164	; 0xa4
   56d40:	mov	r5, r0
   56d44:	str	r1, [sp, #16]
   56d48:	str	r2, [sp, #20]
   56d4c:	str	r3, [sp, #32]
   56d50:	bl	15cb0 <fputs@plt+0x4b3c>
   56d54:	mov	r8, r0
   56d58:	ldr	r3, [r5, #36]	; 0x24
   56d5c:	cmp	r3, #0
   56d60:	beq	56f10 <fputs@plt+0x45d9c>
   56d64:	ldr	r3, [r5, #36]	; 0x24
   56d68:	ldr	r5, [r3]
   56d6c:	ldr	r3, [sp, #16]
   56d70:	add	r9, r8, r3
   56d74:	sdiv	r9, r9, r8
   56d78:	mul	r9, r8, r9
   56d7c:	ldrh	r3, [r5, #20]
   56d80:	cmp	r3, r9
   56d84:	movge	r4, #0
   56d88:	bge	57244 <fputs@plt+0x460d0>
   56d8c:	ldr	r4, [sp, #20]
   56d90:	str	r4, [r5, #16]
   56d94:	ldr	r0, [r5, #12]
   56d98:	cmp	r0, #0
   56d9c:	blt	56ec8 <fputs@plt+0x45d54>
   56da0:	movw	r3, #4408	; 0x1138
   56da4:	movt	r3, #10
   56da8:	ldr	r3, [r3, #336]	; 0x150
   56dac:	add	r1, sp, #56	; 0x38
   56db0:	blx	r3
   56db4:	cmp	r0, #0
   56db8:	movwne	r4, #4874	; 0x130a
   56dbc:	bne	57244 <fputs@plt+0x460d0>
   56dc0:	mul	ip, r4, r9
   56dc4:	ldrd	r0, [sp, #104]	; 0x68
   56dc8:	asr	r3, ip, #31
   56dcc:	cmp	r0, ip
   56dd0:	sbcs	r3, r1, r3
   56dd4:	bge	56ec8 <fputs@plt+0x45d54>
   56dd8:	ldr	r3, [sp, #32]
   56ddc:	cmp	r3, #0
   56de0:	beq	572a0 <fputs@plt+0x4612c>
   56de4:	asr	r3, r1, #31
   56de8:	ubfx	r2, r3, #0, #12
   56dec:	mov	lr, #0
   56df0:	adds	r3, r2, r0
   56df4:	adc	r2, lr, r1
   56df8:	lsr	r3, r3, #12
   56dfc:	orr	r2, r3, r2, lsl #20
   56e00:	add	r3, ip, #4080	; 0xff0
   56e04:	add	r3, r3, #15
   56e08:	cmp	ip, lr
   56e0c:	movge	r3, ip
   56e10:	asr	r3, r3, #12
   56e14:	cmp	r2, r3
   56e18:	bge	56ec8 <fputs@plt+0x45d54>
   56e1c:	add	r0, r2, #1
   56e20:	lsl	r0, r0, #12
   56e24:	asr	r1, r0, #31
   56e28:	subs	sl, r0, #1
   56e2c:	sbc	fp, r1, #0
   56e30:	mvn	r1, r2
   56e34:	add	r1, r1, r3
   56e38:	asr	r3, r2, #31
   56e3c:	adds	r6, r2, r1
   56e40:	adc	r7, r3, #0
   56e44:	lsl	r1, r7, #12
   56e48:	orr	r1, r1, r6, lsr #20
   56e4c:	lsl	r0, r6, #12
   56e50:	movw	r3, #8191	; 0x1fff
   56e54:	adds	r3, r0, r3
   56e58:	str	r3, [sp, #24]
   56e5c:	adc	r3, r1, lr
   56e60:	str	r3, [sp, #28]
   56e64:	mov	r7, lr
   56e68:	add	r6, sp, #52	; 0x34
   56e6c:	movw	r4, #23480	; 0x5bb8
   56e70:	movt	r4, #8
   56e74:	str	r8, [sp, #32]
   56e78:	str	r9, [sp, #36]	; 0x24
   56e7c:	ldrd	r8, [sp, #24]
   56e80:	str	r7, [sp, #52]	; 0x34
   56e84:	ldr	r0, [r5, #12]
   56e88:	str	r6, [sp, #8]
   56e8c:	mov	r3, #1
   56e90:	str	r3, [sp, #4]
   56e94:	str	r4, [sp]
   56e98:	mov	r2, sl
   56e9c:	mov	r3, fp
   56ea0:	bl	1f7a4 <fputs@plt+0xe630>
   56ea4:	cmp	r0, #1
   56ea8:	bne	57140 <fputs@plt+0x45fcc>
   56eac:	adds	sl, sl, #4096	; 0x1000
   56eb0:	adc	fp, fp, #0
   56eb4:	cmp	fp, r9
   56eb8:	cmpeq	sl, r8
   56ebc:	bne	56e80 <fputs@plt+0x45d0c>
   56ec0:	ldr	r8, [sp, #32]
   56ec4:	ldr	r9, [sp, #36]	; 0x24
   56ec8:	lsl	r1, r9, #2
   56ecc:	ldr	r0, [r5, #24]
   56ed0:	bl	2bb88 <fputs@plt+0x1aa14>
   56ed4:	cmp	r0, #0
   56ed8:	movweq	r4, #3082	; 0xc0a
   56edc:	beq	57244 <fputs@plt+0x460d0>
   56ee0:	str	r0, [r5, #24]
   56ee4:	ldrh	r2, [r5, #20]
   56ee8:	cmp	r9, r2
   56eec:	ble	57240 <fputs@plt+0x460cc>
   56ef0:	ldr	r4, [sp, #20]
   56ef4:	mul	fp, r4, r8
   56ef8:	mov	r6, r4
   56efc:	asr	r7, r4, #31
   56f00:	movw	sl, #4408	; 0x1138
   56f04:	movt	sl, #10
   56f08:	str	fp, [sp, #20]
   56f0c:	b	571d0 <fputs@plt+0x4605c>
   56f10:	mov	r0, #16
   56f14:	mov	r1, #0
   56f18:	bl	2bb48 <fputs@plt+0x1a9d4>
   56f1c:	subs	r6, r0, #0
   56f20:	moveq	r4, #7
   56f24:	beq	57280 <fputs@plt+0x4610c>
   56f28:	mov	r3, #0
   56f2c:	str	r3, [r6]
   56f30:	str	r3, [r6, #4]
   56f34:	str	r3, [r6, #8]
   56f38:	str	r3, [r6, #12]
   56f3c:	ldr	r9, [r5, #8]
   56f40:	ldr	r7, [r9, #28]
   56f44:	cmp	r7, r3
   56f48:	beq	56f70 <fputs@plt+0x45dfc>
   56f4c:	str	r7, [r6]
   56f50:	ldr	r3, [r7, #28]
   56f54:	add	r3, r3, #1
   56f58:	str	r3, [r7, #28]
   56f5c:	str	r6, [r5, #36]	; 0x24
   56f60:	ldr	r3, [r7, #32]
   56f64:	str	r3, [r6, #4]
   56f68:	str	r6, [r7, #32]
   56f6c:	b	56d64 <fputs@plt+0x45bf0>
   56f70:	ldr	r4, [r5, #32]
   56f74:	movw	r3, #4408	; 0x1138
   56f78:	movt	r3, #10
   56f7c:	ldr	r3, [r3, #336]	; 0x150
   56f80:	add	r1, sp, #56	; 0x38
   56f84:	ldr	r0, [r5, #12]
   56f88:	blx	r3
   56f8c:	subs	r3, r0, #0
   56f90:	str	r3, [sp, #36]	; 0x24
   56f94:	movwne	r4, #1802	; 0x70a
   56f98:	beq	56fb0 <fputs@plt+0x45e3c>
   56f9c:	mov	r0, r5
   56fa0:	bl	35774 <fputs@plt+0x24600>
   56fa4:	mov	r0, r6
   56fa8:	bl	2143c <fputs@plt+0x102c8>
   56fac:	b	57280 <fputs@plt+0x4610c>
   56fb0:	str	r4, [sp, #40]	; 0x28
   56fb4:	mov	r0, r4
   56fb8:	bl	10fb8 <strlen@plt>
   56fbc:	str	r0, [sp, #44]	; 0x2c
   56fc0:	add	r4, r0, #42	; 0x2a
   56fc4:	mov	r0, r4
   56fc8:	mov	r1, #0
   56fcc:	bl	2bb48 <fputs@plt+0x1a9d4>
   56fd0:	subs	r7, r0, #0
   56fd4:	beq	572b0 <fputs@plt+0x4613c>
   56fd8:	mov	r2, r4
   56fdc:	mov	r1, #0
   56fe0:	mov	r0, r7
   56fe4:	bl	10f40 <memset@plt>
   56fe8:	add	r4, r7, #36	; 0x24
   56fec:	str	r4, [r7, #8]
   56ff0:	ldr	r3, [sp, #40]	; 0x28
   56ff4:	movw	r2, #53236	; 0xcff4
   56ff8:	movt	r2, #8
   56ffc:	mov	r1, r4
   57000:	ldr	r0, [sp, #44]	; 0x2c
   57004:	add	r0, r0, #6
   57008:	bl	319a0 <fputs@plt+0x2082c>
   5700c:	mvn	r3, #0
   57010:	str	r3, [r7, #12]
   57014:	ldr	r3, [r5, #8]
   57018:	str	r7, [r3, #28]
   5701c:	ldr	r3, [r5, #8]
   57020:	str	r3, [r7]
   57024:	mov	r3, #8
   57028:	str	r3, [r7, #4]
   5702c:	ldrb	r3, [r9, #21]
   57030:	cmp	r3, #0
   57034:	bne	56f4c <fputs@plt+0x45dd8>
   57038:	mov	r2, #0
   5703c:	movw	r1, #53244	; 0xcffc
   57040:	movt	r1, #8
   57044:	ldr	r0, [r5, #32]
   57048:	bl	565dc <fputs@plt+0x45468>
   5704c:	cmp	r0, #0
   57050:	movne	r3, #1
   57054:	strbne	r3, [r7, #22]
   57058:	moveq	r3, #66	; 0x42
   5705c:	streq	r3, [sp, #36]	; 0x24
   57060:	ldr	r2, [sp, #72]	; 0x48
   57064:	ubfx	r2, r2, #0, #9
   57068:	ldr	r1, [sp, #36]	; 0x24
   5706c:	mov	r0, r4
   57070:	bl	352d0 <fputs@plt+0x2415c>
   57074:	str	r0, [r7, #12]
   57078:	cmp	r0, #0
   5707c:	blt	570e0 <fputs@plt+0x45f6c>
   57080:	ldr	r2, [sp, #84]	; 0x54
   57084:	ldr	r1, [sp, #80]	; 0x50
   57088:	bl	15a38 <fputs@plt+0x48c4>
   5708c:	mov	r3, #1
   57090:	mov	r2, #128	; 0x80
   57094:	mov	r1, r3
   57098:	mov	r0, r5
   5709c:	bl	1c750 <fputs@plt+0xb5dc>
   570a0:	cmp	r0, #0
   570a4:	bne	570c0 <fputs@plt+0x45f4c>
   570a8:	mov	r2, #0
   570ac:	mov	r3, #0
   570b0:	ldr	r0, [r7, #12]
   570b4:	bl	1f684 <fputs@plt+0xe510>
   570b8:	cmp	r0, #0
   570bc:	bne	5711c <fputs@plt+0x45fa8>
   570c0:	mov	r3, #1
   570c4:	mov	r2, #128	; 0x80
   570c8:	mov	r1, #0
   570cc:	mov	r0, r5
   570d0:	bl	1c750 <fputs@plt+0xb5dc>
   570d4:	subs	r4, r0, #0
   570d8:	beq	56f4c <fputs@plt+0x45dd8>
   570dc:	b	56f9c <fputs@plt+0x45e28>
   570e0:	movw	r0, #31812	; 0x7c44
   570e4:	bl	3868c <fputs@plt+0x27518>
   570e8:	movw	r3, #31812	; 0x7c44
   570ec:	mov	r2, r4
   570f0:	movw	r1, #53200	; 0xcfd0
   570f4:	movt	r1, #8
   570f8:	bl	3540c <fputs@plt+0x24298>
   570fc:	mov	r4, r0
   57100:	mov	r0, r5
   57104:	bl	35774 <fputs@plt+0x24600>
   57108:	mov	r0, r6
   5710c:	bl	2143c <fputs@plt+0x102c8>
   57110:	cmp	r4, #0
   57114:	beq	56d64 <fputs@plt+0x45bf0>
   57118:	b	57280 <fputs@plt+0x4610c>
   5711c:	movw	r3, #31828	; 0x7c54
   57120:	mov	r2, r4
   57124:	movw	r1, #48300	; 0xbcac
   57128:	movt	r1, #8
   5712c:	movw	r0, #4618	; 0x120a
   57130:	bl	3540c <fputs@plt+0x24298>
   57134:	subs	r4, r0, #0
   57138:	bne	56f9c <fputs@plt+0x45e28>
   5713c:	b	570c0 <fputs@plt+0x45f4c>
   57140:	movw	r3, #31960	; 0x7cd8
   57144:	ldr	r2, [r5, #8]
   57148:	movw	r1, #53260	; 0xd00c
   5714c:	movt	r1, #8
   57150:	movw	r0, #4874	; 0x130a
   57154:	bl	3540c <fputs@plt+0x24298>
   57158:	mov	r4, r0
   5715c:	b	57244 <fputs@plt+0x460d0>
   57160:	mov	r0, r6
   57164:	mov	r1, r7
   57168:	bl	2bb48 <fputs@plt+0x1a9d4>
   5716c:	subs	fp, r0, #0
   57170:	beq	572a8 <fputs@plt+0x46134>
   57174:	mov	r2, r4
   57178:	mov	r1, #0
   5717c:	mov	r0, fp
   57180:	bl	10f40 <memset@plt>
   57184:	cmp	r8, #0
   57188:	ble	571b8 <fputs@plt+0x46044>
   5718c:	mov	ip, r4
   57190:	mov	r0, fp
   57194:	mov	r3, #0
   57198:	ldrh	r2, [r5, #20]
   5719c:	add	r2, r2, r3
   571a0:	ldr	r1, [r5, #24]
   571a4:	str	r0, [r1, r2, lsl #2]
   571a8:	add	r3, r3, #1
   571ac:	add	r0, r0, ip
   571b0:	cmp	r8, r3
   571b4:	bne	57198 <fputs@plt+0x46024>
   571b8:	ldrh	r2, [r5, #20]
   571bc:	add	r2, r2, r8
   571c0:	uxth	r2, r2
   571c4:	strh	r2, [r5, #20]
   571c8:	cmp	r2, r9
   571cc:	bge	57240 <fputs@plt+0x460cc>
   571d0:	ldr	ip, [r5, #12]
   571d4:	cmp	ip, #0
   571d8:	blt	57160 <fputs@plt+0x45fec>
   571dc:	ldrb	r3, [r5, #22]
   571e0:	cmp	r3, #0
   571e4:	uxth	r2, r2
   571e8:	umull	r0, r1, r4, r2
   571ec:	mla	r1, r2, r7, r1
   571f0:	strd	r0, [sp, #8]
   571f4:	str	ip, [sp]
   571f8:	mov	r3, #1
   571fc:	movne	r2, r3
   57200:	moveq	r2, #3
   57204:	ldr	r1, [sp, #20]
   57208:	mov	r0, #0
   5720c:	ldr	ip, [sl, #540]	; 0x21c
   57210:	blx	ip
   57214:	mov	fp, r0
   57218:	cmn	r0, #1
   5721c:	bne	57184 <fputs@plt+0x46010>
   57220:	movw	r3, #31987	; 0x7cf3
   57224:	ldr	r2, [r5, #8]
   57228:	movw	r1, #48248	; 0xbc78
   5722c:	movt	r1, #8
   57230:	movw	r0, #5386	; 0x150a
   57234:	bl	3540c <fputs@plt+0x24298>
   57238:	mov	r4, r0
   5723c:	b	57244 <fputs@plt+0x460d0>
   57240:	mov	r4, #0
   57244:	ldrh	r3, [r5, #20]
   57248:	ldr	r2, [sp, #16]
   5724c:	cmp	r3, r2
   57250:	ldrgt	r3, [r5, #24]
   57254:	ldrgt	r2, [r3, r2, lsl #2]
   57258:	movle	r2, #0
   5725c:	ldr	r3, [sp, #200]	; 0xc8
   57260:	str	r2, [r3]
   57264:	ldrb	r2, [r5, #22]
   57268:	clz	r3, r4
   5726c:	lsr	r3, r3, #5
   57270:	cmp	r2, #0
   57274:	moveq	r3, #0
   57278:	cmp	r3, #0
   5727c:	movne	r4, #8
   57280:	mov	r0, r4
   57284:	add	sp, sp, #164	; 0xa4
   57288:	ldrd	r4, [sp]
   5728c:	ldrd	r6, [sp, #8]
   57290:	ldrd	r8, [sp, #16]
   57294:	ldrd	sl, [sp, #24]
   57298:	add	sp, sp, #32
   5729c:	pop	{pc}		; (ldr pc, [sp], #4)
   572a0:	ldr	r4, [sp, #32]
   572a4:	b	57244 <fputs@plt+0x460d0>
   572a8:	mov	r4, #7
   572ac:	b	57244 <fputs@plt+0x460d0>
   572b0:	mov	r4, #7
   572b4:	b	56f9c <fputs@plt+0x45e28>
   572b8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   572bc:	strd	r6, [sp, #8]
   572c0:	strd	r8, [sp, #16]
   572c4:	strd	sl, [sp, #24]
   572c8:	str	lr, [sp, #32]
   572cc:	sub	sp, sp, #164	; 0xa4
   572d0:	mov	r8, r0
   572d4:	str	r2, [sp, #8]
   572d8:	str	r3, [sp, #16]
   572dc:	ldr	sl, [sp, #204]	; 0xcc
   572e0:	subs	fp, r1, #0
   572e4:	beq	5738c <fputs@plt+0x46218>
   572e8:	ldrb	r5, [fp]
   572ec:	clz	r4, r5
   572f0:	lsr	r4, r4, #5
   572f4:	movw	r1, #53268	; 0xd014
   572f8:	movt	r1, #8
   572fc:	mov	r0, fp
   57300:	bl	11150 <strcmp@plt>
   57304:	cmp	r0, #0
   57308:	beq	57320 <fputs@plt+0x461ac>
   5730c:	cmp	r5, #0
   57310:	beq	57390 <fputs@plt+0x4621c>
   57314:	ands	r3, sl, #128	; 0x80
   57318:	str	r3, [sp, #12]
   5731c:	beq	573a4 <fputs@plt+0x46230>
   57320:	ldr	r3, [sp, #200]	; 0xc8
   57324:	orr	r3, r3, #2
   57328:	str	r3, [sp, #200]	; 0xc8
   5732c:	tst	sl, #256	; 0x100
   57330:	bne	5746c <fputs@plt+0x462f8>
   57334:	mov	r3, #1
   57338:	str	r3, [sp, #12]
   5733c:	mov	r0, #48	; 0x30
   57340:	mov	r1, #0
   57344:	bl	1d420 <fputs@plt+0xc2ac>
   57348:	subs	r5, r0, #0
   5734c:	beq	57e28 <fputs@plt+0x46cb4>
   57350:	mov	r3, #0
   57354:	strb	r3, [r5, #8]
   57358:	ldr	r3, [sp, #8]
   5735c:	str	r3, [r5]
   57360:	str	r5, [r5, #32]
   57364:	mov	r3, #1
   57368:	str	r3, [r5, #36]	; 0x24
   5736c:	cmp	r4, #0
   57370:	bne	573f0 <fputs@plt+0x4627c>
   57374:	ldr	r3, [sp, #12]
   57378:	cmp	r3, #0
   5737c:	beq	573e8 <fputs@plt+0x46274>
   57380:	tst	sl, #64	; 0x40
   57384:	beq	573f0 <fputs@plt+0x4627c>
   57388:	b	573e8 <fputs@plt+0x46274>
   5738c:	mov	r4, #1
   57390:	ldr	r3, [sp, #8]
   57394:	ldrb	r3, [r3, #68]	; 0x44
   57398:	cmp	r3, #2
   5739c:	beq	57320 <fputs@plt+0x461ac>
   573a0:	b	57314 <fputs@plt+0x461a0>
   573a4:	ands	r3, sl, #256	; 0x100
   573a8:	beq	57480 <fputs@plt+0x4630c>
   573ac:	cmp	r4, #0
   573b0:	bne	57474 <fputs@plt+0x46300>
   573b4:	mov	r0, #48	; 0x30
   573b8:	mov	r1, #0
   573bc:	bl	1d420 <fputs@plt+0xc2ac>
   573c0:	subs	r5, r0, #0
   573c4:	beq	57e30 <fputs@plt+0x46cbc>
   573c8:	mov	r3, #0
   573cc:	strb	r3, [r5, #8]
   573d0:	ldr	r3, [sp, #8]
   573d4:	str	r3, [r5]
   573d8:	str	r5, [r5, #32]
   573dc:	mov	r3, #1
   573e0:	str	r3, [r5, #36]	; 0x24
   573e4:	str	r4, [sp, #12]
   573e8:	tst	sl, #131072	; 0x20000
   573ec:	bne	57488 <fputs@plt+0x46314>
   573f0:	mov	r0, #84	; 0x54
   573f4:	mov	r1, #0
   573f8:	bl	1d420 <fputs@plt+0xc2ac>
   573fc:	subs	r6, r0, #0
   57400:	beq	57e20 <fputs@plt+0x46cac>
   57404:	mov	r3, #4096	; 0x1000
   57408:	str	r3, [sp, #52]	; 0x34
   5740c:	ldr	r7, [r8, #4]
   57410:	cmp	r7, #72	; 0x48
   57414:	movlt	r7, #72	; 0x48
   57418:	add	r7, r7, #7
   5741c:	bic	r7, r7, #7
   57420:	mov	r3, #0
   57424:	str	r3, [r6]
   57428:	ldr	r3, [sp, #200]	; 0xc8
   5742c:	ands	r9, r3, #2
   57430:	beq	57614 <fputs@plt+0x464a0>
   57434:	cmp	fp, #0
   57438:	beq	57e58 <fputs@plt+0x46ce4>
   5743c:	ldrb	r3, [fp]
   57440:	cmp	r3, #0
   57444:	bne	575ec <fputs@plt+0x46478>
   57448:	str	fp, [sp, #36]	; 0x24
   5744c:	mov	r3, #1
   57450:	str	r3, [sp, #24]
   57454:	mov	r3, #0
   57458:	str	r3, [sp, #28]
   5745c:	str	r3, [sp, #40]	; 0x28
   57460:	mov	r9, r3
   57464:	str	r3, [sp, #20]
   57468:	b	57640 <fputs@plt+0x464cc>
   5746c:	mov	r3, #1
   57470:	str	r3, [sp, #12]
   57474:	bic	sl, sl, #768	; 0x300
   57478:	orr	sl, sl, #512	; 0x200
   5747c:	b	5733c <fputs@plt+0x461c8>
   57480:	str	r3, [sp, #12]
   57484:	b	5733c <fputs@plt+0x461c8>
   57488:	mov	r0, fp
   5748c:	bl	1c2f8 <fputs@plt+0xb184>
   57490:	add	r7, r0, #1
   57494:	ldr	r4, [r8, #8]
   57498:	add	r4, r4, #1
   5749c:	cmp	r7, r4
   574a0:	movge	r0, r7
   574a4:	movlt	r0, r4
   574a8:	asr	r1, r0, #31
   574ac:	bl	13c74 <fputs@plt+0x2b00>
   574b0:	mov	r3, #1
   574b4:	strb	r3, [r5, #9]
   574b8:	subs	r6, r0, #0
   574bc:	beq	574fc <fputs@plt+0x46388>
   574c0:	ldr	r3, [sp, #12]
   574c4:	cmp	r3, #0
   574c8:	beq	5750c <fputs@plt+0x46398>
   574cc:	mov	r2, r7
   574d0:	mov	r1, fp
   574d4:	mov	r0, r6
   574d8:	bl	10fdc <memcpy@plt>
   574dc:	movw	r3, #22488	; 0x57d8
   574e0:	movt	r3, #10
   574e4:	ldr	r4, [r3, #620]	; 0x26c
   574e8:	cmp	r4, #0
   574ec:	bne	575ac <fputs@plt+0x46438>
   574f0:	mov	r0, r6
   574f4:	bl	2143c <fputs@plt+0x102c8>
   574f8:	b	573f0 <fputs@plt+0x4627c>
   574fc:	mov	r0, r5
   57500:	bl	2143c <fputs@plt+0x102c8>
   57504:	mov	r7, #7
   57508:	b	57c54 <fputs@plt+0x46ae0>
   5750c:	mov	r3, #0
   57510:	strb	r3, [r6]
   57514:	ldr	r7, [r8, #36]	; 0x24
   57518:	mov	r3, r6
   5751c:	mov	r2, r4
   57520:	mov	r1, fp
   57524:	mov	r0, r8
   57528:	blx	r7
   5752c:	subs	r7, r0, #0
   57530:	beq	574dc <fputs@plt+0x46368>
   57534:	mov	r0, r6
   57538:	bl	2143c <fputs@plt+0x102c8>
   5753c:	mov	r0, r5
   57540:	bl	2143c <fputs@plt+0x102c8>
   57544:	b	57c54 <fputs@plt+0x46ae0>
   57548:	sub	r3, r3, #1
   5754c:	cmn	r3, #1
   57550:	beq	57584 <fputs@plt+0x46410>
   57554:	ldr	r2, [r1, r3, lsl #4]
   57558:	cmp	r2, #0
   5755c:	beq	57548 <fputs@plt+0x463d4>
   57560:	ldr	r2, [r2, #4]
   57564:	cmp	r2, r4
   57568:	bne	57548 <fputs@plt+0x463d4>
   5756c:	mov	r0, r6
   57570:	bl	2143c <fputs@plt+0x102c8>
   57574:	mov	r0, r5
   57578:	bl	2143c <fputs@plt+0x102c8>
   5757c:	mov	r7, #19
   57580:	b	57c54 <fputs@plt+0x46ae0>
   57584:	str	r4, [r5, #4]
   57588:	ldr	r3, [r4, #64]	; 0x40
   5758c:	add	r3, r3, #1
   57590:	str	r3, [r4, #64]	; 0x40
   57594:	mov	r0, r6
   57598:	bl	2143c <fputs@plt+0x102c8>
   5759c:	b	57a64 <fputs@plt+0x468f0>
   575a0:	ldr	r4, [r4, #68]	; 0x44
   575a4:	cmp	r4, #0
   575a8:	beq	574f0 <fputs@plt+0x4637c>
   575ac:	ldr	r7, [r4]
   575b0:	ldr	r1, [r7, #176]	; 0xb0
   575b4:	mov	r0, r6
   575b8:	bl	11150 <strcmp@plt>
   575bc:	cmp	r0, #0
   575c0:	bne	575a0 <fputs@plt+0x4642c>
   575c4:	ldr	r3, [r7]
   575c8:	cmp	r8, r3
   575cc:	bne	575a0 <fputs@plt+0x4642c>
   575d0:	ldr	r2, [sp, #8]
   575d4:	ldr	r3, [r2, #20]
   575d8:	subs	r3, r3, #1
   575dc:	bmi	57584 <fputs@plt+0x46410>
   575e0:	ldr	r1, [r2, #16]
   575e4:	add	r1, r1, #4
   575e8:	b	57554 <fputs@plt+0x463e0>
   575ec:	mov	r1, fp
   575f0:	mov	r0, #0
   575f4:	bl	1e9ac <fputs@plt+0xd838>
   575f8:	subs	r3, r0, #0
   575fc:	str	r3, [sp, #20]
   57600:	beq	57e48 <fputs@plt+0x46cd4>
   57604:	mov	r0, r3
   57608:	bl	1c2f8 <fputs@plt+0xb184>
   5760c:	mov	r9, r0
   57610:	b	57e60 <fputs@plt+0x46cec>
   57614:	cmp	fp, #0
   57618:	beq	57b94 <fputs@plt+0x46a20>
   5761c:	ldrb	r3, [fp]
   57620:	cmp	r3, #0
   57624:	bne	57a90 <fputs@plt+0x4691c>
   57628:	str	r9, [sp, #24]
   5762c:	str	fp, [sp, #36]	; 0x24
   57630:	str	r9, [sp, #28]
   57634:	mov	r3, #0
   57638:	str	r3, [sp, #40]	; 0x28
   5763c:	str	r3, [sp, #20]
   57640:	str	r9, [sp, #32]
   57644:	ldr	r3, [sp, #28]
   57648:	str	r3, [sp, #44]	; 0x2c
   5764c:	ldr	r0, [r8, #4]
   57650:	add	r0, r0, #7
   57654:	bic	r0, r0, #7
   57658:	add	r0, r0, #288	; 0x120
   5765c:	add	r0, r0, #1
   57660:	add	r0, r0, r7, lsl #1
   57664:	add	r0, r0, r3
   57668:	add	r3, r9, r9, lsl #1
   5766c:	add	r0, r0, r3
   57670:	mov	r1, #0
   57674:	bl	1d420 <fputs@plt+0xc2ac>
   57678:	subs	r4, r0, #0
   5767c:	beq	57bac <fputs@plt+0x46a38>
   57680:	add	r3, r4, #224	; 0xe0
   57684:	str	r3, [r4, #212]	; 0xd4
   57688:	add	r0, r4, #272	; 0x110
   5768c:	str	r0, [r4, #64]	; 0x40
   57690:	ldr	r3, [r8, #4]
   57694:	add	r3, r3, #7
   57698:	bic	r3, r3, #7
   5769c:	add	r0, r0, r3
   576a0:	str	r0, [r4, #72]	; 0x48
   576a4:	add	r0, r0, r7
   576a8:	str	r0, [r4, #68]	; 0x44
   576ac:	add	r0, r0, r7
   576b0:	str	r0, [r4, #176]	; 0xb0
   576b4:	ldr	r1, [sp, #20]
   576b8:	cmp	r1, #0
   576bc:	beq	57764 <fputs@plt+0x465f0>
   576c0:	add	r9, r9, #1
   576c4:	ldr	r7, [sp, #28]
   576c8:	add	r9, r9, r7
   576cc:	add	r9, r0, r9
   576d0:	str	r9, [r4, #180]	; 0xb4
   576d4:	ldr	r2, [sp, #32]
   576d8:	bl	10fdc <memcpy@plt>
   576dc:	cmp	r7, #0
   576e0:	bne	57bbc <fputs@plt+0x46a48>
   576e4:	ldr	r9, [sp, #32]
   576e8:	mov	r2, r9
   576ec:	ldr	r1, [sp, #20]
   576f0:	ldr	r0, [r4, #180]	; 0xb4
   576f4:	bl	10fdc <memcpy@plt>
   576f8:	ldr	r2, [r4, #180]	; 0xb4
   576fc:	add	r3, r2, r9
   57700:	movw	r7, #32968	; 0x80c8
   57704:	movt	r7, #8
   57708:	add	r1, r7, #3904	; 0xf40
   5770c:	ldr	ip, [r7, #3904]	; 0xf40
   57710:	ldr	r0, [r7, #3908]	; 0xf44
   57714:	str	ip, [r2, r9]
   57718:	str	r0, [r3, #4]
   5771c:	ldrh	r2, [r1, #8]
   57720:	strh	r2, [r3, #8]
   57724:	add	r3, r9, #9
   57728:	ldr	r0, [r4, #180]	; 0xb4
   5772c:	add	r0, r0, r3
   57730:	str	r0, [r4, #220]	; 0xdc
   57734:	mov	r2, r9
   57738:	ldr	r1, [sp, #20]
   5773c:	bl	10fdc <memcpy@plt>
   57740:	ldr	r3, [r4, #220]	; 0xdc
   57744:	add	r2, r3, r9
   57748:	ldr	r1, [r7, #3916]	; 0xf4c
   5774c:	str	r1, [r3, r9]
   57750:	ldrb	r3, [r7, #3920]	; 0xf50
   57754:	strb	r3, [r2, #4]
   57758:	ldr	r1, [sp, #20]
   5775c:	mov	r0, #0
   57760:	bl	214f4 <fputs@plt+0x10380>
   57764:	str	r8, [r4]
   57768:	str	sl, [r4, #152]	; 0x98
   5776c:	ldr	r3, [sp, #36]	; 0x24
   57770:	cmp	r3, #0
   57774:	beq	57784 <fputs@plt+0x46610>
   57778:	ldrb	r3, [r3]
   5777c:	cmp	r3, #0
   57780:	bne	57bdc <fputs@plt+0x46a68>
   57784:	mov	r3, #1
   57788:	strb	r3, [r4, #17]
   5778c:	mov	r2, #4
   57790:	strb	r2, [r4, #18]
   57794:	strb	r3, [r4, #14]
   57798:	and	r9, sl, r3
   5779c:	str	r3, [sp, #20]
   577a0:	mvn	r2, #0
   577a4:	add	r1, sp, #52	; 0x34
   577a8:	mov	r0, r4
   577ac:	bl	23d74 <fputs@plt+0x12c00>
   577b0:	subs	r7, r0, #0
   577b4:	bne	57c10 <fputs@plt+0x46a9c>
   577b8:	ldr	r3, [sp, #52]	; 0x34
   577bc:	str	r3, [sp, #28]
   577c0:	ldr	r3, [sp, #24]
   577c4:	clz	sl, r3
   577c8:	lsr	sl, sl, #5
   577cc:	movw	r8, #4572	; 0x11dc
   577d0:	movt	r8, #5
   577d4:	cmp	r3, #0
   577d8:	movne	r8, #0
   577dc:	ldr	r7, [r4, #212]	; 0xd4
   577e0:	mov	r2, #48	; 0x30
   577e4:	mov	r1, #0
   577e8:	mov	r0, r7
   577ec:	bl	10f40 <memset@plt>
   577f0:	mov	r3, #1
   577f4:	str	r3, [r7, #24]
   577f8:	mov	r2, #88	; 0x58
   577fc:	str	r2, [r7, #28]
   57800:	strb	sl, [r7, #32]
   57804:	mov	r2, #2
   57808:	strb	r2, [r7, #33]	; 0x21
   5780c:	str	r8, [r7, #36]	; 0x24
   57810:	str	r4, [r7, #40]	; 0x28
   57814:	mov	r2, #100	; 0x64
   57818:	str	r2, [r7, #16]
   5781c:	str	r3, [r7, #20]
   57820:	ldr	r1, [sp, #28]
   57824:	mov	r0, r7
   57828:	bl	160fc <fputs@plt+0x4f88>
   5782c:	subs	r7, r0, #0
   57830:	bne	57c10 <fputs@plt+0x46a9c>
   57834:	ldr	r3, [sp, #200]	; 0xc8
   57838:	ands	r7, r3, #1
   5783c:	moveq	r3, #1
   57840:	movne	r3, #0
   57844:	strb	r3, [r4, #6]
   57848:	mvn	r3, #-1073741824	; 0xc0000000
   5784c:	str	r3, [r4, #164]	; 0xa4
   57850:	ldrb	r3, [sp, #20]
   57854:	strb	r3, [r4, #13]
   57858:	strb	r3, [r4, #4]
   5785c:	strb	r3, [r4, #19]
   57860:	ldr	r2, [sp, #24]
   57864:	strb	r2, [r4, #16]
   57868:	strb	r9, [r4, #15]
   5786c:	strb	r3, [r4, #7]
   57870:	cmp	r3, #0
   57874:	bne	5789c <fputs@plt+0x46728>
   57878:	mov	r3, #1
   5787c:	strb	r3, [r4, #8]
   57880:	mov	r3, #0
   57884:	strb	r3, [r4, #9]
   57888:	mov	r3, #2
   5788c:	strb	r3, [r4, #12]
   57890:	mov	r2, #34	; 0x22
   57894:	strb	r2, [r4, #11]
   57898:	strb	r3, [r4, #10]
   5789c:	mov	r3, #88	; 0x58
   578a0:	strh	r3, [r4, #148]	; 0x94
   578a4:	mvn	r2, #0
   578a8:	mvn	r3, #0
   578ac:	strd	r2, [r4, #168]	; 0xa8
   578b0:	mov	r0, r4
   578b4:	bl	1693c <fputs@plt+0x57c8>
   578b8:	cmp	r7, #0
   578bc:	movne	r3, #2
   578c0:	strbne	r3, [r4, #5]
   578c4:	bne	578d8 <fputs@plt+0x46764>
   578c8:	ldr	r3, [sp, #24]
   578cc:	cmp	r3, #0
   578d0:	movne	r3, #4
   578d4:	strbne	r3, [r4, #5]
   578d8:	movw	r3, #28272	; 0x6e70
   578dc:	movt	r3, #3
   578e0:	str	r3, [r4, #204]	; 0xcc
   578e4:	str	r4, [r6]
   578e8:	ldr	r3, [sp, #8]
   578ec:	ldrd	r2, [r3, #40]	; 0x28
   578f0:	strd	r2, [r4, #136]	; 0x88
   578f4:	mov	r0, r4
   578f8:	bl	169b8 <fputs@plt+0x5844>
   578fc:	ldr	r4, [r6]
   57900:	mov	r2, #100	; 0x64
   57904:	mov	r1, #0
   57908:	add	r0, sp, #60	; 0x3c
   5790c:	bl	10f40 <memset@plt>
   57910:	ldr	r0, [r4, #64]	; 0x40
   57914:	ldr	r3, [r0]
   57918:	cmp	r3, #0
   5791c:	beq	57950 <fputs@plt+0x467dc>
   57920:	mov	r2, #0
   57924:	mov	r3, #0
   57928:	strd	r2, [sp]
   5792c:	mov	r2, #100	; 0x64
   57930:	add	r1, sp, #60	; 0x3c
   57934:	bl	13910 <fputs@plt+0x279c>
   57938:	mov	r7, r0
   5793c:	movw	r3, #522	; 0x20a
   57940:	cmp	r0, r3
   57944:	beq	57950 <fputs@plt+0x467dc>
   57948:	cmp	r0, #0
   5794c:	bne	57c28 <fputs@plt+0x46ab4>
   57950:	ldr	r3, [sp, #200]	; 0xc8
   57954:	strb	r3, [r6, #16]
   57958:	ldr	r3, [sp, #8]
   5795c:	str	r3, [r6, #4]
   57960:	ldr	r2, [r6]
   57964:	movw	r3, #49676	; 0xc20c
   57968:	movt	r3, #1
   5796c:	str	r3, [r2, #184]	; 0xb8
   57970:	str	r6, [r2, #188]	; 0xbc
   57974:	ldr	r0, [r2, #64]	; 0x40
   57978:	ldr	r3, [r0]
   5797c:	cmp	r3, #0
   57980:	beq	57990 <fputs@plt+0x4681c>
   57984:	add	r2, r2, #184	; 0xb8
   57988:	mov	r1, #15
   5798c:	bl	139f0 <fputs@plt+0x287c>
   57990:	str	r6, [r5, #4]
   57994:	mov	r3, #0
   57998:	str	r3, [r6, #8]
   5799c:	str	r3, [r6, #12]
   579a0:	ldr	r0, [r6]
   579a4:	ldrb	r3, [r0, #15]
   579a8:	cmp	r3, #0
   579ac:	beq	579bc <fputs@plt+0x46848>
   579b0:	ldrh	r3, [r6, #22]
   579b4:	orr	r3, r3, #1
   579b8:	strh	r3, [r6, #22]
   579bc:	ldrb	r2, [sp, #76]	; 0x4c
   579c0:	ldrb	r3, [sp, #77]	; 0x4d
   579c4:	lsl	r3, r3, #16
   579c8:	orr	r3, r3, r2, lsl #8
   579cc:	str	r3, [r6, #32]
   579d0:	sub	r2, r3, #512	; 0x200
   579d4:	cmp	r2, #65024	; 0xfe00
   579d8:	bhi	579e8 <fputs@plt+0x46874>
   579dc:	sub	r2, r3, #1
   579e0:	tst	r2, r3
   579e4:	beq	57d00 <fputs@plt+0x46b8c>
   579e8:	mov	r3, #0
   579ec:	str	r3, [r6, #32]
   579f0:	ldr	r3, [sp, #12]
   579f4:	clz	r3, r3
   579f8:	lsr	r3, r3, #5
   579fc:	cmp	fp, #0
   57a00:	moveq	r3, #0
   57a04:	cmp	r3, #0
   57a08:	moveq	r4, #0
   57a0c:	beq	57a1c <fputs@plt+0x468a8>
   57a10:	mov	r4, #0
   57a14:	strb	r4, [r6, #17]
   57a18:	strb	r4, [r6, #18]
   57a1c:	mov	r2, r4
   57a20:	add	r1, r6, #32
   57a24:	bl	23d74 <fputs@plt+0x12c00>
   57a28:	subs	r7, r0, #0
   57a2c:	bne	57c28 <fputs@plt+0x46ab4>
   57a30:	ldr	r3, [r6, #32]
   57a34:	sub	r4, r3, r4
   57a38:	str	r4, [r6, #36]	; 0x24
   57a3c:	ldrb	r3, [r5, #9]
   57a40:	cmp	r3, #0
   57a44:	beq	57d64 <fputs@plt+0x46bf0>
   57a48:	mov	r3, #1
   57a4c:	str	r3, [r6, #64]	; 0x40
   57a50:	movw	r3, #22488	; 0x57d8
   57a54:	movt	r3, #10
   57a58:	ldr	r2, [r3, #620]	; 0x26c
   57a5c:	str	r2, [r6, #68]	; 0x44
   57a60:	str	r6, [r3, #620]	; 0x26c
   57a64:	ldrb	r3, [r5, #9]
   57a68:	cmp	r3, #0
   57a6c:	beq	57d64 <fputs@plt+0x46bf0>
   57a70:	ldr	r3, [sp, #8]
   57a74:	ldr	ip, [r3, #20]
   57a78:	cmp	ip, #0
   57a7c:	ble	57d64 <fputs@plt+0x46bf0>
   57a80:	ldr	r0, [r3, #16]
   57a84:	mov	r3, #0
   57a88:	add	r0, r0, #4
   57a8c:	b	57e04 <fputs@plt+0x46c90>
   57a90:	ldr	r4, [r8, #8]
   57a94:	add	r4, r4, #1
   57a98:	lsl	r2, r4, #1
   57a9c:	asr	r3, r2, #31
   57aa0:	mov	r0, #0
   57aa4:	bl	13f58 <fputs@plt+0x2de4>
   57aa8:	subs	r2, r0, #0
   57aac:	str	r2, [sp, #20]
   57ab0:	beq	57e50 <fputs@plt+0x46cdc>
   57ab4:	mov	r3, #0
   57ab8:	strb	r3, [r2]
   57abc:	ldr	r9, [r8, #36]	; 0x24
   57ac0:	mov	r3, r2
   57ac4:	mov	r2, r4
   57ac8:	mov	r1, fp
   57acc:	mov	r0, r8
   57ad0:	blx	r9
   57ad4:	str	r0, [sp, #24]
   57ad8:	mov	r0, fp
   57adc:	bl	1c2f8 <fputs@plt+0xb184>
   57ae0:	add	r0, r0, #1
   57ae4:	add	r9, fp, r0
   57ae8:	str	r9, [sp, #40]	; 0x28
   57aec:	ldrb	r3, [fp, r0]
   57af0:	cmp	r3, #0
   57af4:	beq	57b8c <fputs@plt+0x46a18>
   57af8:	mov	r0, r9
   57afc:	bl	1c2f8 <fputs@plt+0xb184>
   57b00:	add	r0, r0, #1
   57b04:	add	r4, r9, r0
   57b08:	mov	r0, r4
   57b0c:	bl	1c2f8 <fputs@plt+0xb184>
   57b10:	add	r0, r0, #1
   57b14:	add	r9, r4, r0
   57b18:	ldrb	r3, [r4, r0]
   57b1c:	cmp	r3, #0
   57b20:	bne	57af8 <fputs@plt+0x46984>
   57b24:	add	r9, r9, #1
   57b28:	ldr	r3, [sp, #40]	; 0x28
   57b2c:	sub	r3, r9, r3
   57b30:	str	r3, [sp, #28]
   57b34:	ldr	r3, [sp, #24]
   57b38:	cmp	r3, #0
   57b3c:	bne	57b78 <fputs@plt+0x46a04>
   57b40:	ldr	r0, [sp, #20]
   57b44:	bl	1c2f8 <fputs@plt+0xb184>
   57b48:	mov	r9, r0
   57b4c:	add	r2, r0, #7
   57b50:	ldr	r3, [r8, #8]
   57b54:	cmp	r2, r3
   57b58:	strlt	fp, [sp, #36]	; 0x24
   57b5c:	blt	57640 <fputs@plt+0x464cc>
   57b60:	movw	r0, #48619	; 0xbdeb
   57b64:	bl	3868c <fputs@plt+0x27518>
   57b68:	subs	r3, r0, #0
   57b6c:	str	r3, [sp, #24]
   57b70:	streq	fp, [sp, #36]	; 0x24
   57b74:	beq	57640 <fputs@plt+0x464cc>
   57b78:	ldr	r1, [sp, #20]
   57b7c:	mov	r0, #0
   57b80:	bl	214f4 <fputs@plt+0x10380>
   57b84:	ldr	r7, [sp, #24]
   57b88:	b	57c28 <fputs@plt+0x46ab4>
   57b8c:	ldr	r9, [sp, #40]	; 0x28
   57b90:	b	57b24 <fputs@plt+0x469b0>
   57b94:	str	r9, [sp, #24]
   57b98:	str	fp, [sp, #36]	; 0x24
   57b9c:	str	r9, [sp, #28]
   57ba0:	str	fp, [sp, #40]	; 0x28
   57ba4:	str	fp, [sp, #20]
   57ba8:	b	57640 <fputs@plt+0x464cc>
   57bac:	ldr	r1, [sp, #20]
   57bb0:	bl	214f4 <fputs@plt+0x10380>
   57bb4:	mov	r7, #7
   57bb8:	b	57c28 <fputs@plt+0x46ab4>
   57bbc:	ldr	r3, [sp, #32]
   57bc0:	add	r3, r3, #1
   57bc4:	ldr	r0, [r4, #176]	; 0xb0
   57bc8:	ldr	r2, [sp, #44]	; 0x2c
   57bcc:	ldr	r1, [sp, #40]	; 0x28
   57bd0:	add	r0, r0, r3
   57bd4:	bl	10fdc <memcpy@plt>
   57bd8:	b	576e4 <fputs@plt+0x46570>
   57bdc:	mov	r3, #0
   57be0:	str	r3, [sp, #56]	; 0x38
   57be4:	ldr	r2, [r4, #64]	; 0x40
   57be8:	ldr	r1, [r4, #176]	; 0xb0
   57bec:	add	r3, sp, #56	; 0x38
   57bf0:	str	r3, [sp]
   57bf4:	mov	r3, sl
   57bf8:	mov	r0, r8
   57bfc:	bl	13a74 <fputs@plt+0x2900>
   57c00:	ldr	r9, [sp, #56]	; 0x38
   57c04:	and	r9, r9, #1
   57c08:	subs	r7, r0, #0
   57c0c:	beq	57c74 <fputs@plt+0x46b00>
   57c10:	ldr	r0, [r4, #64]	; 0x40
   57c14:	bl	138d4 <fputs@plt+0x2760>
   57c18:	ldr	r0, [r4, #208]	; 0xd0
   57c1c:	bl	23a6c <fputs@plt+0x128f8>
   57c20:	mov	r0, r4
   57c24:	bl	2143c <fputs@plt+0x102c8>
   57c28:	ldr	r0, [r6]
   57c2c:	cmp	r0, #0
   57c30:	beq	57c38 <fputs@plt+0x46ac4>
   57c34:	bl	52b74 <fputs@plt+0x41a00>
   57c38:	mov	r0, r6
   57c3c:	bl	2143c <fputs@plt+0x102c8>
   57c40:	mov	r0, r5
   57c44:	bl	2143c <fputs@plt+0x102c8>
   57c48:	mov	r3, #0
   57c4c:	ldr	r2, [sp, #16]
   57c50:	str	r3, [r2]
   57c54:	mov	r0, r7
   57c58:	add	sp, sp, #164	; 0xa4
   57c5c:	ldrd	r4, [sp]
   57c60:	ldrd	r6, [sp, #8]
   57c64:	ldrd	r8, [sp, #16]
   57c68:	ldrd	sl, [sp, #24]
   57c6c:	add	sp, sp, #32
   57c70:	pop	{pc}		; (ldr pc, [sp], #4)
   57c74:	ldr	r0, [r4, #64]	; 0x40
   57c78:	bl	13a10 <fputs@plt+0x289c>
   57c7c:	mov	r7, r0
   57c80:	cmp	r9, #0
   57c84:	beq	57cb4 <fputs@plt+0x46b40>
   57c88:	mov	r2, #0
   57c8c:	movw	r1, #53280	; 0xd020
   57c90:	movt	r1, #8
   57c94:	ldr	r8, [sp, #36]	; 0x24
   57c98:	mov	r0, r8
   57c9c:	bl	565dc <fputs@plt+0x45468>
   57ca0:	strb	r0, [r4, #14]
   57ca4:	tst	r7, #8192	; 0x2000
   57ca8:	beq	57cdc <fputs@plt+0x46b68>
   57cac:	orr	sl, sl, #1
   57cb0:	b	57784 <fputs@plt+0x46610>
   57cb4:	mov	r0, r4
   57cb8:	bl	1693c <fputs@plt+0x57c8>
   57cbc:	ldr	r3, [r4, #156]	; 0x9c
   57cc0:	ldr	r2, [sp, #52]	; 0x34
   57cc4:	cmp	r3, r2
   57cc8:	bls	57c88 <fputs@plt+0x46b14>
   57ccc:	cmp	r3, #8192	; 0x2000
   57cd0:	movhi	r3, #8192	; 0x2000
   57cd4:	str	r3, [sp, #52]	; 0x34
   57cd8:	b	57c88 <fputs@plt+0x46b14>
   57cdc:	mov	r2, #0
   57ce0:	movw	r1, #53288	; 0xd028
   57ce4:	movt	r1, #8
   57ce8:	mov	r0, r8
   57cec:	bl	565dc <fputs@plt+0x45468>
   57cf0:	subs	r3, r0, #0
   57cf4:	str	r3, [sp, #20]
   57cf8:	beq	577a0 <fputs@plt+0x4662c>
   57cfc:	b	57cac <fputs@plt+0x46b38>
   57d00:	ldrb	r4, [sp, #80]	; 0x50
   57d04:	ldrh	r3, [r6, #22]
   57d08:	orr	r3, r3, #2
   57d0c:	strh	r3, [r6, #22]
   57d10:	ldr	r3, [sp, #112]	; 0x70
   57d14:	adds	r3, r3, #0
   57d18:	movne	r3, #1
   57d1c:	strb	r3, [r6, #17]
   57d20:	ldr	r3, [sp, #124]	; 0x7c
   57d24:	adds	r3, r3, #0
   57d28:	movne	r3, #1
   57d2c:	strb	r3, [r6, #18]
   57d30:	b	57a1c <fputs@plt+0x468a8>
   57d34:	mov	r2, r3
   57d38:	ldr	r3, [r2, #28]
   57d3c:	cmp	r3, #0
   57d40:	bne	57d34 <fputs@plt+0x46bc0>
   57d44:	ldr	r0, [r5, #4]
   57d48:	ldr	r3, [r2, #4]
   57d4c:	cmp	r3, r0
   57d50:	bls	57dcc <fputs@plt+0x46c58>
   57d54:	str	r2, [r5, #24]
   57d58:	mov	r3, #0
   57d5c:	str	r3, [r5, #28]
   57d60:	str	r5, [r2, #28]
   57d64:	ldr	r3, [sp, #16]
   57d68:	str	r5, [r3]
   57d6c:	ldr	r3, [r5, #4]
   57d70:	ldr	r2, [r5]
   57d74:	str	r2, [r3, #4]
   57d78:	ldr	r3, [r3, #48]	; 0x30
   57d7c:	cmp	r3, #0
   57d80:	movne	r7, #0
   57d84:	bne	57c54 <fputs@plt+0x46ae0>
   57d88:	ldr	r3, [r5, #4]
   57d8c:	ldr	r3, [r3]
   57d90:	ldr	r4, [r3, #212]	; 0xd4
   57d94:	movw	r3, #63536	; 0xf830
   57d98:	movt	r3, #65535	; 0xffff
   57d9c:	str	r3, [r4, #16]
   57da0:	movw	r3, #4408	; 0x1138
   57da4:	movt	r3, #10
   57da8:	ldr	r5, [r3, #128]	; 0x80
   57dac:	mov	r0, r4
   57db0:	bl	160a4 <fputs@plt+0x4f30>
   57db4:	mov	r1, r0
   57db8:	ldr	r0, [r4, #44]	; 0x2c
   57dbc:	blx	r5
   57dc0:	mov	r7, #0
   57dc4:	b	57c54 <fputs@plt+0x46ae0>
   57dc8:	mov	r2, r3
   57dcc:	ldr	r3, [r2, #24]
   57dd0:	cmp	r3, #0
   57dd4:	beq	57e38 <fputs@plt+0x46cc4>
   57dd8:	ldr	r1, [r3, #4]
   57ddc:	cmp	r0, r1
   57de0:	bhi	57dc8 <fputs@plt+0x46c54>
   57de4:	str	r3, [r5, #24]
   57de8:	str	r2, [r5, #28]
   57dec:	str	r5, [r3, #28]
   57df0:	str	r5, [r2, #24]
   57df4:	b	57d64 <fputs@plt+0x46bf0>
   57df8:	add	r3, r3, #1
   57dfc:	cmp	r3, ip
   57e00:	beq	57d64 <fputs@plt+0x46bf0>
   57e04:	ldr	r2, [r0, r3, lsl #4]
   57e08:	cmp	r2, #0
   57e0c:	beq	57df8 <fputs@plt+0x46c84>
   57e10:	ldrb	r1, [r2, #9]
   57e14:	cmp	r1, #0
   57e18:	beq	57df8 <fputs@plt+0x46c84>
   57e1c:	b	57d38 <fputs@plt+0x46bc4>
   57e20:	mov	r7, #7
   57e24:	b	57c38 <fputs@plt+0x46ac4>
   57e28:	mov	r7, #7
   57e2c:	b	57c54 <fputs@plt+0x46ae0>
   57e30:	mov	r7, #7
   57e34:	b	57c54 <fputs@plt+0x46ae0>
   57e38:	mov	r3, #0
   57e3c:	str	r3, [r5, #24]
   57e40:	str	r2, [r5, #28]
   57e44:	b	57df0 <fputs@plt+0x46c7c>
   57e48:	mov	r7, #7
   57e4c:	b	57c28 <fputs@plt+0x46ab4>
   57e50:	mov	r7, #7
   57e54:	b	57c28 <fputs@plt+0x46ab4>
   57e58:	str	fp, [sp, #20]
   57e5c:	mov	r9, #0
   57e60:	mov	r3, #1
   57e64:	str	r3, [sp, #24]
   57e68:	mov	r3, #0
   57e6c:	str	r3, [sp, #36]	; 0x24
   57e70:	str	r3, [sp, #28]
   57e74:	str	r3, [sp, #40]	; 0x28
   57e78:	b	57640 <fputs@plt+0x464cc>
   57e7c:	strd	r4, [sp, #-16]!
   57e80:	str	r6, [sp, #8]
   57e84:	str	lr, [sp, #12]
   57e88:	sub	sp, sp, #16
   57e8c:	ldr	r5, [r0]
   57e90:	ldr	r3, [r5, #16]
   57e94:	ldr	r3, [r3, #20]
   57e98:	cmp	r3, #0
   57e9c:	movne	r6, #0
   57ea0:	beq	57ebc <fputs@plt+0x46d48>
   57ea4:	mov	r0, r6
   57ea8:	add	sp, sp, #16
   57eac:	ldrd	r4, [sp]
   57eb0:	ldr	r6, [sp, #8]
   57eb4:	add	sp, sp, #12
   57eb8:	pop	{pc}		; (ldr pc, [sp], #4)
   57ebc:	ldrb	r3, [r0, #453]	; 0x1c5
   57ec0:	cmp	r3, #0
   57ec4:	movne	r6, #0
   57ec8:	bne	57ea4 <fputs@plt+0x46d30>
   57ecc:	mov	r4, r0
   57ed0:	ldr	r0, [r5]
   57ed4:	movw	r3, #542	; 0x21e
   57ed8:	str	r3, [sp, #4]
   57edc:	mov	r1, #0
   57ee0:	str	r1, [sp]
   57ee4:	add	r3, sp, #12
   57ee8:	mov	r2, r5
   57eec:	bl	572b8 <fputs@plt+0x46144>
   57ef0:	subs	r6, r0, #0
   57ef4:	bne	57f28 <fputs@plt+0x46db4>
   57ef8:	ldr	r3, [r5, #16]
   57efc:	ldr	r0, [sp, #12]
   57f00:	str	r0, [r3, #20]
   57f04:	mov	r3, #0
   57f08:	mvn	r2, #0
   57f0c:	ldr	r1, [r5, #76]	; 0x4c
   57f10:	bl	240d4 <fputs@plt+0x12f60>
   57f14:	cmp	r0, #7
   57f18:	bne	57ea4 <fputs@plt+0x46d30>
   57f1c:	mov	r0, r5
   57f20:	bl	13e20 <fputs@plt+0x2cac>
   57f24:	b	57f3c <fputs@plt+0x46dc8>
   57f28:	movw	r1, #53300	; 0xd034
   57f2c:	movt	r1, #8
   57f30:	mov	r0, r4
   57f34:	bl	3907c <fputs@plt+0x27f08>
   57f38:	str	r6, [r4, #12]
   57f3c:	mov	r6, #1
   57f40:	b	57ea4 <fputs@plt+0x46d30>
   57f44:	strd	r4, [sp, #-24]!	; 0xffffffe8
   57f48:	strd	r6, [sp, #8]
   57f4c:	str	r8, [sp, #16]
   57f50:	str	lr, [sp, #20]
   57f54:	mov	r7, r0
   57f58:	mov	r6, r1
   57f5c:	mov	r5, r2
   57f60:	mov	r1, r2
   57f64:	mov	r0, r6
   57f68:	bl	1917c <fputs@plt+0x8008>
   57f6c:	mov	r4, r0
   57f70:	cmp	r0, #1
   57f74:	beq	57fa4 <fputs@plt+0x46e30>
   57f78:	cmp	r0, #0
   57f7c:	blt	5804c <fputs@plt+0x46ed8>
   57f80:	ldr	r3, [r6, #16]
   57f84:	add	r4, r3, r4, lsl #4
   57f88:	ldr	r5, [r4, #4]
   57f8c:	mov	r0, r5
   57f90:	ldrd	r4, [sp]
   57f94:	ldrd	r6, [sp, #8]
   57f98:	ldr	r8, [sp, #16]
   57f9c:	add	sp, sp, #20
   57fa0:	pop	{pc}		; (ldr pc, [sp], #4)
   57fa4:	mov	r2, #544	; 0x220
   57fa8:	mov	r3, #0
   57fac:	mov	r0, r7
   57fb0:	bl	1d294 <fputs@plt+0xc120>
   57fb4:	subs	r5, r0, #0
   57fb8:	beq	57ff4 <fputs@plt+0x46e80>
   57fbc:	str	r6, [r5]
   57fc0:	mov	r0, r5
   57fc4:	bl	57e7c <fputs@plt+0x46d08>
   57fc8:	cmp	r0, #0
   57fcc:	bne	5800c <fputs@plt+0x46e98>
   57fd0:	ldr	r1, [r5, #4]
   57fd4:	mov	r0, r7
   57fd8:	bl	214f4 <fputs@plt+0x10380>
   57fdc:	mov	r0, r5
   57fe0:	bl	25d90 <fputs@plt+0x14c1c>
   57fe4:	mov	r1, r5
   57fe8:	mov	r0, r7
   57fec:	bl	214f4 <fputs@plt+0x10380>
   57ff0:	b	57f80 <fputs@plt+0x46e0c>
   57ff4:	movw	r2, #49704	; 0xc228
   57ff8:	movt	r2, #8
   57ffc:	mov	r1, #7
   58000:	mov	r0, r7
   58004:	bl	38bd4 <fputs@plt+0x27a60>
   58008:	b	57f8c <fputs@plt+0x46e18>
   5800c:	ldr	r3, [r5, #4]
   58010:	movw	r2, #48244	; 0xbc74
   58014:	movt	r2, #8
   58018:	ldr	r1, [r5, #12]
   5801c:	mov	r0, r7
   58020:	bl	38bd4 <fputs@plt+0x27a60>
   58024:	ldr	r1, [r5, #4]
   58028:	mov	r0, r7
   5802c:	bl	214f4 <fputs@plt+0x10380>
   58030:	mov	r0, r5
   58034:	bl	25d90 <fputs@plt+0x14c1c>
   58038:	mov	r1, r5
   5803c:	mov	r0, r7
   58040:	bl	214f4 <fputs@plt+0x10380>
   58044:	mov	r5, #0
   58048:	b	57f8c <fputs@plt+0x46e18>
   5804c:	mov	r3, r5
   58050:	movw	r2, #53372	; 0xd07c
   58054:	movt	r2, #8
   58058:	mov	r1, #1
   5805c:	mov	r0, r7
   58060:	bl	38bd4 <fputs@plt+0x27a60>
   58064:	mov	r5, #0
   58068:	b	57f8c <fputs@plt+0x46e18>
   5806c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   58070:	strd	r6, [sp, #8]
   58074:	str	r8, [sp, #16]
   58078:	str	lr, [sp, #20]
   5807c:	mov	r5, r0
   58080:	cmp	r2, r0
   58084:	beq	5814c <fputs@plt+0x46fd8>
   58088:	mov	r7, r1
   5808c:	mov	r6, r2
   58090:	mov	r8, r3
   58094:	mov	r0, #48	; 0x30
   58098:	mov	r1, #0
   5809c:	bl	1d420 <fputs@plt+0xc2ac>
   580a0:	subs	r4, r0, #0
   580a4:	beq	58164 <fputs@plt+0x46ff0>
   580a8:	mov	r2, r8
   580ac:	mov	r1, r6
   580b0:	mov	r0, r5
   580b4:	bl	57f44 <fputs@plt+0x46dd0>
   580b8:	str	r0, [r4, #24]
   580bc:	mov	r2, r7
   580c0:	mov	r1, r5
   580c4:	mov	r0, r5
   580c8:	bl	57f44 <fputs@plt+0x46dd0>
   580cc:	str	r0, [r4, #4]
   580d0:	str	r5, [r4]
   580d4:	str	r6, [r4, #20]
   580d8:	mov	r3, #1
   580dc:	str	r3, [r4, #16]
   580e0:	mov	r3, #0
   580e4:	str	r3, [r4, #40]	; 0x28
   580e8:	ldr	r3, [r4, #24]
   580ec:	cmp	r3, #0
   580f0:	cmpne	r0, #0
   580f4:	beq	58188 <fputs@plt+0x47014>
   580f8:	ldr	r1, [r3, #4]
   580fc:	mov	r3, #0
   58100:	mvn	r2, #0
   58104:	ldr	r1, [r1, #32]
   58108:	bl	240d4 <fputs@plt+0x12f60>
   5810c:	cmp	r0, #7
   58110:	beq	58188 <fputs@plt+0x47014>
   58114:	ldr	r3, [r4, #4]
   58118:	ldrb	r3, [r3, #8]
   5811c:	cmp	r3, #0
   58120:	bne	58174 <fputs@plt+0x47000>
   58124:	ldr	r2, [r4, #24]
   58128:	ldr	r3, [r2, #16]
   5812c:	add	r3, r3, #1
   58130:	str	r3, [r2, #16]
   58134:	mov	r0, r4
   58138:	ldrd	r4, [sp]
   5813c:	ldrd	r6, [sp, #8]
   58140:	ldr	r8, [sp, #16]
   58144:	add	sp, sp, #20
   58148:	pop	{pc}		; (ldr pc, [sp], #4)
   5814c:	movw	r2, #53392	; 0xd090
   58150:	movt	r2, #8
   58154:	mov	r1, #1
   58158:	bl	38bd4 <fputs@plt+0x27a60>
   5815c:	mov	r4, #0
   58160:	b	58134 <fputs@plt+0x46fc0>
   58164:	mov	r1, #7
   58168:	mov	r0, r5
   5816c:	bl	236f4 <fputs@plt+0x12580>
   58170:	b	5815c <fputs@plt+0x46fe8>
   58174:	movw	r2, #53432	; 0xd0b8
   58178:	movt	r2, #8
   5817c:	mov	r1, #1
   58180:	mov	r0, r5
   58184:	bl	38bd4 <fputs@plt+0x27a60>
   58188:	mov	r0, r4
   5818c:	bl	2143c <fputs@plt+0x102c8>
   58190:	mov	r4, #0
   58194:	b	58134 <fputs@plt+0x46fc0>
   58198:	ldr	r3, [r0, #416]	; 0x1a0
   5819c:	cmp	r3, #0
   581a0:	moveq	r3, r0
   581a4:	ldr	r0, [r3, #340]	; 0x154
   581a8:	mov	r2, #1
   581ac:	lsl	r2, r2, r1
   581b0:	tst	r0, r2
   581b4:	bxne	lr
   581b8:	ldr	ip, [r3]
   581bc:	orr	r2, r0, r2
   581c0:	str	r2, [r3, #340]	; 0x154
   581c4:	ldr	r2, [ip, #16]
   581c8:	add	r2, r2, r1, lsl #4
   581cc:	ldr	r2, [r2, #12]
   581d0:	ldr	r0, [r2]
   581d4:	add	r2, r1, #86	; 0x56
   581d8:	str	r0, [r3, r2, lsl #2]
   581dc:	cmp	r1, #1
   581e0:	bxne	lr
   581e4:	str	r4, [sp, #-8]!
   581e8:	str	lr, [sp, #4]
   581ec:	mov	r0, r3
   581f0:	bl	57e7c <fputs@plt+0x46d08>
   581f4:	ldr	r4, [sp]
   581f8:	add	sp, sp, #4
   581fc:	pop	{pc}		; (ldr pc, [sp], #4)
   58200:	strd	r4, [sp, #-16]!
   58204:	str	r6, [sp, #8]
   58208:	str	lr, [sp, #12]
   5820c:	mov	r6, r1
   58210:	mov	r5, r2
   58214:	ldr	r4, [r0, #416]	; 0x1a0
   58218:	cmp	r4, #0
   5821c:	moveq	r4, r0
   58220:	mov	r1, r2
   58224:	bl	58198 <fputs@plt+0x47024>
   58228:	ldr	r2, [r4, #336]	; 0x150
   5822c:	mov	r3, #1
   58230:	orr	r2, r2, r3, lsl r5
   58234:	str	r2, [r4, #336]	; 0x150
   58238:	ldrb	r1, [r4, #20]
   5823c:	orr	r1, r1, r6
   58240:	strb	r1, [r4, #20]
   58244:	ldrd	r4, [sp]
   58248:	ldr	r6, [sp, #8]
   5824c:	add	sp, sp, #12
   58250:	pop	{pc}		; (ldr pc, [sp], #4)
   58254:	strd	r4, [sp, #-24]!	; 0xffffffe8
   58258:	strd	r6, [sp, #8]
   5825c:	str	r8, [sp, #16]
   58260:	str	lr, [sp, #20]
   58264:	ldr	r5, [r0]
   58268:	ldr	r3, [r5, #20]
   5826c:	cmp	r3, #0
   58270:	ble	582d8 <fputs@plt+0x47164>
   58274:	mov	r6, r1
   58278:	mov	r7, r0
   5827c:	mov	r4, #0
   58280:	b	582a0 <fputs@plt+0x4712c>
   58284:	mov	r1, r4
   58288:	mov	r0, r7
   5828c:	bl	58198 <fputs@plt+0x47024>
   58290:	add	r4, r4, #1
   58294:	ldr	r3, [r5, #20]
   58298:	cmp	r3, r4
   5829c:	ble	582d8 <fputs@plt+0x47164>
   582a0:	lsl	r3, r4, #4
   582a4:	ldr	r2, [r5, #16]
   582a8:	add	r1, r2, r3
   582ac:	ldr	ip, [r1, #4]
   582b0:	cmp	ip, #0
   582b4:	beq	58290 <fputs@plt+0x4711c>
   582b8:	cmp	r6, #0
   582bc:	beq	58284 <fputs@plt+0x47110>
   582c0:	ldr	r1, [r2, r3]
   582c4:	mov	r0, r6
   582c8:	bl	14234 <fputs@plt+0x30c0>
   582cc:	cmp	r0, #0
   582d0:	bne	58290 <fputs@plt+0x4711c>
   582d4:	b	58284 <fputs@plt+0x47110>
   582d8:	ldrd	r4, [sp]
   582dc:	ldrd	r6, [sp, #8]
   582e0:	ldr	r8, [sp, #16]
   582e4:	add	sp, sp, #20
   582e8:	pop	{pc}		; (ldr pc, [sp], #4)
   582ec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   582f0:	strd	r6, [sp, #8]
   582f4:	strd	r8, [sp, #16]
   582f8:	strd	sl, [sp, #24]
   582fc:	str	lr, [sp, #32]
   58300:	sub	sp, sp, #292	; 0x124
   58304:	mov	r4, r2
   58308:	str	r2, [sp, #24]
   5830c:	ldr	r7, [r0, #468]	; 0x1d4
   58310:	ldr	r3, [r0, #472]	; 0x1d8
   58314:	add	r2, r3, #1
   58318:	str	r2, [r0, #472]	; 0x1d8
   5831c:	str	r3, [r0, #468]	; 0x1d4
   58320:	subs	r8, r1, #0
   58324:	moveq	r5, #1
   58328:	beq	58354 <fputs@plt+0x471e0>
   5832c:	mov	r9, r0
   58330:	ldr	sl, [r0]
   58334:	ldrb	r3, [sl, #69]	; 0x45
   58338:	cmp	r3, #0
   5833c:	movne	r5, #1
   58340:	bne	58354 <fputs@plt+0x471e0>
   58344:	ldr	r3, [r0, #68]	; 0x44
   58348:	cmp	r3, #0
   5834c:	movne	r5, #1
   58350:	beq	58374 <fputs@plt+0x47200>
   58354:	mov	r0, r5
   58358:	add	sp, sp, #292	; 0x124
   5835c:	ldrd	r4, [sp]
   58360:	ldrd	r6, [sp, #8]
   58364:	ldrd	r8, [sp, #16]
   58368:	ldrd	sl, [sp, #24]
   5836c:	add	sp, sp, #32
   58370:	pop	{pc}		; (ldr pc, [sp], #4)
   58374:	mov	r2, #0
   58378:	str	r2, [sp]
   5837c:	mov	r3, r2
   58380:	mov	r1, #21
   58384:	bl	3916c <fputs@plt+0x27ff8>
   58388:	cmp	r0, #0
   5838c:	movne	r5, #1
   58390:	bne	58354 <fputs@plt+0x471e0>
   58394:	mov	r2, #0
   58398:	mov	r3, #0
   5839c:	strd	r2, [sp, #196]	; 0xc4
   583a0:	strd	r2, [sp, #204]	; 0xcc
   583a4:	strd	r2, [sp, #212]	; 0xd4
   583a8:	strd	r2, [sp, #220]	; 0xdc
   583ac:	strd	r2, [sp, #228]	; 0xe4
   583b0:	strd	r2, [sp, #236]	; 0xec
   583b4:	ldrb	r3, [r4]
   583b8:	cmp	r3, #8
   583bc:	bls	5843c <fputs@plt+0x472c8>
   583c0:	mov	r2, #0
   583c4:	mov	r1, r8
   583c8:	mov	r0, r9
   583cc:	bl	1cf08 <fputs@plt+0xbd94>
   583d0:	mov	r3, #0
   583d4:	str	r3, [sp, #248]	; 0xf8
   583d8:	str	r3, [sp, #252]	; 0xfc
   583dc:	str	r3, [sp, #256]	; 0x100
   583e0:	str	r3, [sp, #260]	; 0x104
   583e4:	str	r3, [sp, #264]	; 0x108
   583e8:	str	r3, [sp, #268]	; 0x10c
   583ec:	str	r3, [sp, #272]	; 0x110
   583f0:	ldr	r3, [r8, #44]	; 0x2c
   583f4:	str	r3, [sp, #244]	; 0xf4
   583f8:	ldr	r3, [r9, #68]	; 0x44
   583fc:	str	r3, [sp, #28]
   58400:	cmp	r3, #0
   58404:	bne	58418 <fputs@plt+0x472a4>
   58408:	ldrb	r3, [sl, #69]	; 0x45
   5840c:	str	r3, [sp, #32]
   58410:	cmp	r3, #0
   58414:	beq	58460 <fputs@plt+0x472ec>
   58418:	str	r7, [r9, #468]	; 0x1d4
   5841c:	mov	r5, #1
   58420:	ldr	r1, [sp, #224]	; 0xe0
   58424:	mov	r0, sl
   58428:	bl	214f4 <fputs@plt+0x10380>
   5842c:	ldr	r1, [sp, #236]	; 0xec
   58430:	mov	r0, sl
   58434:	bl	214f4 <fputs@plt+0x10380>
   58438:	b	58354 <fputs@plt+0x471e0>
   5843c:	ldr	r1, [r8, #44]	; 0x2c
   58440:	mov	r0, sl
   58444:	bl	25cf8 <fputs@plt+0x14b84>
   58448:	mov	r3, #0
   5844c:	str	r3, [r8, #44]	; 0x2c
   58450:	ldr	r3, [r8, #8]
   58454:	bic	r3, r3, #1
   58458:	str	r3, [r8, #8]
   5845c:	b	583c0 <fputs@plt+0x4724c>
   58460:	ldr	r3, [r8]
   58464:	ldr	r3, [r3]
   58468:	cmp	r3, #1
   5846c:	ble	58484 <fputs@plt+0x47310>
   58470:	ldr	r3, [sp, #24]
   58474:	ldrb	r3, [r3]
   58478:	sub	r3, r3, #10
   5847c:	cmp	r3, #1
   58480:	bls	584c4 <fputs@plt+0x47350>
   58484:	ldr	fp, [r8, #28]
   58488:	ldr	r3, [r8, #8]
   5848c:	ubfx	r3, r3, #3, #1
   58490:	str	r3, [sp, #36]	; 0x24
   58494:	ldr	r3, [r8, #48]	; 0x30
   58498:	cmp	r3, #0
   5849c:	bne	58b64 <fputs@plt+0x479f0>
   584a0:	ldr	r3, [fp]
   584a4:	cmp	r3, #0
   584a8:	ble	58b64 <fputs@plt+0x479f0>
   584ac:	ldr	r6, [sp, #28]
   584b0:	mov	r3, #72	; 0x48
   584b4:	str	r3, [sp, #44]	; 0x2c
   584b8:	str	r7, [sp, #40]	; 0x28
   584bc:	mov	r7, sl
   584c0:	b	58a30 <fputs@plt+0x478bc>
   584c4:	movw	r1, #53548	; 0xd12c
   584c8:	movt	r1, #8
   584cc:	mov	r0, r9
   584d0:	bl	3907c <fputs@plt+0x27f08>
   584d4:	b	58418 <fputs@plt+0x472a4>
   584d8:	mov	sl, r7
   584dc:	ldr	r7, [sp, #40]	; 0x28
   584e0:	ldr	r3, [r3]
   584e4:	str	r0, [sp]
   584e8:	movw	r1, #53620	; 0xd174
   584ec:	movt	r1, #8
   584f0:	mov	r0, r9
   584f4:	bl	3907c <fputs@plt+0x27f08>
   584f8:	b	58418 <fputs@plt+0x472a4>
   584fc:	ldr	lr, [sp, #36]	; 0x24
   58500:	cmp	lr, #0
   58504:	beq	5b6b4 <fputs@plt+0x4a540>
   58508:	ldr	lr, [r5, #44]	; 0x2c
   5850c:	cmp	lr, #0
   58510:	bne	589f0 <fputs@plt+0x4787c>
   58514:	b	5b6b4 <fputs@plt+0x4a540>
   58518:	mov	r3, #72	; 0x48
   5851c:	mla	r3, r3, r6, r4
   58520:	ldrb	r3, [r3, #44]	; 0x2c
   58524:	tst	r3, #32
   58528:	bne	589f0 <fputs@plt+0x4787c>
   5852c:	ldr	r3, [r5, #48]	; 0x30
   58530:	cmp	r3, #0
   58534:	beq	5b704 <fputs@plt+0x4a590>
   58538:	ldr	r3, [sp, #36]	; 0x24
   5853c:	orr	r0, r3, r0
   58540:	ldr	r3, [r5, #44]	; 0x2c
   58544:	orrs	r3, r3, r0
   58548:	bne	589f0 <fputs@plt+0x4787c>
   5854c:	ldr	r3, [r4]
   58550:	cmp	r3, #1
   58554:	ldrne	r3, [sp, #28]
   58558:	strne	r3, [sp, #36]	; 0x24
   5855c:	bne	589f0 <fputs@plt+0x4787c>
   58560:	mov	r3, r5
   58564:	ldr	r2, [r3, #8]
   58568:	tst	r2, #9
   5856c:	bne	58b2c <fputs@plt+0x479b8>
   58570:	ldr	r2, [r3, #48]	; 0x30
   58574:	cmp	r2, #0
   58578:	beq	5b5e4 <fputs@plt+0x4a470>
   5857c:	ldrb	r1, [r3, #4]
   58580:	cmp	r1, #116	; 0x74
   58584:	bne	58b38 <fputs@plt+0x479c4>
   58588:	ldr	r3, [r3, #28]
   5858c:	ldr	r1, [r3]
   58590:	mov	r3, r2
   58594:	cmp	r1, #0
   58598:	bgt	58564 <fputs@plt+0x473f0>
   5859c:	ldr	r3, [sp, #28]
   585a0:	str	r3, [sp, #36]	; 0x24
   585a4:	b	589f0 <fputs@plt+0x4787c>
   585a8:	ldrb	r3, [sl, #69]	; 0x45
   585ac:	cmp	r3, #0
   585b0:	bne	589cc <fputs@plt+0x47858>
   585b4:	ldr	r3, [sp, #48]	; 0x30
   585b8:	ldr	r3, [r3, #48]	; 0x30
   585bc:	str	r3, [sp, #48]	; 0x30
   585c0:	ldr	r3, [sp, #48]	; 0x30
   585c4:	cmp	r3, #0
   585c8:	beq	58658 <fputs@plt+0x474e4>
   585cc:	ldr	r3, [r8, #44]	; 0x2c
   585d0:	str	r3, [sp, #52]	; 0x34
   585d4:	ldr	r2, [r8, #56]	; 0x38
   585d8:	str	r2, [sp, #56]	; 0x38
   585dc:	ldr	r1, [r8, #60]	; 0x3c
   585e0:	str	r1, [sp, #60]	; 0x3c
   585e4:	ldr	r5, [r8, #48]	; 0x30
   585e8:	mov	r3, #0
   585ec:	str	r3, [r8, #44]	; 0x2c
   585f0:	str	r3, [r8, #28]
   585f4:	str	r3, [r8, #48]	; 0x30
   585f8:	str	r3, [r8, #56]	; 0x38
   585fc:	str	r3, [r8, #60]	; 0x3c
   58600:	mov	r2, r3
   58604:	mov	r1, r8
   58608:	mov	r0, sl
   5860c:	bl	223d4 <fputs@plt+0x11260>
   58610:	ldr	r1, [sp, #60]	; 0x3c
   58614:	str	r1, [r8, #60]	; 0x3c
   58618:	ldr	r2, [sp, #56]	; 0x38
   5861c:	str	r2, [r8, #56]	; 0x38
   58620:	ldr	r3, [sp, #52]	; 0x34
   58624:	str	r3, [r8, #44]	; 0x2c
   58628:	str	r4, [r8, #28]
   5862c:	mov	r3, #116	; 0x74
   58630:	strb	r3, [r8, #4]
   58634:	cmp	r0, #0
   58638:	streq	r5, [r8, #48]	; 0x30
   5863c:	beq	585a8 <fputs@plt+0x47434>
   58640:	str	r5, [r0, #48]	; 0x30
   58644:	cmp	r5, #0
   58648:	strne	r0, [r5, #52]	; 0x34
   5864c:	str	r8, [r0, #52]	; 0x34
   58650:	str	r0, [r8, #48]	; 0x30
   58654:	b	585a8 <fputs@plt+0x47434>
   58658:	mov	r3, #72	; 0x48
   5865c:	mla	r5, r3, r6, r4
   58660:	ldr	r3, [r5, #28]
   58664:	str	r3, [sp, #68]	; 0x44
   58668:	ldr	r1, [r5, #12]
   5866c:	mov	r0, sl
   58670:	bl	214f4 <fputs@plt+0x10380>
   58674:	ldr	r1, [r5, #16]
   58678:	mov	r0, sl
   5867c:	bl	214f4 <fputs@plt+0x10380>
   58680:	ldr	r1, [r5, #20]
   58684:	mov	r0, sl
   58688:	bl	214f4 <fputs@plt+0x10380>
   5868c:	mov	r3, #0
   58690:	str	r3, [r5, #12]
   58694:	str	r3, [r5, #16]
   58698:	str	r3, [r5, #20]
   5869c:	str	r3, [r5, #28]
   586a0:	ldr	r3, [r5, #24]
   586a4:	cmp	r3, #0
   586a8:	beq	586d0 <fputs@plt+0x4755c>
   586ac:	ldrh	r2, [r3, #36]	; 0x24
   586b0:	cmp	r2, #1
   586b4:	subne	r2, r2, #1
   586b8:	strhne	r2, [r3, #36]	; 0x24
   586bc:	beq	58710 <fputs@plt+0x4759c>
   586c0:	mov	r3, #72	; 0x48
   586c4:	mla	r3, r3, r6, r4
   586c8:	mov	r2, #0
   586cc:	str	r2, [r3, #24]
   586d0:	mov	r3, #72	; 0x48
   586d4:	mul	r2, r3, r6
   586d8:	str	r2, [sp, #80]	; 0x50
   586dc:	mov	r5, r8
   586e0:	ldr	r2, [sp, #68]	; 0x44
   586e4:	mul	r3, r3, r6
   586e8:	str	r3, [sp, #84]	; 0x54
   586ec:	add	r3, r4, r3
   586f0:	str	r3, [sp, #88]	; 0x58
   586f4:	str	fp, [sp, #48]	; 0x30
   586f8:	str	r7, [sp, #52]	; 0x34
   586fc:	str	r6, [sp, #92]	; 0x5c
   58700:	mov	r4, r2
   58704:	str	r9, [sp, #56]	; 0x38
   58708:	str	r8, [sp, #60]	; 0x3c
   5870c:	b	588a8 <fputs@plt+0x47734>
   58710:	ldr	r2, [r9, #416]	; 0x1a0
   58714:	cmp	r2, #0
   58718:	moveq	r2, r9
   5871c:	ldr	r1, [r2, #528]	; 0x210
   58720:	str	r1, [r3, #68]	; 0x44
   58724:	str	r3, [r2, #528]	; 0x210
   58728:	b	586c0 <fputs@plt+0x4754c>
   5872c:	mov	r3, #0
   58730:	mov	r2, r3
   58734:	mov	r1, r3
   58738:	mov	r0, sl
   5873c:	bl	2f634 <fputs@plt+0x1e4c0>
   58740:	mov	r6, r0
   58744:	str	r0, [r5, #28]
   58748:	cmp	r0, #0
   5874c:	beq	58b18 <fputs@plt+0x479a4>
   58750:	ldr	r3, [sp, #32]
   58754:	str	r3, [sp, #72]	; 0x48
   58758:	b	588c8 <fputs@plt+0x47754>
   5875c:	ldr	r3, [sp, #92]	; 0x5c
   58760:	add	r3, r3, #1
   58764:	sub	r2, fp, #1
   58768:	mov	r1, r6
   5876c:	mov	r0, sl
   58770:	bl	2f4ec <fputs@plt+0x1e378>
   58774:	mov	r6, r0
   58778:	str	r0, [r5, #28]
   5877c:	ldrb	r3, [sl, #69]	; 0x45
   58780:	cmp	r3, #0
   58784:	beq	588d8 <fputs@plt+0x47764>
   58788:	ldr	fp, [sp, #48]	; 0x30
   5878c:	ldr	r7, [sp, #52]	; 0x34
   58790:	ldr	r9, [sp, #56]	; 0x38
   58794:	ldr	r8, [sp, #60]	; 0x3c
   58798:	b	589c0 <fputs@plt+0x4784c>
   5879c:	add	r7, r7, #1
   587a0:	add	r6, r6, #20
   587a4:	ldr	r3, [r8]
   587a8:	cmp	r7, r3
   587ac:	bge	587e8 <fputs@plt+0x47674>
   587b0:	ldr	r3, [r8, #4]
   587b4:	add	r3, r3, r6
   587b8:	ldr	r2, [r3, #4]
   587bc:	cmp	r2, #0
   587c0:	bne	5879c <fputs@plt+0x47628>
   587c4:	ldr	r1, [r3, #8]
   587c8:	mov	r0, sl
   587cc:	bl	1e9ac <fputs@plt+0xd838>
   587d0:	mov	r9, r0
   587d4:	bl	14194 <fputs@plt+0x3020>
   587d8:	ldr	r3, [r8, #4]
   587dc:	add	r3, r3, r6
   587e0:	str	r9, [r3, #4]
   587e4:	b	5879c <fputs@plt+0x47628>
   587e8:	ldr	r3, [r4, #44]	; 0x2c
   587ec:	cmp	r3, #0
   587f0:	bne	58954 <fputs@plt+0x477e0>
   587f4:	mov	r2, #0
   587f8:	ldr	r1, [r4, #32]
   587fc:	mov	r0, sl
   58800:	bl	228ec <fputs@plt+0x11778>
   58804:	mov	r2, r0
   58808:	ldr	r3, [sp, #48]	; 0x30
   5880c:	cmp	r3, #0
   58810:	beq	5899c <fputs@plt+0x47828>
   58814:	ldr	r6, [r5, #32]
   58818:	str	r6, [r5, #40]	; 0x28
   5881c:	str	r0, [r5, #32]
   58820:	mov	r2, #0
   58824:	ldr	r1, [r4, #40]	; 0x28
   58828:	mov	r0, sl
   5882c:	bl	228ec <fputs@plt+0x11778>
   58830:	mov	r2, r0
   58834:	mov	r1, r6
   58838:	mov	r0, sl
   5883c:	bl	26180 <fputs@plt+0x1500c>
   58840:	str	r0, [r5, #40]	; 0x28
   58844:	mov	r2, #0
   58848:	ldr	r1, [r4, #36]	; 0x24
   5884c:	mov	r0, sl
   58850:	bl	22280 <fputs@plt+0x1110c>
   58854:	str	r0, [r5, #36]	; 0x24
   58858:	mov	r6, #0
   5885c:	str	r6, [sp]
   58860:	ldr	r3, [r4]
   58864:	ldr	r2, [sp, #76]	; 0x4c
   58868:	mov	r1, r5
   5886c:	mov	r0, sl
   58870:	bl	265e0 <fputs@plt+0x1546c>
   58874:	ldr	r3, [r4, #8]
   58878:	and	r2, r3, #1
   5887c:	ldr	r3, [r5, #8]
   58880:	orr	r3, r3, r2
   58884:	str	r3, [r5, #8]
   58888:	ldr	r3, [r4, #56]	; 0x38
   5888c:	cmp	r3, r6
   58890:	strne	r3, [r5, #56]	; 0x38
   58894:	strne	r6, [r4, #56]	; 0x38
   58898:	ldr	r5, [r5, #48]	; 0x30
   5889c:	ldr	r4, [r4, #48]	; 0x30
   588a0:	cmp	r5, #0
   588a4:	beq	589b0 <fputs@plt+0x4783c>
   588a8:	ldr	r7, [r4, #28]
   588ac:	ldr	fp, [r7]
   588b0:	ldr	r6, [r5, #28]
   588b4:	cmp	r6, #0
   588b8:	beq	5872c <fputs@plt+0x475b8>
   588bc:	ldr	r3, [sp, #88]	; 0x58
   588c0:	ldrb	r3, [r3, #44]	; 0x2c
   588c4:	str	r3, [sp, #72]	; 0x48
   588c8:	cmp	fp, #1
   588cc:	bgt	5875c <fputs@plt+0x475e8>
   588d0:	cmp	fp, #1
   588d4:	bne	58928 <fputs@plt+0x477b4>
   588d8:	ldr	r3, [sp, #80]	; 0x50
   588dc:	add	r8, r6, r3
   588e0:	add	r7, r7, #8
   588e4:	ldr	r9, [sp, #28]
   588e8:	ldr	r1, [r8, #60]	; 0x3c
   588ec:	mov	r0, sl
   588f0:	bl	21b1c <fputs@plt+0x109a8>
   588f4:	ldr	r2, [sp, #44]	; 0x2c
   588f8:	mov	r1, r7
   588fc:	add	r0, r8, #8
   58900:	bl	10fdc <memcpy@plt>
   58904:	ldr	r2, [sp, #44]	; 0x2c
   58908:	mov	r1, #0
   5890c:	mov	r0, r7
   58910:	bl	10f40 <memset@plt>
   58914:	add	r9, r9, #1
   58918:	add	r8, r8, #72	; 0x48
   5891c:	add	r7, r7, #72	; 0x48
   58920:	cmp	fp, r9
   58924:	bgt	588e8 <fputs@plt+0x47774>
   58928:	ldr	r3, [sp, #84]	; 0x54
   5892c:	add	r6, r6, r3
   58930:	ldr	r3, [sp, #72]	; 0x48
   58934:	strb	r3, [r6, #44]	; 0x2c
   58938:	ldr	r8, [r5]
   5893c:	ldr	r3, [r8]
   58940:	cmp	r3, #0
   58944:	ble	587e8 <fputs@plt+0x47674>
   58948:	ldr	r6, [sp, #64]	; 0x40
   5894c:	ldr	r7, [sp, #28]
   58950:	b	587b0 <fputs@plt+0x4763c>
   58954:	ldr	r2, [r3]
   58958:	cmp	r2, #0
   5895c:	ble	5898c <fputs@plt+0x47818>
   58960:	ldr	r1, [sp, #64]	; 0x40
   58964:	ldr	r2, [sp, #28]
   58968:	ldr	r0, [r3, #4]
   5896c:	add	r0, r0, r1
   58970:	mov	ip, #0
   58974:	strh	ip, [r0, #16]
   58978:	add	r2, r2, #1
   5897c:	add	r1, r1, #20
   58980:	ldr	r0, [r3]
   58984:	cmp	r2, r0
   58988:	blt	58968 <fputs@plt+0x477f4>
   5898c:	str	r3, [r5, #44]	; 0x2c
   58990:	mov	r3, #0
   58994:	str	r3, [r4, #44]	; 0x2c
   58998:	b	587f4 <fputs@plt+0x47680>
   5899c:	ldr	r1, [r5, #32]
   589a0:	mov	r0, sl
   589a4:	bl	26180 <fputs@plt+0x1500c>
   589a8:	str	r0, [r5, #32]
   589ac:	b	58858 <fputs@plt+0x476e4>
   589b0:	ldr	fp, [sp, #48]	; 0x30
   589b4:	ldr	r7, [sp, #52]	; 0x34
   589b8:	ldr	r9, [sp, #56]	; 0x38
   589bc:	ldr	r8, [sp, #60]	; 0x3c
   589c0:	ldr	r1, [sp, #68]	; 0x44
   589c4:	mov	r0, sl
   589c8:	bl	25c30 <fputs@plt+0x14abc>
   589cc:	cmp	fp, #0
   589d0:	mvneq	r6, #0
   589d4:	beq	589f0 <fputs@plt+0x4787c>
   589d8:	ldr	r3, [r8, #8]
   589dc:	orr	r3, r3, #8
   589e0:	str	r3, [r8, #8]
   589e4:	mov	r3, #1
   589e8:	str	r3, [sp, #36]	; 0x24
   589ec:	mvn	r6, #0
   589f0:	ldr	fp, [r8, #28]
   589f4:	ldrb	r3, [r7, #69]	; 0x45
   589f8:	cmp	r3, #0
   589fc:	bne	5ae38 <fputs@plt+0x49cc4>
   58a00:	ldr	r3, [sp, #24]
   58a04:	ldrb	r3, [r3]
   58a08:	cmp	r3, #8
   58a0c:	ldrhi	r3, [r8, #44]	; 0x2c
   58a10:	strhi	r3, [sp, #244]	; 0xf4
   58a14:	add	r6, r6, #1
   58a18:	ldr	r3, [r8, #48]	; 0x30
   58a1c:	cmp	r3, #0
   58a20:	bne	58b5c <fputs@plt+0x479e8>
   58a24:	ldr	r3, [fp]
   58a28:	cmp	r3, r6
   58a2c:	ble	58b50 <fputs@plt+0x479dc>
   58a30:	add	r3, r6, r6, lsl #3
   58a34:	add	r3, fp, r3, lsl #3
   58a38:	ldr	r1, [r3, #28]
   58a3c:	ldr	r3, [r3, #24]
   58a40:	cmp	r1, #0
   58a44:	beq	58a14 <fputs@plt+0x478a0>
   58a48:	ldrsh	r2, [r3, #34]	; 0x22
   58a4c:	ldr	r0, [r1]
   58a50:	ldr	r0, [r0]
   58a54:	cmp	r2, r0
   58a58:	bne	584d8 <fputs@plt+0x47364>
   58a5c:	ldr	sl, [r9]
   58a60:	ldrh	r3, [sl, #64]	; 0x40
   58a64:	tst	r3, #1
   58a68:	bne	589f0 <fputs@plt+0x4787c>
   58a6c:	ldr	r3, [r1, #8]
   58a70:	ldr	r4, [r8, #28]
   58a74:	ands	fp, r3, #8
   58a78:	beq	58acc <fputs@plt+0x47958>
   58a7c:	ldr	r3, [sp, #36]	; 0x24
   58a80:	cmp	r3, #0
   58a84:	bne	589f0 <fputs@plt+0x4787c>
   58a88:	ldr	r3, [r4]
   58a8c:	cmp	r3, #1
   58a90:	bgt	589f0 <fputs@plt+0x4787c>
   58a94:	ldr	r3, [r8, #32]
   58a98:	cmp	r3, #0
   58a9c:	beq	58aac <fputs@plt+0x47938>
   58aa0:	ldr	r3, [r3, #4]
   58aa4:	tst	r3, #2097152	; 0x200000
   58aa8:	bne	589f0 <fputs@plt+0x4787c>
   58aac:	ldr	r0, [r8]
   58ab0:	bl	18644 <fputs@plt+0x74d0>
   58ab4:	tst	r0, #2097152	; 0x200000
   58ab8:	bne	589f0 <fputs@plt+0x4787c>
   58abc:	ldr	r0, [r8, #44]	; 0x2c
   58ac0:	bl	18644 <fputs@plt+0x74d0>
   58ac4:	tst	r0, #2097152	; 0x200000
   58ac8:	bne	589f0 <fputs@plt+0x4787c>
   58acc:	add	r3, r6, r6, lsl #3
   58ad0:	add	r3, r4, r3, lsl #3
   58ad4:	ldr	r5, [r3, #28]
   58ad8:	ldr	r3, [r5, #56]	; 0x38
   58adc:	cmp	r3, #0
   58ae0:	beq	5b634 <fputs@plt+0x4a4c0>
   58ae4:	ldr	r2, [r8, #56]	; 0x38
   58ae8:	cmp	r2, #0
   58aec:	bne	589f0 <fputs@plt+0x4787c>
   58af0:	ldr	r2, [r5, #60]	; 0x3c
   58af4:	cmp	r2, #0
   58af8:	bne	589f0 <fputs@plt+0x4787c>
   58afc:	ldr	r2, [r8, #8]
   58b00:	adds	r3, r3, #0
   58b04:	movne	r3, #1
   58b08:	ubfx	r1, r2, #7, #1
   58b0c:	tst	r3, r1
   58b10:	bne	589f0 <fputs@plt+0x4787c>
   58b14:	b	5b64c <fputs@plt+0x4a4d8>
   58b18:	ldr	fp, [sp, #48]	; 0x30
   58b1c:	ldr	r7, [sp, #52]	; 0x34
   58b20:	ldr	r9, [sp, #56]	; 0x38
   58b24:	ldr	r8, [sp, #60]	; 0x3c
   58b28:	b	589c0 <fputs@plt+0x4784c>
   58b2c:	ldr	r3, [sp, #28]
   58b30:	str	r3, [sp, #36]	; 0x24
   58b34:	b	589f0 <fputs@plt+0x4787c>
   58b38:	ldr	r3, [sp, #28]
   58b3c:	str	r3, [sp, #36]	; 0x24
   58b40:	b	589f0 <fputs@plt+0x4787c>
   58b44:	ldr	r3, [sp, #28]
   58b48:	str	r3, [sp, #36]	; 0x24
   58b4c:	b	589f0 <fputs@plt+0x4787c>
   58b50:	mov	sl, r7
   58b54:	ldr	r7, [sp, #40]	; 0x28
   58b58:	b	58b64 <fputs@plt+0x479f0>
   58b5c:	mov	sl, r7
   58b60:	ldr	r7, [sp, #40]	; 0x28
   58b64:	mov	r0, r9
   58b68:	bl	2de28 <fputs@plt+0x1ccb4>
   58b6c:	subs	r3, r0, #0
   58b70:	str	r3, [sp, #32]
   58b74:	beq	58418 <fputs@plt+0x472a4>
   58b78:	ldr	r4, [r8, #48]	; 0x30
   58b7c:	cmp	r4, #0
   58b80:	bne	58ba0 <fputs@plt+0x47a2c>
   58b84:	ldr	r3, [fp]
   58b88:	cmp	r3, #0
   58b8c:	ble	59ab0 <fputs@plt+0x4893c>
   58b90:	mov	r5, fp
   58b94:	ldr	r4, [sp, #28]
   58b98:	str	r7, [sp, #44]	; 0x2c
   58b9c:	b	59920 <fputs@plt+0x487ac>
   58ba0:	ldr	r3, [r9]
   58ba4:	str	r3, [sp, #36]	; 0x24
   58ba8:	ldr	r1, [sp, #24]
   58bac:	ldrd	r2, [r1]
   58bb0:	strd	r2, [sp, #124]	; 0x7c
   58bb4:	ldrd	r2, [r1, #8]
   58bb8:	strd	r2, [sp, #132]	; 0x84
   58bbc:	ldr	r3, [r1, #16]
   58bc0:	str	r3, [sp, #140]	; 0x8c
   58bc4:	ldr	sl, [r4, #44]	; 0x2c
   58bc8:	cmp	sl, #0
   58bcc:	bne	58c00 <fputs@plt+0x47a8c>
   58bd0:	ldr	fp, [r4, #56]	; 0x38
   58bd4:	cmp	fp, #0
   58bd8:	beq	58c4c <fputs@plt+0x47ad8>
   58bdc:	ldrb	r0, [r8, #4]
   58be0:	bl	1a40c <fputs@plt+0x9298>
   58be4:	mov	r2, r0
   58be8:	movw	r1, #53708	; 0xd1cc
   58bec:	movt	r1, #8
   58bf0:	mov	r0, r9
   58bf4:	bl	3907c <fputs@plt+0x27f08>
   58bf8:	mov	r5, #1
   58bfc:	b	58c24 <fputs@plt+0x47ab0>
   58c00:	ldrb	r0, [r8, #4]
   58c04:	bl	1a40c <fputs@plt+0x9298>
   58c08:	mov	r2, r0
   58c0c:	movw	r1, #53660	; 0xd19c
   58c10:	movt	r1, #8
   58c14:	mov	r0, r9
   58c18:	bl	3907c <fputs@plt+0x27f08>
   58c1c:	mov	sl, #0
   58c20:	mov	r5, #1
   58c24:	ldr	r3, [sp, #132]	; 0x84
   58c28:	ldr	r2, [sp, #24]
   58c2c:	str	r3, [r2, #8]
   58c30:	ldr	r3, [sp, #136]	; 0x88
   58c34:	str	r3, [r2, #12]
   58c38:	mov	r1, sl
   58c3c:	ldr	r0, [sp, #36]	; 0x24
   58c40:	bl	25c30 <fputs@plt+0x14abc>
   58c44:	str	r7, [r9, #468]	; 0x1d4
   58c48:	b	58354 <fputs@plt+0x471e0>
   58c4c:	mov	r0, r9
   58c50:	bl	2de28 <fputs@plt+0x1ccb4>
   58c54:	str	r0, [sp, #32]
   58c58:	ldrb	r3, [sp, #124]	; 0x7c
   58c5c:	cmp	r3, #12
   58c60:	beq	58ccc <fputs@plt+0x47b58>
   58c64:	ldr	r3, [r8, #8]
   58c68:	tst	r3, #512	; 0x200
   58c6c:	bne	58cec <fputs@plt+0x47b78>
   58c70:	tst	r3, #8192	; 0x2000
   58c74:	bne	58d14 <fputs@plt+0x47ba0>
   58c78:	ldr	sl, [r8, #44]	; 0x2c
   58c7c:	cmp	sl, #0
   58c80:	bne	58d94 <fputs@plt+0x47c20>
   58c84:	ldrb	r3, [r8, #4]
   58c88:	cmp	r3, #116	; 0x74
   58c8c:	beq	590b4 <fputs@plt+0x47f40>
   58c90:	cmp	r3, #117	; 0x75
   58c94:	beq	59238 <fputs@plt+0x480c4>
   58c98:	cmp	r3, #115	; 0x73
   58c9c:	beq	59238 <fputs@plt+0x480c4>
   58ca0:	ldr	r6, [r9, #72]	; 0x48
   58ca4:	add	r3, r6, #2
   58ca8:	str	r3, [r9, #72]	; 0x48
   58cac:	mov	r3, #0
   58cb0:	mov	r2, r6
   58cb4:	mov	r1, #57	; 0x39
   58cb8:	ldr	r0, [sp, #32]
   58cbc:	bl	2e4d0 <fputs@plt+0x1d35c>
   58cc0:	str	r0, [r8, #20]
   58cc4:	mov	r3, r8
   58cc8:	b	59488 <fputs@plt+0x48314>
   58ccc:	ldr	r3, [r8]
   58cd0:	ldr	r3, [r3]
   58cd4:	ldr	r2, [sp, #128]	; 0x80
   58cd8:	mov	r1, #57	; 0x39
   58cdc:	bl	2e4d0 <fputs@plt+0x1d35c>
   58ce0:	mov	r3, #14
   58ce4:	strb	r3, [sp, #124]	; 0x7c
   58ce8:	b	58c64 <fputs@plt+0x47af0>
   58cec:	ldr	r3, [r8, #48]	; 0x30
   58cf0:	cmp	r3, #0
   58cf4:	beq	5ae4c <fputs@plt+0x49cd8>
   58cf8:	mov	r4, #1
   58cfc:	add	r4, r4, #1
   58d00:	ldr	r2, [r3, #48]	; 0x30
   58d04:	cmp	r2, #0
   58d08:	beq	5ae54 <fputs@plt+0x49ce0>
   58d0c:	mov	r3, r2
   58d10:	b	58cfc <fputs@plt+0x47b88>
   58d14:	add	r2, sp, #124	; 0x7c
   58d18:	mov	r1, r8
   58d1c:	mov	r0, r9
   58d20:	bl	64cac <fputs@plt+0x53b38>
   58d24:	ldr	r5, [sp, #28]
   58d28:	str	r5, [sp, #40]	; 0x28
   58d2c:	str	r5, [sp, #44]	; 0x2c
   58d30:	mov	sl, fp
   58d34:	ldrb	r1, [r8, #4]
   58d38:	subs	r3, r1, #116	; 0x74
   58d3c:	movne	r3, #1
   58d40:	str	r3, [sp]
   58d44:	ldr	r3, [sp, #40]	; 0x28
   58d48:	ldr	r2, [sp, #44]	; 0x2c
   58d4c:	mov	r0, r9
   58d50:	bl	43168 <fputs@plt+0x31ff4>
   58d54:	ldr	r3, [r8, #8]
   58d58:	tst	r3, #16
   58d5c:	beq	58c24 <fputs@plt+0x47ab0>
   58d60:	ldr	r3, [r8]
   58d64:	ldr	r6, [r3]
   58d68:	mov	r2, #1
   58d6c:	mov	r1, r6
   58d70:	ldr	r0, [sp, #36]	; 0x24
   58d74:	bl	1d510 <fputs@plt+0xc39c>
   58d78:	subs	r4, r0, #0
   58d7c:	moveq	r5, #7
   58d80:	beq	58c24 <fputs@plt+0x47ab0>
   58d84:	cmp	r6, #0
   58d88:	ble	59700 <fputs@plt+0x4858c>
   58d8c:	add	fp, r4, #16
   58d90:	b	596d4 <fputs@plt+0x48560>
   58d94:	ldr	r5, [r9]
   58d98:	str	r5, [sp, #36]	; 0x24
   58d9c:	ldr	r3, [r9, #8]
   58da0:	mov	r4, r3
   58da4:	str	r3, [sp, #32]
   58da8:	mov	r0, r3
   58dac:	bl	2dc2c <fputs@plt+0x1cab8>
   58db0:	str	r0, [sp, #40]	; 0x28
   58db4:	mov	r0, r4
   58db8:	bl	2dc2c <fputs@plt+0x1cab8>
   58dbc:	str	r0, [sp, #56]	; 0x38
   58dc0:	ldrb	r3, [r8, #4]
   58dc4:	str	r3, [sp, #44]	; 0x2c
   58dc8:	ldr	sl, [r8, #48]	; 0x30
   58dcc:	ldr	r6, [r8, #44]	; 0x2c
   58dd0:	ldr	r4, [r6]
   58dd4:	cmp	r3, #116	; 0x74
   58dd8:	beq	5b410 <fputs@plt+0x4a29c>
   58ddc:	ldrb	r3, [r5, #69]	; 0x45
   58de0:	cmp	r3, #0
   58de4:	bne	5afb0 <fputs@plt+0x49e3c>
   58de8:	ldr	r3, [r8]
   58dec:	ldr	r3, [r3]
   58df0:	cmp	r3, #0
   58df4:	ble	5afb0 <fputs@plt+0x49e3c>
   58df8:	mov	r5, #1
   58dfc:	b	58e2c <fputs@plt+0x47cb8>
   58e00:	cmp	r4, #0
   58e04:	beq	58e68 <fputs@plt+0x47cf4>
   58e08:	add	r5, r5, #1
   58e0c:	ldr	r3, [sp, #36]	; 0x24
   58e10:	ldrb	r3, [r3, #69]	; 0x45
   58e14:	cmp	r3, #0
   58e18:	bne	5afb0 <fputs@plt+0x49e3c>
   58e1c:	ldr	r3, [r8]
   58e20:	ldr	r3, [r3]
   58e24:	cmp	r5, r3
   58e28:	bgt	5afb0 <fputs@plt+0x49e3c>
   58e2c:	ldr	r3, [r6, #4]
   58e30:	cmp	r4, #0
   58e34:	ble	58e00 <fputs@plt+0x47c8c>
   58e38:	ldrh	r2, [r3, #16]
   58e3c:	cmp	r2, r5
   58e40:	beq	58e08 <fputs@plt+0x47c94>
   58e44:	ldr	r2, [sp, #28]
   58e48:	add	r2, r2, #1
   58e4c:	add	r3, r3, #20
   58e50:	cmp	r2, r4
   58e54:	beq	58e68 <fputs@plt+0x47cf4>
   58e58:	ldrh	r1, [r3, #16]
   58e5c:	cmp	r1, r5
   58e60:	bne	58e48 <fputs@plt+0x47cd4>
   58e64:	b	58e08 <fputs@plt+0x47c94>
   58e68:	mov	r2, #0
   58e6c:	mov	r1, #132	; 0x84
   58e70:	ldr	r0, [sp, #36]	; 0x24
   58e74:	bl	1e67c <fputs@plt+0xd508>
   58e78:	subs	r2, r0, #0
   58e7c:	beq	590ac <fputs@plt+0x47f38>
   58e80:	ldr	r3, [r2, #4]
   58e84:	orr	r3, r3, #1024	; 0x400
   58e88:	str	r3, [r2, #4]
   58e8c:	str	r5, [r2, #8]
   58e90:	mov	r1, r6
   58e94:	mov	r0, r9
   58e98:	bl	2fc78 <fputs@plt+0x1eb04>
   58e9c:	subs	r6, r0, #0
   58ea0:	beq	58e08 <fputs@plt+0x47c94>
   58ea4:	ldr	r3, [r6, #4]
   58ea8:	mov	r2, #20
   58eac:	mla	r3, r2, r4, r3
   58eb0:	strh	r5, [r3, #16]
   58eb4:	add	r4, r4, #1
   58eb8:	b	58e08 <fputs@plt+0x47c94>
   58ebc:	ldr	r3, [sp, #28]
   58ec0:	str	r3, [sp, #64]	; 0x40
   58ec4:	movw	r3, #50796	; 0xc66c
   58ec8:	movt	r3, #8
   58ecc:	ldr	r2, [sl, #44]	; 0x2c
   58ed0:	mov	r1, sl
   58ed4:	mov	r0, r9
   58ed8:	bl	394dc <fputs@plt+0x28368>
   58edc:	mov	fp, r6
   58ee0:	b	5b074 <fputs@plt+0x49f00>
   58ee4:	ldr	r3, [r9, #76]	; 0x4c
   58ee8:	add	r5, r3, #1
   58eec:	add	r3, r3, #2
   58ef0:	str	r3, [sp, #68]	; 0x44
   58ef4:	str	r3, [r9, #76]	; 0x4c
   58ef8:	ldr	r2, [r8, #16]
   58efc:	cmp	r2, #0
   58f00:	addne	r2, r2, #1
   58f04:	ldreq	r2, [r8, #12]
   58f08:	mov	r3, r5
   58f0c:	mov	r1, #30
   58f10:	ldr	r0, [sp, #32]
   58f14:	bl	2e4d0 <fputs@plt+0x1d35c>
   58f18:	ldr	r3, [sp, #68]	; 0x44
   58f1c:	mov	r2, r5
   58f20:	mov	r1, #30
   58f24:	ldr	r0, [sp, #32]
   58f28:	bl	2e4d0 <fputs@plt+0x1d35c>
   58f2c:	str	r6, [sp, #84]	; 0x54
   58f30:	b	5b0b8 <fputs@plt+0x49f44>
   58f34:	ldr	r3, [sp, #40]	; 0x28
   58f38:	str	r3, [sp, #12]
   58f3c:	str	fp, [sp, #8]
   58f40:	ldr	r3, [sp, #64]	; 0x40
   58f44:	str	r3, [sp, #4]
   58f48:	ldr	r3, [sp, #80]	; 0x50
   58f4c:	str	r3, [sp]
   58f50:	ldr	r3, [sp, #24]
   58f54:	add	r2, sp, #164	; 0xa4
   58f58:	mov	r1, r8
   58f5c:	mov	r0, r9
   58f60:	bl	2e804 <fputs@plt+0x1d690>
   58f64:	str	r0, [sp, #28]
   58f68:	mov	r0, fp
   58f6c:	bl	21b8c <fputs@plt+0x10a18>
   58f70:	ldr	r3, [sp, #28]
   58f74:	ldr	r2, [sp, #80]	; 0x50
   58f78:	mov	r1, #14
   58f7c:	ldr	r0, [sp, #32]
   58f80:	bl	2e4d0 <fputs@plt+0x1d35c>
   58f84:	mov	fp, r0
   58f88:	ldr	r3, [sp, #40]	; 0x28
   58f8c:	ldr	r2, [sp, #60]	; 0x3c
   58f90:	mov	r1, #18
   58f94:	ldr	r0, [sp, #32]
   58f98:	bl	2e4d0 <fputs@plt+0x1d35c>
   58f9c:	str	r0, [sp, #68]	; 0x44
   58fa0:	mov	r1, fp
   58fa4:	ldr	r0, [sp, #32]
   58fa8:	bl	2e718 <fputs@plt+0x1d5a4>
   58fac:	ldrsh	r1, [sl, #6]
   58fb0:	ldrsh	r0, [r8, #6]
   58fb4:	bl	15734 <fputs@plt+0x45c0>
   58fb8:	strh	r0, [r8, #6]
   58fbc:	b	5b260 <fputs@plt+0x4a0ec>
   58fc0:	mov	r3, r6
   58fc4:	ldr	r2, [sp, #72]	; 0x48
   58fc8:	mov	r1, #14
   58fcc:	ldr	r0, [sp, #32]
   58fd0:	bl	2e4d0 <fputs@plt+0x1d35c>
   58fd4:	str	r0, [sp, #44]	; 0x2c
   58fd8:	ldr	r3, [sp, #40]	; 0x28
   58fdc:	ldr	r2, [sp, #48]	; 0x30
   58fe0:	mov	r1, #18
   58fe4:	ldr	r0, [sp, #32]
   58fe8:	bl	2e4d0 <fputs@plt+0x1d35c>
   58fec:	ldr	r1, [sp, #44]	; 0x2c
   58ff0:	ldr	r0, [sp, #32]
   58ff4:	bl	2e718 <fputs@plt+0x1d5a4>
   58ff8:	mov	r3, r6
   58ffc:	ldr	r2, [sp, #72]	; 0x48
   59000:	mov	r1, #14
   59004:	ldr	r6, [sp, #32]
   59008:	mov	r0, r6
   5900c:	bl	2e4d0 <fputs@plt+0x1d35c>
   59010:	str	r0, [sp, #64]	; 0x40
   59014:	mov	r3, fp
   59018:	ldr	r2, [sp, #48]	; 0x30
   5901c:	mov	r1, #18
   59020:	mov	r0, r6
   59024:	bl	2e4d0 <fputs@plt+0x1d35c>
   59028:	ldr	r1, [sp, #56]	; 0x38
   5902c:	mov	r0, r6
   59030:	bl	2e718 <fputs@plt+0x1d5a4>
   59034:	ldr	r3, [sp, #84]	; 0x54
   59038:	cmp	r3, #0
   5903c:	ldrne	r6, [sp, #64]	; 0x40
   59040:	bne	5b2c0 <fputs@plt+0x4a14c>
   59044:	mov	r3, fp
   59048:	ldr	r2, [sp, #48]	; 0x30
   5904c:	mov	r1, #18
   59050:	mov	fp, r6
   59054:	mov	r0, r6
   59058:	bl	2e4d0 <fputs@plt+0x1d35c>
   5905c:	mov	r6, r0
   59060:	ldr	r1, [sp, #56]	; 0x38
   59064:	mov	r0, fp
   59068:	bl	2e718 <fputs@plt+0x1d5a4>
   5906c:	b	5b2c0 <fputs@plt+0x4a14c>
   59070:	ldr	r3, [sp, #28]
   59074:	ldr	r2, [sp, #80]	; 0x50
   59078:	mov	r1, #14
   5907c:	ldr	r0, [sp, #32]
   59080:	bl	2e4d0 <fputs@plt+0x1d35c>
   59084:	b	5b2d0 <fputs@plt+0x4a15c>
   59088:	mov	r3, r2
   5908c:	ldr	r2, [r3, #48]	; 0x30
   59090:	cmp	r2, #0
   59094:	bne	59088 <fputs@plt+0x47f14>
   59098:	ldr	r2, [r3]
   5909c:	ldr	r1, [r3, #28]
   590a0:	mov	r0, r9
   590a4:	bl	428dc <fputs@plt+0x31768>
   590a8:	b	5b3c8 <fputs@plt+0x4a254>
   590ac:	mov	r5, #7
   590b0:	b	58c44 <fputs@plt+0x47ad0>
   590b4:	ldr	r3, [r8, #12]
   590b8:	str	r3, [r4, #12]
   590bc:	ldr	r3, [r8, #16]
   590c0:	str	r3, [r4, #16]
   590c4:	ldr	r3, [r8, #56]	; 0x38
   590c8:	str	r3, [r4, #56]	; 0x38
   590cc:	ldr	r3, [r8, #60]	; 0x3c
   590d0:	str	r3, [r4, #60]	; 0x3c
   590d4:	ldr	r3, [r9, #472]	; 0x1d8
   590d8:	str	r3, [sp, #44]	; 0x2c
   590dc:	add	r2, sp, #124	; 0x7c
   590e0:	mov	r1, r4
   590e4:	mov	r0, r9
   590e8:	bl	582ec <fputs@plt+0x47178>
   590ec:	mov	r3, #0
   590f0:	str	r3, [r8, #56]	; 0x38
   590f4:	str	r3, [r8, #60]	; 0x3c
   590f8:	subs	r5, r0, #0
   590fc:	bne	58c24 <fputs@plt+0x47ab0>
   59100:	str	r3, [r8, #48]	; 0x30
   59104:	ldr	r6, [r4, #12]
   59108:	str	r6, [r8, #12]
   5910c:	ldr	r3, [r4, #16]
   59110:	str	r3, [r8, #16]
   59114:	cmp	r6, #0
   59118:	bne	59190 <fputs@plt+0x4801c>
   5911c:	ldr	r3, [r9, #472]	; 0x1d8
   59120:	str	r3, [sp, #40]	; 0x28
   59124:	add	r2, sp, #124	; 0x7c
   59128:	mov	r1, r8
   5912c:	mov	r0, r9
   59130:	bl	582ec <fputs@plt+0x47178>
   59134:	mov	r5, r0
   59138:	ldr	sl, [r8, #48]	; 0x30
   5913c:	str	r4, [r8, #48]	; 0x30
   59140:	ldrsh	r1, [r4, #6]
   59144:	ldrsh	r0, [r8, #6]
   59148:	bl	15734 <fputs@plt+0x45c0>
   5914c:	strh	r0, [r8, #6]
   59150:	ldr	r0, [r4, #56]	; 0x38
   59154:	cmp	r0, #0
   59158:	beq	58d34 <fputs@plt+0x47bc0>
   5915c:	add	r1, sp, #164	; 0xa4
   59160:	bl	18870 <fputs@plt+0x76fc>
   59164:	cmp	r0, #0
   59168:	beq	58d34 <fputs@plt+0x47bc0>
   5916c:	ldr	r0, [sp, #164]	; 0xa4
   59170:	cmp	r0, #0
   59174:	bgt	59220 <fputs@plt+0x480ac>
   59178:	cmp	r6, #0
   5917c:	beq	58d34 <fputs@plt+0x47bc0>
   59180:	mov	r1, r6
   59184:	ldr	r0, [sp, #32]
   59188:	bl	17a4c <fputs@plt+0x68d8>
   5918c:	b	58d34 <fputs@plt+0x47bc0>
   59190:	mov	r2, r6
   59194:	mov	r1, #46	; 0x2e
   59198:	ldr	r0, [sp, #32]
   5919c:	bl	2e44c <fputs@plt+0x1d2d8>
   591a0:	mov	r6, r0
   591a4:	ldr	r3, [r8, #16]
   591a8:	cmp	r3, #0
   591ac:	bne	59204 <fputs@plt+0x48090>
   591b0:	ldr	r3, [r9, #472]	; 0x1d8
   591b4:	str	r3, [sp, #40]	; 0x28
   591b8:	add	r2, sp, #124	; 0x7c
   591bc:	mov	r1, r8
   591c0:	mov	r0, r9
   591c4:	bl	582ec <fputs@plt+0x47178>
   591c8:	mov	r5, r0
   591cc:	ldr	sl, [r8, #48]	; 0x30
   591d0:	str	r4, [r8, #48]	; 0x30
   591d4:	ldrsh	r1, [r4, #6]
   591d8:	ldrsh	r0, [r8, #6]
   591dc:	bl	15734 <fputs@plt+0x45c0>
   591e0:	strh	r0, [r8, #6]
   591e4:	ldr	r0, [r4, #56]	; 0x38
   591e8:	cmp	r0, #0
   591ec:	beq	59178 <fputs@plt+0x48004>
   591f0:	add	r1, sp, #164	; 0xa4
   591f4:	bl	18870 <fputs@plt+0x76fc>
   591f8:	cmp	r0, #0
   591fc:	beq	59178 <fputs@plt+0x48004>
   59200:	b	5916c <fputs@plt+0x47ff8>
   59204:	str	r3, [sp]
   59208:	add	r3, r3, #1
   5920c:	ldr	r2, [r8, #12]
   59210:	mov	r1, #139	; 0x8b
   59214:	ldr	r0, [sp, #32]
   59218:	bl	2dd84 <fputs@plt+0x1cc10>
   5921c:	b	591b0 <fputs@plt+0x4803c>
   59220:	asr	r1, r0, #31
   59224:	bl	157cc <fputs@plt+0x4658>
   59228:	ldrsh	r3, [r8, #6]
   5922c:	cmp	r3, r0
   59230:	strhgt	r0, [r8, #6]
   59234:	b	59178 <fputs@plt+0x48004>
   59238:	ldrb	r3, [sp, #124]	; 0x7c
   5923c:	cmp	r3, #1
   59240:	ldreq	fp, [sp, #128]	; 0x80
   59244:	bne	59400 <fputs@plt+0x4828c>
   59248:	mov	r3, #1
   5924c:	strb	r3, [sp, #164]	; 0xa4
   59250:	str	fp, [sp, #168]	; 0xa8
   59254:	mov	r3, #0
   59258:	strb	r3, [sp, #165]	; 0xa5
   5925c:	str	r3, [sp, #172]	; 0xac
   59260:	str	r3, [sp, #176]	; 0xb0
   59264:	ldr	r3, [r9, #472]	; 0x1d8
   59268:	str	r3, [sp, #44]	; 0x2c
   5926c:	add	r2, sp, #164	; 0xa4
   59270:	mov	r1, r4
   59274:	mov	r0, r9
   59278:	bl	582ec <fputs@plt+0x47178>
   5927c:	subs	r5, r0, #0
   59280:	bne	58c24 <fputs@plt+0x47ab0>
   59284:	ldrb	r3, [r8, #4]
   59288:	cmp	r3, #117	; 0x75
   5928c:	moveq	r3, #2
   59290:	movne	r3, #1
   59294:	mov	r6, #0
   59298:	str	r6, [r8, #48]	; 0x30
   5929c:	ldr	r2, [r8, #56]	; 0x38
   592a0:	str	r2, [sp, #48]	; 0x30
   592a4:	str	r6, [r8, #56]	; 0x38
   592a8:	ldr	r2, [r8, #60]	; 0x3c
   592ac:	str	r2, [sp, #52]	; 0x34
   592b0:	str	r6, [r8, #60]	; 0x3c
   592b4:	strb	r3, [sp, #164]	; 0xa4
   592b8:	ldr	r3, [r9, #472]	; 0x1d8
   592bc:	str	r3, [sp, #40]	; 0x28
   592c0:	add	r2, sp, #164	; 0xa4
   592c4:	mov	r1, r8
   592c8:	mov	r0, r9
   592cc:	bl	582ec <fputs@plt+0x47178>
   592d0:	mov	r5, r0
   592d4:	ldr	r1, [r8, #44]	; 0x2c
   592d8:	ldr	r0, [sp, #36]	; 0x24
   592dc:	bl	25cf8 <fputs@plt+0x14b84>
   592e0:	ldr	sl, [r8, #48]	; 0x30
   592e4:	str	r4, [r8, #48]	; 0x30
   592e8:	str	r6, [r8, #44]	; 0x2c
   592ec:	ldrb	r3, [r8, #4]
   592f0:	cmp	r3, #115	; 0x73
   592f4:	beq	5944c <fputs@plt+0x482d8>
   592f8:	ldr	r1, [r8, #56]	; 0x38
   592fc:	ldr	r0, [sp, #36]	; 0x24
   59300:	bl	25c4c <fputs@plt+0x14ad8>
   59304:	ldr	r3, [sp, #48]	; 0x30
   59308:	str	r3, [r8, #56]	; 0x38
   5930c:	ldr	r3, [sp, #52]	; 0x34
   59310:	str	r3, [r8, #60]	; 0x3c
   59314:	mov	r3, #0
   59318:	str	r3, [r8, #12]
   5931c:	str	r3, [r8, #16]
   59320:	ldrb	r3, [sp, #124]	; 0x7c
   59324:	cmp	r3, #1
   59328:	beq	58d34 <fputs@plt+0x47bc0>
   5932c:	cmp	r3, #9
   59330:	moveq	r3, r8
   59334:	beq	59464 <fputs@plt+0x482f0>
   59338:	ldr	r4, [sp, #32]
   5933c:	mov	r0, r4
   59340:	bl	2dc2c <fputs@plt+0x1cab8>
   59344:	mov	r6, r0
   59348:	mov	r0, r4
   5934c:	bl	2dc2c <fputs@plt+0x1cab8>
   59350:	str	r0, [sp, #48]	; 0x30
   59354:	mov	r2, r6
   59358:	mov	r1, r8
   5935c:	mov	r0, r9
   59360:	bl	5d210 <fputs@plt+0x4c09c>
   59364:	mov	r3, r6
   59368:	mov	r2, fp
   5936c:	mov	r1, #108	; 0x6c
   59370:	mov	r0, r4
   59374:	bl	2e4d0 <fputs@plt+0x1d35c>
   59378:	str	r4, [sp, #32]
   5937c:	ldr	r1, [r4, #32]
   59380:	str	r1, [sp, #52]	; 0x34
   59384:	str	r6, [sp, #16]
   59388:	ldr	r2, [sp, #48]	; 0x30
   5938c:	str	r2, [sp, #12]
   59390:	add	r3, sp, #124	; 0x7c
   59394:	str	r3, [sp, #8]
   59398:	mov	r4, #0
   5939c:	str	r4, [sp, #4]
   593a0:	str	r4, [sp]
   593a4:	mov	r3, fp
   593a8:	ldr	r2, [r8]
   593ac:	mov	r1, r8
   593b0:	mov	r0, r9
   593b4:	bl	5ddac <fputs@plt+0x4cc38>
   593b8:	ldr	r1, [sp, #48]	; 0x30
   593bc:	ldr	r0, [sp, #32]
   593c0:	bl	179c8 <fputs@plt+0x6854>
   593c4:	ldr	r3, [sp, #52]	; 0x34
   593c8:	mov	r2, fp
   593cc:	mov	r1, #7
   593d0:	ldr	r0, [sp, #32]
   593d4:	bl	2e4d0 <fputs@plt+0x1d35c>
   593d8:	mov	r1, r6
   593dc:	ldr	r6, [sp, #32]
   593e0:	mov	r0, r6
   593e4:	bl	179c8 <fputs@plt+0x6854>
   593e8:	mov	r3, r4
   593ec:	mov	r2, fp
   593f0:	mov	r1, #61	; 0x3d
   593f4:	mov	r0, r6
   593f8:	bl	2e4d0 <fputs@plt+0x1d35c>
   593fc:	b	58d34 <fputs@plt+0x47bc0>
   59400:	ldr	fp, [r9, #72]	; 0x48
   59404:	add	r3, fp, #1
   59408:	str	r3, [r9, #72]	; 0x48
   5940c:	mov	r3, #0
   59410:	mov	r2, fp
   59414:	mov	r1, #57	; 0x39
   59418:	ldr	r0, [sp, #32]
   5941c:	bl	2e4d0 <fputs@plt+0x1d35c>
   59420:	str	r0, [r8, #20]
   59424:	mov	r3, r8
   59428:	b	59430 <fputs@plt+0x482bc>
   5942c:	mov	r3, r2
   59430:	ldr	r2, [r3, #52]	; 0x34
   59434:	cmp	r2, #0
   59438:	bne	5942c <fputs@plt+0x482b8>
   5943c:	ldr	r2, [r3, #8]
   59440:	orr	r2, r2, #16
   59444:	str	r2, [r3, #8]
   59448:	b	59248 <fputs@plt+0x480d4>
   5944c:	ldrsh	r1, [r4, #6]
   59450:	ldrsh	r0, [r8, #6]
   59454:	bl	15734 <fputs@plt+0x45c0>
   59458:	strh	r0, [r8, #6]
   5945c:	b	592f8 <fputs@plt+0x48184>
   59460:	mov	r3, r2
   59464:	ldr	r2, [r3, #48]	; 0x30
   59468:	cmp	r2, #0
   5946c:	bne	59460 <fputs@plt+0x482ec>
   59470:	ldr	r2, [r3]
   59474:	ldr	r1, [r3, #28]
   59478:	mov	r0, r9
   5947c:	bl	428dc <fputs@plt+0x31768>
   59480:	b	59338 <fputs@plt+0x481c4>
   59484:	mov	r3, sl
   59488:	ldr	sl, [r3, #52]	; 0x34
   5948c:	cmp	sl, #0
   59490:	bne	59484 <fputs@plt+0x48310>
   59494:	ldr	r2, [r3, #8]
   59498:	orr	r2, r2, #16
   5949c:	str	r2, [r3, #8]
   594a0:	mov	r3, #1
   594a4:	strb	r3, [sp, #164]	; 0xa4
   594a8:	str	r6, [sp, #168]	; 0xa8
   594ac:	mov	r3, #0
   594b0:	strb	r3, [sp, #165]	; 0xa5
   594b4:	str	r3, [sp, #172]	; 0xac
   594b8:	str	r3, [sp, #176]	; 0xb0
   594bc:	ldr	r3, [r9, #472]	; 0x1d8
   594c0:	str	r3, [sp, #44]	; 0x2c
   594c4:	add	r2, sp, #164	; 0xa4
   594c8:	mov	r1, r4
   594cc:	mov	r0, r9
   594d0:	bl	582ec <fputs@plt+0x47178>
   594d4:	subs	r5, r0, #0
   594d8:	bne	58c24 <fputs@plt+0x47ab0>
   594dc:	add	r5, r6, #1
   594e0:	str	r5, [sp, #52]	; 0x34
   594e4:	mov	r3, #0
   594e8:	mov	r2, r5
   594ec:	mov	r1, #57	; 0x39
   594f0:	ldr	r0, [sp, #32]
   594f4:	bl	2e4d0 <fputs@plt+0x1d35c>
   594f8:	str	r0, [r8, #24]
   594fc:	mov	r3, #0
   59500:	str	r3, [r8, #48]	; 0x30
   59504:	ldr	fp, [r8, #56]	; 0x38
   59508:	str	r3, [r8, #56]	; 0x38
   5950c:	ldr	r2, [r8, #60]	; 0x3c
   59510:	str	r2, [sp, #48]	; 0x30
   59514:	str	r3, [r8, #60]	; 0x3c
   59518:	str	r5, [sp, #168]	; 0xa8
   5951c:	ldr	r3, [r9, #472]	; 0x1d8
   59520:	str	r3, [sp, #40]	; 0x28
   59524:	add	r2, sp, #164	; 0xa4
   59528:	mov	r1, r8
   5952c:	mov	r0, r9
   59530:	bl	582ec <fputs@plt+0x47178>
   59534:	mov	r5, r0
   59538:	ldr	sl, [r8, #48]	; 0x30
   5953c:	str	r4, [r8, #48]	; 0x30
   59540:	ldrsh	r3, [r4, #6]
   59544:	ldrsh	r2, [r8, #6]
   59548:	cmp	r2, r3
   5954c:	strhgt	r3, [r8, #6]
   59550:	ldr	r1, [r8, #56]	; 0x38
   59554:	ldr	r0, [sp, #36]	; 0x24
   59558:	bl	25c4c <fputs@plt+0x14ad8>
   5955c:	str	fp, [r8, #56]	; 0x38
   59560:	ldr	r3, [sp, #48]	; 0x30
   59564:	str	r3, [r8, #60]	; 0x3c
   59568:	ldrb	r3, [sp, #124]	; 0x7c
   5956c:	cmp	r3, #9
   59570:	moveq	r3, r8
   59574:	beq	596a0 <fputs@plt+0x4852c>
   59578:	ldr	r4, [sp, #32]
   5957c:	mov	r0, r4
   59580:	bl	2dc2c <fputs@plt+0x1cab8>
   59584:	mov	fp, r0
   59588:	mov	r0, r4
   5958c:	bl	2dc2c <fputs@plt+0x1cab8>
   59590:	str	r0, [sp, #48]	; 0x30
   59594:	mov	r2, fp
   59598:	mov	r1, r8
   5959c:	mov	r0, r9
   595a0:	bl	5d210 <fputs@plt+0x4c09c>
   595a4:	mov	r3, fp
   595a8:	mov	r2, r6
   595ac:	mov	r1, #108	; 0x6c
   595b0:	mov	r0, r4
   595b4:	bl	2e4d0 <fputs@plt+0x1d35c>
   595b8:	mov	r0, r9
   595bc:	bl	18ec4 <fputs@plt+0x7d50>
   595c0:	str	r0, [sp, #56]	; 0x38
   595c4:	mov	r3, r0
   595c8:	mov	r2, r6
   595cc:	mov	r1, #101	; 0x65
   595d0:	str	r4, [sp, #32]
   595d4:	mov	r0, r4
   595d8:	bl	2e4d0 <fputs@plt+0x1d35c>
   595dc:	str	r0, [sp, #60]	; 0x3c
   595e0:	mov	r4, #0
   595e4:	str	r4, [sp, #4]
   595e8:	ldr	r2, [sp, #56]	; 0x38
   595ec:	str	r2, [sp]
   595f0:	ldr	r3, [sp, #48]	; 0x30
   595f4:	ldr	r2, [sp, #52]	; 0x34
   595f8:	mov	r1, #68	; 0x44
   595fc:	ldr	r0, [sp, #32]
   59600:	bl	2de98 <fputs@plt+0x1cd24>
   59604:	ldr	r1, [sp, #56]	; 0x38
   59608:	mov	r0, r9
   5960c:	bl	18efc <fputs@plt+0x7d88>
   59610:	str	fp, [sp, #16]
   59614:	ldr	r1, [sp, #48]	; 0x30
   59618:	str	r1, [sp, #12]
   5961c:	add	r3, sp, #124	; 0x7c
   59620:	str	r3, [sp, #8]
   59624:	str	r4, [sp, #4]
   59628:	str	r4, [sp]
   5962c:	mov	r3, r6
   59630:	ldr	r2, [r8]
   59634:	mov	r1, r8
   59638:	mov	r0, r9
   5963c:	bl	5ddac <fputs@plt+0x4cc38>
   59640:	ldr	r1, [sp, #48]	; 0x30
   59644:	ldr	r0, [sp, #32]
   59648:	bl	179c8 <fputs@plt+0x6854>
   5964c:	ldr	r3, [sp, #60]	; 0x3c
   59650:	mov	r2, r6
   59654:	mov	r1, #7
   59658:	ldr	r0, [sp, #32]
   5965c:	bl	2e4d0 <fputs@plt+0x1d35c>
   59660:	mov	r1, fp
   59664:	ldr	fp, [sp, #32]
   59668:	mov	r0, fp
   5966c:	bl	179c8 <fputs@plt+0x6854>
   59670:	mov	r3, r4
   59674:	ldr	r2, [sp, #52]	; 0x34
   59678:	mov	r1, #61	; 0x3d
   5967c:	mov	r0, fp
   59680:	bl	2e4d0 <fputs@plt+0x1d35c>
   59684:	mov	r3, r4
   59688:	mov	r2, r6
   5968c:	mov	r1, #61	; 0x3d
   59690:	mov	r0, fp
   59694:	bl	2e4d0 <fputs@plt+0x1d35c>
   59698:	b	58d34 <fputs@plt+0x47bc0>
   5969c:	mov	r3, r2
   596a0:	ldr	r2, [r3, #48]	; 0x30
   596a4:	cmp	r2, #0
   596a8:	bne	5969c <fputs@plt+0x48528>
   596ac:	ldr	r2, [r3]
   596b0:	ldr	r1, [r3, #28]
   596b4:	mov	r0, r9
   596b8:	bl	428dc <fputs@plt+0x31768>
   596bc:	b	59578 <fputs@plt+0x48404>
   596c0:	ldr	r3, [sp, #28]
   596c4:	add	r3, r3, #1
   596c8:	str	r3, [sp, #28]
   596cc:	cmp	r6, r3
   596d0:	beq	59700 <fputs@plt+0x4858c>
   596d4:	ldr	r2, [sp, #28]
   596d8:	mov	r1, r8
   596dc:	mov	r0, r9
   596e0:	bl	3e5c8 <fputs@plt+0x2d454>
   596e4:	str	r0, [fp, #4]!
   596e8:	cmp	r0, #0
   596ec:	bne	596c0 <fputs@plt+0x4854c>
   596f0:	ldr	r3, [sp, #36]	; 0x24
   596f4:	ldr	r3, [r3, #8]
   596f8:	str	r3, [fp]
   596fc:	b	596c0 <fputs@plt+0x4854c>
   59700:	mvn	fp, #0
   59704:	str	r7, [sp, #28]
   59708:	b	59718 <fputs@plt+0x485a4>
   5970c:	ldr	r8, [r8, #48]	; 0x30
   59710:	cmp	r8, #0
   59714:	beq	5979c <fputs@plt+0x48628>
   59718:	ldr	r7, [r8, #20]
   5971c:	cmp	r7, #0
   59720:	blt	5970c <fputs@plt+0x48598>
   59724:	mov	r1, r7
   59728:	ldr	r0, [sp, #32]
   5972c:	bl	17a1c <fputs@plt+0x68a8>
   59730:	str	r6, [r0, #8]
   59734:	ldr	r3, [r4]
   59738:	add	r3, r3, #1
   5973c:	str	r3, [r4]
   59740:	mvn	r3, #5
   59744:	mov	r2, r4
   59748:	mov	r1, r7
   5974c:	ldr	r0, [sp, #32]
   59750:	bl	25534 <fputs@plt+0x143c0>
   59754:	str	fp, [r8, #20]
   59758:	ldr	r7, [r8, #24]
   5975c:	cmp	r7, #0
   59760:	blt	5970c <fputs@plt+0x48598>
   59764:	mov	r1, r7
   59768:	ldr	r0, [sp, #32]
   5976c:	bl	17a1c <fputs@plt+0x68a8>
   59770:	str	r6, [r0, #8]
   59774:	ldr	r3, [r4]
   59778:	add	r3, r3, #1
   5977c:	str	r3, [r4]
   59780:	mvn	r3, #5
   59784:	mov	r2, r4
   59788:	mov	r1, r7
   5978c:	ldr	r0, [sp, #32]
   59790:	bl	25534 <fputs@plt+0x143c0>
   59794:	str	fp, [r8, #24]
   59798:	b	5970c <fputs@plt+0x48598>
   5979c:	ldr	r7, [sp, #28]
   597a0:	mov	r0, r4
   597a4:	bl	21b8c <fputs@plt+0x10a18>
   597a8:	b	58c24 <fputs@plt+0x47ab0>
   597ac:	mov	r5, r0
   597b0:	mov	sl, fp
   597b4:	b	58c24 <fputs@plt+0x47ab0>
   597b8:	mov	r3, #0
   597bc:	str	r3, [sp, #164]	; 0xa4
   597c0:	add	r1, sp, #164	; 0xa4
   597c4:	mov	r0, r8
   597c8:	bl	18594 <fputs@plt+0x7420>
   597cc:	ldr	r3, [r9, #464]	; 0x1d0
   597d0:	ldr	r2, [sp, #164]	; 0xa4
   597d4:	add	r3, r3, r2
   597d8:	str	r3, [r9, #464]	; 0x1d0
   597dc:	ldrb	r3, [r5, #44]	; 0x2c
   597e0:	tst	r3, #32
   597e4:	beq	59964 <fputs@plt+0x487f0>
   597e8:	cmp	r4, #0
   597ec:	bne	59820 <fputs@plt+0x486ac>
   597f0:	ldr	r3, [fp]
   597f4:	cmp	r3, #1
   597f8:	beq	59808 <fputs@plt+0x48694>
   597fc:	ldrb	r3, [fp, #116]	; 0x74
   59800:	tst	r3, #10
   59804:	beq	59820 <fputs@plt+0x486ac>
   59808:	ldr	r3, [r8, #8]
   5980c:	tst	r3, #2
   59810:	bne	59820 <fputs@plt+0x486ac>
   59814:	ldrh	r3, [sl, #64]	; 0x40
   59818:	tst	r3, #256	; 0x100
   5981c:	beq	5997c <fputs@plt+0x48808>
   59820:	ldr	r3, [r9, #76]	; 0x4c
   59824:	add	r3, r3, #1
   59828:	str	r3, [r9, #76]	; 0x4c
   5982c:	str	r3, [r6, #36]	; 0x24
   59830:	mov	r2, #0
   59834:	mov	r1, #22
   59838:	ldr	r0, [sp, #32]
   5983c:	bl	2e4d0 <fputs@plt+0x1d35c>
   59840:	str	r0, [sp, #40]	; 0x28
   59844:	add	r3, r0, #1
   59848:	str	r3, [r6, #32]
   5984c:	add	r3, r4, r4, lsl #3
   59850:	add	r3, fp, r3, lsl #3
   59854:	ldrb	r3, [r3, #45]	; 0x2d
   59858:	tst	r3, #8
   5985c:	beq	59a3c <fputs@plt+0x488c8>
   59860:	ldr	r3, [r6, #52]	; 0x34
   59864:	mov	r2, #12
   59868:	strb	r2, [sp, #164]	; 0xa4
   5986c:	str	r3, [sp, #168]	; 0xa8
   59870:	mov	r3, #0
   59874:	strb	r3, [sp, #165]	; 0xa5
   59878:	mov	r3, #0
   5987c:	str	r3, [sp, #172]	; 0xac
   59880:	str	r3, [sp, #176]	; 0xb0
   59884:	ldr	r3, [r9, #472]	; 0x1d8
   59888:	strb	r3, [r6, #48]	; 0x30
   5988c:	add	r2, sp, #164	; 0xa4
   59890:	mov	r1, r7
   59894:	mov	r0, r9
   59898:	bl	582ec <fputs@plt+0x47178>
   5989c:	ldr	r3, [r6, #24]
   598a0:	ldrsh	r2, [r7, #6]
   598a4:	strh	r2, [r3, #38]	; 0x26
   598a8:	ldr	r2, [r6, #36]	; 0x24
   598ac:	mov	r1, #15
   598b0:	ldr	r7, [sp, #32]
   598b4:	mov	r0, r7
   598b8:	bl	2e44c <fputs@plt+0x1d2d8>
   598bc:	mov	r6, r0
   598c0:	ldr	r1, [sp, #40]	; 0x28
   598c4:	mov	r0, r7
   598c8:	bl	17a1c <fputs@plt+0x68a8>
   598cc:	str	r6, [r0, #4]
   598d0:	mov	r3, #0
   598d4:	strb	r3, [r9, #19]
   598d8:	mov	r3, #0
   598dc:	str	r3, [r9, #60]	; 0x3c
   598e0:	ldrb	r3, [sl, #69]	; 0x45
   598e4:	cmp	r3, #0
   598e8:	bne	5ae44 <fputs@plt+0x49cd0>
   598ec:	str	r3, [sp, #144]	; 0x90
   598f0:	add	r1, sp, #144	; 0x90
   598f4:	mov	r0, r8
   598f8:	bl	18594 <fputs@plt+0x7420>
   598fc:	ldr	r3, [r9, #464]	; 0x1d0
   59900:	ldr	r2, [sp, #144]	; 0x90
   59904:	sub	r3, r3, r2
   59908:	str	r3, [r9, #464]	; 0x1d0
   5990c:	add	r4, r4, #1
   59910:	add	r5, r5, #72	; 0x48
   59914:	ldr	r3, [fp]
   59918:	cmp	r3, r4
   5991c:	ble	59aac <fputs@plt+0x48938>
   59920:	mov	r6, r5
   59924:	ldr	r7, [r5, #28]
   59928:	cmp	r7, #0
   5992c:	beq	5990c <fputs@plt+0x48798>
   59930:	ldr	r3, [r5, #32]
   59934:	cmp	r3, #0
   59938:	beq	597b8 <fputs@plt+0x48644>
   5993c:	add	r2, r4, r4, lsl #3
   59940:	add	r2, fp, r2, lsl #3
   59944:	ldrb	r2, [r2, #45]	; 0x2d
   59948:	tst	r2, #16
   5994c:	bne	5990c <fputs@plt+0x48798>
   59950:	ldr	r2, [r5, #36]	; 0x24
   59954:	mov	r1, #14
   59958:	ldr	r0, [sp, #32]
   5995c:	bl	2e4d0 <fputs@plt+0x1d35c>
   59960:	b	5990c <fputs@plt+0x48798>
   59964:	ldr	r3, [r5, #52]	; 0x34
   59968:	ldr	r2, [r8, #32]
   5996c:	mov	r1, r7
   59970:	mov	r0, sl
   59974:	bl	26710 <fputs@plt+0x1559c>
   59978:	b	597e8 <fputs@plt+0x48674>
   5997c:	ldr	r0, [sp, #32]
   59980:	ldr	r3, [r0, #32]
   59984:	str	r3, [sp, #40]	; 0x28
   59988:	add	r6, r3, #1
   5998c:	ldr	r2, [r9, #76]	; 0x4c
   59990:	add	r2, r2, #1
   59994:	str	r2, [r9, #76]	; 0x4c
   59998:	str	r2, [fp, #36]	; 0x24
   5999c:	str	r6, [sp]
   599a0:	mov	r3, #0
   599a4:	mov	r1, #16
   599a8:	bl	2dd84 <fputs@plt+0x1cc10>
   599ac:	str	r6, [fp, #32]
   599b0:	ldr	r3, [fp, #36]	; 0x24
   599b4:	mov	r2, #13
   599b8:	strb	r2, [sp, #164]	; 0xa4
   599bc:	str	r3, [sp, #168]	; 0xa8
   599c0:	mov	r2, #0
   599c4:	strb	r2, [sp, #165]	; 0xa5
   599c8:	mov	r2, #0
   599cc:	str	r2, [sp, #172]	; 0xac
   599d0:	str	r2, [sp, #176]	; 0xb0
   599d4:	ldr	r3, [r9, #472]	; 0x1d8
   599d8:	strb	r3, [fp, #48]	; 0x30
   599dc:	add	r2, sp, #164	; 0xa4
   599e0:	mov	r1, r7
   599e4:	mov	r0, r9
   599e8:	bl	582ec <fputs@plt+0x47178>
   599ec:	ldr	r3, [fp, #24]
   599f0:	ldrsh	r2, [r7, #6]
   599f4:	strh	r2, [r3, #38]	; 0x26
   599f8:	ldrb	r3, [fp, #45]	; 0x2d
   599fc:	orr	r3, r3, #16
   59a00:	strb	r3, [fp, #45]	; 0x2d
   59a04:	ldr	r3, [sp, #172]	; 0xac
   59a08:	str	r3, [fp, #40]	; 0x28
   59a0c:	ldr	r1, [fp, #36]	; 0x24
   59a10:	ldr	r6, [sp, #32]
   59a14:	mov	r0, r6
   59a18:	bl	2e498 <fputs@plt+0x1d324>
   59a1c:	ldr	r1, [sp, #40]	; 0x28
   59a20:	mov	r0, r6
   59a24:	bl	17a4c <fputs@plt+0x68d8>
   59a28:	mov	r3, #0
   59a2c:	strb	r3, [r9, #19]
   59a30:	mov	r3, #0
   59a34:	str	r3, [r9, #60]	; 0x3c
   59a38:	b	598e0 <fputs@plt+0x4876c>
   59a3c:	mov	r0, r9
   59a40:	bl	2e468 <fputs@plt+0x1d2f4>
   59a44:	str	r0, [sp, #48]	; 0x30
   59a48:	ldr	r3, [r6, #52]	; 0x34
   59a4c:	mov	r2, #12
   59a50:	strb	r2, [sp, #164]	; 0xa4
   59a54:	str	r3, [sp, #168]	; 0xa8
   59a58:	mov	r2, #0
   59a5c:	strb	r2, [sp, #165]	; 0xa5
   59a60:	mov	r3, #0
   59a64:	str	r3, [sp, #172]	; 0xac
   59a68:	str	r3, [sp, #176]	; 0xb0
   59a6c:	ldr	r3, [r9, #472]	; 0x1d8
   59a70:	strb	r3, [r6, #48]	; 0x30
   59a74:	add	r2, sp, #164	; 0xa4
   59a78:	mov	r1, r7
   59a7c:	mov	r0, r9
   59a80:	bl	582ec <fputs@plt+0x47178>
   59a84:	ldr	r3, [r6, #24]
   59a88:	ldrsh	r2, [r7, #6]
   59a8c:	strh	r2, [r3, #38]	; 0x26
   59a90:	ldr	r3, [sp, #48]	; 0x30
   59a94:	cmp	r3, #0
   59a98:	beq	598a8 <fputs@plt+0x48734>
   59a9c:	mov	r1, r3
   59aa0:	ldr	r0, [sp, #32]
   59aa4:	bl	17a4c <fputs@plt+0x68d8>
   59aa8:	b	598a8 <fputs@plt+0x48734>
   59aac:	ldr	r7, [sp, #44]	; 0x2c
   59ab0:	ldr	r3, [r8]
   59ab4:	str	r3, [sp, #44]	; 0x2c
   59ab8:	ldr	r3, [r8, #32]
   59abc:	str	r3, [sp, #48]	; 0x30
   59ac0:	ldr	r6, [r8, #36]	; 0x24
   59ac4:	ldr	r3, [r8, #40]	; 0x28
   59ac8:	str	r3, [sp, #52]	; 0x34
   59acc:	ldr	r4, [r8, #8]
   59ad0:	and	r3, r4, #1
   59ad4:	strb	r3, [sp, #276]	; 0x114
   59ad8:	and	r3, r4, #9
   59adc:	cmp	r3, #1
   59ae0:	beq	59e98 <fputs@plt+0x48d24>
   59ae4:	ldr	r1, [sp, #244]	; 0xf4
   59ae8:	cmp	r1, #0
   59aec:	mvneq	r3, #0
   59af0:	streq	r3, [sp, #264]	; 0x108
   59af4:	beq	59b54 <fputs@plt+0x489e0>
   59af8:	ldr	r4, [sp, #44]	; 0x2c
   59afc:	ldr	r3, [r4]
   59b00:	mov	r2, #0
   59b04:	mov	r0, r9
   59b08:	bl	3e758 <fputs@plt+0x2d5e4>
   59b0c:	ldr	r2, [r9, #72]	; 0x48
   59b10:	add	r3, r2, #1
   59b14:	str	r3, [r9, #72]	; 0x48
   59b18:	str	r2, [sp, #252]	; 0xfc
   59b1c:	ldr	r3, [sp, #244]	; 0xf4
   59b20:	ldr	r3, [r3]
   59b24:	add	r3, r3, #1
   59b28:	ldr	r1, [r4]
   59b2c:	mvn	ip, #5
   59b30:	str	ip, [sp, #8]
   59b34:	str	r0, [sp, #4]
   59b38:	mov	r0, #0
   59b3c:	str	r0, [sp]
   59b40:	add	r3, r3, r1
   59b44:	mov	r1, #57	; 0x39
   59b48:	ldr	r0, [sp, #32]
   59b4c:	bl	2dee0 <fputs@plt+0x1cd6c>
   59b50:	str	r0, [sp, #264]	; 0x108
   59b54:	ldr	r3, [sp, #24]
   59b58:	ldrb	r3, [r3]
   59b5c:	cmp	r3, #12
   59b60:	beq	59ed4 <fputs@plt+0x48d60>
   59b64:	ldr	r4, [sp, #32]
   59b68:	mov	r0, r4
   59b6c:	bl	2dc2c <fputs@plt+0x1cab8>
   59b70:	mov	r2, r0
   59b74:	str	r0, [sp, #40]	; 0x28
   59b78:	mov	r3, #320	; 0x140
   59b7c:	strh	r3, [r8, #6]
   59b80:	mov	r1, r8
   59b84:	mov	r0, r9
   59b88:	bl	5d210 <fputs@plt+0x4c09c>
   59b8c:	ldr	r3, [r8, #12]
   59b90:	cmp	r3, #0
   59b94:	bne	59ba4 <fputs@plt+0x48a30>
   59b98:	ldr	r1, [sp, #264]	; 0x108
   59b9c:	cmp	r1, #0
   59ba0:	bge	59ef4 <fputs@plt+0x48d80>
   59ba4:	ldr	r3, [r8, #8]
   59ba8:	tst	r3, #1
   59bac:	moveq	r3, #0
   59bb0:	strbeq	r3, [sp, #277]	; 0x115
   59bb4:	bne	59f14 <fputs@plt+0x48da0>
   59bb8:	ldr	r3, [sp, #36]	; 0x24
   59bbc:	orrs	r3, r6, r3
   59bc0:	bne	59f7c <fputs@plt+0x48e08>
   59bc4:	ldrb	r3, [sp, #276]	; 0x114
   59bc8:	cmp	r3, #0
   59bcc:	movne	r3, #1024	; 0x400
   59bd0:	moveq	r3, #0
   59bd4:	ldrsh	r2, [r8, #6]
   59bd8:	str	r2, [sp, #8]
   59bdc:	ldr	r2, [r8, #8]
   59be0:	and	r2, r2, #16384	; 0x4000
   59be4:	orr	r3, r3, r2
   59be8:	str	r3, [sp, #4]
   59bec:	ldr	r3, [r8]
   59bf0:	str	r3, [sp]
   59bf4:	ldr	r3, [sp, #244]	; 0xf4
   59bf8:	ldr	r2, [sp, #48]	; 0x30
   59bfc:	mov	r1, fp
   59c00:	mov	r0, r9
   59c04:	bl	61284 <fputs@plt+0x50110>
   59c08:	subs	r4, r0, #0
   59c0c:	beq	58418 <fputs@plt+0x472a4>
   59c10:	ldrsh	r3, [r4, #32]
   59c14:	ldrsh	r2, [r8, #6]
   59c18:	cmp	r2, r3
   59c1c:	strhgt	r3, [r8, #6]
   59c20:	ldrb	r3, [sp, #276]	; 0x114
   59c24:	cmp	r3, #0
   59c28:	beq	59c38 <fputs@plt+0x48ac4>
   59c2c:	ldrb	r3, [r4, #42]	; 0x2a
   59c30:	cmp	r3, #0
   59c34:	strbne	r3, [sp, #277]	; 0x115
   59c38:	ldr	r3, [sp, #244]	; 0xf4
   59c3c:	cmp	r3, #0
   59c40:	beq	5b454 <fputs@plt+0x4a2e0>
   59c44:	ldrsb	r2, [r4, #38]	; 0x26
   59c48:	str	r2, [sp, #248]	; 0xf8
   59c4c:	ldr	r3, [r3]
   59c50:	cmp	r3, r2
   59c54:	moveq	r3, #0
   59c58:	streq	r3, [sp, #244]	; 0xf4
   59c5c:	beq	5b454 <fputs@plt+0x4a2e0>
   59c60:	ldr	r3, [r4, #52]	; 0x34
   59c64:	str	r3, [sp, #16]
   59c68:	ldr	r3, [r4, #48]	; 0x30
   59c6c:	str	r3, [sp, #12]
   59c70:	ldr	r3, [sp, #24]
   59c74:	str	r3, [sp, #8]
   59c78:	add	r3, sp, #276	; 0x114
   59c7c:	str	r3, [sp, #4]
   59c80:	add	r3, sp, #244	; 0xf4
   59c84:	str	r3, [sp]
   59c88:	mvn	r3, #0
   59c8c:	ldr	r2, [sp, #44]	; 0x2c
   59c90:	mov	r1, r8
   59c94:	mov	r0, r9
   59c98:	bl	5ddac <fputs@plt+0x4cc38>
   59c9c:	mov	r0, r4
   59ca0:	bl	2ebe8 <fputs@plt+0x1da74>
   59ca4:	ldrb	r3, [sp, #277]	; 0x115
   59ca8:	cmp	r3, #3
   59cac:	beq	5ab94 <fputs@plt+0x49a20>
   59cb0:	ldr	r3, [sp, #244]	; 0xf4
   59cb4:	cmp	r3, #0
   59cb8:	beq	5ad1c <fputs@plt+0x49ba8>
   59cbc:	movw	r2, #53512	; 0xd108
   59cc0:	movt	r2, #8
   59cc4:	movw	r3, #53536	; 0xd120
   59cc8:	movt	r3, #8
   59ccc:	ldr	r1, [sp, #248]	; 0xf8
   59cd0:	cmp	r1, #0
   59cd4:	movgt	r1, r2
   59cd8:	movle	r1, r3
   59cdc:	mov	r0, r9
   59ce0:	bl	4321c <fputs@plt+0x320a8>
   59ce4:	ldr	r3, [sp, #44]	; 0x2c
   59ce8:	ldr	r3, [r3]
   59cec:	str	r3, [sp, #80]	; 0x50
   59cf0:	ldr	r0, [r9, #8]
   59cf4:	str	r0, [sp, #36]	; 0x24
   59cf8:	ldr	r3, [sp, #268]	; 0x10c
   59cfc:	str	r3, [sp, #56]	; 0x38
   59d00:	bl	2dc2c <fputs@plt+0x1cab8>
   59d04:	str	r0, [sp, #72]	; 0x48
   59d08:	ldr	r4, [sp, #244]	; 0xf4
   59d0c:	ldr	r3, [sp, #24]
   59d10:	ldrb	r2, [r3]
   59d14:	str	r2, [sp, #60]	; 0x3c
   59d18:	ldr	r3, [r3, #4]
   59d1c:	str	r3, [sp, #76]	; 0x4c
   59d20:	ldr	r3, [sp, #260]	; 0x104
   59d24:	cmp	r3, #0
   59d28:	bne	5aba8 <fputs@plt+0x49a34>
   59d2c:	ldr	r3, [sp, #252]	; 0xfc
   59d30:	str	r3, [sp, #64]	; 0x40
   59d34:	ldr	r3, [sp, #60]	; 0x3c
   59d38:	and	r3, r3, #251	; 0xfb
   59d3c:	cmp	r3, #9
   59d40:	bne	5abd8 <fputs@plt+0x49a64>
   59d44:	ldr	r3, [sp, #24]
   59d48:	ldr	r3, [r3, #8]
   59d4c:	str	r3, [sp, #52]	; 0x34
   59d50:	ldr	r6, [sp, #80]	; 0x50
   59d54:	ldr	r3, [sp, #28]
   59d58:	str	r3, [sp, #68]	; 0x44
   59d5c:	ldr	r3, [r4]
   59d60:	ldr	r5, [sp, #248]	; 0xf8
   59d64:	sub	r5, r3, r5
   59d68:	ldrb	r3, [sp, #272]	; 0x110
   59d6c:	tst	r3, #1
   59d70:	beq	5ac40 <fputs@plt+0x49acc>
   59d74:	ldr	r4, [r9, #76]	; 0x4c
   59d78:	add	r4, r4, #1
   59d7c:	str	r4, [r9, #76]	; 0x4c
   59d80:	ldr	r3, [r9, #72]	; 0x48
   59d84:	str	r3, [sp, #48]	; 0x30
   59d88:	add	r3, r3, #1
   59d8c:	str	r3, [r9, #72]	; 0x48
   59d90:	ldr	r3, [sp, #260]	; 0x104
   59d94:	cmp	r3, #0
   59d98:	bne	5abf8 <fputs@plt+0x49a84>
   59d9c:	add	r3, r5, #1
   59da0:	add	r3, r3, r6
   59da4:	str	r3, [sp]
   59da8:	mov	r3, r4
   59dac:	ldr	r2, [sp, #48]	; 0x30
   59db0:	mov	r1, #60	; 0x3c
   59db4:	ldr	r0, [sp, #36]	; 0x24
   59db8:	bl	2dd84 <fputs@plt+0x1cc10>
   59dbc:	ldr	r3, [sp, #56]	; 0x38
   59dc0:	ldr	r2, [sp, #64]	; 0x40
   59dc4:	mov	r1, #106	; 0x6a
   59dc8:	ldr	r0, [sp, #36]	; 0x24
   59dcc:	bl	2e4d0 <fputs@plt+0x1d35c>
   59dd0:	add	r3, r0, #1
   59dd4:	str	r3, [sp, #84]	; 0x54
   59dd8:	ldr	r2, [sp, #72]	; 0x48
   59ddc:	ldr	r1, [r8, #16]
   59de0:	ldr	r8, [sp, #36]	; 0x24
   59de4:	mov	r0, r8
   59de8:	bl	2e77c <fputs@plt+0x1d608>
   59dec:	ldr	r3, [sp, #48]	; 0x30
   59df0:	str	r3, [sp]
   59df4:	mov	r3, r4
   59df8:	ldr	r2, [sp, #64]	; 0x40
   59dfc:	mov	r1, #100	; 0x64
   59e00:	mov	r0, r8
   59e04:	bl	2dd84 <fputs@plt+0x1cc10>
   59e08:	cmp	r6, #0
   59e0c:	ble	59e58 <fputs@plt+0x48ce4>
   59e10:	ldr	r3, [sp, #28]
   59e14:	add	r4, r5, r3
   59e18:	add	r6, r6, r5
   59e1c:	add	r6, r6, r3
   59e20:	ldr	r2, [sp, #52]	; 0x34
   59e24:	sub	r5, r2, r5
   59e28:	sub	r5, r5, r3
   59e2c:	mov	r8, #47	; 0x2f
   59e30:	add	r3, r5, r4
   59e34:	str	r3, [sp]
   59e38:	mov	r3, r4
   59e3c:	ldr	r2, [sp, #48]	; 0x30
   59e40:	mov	r1, r8
   59e44:	ldr	r0, [sp, #36]	; 0x24
   59e48:	bl	2dd84 <fputs@plt+0x1cc10>
   59e4c:	add	r4, r4, #1
   59e50:	cmp	r6, r4
   59e54:	bne	59e30 <fputs@plt+0x48cbc>
   59e58:	ldr	r3, [sp, #60]	; 0x3c
   59e5c:	cmp	r3, #11
   59e60:	beq	5ad64 <fputs@plt+0x49bf0>
   59e64:	cmp	r3, #12
   59e68:	beq	5ac80 <fputs@plt+0x49b0c>
   59e6c:	cmp	r3, #10
   59e70:	beq	5adc4 <fputs@plt+0x49c50>
   59e74:	ldr	r3, [sp, #60]	; 0x3c
   59e78:	cmp	r3, #9
   59e7c:	beq	5addc <fputs@plt+0x49c68>
   59e80:	ldr	r3, [sp, #24]
   59e84:	ldr	r2, [r3, #4]
   59e88:	mov	r1, #18
   59e8c:	ldr	r0, [sp, #36]	; 0x24
   59e90:	bl	2e44c <fputs@plt+0x1d2d8>
   59e94:	b	5acc4 <fputs@plt+0x49b50>
   59e98:	mvn	r2, #0
   59e9c:	ldr	r1, [sp, #44]	; 0x2c
   59ea0:	ldr	r0, [sp, #244]	; 0xf4
   59ea4:	bl	1ee78 <fputs@plt+0xdd04>
   59ea8:	cmp	r0, #0
   59eac:	bne	59ae4 <fputs@plt+0x48970>
   59eb0:	bic	r4, r4, #1
   59eb4:	str	r4, [r8, #8]
   59eb8:	mov	r2, #0
   59ebc:	ldr	r1, [sp, #44]	; 0x2c
   59ec0:	mov	r0, sl
   59ec4:	bl	22280 <fputs@plt+0x1110c>
   59ec8:	mov	r6, r0
   59ecc:	str	r0, [r8, #36]	; 0x24
   59ed0:	b	59ae4 <fputs@plt+0x48970>
   59ed4:	ldr	r3, [sp, #44]	; 0x2c
   59ed8:	ldr	r3, [r3]
   59edc:	ldr	r2, [sp, #24]
   59ee0:	ldr	r2, [r2, #4]
   59ee4:	mov	r1, #57	; 0x39
   59ee8:	ldr	r0, [sp, #32]
   59eec:	bl	2e4d0 <fputs@plt+0x1d35c>
   59ef0:	b	59b64 <fputs@plt+0x489f0>
   59ef4:	mov	r0, r4
   59ef8:	bl	17a1c <fputs@plt+0x68a8>
   59efc:	mov	r3, #58	; 0x3a
   59f00:	strb	r3, [r0]
   59f04:	ldrb	r3, [sp, #272]	; 0x110
   59f08:	orr	r3, r3, #1
   59f0c:	strb	r3, [sp, #272]	; 0x110
   59f10:	b	59ba4 <fputs@plt+0x48a30>
   59f14:	ldr	r4, [r9, #72]	; 0x48
   59f18:	add	r3, r4, #1
   59f1c:	str	r3, [r9, #72]	; 0x48
   59f20:	str	r4, [sp, #280]	; 0x118
   59f24:	mov	r3, #0
   59f28:	mov	r2, r3
   59f2c:	ldr	r1, [r8]
   59f30:	mov	r0, r9
   59f34:	bl	3e758 <fputs@plt+0x2d5e4>
   59f38:	mvn	r3, #5
   59f3c:	str	r3, [sp, #8]
   59f40:	str	r0, [sp, #4]
   59f44:	mov	r3, #0
   59f48:	str	r3, [sp]
   59f4c:	mov	r2, r4
   59f50:	mov	r1, #57	; 0x39
   59f54:	ldr	r4, [sp, #32]
   59f58:	mov	r0, r4
   59f5c:	bl	2dee0 <fputs@plt+0x1cd6c>
   59f60:	str	r0, [sp, #284]	; 0x11c
   59f64:	mov	r1, #8
   59f68:	mov	r0, r4
   59f6c:	bl	179f4 <fputs@plt+0x6880>
   59f70:	mov	r3, #3
   59f74:	strb	r3, [sp, #277]	; 0x115
   59f78:	b	59bb8 <fputs@plt+0x48a44>
   59f7c:	cmp	r6, #0
   59f80:	beq	5a32c <fputs@plt+0x491b8>
   59f84:	ldr	r2, [r8]
   59f88:	ldr	r3, [r2]
   59f8c:	ldr	r2, [r2, #4]
   59f90:	cmp	r3, #0
   59f94:	ble	59fac <fputs@plt+0x48e38>
   59f98:	mov	r1, #0
   59f9c:	strh	r1, [r2, #18]
   59fa0:	add	r2, r2, #20
   59fa4:	subs	r3, r3, #1
   59fa8:	bne	59f9c <fputs@plt+0x48e28>
   59fac:	ldr	r3, [r6]
   59fb0:	ldr	r2, [r6, #4]
   59fb4:	cmp	r3, #0
   59fb8:	ble	59fd0 <fputs@plt+0x48e5c>
   59fbc:	mov	r1, #0
   59fc0:	strh	r1, [r2, #18]
   59fc4:	add	r2, r2, #20
   59fc8:	subs	r3, r3, #1
   59fcc:	bne	59fc0 <fputs@plt+0x48e4c>
   59fd0:	ldrsh	r3, [r8, #6]
   59fd4:	cmp	r3, #66	; 0x42
   59fd8:	movgt	r3, #66	; 0x42
   59fdc:	strhgt	r3, [r8, #6]
   59fe0:	mvn	r2, #0
   59fe4:	ldr	r1, [sp, #244]	; 0xf4
   59fe8:	mov	r0, r6
   59fec:	bl	1ee78 <fputs@plt+0xdd04>
   59ff0:	clz	r5, r0
   59ff4:	lsr	r5, r5, #5
   59ff8:	ldr	r0, [sp, #32]
   59ffc:	bl	2dc2c <fputs@plt+0x1cab8>
   5a000:	str	r0, [sp, #56]	; 0x38
   5a004:	mov	r2, #0
   5a008:	mov	r3, #0
   5a00c:	strd	r2, [sp, #172]	; 0xac
   5a010:	strd	r2, [sp, #180]	; 0xb4
   5a014:	strd	r2, [sp, #188]	; 0xbc
   5a018:	str	r9, [sp, #164]	; 0xa4
   5a01c:	str	fp, [sp, #168]	; 0xa8
   5a020:	add	r3, sp, #196	; 0xc4
   5a024:	str	r3, [sp, #176]	; 0xb0
   5a028:	ldr	r3, [r9, #76]	; 0x4c
   5a02c:	add	r3, r3, #1
   5a030:	str	r3, [sp, #212]	; 0xd4
   5a034:	ldr	r3, [r6]
   5a038:	str	r3, [sp, #208]	; 0xd0
   5a03c:	str	r6, [sp, #220]	; 0xdc
   5a040:	ldr	r1, [sp, #44]	; 0x2c
   5a044:	add	r0, sp, #164	; 0xa4
   5a048:	bl	1d0c0 <fputs@plt+0xbf4c>
   5a04c:	ldr	r1, [sp, #244]	; 0xf4
   5a050:	add	r0, sp, #164	; 0xa4
   5a054:	bl	1d0c0 <fputs@plt+0xbf4c>
   5a058:	ldr	r3, [sp, #52]	; 0x34
   5a05c:	cmp	r3, #0
   5a060:	beq	5a070 <fputs@plt+0x48efc>
   5a064:	mov	r1, r3
   5a068:	add	r0, sp, #164	; 0xa4
   5a06c:	bl	1d078 <fputs@plt+0xbf04>
   5a070:	ldr	r3, [sp, #228]	; 0xe4
   5a074:	str	r3, [sp, #232]	; 0xe8
   5a078:	ldr	r3, [sp, #240]	; 0xf0
   5a07c:	cmp	r3, #0
   5a080:	ble	5a0c4 <fputs@plt+0x48f50>
   5a084:	ldr	r4, [sp, #28]
   5a088:	ldrh	r3, [sp, #192]	; 0xc0
   5a08c:	orr	r3, r3, #8
   5a090:	strh	r3, [sp, #192]	; 0xc0
   5a094:	ldr	r3, [sp, #236]	; 0xec
   5a098:	ldr	r3, [r3, r4, lsl #4]
   5a09c:	ldr	r1, [r3, #20]
   5a0a0:	add	r0, sp, #164	; 0xa4
   5a0a4:	bl	1d0c0 <fputs@plt+0xbf4c>
   5a0a8:	ldrh	r3, [sp, #192]	; 0xc0
   5a0ac:	bic	r3, r3, #8
   5a0b0:	strh	r3, [sp, #192]	; 0xc0
   5a0b4:	add	r4, r4, #1
   5a0b8:	ldr	r3, [sp, #240]	; 0xf0
   5a0bc:	cmp	r3, r4
   5a0c0:	bgt	5a088 <fputs@plt+0x48f14>
   5a0c4:	ldr	r2, [r9, #76]	; 0x4c
   5a0c8:	str	r2, [sp, #216]	; 0xd8
   5a0cc:	ldrb	r4, [sl, #69]	; 0x45
   5a0d0:	cmp	r4, #0
   5a0d4:	bne	58418 <fputs@plt+0x472a4>
   5a0d8:	cmp	r6, #0
   5a0dc:	beq	5a7cc <fputs@plt+0x49658>
   5a0e0:	ldr	r3, [r9, #72]	; 0x48
   5a0e4:	add	r2, r3, #1
   5a0e8:	str	r2, [r9, #72]	; 0x48
   5a0ec:	str	r3, [sp, #200]	; 0xc8
   5a0f0:	ldr	r3, [sp, #228]	; 0xe4
   5a0f4:	mov	r2, #0
   5a0f8:	mov	r1, r6
   5a0fc:	mov	r0, r9
   5a100:	bl	3e758 <fputs@plt+0x2d5e4>
   5a104:	str	r0, [sp, #96]	; 0x60
   5a108:	mvn	r3, #5
   5a10c:	str	r3, [sp, #8]
   5a110:	str	r0, [sp, #4]
   5a114:	str	r4, [sp]
   5a118:	ldr	r3, [sp, #208]	; 0xd0
   5a11c:	ldr	r2, [sp, #200]	; 0xc8
   5a120:	mov	r1, #58	; 0x3a
   5a124:	ldr	r0, [sp, #32]
   5a128:	bl	2dee0 <fputs@plt+0x1cd6c>
   5a12c:	str	r0, [sp, #108]	; 0x6c
   5a130:	ldr	r3, [r9, #76]	; 0x4c
   5a134:	add	r2, r3, #1
   5a138:	str	r2, [sp, #64]	; 0x40
   5a13c:	add	r1, r3, #2
   5a140:	str	r1, [sp, #68]	; 0x44
   5a144:	add	r0, r3, #3
   5a148:	str	r0, [sp, #60]	; 0x3c
   5a14c:	str	r0, [r9, #76]	; 0x4c
   5a150:	ldr	r0, [sp, #32]
   5a154:	bl	2dc2c <fputs@plt+0x1cab8>
   5a158:	str	r0, [sp, #76]	; 0x4c
   5a15c:	ldr	r3, [r9, #76]	; 0x4c
   5a160:	add	r2, r3, #1
   5a164:	str	r2, [sp, #72]	; 0x48
   5a168:	str	r2, [r9, #76]	; 0x4c
   5a16c:	ldr	r0, [sp, #32]
   5a170:	bl	2dc2c <fputs@plt+0x1cab8>
   5a174:	str	r0, [sp, #80]	; 0x50
   5a178:	ldr	r3, [r9, #76]	; 0x4c
   5a17c:	add	r1, r3, #1
   5a180:	str	r1, [sp, #84]	; 0x54
   5a184:	ldr	r2, [r6]
   5a188:	add	r1, r3, r2
   5a18c:	str	r1, [sp, #104]	; 0x68
   5a190:	str	r1, [r9, #76]	; 0x4c
   5a194:	add	ip, r1, #1
   5a198:	str	ip, [sp, #100]	; 0x64
   5a19c:	ldr	r3, [r6]
   5a1a0:	add	r3, r3, r1
   5a1a4:	str	r3, [r9, #76]	; 0x4c
   5a1a8:	ldr	r3, [sp, #68]	; 0x44
   5a1ac:	mov	r2, r4
   5a1b0:	mov	r1, #22
   5a1b4:	ldr	r0, [sp, #32]
   5a1b8:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a1bc:	ldr	r3, [sp, #64]	; 0x40
   5a1c0:	mov	r2, r4
   5a1c4:	mov	r1, #22
   5a1c8:	ldr	r0, [sp, #32]
   5a1cc:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a1d0:	ldr	r3, [r6]
   5a1d4:	ldr	r1, [sp, #84]	; 0x54
   5a1d8:	add	r3, r1, r3
   5a1dc:	sub	r3, r3, #1
   5a1e0:	str	r3, [sp]
   5a1e4:	mov	r3, r1
   5a1e8:	mov	r2, r4
   5a1ec:	mov	r1, #25
   5a1f0:	ldr	r4, [sp, #32]
   5a1f4:	mov	r0, r4
   5a1f8:	bl	2dd84 <fputs@plt+0x1cc10>
   5a1fc:	ldr	r3, [sp, #80]	; 0x50
   5a200:	ldr	r2, [sp, #72]	; 0x48
   5a204:	mov	r1, #14
   5a208:	mov	r0, r4
   5a20c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a210:	cmp	r5, #0
   5a214:	movne	r2, #2304	; 0x900
   5a218:	moveq	r2, #256	; 0x100
   5a21c:	mov	r3, #0
   5a220:	str	r3, [sp, #8]
   5a224:	str	r2, [sp, #4]
   5a228:	str	r3, [sp]
   5a22c:	mov	r3, r6
   5a230:	ldr	r2, [sp, #48]	; 0x30
   5a234:	mov	r1, fp
   5a238:	mov	r0, r9
   5a23c:	bl	61284 <fputs@plt+0x50110>
   5a240:	subs	r3, r0, #0
   5a244:	str	r3, [sp, #88]	; 0x58
   5a248:	beq	58418 <fputs@plt+0x472a4>
   5a24c:	ldrsb	r3, [r3, #38]	; 0x26
   5a250:	ldr	r2, [r6]
   5a254:	cmp	r2, r3
   5a258:	beq	5a50c <fputs@plt+0x49398>
   5a25c:	ldrb	r3, [sp, #276]	; 0x114
   5a260:	cmp	r3, #0
   5a264:	beq	5a38c <fputs@plt+0x49218>
   5a268:	ldr	r2, [r8, #8]
   5a26c:	and	r2, r2, #1
   5a270:	movw	r1, #53464	; 0xd0d8
   5a274:	movt	r1, #8
   5a278:	movw	r3, #53476	; 0xd0e4
   5a27c:	movt	r3, #8
   5a280:	cmp	r2, #0
   5a284:	moveq	r1, r3
   5a288:	mov	r0, r9
   5a28c:	bl	4321c <fputs@plt+0x320a8>
   5a290:	ldr	r0, [r6]
   5a294:	str	r0, [sp, #92]	; 0x5c
   5a298:	ldr	r2, [sp, #228]	; 0xe4
   5a29c:	cmp	r2, #0
   5a2a0:	ble	5a398 <fputs@plt+0x49224>
   5a2a4:	ldr	r3, [sp, #224]	; 0xe0
   5a2a8:	mov	r1, #24
   5a2ac:	mla	r2, r1, r2, r3
   5a2b0:	mov	r1, r0
   5a2b4:	ldr	r0, [r3, #12]
   5a2b8:	cmp	r0, r1
   5a2bc:	addge	r1, r1, #1
   5a2c0:	add	r3, r3, #24
   5a2c4:	cmp	r2, r3
   5a2c8:	bne	5a2b4 <fputs@plt+0x49140>
   5a2cc:	str	r1, [sp, #48]	; 0x30
   5a2d0:	ldr	r1, [sp, #48]	; 0x30
   5a2d4:	mov	r0, r9
   5a2d8:	bl	18f64 <fputs@plt+0x7df0>
   5a2dc:	mov	r4, r0
   5a2e0:	str	r0, [sp, #36]	; 0x24
   5a2e4:	mov	r0, r9
   5a2e8:	bl	18dcc <fputs@plt+0x7c58>
   5a2ec:	mov	r3, #0
   5a2f0:	str	r3, [sp]
   5a2f4:	mov	r2, r4
   5a2f8:	mov	r1, r6
   5a2fc:	mov	r0, r9
   5a300:	bl	5d58c <fputs@plt+0x4c418>
   5a304:	ldr	r3, [sp, #228]	; 0xe4
   5a308:	cmp	r3, #0
   5a30c:	ble	5a3fc <fputs@plt+0x49288>
   5a310:	ldr	r3, [sp, #28]
   5a314:	mov	r4, #0
   5a318:	str	fp, [sp, #112]	; 0x70
   5a31c:	mov	fp, r3
   5a320:	str	r5, [sp, #116]	; 0x74
   5a324:	ldr	r5, [sp, #92]	; 0x5c
   5a328:	b	5a3b8 <fputs@plt+0x49244>
   5a32c:	mov	r0, #0
   5a330:	strh	r0, [r8, #6]
   5a334:	mvn	r2, #0
   5a338:	ldr	r1, [sp, #244]	; 0xf4
   5a33c:	bl	1ee78 <fputs@plt+0xdd04>
   5a340:	clz	r5, r0
   5a344:	lsr	r5, r5, #5
   5a348:	ldr	r0, [sp, #32]
   5a34c:	bl	2dc2c <fputs@plt+0x1cab8>
   5a350:	str	r0, [sp, #56]	; 0x38
   5a354:	mov	r2, #0
   5a358:	mov	r3, #0
   5a35c:	strd	r2, [sp, #172]	; 0xac
   5a360:	strd	r2, [sp, #180]	; 0xb4
   5a364:	strd	r2, [sp, #188]	; 0xbc
   5a368:	str	r9, [sp, #164]	; 0xa4
   5a36c:	str	fp, [sp, #168]	; 0xa8
   5a370:	add	r3, sp, #196	; 0xc4
   5a374:	str	r3, [sp, #176]	; 0xb0
   5a378:	ldr	r3, [r9, #76]	; 0x4c
   5a37c:	add	r3, r3, #1
   5a380:	str	r3, [sp, #212]	; 0xd4
   5a384:	ldr	r3, [sp, #28]
   5a388:	b	5a038 <fputs@plt+0x48ec4>
   5a38c:	movw	r1, #53464	; 0xd0d8
   5a390:	movt	r1, #8
   5a394:	b	5a288 <fputs@plt+0x49114>
   5a398:	ldr	r3, [sp, #92]	; 0x5c
   5a39c:	str	r3, [sp, #48]	; 0x30
   5a3a0:	b	5a2d0 <fputs@plt+0x4915c>
   5a3a4:	add	fp, fp, #1
   5a3a8:	add	r4, r4, #24
   5a3ac:	ldr	r3, [sp, #228]	; 0xe4
   5a3b0:	cmp	r3, fp
   5a3b4:	ble	5a3f4 <fputs@plt+0x49280>
   5a3b8:	ldr	r1, [sp, #224]	; 0xe0
   5a3bc:	add	r2, r1, r4
   5a3c0:	ldr	r3, [r2, #12]
   5a3c4:	cmp	r3, r5
   5a3c8:	blt	5a3a4 <fputs@plt+0x49230>
   5a3cc:	ldr	r3, [r2, #4]
   5a3d0:	ldr	r2, [r2, #8]
   5a3d4:	ldr	r1, [r1, r4]
   5a3d8:	ldr	r0, [sp, #36]	; 0x24
   5a3dc:	add	r0, r0, r5
   5a3e0:	str	r0, [sp]
   5a3e4:	mov	r0, r9
   5a3e8:	bl	423a8 <fputs@plt+0x31234>
   5a3ec:	add	r5, r5, #1
   5a3f0:	b	5a3a4 <fputs@plt+0x49230>
   5a3f4:	ldr	fp, [sp, #112]	; 0x70
   5a3f8:	ldr	r5, [sp, #116]	; 0x74
   5a3fc:	mov	r0, r9
   5a400:	bl	18ec4 <fputs@plt+0x7d50>
   5a404:	mov	r4, r0
   5a408:	str	r0, [sp]
   5a40c:	ldr	r3, [sp, #48]	; 0x30
   5a410:	ldr	r2, [sp, #36]	; 0x24
   5a414:	mov	r1, #49	; 0x31
   5a418:	ldr	r0, [sp, #32]
   5a41c:	bl	2dd84 <fputs@plt+0x1cc10>
   5a420:	mov	r3, r4
   5a424:	ldr	r2, [sp, #200]	; 0xc8
   5a428:	mov	r1, #109	; 0x6d
   5a42c:	ldr	r0, [sp, #32]
   5a430:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a434:	mov	r1, r4
   5a438:	mov	r0, r9
   5a43c:	bl	18efc <fputs@plt+0x7d88>
   5a440:	ldr	r2, [sp, #48]	; 0x30
   5a444:	ldr	r1, [sp, #36]	; 0x24
   5a448:	mov	r0, r9
   5a44c:	bl	18fa0 <fputs@plt+0x7e2c>
   5a450:	ldr	r0, [sp, #88]	; 0x58
   5a454:	bl	2ebe8 <fputs@plt+0x1da74>
   5a458:	ldr	r2, [r9, #72]	; 0x48
   5a45c:	add	r3, r2, #1
   5a460:	str	r3, [r9, #72]	; 0x48
   5a464:	str	r2, [sp, #36]	; 0x24
   5a468:	str	r2, [sp, #204]	; 0xcc
   5a46c:	mov	r0, r9
   5a470:	bl	18ec4 <fputs@plt+0x7d50>
   5a474:	mov	r4, r0
   5a478:	ldr	r3, [sp, #48]	; 0x30
   5a47c:	str	r3, [sp]
   5a480:	mov	r3, r0
   5a484:	ldr	r2, [sp, #36]	; 0x24
   5a488:	mov	r1, #60	; 0x3c
   5a48c:	ldr	r0, [sp, #32]
   5a490:	bl	2dd84 <fputs@plt+0x1cc10>
   5a494:	ldr	r3, [sp, #56]	; 0x38
   5a498:	ldr	r2, [sp, #200]	; 0xc8
   5a49c:	mov	r1, #106	; 0x6a
   5a4a0:	ldr	r0, [sp, #32]
   5a4a4:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a4a8:	mov	r3, #1
   5a4ac:	strb	r3, [sp, #197]	; 0xc5
   5a4b0:	mov	r0, r9
   5a4b4:	bl	18dcc <fputs@plt+0x7c58>
   5a4b8:	cmp	r5, #0
   5a4bc:	beq	5b48c <fputs@plt+0x4a318>
   5a4c0:	ldrh	r3, [sl, #64]	; 0x40
   5a4c4:	tst	r3, #4
   5a4c8:	beq	5b5cc <fputs@plt+0x4a458>
   5a4cc:	ldr	r3, [sp, #32]
   5a4d0:	ldr	r3, [r3, #32]
   5a4d4:	str	r3, [sp, #48]	; 0x30
   5a4d8:	mov	r0, r9
   5a4dc:	bl	18dcc <fputs@plt+0x7c58>
   5a4e0:	cmp	r5, #0
   5a4e4:	bne	5b4a0 <fputs@plt+0x4a32c>
   5a4e8:	ldr	r3, [r6]
   5a4ec:	cmp	r3, #0
   5a4f0:	ble	5a58c <fputs@plt+0x49418>
   5a4f4:	ldr	r4, [sp, #28]
   5a4f8:	ldr	r3, [sp, #104]	; 0x68
   5a4fc:	add	r3, r3, #1
   5a500:	str	r7, [sp, #92]	; 0x5c
   5a504:	mov	r7, r3
   5a508:	b	5a560 <fputs@plt+0x493ec>
   5a50c:	cmp	r5, #0
   5a510:	bne	5b598 <fputs@plt+0x4a424>
   5a514:	ldr	r3, [sp, #32]
   5a518:	ldr	r3, [r3, #32]
   5a51c:	str	r3, [sp, #48]	; 0x30
   5a520:	mov	r0, r9
   5a524:	bl	18dcc <fputs@plt+0x7c58>
   5a528:	str	r5, [sp, #36]	; 0x24
   5a52c:	b	5a4e8 <fputs@plt+0x49374>
   5a530:	mov	r3, #1
   5a534:	strb	r3, [sp, #196]	; 0xc4
   5a538:	ldr	r1, [r6, #4]
   5a53c:	add	r3, r4, r4, lsl #2
   5a540:	add	r2, r7, r4
   5a544:	ldr	r1, [r1, r3, lsl #2]
   5a548:	mov	r0, r9
   5a54c:	bl	5d18c <fputs@plt+0x4c018>
   5a550:	add	r4, r4, #1
   5a554:	ldr	r3, [r6]
   5a558:	cmp	r3, r4
   5a55c:	ble	5a588 <fputs@plt+0x49414>
   5a560:	cmp	r5, #0
   5a564:	beq	5a530 <fputs@plt+0x493bc>
   5a568:	add	r3, r7, r4
   5a56c:	str	r3, [sp]
   5a570:	mov	r3, r4
   5a574:	ldr	r2, [sp, #36]	; 0x24
   5a578:	mov	r1, #47	; 0x2f
   5a57c:	ldr	r0, [sp, #32]
   5a580:	bl	2dd84 <fputs@plt+0x1cc10>
   5a584:	b	5a550 <fputs@plt+0x493dc>
   5a588:	ldr	r7, [sp, #92]	; 0x5c
   5a58c:	ldr	r1, [sp, #96]	; 0x60
   5a590:	cmp	r1, #0
   5a594:	beq	5a5a4 <fputs@plt+0x49430>
   5a598:	ldr	r2, [r1]
   5a59c:	add	r2, r2, #1
   5a5a0:	str	r2, [r1]
   5a5a4:	mvn	r2, #5
   5a5a8:	str	r2, [sp, #8]
   5a5ac:	ldr	r2, [sp, #96]	; 0x60
   5a5b0:	str	r2, [sp, #4]
   5a5b4:	str	r3, [sp]
   5a5b8:	ldr	r3, [sp, #100]	; 0x64
   5a5bc:	ldr	r2, [sp, #84]	; 0x54
   5a5c0:	mov	r1, #42	; 0x2a
   5a5c4:	ldr	r4, [sp, #32]
   5a5c8:	mov	r0, r4
   5a5cc:	bl	2dee0 <fputs@plt+0x1cd6c>
   5a5d0:	mov	r0, r4
   5a5d4:	ldr	r4, [r4, #32]
   5a5d8:	add	r2, r4, #1
   5a5dc:	str	r2, [sp]
   5a5e0:	mov	r3, #0
   5a5e4:	mov	r1, #43	; 0x2b
   5a5e8:	str	r0, [sp, #32]
   5a5ec:	bl	2dd84 <fputs@plt+0x1cc10>
   5a5f0:	ldr	r3, [r6]
   5a5f4:	ldr	r2, [sp, #84]	; 0x54
   5a5f8:	ldr	r1, [sp, #100]	; 0x64
   5a5fc:	mov	r0, r9
   5a600:	bl	2e7ac <fputs@plt+0x1d638>
   5a604:	ldr	r3, [sp, #76]	; 0x4c
   5a608:	ldr	r2, [sp, #60]	; 0x3c
   5a60c:	mov	r1, #14
   5a610:	ldr	r6, [sp, #32]
   5a614:	mov	r0, r6
   5a618:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a61c:	ldr	r3, [sp, #56]	; 0x38
   5a620:	ldr	r2, [sp, #68]	; 0x44
   5a624:	mov	r1, #138	; 0x8a
   5a628:	mov	r0, r6
   5a62c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a630:	ldr	r3, [sp, #80]	; 0x50
   5a634:	ldr	r2, [sp, #72]	; 0x48
   5a638:	mov	r1, #14
   5a63c:	mov	r0, r6
   5a640:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a644:	mov	r1, r4
   5a648:	mov	r0, r6
   5a64c:	bl	17a4c <fputs@plt+0x68d8>
   5a650:	add	r1, sp, #196	; 0xc4
   5a654:	mov	r0, r9
   5a658:	bl	5d750 <fputs@plt+0x4c5dc>
   5a65c:	ldr	r3, [sp, #64]	; 0x40
   5a660:	mov	r2, #1
   5a664:	mov	r1, #22
   5a668:	mov	r0, r6
   5a66c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a670:	cmp	r5, #0
   5a674:	beq	5a7b4 <fputs@plt+0x49640>
   5a678:	ldr	r3, [sp, #48]	; 0x30
   5a67c:	ldr	r2, [sp, #200]	; 0xc8
   5a680:	mov	r1, #3
   5a684:	mov	r0, r6
   5a688:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a68c:	ldr	r3, [sp, #76]	; 0x4c
   5a690:	ldr	r4, [sp, #60]	; 0x3c
   5a694:	mov	r2, r4
   5a698:	mov	r1, #14
   5a69c:	ldr	r6, [sp, #32]
   5a6a0:	mov	r0, r6
   5a6a4:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a6a8:	ldr	r1, [sp, #56]	; 0x38
   5a6ac:	mov	r0, r6
   5a6b0:	bl	2e718 <fputs@plt+0x1d5a4>
   5a6b4:	ldr	r5, [r6, #32]
   5a6b8:	ldr	r3, [sp, #68]	; 0x44
   5a6bc:	mov	r2, #1
   5a6c0:	mov	r1, #22
   5a6c4:	mov	r0, r6
   5a6c8:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a6cc:	str	r4, [sp, #60]	; 0x3c
   5a6d0:	mov	r2, r4
   5a6d4:	mov	r1, #15
   5a6d8:	mov	r0, r6
   5a6dc:	bl	2e44c <fputs@plt+0x1d2d8>
   5a6e0:	ldr	r1, [sp, #76]	; 0x4c
   5a6e4:	mov	r0, r6
   5a6e8:	bl	179c8 <fputs@plt+0x6854>
   5a6ec:	ldr	r4, [r6, #32]
   5a6f0:	add	r3, r4, #2
   5a6f4:	ldr	r2, [sp, #64]	; 0x40
   5a6f8:	mov	r1, #138	; 0x8a
   5a6fc:	mov	r0, r6
   5a700:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a704:	ldr	r2, [sp, #60]	; 0x3c
   5a708:	mov	r1, #15
   5a70c:	mov	r0, r6
   5a710:	bl	2e44c <fputs@plt+0x1d2d8>
   5a714:	add	r1, sp, #196	; 0xc4
   5a718:	mov	r0, r9
   5a71c:	bl	2e3a4 <fputs@plt+0x1d230>
   5a720:	add	r4, r4, #1
   5a724:	mov	r3, #16
   5a728:	mov	r2, r4
   5a72c:	ldr	r1, [sp, #52]	; 0x34
   5a730:	mov	r0, r9
   5a734:	bl	5f0dc <fputs@plt+0x4df68>
   5a738:	str	r5, [sp, #16]
   5a73c:	str	r4, [sp, #12]
   5a740:	ldr	r3, [sp, #24]
   5a744:	str	r3, [sp, #8]
   5a748:	add	r3, sp, #276	; 0x114
   5a74c:	str	r3, [sp, #4]
   5a750:	add	r3, sp, #244	; 0xf4
   5a754:	str	r3, [sp]
   5a758:	mvn	r3, #0
   5a75c:	ldr	r2, [r8]
   5a760:	mov	r1, r8
   5a764:	mov	r0, r9
   5a768:	bl	5ddac <fputs@plt+0x4cc38>
   5a76c:	ldr	r2, [sp, #60]	; 0x3c
   5a770:	mov	r1, #15
   5a774:	mov	r0, r6
   5a778:	bl	2e44c <fputs@plt+0x1d2d8>
   5a77c:	ldr	r1, [sp, #80]	; 0x50
   5a780:	mov	r0, r6
   5a784:	bl	179c8 <fputs@plt+0x6854>
   5a788:	add	r1, sp, #196	; 0xc4
   5a78c:	mov	r0, r9
   5a790:	bl	3fb14 <fputs@plt+0x2e9a0>
   5a794:	ldr	r2, [sp, #72]	; 0x48
   5a798:	mov	r1, #15
   5a79c:	mov	r0, r6
   5a7a0:	bl	2e44c <fputs@plt+0x1d2d8>
   5a7a4:	ldr	r1, [sp, #56]	; 0x38
   5a7a8:	ldr	r0, [sp, #32]
   5a7ac:	bl	179c8 <fputs@plt+0x6854>
   5a7b0:	b	59ca4 <fputs@plt+0x48b30>
   5a7b4:	ldr	r0, [sp, #88]	; 0x58
   5a7b8:	bl	2ebe8 <fputs@plt+0x1da74>
   5a7bc:	ldr	r1, [sp, #108]	; 0x6c
   5a7c0:	ldr	r0, [sp, #32]
   5a7c4:	bl	2546c <fputs@plt+0x142f8>
   5a7c8:	b	5a68c <fputs@plt+0x49518>
   5a7cc:	ldr	r2, [r8, #32]
   5a7d0:	cmp	r2, #0
   5a7d4:	bne	5b4c4 <fputs@plt+0x4a350>
   5a7d8:	ldr	r1, [r8]
   5a7dc:	ldr	r2, [r1]
   5a7e0:	cmp	r2, #1
   5a7e4:	bne	5b4c4 <fputs@plt+0x4a350>
   5a7e8:	ldr	r2, [r8, #28]
   5a7ec:	ldr	r0, [r2]
   5a7f0:	cmp	r0, #1
   5a7f4:	bne	5b4c4 <fputs@plt+0x4a350>
   5a7f8:	ldr	r0, [r2, #28]
   5a7fc:	str	r0, [sp, #36]	; 0x24
   5a800:	cmp	r0, #0
   5a804:	bne	5b4c4 <fputs@plt+0x4a350>
   5a808:	ldr	r5, [r2, #24]
   5a80c:	ldr	r2, [r1, #4]
   5a810:	ldr	r1, [r2]
   5a814:	ldrb	r2, [r5, #42]	; 0x2a
   5a818:	tst	r2, #16
   5a81c:	bne	5b4c4 <fputs@plt+0x4a350>
   5a820:	ldrb	r0, [r1]
   5a824:	clz	r2, r3
   5a828:	lsr	r2, r2, #5
   5a82c:	cmp	r0, #153	; 0x99
   5a830:	orrne	r2, r2, #1
   5a834:	cmp	r2, #0
   5a838:	bne	5b4c4 <fputs@plt+0x4a350>
   5a83c:	ldr	r2, [sp, #236]	; 0xec
   5a840:	ldr	r2, [r2, #4]
   5a844:	ldrh	r2, [r2, #2]
   5a848:	tst	r2, #256	; 0x100
   5a84c:	beq	5b4c4 <fputs@plt+0x4a350>
   5a850:	ldr	r2, [r1, #4]
   5a854:	tst	r2, #16
   5a858:	bne	5b4c4 <fputs@plt+0x4a350>
   5a85c:	ldr	r1, [r5, #64]	; 0x40
   5a860:	ldr	r0, [r9]
   5a864:	bl	1a280 <fputs@plt+0x910c>
   5a868:	mov	r6, r0
   5a86c:	str	r0, [sp, #60]	; 0x3c
   5a870:	ldr	r3, [r9, #72]	; 0x48
   5a874:	str	r3, [sp, #48]	; 0x30
   5a878:	add	r3, r3, #1
   5a87c:	str	r3, [r9, #72]	; 0x48
   5a880:	ldr	r4, [r5, #28]
   5a884:	mov	r1, r0
   5a888:	mov	r0, r9
   5a88c:	bl	58198 <fputs@plt+0x47024>
   5a890:	ldr	r3, [r5]
   5a894:	str	r3, [sp]
   5a898:	mov	r3, #0
   5a89c:	ldr	r2, [r5, #28]
   5a8a0:	mov	r1, r6
   5a8a4:	mov	r0, r9
   5a8a8:	bl	2db38 <fputs@plt+0x1c9c4>
   5a8ac:	ldrb	r3, [r5, #42]	; 0x2a
   5a8b0:	tst	r3, #32
   5a8b4:	bne	5a974 <fputs@plt+0x49800>
   5a8b8:	ldr	r3, [r5, #8]
   5a8bc:	cmp	r3, #0
   5a8c0:	ldrne	r6, [sp, #36]	; 0x24
   5a8c4:	bne	5aa64 <fputs@plt+0x498f0>
   5a8c8:	mov	r3, #1
   5a8cc:	str	r3, [sp, #4]
   5a8d0:	ldr	r3, [sp, #60]	; 0x3c
   5a8d4:	str	r3, [sp]
   5a8d8:	mov	r3, r4
   5a8dc:	ldr	r6, [sp, #48]	; 0x30
   5a8e0:	mov	r2, r6
   5a8e4:	mov	r1, #54	; 0x36
   5a8e8:	ldr	r4, [sp, #32]
   5a8ec:	mov	r0, r4
   5a8f0:	bl	2de98 <fputs@plt+0x1cd24>
   5a8f4:	ldr	r3, [sp, #236]	; 0xec
   5a8f8:	ldr	r3, [r3, #8]
   5a8fc:	mov	r2, r6
   5a900:	mov	r1, #50	; 0x32
   5a904:	mov	r0, r4
   5a908:	bl	2e4d0 <fputs@plt+0x1d35c>
   5a90c:	mov	r2, r6
   5a910:	mov	r1, #61	; 0x3d
   5a914:	mov	r0, r4
   5a918:	bl	2e44c <fputs@plt+0x1d2d8>
   5a91c:	ldrb	r3, [r9, #453]	; 0x1c5
   5a920:	cmp	r3, #2
   5a924:	bne	5b53c <fputs@plt+0x4a3c8>
   5a928:	ldr	r0, [r9]
   5a92c:	ldr	r2, [r5]
   5a930:	movw	r3, #23480	; 0x5bb8
   5a934:	movt	r3, #8
   5a938:	mov	r1, r3
   5a93c:	str	r1, [sp]
   5a940:	movw	r1, #53756	; 0xd1fc
   5a944:	movt	r1, #8
   5a948:	bl	41d60 <fputs@plt+0x30bec>
   5a94c:	mvn	r3, #0
   5a950:	str	r3, [sp, #8]
   5a954:	str	r0, [sp, #4]
   5a958:	mov	r3, #0
   5a95c:	str	r3, [sp]
   5a960:	ldr	r2, [r9, #468]	; 0x1d4
   5a964:	mov	r1, #161	; 0xa1
   5a968:	ldr	r0, [r9, #8]
   5a96c:	bl	2dee0 <fputs@plt+0x1cd6c>
   5a970:	b	5b53c <fputs@plt+0x4a3c8>
   5a974:	mov	r0, r5
   5a978:	bl	191f0 <fputs@plt+0x807c>
   5a97c:	mov	r6, r0
   5a980:	ldr	r3, [r5, #8]
   5a984:	cmp	r3, #0
   5a988:	bne	5aa64 <fputs@plt+0x498f0>
   5a98c:	cmp	r6, #0
   5a990:	beq	5a8c8 <fputs@plt+0x49754>
   5a994:	ldr	r3, [r6, #44]	; 0x2c
   5a998:	str	r3, [sp, #64]	; 0x40
   5a99c:	mov	r1, r6
   5a9a0:	mov	r0, r9
   5a9a4:	bl	3b920 <fputs@plt+0x2a7ac>
   5a9a8:	mov	r4, r0
   5a9ac:	mov	r3, #1
   5a9b0:	str	r3, [sp, #4]
   5a9b4:	ldr	r2, [sp, #60]	; 0x3c
   5a9b8:	str	r2, [sp]
   5a9bc:	ldr	r3, [sp, #64]	; 0x40
   5a9c0:	ldr	r2, [sp, #48]	; 0x30
   5a9c4:	mov	r1, #54	; 0x36
   5a9c8:	ldr	r0, [sp, #32]
   5a9cc:	bl	2de98 <fputs@plt+0x1cd24>
   5a9d0:	cmp	r4, #0
   5a9d4:	beq	5a9ec <fputs@plt+0x49878>
   5a9d8:	mvn	r3, #5
   5a9dc:	mov	r2, r4
   5a9e0:	mvn	r1, #0
   5a9e4:	ldr	r0, [sp, #32]
   5a9e8:	bl	25534 <fputs@plt+0x143c0>
   5a9ec:	ldr	r3, [sp, #236]	; 0xec
   5a9f0:	ldr	r3, [r3, #8]
   5a9f4:	ldr	r2, [sp, #48]	; 0x30
   5a9f8:	mov	r1, #50	; 0x32
   5a9fc:	ldr	r4, [sp, #32]
   5aa00:	mov	r0, r4
   5aa04:	bl	2e4d0 <fputs@plt+0x1d35c>
   5aa08:	ldr	r2, [sp, #48]	; 0x30
   5aa0c:	mov	r1, #61	; 0x3d
   5aa10:	mov	r0, r4
   5aa14:	bl	2e44c <fputs@plt+0x1d2d8>
   5aa18:	ldrb	r3, [r9, #453]	; 0x1c5
   5aa1c:	cmp	r3, #2
   5aa20:	bne	5b53c <fputs@plt+0x4a3c8>
   5aa24:	ldrb	r3, [r5, #42]	; 0x2a
   5aa28:	tst	r3, #32
   5aa2c:	beq	5aa40 <fputs@plt+0x498cc>
   5aa30:	ldrb	r3, [r6, #55]	; 0x37
   5aa34:	and	r3, r3, #3
   5aa38:	cmp	r3, #2
   5aa3c:	beq	5a928 <fputs@plt+0x497b4>
   5aa40:	ldr	r0, [r9]
   5aa44:	ldr	r2, [r5]
   5aa48:	ldr	r1, [r6]
   5aa4c:	movw	r3, #53488	; 0xd0f0
   5aa50:	movt	r3, #8
   5aa54:	b	5a93c <fputs@plt+0x497c8>
   5aa58:	ldr	r3, [r3, #20]
   5aa5c:	cmp	r3, #0
   5aa60:	beq	5a98c <fputs@plt+0x49818>
   5aa64:	ldrb	r2, [r3, #55]	; 0x37
   5aa68:	tst	r2, #4
   5aa6c:	bne	5aa58 <fputs@plt+0x498e4>
   5aa70:	ldrsh	r2, [r3, #48]	; 0x30
   5aa74:	ldrsh	r1, [r5, #40]	; 0x28
   5aa78:	cmp	r1, r2
   5aa7c:	ble	5aa58 <fputs@plt+0x498e4>
   5aa80:	ldr	r1, [r3, #36]	; 0x24
   5aa84:	cmp	r1, #0
   5aa88:	bne	5aa58 <fputs@plt+0x498e4>
   5aa8c:	cmp	r6, #0
   5aa90:	moveq	r6, r3
   5aa94:	beq	5aa58 <fputs@plt+0x498e4>
   5aa98:	ldrsh	r1, [r6, #48]	; 0x30
   5aa9c:	cmp	r1, r2
   5aaa0:	movgt	r6, r3
   5aaa4:	b	5aa58 <fputs@plt+0x498e4>
   5aaa8:	cmp	r3, #1
   5aaac:	bne	5b4d8 <fputs@plt+0x4a364>
   5aab0:	ldr	r3, [sp, #236]	; 0xec
   5aab4:	ldr	r3, [r3]
   5aab8:	ldr	r5, [r3, #20]
   5aabc:	cmp	r5, #0
   5aac0:	streq	r5, [sp, #36]	; 0x24
   5aac4:	beq	5b4d8 <fputs@plt+0x4a364>
   5aac8:	ldr	r6, [r5]
   5aacc:	cmp	r6, #1
   5aad0:	bne	5b4d8 <fputs@plt+0x4a364>
   5aad4:	ldr	r2, [r5, #4]
   5aad8:	ldr	r2, [r2]
   5aadc:	ldrb	r2, [r2]
   5aae0:	cmp	r2, #154	; 0x9a
   5aae4:	bne	5b4d8 <fputs@plt+0x4a364>
   5aae8:	ldr	r3, [r3, #8]
   5aaec:	str	r3, [sp, #60]	; 0x3c
   5aaf0:	movw	r1, #53776	; 0xd210
   5aaf4:	movt	r1, #8
   5aaf8:	mov	r0, r3
   5aafc:	bl	14234 <fputs@plt+0x30c0>
   5ab00:	cmp	r0, #0
   5ab04:	bne	5ab54 <fputs@plt+0x499e0>
   5ab08:	uxtb	r4, r6
   5ab0c:	mov	r2, #0
   5ab10:	mov	r1, r5
   5ab14:	mov	r0, sl
   5ab18:	bl	22280 <fputs@plt+0x1110c>
   5ab1c:	str	r0, [sp, #36]	; 0x24
   5ab20:	ldrb	r3, [sl, #69]	; 0x45
   5ab24:	cmp	r3, #0
   5ab28:	bne	5b4d8 <fputs@plt+0x4a364>
   5ab2c:	ldr	r1, [sp, #36]	; 0x24
   5ab30:	ldr	r3, [r1, #4]
   5ab34:	subs	r2, r4, #1
   5ab38:	movne	r2, #1
   5ab3c:	strb	r2, [r3, #12]
   5ab40:	ldr	r3, [r1, #4]
   5ab44:	ldr	r3, [r3]
   5ab48:	mvn	r2, #103	; 0x67
   5ab4c:	strb	r2, [r3]
   5ab50:	b	5b4d8 <fputs@plt+0x4a364>
   5ab54:	movw	r1, #53780	; 0xd214
   5ab58:	movt	r1, #8
   5ab5c:	ldr	r0, [sp, #60]	; 0x3c
   5ab60:	bl	14234 <fputs@plt+0x30c0>
   5ab64:	cmp	r0, #0
   5ab68:	bne	5b4d8 <fputs@plt+0x4a364>
   5ab6c:	mov	r6, #2
   5ab70:	b	5ab08 <fputs@plt+0x49994>
   5ab74:	ldr	r1, [sp, #36]	; 0x24
   5ab78:	mov	r0, sl
   5ab7c:	bl	25cf8 <fputs@plt+0x14b84>
   5ab80:	b	58418 <fputs@plt+0x472a4>
   5ab84:	ldr	r1, [r4, #52]	; 0x34
   5ab88:	ldr	r0, [sp, #32]
   5ab8c:	bl	2e718 <fputs@plt+0x1d5a4>
   5ab90:	b	5b528 <fputs@plt+0x4a3b4>
   5ab94:	movw	r1, #53476	; 0xd0e4
   5ab98:	movt	r1, #8
   5ab9c:	mov	r0, r9
   5aba0:	bl	4321c <fputs@plt+0x320a8>
   5aba4:	b	59cb0 <fputs@plt+0x48b3c>
   5aba8:	ldr	r2, [sp, #256]	; 0x100
   5abac:	mov	r1, #14
   5abb0:	ldr	r5, [sp, #36]	; 0x24
   5abb4:	mov	r0, r5
   5abb8:	bl	2e4d0 <fputs@plt+0x1d35c>
   5abbc:	ldr	r1, [sp, #56]	; 0x38
   5abc0:	mov	r0, r5
   5abc4:	bl	2e718 <fputs@plt+0x1d5a4>
   5abc8:	ldr	r1, [sp, #260]	; 0x104
   5abcc:	mov	r0, r5
   5abd0:	bl	179c8 <fputs@plt+0x6854>
   5abd4:	b	59d2c <fputs@plt+0x48bb8>
   5abd8:	mov	r0, r9
   5abdc:	bl	18ec4 <fputs@plt+0x7d50>
   5abe0:	str	r0, [sp, #68]	; 0x44
   5abe4:	mov	r0, r9
   5abe8:	bl	18ec4 <fputs@plt+0x7d50>
   5abec:	str	r0, [sp, #52]	; 0x34
   5abf0:	mov	r6, #1
   5abf4:	b	59d5c <fputs@plt+0x48be8>
   5abf8:	mov	r0, r9
   5abfc:	bl	2e468 <fputs@plt+0x1d2f4>
   5ac00:	str	r0, [sp, #84]	; 0x54
   5ac04:	add	r3, r5, #1
   5ac08:	add	r3, r3, r6
   5ac0c:	str	r3, [sp]
   5ac10:	mov	r3, r4
   5ac14:	ldr	r2, [sp, #48]	; 0x30
   5ac18:	mov	r1, #60	; 0x3c
   5ac1c:	ldr	r0, [sp, #36]	; 0x24
   5ac20:	bl	2dd84 <fputs@plt+0x1cc10>
   5ac24:	ldr	r3, [sp, #84]	; 0x54
   5ac28:	cmp	r3, #0
   5ac2c:	beq	59dbc <fputs@plt+0x48c48>
   5ac30:	mov	r1, r3
   5ac34:	ldr	r0, [sp, #36]	; 0x24
   5ac38:	bl	17a4c <fputs@plt+0x68d8>
   5ac3c:	b	59dbc <fputs@plt+0x48c48>
   5ac40:	ldr	r3, [sp, #56]	; 0x38
   5ac44:	ldr	r4, [sp, #64]	; 0x40
   5ac48:	mov	r2, r4
   5ac4c:	mov	r1, #107	; 0x6b
   5ac50:	ldr	r0, [sp, #36]	; 0x24
   5ac54:	bl	2e4d0 <fputs@plt+0x1d35c>
   5ac58:	add	r3, r0, #1
   5ac5c:	str	r3, [sp, #84]	; 0x54
   5ac60:	ldr	r2, [sp, #72]	; 0x48
   5ac64:	ldr	r1, [r8, #16]
   5ac68:	ldr	r0, [sp, #36]	; 0x24
   5ac6c:	bl	2e77c <fputs@plt+0x1d608>
   5ac70:	str	r4, [sp, #48]	; 0x30
   5ac74:	mov	r3, #1
   5ac78:	str	r3, [sp, #28]
   5ac7c:	b	59e08 <fputs@plt+0x48c94>
   5ac80:	ldr	r5, [sp, #68]	; 0x44
   5ac84:	mov	r3, r5
   5ac88:	ldr	r6, [sp, #76]	; 0x4c
   5ac8c:	mov	r2, r6
   5ac90:	mov	r1, #74	; 0x4a
   5ac94:	ldr	r4, [sp, #36]	; 0x24
   5ac98:	mov	r0, r4
   5ac9c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5aca0:	str	r5, [sp]
   5aca4:	ldr	r3, [sp, #52]	; 0x34
   5aca8:	mov	r2, r6
   5acac:	mov	r1, #75	; 0x4b
   5acb0:	mov	r0, r4
   5acb4:	bl	2dd84 <fputs@plt+0x1cc10>
   5acb8:	mov	r1, #8
   5acbc:	mov	r0, r4
   5acc0:	bl	179f4 <fputs@plt+0x6880>
   5acc4:	ldr	r3, [sp, #68]	; 0x44
   5acc8:	cmp	r3, #0
   5accc:	bne	5ae0c <fputs@plt+0x49c98>
   5acd0:	ldr	r1, [sp, #72]	; 0x48
   5acd4:	ldr	r4, [sp, #36]	; 0x24
   5acd8:	mov	r0, r4
   5acdc:	bl	179c8 <fputs@plt+0x6854>
   5ace0:	ldrb	r3, [sp, #272]	; 0x110
   5ace4:	tst	r3, #1
   5ace8:	ldr	r3, [sp, #84]	; 0x54
   5acec:	ldr	r2, [sp, #64]	; 0x40
   5acf0:	movne	r1, #3
   5acf4:	movne	r0, r4
   5acf8:	moveq	r1, #7
   5acfc:	ldreq	r0, [sp, #36]	; 0x24
   5ad00:	bl	2e4d0 <fputs@plt+0x1d35c>
   5ad04:	ldr	r2, [sp, #256]	; 0x100
   5ad08:	cmp	r2, #0
   5ad0c:	bne	5ae28 <fputs@plt+0x49cb4>
   5ad10:	ldr	r1, [sp, #56]	; 0x38
   5ad14:	ldr	r0, [sp, #36]	; 0x24
   5ad18:	bl	179c8 <fputs@plt+0x6854>
   5ad1c:	ldr	r1, [sp, #40]	; 0x28
   5ad20:	ldr	r0, [sp, #32]
   5ad24:	bl	179c8 <fputs@plt+0x6854>
   5ad28:	ldr	r3, [r9, #68]	; 0x44
   5ad2c:	cmp	r3, #0
   5ad30:	movgt	r5, #1
   5ad34:	movle	r5, #0
   5ad38:	str	r7, [r9, #468]	; 0x1d4
   5ad3c:	bgt	58420 <fputs@plt+0x472ac>
   5ad40:	ldr	r3, [sp, #24]
   5ad44:	ldrb	r3, [r3]
   5ad48:	cmp	r3, #9
   5ad4c:	bne	58420 <fputs@plt+0x472ac>
   5ad50:	ldr	r2, [sp, #44]	; 0x2c
   5ad54:	mov	r1, fp
   5ad58:	mov	r0, r9
   5ad5c:	bl	428dc <fputs@plt+0x31768>
   5ad60:	b	58420 <fputs@plt+0x472ac>
   5ad64:	mov	r4, #1
   5ad68:	str	r4, [sp, #8]
   5ad6c:	ldr	r3, [sp, #24]
   5ad70:	add	r3, r3, r4
   5ad74:	str	r3, [sp, #4]
   5ad78:	ldr	r5, [sp, #68]	; 0x44
   5ad7c:	str	r5, [sp]
   5ad80:	mov	r3, r4
   5ad84:	ldr	r8, [sp, #52]	; 0x34
   5ad88:	mov	r2, r8
   5ad8c:	mov	r1, #49	; 0x31
   5ad90:	ldr	r6, [sp, #36]	; 0x24
   5ad94:	mov	r0, r6
   5ad98:	bl	2dee0 <fputs@plt+0x1cd6c>
   5ad9c:	mov	r2, r4
   5ada0:	mov	r1, r8
   5ada4:	mov	r0, r9
   5ada8:	bl	18cc4 <fputs@plt+0x7b50>
   5adac:	mov	r3, r5
   5adb0:	ldr	r2, [sp, #76]	; 0x4c
   5adb4:	mov	r1, #110	; 0x6e
   5adb8:	mov	r0, r6
   5adbc:	bl	2e4d0 <fputs@plt+0x1d35c>
   5adc0:	b	5acc4 <fputs@plt+0x49b50>
   5adc4:	mov	r3, #1
   5adc8:	ldr	r2, [sp, #76]	; 0x4c
   5adcc:	ldr	r1, [sp, #52]	; 0x34
   5add0:	mov	r0, r9
   5add4:	bl	2e7ac <fputs@plt+0x1d638>
   5add8:	b	5acc4 <fputs@plt+0x49b50>
   5addc:	ldr	r5, [sp, #80]	; 0x50
   5ade0:	mov	r3, r5
   5ade4:	ldr	r4, [sp, #24]
   5ade8:	ldr	r2, [r4, #8]
   5adec:	mov	r1, #33	; 0x21
   5adf0:	ldr	r0, [sp, #36]	; 0x24
   5adf4:	bl	2e4d0 <fputs@plt+0x1d35c>
   5adf8:	mov	r2, r5
   5adfc:	ldr	r1, [r4, #8]
   5ae00:	mov	r0, r9
   5ae04:	bl	18cc4 <fputs@plt+0x7b50>
   5ae08:	b	5acc4 <fputs@plt+0x49b50>
   5ae0c:	ldr	r1, [sp, #52]	; 0x34
   5ae10:	mov	r0, r9
   5ae14:	bl	18efc <fputs@plt+0x7d88>
   5ae18:	ldr	r1, [sp, #68]	; 0x44
   5ae1c:	mov	r0, r9
   5ae20:	bl	18efc <fputs@plt+0x7d88>
   5ae24:	b	5acd0 <fputs@plt+0x49b5c>
   5ae28:	mov	r1, #15
   5ae2c:	ldr	r0, [sp, #36]	; 0x24
   5ae30:	bl	2e44c <fputs@plt+0x1d2d8>
   5ae34:	b	5ad10 <fputs@plt+0x49b9c>
   5ae38:	mov	sl, r7
   5ae3c:	ldr	r7, [sp, #40]	; 0x28
   5ae40:	b	58418 <fputs@plt+0x472a4>
   5ae44:	ldr	r7, [sp, #44]	; 0x2c
   5ae48:	b	58418 <fputs@plt+0x472a4>
   5ae4c:	mov	r4, #1
   5ae50:	b	5ae58 <fputs@plt+0x49ce4>
   5ae54:	mov	r8, r3
   5ae58:	mov	sl, r8
   5ae5c:	mov	r6, #0
   5ae60:	ldr	r5, [sl, #48]	; 0x30
   5ae64:	str	r6, [sl, #48]	; 0x30
   5ae68:	add	r2, sp, #124	; 0x7c
   5ae6c:	mov	r1, sl
   5ae70:	mov	r0, r9
   5ae74:	bl	582ec <fputs@plt+0x47178>
   5ae78:	str	r5, [sl, #48]	; 0x30
   5ae7c:	cmp	r0, #0
   5ae80:	bne	597ac <fputs@plt+0x48638>
   5ae84:	strh	r4, [sl, #6]
   5ae88:	ldr	sl, [sl, #52]	; 0x34
   5ae8c:	cmp	sl, #0
   5ae90:	bne	5ae60 <fputs@plt+0x49cec>
   5ae94:	mov	r5, r0
   5ae98:	b	58c24 <fputs@plt+0x47ab0>
   5ae9c:	mov	r3, #0
   5aea0:	str	r3, [r8, #48]	; 0x30
   5aea4:	str	r3, [sl, #52]	; 0x34
   5aea8:	movw	r3, #50796	; 0xc66c
   5aeac:	movt	r3, #8
   5aeb0:	ldr	r2, [r8, #44]	; 0x2c
   5aeb4:	mov	r1, r8
   5aeb8:	mov	r0, r9
   5aebc:	bl	394dc <fputs@plt+0x28368>
   5aec0:	ldr	r3, [sl, #48]	; 0x30
   5aec4:	cmp	r3, #0
   5aec8:	beq	58ec4 <fputs@plt+0x47d50>
   5aecc:	ldr	r2, [sp, #40]	; 0x28
   5aed0:	mov	r1, r8
   5aed4:	mov	r0, r9
   5aed8:	bl	5d210 <fputs@plt+0x4c09c>
   5aedc:	ldr	r3, [sp, #44]	; 0x2c
   5aee0:	cmp	r3, #116	; 0x74
   5aee4:	movne	r3, #0
   5aee8:	moveq	r3, #1
   5aeec:	str	r3, [sp, #84]	; 0x54
   5aef0:	mov	fp, r6
   5aef4:	ldr	r5, [sp, #28]
   5aef8:	str	r5, [sp, #68]	; 0x44
   5aefc:	b	5b0b8 <fputs@plt+0x49f44>
   5af00:	str	r6, [r8, #44]	; 0x2c
   5af04:	mov	r2, #0
   5af08:	mov	r1, r6
   5af0c:	ldr	r0, [r9]
   5af10:	bl	22280 <fputs@plt+0x1110c>
   5af14:	str	r0, [sl, #44]	; 0x2c
   5af18:	ldr	r3, [sp, #52]	; 0x34
   5af1c:	str	r3, [sp, #76]	; 0x4c
   5af20:	ldr	r3, [r8]
   5af24:	ldr	fp, [r3]
   5af28:	ldr	r2, [r9, #76]	; 0x4c
   5af2c:	add	r1, r2, #1
   5af30:	str	r1, [sp, #64]	; 0x40
   5af34:	add	r3, fp, #1
   5af38:	add	r3, r3, r2
   5af3c:	str	r3, [r9, #76]	; 0x4c
   5af40:	mov	r3, r1
   5af44:	mov	r2, #0
   5af48:	mov	r1, #22
   5af4c:	ldr	r0, [sp, #32]
   5af50:	bl	2e4d0 <fputs@plt+0x1d35c>
   5af54:	mov	r2, #1
   5af58:	mov	r1, fp
   5af5c:	ldr	r0, [sp, #36]	; 0x24
   5af60:	bl	1d510 <fputs@plt+0xc39c>
   5af64:	subs	r6, r0, #0
   5af68:	beq	5ae9c <fputs@plt+0x49d28>
   5af6c:	add	r3, r6, #20
   5af70:	str	r3, [sp, #48]	; 0x30
   5af74:	ldr	r5, [sp, #28]
   5af78:	cmp	fp, r5
   5af7c:	ble	5ae9c <fputs@plt+0x49d28>
   5af80:	mov	r2, r5
   5af84:	mov	r1, r8
   5af88:	mov	r0, r9
   5af8c:	bl	3e5c8 <fputs@plt+0x2d454>
   5af90:	ldr	r3, [sp, #48]	; 0x30
   5af94:	str	r0, [r3], #4
   5af98:	str	r3, [sp, #48]	; 0x30
   5af9c:	ldr	r3, [r6, #16]
   5afa0:	mov	r2, #0
   5afa4:	strb	r2, [r3, r5]
   5afa8:	add	r5, r5, #1
   5afac:	b	5af78 <fputs@plt+0x49e04>
   5afb0:	add	r2, r4, #1
   5afb4:	lsl	r2, r2, #2
   5afb8:	mov	r3, #0
   5afbc:	ldr	r0, [sp, #36]	; 0x24
   5afc0:	bl	13ea0 <fputs@plt+0x2d2c>
   5afc4:	subs	r3, r0, #0
   5afc8:	str	r3, [sp, #52]	; 0x34
   5afcc:	beq	5af00 <fputs@plt+0x49d8c>
   5afd0:	ldr	r1, [sp, #52]	; 0x34
   5afd4:	mov	r3, r1
   5afd8:	str	r4, [r1]
   5afdc:	ldr	r2, [r6, #4]
   5afe0:	cmp	r4, #0
   5afe4:	ble	5b004 <fputs@plt+0x49e90>
   5afe8:	add	r0, r1, r4, lsl #2
   5afec:	ldrh	r1, [r2, #16]
   5aff0:	sub	r1, r1, #1
   5aff4:	str	r1, [r3, #4]!
   5aff8:	add	r2, r2, #20
   5affc:	cmp	r0, r3
   5b000:	bne	5afec <fputs@plt+0x49e78>
   5b004:	mov	r2, #1
   5b008:	mov	r1, r8
   5b00c:	mov	r0, r9
   5b010:	bl	3e634 <fputs@plt+0x2d4c0>
   5b014:	str	r0, [sp, #76]	; 0x4c
   5b018:	str	r6, [r8, #44]	; 0x2c
   5b01c:	mov	r2, #0
   5b020:	mov	r1, r6
   5b024:	ldr	r0, [r9]
   5b028:	bl	22280 <fputs@plt+0x1110c>
   5b02c:	str	r0, [sl, #44]	; 0x2c
   5b030:	ldr	r3, [sp, #44]	; 0x2c
   5b034:	cmp	r3, #116	; 0x74
   5b038:	bne	5af20 <fputs@plt+0x49dac>
   5b03c:	mov	r3, #0
   5b040:	str	r3, [r8, #48]	; 0x30
   5b044:	str	r3, [sl, #52]	; 0x34
   5b048:	movw	r3, #50796	; 0xc66c
   5b04c:	movt	r3, #8
   5b050:	ldr	r2, [r8, #44]	; 0x2c
   5b054:	mov	r1, r8
   5b058:	mov	r0, r9
   5b05c:	bl	394dc <fputs@plt+0x28368>
   5b060:	ldr	r6, [sl, #48]	; 0x30
   5b064:	cmp	r6, #0
   5b068:	ldrne	r3, [sp, #28]
   5b06c:	strne	r3, [sp, #64]	; 0x40
   5b070:	beq	58ebc <fputs@plt+0x47d48>
   5b074:	ldr	r2, [sp, #40]	; 0x28
   5b078:	mov	r1, r8
   5b07c:	mov	r0, r9
   5b080:	bl	5d210 <fputs@plt+0x4c09c>
   5b084:	ldr	r3, [sp, #44]	; 0x2c
   5b088:	cmp	r3, #116	; 0x74
   5b08c:	movne	r3, #0
   5b090:	moveq	r3, #1
   5b094:	str	r3, [sp, #84]	; 0x54
   5b098:	ldr	r6, [r8, #12]
   5b09c:	cmp	r6, #0
   5b0a0:	moveq	r3, #0
   5b0a4:	mov	r6, r3
   5b0a8:	cmp	r3, #0
   5b0ac:	ldreq	r5, [sp, #28]
   5b0b0:	streq	r5, [sp, #68]	; 0x44
   5b0b4:	bne	58ee4 <fputs@plt+0x47d70>
   5b0b8:	ldr	r1, [r8, #56]	; 0x38
   5b0bc:	ldr	r0, [sp, #36]	; 0x24
   5b0c0:	bl	25c4c <fputs@plt+0x14ad8>
   5b0c4:	mov	r6, #0
   5b0c8:	str	r6, [r8, #56]	; 0x38
   5b0cc:	ldr	r1, [r8, #60]	; 0x3c
   5b0d0:	ldr	r0, [sp, #36]	; 0x24
   5b0d4:	bl	25c4c <fputs@plt+0x14ad8>
   5b0d8:	str	r6, [r8, #60]	; 0x3c
   5b0dc:	ldr	r3, [r9, #76]	; 0x4c
   5b0e0:	add	r2, r3, #1
   5b0e4:	add	r1, r3, #2
   5b0e8:	add	r0, r3, #3
   5b0ec:	str	r0, [sp, #72]	; 0x48
   5b0f0:	add	r3, r3, #4
   5b0f4:	str	r3, [sp, #80]	; 0x50
   5b0f8:	str	r3, [r9, #76]	; 0x4c
   5b0fc:	mov	r3, #13
   5b100:	strb	r3, [sp, #144]	; 0x90
   5b104:	str	r2, [sp, #148]	; 0x94
   5b108:	strb	r6, [sp, #145]	; 0x91
   5b10c:	str	r6, [sp, #152]	; 0x98
   5b110:	str	r6, [sp, #156]	; 0x9c
   5b114:	strb	r3, [sp, #164]	; 0xa4
   5b118:	str	r1, [sp, #60]	; 0x3c
   5b11c:	str	r1, [sp, #168]	; 0xa8
   5b120:	strb	r6, [sp, #165]	; 0xa5
   5b124:	str	r6, [sp, #172]	; 0xac
   5b128:	str	r6, [sp, #176]	; 0xb0
   5b12c:	ldr	r0, [sp, #32]
   5b130:	ldr	r3, [r0, #32]
   5b134:	add	r3, r3, #1
   5b138:	str	r3, [sp]
   5b13c:	mov	r3, r6
   5b140:	str	r2, [sp, #48]	; 0x30
   5b144:	mov	r1, #16
   5b148:	bl	2dd84 <fputs@plt+0x1cc10>
   5b14c:	str	r0, [sp, #88]	; 0x58
   5b150:	str	r5, [sl, #12]
   5b154:	ldr	r3, [r9, #472]	; 0x1d8
   5b158:	str	r3, [sp, #92]	; 0x5c
   5b15c:	add	r3, sp, #144	; 0x90
   5b160:	mov	r2, r3
   5b164:	mov	r1, sl
   5b168:	mov	r0, r9
   5b16c:	bl	582ec <fputs@plt+0x47178>
   5b170:	ldr	r1, [sp, #48]	; 0x30
   5b174:	ldr	r5, [sp, #32]
   5b178:	mov	r0, r5
   5b17c:	bl	2e498 <fputs@plt+0x1d324>
   5b180:	ldr	r1, [sp, #88]	; 0x58
   5b184:	mov	r0, r5
   5b188:	bl	17a4c <fputs@plt+0x68d8>
   5b18c:	mov	r0, r5
   5b190:	ldr	r3, [r5, #32]
   5b194:	add	r3, r3, #1
   5b198:	str	r3, [sp]
   5b19c:	mov	r3, r6
   5b1a0:	ldr	r2, [sp, #60]	; 0x3c
   5b1a4:	mov	r1, #16
   5b1a8:	str	r5, [sp, #32]
   5b1ac:	bl	2dd84 <fputs@plt+0x1cc10>
   5b1b0:	str	r0, [sp, #88]	; 0x58
   5b1b4:	ldr	r3, [r8, #12]
   5b1b8:	str	r3, [sp, #96]	; 0x60
   5b1bc:	ldr	r5, [r8, #16]
   5b1c0:	ldr	r2, [sp, #68]	; 0x44
   5b1c4:	str	r2, [r8, #12]
   5b1c8:	str	r6, [r8, #16]
   5b1cc:	ldr	r2, [r9, #472]	; 0x1d8
   5b1d0:	str	r2, [sp, #100]	; 0x64
   5b1d4:	add	r2, sp, #164	; 0xa4
   5b1d8:	mov	r1, r8
   5b1dc:	mov	r0, r9
   5b1e0:	bl	582ec <fputs@plt+0x47178>
   5b1e4:	ldr	r3, [sp, #96]	; 0x60
   5b1e8:	str	r3, [r8, #12]
   5b1ec:	str	r5, [r8, #16]
   5b1f0:	ldr	r1, [sp, #60]	; 0x3c
   5b1f4:	ldr	r0, [sp, #32]
   5b1f8:	bl	2e498 <fputs@plt+0x1d324>
   5b1fc:	ldr	r3, [sp, #40]	; 0x28
   5b200:	str	r3, [sp, #12]
   5b204:	str	fp, [sp, #8]
   5b208:	ldr	r3, [sp, #64]	; 0x40
   5b20c:	str	r3, [sp, #4]
   5b210:	ldr	r0, [sp, #72]	; 0x48
   5b214:	str	r0, [sp]
   5b218:	ldr	r3, [sp, #24]
   5b21c:	add	r2, sp, #144	; 0x90
   5b220:	mov	r1, r8
   5b224:	mov	r0, r9
   5b228:	bl	2e804 <fputs@plt+0x1d690>
   5b22c:	mov	r6, r0
   5b230:	ldr	r3, [sp, #44]	; 0x2c
   5b234:	sub	r5, r3, #115	; 0x73
   5b238:	cmp	r5, #1
   5b23c:	bls	58f34 <fputs@plt+0x47dc0>
   5b240:	mov	r0, fp
   5b244:	bl	21b8c <fputs@plt+0x10a18>
   5b248:	ldr	r3, [sp, #44]	; 0x2c
   5b24c:	sub	r3, r3, #117	; 0x75
   5b250:	cmp	r3, #1
   5b254:	ldrls	fp, [sp, #40]	; 0x28
   5b258:	strls	fp, [sp, #68]	; 0x44
   5b25c:	bhi	58f70 <fputs@plt+0x47dfc>
   5b260:	ldr	r3, [sp, #44]	; 0x2c
   5b264:	cmp	r3, #118	; 0x76
   5b268:	bne	58fc0 <fputs@plt+0x47e4c>
   5b26c:	ldrsh	r3, [sl, #6]
   5b270:	ldrsh	r2, [r8, #6]
   5b274:	cmp	r2, r3
   5b278:	strhgt	r3, [r8, #6]
   5b27c:	mov	r3, r6
   5b280:	ldr	r2, [sp, #72]	; 0x48
   5b284:	mov	r1, #14
   5b288:	ldr	r0, [sp, #32]
   5b28c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5b290:	mov	r6, r0
   5b294:	mov	r3, fp
   5b298:	ldr	r2, [sp, #48]	; 0x30
   5b29c:	mov	r1, #18
   5b2a0:	ldr	r0, [sp, #32]
   5b2a4:	bl	2e4d0 <fputs@plt+0x1d35c>
   5b2a8:	ldr	r1, [sp, #56]	; 0x38
   5b2ac:	ldr	r0, [sp, #32]
   5b2b0:	bl	2e718 <fputs@plt+0x1d5a4>
   5b2b4:	add	r3, r6, #1
   5b2b8:	str	r3, [sp, #64]	; 0x40
   5b2bc:	str	fp, [sp, #44]	; 0x2c
   5b2c0:	ldr	r3, [sp, #32]
   5b2c4:	ldr	fp, [r3, #32]
   5b2c8:	cmp	r5, #1
   5b2cc:	bls	59070 <fputs@plt+0x47efc>
   5b2d0:	ldr	r3, [sp, #44]	; 0x2c
   5b2d4:	ldr	r2, [sp, #60]	; 0x3c
   5b2d8:	mov	r1, #18
   5b2dc:	ldr	r5, [sp, #32]
   5b2e0:	mov	r0, r5
   5b2e4:	bl	2e4d0 <fputs@plt+0x1d35c>
   5b2e8:	ldr	r1, [sp, #56]	; 0x38
   5b2ec:	mov	r0, r5
   5b2f0:	bl	2e718 <fputs@plt+0x1d5a4>
   5b2f4:	ldr	r1, [sp, #88]	; 0x58
   5b2f8:	mov	r0, r5
   5b2fc:	bl	17a4c <fputs@plt+0x68d8>
   5b300:	ldr	r3, [sp, #68]	; 0x44
   5b304:	ldr	r2, [sp, #48]	; 0x30
   5b308:	mov	r1, #18
   5b30c:	mov	r0, r5
   5b310:	bl	2e4d0 <fputs@plt+0x1d35c>
   5b314:	ldr	r3, [sp, #44]	; 0x2c
   5b318:	ldr	r2, [sp, #60]	; 0x3c
   5b31c:	mov	r1, #18
   5b320:	mov	r0, r5
   5b324:	bl	2e4d0 <fputs@plt+0x1d35c>
   5b328:	ldr	r1, [sp, #56]	; 0x38
   5b32c:	mov	r0, r5
   5b330:	bl	179c8 <fputs@plt+0x6854>
   5b334:	mvn	r3, #14
   5b338:	str	r3, [sp, #8]
   5b33c:	ldr	r3, [sp, #52]	; 0x34
   5b340:	str	r3, [sp, #4]
   5b344:	mov	r2, #0
   5b348:	str	r2, [sp]
   5b34c:	mov	r3, r2
   5b350:	mov	r1, #41	; 0x29
   5b354:	mov	r0, r5
   5b358:	bl	2dee0 <fputs@plt+0x1cd6c>
   5b35c:	mvn	r3, #5
   5b360:	str	r3, [sp, #8]
   5b364:	ldr	r3, [sp, #76]	; 0x4c
   5b368:	str	r3, [sp, #4]
   5b36c:	str	r4, [sp]
   5b370:	ldr	r3, [sp, #172]	; 0xac
   5b374:	ldr	r2, [sp, #152]	; 0x98
   5b378:	mov	r1, #42	; 0x2a
   5b37c:	mov	r0, r5
   5b380:	bl	2dee0 <fputs@plt+0x1cd6c>
   5b384:	mov	r1, #1
   5b388:	mov	r0, r5
   5b38c:	bl	179f4 <fputs@plt+0x6880>
   5b390:	str	fp, [sp]
   5b394:	mov	r3, r6
   5b398:	ldr	r2, [sp, #64]	; 0x40
   5b39c:	mov	r1, #43	; 0x2b
   5b3a0:	mov	r0, r5
   5b3a4:	bl	2dd84 <fputs@plt+0x1cc10>
   5b3a8:	ldr	r1, [sp, #40]	; 0x28
   5b3ac:	mov	r0, r5
   5b3b0:	bl	179c8 <fputs@plt+0x6854>
   5b3b4:	ldr	r3, [sp, #24]
   5b3b8:	ldrb	r3, [r3]
   5b3bc:	cmp	r3, #9
   5b3c0:	moveq	r3, sl
   5b3c4:	beq	5908c <fputs@plt+0x47f18>
   5b3c8:	ldr	r1, [r8, #48]	; 0x30
   5b3cc:	cmp	r1, #0
   5b3d0:	beq	5b3dc <fputs@plt+0x4a268>
   5b3d4:	ldr	r0, [sp, #36]	; 0x24
   5b3d8:	bl	25c30 <fputs@plt+0x14abc>
   5b3dc:	str	sl, [r8, #48]	; 0x30
   5b3e0:	str	r8, [sl, #52]	; 0x34
   5b3e4:	ldrb	r1, [r8, #4]
   5b3e8:	mov	r3, #0
   5b3ec:	str	r3, [sp]
   5b3f0:	ldr	r3, [sp, #100]	; 0x64
   5b3f4:	ldr	r2, [sp, #92]	; 0x5c
   5b3f8:	mov	r0, r9
   5b3fc:	bl	43168 <fputs@plt+0x31ff4>
   5b400:	ldr	r5, [r9, #68]	; 0x44
   5b404:	adds	r5, r5, #0
   5b408:	movne	r5, #1
   5b40c:	b	58c44 <fputs@plt+0x47ad0>
   5b410:	add	r2, r4, #1
   5b414:	lsl	r2, r2, #2
   5b418:	mov	r3, #0
   5b41c:	ldr	r0, [sp, #36]	; 0x24
   5b420:	bl	13ea0 <fputs@plt+0x2d2c>
   5b424:	subs	r3, r0, #0
   5b428:	str	r3, [sp, #52]	; 0x34
   5b42c:	bne	5afd0 <fputs@plt+0x49e5c>
   5b430:	str	r6, [r8, #44]	; 0x2c
   5b434:	mov	r2, #0
   5b438:	mov	r1, r6
   5b43c:	ldr	r0, [r9]
   5b440:	bl	22280 <fputs@plt+0x1110c>
   5b444:	str	r0, [sl, #44]	; 0x2c
   5b448:	ldr	r3, [sp, #52]	; 0x34
   5b44c:	str	r3, [sp, #76]	; 0x4c
   5b450:	b	5b03c <fputs@plt+0x49ec8>
   5b454:	ldr	r1, [sp, #264]	; 0x108
   5b458:	cmp	r1, #0
   5b45c:	blt	59c60 <fputs@plt+0x48aec>
   5b460:	ldr	r0, [sp, #32]
   5b464:	bl	2546c <fputs@plt+0x142f8>
   5b468:	b	59c60 <fputs@plt+0x48aec>
   5b46c:	ldr	r3, [sp, #32]
   5b470:	ldr	r3, [r3, #32]
   5b474:	str	r3, [sp, #48]	; 0x30
   5b478:	mov	r0, r9
   5b47c:	bl	18dcc <fputs@plt+0x7c58>
   5b480:	ldr	r5, [sp, #28]
   5b484:	str	r5, [sp, #36]	; 0x24
   5b488:	b	5a4e8 <fputs@plt+0x49374>
   5b48c:	ldr	r3, [sp, #32]
   5b490:	ldr	r3, [r3, #32]
   5b494:	str	r3, [sp, #48]	; 0x30
   5b498:	mov	r0, r9
   5b49c:	bl	18dcc <fputs@plt+0x7c58>
   5b4a0:	ldr	r3, [sp, #36]	; 0x24
   5b4a4:	str	r3, [sp]
   5b4a8:	mov	r3, r4
   5b4ac:	ldr	r2, [sp, #200]	; 0xc8
   5b4b0:	mov	r1, #100	; 0x64
   5b4b4:	ldr	r0, [sp, #32]
   5b4b8:	bl	2dd84 <fputs@plt+0x1cc10>
   5b4bc:	mov	r5, #1
   5b4c0:	b	5a4e8 <fputs@plt+0x49374>
   5b4c4:	ldr	r2, [r8, #40]	; 0x28
   5b4c8:	str	r2, [sp, #36]	; 0x24
   5b4cc:	cmp	r2, #0
   5b4d0:	strne	r6, [sp, #36]	; 0x24
   5b4d4:	beq	5aaa8 <fputs@plt+0x49934>
   5b4d8:	add	r1, sp, #196	; 0xc4
   5b4dc:	mov	r0, r9
   5b4e0:	bl	3fb14 <fputs@plt+0x2e9a0>
   5b4e4:	mov	r3, #0
   5b4e8:	str	r3, [sp, #8]
   5b4ec:	str	r4, [sp, #4]
   5b4f0:	str	r3, [sp]
   5b4f4:	ldr	r3, [sp, #36]	; 0x24
   5b4f8:	ldr	r2, [sp, #48]	; 0x30
   5b4fc:	mov	r1, fp
   5b500:	mov	r0, r9
   5b504:	bl	61284 <fputs@plt+0x50110>
   5b508:	subs	r4, r0, #0
   5b50c:	beq	5ab74 <fputs@plt+0x49a00>
   5b510:	add	r1, sp, #196	; 0xc4
   5b514:	mov	r0, r9
   5b518:	bl	5d750 <fputs@plt+0x4c5dc>
   5b51c:	ldrsb	r3, [r4, #38]	; 0x26
   5b520:	cmp	r3, #0
   5b524:	bgt	5ab84 <fputs@plt+0x49a10>
   5b528:	mov	r0, r4
   5b52c:	bl	2ebe8 <fputs@plt+0x1da74>
   5b530:	add	r1, sp, #196	; 0xc4
   5b534:	mov	r0, r9
   5b538:	bl	2e3a4 <fputs@plt+0x1d230>
   5b53c:	mov	r4, #0
   5b540:	str	r4, [sp, #244]	; 0xf4
   5b544:	mov	r3, #16
   5b548:	ldr	r5, [sp, #56]	; 0x38
   5b54c:	mov	r2, r5
   5b550:	ldr	r1, [sp, #52]	; 0x34
   5b554:	mov	r0, r9
   5b558:	bl	5f0dc <fputs@plt+0x4df68>
   5b55c:	str	r5, [sp, #16]
   5b560:	str	r5, [sp, #12]
   5b564:	ldr	r3, [sp, #24]
   5b568:	str	r3, [sp, #8]
   5b56c:	str	r4, [sp, #4]
   5b570:	str	r4, [sp]
   5b574:	mvn	r3, #0
   5b578:	ldr	r2, [r8]
   5b57c:	mov	r1, r8
   5b580:	mov	r0, r9
   5b584:	bl	5ddac <fputs@plt+0x4cc38>
   5b588:	ldr	r1, [sp, #36]	; 0x24
   5b58c:	mov	r0, sl
   5b590:	bl	25cf8 <fputs@plt+0x14b84>
   5b594:	b	5a7a4 <fputs@plt+0x49630>
   5b598:	ldrh	r3, [sl, #64]	; 0x40
   5b59c:	tst	r3, #4
   5b5a0:	ldrne	r5, [sp, #28]
   5b5a4:	movne	r4, r5
   5b5a8:	strne	r5, [sp, #36]	; 0x24
   5b5ac:	bne	5a4cc <fputs@plt+0x49358>
   5b5b0:	ldr	r3, [sp, #88]	; 0x58
   5b5b4:	ldrb	r3, [r3, #39]	; 0x27
   5b5b8:	cmp	r3, #0
   5b5bc:	beq	5b46c <fputs@plt+0x4a2f8>
   5b5c0:	ldr	r5, [sp, #28]
   5b5c4:	mov	r4, r5
   5b5c8:	str	r5, [sp, #36]	; 0x24
   5b5cc:	mov	r3, #0
   5b5d0:	str	r3, [sp, #244]	; 0xf4
   5b5d4:	ldr	r1, [sp, #264]	; 0x108
   5b5d8:	ldr	r0, [sp, #32]
   5b5dc:	bl	2546c <fputs@plt+0x142f8>
   5b5e0:	b	5a4cc <fputs@plt+0x49358>
   5b5e4:	ldr	r3, [r3, #28]
   5b5e8:	ldr	r3, [r3]
   5b5ec:	cmp	r3, #0
   5b5f0:	ldrle	r3, [sp, #28]
   5b5f4:	strle	r3, [sp, #36]	; 0x24
   5b5f8:	ble	589f0 <fputs@plt+0x4787c>
   5b5fc:	cmp	ip, #0
   5b600:	beq	5b704 <fputs@plt+0x4a590>
   5b604:	ldr	r0, [ip]
   5b608:	ldr	r3, [sp, #28]
   5b60c:	mov	r1, #20
   5b610:	cmp	r3, r0
   5b614:	bge	5b704 <fputs@plt+0x4a590>
   5b618:	ldr	r2, [ip, #4]
   5b61c:	mla	r2, r1, r3, r2
   5b620:	ldrh	r2, [r2, #16]
   5b624:	cmp	r2, #0
   5b628:	beq	58b44 <fputs@plt+0x479d0>
   5b62c:	add	r3, r3, #1
   5b630:	b	5b610 <fputs@plt+0x4a49c>
   5b634:	ldr	r2, [r5, #60]	; 0x3c
   5b638:	cmp	r2, #0
   5b63c:	bne	589f0 <fputs@plt+0x4787c>
   5b640:	ldr	r2, [r8, #8]
   5b644:	adds	r3, r3, #0
   5b648:	movne	r3, #1
   5b64c:	ldr	r1, [r5, #28]
   5b650:	ldr	r1, [r1]
   5b654:	cmp	r1, #0
   5b658:	beq	589f0 <fputs@plt+0x4787c>
   5b65c:	ldr	r1, [r5, #8]
   5b660:	tst	r1, #1
   5b664:	bne	589f0 <fputs@plt+0x4787c>
   5b668:	cmp	r3, #0
   5b66c:	beq	5b684 <fputs@plt+0x4a510>
   5b670:	ldr	r0, [r4]
   5b674:	ldr	ip, [sp, #36]	; 0x24
   5b678:	cmp	r0, #1
   5b67c:	cmple	ip, #0
   5b680:	bne	589f0 <fputs@plt+0x4787c>
   5b684:	and	r0, r2, #1
   5b688:	cmp	fp, #0
   5b68c:	movne	ip, r0
   5b690:	moveq	ip, #0
   5b694:	cmp	ip, #0
   5b698:	bne	589f0 <fputs@plt+0x4787c>
   5b69c:	ldr	ip, [r8, #44]	; 0x2c
   5b6a0:	cmp	ip, #0
   5b6a4:	beq	584fc <fputs@plt+0x47388>
   5b6a8:	ldr	lr, [r5, #44]	; 0x2c
   5b6ac:	cmp	lr, #0
   5b6b0:	bne	589f0 <fputs@plt+0x4787c>
   5b6b4:	cmp	r3, #0
   5b6b8:	beq	5b6d0 <fputs@plt+0x4a55c>
   5b6bc:	ldr	r3, [r8, #32]
   5b6c0:	cmp	r3, #0
   5b6c4:	bne	589f0 <fputs@plt+0x4787c>
   5b6c8:	cmp	r0, #0
   5b6cc:	bne	589f0 <fputs@plt+0x4787c>
   5b6d0:	ands	r3, r1, #12288	; 0x3000
   5b6d4:	str	r3, [sp, #64]	; 0x40
   5b6d8:	bne	589f0 <fputs@plt+0x4787c>
   5b6dc:	tst	r2, #8192	; 0x2000
   5b6e0:	beq	58518 <fputs@plt+0x473a4>
   5b6e4:	ldr	r3, [r5, #48]	; 0x30
   5b6e8:	cmp	r3, #0
   5b6ec:	bne	589f0 <fputs@plt+0x4787c>
   5b6f0:	mov	r3, #72	; 0x48
   5b6f4:	mla	r3, r3, r6, r4
   5b6f8:	ldrb	r3, [r3, #44]	; 0x2c
   5b6fc:	tst	r3, #32
   5b700:	bne	589f0 <fputs@plt+0x4787c>
   5b704:	ldr	r3, [r9, #496]	; 0x1f0
   5b708:	str	r3, [sp, #48]	; 0x30
   5b70c:	mov	r2, #72	; 0x48
   5b710:	mla	r3, r2, r6, r4
   5b714:	ldr	r2, [r3, #52]	; 0x34
   5b718:	str	r2, [sp, #76]	; 0x4c
   5b71c:	ldr	r3, [r3, #16]
   5b720:	str	r3, [r9, #496]	; 0x1f0
   5b724:	mov	r2, #0
   5b728:	str	r2, [sp]
   5b72c:	mov	r3, r2
   5b730:	mov	r1, #21
   5b734:	mov	r0, r9
   5b738:	bl	3916c <fputs@plt+0x27ff8>
   5b73c:	ldr	r3, [sp, #48]	; 0x30
   5b740:	str	r3, [r9, #496]	; 0x1f0
   5b744:	ldr	r3, [r5, #48]	; 0x30
   5b748:	str	r3, [sp, #48]	; 0x30
   5b74c:	b	585c0 <fputs@plt+0x4744c>
   5b750:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5b754:	strd	r6, [sp, #8]
   5b758:	strd	r8, [sp, #16]
   5b75c:	strd	sl, [sp, #24]
   5b760:	str	lr, [sp, #32]
   5b764:	sub	sp, sp, #68	; 0x44
   5b768:	mov	r4, r0
   5b76c:	mov	r5, r1
   5b770:	str	r2, [sp, #20]
   5b774:	mov	sl, r3
   5b778:	bl	2de28 <fputs@plt+0x1ccb4>
   5b77c:	subs	r6, r0, #0
   5b780:	moveq	r7, #0
   5b784:	beq	5b880 <fputs@plt+0x4a70c>
   5b788:	ldr	r3, [r4, #108]	; 0x6c
   5b78c:	add	r3, r3, #1
   5b790:	str	r3, [r4, #108]	; 0x6c
   5b794:	ldr	r3, [r5, #4]
   5b798:	tst	r3, #32
   5b79c:	beq	5b8a0 <fputs@plt+0x4a72c>
   5b7a0:	ldrb	r3, [r4, #453]	; 0x1c5
   5b7a4:	cmp	r3, #2
   5b7a8:	mvnne	r9, #0
   5b7ac:	beq	5bc3c <fputs@plt+0x4aac8>
   5b7b0:	ldrb	r3, [r5]
   5b7b4:	cmp	r3, #75	; 0x4b
   5b7b8:	beq	5b92c <fputs@plt+0x4a7b8>
   5b7bc:	ldr	r7, [r5, #20]
   5b7c0:	ldr	r3, [r4, #76]	; 0x4c
   5b7c4:	add	r3, r3, #1
   5b7c8:	str	r3, [r4, #76]	; 0x4c
   5b7cc:	mov	r2, #0
   5b7d0:	str	r3, [sp, #48]	; 0x30
   5b7d4:	strb	r2, [sp, #45]	; 0x2d
   5b7d8:	str	r2, [sp, #52]	; 0x34
   5b7dc:	str	r2, [sp, #56]	; 0x38
   5b7e0:	ldrb	r2, [r5]
   5b7e4:	cmp	r2, #119	; 0x77
   5b7e8:	beq	5baf8 <fputs@plt+0x4a984>
   5b7ec:	mov	r2, #3
   5b7f0:	strb	r2, [sp, #44]	; 0x2c
   5b7f4:	mov	r2, #0
   5b7f8:	mov	r1, #22
   5b7fc:	mov	r0, r6
   5b800:	bl	2e4d0 <fputs@plt+0x1d35c>
   5b804:	ldr	r1, [r7, #56]	; 0x38
   5b808:	ldr	r0, [r4]
   5b80c:	bl	25c4c <fputs@plt+0x14ad8>
   5b810:	ldr	r3, [pc, #1080]	; 5bc50 <fputs@plt+0x4aadc>
   5b814:	str	r3, [sp]
   5b818:	mov	r3, #0
   5b81c:	mov	r2, r3
   5b820:	mov	r1, #132	; 0x84
   5b824:	mov	r0, r4
   5b828:	bl	399e8 <fputs@plt+0x28874>
   5b82c:	str	r0, [r7, #56]	; 0x38
   5b830:	mov	r3, #0
   5b834:	str	r3, [r7, #12]
   5b838:	ldr	r3, [r7, #8]
   5b83c:	bic	r3, r3, #512	; 0x200
   5b840:	str	r3, [r7, #8]
   5b844:	add	r2, sp, #44	; 0x2c
   5b848:	mov	r1, r7
   5b84c:	mov	r0, r4
   5b850:	bl	582ec <fputs@plt+0x47178>
   5b854:	cmp	r0, #0
   5b858:	movne	r7, #0
   5b85c:	bne	5b880 <fputs@plt+0x4a70c>
   5b860:	ldr	r7, [sp, #48]	; 0x30
   5b864:	ldr	r3, [sp, #20]
   5b868:	cmp	r3, #0
   5b86c:	bne	5bb18 <fputs@plt+0x4a9a4>
   5b870:	cmp	r9, #0
   5b874:	bge	5bb2c <fputs@plt+0x4a9b8>
   5b878:	mov	r0, r4
   5b87c:	bl	18d4c <fputs@plt+0x7bd8>
   5b880:	mov	r0, r7
   5b884:	add	sp, sp, #68	; 0x44
   5b888:	ldrd	r4, [sp]
   5b88c:	ldrd	r6, [sp, #8]
   5b890:	ldrd	r8, [sp, #16]
   5b894:	ldrd	sl, [sp, #24]
   5b898:	add	sp, sp, #32
   5b89c:	pop	{pc}		; (ldr pc, [sp], #4)
   5b8a0:	mov	r0, r4
   5b8a4:	bl	2e468 <fputs@plt+0x1d2f4>
   5b8a8:	mov	r9, r0
   5b8ac:	ldrb	r3, [r4, #453]	; 0x1c5
   5b8b0:	cmp	r3, #2
   5b8b4:	bne	5b7b0 <fputs@plt+0x4a63c>
   5b8b8:	ldr	r0, [r4]
   5b8bc:	movw	r2, #23480	; 0x5bb8
   5b8c0:	movt	r2, #8
   5b8c4:	movw	r3, #53784	; 0xd218
   5b8c8:	movt	r3, #8
   5b8cc:	cmp	r9, #0
   5b8d0:	movlt	r2, r3
   5b8d4:	ldrb	ip, [r5]
   5b8d8:	movw	r3, #53796	; 0xd224
   5b8dc:	movt	r3, #8
   5b8e0:	movw	r1, #53804	; 0xd22c
   5b8e4:	movt	r1, #8
   5b8e8:	ldr	lr, [r4, #472]	; 0x1d8
   5b8ec:	str	lr, [sp]
   5b8f0:	cmp	ip, #75	; 0x4b
   5b8f4:	movne	r3, r1
   5b8f8:	movw	r1, #53812	; 0xd234
   5b8fc:	movt	r1, #8
   5b900:	bl	41d60 <fputs@plt+0x30bec>
   5b904:	mvn	r3, #0
   5b908:	str	r3, [sp, #8]
   5b90c:	str	r0, [sp, #4]
   5b910:	mov	r3, #0
   5b914:	str	r3, [sp]
   5b918:	ldr	r2, [r4, #468]	; 0x1d4
   5b91c:	mov	r1, #161	; 0xa1
   5b920:	mov	r0, r6
   5b924:	bl	2dee0 <fputs@plt+0x1cd6c>
   5b928:	b	5b7b0 <fputs@plt+0x4a63c>
   5b92c:	ldr	r0, [r5, #12]
   5b930:	bl	1947c <fputs@plt+0x8308>
   5b934:	strb	r0, [sp, #43]	; 0x2b
   5b938:	ldr	r2, [r4, #72]	; 0x48
   5b93c:	add	r3, r2, #1
   5b940:	str	r3, [r4, #72]	; 0x48
   5b944:	str	r2, [r5, #28]
   5b948:	clz	r3, sl
   5b94c:	lsr	r3, r3, #5
   5b950:	mov	r1, #57	; 0x39
   5b954:	mov	r0, r6
   5b958:	bl	2e4d0 <fputs@plt+0x1d35c>
   5b95c:	str	r0, [sp, #36]	; 0x24
   5b960:	cmp	sl, #0
   5b964:	movne	r3, #0
   5b968:	strne	r3, [sp, #32]
   5b96c:	beq	5b9ec <fputs@plt+0x4a878>
   5b970:	ldr	r3, [r5, #4]
   5b974:	tst	r3, #2048	; 0x800
   5b978:	bne	5ba04 <fputs@plt+0x4a890>
   5b97c:	ldr	r7, [r5, #20]
   5b980:	cmp	r7, #0
   5b984:	beq	5bad0 <fputs@plt+0x4a95c>
   5b988:	ldrb	r3, [sp, #43]	; 0x2b
   5b98c:	cmp	r3, #0
   5b990:	moveq	r3, #65	; 0x41
   5b994:	strbeq	r3, [sp, #43]	; 0x2b
   5b998:	ldr	r8, [sp, #32]
   5b99c:	cmp	r8, #0
   5b9a0:	beq	5b9b4 <fputs@plt+0x4a840>
   5b9a4:	ldr	r1, [r5, #12]
   5b9a8:	mov	r0, r4
   5b9ac:	bl	3c92c <fputs@plt+0x2b7b8>
   5b9b0:	str	r0, [r8, #20]
   5b9b4:	mov	r0, r4
   5b9b8:	bl	18ec4 <fputs@plt+0x7d50>
   5b9bc:	str	r0, [sp, #28]
   5b9c0:	mov	r0, r4
   5b9c4:	bl	18ec4 <fputs@plt+0x7d50>
   5b9c8:	str	r0, [sp, #24]
   5b9cc:	cmp	sl, #0
   5b9d0:	bne	5ba7c <fputs@plt+0x4a908>
   5b9d4:	ldr	r8, [r7]
   5b9d8:	ldr	r7, [r7, #4]
   5b9dc:	cmp	r8, #0
   5b9e0:	ble	5bab8 <fputs@plt+0x4a944>
   5b9e4:	add	r7, r7, #20
   5b9e8:	b	5bb8c <fputs@plt+0x4aa18>
   5b9ec:	mov	r2, #1
   5b9f0:	mov	r1, r2
   5b9f4:	ldr	r0, [r4]
   5b9f8:	bl	1d510 <fputs@plt+0xc39c>
   5b9fc:	str	r0, [sp, #32]
   5ba00:	b	5b970 <fputs@plt+0x4a7fc>
   5ba04:	ldr	r7, [r5, #20]
   5ba08:	ldr	r3, [r5, #28]
   5ba0c:	mov	r2, #11
   5ba10:	strb	r2, [sp, #44]	; 0x2c
   5ba14:	str	r3, [sp, #48]	; 0x30
   5ba18:	mov	r3, #0
   5ba1c:	str	r3, [sp, #52]	; 0x34
   5ba20:	str	r3, [sp, #56]	; 0x38
   5ba24:	ldrb	r2, [sp, #43]	; 0x2b
   5ba28:	strb	r2, [sp, #45]	; 0x2d
   5ba2c:	str	r3, [r7, #12]
   5ba30:	add	r2, sp, #44	; 0x2c
   5ba34:	mov	r1, r7
   5ba38:	mov	r0, r4
   5ba3c:	bl	582ec <fputs@plt+0x47178>
   5ba40:	cmp	r0, #0
   5ba44:	bne	5ba6c <fputs@plt+0x4a8f8>
   5ba48:	ldr	r3, [r7]
   5ba4c:	ldr	r3, [r3, #4]
   5ba50:	ldr	r2, [r3]
   5ba54:	ldr	r1, [r5, #12]
   5ba58:	mov	r0, r4
   5ba5c:	bl	3caec <fputs@plt+0x2b978>
   5ba60:	ldr	r3, [sp, #32]
   5ba64:	str	r0, [r3, #20]
   5ba68:	b	5badc <fputs@plt+0x4a968>
   5ba6c:	ldr	r0, [sp, #32]
   5ba70:	bl	21b8c <fputs@plt+0x10a18>
   5ba74:	mov	r7, #0
   5ba78:	b	5b880 <fputs@plt+0x4a70c>
   5ba7c:	mov	r3, r0
   5ba80:	mov	r2, #0
   5ba84:	mov	r1, #25
   5ba88:	mov	r0, r6
   5ba8c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5ba90:	b	5b9d4 <fputs@plt+0x4a860>
   5ba94:	mov	r0, fp
   5ba98:	bl	1cee8 <fputs@plt+0xbd74>
   5ba9c:	cmp	r0, #0
   5baa0:	bne	5bb98 <fputs@plt+0x4aa24>
   5baa4:	mov	r1, r9
   5baa8:	mov	r0, r6
   5baac:	bl	2546c <fputs@plt+0x142f8>
   5bab0:	mvn	r9, #0
   5bab4:	b	5bb98 <fputs@plt+0x4aa24>
   5bab8:	ldr	r1, [sp, #28]
   5babc:	mov	r0, r4
   5bac0:	bl	18efc <fputs@plt+0x7d88>
   5bac4:	ldr	r1, [sp, #24]
   5bac8:	mov	r0, r4
   5bacc:	bl	18efc <fputs@plt+0x7d88>
   5bad0:	ldr	r3, [sp, #32]
   5bad4:	cmp	r3, #0
   5bad8:	beq	5baf0 <fputs@plt+0x4a97c>
   5badc:	mvn	r3, #5
   5bae0:	ldr	r2, [sp, #32]
   5bae4:	ldr	r1, [sp, #36]	; 0x24
   5bae8:	mov	r0, r6
   5baec:	bl	25534 <fputs@plt+0x143c0>
   5baf0:	mov	r7, #0
   5baf4:	b	5b864 <fputs@plt+0x4a6f0>
   5baf8:	mov	r2, #10
   5bafc:	strb	r2, [sp, #44]	; 0x2c
   5bb00:	str	r3, [sp, #52]	; 0x34
   5bb04:	mov	r2, #0
   5bb08:	mov	r1, #25
   5bb0c:	mov	r0, r6
   5bb10:	bl	2e4d0 <fputs@plt+0x1d35c>
   5bb14:	b	5b804 <fputs@plt+0x4a690>
   5bb18:	mov	r2, r3
   5bb1c:	ldr	r1, [r5, #28]
   5bb20:	mov	r0, r6
   5bb24:	bl	2e694 <fputs@plt+0x1d520>
   5bb28:	b	5b870 <fputs@plt+0x4a6fc>
   5bb2c:	mov	r1, r9
   5bb30:	mov	r0, r6
   5bb34:	bl	17a4c <fputs@plt+0x68d8>
   5bb38:	b	5b878 <fputs@plt+0x4a704>
   5bb3c:	ldr	r2, [sp, #28]
   5bb40:	mov	r1, fp
   5bb44:	mov	r0, r4
   5bb48:	bl	5c010 <fputs@plt+0x4ae9c>
   5bb4c:	mov	fp, r0
   5bb50:	ldr	r3, [r6, #32]
   5bb54:	add	r3, r3, #2
   5bb58:	mov	r2, r0
   5bb5c:	mov	r1, #38	; 0x26
   5bb60:	mov	r0, r6
   5bb64:	bl	2e4d0 <fputs@plt+0x1d35c>
   5bb68:	str	fp, [sp]
   5bb6c:	ldr	r3, [sp, #24]
   5bb70:	ldr	r2, [r5, #28]
   5bb74:	mov	r1, #75	; 0x4b
   5bb78:	mov	r0, r6
   5bb7c:	bl	2dd84 <fputs@plt+0x1cc10>
   5bb80:	add	r7, r7, #20
   5bb84:	subs	r8, r8, #1
   5bb88:	beq	5bab8 <fputs@plt+0x4a944>
   5bb8c:	ldr	fp, [r7, #-20]	; 0xffffffec
   5bb90:	cmp	r9, #0
   5bb94:	bge	5ba94 <fputs@plt+0x4a920>
   5bb98:	cmp	sl, #0
   5bb9c:	beq	5bbd4 <fputs@plt+0x4aa60>
   5bba0:	add	r1, sp, #44	; 0x2c
   5bba4:	mov	r0, fp
   5bba8:	bl	18870 <fputs@plt+0x76fc>
   5bbac:	cmp	r0, #0
   5bbb0:	beq	5bb3c <fputs@plt+0x4a9c8>
   5bbb4:	ldr	r3, [sp, #44]	; 0x2c
   5bbb8:	str	r3, [sp]
   5bbbc:	ldr	r3, [sp, #24]
   5bbc0:	ldr	r2, [r5, #28]
   5bbc4:	mov	r1, #84	; 0x54
   5bbc8:	mov	r0, r6
   5bbcc:	bl	2dd84 <fputs@plt+0x1cc10>
   5bbd0:	b	5bb80 <fputs@plt+0x4aa0c>
   5bbd4:	ldr	r2, [sp, #28]
   5bbd8:	mov	r1, fp
   5bbdc:	mov	r0, r4
   5bbe0:	bl	5c010 <fputs@plt+0x4ae9c>
   5bbe4:	mov	fp, r0
   5bbe8:	mov	r3, #1
   5bbec:	str	r3, [sp, #8]
   5bbf0:	add	r3, sp, #43	; 0x2b
   5bbf4:	str	r3, [sp, #4]
   5bbf8:	ldr	r3, [sp, #24]
   5bbfc:	str	r3, [sp]
   5bc00:	mov	r3, #1
   5bc04:	mov	r2, r0
   5bc08:	mov	r1, #49	; 0x31
   5bc0c:	mov	r0, r6
   5bc10:	bl	2dee0 <fputs@plt+0x1cd6c>
   5bc14:	mov	r2, #1
   5bc18:	mov	r1, fp
   5bc1c:	mov	r0, r4
   5bc20:	bl	18cc4 <fputs@plt+0x7b50>
   5bc24:	ldr	r3, [sp, #24]
   5bc28:	ldr	r2, [r5, #28]
   5bc2c:	mov	r1, #110	; 0x6e
   5bc30:	mov	r0, r6
   5bc34:	bl	2e4d0 <fputs@plt+0x1d35c>
   5bc38:	b	5bb80 <fputs@plt+0x4aa0c>
   5bc3c:	ldr	r0, [r4]
   5bc40:	mvn	r9, #0
   5bc44:	movw	r2, #53784	; 0xd218
   5bc48:	movt	r2, #8
   5bc4c:	b	5b8d4 <fputs@plt+0x4a760>
   5bc50:	andeq	r8, r8, r4, lsl #25
   5bc54:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5bc58:	strd	r6, [sp, #8]
   5bc5c:	strd	r8, [sp, #16]
   5bc60:	strd	sl, [sp, #24]
   5bc64:	str	lr, [sp, #32]
   5bc68:	sub	sp, sp, #36	; 0x24
   5bc6c:	mov	r4, r0
   5bc70:	mov	r5, r1
   5bc74:	mov	r7, r2
   5bc78:	str	r3, [sp, #8]
   5bc7c:	ldr	r6, [r0, #72]	; 0x48
   5bc80:	add	r3, r6, #1
   5bc84:	str	r3, [r0, #72]	; 0x48
   5bc88:	bl	2de28 <fputs@plt+0x1ccb4>
   5bc8c:	str	r0, [sp, #12]
   5bc90:	and	fp, r7, #4
   5bc94:	ldr	r3, [r4, #68]	; 0x44
   5bc98:	cmp	r3, #0
   5bc9c:	bne	5bdd0 <fputs@plt+0x4ac5c>
   5bca0:	ldr	r3, [r5, #4]
   5bca4:	tst	r3, #2048	; 0x800
   5bca8:	beq	5bfbc <fputs@plt+0x4ae48>
   5bcac:	tst	r3, #32
   5bcb0:	bne	5bfc4 <fputs@plt+0x4ae50>
   5bcb4:	ldr	r3, [r5, #20]
   5bcb8:	ldr	r2, [r3, #48]	; 0x30
   5bcbc:	cmp	r2, #0
   5bcc0:	bne	5bfc4 <fputs@plt+0x4ae50>
   5bcc4:	ldr	r2, [r3, #8]
   5bcc8:	tst	r2, #9
   5bccc:	bne	5bfc4 <fputs@plt+0x4ae50>
   5bcd0:	ldr	r2, [r3, #56]	; 0x38
   5bcd4:	cmp	r2, #0
   5bcd8:	bne	5bfc4 <fputs@plt+0x4ae50>
   5bcdc:	ldr	r2, [r3, #32]
   5bce0:	cmp	r2, #0
   5bce4:	bne	5bfc4 <fputs@plt+0x4ae50>
   5bce8:	ldr	r2, [r3, #28]
   5bcec:	ldr	r1, [r2]
   5bcf0:	cmp	r1, #1
   5bcf4:	bne	5bfc4 <fputs@plt+0x4ae50>
   5bcf8:	ldr	r1, [r2, #28]
   5bcfc:	cmp	r1, #0
   5bd00:	bne	5bfc4 <fputs@plt+0x4ae50>
   5bd04:	ldr	sl, [r2, #24]
   5bd08:	ldrb	r2, [sl, #42]	; 0x2a
   5bd0c:	tst	r2, #16
   5bd10:	bne	5bfc4 <fputs@plt+0x4ae50>
   5bd14:	ldr	r3, [r3]
   5bd18:	ldr	r8, [r3]
   5bd1c:	cmp	r8, #1
   5bd20:	bne	5bfc4 <fputs@plt+0x4ae50>
   5bd24:	ldr	r3, [r3, #4]
   5bd28:	ldr	r3, [r3]
   5bd2c:	str	r3, [sp, #24]
   5bd30:	ldrb	r3, [r3]
   5bd34:	cmp	r3, #152	; 0x98
   5bd38:	bne	5bfc4 <fputs@plt+0x4ae50>
   5bd3c:	ldr	r0, [r4]
   5bd40:	str	r0, [sp, #20]
   5bd44:	ldr	r3, [sp, #24]
   5bd48:	ldrsh	r9, [r3, #32]
   5bd4c:	ldr	r1, [sl, #64]	; 0x40
   5bd50:	bl	1a280 <fputs@plt+0x910c>
   5bd54:	sxth	r3, r0
   5bd58:	str	r3, [sp, #16]
   5bd5c:	mov	r1, r3
   5bd60:	mov	r0, r4
   5bd64:	bl	58198 <fputs@plt+0x47024>
   5bd68:	ldr	r2, [sl, #28]
   5bd6c:	ldr	r3, [sl]
   5bd70:	str	r3, [sp]
   5bd74:	mov	r3, #0
   5bd78:	ldr	r1, [sp, #16]
   5bd7c:	mov	r0, r4
   5bd80:	bl	2db38 <fputs@plt+0x1c9c4>
   5bd84:	cmp	r9, #0
   5bd88:	blt	5be1c <fputs@plt+0x4aca8>
   5bd8c:	ldr	r2, [sp, #24]
   5bd90:	ldr	r1, [r5, #12]
   5bd94:	mov	r0, r4
   5bd98:	bl	3caec <fputs@plt+0x2b978>
   5bd9c:	str	r0, [sp, #24]
   5bda0:	lsl	r3, r9, #4
   5bda4:	mov	r2, r3
   5bda8:	str	r3, [sp, #28]
   5bdac:	ldr	r3, [sl, #4]
   5bdb0:	add	r3, r3, r2
   5bdb4:	ldrb	r1, [r3, #13]
   5bdb8:	mov	r0, r5
   5bdbc:	bl	195ec <fputs@plt+0x8478>
   5bdc0:	ldr	r8, [sl, #8]
   5bdc4:	cmp	r8, #0
   5bdc8:	cmpne	r0, #0
   5bdcc:	bne	5bea4 <fputs@plt+0x4ad30>
   5bdd0:	tst	r7, #1
   5bdd4:	beq	5bfc4 <fputs@plt+0x4ae50>
   5bdd8:	ldr	r3, [r5, #4]
   5bddc:	tst	r3, #2048	; 0x800
   5bde0:	bne	5bfc4 <fputs@plt+0x4ae50>
   5bde4:	ldr	r7, [r5, #12]
   5bde8:	mov	r3, #0
   5bdec:	str	r3, [r5, #12]
   5bdf0:	mov	r0, r5
   5bdf4:	bl	1cee8 <fputs@plt+0xbd74>
   5bdf8:	str	r7, [r5, #12]
   5bdfc:	cmp	r0, #0
   5be00:	beq	5bfb4 <fputs@plt+0x4ae40>
   5be04:	ldr	r3, [r5, #20]
   5be08:	ldr	r3, [r3]
   5be0c:	cmp	r3, #2
   5be10:	bgt	5bfc4 <fputs@plt+0x4ae50>
   5be14:	mov	r8, #5
   5be18:	b	5be50 <fputs@plt+0x4acdc>
   5be1c:	mov	r0, r4
   5be20:	bl	2e468 <fputs@plt+0x1d2f4>
   5be24:	mov	r7, r0
   5be28:	mov	r3, #54	; 0x36
   5be2c:	str	r3, [sp]
   5be30:	mov	r3, sl
   5be34:	ldr	r2, [sp, #16]
   5be38:	mov	r1, r6
   5be3c:	mov	r0, r4
   5be40:	bl	3ba48 <fputs@plt+0x2a8d4>
   5be44:	mov	r1, r7
   5be48:	ldr	r0, [sp, #12]
   5be4c:	bl	17a4c <fputs@plt+0x68d8>
   5be50:	str	r6, [r5, #28]
   5be54:	mov	r0, r8
   5be58:	add	sp, sp, #36	; 0x24
   5be5c:	ldrd	r4, [sp]
   5be60:	ldrd	r6, [sp, #8]
   5be64:	ldrd	r8, [sp, #16]
   5be68:	ldrd	sl, [sp, #24]
   5be6c:	add	sp, sp, #32
   5be70:	pop	{pc}		; (ldr pc, [sp], #4)
   5be74:	ldr	r2, [r4, #76]	; 0x4c
   5be78:	add	r2, r2, #1
   5be7c:	str	r2, [r4, #76]	; 0x4c
   5be80:	ldr	r3, [sp, #8]
   5be84:	str	r2, [r3]
   5be88:	mov	r1, r6
   5be8c:	ldr	r0, [sp, #12]
   5be90:	bl	2e694 <fputs@plt+0x1d520>
   5be94:	b	5bf5c <fputs@plt+0x4ade8>
   5be98:	ldr	r8, [r8, #20]
   5be9c:	cmp	r8, #0
   5bea0:	beq	5bdd0 <fputs@plt+0x4ac5c>
   5bea4:	ldr	r3, [r8, #4]
   5bea8:	ldrsh	r3, [r3]
   5beac:	cmp	r3, r9
   5beb0:	bne	5be98 <fputs@plt+0x4ad24>
   5beb4:	ldr	r2, [r8, #32]
   5beb8:	mov	r3, #0
   5bebc:	ldr	r2, [r2]
   5bec0:	ldr	r0, [sp, #20]
   5bec4:	ldrb	r1, [r0, #66]	; 0x42
   5bec8:	bl	26f78 <fputs@plt+0x15e04>
   5becc:	ldr	r3, [sp, #24]
   5bed0:	cmp	r3, r0
   5bed4:	bne	5be98 <fputs@plt+0x4ad24>
   5bed8:	cmp	fp, #0
   5bedc:	beq	5bef8 <fputs@plt+0x4ad84>
   5bee0:	ldrh	r3, [r8, #50]	; 0x32
   5bee4:	cmp	r3, #1
   5bee8:	bne	5be98 <fputs@plt+0x4ad24>
   5beec:	ldrb	r3, [r8, #54]	; 0x36
   5bef0:	cmp	r3, #0
   5bef4:	beq	5be98 <fputs@plt+0x4ad24>
   5bef8:	mov	r0, r4
   5befc:	bl	2e468 <fputs@plt+0x1d2f4>
   5bf00:	mov	r7, r0
   5bf04:	ldr	r3, [r8, #44]	; 0x2c
   5bf08:	ldr	r2, [sp, #16]
   5bf0c:	str	r2, [sp]
   5bf10:	mov	r2, r6
   5bf14:	mov	r1, #54	; 0x36
   5bf18:	ldr	r0, [sp, #12]
   5bf1c:	bl	2dd84 <fputs@plt+0x1cc10>
   5bf20:	mov	r1, r8
   5bf24:	mov	r0, r4
   5bf28:	bl	3ba18 <fputs@plt+0x2a8a4>
   5bf2c:	ldr	r3, [r8, #28]
   5bf30:	ldrb	r8, [r3]
   5bf34:	add	r8, r8, #3
   5bf38:	ldr	r3, [sp, #8]
   5bf3c:	cmp	r3, #0
   5bf40:	beq	5bf5c <fputs@plt+0x4ade8>
   5bf44:	ldr	r3, [sl, #4]
   5bf48:	ldr	r2, [sp, #28]
   5bf4c:	add	r3, r3, r2
   5bf50:	ldrb	r3, [r3, #12]
   5bf54:	cmp	r3, #0
   5bf58:	beq	5be74 <fputs@plt+0x4ad00>
   5bf5c:	mov	r1, r7
   5bf60:	ldr	r0, [sp, #12]
   5bf64:	bl	17a4c <fputs@plt+0x68d8>
   5bf68:	b	5be50 <fputs@plt+0x4acdc>
   5bf6c:	mov	r3, #0
   5bf70:	str	r3, [r4, #428]	; 0x1ac
   5bf74:	ldr	r3, [r5, #12]
   5bf78:	ldrsh	r3, [r3, #32]
   5bf7c:	cmp	r3, #0
   5bf80:	movge	r2, #0
   5bf84:	movge	r8, #2
   5bf88:	bge	5bff0 <fputs@plt+0x4ae7c>
   5bf8c:	ldr	r3, [r5, #4]
   5bf90:	and	r3, r3, #2048	; 0x800
   5bf94:	mov	r2, #0
   5bf98:	cmp	r3, r2
   5bf9c:	movne	r8, #2
   5bfa0:	moveq	r8, #1
   5bfa4:	b	5bff0 <fputs@plt+0x4ae7c>
   5bfa8:	mov	r2, #0
   5bfac:	mov	r8, #2
   5bfb0:	b	5bff0 <fputs@plt+0x4ae7c>
   5bfb4:	mov	r8, #5
   5bfb8:	b	5be50 <fputs@plt+0x4acdc>
   5bfbc:	tst	r7, #1
   5bfc0:	bne	5bde4 <fputs@plt+0x4ac70>
   5bfc4:	ldr	r6, [r4, #428]	; 0x1ac
   5bfc8:	cmp	fp, #0
   5bfcc:	bne	5bf6c <fputs@plt+0x4adf8>
   5bfd0:	ldr	r3, [sp, #8]
   5bfd4:	cmp	r3, #0
   5bfd8:	beq	5bfa8 <fputs@plt+0x4ae34>
   5bfdc:	ldr	r2, [r4, #76]	; 0x4c
   5bfe0:	add	r2, r2, #1
   5bfe4:	str	r2, [r4, #76]	; 0x4c
   5bfe8:	str	r2, [r3]
   5bfec:	mov	r8, #2
   5bff0:	cmp	r8, #1
   5bff4:	movne	r3, #0
   5bff8:	moveq	r3, #1
   5bffc:	mov	r1, r5
   5c000:	mov	r0, r4
   5c004:	bl	5b750 <fputs@plt+0x4a5dc>
   5c008:	str	r6, [r4, #428]	; 0x1ac
   5c00c:	b	5be54 <fputs@plt+0x4ace0>
   5c010:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5c014:	strd	r6, [sp, #8]
   5c018:	strd	r8, [sp, #16]
   5c01c:	strd	sl, [sp, #24]
   5c020:	str	lr, [sp, #32]
   5c024:	sub	sp, sp, #148	; 0x94
   5c028:	ldr	r5, [r0, #8]
   5c02c:	mov	r3, #0
   5c030:	str	r3, [sp, #140]	; 0x8c
   5c034:	str	r3, [sp, #136]	; 0x88
   5c038:	cmp	r5, r3
   5c03c:	moveq	r5, #0
   5c040:	beq	5c3b8 <fputs@plt+0x4b244>
   5c044:	mov	fp, r2
   5c048:	mov	r8, r1
   5c04c:	mov	r4, r0
   5c050:	cmp	r1, r3
   5c054:	beq	5c388 <fputs@plt+0x4b214>
   5c058:	ldrb	r6, [r1]
   5c05c:	sub	r3, r6, #19
   5c060:	cmp	r3, #140	; 0x8c
   5c064:	ldrls	pc, [pc, r3, lsl #2]
   5c068:	b	5ccc4 <fputs@plt+0x4bb50>
   5c06c:	andeq	ip, r5, r0, ror r6
   5c070:	andeq	ip, r5, r8, lsr #21
   5c074:	andeq	ip, r5, r4, asr #25
   5c078:	andeq	ip, r5, r4, asr #25
   5c07c:	andeq	ip, r5, r4, asr #25
   5c080:	andeq	ip, r5, r4, asr #25
   5c084:	andeq	ip, r5, r4, asr #25
   5c088:	andeq	ip, r5, r4, asr #25
   5c08c:	andeq	ip, r5, r4, asr #25
   5c090:	andeq	ip, r5, r4, asr #25
   5c094:	andeq	ip, r5, r4, asr #25
   5c098:	andeq	ip, r5, r4, asr #25
   5c09c:	andeq	ip, r5, r4, asr #25
   5c0a0:	andeq	ip, r5, r4, asr #25
   5c0a4:	andeq	ip, r5, r4, asr #25
   5c0a8:	andeq	ip, r5, r4, asr #25
   5c0ac:	andeq	ip, r5, r4, asr #25
   5c0b0:	andeq	ip, r5, r4, asr #25
   5c0b4:	andeq	ip, r5, r4, asr #25
   5c0b8:	andeq	ip, r5, r8, lsl #9
   5c0bc:	andeq	ip, r5, r4, asr #25
   5c0c0:	andeq	ip, r5, r4, asr #25
   5c0c4:	andeq	ip, r5, r4, asr #25
   5c0c8:	andeq	ip, r5, r4, asr #25
   5c0cc:	andeq	ip, r5, r4, asr #25
   5c0d0:	andeq	ip, r5, r4, asr #25
   5c0d4:	andeq	ip, r5, r4, asr #25
   5c0d8:	andeq	ip, r5, r4, asr #25
   5c0dc:	andeq	ip, r5, r4, asr #25
   5c0e0:	andeq	ip, r5, r4, asr #25
   5c0e4:	andeq	ip, r5, r4, asr #25
   5c0e8:	andeq	ip, r5, r4, asr #25
   5c0ec:	andeq	ip, r5, r4, asr #25
   5c0f0:	andeq	ip, r5, r4, asr #25
   5c0f4:	andeq	ip, r5, r4, asr #25
   5c0f8:	andeq	ip, r5, r4, asr #25
   5c0fc:	andeq	ip, r5, r4, asr #25
   5c100:	andeq	ip, r5, r4, asr #25
   5c104:	andeq	ip, r5, r8, ror lr
   5c108:	andeq	ip, r5, r4, asr #25
   5c10c:	andeq	ip, r5, r4, asr #25
   5c110:	andeq	ip, r5, r4, asr #25
   5c114:	andeq	ip, r5, r4, asr #25
   5c118:	andeq	ip, r5, r8, asr ip
   5c11c:	andeq	ip, r5, r4, asr #25
   5c120:	andeq	ip, r5, r4, asr #25
   5c124:	andeq	ip, r5, r4, asr #25
   5c128:	andeq	ip, r5, r4, asr #25
   5c12c:	andeq	ip, r5, r4, asr #25
   5c130:	andeq	ip, r5, r4, asr #25
   5c134:	andeq	ip, r5, r4, asr #25
   5c138:	andeq	ip, r5, r4, asr #25
   5c13c:	muleq	r5, r0, r5
   5c140:	muleq	r5, r0, r5
   5c144:	andeq	ip, r5, r8, lsr r5
   5c148:	andeq	ip, r5, r4, asr #22
   5c14c:			; <UNDEFINED> instruction: 0x0005cabc
   5c150:	muleq	r5, r8, r6
   5c154:	muleq	r5, r8, r6
   5c158:	andeq	ip, r5, r8, ror #9
   5c15c:	andeq	ip, r5, r8, ror #9
   5c160:	andeq	ip, r5, r8, ror #9
   5c164:	andeq	ip, r5, r8, ror #9
   5c168:	andeq	ip, r5, r8, ror #9
   5c16c:	andeq	ip, r5, r8, ror #9
   5c170:	andeq	ip, r5, r4, asr #25
   5c174:	muleq	r5, r0, r5
   5c178:	muleq	r5, r0, r5
   5c17c:	muleq	r5, r0, r5
   5c180:	muleq	r5, r0, r5
   5c184:	muleq	r5, r0, r5
   5c188:	muleq	r5, r0, r5
   5c18c:	muleq	r5, r0, r5
   5c190:	muleq	r5, r0, r5
   5c194:	muleq	r5, r0, r5
   5c198:	muleq	r5, r0, r5
   5c19c:	andeq	ip, r5, r8, asr #24
   5c1a0:	andeq	ip, r5, r0, ror r6
   5c1a4:	andeq	ip, r5, r0, ror r3
   5c1a8:	andeq	ip, r5, r4, asr #25
   5c1ac:	andeq	ip, r5, r4, asr #25
   5c1b0:	andeq	ip, r5, r4, asr #25
   5c1b4:	andeq	ip, r5, r8, lsl #7
   5c1b8:	andeq	ip, r5, r4, asr #25
   5c1bc:	andeq	ip, r5, r4, asr #25
   5c1c0:	andeq	ip, r5, r4, asr #25
   5c1c4:	andeq	ip, r5, r4, asr #25
   5c1c8:	andeq	ip, r5, r4, asr #25
   5c1cc:	andeq	ip, r5, r4, asr #25
   5c1d0:	andeq	ip, r5, r4, asr #25
   5c1d4:	andeq	ip, r5, r4, asr #25
   5c1d8:	andeq	ip, r5, r4, asr #25
   5c1dc:	andeq	ip, r5, r4, asr #25
   5c1e0:	andeq	ip, r5, r4, asr #25
   5c1e4:	andeq	ip, r5, r4, asr #25
   5c1e8:	andeq	ip, r5, r4, asr #25
   5c1ec:	andeq	ip, r5, r4, asr #25
   5c1f0:	andeq	ip, r5, r4, asr #25
   5c1f4:	andeq	ip, r5, r4, asr #25
   5c1f8:	andeq	ip, r5, r4, asr #25
   5c1fc:	andeq	ip, r5, r8, lsr #21
   5c200:	andeq	ip, r5, r4, asr #25
   5c204:	andeq	ip, r5, r4, asr #25
   5c208:	andeq	ip, r5, r4, asr #25
   5c20c:	andeq	ip, r5, r4, asr #25
   5c210:	andeq	ip, r5, r4, asr #25
   5c214:	andeq	ip, r5, r4, asr #25
   5c218:	andeq	ip, r5, r4, asr #25
   5c21c:	andeq	ip, r5, r4, asr #25
   5c220:	andeq	ip, r5, r4, asr #25
   5c224:	andeq	ip, r5, r4, asr #25
   5c228:	andeq	ip, r5, r4, asr #25
   5c22c:	andeq	ip, r5, r4, asr #25
   5c230:	andeq	ip, r5, r0, asr #6
   5c234:	andeq	ip, r5, r4, asr r3
   5c238:	ldrdeq	ip, [r5], -r8
   5c23c:	andeq	ip, r5, r0, lsr r4
   5c240:	andeq	ip, r5, r4, asr #25
   5c244:	andeq	ip, r5, r4, asr #25
   5c248:	andeq	ip, r5, r4, asr #25
   5c24c:	andeq	ip, r5, r4, asr #25
   5c250:	andeq	ip, r5, r4, asr #25
   5c254:	andeq	ip, r5, r4, asr #25
   5c258:	andeq	ip, r5, r4, asr #25
   5c25c:	andeq	ip, r5, r4, asr #25
   5c260:	andeq	ip, r5, r4, asr #25
   5c264:	andeq	ip, r5, r4, asr #25
   5c268:	andeq	ip, r5, r4, asr #25
   5c26c:	andeq	ip, r5, r4, asr #25
   5c270:	andeq	ip, r5, r8, lsr r5
   5c274:	andeq	ip, r5, r4, asr #25
   5c278:	andeq	ip, r5, r4, asr #25
   5c27c:	andeq	ip, r5, r0, lsr r7
   5c280:	ldrdeq	ip, [r5], -r4
   5c284:	strdeq	ip, [r5], -r8
   5c288:	andeq	ip, r5, r0, lsr #5
   5c28c:	ldrdeq	ip, [r5], -r0
   5c290:	andeq	ip, r5, r8, asr #24
   5c294:	andeq	ip, r5, r0, lsl #9
   5c298:	andeq	ip, r5, r4, asr #25
   5c29c:	andeq	ip, r5, r8, asr #24
   5c2a0:	ldr	r2, [r1, #40]	; 0x28
   5c2a4:	ldrsh	r3, [r1, #34]	; 0x22
   5c2a8:	add	r3, r3, r3, lsl #1
   5c2ac:	ldr	r1, [r2, #28]
   5c2b0:	add	r3, r1, r3, lsl #3
   5c2b4:	ldrb	r1, [r2]
   5c2b8:	cmp	r1, #0
   5c2bc:	bne	5c2c8 <fputs@plt+0x4b154>
   5c2c0:	ldr	r5, [r3, #16]
   5c2c4:	b	5c3a0 <fputs@plt+0x4b22c>
   5c2c8:	ldrb	r1, [r2, #1]
   5c2cc:	cmp	r1, #0
   5c2d0:	bne	5c2f8 <fputs@plt+0x4b184>
   5c2d4:	ldr	r3, [r8, #28]
   5c2d8:	cmp	r3, #0
   5c2dc:	bge	5c31c <fputs@plt+0x4b1a8>
   5c2e0:	ldr	r3, [r4, #100]	; 0x64
   5c2e4:	cmp	r3, #0
   5c2e8:	ble	5c318 <fputs@plt+0x4b1a4>
   5c2ec:	ldrsh	r5, [r8, #32]
   5c2f0:	add	r5, r5, r3
   5c2f4:	b	5c3a0 <fputs@plt+0x4b22c>
   5c2f8:	ldr	r3, [r3, #12]
   5c2fc:	ldr	r2, [r2, #8]
   5c300:	str	fp, [sp]
   5c304:	mov	r1, #47	; 0x2f
   5c308:	mov	r0, r5
   5c30c:	bl	2dd84 <fputs@plt+0x1cc10>
   5c310:	mov	r5, fp
   5c314:	b	5c3a0 <fputs@plt+0x4b22c>
   5c318:	ldr	r3, [r4, #104]	; 0x68
   5c31c:	ldrb	r2, [r8, #38]	; 0x26
   5c320:	str	r2, [sp, #4]
   5c324:	str	fp, [sp]
   5c328:	ldrsh	r2, [r8, #32]
   5c32c:	ldr	r1, [r8, #44]	; 0x2c
   5c330:	mov	r0, r4
   5c334:	bl	422a4 <fputs@plt+0x31130>
   5c338:	mov	r5, r0
   5c33c:	b	5c3a0 <fputs@plt+0x4b22c>
   5c340:	mov	r3, r2
   5c344:	mov	r2, #0
   5c348:	bl	3f9e0 <fputs@plt+0x2e86c>
   5c34c:	mov	r5, fp
   5c350:	b	5c3a0 <fputs@plt+0x4b22c>
   5c354:	mov	r3, r2
   5c358:	mov	r2, #0
   5c35c:	ldr	r1, [r1, #8]
   5c360:	mov	r0, r5
   5c364:	bl	2dfe8 <fputs@plt+0x1ce74>
   5c368:	mov	r5, fp
   5c36c:	b	5c3a0 <fputs@plt+0x4b22c>
   5c370:	ldr	r2, [r1, #8]
   5c374:	mov	r1, fp
   5c378:	mov	r0, r5
   5c37c:	bl	2df28 <fputs@plt+0x1cdb4>
   5c380:	mov	r5, fp
   5c384:	b	5c3a0 <fputs@plt+0x4b22c>
   5c388:	mov	r3, fp
   5c38c:	mov	r2, #0
   5c390:	mov	r1, #25
   5c394:	mov	r0, r5
   5c398:	bl	2e4d0 <fputs@plt+0x1d35c>
   5c39c:	mov	r5, fp
   5c3a0:	ldr	r1, [sp, #140]	; 0x8c
   5c3a4:	mov	r0, r4
   5c3a8:	bl	18efc <fputs@plt+0x7d88>
   5c3ac:	ldr	r1, [sp, #136]	; 0x88
   5c3b0:	mov	r0, r4
   5c3b4:	bl	18efc <fputs@plt+0x7d88>
   5c3b8:	mov	r0, r5
   5c3bc:	add	sp, sp, #148	; 0x94
   5c3c0:	ldrd	r4, [sp]
   5c3c4:	ldrd	r6, [sp, #8]
   5c3c8:	ldrd	r8, [sp, #16]
   5c3cc:	ldrd	sl, [sp, #24]
   5c3d0:	add	sp, sp, #32
   5c3d4:	pop	{pc}		; (ldr pc, [sp], #4)
   5c3d8:	ldr	r7, [r1, #8]
   5c3dc:	add	r7, r7, #2
   5c3e0:	mov	r0, r7
   5c3e4:	bl	1c2f8 <fputs@plt+0xb184>
   5c3e8:	sub	r6, r0, #1
   5c3ec:	mov	r2, r6
   5c3f0:	mov	r1, r7
   5c3f4:	ldr	r0, [r5]
   5c3f8:	bl	1558c <fputs@plt+0x4418>
   5c3fc:	add	r6, r6, r6, lsr #31
   5c400:	mvn	r3, #0
   5c404:	str	r3, [sp, #8]
   5c408:	str	r0, [sp, #4]
   5c40c:	mov	r3, #0
   5c410:	str	r3, [sp]
   5c414:	mov	r3, fp
   5c418:	asr	r2, r6, #1
   5c41c:	mov	r1, #27
   5c420:	mov	r0, r5
   5c424:	bl	2dee0 <fputs@plt+0x1cd6c>
   5c428:	mov	r5, fp
   5c42c:	b	5c3a0 <fputs@plt+0x4b22c>
   5c430:	mov	r3, r2
   5c434:	ldrsh	r2, [r1, #32]
   5c438:	mov	r1, #28
   5c43c:	mov	r0, r5
   5c440:	bl	2e4d0 <fputs@plt+0x1d35c>
   5c444:	ldr	r3, [r8, #8]
   5c448:	ldrb	r3, [r3, #1]
   5c44c:	cmp	r3, #0
   5c450:	moveq	r5, fp
   5c454:	beq	5c3a0 <fputs@plt+0x4b22c>
   5c458:	ldrsh	r2, [r8, #32]
   5c45c:	sub	r2, r2, #-1073741823	; 0xc0000001
   5c460:	ldr	r1, [r4, #476]	; 0x1dc
   5c464:	mvn	r3, #1
   5c468:	ldr	r2, [r1, r2, lsl #2]
   5c46c:	mvn	r1, #0
   5c470:	mov	r0, r5
   5c474:	bl	25534 <fputs@plt+0x143c0>
   5c478:	mov	r5, fp
   5c47c:	b	5c3a0 <fputs@plt+0x4b22c>
   5c480:	ldr	r5, [r1, #28]
   5c484:	b	5c3a0 <fputs@plt+0x4b22c>
   5c488:	ldr	r1, [r1, #12]
   5c48c:	bl	5c010 <fputs@plt+0x4ae9c>
   5c490:	cmp	fp, r0
   5c494:	bne	5c4d0 <fputs@plt+0x4b35c>
   5c498:	mov	r1, #0
   5c49c:	ldr	r0, [r8, #8]
   5c4a0:	bl	19284 <fputs@plt+0x8110>
   5c4a4:	mov	r3, r0
   5c4a8:	mov	r2, fp
   5c4ac:	mov	r1, #40	; 0x28
   5c4b0:	mov	r0, r5
   5c4b4:	bl	2e4d0 <fputs@plt+0x1d35c>
   5c4b8:	mov	r2, #1
   5c4bc:	mov	r1, fp
   5c4c0:	mov	r0, r4
   5c4c4:	bl	18cc4 <fputs@plt+0x7b50>
   5c4c8:	mov	r5, fp
   5c4cc:	b	5c3a0 <fputs@plt+0x4b22c>
   5c4d0:	mov	r3, fp
   5c4d4:	mov	r2, r0
   5c4d8:	mov	r1, #31
   5c4dc:	mov	r0, r5
   5c4e0:	bl	2e4d0 <fputs@plt+0x1d35c>
   5c4e4:	b	5c498 <fputs@plt+0x4b324>
   5c4e8:	add	r2, sp, #140	; 0x8c
   5c4ec:	ldr	r1, [r1, #12]
   5c4f0:	bl	5e78c <fputs@plt+0x4d618>
   5c4f4:	mov	r5, r0
   5c4f8:	add	r2, sp, #136	; 0x88
   5c4fc:	ldr	r1, [r8, #16]
   5c500:	mov	r0, r4
   5c504:	bl	5e78c <fputs@plt+0x4d618>
   5c508:	mov	r3, #32
   5c50c:	str	r3, [sp, #12]
   5c510:	str	fp, [sp, #8]
   5c514:	str	r0, [sp, #4]
   5c518:	str	r5, [sp]
   5c51c:	mov	r3, r6
   5c520:	ldr	r2, [r8, #16]
   5c524:	ldr	r1, [r8, #12]
   5c528:	mov	r0, r4
   5c52c:	bl	3e34c <fputs@plt+0x2d1d8>
   5c530:	mov	r5, fp
   5c534:	b	5c3a0 <fputs@plt+0x4b22c>
   5c538:	add	r2, sp, #140	; 0x8c
   5c53c:	ldr	r1, [r1, #12]
   5c540:	bl	5e78c <fputs@plt+0x4d618>
   5c544:	mov	r5, r0
   5c548:	add	r2, sp, #136	; 0x88
   5c54c:	ldr	r1, [r8, #16]
   5c550:	mov	r0, r4
   5c554:	bl	5e78c <fputs@plt+0x4d618>
   5c558:	cmp	r6, #73	; 0x49
   5c55c:	mov	r3, #160	; 0xa0
   5c560:	str	r3, [sp, #12]
   5c564:	str	fp, [sp, #8]
   5c568:	str	r0, [sp, #4]
   5c56c:	str	r5, [sp]
   5c570:	moveq	r3, #79	; 0x4f
   5c574:	movne	r3, #78	; 0x4e
   5c578:	ldr	r2, [r8, #16]
   5c57c:	ldr	r1, [r8, #12]
   5c580:	mov	r0, r4
   5c584:	bl	3e34c <fputs@plt+0x2d1d8>
   5c588:	mov	r5, fp
   5c58c:	b	5c3a0 <fputs@plt+0x4b22c>
   5c590:	add	r2, sp, #140	; 0x8c
   5c594:	ldr	r1, [r1, #12]
   5c598:	bl	5e78c <fputs@plt+0x4d618>
   5c59c:	mov	r7, r0
   5c5a0:	add	r2, sp, #136	; 0x88
   5c5a4:	ldr	r1, [r8, #16]
   5c5a8:	mov	r0, r4
   5c5ac:	bl	5e78c <fputs@plt+0x4d618>
   5c5b0:	str	fp, [sp]
   5c5b4:	mov	r3, r7
   5c5b8:	mov	r2, r0
   5c5bc:	mov	r1, r6
   5c5c0:	mov	r0, r5
   5c5c4:	bl	2dd84 <fputs@plt+0x1cc10>
   5c5c8:	mov	r5, fp
   5c5cc:	b	5c3a0 <fputs@plt+0x4b22c>
   5c5d0:	ldr	r1, [r1, #12]
   5c5d4:	ldrb	r3, [r1]
   5c5d8:	cmp	r3, #132	; 0x84
   5c5dc:	beq	5c640 <fputs@plt+0x4b4cc>
   5c5e0:	cmp	r3, #133	; 0x85
   5c5e4:	beq	5c654 <fputs@plt+0x4b4e0>
   5c5e8:	mvn	r3, #123	; 0x7b
   5c5ec:	strb	r3, [sp, #88]	; 0x58
   5c5f0:	mov	r3, #17408	; 0x4400
   5c5f4:	str	r3, [sp, #92]	; 0x5c
   5c5f8:	mov	r3, #0
   5c5fc:	str	r3, [sp, #96]	; 0x60
   5c600:	add	r2, sp, #140	; 0x8c
   5c604:	add	r1, sp, #88	; 0x58
   5c608:	bl	5e78c <fputs@plt+0x4d618>
   5c60c:	mov	r6, r0
   5c610:	add	r2, sp, #136	; 0x88
   5c614:	ldr	r1, [r8, #12]
   5c618:	mov	r0, r4
   5c61c:	bl	5e78c <fputs@plt+0x4d618>
   5c620:	str	fp, [sp]
   5c624:	mov	r3, r6
   5c628:	mov	r2, r0
   5c62c:	mov	r1, #90	; 0x5a
   5c630:	mov	r0, r5
   5c634:	bl	2dd84 <fputs@plt+0x1cc10>
   5c638:	mov	r5, fp
   5c63c:	b	5c3a0 <fputs@plt+0x4b22c>
   5c640:	mov	r3, r2
   5c644:	mov	r2, #1
   5c648:	bl	3f9e0 <fputs@plt+0x2e86c>
   5c64c:	mov	r5, fp
   5c650:	b	5c3a0 <fputs@plt+0x4b22c>
   5c654:	mov	r3, r2
   5c658:	mov	r2, #1
   5c65c:	ldr	r1, [r1, #8]
   5c660:	mov	r0, r5
   5c664:	bl	2dfe8 <fputs@plt+0x1ce74>
   5c668:	mov	r5, fp
   5c66c:	b	5c3a0 <fputs@plt+0x4b22c>
   5c670:	add	r2, sp, #140	; 0x8c
   5c674:	ldr	r1, [r1, #12]
   5c678:	bl	5e78c <fputs@plt+0x4d618>
   5c67c:	mov	r3, fp
   5c680:	mov	r2, r0
   5c684:	mov	r1, r6
   5c688:	mov	r0, r5
   5c68c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5c690:	mov	r5, fp
   5c694:	b	5c3a0 <fputs@plt+0x4b22c>
   5c698:	mov	r3, r2
   5c69c:	mov	r2, #1
   5c6a0:	mov	r1, #22
   5c6a4:	mov	r0, r5
   5c6a8:	bl	2e4d0 <fputs@plt+0x1d35c>
   5c6ac:	add	r2, sp, #140	; 0x8c
   5c6b0:	ldr	r1, [r8, #12]
   5c6b4:	mov	r0, r4
   5c6b8:	bl	5e78c <fputs@plt+0x4d618>
   5c6bc:	mov	r2, r0
   5c6c0:	mov	r1, r6
   5c6c4:	mov	r0, r5
   5c6c8:	bl	2e44c <fputs@plt+0x1d2d8>
   5c6cc:	mov	r6, r0
   5c6d0:	mov	r3, fp
   5c6d4:	mov	r2, #0
   5c6d8:	mov	r1, #22
   5c6dc:	mov	r0, r5
   5c6e0:	bl	2e4d0 <fputs@plt+0x1d35c>
   5c6e4:	mov	r1, r6
   5c6e8:	mov	r0, r5
   5c6ec:	bl	17a4c <fputs@plt+0x68d8>
   5c6f0:	mov	r5, fp
   5c6f4:	b	5c3a0 <fputs@plt+0x4b22c>
   5c6f8:	ldr	r2, [r1, #40]	; 0x28
   5c6fc:	cmp	r2, #0
   5c700:	beq	5c718 <fputs@plt+0x4b5a4>
   5c704:	ldrsh	r1, [r1, #34]	; 0x22
   5c708:	ldr	r3, [r2, #40]	; 0x28
   5c70c:	add	r3, r3, r1, lsl #4
   5c710:	ldr	r5, [r3, #8]
   5c714:	b	5c3a0 <fputs@plt+0x4b22c>
   5c718:	ldr	r2, [r1, #8]
   5c71c:	movw	r1, #53840	; 0xd250
   5c720:	movt	r1, #8
   5c724:	bl	3907c <fputs@plt+0x27f08>
   5c728:	mov	r5, fp
   5c72c:	b	5c3a0 <fputs@plt+0x4b22c>
   5c730:	ldr	sl, [r0]
   5c734:	ldrb	r3, [sl, #66]	; 0x42
   5c738:	ldr	r2, [r1, #4]
   5c73c:	tst	r2, #16384	; 0x4000
   5c740:	movne	r7, #0
   5c744:	strne	r7, [sp, #20]
   5c748:	bne	5c760 <fputs@plt+0x4b5ec>
   5c74c:	ldr	r7, [r1, #20]
   5c750:	cmp	r7, #0
   5c754:	ldrne	r2, [r7]
   5c758:	moveq	r2, #0
   5c75c:	str	r2, [sp, #20]
   5c760:	ldr	r6, [r8, #8]
   5c764:	mov	r2, #0
   5c768:	str	r2, [sp]
   5c76c:	ldr	r2, [sp, #20]
   5c770:	mov	r1, r6
   5c774:	mov	r0, sl
   5c778:	bl	27098 <fputs@plt+0x15f24>
   5c77c:	subs	r9, r0, #0
   5c780:	beq	5c790 <fputs@plt+0x4b61c>
   5c784:	ldr	r3, [r9, #16]
   5c788:	cmp	r3, #0
   5c78c:	beq	5c7ac <fputs@plt+0x4b638>
   5c790:	mov	r2, r6
   5c794:	movw	r1, #53868	; 0xd26c
   5c798:	movt	r1, #8
   5c79c:	mov	r0, r4
   5c7a0:	bl	3907c <fputs@plt+0x27f08>
   5c7a4:	mov	r5, fp
   5c7a8:	b	5c3a0 <fputs@plt+0x4b22c>
   5c7ac:	ldrh	r3, [r9, #2]
   5c7b0:	tst	r3, #512	; 0x200
   5c7b4:	bne	5c7ec <fputs@plt+0x4b678>
   5c7b8:	tst	r3, #1024	; 0x400
   5c7bc:	bne	5c8a4 <fputs@plt+0x4b730>
   5c7c0:	ldr	r3, [sp, #20]
   5c7c4:	cmp	r3, #0
   5c7c8:	ble	5cf08 <fputs@plt+0x4bd94>
   5c7cc:	mov	r3, #0
   5c7d0:	mov	r6, r3
   5c7d4:	str	r3, [sp, #24]
   5c7d8:	str	r5, [sp, #28]
   5c7dc:	mov	r5, r3
   5c7e0:	str	sl, [sp, #36]	; 0x24
   5c7e4:	ldr	sl, [sp, #20]
   5c7e8:	b	5c8e4 <fputs@plt+0x4b770>
   5c7ec:	mov	r0, r5
   5c7f0:	bl	2dc2c <fputs@plt+0x1cab8>
   5c7f4:	str	r0, [sp, #24]
   5c7f8:	ldr	r3, [r7, #4]
   5c7fc:	mov	r2, fp
   5c800:	ldr	r1, [r3]
   5c804:	mov	r0, r4
   5c808:	bl	5d18c <fputs@plt+0x4c018>
   5c80c:	ldr	r3, [sp, #20]
   5c810:	cmp	r3, #1
   5c814:	ble	5c890 <fputs@plt+0x4b71c>
   5c818:	mov	r8, #20
   5c81c:	mov	r6, #1
   5c820:	mov	sl, #77	; 0x4d
   5c824:	mov	r9, r6
   5c828:	str	r5, [sp, #20]
   5c82c:	mov	r5, r3
   5c830:	ldr	r3, [sp, #24]
   5c834:	mov	r2, fp
   5c838:	mov	r1, sl
   5c83c:	ldr	r0, [sp, #20]
   5c840:	bl	2e4d0 <fputs@plt+0x1d35c>
   5c844:	mov	r2, r9
   5c848:	mov	r1, fp
   5c84c:	mov	r0, r4
   5c850:	bl	18cc4 <fputs@plt+0x7b50>
   5c854:	ldr	r3, [r4, #108]	; 0x6c
   5c858:	add	r3, r3, #1
   5c85c:	str	r3, [r4, #108]	; 0x6c
   5c860:	ldr	r3, [r7, #4]
   5c864:	mov	r2, fp
   5c868:	ldr	r1, [r3, r8]
   5c86c:	mov	r0, r4
   5c870:	bl	5d18c <fputs@plt+0x4c018>
   5c874:	mov	r0, r4
   5c878:	bl	18d4c <fputs@plt+0x7bd8>
   5c87c:	add	r6, r6, #1
   5c880:	add	r8, r8, #20
   5c884:	cmp	r5, r6
   5c888:	bne	5c830 <fputs@plt+0x4b6bc>
   5c88c:	ldr	r5, [sp, #20]
   5c890:	ldr	r1, [sp, #24]
   5c894:	mov	r0, r5
   5c898:	bl	179c8 <fputs@plt+0x6854>
   5c89c:	mov	r5, fp
   5c8a0:	b	5c3a0 <fputs@plt+0x4b22c>
   5c8a4:	ldr	r3, [r7, #4]
   5c8a8:	mov	r2, fp
   5c8ac:	ldr	r1, [r3]
   5c8b0:	mov	r0, r4
   5c8b4:	bl	5c010 <fputs@plt+0x4ae9c>
   5c8b8:	mov	r5, r0
   5c8bc:	b	5c3a0 <fputs@plt+0x4b22c>
   5c8c0:	ldrh	r3, [r9, #2]
   5c8c4:	ubfx	r3, r3, #5, #1
   5c8c8:	cmp	r5, #0
   5c8cc:	movne	r3, #0
   5c8d0:	cmp	r3, #0
   5c8d4:	bne	5c918 <fputs@plt+0x4b7a4>
   5c8d8:	add	r6, r6, #1
   5c8dc:	cmp	sl, r6
   5c8e0:	beq	5c934 <fputs@plt+0x4b7c0>
   5c8e4:	cmp	r6, #31
   5c8e8:	bgt	5c8c0 <fputs@plt+0x4b74c>
   5c8ec:	ldr	r3, [r7, #4]
   5c8f0:	add	r2, r6, r6, lsl #2
   5c8f4:	ldr	r0, [r3, r2, lsl #2]
   5c8f8:	bl	1cee8 <fputs@plt+0xbd74>
   5c8fc:	cmp	r0, #0
   5c900:	beq	5c8c0 <fputs@plt+0x4b74c>
   5c904:	ldr	r3, [sp, #24]
   5c908:	mov	r2, #1
   5c90c:	orr	r3, r3, r2, lsl r6
   5c910:	str	r3, [sp, #24]
   5c914:	b	5c8c0 <fputs@plt+0x4b74c>
   5c918:	ldr	r3, [r7, #4]
   5c91c:	add	r2, r6, r6, lsl #2
   5c920:	ldr	r1, [r3, r2, lsl #2]
   5c924:	mov	r0, r4
   5c928:	bl	3c92c <fputs@plt+0x2b7b8>
   5c92c:	mov	r5, r0
   5c930:	b	5c8d8 <fputs@plt+0x4b764>
   5c934:	str	r5, [sp, #32]
   5c938:	ldr	r5, [sp, #28]
   5c93c:	ldr	sl, [sp, #36]	; 0x24
   5c940:	cmp	r7, #0
   5c944:	beq	5cf44 <fputs@plt+0x4bdd0>
   5c948:	ldr	r3, [sp, #24]
   5c94c:	cmp	r3, #0
   5c950:	beq	5cf1c <fputs@plt+0x4bda8>
   5c954:	ldr	r3, [r4, #76]	; 0x4c
   5c958:	add	r2, r3, #1
   5c95c:	str	r2, [sp, #28]
   5c960:	add	r3, r3, r6
   5c964:	str	r3, [r4, #76]	; 0x4c
   5c968:	ldrh	r3, [r9, #2]
   5c96c:	tst	r3, #192	; 0xc0
   5c970:	beq	5c990 <fputs@plt+0x4b81c>
   5c974:	ldr	r2, [r7, #4]
   5c978:	ldr	r1, [r2]
   5c97c:	ldrb	r2, [r1]
   5c980:	and	r2, r2, #253	; 0xfd
   5c984:	cmp	r2, #152	; 0x98
   5c988:	biceq	r3, r3, #63	; 0x3f
   5c98c:	strbeq	r3, [r1, #38]	; 0x26
   5c990:	ldr	r3, [r4, #108]	; 0x6c
   5c994:	add	r3, r3, #1
   5c998:	str	r3, [r4, #108]	; 0x6c
   5c99c:	mov	r3, #3
   5c9a0:	str	r3, [sp]
   5c9a4:	mov	r3, #0
   5c9a8:	ldr	r2, [sp, #28]
   5c9ac:	mov	r1, r7
   5c9b0:	mov	r0, r4
   5c9b4:	bl	5d58c <fputs@plt+0x4c418>
   5c9b8:	mov	r0, r4
   5c9bc:	bl	18d4c <fputs@plt+0x7bd8>
   5c9c0:	ldr	r3, [sp, #20]
   5c9c4:	cmp	r3, #1
   5c9c8:	bgt	5cf60 <fputs@plt+0x4bdec>
   5c9cc:	ldr	r3, [sp, #20]
   5c9d0:	cmp	r3, #1
   5c9d4:	beq	5cf6c <fputs@plt+0x4bdf8>
   5c9d8:	ldrh	r3, [r9, #2]
   5c9dc:	tst	r3, #32
   5c9e0:	beq	5ca1c <fputs@plt+0x4b8a8>
   5c9e4:	ldr	r3, [sp, #32]
   5c9e8:	cmp	r3, #0
   5c9ec:	ldreq	r3, [sl, #8]
   5c9f0:	streq	r3, [sp, #32]
   5c9f4:	mvn	r3, #3
   5c9f8:	str	r3, [sp, #8]
   5c9fc:	ldr	r3, [sp, #32]
   5ca00:	str	r3, [sp, #4]
   5ca04:	mov	r2, #0
   5ca08:	str	r2, [sp]
   5ca0c:	mov	r3, r2
   5ca10:	mov	r1, #34	; 0x22
   5ca14:	mov	r0, r5
   5ca18:	bl	2dee0 <fputs@plt+0x1cd6c>
   5ca1c:	mvn	r3, #4
   5ca20:	str	r3, [sp, #8]
   5ca24:	str	r9, [sp, #4]
   5ca28:	str	fp, [sp]
   5ca2c:	ldr	r3, [sp, #28]
   5ca30:	ldr	r6, [sp, #24]
   5ca34:	mov	r2, r6
   5ca38:	mov	r1, #35	; 0x23
   5ca3c:	mov	r0, r5
   5ca40:	bl	2dee0 <fputs@plt+0x1cd6c>
   5ca44:	ldr	r7, [sp, #20]
   5ca48:	uxtb	r1, r7
   5ca4c:	mov	r0, r5
   5ca50:	bl	179f4 <fputs@plt+0x6880>
   5ca54:	clz	r3, r6
   5ca58:	lsr	r3, r3, #5
   5ca5c:	cmp	r7, #0
   5ca60:	moveq	r3, #0
   5ca64:	cmp	r3, #0
   5ca68:	moveq	r5, fp
   5ca6c:	beq	5c3a0 <fputs@plt+0x4b22c>
   5ca70:	ldr	r2, [sp, #20]
   5ca74:	ldr	r1, [sp, #28]
   5ca78:	mov	r0, r4
   5ca7c:	bl	18fa0 <fputs@plt+0x7e2c>
   5ca80:	mov	r5, fp
   5ca84:	b	5c3a0 <fputs@plt+0x4b22c>
   5ca88:	ldr	r3, [r7, #4]
   5ca8c:	ldr	r3, [r3, #20]
   5ca90:	ldr	r2, [sp, #20]
   5ca94:	mov	r1, r9
   5ca98:	mov	r0, sl
   5ca9c:	bl	22ae0 <fputs@plt+0x1196c>
   5caa0:	mov	r9, r0
   5caa4:	b	5c9d8 <fputs@plt+0x4b864>
   5caa8:	mov	r3, #0
   5caac:	mov	r2, r3
   5cab0:	bl	5b750 <fputs@plt+0x4a5dc>
   5cab4:	mov	r5, r0
   5cab8:	b	5c3a0 <fputs@plt+0x4b22c>
   5cabc:	mov	r0, r5
   5cac0:	bl	2dc2c <fputs@plt+0x1cab8>
   5cac4:	mov	r7, r0
   5cac8:	mov	r0, r5
   5cacc:	bl	2dc2c <fputs@plt+0x1cab8>
   5cad0:	mov	r6, r0
   5cad4:	mov	r3, fp
   5cad8:	mov	r2, #0
   5cadc:	mov	r1, #25
   5cae0:	mov	r0, r5
   5cae4:	bl	2e4d0 <fputs@plt+0x1d35c>
   5cae8:	mov	r3, r6
   5caec:	mov	r2, r7
   5caf0:	mov	r1, r8
   5caf4:	mov	r0, r4
   5caf8:	bl	5e8c0 <fputs@plt+0x4d74c>
   5cafc:	mov	r3, fp
   5cb00:	mov	r2, #1
   5cb04:	mov	r1, #22
   5cb08:	mov	r0, r5
   5cb0c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5cb10:	mov	r1, r7
   5cb14:	mov	r0, r5
   5cb18:	bl	179c8 <fputs@plt+0x6854>
   5cb1c:	mov	r3, #0
   5cb20:	mov	r2, fp
   5cb24:	mov	r1, #37	; 0x25
   5cb28:	mov	r0, r5
   5cb2c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5cb30:	mov	r1, r6
   5cb34:	mov	r0, r5
   5cb38:	bl	179c8 <fputs@plt+0x6854>
   5cb3c:	mov	r5, fp
   5cb40:	b	5c3a0 <fputs@plt+0x4b22c>
   5cb44:	ldr	r6, [r1, #12]
   5cb48:	ldr	r3, [r1, #20]
   5cb4c:	ldr	r9, [r3, #4]
   5cb50:	ldr	r3, [r9]
   5cb54:	mov	r8, r3
   5cb58:	add	r2, sp, #140	; 0x8c
   5cb5c:	mov	r1, r6
   5cb60:	bl	5e78c <fputs@plt+0x4d618>
   5cb64:	mov	r7, r0
   5cb68:	add	r2, sp, #136	; 0x88
   5cb6c:	str	r8, [sp, #24]
   5cb70:	mov	r1, r8
   5cb74:	mov	r0, r4
   5cb78:	bl	5e78c <fputs@plt+0x4d618>
   5cb7c:	str	r0, [sp, #28]
   5cb80:	mov	r0, r4
   5cb84:	bl	18ec4 <fputs@plt+0x7d50>
   5cb88:	str	r0, [sp, #20]
   5cb8c:	mov	r0, r4
   5cb90:	bl	18ec4 <fputs@plt+0x7d50>
   5cb94:	mov	sl, r0
   5cb98:	mov	r8, #32
   5cb9c:	str	r8, [sp, #12]
   5cba0:	ldr	r3, [sp, #20]
   5cba4:	str	r3, [sp, #8]
   5cba8:	ldr	r1, [sp, #28]
   5cbac:	str	r1, [sp, #4]
   5cbb0:	str	r7, [sp]
   5cbb4:	mov	r3, #83	; 0x53
   5cbb8:	ldr	r2, [sp, #24]
   5cbbc:	mov	r1, r6
   5cbc0:	mov	r0, r4
   5cbc4:	bl	3e34c <fputs@plt+0x2d1d8>
   5cbc8:	ldr	r9, [r9, #20]
   5cbcc:	ldr	r1, [sp, #136]	; 0x88
   5cbd0:	mov	r0, r4
   5cbd4:	bl	18efc <fputs@plt+0x7d88>
   5cbd8:	add	r2, sp, #136	; 0x88
   5cbdc:	mov	r1, r9
   5cbe0:	mov	r0, r4
   5cbe4:	bl	5e78c <fputs@plt+0x4d618>
   5cbe8:	str	r8, [sp, #12]
   5cbec:	str	sl, [sp, #8]
   5cbf0:	str	r0, [sp, #4]
   5cbf4:	str	r7, [sp]
   5cbf8:	mov	r3, #81	; 0x51
   5cbfc:	mov	r2, r9
   5cc00:	mov	r1, r6
   5cc04:	mov	r0, r4
   5cc08:	bl	3e34c <fputs@plt+0x2d1d8>
   5cc0c:	str	fp, [sp]
   5cc10:	mov	r3, sl
   5cc14:	ldr	r6, [sp, #20]
   5cc18:	mov	r2, r6
   5cc1c:	mov	r1, #72	; 0x48
   5cc20:	mov	r0, r5
   5cc24:	bl	2dd84 <fputs@plt+0x1cc10>
   5cc28:	mov	r1, r6
   5cc2c:	mov	r0, r4
   5cc30:	bl	18efc <fputs@plt+0x7d88>
   5cc34:	mov	r1, sl
   5cc38:	mov	r0, r4
   5cc3c:	bl	18efc <fputs@plt+0x7d88>
   5cc40:	mov	r5, fp
   5cc44:	b	5c3a0 <fputs@plt+0x4b22c>
   5cc48:	ldr	r1, [r1, #12]
   5cc4c:	bl	5c010 <fputs@plt+0x4ae9c>
   5cc50:	mov	r5, r0
   5cc54:	b	5c3a0 <fputs@plt+0x4b22c>
   5cc58:	ldr	r6, [r1, #44]	; 0x2c
   5cc5c:	ldrsh	r2, [r6, #34]	; 0x22
   5cc60:	ldr	r3, [r1, #28]
   5cc64:	mla	r3, r2, r3, r3
   5cc68:	add	r2, r3, #1
   5cc6c:	ldrsh	r1, [r1, #32]
   5cc70:	mov	r3, fp
   5cc74:	add	r2, r2, r1
   5cc78:	mov	r1, #134	; 0x86
   5cc7c:	mov	r0, r5
   5cc80:	bl	2e4d0 <fputs@plt+0x1d35c>
   5cc84:	ldrsh	r3, [r8, #32]
   5cc88:	cmp	r3, #0
   5cc8c:	movlt	r5, fp
   5cc90:	blt	5c3a0 <fputs@plt+0x4b22c>
   5cc94:	ldr	r2, [r6, #4]
   5cc98:	add	r3, r2, r3, lsl #4
   5cc9c:	ldrb	r3, [r3, #13]
   5cca0:	cmp	r3, #69	; 0x45
   5cca4:	movne	r5, fp
   5cca8:	bne	5c3a0 <fputs@plt+0x4b22c>
   5ccac:	mov	r2, fp
   5ccb0:	mov	r1, #39	; 0x27
   5ccb4:	mov	r0, r5
   5ccb8:	bl	2e44c <fputs@plt+0x1d2d8>
   5ccbc:	mov	r5, fp
   5ccc0:	b	5c3a0 <fputs@plt+0x4b22c>
   5ccc4:	ldr	r3, [r1, #20]
   5ccc8:	str	r3, [sp, #28]
   5cccc:	ldr	r7, [r3, #4]
   5ccd0:	ldr	sl, [r3]
   5ccd4:	mov	r0, r5
   5ccd8:	bl	2dc2c <fputs@plt+0x1cab8>
   5ccdc:	str	r0, [sp, #20]
   5cce0:	ldr	r8, [r8, #12]
   5cce4:	cmp	r8, #0
   5cce8:	moveq	r3, r8
   5ccec:	beq	5cd6c <fputs@plt+0x4bbf8>
   5ccf0:	add	r6, sp, #88	; 0x58
   5ccf4:	ldrd	r2, [r8]
   5ccf8:	strd	r2, [sp, #88]	; 0x58
   5ccfc:	ldrd	r2, [r8, #8]
   5cd00:	strd	r2, [sp, #96]	; 0x60
   5cd04:	ldrd	r2, [r8, #16]
   5cd08:	strd	r2, [sp, #104]	; 0x68
   5cd0c:	ldrd	r2, [r8, #24]
   5cd10:	strd	r2, [sp, #112]	; 0x70
   5cd14:	ldrd	r2, [r8, #32]
   5cd18:	strd	r2, [sp, #120]	; 0x78
   5cd1c:	ldrd	r2, [r8, #40]	; 0x28
   5cd20:	strd	r2, [sp, #128]	; 0x80
   5cd24:	add	r2, sp, #140	; 0x8c
   5cd28:	mov	r1, r8
   5cd2c:	mov	r0, r4
   5cd30:	bl	5e78c <fputs@plt+0x4d618>
   5cd34:	ldrb	r3, [sp, #88]	; 0x58
   5cd38:	strb	r3, [sp, #126]	; 0x7e
   5cd3c:	mvn	r3, #98	; 0x62
   5cd40:	strb	r3, [sp, #88]	; 0x58
   5cd44:	str	r0, [sp, #116]	; 0x74
   5cd48:	ldr	r3, [sp, #92]	; 0x5c
   5cd4c:	bic	r3, r3, #4096	; 0x1000
   5cd50:	str	r3, [sp, #92]	; 0x5c
   5cd54:	mov	r3, #79	; 0x4f
   5cd58:	strb	r3, [sp, #40]	; 0x28
   5cd5c:	str	r6, [sp, #52]	; 0x34
   5cd60:	mov	r3, #0
   5cd64:	str	r3, [sp, #140]	; 0x8c
   5cd68:	add	r3, sp, #40	; 0x28
   5cd6c:	cmp	sl, #1
   5cd70:	ble	5ce10 <fputs@plt+0x4bc9c>
   5cd74:	mov	r6, r7
   5cd78:	sub	r9, sl, #2
   5cd7c:	lsr	r9, r9, #1
   5cd80:	add	r9, r9, r9, lsl #2
   5cd84:	add	r7, r7, #40	; 0x28
   5cd88:	add	r9, r7, r9, lsl #3
   5cd8c:	str	sl, [sp, #24]
   5cd90:	mov	sl, r3
   5cd94:	ldr	r3, [r4, #108]	; 0x6c
   5cd98:	add	r3, r3, #1
   5cd9c:	str	r3, [r4, #108]	; 0x6c
   5cda0:	cmp	r8, #0
   5cda4:	ldrne	r3, [r6]
   5cda8:	strne	r3, [sp, #56]	; 0x38
   5cdac:	ldreq	sl, [r6]
   5cdb0:	mov	r0, r5
   5cdb4:	bl	2dc2c <fputs@plt+0x1cab8>
   5cdb8:	mov	r7, r0
   5cdbc:	mov	r3, #16
   5cdc0:	mov	r2, r0
   5cdc4:	mov	r1, sl
   5cdc8:	mov	r0, r4
   5cdcc:	bl	5f0dc <fputs@plt+0x4df68>
   5cdd0:	mov	r2, fp
   5cdd4:	ldr	r1, [r6, #20]
   5cdd8:	mov	r0, r4
   5cddc:	bl	5d18c <fputs@plt+0x4c018>
   5cde0:	ldr	r1, [sp, #20]
   5cde4:	mov	r0, r5
   5cde8:	bl	2e718 <fputs@plt+0x1d5a4>
   5cdec:	mov	r0, r4
   5cdf0:	bl	18d4c <fputs@plt+0x7bd8>
   5cdf4:	mov	r1, r7
   5cdf8:	mov	r0, r5
   5cdfc:	bl	179c8 <fputs@plt+0x6854>
   5ce00:	add	r6, r6, #40	; 0x28
   5ce04:	cmp	r6, r9
   5ce08:	bne	5cd94 <fputs@plt+0x4bc20>
   5ce0c:	ldr	sl, [sp, #24]
   5ce10:	tst	sl, #1
   5ce14:	beq	5ce60 <fputs@plt+0x4bcec>
   5ce18:	ldr	r3, [r4, #108]	; 0x6c
   5ce1c:	add	r3, r3, #1
   5ce20:	str	r3, [r4, #108]	; 0x6c
   5ce24:	ldr	r3, [sp, #28]
   5ce28:	ldr	r3, [r3, #4]
   5ce2c:	add	sl, sl, sl, lsl #2
   5ce30:	add	sl, r3, sl, lsl #2
   5ce34:	mov	r2, fp
   5ce38:	ldr	r1, [sl, #-20]	; 0xffffffec
   5ce3c:	mov	r0, r4
   5ce40:	bl	5d18c <fputs@plt+0x4c018>
   5ce44:	mov	r0, r4
   5ce48:	bl	18d4c <fputs@plt+0x7bd8>
   5ce4c:	ldr	r1, [sp, #20]
   5ce50:	mov	r0, r5
   5ce54:	bl	179c8 <fputs@plt+0x6854>
   5ce58:	mov	r5, fp
   5ce5c:	b	5c3a0 <fputs@plt+0x4b22c>
   5ce60:	mov	r3, fp
   5ce64:	mov	r2, #0
   5ce68:	mov	r1, #25
   5ce6c:	mov	r0, r5
   5ce70:	bl	2e4d0 <fputs@plt+0x1d35c>
   5ce74:	b	5ce4c <fputs@plt+0x4bcd8>
   5ce78:	ldr	r3, [r0, #420]	; 0x1a4
   5ce7c:	cmp	r3, #0
   5ce80:	beq	5cec0 <fputs@plt+0x4bd4c>
   5ce84:	ldrb	r3, [r1, #1]
   5ce88:	cmp	r3, #2
   5ce8c:	beq	5ced4 <fputs@plt+0x4bd60>
   5ce90:	ldrb	r2, [r8, #1]
   5ce94:	cmp	r2, #4
   5ce98:	beq	5cedc <fputs@plt+0x4bd68>
   5ce9c:	mov	r3, #0
   5cea0:	str	r3, [sp, #4]
   5cea4:	str	r3, [sp]
   5cea8:	ldr	r3, [r8, #8]
   5ceac:	movw	r1, #1811	; 0x713
   5ceb0:	mov	r0, r4
   5ceb4:	bl	2e078 <fputs@plt+0x1cf04>
   5ceb8:	mov	r5, fp
   5cebc:	b	5c3a0 <fputs@plt+0x4b22c>
   5cec0:	movw	r1, #53892	; 0xd284
   5cec4:	movt	r1, #8
   5cec8:	bl	3907c <fputs@plt+0x27f08>
   5cecc:	mov	r5, #0
   5ced0:	b	5c3b8 <fputs@plt+0x4b244>
   5ced4:	bl	19808 <fputs@plt+0x8694>
   5ced8:	b	5ce90 <fputs@plt+0x4bd1c>
   5cedc:	mov	r2, #0
   5cee0:	str	r2, [sp, #8]
   5cee4:	ldr	r3, [r8, #8]
   5cee8:	str	r3, [sp, #4]
   5ceec:	str	r2, [sp]
   5cef0:	mov	r3, #4
   5cef4:	mov	r1, #21
   5cef8:	mov	r0, r5
   5cefc:	bl	2dee0 <fputs@plt+0x1cd6c>
   5cf00:	mov	r5, fp
   5cf04:	b	5c3a0 <fputs@plt+0x4b22c>
   5cf08:	cmp	r7, #0
   5cf0c:	movne	r3, #0
   5cf10:	strne	r3, [sp, #32]
   5cf14:	strne	r3, [sp, #24]
   5cf18:	beq	5cf30 <fputs@plt+0x4bdbc>
   5cf1c:	ldr	r1, [sp, #20]
   5cf20:	mov	r0, r4
   5cf24:	bl	18f64 <fputs@plt+0x7df0>
   5cf28:	str	r0, [sp, #28]
   5cf2c:	b	5c968 <fputs@plt+0x4b7f4>
   5cf30:	str	r7, [sp, #32]
   5cf34:	mov	r3, #0
   5cf38:	str	r3, [sp, #24]
   5cf3c:	str	r3, [sp, #28]
   5cf40:	b	5c9d8 <fputs@plt+0x4b864>
   5cf44:	ldr	r3, [sp, #20]
   5cf48:	cmp	r3, #1
   5cf4c:	movle	r3, #0
   5cf50:	strle	r3, [sp, #28]
   5cf54:	ble	5cf6c <fputs@plt+0x4bdf8>
   5cf58:	mov	r3, #0
   5cf5c:	str	r3, [sp, #28]
   5cf60:	ldr	r3, [r8, #4]
   5cf64:	tst	r3, #128	; 0x80
   5cf68:	bne	5ca88 <fputs@plt+0x4b914>
   5cf6c:	ldr	r3, [r7, #4]
   5cf70:	ldr	r3, [r3]
   5cf74:	ldr	r2, [sp, #20]
   5cf78:	mov	r1, r9
   5cf7c:	mov	r0, sl
   5cf80:	bl	22ae0 <fputs@plt+0x1196c>
   5cf84:	mov	r9, r0
   5cf88:	b	5c9d8 <fputs@plt+0x4b864>
   5cf8c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5cf90:	strd	r6, [sp, #8]
   5cf94:	strd	r8, [sp, #16]
   5cf98:	strd	sl, [sp, #24]
   5cf9c:	str	lr, [sp, #32]
   5cfa0:	sub	sp, sp, #12
   5cfa4:	mov	r5, r0
   5cfa8:	mov	r7, r1
   5cfac:	mov	r4, r2
   5cfb0:	ldr	r6, [sp, #48]	; 0x30
   5cfb4:	ldr	r9, [r1]
   5cfb8:	ldrb	r2, [r9]
   5cfbc:	cmp	r2, #73	; 0x49
   5cfc0:	cmpne	r2, #79	; 0x4f
   5cfc4:	beq	5d120 <fputs@plt+0x4bfac>
   5cfc8:	ldr	r8, [r0, #8]
   5cfcc:	cmp	r2, #76	; 0x4c
   5cfd0:	beq	5d134 <fputs@plt+0x4bfc0>
   5cfd4:	ldr	fp, [r4, #64]	; 0x40
   5cfd8:	ldr	r2, [fp, #36]	; 0x24
   5cfdc:	tst	r2, #1024	; 0x400
   5cfe0:	bne	5d004 <fputs@plt+0x4be90>
   5cfe4:	ldr	r2, [fp, #28]
   5cfe8:	cmp	r2, #0
   5cfec:	beq	5d004 <fputs@plt+0x4be90>
   5cff0:	ldr	r2, [r2, #28]
   5cff4:	ldrb	r3, [r2, r3]
   5cff8:	cmp	r3, #0
   5cffc:	clzne	r6, r6
   5d000:	lsrne	r6, r6, #5
   5d004:	mov	r3, #0
   5d008:	mov	r2, #4
   5d00c:	mov	r1, r9
   5d010:	mov	r0, r5
   5d014:	bl	5bc54 <fputs@plt+0x4aae0>
   5d018:	mov	sl, r0
   5d01c:	cmp	r0, #4
   5d020:	clzeq	r6, r6
   5d024:	lsreq	r6, r6, #5
   5d028:	ldr	r9, [r9, #28]
   5d02c:	cmp	r6, #0
   5d030:	mov	r3, #0
   5d034:	mov	r2, r9
   5d038:	movne	r1, #105	; 0x69
   5d03c:	moveq	r1, #108	; 0x6c
   5d040:	mov	r0, r8
   5d044:	bl	2e4d0 <fputs@plt+0x1d35c>
   5d048:	ldr	r3, [fp, #36]	; 0x24
   5d04c:	orr	r3, r3, #2048	; 0x800
   5d050:	str	r3, [fp, #36]	; 0x24
   5d054:	ldr	r3, [r4, #56]	; 0x38
   5d058:	cmp	r3, #0
   5d05c:	beq	5d150 <fputs@plt+0x4bfdc>
   5d060:	ldr	r2, [r4, #56]	; 0x38
   5d064:	add	r2, r2, #1
   5d068:	str	r2, [r4, #56]	; 0x38
   5d06c:	add	r2, r2, r2, lsl #1
   5d070:	lsl	r2, r2, #2
   5d074:	mov	r3, #0
   5d078:	ldr	r1, [r4, #60]	; 0x3c
   5d07c:	ldr	r0, [r5]
   5d080:	bl	2bd20 <fputs@plt+0x1abac>
   5d084:	str	r0, [r4, #60]	; 0x3c
   5d088:	cmp	r0, #0
   5d08c:	beq	5d17c <fputs@plt+0x4c008>
   5d090:	ldr	r3, [r4, #56]	; 0x38
   5d094:	add	r3, r3, r3, lsl #1
   5d098:	lsl	r3, r3, #2
   5d09c:	sub	r3, r3, #12
   5d0a0:	add	r5, r0, r3
   5d0a4:	str	r9, [r0, r3]
   5d0a8:	cmp	sl, #1
   5d0ac:	beq	5d160 <fputs@plt+0x4bfec>
   5d0b0:	ldr	r3, [sp, #52]	; 0x34
   5d0b4:	str	r3, [sp]
   5d0b8:	mov	r3, #0
   5d0bc:	mov	r2, r9
   5d0c0:	mov	r1, #47	; 0x2f
   5d0c4:	mov	r0, r8
   5d0c8:	bl	2dd84 <fputs@plt+0x1cc10>
   5d0cc:	str	r0, [r5, #4]
   5d0d0:	cmp	r6, #0
   5d0d4:	movne	r3, #4
   5d0d8:	moveq	r3, #5
   5d0dc:	strb	r3, [r5, #8]
   5d0e0:	ldr	r2, [sp, #52]	; 0x34
   5d0e4:	mov	r1, #76	; 0x4c
   5d0e8:	mov	r0, r8
   5d0ec:	bl	2e44c <fputs@plt+0x1d2d8>
   5d0f0:	ldr	r5, [sp, #52]	; 0x34
   5d0f4:	mov	r1, r7
   5d0f8:	mov	r0, r4
   5d0fc:	bl	1a878 <fputs@plt+0x9704>
   5d100:	mov	r0, r5
   5d104:	add	sp, sp, #12
   5d108:	ldrd	r4, [sp]
   5d10c:	ldrd	r6, [sp, #8]
   5d110:	ldrd	r8, [sp, #16]
   5d114:	ldrd	sl, [sp, #24]
   5d118:	add	sp, sp, #32
   5d11c:	pop	{pc}		; (ldr pc, [sp], #4)
   5d120:	ldr	r2, [sp, #52]	; 0x34
   5d124:	ldr	r1, [r9, #16]
   5d128:	bl	5c010 <fputs@plt+0x4ae9c>
   5d12c:	mov	r5, r0
   5d130:	b	5d0f4 <fputs@plt+0x4bf80>
   5d134:	ldr	r3, [sp, #52]	; 0x34
   5d138:	mov	r2, #0
   5d13c:	mov	r1, #25
   5d140:	mov	r0, r8
   5d144:	bl	2e4d0 <fputs@plt+0x1d35c>
   5d148:	ldr	r5, [sp, #52]	; 0x34
   5d14c:	b	5d0f4 <fputs@plt+0x4bf80>
   5d150:	mov	r0, r8
   5d154:	bl	2dc2c <fputs@plt+0x1cab8>
   5d158:	str	r0, [r4, #16]
   5d15c:	b	5d060 <fputs@plt+0x4beec>
   5d160:	ldr	r3, [sp, #52]	; 0x34
   5d164:	mov	r2, r9
   5d168:	mov	r1, #103	; 0x67
   5d16c:	mov	r0, r8
   5d170:	bl	2e4d0 <fputs@plt+0x1d35c>
   5d174:	str	r0, [r5, #4]
   5d178:	b	5d0d0 <fputs@plt+0x4bf5c>
   5d17c:	mov	r3, #0
   5d180:	str	r3, [r4, #56]	; 0x38
   5d184:	ldr	r5, [sp, #52]	; 0x34
   5d188:	b	5d0f4 <fputs@plt+0x4bf80>
   5d18c:	strd	r4, [sp, #-16]!
   5d190:	str	r6, [sp, #8]
   5d194:	str	lr, [sp, #12]
   5d198:	mov	r5, r0
   5d19c:	mov	r4, r2
   5d1a0:	cmp	r1, #0
   5d1a4:	beq	5d1b4 <fputs@plt+0x4c040>
   5d1a8:	ldrb	r3, [r1]
   5d1ac:	cmp	r3, #157	; 0x9d
   5d1b0:	beq	5d1f8 <fputs@plt+0x4c084>
   5d1b4:	mov	r2, r4
   5d1b8:	mov	r0, r5
   5d1bc:	bl	5c010 <fputs@plt+0x4ae9c>
   5d1c0:	cmp	r4, r0
   5d1c4:	beq	5d1e8 <fputs@plt+0x4c074>
   5d1c8:	ldr	ip, [r5, #8]
   5d1cc:	cmp	ip, #0
   5d1d0:	beq	5d1e8 <fputs@plt+0x4c074>
   5d1d4:	mov	r3, r4
   5d1d8:	mov	r2, r0
   5d1dc:	mov	r1, #31
   5d1e0:	mov	r0, ip
   5d1e4:	bl	2e4d0 <fputs@plt+0x1d35c>
   5d1e8:	ldrd	r4, [sp]
   5d1ec:	ldr	r6, [sp, #8]
   5d1f0:	add	sp, sp, #12
   5d1f4:	pop	{pc}		; (ldr pc, [sp], #4)
   5d1f8:	mov	r3, r2
   5d1fc:	ldr	r2, [r1, #28]
   5d200:	mov	r1, #30
   5d204:	ldr	r0, [r0, #8]
   5d208:	bl	2e4d0 <fputs@plt+0x1d35c>
   5d20c:	b	5d1e8 <fputs@plt+0x4c074>
   5d210:	ldr	ip, [r1, #12]
   5d214:	cmp	ip, #0
   5d218:	bxne	lr
   5d21c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   5d220:	strd	r6, [sp, #8]
   5d224:	strd	r8, [sp, #16]
   5d228:	str	lr, [sp, #24]
   5d22c:	sub	sp, sp, #20
   5d230:	mov	r6, r2
   5d234:	mov	r5, r1
   5d238:	mov	r4, r0
   5d23c:	bl	18dcc <fputs@plt+0x7c58>
   5d240:	ldr	r3, [r5, #56]	; 0x38
   5d244:	cmp	r3, #0
   5d248:	beq	5d368 <fputs@plt+0x4c1f4>
   5d24c:	ldr	r7, [r4, #76]	; 0x4c
   5d250:	add	r7, r7, #1
   5d254:	str	r7, [r4, #76]	; 0x4c
   5d258:	str	r7, [r5, #12]
   5d25c:	mov	r0, r4
   5d260:	bl	2de28 <fputs@plt+0x1ccb4>
   5d264:	mov	r8, r0
   5d268:	add	r1, sp, #12
   5d26c:	ldr	r0, [r5, #56]	; 0x38
   5d270:	bl	18870 <fputs@plt+0x76fc>
   5d274:	cmp	r0, #0
   5d278:	beq	5d2dc <fputs@plt+0x4c168>
   5d27c:	mov	r3, r7
   5d280:	ldr	r2, [sp, #12]
   5d284:	mov	r1, #22
   5d288:	mov	r0, r8
   5d28c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5d290:	ldr	r0, [sp, #12]
   5d294:	cmp	r0, #0
   5d298:	beq	5d2cc <fputs@plt+0x4c158>
   5d29c:	cmp	r0, #0
   5d2a0:	blt	5d310 <fputs@plt+0x4c19c>
   5d2a4:	asr	r1, r0, #31
   5d2a8:	bl	157cc <fputs@plt+0x4658>
   5d2ac:	ldrsh	r3, [r5, #6]
   5d2b0:	cmp	r3, r0
   5d2b4:	ble	5d310 <fputs@plt+0x4c19c>
   5d2b8:	strh	r0, [r5, #6]
   5d2bc:	ldr	r3, [r5, #8]
   5d2c0:	orr	r3, r3, #16384	; 0x4000
   5d2c4:	str	r3, [r5, #8]
   5d2c8:	b	5d310 <fputs@plt+0x4c19c>
   5d2cc:	mov	r1, r6
   5d2d0:	mov	r0, r8
   5d2d4:	bl	2e718 <fputs@plt+0x1d5a4>
   5d2d8:	b	5d310 <fputs@plt+0x4c19c>
   5d2dc:	mov	r2, r7
   5d2e0:	ldr	r1, [r5, #56]	; 0x38
   5d2e4:	mov	r0, r4
   5d2e8:	bl	5d18c <fputs@plt+0x4c018>
   5d2ec:	mov	r2, r7
   5d2f0:	mov	r1, #38	; 0x26
   5d2f4:	mov	r0, r8
   5d2f8:	bl	2e44c <fputs@plt+0x1d2d8>
   5d2fc:	mov	r3, r6
   5d300:	mov	r2, r7
   5d304:	mov	r1, #46	; 0x2e
   5d308:	mov	r0, r8
   5d30c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5d310:	ldr	r3, [r5, #60]	; 0x3c
   5d314:	cmp	r3, #0
   5d318:	beq	5d368 <fputs@plt+0x4c1f4>
   5d31c:	ldr	r6, [r4, #76]	; 0x4c
   5d320:	add	r9, r6, #1
   5d324:	str	r9, [r5, #16]
   5d328:	add	r6, r6, #2
   5d32c:	str	r6, [r4, #76]	; 0x4c
   5d330:	mov	r2, r9
   5d334:	ldr	r1, [r5, #60]	; 0x3c
   5d338:	mov	r0, r4
   5d33c:	bl	5d18c <fputs@plt+0x4c018>
   5d340:	mov	r2, r9
   5d344:	mov	r1, #38	; 0x26
   5d348:	mov	r0, r8
   5d34c:	bl	2e44c <fputs@plt+0x1d2d8>
   5d350:	str	r9, [sp]
   5d354:	mov	r3, r6
   5d358:	mov	r2, r7
   5d35c:	mov	r1, #139	; 0x8b
   5d360:	mov	r0, r8
   5d364:	bl	2dd84 <fputs@plt+0x1cc10>
   5d368:	add	sp, sp, #20
   5d36c:	ldrd	r4, [sp]
   5d370:	ldrd	r6, [sp, #8]
   5d374:	ldrd	r8, [sp, #16]
   5d378:	add	sp, sp, #24
   5d37c:	pop	{pc}		; (ldr pc, [sp], #4)
   5d380:	strd	r4, [sp, #-24]!	; 0xffffffe8
   5d384:	strd	r6, [sp, #8]
   5d388:	str	r8, [sp, #16]
   5d38c:	str	lr, [sp, #20]
   5d390:	mov	r6, r0
   5d394:	mov	r7, r2
   5d398:	ldr	r4, [r0]
   5d39c:	mov	r2, #0
   5d3a0:	mov	r0, r4
   5d3a4:	bl	228ec <fputs@plt+0x11778>
   5d3a8:	mov	r5, r0
   5d3ac:	ldrb	r3, [r4, #69]	; 0x45
   5d3b0:	cmp	r3, #0
   5d3b4:	beq	5d3d8 <fputs@plt+0x4c264>
   5d3b8:	mov	r1, r5
   5d3bc:	mov	r0, r4
   5d3c0:	bl	25c4c <fputs@plt+0x14ad8>
   5d3c4:	ldrd	r4, [sp]
   5d3c8:	ldrd	r6, [sp, #8]
   5d3cc:	ldr	r8, [sp, #16]
   5d3d0:	add	sp, sp, #20
   5d3d4:	pop	{pc}		; (ldr pc, [sp], #4)
   5d3d8:	mov	r2, r7
   5d3dc:	mov	r1, r0
   5d3e0:	mov	r0, r6
   5d3e4:	bl	5d18c <fputs@plt+0x4c018>
   5d3e8:	b	5d3b8 <fputs@plt+0x4c244>
   5d3ec:	strd	r4, [sp, #-28]!	; 0xffffffe4
   5d3f0:	strd	r6, [sp, #8]
   5d3f4:	strd	r8, [sp, #16]
   5d3f8:	str	lr, [sp, #24]
   5d3fc:	sub	sp, sp, #52	; 0x34
   5d400:	mov	r5, r0
   5d404:	mov	r7, r1
   5d408:	mov	r8, r2
   5d40c:	mov	r6, r3
   5d410:	ldr	r4, [r0]
   5d414:	mov	r3, #0
   5d418:	str	r3, [sp, #20]
   5d41c:	str	r3, [sp, #24]
   5d420:	str	r3, [sp, #28]
   5d424:	str	r3, [sp, #32]
   5d428:	str	r3, [sp, #36]	; 0x24
   5d42c:	str	r3, [sp, #40]	; 0x28
   5d430:	str	r3, [sp, #44]	; 0x2c
   5d434:	str	r0, [sp, #16]
   5d438:	ldr	r1, [sp, #80]	; 0x50
   5d43c:	add	r0, sp, #16
   5d440:	bl	398f4 <fputs@plt+0x28780>
   5d444:	cmp	r0, #0
   5d448:	beq	5d488 <fputs@plt+0x4c314>
   5d44c:	ldr	r1, [sp, #80]	; 0x50
   5d450:	mov	r0, r4
   5d454:	bl	25c4c <fputs@plt+0x14ad8>
   5d458:	ldr	r1, [sp, #84]	; 0x54
   5d45c:	mov	r0, r4
   5d460:	bl	25c4c <fputs@plt+0x14ad8>
   5d464:	ldr	r1, [sp, #88]	; 0x58
   5d468:	mov	r0, r4
   5d46c:	bl	25c4c <fputs@plt+0x14ad8>
   5d470:	add	sp, sp, #52	; 0x34
   5d474:	ldrd	r4, [sp]
   5d478:	ldrd	r6, [sp, #8]
   5d47c:	ldrd	r8, [sp, #16]
   5d480:	add	sp, sp, #24
   5d484:	pop	{pc}		; (ldr pc, [sp], #4)
   5d488:	ldr	r1, [sp, #84]	; 0x54
   5d48c:	add	r0, sp, #16
   5d490:	bl	398f4 <fputs@plt+0x28780>
   5d494:	cmp	r0, #0
   5d498:	bne	5d44c <fputs@plt+0x4c2d8>
   5d49c:	ldr	r1, [sp, #88]	; 0x58
   5d4a0:	add	r0, sp, #16
   5d4a4:	bl	398f4 <fputs@plt+0x28780>
   5d4a8:	cmp	r0, #0
   5d4ac:	bne	5d44c <fputs@plt+0x4c2d8>
   5d4b0:	cmp	r6, #0
   5d4b4:	beq	5d4e4 <fputs@plt+0x4c370>
   5d4b8:	ldrb	r3, [r6]
   5d4bc:	cmp	r3, #97	; 0x61
   5d4c0:	ldreq	r2, [r6, #8]
   5d4c4:	movne	r2, #0
   5d4c8:	mov	r3, #0
   5d4cc:	str	r3, [sp]
   5d4d0:	mov	r1, r7
   5d4d4:	mov	r0, r5
   5d4d8:	bl	3916c <fputs@plt+0x27ff8>
   5d4dc:	cmp	r0, #0
   5d4e0:	bne	5d44c <fputs@plt+0x4c2d8>
   5d4e4:	mov	r0, r5
   5d4e8:	bl	2de28 <fputs@plt+0x1ccb4>
   5d4ec:	mov	r9, r0
   5d4f0:	mov	r1, #4
   5d4f4:	mov	r0, r5
   5d4f8:	bl	18f64 <fputs@plt+0x7df0>
   5d4fc:	mov	r6, r0
   5d500:	mov	r2, r0
   5d504:	ldr	r1, [sp, #80]	; 0x50
   5d508:	mov	r0, r5
   5d50c:	bl	5d18c <fputs@plt+0x4c018>
   5d510:	add	r2, r6, #1
   5d514:	ldr	r1, [sp, #84]	; 0x54
   5d518:	mov	r0, r5
   5d51c:	bl	5d18c <fputs@plt+0x4c018>
   5d520:	add	r2, r6, #2
   5d524:	ldr	r1, [sp, #88]	; 0x58
   5d528:	mov	r0, r5
   5d52c:	bl	5d18c <fputs@plt+0x4c018>
   5d530:	cmp	r9, #0
   5d534:	beq	5d44c <fputs@plt+0x4c2d8>
   5d538:	add	r6, r6, #3
   5d53c:	ldrsb	r3, [r8]
   5d540:	mvn	r2, #4
   5d544:	str	r2, [sp, #8]
   5d548:	str	r8, [sp, #4]
   5d54c:	str	r6, [sp]
   5d550:	sub	r3, r6, r3
   5d554:	mov	r2, #0
   5d558:	mov	r1, #35	; 0x23
   5d55c:	mov	r0, r9
   5d560:	bl	2dee0 <fputs@plt+0x1cd6c>
   5d564:	ldrb	r1, [r8]
   5d568:	mov	r0, r9
   5d56c:	bl	179f4 <fputs@plt+0x6880>
   5d570:	cmp	r7, #24
   5d574:	movne	r2, #0
   5d578:	moveq	r2, #1
   5d57c:	mov	r1, #147	; 0x93
   5d580:	mov	r0, r9
   5d584:	bl	2e44c <fputs@plt+0x1d2d8>
   5d588:	b	5d44c <fputs@plt+0x4c2d8>
   5d58c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5d590:	strd	r6, [sp, #8]
   5d594:	strd	r8, [sp, #16]
   5d598:	strd	sl, [sp, #24]
   5d59c:	str	lr, [sp, #32]
   5d5a0:	sub	sp, sp, #28
   5d5a4:	ldrb	r8, [sp, #64]	; 0x40
   5d5a8:	and	ip, r8, #1
   5d5ac:	cmp	ip, #0
   5d5b0:	movne	ip, #30
   5d5b4:	moveq	ip, #31
   5d5b8:	str	ip, [sp]
   5d5bc:	ldr	ip, [r0, #8]
   5d5c0:	str	ip, [sp, #8]
   5d5c4:	ldr	ip, [r1]
   5d5c8:	str	ip, [sp, #16]
   5d5cc:	ldrb	ip, [r0, #23]
   5d5d0:	cmp	ip, #0
   5d5d4:	andeq	r8, r8, #253	; 0xfd
   5d5d8:	ldr	r9, [r1, #4]
   5d5dc:	ldr	ip, [sp, #16]
   5d5e0:	cmp	ip, #0
   5d5e4:	ble	5d730 <fputs@plt+0x4c5bc>
   5d5e8:	str	r3, [sp, #20]
   5d5ec:	mov	fp, r1
   5d5f0:	str	r0, [sp, #12]
   5d5f4:	add	r5, r9, #20
   5d5f8:	mov	r4, r2
   5d5fc:	add	r7, ip, r2
   5d600:	and	sl, r8, #4
   5d604:	and	r8, r8, #2
   5d608:	b	5d668 <fputs@plt+0x4c4f4>
   5d60c:	ldr	r3, [sp, #20]
   5d610:	add	r2, r2, r3
   5d614:	mov	r3, r4
   5d618:	sub	r2, r2, #1
   5d61c:	ldr	r1, [sp]
   5d620:	ldr	r0, [sp, #8]
   5d624:	bl	2e4d0 <fputs@plt+0x1d35c>
   5d628:	b	5d658 <fputs@plt+0x4c4e4>
   5d62c:	mov	r3, #0
   5d630:	mov	r2, r4
   5d634:	mov	r1, r6
   5d638:	ldr	r0, [sp, #12]
   5d63c:	bl	2fd70 <fputs@plt+0x1ebfc>
   5d640:	b	5d658 <fputs@plt+0x4c4e4>
   5d644:	ldr	r3, [sp, #4]
   5d648:	mov	r2, r6
   5d64c:	ldr	r1, [sp]
   5d650:	ldr	r0, [sp, #8]
   5d654:	bl	2e4d0 <fputs@plt+0x1d35c>
   5d658:	add	r5, r5, #20
   5d65c:	add	r4, r4, #1
   5d660:	cmp	r4, r7
   5d664:	beq	5d730 <fputs@plt+0x4c5bc>
   5d668:	cmp	sl, #0
   5d66c:	beq	5d694 <fputs@plt+0x4c520>
   5d670:	ldr	r3, [fp, #4]
   5d674:	add	r3, r3, r5
   5d678:	movw	r2, #65516	; 0xffec
   5d67c:	movt	r2, #65535	; 0xffff
   5d680:	sub	r2, r2, r9
   5d684:	add	r3, r3, r2
   5d688:	ldrh	r2, [r3, #16]
   5d68c:	cmp	r2, #0
   5d690:	bgt	5d60c <fputs@plt+0x4c498>
   5d694:	ldr	r6, [r5, #-20]	; 0xffffffec
   5d698:	cmp	r8, #0
   5d69c:	beq	5d6b0 <fputs@plt+0x4c53c>
   5d6a0:	mov	r0, r6
   5d6a4:	bl	1cee8 <fputs@plt+0xbd74>
   5d6a8:	cmp	r0, #0
   5d6ac:	bne	5d62c <fputs@plt+0x4c4b8>
   5d6b0:	str	r4, [sp, #4]
   5d6b4:	mov	r2, r4
   5d6b8:	mov	r1, r6
   5d6bc:	ldr	r0, [sp, #12]
   5d6c0:	bl	5c010 <fputs@plt+0x4ae9c>
   5d6c4:	mov	r6, r0
   5d6c8:	cmp	r4, r0
   5d6cc:	beq	5d658 <fputs@plt+0x4c4e4>
   5d6d0:	ldr	r3, [sp]
   5d6d4:	cmp	r3, #30
   5d6d8:	bne	5d644 <fputs@plt+0x4c4d0>
   5d6dc:	mvn	r1, #0
   5d6e0:	ldr	r0, [sp, #8]
   5d6e4:	bl	17a1c <fputs@plt+0x68a8>
   5d6e8:	ldrb	r3, [r0]
   5d6ec:	cmp	r3, #30
   5d6f0:	bne	5d644 <fputs@plt+0x4c4d0>
   5d6f4:	ldr	r2, [r0, #12]
   5d6f8:	ldr	r3, [r0, #4]
   5d6fc:	add	r3, r2, r3
   5d700:	add	r3, r3, #1
   5d704:	cmp	r3, r6
   5d708:	bne	5d644 <fputs@plt+0x4c4d0>
   5d70c:	ldr	r3, [r0, #8]
   5d710:	add	r3, r2, r3
   5d714:	add	r3, r3, #1
   5d718:	ldr	r1, [sp, #4]
   5d71c:	cmp	r1, r3
   5d720:	addeq	r2, r2, #1
   5d724:	streq	r2, [r0, #12]
   5d728:	bne	5d644 <fputs@plt+0x4c4d0>
   5d72c:	b	5d658 <fputs@plt+0x4c4e4>
   5d730:	ldr	r0, [sp, #16]
   5d734:	add	sp, sp, #28
   5d738:	ldrd	r4, [sp]
   5d73c:	ldrd	r6, [sp, #8]
   5d740:	ldrd	r8, [sp, #16]
   5d744:	ldrd	sl, [sp, #24]
   5d748:	add	sp, sp, #32
   5d74c:	pop	{pc}		; (ldr pc, [sp], #4)
   5d750:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5d754:	strd	r6, [sp, #8]
   5d758:	strd	r8, [sp, #16]
   5d75c:	strd	sl, [sp, #24]
   5d760:	str	lr, [sp, #32]
   5d764:	sub	sp, sp, #44	; 0x2c
   5d768:	mov	r8, r0
   5d76c:	mov	sl, r1
   5d770:	ldr	r3, [r0, #8]
   5d774:	str	r3, [sp, #28]
   5d778:	mov	r3, #1
   5d77c:	strb	r3, [r1]
   5d780:	ldr	r9, [r1, #40]	; 0x28
   5d784:	ldr	r3, [r1, #44]	; 0x2c
   5d788:	cmp	r3, #0
   5d78c:	ble	5da34 <fputs@plt+0x4c8c0>
   5d790:	add	r9, r9, #16
   5d794:	mov	r3, #0
   5d798:	str	r3, [sp, #32]
   5d79c:	mov	fp, r3
   5d7a0:	str	r3, [sp, #36]	; 0x24
   5d7a4:	b	5d858 <fputs@plt+0x4c6e4>
   5d7a8:	mov	r3, #0
   5d7ac:	str	r3, [sp, #20]
   5d7b0:	ldr	r5, [sp, #36]	; 0x24
   5d7b4:	ldr	r3, [r7, #-4]
   5d7b8:	cmp	r3, #0
   5d7bc:	movlt	r3, #0
   5d7c0:	strlt	r3, [sp, #24]
   5d7c4:	bge	5d8a0 <fputs@plt+0x4c72c>
   5d7c8:	ldr	r3, [r7, #-12]
   5d7cc:	ldrh	r3, [r3, #2]
   5d7d0:	tst	r3, #32
   5d7d4:	bne	5d8cc <fputs@plt+0x4c758>
   5d7d8:	mvn	r3, #4
   5d7dc:	str	r3, [sp, #8]
   5d7e0:	ldr	r3, [r7, #-12]
   5d7e4:	str	r3, [sp, #4]
   5d7e8:	ldr	r3, [r7, #-8]
   5d7ec:	str	r3, [sp]
   5d7f0:	ldr	r4, [sp, #20]
   5d7f4:	mov	r3, r4
   5d7f8:	mov	r2, #0
   5d7fc:	mov	r1, #143	; 0x8f
   5d800:	ldr	r6, [sp, #28]
   5d804:	mov	r0, r6
   5d808:	bl	2dee0 <fputs@plt+0x1cd6c>
   5d80c:	uxtb	r1, r5
   5d810:	mov	r0, r6
   5d814:	bl	179f4 <fputs@plt+0x6880>
   5d818:	mov	r2, r5
   5d81c:	mov	r1, r4
   5d820:	mov	r0, r8
   5d824:	bl	18cc4 <fputs@plt+0x7b50>
   5d828:	mov	r2, r5
   5d82c:	mov	r1, r4
   5d830:	mov	r0, r8
   5d834:	bl	18fa0 <fputs@plt+0x7e2c>
   5d838:	ldr	r3, [sp, #24]
   5d83c:	cmp	r3, #0
   5d840:	bne	5d980 <fputs@plt+0x4c80c>
   5d844:	add	fp, fp, #1
   5d848:	add	r9, r9, #16
   5d84c:	ldr	r3, [sl, #44]	; 0x2c
   5d850:	cmp	r3, fp
   5d854:	ble	5d998 <fputs@plt+0x4c824>
   5d858:	mov	r7, r9
   5d85c:	ldr	r3, [r9, #-16]
   5d860:	ldr	r4, [r3, #20]
   5d864:	cmp	r4, #0
   5d868:	beq	5d7a8 <fputs@plt+0x4c634>
   5d86c:	ldr	r5, [r4]
   5d870:	mov	r1, r5
   5d874:	mov	r0, r8
   5d878:	bl	18f64 <fputs@plt+0x7df0>
   5d87c:	mov	r2, r0
   5d880:	str	r0, [sp, #20]
   5d884:	mov	r3, #1
   5d888:	str	r3, [sp]
   5d88c:	mov	r3, #0
   5d890:	mov	r1, r4
   5d894:	mov	r0, r8
   5d898:	bl	5d58c <fputs@plt+0x4c418>
   5d89c:	b	5d7b4 <fputs@plt+0x4c640>
   5d8a0:	ldr	r0, [sp, #28]
   5d8a4:	bl	2dc2c <fputs@plt+0x1cab8>
   5d8a8:	mov	r2, r0
   5d8ac:	str	r0, [sp, #24]
   5d8b0:	ldr	r1, [r7, #-4]
   5d8b4:	ldr	r3, [sp, #20]
   5d8b8:	str	r3, [sp]
   5d8bc:	mov	r3, #1
   5d8c0:	mov	r0, r8
   5d8c4:	bl	2eb40 <fputs@plt+0x1d9cc>
   5d8c8:	b	5d7c8 <fputs@plt+0x4c654>
   5d8cc:	ldr	r4, [r4, #4]
   5d8d0:	cmp	r5, #0
   5d8d4:	ble	5d974 <fputs@plt+0x4c800>
   5d8d8:	add	r4, r4, #20
   5d8dc:	mov	r6, #0
   5d8e0:	ldr	r1, [r4, #-20]	; 0xffffffec
   5d8e4:	mov	r0, r8
   5d8e8:	bl	3c92c <fputs@plt+0x2b7b8>
   5d8ec:	add	r6, r6, #1
   5d8f0:	add	r4, r4, #20
   5d8f4:	mov	r2, r0
   5d8f8:	cmp	r5, r6
   5d8fc:	movle	r3, #0
   5d900:	movgt	r3, #1
   5d904:	cmp	r0, #0
   5d908:	moveq	r0, r3
   5d90c:	movne	r0, #0
   5d910:	cmp	r0, #0
   5d914:	bne	5d8e0 <fputs@plt+0x4c76c>
   5d918:	cmp	r2, #0
   5d91c:	beq	5d974 <fputs@plt+0x4c800>
   5d920:	ldr	r3, [sp, #32]
   5d924:	cmp	r3, #0
   5d928:	bne	5d94c <fputs@plt+0x4c7d8>
   5d92c:	ldr	r3, [sl, #36]	; 0x24
   5d930:	str	r3, [sp, #32]
   5d934:	cmp	r3, #0
   5d938:	beq	5d94c <fputs@plt+0x4c7d8>
   5d93c:	ldr	r3, [r8, #76]	; 0x4c
   5d940:	add	r3, r3, #1
   5d944:	str	r3, [sp, #32]
   5d948:	str	r3, [r8, #76]	; 0x4c
   5d94c:	mvn	r3, #3
   5d950:	str	r3, [sp, #8]
   5d954:	str	r2, [sp, #4]
   5d958:	ldr	r3, [sp, #36]	; 0x24
   5d95c:	str	r3, [sp]
   5d960:	ldr	r2, [sp, #32]
   5d964:	mov	r1, #34	; 0x22
   5d968:	ldr	r0, [sp, #28]
   5d96c:	bl	2dee0 <fputs@plt+0x1cd6c>
   5d970:	b	5d7d8 <fputs@plt+0x4c664>
   5d974:	ldr	r3, [r8]
   5d978:	ldr	r2, [r3, #8]
   5d97c:	b	5d920 <fputs@plt+0x4c7ac>
   5d980:	mov	r1, r3
   5d984:	ldr	r0, [sp, #28]
   5d988:	bl	179c8 <fputs@plt+0x6854>
   5d98c:	mov	r0, r8
   5d990:	bl	18dcc <fputs@plt+0x7c58>
   5d994:	b	5d844 <fputs@plt+0x4c6d0>
   5d998:	ldr	r3, [sp, #32]
   5d99c:	cmp	r3, #0
   5d9a0:	bne	5da1c <fputs@plt+0x4c8a8>
   5d9a4:	mov	r0, r8
   5d9a8:	bl	18dcc <fputs@plt+0x7c58>
   5d9ac:	ldr	r4, [sl, #28]
   5d9b0:	ldr	r3, [sl, #36]	; 0x24
   5d9b4:	cmp	r3, #0
   5d9b8:	ble	5d9e4 <fputs@plt+0x4c870>
   5d9bc:	mov	r5, #0
   5d9c0:	ldr	r2, [r4, #16]
   5d9c4:	ldr	r1, [r4, #20]
   5d9c8:	mov	r0, r8
   5d9cc:	bl	5d18c <fputs@plt+0x4c018>
   5d9d0:	add	r5, r5, #1
   5d9d4:	add	r4, r4, #24
   5d9d8:	ldr	r3, [sl, #36]	; 0x24
   5d9dc:	cmp	r3, r5
   5d9e0:	bgt	5d9c0 <fputs@plt+0x4c84c>
   5d9e4:	mov	r3, #0
   5d9e8:	strb	r3, [sl]
   5d9ec:	mov	r0, r8
   5d9f0:	bl	18dcc <fputs@plt+0x7c58>
   5d9f4:	ldr	r3, [sp, #32]
   5d9f8:	cmp	r3, #0
   5d9fc:	bne	5da40 <fputs@plt+0x4c8cc>
   5da00:	add	sp, sp, #44	; 0x2c
   5da04:	ldrd	r4, [sp]
   5da08:	ldrd	r6, [sp, #8]
   5da0c:	ldrd	r8, [sp, #16]
   5da10:	ldrd	sl, [sp, #24]
   5da14:	add	sp, sp, #32
   5da18:	pop	{pc}		; (ldr pc, [sp], #4)
   5da1c:	mov	r2, r3
   5da20:	mov	r1, #45	; 0x2d
   5da24:	ldr	r0, [sp, #28]
   5da28:	bl	2e44c <fputs@plt+0x1d2d8>
   5da2c:	str	r0, [sp, #32]
   5da30:	b	5d9a4 <fputs@plt+0x4c830>
   5da34:	mov	r3, #0
   5da38:	str	r3, [sp, #32]
   5da3c:	b	5d9a4 <fputs@plt+0x4c830>
   5da40:	mov	r1, r3
   5da44:	ldr	r0, [sp, #28]
   5da48:	bl	17a4c <fputs@plt+0x68d8>
   5da4c:	b	5da00 <fputs@plt+0x4c88c>
   5da50:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5da54:	strd	r6, [sp, #8]
   5da58:	strd	r8, [sp, #16]
   5da5c:	strd	sl, [sp, #24]
   5da60:	str	lr, [sp, #32]
   5da64:	sub	sp, sp, #36	; 0x24
   5da68:	mov	r6, r0
   5da6c:	mov	r4, r1
   5da70:	mov	r0, r3
   5da74:	str	r3, [sp, #24]
   5da78:	ldr	r3, [r6, #8]
   5da7c:	str	r3, [sp, #12]
   5da80:	ldrb	r7, [r1, #28]
   5da84:	ands	r7, r7, #1
   5da88:	moveq	r1, #1
   5da8c:	movne	r1, #0
   5da90:	str	r1, [sp, #20]
   5da94:	ldr	r3, [r4]
   5da98:	ldr	r8, [r3]
   5da9c:	add	r9, r1, r8
   5daa0:	ldr	r3, [sp, #76]	; 0x4c
   5daa4:	add	r9, r9, r3
   5daa8:	ldr	r3, [r6, #76]	; 0x4c
   5daac:	add	fp, r3, #1
   5dab0:	str	fp, [r6, #76]	; 0x4c
   5dab4:	ldr	sl, [r4, #4]
   5dab8:	ldr	ip, [sp, #80]	; 0x50
   5dabc:	cmp	ip, #0
   5dac0:	subne	r3, r0, r8
   5dac4:	subne	r5, r3, r1
   5dac8:	bne	5dad8 <fputs@plt+0x4c964>
   5dacc:	add	r5, r3, #2
   5dad0:	add	r3, fp, r9
   5dad4:	str	r3, [r6, #76]	; 0x4c
   5dad8:	ldr	r3, [r2, #16]
   5dadc:	cmp	r3, #0
   5dae0:	addne	r3, r3, #1
   5dae4:	ldreq	r3, [r2, #12]
   5dae8:	str	r3, [sp, #16]
   5daec:	ldr	r0, [sp, #12]
   5daf0:	bl	2dc2c <fputs@plt+0x1cab8>
   5daf4:	str	r0, [r4, #24]
   5daf8:	mov	r3, #5
   5dafc:	str	r3, [sp]
   5db00:	ldr	r3, [sp, #72]	; 0x48
   5db04:	mov	r2, r5
   5db08:	ldr	r1, [r4]
   5db0c:	mov	r0, r6
   5db10:	bl	5d58c <fputs@plt+0x4c418>
   5db14:	cmp	r7, #0
   5db18:	beq	5dd08 <fputs@plt+0x4cb94>
   5db1c:	ldr	r3, [sp, #80]	; 0x50
   5db20:	cmp	r3, #0
   5db24:	beq	5dd20 <fputs@plt+0x4cbac>
   5db28:	str	fp, [sp]
   5db2c:	sub	r3, r9, sl
   5db30:	add	r2, r5, sl
   5db34:	mov	r1, #49	; 0x31
   5db38:	ldr	r0, [sp, #12]
   5db3c:	bl	2dd84 <fputs@plt+0x1cc10>
   5db40:	cmp	sl, #0
   5db44:	ble	5dcbc <fputs@plt+0x4cb48>
   5db48:	ldr	r2, [r6, #76]	; 0x4c
   5db4c:	add	r3, r2, #1
   5db50:	str	r3, [sp, #24]
   5db54:	ldr	r3, [r4, #4]
   5db58:	add	r3, r3, r2
   5db5c:	str	r3, [r6, #76]	; 0x4c
   5db60:	ldr	r9, [r4, #4]
   5db64:	cmp	r7, #0
   5db68:	addeq	r2, r5, r8
   5db6c:	moveq	r1, #46	; 0x2e
   5db70:	ldrne	r2, [r4, #8]
   5db74:	movne	r1, #59	; 0x3b
   5db78:	ldr	r0, [sp, #12]
   5db7c:	bl	2e44c <fputs@plt+0x1d2d8>
   5db80:	str	r0, [sp, #28]
   5db84:	ldr	r3, [r4, #4]
   5db88:	str	r3, [sp]
   5db8c:	mov	r3, r5
   5db90:	ldr	r2, [sp, #24]
   5db94:	mov	r1, #42	; 0x2a
   5db98:	ldr	r7, [sp, #12]
   5db9c:	mov	r0, r7
   5dba0:	bl	2dd84 <fputs@plt+0x1cc10>
   5dba4:	ldr	r3, [r6]
   5dba8:	ldrb	r3, [r3, #69]	; 0x45
   5dbac:	cmp	r3, #0
   5dbb0:	bne	5dcec <fputs@plt+0x4cb78>
   5dbb4:	ldr	r1, [r4, #20]
   5dbb8:	str	r7, [sp, #12]
   5dbbc:	mov	r0, r7
   5dbc0:	bl	17a1c <fputs@plt+0x68a8>
   5dbc4:	mov	r7, r0
   5dbc8:	sub	r8, r8, r9
   5dbcc:	ldr	r3, [sp, #20]
   5dbd0:	add	r8, r8, r3
   5dbd4:	ldr	r3, [sp, #76]	; 0x4c
   5dbd8:	add	r8, r8, r3
   5dbdc:	str	r8, [r0, #8]
   5dbe0:	ldr	r8, [r0, #16]
   5dbe4:	ldrh	r2, [r8, #6]
   5dbe8:	mov	r1, #0
   5dbec:	ldr	r0, [r8, #16]
   5dbf0:	bl	10f40 <memset@plt>
   5dbf4:	mvn	r3, #5
   5dbf8:	mov	r2, r8
   5dbfc:	mvn	r1, #0
   5dc00:	ldr	r9, [sp, #12]
   5dc04:	mov	r0, r9
   5dc08:	bl	25534 <fputs@plt+0x143c0>
   5dc0c:	ldrh	r3, [r8, #8]
   5dc10:	sub	r3, r3, #1
   5dc14:	mov	r2, sl
   5dc18:	ldr	r1, [r4]
   5dc1c:	mov	r0, r6
   5dc20:	bl	3e758 <fputs@plt+0x2d5e4>
   5dc24:	str	r0, [r7, #16]
   5dc28:	ldr	r7, [r9, #32]
   5dc2c:	add	r2, r7, #1
   5dc30:	str	r2, [sp]
   5dc34:	mov	r3, #0
   5dc38:	mov	r1, #43	; 0x2b
   5dc3c:	mov	r0, r9
   5dc40:	bl	2dd84 <fputs@plt+0x1cc10>
   5dc44:	mov	r0, r9
   5dc48:	bl	2dc2c <fputs@plt+0x1cab8>
   5dc4c:	str	r0, [r4, #16]
   5dc50:	ldr	r2, [r6, #76]	; 0x4c
   5dc54:	add	r2, r2, #1
   5dc58:	str	r2, [r6, #76]	; 0x4c
   5dc5c:	str	r2, [r4, #12]
   5dc60:	ldr	r3, [r4, #16]
   5dc64:	mov	r1, #14
   5dc68:	mov	r0, r9
   5dc6c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5dc70:	ldr	r2, [r4, #8]
   5dc74:	mov	r1, #120	; 0x78
   5dc78:	mov	r0, r9
   5dc7c:	bl	2e44c <fputs@plt+0x1d2d8>
   5dc80:	ldr	r3, [sp, #16]
   5dc84:	cmp	r3, #0
   5dc88:	bne	5dd40 <fputs@plt+0x4cbcc>
   5dc8c:	ldr	r1, [sp, #28]
   5dc90:	ldr	r8, [sp, #12]
   5dc94:	mov	r0, r8
   5dc98:	bl	17a4c <fputs@plt+0x68d8>
   5dc9c:	ldr	r3, [r4, #4]
   5dca0:	ldr	r2, [sp, #24]
   5dca4:	mov	r1, r5
   5dca8:	mov	r0, r6
   5dcac:	bl	2e7ac <fputs@plt+0x1d638>
   5dcb0:	mov	r1, r7
   5dcb4:	mov	r0, r8
   5dcb8:	bl	17a4c <fputs@plt+0x68d8>
   5dcbc:	ldrb	r3, [r4, #28]
   5dcc0:	and	r3, r3, #1
   5dcc4:	cmp	r3, #0
   5dcc8:	mov	r3, fp
   5dccc:	ldr	r2, [r4, #8]
   5dcd0:	movne	r1, #109	; 0x6d
   5dcd4:	moveq	r1, #110	; 0x6e
   5dcd8:	ldr	r0, [sp, #12]
   5dcdc:	bl	2e4d0 <fputs@plt+0x1d35c>
   5dce0:	ldr	r3, [sp, #16]
   5dce4:	cmp	r3, #0
   5dce8:	bne	5dd58 <fputs@plt+0x4cbe4>
   5dcec:	add	sp, sp, #36	; 0x24
   5dcf0:	ldrd	r4, [sp]
   5dcf4:	ldrd	r6, [sp, #8]
   5dcf8:	ldrd	r8, [sp, #16]
   5dcfc:	ldrd	sl, [sp, #24]
   5dd00:	add	sp, sp, #32
   5dd04:	pop	{pc}		; (ldr pc, [sp], #4)
   5dd08:	add	r3, r5, r8
   5dd0c:	ldr	r2, [r4, #8]
   5dd10:	mov	r1, #73	; 0x49
   5dd14:	ldr	r0, [sp, #12]
   5dd18:	bl	2e4d0 <fputs@plt+0x1d35c>
   5dd1c:	b	5db1c <fputs@plt+0x4c9a8>
   5dd20:	add	r2, r5, r8
   5dd24:	ldr	r3, [sp, #76]	; 0x4c
   5dd28:	ldr	r1, [sp, #20]
   5dd2c:	add	r2, r2, r1
   5dd30:	ldr	r1, [sp, #24]
   5dd34:	mov	r0, r6
   5dd38:	bl	2e7ac <fputs@plt+0x1d638>
   5dd3c:	b	5db28 <fputs@plt+0x4c9b4>
   5dd40:	ldr	r3, [r4, #24]
   5dd44:	ldr	r2, [sp, #16]
   5dd48:	mov	r1, #46	; 0x2e
   5dd4c:	ldr	r0, [sp, #12]
   5dd50:	bl	2e4d0 <fputs@plt+0x1d35c>
   5dd54:	b	5dc8c <fputs@plt+0x4cb18>
   5dd58:	mov	r3, #1
   5dd5c:	str	r3, [sp]
   5dd60:	mov	r3, #0
   5dd64:	ldr	r2, [sp, #16]
   5dd68:	mov	r1, #140	; 0x8c
   5dd6c:	ldr	r5, [sp, #12]
   5dd70:	mov	r0, r5
   5dd74:	bl	2dd84 <fputs@plt+0x1cc10>
   5dd78:	mov	r6, r0
   5dd7c:	ldr	r2, [r4, #8]
   5dd80:	mov	r1, #105	; 0x69
   5dd84:	mov	r0, r5
   5dd88:	bl	2e44c <fputs@plt+0x1d2d8>
   5dd8c:	ldr	r2, [r4, #8]
   5dd90:	mov	r1, #95	; 0x5f
   5dd94:	mov	r0, r5
   5dd98:	bl	2e44c <fputs@plt+0x1d2d8>
   5dd9c:	mov	r1, r6
   5dda0:	mov	r0, r5
   5dda4:	bl	17a4c <fputs@plt+0x68d8>
   5dda8:	b	5dcec <fputs@plt+0x4cb78>
   5ddac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5ddb0:	strd	r6, [sp, #8]
   5ddb4:	strd	r8, [sp, #16]
   5ddb8:	strd	sl, [sp, #24]
   5ddbc:	str	lr, [sp, #32]
   5ddc0:	sub	sp, sp, #52	; 0x34
   5ddc4:	mov	r7, r0
   5ddc8:	str	r1, [sp, #32]
   5ddcc:	mov	sl, r2
   5ddd0:	str	r3, [sp, #20]
   5ddd4:	ldr	r8, [sp, #96]	; 0x60
   5ddd8:	ldr	r3, [r0, #8]
   5dddc:	str	r3, [sp, #16]
   5dde0:	ldrb	r3, [r8]
   5dde4:	str	r3, [sp, #24]
   5dde8:	ldr	r3, [r8, #4]
   5ddec:	str	r3, [sp, #36]	; 0x24
   5ddf0:	ldr	r3, [sp, #92]	; 0x5c
   5ddf4:	cmp	r3, #0
   5ddf8:	beq	5e6cc <fputs@plt+0x4d558>
   5ddfc:	ldrb	fp, [r3, #1]
   5de00:	ldr	r3, [sp, #88]	; 0x58
   5de04:	cmp	r3, #0
   5de08:	beq	5df14 <fputs@plt+0x4cda0>
   5de0c:	ldr	r3, [r3]
   5de10:	cmp	r3, #0
   5de14:	beq	5df14 <fputs@plt+0x4cda0>
   5de18:	ldr	r3, [sp, #88]	; 0x58
   5de1c:	clz	r3, r3
   5de20:	lsr	r3, r3, #5
   5de24:	str	r3, [sp, #28]
   5de28:	ldr	r5, [sl]
   5de2c:	ldr	r9, [r8, #8]
   5de30:	cmp	r9, #0
   5de34:	bne	5e720 <fputs@plt+0x4d5ac>
   5de38:	ldr	r3, [sp, #88]	; 0x58
   5de3c:	ldr	r3, [r3]
   5de40:	ldr	r9, [r3]
   5de44:	ldr	r3, [sp, #88]	; 0x58
   5de48:	ldrb	r3, [r3, #28]
   5de4c:	tst	r3, #1
   5de50:	addeq	r9, r9, #1
   5de54:	ldr	r3, [r7, #76]	; 0x4c
   5de58:	add	r3, r3, r9
   5de5c:	str	r3, [r7, #76]	; 0x4c
   5de60:	ldr	r3, [r7, #76]	; 0x4c
   5de64:	add	r3, r3, #1
   5de68:	str	r3, [r8, #8]
   5de6c:	ldr	r3, [r7, #76]	; 0x4c
   5de70:	add	r3, r3, r5
   5de74:	str	r3, [r7, #76]	; 0x4c
   5de78:	str	r5, [r8, #12]
   5de7c:	ldr	r6, [r8, #8]
   5de80:	ldr	r3, [sp, #20]
   5de84:	cmp	r3, #0
   5de88:	blt	5df6c <fputs@plt+0x4cdf8>
   5de8c:	cmp	r5, #0
   5de90:	ble	5dec0 <fputs@plt+0x4cd4c>
   5de94:	mov	r4, #0
   5de98:	add	r3, r6, r4
   5de9c:	str	r3, [sp]
   5dea0:	mov	r3, r4
   5dea4:	ldr	r2, [sp, #20]
   5dea8:	mov	r1, #47	; 0x2f
   5deac:	ldr	r0, [sp, #16]
   5deb0:	bl	2dd84 <fputs@plt+0x1cc10>
   5deb4:	add	r4, r4, #1
   5deb8:	cmp	r4, r5
   5debc:	bne	5de98 <fputs@plt+0x4cd24>
   5dec0:	cmp	fp, #0
   5dec4:	bne	5e630 <fputs@plt+0x4d4bc>
   5dec8:	ldr	r3, [sp, #24]
   5decc:	sub	r3, r3, #1
   5ded0:	cmp	r3, #13
   5ded4:	ldrls	pc, [pc, r3, lsl #2]
   5ded8:	b	5e188 <fputs@plt+0x4d014>
   5dedc:	andeq	lr, r5, r0, asr #2
   5dee0:			; <UNDEFINED> instruction: 0x0005e1b0
   5dee4:	andeq	lr, r5, r4, lsr #7
   5dee8:	andeq	lr, r5, r8, lsl #3
   5deec:	andeq	lr, r5, ip, asr #3
   5def0:	andeq	lr, r5, ip, asr #3
   5def4:	andeq	lr, r5, r8, lsl #9
   5def8:	andeq	lr, r5, r8, lsl #9
   5defc:	strdeq	lr, [r5], -r0
   5df00:			; <UNDEFINED> instruction: 0x0005e3bc
   5df04:	strdeq	lr, [r5], -r0
   5df08:	andeq	lr, r5, ip, asr #3
   5df0c:	strdeq	lr, [r5], -r0
   5df10:	andeq	lr, r5, ip, asr #3
   5df14:	cmp	fp, #0
   5df18:	beq	5e6ec <fputs@plt+0x4d578>
   5df1c:	ldr	r5, [sl]
   5df20:	ldr	r9, [r8, #8]
   5df24:	cmp	r9, #0
   5df28:	beq	5df58 <fputs@plt+0x4cde4>
   5df2c:	mov	r3, #0
   5df30:	str	r3, [sp, #88]	; 0x58
   5df34:	mov	r3, #1
   5df38:	str	r3, [sp, #28]
   5df3c:	b	5e720 <fputs@plt+0x4d5ac>
   5df40:	mov	fp, r9
   5df44:	mov	r3, #0
   5df48:	str	r3, [sp, #88]	; 0x58
   5df4c:	mov	r3, #1
   5df50:	str	r3, [sp, #28]
   5df54:	b	5de60 <fputs@plt+0x4ccec>
   5df58:	mov	r3, #0
   5df5c:	str	r3, [sp, #88]	; 0x58
   5df60:	mov	r3, #1
   5df64:	str	r3, [sp, #28]
   5df68:	b	5de60 <fputs@plt+0x4ccec>
   5df6c:	ldr	r2, [sp, #24]
   5df70:	cmp	r2, #3
   5df74:	beq	5e628 <fputs@plt+0x4d4b4>
   5df78:	sub	r3, r2, #9
   5df7c:	cmp	r2, #13
   5df80:	cmpne	r3, #1
   5df84:	movls	r3, #1
   5df88:	movhi	r3, #0
   5df8c:	str	r3, [sp]
   5df90:	mov	r3, #0
   5df94:	mov	r2, r6
   5df98:	mov	r1, sl
   5df9c:	mov	r0, r7
   5dfa0:	bl	5d58c <fputs@plt+0x4c418>
   5dfa4:	b	5dec0 <fputs@plt+0x4cd4c>
   5dfa8:	add	r3, r9, r4
   5dfac:	str	r3, [sp]
   5dfb0:	ldr	r3, [sp, #100]	; 0x64
   5dfb4:	add	r2, r6, r4
   5dfb8:	mov	r1, #79	; 0x4f
   5dfbc:	ldr	r0, [sp, #16]
   5dfc0:	bl	2dd84 <fputs@plt+0x1cc10>
   5dfc4:	mvn	r3, #3
   5dfc8:	ldr	r2, [sp, #20]
   5dfcc:	mvn	r1, #0
   5dfd0:	ldr	r0, [sp, #16]
   5dfd4:	bl	25534 <fputs@plt+0x143c0>
   5dfd8:	mov	r1, #128	; 0x80
   5dfdc:	ldr	r0, [sp, #16]
   5dfe0:	bl	179f4 <fputs@plt+0x6880>
   5dfe4:	add	r4, r4, #1
   5dfe8:	cmp	r4, r5
   5dfec:	beq	5e030 <fputs@plt+0x4cebc>
   5dff0:	ldr	r3, [sl, #4]
   5dff4:	add	r2, r4, r4, lsl #2
   5dff8:	ldr	r1, [r3, r2, lsl #2]
   5dffc:	mov	r0, r7
   5e000:	bl	3c92c <fputs@plt+0x2b7b8>
   5e004:	str	r0, [sp, #20]
   5e008:	cmp	fp, r4
   5e00c:	ble	5dfa8 <fputs@plt+0x4ce34>
   5e010:	add	r3, r9, r4
   5e014:	str	r3, [sp]
   5e018:	ldr	r3, [sp, #40]	; 0x28
   5e01c:	add	r2, r6, r4
   5e020:	mov	r1, #78	; 0x4e
   5e024:	ldr	r0, [sp, #16]
   5e028:	bl	2dd84 <fputs@plt+0x1cc10>
   5e02c:	b	5dfc4 <fputs@plt+0x4ce50>
   5e030:	mov	r9, r8
   5e034:	ldr	r8, [sp, #96]	; 0x60
   5e038:	sub	r3, r5, #1
   5e03c:	str	r3, [sp]
   5e040:	ldr	r3, [sp, #44]	; 0x2c
   5e044:	mov	r2, r6
   5e048:	mov	r1, #30
   5e04c:	ldr	r0, [sp, #16]
   5e050:	bl	2dd84 <fputs@plt+0x1cc10>
   5e054:	ldr	r3, [sp, #28]
   5e058:	cmp	r3, #0
   5e05c:	bne	5e0e0 <fputs@plt+0x4cf6c>
   5e060:	ldr	r3, [sp, #24]
   5e064:	sub	r3, r3, #1
   5e068:	cmp	r3, #13
   5e06c:	ldrls	pc, [pc, r3, lsl #2]
   5e070:	b	5e194 <fputs@plt+0x4d020>
   5e074:	andeq	lr, r5, r0, asr #2
   5e078:			; <UNDEFINED> instruction: 0x0005e1b0
   5e07c:	andeq	lr, r5, r4, lsr #7
   5e080:	muleq	r5, r4, r1
   5e084:	andeq	lr, r5, ip, asr #3
   5e088:	andeq	lr, r5, ip, asr #3
   5e08c:	andeq	lr, r5, r8, lsl #9
   5e090:	andeq	lr, r5, r8, lsl #9
   5e094:	strdeq	lr, [r5], -r0
   5e098:			; <UNDEFINED> instruction: 0x0005e3bc
   5e09c:	strdeq	lr, [r5], -r0
   5e0a0:	andeq	lr, r5, ip, asr #3
   5e0a4:	strdeq	lr, [r5], -r0
   5e0a8:	andeq	lr, r5, ip, asr #3
   5e0ac:	ldr	r3, [sp, #92]	; 0x5c
   5e0b0:	ldr	r1, [r3, #8]
   5e0b4:	ldr	r0, [sp, #16]
   5e0b8:	bl	2546c <fputs@plt+0x142f8>
   5e0bc:	b	5e054 <fputs@plt+0x4cee0>
   5e0c0:	str	r6, [sp]
   5e0c4:	mov	r3, r5
   5e0c8:	ldr	r2, [sp, #100]	; 0x64
   5e0cc:	ldr	r1, [sp, #92]	; 0x5c
   5e0d0:	ldr	r1, [r1, #4]
   5e0d4:	mov	r0, r7
   5e0d8:	bl	2eb40 <fputs@plt+0x1d9cc>
   5e0dc:	b	5e054 <fputs@plt+0x4cee0>
   5e0e0:	ldr	r2, [sp, #100]	; 0x64
   5e0e4:	ldr	r3, [sp, #32]
   5e0e8:	ldr	r1, [r3, #16]
   5e0ec:	ldr	r0, [sp, #16]
   5e0f0:	bl	2e77c <fputs@plt+0x1d608>
   5e0f4:	ldr	r3, [sp, #24]
   5e0f8:	sub	r3, r3, #1
   5e0fc:	cmp	r3, #13
   5e100:	ldrls	pc, [pc, r3, lsl #2]
   5e104:	b	5e450 <fputs@plt+0x4d2dc>
   5e108:	andeq	lr, r5, r0, asr #2
   5e10c:			; <UNDEFINED> instruction: 0x0005e1b0
   5e110:	andeq	lr, r5, r4, lsr #7
   5e114:	andeq	lr, r5, r0, asr r4
   5e118:	andeq	lr, r5, ip, asr #3
   5e11c:	andeq	lr, r5, ip, asr #3
   5e120:	andeq	lr, r5, r8, lsl #9
   5e124:	andeq	lr, r5, r8, lsl #9
   5e128:	strdeq	lr, [r5], -r0
   5e12c:			; <UNDEFINED> instruction: 0x0005e3bc
   5e130:	strdeq	lr, [r5], -r0
   5e134:	andeq	lr, r5, ip, asr #3
   5e138:	strdeq	lr, [r5], -r0
   5e13c:	andeq	lr, r5, ip, asr #3
   5e140:	mov	r0, r7
   5e144:	bl	18ec4 <fputs@plt+0x7d50>
   5e148:	mov	r4, r0
   5e14c:	str	r0, [sp]
   5e150:	mov	r3, r5
   5e154:	mov	r2, r6
   5e158:	mov	r1, #49	; 0x31
   5e15c:	ldr	r5, [sp, #16]
   5e160:	mov	r0, r5
   5e164:	bl	2dd84 <fputs@plt+0x1cc10>
   5e168:	mov	r3, r4
   5e16c:	ldr	r2, [sp, #36]	; 0x24
   5e170:	mov	r1, #110	; 0x6e
   5e174:	mov	r0, r5
   5e178:	bl	2e4d0 <fputs@plt+0x1d35c>
   5e17c:	mov	r1, r4
   5e180:	mov	r0, r7
   5e184:	bl	18efc <fputs@plt+0x7d88>
   5e188:	ldr	r3, [sp, #28]
   5e18c:	cmp	r3, #0
   5e190:	bne	5e450 <fputs@plt+0x4d2dc>
   5e194:	add	sp, sp, #52	; 0x34
   5e198:	ldrd	r4, [sp]
   5e19c:	ldrd	r6, [sp, #8]
   5e1a0:	ldrd	r8, [sp, #16]
   5e1a4:	ldrd	sl, [sp, #24]
   5e1a8:	add	sp, sp, #32
   5e1ac:	pop	{pc}		; (ldr pc, [sp], #4)
   5e1b0:	str	r5, [sp]
   5e1b4:	mov	r3, r6
   5e1b8:	ldr	r2, [sp, #36]	; 0x24
   5e1bc:	mov	r1, #111	; 0x6f
   5e1c0:	ldr	r0, [sp, #16]
   5e1c4:	bl	2dd84 <fputs@plt+0x1cc10>
   5e1c8:	b	5e188 <fputs@plt+0x4d014>
   5e1cc:	add	sl, r9, #1
   5e1d0:	mov	r1, sl
   5e1d4:	mov	r0, r7
   5e1d8:	bl	18f64 <fputs@plt+0x7df0>
   5e1dc:	mov	r8, r0
   5e1e0:	add	r4, r9, r0
   5e1e4:	str	r4, [sp]
   5e1e8:	mov	r3, r5
   5e1ec:	mov	r2, r6
   5e1f0:	mov	r1, #49	; 0x31
   5e1f4:	ldr	r0, [sp, #16]
   5e1f8:	bl	2dd84 <fputs@plt+0x1cc10>
   5e1fc:	ldr	r3, [sp, #24]
   5e200:	cmp	r3, #6
   5e204:	beq	5e24c <fputs@plt+0x4d0d8>
   5e208:	ldr	r3, [sp, #88]	; 0x58
   5e20c:	cmp	r3, #0
   5e210:	beq	5e294 <fputs@plt+0x4d120>
   5e214:	str	r9, [sp, #8]
   5e218:	mov	r3, #1
   5e21c:	str	r3, [sp, #4]
   5e220:	str	r6, [sp]
   5e224:	mov	r3, r4
   5e228:	ldr	r2, [sp, #32]
   5e22c:	ldr	r1, [sp, #88]	; 0x58
   5e230:	mov	r0, r7
   5e234:	bl	5da50 <fputs@plt+0x4c8dc>
   5e238:	mov	r2, sl
   5e23c:	mov	r1, r8
   5e240:	mov	r0, r7
   5e244:	bl	18fa0 <fputs@plt+0x7e2c>
   5e248:	b	5e188 <fputs@plt+0x4d014>
   5e24c:	ldr	r3, [sp, #36]	; 0x24
   5e250:	add	r5, r3, #1
   5e254:	ldr	fp, [sp, #16]
   5e258:	mov	r0, fp
   5e25c:	ldr	r3, [fp, #32]
   5e260:	mov	r2, #0
   5e264:	str	r2, [sp, #4]
   5e268:	str	r8, [sp]
   5e26c:	add	r3, r3, #4
   5e270:	mov	r2, r5
   5e274:	mov	r1, #69	; 0x45
   5e278:	bl	2de98 <fputs@plt+0x1cd24>
   5e27c:	mov	r3, r8
   5e280:	mov	r2, r5
   5e284:	mov	r1, #110	; 0x6e
   5e288:	mov	r0, fp
   5e28c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5e290:	b	5e208 <fputs@plt+0x4d094>
   5e294:	mov	r0, r7
   5e298:	bl	18ec4 <fputs@plt+0x7d50>
   5e29c:	mov	r4, r0
   5e2a0:	mov	r3, r0
   5e2a4:	ldr	r6, [sp, #36]	; 0x24
   5e2a8:	mov	r2, r6
   5e2ac:	mov	r1, #74	; 0x4a
   5e2b0:	ldr	r5, [sp, #16]
   5e2b4:	mov	r0, r5
   5e2b8:	bl	2e4d0 <fputs@plt+0x1d35c>
   5e2bc:	str	r4, [sp]
   5e2c0:	mov	r3, r8
   5e2c4:	mov	r2, r6
   5e2c8:	mov	r1, #75	; 0x4b
   5e2cc:	mov	r0, r5
   5e2d0:	bl	2dd84 <fputs@plt+0x1cc10>
   5e2d4:	mov	r1, #8
   5e2d8:	mov	r0, r5
   5e2dc:	bl	179f4 <fputs@plt+0x6880>
   5e2e0:	mov	r1, r4
   5e2e4:	mov	r0, r7
   5e2e8:	bl	18efc <fputs@plt+0x7d88>
   5e2ec:	b	5e238 <fputs@plt+0x4d0c4>
   5e2f0:	ldr	r3, [sl, #4]
   5e2f4:	ldrb	r1, [r8, #1]
   5e2f8:	ldr	r0, [r3]
   5e2fc:	bl	19520 <fputs@plt+0x83ac>
   5e300:	strb	r0, [r8, #1]
   5e304:	ldr	r3, [sp, #88]	; 0x58
   5e308:	cmp	r3, #0
   5e30c:	beq	5e338 <fputs@plt+0x4d1c4>
   5e310:	str	r9, [sp, #8]
   5e314:	mov	r3, #1
   5e318:	str	r3, [sp, #4]
   5e31c:	str	r6, [sp]
   5e320:	mov	r3, r6
   5e324:	ldr	r2, [sp, #32]
   5e328:	ldr	r1, [sp, #88]	; 0x58
   5e32c:	mov	r0, r7
   5e330:	bl	5da50 <fputs@plt+0x4c8dc>
   5e334:	b	5e188 <fputs@plt+0x4d014>
   5e338:	mov	r0, r7
   5e33c:	bl	18ec4 <fputs@plt+0x7d50>
   5e340:	mov	r4, r0
   5e344:	mov	r5, #1
   5e348:	str	r5, [sp, #8]
   5e34c:	add	r8, r8, r5
   5e350:	str	r8, [sp, #4]
   5e354:	str	r0, [sp]
   5e358:	mov	r3, r5
   5e35c:	mov	r2, r6
   5e360:	mov	r1, #49	; 0x31
   5e364:	ldr	r8, [sp, #16]
   5e368:	mov	r0, r8
   5e36c:	bl	2dee0 <fputs@plt+0x1cd6c>
   5e370:	mov	r2, r5
   5e374:	mov	r1, r6
   5e378:	mov	r0, r7
   5e37c:	bl	18cc4 <fputs@plt+0x7b50>
   5e380:	mov	r3, r4
   5e384:	ldr	r2, [sp, #36]	; 0x24
   5e388:	mov	r1, #110	; 0x6e
   5e38c:	mov	r0, r8
   5e390:	bl	2e4d0 <fputs@plt+0x1d35c>
   5e394:	mov	r1, r4
   5e398:	mov	r0, r7
   5e39c:	bl	18efc <fputs@plt+0x7d88>
   5e3a0:	b	5e450 <fputs@plt+0x4d2dc>
   5e3a4:	ldr	r3, [sp, #36]	; 0x24
   5e3a8:	mov	r2, #1
   5e3ac:	mov	r1, #22
   5e3b0:	ldr	r0, [sp, #16]
   5e3b4:	bl	2e4d0 <fputs@plt+0x1d35c>
   5e3b8:	b	5e188 <fputs@plt+0x4d014>
   5e3bc:	ldr	r3, [sp, #88]	; 0x58
   5e3c0:	cmp	r3, #0
   5e3c4:	beq	5e450 <fputs@plt+0x4d2dc>
   5e3c8:	str	r9, [sp, #8]
   5e3cc:	mov	r3, #1
   5e3d0:	str	r3, [sp, #4]
   5e3d4:	str	r6, [sp]
   5e3d8:	mov	r3, r6
   5e3dc:	ldr	r2, [sp, #32]
   5e3e0:	ldr	r1, [sp, #88]	; 0x58
   5e3e4:	mov	r0, r7
   5e3e8:	bl	5da50 <fputs@plt+0x4c8dc>
   5e3ec:	b	5e188 <fputs@plt+0x4d014>
   5e3f0:	ldr	r3, [sp, #88]	; 0x58
   5e3f4:	cmp	r3, #0
   5e3f8:	beq	5e420 <fputs@plt+0x4d2ac>
   5e3fc:	str	r9, [sp, #8]
   5e400:	str	r5, [sp, #4]
   5e404:	str	r6, [sp]
   5e408:	mov	r3, r6
   5e40c:	ldr	r2, [sp, #32]
   5e410:	ldr	r1, [sp, #88]	; 0x58
   5e414:	mov	r0, r7
   5e418:	bl	5da50 <fputs@plt+0x4c8dc>
   5e41c:	b	5e188 <fputs@plt+0x4d014>
   5e420:	ldr	r3, [sp, #24]
   5e424:	cmp	r3, #13
   5e428:	beq	5e474 <fputs@plt+0x4d300>
   5e42c:	mov	r3, r5
   5e430:	mov	r2, r6
   5e434:	mov	r1, #33	; 0x21
   5e438:	ldr	r0, [sp, #16]
   5e43c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5e440:	mov	r2, r5
   5e444:	mov	r1, r6
   5e448:	mov	r0, r7
   5e44c:	bl	18cc4 <fputs@plt+0x7b50>
   5e450:	ldr	r3, [sp, #32]
   5e454:	ldr	r2, [r3, #12]
   5e458:	cmp	r2, #0
   5e45c:	beq	5e194 <fputs@plt+0x4d020>
   5e460:	ldr	r3, [sp, #104]	; 0x68
   5e464:	mov	r1, #141	; 0x8d
   5e468:	ldr	r0, [sp, #16]
   5e46c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5e470:	b	5e194 <fputs@plt+0x4d020>
   5e474:	ldr	r2, [r8, #4]
   5e478:	mov	r1, #18
   5e47c:	ldr	r0, [sp, #16]
   5e480:	bl	2e44c <fputs@plt+0x1d2d8>
   5e484:	b	5e450 <fputs@plt+0x4d2dc>
   5e488:	ldr	r8, [r8, #16]
   5e48c:	ldr	r4, [r8]
   5e490:	mov	r0, r7
   5e494:	bl	18ec4 <fputs@plt+0x7d50>
   5e498:	str	r0, [sp, #40]	; 0x28
   5e49c:	add	r3, r4, #2
   5e4a0:	str	r3, [sp, #20]
   5e4a4:	mov	r1, r3
   5e4a8:	mov	r0, r7
   5e4ac:	bl	18f64 <fputs@plt+0x7df0>
   5e4b0:	mov	fp, r0
   5e4b4:	add	sl, r4, r0
   5e4b8:	add	r9, sl, #1
   5e4bc:	ldr	r3, [sp, #24]
   5e4c0:	cmp	r3, #8
   5e4c4:	beq	5e5a8 <fputs@plt+0x4d434>
   5e4c8:	str	r9, [sp]
   5e4cc:	mov	r3, r5
   5e4d0:	mov	r2, r6
   5e4d4:	mov	r1, #49	; 0x31
   5e4d8:	ldr	r0, [sp, #16]
   5e4dc:	bl	2dd84 <fputs@plt+0x1cc10>
   5e4e0:	cmp	r4, #0
   5e4e4:	movgt	r3, #0
   5e4e8:	strgt	r3, [sp, #24]
   5e4ec:	ble	5e73c <fputs@plt+0x4d5c8>
   5e4f0:	mov	r5, fp
   5e4f4:	add	r4, r4, fp
   5e4f8:	mov	r9, #0
   5e4fc:	ldr	r3, [r8, #4]
   5e500:	add	r3, r3, r9
   5e504:	ldrh	r2, [r3, #16]
   5e508:	add	r2, r2, r6
   5e50c:	mov	r3, r5
   5e510:	sub	r2, r2, #1
   5e514:	mov	r1, #31
   5e518:	ldr	r0, [sp, #16]
   5e51c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5e520:	add	r9, r9, #20
   5e524:	add	r5, r5, #1
   5e528:	cmp	r4, r5
   5e52c:	bne	5e4fc <fputs@plt+0x4d388>
   5e530:	mov	r3, sl
   5e534:	ldr	r6, [sp, #36]	; 0x24
   5e538:	mov	r2, r6
   5e53c:	mov	r1, #73	; 0x49
   5e540:	ldr	r4, [sp, #16]
   5e544:	mov	r0, r4
   5e548:	bl	2e4d0 <fputs@plt+0x1d35c>
   5e54c:	ldr	r5, [sp, #40]	; 0x28
   5e550:	str	r5, [sp]
   5e554:	ldr	r3, [sp, #20]
   5e558:	mov	r2, fp
   5e55c:	mov	r1, #49	; 0x31
   5e560:	mov	r0, r4
   5e564:	bl	2dd84 <fputs@plt+0x1cc10>
   5e568:	mov	r3, r5
   5e56c:	mov	r2, r6
   5e570:	mov	r1, #110	; 0x6e
   5e574:	mov	r0, r4
   5e578:	bl	2e4d0 <fputs@plt+0x1d35c>
   5e57c:	ldr	r3, [sp, #24]
   5e580:	cmp	r3, #0
   5e584:	bne	5e618 <fputs@plt+0x4d4a4>
   5e588:	ldr	r1, [sp, #40]	; 0x28
   5e58c:	mov	r0, r7
   5e590:	bl	18efc <fputs@plt+0x7d88>
   5e594:	ldr	r2, [sp, #20]
   5e598:	mov	r1, fp
   5e59c:	mov	r0, r7
   5e5a0:	bl	18fa0 <fputs@plt+0x7e2c>
   5e5a4:	b	5e188 <fputs@plt+0x4d014>
   5e5a8:	ldr	r3, [sp, #36]	; 0x24
   5e5ac:	add	r2, r3, #1
   5e5b0:	str	r5, [sp, #4]
   5e5b4:	str	r6, [sp]
   5e5b8:	mov	r3, #0
   5e5bc:	str	r2, [sp, #44]	; 0x2c
   5e5c0:	mov	r1, #69	; 0x45
   5e5c4:	ldr	r0, [sp, #16]
   5e5c8:	bl	2de98 <fputs@plt+0x1cd24>
   5e5cc:	str	r0, [sp, #24]
   5e5d0:	str	r9, [sp]
   5e5d4:	mov	r3, r5
   5e5d8:	mov	r2, r6
   5e5dc:	mov	r1, #49	; 0x31
   5e5e0:	ldr	r5, [sp, #16]
   5e5e4:	mov	r0, r5
   5e5e8:	bl	2dd84 <fputs@plt+0x1cc10>
   5e5ec:	mov	r3, r9
   5e5f0:	ldr	r2, [sp, #44]	; 0x2c
   5e5f4:	mov	r1, #110	; 0x6e
   5e5f8:	mov	r0, r5
   5e5fc:	bl	2e4d0 <fputs@plt+0x1d35c>
   5e600:	mov	r1, #16
   5e604:	mov	r0, r5
   5e608:	bl	179f4 <fputs@plt+0x6880>
   5e60c:	cmp	r4, #0
   5e610:	bgt	5e4f0 <fputs@plt+0x4d37c>
   5e614:	b	5e530 <fputs@plt+0x4d3bc>
   5e618:	mov	r1, r3
   5e61c:	ldr	r0, [sp, #16]
   5e620:	bl	17a4c <fputs@plt+0x68d8>
   5e624:	b	5e588 <fputs@plt+0x4d414>
   5e628:	cmp	fp, #0
   5e62c:	beq	5e3a4 <fputs@plt+0x4d230>
   5e630:	ldr	r3, [sp, #92]	; 0x5c
   5e634:	ldrb	r3, [r3, #1]
   5e638:	cmp	r3, #1
   5e63c:	beq	5e0ac <fputs@plt+0x4cf38>
   5e640:	cmp	r3, #2
   5e644:	bne	5e0c0 <fputs@plt+0x4cf4c>
   5e648:	ldr	r3, [r7, #76]	; 0x4c
   5e64c:	add	fp, r3, #1
   5e650:	str	fp, [sp, #44]	; 0x2c
   5e654:	str	r3, [sp, #20]
   5e658:	add	r3, r3, r5
   5e65c:	str	r3, [r7, #76]	; 0x4c
   5e660:	ldr	r2, [sp, #92]	; 0x5c
   5e664:	ldr	r1, [r2, #8]
   5e668:	ldr	r4, [sp, #16]
   5e66c:	mov	r0, r4
   5e670:	bl	2546c <fputs@plt+0x142f8>
   5e674:	ldr	r2, [sp, #92]	; 0x5c
   5e678:	ldr	r1, [r2, #8]
   5e67c:	mov	r0, r4
   5e680:	bl	17a1c <fputs@plt+0x68a8>
   5e684:	mov	r3, #25
   5e688:	strb	r3, [r0]
   5e68c:	mov	r3, #1
   5e690:	str	r3, [r0, #4]
   5e694:	str	fp, [r0, #8]
   5e698:	ldr	r3, [r4, #32]
   5e69c:	add	r2, r5, r3
   5e6a0:	str	r2, [sp, #40]	; 0x28
   5e6a4:	cmp	r5, #0
   5e6a8:	ble	5e038 <fputs@plt+0x4cec4>
   5e6ac:	mov	r4, #0
   5e6b0:	sub	fp, r5, #1
   5e6b4:	ldr	r3, [sp, #20]
   5e6b8:	add	r3, r3, #1
   5e6bc:	str	r8, [sp, #96]	; 0x60
   5e6c0:	mov	r8, r9
   5e6c4:	mov	r9, r3
   5e6c8:	b	5dff0 <fputs@plt+0x4ce7c>
   5e6cc:	ldr	r3, [sp, #88]	; 0x58
   5e6d0:	cmp	r3, #0
   5e6d4:	beq	5e6ec <fputs@plt+0x4d578>
   5e6d8:	ldr	r3, [sp, #88]	; 0x58
   5e6dc:	ldr	r3, [r3]
   5e6e0:	cmp	r3, #0
   5e6e4:	movne	fp, #0
   5e6e8:	bne	5de18 <fputs@plt+0x4cca4>
   5e6ec:	ldr	r2, [sp, #100]	; 0x64
   5e6f0:	ldr	r3, [sp, #32]
   5e6f4:	ldr	r1, [r3, #16]
   5e6f8:	ldr	r0, [sp, #16]
   5e6fc:	bl	2e77c <fputs@plt+0x1d608>
   5e700:	ldr	r5, [sl]
   5e704:	ldr	r9, [r8, #8]
   5e708:	cmp	r9, #0
   5e70c:	beq	5df40 <fputs@plt+0x4cdcc>
   5e710:	mov	fp, #0
   5e714:	str	fp, [sp, #88]	; 0x58
   5e718:	mov	r3, #1
   5e71c:	str	r3, [sp, #28]
   5e720:	ldr	r3, [r7, #76]	; 0x4c
   5e724:	add	r2, r9, r5
   5e728:	cmp	r2, r3
   5e72c:	addgt	r3, r3, r5
   5e730:	strgt	r3, [r7, #76]	; 0x4c
   5e734:	mov	r9, #0
   5e738:	b	5de78 <fputs@plt+0x4cd04>
   5e73c:	mov	r3, sl
   5e740:	ldr	r6, [sp, #36]	; 0x24
   5e744:	mov	r2, r6
   5e748:	mov	r1, #73	; 0x49
   5e74c:	ldr	r4, [sp, #16]
   5e750:	mov	r0, r4
   5e754:	bl	2e4d0 <fputs@plt+0x1d35c>
   5e758:	ldr	r5, [sp, #40]	; 0x28
   5e75c:	str	r5, [sp]
   5e760:	ldr	r3, [sp, #20]
   5e764:	mov	r2, fp
   5e768:	mov	r1, #49	; 0x31
   5e76c:	mov	r0, r4
   5e770:	bl	2dd84 <fputs@plt+0x1cc10>
   5e774:	mov	r3, r5
   5e778:	mov	r2, r6
   5e77c:	mov	r1, #110	; 0x6e
   5e780:	mov	r0, r4
   5e784:	bl	2e4d0 <fputs@plt+0x1d35c>
   5e788:	b	5e588 <fputs@plt+0x4d414>
   5e78c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   5e790:	strd	r6, [sp, #8]
   5e794:	str	r8, [sp, #16]
   5e798:	str	lr, [sp, #20]
   5e79c:	mov	r6, r0
   5e7a0:	mov	r8, r2
   5e7a4:	mov	r0, r1
   5e7a8:	bl	184d0 <fputs@plt+0x735c>
   5e7ac:	mov	r7, r0
   5e7b0:	ldrb	r3, [r6, #23]
   5e7b4:	cmp	r3, #0
   5e7b8:	beq	5e7c8 <fputs@plt+0x4d654>
   5e7bc:	ldrb	r3, [r0]
   5e7c0:	cmp	r3, #157	; 0x9d
   5e7c4:	bne	5e80c <fputs@plt+0x4d698>
   5e7c8:	mov	r0, r6
   5e7cc:	bl	18ec4 <fputs@plt+0x7d50>
   5e7d0:	mov	r5, r0
   5e7d4:	mov	r2, r0
   5e7d8:	mov	r1, r7
   5e7dc:	mov	r0, r6
   5e7e0:	bl	5c010 <fputs@plt+0x4ae9c>
   5e7e4:	mov	r4, r0
   5e7e8:	cmp	r5, r0
   5e7ec:	streq	r0, [r8]
   5e7f0:	bne	5e8a8 <fputs@plt+0x4d734>
   5e7f4:	mov	r0, r4
   5e7f8:	ldrd	r4, [sp]
   5e7fc:	ldrd	r6, [sp, #8]
   5e800:	ldr	r8, [sp, #16]
   5e804:	add	sp, sp, #20
   5e808:	pop	{pc}		; (ldr pc, [sp], #4)
   5e80c:	mov	r2, #0
   5e810:	mov	r1, #2
   5e814:	bl	1ce88 <fputs@plt+0xbd14>
   5e818:	cmp	r0, #0
   5e81c:	beq	5e7c8 <fputs@plt+0x4d654>
   5e820:	ldr	r3, [r6, #324]	; 0x144
   5e824:	mov	r2, #0
   5e828:	str	r2, [r8]
   5e82c:	cmp	r3, r2
   5e830:	beq	5e884 <fputs@plt+0x4d710>
   5e834:	ldr	r4, [r3, #4]
   5e838:	ldr	r5, [r3]
   5e83c:	cmp	r5, r2
   5e840:	ble	5e884 <fputs@plt+0x4d710>
   5e844:	mvn	r8, #0
   5e848:	b	5e858 <fputs@plt+0x4d6e4>
   5e84c:	add	r4, r4, #20
   5e850:	subs	r5, r5, #1
   5e854:	beq	5e884 <fputs@plt+0x4d710>
   5e858:	ldrb	r3, [r4, #13]
   5e85c:	tst	r3, #4
   5e860:	beq	5e84c <fputs@plt+0x4d6d8>
   5e864:	mov	r2, r8
   5e868:	mov	r1, r7
   5e86c:	ldr	r0, [r4]
   5e870:	bl	1ec54 <fputs@plt+0xdae0>
   5e874:	cmp	r0, #0
   5e878:	bne	5e84c <fputs@plt+0x4d6d8>
   5e87c:	ldr	r4, [r4, #16]
   5e880:	b	5e7f4 <fputs@plt+0x4d680>
   5e884:	ldr	r4, [r6, #76]	; 0x4c
   5e888:	add	r4, r4, #1
   5e88c:	str	r4, [r6, #76]	; 0x4c
   5e890:	mov	r3, #1
   5e894:	mov	r2, r4
   5e898:	mov	r1, r7
   5e89c:	mov	r0, r6
   5e8a0:	bl	2fd70 <fputs@plt+0x1ebfc>
   5e8a4:	b	5e7f4 <fputs@plt+0x4d680>
   5e8a8:	mov	r1, r5
   5e8ac:	mov	r0, r6
   5e8b0:	bl	18efc <fputs@plt+0x7d88>
   5e8b4:	mov	r3, #0
   5e8b8:	str	r3, [r8]
   5e8bc:	b	5e7f4 <fputs@plt+0x4d680>
   5e8c0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5e8c4:	strd	r6, [sp, #8]
   5e8c8:	strd	r8, [sp, #16]
   5e8cc:	strd	sl, [sp, #24]
   5e8d0:	str	lr, [sp, #32]
   5e8d4:	sub	sp, sp, #52	; 0x34
   5e8d8:	mov	r5, r0
   5e8dc:	mov	r4, r1
   5e8e0:	mov	r9, r2
   5e8e4:	mov	fp, r3
   5e8e8:	mov	r3, #0
   5e8ec:	str	r3, [sp, #44]	; 0x2c
   5e8f0:	ldr	r3, [r0, #8]
   5e8f4:	str	r3, [sp, #24]
   5e8f8:	cmp	r2, fp
   5e8fc:	beq	5e9c4 <fputs@plt+0x4d850>
   5e900:	add	r3, sp, #44	; 0x2c
   5e904:	mov	r2, #3
   5e908:	bl	5bc54 <fputs@plt+0x4aae0>
   5e90c:	mov	r7, r0
   5e910:	mov	r0, r4
   5e914:	bl	19580 <fputs@plt+0x840c>
   5e918:	strb	r0, [sp, #43]	; 0x2b
   5e91c:	ldr	r3, [r5, #108]	; 0x6c
   5e920:	add	r3, r3, #1
   5e924:	str	r3, [r5, #108]	; 0x6c
   5e928:	mov	r0, r5
   5e92c:	bl	18ec4 <fputs@plt+0x7d50>
   5e930:	mov	r2, r0
   5e934:	str	r0, [sp, #16]
   5e938:	ldr	r1, [r4, #12]
   5e93c:	mov	r0, r5
   5e940:	bl	5d18c <fputs@plt+0x4c018>
   5e944:	cmp	r7, #5
   5e948:	beq	5ec9c <fputs@plt+0x4db28>
   5e94c:	ldr	r0, [r4, #12]
   5e950:	bl	18984 <fputs@plt+0x7810>
   5e954:	cmp	r0, #0
   5e958:	bne	5ebc0 <fputs@plt+0x4da4c>
   5e95c:	cmp	r7, #1
   5e960:	beq	5ec08 <fputs@plt+0x4da94>
   5e964:	mov	r3, #1
   5e968:	str	r3, [sp, #8]
   5e96c:	add	r2, sp, #43	; 0x2b
   5e970:	str	r2, [sp, #4]
   5e974:	mov	r2, #0
   5e978:	str	r2, [sp]
   5e97c:	ldr	r6, [sp, #16]
   5e980:	mov	r2, r6
   5e984:	mov	r1, #48	; 0x30
   5e988:	ldr	r7, [sp, #24]
   5e98c:	mov	r0, r7
   5e990:	bl	2dee0 <fputs@plt+0x1cd6c>
   5e994:	ldr	r3, [sp, #44]	; 0x2c
   5e998:	cmp	r3, #0
   5e99c:	bne	5ec40 <fputs@plt+0x4dacc>
   5e9a0:	mov	r3, #1
   5e9a4:	str	r3, [sp, #4]
   5e9a8:	str	r6, [sp]
   5e9ac:	mov	r3, r9
   5e9b0:	ldr	r2, [r4, #28]
   5e9b4:	mov	r1, #68	; 0x44
   5e9b8:	mov	r0, r7
   5e9bc:	bl	2de98 <fputs@plt+0x1cd24>
   5e9c0:	b	5eb68 <fputs@plt+0x4d9f4>
   5e9c4:	mov	r3, #0
   5e9c8:	mov	r2, #3
   5e9cc:	bl	5bc54 <fputs@plt+0x4aae0>
   5e9d0:	mov	r7, r0
   5e9d4:	mov	r0, r4
   5e9d8:	bl	19580 <fputs@plt+0x840c>
   5e9dc:	strb	r0, [sp, #43]	; 0x2b
   5e9e0:	ldr	r3, [r5, #108]	; 0x6c
   5e9e4:	add	r3, r3, #1
   5e9e8:	str	r3, [r5, #108]	; 0x6c
   5e9ec:	mov	r0, r5
   5e9f0:	bl	18ec4 <fputs@plt+0x7d50>
   5e9f4:	mov	r2, r0
   5e9f8:	str	r0, [sp, #16]
   5e9fc:	ldr	r1, [r4, #12]
   5ea00:	mov	r0, r5
   5ea04:	bl	5d18c <fputs@plt+0x4c018>
   5ea08:	cmp	r7, #5
   5ea0c:	bne	5ece8 <fputs@plt+0x4db74>
   5ea10:	ldr	r7, [r4, #20]
   5ea14:	ldr	r1, [r4, #12]
   5ea18:	mov	r0, r5
   5ea1c:	bl	3c92c <fputs@plt+0x2b7b8>
   5ea20:	mov	r8, r0
   5ea24:	ldr	r0, [sp, #24]
   5ea28:	bl	2dc2c <fputs@plt+0x1cab8>
   5ea2c:	str	r0, [sp, #28]
   5ea30:	mov	r6, #0
   5ea34:	ldr	r3, [r7]
   5ea38:	cmp	r3, #0
   5ea3c:	ble	5eb48 <fputs@plt+0x4d9d4>
   5ea40:	mov	r4, #0
   5ea44:	mov	sl, r8
   5ea48:	str	r5, [sp, #20]
   5ea4c:	b	5eab4 <fputs@plt+0x4d940>
   5ea50:	ldr	r3, [r7]
   5ea54:	sub	r3, r3, #1
   5ea58:	cmp	r3, r4
   5ea5c:	cmple	r9, fp
   5ea60:	beq	5eb08 <fputs@plt+0x4d994>
   5ea64:	mvn	r3, #3
   5ea68:	str	r3, [sp, #8]
   5ea6c:	str	sl, [sp, #4]
   5ea70:	str	r8, [sp]
   5ea74:	ldr	r3, [sp, #28]
   5ea78:	ldr	r2, [sp, #16]
   5ea7c:	mov	r1, #79	; 0x4f
   5ea80:	ldr	r5, [sp, #24]
   5ea84:	mov	r0, r5
   5ea88:	bl	2dee0 <fputs@plt+0x1cd6c>
   5ea8c:	ldrb	r1, [sp, #43]	; 0x2b
   5ea90:	mov	r0, r5
   5ea94:	bl	179f4 <fputs@plt+0x6880>
   5ea98:	ldr	r1, [sp, #36]	; 0x24
   5ea9c:	ldr	r0, [sp, #20]
   5eaa0:	bl	18efc <fputs@plt+0x7d88>
   5eaa4:	add	r4, r4, #1
   5eaa8:	ldr	r3, [r7]
   5eaac:	cmp	r3, r4
   5eab0:	ble	5eb44 <fputs@plt+0x4d9d0>
   5eab4:	add	r5, r4, r4, lsl #2
   5eab8:	ldr	r3, [r7, #4]
   5eabc:	add	r2, sp, #36	; 0x24
   5eac0:	ldr	r1, [r3, r5, lsl #2]
   5eac4:	ldr	r0, [sp, #20]
   5eac8:	bl	5e78c <fputs@plt+0x4d618>
   5eacc:	mov	r8, r0
   5ead0:	cmp	r6, #0
   5ead4:	beq	5ea50 <fputs@plt+0x4d8dc>
   5ead8:	ldr	r3, [r7, #4]
   5eadc:	ldr	r0, [r3, r5, lsl #2]
   5eae0:	bl	18984 <fputs@plt+0x7810>
   5eae4:	cmp	r0, #0
   5eae8:	beq	5ea50 <fputs@plt+0x4d8dc>
   5eaec:	str	r6, [sp]
   5eaf0:	mov	r3, r8
   5eaf4:	mov	r2, r6
   5eaf8:	mov	r1, #85	; 0x55
   5eafc:	ldr	r0, [sp, #24]
   5eb00:	bl	2dd84 <fputs@plt+0x1cc10>
   5eb04:	b	5ea50 <fputs@plt+0x4d8dc>
   5eb08:	mvn	r3, #3
   5eb0c:	str	r3, [sp, #8]
   5eb10:	str	sl, [sp, #4]
   5eb14:	str	r8, [sp]
   5eb18:	mov	r3, r9
   5eb1c:	ldr	r2, [sp, #16]
   5eb20:	mov	r1, #78	; 0x4e
   5eb24:	ldr	r5, [sp, #24]
   5eb28:	mov	r0, r5
   5eb2c:	bl	2dee0 <fputs@plt+0x1cd6c>
   5eb30:	ldrb	r1, [sp, #43]	; 0x2b
   5eb34:	orr	r1, r1, #16
   5eb38:	mov	r0, r5
   5eb3c:	bl	179f4 <fputs@plt+0x6880>
   5eb40:	b	5ea98 <fputs@plt+0x4d924>
   5eb44:	ldr	r5, [sp, #20]
   5eb48:	cmp	r6, #0
   5eb4c:	bne	5eb98 <fputs@plt+0x4da24>
   5eb50:	ldr	r1, [sp, #28]
   5eb54:	ldr	r0, [sp, #24]
   5eb58:	bl	179c8 <fputs@plt+0x6854>
   5eb5c:	mov	r1, r6
   5eb60:	mov	r0, r5
   5eb64:	bl	18efc <fputs@plt+0x7d88>
   5eb68:	ldr	r1, [sp, #16]
   5eb6c:	mov	r0, r5
   5eb70:	bl	18efc <fputs@plt+0x7d88>
   5eb74:	mov	r0, r5
   5eb78:	bl	18d4c <fputs@plt+0x7bd8>
   5eb7c:	add	sp, sp, #52	; 0x34
   5eb80:	ldrd	r4, [sp]
   5eb84:	ldrd	r6, [sp, #8]
   5eb88:	ldrd	r8, [sp, #16]
   5eb8c:	ldrd	sl, [sp, #24]
   5eb90:	add	sp, sp, #32
   5eb94:	pop	{pc}		; (ldr pc, [sp], #4)
   5eb98:	mov	r3, fp
   5eb9c:	mov	r2, r6
   5eba0:	mov	r1, #76	; 0x4c
   5eba4:	ldr	r4, [sp, #24]
   5eba8:	mov	r0, r4
   5ebac:	bl	2e4d0 <fputs@plt+0x1d35c>
   5ebb0:	mov	r1, r9
   5ebb4:	mov	r0, r4
   5ebb8:	bl	2e718 <fputs@plt+0x1d5a4>
   5ebbc:	b	5eb50 <fputs@plt+0x4d9dc>
   5ebc0:	ldr	r2, [sp, #16]
   5ebc4:	mov	r1, #77	; 0x4d
   5ebc8:	ldr	r6, [sp, #24]
   5ebcc:	mov	r0, r6
   5ebd0:	bl	2e44c <fputs@plt+0x1d2d8>
   5ebd4:	mov	r8, r0
   5ebd8:	mov	r3, r9
   5ebdc:	ldr	r2, [r4, #28]
   5ebe0:	mov	r1, #108	; 0x6c
   5ebe4:	mov	r0, r6
   5ebe8:	bl	2e4d0 <fputs@plt+0x1d35c>
   5ebec:	mov	r1, fp
   5ebf0:	mov	r0, r6
   5ebf4:	bl	2e718 <fputs@plt+0x1d5a4>
   5ebf8:	mov	r1, r8
   5ebfc:	mov	r0, r6
   5ec00:	bl	17a4c <fputs@plt+0x68d8>
   5ec04:	b	5e95c <fputs@plt+0x4d7e8>
   5ec08:	mov	r3, r9
   5ec0c:	ldr	r6, [sp, #16]
   5ec10:	mov	r2, r6
   5ec14:	mov	r1, #38	; 0x26
   5ec18:	ldr	r7, [sp, #24]
   5ec1c:	mov	r0, r7
   5ec20:	bl	2e4d0 <fputs@plt+0x1d35c>
   5ec24:	str	r6, [sp]
   5ec28:	mov	r3, r9
   5ec2c:	ldr	r2, [r4, #28]
   5ec30:	mov	r1, #70	; 0x46
   5ec34:	mov	r0, r7
   5ec38:	bl	2dd84 <fputs@plt+0x1cc10>
   5ec3c:	b	5eb68 <fputs@plt+0x4d9f4>
   5ec40:	mov	r3, #1
   5ec44:	str	r3, [sp, #4]
   5ec48:	ldr	r3, [sp, #16]
   5ec4c:	str	r3, [sp]
   5ec50:	mov	r3, #0
   5ec54:	ldr	r2, [r4, #28]
   5ec58:	mov	r1, #69	; 0x45
   5ec5c:	ldr	r6, [sp, #24]
   5ec60:	mov	r0, r6
   5ec64:	bl	2de98 <fputs@plt+0x1cd24>
   5ec68:	mov	r4, r0
   5ec6c:	mov	r3, fp
   5ec70:	ldr	r2, [sp, #44]	; 0x2c
   5ec74:	mov	r1, #76	; 0x4c
   5ec78:	mov	r0, r6
   5ec7c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5ec80:	mov	r1, r9
   5ec84:	mov	r0, r6
   5ec88:	bl	2e718 <fputs@plt+0x1d5a4>
   5ec8c:	mov	r1, r4
   5ec90:	mov	r0, r6
   5ec94:	bl	17a4c <fputs@plt+0x68d8>
   5ec98:	b	5eb68 <fputs@plt+0x4d9f4>
   5ec9c:	ldr	r7, [r4, #20]
   5eca0:	ldr	r1, [r4, #12]
   5eca4:	mov	r0, r5
   5eca8:	bl	3c92c <fputs@plt+0x2b7b8>
   5ecac:	mov	r8, r0
   5ecb0:	ldr	r4, [sp, #24]
   5ecb4:	mov	r0, r4
   5ecb8:	bl	2dc2c <fputs@plt+0x1cab8>
   5ecbc:	str	r0, [sp, #28]
   5ecc0:	mov	r0, r5
   5ecc4:	bl	18ec4 <fputs@plt+0x7d50>
   5ecc8:	mov	r6, r0
   5eccc:	str	r0, [sp]
   5ecd0:	ldr	r2, [sp, #16]
   5ecd4:	mov	r3, r2
   5ecd8:	mov	r1, #85	; 0x55
   5ecdc:	mov	r0, r4
   5ece0:	bl	2dd84 <fputs@plt+0x1cc10>
   5ece4:	b	5ea34 <fputs@plt+0x4d8c0>
   5ece8:	ldr	r0, [r4, #12]
   5ecec:	bl	18984 <fputs@plt+0x7810>
   5ecf0:	cmp	r0, #0
   5ecf4:	beq	5e95c <fputs@plt+0x4d7e8>
   5ecf8:	mov	r3, fp
   5ecfc:	ldr	r2, [sp, #16]
   5ed00:	mov	r1, #76	; 0x4c
   5ed04:	ldr	r0, [sp, #24]
   5ed08:	bl	2e4d0 <fputs@plt+0x1d35c>
   5ed0c:	b	5e95c <fputs@plt+0x4d7e8>
   5ed10:	strd	r4, [sp, #-32]!	; 0xffffffe0
   5ed14:	strd	r6, [sp, #8]
   5ed18:	strd	r8, [sp, #16]
   5ed1c:	str	sl, [sp, #24]
   5ed20:	str	lr, [sp, #28]
   5ed24:	sub	sp, sp, #24
   5ed28:	mov	r9, r3
   5ed2c:	ldr	r7, [r0, #8]
   5ed30:	mov	r3, #0
   5ed34:	str	r3, [sp, #20]
   5ed38:	str	r3, [sp, #16]
   5ed3c:	cmp	r1, r3
   5ed40:	cmpne	r7, r3
   5ed44:	beq	5ee88 <fputs@plt+0x4dd14>
   5ed48:	mov	r5, r0
   5ed4c:	mov	r8, r2
   5ed50:	mov	r6, r1
   5ed54:	ldrb	r4, [r1]
   5ed58:	mov	sl, r4
   5ed5c:	cmp	r4, #75	; 0x4b
   5ed60:	beq	5ef0c <fputs@plt+0x4dd98>
   5ed64:	bhi	5eddc <fputs@plt+0x4dc68>
   5ed68:	cmp	r4, #72	; 0x48
   5ed6c:	beq	5eea4 <fputs@plt+0x4dd30>
   5ed70:	bhi	5edbc <fputs@plt+0x4dc48>
   5ed74:	cmp	r4, #19
   5ed78:	beq	5eefc <fputs@plt+0x4dd88>
   5ed7c:	cmp	r4, #71	; 0x47
   5ed80:	bne	5ef50 <fputs@plt+0x4dddc>
   5ed84:	mov	r3, r9
   5ed88:	ldr	r1, [r1, #12]
   5ed8c:	bl	5ed10 <fputs@plt+0x4db9c>
   5ed90:	ldr	r3, [r5, #108]	; 0x6c
   5ed94:	add	r3, r3, #1
   5ed98:	str	r3, [r5, #108]	; 0x6c
   5ed9c:	mov	r3, r9
   5eda0:	mov	r2, r8
   5eda4:	ldr	r1, [r6, #16]
   5eda8:	mov	r0, r5
   5edac:	bl	5ed10 <fputs@plt+0x4db9c>
   5edb0:	mov	r0, r5
   5edb4:	bl	18d4c <fputs@plt+0x7bd8>
   5edb8:	b	5ee70 <fputs@plt+0x4dcfc>
   5edbc:	cmp	r4, #73	; 0x49
   5edc0:	beq	5ee18 <fputs@plt+0x4dca4>
   5edc4:	cmp	r4, #74	; 0x4a
   5edc8:	bne	5ef50 <fputs@plt+0x4dddc>
   5edcc:	str	r9, [sp]
   5edd0:	mov	r3, #1
   5edd4:	bl	5efb4 <fputs@plt+0x4de40>
   5edd8:	b	5ee70 <fputs@plt+0x4dcfc>
   5eddc:	cmp	r4, #83	; 0x53
   5ede0:	bhi	5ee10 <fputs@plt+0x4dc9c>
   5ede4:	cmp	r4, #78	; 0x4e
   5ede8:	bcs	5ee28 <fputs@plt+0x4dcb4>
   5edec:	add	r2, sp, #20
   5edf0:	ldr	r1, [r1, #12]
   5edf4:	bl	5e78c <fputs@plt+0x4d618>
   5edf8:	mov	r3, r8
   5edfc:	mov	r2, r0
   5ee00:	mov	r1, r4
   5ee04:	mov	r0, r7
   5ee08:	bl	2e4d0 <fputs@plt+0x1d35c>
   5ee0c:	b	5ee70 <fputs@plt+0x4dcfc>
   5ee10:	cmp	r4, #148	; 0x94
   5ee14:	bne	5ef50 <fputs@plt+0x4dddc>
   5ee18:	cmp	r4, #73	; 0x49
   5ee1c:	moveq	sl, #79	; 0x4f
   5ee20:	movne	sl, #78	; 0x4e
   5ee24:	mov	r9, #128	; 0x80
   5ee28:	add	r2, sp, #20
   5ee2c:	ldr	r1, [r6, #12]
   5ee30:	mov	r0, r5
   5ee34:	bl	5e78c <fputs@plt+0x4d618>
   5ee38:	mov	r4, r0
   5ee3c:	add	r2, sp, #16
   5ee40:	ldr	r1, [r6, #16]
   5ee44:	mov	r0, r5
   5ee48:	bl	5e78c <fputs@plt+0x4d618>
   5ee4c:	str	r9, [sp, #12]
   5ee50:	str	r8, [sp, #8]
   5ee54:	str	r0, [sp, #4]
   5ee58:	str	r4, [sp]
   5ee5c:	mov	r3, sl
   5ee60:	ldr	r2, [r6, #16]
   5ee64:	ldr	r1, [r6, #12]
   5ee68:	mov	r0, r5
   5ee6c:	bl	3e34c <fputs@plt+0x2d1d8>
   5ee70:	ldr	r1, [sp, #20]
   5ee74:	mov	r0, r5
   5ee78:	bl	18efc <fputs@plt+0x7d88>
   5ee7c:	ldr	r1, [sp, #16]
   5ee80:	mov	r0, r5
   5ee84:	bl	18efc <fputs@plt+0x7d88>
   5ee88:	add	sp, sp, #24
   5ee8c:	ldrd	r4, [sp]
   5ee90:	ldrd	r6, [sp, #8]
   5ee94:	ldrd	r8, [sp, #16]
   5ee98:	ldr	sl, [sp, #24]
   5ee9c:	add	sp, sp, #28
   5eea0:	pop	{pc}		; (ldr pc, [sp], #4)
   5eea4:	mov	r0, r7
   5eea8:	bl	2dc2c <fputs@plt+0x1cab8>
   5eeac:	mov	r4, r0
   5eeb0:	eor	r3, r9, #16
   5eeb4:	mov	r2, r0
   5eeb8:	ldr	r1, [r6, #12]
   5eebc:	mov	r0, r5
   5eec0:	bl	5f0dc <fputs@plt+0x4df68>
   5eec4:	ldr	r3, [r5, #108]	; 0x6c
   5eec8:	add	r3, r3, #1
   5eecc:	str	r3, [r5, #108]	; 0x6c
   5eed0:	mov	r3, r9
   5eed4:	mov	r2, r8
   5eed8:	ldr	r1, [r6, #16]
   5eedc:	mov	r0, r5
   5eee0:	bl	5ed10 <fputs@plt+0x4db9c>
   5eee4:	mov	r1, r4
   5eee8:	mov	r0, r7
   5eeec:	bl	179c8 <fputs@plt+0x6854>
   5eef0:	mov	r0, r5
   5eef4:	bl	18d4c <fputs@plt+0x7bd8>
   5eef8:	b	5ee70 <fputs@plt+0x4dcfc>
   5eefc:	mov	r3, r9
   5ef00:	ldr	r1, [r1, #12]
   5ef04:	bl	5f0dc <fputs@plt+0x4df68>
   5ef08:	b	5ee70 <fputs@plt+0x4dcfc>
   5ef0c:	mov	r0, r7
   5ef10:	bl	2dc2c <fputs@plt+0x1cab8>
   5ef14:	mov	r4, r0
   5ef18:	cmp	r9, #0
   5ef1c:	movne	r3, r8
   5ef20:	moveq	r3, r0
   5ef24:	mov	r2, r0
   5ef28:	mov	r1, r6
   5ef2c:	mov	r0, r5
   5ef30:	bl	5e8c0 <fputs@plt+0x4d74c>
   5ef34:	mov	r1, r8
   5ef38:	mov	r0, r7
   5ef3c:	bl	2e718 <fputs@plt+0x1d5a4>
   5ef40:	mov	r1, r4
   5ef44:	mov	r0, r7
   5ef48:	bl	179c8 <fputs@plt+0x6854>
   5ef4c:	b	5ee70 <fputs@plt+0x4dcfc>
   5ef50:	mov	r0, r6
   5ef54:	bl	1893c <fputs@plt+0x77c8>
   5ef58:	cmp	r0, #0
   5ef5c:	beq	5ef70 <fputs@plt+0x4ddfc>
   5ef60:	mov	r1, r8
   5ef64:	mov	r0, r7
   5ef68:	bl	2e718 <fputs@plt+0x1d5a4>
   5ef6c:	b	5ee70 <fputs@plt+0x4dcfc>
   5ef70:	mov	r0, r6
   5ef74:	bl	188f4 <fputs@plt+0x7780>
   5ef78:	cmp	r0, #0
   5ef7c:	bne	5ee70 <fputs@plt+0x4dcfc>
   5ef80:	add	r2, sp, #20
   5ef84:	mov	r1, r6
   5ef88:	mov	r0, r5
   5ef8c:	bl	5e78c <fputs@plt+0x4d618>
   5ef90:	adds	r9, r9, #0
   5ef94:	movne	r9, #1
   5ef98:	str	r9, [sp]
   5ef9c:	mov	r3, r8
   5efa0:	mov	r2, r0
   5efa4:	mov	r1, #45	; 0x2d
   5efa8:	mov	r0, r7
   5efac:	bl	2dd84 <fputs@plt+0x1cc10>
   5efb0:	b	5ee70 <fputs@plt+0x4dcfc>
   5efb4:	strd	r4, [sp, #-16]!
   5efb8:	str	r6, [sp, #8]
   5efbc:	str	lr, [sp, #12]
   5efc0:	sub	sp, sp, #200	; 0xc8
   5efc4:	mov	r4, r0
   5efc8:	mov	ip, r1
   5efcc:	mov	r5, r2
   5efd0:	mov	r6, r3
   5efd4:	mov	r3, #0
   5efd8:	str	r3, [sp, #4]
   5efdc:	ldr	lr, [r1, #12]
   5efe0:	add	r1, sp, #8
   5efe4:	ldrd	r2, [lr]
   5efe8:	strd	r2, [sp, #8]
   5efec:	ldrd	r2, [lr, #8]
   5eff0:	strd	r2, [r1, #8]
   5eff4:	ldrd	r2, [lr, #16]
   5eff8:	strd	r2, [r1, #16]
   5effc:	ldrd	r2, [lr, #24]
   5f000:	strd	r2, [r1, #24]
   5f004:	ldrd	r2, [lr, #32]
   5f008:	strd	r2, [r1, #32]
   5f00c:	ldrd	r2, [lr, #40]	; 0x28
   5f010:	strd	r2, [r1, #40]	; 0x28
   5f014:	mov	r3, #72	; 0x48
   5f018:	strb	r3, [sp, #152]	; 0x98
   5f01c:	add	r3, sp, #104	; 0x68
   5f020:	str	r3, [sp, #164]	; 0xa4
   5f024:	add	r3, sp, #56	; 0x38
   5f028:	str	r3, [sp, #168]	; 0xa8
   5f02c:	mov	r3, #83	; 0x53
   5f030:	strb	r3, [sp, #104]	; 0x68
   5f034:	str	r1, [sp, #116]	; 0x74
   5f038:	ldr	r3, [ip, #20]
   5f03c:	ldr	r2, [r3, #4]
   5f040:	ldr	r2, [r2]
   5f044:	str	r2, [sp, #120]	; 0x78
   5f048:	mov	r2, #81	; 0x51
   5f04c:	strb	r2, [sp, #56]	; 0x38
   5f050:	str	r1, [sp, #68]	; 0x44
   5f054:	ldr	r3, [r3, #4]
   5f058:	ldr	r3, [r3, #20]
   5f05c:	str	r3, [sp, #72]	; 0x48
   5f060:	add	r2, sp, #4
   5f064:	bl	5e78c <fputs@plt+0x4d618>
   5f068:	ldrb	r3, [sp, #8]
   5f06c:	strb	r3, [sp, #46]	; 0x2e
   5f070:	mvn	r3, #98	; 0x62
   5f074:	strb	r3, [sp, #8]
   5f078:	str	r0, [sp, #36]	; 0x24
   5f07c:	ldr	r3, [sp, #12]
   5f080:	bic	r3, r3, #4096	; 0x1000
   5f084:	str	r3, [sp, #12]
   5f088:	cmp	r6, #0
   5f08c:	beq	5f0c4 <fputs@plt+0x4df50>
   5f090:	ldr	r3, [sp, #216]	; 0xd8
   5f094:	mov	r2, r5
   5f098:	add	r1, sp, #152	; 0x98
   5f09c:	mov	r0, r4
   5f0a0:	bl	5ed10 <fputs@plt+0x4db9c>
   5f0a4:	ldr	r1, [sp, #4]
   5f0a8:	mov	r0, r4
   5f0ac:	bl	18efc <fputs@plt+0x7d88>
   5f0b0:	add	sp, sp, #200	; 0xc8
   5f0b4:	ldrd	r4, [sp]
   5f0b8:	ldr	r6, [sp, #8]
   5f0bc:	add	sp, sp, #12
   5f0c0:	pop	{pc}		; (ldr pc, [sp], #4)
   5f0c4:	ldr	r3, [sp, #216]	; 0xd8
   5f0c8:	mov	r2, r5
   5f0cc:	add	r1, sp, #152	; 0x98
   5f0d0:	mov	r0, r4
   5f0d4:	bl	5f0dc <fputs@plt+0x4df68>
   5f0d8:	b	5f0a4 <fputs@plt+0x4df30>
   5f0dc:	strd	r4, [sp, #-28]!	; 0xffffffe4
   5f0e0:	strd	r6, [sp, #8]
   5f0e4:	strd	r8, [sp, #16]
   5f0e8:	str	lr, [sp, #24]
   5f0ec:	sub	sp, sp, #28
   5f0f0:	mov	r7, r3
   5f0f4:	ldr	r6, [r0, #8]
   5f0f8:	mov	r3, #0
   5f0fc:	str	r3, [sp, #20]
   5f100:	str	r3, [sp, #16]
   5f104:	cmp	r1, r3
   5f108:	cmpne	r6, r3
   5f10c:	beq	5f270 <fputs@plt+0x4e0fc>
   5f110:	mov	r4, r0
   5f114:	mov	r8, r2
   5f118:	mov	r5, r1
   5f11c:	ldrb	r3, [r1]
   5f120:	eor	r9, r3, #1
   5f124:	cmp	r3, #75	; 0x4b
   5f128:	beq	5f2d0 <fputs@plt+0x4e15c>
   5f12c:	bhi	5f1c4 <fputs@plt+0x4e050>
   5f130:	cmp	r3, #72	; 0x48
   5f134:	beq	5f288 <fputs@plt+0x4e114>
   5f138:	bhi	5f1a4 <fputs@plt+0x4e030>
   5f13c:	cmp	r3, #19
   5f140:	beq	5f2c0 <fputs@plt+0x4e14c>
   5f144:	cmp	r3, #71	; 0x47
   5f148:	bne	5f314 <fputs@plt+0x4e1a0>
   5f14c:	mov	r0, r6
   5f150:	bl	2dc2c <fputs@plt+0x1cab8>
   5f154:	mov	r9, r0
   5f158:	eor	r3, r7, #16
   5f15c:	mov	r2, r0
   5f160:	ldr	r1, [r5, #12]
   5f164:	mov	r0, r4
   5f168:	bl	5ed10 <fputs@plt+0x4db9c>
   5f16c:	ldr	r3, [r4, #108]	; 0x6c
   5f170:	add	r3, r3, #1
   5f174:	str	r3, [r4, #108]	; 0x6c
   5f178:	mov	r3, r7
   5f17c:	mov	r2, r8
   5f180:	ldr	r1, [r5, #16]
   5f184:	mov	r0, r4
   5f188:	bl	5f0dc <fputs@plt+0x4df68>
   5f18c:	mov	r1, r9
   5f190:	mov	r0, r6
   5f194:	bl	179c8 <fputs@plt+0x6854>
   5f198:	mov	r0, r4
   5f19c:	bl	18d4c <fputs@plt+0x7bd8>
   5f1a0:	b	5f258 <fputs@plt+0x4e0e4>
   5f1a4:	cmp	r3, #73	; 0x49
   5f1a8:	beq	5f200 <fputs@plt+0x4e08c>
   5f1ac:	cmp	r3, #74	; 0x4a
   5f1b0:	bne	5f314 <fputs@plt+0x4e1a0>
   5f1b4:	str	r7, [sp]
   5f1b8:	mov	r3, #0
   5f1bc:	bl	5efb4 <fputs@plt+0x4de40>
   5f1c0:	b	5f258 <fputs@plt+0x4e0e4>
   5f1c4:	cmp	r3, #83	; 0x53
   5f1c8:	bhi	5f1f8 <fputs@plt+0x4e084>
   5f1cc:	cmp	r3, #78	; 0x4e
   5f1d0:	bcs	5f210 <fputs@plt+0x4e09c>
   5f1d4:	add	r2, sp, #20
   5f1d8:	ldr	r1, [r1, #12]
   5f1dc:	bl	5e78c <fputs@plt+0x4d618>
   5f1e0:	mov	r3, r8
   5f1e4:	mov	r2, r0
   5f1e8:	mov	r1, r9
   5f1ec:	mov	r0, r6
   5f1f0:	bl	2e4d0 <fputs@plt+0x1d35c>
   5f1f4:	b	5f258 <fputs@plt+0x4e0e4>
   5f1f8:	cmp	r3, #148	; 0x94
   5f1fc:	bne	5f314 <fputs@plt+0x4e1a0>
   5f200:	cmp	r3, #73	; 0x49
   5f204:	moveq	r9, #78	; 0x4e
   5f208:	movne	r9, #79	; 0x4f
   5f20c:	mov	r7, #128	; 0x80
   5f210:	add	r2, sp, #20
   5f214:	ldr	r1, [r5, #12]
   5f218:	mov	r0, r4
   5f21c:	bl	5e78c <fputs@plt+0x4d618>
   5f220:	mov	r6, r0
   5f224:	add	r2, sp, #16
   5f228:	ldr	r1, [r5, #16]
   5f22c:	mov	r0, r4
   5f230:	bl	5e78c <fputs@plt+0x4d618>
   5f234:	str	r7, [sp, #12]
   5f238:	str	r8, [sp, #8]
   5f23c:	str	r0, [sp, #4]
   5f240:	str	r6, [sp]
   5f244:	mov	r3, r9
   5f248:	ldr	r2, [r5, #16]
   5f24c:	ldr	r1, [r5, #12]
   5f250:	mov	r0, r4
   5f254:	bl	3e34c <fputs@plt+0x2d1d8>
   5f258:	ldr	r1, [sp, #20]
   5f25c:	mov	r0, r4
   5f260:	bl	18efc <fputs@plt+0x7d88>
   5f264:	ldr	r1, [sp, #16]
   5f268:	mov	r0, r4
   5f26c:	bl	18efc <fputs@plt+0x7d88>
   5f270:	add	sp, sp, #28
   5f274:	ldrd	r4, [sp]
   5f278:	ldrd	r6, [sp, #8]
   5f27c:	ldrd	r8, [sp, #16]
   5f280:	add	sp, sp, #24
   5f284:	pop	{pc}		; (ldr pc, [sp], #4)
   5f288:	mov	r3, r7
   5f28c:	ldr	r1, [r1, #12]
   5f290:	bl	5f0dc <fputs@plt+0x4df68>
   5f294:	ldr	r3, [r4, #108]	; 0x6c
   5f298:	add	r3, r3, #1
   5f29c:	str	r3, [r4, #108]	; 0x6c
   5f2a0:	mov	r3, r7
   5f2a4:	mov	r2, r8
   5f2a8:	ldr	r1, [r5, #16]
   5f2ac:	mov	r0, r4
   5f2b0:	bl	5f0dc <fputs@plt+0x4df68>
   5f2b4:	mov	r0, r4
   5f2b8:	bl	18d4c <fputs@plt+0x7bd8>
   5f2bc:	b	5f258 <fputs@plt+0x4e0e4>
   5f2c0:	mov	r3, r7
   5f2c4:	ldr	r1, [r1, #12]
   5f2c8:	bl	5ed10 <fputs@plt+0x4db9c>
   5f2cc:	b	5f258 <fputs@plt+0x4e0e4>
   5f2d0:	cmp	r7, #0
   5f2d4:	beq	5f2e4 <fputs@plt+0x4e170>
   5f2d8:	mov	r3, r2
   5f2dc:	bl	5e8c0 <fputs@plt+0x4d74c>
   5f2e0:	b	5f258 <fputs@plt+0x4e0e4>
   5f2e4:	mov	r0, r6
   5f2e8:	bl	2dc2c <fputs@plt+0x1cab8>
   5f2ec:	mov	r7, r0
   5f2f0:	mov	r3, r0
   5f2f4:	mov	r2, r8
   5f2f8:	mov	r1, r5
   5f2fc:	mov	r0, r4
   5f300:	bl	5e8c0 <fputs@plt+0x4d74c>
   5f304:	mov	r1, r7
   5f308:	mov	r0, r6
   5f30c:	bl	179c8 <fputs@plt+0x6854>
   5f310:	b	5f258 <fputs@plt+0x4e0e4>
   5f314:	mov	r0, r5
   5f318:	bl	188f4 <fputs@plt+0x7780>
   5f31c:	cmp	r0, #0
   5f320:	beq	5f334 <fputs@plt+0x4e1c0>
   5f324:	mov	r1, r8
   5f328:	mov	r0, r6
   5f32c:	bl	2e718 <fputs@plt+0x1d5a4>
   5f330:	b	5f258 <fputs@plt+0x4e0e4>
   5f334:	mov	r0, r5
   5f338:	bl	1893c <fputs@plt+0x77c8>
   5f33c:	cmp	r0, #0
   5f340:	bne	5f258 <fputs@plt+0x4e0e4>
   5f344:	add	r2, sp, #20
   5f348:	mov	r1, r5
   5f34c:	mov	r0, r4
   5f350:	bl	5e78c <fputs@plt+0x4d618>
   5f354:	adds	r7, r7, #0
   5f358:	movne	r7, #1
   5f35c:	str	r7, [sp]
   5f360:	mov	r3, r8
   5f364:	mov	r2, r0
   5f368:	mov	r1, #46	; 0x2e
   5f36c:	mov	r0, r6
   5f370:	bl	2dd84 <fputs@plt+0x1cc10>
   5f374:	b	5f258 <fputs@plt+0x4e0e4>
   5f378:	strd	r4, [sp, #-24]!	; 0xffffffe8
   5f37c:	strd	r6, [sp, #8]
   5f380:	str	r8, [sp, #16]
   5f384:	str	lr, [sp, #20]
   5f388:	mov	r6, r0
   5f38c:	mov	r7, r2
   5f390:	mov	r8, r3
   5f394:	ldr	r4, [r0]
   5f398:	mov	r2, #0
   5f39c:	mov	r0, r4
   5f3a0:	bl	228ec <fputs@plt+0x11778>
   5f3a4:	mov	r5, r0
   5f3a8:	ldrb	r3, [r4, #69]	; 0x45
   5f3ac:	cmp	r3, #0
   5f3b0:	beq	5f3d4 <fputs@plt+0x4e260>
   5f3b4:	mov	r1, r5
   5f3b8:	mov	r0, r4
   5f3bc:	bl	25c4c <fputs@plt+0x14ad8>
   5f3c0:	ldrd	r4, [sp]
   5f3c4:	ldrd	r6, [sp, #8]
   5f3c8:	ldr	r8, [sp, #16]
   5f3cc:	add	sp, sp, #20
   5f3d0:	pop	{pc}		; (ldr pc, [sp], #4)
   5f3d4:	mov	r3, r8
   5f3d8:	mov	r2, r7
   5f3dc:	mov	r1, r0
   5f3e0:	mov	r0, r6
   5f3e4:	bl	5f0dc <fputs@plt+0x4df68>
   5f3e8:	b	5f3b4 <fputs@plt+0x4e240>
   5f3ec:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5f3f0:	strd	r6, [sp, #8]
   5f3f4:	strd	r8, [sp, #16]
   5f3f8:	strd	sl, [sp, #24]
   5f3fc:	str	lr, [sp, #32]
   5f400:	sub	sp, sp, #28
   5f404:	mov	r8, r0
   5f408:	mov	r5, r1
   5f40c:	mov	sl, r2
   5f410:	str	r3, [sp, #20]
   5f414:	ldr	r4, [sp, #68]	; 0x44
   5f418:	ldr	r7, [sp, #72]	; 0x48
   5f41c:	ldr	r0, [r0, #8]
   5f420:	str	r0, [sp, #12]
   5f424:	cmp	r4, #0
   5f428:	beq	5f46c <fputs@plt+0x4e2f8>
   5f42c:	ldr	r3, [r1, #36]	; 0x24
   5f430:	cmp	r3, #0
   5f434:	moveq	r3, #0
   5f438:	streq	r3, [r4]
   5f43c:	beq	5f46c <fputs@plt+0x4e2f8>
   5f440:	bl	2dc2c <fputs@plt+0x1cab8>
   5f444:	str	r0, [r4]
   5f448:	str	sl, [r8, #104]	; 0x68
   5f44c:	ldr	r3, [r8, #108]	; 0x6c
   5f450:	add	r3, r3, #1
   5f454:	str	r3, [r8, #108]	; 0x6c
   5f458:	mov	r3, #16
   5f45c:	ldr	r2, [r4]
   5f460:	ldr	r1, [r5, #36]	; 0x24
   5f464:	mov	r0, r8
   5f468:	bl	5f378 <fputs@plt+0x4e204>
   5f46c:	ldr	r3, [sp, #64]	; 0x40
   5f470:	cmp	r3, #0
   5f474:	beq	5f48c <fputs@plt+0x4e318>
   5f478:	ldrb	r3, [r5, #55]	; 0x37
   5f47c:	tst	r3, #8
   5f480:	beq	5f48c <fputs@plt+0x4e318>
   5f484:	ldrh	fp, [r5, #50]	; 0x32
   5f488:	b	5f490 <fputs@plt+0x4e31c>
   5f48c:	ldrh	fp, [r5, #52]	; 0x34
   5f490:	mov	r1, fp
   5f494:	mov	r0, r8
   5f498:	bl	18f64 <fputs@plt+0x7df0>
   5f49c:	str	r0, [sp, #16]
   5f4a0:	cmp	r7, #0
   5f4a4:	beq	5f4b8 <fputs@plt+0x4e344>
   5f4a8:	ldr	r3, [sp, #76]	; 0x4c
   5f4ac:	cmp	r0, r3
   5f4b0:	movne	r7, #0
   5f4b4:	beq	5f4d0 <fputs@plt+0x4e35c>
   5f4b8:	cmp	fp, #0
   5f4bc:	ble	5f578 <fputs@plt+0x4e404>
   5f4c0:	ldr	r6, [sp, #16]
   5f4c4:	lsl	r9, fp, #1
   5f4c8:	mov	r4, #0
   5f4cc:	b	5f510 <fputs@plt+0x4e39c>
   5f4d0:	ldr	r3, [r7, #36]	; 0x24
   5f4d4:	cmp	r3, #0
   5f4d8:	movne	r7, #0
   5f4dc:	b	5f4b8 <fputs@plt+0x4e344>
   5f4e0:	str	r6, [sp]
   5f4e4:	mov	r2, sl
   5f4e8:	ldr	r1, [r5, #12]
   5f4ec:	ldr	r0, [r8, #8]
   5f4f0:	bl	421d4 <fputs@plt+0x31060>
   5f4f4:	mov	r1, #39	; 0x27
   5f4f8:	ldr	r0, [sp, #12]
   5f4fc:	bl	254d8 <fputs@plt+0x14364>
   5f500:	add	r4, r4, #2
   5f504:	add	r6, r6, #1
   5f508:	cmp	r4, r9
   5f50c:	beq	5f578 <fputs@plt+0x4e404>
   5f510:	cmp	r7, #0
   5f514:	beq	5f544 <fputs@plt+0x4e3d0>
   5f518:	ldr	r3, [r7, #4]
   5f51c:	ldrsh	r2, [r3, r4]
   5f520:	ldr	r3, [r5, #4]
   5f524:	ldrsh	r1, [r3, r4]
   5f528:	cmp	r1, r2
   5f52c:	movne	r3, #0
   5f530:	moveq	r3, #1
   5f534:	cmn	r2, #2
   5f538:	moveq	r3, #0
   5f53c:	cmp	r3, #0
   5f540:	bne	5f500 <fputs@plt+0x4e38c>
   5f544:	ldr	r3, [r5, #4]
   5f548:	ldrsh	r3, [r3, r4]
   5f54c:	cmn	r3, #2
   5f550:	bne	5f4e0 <fputs@plt+0x4e36c>
   5f554:	str	sl, [r8, #104]	; 0x68
   5f558:	ldr	r3, [r5, #40]	; 0x28
   5f55c:	ldr	r1, [r3, #4]
   5f560:	add	r3, r4, r4, lsl #2
   5f564:	mov	r2, r6
   5f568:	ldr	r1, [r1, r3, lsl #1]
   5f56c:	mov	r0, r8
   5f570:	bl	5d380 <fputs@plt+0x4c20c>
   5f574:	b	5f4f4 <fputs@plt+0x4e380>
   5f578:	ldr	r3, [sp, #20]
   5f57c:	cmp	r3, #0
   5f580:	bne	5f5b8 <fputs@plt+0x4e444>
   5f584:	mov	r2, fp
   5f588:	ldr	r4, [sp, #16]
   5f58c:	mov	r1, r4
   5f590:	mov	r0, r8
   5f594:	bl	18fa0 <fputs@plt+0x7e2c>
   5f598:	mov	r0, r4
   5f59c:	add	sp, sp, #28
   5f5a0:	ldrd	r4, [sp]
   5f5a4:	ldrd	r6, [sp, #8]
   5f5a8:	ldrd	r8, [sp, #16]
   5f5ac:	ldrd	sl, [sp, #24]
   5f5b0:	add	sp, sp, #32
   5f5b4:	pop	{pc}		; (ldr pc, [sp], #4)
   5f5b8:	str	r3, [sp]
   5f5bc:	mov	r3, fp
   5f5c0:	ldr	r2, [sp, #16]
   5f5c4:	mov	r1, #49	; 0x31
   5f5c8:	ldr	r0, [sp, #12]
   5f5cc:	bl	2dd84 <fputs@plt+0x1cc10>
   5f5d0:	b	5f584 <fputs@plt+0x4e410>
   5f5d4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5f5d8:	strd	r6, [sp, #8]
   5f5dc:	strd	r8, [sp, #16]
   5f5e0:	strd	sl, [sp, #24]
   5f5e4:	str	lr, [sp, #32]
   5f5e8:	sub	sp, sp, #44	; 0x2c
   5f5ec:	str	r0, [sp, #20]
   5f5f0:	mov	r4, r1
   5f5f4:	str	r2, [sp, #28]
   5f5f8:	mov	r8, r3
   5f5fc:	ldr	r7, [sp, #80]	; 0x50
   5f600:	ldr	r9, [sp, #84]	; 0x54
   5f604:	ldr	r3, [r0, #8]
   5f608:	str	r3, [sp, #24]
   5f60c:	ldrb	r3, [r1, #42]	; 0x2a
   5f610:	tst	r3, #32
   5f614:	moveq	sl, #0
   5f618:	bne	5f640 <fputs@plt+0x4e4cc>
   5f61c:	ldr	r4, [r4, #8]
   5f620:	cmp	r4, #0
   5f624:	beq	5f6f0 <fputs@plt+0x4e57c>
   5f628:	mov	r5, r8
   5f62c:	sub	r8, r7, r8, lsl #2
   5f630:	mov	r2, #0
   5f634:	mvn	r6, #0
   5f638:	add	fp, sp, #36	; 0x24
   5f63c:	b	5f6c4 <fputs@plt+0x4e550>
   5f640:	mov	r0, r1
   5f644:	bl	191f0 <fputs@plt+0x807c>
   5f648:	mov	sl, r0
   5f64c:	b	5f61c <fputs@plt+0x4e4a8>
   5f650:	str	r6, [sp, #12]
   5f654:	str	r2, [sp, #8]
   5f658:	str	fp, [sp, #4]
   5f65c:	mov	r3, #1
   5f660:	str	r3, [sp]
   5f664:	mov	r3, #0
   5f668:	ldr	r2, [sp, #28]
   5f66c:	mov	r1, r4
   5f670:	ldr	r0, [sp, #20]
   5f674:	bl	5f3ec <fputs@plt+0x4e278>
   5f678:	mov	r6, r0
   5f67c:	ldrb	r3, [r4, #55]	; 0x37
   5f680:	tst	r3, #8
   5f684:	ldrhne	r3, [r4, #50]	; 0x32
   5f688:	ldrheq	r3, [r4, #52]	; 0x34
   5f68c:	str	r3, [sp]
   5f690:	mov	r3, r0
   5f694:	ldr	r2, [sp, #16]
   5f698:	mov	r1, #111	; 0x6f
   5f69c:	ldr	r0, [sp, #24]
   5f6a0:	bl	2dd84 <fputs@plt+0x1cc10>
   5f6a4:	ldr	r1, [sp, #36]	; 0x24
   5f6a8:	ldr	r0, [sp, #20]
   5f6ac:	bl	19890 <fputs@plt+0x871c>
   5f6b0:	mov	r2, r4
   5f6b4:	ldr	r4, [r4, #20]
   5f6b8:	add	r5, r5, #1
   5f6bc:	cmp	r4, #0
   5f6c0:	beq	5f6f0 <fputs@plt+0x4e57c>
   5f6c4:	cmp	r7, #0
   5f6c8:	beq	5f6d8 <fputs@plt+0x4e564>
   5f6cc:	ldr	r3, [r8, r5, lsl #2]
   5f6d0:	cmp	r3, #0
   5f6d4:	beq	5f6b4 <fputs@plt+0x4e540>
   5f6d8:	cmp	sl, r4
   5f6dc:	beq	5f6b4 <fputs@plt+0x4e540>
   5f6e0:	str	r5, [sp, #16]
   5f6e4:	cmp	r5, r9
   5f6e8:	bne	5f650 <fputs@plt+0x4e4dc>
   5f6ec:	b	5f6b4 <fputs@plt+0x4e540>
   5f6f0:	add	sp, sp, #44	; 0x2c
   5f6f4:	ldrd	r4, [sp]
   5f6f8:	ldrd	r6, [sp, #8]
   5f6fc:	ldrd	r8, [sp, #16]
   5f700:	ldrd	sl, [sp, #24]
   5f704:	add	sp, sp, #32
   5f708:	pop	{pc}		; (ldr pc, [sp], #4)
   5f70c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5f710:	strd	r6, [sp, #8]
   5f714:	strd	r8, [sp, #16]
   5f718:	strd	sl, [sp, #24]
   5f71c:	str	lr, [sp, #32]
   5f720:	sub	sp, sp, #44	; 0x2c
   5f724:	mov	r4, r0
   5f728:	mov	r6, r1
   5f72c:	mov	r9, r2
   5f730:	str	r2, [sp, #16]
   5f734:	ldr	sl, [r1, #12]
   5f738:	ldr	r7, [r0, #72]	; 0x48
   5f73c:	add	r3, r7, #2
   5f740:	str	r3, [r0, #72]	; 0x48
   5f744:	ldr	r5, [r0]
   5f748:	ldr	r1, [r1, #24]
   5f74c:	mov	r0, r5
   5f750:	bl	1a280 <fputs@plt+0x910c>
   5f754:	mov	r8, r0
   5f758:	ldr	r3, [r5, #16]
   5f75c:	ldr	r3, [r3, r0, lsl #4]
   5f760:	str	r3, [sp]
   5f764:	mov	r3, #0
   5f768:	ldr	r2, [r6]
   5f76c:	mov	r1, #27
   5f770:	mov	r0, r4
   5f774:	bl	3916c <fputs@plt+0x27ff8>
   5f778:	cmp	r0, #0
   5f77c:	beq	5f79c <fputs@plt+0x4e628>
   5f780:	add	sp, sp, #44	; 0x2c
   5f784:	ldrd	r4, [sp]
   5f788:	ldrd	r6, [sp, #8]
   5f78c:	ldrd	r8, [sp, #16]
   5f790:	ldrd	sl, [sp, #24]
   5f794:	add	sp, sp, #32
   5f798:	pop	{pc}		; (ldr pc, [sp], #4)
   5f79c:	ldr	r2, [sl, #28]
   5f7a0:	ldr	r3, [sl]
   5f7a4:	str	r3, [sp]
   5f7a8:	mov	r3, #1
   5f7ac:	mov	r1, r8
   5f7b0:	mov	r0, r4
   5f7b4:	bl	2db38 <fputs@plt+0x1c9c4>
   5f7b8:	mov	r0, r4
   5f7bc:	bl	2de28 <fputs@plt+0x1ccb4>
   5f7c0:	subs	r5, r0, #0
   5f7c4:	beq	5f780 <fputs@plt+0x4e60c>
   5f7c8:	cmp	r9, #0
   5f7cc:	ldrlt	r3, [r6, #44]	; 0x2c
   5f7d0:	ldrge	r3, [sp, #16]
   5f7d4:	str	r3, [sp, #28]
   5f7d8:	mov	r1, r6
   5f7dc:	mov	r0, r4
   5f7e0:	bl	3b920 <fputs@plt+0x2a7ac>
   5f7e4:	ldr	r9, [r4, #72]	; 0x48
   5f7e8:	add	r3, r9, #1
   5f7ec:	str	r3, [r4, #72]	; 0x48
   5f7f0:	ldrh	r2, [r6, #50]	; 0x32
   5f7f4:	subs	fp, r0, #0
   5f7f8:	beq	5f808 <fputs@plt+0x4e694>
   5f7fc:	ldr	r3, [fp]
   5f800:	add	r3, r3, #1
   5f804:	str	r3, [fp]
   5f808:	add	r3, r7, #1
   5f80c:	str	r3, [sp, #24]
   5f810:	mvn	r3, #5
   5f814:	str	r3, [sp, #8]
   5f818:	str	fp, [sp, #4]
   5f81c:	str	r2, [sp]
   5f820:	mov	r3, #0
   5f824:	mov	r2, r9
   5f828:	mov	r1, #58	; 0x3a
   5f82c:	mov	r0, r5
   5f830:	bl	2dee0 <fputs@plt+0x1cd6c>
   5f834:	mov	r3, #54	; 0x36
   5f838:	str	r3, [sp]
   5f83c:	mov	r3, sl
   5f840:	mov	r2, r8
   5f844:	mov	r1, r7
   5f848:	mov	r0, r4
   5f84c:	bl	3ba48 <fputs@plt+0x2a8d4>
   5f850:	mov	r3, #0
   5f854:	mov	r2, r7
   5f858:	mov	r1, #108	; 0x6c
   5f85c:	mov	r0, r5
   5f860:	bl	2e4d0 <fputs@plt+0x1d35c>
   5f864:	mov	sl, r0
   5f868:	mov	r0, r4
   5f86c:	bl	18ec4 <fputs@plt+0x7d50>
   5f870:	mov	r3, #0
   5f874:	str	r3, [sp, #12]
   5f878:	str	r3, [sp, #8]
   5f87c:	add	r2, sp, #36	; 0x24
   5f880:	str	r2, [sp, #4]
   5f884:	str	r3, [sp]
   5f888:	str	r0, [sp, #20]
   5f88c:	mov	r3, r0
   5f890:	mov	r2, r7
   5f894:	mov	r1, r6
   5f898:	mov	r0, r4
   5f89c:	bl	5f3ec <fputs@plt+0x4e278>
   5f8a0:	ldr	r3, [sp, #20]
   5f8a4:	mov	r2, r9
   5f8a8:	mov	r1, #109	; 0x6d
   5f8ac:	mov	r0, r5
   5f8b0:	bl	2e4d0 <fputs@plt+0x1d35c>
   5f8b4:	ldr	r1, [sp, #36]	; 0x24
   5f8b8:	mov	r0, r4
   5f8bc:	bl	19890 <fputs@plt+0x871c>
   5f8c0:	add	r3, sl, #1
   5f8c4:	mov	r2, r7
   5f8c8:	mov	r1, #7
   5f8cc:	mov	r0, r5
   5f8d0:	bl	2e4d0 <fputs@plt+0x1d35c>
   5f8d4:	mov	r1, sl
   5f8d8:	mov	r0, r5
   5f8dc:	bl	17a4c <fputs@plt+0x68d8>
   5f8e0:	ldr	r3, [sp, #16]
   5f8e4:	cmp	r3, #0
   5f8e8:	blt	5fa0c <fputs@plt+0x4e898>
   5f8ec:	mvn	r3, #5
   5f8f0:	str	r3, [sp, #8]
   5f8f4:	str	fp, [sp, #4]
   5f8f8:	str	r8, [sp]
   5f8fc:	ldr	r3, [sp, #28]
   5f900:	ldr	r2, [sp, #24]
   5f904:	mov	r1, #55	; 0x37
   5f908:	mov	r0, r5
   5f90c:	bl	2dee0 <fputs@plt+0x1cd6c>
   5f910:	mov	r1, #17
   5f914:	mov	r0, r5
   5f918:	bl	179f4 <fputs@plt+0x6880>
   5f91c:	mov	r3, #0
   5f920:	mov	r2, r9
   5f924:	mov	r1, #106	; 0x6a
   5f928:	mov	r0, r5
   5f92c:	bl	2e4d0 <fputs@plt+0x1d35c>
   5f930:	mov	r8, r0
   5f934:	ldrb	r3, [r6, #54]	; 0x36
   5f938:	cmp	r3, #0
   5f93c:	cmpne	fp, #0
   5f940:	bne	5fa50 <fputs@plt+0x4e8dc>
   5f944:	ldr	sl, [r5, #32]
   5f948:	ldr	r6, [sp, #24]
   5f94c:	str	r6, [sp]
   5f950:	ldr	fp, [sp, #20]
   5f954:	mov	r3, fp
   5f958:	mov	r2, r9
   5f95c:	mov	r1, #100	; 0x64
   5f960:	mov	r0, r5
   5f964:	bl	2dd84 <fputs@plt+0x1cc10>
   5f968:	mvn	r3, #0
   5f96c:	str	r3, [sp]
   5f970:	mov	r3, #0
   5f974:	mov	r2, r6
   5f978:	mov	r1, #105	; 0x69
   5f97c:	mov	r0, r5
   5f980:	bl	2dd84 <fputs@plt+0x1cc10>
   5f984:	mov	r3, #0
   5f988:	str	r3, [sp]
   5f98c:	mov	r3, fp
   5f990:	mov	r2, r6
   5f994:	mov	r1, #110	; 0x6e
   5f998:	mov	r0, r5
   5f99c:	bl	2dd84 <fputs@plt+0x1cc10>
   5f9a0:	mov	r1, #16
   5f9a4:	mov	r0, r5
   5f9a8:	bl	179f4 <fputs@plt+0x6880>
   5f9ac:	mov	r1, fp
   5f9b0:	mov	r0, r4
   5f9b4:	bl	18efc <fputs@plt+0x7d88>
   5f9b8:	mov	r3, sl
   5f9bc:	mov	r2, r9
   5f9c0:	mov	r1, #3
   5f9c4:	mov	r0, r5
   5f9c8:	bl	2e4d0 <fputs@plt+0x1d35c>
   5f9cc:	mov	r1, r8
   5f9d0:	mov	r0, r5
   5f9d4:	bl	17a4c <fputs@plt+0x68d8>
   5f9d8:	mov	r2, r7
   5f9dc:	mov	r1, #61	; 0x3d
   5f9e0:	mov	r0, r5
   5f9e4:	bl	2e44c <fputs@plt+0x1d2d8>
   5f9e8:	mov	r2, r6
   5f9ec:	mov	r1, #61	; 0x3d
   5f9f0:	mov	r0, r5
   5f9f4:	bl	2e44c <fputs@plt+0x1d2d8>
   5f9f8:	mov	r2, r9
   5f9fc:	mov	r1, #61	; 0x3d
   5fa00:	mov	r0, r5
   5fa04:	bl	2e44c <fputs@plt+0x1d2d8>
   5fa08:	b	5f780 <fputs@plt+0x4e60c>
   5fa0c:	mov	r3, r8
   5fa10:	ldr	sl, [sp, #28]
   5fa14:	mov	r2, sl
   5fa18:	mov	r1, #119	; 0x77
   5fa1c:	mov	r0, r5
   5fa20:	bl	2e4d0 <fputs@plt+0x1d35c>
   5fa24:	mvn	r3, #5
   5fa28:	str	r3, [sp, #8]
   5fa2c:	str	fp, [sp, #4]
   5fa30:	str	r8, [sp]
   5fa34:	mov	r3, sl
   5fa38:	ldr	r2, [sp, #24]
   5fa3c:	mov	r1, #55	; 0x37
   5fa40:	mov	r0, r5
   5fa44:	bl	2dee0 <fputs@plt+0x1cd6c>
   5fa48:	mov	r1, #1
   5fa4c:	b	5f914 <fputs@plt+0x4e7a0>
   5fa50:	ldr	fp, [r5, #32]
   5fa54:	add	fp, fp, #3
   5fa58:	mov	r1, fp
   5fa5c:	mov	r0, r5
   5fa60:	bl	2e718 <fputs@plt+0x1d5a4>
   5fa64:	ldr	sl, [r5, #32]
   5fa68:	ldrh	r3, [r6, #50]	; 0x32
   5fa6c:	str	r3, [sp, #4]
   5fa70:	ldr	r3, [sp, #20]
   5fa74:	str	r3, [sp]
   5fa78:	mov	r3, fp
   5fa7c:	mov	r2, r9
   5fa80:	mov	r1, #99	; 0x63
   5fa84:	mov	r0, r5
   5fa88:	bl	2de98 <fputs@plt+0x1cd24>
   5fa8c:	mov	r2, r6
   5fa90:	mov	r1, #2
   5fa94:	mov	r0, r4
   5fa98:	bl	43490 <fputs@plt+0x3231c>
   5fa9c:	b	5f948 <fputs@plt+0x4e7d4>
   5faa0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5faa4:	strd	r6, [sp, #8]
   5faa8:	strd	r8, [sp, #16]
   5faac:	strd	sl, [sp, #24]
   5fab0:	str	lr, [sp, #32]
   5fab4:	sub	sp, sp, #4
   5fab8:	ldr	r5, [r1, #8]
   5fabc:	cmp	r5, #0
   5fac0:	beq	5fb64 <fputs@plt+0x4e9f0>
   5fac4:	mov	r8, r2
   5fac8:	mov	sl, r1
   5facc:	mov	r9, r0
   5fad0:	mov	fp, #0
   5fad4:	b	5fb3c <fputs@plt+0x4e9c8>
   5fad8:	add	r6, r6, #4
   5fadc:	cmp	r4, r7
   5fae0:	beq	5fb30 <fputs@plt+0x4e9bc>
   5fae4:	ldrsh	r3, [r4, #2]!
   5fae8:	cmp	r3, #0
   5faec:	blt	5fad8 <fputs@plt+0x4e964>
   5faf0:	mov	r1, r8
   5faf4:	ldr	r0, [r6]
   5faf8:	bl	14234 <fputs@plt+0x30c0>
   5fafc:	cmp	r0, #0
   5fb00:	bne	5fad8 <fputs@plt+0x4e964>
   5fb04:	ldr	r1, [sl, #64]	; 0x40
   5fb08:	ldr	r0, [r9]
   5fb0c:	bl	1a280 <fputs@plt+0x910c>
   5fb10:	mov	r2, r0
   5fb14:	mov	r1, fp
   5fb18:	mov	r0, r9
   5fb1c:	bl	58200 <fputs@plt+0x4708c>
   5fb20:	mvn	r2, #0
   5fb24:	mov	r1, r5
   5fb28:	mov	r0, r9
   5fb2c:	bl	5f70c <fputs@plt+0x4e598>
   5fb30:	ldr	r5, [r5, #20]
   5fb34:	cmp	r5, #0
   5fb38:	beq	5fb64 <fputs@plt+0x4e9f0>
   5fb3c:	cmp	r8, #0
   5fb40:	beq	5fb04 <fputs@plt+0x4e990>
   5fb44:	ldrh	r7, [r5, #52]	; 0x34
   5fb48:	cmp	r7, #0
   5fb4c:	beq	5fb30 <fputs@plt+0x4e9bc>
   5fb50:	ldr	r4, [r5, #4]
   5fb54:	sub	r4, r4, #2
   5fb58:	ldr	r6, [r5, #32]
   5fb5c:	add	r7, r4, r7, lsl #1
   5fb60:	b	5fae4 <fputs@plt+0x4e970>
   5fb64:	add	sp, sp, #4
   5fb68:	ldrd	r4, [sp]
   5fb6c:	ldrd	r6, [sp, #8]
   5fb70:	ldrd	r8, [sp, #16]
   5fb74:	ldrd	sl, [sp, #24]
   5fb78:	add	sp, sp, #32
   5fb7c:	pop	{pc}		; (ldr pc, [sp], #4)
   5fb80:	strd	r4, [sp, #-32]!	; 0xffffffe0
   5fb84:	strd	r6, [sp, #8]
   5fb88:	strd	r8, [sp, #16]
   5fb8c:	str	sl, [sp, #24]
   5fb90:	str	lr, [sp, #28]
   5fb94:	ldr	r8, [r0]
   5fb98:	ldr	r9, [r8, #16]
   5fb9c:	ldr	r3, [r8, #20]
   5fba0:	cmp	r3, #0
   5fba4:	ble	5fbfc <fputs@plt+0x4ea88>
   5fba8:	mov	r6, r1
   5fbac:	mov	r5, r0
   5fbb0:	mov	r7, #0
   5fbb4:	add	r9, r9, #12
   5fbb8:	b	5fbcc <fputs@plt+0x4ea58>
   5fbbc:	add	r7, r7, #1
   5fbc0:	ldr	r3, [r8, #20]
   5fbc4:	cmp	r3, r7
   5fbc8:	ble	5fbfc <fputs@plt+0x4ea88>
   5fbcc:	ldr	r3, [r9, r7, lsl #4]
   5fbd0:	ldr	r4, [r3, #16]
   5fbd4:	cmp	r4, #0
   5fbd8:	beq	5fbbc <fputs@plt+0x4ea48>
   5fbdc:	mov	r2, r6
   5fbe0:	ldr	r1, [r4, #8]
   5fbe4:	mov	r0, r5
   5fbe8:	bl	5faa0 <fputs@plt+0x4e92c>
   5fbec:	ldr	r4, [r4]
   5fbf0:	cmp	r4, #0
   5fbf4:	bne	5fbdc <fputs@plt+0x4ea68>
   5fbf8:	b	5fbbc <fputs@plt+0x4ea48>
   5fbfc:	ldrd	r4, [sp]
   5fc00:	ldrd	r6, [sp, #8]
   5fc04:	ldrd	r8, [sp, #16]
   5fc08:	ldr	sl, [sp, #24]
   5fc0c:	add	sp, sp, #28
   5fc10:	pop	{pc}		; (ldr pc, [sp], #4)
   5fc14:	strd	r4, [sp, #-36]!	; 0xffffffdc
   5fc18:	strd	r6, [sp, #8]
   5fc1c:	strd	r8, [sp, #16]
   5fc20:	strd	sl, [sp, #24]
   5fc24:	str	lr, [sp, #32]
   5fc28:	sub	sp, sp, #156	; 0x9c
   5fc2c:	ldr	r3, [r1]
   5fc30:	ldr	fp, [r3]
   5fc34:	ldr	sl, [fp]
   5fc38:	ldrb	ip, [sl, #69]	; 0x45
   5fc3c:	cmp	ip, #0
   5fc40:	beq	5fc60 <fputs@plt+0x4eaec>
   5fc44:	add	sp, sp, #156	; 0x9c
   5fc48:	ldrd	r4, [sp]
   5fc4c:	ldrd	r6, [sp, #8]
   5fc50:	ldrd	r8, [sp, #16]
   5fc54:	ldrd	sl, [sp, #24]
   5fc58:	add	sp, sp, #32
   5fc5c:	pop	{pc}		; (ldr pc, [sp], #4)
   5fc60:	str	r2, [sp, #52]	; 0x34
   5fc64:	mov	r9, r1
   5fc68:	str	r0, [sp, #32]
   5fc6c:	add	r2, r2, r2, lsl #1
   5fc70:	lsl	r1, r2, #4
   5fc74:	str	r1, [sp, #36]	; 0x24
   5fc78:	ldr	r2, [r9, #20]
   5fc7c:	add	r5, r2, r1
   5fc80:	add	r0, r3, #68	; 0x44
   5fc84:	str	r0, [sp, #20]
   5fc88:	ldr	r4, [r2, r1]
   5fc8c:	ldr	r1, [r4, #12]
   5fc90:	bl	1abd0 <fputs@plt+0x9a5c>
   5fc94:	str	r0, [sp, #40]	; 0x28
   5fc98:	str	r1, [sp, #48]	; 0x30
   5fc9c:	ldrb	r6, [r4]
   5fca0:	cmp	r6, #75	; 0x4b
   5fca4:	beq	5fd04 <fputs@plt+0x4eb90>
   5fca8:	cmp	r6, #76	; 0x4c
   5fcac:	bne	5fd38 <fputs@plt+0x4ebc4>
   5fcb0:	mov	r2, #0
   5fcb4:	mov	r3, #0
   5fcb8:	strd	r2, [r5, #32]
   5fcbc:	mov	r1, r4
   5fcc0:	ldr	r0, [sp, #20]
   5fcc4:	bl	1abd0 <fputs@plt+0x9a5c>
   5fcc8:	mov	r7, r0
   5fccc:	mov	r8, r1
   5fcd0:	ldr	r3, [r4, #4]
   5fcd4:	tst	r3, #1
   5fcd8:	beq	5fd4c <fputs@plt+0x4ebd8>
   5fcdc:	ldrsh	r1, [r4, #36]	; 0x24
   5fce0:	ldr	r0, [sp, #20]
   5fce4:	bl	1ab5c <fputs@plt+0x99e8>
   5fce8:	orr	r7, r7, r0
   5fcec:	orr	r8, r8, r1
   5fcf0:	subs	r3, r0, #1
   5fcf4:	str	r3, [sp, #24]
   5fcf8:	sbc	r3, r1, #0
   5fcfc:	str	r3, [sp, #28]
   5fd00:	b	5fd58 <fputs@plt+0x4ebe4>
   5fd04:	ldr	r3, [r4, #4]
   5fd08:	tst	r3, #2048	; 0x800
   5fd0c:	beq	5fd24 <fputs@plt+0x4ebb0>
   5fd10:	ldr	r1, [r4, #20]
   5fd14:	ldr	r0, [sp, #20]
   5fd18:	bl	1ad0c <fputs@plt+0x9b98>
   5fd1c:	strd	r0, [r5, #32]
   5fd20:	b	5fcbc <fputs@plt+0x4eb48>
   5fd24:	ldr	r1, [r4, #20]
   5fd28:	ldr	r0, [sp, #20]
   5fd2c:	bl	1ac80 <fputs@plt+0x9b0c>
   5fd30:	strd	r0, [r5, #32]
   5fd34:	b	5fcbc <fputs@plt+0x4eb48>
   5fd38:	ldr	r1, [r4, #16]
   5fd3c:	ldr	r0, [sp, #20]
   5fd40:	bl	1abd0 <fputs@plt+0x9a5c>
   5fd44:	strd	r0, [r5, #32]
   5fd48:	b	5fcbc <fputs@plt+0x4eb48>
   5fd4c:	mov	r3, #0
   5fd50:	str	r3, [sp, #24]
   5fd54:	str	r3, [sp, #28]
   5fd58:	str	r7, [r5, #40]	; 0x28
   5fd5c:	str	r8, [r5, #44]	; 0x2c
   5fd60:	mvn	r3, #0
   5fd64:	str	r3, [r5, #8]
   5fd68:	str	r3, [r5, #4]
   5fd6c:	mov	r3, #0
   5fd70:	strh	r3, [r5, #18]
   5fd74:	mov	r0, r6
   5fd78:	bl	1a964 <fputs@plt+0x97f0>
   5fd7c:	subs	r3, r0, #0
   5fd80:	str	r3, [sp, #56]	; 0x38
   5fd84:	bne	5fe58 <fputs@plt+0x4ece4>
   5fd88:	ldrb	r3, [r4]
   5fd8c:	cmp	r3, #74	; 0x4a
   5fd90:	beq	60230 <fputs@plt+0x4f0bc>
   5fd94:	cmp	r3, #71	; 0x47
   5fd98:	beq	602ec <fputs@plt+0x4f178>
   5fd9c:	ldrb	r3, [r9, #8]
   5fda0:	cmp	r3, #72	; 0x48
   5fda4:	beq	60aa0 <fputs@plt+0x4f92c>
   5fda8:	movw	r3, #32968	; 0x80c8
   5fdac:	movt	r3, #8
   5fdb0:	movw	r2, #3928	; 0xf58
   5fdb4:	add	r1, r3, r2
   5fdb8:	add	r2, r3, r2
   5fdbc:	ldrd	r2, [r2]
   5fdc0:	strd	r2, [sp, #120]	; 0x78
   5fdc4:	ldrd	r2, [r1, #8]
   5fdc8:	strd	r2, [sp, #128]	; 0x80
   5fdcc:	ldrd	r2, [r1, #16]
   5fdd0:	strd	r2, [sp, #136]	; 0x88
   5fdd4:	ldrd	r2, [r1, #24]
   5fdd8:	strd	r2, [sp, #144]	; 0x90
   5fddc:	ldrb	r3, [r4]
   5fde0:	cmp	r3, #151	; 0x97
   5fde4:	bne	610b8 <fputs@plt+0x4ff44>
   5fde8:	ldr	r3, [r4, #20]
   5fdec:	cmp	r3, #0
   5fdf0:	beq	610b8 <fputs@plt+0x4ff44>
   5fdf4:	ldr	r2, [r3]
   5fdf8:	cmp	r2, #2
   5fdfc:	bne	610b8 <fputs@plt+0x4ff44>
   5fe00:	ldr	r7, [r3, #4]
   5fe04:	ldr	r6, [r7, #20]
   5fe08:	ldrb	r3, [r6]
   5fe0c:	cmp	r3, #152	; 0x98
   5fe10:	bne	610b8 <fputs@plt+0x4ff44>
   5fe14:	ldr	r3, [r6, #44]	; 0x2c
   5fe18:	ldrb	r3, [r3, #42]	; 0x2a
   5fe1c:	tst	r3, #16
   5fe20:	beq	610b8 <fputs@plt+0x4ff44>
   5fe24:	ldr	r3, [r4, #8]
   5fe28:	str	r3, [sp, #32]
   5fe2c:	mov	r4, #0
   5fe30:	add	r8, sp, #120	; 0x78
   5fe34:	ldr	r1, [r8, r4, lsl #3]
   5fe38:	ldr	r0, [sp, #32]
   5fe3c:	bl	14234 <fputs@plt+0x30c0>
   5fe40:	cmp	r0, #0
   5fe44:	beq	61074 <fputs@plt+0x4ff00>
   5fe48:	add	r4, r4, #1
   5fe4c:	cmp	r4, #4
   5fe50:	bne	5fe34 <fputs@plt+0x4ecc0>
   5fe54:	b	610b8 <fputs@plt+0x4ff44>
   5fe58:	ldr	r0, [r4, #12]
   5fe5c:	bl	184d0 <fputs@plt+0x735c>
   5fe60:	str	r0, [sp, #56]	; 0x38
   5fe64:	ldr	r0, [r4, #16]
   5fe68:	bl	184d0 <fputs@plt+0x735c>
   5fe6c:	str	r0, [sp, #60]	; 0x3c
   5fe70:	ldr	r0, [r5, #32]
   5fe74:	ldr	r1, [r5, #36]	; 0x24
   5fe78:	ldr	ip, [sp, #40]	; 0x28
   5fe7c:	and	r2, ip, r0
   5fe80:	ldr	lr, [sp, #48]	; 0x30
   5fe84:	and	r3, lr, r1
   5fe88:	orrs	r2, r2, r3
   5fe8c:	movw	r3, #8191	; 0x1fff
   5fe90:	movne	r3, #2048	; 0x800
   5fe94:	str	r3, [sp, #64]	; 0x40
   5fe98:	add	r3, sp, #120	; 0x78
   5fe9c:	str	r3, [sp, #8]
   5fea0:	add	r3, sp, #116	; 0x74
   5fea4:	str	r3, [sp, #4]
   5fea8:	ldr	r3, [sp, #56]	; 0x38
   5feac:	str	r3, [sp]
   5feb0:	mov	r2, ip
   5feb4:	mov	r3, lr
   5feb8:	ldr	r0, [sp, #32]
   5febc:	bl	1ef5c <fputs@plt+0xdde8>
   5fec0:	cmp	r0, #0
   5fec4:	beq	5ff18 <fputs@plt+0x4eda4>
   5fec8:	ldr	r3, [sp, #116]	; 0x74
   5fecc:	str	r3, [r5, #8]
   5fed0:	ldr	r3, [sp, #120]	; 0x78
   5fed4:	str	r3, [r5, #12]
   5fed8:	cmp	r6, #75	; 0x4b
   5fedc:	moveq	r3, #1
   5fee0:	beq	5ff0c <fputs@plt+0x4ed98>
   5fee4:	cmp	r6, #76	; 0x4c
   5fee8:	moveq	r3, #256	; 0x100
   5feec:	beq	5ff0c <fputs@plt+0x4ed98>
   5fef0:	cmp	r6, #73	; 0x49
   5fef4:	moveq	r3, #128	; 0x80
   5fef8:	beq	5ff0c <fputs@plt+0x4ed98>
   5fefc:	sub	r2, r6, #79	; 0x4f
   5ff00:	mov	r3, #2
   5ff04:	lsl	r3, r3, r2
   5ff08:	uxth	r3, r3
   5ff0c:	ldr	r2, [sp, #64]	; 0x40
   5ff10:	and	r3, r3, r2
   5ff14:	strh	r3, [r5, #18]
   5ff18:	cmp	r6, #73	; 0x49
   5ff1c:	beq	6000c <fputs@plt+0x4ee98>
   5ff20:	ldr	r0, [sp, #60]	; 0x3c
   5ff24:	cmp	r0, #0
   5ff28:	beq	5fd9c <fputs@plt+0x4ec28>
   5ff2c:	ldrd	r2, [r5, #32]
   5ff30:	add	r1, sp, #120	; 0x78
   5ff34:	str	r1, [sp, #8]
   5ff38:	add	r1, sp, #116	; 0x74
   5ff3c:	str	r1, [sp, #4]
   5ff40:	str	r0, [sp]
   5ff44:	ldr	r0, [sp, #32]
   5ff48:	bl	1ef5c <fputs@plt+0xdde8>
   5ff4c:	cmp	r0, #0
   5ff50:	beq	5fd9c <fputs@plt+0x4ec28>
   5ff54:	ldr	r3, [r5, #8]
   5ff58:	cmp	r3, #0
   5ff5c:	blt	60104 <fputs@plt+0x4ef90>
   5ff60:	mov	r2, #0
   5ff64:	mov	r1, r4
   5ff68:	mov	r0, sl
   5ff6c:	bl	228ec <fputs@plt+0x11778>
   5ff70:	str	r0, [sp, #56]	; 0x38
   5ff74:	ldrb	r3, [sl, #69]	; 0x45
   5ff78:	cmp	r3, #0
   5ff7c:	bne	6001c <fputs@plt+0x4eea8>
   5ff80:	mov	r2, #3
   5ff84:	ldr	r1, [sp, #56]	; 0x38
   5ff88:	mov	r0, r9
   5ff8c:	bl	2624c <fputs@plt+0x150d8>
   5ff90:	subs	r1, r0, #0
   5ff94:	beq	5fc44 <fputs@plt+0x4ead0>
   5ff98:	add	r3, r1, r1, lsl #1
   5ff9c:	ldr	r2, [r9, #20]
   5ffa0:	add	r3, r2, r3, lsl #4
   5ffa4:	str	r3, [sp, #60]	; 0x3c
   5ffa8:	ldr	r2, [sp, #52]	; 0x34
   5ffac:	mov	r0, r9
   5ffb0:	bl	1a9b8 <fputs@plt+0x9844>
   5ffb4:	cmp	r6, #73	; 0x49
   5ffb8:	beq	6002c <fputs@plt+0x4eeb8>
   5ffbc:	ldr	r5, [r9, #20]
   5ffc0:	ldr	r3, [sp, #36]	; 0x24
   5ffc4:	add	r5, r5, r3
   5ffc8:	ldrh	r3, [r5, #20]
   5ffcc:	orr	r3, r3, #8
   5ffd0:	strh	r3, [r5, #20]
   5ffd4:	ldr	r3, [fp]
   5ffd8:	ldrh	r3, [r3, #64]	; 0x40
   5ffdc:	ands	r6, r3, #512	; 0x200
   5ffe0:	bne	60004 <fputs@plt+0x4ee90>
   5ffe4:	ldr	r2, [sp, #56]	; 0x38
   5ffe8:	ldrb	r3, [r2]
   5ffec:	cmp	r3, #79	; 0x4f
   5fff0:	cmpne	r3, #73	; 0x49
   5fff4:	bne	60004 <fputs@plt+0x4ee90>
   5fff8:	ldr	r3, [r2, #4]
   5fffc:	tst	r3, #1
   60000:	beq	60040 <fputs@plt+0x4eecc>
   60004:	mov	r6, #0
   60008:	b	60110 <fputs@plt+0x4ef9c>
   6000c:	ldrh	r3, [r5, #20]
   60010:	orr	r3, r3, #2048	; 0x800
   60014:	strh	r3, [r5, #20]
   60018:	b	5ff20 <fputs@plt+0x4edac>
   6001c:	mov	r1, r0
   60020:	mov	r0, sl
   60024:	bl	25c4c <fputs@plt+0x14ad8>
   60028:	b	5fc44 <fputs@plt+0x4ead0>
   6002c:	ldr	r2, [sp, #60]	; 0x3c
   60030:	ldrh	r3, [r2, #20]
   60034:	orr	r3, r3, #2048	; 0x800
   60038:	strh	r3, [r2, #20]
   6003c:	b	5ffbc <fputs@plt+0x4ee48>
   60040:	ldr	r0, [r2, #12]
   60044:	bl	1947c <fputs@plt+0x8308>
   60048:	str	r0, [sp, #68]	; 0x44
   6004c:	ldr	r2, [sp, #56]	; 0x38
   60050:	ldr	r0, [r2, #16]
   60054:	bl	1947c <fputs@plt+0x8308>
   60058:	ldr	r3, [sp, #68]	; 0x44
   6005c:	cmp	r3, r0
   60060:	beq	60070 <fputs@plt+0x4eefc>
   60064:	cmp	r0, #66	; 0x42
   60068:	cmphi	r3, #66	; 0x42
   6006c:	bls	60004 <fputs@plt+0x4ee90>
   60070:	ldr	r3, [sp, #56]	; 0x38
   60074:	ldr	r2, [r3, #16]
   60078:	ldr	r1, [r3, #12]
   6007c:	mov	r0, fp
   60080:	bl	3caec <fputs@plt+0x2b978>
   60084:	cmp	r0, #0
   60088:	beq	600a4 <fputs@plt+0x4ef30>
   6008c:	movw	r1, #53952	; 0xd2c0
   60090:	movt	r1, #8
   60094:	ldr	r0, [r0]
   60098:	bl	14234 <fputs@plt+0x30c0>
   6009c:	cmp	r0, #0
   600a0:	bne	600b8 <fputs@plt+0x4ef44>
   600a4:	ldrh	r3, [r5, #18]
   600a8:	orr	r3, r3, #2048	; 0x800
   600ac:	strh	r3, [r5, #18]
   600b0:	mov	r6, #2048	; 0x800
   600b4:	b	60110 <fputs@plt+0x4ef9c>
   600b8:	ldr	r3, [sp, #56]	; 0x38
   600bc:	ldr	r1, [r3, #12]
   600c0:	mov	r0, fp
   600c4:	bl	3c92c <fputs@plt+0x2b7b8>
   600c8:	subs	r3, r0, #0
   600cc:	str	r3, [sp, #68]	; 0x44
   600d0:	ldrne	r3, [r3]
   600d4:	strne	r3, [sp, #68]	; 0x44
   600d8:	ldr	r3, [sp, #56]	; 0x38
   600dc:	ldr	r1, [r3, #16]
   600e0:	mov	r0, fp
   600e4:	bl	3c92c <fputs@plt+0x2b7b8>
   600e8:	subs	r1, r0, #0
   600ec:	ldrne	r1, [r1]
   600f0:	ldr	r0, [sp, #68]	; 0x44
   600f4:	bl	14234 <fputs@plt+0x30c0>
   600f8:	cmp	r0, #0
   600fc:	beq	600a4 <fputs@plt+0x4ef30>
   60100:	b	60110 <fputs@plt+0x4ef9c>
   60104:	str	r4, [sp, #56]	; 0x38
   60108:	str	r5, [sp, #60]	; 0x3c
   6010c:	mov	r6, #0
   60110:	ldr	r3, [sp, #56]	; 0x38
   60114:	ldr	ip, [r3, #16]
   60118:	ldr	r2, [ip, #4]
   6011c:	and	r0, r2, #256	; 0x100
   60120:	ldr	r1, [r3, #12]
   60124:	ldr	r3, [r1, #4]
   60128:	and	r3, r3, #256	; 0x100
   6012c:	cmp	r0, r3
   60130:	beq	601f4 <fputs@plt+0x4f080>
   60134:	ldr	r1, [sp, #56]	; 0x38
   60138:	ldr	r3, [r1, #16]
   6013c:	ldr	r2, [r1, #12]
   60140:	str	r2, [r1, #16]
   60144:	str	r3, [r1, #12]
   60148:	ldrb	r3, [r1]
   6014c:	cmp	r3, #79	; 0x4f
   60150:	bls	60164 <fputs@plt+0x4eff0>
   60154:	sub	r3, r3, #80	; 0x50
   60158:	eor	r3, r3, #2
   6015c:	add	r3, r3, #80	; 0x50
   60160:	strb	r3, [r1]
   60164:	ldr	r3, [sp, #116]	; 0x74
   60168:	ldr	r1, [sp, #60]	; 0x3c
   6016c:	str	r3, [r1, #8]
   60170:	ldr	r3, [sp, #120]	; 0x78
   60174:	str	r3, [r1, #12]
   60178:	ldr	r3, [sp, #24]
   6017c:	ldr	r2, [sp, #40]	; 0x28
   60180:	orr	r3, r3, r2
   60184:	ldr	r2, [sp, #28]
   60188:	ldr	r0, [sp, #48]	; 0x30
   6018c:	orr	r2, r2, r0
   60190:	str	r3, [r1, #32]
   60194:	str	r2, [r1, #36]	; 0x24
   60198:	str	r7, [r1, #40]	; 0x28
   6019c:	str	r8, [r1, #44]	; 0x2c
   601a0:	ldr	r3, [sp, #56]	; 0x38
   601a4:	ldrb	r3, [r3]
   601a8:	cmp	r3, #75	; 0x4b
   601ac:	moveq	r3, #1
   601b0:	beq	601dc <fputs@plt+0x4f068>
   601b4:	cmp	r3, #76	; 0x4c
   601b8:	moveq	r3, #256	; 0x100
   601bc:	beq	601dc <fputs@plt+0x4f068>
   601c0:	cmp	r3, #73	; 0x49
   601c4:	moveq	r3, #128	; 0x80
   601c8:	beq	601dc <fputs@plt+0x4f068>
   601cc:	sub	r2, r3, #79	; 0x4f
   601d0:	mov	r3, #2
   601d4:	lsl	r3, r3, r2
   601d8:	uxth	r3, r3
   601dc:	add	r3, r6, r3
   601e0:	ldr	r2, [sp, #64]	; 0x40
   601e4:	and	r3, r3, r2
   601e8:	ldr	r2, [sp, #60]	; 0x3c
   601ec:	strh	r3, [r2, #18]
   601f0:	b	5fd9c <fputs@plt+0x4ec28>
   601f4:	cmp	r0, #0
   601f8:	beq	60208 <fputs@plt+0x4f094>
   601fc:	bic	r2, r2, #256	; 0x100
   60200:	str	r2, [ip, #4]
   60204:	b	60134 <fputs@plt+0x4efc0>
   60208:	mov	r0, fp
   6020c:	bl	3c92c <fputs@plt+0x2b7b8>
   60210:	cmp	r0, #0
   60214:	beq	60134 <fputs@plt+0x4efc0>
   60218:	ldr	r3, [sp, #56]	; 0x38
   6021c:	ldr	r2, [r3, #12]
   60220:	ldr	r3, [r2, #4]
   60224:	orr	r3, r3, #256	; 0x100
   60228:	str	r3, [r2, #4]
   6022c:	b	60134 <fputs@plt+0x4efc0>
   60230:	ldrb	r3, [r9, #8]
   60234:	cmp	r3, #72	; 0x48
   60238:	bne	5fda8 <fputs@plt+0x4ec34>
   6023c:	ldr	r7, [r4, #20]
   60240:	ldr	r8, [pc, #4076]	; 61234 <fputs@plt+0x500c0>
   60244:	mov	r6, #0
   60248:	ldrb	r5, [r8], #1
   6024c:	mov	r2, #0
   60250:	ldr	r1, [r4, #12]
   60254:	mov	r0, sl
   60258:	bl	228ec <fputs@plt+0x11778>
   6025c:	str	r0, [sp, #40]	; 0x28
   60260:	ldr	r3, [r7, #4]
   60264:	mov	r2, #0
   60268:	ldr	r1, [r3, r6]
   6026c:	mov	r0, sl
   60270:	bl	228ec <fputs@plt+0x11778>
   60274:	mov	r3, #0
   60278:	str	r3, [sp]
   6027c:	mov	r3, r0
   60280:	ldr	r2, [sp, #40]	; 0x28
   60284:	mov	r1, r5
   60288:	mov	r0, fp
   6028c:	bl	399e8 <fputs@plt+0x28874>
   60290:	mov	r5, r0
   60294:	mov	r1, r4
   60298:	bl	1a990 <fputs@plt+0x981c>
   6029c:	mov	r2, #3
   602a0:	mov	r1, r5
   602a4:	mov	r0, r9
   602a8:	bl	2624c <fputs@plt+0x150d8>
   602ac:	str	r0, [sp, #40]	; 0x28
   602b0:	mov	r2, r0
   602b4:	mov	r1, r9
   602b8:	ldr	r0, [sp, #32]
   602bc:	bl	5fc14 <fputs@plt+0x4eaa0>
   602c0:	ldr	r5, [r9, #20]
   602c4:	ldr	r2, [sp, #52]	; 0x34
   602c8:	ldr	r1, [sp, #40]	; 0x28
   602cc:	mov	r0, r9
   602d0:	bl	1a9b8 <fputs@plt+0x9844>
   602d4:	add	r6, r6, #20
   602d8:	cmp	r6, #40	; 0x28
   602dc:	bne	60248 <fputs@plt+0x4f0d4>
   602e0:	ldr	r3, [sp, #36]	; 0x24
   602e4:	add	r5, r5, r3
   602e8:	b	5fd9c <fputs@plt+0x4ec28>
   602ec:	ldr	r7, [r9]
   602f0:	str	r7, [sp, #80]	; 0x50
   602f4:	ldr	r3, [r7]
   602f8:	str	r3, [sp, #84]	; 0x54
   602fc:	ldr	r8, [r3]
   60300:	str	r8, [sp, #64]	; 0x40
   60304:	ldr	r3, [r9, #20]
   60308:	ldr	r2, [sp, #36]	; 0x24
   6030c:	add	r5, r3, r2
   60310:	str	r5, [sp, #72]	; 0x48
   60314:	ldr	r3, [r3, r2]
   60318:	str	r3, [sp, #68]	; 0x44
   6031c:	mov	r2, #416	; 0x1a0
   60320:	mov	r3, #0
   60324:	mov	r0, r8
   60328:	bl	1d294 <fputs@plt+0xc120>
   6032c:	str	r0, [sp, #48]	; 0x30
   60330:	str	r0, [r5, #12]
   60334:	mov	r6, r0
   60338:	cmp	r0, #0
   6033c:	beq	60648 <fputs@plt+0x4f4d4>
   60340:	ldrh	r3, [r5, #20]
   60344:	orr	r3, r3, #16
   60348:	strh	r3, [r5, #20]
   6034c:	add	r5, r0, #24
   60350:	mov	r2, #384	; 0x180
   60354:	mov	r1, #0
   60358:	mov	r0, r5
   6035c:	bl	10f40 <memset@plt>
   60360:	str	r7, [r6]
   60364:	mov	r3, #0
   60368:	str	r3, [r6, #4]
   6036c:	str	r3, [r6, #12]
   60370:	mov	r3, #8
   60374:	str	r3, [r6, #16]
   60378:	str	r5, [r6, #20]
   6037c:	mov	r2, #71	; 0x47
   60380:	ldr	r1, [sp, #68]	; 0x44
   60384:	mov	r5, r6
   60388:	mov	r0, r6
   6038c:	bl	263d4 <fputs@plt+0x15260>
   60390:	mov	r1, r6
   60394:	ldr	r0, [sp, #32]
   60398:	bl	61238 <fputs@plt+0x500c4>
   6039c:	ldrb	r3, [r8, #69]	; 0x45
   603a0:	cmp	r3, #0
   603a4:	bne	60648 <fputs@plt+0x4f4d4>
   603a8:	ldr	r6, [r6, #12]
   603ac:	ldr	r5, [r5, #20]
   603b0:	subs	r6, r6, #1
   603b4:	bmi	611d0 <fputs@plt+0x5005c>
   603b8:	mvn	r2, #0
   603bc:	mvn	r3, #0
   603c0:	strd	r2, [sp, #40]	; 0x28
   603c4:	add	r1, r7, #68	; 0x44
   603c8:	str	r1, [sp, #60]	; 0x3c
   603cc:	mov	r1, #0
   603d0:	str	r1, [sp, #88]	; 0x58
   603d4:	str	fp, [sp, #92]	; 0x5c
   603d8:	str	sl, [sp, #96]	; 0x60
   603dc:	str	r4, [sp, #100]	; 0x64
   603e0:	mov	sl, r2
   603e4:	mov	fp, r3
   603e8:	str	r9, [sp, #76]	; 0x4c
   603ec:	b	604d0 <fputs@plt+0x4f35c>
   603f0:	mov	r2, #408	; 0x198
   603f4:	mov	r3, #0
   603f8:	ldr	r8, [sp, #64]	; 0x40
   603fc:	mov	r0, r8
   60400:	bl	13ea0 <fputs@plt+0x2d2c>
   60404:	subs	r7, r0, #0
   60408:	beq	605e4 <fputs@plt+0x4f470>
   6040c:	str	r7, [r5, #12]
   60410:	ldrh	r3, [r5, #20]
   60414:	orr	r3, r3, #32
   60418:	strh	r3, [r5, #20]
   6041c:	mov	r3, #1024	; 0x400
   60420:	strh	r3, [r5, #18]
   60424:	add	r4, r7, #24
   60428:	mov	r2, #384	; 0x180
   6042c:	mov	r1, #0
   60430:	mov	r0, r4
   60434:	bl	10f40 <memset@plt>
   60438:	ldr	r9, [sp, #76]	; 0x4c
   6043c:	ldr	r3, [r9]
   60440:	str	r3, [r7]
   60444:	mov	r3, #0
   60448:	str	r3, [r7, #4]
   6044c:	str	r3, [r7, #12]
   60450:	mov	r3, #8
   60454:	str	r3, [r7, #16]
   60458:	str	r4, [r7, #20]
   6045c:	mov	r2, #72	; 0x48
   60460:	ldr	r1, [r5]
   60464:	mov	r0, r7
   60468:	bl	263d4 <fputs@plt+0x15260>
   6046c:	mov	r1, r7
   60470:	ldr	r0, [sp, #32]
   60474:	bl	61238 <fputs@plt+0x500c4>
   60478:	str	r9, [r7, #4]
   6047c:	ldrb	r3, [r8, #69]	; 0x45
   60480:	cmp	r3, #0
   60484:	beq	60560 <fputs@plt+0x4f3ec>
   60488:	mov	r9, #0
   6048c:	ldr	r8, [sp, #88]	; 0x58
   60490:	and	r3, sl, r9
   60494:	and	r8, r8, fp
   60498:	mov	sl, r3
   6049c:	mov	fp, r8
   604a0:	mov	r2, #0
   604a4:	mov	r3, #0
   604a8:	strd	r2, [sp, #40]	; 0x28
   604ac:	sub	r6, r6, #1
   604b0:	add	r5, r5, #48	; 0x30
   604b4:	orr	r2, sl, fp
   604b8:	mvn	r3, r6
   604bc:	lsr	r3, r3, #31
   604c0:	cmp	r2, #0
   604c4:	moveq	r3, #0
   604c8:	cmp	r3, #0
   604cc:	beq	60604 <fputs@plt+0x4f490>
   604d0:	ldrh	r4, [r5, #18]
   604d4:	ubfx	r3, r4, #0, #9
   604d8:	cmp	r3, #0
   604dc:	beq	603f0 <fputs@plt+0x4f27c>
   604e0:	ldrh	r7, [r5, #20]
   604e4:	tst	r7, #8
   604e8:	bne	604ac <fputs@plt+0x4f338>
   604ec:	ldr	r1, [r5, #8]
   604f0:	ldr	r0, [sp, #60]	; 0x3c
   604f4:	bl	1ab5c <fputs@plt+0x99e8>
   604f8:	mov	r9, r0
   604fc:	mov	r8, r1
   60500:	tst	r7, #2
   60504:	beq	60530 <fputs@plt+0x4f3bc>
   60508:	ldr	r3, [r5, #4]
   6050c:	ldr	r2, [sp, #48]	; 0x30
   60510:	ldr	r2, [r2, #20]
   60514:	add	r3, r3, r3, lsl #1
   60518:	add	r3, r2, r3, lsl #4
   6051c:	ldr	r1, [r3, #8]
   60520:	ldr	r0, [sp, #60]	; 0x3c
   60524:	bl	1ab5c <fputs@plt+0x99e8>
   60528:	orr	r9, r9, r0
   6052c:	orr	r8, r8, r1
   60530:	and	r2, sl, r9
   60534:	and	r3, fp, r8
   60538:	mov	sl, r2
   6053c:	mov	fp, r3
   60540:	tst	r4, #2
   60544:	beq	605f4 <fputs@plt+0x4f480>
   60548:	ldrd	r0, [sp, #40]	; 0x28
   6054c:	and	r3, r9, r0
   60550:	and	r8, r8, r1
   60554:	str	r3, [sp, #40]	; 0x28
   60558:	str	r8, [sp, #44]	; 0x2c
   6055c:	b	604ac <fputs@plt+0x4f338>
   60560:	ldr	r4, [r7, #20]
   60564:	ldr	r3, [r7, #12]
   60568:	cmp	r3, #0
   6056c:	ble	605d8 <fputs@plt+0x4f464>
   60570:	add	r4, r4, #48	; 0x30
   60574:	ldr	r7, [sp, #56]	; 0x38
   60578:	mov	r9, #0
   6057c:	ldr	r8, [sp, #88]	; 0x58
   60580:	strd	sl, [sp, #40]	; 0x28
   60584:	mov	fp, r5
   60588:	mov	r5, r3
   6058c:	b	605a0 <fputs@plt+0x4f42c>
   60590:	add	r7, r7, #1
   60594:	add	r4, r4, #48	; 0x30
   60598:	cmp	r7, r5
   6059c:	beq	605cc <fputs@plt+0x4f458>
   605a0:	ldr	r3, [r4, #-48]	; 0xffffffd0
   605a4:	ldrb	r0, [r3]
   605a8:	bl	1a964 <fputs@plt+0x97f0>
   605ac:	cmp	r0, #0
   605b0:	beq	60590 <fputs@plt+0x4f41c>
   605b4:	ldr	r1, [r4, #-40]	; 0xffffffd8
   605b8:	ldr	r0, [sp, #60]	; 0x3c
   605bc:	bl	1ab5c <fputs@plt+0x99e8>
   605c0:	orr	r9, r9, r0
   605c4:	orr	r8, r8, r1
   605c8:	b	60590 <fputs@plt+0x4f41c>
   605cc:	mov	r5, fp
   605d0:	ldrd	sl, [sp, #40]	; 0x28
   605d4:	b	60490 <fputs@plt+0x4f31c>
   605d8:	mov	r9, #0
   605dc:	ldr	r8, [sp, #88]	; 0x58
   605e0:	b	60490 <fputs@plt+0x4f31c>
   605e4:	mov	r2, #0
   605e8:	mov	r3, #0
   605ec:	strd	r2, [sp, #40]	; 0x28
   605f0:	b	604ac <fputs@plt+0x4f338>
   605f4:	mov	r2, #0
   605f8:	mov	r3, #0
   605fc:	strd	r2, [sp, #40]	; 0x28
   60600:	b	604ac <fputs@plt+0x4f338>
   60604:	ldr	r4, [sp, #100]	; 0x64
   60608:	mov	r0, sl
   6060c:	mov	r1, fp
   60610:	ldr	sl, [sp, #96]	; 0x60
   60614:	ldr	fp, [sp, #92]	; 0x5c
   60618:	ldr	r9, [sp, #76]	; 0x4c
   6061c:	ldr	r3, [sp, #48]	; 0x30
   60620:	add	r3, r3, #416	; 0x1a0
   60624:	strd	r0, [r3, #-8]
   60628:	orrs	r3, r0, r1
   6062c:	bne	61190 <fputs@plt+0x5001c>
   60630:	mov	r3, #0
   60634:	ldr	r2, [sp, #72]	; 0x48
   60638:	strh	r3, [r2, #18]
   6063c:	ldrd	r2, [sp, #40]	; 0x28
   60640:	orrs	r3, r2, r3
   60644:	bne	61208 <fputs@plt+0x50094>
   60648:	ldr	r5, [r9, #20]
   6064c:	ldr	r3, [sp, #36]	; 0x24
   60650:	add	r5, r5, r3
   60654:	b	5fd9c <fputs@plt+0x4ec28>
   60658:	mvn	r2, #0
   6065c:	ldr	r1, [fp, #16]
   60660:	ldr	r0, [r8, #16]
   60664:	bl	1ec54 <fputs@plt+0xdae0>
   60668:	cmp	r0, #0
   6066c:	bne	6078c <fputs@plt+0x4f618>
   60670:	mov	fp, r5
   60674:	sub	r3, r5, #1
   60678:	tst	r3, r5
   6067c:	beq	606ec <fputs@plt+0x4f578>
   60680:	tst	r5, #24
   60684:	movne	fp, #8
   60688:	moveq	fp, #32
   6068c:	ldr	r3, [r9]
   60690:	ldr	r3, [r3]
   60694:	mov	r2, #0
   60698:	mov	r1, r8
   6069c:	ldr	r0, [r3]
   606a0:	bl	228ec <fputs@plt+0x11778>
   606a4:	subs	r1, r0, #0
   606a8:	beq	6078c <fputs@plt+0x4f618>
   606ac:	mov	r3, #79	; 0x4f
   606b0:	mov	lr, #2
   606b4:	add	r2, r3, #1
   606b8:	sub	r0, r3, #78	; 0x4e
   606bc:	mov	r3, r2
   606c0:	cmp	fp, lr, lsl r0
   606c4:	bne	606b4 <fputs@plt+0x4f540>
   606c8:	strb	r2, [r1]
   606cc:	mov	r2, #3
   606d0:	mov	r0, r9
   606d4:	bl	2624c <fputs@plt+0x150d8>
   606d8:	mov	r2, r0
   606dc:	mov	r1, r9
   606e0:	ldr	r0, [sp, #32]
   606e4:	bl	5fc14 <fputs@plt+0x4eaa0>
   606e8:	b	6078c <fputs@plt+0x4f618>
   606ec:	ldr	r3, [r9]
   606f0:	ldr	r3, [r3]
   606f4:	mov	r2, #0
   606f8:	mov	r1, r8
   606fc:	ldr	r0, [r3]
   60700:	bl	228ec <fputs@plt+0x11778>
   60704:	subs	r1, r0, #0
   60708:	beq	6078c <fputs@plt+0x4f618>
   6070c:	cmp	r5, #2
   60710:	moveq	r2, #79	; 0x4f
   60714:	bne	606ac <fputs@plt+0x4f538>
   60718:	b	606c8 <fputs@plt+0x4f554>
   6071c:	ldr	r2, [r3, #60]	; 0x3c
   60720:	ldr	r3, [r2, #12]
   60724:	cmp	r3, r6
   60728:	ble	607e8 <fputs@plt+0x4f674>
   6072c:	add	r3, r6, r6, lsl #1
   60730:	ldr	r2, [r2, #20]
   60734:	add	r3, r2, r3, lsl #4
   60738:	cmp	r3, #0
   6073c:	beq	607b0 <fputs@plt+0x4f63c>
   60740:	ldrh	r2, [r7, #18]
   60744:	tst	r2, #62	; 0x3e
   60748:	beq	6078c <fputs@plt+0x4f618>
   6074c:	ldrh	r5, [r3, #18]
   60750:	tst	r5, #62	; 0x3e
   60754:	beq	6078c <fputs@plt+0x4f618>
   60758:	orr	r5, r2, r5
   6075c:	bics	r2, r5, #26
   60760:	beq	6076c <fputs@plt+0x4f5f8>
   60764:	bics	r2, r5, #38	; 0x26
   60768:	bne	6078c <fputs@plt+0x4f618>
   6076c:	ldr	r8, [r7]
   60770:	ldr	fp, [r3]
   60774:	mvn	r2, #0
   60778:	ldr	r1, [fp, #12]
   6077c:	ldr	r0, [r8, #12]
   60780:	bl	1ec54 <fputs@plt+0xdae0>
   60784:	cmp	r0, #0
   60788:	beq	60658 <fputs@plt+0x4f4e4>
   6078c:	add	r6, r6, #1
   60790:	ldr	r3, [r4, #20]
   60794:	ldrh	r2, [r3, #66]	; 0x42
   60798:	cmp	r2, #1024	; 0x400
   6079c:	beq	6071c <fputs@plt+0x4f5a8>
   607a0:	cmp	r6, #0
   607a4:	bne	607b8 <fputs@plt+0x4f644>
   607a8:	add	r3, r3, #48	; 0x30
   607ac:	b	60738 <fputs@plt+0x4f5c4>
   607b0:	ldr	r3, [sp, #60]	; 0x3c
   607b4:	b	607bc <fputs@plt+0x4f648>
   607b8:	ldr	r3, [sp, #60]	; 0x3c
   607bc:	ldr	r7, [r4, #20]
   607c0:	add	r2, r3, #1
   607c4:	str	r2, [sp, #60]	; 0x3c
   607c8:	ldrh	r2, [r7, #18]
   607cc:	cmp	r2, #1024	; 0x400
   607d0:	beq	607f0 <fputs@plt+0x4f67c>
   607d4:	cmp	r3, #0
   607d8:	beq	60810 <fputs@plt+0x4f69c>
   607dc:	ldr	fp, [sp, #76]	; 0x4c
   607e0:	ldr	r4, [sp, #88]	; 0x58
   607e4:	b	6063c <fputs@plt+0x4f4c8>
   607e8:	ldr	r3, [sp, #60]	; 0x3c
   607ec:	b	607bc <fputs@plt+0x4f648>
   607f0:	ldr	r2, [r7, #12]
   607f4:	ldr	r1, [r2, #12]
   607f8:	cmp	r3, r1
   607fc:	bge	60824 <fputs@plt+0x4f6b0>
   60800:	add	r3, r3, r3, lsl #1
   60804:	ldr	r7, [r2, #20]
   60808:	adds	r7, r7, r3, lsl #4
   6080c:	beq	60818 <fputs@plt+0x4f6a4>
   60810:	mov	r6, #0
   60814:	b	60790 <fputs@plt+0x4f61c>
   60818:	ldr	fp, [sp, #76]	; 0x4c
   6081c:	ldr	r4, [sp, #88]	; 0x58
   60820:	b	6063c <fputs@plt+0x4f4c8>
   60824:	ldr	fp, [sp, #76]	; 0x4c
   60828:	ldr	r4, [sp, #88]	; 0x58
   6082c:	b	6063c <fputs@plt+0x4f4c8>
   60830:	sub	r5, r5, #1
   60834:	add	r4, r4, #48	; 0x30
   60838:	cmn	r5, #1
   6083c:	bne	608a8 <fputs@plt+0x4f734>
   60840:	ldr	fp, [sp, #76]	; 0x4c
   60844:	ldr	sl, [sp, #88]	; 0x58
   60848:	ldr	r4, [sp, #92]	; 0x5c
   6084c:	ldr	r9, [sp, #96]	; 0x60
   60850:	b	60964 <fputs@plt+0x4f7f0>
   60854:	ldrh	r3, [r4, #20]
   60858:	bic	r3, r3, #64	; 0x40
   6085c:	strh	r3, [r4, #20]
   60860:	add	r4, r4, #48	; 0x30
   60864:	subs	r5, r5, #1
   60868:	bmi	60938 <fputs@plt+0x4f7c4>
   6086c:	ldr	r3, [r4, #8]
   60870:	cmp	r6, r3
   60874:	bne	60854 <fputs@plt+0x4f6e0>
   60878:	ldr	r3, [r4, #12]
   6087c:	cmp	r7, r3
   60880:	beq	60900 <fputs@plt+0x4f78c>
   60884:	add	r9, r9, #1
   60888:	mov	r8, r6
   6088c:	cmp	r9, #1
   60890:	bgt	6117c <fputs@plt+0x50008>
   60894:	ldr	r3, [sp, #48]	; 0x30
   60898:	ldr	r4, [r3, #20]
   6089c:	ldr	r5, [r3, #12]
   608a0:	subs	r5, r5, #1
   608a4:	bmi	60954 <fputs@plt+0x4f7e0>
   608a8:	ldrh	r3, [r4, #20]
   608ac:	bic	r3, r3, #64	; 0x40
   608b0:	strh	r3, [r4, #20]
   608b4:	ldr	r6, [r4, #8]
   608b8:	cmp	r8, r6
   608bc:	beq	60830 <fputs@plt+0x4f6bc>
   608c0:	mov	r1, r6
   608c4:	ldr	r0, [sp, #60]	; 0x3c
   608c8:	bl	1ab5c <fputs@plt+0x99e8>
   608cc:	ldrd	r2, [sp, #40]	; 0x28
   608d0:	and	sl, r0, r2
   608d4:	and	fp, r1, r3
   608d8:	orrs	r3, sl, fp
   608dc:	beq	60830 <fputs@plt+0x4f6bc>
   608e0:	ldr	r7, [r4, #12]
   608e4:	cmp	r5, #0
   608e8:	bge	6086c <fputs@plt+0x4f6f8>
   608ec:	ldr	fp, [sp, #76]	; 0x4c
   608f0:	ldr	sl, [sp, #88]	; 0x58
   608f4:	ldr	r4, [sp, #92]	; 0x5c
   608f8:	ldr	r9, [sp, #96]	; 0x60
   608fc:	b	60964 <fputs@plt+0x4f7f0>
   60900:	ldr	r3, [r4]
   60904:	ldr	r0, [r3, #16]
   60908:	bl	1947c <fputs@plt+0x8308>
   6090c:	mov	r8, r0
   60910:	ldr	r3, [r4]
   60914:	ldr	r0, [r3, #12]
   60918:	bl	1947c <fputs@plt+0x8308>
   6091c:	cmp	r8, #0
   60920:	cmpne	r0, r8
   60924:	bne	60884 <fputs@plt+0x4f710>
   60928:	ldrh	r3, [r4, #20]
   6092c:	orr	r3, r3, #64	; 0x40
   60930:	strh	r3, [r4, #20]
   60934:	b	60860 <fputs@plt+0x4f6ec>
   60938:	ldr	fp, [sp, #76]	; 0x4c
   6093c:	ldr	sl, [sp, #88]	; 0x58
   60940:	ldr	r4, [sp, #92]	; 0x5c
   60944:	ldr	r9, [sp, #96]	; 0x60
   60948:	mov	r3, #1
   6094c:	str	r3, [sp, #56]	; 0x38
   60950:	b	60964 <fputs@plt+0x4f7f0>
   60954:	ldr	fp, [sp, #76]	; 0x4c
   60958:	ldr	sl, [sp, #88]	; 0x58
   6095c:	ldr	r4, [sp, #92]	; 0x5c
   60960:	ldr	r9, [sp, #96]	; 0x60
   60964:	ldr	r3, [sp, #56]	; 0x38
   60968:	cmp	r3, #0
   6096c:	beq	60648 <fputs@plt+0x4f4d4>
   60970:	ldr	r3, [sp, #48]	; 0x30
   60974:	ldr	r6, [r3, #12]
   60978:	ldr	r5, [r3, #20]
   6097c:	subs	r6, r6, #1
   60980:	bmi	60a84 <fputs@plt+0x4f910>
   60984:	add	r5, r5, #48	; 0x30
   60988:	mov	r1, #0
   6098c:	mov	r7, r1
   60990:	mov	r8, r1
   60994:	str	r4, [sp, #40]	; 0x28
   60998:	ldr	r4, [sp, #80]	; 0x50
   6099c:	b	609b0 <fputs@plt+0x4f83c>
   609a0:	sub	r6, r6, #1
   609a4:	add	r5, r5, #48	; 0x30
   609a8:	cmn	r6, #1
   609ac:	beq	609f0 <fputs@plt+0x4f87c>
   609b0:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   609b4:	tst	r3, #64	; 0x40
   609b8:	beq	609a0 <fputs@plt+0x4f82c>
   609bc:	ldr	r3, [r5, #-48]	; 0xffffffd0
   609c0:	mov	r2, r8
   609c4:	ldr	r1, [r3, #16]
   609c8:	ldr	r0, [sp, #64]	; 0x40
   609cc:	bl	228ec <fputs@plt+0x11778>
   609d0:	mov	r2, r0
   609d4:	mov	r1, r7
   609d8:	ldr	r0, [r4]
   609dc:	bl	2fc78 <fputs@plt+0x1eb04>
   609e0:	mov	r7, r0
   609e4:	ldr	r3, [r5, #-48]	; 0xffffffd0
   609e8:	ldr	r1, [r3, #12]
   609ec:	b	609a0 <fputs@plt+0x4f82c>
   609f0:	ldr	r4, [sp, #40]	; 0x28
   609f4:	mov	r2, #0
   609f8:	ldr	r0, [sp, #64]	; 0x40
   609fc:	bl	228ec <fputs@plt+0x11778>
   60a00:	mov	r3, #0
   60a04:	str	r3, [sp]
   60a08:	mov	r2, r0
   60a0c:	mov	r1, #75	; 0x4b
   60a10:	ldr	r0, [sp, #84]	; 0x54
   60a14:	bl	399e8 <fputs@plt+0x28874>
   60a18:	subs	r5, r0, #0
   60a1c:	beq	60a90 <fputs@plt+0x4f91c>
   60a20:	ldr	r1, [sp, #68]	; 0x44
   60a24:	mov	r0, r5
   60a28:	bl	1a990 <fputs@plt+0x981c>
   60a2c:	str	r7, [r5, #20]
   60a30:	mov	r2, #3
   60a34:	mov	r1, r5
   60a38:	mov	r0, r9
   60a3c:	bl	2624c <fputs@plt+0x150d8>
   60a40:	mov	r5, r0
   60a44:	mov	r2, r0
   60a48:	mov	r1, r9
   60a4c:	ldr	r0, [sp, #32]
   60a50:	bl	5fc14 <fputs@plt+0x4eaa0>
   60a54:	ldr	r3, [r9, #20]
   60a58:	ldr	r2, [sp, #36]	; 0x24
   60a5c:	add	r3, r3, r2
   60a60:	str	r3, [sp, #72]	; 0x48
   60a64:	ldr	r2, [sp, #52]	; 0x34
   60a68:	mov	r1, r5
   60a6c:	mov	r0, r9
   60a70:	bl	1a9b8 <fputs@plt+0x9844>
   60a74:	mov	r3, #4096	; 0x1000
   60a78:	ldr	r2, [sp, #72]	; 0x48
   60a7c:	strh	r3, [r2, #18]
   60a80:	b	60648 <fputs@plt+0x4f4d4>
   60a84:	mov	r1, #0
   60a88:	mov	r7, r1
   60a8c:	b	609f4 <fputs@plt+0x4f880>
   60a90:	mov	r1, r7
   60a94:	ldr	r0, [sp, #64]	; 0x40
   60a98:	bl	25cf8 <fputs@plt+0x14b84>
   60a9c:	b	60a74 <fputs@plt+0x4f900>
   60aa0:	ldrb	r3, [r4]
   60aa4:	cmp	r3, #151	; 0x97
   60aa8:	bne	5fda8 <fputs@plt+0x4ec34>
   60aac:	ldr	r3, [r4, #20]
   60ab0:	cmp	r3, #0
   60ab4:	beq	5fda8 <fputs@plt+0x4ec34>
   60ab8:	ldr	r3, [r3]
   60abc:	cmp	r3, #2
   60ac0:	bne	5fda8 <fputs@plt+0x4ec34>
   60ac4:	ldr	r3, [fp]
   60ac8:	mov	r0, r3
   60acc:	str	r3, [sp, #64]	; 0x40
   60ad0:	ldr	r1, [r4, #8]
   60ad4:	mov	r3, #0
   60ad8:	str	r3, [sp]
   60adc:	mov	r3, #1
   60ae0:	mov	r2, #2
   60ae4:	bl	27098 <fputs@plt+0x15f24>
   60ae8:	cmp	r0, #0
   60aec:	beq	5fda8 <fputs@plt+0x4ec34>
   60af0:	ldrh	r8, [r0, #2]
   60af4:	tst	r8, #4
   60af8:	beq	5fda8 <fputs@plt+0x4ec34>
   60afc:	ldr	r3, [r0, #4]
   60b00:	ldrh	r2, [r3]
   60b04:	strh	r2, [sp, #116]	; 0x74
   60b08:	ldrb	r3, [r3, #2]
   60b0c:	strb	r3, [sp, #118]	; 0x76
   60b10:	ldr	r7, [r4, #20]
   60b14:	ldr	r3, [r7, #4]
   60b18:	ldr	r6, [r3, #20]
   60b1c:	ldrb	r3, [r6]
   60b20:	cmp	r3, #152	; 0x98
   60b24:	bne	5fda8 <fputs@plt+0x4ec34>
   60b28:	ldrb	r3, [sp, #116]	; 0x74
   60b2c:	str	r3, [sp, #48]	; 0x30
   60b30:	ldrb	r3, [sp, #117]	; 0x75
   60b34:	str	r3, [sp, #60]	; 0x3c
   60b38:	ldrb	r3, [sp, #118]	; 0x76
   60b3c:	str	r3, [sp, #56]	; 0x38
   60b40:	mov	r0, r6
   60b44:	bl	1947c <fputs@plt+0x8308>
   60b48:	cmp	r0, #66	; 0x42
   60b4c:	bne	5fda8 <fputs@plt+0x4ec34>
   60b50:	ldr	r3, [r6, #44]	; 0x2c
   60b54:	ldrb	r3, [r3, #42]	; 0x2a
   60b58:	tst	r3, #16
   60b5c:	bne	5fda8 <fputs@plt+0x4ec34>
   60b60:	ldr	r3, [r7, #4]
   60b64:	ldr	r0, [r3]
   60b68:	bl	184d0 <fputs@plt+0x735c>
   60b6c:	mov	r3, r0
   60b70:	str	r0, [sp, #68]	; 0x44
   60b74:	ldrb	r6, [r0]
   60b78:	cmp	r6, #135	; 0x87
   60b7c:	beq	60b9c <fputs@plt+0x4fa28>
   60b80:	cmp	r6, #97	; 0x61
   60b84:	movne	r3, #0
   60b88:	strne	r3, [sp, #40]	; 0x28
   60b8c:	beq	60c74 <fputs@plt+0x4fb00>
   60b90:	ldr	r0, [sp, #40]	; 0x28
   60b94:	bl	23518 <fputs@plt+0x123a4>
   60b98:	b	5fda8 <fputs@plt+0x4ec34>
   60b9c:	ldr	r3, [fp, #480]	; 0x1e0
   60ba0:	ldrsh	r7, [r0, #32]
   60ba4:	cmp	r3, #0
   60ba8:	beq	60bd0 <fputs@plt+0x4fa5c>
   60bac:	mov	r2, #40	; 0x28
   60bb0:	mul	r2, r2, r7
   60bb4:	sub	r2, r2, #40	; 0x28
   60bb8:	ldr	r1, [r3, #60]	; 0x3c
   60bbc:	add	r2, r1, r2
   60bc0:	str	r2, [sp, #72]	; 0x48
   60bc4:	ldrh	r2, [r2, #8]
   60bc8:	tst	r2, #1
   60bcc:	beq	60be0 <fputs@plt+0x4fa6c>
   60bd0:	mov	r3, #0
   60bd4:	str	r3, [sp, #40]	; 0x28
   60bd8:	mov	r2, r3
   60bdc:	b	60c38 <fputs@plt+0x4fac4>
   60be0:	ldr	r0, [r3]
   60be4:	bl	1d2d4 <fputs@plt+0xc160>
   60be8:	subs	r3, r0, #0
   60bec:	str	r3, [sp, #40]	; 0x28
   60bf0:	beq	60bd0 <fputs@plt+0x4fa5c>
   60bf4:	ldr	r1, [sp, #72]	; 0x48
   60bf8:	mov	r0, r3
   60bfc:	bl	2d9c4 <fputs@plt+0x1c850>
   60c00:	mov	r2, #1
   60c04:	mov	r1, #65	; 0x41
   60c08:	ldr	r0, [sp, #40]	; 0x28
   60c0c:	bl	3403c <fputs@plt+0x22ec8>
   60c10:	movw	r3, #32968	; 0x80c8
   60c14:	movt	r3, #8
   60c18:	ldr	r2, [sp, #40]	; 0x28
   60c1c:	ldrh	r2, [r2, #8]
   60c20:	and	r2, r2, #31
   60c24:	add	r3, r3, r2
   60c28:	ldrb	r3, [r3, #3076]	; 0xc04
   60c2c:	cmp	r3, #3
   60c30:	movne	r2, #0
   60c34:	beq	60c64 <fputs@plt+0x4faf0>
   60c38:	ldr	r3, [fp, #8]
   60c3c:	cmp	r7, #32
   60c40:	mvngt	r1, #0
   60c44:	strgt	r1, [r3, #188]	; 0xbc
   60c48:	bgt	60c84 <fputs@plt+0x4fb10>
   60c4c:	sub	r7, r7, #1
   60c50:	ldr	r1, [r3, #188]	; 0xbc
   60c54:	mov	r0, #1
   60c58:	orr	r1, r1, r0, lsl r7
   60c5c:	str	r1, [r3, #188]	; 0xbc
   60c60:	b	60c84 <fputs@plt+0x4fb10>
   60c64:	ldr	r0, [sp, #40]	; 0x28
   60c68:	bl	31d00 <fputs@plt+0x20b8c>
   60c6c:	mov	r2, r0
   60c70:	b	60c38 <fputs@plt+0x4fac4>
   60c74:	ldr	r3, [sp, #68]	; 0x44
   60c78:	ldr	r2, [r3, #8]
   60c7c:	mov	r3, #0
   60c80:	str	r3, [sp, #40]	; 0x28
   60c84:	cmp	r2, #0
   60c88:	beq	60b90 <fputs@plt+0x4fa1c>
   60c8c:	ldrb	r3, [r2]
   60c90:	cmp	r3, #0
   60c94:	beq	60b90 <fputs@plt+0x4fa1c>
   60c98:	ldr	r7, [sp, #48]	; 0x30
   60c9c:	cmp	r3, r7
   60ca0:	beq	60b90 <fputs@plt+0x4fa1c>
   60ca4:	ldr	r1, [sp, #60]	; 0x3c
   60ca8:	cmp	r3, r1
   60cac:	beq	60b90 <fputs@plt+0x4fa1c>
   60cb0:	ldr	r0, [sp, #56]	; 0x38
   60cb4:	cmp	r3, r0
   60cb8:	beq	60b90 <fputs@plt+0x4fa1c>
   60cbc:	mov	lr, r2
   60cc0:	mov	ip, #0
   60cc4:	str	r5, [sp, #60]	; 0x3c
   60cc8:	mov	r5, r1
   60ccc:	b	60cd4 <fputs@plt+0x4fb60>
   60cd0:	mov	ip, r1
   60cd4:	add	r1, ip, #1
   60cd8:	str	r1, [sp, #56]	; 0x38
   60cdc:	ldrb	r3, [lr, #1]!
   60ce0:	cmp	r3, #0
   60ce4:	beq	60d14 <fputs@plt+0x4fba0>
   60ce8:	cmp	r3, r7
   60cec:	beq	60d08 <fputs@plt+0x4fb94>
   60cf0:	cmp	r5, r3
   60cf4:	beq	60dd4 <fputs@plt+0x4fc60>
   60cf8:	cmp	r0, r3
   60cfc:	bne	60cd0 <fputs@plt+0x4fb5c>
   60d00:	ldr	r5, [sp, #60]	; 0x3c
   60d04:	b	60d18 <fputs@plt+0x4fba4>
   60d08:	ldr	r5, [sp, #60]	; 0x3c
   60d0c:	ldr	r3, [sp, #48]	; 0x30
   60d10:	b	60d18 <fputs@plt+0x4fba4>
   60d14:	ldr	r5, [sp, #60]	; 0x3c
   60d18:	cmp	r1, #0
   60d1c:	beq	60b90 <fputs@plt+0x4fa1c>
   60d20:	ldrb	r0, [r2, ip]
   60d24:	cmp	r0, #255	; 0xff
   60d28:	beq	60b90 <fputs@plt+0x4fa1c>
   60d2c:	ldr	r0, [sp, #48]	; 0x30
   60d30:	cmp	r0, r3
   60d34:	movne	r3, #0
   60d38:	strne	r3, [sp, #48]	; 0x30
   60d3c:	beq	60ddc <fputs@plt+0x4fc68>
   60d40:	mov	r1, #97	; 0x61
   60d44:	ldr	r0, [sp, #64]	; 0x40
   60d48:	bl	1e67c <fputs@plt+0xd508>
   60d4c:	subs	r7, r0, #0
   60d50:	beq	60d64 <fputs@plt+0x4fbf0>
   60d54:	ldr	r3, [r7, #8]
   60d58:	mov	r2, #0
   60d5c:	ldr	r1, [sp, #56]	; 0x38
   60d60:	strb	r2, [r3, r1]
   60d64:	cmp	r6, #135	; 0x87
   60d68:	beq	60df4 <fputs@plt+0x4fc80>
   60d6c:	ldr	r0, [sp, #40]	; 0x28
   60d70:	bl	23518 <fputs@plt+0x123a4>
   60d74:	and	r6, r8, #8
   60d78:	ldr	r3, [r4, #20]
   60d7c:	ldr	r3, [r3, #4]
   60d80:	ldr	r3, [r3, #20]
   60d84:	str	r3, [sp, #40]	; 0x28
   60d88:	mov	r2, #0
   60d8c:	mov	r1, r7
   60d90:	mov	r0, sl
   60d94:	bl	228ec <fputs@plt+0x11778>
   60d98:	mov	r8, r0
   60d9c:	cmp	r6, #0
   60da0:	beq	60e84 <fputs@plt+0x4fd10>
   60da4:	ldrb	r3, [sl, #69]	; 0x45
   60da8:	cmp	r3, #0
   60dac:	movwne	r5, #53952	; 0xd2c0
   60db0:	movtne	r5, #8
   60db4:	bne	60f60 <fputs@plt+0x4fdec>
   60db8:	ldr	r5, [r8, #8]
   60dbc:	mov	r0, r5
   60dc0:	bl	1c2f8 <fputs@plt+0xb184>
   60dc4:	sub	r0, r0, #1
   60dc8:	add	r2, r5, r0
   60dcc:	ldrb	r3, [r5, r0]
   60dd0:	b	60f40 <fputs@plt+0x4fdcc>
   60dd4:	ldr	r5, [sp, #60]	; 0x3c
   60dd8:	b	60d18 <fputs@plt+0x4fba4>
   60ddc:	add	r3, r2, ip
   60de0:	ldrb	r3, [r3, #2]
   60de4:	clz	r3, r3
   60de8:	lsr	r3, r3, #5
   60dec:	str	r3, [sp, #48]	; 0x30
   60df0:	b	60d40 <fputs@plt+0x4fbcc>
   60df4:	ldr	r6, [fp, #8]
   60df8:	ldr	r3, [sp, #68]	; 0x44
   60dfc:	ldrsh	r3, [r3, #32]
   60e00:	cmp	r3, #32
   60e04:	mvngt	r3, #0
   60e08:	bgt	60e1c <fputs@plt+0x4fca8>
   60e0c:	sub	r2, r3, #1
   60e10:	ldr	r3, [r6, #188]	; 0xbc
   60e14:	mov	r1, #1
   60e18:	orr	r3, r3, r1, lsl r2
   60e1c:	str	r3, [r6, #188]	; 0xbc
   60e20:	ldr	r3, [sp, #48]	; 0x30
   60e24:	cmp	r3, #0
   60e28:	beq	60d6c <fputs@plt+0x4fbf8>
   60e2c:	ldr	r3, [sp, #68]	; 0x44
   60e30:	ldr	r3, [r3, #8]
   60e34:	ldrb	r3, [r3, #1]
   60e38:	cmp	r3, #0
   60e3c:	beq	60d6c <fputs@plt+0x4fbf8>
   60e40:	mov	r0, fp
   60e44:	bl	18ec4 <fputs@plt+0x7d50>
   60e48:	str	r0, [sp, #56]	; 0x38
   60e4c:	mov	r2, r0
   60e50:	ldr	r1, [sp, #68]	; 0x44
   60e54:	mov	r0, fp
   60e58:	bl	5c010 <fputs@plt+0x4ae9c>
   60e5c:	ldr	r1, [r6, #32]
   60e60:	sub	r1, r1, #1
   60e64:	mov	r0, r6
   60e68:	bl	17a1c <fputs@plt+0x68a8>
   60e6c:	mov	r3, #0
   60e70:	str	r3, [r0, #12]
   60e74:	ldr	r1, [sp, #56]	; 0x38
   60e78:	mov	r0, fp
   60e7c:	bl	18efc <fputs@plt+0x7d88>
   60e80:	b	60d6c <fputs@plt+0x4fbf8>
   60e84:	ldr	r3, [fp]
   60e88:	ldrb	r3, [r3, #69]	; 0x45
   60e8c:	cmp	r3, #0
   60e90:	bne	60ef4 <fputs@plt+0x4fd80>
   60e94:	ldrh	r3, [r5, #20]
   60e98:	orr	r3, r3, #1024	; 0x400
   60e9c:	strh	r3, [r5, #20]
   60ea0:	ldr	r0, [r7, #8]
   60ea4:	ldrb	r3, [r0]
   60ea8:	cmp	r3, #0
   60eac:	beq	60ef4 <fputs@plt+0x4fd80>
   60eb0:	mov	r2, #0
   60eb4:	movw	ip, #32968	; 0x80c8
   60eb8:	movt	ip, #8
   60ebc:	add	lr, ip, r3
   60ec0:	ldrb	r1, [lr, #320]	; 0x140
   60ec4:	and	r1, r1, #32
   60ec8:	bic	r3, r3, r1
   60ecc:	strb	r3, [r0]
   60ed0:	ldr	r3, [r8, #8]
   60ed4:	ldrb	r1, [lr, #64]	; 0x40
   60ed8:	strb	r1, [r3, r2]
   60edc:	add	r2, r2, #1
   60ee0:	ldr	r3, [r7, #8]
   60ee4:	add	r0, r3, r2
   60ee8:	ldrb	r3, [r3, r2]
   60eec:	cmp	r3, #0
   60ef0:	bne	60ebc <fputs@plt+0x4fd48>
   60ef4:	ldrb	r3, [sl, #69]	; 0x45
   60ef8:	cmp	r3, #0
   60efc:	movwne	r5, #53944	; 0xd2b8
   60f00:	movtne	r5, #8
   60f04:	bne	60f60 <fputs@plt+0x4fdec>
   60f08:	ldr	r5, [r8, #8]
   60f0c:	mov	r0, r5
   60f10:	bl	1c2f8 <fputs@plt+0xb184>
   60f14:	sub	r0, r0, #1
   60f18:	add	r2, r5, r0
   60f1c:	ldrb	r1, [r5, r0]
   60f20:	cmp	r1, #64	; 0x40
   60f24:	ldr	r3, [sp, #48]	; 0x30
   60f28:	moveq	r3, #0
   60f2c:	str	r3, [sp, #48]	; 0x30
   60f30:	movw	r3, #32968	; 0x80c8
   60f34:	movt	r3, #8
   60f38:	add	r3, r3, r1
   60f3c:	ldrb	r3, [r3, #64]	; 0x40
   60f40:	add	r3, r3, #1
   60f44:	strb	r3, [r2]
   60f48:	movw	r5, #53944	; 0xd2b8
   60f4c:	movt	r5, #8
   60f50:	movw	r3, #53952	; 0xd2c0
   60f54:	movt	r3, #8
   60f58:	cmp	r6, #0
   60f5c:	movne	r5, r3
   60f60:	mov	r2, #0
   60f64:	ldr	r1, [sp, #40]	; 0x28
   60f68:	mov	r0, sl
   60f6c:	bl	228ec <fputs@plt+0x11778>
   60f70:	mov	r2, r5
   60f74:	mov	r1, r0
   60f78:	mov	r0, fp
   60f7c:	bl	1e6d0 <fputs@plt+0xd55c>
   60f80:	mov	r6, #0
   60f84:	str	r6, [sp]
   60f88:	mov	r3, r7
   60f8c:	mov	r2, r0
   60f90:	mov	r1, #83	; 0x53
   60f94:	mov	r0, fp
   60f98:	bl	399e8 <fputs@plt+0x28874>
   60f9c:	mov	r7, r0
   60fa0:	mov	r1, r4
   60fa4:	bl	1a990 <fputs@plt+0x981c>
   60fa8:	movw	r2, #259	; 0x103
   60fac:	mov	r1, r7
   60fb0:	mov	r0, r9
   60fb4:	bl	2624c <fputs@plt+0x150d8>
   60fb8:	mov	r7, r0
   60fbc:	mov	r2, r0
   60fc0:	mov	r1, r9
   60fc4:	ldr	r0, [sp, #32]
   60fc8:	bl	5fc14 <fputs@plt+0x4eaa0>
   60fcc:	mov	r2, r6
   60fd0:	ldr	r1, [sp, #40]	; 0x28
   60fd4:	mov	r0, sl
   60fd8:	bl	228ec <fputs@plt+0x11778>
   60fdc:	mov	r2, r5
   60fe0:	mov	r1, r0
   60fe4:	mov	r0, fp
   60fe8:	bl	1e6d0 <fputs@plt+0xd55c>
   60fec:	str	r6, [sp]
   60ff0:	mov	r3, r8
   60ff4:	mov	r2, r0
   60ff8:	mov	r1, #82	; 0x52
   60ffc:	mov	r0, fp
   61000:	bl	399e8 <fputs@plt+0x28874>
   61004:	mov	r5, r0
   61008:	mov	r1, r4
   6100c:	bl	1a990 <fputs@plt+0x981c>
   61010:	movw	r2, #259	; 0x103
   61014:	mov	r1, r5
   61018:	mov	r0, r9
   6101c:	bl	2624c <fputs@plt+0x150d8>
   61020:	mov	r6, r0
   61024:	mov	r2, r0
   61028:	mov	r1, r9
   6102c:	ldr	r0, [sp, #32]
   61030:	bl	5fc14 <fputs@plt+0x4eaa0>
   61034:	ldr	r5, [r9, #20]
   61038:	ldr	r3, [sp, #36]	; 0x24
   6103c:	add	r5, r5, r3
   61040:	ldr	r3, [sp, #48]	; 0x30
   61044:	cmp	r3, #0
   61048:	beq	5fda8 <fputs@plt+0x4ec34>
   6104c:	ldr	r8, [sp, #52]	; 0x34
   61050:	mov	r2, r8
   61054:	mov	r1, r7
   61058:	mov	r0, r9
   6105c:	bl	1a9b8 <fputs@plt+0x9844>
   61060:	mov	r2, r8
   61064:	mov	r1, r6
   61068:	mov	r0, r9
   6106c:	bl	1a9b8 <fputs@plt+0x9844>
   61070:	b	5fda8 <fputs@plt+0x4ec34>
   61074:	add	r3, sp, #152	; 0x98
   61078:	add	r4, r3, r4, lsl #3
   6107c:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   61080:	str	r3, [sp, #32]
   61084:	ldr	r8, [r7]
   61088:	mov	r1, r8
   6108c:	ldr	r0, [sp, #20]
   61090:	bl	1abd0 <fputs@plt+0x9a5c>
   61094:	mov	r7, r0
   61098:	mov	r4, r1
   6109c:	mov	r1, r6
   610a0:	ldr	r0, [sp, #20]
   610a4:	bl	1abd0 <fputs@plt+0x9a5c>
   610a8:	and	r2, r7, r0
   610ac:	and	r3, r4, r1
   610b0:	orrs	r3, r2, r3
   610b4:	beq	610dc <fputs@plt+0x4ff68>
   610b8:	ldr	r0, [r5, #32]
   610bc:	ldr	r1, [r5, #36]	; 0x24
   610c0:	ldr	r3, [sp, #24]
   610c4:	orr	r0, r0, r3
   610c8:	ldr	r3, [sp, #28]
   610cc:	orr	r1, r1, r3
   610d0:	str	r0, [r5, #32]
   610d4:	str	r1, [r5, #36]	; 0x24
   610d8:	b	5fc44 <fputs@plt+0x4ead0>
   610dc:	mov	r2, #0
   610e0:	mov	r1, r8
   610e4:	mov	r0, sl
   610e8:	bl	228ec <fputs@plt+0x11778>
   610ec:	mov	r2, #0
   610f0:	str	r2, [sp]
   610f4:	mov	r3, r0
   610f8:	mov	r1, #51	; 0x33
   610fc:	mov	r0, fp
   61100:	bl	399e8 <fputs@plt+0x28874>
   61104:	mov	r2, #3
   61108:	mov	r1, r0
   6110c:	mov	r0, r9
   61110:	bl	2624c <fputs@plt+0x150d8>
   61114:	mov	r1, r0
   61118:	add	r3, r0, r0, lsl #1
   6111c:	ldr	r8, [r9, #20]
   61120:	add	r8, r8, r3, lsl #4
   61124:	str	r7, [r8, #32]
   61128:	str	r4, [r8, #36]	; 0x24
   6112c:	ldr	r3, [r6, #28]
   61130:	str	r3, [r8, #8]
   61134:	ldrsh	r3, [r6, #32]
   61138:	str	r3, [r8, #12]
   6113c:	mov	r3, #64	; 0x40
   61140:	strh	r3, [r8, #18]
   61144:	ldr	r3, [sp, #32]
   61148:	strb	r3, [r8, #23]
   6114c:	ldr	r2, [sp, #52]	; 0x34
   61150:	mov	r0, r9
   61154:	bl	1a9b8 <fputs@plt+0x9844>
   61158:	ldr	r5, [r9, #20]
   6115c:	ldr	r3, [sp, #36]	; 0x24
   61160:	add	r5, r5, r3
   61164:	ldrh	r3, [r5, #20]
   61168:	orr	r3, r3, #8
   6116c:	strh	r3, [r5, #20]
   61170:	ldrd	r2, [r5, #40]	; 0x28
   61174:	strd	r2, [r8, #40]	; 0x28
   61178:	b	610b8 <fputs@plt+0x4ff44>
   6117c:	ldr	fp, [sp, #76]	; 0x4c
   61180:	ldr	sl, [sp, #88]	; 0x58
   61184:	ldr	r4, [sp, #92]	; 0x5c
   61188:	ldr	r9, [sp, #96]	; 0x60
   6118c:	b	60964 <fputs@plt+0x4f7f0>
   61190:	mov	r3, #512	; 0x200
   61194:	ldr	r2, [sp, #72]	; 0x48
   61198:	strh	r3, [r2, #18]
   6119c:	ldr	r3, [sp, #48]	; 0x30
   611a0:	ldr	r3, [r3, #12]
   611a4:	cmp	r3, #2
   611a8:	bne	6063c <fputs@plt+0x4f4c8>
   611ac:	mov	r3, #0
   611b0:	str	fp, [sp, #76]	; 0x4c
   611b4:	str	r4, [sp, #88]	; 0x58
   611b8:	ldr	r4, [sp, #48]	; 0x30
   611bc:	b	607bc <fputs@plt+0x4f648>
   611c0:	mvn	r2, #0
   611c4:	mvn	r3, #0
   611c8:	strd	r2, [sp, #40]	; 0x28
   611cc:	b	611ac <fputs@plt+0x50038>
   611d0:	ldr	r2, [sp, #48]	; 0x30
   611d4:	add	r3, r2, #416	; 0x1a0
   611d8:	mvn	r0, #0
   611dc:	mvn	r1, #0
   611e0:	strd	r0, [r3, #-8]
   611e4:	mov	r3, #512	; 0x200
   611e8:	ldr	r1, [sp, #72]	; 0x48
   611ec:	strh	r3, [r1, #18]
   611f0:	ldr	r3, [r2, #12]
   611f4:	cmp	r3, #2
   611f8:	beq	611c0 <fputs@plt+0x5004c>
   611fc:	mvn	r2, #0
   61200:	mvn	r3, #0
   61204:	strd	r2, [sp, #40]	; 0x28
   61208:	ldr	r3, [sp, #56]	; 0x38
   6120c:	mvn	r8, #0
   61210:	ldr	r2, [sp, #80]	; 0x50
   61214:	add	r2, r2, #68	; 0x44
   61218:	str	r2, [sp, #60]	; 0x3c
   6121c:	str	fp, [sp, #76]	; 0x4c
   61220:	str	sl, [sp, #88]	; 0x58
   61224:	str	r4, [sp, #92]	; 0x5c
   61228:	str	r9, [sp, #96]	; 0x60
   6122c:	mov	r9, r3
   61230:	b	60894 <fputs@plt+0x4f720>
   61234:	andeq	r9, r8, ip, lsl r0
   61238:	strd	r4, [sp, #-16]!
   6123c:	str	r6, [sp, #8]
   61240:	str	lr, [sp, #12]
   61244:	mov	r6, r0
   61248:	mov	r5, r1
   6124c:	ldr	r4, [r1, #12]
   61250:	subs	r4, r4, #1
   61254:	bmi	61274 <fputs@plt+0x50100>
   61258:	mov	r2, r4
   6125c:	mov	r1, r5
   61260:	mov	r0, r6
   61264:	bl	5fc14 <fputs@plt+0x4eaa0>
   61268:	sub	r4, r4, #1
   6126c:	cmn	r4, #1
   61270:	bne	61258 <fputs@plt+0x500e4>
   61274:	ldrd	r4, [sp]
   61278:	ldr	r6, [sp, #8]
   6127c:	add	sp, sp, #12
   61280:	pop	{pc}		; (ldr pc, [sp], #4)
   61284:	strd	r4, [sp, #-36]!	; 0xffffffdc
   61288:	strd	r6, [sp, #8]
   6128c:	strd	r8, [sp, #16]
   61290:	strd	sl, [sp, #24]
   61294:	str	lr, [sp, #32]
   61298:	sub	sp, sp, #284	; 0x11c
   6129c:	str	r0, [sp, #20]
   612a0:	str	r1, [sp, #24]
   612a4:	mov	r5, r2
   612a8:	add	r2, sp, #324	; 0x144
   612ac:	ldrh	r2, [r2]
   612b0:	str	r2, [sp, #72]	; 0x48
   612b4:	ldr	r1, [r0, #8]
   612b8:	str	r1, [sp, #84]	; 0x54
   612bc:	ldr	r2, [r0]
   612c0:	str	r2, [sp, #68]	; 0x44
   612c4:	mov	r2, #0
   612c8:	str	r2, [sp, #260]	; 0x104
   612cc:	str	r2, [sp, #264]	; 0x108
   612d0:	str	r2, [sp, #268]	; 0x10c
   612d4:	str	r2, [sp, #272]	; 0x110
   612d8:	str	r2, [sp, #276]	; 0x114
   612dc:	subs	r2, r3, #0
   612e0:	str	r2, [sp, #40]	; 0x28
   612e4:	beq	612fc <fputs@plt+0x50188>
   612e8:	ldr	r3, [r2]
   612ec:	cmp	r3, #64	; 0x40
   612f0:	movlt	r3, r2
   612f4:	movge	r3, #0
   612f8:	str	r3, [sp, #40]	; 0x28
   612fc:	ldr	r3, [sp, #40]	; 0x28
   61300:	str	r3, [sp, #268]	; 0x10c
   61304:	ldr	r3, [sp, #68]	; 0x44
   61308:	ldrh	r3, [r3, #64]	; 0x40
   6130c:	tst	r3, #32
   61310:	beq	61324 <fputs@plt+0x501b0>
   61314:	ldr	r3, [sp, #72]	; 0x48
   61318:	bic	r3, r3, #1024	; 0x400
   6131c:	uxth	r3, r3
   61320:	str	r3, [sp, #72]	; 0x48
   61324:	ldr	r3, [sp, #24]
   61328:	ldr	r3, [r3]
   6132c:	str	r3, [sp, #76]	; 0x4c
   61330:	cmp	r3, #64	; 0x40
   61334:	bgt	61468 <fputs@plt+0x502f4>
   61338:	ldr	r3, [sp, #72]	; 0x48
   6133c:	ands	r3, r3, #64	; 0x40
   61340:	str	r3, [sp, #92]	; 0x5c
   61344:	ldr	r3, [sp, #76]	; 0x4c
   61348:	movne	r3, #1
   6134c:	str	r3, [sp, #76]	; 0x4c
   61350:	sub	r4, r3, #1
   61354:	add	r4, r4, r4, lsl #2
   61358:	lsl	r4, r4, #4
   6135c:	add	r4, r4, #816	; 0x330
   61360:	add	r2, r4, #72	; 0x48
   61364:	mov	r3, #0
   61368:	ldr	r6, [sp, #68]	; 0x44
   6136c:	mov	r0, r6
   61370:	bl	1d294 <fputs@plt+0xc120>
   61374:	mov	fp, r0
   61378:	ldrb	r3, [r6, #69]	; 0x45
   6137c:	cmp	r3, #0
   61380:	bne	61484 <fputs@plt+0x50310>
   61384:	mvn	r3, #0
   61388:	str	r3, [r0, #64]	; 0x40
   6138c:	str	r3, [r0, #60]	; 0x3c
   61390:	ldr	r9, [sp, #76]	; 0x4c
   61394:	strb	r9, [r0, #43]	; 0x2b
   61398:	ldr	r6, [sp, #20]
   6139c:	str	r6, [r0]
   613a0:	ldr	r3, [sp, #24]
   613a4:	str	r3, [r0, #4]
   613a8:	ldr	r3, [sp, #40]	; 0x28
   613ac:	str	r3, [r0, #8]
   613b0:	ldr	r3, [sp, #320]	; 0x140
   613b4:	str	r3, [r0, #12]
   613b8:	ldr	r0, [sp, #84]	; 0x54
   613bc:	bl	2dc2c <fputs@plt+0x1cab8>
   613c0:	str	r0, [fp, #48]	; 0x30
   613c4:	str	r0, [fp, #52]	; 0x34
   613c8:	ldr	r3, [sp, #72]	; 0x48
   613cc:	strh	r3, [fp, #36]	; 0x24
   613d0:	ldr	r3, [sp, #328]	; 0x148
   613d4:	strh	r3, [fp, #34]	; 0x22
   613d8:	ldr	r3, [r6, #428]	; 0x1ac
   613dc:	str	r3, [fp, #56]	; 0x38
   613e0:	str	fp, [sp, #260]	; 0x104
   613e4:	add	r0, fp, #328	; 0x148
   613e8:	str	r0, [sp, #28]
   613ec:	str	r0, [sp, #264]	; 0x108
   613f0:	add	r4, fp, r4
   613f4:	str	r4, [sp, #272]	; 0x110
   613f8:	add	r3, r4, #56	; 0x38
   613fc:	str	r3, [r4, #48]	; 0x30
   61400:	mov	r3, #0
   61404:	strh	r3, [r4, #40]	; 0x28
   61408:	mov	r2, #3
   6140c:	strh	r2, [r4, #44]	; 0x2c
   61410:	str	r3, [r4, #36]	; 0x24
   61414:	str	r3, [fp, #68]	; 0x44
   61418:	str	fp, [fp, #328]	; 0x148
   6141c:	str	r3, [fp, #332]	; 0x14c
   61420:	str	r3, [fp, #340]	; 0x154
   61424:	mov	r3, #8
   61428:	str	r3, [fp, #344]	; 0x158
   6142c:	add	r3, fp, #352	; 0x160
   61430:	str	r3, [fp, #348]	; 0x15c
   61434:	mov	r2, #72	; 0x48
   61438:	mov	r1, r5
   6143c:	bl	263d4 <fputs@plt+0x15260>
   61440:	ldr	r3, [sp, #264]	; 0x108
   61444:	ldr	r2, [r3, #12]
   61448:	cmp	r2, #0
   6144c:	ble	6150c <fputs@plt+0x50398>
   61450:	mov	r4, #0
   61454:	mov	r5, r4
   61458:	mov	r6, #16
   6145c:	mov	r8, r4
   61460:	mov	r7, #2
   61464:	b	614e4 <fputs@plt+0x50370>
   61468:	mov	r2, #64	; 0x40
   6146c:	movw	r1, #53960	; 0xd2c8
   61470:	movt	r1, #8
   61474:	ldr	r0, [sp, #20]
   61478:	bl	3907c <fputs@plt+0x27f08>
   6147c:	mov	fp, #0
   61480:	b	61c6c <fputs@plt+0x50af8>
   61484:	mov	r1, r0
   61488:	ldr	r0, [sp, #68]	; 0x44
   6148c:	bl	214f4 <fputs@plt+0x10380>
   61490:	mov	fp, #0
   61494:	b	61c6c <fputs@plt+0x50af8>
   61498:	ldr	r3, [sp, #264]	; 0x108
   6149c:	ldr	r1, [r3, #20]
   614a0:	mov	r3, r6
   614a4:	ldr	r2, [fp, #52]	; 0x34
   614a8:	ldr	r1, [r1, r4]
   614ac:	ldr	r0, [sp, #20]
   614b0:	bl	5f0dc <fputs@plt+0x4df68>
   614b4:	ldr	r3, [sp, #264]	; 0x108
   614b8:	ldr	r3, [r3, #20]
   614bc:	add	r3, r3, r4
   614c0:	ldrh	r2, [r3, #20]
   614c4:	orr	r2, r2, #4
   614c8:	strh	r2, [r3, #20]
   614cc:	add	r5, r5, #1
   614d0:	ldr	r3, [sp, #264]	; 0x108
   614d4:	add	r4, r4, #48	; 0x30
   614d8:	ldr	r2, [r3, #12]
   614dc:	cmp	r2, r5
   614e0:	ble	6150c <fputs@plt+0x50398>
   614e4:	cmp	r9, #0
   614e8:	beq	61498 <fputs@plt+0x50324>
   614ec:	ldr	r3, [r3, #20]
   614f0:	mov	r2, r8
   614f4:	mov	r1, r7
   614f8:	ldr	r0, [r3, r4]
   614fc:	bl	1ce88 <fputs@plt+0xbd14>
   61500:	cmp	r0, #0
   61504:	beq	614cc <fputs@plt+0x50358>
   61508:	b	61498 <fputs@plt+0x50324>
   6150c:	ldr	r3, [sp, #76]	; 0x4c
   61510:	cmp	r3, #0
   61514:	bne	61538 <fputs@plt+0x503c4>
   61518:	ldr	r3, [sp, #40]	; 0x28
   6151c:	cmp	r3, #0
   61520:	ldrne	r3, [r3]
   61524:	strbne	r3, [fp, #38]	; 0x26
   61528:	ldr	r3, [sp, #72]	; 0x48
   6152c:	tst	r3, #1024	; 0x400
   61530:	movne	r3, #1
   61534:	strbne	r3, [fp, #42]	; 0x2a
   61538:	ldr	r3, [sp, #24]
   6153c:	ldr	r3, [r3]
   61540:	cmp	r3, #0
   61544:	ble	61640 <fputs@plt+0x504cc>
   61548:	ldr	sl, [sp, #24]
   6154c:	mov	r9, #0
   61550:	movw	r3, #54028	; 0xd30c
   61554:	movt	r3, #8
   61558:	str	r3, [sp, #44]	; 0x2c
   6155c:	b	6484c <fputs@plt+0x536d8>
   61560:	mov	r9, r4
   61564:	mov	r3, #0
   61568:	str	r3, [sp]
   6156c:	mov	r2, r3
   61570:	mov	r1, #152	; 0x98
   61574:	ldr	r0, [sp, #20]
   61578:	bl	399e8 <fputs@plt+0x28874>
   6157c:	subs	r6, r0, #0
   61580:	beq	648b4 <fputs@plt+0x53740>
   61584:	ldr	r3, [sp, #36]	; 0x24
   61588:	ldr	r3, [r3, #52]	; 0x34
   6158c:	str	r3, [r6, #28]
   61590:	add	r4, r9, #1
   61594:	strh	r9, [r6, #32]
   61598:	str	r8, [r6, #44]	; 0x2c
   6159c:	ldr	r3, [r7, #4]
   615a0:	add	r1, r5, r5, lsl #2
   615a4:	mov	r2, #0
   615a8:	ldr	r1, [r3, r1, lsl #2]
   615ac:	ldr	r9, [sp, #20]
   615b0:	ldr	r0, [r9]
   615b4:	bl	228ec <fputs@plt+0x11778>
   615b8:	mov	r3, #0
   615bc:	str	r3, [sp]
   615c0:	mov	r3, r0
   615c4:	mov	r2, r6
   615c8:	mov	r1, #79	; 0x4f
   615cc:	mov	r0, r9
   615d0:	bl	399e8 <fputs@plt+0x28874>
   615d4:	mov	r2, #1
   615d8:	mov	r1, r0
   615dc:	ldr	r0, [sp, #28]
   615e0:	bl	2624c <fputs@plt+0x150d8>
   615e4:	add	r5, r5, #1
   615e8:	ldr	r3, [r7]
   615ec:	cmp	r5, r3
   615f0:	bge	61638 <fputs@plt+0x504c4>
   615f4:	ldrsh	r2, [r8, #34]	; 0x22
   615f8:	cmp	r2, r4
   615fc:	ble	648ac <fputs@plt+0x53738>
   61600:	ldr	r3, [r8, #4]
   61604:	add	r1, r3, r4, lsl #4
   61608:	ldrb	r1, [r1, #15]
   6160c:	tst	r1, #2
   61610:	bne	61560 <fputs@plt+0x503ec>
   61614:	add	r3, r3, #15
   61618:	add	r4, r4, #1
   6161c:	cmp	r4, r2
   61620:	beq	6481c <fputs@plt+0x536a8>
   61624:	ldrb	r1, [r3, r4, lsl #4]
   61628:	tst	r1, #2
   6162c:	beq	61618 <fputs@plt+0x504a4>
   61630:	mov	r9, r4
   61634:	b	61564 <fputs@plt+0x503f0>
   61638:	ldr	r9, [sp, #32]
   6163c:	b	64834 <fputs@plt+0x536c0>
   61640:	ldr	r1, [sp, #28]
   61644:	ldr	r0, [sp, #24]
   61648:	bl	61238 <fputs@plt+0x500c4>
   6164c:	ldr	r3, [sp, #68]	; 0x44
   61650:	ldrb	r3, [r3, #69]	; 0x45
   61654:	str	r3, [sp, #64]	; 0x40
   61658:	cmp	r3, #0
   6165c:	bne	61c50 <fputs@plt+0x50adc>
   61660:	ldr	r3, [sp, #72]	; 0x48
   61664:	ands	r3, r3, #1024	; 0x400
   61668:	str	r3, [sp, #112]	; 0x70
   6166c:	bne	616f4 <fputs@plt+0x50580>
   61670:	ldr	r3, [sp, #76]	; 0x4c
   61674:	cmp	r3, #1
   61678:	beq	61900 <fputs@plt+0x5078c>
   6167c:	ldr	r3, [sp, #260]	; 0x104
   61680:	ldr	r7, [r3, #4]
   61684:	ldrb	r9, [r3, #43]	; 0x2b
   61688:	add	r9, r9, r9, lsl #3
   6168c:	add	r9, r7, r9, lsl #3
   61690:	add	r9, r9, #8
   61694:	ldr	r2, [r3]
   61698:	ldr	r2, [r2]
   6169c:	str	r2, [sp, #80]	; 0x50
   616a0:	ldr	r8, [sp, #272]	; 0x110
   616a4:	add	r2, r8, #56	; 0x38
   616a8:	str	r2, [r8, #48]	; 0x30
   616ac:	mov	r2, #0
   616b0:	strh	r2, [r8, #40]	; 0x28
   616b4:	mov	r1, #3
   616b8:	strh	r1, [r8, #44]	; 0x2c
   616bc:	str	r2, [r8, #36]	; 0x24
   616c0:	add	r7, r7, #8
   616c4:	cmp	r9, r7
   616c8:	bls	64718 <fputs@plt+0x535a4>
   616cc:	str	r2, [sp, #32]
   616d0:	str	r2, [sp, #36]	; 0x24
   616d4:	mov	sl, r2
   616d8:	str	r2, [sp, #40]	; 0x28
   616dc:	add	r3, r3, #68	; 0x44
   616e0:	str	r3, [sp, #44]	; 0x2c
   616e4:	ldr	r4, [sp, #64]	; 0x40
   616e8:	str	fp, [sp, #88]	; 0x58
   616ec:	mov	fp, r2
   616f0:	b	61bcc <fputs@plt+0x50a58>
   616f4:	ldr	r2, [sp, #24]
   616f8:	ldr	r3, [r2]
   616fc:	cmp	r3, #1
   61700:	bne	618dc <fputs@plt+0x50768>
   61704:	ldr	sl, [r2, #52]	; 0x34
   61708:	ldr	r7, [r2, #24]
   6170c:	ldr	r3, [sp, #320]	; 0x140
   61710:	ldr	r6, [r3]
   61714:	cmp	r6, #0
   61718:	ble	61768 <fputs@plt+0x505f4>
   6171c:	ldr	r4, [r3, #4]
   61720:	mov	r5, #0
   61724:	b	61738 <fputs@plt+0x505c4>
   61728:	add	r5, r5, #1
   6172c:	add	r4, r4, #20
   61730:	cmp	r5, r6
   61734:	beq	61768 <fputs@plt+0x505f4>
   61738:	ldr	r0, [r4]
   6173c:	bl	184d0 <fputs@plt+0x735c>
   61740:	ldrb	r3, [r0]
   61744:	cmp	r3, #152	; 0x98
   61748:	bne	61728 <fputs@plt+0x505b4>
   6174c:	ldr	r3, [r0, #28]
   61750:	cmp	sl, r3
   61754:	bne	61728 <fputs@plt+0x505b4>
   61758:	ldrsh	r3, [r0, #32]
   6175c:	cmp	r3, #0
   61760:	bge	61728 <fputs@plt+0x505b4>
   61764:	b	64808 <fputs@plt+0x53694>
   61768:	ldr	r6, [r7, #8]
   6176c:	cmp	r6, #0
   61770:	beq	618dc <fputs@plt+0x50768>
   61774:	mov	r9, #2
   61778:	str	fp, [sp, #36]	; 0x24
   6177c:	mov	fp, sl
   61780:	ldr	r7, [sp, #320]	; 0x140
   61784:	b	618b8 <fputs@plt+0x50744>
   61788:	add	r4, r4, #1
   6178c:	ldr	r3, [r7]
   61790:	cmp	r4, r3
   61794:	bge	618a0 <fputs@plt+0x5072c>
   61798:	ldr	r3, [r7, #4]
   6179c:	add	r2, r4, r4, lsl #2
   617a0:	ldr	r8, [r3, r2, lsl #2]
   617a4:	mov	r0, r8
   617a8:	bl	184d0 <fputs@plt+0x735c>
   617ac:	ldrb	r3, [r0]
   617b0:	cmp	r3, #152	; 0x98
   617b4:	bne	61788 <fputs@plt+0x50614>
   617b8:	ldr	r3, [r6, #4]
   617bc:	ldrsh	r2, [r0, #32]
   617c0:	ldrsh	r3, [r3, sl]
   617c4:	cmp	r2, r3
   617c8:	bne	61788 <fputs@plt+0x50614>
   617cc:	ldr	r3, [r0, #28]
   617d0:	cmp	fp, r3
   617d4:	bne	61788 <fputs@plt+0x50614>
   617d8:	mov	r1, r8
   617dc:	ldr	r0, [sp, #20]
   617e0:	bl	3c92c <fputs@plt+0x2b7b8>
   617e4:	cmp	r0, #0
   617e8:	beq	61788 <fputs@plt+0x50614>
   617ec:	ldr	r1, [sp, #32]
   617f0:	ldr	r0, [r0]
   617f4:	bl	14234 <fputs@plt+0x30c0>
   617f8:	cmp	r0, #0
   617fc:	bne	61788 <fputs@plt+0x50614>
   61800:	cmp	r4, #0
   61804:	blt	618a0 <fputs@plt+0x5072c>
   61808:	ldr	r3, [r6, #4]
   6180c:	ldrsh	r3, [r3, sl]
   61810:	cmp	r3, #0
   61814:	bge	6188c <fputs@plt+0x50718>
   61818:	cmn	r3, #1
   6181c:	movne	r3, #0
   61820:	moveq	r3, #1
   61824:	cmp	r3, #0
   61828:	beq	618a0 <fputs@plt+0x5072c>
   6182c:	add	r5, r5, #1
   61830:	ldrh	r3, [r6, #50]	; 0x32
   61834:	cmp	r5, r3
   61838:	bge	618a0 <fputs@plt+0x5072c>
   6183c:	str	r6, [sp, #12]
   61840:	str	r9, [sp, #8]
   61844:	mvn	r2, #0
   61848:	mvn	r3, #0
   6184c:	strd	r2, [sp]
   61850:	mov	r2, r5
   61854:	mov	r1, fp
   61858:	ldr	r0, [sp, #28]
   6185c:	bl	3cf3c <fputs@plt+0x2bdc8>
   61860:	cmp	r0, #0
   61864:	bne	6182c <fputs@plt+0x506b8>
   61868:	ldr	r3, [r6, #32]
   6186c:	ldr	r3, [r3, r5, lsl #2]
   61870:	str	r3, [sp, #32]
   61874:	ldr	r3, [r7]
   61878:	cmp	r3, #0
   6187c:	ble	618a0 <fputs@plt+0x5072c>
   61880:	lsl	sl, r5, #1
   61884:	mov	r4, #0
   61888:	b	61798 <fputs@plt+0x50624>
   6188c:	ldr	r2, [r6, #12]
   61890:	ldr	r2, [r2, #4]
   61894:	add	r3, r2, r3, lsl #4
   61898:	ldrb	r3, [r3, #12]
   6189c:	b	61824 <fputs@plt+0x506b0>
   618a0:	ldrh	r3, [r6, #50]	; 0x32
   618a4:	cmp	r3, r5
   618a8:	beq	64814 <fputs@plt+0x536a0>
   618ac:	ldr	r6, [r6, #20]
   618b0:	cmp	r6, #0
   618b4:	beq	618d8 <fputs@plt+0x50764>
   618b8:	ldrb	r3, [r6, #54]	; 0x36
   618bc:	cmp	r3, #0
   618c0:	beq	618ac <fputs@plt+0x50738>
   618c4:	ldrh	r3, [r6, #50]	; 0x32
   618c8:	cmp	r3, #0
   618cc:	beq	64804 <fputs@plt+0x53690>
   618d0:	mov	r5, #0
   618d4:	b	6183c <fputs@plt+0x506c8>
   618d8:	ldr	fp, [sp, #36]	; 0x24
   618dc:	ldr	r3, [sp, #40]	; 0x28
   618e0:	cmp	r3, #0
   618e4:	bne	61670 <fputs@plt+0x504fc>
   618e8:	ldrh	r3, [fp, #36]	; 0x24
   618ec:	orr	r3, r3, #512	; 0x200
   618f0:	strh	r3, [fp, #36]	; 0x24
   618f4:	ldr	r3, [sp, #320]	; 0x140
   618f8:	str	r3, [fp, #8]
   618fc:	b	61670 <fputs@plt+0x504fc>
   61900:	ldr	r8, [sp, #260]	; 0x104
   61904:	ldrh	r3, [r8, #36]	; 0x24
   61908:	tst	r3, #32
   6190c:	bne	6167c <fputs@plt+0x50508>
   61910:	ldr	r9, [r8, #4]
   61914:	ldr	r4, [r9, #24]
   61918:	ldrb	r3, [r4, #42]	; 0x2a
   6191c:	tst	r3, #16
   61920:	bne	6167c <fputs@plt+0x50508>
   61924:	ldrb	r3, [r9, #45]	; 0x2d
   61928:	tst	r3, #2
   6192c:	bne	6167c <fputs@plt+0x50508>
   61930:	ldr	sl, [r9, #52]	; 0x34
   61934:	add	r0, r8, #328	; 0x148
   61938:	str	r0, [sp, #32]
   6193c:	ldr	r7, [sp, #272]	; 0x110
   61940:	mov	r3, #0
   61944:	str	r3, [r7, #36]	; 0x24
   61948:	strh	r3, [r7, #42]	; 0x2a
   6194c:	str	r3, [sp, #12]
   61950:	mov	r3, #130	; 0x82
   61954:	str	r3, [sp, #8]
   61958:	mov	r2, #0
   6195c:	mov	r3, #0
   61960:	strd	r2, [sp]
   61964:	mvn	r2, #0
   61968:	mov	r1, sl
   6196c:	bl	3cf3c <fputs@plt+0x2bdc8>
   61970:	cmp	r0, #0
   61974:	beq	619f0 <fputs@plt+0x5087c>
   61978:	movw	r3, #4353	; 0x1101
   6197c:	str	r3, [r7, #36]	; 0x24
   61980:	ldr	r3, [r7, #48]	; 0x30
   61984:	str	r0, [r3]
   61988:	mov	r3, #1
   6198c:	strh	r3, [r7, #40]	; 0x28
   61990:	strh	r3, [r7, #24]
   61994:	mov	r3, #33	; 0x21
   61998:	strh	r3, [r7, #20]
   6199c:	ldr	r3, [r7, #36]	; 0x24
   619a0:	cmp	r3, #0
   619a4:	beq	6167c <fputs@plt+0x50508>
   619a8:	mov	r4, #1
   619ac:	strh	r4, [r7, #22]
   619b0:	str	r7, [r8, #800]	; 0x320
   619b4:	mov	r1, sl
   619b8:	add	r0, r8, #68	; 0x44
   619bc:	bl	1ab5c <fputs@plt+0x99e8>
   619c0:	strd	r0, [r7, #8]
   619c4:	str	sl, [r8, #740]	; 0x2e4
   619c8:	strh	r4, [r8, #32]
   619cc:	ldr	r3, [r8, #8]
   619d0:	cmp	r3, #0
   619d4:	ldrne	r3, [r3]
   619d8:	strbne	r3, [r8, #38]	; 0x26
   619dc:	ldrh	r3, [r8, #36]	; 0x24
   619e0:	tst	r3, #1024	; 0x400
   619e4:	movne	r3, #1
   619e8:	strbne	r3, [r8, #42]	; 0x2a
   619ec:	b	64770 <fputs@plt+0x535fc>
   619f0:	ldr	r4, [r4, #8]
   619f4:	cmp	r4, #0
   619f8:	bne	61a18 <fputs@plt+0x508a4>
   619fc:	b	6199c <fputs@plt+0x50828>
   61a00:	ldrh	r3, [r4, #50]	; 0x32
   61a04:	cmp	r3, r5
   61a08:	beq	61aa4 <fputs@plt+0x50930>
   61a0c:	ldr	r4, [r4, #20]
   61a10:	cmp	r4, #0
   61a14:	beq	6199c <fputs@plt+0x50828>
   61a18:	ldrb	r3, [r4, #54]	; 0x36
   61a1c:	cmp	r3, #0
   61a20:	beq	61a0c <fputs@plt+0x50898>
   61a24:	ldr	r3, [r4, #36]	; 0x24
   61a28:	cmp	r3, #0
   61a2c:	bne	61a0c <fputs@plt+0x50898>
   61a30:	ldrh	r3, [r4, #50]	; 0x32
   61a34:	cmp	r3, #3
   61a38:	bhi	61a0c <fputs@plt+0x50898>
   61a3c:	ldrb	r2, [r4, #55]	; 0x37
   61a40:	tst	r2, #8
   61a44:	movne	r6, #130	; 0x82
   61a48:	moveq	r6, #2
   61a4c:	cmp	r3, #0
   61a50:	beq	61aa0 <fputs@plt+0x5092c>
   61a54:	mov	r5, #0
   61a58:	str	r4, [sp, #12]
   61a5c:	str	r6, [sp, #8]
   61a60:	mov	r2, #0
   61a64:	mov	r3, #0
   61a68:	strd	r2, [sp]
   61a6c:	mov	r2, r5
   61a70:	mov	r1, sl
   61a74:	ldr	r0, [sp, #32]
   61a78:	bl	3cf3c <fputs@plt+0x2bdc8>
   61a7c:	cmp	r0, #0
   61a80:	beq	61a00 <fputs@plt+0x5088c>
   61a84:	ldr	r3, [r7, #48]	; 0x30
   61a88:	str	r0, [r3, r5, lsl #2]
   61a8c:	add	r5, r5, #1
   61a90:	ldrh	r3, [r4, #50]	; 0x32
   61a94:	cmp	r5, r3
   61a98:	blt	61a58 <fputs@plt+0x508e4>
   61a9c:	b	61a00 <fputs@plt+0x5088c>
   61aa0:	mov	r5, #0
   61aa4:	movw	r3, #4609	; 0x1201
   61aa8:	str	r3, [r7, #36]	; 0x24
   61aac:	ldrb	r3, [r4, #55]	; 0x37
   61ab0:	tst	r3, #32
   61ab4:	bne	61ad8 <fputs@plt+0x50964>
   61ab8:	mov	r0, r4
   61abc:	bl	1b418 <fputs@plt+0xa2a4>
   61ac0:	ldr	lr, [r9, #64]	; 0x40
   61ac4:	ldr	ip, [r9, #68]	; 0x44
   61ac8:	bic	r2, lr, r0
   61acc:	bic	r3, ip, r1
   61ad0:	orrs	r3, r2, r3
   61ad4:	bne	61ae0 <fputs@plt+0x5096c>
   61ad8:	movw	r3, #4673	; 0x1241
   61adc:	str	r3, [r7, #36]	; 0x24
   61ae0:	uxth	r5, r5
   61ae4:	strh	r5, [r7, #40]	; 0x28
   61ae8:	strh	r5, [r7, #24]
   61aec:	str	r4, [r7, #28]
   61af0:	mov	r3, #39	; 0x27
   61af4:	strh	r3, [r7, #20]
   61af8:	b	6199c <fputs@plt+0x50828>
   61afc:	add	r6, r7, #72	; 0x48
   61b00:	cmp	r9, r6
   61b04:	bls	61b54 <fputs@plt+0x509e0>
   61b08:	mov	r4, #0
   61b0c:	mov	r5, #0
   61b10:	b	61b3c <fputs@plt+0x509c8>
   61b14:	ldr	r1, [r6, #44]	; 0x2c
   61b18:	ldr	r0, [sp, #44]	; 0x2c
   61b1c:	bl	1ab5c <fputs@plt+0x99e8>
   61b20:	orr	r0, r0, r4
   61b24:	orr	r1, r1, r5
   61b28:	mov	r4, r0
   61b2c:	mov	r5, r1
   61b30:	add	r6, r6, #72	; 0x48
   61b34:	cmp	r9, r6
   61b38:	bls	61b5c <fputs@plt+0x509e8>
   61b3c:	orrs	r3, r4, r5
   61b40:	bne	61b14 <fputs@plt+0x509a0>
   61b44:	ldrb	r3, [r6, #36]	; 0x24
   61b48:	tst	r3, #10
   61b4c:	beq	61b30 <fputs@plt+0x509bc>
   61b50:	b	61b14 <fputs@plt+0x509a0>
   61b54:	mov	r4, #0
   61b58:	mov	r5, #0
   61b5c:	strd	r4, [sp]
   61b60:	ldr	r2, [sp, #32]
   61b64:	ldr	r3, [sp, #36]	; 0x24
   61b68:	add	r0, sp, #260	; 0x104
   61b6c:	bl	3a938 <fputs@plt+0x297c4>
   61b70:	b	61c38 <fputs@plt+0x50ac4>
   61b74:	strd	r4, [sp]
   61b78:	ldr	r2, [sp, #32]
   61b7c:	ldr	r3, [sp, #36]	; 0x24
   61b80:	add	r0, sp, #260	; 0x104
   61b84:	bl	3df10 <fputs@plt+0x2cd9c>
   61b88:	ldr	r2, [r8, #8]
   61b8c:	ldr	r3, [r8, #12]
   61b90:	orr	fp, fp, r2
   61b94:	orr	sl, sl, r3
   61b98:	cmp	r0, #0
   61b9c:	bne	61c40 <fputs@plt+0x50acc>
   61ba0:	ldr	r3, [sp, #80]	; 0x50
   61ba4:	ldrb	r3, [r3, #69]	; 0x45
   61ba8:	cmp	r3, #0
   61bac:	bne	64714 <fputs@plt+0x535a0>
   61bb0:	ldr	r3, [sp, #40]	; 0x28
   61bb4:	add	r3, r3, #1
   61bb8:	str	r3, [sp, #40]	; 0x28
   61bbc:	add	r7, r7, #72	; 0x48
   61bc0:	ldr	r4, [sp, #64]	; 0x40
   61bc4:	cmp	r9, r7
   61bc8:	bls	61c8c <fputs@plt+0x50b18>
   61bcc:	ldr	r3, [sp, #40]	; 0x28
   61bd0:	strb	r3, [r8, #16]
   61bd4:	ldr	r1, [r7, #44]	; 0x2c
   61bd8:	ldr	r0, [sp, #44]	; 0x2c
   61bdc:	bl	1ab5c <fputs@plt+0x99e8>
   61be0:	strd	r0, [r8, #8]
   61be4:	ldrb	r3, [r7, #36]	; 0x24
   61be8:	str	r3, [sp, #64]	; 0x40
   61bec:	orr	r4, r3, r4
   61bf0:	ands	r4, r4, #10
   61bf4:	ldr	r3, [sp, #32]
   61bf8:	movne	r3, fp
   61bfc:	str	r3, [sp, #32]
   61c00:	ldr	r3, [sp, #36]	; 0x24
   61c04:	cmp	r4, #0
   61c08:	movne	r3, sl
   61c0c:	str	r3, [sp, #36]	; 0x24
   61c10:	ldr	r3, [r7, #16]
   61c14:	ldrb	r3, [r3, #42]	; 0x2a
   61c18:	tst	r3, #16
   61c1c:	bne	61afc <fputs@plt+0x50988>
   61c20:	ldr	r2, [sp, #32]
   61c24:	ldr	r3, [sp, #36]	; 0x24
   61c28:	add	r0, sp, #260	; 0x104
   61c2c:	bl	3d7bc <fputs@plt+0x2c648>
   61c30:	mov	r4, #0
   61c34:	mov	r5, #0
   61c38:	cmp	r0, #0
   61c3c:	beq	61b74 <fputs@plt+0x50a00>
   61c40:	ldr	fp, [sp, #88]	; 0x58
   61c44:	mov	r1, r8
   61c48:	ldr	r0, [sp, #80]	; 0x50
   61c4c:	bl	24a88 <fputs@plt+0x13914>
   61c50:	ldr	r3, [fp, #56]	; 0x38
   61c54:	ldr	r2, [sp, #20]
   61c58:	str	r3, [r2, #428]	; 0x1ac
   61c5c:	mov	r1, fp
   61c60:	ldr	r0, [sp, #68]	; 0x44
   61c64:	bl	260b0 <fputs@plt+0x14f3c>
   61c68:	mov	fp, #0
   61c6c:	mov	r0, fp
   61c70:	add	sp, sp, #284	; 0x11c
   61c74:	ldrd	r4, [sp]
   61c78:	ldrd	r6, [sp, #8]
   61c7c:	ldrd	r8, [sp, #16]
   61c80:	ldrd	sl, [sp, #24]
   61c84:	add	sp, sp, #32
   61c88:	pop	{pc}		; (ldr pc, [sp], #4)
   61c8c:	ldr	fp, [sp, #88]	; 0x58
   61c90:	b	64718 <fputs@plt+0x535a4>
   61c94:	ldr	r3, [sp, #68]	; 0x44
   61c98:	ldr	r3, [r3, #24]
   61c9c:	tst	r3, #131072	; 0x20000
   61ca0:	beq	6477c <fputs@plt+0x53608>
   61ca4:	mvn	r2, #0
   61ca8:	mvn	r3, #0
   61cac:	strd	r2, [fp, #24]
   61cb0:	b	6477c <fputs@plt+0x53608>
   61cb4:	ldrh	r3, [r3, #64]	; 0x40
   61cb8:	tst	r3, #1024	; 0x400
   61cbc:	bne	647bc <fputs@plt+0x53648>
   61cc0:	mov	r1, r2
   61cc4:	ldr	r5, [sp, #144]	; 0x90
   61cc8:	mov	r0, r5
   61ccc:	bl	1ac80 <fputs@plt+0x9b0c>
   61cd0:	mov	r8, r0
   61cd4:	mov	r7, r1
   61cd8:	ldr	r1, [sp, #268]	; 0x10c
   61cdc:	cmp	r1, #0
   61ce0:	beq	61cf4 <fputs@plt+0x50b80>
   61ce4:	mov	r0, r5
   61ce8:	bl	1ac80 <fputs@plt+0x9b0c>
   61cec:	orr	r8, r8, r0
   61cf0:	orr	r7, r7, r1
   61cf4:	sub	r3, r4, #1
   61cf8:	add	r3, r3, r3, lsl #2
   61cfc:	add	r3, fp, r3, lsl #4
   61d00:	ldr	r2, [r3, #800]	; 0x320
   61d04:	ldr	r9, [fp, #4]
   61d08:	ldrb	r3, [r2, #16]
   61d0c:	add	r3, r3, r3, lsl #3
   61d10:	add	r3, r9, r3, lsl #3
   61d14:	ldrb	r3, [r3, #44]	; 0x2c
   61d18:	tst	r3, #8
   61d1c:	beq	647bc <fputs@plt+0x53648>
   61d20:	ldr	r6, [sp, #264]	; 0x108
   61d24:	sub	r5, r4, #1
   61d28:	uxtb	r5, r5
   61d2c:	add	r5, r5, r5, lsl #2
   61d30:	add	r5, fp, r5, lsl #4
   61d34:	str	sl, [sp, #40]	; 0x28
   61d38:	mov	ip, r9
   61d3c:	str	fp, [sp, #36]	; 0x24
   61d40:	ldr	fp, [sp, #76]	; 0x4c
   61d44:	b	61dd8 <fputs@plt+0x50c64>
   61d48:	add	r3, r3, #48	; 0x30
   61d4c:	cmp	lr, r3
   61d50:	bls	61d98 <fputs@plt+0x50c24>
   61d54:	ldr	r2, [r3, #44]	; 0x2c
   61d58:	ldr	ip, [r3, #40]	; 0x28
   61d5c:	and	r0, r9, ip
   61d60:	and	r1, sl, r2
   61d64:	orrs	r2, r0, r1
   61d68:	beq	61d48 <fputs@plt+0x50bd4>
   61d6c:	ldr	r2, [r3]
   61d70:	ldr	r2, [r2, #4]
   61d74:	tst	r2, #1
   61d78:	bne	61d48 <fputs@plt+0x50bd4>
   61d7c:	ldr	ip, [sp, #32]
   61d80:	cmp	lr, r3
   61d84:	bls	61d9c <fputs@plt+0x50c28>
   61d88:	str	fp, [sp, #76]	; 0x4c
   61d8c:	ldr	sl, [sp, #40]	; 0x28
   61d90:	ldr	fp, [sp, #36]	; 0x24
   61d94:	b	647bc <fputs@plt+0x53648>
   61d98:	ldr	ip, [sp, #32]
   61d9c:	sub	r4, r4, #1
   61da0:	uxtb	r4, r4
   61da4:	ldr	r3, [sp, #36]	; 0x24
   61da8:	strb	r4, [r3, #43]	; 0x2b
   61dac:	sub	fp, fp, #1
   61db0:	cmp	r4, #1
   61db4:	bls	61e34 <fputs@plt+0x50cc0>
   61db8:	ldr	r2, [r5, #720]	; 0x2d0
   61dbc:	sub	r5, r5, #80	; 0x50
   61dc0:	ldrb	r3, [r2, #16]
   61dc4:	add	r3, r3, r3, lsl #3
   61dc8:	add	r3, ip, r3, lsl #3
   61dcc:	ldrb	r3, [r3, #44]	; 0x2c
   61dd0:	tst	r3, #8
   61dd4:	beq	61e44 <fputs@plt+0x50cd0>
   61dd8:	ldr	r3, [sp, #112]	; 0x70
   61ddc:	cmp	r3, #0
   61de0:	bne	61df0 <fputs@plt+0x50c7c>
   61de4:	ldr	r3, [r2, #36]	; 0x24
   61de8:	tst	r3, #4096	; 0x1000
   61dec:	beq	61e54 <fputs@plt+0x50ce0>
   61df0:	ldr	r9, [r2, #8]
   61df4:	ldr	sl, [r2, #12]
   61df8:	and	r3, r9, r8
   61dfc:	str	r3, [sp, #96]	; 0x60
   61e00:	and	r3, sl, r7
   61e04:	str	r3, [sp, #100]	; 0x64
   61e08:	ldrd	r2, [sp, #96]	; 0x60
   61e0c:	orrs	r3, r2, r3
   61e10:	bne	61e64 <fputs@plt+0x50cf0>
   61e14:	ldr	r3, [r6, #20]
   61e18:	ldr	lr, [r6, #12]
   61e1c:	add	lr, lr, lr, lsl #1
   61e20:	add	lr, r3, lr, lsl #4
   61e24:	cmp	r3, lr
   61e28:	bcs	61d9c <fputs@plt+0x50c28>
   61e2c:	str	ip, [sp, #32]
   61e30:	b	61d54 <fputs@plt+0x50be0>
   61e34:	str	fp, [sp, #76]	; 0x4c
   61e38:	ldr	sl, [sp, #40]	; 0x28
   61e3c:	mov	fp, r3
   61e40:	b	647bc <fputs@plt+0x53648>
   61e44:	str	fp, [sp, #76]	; 0x4c
   61e48:	ldr	sl, [sp, #40]	; 0x28
   61e4c:	ldr	fp, [sp, #36]	; 0x24
   61e50:	b	647bc <fputs@plt+0x53648>
   61e54:	str	fp, [sp, #76]	; 0x4c
   61e58:	ldr	sl, [sp, #40]	; 0x28
   61e5c:	ldr	fp, [sp, #36]	; 0x24
   61e60:	b	647bc <fputs@plt+0x53648>
   61e64:	str	fp, [sp, #76]	; 0x4c
   61e68:	ldr	sl, [sp, #40]	; 0x28
   61e6c:	ldr	fp, [sp, #36]	; 0x24
   61e70:	b	647bc <fputs@plt+0x53648>
   61e74:	mov	r2, #1
   61e78:	strb	r2, [fp, #40]	; 0x28
   61e7c:	ldr	r2, [sp, #24]
   61e80:	ldr	r2, [r2, #24]
   61e84:	ldrb	r2, [r2, #42]	; 0x2a
   61e88:	ands	r2, r2, #32
   61e8c:	bne	61eb4 <fputs@plt+0x50d40>
   61e90:	tst	r3, #64	; 0x40
   61e94:	moveq	sl, r2
   61e98:	beq	61eb4 <fputs@plt+0x50d40>
   61e9c:	ldr	r0, [sp, #72]	; 0x48
   61ea0:	tst	r0, #8192	; 0x2000
   61ea4:	bic	r3, r3, #64	; 0x40
   61ea8:	str	r3, [r1, #36]	; 0x24
   61eac:	moveq	sl, r2
   61eb0:	movne	sl, #8
   61eb4:	add	r4, fp, #736	; 0x2e0
   61eb8:	ldr	r3, [sp, #76]	; 0x4c
   61ebc:	cmp	r3, #0
   61ec0:	ble	646f4 <fputs@plt+0x53580>
   61ec4:	ldr	r2, [sp, #88]	; 0x58
   61ec8:	str	r2, [sp, #112]	; 0x70
   61ecc:	ldr	r2, [sp, #72]	; 0x48
   61ed0:	and	r2, r2, #16
   61ed4:	str	r2, [sp, #36]	; 0x24
   61ed8:	str	sl, [sp, #40]	; 0x28
   61edc:	mov	sl, r3
   61ee0:	str	fp, [sp, #32]
   61ee4:	ldr	fp, [sp, #24]
   61ee8:	b	6206c <fputs@plt+0x50ef8>
   61eec:	ldr	r2, [r7, #36]	; 0x24
   61ef0:	tst	r2, #1024	; 0x400
   61ef4:	bne	61f94 <fputs@plt+0x50e20>
   61ef8:	tst	r3, #16
   61efc:	bne	620a8 <fputs@plt+0x50f34>
   61f00:	tst	r2, #64	; 0x40
   61f04:	bne	62024 <fputs@plt+0x50eb0>
   61f08:	ldr	r3, [sp, #36]	; 0x24
   61f0c:	cmp	r3, #0
   61f10:	bne	62024 <fputs@plt+0x50eb0>
   61f14:	ldr	r2, [sp, #32]
   61f18:	ldrb	r3, [r2, #40]	; 0x28
   61f1c:	cmp	r3, #0
   61f20:	moveq	r2, #54	; 0x36
   61f24:	beq	61f3c <fputs@plt+0x50dc8>
   61f28:	add	r3, r6, r6, lsl #3
   61f2c:	add	r3, fp, r3, lsl #3
   61f30:	ldr	r3, [r3, #52]	; 0x34
   61f34:	str	r3, [r2, #60]	; 0x3c
   61f38:	mov	r2, #55	; 0x37
   61f3c:	add	r3, r6, r6, lsl #3
   61f40:	add	r3, fp, r3, lsl #3
   61f44:	ldr	r1, [r3, #52]	; 0x34
   61f48:	str	r2, [sp]
   61f4c:	mov	r3, r5
   61f50:	mov	r2, r8
   61f54:	ldr	r0, [sp, #20]
   61f58:	bl	3ba48 <fputs@plt+0x2a8d4>
   61f5c:	ldr	r3, [sp, #32]
   61f60:	ldrb	r3, [r3, #40]	; 0x28
   61f64:	cmp	r3, #0
   61f68:	bne	61f84 <fputs@plt+0x50e10>
   61f6c:	ldrsh	r3, [r5, #34]	; 0x22
   61f70:	cmp	r3, #63	; 0x3f
   61f74:	bgt	61f84 <fputs@plt+0x50e10>
   61f78:	ldrb	r3, [r5, #42]	; 0x2a
   61f7c:	tst	r3, #32
   61f80:	beq	61fd0 <fputs@plt+0x50e5c>
   61f84:	ldr	r1, [sp, #40]	; 0x28
   61f88:	ldr	r0, [sp, #84]	; 0x54
   61f8c:	bl	179f4 <fputs@plt+0x6880>
   61f90:	b	620a8 <fputs@plt+0x50f34>
   61f94:	mov	r1, r5
   61f98:	ldr	r0, [sp, #68]	; 0x44
   61f9c:	bl	1a694 <fputs@plt+0x9520>
   61fa0:	add	r3, r6, r6, lsl #3
   61fa4:	add	r3, fp, r3, lsl #3
   61fa8:	ldr	r2, [r3, #52]	; 0x34
   61fac:	mvn	r3, #9
   61fb0:	str	r3, [sp, #8]
   61fb4:	str	r0, [sp, #4]
   61fb8:	mov	r3, #0
   61fbc:	str	r3, [sp]
   61fc0:	mov	r1, #152	; 0x98
   61fc4:	ldr	r0, [sp, #84]	; 0x54
   61fc8:	bl	2dee0 <fputs@plt+0x1cd6c>
   61fcc:	b	620a8 <fputs@plt+0x50f34>
   61fd0:	mov	r3, #72	; 0x48
   61fd4:	mla	r3, r3, r6, fp
   61fd8:	ldrd	r0, [r3, #64]	; 0x40
   61fdc:	orrs	r3, r0, r1
   61fe0:	beq	6201c <fputs@plt+0x50ea8>
   61fe4:	ldr	r2, [sp, #88]	; 0x58
   61fe8:	lsr	r3, r0, #1
   61fec:	orr	r3, r3, r1, lsl #31
   61ff0:	lsr	ip, r1, #1
   61ff4:	mov	r0, r3
   61ff8:	mov	r1, ip
   61ffc:	add	r2, r2, #1
   62000:	orrs	r3, r0, r1
   62004:	bne	61fe8 <fputs@plt+0x50e74>
   62008:	mvn	r3, #13
   6200c:	mvn	r1, #0
   62010:	ldr	r0, [sp, #84]	; 0x54
   62014:	bl	25534 <fputs@plt+0x143c0>
   62018:	b	61f84 <fputs@plt+0x50e10>
   6201c:	ldr	r2, [sp, #88]	; 0x58
   62020:	b	62008 <fputs@plt+0x50e94>
   62024:	ldr	r2, [r5, #28]
   62028:	ldr	r3, [r5]
   6202c:	str	r3, [sp]
   62030:	mov	r3, #0
   62034:	mov	r1, r8
   62038:	ldr	r0, [sp, #20]
   6203c:	bl	2db38 <fputs@plt+0x1c9c4>
   62040:	b	620a8 <fputs@plt+0x50f34>
   62044:	ldr	r3, [r4, #4]
   62048:	str	r3, [r4, #8]
   6204c:	cmp	r8, #0
   62050:	bge	621dc <fputs@plt+0x51068>
   62054:	ldr	r3, [sp, #112]	; 0x70
   62058:	add	r3, r3, #1
   6205c:	add	r4, r4, #80	; 0x50
   62060:	cmp	sl, r3
   62064:	beq	64694 <fputs@plt+0x53520>
   62068:	str	r3, [sp, #112]	; 0x70
   6206c:	ldrb	r6, [r4, #44]	; 0x2c
   62070:	add	r3, r6, r6, lsl #3
   62074:	add	r3, fp, r3, lsl #3
   62078:	ldr	r5, [r3, #24]
   6207c:	ldr	r1, [r5, #64]	; 0x40
   62080:	ldr	r0, [sp, #68]	; 0x44
   62084:	bl	1a280 <fputs@plt+0x910c>
   62088:	mov	r8, r0
   6208c:	ldr	r7, [r4, #64]	; 0x40
   62090:	ldrb	r3, [r5, #42]	; 0x2a
   62094:	tst	r3, #2
   62098:	bne	620a8 <fputs@plt+0x50f34>
   6209c:	ldr	r2, [r5, #12]
   620a0:	cmp	r2, #0
   620a4:	beq	61eec <fputs@plt+0x50d78>
   620a8:	ldr	r3, [r7, #36]	; 0x24
   620ac:	tst	r3, #512	; 0x200
   620b0:	beq	6204c <fputs@plt+0x50ed8>
   620b4:	ldr	r9, [r7, #28]
   620b8:	ldrb	r3, [r5, #42]	; 0x2a
   620bc:	tst	r3, #32
   620c0:	beq	620ec <fputs@plt+0x50f78>
   620c4:	ldrb	r3, [r9, #55]	; 0x37
   620c8:	and	r1, r3, #3
   620cc:	ldr	r2, [sp, #92]	; 0x5c
   620d0:	cmp	r1, #2
   620d4:	movne	r3, #0
   620d8:	moveq	r3, #1
   620dc:	cmp	r2, #0
   620e0:	moveq	r3, #0
   620e4:	cmp	r3, #0
   620e8:	bne	62044 <fputs@plt+0x50ed0>
   620ec:	ldr	r3, [sp, #32]
   620f0:	ldrb	r3, [r3, #40]	; 0x28
   620f4:	cmp	r3, #0
   620f8:	bne	6217c <fputs@plt+0x51008>
   620fc:	ldr	r3, [sp, #92]	; 0x5c
   62100:	ldr	r2, [sp, #328]	; 0x148
   62104:	cmp	r3, #0
   62108:	cmpne	r2, #0
   6210c:	bne	621c8 <fputs@plt+0x51054>
   62110:	ldr	r1, [sp, #20]
   62114:	ldr	r2, [r1, #72]	; 0x48
   62118:	add	r3, r2, #1
   6211c:	str	r3, [r1, #72]	; 0x48
   62120:	mov	r1, #54	; 0x36
   62124:	str	r2, [r4, #8]
   62128:	ldr	r3, [r9, #44]	; 0x2c
   6212c:	str	r8, [sp]
   62130:	ldr	r0, [sp, #84]	; 0x54
   62134:	bl	2dd84 <fputs@plt+0x1cc10>
   62138:	mov	r1, r9
   6213c:	ldr	r0, [sp, #20]
   62140:	bl	3ba18 <fputs@plt+0x2a8a4>
   62144:	ldr	r3, [r7, #36]	; 0x24
   62148:	tst	r3, #15
   6214c:	beq	6204c <fputs@plt+0x50ed8>
   62150:	movw	r2, #32770	; 0x8002
   62154:	tst	r3, r2
   62158:	bne	6204c <fputs@plt+0x50ed8>
   6215c:	ldr	r3, [sp, #32]
   62160:	ldrh	r3, [r3, #36]	; 0x24
   62164:	tst	r3, #1
   62168:	bne	6204c <fputs@plt+0x50ed8>
   6216c:	mov	r1, #2
   62170:	ldr	r0, [sp, #84]	; 0x54
   62174:	bl	179f4 <fputs@plt+0x6880>
   62178:	b	6204c <fputs@plt+0x50ed8>
   6217c:	add	r6, r6, r6, lsl #3
   62180:	add	r3, fp, r6, lsl #3
   62184:	ldr	r3, [r3, #24]
   62188:	ldr	r3, [r3, #8]
   6218c:	cmp	r3, #0
   62190:	cmpne	r9, r3
   62194:	beq	621c0 <fputs@plt+0x5104c>
   62198:	ldr	r2, [sp, #328]	; 0x148
   6219c:	add	r2, r2, #1
   621a0:	ldr	r3, [r3, #20]
   621a4:	cmp	r3, #0
   621a8:	cmpne	r9, r3
   621ac:	bne	6219c <fputs@plt+0x51028>
   621b0:	ldr	r3, [sp, #32]
   621b4:	str	r2, [r3, #64]	; 0x40
   621b8:	mov	r1, #55	; 0x37
   621bc:	b	62124 <fputs@plt+0x50fb0>
   621c0:	ldr	r2, [sp, #328]	; 0x148
   621c4:	b	621b0 <fputs@plt+0x5103c>
   621c8:	ldr	r3, [sp, #72]	; 0x48
   621cc:	tst	r3, #4096	; 0x1000
   621d0:	moveq	r1, #54	; 0x36
   621d4:	movne	r1, #53	; 0x35
   621d8:	b	62124 <fputs@plt+0x50fb0>
   621dc:	mov	r1, r8
   621e0:	ldr	r0, [sp, #20]
   621e4:	bl	58198 <fputs@plt+0x47024>
   621e8:	b	62054 <fputs@plt+0x50ee0>
   621ec:	ldr	r3, [sp, #20]
   621f0:	ldr	r7, [r3]
   621f4:	mov	r2, #0
   621f8:	mov	r1, r6
   621fc:	mov	r0, r7
   62200:	bl	228ec <fputs@plt+0x11778>
   62204:	mov	r2, r0
   62208:	ldr	r1, [sp, #104]	; 0x68
   6220c:	mov	r0, r7
   62210:	bl	26180 <fputs@plt+0x1500c>
   62214:	str	r0, [sp, #104]	; 0x68
   62218:	ldr	r2, [sp, #32]
   6221c:	ldr	r3, [sp, #36]	; 0x24
   62220:	ldr	r1, [sp, #40]	; 0x28
   62224:	mov	r0, r4
   62228:	bl	1af58 <fputs@plt+0x9de4>
   6222c:	cmp	r0, #0
   62230:	beq	62288 <fputs@plt+0x51114>
   62234:	ldr	r3, [r4, #12]
   62238:	cmp	r3, #63	; 0x3f
   6223c:	movgt	r7, #0
   62240:	movgt	r6, #-2147483648	; 0x80000000
   62244:	bgt	62260 <fputs@plt+0x510ec>
   62248:	mov	r7, #1
   6224c:	sub	r6, r3, #32
   62250:	rsb	r2, r3, #32
   62254:	lsl	r6, r7, r6
   62258:	orr	r6, r6, r7, lsr r2
   6225c:	lsl	r7, r7, r3
   62260:	cmp	fp, #0
   62264:	beq	622e4 <fputs@plt+0x51170>
   62268:	and	r3, r7, sl
   6226c:	str	r3, [sp, #56]	; 0x38
   62270:	and	r3, r6, r9
   62274:	str	r3, [sp, #60]	; 0x3c
   62278:	ldrd	r2, [sp, #56]	; 0x38
   6227c:	orrs	r3, r2, r3
   62280:	movne	fp, #1
   62284:	beq	62308 <fputs@plt+0x51194>
   62288:	add	r4, r4, #48	; 0x30
   6228c:	cmp	r5, r4
   62290:	bls	6234c <fputs@plt+0x511d8>
   62294:	ldrd	r2, [r8]
   62298:	orrs	r3, r2, r3
   6229c:	bne	62218 <fputs@plt+0x510a4>
   622a0:	ldrh	r3, [r4, #20]
   622a4:	tst	r3, #2
   622a8:	bne	62218 <fputs@plt+0x510a4>
   622ac:	ldr	r6, [r4]
   622b0:	ldr	r3, [r6, #4]
   622b4:	tst	r3, #1
   622b8:	bne	62218 <fputs@plt+0x510a4>
   622bc:	ldr	r3, [sp, #24]
   622c0:	ldr	r2, [sp, #128]	; 0x80
   622c4:	add	r3, r3, r2
   622c8:	ldr	r2, [r3, #52]	; 0x34
   622cc:	mov	r1, #3
   622d0:	mov	r0, r6
   622d4:	bl	1ce88 <fputs@plt+0xbd14>
   622d8:	cmp	r0, #0
   622dc:	beq	62218 <fputs@plt+0x510a4>
   622e0:	b	621ec <fputs@plt+0x51078>
   622e4:	ldr	r1, [sp, #76]	; 0x4c
   622e8:	ldr	r2, [r1, #4]
   622ec:	ldr	r3, [r2, r3, lsl #4]
   622f0:	ldr	r2, [r1]
   622f4:	movw	r1, #53988	; 0xd2e4
   622f8:	movt	r1, #8
   622fc:	mov	r0, #284	; 0x11c
   62300:	bl	34ee0 <fputs@plt+0x23d6c>
   62304:	b	62268 <fputs@plt+0x510f4>
   62308:	ldr	r3, [sp, #44]	; 0x2c
   6230c:	add	fp, r3, #1
   62310:	mov	r2, fp
   62314:	mov	r1, r8
   62318:	ldr	r0, [sp, #20]
   6231c:	ldr	r0, [r0]
   62320:	bl	2210c <fputs@plt+0x10f98>
   62324:	cmp	r0, #0
   62328:	bne	62ab8 <fputs@plt+0x51944>
   6232c:	ldr	r3, [r8, #48]	; 0x30
   62330:	ldr	r2, [sp, #44]	; 0x2c
   62334:	str	r4, [r3, r2, lsl #2]
   62338:	orr	sl, r7, sl
   6233c:	orr	r9, r6, r9
   62340:	str	fp, [sp, #44]	; 0x2c
   62344:	mov	fp, #1
   62348:	b	62288 <fputs@plt+0x51114>
   6234c:	ldr	fp, [sp, #120]	; 0x78
   62350:	ldrh	r3, [sp, #44]	; 0x2c
   62354:	strh	r3, [r8, #40]	; 0x28
   62358:	strh	r3, [r8, #24]
   6235c:	movw	r3, #16961	; 0x4241
   62360:	str	r3, [r8, #36]	; 0x24
   62364:	ldr	r3, [sp, #116]	; 0x74
   62368:	add	r3, r3, r3, lsl #3
   6236c:	ldr	r2, [sp, #24]
   62370:	add	r3, r2, r3, lsl #3
   62374:	ldrd	r6, [r3, #64]	; 0x40
   62378:	mvn	r4, r9
   6237c:	orr	r4, r4, #-2147483648	; 0x80000000
   62380:	bic	lr, r6, sl
   62384:	str	lr, [sp, #136]	; 0x88
   62388:	and	r4, r4, r7
   6238c:	ldr	r3, [sp, #76]	; 0x4c
   62390:	ldrsh	ip, [r3, #34]	; 0x22
   62394:	cmp	ip, #63	; 0x3f
   62398:	movlt	sl, ip
   6239c:	movge	sl, #63	; 0x3f
   623a0:	cmp	sl, #0
   623a4:	ble	62420 <fputs@plt+0x512ac>
   623a8:	ldr	r3, [sp, #88]	; 0x58
   623ac:	mov	r0, #0
   623b0:	str	r8, [sp, #128]	; 0x80
   623b4:	strd	r6, [sp, #120]	; 0x78
   623b8:	b	623e0 <fputs@plt+0x5126c>
   623bc:	ldr	r3, [sp, #88]	; 0x58
   623c0:	str	r3, [sp, #44]	; 0x2c
   623c4:	mov	sl, #0
   623c8:	mov	r9, sl
   623cc:	str	sl, [sp, #104]	; 0x68
   623d0:	b	62350 <fputs@plt+0x511dc>
   623d4:	add	r3, r3, #1
   623d8:	cmp	sl, r3
   623dc:	beq	62414 <fputs@plt+0x512a0>
   623e0:	rsb	r7, r3, #32
   623e4:	sub	r1, r3, #32
   623e8:	lsr	r2, lr, r3
   623ec:	orr	r2, r2, r4, lsl r7
   623f0:	orr	r2, r2, r4, lsr r1
   623f4:	and	r8, r2, #1
   623f8:	mov	r9, r0
   623fc:	orrs	r2, r8, r9
   62400:	beq	623d4 <fputs@plt+0x51260>
   62404:	ldr	r2, [sp, #44]	; 0x2c
   62408:	add	r2, r2, #1
   6240c:	str	r2, [sp, #44]	; 0x2c
   62410:	b	623d4 <fputs@plt+0x51260>
   62414:	ldrd	r6, [sp, #120]	; 0x78
   62418:	strd	r8, [sp, #160]	; 0xa0
   6241c:	ldr	r8, [sp, #128]	; 0x80
   62420:	cmp	r6, #0
   62424:	sbcs	r3, r7, #0
   62428:	blt	624a4 <fputs@plt+0x51330>
   6242c:	ldr	r3, [sp, #44]	; 0x2c
   62430:	add	r1, r3, #1
   62434:	add	r3, sp, #256	; 0x100
   62438:	mov	r2, #0
   6243c:	sxth	r1, r1
   62440:	ldr	r0, [sp, #20]
   62444:	ldr	r0, [r0]
   62448:	bl	1d37c <fputs@plt+0xc208>
   6244c:	subs	r9, r0, #0
   62450:	beq	62858 <fputs@plt+0x516e4>
   62454:	str	r9, [r8, #28]
   62458:	movw	r3, #54016	; 0xd300
   6245c:	movt	r3, #8
   62460:	str	r3, [r9]
   62464:	ldr	r3, [sp, #76]	; 0x4c
   62468:	str	r3, [r9, #12]
   6246c:	ldr	r3, [sp, #64]	; 0x40
   62470:	ldr	r6, [r3, #348]	; 0x15c
   62474:	cmp	r5, r6
   62478:	bls	625a4 <fputs@plt+0x51430>
   6247c:	ldr	r7, [sp, #88]	; 0x58
   62480:	mov	r2, #0
   62484:	str	fp, [sp, #120]	; 0x78
   62488:	str	r8, [sp, #140]	; 0x8c
   6248c:	str	sl, [sp, #148]	; 0x94
   62490:	ldrd	sl, [sp, #176]	; 0xb0
   62494:	str	r4, [sp, #156]	; 0x9c
   62498:	mov	r8, r2
   6249c:	mov	r4, r2
   624a0:	b	624ec <fputs@plt+0x51378>
   624a4:	sub	ip, ip, #63	; 0x3f
   624a8:	ldr	r3, [sp, #44]	; 0x2c
   624ac:	add	r3, r3, ip
   624b0:	str	r3, [sp, #44]	; 0x2c
   624b4:	b	6242c <fputs@plt+0x512b8>
   624b8:	mov	r2, #1
   624bc:	sub	r3, r1, #32
   624c0:	rsb	r0, r1, #32
   624c4:	lsl	r3, r2, r3
   624c8:	orr	r3, r3, r2, lsr r0
   624cc:	lsl	r2, r2, r1
   624d0:	and	sl, r2, r8
   624d4:	and	fp, r3, r4
   624d8:	orrs	r0, sl, fp
   624dc:	beq	62520 <fputs@plt+0x513ac>
   624e0:	add	r6, r6, #48	; 0x30
   624e4:	cmp	r5, r6
   624e8:	bls	6256c <fputs@plt+0x513f8>
   624ec:	ldr	r2, [sp, #32]
   624f0:	ldr	r3, [sp, #36]	; 0x24
   624f4:	ldr	r1, [sp, #40]	; 0x28
   624f8:	mov	r0, r6
   624fc:	bl	1af58 <fputs@plt+0x9de4>
   62500:	cmp	r0, #0
   62504:	beq	624e0 <fputs@plt+0x5136c>
   62508:	ldr	r1, [r6, #12]
   6250c:	cmp	r1, #63	; 0x3f
   62510:	movgt	r2, #0
   62514:	movgt	r3, #-2147483648	; 0x80000000
   62518:	bgt	624d0 <fputs@plt+0x5135c>
   6251c:	b	624b8 <fputs@plt+0x51344>
   62520:	ldr	r0, [r6]
   62524:	orr	r8, r2, r8
   62528:	orr	r4, r3, r4
   6252c:	str	r7, [sp, #128]	; 0x80
   62530:	ldr	r2, [r9, #4]
   62534:	lsl	r3, r7, #1
   62538:	strh	r1, [r2, r3]
   6253c:	ldr	r2, [r0, #16]
   62540:	ldr	r1, [r0, #12]
   62544:	ldr	r0, [sp, #20]
   62548:	bl	3caec <fputs@plt+0x2b978>
   6254c:	cmp	r0, #0
   62550:	ldrne	r2, [r0]
   62554:	ldreq	r2, [sp, #152]	; 0x98
   62558:	ldr	r3, [r9, #32]
   6255c:	ldr	r1, [sp, #128]	; 0x80
   62560:	str	r2, [r3, r1, lsl #2]
   62564:	add	r7, r7, #1
   62568:	b	624e0 <fputs@plt+0x5136c>
   6256c:	ldr	r8, [sp, #140]	; 0x8c
   62570:	strd	sl, [sp, #176]	; 0xb0
   62574:	ldr	sl, [sp, #148]	; 0x94
   62578:	ldr	fp, [sp, #120]	; 0x78
   6257c:	ldr	r4, [sp, #156]	; 0x9c
   62580:	cmp	sl, #0
   62584:	ble	62604 <fputs@plt+0x51490>
   62588:	ldr	r3, [sp, #88]	; 0x58
   6258c:	mov	ip, #0
   62590:	str	r8, [sp, #40]	; 0x28
   62594:	mov	lr, r7
   62598:	ldr	r5, [sp, #136]	; 0x88
   6259c:	ldr	r8, [sp, #152]	; 0x98
   625a0:	b	625b8 <fputs@plt+0x51444>
   625a4:	ldr	r7, [sp, #88]	; 0x58
   625a8:	b	62580 <fputs@plt+0x5140c>
   625ac:	add	r3, r3, #1
   625b0:	cmp	sl, r3
   625b4:	beq	625f8 <fputs@plt+0x51484>
   625b8:	rsb	r0, r3, #32
   625bc:	sub	r1, r3, #32
   625c0:	lsr	r2, r5, r3
   625c4:	orr	r2, r2, r4, lsl r0
   625c8:	orr	r2, r2, r4, lsr r1
   625cc:	and	r6, r2, #1
   625d0:	mov	r7, ip
   625d4:	orrs	r2, r6, r7
   625d8:	beq	625ac <fputs@plt+0x51438>
   625dc:	ldr	r1, [r9, #4]
   625e0:	lsl	r2, lr, #1
   625e4:	strh	r3, [r1, r2]
   625e8:	ldr	r2, [r9, #32]
   625ec:	str	r8, [r2, lr, lsl #2]
   625f0:	add	lr, lr, #1
   625f4:	b	625ac <fputs@plt+0x51438>
   625f8:	ldr	r8, [sp, #40]	; 0x28
   625fc:	strd	r6, [sp, #184]	; 0xb8
   62600:	mov	r7, lr
   62604:	ldr	r3, [sp, #116]	; 0x74
   62608:	add	r3, r3, r3, lsl #3
   6260c:	ldr	r2, [sp, #24]
   62610:	add	r3, r2, r3, lsl #3
   62614:	ldrd	r2, [r3, #64]	; 0x40
   62618:	cmp	r2, #0
   6261c:	sbcs	r3, r3, #0
   62620:	blt	62a3c <fputs@plt+0x518c8>
   62624:	ldr	r2, [r9, #4]
   62628:	lsl	r3, r7, #1
   6262c:	mvn	r1, #0
   62630:	strh	r1, [r2, r3]
   62634:	ldr	r3, [r9, #32]
   62638:	ldr	r2, [sp, #152]	; 0x98
   6263c:	str	r2, [r3, r7, lsl #2]
   62640:	ldr	r4, [sp, #20]
   62644:	ldr	r2, [r4, #72]	; 0x48
   62648:	add	r3, r2, #1
   6264c:	str	r3, [r4, #72]	; 0x48
   62650:	str	r2, [fp, #8]
   62654:	ldr	r3, [sp, #44]	; 0x2c
   62658:	add	r3, r3, #1
   6265c:	mov	r1, #56	; 0x38
   62660:	ldr	r0, [sp, #92]	; 0x5c
   62664:	bl	2e4d0 <fputs@plt+0x1d35c>
   62668:	mov	r1, r9
   6266c:	mov	r0, r4
   62670:	bl	3ba18 <fputs@plt+0x2a8a4>
   62674:	ldr	r3, [r4, #108]	; 0x6c
   62678:	add	r3, r3, #1
   6267c:	str	r3, [r4, #108]	; 0x6c
   62680:	ldr	r3, [sp, #64]	; 0x40
   62684:	ldr	r3, [r3, #328]	; 0x148
   62688:	ldr	r5, [r3, #4]
   6268c:	ldrb	r4, [fp, #44]	; 0x2c
   62690:	add	r3, r4, r4, lsl #3
   62694:	add	r3, r5, r3, lsl #3
   62698:	ldrb	r3, [r3, #45]	; 0x2d
   6269c:	tst	r3, #16
   626a0:	beq	62a80 <fputs@plt+0x5190c>
   626a4:	add	r6, r4, r4, lsl #3
   626a8:	add	r6, r5, r6, lsl #3
   626ac:	ldr	sl, [r6, #36]	; 0x24
   626b0:	mov	r3, #0
   626b4:	mov	r2, r3
   626b8:	mov	r1, #22
   626bc:	ldr	r0, [sp, #92]	; 0x5c
   626c0:	bl	2e4d0 <fputs@plt+0x1d35c>
   626c4:	str	r0, [sp, #40]	; 0x28
   626c8:	ldr	r3, [r6, #32]
   626cc:	str	r3, [sp]
   626d0:	mov	r3, #0
   626d4:	mov	r2, sl
   626d8:	mov	r1, #16
   626dc:	ldr	r6, [sp, #92]	; 0x5c
   626e0:	mov	r0, r6
   626e4:	bl	2dd84 <fputs@plt+0x1cc10>
   626e8:	mov	r2, sl
   626ec:	mov	r1, #18
   626f0:	mov	r0, r6
   626f4:	bl	2e44c <fputs@plt+0x1d2d8>
   626f8:	mov	r6, r0
   626fc:	ldr	sl, [sp, #104]	; 0x68
   62700:	cmp	sl, #0
   62704:	beq	64630 <fputs@plt+0x534bc>
   62708:	ldr	r0, [sp, #92]	; 0x5c
   6270c:	bl	2dc2c <fputs@plt+0x1cab8>
   62710:	mov	r3, #16
   62714:	str	r0, [sp, #44]	; 0x2c
   62718:	mov	r2, r0
   6271c:	mov	r1, sl
   62720:	ldr	sl, [sp, #20]
   62724:	mov	r0, sl
   62728:	bl	5f0dc <fputs@plt+0x4df68>
   6272c:	ldr	r3, [r8, #36]	; 0x24
   62730:	orr	r3, r3, #131072	; 0x20000
   62734:	str	r3, [r8, #36]	; 0x24
   62738:	mov	r8, sl
   6273c:	mov	r0, sl
   62740:	bl	18ec4 <fputs@plt+0x7d50>
   62744:	mov	sl, r0
   62748:	ldr	r2, [fp, #4]
   6274c:	mov	r3, #0
   62750:	str	r3, [sp, #12]
   62754:	str	r3, [sp, #8]
   62758:	str	r3, [sp, #4]
   6275c:	str	r3, [sp]
   62760:	mov	r3, r0
   62764:	mov	r1, r9
   62768:	mov	r0, r8
   6276c:	bl	5f3ec <fputs@plt+0x4e278>
   62770:	mov	r8, r0
   62774:	mov	r3, sl
   62778:	ldr	r2, [fp, #8]
   6277c:	mov	r1, #110	; 0x6e
   62780:	ldr	r9, [sp, #92]	; 0x5c
   62784:	mov	r0, r9
   62788:	bl	2e4d0 <fputs@plt+0x1d35c>
   6278c:	mov	r1, #16
   62790:	mov	r0, r9
   62794:	bl	179f4 <fputs@plt+0x6880>
   62798:	ldr	r1, [sp, #44]	; 0x2c
   6279c:	mov	r0, r9
   627a0:	bl	179c8 <fputs@plt+0x6854>
   627a4:	add	r3, r4, r4, lsl #3
   627a8:	add	r3, r5, r3, lsl #3
   627ac:	ldrb	r3, [r3, #45]	; 0x2d
   627b0:	tst	r3, #16
   627b4:	beq	62aa0 <fputs@plt+0x5192c>
   627b8:	add	r7, r7, r8
   627bc:	ldr	r1, [sp, #40]	; 0x28
   627c0:	ldr	r8, [sp, #92]	; 0x5c
   627c4:	mov	r0, r8
   627c8:	bl	17a1c <fputs@plt+0x68a8>
   627cc:	str	r7, [r0, #8]
   627d0:	lsl	r7, r4, #3
   627d4:	add	r3, r7, r4
   627d8:	add	r3, r5, r3, lsl #3
   627dc:	ldr	r3, [r3, #40]	; 0x28
   627e0:	ldr	r2, [fp, #4]
   627e4:	mov	r1, #1
   627e8:	str	r1, [sp]
   627ec:	mov	r1, r6
   627f0:	mov	r0, r8
   627f4:	bl	1ae74 <fputs@plt+0x9d00>
   627f8:	mov	r1, r6
   627fc:	mov	r0, r8
   62800:	bl	2e718 <fputs@plt+0x1d5a4>
   62804:	add	r4, r7, r4
   62808:	add	r5, r5, r4, lsl #3
   6280c:	ldrb	r3, [r5, #45]	; 0x2d
   62810:	bfc	r3, #4, #1
   62814:	strb	r3, [r5, #45]	; 0x2d
   62818:	mov	r1, #3
   6281c:	ldr	r4, [sp, #92]	; 0x5c
   62820:	mov	r0, r4
   62824:	bl	179f4 <fputs@plt+0x6880>
   62828:	mov	r1, r6
   6282c:	mov	r0, r4
   62830:	bl	17a4c <fputs@plt+0x68d8>
   62834:	mov	r1, sl
   62838:	ldr	r5, [sp, #20]
   6283c:	mov	r0, r5
   62840:	bl	18efc <fputs@plt+0x7d88>
   62844:	mov	r0, r5
   62848:	bl	18d4c <fputs@plt+0x7bd8>
   6284c:	ldr	r1, [sp, #132]	; 0x84
   62850:	mov	r0, r4
   62854:	bl	17a4c <fputs@plt+0x68d8>
   62858:	ldr	r1, [sp, #104]	; 0x68
   6285c:	ldr	r3, [sp, #20]
   62860:	ldr	r0, [r3]
   62864:	bl	25c4c <fputs@plt+0x14ad8>
   62868:	ldr	r3, [sp, #68]	; 0x44
   6286c:	ldrb	r3, [r3, #69]	; 0x45
   62870:	cmp	r3, #0
   62874:	bne	64370 <fputs@plt+0x531fc>
   62878:	ldr	r3, [sp, #72]	; 0x48
   6287c:	str	r3, [sp, #4]
   62880:	ldrb	r3, [fp, #44]	; 0x2c
   62884:	str	r3, [sp]
   62888:	ldr	r3, [sp, #80]	; 0x50
   6288c:	mov	r2, fp
   62890:	ldr	r1, [sp, #24]
   62894:	ldr	r0, [sp, #20]
   62898:	bl	435e4 <fputs@plt+0x32470>
   6289c:	ldr	r3, [sp, #84]	; 0x54
   628a0:	ldr	r3, [r3, #32]
   628a4:	str	r3, [fp, #32]
   628a8:	ldr	r6, [sp, #64]	; 0x40
   628ac:	ldr	r2, [r6]
   628b0:	str	r2, [sp, #40]	; 0x28
   628b4:	ldr	r1, [r2, #8]
   628b8:	str	r1, [sp, #44]	; 0x2c
   628bc:	ldr	r2, [r2]
   628c0:	str	r2, [sp, #92]	; 0x5c
   628c4:	ldr	r4, [fp, #64]	; 0x40
   628c8:	ldr	r7, [r6, #4]
   628cc:	ldrb	r5, [fp, #44]	; 0x2c
   628d0:	add	r3, r5, r5, lsl #3
   628d4:	add	r3, r7, r3, lsl #3
   628d8:	ldr	r3, [r3, #52]	; 0x34
   628dc:	str	r3, [sp, #104]	; 0x68
   628e0:	mov	r1, r3
   628e4:	ldr	r0, [sp, #144]	; 0x90
   628e8:	bl	1ab5c <fputs@plt+0x99e8>
   628ec:	ldr	r3, [sp, #32]
   628f0:	bic	r0, r3, r0
   628f4:	ldr	r3, [sp, #36]	; 0x24
   628f8:	bic	r1, r3, r1
   628fc:	str	r0, [fp, #72]	; 0x48
   62900:	str	r1, [fp, #76]	; 0x4c
   62904:	mov	r2, r6
   62908:	ldr	r6, [r6, #24]
   6290c:	ldr	r9, [r2, #28]
   62910:	ldr	r3, [r4, #36]	; 0x24
   62914:	tst	r3, #64	; 0x40
   62918:	ldrhne	r3, [r2, #36]	; 0x24
   6291c:	eorne	r3, r3, #32
   62920:	ubfxne	r3, r3, #5, #1
   62924:	ldreq	r3, [sp, #88]	; 0x58
   62928:	str	r3, [sp, #140]	; 0x8c
   6292c:	ldr	sl, [sp, #44]	; 0x2c
   62930:	mov	r0, sl
   62934:	bl	2dc2c <fputs@plt+0x1cab8>
   62938:	mov	r8, r0
   6293c:	str	r0, [fp, #16]
   62940:	str	r0, [fp, #12]
   62944:	mov	r0, sl
   62948:	bl	2dc2c <fputs@plt+0x1cab8>
   6294c:	str	r0, [sp, #76]	; 0x4c
   62950:	str	r0, [fp, #24]
   62954:	ldrb	r3, [fp, #44]	; 0x2c
   62958:	cmp	r3, #0
   6295c:	beq	62974 <fputs@plt+0x51800>
   62960:	add	r3, r5, r5, lsl #3
   62964:	add	r3, r7, r3, lsl #3
   62968:	ldrb	r3, [r3, #44]	; 0x2c
   6296c:	tst	r3, #8
   62970:	bne	62ac0 <fputs@plt+0x5194c>
   62974:	add	r3, r5, r5, lsl #3
   62978:	add	r3, r7, r3, lsl #3
   6297c:	ldrb	r2, [r3, #45]	; 0x2d
   62980:	ands	r3, r2, #16
   62984:	str	r3, [sp, #120]	; 0x78
   62988:	bne	62ae8 <fputs@plt+0x51974>
   6298c:	ldr	r0, [sp, #80]	; 0x50
   62990:	rsb	r1, r0, #32
   62994:	sub	r3, r0, #32
   62998:	lsr	r6, r6, r0
   6299c:	orr	r6, r6, r9, lsl r1
   629a0:	orr	r6, r6, r9, lsr r3
   629a4:	and	r9, r6, #1
   629a8:	ldr	r3, [r4, #36]	; 0x24
   629ac:	tst	r3, #1024	; 0x400
   629b0:	bne	62b5c <fputs@plt+0x519e8>
   629b4:	tst	r3, #256	; 0x100
   629b8:	beq	629c4 <fputs@plt+0x51850>
   629bc:	tst	r3, #5
   629c0:	bne	62ddc <fputs@plt+0x51c68>
   629c4:	movw	r1, #258	; 0x102
   629c8:	bics	r1, r1, r3
   629cc:	beq	62e94 <fputs@plt+0x51d20>
   629d0:	ands	r1, r3, #512	; 0x200
   629d4:	str	r1, [sp, #116]	; 0x74
   629d8:	beq	63a7c <fputs@plt+0x52908>
   629dc:	ldrh	r0, [r4, #24]
   629e0:	str	r0, [sp, #148]	; 0x94
   629e4:	mov	r2, #0
   629e8:	strb	r2, [sp, #256]	; 0x100
   629ec:	ldr	ip, [r4, #28]
   629f0:	str	ip, [sp, #212]	; 0xd4
   629f4:	ldr	r2, [fp, #8]
   629f8:	str	r2, [sp, #204]	; 0xcc
   629fc:	ldr	r1, [sp, #64]	; 0x40
   62a00:	ldrh	r2, [r1, #36]	; 0x24
   62a04:	tst	r2, #1
   62a08:	beq	63078 <fputs@plt+0x51f04>
   62a0c:	ldrsb	r2, [r1, #38]	; 0x26
   62a10:	cmp	r2, #0
   62a14:	ble	63150 <fputs@plt+0x51fdc>
   62a18:	ldrh	r2, [ip, #50]	; 0x32
   62a1c:	cmp	r2, r0
   62a20:	movhi	r2, #1
   62a24:	strhi	r2, [sp, #208]	; 0xd0
   62a28:	bhi	63084 <fputs@plt+0x51f10>
   62a2c:	ldr	r2, [sp, #120]	; 0x78
   62a30:	str	r2, [sp, #208]	; 0xd0
   62a34:	ldr	r2, [sp, #88]	; 0x58
   62a38:	b	63084 <fputs@plt+0x51f10>
   62a3c:	ldr	r0, [sp, #76]	; 0x4c
   62a40:	ldrsh	r3, [r0, #34]	; 0x22
   62a44:	cmp	r3, #63	; 0x3f
   62a48:	ble	62624 <fputs@plt+0x514b0>
   62a4c:	mov	r3, #63	; 0x3f
   62a50:	ldr	ip, [sp, #152]	; 0x98
   62a54:	ldr	r1, [r9, #4]
   62a58:	lsl	r2, r7, #1
   62a5c:	strh	r3, [r1, r2]
   62a60:	ldr	r2, [r9, #32]
   62a64:	str	ip, [r2, r7, lsl #2]
   62a68:	add	r7, r7, #1
   62a6c:	add	r3, r3, #1
   62a70:	ldrsh	r2, [r0, #34]	; 0x22
   62a74:	cmp	r3, r2
   62a78:	blt	62a54 <fputs@plt+0x518e0>
   62a7c:	b	62624 <fputs@plt+0x514b0>
   62a80:	ldr	r2, [fp, #4]
   62a84:	mov	r1, #108	; 0x6c
   62a88:	ldr	r0, [sp, #92]	; 0x5c
   62a8c:	bl	2e44c <fputs@plt+0x1d2d8>
   62a90:	mov	r6, r0
   62a94:	ldr	r3, [sp, #88]	; 0x58
   62a98:	str	r3, [sp, #40]	; 0x28
   62a9c:	b	626fc <fputs@plt+0x51588>
   62aa0:	add	r3, r6, #1
   62aa4:	ldr	r2, [fp, #4]
   62aa8:	mov	r1, #7
   62aac:	ldr	r0, [sp, #92]	; 0x5c
   62ab0:	bl	2e4d0 <fputs@plt+0x1d35c>
   62ab4:	b	62818 <fputs@plt+0x516a4>
   62ab8:	ldr	fp, [sp, #120]	; 0x78
   62abc:	b	62858 <fputs@plt+0x516e4>
   62ac0:	ldr	r2, [sp, #40]	; 0x28
   62ac4:	ldr	r3, [r2, #76]	; 0x4c
   62ac8:	add	r3, r3, #1
   62acc:	str	r3, [r2, #76]	; 0x4c
   62ad0:	str	r3, [fp]
   62ad4:	mov	r2, #0
   62ad8:	mov	r1, #22
   62adc:	ldr	r0, [sp, #44]	; 0x2c
   62ae0:	bl	2e4d0 <fputs@plt+0x1d35c>
   62ae4:	b	62974 <fputs@plt+0x51800>
   62ae8:	lsl	r3, r5, #3
   62aec:	add	r2, r3, r5
   62af0:	add	r2, r7, r2, lsl #3
   62af4:	ldr	r4, [r2, #36]	; 0x24
   62af8:	ldr	r3, [r2, #32]
   62afc:	str	r3, [sp]
   62b00:	mov	r3, #0
   62b04:	mov	r2, r4
   62b08:	mov	r1, #16
   62b0c:	ldr	r5, [sp, #44]	; 0x2c
   62b10:	mov	r0, r5
   62b14:	bl	2dd84 <fputs@plt+0x1cc10>
   62b18:	mov	r3, r8
   62b1c:	mov	r2, r4
   62b20:	mov	r1, #18
   62b24:	mov	r0, r5
   62b28:	bl	2e4d0 <fputs@plt+0x1d35c>
   62b2c:	str	r0, [fp, #52]	; 0x34
   62b30:	mov	r3, #13
   62b34:	strb	r3, [fp, #45]	; 0x2d
   62b38:	ldr	r3, [sp, #64]	; 0x40
   62b3c:	ldr	r4, [r3, #348]	; 0x15c
   62b40:	ldr	r5, [r3, #340]	; 0x154
   62b44:	cmp	r5, #0
   62b48:	ble	641b8 <fputs@plt+0x53044>
   62b4c:	add	r4, r4, #48	; 0x30
   62b50:	mov	r8, #16
   62b54:	mov	sl, #1
   62b58:	b	63ff4 <fputs@plt+0x52e80>
   62b5c:	ldrh	r5, [r4, #40]	; 0x28
   62b60:	ldr	r0, [sp, #40]	; 0x28
   62b64:	ldr	r3, [r0, #108]	; 0x6c
   62b68:	add	r3, r3, #1
   62b6c:	str	r3, [r0, #108]	; 0x6c
   62b70:	add	r3, r5, #2
   62b74:	str	r3, [sp, #128]	; 0x80
   62b78:	mov	r1, r3
   62b7c:	bl	18f64 <fputs@plt+0x7df0>
   62b80:	str	r0, [sp, #116]	; 0x74
   62b84:	ldr	r8, [fp, #12]
   62b88:	cmp	r5, #0
   62b8c:	ble	62bf8 <fputs@plt+0x51a84>
   62b90:	ldr	r6, [sp, #88]	; 0x58
   62b94:	add	r7, r0, #2
   62b98:	b	62bb8 <fputs@plt+0x51a44>
   62b9c:	ldr	r3, [r1]
   62ba0:	ldr	r1, [r3, #16]
   62ba4:	ldr	r0, [sp, #40]	; 0x28
   62ba8:	bl	5d18c <fputs@plt+0x4c018>
   62bac:	add	r6, r6, #1
   62bb0:	cmp	r5, r6
   62bb4:	beq	62bf8 <fputs@plt+0x51a84>
   62bb8:	add	r2, r7, r6
   62bbc:	ldr	r3, [r4, #48]	; 0x30
   62bc0:	ldr	r1, [r3, r6, lsl #2]
   62bc4:	cmp	r1, #0
   62bc8:	beq	62bac <fputs@plt+0x51a38>
   62bcc:	ldrh	r3, [r1, #18]
   62bd0:	tst	r3, #1
   62bd4:	beq	62b9c <fputs@plt+0x51a28>
   62bd8:	str	r2, [sp, #4]
   62bdc:	str	r9, [sp]
   62be0:	mov	r3, r6
   62be4:	mov	r2, fp
   62be8:	ldr	r0, [sp, #40]	; 0x28
   62bec:	bl	5cf8c <fputs@plt+0x4be18>
   62bf0:	ldr	r8, [fp, #16]
   62bf4:	b	62bac <fputs@plt+0x51a38>
   62bf8:	ldr	r7, [sp, #116]	; 0x74
   62bfc:	mov	r3, r7
   62c00:	ldr	r2, [r4, #24]
   62c04:	mov	r1, #22
   62c08:	ldr	r6, [sp, #44]	; 0x2c
   62c0c:	mov	r0, r6
   62c10:	bl	2e4d0 <fputs@plt+0x1d35c>
   62c14:	add	r3, r7, #1
   62c18:	mov	r2, r5
   62c1c:	mov	r1, #22
   62c20:	mov	r0, r6
   62c24:	bl	2e4d0 <fputs@plt+0x1d35c>
   62c28:	ldr	r3, [r4, #32]
   62c2c:	ldrb	r2, [r4, #28]
   62c30:	cmp	r2, #0
   62c34:	mvnne	r2, #10
   62c38:	mvneq	r2, #1
   62c3c:	str	r2, [sp, #8]
   62c40:	str	r3, [sp, #4]
   62c44:	str	r7, [sp]
   62c48:	mov	r3, r8
   62c4c:	ldr	r7, [sp, #104]	; 0x68
   62c50:	mov	r2, r7
   62c54:	mov	r1, #11
   62c58:	mov	r0, r6
   62c5c:	bl	2dee0 <fputs@plt+0x1cd6c>
   62c60:	mov	r3, #0
   62c64:	strb	r3, [r4, #28]
   62c68:	str	r7, [fp, #48]	; 0x30
   62c6c:	ldr	r3, [sp, #64]	; 0x40
   62c70:	ldrb	r3, [r3, #40]	; 0x28
   62c74:	cmp	r3, #0
   62c78:	movne	r3, #160	; 0xa0
   62c7c:	moveq	r3, #154	; 0x9a
   62c80:	strb	r3, [fp, #45]	; 0x2d
   62c84:	ldr	r3, [r6, #32]
   62c88:	str	r3, [fp, #52]	; 0x34
   62c8c:	ldr	sl, [fp, #56]	; 0x38
   62c90:	subs	r5, r5, #1
   62c94:	bmi	62dbc <fputs@plt+0x51c48>
   62c98:	mov	r7, #0
   62c9c:	b	62d1c <fputs@plt+0x51ba8>
   62ca0:	ldrh	r3, [r4, #30]
   62ca4:	asr	r3, r3, r5
   62ca8:	tst	r3, #1
   62cac:	beq	62d30 <fputs@plt+0x51bbc>
   62cb0:	mov	r1, r6
   62cb4:	mov	r0, fp
   62cb8:	bl	1a878 <fputs@plt+0x9704>
   62cbc:	b	62d10 <fputs@plt+0x51b9c>
   62cc0:	sub	sl, sl, #1
   62cc4:	ldr	r3, [fp, #60]	; 0x3c
   62cc8:	add	r2, sl, sl, lsl #1
   62ccc:	add	r3, r3, r2, lsl #2
   62cd0:	ldr	r1, [r3, #4]
   62cd4:	ldr	r8, [sp, #44]	; 0x2c
   62cd8:	mov	r0, r8
   62cdc:	bl	17a1c <fputs@plt+0x68a8>
   62ce0:	ldr	r3, [r0, #8]
   62ce4:	ldr	r2, [r0, #4]
   62ce8:	ldrb	r1, [r0]
   62cec:	ldr	r0, [r0, #12]
   62cf0:	str	r0, [sp]
   62cf4:	mov	r0, r8
   62cf8:	bl	2dd84 <fputs@plt+0x1cc10>
   62cfc:	b	62d4c <fputs@plt+0x51bd8>
   62d00:	str	r7, [r8, #12]
   62d04:	mov	r1, r8
   62d08:	ldr	r0, [sp, #92]	; 0x5c
   62d0c:	bl	25c4c <fputs@plt+0x14ad8>
   62d10:	sub	r5, r5, #1
   62d14:	cmn	r5, #1
   62d18:	beq	62dbc <fputs@plt+0x51c48>
   62d1c:	mov	r9, r5
   62d20:	ldr	r3, [r4, #48]	; 0x30
   62d24:	ldr	r6, [r3, r5, lsl #2]
   62d28:	cmp	r5, #15
   62d2c:	ble	62ca0 <fputs@plt+0x51b2c>
   62d30:	ldrh	r3, [r6, #18]
   62d34:	tst	r3, #1
   62d38:	beq	62d10 <fputs@plt+0x51b9c>
   62d3c:	ldr	r3, [sp, #92]	; 0x5c
   62d40:	ldrb	r3, [r3, #69]	; 0x45
   62d44:	cmp	r3, #0
   62d48:	beq	62cc0 <fputs@plt+0x51b4c>
   62d4c:	str	r7, [sp]
   62d50:	mov	r3, r7
   62d54:	mov	r2, r7
   62d58:	mov	r1, #79	; 0x4f
   62d5c:	ldr	r0, [sp, #40]	; 0x28
   62d60:	bl	399e8 <fputs@plt+0x28874>
   62d64:	subs	r8, r0, #0
   62d68:	beq	62d10 <fputs@plt+0x51b9c>
   62d6c:	ldr	r3, [r6]
   62d70:	ldr	r3, [r3, #12]
   62d74:	str	r3, [r8, #12]
   62d78:	mov	r2, r7
   62d7c:	mov	r1, #157	; 0x9d
   62d80:	ldr	r0, [sp, #92]	; 0x5c
   62d84:	bl	1e67c <fputs@plt+0xd508>
   62d88:	str	r0, [r8, #16]
   62d8c:	cmp	r0, #0
   62d90:	beq	62d00 <fputs@plt+0x51b8c>
   62d94:	ldr	r3, [sp, #116]	; 0x74
   62d98:	add	r3, r3, #2
   62d9c:	add	r9, r3, r9
   62da0:	str	r9, [r0, #28]
   62da4:	mov	r3, r7
   62da8:	ldr	r2, [fp, #24]
   62dac:	mov	r1, r8
   62db0:	ldr	r0, [sp, #40]	; 0x28
   62db4:	bl	5f0dc <fputs@plt+0x4df68>
   62db8:	b	62d00 <fputs@plt+0x51b8c>
   62dbc:	ldr	r2, [sp, #128]	; 0x80
   62dc0:	ldr	r1, [sp, #116]	; 0x74
   62dc4:	ldr	r4, [sp, #40]	; 0x28
   62dc8:	mov	r0, r4
   62dcc:	bl	18fa0 <fputs@plt+0x7e2c>
   62dd0:	mov	r0, r4
   62dd4:	bl	18d4c <fputs@plt+0x7bd8>
   62dd8:	b	62b38 <fputs@plt+0x519c4>
   62ddc:	ldr	r3, [r4, #48]	; 0x30
   62de0:	ldr	r1, [r3]
   62de4:	ldr	r6, [sp, #40]	; 0x28
   62de8:	ldr	r4, [r6, #76]	; 0x4c
   62dec:	add	r4, r4, #1
   62df0:	str	r4, [r6, #76]	; 0x4c
   62df4:	str	r4, [sp, #4]
   62df8:	str	r9, [sp]
   62dfc:	mov	r3, #0
   62e00:	mov	r2, fp
   62e04:	mov	r0, r6
   62e08:	bl	5cf8c <fputs@plt+0x4be18>
   62e0c:	mov	r5, r0
   62e10:	cmp	r4, r0
   62e14:	bne	62e84 <fputs@plt+0x51d10>
   62e18:	ldr	r4, [fp, #16]
   62e1c:	mov	r3, r4
   62e20:	mov	r2, r5
   62e24:	mov	r1, #38	; 0x26
   62e28:	ldr	r7, [sp, #44]	; 0x2c
   62e2c:	mov	r0, r7
   62e30:	bl	2e4d0 <fputs@plt+0x1d35c>
   62e34:	str	r5, [sp]
   62e38:	mov	r3, r4
   62e3c:	ldr	r6, [sp, #104]	; 0x68
   62e40:	mov	r2, r6
   62e44:	mov	r1, #70	; 0x46
   62e48:	mov	r0, r7
   62e4c:	bl	2dd84 <fputs@plt+0x1cc10>
   62e50:	mov	r2, #1
   62e54:	mov	r1, r5
   62e58:	ldr	r4, [sp, #40]	; 0x28
   62e5c:	mov	r0, r4
   62e60:	bl	18cc4 <fputs@plt+0x7b50>
   62e64:	mov	r3, r5
   62e68:	mvn	r2, #0
   62e6c:	mov	r1, r6
   62e70:	mov	r0, r4
   62e74:	bl	18bc0 <fputs@plt+0x7a4c>
   62e78:	mvn	r3, #95	; 0x5f
   62e7c:	strb	r3, [fp, #45]	; 0x2d
   62e80:	b	62b38 <fputs@plt+0x519c4>
   62e84:	mov	r1, r4
   62e88:	mov	r0, r6
   62e8c:	bl	18efc <fputs@plt+0x7d88>
   62e90:	b	62e18 <fputs@plt+0x51ca4>
   62e94:	tst	r3, #32
   62e98:	beq	6303c <fputs@plt+0x51ec8>
   62e9c:	ldr	r2, [r4, #48]	; 0x30
   62ea0:	ldr	r7, [r2]
   62ea4:	mov	r2, #1
   62ea8:	tst	r3, #16
   62eac:	beq	64900 <fputs@plt+0x5378c>
   62eb0:	ldr	r3, [r4, #48]	; 0x30
   62eb4:	ldr	r6, [r3, r2, lsl #2]
   62eb8:	cmp	r9, #0
   62ebc:	beq	6490c <fputs@plt+0x53798>
   62ec0:	cmp	r6, #0
   62ec4:	moveq	r1, #105	; 0x69
   62ec8:	beq	6304c <fputs@plt+0x51ed8>
   62ecc:	mov	r3, r7
   62ed0:	mov	r7, r6
   62ed4:	mov	r6, r3
   62ed8:	mov	r3, #66	; 0x42
   62edc:	strb	r3, [sp, #256]	; 0x100
   62ee0:	mov	r3, #64	; 0x40
   62ee4:	strb	r3, [sp, #257]	; 0x101
   62ee8:	mov	r3, #63	; 0x3f
   62eec:	strb	r3, [sp, #258]	; 0x102
   62ef0:	mov	r3, #65	; 0x41
   62ef4:	strb	r3, [sp, #259]	; 0x103
   62ef8:	ldr	r5, [r7]
   62efc:	add	r2, sp, #252	; 0xfc
   62f00:	ldr	r1, [r5, #16]
   62f04:	ldr	sl, [sp, #40]	; 0x28
   62f08:	mov	r0, sl
   62f0c:	bl	5e78c <fputs@plt+0x4d618>
   62f10:	mov	r4, r0
   62f14:	ldrb	r1, [r5]
   62f18:	add	r3, sp, #280	; 0x118
   62f1c:	add	r1, r3, r1
   62f20:	str	r0, [sp]
   62f24:	mov	r3, r8
   62f28:	ldr	r2, [sp, #104]	; 0x68
   62f2c:	ldrb	r1, [r1, #-104]	; 0xffffff98
   62f30:	ldr	r0, [sp, #44]	; 0x2c
   62f34:	bl	2dd84 <fputs@plt+0x1cc10>
   62f38:	mov	r2, #1
   62f3c:	mov	r1, r4
   62f40:	mov	r0, sl
   62f44:	bl	18cc4 <fputs@plt+0x7b50>
   62f48:	ldr	r1, [sp, #252]	; 0xfc
   62f4c:	mov	r0, sl
   62f50:	bl	18efc <fputs@plt+0x7d88>
   62f54:	mov	r1, r7
   62f58:	mov	r0, fp
   62f5c:	bl	1a878 <fputs@plt+0x9704>
   62f60:	cmp	r6, #0
   62f64:	beq	64378 <fputs@plt+0x53204>
   62f68:	ldr	r4, [r6]
   62f6c:	ldr	r3, [sp, #40]	; 0x28
   62f70:	ldr	r5, [r3, #76]	; 0x4c
   62f74:	add	r5, r5, #1
   62f78:	str	r5, [r3, #76]	; 0x4c
   62f7c:	mov	r2, r5
   62f80:	ldr	r1, [r4, #16]
   62f84:	mov	r0, r3
   62f88:	bl	5d18c <fputs@plt+0x4c018>
   62f8c:	ldrb	r3, [r4]
   62f90:	and	r3, r3, #253	; 0xfd
   62f94:	cmp	r3, #80	; 0x50
   62f98:	bne	63064 <fputs@plt+0x51ef0>
   62f9c:	cmp	r9, #0
   62fa0:	moveq	r7, #83	; 0x53
   62fa4:	beq	648d4 <fputs@plt+0x53760>
   62fa8:	mov	r7, #81	; 0x51
   62fac:	mov	r1, r6
   62fb0:	mov	r0, fp
   62fb4:	bl	1a878 <fputs@plt+0x9704>
   62fb8:	ldr	r3, [sp, #44]	; 0x2c
   62fbc:	ldr	r3, [r3, #32]
   62fc0:	mov	r2, #6
   62fc4:	strb	r2, [fp, #45]	; 0x2d
   62fc8:	ldr	r2, [sp, #104]	; 0x68
   62fcc:	str	r2, [fp, #48]	; 0x30
   62fd0:	str	r3, [fp, #52]	; 0x34
   62fd4:	ldr	r6, [sp, #40]	; 0x28
   62fd8:	ldr	r4, [r6, #76]	; 0x4c
   62fdc:	add	r4, r4, #1
   62fe0:	str	r4, [r6, #76]	; 0x4c
   62fe4:	mov	r3, r4
   62fe8:	ldr	sl, [sp, #104]	; 0x68
   62fec:	mov	r2, sl
   62ff0:	mov	r1, #103	; 0x67
   62ff4:	ldr	r9, [sp, #44]	; 0x2c
   62ff8:	mov	r0, r9
   62ffc:	bl	2e4d0 <fputs@plt+0x1d35c>
   63000:	mov	r3, r4
   63004:	mvn	r2, #0
   63008:	mov	r1, sl
   6300c:	mov	r0, r6
   63010:	bl	18bc0 <fputs@plt+0x7a4c>
   63014:	str	r4, [sp]
   63018:	mov	r3, r8
   6301c:	mov	r2, r5
   63020:	mov	r1, r7
   63024:	mov	r0, r9
   63028:	bl	2dd84 <fputs@plt+0x1cc10>
   6302c:	mov	r1, #83	; 0x53
   63030:	mov	r0, r9
   63034:	bl	179f4 <fputs@plt+0x6880>
   63038:	b	62b38 <fputs@plt+0x519c4>
   6303c:	ldr	r2, [sp, #88]	; 0x58
   63040:	mov	r7, #0
   63044:	b	62ea8 <fputs@plt+0x51d34>
   63048:	mov	r1, #105	; 0x69
   6304c:	mov	r3, r8
   63050:	ldr	r2, [sp, #104]	; 0x68
   63054:	ldr	r0, [sp, #44]	; 0x2c
   63058:	bl	2e4d0 <fputs@plt+0x1d35c>
   6305c:	mov	r6, r7
   63060:	b	62f60 <fputs@plt+0x51dec>
   63064:	cmp	r9, #0
   63068:	moveq	r7, #80	; 0x50
   6306c:	beq	648d4 <fputs@plt+0x53760>
   63070:	mov	r7, #82	; 0x52
   63074:	b	62fac <fputs@plt+0x51e38>
   63078:	ldr	r2, [sp, #120]	; 0x78
   6307c:	str	r2, [sp, #208]	; 0xd0
   63080:	ldr	r2, [sp, #88]	; 0x58
   63084:	ldr	r0, [sp, #148]	; 0x94
   63088:	str	r0, [sp, #220]	; 0xdc
   6308c:	tst	r3, #32
   63090:	beq	63160 <fputs@plt+0x51fec>
   63094:	add	r1, r0, #1
   63098:	ldr	r2, [r4, #48]	; 0x30
   6309c:	ldr	r2, [r2, r0, lsl #2]
   630a0:	str	r2, [sp, #156]	; 0x9c
   630a4:	mov	r2, #1
   630a8:	tst	r3, #16
   630ac:	moveq	r3, #0
   630b0:	streq	r3, [sp, #172]	; 0xac
   630b4:	beq	630e0 <fputs@plt+0x51f6c>
   630b8:	ldr	r3, [r4, #48]	; 0x30
   630bc:	ldr	r3, [r3, r1, lsl #2]
   630c0:	str	r3, [sp, #172]	; 0xac
   630c4:	ldrh	r3, [r3, #20]
   630c8:	tst	r3, #256	; 0x100
   630cc:	bne	63170 <fputs@plt+0x51ffc>
   630d0:	ldr	r3, [sp, #156]	; 0x9c
   630d4:	cmp	r3, #0
   630d8:	movne	r2, #1
   630dc:	beq	631bc <fputs@plt+0x52048>
   630e0:	ldr	r1, [sp, #212]	; 0xd4
   630e4:	ldrh	r3, [r1, #50]	; 0x32
   630e8:	ldr	r0, [sp, #148]	; 0x94
   630ec:	cmp	r0, r3
   630f0:	bcs	63208 <fputs@plt+0x52094>
   630f4:	ldr	r3, [r1, #28]
   630f8:	ldrb	r3, [r3, r0]
   630fc:	clz	r3, r3
   63100:	lsr	r3, r3, #5
   63104:	ldr	ip, [sp, #120]	; 0x78
   63108:	mov	r0, ip
   6310c:	ldr	r5, [sp, #208]	; 0xd0
   63110:	cmp	r9, r3
   63114:	moveq	r0, r5
   63118:	ldr	lr, [sp, #172]	; 0xac
   6311c:	mov	r1, lr
   63120:	ldr	r6, [sp, #156]	; 0x9c
   63124:	cmp	r9, r3
   63128:	moveq	r1, r6
   6312c:	cmp	r9, r3
   63130:	movne	ip, r5
   63134:	str	ip, [sp, #208]	; 0xd0
   63138:	str	r0, [sp, #120]	; 0x78
   6313c:	cmp	r9, r3
   63140:	movne	lr, r6
   63144:	str	lr, [sp, #156]	; 0x9c
   63148:	str	r1, [sp, #172]	; 0xac
   6314c:	b	63260 <fputs@plt+0x520ec>
   63150:	ldr	r2, [sp, #120]	; 0x78
   63154:	str	r2, [sp, #208]	; 0xd0
   63158:	ldr	r2, [sp, #88]	; 0x58
   6315c:	b	63084 <fputs@plt+0x51f10>
   63160:	ldr	r1, [sp, #148]	; 0x94
   63164:	mov	r0, #0
   63168:	str	r0, [sp, #156]	; 0x9c
   6316c:	b	630a8 <fputs@plt+0x51f34>
   63170:	ldr	r2, [sp, #40]	; 0x28
   63174:	ldr	r3, [r2, #76]	; 0x4c
   63178:	add	r3, r3, #1
   6317c:	str	r3, [r2, #76]	; 0x4c
   63180:	str	r3, [fp, #36]	; 0x24
   63184:	ldr	r2, [sp, #212]	; 0xd4
   63188:	ldr	r2, [r2, #28]
   6318c:	ldr	r1, [sp, #148]	; 0x94
   63190:	ldrb	r2, [r2, r1]
   63194:	cmp	r2, #1
   63198:	movne	r2, r9
   6319c:	eoreq	r2, r9, #1
   631a0:	mov	r1, #22
   631a4:	ldr	r5, [sp, #44]	; 0x2c
   631a8:	mov	r0, r5
   631ac:	bl	2e4d0 <fputs@plt+0x1d35c>
   631b0:	ldr	r3, [r5, #32]
   631b4:	str	r3, [fp, #40]	; 0x28
   631b8:	b	630d0 <fputs@plt+0x51f5c>
   631bc:	ldr	r1, [sp, #212]	; 0xd4
   631c0:	ldr	r2, [r1, #4]
   631c4:	ldr	r3, [sp, #148]	; 0x94
   631c8:	lsl	r3, r3, #1
   631cc:	ldrsh	r2, [r2, r3]
   631d0:	cmp	r2, #0
   631d4:	movlt	r2, #1
   631d8:	blt	630e0 <fputs@plt+0x51f6c>
   631dc:	ldr	r3, [r1, #12]
   631e0:	ldr	r3, [r3, #4]
   631e4:	add	r3, r3, r2, lsl #4
   631e8:	ldrb	r3, [r3, #12]
   631ec:	cmp	r3, #0
   631f0:	movne	r2, #1
   631f4:	bne	630e0 <fputs@plt+0x51f6c>
   631f8:	mov	r3, #1
   631fc:	str	r3, [sp, #208]	; 0xd0
   63200:	mov	r2, r3
   63204:	b	630e0 <fputs@plt+0x51f6c>
   63208:	ldr	r1, [sp, #148]	; 0x94
   6320c:	cmp	r1, r3
   63210:	movne	r3, #0
   63214:	andeq	r3, r9, #1
   63218:	ldr	ip, [sp, #120]	; 0x78
   6321c:	mov	r0, ip
   63220:	ldr	r5, [sp, #208]	; 0xd0
   63224:	cmp	r3, #0
   63228:	movne	r0, r5
   6322c:	ldr	lr, [sp, #172]	; 0xac
   63230:	mov	r1, lr
   63234:	ldr	r6, [sp, #156]	; 0x9c
   63238:	cmp	r3, #0
   6323c:	movne	r1, r6
   63240:	cmp	r3, #0
   63244:	moveq	ip, r5
   63248:	str	ip, [sp, #208]	; 0xd0
   6324c:	str	r0, [sp, #120]	; 0x78
   63250:	cmp	r3, #0
   63254:	moveq	lr, r6
   63258:	str	lr, [sp, #156]	; 0x9c
   6325c:	str	r1, [sp, #172]	; 0xac
   63260:	ldr	r0, [sp, #40]	; 0x28
   63264:	ldr	r3, [r0, #8]
   63268:	str	r3, [sp, #136]	; 0x88
   6326c:	ldr	sl, [fp, #64]	; 0x40
   63270:	ldrh	r7, [sl, #42]	; 0x2a
   63274:	str	r7, [sp, #132]	; 0x84
   63278:	ldr	r1, [sl, #28]
   6327c:	ldr	r6, [r0, #76]	; 0x4c
   63280:	add	r3, r6, #1
   63284:	str	r3, [sp, #116]	; 0x74
   63288:	ldrh	r3, [sl, #24]
   6328c:	str	r3, [sp, #216]	; 0xd8
   63290:	add	r3, r2, r3
   63294:	str	r3, [sp, #168]	; 0xa8
   63298:	add	r3, r6, r3
   6329c:	str	r3, [r0, #76]	; 0x4c
   632a0:	ldr	r5, [r0]
   632a4:	mov	r0, r5
   632a8:	bl	19ffc <fputs@plt+0x8e88>
   632ac:	mov	r1, r0
   632b0:	mov	r0, r5
   632b4:	bl	1e9ac <fputs@plt+0xd838>
   632b8:	mov	r8, r0
   632bc:	cmp	r7, #0
   632c0:	beq	63360 <fputs@plt+0x521ec>
   632c4:	ldr	r3, [fp, #8]
   632c8:	str	r3, [sp, #128]	; 0x80
   632cc:	cmp	r9, #0
   632d0:	bne	6440c <fputs@plt+0x53298>
   632d4:	ldr	r2, [sp, #128]	; 0x80
   632d8:	mov	r1, #108	; 0x6c
   632dc:	ldr	r5, [sp, #136]	; 0x88
   632e0:	mov	r0, r5
   632e4:	bl	2e44c <fputs@plt+0x1d2d8>
   632e8:	mov	r1, #13
   632ec:	mov	r0, r5
   632f0:	bl	2de08 <fputs@plt+0x1cc94>
   632f4:	mov	r5, r0
   632f8:	mov	r1, #66	; 0x42
   632fc:	ldr	r3, [sp, #132]	; 0x84
   63300:	mov	r7, r3
   63304:	str	r3, [sp, #4]
   63308:	ldr	r3, [sp, #116]	; 0x74
   6330c:	str	r3, [sp]
   63310:	mov	r3, #0
   63314:	ldr	r2, [sp, #128]	; 0x80
   63318:	ldr	r0, [sp, #136]	; 0x88
   6331c:	bl	2de98 <fputs@plt+0x1cd24>
   63320:	str	r0, [fp, #20]
   63324:	mov	r1, r5
   63328:	ldr	r0, [sp, #136]	; 0x88
   6332c:	bl	17a4c <fputs@plt+0x68d8>
   63330:	ldr	r5, [sp, #88]	; 0x58
   63334:	add	r6, r6, #1
   63338:	add	r3, r6, r5
   6333c:	str	r3, [sp]
   63340:	mov	r3, r5
   63344:	ldr	r2, [sp, #128]	; 0x80
   63348:	mov	r1, #47	; 0x2f
   6334c:	ldr	r0, [sp, #136]	; 0x88
   63350:	bl	2dd84 <fputs@plt+0x1cc10>
   63354:	add	r5, r5, #1
   63358:	cmp	r7, r5
   6335c:	bne	63338 <fputs@plt+0x521c4>
   63360:	ldr	r3, [sp, #132]	; 0x84
   63364:	mov	r5, r3
   63368:	ldr	r2, [sp, #216]	; 0xd8
   6336c:	cmp	r2, r3
   63370:	ble	634b0 <fputs@plt+0x5233c>
   63374:	str	fp, [sp, #132]	; 0x84
   63378:	str	r4, [sp, #216]	; 0xd8
   6337c:	mov	fp, r2
   63380:	b	633ec <fputs@plt+0x52278>
   63384:	ldr	r1, [sp, #116]	; 0x74
   63388:	ldr	r0, [sp, #40]	; 0x28
   6338c:	bl	18efc <fputs@plt+0x7d88>
   63390:	str	r7, [sp, #116]	; 0x74
   63394:	b	63448 <fputs@plt+0x522d4>
   63398:	mov	r0, r6
   6339c:	bl	18984 <fputs@plt+0x7810>
   633a0:	cmp	r0, #0
   633a4:	beq	6346c <fputs@plt+0x522f8>
   633a8:	ldr	r3, [sp, #132]	; 0x84
   633ac:	ldr	r3, [r3, #12]
   633b0:	ldr	r2, [sp, #116]	; 0x74
   633b4:	add	r2, r2, r5
   633b8:	mov	r1, #76	; 0x4c
   633bc:	ldr	r0, [sp, #136]	; 0x88
   633c0:	bl	2e4d0 <fputs@plt+0x1d35c>
   633c4:	b	6346c <fputs@plt+0x522f8>
   633c8:	ldr	r3, [sp, #128]	; 0x80
   633cc:	mov	r2, #65	; 0x41
   633d0:	strb	r2, [r8, r3]
   633d4:	b	6348c <fputs@plt+0x52318>
   633d8:	mov	r2, #65	; 0x41
   633dc:	strb	r2, [r8, r4]
   633e0:	add	r5, r5, #1
   633e4:	cmp	fp, r5
   633e8:	beq	634a8 <fputs@plt+0x52334>
   633ec:	str	r5, [sp, #128]	; 0x80
   633f0:	ldr	r3, [sl, #48]	; 0x30
   633f4:	ldr	r4, [r3, r5, lsl #2]
   633f8:	ldr	r3, [sp, #116]	; 0x74
   633fc:	add	r6, r5, r3
   63400:	str	r6, [sp, #4]
   63404:	str	r9, [sp]
   63408:	mov	r3, r5
   6340c:	ldr	r2, [sp, #132]	; 0x84
   63410:	mov	r1, r4
   63414:	ldr	r0, [sp, #40]	; 0x28
   63418:	bl	5cf8c <fputs@plt+0x4be18>
   6341c:	mov	r7, r0
   63420:	cmp	r6, r0
   63424:	beq	63448 <fputs@plt+0x522d4>
   63428:	ldr	r3, [sp, #168]	; 0xa8
   6342c:	cmp	r3, #1
   63430:	beq	63384 <fputs@plt+0x52210>
   63434:	mov	r3, r6
   63438:	mov	r2, r0
   6343c:	mov	r1, #31
   63440:	ldr	r0, [sp, #136]	; 0x88
   63444:	bl	2e4d0 <fputs@plt+0x1d35c>
   63448:	ldrh	r3, [r4, #18]
   6344c:	movw	r2, #257	; 0x101
   63450:	tst	r2, r3
   63454:	bne	633e0 <fputs@plt+0x5226c>
   63458:	ldr	r3, [r4]
   6345c:	ldr	r6, [r3, #16]
   63460:	ldrh	r3, [r4, #20]
   63464:	tst	r3, #2048	; 0x800
   63468:	beq	63398 <fputs@plt+0x52224>
   6346c:	cmp	r8, #0
   63470:	beq	633e0 <fputs@plt+0x5226c>
   63474:	ldr	r3, [sp, #128]	; 0x80
   63478:	ldrb	r1, [r8, r3]
   6347c:	mov	r0, r6
   63480:	bl	19520 <fputs@plt+0x83ac>
   63484:	cmp	r0, #65	; 0x41
   63488:	beq	633c8 <fputs@plt+0x52254>
   6348c:	ldr	r4, [sp, #128]	; 0x80
   63490:	ldrb	r1, [r8, r4]
   63494:	mov	r0, r6
   63498:	bl	18a30 <fputs@plt+0x78bc>
   6349c:	cmp	r0, #0
   634a0:	beq	633e0 <fputs@plt+0x5226c>
   634a4:	b	633d8 <fputs@plt+0x52264>
   634a8:	ldr	fp, [sp, #132]	; 0x84
   634ac:	ldr	r4, [sp, #216]	; 0xd8
   634b0:	cmp	r8, #0
   634b4:	beq	634c4 <fputs@plt+0x52350>
   634b8:	ldr	r3, [sp, #148]	; 0x94
   634bc:	ldrb	r3, [r8, r3]
   634c0:	strb	r3, [sp, #256]	; 0x100
   634c4:	ldr	r3, [fp, #16]
   634c8:	str	r3, [sp, #128]	; 0x80
   634cc:	ldr	r3, [sp, #156]	; 0x9c
   634d0:	cmp	r3, #0
   634d4:	beq	643b8 <fputs@plt+0x53244>
   634d8:	ldrh	r3, [r3, #18]
   634dc:	tst	r3, #40	; 0x28
   634e0:	movne	r6, #1
   634e4:	moveq	r6, #0
   634e8:	ldr	r3, [sp, #172]	; 0xac
   634ec:	cmp	r3, #0
   634f0:	beq	63710 <fputs@plt+0x5259c>
   634f4:	ldr	r3, [sp, #172]	; 0xac
   634f8:	ldrh	r3, [r3, #18]
   634fc:	tst	r3, #40	; 0x28
   63500:	movne	sl, #1
   63504:	moveq	sl, #0
   63508:	ldr	r3, [sp, #156]	; 0x9c
   6350c:	adds	r3, r3, #0
   63510:	movne	r3, #1
   63514:	ldr	r2, [sp, #148]	; 0x94
   63518:	cmp	r2, #0
   6351c:	movne	r3, #1
   63520:	str	r3, [sp, #132]	; 0x84
   63524:	ldr	r3, [sp, #156]	; 0x9c
   63528:	ldr	r3, [r3]
   6352c:	ldr	r5, [r3, #16]
   63530:	ldr	r2, [sp, #148]	; 0x94
   63534:	ldr	r1, [sp, #116]	; 0x74
   63538:	add	r7, r2, r1
   6353c:	mov	r2, r7
   63540:	mov	r1, r5
   63544:	ldr	r0, [sp, #40]	; 0x28
   63548:	bl	5d18c <fputs@plt+0x4c018>
   6354c:	ldr	r3, [sp, #156]	; 0x9c
   63550:	ldrh	r3, [r3, #20]
   63554:	tst	r3, #256	; 0x100
   63558:	beq	63578 <fputs@plt+0x52404>
   6355c:	mvn	r1, #0
   63560:	ldr	r0, [sp, #44]	; 0x2c
   63564:	bl	17a1c <fputs@plt+0x68a8>
   63568:	ldr	r3, [fp, #36]	; 0x24
   6356c:	str	r3, [r0, #12]
   63570:	mov	r3, #1
   63574:	strb	r3, [r0, #3]
   63578:	mov	r0, r5
   6357c:	bl	18984 <fputs@plt+0x7810>
   63580:	cmp	r0, #0
   63584:	bne	6371c <fputs@plt+0x525a8>
   63588:	cmp	r8, #0
   6358c:	beq	635c4 <fputs@plt+0x52450>
   63590:	ldr	r3, [sp, #148]	; 0x94
   63594:	ldrb	r1, [r8, r3]
   63598:	mov	r0, r5
   6359c:	bl	19520 <fputs@plt+0x83ac>
   635a0:	cmp	r0, #65	; 0x41
   635a4:	beq	63734 <fputs@plt+0x525c0>
   635a8:	ldr	r7, [sp, #148]	; 0x94
   635ac:	ldrb	r1, [r8, r7]
   635b0:	mov	r0, r5
   635b4:	bl	18a30 <fputs@plt+0x78bc>
   635b8:	cmp	r0, #0
   635bc:	movne	r3, #65	; 0x41
   635c0:	strbne	r3, [r8, r7]
   635c4:	ldr	r3, [sp, #148]	; 0x94
   635c8:	add	r5, r3, #1
   635cc:	mov	r3, r8
   635d0:	ldr	r2, [sp, #208]	; 0xd0
   635d4:	sub	r2, r5, r2
   635d8:	ldr	r1, [sp, #116]	; 0x74
   635dc:	ldr	r0, [sp, #40]	; 0x28
   635e0:	bl	2e2a4 <fputs@plt+0x1d130>
   635e4:	ldrh	r3, [r4, #42]	; 0x2a
   635e8:	cmp	r3, #0
   635ec:	beq	635f8 <fputs@plt+0x52484>
   635f0:	cmp	r5, r3
   635f4:	beq	6362c <fputs@plt+0x524b8>
   635f8:	ldr	r3, [sp, #224]	; 0xe0
   635fc:	add	r3, r3, r9
   63600:	ldr	r2, [sp, #132]	; 0x84
   63604:	add	r3, r3, r2, lsl #2
   63608:	add	r6, r3, r6, lsl #1
   6360c:	str	r5, [sp, #4]
   63610:	ldr	r3, [sp, #116]	; 0x74
   63614:	str	r3, [sp]
   63618:	ldr	r3, [sp, #128]	; 0x80
   6361c:	ldr	r2, [sp, #204]	; 0xcc
   63620:	ldrb	r1, [r6, #3960]	; 0xf78
   63624:	ldr	r0, [sp, #44]	; 0x2c
   63628:	bl	2de98 <fputs@plt+0x1cd24>
   6362c:	ldr	r7, [sp, #172]	; 0xac
   63630:	cmp	r7, #0
   63634:	beq	637b8 <fputs@plt+0x52644>
   63638:	ldr	r3, [r7]
   6363c:	ldr	r5, [r3, #16]
   63640:	ldr	r3, [sp, #148]	; 0x94
   63644:	ldr	r2, [sp, #116]	; 0x74
   63648:	add	r6, r3, r2
   6364c:	mov	r2, #1
   63650:	mov	r1, r6
   63654:	ldr	r0, [sp, #40]	; 0x28
   63658:	bl	18cc4 <fputs@plt+0x7b50>
   6365c:	mov	r2, r6
   63660:	mov	r1, r5
   63664:	ldr	r0, [sp, #40]	; 0x28
   63668:	bl	5d18c <fputs@plt+0x4c018>
   6366c:	ldrh	r3, [r7, #20]
   63670:	tst	r3, #256	; 0x100
   63674:	beq	63694 <fputs@plt+0x52520>
   63678:	mvn	r1, #0
   6367c:	ldr	r0, [sp, #44]	; 0x2c
   63680:	bl	17a1c <fputs@plt+0x68a8>
   63684:	ldr	r3, [fp, #36]	; 0x24
   63688:	str	r3, [r0, #12]
   6368c:	mov	r3, #1
   63690:	strb	r3, [r0, #3]
   63694:	mov	r0, r5
   63698:	bl	18984 <fputs@plt+0x7810>
   6369c:	cmp	r0, #0
   636a0:	bne	63774 <fputs@plt+0x52600>
   636a4:	ldrb	r1, [sp, #256]	; 0x100
   636a8:	mov	r0, r5
   636ac:	bl	19520 <fputs@plt+0x83ac>
   636b0:	cmp	r0, #65	; 0x41
   636b4:	bne	6378c <fputs@plt+0x52618>
   636b8:	ldr	r3, [sp, #148]	; 0x94
   636bc:	add	r3, r3, #1
   636c0:	str	r3, [sp, #220]	; 0xdc
   636c4:	mov	r1, r8
   636c8:	ldr	r0, [sp, #92]	; 0x5c
   636cc:	bl	214f4 <fputs@plt+0x10380>
   636d0:	ldr	r3, [sp, #44]	; 0x2c
   636d4:	ldr	r3, [r3, #32]
   636d8:	str	r3, [fp, #52]	; 0x34
   636dc:	ldr	r3, [sp, #224]	; 0xe0
   636e0:	add	r3, r3, r9, lsl #1
   636e4:	add	sl, r3, sl
   636e8:	ldr	r3, [sp, #220]	; 0xdc
   636ec:	str	r3, [sp, #4]
   636f0:	ldr	r3, [sp, #116]	; 0x74
   636f4:	str	r3, [sp]
   636f8:	ldr	r3, [sp, #128]	; 0x80
   636fc:	ldr	r2, [sp, #204]	; 0xcc
   63700:	ldrb	r1, [sl, #3968]	; 0xf80
   63704:	ldr	r0, [sp, #44]	; 0x2c
   63708:	bl	2de98 <fputs@plt+0x1cd24>
   6370c:	b	637e8 <fputs@plt+0x52674>
   63710:	mov	sl, #1
   63714:	str	sl, [sp, #132]	; 0x84
   63718:	b	63524 <fputs@plt+0x523b0>
   6371c:	ldr	r3, [sp, #128]	; 0x80
   63720:	mov	r2, r7
   63724:	mov	r1, #76	; 0x4c
   63728:	ldr	r0, [sp, #44]	; 0x2c
   6372c:	bl	2e4d0 <fputs@plt+0x1d35c>
   63730:	b	63588 <fputs@plt+0x52414>
   63734:	mov	r3, #65	; 0x41
   63738:	ldr	r2, [sp, #148]	; 0x94
   6373c:	strb	r3, [r8, r2]
   63740:	b	635a8 <fputs@plt+0x52434>
   63744:	ldr	r5, [sp, #148]	; 0x94
   63748:	ldr	r2, [sp, #116]	; 0x74
   6374c:	add	r3, r5, r2
   63750:	mov	r2, #0
   63754:	mov	r1, #25
   63758:	ldr	r0, [sp, #44]	; 0x2c
   6375c:	bl	2e4d0 <fputs@plt+0x1d35c>
   63760:	add	r5, r5, #1
   63764:	ldr	r6, [sp, #88]	; 0x58
   63768:	mov	r3, #1
   6376c:	str	r3, [sp, #132]	; 0x84
   63770:	b	635cc <fputs@plt+0x52458>
   63774:	ldr	r3, [sp, #128]	; 0x80
   63778:	mov	r2, r6
   6377c:	mov	r1, #76	; 0x4c
   63780:	ldr	r0, [sp, #44]	; 0x2c
   63784:	bl	2e4d0 <fputs@plt+0x1d35c>
   63788:	b	636a4 <fputs@plt+0x52530>
   6378c:	ldrb	r1, [sp, #256]	; 0x100
   63790:	mov	r0, r5
   63794:	bl	18a30 <fputs@plt+0x78bc>
   63798:	cmp	r0, #0
   6379c:	bne	636b8 <fputs@plt+0x52544>
   637a0:	add	r3, sp, #256	; 0x100
   637a4:	mov	r2, #1
   637a8:	mov	r1, r6
   637ac:	ldr	r0, [sp, #40]	; 0x28
   637b0:	bl	2e2a4 <fputs@plt+0x1d130>
   637b4:	b	636b8 <fputs@plt+0x52544>
   637b8:	ldr	r3, [sp, #120]	; 0x78
   637bc:	cmp	r3, #0
   637c0:	bne	6388c <fputs@plt+0x52718>
   637c4:	mov	r1, r8
   637c8:	ldr	r0, [sp, #92]	; 0x5c
   637cc:	bl	214f4 <fputs@plt+0x10380>
   637d0:	ldr	r3, [sp, #44]	; 0x2c
   637d4:	ldr	r3, [r3, #32]
   637d8:	str	r3, [fp, #52]	; 0x34
   637dc:	ldr	r3, [sp, #148]	; 0x94
   637e0:	cmp	r3, #0
   637e4:	bne	636dc <fputs@plt+0x52568>
   637e8:	ldr	r1, [sp, #156]	; 0x9c
   637ec:	mov	r0, fp
   637f0:	bl	1a878 <fputs@plt+0x9704>
   637f4:	ldr	r1, [sp, #172]	; 0xac
   637f8:	mov	r0, fp
   637fc:	bl	1a878 <fputs@plt+0x9704>
   63800:	ldr	r3, [sp, #140]	; 0x8c
   63804:	cmp	r3, #0
   63808:	bne	639a4 <fputs@plt+0x52830>
   6380c:	ldr	r3, [sp, #212]	; 0xd4
   63810:	ldr	r0, [r3, #12]
   63814:	ldrb	r3, [r0, #42]	; 0x2a
   63818:	tst	r3, #32
   6381c:	bne	63994 <fputs@plt+0x52820>
   63820:	ldr	r3, [sp, #64]	; 0x40
   63824:	ldrb	r3, [r3, #40]	; 0x28
   63828:	cmp	r3, #0
   6382c:	beq	638b8 <fputs@plt+0x52744>
   63830:	ldr	r6, [sp, #40]	; 0x28
   63834:	ldr	r5, [r6, #76]	; 0x4c
   63838:	add	r5, r5, #1
   6383c:	str	r5, [r6, #76]	; 0x4c
   63840:	mov	r3, r5
   63844:	ldr	r2, [sp, #204]	; 0xcc
   63848:	mov	r1, #113	; 0x71
   6384c:	ldr	r8, [sp, #44]	; 0x2c
   63850:	mov	r0, r8
   63854:	bl	2e4d0 <fputs@plt+0x1d35c>
   63858:	mov	r3, r5
   6385c:	mvn	r2, #0
   63860:	ldr	r7, [sp, #104]	; 0x68
   63864:	mov	r1, r7
   63868:	mov	r0, r6
   6386c:	bl	18bc0 <fputs@plt+0x7a4c>
   63870:	str	r5, [sp]
   63874:	mov	r3, #0
   63878:	mov	r2, r7
   6387c:	mov	r1, #70	; 0x46
   63880:	mov	r0, r8
   63884:	bl	2dd84 <fputs@plt+0x1cc10>
   63888:	b	639a4 <fputs@plt+0x52830>
   6388c:	ldr	r5, [sp, #148]	; 0x94
   63890:	ldr	r2, [sp, #116]	; 0x74
   63894:	add	r3, r5, r2
   63898:	mov	r2, #0
   6389c:	mov	r1, #25
   638a0:	ldr	r0, [sp, #44]	; 0x2c
   638a4:	bl	2e4d0 <fputs@plt+0x1d35c>
   638a8:	add	r3, r5, #1
   638ac:	str	r3, [sp, #220]	; 0xdc
   638b0:	ldr	sl, [sp, #88]	; 0x58
   638b4:	b	636c4 <fputs@plt+0x52550>
   638b8:	ldr	r6, [sp, #64]	; 0x40
   638bc:	ldr	r5, [r6]
   638c0:	ldr	r7, [r5, #8]
   638c4:	ldr	r3, [sp, #104]	; 0x68
   638c8:	str	r3, [sp]
   638cc:	mov	r3, #0
   638d0:	ldr	r2, [sp, #204]	; 0xcc
   638d4:	mov	r1, #112	; 0x70
   638d8:	mov	r0, r7
   638dc:	bl	2dd84 <fputs@plt+0x1cc10>
   638e0:	ldrh	r3, [r6, #36]	; 0x24
   638e4:	tst	r3, #32
   638e8:	beq	639a4 <fputs@plt+0x52830>
   638ec:	ldr	r3, [r5, #416]	; 0x1a0
   638f0:	cmp	r3, #0
   638f4:	moveq	r3, r5
   638f8:	ldr	r3, [r3, #336]	; 0x150
   638fc:	cmp	r3, #0
   63900:	bne	639a4 <fputs@plt+0x52830>
   63904:	ldr	r8, [sp, #212]	; 0xd4
   63908:	ldr	r6, [r8, #12]
   6390c:	ldrsh	r2, [r6, #34]	; 0x22
   63910:	add	r2, r2, #1
   63914:	lsl	r2, r2, #2
   63918:	ldr	r0, [r5]
   6391c:	bl	1d294 <fputs@plt+0xc120>
   63920:	subs	r2, r0, #0
   63924:	beq	639a4 <fputs@plt+0x52830>
   63928:	ldrsh	r3, [r6, #34]	; 0x22
   6392c:	str	r3, [r2]
   63930:	mov	r0, r8
   63934:	ldrh	r3, [r8, #52]	; 0x34
   63938:	cmp	r3, #1
   6393c:	bls	63980 <fputs@plt+0x5280c>
   63940:	ldr	r3, [sp, #140]	; 0x8c
   63944:	b	63968 <fputs@plt+0x527f4>
   63948:	add	r1, r1, #1
   6394c:	add	ip, r3, #1
   63950:	str	ip, [r2, r1, lsl #2]
   63954:	add	r3, r3, #1
   63958:	ldrh	r1, [r0, #52]	; 0x34
   6395c:	sub	r1, r1, #1
   63960:	cmp	r3, r1
   63964:	bge	63980 <fputs@plt+0x5280c>
   63968:	ldr	ip, [r0, #4]
   6396c:	lsl	r1, r3, #1
   63970:	ldrsh	r1, [ip, r1]
   63974:	cmp	r1, #0
   63978:	bge	63948 <fputs@plt+0x527d4>
   6397c:	b	63954 <fputs@plt+0x527e0>
   63980:	mvn	r3, #14
   63984:	mvn	r1, #0
   63988:	mov	r0, r7
   6398c:	bl	25534 <fputs@plt+0x143c0>
   63990:	b	639a4 <fputs@plt+0x52830>
   63994:	ldr	r3, [sp, #104]	; 0x68
   63998:	ldr	r2, [sp, #204]	; 0xcc
   6399c:	cmp	r3, r2
   639a0:	bne	639f0 <fputs@plt+0x5287c>
   639a4:	ldr	r3, [r4, #36]	; 0x24
   639a8:	tst	r3, #4096	; 0x1000
   639ac:	mvnne	r3, #95	; 0x5f
   639b0:	strbne	r3, [fp, #45]	; 0x2d
   639b4:	bne	639c8 <fputs@plt+0x52854>
   639b8:	cmp	r9, #0
   639bc:	movne	r3, #6
   639c0:	moveq	r3, #7
   639c4:	strb	r3, [fp, #45]	; 0x2d
   639c8:	ldr	r3, [sp, #204]	; 0xcc
   639cc:	str	r3, [fp, #48]	; 0x30
   639d0:	ldrh	r3, [r4, #38]	; 0x26
   639d4:	and	r3, r3, #1
   639d8:	strb	r3, [fp, #46]	; 0x2e
   639dc:	ldr	r3, [r4, #36]	; 0x24
   639e0:	tst	r3, #15
   639e4:	moveq	r3, #1
   639e8:	strbeq	r3, [fp, #47]	; 0x2f
   639ec:	b	62b38 <fputs@plt+0x519c4>
   639f0:	bl	191f0 <fputs@plt+0x807c>
   639f4:	mov	r5, r0
   639f8:	ldrh	r1, [r0, #50]	; 0x32
   639fc:	ldr	r0, [sp, #40]	; 0x28
   63a00:	bl	18f64 <fputs@plt+0x7df0>
   63a04:	mov	r6, r0
   63a08:	ldrh	r3, [r5, #50]	; 0x32
   63a0c:	cmp	r3, #0
   63a10:	ble	63a5c <fputs@plt+0x528e8>
   63a14:	mov	r7, #47	; 0x2f
   63a18:	ldr	r8, [sp, #140]	; 0x8c
   63a1c:	ldr	r2, [r5, #4]
   63a20:	lsl	r3, r8, #1
   63a24:	ldrsh	r1, [r2, r3]
   63a28:	ldr	r0, [sp, #212]	; 0xd4
   63a2c:	bl	1922c <fputs@plt+0x80b8>
   63a30:	add	r3, r6, r8
   63a34:	str	r3, [sp]
   63a38:	mov	r3, r0
   63a3c:	ldr	r2, [sp, #204]	; 0xcc
   63a40:	mov	r1, r7
   63a44:	ldr	r0, [sp, #44]	; 0x2c
   63a48:	bl	2dd84 <fputs@plt+0x1cc10>
   63a4c:	add	r8, r8, #1
   63a50:	ldrh	r3, [r5, #50]	; 0x32
   63a54:	cmp	r8, r3
   63a58:	blt	63a1c <fputs@plt+0x528a8>
   63a5c:	str	r3, [sp, #4]
   63a60:	str	r6, [sp]
   63a64:	ldr	r3, [sp, #76]	; 0x4c
   63a68:	ldr	r2, [sp, #104]	; 0x68
   63a6c:	mov	r1, #68	; 0x44
   63a70:	ldr	r0, [sp, #44]	; 0x2c
   63a74:	bl	2de98 <fputs@plt+0x1cd24>
   63a78:	b	639a4 <fputs@plt+0x52830>
   63a7c:	tst	r3, #8192	; 0x2000
   63a80:	bne	63a98 <fputs@plt+0x52924>
   63a84:	tst	r2, #32
   63a88:	beq	63f78 <fputs@plt+0x52e04>
   63a8c:	mvn	r3, #95	; 0x5f
   63a90:	strb	r3, [fp, #45]	; 0x2d
   63a94:	b	62b38 <fputs@plt+0x519c4>
   63a98:	ldr	r2, [sp, #40]	; 0x28
   63a9c:	ldr	r3, [r2, #72]	; 0x48
   63aa0:	str	r3, [sp, #132]	; 0x84
   63aa4:	add	r3, r3, #1
   63aa8:	str	r3, [r2, #72]	; 0x48
   63aac:	ldr	r3, [r2, #76]	; 0x4c
   63ab0:	add	r6, r3, #1
   63ab4:	str	r6, [sp, #148]	; 0x94
   63ab8:	str	r6, [r2, #76]	; 0x4c
   63abc:	ldr	r0, [sp, #44]	; 0x2c
   63ac0:	bl	2dc2c <fputs@plt+0x1cab8>
   63ac4:	str	r0, [sp, #156]	; 0x9c
   63ac8:	add	r3, r5, r5, lsl #3
   63acc:	add	r3, r7, r3, lsl #3
   63ad0:	ldr	r3, [r3, #24]
   63ad4:	str	r3, [sp, #120]	; 0x78
   63ad8:	ldr	r3, [r4, #48]	; 0x30
   63adc:	ldr	r3, [r3]
   63ae0:	str	r3, [sp, #220]	; 0xdc
   63ae4:	ldr	r9, [r3, #12]
   63ae8:	mov	r3, #15
   63aec:	strb	r3, [fp, #45]	; 0x2d
   63af0:	str	r6, [fp, #48]	; 0x30
   63af4:	ldr	r8, [sp, #64]	; 0x40
   63af8:	ldrb	r6, [r8, #43]	; 0x2b
   63afc:	cmp	r6, #1
   63b00:	bhi	63b6c <fputs@plt+0x529f8>
   63b04:	ldr	r3, [sp, #64]	; 0x40
   63b08:	ldr	r3, [r3, #4]
   63b0c:	str	r3, [sp, #136]	; 0x88
   63b10:	ldr	r3, [sp, #64]	; 0x40
   63b14:	ldrh	r3, [r3, #36]	; 0x24
   63b18:	tst	r3, #8
   63b1c:	bne	63c64 <fputs@plt+0x52af0>
   63b20:	ldr	r3, [sp, #120]	; 0x78
   63b24:	ldrb	r3, [r3, #42]	; 0x2a
   63b28:	tst	r3, #32
   63b2c:	bne	63c24 <fputs@plt+0x52ab0>
   63b30:	ldr	r2, [sp, #40]	; 0x28
   63b34:	ldr	r3, [r2, #76]	; 0x4c
   63b38:	add	r3, r3, #1
   63b3c:	str	r3, [sp, #204]	; 0xcc
   63b40:	str	r3, [r2, #76]	; 0x4c
   63b44:	mov	r2, #0
   63b48:	mov	r1, #25
   63b4c:	ldr	r0, [sp, #44]	; 0x2c
   63b50:	bl	2e4d0 <fputs@plt+0x1d35c>
   63b54:	ldr	r2, [sp, #40]	; 0x28
   63b58:	ldr	r3, [r2, #76]	; 0x4c
   63b5c:	add	r3, r3, #1
   63b60:	str	r3, [sp, #208]	; 0xd0
   63b64:	str	r3, [r2, #76]	; 0x4c
   63b68:	b	63c70 <fputs@plt+0x52afc>
   63b6c:	ldr	r3, [sp, #80]	; 0x50
   63b70:	sub	r6, r6, r3
   63b74:	sub	r4, r6, #1
   63b78:	add	r2, r4, r4, lsl #3
   63b7c:	lsl	r2, r2, #3
   63b80:	add	r2, r2, #80	; 0x50
   63b84:	mov	r3, #0
   63b88:	ldr	r0, [sp, #92]	; 0x5c
   63b8c:	bl	13f58 <fputs@plt+0x2de4>
   63b90:	subs	sl, r0, #0
   63b94:	str	sl, [sp, #136]	; 0x88
   63b98:	beq	641d4 <fputs@plt+0x53060>
   63b9c:	add	r3, r4, #1
   63ba0:	uxtb	r3, r3
   63ba4:	str	r3, [sl, #4]
   63ba8:	mov	r0, sl
   63bac:	str	r3, [r0], #8
   63bb0:	add	r5, r5, r5, lsl #3
   63bb4:	add	r5, r7, r5, lsl #3
   63bb8:	mov	r2, #72	; 0x48
   63bbc:	add	r1, r5, #8
   63bc0:	bl	10fdc <memcpy@plt>
   63bc4:	ldr	r7, [r8, #4]
   63bc8:	add	r7, r7, #8
   63bcc:	cmp	r4, #0
   63bd0:	ble	63b10 <fputs@plt+0x5299c>
   63bd4:	add	r5, r8, #736	; 0x2e0
   63bd8:	ldr	r3, [sp, #80]	; 0x50
   63bdc:	add	r3, r3, r3, lsl #2
   63be0:	add	r5, r5, r3, lsl #4
   63be4:	add	r4, sl, #80	; 0x50
   63be8:	add	r6, r6, r6, lsl #3
   63bec:	add	r6, sl, r6, lsl #3
   63bf0:	add	r6, r6, #8
   63bf4:	mov	r8, #72	; 0x48
   63bf8:	ldrb	r1, [r5, #124]	; 0x7c
   63bfc:	add	r1, r1, r1, lsl #3
   63c00:	mov	r2, r8
   63c04:	add	r1, r7, r1, lsl #3
   63c08:	mov	r0, r4
   63c0c:	bl	10fdc <memcpy@plt>
   63c10:	add	r5, r5, #80	; 0x50
   63c14:	add	r4, r4, #72	; 0x48
   63c18:	cmp	r6, r4
   63c1c:	bne	63bf8 <fputs@plt+0x52a84>
   63c20:	b	63b10 <fputs@plt+0x5299c>
   63c24:	ldr	r0, [sp, #120]	; 0x78
   63c28:	bl	191f0 <fputs@plt+0x807c>
   63c2c:	mov	r4, r0
   63c30:	ldr	r5, [sp, #40]	; 0x28
   63c34:	ldr	r2, [r5, #72]	; 0x48
   63c38:	str	r2, [sp, #204]	; 0xcc
   63c3c:	add	r3, r2, #1
   63c40:	str	r3, [r5, #72]	; 0x48
   63c44:	ldrh	r3, [r0, #50]	; 0x32
   63c48:	mov	r1, #57	; 0x39
   63c4c:	ldr	r0, [sp, #44]	; 0x2c
   63c50:	bl	2e4d0 <fputs@plt+0x1d35c>
   63c54:	mov	r1, r4
   63c58:	mov	r0, r5
   63c5c:	bl	3ba18 <fputs@plt+0x2a8a4>
   63c60:	b	63b54 <fputs@plt+0x529e0>
   63c64:	ldr	r3, [sp, #88]	; 0x58
   63c68:	str	r3, [sp, #208]	; 0xd0
   63c6c:	str	r3, [sp, #204]	; 0xcc
   63c70:	ldr	r3, [sp, #148]	; 0x94
   63c74:	mov	r2, #0
   63c78:	mov	r1, #22
   63c7c:	ldr	r0, [sp, #44]	; 0x2c
   63c80:	bl	2e4d0 <fputs@plt+0x1d35c>
   63c84:	str	r0, [sp, #216]	; 0xd8
   63c88:	ldr	r7, [sp, #64]	; 0x40
   63c8c:	ldr	r3, [r7, #340]	; 0x154
   63c90:	cmp	r3, #1
   63c94:	movle	r8, #0
   63c98:	ble	63d4c <fputs@plt+0x52bd8>
   63c9c:	ldr	r4, [sp, #116]	; 0x74
   63ca0:	ldr	r5, [sp, #88]	; 0x58
   63ca4:	mov	r8, #0
   63ca8:	mov	r6, r8
   63cac:	ldr	sl, [sp, #220]	; 0xdc
   63cb0:	b	63cc8 <fputs@plt+0x52b54>
   63cb4:	add	r5, r5, #1
   63cb8:	add	r4, r4, #48	; 0x30
   63cbc:	ldr	r3, [r7, #340]	; 0x154
   63cc0:	cmp	r5, r3
   63cc4:	bge	63d28 <fputs@plt+0x52bb4>
   63cc8:	ldr	r3, [r7, #348]	; 0x15c
   63ccc:	add	r2, r3, r4
   63cd0:	ldr	r1, [r3, r4]
   63cd4:	cmp	sl, r2
   63cd8:	beq	63cb4 <fputs@plt+0x52b40>
   63cdc:	ldr	r3, [r1, #4]
   63ce0:	tst	r3, #1
   63ce4:	bne	63cb4 <fputs@plt+0x52b40>
   63ce8:	ldrh	r3, [r2, #20]
   63cec:	tst	r3, #6
   63cf0:	bne	63cb4 <fputs@plt+0x52b40>
   63cf4:	ldrh	r3, [r2, #18]
   63cf8:	ubfx	r3, r3, #0, #13
   63cfc:	cmp	r3, #0
   63d00:	beq	63cb4 <fputs@plt+0x52b40>
   63d04:	mov	r2, r6
   63d08:	ldr	r0, [sp, #92]	; 0x5c
   63d0c:	bl	228ec <fputs@plt+0x11778>
   63d10:	mov	r2, r0
   63d14:	mov	r1, r8
   63d18:	ldr	r0, [sp, #92]	; 0x5c
   63d1c:	bl	26180 <fputs@plt+0x1500c>
   63d20:	mov	r8, r0
   63d24:	b	63cb4 <fputs@plt+0x52b40>
   63d28:	cmp	r8, #0
   63d2c:	beq	63d4c <fputs@plt+0x52bd8>
   63d30:	mov	r2, #0
   63d34:	str	r2, [sp]
   63d38:	mov	r3, r8
   63d3c:	mov	r1, #328	; 0x148
   63d40:	ldr	r0, [sp, #40]	; 0x28
   63d44:	bl	399e8 <fputs@plt+0x28874>
   63d48:	mov	r8, r0
   63d4c:	ldr	r3, [r9, #12]
   63d50:	cmp	r3, #0
   63d54:	ble	64438 <fputs@plt+0x532c4>
   63d58:	ldr	sl, [sp, #88]	; 0x58
   63d5c:	str	sl, [sp, #128]	; 0x80
   63d60:	mov	r3, #0
   63d64:	str	r3, [sp, #168]	; 0xa8
   63d68:	mov	r3, #240	; 0xf0
   63d6c:	str	r3, [sp, #140]	; 0x8c
   63d70:	mov	r7, #0
   63d74:	str	fp, [sp, #172]	; 0xac
   63d78:	ldr	fp, [sp, #104]	; 0x68
   63d7c:	b	644f4 <fputs@plt+0x53380>
   63d80:	ldr	r0, [sp, #120]	; 0x78
   63d84:	bl	191f0 <fputs@plt+0x807c>
   63d88:	str	r0, [sp, #236]	; 0xec
   63d8c:	ldrh	r3, [r0, #50]	; 0x32
   63d90:	mov	r5, r3
   63d94:	str	r3, [sp, #228]	; 0xe4
   63d98:	mov	r1, r3
   63d9c:	ldr	r0, [sp, #40]	; 0x28
   63da0:	bl	18f64 <fputs@plt+0x7df0>
   63da4:	str	r0, [sp, #232]	; 0xe8
   63da8:	cmp	r5, #0
   63dac:	ble	63e00 <fputs@plt+0x52c8c>
   63db0:	mov	r6, r0
   63db4:	lsl	r2, r5, #1
   63db8:	ldr	r5, [sp, #116]	; 0x74
   63dbc:	str	r9, [sp, #240]	; 0xf0
   63dc0:	str	r4, [sp, #244]	; 0xf4
   63dc4:	ldr	r4, [sp, #236]	; 0xec
   63dc8:	mov	r9, r2
   63dcc:	ldr	r3, [r4, #4]
   63dd0:	ldrsh	r2, [r3, r5]
   63dd4:	str	r6, [sp]
   63dd8:	mov	r3, fp
   63ddc:	ldr	r1, [sp, #120]	; 0x78
   63de0:	ldr	r0, [sp, #40]	; 0x28
   63de4:	bl	423a8 <fputs@plt+0x31234>
   63de8:	add	r5, r5, #2
   63dec:	add	r6, r6, #1
   63df0:	cmp	r5, r9
   63df4:	bne	63dcc <fputs@plt+0x52c58>
   63df8:	ldr	r9, [sp, #240]	; 0xf0
   63dfc:	ldr	r4, [sp, #244]	; 0xf4
   63e00:	ldr	r3, [sp, #212]	; 0xd4
   63e04:	cmp	r3, #0
   63e08:	bne	63e5c <fputs@plt+0x52ce8>
   63e0c:	ldr	r5, [sp, #208]	; 0xd0
   63e10:	str	r5, [sp]
   63e14:	ldr	r3, [sp, #228]	; 0xe4
   63e18:	ldr	r2, [sp, #232]	; 0xe8
   63e1c:	mov	r1, #49	; 0x31
   63e20:	ldr	r6, [sp, #44]	; 0x2c
   63e24:	mov	r0, r6
   63e28:	bl	2dd84 <fputs@plt+0x1cc10>
   63e2c:	str	r7, [sp]
   63e30:	mov	r3, r5
   63e34:	ldr	r2, [sp, #204]	; 0xcc
   63e38:	mov	r1, #110	; 0x6e
   63e3c:	mov	r0, r6
   63e40:	bl	2dd84 <fputs@plt+0x1cc10>
   63e44:	ldr	r5, [sp, #212]	; 0xd4
   63e48:	ldr	r2, [sp, #228]	; 0xe4
   63e4c:	ldr	r1, [sp, #232]	; 0xe8
   63e50:	ldr	r0, [sp, #40]	; 0x28
   63e54:	bl	18fa0 <fputs@plt+0x7e2c>
   63e58:	b	64600 <fputs@plt+0x5348c>
   63e5c:	ldr	r3, [sp, #228]	; 0xe4
   63e60:	str	r3, [sp, #4]
   63e64:	ldr	r3, [sp, #232]	; 0xe8
   63e68:	str	r3, [sp]
   63e6c:	mov	r3, r7
   63e70:	ldr	r2, [sp, #204]	; 0xcc
   63e74:	mov	r1, #69	; 0x45
   63e78:	ldr	r0, [sp, #44]	; 0x2c
   63e7c:	bl	2de98 <fputs@plt+0x1cd24>
   63e80:	mov	r5, r0
   63e84:	ldr	r3, [sp, #212]	; 0xd4
   63e88:	cmp	r3, #0
   63e8c:	blt	63e48 <fputs@plt+0x52cd4>
   63e90:	ldr	r3, [sp, #208]	; 0xd0
   63e94:	str	r3, [sp]
   63e98:	ldr	r3, [sp, #228]	; 0xe4
   63e9c:	ldr	r2, [sp, #232]	; 0xe8
   63ea0:	mov	r1, #49	; 0x31
   63ea4:	ldr	r6, [sp, #44]	; 0x2c
   63ea8:	mov	r0, r6
   63eac:	bl	2dd84 <fputs@plt+0x1cc10>
   63eb0:	str	r7, [sp]
   63eb4:	ldr	r3, [sp, #208]	; 0xd0
   63eb8:	ldr	r2, [sp, #204]	; 0xcc
   63ebc:	mov	r1, #110	; 0x6e
   63ec0:	mov	r0, r6
   63ec4:	bl	2dd84 <fputs@plt+0x1cc10>
   63ec8:	mov	r1, #16
   63ecc:	mov	r0, r6
   63ed0:	bl	179f4 <fputs@plt+0x6880>
   63ed4:	b	63e48 <fputs@plt+0x52cd4>
   63ed8:	ldr	fp, [sp, #172]	; 0xac
   63edc:	ldr	r3, [sp, #168]	; 0xa8
   63ee0:	str	r3, [fp, #56]	; 0x38
   63ee4:	cmp	r3, #0
   63ee8:	ldrne	r3, [sp, #132]	; 0x84
   63eec:	strne	r3, [fp, #8]
   63ef0:	cmp	r8, #0
   63ef4:	beq	63f0c <fputs@plt+0x52d98>
   63ef8:	mov	r3, #0
   63efc:	str	r3, [r8, #12]
   63f00:	mov	r1, r8
   63f04:	ldr	r0, [sp, #92]	; 0x5c
   63f08:	bl	25c4c <fputs@plt+0x14ad8>
   63f0c:	ldr	r5, [sp, #44]	; 0x2c
   63f10:	ldr	r4, [r5, #32]
   63f14:	ldr	r1, [sp, #216]	; 0xd8
   63f18:	mov	r0, r5
   63f1c:	bl	17a1c <fputs@plt+0x68a8>
   63f20:	str	r4, [r0, #4]
   63f24:	ldr	r1, [fp, #12]
   63f28:	mov	r0, r5
   63f2c:	bl	2e718 <fputs@plt+0x1d5a4>
   63f30:	ldr	r1, [sp, #156]	; 0x9c
   63f34:	mov	r0, r5
   63f38:	bl	179c8 <fputs@plt+0x6854>
   63f3c:	ldr	r3, [sp, #64]	; 0x40
   63f40:	ldrb	r3, [r3, #43]	; 0x2b
   63f44:	cmp	r3, #1
   63f48:	bhi	63f68 <fputs@plt+0x52df4>
   63f4c:	ldr	r3, [sp, #128]	; 0x80
   63f50:	cmp	r3, #0
   63f54:	bne	62b38 <fputs@plt+0x519c4>
   63f58:	ldr	r1, [sp, #220]	; 0xdc
   63f5c:	mov	r0, fp
   63f60:	bl	1a878 <fputs@plt+0x9704>
   63f64:	b	62b38 <fputs@plt+0x519c4>
   63f68:	ldr	r1, [sp, #136]	; 0x88
   63f6c:	ldr	r0, [sp, #92]	; 0x5c
   63f70:	bl	214f4 <fputs@plt+0x10380>
   63f74:	b	63f4c <fputs@plt+0x52dd8>
   63f78:	ldr	r3, [sp, #224]	; 0xe0
   63f7c:	add	r1, r3, r9
   63f80:	ldrb	r3, [r1, #3972]	; 0xf84
   63f84:	strb	r3, [fp, #45]	; 0x2d
   63f88:	ldr	r2, [sp, #104]	; 0x68
   63f8c:	str	r2, [fp, #48]	; 0x30
   63f90:	mov	r3, r8
   63f94:	ldrb	r1, [r1, #3976]	; 0xf88
   63f98:	ldr	r0, [sp, #44]	; 0x2c
   63f9c:	bl	2e4d0 <fputs@plt+0x1d35c>
   63fa0:	add	r0, r0, #1
   63fa4:	str	r0, [fp, #52]	; 0x34
   63fa8:	mov	r3, #1
   63fac:	strb	r3, [fp, #47]	; 0x2f
   63fb0:	b	62b38 <fputs@plt+0x519c4>
   63fb4:	ldr	r3, [sp, #64]	; 0x40
   63fb8:	strb	sl, [r3, #41]	; 0x29
   63fbc:	b	63fe8 <fputs@plt+0x52e74>
   63fc0:	tst	r3, #512	; 0x200
   63fc4:	bne	64050 <fputs@plt+0x52edc>
   63fc8:	mov	r3, r8
   63fcc:	ldr	r2, [sp, #76]	; 0x4c
   63fd0:	mov	r1, r7
   63fd4:	ldr	r0, [sp, #40]	; 0x28
   63fd8:	bl	5f0dc <fputs@plt+0x4df68>
   63fdc:	ldrh	r3, [r6, #-28]	; 0xffffffe4
   63fe0:	orr	r3, r3, #4
   63fe4:	strh	r3, [r6, #-28]	; 0xffffffe4
   63fe8:	add	r4, r4, #48	; 0x30
   63fec:	subs	r5, r5, #1
   63ff0:	beq	64090 <fputs@plt+0x52f1c>
   63ff4:	mov	r6, r4
   63ff8:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   63ffc:	tst	r3, #6
   64000:	bne	63fe8 <fputs@plt+0x52e74>
   64004:	ldr	ip, [r4, #-8]
   64008:	ldr	r1, [r4, #-4]
   6400c:	ldr	r0, [fp, #72]	; 0x48
   64010:	ldr	r2, [fp, #76]	; 0x4c
   64014:	and	r0, ip, r0
   64018:	str	r0, [sp, #48]	; 0x30
   6401c:	and	r2, r1, r2
   64020:	str	r2, [sp, #52]	; 0x34
   64024:	ldrd	r0, [sp, #48]	; 0x30
   64028:	orrs	r2, r0, r1
   6402c:	bne	63fb4 <fputs@plt+0x52e40>
   64030:	ldr	r7, [r4, #-48]	; 0xffffffd0
   64034:	ldr	r2, [fp]
   64038:	cmp	r2, #0
   6403c:	beq	63fc0 <fputs@plt+0x52e4c>
   64040:	ldr	r2, [r7, #4]
   64044:	tst	r2, #1
   64048:	bne	63fc0 <fputs@plt+0x52e4c>
   6404c:	b	63fe8 <fputs@plt+0x52e74>
   64050:	ldr	r2, [fp, #36]	; 0x24
   64054:	mov	r1, #46	; 0x2e
   64058:	ldr	r0, [sp, #44]	; 0x2c
   6405c:	bl	2e44c <fputs@plt+0x1d2d8>
   64060:	mov	r9, r0
   64064:	mov	r3, r8
   64068:	ldr	r2, [sp, #76]	; 0x4c
   6406c:	mov	r1, r7
   64070:	ldr	r0, [sp, #40]	; 0x28
   64074:	bl	5f0dc <fputs@plt+0x4df68>
   64078:	cmp	r9, #0
   6407c:	beq	63fdc <fputs@plt+0x52e68>
   64080:	mov	r1, r9
   64084:	ldr	r0, [sp, #44]	; 0x2c
   64088:	bl	17a4c <fputs@plt+0x68d8>
   6408c:	b	63fdc <fputs@plt+0x52e68>
   64090:	ldr	r3, [sp, #64]	; 0x40
   64094:	ldr	r4, [r3, #348]	; 0x15c
   64098:	ldr	r5, [r3, #340]	; 0x154
   6409c:	cmp	r5, #0
   640a0:	ble	641b8 <fputs@plt+0x53044>
   640a4:	mov	r7, #0
   640a8:	mov	r6, #131	; 0x83
   640ac:	ldr	sl, [sp, #104]	; 0x68
   640b0:	b	64120 <fputs@plt+0x52fac>
   640b4:	ldr	r1, [r9]
   640b8:	ldrd	r2, [r1]
   640bc:	strd	r2, [r8]
   640c0:	ldrd	r2, [r1, #8]
   640c4:	strd	r2, [r8, #8]
   640c8:	ldrd	r2, [r1, #16]
   640cc:	strd	r2, [r8, #16]
   640d0:	ldrd	r2, [r1, #24]
   640d4:	strd	r2, [r8, #24]
   640d8:	ldrd	r2, [r1, #32]
   640dc:	strd	r2, [r8, #32]
   640e0:	ldrd	r2, [r1, #40]	; 0x28
   640e4:	strd	r2, [r8, #40]	; 0x28
   640e8:	ldr	r3, [sp, #104]	; 0x68
   640ec:	ldr	r3, [r3, #12]
   640f0:	str	r3, [r8, #12]
   640f4:	mov	r3, #16
   640f8:	ldr	r2, [sp, #76]	; 0x4c
   640fc:	mov	r1, r8
   64100:	ldr	r0, [sp, #40]	; 0x28
   64104:	bl	5f0dc <fputs@plt+0x4df68>
   64108:	mov	r1, r8
   6410c:	ldr	r0, [sp, #92]	; 0x5c
   64110:	bl	214f4 <fputs@plt+0x10380>
   64114:	add	r4, r4, #48	; 0x30
   64118:	subs	r5, r5, #1
   6411c:	beq	641b8 <fputs@plt+0x53044>
   64120:	ldrh	r3, [r4, #20]
   64124:	tst	r3, #6
   64128:	bne	64114 <fputs@plt+0x52fa0>
   6412c:	ldrh	r3, [r4, #18]
   64130:	tst	r3, #130	; 0x82
   64134:	beq	64114 <fputs@plt+0x52fa0>
   64138:	tst	r3, #2048	; 0x800
   6413c:	beq	64114 <fputs@plt+0x52fa0>
   64140:	ldr	r3, [r4, #8]
   64144:	cmp	sl, r3
   64148:	bne	64114 <fputs@plt+0x52fa0>
   6414c:	ldr	r3, [fp]
   64150:	cmp	r3, #0
   64154:	bne	64114 <fputs@plt+0x52fa0>
   64158:	ldr	r3, [r4]
   6415c:	str	r3, [sp, #104]	; 0x68
   64160:	ldr	r2, [r4, #12]
   64164:	str	r7, [sp, #12]
   64168:	str	r6, [sp, #8]
   6416c:	ldr	r3, [sp, #32]
   64170:	str	r3, [sp]
   64174:	ldr	r3, [sp, #36]	; 0x24
   64178:	str	r3, [sp, #4]
   6417c:	mov	r1, sl
   64180:	ldr	r0, [sp, #28]
   64184:	bl	3cf3c <fputs@plt+0x2bdc8>
   64188:	subs	r9, r0, #0
   6418c:	beq	64114 <fputs@plt+0x52fa0>
   64190:	ldrh	r3, [r9, #20]
   64194:	tst	r3, #4
   64198:	bne	64114 <fputs@plt+0x52fa0>
   6419c:	mov	r2, #48	; 0x30
   641a0:	mov	r3, #0
   641a4:	ldr	r0, [sp, #92]	; 0x5c
   641a8:	bl	13f58 <fputs@plt+0x2de4>
   641ac:	subs	r8, r0, #0
   641b0:	bne	640b4 <fputs@plt+0x52f40>
   641b4:	b	64114 <fputs@plt+0x52fa0>
   641b8:	ldr	r3, [fp]
   641bc:	cmp	r3, #0
   641c0:	bne	642b4 <fputs@plt+0x53140>
   641c4:	ldr	r3, [fp, #72]	; 0x48
   641c8:	str	r3, [sp, #32]
   641cc:	ldr	r3, [fp, #76]	; 0x4c
   641d0:	str	r3, [sp, #36]	; 0x24
   641d4:	ldr	r3, [fp, #24]
   641d8:	ldr	r2, [sp, #64]	; 0x40
   641dc:	str	r3, [r2, #48]	; 0x30
   641e0:	ldr	r2, [sp, #80]	; 0x50
   641e4:	add	r3, r2, #1
   641e8:	ldr	r1, [sp, #96]	; 0x60
   641ec:	add	r1, r1, #80	; 0x50
   641f0:	str	r1, [sp, #96]	; 0x60
   641f4:	ldr	r1, [sp, #112]	; 0x70
   641f8:	cmp	r1, r2
   641fc:	beq	64368 <fputs@plt+0x531f4>
   64200:	str	r3, [sp, #80]	; 0x50
   64204:	ldr	r6, [sp, #96]	; 0x60
   64208:	mov	fp, r6
   6420c:	ldr	r3, [r6, #64]	; 0x40
   64210:	ldr	r3, [r3, #36]	; 0x24
   64214:	tst	r3, #16384	; 0x4000
   64218:	beq	62878 <fputs@plt+0x51704>
   6421c:	ldrb	r5, [r6, #44]	; 0x2c
   64220:	str	r5, [sp, #116]	; 0x74
   64224:	lsl	r4, r5, #3
   64228:	add	r3, r4, r5
   6422c:	ldr	r7, [sp, #24]
   64230:	add	r3, r7, r3, lsl #3
   64234:	add	r3, r3, #8
   64238:	str	r3, [sp, #40]	; 0x28
   6423c:	ldr	r0, [sp, #20]
   64240:	ldr	r3, [r0, #8]
   64244:	str	r3, [sp, #92]	; 0x5c
   64248:	bl	2e468 <fputs@plt+0x1d2f4>
   6424c:	str	r0, [sp, #132]	; 0x84
   64250:	mov	r3, r5
   64254:	add	r4, r4, r5
   64258:	add	r4, r7, r4, lsl #3
   6425c:	ldr	r2, [r4, #24]
   64260:	str	r2, [sp, #76]	; 0x4c
   64264:	ldr	r2, [sp, #64]	; 0x40
   64268:	ldr	r4, [r2, #348]	; 0x15c
   6426c:	ldr	r5, [r2, #340]	; 0x154
   64270:	add	r5, r5, r5, lsl #1
   64274:	add	r5, r4, r5, lsl #4
   64278:	ldr	r8, [r6, #64]	; 0x40
   6427c:	cmp	r4, r5
   64280:	bcs	623bc <fputs@plt+0x51248>
   64284:	ldr	r2, [sp, #88]	; 0x58
   64288:	str	r2, [sp, #44]	; 0x2c
   6428c:	ldr	r2, [sp, #200]	; 0xc8
   64290:	mov	sl, #0
   64294:	mov	r9, sl
   64298:	str	sl, [sp, #104]	; 0x68
   6429c:	add	r3, r3, r3, lsl #3
   642a0:	lsl	r3, r3, #3
   642a4:	str	r3, [sp, #128]	; 0x80
   642a8:	str	r6, [sp, #120]	; 0x78
   642ac:	mov	fp, r2
   642b0:	b	62294 <fputs@plt+0x51120>
   642b4:	ldr	r0, [sp, #44]	; 0x2c
   642b8:	ldr	r2, [r0, #32]
   642bc:	str	r2, [fp, #28]
   642c0:	mov	r2, #1
   642c4:	mov	r1, #22
   642c8:	bl	2e4d0 <fputs@plt+0x1d35c>
   642cc:	ldr	r0, [sp, #40]	; 0x28
   642d0:	bl	18dcc <fputs@plt+0x7c58>
   642d4:	ldr	sl, [sp, #64]	; 0x40
   642d8:	ldr	r4, [sl, #348]	; 0x15c
   642dc:	ldr	r3, [sl, #340]	; 0x154
   642e0:	cmp	r3, #0
   642e4:	ble	641c4 <fputs@plt+0x53050>
   642e8:	add	r4, r4, #48	; 0x30
   642ec:	ldr	r5, [sp, #88]	; 0x58
   642f0:	mov	r7, #16
   642f4:	ldrd	r8, [sp, #192]	; 0xc0
   642f8:	b	64310 <fputs@plt+0x5319c>
   642fc:	add	r5, r5, #1
   64300:	add	r4, r4, #48	; 0x30
   64304:	ldr	r3, [sl, #340]	; 0x154
   64308:	cmp	r5, r3
   6430c:	bge	64360 <fputs@plt+0x531ec>
   64310:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   64314:	tst	r3, #6
   64318:	bne	642fc <fputs@plt+0x53188>
   6431c:	ldr	r0, [r4, #-8]
   64320:	ldr	r2, [r4, #-4]
   64324:	ldr	r1, [fp, #72]	; 0x48
   64328:	ldr	r3, [fp, #76]	; 0x4c
   6432c:	and	r8, r0, r1
   64330:	and	r9, r2, r3
   64334:	orrs	r3, r8, r9
   64338:	bne	642fc <fputs@plt+0x53188>
   6433c:	mov	r3, r7
   64340:	ldr	r2, [sp, #76]	; 0x4c
   64344:	ldr	r1, [r4, #-48]	; 0xffffffd0
   64348:	ldr	r0, [sp, #40]	; 0x28
   6434c:	bl	5f0dc <fputs@plt+0x4df68>
   64350:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   64354:	orr	r3, r3, #4
   64358:	strh	r3, [r4, #-28]	; 0xffffffe4
   6435c:	b	642fc <fputs@plt+0x53188>
   64360:	strd	r8, [sp, #192]	; 0xc0
   64364:	b	641c4 <fputs@plt+0x53050>
   64368:	ldr	fp, [sp, #64]	; 0x40
   6436c:	b	61c6c <fputs@plt+0x50af8>
   64370:	ldr	fp, [sp, #64]	; 0x40
   64374:	b	61c50 <fputs@plt+0x50adc>
   64378:	ldr	r3, [sp, #44]	; 0x2c
   6437c:	ldr	r3, [r3, #32]
   64380:	cmp	r9, #0
   64384:	bne	648bc <fputs@plt+0x53748>
   64388:	mov	r2, #7
   6438c:	strb	r2, [fp, #45]	; 0x2d
   64390:	ldr	r2, [sp, #104]	; 0x68
   64394:	str	r2, [fp, #48]	; 0x30
   64398:	str	r3, [fp, #52]	; 0x34
   6439c:	b	62b38 <fputs@plt+0x519c4>
   643a0:	ldr	r3, [sp, #148]	; 0x94
   643a4:	adds	r3, r3, #0
   643a8:	movne	r3, #1
   643ac:	str	r3, [sp, #132]	; 0x84
   643b0:	mov	sl, #1
   643b4:	b	643f4 <fputs@plt+0x53280>
   643b8:	ldr	r3, [sp, #172]	; 0xac
   643bc:	cmp	r3, #0
   643c0:	beq	643a0 <fputs@plt+0x5322c>
   643c4:	ldr	r3, [sp, #172]	; 0xac
   643c8:	ldrh	r3, [r3, #18]
   643cc:	tst	r3, #40	; 0x28
   643d0:	movne	sl, #1
   643d4:	moveq	sl, #0
   643d8:	ldr	r3, [sp, #156]	; 0x9c
   643dc:	adds	r3, r3, #0
   643e0:	movne	r3, #1
   643e4:	ldr	r2, [sp, #148]	; 0x94
   643e8:	cmp	r2, #0
   643ec:	movne	r3, #1
   643f0:	str	r3, [sp, #132]	; 0x84
   643f4:	ldr	r3, [sp, #208]	; 0xd0
   643f8:	cmp	r3, #0
   643fc:	bne	63744 <fputs@plt+0x525d0>
   64400:	ldr	r5, [sp, #148]	; 0x94
   64404:	mov	r6, #1
   64408:	b	635cc <fputs@plt+0x52458>
   6440c:	ldr	r2, [sp, #128]	; 0x80
   64410:	mov	r1, #105	; 0x69
   64414:	ldr	r5, [sp, #136]	; 0x88
   64418:	mov	r0, r5
   6441c:	bl	2e44c <fputs@plt+0x1d2d8>
   64420:	mov	r1, #13
   64424:	mov	r0, r5
   64428:	bl	2de08 <fputs@plt+0x1cc94>
   6442c:	mov	r5, r0
   64430:	mov	r1, #63	; 0x3f
   64434:	b	632fc <fputs@plt+0x52188>
   64438:	mov	r3, #0
   6443c:	str	r3, [fp, #56]	; 0x38
   64440:	ldr	r3, [sp, #88]	; 0x58
   64444:	str	r3, [sp, #128]	; 0x80
   64448:	b	63ef0 <fputs@plt+0x52d7c>
   6444c:	ldr	r3, [sp, #156]	; 0x9c
   64450:	ldr	r2, [sp, #148]	; 0x94
   64454:	mov	r1, #14
   64458:	ldr	r0, [sp, #44]	; 0x2c
   6445c:	bl	2e4d0 <fputs@plt+0x1d35c>
   64460:	ldrb	r3, [r4, #41]	; 0x29
   64464:	cmp	r3, #0
   64468:	ldr	r3, [sp, #128]	; 0x80
   6446c:	movne	r3, #1
   64470:	str	r3, [sp, #128]	; 0x80
   64474:	ldr	r3, [r4, #800]	; 0x320
   64478:	ldr	r2, [r3, #36]	; 0x24
   6447c:	tst	r2, #512	; 0x200
   64480:	streq	r7, [sp, #168]	; 0xa8
   64484:	beq	644dc <fputs@plt+0x53368>
   64488:	cmp	sl, #0
   6448c:	beq	644a4 <fputs@plt+0x53330>
   64490:	ldr	r2, [r3, #28]
   64494:	ldr	r1, [sp, #168]	; 0xa8
   64498:	cmp	r2, r1
   6449c:	strne	r7, [sp, #168]	; 0xa8
   644a0:	bne	644dc <fputs@plt+0x53368>
   644a4:	ldr	r2, [sp, #120]	; 0x78
   644a8:	ldrb	r2, [r2, #42]	; 0x2a
   644ac:	tst	r2, #32
   644b0:	beq	644cc <fputs@plt+0x53358>
   644b4:	ldr	r2, [r3, #28]
   644b8:	ldrb	r2, [r2, #55]	; 0x37
   644bc:	and	r2, r2, #3
   644c0:	cmp	r2, #2
   644c4:	streq	r7, [sp, #168]	; 0xa8
   644c8:	beq	644dc <fputs@plt+0x53368>
   644cc:	ldr	r3, [r3, #28]
   644d0:	str	r3, [sp, #168]	; 0xa8
   644d4:	movw	r3, #4336	; 0x10f0
   644d8:	str	r3, [sp, #140]	; 0x8c
   644dc:	mov	r0, r4
   644e0:	bl	2ebe8 <fputs@plt+0x1da74>
   644e4:	add	sl, sl, #1
   644e8:	ldr	r3, [r9, #12]
   644ec:	cmp	sl, r3
   644f0:	bge	63ed8 <fputs@plt+0x52d64>
   644f4:	add	r2, sl, sl, lsl #1
   644f8:	ldr	r3, [r9, #20]
   644fc:	add	r1, r3, r2, lsl #4
   64500:	ldr	r0, [r1, #8]
   64504:	cmp	fp, r0
   64508:	beq	64518 <fputs@plt+0x533a4>
   6450c:	ldrh	r1, [r1, #18]
   64510:	tst	r1, #1024	; 0x400
   64514:	beq	644e4 <fputs@plt+0x53370>
   64518:	ldr	r2, [r3, r2, lsl #4]
   6451c:	cmp	r8, #0
   64520:	beq	64534 <fputs@plt+0x533c0>
   64524:	ldr	r3, [r2, #4]
   64528:	tst	r3, #1
   6452c:	streq	r2, [r8, #12]
   64530:	moveq	r2, r8
   64534:	ldr	r3, [sp, #132]	; 0x84
   64538:	str	r3, [sp, #8]
   6453c:	ldr	r3, [sp, #140]	; 0x8c
   64540:	str	r3, [sp, #4]
   64544:	str	r7, [sp]
   64548:	mov	r3, r7
   6454c:	ldr	r6, [sp, #136]	; 0x88
   64550:	mov	r1, r6
   64554:	ldr	r5, [sp, #40]	; 0x28
   64558:	mov	r0, r5
   6455c:	bl	61284 <fputs@plt+0x50110>
   64560:	subs	r4, r0, #0
   64564:	beq	644e4 <fputs@plt+0x53370>
   64568:	str	r7, [sp, #4]
   6456c:	ldr	r3, [sp, #172]	; 0xac
   64570:	ldrb	r3, [r3, #44]	; 0x2c
   64574:	str	r3, [sp]
   64578:	ldr	r3, [sp, #80]	; 0x50
   6457c:	add	r2, r4, #736	; 0x2e0
   64580:	mov	r1, r6
   64584:	mov	r0, r5
   64588:	bl	435e4 <fputs@plt+0x32470>
   6458c:	ldr	r3, [sp, #64]	; 0x40
   64590:	ldrh	r3, [r3, #36]	; 0x24
   64594:	tst	r3, #8
   64598:	bne	6444c <fputs@plt+0x532d8>
   6459c:	ldr	r3, [r9, #12]
   645a0:	sub	r3, r3, #1
   645a4:	cmp	r3, sl
   645a8:	movne	r6, sl
   645ac:	mvneq	r6, #0
   645b0:	str	r6, [sp, #212]	; 0xd4
   645b4:	ldr	r1, [sp, #120]	; 0x78
   645b8:	ldrb	r3, [r1, #42]	; 0x2a
   645bc:	tst	r3, #32
   645c0:	bne	63d80 <fputs@plt+0x52c0c>
   645c4:	str	r7, [sp, #4]
   645c8:	ldr	r3, [sp, #208]	; 0xd0
   645cc:	str	r3, [sp]
   645d0:	mov	r3, fp
   645d4:	mvn	r2, #0
   645d8:	mov	r0, r5
   645dc:	bl	422a4 <fputs@plt+0x31130>
   645e0:	str	r6, [sp, #4]
   645e4:	str	r0, [sp]
   645e8:	mov	r3, r7
   645ec:	ldr	r2, [sp, #204]	; 0xcc
   645f0:	mov	r1, #131	; 0x83
   645f4:	ldr	r0, [sp, #44]	; 0x2c
   645f8:	bl	2de98 <fputs@plt+0x1cd24>
   645fc:	mov	r5, r0
   64600:	ldr	r3, [sp, #156]	; 0x9c
   64604:	ldr	r2, [sp, #148]	; 0x94
   64608:	mov	r1, #14
   6460c:	ldr	r6, [sp, #44]	; 0x2c
   64610:	mov	r0, r6
   64614:	bl	2e4d0 <fputs@plt+0x1d35c>
   64618:	cmp	r5, #0
   6461c:	beq	64460 <fputs@plt+0x532ec>
   64620:	mov	r1, r5
   64624:	mov	r0, r6
   64628:	bl	17a4c <fputs@plt+0x68d8>
   6462c:	b	64460 <fputs@plt+0x532ec>
   64630:	ldr	r8, [sp, #20]
   64634:	mov	r0, r8
   64638:	bl	18ec4 <fputs@plt+0x7d50>
   6463c:	mov	sl, r0
   64640:	ldr	r2, [fp, #4]
   64644:	mov	r3, #0
   64648:	str	r3, [sp, #12]
   6464c:	str	r3, [sp, #8]
   64650:	str	r3, [sp, #4]
   64654:	str	r3, [sp]
   64658:	mov	r3, r0
   6465c:	mov	r1, r9
   64660:	mov	r0, r8
   64664:	bl	5f3ec <fputs@plt+0x4e278>
   64668:	mov	r8, r0
   6466c:	mov	r3, sl
   64670:	ldr	r2, [fp, #8]
   64674:	mov	r1, #110	; 0x6e
   64678:	ldr	r9, [sp, #92]	; 0x5c
   6467c:	mov	r0, r9
   64680:	bl	2e4d0 <fputs@plt+0x1d35c>
   64684:	mov	r1, #16
   64688:	mov	r0, r9
   6468c:	bl	179f4 <fputs@plt+0x6880>
   64690:	b	627a4 <fputs@plt+0x51630>
   64694:	ldr	fp, [sp, #32]
   64698:	ldr	r3, [sp, #84]	; 0x54
   6469c:	ldr	r3, [r3, #32]
   646a0:	str	r3, [fp, #44]	; 0x2c
   646a4:	ldr	r3, [sp, #68]	; 0x44
   646a8:	ldrb	r3, [r3, #69]	; 0x45
   646ac:	str	r3, [sp, #200]	; 0xc8
   646b0:	cmp	r3, #0
   646b4:	bne	61c50 <fputs@plt+0x50adc>
   646b8:	add	r3, fp, #736	; 0x2e0
   646bc:	str	r3, [sp, #96]	; 0x60
   646c0:	ldr	r3, [sp, #88]	; 0x58
   646c4:	str	r3, [sp, #80]	; 0x50
   646c8:	mvn	r3, #0
   646cc:	str	r3, [sp, #32]
   646d0:	str	r3, [sp, #36]	; 0x24
   646d4:	movw	r3, #32968	; 0x80c8
   646d8:	movt	r3, #8
   646dc:	str	r3, [sp, #224]	; 0xe0
   646e0:	add	r3, r3, #3568	; 0xdf0
   646e4:	add	r3, r3, #12
   646e8:	str	r3, [sp, #152]	; 0x98
   646ec:	str	fp, [sp, #64]	; 0x40
   646f0:	b	64204 <fputs@plt+0x53090>
   646f4:	ldr	r3, [sp, #84]	; 0x54
   646f8:	ldr	r3, [r3, #32]
   646fc:	str	r3, [fp, #44]	; 0x2c
   64700:	ldr	r3, [sp, #68]	; 0x44
   64704:	ldrb	r3, [r3, #69]	; 0x45
   64708:	cmp	r3, #0
   6470c:	bne	61c50 <fputs@plt+0x50adc>
   64710:	b	61c6c <fputs@plt+0x50af8>
   64714:	ldr	fp, [sp, #88]	; 0x58
   64718:	mov	r1, r8
   6471c:	ldr	r0, [sp, #80]	; 0x50
   64720:	bl	24a88 <fputs@plt+0x13914>
   64724:	mov	r1, #0
   64728:	mov	r0, fp
   6472c:	bl	3f16c <fputs@plt+0x2dff8>
   64730:	ldr	r3, [sp, #68]	; 0x44
   64734:	ldrb	r3, [r3, #69]	; 0x45
   64738:	cmp	r3, #0
   6473c:	bne	61c50 <fputs@plt+0x50adc>
   64740:	ldr	r3, [fp, #8]
   64744:	cmp	r3, #0
   64748:	beq	61c94 <fputs@plt+0x50b20>
   6474c:	ldrh	r1, [fp, #32]
   64750:	add	r1, r1, #1
   64754:	sxth	r1, r1
   64758:	mov	r0, fp
   6475c:	bl	3f16c <fputs@plt+0x2dff8>
   64760:	ldr	r3, [sp, #68]	; 0x44
   64764:	ldrb	r3, [r3, #69]	; 0x45
   64768:	cmp	r3, #0
   6476c:	bne	61c50 <fputs@plt+0x50adc>
   64770:	ldr	r3, [fp, #8]
   64774:	cmp	r3, #0
   64778:	beq	61c94 <fputs@plt+0x50b20>
   6477c:	ldr	r3, [sp, #20]
   64780:	ldr	r3, [r3, #68]	; 0x44
   64784:	str	r3, [sp, #88]	; 0x58
   64788:	cmp	r3, #0
   6478c:	bne	61c50 <fputs@plt+0x50adc>
   64790:	ldr	r3, [sp, #68]	; 0x44
   64794:	ldrb	sl, [r3, #69]	; 0x45
   64798:	cmp	sl, #0
   6479c:	bne	61c50 <fputs@plt+0x50adc>
   647a0:	add	r2, fp, #68	; 0x44
   647a4:	str	r2, [sp, #144]	; 0x90
   647a8:	ldrb	r4, [fp, #43]	; 0x2b
   647ac:	ldr	r2, [sp, #320]	; 0x140
   647b0:	cmp	r2, #0
   647b4:	cmpne	r4, #1
   647b8:	bhi	61cb4 <fputs@plt+0x50b40>
   647bc:	ldr	r2, [fp]
   647c0:	ldrsh	r1, [fp, #32]
   647c4:	ldr	r3, [r2, #428]	; 0x1ac
   647c8:	add	r3, r3, r1
   647cc:	str	r3, [r2, #428]	; 0x1ac
   647d0:	ldr	r2, [sp, #72]	; 0x48
   647d4:	tst	r2, #4
   647d8:	beq	61eb4 <fputs@plt+0x50d40>
   647dc:	ldr	r1, [fp, #800]	; 0x320
   647e0:	ldr	r3, [r1, #36]	; 0x24
   647e4:	tst	r3, #4096	; 0x1000
   647e8:	bne	61e74 <fputs@plt+0x50d00>
   647ec:	tst	r2, #8192	; 0x2000
   647f0:	beq	61eb4 <fputs@plt+0x50d40>
   647f4:	tst	r3, #1024	; 0x400
   647f8:	moveq	r2, #2
   647fc:	beq	61e78 <fputs@plt+0x50d04>
   64800:	b	61eb4 <fputs@plt+0x50d40>
   64804:	ldr	fp, [sp, #36]	; 0x24
   64808:	mov	r3, #1
   6480c:	strb	r3, [fp, #42]	; 0x2a
   64810:	b	61670 <fputs@plt+0x504fc>
   64814:	ldr	fp, [sp, #36]	; 0x24
   64818:	b	64808 <fputs@plt+0x53694>
   6481c:	ldr	r9, [sp, #32]
   64820:	mov	r3, r5
   64824:	ldr	r2, [r8]
   64828:	ldr	r1, [sp, #44]	; 0x2c
   6482c:	ldr	r0, [sp, #20]
   64830:	bl	3907c <fputs@plt+0x27f08>
   64834:	add	r9, r9, #1
   64838:	add	sl, sl, #72	; 0x48
   6483c:	ldr	r3, [sp, #24]
   64840:	ldr	r3, [r3]
   64844:	cmp	r3, r9
   64848:	ble	61640 <fputs@plt+0x504cc>
   6484c:	str	sl, [sp, #36]	; 0x24
   64850:	ldr	r2, [sl, #52]	; 0x34
   64854:	ldr	r3, [fp, #68]	; 0x44
   64858:	add	r1, r3, #1
   6485c:	str	r1, [fp, #68]	; 0x44
   64860:	add	r3, fp, r3, lsl #2
   64864:	str	r2, [r3, #72]	; 0x48
   64868:	add	r3, r9, r9, lsl #3
   6486c:	ldr	r2, [sp, #24]
   64870:	add	r3, r2, r3, lsl #3
   64874:	ldrb	r3, [r3, #45]	; 0x2d
   64878:	tst	r3, #4
   6487c:	beq	64834 <fputs@plt+0x536c0>
   64880:	ldr	r7, [sl, #72]	; 0x48
   64884:	cmp	r7, #0
   64888:	beq	64834 <fputs@plt+0x536c0>
   6488c:	ldr	r3, [r7]
   64890:	cmp	r3, #0
   64894:	ble	64834 <fputs@plt+0x536c0>
   64898:	ldr	r8, [sl, #24]
   6489c:	mov	r4, #0
   648a0:	mov	r5, r4
   648a4:	str	r9, [sp, #32]
   648a8:	b	615f4 <fputs@plt+0x50480>
   648ac:	ldr	r9, [sp, #32]
   648b0:	b	64820 <fputs@plt+0x536ac>
   648b4:	ldr	r9, [sp, #32]
   648b8:	b	64834 <fputs@plt+0x536c0>
   648bc:	mov	r2, #6
   648c0:	strb	r2, [fp, #45]	; 0x2d
   648c4:	ldr	r2, [sp, #104]	; 0x68
   648c8:	str	r2, [fp, #48]	; 0x30
   648cc:	str	r3, [fp, #52]	; 0x34
   648d0:	b	62b38 <fputs@plt+0x519c4>
   648d4:	mov	r1, r6
   648d8:	mov	r0, fp
   648dc:	bl	1a878 <fputs@plt+0x9704>
   648e0:	ldr	r3, [sp, #44]	; 0x2c
   648e4:	ldr	r3, [r3, #32]
   648e8:	mov	r2, #7
   648ec:	strb	r2, [fp, #45]	; 0x2d
   648f0:	ldr	r2, [sp, #104]	; 0x68
   648f4:	str	r2, [fp, #48]	; 0x30
   648f8:	str	r3, [fp, #52]	; 0x34
   648fc:	b	62fd4 <fputs@plt+0x51e60>
   64900:	cmp	r9, #0
   64904:	moveq	r6, #0
   64908:	bne	63048 <fputs@plt+0x51ed4>
   6490c:	cmp	r7, #0
   64910:	moveq	r7, r6
   64914:	moveq	r1, #108	; 0x6c
   64918:	bne	62ed8 <fputs@plt+0x51d64>
   6491c:	b	6304c <fputs@plt+0x51ed8>
   64920:	strd	r4, [sp, #-36]!	; 0xffffffdc
   64924:	strd	r6, [sp, #8]
   64928:	strd	r8, [sp, #16]
   6492c:	strd	sl, [sp, #24]
   64930:	str	lr, [sp, #32]
   64934:	sub	sp, sp, #84	; 0x54
   64938:	mov	r6, r0
   6493c:	str	r1, [sp, #36]	; 0x24
   64940:	mov	r8, r2
   64944:	mov	r9, r3
   64948:	ldr	r5, [sp, #120]	; 0x78
   6494c:	ldr	sl, [sp, #124]	; 0x7c
   64950:	ldr	r7, [r0]
   64954:	bl	2de28 <fputs@plt+0x1ccb4>
   64958:	str	r0, [sp, #28]
   6495c:	ldr	r3, [sp, #132]	; 0x84
   64960:	cmp	r3, #0
   64964:	blt	64ae8 <fputs@plt+0x53974>
   64968:	ldr	r3, [r5, #20]
   6496c:	cmp	r3, #0
   64970:	ble	64b14 <fputs@plt+0x539a0>
   64974:	mov	r3, #0
   64978:	str	r3, [sp, #32]
   6497c:	mov	r3, #0
   64980:	str	r3, [sp, #20]
   64984:	mov	r4, r3
   64988:	mov	fp, r3
   6498c:	cmp	r9, #0
   64990:	ldrne	r2, [r9, #4]
   64994:	lslne	r3, r4, #1
   64998:	ldrshne	r3, [r2, r3]
   6499c:	mvneq	r3, #0
   649a0:	ldr	r2, [sp, #128]	; 0x80
   649a4:	mov	r1, r8
   649a8:	mov	r0, r6
   649ac:	bl	1e744 <fputs@plt+0xd5d0>
   649b0:	str	r0, [sp, #24]
   649b4:	cmp	sl, #0
   649b8:	ldrne	r3, [sl, r4, lsl #2]
   649bc:	sxthne	r3, r3
   649c0:	ldrsheq	r3, [r5, #36]	; 0x24
   649c4:	ldr	r2, [r5]
   649c8:	ldr	r2, [r2, #4]
   649cc:	ldr	r2, [r2, r3, lsl #4]
   649d0:	mov	r1, #27
   649d4:	mov	r0, r7
   649d8:	bl	1e67c <fputs@plt+0xd508>
   649dc:	str	fp, [sp]
   649e0:	mov	r3, r0
   649e4:	ldr	r2, [sp, #24]
   649e8:	mov	r1, #79	; 0x4f
   649ec:	mov	r0, r6
   649f0:	bl	399e8 <fputs@plt+0x28874>
   649f4:	mov	r2, r0
   649f8:	ldr	r1, [sp, #20]
   649fc:	mov	r0, r7
   64a00:	bl	26180 <fputs@plt+0x1500c>
   64a04:	str	r0, [sp, #20]
   64a08:	add	r4, r4, #1
   64a0c:	ldr	r3, [r5, #20]
   64a10:	cmp	r3, r4
   64a14:	bgt	6498c <fputs@plt+0x53818>
   64a18:	ldr	r1, [r5]
   64a1c:	ldr	r2, [sp, #132]	; 0x84
   64a20:	cmp	r1, r8
   64a24:	movne	r3, #0
   64a28:	moveq	r3, #1
   64a2c:	cmp	r2, #0
   64a30:	movle	r3, #0
   64a34:	cmp	r3, #0
   64a38:	bne	64b24 <fputs@plt+0x539b0>
   64a3c:	mov	r2, #0
   64a40:	mov	r3, #0
   64a44:	strd	r2, [sp, #56]	; 0x38
   64a48:	strd	r2, [sp, #64]	; 0x40
   64a4c:	strd	r2, [sp, #72]	; 0x48
   64a50:	ldr	r4, [sp, #36]	; 0x24
   64a54:	str	r4, [sp, #52]	; 0x34
   64a58:	str	r6, [sp, #48]	; 0x30
   64a5c:	ldr	r8, [sp, #20]
   64a60:	mov	r1, r8
   64a64:	add	r0, sp, #48	; 0x30
   64a68:	bl	39690 <fputs@plt+0x2851c>
   64a6c:	mov	r3, #0
   64a70:	str	r3, [sp, #8]
   64a74:	str	r3, [sp, #4]
   64a78:	str	r3, [sp]
   64a7c:	mov	r2, r8
   64a80:	mov	r1, r4
   64a84:	mov	r0, r6
   64a88:	bl	61284 <fputs@plt+0x50110>
   64a8c:	mov	r4, r0
   64a90:	ldr	r3, [sp, #132]	; 0x84
   64a94:	ldrb	r2, [r5, #24]
   64a98:	mov	r1, #135	; 0x87
   64a9c:	ldr	r0, [sp, #28]
   64aa0:	bl	2e4d0 <fputs@plt+0x1d35c>
   64aa4:	cmp	r4, #0
   64aa8:	beq	64ab4 <fputs@plt+0x53940>
   64aac:	mov	r0, r4
   64ab0:	bl	2ebe8 <fputs@plt+0x1da74>
   64ab4:	ldr	r1, [sp, #20]
   64ab8:	mov	r0, r7
   64abc:	bl	25c4c <fputs@plt+0x14ad8>
   64ac0:	ldr	r3, [sp, #32]
   64ac4:	cmp	r3, #0
   64ac8:	bne	64c9c <fputs@plt+0x53b28>
   64acc:	add	sp, sp, #84	; 0x54
   64ad0:	ldrd	r4, [sp]
   64ad4:	ldrd	r6, [sp, #8]
   64ad8:	ldrd	r8, [sp, #16]
   64adc:	ldrd	sl, [sp, #24]
   64ae0:	add	sp, sp, #32
   64ae4:	pop	{pc}		; (ldr pc, [sp], #4)
   64ae8:	mov	r3, #0
   64aec:	ldrb	r2, [r5, #24]
   64af0:	mov	r1, #136	; 0x88
   64af4:	bl	2e4d0 <fputs@plt+0x1d35c>
   64af8:	str	r0, [sp, #32]
   64afc:	ldr	r3, [r5, #20]
   64b00:	cmp	r3, #0
   64b04:	movle	r3, #0
   64b08:	strle	r3, [sp, #20]
   64b0c:	bgt	6497c <fputs@plt+0x53808>
   64b10:	b	64a3c <fputs@plt+0x538c8>
   64b14:	mov	r3, #0
   64b18:	str	r3, [sp, #32]
   64b1c:	str	r3, [sp, #20]
   64b20:	b	64a18 <fputs@plt+0x538a4>
   64b24:	ldrb	r3, [r8, #42]	; 0x2a
   64b28:	tst	r3, #32
   64b2c:	bne	64ba8 <fputs@plt+0x53a34>
   64b30:	mvn	r3, #0
   64b34:	ldr	r2, [sp, #128]	; 0x80
   64b38:	mov	r1, r8
   64b3c:	mov	r0, r6
   64b40:	bl	1e744 <fputs@plt+0xd5d0>
   64b44:	mov	r4, r0
   64b48:	ldr	r3, [sp, #36]	; 0x24
   64b4c:	ldr	r9, [r3, #52]	; 0x34
   64b50:	mov	r2, #0
   64b54:	mov	r1, #152	; 0x98
   64b58:	mov	r0, r7
   64b5c:	bl	1e67c <fputs@plt+0xd508>
   64b60:	subs	r3, r0, #0
   64b64:	beq	64b78 <fputs@plt+0x53a04>
   64b68:	str	r8, [r3, #44]	; 0x2c
   64b6c:	str	r9, [r3, #28]
   64b70:	mvn	r2, #0
   64b74:	strh	r2, [r3, #32]
   64b78:	mov	r2, #0
   64b7c:	str	r2, [sp]
   64b80:	mov	r2, r4
   64b84:	mov	r1, #78	; 0x4e
   64b88:	mov	r0, r6
   64b8c:	bl	399e8 <fputs@plt+0x28874>
   64b90:	mov	r2, r0
   64b94:	ldr	r1, [sp, #20]
   64b98:	mov	r0, r7
   64b9c:	bl	26180 <fputs@plt+0x1500c>
   64ba0:	str	r0, [sp, #20]
   64ba4:	b	64a3c <fputs@plt+0x538c8>
   64ba8:	mov	r0, r8
   64bac:	bl	191f0 <fputs@plt+0x807c>
   64bb0:	mov	sl, r0
   64bb4:	ldrh	r3, [r0, #50]	; 0x32
   64bb8:	cmp	r3, #0
   64bbc:	beq	64c90 <fputs@plt+0x53b1c>
   64bc0:	mov	r3, #0
   64bc4:	str	r3, [sp, #24]
   64bc8:	mov	fp, r3
   64bcc:	str	r7, [sp, #40]	; 0x28
   64bd0:	str	r5, [sp, #120]	; 0x78
   64bd4:	ldr	r5, [sp, #36]	; 0x24
   64bd8:	b	64c18 <fputs@plt+0x53aa4>
   64bdc:	mov	r2, #0
   64be0:	str	r2, [sp]
   64be4:	ldr	r2, [sp, #44]	; 0x2c
   64be8:	mov	r1, #79	; 0x4f
   64bec:	mov	r0, r6
   64bf0:	bl	399e8 <fputs@plt+0x28874>
   64bf4:	mov	r2, r0
   64bf8:	ldr	r1, [sp, #24]
   64bfc:	ldr	r0, [sp, #40]	; 0x28
   64c00:	bl	26180 <fputs@plt+0x1500c>
   64c04:	str	r0, [sp, #24]
   64c08:	add	fp, fp, #1
   64c0c:	ldrh	r3, [sl, #50]	; 0x32
   64c10:	cmp	r3, fp
   64c14:	ble	64c68 <fputs@plt+0x53af4>
   64c18:	ldr	r2, [r9, #4]
   64c1c:	lsl	r3, fp, #1
   64c20:	ldrsh	r4, [r2, r3]
   64c24:	mov	r3, r4
   64c28:	ldr	r2, [sp, #128]	; 0x80
   64c2c:	mov	r1, r8
   64c30:	mov	r0, r6
   64c34:	bl	1e744 <fputs@plt+0xd5d0>
   64c38:	str	r0, [sp, #44]	; 0x2c
   64c3c:	ldr	r7, [r5, #52]	; 0x34
   64c40:	mov	r2, #0
   64c44:	mov	r1, #152	; 0x98
   64c48:	ldr	r0, [sp, #40]	; 0x28
   64c4c:	bl	1e67c <fputs@plt+0xd508>
   64c50:	subs	r3, r0, #0
   64c54:	beq	64bdc <fputs@plt+0x53a68>
   64c58:	str	r8, [r3, #44]	; 0x2c
   64c5c:	str	r7, [r3, #28]
   64c60:	strh	r4, [r3, #32]
   64c64:	b	64bdc <fputs@plt+0x53a68>
   64c68:	ldr	r7, [sp, #40]	; 0x28
   64c6c:	ldr	r5, [sp, #120]	; 0x78
   64c70:	mov	r3, #0
   64c74:	str	r3, [sp]
   64c78:	ldr	r2, [sp, #24]
   64c7c:	mov	r1, #19
   64c80:	mov	r0, r6
   64c84:	bl	399e8 <fputs@plt+0x28874>
   64c88:	mov	r2, r0
   64c8c:	b	64b94 <fputs@plt+0x53a20>
   64c90:	mov	r3, #0
   64c94:	str	r3, [sp, #24]
   64c98:	b	64c70 <fputs@plt+0x53afc>
   64c9c:	mov	r1, r3
   64ca0:	ldr	r0, [sp, #28]
   64ca4:	bl	17a4c <fputs@plt+0x68d8>
   64ca8:	b	64acc <fputs@plt+0x53958>
   64cac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   64cb0:	strd	r6, [sp, #8]
   64cb4:	strd	r8, [sp, #16]
   64cb8:	strd	sl, [sp, #24]
   64cbc:	str	lr, [sp, #32]
   64cc0:	sub	sp, sp, #92	; 0x5c
   64cc4:	mov	r5, r0
   64cc8:	mov	r4, r1
   64ccc:	str	r2, [sp, #36]	; 0x24
   64cd0:	ldr	r6, [r1, #28]
   64cd4:	ldr	r3, [r1]
   64cd8:	ldr	sl, [r3]
   64cdc:	ldr	fp, [r0, #8]
   64ce0:	ldr	r7, [r1, #48]	; 0x30
   64ce4:	mov	r2, #0
   64ce8:	str	r2, [sp]
   64cec:	mov	r3, r2
   64cf0:	mov	r1, #33	; 0x21
   64cf4:	bl	3916c <fputs@plt+0x27ff8>
   64cf8:	subs	r9, r0, #0
   64cfc:	beq	64d1c <fputs@plt+0x53ba8>
   64d00:	add	sp, sp, #92	; 0x5c
   64d04:	ldrd	r4, [sp]
   64d08:	ldrd	r6, [sp, #8]
   64d0c:	ldrd	r8, [sp, #16]
   64d10:	ldrd	sl, [sp, #24]
   64d14:	add	sp, sp, #32
   64d18:	pop	{pc}		; (ldr pc, [sp], #4)
   64d1c:	mov	r0, fp
   64d20:	bl	2dc2c <fputs@plt+0x1cab8>
   64d24:	mov	r2, r0
   64d28:	str	r0, [sp, #32]
   64d2c:	mov	r1, r4
   64d30:	mov	r0, r5
   64d34:	bl	5d210 <fputs@plt+0x4c09c>
   64d38:	ldr	r3, [r4, #56]	; 0x38
   64d3c:	str	r3, [sp, #40]	; 0x28
   64d40:	ldr	r3, [r4, #60]	; 0x3c
   64d44:	str	r3, [sp, #44]	; 0x2c
   64d48:	ldr	r3, [r4, #12]
   64d4c:	str	r3, [sp, #48]	; 0x30
   64d50:	ldr	r3, [r4, #16]
   64d54:	str	r3, [sp, #52]	; 0x34
   64d58:	mov	r3, #0
   64d5c:	str	r3, [r4, #60]	; 0x3c
   64d60:	str	r3, [r4, #56]	; 0x38
   64d64:	str	r3, [r4, #16]
   64d68:	str	r3, [r4, #12]
   64d6c:	ldr	r8, [r4, #44]	; 0x2c
   64d70:	ldr	r1, [r6]
   64d74:	cmp	r1, r3
   64d78:	ble	64ec4 <fputs@plt+0x53d50>
   64d7c:	ldrb	r3, [r6, #45]	; 0x2d
   64d80:	tst	r3, #32
   64d84:	bne	64eb4 <fputs@plt+0x53d40>
   64d88:	mov	r3, r9
   64d8c:	add	r3, r3, #1
   64d90:	cmp	r3, r1
   64d94:	beq	64ebc <fputs@plt+0x53d48>
   64d98:	add	r2, r3, r3, lsl #3
   64d9c:	add	r2, r6, r2, lsl #3
   64da0:	ldrb	r2, [r2, #45]	; 0x2d
   64da4:	tst	r2, #32
   64da8:	beq	64d8c <fputs@plt+0x53c18>
   64dac:	add	r3, r3, r3, lsl #3
   64db0:	add	r3, r6, r3, lsl #3
   64db4:	ldr	r3, [r3, #52]	; 0x34
   64db8:	str	r3, [sp, #28]
   64dbc:	ldr	r6, [r5, #72]	; 0x48
   64dc0:	add	r3, r6, #1
   64dc4:	str	r3, [sp, #60]	; 0x3c
   64dc8:	str	r3, [r5, #72]	; 0x48
   64dcc:	ldrb	r3, [r4, #4]
   64dd0:	cmp	r3, #115	; 0x73
   64dd4:	beq	64ecc <fputs@plt+0x53d58>
   64dd8:	cmp	r8, #0
   64ddc:	beq	6509c <fputs@plt+0x53f28>
   64de0:	mov	r3, #7
   64de4:	strb	r3, [sp, #68]	; 0x44
   64de8:	str	r6, [sp, #72]	; 0x48
   64dec:	mov	r3, #0
   64df0:	strb	r3, [sp, #69]	; 0x45
   64df4:	str	r3, [sp, #76]	; 0x4c
   64df8:	str	r3, [sp, #80]	; 0x50
   64dfc:	ldr	r3, [r5, #76]	; 0x4c
   64e00:	add	r3, r3, #1
   64e04:	str	r3, [sp, #56]	; 0x38
   64e08:	str	r3, [r5, #76]	; 0x4c
   64e0c:	str	sl, [sp]
   64e10:	ldr	r2, [sp, #28]
   64e14:	mov	r1, #60	; 0x3c
   64e18:	mov	r0, fp
   64e1c:	bl	2dd84 <fputs@plt+0x1cc10>
   64e20:	mov	r2, #1
   64e24:	mov	r1, r4
   64e28:	mov	r0, r5
   64e2c:	bl	3e634 <fputs@plt+0x2d4c0>
   64e30:	ldr	r3, [r8]
   64e34:	mvn	r2, #5
   64e38:	str	r2, [sp, #8]
   64e3c:	str	r0, [sp, #4]
   64e40:	mov	r2, #0
   64e44:	str	r2, [sp]
   64e48:	add	r3, r3, #2
   64e4c:	mov	r2, r6
   64e50:	mov	r1, #57	; 0x39
   64e54:	mov	r0, fp
   64e58:	bl	2dee0 <fputs@plt+0x1cd6c>
   64e5c:	str	r8, [sp, #84]	; 0x54
   64e60:	cmp	r9, #0
   64e64:	bne	64f24 <fputs@plt+0x53db0>
   64e68:	mov	r3, #0
   64e6c:	str	r3, [r4, #44]	; 0x2c
   64e70:	str	r3, [r7, #52]	; 0x34
   64e74:	add	r2, sp, #68	; 0x44
   64e78:	mov	r1, r7
   64e7c:	mov	r0, r5
   64e80:	bl	582ec <fputs@plt+0x47178>
   64e84:	str	r4, [r7, #52]	; 0x34
   64e88:	cmp	r0, #0
   64e8c:	beq	64f4c <fputs@plt+0x53dd8>
   64e90:	ldr	r1, [r4, #44]	; 0x2c
   64e94:	ldr	r0, [r5]
   64e98:	bl	25cf8 <fputs@plt+0x14b84>
   64e9c:	str	r8, [r4, #44]	; 0x2c
   64ea0:	ldr	r3, [sp, #40]	; 0x28
   64ea4:	str	r3, [r4, #56]	; 0x38
   64ea8:	ldr	r3, [sp, #44]	; 0x2c
   64eac:	str	r3, [r4, #60]	; 0x3c
   64eb0:	b	64d00 <fputs@plt+0x53b8c>
   64eb4:	mov	r3, r9
   64eb8:	b	64dac <fputs@plt+0x53c38>
   64ebc:	str	r9, [sp, #28]
   64ec0:	b	64dbc <fputs@plt+0x53c48>
   64ec4:	str	r9, [sp, #28]
   64ec8:	b	64dbc <fputs@plt+0x53c48>
   64ecc:	cmp	r8, #0
   64ed0:	beq	650f4 <fputs@plt+0x53f80>
   64ed4:	add	r3, r6, #2
   64ed8:	str	r3, [r5, #72]	; 0x48
   64edc:	mov	r3, #8
   64ee0:	strb	r3, [sp, #68]	; 0x44
   64ee4:	str	r6, [sp, #72]	; 0x48
   64ee8:	mov	r3, #0
   64eec:	strb	r3, [sp, #69]	; 0x45
   64ef0:	str	r3, [sp, #76]	; 0x4c
   64ef4:	str	r3, [sp, #80]	; 0x50
   64ef8:	ldr	r3, [r5, #76]	; 0x4c
   64efc:	add	r3, r3, #1
   64f00:	str	r3, [sp, #56]	; 0x38
   64f04:	str	r3, [r5, #76]	; 0x4c
   64f08:	str	sl, [sp]
   64f0c:	ldr	r2, [sp, #28]
   64f10:	mov	r1, #60	; 0x3c
   64f14:	mov	r0, fp
   64f18:	bl	2dd84 <fputs@plt+0x1cc10>
   64f1c:	ldr	r9, [sp, #60]	; 0x3c
   64f20:	b	64e20 <fputs@plt+0x53cac>
   64f24:	mov	r3, #0
   64f28:	mov	r2, r9
   64f2c:	mov	r1, #57	; 0x39
   64f30:	mov	r0, fp
   64f34:	bl	2e4d0 <fputs@plt+0x1d35c>
   64f38:	str	r0, [r4, #20]
   64f3c:	ldr	r3, [r4, #8]
   64f40:	orr	r3, r3, #16
   64f44:	str	r3, [r4, #8]
   64f48:	b	64e68 <fputs@plt+0x53cf4>
   64f4c:	ldr	r3, [sp, #32]
   64f50:	mov	r2, r6
   64f54:	mov	r1, #108	; 0x6c
   64f58:	mov	r0, fp
   64f5c:	bl	2e4d0 <fputs@plt+0x1d35c>
   64f60:	mov	r9, r0
   64f64:	ldr	r2, [sp, #28]
   64f68:	mov	r1, #104	; 0x68
   64f6c:	mov	r0, fp
   64f70:	bl	2e44c <fputs@plt+0x1d2d8>
   64f74:	cmp	r8, #0
   64f78:	beq	6504c <fputs@plt+0x53ed8>
   64f7c:	ldr	r3, [r8]
   64f80:	ldr	r2, [sp, #56]	; 0x38
   64f84:	str	r2, [sp]
   64f88:	add	r3, r3, #1
   64f8c:	mov	r2, r6
   64f90:	mov	r1, #47	; 0x2f
   64f94:	mov	r0, fp
   64f98:	bl	2dd84 <fputs@plt+0x1cc10>
   64f9c:	mov	r2, r6
   64fa0:	mov	r1, #95	; 0x5f
   64fa4:	mov	r0, fp
   64fa8:	bl	2e44c <fputs@plt+0x1d2d8>
   64fac:	mov	r0, fp
   64fb0:	bl	2dc2c <fputs@plt+0x1cab8>
   64fb4:	mov	r6, r0
   64fb8:	mov	r2, r0
   64fbc:	ldr	r1, [sp, #52]	; 0x34
   64fc0:	mov	r0, fp
   64fc4:	bl	2e77c <fputs@plt+0x1d608>
   64fc8:	ldr	r3, [sp, #32]
   64fcc:	str	r3, [sp, #16]
   64fd0:	str	r6, [sp, #12]
   64fd4:	ldr	r3, [sp, #36]	; 0x24
   64fd8:	str	r3, [sp, #8]
   64fdc:	mov	r3, #0
   64fe0:	str	r3, [sp, #4]
   64fe4:	str	r3, [sp]
   64fe8:	ldr	r3, [sp, #28]
   64fec:	ldr	r2, [r4]
   64ff0:	mov	r1, r4
   64ff4:	mov	r0, r5
   64ff8:	bl	5ddac <fputs@plt+0x4cc38>
   64ffc:	ldr	r3, [sp, #48]	; 0x30
   65000:	cmp	r3, #0
   65004:	bne	65064 <fputs@plt+0x53ef0>
   65008:	mov	r1, r6
   6500c:	mov	r0, fp
   65010:	bl	179c8 <fputs@plt+0x6854>
   65014:	ldr	r3, [r4, #8]
   65018:	tst	r3, #8
   6501c:	beq	6507c <fputs@plt+0x53f08>
   65020:	movw	r1, #54064	; 0xd330
   65024:	movt	r1, #8
   65028:	mov	r0, r5
   6502c:	bl	3907c <fputs@plt+0x27f08>
   65030:	mov	r1, r9
   65034:	mov	r0, fp
   65038:	bl	2e718 <fputs@plt+0x1d5a4>
   6503c:	ldr	r1, [sp, #32]
   65040:	mov	r0, fp
   65044:	bl	179c8 <fputs@plt+0x6854>
   65048:	b	64e90 <fputs@plt+0x53d1c>
   6504c:	ldr	r3, [sp, #56]	; 0x38
   65050:	mov	r2, r6
   65054:	mov	r1, #102	; 0x66
   65058:	mov	r0, fp
   6505c:	bl	2e4d0 <fputs@plt+0x1d35c>
   65060:	b	64f9c <fputs@plt+0x53e28>
   65064:	ldr	r3, [sp, #32]
   65068:	ldr	r2, [sp, #48]	; 0x30
   6506c:	mov	r1, #141	; 0x8d
   65070:	mov	r0, fp
   65074:	bl	2e4d0 <fputs@plt+0x1d35c>
   65078:	b	65008 <fputs@plt+0x53e94>
   6507c:	mov	r3, #0
   65080:	str	r3, [r4, #48]	; 0x30
   65084:	add	r2, sp, #68	; 0x44
   65088:	mov	r1, r4
   6508c:	mov	r0, r5
   65090:	bl	582ec <fputs@plt+0x47178>
   65094:	str	r7, [r4, #48]	; 0x30
   65098:	b	65030 <fputs@plt+0x53ebc>
   6509c:	mov	r3, #5
   650a0:	strb	r3, [sp, #68]	; 0x44
   650a4:	str	r6, [sp, #72]	; 0x48
   650a8:	mov	r3, #0
   650ac:	strb	r3, [sp, #69]	; 0x45
   650b0:	str	r3, [sp, #76]	; 0x4c
   650b4:	str	r3, [sp, #80]	; 0x50
   650b8:	ldr	r3, [r5, #76]	; 0x4c
   650bc:	add	r3, r3, #1
   650c0:	str	r3, [sp, #56]	; 0x38
   650c4:	str	r3, [r5, #76]	; 0x4c
   650c8:	str	sl, [sp]
   650cc:	ldr	r2, [sp, #28]
   650d0:	mov	r1, #60	; 0x3c
   650d4:	mov	r0, fp
   650d8:	bl	2dd84 <fputs@plt+0x1cc10>
   650dc:	mov	r3, sl
   650e0:	mov	r2, r6
   650e4:	mov	r1, #57	; 0x39
   650e8:	mov	r0, fp
   650ec:	bl	2e4d0 <fputs@plt+0x1d35c>
   650f0:	b	64e60 <fputs@plt+0x53cec>
   650f4:	add	r3, r6, #2
   650f8:	str	r3, [r5, #72]	; 0x48
   650fc:	mov	r3, #6
   65100:	strb	r3, [sp, #68]	; 0x44
   65104:	str	r6, [sp, #72]	; 0x48
   65108:	mov	r3, #0
   6510c:	strb	r3, [sp, #69]	; 0x45
   65110:	str	r3, [sp, #76]	; 0x4c
   65114:	str	r3, [sp, #80]	; 0x50
   65118:	ldr	r3, [r5, #76]	; 0x4c
   6511c:	add	r3, r3, #1
   65120:	str	r3, [sp, #56]	; 0x38
   65124:	str	r3, [r5, #76]	; 0x4c
   65128:	str	sl, [sp]
   6512c:	ldr	r2, [sp, #28]
   65130:	mov	r1, #60	; 0x3c
   65134:	mov	r0, fp
   65138:	bl	2dd84 <fputs@plt+0x1cc10>
   6513c:	ldr	r9, [sp, #60]	; 0x3c
   65140:	b	650dc <fputs@plt+0x53f68>
   65144:	strd	r4, [sp, #-32]!	; 0xffffffe0
   65148:	strd	r6, [sp, #8]
   6514c:	strd	r8, [sp, #16]
   65150:	str	sl, [sp, #24]
   65154:	str	lr, [sp, #28]
   65158:	sub	sp, sp, #48	; 0x30
   6515c:	mov	r6, r0
   65160:	mov	r4, r1
   65164:	mov	r7, r2
   65168:	mov	r8, r3
   6516c:	ldr	r5, [r0]
   65170:	ldr	r1, [r1, #64]	; 0x40
   65174:	mov	r0, r5
   65178:	bl	1a280 <fputs@plt+0x910c>
   6517c:	mov	sl, r0
   65180:	mov	r2, #0
   65184:	mov	r1, r7
   65188:	mov	r0, r5
   6518c:	bl	228ec <fputs@plt+0x11778>
   65190:	mov	r9, r0
   65194:	mov	r3, #0
   65198:	mov	r2, r3
   6519c:	mov	r1, r3
   651a0:	mov	r0, r5
   651a4:	bl	2f634 <fputs@plt+0x1e4c0>
   651a8:	subs	r7, r0, #0
   651ac:	beq	651d4 <fputs@plt+0x54060>
   651b0:	ldr	r1, [r4]
   651b4:	mov	r0, r5
   651b8:	bl	1e9ac <fputs@plt+0xd838>
   651bc:	str	r0, [r7, #16]
   651c0:	ldr	r3, [r5, #16]
   651c4:	ldr	r1, [r3, sl, lsl #4]
   651c8:	mov	r0, r5
   651cc:	bl	1e9ac <fputs@plt+0xd838>
   651d0:	str	r0, [r7, #12]
   651d4:	mov	r4, #0
   651d8:	str	r4, [sp, #20]
   651dc:	str	r4, [sp, #16]
   651e0:	mov	r3, #65536	; 0x10000
   651e4:	str	r3, [sp, #12]
   651e8:	str	r4, [sp, #8]
   651ec:	str	r4, [sp, #4]
   651f0:	str	r4, [sp]
   651f4:	mov	r3, r9
   651f8:	mov	r2, r7
   651fc:	mov	r1, r4
   65200:	mov	r0, r6
   65204:	bl	2fe8c <fputs@plt+0x1ed18>
   65208:	mov	r7, r0
   6520c:	mov	r3, #12
   65210:	strb	r3, [sp, #28]
   65214:	str	r8, [sp, #32]
   65218:	strb	r4, [sp, #29]
   6521c:	str	r4, [sp, #36]	; 0x24
   65220:	str	r4, [sp, #40]	; 0x28
   65224:	add	r2, sp, #28
   65228:	mov	r1, r0
   6522c:	mov	r0, r6
   65230:	bl	582ec <fputs@plt+0x47178>
   65234:	mov	r1, r7
   65238:	mov	r0, r5
   6523c:	bl	25c30 <fputs@plt+0x14abc>
   65240:	add	sp, sp, #48	; 0x30
   65244:	ldrd	r4, [sp]
   65248:	ldrd	r6, [sp, #8]
   6524c:	ldrd	r8, [sp, #16]
   65250:	ldr	sl, [sp, #24]
   65254:	add	sp, sp, #28
   65258:	pop	{pc}		; (ldr pc, [sp], #4)
   6525c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   65260:	strd	r6, [sp, #8]
   65264:	strd	r8, [sp, #16]
   65268:	strd	sl, [sp, #24]
   6526c:	str	lr, [sp, #32]
   65270:	vpush	{d8-d10}
   65274:	sub	sp, sp, #492	; 0x1ec
   65278:	mov	r9, r0
   6527c:	ldr	r3, [r0, #4]
   65280:	str	r3, [sp, #48]	; 0x30
   65284:	ldr	sl, [r0]
   65288:	ldrb	r3, [sl, #66]	; 0x42
   6528c:	str	r3, [sp, #56]	; 0x38
   65290:	ldr	r3, [r0, #8]
   65294:	str	r3, [sp, #36]	; 0x24
   65298:	ldr	r3, [sl, #32]
   6529c:	str	r3, [sp, #60]	; 0x3c
   652a0:	ldr	r3, [sl, #36]	; 0x24
   652a4:	str	r3, [sp, #64]	; 0x40
   652a8:	bl	1fefc <fputs@plt+0xed88>
   652ac:	ldr	r3, [r9, #80]	; 0x50
   652b0:	cmp	r3, #7
   652b4:	beq	6d858 <fputs@plt+0x5c6e4>
   652b8:	mov	r3, #0
   652bc:	str	r3, [r9, #80]	; 0x50
   652c0:	mov	r0, #0
   652c4:	mov	r1, #0
   652c8:	strd	r0, [r9, #136]	; 0x88
   652cc:	str	r3, [r9, #20]
   652d0:	str	r3, [sl, #388]	; 0x184
   652d4:	ldr	r3, [sl, #248]	; 0xf8
   652d8:	str	r3, [sp, #52]	; 0x34
   652dc:	cmp	r3, #0
   652e0:	bne	6dad0 <fputs@plt+0x5c95c>
   652e4:	ldr	r3, [sl, #304]	; 0x130
   652e8:	cmp	r3, #0
   652ec:	beq	6534c <fputs@plt+0x541d8>
   652f0:	ldr	r2, [sl, #312]	; 0x138
   652f4:	ldr	r1, [r9, #124]	; 0x7c
   652f8:	udiv	r3, r1, r2
   652fc:	mls	r3, r2, r3, r1
   65300:	sub	r3, r2, r3
   65304:	str	r3, [sp, #88]	; 0x58
   65308:	ldr	r3, [r9, #76]	; 0x4c
   6530c:	add	r3, r3, r3, lsl #2
   65310:	ldr	r2, [sp, #48]	; 0x30
   65314:	add	fp, r2, r3, lsl #2
   65318:	ldr	r3, [sp, #52]	; 0x34
   6531c:	str	r3, [sp, #128]	; 0x80
   65320:	str	r3, [sp, #24]
   65324:	mov	r3, #0
   65328:	str	r3, [sp, #92]	; 0x5c
   6532c:	str	r3, [sp, #68]	; 0x44
   65330:	mov	r2, sl
   65334:	mov	sl, r3
   65338:	mov	r3, r9
   6533c:	mov	r9, fp
   65340:	mov	fp, r3
   65344:	mov	r8, r2
   65348:	b	69644 <fputs@plt+0x584d0>
   6534c:	mov	r3, #0
   65350:	str	r3, [sp, #88]	; 0x58
   65354:	b	65308 <fputs@plt+0x54194>
   65358:	ldr	r1, [r9, #4]
   6535c:	add	r1, r1, r1, lsl #2
   65360:	lsl	r1, r1, #3
   65364:	ldr	r0, [sp, #36]	; 0x24
   65368:	add	r3, r0, r1
   6536c:	mov	r2, #4
   65370:	strh	r2, [r3, #8]
   65374:	ldr	r3, [sp, #48]	; 0x30
   65378:	sub	r3, r9, r3
   6537c:	asr	r2, r3, #2
   65380:	movw	r3, #52429	; 0xcccd
   65384:	movt	r3, #52428	; 0xcccc
   65388:	mul	r3, r3, r2
   6538c:	mov	r2, r3
   65390:	asr	r3, r3, #31
   65394:	strd	r2, [r0, r1]
   65398:	b	6962c <fputs@plt+0x584b8>
   6539c:	ldr	r3, [sp, #52]	; 0x34
   653a0:	str	r3, [sp, #24]
   653a4:	b	6962c <fputs@plt+0x584b8>
   653a8:	ldr	r3, [r9, #4]
   653ac:	add	r3, r3, r3, lsl #2
   653b0:	ldr	r1, [sp, #36]	; 0x24
   653b4:	add	r2, r1, r3, lsl #3
   653b8:	ldr	r3, [r1, r3, lsl #3]
   653bc:	add	r3, r3, r3, lsl #2
   653c0:	ldr	r1, [sp, #48]	; 0x30
   653c4:	add	r9, r1, r3, lsl #2
   653c8:	mov	r3, #128	; 0x80
   653cc:	strh	r3, [r2, #8]
   653d0:	b	69640 <fputs@plt+0x584cc>
   653d4:	ldr	r3, [r9, #4]
   653d8:	add	r3, r3, r3, lsl #2
   653dc:	lsl	r3, r3, #3
   653e0:	ldr	ip, [sp, #36]	; 0x24
   653e4:	add	r2, ip, r3
   653e8:	ldr	r0, [r9, #12]
   653ec:	sub	r0, r0, #1
   653f0:	asr	r1, r0, #31
   653f4:	strd	r0, [ip, r3]
   653f8:	mov	r3, #4
   653fc:	strh	r3, [r2, #8]
   65400:	ldr	r3, [r9, #8]
   65404:	cmp	r3, #0
   65408:	beq	69640 <fputs@plt+0x584cc>
   6540c:	b	6962c <fputs@plt+0x584b8>
   65410:	ldr	r3, [r9, #4]
   65414:	add	r3, r3, r3, lsl #2
   65418:	ldr	r1, [sp, #36]	; 0x24
   6541c:	add	r2, r1, r3, lsl #3
   65420:	ldr	r3, [r1, r3, lsl #3]
   65424:	add	r3, r3, r3, lsl #2
   65428:	ldr	r1, [sp, #48]	; 0x30
   6542c:	add	r3, r1, r3, lsl #2
   65430:	ldr	r3, [r3, #8]
   65434:	add	r3, r3, r3, lsl #2
   65438:	add	r3, r1, r3, lsl #2
   6543c:	sub	r9, r3, #20
   65440:	mov	r3, #128	; 0x80
   65444:	strh	r3, [r2, #8]
   65448:	b	69640 <fputs@plt+0x584cc>
   6544c:	ldr	r3, [r9, #4]
   65450:	add	r3, r3, r3, lsl #2
   65454:	lsl	r1, r3, #3
   65458:	ldr	ip, [sp, #36]	; 0x24
   6545c:	add	r2, ip, r1
   65460:	mov	r0, #4
   65464:	strh	r0, [r2, #8]
   65468:	ldr	r0, [ip, r3, lsl #3]
   6546c:	ldr	lr, [sp, #48]	; 0x30
   65470:	sub	r3, r9, lr
   65474:	asr	r3, r3, #2
   65478:	movw	r2, #52429	; 0xcccd
   6547c:	movt	r2, #52428	; 0xcccc
   65480:	mul	r2, r2, r3
   65484:	asr	r3, r2, #31
   65488:	strd	r2, [ip, r1]
   6548c:	add	r3, r0, r0, lsl #2
   65490:	add	r9, lr, r3, lsl #2
   65494:	b	69640 <fputs@plt+0x584cc>
   65498:	ldr	r3, [r9, #12]
   6549c:	add	r3, r3, r3, lsl #2
   654a0:	ldr	r2, [sp, #36]	; 0x24
   654a4:	add	r3, r2, r3, lsl #3
   654a8:	ldrh	r3, [r3, #8]
   654ac:	tst	r3, #1
   654b0:	beq	69640 <fputs@plt+0x584cc>
   654b4:	ldr	r3, [sp, #48]	; 0x30
   654b8:	sub	r4, r9, r3
   654bc:	asr	r4, r4, #2
   654c0:	movw	r3, #52429	; 0xcccd
   654c4:	movt	r3, #52428	; 0xcccc
   654c8:	mul	r4, r3, r4
   654cc:	ldr	r3, [r9, #4]
   654d0:	cmp	r3, #0
   654d4:	bne	6e128 <fputs@plt+0x5cfb4>
   654d8:	ldr	r0, [fp, #176]	; 0xb0
   654dc:	cmp	r0, #0
   654e0:	beq	6e1c4 <fputs@plt+0x5d050>
   654e4:	ldr	r3, [r0, #4]
   654e8:	str	r3, [fp, #176]	; 0xb0
   654ec:	ldr	r3, [fp, #184]	; 0xb8
   654f0:	sub	r3, r3, #1
   654f4:	str	r3, [fp, #184]	; 0xb8
   654f8:	ldr	r2, [fp, #92]	; 0x5c
   654fc:	str	r2, [r8, #84]	; 0x54
   65500:	ldr	r3, [r8, #88]	; 0x58
   65504:	add	r3, r3, r2
   65508:	str	r3, [r8, #88]	; 0x58
   6550c:	bl	53388 <fputs@plt+0x42214>
   65510:	ldr	r3, [r8, #32]
   65514:	str	r3, [sp, #60]	; 0x3c
   65518:	ldr	r3, [r8, #36]	; 0x24
   6551c:	str	r3, [sp, #64]	; 0x40
   65520:	ldr	r3, [r9, #8]
   65524:	cmp	r3, #4
   65528:	beq	65548 <fputs@plt+0x543d4>
   6552c:	ldr	r3, [fp, #4]
   65530:	str	r3, [sp, #48]	; 0x30
   65534:	ldr	r2, [fp, #8]
   65538:	str	r2, [sp, #36]	; 0x24
   6553c:	add	r0, r0, r0, lsl #2
   65540:	add	r9, r3, r0, lsl #2
   65544:	b	69640 <fputs@plt+0x584cc>
   65548:	ldr	r3, [fp, #4]
   6554c:	add	r0, r0, r0, lsl #2
   65550:	add	r0, r3, r0, lsl #2
   65554:	ldr	r0, [r0, #8]
   65558:	sub	r0, r0, #1
   6555c:	b	6552c <fputs@plt+0x543b8>
   65560:	movw	r3, #32968	; 0x80c8
   65564:	movt	r3, #8
   65568:	add	r3, r3, r2, lsl #2
   6556c:	ldr	r2, [r3, #3976]	; 0xf88
   65570:	cmp	r2, #0
   65574:	beq	6e15c <fputs@plt+0x5cfe8>
   65578:	ldr	r3, [fp, #16]
   6557c:	cmp	r3, #0
   65580:	beq	65598 <fputs@plt+0x54424>
   65584:	movw	r1, #54352	; 0xd450
   65588:	movt	r1, #8
   6558c:	mov	r0, r9
   65590:	bl	41c84 <fputs@plt+0x30b10>
   65594:	b	6e178 <fputs@plt+0x5d004>
   65598:	movw	r1, #54380	; 0xd46c
   6559c:	movt	r1, #8
   655a0:	mov	r0, r9
   655a4:	bl	41c84 <fputs@plt+0x30b10>
   655a8:	b	6e178 <fputs@plt+0x5d004>
   655ac:	mov	r1, r9
   655b0:	mov	r0, fp
   655b4:	bl	238c8 <fputs@plt+0x12754>
   655b8:	ldr	r2, [r9, #4]
   655bc:	asr	r3, r2, #31
   655c0:	strd	r2, [r0]
   655c4:	b	69640 <fputs@plt+0x584cc>
   655c8:	mov	r1, r9
   655cc:	mov	r0, fp
   655d0:	bl	238c8 <fputs@plt+0x12754>
   655d4:	ldr	r3, [r9, #16]
   655d8:	ldrd	r2, [r3]
   655dc:	strd	r2, [r0]
   655e0:	b	69640 <fputs@plt+0x584cc>
   655e4:	mov	r1, r9
   655e8:	mov	r0, fp
   655ec:	bl	238c8 <fputs@plt+0x12754>
   655f0:	mov	r3, #8
   655f4:	strh	r3, [r0, #8]
   655f8:	ldr	r3, [r9, #16]
   655fc:	ldrd	r2, [r3]
   65600:	strd	r2, [r0]
   65604:	b	69640 <fputs@plt+0x584cc>
   65608:	mov	r1, r9
   6560c:	mov	r0, fp
   65610:	bl	238c8 <fputs@plt+0x12754>
   65614:	mov	r4, r0
   65618:	mov	r3, #24
   6561c:	strb	r3, [r9]
   65620:	ldr	r5, [r9, #16]
   65624:	mov	r0, r5
   65628:	bl	1c2f8 <fputs@plt+0xb184>
   6562c:	str	r0, [r9, #4]
   65630:	ldr	r6, [sp, #56]	; 0x38
   65634:	cmp	r6, #1
   65638:	bne	656ac <fputs@plt+0x54538>
   6563c:	ldr	r2, [r9, #4]
   65640:	ldr	r3, [r8, #92]	; 0x5c
   65644:	cmp	r2, r3
   65648:	bgt	6d794 <fputs@plt+0x5c620>
   6564c:	mov	r1, r9
   65650:	mov	r0, fp
   65654:	bl	238c8 <fputs@plt+0x12754>
   65658:	movw	r3, #2562	; 0xa02
   6565c:	strh	r3, [r0, #8]
   65660:	ldr	r3, [r9, #16]
   65664:	str	r3, [r0, #16]
   65668:	ldr	r3, [r9, #4]
   6566c:	str	r3, [r0, #12]
   65670:	ldr	r3, [sp, #56]	; 0x38
   65674:	strb	r3, [r0, #10]
   65678:	ldrb	r3, [r9, #3]
   6567c:	cmp	r3, #0
   65680:	beq	69640 <fputs@plt+0x584cc>
   65684:	ldr	r3, [r9, #12]
   65688:	add	r3, r3, r3, lsl #2
   6568c:	lsl	r3, r3, #3
   65690:	ldr	r2, [sp, #36]	; 0x24
   65694:	add	r2, r2, r3
   65698:	ldrd	r2, [r2]
   6569c:	orrs	r3, r2, r3
   656a0:	movne	r3, #2576	; 0xa10
   656a4:	strhne	r3, [r0, #8]
   656a8:	b	69640 <fputs@plt+0x584cc>
   656ac:	mov	r3, #0
   656b0:	str	r3, [sp]
   656b4:	mov	r3, #1
   656b8:	mvn	r2, #0
   656bc:	mov	r1, r5
   656c0:	mov	r0, r4
   656c4:	bl	2c2e0 <fputs@plt+0x1b16c>
   656c8:	cmp	r0, #0
   656cc:	bne	6d778 <fputs@plt+0x5c604>
   656d0:	mov	r1, r6
   656d4:	mov	r0, r4
   656d8:	bl	2d83c <fputs@plt+0x1c6c8>
   656dc:	subs	r3, r0, #0
   656e0:	str	r3, [sp, #24]
   656e4:	bne	6d964 <fputs@plt+0x5c7f0>
   656e8:	mov	r3, #0
   656ec:	str	r3, [r4, #24]
   656f0:	ldrh	r3, [r4, #8]
   656f4:	orr	r3, r3, #2048	; 0x800
   656f8:	strh	r3, [r4, #8]
   656fc:	ldrsb	r3, [r9, #1]
   65700:	cmn	r3, #1
   65704:	beq	65724 <fputs@plt+0x545b0>
   65708:	mvn	r3, #0
   6570c:	strb	r3, [r9, #1]
   65710:	ldr	r3, [r4, #16]
   65714:	str	r3, [r9, #16]
   65718:	ldr	r3, [r4, #12]
   6571c:	str	r3, [r9, #4]
   65720:	b	6563c <fputs@plt+0x544c8>
   65724:	ldr	r1, [r9, #16]
   65728:	mov	r0, r8
   6572c:	bl	214f4 <fputs@plt+0x10380>
   65730:	b	65708 <fputs@plt+0x54594>
   65734:	mov	r1, r9
   65738:	mov	r0, fp
   6573c:	bl	238c8 <fputs@plt+0x12754>
   65740:	mov	r4, r0
   65744:	ldr	r5, [r9, #12]
   65748:	ldr	r3, [r9, #8]
   6574c:	sub	r5, r5, r3
   65750:	ldr	r3, [r9, #4]
   65754:	cmp	r3, #0
   65758:	movw	r6, #257	; 0x101
   6575c:	moveq	r6, #1
   65760:	strh	r6, [r0, #8]
   65764:	cmp	r5, #0
   65768:	ble	69640 <fputs@plt+0x584cc>
   6576c:	add	r4, r4, #40	; 0x28
   65770:	mov	r0, r4
   65774:	bl	23680 <fputs@plt+0x1250c>
   65778:	strh	r6, [r4, #8]
   6577c:	subs	r5, r5, #1
   65780:	bne	6576c <fputs@plt+0x545f8>
   65784:	b	69640 <fputs@plt+0x584cc>
   65788:	ldr	r3, [r9, #4]
   6578c:	add	r3, r3, r3, lsl #2
   65790:	ldr	r2, [sp, #36]	; 0x24
   65794:	add	r3, r2, r3, lsl #3
   65798:	ldrh	r2, [r3, #8]
   6579c:	bic	r2, r2, #128	; 0x80
   657a0:	orr	r2, r2, #1
   657a4:	strh	r2, [r3, #8]
   657a8:	b	69640 <fputs@plt+0x584cc>
   657ac:	mov	r1, r9
   657b0:	mov	r0, fp
   657b4:	bl	238c8 <fputs@plt+0x12754>
   657b8:	mov	r4, r0
   657bc:	ldr	r2, [r9, #4]
   657c0:	ldr	r1, [r9, #16]
   657c4:	mov	r3, #0
   657c8:	str	r3, [sp]
   657cc:	bl	2c2e0 <fputs@plt+0x1b16c>
   657d0:	ldr	r3, [sp, #56]	; 0x38
   657d4:	strb	r3, [r4, #10]
   657d8:	b	69640 <fputs@plt+0x584cc>
   657dc:	ldr	r3, [r9, #4]
   657e0:	add	r3, r3, r3, lsl #2
   657e4:	lsl	r3, r3, #3
   657e8:	sub	r3, r3, #40	; 0x28
   657ec:	ldr	r4, [fp, #60]	; 0x3c
   657f0:	add	r4, r4, r3
   657f4:	mov	r0, r4
   657f8:	bl	1798c <fputs@plt+0x6818>
   657fc:	cmp	r0, #0
   65800:	bne	6d7b0 <fputs@plt+0x5c63c>
   65804:	mov	r1, r9
   65808:	mov	r0, fp
   6580c:	bl	238c8 <fputs@plt+0x12754>
   65810:	mov	r2, #2048	; 0x800
   65814:	mov	r1, r4
   65818:	bl	23948 <fputs@plt+0x127d4>
   6581c:	b	69640 <fputs@plt+0x584cc>
   65820:	ldr	r6, [r9, #12]
   65824:	ldr	r5, [r9, #4]
   65828:	add	r5, r5, r5, lsl #2
   6582c:	ldr	r3, [sp, #36]	; 0x24
   65830:	add	r5, r3, r5, lsl #3
   65834:	ldr	r4, [r9, #8]
   65838:	add	r4, r4, r4, lsl #2
   6583c:	add	r4, r3, r4, lsl #3
   65840:	b	65854 <fputs@plt+0x546e0>
   65844:	add	r5, r5, #40	; 0x28
   65848:	add	r4, r4, #40	; 0x28
   6584c:	subs	r6, r6, #1
   65850:	beq	69640 <fputs@plt+0x584cc>
   65854:	mov	r1, r5
   65858:	mov	r0, r4
   6585c:	bl	23548 <fputs@plt+0x123d4>
   65860:	ldrh	r3, [r4, #8]
   65864:	tst	r3, #4096	; 0x1000
   65868:	beq	65844 <fputs@plt+0x546d0>
   6586c:	mov	r0, r4
   65870:	bl	2c230 <fputs@plt+0x1b0bc>
   65874:	cmp	r0, #0
   65878:	beq	65844 <fputs@plt+0x546d0>
   6587c:	mov	r2, r8
   65880:	mov	r8, sl
   65884:	mov	r3, fp
   65888:	mov	fp, r9
   6588c:	mov	r9, r3
   65890:	mov	sl, r2
   65894:	b	6d864 <fputs@plt+0x5c6f0>
   65898:	ldr	r5, [r9, #4]
   6589c:	add	r5, r5, r5, lsl #2
   658a0:	ldr	r3, [sp, #36]	; 0x24
   658a4:	add	r5, r3, r5, lsl #3
   658a8:	ldr	r4, [r9, #8]
   658ac:	add	r4, r4, r4, lsl #2
   658b0:	add	r4, r3, r4, lsl #3
   658b4:	ldr	r6, [r9, #12]
   658b8:	mov	r7, #4096	; 0x1000
   658bc:	b	658d4 <fputs@plt+0x54760>
   658c0:	cmp	r6, #0
   658c4:	beq	69640 <fputs@plt+0x584cc>
   658c8:	add	r4, r4, #40	; 0x28
   658cc:	add	r5, r5, #40	; 0x28
   658d0:	sub	r6, r6, #1
   658d4:	mov	r2, r7
   658d8:	mov	r1, r5
   658dc:	mov	r0, r4
   658e0:	bl	23948 <fputs@plt+0x127d4>
   658e4:	ldrh	r3, [r4, #8]
   658e8:	tst	r3, #4096	; 0x1000
   658ec:	beq	658c0 <fputs@plt+0x5474c>
   658f0:	mov	r0, r4
   658f4:	bl	2c230 <fputs@plt+0x1b0bc>
   658f8:	cmp	r0, #0
   658fc:	beq	658c0 <fputs@plt+0x5474c>
   65900:	mov	r2, r8
   65904:	mov	r8, sl
   65908:	mov	r3, fp
   6590c:	mov	fp, r9
   65910:	mov	r9, r3
   65914:	mov	sl, r2
   65918:	b	6d864 <fputs@plt+0x5c6f0>
   6591c:	ldr	r1, [r9, #4]
   65920:	add	r1, r1, r1, lsl #2
   65924:	ldr	r0, [r9, #8]
   65928:	add	r0, r0, r0, lsl #2
   6592c:	mov	r2, #4096	; 0x1000
   65930:	ldr	r3, [sp, #36]	; 0x24
   65934:	add	r1, r3, r1, lsl #3
   65938:	add	r0, r3, r0, lsl #3
   6593c:	bl	23948 <fputs@plt+0x127d4>
   65940:	b	69640 <fputs@plt+0x584cc>
   65944:	ldr	r3, [r9, #4]
   65948:	add	r3, r3, r3, lsl #2
   6594c:	lsl	r3, r3, #3
   65950:	ldr	r0, [r9, #8]
   65954:	add	r0, r0, r0, lsl #2
   65958:	ldr	r1, [sp, #36]	; 0x24
   6595c:	add	r2, r1, r3
   65960:	ldrd	r2, [r2]
   65964:	add	r0, r1, r0, lsl #3
   65968:	bl	23868 <fputs@plt+0x126f4>
   6596c:	b	69640 <fputs@plt+0x584cc>
   65970:	mov	r2, r8
   65974:	mov	r8, sl
   65978:	mov	r3, fp
   6597c:	mov	fp, r9
   65980:	mov	r9, r3
   65984:	mov	sl, r2
   65988:	ldr	r2, [r2, #304]	; 0x130
   6598c:	ldr	r3, [sp, #88]	; 0x58
   65990:	cmp	r3, r8
   65994:	movhi	r3, #0
   65998:	movls	r3, #1
   6599c:	cmp	r2, #0
   659a0:	moveq	r3, #0
   659a4:	cmp	r3, #0
   659a8:	bne	65a08 <fputs@plt+0x54894>
   659ac:	mov	r1, #0
   659b0:	mov	r0, r9
   659b4:	bl	41cd4 <fputs@plt+0x30b60>
   659b8:	subs	r5, r0, #0
   659bc:	str	r5, [sp, #24]
   659c0:	bne	6d884 <fputs@plt+0x5c710>
   659c4:	mov	r1, #1
   659c8:	mov	r0, r9
   659cc:	bl	4aa14 <fputs@plt+0x398a0>
   659d0:	ldr	r3, [r9, #72]	; 0x48
   659d4:	add	r3, r3, #2
   659d8:	orr	r3, r3, #1
   659dc:	str	r3, [r9, #72]	; 0x48
   659e0:	ldr	r4, [fp, #4]
   659e4:	add	r4, r4, r4, lsl #2
   659e8:	ldr	r3, [sp, #36]	; 0x24
   659ec:	add	r4, r3, r4, lsl #3
   659f0:	str	r4, [r9, #20]
   659f4:	ldr	r3, [fp, #8]
   659f8:	cmp	r3, #0
   659fc:	ble	65a78 <fputs@plt+0x54904>
   65a00:	movw	r6, #514	; 0x202
   65a04:	b	65a48 <fputs@plt+0x548d4>
   65a08:	ldr	r0, [sl, #308]	; 0x134
   65a0c:	blx	r2
   65a10:	cmp	r0, #0
   65a14:	beq	659ac <fputs@plt+0x54838>
   65a18:	mov	r3, #9
   65a1c:	str	r3, [sp, #24]
   65a20:	b	6d884 <fputs@plt+0x5c710>
   65a24:	ldrh	r3, [r7, #8]
   65a28:	and	r3, r3, r6
   65a2c:	cmp	r3, #2
   65a30:	beq	65a6c <fputs@plt+0x548f8>
   65a34:	add	r5, r5, #1
   65a38:	add	r4, r4, #40	; 0x28
   65a3c:	ldr	r3, [fp, #8]
   65a40:	cmp	r3, r5
   65a44:	ble	65a78 <fputs@plt+0x54904>
   65a48:	mov	r7, r4
   65a4c:	ldrh	r3, [r4, #8]
   65a50:	tst	r3, #4096	; 0x1000
   65a54:	beq	65a24 <fputs@plt+0x548b0>
   65a58:	mov	r0, r4
   65a5c:	bl	2c230 <fputs@plt+0x1b0bc>
   65a60:	cmp	r0, #0
   65a64:	beq	65a24 <fputs@plt+0x548b0>
   65a68:	b	6d864 <fputs@plt+0x5c6f0>
   65a6c:	mov	r0, r7
   65a70:	bl	2dad8 <fputs@plt+0x1c964>
   65a74:	b	65a34 <fputs@plt+0x548c0>
   65a78:	ldrb	r3, [sl, #69]	; 0x45
   65a7c:	cmp	r3, #0
   65a80:	bne	6d864 <fputs@plt+0x5c6f0>
   65a84:	ldr	r3, [sp, #48]	; 0x30
   65a88:	sub	r3, fp, r3
   65a8c:	asr	r2, r3, #2
   65a90:	movw	r3, #52429	; 0xcccd
   65a94:	movt	r3, #52428	; 0xcccc
   65a98:	mul	r3, r3, r2
   65a9c:	add	r3, r3, #1
   65aa0:	str	r3, [r9, #76]	; 0x4c
   65aa4:	mov	r0, #100	; 0x64
   65aa8:	b	6d928 <fputs@plt+0x5c7b4>
   65aac:	ldr	r6, [r9, #4]
   65ab0:	add	r6, r6, r6, lsl #2
   65ab4:	ldr	r3, [sp, #36]	; 0x24
   65ab8:	add	r6, r3, r6, lsl #3
   65abc:	ldr	r5, [r9, #8]
   65ac0:	add	r5, r5, r5, lsl #2
   65ac4:	add	r5, r3, r5, lsl #3
   65ac8:	ldr	r4, [r9, #12]
   65acc:	add	r4, r4, r4, lsl #2
   65ad0:	add	r4, r3, r4, lsl #3
   65ad4:	ldrh	r2, [r6, #8]
   65ad8:	ldrh	r3, [r5, #8]
   65adc:	orr	r3, r2, r3
   65ae0:	tst	r3, #1
   65ae4:	bne	65bc0 <fputs@plt+0x54a4c>
   65ae8:	tst	r2, #16384	; 0x4000
   65aec:	bne	65bcc <fputs@plt+0x54a58>
   65af0:	ldrh	r3, [r5, #8]
   65af4:	tst	r3, #16384	; 0x4000
   65af8:	bne	65bf8 <fputs@plt+0x54a84>
   65afc:	ldrh	r3, [r6, #8]
   65b00:	tst	r3, #18
   65b04:	beq	65c24 <fputs@plt+0x54ab0>
   65b08:	ldrh	r3, [r5, #8]
   65b0c:	tst	r3, #18
   65b10:	beq	65c58 <fputs@plt+0x54ae4>
   65b14:	ldr	r7, [r6, #12]
   65b18:	ldr	r3, [r5, #12]
   65b1c:	add	r7, r7, r3
   65b20:	ldr	r3, [r8, #92]	; 0x5c
   65b24:	cmp	r7, r3
   65b28:	bgt	6d7cc <fputs@plt+0x5c658>
   65b2c:	cmp	r5, r4
   65b30:	movne	r2, #0
   65b34:	moveq	r2, #1
   65b38:	add	r1, r7, #2
   65b3c:	mov	r0, r4
   65b40:	bl	2bd64 <fputs@plt+0x1abf0>
   65b44:	cmp	r0, #0
   65b48:	bne	6d980 <fputs@plt+0x5c80c>
   65b4c:	ldrh	r3, [r4, #8]
   65b50:	and	r3, r3, #15872	; 0x3e00
   65b54:	orr	r3, r3, #2
   65b58:	strh	r3, [r4, #8]
   65b5c:	cmp	r5, r4
   65b60:	beq	65b74 <fputs@plt+0x54a00>
   65b64:	ldr	r2, [r5, #12]
   65b68:	ldr	r1, [r5, #16]
   65b6c:	ldr	r0, [r4, #16]
   65b70:	bl	10fdc <memcpy@plt>
   65b74:	ldr	r0, [r4, #16]
   65b78:	ldr	r3, [r5, #12]
   65b7c:	ldr	r2, [r6, #12]
   65b80:	ldr	r1, [r6, #16]
   65b84:	add	r0, r0, r3
   65b88:	bl	10fdc <memcpy@plt>
   65b8c:	ldr	r3, [r4, #16]
   65b90:	mov	r2, #0
   65b94:	strb	r2, [r3, r7]
   65b98:	ldr	r3, [r4, #16]
   65b9c:	add	r3, r3, r7
   65ba0:	strb	r2, [r3, #1]
   65ba4:	ldrh	r3, [r4, #8]
   65ba8:	orr	r3, r3, #512	; 0x200
   65bac:	strh	r3, [r4, #8]
   65bb0:	str	r7, [r4, #12]
   65bb4:	ldr	r3, [sp, #56]	; 0x38
   65bb8:	strb	r3, [r4, #10]
   65bbc:	b	69640 <fputs@plt+0x584cc>
   65bc0:	mov	r0, r4
   65bc4:	bl	23680 <fputs@plt+0x1250c>
   65bc8:	b	69640 <fputs@plt+0x584cc>
   65bcc:	mov	r0, r6
   65bd0:	bl	2c1a0 <fputs@plt+0x1b02c>
   65bd4:	cmp	r0, #0
   65bd8:	beq	65af0 <fputs@plt+0x5497c>
   65bdc:	mov	r2, r8
   65be0:	mov	r8, sl
   65be4:	mov	r3, fp
   65be8:	mov	fp, r9
   65bec:	mov	r9, r3
   65bf0:	mov	sl, r2
   65bf4:	b	6d864 <fputs@plt+0x5c6f0>
   65bf8:	mov	r0, r5
   65bfc:	bl	2c1a0 <fputs@plt+0x1b02c>
   65c00:	cmp	r0, #0
   65c04:	beq	65afc <fputs@plt+0x54988>
   65c08:	mov	r2, r8
   65c0c:	mov	r8, sl
   65c10:	mov	r3, fp
   65c14:	mov	fp, r9
   65c18:	mov	r9, r3
   65c1c:	mov	sl, r2
   65c20:	b	6d864 <fputs@plt+0x5c6f0>
   65c24:	mov	r2, #0
   65c28:	ldr	r1, [sp, #56]	; 0x38
   65c2c:	mov	r0, r6
   65c30:	bl	319cc <fputs@plt+0x20858>
   65c34:	cmp	r0, #0
   65c38:	beq	65b08 <fputs@plt+0x54994>
   65c3c:	mov	r2, r8
   65c40:	mov	r8, sl
   65c44:	mov	r3, fp
   65c48:	mov	fp, r9
   65c4c:	mov	r9, r3
   65c50:	mov	sl, r2
   65c54:	b	6d864 <fputs@plt+0x5c6f0>
   65c58:	mov	r2, #0
   65c5c:	ldr	r1, [sp, #56]	; 0x38
   65c60:	mov	r0, r5
   65c64:	bl	319cc <fputs@plt+0x20858>
   65c68:	cmp	r0, #0
   65c6c:	beq	65b14 <fputs@plt+0x549a0>
   65c70:	mov	r2, r8
   65c74:	mov	r8, sl
   65c78:	mov	r3, fp
   65c7c:	mov	fp, r9
   65c80:	mov	r9, r3
   65c84:	mov	sl, r2
   65c88:	b	6d864 <fputs@plt+0x5c6f0>
   65c8c:	ldr	r5, [r9, #4]
   65c90:	add	r5, r5, r5, lsl #2
   65c94:	ldr	r7, [sp, #36]	; 0x24
   65c98:	add	r5, r7, r5, lsl #3
   65c9c:	mov	r0, r5
   65ca0:	bl	17e60 <fputs@plt+0x6cec>
   65ca4:	str	r0, [sp, #80]	; 0x50
   65ca8:	ldr	r4, [r9, #8]
   65cac:	add	r4, r4, r4, lsl #2
   65cb0:	add	r4, r7, r4, lsl #3
   65cb4:	mov	r0, r4
   65cb8:	bl	17e60 <fputs@plt+0x6cec>
   65cbc:	str	r0, [sp, #132]	; 0x84
   65cc0:	ldr	r6, [r9, #12]
   65cc4:	add	r6, r6, r6, lsl #2
   65cc8:	add	r3, r7, r6, lsl #3
   65ccc:	str	r3, [sp, #40]	; 0x28
   65cd0:	ldrh	r3, [r5, #8]
   65cd4:	ldrh	r2, [r4, #8]
   65cd8:	orr	r3, r3, r2
   65cdc:	tst	r3, #1
   65ce0:	bne	66108 <fputs@plt+0x54f94>
   65ce4:	ldr	r3, [sp, #80]	; 0x50
   65ce8:	and	r3, r3, r0
   65cec:	tst	r3, #4
   65cf0:	beq	65fd4 <fputs@plt+0x54e60>
   65cf4:	ldrd	r6, [r5]
   65cf8:	ldrd	r2, [r4]
   65cfc:	strd	r2, [sp, #104]	; 0x68
   65d00:	strd	r2, [sp, #232]	; 0xe8
   65d04:	ldrb	r1, [r9]
   65d08:	sub	r1, r1, #89	; 0x59
   65d0c:	cmp	r1, #3
   65d10:	ldrls	pc, [pc, r1, lsl #2]
   65d14:	b	65f9c <fputs@plt+0x54e28>
   65d18:	andeq	r5, r6, r8, lsr #26
   65d1c:	andeq	r5, r6, r4, ror #26
   65d20:	andeq	r5, r6, r8, asr #27
   65d24:	andeq	r5, r6, r0, asr pc
   65d28:	mov	r2, r6
   65d2c:	mov	r3, r7
   65d30:	add	r0, sp, #232	; 0xe8
   65d34:	bl	1564c <fputs@plt+0x44d8>
   65d38:	cmp	r0, #0
   65d3c:	bne	66018 <fputs@plt+0x54ea4>
   65d40:	ldrd	r2, [sp, #232]	; 0xe8
   65d44:	ldr	r1, [sp, #40]	; 0x28
   65d48:	strd	r2, [r1]
   65d4c:	mov	r2, r1
   65d50:	ldrh	r3, [r1, #8]
   65d54:	and	r3, r3, #15872	; 0x3e00
   65d58:	orr	r3, r3, #4
   65d5c:	strh	r3, [r1, #8]
   65d60:	b	69640 <fputs@plt+0x584cc>
   65d64:	cmp	r7, #-2147483648	; 0x80000000
   65d68:	cmpeq	r6, #0
   65d6c:	bne	65da4 <fputs@plt+0x54c30>
   65d70:	ldrd	r2, [sp, #104]	; 0x68
   65d74:	cmp	r2, #0
   65d78:	sbcs	r1, r3, #0
   65d7c:	movge	r3, #1
   65d80:	movge	r6, r3
   65d84:	bge	65fdc <fputs@plt+0x54e68>
   65d88:	mov	r0, r2
   65d8c:	mov	r1, r3
   65d90:	adds	r2, r2, #0
   65d94:	adc	r3, r1, #-2147483648	; 0x80000000
   65d98:	str	r2, [sp, #232]	; 0xe8
   65d9c:	str	r3, [sp, #236]	; 0xec
   65da0:	b	65d40 <fputs@plt+0x54bcc>
   65da4:	rsbs	r2, r6, #0
   65da8:	rsc	r3, r7, #0
   65dac:	add	r0, sp, #232	; 0xe8
   65db0:	bl	1564c <fputs@plt+0x44d8>
   65db4:	cmp	r0, #0
   65db8:	beq	65d40 <fputs@plt+0x54bcc>
   65dbc:	mov	r3, #1
   65dc0:	mov	r6, r3
   65dc4:	b	65fdc <fputs@plt+0x54e68>
   65dc8:	ldr	r3, [sp, #108]	; 0x6c
   65dcc:	asr	r1, r3, #31
   65dd0:	mov	r2, r1
   65dd4:	asr	r3, r1, #31
   65dd8:	mov	ip, r1
   65ddc:	mov	r0, #0
   65de0:	ldr	lr, [sp, #104]	; 0x68
   65de4:	adds	ip, ip, lr
   65de8:	ldr	ip, [sp, #108]	; 0x6c
   65dec:	adc	r0, r0, ip
   65df0:	str	r0, [sp, #152]	; 0x98
   65df4:	asr	r0, r0, #31
   65df8:	str	r0, [sp, #156]	; 0x9c
   65dfc:	mov	r0, lr
   65e00:	eor	r0, r0, r1
   65e04:	subs	r0, r0, r1
   65e08:	eor	r1, r1, r0
   65e0c:	subs	lr, r1, r2
   65e10:	sbc	r3, r3, r3
   65e14:	str	r3, [sp, #160]	; 0xa0
   65e18:	asr	r0, r7, #31
   65e1c:	mov	r2, r0
   65e20:	asr	r3, r0, #31
   65e24:	mov	ip, r0
   65e28:	mov	r1, #0
   65e2c:	adds	ip, ip, r6
   65e30:	adc	r1, r1, r7
   65e34:	str	r1, [sp, #136]	; 0x88
   65e38:	asr	r1, r1, #31
   65e3c:	str	r1, [sp, #140]	; 0x8c
   65e40:	eor	r1, r6, r0
   65e44:	subs	r1, r1, r0
   65e48:	eor	r0, r0, r1
   65e4c:	subs	r0, r0, r2
   65e50:	sbc	ip, r3, r3
   65e54:	ldrd	r2, [sp, #152]	; 0x98
   65e58:	orrs	r3, r2, r3
   65e5c:	bne	65ee4 <fputs@plt+0x54d70>
   65e60:	ldrd	r2, [sp, #136]	; 0x88
   65e64:	orrs	r3, r2, r3
   65e68:	beq	65ec8 <fputs@plt+0x54d54>
   65e6c:	ldrd	r2, [sp, #136]	; 0x88
   65e70:	mul	r1, lr, r3
   65e74:	ldr	r6, [sp, #160]	; 0xa0
   65e78:	mla	r1, r2, r6, r1
   65e7c:	umull	r2, r3, lr, r2
   65e80:	add	r3, r1, r3
   65e84:	add	r1, sp, #304	; 0x130
   65e88:	strd	r2, [r1]
   65e8c:	ldr	r1, [sp, #304]	; 0x130
   65e90:	adds	r3, r1, #-2147483648	; 0x80000000
   65e94:	str	r3, [sp, #184]	; 0xb8
   65e98:	ldr	r3, [sp, #308]	; 0x134
   65e9c:	adc	r3, r3, #0
   65ea0:	str	r3, [sp, #188]	; 0xbc
   65ea4:	mvn	r2, #0
   65ea8:	mov	r3, #0
   65eac:	ldrd	r6, [sp, #184]	; 0xb8
   65eb0:	cmp	r7, r3
   65eb4:	cmpeq	r6, r2
   65eb8:	bls	65f10 <fputs@plt+0x54d9c>
   65ebc:	mov	r3, #1
   65ec0:	mov	r6, r3
   65ec4:	b	65fdc <fputs@plt+0x54e68>
   65ec8:	ldrd	r4, [sp, #104]	; 0x68
   65ecc:	mul	r3, r4, r7
   65ed0:	mla	r1, r6, r5, r3
   65ed4:	umull	r2, r3, r4, r6
   65ed8:	add	r3, r1, r3
   65edc:	strd	r2, [sp, #232]	; 0xe8
   65ee0:	b	65d40 <fputs@plt+0x54bcc>
   65ee4:	ldrd	r2, [sp, #136]	; 0x88
   65ee8:	orrs	r3, r2, r3
   65eec:	bne	65ebc <fputs@plt+0x54d48>
   65ef0:	ldrd	r2, [sp, #152]	; 0x98
   65ef4:	mul	r1, r2, ip
   65ef8:	mla	r1, r0, r3, r1
   65efc:	umull	r2, r3, r2, r0
   65f00:	add	r3, r1, r3
   65f04:	add	r1, sp, #304	; 0x130
   65f08:	strd	r2, [r1]
   65f0c:	b	65e8c <fputs@plt+0x54d18>
   65f10:	mov	r3, #0
   65f14:	str	r3, [sp, #304]	; 0x130
   65f18:	str	r1, [sp, #308]	; 0x134
   65f1c:	mul	r1, ip, lr
   65f20:	ldr	r3, [sp, #160]	; 0xa0
   65f24:	mla	r1, r0, r3, r1
   65f28:	umull	r2, r3, lr, r0
   65f2c:	add	r3, r1, r3
   65f30:	add	r0, sp, #304	; 0x130
   65f34:	bl	1564c <fputs@plt+0x44d8>
   65f38:	cmp	r0, #0
   65f3c:	bne	65ebc <fputs@plt+0x54d48>
   65f40:	add	r3, sp, #304	; 0x130
   65f44:	ldrd	r2, [r3]
   65f48:	strd	r2, [sp, #232]	; 0xe8
   65f4c:	b	65d40 <fputs@plt+0x54bcc>
   65f50:	orrs	r3, r6, r7
   65f54:	beq	66108 <fputs@plt+0x54f94>
   65f58:	ldrd	r2, [sp, #104]	; 0x68
   65f5c:	cmp	r3, #-2147483648	; 0x80000000
   65f60:	cmpeq	r2, #0
   65f64:	moveq	r0, #1
   65f68:	movne	r0, #0
   65f6c:	and	r1, r6, r7
   65f70:	cmn	r1, #1
   65f74:	movne	r1, #0
   65f78:	moveq	r1, #1
   65f7c:	tst	r0, r1
   65f80:	bne	66024 <fputs@plt+0x54eb0>
   65f84:	mov	r2, r6
   65f88:	mov	r3, r7
   65f8c:	ldrd	r0, [sp, #104]	; 0x68
   65f90:	bl	85024 <fputs@plt+0x73eb0>
   65f94:	strd	r0, [sp, #232]	; 0xe8
   65f98:	b	65d40 <fputs@plt+0x54bcc>
   65f9c:	orrs	r3, r6, r7
   65fa0:	beq	66108 <fputs@plt+0x54f94>
   65fa4:	mvn	r0, #0
   65fa8:	mvn	r1, #0
   65fac:	cmp	r7, r1
   65fb0:	cmpeq	r6, r0
   65fb4:	moveq	r6, #1
   65fb8:	moveq	r7, #0
   65fbc:	mov	r2, r6
   65fc0:	mov	r3, r7
   65fc4:	ldrd	r0, [sp, #104]	; 0x68
   65fc8:	bl	85024 <fputs@plt+0x73eb0>
   65fcc:	strd	r2, [sp, #232]	; 0xe8
   65fd0:	b	65d40 <fputs@plt+0x54bcc>
   65fd4:	mov	r3, #0
   65fd8:	mov	r6, r3
   65fdc:	mov	r0, r5
   65fe0:	bl	178e0 <fputs@plt+0x676c>
   65fe4:	vmov.f64	d9, d0
   65fe8:	mov	r0, r4
   65fec:	bl	178e0 <fputs@plt+0x676c>
   65ff0:	vmov.f64	d10, d0
   65ff4:	ldrb	r3, [r9]
   65ff8:	sub	r3, r3, #89	; 0x59
   65ffc:	cmp	r3, #3
   66000:	ldrls	pc, [pc, r3, lsl #2]
   66004:	b	660ac <fputs@plt+0x54f38>
   66008:	andeq	r6, r6, r0, lsr r0
   6600c:	andeq	r6, r6, r8, lsl #1
   66010:	muleq	r6, r0, r0
   66014:	muleq	r6, r8, r0
   66018:	mov	r3, #1
   6601c:	mov	r6, r3
   66020:	b	65fdc <fputs@plt+0x54e68>
   66024:	mov	r3, #1
   66028:	mov	r6, r3
   6602c:	b	65fdc <fputs@plt+0x54e68>
   66030:	vadd.f64	d8, d9, d0
   66034:	vmov.f64	d0, d8
   66038:	bl	14110 <fputs@plt+0x2f9c>
   6603c:	cmp	r0, #0
   66040:	bne	66108 <fputs@plt+0x54f94>
   66044:	ldr	r2, [sp, #40]	; 0x28
   66048:	vstr	d8, [r2]
   6604c:	ldrh	r3, [r2, #8]
   66050:	and	r3, r3, #15872	; 0x3e00
   66054:	orr	r3, r3, #8
   66058:	strh	r3, [r2, #8]
   6605c:	ldr	r3, [sp, #80]	; 0x50
   66060:	ldr	r2, [sp, #132]	; 0x84
   66064:	orr	r3, r3, r2
   66068:	eor	r3, r3, #8
   6606c:	ubfx	r3, r3, #3, #1
   66070:	eor	r2, r6, #1
   66074:	tst	r2, r3
   66078:	beq	69640 <fputs@plt+0x584cc>
   6607c:	ldr	r0, [sp, #40]	; 0x28
   66080:	bl	1fd0c <fputs@plt+0xeb98>
   66084:	b	69640 <fputs@plt+0x584cc>
   66088:	vsub.f64	d8, d0, d9
   6608c:	b	66034 <fputs@plt+0x54ec0>
   66090:	vmul.f64	d8, d9, d0
   66094:	b	66034 <fputs@plt+0x54ec0>
   66098:	vcmp.f64	d9, #0.0
   6609c:	vmrs	APSR_nzcv, fpscr
   660a0:	beq	66108 <fputs@plt+0x54f94>
   660a4:	vdiv.f64	d8, d0, d9
   660a8:	b	66034 <fputs@plt+0x54ec0>
   660ac:	vmov	r0, r1, d9
   660b0:	bl	85144 <fputs@plt+0x73fd0>
   660b4:	mov	r4, r0
   660b8:	mov	r5, r1
   660bc:	vmov	r0, r1, d10
   660c0:	bl	85144 <fputs@plt+0x73fd0>
   660c4:	strd	r0, [sp, #232]	; 0xe8
   660c8:	orrs	r3, r4, r5
   660cc:	beq	66108 <fputs@plt+0x54f94>
   660d0:	mvn	r2, #0
   660d4:	mvn	r3, #0
   660d8:	cmp	r5, r3
   660dc:	cmpeq	r4, r2
   660e0:	moveq	r4, #1
   660e4:	moveq	r5, #0
   660e8:	mov	r2, r4
   660ec:	mov	r3, r5
   660f0:	bl	85024 <fputs@plt+0x73eb0>
   660f4:	mov	r0, r2
   660f8:	mov	r1, r3
   660fc:	bl	84fc4 <fputs@plt+0x73e50>
   66100:	vmov	d8, r0, r1
   66104:	b	66034 <fputs@plt+0x54ec0>
   66108:	ldr	r0, [sp, #40]	; 0x28
   6610c:	bl	23680 <fputs@plt+0x1250c>
   66110:	b	69640 <fputs@plt+0x584cc>
   66114:	ldr	r0, [r9, #4]
   66118:	cmp	r0, #0
   6611c:	beq	69640 <fputs@plt+0x584cc>
   66120:	add	r0, r0, r0, lsl #2
   66124:	mov	r2, #0
   66128:	mov	r3, #0
   6612c:	ldr	r1, [sp, #36]	; 0x24
   66130:	add	r0, r1, r0, lsl #3
   66134:	bl	23868 <fputs@plt+0x126f4>
   66138:	b	69640 <fputs@plt+0x584cc>
   6613c:	ldrb	r4, [r9, #3]
   66140:	add	r2, r4, #7
   66144:	lsl	r2, r2, #2
   66148:	mov	r3, #0
   6614c:	mov	r0, r8
   66150:	bl	13ea0 <fputs@plt+0x2d2c>
   66154:	cmp	r0, #0
   66158:	beq	6d99c <fputs@plt+0x5c828>
   6615c:	mov	r3, #0
   66160:	str	r3, [r0]
   66164:	ldr	r3, [r9, #16]
   66168:	str	r3, [r0, #4]
   6616c:	ldr	r3, [sp, #48]	; 0x30
   66170:	sub	r3, r9, r3
   66174:	asr	r2, r3, #2
   66178:	movw	r3, #52429	; 0xcccd
   6617c:	movt	r3, #52428	; 0xcccc
   66180:	mul	r3, r3, r2
   66184:	str	r3, [r0, #16]
   66188:	str	fp, [r0, #12]
   6618c:	strb	r4, [r0, #26]
   66190:	mvn	r3, #19
   66194:	strb	r3, [r9, #1]
   66198:	str	r0, [r9, #16]
   6619c:	mov	r3, #36	; 0x24
   661a0:	strb	r3, [r9]
   661a4:	ldr	r4, [r9, #16]
   661a8:	ldr	r5, [r9, #12]
   661ac:	add	r5, r5, r5, lsl #2
   661b0:	ldr	r0, [sp, #36]	; 0x24
   661b4:	add	r5, r0, r5, lsl #3
   661b8:	ldr	r3, [r4]
   661bc:	cmp	r3, r5
   661c0:	bne	66294 <fputs@plt+0x55120>
   661c4:	ldr	r2, [r4]
   661c8:	ldrh	r3, [r2, #8]
   661cc:	and	r3, r3, #15872	; 0x3e00
   661d0:	orr	r3, r3, #1
   661d4:	strh	r3, [r2, #8]
   661d8:	mov	r3, #0
   661dc:	strb	r3, [r4, #25]
   661e0:	ldr	r3, [sp, #60]	; 0x3c
   661e4:	str	r3, [r8, #32]
   661e8:	ldr	r3, [sp, #64]	; 0x40
   661ec:	str	r3, [r8, #36]	; 0x24
   661f0:	ldr	r3, [r4, #4]
   661f4:	ldr	r3, [r3, #12]
   661f8:	add	r2, r4, #28
   661fc:	ldrb	r1, [r4, #26]
   66200:	mov	r0, r4
   66204:	blx	r3
   66208:	ldr	r3, [r8, #32]
   6620c:	str	r3, [sp, #60]	; 0x3c
   66210:	ldr	r3, [r8, #36]	; 0x24
   66214:	str	r3, [sp, #64]	; 0x40
   66218:	ldrb	r3, [r4, #25]
   6621c:	cmp	r3, #0
   66220:	beq	66250 <fputs@plt+0x550dc>
   66224:	ldr	r3, [r4, #20]
   66228:	cmp	r3, #0
   6622c:	bne	662d0 <fputs@plt+0x5515c>
   66230:	ldr	r3, [r9, #4]
   66234:	ldr	r2, [r4, #16]
   66238:	add	r1, fp, #204	; 0xcc
   6623c:	mov	r0, r8
   66240:	bl	21a5c <fputs@plt+0x108e8>
   66244:	ldr	r3, [sp, #24]
   66248:	cmp	r3, #0
   6624c:	bne	6d3d4 <fputs@plt+0x5c260>
   66250:	ldrh	r3, [r5, #8]
   66254:	tst	r3, #18
   66258:	beq	69640 <fputs@plt+0x584cc>
   6625c:	ldr	r1, [sp, #56]	; 0x38
   66260:	ldr	r0, [r4]
   66264:	bl	2d83c <fputs@plt+0x1c6c8>
   66268:	ldr	r0, [r4]
   6626c:	bl	1798c <fputs@plt+0x6818>
   66270:	cmp	r0, #0
   66274:	beq	69640 <fputs@plt+0x584cc>
   66278:	mov	r2, r8
   6627c:	mov	r8, sl
   66280:	mov	r3, fp
   66284:	mov	fp, r9
   66288:	mov	r9, r3
   6628c:	mov	sl, r2
   66290:	b	6e420 <fputs@plt+0x5d2ac>
   66294:	str	r5, [r4]
   66298:	ldrb	r3, [r4, #26]
   6629c:	subs	r2, r3, #1
   662a0:	bmi	661c4 <fputs@plt+0x55050>
   662a4:	add	r3, r3, #6
   662a8:	add	r1, r4, r3, lsl #2
   662ac:	ldr	r3, [r9, #8]
   662b0:	add	r3, r2, r3
   662b4:	add	r3, r3, r3, lsl #2
   662b8:	add	r3, r0, r3, lsl #3
   662bc:	str	r3, [r1], #-4
   662c0:	sub	r2, r2, #1
   662c4:	cmn	r2, #1
   662c8:	bne	662ac <fputs@plt+0x55138>
   662cc:	b	661c4 <fputs@plt+0x55050>
   662d0:	ldr	r0, [r4]
   662d4:	bl	31d00 <fputs@plt+0x20b8c>
   662d8:	mov	r2, r0
   662dc:	movw	r1, #48244	; 0xbc74
   662e0:	movt	r1, #8
   662e4:	mov	r0, fp
   662e8:	bl	41c84 <fputs@plt+0x30b10>
   662ec:	ldr	r3, [r4, #20]
   662f0:	str	r3, [sp, #24]
   662f4:	b	66230 <fputs@plt+0x550bc>
   662f8:	ldr	r4, [r9, #4]
   662fc:	add	r4, r4, r4, lsl #2
   66300:	ldr	r2, [sp, #36]	; 0x24
   66304:	add	r4, r2, r4, lsl #3
   66308:	ldr	r3, [r9, #8]
   6630c:	add	r3, r3, r3, lsl #2
   66310:	add	r0, r2, r3, lsl #3
   66314:	ldr	r3, [r9, #12]
   66318:	add	r3, r3, r3, lsl #2
   6631c:	add	r1, r2, r3, lsl #3
   66320:	str	r1, [sp, #40]	; 0x28
   66324:	ldrh	r3, [r4, #8]
   66328:	ldrh	r2, [r0, #8]
   6632c:	orr	r3, r3, r2
   66330:	tst	r3, #1
   66334:	beq	66344 <fputs@plt+0x551d0>
   66338:	mov	r0, r1
   6633c:	bl	23680 <fputs@plt+0x1250c>
   66340:	b	69640 <fputs@plt+0x584cc>
   66344:	bl	17824 <fputs@plt+0x66b0>
   66348:	mov	r6, r0
   6634c:	mov	r7, r1
   66350:	mov	r0, r4
   66354:	bl	17824 <fputs@plt+0x66b0>
   66358:	mov	r4, r0
   6635c:	mov	r5, r1
   66360:	ldrb	r1, [r9]
   66364:	cmp	r1, #85	; 0x55
   66368:	beq	663cc <fputs@plt+0x55258>
   6636c:	cmp	r1, #86	; 0x56
   66370:	beq	663f8 <fputs@plt+0x55284>
   66374:	orrs	r3, r4, r5
   66378:	beq	663dc <fputs@plt+0x55268>
   6637c:	cmp	r4, #0
   66380:	sbcs	r3, r5, #0
   66384:	blt	6640c <fputs@plt+0x55298>
   66388:	cmp	r4, #64	; 0x40
   6638c:	sbcs	r3, r5, #0
   66390:	bge	66440 <fputs@plt+0x552cc>
   66394:	cmp	r1, #87	; 0x57
   66398:	beq	66460 <fputs@plt+0x552ec>
   6639c:	rsb	r2, r4, #32
   663a0:	sub	r3, r4, #32
   663a4:	lsr	r1, r6, r4
   663a8:	orr	r1, r1, r7, lsl r2
   663ac:	orr	r1, r1, r7, lsr r3
   663b0:	lsr	r2, r7, r4
   663b4:	cmp	r6, #0
   663b8:	sbcs	r3, r7, #0
   663bc:	blt	6647c <fputs@plt+0x55308>
   663c0:	mov	r6, r1
   663c4:	mov	r7, r2
   663c8:	b	663dc <fputs@plt+0x55268>
   663cc:	and	r2, r6, r4
   663d0:	and	r3, r7, r5
   663d4:	mov	r6, r2
   663d8:	mov	r7, r3
   663dc:	ldr	r2, [sp, #40]	; 0x28
   663e0:	strd	r6, [r2]
   663e4:	ldrh	r3, [r2, #8]
   663e8:	and	r3, r3, #15872	; 0x3e00
   663ec:	orr	r3, r3, #4
   663f0:	strh	r3, [r2, #8]
   663f4:	b	69640 <fputs@plt+0x584cc>
   663f8:	orr	r2, r6, r4
   663fc:	orr	r3, r7, r5
   66400:	mov	r6, r2
   66404:	mov	r7, r3
   66408:	b	663dc <fputs@plt+0x55268>
   6640c:	rsb	r1, r1, #-16777216	; 0xff000000
   66410:	add	r1, r1, #16711680	; 0xff0000
   66414:	add	r1, r1, #65280	; 0xff00
   66418:	add	r1, r1, #175	; 0xaf
   6641c:	uxtb	r1, r1
   66420:	mvn	r2, #62	; 0x3e
   66424:	mvn	r3, #0
   66428:	cmp	r4, r2
   6642c:	sbcs	r3, r5, r3
   66430:	blt	66440 <fputs@plt+0x552cc>
   66434:	rsbs	r4, r4, #0
   66438:	rsc	r5, r5, #0
   6643c:	b	66394 <fputs@plt+0x55220>
   66440:	cmp	r1, #87	; 0x57
   66444:	cmpne	r7, #0
   66448:	movge	r6, #1
   6644c:	movlt	r6, #0
   66450:	eor	r6, r6, #1
   66454:	rsbs	r6, r6, #0
   66458:	sbc	r7, r7, r7
   6645c:	b	663dc <fputs@plt+0x55268>
   66460:	sub	r1, r4, #32
   66464:	rsb	r3, r4, #32
   66468:	lsl	r2, r7, r4
   6646c:	orr	r2, r2, r6, lsl r1
   66470:	orr	r2, r2, r6, lsr r3
   66474:	lsl	r1, r6, r4
   66478:	b	663c0 <fputs@plt+0x5524c>
   6647c:	rsb	r3, r4, #64	; 0x40
   66480:	mvn	ip, #0
   66484:	sub	r4, r3, #32
   66488:	rsb	lr, r3, #32
   6648c:	lsl	r0, ip, r3
   66490:	orr	r0, r0, ip, lsl r4
   66494:	orr	r0, r0, ip, lsr lr
   66498:	orr	r1, r1, ip, lsl r3
   6649c:	orr	r2, r0, r2
   664a0:	b	663c0 <fputs@plt+0x5524c>
   664a4:	ldr	r4, [r9, #4]
   664a8:	add	r4, r4, r4, lsl #2
   664ac:	lsl	r4, r4, #3
   664b0:	ldr	r5, [sp, #36]	; 0x24
   664b4:	add	r0, r5, r4
   664b8:	bl	17958 <fputs@plt+0x67e4>
   664bc:	ldr	r1, [r9, #8]
   664c0:	mov	r0, r5
   664c4:	ldrd	r2, [r5, r4]
   664c8:	adds	r6, r2, r1
   664cc:	adc	r7, r3, r1, asr #31
   664d0:	strd	r6, [r5, r4]
   664d4:	b	69640 <fputs@plt+0x584cc>
   664d8:	ldr	r4, [r9, #4]
   664dc:	add	r4, r4, r4, lsl #2
   664e0:	ldr	r3, [sp, #36]	; 0x24
   664e4:	add	r4, r3, r4, lsl #3
   664e8:	ldrh	r3, [r4, #8]
   664ec:	tst	r3, #4
   664f0:	beq	66508 <fputs@plt+0x55394>
   664f4:	ldrh	r3, [r4, #8]
   664f8:	and	r3, r3, #15872	; 0x3e00
   664fc:	orr	r3, r3, #4
   66500:	strh	r3, [r4, #8]
   66504:	b	69640 <fputs@plt+0x584cc>
   66508:	ldr	r2, [sp, #56]	; 0x38
   6650c:	mov	r1, #67	; 0x43
   66510:	mov	r0, r4
   66514:	bl	3403c <fputs@plt+0x22ec8>
   66518:	ldrh	r3, [r4, #8]
   6651c:	tst	r3, #4
   66520:	bne	664f4 <fputs@plt+0x55380>
   66524:	ldr	r3, [r9, #8]
   66528:	cmp	r3, #0
   6652c:	bne	6962c <fputs@plt+0x584b8>
   66530:	mov	r2, r8
   66534:	mov	r8, sl
   66538:	mov	r3, fp
   6653c:	mov	fp, r9
   66540:	mov	r9, r3
   66544:	mov	sl, r2
   66548:	mov	r3, #20
   6654c:	str	r3, [sp, #24]
   66550:	b	6d884 <fputs@plt+0x5c710>
   66554:	ldr	r4, [r9, #4]
   66558:	add	r4, r4, r4, lsl #2
   6655c:	ldr	r3, [sp, #36]	; 0x24
   66560:	add	r4, r3, r4, lsl #3
   66564:	ldrh	r3, [r4, #8]
   66568:	tst	r3, #4
   6656c:	beq	69640 <fputs@plt+0x584cc>
   66570:	mov	r0, r4
   66574:	bl	178e0 <fputs@plt+0x676c>
   66578:	vstr	d0, [r4]
   6657c:	ldrh	r3, [r4, #8]
   66580:	and	r3, r3, #15872	; 0x3e00
   66584:	orr	r3, r3, #8
   66588:	strh	r3, [r4, #8]
   6658c:	b	69640 <fputs@plt+0x584cc>
   66590:	ldr	r4, [r9, #4]
   66594:	add	r4, r4, r4, lsl #2
   66598:	ldr	r3, [sp, #36]	; 0x24
   6659c:	add	r4, r3, r4, lsl #3
   665a0:	ldrh	r3, [r4, #8]
   665a4:	tst	r3, #16384	; 0x4000
   665a8:	bne	665c8 <fputs@plt+0x55454>
   665ac:	ldr	r2, [sp, #56]	; 0x38
   665b0:	ldrb	r1, [r9, #8]
   665b4:	mov	r0, r4
   665b8:	bl	340cc <fputs@plt+0x22f58>
   665bc:	ldr	r3, [sp, #52]	; 0x34
   665c0:	str	r3, [sp, #24]
   665c4:	b	69640 <fputs@plt+0x584cc>
   665c8:	mov	r0, r4
   665cc:	bl	2c1a0 <fputs@plt+0x1b02c>
   665d0:	mov	r5, r0
   665d4:	str	r0, [sp, #24]
   665d8:	ldr	r2, [sp, #56]	; 0x38
   665dc:	ldrb	r1, [r9, #8]
   665e0:	mov	r0, r4
   665e4:	bl	340cc <fputs@plt+0x22f58>
   665e8:	cmp	r5, #0
   665ec:	beq	69640 <fputs@plt+0x584cc>
   665f0:	mov	r2, r8
   665f4:	mov	r8, sl
   665f8:	mov	r3, fp
   665fc:	mov	fp, r9
   66600:	mov	r9, r3
   66604:	mov	sl, r2
   66608:	b	6d884 <fputs@plt+0x5c710>
   6660c:	ldr	r6, [r9, #4]
   66610:	add	r6, r6, r6, lsl #2
   66614:	ldr	r3, [sp, #36]	; 0x24
   66618:	add	r6, r3, r6, lsl #3
   6661c:	ldr	r7, [r9, #12]
   66620:	add	r7, r7, r7, lsl #2
   66624:	add	r7, r3, r7, lsl #3
   66628:	ldrh	r5, [r6, #8]
   6662c:	ldrh	r4, [r7, #8]
   66630:	orr	r3, r5, r4
   66634:	tst	r3, #1
   66638:	beq	666a0 <fputs@plt+0x5552c>
   6663c:	ldrb	r3, [r9, #3]
   66640:	tst	r3, #128	; 0x80
   66644:	bne	66674 <fputs@plt+0x55500>
   66648:	tst	r3, #32
   6664c:	beq	66694 <fputs@plt+0x55520>
   66650:	ldr	r3, [r9, #8]
   66654:	add	r3, r3, r3, lsl #2
   66658:	ldr	r2, [sp, #36]	; 0x24
   6665c:	add	r3, r2, r3, lsl #3
   66660:	ldrh	r2, [r3, #8]
   66664:	and	r2, r2, #15872	; 0x3e00
   66668:	orr	r2, r2, #1
   6666c:	strh	r2, [r3, #8]
   66670:	b	69640 <fputs@plt+0x584cc>
   66674:	tst	r5, #1
   66678:	moveq	r0, #1
   6667c:	beq	666e8 <fputs@plt+0x55574>
   66680:	movw	r0, #257	; 0x101
   66684:	and	r0, r4, r0
   66688:	subs	r0, r0, #1
   6668c:	movne	r0, #1
   66690:	b	666e8 <fputs@plt+0x55574>
   66694:	tst	r3, #16
   66698:	beq	69640 <fputs@plt+0x584cc>
   6669c:	b	6962c <fputs@plt+0x584b8>
   666a0:	ldrb	r3, [r9, #3]
   666a4:	and	r3, r3, #71	; 0x47
   666a8:	cmp	r3, #66	; 0x42
   666ac:	bls	66730 <fputs@plt+0x555bc>
   666b0:	and	r3, r5, #14
   666b4:	cmp	r3, #2
   666b8:	beq	66710 <fputs@plt+0x5559c>
   666bc:	and	r3, r4, #14
   666c0:	cmp	r3, #2
   666c4:	beq	66720 <fputs@plt+0x555ac>
   666c8:	tst	r5, #16384	; 0x4000
   666cc:	bne	667a0 <fputs@plt+0x5562c>
   666d0:	tst	r4, #16384	; 0x4000
   666d4:	bne	667b4 <fputs@plt+0x55640>
   666d8:	ldr	r2, [r9, #16]
   666dc:	mov	r1, r6
   666e0:	mov	r0, r7
   666e4:	bl	33c6c <fputs@plt+0x22af8>
   666e8:	ldrb	r3, [r9]
   666ec:	sub	r3, r3, #78	; 0x4e
   666f0:	cmp	r3, #4
   666f4:	ldrls	pc, [pc, r3, lsl #2]
   666f8:	b	66848 <fputs@plt+0x556d4>
   666fc:	andeq	r6, r6, r4, lsl r8
   66700:	andeq	r6, r6, r8, asr #15
   66704:	andeq	r6, r6, r8, lsr r8
   66708:	andeq	r6, r6, r8, lsr #16
   6670c:	andeq	r6, r6, r0, lsr #16
   66710:	mov	r1, #0
   66714:	mov	r0, r6
   66718:	bl	1fe54 <fputs@plt+0xece0>
   6671c:	b	666bc <fputs@plt+0x55548>
   66720:	mov	r1, #0
   66724:	mov	r0, r7
   66728:	bl	1fe54 <fputs@plt+0xece0>
   6672c:	b	666c8 <fputs@plt+0x55554>
   66730:	cmp	r3, #66	; 0x42
   66734:	bne	666c8 <fputs@plt+0x55554>
   66738:	tst	r5, #2
   6673c:	bne	66748 <fputs@plt+0x555d4>
   66740:	tst	r5, #12
   66744:	bne	6677c <fputs@plt+0x55608>
   66748:	tst	r4, #2
   6674c:	bne	666c8 <fputs@plt+0x55554>
   66750:	tst	r4, #12
   66754:	beq	666c8 <fputs@plt+0x55554>
   66758:	mov	r2, #1
   6675c:	ldr	r1, [sp, #56]	; 0x38
   66760:	mov	r0, r7
   66764:	bl	319cc <fputs@plt+0x20858>
   66768:	ldrh	r3, [r7, #8]
   6676c:	and	r3, r3, #32256	; 0x7e00
   66770:	bic	r4, r4, #32256	; 0x7e00
   66774:	orr	r4, r3, r4
   66778:	b	666c8 <fputs@plt+0x55554>
   6677c:	mov	r2, #1
   66780:	ldr	r1, [sp, #56]	; 0x38
   66784:	mov	r0, r6
   66788:	bl	319cc <fputs@plt+0x20858>
   6678c:	ldrh	r3, [r6, #8]
   66790:	and	r3, r3, #32256	; 0x7e00
   66794:	bic	r5, r5, #32256	; 0x7e00
   66798:	orr	r5, r3, r5
   6679c:	b	66748 <fputs@plt+0x555d4>
   667a0:	mov	r0, r6
   667a4:	bl	2c1a0 <fputs@plt+0x1b02c>
   667a8:	bic	r5, r5, #16384	; 0x4000
   667ac:	uxth	r5, r5
   667b0:	b	666d0 <fputs@plt+0x5555c>
   667b4:	mov	r0, r7
   667b8:	bl	2c1a0 <fputs@plt+0x1b02c>
   667bc:	bic	r4, r4, #16384	; 0x4000
   667c0:	uxth	r4, r4
   667c4:	b	666d8 <fputs@plt+0x55564>
   667c8:	clz	r0, r0
   667cc:	lsr	r0, r0, #5
   667d0:	strh	r5, [r6, #8]
   667d4:	strh	r4, [r7, #8]
   667d8:	ldrb	r3, [r9, #3]
   667dc:	tst	r3, #32
   667e0:	beq	66854 <fputs@plt+0x556e0>
   667e4:	ldr	r3, [r9, #8]
   667e8:	add	r3, r3, r3, lsl #2
   667ec:	lsl	r3, r3, #3
   667f0:	ldr	ip, [sp, #36]	; 0x24
   667f4:	add	r1, ip, r3
   667f8:	ldrh	r2, [r1, #8]
   667fc:	and	r2, r2, #15872	; 0x3e00
   66800:	orr	r2, r2, #4
   66804:	strh	r2, [r1, #8]
   66808:	asr	r1, r0, #31
   6680c:	strd	r0, [ip, r3]
   66810:	b	69640 <fputs@plt+0x584cc>
   66814:	adds	r0, r0, #0
   66818:	movne	r0, #1
   6681c:	b	667d0 <fputs@plt+0x5565c>
   66820:	lsr	r0, r0, #31
   66824:	b	667d0 <fputs@plt+0x5565c>
   66828:	cmp	r0, #0
   6682c:	movgt	r0, #0
   66830:	movle	r0, #1
   66834:	b	667d0 <fputs@plt+0x5565c>
   66838:	cmp	r0, #0
   6683c:	movle	r0, #0
   66840:	movgt	r0, #1
   66844:	b	667d0 <fputs@plt+0x5565c>
   66848:	mvn	r0, r0
   6684c:	lsr	r0, r0, #31
   66850:	b	667d0 <fputs@plt+0x5565c>
   66854:	cmp	r0, #0
   66858:	beq	69640 <fputs@plt+0x584cc>
   6685c:	b	6962c <fputs@plt+0x584b8>
   66860:	ldr	r3, [r9, #16]
   66864:	add	r3, r3, #4
   66868:	str	r3, [sp, #92]	; 0x5c
   6686c:	b	69640 <fputs@plt+0x584cc>
   66870:	ldrb	r3, [r9, #3]
   66874:	and	r3, r3, #1
   66878:	cmp	r3, #0
   6687c:	ldr	r3, [sp, #92]	; 0x5c
   66880:	moveq	r3, #0
   66884:	ldr	r7, [r9, #12]
   66888:	ldr	r6, [r9, #16]
   6688c:	ldr	r2, [r9, #4]
   66890:	str	r2, [sp, #40]	; 0x28
   66894:	ldr	r2, [r9, #8]
   66898:	cmp	r7, #0
   6689c:	ble	6d2ec <fputs@plt+0x5c178>
   668a0:	add	r5, r6, #16
   668a4:	ldr	r4, [sp, #52]	; 0x34
   668a8:	str	r9, [sp, #80]	; 0x50
   668ac:	str	sl, [sp, #92]	; 0x5c
   668b0:	mov	r9, r3
   668b4:	str	r8, [sp, #104]	; 0x68
   668b8:	ldr	r8, [sp, #36]	; 0x24
   668bc:	mov	sl, r2
   668c0:	str	fp, [sp, #132]	; 0x84
   668c4:	cmp	r9, #0
   668c8:	ldrne	r0, [r9, r4, lsl #2]
   668cc:	moveq	r0, r4
   668d0:	ldr	r3, [r6, #16]
   668d4:	ldrb	fp, [r3, r4]
   668d8:	add	r1, r0, sl
   668dc:	add	r1, r1, r1, lsl #2
   668e0:	ldr	r3, [sp, #40]	; 0x28
   668e4:	add	r0, r0, r3
   668e8:	add	r0, r0, r0, lsl #2
   668ec:	ldr	r2, [r5, #4]!
   668f0:	add	r1, r8, r1, lsl #3
   668f4:	add	r0, r8, r0, lsl #3
   668f8:	bl	33c6c <fputs@plt+0x22af8>
   668fc:	cmp	r0, #0
   66900:	bne	66930 <fputs@plt+0x557bc>
   66904:	add	r4, r4, #1
   66908:	cmp	r7, r4
   6690c:	bne	668c4 <fputs@plt+0x55750>
   66910:	ldr	r9, [sp, #80]	; 0x50
   66914:	str	r0, [sp, #128]	; 0x80
   66918:	ldr	sl, [sp, #92]	; 0x5c
   6691c:	ldr	r8, [sp, #104]	; 0x68
   66920:	ldr	fp, [sp, #132]	; 0x84
   66924:	mov	r3, #0
   66928:	str	r3, [sp, #92]	; 0x5c
   6692c:	b	69640 <fputs@plt+0x584cc>
   66930:	mov	r3, fp
   66934:	ldr	r9, [sp, #80]	; 0x50
   66938:	str	r0, [sp, #128]	; 0x80
   6693c:	ldr	sl, [sp, #92]	; 0x5c
   66940:	ldr	r8, [sp, #104]	; 0x68
   66944:	ldr	fp, [sp, #132]	; 0x84
   66948:	cmp	r3, #0
   6694c:	moveq	r3, #0
   66950:	streq	r3, [sp, #92]	; 0x5c
   66954:	beq	69640 <fputs@plt+0x584cc>
   66958:	rsb	r3, r0, #0
   6695c:	str	r3, [sp, #128]	; 0x80
   66960:	mov	r3, #0
   66964:	str	r3, [sp, #92]	; 0x5c
   66968:	b	69640 <fputs@plt+0x584cc>
   6696c:	ldr	r3, [sp, #128]	; 0x80
   66970:	cmp	r3, #0
   66974:	blt	6699c <fputs@plt+0x55828>
   66978:	ldr	r3, [sp, #128]	; 0x80
   6697c:	cmp	r3, #0
   66980:	ldreq	r3, [r9, #8]
   66984:	ldrne	r3, [r9, #12]
   66988:	add	r3, r3, r3, lsl #2
   6698c:	ldr	r2, [sp, #48]	; 0x30
   66990:	add	r3, r2, r3, lsl #2
   66994:	sub	r9, r3, #20
   66998:	b	69640 <fputs@plt+0x584cc>
   6699c:	ldr	r3, [r9, #4]
   669a0:	add	r3, r3, r3, lsl #2
   669a4:	ldr	r2, [sp, #48]	; 0x30
   669a8:	add	r3, r2, r3, lsl #2
   669ac:	sub	r9, r3, #20
   669b0:	b	69640 <fputs@plt+0x584cc>
   669b4:	ldr	r3, [r9, #4]
   669b8:	add	r3, r3, r3, lsl #2
   669bc:	ldr	r2, [sp, #36]	; 0x24
   669c0:	add	r0, r2, r3, lsl #3
   669c4:	ldrh	r3, [r0, #8]
   669c8:	tst	r3, #1
   669cc:	movne	r4, #2
   669d0:	beq	66a54 <fputs@plt+0x558e0>
   669d4:	ldr	r3, [r9, #8]
   669d8:	add	r3, r3, r3, lsl #2
   669dc:	ldr	r2, [sp, #36]	; 0x24
   669e0:	add	r0, r2, r3, lsl #3
   669e4:	ldrh	r3, [r0, #8]
   669e8:	tst	r3, #1
   669ec:	movne	r2, #2
   669f0:	beq	66a68 <fputs@plt+0x558f4>
   669f4:	ldrb	r3, [r9]
   669f8:	cmp	r3, #72	; 0x48
   669fc:	movw	r3, #32968	; 0x80c8
   66a00:	movt	r3, #8
   66a04:	add	r4, r4, r4, lsl #1
   66a08:	add	r3, r3, r4
   66a0c:	add	r3, r3, r2
   66a10:	ldrbeq	r0, [r3, #3996]	; 0xf9c
   66a14:	ldrbne	r0, [r3, #4008]	; 0xfa8
   66a18:	ldr	r3, [r9, #12]
   66a1c:	add	r3, r3, r3, lsl #2
   66a20:	lsl	r3, r3, #3
   66a24:	ldr	r2, [sp, #36]	; 0x24
   66a28:	add	r2, r2, r3
   66a2c:	cmp	r0, #2
   66a30:	beq	66a7c <fputs@plt+0x55908>
   66a34:	asr	r1, r0, #31
   66a38:	ldr	ip, [sp, #36]	; 0x24
   66a3c:	strd	r0, [ip, r3]
   66a40:	ldrh	r3, [r2, #8]
   66a44:	and	r3, r3, #15872	; 0x3e00
   66a48:	orr	r3, r3, #4
   66a4c:	strh	r3, [r2, #8]
   66a50:	b	69640 <fputs@plt+0x584cc>
   66a54:	bl	17824 <fputs@plt+0x66b0>
   66a58:	orrs	r3, r0, r1
   66a5c:	movne	r4, #1
   66a60:	moveq	r4, #0
   66a64:	b	669d4 <fputs@plt+0x55860>
   66a68:	bl	17824 <fputs@plt+0x66b0>
   66a6c:	orrs	r3, r0, r1
   66a70:	movne	r2, #1
   66a74:	moveq	r2, #0
   66a78:	b	669f4 <fputs@plt+0x55880>
   66a7c:	ldrh	r3, [r2, #8]
   66a80:	and	r3, r3, #15872	; 0x3e00
   66a84:	orr	r3, r3, #1
   66a88:	strh	r3, [r2, #8]
   66a8c:	b	69640 <fputs@plt+0x584cc>
   66a90:	ldr	r4, [r9, #4]
   66a94:	add	r4, r4, r4, lsl #2
   66a98:	ldr	r3, [sp, #36]	; 0x24
   66a9c:	add	r4, r3, r4, lsl #3
   66aa0:	ldr	r5, [r9, #8]
   66aa4:	add	r5, r5, r5, lsl #2
   66aa8:	add	r6, r3, r5, lsl #3
   66aac:	mov	r0, r6
   66ab0:	bl	23680 <fputs@plt+0x1250c>
   66ab4:	ldrh	r3, [r4, #8]
   66ab8:	tst	r3, #1
   66abc:	bne	69640 <fputs@plt+0x584cc>
   66ac0:	mov	r3, #4
   66ac4:	strh	r3, [r6, #8]
   66ac8:	mov	r0, r4
   66acc:	bl	17824 <fputs@plt+0x66b0>
   66ad0:	orrs	r3, r0, r1
   66ad4:	moveq	r3, #1
   66ad8:	movne	r3, #0
   66adc:	ldr	r2, [sp, #36]	; 0x24
   66ae0:	str	r3, [r2, r5, lsl #3]
   66ae4:	mov	r3, #0
   66ae8:	str	r3, [r6, #4]
   66aec:	b	69640 <fputs@plt+0x584cc>
   66af0:	ldr	r4, [r9, #4]
   66af4:	add	r4, r4, r4, lsl #2
   66af8:	ldr	r3, [sp, #36]	; 0x24
   66afc:	add	r4, r3, r4, lsl #3
   66b00:	ldr	r5, [r9, #8]
   66b04:	add	r5, r5, r5, lsl #2
   66b08:	add	r6, r3, r5, lsl #3
   66b0c:	mov	r0, r6
   66b10:	bl	23680 <fputs@plt+0x1250c>
   66b14:	ldrh	r3, [r4, #8]
   66b18:	tst	r3, #1
   66b1c:	bne	69640 <fputs@plt+0x584cc>
   66b20:	mov	r3, #4
   66b24:	strh	r3, [r6, #8]
   66b28:	mov	r0, r4
   66b2c:	bl	17824 <fputs@plt+0x66b0>
   66b30:	mvn	r0, r0
   66b34:	mvn	r1, r1
   66b38:	ldr	r3, [sp, #36]	; 0x24
   66b3c:	str	r0, [r3, r5, lsl #3]
   66b40:	str	r1, [r6, #4]
   66b44:	b	69640 <fputs@plt+0x584cc>
   66b48:	ldr	r2, [fp, #200]	; 0xc8
   66b4c:	ldr	r3, [r9, #4]
   66b50:	ldrb	r1, [r2, r3]
   66b54:	cmp	r1, #0
   66b58:	bne	6962c <fputs@plt+0x584b8>
   66b5c:	mov	r1, #1
   66b60:	strb	r1, [r2, r3]
   66b64:	b	69640 <fputs@plt+0x584cc>
   66b68:	ldr	r3, [r9, #4]
   66b6c:	add	r3, r3, r3, lsl #2
   66b70:	ldr	r2, [sp, #36]	; 0x24
   66b74:	add	r0, r2, r3, lsl #3
   66b78:	ldrh	r3, [r0, #8]
   66b7c:	tst	r3, #1
   66b80:	beq	66b94 <fputs@plt+0x55a20>
   66b84:	ldr	r3, [r9, #12]
   66b88:	cmp	r3, #0
   66b8c:	beq	69640 <fputs@plt+0x584cc>
   66b90:	b	6962c <fputs@plt+0x584b8>
   66b94:	bl	178e0 <fputs@plt+0x676c>
   66b98:	ldrb	r3, [r9]
   66b9c:	cmp	r3, #46	; 0x2e
   66ba0:	beq	66bb8 <fputs@plt+0x55a44>
   66ba4:	vcmp.f64	d0, #0.0
   66ba8:	vmrs	APSR_nzcv, fpscr
   66bac:	movne	r3, #1
   66bb0:	moveq	r3, #0
   66bb4:	b	66b88 <fputs@plt+0x55a14>
   66bb8:	vcmp.f64	d0, #0.0
   66bbc:	vmrs	APSR_nzcv, fpscr
   66bc0:	moveq	r3, #1
   66bc4:	movne	r3, #0
   66bc8:	b	66b88 <fputs@plt+0x55a14>
   66bcc:	ldr	r3, [r9, #4]
   66bd0:	add	r3, r3, r3, lsl #2
   66bd4:	ldr	r2, [sp, #36]	; 0x24
   66bd8:	add	r3, r2, r3, lsl #3
   66bdc:	ldrh	r3, [r3, #8]
   66be0:	tst	r3, #1
   66be4:	beq	69640 <fputs@plt+0x584cc>
   66be8:	b	6962c <fputs@plt+0x584b8>
   66bec:	ldr	r3, [r9, #4]
   66bf0:	add	r3, r3, r3, lsl #2
   66bf4:	ldr	r2, [sp, #36]	; 0x24
   66bf8:	add	r3, r2, r3, lsl #3
   66bfc:	ldrh	r3, [r3, #8]
   66c00:	tst	r3, #1
   66c04:	bne	69640 <fputs@plt+0x584cc>
   66c08:	b	6962c <fputs@plt+0x584b8>
   66c0c:	ldr	r2, [r9, #4]
   66c10:	ldr	r3, [fp, #56]	; 0x38
   66c14:	ldr	r7, [r3, r2, lsl #2]
   66c18:	ldr	r2, [r9, #8]
   66c1c:	str	r2, [sp, #104]	; 0x68
   66c20:	ldrb	r3, [r7]
   66c24:	cmp	r3, #0
   66c28:	bne	66ccc <fputs@plt+0x55b58>
   66c2c:	ldrb	r3, [r7, #3]
   66c30:	cmp	r3, #0
   66c34:	beq	66cbc <fputs@plt+0x55b48>
   66c38:	ldr	r3, [r7, #52]	; 0x34
   66c3c:	cmp	r3, #0
   66c40:	beq	66c64 <fputs@plt+0x55af0>
   66c44:	add	r2, r2, #1
   66c48:	ldr	r3, [r3, r2, lsl #2]
   66c4c:	cmp	r3, #0
   66c50:	ble	66c64 <fputs@plt+0x55af0>
   66c54:	ldr	r7, [r7, #48]	; 0x30
   66c58:	sub	r3, r3, #1
   66c5c:	str	r3, [sp, #104]	; 0x68
   66c60:	b	66ccc <fputs@plt+0x55b58>
   66c64:	mov	r0, r7
   66c68:	bl	50694 <fputs@plt+0x3f520>
   66c6c:	str	r0, [sp, #24]
   66c70:	ldr	r3, [r9, #12]
   66c74:	add	r3, r3, r3, lsl #2
   66c78:	ldr	r2, [sp, #36]	; 0x24
   66c7c:	add	r3, r2, r3, lsl #3
   66c80:	str	r3, [sp, #40]	; 0x28
   66c84:	ldr	r3, [r7, #76]	; 0x4c
   66c88:	str	r3, [sp, #80]	; 0x50
   66c8c:	ldr	r3, [r7, #16]
   66c90:	str	r3, [sp, #132]	; 0x84
   66c94:	ldr	r3, [sp, #24]
   66c98:	cmp	r3, #0
   66c9c:	beq	66cf0 <fputs@plt+0x55b7c>
   66ca0:	mov	r2, r8
   66ca4:	mov	r8, sl
   66ca8:	mov	r3, fp
   66cac:	mov	fp, r9
   66cb0:	mov	r9, r3
   66cb4:	mov	sl, r2
   66cb8:	b	6d884 <fputs@plt+0x5c710>
   66cbc:	ldr	r3, [r7, #16]
   66cc0:	ldrb	r3, [r3, #66]	; 0x42
   66cc4:	cmp	r3, #1
   66cc8:	bne	66ea8 <fputs@plt+0x55d34>
   66ccc:	ldr	r3, [r9, #12]
   66cd0:	add	r3, r3, r3, lsl #2
   66cd4:	ldr	r2, [sp, #36]	; 0x24
   66cd8:	add	r3, r2, r3, lsl #3
   66cdc:	str	r3, [sp, #40]	; 0x28
   66ce0:	ldr	r3, [r7, #76]	; 0x4c
   66ce4:	str	r3, [sp, #80]	; 0x50
   66ce8:	ldr	r3, [r7, #16]
   66cec:	str	r3, [sp, #132]	; 0x84
   66cf0:	ldr	r2, [r7, #56]	; 0x38
   66cf4:	ldr	r3, [fp, #72]	; 0x48
   66cf8:	cmp	r2, r3
   66cfc:	beq	66fa8 <fputs@plt+0x55e34>
   66d00:	ldrb	r3, [r7, #2]
   66d04:	cmp	r3, #0
   66d08:	beq	66ec4 <fputs@plt+0x55d50>
   66d0c:	ldrb	r3, [r7]
   66d10:	cmp	r3, #3
   66d14:	bne	66eb8 <fputs@plt+0x55d44>
   66d18:	ldr	r3, [sp, #132]	; 0x84
   66d1c:	add	r3, r3, r3, lsl #2
   66d20:	ldr	r2, [sp, #36]	; 0x24
   66d24:	add	r3, r2, r3, lsl #3
   66d28:	ldr	r4, [r3, #12]
   66d2c:	str	r4, [r7, #64]	; 0x40
   66d30:	str	r4, [r7, #60]	; 0x3c
   66d34:	ldr	r3, [r3, #16]
   66d38:	str	r3, [r7, #72]	; 0x48
   66d3c:	ldr	r3, [fp, #72]	; 0x48
   66d40:	str	r3, [r7, #56]	; 0x38
   66d44:	ldr	r0, [r7, #72]	; 0x48
   66d48:	ldrb	r3, [r0]
   66d4c:	tst	r3, #128	; 0x80
   66d50:	bne	66f70 <fputs@plt+0x55dfc>
   66d54:	str	r3, [sp, #200]	; 0xc8
   66d58:	mov	r0, #1
   66d5c:	str	r0, [r7, #68]	; 0x44
   66d60:	mov	r3, #0
   66d64:	strh	r3, [r7, #14]
   66d68:	ldr	r3, [sp, #200]	; 0xc8
   66d6c:	ldr	r2, [sp, #80]	; 0x50
   66d70:	str	r3, [r2]
   66d74:	ldr	r3, [sp, #200]	; 0xc8
   66d78:	cmp	r3, r4
   66d7c:	bls	66fb8 <fputs@plt+0x55e44>
   66d80:	mov	r2, #0
   66d84:	str	r2, [r7, #72]	; 0x48
   66d88:	str	r2, [r7, #64]	; 0x40
   66d8c:	movw	r2, #32771	; 0x8003
   66d90:	movt	r2, #1
   66d94:	cmp	r3, r2
   66d98:	bhi	66f7c <fputs@plt+0x55e08>
   66d9c:	ldr	r2, [r7, #60]	; 0x3c
   66da0:	cmp	r3, r2
   66da4:	bhi	66f7c <fputs@plt+0x55e08>
   66da8:	ldr	r3, [sp, #80]	; 0x50
   66dac:	ldr	r2, [r3]
   66db0:	ldr	r3, [r7, #68]	; 0x44
   66db4:	cmp	r2, r3
   66db8:	bhi	67050 <fputs@plt+0x55edc>
   66dbc:	mov	r3, #0
   66dc0:	str	r3, [sp, #232]	; 0xe8
   66dc4:	ldrh	r3, [r7, #14]
   66dc8:	ldr	r2, [sp, #104]	; 0x68
   66dcc:	cmp	r3, r2
   66dd0:	ble	671e8 <fputs@plt+0x56074>
   66dd4:	ldr	r3, [sp, #40]	; 0x28
   66dd8:	ldrh	r3, [r3, #8]
   66ddc:	movw	r2, #9312	; 0x2460
   66de0:	tst	r2, r3
   66de4:	bne	67228 <fputs@plt+0x560b4>
   66de8:	ldr	r3, [sp, #40]	; 0x28
   66dec:	ldr	r2, [sp, #56]	; 0x38
   66df0:	strb	r2, [r3, #10]
   66df4:	ldr	r3, [sp, #104]	; 0x68
   66df8:	add	r3, r3, #1
   66dfc:	lsl	r4, r3, #2
   66e00:	ldr	r2, [r7, #64]	; 0x40
   66e04:	ldr	r1, [sp, #80]	; 0x50
   66e08:	ldr	r3, [r1, r3, lsl #2]
   66e0c:	cmp	r2, r3
   66e10:	bcc	67280 <fputs@plt+0x5610c>
   66e14:	add	r4, r1, r4
   66e18:	ldr	r3, [r7, #72]	; 0x48
   66e1c:	ldr	r6, [r4, #-4]
   66e20:	add	r6, r3, r6
   66e24:	ldr	r1, [sp, #232]	; 0xe8
   66e28:	cmp	r1, #11
   66e2c:	bls	67234 <fputs@plt+0x560c0>
   66e30:	sub	r5, r1, #12
   66e34:	lsr	r4, r5, #1
   66e38:	ldr	r3, [sp, #40]	; 0x28
   66e3c:	str	r4, [r3, #12]
   66e40:	add	r2, r4, #1
   66e44:	ldr	r3, [r3, #24]
   66e48:	cmp	r2, r3
   66e4c:	bge	67244 <fputs@plt+0x560d0>
   66e50:	ldr	r2, [sp, #40]	; 0x28
   66e54:	ldr	r3, [r2, #20]
   66e58:	str	r3, [r2, #16]
   66e5c:	mov	r2, r4
   66e60:	mov	r1, r6
   66e64:	ldr	r6, [sp, #40]	; 0x28
   66e68:	ldr	r0, [r6, #16]
   66e6c:	bl	10fdc <memcpy@plt>
   66e70:	mov	r1, r6
   66e74:	ldr	r3, [r6, #16]
   66e78:	mov	r2, #0
   66e7c:	strb	r2, [r3, r5, lsr #1]
   66e80:	ldr	r3, [r6, #16]
   66e84:	add	r4, r3, r4
   66e88:	strb	r2, [r4, #1]
   66e8c:	ldr	r3, [sp, #232]	; 0xe8
   66e90:	and	r3, r3, #1
   66e94:	lsl	r3, r3, #1
   66e98:	ldr	r2, [pc, #3868]	; 67dbc <fputs@plt+0x56c48>
   66e9c:	ldrh	r3, [r2, r3]
   66ea0:	strh	r3, [r6, #8]
   66ea4:	b	672c8 <fputs@plt+0x56154>
   66ea8:	mov	r0, r7
   66eac:	bl	50620 <fputs@plt+0x3f4ac>
   66eb0:	str	r0, [sp, #24]
   66eb4:	b	66c70 <fputs@plt+0x55afc>
   66eb8:	ldr	r0, [sp, #40]	; 0x28
   66ebc:	bl	23680 <fputs@plt+0x1250c>
   66ec0:	b	672c8 <fputs@plt+0x56154>
   66ec4:	ldrb	r3, [r7, #4]
   66ec8:	cmp	r3, #0
   66ecc:	bne	66f30 <fputs@plt+0x55dbc>
   66ed0:	ldr	r4, [sp, #132]	; 0x84
   66ed4:	mov	r0, r4
   66ed8:	bl	1fa0c <fputs@plt+0xe898>
   66edc:	ldr	r1, [r4, #16]
   66ee0:	ldr	r2, [r4, #24]
   66ee4:	ldrsb	r3, [r4, #68]	; 0x44
   66ee8:	add	r3, r3, #30
   66eec:	ldr	r3, [r4, r3, lsl #2]
   66ef0:	ldr	r3, [r3, #60]	; 0x3c
   66ef4:	sub	r3, r3, r2
   66ef8:	ldrh	r4, [r4, #32]
   66efc:	cmp	r4, r3
   66f00:	movcs	r4, r3
   66f04:	str	r2, [r7, #72]	; 0x48
   66f08:	str	r1, [r7, #60]	; 0x3c
   66f0c:	ldr	r3, [r7, #60]	; 0x3c
   66f10:	cmp	r3, r4
   66f14:	strls	r3, [r7, #64]	; 0x40
   66f18:	bls	66d3c <fputs@plt+0x55bc8>
   66f1c:	ldr	r2, [r8, #92]	; 0x5c
   66f20:	cmp	r3, r2
   66f24:	bhi	6d7e8 <fputs@plt+0x5c674>
   66f28:	str	r4, [r7, #64]	; 0x40
   66f2c:	b	66d3c <fputs@plt+0x55bc8>
   66f30:	ldr	r4, [sp, #132]	; 0x84
   66f34:	mov	r0, r4
   66f38:	bl	1fa0c <fputs@plt+0xe898>
   66f3c:	ldr	r3, [r4, #28]
   66f40:	str	r3, [r7, #60]	; 0x3c
   66f44:	ldr	r2, [r4, #24]
   66f48:	ldrsb	r3, [r4, #68]	; 0x44
   66f4c:	add	r3, r3, #30
   66f50:	ldr	r3, [r4, r3, lsl #2]
   66f54:	ldr	r3, [r3, #60]	; 0x3c
   66f58:	sub	r3, r3, r2
   66f5c:	ldrh	r4, [r4, #32]
   66f60:	cmp	r4, r3
   66f64:	movcs	r4, r3
   66f68:	str	r2, [r7, #72]	; 0x48
   66f6c:	b	66f0c <fputs@plt+0x55d98>
   66f70:	add	r1, sp, #200	; 0xc8
   66f74:	bl	152c4 <fputs@plt+0x4150>
   66f78:	b	66d5c <fputs@plt+0x55be8>
   66f7c:	mov	r2, r8
   66f80:	mov	r8, sl
   66f84:	mov	r3, fp
   66f88:	mov	fp, r9
   66f8c:	mov	r9, r3
   66f90:	mov	sl, r2
   66f94:	movw	r0, #11413	; 0x2c95
   66f98:	movt	r0, #1
   66f9c:	bl	3693c <fputs@plt+0x257c8>
   66fa0:	str	r0, [sp, #24]
   66fa4:	b	6d884 <fputs@plt+0x5c710>
   66fa8:	ldrh	r3, [r7, #14]
   66fac:	ldr	r2, [sp, #104]	; 0x68
   66fb0:	cmp	r3, r2
   66fb4:	bgt	67214 <fputs@plt+0x560a0>
   66fb8:	ldr	r2, [r7, #68]	; 0x44
   66fbc:	ldr	r3, [sp, #80]	; 0x50
   66fc0:	ldr	r3, [r3]
   66fc4:	cmp	r2, r3
   66fc8:	bcs	66dbc <fputs@plt+0x55c48>
   66fcc:	ldr	r3, [r7, #72]	; 0x48
   66fd0:	str	r3, [sp, #136]	; 0x88
   66fd4:	cmp	r3, #0
   66fd8:	beq	67050 <fputs@plt+0x55edc>
   66fdc:	ldrh	r5, [r7, #14]
   66fe0:	ldr	r2, [sp, #80]	; 0x50
   66fe4:	ldr	r3, [r2, r5, lsl #2]
   66fe8:	mov	r0, r3
   66fec:	mov	r1, #0
   66ff0:	ldr	r4, [r7, #68]	; 0x44
   66ff4:	ldr	ip, [sp, #136]	; 0x88
   66ff8:	add	r4, ip, r4
   66ffc:	ldr	r3, [r2]
   67000:	add	ip, ip, r3
   67004:	str	ip, [sp, #152]	; 0x98
   67008:	add	r3, r5, #20
   6700c:	add	lr, r7, r3, lsl #2
   67010:	add	r6, r5, #1
   67014:	add	r6, r2, r6, lsl #2
   67018:	movw	r3, #32968	; 0x80c8
   6701c:	movt	r3, #8
   67020:	str	r3, [sp, #24]
   67024:	str	r7, [sp, #160]	; 0xa0
   67028:	mov	r7, lr
   6702c:	str	r9, [sp, #164]	; 0xa4
   67030:	str	sl, [sp, #168]	; 0xa8
   67034:	ldr	sl, [sp, #104]	; 0x68
   67038:	str	r8, [sp, #172]	; 0xac
   6703c:	mov	r8, r0
   67040:	mov	r9, r1
   67044:	str	fp, [sp, #176]	; 0xb0
   67048:	mov	fp, ip
   6704c:	b	670f8 <fputs@plt+0x55f84>
   67050:	add	r1, sp, #304	; 0x130
   67054:	mov	r2, #0
   67058:	mov	r3, #0
   6705c:	strd	r2, [r1]
   67060:	strd	r2, [r1, #8]
   67064:	strd	r2, [r1, #16]
   67068:	strd	r2, [r1, #24]
   6706c:	strd	r2, [r1, #32]
   67070:	ldrb	r3, [r7, #4]
   67074:	ldr	r2, [sp, #80]	; 0x50
   67078:	ldr	r2, [r2]
   6707c:	str	r1, [sp]
   67080:	clz	r3, r3
   67084:	lsr	r3, r3, #5
   67088:	mov	r1, #0
   6708c:	ldr	r0, [sp, #132]	; 0x84
   67090:	bl	50ec4 <fputs@plt+0x3fd50>
   67094:	subs	r3, r0, #0
   67098:	str	r3, [sp, #24]
   6709c:	bne	6d3f0 <fputs@plt+0x5c27c>
   670a0:	ldr	r3, [sp, #320]	; 0x140
   670a4:	str	r3, [sp, #136]	; 0x88
   670a8:	b	66fdc <fputs@plt+0x55e68>
   670ac:	add	r1, sp, #232	; 0xe8
   670b0:	mov	r0, r4
   670b4:	bl	152c4 <fputs@plt+0x4150>
   670b8:	add	r4, r4, r0
   670bc:	ldr	r0, [sp, #232]	; 0xe8
   670c0:	bl	17b0c <fputs@plt+0x6998>
   670c4:	adds	r8, r8, r0
   670c8:	adc	r9, r9, #0
   670cc:	add	r5, r5, #1
   670d0:	ldr	r3, [sp, #232]	; 0xe8
   670d4:	str	r3, [r7], #4
   670d8:	str	r8, [r6], #4
   670dc:	cmp	r4, fp
   670e0:	movcs	r3, #0
   670e4:	movcc	r3, #1
   670e8:	cmp	r5, sl
   670ec:	movgt	r3, #0
   670f0:	cmp	r3, #0
   670f4:	beq	67128 <fputs@plt+0x55fb4>
   670f8:	ldrb	r3, [r4]
   670fc:	str	r3, [sp, #232]	; 0xe8
   67100:	cmp	r3, #127	; 0x7f
   67104:	bhi	670ac <fputs@plt+0x55f38>
   67108:	add	r4, r4, #1
   6710c:	ldr	r2, [sp, #24]
   67110:	add	r3, r2, r3
   67114:	ldrb	r2, [r3, #852]	; 0x354
   67118:	mov	r3, #0
   6711c:	adds	r8, r8, r2
   67120:	adc	r9, r9, r3
   67124:	b	670cc <fputs@plt+0x55f58>
   67128:	ldr	r7, [sp, #160]	; 0xa0
   6712c:	ldr	sl, [sp, #168]	; 0xa8
   67130:	mov	r0, r8
   67134:	mov	r1, r9
   67138:	ldr	r9, [sp, #164]	; 0xa4
   6713c:	ldr	r8, [sp, #172]	; 0xac
   67140:	ldr	fp, [sp, #176]	; 0xb0
   67144:	strh	r5, [r7, #14]
   67148:	ldr	r3, [sp, #136]	; 0x88
   6714c:	sub	r3, r4, r3
   67150:	str	r3, [r7, #68]	; 0x44
   67154:	ldr	r3, [sp, #152]	; 0x98
   67158:	cmp	r4, r3
   6715c:	bcc	67178 <fputs@plt+0x56004>
   67160:	bhi	671a4 <fputs@plt+0x56030>
   67164:	ldr	r2, [r7, #60]	; 0x3c
   67168:	mov	r3, #0
   6716c:	cmp	r3, r1
   67170:	cmpeq	r2, r0
   67174:	bne	671a4 <fputs@plt+0x56030>
   67178:	ldr	r2, [r7, #60]	; 0x3c
   6717c:	mov	r3, #0
   67180:	cmp	r3, r1
   67184:	cmpeq	r2, r0
   67188:	bcc	671a4 <fputs@plt+0x56030>
   6718c:	ldr	r3, [r7, #72]	; 0x48
   67190:	cmp	r3, #0
   67194:	bne	66dc4 <fputs@plt+0x55c50>
   67198:	add	r0, sp, #304	; 0x130
   6719c:	bl	23374 <fputs@plt+0x12200>
   671a0:	b	66dc4 <fputs@plt+0x55c50>
   671a4:	mov	r2, r8
   671a8:	mov	r8, sl
   671ac:	mov	r3, fp
   671b0:	mov	fp, r9
   671b4:	mov	r9, r3
   671b8:	mov	sl, r2
   671bc:	ldr	r3, [r7, #72]	; 0x48
   671c0:	cmp	r3, #0
   671c4:	beq	671dc <fputs@plt+0x56068>
   671c8:	movw	r0, #11474	; 0x2cd2
   671cc:	movt	r0, #1
   671d0:	bl	3693c <fputs@plt+0x257c8>
   671d4:	str	r0, [sp, #24]
   671d8:	b	6d884 <fputs@plt+0x5c710>
   671dc:	add	r0, sp, #304	; 0x130
   671e0:	bl	23374 <fputs@plt+0x12200>
   671e4:	b	671c8 <fputs@plt+0x56054>
   671e8:	ldrsb	r3, [r9, #1]
   671ec:	cmn	r3, #8
   671f0:	beq	67200 <fputs@plt+0x5608c>
   671f4:	ldr	r0, [sp, #40]	; 0x28
   671f8:	bl	23680 <fputs@plt+0x1250c>
   671fc:	b	672c8 <fputs@plt+0x56154>
   67200:	mov	r2, #2048	; 0x800
   67204:	ldr	r1, [r9, #16]
   67208:	ldr	r0, [sp, #40]	; 0x28
   6720c:	bl	23948 <fputs@plt+0x127d4>
   67210:	b	672c8 <fputs@plt+0x56154>
   67214:	ldr	r3, [sp, #104]	; 0x68
   67218:	add	r3, r3, #20
   6721c:	ldr	r3, [r7, r3, lsl #2]
   67220:	str	r3, [sp, #232]	; 0xe8
   67224:	b	66dd4 <fputs@plt+0x55c60>
   67228:	ldr	r0, [sp, #40]	; 0x28
   6722c:	bl	23680 <fputs@plt+0x1250c>
   67230:	b	66de8 <fputs@plt+0x55c74>
   67234:	ldr	r2, [sp, #40]	; 0x28
   67238:	mov	r0, r6
   6723c:	bl	1dd64 <fputs@plt+0xcbf0>
   67240:	b	672c8 <fputs@plt+0x56154>
   67244:	mov	r3, #1
   67248:	ldr	r0, [sp, #40]	; 0x28
   6724c:	strh	r3, [r0, #8]
   67250:	mov	r2, #0
   67254:	add	r1, r4, #2
   67258:	bl	2bd64 <fputs@plt+0x1abf0>
   6725c:	cmp	r0, #0
   67260:	beq	66e5c <fputs@plt+0x55ce8>
   67264:	mov	r2, r8
   67268:	mov	r8, sl
   6726c:	mov	r3, fp
   67270:	mov	fp, r9
   67274:	mov	r9, r3
   67278:	mov	sl, r2
   6727c:	b	6d864 <fputs@plt+0x5c6f0>
   67280:	ldrb	r3, [r9, #3]
   67284:	tst	r3, #192	; 0xc0
   67288:	beq	672a8 <fputs@plt+0x56134>
   6728c:	ldr	r2, [sp, #232]	; 0xe8
   67290:	cmp	r2, #11
   67294:	bls	672a0 <fputs@plt+0x5612c>
   67298:	tst	r2, #1
   6729c:	beq	672b8 <fputs@plt+0x56144>
   672a0:	tst	r3, #128	; 0x80
   672a4:	bne	672b8 <fputs@plt+0x56144>
   672a8:	ldr	r0, [sp, #232]	; 0xe8
   672ac:	bl	17b0c <fputs@plt+0x6998>
   672b0:	subs	r2, r0, #0
   672b4:	bne	672d4 <fputs@plt+0x56160>
   672b8:	ldr	r2, [sp, #40]	; 0x28
   672bc:	ldr	r1, [sp, #232]	; 0xe8
   672c0:	ldr	r0, [pc, #2808]	; 67dc0 <fputs@plt+0x56c4c>
   672c4:	bl	1dd64 <fputs@plt+0xcbf0>
   672c8:	ldr	r3, [sp, #52]	; 0x34
   672cc:	str	r3, [sp, #24]
   672d0:	b	69640 <fputs@plt+0x584cc>
   672d4:	ldrb	r3, [r7, #4]
   672d8:	ldr	r1, [sp, #80]	; 0x50
   672dc:	add	r4, r1, r4
   672e0:	ldr	r1, [r4, #-4]
   672e4:	ldr	r4, [sp, #40]	; 0x28
   672e8:	str	r4, [sp]
   672ec:	clz	r3, r3
   672f0:	lsr	r3, r3, #5
   672f4:	ldr	r0, [sp, #132]	; 0x84
   672f8:	bl	50ec4 <fputs@plt+0x3fd50>
   672fc:	subs	r3, r0, #0
   67300:	str	r3, [sp, #24]
   67304:	bne	6d40c <fputs@plt+0x5c298>
   67308:	mov	r2, r4
   6730c:	ldr	r1, [sp, #232]	; 0xe8
   67310:	ldr	r0, [r4, #16]
   67314:	bl	1dd64 <fputs@plt+0xcbf0>
   67318:	mov	r2, r4
   6731c:	ldrh	r3, [r4, #8]
   67320:	bic	r3, r3, #4096	; 0x1000
   67324:	strh	r3, [r4, #8]
   67328:	b	672c8 <fputs@plt+0x56154>
   6732c:	ldr	r4, [r9, #4]
   67330:	add	r4, r4, r4, lsl #2
   67334:	ldr	r3, [sp, #36]	; 0x24
   67338:	add	r4, r3, r4, lsl #3
   6733c:	ldr	r5, [r9, #16]
   67340:	ldrb	r1, [r5], #1
   67344:	cmp	r1, #0
   67348:	beq	69640 <fputs@plt+0x584cc>
   6734c:	ldr	r2, [sp, #56]	; 0x38
   67350:	mov	r0, r4
   67354:	bl	3403c <fputs@plt+0x22ec8>
   67358:	add	r4, r4, #40	; 0x28
   6735c:	ldrb	r1, [r5], #1
   67360:	cmp	r1, #0
   67364:	bne	6734c <fputs@plt+0x561d8>
   67368:	b	69640 <fputs@plt+0x584cc>
   6736c:	ldr	r4, [r9, #16]
   67370:	ldr	r5, [r9, #4]
   67374:	add	r5, r5, r5, lsl #2
   67378:	ldr	r2, [sp, #36]	; 0x24
   6737c:	add	r5, r2, r5, lsl #3
   67380:	ldr	r3, [r9, #8]
   67384:	add	r3, r3, r3, lsl #2
   67388:	add	r3, r5, r3, lsl #3
   6738c:	sub	r3, r3, #40	; 0x28
   67390:	str	r3, [sp, #132]	; 0x84
   67394:	ldrb	r3, [fp, #88]	; 0x58
   67398:	str	r3, [sp, #136]	; 0x88
   6739c:	ldr	r3, [r9, #12]
   673a0:	add	r3, r3, r3, lsl #2
   673a4:	add	r3, r2, r3, lsl #3
   673a8:	str	r3, [sp, #104]	; 0x68
   673ac:	cmp	r4, #0
   673b0:	bne	673e8 <fputs@plt+0x56274>
   673b4:	ldr	r1, [sp, #52]	; 0x34
   673b8:	ldr	r6, [sp, #132]	; 0x84
   673bc:	mov	r2, #0
   673c0:	mov	r3, #0
   673c4:	strd	r2, [sp, #80]	; 0x50
   673c8:	str	r9, [sp, #152]	; 0x98
   673cc:	str	sl, [sp, #160]	; 0xa0
   673d0:	str	r5, [sp, #40]	; 0x28
   673d4:	mov	sl, r1
   673d8:	str	r8, [sp, #164]	; 0xa4
   673dc:	mov	r8, r2
   673e0:	mov	r9, r3
   673e4:	b	67548 <fputs@plt+0x563d4>
   673e8:	mov	r0, r5
   673ec:	add	r6, r0, #40	; 0x28
   673f0:	ldr	r2, [sp, #56]	; 0x38
   673f4:	ldrb	r1, [r4], #1
   673f8:	bl	3403c <fputs@plt+0x22ec8>
   673fc:	mov	r0, r6
   67400:	ldrb	r3, [r4]
   67404:	cmp	r3, #0
   67408:	bne	673ec <fputs@plt+0x56278>
   6740c:	b	673b4 <fputs@plt+0x56240>
   67410:	mvn	r2, r0
   67414:	str	r2, [sp, #72]	; 0x48
   67418:	mvn	r2, r1
   6741c:	str	r2, [sp, #76]	; 0x4c
   67420:	ldrd	r0, [sp, #72]	; 0x48
   67424:	cmp	r1, #0
   67428:	cmpeq	r0, #127	; 0x7f
   6742c:	bls	6e234 <fputs@plt+0x5d0c0>
   67430:	ldrd	r0, [sp, #72]	; 0x48
   67434:	movw	r4, #32767	; 0x7fff
   67438:	mov	r5, #0
   6743c:	cmp	r1, r5
   67440:	cmpeq	r0, r4
   67444:	bls	6e240 <fputs@plt+0x5d0cc>
   67448:	movw	r4, #65535	; 0xffff
   6744c:	movt	r4, #127	; 0x7f
   67450:	mov	r5, #0
   67454:	cmp	r1, r5
   67458:	cmpeq	r0, r4
   6745c:	bls	6e24c <fputs@plt+0x5d0d8>
   67460:	mvn	r4, #-2147483648	; 0x80000000
   67464:	mov	r5, #0
   67468:	cmp	r1, r5
   6746c:	cmpeq	r0, r4
   67470:	bls	6e258 <fputs@plt+0x5d0e4>
   67474:	mvn	r0, #0
   67478:	movw	r1, #32767	; 0x7fff
   6747c:	ldrd	r4, [sp, #72]	; 0x48
   67480:	cmp	r5, r1
   67484:	cmpeq	r4, r0
   67488:	movls	r7, #6
   6748c:	movhi	r7, #8
   67490:	movls	r4, #5
   67494:	movhi	r4, #6
   67498:	b	6e218 <fputs@plt+0x5d0a4>
   6749c:	tst	r3, #8
   674a0:	bne	6e264 <fputs@plt+0x5d0f0>
   674a4:	ldr	r7, [r6, #12]
   674a8:	tst	r3, #16384	; 0x4000
   674ac:	ldrne	r2, [r6]
   674b0:	addne	r7, r7, r2
   674b4:	add	r4, r7, #6
   674b8:	ubfx	r2, r3, #1, #1
   674bc:	add	r4, r2, r4, lsl #1
   674c0:	str	r4, [r6, #28]
   674c4:	tst	r3, #16384	; 0x4000
   674c8:	beq	674ec <fputs@plt+0x56378>
   674cc:	orrs	r3, r8, r9
   674d0:	bne	675c8 <fputs@plt+0x56454>
   674d4:	ldr	r3, [r6]
   674d8:	ldrd	r0, [sp, #80]	; 0x50
   674dc:	adds	r0, r0, r3
   674e0:	adc	r1, r1, r3, asr #31
   674e4:	strd	r0, [sp, #80]	; 0x50
   674e8:	sub	r7, r7, r3
   674ec:	adds	r8, r8, r7
   674f0:	adc	r9, r9, #0
   674f4:	cmp	r4, #127	; 0x7f
   674f8:	movls	r0, #1
   674fc:	bls	67534 <fputs@plt+0x563c0>
   67500:	lsr	r2, r4, #7
   67504:	mov	r3, #0
   67508:	mov	r0, #1
   6750c:	ldr	r5, [sp, #40]	; 0x28
   67510:	add	r0, r0, #1
   67514:	lsr	r1, r2, #7
   67518:	orr	r1, r1, r3, lsl #25
   6751c:	lsr	ip, r3, #7
   67520:	mov	r2, r1
   67524:	mov	r3, ip
   67528:	orrs	r1, r2, r3
   6752c:	bne	67510 <fputs@plt+0x5639c>
   67530:	str	r5, [sp, #40]	; 0x28
   67534:	add	sl, sl, r0
   67538:	sub	r6, r6, #40	; 0x28
   6753c:	ldr	r3, [sp, #40]	; 0x28
   67540:	cmp	r3, r6
   67544:	bhi	675ec <fputs@plt+0x56478>
   67548:	ldrh	r3, [r6, #8]
   6754c:	tst	r3, #1
   67550:	bne	6e210 <fputs@plt+0x5d09c>
   67554:	tst	r3, #4
   67558:	beq	6749c <fputs@plt+0x56328>
   6755c:	ldrd	r0, [r6]
   67560:	cmp	r0, #0
   67564:	sbcs	r2, r1, #0
   67568:	blt	67410 <fputs@plt+0x5629c>
   6756c:	strd	r0, [sp, #72]	; 0x48
   67570:	cmp	r1, #0
   67574:	cmpeq	r0, #127	; 0x7f
   67578:	bhi	67430 <fputs@plt+0x562bc>
   6757c:	and	r2, r0, #1
   67580:	str	r2, [sp, #96]	; 0x60
   67584:	mov	r2, #0
   67588:	str	r2, [sp, #100]	; 0x64
   6758c:	ldrd	r4, [sp, #96]	; 0x60
   67590:	cmp	r5, r1
   67594:	cmpeq	r4, r0
   67598:	moveq	r2, #1
   6759c:	ldr	ip, [sp, #136]	; 0x88
   675a0:	cmp	ip, #3
   675a4:	movls	r2, #0
   675a8:	andhi	r2, r2, #1
   675ac:	cmp	r2, #0
   675b0:	addne	r4, r0, #8
   675b4:	movne	r7, #0
   675b8:	bne	674c0 <fputs@plt+0x5634c>
   675bc:	mov	r7, #1
   675c0:	mov	r4, r7
   675c4:	b	6e218 <fputs@plt+0x5d0a4>
   675c8:	mov	r0, r6
   675cc:	bl	2c1a0 <fputs@plt+0x1b02c>
   675d0:	cmp	r0, #0
   675d4:	beq	674ec <fputs@plt+0x56378>
   675d8:	ldr	r8, [sp, #160]	; 0xa0
   675dc:	ldr	sl, [sp, #164]	; 0xa4
   675e0:	mov	r9, fp
   675e4:	ldr	fp, [sp, #152]	; 0x98
   675e8:	b	6d864 <fputs@plt+0x5c6f0>
   675ec:	mov	r5, r3
   675f0:	mov	r6, r8
   675f4:	mov	r7, r9
   675f8:	ldr	r9, [sp, #152]	; 0x98
   675fc:	mov	r3, sl
   67600:	mov	lr, sl
   67604:	ldr	sl, [sp, #160]	; 0xa0
   67608:	ldr	r8, [sp, #164]	; 0xa4
   6760c:	cmp	r3, #126	; 0x7e
   67610:	addle	r4, r3, #1
   67614:	ble	6769c <fputs@plt+0x56528>
   67618:	lsr	r2, lr, #7
   6761c:	asr	r1, lr, #31
   67620:	orr	r2, r2, r1, lsl #25
   67624:	lsr	r3, r1, #7
   67628:	orrs	r1, r2, r3
   6762c:	beq	6e1f4 <fputs@plt+0x5d080>
   67630:	mov	ip, #1
   67634:	add	ip, ip, #1
   67638:	lsr	r1, r2, #7
   6763c:	orr	r1, r1, r3, lsl #25
   67640:	lsr	r0, r3, #7
   67644:	mov	r2, r1
   67648:	mov	r3, r0
   6764c:	orrs	r1, r2, r3
   67650:	bne	67634 <fputs@plt+0x564c0>
   67654:	add	r4, lr, ip
   67658:	asr	r1, r4, #31
   6765c:	lsr	r2, r4, #7
   67660:	orr	r2, r2, r1, lsl #25
   67664:	lsr	r3, r1, #7
   67668:	orrs	r1, r2, r3
   6766c:	beq	6772c <fputs@plt+0x565b8>
   67670:	mov	r0, #1
   67674:	add	r0, r0, #1
   67678:	lsr	r1, r2, #7
   6767c:	orr	r1, r1, r3, lsl #25
   67680:	lsr	lr, r3, #7
   67684:	mov	r2, r1
   67688:	mov	r3, lr
   6768c:	orrs	r1, r2, r3
   67690:	bne	67674 <fputs@plt+0x56500>
   67694:	cmp	r0, ip
   67698:	addgt	r4, r4, #1
   6769c:	mov	r2, r4
   676a0:	asr	r3, r4, #31
   676a4:	strd	r2, [sp, #136]	; 0x88
   676a8:	adds	ip, r4, r6
   676ac:	str	ip, [sp, #40]	; 0x28
   676b0:	adc	r3, r3, r7
   676b4:	ldrd	r0, [sp, #80]	; 0x50
   676b8:	adds	r2, ip, r0
   676bc:	str	r2, [sp, #144]	; 0x90
   676c0:	adc	r3, r3, r1
   676c4:	str	r3, [sp, #148]	; 0x94
   676c8:	ldr	r2, [r8, #92]	; 0x5c
   676cc:	asr	r3, r2, #31
   676d0:	ldrd	r0, [sp, #144]	; 0x90
   676d4:	cmp	r2, r0
   676d8:	sbcs	r3, r3, r1
   676dc:	blt	6d804 <fputs@plt+0x5c690>
   676e0:	mov	r1, ip
   676e4:	ldr	r6, [sp, #104]	; 0x68
   676e8:	mov	r0, r6
   676ec:	bl	2be94 <fputs@plt+0x1ad20>
   676f0:	cmp	r0, #0
   676f4:	bne	6d9b8 <fputs@plt+0x5c844>
   676f8:	ldr	r7, [r6, #16]
   676fc:	cmp	r4, #127	; 0x7f
   67700:	bhi	67734 <fputs@plt+0x565c0>
   67704:	strb	r4, [r7]
   67708:	mov	r6, #1
   6770c:	movw	r3, #32968	; 0x80c8
   67710:	movt	r3, #8
   67714:	str	r9, [sp, #136]	; 0x88
   67718:	str	sl, [sp, #152]	; 0x98
   6771c:	str	r8, [sp, #160]	; 0xa0
   67720:	ldr	sl, [sp, #132]	; 0x84
   67724:	mov	r8, r3
   67728:	b	677b0 <fputs@plt+0x5663c>
   6772c:	mov	r0, #1
   67730:	b	67694 <fputs@plt+0x56520>
   67734:	ldrd	r2, [sp, #136]	; 0x88
   67738:	mov	r0, r7
   6773c:	bl	15070 <fputs@plt+0x3efc>
   67740:	uxtb	r6, r0
   67744:	b	6770c <fputs@plt+0x56598>
   67748:	mov	r3, #0
   6774c:	add	r0, r7, r6
   67750:	bl	15070 <fputs@plt+0x3efc>
   67754:	uxtab	r6, r6, r0
   67758:	mov	r9, r4
   6775c:	add	ip, r7, r4
   67760:	ldr	r4, [r5, #12]
   67764:	cmp	r4, #0
   67768:	beq	677a0 <fputs@plt+0x5662c>
   6776c:	mov	r2, r4
   67770:	ldr	r1, [r5, #16]
   67774:	mov	r0, ip
   67778:	bl	10fdc <memcpy@plt>
   6777c:	b	677a0 <fputs@plt+0x5662c>
   67780:	ldr	r1, [r5]
   67784:	ldr	r3, [r5, #4]
   67788:	str	r1, [sp, #304]	; 0x130
   6778c:	str	r3, [sp, #308]	; 0x134
   67790:	b	677ec <fputs@plt+0x56678>
   67794:	cmp	r2, #11
   67798:	movls	r4, #0
   6779c:	bhi	67760 <fputs@plt+0x565ec>
   677a0:	add	r4, r4, r9
   677a4:	add	r5, r5, #40	; 0x28
   677a8:	cmp	sl, r5
   677ac:	bcc	67820 <fputs@plt+0x566ac>
   677b0:	ldr	r2, [r5, #28]
   677b4:	cmp	r2, #127	; 0x7f
   677b8:	bhi	67748 <fputs@plt+0x565d4>
   677bc:	strb	r2, [r7, r6]
   677c0:	add	r6, r6, #1
   677c4:	mov	r9, r4
   677c8:	add	ip, r7, r4
   677cc:	sub	r3, r2, #1
   677d0:	cmp	r3, #6
   677d4:	bhi	67794 <fputs@plt+0x56620>
   677d8:	cmp	r2, #7
   677dc:	beq	67780 <fputs@plt+0x5660c>
   677e0:	ldrd	r0, [r5]
   677e4:	add	r3, sp, #304	; 0x130
   677e8:	strd	r0, [r3]
   677ec:	add	r2, r8, r2
   677f0:	ldrb	r4, [r2, #852]	; 0x354
   677f4:	ldr	r3, [sp, #304]	; 0x130
   677f8:	ldr	r1, [sp, #308]	; 0x134
   677fc:	add	r2, ip, r4
   67800:	mov	r0, ip
   67804:	strb	r3, [r2, #-1]!
   67808:	lsr	r3, r3, #8
   6780c:	orr	r3, r3, r1, lsl #24
   67810:	lsr	r1, r1, #8
   67814:	cmp	r0, r2
   67818:	bne	67804 <fputs@plt+0x56690>
   6781c:	b	677a0 <fputs@plt+0x5662c>
   67820:	ldr	r9, [sp, #136]	; 0x88
   67824:	ldr	sl, [sp, #152]	; 0x98
   67828:	ldr	r8, [sp, #160]	; 0xa0
   6782c:	ldr	r1, [sp, #104]	; 0x68
   67830:	ldr	r3, [sp, #40]	; 0x28
   67834:	str	r3, [r1, #12]
   67838:	mov	r3, #16
   6783c:	strh	r3, [r1, #8]
   67840:	ldrd	r2, [sp, #80]	; 0x50
   67844:	orrs	r0, r2, r3
   67848:	beq	67858 <fputs@plt+0x566e4>
   6784c:	str	r2, [r1]
   67850:	movw	r3, #16400	; 0x4010
   67854:	strh	r3, [r1, #8]
   67858:	mov	r3, #1
   6785c:	ldr	r2, [sp, #104]	; 0x68
   67860:	strb	r3, [r2, #10]
   67864:	b	69640 <fputs@plt+0x584cc>
   67868:	ldr	r2, [r9, #4]
   6786c:	ldr	r3, [fp, #56]	; 0x38
   67870:	ldr	r3, [r3, r2, lsl #2]
   67874:	ldr	r4, [r3, #16]
   67878:	ldr	r3, [r4, #52]	; 0x34
   6787c:	cmp	r3, #0
   67880:	moveq	r5, #0
   67884:	moveq	r6, r5
   67888:	bne	678ac <fputs@plt+0x56738>
   6788c:	mov	r1, r9
   67890:	mov	r0, fp
   67894:	bl	238c8 <fputs@plt+0x12754>
   67898:	str	r5, [r0]
   6789c:	str	r6, [r0, #4]
   678a0:	ldr	r3, [sp, #52]	; 0x34
   678a4:	str	r3, [sp, #24]
   678a8:	b	69640 <fputs@plt+0x584cc>
   678ac:	mov	r0, r4
   678b0:	bl	4a2e4 <fputs@plt+0x39170>
   678b4:	subs	r3, r0, #0
   678b8:	str	r3, [sp, #24]
   678bc:	bne	6d428 <fputs@plt+0x5c2b4>
   678c0:	mov	r5, #0
   678c4:	mov	r6, r5
   678c8:	b	6e56c <fputs@plt+0x5d3f8>
   678cc:	mov	r0, r4
   678d0:	bl	4a2e4 <fputs@plt+0x39170>
   678d4:	subs	r3, r0, #0
   678d8:	str	r3, [sp, #24]
   678dc:	beq	6788c <fputs@plt+0x56718>
   678e0:	mov	r2, r8
   678e4:	mov	r8, sl
   678e8:	mov	r3, fp
   678ec:	mov	fp, r9
   678f0:	mov	r9, r3
   678f4:	mov	sl, r2
   678f8:	b	6d884 <fputs@plt+0x5c710>
   678fc:	ldrb	r2, [r3, #5]
   67900:	ldr	r3, [r3, #56]	; 0x38
   67904:	add	r3, r3, r2
   67908:	ldr	r1, [r3, #8]
   6790c:	rev	r1, r1
   67910:	mov	r0, r4
   67914:	bl	49a18 <fputs@plt+0x388a4>
   67918:	b	6e564 <fputs@plt+0x5d3f0>
   6791c:	str	r0, [sp, #24]
   67920:	mov	r2, r8
   67924:	mov	r8, sl
   67928:	mov	r3, fp
   6792c:	mov	fp, r9
   67930:	mov	r9, r3
   67934:	mov	sl, r2
   67938:	b	6d884 <fputs@plt+0x5c710>
   6793c:	ldr	r3, [r9, #4]
   67940:	str	r3, [sp, #40]	; 0x28
   67944:	ldr	r7, [r9, #16]
   67948:	cmp	r3, #0
   6794c:	bne	67a44 <fputs@plt+0x568d0>
   67950:	ldr	r3, [r8, #160]	; 0xa0
   67954:	cmp	r3, #0
   67958:	bgt	67a00 <fputs@plt+0x5688c>
   6795c:	mov	r0, r7
   67960:	bl	1c2f8 <fputs@plt+0xb184>
   67964:	mov	r4, r0
   67968:	ldr	r2, [r8, #436]	; 0x1b4
   6796c:	ldr	r3, [r8, #432]	; 0x1b0
   67970:	add	r2, r2, r3
   67974:	mov	r1, #0
   67978:	mov	r0, r8
   6797c:	bl	1a740 <fputs@plt+0x95cc>
   67980:	subs	r3, r0, #0
   67984:	str	r3, [sp, #24]
   67988:	bne	6d444 <fputs@plt+0x5c2d0>
   6798c:	add	r2, r4, #33	; 0x21
   67990:	mov	r3, #0
   67994:	mov	r0, r8
   67998:	bl	13ea0 <fputs@plt+0x2d2c>
   6799c:	subs	r5, r0, #0
   679a0:	beq	679f4 <fputs@plt+0x56880>
   679a4:	add	r0, r5, #32
   679a8:	str	r0, [r5]
   679ac:	add	r2, r4, #1
   679b0:	mov	r1, r7
   679b4:	bl	10fdc <memcpy@plt>
   679b8:	ldrb	r3, [r8, #67]	; 0x43
   679bc:	cmp	r3, #0
   679c0:	beq	67a34 <fputs@plt+0x568c0>
   679c4:	mov	r3, #0
   679c8:	strb	r3, [r8, #67]	; 0x43
   679cc:	mov	r3, #1
   679d0:	strb	r3, [r8, #75]	; 0x4b
   679d4:	ldr	r3, [r8, #424]	; 0x1a8
   679d8:	str	r3, [r5, #24]
   679dc:	str	r5, [r8, #424]	; 0x1a8
   679e0:	add	r1, r8, #448	; 0x1c0
   679e4:	ldrd	r2, [r1, #-8]
   679e8:	strd	r2, [r5, #8]
   679ec:	ldrd	r2, [r1]
   679f0:	strd	r2, [r5, #16]
   679f4:	ldr	r3, [sp, #52]	; 0x34
   679f8:	str	r3, [sp, #24]
   679fc:	b	69640 <fputs@plt+0x584cc>
   67a00:	mov	r2, r8
   67a04:	mov	r8, sl
   67a08:	mov	r3, fp
   67a0c:	mov	fp, r9
   67a10:	mov	r9, r3
   67a14:	mov	sl, r2
   67a18:	movw	r1, #54428	; 0xd49c
   67a1c:	movt	r1, #8
   67a20:	mov	r0, r3
   67a24:	bl	41c84 <fputs@plt+0x30b10>
   67a28:	mov	r3, #5
   67a2c:	str	r3, [sp, #24]
   67a30:	b	6d884 <fputs@plt+0x5c710>
   67a34:	ldr	r3, [r8, #432]	; 0x1b0
   67a38:	add	r3, r3, #1
   67a3c:	str	r3, [r8, #432]	; 0x1b0
   67a40:	b	679d4 <fputs@plt+0x56860>
   67a44:	ldr	r4, [r8, #424]	; 0x1a8
   67a48:	cmp	r4, #0
   67a4c:	beq	67ab4 <fputs@plt+0x56940>
   67a50:	ldr	r6, [sp, #52]	; 0x34
   67a54:	mov	r1, r7
   67a58:	ldr	r0, [r4]
   67a5c:	bl	14234 <fputs@plt+0x30c0>
   67a60:	cmp	r0, #0
   67a64:	beq	6db30 <fputs@plt+0x5c9bc>
   67a68:	add	r6, r6, #1
   67a6c:	ldr	r4, [r4, #24]
   67a70:	cmp	r4, #0
   67a74:	bne	67a54 <fputs@plt+0x568e0>
   67a78:	mov	r2, r8
   67a7c:	mov	r8, sl
   67a80:	mov	r1, r7
   67a84:	mov	r3, fp
   67a88:	mov	fp, r9
   67a8c:	mov	r9, r3
   67a90:	mov	sl, r2
   67a94:	mov	r2, r1
   67a98:	movw	r1, #56104	; 0xdb28
   67a9c:	movt	r1, #8
   67aa0:	mov	r0, r9
   67aa4:	bl	41c84 <fputs@plt+0x30b10>
   67aa8:	mov	r3, #1
   67aac:	str	r3, [sp, #24]
   67ab0:	b	6d884 <fputs@plt+0x5c710>
   67ab4:	mov	r2, r8
   67ab8:	mov	r8, sl
   67abc:	mov	r1, r7
   67ac0:	mov	r3, fp
   67ac4:	mov	fp, r9
   67ac8:	mov	r9, r3
   67acc:	mov	sl, r2
   67ad0:	b	67a94 <fputs@plt+0x56920>
   67ad4:	ldrb	r3, [r8, #75]	; 0x4b
   67ad8:	cmp	r3, #0
   67adc:	beq	67b88 <fputs@plt+0x56a14>
   67ae0:	ldr	r3, [sp, #40]	; 0x28
   67ae4:	cmp	r3, #1
   67ae8:	bne	67b90 <fputs@plt+0x56a1c>
   67aec:	mov	r1, #1
   67af0:	mov	r0, fp
   67af4:	bl	41cd4 <fputs@plt+0x30b60>
   67af8:	cmp	r0, #0
   67afc:	bne	6d764 <fputs@plt+0x5c5f0>
   67b00:	mov	r3, #1
   67b04:	strb	r3, [r8, #67]	; 0x43
   67b08:	mov	r0, fp
   67b0c:	bl	538ac <fputs@plt+0x42738>
   67b10:	cmp	r0, #5
   67b14:	beq	67b40 <fputs@plt+0x569cc>
   67b18:	mov	r3, #0
   67b1c:	strb	r3, [r8, #75]	; 0x4b
   67b20:	ldr	r3, [fp, #80]	; 0x50
   67b24:	str	r3, [sp, #24]
   67b28:	ldr	r1, [r8, #424]	; 0x1a8
   67b2c:	cmp	r1, r4
   67b30:	beq	6e454 <fputs@plt+0x5d2e0>
   67b34:	ldr	r3, [sp, #40]	; 0x28
   67b38:	str	r3, [sp, #80]	; 0x50
   67b3c:	b	6dbdc <fputs@plt+0x5ca68>
   67b40:	mov	r2, r8
   67b44:	mov	r8, sl
   67b48:	mov	r3, fp
   67b4c:	mov	fp, r9
   67b50:	mov	r9, r3
   67b54:	mov	sl, r2
   67b58:	ldr	r3, [sp, #48]	; 0x30
   67b5c:	sub	r3, fp, r3
   67b60:	asr	r2, r3, #2
   67b64:	movw	r3, #52429	; 0xcccd
   67b68:	movt	r3, #52428	; 0xcccc
   67b6c:	mul	r3, r3, r2
   67b70:	str	r3, [r9, #76]	; 0x4c
   67b74:	mov	r3, #0
   67b78:	strb	r3, [sl, #67]	; 0x43
   67b7c:	mov	r3, #5
   67b80:	str	r3, [r9, #80]	; 0x50
   67b84:	b	6d928 <fputs@plt+0x5c7b4>
   67b88:	str	r5, [sp, #80]	; 0x50
   67b8c:	b	6db68 <fputs@plt+0x5c9f4>
   67b90:	mov	r3, #1
   67b94:	str	r3, [sp, #80]	; 0x50
   67b98:	b	6db68 <fputs@plt+0x5c9f4>
   67b9c:	ldr	r3, [r8, #24]
   67ba0:	and	r2, r3, #2
   67ba4:	ubfx	r3, r3, #1, #1
   67ba8:	str	r3, [sp, #104]	; 0x68
   67bac:	ldr	r3, [r8, #20]
   67bb0:	cmp	r3, #0
   67bb4:	ble	6dbc4 <fputs@plt+0x5ca50>
   67bb8:	mov	r7, r5
   67bbc:	str	r4, [sp, #132]	; 0x84
   67bc0:	mov	r4, r2
   67bc4:	ldr	r3, [r8, #16]
   67bc8:	add	r3, r3, r7, lsl #4
   67bcc:	clz	r2, r4
   67bd0:	lsr	r2, r2, #5
   67bd4:	mov	r1, #516	; 0x204
   67bd8:	ldr	r0, [r3, #4]
   67bdc:	bl	4f4e8 <fputs@plt+0x3e374>
   67be0:	cmp	r0, #0
   67be4:	bne	6d460 <fputs@plt+0x5c2ec>
   67be8:	add	r7, r7, #1
   67bec:	ldr	r3, [r8, #20]
   67bf0:	cmp	r3, r7
   67bf4:	bgt	67bc4 <fputs@plt+0x56a50>
   67bf8:	str	r0, [sp, #24]
   67bfc:	ldr	r4, [sp, #132]	; 0x84
   67c00:	cmp	r3, #0
   67c04:	bgt	6db90 <fputs@plt+0x5ca1c>
   67c08:	b	6dbc4 <fputs@plt+0x5ca50>
   67c0c:	mov	r0, r8
   67c10:	bl	17ca8 <fputs@plt+0x6b34>
   67c14:	mov	r0, r8
   67c18:	bl	26eac <fputs@plt+0x15d38>
   67c1c:	ldr	r3, [r8, #24]
   67c20:	orr	r3, r3, #2
   67c24:	str	r3, [r8, #24]
   67c28:	b	6dbd0 <fputs@plt+0x5ca5c>
   67c2c:	ldr	r3, [r4, #24]
   67c30:	str	r3, [r8, #424]	; 0x1a8
   67c34:	mov	r1, r4
   67c38:	mov	r0, r8
   67c3c:	bl	214f4 <fputs@plt+0x10380>
   67c40:	ldr	r3, [sp, #80]	; 0x50
   67c44:	cmp	r3, #0
   67c48:	bne	6dc38 <fputs@plt+0x5cac4>
   67c4c:	ldr	r3, [r8, #432]	; 0x1b0
   67c50:	sub	r3, r3, #1
   67c54:	str	r3, [r8, #432]	; 0x1b0
   67c58:	mov	r2, r6
   67c5c:	ldr	r1, [sp, #40]	; 0x28
   67c60:	mov	r0, r8
   67c64:	bl	1a740 <fputs@plt+0x95cc>
   67c68:	subs	r3, r0, #0
   67c6c:	str	r3, [sp, #24]
   67c70:	beq	679f4 <fputs@plt+0x56880>
   67c74:	mov	r2, r8
   67c78:	mov	r8, sl
   67c7c:	mov	r3, fp
   67c80:	mov	fp, r9
   67c84:	mov	r9, r3
   67c88:	mov	sl, r2
   67c8c:	b	6d884 <fputs@plt+0x5c710>
   67c90:	mov	r2, r8
   67c94:	mov	r8, sl
   67c98:	mov	r3, fp
   67c9c:	mov	fp, r9
   67ca0:	mov	r9, r3
   67ca4:	mov	sl, r2
   67ca8:	ldr	r4, [fp, #4]
   67cac:	ldr	r3, [fp, #8]
   67cb0:	ldrb	r2, [r2, #67]	; 0x43
   67cb4:	cmp	r2, r4
   67cb8:	beq	67d80 <fputs@plt+0x56c0c>
   67cbc:	cmp	r3, #0
   67cc0:	bne	67d1c <fputs@plt+0x56ba8>
   67cc4:	cmp	r4, #0
   67cc8:	beq	67cd8 <fputs@plt+0x56b64>
   67ccc:	ldr	r3, [sl, #160]	; 0xa0
   67cd0:	cmp	r3, #0
   67cd4:	bgt	67d34 <fputs@plt+0x56bc0>
   67cd8:	mov	r1, #1
   67cdc:	mov	r0, r9
   67ce0:	bl	41cd4 <fputs@plt+0x30b60>
   67ce4:	cmp	r0, #0
   67ce8:	bne	6d928 <fputs@plt+0x5c7b4>
   67cec:	strb	r4, [sl, #67]	; 0x43
   67cf0:	mov	r0, r9
   67cf4:	bl	538ac <fputs@plt+0x42738>
   67cf8:	cmp	r0, #5
   67cfc:	beq	67d50 <fputs@plt+0x56bdc>
   67d00:	mov	r0, sl
   67d04:	bl	21e30 <fputs@plt+0x10cbc>
   67d08:	ldr	r3, [r9, #80]	; 0x50
   67d0c:	cmp	r3, #0
   67d10:	moveq	r0, #101	; 0x65
   67d14:	movne	r0, #1
   67d18:	b	6d928 <fputs@plt+0x5c7b4>
   67d1c:	mov	r1, #516	; 0x204
   67d20:	mov	r0, sl
   67d24:	bl	4f700 <fputs@plt+0x3e58c>
   67d28:	mov	r3, #1
   67d2c:	strb	r3, [sl, #67]	; 0x43
   67d30:	b	67cf0 <fputs@plt+0x56b7c>
   67d34:	movw	r1, #54536	; 0xd508
   67d38:	movt	r1, #8
   67d3c:	mov	r0, r9
   67d40:	bl	41c84 <fputs@plt+0x30b10>
   67d44:	mov	r3, #5
   67d48:	str	r3, [sp, #24]
   67d4c:	b	6d884 <fputs@plt+0x5c710>
   67d50:	ldr	r3, [sp, #48]	; 0x30
   67d54:	sub	r3, fp, r3
   67d58:	asr	r2, r3, #2
   67d5c:	movw	r3, #52429	; 0xcccd
   67d60:	movt	r3, #52428	; 0xcccc
   67d64:	mul	r3, r3, r2
   67d68:	str	r3, [r9, #76]	; 0x4c
   67d6c:	rsb	r4, r4, #1
   67d70:	strb	r4, [sl, #67]	; 0x43
   67d74:	mov	r3, #5
   67d78:	str	r3, [r9, #80]	; 0x50
   67d7c:	b	6d928 <fputs@plt+0x5c7b4>
   67d80:	cmp	r4, #0
   67d84:	movweq	r1, #54108	; 0xd35c
   67d88:	movteq	r1, #8
   67d8c:	beq	67da8 <fputs@plt+0x56c34>
   67d90:	movw	r1, #54156	; 0xd38c
   67d94:	movt	r1, #8
   67d98:	movw	r2, #54200	; 0xd3b8
   67d9c:	movt	r2, #8
   67da0:	cmp	r3, #0
   67da4:	moveq	r1, r2
   67da8:	mov	r0, r9
   67dac:	bl	41c84 <fputs@plt+0x30b10>
   67db0:	mov	r3, #1
   67db4:	str	r3, [sp, #24]
   67db8:	b	6d884 <fputs@plt+0x5c710>
   67dbc:	andeq	r9, r8, ip, ror r0
   67dc0:	andeq	r5, sl, r0, asr fp
   67dc4:	ldr	r1, [r9, #8]
   67dc8:	cmp	r1, #0
   67dcc:	beq	67ddc <fputs@plt+0x56c68>
   67dd0:	ldr	r3, [r8, #24]
   67dd4:	tst	r3, #33554432	; 0x2000000
   67dd8:	bne	68018 <fputs@plt+0x56ea4>
   67ddc:	ldr	r2, [r9, #4]
   67de0:	ldr	r3, [r8, #16]
   67de4:	add	r3, r3, r2, lsl #4
   67de8:	ldr	r4, [r3, #4]
   67dec:	cmp	r4, #0
   67df0:	beq	67f8c <fputs@plt+0x56e18>
   67df4:	mov	r0, r4
   67df8:	bl	4ab78 <fputs@plt+0x39a04>
   67dfc:	uxtb	r3, r0
   67e00:	cmp	r3, #5
   67e04:	beq	67f18 <fputs@plt+0x56da4>
   67e08:	cmp	r0, #0
   67e0c:	bne	6803c <fputs@plt+0x56ec8>
   67e10:	ldr	r3, [r9, #8]
   67e14:	str	r3, [sp, #24]
   67e18:	cmp	r3, #0
   67e1c:	beq	67ea4 <fputs@plt+0x56d30>
   67e20:	ldrb	r3, [fp, #89]	; 0x59
   67e24:	tst	r3, #16
   67e28:	streq	r0, [sp, #24]
   67e2c:	beq	67ea4 <fputs@plt+0x56d30>
   67e30:	ldrb	r3, [r8, #67]	; 0x43
   67e34:	cmp	r3, #0
   67e38:	beq	67e4c <fputs@plt+0x56cd8>
   67e3c:	ldr	r3, [r8, #156]	; 0x9c
   67e40:	cmp	r3, #1
   67e44:	strle	r0, [sp, #24]
   67e48:	ble	67ea4 <fputs@plt+0x56d30>
   67e4c:	ldr	r3, [fp, #104]	; 0x68
   67e50:	cmp	r3, #0
   67e54:	bne	67e70 <fputs@plt+0x56cfc>
   67e58:	ldr	r3, [r8, #436]	; 0x1b4
   67e5c:	add	r3, r3, #1
   67e60:	str	r3, [r8, #436]	; 0x1b4
   67e64:	ldr	r2, [r8, #432]	; 0x1b0
   67e68:	add	r3, r2, r3
   67e6c:	str	r3, [fp, #104]	; 0x68
   67e70:	ldr	r2, [fp, #104]	; 0x68
   67e74:	sub	r2, r2, #1
   67e78:	mov	r1, #0
   67e7c:	mov	r0, r8
   67e80:	bl	1a740 <fputs@plt+0x95cc>
   67e84:	subs	r3, r0, #0
   67e88:	str	r3, [sp, #24]
   67e8c:	beq	67f54 <fputs@plt+0x56de0>
   67e90:	add	r1, r8, #448	; 0x1c0
   67e94:	ldrd	r2, [r1, #-8]
   67e98:	strd	r2, [fp, #152]	; 0x98
   67e9c:	ldrd	r2, [r1]
   67ea0:	strd	r2, [fp, #160]	; 0xa0
   67ea4:	add	r2, sp, #304	; 0x130
   67ea8:	mov	r1, #1
   67eac:	mov	r0, r4
   67eb0:	bl	20d90 <fputs@plt+0xfc1c>
   67eb4:	ldr	r2, [r9, #4]
   67eb8:	ldr	r3, [r8, #16]
   67ebc:	add	r3, r3, r2, lsl #4
   67ec0:	ldr	r3, [r3, #12]
   67ec4:	ldr	r2, [r3, #4]
   67ec8:	ldrb	r3, [r9, #3]
   67ecc:	cmp	r3, #0
   67ed0:	beq	67ef0 <fputs@plt+0x56d7c>
   67ed4:	ldr	r1, [r9, #12]
   67ed8:	ldr	r3, [sp, #304]	; 0x130
   67edc:	cmp	r1, r3
   67ee0:	bne	67f9c <fputs@plt+0x56e28>
   67ee4:	ldr	r3, [r9, #16]
   67ee8:	cmp	r3, r2
   67eec:	bne	67f9c <fputs@plt+0x56e28>
   67ef0:	ldr	r3, [sp, #24]
   67ef4:	cmp	r3, #0
   67ef8:	beq	69640 <fputs@plt+0x584cc>
   67efc:	mov	r2, r8
   67f00:	mov	r8, sl
   67f04:	mov	r3, fp
   67f08:	mov	fp, r9
   67f0c:	mov	r9, r3
   67f10:	mov	sl, r2
   67f14:	b	6d884 <fputs@plt+0x5c710>
   67f18:	mov	r2, r8
   67f1c:	mov	r8, sl
   67f20:	mov	r3, fp
   67f24:	mov	fp, r9
   67f28:	mov	r9, r3
   67f2c:	mov	sl, r2
   67f30:	ldr	r3, [sp, #48]	; 0x30
   67f34:	sub	r3, fp, r3
   67f38:	asr	r2, r3, #2
   67f3c:	movw	r3, #52429	; 0xcccd
   67f40:	movt	r3, #52428	; 0xcccc
   67f44:	mul	r3, r3, r2
   67f48:	str	r3, [r9, #76]	; 0x4c
   67f4c:	str	r0, [r9, #80]	; 0x50
   67f50:	b	6d928 <fputs@plt+0x5c7b4>
   67f54:	ldr	r1, [fp, #104]	; 0x68
   67f58:	ldr	r3, [r4, #4]
   67f5c:	ldr	r2, [r4]
   67f60:	str	r2, [r3, #4]
   67f64:	ldr	r0, [r3]
   67f68:	ldr	r3, [r0, #104]	; 0x68
   67f6c:	cmp	r1, r3
   67f70:	ble	67e90 <fputs@plt+0x56d1c>
   67f74:	ldrb	r3, [r0, #6]
   67f78:	cmp	r3, #0
   67f7c:	beq	67e90 <fputs@plt+0x56d1c>
   67f80:	bl	27f58 <fputs@plt+0x16de4>
   67f84:	str	r0, [sp, #24]
   67f88:	b	67e90 <fputs@plt+0x56d1c>
   67f8c:	mov	r3, #0
   67f90:	str	r3, [sp, #304]	; 0x130
   67f94:	ldr	r2, [sp, #52]	; 0x34
   67f98:	b	67ec8 <fputs@plt+0x56d54>
   67f9c:	mov	r2, r8
   67fa0:	mov	r8, sl
   67fa4:	mov	r3, fp
   67fa8:	mov	fp, r9
   67fac:	mov	r9, r3
   67fb0:	mov	sl, r2
   67fb4:	ldr	r1, [r3, #44]	; 0x2c
   67fb8:	mov	r0, r2
   67fbc:	bl	214f4 <fputs@plt+0x10380>
   67fc0:	movw	r1, #54592	; 0xd540
   67fc4:	movt	r1, #8
   67fc8:	mov	r0, sl
   67fcc:	bl	1e9ac <fputs@plt+0xd838>
   67fd0:	str	r0, [r9, #44]	; 0x2c
   67fd4:	ldr	r1, [fp, #4]
   67fd8:	ldr	r3, [sl, #16]
   67fdc:	add	r3, r3, r1, lsl #4
   67fe0:	ldr	r3, [r3, #12]
   67fe4:	ldr	r2, [r3]
   67fe8:	ldr	r3, [sp, #304]	; 0x130
   67fec:	cmp	r2, r3
   67ff0:	bne	6800c <fputs@plt+0x56e98>
   67ff4:	ldrb	r3, [r9, #87]	; 0x57
   67ff8:	orr	r3, r3, #1
   67ffc:	strb	r3, [r9, #87]	; 0x57
   68000:	mov	r3, #17
   68004:	str	r3, [sp, #24]
   68008:	b	6d884 <fputs@plt+0x5c710>
   6800c:	mov	r0, sl
   68010:	bl	26f2c <fputs@plt+0x15db8>
   68014:	b	67ff4 <fputs@plt+0x56e80>
   68018:	mov	r2, r8
   6801c:	mov	r8, sl
   68020:	mov	r3, fp
   68024:	mov	fp, r9
   68028:	mov	r9, r3
   6802c:	mov	sl, r2
   68030:	mov	r3, #8
   68034:	str	r3, [sp, #24]
   68038:	b	6d884 <fputs@plt+0x5c710>
   6803c:	mov	r2, r8
   68040:	mov	r8, sl
   68044:	mov	r3, fp
   68048:	mov	fp, r9
   6804c:	mov	r9, r3
   68050:	mov	sl, r2
   68054:	str	r0, [sp, #24]
   68058:	b	6d884 <fputs@plt+0x5c710>
   6805c:	ldr	r2, [r9, #4]
   68060:	ldr	r3, [r8, #16]
   68064:	add	r3, r3, r2, lsl #4
   68068:	add	r2, sp, #304	; 0x130
   6806c:	ldr	r1, [r9, #12]
   68070:	ldr	r0, [r3, #4]
   68074:	bl	20d90 <fputs@plt+0xfc1c>
   68078:	mov	r1, r9
   6807c:	mov	r0, fp
   68080:	bl	238c8 <fputs@plt+0x12754>
   68084:	ldr	r2, [sp, #304]	; 0x130
   68088:	asr	r3, r2, #31
   6808c:	strd	r2, [r0]
   68090:	b	69640 <fputs@plt+0x584cc>
   68094:	ldr	r3, [r9, #4]
   68098:	ldr	r4, [r8, #16]
   6809c:	add	r4, r4, r3, lsl #4
   680a0:	ldr	r2, [r9, #12]
   680a4:	ldr	r1, [r9, #8]
   680a8:	ldr	r0, [r4, #4]
   680ac:	bl	4b2a4 <fputs@plt+0x3a130>
   680b0:	str	r0, [sp, #24]
   680b4:	ldr	r3, [r9, #8]
   680b8:	cmp	r3, #1
   680bc:	beq	680fc <fputs@plt+0x56f88>
   680c0:	cmp	r3, #2
   680c4:	beq	68118 <fputs@plt+0x56fa4>
   680c8:	ldr	r3, [r9, #4]
   680cc:	cmp	r3, #1
   680d0:	beq	68128 <fputs@plt+0x56fb4>
   680d4:	ldr	r3, [sp, #24]
   680d8:	cmp	r3, #0
   680dc:	beq	69640 <fputs@plt+0x584cc>
   680e0:	mov	r2, r8
   680e4:	mov	r8, sl
   680e8:	mov	r3, fp
   680ec:	mov	fp, r9
   680f0:	mov	r9, r3
   680f4:	mov	sl, r2
   680f8:	b	6d884 <fputs@plt+0x5c710>
   680fc:	ldr	r3, [r4, #12]
   68100:	ldr	r2, [r9, #12]
   68104:	str	r2, [r3]
   68108:	ldr	r3, [r8, #24]
   6810c:	orr	r3, r3, #2
   68110:	str	r3, [r8, #24]
   68114:	b	680c8 <fputs@plt+0x56f54>
   68118:	ldr	r3, [r4, #12]
   6811c:	ldr	r2, [r9, #12]
   68120:	strb	r2, [r3, #76]	; 0x4c
   68124:	b	680c8 <fputs@plt+0x56f54>
   68128:	mov	r0, r8
   6812c:	bl	17ca8 <fputs@plt+0x6b34>
   68130:	ldrb	r3, [fp, #87]	; 0x57
   68134:	bfc	r3, #0, #1
   68138:	strb	r3, [fp, #87]	; 0x57
   6813c:	b	680d4 <fputs@plt+0x56f60>
   68140:	ldr	r2, [r9, #4]
   68144:	ldr	r3, [fp, #56]	; 0x38
   68148:	ldr	r5, [r3, r2, lsl #2]
   6814c:	cmp	r5, #0
   68150:	beq	68164 <fputs@plt+0x56ff0>
   68154:	ldr	r2, [r5, #8]
   68158:	ldr	r3, [r9, #8]
   6815c:	cmp	r2, r3
   68160:	beq	6823c <fputs@plt+0x570c8>
   68164:	ldrb	r3, [fp, #87]	; 0x57
   68168:	tst	r3, #1
   6816c:	bne	6d304 <fputs@plt+0x5c190>
   68170:	ldr	r6, [r9, #8]
   68174:	ldr	r5, [r9, #12]
   68178:	ldr	r3, [r8, #16]
   6817c:	add	r3, r3, r5, lsl #4
   68180:	ldr	r7, [r3, #4]
   68184:	cmp	r4, #55	; 0x37
   68188:	beq	68274 <fputs@plt+0x57100>
   6818c:	ldr	r3, [sp, #52]	; 0x34
   68190:	str	r3, [sp, #24]
   68194:	ldrb	r3, [r9, #3]
   68198:	tst	r3, #16
   6819c:	bne	6829c <fputs@plt+0x57128>
   681a0:	ldrsb	r3, [r9, #1]
   681a4:	cmn	r3, #6
   681a8:	beq	682b4 <fputs@plt+0x57140>
   681ac:	cmn	r3, #14
   681b0:	ldreq	r2, [r9, #16]
   681b4:	ldrne	r2, [sp, #52]	; 0x34
   681b8:	mov	r4, #0
   681bc:	ldr	r1, [r9, #4]
   681c0:	mov	r3, #0
   681c4:	str	r3, [sp]
   681c8:	mov	r3, r5
   681cc:	mov	r0, fp
   681d0:	bl	5343c <fputs@plt+0x422c8>
   681d4:	subs	r5, r0, #0
   681d8:	beq	6d9d4 <fputs@plt+0x5c860>
   681dc:	mov	r3, #1
   681e0:	strb	r3, [r5, #2]
   681e4:	ldrb	r3, [r5, #5]
   681e8:	orr	r3, r3, #4
   681ec:	strb	r3, [r5, #5]
   681f0:	str	r6, [r5, #8]
   681f4:	cmp	r6, #0
   681f8:	ble	682c8 <fputs@plt+0x57154>
   681fc:	ldr	r3, [r5, #16]
   68200:	ldr	r2, [r7, #4]
   68204:	ldr	r1, [r7]
   68208:	str	r1, [r2, #4]
   6820c:	str	r3, [sp]
   68210:	mov	r3, r4
   68214:	ldr	r2, [sp, #24]
   68218:	mov	r1, r6
   6821c:	mov	r0, r7
   68220:	bl	2127c <fputs@plt+0x10108>
   68224:	str	r0, [sp, #24]
   68228:	str	r4, [r5, #24]
   6822c:	ldrsb	r3, [r9, #1]
   68230:	adds	r3, r3, #6
   68234:	movne	r3, #1
   68238:	strb	r3, [r5, #4]
   6823c:	ldr	r2, [r5, #16]
   68240:	ldrb	r3, [r9, #3]
   68244:	and	r3, r3, #3
   68248:	strb	r3, [r2, #67]	; 0x43
   6824c:	ldr	r3, [sp, #24]
   68250:	cmp	r3, #0
   68254:	beq	69640 <fputs@plt+0x584cc>
   68258:	mov	r2, r8
   6825c:	mov	r8, sl
   68260:	mov	r3, fp
   68264:	mov	fp, r9
   68268:	mov	r9, r3
   6826c:	mov	sl, r2
   68270:	b	6d884 <fputs@plt+0x5c710>
   68274:	ldrb	r2, [r9, #3]
   68278:	and	r2, r2, #8
   6827c:	orr	r2, r2, #4
   68280:	str	r2, [sp, #24]
   68284:	ldr	r3, [r3, #12]
   68288:	ldrb	r3, [r3, #76]	; 0x4c
   6828c:	ldrb	r2, [fp, #88]	; 0x58
   68290:	cmp	r2, r3
   68294:	strbhi	r3, [fp, #88]	; 0x58
   68298:	b	68194 <fputs@plt+0x57020>
   6829c:	add	r6, r6, r6, lsl #2
   682a0:	ldr	r4, [sp, #36]	; 0x24
   682a4:	add	r0, r4, r6, lsl #3
   682a8:	bl	17958 <fputs@plt+0x67e4>
   682ac:	ldr	r6, [r4, r6, lsl #3]
   682b0:	b	681a0 <fputs@plt+0x5702c>
   682b4:	ldr	r4, [r9, #16]
   682b8:	ldrh	r2, [r4, #6]
   682bc:	ldrh	r3, [r4, #8]
   682c0:	add	r2, r2, r3
   682c4:	b	681bc <fputs@plt+0x57048>
   682c8:	movw	r0, #59956	; 0xea34
   682cc:	bl	3693c <fputs@plt+0x257c8>
   682d0:	str	r0, [sp, #24]
   682d4:	b	68228 <fputs@plt+0x570b4>
   682d8:	ldr	r2, [r9, #8]
   682dc:	ldr	r1, [r9, #4]
   682e0:	mov	r3, #0
   682e4:	str	r3, [sp]
   682e8:	mvn	r3, #0
   682ec:	mov	r0, fp
   682f0:	bl	5343c <fputs@plt+0x422c8>
   682f4:	subs	r4, r0, #0
   682f8:	beq	6d9f0 <fputs@plt+0x5c87c>
   682fc:	mov	r3, #1
   68300:	strb	r3, [r4, #2]
   68304:	ldrb	r3, [r4, #5]
   68308:	orr	r3, r3, #1
   6830c:	strb	r3, [r4, #5]
   68310:	ldr	r0, [r8]
   68314:	movw	r3, #1054	; 0x41e
   68318:	str	r3, [sp, #4]
   6831c:	ldrb	r3, [r9, #3]
   68320:	orr	r3, r3, #5
   68324:	str	r3, [sp]
   68328:	add	r3, r4, #20
   6832c:	mov	r2, r8
   68330:	mov	r1, #0
   68334:	bl	572b8 <fputs@plt+0x46144>
   68338:	subs	r3, r0, #0
   6833c:	str	r3, [sp, #24]
   68340:	beq	68360 <fputs@plt+0x571ec>
   68344:	mov	r2, r8
   68348:	mov	r8, sl
   6834c:	mov	r3, fp
   68350:	mov	fp, r9
   68354:	mov	r9, r3
   68358:	mov	sl, r2
   6835c:	b	6d884 <fputs@plt+0x5c710>
   68360:	mov	r1, #1
   68364:	ldr	r0, [r4, #20]
   68368:	bl	4ab78 <fputs@plt+0x39a04>
   6836c:	subs	r3, r0, #0
   68370:	str	r3, [sp, #24]
   68374:	bne	6d4a0 <fputs@plt+0x5c32c>
   68378:	ldr	r5, [r9, #16]
   6837c:	cmp	r5, #0
   68380:	beq	6842c <fputs@plt+0x572b8>
   68384:	ldr	r0, [r4, #20]
   68388:	ldrb	r2, [r9, #3]
   6838c:	ldr	r3, [r0, #4]
   68390:	ldr	r1, [r0]
   68394:	str	r1, [r3, #4]
   68398:	orr	r2, r2, #2
   6839c:	add	r1, sp, #304	; 0x130
   683a0:	bl	4f210 <fputs@plt+0x3e09c>
   683a4:	subs	r3, r0, #0
   683a8:	str	r3, [sp, #24]
   683ac:	beq	683e0 <fputs@plt+0x5726c>
   683b0:	mov	r3, #0
   683b4:	strb	r3, [r4, #4]
   683b8:	ldr	r3, [sp, #24]
   683bc:	cmp	r3, #0
   683c0:	bne	6d4bc <fputs@plt+0x5c348>
   683c4:	ldrb	r3, [r9, #3]
   683c8:	subs	r3, r3, #8
   683cc:	movne	r3, #1
   683d0:	ldrb	r2, [r4, #5]
   683d4:	bfi	r2, r3, #2, #1
   683d8:	strb	r2, [r4, #5]
   683dc:	b	69640 <fputs@plt+0x584cc>
   683e0:	str	r5, [r4, #24]
   683e4:	ldr	r1, [sp, #304]	; 0x130
   683e8:	cmp	r1, #0
   683ec:	ble	6841c <fputs@plt+0x572a8>
   683f0:	ldr	r0, [r4, #20]
   683f4:	ldr	r3, [r4, #16]
   683f8:	ldr	r2, [r0, #4]
   683fc:	ldr	ip, [r0]
   68400:	str	ip, [r2, #4]
   68404:	str	r3, [sp]
   68408:	mov	r3, r5
   6840c:	mov	r2, #4
   68410:	bl	2127c <fputs@plt+0x10108>
   68414:	str	r0, [sp, #24]
   68418:	b	683b0 <fputs@plt+0x5723c>
   6841c:	movw	r0, #59956	; 0xea34
   68420:	bl	3693c <fputs@plt+0x257c8>
   68424:	str	r0, [sp, #24]
   68428:	b	683b0 <fputs@plt+0x5723c>
   6842c:	ldr	r0, [r4, #20]
   68430:	ldr	r3, [r4, #16]
   68434:	ldr	r2, [r0, #4]
   68438:	ldr	r1, [r0]
   6843c:	str	r1, [r2, #4]
   68440:	str	r3, [sp]
   68444:	mov	r3, #0
   68448:	mov	r2, #4
   6844c:	mov	r1, #1
   68450:	bl	2127c <fputs@plt+0x10108>
   68454:	str	r0, [sp, #24]
   68458:	mov	r3, #1
   6845c:	strb	r3, [r4, #4]
   68460:	b	683b8 <fputs@plt+0x57244>
   68464:	ldr	r2, [r9, #8]
   68468:	ldr	r1, [r9, #4]
   6846c:	mov	r3, #1
   68470:	str	r3, [sp]
   68474:	mvn	r3, #0
   68478:	mov	r0, fp
   6847c:	bl	5343c <fputs@plt+0x422c8>
   68480:	subs	r6, r0, #0
   68484:	beq	6da0c <fputs@plt+0x5c898>
   68488:	ldr	r3, [r9, #16]
   6848c:	str	r3, [r6, #24]
   68490:	ldr	r7, [r9, #12]
   68494:	ldrh	r5, [r3, #6]
   68498:	add	r5, r5, #5
   6849c:	lsl	r5, r5, #2
   684a0:	add	r2, r5, #136	; 0x88
   684a4:	asr	r3, r2, #31
   684a8:	mov	r0, r8
   684ac:	bl	1d294 <fputs@plt+0xc120>
   684b0:	mov	r4, r0
   684b4:	str	r0, [r6, #16]
   684b8:	cmp	r0, #0
   684bc:	beq	6d328 <fputs@plt+0x5c1b4>
   684c0:	add	r0, r0, #136	; 0x88
   684c4:	str	r0, [r4, #28]
   684c8:	mov	r2, r5
   684cc:	ldr	r1, [r6, #24]
   684d0:	bl	10fdc <memcpy@plt>
   684d4:	mov	r3, #0
   684d8:	str	r3, [r4, #148]	; 0x94
   684dc:	cmp	r7, r3
   684e0:	beq	68500 <fputs@plt+0x5738c>
   684e4:	uxth	r7, r7
   684e8:	ldrh	r3, [r4, #144]	; 0x90
   684ec:	ldrh	r2, [r4, #142]	; 0x8e
   684f0:	add	r3, r3, r2
   684f4:	sub	r3, r3, r7
   684f8:	strh	r3, [r4, #144]	; 0x90
   684fc:	strh	r7, [r4, #142]	; 0x8e
   68500:	ldr	r3, [r8, #16]
   68504:	ldr	r3, [r3, #4]
   68508:	ldr	r3, [r3, #4]
   6850c:	ldr	r0, [r3, #32]
   68510:	str	r0, [r4, #12]
   68514:	mov	r3, #1
   68518:	strb	r3, [r4, #59]	; 0x3b
   6851c:	mvn	r3, #0
   68520:	strb	r3, [r4, #58]	; 0x3a
   68524:	mov	r3, #0
   68528:	strb	r3, [r4, #57]	; 0x39
   6852c:	str	r8, [r4, #24]
   68530:	str	r4, [r4, #72]	; 0x48
   68534:	ldrb	r3, [r8, #68]	; 0x44
   68538:	cmp	r3, #2
   6853c:	beq	685a8 <fputs@plt+0x57434>
   68540:	movw	r3, #4408	; 0x1138
   68544:	movt	r3, #10
   68548:	ldr	r2, [r3, #224]	; 0xe0
   6854c:	mul	r3, r0, r2
   68550:	str	r3, [r4]
   68554:	ldr	r3, [r8, #16]
   68558:	ldr	r3, [r3, #12]
   6855c:	ldr	r1, [r3, #80]	; 0x50
   68560:	cmp	r2, r1
   68564:	movge	r1, r2
   68568:	asr	r3, r1, #31
   6856c:	mov	r6, r0
   68570:	asr	r7, r0, #31
   68574:	mul	ip, r1, r7
   68578:	mla	ip, r0, r3, ip
   6857c:	umull	r2, r3, r1, r0
   68580:	add	r3, ip, r3
   68584:	cmp	r2, #536870913	; 0x20000001
   68588:	sbcs	r1, r3, #0
   6858c:	movge	r2, #536870912	; 0x20000000
   68590:	str	r2, [r4, #4]
   68594:	movw	r3, #4408	; 0x1138
   68598:	movt	r3, #10
   6859c:	ldr	r3, [r3, #192]	; 0xc0
   685a0:	cmp	r3, #0
   685a4:	beq	685c8 <fputs@plt+0x57454>
   685a8:	ldrh	r3, [r4, #142]	; 0x8e
   685ac:	ldrh	r2, [r4, #144]	; 0x90
   685b0:	add	r3, r3, r2
   685b4:	cmp	r3, #12
   685b8:	ble	68600 <fputs@plt+0x5748c>
   685bc:	ldr	r3, [sp, #52]	; 0x34
   685c0:	str	r3, [sp, #24]
   685c4:	b	69640 <fputs@plt+0x584cc>
   685c8:	str	r0, [r4, #52]	; 0x34
   685cc:	asr	r1, r0, #31
   685d0:	bl	13c74 <fputs@plt+0x2b00>
   685d4:	str	r0, [r4, #40]	; 0x28
   685d8:	cmp	r0, #0
   685dc:	bne	685a8 <fputs@plt+0x57434>
   685e0:	ldrh	r3, [r4, #144]	; 0x90
   685e4:	ldrh	r2, [r4, #142]	; 0x8e
   685e8:	add	r3, r3, r2
   685ec:	cmp	r3, #12
   685f0:	bgt	6e270 <fputs@plt+0x5d0fc>
   685f4:	mov	r3, #7
   685f8:	str	r3, [sp, #24]
   685fc:	b	68608 <fputs@plt+0x57494>
   68600:	ldr	r3, [sp, #52]	; 0x34
   68604:	str	r3, [sp, #24]
   68608:	ldr	r3, [r4, #156]	; 0x9c
   6860c:	cmp	r3, #0
   68610:	beq	68620 <fputs@plt+0x574ac>
   68614:	ldr	r2, [r8, #8]
   68618:	cmp	r3, r2
   6861c:	bne	68628 <fputs@plt+0x574b4>
   68620:	mov	r3, #3
   68624:	strb	r3, [r4, #60]	; 0x3c
   68628:	ldr	r3, [sp, #24]
   6862c:	cmp	r3, #0
   68630:	beq	69640 <fputs@plt+0x584cc>
   68634:	mov	r2, r8
   68638:	mov	r8, sl
   6863c:	mov	r3, fp
   68640:	mov	fp, r9
   68644:	mov	r9, r3
   68648:	mov	sl, r2
   6864c:	b	6d884 <fputs@plt+0x5c710>
   68650:	ldr	r2, [r9, #4]
   68654:	ldr	r3, [fp, #56]	; 0x38
   68658:	ldr	r1, [r3, r2, lsl #2]
   6865c:	ldrd	r2, [r1, #32]
   68660:	adds	ip, r2, #1
   68664:	adc	r0, r3, #0
   68668:	str	ip, [r1, #32]
   6866c:	str	r0, [r1, #36]	; 0x24
   68670:	orrs	r3, r2, r3
   68674:	bne	69640 <fputs@plt+0x584cc>
   68678:	b	6962c <fputs@plt+0x584b8>
   6867c:	ldr	r2, [r9, #12]
   68680:	ldr	r1, [r9, #4]
   68684:	mov	r3, #3
   68688:	str	r3, [sp]
   6868c:	mvn	r3, #0
   68690:	mov	r0, fp
   68694:	bl	5343c <fputs@plt+0x422c8>
   68698:	cmp	r0, #0
   6869c:	beq	6da28 <fputs@plt+0x5c8b4>
   686a0:	mov	r3, #1
   686a4:	strb	r3, [r0, #2]
   686a8:	ldr	r2, [r9, #8]
   686ac:	str	r2, [r0, #16]
   686b0:	strb	r3, [r0, #4]
   686b4:	b	69640 <fputs@plt+0x584cc>
   686b8:	ldr	r2, [r9, #4]
   686bc:	ldr	r3, [fp, #56]	; 0x38
   686c0:	ldr	r1, [r3, r2, lsl #2]
   686c4:	mov	r0, fp
   686c8:	bl	5324c <fputs@plt+0x420d8>
   686cc:	ldr	r2, [r9, #4]
   686d0:	ldr	r3, [fp, #56]	; 0x38
   686d4:	mov	r1, #0
   686d8:	str	r1, [r3, r2, lsl #2]
   686dc:	b	69640 <fputs@plt+0x584cc>
   686e0:	mov	r7, r4
   686e4:	ldr	r2, [r9, #4]
   686e8:	ldr	r3, [fp, #56]	; 0x38
   686ec:	ldr	r5, [r3, r2, lsl #2]
   686f0:	mov	r3, #0
   686f4:	strb	r3, [r5, #2]
   686f8:	ldrb	r3, [r5, #4]
   686fc:	cmp	r3, #0
   68700:	beq	68848 <fputs@plt+0x576d4>
   68704:	ldr	r6, [r9, #12]
   68708:	add	r6, r6, r6, lsl #2
   6870c:	ldr	r3, [sp, #36]	; 0x24
   68710:	add	r6, r3, r6, lsl #3
   68714:	ldrh	r3, [r6, #8]
   68718:	and	r3, r3, #14
   6871c:	cmp	r3, #2
   68720:	beq	68804 <fputs@plt+0x57690>
   68724:	mov	r0, r6
   68728:	bl	17824 <fputs@plt+0x66b0>
   6872c:	strd	r0, [sp, #40]	; 0x28
   68730:	ldrh	r3, [r6, #8]
   68734:	tst	r3, #4
   68738:	bne	68764 <fputs@plt+0x575f0>
   6873c:	tst	r3, #8
   68740:	beq	6962c <fputs@plt+0x584b8>
   68744:	vldr	d8, [r6]
   68748:	bl	84fc4 <fputs@plt+0x73e50>
   6874c:	vmov	d7, r0, r1
   68750:	vcmpe.f64	d8, d7
   68754:	vmrs	APSR_nzcv, fpscr
   68758:	bpl	68814 <fputs@plt+0x576a0>
   6875c:	tst	r4, #1
   68760:	subeq	r7, r4, #1
   68764:	ldr	r0, [r5, #16]
   68768:	add	r3, sp, #232	; 0xe8
   6876c:	str	r3, [sp, #4]
   68770:	mov	r1, #0
   68774:	str	r1, [sp]
   68778:	ldrd	r2, [sp, #40]	; 0x28
   6877c:	bl	4f834 <fputs@plt+0x3e6c0>
   68780:	ldrd	r2, [sp, #40]	; 0x28
   68784:	strd	r2, [r5, #40]	; 0x28
   68788:	subs	r3, r0, #0
   6878c:	str	r3, [sp, #24]
   68790:	bne	6882c <fputs@plt+0x576b8>
   68794:	mov	r3, #0
   68798:	strb	r3, [r5, #3]
   6879c:	str	r3, [r5, #56]	; 0x38
   687a0:	cmp	r7, #64	; 0x40
   687a4:	ble	688fc <fputs@plt+0x57788>
   687a8:	ldr	r3, [sp, #232]	; 0xe8
   687ac:	cmp	r3, #0
   687b0:	blt	687c8 <fputs@plt+0x57654>
   687b4:	cmp	r7, #66	; 0x42
   687b8:	cmpeq	r3, #0
   687bc:	movne	r3, #0
   687c0:	strne	r3, [sp, #232]	; 0xe8
   687c4:	bne	68954 <fputs@plt+0x577e0>
   687c8:	mov	r3, #0
   687cc:	str	r3, [sp, #232]	; 0xe8
   687d0:	add	r1, sp, #232	; 0xe8
   687d4:	ldr	r0, [r5, #16]
   687d8:	bl	50590 <fputs@plt+0x3f41c>
   687dc:	cmp	r0, #0
   687e0:	beq	68948 <fputs@plt+0x577d4>
   687e4:	mov	r2, r8
   687e8:	mov	r8, sl
   687ec:	mov	r3, fp
   687f0:	mov	fp, r9
   687f4:	mov	r9, r3
   687f8:	mov	sl, r2
   687fc:	str	r0, [sp, #24]
   68800:	b	6d884 <fputs@plt+0x5c710>
   68804:	mov	r1, #0
   68808:	mov	r0, r6
   6880c:	bl	1fe54 <fputs@plt+0xece0>
   68810:	b	68724 <fputs@plt+0x575b0>
   68814:	vcmpe.f64	d8, d7
   68818:	vmrs	APSR_nzcv, fpscr
   6881c:	ble	68764 <fputs@plt+0x575f0>
   68820:	tst	r4, #1
   68824:	addne	r7, r4, #1
   68828:	b	68764 <fputs@plt+0x575f0>
   6882c:	mov	r2, r8
   68830:	mov	r8, sl
   68834:	mov	r3, fp
   68838:	mov	fp, r9
   6883c:	mov	r9, r3
   68840:	mov	sl, r2
   68844:	b	6d884 <fputs@plt+0x5c710>
   68848:	ldr	r3, [r5, #16]
   6884c:	ldrb	r6, [r3, #67]	; 0x43
   68850:	and	r6, r6, #2
   68854:	ldr	r3, [r9, #16]
   68858:	ldr	r2, [r5, #24]
   6885c:	str	r2, [sp, #304]	; 0x130
   68860:	add	r2, sp, #312	; 0x138
   68864:	strh	r3, [r2]
   68868:	sub	r3, r4, #63	; 0x3f
   6886c:	and	r3, r3, #1
   68870:	cmp	r3, #0
   68874:	mvnne	r3, #0
   68878:	moveq	r3, #1
   6887c:	strb	r3, [sp, #314]	; 0x13a
   68880:	ldr	r0, [r9, #12]
   68884:	add	r0, r0, r0, lsl #2
   68888:	ldr	r3, [sp, #36]	; 0x24
   6888c:	add	r0, r3, r0, lsl #3
   68890:	str	r0, [sp, #308]	; 0x134
   68894:	ldrh	r3, [r0, #8]
   68898:	tst	r3, #16384	; 0x4000
   6889c:	bne	688f4 <fputs@plt+0x57780>
   688a0:	mov	r3, #0
   688a4:	strb	r3, [sp, #318]	; 0x13e
   688a8:	ldr	r0, [r5, #16]
   688ac:	add	r2, sp, #232	; 0xe8
   688b0:	str	r2, [sp, #4]
   688b4:	str	r3, [sp]
   688b8:	mov	r2, #0
   688bc:	mov	r3, #0
   688c0:	add	r1, sp, #304	; 0x130
   688c4:	bl	4f834 <fputs@plt+0x3e6c0>
   688c8:	subs	r3, r0, #0
   688cc:	str	r3, [sp, #24]
   688d0:	bne	6d4d8 <fputs@plt+0x5c364>
   688d4:	cmp	r6, #0
   688d8:	beq	68794 <fputs@plt+0x57620>
   688dc:	ldrb	r3, [sp, #318]	; 0x13e
   688e0:	cmp	r3, #0
   688e4:	beq	6e294 <fputs@plt+0x5d120>
   688e8:	mov	r3, #1
   688ec:	str	r3, [sp, #24]
   688f0:	b	68794 <fputs@plt+0x57620>
   688f4:	bl	2c1a0 <fputs@plt+0x1b02c>
   688f8:	b	688a0 <fputs@plt+0x5772c>
   688fc:	ldr	r3, [sp, #232]	; 0xe8
   68900:	cmp	r3, #0
   68904:	bgt	6892c <fputs@plt+0x577b8>
   68908:	cmp	r7, #63	; 0x3f
   6890c:	cmpeq	r3, #0
   68910:	beq	6892c <fputs@plt+0x577b8>
   68914:	ldr	r3, [r5, #16]
   68918:	ldrb	r3, [r3, #66]	; 0x42
   6891c:	subs	r3, r3, #1
   68920:	movne	r3, #1
   68924:	str	r3, [sp, #232]	; 0xe8
   68928:	b	68948 <fputs@plt+0x577d4>
   6892c:	mov	r3, #0
   68930:	str	r3, [sp, #232]	; 0xe8
   68934:	add	r1, sp, #232	; 0xe8
   68938:	ldr	r0, [r5, #16]
   6893c:	bl	5005c <fputs@plt+0x3eee8>
   68940:	cmp	r0, #0
   68944:	bne	6896c <fputs@plt+0x577f8>
   68948:	ldr	r3, [sp, #232]	; 0xe8
   6894c:	cmp	r3, #0
   68950:	bne	6898c <fputs@plt+0x57818>
   68954:	ldr	r3, [sp, #24]
   68958:	cmp	r3, #0
   6895c:	bne	6e2a0 <fputs@plt+0x5d12c>
   68960:	ldr	r3, [sp, #52]	; 0x34
   68964:	str	r3, [sp, #24]
   68968:	b	69640 <fputs@plt+0x584cc>
   6896c:	mov	r2, r8
   68970:	mov	r8, sl
   68974:	mov	r3, fp
   68978:	mov	fp, r9
   6897c:	mov	r9, r3
   68980:	mov	sl, r2
   68984:	str	r0, [sp, #24]
   68988:	b	6d884 <fputs@plt+0x5c710>
   6898c:	ldr	r3, [sp, #52]	; 0x34
   68990:	str	r3, [sp, #24]
   68994:	b	6962c <fputs@plt+0x584b8>
   68998:	ldr	r2, [r9, #4]
   6899c:	ldr	r3, [fp, #56]	; 0x38
   689a0:	ldr	r5, [r3, r2, lsl #2]
   689a4:	ldr	r4, [r9, #12]
   689a8:	add	r4, r4, r4, lsl #2
   689ac:	ldr	r3, [sp, #36]	; 0x24
   689b0:	add	r4, r3, r4, lsl #3
   689b4:	mov	r3, #0
   689b8:	str	r3, [sp, #200]	; 0xc8
   689bc:	ldr	r3, [r9, #16]
   689c0:	cmp	r3, #0
   689c4:	ble	68a28 <fputs@plt+0x578b4>
   689c8:	ldr	r2, [r5, #24]
   689cc:	str	r2, [sp, #232]	; 0xe8
   689d0:	strh	r3, [sp, #240]	; 0xf0
   689d4:	str	r4, [sp, #236]	; 0xec
   689d8:	uxth	r3, r3
   689dc:	cmp	r3, #0
   689e0:	ble	68b00 <fputs@plt+0x5798c>
   689e4:	ldr	r6, [sp, #52]	; 0x34
   689e8:	mov	r4, #0
   689ec:	b	68a08 <fputs@plt+0x57894>
   689f0:	bl	2c1a0 <fputs@plt+0x1b02c>
   689f4:	add	r6, r6, #1
   689f8:	add	r4, r4, #40	; 0x28
   689fc:	ldrh	r3, [sp, #240]	; 0xf0
   68a00:	cmp	r3, r6
   68a04:	ble	68a20 <fputs@plt+0x578ac>
   68a08:	ldr	r0, [sp, #236]	; 0xec
   68a0c:	add	r0, r0, r4
   68a10:	ldrh	r3, [r0, #8]
   68a14:	tst	r3, #16384	; 0x4000
   68a18:	beq	689f4 <fputs@plt+0x57880>
   68a1c:	b	689f0 <fputs@plt+0x5787c>
   68a20:	add	r6, sp, #232	; 0xe8
   68a24:	b	68a64 <fputs@plt+0x578f0>
   68a28:	add	r3, sp, #200	; 0xc8
   68a2c:	mov	r2, #183	; 0xb7
   68a30:	add	r1, sp, #304	; 0x130
   68a34:	ldr	r0, [r5, #24]
   68a38:	bl	17b34 <fputs@plt+0x69c0>
   68a3c:	subs	r6, r0, #0
   68a40:	beq	6da44 <fputs@plt+0x5c8d0>
   68a44:	ldrh	r3, [r4, #8]
   68a48:	tst	r3, #16384	; 0x4000
   68a4c:	bne	68af4 <fputs@plt+0x57980>
   68a50:	mov	r3, r6
   68a54:	ldr	r2, [r4, #16]
   68a58:	ldr	r1, [r4, #12]
   68a5c:	ldr	r0, [r5, #24]
   68a60:	bl	1df04 <fputs@plt+0xcd90>
   68a64:	mov	r3, #0
   68a68:	strb	r3, [r6, #10]
   68a6c:	ldrb	r3, [r9]
   68a70:	cmp	r3, #67	; 0x43
   68a74:	beq	68b08 <fputs@plt+0x57994>
   68a78:	ldr	r4, [sp, #52]	; 0x34
   68a7c:	ldr	r0, [r5, #16]
   68a80:	add	r3, sp, #196	; 0xc4
   68a84:	str	r3, [sp, #4]
   68a88:	mov	r3, #0
   68a8c:	str	r3, [sp]
   68a90:	mov	r2, #0
   68a94:	mov	r3, #0
   68a98:	mov	r1, r6
   68a9c:	bl	4f834 <fputs@plt+0x3e6c0>
   68aa0:	mov	r6, r0
   68aa4:	str	r0, [sp, #24]
   68aa8:	ldr	r1, [sp, #200]	; 0xc8
   68aac:	mov	r0, r8
   68ab0:	bl	214f4 <fputs@plt+0x10380>
   68ab4:	cmp	r6, #0
   68ab8:	bne	6d4f4 <fputs@plt+0x5c380>
   68abc:	ldr	r3, [sp, #196]	; 0xc4
   68ac0:	str	r3, [r5, #28]
   68ac4:	adds	r2, r3, #0
   68ac8:	movne	r2, #1
   68acc:	strb	r2, [r5, #2]
   68ad0:	mov	r2, #0
   68ad4:	strb	r2, [r5, #3]
   68ad8:	str	r2, [r5, #56]	; 0x38
   68adc:	ldrb	r2, [r9]
   68ae0:	cmp	r2, #69	; 0x45
   68ae4:	beq	68b64 <fputs@plt+0x579f0>
   68ae8:	orrs	r3, r3, r4
   68aec:	beq	69640 <fputs@plt+0x584cc>
   68af0:	b	6962c <fputs@plt+0x584b8>
   68af4:	mov	r0, r4
   68af8:	bl	2c1a0 <fputs@plt+0x1b02c>
   68afc:	b	68a50 <fputs@plt+0x578dc>
   68b00:	add	r6, sp, #232	; 0xe8
   68b04:	b	68a64 <fputs@plt+0x578f0>
   68b08:	ldrh	r0, [r6, #8]
   68b0c:	cmp	r0, #0
   68b10:	ble	68b54 <fputs@plt+0x579e0>
   68b14:	ldr	r2, [r6, #4]
   68b18:	ldrh	r3, [r2, #8]
   68b1c:	tst	r3, #1
   68b20:	bne	68b5c <fputs@plt+0x579e8>
   68b24:	ldr	r3, [sp, #52]	; 0x34
   68b28:	add	r3, r3, #1
   68b2c:	cmp	r3, r0
   68b30:	beq	68b4c <fputs@plt+0x579d8>
   68b34:	ldrh	r1, [r2, #48]	; 0x30
   68b38:	add	r2, r2, #40	; 0x28
   68b3c:	tst	r1, #1
   68b40:	beq	68b28 <fputs@plt+0x579b4>
   68b44:	mov	r4, #1
   68b48:	b	68a7c <fputs@plt+0x57908>
   68b4c:	ldr	r4, [sp, #52]	; 0x34
   68b50:	b	68a7c <fputs@plt+0x57908>
   68b54:	ldr	r4, [sp, #52]	; 0x34
   68b58:	b	68a7c <fputs@plt+0x57908>
   68b5c:	mov	r4, #1
   68b60:	b	68a7c <fputs@plt+0x57908>
   68b64:	cmp	r3, #0
   68b68:	bne	69640 <fputs@plt+0x584cc>
   68b6c:	b	6962c <fputs@plt+0x584b8>
   68b70:	ldr	r3, [r9, #12]
   68b74:	add	r3, r3, r3, lsl #2
   68b78:	lsl	r3, r3, #3
   68b7c:	ldr	r1, [r9, #4]
   68b80:	ldr	r2, [fp, #56]	; 0x38
   68b84:	ldr	r6, [r2, r1, lsl #2]
   68b88:	ldr	r0, [r6, #16]
   68b8c:	mov	r7, #0
   68b90:	str	r7, [sp, #304]	; 0x130
   68b94:	ldr	r2, [sp, #36]	; 0x24
   68b98:	ldrd	r4, [r2, r3]
   68b9c:	add	r3, sp, #304	; 0x130
   68ba0:	str	r3, [sp, #4]
   68ba4:	str	r7, [sp]
   68ba8:	mov	r2, r4
   68bac:	mov	r3, r5
   68bb0:	mov	r1, r7
   68bb4:	bl	4f834 <fputs@plt+0x3e6c0>
   68bb8:	str	r0, [sp, #24]
   68bbc:	strd	r4, [r6, #40]	; 0x28
   68bc0:	strb	r7, [r6, #2]
   68bc4:	str	r7, [r6, #56]	; 0x38
   68bc8:	strb	r7, [r6, #3]
   68bcc:	ldr	r3, [sp, #304]	; 0x130
   68bd0:	str	r3, [r6, #28]
   68bd4:	cmp	r3, r7
   68bd8:	beq	68bf8 <fputs@plt+0x57a84>
   68bdc:	ldr	r3, [r9, #8]
   68be0:	cmp	r3, r7
   68be4:	bne	6962c <fputs@plt+0x584b8>
   68be8:	movw	r0, #12999	; 0x32c7
   68bec:	movt	r0, #1
   68bf0:	bl	3693c <fputs@plt+0x257c8>
   68bf4:	str	r0, [sp, #24]
   68bf8:	ldr	r3, [sp, #24]
   68bfc:	cmp	r3, #0
   68c00:	beq	69640 <fputs@plt+0x584cc>
   68c04:	mov	r2, r8
   68c08:	mov	r8, sl
   68c0c:	mov	r3, fp
   68c10:	mov	fp, r9
   68c14:	mov	r9, r3
   68c18:	mov	sl, r2
   68c1c:	b	6d884 <fputs@plt+0x5c710>
   68c20:	mov	r1, r9
   68c24:	mov	r0, fp
   68c28:	bl	238c8 <fputs@plt+0x12754>
   68c2c:	ldr	r2, [r9, #4]
   68c30:	ldr	r3, [fp, #56]	; 0x38
   68c34:	ldr	r2, [r3, r2, lsl #2]
   68c38:	ldr	r3, [r2, #32]
   68c3c:	ldr	r1, [r2, #36]	; 0x24
   68c40:	adds	lr, r3, #1
   68c44:	adc	ip, r1, #0
   68c48:	str	lr, [r2, #32]
   68c4c:	str	ip, [r2, #36]	; 0x24
   68c50:	str	r3, [r0]
   68c54:	str	r1, [r0, #4]
   68c58:	b	69640 <fputs@plt+0x584cc>
   68c5c:	mov	r2, #0
   68c60:	mov	r3, #0
   68c64:	add	r1, sp, #304	; 0x130
   68c68:	strd	r2, [r1]
   68c6c:	mov	r3, #0
   68c70:	str	r3, [sp, #232]	; 0xe8
   68c74:	mov	r1, r9
   68c78:	mov	r0, fp
   68c7c:	bl	238c8 <fputs@plt+0x12754>
   68c80:	mov	r7, r0
   68c84:	ldr	r2, [r9, #4]
   68c88:	ldr	r3, [fp, #56]	; 0x38
   68c8c:	ldr	r5, [r3, r2, lsl #2]
   68c90:	ldrb	r3, [r5, #5]
   68c94:	tst	r3, #2
   68c98:	beq	68d44 <fputs@plt+0x57bd0>
   68c9c:	ldr	r4, [r9, #12]
   68ca0:	cmp	r4, #0
   68ca4:	beq	68e08 <fputs@plt+0x57c94>
   68ca8:	ldr	r2, [fp, #176]	; 0xb0
   68cac:	cmp	r2, #0
   68cb0:	bne	68dec <fputs@plt+0x57c78>
   68cb4:	add	r4, r4, r4, lsl #2
   68cb8:	ldr	r3, [sp, #36]	; 0x24
   68cbc:	add	r4, r3, r4, lsl #3
   68cc0:	mov	r0, r4
   68cc4:	bl	17958 <fputs@plt+0x67e4>
   68cc8:	ldrd	r0, [r4]
   68ccc:	mvn	r2, #0
   68cd0:	mvn	r3, #-2147483648	; 0x80000000
   68cd4:	cmp	r1, r3
   68cd8:	cmpeq	r0, r2
   68cdc:	beq	68eb4 <fputs@plt+0x57d40>
   68ce0:	ldrb	r3, [r5, #5]
   68ce4:	tst	r3, #2
   68ce8:	bne	68ed8 <fputs@plt+0x57d64>
   68cec:	add	r3, sp, #304	; 0x130
   68cf0:	ldrd	r2, [r3]
   68cf4:	cmp	r0, r2
   68cf8:	sbcs	r3, r1, r3
   68cfc:	blt	68d10 <fputs@plt+0x57b9c>
   68d00:	adds	r2, r0, #1
   68d04:	adc	r3, r1, #0
   68d08:	str	r2, [sp, #304]	; 0x130
   68d0c:	str	r3, [sp, #308]	; 0x134
   68d10:	add	r3, sp, #304	; 0x130
   68d14:	ldrd	r2, [r3]
   68d18:	strd	r2, [r4]
   68d1c:	ldrb	r3, [r5, #5]
   68d20:	tst	r3, #2
   68d24:	bne	68e08 <fputs@plt+0x57c94>
   68d28:	mov	r3, #0
   68d2c:	strb	r3, [r5, #3]
   68d30:	str	r3, [r5, #56]	; 0x38
   68d34:	add	r3, sp, #304	; 0x130
   68d38:	ldrd	r2, [r3]
   68d3c:	strd	r2, [r7]
   68d40:	b	69640 <fputs@plt+0x584cc>
   68d44:	add	r1, sp, #232	; 0xe8
   68d48:	ldr	r0, [r5, #16]
   68d4c:	bl	4a478 <fputs@plt+0x39304>
   68d50:	subs	r6, r0, #0
   68d54:	bne	68e94 <fputs@plt+0x57d20>
   68d58:	ldr	r3, [sp, #232]	; 0xe8
   68d5c:	cmp	r3, #0
   68d60:	beq	68d90 <fputs@plt+0x57c1c>
   68d64:	mov	r2, #1
   68d68:	mov	r3, #0
   68d6c:	add	r1, sp, #304	; 0x130
   68d70:	strd	r2, [r1]
   68d74:	ldr	r3, [r9, #12]
   68d78:	str	r3, [sp, #24]
   68d7c:	cmp	r3, #0
   68d80:	beq	68d1c <fputs@plt+0x57ba8>
   68d84:	mov	r4, r3
   68d88:	str	r6, [sp, #24]
   68d8c:	b	68ca8 <fputs@plt+0x57b34>
   68d90:	ldr	r4, [r5, #16]
   68d94:	mov	r0, r4
   68d98:	bl	1fa0c <fputs@plt+0xe898>
   68d9c:	ldrd	r2, [r4, #16]
   68da0:	add	r1, sp, #304	; 0x130
   68da4:	strd	r2, [r1]
   68da8:	mvn	r0, #0
   68dac:	mvn	r1, #-2147483648	; 0x80000000
   68db0:	cmp	r3, r1
   68db4:	cmpeq	r2, r0
   68db8:	beq	68dd8 <fputs@plt+0x57c64>
   68dbc:	mov	r0, r2
   68dc0:	mov	r1, r3
   68dc4:	adds	r2, r2, #1
   68dc8:	adc	r3, r1, #0
   68dcc:	str	r2, [sp, #304]	; 0x130
   68dd0:	str	r3, [sp, #308]	; 0x134
   68dd4:	b	68d74 <fputs@plt+0x57c00>
   68dd8:	ldrb	r3, [r5, #5]
   68ddc:	orr	r3, r3, #2
   68de0:	strb	r3, [r5, #5]
   68de4:	b	68d74 <fputs@plt+0x57c00>
   68de8:	mov	r2, r3
   68dec:	ldr	r3, [r2, #4]
   68df0:	cmp	r3, #0
   68df4:	bne	68de8 <fputs@plt+0x57c74>
   68df8:	add	r4, r4, r4, lsl #2
   68dfc:	ldr	r3, [r2, #16]
   68e00:	add	r4, r3, r4, lsl #3
   68e04:	b	68cc0 <fputs@plt+0x57b4c>
   68e08:	mov	r4, #100	; 0x64
   68e0c:	add	r6, sp, #232	; 0xe8
   68e10:	add	r1, sp, #304	; 0x130
   68e14:	mov	r0, #8
   68e18:	bl	45860 <fputs@plt+0x346ec>
   68e1c:	ldr	r2, [sp, #304]	; 0x130
   68e20:	ldr	r3, [sp, #308]	; 0x134
   68e24:	bic	r3, r3, #-1073741824	; 0xc0000000
   68e28:	adds	r2, r2, #1
   68e2c:	adc	r3, r3, #0
   68e30:	str	r2, [sp, #304]	; 0x130
   68e34:	str	r3, [sp, #308]	; 0x134
   68e38:	ldr	r0, [r5, #16]
   68e3c:	str	r6, [sp, #4]
   68e40:	mov	r1, #0
   68e44:	str	r1, [sp]
   68e48:	bl	4f834 <fputs@plt+0x3e6c0>
   68e4c:	cmp	r0, #0
   68e50:	bne	6d510 <fputs@plt+0x5c39c>
   68e54:	ldr	r3, [sp, #232]	; 0xe8
   68e58:	cmp	r3, #0
   68e5c:	bne	68e8c <fputs@plt+0x57d18>
   68e60:	subs	r4, r4, #1
   68e64:	bne	68e10 <fputs@plt+0x57c9c>
   68e68:	mov	r2, r8
   68e6c:	mov	r8, sl
   68e70:	mov	r3, fp
   68e74:	mov	fp, r9
   68e78:	mov	r9, r3
   68e7c:	mov	sl, r2
   68e80:	mov	r3, #13
   68e84:	str	r3, [sp, #24]
   68e88:	b	6d884 <fputs@plt+0x5c710>
   68e8c:	str	r0, [sp, #24]
   68e90:	b	68d28 <fputs@plt+0x57bb4>
   68e94:	mov	r2, r8
   68e98:	mov	r8, sl
   68e9c:	mov	r3, fp
   68ea0:	mov	fp, r9
   68ea4:	mov	r9, r3
   68ea8:	mov	sl, r2
   68eac:	str	r6, [sp, #24]
   68eb0:	b	6d884 <fputs@plt+0x5c710>
   68eb4:	mov	r2, r8
   68eb8:	mov	r8, sl
   68ebc:	mov	r3, fp
   68ec0:	mov	fp, r9
   68ec4:	mov	r9, r3
   68ec8:	mov	sl, r2
   68ecc:	mov	r3, #13
   68ed0:	str	r3, [sp, #24]
   68ed4:	b	6d884 <fputs@plt+0x5c710>
   68ed8:	mov	r2, r8
   68edc:	mov	r8, sl
   68ee0:	mov	r3, fp
   68ee4:	mov	fp, r9
   68ee8:	mov	r9, r3
   68eec:	mov	sl, r2
   68ef0:	mov	r3, #13
   68ef4:	str	r3, [sp, #24]
   68ef8:	b	6d884 <fputs@plt+0x5c710>
   68efc:	ldr	r3, [r9, #8]
   68f00:	add	r3, r3, r3, lsl #2
   68f04:	ldr	r2, [sp, #36]	; 0x24
   68f08:	add	r3, r2, r3, lsl #3
   68f0c:	ldr	r1, [r9, #4]
   68f10:	ldr	r2, [fp, #56]	; 0x38
   68f14:	ldr	r5, [r2, r1, lsl #2]
   68f18:	cmp	r4, #75	; 0x4b
   68f1c:	beq	69020 <fputs@plt+0x57eac>
   68f20:	ldr	r6, [r9, #12]
   68f24:	asr	r7, r6, #31
   68f28:	ldrb	r2, [r9, #3]
   68f2c:	tst	r2, #1
   68f30:	beq	68f40 <fputs@plt+0x57dcc>
   68f34:	ldr	r2, [fp, #92]	; 0x5c
   68f38:	add	r2, r2, #1
   68f3c:	str	r2, [fp, #92]	; 0x5c
   68f40:	ldrb	r2, [r9, #3]
   68f44:	tst	r2, #2
   68f48:	beq	68f58 <fputs@plt+0x57de4>
   68f4c:	strd	r6, [r8, #32]
   68f50:	str	r6, [sp, #60]	; 0x3c
   68f54:	str	r7, [sp, #64]	; 0x40
   68f58:	ldrh	r1, [r3, #8]
   68f5c:	tst	r1, #1
   68f60:	beq	68f70 <fputs@plt+0x57dfc>
   68f64:	mov	r2, #0
   68f68:	str	r2, [r3, #16]
   68f6c:	str	r2, [r3, #12]
   68f70:	ldrb	r2, [r9, #3]
   68f74:	tst	r2, #16
   68f78:	ldrne	ip, [r5, #28]
   68f7c:	ldreq	ip, [sp, #52]	; 0x34
   68f80:	tst	r1, #16384	; 0x4000
   68f84:	ldrne	r1, [r3]
   68f88:	ldreq	r1, [sp, #52]	; 0x34
   68f8c:	ldr	r0, [r5, #16]
   68f90:	str	ip, [sp, #16]
   68f94:	ubfx	r2, r2, #3, #1
   68f98:	str	r2, [sp, #12]
   68f9c:	str	r1, [sp, #8]
   68fa0:	ldr	r2, [r3, #12]
   68fa4:	str	r2, [sp, #4]
   68fa8:	ldr	r3, [r3, #16]
   68fac:	str	r3, [sp]
   68fb0:	mov	r2, r6
   68fb4:	mov	r3, r7
   68fb8:	mov	r1, #0
   68fbc:	bl	50700 <fputs@plt+0x3f58c>
   68fc0:	mov	r3, #0
   68fc4:	strb	r3, [r5, #3]
   68fc8:	str	r3, [r5, #56]	; 0x38
   68fcc:	subs	r3, r0, #0
   68fd0:	str	r3, [sp, #24]
   68fd4:	bne	6d530 <fputs@plt+0x5c3bc>
   68fd8:	ldr	r4, [r8, #216]	; 0xd8
   68fdc:	cmp	r4, #0
   68fe0:	beq	69640 <fputs@plt+0x584cc>
   68fe4:	ldr	r3, [r9, #16]
   68fe8:	cmp	r3, #0
   68fec:	beq	69640 <fputs@plt+0x584cc>
   68ff0:	ldrsb	r1, [r5, #1]
   68ff4:	ldr	r2, [r8, #16]
   68ff8:	ldr	r2, [r2, r1, lsl #4]
   68ffc:	ldrb	r1, [r9, #3]
   69000:	and	r1, r1, #4
   69004:	cmp	r1, #0
   69008:	ldr	r0, [r8, #212]	; 0xd4
   6900c:	strd	r6, [sp]
   69010:	movne	r1, #23
   69014:	moveq	r1, #18
   69018:	blx	r4
   6901c:	b	69640 <fputs@plt+0x584cc>
   69020:	ldr	r2, [r9, #12]
   69024:	add	r2, r2, r2, lsl #2
   69028:	lsl	r2, r2, #3
   6902c:	ldr	r1, [sp, #36]	; 0x24
   69030:	ldrd	r6, [r1, r2]
   69034:	b	68f28 <fputs@plt+0x57db4>
   69038:	ldr	r2, [r9, #4]
   6903c:	ldr	r3, [fp, #56]	; 0x38
   69040:	ldr	r4, [r3, r2, lsl #2]
   69044:	ldr	r3, [r8, #216]	; 0xd8
   69048:	cmp	r3, #0
   6904c:	beq	6e5e0 <fputs@plt+0x5d46c>
   69050:	ldr	r3, [r9, #16]
   69054:	cmp	r3, #0
   69058:	beq	6e5e0 <fputs@plt+0x5d46c>
   6905c:	ldrb	r3, [r4, #4]
   69060:	cmp	r3, #0
   69064:	beq	6e5e0 <fputs@plt+0x5d46c>
   69068:	ldrb	r3, [r9, #3]
   6906c:	cmp	r3, #0
   69070:	beq	6e5a4 <fputs@plt+0x5d430>
   69074:	ldr	r5, [r4, #16]
   69078:	mov	r0, r5
   6907c:	bl	1fa0c <fputs@plt+0xe898>
   69080:	ldrd	r2, [r5, #16]
   69084:	strd	r2, [r4, #40]	; 0x28
   69088:	ldrb	r1, [r9, #3]
   6908c:	ldr	r0, [r4, #16]
   69090:	bl	500d0 <fputs@plt+0x3ef5c>
   69094:	mov	r3, #0
   69098:	str	r3, [r4, #56]	; 0x38
   6909c:	subs	r3, r0, #0
   690a0:	str	r3, [sp, #24]
   690a4:	bne	6d54c <fputs@plt+0x5c3d8>
   690a8:	ldr	r3, [r9, #16]
   690ac:	ldrsb	r1, [r4, #1]
   690b0:	ldr	r2, [r8, #16]
   690b4:	ldr	r2, [r2, r1, lsl #4]
   690b8:	ldr	r0, [r8, #212]	; 0xd4
   690bc:	ldrd	r4, [r4, #40]	; 0x28
   690c0:	strd	r4, [sp]
   690c4:	ldr	r4, [r8, #216]	; 0xd8
   690c8:	mov	r1, #9
   690cc:	blx	r4
   690d0:	ldr	r3, [r9, #8]
   690d4:	ands	r3, r3, #1
   690d8:	str	r3, [sp, #24]
   690dc:	beq	69640 <fputs@plt+0x584cc>
   690e0:	ldr	r3, [fp, #92]	; 0x5c
   690e4:	add	r3, r3, #1
   690e8:	str	r3, [fp, #92]	; 0x5c
   690ec:	ldr	r3, [sp, #52]	; 0x34
   690f0:	str	r3, [sp, #24]
   690f4:	b	69640 <fputs@plt+0x584cc>
   690f8:	ldr	r2, [fp, #92]	; 0x5c
   690fc:	str	r2, [r8, #84]	; 0x54
   69100:	ldr	r3, [r8, #88]	; 0x58
   69104:	add	r3, r3, r2
   69108:	str	r3, [r8, #88]	; 0x58
   6910c:	mov	r3, #0
   69110:	str	r3, [fp, #92]	; 0x5c
   69114:	b	69640 <fputs@plt+0x584cc>
   69118:	ldr	r2, [r9, #4]
   6911c:	ldr	r3, [fp, #56]	; 0x38
   69120:	ldr	r3, [r3, r2, lsl #2]
   69124:	ldr	r5, [r9, #12]
   69128:	ldr	r4, [r9, #16]
   6912c:	ldr	r7, [r3, #16]
   69130:	ldr	r6, [r7, #32]
   69134:	ldr	r3, [r3, #24]
   69138:	str	r3, [sp, #24]
   6913c:	cmp	r6, #0
   69140:	beq	691c0 <fputs@plt+0x5804c>
   69144:	ldrb	r3, [r7, #56]	; 0x38
   69148:	cmp	r3, #0
   6914c:	beq	69210 <fputs@plt+0x5809c>
   69150:	ldr	r1, [r7, #20]
   69154:	ldr	r3, [r1, #8]
   69158:	ldr	r3, [r3, #4]
   6915c:	rsb	r2, r3, r3, lsl #3
   69160:	ldr	r3, [r1, #12]
   69164:	add	r3, r3, r2, lsl #3
   69168:	ldr	r1, [r3, #20]
   6916c:	ldr	r2, [r3, #32]
   69170:	mov	r3, r6
   69174:	ldr	r0, [sp, #24]
   69178:	bl	1df04 <fputs@plt+0xcd90>
   6917c:	cmp	r4, #0
   69180:	ble	6921c <fputs@plt+0x580a8>
   69184:	ldr	r3, [r6, #4]
   69188:	ldrh	r2, [r3, #8]
   6918c:	tst	r2, #1
   69190:	bne	6539c <fputs@plt+0x54228>
   69194:	ldr	r2, [sp, #52]	; 0x34
   69198:	add	r2, r2, #1
   6919c:	cmp	r4, r2
   691a0:	beq	6921c <fputs@plt+0x580a8>
   691a4:	ldrh	r1, [r3, #48]	; 0x30
   691a8:	add	r3, r3, #40	; 0x28
   691ac:	tst	r1, #1
   691b0:	beq	69198 <fputs@plt+0x58024>
   691b4:	ldr	r3, [sp, #52]	; 0x34
   691b8:	str	r3, [sp, #24]
   691bc:	b	6962c <fputs@plt+0x584b8>
   691c0:	add	r3, sp, #304	; 0x130
   691c4:	mov	r2, #0
   691c8:	mov	r1, r2
   691cc:	ldr	r0, [sp, #24]
   691d0:	bl	17b34 <fputs@plt+0x69c0>
   691d4:	mov	r6, r0
   691d8:	str	r0, [r7, #32]
   691dc:	cmp	r0, #0
   691e0:	beq	691ec <fputs@plt+0x58078>
   691e4:	strh	r4, [r0, #8]
   691e8:	b	69144 <fputs@plt+0x57fd0>
   691ec:	mov	r2, r8
   691f0:	mov	r8, sl
   691f4:	mov	r3, fp
   691f8:	mov	fp, r9
   691fc:	mov	r9, r3
   69200:	mov	sl, r2
   69204:	mov	r3, #7
   69208:	str	r3, [sp, #24]
   6920c:	b	6d884 <fputs@plt+0x5c710>
   69210:	ldr	r2, [r7, #36]	; 0x24
   69214:	ldr	r1, [r2], #8
   69218:	b	69170 <fputs@plt+0x57ffc>
   6921c:	add	r5, r5, r5, lsl #2
   69220:	ldr	r3, [sp, #36]	; 0x24
   69224:	add	r3, r3, r5, lsl #3
   69228:	mov	r2, r6
   6922c:	ldr	r1, [r3, #16]
   69230:	ldr	r0, [r3, #12]
   69234:	bl	3800c <fputs@plt+0x26e98>
   69238:	subs	r3, r0, #0
   6923c:	str	r3, [sp, #24]
   69240:	beq	69640 <fputs@plt+0x584cc>
   69244:	ldr	r3, [sp, #52]	; 0x34
   69248:	str	r3, [sp, #24]
   6924c:	b	6962c <fputs@plt+0x584b8>
   69250:	ldr	r4, [r9, #8]
   69254:	add	r4, r4, r4, lsl #2
   69258:	ldr	r3, [sp, #36]	; 0x24
   6925c:	add	r4, r3, r4, lsl #3
   69260:	ldr	r2, [r9, #4]
   69264:	ldr	r3, [fp, #56]	; 0x38
   69268:	ldr	r3, [r3, r2, lsl #2]
   6926c:	ldr	r3, [r3, #16]
   69270:	ldrb	r2, [r3, #56]	; 0x38
   69274:	cmp	r2, #0
   69278:	beq	692f0 <fputs@plt+0x5817c>
   6927c:	ldr	r1, [r3, #20]
   69280:	ldr	r3, [r1, #8]
   69284:	ldr	r3, [r3, #4]
   69288:	rsb	r2, r3, r3, lsl #3
   6928c:	ldr	r3, [r1, #12]
   69290:	add	r3, r3, r2, lsl #3
   69294:	ldr	r5, [r3, #20]
   69298:	ldr	r6, [r3, #32]
   6929c:	mov	r1, r5
   692a0:	mov	r0, r4
   692a4:	bl	2be94 <fputs@plt+0x1ad20>
   692a8:	subs	r3, r0, #0
   692ac:	str	r3, [sp, #24]
   692b0:	bne	6d34c <fputs@plt+0x5c1d8>
   692b4:	str	r5, [r4, #12]
   692b8:	ldrh	r3, [r4, #8]
   692bc:	and	r3, r3, #15872	; 0x3e00
   692c0:	orr	r3, r3, #16
   692c4:	strh	r3, [r4, #8]
   692c8:	mov	r2, r5
   692cc:	mov	r1, r6
   692d0:	ldr	r0, [r4, #16]
   692d4:	bl	10fdc <memcpy@plt>
   692d8:	ldr	r2, [r9, #12]
   692dc:	ldr	r3, [fp, #56]	; 0x38
   692e0:	ldr	r3, [r3, r2, lsl #2]
   692e4:	mov	r2, #0
   692e8:	str	r2, [r3, #56]	; 0x38
   692ec:	b	69640 <fputs@plt+0x584cc>
   692f0:	ldr	r6, [r3, #36]	; 0x24
   692f4:	ldr	r5, [r6], #8
   692f8:	b	6929c <fputs@plt+0x58128>
   692fc:	ldr	r4, [r9, #8]
   69300:	add	r4, r4, r4, lsl #2
   69304:	ldr	r3, [sp, #36]	; 0x24
   69308:	add	r4, r3, r4, lsl #3
   6930c:	ldr	r2, [r9, #4]
   69310:	ldr	r3, [fp, #56]	; 0x38
   69314:	ldr	r6, [r3, r2, lsl #2]
   69318:	ldr	r7, [r6, #16]
   6931c:	ldrb	r3, [r6, #4]
   69320:	cmp	r3, #0
   69324:	bne	693bc <fputs@plt+0x58248>
   69328:	mov	r0, r7
   6932c:	bl	1fa0c <fputs@plt+0xe898>
   69330:	ldrd	r0, [r7, #16]
   69334:	ldr	r2, [r8, #92]	; 0x5c
   69338:	asr	r3, r2, #31
   6933c:	cmp	r2, r0
   69340:	sbcs	r3, r3, r1
   69344:	blt	6d820 <fputs@plt+0x5c6ac>
   69348:	mov	r5, r0
   6934c:	cmp	r5, #32
   69350:	movcs	r1, r5
   69354:	movcc	r1, #32
   69358:	mov	r0, r4
   6935c:	bl	2be94 <fputs@plt+0x1ad20>
   69360:	cmp	r0, #0
   69364:	bne	6da60 <fputs@plt+0x5c8ec>
   69368:	str	r5, [r4, #12]
   6936c:	ldrh	r3, [r4, #8]
   69370:	and	r3, r3, #15872	; 0x3e00
   69374:	orr	r3, r3, #16
   69378:	strh	r3, [r4, #8]
   6937c:	ldrb	r3, [r6, #4]
   69380:	cmp	r3, #0
   69384:	bne	693f0 <fputs@plt+0x5827c>
   69388:	ldr	r3, [r4, #16]
   6938c:	mov	r1, #0
   69390:	str	r1, [sp]
   69394:	mov	r2, r5
   69398:	mov	r0, r7
   6939c:	bl	4eb7c <fputs@plt+0x3da08>
   693a0:	str	r0, [sp, #24]
   693a4:	ldr	r3, [sp, #24]
   693a8:	cmp	r3, #0
   693ac:	bne	6d568 <fputs@plt+0x5c3f4>
   693b0:	mov	r3, #1
   693b4:	strb	r3, [r4, #10]
   693b8:	b	69640 <fputs@plt+0x584cc>
   693bc:	mov	r0, r7
   693c0:	bl	1fa0c <fputs@plt+0xe898>
   693c4:	ldr	r5, [r7, #28]
   693c8:	ldr	r3, [r8, #92]	; 0x5c
   693cc:	cmp	r3, r5
   693d0:	bcs	6934c <fputs@plt+0x581d8>
   693d4:	mov	r2, r8
   693d8:	mov	r8, sl
   693dc:	mov	r3, fp
   693e0:	mov	fp, r9
   693e4:	mov	r9, r3
   693e8:	mov	sl, r2
   693ec:	b	6e420 <fputs@plt+0x5d2ac>
   693f0:	ldr	r3, [r4, #16]
   693f4:	mov	r2, r5
   693f8:	mov	r1, #0
   693fc:	mov	r0, r7
   69400:	bl	50cd0 <fputs@plt+0x3fb5c>
   69404:	str	r0, [sp, #24]
   69408:	b	693a4 <fputs@plt+0x58230>
   6940c:	mov	r1, r9
   69410:	mov	r0, fp
   69414:	bl	238c8 <fputs@plt+0x12754>
   69418:	mov	r5, r0
   6941c:	ldr	r2, [r9, #4]
   69420:	ldr	r3, [fp, #56]	; 0x38
   69424:	ldr	r4, [r3, r2, lsl #2]
   69428:	ldrb	r3, [r4, #2]
   6942c:	cmp	r3, #0
   69430:	movne	r3, #1
   69434:	strhne	r3, [r0, #8]
   69438:	bne	69640 <fputs@plt+0x584cc>
   6943c:	ldrb	r3, [r4, #3]
   69440:	cmp	r3, #0
   69444:	beq	69464 <fputs@plt+0x582f0>
   69448:	ldrd	r2, [r4, #40]	; 0x28
   6944c:	add	r1, sp, #304	; 0x130
   69450:	strd	r2, [r1]
   69454:	add	r3, sp, #304	; 0x130
   69458:	ldrd	r2, [r3]
   6945c:	strd	r2, [r5]
   69460:	b	69640 <fputs@plt+0x584cc>
   69464:	ldrb	r3, [r4]
   69468:	cmp	r3, #2
   6946c:	bne	694c0 <fputs@plt+0x5834c>
   69470:	ldr	r0, [r4, #16]
   69474:	ldr	r4, [r0]
   69478:	ldr	r3, [r4]
   6947c:	ldr	r3, [r3, #48]	; 0x30
   69480:	add	r1, sp, #304	; 0x130
   69484:	blx	r3
   69488:	mov	r6, r0
   6948c:	str	r0, [sp, #24]
   69490:	mov	r1, r4
   69494:	mov	r0, fp
   69498:	bl	2730c <fputs@plt+0x16198>
   6949c:	cmp	r6, #0
   694a0:	beq	69454 <fputs@plt+0x582e0>
   694a4:	mov	r2, r8
   694a8:	mov	r8, sl
   694ac:	mov	r3, fp
   694b0:	mov	fp, r9
   694b4:	mov	r9, r3
   694b8:	mov	sl, r2
   694bc:	b	6d884 <fputs@plt+0x5c710>
   694c0:	ldr	r3, [r4, #16]
   694c4:	ldrb	r3, [r3, #66]	; 0x42
   694c8:	cmp	r3, #1
   694cc:	bne	694f4 <fputs@plt+0x58380>
   694d0:	ldr	r4, [r4, #16]
   694d4:	mov	r0, r4
   694d8:	bl	1fa0c <fputs@plt+0xe898>
   694dc:	ldrd	r2, [r4, #16]
   694e0:	add	r1, sp, #304	; 0x130
   694e4:	strd	r2, [r1]
   694e8:	ldr	r3, [sp, #52]	; 0x34
   694ec:	str	r3, [sp, #24]
   694f0:	b	69454 <fputs@plt+0x582e0>
   694f4:	mov	r0, r4
   694f8:	bl	50620 <fputs@plt+0x3f4ac>
   694fc:	subs	r3, r0, #0
   69500:	str	r3, [sp, #24]
   69504:	bne	6d584 <fputs@plt+0x5c410>
   69508:	ldrb	r3, [r4, #2]
   6950c:	cmp	r3, #0
   69510:	beq	694d0 <fputs@plt+0x5835c>
   69514:	mov	r3, #1
   69518:	strh	r3, [r5, #8]
   6951c:	b	69640 <fputs@plt+0x584cc>
   69520:	ldr	r2, [r9, #4]
   69524:	ldr	r3, [fp, #56]	; 0x38
   69528:	ldr	r3, [r3, r2, lsl #2]
   6952c:	mov	r2, #1
   69530:	strb	r2, [r3, #2]
   69534:	mov	r2, #0
   69538:	str	r2, [r3, #56]	; 0x38
   6953c:	ldrb	r2, [r3]
   69540:	cmp	r2, #0
   69544:	bne	69640 <fputs@plt+0x584cc>
   69548:	ldr	r4, [r3, #16]
   6954c:	ldr	r0, [r4, #48]	; 0x30
   69550:	bl	2143c <fputs@plt+0x102c8>
   69554:	mov	r3, #0
   69558:	str	r3, [r4, #48]	; 0x30
   6955c:	strb	r3, [r4, #66]	; 0x42
   69560:	b	69640 <fputs@plt+0x584cc>
   69564:	ldr	r2, [r9, #4]
   69568:	ldr	r3, [fp, #56]	; 0x38
   6956c:	ldr	r4, [r3, r2, lsl #2]
   69570:	ldr	r0, [r4, #16]
   69574:	mov	r5, #0
   69578:	str	r5, [sp, #304]	; 0x130
   6957c:	add	r1, sp, #304	; 0x130
   69580:	bl	4a478 <fputs@plt+0x39304>
   69584:	ldr	r3, [sp, #304]	; 0x130
   69588:	strb	r3, [r4, #2]
   6958c:	strb	r5, [r4, #3]
   69590:	str	r5, [r4, #56]	; 0x38
   69594:	ldr	r3, [r9, #12]
   69598:	str	r3, [r4, #28]
   6959c:	subs	r3, r0, #0
   695a0:	str	r3, [sp, #24]
   695a4:	bne	6d5a0 <fputs@plt+0x5c42c>
   695a8:	ldr	r3, [r9, #8]
   695ac:	cmp	r3, r5
   695b0:	ble	69640 <fputs@plt+0x584cc>
   695b4:	ldr	r3, [sp, #304]	; 0x130
   695b8:	cmp	r3, r5
   695bc:	beq	69640 <fputs@plt+0x584cc>
   695c0:	b	6962c <fputs@plt+0x584b8>
   695c4:	ldr	r3, [fp, #116]	; 0x74
   695c8:	add	r3, r3, #1
   695cc:	str	r3, [fp, #116]	; 0x74
   695d0:	ldr	r2, [r9, #4]
   695d4:	ldr	r3, [fp, #56]	; 0x38
   695d8:	ldr	r3, [r3, r2, lsl #2]
   695dc:	str	r3, [sp, #40]	; 0x28
   695e0:	ldrb	r3, [r3]
   695e4:	cmp	r3, #1
   695e8:	beq	698d4 <fputs@plt+0x58760>
   695ec:	ldr	r3, [sp, #40]	; 0x28
   695f0:	ldr	r4, [r3, #16]
   695f4:	mov	r0, r4
   695f8:	bl	4a2e4 <fputs@plt+0x39170>
   695fc:	subs	r3, r0, #0
   69600:	str	r3, [sp, #24]
   69604:	bne	6e63c <fputs@plt+0x5d4c8>
   69608:	ldrb	r3, [r4, #66]	; 0x42
   6960c:	cmp	r3, #0
   69610:	bne	69d28 <fputs@plt+0x58bb4>
   69614:	mov	r3, #0
   69618:	ldr	r2, [sp, #40]	; 0x28
   6961c:	strb	r3, [r2, #3]
   69620:	str	r3, [r2, #56]	; 0x38
   69624:	mov	r3, #1
   69628:	strb	r3, [r2, #2]
   6962c:	ldr	r3, [r9, #8]
   69630:	add	r3, r3, r3, lsl #2
   69634:	ldr	r2, [sp, #48]	; 0x30
   69638:	add	r3, r2, r3, lsl #2
   6963c:	sub	r9, r3, #20
   69640:	add	r9, r9, #20
   69644:	add	sl, sl, #1
   69648:	ldrb	r4, [r9]
   6964c:	cmp	r4, #158	; 0x9e
   69650:	ldrls	pc, [pc, r4, lsl #2]
   69654:	b	69640 <fputs@plt+0x584cc>
   69658:	andeq	r7, r6, ip, lsr r9
   6965c:	muleq	r6, r0, ip
   69660:	andeq	r7, r6, r4, asr #27
   69664:	andeq	r9, r6, r8, ror sp
   69668:	strdeq	r9, [r6], -r8
   6966c:	strdeq	r9, [r6], -r8
   69670:	andeq	r9, r6, ip, lsl #28
   69674:	andeq	r9, r6, ip, lsl #28
   69678:			; <UNDEFINED> instruction: 0x0006bcb8
   6967c:	andeq	fp, r6, r4, asr #26
   69680:	andeq	ip, r6, r8, lsr #1
   69684:	muleq	r6, r4, sl
   69688:	andeq	ip, r6, ip, lsl sp
   6968c:	andeq	r9, r6, r0, ror lr
   69690:	andeq	r5, r6, r8, asr r3
   69694:	andeq	r5, r6, r8, lsr #7
   69698:	ldrdeq	r5, [r6], -r4
   6969c:	andeq	r5, r6, r0, lsl r4
   696a0:	andeq	r5, r6, ip, asr #8
   696a4:	muleq	r6, r0, sl
   696a8:	muleq	r6, r8, r4
   696ac:			; <UNDEFINED> instruction: 0x000654b4
   696b0:	andeq	r5, r6, ip, lsr #11
   696b4:	andeq	r5, r6, r8, asr #11
   696b8:	andeq	r5, r6, ip, asr #12
   696bc:	andeq	r5, r6, r4, lsr r7
   696c0:	andeq	r5, r6, r8, lsl #15
   696c4:	andeq	r5, r6, ip, lsr #15
   696c8:	ldrdeq	r5, [r6], -ip
   696cc:	andeq	r5, r6, r0, lsr #16
   696d0:	muleq	r6, r8, r8
   696d4:	andeq	r5, r6, ip, lsl r9
   696d8:	andeq	r5, r6, r4, asr #18
   696dc:	andeq	r5, r6, r0, ror r9
   696e0:	andeq	r6, r6, r4, lsl r1
   696e4:	andeq	r6, r6, ip, lsr r1
   696e8:	andeq	r6, r6, r4, lsr #3
   696ec:	andeq	r6, r6, r4, lsr #9
   696f0:	ldrdeq	r6, [r6], -r8
   696f4:	andeq	r6, r6, r4, asr r5
   696f8:	muleq	r6, r0, r5
   696fc:	andeq	r6, r6, r0, ror #16
   69700:	andeq	r6, r6, r0, ror r8
   69704:	andeq	r6, r6, ip, ror #18
   69708:	andeq	r6, r6, r8, asr #22
   6970c:	andeq	r6, r6, r8, ror #22
   69710:	andeq	r6, r6, r8, ror #22
   69714:	andeq	r6, r6, ip, lsl #24
   69718:	andeq	r7, r6, ip, lsr #6
   6971c:	andeq	r7, r6, ip, ror #6
   69720:	andeq	r7, r6, r8, ror #16
   69724:	andeq	r8, r6, ip, asr r0
   69728:	muleq	r6, r4, r0
   6972c:	andeq	r8, r6, r0, asr #2
   69730:	andeq	r8, r6, r4, ror #2
   69734:	andeq	r8, r6, r4, ror #2
   69738:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   6973c:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   69740:	andeq	r8, r6, r4, ror #8
   69744:	andeq	r8, r6, r0, asr r6
   69748:	andeq	r8, r6, ip, ror r6
   6974c:			; <UNDEFINED> instruction: 0x000686b8
   69750:	andeq	r9, r6, r0, asr #12
   69754:	andeq	r8, r6, r0, ror #13
   69758:	andeq	r8, r6, r0, ror #13
   6975c:	andeq	r8, r6, r0, ror #13
   69760:	andeq	r8, r6, r0, ror #13
   69764:	muleq	r6, r8, r9
   69768:	muleq	r6, r8, r9
   6976c:	muleq	r6, r8, r9
   69770:	andeq	r8, r6, r0, ror fp
   69774:			; <UNDEFINED> instruction: 0x000669b4
   69778:			; <UNDEFINED> instruction: 0x000669b4
   6977c:	andeq	r8, r6, r0, lsr #24
   69780:	andeq	r8, r6, ip, asr ip
   69784:	strdeq	r8, [r6], -ip
   69788:	andeq	r6, r6, ip, asr #23
   6978c:	andeq	r6, r6, ip, ror #23
   69790:	andeq	r6, r6, ip, lsl #12
   69794:	andeq	r6, r6, ip, lsl #12
   69798:	andeq	r6, r6, ip, lsl #12
   6979c:	andeq	r6, r6, ip, lsl #12
   697a0:	andeq	r6, r6, ip, lsl #12
   697a4:	andeq	r6, r6, ip, lsl #12
   697a8:	strdeq	r8, [r6], -ip
   697ac:	strdeq	r6, [r6], -r8
   697b0:	strdeq	r6, [r6], -r8
   697b4:	strdeq	r6, [r6], -r8
   697b8:	strdeq	r6, [r6], -r8
   697bc:	andeq	r5, r6, ip, lsl #25
   697c0:	andeq	r5, r6, ip, lsl #25
   697c4:	andeq	r5, r6, ip, lsl #25
   697c8:	andeq	r5, r6, ip, lsl #25
   697cc:	andeq	r5, r6, ip, lsl #25
   697d0:	andeq	r5, r6, ip, lsr #21
   697d4:	andeq	r9, r6, r8, lsr r0
   697d8:	strdeq	r6, [r6], -r0
   697dc:	andeq	r5, r6, r8, lsl #12
   697e0:	strdeq	r9, [r6], -r8
   697e4:	andeq	r9, r6, r8, lsl r1
   697e8:	andeq	r9, r6, r0, asr r2
   697ec:	strdeq	r9, [r6], -ip
   697f0:	strdeq	r9, [r6], -ip
   697f4:	andeq	r9, r6, ip, lsl #8
   697f8:	andeq	r9, r6, r0, lsr #10
   697fc:	andeq	r9, r6, r4, ror #10
   69800:	andeq	r9, r6, r4, asr #11
   69804:	andeq	r9, r6, r4, asr #11
   69808:	ldrdeq	r9, [r6], -r0
   6980c:	andeq	r9, r6, ip, lsl #30
   69810:	andeq	r9, r6, ip, lsl #30
   69814:	andeq	sl, r6, r0, lsr #5
   69818:	andeq	sl, r6, r8, asr r3
   6981c:	andeq	sl, r6, r8, asr r3
   69820:	andeq	sl, r6, ip, asr r5
   69824:	andeq	sl, r6, ip, asr r5
   69828:	andeq	sl, r6, ip, asr r5
   6982c:	andeq	sl, r6, ip, asr r5
   69830:	andeq	sl, r6, r4, ror r6
   69834:	andeq	sl, r6, ip, asr sl
   69838:	strdeq	sl, [r6], -ip
   6983c:	andeq	sl, r6, r0, ror #22
   69840:	andeq	sl, r6, r0, ror #22
   69844:	andeq	sl, r6, r8, asr #23
   69848:	muleq	r6, r4, ip
   6984c:	andeq	sl, r6, r8, asr #25
   69850:	andeq	sl, r6, r4, lsl #26
   69854:	muleq	r6, r0, sp
   69858:	andeq	sl, r6, r8, lsr #28
   6985c:	andeq	fp, r6, ip, lsl #4
   69860:	andeq	fp, r6, r8, asr r2
   69864:	andeq	fp, r6, r0, asr #6
   69868:	andeq	fp, r6, ip, ror r5
   6986c:	andeq	r5, r6, r4, ror #11
   69870:	andeq	fp, r6, r8, asr #15
   69874:	andeq	fp, r6, ip, lsl #16
   69878:	andeq	fp, r6, r4, ror r8
   6987c:	andeq	fp, r6, r4, asr #17
   69880:	andeq	fp, r6, ip, lsr r9
   69884:	andeq	fp, r6, r0, ror r9
   69888:	ldrdeq	fp, [r6], -r8
   6988c:	andeq	fp, r6, ip, lsl #20
   69890:	andeq	fp, r6, r0, asr sl
   69894:	andeq	fp, r6, r4, lsl #21
   69898:	andeq	fp, r6, ip, ror #21
   6989c:	andeq	fp, r6, ip, lsl ip
   698a0:	andeq	ip, r6, r4, ror #5
   698a4:	andeq	ip, r6, r8, lsl r4
   698a8:	andeq	ip, r6, r0, asr #8
   698ac:	andeq	ip, r6, r8, ror #10
   698b0:	muleq	r6, r4, r6
   698b4:	andeq	ip, r6, r0, ror #16
   698b8:	muleq	r6, r0, r9
   698bc:	andeq	ip, r6, r8, asr #22
   698c0:	andeq	ip, r6, r0, lsr ip
   698c4:	muleq	r6, r4, ip
   698c8:	muleq	r6, r0, lr
   698cc:	andeq	ip, r6, r4, asr #29
   698d0:	andeq	ip, r6, r4, lsr #30
   698d4:	ldr	r3, [sp, #40]	; 0x28
   698d8:	ldr	r2, [r3, #16]
   698dc:	str	r2, [sp, #136]	; 0x88
   698e0:	ldrb	r3, [r2, #56]	; 0x38
   698e4:	cmp	r3, #0
   698e8:	bne	6993c <fputs@plt+0x587c8>
   698ec:	ldr	r3, [r2, #36]	; 0x24
   698f0:	cmp	r3, #0
   698f4:	beq	6e61c <fputs@plt+0x5d4a8>
   698f8:	add	r1, r2, #36	; 0x24
   698fc:	add	r0, r2, #64	; 0x40
   69900:	bl	27638 <fputs@plt+0x164c4>
   69904:	subs	r3, r0, #0
   69908:	str	r3, [sp, #24]
   6990c:	bne	69920 <fputs@plt+0x587ac>
   69910:	mov	r3, #0
   69914:	ldr	r2, [sp, #40]	; 0x28
   69918:	strb	r3, [r2, #2]
   6991c:	b	69640 <fputs@plt+0x584cc>
   69920:	mov	r2, r8
   69924:	mov	r8, sl
   69928:	mov	r3, fp
   6992c:	mov	fp, r9
   69930:	mov	r9, r3
   69934:	mov	sl, r2
   69938:	b	6d884 <fputs@plt+0x5c710>
   6993c:	mov	r3, #1
   69940:	ldr	r2, [sp, #136]	; 0x88
   69944:	strb	r3, [r2, #56]	; 0x38
   69948:	add	r0, r2, #64	; 0x40
   6994c:	str	r0, [sp, #180]	; 0xb4
   69950:	add	r1, r2, #36	; 0x24
   69954:	bl	279e4 <fputs@plt+0x16870>
   69958:	subs	r3, r0, #0
   6995c:	str	r3, [sp, #24]
   69960:	beq	69980 <fputs@plt+0x5880c>
   69964:	mov	r2, r8
   69968:	mov	r8, sl
   6996c:	mov	r3, fp
   69970:	mov	fp, r9
   69974:	mov	r9, r3
   69978:	mov	sl, r2
   6997c:	b	6d884 <fputs@plt+0x5c710>
   69980:	ldr	r2, [sp, #136]	; 0x88
   69984:	ldrb	r3, [r2, #59]	; 0x3b
   69988:	cmp	r3, #0
   6998c:	beq	6e2a8 <fputs@plt+0x5d134>
   69990:	add	r3, r2, #64	; 0x40
   69994:	str	r3, [sp, #104]	; 0x68
   69998:	str	r0, [sp, #172]	; 0xac
   6999c:	str	r0, [sp, #176]	; 0xb0
   699a0:	str	r9, [sp, #152]	; 0x98
   699a4:	str	sl, [sp, #160]	; 0xa0
   699a8:	str	r8, [sp, #164]	; 0xa4
   699ac:	str	fp, [sp, #168]	; 0xa8
   699b0:	b	69c10 <fputs@plt+0x58a9c>
   699b4:	ldr	r7, [sp, #24]
   699b8:	b	69c68 <fputs@plt+0x58af4>
   699bc:	mov	r0, #16
   699c0:	bl	1d48c <fputs@plt+0xc318>
   699c4:	str	r0, [sp, #196]	; 0xc4
   699c8:	cmp	r0, #0
   699cc:	beq	699ec <fputs@plt+0x58878>
   699d0:	ldr	r1, [r5, #28]
   699d4:	cmp	r1, #0
   699d8:	ble	69be0 <fputs@plt+0x58a6c>
   699dc:	ldr	r6, [sp, #24]
   699e0:	mov	fp, r7
   699e4:	mov	r7, r5
   699e8:	b	69b68 <fputs@plt+0x589f4>
   699ec:	ldr	fp, [sp, #152]	; 0x98
   699f0:	ldr	r8, [sp, #160]	; 0xa0
   699f4:	ldr	sl, [sp, #164]	; 0xa4
   699f8:	ldr	r9, [sp, #168]	; 0xa8
   699fc:	mov	r3, #7
   69a00:	str	r3, [sp, #80]	; 0x50
   69a04:	b	69bac <fputs@plt+0x58a38>
   69a08:	add	r3, r6, #1
   69a0c:	str	r3, [sp, #132]	; 0x84
   69a10:	ldr	r5, [sp, #196]	; 0xc4
   69a14:	add	r2, sp, #232	; 0xe8
   69a18:	ldr	r1, [sp, #200]	; 0xc8
   69a1c:	mov	r0, r7
   69a20:	bl	24fd8 <fputs@plt+0x13e64>
   69a24:	cmp	fp, #1
   69a28:	ble	69b14 <fputs@plt+0x589a0>
   69a2c:	mov	r8, #1
   69a30:	mov	r4, r8
   69a34:	b	69a3c <fputs@plt+0x588c8>
   69a38:	mov	r8, r3
   69a3c:	lsl	r4, r4, #4
   69a40:	add	r3, r8, #1
   69a44:	cmp	fp, r3
   69a48:	bne	69a38 <fputs@plt+0x588c4>
   69a4c:	cmp	r3, #1
   69a50:	movle	r3, #0
   69a54:	movgt	r3, #1
   69a58:	cmp	r0, #0
   69a5c:	movne	r3, #0
   69a60:	cmp	r3, #0
   69a64:	beq	69b14 <fputs@plt+0x589a0>
   69a68:	mov	r9, #1
   69a6c:	b	69a98 <fputs@plt+0x58924>
   69a70:	ldr	r3, [r5, #48]	; 0x30
   69a74:	ldr	r5, [r3, #4]
   69a78:	add	r3, r4, #15
   69a7c:	cmp	r4, #0
   69a80:	movlt	r4, r3
   69a84:	asr	r4, r4, #4
   69a88:	add	r3, r9, #1
   69a8c:	cmp	r8, r9
   69a90:	beq	69b0c <fputs@plt+0x58998>
   69a94:	mov	r9, r3
   69a98:	sdiv	r3, r6, r4
   69a9c:	rsbs	r2, r3, #0
   69aa0:	and	r3, r3, #15
   69aa4:	and	r2, r2, #15
   69aa8:	rsbpl	r3, r2, #0
   69aac:	rsb	r3, r3, r3, lsl #3
   69ab0:	ldr	r5, [r5, #12]
   69ab4:	add	r5, r5, r3, lsl #3
   69ab8:	ldr	r3, [r5, #48]	; 0x30
   69abc:	cmp	r3, #0
   69ac0:	bne	69a70 <fputs@plt+0x588fc>
   69ac4:	mov	r0, #16
   69ac8:	bl	1d48c <fputs@plt+0xc318>
   69acc:	subs	r1, r0, #0
   69ad0:	beq	6e634 <fputs@plt+0x5d4c0>
   69ad4:	add	r2, r5, #48	; 0x30
   69ad8:	mov	r0, r7
   69adc:	bl	24fd8 <fputs@plt+0x13e64>
   69ae0:	cmp	r0, #0
   69ae4:	beq	69a70 <fputs@plt+0x588fc>
   69ae8:	mov	fp, r0
   69aec:	ldr	r4, [sp, #232]	; 0xe8
   69af0:	cmp	r4, #0
   69af4:	beq	69c98 <fputs@plt+0x58b24>
   69af8:	ldr	r0, [r4, #4]
   69afc:	bl	24e2c <fputs@plt+0x13cb8>
   69b00:	mov	r0, r4
   69b04:	bl	2143c <fputs@plt+0x102c8>
   69b08:	b	69c98 <fputs@plt+0x58b24>
   69b0c:	ldr	r0, [sp, #80]	; 0x50
   69b10:	b	69b1c <fputs@plt+0x589a8>
   69b14:	cmp	r0, #0
   69b18:	bne	69bd8 <fputs@plt+0x58a64>
   69b1c:	rsbs	r3, r6, #0
   69b20:	and	r6, r6, #15
   69b24:	and	r3, r3, #15
   69b28:	rsbpl	r6, r3, #0
   69b2c:	ldr	r3, [r5, #12]
   69b30:	rsb	r6, r6, r6, lsl #3
   69b34:	add	r6, r3, r6, lsl #3
   69b38:	ldr	r3, [sp, #232]	; 0xe8
   69b3c:	str	r3, [r6, #48]	; 0x30
   69b40:	ldr	r1, [r7, #28]
   69b44:	add	r2, sl, #16
   69b48:	cmp	r1, r2
   69b4c:	movle	r3, #0
   69b50:	movgt	r3, #1
   69b54:	cmp	r0, #0
   69b58:	movne	r3, #0
   69b5c:	cmp	r3, #0
   69b60:	beq	69bd0 <fputs@plt+0x58a5c>
   69b64:	ldr	r6, [sp, #132]	; 0x84
   69b68:	lsl	sl, r6, #4
   69b6c:	mov	r3, #0
   69b70:	str	r3, [sp, #200]	; 0xc8
   69b74:	sub	r1, r1, sl
   69b78:	add	r3, sp, #200	; 0xc8
   69b7c:	add	r2, sp, #304	; 0x130
   69b80:	cmp	r1, #16
   69b84:	movge	r1, #16
   69b88:	mov	r0, r7
   69b8c:	bl	286b0 <fputs@plt+0x1753c>
   69b90:	subs	r3, r0, #0
   69b94:	str	r3, [sp, #80]	; 0x50
   69b98:	beq	69a08 <fputs@plt+0x58894>
   69b9c:	ldr	fp, [sp, #152]	; 0x98
   69ba0:	ldr	r8, [sp, #160]	; 0xa0
   69ba4:	ldr	sl, [sp, #164]	; 0xa4
   69ba8:	ldr	r9, [sp, #168]	; 0xa8
   69bac:	ldr	r0, [sp, #196]	; 0xc4
   69bb0:	bl	24e2c <fputs@plt+0x13cb8>
   69bb4:	ldr	r0, [sp, #176]	; 0xb0
   69bb8:	bl	24e2c <fputs@plt+0x13cb8>
   69bbc:	mov	r0, #0
   69bc0:	bl	24e2c <fputs@plt+0x13cb8>
   69bc4:	ldr	r3, [sp, #80]	; 0x50
   69bc8:	str	r3, [sp, #24]
   69bcc:	b	6d884 <fputs@plt+0x5c710>
   69bd0:	mov	fp, r0
   69bd4:	b	69c98 <fputs@plt+0x58b24>
   69bd8:	mov	fp, r0
   69bdc:	b	69aec <fputs@plt+0x58978>
   69be0:	ldr	r3, [sp, #196]	; 0xc4
   69be4:	str	r3, [sp, #176]	; 0xb0
   69be8:	ldr	r3, [sp, #172]	; 0xac
   69bec:	add	r2, r3, #1
   69bf0:	str	r2, [sp, #172]	; 0xac
   69bf4:	ldr	r3, [sp, #104]	; 0x68
   69bf8:	add	r3, r3, #72	; 0x48
   69bfc:	str	r3, [sp, #104]	; 0x68
   69c00:	ldr	r3, [sp, #136]	; 0x88
   69c04:	ldrb	r3, [r3, #59]	; 0x3b
   69c08:	cmp	r2, r3
   69c0c:	bge	69cbc <fputs@plt+0x58b48>
   69c10:	ldr	r3, [sp, #104]	; 0x68
   69c14:	mov	r5, r3
   69c18:	mov	r2, #0
   69c1c:	str	r2, [sp, #196]	; 0xc4
   69c20:	ldr	ip, [r3, #28]
   69c24:	mov	r0, ip
   69c28:	asr	r1, ip, #31
   69c2c:	cmp	ip, #17
   69c30:	sbcs	r3, r1, #0
   69c34:	blt	699b4 <fputs@plt+0x58840>
   69c38:	ldr	r7, [sp, #24]
   69c3c:	mov	r2, #16
   69c40:	mov	r3, #0
   69c44:	lsl	lr, r3, #4
   69c48:	orr	lr, lr, r2, lsr #28
   69c4c:	lsl	r4, r2, #4
   69c50:	mov	r2, r4
   69c54:	mov	r3, lr
   69c58:	add	r7, r7, #1
   69c5c:	cmp	r4, r0
   69c60:	sbcs	lr, r3, r1
   69c64:	blt	69c44 <fputs@plt+0x58ad0>
   69c68:	mov	r2, #0
   69c6c:	mov	r3, #0
   69c70:	add	r1, sp, #304	; 0x130
   69c74:	strd	r2, [r1]
   69c78:	cmp	ip, #16
   69c7c:	bgt	699bc <fputs@plt+0x58848>
   69c80:	add	r3, sp, #196	; 0xc4
   69c84:	mov	r2, r1
   69c88:	mov	r1, ip
   69c8c:	mov	r0, r5
   69c90:	bl	286b0 <fputs@plt+0x1753c>
   69c94:	mov	fp, r0
   69c98:	cmp	fp, #0
   69c9c:	beq	69be0 <fputs@plt+0x58a6c>
   69ca0:	ldr	r8, [sp, #160]	; 0xa0
   69ca4:	ldr	sl, [sp, #164]	; 0xa4
   69ca8:	mov	r3, fp
   69cac:	ldr	fp, [sp, #152]	; 0x98
   69cb0:	ldr	r9, [sp, #168]	; 0xa8
   69cb4:	str	r3, [sp, #80]	; 0x50
   69cb8:	b	69bac <fputs@plt+0x58a38>
   69cbc:	ldr	r9, [sp, #152]	; 0x98
   69cc0:	ldr	sl, [sp, #160]	; 0xa0
   69cc4:	ldr	r8, [sp, #164]	; 0xa4
   69cc8:	ldr	fp, [sp, #168]	; 0xa8
   69ccc:	mov	r2, #0
   69cd0:	ldr	r4, [sp, #176]	; 0xb0
   69cd4:	mov	r1, r4
   69cd8:	ldr	r0, [sp, #180]	; 0xb4
   69cdc:	bl	289e0 <fputs@plt+0x1786c>
   69ce0:	ldr	r3, [sp, #136]	; 0x88
   69ce4:	str	r4, [r3, #20]
   69ce8:	subs	r3, r0, #0
   69cec:	str	r3, [sp, #24]
   69cf0:	bne	69d04 <fputs@plt+0x58b90>
   69cf4:	mov	r3, #0
   69cf8:	ldr	r2, [sp, #40]	; 0x28
   69cfc:	strb	r3, [r2, #2]
   69d00:	b	69640 <fputs@plt+0x584cc>
   69d04:	mov	r2, r8
   69d08:	mov	r8, sl
   69d0c:	mov	r3, fp
   69d10:	mov	fp, r9
   69d14:	mov	r9, r3
   69d18:	mov	sl, r2
   69d1c:	ldr	r3, [sp, #24]
   69d20:	str	r3, [sp, #80]	; 0x50
   69d24:	b	69bbc <fputs@plt+0x58a48>
   69d28:	mov	r0, r4
   69d2c:	bl	49b04 <fputs@plt+0x38990>
   69d30:	mov	r3, #0
   69d34:	ldr	r2, [sp, #40]	; 0x28
   69d38:	strb	r3, [r2, #3]
   69d3c:	str	r3, [r2, #56]	; 0x38
   69d40:	subs	r3, r0, #0
   69d44:	str	r3, [sp, #24]
   69d48:	bne	69d5c <fputs@plt+0x58be8>
   69d4c:	mov	r3, #0
   69d50:	ldr	r2, [sp, #40]	; 0x28
   69d54:	strb	r3, [r2, #2]
   69d58:	b	69640 <fputs@plt+0x584cc>
   69d5c:	mov	r2, r8
   69d60:	mov	r8, sl
   69d64:	mov	r3, fp
   69d68:	mov	fp, r9
   69d6c:	mov	r9, r3
   69d70:	mov	sl, r2
   69d74:	b	6d884 <fputs@plt+0x5c710>
   69d78:	ldr	r2, [r9, #4]
   69d7c:	ldr	r3, [fp, #56]	; 0x38
   69d80:	ldr	r4, [r3, r2, lsl #2]
   69d84:	mov	r3, #0
   69d88:	str	r3, [sp, #304]	; 0x130
   69d8c:	ldr	r5, [r4, #16]
   69d90:	ldrb	r3, [r5, #56]	; 0x38
   69d94:	cmp	r3, #0
   69d98:	bne	69dd8 <fputs@plt+0x58c64>
   69d9c:	ldr	r1, [r5, #36]	; 0x24
   69da0:	ldr	r3, [r1, #4]
   69da4:	str	r3, [r5, #36]	; 0x24
   69da8:	mov	r3, #0
   69dac:	str	r3, [r1, #4]
   69db0:	ldr	r3, [r5, #40]	; 0x28
   69db4:	cmp	r3, #0
   69db8:	beq	69dec <fputs@plt+0x58c78>
   69dbc:	ldr	r3, [r5, #36]	; 0x24
   69dc0:	clz	r3, r3
   69dc4:	lsr	r3, r3, #5
   69dc8:	str	r3, [sp, #304]	; 0x130
   69dcc:	mov	r3, #0
   69dd0:	str	r3, [r4, #56]	; 0x38
   69dd4:	b	69e48 <fputs@plt+0x58cd4>
   69dd8:	add	r1, sp, #304	; 0x130
   69ddc:	ldr	r0, [r5, #20]
   69de0:	bl	28814 <fputs@plt+0x176a0>
   69de4:	str	r0, [sp, #24]
   69de8:	b	69e34 <fputs@plt+0x58cc0>
   69dec:	mov	r0, r8
   69df0:	bl	214f4 <fputs@plt+0x10380>
   69df4:	b	69dbc <fputs@plt+0x58c48>
   69df8:	ldr	r2, [r9, #4]
   69dfc:	ldr	r3, [fp, #56]	; 0x38
   69e00:	ldr	r3, [r3, r2, lsl #2]
   69e04:	cmp	r3, #0
   69e08:	beq	69640 <fputs@plt+0x584cc>
   69e0c:	ldr	r2, [r9, #4]
   69e10:	ldr	r3, [fp, #56]	; 0x38
   69e14:	ldr	r4, [r3, r2, lsl #2]
   69e18:	ldr	r3, [r9, #12]
   69e1c:	str	r3, [sp, #304]	; 0x130
   69e20:	ldr	r3, [r9, #16]
   69e24:	add	r1, sp, #304	; 0x130
   69e28:	ldr	r0, [r4, #16]
   69e2c:	blx	r3
   69e30:	str	r0, [sp, #24]
   69e34:	mov	r3, #0
   69e38:	str	r3, [r4, #56]	; 0x38
   69e3c:	ldr	r3, [sp, #24]
   69e40:	cmp	r3, #0
   69e44:	bne	6d5bc <fputs@plt+0x5c448>
   69e48:	ldr	r3, [sp, #304]	; 0x130
   69e4c:	str	r3, [sp, #24]
   69e50:	cmp	r3, #0
   69e54:	bne	69ef8 <fputs@plt+0x58d84>
   69e58:	strb	r3, [r4, #2]
   69e5c:	ldrb	r3, [r9, #3]
   69e60:	add	r3, fp, r3, lsl #2
   69e64:	ldr	r2, [r3, #108]	; 0x6c
   69e68:	add	r2, r2, #1
   69e6c:	str	r2, [r3, #108]	; 0x6c
   69e70:	ldr	r3, [r9, #8]
   69e74:	add	r3, r3, r3, lsl #2
   69e78:	ldr	r2, [sp, #48]	; 0x30
   69e7c:	add	r3, r2, r3, lsl #2
   69e80:	sub	r9, r3, #20
   69e84:	ldr	r3, [r8, #248]	; 0xf8
   69e88:	cmp	r3, #0
   69e8c:	bne	6db14 <fputs@plt+0x5c9a0>
   69e90:	ldr	r2, [r8, #304]	; 0x130
   69e94:	ldr	r3, [sp, #88]	; 0x58
   69e98:	cmp	r3, sl
   69e9c:	movhi	r3, #0
   69ea0:	movls	r3, #1
   69ea4:	cmp	r2, #0
   69ea8:	moveq	r3, #0
   69eac:	cmp	r3, #0
   69eb0:	beq	69640 <fputs@plt+0x584cc>
   69eb4:	ldr	r3, [r8, #312]	; 0x138
   69eb8:	udiv	r1, sl, r3
   69ebc:	mla	r3, r3, r1, r3
   69ec0:	str	r3, [sp, #88]	; 0x58
   69ec4:	ldr	r0, [r8, #308]	; 0x134
   69ec8:	blx	r2
   69ecc:	cmp	r0, #0
   69ed0:	beq	69640 <fputs@plt+0x584cc>
   69ed4:	mov	r2, r8
   69ed8:	mov	r8, sl
   69edc:	mov	r3, fp
   69ee0:	mov	fp, r9
   69ee4:	mov	r9, r3
   69ee8:	mov	sl, r2
   69eec:	mov	r3, #9
   69ef0:	str	r3, [sp, #24]
   69ef4:	b	6d884 <fputs@plt+0x5c710>
   69ef8:	mov	r3, #1
   69efc:	strb	r3, [r4, #2]
   69f00:	ldr	r3, [sp, #52]	; 0x34
   69f04:	str	r3, [sp, #24]
   69f08:	b	69e84 <fputs@plt+0x58d10>
   69f0c:	ldr	r2, [r9, #4]
   69f10:	ldr	r3, [fp, #56]	; 0x38
   69f14:	ldr	r5, [r3, r2, lsl #2]
   69f18:	ldr	r6, [r9, #8]
   69f1c:	add	r6, r6, r6, lsl #2
   69f20:	ldr	r3, [sp, #36]	; 0x24
   69f24:	add	r6, r3, r6, lsl #3
   69f28:	ldrb	r3, [r9, #3]
   69f2c:	tst	r3, #1
   69f30:	beq	69f40 <fputs@plt+0x58dcc>
   69f34:	ldr	r3, [fp, #92]	; 0x5c
   69f38:	add	r3, r3, #1
   69f3c:	str	r3, [fp, #92]	; 0x5c
   69f40:	ldrh	r3, [r6, #8]
   69f44:	tst	r3, #16384	; 0x4000
   69f48:	bne	69fd0 <fputs@plt+0x58e5c>
   69f4c:	ldrb	r3, [r9]
   69f50:	cmp	r3, #109	; 0x6d
   69f54:	beq	6a000 <fputs@plt+0x58e8c>
   69f58:	ldr	r1, [r6, #16]
   69f5c:	ldr	r0, [r5, #16]
   69f60:	ldr	r2, [r6, #12]
   69f64:	asr	r3, r2, #31
   69f68:	ldr	ip, [r9, #12]
   69f6c:	ldrb	lr, [r9, #3]
   69f70:	tst	lr, #16
   69f74:	ldrne	lr, [r5, #28]
   69f78:	ldreq	lr, [sp, #52]	; 0x34
   69f7c:	str	lr, [sp, #16]
   69f80:	str	ip, [sp, #12]
   69f84:	mov	r4, #0
   69f88:	str	r4, [sp, #8]
   69f8c:	str	r4, [sp, #4]
   69f90:	movw	ip, #23480	; 0x5bb8
   69f94:	movt	ip, #8
   69f98:	str	ip, [sp]
   69f9c:	bl	50700 <fputs@plt+0x3f58c>
   69fa0:	str	r0, [sp, #24]
   69fa4:	str	r4, [r5, #56]	; 0x38
   69fa8:	ldr	r3, [sp, #24]
   69fac:	cmp	r3, #0
   69fb0:	beq	69640 <fputs@plt+0x584cc>
   69fb4:	mov	r2, r8
   69fb8:	mov	r8, sl
   69fbc:	mov	r3, fp
   69fc0:	mov	fp, r9
   69fc4:	mov	r9, r3
   69fc8:	mov	sl, r2
   69fcc:	b	6d884 <fputs@plt+0x5c710>
   69fd0:	mov	r0, r6
   69fd4:	bl	2c1a0 <fputs@plt+0x1b02c>
   69fd8:	subs	r3, r0, #0
   69fdc:	str	r3, [sp, #24]
   69fe0:	beq	69f4c <fputs@plt+0x58dd8>
   69fe4:	mov	r2, r8
   69fe8:	mov	r8, sl
   69fec:	mov	r3, fp
   69ff0:	mov	fp, r9
   69ff4:	mov	r9, r3
   69ff8:	mov	sl, r2
   69ffc:	b	6d884 <fputs@plt+0x5c710>
   6a000:	ldr	r4, [r5, #16]
   6a004:	ldr	r0, [r6, #16]
   6a008:	ldrb	r3, [r0, #1]
   6a00c:	tst	r3, #128	; 0x80
   6a010:	streq	r3, [sp, #304]	; 0x130
   6a014:	bne	6a0d8 <fputs@plt+0x58f64>
   6a018:	ldr	r3, [sp, #304]	; 0x130
   6a01c:	sub	r1, r3, #1
   6a020:	cmp	r1, #8
   6a024:	movhi	r2, #0
   6a028:	movls	r2, #1
   6a02c:	cmp	r3, #7
   6a030:	moveq	r2, #0
   6a034:	cmp	r2, #0
   6a038:	beq	6a0e8 <fputs@plt+0x58f74>
   6a03c:	ldrb	r3, [r4, #60]	; 0x3c
   6a040:	and	r3, r3, #1
   6a044:	strb	r3, [r4, #60]	; 0x3c
   6a048:	ldr	r7, [r6, #12]
   6a04c:	add	r5, r7, #8
   6a050:	asr	r3, r7, #31
   6a054:	lsr	r0, r7, #7
   6a058:	orr	r0, r0, r3, lsl #25
   6a05c:	lsr	r1, r3, #7
   6a060:	orrs	r3, r0, r1
   6a064:	beq	6a114 <fputs@plt+0x58fa0>
   6a068:	mov	ip, #1
   6a06c:	add	ip, ip, #1
   6a070:	lsr	r3, r0, #7
   6a074:	orr	r3, r3, r1, lsl #25
   6a078:	lsr	r2, r1, #7
   6a07c:	mov	r0, r3
   6a080:	mov	r1, r2
   6a084:	orrs	r3, r0, r1
   6a088:	bne	6a06c <fputs@plt+0x58ef8>
   6a08c:	add	r3, r7, ip
   6a090:	str	r3, [sp, #40]	; 0x28
   6a094:	ldr	r2, [r4, #4]
   6a098:	str	r2, [sp, #24]
   6a09c:	cmp	r2, #0
   6a0a0:	beq	6a17c <fputs@plt+0x59008>
   6a0a4:	ldr	r3, [r4, #40]	; 0x28
   6a0a8:	cmp	r3, #0
   6a0ac:	beq	6a11c <fputs@plt+0x58fa8>
   6a0b0:	ldr	r3, [r4, #48]	; 0x30
   6a0b4:	cmp	r3, #0
   6a0b8:	streq	r3, [sp, #24]
   6a0bc:	beq	6a17c <fputs@plt+0x59008>
   6a0c0:	add	r3, r5, r3
   6a0c4:	cmp	r2, r3
   6a0c8:	blt	6a158 <fputs@plt+0x58fe4>
   6a0cc:	ldr	r3, [sp, #52]	; 0x34
   6a0d0:	str	r3, [sp, #24]
   6a0d4:	b	6a17c <fputs@plt+0x59008>
   6a0d8:	add	r1, sp, #304	; 0x130
   6a0dc:	add	r0, r0, #1
   6a0e0:	bl	152c4 <fputs@plt+0x4150>
   6a0e4:	b	6a018 <fputs@plt+0x58ea4>
   6a0e8:	cmp	r3, #10
   6a0ec:	ble	6a108 <fputs@plt+0x58f94>
   6a0f0:	tst	r3, #1
   6a0f4:	beq	6a108 <fputs@plt+0x58f94>
   6a0f8:	ldrb	r3, [r4, #60]	; 0x3c
   6a0fc:	and	r3, r3, #2
   6a100:	strb	r3, [r4, #60]	; 0x3c
   6a104:	b	6a048 <fputs@plt+0x58ed4>
   6a108:	mov	r3, #0
   6a10c:	strb	r3, [r4, #60]	; 0x3c
   6a110:	b	6a048 <fputs@plt+0x58ed4>
   6a114:	mov	ip, #1
   6a118:	b	6a08c <fputs@plt+0x58f18>
   6a11c:	ldr	r3, [r4, #44]	; 0x2c
   6a120:	ldr	r2, [sp, #24]
   6a124:	cmp	r2, r3
   6a128:	blt	6a158 <fputs@plt+0x58fe4>
   6a12c:	ldr	r2, [r4]
   6a130:	cmp	r3, r2
   6a134:	ldrle	r3, [sp, #52]	; 0x34
   6a138:	strle	r3, [sp, #24]
   6a13c:	ble	6a17c <fputs@plt+0x59008>
   6a140:	movw	r3, #22488	; 0x57d8
   6a144:	movt	r3, #10
   6a148:	ldr	r3, [r3, #124]	; 0x7c
   6a14c:	str	r3, [sp, #24]
   6a150:	cmp	r3, #0
   6a154:	beq	6a17c <fputs@plt+0x59008>
   6a158:	mov	r3, #1
   6a15c:	strb	r3, [r4, #56]	; 0x38
   6a160:	add	r1, r4, #36	; 0x24
   6a164:	add	r0, r4, #64	; 0x40
   6a168:	bl	279e4 <fputs@plt+0x16870>
   6a16c:	str	r0, [sp, #24]
   6a170:	mov	r3, #0
   6a174:	str	r3, [r4, #44]	; 0x2c
   6a178:	str	r3, [r4, #48]	; 0x30
   6a17c:	ldr	r3, [r4, #44]	; 0x2c
   6a180:	ldr	r2, [sp, #40]	; 0x28
   6a184:	add	r3, r3, r2
   6a188:	str	r3, [r4, #44]	; 0x2c
   6a18c:	ldr	r3, [r4, #8]
   6a190:	cmp	r2, r3
   6a194:	strgt	r2, [r4, #8]
   6a198:	ldr	r0, [r4, #40]	; 0x28
   6a19c:	cmp	r0, #0
   6a1a0:	beq	6a268 <fputs@plt+0x590f4>
   6a1a4:	ldr	r3, [r4, #48]	; 0x30
   6a1a8:	add	r5, r5, r3
   6a1ac:	ldr	r3, [r4, #52]	; 0x34
   6a1b0:	cmp	r5, r3
   6a1b4:	ble	6a218 <fputs@plt+0x590a4>
   6a1b8:	ldr	r2, [r4, #36]	; 0x24
   6a1bc:	sub	r2, r2, r0
   6a1c0:	str	r2, [sp, #40]	; 0x28
   6a1c4:	lsl	r3, r3, #1
   6a1c8:	cmp	r5, r3
   6a1cc:	ble	6a1dc <fputs@plt+0x59068>
   6a1d0:	lsl	r3, r3, #1
   6a1d4:	cmp	r5, r3
   6a1d8:	bgt	6a1d0 <fputs@plt+0x5905c>
   6a1dc:	ldr	r2, [r4, #4]
   6a1e0:	cmp	r3, r2
   6a1e4:	movge	r3, r2
   6a1e8:	cmp	r5, r3
   6a1ec:	movlt	r5, r3
   6a1f0:	mov	r2, r5
   6a1f4:	asr	r3, r5, #31
   6a1f8:	bl	27de4 <fputs@plt+0x16c70>
   6a1fc:	cmp	r0, #0
   6a200:	beq	6a288 <fputs@plt+0x59114>
   6a204:	ldr	r3, [sp, #40]	; 0x28
   6a208:	add	r3, r0, r3
   6a20c:	str	r3, [r4, #36]	; 0x24
   6a210:	str	r0, [r4, #40]	; 0x28
   6a214:	str	r5, [r4, #52]	; 0x34
   6a218:	ldr	r2, [r4, #40]	; 0x28
   6a21c:	ldr	r1, [r4, #48]	; 0x30
   6a220:	add	r5, r2, r1
   6a224:	add	r3, r7, #15
   6a228:	bic	r3, r3, #7
   6a22c:	add	r3, r3, r1
   6a230:	str	r3, [r4, #48]	; 0x30
   6a234:	ldr	r3, [r4, #36]	; 0x24
   6a238:	cmp	r3, #0
   6a23c:	beq	6a248 <fputs@plt+0x590d4>
   6a240:	sub	r3, r3, r2
   6a244:	str	r3, [r5, #4]
   6a248:	ldr	r2, [r6, #12]
   6a24c:	ldr	r1, [r6, #16]
   6a250:	add	r0, r5, #8
   6a254:	bl	10fdc <memcpy@plt>
   6a258:	ldr	r3, [r6, #12]
   6a25c:	str	r3, [r5]
   6a260:	str	r5, [r4, #36]	; 0x24
   6a264:	b	69fa8 <fputs@plt+0x58e34>
   6a268:	mov	r0, r5
   6a26c:	asr	r1, r5, #31
   6a270:	bl	13c74 <fputs@plt+0x2b00>
   6a274:	subs	r5, r0, #0
   6a278:	beq	6a294 <fputs@plt+0x59120>
   6a27c:	ldr	r3, [r4, #36]	; 0x24
   6a280:	str	r3, [r5, #4]
   6a284:	b	6a248 <fputs@plt+0x590d4>
   6a288:	mov	r3, #7
   6a28c:	str	r3, [sp, #24]
   6a290:	b	69fa8 <fputs@plt+0x58e34>
   6a294:	mov	r3, #7
   6a298:	str	r3, [sp, #24]
   6a29c:	b	69fa8 <fputs@plt+0x58e34>
   6a2a0:	ldr	r2, [r9, #4]
   6a2a4:	ldr	r3, [fp, #56]	; 0x38
   6a2a8:	ldr	r4, [r3, r2, lsl #2]
   6a2ac:	ldr	r5, [r4, #16]
   6a2b0:	ldr	r3, [r4, #24]
   6a2b4:	str	r3, [sp, #304]	; 0x130
   6a2b8:	ldr	r3, [r9, #12]
   6a2bc:	add	r2, sp, #312	; 0x138
   6a2c0:	strh	r3, [r2]
   6a2c4:	mov	r2, #0
   6a2c8:	strb	r2, [sp, #314]	; 0x13a
   6a2cc:	ldr	r3, [r9, #8]
   6a2d0:	add	r3, r3, r3, lsl #2
   6a2d4:	ldr	r1, [sp, #36]	; 0x24
   6a2d8:	add	r3, r1, r3, lsl #3
   6a2dc:	str	r3, [sp, #308]	; 0x134
   6a2e0:	add	r3, sp, #232	; 0xe8
   6a2e4:	str	r3, [sp, #4]
   6a2e8:	str	r2, [sp]
   6a2ec:	mov	r2, #0
   6a2f0:	mov	r3, #0
   6a2f4:	add	r1, sp, #304	; 0x130
   6a2f8:	mov	r0, r5
   6a2fc:	bl	4f834 <fputs@plt+0x3e6c0>
   6a300:	subs	r3, r0, #0
   6a304:	str	r3, [sp, #24]
   6a308:	bne	6d5d8 <fputs@plt+0x5c464>
   6a30c:	ldr	r3, [sp, #232]	; 0xe8
   6a310:	cmp	r3, #0
   6a314:	beq	6a324 <fputs@plt+0x591b0>
   6a318:	mov	r3, #0
   6a31c:	str	r3, [r4, #56]	; 0x38
   6a320:	b	69640 <fputs@plt+0x584cc>
   6a324:	mov	r1, #4
   6a328:	mov	r0, r5
   6a32c:	bl	500d0 <fputs@plt+0x3ef5c>
   6a330:	cmp	r0, #0
   6a334:	beq	6a318 <fputs@plt+0x591a4>
   6a338:	mov	r2, r8
   6a33c:	mov	r8, sl
   6a340:	mov	r3, fp
   6a344:	mov	fp, r9
   6a348:	mov	r9, r3
   6a34c:	mov	sl, r2
   6a350:	str	r0, [sp, #24]
   6a354:	b	6d884 <fputs@plt+0x5c710>
   6a358:	ldr	r2, [r9, #4]
   6a35c:	ldr	r3, [fp, #56]	; 0x38
   6a360:	ldr	r4, [r3, r2, lsl #2]
   6a364:	ldr	r3, [r4, #16]
   6a368:	ldrb	r3, [r3, #66]	; 0x42
   6a36c:	cmp	r3, #1
   6a370:	bne	6a4b0 <fputs@plt+0x5933c>
   6a374:	ldrb	r3, [r4, #2]
   6a378:	cmp	r3, #0
   6a37c:	bne	6a53c <fputs@plt+0x593c8>
   6a380:	ldr	r5, [r4, #16]
   6a384:	mov	r0, r5
   6a388:	bl	1fa0c <fputs@plt+0xe898>
   6a38c:	ldr	r2, [r5, #16]
   6a390:	add	r3, sp, #232	; 0xe8
   6a394:	mov	r1, #0
   6a398:	strh	r1, [sp, #240]	; 0xf0
   6a39c:	str	r8, [sp, #264]	; 0x108
   6a3a0:	str	r1, [sp, #256]	; 0x100
   6a3a4:	str	r3, [sp]
   6a3a8:	mov	r3, #1
   6a3ac:	mov	r0, r5
   6a3b0:	bl	50ec4 <fputs@plt+0x3fd50>
   6a3b4:	subs	r3, r0, #0
   6a3b8:	str	r3, [sp, #24]
   6a3bc:	bne	6d5f4 <fputs@plt+0x5c480>
   6a3c0:	ldr	r0, [sp, #248]	; 0xf8
   6a3c4:	ldrb	r3, [r0]
   6a3c8:	tst	r3, #128	; 0x80
   6a3cc:	streq	r3, [sp, #196]	; 0xc4
   6a3d0:	bne	6a4e0 <fputs@plt+0x5936c>
   6a3d4:	ldr	r3, [sp, #196]	; 0xc4
   6a3d8:	cmp	r3, #2
   6a3dc:	bls	6a450 <fputs@plt+0x592dc>
   6a3e0:	ldr	r2, [sp, #244]	; 0xf4
   6a3e4:	cmp	r2, r3
   6a3e8:	blt	6a450 <fputs@plt+0x592dc>
   6a3ec:	sub	r3, r3, #1
   6a3f0:	ldr	r2, [sp, #248]	; 0xf8
   6a3f4:	add	r0, r2, r3
   6a3f8:	ldrb	r3, [r2, r3]
   6a3fc:	tst	r3, #128	; 0x80
   6a400:	streq	r3, [sp, #200]	; 0xc8
   6a404:	bne	6a4ec <fputs@plt+0x59378>
   6a408:	ldr	r1, [sp, #200]	; 0xc8
   6a40c:	sub	r2, r1, #1
   6a410:	cmp	r1, #7
   6a414:	movne	r3, #0
   6a418:	moveq	r3, #1
   6a41c:	cmp	r2, #8
   6a420:	orrhi	r3, r3, #1
   6a424:	cmp	r3, #0
   6a428:	bne	6a450 <fputs@plt+0x592dc>
   6a42c:	movw	r3, #32968	; 0x80c8
   6a430:	movt	r3, #8
   6a434:	add	r3, r3, r1
   6a438:	ldrb	r0, [r3, #852]	; 0x354
   6a43c:	ldr	r3, [sp, #244]	; 0xf4
   6a440:	ldr	r2, [sp, #196]	; 0xc4
   6a444:	add	r2, r0, r2
   6a448:	cmp	r3, r2
   6a44c:	bcs	6a4f8 <fputs@plt+0x59384>
   6a450:	add	r0, sp, #232	; 0xe8
   6a454:	bl	23374 <fputs@plt+0x12200>
   6a458:	movw	r0, #6836	; 0x1ab4
   6a45c:	movt	r0, #1
   6a460:	bl	3693c <fputs@plt+0x257c8>
   6a464:	cmp	r0, #0
   6a468:	bne	6d370 <fputs@plt+0x5c1fc>
   6a46c:	mov	r6, #0
   6a470:	mov	r7, #0
   6a474:	ldrb	r3, [r9]
   6a478:	cmp	r3, #112	; 0x70
   6a47c:	bne	6a520 <fputs@plt+0x593ac>
   6a480:	ldr	r2, [r9, #12]
   6a484:	ldr	r3, [fp, #56]	; 0x38
   6a488:	ldr	r3, [r3, r2, lsl #2]
   6a48c:	mov	r2, #0
   6a490:	strb	r2, [r3, #2]
   6a494:	strd	r6, [r3, #40]	; 0x28
   6a498:	mov	r2, #1
   6a49c:	strb	r2, [r3, #3]
   6a4a0:	ldr	r2, [r9, #16]
   6a4a4:	str	r2, [r3, #52]	; 0x34
   6a4a8:	str	r4, [r3, #48]	; 0x30
   6a4ac:	b	69640 <fputs@plt+0x584cc>
   6a4b0:	mov	r0, r4
   6a4b4:	bl	50620 <fputs@plt+0x3f4ac>
   6a4b8:	subs	r3, r0, #0
   6a4bc:	str	r3, [sp, #24]
   6a4c0:	beq	6a374 <fputs@plt+0x59200>
   6a4c4:	mov	r2, r8
   6a4c8:	mov	r8, sl
   6a4cc:	mov	r3, fp
   6a4d0:	mov	fp, r9
   6a4d4:	mov	r9, r3
   6a4d8:	mov	sl, r2
   6a4dc:	b	6d884 <fputs@plt+0x5c710>
   6a4e0:	add	r1, sp, #196	; 0xc4
   6a4e4:	bl	152c4 <fputs@plt+0x4150>
   6a4e8:	b	6a3d4 <fputs@plt+0x59260>
   6a4ec:	add	r1, sp, #200	; 0xc8
   6a4f0:	bl	152c4 <fputs@plt+0x4150>
   6a4f4:	b	6a408 <fputs@plt+0x59294>
   6a4f8:	sub	r3, r3, r0
   6a4fc:	add	r2, sp, #304	; 0x130
   6a500:	ldr	r0, [sp, #248]	; 0xf8
   6a504:	add	r0, r0, r3
   6a508:	bl	1dd64 <fputs@plt+0xcbf0>
   6a50c:	add	r3, sp, #304	; 0x130
   6a510:	ldrd	r6, [r3]
   6a514:	add	r0, sp, #232	; 0xe8
   6a518:	bl	23374 <fputs@plt+0x12200>
   6a51c:	b	6a474 <fputs@plt+0x59300>
   6a520:	mov	r1, r9
   6a524:	mov	r0, fp
   6a528:	bl	238c8 <fputs@plt+0x12754>
   6a52c:	strd	r6, [r0]
   6a530:	mov	r3, #4
   6a534:	strh	r3, [r0, #8]
   6a538:	b	69640 <fputs@plt+0x584cc>
   6a53c:	ldr	r0, [r9, #8]
   6a540:	add	r0, r0, r0, lsl #2
   6a544:	ldr	r3, [sp, #36]	; 0x24
   6a548:	add	r0, r3, r0, lsl #3
   6a54c:	bl	23680 <fputs@plt+0x1250c>
   6a550:	ldr	r3, [sp, #52]	; 0x34
   6a554:	str	r3, [sp, #24]
   6a558:	b	69640 <fputs@plt+0x584cc>
   6a55c:	ldr	r2, [r9, #4]
   6a560:	ldr	r3, [fp, #56]	; 0x38
   6a564:	ldr	r2, [r3, r2, lsl #2]
   6a568:	ldr	r3, [r2, #24]
   6a56c:	str	r3, [sp, #232]	; 0xe8
   6a570:	ldr	r3, [r9, #16]
   6a574:	strh	r3, [sp, #240]	; 0xf0
   6a578:	ldrb	r3, [r9]
   6a57c:	cmp	r3, #115	; 0x73
   6a580:	movhi	r3, #0
   6a584:	mvnls	r3, #0
   6a588:	strb	r3, [sp, #242]	; 0xf2
   6a58c:	ldr	r3, [r9, #12]
   6a590:	add	r3, r3, r3, lsl #2
   6a594:	ldr	r1, [sp, #36]	; 0x24
   6a598:	add	r3, r1, r3, lsl #3
   6a59c:	str	r3, [sp, #236]	; 0xec
   6a5a0:	ldr	r4, [r2, #16]
   6a5a4:	mov	r0, r4
   6a5a8:	bl	1fa0c <fputs@plt+0xe898>
   6a5ac:	ldr	r2, [r4, #16]
   6a5b0:	ldr	r3, [r4, #20]
   6a5b4:	subs	r1, r2, #1
   6a5b8:	str	r1, [sp, #120]	; 0x78
   6a5bc:	sbc	r3, r3, #0
   6a5c0:	str	r3, [sp, #124]	; 0x7c
   6a5c4:	mvn	r0, #-2147483647	; 0x80000001
   6a5c8:	mov	r1, #0
   6a5cc:	ldrd	r6, [sp, #120]	; 0x78
   6a5d0:	cmp	r7, r1
   6a5d4:	cmpeq	r6, r0
   6a5d8:	bhi	6a618 <fputs@plt+0x594a4>
   6a5dc:	mov	r1, #0
   6a5e0:	add	r3, sp, #312	; 0x138
   6a5e4:	strh	r1, [r3]
   6a5e8:	str	r8, [sp, #336]	; 0x150
   6a5ec:	str	r1, [sp, #328]	; 0x148
   6a5f0:	add	r3, sp, #304	; 0x130
   6a5f4:	str	r3, [sp]
   6a5f8:	mov	r3, #1
   6a5fc:	mov	r0, r4
   6a600:	bl	50ec4 <fputs@plt+0x3fd50>
   6a604:	subs	r3, r0, #0
   6a608:	str	r3, [sp, #24]
   6a60c:	beq	6a654 <fputs@plt+0x594e0>
   6a610:	ldr	r4, [sp, #52]	; 0x34
   6a614:	b	6a62c <fputs@plt+0x594b8>
   6a618:	movw	r0, #6870	; 0x1ad6
   6a61c:	movt	r0, #1
   6a620:	bl	3693c <fputs@plt+0x257c8>
   6a624:	str	r0, [sp, #24]
   6a628:	ldr	r4, [sp, #52]	; 0x34
   6a62c:	ldrb	r3, [r9]
   6a630:	tst	r3, #1
   6a634:	rsbeq	r4, r4, #0
   6a638:	addne	r4, r4, #1
   6a63c:	ldr	r3, [sp, #24]
   6a640:	cmp	r3, #0
   6a644:	bne	6d610 <fputs@plt+0x5c49c>
   6a648:	cmp	r4, #0
   6a64c:	ble	69640 <fputs@plt+0x584cc>
   6a650:	b	6962c <fputs@plt+0x584b8>
   6a654:	add	r2, sp, #232	; 0xe8
   6a658:	ldr	r1, [sp, #320]	; 0x140
   6a65c:	ldr	r0, [sp, #316]	; 0x13c
   6a660:	bl	3800c <fputs@plt+0x26e98>
   6a664:	mov	r4, r0
   6a668:	add	r0, sp, #304	; 0x130
   6a66c:	bl	23374 <fputs@plt+0x12200>
   6a670:	b	6a62c <fputs@plt+0x594b8>
   6a674:	mov	r1, r9
   6a678:	mov	r0, fp
   6a67c:	bl	238c8 <fputs@plt+0x12754>
   6a680:	mov	r6, r0
   6a684:	mov	r3, #1
   6a688:	strh	r3, [r0, #8]
   6a68c:	ldr	r3, [r8, #168]	; 0xa8
   6a690:	add	r3, r3, #1
   6a694:	ldr	r2, [r8, #156]	; 0x9c
   6a698:	cmp	r2, r3
   6a69c:	bgt	6a730 <fputs@plt+0x595bc>
   6a6a0:	ldr	r3, [r9, #12]
   6a6a4:	str	r3, [sp, #80]	; 0x50
   6a6a8:	lsl	r3, r3, #4
   6a6ac:	mov	r2, r3
   6a6b0:	str	r3, [sp, #40]	; 0x28
   6a6b4:	ldr	r3, [r8, #16]
   6a6b8:	add	r3, r3, r2
   6a6bc:	ldr	r4, [r3, #4]
   6a6c0:	ldr	r7, [r9, #4]
   6a6c4:	ldr	r3, [r4, #4]
   6a6c8:	ldr	r2, [r4]
   6a6cc:	str	r2, [r3, #4]
   6a6d0:	mov	r3, #0
   6a6d4:	str	r3, [sp, #200]	; 0xc8
   6a6d8:	ldr	r5, [r4, #4]
   6a6dc:	ldr	r3, [r5, #8]
   6a6e0:	cmp	r3, #0
   6a6e4:	bne	6e2b4 <fputs@plt+0x5d140>
   6a6e8:	cmp	r7, #1
   6a6ec:	bls	6a75c <fputs@plt+0x595e8>
   6a6f0:	mov	r3, #0
   6a6f4:	add	r2, sp, #200	; 0xc8
   6a6f8:	mov	r1, r7
   6a6fc:	mov	r0, r5
   6a700:	bl	49140 <fputs@plt+0x37fcc>
   6a704:	str	r0, [sp, #24]
   6a708:	str	r0, [sp, #196]	; 0xc4
   6a70c:	cmp	r0, #0
   6a710:	beq	6a7a4 <fputs@plt+0x59630>
   6a714:	mov	r2, r8
   6a718:	mov	r8, sl
   6a71c:	mov	r3, fp
   6a720:	mov	fp, r9
   6a724:	mov	r9, r3
   6a728:	mov	sl, r2
   6a72c:	b	6e2d4 <fputs@plt+0x5d160>
   6a730:	mov	r2, r8
   6a734:	mov	r8, sl
   6a738:	mov	r3, fp
   6a73c:	mov	fp, r9
   6a740:	mov	r9, r3
   6a744:	mov	sl, r2
   6a748:	mov	r3, #2
   6a74c:	strb	r3, [r9, #86]	; 0x56
   6a750:	mov	r3, #6
   6a754:	str	r3, [sp, #24]
   6a758:	b	6d884 <fputs@plt+0x5c710>
   6a75c:	movw	r0, #64375	; 0xfb77
   6a760:	bl	3693c <fputs@plt+0x257c8>
   6a764:	str	r0, [sp, #24]
   6a768:	mov	r3, #4
   6a76c:	strh	r3, [r6, #8]
   6a770:	mov	r2, #0
   6a774:	mov	r3, #0
   6a778:	strd	r2, [r6]
   6a77c:	ldr	r3, [sp, #24]
   6a780:	cmp	r3, #0
   6a784:	beq	69640 <fputs@plt+0x584cc>
   6a788:	mov	r2, r8
   6a78c:	mov	r8, sl
   6a790:	mov	r3, fp
   6a794:	mov	fp, r9
   6a798:	mov	r9, r3
   6a79c:	mov	sl, r2
   6a7a0:	b	6d884 <fputs@plt+0x5c710>
   6a7a4:	mov	r2, #0
   6a7a8:	mov	r1, r7
   6a7ac:	mov	r0, r4
   6a7b0:	bl	4f190 <fputs@plt+0x3e01c>
   6a7b4:	str	r0, [sp, #196]	; 0xc4
   6a7b8:	cmp	r0, #0
   6a7bc:	bne	6a894 <fputs@plt+0x59720>
   6a7c0:	ldrb	r3, [r5, #17]
   6a7c4:	cmp	r3, #0
   6a7c8:	beq	6aa08 <fputs@plt+0x59894>
   6a7cc:	add	r2, sp, #232	; 0xe8
   6a7d0:	mov	r1, #4
   6a7d4:	mov	r0, r4
   6a7d8:	bl	20d90 <fputs@plt+0xfc1c>
   6a7dc:	ldr	r3, [sp, #232]	; 0xe8
   6a7e0:	cmp	r7, r3
   6a7e4:	beq	6a8a8 <fputs@plt+0x59734>
   6a7e8:	ldr	r0, [sp, #200]	; 0xc8
   6a7ec:	bl	49718 <fputs@plt+0x385a4>
   6a7f0:	mov	r3, #0
   6a7f4:	add	r2, sp, #304	; 0x130
   6a7f8:	ldr	r1, [sp, #232]	; 0xe8
   6a7fc:	mov	r0, r5
   6a800:	bl	49140 <fputs@plt+0x37fcc>
   6a804:	mov	r3, r0
   6a808:	str	r0, [sp, #24]
   6a80c:	str	r0, [sp, #196]	; 0xc4
   6a810:	cmp	r0, #0
   6a814:	bne	6a768 <fputs@plt+0x595f4>
   6a818:	str	r0, [sp, #4]
   6a81c:	str	r7, [sp]
   6a820:	mov	r2, #1
   6a824:	ldr	r1, [sp, #304]	; 0x130
   6a828:	mov	r0, r5
   6a82c:	bl	4beec <fputs@plt+0x3ad78>
   6a830:	str	r0, [sp, #196]	; 0xc4
   6a834:	ldr	r0, [sp, #304]	; 0x130
   6a838:	bl	49718 <fputs@plt+0x385a4>
   6a83c:	ldr	r3, [sp, #196]	; 0xc4
   6a840:	str	r3, [sp, #24]
   6a844:	cmp	r3, #0
   6a848:	bne	6a768 <fputs@plt+0x595f4>
   6a84c:	str	r3, [sp, #304]	; 0x130
   6a850:	add	r2, sp, #304	; 0x130
   6a854:	ldr	r1, [sp, #232]	; 0xe8
   6a858:	mov	r0, r5
   6a85c:	bl	49140 <fputs@plt+0x37fcc>
   6a860:	str	r0, [sp, #196]	; 0xc4
   6a864:	add	r1, sp, #196	; 0xc4
   6a868:	ldr	r0, [sp, #304]	; 0x130
   6a86c:	bl	4ca40 <fputs@plt+0x3b8cc>
   6a870:	ldr	r0, [sp, #304]	; 0x130
   6a874:	bl	49718 <fputs@plt+0x385a4>
   6a878:	ldr	r3, [sp, #196]	; 0xc4
   6a87c:	str	r3, [sp, #24]
   6a880:	cmp	r3, #0
   6a884:	bne	6a768 <fputs@plt+0x595f4>
   6a888:	ldr	r3, [sp, #232]	; 0xe8
   6a88c:	str	r3, [sp, #24]
   6a890:	b	6a8cc <fputs@plt+0x59758>
   6a894:	ldr	r0, [sp, #200]	; 0xc8
   6a898:	bl	49718 <fputs@plt+0x385a4>
   6a89c:	ldr	r3, [sp, #196]	; 0xc4
   6a8a0:	str	r3, [sp, #24]
   6a8a4:	b	6a768 <fputs@plt+0x595f4>
   6a8a8:	add	r1, sp, #196	; 0xc4
   6a8ac:	ldr	r0, [sp, #200]	; 0xc8
   6a8b0:	bl	4ca40 <fputs@plt+0x3b8cc>
   6a8b4:	ldr	r0, [sp, #200]	; 0xc8
   6a8b8:	bl	49718 <fputs@plt+0x385a4>
   6a8bc:	ldr	r3, [sp, #196]	; 0xc4
   6a8c0:	str	r3, [sp, #24]
   6a8c4:	cmp	r3, #0
   6a8c8:	bne	6a768 <fputs@plt+0x595f4>
   6a8cc:	ldr	r3, [sp, #232]	; 0xe8
   6a8d0:	sub	r3, r3, #1
   6a8d4:	str	r3, [sp, #232]	; 0xe8
   6a8d8:	movw	r3, #4408	; 0x1138
   6a8dc:	movt	r3, #10
   6a8e0:	ldr	r3, [r3, #608]	; 0x260
   6a8e4:	ldr	r2, [r5, #32]
   6a8e8:	udiv	r3, r3, r2
   6a8ec:	add	r3, r3, #1
   6a8f0:	str	r3, [sp, #104]	; 0x68
   6a8f4:	b	6a900 <fputs@plt+0x5978c>
   6a8f8:	sub	r7, r7, #1
   6a8fc:	str	r7, [sp, #232]	; 0xe8
   6a900:	ldr	r7, [sp, #232]	; 0xe8
   6a904:	ldr	r3, [sp, #104]	; 0x68
   6a908:	cmp	r7, r3
   6a90c:	beq	6a8f8 <fputs@plt+0x59784>
   6a910:	mov	r1, r7
   6a914:	mov	r0, r5
   6a918:	bl	1725c <fputs@plt+0x60e8>
   6a91c:	cmp	r7, r0
   6a920:	beq	6a8f8 <fputs@plt+0x59784>
   6a924:	mov	r2, r7
   6a928:	mov	r1, #4
   6a92c:	mov	r0, r4
   6a930:	bl	4b2a4 <fputs@plt+0x3a130>
   6a934:	str	r0, [sp, #196]	; 0xc4
   6a938:	mov	r1, r0
   6a93c:	mov	r3, #4
   6a940:	strh	r3, [r6, #8]
   6a944:	ldr	r2, [sp, #24]
   6a948:	asr	r3, r2, #31
   6a94c:	strd	r2, [r6]
   6a950:	cmp	r0, #0
   6a954:	bne	6a9e8 <fputs@plt+0x59874>
   6a958:	ldr	r4, [sp, #24]
   6a95c:	cmp	r4, #0
   6a960:	beq	69640 <fputs@plt+0x584cc>
   6a964:	ldr	r1, [r9, #4]
   6a968:	ldr	r3, [r8, #16]
   6a96c:	ldr	r2, [sp, #40]	; 0x28
   6a970:	add	ip, r3, r2
   6a974:	ldr	r3, [ip, #12]
   6a978:	ldr	r3, [r3, #16]
   6a97c:	cmp	r3, #0
   6a980:	beq	6a9a0 <fputs@plt+0x5982c>
   6a984:	ldr	r2, [r3, #8]
   6a988:	ldr	lr, [r2, #28]
   6a98c:	cmp	lr, r4
   6a990:	streq	r1, [r2, #28]
   6a994:	ldr	r3, [r3]
   6a998:	cmp	r3, #0
   6a99c:	bne	6a984 <fputs@plt+0x59810>
   6a9a0:	ldr	r3, [ip, #12]
   6a9a4:	ldr	r3, [r3, #32]
   6a9a8:	cmp	r3, #0
   6a9ac:	beq	6a9d0 <fputs@plt+0x5985c>
   6a9b0:	ldr	lr, [sp, #24]
   6a9b4:	ldr	r2, [r3, #8]
   6a9b8:	ldr	ip, [r2, #44]	; 0x2c
   6a9bc:	cmp	ip, lr
   6a9c0:	streq	r1, [r2, #44]	; 0x2c
   6a9c4:	ldr	r3, [r3]
   6a9c8:	cmp	r3, #0
   6a9cc:	bne	6a9b4 <fputs@plt+0x59840>
   6a9d0:	ldr	r3, [sp, #80]	; 0x50
   6a9d4:	add	r3, r3, #1
   6a9d8:	uxtb	r3, r3
   6a9dc:	str	r3, [sp, #68]	; 0x44
   6a9e0:	str	r0, [sp, #24]
   6a9e4:	b	69640 <fputs@plt+0x584cc>
   6a9e8:	mov	r2, r8
   6a9ec:	mov	r8, sl
   6a9f0:	mov	r3, fp
   6a9f4:	mov	fp, r9
   6a9f8:	mov	r9, r3
   6a9fc:	mov	sl, r2
   6aa00:	str	r0, [sp, #24]
   6aa04:	b	6d884 <fputs@plt+0x5c710>
   6aa08:	add	r1, sp, #196	; 0xc4
   6aa0c:	ldr	r0, [sp, #200]	; 0xc8
   6aa10:	bl	4ca40 <fputs@plt+0x3b8cc>
   6aa14:	ldr	r0, [sp, #200]	; 0xc8
   6aa18:	bl	49718 <fputs@plt+0x385a4>
   6aa1c:	ldr	r1, [sp, #196]	; 0xc4
   6aa20:	str	r1, [sp, #24]
   6aa24:	mov	r3, #4
   6aa28:	strh	r3, [r6, #8]
   6aa2c:	mov	r2, #0
   6aa30:	mov	r3, #0
   6aa34:	strd	r2, [r6]
   6aa38:	cmp	r1, #0
   6aa3c:	beq	69640 <fputs@plt+0x584cc>
   6aa40:	mov	r2, r8
   6aa44:	mov	r8, sl
   6aa48:	mov	r3, fp
   6aa4c:	mov	fp, r9
   6aa50:	mov	r9, r3
   6aa54:	mov	sl, r2
   6aa58:	b	6d884 <fputs@plt+0x5c710>
   6aa5c:	mov	r3, #0
   6aa60:	str	r3, [sp, #304]	; 0x130
   6aa64:	ldr	r2, [r9, #8]
   6aa68:	ldr	r3, [r8, #16]
   6aa6c:	add	r3, r3, r2, lsl #4
   6aa70:	ldr	r0, [r3, #4]
   6aa74:	ldr	r1, [r9, #4]
   6aa78:	ldr	r3, [r9, #12]
   6aa7c:	cmp	r3, #0
   6aa80:	moveq	r2, #0
   6aa84:	addne	r2, sp, #304	; 0x130
   6aa88:	bl	4f190 <fputs@plt+0x3e01c>
   6aa8c:	str	r0, [sp, #24]
   6aa90:	ldr	r3, [r9, #12]
   6aa94:	cmp	r3, #0
   6aa98:	beq	6aad4 <fputs@plt+0x59960>
   6aa9c:	ldr	r1, [sp, #304]	; 0x130
   6aaa0:	ldr	r3, [fp, #92]	; 0x5c
   6aaa4:	add	r3, r3, r1
   6aaa8:	str	r3, [fp, #92]	; 0x5c
   6aaac:	ldr	r3, [r9, #12]
   6aab0:	cmp	r3, #0
   6aab4:	ble	6aad4 <fputs@plt+0x59960>
   6aab8:	add	r3, r3, r3, lsl #2
   6aabc:	lsl	r0, r3, #3
   6aac0:	ldr	ip, [sp, #36]	; 0x24
   6aac4:	ldrd	r2, [ip, r0]
   6aac8:	adds	r4, r2, r1
   6aacc:	adc	r5, r3, r1, asr #31
   6aad0:	strd	r4, [ip, r0]
   6aad4:	ldr	r3, [sp, #24]
   6aad8:	cmp	r3, #0
   6aadc:	beq	69640 <fputs@plt+0x584cc>
   6aae0:	mov	r2, r8
   6aae4:	mov	r8, sl
   6aae8:	mov	r3, fp
   6aaec:	mov	fp, r9
   6aaf0:	mov	r9, r3
   6aaf4:	mov	sl, r2
   6aaf8:	b	6d884 <fputs@plt+0x5c710>
   6aafc:	ldr	r2, [r9, #4]
   6ab00:	ldr	r3, [fp, #56]	; 0x38
   6ab04:	ldr	r3, [r3, r2, lsl #2]
   6ab08:	ldrb	r2, [r3]
   6ab0c:	cmp	r2, #1
   6ab10:	beq	6ab50 <fputs@plt+0x599dc>
   6ab14:	ldr	r3, [r3, #16]
   6ab18:	mov	r2, #0
   6ab1c:	ldr	r1, [r3, #52]	; 0x34
   6ab20:	ldr	r0, [r3]
   6ab24:	bl	4f190 <fputs@plt+0x3e01c>
   6ab28:	subs	r3, r0, #0
   6ab2c:	str	r3, [sp, #24]
   6ab30:	beq	69640 <fputs@plt+0x584cc>
   6ab34:	mov	r2, r8
   6ab38:	mov	r8, sl
   6ab3c:	mov	r3, fp
   6ab40:	mov	fp, r9
   6ab44:	mov	r9, r3
   6ab48:	mov	sl, r2
   6ab4c:	b	6d884 <fputs@plt+0x5c710>
   6ab50:	ldr	r1, [r3, #16]
   6ab54:	mov	r0, r8
   6ab58:	bl	24e8c <fputs@plt+0x13d18>
   6ab5c:	b	69640 <fputs@plt+0x584cc>
   6ab60:	mov	r1, r9
   6ab64:	mov	r0, fp
   6ab68:	bl	238c8 <fputs@plt+0x12754>
   6ab6c:	mov	r4, r0
   6ab70:	mov	r3, #0
   6ab74:	str	r3, [sp, #304]	; 0x130
   6ab78:	ldr	r2, [r9, #4]
   6ab7c:	ldr	r3, [r8, #16]
   6ab80:	add	r3, r3, r2, lsl #4
   6ab84:	ldrb	r2, [r9]
   6ab88:	cmp	r2, #122	; 0x7a
   6ab8c:	ldr	r0, [r3, #4]
   6ab90:	ldr	r3, [r0, #4]
   6ab94:	ldr	r2, [r0]
   6ab98:	str	r2, [r3, #4]
   6ab9c:	moveq	r2, #1
   6aba0:	movne	r2, #2
   6aba4:	add	r1, sp, #304	; 0x130
   6aba8:	bl	4f210 <fputs@plt+0x3e09c>
   6abac:	subs	r3, r0, #0
   6abb0:	str	r3, [sp, #24]
   6abb4:	bne	6d62c <fputs@plt+0x5c4b8>
   6abb8:	ldr	r2, [sp, #304]	; 0x130
   6abbc:	asr	r3, r2, #31
   6abc0:	strd	r2, [r4]
   6abc4:	b	69640 <fputs@plt+0x584cc>
   6abc8:	ldr	r0, [r9, #4]
   6abcc:	movw	r3, #54244	; 0xd3e4
   6abd0:	movt	r3, #8
   6abd4:	movw	r1, #54264	; 0xd3f8
   6abd8:	movt	r1, #8
   6abdc:	str	r8, [sp, #304]	; 0x130
   6abe0:	str	r0, [sp, #312]	; 0x138
   6abe4:	add	r2, fp, #44	; 0x2c
   6abe8:	str	r2, [sp, #308]	; 0x134
   6abec:	ldr	r2, [r8, #16]
   6abf0:	ldr	r2, [r2, r0, lsl #4]
   6abf4:	ldr	ip, [r9, #16]
   6abf8:	str	ip, [sp]
   6abfc:	cmp	r0, #1
   6ac00:	movne	r3, r1
   6ac04:	movw	r1, #54620	; 0xd55c
   6ac08:	movt	r1, #8
   6ac0c:	mov	r0, r8
   6ac10:	bl	41d60 <fputs@plt+0x30bec>
   6ac14:	subs	r4, r0, #0
   6ac18:	beq	6e2ec <fputs@plt+0x5d178>
   6ac1c:	mov	r3, #1
   6ac20:	strb	r3, [r8, #149]	; 0x95
   6ac24:	mov	r3, #0
   6ac28:	str	r3, [sp, #316]	; 0x13c
   6ac2c:	str	r3, [sp]
   6ac30:	add	r3, sp, #304	; 0x130
   6ac34:	movw	r2, #1492	; 0x5d4
   6ac38:	movt	r2, #8
   6ac3c:	mov	r1, r4
   6ac40:	mov	r0, r8
   6ac44:	bl	6f488 <fputs@plt+0x5e314>
   6ac48:	subs	r3, r0, #0
   6ac4c:	str	r3, [sp, #24]
   6ac50:	bne	6e310 <fputs@plt+0x5d19c>
   6ac54:	ldr	r5, [sp, #316]	; 0x13c
   6ac58:	str	r5, [sp, #24]
   6ac5c:	mov	r1, r4
   6ac60:	mov	r0, r8
   6ac64:	bl	214f4 <fputs@plt+0x10380>
   6ac68:	mov	r3, #0
   6ac6c:	strb	r3, [r8, #149]	; 0x95
   6ac70:	cmp	r5, r3
   6ac74:	beq	69640 <fputs@plt+0x584cc>
   6ac78:	mov	r2, r8
   6ac7c:	mov	r8, sl
   6ac80:	mov	r3, fp
   6ac84:	mov	fp, r9
   6ac88:	mov	r9, r3
   6ac8c:	mov	sl, r2
   6ac90:	b	6e33c <fputs@plt+0x5d1c8>
   6ac94:	ldr	r1, [r9, #4]
   6ac98:	mov	r0, r8
   6ac9c:	bl	6f86c <fputs@plt+0x5e6f8>
   6aca0:	subs	r3, r0, #0
   6aca4:	str	r3, [sp, #24]
   6aca8:	beq	69640 <fputs@plt+0x584cc>
   6acac:	mov	r2, r8
   6acb0:	mov	r8, sl
   6acb4:	mov	r3, fp
   6acb8:	mov	fp, r9
   6acbc:	mov	r9, r3
   6acc0:	mov	sl, r2
   6acc4:	b	6d884 <fputs@plt+0x5c710>
   6acc8:	ldr	r2, [r9, #4]
   6accc:	ldr	r3, [r8, #16]
   6acd0:	add	r3, r3, r2, lsl #4
   6acd4:	ldr	r0, [r3, #12]
   6acd8:	mov	r2, #0
   6acdc:	ldr	r1, [r9, #16]
   6ace0:	add	r0, r0, #8
   6ace4:	bl	2569c <fputs@plt+0x14528>
   6ace8:	mov	r1, r0
   6acec:	mov	r0, r8
   6acf0:	bl	258bc <fputs@plt+0x14748>
   6acf4:	ldr	r3, [r8, #24]
   6acf8:	orr	r3, r3, #2
   6acfc:	str	r3, [r8, #24]
   6ad00:	b	69640 <fputs@plt+0x584cc>
   6ad04:	ldr	r2, [r9, #4]
   6ad08:	ldr	r3, [r8, #16]
   6ad0c:	add	r3, r3, r2, lsl #4
   6ad10:	ldr	r0, [r3, #12]
   6ad14:	mov	r2, #0
   6ad18:	ldr	r1, [r9, #16]
   6ad1c:	add	r0, r0, #24
   6ad20:	bl	2569c <fputs@plt+0x14528>
   6ad24:	subs	r1, r0, #0
   6ad28:	beq	6ad80 <fputs@plt+0x59c0c>
   6ad2c:	ldr	r3, [r1, #12]
   6ad30:	ldr	r2, [r3, #8]
   6ad34:	cmp	r1, r2
   6ad38:	beq	6ad70 <fputs@plt+0x59bfc>
   6ad3c:	cmp	r2, #0
   6ad40:	beq	6ad78 <fputs@plt+0x59c04>
   6ad44:	ldr	r3, [r2, #20]
   6ad48:	cmp	r1, r3
   6ad4c:	moveq	r3, r2
   6ad50:	beq	6e668 <fputs@plt+0x5d4f4>
   6ad54:	cmp	r3, #0
   6ad58:	beq	6ad78 <fputs@plt+0x59c04>
   6ad5c:	ldr	r2, [r3, #20]
   6ad60:	cmp	r1, r2
   6ad64:	beq	6e668 <fputs@plt+0x5d4f4>
   6ad68:	mov	r3, r2
   6ad6c:	b	6ad54 <fputs@plt+0x59be0>
   6ad70:	ldr	r2, [r2, #20]
   6ad74:	str	r2, [r3, #8]
   6ad78:	mov	r0, r8
   6ad7c:	bl	25df0 <fputs@plt+0x14c7c>
   6ad80:	ldr	r3, [r8, #24]
   6ad84:	orr	r3, r3, #2
   6ad88:	str	r3, [r8, #24]
   6ad8c:	b	69640 <fputs@plt+0x584cc>
   6ad90:	ldr	r2, [r9, #4]
   6ad94:	ldr	r3, [r8, #16]
   6ad98:	add	r3, r3, r2, lsl #4
   6ad9c:	ldr	r0, [r3, #12]
   6ada0:	mov	r2, #0
   6ada4:	ldr	r1, [r9, #16]
   6ada8:	add	r0, r0, #40	; 0x28
   6adac:	bl	2569c <fputs@plt+0x14528>
   6adb0:	subs	r4, r0, #0
   6adb4:	beq	69640 <fputs@plt+0x584cc>
   6adb8:	ldr	r0, [r4, #24]
   6adbc:	ldr	r3, [r4, #20]
   6adc0:	cmp	r3, r0
   6adc4:	beq	6ade4 <fputs@plt+0x59c70>
   6adc8:	mov	r1, r4
   6adcc:	mov	r0, r8
   6add0:	bl	26a04 <fputs@plt+0x15890>
   6add4:	ldr	r3, [r8, #24]
   6add8:	orr	r3, r3, #2
   6addc:	str	r3, [r8, #24]
   6ade0:	b	69640 <fputs@plt+0x584cc>
   6ade4:	ldr	r1, [r4, #4]
   6ade8:	add	r0, r0, #8
   6adec:	bl	15a18 <fputs@plt+0x48a4>
   6adf0:	ldr	r2, [r0, #60]	; 0x3c
   6adf4:	cmp	r4, r2
   6adf8:	bne	6ae0c <fputs@plt+0x59c98>
   6adfc:	add	r1, r0, #60	; 0x3c
   6ae00:	mov	r3, r2
   6ae04:	b	6ae1c <fputs@plt+0x59ca8>
   6ae08:	mov	r2, r3
   6ae0c:	ldr	r3, [r2, #32]
   6ae10:	cmp	r4, r3
   6ae14:	bne	6ae08 <fputs@plt+0x59c94>
   6ae18:	add	r1, r2, #32
   6ae1c:	ldr	r3, [r3, #32]
   6ae20:	str	r3, [r1]
   6ae24:	b	6adc8 <fputs@plt+0x59c54>
   6ae28:	ldr	r7, [r9, #8]
   6ae2c:	ldr	r4, [r9, #16]
   6ae30:	ldr	r3, [r9, #12]
   6ae34:	add	r3, r3, r3, lsl #2
   6ae38:	ldr	r0, [sp, #36]	; 0x24
   6ae3c:	add	r2, r0, r3, lsl #3
   6ae40:	str	r2, [sp, #80]	; 0x50
   6ae44:	ldr	r2, [r9, #4]
   6ae48:	add	r2, r2, r2, lsl #2
   6ae4c:	add	r2, r0, r2, lsl #3
   6ae50:	str	r2, [sp, #40]	; 0x28
   6ae54:	ldrb	r1, [r9, #3]
   6ae58:	ldr	r2, [r8, #16]
   6ae5c:	add	r2, r2, r1, lsl #4
   6ae60:	ldr	r2, [r2, #4]
   6ae64:	ldr	r3, [r0, r3, lsl #3]
   6ae68:	ldr	r5, [r2, #4]
   6ae6c:	ldr	r1, [r5, #4]
   6ae70:	ldr	r1, [r1, #24]
   6ae74:	str	r1, [sp, #104]	; 0x68
   6ae78:	ldr	r2, [r2]
   6ae7c:	str	r2, [r5, #4]
   6ae80:	str	r5, [sp, #232]	; 0xe8
   6ae84:	ldr	r2, [r5]
   6ae88:	str	r2, [sp, #236]	; 0xec
   6ae8c:	ldr	r0, [r5, #44]	; 0x2c
   6ae90:	str	r0, [sp, #244]	; 0xf4
   6ae94:	str	r3, [sp, #248]	; 0xf8
   6ae98:	mov	r3, #0
   6ae9c:	str	r3, [sp, #252]	; 0xfc
   6aea0:	str	r3, [sp, #256]	; 0x100
   6aea4:	str	r3, [sp, #260]	; 0x104
   6aea8:	str	r3, [sp, #264]	; 0x108
   6aeac:	str	r3, [sp, #268]	; 0x10c
   6aeb0:	str	r3, [sp, #240]	; 0xf0
   6aeb4:	str	r3, [sp, #300]	; 0x12c
   6aeb8:	add	r2, sp, #304	; 0x130
   6aebc:	str	r2, [sp, #276]	; 0x114
   6aec0:	str	r2, [sp, #280]	; 0x118
   6aec4:	str	r3, [sp, #272]	; 0x110
   6aec8:	str	r3, [sp, #284]	; 0x11c
   6aecc:	mov	r2, #100	; 0x64
   6aed0:	str	r2, [sp, #288]	; 0x120
   6aed4:	mov	r2, #51712	; 0xca00
   6aed8:	movt	r2, #15258	; 0x3b9a
   6aedc:	str	r2, [sp, #292]	; 0x124
   6aee0:	strb	r3, [sp, #296]	; 0x128
   6aee4:	mov	r3, #1
   6aee8:	strb	r3, [sp, #297]	; 0x129
   6aeec:	cmp	r0, #0
   6aef0:	bne	6af7c <fputs@plt+0x59e08>
   6aef4:	ldr	r0, [sp, #300]	; 0x12c
   6aef8:	bl	23a6c <fputs@plt+0x128f8>
   6aefc:	ldr	r0, [sp, #240]	; 0xf0
   6af00:	bl	2143c <fputs@plt+0x102c8>
   6af04:	ldr	r3, [sp, #256]	; 0x100
   6af08:	cmp	r3, #0
   6af0c:	bne	6b1d8 <fputs@plt+0x5a064>
   6af10:	ldr	r4, [sp, #252]	; 0xfc
   6af14:	cmp	r4, #0
   6af18:	beq	6b1f0 <fputs@plt+0x5a07c>
   6af1c:	add	r0, sp, #272	; 0x110
   6af20:	bl	1e7f0 <fputs@plt+0xd67c>
   6af24:	mov	r5, r0
   6af28:	ldr	r1, [sp, #80]	; 0x50
   6af2c:	ldrd	r2, [r1]
   6af30:	subs	r6, r2, r4
   6af34:	sbc	r7, r3, r4, asr #31
   6af38:	strd	r6, [r1]
   6af3c:	ldr	r0, [sp, #40]	; 0x28
   6af40:	bl	23680 <fputs@plt+0x1250c>
   6af44:	cmp	r5, #0
   6af48:	beq	6e354 <fputs@plt+0x5d1e0>
   6af4c:	movw	r3, #5180	; 0x143c
   6af50:	movt	r3, #2
   6af54:	str	r3, [sp]
   6af58:	mov	r3, #1
   6af5c:	mvn	r2, #0
   6af60:	mov	r1, r5
   6af64:	ldr	r0, [sp, #40]	; 0x28
   6af68:	bl	2c2e0 <fputs@plt+0x1b16c>
   6af6c:	ldr	r1, [sp, #56]	; 0x38
   6af70:	ldr	r0, [sp, #40]	; 0x28
   6af74:	bl	2d83c <fputs@plt+0x1c6c8>
   6af78:	b	69640 <fputs@plt+0x584cc>
   6af7c:	lsr	r0, r0, #3
   6af80:	add	r0, r0, r3
   6af84:	mov	r1, #0
   6af88:	bl	1d420 <fputs@plt+0xc2ac>
   6af8c:	str	r0, [sp, #240]	; 0xf0
   6af90:	cmp	r0, #0
   6af94:	moveq	r3, #1
   6af98:	streq	r3, [sp, #256]	; 0x100
   6af9c:	beq	6aef4 <fputs@plt+0x59d80>
   6afa0:	ldr	r0, [r5, #32]
   6afa4:	bl	21190 <fputs@plt+0x1001c>
   6afa8:	str	r0, [sp, #300]	; 0x12c
   6afac:	cmp	r0, #0
   6afb0:	moveq	r3, #1
   6afb4:	streq	r3, [sp, #256]	; 0x100
   6afb8:	beq	6aef4 <fputs@plt+0x59d80>
   6afbc:	movw	r3, #4408	; 0x1138
   6afc0:	movt	r3, #10
   6afc4:	ldr	r3, [r3, #608]	; 0x260
   6afc8:	ldr	r2, [r5, #32]
   6afcc:	udiv	r3, r3, r2
   6afd0:	add	r3, r3, #1
   6afd4:	ldr	r2, [sp, #244]	; 0xf4
   6afd8:	cmp	r3, r2
   6afdc:	bls	6b04c <fputs@plt+0x59ed8>
   6afe0:	movw	r3, #54684	; 0xd59c
   6afe4:	movt	r3, #8
   6afe8:	str	r3, [sp, #260]	; 0x104
   6afec:	ldr	r3, [r5, #12]
   6aff0:	ldr	r3, [r3, #56]	; 0x38
   6aff4:	ldr	r2, [r3, #32]
   6aff8:	ldr	r3, [r3, #36]	; 0x24
   6affc:	rev	r3, r3
   6b000:	rev	r2, r2
   6b004:	mov	r1, #1
   6b008:	add	r0, sp, #232	; 0xe8
   6b00c:	bl	494bc <fputs@plt+0x38348>
   6b010:	mov	r3, #0
   6b014:	str	r3, [sp, #260]	; 0x104
   6b018:	ldr	r2, [r5, #4]
   6b01c:	ldr	r3, [r2, #24]
   6b020:	bic	r3, r3, #268435456	; 0x10000000
   6b024:	str	r3, [r2, #24]
   6b028:	cmp	r7, #0
   6b02c:	ble	6b0e0 <fputs@plt+0x59f6c>
   6b030:	ldr	r3, [sp, #248]	; 0xf8
   6b034:	cmp	r3, #0
   6b038:	beq	6b0e0 <fputs@plt+0x59f6c>
   6b03c:	sub	r4, r4, #4
   6b040:	mov	r6, #0
   6b044:	str	r9, [sp, #132]	; 0x84
   6b048:	b	6b09c <fputs@plt+0x59f28>
   6b04c:	ldr	r1, [sp, #240]	; 0xf0
   6b050:	and	r0, r3, #7
   6b054:	ldrb	r2, [r1, r3, lsr #3]
   6b058:	mov	ip, #1
   6b05c:	orr	r2, r2, ip, lsl r0
   6b060:	strb	r2, [r1, r3, lsr #3]
   6b064:	b	6afe0 <fputs@plt+0x59e6c>
   6b068:	ldr	r1, [r9]
   6b06c:	mvn	r2, #0
   6b070:	mvn	r3, #-2147483648	; 0x80000000
   6b074:	strd	r2, [sp]
   6b078:	add	r2, sp, #200	; 0xc8
   6b07c:	add	r0, sp, #232	; 0xe8
   6b080:	bl	49b90 <fputs@plt+0x38a1c>
   6b084:	add	r6, r6, #1
   6b088:	cmp	r7, r6
   6b08c:	beq	6b0dc <fputs@plt+0x59f68>
   6b090:	ldr	r3, [sp, #248]	; 0xf8
   6b094:	cmp	r3, #0
   6b098:	beq	6b0d4 <fputs@plt+0x59f60>
   6b09c:	add	r4, r4, #4
   6b0a0:	mov	r9, r4
   6b0a4:	ldr	r1, [r4]
   6b0a8:	cmp	r1, #0
   6b0ac:	beq	6b084 <fputs@plt+0x59f10>
   6b0b0:	ldrb	r3, [r5, #17]
   6b0b4:	cmp	r3, #0
   6b0b8:	cmpne	r1, #1
   6b0bc:	ble	6b068 <fputs@plt+0x59ef4>
   6b0c0:	mov	r3, #0
   6b0c4:	mov	r2, #1
   6b0c8:	add	r0, sp, #232	; 0xe8
   6b0cc:	bl	49404 <fputs@plt+0x38290>
   6b0d0:	b	6b068 <fputs@plt+0x59ef4>
   6b0d4:	ldr	r9, [sp, #132]	; 0x84
   6b0d8:	b	6b0e0 <fputs@plt+0x59f6c>
   6b0dc:	ldr	r9, [sp, #132]	; 0x84
   6b0e0:	ldr	r3, [r5, #4]
   6b0e4:	ldr	r2, [sp, #104]	; 0x68
   6b0e8:	str	r2, [r3, #24]
   6b0ec:	ldr	r3, [sp, #244]	; 0xf4
   6b0f0:	cmp	r3, #0
   6b0f4:	beq	6aef4 <fputs@plt+0x59d80>
   6b0f8:	ldr	r3, [sp, #248]	; 0xf8
   6b0fc:	cmp	r3, #0
   6b100:	beq	6aef4 <fputs@plt+0x59d80>
   6b104:	mov	r4, #1
   6b108:	movw	r3, #54724	; 0xd5c4
   6b10c:	movt	r3, #8
   6b110:	str	r3, [sp, #132]	; 0x84
   6b114:	movw	r3, #54700	; 0xd5ac
   6b118:	movt	r3, #8
   6b11c:	str	r3, [sp, #104]	; 0x68
   6b120:	b	6b160 <fputs@plt+0x59fec>
   6b124:	mov	r2, r4
   6b128:	ldr	r1, [sp, #104]	; 0x68
   6b12c:	add	r0, sp, #232	; 0xe8
   6b130:	bl	43a94 <fputs@plt+0x32920>
   6b134:	ldr	r3, [sp, #240]	; 0xf0
   6b138:	ldrb	r3, [r3, r7]
   6b13c:	tst	r3, r6
   6b140:	bne	6b1a4 <fputs@plt+0x5a030>
   6b144:	add	r4, r4, #1
   6b148:	ldr	r3, [sp, #244]	; 0xf4
   6b14c:	cmp	r4, r3
   6b150:	bhi	6aef4 <fputs@plt+0x59d80>
   6b154:	ldr	r3, [sp, #248]	; 0xf8
   6b158:	cmp	r3, #0
   6b15c:	beq	6aef4 <fputs@plt+0x59d80>
   6b160:	lsr	r7, r4, #3
   6b164:	and	r6, r4, #7
   6b168:	mov	r3, #1
   6b16c:	lsl	r6, r3, r6
   6b170:	ldr	r3, [sp, #240]	; 0xf0
   6b174:	ldrb	r3, [r3, r4, lsr #3]
   6b178:	tst	r3, r6
   6b17c:	bne	6b1a4 <fputs@plt+0x5a030>
   6b180:	mov	r1, r4
   6b184:	mov	r0, r5
   6b188:	bl	1725c <fputs@plt+0x60e8>
   6b18c:	cmp	r0, r4
   6b190:	bne	6b124 <fputs@plt+0x59fb0>
   6b194:	ldrb	r3, [r5, #17]
   6b198:	cmp	r3, #0
   6b19c:	bne	6b144 <fputs@plt+0x59fd0>
   6b1a0:	b	6b124 <fputs@plt+0x59fb0>
   6b1a4:	mov	r1, r4
   6b1a8:	mov	r0, r5
   6b1ac:	bl	1725c <fputs@plt+0x60e8>
   6b1b0:	cmp	r0, r4
   6b1b4:	bne	6b144 <fputs@plt+0x59fd0>
   6b1b8:	ldrb	r3, [r5, #17]
   6b1bc:	cmp	r3, #0
   6b1c0:	beq	6b144 <fputs@plt+0x59fd0>
   6b1c4:	mov	r2, r4
   6b1c8:	ldr	r1, [sp, #132]	; 0x84
   6b1cc:	add	r0, sp, #232	; 0xe8
   6b1d0:	bl	43a94 <fputs@plt+0x32920>
   6b1d4:	b	6b144 <fputs@plt+0x59fd0>
   6b1d8:	add	r0, sp, #272	; 0x110
   6b1dc:	bl	21568 <fputs@plt+0x103f4>
   6b1e0:	ldr	r3, [sp, #252]	; 0xfc
   6b1e4:	add	r3, r3, #1
   6b1e8:	str	r3, [sp, #252]	; 0xfc
   6b1ec:	b	6af10 <fputs@plt+0x59d9c>
   6b1f0:	add	r0, sp, #272	; 0x110
   6b1f4:	bl	21568 <fputs@plt+0x103f4>
   6b1f8:	add	r0, sp, #272	; 0x110
   6b1fc:	bl	1e7f0 <fputs@plt+0xd67c>
   6b200:	ldr	r0, [sp, #40]	; 0x28
   6b204:	bl	23680 <fputs@plt+0x1250c>
   6b208:	b	6af6c <fputs@plt+0x59df8>
   6b20c:	ldr	r4, [r9, #4]
   6b210:	add	r4, r4, r4, lsl #2
   6b214:	ldr	r3, [sp, #36]	; 0x24
   6b218:	add	r4, r3, r4, lsl #3
   6b21c:	ldr	r5, [r9, #8]
   6b220:	add	r5, r5, r5, lsl #2
   6b224:	add	r5, r3, r5, lsl #3
   6b228:	ldrh	r3, [r4, #8]
   6b22c:	tst	r3, #32
   6b230:	bne	6b248 <fputs@plt+0x5a0d4>
   6b234:	mov	r0, r4
   6b238:	bl	235cc <fputs@plt+0x12458>
   6b23c:	ldrh	r3, [r4, #8]
   6b240:	tst	r3, #32
   6b244:	beq	6da7c <fputs@plt+0x5c908>
   6b248:	ldrd	r2, [r5]
   6b24c:	ldr	r0, [r4]
   6b250:	bl	16558 <fputs@plt+0x53e4>
   6b254:	b	69640 <fputs@plt+0x584cc>
   6b258:	ldr	r3, [r9, #4]
   6b25c:	add	r3, r3, r3, lsl #2
   6b260:	ldr	r1, [sp, #36]	; 0x24
   6b264:	add	r5, r1, r3, lsl #3
   6b268:	ldrh	r2, [r5, #8]
   6b26c:	tst	r2, #32
   6b270:	beq	6b334 <fputs@plt+0x5a1c0>
   6b274:	ldr	r4, [r1, r3, lsl #3]
   6b278:	ldrh	r3, [r4, #26]
   6b27c:	tst	r3, #2
   6b280:	beq	6b2c4 <fputs@plt+0x5a150>
   6b284:	ldr	r3, [r4, #8]
   6b288:	cmp	r3, #0
   6b28c:	beq	6b334 <fputs@plt+0x5a1c0>
   6b290:	ldrd	r6, [r3]
   6b294:	ldr	r3, [r3, #8]
   6b298:	str	r3, [r4, #8]
   6b29c:	cmp	r3, #0
   6b2a0:	beq	6b2ec <fputs@plt+0x5a178>
   6b2a4:	ldr	r0, [r9, #12]
   6b2a8:	add	r0, r0, r0, lsl #2
   6b2ac:	mov	r2, r6
   6b2b0:	mov	r3, r7
   6b2b4:	ldr	r1, [sp, #36]	; 0x24
   6b2b8:	add	r0, r1, r0, lsl #3
   6b2bc:	bl	23868 <fputs@plt+0x126f4>
   6b2c0:	b	69e84 <fputs@plt+0x58d10>
   6b2c4:	tst	r3, #1
   6b2c8:	beq	6b2dc <fputs@plt+0x5a168>
   6b2cc:	ldrh	r3, [r4, #26]
   6b2d0:	orr	r3, r3, #2
   6b2d4:	strh	r3, [r4, #26]
   6b2d8:	b	6b284 <fputs@plt+0x5a110>
   6b2dc:	ldr	r0, [r4, #8]
   6b2e0:	bl	1d128 <fputs@plt+0xbfb4>
   6b2e4:	str	r0, [r4, #8]
   6b2e8:	b	6b2cc <fputs@plt+0x5a158>
   6b2ec:	ldr	r1, [r4]
   6b2f0:	cmp	r1, #0
   6b2f4:	beq	6b310 <fputs@plt+0x5a19c>
   6b2f8:	ldr	r5, [r1]
   6b2fc:	ldr	r0, [r4, #4]
   6b300:	bl	214f4 <fputs@plt+0x10380>
   6b304:	mov	r1, r5
   6b308:	cmp	r5, #0
   6b30c:	bne	6b2f8 <fputs@plt+0x5a184>
   6b310:	mov	r3, #0
   6b314:	str	r3, [r4]
   6b318:	strh	r3, [r4, #24]
   6b31c:	str	r3, [r4, #8]
   6b320:	str	r3, [r4, #12]
   6b324:	str	r3, [r4, #20]
   6b328:	mov	r3, #1
   6b32c:	strh	r3, [r4, #26]
   6b330:	b	6b2a4 <fputs@plt+0x5a130>
   6b334:	mov	r0, r5
   6b338:	bl	23680 <fputs@plt+0x1250c>
   6b33c:	b	69e70 <fputs@plt+0x58cfc>
   6b340:	ldr	r3, [r9, #4]
   6b344:	add	r3, r3, r3, lsl #2
   6b348:	ldr	r1, [sp, #36]	; 0x24
   6b34c:	add	r2, r1, r3, lsl #3
   6b350:	str	r2, [sp, #80]	; 0x50
   6b354:	ldr	r3, [r9, #12]
   6b358:	add	r3, r3, r3, lsl #2
   6b35c:	add	r3, r1, r3, lsl #3
   6b360:	str	r3, [sp, #104]	; 0x68
   6b364:	ldr	r7, [r9, #16]
   6b368:	ldrh	r3, [r2, #8]
   6b36c:	tst	r3, #32
   6b370:	beq	6b394 <fputs@plt+0x5a220>
   6b374:	cmp	r7, #0
   6b378:	bne	6b3c8 <fputs@plt+0x5a254>
   6b37c:	ldr	r3, [sp, #104]	; 0x68
   6b380:	ldrd	r2, [r3]
   6b384:	ldr	r1, [sp, #80]	; 0x50
   6b388:	ldr	r0, [r1]
   6b38c:	bl	16558 <fputs@plt+0x53e4>
   6b390:	b	69640 <fputs@plt+0x584cc>
   6b394:	mov	r4, r2
   6b398:	mov	r0, r2
   6b39c:	bl	235cc <fputs@plt+0x12458>
   6b3a0:	ldrh	r3, [r4, #8]
   6b3a4:	tst	r3, #32
   6b3a8:	bne	6b374 <fputs@plt+0x5a200>
   6b3ac:	mov	r2, r8
   6b3b0:	mov	r8, sl
   6b3b4:	mov	r3, fp
   6b3b8:	mov	fp, r9
   6b3bc:	mov	r9, r3
   6b3c0:	mov	sl, r2
   6b3c4:	b	6d864 <fputs@plt+0x5c6f0>
   6b3c8:	ldr	r3, [sp, #80]	; 0x50
   6b3cc:	ldr	r2, [r3]
   6b3d0:	str	r2, [sp, #132]	; 0x84
   6b3d4:	ldr	r3, [sp, #104]	; 0x68
   6b3d8:	ldrd	r4, [r3]
   6b3dc:	ldr	r3, [r2, #28]
   6b3e0:	cmp	r7, r3
   6b3e4:	beq	6b4b4 <fputs@plt+0x5a340>
   6b3e8:	mov	r3, r2
   6b3ec:	ldr	r2, [r2, #8]
   6b3f0:	str	r2, [sp, #40]	; 0x28
   6b3f4:	cmp	r2, #0
   6b3f8:	beq	6b4ac <fputs@plt+0x5a338>
   6b3fc:	ldrh	r3, [r3, #26]
   6b400:	tst	r3, #1
   6b404:	beq	6b4d0 <fputs@plt+0x5a35c>
   6b408:	ldr	r3, [sp, #132]	; 0x84
   6b40c:	ldr	r6, [r3, #20]
   6b410:	cmp	r6, #0
   6b414:	beq	6e370 <fputs@plt+0x5d1fc>
   6b418:	add	r3, r6, #8
   6b41c:	ldr	r0, [r6, #12]
   6b420:	cmp	r0, #0
   6b424:	beq	6b484 <fputs@plt+0x5a310>
   6b428:	strd	r4, [sp, #152]	; 0x98
   6b42c:	mov	r5, fp
   6b430:	mov	fp, r7
   6b434:	mov	r7, r3
   6b438:	add	r2, sp, #304	; 0x130
   6b43c:	add	r1, sp, #232	; 0xe8
   6b440:	bl	1664c <fputs@plt+0x54d8>
   6b444:	mov	r3, #0
   6b448:	str	r3, [r6, #12]
   6b44c:	ldr	r1, [sp, #40]	; 0x28
   6b450:	ldr	r0, [sp, #232]	; 0xe8
   6b454:	bl	165d0 <fputs@plt+0x545c>
   6b458:	str	r0, [sp, #40]	; 0x28
   6b45c:	ldr	r6, [r6, #8]
   6b460:	cmp	r6, #0
   6b464:	beq	6b4e0 <fputs@plt+0x5a36c>
   6b468:	add	r7, r6, #8
   6b46c:	ldr	r0, [r6, #12]
   6b470:	cmp	r0, #0
   6b474:	bne	6b438 <fputs@plt+0x5a2c4>
   6b478:	mov	r7, fp
   6b47c:	mov	fp, r5
   6b480:	ldrd	r4, [sp, #152]	; 0x98
   6b484:	ldr	r0, [sp, #40]	; 0x28
   6b488:	bl	16734 <fputs@plt+0x55c0>
   6b48c:	str	r0, [r6, #12]
   6b490:	mov	r3, #0
   6b494:	ldr	r2, [sp, #132]	; 0x84
   6b498:	str	r3, [r2, #8]
   6b49c:	str	r3, [r2, #12]
   6b4a0:	ldrh	r3, [r2, #26]
   6b4a4:	orr	r3, r3, #1
   6b4a8:	strh	r3, [r2, #26]
   6b4ac:	ldr	r3, [sp, #132]	; 0x84
   6b4b0:	str	r7, [r3, #28]
   6b4b4:	ldr	r3, [sp, #132]	; 0x84
   6b4b8:	ldr	r2, [r3, #20]
   6b4bc:	cmp	r2, #0
   6b4c0:	bne	6b56c <fputs@plt+0x5a3f8>
   6b4c4:	cmp	r7, #0
   6b4c8:	blt	69640 <fputs@plt+0x584cc>
   6b4cc:	b	6b37c <fputs@plt+0x5a208>
   6b4d0:	mov	r0, r2
   6b4d4:	bl	1d128 <fputs@plt+0xbfb4>
   6b4d8:	str	r0, [sp, #40]	; 0x28
   6b4dc:	b	6b408 <fputs@plt+0x5a294>
   6b4e0:	str	r7, [sp, #136]	; 0x88
   6b4e4:	mov	r7, fp
   6b4e8:	mov	fp, r5
   6b4ec:	ldrd	r4, [sp, #152]	; 0x98
   6b4f0:	ldr	r0, [sp, #132]	; 0x84
   6b4f4:	bl	164e4 <fputs@plt+0x5370>
   6b4f8:	mov	r6, r0
   6b4fc:	ldr	r3, [sp, #136]	; 0x88
   6b500:	str	r0, [r3]
   6b504:	cmp	r0, #0
   6b508:	beq	6b490 <fputs@plt+0x5a31c>
   6b50c:	mov	r2, #0
   6b510:	mov	r3, #0
   6b514:	strd	r2, [r6]
   6b518:	mov	r3, #0
   6b51c:	str	r3, [r6, #8]
   6b520:	ldr	r0, [sp, #40]	; 0x28
   6b524:	bl	16734 <fputs@plt+0x55c0>
   6b528:	str	r0, [r6, #12]
   6b52c:	b	6b490 <fputs@plt+0x5a31c>
   6b530:	cmp	r4, r0
   6b534:	sbcs	r1, r5, r1
   6b538:	bge	6962c <fputs@plt+0x584b8>
   6b53c:	ldr	r3, [r3, #12]
   6b540:	cmp	r3, #0
   6b544:	beq	6b560 <fputs@plt+0x5a3ec>
   6b548:	ldrd	r0, [r3]
   6b54c:	cmp	r0, r4
   6b550:	sbcs	ip, r1, r5
   6b554:	bge	6b530 <fputs@plt+0x5a3bc>
   6b558:	ldr	r3, [r3, #8]
   6b55c:	b	6b540 <fputs@plt+0x5a3cc>
   6b560:	ldr	r2, [r2, #8]
   6b564:	cmp	r2, #0
   6b568:	beq	6b4c4 <fputs@plt+0x5a350>
   6b56c:	ldr	r3, [r2, #12]
   6b570:	cmp	r3, #0
   6b574:	bne	6b548 <fputs@plt+0x5a3d4>
   6b578:	b	6b560 <fputs@plt+0x5a3ec>
   6b57c:	ldr	r6, [r9, #16]
   6b580:	ldr	r5, [r9, #12]
   6b584:	add	r5, r5, r5, lsl #2
   6b588:	ldr	r3, [sp, #36]	; 0x24
   6b58c:	add	r5, r3, r5, lsl #3
   6b590:	ldrb	r3, [r9, #3]
   6b594:	cmp	r3, #0
   6b598:	bne	6b664 <fputs@plt+0x5a4f0>
   6b59c:	ldr	r2, [fp, #184]	; 0xb8
   6b5a0:	ldr	r3, [r8, #132]	; 0x84
   6b5a4:	cmp	r2, r3
   6b5a8:	bge	6b69c <fputs@plt+0x5a528>
   6b5ac:	ldrh	r3, [r5, #8]
   6b5b0:	tst	r3, #64	; 0x40
   6b5b4:	beq	6b6d0 <fputs@plt+0x5a55c>
   6b5b8:	ldr	r4, [r5]
   6b5bc:	ldr	r3, [fp, #184]	; 0xb8
   6b5c0:	add	r3, r3, #1
   6b5c4:	str	r3, [fp, #184]	; 0xb8
   6b5c8:	ldr	r3, [fp, #176]	; 0xb0
   6b5cc:	str	r3, [r4, #4]
   6b5d0:	ldr	r3, [sp, #60]	; 0x3c
   6b5d4:	str	r3, [r4, #32]
   6b5d8:	ldr	r3, [sp, #64]	; 0x40
   6b5dc:	str	r3, [r4, #36]	; 0x24
   6b5e0:	ldr	r3, [fp, #92]	; 0x5c
   6b5e4:	str	r3, [r4, #72]	; 0x48
   6b5e8:	ldr	r3, [fp]
   6b5ec:	ldr	r3, [r3, #84]	; 0x54
   6b5f0:	str	r3, [r4, #76]	; 0x4c
   6b5f4:	ldr	r3, [fp, #204]	; 0xcc
   6b5f8:	str	r3, [r4, #40]	; 0x28
   6b5fc:	mov	r1, #0
   6b600:	str	r1, [fp, #204]	; 0xcc
   6b604:	str	r1, [fp, #92]	; 0x5c
   6b608:	str	r4, [fp, #176]	; 0xb0
   6b60c:	add	r0, r4, #80	; 0x50
   6b610:	str	r0, [sp, #36]	; 0x24
   6b614:	str	r0, [fp, #8]
   6b618:	ldr	r3, [r4, #64]	; 0x40
   6b61c:	str	r3, [fp, #28]
   6b620:	ldrh	r2, [r4, #68]	; 0x44
   6b624:	str	r2, [fp, #36]	; 0x24
   6b628:	add	r3, r3, r3, lsl #2
   6b62c:	add	r0, r0, r3, lsl #3
   6b630:	str	r0, [fp, #56]	; 0x38
   6b634:	ldr	ip, [r6]
   6b638:	str	ip, [sp, #48]	; 0x30
   6b63c:	str	ip, [fp, #4]
   6b640:	ldr	r3, [r6, #4]
   6b644:	str	r3, [fp, #32]
   6b648:	add	r0, r0, r2, lsl #2
   6b64c:	str	r0, [fp, #200]	; 0xc8
   6b650:	ldr	r2, [r6, #16]
   6b654:	str	r2, [fp, #196]	; 0xc4
   6b658:	sub	r9, ip, #20
   6b65c:	bl	10f40 <memset@plt>
   6b660:	b	69640 <fputs@plt+0x584cc>
   6b664:	ldr	r1, [r6, #20]
   6b668:	ldr	r3, [fp, #176]	; 0xb0
   6b66c:	cmp	r3, #0
   6b670:	beq	6b59c <fputs@plt+0x5a428>
   6b674:	ldr	r2, [r3, #28]
   6b678:	cmp	r1, r2
   6b67c:	beq	69640 <fputs@plt+0x584cc>
   6b680:	ldr	r3, [r3, #4]
   6b684:	cmp	r3, #0
   6b688:	beq	6b59c <fputs@plt+0x5a428>
   6b68c:	ldr	r2, [r3, #28]
   6b690:	cmp	r2, r1
   6b694:	bne	6b680 <fputs@plt+0x5a50c>
   6b698:	b	69640 <fputs@plt+0x584cc>
   6b69c:	mov	r2, r8
   6b6a0:	mov	r8, sl
   6b6a4:	mov	r3, fp
   6b6a8:	mov	fp, r9
   6b6ac:	mov	r9, r3
   6b6b0:	mov	sl, r2
   6b6b4:	movw	r1, #54760	; 0xd5e8
   6b6b8:	movt	r1, #8
   6b6bc:	mov	r0, r3
   6b6c0:	bl	41c84 <fputs@plt+0x30b10>
   6b6c4:	mov	r3, #1
   6b6c8:	str	r3, [sp, #24]
   6b6cc:	b	6d884 <fputs@plt+0x5c710>
   6b6d0:	ldr	r3, [r6, #12]
   6b6d4:	ldr	r7, [r6, #8]
   6b6d8:	add	r7, r3, r7
   6b6dc:	cmp	r3, #0
   6b6e0:	addeq	r7, r7, #1
   6b6e4:	add	r2, r7, r7, lsl #2
   6b6e8:	add	r3, r3, #20
   6b6ec:	add	r3, r3, r2, lsl #1
   6b6f0:	ldr	r2, [r6, #16]
   6b6f4:	add	r2, r2, r3, lsl #2
   6b6f8:	asr	r3, r2, #31
   6b6fc:	mov	r0, r8
   6b700:	bl	1d294 <fputs@plt+0xc120>
   6b704:	subs	r4, r0, #0
   6b708:	beq	6da98 <fputs@plt+0x5c924>
   6b70c:	mov	r0, r5
   6b710:	bl	23374 <fputs@plt+0x12200>
   6b714:	mov	r3, #64	; 0x40
   6b718:	strh	r3, [r5, #8]
   6b71c:	str	r4, [r5]
   6b720:	str	fp, [r4]
   6b724:	str	r7, [r4, #64]	; 0x40
   6b728:	ldr	r3, [r6, #12]
   6b72c:	str	r3, [r4, #68]	; 0x44
   6b730:	ldr	r3, [sp, #48]	; 0x30
   6b734:	sub	r3, r9, r3
   6b738:	asr	r2, r3, #2
   6b73c:	movw	r3, #52429	; 0xcccd
   6b740:	movt	r3, #52428	; 0xcccc
   6b744:	mul	r3, r3, r2
   6b748:	str	r3, [r4, #48]	; 0x30
   6b74c:	ldr	r3, [fp, #8]
   6b750:	str	r3, [r4, #16]
   6b754:	ldr	r3, [fp, #28]
   6b758:	str	r3, [r4, #56]	; 0x38
   6b75c:	ldr	r3, [fp, #56]	; 0x38
   6b760:	str	r3, [r4, #24]
   6b764:	ldr	r3, [fp, #36]	; 0x24
   6b768:	str	r3, [r4, #44]	; 0x2c
   6b76c:	ldr	r3, [fp, #4]
   6b770:	str	r3, [r4, #8]
   6b774:	ldr	r3, [fp, #32]
   6b778:	str	r3, [r4, #52]	; 0x34
   6b77c:	ldr	r3, [r6, #20]
   6b780:	str	r3, [r4, #28]
   6b784:	ldr	r3, [fp, #200]	; 0xc8
   6b788:	str	r3, [r4, #20]
   6b78c:	ldr	r3, [fp, #196]	; 0xc4
   6b790:	str	r3, [r4, #60]	; 0x3c
   6b794:	add	r2, r7, r7, lsl #2
   6b798:	add	r2, r4, r2, lsl #3
   6b79c:	add	r2, r2, #80	; 0x50
   6b7a0:	add	r3, r4, #80	; 0x50
   6b7a4:	cmp	r2, r3
   6b7a8:	beq	6b5bc <fputs@plt+0x5a448>
   6b7ac:	mov	r1, #128	; 0x80
   6b7b0:	strh	r1, [r3, #8]
   6b7b4:	str	r8, [r3, #32]
   6b7b8:	add	r3, r3, #40	; 0x28
   6b7bc:	cmp	r2, r3
   6b7c0:	bne	6b7b0 <fputs@plt+0x5a63c>
   6b7c4:	b	6b5bc <fputs@plt+0x5a448>
   6b7c8:	mov	r1, r9
   6b7cc:	mov	r0, fp
   6b7d0:	bl	238c8 <fputs@plt+0x12754>
   6b7d4:	ldr	r2, [fp, #176]	; 0xb0
   6b7d8:	ldr	r3, [r2, #48]	; 0x30
   6b7dc:	ldr	r1, [r2, #8]
   6b7e0:	add	r3, r3, r3, lsl #2
   6b7e4:	add	r3, r1, r3, lsl #2
   6b7e8:	ldr	r1, [r3, #4]
   6b7ec:	ldr	r3, [r9, #4]
   6b7f0:	add	r1, r1, r3
   6b7f4:	add	r1, r1, r1, lsl #2
   6b7f8:	ldr	r3, [r2, #16]
   6b7fc:	mov	r2, #4096	; 0x1000
   6b800:	add	r1, r3, r1, lsl #3
   6b804:	bl	23948 <fputs@plt+0x127d4>
   6b808:	b	69640 <fputs@plt+0x584cc>
   6b80c:	ldr	r3, [r8, #24]
   6b810:	tst	r3, #16777216	; 0x1000000
   6b814:	beq	6b834 <fputs@plt+0x5a6c0>
   6b818:	add	r1, r8, #448	; 0x1c0
   6b81c:	ldr	r0, [r9, #8]
   6b820:	ldrd	r2, [r1]
   6b824:	adds	r4, r2, r0
   6b828:	adc	r5, r3, r0, asr #31
   6b82c:	strd	r4, [r1]
   6b830:	b	69640 <fputs@plt+0x584cc>
   6b834:	ldr	r3, [r9, #4]
   6b838:	cmp	r3, #0
   6b83c:	beq	6b85c <fputs@plt+0x5a6e8>
   6b840:	add	r1, r8, #448	; 0x1c0
   6b844:	ldr	r0, [r9, #8]
   6b848:	ldrd	r2, [r1, #-8]
   6b84c:	adds	r4, r2, r0
   6b850:	adc	r5, r3, r0, asr #31
   6b854:	strd	r4, [r1, #-8]
   6b858:	b	69640 <fputs@plt+0x584cc>
   6b85c:	ldr	r1, [r9, #8]
   6b860:	ldrd	r2, [fp, #144]	; 0x90
   6b864:	adds	r4, r2, r1
   6b868:	adc	r5, r3, r1, asr #31
   6b86c:	strd	r4, [fp, #144]	; 0x90
   6b870:	b	69640 <fputs@plt+0x584cc>
   6b874:	ldr	r3, [r9, #4]
   6b878:	cmp	r3, #0
   6b87c:	beq	6b8a4 <fputs@plt+0x5a730>
   6b880:	add	r3, r8, #448	; 0x1c0
   6b884:	ldrd	r2, [r3, #-8]
   6b888:	orrs	r3, r2, r3
   6b88c:	bne	69640 <fputs@plt+0x584cc>
   6b890:	add	r3, r8, #448	; 0x1c0
   6b894:	ldrd	r2, [r3]
   6b898:	orrs	r3, r2, r3
   6b89c:	bne	69640 <fputs@plt+0x584cc>
   6b8a0:	b	6962c <fputs@plt+0x584b8>
   6b8a4:	ldrd	r2, [fp, #144]	; 0x90
   6b8a8:	orrs	r3, r2, r3
   6b8ac:	bne	69640 <fputs@plt+0x584cc>
   6b8b0:	add	r3, r8, #448	; 0x1c0
   6b8b4:	ldrd	r2, [r3]
   6b8b8:	orrs	r3, r2, r3
   6b8bc:	bne	69640 <fputs@plt+0x584cc>
   6b8c0:	b	6962c <fputs@plt+0x584b8>
   6b8c4:	ldr	r2, [fp, #176]	; 0xb0
   6b8c8:	cmp	r2, #0
   6b8cc:	bne	6b91c <fputs@plt+0x5a7a8>
   6b8d0:	ldr	r5, [r9, #4]
   6b8d4:	add	r5, r5, r5, lsl #2
   6b8d8:	ldr	r3, [sp, #36]	; 0x24
   6b8dc:	add	r5, r3, r5, lsl #3
   6b8e0:	mov	r0, r5
   6b8e4:	bl	17958 <fputs@plt+0x67e4>
   6b8e8:	ldr	r4, [r9, #8]
   6b8ec:	add	r4, r4, r4, lsl #2
   6b8f0:	lsl	r4, r4, #3
   6b8f4:	ldr	r6, [sp, #36]	; 0x24
   6b8f8:	add	r0, r6, r4
   6b8fc:	bl	17958 <fputs@plt+0x67e4>
   6b900:	ldrd	r0, [r6, r4]
   6b904:	ldrd	r2, [r5]
   6b908:	cmp	r2, r0
   6b90c:	sbcs	r3, r3, r1
   6b910:	strdlt	r0, [r5]
   6b914:	b	69640 <fputs@plt+0x584cc>
   6b918:	mov	r2, r3
   6b91c:	ldr	r3, [r2, #4]
   6b920:	cmp	r3, #0
   6b924:	bne	6b918 <fputs@plt+0x5a7a4>
   6b928:	ldr	r5, [r9, #4]
   6b92c:	add	r5, r5, r5, lsl #2
   6b930:	ldr	r3, [r2, #16]
   6b934:	add	r5, r3, r5, lsl #3
   6b938:	b	6b8e0 <fputs@plt+0x5a76c>
   6b93c:	ldr	r3, [r9, #4]
   6b940:	add	r3, r3, r3, lsl #2
   6b944:	lsl	r3, r3, #3
   6b948:	ldr	ip, [sp, #36]	; 0x24
   6b94c:	ldrd	r4, [ip, r3]
   6b950:	cmp	r4, #1
   6b954:	sbcs	r2, r5, #0
   6b958:	blt	69640 <fputs@plt+0x584cc>
   6b95c:	ldr	r2, [r9, #12]
   6b960:	subs	r0, r4, r2
   6b964:	sbc	r1, r5, r2, asr #31
   6b968:	strd	r0, [ip, r3]
   6b96c:	b	6962c <fputs@plt+0x584b8>
   6b970:	ldr	r4, [r9, #4]
   6b974:	add	r4, r4, r4, lsl #2
   6b978:	lsl	r4, r4, #3
   6b97c:	ldr	r5, [r9, #12]
   6b980:	mov	r1, r9
   6b984:	mov	r0, fp
   6b988:	bl	238c8 <fputs@plt+0x12754>
   6b98c:	ldr	r2, [sp, #36]	; 0x24
   6b990:	ldrd	r6, [r2, r4]
   6b994:	cmp	r6, #1
   6b998:	sbcs	r3, r7, #0
   6b99c:	mvnlt	r2, #0
   6b9a0:	movlt	r3, r2
   6b9a4:	blt	6b9cc <fputs@plt+0x5a858>
   6b9a8:	add	r5, r5, r5, lsl #2
   6b9ac:	lsl	r3, r5, #3
   6b9b0:	ldrd	r4, [r2, r3]
   6b9b4:	cmp	r4, #0
   6b9b8:	sbcs	r3, r5, #0
   6b9bc:	movlt	r4, #0
   6b9c0:	movlt	r5, #0
   6b9c4:	adds	r2, r4, r6
   6b9c8:	adc	r3, r5, r7
   6b9cc:	str	r2, [r0]
   6b9d0:	str	r3, [r0, #4]
   6b9d4:	b	69640 <fputs@plt+0x584cc>
   6b9d8:	ldr	r3, [r9, #4]
   6b9dc:	add	r3, r3, r3, lsl #2
   6b9e0:	lsl	r3, r3, #3
   6b9e4:	ldr	r2, [sp, #36]	; 0x24
   6b9e8:	ldrd	r4, [r2, r3]
   6b9ec:	orrs	r2, r4, r5
   6b9f0:	beq	69640 <fputs@plt+0x584cc>
   6b9f4:	ldr	r2, [r9, #12]
   6b9f8:	subs	r0, r4, r2
   6b9fc:	sbc	r1, r5, r2, asr #31
   6ba00:	ldr	r2, [sp, #36]	; 0x24
   6ba04:	strd	r0, [r2, r3]
   6ba08:	b	6962c <fputs@plt+0x584b8>
   6ba0c:	ldr	r3, [r9, #4]
   6ba10:	add	r3, r3, r3, lsl #2
   6ba14:	lsl	r3, r3, #3
   6ba18:	ldr	r0, [sp, #36]	; 0x24
   6ba1c:	ldr	r2, [r0, r3]
   6ba20:	add	r1, r0, r3
   6ba24:	ldr	r1, [r1, #4]
   6ba28:	subs	r2, r2, #1
   6ba2c:	str	r2, [sp, #112]	; 0x70
   6ba30:	sbc	r2, r1, #0
   6ba34:	str	r2, [sp, #116]	; 0x74
   6ba38:	mov	r2, r0
   6ba3c:	ldrd	r0, [sp, #112]	; 0x70
   6ba40:	strd	r0, [r2, r3]
   6ba44:	orrs	r3, r0, r1
   6ba48:	bne	69640 <fputs@plt+0x584cc>
   6ba4c:	b	6962c <fputs@plt+0x584b8>
   6ba50:	ldr	r3, [r9, #4]
   6ba54:	add	r3, r3, r3, lsl #2
   6ba58:	lsl	r3, r3, #3
   6ba5c:	ldr	lr, [sp, #36]	; 0x24
   6ba60:	ldrd	r0, [lr, r3]
   6ba64:	adds	ip, r0, #1
   6ba68:	adc	r2, r1, #0
   6ba6c:	str	ip, [lr, r3]
   6ba70:	add	r3, lr, r3
   6ba74:	str	r2, [r3, #4]
   6ba78:	orrs	r3, r0, r1
   6ba7c:	bne	69640 <fputs@plt+0x584cc>
   6ba80:	b	6962c <fputs@plt+0x584b8>
   6ba84:	ldrb	r4, [r9, #3]
   6ba88:	add	r2, r4, #7
   6ba8c:	lsl	r2, r2, #2
   6ba90:	mov	r3, #0
   6ba94:	mov	r0, r8
   6ba98:	bl	13ea0 <fputs@plt+0x2d2c>
   6ba9c:	cmp	r0, #0
   6baa0:	beq	6dab4 <fputs@plt+0x5c940>
   6baa4:	mov	r3, #0
   6baa8:	str	r3, [r0, #8]
   6baac:	ldr	r3, [r9, #16]
   6bab0:	str	r3, [r0, #4]
   6bab4:	ldr	r3, [sp, #48]	; 0x30
   6bab8:	sub	r3, r9, r3
   6babc:	asr	r2, r3, #2
   6bac0:	movw	r3, #52429	; 0xcccd
   6bac4:	movt	r3, #52428	; 0xcccc
   6bac8:	mul	r3, r3, r2
   6bacc:	str	r3, [r0, #16]
   6bad0:	str	fp, [r0, #12]
   6bad4:	strb	r4, [r0, #26]
   6bad8:	mvn	r3, #19
   6badc:	strb	r3, [r9, #1]
   6bae0:	str	r0, [r9, #16]
   6bae4:	mvn	r3, #111	; 0x6f
   6bae8:	strb	r3, [r9]
   6baec:	ldr	r4, [r9, #16]
   6baf0:	ldr	r0, [r9, #12]
   6baf4:	add	r0, r0, r0, lsl #2
   6baf8:	ldr	ip, [sp, #36]	; 0x24
   6bafc:	add	r0, ip, r0, lsl #3
   6bb00:	ldr	r3, [r4, #8]
   6bb04:	cmp	r3, r0
   6bb08:	bne	6bbb8 <fputs@plt+0x5aa44>
   6bb0c:	ldr	r3, [r0, #12]
   6bb10:	add	r3, r3, #1
   6bb14:	str	r3, [r0, #12]
   6bb18:	mov	r3, #1
   6bb1c:	add	r2, sp, #312	; 0x138
   6bb20:	strh	r3, [r2]
   6bb24:	str	r8, [sp, #336]	; 0x150
   6bb28:	mov	r3, #0
   6bb2c:	str	r3, [sp, #328]	; 0x148
   6bb30:	add	r2, sp, #304	; 0x130
   6bb34:	str	r2, [r4]
   6bb38:	strb	r3, [r4, #25]
   6bb3c:	strb	r3, [r4, #24]
   6bb40:	ldr	r3, [r4, #4]
   6bb44:	ldr	r3, [r3, #12]
   6bb48:	add	r2, r4, #28
   6bb4c:	ldrb	r1, [r4, #26]
   6bb50:	mov	r0, r4
   6bb54:	blx	r3
   6bb58:	ldrb	r3, [r4, #25]
   6bb5c:	cmp	r3, #0
   6bb60:	beq	6bb84 <fputs@plt+0x5aa10>
   6bb64:	ldr	r3, [r4, #20]
   6bb68:	cmp	r3, #0
   6bb6c:	bne	6bbf4 <fputs@plt+0x5aa80>
   6bb70:	add	r0, sp, #304	; 0x130
   6bb74:	bl	23374 <fputs@plt+0x12200>
   6bb78:	ldr	r3, [sp, #24]
   6bb7c:	cmp	r3, #0
   6bb80:	bne	6d648 <fputs@plt+0x5c4d4>
   6bb84:	ldrb	r3, [r4, #24]
   6bb88:	cmp	r3, #0
   6bb8c:	beq	69640 <fputs@plt+0x584cc>
   6bb90:	ldr	r0, [r9, #-16]
   6bb94:	cmp	r0, #0
   6bb98:	beq	69640 <fputs@plt+0x584cc>
   6bb9c:	add	r0, r0, r0, lsl #2
   6bba0:	mov	r2, #1
   6bba4:	mov	r3, #0
   6bba8:	ldr	r1, [sp, #36]	; 0x24
   6bbac:	add	r0, r1, r0, lsl #3
   6bbb0:	bl	23868 <fputs@plt+0x126f4>
   6bbb4:	b	69640 <fputs@plt+0x584cc>
   6bbb8:	str	r0, [r4, #8]
   6bbbc:	ldrb	r3, [r4, #26]
   6bbc0:	subs	r2, r3, #1
   6bbc4:	bmi	6bb0c <fputs@plt+0x5a998>
   6bbc8:	add	r3, r3, #6
   6bbcc:	add	r1, r4, r3, lsl #2
   6bbd0:	ldr	r3, [r9, #8]
   6bbd4:	add	r3, r2, r3
   6bbd8:	add	r3, r3, r3, lsl #2
   6bbdc:	add	r3, ip, r3, lsl #3
   6bbe0:	str	r3, [r1], #-4
   6bbe4:	sub	r2, r2, #1
   6bbe8:	cmn	r2, #1
   6bbec:	bne	6bbd0 <fputs@plt+0x5aa5c>
   6bbf0:	b	6bb0c <fputs@plt+0x5a998>
   6bbf4:	add	r0, sp, #304	; 0x130
   6bbf8:	bl	31d00 <fputs@plt+0x20b8c>
   6bbfc:	mov	r2, r0
   6bc00:	movw	r1, #48244	; 0xbc74
   6bc04:	movt	r1, #8
   6bc08:	mov	r0, fp
   6bc0c:	bl	41c84 <fputs@plt+0x30b10>
   6bc10:	ldr	r3, [r4, #20]
   6bc14:	str	r3, [sp, #24]
   6bc18:	b	6bb70 <fputs@plt+0x5a9fc>
   6bc1c:	ldr	r4, [r9, #4]
   6bc20:	add	r4, r4, r4, lsl #2
   6bc24:	ldr	r3, [sp, #36]	; 0x24
   6bc28:	add	r4, r3, r4, lsl #3
   6bc2c:	ldr	r1, [r9, #16]
   6bc30:	mov	r0, r4
   6bc34:	bl	21ed8 <fputs@plt+0x10d64>
   6bc38:	subs	r3, r0, #0
   6bc3c:	str	r3, [sp, #24]
   6bc40:	bne	6bc80 <fputs@plt+0x5ab0c>
   6bc44:	ldr	r1, [sp, #56]	; 0x38
   6bc48:	mov	r0, r4
   6bc4c:	bl	2d83c <fputs@plt+0x1c6c8>
   6bc50:	mov	r0, r4
   6bc54:	bl	1798c <fputs@plt+0x6818>
   6bc58:	subs	r3, r0, #0
   6bc5c:	str	r3, [sp, #24]
   6bc60:	beq	69640 <fputs@plt+0x584cc>
   6bc64:	mov	r2, r8
   6bc68:	mov	r8, sl
   6bc6c:	mov	r3, fp
   6bc70:	mov	fp, r9
   6bc74:	mov	r9, r3
   6bc78:	mov	sl, r2
   6bc7c:	b	6e420 <fputs@plt+0x5d2ac>
   6bc80:	mov	r2, r8
   6bc84:	mov	r8, sl
   6bc88:	mov	r3, fp
   6bc8c:	mov	fp, r9
   6bc90:	mov	r9, r3
   6bc94:	mov	sl, r2
   6bc98:	mov	r0, r4
   6bc9c:	bl	31d00 <fputs@plt+0x20b8c>
   6bca0:	mov	r2, r0
   6bca4:	movw	r1, #48244	; 0xbc74
   6bca8:	movt	r1, #8
   6bcac:	mov	r0, r9
   6bcb0:	bl	41c84 <fputs@plt+0x30b10>
   6bcb4:	b	6d884 <fputs@plt+0x5c710>
   6bcb8:	mov	r3, #0
   6bcbc:	str	r3, [sp, #304]	; 0x130
   6bcc0:	mvn	r3, #0
   6bcc4:	str	r3, [sp, #312]	; 0x138
   6bcc8:	str	r3, [sp, #308]	; 0x134
   6bccc:	ldr	r2, [r9, #8]
   6bcd0:	ldr	r1, [r9, #4]
   6bcd4:	add	r3, sp, #312	; 0x138
   6bcd8:	str	r3, [sp]
   6bcdc:	add	r3, sp, #308	; 0x134
   6bce0:	mov	r0, r8
   6bce4:	bl	53744 <fputs@plt+0x425d0>
   6bce8:	subs	r3, r0, #0
   6bcec:	str	r3, [sp, #24]
   6bcf0:	beq	6bd04 <fputs@plt+0x5ab90>
   6bcf4:	cmp	r3, #5
   6bcf8:	bne	6d664 <fputs@plt+0x5c4f0>
   6bcfc:	mov	r3, #1
   6bd00:	str	r3, [sp, #304]	; 0x130
   6bd04:	ldr	r4, [r9, #12]
   6bd08:	add	r4, r4, r4, lsl #2
   6bd0c:	ldr	r3, [sp, #36]	; 0x24
   6bd10:	add	r4, r3, r4, lsl #3
   6bd14:	add	r5, sp, #304	; 0x130
   6bd18:	add	r6, r4, #120	; 0x78
   6bd1c:	ldr	r2, [r5], #4
   6bd20:	asr	r3, r2, #31
   6bd24:	mov	r0, r4
   6bd28:	bl	23868 <fputs@plt+0x126f4>
   6bd2c:	add	r4, r4, #40	; 0x28
   6bd30:	cmp	r4, r6
   6bd34:	bne	6bd1c <fputs@plt+0x5aba8>
   6bd38:	ldr	r3, [sp, #52]	; 0x34
   6bd3c:	str	r3, [sp, #24]
   6bd40:	b	69640 <fputs@plt+0x584cc>
   6bd44:	mov	r1, r9
   6bd48:	mov	r0, fp
   6bd4c:	bl	238c8 <fputs@plt+0x12754>
   6bd50:	mov	r7, r0
   6bd54:	ldr	r5, [r9, #12]
   6bd58:	ldr	r2, [r9, #4]
   6bd5c:	ldr	r3, [r8, #16]
   6bd60:	add	r3, r3, r2, lsl #4
   6bd64:	ldr	r3, [r3, #4]
   6bd68:	str	r3, [sp, #40]	; 0x28
   6bd6c:	ldr	r3, [r3, #4]
   6bd70:	ldr	r4, [r3]
   6bd74:	ldrb	r6, [r4, #5]
   6bd78:	cmn	r5, #1
   6bd7c:	moveq	r5, r6
   6bd80:	ldrb	r3, [r4, #17]
   6bd84:	cmp	r3, #2
   6bd88:	movhi	r5, r6
   6bd8c:	bhi	6bdb0 <fputs@plt+0x5ac3c>
   6bd90:	ldr	r3, [r4, #68]	; 0x44
   6bd94:	ldr	r3, [r3]
   6bd98:	cmp	r3, #0
   6bd9c:	beq	6bdb0 <fputs@plt+0x5ac3c>
   6bda0:	ldrd	r2, [r4, #80]	; 0x50
   6bda4:	cmp	r2, #1
   6bda8:	sbcs	r3, r3, #0
   6bdac:	movge	r5, r6
   6bdb0:	ldrb	r3, [r4, #16]
   6bdb4:	cmp	r3, #0
   6bdb8:	ldreq	r0, [r4, #176]	; 0xb0
   6bdbc:	movwne	r0, #23480	; 0x5bb8
   6bdc0:	movtne	r0, #8
   6bdc4:	cmp	r5, #5
   6bdc8:	beq	6be38 <fputs@plt+0x5acc4>
   6bdcc:	cmp	r5, r6
   6bdd0:	beq	6c0a0 <fputs@plt+0x5af2c>
   6bdd4:	cmp	r6, #5
   6bdd8:	beq	6be70 <fputs@plt+0x5acfc>
   6bddc:	ldr	r3, [sp, #24]
   6bde0:	cmp	r3, #0
   6bde4:	bne	6beb0 <fputs@plt+0x5ad3c>
   6bde8:	mov	r1, r5
   6bdec:	mov	r0, r4
   6bdf0:	bl	483b8 <fputs@plt+0x37244>
   6bdf4:	movw	r3, #2562	; 0xa02
   6bdf8:	strh	r3, [r7, #8]
   6bdfc:	cmp	r0, #6
   6be00:	beq	6dc94 <fputs@plt+0x5cb20>
   6be04:	movw	r3, #32968	; 0x80c8
   6be08:	movt	r3, #8
   6be0c:	add	r3, r3, r0, lsl #2
   6be10:	ldr	r0, [r3, #4024]	; 0xfb8
   6be14:	str	r0, [r7, #16]
   6be18:	bl	1c2f8 <fputs@plt+0xb184>
   6be1c:	str	r0, [r7, #12]
   6be20:	mov	r3, #1
   6be24:	strb	r3, [r7, #10]
   6be28:	ldr	r1, [sp, #56]	; 0x38
   6be2c:	mov	r0, r7
   6be30:	bl	2d83c <fputs@plt+0x1c6c8>
   6be34:	b	69640 <fputs@plt+0x584cc>
   6be38:	bl	1c2f8 <fputs@plt+0xb184>
   6be3c:	cmp	r0, #0
   6be40:	beq	6c090 <fputs@plt+0x5af1c>
   6be44:	mov	r0, r4
   6be48:	bl	16bd8 <fputs@plt+0x5a64>
   6be4c:	cmp	r0, #0
   6be50:	beq	6c098 <fputs@plt+0x5af24>
   6be54:	cmp	r6, #5
   6be58:	moveq	r5, r6
   6be5c:	beq	6bddc <fputs@plt+0x5ac68>
   6be60:	mov	r3, #1
   6be64:	str	r3, [sp, #80]	; 0x50
   6be68:	mov	r3, #0
   6be6c:	b	6be7c <fputs@plt+0x5ad08>
   6be70:	mov	r3, #0
   6be74:	str	r3, [sp, #80]	; 0x50
   6be78:	mov	r3, #1
   6be7c:	ldrb	r2, [r8, #67]	; 0x43
   6be80:	cmp	r2, #0
   6be84:	beq	6bf24 <fputs@plt+0x5adb0>
   6be88:	ldr	r2, [r8, #156]	; 0x9c
   6be8c:	cmp	r2, #1
   6be90:	bgt	6bf24 <fputs@plt+0x5adb0>
   6be94:	cmp	r3, #0
   6be98:	bne	6bf74 <fputs@plt+0x5ae00>
   6be9c:	cmp	r6, #4
   6bea0:	beq	6c078 <fputs@plt+0x5af04>
   6bea4:	ldr	r3, [sp, #24]
   6bea8:	cmp	r3, #0
   6beac:	beq	6c088 <fputs@plt+0x5af14>
   6beb0:	mov	r1, r6
   6beb4:	mov	r0, r4
   6beb8:	bl	483b8 <fputs@plt+0x37244>
   6bebc:	movw	r3, #2562	; 0xa02
   6bec0:	strh	r3, [r7, #8]
   6bec4:	cmp	r0, #6
   6bec8:	beq	6dcbc <fputs@plt+0x5cb48>
   6becc:	movw	r3, #32968	; 0x80c8
   6bed0:	movt	r3, #8
   6bed4:	add	r3, r3, r0, lsl #2
   6bed8:	ldr	r0, [r3, #4024]	; 0xfb8
   6bedc:	str	r0, [r7, #16]
   6bee0:	bl	1c2f8 <fputs@plt+0xb184>
   6bee4:	str	r0, [r7, #12]
   6bee8:	mov	r3, #1
   6beec:	strb	r3, [r7, #10]
   6bef0:	ldr	r1, [sp, #56]	; 0x38
   6bef4:	mov	r0, r7
   6bef8:	bl	2d83c <fputs@plt+0x1c6c8>
   6befc:	ldr	r3, [sp, #24]
   6bf00:	cmp	r3, #0
   6bf04:	beq	69640 <fputs@plt+0x584cc>
   6bf08:	mov	r2, r8
   6bf0c:	mov	r8, sl
   6bf10:	mov	r3, fp
   6bf14:	mov	fp, r9
   6bf18:	mov	r9, r3
   6bf1c:	mov	sl, r2
   6bf20:	b	6d884 <fputs@plt+0x5c710>
   6bf24:	mov	r2, r8
   6bf28:	mov	r8, sl
   6bf2c:	mov	r3, fp
   6bf30:	mov	fp, r9
   6bf34:	mov	r9, r3
   6bf38:	mov	sl, r2
   6bf3c:	movw	r2, #54280	; 0xd408
   6bf40:	movt	r2, #8
   6bf44:	movw	r3, #54288	; 0xd410
   6bf48:	movt	r3, #8
   6bf4c:	ldr	r1, [sp, #80]	; 0x50
   6bf50:	cmp	r1, #0
   6bf54:	moveq	r2, r3
   6bf58:	movw	r1, #54800	; 0xd610
   6bf5c:	movt	r1, #8
   6bf60:	mov	r0, r9
   6bf64:	bl	41c84 <fputs@plt+0x30b10>
   6bf68:	mov	r3, #1
   6bf6c:	str	r3, [sp, #24]
   6bf70:	b	6d884 <fputs@plt+0x5c710>
   6bf74:	ldr	r3, [r4, #216]	; 0xd8
   6bf78:	cmp	r3, #0
   6bf7c:	beq	6bfd0 <fputs@plt+0x5ae5c>
   6bf80:	mov	r1, #4
   6bf84:	mov	r0, r4
   6bf88:	bl	16820 <fputs@plt+0x56ac>
   6bf8c:	subs	r3, r0, #0
   6bf90:	str	r3, [sp, #24]
   6bf94:	bne	6c068 <fputs@plt+0x5aef4>
   6bf98:	ldr	r3, [r4, #208]	; 0xd0
   6bf9c:	ldr	r2, [r4, #160]	; 0xa0
   6bfa0:	ldrb	r1, [r4, #10]
   6bfa4:	ldr	r0, [r4, #216]	; 0xd8
   6bfa8:	bl	52a1c <fputs@plt+0x418a8>
   6bfac:	str	r0, [sp, #24]
   6bfb0:	mov	r3, #0
   6bfb4:	str	r3, [r4, #216]	; 0xd8
   6bfb8:	mov	r0, r4
   6bfbc:	bl	169b8 <fputs@plt+0x5844>
   6bfc0:	ldr	r3, [sp, #24]
   6bfc4:	cmp	r3, #0
   6bfc8:	bne	6beb0 <fputs@plt+0x5ad3c>
   6bfcc:	b	6c024 <fputs@plt+0x5aeb0>
   6bfd0:	str	r3, [sp, #304]	; 0x130
   6bfd4:	mov	r1, #1
   6bfd8:	mov	r0, r4
   6bfdc:	bl	16820 <fputs@plt+0x56ac>
   6bfe0:	subs	r3, r0, #0
   6bfe4:	str	r3, [sp, #24]
   6bfe8:	bne	6beb0 <fputs@plt+0x5ad3c>
   6bfec:	add	r3, sp, #304	; 0x130
   6bff0:	mov	r2, #0
   6bff4:	ldr	r1, [r4, #220]	; 0xdc
   6bff8:	ldr	r0, [r4]
   6bffc:	bl	13ac8 <fputs@plt+0x2954>
   6c000:	subs	r3, r0, #0
   6c004:	str	r3, [sp, #24]
   6c008:	bne	6beb0 <fputs@plt+0x5ad3c>
   6c00c:	ldr	r3, [sp, #304]	; 0x130
   6c010:	cmp	r3, #0
   6c014:	bne	6c050 <fputs@plt+0x5aedc>
   6c018:	ldr	r3, [r4, #216]	; 0xd8
   6c01c:	cmp	r3, #0
   6c020:	bne	6bf80 <fputs@plt+0x5ae0c>
   6c024:	mov	r1, r5
   6c028:	mov	r0, r4
   6c02c:	bl	483b8 <fputs@plt+0x37244>
   6c030:	ldr	r3, [sp, #80]	; 0x50
   6c034:	cmp	r3, #0
   6c038:	movne	r1, #2
   6c03c:	moveq	r1, #1
   6c040:	ldr	r0, [sp, #40]	; 0x28
   6c044:	bl	4b30c <fputs@plt+0x3a198>
   6c048:	str	r0, [sp, #24]
   6c04c:	b	6bddc <fputs@plt+0x5ac68>
   6c050:	mov	r0, r4
   6c054:	bl	2736c <fputs@plt+0x161f8>
   6c058:	subs	r3, r0, #0
   6c05c:	str	r3, [sp, #24]
   6c060:	beq	6c018 <fputs@plt+0x5aea4>
   6c064:	b	6beb0 <fputs@plt+0x5ad3c>
   6c068:	mov	r1, #1
   6c06c:	mov	r0, r4
   6c070:	bl	167b4 <fputs@plt+0x5640>
   6c074:	b	6beb0 <fputs@plt+0x5ad3c>
   6c078:	mov	r1, #2
   6c07c:	mov	r0, r4
   6c080:	bl	483b8 <fputs@plt+0x37244>
   6c084:	b	6bea4 <fputs@plt+0x5ad30>
   6c088:	mov	r1, #2
   6c08c:	b	6c040 <fputs@plt+0x5aecc>
   6c090:	mov	r5, r6
   6c094:	b	6bddc <fputs@plt+0x5ac68>
   6c098:	mov	r5, r6
   6c09c:	b	6bddc <fputs@plt+0x5ac68>
   6c0a0:	mov	r5, r6
   6c0a4:	b	6bddc <fputs@plt+0x5ac68>
   6c0a8:	add	r3, fp, #44	; 0x2c
   6c0ac:	str	r3, [sp, #40]	; 0x28
   6c0b0:	ldrb	r3, [r8, #67]	; 0x43
   6c0b4:	cmp	r3, #0
   6c0b8:	beq	6c1e8 <fputs@plt+0x5b074>
   6c0bc:	ldr	r3, [r8, #152]	; 0x98
   6c0c0:	cmp	r3, #1
   6c0c4:	bgt	6c218 <fputs@plt+0x5b0a4>
   6c0c8:	ldr	r7, [r8, #24]
   6c0cc:	ldr	r3, [r8, #84]	; 0x54
   6c0d0:	str	r3, [sp, #80]	; 0x50
   6c0d4:	ldr	r3, [r8, #88]	; 0x58
   6c0d8:	str	r3, [sp, #104]	; 0x68
   6c0dc:	ldr	r3, [r8, #180]	; 0xb4
   6c0e0:	str	r3, [sp, #132]	; 0x84
   6c0e4:	bic	r3, r7, #655360	; 0xa0000
   6c0e8:	orr	r3, r3, #2097152	; 0x200000
   6c0ec:	orr	r3, r3, #10240	; 0x2800
   6c0f0:	str	r3, [r8, #24]
   6c0f4:	mov	r3, #0
   6c0f8:	str	r3, [r8, #180]	; 0xb4
   6c0fc:	ldr	r3, [r8, #16]
   6c100:	ldr	r6, [r3, #4]
   6c104:	ldr	r3, [r6, #4]
   6c108:	ldr	r3, [r3]
   6c10c:	ldrb	r3, [r3, #16]
   6c110:	str	r3, [sp, #136]	; 0x88
   6c114:	ldr	r4, [r8, #20]
   6c118:	ldrb	r1, [r8, #68]	; 0x44
   6c11c:	movw	r2, #54296	; 0xd418
   6c120:	movt	r2, #8
   6c124:	movw	r3, #54328	; 0xd438
   6c128:	movt	r3, #8
   6c12c:	cmp	r1, #2
   6c130:	movne	r2, r3
   6c134:	ldr	r1, [sp, #40]	; 0x28
   6c138:	mov	r0, r8
   6c13c:	bl	83ebc <fputs@plt+0x72d48>
   6c140:	str	r0, [sp, #24]
   6c144:	ldr	r3, [r8, #20]
   6c148:	cmp	r4, r3
   6c14c:	bge	6dcfc <fputs@plt+0x5cb88>
   6c150:	sub	r1, r3, #-268435455	; 0xf0000001
   6c154:	ldr	r2, [r8, #16]
   6c158:	add	r4, r2, r1, lsl #4
   6c15c:	cmp	r0, #0
   6c160:	beq	6dd68 <fputs@plt+0x5cbf4>
   6c164:	str	r7, [r8, #24]
   6c168:	ldr	r3, [sp, #80]	; 0x50
   6c16c:	str	r3, [r8, #84]	; 0x54
   6c170:	ldr	r3, [sp, #104]	; 0x68
   6c174:	str	r3, [r8, #88]	; 0x58
   6c178:	ldr	r3, [sp, #132]	; 0x84
   6c17c:	str	r3, [r8, #180]	; 0xb4
   6c180:	mov	r3, #1
   6c184:	mvn	r2, #0
   6c188:	mov	r1, r2
   6c18c:	mov	r0, r6
   6c190:	bl	240d4 <fputs@plt+0x12f60>
   6c194:	mov	r3, #1
   6c198:	strb	r3, [r8, #67]	; 0x43
   6c19c:	cmp	r4, #0
   6c1a0:	beq	6e484 <fputs@plt+0x5d310>
   6c1a4:	ldr	r0, [r4, #4]
   6c1a8:	bl	52c68 <fputs@plt+0x41af4>
   6c1ac:	mov	r3, #0
   6c1b0:	str	r3, [r4, #4]
   6c1b4:	str	r3, [r4, #12]
   6c1b8:	mov	r0, r8
   6c1bc:	bl	26eac <fputs@plt+0x15d38>
   6c1c0:	ldr	r3, [sp, #24]
   6c1c4:	cmp	r3, #0
   6c1c8:	beq	69640 <fputs@plt+0x584cc>
   6c1cc:	mov	r2, r8
   6c1d0:	mov	r8, sl
   6c1d4:	mov	r3, fp
   6c1d8:	mov	fp, r9
   6c1dc:	mov	r9, r3
   6c1e0:	mov	sl, r2
   6c1e4:	b	6d884 <fputs@plt+0x5c710>
   6c1e8:	mov	r2, r8
   6c1ec:	mov	r8, sl
   6c1f0:	mov	r3, fp
   6c1f4:	mov	fp, r9
   6c1f8:	mov	r9, r3
   6c1fc:	mov	sl, r2
   6c200:	movw	r2, #54852	; 0xd644
   6c204:	movt	r2, #8
   6c208:	mov	r1, sl
   6c20c:	ldr	r0, [sp, #40]	; 0x28
   6c210:	bl	22c70 <fputs@plt+0x11afc>
   6c214:	b	6c244 <fputs@plt+0x5b0d0>
   6c218:	mov	r2, r8
   6c21c:	mov	r8, sl
   6c220:	mov	r3, fp
   6c224:	mov	fp, r9
   6c228:	mov	r9, r3
   6c22c:	mov	sl, r2
   6c230:	movw	r2, #54892	; 0xd66c
   6c234:	movt	r2, #8
   6c238:	mov	r1, sl
   6c23c:	ldr	r0, [sp, #40]	; 0x28
   6c240:	bl	22c70 <fputs@plt+0x11afc>
   6c244:	mov	r3, #1
   6c248:	str	r3, [sp, #24]
   6c24c:	b	6d884 <fputs@plt+0x5c710>
   6c250:	ldr	r2, [sp, #152]	; 0x98
   6c254:	ldr	r1, [r8, #76]	; 0x4c
   6c258:	mov	r0, r5
   6c25c:	bl	240d4 <fputs@plt+0x12f60>
   6c260:	cmp	r0, #0
   6c264:	beq	6de48 <fputs@plt+0x5ccd4>
   6c268:	mov	r3, #7
   6c26c:	str	r3, [sp, #24]
   6c270:	b	6c164 <fputs@plt+0x5aff0>
   6c274:	mov	r0, r6
   6c278:	bl	1ff7c <fputs@plt+0xee08>
   6c27c:	mov	r1, r0
   6c280:	b	6de60 <fputs@plt+0x5ccec>
   6c284:	ldr	r3, [sp, #308]	; 0x134
   6c288:	ldr	r3, [r3, #4]
   6c28c:	ldr	r0, [r3]
   6c290:	ldrb	r3, [r0, #16]
   6c294:	cmp	r3, #0
   6c298:	bne	6e0dc <fputs@plt+0x5cf68>
   6c29c:	ldrb	r3, [r0, #13]
   6c2a0:	cmp	r3, #0
   6c2a4:	bne	6e0dc <fputs@plt+0x5cf68>
   6c2a8:	bl	1ce3c <fputs@plt+0xbcc8>
   6c2ac:	b	6e0dc <fputs@plt+0x5cf68>
   6c2b0:	mov	r0, r5
   6c2b4:	bl	1ff7c <fputs@plt+0xee08>
   6c2b8:	mov	r1, r0
   6c2bc:	mov	r0, r6
   6c2c0:	bl	1ffb4 <fputs@plt+0xee40>
   6c2c4:	ldr	r1, [r5, #4]
   6c2c8:	mov	r3, #1
   6c2cc:	ldr	r2, [sp, #152]	; 0x98
   6c2d0:	ldr	r1, [r1, #32]
   6c2d4:	mov	r0, r6
   6c2d8:	bl	240d4 <fputs@plt+0x12f60>
   6c2dc:	str	r0, [sp, #24]
   6c2e0:	b	6e0e4 <fputs@plt+0x5cf70>
   6c2e4:	ldr	r2, [r9, #4]
   6c2e8:	ldr	r3, [r8, #16]
   6c2ec:	add	r3, r3, r2, lsl #4
   6c2f0:	ldr	r3, [r3, #4]
   6c2f4:	ldr	r4, [r3, #4]
   6c2f8:	ldr	r3, [r3]
   6c2fc:	str	r3, [r4, #4]
   6c300:	ldrb	r3, [r4, #17]
   6c304:	cmp	r3, #0
   6c308:	bne	6c318 <fputs@plt+0x5b1a4>
   6c30c:	ldr	r3, [sp, #52]	; 0x34
   6c310:	str	r3, [sp, #24]
   6c314:	b	6962c <fputs@plt+0x584b8>
   6c318:	ldr	r6, [r4, #44]	; 0x2c
   6c31c:	ldr	r3, [r4, #12]
   6c320:	ldr	r3, [r3, #56]	; 0x38
   6c324:	ldr	r5, [r3, #36]	; 0x24
   6c328:	rev	r5, r5
   6c32c:	mov	r2, r5
   6c330:	mov	r1, r6
   6c334:	mov	r0, r4
   6c338:	bl	1767c <fputs@plt+0x6508>
   6c33c:	mov	r7, r0
   6c340:	cmp	r0, r6
   6c344:	bhi	6c35c <fputs@plt+0x5b1e8>
   6c348:	cmp	r5, #0
   6c34c:	bne	6c378 <fputs@plt+0x5b204>
   6c350:	ldr	r3, [sp, #52]	; 0x34
   6c354:	str	r3, [sp, #24]
   6c358:	b	6962c <fputs@plt+0x584b8>
   6c35c:	movw	r0, #59412	; 0xe814
   6c360:	bl	3693c <fputs@plt+0x257c8>
   6c364:	str	r0, [sp, #24]
   6c368:	ldr	r3, [sp, #24]
   6c36c:	cmp	r3, #0
   6c370:	beq	69640 <fputs@plt+0x584cc>
   6c374:	b	6c394 <fputs@plt+0x5b220>
   6c378:	mov	r2, #0
   6c37c:	mov	r1, r2
   6c380:	mov	r0, r4
   6c384:	bl	4f120 <fputs@plt+0x3dfac>
   6c388:	subs	r3, r0, #0
   6c38c:	str	r3, [sp, #24]
   6c390:	beq	6c3bc <fputs@plt+0x5b248>
   6c394:	ldr	r3, [sp, #24]
   6c398:	cmp	r3, #101	; 0x65
   6c39c:	beq	6c40c <fputs@plt+0x5b298>
   6c3a0:	mov	r2, r8
   6c3a4:	mov	r8, sl
   6c3a8:	mov	r3, fp
   6c3ac:	mov	fp, r9
   6c3b0:	mov	r9, r3
   6c3b4:	mov	sl, r2
   6c3b8:	b	6d884 <fputs@plt+0x5c710>
   6c3bc:	mov	r0, r4
   6c3c0:	bl	171a0 <fputs@plt+0x602c>
   6c3c4:	mov	r3, #0
   6c3c8:	mov	r2, r6
   6c3cc:	mov	r1, r7
   6c3d0:	mov	r0, r4
   6c3d4:	bl	4c32c <fputs@plt+0x3b1b8>
   6c3d8:	subs	r3, r0, #0
   6c3dc:	str	r3, [sp, #24]
   6c3e0:	bne	6c394 <fputs@plt+0x5b220>
   6c3e4:	ldr	r3, [r4, #12]
   6c3e8:	ldr	r0, [r3, #72]	; 0x48
   6c3ec:	bl	465b0 <fputs@plt+0x3543c>
   6c3f0:	str	r0, [sp, #24]
   6c3f4:	ldr	r3, [r4, #12]
   6c3f8:	ldr	r2, [r3, #56]	; 0x38
   6c3fc:	ldr	r3, [r4, #44]	; 0x2c
   6c400:	rev	r3, r3
   6c404:	str	r3, [r2, #28]
   6c408:	b	6c368 <fputs@plt+0x5b1f4>
   6c40c:	ldr	r3, [sp, #52]	; 0x34
   6c410:	str	r3, [sp, #24]
   6c414:	b	6962c <fputs@plt+0x584b8>
   6c418:	ldr	r3, [r9, #4]
   6c41c:	cmp	r3, #0
   6c420:	beq	6c434 <fputs@plt+0x5b2c0>
   6c424:	ldrb	r3, [fp, #87]	; 0x57
   6c428:	orr	r3, r3, #1
   6c42c:	strb	r3, [fp, #87]	; 0x57
   6c430:	b	69640 <fputs@plt+0x584cc>
   6c434:	mov	r0, r8
   6c438:	bl	17ca8 <fputs@plt+0x6b34>
   6c43c:	b	69640 <fputs@plt+0x584cc>
   6c440:	ldrb	r2, [r9, #12]
   6c444:	cmp	r2, #0
   6c448:	bne	6c458 <fputs@plt+0x5b2e4>
   6c44c:	ldr	r3, [r8, #24]
   6c450:	tst	r3, #16384	; 0x4000
   6c454:	bne	69640 <fputs@plt+0x584cc>
   6c458:	ldr	r1, [r9, #4]
   6c45c:	ldr	r3, [r8, #16]
   6c460:	add	r3, r3, r1, lsl #4
   6c464:	ldr	r4, [r3, #4]
   6c468:	ldrb	r3, [r4, #9]
   6c46c:	cmp	r3, #0
   6c470:	bne	6c480 <fputs@plt+0x5b30c>
   6c474:	ldr	r3, [sp, #52]	; 0x34
   6c478:	str	r3, [sp, #24]
   6c47c:	b	69640 <fputs@plt+0x584cc>
   6c480:	ldr	r1, [r9, #8]
   6c484:	str	r1, [sp, #40]	; 0x28
   6c488:	add	r2, r2, #1
   6c48c:	uxtb	r7, r2
   6c490:	ldr	r3, [r4, #4]
   6c494:	ldr	r2, [r4]
   6c498:	str	r2, [r3, #4]
   6c49c:	mov	r5, r1
   6c4a0:	mov	r2, r7
   6c4a4:	mov	r0, r4
   6c4a8:	bl	170fc <fputs@plt+0x5f88>
   6c4ac:	subs	r3, r0, #0
   6c4b0:	str	r3, [sp, #24]
   6c4b4:	beq	6c4f4 <fputs@plt+0x5b380>
   6c4b8:	mov	r2, r8
   6c4bc:	mov	r8, sl
   6c4c0:	mov	r3, fp
   6c4c4:	mov	fp, r9
   6c4c8:	mov	r9, r3
   6c4cc:	mov	sl, r2
   6c4d0:	ldrb	r3, [sp, #24]
   6c4d4:	cmp	r3, #6
   6c4d8:	bne	6d884 <fputs@plt+0x5c710>
   6c4dc:	ldr	r2, [fp, #16]
   6c4e0:	movw	r1, #56004	; 0xdac4
   6c4e4:	movt	r1, #8
   6c4e8:	mov	r0, r9
   6c4ec:	bl	41c84 <fputs@plt+0x30b10>
   6c4f0:	b	6d884 <fputs@plt+0x5c710>
   6c4f4:	ldr	r6, [r4, #4]
   6c4f8:	ldr	r0, [r6, #72]	; 0x48
   6c4fc:	cmp	r0, #0
   6c500:	bne	6c540 <fputs@plt+0x5b3cc>
   6c504:	mov	r0, #16
   6c508:	mov	r1, #0
   6c50c:	bl	1d420 <fputs@plt+0xc2ac>
   6c510:	cmp	r0, #0
   6c514:	beq	6e380 <fputs@plt+0x5d20c>
   6c518:	ldr	r3, [sp, #40]	; 0x28
   6c51c:	str	r3, [r0, #4]
   6c520:	str	r4, [r0]
   6c524:	ldr	r3, [r6, #72]	; 0x48
   6c528:	str	r3, [r0, #12]
   6c52c:	str	r0, [r6, #72]	; 0x48
   6c530:	b	6c558 <fputs@plt+0x5b3e4>
   6c534:	ldr	r0, [r0, #12]
   6c538:	cmp	r0, #0
   6c53c:	beq	6c504 <fputs@plt+0x5b390>
   6c540:	ldr	r3, [r0, #4]
   6c544:	cmp	r5, r3
   6c548:	bne	6c534 <fputs@plt+0x5b3c0>
   6c54c:	ldr	r3, [r0]
   6c550:	cmp	r4, r3
   6c554:	bne	6c534 <fputs@plt+0x5b3c0>
   6c558:	ldrb	r3, [r0, #8]
   6c55c:	cmp	r3, r7
   6c560:	strbcc	r7, [r0, #8]
   6c564:	b	6c474 <fputs@plt+0x5b300>
   6c568:	ldr	r4, [r9, #16]
   6c56c:	ldr	r0, [r8, #316]	; 0x13c
   6c570:	cmp	r0, #0
   6c574:	ble	6c584 <fputs@plt+0x5b410>
   6c578:	ldr	r3, [r8, #340]	; 0x154
   6c57c:	cmp	r3, #0
   6c580:	beq	6e3bc <fputs@plt+0x5d248>
   6c584:	cmp	r4, #0
   6c588:	beq	6d2f8 <fputs@plt+0x5c184>
   6c58c:	ldr	r3, [r4, #8]
   6c590:	ldr	r5, [r3]
   6c594:	ldr	r3, [r5, #56]	; 0x38
   6c598:	cmp	r3, #0
   6c59c:	beq	6e3a4 <fputs@plt+0x5d230>
   6c5a0:	cmp	r0, #0
   6c5a4:	ble	6c610 <fputs@plt+0x5b49c>
   6c5a8:	ldr	r2, [r8, #340]	; 0x154
   6c5ac:	ldr	r3, [r2]
   6c5b0:	cmp	r4, r3
   6c5b4:	beq	6e3b0 <fputs@plt+0x5d23c>
   6c5b8:	ldr	r3, [sp, #52]	; 0x34
   6c5bc:	add	r3, r3, #1
   6c5c0:	cmp	r0, r3
   6c5c4:	beq	6c610 <fputs@plt+0x5b49c>
   6c5c8:	ldr	r1, [r2, #4]!
   6c5cc:	cmp	r4, r1
   6c5d0:	bne	6c5bc <fputs@plt+0x5b448>
   6c5d4:	ldr	r3, [sp, #52]	; 0x34
   6c5d8:	str	r3, [sp, #24]
   6c5dc:	ldr	r1, [r4, #8]
   6c5e0:	mov	r0, fp
   6c5e4:	bl	2730c <fputs@plt+0x16198>
   6c5e8:	ldr	r3, [sp, #24]
   6c5ec:	cmp	r3, #0
   6c5f0:	beq	69640 <fputs@plt+0x584cc>
   6c5f4:	mov	r2, r8
   6c5f8:	mov	r8, sl
   6c5fc:	mov	r3, fp
   6c600:	mov	fp, r9
   6c604:	mov	r9, r3
   6c608:	mov	sl, r2
   6c60c:	b	6d884 <fputs@plt+0x5c710>
   6c610:	mov	r0, r8
   6c614:	bl	2ffd4 <fputs@plt+0x1ee60>
   6c618:	subs	r3, r0, #0
   6c61c:	str	r3, [sp, #24]
   6c620:	bne	6c5dc <fputs@plt+0x5b468>
   6c624:	ldr	r3, [r5, #56]	; 0x38
   6c628:	ldr	r0, [r4, #8]
   6c62c:	blx	r3
   6c630:	subs	r3, r0, #0
   6c634:	str	r3, [sp, #24]
   6c638:	bne	6c5dc <fputs@plt+0x5b468>
   6c63c:	ldr	r1, [r8, #436]	; 0x1b4
   6c640:	ldr	r2, [r8, #432]	; 0x1b0
   6c644:	ldr	r0, [r8, #340]	; 0x154
   6c648:	ldr	r3, [r8, #316]	; 0x13c
   6c64c:	add	ip, r3, #1
   6c650:	str	ip, [r8, #316]	; 0x13c
   6c654:	str	r4, [r0, r3, lsl #2]
   6c658:	ldr	r3, [r4, #12]
   6c65c:	add	r3, r3, #1
   6c660:	str	r3, [r4, #12]
   6c664:	adds	r3, r1, r2
   6c668:	str	r3, [sp, #24]
   6c66c:	beq	6c5dc <fputs@plt+0x5b468>
   6c670:	sub	r2, r3, #1
   6c674:	mov	r1, #0
   6c678:	mov	r0, r8
   6c67c:	bl	1a740 <fputs@plt+0x95cc>
   6c680:	str	r0, [sp, #24]
   6c684:	b	6c5dc <fputs@plt+0x5b468>
   6c688:	mov	r3, #6
   6c68c:	str	r3, [sp, #24]
   6c690:	b	6c5dc <fputs@plt+0x5b468>
   6c694:	mov	r2, #0
   6c698:	mov	r3, #0
   6c69c:	add	r1, sp, #304	; 0x130
   6c6a0:	strd	r2, [r1]
   6c6a4:	add	r1, sp, #312	; 0x138
   6c6a8:	strd	r2, [r1]
   6c6ac:	add	r1, sp, #320	; 0x140
   6c6b0:	strd	r2, [r1]
   6c6b4:	add	r1, sp, #328	; 0x148
   6c6b8:	strd	r2, [r1]
   6c6bc:	add	r1, sp, #336	; 0x150
   6c6c0:	strd	r2, [r1]
   6c6c4:	str	r8, [sp, #336]	; 0x150
   6c6c8:	ldr	r1, [r9, #8]
   6c6cc:	add	r1, r1, r1, lsl #2
   6c6d0:	ldr	r3, [sp, #36]	; 0x24
   6c6d4:	add	r1, r3, r1, lsl #3
   6c6d8:	add	r0, sp, #304	; 0x130
   6c6dc:	bl	2d9c4 <fputs@plt+0x1c850>
   6c6e0:	str	r0, [sp, #24]
   6c6e4:	add	r0, sp, #304	; 0x130
   6c6e8:	bl	31d00 <fputs@plt+0x20b8c>
   6c6ec:	subs	r1, r0, #0
   6c6f0:	beq	6c840 <fputs@plt+0x5b6cc>
   6c6f4:	ldr	r2, [r9, #4]
   6c6f8:	ldr	r3, [r8, #16]
   6c6fc:	ldr	r2, [r3, r2, lsl #4]
   6c700:	mov	r0, r8
   6c704:	bl	19020 <fputs@plt+0x7eac>
   6c708:	mov	r4, r0
   6c70c:	ldr	r3, [r0, #52]	; 0x34
   6c710:	ldr	r5, [r3]
   6c714:	mov	r1, r5
   6c718:	add	r0, r8, #320	; 0x140
   6c71c:	bl	15a18 <fputs@plt+0x48a4>
   6c720:	subs	r2, r0, #0
   6c724:	beq	6c780 <fputs@plt+0x5b60c>
   6c728:	ldr	r1, [r2]
   6c72c:	ldr	r3, [r1, #4]
   6c730:	cmp	r3, #0
   6c734:	beq	6c780 <fputs@plt+0x5b60c>
   6c738:	ldr	r1, [r1, #20]
   6c73c:	cmp	r1, #0
   6c740:	beq	6c780 <fputs@plt+0x5b60c>
   6c744:	add	r1, fp, #44	; 0x2c
   6c748:	str	r1, [sp]
   6c74c:	mov	r1, r4
   6c750:	mov	r0, r8
   6c754:	bl	424c8 <fputs@plt+0x31354>
   6c758:	subs	r3, r0, #0
   6c75c:	str	r3, [sp, #24]
   6c760:	beq	6c7c4 <fputs@plt+0x5b650>
   6c764:	mov	r2, r8
   6c768:	mov	r8, sl
   6c76c:	mov	r3, fp
   6c770:	mov	fp, r9
   6c774:	mov	r9, r3
   6c778:	mov	sl, r2
   6c77c:	b	6c7b8 <fputs@plt+0x5b644>
   6c780:	mov	r2, r8
   6c784:	mov	r8, sl
   6c788:	mov	r3, fp
   6c78c:	mov	fp, r9
   6c790:	mov	r9, r3
   6c794:	mov	sl, r2
   6c798:	mov	r2, r5
   6c79c:	movw	r1, #53124	; 0xcf84
   6c7a0:	movt	r1, #8
   6c7a4:	mov	r0, sl
   6c7a8:	bl	41d60 <fputs@plt+0x30bec>
   6c7ac:	str	r0, [r9, #44]	; 0x2c
   6c7b0:	mov	r3, #1
   6c7b4:	str	r3, [sp, #24]
   6c7b8:	add	r0, sp, #304	; 0x130
   6c7bc:	bl	23374 <fputs@plt+0x12200>
   6c7c0:	b	6d884 <fputs@plt+0x5c710>
   6c7c4:	mov	r1, r4
   6c7c8:	mov	r0, r8
   6c7cc:	bl	1a694 <fputs@plt+0x9520>
   6c7d0:	cmp	r0, #0
   6c7d4:	beq	6c834 <fputs@plt+0x5b6c0>
   6c7d8:	mov	r0, r8
   6c7dc:	bl	2ffd4 <fputs@plt+0x1ee60>
   6c7e0:	subs	r3, r0, #0
   6c7e4:	str	r3, [sp, #24]
   6c7e8:	beq	6c808 <fputs@plt+0x5b694>
   6c7ec:	mov	r2, r8
   6c7f0:	mov	r8, sl
   6c7f4:	mov	r3, fp
   6c7f8:	mov	fp, r9
   6c7fc:	mov	r9, r3
   6c800:	mov	sl, r2
   6c804:	b	6c7b8 <fputs@plt+0x5b644>
   6c808:	mov	r1, r4
   6c80c:	mov	r0, r8
   6c810:	bl	1a694 <fputs@plt+0x9520>
   6c814:	ldr	r2, [r8, #340]	; 0x154
   6c818:	ldr	r3, [r8, #316]	; 0x13c
   6c81c:	add	r1, r3, #1
   6c820:	str	r1, [r8, #316]	; 0x13c
   6c824:	str	r0, [r2, r3, lsl #2]
   6c828:	ldr	r3, [r0, #12]
   6c82c:	add	r3, r3, #1
   6c830:	str	r3, [r0, #12]
   6c834:	add	r0, sp, #304	; 0x130
   6c838:	bl	23374 <fputs@plt+0x12200>
   6c83c:	b	6c854 <fputs@plt+0x5b6e0>
   6c840:	add	r0, sp, #304	; 0x130
   6c844:	bl	23374 <fputs@plt+0x12200>
   6c848:	ldr	r3, [sp, #24]
   6c84c:	cmp	r3, #0
   6c850:	bne	6d680 <fputs@plt+0x5c50c>
   6c854:	ldr	r3, [sp, #52]	; 0x34
   6c858:	str	r3, [sp, #24]
   6c85c:	b	69640 <fputs@plt+0x584cc>
   6c860:	ldr	r3, [r8, #168]	; 0xa8
   6c864:	add	r3, r3, #1
   6c868:	str	r3, [r8, #168]	; 0xa8
   6c86c:	ldr	r2, [r9, #4]
   6c870:	ldr	r3, [r8, #16]
   6c874:	ldr	r2, [r3, r2, lsl #4]
   6c878:	ldr	r1, [r9, #16]
   6c87c:	mov	r0, r8
   6c880:	bl	19020 <fputs@plt+0x7eac>
   6c884:	subs	r4, r0, #0
   6c888:	beq	6c978 <fputs@plt+0x5b804>
   6c88c:	ldr	r3, [r4, #56]	; 0x38
   6c890:	cmp	r3, #0
   6c894:	beq	6c978 <fputs@plt+0x5b804>
   6c898:	ldr	r2, [r3, #8]
   6c89c:	ldr	r2, [r2, #4]
   6c8a0:	cmp	r2, #0
   6c8a4:	bgt	6c8f4 <fputs@plt+0x5b780>
   6c8a8:	ldr	r3, [r3, #24]
   6c8ac:	cmp	r3, #0
   6c8b0:	beq	6c918 <fputs@plt+0x5b7a4>
   6c8b4:	ldr	r2, [r3, #8]
   6c8b8:	ldr	r2, [r2, #4]
   6c8bc:	cmp	r2, #0
   6c8c0:	ble	6c8a8 <fputs@plt+0x5b734>
   6c8c4:	mov	r2, r8
   6c8c8:	mov	r8, sl
   6c8cc:	mov	r3, fp
   6c8d0:	mov	fp, r9
   6c8d4:	mov	r9, r3
   6c8d8:	mov	sl, r2
   6c8dc:	mov	r3, #6
   6c8e0:	str	r3, [sp, #24]
   6c8e4:	ldr	r3, [sl, #168]	; 0xa8
   6c8e8:	sub	r3, r3, #1
   6c8ec:	str	r3, [sl, #168]	; 0xa8
   6c8f0:	b	6d884 <fputs@plt+0x5c710>
   6c8f4:	mov	r2, r8
   6c8f8:	mov	r8, sl
   6c8fc:	mov	r3, fp
   6c900:	mov	fp, r9
   6c904:	mov	r9, r3
   6c908:	mov	sl, r2
   6c90c:	mov	r3, #6
   6c910:	str	r3, [sp, #24]
   6c914:	b	6c8e4 <fputs@plt+0x5b770>
   6c918:	mov	r1, r4
   6c91c:	mov	r0, r8
   6c920:	bl	1a6cc <fputs@plt+0x9558>
   6c924:	mov	r5, r0
   6c928:	ldr	r3, [r0, #4]
   6c92c:	ldr	r3, [r3]
   6c930:	ldr	r3, [r3, #20]
   6c934:	ldr	r0, [r0, #8]
   6c938:	blx	r3
   6c93c:	subs	r3, r0, #0
   6c940:	str	r3, [sp, #24]
   6c944:	beq	6c964 <fputs@plt+0x5b7f0>
   6c948:	mov	r2, r8
   6c94c:	mov	r8, sl
   6c950:	mov	r3, fp
   6c954:	mov	fp, r9
   6c958:	mov	r9, r3
   6c95c:	mov	sl, r2
   6c960:	b	6c8e4 <fputs@plt+0x5b770>
   6c964:	mov	r3, #0
   6c968:	str	r3, [r5, #8]
   6c96c:	str	r3, [r4, #56]	; 0x38
   6c970:	mov	r0, r5
   6c974:	bl	21bc4 <fputs@plt+0x10a50>
   6c978:	ldr	r3, [r8, #168]	; 0xa8
   6c97c:	sub	r3, r3, #1
   6c980:	str	r3, [r8, #168]	; 0xa8
   6c984:	ldr	r3, [sp, #52]	; 0x34
   6c988:	str	r3, [sp, #24]
   6c98c:	b	69640 <fputs@plt+0x584cc>
   6c990:	mov	r3, #0
   6c994:	str	r3, [sp, #304]	; 0x130
   6c998:	ldr	r3, [r9, #16]
   6c99c:	ldr	r4, [r3, #8]
   6c9a0:	cmp	r4, #0
   6c9a4:	beq	6ca4c <fputs@plt+0x5b8d8>
   6c9a8:	ldr	r5, [r4]
   6c9ac:	cmp	r5, #0
   6c9b0:	beq	6ca70 <fputs@plt+0x5b8fc>
   6c9b4:	ldr	r3, [r5, #24]
   6c9b8:	add	r1, sp, #304	; 0x130
   6c9bc:	mov	r0, r4
   6c9c0:	blx	r3
   6c9c4:	mov	r6, r0
   6c9c8:	str	r0, [sp, #24]
   6c9cc:	mov	r1, r4
   6c9d0:	mov	r0, fp
   6c9d4:	bl	2730c <fputs@plt+0x16198>
   6c9d8:	cmp	r6, #0
   6c9dc:	bne	6d69c <fputs@plt+0x5c528>
   6c9e0:	ldr	r3, [sp, #304]	; 0x130
   6c9e4:	str	r4, [r3]
   6c9e8:	ldr	r1, [r9, #4]
   6c9ec:	mov	r3, #2
   6c9f0:	str	r3, [sp]
   6c9f4:	mvn	r3, #0
   6c9f8:	mov	r2, #0
   6c9fc:	mov	r0, fp
   6ca00:	bl	5343c <fputs@plt+0x422c8>
   6ca04:	cmp	r0, #0
   6ca08:	beq	6ca24 <fputs@plt+0x5b8b0>
   6ca0c:	ldr	r3, [sp, #304]	; 0x130
   6ca10:	str	r3, [r0, #16]
   6ca14:	ldr	r3, [r4, #4]
   6ca18:	add	r3, r3, #1
   6ca1c:	str	r3, [r4, #4]
   6ca20:	b	69640 <fputs@plt+0x584cc>
   6ca24:	mov	r2, r8
   6ca28:	mov	r8, sl
   6ca2c:	mov	r3, fp
   6ca30:	mov	fp, r9
   6ca34:	mov	r9, r3
   6ca38:	mov	sl, r2
   6ca3c:	ldr	r3, [r5, #28]
   6ca40:	ldr	r0, [sp, #304]	; 0x130
   6ca44:	blx	r3
   6ca48:	b	6d864 <fputs@plt+0x5c6f0>
   6ca4c:	mov	r2, r8
   6ca50:	mov	r8, sl
   6ca54:	mov	r3, fp
   6ca58:	mov	fp, r9
   6ca5c:	mov	r9, r3
   6ca60:	mov	sl, r2
   6ca64:	mov	r3, #6
   6ca68:	str	r3, [sp, #24]
   6ca6c:	b	6d884 <fputs@plt+0x5c710>
   6ca70:	mov	r2, r8
   6ca74:	mov	r8, sl
   6ca78:	mov	r3, fp
   6ca7c:	mov	fp, r9
   6ca80:	mov	r9, r3
   6ca84:	mov	sl, r2
   6ca88:	mov	r3, #6
   6ca8c:	str	r3, [sp, #24]
   6ca90:	b	6d884 <fputs@plt+0x5c710>
   6ca94:	ldr	r1, [r9, #12]
   6ca98:	add	r1, r1, r1, lsl #2
   6ca9c:	ldr	ip, [sp, #36]	; 0x24
   6caa0:	add	r2, ip, r1, lsl #3
   6caa4:	ldr	r0, [r9, #4]
   6caa8:	ldr	r3, [fp, #56]	; 0x38
   6caac:	ldr	r5, [r3, r0, lsl #2]
   6cab0:	ldr	r4, [r5, #16]
   6cab4:	ldr	r7, [r4]
   6cab8:	ldr	r6, [r7]
   6cabc:	ldr	r3, [r2, #40]	; 0x28
   6cac0:	ldr	r1, [ip, r1, lsl #3]
   6cac4:	ldr	lr, [fp, #12]
   6cac8:	cmp	r3, #0
   6cacc:	ble	6caec <fputs@plt+0x5b978>
   6cad0:	add	r2, r2, #80	; 0x50
   6cad4:	mov	r0, lr
   6cad8:	add	ip, lr, r3, lsl #2
   6cadc:	str	r2, [r0], #4
   6cae0:	add	r2, r2, #40	; 0x28
   6cae4:	cmp	ip, r0
   6cae8:	bne	6cadc <fputs@plt+0x5b968>
   6caec:	ldr	r2, [r9, #16]
   6caf0:	str	lr, [sp]
   6caf4:	mov	r0, r4
   6caf8:	ldr	ip, [r6, #32]
   6cafc:	blx	ip
   6cb00:	str	r0, [sp, #40]	; 0x28
   6cb04:	mov	r1, r7
   6cb08:	mov	r0, fp
   6cb0c:	bl	2730c <fputs@plt+0x16198>
   6cb10:	ldr	r3, [sp, #40]	; 0x28
   6cb14:	cmp	r3, #0
   6cb18:	bne	6d390 <fputs@plt+0x5c21c>
   6cb1c:	ldr	r3, [r6, #40]	; 0x28
   6cb20:	mov	r0, r4
   6cb24:	blx	r3
   6cb28:	mov	r3, #0
   6cb2c:	strb	r3, [r5, #2]
   6cb30:	subs	r3, r0, #0
   6cb34:	str	r3, [sp, #24]
   6cb38:	beq	69640 <fputs@plt+0x584cc>
   6cb3c:	ldr	r3, [sp, #40]	; 0x28
   6cb40:	str	r3, [sp, #24]
   6cb44:	b	6962c <fputs@plt+0x584b8>
   6cb48:	ldr	r2, [r9, #4]
   6cb4c:	ldr	r3, [fp, #56]	; 0x38
   6cb50:	ldr	r0, [r3, r2, lsl #2]
   6cb54:	ldr	r4, [r9, #12]
   6cb58:	add	r4, r4, r4, lsl #2
   6cb5c:	ldr	r3, [sp, #36]	; 0x24
   6cb60:	add	r4, r3, r4, lsl #3
   6cb64:	ldrb	r3, [r0, #2]
   6cb68:	cmp	r3, #0
   6cb6c:	beq	6cb7c <fputs@plt+0x5ba08>
   6cb70:	mov	r0, r4
   6cb74:	bl	23680 <fputs@plt+0x1250c>
   6cb78:	b	69640 <fputs@plt+0x584cc>
   6cb7c:	ldr	r3, [r0, #16]
   6cb80:	ldr	r5, [r3]
   6cb84:	ldr	r2, [r5]
   6cb88:	mov	r3, #0
   6cb8c:	str	r3, [sp, #308]	; 0x134
   6cb90:	str	r3, [sp, #312]	; 0x138
   6cb94:	str	r3, [sp, #316]	; 0x13c
   6cb98:	str	r3, [sp, #320]	; 0x140
   6cb9c:	str	r3, [sp, #324]	; 0x144
   6cba0:	str	r3, [sp, #328]	; 0x148
   6cba4:	str	r3, [sp, #332]	; 0x14c
   6cba8:	str	r4, [sp, #304]	; 0x130
   6cbac:	ldrh	r3, [r4, #8]
   6cbb0:	and	r3, r3, #15872	; 0x3e00
   6cbb4:	orr	r3, r3, #1
   6cbb8:	strh	r3, [r4, #8]
   6cbbc:	ldr	r3, [r2, #44]	; 0x2c
   6cbc0:	ldr	r2, [r9, #8]
   6cbc4:	add	r1, sp, #304	; 0x130
   6cbc8:	ldr	r0, [r0, #16]
   6cbcc:	blx	r3
   6cbd0:	mov	r6, r0
   6cbd4:	str	r0, [sp, #24]
   6cbd8:	mov	r1, r5
   6cbdc:	mov	r0, fp
   6cbe0:	bl	2730c <fputs@plt+0x16198>
   6cbe4:	ldr	r5, [sp, #324]	; 0x144
   6cbe8:	cmp	r5, #0
   6cbec:	bne	6e3e8 <fputs@plt+0x5d274>
   6cbf0:	ldr	r1, [sp, #56]	; 0x38
   6cbf4:	mov	r0, r4
   6cbf8:	bl	2d83c <fputs@plt+0x1c6c8>
   6cbfc:	mov	r0, r4
   6cc00:	bl	1798c <fputs@plt+0x6818>
   6cc04:	cmp	r0, #0
   6cc08:	bne	6d83c <fputs@plt+0x5c6c8>
   6cc0c:	cmp	r6, #0
   6cc10:	beq	69640 <fputs@plt+0x584cc>
   6cc14:	mov	r2, r8
   6cc18:	mov	r8, sl
   6cc1c:	mov	r3, fp
   6cc20:	mov	fp, r9
   6cc24:	mov	r9, r3
   6cc28:	mov	sl, r2
   6cc2c:	b	6d884 <fputs@plt+0x5c710>
   6cc30:	ldr	r2, [r9, #4]
   6cc34:	ldr	r3, [fp, #56]	; 0x38
   6cc38:	ldr	r4, [r3, r2, lsl #2]
   6cc3c:	ldrb	r3, [r4, #2]
   6cc40:	cmp	r3, #0
   6cc44:	bne	69640 <fputs@plt+0x584cc>
   6cc48:	ldr	r0, [r4, #16]
   6cc4c:	ldr	r7, [r0]
   6cc50:	ldr	r5, [r7]
   6cc54:	ldr	r3, [r5, #36]	; 0x24
   6cc58:	blx	r3
   6cc5c:	mov	r6, r0
   6cc60:	mov	r1, r7
   6cc64:	mov	r0, fp
   6cc68:	bl	2730c <fputs@plt+0x16198>
   6cc6c:	cmp	r6, #0
   6cc70:	bne	6d3b4 <fputs@plt+0x5c240>
   6cc74:	ldr	r3, [r5, #40]	; 0x28
   6cc78:	ldr	r0, [r4, #16]
   6cc7c:	blx	r3
   6cc80:	subs	r3, r0, #0
   6cc84:	str	r3, [sp, #24]
   6cc88:	strne	r6, [sp, #24]
   6cc8c:	bne	69e84 <fputs@plt+0x58d10>
   6cc90:	b	69e70 <fputs@plt+0x58cfc>
   6cc94:	ldr	r3, [r9, #16]
   6cc98:	ldr	r5, [r3, #8]
   6cc9c:	ldr	r4, [r9, #4]
   6cca0:	add	r4, r4, r4, lsl #2
   6cca4:	ldr	r3, [sp, #36]	; 0x24
   6cca8:	add	r4, r3, r4, lsl #3
   6ccac:	mov	r1, #1
   6ccb0:	mov	r0, r4
   6ccb4:	bl	2d83c <fputs@plt+0x1c6c8>
   6ccb8:	subs	r3, r0, #0
   6ccbc:	str	r3, [sp, #24]
   6ccc0:	bne	6d6b8 <fputs@plt+0x5c544>
   6ccc4:	ldr	r3, [r5]
   6ccc8:	ldr	r3, [r3, #76]	; 0x4c
   6cccc:	ldr	r1, [r4, #16]
   6ccd0:	mov	r0, r5
   6ccd4:	blx	r3
   6ccd8:	mov	r4, r0
   6ccdc:	str	r0, [sp, #24]
   6cce0:	mov	r1, r5
   6cce4:	mov	r0, fp
   6cce8:	bl	2730c <fputs@plt+0x16198>
   6ccec:	ldrb	r3, [fp, #87]	; 0x57
   6ccf0:	bfc	r3, #0, #1
   6ccf4:	strb	r3, [fp, #87]	; 0x57
   6ccf8:	cmp	r4, #0
   6ccfc:	beq	69640 <fputs@plt+0x584cc>
   6cd00:	mov	r2, r8
   6cd04:	mov	r8, sl
   6cd08:	mov	r3, fp
   6cd0c:	mov	fp, r9
   6cd10:	mov	r9, r3
   6cd14:	mov	sl, r2
   6cd18:	b	6d884 <fputs@plt+0x5c710>
   6cd1c:	ldr	r3, [r9, #16]
   6cd20:	ldr	r4, [r3, #8]
   6cd24:	cmp	r4, #0
   6cd28:	beq	6ce3c <fputs@plt+0x5bcc8>
   6cd2c:	ldr	r0, [r4]
   6cd30:	cmp	r0, #0
   6cd34:	beq	6ce60 <fputs@plt+0x5bcec>
   6cd38:	ldr	r3, [r0, #52]	; 0x34
   6cd3c:	cmp	r3, #0
   6cd40:	beq	69640 <fputs@plt+0x584cc>
   6cd44:	ldr	r1, [r9, #8]
   6cd48:	ldrb	r5, [r8, #74]	; 0x4a
   6cd4c:	ldr	r2, [fp, #12]
   6cd50:	ldr	r3, [r9, #12]
   6cd54:	add	r3, r3, r3, lsl #2
   6cd58:	ldr	ip, [sp, #36]	; 0x24
   6cd5c:	add	r3, ip, r3, lsl #3
   6cd60:	cmp	r1, #0
   6cd64:	ble	6cd80 <fputs@plt+0x5bc0c>
   6cd68:	mov	ip, r2
   6cd6c:	add	lr, r2, r1, lsl #2
   6cd70:	str	r3, [ip], #4
   6cd74:	add	r3, r3, #40	; 0x28
   6cd78:	cmp	lr, ip
   6cd7c:	bne	6cd70 <fputs@plt+0x5bbfc>
   6cd80:	ldrb	r3, [r9, #3]
   6cd84:	strb	r3, [r8, #74]	; 0x4a
   6cd88:	ldr	r6, [r0, #52]	; 0x34
   6cd8c:	add	r3, sp, #304	; 0x130
   6cd90:	mov	r0, r4
   6cd94:	blx	r6
   6cd98:	mov	r6, r0
   6cd9c:	str	r0, [sp, #24]
   6cda0:	strb	r5, [r8, #74]	; 0x4a
   6cda4:	mov	r1, r4
   6cda8:	mov	r0, fp
   6cdac:	bl	2730c <fputs@plt+0x16198>
   6cdb0:	cmp	r6, #0
   6cdb4:	bne	6cdec <fputs@plt+0x5bc78>
   6cdb8:	ldr	r3, [r9, #4]
   6cdbc:	cmp	r3, #0
   6cdc0:	beq	6cddc <fputs@plt+0x5bc68>
   6cdc4:	ldr	r3, [sp, #304]	; 0x130
   6cdc8:	str	r3, [sp, #60]	; 0x3c
   6cdcc:	ldr	r2, [sp, #308]	; 0x134
   6cdd0:	str	r2, [sp, #64]	; 0x40
   6cdd4:	str	r3, [r8, #32]
   6cdd8:	str	r2, [r8, #36]	; 0x24
   6cddc:	ldr	r3, [fp, #92]	; 0x5c
   6cde0:	add	r3, r3, #1
   6cde4:	str	r3, [fp, #92]	; 0x5c
   6cde8:	b	69640 <fputs@plt+0x584cc>
   6cdec:	ldrb	r3, [sp, #24]
   6cdf0:	cmp	r3, #19
   6cdf4:	bne	6e4a8 <fputs@plt+0x5d334>
   6cdf8:	ldr	r3, [r9, #16]
   6cdfc:	ldrb	r3, [r3, #16]
   6ce00:	cmp	r3, #0
   6ce04:	beq	6e4a8 <fputs@plt+0x5d334>
   6ce08:	ldrb	r3, [r9, #3]
   6ce0c:	cmp	r3, #4
   6ce10:	beq	6ce84 <fputs@plt+0x5bd10>
   6ce14:	mov	r1, r8
   6ce18:	mov	r8, sl
   6ce1c:	mov	r2, fp
   6ce20:	mov	fp, r9
   6ce24:	mov	r9, r2
   6ce28:	mov	sl, r1
   6ce2c:	cmp	r3, #5
   6ce30:	moveq	r3, #2
   6ce34:	strb	r3, [r2, #86]	; 0x56
   6ce38:	b	6d884 <fputs@plt+0x5c710>
   6ce3c:	mov	r2, r8
   6ce40:	mov	r8, sl
   6ce44:	mov	r3, fp
   6ce48:	mov	fp, r9
   6ce4c:	mov	r9, r3
   6ce50:	mov	sl, r2
   6ce54:	mov	r3, #6
   6ce58:	str	r3, [sp, #24]
   6ce5c:	b	6d884 <fputs@plt+0x5c710>
   6ce60:	mov	r2, r8
   6ce64:	mov	r8, sl
   6ce68:	mov	r3, fp
   6ce6c:	mov	fp, r9
   6ce70:	mov	r9, r3
   6ce74:	mov	sl, r2
   6ce78:	mov	r3, #6
   6ce7c:	str	r3, [sp, #24]
   6ce80:	b	6d884 <fputs@plt+0x5c710>
   6ce84:	ldr	r3, [sp, #52]	; 0x34
   6ce88:	str	r3, [sp, #24]
   6ce8c:	b	69640 <fputs@plt+0x584cc>
   6ce90:	mov	r1, r9
   6ce94:	mov	r0, fp
   6ce98:	bl	238c8 <fputs@plt+0x12754>
   6ce9c:	ldr	r2, [r9, #4]
   6cea0:	ldr	r3, [r8, #16]
   6cea4:	add	r3, r3, r2, lsl #4
   6cea8:	ldr	r3, [r3, #4]
   6ceac:	ldr	r3, [r3, #4]
   6ceb0:	ldr	r3, [r3, #44]	; 0x2c
   6ceb4:	str	r3, [r0]
   6ceb8:	mov	r3, #0
   6cebc:	str	r3, [r0, #4]
   6cec0:	b	69640 <fputs@plt+0x584cc>
   6cec4:	mov	r1, r9
   6cec8:	mov	r0, fp
   6cecc:	bl	238c8 <fputs@plt+0x12754>
   6ced0:	ldr	r2, [r9, #4]
   6ced4:	ldr	r3, [r8, #16]
   6ced8:	add	r3, r3, r2, lsl #4
   6cedc:	ldr	r2, [r3, #4]
   6cee0:	ldr	r3, [r9, #12]
   6cee4:	cmp	r3, #0
   6cee8:	beq	6e43c <fputs@plt+0x5d2c8>
   6ceec:	ldr	ip, [r2, #4]
   6cef0:	ldr	r1, [ip, #44]	; 0x2c
   6cef4:	cmp	r3, r1
   6cef8:	movcc	r3, r1
   6cefc:	ldr	r1, [r2]
   6cf00:	str	r1, [ip, #4]
   6cf04:	ldr	r2, [r2, #4]
   6cf08:	ldr	r2, [r2]
   6cf0c:	cmp	r3, #0
   6cf10:	strgt	r3, [r2, #164]	; 0xa4
   6cf14:	ldr	r2, [r2, #164]	; 0xa4
   6cf18:	asr	r3, r2, #31
   6cf1c:	strd	r2, [r0]
   6cf20:	b	69640 <fputs@plt+0x584cc>
   6cf24:	ldr	r3, [r8, #180]	; 0xb4
   6cf28:	cmp	r3, #0
   6cf2c:	beq	6d088 <fputs@plt+0x5bf14>
   6cf30:	ldrb	r3, [fp, #87]	; 0x57
   6cf34:	tst	r3, #2
   6cf38:	bne	6d088 <fputs@plt+0x5bf14>
   6cf3c:	ldr	r7, [r9, #16]
   6cf40:	cmp	r7, #0
   6cf44:	beq	6cfac <fputs@plt+0x5be38>
   6cf48:	mov	r3, #0
   6cf4c:	str	r3, [sp, #196]	; 0xc4
   6cf50:	ldr	r0, [fp]
   6cf54:	str	r0, [sp, #80]	; 0x50
   6cf58:	ldr	r1, [r0, #92]	; 0x5c
   6cf5c:	add	r2, sp, #304	; 0x130
   6cf60:	str	r2, [sp, #204]	; 0xcc
   6cf64:	str	r2, [sp, #208]	; 0xd0
   6cf68:	str	r0, [sp, #200]	; 0xc8
   6cf6c:	str	r3, [sp, #212]	; 0xd4
   6cf70:	mov	r2, #100	; 0x64
   6cf74:	str	r2, [sp, #216]	; 0xd8
   6cf78:	str	r1, [sp, #220]	; 0xdc
   6cf7c:	strb	r3, [sp, #224]	; 0xe0
   6cf80:	strb	r3, [sp, #225]	; 0xe1
   6cf84:	ldr	r3, [r0, #164]	; 0xa4
   6cf88:	cmp	r3, #1
   6cf8c:	ble	6d00c <fputs@plt+0x5be98>
   6cf90:	ldrb	r3, [r7]
   6cf94:	cmp	r3, #0
   6cf98:	beq	6d060 <fputs@plt+0x5beec>
   6cf9c:	movw	r5, #56036	; 0xdae4
   6cfa0:	movt	r5, #8
   6cfa4:	mov	r6, #3
   6cfa8:	b	6cfec <fputs@plt+0x5be78>
   6cfac:	ldr	r7, [fp, #168]	; 0xa8
   6cfb0:	cmp	r7, #0
   6cfb4:	beq	6d088 <fputs@plt+0x5bf14>
   6cfb8:	b	6cf48 <fputs@plt+0x5bdd4>
   6cfbc:	mov	r2, r6
   6cfc0:	mov	r1, r5
   6cfc4:	add	r0, sp, #200	; 0xc8
   6cfc8:	bl	30248 <fputs@plt+0x1f0d4>
   6cfcc:	sub	r2, r4, r7
   6cfd0:	mov	r1, r7
   6cfd4:	add	r0, sp, #200	; 0xc8
   6cfd8:	bl	30248 <fputs@plt+0x1f0d4>
   6cfdc:	ldrb	r3, [r4]
   6cfe0:	cmp	r3, #0
   6cfe4:	beq	6d060 <fputs@plt+0x5beec>
   6cfe8:	mov	r7, r4
   6cfec:	mov	r4, r7
   6cff0:	ldrb	r3, [r4], #1
   6cff4:	cmp	r3, #10
   6cff8:	beq	6cfbc <fputs@plt+0x5be48>
   6cffc:	ldrb	r3, [r4]
   6d000:	cmp	r3, #0
   6d004:	bne	6cff0 <fputs@plt+0x5be7c>
   6d008:	b	6cfbc <fputs@plt+0x5be48>
   6d00c:	ldrsh	r3, [fp, #68]	; 0x44
   6d010:	cmp	r3, #0
   6d014:	beq	6d048 <fputs@plt+0x5bed4>
   6d018:	mov	r3, #1
   6d01c:	str	r3, [sp, #40]	; 0x28
   6d020:	movw	r3, #61428	; 0xeff4
   6d024:	movt	r3, #8
   6d028:	str	r3, [sp, #104]	; 0x68
   6d02c:	movw	r3, #55348	; 0xd834
   6d030:	movt	r3, #8
   6d034:	str	r3, [sp, #132]	; 0x84
   6d038:	movw	r3, #56064	; 0xdb00
   6d03c:	movt	r3, #8
   6d040:	str	r3, [sp, #136]	; 0x88
   6d044:	b	6d184 <fputs@plt+0x5c010>
   6d048:	mov	r0, r7
   6d04c:	bl	1c2f8 <fputs@plt+0xb184>
   6d050:	mov	r2, r0
   6d054:	mov	r1, r7
   6d058:	add	r0, sp, #200	; 0xc8
   6d05c:	bl	30248 <fputs@plt+0x1f0d4>
   6d060:	add	r0, sp, #200	; 0xc8
   6d064:	bl	1e7f0 <fputs@plt+0xd67c>
   6d068:	mov	r4, r0
   6d06c:	ldr	r3, [r8, #180]	; 0xb4
   6d070:	mov	r1, r0
   6d074:	ldr	r0, [r8, #184]	; 0xb8
   6d078:	blx	r3
   6d07c:	mov	r1, r4
   6d080:	mov	r0, r8
   6d084:	bl	214f4 <fputs@plt+0x10380>
   6d088:	ldr	r3, [r9, #8]
   6d08c:	cmp	r3, #0
   6d090:	beq	69640 <fputs@plt+0x584cc>
   6d094:	b	6962c <fputs@plt+0x584b8>
   6d098:	mov	r6, r0
   6d09c:	mov	r2, r5
   6d0a0:	mov	r1, r7
   6d0a4:	add	r0, sp, #200	; 0xc8
   6d0a8:	bl	30248 <fputs@plt+0x1f0d4>
   6d0ac:	add	r4, r7, r5
   6d0b0:	cmp	r6, #0
   6d0b4:	beq	6d060 <fputs@plt+0x5beec>
   6d0b8:	ldrb	r3, [r7, r5]
   6d0bc:	cmp	r3, #63	; 0x3f
   6d0c0:	beq	6d14c <fputs@plt+0x5bfd8>
   6d0c4:	mov	r2, r6
   6d0c8:	mov	r1, r4
   6d0cc:	mov	r0, fp
   6d0d0:	bl	1faa8 <fputs@plt+0xe934>
   6d0d4:	str	r0, [sp, #196]	; 0xc4
   6d0d8:	add	r7, r4, r6
   6d0dc:	ldr	r3, [sp, #196]	; 0xc4
   6d0e0:	add	r2, r3, #1
   6d0e4:	str	r2, [sp, #40]	; 0x28
   6d0e8:	add	r3, r3, r3, lsl #2
   6d0ec:	lsl	r3, r3, #3
   6d0f0:	sub	r3, r3, #40	; 0x28
   6d0f4:	ldr	r1, [fp, #60]	; 0x3c
   6d0f8:	add	r4, r1, r3
   6d0fc:	ldrh	r2, [r4, #8]
   6d100:	tst	r2, #1
   6d104:	bne	6d170 <fputs@plt+0x5bffc>
   6d108:	tst	r2, #4
   6d10c:	bne	6d1d4 <fputs@plt+0x5c060>
   6d110:	tst	r2, #8
   6d114:	bne	6d1ec <fputs@plt+0x5c078>
   6d118:	tst	r2, #2
   6d11c:	beq	6d278 <fputs@plt+0x5c104>
   6d120:	ldr	r1, [sp, #80]	; 0x50
   6d124:	ldrb	r0, [r1, #66]	; 0x42
   6d128:	cmp	r0, #1
   6d12c:	bne	6d204 <fputs@plt+0x5c090>
   6d130:	ldr	r3, [r4, #16]
   6d134:	ldr	r2, [r4, #12]
   6d138:	movw	r1, #56040	; 0xdae8
   6d13c:	movt	r1, #8
   6d140:	add	r0, sp, #200	; 0xc8
   6d144:	bl	433a4 <fputs@plt+0x32230>
   6d148:	b	6d184 <fputs@plt+0x5c010>
   6d14c:	cmp	r6, #1
   6d150:	bgt	6d160 <fputs@plt+0x5bfec>
   6d154:	ldr	r3, [sp, #40]	; 0x28
   6d158:	str	r3, [sp, #196]	; 0xc4
   6d15c:	b	6d0d8 <fputs@plt+0x5bf64>
   6d160:	add	r1, sp, #196	; 0xc4
   6d164:	add	r0, r4, #1
   6d168:	bl	15378 <fputs@plt+0x4204>
   6d16c:	b	6d0d8 <fputs@plt+0x5bf64>
   6d170:	mov	r2, #4
   6d174:	movw	r1, #47348	; 0xb8f4
   6d178:	movt	r1, #8
   6d17c:	add	r0, sp, #200	; 0xc8
   6d180:	bl	30248 <fputs@plt+0x1f0d4>
   6d184:	ldrb	r3, [r7]
   6d188:	cmp	r3, #0
   6d18c:	beq	6d060 <fputs@plt+0x5beec>
   6d190:	ldr	r5, [sp, #52]	; 0x34
   6d194:	mov	r4, r7
   6d198:	add	r1, sp, #232	; 0xe8
   6d19c:	mov	r0, r4
   6d1a0:	bl	1b780 <fputs@plt+0xa60c>
   6d1a4:	ldr	r3, [sp, #232]	; 0xe8
   6d1a8:	cmp	r3, #135	; 0x87
   6d1ac:	beq	6d098 <fputs@plt+0x5bf24>
   6d1b0:	add	r5, r5, r0
   6d1b4:	ldrb	r3, [r4, r0]!
   6d1b8:	cmp	r3, #0
   6d1bc:	bne	6d198 <fputs@plt+0x5c024>
   6d1c0:	mov	r2, r5
   6d1c4:	mov	r1, r7
   6d1c8:	add	r0, sp, #200	; 0xc8
   6d1cc:	bl	30248 <fputs@plt+0x1f0d4>
   6d1d0:	b	6d060 <fputs@plt+0x5beec>
   6d1d4:	ldrd	r2, [r3, r1]
   6d1d8:	movw	r1, #47780	; 0xbaa4
   6d1dc:	movt	r1, #8
   6d1e0:	add	r0, sp, #200	; 0xc8
   6d1e4:	bl	433a4 <fputs@plt+0x32230>
   6d1e8:	b	6d184 <fputs@plt+0x5c010>
   6d1ec:	ldrd	r2, [r4]
   6d1f0:	movw	r1, #47788	; 0xbaac
   6d1f4:	movt	r1, #8
   6d1f8:	add	r0, sp, #200	; 0xc8
   6d1fc:	bl	433a4 <fputs@plt+0x32230>
   6d200:	b	6d184 <fputs@plt+0x5c010>
   6d204:	mov	r2, #0
   6d208:	mov	r3, #0
   6d20c:	strd	r2, [sp, #232]	; 0xe8
   6d210:	strd	r2, [sp, #240]	; 0xf0
   6d214:	strd	r2, [sp, #248]	; 0xf8
   6d218:	add	ip, sp, #256	; 0x100
   6d21c:	strd	r2, [ip]
   6d220:	add	ip, sp, #264	; 0x108
   6d224:	strd	r2, [ip]
   6d228:	str	r1, [sp, #264]	; 0x108
   6d22c:	ldr	r2, [r4, #12]
   6d230:	ldr	r1, [r4, #16]
   6d234:	mov	r3, #0
   6d238:	str	r3, [sp]
   6d23c:	mov	r3, r0
   6d240:	add	r0, sp, #232	; 0xe8
   6d244:	bl	2c2e0 <fputs@plt+0x1b16c>
   6d248:	mov	r1, #1
   6d24c:	add	r0, sp, #232	; 0xe8
   6d250:	bl	2d83c <fputs@plt+0x1c6c8>
   6d254:	ldr	r3, [sp, #248]	; 0xf8
   6d258:	ldr	r2, [sp, #244]	; 0xf4
   6d25c:	movw	r1, #56040	; 0xdae8
   6d260:	movt	r1, #8
   6d264:	add	r0, sp, #200	; 0xc8
   6d268:	bl	433a4 <fputs@plt+0x32230>
   6d26c:	add	r0, sp, #232	; 0xe8
   6d270:	bl	23374 <fputs@plt+0x12200>
   6d274:	b	6d184 <fputs@plt+0x5c010>
   6d278:	tst	r2, #16384	; 0x4000
   6d27c:	beq	6d298 <fputs@plt+0x5c124>
   6d280:	ldr	r2, [r1, r3]
   6d284:	movw	r1, #56048	; 0xdaf0
   6d288:	movt	r1, #8
   6d28c:	add	r0, sp, #200	; 0xc8
   6d290:	bl	433a4 <fputs@plt+0x32230>
   6d294:	b	6d184 <fputs@plt+0x5c010>
   6d298:	mov	r2, #2
   6d29c:	ldr	r1, [sp, #104]	; 0x68
   6d2a0:	add	r0, sp, #200	; 0xc8
   6d2a4:	bl	30248 <fputs@plt+0x1f0d4>
   6d2a8:	ldr	r6, [r4, #12]
   6d2ac:	cmp	r6, #0
   6d2b0:	ble	6d2d8 <fputs@plt+0x5c164>
   6d2b4:	ldr	r5, [sp, #52]	; 0x34
   6d2b8:	ldr	r3, [r4, #16]
   6d2bc:	ldrb	r2, [r3, r5]
   6d2c0:	ldr	r1, [sp, #136]	; 0x88
   6d2c4:	add	r0, sp, #200	; 0xc8
   6d2c8:	bl	433a4 <fputs@plt+0x32230>
   6d2cc:	add	r5, r5, #1
   6d2d0:	cmp	r6, r5
   6d2d4:	bne	6d2b8 <fputs@plt+0x5c144>
   6d2d8:	mov	r2, #1
   6d2dc:	ldr	r1, [sp, #132]	; 0x84
   6d2e0:	add	r0, sp, #200	; 0xc8
   6d2e4:	bl	30248 <fputs@plt+0x1f0d4>
   6d2e8:	b	6d184 <fputs@plt+0x5c010>
   6d2ec:	mov	r3, #0
   6d2f0:	str	r3, [sp, #92]	; 0x5c
   6d2f4:	b	69640 <fputs@plt+0x584cc>
   6d2f8:	ldr	r3, [sp, #52]	; 0x34
   6d2fc:	str	r3, [sp, #24]
   6d300:	b	69640 <fputs@plt+0x584cc>
   6d304:	mov	r2, r8
   6d308:	mov	r8, sl
   6d30c:	mov	r3, fp
   6d310:	mov	fp, r9
   6d314:	mov	r9, r3
   6d318:	mov	sl, r2
   6d31c:	mov	r3, #516	; 0x204
   6d320:	str	r3, [sp, #24]
   6d324:	b	6d884 <fputs@plt+0x5c710>
   6d328:	mov	r2, r8
   6d32c:	mov	r8, sl
   6d330:	mov	r3, fp
   6d334:	mov	fp, r9
   6d338:	mov	r9, r3
   6d33c:	mov	sl, r2
   6d340:	mov	r3, #7
   6d344:	str	r3, [sp, #24]
   6d348:	b	6d884 <fputs@plt+0x5c710>
   6d34c:	mov	r2, r8
   6d350:	mov	r8, sl
   6d354:	mov	r3, fp
   6d358:	mov	fp, r9
   6d35c:	mov	r9, r3
   6d360:	mov	sl, r2
   6d364:	mov	r3, #7
   6d368:	str	r3, [sp, #24]
   6d36c:	b	6d884 <fputs@plt+0x5c710>
   6d370:	mov	r2, r8
   6d374:	mov	r8, sl
   6d378:	mov	r3, fp
   6d37c:	mov	fp, r9
   6d380:	mov	r9, r3
   6d384:	mov	sl, r2
   6d388:	str	r0, [sp, #24]
   6d38c:	b	6d884 <fputs@plt+0x5c710>
   6d390:	mov	r2, r8
   6d394:	mov	r8, sl
   6d398:	mov	r3, fp
   6d39c:	mov	fp, r9
   6d3a0:	mov	r9, r3
   6d3a4:	mov	sl, r2
   6d3a8:	ldr	r3, [sp, #40]	; 0x28
   6d3ac:	str	r3, [sp, #24]
   6d3b0:	b	6d884 <fputs@plt+0x5c710>
   6d3b4:	mov	r2, r8
   6d3b8:	mov	r8, sl
   6d3bc:	mov	r3, fp
   6d3c0:	mov	fp, r9
   6d3c4:	mov	r9, r3
   6d3c8:	mov	sl, r2
   6d3cc:	str	r6, [sp, #24]
   6d3d0:	b	6d884 <fputs@plt+0x5c710>
   6d3d4:	mov	r2, r8
   6d3d8:	mov	r8, sl
   6d3dc:	mov	r3, fp
   6d3e0:	mov	fp, r9
   6d3e4:	mov	r9, r3
   6d3e8:	mov	sl, r2
   6d3ec:	b	6d884 <fputs@plt+0x5c710>
   6d3f0:	mov	r2, r8
   6d3f4:	mov	r8, sl
   6d3f8:	mov	r3, fp
   6d3fc:	mov	fp, r9
   6d400:	mov	r9, r3
   6d404:	mov	sl, r2
   6d408:	b	6d884 <fputs@plt+0x5c710>
   6d40c:	mov	r2, r8
   6d410:	mov	r8, sl
   6d414:	mov	r3, fp
   6d418:	mov	fp, r9
   6d41c:	mov	r9, r3
   6d420:	mov	sl, r2
   6d424:	b	6d884 <fputs@plt+0x5c710>
   6d428:	mov	r2, r8
   6d42c:	mov	r8, sl
   6d430:	mov	r3, fp
   6d434:	mov	fp, r9
   6d438:	mov	r9, r3
   6d43c:	mov	sl, r2
   6d440:	b	6d884 <fputs@plt+0x5c710>
   6d444:	mov	r2, r8
   6d448:	mov	r8, sl
   6d44c:	mov	r3, fp
   6d450:	mov	fp, r9
   6d454:	mov	r9, r3
   6d458:	mov	sl, r2
   6d45c:	b	6d884 <fputs@plt+0x5c710>
   6d460:	str	r0, [sp, #24]
   6d464:	mov	r2, r8
   6d468:	mov	r8, sl
   6d46c:	mov	r3, fp
   6d470:	mov	fp, r9
   6d474:	mov	r9, r3
   6d478:	mov	sl, r2
   6d47c:	b	6d884 <fputs@plt+0x5c710>
   6d480:	str	r0, [sp, #24]
   6d484:	mov	r2, r8
   6d488:	mov	r8, sl
   6d48c:	mov	r3, fp
   6d490:	mov	fp, r9
   6d494:	mov	r9, r3
   6d498:	mov	sl, r2
   6d49c:	b	6d884 <fputs@plt+0x5c710>
   6d4a0:	mov	r2, r8
   6d4a4:	mov	r8, sl
   6d4a8:	mov	r3, fp
   6d4ac:	mov	fp, r9
   6d4b0:	mov	r9, r3
   6d4b4:	mov	sl, r2
   6d4b8:	b	6d884 <fputs@plt+0x5c710>
   6d4bc:	mov	r2, r8
   6d4c0:	mov	r8, sl
   6d4c4:	mov	r3, fp
   6d4c8:	mov	fp, r9
   6d4cc:	mov	r9, r3
   6d4d0:	mov	sl, r2
   6d4d4:	b	6d884 <fputs@plt+0x5c710>
   6d4d8:	mov	r2, r8
   6d4dc:	mov	r8, sl
   6d4e0:	mov	r3, fp
   6d4e4:	mov	fp, r9
   6d4e8:	mov	r9, r3
   6d4ec:	mov	sl, r2
   6d4f0:	b	6d884 <fputs@plt+0x5c710>
   6d4f4:	mov	r2, r8
   6d4f8:	mov	r8, sl
   6d4fc:	mov	r3, fp
   6d500:	mov	fp, r9
   6d504:	mov	r9, r3
   6d508:	mov	sl, r2
   6d50c:	b	6d884 <fputs@plt+0x5c710>
   6d510:	str	r0, [sp, #24]
   6d514:	mov	r2, r8
   6d518:	mov	r8, sl
   6d51c:	mov	r3, fp
   6d520:	mov	fp, r9
   6d524:	mov	r9, r3
   6d528:	mov	sl, r2
   6d52c:	b	6d884 <fputs@plt+0x5c710>
   6d530:	mov	r2, r8
   6d534:	mov	r8, sl
   6d538:	mov	r3, fp
   6d53c:	mov	fp, r9
   6d540:	mov	r9, r3
   6d544:	mov	sl, r2
   6d548:	b	6d884 <fputs@plt+0x5c710>
   6d54c:	mov	r2, r8
   6d550:	mov	r8, sl
   6d554:	mov	r3, fp
   6d558:	mov	fp, r9
   6d55c:	mov	r9, r3
   6d560:	mov	sl, r2
   6d564:	b	6d884 <fputs@plt+0x5c710>
   6d568:	mov	r2, r8
   6d56c:	mov	r8, sl
   6d570:	mov	r3, fp
   6d574:	mov	fp, r9
   6d578:	mov	r9, r3
   6d57c:	mov	sl, r2
   6d580:	b	6d884 <fputs@plt+0x5c710>
   6d584:	mov	r2, r8
   6d588:	mov	r8, sl
   6d58c:	mov	r3, fp
   6d590:	mov	fp, r9
   6d594:	mov	r9, r3
   6d598:	mov	sl, r2
   6d59c:	b	6d884 <fputs@plt+0x5c710>
   6d5a0:	mov	r2, r8
   6d5a4:	mov	r8, sl
   6d5a8:	mov	r3, fp
   6d5ac:	mov	fp, r9
   6d5b0:	mov	r9, r3
   6d5b4:	mov	sl, r2
   6d5b8:	b	6d884 <fputs@plt+0x5c710>
   6d5bc:	mov	r2, r8
   6d5c0:	mov	r8, sl
   6d5c4:	mov	r3, fp
   6d5c8:	mov	fp, r9
   6d5cc:	mov	r9, r3
   6d5d0:	mov	sl, r2
   6d5d4:	b	6d884 <fputs@plt+0x5c710>
   6d5d8:	mov	r2, r8
   6d5dc:	mov	r8, sl
   6d5e0:	mov	r3, fp
   6d5e4:	mov	fp, r9
   6d5e8:	mov	r9, r3
   6d5ec:	mov	sl, r2
   6d5f0:	b	6d884 <fputs@plt+0x5c710>
   6d5f4:	mov	r2, r8
   6d5f8:	mov	r8, sl
   6d5fc:	mov	r3, fp
   6d600:	mov	fp, r9
   6d604:	mov	r9, r3
   6d608:	mov	sl, r2
   6d60c:	b	6d884 <fputs@plt+0x5c710>
   6d610:	mov	r2, r8
   6d614:	mov	r8, sl
   6d618:	mov	r3, fp
   6d61c:	mov	fp, r9
   6d620:	mov	r9, r3
   6d624:	mov	sl, r2
   6d628:	b	6d884 <fputs@plt+0x5c710>
   6d62c:	mov	r2, r8
   6d630:	mov	r8, sl
   6d634:	mov	r3, fp
   6d638:	mov	fp, r9
   6d63c:	mov	r9, r3
   6d640:	mov	sl, r2
   6d644:	b	6d884 <fputs@plt+0x5c710>
   6d648:	mov	r2, r8
   6d64c:	mov	r8, sl
   6d650:	mov	r3, fp
   6d654:	mov	fp, r9
   6d658:	mov	r9, r3
   6d65c:	mov	sl, r2
   6d660:	b	6d884 <fputs@plt+0x5c710>
   6d664:	mov	r2, r8
   6d668:	mov	r8, sl
   6d66c:	mov	r3, fp
   6d670:	mov	fp, r9
   6d674:	mov	r9, r3
   6d678:	mov	sl, r2
   6d67c:	b	6d884 <fputs@plt+0x5c710>
   6d680:	mov	r2, r8
   6d684:	mov	r8, sl
   6d688:	mov	r3, fp
   6d68c:	mov	fp, r9
   6d690:	mov	r9, r3
   6d694:	mov	sl, r2
   6d698:	b	6d884 <fputs@plt+0x5c710>
   6d69c:	mov	r2, r8
   6d6a0:	mov	r8, sl
   6d6a4:	mov	r3, fp
   6d6a8:	mov	fp, r9
   6d6ac:	mov	r9, r3
   6d6b0:	mov	sl, r2
   6d6b4:	b	6d884 <fputs@plt+0x5c710>
   6d6b8:	mov	r2, r8
   6d6bc:	mov	r8, sl
   6d6c0:	mov	r3, fp
   6d6c4:	mov	fp, r9
   6d6c8:	mov	r9, r3
   6d6cc:	mov	sl, r2
   6d6d0:	b	6d884 <fputs@plt+0x5c710>
   6d6d4:	mov	r4, r1
   6d6d8:	mov	r0, r1
   6d6dc:	bl	1c178 <fputs@plt+0xb004>
   6d6e0:	mov	r2, r0
   6d6e4:	movw	r1, #48244	; 0xbc74
   6d6e8:	movt	r1, #8
   6d6ec:	mov	r0, r9
   6d6f0:	bl	41c84 <fputs@plt+0x30b10>
   6d6f4:	str	r4, [r9, #80]	; 0x50
   6d6f8:	mov	r1, r4
   6d6fc:	mov	r0, sl
   6d700:	bl	14140 <fputs@plt+0x2fcc>
   6d704:	ldr	r3, [sp, #48]	; 0x30
   6d708:	sub	r2, fp, r3
   6d70c:	asr	r2, r2, #2
   6d710:	movw	r1, #52429	; 0xcccd
   6d714:	movt	r1, #52428	; 0xcccc
   6d718:	ldr	r3, [r9, #44]	; 0x2c
   6d71c:	str	r3, [sp]
   6d720:	ldr	r3, [r9, #168]	; 0xa8
   6d724:	mul	r2, r1, r2
   6d728:	movw	r1, #56072	; 0xdb08
   6d72c:	movt	r1, #8
   6d730:	mov	r0, r4
   6d734:	bl	34ee0 <fputs@plt+0x23d6c>
   6d738:	mov	r0, r9
   6d73c:	bl	538ac <fputs@plt+0x42738>
   6d740:	b	6d918 <fputs@plt+0x5c7a4>
   6d744:	mov	r0, sl
   6d748:	bl	13e20 <fputs@plt+0x2cac>
   6d74c:	b	6d918 <fputs@plt+0x5c7a4>
   6d750:	sub	r1, r3, #1
   6d754:	mov	r0, sl
   6d758:	bl	26f2c <fputs@plt+0x15db8>
   6d75c:	mov	r0, #1
   6d760:	b	6d928 <fputs@plt+0x5c7b4>
   6d764:	mov	r3, r8
   6d768:	mov	r8, sl
   6d76c:	mov	r9, fp
   6d770:	mov	sl, r3
   6d774:	b	6d928 <fputs@plt+0x5c7b4>
   6d778:	mov	r2, r8
   6d77c:	mov	r8, sl
   6d780:	mov	r3, fp
   6d784:	mov	fp, r9
   6d788:	mov	r9, r3
   6d78c:	mov	sl, r2
   6d790:	b	6e420 <fputs@plt+0x5d2ac>
   6d794:	mov	r2, r8
   6d798:	mov	r8, sl
   6d79c:	mov	r3, fp
   6d7a0:	mov	fp, r9
   6d7a4:	mov	r9, r3
   6d7a8:	mov	sl, r2
   6d7ac:	b	6e420 <fputs@plt+0x5d2ac>
   6d7b0:	mov	r2, r8
   6d7b4:	mov	r8, sl
   6d7b8:	mov	r3, fp
   6d7bc:	mov	fp, r9
   6d7c0:	mov	r9, r3
   6d7c4:	mov	sl, r2
   6d7c8:	b	6e420 <fputs@plt+0x5d2ac>
   6d7cc:	mov	r2, r8
   6d7d0:	mov	r8, sl
   6d7d4:	mov	r3, fp
   6d7d8:	mov	fp, r9
   6d7dc:	mov	r9, r3
   6d7e0:	mov	sl, r2
   6d7e4:	b	6e420 <fputs@plt+0x5d2ac>
   6d7e8:	mov	r2, r8
   6d7ec:	mov	r8, sl
   6d7f0:	mov	r3, fp
   6d7f4:	mov	fp, r9
   6d7f8:	mov	r9, r3
   6d7fc:	mov	sl, r2
   6d800:	b	6e420 <fputs@plt+0x5d2ac>
   6d804:	mov	r2, r8
   6d808:	mov	r8, sl
   6d80c:	mov	r3, fp
   6d810:	mov	fp, r9
   6d814:	mov	r9, r3
   6d818:	mov	sl, r2
   6d81c:	b	6e420 <fputs@plt+0x5d2ac>
   6d820:	mov	r2, r8
   6d824:	mov	r8, sl
   6d828:	mov	r3, fp
   6d82c:	mov	fp, r9
   6d830:	mov	r9, r3
   6d834:	mov	sl, r2
   6d838:	b	6e420 <fputs@plt+0x5d2ac>
   6d83c:	mov	r2, r8
   6d840:	mov	r8, sl
   6d844:	mov	r3, fp
   6d848:	mov	fp, r9
   6d84c:	mov	r9, r3
   6d850:	mov	sl, r2
   6d854:	b	6e420 <fputs@plt+0x5d2ac>
   6d858:	ldr	fp, [sp, #48]	; 0x30
   6d85c:	mov	r8, #0
   6d860:	str	r8, [sp, #68]	; 0x44
   6d864:	mov	r0, sl
   6d868:	bl	13e20 <fputs@plt+0x2cac>
   6d86c:	movw	r1, #49704	; 0xc228
   6d870:	movt	r1, #8
   6d874:	mov	r0, r9
   6d878:	bl	41c84 <fputs@plt+0x30b10>
   6d87c:	mov	r3, #7
   6d880:	str	r3, [sp, #24]
   6d884:	ldrb	r3, [sl, #69]	; 0x45
   6d888:	cmp	r3, #0
   6d88c:	ldr	r3, [sp, #24]
   6d890:	movne	r3, #7
   6d894:	mov	r1, r3
   6d898:	str	r3, [sp, #24]
   6d89c:	ldr	r2, [r9, #44]	; 0x2c
   6d8a0:	movw	r3, #3082	; 0xc0a
   6d8a4:	subs	r3, r1, r3
   6d8a8:	movne	r3, #1
   6d8ac:	cmp	r2, #0
   6d8b0:	movne	r3, #0
   6d8b4:	cmp	r3, #0
   6d8b8:	bne	6d6d4 <fputs@plt+0x5c560>
   6d8bc:	ldr	r4, [sp, #24]
   6d8c0:	str	r4, [r9, #80]	; 0x50
   6d8c4:	mov	r1, r4
   6d8c8:	mov	r0, sl
   6d8cc:	bl	14140 <fputs@plt+0x2fcc>
   6d8d0:	ldr	r3, [sp, #48]	; 0x30
   6d8d4:	sub	r2, fp, r3
   6d8d8:	asr	r2, r2, #2
   6d8dc:	movw	r1, #52429	; 0xcccd
   6d8e0:	movt	r1, #52428	; 0xcccc
   6d8e4:	ldr	r3, [r9, #44]	; 0x2c
   6d8e8:	str	r3, [sp]
   6d8ec:	ldr	r3, [r9, #168]	; 0xa8
   6d8f0:	mul	r2, r1, r2
   6d8f4:	movw	r1, #56072	; 0xdb08
   6d8f8:	movt	r1, #8
   6d8fc:	mov	r0, r4
   6d900:	bl	34ee0 <fputs@plt+0x23d6c>
   6d904:	mov	r0, r9
   6d908:	bl	538ac <fputs@plt+0x42738>
   6d90c:	movw	r3, #3082	; 0xc0a
   6d910:	cmp	r4, r3
   6d914:	beq	6d744 <fputs@plt+0x5c5d0>
   6d918:	ldr	r3, [sp, #68]	; 0x44
   6d91c:	cmp	r3, #0
   6d920:	moveq	r0, #1
   6d924:	bne	6d750 <fputs@plt+0x5c5dc>
   6d928:	ldr	r3, [sp, #60]	; 0x3c
   6d92c:	str	r3, [sl, #32]
   6d930:	ldr	r3, [sp, #64]	; 0x40
   6d934:	str	r3, [sl, #36]	; 0x24
   6d938:	ldr	r3, [r9, #124]	; 0x7c
   6d93c:	add	r3, r3, r8
   6d940:	str	r3, [r9, #124]	; 0x7c
   6d944:	add	sp, sp, #492	; 0x1ec
   6d948:	vpop	{d8-d10}
   6d94c:	ldrd	r4, [sp]
   6d950:	ldrd	r6, [sp, #8]
   6d954:	ldrd	r8, [sp, #16]
   6d958:	ldrd	sl, [sp, #24]
   6d95c:	add	sp, sp, #32
   6d960:	pop	{pc}		; (ldr pc, [sp], #4)
   6d964:	mov	r2, r8
   6d968:	mov	r8, sl
   6d96c:	mov	r3, fp
   6d970:	mov	fp, r9
   6d974:	mov	r9, r3
   6d978:	mov	sl, r2
   6d97c:	b	6d864 <fputs@plt+0x5c6f0>
   6d980:	mov	r2, r8
   6d984:	mov	r8, sl
   6d988:	mov	r3, fp
   6d98c:	mov	fp, r9
   6d990:	mov	r9, r3
   6d994:	mov	sl, r2
   6d998:	b	6d864 <fputs@plt+0x5c6f0>
   6d99c:	mov	r2, r8
   6d9a0:	mov	r8, sl
   6d9a4:	mov	r3, fp
   6d9a8:	mov	fp, r9
   6d9ac:	mov	r9, r3
   6d9b0:	mov	sl, r2
   6d9b4:	b	6d864 <fputs@plt+0x5c6f0>
   6d9b8:	mov	r2, r8
   6d9bc:	mov	r8, sl
   6d9c0:	mov	r3, fp
   6d9c4:	mov	fp, r9
   6d9c8:	mov	r9, r3
   6d9cc:	mov	sl, r2
   6d9d0:	b	6d864 <fputs@plt+0x5c6f0>
   6d9d4:	mov	r2, r8
   6d9d8:	mov	r8, sl
   6d9dc:	mov	r3, fp
   6d9e0:	mov	fp, r9
   6d9e4:	mov	r9, r3
   6d9e8:	mov	sl, r2
   6d9ec:	b	6d864 <fputs@plt+0x5c6f0>
   6d9f0:	mov	r2, r8
   6d9f4:	mov	r8, sl
   6d9f8:	mov	r3, fp
   6d9fc:	mov	fp, r9
   6da00:	mov	r9, r3
   6da04:	mov	sl, r2
   6da08:	b	6d864 <fputs@plt+0x5c6f0>
   6da0c:	mov	r2, r8
   6da10:	mov	r8, sl
   6da14:	mov	r3, fp
   6da18:	mov	fp, r9
   6da1c:	mov	r9, r3
   6da20:	mov	sl, r2
   6da24:	b	6d864 <fputs@plt+0x5c6f0>
   6da28:	mov	r2, r8
   6da2c:	mov	r8, sl
   6da30:	mov	r3, fp
   6da34:	mov	fp, r9
   6da38:	mov	r9, r3
   6da3c:	mov	sl, r2
   6da40:	b	6d864 <fputs@plt+0x5c6f0>
   6da44:	mov	r2, r8
   6da48:	mov	r8, sl
   6da4c:	mov	r3, fp
   6da50:	mov	fp, r9
   6da54:	mov	r9, r3
   6da58:	mov	sl, r2
   6da5c:	b	6d864 <fputs@plt+0x5c6f0>
   6da60:	mov	r2, r8
   6da64:	mov	r8, sl
   6da68:	mov	r3, fp
   6da6c:	mov	fp, r9
   6da70:	mov	r9, r3
   6da74:	mov	sl, r2
   6da78:	b	6d864 <fputs@plt+0x5c6f0>
   6da7c:	mov	r2, r8
   6da80:	mov	r8, sl
   6da84:	mov	r3, fp
   6da88:	mov	fp, r9
   6da8c:	mov	r9, r3
   6da90:	mov	sl, r2
   6da94:	b	6d864 <fputs@plt+0x5c6f0>
   6da98:	mov	r2, r8
   6da9c:	mov	r8, sl
   6daa0:	mov	r3, fp
   6daa4:	mov	fp, r9
   6daa8:	mov	r9, r3
   6daac:	mov	sl, r2
   6dab0:	b	6d864 <fputs@plt+0x5c6f0>
   6dab4:	mov	r2, r8
   6dab8:	mov	r8, sl
   6dabc:	mov	r3, fp
   6dac0:	mov	fp, r9
   6dac4:	mov	r9, r3
   6dac8:	mov	sl, r2
   6dacc:	b	6d864 <fputs@plt+0x5c6f0>
   6dad0:	ldr	fp, [sp, #48]	; 0x30
   6dad4:	mov	r8, #0
   6dad8:	str	r8, [sp, #68]	; 0x44
   6dadc:	ldrb	r3, [sl, #69]	; 0x45
   6dae0:	cmp	r3, #0
   6dae4:	movne	r3, #7
   6dae8:	moveq	r3, #9
   6daec:	str	r3, [sp, #24]
   6daf0:	str	r3, [r9, #80]	; 0x50
   6daf4:	mov	r0, r3
   6daf8:	bl	1c178 <fputs@plt+0xb004>
   6dafc:	mov	r2, r0
   6db00:	movw	r1, #48244	; 0xbc74
   6db04:	movt	r1, #8
   6db08:	mov	r0, r9
   6db0c:	bl	41c84 <fputs@plt+0x30b10>
   6db10:	b	6d884 <fputs@plt+0x5c710>
   6db14:	mov	r2, r8
   6db18:	mov	r8, sl
   6db1c:	mov	r3, fp
   6db20:	mov	fp, r9
   6db24:	mov	r9, r3
   6db28:	mov	sl, r2
   6db2c:	b	6dadc <fputs@plt+0x5c968>
   6db30:	mov	r5, r0
   6db34:	ldr	r1, [r8, #160]	; 0xa0
   6db38:	ldr	r2, [sp, #40]	; 0x28
   6db3c:	cmp	r1, #0
   6db40:	movle	r3, #0
   6db44:	movgt	r3, #1
   6db48:	cmp	r2, #1
   6db4c:	movne	r3, #0
   6db50:	cmp	r3, #0
   6db54:	bne	6dc60 <fputs@plt+0x5caec>
   6db58:	ldr	r3, [r4, #24]
   6db5c:	cmp	r3, #0
   6db60:	strne	r5, [sp, #80]	; 0x50
   6db64:	beq	67ad4 <fputs@plt+0x56960>
   6db68:	ldr	r3, [r8, #432]	; 0x1b0
   6db6c:	sub	r6, r3, r6
   6db70:	sub	r6, r6, #1
   6db74:	ldr	r3, [sp, #40]	; 0x28
   6db78:	cmp	r3, #2
   6db7c:	beq	67b9c <fputs@plt+0x56a28>
   6db80:	ldr	r3, [r8, #20]
   6db84:	cmp	r3, #0
   6db88:	strgt	r5, [sp, #104]	; 0x68
   6db8c:	ble	6dbd0 <fputs@plt+0x5ca5c>
   6db90:	ldr	r3, [r8, #16]
   6db94:	add	r3, r3, r5, lsl #4
   6db98:	mov	r2, r6
   6db9c:	ldr	r1, [sp, #40]	; 0x28
   6dba0:	ldr	r0, [r3, #4]
   6dba4:	bl	4a97c <fputs@plt+0x39808>
   6dba8:	cmp	r0, #0
   6dbac:	bne	6d480 <fputs@plt+0x5c30c>
   6dbb0:	add	r5, r5, #1
   6dbb4:	ldr	r3, [r8, #20]
   6dbb8:	cmp	r3, r5
   6dbbc:	bgt	6db90 <fputs@plt+0x5ca1c>
   6dbc0:	str	r0, [sp, #24]
   6dbc4:	ldr	r3, [sp, #104]	; 0x68
   6dbc8:	cmp	r3, #0
   6dbcc:	bne	67c0c <fputs@plt+0x56a98>
   6dbd0:	ldr	r1, [r8, #424]	; 0x1a8
   6dbd4:	cmp	r1, r4
   6dbd8:	beq	6dc04 <fputs@plt+0x5ca90>
   6dbdc:	ldr	r3, [r1, #24]
   6dbe0:	str	r3, [r8, #424]	; 0x1a8
   6dbe4:	mov	r0, r8
   6dbe8:	bl	214f4 <fputs@plt+0x10380>
   6dbec:	ldr	r3, [r8, #432]	; 0x1b0
   6dbf0:	sub	r3, r3, #1
   6dbf4:	str	r3, [r8, #432]	; 0x1b0
   6dbf8:	ldr	r1, [r8, #424]	; 0x1a8
   6dbfc:	cmp	r1, r4
   6dc00:	bne	6dbdc <fputs@plt+0x5ca68>
   6dc04:	ldr	r3, [sp, #40]	; 0x28
   6dc08:	cmp	r3, #1
   6dc0c:	beq	67c2c <fputs@plt+0x56ab8>
   6dc10:	ldrd	r2, [r4, #8]
   6dc14:	add	r1, r8, #448	; 0x1c0
   6dc18:	strd	r2, [r1, #-8]
   6dc1c:	ldrd	r2, [r4, #16]
   6dc20:	strd	r2, [r1]
   6dc24:	ldr	r3, [sp, #80]	; 0x50
   6dc28:	ldr	r2, [sp, #40]	; 0x28
   6dc2c:	cmp	r2, #2
   6dc30:	cmpne	r3, #0
   6dc34:	beq	67c58 <fputs@plt+0x56ae4>
   6dc38:	ldr	r3, [sp, #24]
   6dc3c:	cmp	r3, #0
   6dc40:	beq	69640 <fputs@plt+0x584cc>
   6dc44:	mov	r2, r8
   6dc48:	mov	r8, sl
   6dc4c:	mov	r3, fp
   6dc50:	mov	fp, r9
   6dc54:	mov	r9, r3
   6dc58:	mov	sl, r2
   6dc5c:	b	6d884 <fputs@plt+0x5c710>
   6dc60:	mov	r2, r8
   6dc64:	mov	r8, sl
   6dc68:	mov	r3, fp
   6dc6c:	mov	fp, r9
   6dc70:	mov	r9, r3
   6dc74:	mov	sl, r2
   6dc78:	movw	r1, #54480	; 0xd4d0
   6dc7c:	movt	r1, #8
   6dc80:	mov	r0, r3
   6dc84:	bl	41c84 <fputs@plt+0x30b10>
   6dc88:	mov	r3, #5
   6dc8c:	str	r3, [sp, #24]
   6dc90:	b	6d884 <fputs@plt+0x5c710>
   6dc94:	mov	r0, #0
   6dc98:	str	r0, [r7, #16]
   6dc9c:	bl	1c2f8 <fputs@plt+0xb184>
   6dca0:	str	r0, [r7, #12]
   6dca4:	mov	r3, #1
   6dca8:	strb	r3, [r7, #10]
   6dcac:	ldr	r1, [sp, #56]	; 0x38
   6dcb0:	mov	r0, r7
   6dcb4:	bl	2d83c <fputs@plt+0x1c6c8>
   6dcb8:	b	69640 <fputs@plt+0x584cc>
   6dcbc:	mov	r2, r8
   6dcc0:	mov	r8, sl
   6dcc4:	mov	r3, fp
   6dcc8:	mov	fp, r9
   6dccc:	mov	r9, r3
   6dcd0:	mov	sl, r2
   6dcd4:	mov	r0, #0
   6dcd8:	str	r0, [r7, #16]
   6dcdc:	bl	1c2f8 <fputs@plt+0xb184>
   6dce0:	str	r0, [r7, #12]
   6dce4:	mov	r3, #1
   6dce8:	strb	r3, [r7, #10]
   6dcec:	ldr	r1, [sp, #56]	; 0x38
   6dcf0:	mov	r0, r7
   6dcf4:	bl	2d83c <fputs@plt+0x1c6c8>
   6dcf8:	b	6d884 <fputs@plt+0x5c710>
   6dcfc:	ldr	r2, [sp, #24]
   6dd00:	cmp	r2, #0
   6dd04:	beq	6dd64 <fputs@plt+0x5cbf0>
   6dd08:	mov	r2, r8
   6dd0c:	mov	r8, sl
   6dd10:	mov	r3, fp
   6dd14:	mov	fp, r9
   6dd18:	mov	r9, r3
   6dd1c:	mov	sl, r2
   6dd20:	str	r7, [r2, #24]
   6dd24:	ldr	r3, [sp, #80]	; 0x50
   6dd28:	str	r3, [r2, #84]	; 0x54
   6dd2c:	ldr	r3, [sp, #104]	; 0x68
   6dd30:	str	r3, [r2, #88]	; 0x58
   6dd34:	ldr	r3, [sp, #132]	; 0x84
   6dd38:	str	r3, [r2, #180]	; 0xb4
   6dd3c:	mov	r3, #1
   6dd40:	mvn	r2, #0
   6dd44:	mov	r1, r2
   6dd48:	mov	r0, r6
   6dd4c:	bl	240d4 <fputs@plt+0x12f60>
   6dd50:	mov	r3, #1
   6dd54:	strb	r3, [sl, #67]	; 0x43
   6dd58:	mov	r0, sl
   6dd5c:	bl	26eac <fputs@plt+0x15d38>
   6dd60:	b	6d884 <fputs@plt+0x5c710>
   6dd64:	mov	r4, #0
   6dd68:	ldr	r2, [r8, #16]
   6dd6c:	add	r3, r2, r3, lsl #4
   6dd70:	ldr	r5, [r3, #-12]
   6dd74:	mov	r0, r5
   6dd78:	bl	518f8 <fputs@plt+0x40784>
   6dd7c:	ldr	r3, [r6, #4]
   6dd80:	ldr	r2, [r6]
   6dd84:	str	r2, [r3, #4]
   6dd88:	ldr	r3, [r6, #4]
   6dd8c:	ldr	r2, [r3, #32]
   6dd90:	str	r2, [sp, #152]	; 0x98
   6dd94:	ldr	r3, [r3, #36]	; 0x24
   6dd98:	str	r3, [sp, #160]	; 0xa0
   6dd9c:	movw	r2, #54936	; 0xd698
   6dda0:	movt	r2, #8
   6dda4:	ldr	r1, [sp, #40]	; 0x28
   6dda8:	mov	r0, r8
   6ddac:	bl	83ebc <fputs@plt+0x72d48>
   6ddb0:	subs	r3, r0, #0
   6ddb4:	str	r3, [sp, #24]
   6ddb8:	bne	6c164 <fputs@plt+0x5aff0>
   6ddbc:	movw	r2, #54972	; 0xd6bc
   6ddc0:	movt	r2, #8
   6ddc4:	ldr	r1, [sp, #40]	; 0x28
   6ddc8:	mov	r0, r8
   6ddcc:	bl	83ebc <fputs@plt+0x72d48>
   6ddd0:	subs	r3, r0, #0
   6ddd4:	str	r3, [sp, #24]
   6ddd8:	bne	6c164 <fputs@plt+0x5aff0>
   6dddc:	mov	r1, #2
   6dde0:	mov	r0, r6
   6dde4:	bl	4ab78 <fputs@plt+0x39a04>
   6dde8:	subs	r3, r0, #0
   6ddec:	str	r3, [sp, #24]
   6ddf0:	bne	6c164 <fputs@plt+0x5aff0>
   6ddf4:	ldr	r3, [r6, #4]
   6ddf8:	ldr	r3, [r3]
   6ddfc:	ldrb	r3, [r3, #5]
   6de00:	cmp	r3, #5
   6de04:	moveq	r3, #0
   6de08:	streq	r3, [r8, #76]	; 0x4c
   6de0c:	ldr	r3, [sp, #152]	; 0x98
   6de10:	ldr	r2, [sp, #160]	; 0xa0
   6de14:	sub	r3, r3, r2
   6de18:	mov	r2, r3
   6de1c:	str	r3, [sp, #152]	; 0x98
   6de20:	ldr	r1, [r6, #4]
   6de24:	mov	r3, #0
   6de28:	ldr	r1, [r1, #32]
   6de2c:	mov	r0, r5
   6de30:	bl	240d4 <fputs@plt+0x12f60>
   6de34:	cmp	r0, #0
   6de38:	bne	6e46c <fputs@plt+0x5d2f8>
   6de3c:	ldr	r3, [sp, #136]	; 0x88
   6de40:	cmp	r3, #0
   6de44:	beq	6c250 <fputs@plt+0x5b0dc>
   6de48:	ldrb	r3, [r8, #69]	; 0x45
   6de4c:	cmp	r3, #0
   6de50:	bne	6e478 <fputs@plt+0x5d304>
   6de54:	ldrsb	r1, [r8, #72]	; 0x48
   6de58:	cmp	r1, #0
   6de5c:	blt	6c274 <fputs@plt+0x5b100>
   6de60:	mov	r0, r5
   6de64:	bl	1ffb4 <fputs@plt+0xee40>
   6de68:	movw	r2, #54980	; 0xd6c4
   6de6c:	movt	r2, #8
   6de70:	ldr	r1, [sp, #40]	; 0x28
   6de74:	mov	r0, r8
   6de78:	bl	83f4c <fputs@plt+0x72dd8>
   6de7c:	subs	r3, r0, #0
   6de80:	str	r3, [sp, #24]
   6de84:	bne	6c164 <fputs@plt+0x5aff0>
   6de88:	movw	r2, #55128	; 0xd758
   6de8c:	movt	r2, #8
   6de90:	ldr	r1, [sp, #40]	; 0x28
   6de94:	mov	r0, r8
   6de98:	bl	83f4c <fputs@plt+0x72dd8>
   6de9c:	subs	r3, r0, #0
   6dea0:	str	r3, [sp, #24]
   6dea4:	bne	6c164 <fputs@plt+0x5aff0>
   6dea8:	movw	r2, #55232	; 0xd7c0
   6deac:	movt	r2, #8
   6deb0:	ldr	r1, [sp, #40]	; 0x28
   6deb4:	mov	r0, r8
   6deb8:	bl	83f4c <fputs@plt+0x72dd8>
   6debc:	subs	r3, r0, #0
   6dec0:	str	r3, [sp, #24]
   6dec4:	bne	6c164 <fputs@plt+0x5aff0>
   6dec8:	ldr	r3, [r8, #24]
   6decc:	orr	r3, r3, #134217728	; 0x8000000
   6ded0:	str	r3, [r8, #24]
   6ded4:	movw	r2, #55352	; 0xd838
   6ded8:	movt	r2, #8
   6dedc:	ldr	r1, [sp, #40]	; 0x28
   6dee0:	mov	r0, r8
   6dee4:	bl	83f4c <fputs@plt+0x72dd8>
   6dee8:	ldr	r3, [r8, #24]
   6deec:	bic	r3, r3, #134217728	; 0x8000000
   6def0:	str	r3, [r8, #24]
   6def4:	subs	r3, r0, #0
   6def8:	str	r3, [sp, #24]
   6defc:	bne	6c164 <fputs@plt+0x5aff0>
   6df00:	movw	r2, #55548	; 0xd8fc
   6df04:	movt	r2, #8
   6df08:	ldr	r1, [sp, #40]	; 0x28
   6df0c:	mov	r0, r8
   6df10:	bl	83f4c <fputs@plt+0x72dd8>
   6df14:	subs	r3, r0, #0
   6df18:	str	r3, [sp, #24]
   6df1c:	bne	6c164 <fputs@plt+0x5aff0>
   6df20:	movw	r2, #55664	; 0xd970
   6df24:	movt	r2, #8
   6df28:	ldr	r1, [sp, #40]	; 0x28
   6df2c:	mov	r0, r8
   6df30:	bl	83f4c <fputs@plt+0x72dd8>
   6df34:	subs	r3, r0, #0
   6df38:	str	r3, [sp, #24]
   6df3c:	bne	6c164 <fputs@plt+0x5aff0>
   6df40:	movw	r2, #55820	; 0xda0c
   6df44:	movt	r2, #8
   6df48:	ldr	r1, [sp, #40]	; 0x28
   6df4c:	mov	r0, r8
   6df50:	bl	83ebc <fputs@plt+0x72d48>
   6df54:	subs	r3, r0, #0
   6df58:	str	r3, [sp, #24]
   6df5c:	bne	6c164 <fputs@plt+0x5aff0>
   6df60:	ldr	r3, [pc, #1804]	; 6e674 <fputs@plt+0x5d500>
   6df64:	str	r3, [sp, #40]	; 0x28
   6df68:	ldr	r3, [sp, #40]	; 0x28
   6df6c:	ldrb	r2, [r3]
   6df70:	mov	r1, r2
   6df74:	add	r2, sp, #232	; 0xe8
   6df78:	str	r1, [sp, #136]	; 0x88
   6df7c:	mov	r0, r6
   6df80:	bl	20d90 <fputs@plt+0xfc1c>
   6df84:	ldr	r3, [sp, #40]	; 0x28
   6df88:	ldrb	r2, [r3, #1]
   6df8c:	ldr	r3, [sp, #232]	; 0xe8
   6df90:	add	r2, r2, r3
   6df94:	ldr	r1, [sp, #136]	; 0x88
   6df98:	mov	r0, r5
   6df9c:	bl	4b2a4 <fputs@plt+0x3a130>
   6dfa0:	subs	r2, r0, #0
   6dfa4:	str	r2, [sp, #136]	; 0x88
   6dfa8:	bne	6e0dc <fputs@plt+0x5cf68>
   6dfac:	ldr	r2, [sp, #24]
   6dfb0:	add	r2, r2, #2
   6dfb4:	str	r2, [sp, #24]
   6dfb8:	ldr	r3, [sp, #40]	; 0x28
   6dfbc:	add	r3, r3, #2
   6dfc0:	str	r3, [sp, #40]	; 0x28
   6dfc4:	cmp	r2, #10
   6dfc8:	bne	6df68 <fputs@plt+0x5cdf4>
   6dfcc:	ldr	r3, [r6, #4]
   6dfd0:	ldr	r2, [r6]
   6dfd4:	str	r2, [r3, #4]
   6dfd8:	ldr	r3, [r5, #4]
   6dfdc:	ldr	r2, [r5]
   6dfe0:	str	r2, [r3, #4]
   6dfe4:	ldr	r3, [r6, #4]
   6dfe8:	ldr	r3, [r3]
   6dfec:	ldr	ip, [r3, #64]	; 0x40
   6dff0:	ldr	r3, [ip]
   6dff4:	cmp	r3, #0
   6dff8:	beq	6e048 <fputs@plt+0x5ced4>
   6dffc:	ldr	r3, [r5, #4]
   6e000:	ldr	r2, [r3, #32]
   6e004:	mov	r0, r2
   6e008:	asr	r1, r2, #31
   6e00c:	strd	r0, [sp, #24]
   6e010:	ldr	r1, [r3, #44]	; 0x2c
   6e014:	umull	r2, r3, r2, r1
   6e018:	ldr	r0, [sp, #28]
   6e01c:	mla	r3, r1, r0, r3
   6e020:	add	r1, sp, #304	; 0x130
   6e024:	strd	r2, [r1]
   6e028:	mov	r2, r1
   6e02c:	mov	r1, #11
   6e030:	mov	r0, ip
   6e034:	bl	139d0 <fputs@plt+0x285c>
   6e038:	str	r0, [sp, #136]	; 0x88
   6e03c:	cmp	r0, #0
   6e040:	cmpne	r0, #12
   6e044:	bne	6e0dc <fputs@plt+0x5cf68>
   6e048:	mov	r2, #0
   6e04c:	mov	r3, #0
   6e050:	add	r1, sp, #304	; 0x130
   6e054:	strd	r2, [r1]
   6e058:	add	r1, sp, #312	; 0x138
   6e05c:	strd	r2, [r1]
   6e060:	add	r1, sp, #320	; 0x140
   6e064:	strd	r2, [r1]
   6e068:	add	r1, sp, #328	; 0x148
   6e06c:	strd	r2, [r1]
   6e070:	add	r1, sp, #336	; 0x150
   6e074:	strd	r2, [r1]
   6e078:	add	r1, sp, #344	; 0x158
   6e07c:	strd	r2, [r1]
   6e080:	ldr	r3, [r5]
   6e084:	str	r3, [sp, #324]	; 0x144
   6e088:	str	r5, [sp, #328]	; 0x148
   6e08c:	str	r6, [sp, #308]	; 0x134
   6e090:	mov	r3, #1
   6e094:	str	r3, [sp, #320]	; 0x140
   6e098:	mvn	r1, #-2147483648	; 0x80000000
   6e09c:	add	r0, sp, #304	; 0x130
   6e0a0:	bl	5193c <fputs@plt+0x407c8>
   6e0a4:	add	r0, sp, #304	; 0x130
   6e0a8:	bl	52ff4 <fputs@plt+0x41e80>
   6e0ac:	subs	r3, r0, #0
   6e0b0:	str	r3, [sp, #136]	; 0x88
   6e0b4:	bne	6c284 <fputs@plt+0x5b110>
   6e0b8:	ldr	r2, [r6, #4]
   6e0bc:	ldrh	r3, [r2, #22]
   6e0c0:	bic	r3, r3, #2
   6e0c4:	strh	r3, [r2, #22]
   6e0c8:	mov	r0, r5
   6e0cc:	bl	518f8 <fputs@plt+0x40784>
   6e0d0:	subs	r3, r0, #0
   6e0d4:	str	r3, [sp, #136]	; 0x88
   6e0d8:	beq	6c2b0 <fputs@plt+0x5b13c>
   6e0dc:	ldr	r3, [sp, #136]	; 0x88
   6e0e0:	str	r3, [sp, #24]
   6e0e4:	str	r7, [r8, #24]
   6e0e8:	ldr	r3, [sp, #80]	; 0x50
   6e0ec:	str	r3, [r8, #84]	; 0x54
   6e0f0:	ldr	r3, [sp, #104]	; 0x68
   6e0f4:	str	r3, [r8, #88]	; 0x58
   6e0f8:	ldr	r3, [sp, #132]	; 0x84
   6e0fc:	str	r3, [r8, #180]	; 0xb4
   6e100:	mov	r3, #1
   6e104:	mvn	r2, #0
   6e108:	mov	r1, r2
   6e10c:	mov	r0, r6
   6e110:	bl	240d4 <fputs@plt+0x12f60>
   6e114:	mov	r3, #1
   6e118:	strb	r3, [r8, #67]	; 0x43
   6e11c:	cmp	r4, #0
   6e120:	beq	6c1b8 <fputs@plt+0x5b044>
   6e124:	b	6c1a4 <fputs@plt+0x5b030>
   6e128:	mov	r1, r8
   6e12c:	mov	r8, sl
   6e130:	mov	r2, fp
   6e134:	mov	fp, r9
   6e138:	mov	r9, r2
   6e13c:	mov	sl, r1
   6e140:	str	r3, [r2, #80]	; 0x50
   6e144:	ldr	r3, [fp, #8]
   6e148:	strb	r3, [r2, #86]	; 0x56
   6e14c:	str	r4, [r2, #76]	; 0x4c
   6e150:	ldrb	r2, [fp, #3]
   6e154:	cmp	r2, #0
   6e158:	bne	65560 <fputs@plt+0x543ec>
   6e15c:	ldr	r2, [fp, #16]
   6e160:	cmp	r2, #0
   6e164:	beq	65598 <fputs@plt+0x54424>
   6e168:	movw	r1, #48244	; 0xbc74
   6e16c:	movt	r1, #8
   6e170:	mov	r0, r9
   6e174:	bl	41c84 <fputs@plt+0x30b10>
   6e178:	ldr	r0, [fp, #4]
   6e17c:	ldr	r3, [r9, #44]	; 0x2c
   6e180:	str	r3, [sp]
   6e184:	ldr	r3, [r9, #168]	; 0xa8
   6e188:	mov	r2, r4
   6e18c:	movw	r1, #54404	; 0xd484
   6e190:	movt	r1, #8
   6e194:	bl	34ee0 <fputs@plt+0x23d6c>
   6e198:	mov	r0, r9
   6e19c:	bl	538ac <fputs@plt+0x42738>
   6e1a0:	cmp	r0, #5
   6e1a4:	moveq	r3, #5
   6e1a8:	streq	r3, [r9, #80]	; 0x50
   6e1ac:	beq	6d928 <fputs@plt+0x5c7b4>
   6e1b0:	ldr	r3, [r9, #80]	; 0x50
   6e1b4:	cmp	r3, #0
   6e1b8:	movne	r0, #1
   6e1bc:	moveq	r0, #101	; 0x65
   6e1c0:	b	6d928 <fputs@plt+0x5c7b4>
   6e1c4:	mov	r2, r8
   6e1c8:	mov	r8, sl
   6e1cc:	mov	r3, fp
   6e1d0:	mov	fp, r9
   6e1d4:	mov	r9, r3
   6e1d8:	mov	sl, r2
   6e1dc:	mov	r3, #0
   6e1e0:	str	r3, [r9, #80]	; 0x50
   6e1e4:	ldr	r3, [fp, #8]
   6e1e8:	strb	r3, [r9, #86]	; 0x56
   6e1ec:	str	r4, [r9, #76]	; 0x4c
   6e1f0:	b	6e198 <fputs@plt+0x5d024>
   6e1f4:	add	r4, lr, #1
   6e1f8:	asr	r1, r4, #31
   6e1fc:	lsr	r2, r4, #7
   6e200:	orr	r2, r2, r1, lsl #25
   6e204:	lsr	r3, r1, #7
   6e208:	mov	ip, #1
   6e20c:	b	67670 <fputs@plt+0x564fc>
   6e210:	mov	r7, #0
   6e214:	mov	r4, r7
   6e218:	str	r4, [r6, #28]
   6e21c:	tst	r3, #16384	; 0x4000
   6e220:	bne	674cc <fputs@plt+0x56358>
   6e224:	adds	r8, r8, r7
   6e228:	adc	r9, r9, #0
   6e22c:	mov	r0, #1
   6e230:	b	67534 <fputs@plt+0x563c0>
   6e234:	mov	r7, #1
   6e238:	mov	r4, r7
   6e23c:	b	6e218 <fputs@plt+0x5d0a4>
   6e240:	mov	r7, #2
   6e244:	mov	r4, r7
   6e248:	b	6e218 <fputs@plt+0x5d0a4>
   6e24c:	mov	r7, #3
   6e250:	mov	r4, r7
   6e254:	b	6e218 <fputs@plt+0x5d0a4>
   6e258:	mov	r7, #4
   6e25c:	mov	r4, r7
   6e260:	b	6e218 <fputs@plt+0x5d0a4>
   6e264:	mov	r7, #8
   6e268:	mov	r4, #7
   6e26c:	b	6e218 <fputs@plt+0x5d0a4>
   6e270:	mov	r2, r8
   6e274:	mov	r8, sl
   6e278:	mov	r3, fp
   6e27c:	mov	fp, r9
   6e280:	mov	r9, r3
   6e284:	mov	sl, r2
   6e288:	mov	r3, #7
   6e28c:	str	r3, [sp, #24]
   6e290:	b	6d884 <fputs@plt+0x5c710>
   6e294:	ldr	r3, [sp, #232]	; 0xe8
   6e298:	cmp	r3, #0
   6e29c:	bne	6962c <fputs@plt+0x584b8>
   6e2a0:	add	r9, r9, #20
   6e2a4:	b	68960 <fputs@plt+0x577ec>
   6e2a8:	mov	r3, #0
   6e2ac:	str	r3, [sp, #176]	; 0xb0
   6e2b0:	b	69ccc <fputs@plt+0x58b58>
   6e2b4:	mov	r2, r8
   6e2b8:	mov	r8, sl
   6e2bc:	mov	r3, fp
   6e2c0:	mov	fp, r9
   6e2c4:	mov	r9, r3
   6e2c8:	mov	sl, r2
   6e2cc:	movw	r3, #262	; 0x106
   6e2d0:	str	r3, [sp, #24]
   6e2d4:	mov	r3, #4
   6e2d8:	strh	r3, [r6, #8]
   6e2dc:	mov	r2, #0
   6e2e0:	mov	r3, #0
   6e2e4:	strd	r2, [r6]
   6e2e8:	b	6d884 <fputs@plt+0x5c710>
   6e2ec:	mov	r2, r8
   6e2f0:	mov	r8, sl
   6e2f4:	mov	r3, fp
   6e2f8:	mov	fp, r9
   6e2fc:	mov	r9, r3
   6e300:	mov	sl, r2
   6e304:	mov	r0, r2
   6e308:	bl	26eac <fputs@plt+0x15d38>
   6e30c:	b	6d864 <fputs@plt+0x5c6f0>
   6e310:	mov	r2, r8
   6e314:	mov	r8, sl
   6e318:	mov	r3, fp
   6e31c:	mov	fp, r9
   6e320:	mov	r9, r3
   6e324:	mov	sl, r2
   6e328:	mov	r1, r4
   6e32c:	mov	r0, r2
   6e330:	bl	214f4 <fputs@plt+0x10380>
   6e334:	mov	r3, #0
   6e338:	strb	r3, [sl, #149]	; 0x95
   6e33c:	mov	r0, sl
   6e340:	bl	26eac <fputs@plt+0x15d38>
   6e344:	ldr	r3, [sp, #24]
   6e348:	cmp	r3, #7
   6e34c:	bne	6d884 <fputs@plt+0x5c710>
   6e350:	b	6d864 <fputs@plt+0x5c6f0>
   6e354:	mov	r2, r8
   6e358:	mov	r8, sl
   6e35c:	mov	r3, fp
   6e360:	mov	fp, r9
   6e364:	mov	r9, r3
   6e368:	mov	sl, r2
   6e36c:	b	6d864 <fputs@plt+0x5c6f0>
   6e370:	ldr	r3, [sp, #132]	; 0x84
   6e374:	add	r3, r3, #20
   6e378:	str	r3, [sp, #136]	; 0x88
   6e37c:	b	6b4f0 <fputs@plt+0x5a37c>
   6e380:	mov	r2, r8
   6e384:	mov	r8, sl
   6e388:	mov	r3, fp
   6e38c:	mov	fp, r9
   6e390:	mov	r9, r3
   6e394:	mov	sl, r2
   6e398:	mov	r3, #7
   6e39c:	str	r3, [sp, #24]
   6e3a0:	b	6d884 <fputs@plt+0x5c710>
   6e3a4:	ldr	r3, [sp, #52]	; 0x34
   6e3a8:	str	r3, [sp, #24]
   6e3ac:	b	6c5dc <fputs@plt+0x5b468>
   6e3b0:	ldr	r3, [sp, #52]	; 0x34
   6e3b4:	str	r3, [sp, #24]
   6e3b8:	b	6c5dc <fputs@plt+0x5b468>
   6e3bc:	cmp	r4, #0
   6e3c0:	bne	6c688 <fputs@plt+0x5b514>
   6e3c4:	mov	r2, r8
   6e3c8:	mov	r8, sl
   6e3cc:	mov	r3, fp
   6e3d0:	mov	fp, r9
   6e3d4:	mov	r9, r3
   6e3d8:	mov	sl, r2
   6e3dc:	mov	r3, #6
   6e3e0:	str	r3, [sp, #24]
   6e3e4:	b	6d884 <fputs@plt+0x5c710>
   6e3e8:	mov	r2, r8
   6e3ec:	mov	r8, sl
   6e3f0:	mov	r3, fp
   6e3f4:	mov	fp, r9
   6e3f8:	mov	r9, r3
   6e3fc:	mov	sl, r2
   6e400:	ldr	r1, [sp, #56]	; 0x38
   6e404:	mov	r0, r4
   6e408:	bl	2d83c <fputs@plt+0x1c6c8>
   6e40c:	mov	r0, r4
   6e410:	bl	1798c <fputs@plt+0x6818>
   6e414:	cmp	r0, #0
   6e418:	streq	r5, [sp, #24]
   6e41c:	beq	6d884 <fputs@plt+0x5c710>
   6e420:	movw	r1, #47692	; 0xba4c
   6e424:	movt	r1, #8
   6e428:	mov	r0, r9
   6e42c:	bl	41c84 <fputs@plt+0x30b10>
   6e430:	mov	r3, #18
   6e434:	str	r3, [sp, #24]
   6e438:	b	6d884 <fputs@plt+0x5c710>
   6e43c:	ldr	r3, [r2, #4]
   6e440:	ldr	r1, [r2]
   6e444:	str	r1, [r3, #4]
   6e448:	ldr	r3, [r2, #4]
   6e44c:	ldr	r2, [r3]
   6e450:	b	6cf14 <fputs@plt+0x5bda0>
   6e454:	ldr	r3, [r4, #24]
   6e458:	str	r3, [r8, #424]	; 0x1a8
   6e45c:	mov	r1, r4
   6e460:	mov	r0, r8
   6e464:	bl	214f4 <fputs@plt+0x10380>
   6e468:	b	6dc38 <fputs@plt+0x5cac4>
   6e46c:	mov	r3, #7
   6e470:	str	r3, [sp, #24]
   6e474:	b	6c164 <fputs@plt+0x5aff0>
   6e478:	mov	r3, #7
   6e47c:	str	r3, [sp, #24]
   6e480:	b	6c164 <fputs@plt+0x5aff0>
   6e484:	mov	r2, r8
   6e488:	mov	r8, sl
   6e48c:	mov	r3, fp
   6e490:	mov	fp, r9
   6e494:	mov	r9, r3
   6e498:	mov	sl, r2
   6e49c:	mov	r0, r2
   6e4a0:	bl	26eac <fputs@plt+0x15d38>
   6e4a4:	b	6d884 <fputs@plt+0x5c710>
   6e4a8:	mov	r2, r8
   6e4ac:	mov	r8, sl
   6e4b0:	mov	r3, fp
   6e4b4:	mov	fp, r9
   6e4b8:	mov	r9, r3
   6e4bc:	mov	sl, r2
   6e4c0:	ldr	r3, [r3, #92]	; 0x5c
   6e4c4:	add	r3, r3, #1
   6e4c8:	str	r3, [r9, #92]	; 0x5c
   6e4cc:	b	6d884 <fputs@plt+0x5c710>
   6e4d0:	ldrh	r2, [r3, #18]
   6e4d4:	mov	r3, #0
   6e4d8:	adds	r5, r5, r2
   6e4dc:	adc	r6, r6, r3
   6e4e0:	ldrsb	r3, [r4, #68]	; 0x44
   6e4e4:	cmp	r3, #0
   6e4e8:	beq	678cc <fputs@plt+0x56758>
   6e4ec:	mov	r0, r4
   6e4f0:	bl	4a2a0 <fputs@plt+0x3912c>
   6e4f4:	ldrsb	r2, [r4, #68]	; 0x44
   6e4f8:	add	r3, r4, r2, lsl #1
   6e4fc:	ldrh	r1, [r3, #80]	; 0x50
   6e500:	add	r3, r2, #30
   6e504:	ldr	r3, [r4, r3, lsl #2]
   6e508:	ldrh	r0, [r3, #18]
   6e50c:	cmp	r0, r1
   6e510:	bls	6e4e0 <fputs@plt+0x5d36c>
   6e514:	add	r2, r4, r2, lsl #1
   6e518:	add	r1, r1, #1
   6e51c:	strh	r1, [r2, #80]	; 0x50
   6e520:	ldrsb	r2, [r4, #68]	; 0x44
   6e524:	add	r2, r4, r2, lsl #1
   6e528:	ldrh	r2, [r2, #80]	; 0x50
   6e52c:	ldrh	r1, [r3, #18]
   6e530:	cmp	r1, r2
   6e534:	beq	678fc <fputs@plt+0x56788>
   6e538:	ldr	r1, [r3, #64]	; 0x40
   6e53c:	lsl	r2, r2, #1
   6e540:	ldrh	r2, [r1, r2]
   6e544:	rev16	r1, r2
   6e548:	ldrh	r2, [r3, #20]
   6e54c:	and	r2, r2, r1
   6e550:	ldr	r3, [r3, #56]	; 0x38
   6e554:	ldr	r1, [r3, r2]
   6e558:	rev	r1, r1
   6e55c:	mov	r0, r4
   6e560:	bl	49a18 <fputs@plt+0x388a4>
   6e564:	cmp	r0, #0
   6e568:	bne	6791c <fputs@plt+0x567a8>
   6e56c:	ldrsb	r3, [r4, #68]	; 0x44
   6e570:	add	r3, r3, #30
   6e574:	ldr	r3, [r4, r3, lsl #2]
   6e578:	ldrb	r2, [r3, #4]
   6e57c:	cmp	r2, #0
   6e580:	bne	6e4d0 <fputs@plt+0x5d35c>
   6e584:	ldrb	r2, [r3, #2]
   6e588:	cmp	r2, #0
   6e58c:	bne	6e520 <fputs@plt+0x5d3ac>
   6e590:	ldrh	r0, [r3, #18]
   6e594:	mov	r1, #0
   6e598:	adds	r5, r5, r0
   6e59c:	adc	r6, r6, r1
   6e5a0:	b	6e520 <fputs@plt+0x5d3ac>
   6e5a4:	ldrb	r1, [r9, #3]
   6e5a8:	ldr	r0, [r4, #16]
   6e5ac:	bl	500d0 <fputs@plt+0x3ef5c>
   6e5b0:	mov	r3, #0
   6e5b4:	str	r3, [r4, #56]	; 0x38
   6e5b8:	subs	r3, r0, #0
   6e5bc:	str	r3, [sp, #24]
   6e5c0:	beq	690a8 <fputs@plt+0x57f34>
   6e5c4:	mov	r2, r8
   6e5c8:	mov	r8, sl
   6e5cc:	mov	r3, fp
   6e5d0:	mov	fp, r9
   6e5d4:	mov	r9, r3
   6e5d8:	mov	sl, r2
   6e5dc:	b	6d884 <fputs@plt+0x5c710>
   6e5e0:	ldrb	r1, [r9, #3]
   6e5e4:	ldr	r0, [r4, #16]
   6e5e8:	bl	500d0 <fputs@plt+0x3ef5c>
   6e5ec:	mov	r3, #0
   6e5f0:	str	r3, [r4, #56]	; 0x38
   6e5f4:	subs	r3, r0, #0
   6e5f8:	str	r3, [sp, #24]
   6e5fc:	beq	690d0 <fputs@plt+0x57f5c>
   6e600:	mov	r2, r8
   6e604:	mov	r8, sl
   6e608:	mov	r3, fp
   6e60c:	mov	fp, r9
   6e610:	mov	r9, r3
   6e614:	mov	sl, r2
   6e618:	b	6d884 <fputs@plt+0x5c710>
   6e61c:	mov	r3, #1
   6e620:	ldr	r2, [sp, #40]	; 0x28
   6e624:	strb	r3, [r2, #2]
   6e628:	ldr	r3, [sp, #52]	; 0x34
   6e62c:	str	r3, [sp, #24]
   6e630:	b	6962c <fputs@plt+0x584b8>
   6e634:	mov	fp, #7
   6e638:	b	69aec <fputs@plt+0x58978>
   6e63c:	mov	r2, r8
   6e640:	mov	r8, sl
   6e644:	mov	r3, fp
   6e648:	mov	fp, r9
   6e64c:	mov	r9, r3
   6e650:	mov	sl, r2
   6e654:	mov	r3, #0
   6e658:	ldr	r2, [sp, #40]	; 0x28
   6e65c:	strb	r3, [r2, #3]
   6e660:	str	r3, [r2, #56]	; 0x38
   6e664:	b	6d884 <fputs@plt+0x5c710>
   6e668:	ldr	r2, [r1, #20]
   6e66c:	str	r2, [r3, #20]
   6e670:	b	6ad78 <fputs@plt+0x59c04>
   6e674:	muleq	r8, r8, r0
   6e678:	strd	r4, [sp, #-36]!	; 0xffffffdc
   6e67c:	strd	r6, [sp, #8]
   6e680:	strd	r8, [sp, #16]
   6e684:	strd	sl, [sp, #24]
   6e688:	str	lr, [sp, #32]
   6e68c:	sub	sp, sp, #276	; 0x114
   6e690:	subs	r9, r0, #0
   6e694:	beq	6e6e8 <fputs@plt+0x5d574>
   6e698:	ldr	r3, [r9]
   6e69c:	str	r3, [sp, #24]
   6e6a0:	cmp	r3, #0
   6e6a4:	beq	6e708 <fputs@plt+0x5d594>
   6e6a8:	ldrb	r3, [r9, #87]	; 0x57
   6e6ac:	bfc	r3, #1, #1
   6e6b0:	strb	r3, [r9, #87]	; 0x57
   6e6b4:	mov	r8, #51	; 0x33
   6e6b8:	movw	sl, #3491	; 0xda3
   6e6bc:	movt	sl, #48626	; 0xbdf2
   6e6c0:	movw	r3, #56196	; 0xdb84
   6e6c4:	movt	r3, #8
   6e6c8:	str	r3, [sp, #32]
   6e6cc:	movw	r3, #56128	; 0xdb40
   6e6d0:	movt	r3, #8
   6e6d4:	str	r3, [sp, #36]	; 0x24
   6e6d8:	movw	r3, #53952	; 0xd2c0
   6e6dc:	movt	r3, #8
   6e6e0:	str	r3, [sp, #28]
   6e6e4:	b	6e80c <fputs@plt+0x5d698>
   6e6e8:	movw	r1, #48516	; 0xbd84
   6e6ec:	movt	r1, #8
   6e6f0:	mov	r0, #21
   6e6f4:	bl	34ee0 <fputs@plt+0x23d6c>
   6e6f8:	movw	r0, #7630	; 0x1dce
   6e6fc:	movt	r0, #1
   6e700:	bl	34f90 <fputs@plt+0x23e1c>
   6e704:	b	6e9ec <fputs@plt+0x5d878>
   6e708:	movw	r1, #48556	; 0xbdac
   6e70c:	movt	r1, #8
   6e710:	mov	r0, #21
   6e714:	bl	34ee0 <fputs@plt+0x23d6c>
   6e718:	b	6e6f8 <fputs@plt+0x5d584>
   6e71c:	mov	r0, r4
   6e720:	bl	13e20 <fputs@plt+0x2cac>
   6e724:	b	6ebcc <fputs@plt+0x5da58>
   6e728:	ldr	r4, [sp, #60]	; 0x3c
   6e72c:	mov	r6, #208	; 0xd0
   6e730:	mov	r2, r6
   6e734:	mov	r1, r4
   6e738:	add	r0, sp, #64	; 0x40
   6e73c:	bl	10fdc <memcpy@plt>
   6e740:	mov	r2, r6
   6e744:	mov	r1, r9
   6e748:	mov	r0, r4
   6e74c:	bl	10fdc <memcpy@plt>
   6e750:	mov	r2, r6
   6e754:	add	r1, sp, #64	; 0x40
   6e758:	mov	r0, r9
   6e75c:	bl	10fdc <memcpy@plt>
   6e760:	ldr	r3, [r4, #52]	; 0x34
   6e764:	ldr	r2, [r9, #52]	; 0x34
   6e768:	str	r2, [r4, #52]	; 0x34
   6e76c:	str	r3, [r9, #52]	; 0x34
   6e770:	ldr	r3, [r4, #48]	; 0x30
   6e774:	ldr	r2, [r9, #48]	; 0x30
   6e778:	str	r2, [r4, #48]	; 0x30
   6e77c:	str	r3, [r9, #48]	; 0x30
   6e780:	ldr	r3, [r4, #168]	; 0xa8
   6e784:	ldr	r2, [r9, #168]	; 0xa8
   6e788:	str	r2, [r4, #168]	; 0xa8
   6e78c:	str	r3, [r9, #168]	; 0xa8
   6e790:	ldrb	r3, [r4, #89]	; 0x59
   6e794:	lsr	r3, r3, #7
   6e798:	ldrb	r2, [r9, #89]	; 0x59
   6e79c:	bfi	r2, r3, #7, #1
   6e7a0:	strb	r2, [r9, #89]	; 0x59
   6e7a4:	ldr	r6, [sp, #60]	; 0x3c
   6e7a8:	ldrsh	r3, [r6, #68]	; 0x44
   6e7ac:	cmp	r3, #0
   6e7b0:	ble	6e7e0 <fputs@plt+0x5d66c>
   6e7b4:	mov	r4, #0
   6e7b8:	ldr	r1, [r6, #60]	; 0x3c
   6e7bc:	ldr	r0, [r9, #60]	; 0x3c
   6e7c0:	add	r1, r1, r4
   6e7c4:	add	r0, r0, r4
   6e7c8:	bl	23548 <fputs@plt+0x123d4>
   6e7cc:	add	r5, r5, #1
   6e7d0:	add	r4, r4, #40	; 0x28
   6e7d4:	ldrsh	r3, [r6, #68]	; 0x44
   6e7d8:	cmp	r5, r3
   6e7dc:	blt	6e7b8 <fputs@plt+0x5d644>
   6e7e0:	ldr	r0, [sp, #60]	; 0x3c
   6e7e4:	mov	r3, #0
   6e7e8:	str	r3, [r0, #80]	; 0x50
   6e7ec:	bl	544ec <fputs@plt+0x43378>
   6e7f0:	mov	r0, r9
   6e7f4:	bl	54764 <fputs@plt+0x435f0>
   6e7f8:	cmp	r7, #0
   6e7fc:	blt	6e80c <fputs@plt+0x5d698>
   6e800:	ldrb	r3, [r9, #87]	; 0x57
   6e804:	orr	r3, r3, #2
   6e808:	strb	r3, [r9, #87]	; 0x57
   6e80c:	ldr	r3, [r9, #40]	; 0x28
   6e810:	cmp	r3, sl
   6e814:	bne	6e9cc <fputs@plt+0x5d858>
   6e818:	ldr	fp, [r9]
   6e81c:	ldrb	r3, [fp, #69]	; 0x45
   6e820:	cmp	r3, #0
   6e824:	bne	6e9d8 <fputs@plt+0x5d864>
   6e828:	ldr	r3, [r9, #76]	; 0x4c
   6e82c:	cmp	r3, #0
   6e830:	ble	6ea08 <fputs@plt+0x5d894>
   6e834:	cmp	r3, #0
   6e838:	blt	6ea34 <fputs@plt+0x5d8c0>
   6e83c:	ldrb	r3, [r9, #89]	; 0x59
   6e840:	tst	r3, #3
   6e844:	beq	6f0fc <fputs@plt+0x5df88>
   6e848:	ldr	r5, [r9]
   6e84c:	ldr	r6, [r9, #8]
   6e850:	add	r4, r6, #40	; 0x28
   6e854:	mov	r1, #8
   6e858:	mov	r0, r4
   6e85c:	bl	233a8 <fputs@plt+0x12234>
   6e860:	mov	r3, #0
   6e864:	str	r3, [r9, #20]
   6e868:	ldr	r3, [r9, #80]	; 0x50
   6e86c:	cmp	r3, #7
   6e870:	beq	6eab8 <fputs@plt+0x5d944>
   6e874:	ldr	r0, [r9, #32]
   6e878:	ldrb	r2, [r9, #89]	; 0x59
   6e87c:	and	r2, r2, #3
   6e880:	cmp	r2, #1
   6e884:	beq	6eac8 <fputs@plt+0x5d954>
   6e888:	ldr	r3, [r9, #76]	; 0x4c
   6e88c:	add	r1, r3, #1
   6e890:	str	r1, [r9, #76]	; 0x4c
   6e894:	cmp	r0, r3
   6e898:	movle	r1, #0
   6e89c:	movgt	r1, #1
   6e8a0:	cmp	r2, #2
   6e8a4:	movne	r1, #0
   6e8a8:	cmp	r1, #0
   6e8ac:	beq	6ec08 <fputs@plt+0x5da94>
   6e8b0:	ldr	r1, [r9, #4]
   6e8b4:	add	ip, r3, r3, lsl #2
   6e8b8:	ldrb	r1, [r1, ip, lsl #2]
   6e8bc:	cmp	r1, #161	; 0xa1
   6e8c0:	bne	6e888 <fputs@plt+0x5d714>
   6e8c4:	ldr	r7, [r5, #248]	; 0xf8
   6e8c8:	cmp	r7, #0
   6e8cc:	bne	6ec70 <fputs@plt+0x5dafc>
   6e8d0:	mov	r1, #0
   6e8d4:	str	r1, [sp, #20]
   6e8d8:	str	r1, [sp, #16]
   6e8dc:	add	r5, r3, r3, lsl #2
   6e8e0:	ldr	r1, [r9, #4]
   6e8e4:	add	r5, r1, r5, lsl #2
   6e8e8:	cmp	r2, #1
   6e8ec:	beq	6ec90 <fputs@plt+0x5db1c>
   6e8f0:	mov	r3, #4
   6e8f4:	strh	r3, [r4, #8]
   6e8f8:	ldr	r0, [r5, #4]
   6e8fc:	asr	r1, r0, #31
   6e900:	strd	r0, [r4]
   6e904:	strh	r3, [r4, #48]	; 0x30
   6e908:	ldr	r0, [r5, #8]
   6e90c:	asr	r1, r0, #31
   6e910:	strd	r0, [r4, #40]	; 0x28
   6e914:	strh	r3, [r4, #88]	; 0x58
   6e918:	ldr	r2, [r5, #12]
   6e91c:	asr	r3, r2, #31
   6e920:	strd	r2, [r4, #80]	; 0x50
   6e924:	add	r3, r4, #120	; 0x78
   6e928:	str	r3, [sp, #16]
   6e92c:	mov	r1, #100	; 0x64
   6e930:	mov	r0, r3
   6e934:	bl	2be94 <fputs@plt+0x1ad20>
   6e938:	subs	r6, r0, #0
   6e93c:	movne	r5, #1
   6e940:	bne	6eb38 <fputs@plt+0x5d9c4>
   6e944:	movw	r3, #514	; 0x202
   6e948:	strh	r3, [r4, #128]	; 0x80
   6e94c:	ldr	r7, [r4, #136]	; 0x88
   6e950:	ldr	r2, [r4, #144]	; 0x90
   6e954:	str	r7, [sp, #68]	; 0x44
   6e958:	str	r7, [sp, #72]	; 0x48
   6e95c:	mov	r3, #0
   6e960:	str	r3, [sp, #64]	; 0x40
   6e964:	str	r3, [sp, #76]	; 0x4c
   6e968:	str	r2, [sp, #80]	; 0x50
   6e96c:	str	r3, [sp, #84]	; 0x54
   6e970:	strb	r3, [sp, #88]	; 0x58
   6e974:	strb	r3, [sp, #89]	; 0x59
   6e978:	ldrsb	r3, [r5, #1]
   6e97c:	add	r3, r3, #19
   6e980:	cmp	r3, #15
   6e984:	ldrls	pc, [pc, r3, lsl #2]
   6e988:	b	6f084 <fputs@plt+0x5df10>
   6e98c:	andeq	pc, r6, r8, ror r0	; <UNPREDICTABLE>
   6e990:	andeq	pc, r6, r4, rrx
   6e994:	andeq	pc, r6, r4, lsl #1
   6e998:	andeq	pc, r6, r4, lsl #1
   6e99c:	strdeq	lr, [r6], -ip
   6e9a0:	andeq	lr, r6, r0, lsr pc
   6e9a4:	andeq	lr, r6, r4, lsl pc
   6e9a8:	andeq	lr, r6, r8, asr #30
   6e9ac:	andeq	pc, r6, r4, lsl #1
   6e9b0:	andeq	lr, r6, r0, ror #31
   6e9b4:	andeq	pc, r6, r4, lsl #1
   6e9b8:	andeq	lr, r6, r4, ror #30
   6e9bc:	andeq	pc, r6, r4, lsl #1
   6e9c0:	andeq	lr, r6, r4, ror sp
   6e9c4:	strdeq	lr, [r6], -r4
   6e9c8:	ldrdeq	lr, [r6], -r8
   6e9cc:	mov	r0, r9
   6e9d0:	bl	54764 <fputs@plt+0x435f0>
   6e9d4:	b	6e818 <fputs@plt+0x5d6a4>
   6e9d8:	mov	r5, #7
   6e9dc:	str	r5, [r9, #80]	; 0x50
   6e9e0:	mov	r1, r5
   6e9e4:	ldr	r0, [sp, #24]
   6e9e8:	bl	23750 <fputs@plt+0x125dc>
   6e9ec:	add	sp, sp, #276	; 0x114
   6e9f0:	ldrd	r4, [sp]
   6e9f4:	ldrd	r6, [sp, #8]
   6e9f8:	ldrd	r8, [sp, #16]
   6e9fc:	ldrd	sl, [sp, #24]
   6ea00:	add	sp, sp, #32
   6ea04:	pop	{pc}		; (ldr pc, [sp], #4)
   6ea08:	ldrb	r2, [r9, #87]	; 0x57
   6ea0c:	tst	r2, #1
   6ea10:	beq	6e834 <fputs@plt+0x5d6c0>
   6ea14:	mov	r3, #17
   6ea18:	str	r3, [r9, #80]	; 0x50
   6ea1c:	ldrsb	r3, [r9, #89]	; 0x59
   6ea20:	cmp	r3, #0
   6ea24:	blt	6f208 <fputs@plt+0x5e094>
   6ea28:	ldr	r5, [fp, #56]	; 0x38
   6ea2c:	and	r5, r5, #1
   6ea30:	b	6e9e0 <fputs@plt+0x5d86c>
   6ea34:	ldr	r3, [fp, #152]	; 0x98
   6ea38:	cmp	r3, #0
   6ea3c:	streq	r3, [fp, #248]	; 0xf8
   6ea40:	ldr	r3, [fp, #188]	; 0xbc
   6ea44:	cmp	r3, #0
   6ea48:	beq	6ea70 <fputs@plt+0x5d8fc>
   6ea4c:	ldrb	r3, [fp, #149]	; 0x95
   6ea50:	cmp	r3, #0
   6ea54:	bne	6ea70 <fputs@plt+0x5d8fc>
   6ea58:	ldr	r3, [r9, #168]	; 0xa8
   6ea5c:	cmp	r3, #0
   6ea60:	beq	6ea70 <fputs@plt+0x5d8fc>
   6ea64:	add	r1, r9, #128	; 0x80
   6ea68:	ldr	r0, [fp]
   6ea6c:	bl	13b00 <fputs@plt+0x298c>
   6ea70:	ldr	r3, [fp, #152]	; 0x98
   6ea74:	add	r3, r3, #1
   6ea78:	str	r3, [fp, #152]	; 0x98
   6ea7c:	ldrb	r3, [r9, #89]	; 0x59
   6ea80:	tst	r3, #32
   6ea84:	bne	6ea94 <fputs@plt+0x5d920>
   6ea88:	ldr	r3, [fp, #160]	; 0xa0
   6ea8c:	add	r3, r3, #1
   6ea90:	str	r3, [fp, #160]	; 0xa0
   6ea94:	ldrb	r3, [r9, #89]	; 0x59
   6ea98:	tst	r3, #64	; 0x40
   6ea9c:	beq	6eaac <fputs@plt+0x5d938>
   6eaa0:	ldr	r3, [fp, #156]	; 0x9c
   6eaa4:	add	r3, r3, #1
   6eaa8:	str	r3, [fp, #156]	; 0x9c
   6eaac:	mov	r3, #0
   6eab0:	str	r3, [r9, #76]	; 0x4c
   6eab4:	b	6e83c <fputs@plt+0x5d6c8>
   6eab8:	mov	r0, r5
   6eabc:	bl	13e20 <fputs@plt+0x2cac>
   6eac0:	mov	r5, #1
   6eac4:	b	6eb38 <fputs@plt+0x5d9c4>
   6eac8:	ldr	r3, [r9, #8]
   6eacc:	add	r1, r3, #360	; 0x168
   6ead0:	str	r1, [sp, #20]
   6ead4:	ldrh	r1, [r1, #8]
   6ead8:	tst	r1, #16
   6eadc:	beq	6f23c <fputs@plt+0x5e0c8>
   6eae0:	ldr	lr, [r3, #372]	; 0x174
   6eae4:	ldr	r1, [r3, #376]	; 0x178
   6eae8:	str	r1, [sp, #16]
   6eaec:	lsrs	r7, lr, #2
   6eaf0:	beq	6f250 <fputs@plt+0x5e0dc>
   6eaf4:	mov	r3, r1
   6eaf8:	bic	lr, lr, #3
   6eafc:	add	lr, lr, r1
   6eb00:	mov	r1, r0
   6eb04:	ldr	ip, [r3], #4
   6eb08:	ldr	ip, [ip, #4]
   6eb0c:	add	r1, r1, ip
   6eb10:	cmp	lr, r3
   6eb14:	bne	6eb04 <fputs@plt+0x5d990>
   6eb18:	ldr	r3, [r9, #76]	; 0x4c
   6eb1c:	add	ip, r3, #1
   6eb20:	str	ip, [r9, #76]	; 0x4c
   6eb24:	cmp	r3, r1
   6eb28:	blt	6ec20 <fputs@plt+0x5daac>
   6eb2c:	mov	r3, #0
   6eb30:	str	r3, [r9, #80]	; 0x50
   6eb34:	mov	r5, #101	; 0x65
   6eb38:	ldrd	r2, [r9, #128]	; 0x80
   6eb3c:	cmp	r2, #1
   6eb40:	sbcs	r3, r3, #0
   6eb44:	bge	6f130 <fputs@plt+0x5dfbc>
   6eb48:	cmp	r5, #101	; 0x65
   6eb4c:	beq	6f140 <fputs@plt+0x5dfcc>
   6eb50:	str	r5, [fp, #52]	; 0x34
   6eb54:	ldr	r1, [r9, #80]	; 0x50
   6eb58:	ldr	r0, [r9]
   6eb5c:	bl	23750 <fputs@plt+0x125dc>
   6eb60:	cmp	r0, #7
   6eb64:	moveq	r3, #7
   6eb68:	streq	r3, [r9, #80]	; 0x50
   6eb6c:	ldrsb	r3, [r9, #89]	; 0x59
   6eb70:	cmp	r3, #0
   6eb74:	blt	6f1fc <fputs@plt+0x5e088>
   6eb78:	ldr	r3, [fp, #56]	; 0x38
   6eb7c:	and	r5, r5, r3
   6eb80:	cmp	r5, #17
   6eb84:	bne	6e9e0 <fputs@plt+0x5d86c>
   6eb88:	subs	r8, r8, #1
   6eb8c:	beq	6e9e0 <fputs@plt+0x5d86c>
   6eb90:	ldr	r7, [r9, #76]	; 0x4c
   6eb94:	ldr	r4, [r9]
   6eb98:	mov	r3, #0
   6eb9c:	str	r3, [sp, #8]
   6eba0:	add	r2, sp, #60	; 0x3c
   6eba4:	str	r2, [sp, #4]
   6eba8:	str	r9, [sp]
   6ebac:	mvn	r2, #0
   6ebb0:	ldr	r1, [r9, #168]	; 0xa8
   6ebb4:	mov	r0, r4
   6ebb8:	bl	804dc <fputs@plt+0x6f368>
   6ebbc:	subs	r5, r0, #0
   6ebc0:	beq	6e728 <fputs@plt+0x5d5b4>
   6ebc4:	cmp	r5, #7
   6ebc8:	beq	6e71c <fputs@plt+0x5d5a8>
   6ebcc:	ldr	r6, [sp, #24]
   6ebd0:	ldr	r0, [r6, #240]	; 0xf0
   6ebd4:	bl	31d00 <fputs@plt+0x20b8c>
   6ebd8:	mov	r4, r0
   6ebdc:	ldr	r1, [r9, #44]	; 0x2c
   6ebe0:	mov	r0, r6
   6ebe4:	bl	214f4 <fputs@plt+0x10380>
   6ebe8:	ldrb	r3, [r6, #69]	; 0x45
   6ebec:	cmp	r3, #0
   6ebf0:	beq	6f218 <fputs@plt+0x5e0a4>
   6ebf4:	mov	r3, #0
   6ebf8:	str	r3, [r9, #44]	; 0x2c
   6ebfc:	mov	r5, #7
   6ec00:	str	r5, [r9, #80]	; 0x50
   6ec04:	b	6e9e0 <fputs@plt+0x5d86c>
   6ec08:	mov	r1, r0
   6ec0c:	mov	ip, #0
   6ec10:	str	ip, [sp, #20]
   6ec14:	mov	r7, ip
   6ec18:	str	ip, [sp, #16]
   6ec1c:	b	6eb24 <fputs@plt+0x5d9b0>
   6ec20:	ldr	r1, [r5, #248]	; 0xf8
   6ec24:	cmp	r1, #0
   6ec28:	bne	6ec70 <fputs@plt+0x5dafc>
   6ec2c:	cmp	r0, r3
   6ec30:	bgt	6e8dc <fputs@plt+0x5d768>
   6ec34:	sub	r3, r3, r0
   6ec38:	ldr	ip, [sp, #16]
   6ec3c:	ldr	r0, [ip]
   6ec40:	ldr	r1, [r0, #4]
   6ec44:	cmp	r1, r3
   6ec48:	bgt	6ec60 <fputs@plt+0x5daec>
   6ec4c:	sub	r3, r3, r1
   6ec50:	ldr	r0, [ip, #4]!
   6ec54:	ldr	r1, [r0, #4]
   6ec58:	cmp	r1, r3
   6ec5c:	ble	6ec4c <fputs@plt+0x5dad8>
   6ec60:	add	r5, r3, r3, lsl #2
   6ec64:	ldr	r1, [r0]
   6ec68:	add	r5, r1, r5, lsl #2
   6ec6c:	b	6e8e8 <fputs@plt+0x5d774>
   6ec70:	mov	r0, #9
   6ec74:	str	r0, [r9, #80]	; 0x50
   6ec78:	bl	1c178 <fputs@plt+0xb004>
   6ec7c:	mov	r1, r0
   6ec80:	mov	r0, r9
   6ec84:	bl	41c84 <fputs@plt+0x30b10>
   6ec88:	mov	r5, #1
   6ec8c:	b	6eb38 <fputs@plt+0x5d9c4>
   6ec90:	mov	r2, #4
   6ec94:	strh	r2, [r6, #48]	; 0x30
   6ec98:	mov	r2, r3
   6ec9c:	asr	r3, r3, #31
   6eca0:	strd	r2, [r6, #40]	; 0x28
   6eca4:	movw	r3, #2562	; 0xa02
   6eca8:	strh	r3, [r6, #88]	; 0x58
   6ecac:	movw	r3, #32968	; 0x80c8
   6ecb0:	movt	r3, #8
   6ecb4:	ldrb	r2, [r5]
   6ecb8:	add	r3, r3, r2, lsl #2
   6ecbc:	ldr	r0, [r3, #4060]	; 0xfdc
   6ecc0:	str	r0, [r6, #96]	; 0x60
   6ecc4:	bl	1c2f8 <fputs@plt+0xb184>
   6ecc8:	str	r0, [r6, #92]	; 0x5c
   6eccc:	mov	r3, #1
   6ecd0:	strb	r3, [r6, #90]	; 0x5a
   6ecd4:	add	r4, r6, #120	; 0x78
   6ecd8:	ldrsb	r3, [r5, #1]
   6ecdc:	cmn	r3, #18
   6ece0:	bne	6e8f0 <fputs@plt+0x5d77c>
   6ece4:	cmp	r7, #0
   6ece8:	ble	6ed20 <fputs@plt+0x5dbac>
   6ecec:	ldr	r0, [r5, #16]
   6ecf0:	ldr	r2, [sp, #16]
   6ecf4:	ldr	r3, [r2]
   6ecf8:	cmp	r3, r0
   6ecfc:	beq	6e8f0 <fputs@plt+0x5d77c>
   6ed00:	mov	r3, #0
   6ed04:	add	r3, r3, #1
   6ed08:	cmp	r3, r7
   6ed0c:	beq	6ed28 <fputs@plt+0x5dbb4>
   6ed10:	ldr	r1, [r2, #4]!
   6ed14:	cmp	r1, r0
   6ed18:	bne	6ed04 <fputs@plt+0x5db90>
   6ed1c:	b	6e8f0 <fputs@plt+0x5d77c>
   6ed20:	cmp	r7, #0
   6ed24:	bne	6e8f0 <fputs@plt+0x5d77c>
   6ed28:	add	r6, r7, #1
   6ed2c:	lsl	r6, r6, #2
   6ed30:	adds	r2, r7, #0
   6ed34:	movne	r2, #1
   6ed38:	mov	r1, r6
   6ed3c:	ldr	r7, [sp, #20]
   6ed40:	mov	r0, r7
   6ed44:	bl	2bd64 <fputs@plt+0x1abf0>
   6ed48:	cmp	r0, #0
   6ed4c:	bne	6e8f0 <fputs@plt+0x5d77c>
   6ed50:	ldr	r2, [r5, #16]
   6ed54:	ldr	r3, [r7, #16]
   6ed58:	add	r3, r3, r6
   6ed5c:	str	r2, [r3, #-4]
   6ed60:	ldrh	r3, [r7, #8]
   6ed64:	orr	r3, r3, #16
   6ed68:	strh	r3, [r7, #8]
   6ed6c:	str	r6, [r7, #12]
   6ed70:	b	6e8f0 <fputs@plt+0x5d77c>
   6ed74:	ldr	r3, [r5, #16]
   6ed78:	str	r3, [sp, #20]
   6ed7c:	ldrh	r2, [r3, #6]
   6ed80:	movw	r1, #56140	; 0xdb4c
   6ed84:	movt	r1, #8
   6ed88:	add	r0, sp, #64	; 0x40
   6ed8c:	bl	433a4 <fputs@plt+0x32230>
   6ed90:	ldr	r2, [sp, #20]
   6ed94:	ldrh	r3, [r2, #6]
   6ed98:	cmp	r3, #0
   6ed9c:	beq	6ee58 <fputs@plt+0x5dce4>
   6eda0:	mov	r3, r2
   6eda4:	add	r1, r2, #16
   6eda8:	movw	r2, #51136	; 0xc7c0
   6edac:	movt	r2, #8
   6edb0:	str	fp, [sp, #20]
   6edb4:	str	r8, [sp, #40]	; 0x28
   6edb8:	str	r4, [sp, #44]	; 0x2c
   6edbc:	str	r5, [sp, #48]	; 0x30
   6edc0:	str	r7, [sp, #52]	; 0x34
   6edc4:	mov	r5, r3
   6edc8:	mov	r8, r1
   6edcc:	mov	fp, r2
   6edd0:	ldr	r7, [sp, #36]	; 0x24
   6edd4:	b	6ee2c <fputs@plt+0x5dcb8>
   6edd8:	ldr	r4, [r3]
   6eddc:	ldr	r1, [sp, #28]
   6ede0:	mov	r0, r4
   6ede4:	bl	11150 <strcmp@plt>
   6ede8:	cmp	r0, #0
   6edec:	moveq	r4, r7
   6edf0:	ldr	r3, [r5, #16]
   6edf4:	ldrb	r1, [r3, r6]
   6edf8:	movw	r2, #23480	; 0x5bb8
   6edfc:	movt	r2, #8
   6ee00:	mov	r3, r4
   6ee04:	cmp	r1, #0
   6ee08:	movne	r2, fp
   6ee0c:	movw	r1, #56148	; 0xdb54
   6ee10:	movt	r1, #8
   6ee14:	add	r0, sp, #64	; 0x40
   6ee18:	bl	433a4 <fputs@plt+0x32230>
   6ee1c:	add	r6, r6, #1
   6ee20:	ldrh	r3, [r5, #6]
   6ee24:	cmp	r6, r3
   6ee28:	bge	6ee44 <fputs@plt+0x5dcd0>
   6ee2c:	ldr	r3, [r8, #4]!
   6ee30:	cmp	r3, #0
   6ee34:	bne	6edd8 <fputs@plt+0x5dc64>
   6ee38:	movw	r4, #23480	; 0x5bb8
   6ee3c:	movt	r4, #8
   6ee40:	b	6edf0 <fputs@plt+0x5dc7c>
   6ee44:	ldr	fp, [sp, #20]
   6ee48:	ldr	r8, [sp, #40]	; 0x28
   6ee4c:	ldr	r4, [sp, #44]	; 0x2c
   6ee50:	ldr	r5, [sp, #48]	; 0x30
   6ee54:	ldr	r7, [sp, #52]	; 0x34
   6ee58:	mov	r2, #1
   6ee5c:	movw	r1, #23940	; 0x5d84
   6ee60:	movt	r1, #8
   6ee64:	add	r0, sp, #64	; 0x40
   6ee68:	bl	30248 <fputs@plt+0x1f0d4>
   6ee6c:	add	r0, sp, #64	; 0x40
   6ee70:	bl	1e7f0 <fputs@plt+0xd67c>
   6ee74:	ldr	r3, [r4, #136]	; 0x88
   6ee78:	cmp	r3, r7
   6ee7c:	beq	6f098 <fputs@plt+0x5df24>
   6ee80:	mov	r3, #0
   6ee84:	str	r3, [sp]
   6ee88:	mov	r3, #1
   6ee8c:	mvn	r2, #0
   6ee90:	mov	r1, r7
   6ee94:	ldr	r0, [sp, #16]
   6ee98:	bl	2c2e0 <fputs@plt+0x1b16c>
   6ee9c:	ldrb	r3, [r9, #89]	; 0x59
   6eea0:	and	r3, r3, #3
   6eea4:	cmp	r3, #1
   6eea8:	beq	6f0b0 <fputs@plt+0x5df3c>
   6eeac:	ldrb	r3, [r9, #89]	; 0x59
   6eeb0:	and	r3, r3, #3
   6eeb4:	rsb	r3, r3, #3
   6eeb8:	lsl	r3, r3, #2
   6eebc:	strh	r3, [r9, #84]	; 0x54
   6eec0:	ldr	r3, [r9, #8]
   6eec4:	add	r3, r3, #40	; 0x28
   6eec8:	str	r3, [r9, #20]
   6eecc:	mov	r3, #0
   6eed0:	str	r3, [r9, #80]	; 0x50
   6eed4:	b	6f128 <fputs@plt+0x5dfb4>
   6eed8:	ldr	r3, [r5, #16]
   6eedc:	ldr	r2, [r3]
   6eee0:	movw	r1, #56156	; 0xdb5c
   6eee4:	movt	r1, #8
   6eee8:	add	r0, sp, #64	; 0x40
   6eeec:	bl	433a4 <fputs@plt+0x32230>
   6eef0:	b	6ee6c <fputs@plt+0x5dcf8>
   6eef4:	ldr	r2, [r5, #16]
   6eef8:	ldrsb	r3, [r2]
   6eefc:	ldr	r2, [r2, #20]
   6ef00:	movw	r1, #56164	; 0xdb64
   6ef04:	movt	r1, #8
   6ef08:	add	r0, sp, #64	; 0x40
   6ef0c:	bl	433a4 <fputs@plt+0x32230>
   6ef10:	b	6ee6c <fputs@plt+0x5dcf8>
   6ef14:	ldr	r3, [r5, #16]
   6ef18:	ldrd	r2, [r3]
   6ef1c:	movw	r1, #47780	; 0xbaa4
   6ef20:	movt	r1, #8
   6ef24:	add	r0, sp, #64	; 0x40
   6ef28:	bl	433a4 <fputs@plt+0x32230>
   6ef2c:	b	6ee6c <fputs@plt+0x5dcf8>
   6ef30:	ldr	r2, [r5, #16]
   6ef34:	movw	r1, #52388	; 0xcca4
   6ef38:	movt	r1, #8
   6ef3c:	add	r0, sp, #64	; 0x40
   6ef40:	bl	433a4 <fputs@plt+0x32230>
   6ef44:	b	6ee6c <fputs@plt+0x5dcf8>
   6ef48:	ldr	r3, [r5, #16]
   6ef4c:	ldrd	r2, [r3]
   6ef50:	movw	r1, #48036	; 0xbba4
   6ef54:	movt	r1, #8
   6ef58:	add	r0, sp, #64	; 0x40
   6ef5c:	bl	433a4 <fputs@plt+0x32230>
   6ef60:	b	6ee6c <fputs@plt+0x5dcf8>
   6ef64:	ldr	r2, [r5, #16]
   6ef68:	ldrh	r3, [r2, #8]
   6ef6c:	tst	r3, #2
   6ef70:	beq	6ef7c <fputs@plt+0x5de08>
   6ef74:	ldr	r7, [r2, #16]
   6ef78:	b	6ee6c <fputs@plt+0x5dcf8>
   6ef7c:	tst	r3, #4
   6ef80:	bne	6efb0 <fputs@plt+0x5de3c>
   6ef84:	tst	r3, #8
   6ef88:	bne	6efc8 <fputs@plt+0x5de54>
   6ef8c:	and	r3, r3, #1
   6ef90:	movw	r1, #47348	; 0xb8f4
   6ef94:	movt	r1, #8
   6ef98:	movw	r2, #56132	; 0xdb44
   6ef9c:	movt	r2, #8
   6efa0:	cmp	r3, #0
   6efa4:	movne	r7, r1
   6efa8:	moveq	r7, r2
   6efac:	b	6ee6c <fputs@plt+0x5dcf8>
   6efb0:	ldrd	r2, [r2]
   6efb4:	movw	r1, #47780	; 0xbaa4
   6efb8:	movt	r1, #8
   6efbc:	add	r0, sp, #64	; 0x40
   6efc0:	bl	433a4 <fputs@plt+0x32230>
   6efc4:	b	6ee6c <fputs@plt+0x5dcf8>
   6efc8:	ldrd	r2, [r2]
   6efcc:	movw	r1, #48036	; 0xbba4
   6efd0:	movt	r1, #8
   6efd4:	add	r0, sp, #64	; 0x40
   6efd8:	bl	433a4 <fputs@plt+0x32230>
   6efdc:	b	6ee6c <fputs@plt+0x5dcf8>
   6efe0:	ldr	r3, [r5, #16]
   6efe4:	ldr	r2, [r3, #8]
   6efe8:	movw	r1, #56172	; 0xdb6c
   6efec:	movt	r1, #8
   6eff0:	add	r0, sp, #64	; 0x40
   6eff4:	bl	433a4 <fputs@plt+0x32230>
   6eff8:	b	6ee6c <fputs@plt+0x5dcf8>
   6effc:	ldr	r2, [r5, #16]
   6f000:	ldr	r3, [r2]
   6f004:	cmp	r3, #1
   6f008:	ble	6f044 <fputs@plt+0x5ded0>
   6f00c:	add	r6, r2, #4
   6f010:	add	r2, r2, r3, lsl #2
   6f014:	movw	r3, #56180	; 0xdb74
   6f018:	movt	r3, #8
   6f01c:	str	r3, [sp, #20]
   6f020:	str	fp, [sp, #40]	; 0x28
   6f024:	mov	fp, r2
   6f028:	ldr	r2, [r6], #4
   6f02c:	ldr	r1, [sp, #20]
   6f030:	add	r0, sp, #64	; 0x40
   6f034:	bl	433a4 <fputs@plt+0x32230>
   6f038:	cmp	r6, fp
   6f03c:	bne	6f028 <fputs@plt+0x5deb4>
   6f040:	ldr	fp, [sp, #40]	; 0x28
   6f044:	mov	r3, #91	; 0x5b
   6f048:	strb	r3, [r7]
   6f04c:	mov	r2, #1
   6f050:	movw	r1, #56184	; 0xdb78
   6f054:	movt	r1, #8
   6f058:	add	r0, sp, #64	; 0x40
   6f05c:	bl	30248 <fputs@plt+0x1f0d4>
   6f060:	b	6ee6c <fputs@plt+0x5dcf8>
   6f064:	movw	r1, #56188	; 0xdb7c
   6f068:	movt	r1, #8
   6f06c:	add	r0, sp, #64	; 0x40
   6f070:	bl	433a4 <fputs@plt+0x32230>
   6f074:	b	6ee6c <fputs@plt+0x5dcf8>
   6f078:	mov	r3, #0
   6f07c:	strb	r3, [r7]
   6f080:	b	6ee6c <fputs@plt+0x5dcf8>
   6f084:	ldr	r3, [r5, #16]
   6f088:	cmp	r3, #0
   6f08c:	strbeq	r3, [r7]
   6f090:	movne	r7, r3
   6f094:	b	6ee6c <fputs@plt+0x5dcf8>
   6f098:	mov	r0, r7
   6f09c:	bl	1c2f8 <fputs@plt+0xb184>
   6f0a0:	str	r0, [r4, #132]	; 0x84
   6f0a4:	mov	r3, #1
   6f0a8:	strb	r3, [r4, #130]	; 0x82
   6f0ac:	b	6ee9c <fputs@plt+0x5dd28>
   6f0b0:	mov	r1, #4
   6f0b4:	add	r0, r4, #160	; 0xa0
   6f0b8:	bl	2be94 <fputs@plt+0x1ad20>
   6f0bc:	cmp	r0, #0
   6f0c0:	movne	r5, #1
   6f0c4:	bne	6eb38 <fputs@plt+0x5d9c4>
   6f0c8:	movw	r3, #514	; 0x202
   6f0cc:	strh	r3, [r4, #168]	; 0xa8
   6f0d0:	mov	r3, #2
   6f0d4:	str	r3, [r4, #172]	; 0xac
   6f0d8:	ldrb	r3, [r5, #3]
   6f0dc:	ldr	r2, [sp, #32]
   6f0e0:	ldr	r1, [r4, #176]	; 0xb0
   6f0e4:	mov	r0, #3
   6f0e8:	bl	319a0 <fputs@plt+0x2082c>
   6f0ec:	mov	r3, #1
   6f0f0:	strb	r3, [r4, #170]	; 0xaa
   6f0f4:	strh	r3, [r4, #208]	; 0xd0
   6f0f8:	b	6eeac <fputs@plt+0x5dd38>
   6f0fc:	ldr	r3, [fp, #164]	; 0xa4
   6f100:	add	r3, r3, #1
   6f104:	str	r3, [fp, #164]	; 0xa4
   6f108:	mov	r0, r9
   6f10c:	bl	6525c <fputs@plt+0x540e8>
   6f110:	mov	r5, r0
   6f114:	ldr	r3, [fp, #164]	; 0xa4
   6f118:	sub	r3, r3, #1
   6f11c:	str	r3, [fp, #164]	; 0xa4
   6f120:	cmp	r0, #100	; 0x64
   6f124:	bne	6eb38 <fputs@plt+0x5d9c4>
   6f128:	mov	r5, #100	; 0x64
   6f12c:	b	6eb50 <fputs@plt+0x5d9dc>
   6f130:	mov	r1, r9
   6f134:	mov	r0, fp
   6f138:	bl	17cd0 <fputs@plt+0x6b5c>
   6f13c:	b	6eb48 <fputs@plt+0x5d9d4>
   6f140:	ldr	r3, [fp, #20]
   6f144:	cmp	r3, #0
   6f148:	ble	6f230 <fputs@plt+0x5e0bc>
   6f14c:	mov	r0, #0
   6f150:	mov	r4, r0
   6f154:	mov	r6, r0
   6f158:	b	6f16c <fputs@plt+0x5dff8>
   6f15c:	add	r4, r4, #1
   6f160:	ldr	r3, [fp, #20]
   6f164:	cmp	r4, r3
   6f168:	bge	6f1ec <fputs@plt+0x5e078>
   6f16c:	lsl	r2, r4, #4
   6f170:	ldr	r3, [fp, #16]
   6f174:	add	r3, r3, r2
   6f178:	ldr	r3, [r3, #4]
   6f17c:	cmp	r3, #0
   6f180:	beq	6f15c <fputs@plt+0x5dfe8>
   6f184:	ldr	r1, [r3, #4]
   6f188:	ldr	ip, [r3]
   6f18c:	str	ip, [r1, #4]
   6f190:	ldr	r3, [r3, #4]
   6f194:	ldr	r3, [r3]
   6f198:	ldr	r1, [r3, #216]	; 0xd8
   6f19c:	cmp	r1, #0
   6f1a0:	beq	6f15c <fputs@plt+0x5dfe8>
   6f1a4:	ldr	r3, [r1, #12]
   6f1a8:	str	r6, [r1, #12]
   6f1ac:	ldr	r7, [fp, #220]	; 0xdc
   6f1b0:	cmp	r7, #0
   6f1b4:	beq	6f15c <fputs@plt+0x5dfe8>
   6f1b8:	cmp	r3, #0
   6f1bc:	movle	r1, #0
   6f1c0:	movgt	r1, #1
   6f1c4:	cmp	r0, #0
   6f1c8:	movne	r1, #0
   6f1cc:	cmp	r1, #0
   6f1d0:	beq	6f15c <fputs@plt+0x5dfe8>
   6f1d4:	ldr	r1, [fp, #16]
   6f1d8:	ldr	r2, [r1, r2]
   6f1dc:	mov	r1, fp
   6f1e0:	ldr	r0, [fp, #224]	; 0xe0
   6f1e4:	blx	r7
   6f1e8:	b	6f15c <fputs@plt+0x5dfe8>
   6f1ec:	str	r0, [r9, #80]	; 0x50
   6f1f0:	cmp	r0, #0
   6f1f4:	movne	r5, #1
   6f1f8:	b	6eb50 <fputs@plt+0x5d9dc>
   6f1fc:	sub	r3, r5, #100	; 0x64
   6f200:	cmp	r3, #1
   6f204:	bls	6eb78 <fputs@plt+0x5da04>
   6f208:	mov	r0, r9
   6f20c:	bl	2c5ac <fputs@plt+0x1b438>
   6f210:	mov	r5, r0
   6f214:	b	6eb78 <fputs@plt+0x5da04>
   6f218:	mov	r1, r4
   6f21c:	ldr	r0, [sp, #24]
   6f220:	bl	1e9ac <fputs@plt+0xd838>
   6f224:	str	r0, [r9, #44]	; 0x2c
   6f228:	str	r5, [r9, #80]	; 0x50
   6f22c:	b	6e9e0 <fputs@plt+0x5d86c>
   6f230:	mov	r3, #0
   6f234:	str	r3, [r9, #80]	; 0x50
   6f238:	b	6eb50 <fputs@plt+0x5d9dc>
   6f23c:	mov	r1, r0
   6f240:	mov	r3, #0
   6f244:	str	r3, [sp, #16]
   6f248:	mov	r7, r3
   6f24c:	b	6eb18 <fputs@plt+0x5d9a4>
   6f250:	mov	r1, r0
   6f254:	b	6eb18 <fputs@plt+0x5d9a4>
   6f258:	strd	r4, [sp, #-24]!	; 0xffffffe8
   6f25c:	str	r6, [sp, #8]
   6f260:	strd	r8, [sp, #12]
   6f264:	str	lr, [sp, #20]
   6f268:	mov	r4, r0
   6f26c:	mov	r8, r2
   6f270:	mov	r9, r3
   6f274:	ldr	r6, [r0, #20]
   6f278:	ldr	r3, [r6, #60]	; 0x3c
   6f27c:	strd	r8, [r3]
   6f280:	ldr	r0, [r0, #20]
   6f284:	bl	6e678 <fputs@plt+0x5d504>
   6f288:	cmp	r0, #100	; 0x64
   6f28c:	beq	6f2dc <fputs@plt+0x5e168>
   6f290:	mov	r5, r0
   6f294:	ldr	r6, [r4, #20]
   6f298:	cmp	r6, #0
   6f29c:	beq	6f34c <fputs@plt+0x5e1d8>
   6f2a0:	mov	r0, r6
   6f2a4:	bl	54548 <fputs@plt+0x433d4>
   6f2a8:	mov	r3, #0
   6f2ac:	str	r3, [r4, #20]
   6f2b0:	subs	r5, r0, #0
   6f2b4:	bne	6f3b8 <fputs@plt+0x5e244>
   6f2b8:	mov	r2, r8
   6f2bc:	mov	r3, r9
   6f2c0:	movw	r1, #56236	; 0xdbac
   6f2c4:	movt	r1, #8
   6f2c8:	ldr	r0, [r4, #24]
   6f2cc:	bl	41d60 <fputs@plt+0x30bec>
   6f2d0:	mov	r6, r0
   6f2d4:	mov	r5, #1
   6f2d8:	b	6f34c <fputs@plt+0x5e1d8>
   6f2dc:	ldr	r3, [r6, #56]	; 0x38
   6f2e0:	ldr	r5, [r3]
   6f2e4:	ldr	r3, [r4, #12]
   6f2e8:	add	r2, r3, #20
   6f2ec:	ldr	r2, [r5, r2, lsl #2]
   6f2f0:	cmp	r2, #11
   6f2f4:	bhi	6f36c <fputs@plt+0x5e1f8>
   6f2f8:	ldr	r0, [r4, #24]
   6f2fc:	cmp	r2, #0
   6f300:	movweq	r2, #47716	; 0xba64
   6f304:	movteq	r2, #8
   6f308:	beq	6f328 <fputs@plt+0x5e1b4>
   6f30c:	movw	r3, #47732	; 0xba74
   6f310:	movt	r3, #8
   6f314:	movw	r1, #47724	; 0xba6c
   6f318:	movt	r1, #8
   6f31c:	cmp	r2, #7
   6f320:	moveq	r2, r3
   6f324:	movne	r2, r1
   6f328:	movw	r1, #56204	; 0xdb8c
   6f32c:	movt	r1, #8
   6f330:	bl	41d60 <fputs@plt+0x30bec>
   6f334:	mov	r6, r0
   6f338:	ldr	r0, [r4, #20]
   6f33c:	bl	54548 <fputs@plt+0x433d4>
   6f340:	mov	r3, #0
   6f344:	str	r3, [r4, #20]
   6f348:	mov	r5, #1
   6f34c:	ldr	r3, [sp, #24]
   6f350:	str	r6, [r3]
   6f354:	mov	r0, r5
   6f358:	ldrd	r4, [sp]
   6f35c:	ldr	r6, [sp, #8]
   6f360:	ldrd	r8, [sp, #12]
   6f364:	add	sp, sp, #20
   6f368:	pop	{pc}		; (ldr pc, [sp], #4)
   6f36c:	ldrsh	r1, [r5, #12]
   6f370:	add	r3, r3, r1
   6f374:	add	r3, r3, #20
   6f378:	ldr	r3, [r5, r3, lsl #2]
   6f37c:	str	r3, [r4, #8]
   6f380:	mov	r0, r2
   6f384:	bl	17b0c <fputs@plt+0x6998>
   6f388:	str	r0, [r4, #4]
   6f38c:	ldr	r3, [r5, #16]
   6f390:	str	r3, [r4, #16]
   6f394:	ldrb	r2, [r3, #64]	; 0x40
   6f398:	orr	r2, r2, #16
   6f39c:	strb	r2, [r3, #64]	; 0x40
   6f3a0:	ldr	r3, [r3]
   6f3a4:	mov	r2, #1
   6f3a8:	strb	r2, [r3, #11]
   6f3ac:	mov	r6, #0
   6f3b0:	mov	r5, r6
   6f3b4:	b	6f34c <fputs@plt+0x5e1d8>
   6f3b8:	ldr	r4, [r4, #24]
   6f3bc:	mov	r0, r4
   6f3c0:	bl	55a6c <fputs@plt+0x448f8>
   6f3c4:	mov	r2, r0
   6f3c8:	movw	r1, #48244	; 0xbc74
   6f3cc:	movt	r1, #8
   6f3d0:	mov	r0, r4
   6f3d4:	bl	41d60 <fputs@plt+0x30bec>
   6f3d8:	mov	r6, r0
   6f3dc:	b	6f34c <fputs@plt+0x5e1d8>
   6f3e0:	strd	r4, [sp, #-20]!	; 0xffffffec
   6f3e4:	strd	r6, [sp, #8]
   6f3e8:	str	lr, [sp, #16]
   6f3ec:	sub	sp, sp, #20
   6f3f0:	cmp	r0, #0
   6f3f4:	beq	6f478 <fputs@plt+0x5e304>
   6f3f8:	mov	r7, r3
   6f3fc:	ldr	r4, [r0, #24]
   6f400:	ldr	r3, [r0, #20]
   6f404:	cmp	r3, #0
   6f408:	moveq	r5, #4
   6f40c:	beq	6f458 <fputs@plt+0x5e2e4>
   6f410:	add	r3, sp, #12
   6f414:	str	r3, [sp]
   6f418:	mov	r3, r7
   6f41c:	bl	6f258 <fputs@plt+0x5e0e4>
   6f420:	subs	r5, r0, #0
   6f424:	beq	6f458 <fputs@plt+0x5e2e4>
   6f428:	ldr	r1, [sp, #12]
   6f42c:	movw	r2, #48244	; 0xbc74
   6f430:	movt	r2, #8
   6f434:	cmp	r1, #0
   6f438:	mov	r3, r1
   6f43c:	moveq	r2, r1
   6f440:	mov	r1, r5
   6f444:	mov	r0, r4
   6f448:	bl	38bd4 <fputs@plt+0x27a60>
   6f44c:	ldr	r1, [sp, #12]
   6f450:	mov	r0, r4
   6f454:	bl	214f4 <fputs@plt+0x10380>
   6f458:	mov	r1, r5
   6f45c:	mov	r0, r4
   6f460:	bl	23750 <fputs@plt+0x125dc>
   6f464:	add	sp, sp, #20
   6f468:	ldrd	r4, [sp]
   6f46c:	ldrd	r6, [sp, #8]
   6f470:	add	sp, sp, #16
   6f474:	pop	{pc}		; (ldr pc, [sp], #4)
   6f478:	movw	r0, #16273	; 0x3f91
   6f47c:	movt	r0, #1
   6f480:	bl	34f90 <fputs@plt+0x23e1c>
   6f484:	b	6f464 <fputs@plt+0x5e2f0>
   6f488:	strd	r4, [sp, #-36]!	; 0xffffffdc
   6f48c:	strd	r6, [sp, #8]
   6f490:	strd	r8, [sp, #16]
   6f494:	strd	sl, [sp, #24]
   6f498:	str	lr, [sp, #32]
   6f49c:	sub	sp, sp, #44	; 0x2c
   6f4a0:	mov	fp, r0
   6f4a4:	mov	r4, r1
   6f4a8:	mov	r9, r2
   6f4ac:	str	r3, [sp, #12]
   6f4b0:	mov	r3, #0
   6f4b4:	str	r3, [sp, #32]
   6f4b8:	bl	38ad0 <fputs@plt+0x2795c>
   6f4bc:	cmp	r0, #0
   6f4c0:	beq	6f4f4 <fputs@plt+0x5e380>
   6f4c4:	cmp	r4, #0
   6f4c8:	beq	6f824 <fputs@plt+0x5e6b0>
   6f4cc:	mov	r1, #0
   6f4d0:	mov	r0, fp
   6f4d4:	bl	236f4 <fputs@plt+0x12580>
   6f4d8:	ldrb	r3, [r4]
   6f4dc:	cmp	r3, #0
   6f4e0:	beq	6f70c <fputs@plt+0x5e598>
   6f4e4:	movw	r3, #32968	; 0x80c8
   6f4e8:	movt	r3, #8
   6f4ec:	str	r3, [sp, #28]
   6f4f0:	b	6f6a0 <fputs@plt+0x5e52c>
   6f4f4:	movw	r0, #40190	; 0x9cfe
   6f4f8:	movt	r0, #1
   6f4fc:	bl	34f90 <fputs@plt+0x23e1c>
   6f500:	mov	r4, r0
   6f504:	b	6f770 <fputs@plt+0x5e5fc>
   6f508:	ldr	r4, [sp, #36]	; 0x24
   6f50c:	b	6f694 <fputs@plt+0x5e520>
   6f510:	cmp	r4, #100	; 0x64
   6f514:	beq	6f840 <fputs@plt+0x5e6cc>
   6f518:	mov	r3, sl
   6f51c:	mov	r2, r7
   6f520:	mov	r1, r5
   6f524:	ldr	r0, [sp, #12]
   6f528:	blx	r9
   6f52c:	cmp	r0, #0
   6f530:	beq	6f63c <fputs@plt+0x5e4c8>
   6f534:	ldr	r0, [sp, #32]
   6f538:	bl	544ec <fputs@plt+0x43378>
   6f53c:	mov	r3, #0
   6f540:	str	r3, [sp, #32]
   6f544:	mov	r1, #4
   6f548:	mov	r0, fp
   6f54c:	bl	236f4 <fputs@plt+0x12580>
   6f550:	mov	r3, #4
   6f554:	str	r3, [sp, #16]
   6f558:	b	6f71c <fputs@plt+0x5e5a8>
   6f55c:	add	r4, r4, #1
   6f560:	cmp	r4, r5
   6f564:	bge	6f848 <fputs@plt+0x5e6d4>
   6f568:	mov	r1, r4
   6f56c:	ldr	r0, [sp, #32]
   6f570:	bl	320b4 <fputs@plt+0x20f40>
   6f574:	str	r0, [r7, r4, lsl #2]
   6f578:	cmp	r0, #0
   6f57c:	bne	6f55c <fputs@plt+0x5e3e8>
   6f580:	mov	r1, r4
   6f584:	ldr	r0, [sp, #32]
   6f588:	bl	2a0d8 <fputs@plt+0x18f64>
   6f58c:	cmp	r0, #5
   6f590:	beq	6f55c <fputs@plt+0x5e3e8>
   6f594:	mov	r0, fp
   6f598:	bl	13e20 <fputs@plt+0x2cac>
   6f59c:	mov	r3, #100	; 0x64
   6f5a0:	str	r3, [sp, #16]
   6f5a4:	b	6f71c <fputs@plt+0x5e5a8>
   6f5a8:	cmp	r0, #100	; 0x64
   6f5ac:	bne	6f63c <fputs@plt+0x5e4c8>
   6f5b0:	ldr	r0, [sp, #32]
   6f5b4:	bl	6e678 <fputs@plt+0x5d504>
   6f5b8:	mov	r4, r0
   6f5bc:	cmp	r9, #0
   6f5c0:	beq	6f5a8 <fputs@plt+0x5e434>
   6f5c4:	cmp	r0, #100	; 0x64
   6f5c8:	beq	6f804 <fputs@plt+0x5e690>
   6f5cc:	cmp	r0, #101	; 0x65
   6f5d0:	cmpeq	r6, #0
   6f5d4:	bne	6f63c <fputs@plt+0x5e4c8>
   6f5d8:	ldr	r3, [fp, #24]
   6f5dc:	tst	r3, #256	; 0x100
   6f5e0:	beq	6f63c <fputs@plt+0x5e4c8>
   6f5e4:	ldr	r2, [sp, #24]
   6f5e8:	mov	r3, #0
   6f5ec:	mov	r0, fp
   6f5f0:	bl	1d294 <fputs@plt+0xc120>
   6f5f4:	subs	sl, r0, #0
   6f5f8:	beq	6f790 <fputs@plt+0x5e61c>
   6f5fc:	cmp	r5, #0
   6f600:	ble	6f510 <fputs@plt+0x5e39c>
   6f604:	sub	r8, sl, #4
   6f608:	ldr	r6, [sp, #16]
   6f60c:	mov	r1, r6
   6f610:	ldr	r0, [sp, #32]
   6f614:	bl	2a120 <fputs@plt+0x18fac>
   6f618:	str	r0, [r8, #4]!
   6f61c:	add	r6, r6, #1
   6f620:	cmp	r6, r5
   6f624:	bne	6f60c <fputs@plt+0x5e498>
   6f628:	cmp	r4, #100	; 0x64
   6f62c:	bne	6f518 <fputs@plt+0x5e3a4>
   6f630:	ldr	r3, [sp, #20]
   6f634:	add	r7, sl, r3
   6f638:	b	6f81c <fputs@plt+0x5e6a8>
   6f63c:	ldr	r0, [sp, #32]
   6f640:	bl	544ec <fputs@plt+0x43378>
   6f644:	mov	r5, r0
   6f648:	mov	r3, #0
   6f64c:	str	r3, [sp, #32]
   6f650:	ldr	r4, [sp, #36]	; 0x24
   6f654:	ldrb	r3, [r4]
   6f658:	ldr	r2, [sp, #28]
   6f65c:	add	r3, r2, r3
   6f660:	ldrb	r3, [r3, #320]	; 0x140
   6f664:	tst	r3, #1
   6f668:	beq	6f680 <fputs@plt+0x5e50c>
   6f66c:	ldrb	r3, [r4, #1]!
   6f670:	add	r3, r2, r3
   6f674:	ldrb	r3, [r3, #320]	; 0x140
   6f678:	tst	r3, #1
   6f67c:	bne	6f66c <fputs@plt+0x5e4f8>
   6f680:	mov	r1, sl
   6f684:	mov	r0, fp
   6f688:	bl	214f4 <fputs@plt+0x10380>
   6f68c:	cmp	r5, #0
   6f690:	bne	6f798 <fputs@plt+0x5e624>
   6f694:	ldrb	r3, [r4]
   6f698:	cmp	r3, #0
   6f69c:	beq	6f704 <fputs@plt+0x5e590>
   6f6a0:	mov	r3, #0
   6f6a4:	str	r3, [sp, #32]
   6f6a8:	add	r3, sp, #36	; 0x24
   6f6ac:	str	r3, [sp]
   6f6b0:	add	r3, sp, #32
   6f6b4:	mvn	r2, #0
   6f6b8:	mov	r1, r4
   6f6bc:	mov	r0, fp
   6f6c0:	bl	807b8 <fputs@plt+0x6f644>
   6f6c4:	subs	r3, r0, #0
   6f6c8:	str	r3, [sp, #16]
   6f6cc:	bne	6f718 <fputs@plt+0x5e5a4>
   6f6d0:	ldr	r3, [sp, #32]
   6f6d4:	cmp	r3, #0
   6f6d8:	beq	6f508 <fputs@plt+0x5e394>
   6f6dc:	ldrh	r5, [r3, #84]	; 0x54
   6f6e0:	lsl	r3, r5, #3
   6f6e4:	add	r3, r3, #1
   6f6e8:	str	r3, [sp, #24]
   6f6ec:	lsl	r3, r5, #2
   6f6f0:	str	r3, [sp, #20]
   6f6f4:	ldr	r6, [sp, #16]
   6f6f8:	mov	r7, #0
   6f6fc:	mov	sl, r7
   6f700:	b	6f5b0 <fputs@plt+0x5e43c>
   6f704:	mov	sl, #0
   6f708:	b	6f71c <fputs@plt+0x5e5a8>
   6f70c:	mov	sl, #0
   6f710:	str	sl, [sp, #16]
   6f714:	b	6f71c <fputs@plt+0x5e5a8>
   6f718:	mov	sl, #0
   6f71c:	ldr	r0, [sp, #32]
   6f720:	cmp	r0, #0
   6f724:	beq	6f72c <fputs@plt+0x5e5b8>
   6f728:	bl	544ec <fputs@plt+0x43378>
   6f72c:	mov	r1, sl
   6f730:	mov	r0, fp
   6f734:	bl	214f4 <fputs@plt+0x10380>
   6f738:	ldr	r1, [sp, #16]
   6f73c:	mov	r0, fp
   6f740:	bl	23750 <fputs@plt+0x125dc>
   6f744:	mov	r4, r0
   6f748:	ldr	r3, [sp, #80]	; 0x50
   6f74c:	cmp	r0, #0
   6f750:	cmpne	r3, #0
   6f754:	bne	6f7a4 <fputs@plt+0x5e630>
   6f758:	ldr	r3, [sp, #80]	; 0x50
   6f75c:	cmp	r3, #0
   6f760:	beq	6f770 <fputs@plt+0x5e5fc>
   6f764:	mov	r3, #0
   6f768:	ldr	r2, [sp, #80]	; 0x50
   6f76c:	str	r3, [r2]
   6f770:	mov	r0, r4
   6f774:	add	sp, sp, #44	; 0x2c
   6f778:	ldrd	r4, [sp]
   6f77c:	ldrd	r6, [sp, #8]
   6f780:	ldrd	r8, [sp, #16]
   6f784:	ldrd	sl, [sp, #24]
   6f788:	add	sp, sp, #32
   6f78c:	pop	{pc}		; (ldr pc, [sp], #4)
   6f790:	str	r4, [sp, #16]
   6f794:	b	6f71c <fputs@plt+0x5e5a8>
   6f798:	str	r5, [sp, #16]
   6f79c:	mov	sl, #0
   6f7a0:	b	6f71c <fputs@plt+0x5e5a8>
   6f7a4:	mov	r0, fp
   6f7a8:	bl	55a6c <fputs@plt+0x448f8>
   6f7ac:	bl	1c2f8 <fputs@plt+0xb184>
   6f7b0:	add	r6, r0, #1
   6f7b4:	mov	r0, r6
   6f7b8:	asr	r1, r6, #31
   6f7bc:	bl	13c74 <fputs@plt+0x2b00>
   6f7c0:	mov	r5, r0
   6f7c4:	ldr	r3, [sp, #80]	; 0x50
   6f7c8:	str	r0, [r3]
   6f7cc:	cmp	r0, #0
   6f7d0:	beq	6f7f0 <fputs@plt+0x5e67c>
   6f7d4:	mov	r0, fp
   6f7d8:	bl	55a6c <fputs@plt+0x448f8>
   6f7dc:	mov	r2, r6
   6f7e0:	mov	r1, r0
   6f7e4:	mov	r0, r5
   6f7e8:	bl	10fdc <memcpy@plt>
   6f7ec:	b	6f770 <fputs@plt+0x5e5fc>
   6f7f0:	mov	r1, #7
   6f7f4:	mov	r0, fp
   6f7f8:	bl	236f4 <fputs@plt+0x12580>
   6f7fc:	mov	r4, #7
   6f800:	b	6f770 <fputs@plt+0x5e5fc>
   6f804:	cmp	r6, #0
   6f808:	beq	6f5e4 <fputs@plt+0x5e470>
   6f80c:	ldr	r3, [sp, #20]
   6f810:	add	r7, sl, r3
   6f814:	cmp	r5, #0
   6f818:	ble	6f848 <fputs@plt+0x5e6d4>
   6f81c:	ldr	r4, [sp, #16]
   6f820:	b	6f568 <fputs@plt+0x5e3f4>
   6f824:	mov	r1, #0
   6f828:	mov	r0, fp
   6f82c:	bl	236f4 <fputs@plt+0x12580>
   6f830:	mov	sl, r4
   6f834:	mov	r3, #0
   6f838:	str	r3, [sp, #16]
   6f83c:	b	6f71c <fputs@plt+0x5e5a8>
   6f840:	ldr	r3, [sp, #20]
   6f844:	add	r7, sl, r3
   6f848:	mov	r3, sl
   6f84c:	mov	r2, r7
   6f850:	mov	r1, r5
   6f854:	ldr	r0, [sp, #12]
   6f858:	blx	r9
   6f85c:	cmp	r0, #0
   6f860:	bne	6f534 <fputs@plt+0x5e3c0>
   6f864:	mov	r6, #1
   6f868:	b	6f5b0 <fputs@plt+0x5e43c>
   6f86c:	strd	r4, [sp, #-16]!
   6f870:	str	r6, [sp, #8]
   6f874:	str	lr, [sp, #12]
   6f878:	sub	sp, sp, #16
   6f87c:	mov	r5, r0
   6f880:	mov	r6, r1
   6f884:	ldr	r3, [r0, #16]
   6f888:	add	r3, r3, r1, lsl #4
   6f88c:	ldr	r3, [r3, #12]
   6f890:	ldr	r4, [r3, #32]
   6f894:	cmp	r4, #0
   6f898:	beq	6f8b0 <fputs@plt+0x5e73c>
   6f89c:	ldr	r0, [r4, #8]
   6f8a0:	bl	1e038 <fputs@plt+0xcec4>
   6f8a4:	ldr	r4, [r4]
   6f8a8:	cmp	r4, #0
   6f8ac:	bne	6f89c <fputs@plt+0x5e728>
   6f8b0:	str	r5, [sp, #8]
   6f8b4:	ldr	r3, [r5, #16]
   6f8b8:	ldr	r2, [r3, r6, lsl #4]
   6f8bc:	str	r2, [sp, #12]
   6f8c0:	movw	r1, #56284	; 0xdbdc
   6f8c4:	movt	r1, #8
   6f8c8:	mov	r0, r5
   6f8cc:	bl	19020 <fputs@plt+0x7eac>
   6f8d0:	cmp	r0, #0
   6f8d4:	moveq	r4, #1
   6f8d8:	beq	6f93c <fputs@plt+0x5e7c8>
   6f8dc:	ldr	r2, [sp, #12]
   6f8e0:	movw	r1, #56256	; 0xdbc0
   6f8e4:	movt	r1, #8
   6f8e8:	mov	r0, r5
   6f8ec:	bl	41d60 <fputs@plt+0x30bec>
   6f8f0:	subs	r6, r0, #0
   6f8f4:	beq	6f930 <fputs@plt+0x5e7bc>
   6f8f8:	mov	r3, #0
   6f8fc:	str	r3, [sp]
   6f900:	add	r3, sp, #8
   6f904:	movw	r2, #42544	; 0xa630
   6f908:	movt	r2, #2
   6f90c:	mov	r1, r6
   6f910:	mov	r0, r5
   6f914:	bl	6f488 <fputs@plt+0x5e314>
   6f918:	mov	r4, r0
   6f91c:	mov	r1, r6
   6f920:	mov	r0, r5
   6f924:	bl	214f4 <fputs@plt+0x10380>
   6f928:	cmp	r4, #7
   6f92c:	bne	6f93c <fputs@plt+0x5e7c8>
   6f930:	mov	r0, r5
   6f934:	bl	13e20 <fputs@plt+0x2cac>
   6f938:	mov	r4, #7
   6f93c:	mov	r0, r4
   6f940:	add	sp, sp, #16
   6f944:	ldrd	r4, [sp]
   6f948:	ldr	r6, [sp, #8]
   6f94c:	add	sp, sp, #12
   6f950:	pop	{pc}		; (ldr pc, [sp], #4)
   6f954:	strd	r4, [sp, #-36]!	; 0xffffffdc
   6f958:	strd	r6, [sp, #8]
   6f95c:	strd	r8, [sp, #16]
   6f960:	strd	sl, [sp, #24]
   6f964:	str	lr, [sp, #32]
   6f968:	sub	sp, sp, #76	; 0x4c
   6f96c:	mov	r5, r0
   6f970:	mov	sl, r1
   6f974:	str	r2, [sp, #8]
   6f978:	movw	r8, #54244	; 0xd3e4
   6f97c:	movt	r8, #8
   6f980:	movw	r3, #54264	; 0xd3f8
   6f984:	movt	r3, #8
   6f988:	cmp	r1, #1
   6f98c:	movne	r8, r3
   6f990:	str	r8, [sp, #56]	; 0x38
   6f994:	movw	r3, #21476	; 0x53e4
   6f998:	movt	r3, #8
   6f99c:	str	r3, [sp, #60]	; 0x3c
   6f9a0:	movw	r3, #56300	; 0xdbec
   6f9a4:	movt	r3, #8
   6f9a8:	str	r3, [sp, #64]	; 0x40
   6f9ac:	mov	r3, #0
   6f9b0:	str	r3, [sp, #68]	; 0x44
   6f9b4:	str	r0, [sp, #20]
   6f9b8:	str	r1, [sp, #28]
   6f9bc:	str	r3, [sp, #32]
   6f9c0:	str	r2, [sp, #24]
   6f9c4:	add	r2, sp, #56	; 0x38
   6f9c8:	mov	r1, #3
   6f9cc:	add	r0, sp, #20
   6f9d0:	bl	805d4 <fputs@plt+0x6f460>
   6f9d4:	ldr	r9, [sp, #32]
   6f9d8:	cmp	r9, #0
   6f9dc:	bne	6fcd0 <fputs@plt+0x5eb5c>
   6f9e0:	ldr	r2, [r5, #16]
   6f9e4:	lsl	fp, sl, #4
   6f9e8:	add	r7, r2, fp
   6f9ec:	ldr	r3, [r7, #4]
   6f9f0:	cmp	r3, #0
   6f9f4:	beq	6fa74 <fputs@plt+0x5e900>
   6f9f8:	ldr	r2, [r3, #4]
   6f9fc:	ldr	r3, [r3]
   6fa00:	str	r3, [r2, #4]
   6fa04:	ldr	r0, [r7, #4]
   6fa08:	ldrb	r3, [r0, #8]
   6fa0c:	cmp	r3, #0
   6fa10:	strne	r9, [sp, #12]
   6fa14:	beq	6fa90 <fputs@plt+0x5e91c>
   6fa18:	add	r6, sp, #36	; 0x24
   6fa1c:	mov	r4, r9
   6fa20:	add	r4, r4, #1
   6fa24:	mov	r2, r6
   6fa28:	mov	r1, r4
   6fa2c:	ldr	r0, [r7, #4]
   6fa30:	bl	20d90 <fputs@plt+0xfc1c>
   6fa34:	add	r6, r6, #4
   6fa38:	cmp	r4, #5
   6fa3c:	bne	6fa20 <fputs@plt+0x5e8ac>
   6fa40:	ldr	r3, [r7, #12]
   6fa44:	ldr	r2, [sp, #36]	; 0x24
   6fa48:	str	r2, [r3]
   6fa4c:	ldr	r3, [sp, #52]	; 0x34
   6fa50:	cmp	r3, #0
   6fa54:	beq	6faf0 <fputs@plt+0x5e97c>
   6fa58:	cmp	sl, #0
   6fa5c:	bne	6fac8 <fputs@plt+0x5e954>
   6fa60:	and	r3, r3, #3
   6fa64:	cmp	r3, #0
   6fa68:	moveq	r3, #1
   6fa6c:	strb	r3, [r5, #66]	; 0x42
   6fa70:	b	6fb08 <fputs@plt+0x5e994>
   6fa74:	cmp	sl, #1
   6fa78:	bne	6fce0 <fputs@plt+0x5eb6c>
   6fa7c:	ldr	r2, [r2, #28]
   6fa80:	ldrh	r3, [r2, #78]	; 0x4e
   6fa84:	orr	r3, r3, #1
   6fa88:	strh	r3, [r2, #78]	; 0x4e
   6fa8c:	b	6fce0 <fputs@plt+0x5eb6c>
   6fa90:	mov	r1, #0
   6fa94:	bl	4ab78 <fputs@plt+0x39a04>
   6fa98:	subs	r4, r0, #0
   6fa9c:	moveq	r3, #1
   6faa0:	streq	r3, [sp, #12]
   6faa4:	beq	6fa18 <fputs@plt+0x5e8a4>
   6faa8:	mov	r0, r4
   6faac:	bl	1c178 <fputs@plt+0xb004>
   6fab0:	mov	r2, r0
   6fab4:	mov	r1, r5
   6fab8:	ldr	r0, [sp, #8]
   6fabc:	bl	22c70 <fputs@plt+0x11afc>
   6fac0:	mov	r9, r4
   6fac4:	b	6fcd0 <fputs@plt+0x5eb5c>
   6fac8:	ldrb	r2, [r5, #66]	; 0x42
   6facc:	cmp	r3, r2
   6fad0:	beq	6fb08 <fputs@plt+0x5e994>
   6fad4:	movw	r2, #56376	; 0xdc38
   6fad8:	movt	r2, #8
   6fadc:	mov	r1, r5
   6fae0:	ldr	r0, [sp, #8]
   6fae4:	bl	22c70 <fputs@plt+0x11afc>
   6fae8:	mov	r9, #1
   6faec:	b	6fcbc <fputs@plt+0x5eb48>
   6faf0:	ldr	r3, [r5, #16]
   6faf4:	add	r3, r3, fp
   6faf8:	ldr	r2, [r3, #12]
   6fafc:	ldrh	r3, [r2, #78]	; 0x4e
   6fb00:	orr	r3, r3, #4
   6fb04:	strh	r3, [r2, #78]	; 0x4e
   6fb08:	ldr	r3, [r7, #12]
   6fb0c:	ldrb	r2, [r5, #66]	; 0x42
   6fb10:	strb	r2, [r3, #77]	; 0x4d
   6fb14:	ldr	r4, [r7, #12]
   6fb18:	ldr	r3, [r4, #80]	; 0x50
   6fb1c:	cmp	r3, #0
   6fb20:	bne	6fb50 <fputs@plt+0x5e9dc>
   6fb24:	ldr	r0, [sp, #44]	; 0x2c
   6fb28:	bl	15714 <fputs@plt+0x45a0>
   6fb2c:	movw	r3, #63536	; 0xf830
   6fb30:	movt	r3, #65535	; 0xffff
   6fb34:	cmp	r0, #0
   6fb38:	moveq	r0, r3
   6fb3c:	str	r0, [r4, #80]	; 0x50
   6fb40:	ldr	r3, [r7, #12]
   6fb44:	ldr	r1, [r3, #80]	; 0x50
   6fb48:	ldr	r0, [r7, #4]
   6fb4c:	bl	200ec <fputs@plt+0xef78>
   6fb50:	ldr	r0, [sp, #40]	; 0x28
   6fb54:	ldr	r2, [r7, #12]
   6fb58:	strb	r0, [r2, #76]	; 0x4c
   6fb5c:	ldr	r2, [r7, #12]
   6fb60:	ldrb	r1, [r2, #76]	; 0x4c
   6fb64:	cmp	r1, #0
   6fb68:	moveq	r1, #1
   6fb6c:	strbeq	r1, [r2, #76]	; 0x4c
   6fb70:	ldr	r2, [r7, #12]
   6fb74:	ldrb	r2, [r2, #76]	; 0x4c
   6fb78:	cmp	r2, #4
   6fb7c:	bhi	6fc24 <fputs@plt+0x5eab0>
   6fb80:	cmp	r0, #3
   6fb84:	movle	r3, #0
   6fb88:	movgt	r3, #1
   6fb8c:	cmp	sl, #0
   6fb90:	movne	r3, #0
   6fb94:	cmp	r3, #0
   6fb98:	bne	6fc40 <fputs@plt+0x5eacc>
   6fb9c:	ldr	r2, [r5, #16]
   6fba0:	mov	r3, r8
   6fba4:	ldr	r2, [r2, sl, lsl #4]
   6fba8:	movw	r1, #56468	; 0xdc94
   6fbac:	movt	r1, #8
   6fbb0:	mov	r0, r5
   6fbb4:	bl	41d60 <fputs@plt+0x30bec>
   6fbb8:	mov	r4, r0
   6fbbc:	ldr	r6, [r5, #296]	; 0x128
   6fbc0:	mov	r3, #0
   6fbc4:	str	r3, [r5, #296]	; 0x128
   6fbc8:	str	r3, [sp]
   6fbcc:	add	r3, sp, #20
   6fbd0:	movw	r2, #1492	; 0x5d4
   6fbd4:	movt	r2, #8
   6fbd8:	mov	r1, r0
   6fbdc:	mov	r0, r5
   6fbe0:	bl	6f488 <fputs@plt+0x5e314>
   6fbe4:	str	r6, [r5, #296]	; 0x128
   6fbe8:	subs	r6, r0, #0
   6fbec:	bne	6fc74 <fputs@plt+0x5eb00>
   6fbf0:	ldr	r6, [sp, #32]
   6fbf4:	mov	r1, r4
   6fbf8:	mov	r0, r5
   6fbfc:	bl	214f4 <fputs@plt+0x10380>
   6fc00:	cmp	r6, #0
   6fc04:	bne	6fc80 <fputs@plt+0x5eb0c>
   6fc08:	mov	r1, sl
   6fc0c:	mov	r0, r5
   6fc10:	bl	6f86c <fputs@plt+0x5e6f8>
   6fc14:	ldrb	r3, [r5, #69]	; 0x45
   6fc18:	cmp	r3, #0
   6fc1c:	beq	6fca4 <fputs@plt+0x5eb30>
   6fc20:	b	6fc8c <fputs@plt+0x5eb18>
   6fc24:	movw	r2, #56444	; 0xdc7c
   6fc28:	movt	r2, #8
   6fc2c:	mov	r1, r5
   6fc30:	ldr	r0, [sp, #8]
   6fc34:	bl	22c70 <fputs@plt+0x11afc>
   6fc38:	mov	r9, #1
   6fc3c:	b	6fcbc <fputs@plt+0x5eb48>
   6fc40:	ldr	r3, [r5, #24]
   6fc44:	bic	r3, r3, #32768	; 0x8000
   6fc48:	str	r3, [r5, #24]
   6fc4c:	b	6fb9c <fputs@plt+0x5ea28>
   6fc50:	ldr	r3, [sp, #12]
   6fc54:	cmp	r3, #0
   6fc58:	moveq	r9, r6
   6fc5c:	beq	6fcd0 <fputs@plt+0x5eb5c>
   6fc60:	mov	r9, r6
   6fc64:	b	6fcc8 <fputs@plt+0x5eb54>
   6fc68:	mov	r0, r5
   6fc6c:	bl	13e20 <fputs@plt+0x2cac>
   6fc70:	b	6fce0 <fputs@plt+0x5eb6c>
   6fc74:	mov	r1, r4
   6fc78:	mov	r0, r5
   6fc7c:	bl	214f4 <fputs@plt+0x10380>
   6fc80:	ldrb	r3, [r5, #69]	; 0x45
   6fc84:	cmp	r3, #0
   6fc88:	beq	6fc98 <fputs@plt+0x5eb24>
   6fc8c:	mov	r0, r5
   6fc90:	bl	26eac <fputs@plt+0x15d38>
   6fc94:	mov	r6, #7
   6fc98:	ldr	r3, [r5, #24]
   6fc9c:	tst	r3, #65536	; 0x10000
   6fca0:	beq	6fc50 <fputs@plt+0x5eadc>
   6fca4:	ldr	r3, [r5, #16]
   6fca8:	add	fp, r3, fp
   6fcac:	ldr	r2, [fp, #12]
   6fcb0:	ldrh	r3, [r2, #78]	; 0x4e
   6fcb4:	orr	r3, r3, #1
   6fcb8:	strh	r3, [r2, #78]	; 0x4e
   6fcbc:	ldr	r3, [sp, #12]
   6fcc0:	cmp	r3, #0
   6fcc4:	beq	6fce0 <fputs@plt+0x5eb6c>
   6fcc8:	ldr	r0, [r7, #4]
   6fccc:	bl	518f8 <fputs@plt+0x40784>
   6fcd0:	movw	r3, #3082	; 0xc0a
   6fcd4:	cmp	r9, r3
   6fcd8:	cmpne	r9, #7
   6fcdc:	beq	6fc68 <fputs@plt+0x5eaf4>
   6fce0:	mov	r0, r9
   6fce4:	add	sp, sp, #76	; 0x4c
   6fce8:	ldrd	r4, [sp]
   6fcec:	ldrd	r6, [sp, #8]
   6fcf0:	ldrd	r8, [sp, #16]
   6fcf4:	ldrd	sl, [sp, #24]
   6fcf8:	add	sp, sp, #32
   6fcfc:	pop	{pc}		; (ldr pc, [sp], #4)
   6fd00:	strd	r4, [sp, #-32]!	; 0xffffffe0
   6fd04:	strd	r6, [sp, #8]
   6fd08:	strd	r8, [sp, #16]
   6fd0c:	str	sl, [sp, #24]
   6fd10:	str	lr, [sp, #28]
   6fd14:	mov	r5, r0
   6fd18:	mov	r7, r1
   6fd1c:	ldr	r8, [r0, #24]
   6fd20:	and	r8, r8, #2
   6fd24:	mov	r3, #1
   6fd28:	strb	r3, [r0, #149]	; 0x95
   6fd2c:	ldr	r3, [r0, #16]
   6fd30:	ldr	r3, [r3, #12]
   6fd34:	ldrb	r3, [r3, #77]	; 0x4d
   6fd38:	strb	r3, [r0, #66]	; 0x42
   6fd3c:	ldr	r3, [r0, #20]
   6fd40:	cmp	r3, #0
   6fd44:	ble	6fe0c <fputs@plt+0x5ec98>
   6fd48:	mov	r4, #0
   6fd4c:	b	6fd90 <fputs@plt+0x5ec1c>
   6fd50:	mov	r1, r4
   6fd54:	mov	r0, r5
   6fd58:	bl	26f2c <fputs@plt+0x15db8>
   6fd5c:	mov	r3, #0
   6fd60:	strb	r3, [r5, #149]	; 0x95
   6fd64:	mov	r0, r9
   6fd68:	ldrd	r4, [sp]
   6fd6c:	ldrd	r6, [sp, #8]
   6fd70:	ldrd	r8, [sp, #16]
   6fd74:	ldr	sl, [sp, #24]
   6fd78:	add	sp, sp, #28
   6fd7c:	pop	{pc}		; (ldr pc, [sp], #4)
   6fd80:	add	r4, r4, #1
   6fd84:	ldr	r2, [r5, #20]
   6fd88:	cmp	r2, r3
   6fd8c:	ble	6fe0c <fputs@plt+0x5ec98>
   6fd90:	ldr	r3, [r5, #16]
   6fd94:	add	r3, r3, r4, lsl #4
   6fd98:	ldr	r3, [r3, #12]
   6fd9c:	ldrh	r3, [r3, #78]	; 0x4e
   6fda0:	cmp	r4, #1
   6fda4:	orreq	r3, r3, #1
   6fda8:	tst	r3, #1
   6fdac:	addne	r3, r4, #1
   6fdb0:	bne	6fd80 <fputs@plt+0x5ec0c>
   6fdb4:	mov	r2, r7
   6fdb8:	mov	r1, r4
   6fdbc:	mov	r0, r5
   6fdc0:	bl	6f954 <fputs@plt+0x5e7e0>
   6fdc4:	subs	r9, r0, #0
   6fdc8:	bne	6fd50 <fputs@plt+0x5ebdc>
   6fdcc:	add	r3, r4, #1
   6fdd0:	b	6fd80 <fputs@plt+0x5ec0c>
   6fdd4:	mov	r2, r7
   6fdd8:	mov	r1, #1
   6fddc:	mov	r0, r5
   6fde0:	bl	6f954 <fputs@plt+0x5e7e0>
   6fde4:	subs	r9, r0, #0
   6fde8:	beq	6fe20 <fputs@plt+0x5ecac>
   6fdec:	mov	r1, #1
   6fdf0:	mov	r0, r5
   6fdf4:	bl	26f2c <fputs@plt+0x15db8>
   6fdf8:	mov	r3, #0
   6fdfc:	strb	r3, [r5, #149]	; 0x95
   6fe00:	b	6fd64 <fputs@plt+0x5ebf0>
   6fe04:	mov	r9, #0
   6fe08:	b	6fd64 <fputs@plt+0x5ebf0>
   6fe0c:	ldr	r3, [r5, #16]
   6fe10:	ldr	r3, [r3, #28]
   6fe14:	ldrh	r3, [r3, #78]	; 0x4e
   6fe18:	tst	r3, #1
   6fe1c:	beq	6fdd4 <fputs@plt+0x5ec60>
   6fe20:	mov	r3, #0
   6fe24:	strb	r3, [r5, #149]	; 0x95
   6fe28:	cmp	r8, r3
   6fe2c:	bne	6fe04 <fputs@plt+0x5ec90>
   6fe30:	ldr	r3, [r5, #24]
   6fe34:	bic	r3, r3, #2
   6fe38:	str	r3, [r5, #24]
   6fe3c:	mov	r9, r8
   6fe40:	b	6fd64 <fputs@plt+0x5ebf0>
   6fe44:	ldr	r3, [r0]
   6fe48:	ldrb	r2, [r3, #149]	; 0x95
   6fe4c:	cmp	r2, #0
   6fe50:	beq	6fe5c <fputs@plt+0x5ece8>
   6fe54:	mov	r0, #0
   6fe58:	bx	lr
   6fe5c:	str	r4, [sp, #-8]!
   6fe60:	str	lr, [sp, #4]
   6fe64:	mov	r4, r0
   6fe68:	add	r1, r0, #4
   6fe6c:	mov	r0, r3
   6fe70:	bl	6fd00 <fputs@plt+0x5eb8c>
   6fe74:	cmp	r0, #0
   6fe78:	beq	6fe8c <fputs@plt+0x5ed18>
   6fe7c:	str	r0, [r4, #12]
   6fe80:	ldr	r3, [r4, #68]	; 0x44
   6fe84:	add	r3, r3, #1
   6fe88:	str	r3, [r4, #68]	; 0x44
   6fe8c:	ldr	r4, [sp]
   6fe90:	add	sp, sp, #4
   6fe94:	pop	{pc}		; (ldr pc, [sp], #4)
   6fe98:	strd	r4, [sp, #-36]!	; 0xffffffdc
   6fe9c:	strd	r6, [sp, #8]
   6fea0:	strd	r8, [sp, #16]
   6fea4:	strd	sl, [sp, #24]
   6fea8:	str	lr, [sp, #32]
   6feac:	sub	sp, sp, #28
   6feb0:	mov	r4, r0
   6feb4:	mov	r8, r1
   6feb8:	mov	r6, r2
   6febc:	mov	r9, r3
   6fec0:	ldr	r5, [r0]
   6fec4:	ldrb	r3, [r5, #149]	; 0x95
   6fec8:	cmp	r3, #0
   6fecc:	beq	6fedc <fputs@plt+0x5ed68>
   6fed0:	ldr	r3, [r5, #144]	; 0x90
   6fed4:	cmp	r3, #1
   6fed8:	beq	6fff4 <fputs@plt+0x5ee80>
   6fedc:	add	r3, sp, #20
   6fee0:	mov	r2, r6
   6fee4:	mov	r1, r8
   6fee8:	mov	r0, r4
   6feec:	bl	392dc <fputs@plt+0x28168>
   6fef0:	subs	r7, r0, #0
   6fef4:	blt	6ffd8 <fputs@plt+0x5ee64>
   6fef8:	cmp	r9, #0
   6fefc:	beq	6ff14 <fputs@plt+0x5eda0>
   6ff00:	ldr	r3, [r6, #4]
   6ff04:	cmp	r3, #0
   6ff08:	cmpne	r7, #1
   6ff0c:	moveq	r7, #1
   6ff10:	bne	70024 <fputs@plt+0x5eeb0>
   6ff14:	ldr	r1, [sp, #20]
   6ff18:	mov	r0, r5
   6ff1c:	bl	1e2a8 <fputs@plt+0xd134>
   6ff20:	mov	r6, r0
   6ff24:	add	r1, r4, #500	; 0x1f4
   6ff28:	ldr	r3, [sp, #20]
   6ff2c:	ldrd	r2, [r3]
   6ff30:	strd	r2, [r1]
   6ff34:	cmp	r6, #0
   6ff38:	beq	6ffd8 <fputs@plt+0x5ee64>
   6ff3c:	mov	r1, r6
   6ff40:	mov	r0, r4
   6ff44:	bl	39398 <fputs@plt+0x28224>
   6ff48:	cmp	r0, #0
   6ff4c:	bne	6ffcc <fputs@plt+0x5ee58>
   6ff50:	ldrb	r3, [r5, #148]	; 0x94
   6ff54:	cmp	r3, #1
   6ff58:	beq	70388 <fputs@plt+0x5f214>
   6ff5c:	lsl	sl, r7, #4
   6ff60:	ldr	r3, [r5, #16]
   6ff64:	ldr	r8, [r3, r7, lsl #4]
   6ff68:	movw	r2, #54244	; 0xd3e4
   6ff6c:	movt	r2, #8
   6ff70:	movw	r3, #54264	; 0xd3f8
   6ff74:	movt	r3, #8
   6ff78:	cmp	r9, #1
   6ff7c:	movne	r2, r3
   6ff80:	str	r8, [sp]
   6ff84:	mov	r3, #0
   6ff88:	mov	r1, #18
   6ff8c:	mov	r0, r4
   6ff90:	bl	3916c <fputs@plt+0x27ff8>
   6ff94:	cmp	r0, #0
   6ff98:	bne	6ffcc <fputs@plt+0x5ee58>
   6ff9c:	ldr	r3, [sp, #68]	; 0x44
   6ffa0:	cmp	r3, #0
   6ffa4:	beq	70038 <fputs@plt+0x5eec4>
   6ffa8:	ldrb	r3, [r4, #454]	; 0x1c6
   6ffac:	cmp	r3, #0
   6ffb0:	bne	700d4 <fputs@plt+0x5ef60>
   6ffb4:	ldr	r3, [r5, #16]
   6ffb8:	ldr	r8, [r3, sl]
   6ffbc:	mov	r0, r4
   6ffc0:	bl	6fe44 <fputs@plt+0x5ecd0>
   6ffc4:	cmp	r0, #0
   6ffc8:	beq	70070 <fputs@plt+0x5eefc>
   6ffcc:	mov	r1, r6
   6ffd0:	mov	r0, r5
   6ffd4:	bl	214f4 <fputs@plt+0x10380>
   6ffd8:	add	sp, sp, #28
   6ffdc:	ldrd	r4, [sp]
   6ffe0:	ldrd	r6, [sp, #8]
   6ffe4:	ldrd	r8, [sp, #16]
   6ffe8:	ldrd	sl, [sp, #24]
   6ffec:	add	sp, sp, #32
   6fff0:	pop	{pc}		; (ldr pc, [sp], #4)
   6fff4:	ldrb	r7, [r5, #148]	; 0x94
   6fff8:	movw	r1, #54244	; 0xd3e4
   6fffc:	movt	r1, #8
   70000:	movw	r3, #54264	; 0xd3f8
   70004:	movt	r3, #8
   70008:	cmp	r7, #1
   7000c:	movne	r1, r3
   70010:	mov	r0, r5
   70014:	bl	1e9ac <fputs@plt+0xd838>
   70018:	mov	r6, r0
   7001c:	str	r8, [sp, #20]
   70020:	b	6ff24 <fputs@plt+0x5edb0>
   70024:	movw	r1, #56524	; 0xdccc
   70028:	movt	r1, #8
   7002c:	mov	r0, r4
   70030:	bl	3907c <fputs@plt+0x27f08>
   70034:	b	6ffd8 <fputs@plt+0x5ee64>
   70038:	movw	r3, #41152	; 0xa0c0
   7003c:	movt	r3, #8
   70040:	ldr	r2, [sp, #64]	; 0x40
   70044:	add	r3, r3, r2, lsl #1
   70048:	add	r9, r3, r9
   7004c:	str	r8, [sp]
   70050:	mov	r3, #0
   70054:	mov	r2, r6
   70058:	ldrb	r1, [r9, #-3476]	; 0xfffff26c
   7005c:	mov	r0, r4
   70060:	bl	3916c <fputs@plt+0x27ff8>
   70064:	cmp	r0, #0
   70068:	beq	6ffa8 <fputs@plt+0x5ee34>
   7006c:	b	6ffcc <fputs@plt+0x5ee58>
   70070:	mov	r2, r8
   70074:	mov	r1, r6
   70078:	mov	r0, r5
   7007c:	bl	19020 <fputs@plt+0x7eac>
   70080:	cmp	r0, #0
   70084:	beq	700bc <fputs@plt+0x5ef48>
   70088:	ldr	r3, [sp, #72]	; 0x48
   7008c:	cmp	r3, #0
   70090:	bne	700ac <fputs@plt+0x5ef38>
   70094:	ldr	r2, [sp, #20]
   70098:	movw	r1, #56568	; 0xdcf8
   7009c:	movt	r1, #8
   700a0:	mov	r0, r4
   700a4:	bl	3907c <fputs@plt+0x27f08>
   700a8:	b	6ffcc <fputs@plt+0x5ee58>
   700ac:	mov	r1, r7
   700b0:	mov	r0, r4
   700b4:	bl	58198 <fputs@plt+0x47024>
   700b8:	b	6ffcc <fputs@plt+0x5ee58>
   700bc:	mov	r2, r8
   700c0:	mov	r1, r6
   700c4:	mov	r0, r5
   700c8:	bl	190d0 <fputs@plt+0x7f5c>
   700cc:	cmp	r0, #0
   700d0:	bne	7032c <fputs@plt+0x5f1b8>
   700d4:	mov	r2, #72	; 0x48
   700d8:	mov	r3, #0
   700dc:	mov	r0, r5
   700e0:	bl	1d294 <fputs@plt+0xc120>
   700e4:	subs	r8, r0, #0
   700e8:	beq	70344 <fputs@plt+0x5f1d0>
   700ec:	str	r6, [r8]
   700f0:	mvn	r3, #0
   700f4:	strh	r3, [r8, #32]
   700f8:	ldr	r3, [r5, #16]
   700fc:	add	sl, r3, sl
   70100:	ldr	r3, [sl, #12]
   70104:	str	r3, [r8, #64]	; 0x40
   70108:	mov	r3, #1
   7010c:	strh	r3, [r8, #36]	; 0x24
   70110:	mov	r3, #200	; 0xc8
   70114:	strh	r3, [r8, #38]	; 0x26
   70118:	str	r8, [r4, #488]	; 0x1e8
   7011c:	ldrb	r3, [r4, #18]
   70120:	cmp	r3, #0
   70124:	bne	70144 <fputs@plt+0x5efd0>
   70128:	movw	r1, #56628	; 0xdd34
   7012c:	movt	r1, #8
   70130:	mov	r0, r6
   70134:	bl	11150 <strcmp@plt>
   70138:	cmp	r0, #0
   7013c:	ldreq	r3, [r8, #64]	; 0x40
   70140:	streq	r8, [r3, #72]	; 0x48
   70144:	ldrb	r3, [r5, #149]	; 0x95
   70148:	cmp	r3, #0
   7014c:	bne	6ffd8 <fputs@plt+0x5ee64>
   70150:	mov	r0, r4
   70154:	bl	2de28 <fputs@plt+0x1ccb4>
   70158:	subs	r6, r0, #0
   7015c:	beq	6ffd8 <fputs@plt+0x5ee64>
   70160:	mov	r2, r7
   70164:	mov	r1, #1
   70168:	mov	r0, r4
   7016c:	bl	58200 <fputs@plt+0x4708c>
   70170:	ldr	r3, [sp, #68]	; 0x44
   70174:	cmp	r3, #0
   70178:	bne	7035c <fputs@plt+0x5f1e8>
   7017c:	ldr	r8, [r4, #76]	; 0x4c
   70180:	add	r9, r8, #1
   70184:	str	r9, [r4, #392]	; 0x188
   70188:	add	sl, r8, #2
   7018c:	str	sl, [r4, #396]	; 0x18c
   70190:	add	r8, r8, #3
   70194:	str	r8, [r4, #76]	; 0x4c
   70198:	mov	r3, #2
   7019c:	str	r3, [sp]
   701a0:	mov	r3, r8
   701a4:	mov	r2, r7
   701a8:	mov	r1, #51	; 0x33
   701ac:	mov	r0, r6
   701b0:	bl	2dd84 <fputs@plt+0x1cc10>
   701b4:	mov	r1, r7
   701b8:	mov	r0, r6
   701bc:	bl	17a7c <fputs@plt+0x6908>
   701c0:	mov	r2, r8
   701c4:	mov	r1, #45	; 0x2d
   701c8:	mov	r0, r6
   701cc:	bl	2e44c <fputs@plt+0x1d2d8>
   701d0:	mov	fp, r0
   701d4:	ldr	r3, [r5, #24]
   701d8:	and	r3, r3, #32768	; 0x8000
   701dc:	cmp	r3, #0
   701e0:	movne	r3, #1
   701e4:	moveq	r3, #4
   701e8:	str	r3, [sp]
   701ec:	mov	r3, #2
   701f0:	mov	r2, r7
   701f4:	mov	r1, #52	; 0x34
   701f8:	mov	r0, r6
   701fc:	bl	2dd84 <fputs@plt+0x1cc10>
   70200:	ldrb	r3, [r5, #66]	; 0x42
   70204:	str	r3, [sp]
   70208:	mov	r3, #5
   7020c:	mov	r2, r7
   70210:	mov	r1, #52	; 0x34
   70214:	mov	r0, r6
   70218:	bl	2dd84 <fputs@plt+0x1cc10>
   7021c:	mov	r1, fp
   70220:	mov	r0, r6
   70224:	bl	17a4c <fputs@plt+0x68d8>
   70228:	ldr	r3, [sp, #68]	; 0x44
   7022c:	ldr	r2, [sp, #64]	; 0x40
   70230:	orrs	r3, r3, r2
   70234:	beq	7036c <fputs@plt+0x5f1f8>
   70238:	mov	r3, sl
   7023c:	mov	r2, #0
   70240:	mov	r1, #22
   70244:	mov	r0, r6
   70248:	bl	2e4d0 <fputs@plt+0x1d35c>
   7024c:	mov	r0, r4
   70250:	bl	2de28 <fputs@plt+0x1ccb4>
   70254:	mov	r5, r0
   70258:	movw	r3, #54244	; 0xd3e4
   7025c:	movt	r3, #8
   70260:	movw	r2, #54264	; 0xd3f8
   70264:	movt	r2, #8
   70268:	cmp	r7, #1
   7026c:	movne	r3, r2
   70270:	str	r3, [sp]
   70274:	mov	r3, #1
   70278:	mov	r2, r3
   7027c:	mov	r1, r7
   70280:	mov	r0, r4
   70284:	bl	2db38 <fputs@plt+0x1c9c4>
   70288:	mov	r3, #5
   7028c:	str	r3, [sp, #4]
   70290:	str	r7, [sp]
   70294:	mov	r3, #1
   70298:	mov	r2, #0
   7029c:	mov	r1, #55	; 0x37
   702a0:	mov	r0, r5
   702a4:	bl	2de98 <fputs@plt+0x1cd24>
   702a8:	ldr	r3, [r4, #72]	; 0x48
   702ac:	cmp	r3, #0
   702b0:	moveq	r3, #1
   702b4:	streq	r3, [r4, #72]	; 0x48
   702b8:	mov	r3, r9
   702bc:	mov	r2, #0
   702c0:	mov	r1, #74	; 0x4a
   702c4:	mov	r0, r6
   702c8:	bl	2e4d0 <fputs@plt+0x1d35c>
   702cc:	mvn	r3, #1
   702d0:	str	r3, [sp, #8]
   702d4:	ldr	r3, [pc, #200]	; 703a4 <fputs@plt+0x5f230>
   702d8:	str	r3, [sp, #4]
   702dc:	mov	r4, #0
   702e0:	str	r4, [sp]
   702e4:	mov	r3, r8
   702e8:	mov	r2, #6
   702ec:	mov	r1, #27
   702f0:	mov	r0, r6
   702f4:	bl	2dee0 <fputs@plt+0x1cd6c>
   702f8:	str	r9, [sp]
   702fc:	mov	r3, r8
   70300:	mov	r2, r4
   70304:	mov	r1, #75	; 0x4b
   70308:	mov	r0, r6
   7030c:	bl	2dd84 <fputs@plt+0x1cc10>
   70310:	mov	r1, #8
   70314:	mov	r0, r6
   70318:	bl	179f4 <fputs@plt+0x6880>
   7031c:	mov	r1, #61	; 0x3d
   70320:	mov	r0, r6
   70324:	bl	2de08 <fputs@plt+0x1cc94>
   70328:	b	6ffd8 <fputs@plt+0x5ee64>
   7032c:	mov	r2, r6
   70330:	movw	r1, #56592	; 0xdd10
   70334:	movt	r1, #8
   70338:	mov	r0, r4
   7033c:	bl	3907c <fputs@plt+0x27f08>
   70340:	b	6ffcc <fputs@plt+0x5ee58>
   70344:	mov	r3, #7
   70348:	str	r3, [r4, #12]
   7034c:	ldr	r3, [r4, #68]	; 0x44
   70350:	add	r3, r3, #1
   70354:	str	r3, [r4, #68]	; 0x44
   70358:	b	6ffcc <fputs@plt+0x5ee58>
   7035c:	mov	r1, #149	; 0x95
   70360:	mov	r0, r6
   70364:	bl	2de08 <fputs@plt+0x1cc94>
   70368:	b	7017c <fputs@plt+0x5f008>
   7036c:	mov	r3, sl
   70370:	mov	r2, r7
   70374:	mov	r1, #122	; 0x7a
   70378:	mov	r0, r6
   7037c:	bl	2e4d0 <fputs@plt+0x1d35c>
   70380:	str	r0, [r4, #424]	; 0x1a8
   70384:	b	7024c <fputs@plt+0x5f0d8>
   70388:	lsl	sl, r7, #4
   7038c:	ldr	r3, [r5, #16]
   70390:	ldr	r8, [r3, r7, lsl #4]
   70394:	mov	r9, #1
   70398:	movw	r2, #54244	; 0xd3e4
   7039c:	movt	r2, #8
   703a0:	b	6ff80 <fputs@plt+0x5ee0c>
   703a4:	andeq	r9, r8, r0, lsr r3
   703a8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   703ac:	strd	r6, [sp, #8]
   703b0:	strd	r8, [sp, #16]
   703b4:	strd	sl, [sp, #24]
   703b8:	str	lr, [sp, #32]
   703bc:	sub	sp, sp, #28
   703c0:	mov	r4, r0
   703c4:	mov	r9, r1
   703c8:	mov	r7, r2
   703cc:	mov	r5, r3
   703d0:	bl	6fe44 <fputs@plt+0x5ecd0>
   703d4:	cmp	r0, #0
   703d8:	movne	r6, #0
   703dc:	bne	703f8 <fputs@plt+0x5f284>
   703e0:	mov	r2, r5
   703e4:	mov	r1, r7
   703e8:	ldr	r0, [r4]
   703ec:	bl	19020 <fputs@plt+0x7eac>
   703f0:	subs	r6, r0, #0
   703f4:	beq	70418 <fputs@plt+0x5f2a4>
   703f8:	mov	r0, r6
   703fc:	add	sp, sp, #28
   70400:	ldrd	r4, [sp]
   70404:	ldrd	r6, [sp, #8]
   70408:	ldrd	r8, [sp, #16]
   7040c:	ldrd	sl, [sp, #24]
   70410:	add	sp, sp, #32
   70414:	pop	{pc}		; (ldr pc, [sp], #4)
   70418:	movw	r8, #56644	; 0xdd44
   7041c:	movt	r8, #8
   70420:	movw	r3, #56660	; 0xdd54
   70424:	movt	r3, #8
   70428:	cmp	r9, #0
   7042c:	moveq	r8, r3
   70430:	ldr	r9, [r4]
   70434:	mov	r1, r5
   70438:	mov	r0, r9
   7043c:	bl	1917c <fputs@plt+0x8008>
   70440:	cmp	r0, #0
   70444:	ble	70478 <fputs@plt+0x5f304>
   70448:	cmp	r5, #0
   7044c:	beq	705e8 <fputs@plt+0x5f474>
   70450:	str	r7, [sp]
   70454:	mov	r3, r5
   70458:	mov	r2, r8
   7045c:	movw	r1, #50432	; 0xc500
   70460:	movt	r1, #8
   70464:	mov	r0, r4
   70468:	bl	3907c <fputs@plt+0x27f08>
   7046c:	mov	r3, #1
   70470:	strb	r3, [r4, #17]
   70474:	b	703f8 <fputs@plt+0x5f284>
   70478:	mov	r1, r7
   7047c:	add	r0, r9, #320	; 0x140
   70480:	bl	15a18 <fputs@plt+0x48a4>
   70484:	subs	r9, r0, #0
   70488:	beq	70448 <fputs@plt+0x5f2d4>
   7048c:	ldr	sl, [r9]
   70490:	mov	r3, #0
   70494:	str	r3, [sp, #20]
   70498:	ldr	r3, [r9, #16]
   7049c:	cmp	r3, #0
   704a0:	beq	704ac <fputs@plt+0x5f338>
   704a4:	ldr	r6, [r9, #16]
   704a8:	b	703f8 <fputs@plt+0x5f284>
   704ac:	ldr	r3, [sl, #4]
   704b0:	cmp	r3, #0
   704b4:	beq	704c4 <fputs@plt+0x5f350>
   704b8:	ldr	r2, [sl, #8]
   704bc:	cmp	r3, r2
   704c0:	bne	70448 <fputs@plt+0x5f2d4>
   704c4:	ldr	fp, [r4]
   704c8:	ldr	r0, [r9, #4]
   704cc:	bl	1c2f8 <fputs@plt+0xb184>
   704d0:	str	r0, [sp, #12]
   704d4:	add	r2, r0, #73	; 0x49
   704d8:	mov	r3, #0
   704dc:	str	fp, [sp, #8]
   704e0:	mov	r0, fp
   704e4:	bl	1d294 <fputs@plt+0xc120>
   704e8:	subs	fp, r0, #0
   704ec:	beq	70448 <fputs@plt+0x5f2d4>
   704f0:	str	fp, [r9, #16]
   704f4:	add	ip, fp, #72	; 0x48
   704f8:	str	ip, [fp]
   704fc:	ldr	r3, [sp, #12]
   70500:	add	r2, r3, #1
   70504:	ldr	r1, [r9, #4]
   70508:	str	ip, [sp, #12]
   7050c:	mov	r0, ip
   70510:	bl	10fdc <memcpy@plt>
   70514:	mov	r3, #1
   70518:	strh	r3, [fp, #36]	; 0x24
   7051c:	ldr	r2, [sp, #8]
   70520:	ldr	r3, [r2, #16]
   70524:	ldr	r3, [r3, #12]
   70528:	str	r3, [fp, #64]	; 0x40
   7052c:	ldrb	r3, [fp, #42]	; 0x2a
   70530:	orr	r3, r3, #16
   70534:	strb	r3, [fp, #42]	; 0x2a
   70538:	mov	r3, #0
   7053c:	str	r3, [fp, #48]	; 0x30
   70540:	mvn	r3, #0
   70544:	strh	r3, [fp, #32]
   70548:	ldr	r1, [sp, #12]
   7054c:	mov	r0, r2
   70550:	bl	1e9ac <fputs@plt+0xd838>
   70554:	mov	r2, r0
   70558:	mov	r1, fp
   7055c:	ldr	r0, [sp, #8]
   70560:	bl	2f41c <fputs@plt+0x1e2a8>
   70564:	mov	r2, #0
   70568:	mov	r1, fp
   7056c:	ldr	r0, [sp, #8]
   70570:	bl	2f41c <fputs@plt+0x1e2a8>
   70574:	ldr	r1, [fp]
   70578:	ldr	r0, [sp, #8]
   7057c:	bl	1e9ac <fputs@plt+0xd838>
   70580:	mov	r2, r0
   70584:	mov	r1, fp
   70588:	ldr	r0, [sp, #8]
   7058c:	bl	2f41c <fputs@plt+0x1e2a8>
   70590:	ldr	r3, [sl, #8]
   70594:	add	r2, sp, #20
   70598:	str	r2, [sp]
   7059c:	mov	r2, r9
   705a0:	mov	r1, fp
   705a4:	ldr	r0, [sp, #8]
   705a8:	bl	424c8 <fputs@plt+0x31354>
   705ac:	cmp	r0, #0
   705b0:	beq	704a4 <fputs@plt+0x5f330>
   705b4:	ldr	r2, [sp, #20]
   705b8:	movw	r1, #48244	; 0xbc74
   705bc:	movt	r1, #8
   705c0:	mov	r0, r4
   705c4:	bl	3907c <fputs@plt+0x27f08>
   705c8:	ldr	r1, [sp, #20]
   705cc:	ldr	sl, [sp, #8]
   705d0:	mov	r0, sl
   705d4:	bl	214f4 <fputs@plt+0x10380>
   705d8:	mov	r1, r9
   705dc:	mov	r0, sl
   705e0:	bl	25eec <fputs@plt+0x14d78>
   705e4:	b	70448 <fputs@plt+0x5f2d4>
   705e8:	mov	r3, r7
   705ec:	mov	r2, r8
   705f0:	movw	r1, #50444	; 0xc50c
   705f4:	movt	r1, #8
   705f8:	mov	r0, r4
   705fc:	bl	3907c <fputs@plt+0x27f08>
   70600:	b	7046c <fputs@plt+0x5f2f8>
   70604:	strd	r4, [sp, #-24]!	; 0xffffffe8
   70608:	strd	r6, [sp, #8]
   7060c:	str	r8, [sp, #16]
   70610:	str	lr, [sp, #20]
   70614:	mov	r5, r0
   70618:	mov	r7, r1
   7061c:	mov	r4, r2
   70620:	ldr	r1, [r2]
   70624:	cmp	r1, #0
   70628:	beq	70664 <fputs@plt+0x5f4f0>
   7062c:	ldr	r6, [r0]
   70630:	mov	r0, r6
   70634:	bl	1a280 <fputs@plt+0x910c>
   70638:	ldr	r3, [r6, #16]
   7063c:	ldr	r3, [r3, r0, lsl #4]
   70640:	ldr	r2, [r4, #8]
   70644:	mov	r1, r7
   70648:	mov	r0, r5
   7064c:	bl	703a8 <fputs@plt+0x5f234>
   70650:	ldrd	r4, [sp]
   70654:	ldrd	r6, [sp, #8]
   70658:	ldr	r8, [sp, #16]
   7065c:	add	sp, sp, #20
   70660:	pop	{pc}		; (ldr pc, [sp], #4)
   70664:	ldr	r3, [r2, #4]
   70668:	b	70640 <fputs@plt+0x5f4cc>
   7066c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   70670:	strd	r6, [sp, #8]
   70674:	strd	r8, [sp, #16]
   70678:	strd	sl, [sp, #24]
   7067c:	str	lr, [sp, #32]
   70680:	sub	sp, sp, #108	; 0x6c
   70684:	ldr	r3, [r0]
   70688:	str	r3, [sp, #20]
   7068c:	ldr	r3, [r3]
   70690:	mov	ip, r3
   70694:	str	r3, [sp, #36]	; 0x24
   70698:	ldr	r3, [r1, #8]
   7069c:	orr	r2, r3, #32
   706a0:	str	r2, [r1, #8]
   706a4:	ldrb	r2, [ip, #69]	; 0x45
   706a8:	cmp	r2, #0
   706ac:	bne	71370 <fputs@plt+0x601fc>
   706b0:	ldr	r8, [r1, #28]
   706b4:	cmp	r8, #0
   706b8:	beq	7137c <fputs@plt+0x60208>
   706bc:	ands	r3, r3, #32
   706c0:	str	r3, [sp, #32]
   706c4:	bne	71388 <fputs@plt+0x60214>
   706c8:	ldr	r3, [r1]
   706cc:	str	r3, [sp, #68]	; 0x44
   706d0:	movw	r3, #42068	; 0xa454
   706d4:	movt	r3, #1
   706d8:	ldr	r2, [r0, #12]
   706dc:	cmp	r2, r3
   706e0:	moveq	r2, r1
   706e4:	beq	7074c <fputs@plt+0x5f5d8>
   706e8:	str	r1, [sp, #72]	; 0x48
   706ec:	str	r0, [sp, #44]	; 0x2c
   706f0:	mov	r1, r8
   706f4:	ldr	r0, [sp, #20]
   706f8:	bl	19768 <fputs@plt+0x85f4>
   706fc:	mov	r2, r8
   70700:	ldr	r3, [r2], #8
   70704:	str	r2, [sp, #80]	; 0x50
   70708:	cmp	r3, #0
   7070c:	ble	70c80 <fputs@plt+0x5fb0c>
   70710:	mov	r9, r2
   70714:	ldr	r5, [sp, #32]
   70718:	movw	r3, #56860	; 0xde1c
   7071c:	movt	r3, #8
   70720:	str	r3, [sp, #56]	; 0x38
   70724:	movw	r3, #57160	; 0xdf48
   70728:	movt	r3, #8
   7072c:	str	r3, [sp, #52]	; 0x34
   70730:	movw	r3, #56676	; 0xdd64
   70734:	movt	r3, #8
   70738:	str	r3, [sp, #64]	; 0x40
   7073c:	mov	r6, r8
   70740:	mov	r8, r5
   70744:	b	70a4c <fputs@plt+0x5f8d8>
   70748:	mov	r2, r3
   7074c:	ldr	r3, [r2, #52]	; 0x34
   70750:	cmp	r3, #0
   70754:	bne	70748 <fputs@plt+0x5f5d4>
   70758:	ldr	r3, [r2, #64]	; 0x40
   7075c:	cmp	r3, #0
   70760:	beq	706e8 <fputs@plt+0x5f574>
   70764:	ldr	ip, [sp, #20]
   70768:	ldr	r2, [ip, #536]	; 0x218
   7076c:	str	r2, [r3, #4]
   70770:	str	r3, [ip, #536]	; 0x218
   70774:	b	706e8 <fputs@plt+0x5f574>
   70778:	str	r0, [sp, #28]
   7077c:	ldr	r3, [sp, #24]
   70780:	add	r5, sl, r3, lsl #4
   70784:	ldr	r1, [r5, #20]
   70788:	cmp	r1, #0
   7078c:	beq	707ac <fputs@plt+0x5f638>
   70790:	add	r3, sl, fp, lsl #4
   70794:	ldr	r2, [r3, #8]
   70798:	ldr	r0, [sp, #40]	; 0x28
   7079c:	bl	3907c <fputs@plt+0x27f08>
   707a0:	mov	r3, #2
   707a4:	str	r3, [sp, #32]
   707a8:	b	71390 <fputs@plt+0x6021c>
   707ac:	tst	r4, #4
   707b0:	bne	7088c <fputs@plt+0x5f718>
   707b4:	ldr	r3, [sp, #40]	; 0x28
   707b8:	ldr	r4, [r3]
   707bc:	mov	r2, #72	; 0x48
   707c0:	mov	r3, #0
   707c4:	mov	r0, r4
   707c8:	bl	1d294 <fputs@plt+0xc120>
   707cc:	mov	r7, r0
   707d0:	str	r0, [r9, #16]
   707d4:	cmp	r0, #0
   707d8:	beq	707a0 <fputs@plt+0x5f62c>
   707dc:	mov	r3, #1
   707e0:	strh	r3, [r7, #36]	; 0x24
   707e4:	add	r3, sl, fp, lsl #4
   707e8:	ldr	r1, [r3, #8]
   707ec:	mov	r0, r4
   707f0:	bl	1e9ac <fputs@plt+0xd838>
   707f4:	str	r0, [r7]
   707f8:	mvn	r3, #0
   707fc:	strh	r3, [r7, #32]
   70800:	mov	r3, #200	; 0xc8
   70804:	strh	r3, [r7, #38]	; 0x26
   70808:	ldrb	r3, [r7, #42]	; 0x2a
   7080c:	orr	r3, r3, #66	; 0x42
   70810:	strb	r3, [r7, #42]	; 0x2a
   70814:	mov	r2, #0
   70818:	ldr	r1, [r5, #16]
   7081c:	mov	r0, r4
   70820:	bl	223d4 <fputs@plt+0x11260>
   70824:	str	r0, [sp, #48]	; 0x30
   70828:	str	r0, [r9, #20]
   7082c:	ldrb	r3, [r4, #69]	; 0x45
   70830:	cmp	r3, #0
   70834:	bne	707a0 <fputs@plt+0x5f62c>
   70838:	ldrb	r3, [r0, #4]
   7083c:	sub	r3, r3, #115	; 0x73
   70840:	uxtb	r3, r3
   70844:	str	r3, [sp, #60]	; 0x3c
   70848:	cmp	r3, #1
   7084c:	bls	708a4 <fputs@plt+0x5f730>
   70850:	ldrh	r3, [r7, #36]	; 0x24
   70854:	cmp	r3, #2
   70858:	bhi	70994 <fputs@plt+0x5f820>
   7085c:	ldr	r3, [sp, #52]	; 0x34
   70860:	str	r3, [r5, #20]
   70864:	ldr	r3, [sp, #40]	; 0x28
   70868:	ldr	r4, [r3, #536]	; 0x218
   7086c:	str	sl, [r3, #536]	; 0x218
   70870:	ldr	r1, [sp, #48]	; 0x30
   70874:	ldr	r0, [sp, #44]	; 0x2c
   70878:	bl	1810c <fputs@plt+0x6f98>
   7087c:	ldr	r3, [sp, #40]	; 0x28
   70880:	str	sl, [r3, #536]	; 0x218
   70884:	ldr	r2, [sp, #48]	; 0x30
   70888:	b	709b4 <fputs@plt+0x5f840>
   7088c:	ldr	r2, [r9, #8]
   70890:	movw	r1, #56752	; 0xddb0
   70894:	movt	r1, #8
   70898:	ldr	r0, [sp, #40]	; 0x28
   7089c:	bl	3907c <fputs@plt+0x27f08>
   708a0:	b	707a0 <fputs@plt+0x5f62c>
   708a4:	ldr	r2, [r0, #28]
   708a8:	ldr	r3, [r2]
   708ac:	cmp	r3, #0
   708b0:	ble	70968 <fputs@plt+0x5f7f4>
   708b4:	mov	r3, r2
   708b8:	mov	r4, r2
   708bc:	add	r2, sl, fp, lsl #4
   708c0:	str	r2, [sp, #76]	; 0x4c
   708c4:	str	r5, [sp, #84]	; 0x54
   708c8:	str	r8, [sp, #88]	; 0x58
   708cc:	mov	r8, r6
   708d0:	mov	r6, r3
   708d4:	ldr	r5, [sp, #28]
   708d8:	b	708f0 <fputs@plt+0x5f77c>
   708dc:	add	r5, r5, #1
   708e0:	add	r4, r4, #72	; 0x48
   708e4:	ldr	r3, [r6]
   708e8:	cmp	r5, r3
   708ec:	bge	7095c <fputs@plt+0x5f7e8>
   708f0:	str	r4, [sp, #24]
   708f4:	ldr	r3, [r4, #12]
   708f8:	cmp	r3, #0
   708fc:	bne	708dc <fputs@plt+0x5f768>
   70900:	ldr	r0, [r4, #16]
   70904:	cmp	r0, #0
   70908:	beq	708dc <fputs@plt+0x5f768>
   7090c:	ldr	r3, [sp, #76]	; 0x4c
   70910:	ldr	r1, [r3, #8]
   70914:	bl	14234 <fputs@plt+0x30c0>
   70918:	cmp	r0, #0
   7091c:	bne	708dc <fputs@plt+0x5f768>
   70920:	ldr	r3, [sp, #24]
   70924:	str	r7, [r3, #24]
   70928:	add	r3, r5, r5, lsl #3
   7092c:	add	r3, r6, r3, lsl #3
   70930:	ldrb	r2, [r3, #45]	; 0x2d
   70934:	orr	r2, r2, #32
   70938:	strb	r2, [r3, #45]	; 0x2d
   7093c:	ldrh	r3, [r7, #36]	; 0x24
   70940:	add	r3, r3, #1
   70944:	strh	r3, [r7, #36]	; 0x24
   70948:	ldr	r2, [sp, #48]	; 0x30
   7094c:	ldr	r3, [r2, #8]
   70950:	orr	r3, r3, #8192	; 0x2000
   70954:	str	r3, [r2, #8]
   70958:	b	708dc <fputs@plt+0x5f768>
   7095c:	mov	r6, r8
   70960:	ldr	r5, [sp, #84]	; 0x54
   70964:	ldr	r8, [sp, #88]	; 0x58
   70968:	ldrh	r3, [r7, #36]	; 0x24
   7096c:	cmp	r3, #2
   70970:	bhi	70994 <fputs@plt+0x5f820>
   70974:	ldr	r3, [sp, #52]	; 0x34
   70978:	str	r3, [r5, #20]
   7097c:	ldr	r3, [sp, #40]	; 0x28
   70980:	ldr	r4, [r3, #536]	; 0x218
   70984:	str	sl, [r3, #536]	; 0x218
   70988:	ldr	r3, [sp, #48]	; 0x30
   7098c:	ldr	r1, [r3, #48]	; 0x30
   70990:	b	70874 <fputs@plt+0x5f700>
   70994:	add	r3, sl, fp, lsl #4
   70998:	ldr	r2, [r3, #8]
   7099c:	movw	r1, #56776	; 0xddc8
   709a0:	movt	r1, #8
   709a4:	ldr	r0, [sp, #40]	; 0x28
   709a8:	bl	3907c <fputs@plt+0x27f08>
   709ac:	b	707a0 <fputs@plt+0x5f62c>
   709b0:	mov	r2, r3
   709b4:	ldr	r3, [r2, #48]	; 0x30
   709b8:	cmp	r3, #0
   709bc:	bne	709b0 <fputs@plt+0x5f83c>
   709c0:	ldr	r3, [r2]
   709c4:	add	r2, sl, fp, lsl #4
   709c8:	ldr	r1, [r2, #12]
   709cc:	cmp	r1, #0
   709d0:	beq	70b04 <fputs@plt+0x5f990>
   709d4:	cmp	r3, #0
   709d8:	beq	709ec <fputs@plt+0x5f878>
   709dc:	ldr	r3, [r3]
   709e0:	ldr	r0, [r1]
   709e4:	cmp	r3, r0
   709e8:	bne	70ae0 <fputs@plt+0x5f96c>
   709ec:	add	r3, r7, #4
   709f0:	add	r2, r7, #34	; 0x22
   709f4:	ldr	r0, [sp, #40]	; 0x28
   709f8:	bl	54808 <fputs@plt+0x43694>
   709fc:	ldr	r3, [sp, #60]	; 0x3c
   70a00:	cmp	r3, #1
   70a04:	bls	70b0c <fputs@plt+0x5f998>
   70a08:	mov	r3, #0
   70a0c:	str	r3, [r5, #20]
   70a10:	ldr	r3, [sp, #40]	; 0x28
   70a14:	str	r4, [r3, #536]	; 0x218
   70a18:	ldr	r3, [r9, #16]
   70a1c:	cmp	r3, #0
   70a20:	beq	70b3c <fputs@plt+0x5f9c8>
   70a24:	mov	r1, r9
   70a28:	ldr	r0, [sp, #20]
   70a2c:	bl	3942c <fputs@plt+0x282b8>
   70a30:	cmp	r0, #0
   70a34:	bne	713e0 <fputs@plt+0x6026c>
   70a38:	add	r8, r8, #1
   70a3c:	add	r9, r9, #72	; 0x48
   70a40:	ldr	r3, [r6]
   70a44:	cmp	r3, r8
   70a48:	ble	70c7c <fputs@plt+0x5fb08>
   70a4c:	ldrb	r4, [r9, #37]	; 0x25
   70a50:	tst	r4, #32
   70a54:	bne	70a38 <fputs@plt+0x5f8c4>
   70a58:	ldr	r3, [r9, #4]
   70a5c:	cmp	r3, #0
   70a60:	bne	70a18 <fputs@plt+0x5f8a4>
   70a64:	ldr	r3, [r9, #8]
   70a68:	str	r3, [sp, #28]
   70a6c:	cmp	r3, #0
   70a70:	beq	7163c <fputs@plt+0x604c8>
   70a74:	ldr	r3, [sp, #44]	; 0x2c
   70a78:	ldr	r3, [r3]
   70a7c:	str	r3, [sp, #40]	; 0x28
   70a80:	ldr	sl, [r3, #536]	; 0x218
   70a84:	cmp	sl, #0
   70a88:	beq	70ad0 <fputs@plt+0x5f95c>
   70a8c:	ldr	r5, [sl]
   70a90:	cmp	r5, #0
   70a94:	ble	70ac4 <fputs@plt+0x5f950>
   70a98:	ldr	fp, [sp, #32]
   70a9c:	add	r7, sl, #8
   70aa0:	str	fp, [sp, #24]
   70aa4:	ldr	r1, [r7, fp, lsl #4]
   70aa8:	ldr	r0, [sp, #28]
   70aac:	bl	14234 <fputs@plt+0x30c0>
   70ab0:	cmp	r0, #0
   70ab4:	beq	70778 <fputs@plt+0x5f604>
   70ab8:	add	fp, fp, #1
   70abc:	cmp	fp, r5
   70ac0:	bne	70aa0 <fputs@plt+0x5f92c>
   70ac4:	ldr	sl, [sl, #4]
   70ac8:	cmp	sl, #0
   70acc:	bne	70a8c <fputs@plt+0x5f918>
   70ad0:	ldr	r3, [r9, #16]
   70ad4:	cmp	r3, #0
   70ad8:	bne	70a24 <fputs@plt+0x5f8b0>
   70adc:	b	70b48 <fputs@plt+0x5f9d4>
   70ae0:	ldr	r2, [r2, #8]
   70ae4:	str	r0, [sp]
   70ae8:	movw	r1, #56820	; 0xddf4
   70aec:	movt	r1, #8
   70af0:	ldr	r5, [sp, #40]	; 0x28
   70af4:	mov	r0, r5
   70af8:	bl	3907c <fputs@plt+0x27f08>
   70afc:	str	r4, [r5, #536]	; 0x218
   70b00:	b	707a0 <fputs@plt+0x5f62c>
   70b04:	mov	r1, r3
   70b08:	b	709ec <fputs@plt+0x5f878>
   70b0c:	ldr	r1, [sp, #48]	; 0x30
   70b10:	ldr	r3, [r1, #8]
   70b14:	and	r2, r3, #8192	; 0x2000
   70b18:	movw	r3, #56712	; 0xdd88
   70b1c:	movt	r3, #8
   70b20:	ldr	r0, [sp, #64]	; 0x40
   70b24:	cmp	r2, #0
   70b28:	movne	r3, r0
   70b2c:	str	r3, [r5, #20]
   70b30:	ldr	r0, [sp, #44]	; 0x2c
   70b34:	bl	1810c <fputs@plt+0x6f98>
   70b38:	b	70a08 <fputs@plt+0x5f894>
   70b3c:	ldr	r3, [r9, #8]
   70b40:	cmp	r3, #0
   70b44:	beq	71648 <fputs@plt+0x604d4>
   70b48:	mov	r2, r9
   70b4c:	mov	r1, #0
   70b50:	ldr	r0, [sp, #20]
   70b54:	bl	70604 <fputs@plt+0x5f490>
   70b58:	mov	r4, r0
   70b5c:	str	r0, [r9, #16]
   70b60:	cmp	r0, #0
   70b64:	beq	713c8 <fputs@plt+0x60254>
   70b68:	ldrh	r3, [r0, #36]	; 0x24
   70b6c:	movw	r2, #65535	; 0xffff
   70b70:	cmp	r3, r2
   70b74:	beq	70c18 <fputs@plt+0x5faa4>
   70b78:	add	r3, r3, #1
   70b7c:	strh	r3, [r0, #36]	; 0x24
   70b80:	ldrb	r3, [r0, #42]	; 0x2a
   70b84:	tst	r3, #16
   70b88:	beq	70c40 <fputs@plt+0x5facc>
   70b8c:	mov	r1, r4
   70b90:	ldr	r0, [sp, #20]
   70b94:	bl	54c44 <fputs@plt+0x43ad0>
   70b98:	cmp	r0, #0
   70b9c:	bne	713d4 <fputs@plt+0x60260>
   70ba0:	mov	r2, #0
   70ba4:	ldr	r1, [r4, #12]
   70ba8:	ldr	r0, [sp, #36]	; 0x24
   70bac:	bl	223d4 <fputs@plt+0x11260>
   70bb0:	str	r0, [r9, #20]
   70bb4:	ldrsh	r5, [r4, #34]	; 0x22
   70bb8:	mvn	r3, #0
   70bbc:	strh	r3, [r4, #34]	; 0x22
   70bc0:	ldr	r1, [r9, #20]
   70bc4:	ldr	r0, [sp, #44]	; 0x2c
   70bc8:	bl	1810c <fputs@plt+0x6f98>
   70bcc:	strh	r5, [r4, #34]	; 0x22
   70bd0:	b	70a24 <fputs@plt+0x5f8b0>
   70bd4:	mov	r4, r3
   70bd8:	ldr	r3, [r4, #48]	; 0x30
   70bdc:	cmp	r3, #0
   70be0:	bne	70bd4 <fputs@plt+0x5fa60>
   70be4:	add	r3, r5, #4
   70be8:	add	r2, r5, #34	; 0x22
   70bec:	ldr	r1, [r4]
   70bf0:	ldr	r0, [sp, #20]
   70bf4:	bl	54808 <fputs@plt+0x43694>
   70bf8:	mvn	r3, #0
   70bfc:	strh	r3, [r5, #32]
   70c00:	mov	r3, #200	; 0xc8
   70c04:	strh	r3, [r5, #38]	; 0x26
   70c08:	ldrb	r3, [r5, #42]	; 0x2a
   70c0c:	orr	r3, r3, #2
   70c10:	strb	r3, [r5, #42]	; 0x2a
   70c14:	b	70a24 <fputs@plt+0x5f8b0>
   70c18:	ldr	r2, [r0]
   70c1c:	movw	r1, #56876	; 0xde2c
   70c20:	movt	r1, #8
   70c24:	ldr	r0, [sp, #20]
   70c28:	bl	3907c <fputs@plt+0x27f08>
   70c2c:	mov	r3, #0
   70c30:	str	r3, [r9, #16]
   70c34:	mov	r3, #2
   70c38:	str	r3, [sp, #32]
   70c3c:	b	71390 <fputs@plt+0x6021c>
   70c40:	ldrb	r3, [r9, #37]	; 0x25
   70c44:	tst	r3, #4
   70c48:	bne	70c5c <fputs@plt+0x5fae8>
   70c4c:	ldr	r3, [r0, #12]
   70c50:	cmp	r3, #0
   70c54:	bne	70b8c <fputs@plt+0x5fa18>
   70c58:	b	70a24 <fputs@plt+0x5f8b0>
   70c5c:	ldr	r2, [r9, #8]
   70c60:	movw	r1, #56752	; 0xddb0
   70c64:	movt	r1, #8
   70c68:	ldr	r0, [sp, #20]
   70c6c:	bl	3907c <fputs@plt+0x27f08>
   70c70:	mov	r3, #2
   70c74:	str	r3, [sp, #32]
   70c78:	b	71390 <fputs@plt+0x6021c>
   70c7c:	mov	r8, r6
   70c80:	ldr	r3, [sp, #36]	; 0x24
   70c84:	ldrb	r3, [r3, #69]	; 0x45
   70c88:	cmp	r3, #0
   70c8c:	bne	713ec <fputs@plt+0x60278>
   70c90:	ldr	r2, [sp, #72]	; 0x48
   70c94:	ldr	r3, [r2, #28]
   70c98:	str	r3, [sp, #24]
   70c9c:	mov	fp, r3
   70ca0:	ldr	r3, [fp], #8
   70ca4:	cmp	r3, #1
   70ca8:	ble	70e1c <fputs@plt+0x5fca8>
   70cac:	mov	r3, #1
   70cb0:	str	r3, [sp, #48]	; 0x30
   70cb4:	add	r3, r2, #32
   70cb8:	str	r3, [sp, #40]	; 0x28
   70cbc:	str	r8, [sp, #56]	; 0x38
   70cc0:	b	70d88 <fputs@plt+0x5fc14>
   70cc4:	ldr	r3, [fp, #120]	; 0x78
   70cc8:	cmp	r3, #0
   70ccc:	bne	70d00 <fputs@plt+0x5fb8c>
   70cd0:	ldr	r3, [fp, #124]	; 0x7c
   70cd4:	cmp	r3, #0
   70cd8:	bne	70d00 <fputs@plt+0x5fb8c>
   70cdc:	ldrsh	r3, [sl, #34]	; 0x22
   70ce0:	cmp	r3, #0
   70ce4:	ble	70d64 <fputs@plt+0x5fbf0>
   70ce8:	ldr	r8, [sp, #32]
   70cec:	ldr	r3, [sp, #48]	; 0x30
   70cf0:	mov	r7, r3
   70cf4:	str	r9, [sp, #44]	; 0x2c
   70cf8:	mov	r9, r3
   70cfc:	b	715d0 <fputs@plt+0x6045c>
   70d00:	mov	r2, #0
   70d04:	movw	r1, #56916	; 0xde54
   70d08:	movt	r1, #8
   70d0c:	ldr	r0, [sp, #20]
   70d10:	bl	3907c <fputs@plt+0x27f08>
   70d14:	b	71580 <fputs@plt+0x6040c>
   70d18:	ldr	r9, [sp, #44]	; 0x2c
   70d1c:	b	70db4 <fputs@plt+0x5fc40>
   70d20:	movw	r1, #56968	; 0xde88
   70d24:	movt	r1, #8
   70d28:	ldr	r0, [sp, #20]
   70d2c:	bl	3907c <fputs@plt+0x27f08>
   70d30:	b	71580 <fputs@plt+0x6040c>
   70d34:	ldr	r2, [fp, #120]	; 0x78
   70d38:	ldr	r4, [sp, #72]	; 0x48
   70d3c:	ldr	r1, [r4, #32]
   70d40:	ldr	r3, [sp, #20]
   70d44:	ldr	r0, [r3]
   70d48:	bl	26180 <fputs@plt+0x1500c>
   70d4c:	str	r0, [r4, #32]
   70d50:	mov	r3, #0
   70d54:	str	r3, [fp, #120]	; 0x78
   70d58:	ldr	r9, [fp, #124]	; 0x7c
   70d5c:	cmp	r9, #0
   70d60:	bne	70de0 <fputs@plt+0x5fc6c>
   70d64:	add	fp, fp, #72	; 0x48
   70d68:	ldr	r1, [sp, #48]	; 0x30
   70d6c:	add	r2, r1, #1
   70d70:	ldr	r3, [sp, #24]
   70d74:	ldr	r3, [r3]
   70d78:	sub	r3, r3, #1
   70d7c:	cmp	r3, r1
   70d80:	ble	70e18 <fputs@plt+0x5fca4>
   70d84:	str	r2, [sp, #48]	; 0x30
   70d88:	ldr	sl, [fp, #88]	; 0x58
   70d8c:	ldr	r3, [fp, #16]
   70d90:	cmp	sl, #0
   70d94:	cmpne	r3, #0
   70d98:	beq	70d64 <fputs@plt+0x5fbf0>
   70d9c:	ldrb	r3, [fp, #108]	; 0x6c
   70da0:	and	r9, r3, #32
   70da4:	ubfx	r2, r3, #5, #1
   70da8:	str	r2, [sp, #28]
   70dac:	tst	r3, #4
   70db0:	bne	70cc4 <fputs@plt+0x5fb50>
   70db4:	ldr	r0, [fp, #120]	; 0x78
   70db8:	cmp	r0, #0
   70dbc:	beq	70d58 <fputs@plt+0x5fbe4>
   70dc0:	ldr	r3, [fp, #124]	; 0x7c
   70dc4:	cmp	r3, #0
   70dc8:	bne	70d20 <fputs@plt+0x5fbac>
   70dcc:	cmp	r9, #0
   70dd0:	beq	70d34 <fputs@plt+0x5fbc0>
   70dd4:	ldr	r1, [fp, #116]	; 0x74
   70dd8:	bl	1a35c <fputs@plt+0x91e8>
   70ddc:	b	70d34 <fputs@plt+0x5fbc0>
   70de0:	ldr	r3, [r9, #4]
   70de4:	cmp	r3, #0
   70de8:	ble	70d64 <fputs@plt+0x5fbf0>
   70dec:	ldr	r8, [sp, #32]
   70df0:	ldr	r3, [sp, #48]	; 0x30
   70df4:	mov	r7, r3
   70df8:	str	sl, [sp, #44]	; 0x2c
   70dfc:	str	fp, [sp, #52]	; 0x34
   70e00:	mov	fp, r3
   70e04:	b	71518 <fputs@plt+0x603a4>
   70e08:	mov	r3, r6
   70e0c:	b	7156c <fputs@plt+0x603f8>
   70e10:	mov	r3, r6
   70e14:	b	7156c <fputs@plt+0x603f8>
   70e18:	ldr	r8, [sp, #56]	; 0x38
   70e1c:	ldr	r3, [sp, #68]	; 0x44
   70e20:	ldr	ip, [r3]
   70e24:	cmp	ip, #0
   70e28:	ble	71330 <fputs@plt+0x601bc>
   70e2c:	ldr	r3, [sp, #68]	; 0x44
   70e30:	ldr	lr, [r3, #4]
   70e34:	ldr	r1, [lr]
   70e38:	ldrb	r3, [r1]
   70e3c:	cmp	r3, #158	; 0x9e
   70e40:	beq	71484 <fputs@plt+0x60310>
   70e44:	mov	r0, lr
   70e48:	ldr	r2, [sp, #32]
   70e4c:	b	70e6c <fputs@plt+0x5fcf8>
   70e50:	add	r2, r2, #1
   70e54:	cmp	r2, ip
   70e58:	beq	71330 <fputs@plt+0x601bc>
   70e5c:	ldr	r1, [r0, #20]!
   70e60:	ldrb	r3, [r1]
   70e64:	cmp	r3, #158	; 0x9e
   70e68:	beq	71484 <fputs@plt+0x60310>
   70e6c:	cmp	r3, #122	; 0x7a
   70e70:	bne	70e50 <fputs@plt+0x5fcdc>
   70e74:	ldr	r3, [r1, #16]
   70e78:	ldrb	r3, [r3]
   70e7c:	cmp	r3, #158	; 0x9e
   70e80:	bne	70e50 <fputs@plt+0x5fcdc>
   70e84:	cmp	ip, r2
   70e88:	ble	71330 <fputs@plt+0x601bc>
   70e8c:	ldr	r3, [sp, #20]
   70e90:	ldr	r3, [r3]
   70e94:	ldr	r3, [r3, #24]
   70e98:	and	r3, r3, #68	; 0x44
   70e9c:	str	r3, [sp, #60]	; 0x3c
   70ea0:	b	71498 <fputs@plt+0x60324>
   70ea4:	ldr	r1, [sp, #40]	; 0x28
   70ea8:	ldr	r0, [sp, #20]
   70eac:	bl	2fc78 <fputs@plt+0x1eb04>
   70eb0:	cmp	r0, #0
   70eb4:	str	r0, [sp, #40]	; 0x28
   70eb8:	beq	70ef8 <fputs@plt+0x5fd84>
   70ebc:	ldr	r1, [r4, #4]
   70ec0:	ldr	r3, [r0]
   70ec4:	ldr	r2, [r0, #4]
   70ec8:	add	r3, r3, r3, lsl #2
   70ecc:	add	r3, r2, r3, lsl #2
   70ed0:	str	r1, [r3, #-16]
   70ed4:	ldr	r1, [r4, #8]
   70ed8:	ldr	r3, [r0]
   70edc:	ldr	r2, [r0, #4]
   70ee0:	add	r3, r3, r3, lsl #2
   70ee4:	add	r3, r2, r3, lsl #2
   70ee8:	str	r1, [r3, #-12]
   70eec:	mov	r3, #0
   70ef0:	str	r3, [r4, #4]
   70ef4:	str	r3, [r4, #8]
   70ef8:	mov	r3, #0
   70efc:	str	r3, [r4]
   70f00:	ldr	r3, [sp, #76]	; 0x4c
   70f04:	add	r2, r3, #1
   70f08:	str	r2, [sp, #76]	; 0x4c
   70f0c:	ldr	r3, [sp, #64]	; 0x40
   70f10:	add	r3, r3, #20
   70f14:	str	r3, [sp, #64]	; 0x40
   70f18:	ldr	r3, [sp, #68]	; 0x44
   70f1c:	ldr	r3, [r3]
   70f20:	cmp	r3, r2
   70f24:	ble	71318 <fputs@plt+0x601a4>
   70f28:	ldr	r3, [sp, #64]	; 0x40
   70f2c:	mov	r4, r3
   70f30:	ldr	r2, [r3]
   70f34:	ldrb	r3, [r2]
   70f38:	cmp	r3, #158	; 0x9e
   70f3c:	beq	71610 <fputs@plt+0x6049c>
   70f40:	cmp	r3, #122	; 0x7a
   70f44:	bne	70ea4 <fputs@plt+0x5fd30>
   70f48:	ldr	r3, [r2, #16]
   70f4c:	ldrb	r3, [r3]
   70f50:	cmp	r3, #158	; 0x9e
   70f54:	bne	70ea4 <fputs@plt+0x5fd30>
   70f58:	ldr	r3, [r2, #12]
   70f5c:	ldr	r3, [r3, #8]
   70f60:	str	r3, [sp, #24]
   70f64:	ldr	r3, [sp, #48]	; 0x30
   70f68:	ldr	r3, [r3]
   70f6c:	cmp	r3, #0
   70f70:	bgt	71628 <fputs@plt+0x604b4>
   70f74:	b	712e8 <fputs@plt+0x60174>
   70f78:	mov	r3, #0
   70f7c:	str	r3, [sp, #56]	; 0x38
   70f80:	b	712cc <fputs@plt+0x60158>
   70f84:	movw	r3, #47520	; 0xb9a0
   70f88:	movt	r3, #8
   70f8c:	str	r3, [sp, #56]	; 0x38
   70f90:	mov	r9, #0
   70f94:	b	712cc <fputs@plt+0x60158>
   70f98:	ldr	r3, [r9]
   70f9c:	ldr	r0, [r3, #4]
   70fa0:	add	r3, r4, r4, lsl #2
   70fa4:	add	r0, r0, r3, lsl #2
   70fa8:	mov	r3, #0
   70fac:	ldr	r2, [sp, #24]
   70fb0:	mov	r1, r3
   70fb4:	ldr	r0, [r0, #8]
   70fb8:	bl	29800 <fputs@plt+0x1868c>
   70fbc:	cmp	r0, #0
   70fc0:	beq	71150 <fputs@plt+0x5ffdc>
   70fc4:	ldr	r3, [fp, #8]
   70fc8:	tst	r3, #65536	; 0x10000
   70fcc:	bne	70ffc <fputs@plt+0x5fe88>
   70fd0:	ldrb	r3, [r5, #15]
   70fd4:	tst	r3, #2
   70fd8:	beq	70ffc <fputs@plt+0x5fe88>
   70fdc:	b	71150 <fputs@plt+0x5ffdc>
   70fe0:	mov	r1, r7
   70fe4:	ldr	r3, [sp, #28]
   70fe8:	ldr	r0, [r3, #52]	; 0x34
   70fec:	bl	196ec <fputs@plt+0x8578>
   70ff0:	cmp	r0, #0
   70ff4:	movge	r6, #1
   70ff8:	bge	71150 <fputs@plt+0x5ffdc>
   70ffc:	mov	r2, r7
   71000:	mov	r1, #27
   71004:	ldr	r0, [sp, #36]	; 0x24
   71008:	bl	1e67c <fputs@plt+0xd508>
   7100c:	mov	r5, r0
   71010:	ldr	r3, [sp, #60]	; 0x3c
   71014:	cmp	r3, #4
   71018:	beq	713f8 <fputs@plt+0x60284>
   7101c:	ldr	r3, [sp, #48]	; 0x30
   71020:	ldr	r3, [r3]
   71024:	cmp	r3, #1
   71028:	movle	r6, #0
   7102c:	ble	710a0 <fputs@plt+0x5ff2c>
   71030:	ldr	r2, [sp, #52]	; 0x34
   71034:	mov	r1, #27
   71038:	ldr	r0, [sp, #36]	; 0x24
   7103c:	bl	1e67c <fputs@plt+0xd508>
   71040:	mov	r3, #0
   71044:	str	r3, [sp]
   71048:	mov	r3, r5
   7104c:	mov	r2, r0
   71050:	mov	r1, #122	; 0x7a
   71054:	ldr	r0, [sp, #20]
   71058:	bl	399e8 <fputs@plt+0x28874>
   7105c:	mov	r5, r0
   71060:	ldr	r3, [sp, #56]	; 0x38
   71064:	cmp	r3, #0
   71068:	moveq	r6, r3
   7106c:	beq	710a0 <fputs@plt+0x5ff2c>
   71070:	ldr	r2, [sp, #56]	; 0x38
   71074:	mov	r1, #27
   71078:	ldr	r0, [sp, #36]	; 0x24
   7107c:	bl	1e67c <fputs@plt+0xd508>
   71080:	mov	r6, #0
   71084:	str	r6, [sp]
   71088:	mov	r3, r5
   7108c:	mov	r2, r0
   71090:	mov	r1, #122	; 0x7a
   71094:	ldr	r0, [sp, #20]
   71098:	bl	399e8 <fputs@plt+0x28874>
   7109c:	mov	r5, r0
   710a0:	mov	r2, r5
   710a4:	ldr	r1, [sp, #40]	; 0x28
   710a8:	ldr	r0, [sp, #20]
   710ac:	bl	2fc78 <fputs@plt+0x1eb04>
   710b0:	mov	r5, r0
   710b4:	str	r0, [sp, #40]	; 0x28
   710b8:	str	r7, [sp, #96]	; 0x60
   710bc:	mov	r0, r7
   710c0:	bl	1c2f8 <fputs@plt+0xb184>
   710c4:	str	r0, [sp, #100]	; 0x64
   710c8:	mov	r3, #0
   710cc:	add	r2, sp, #96	; 0x60
   710d0:	mov	r1, r5
   710d4:	ldr	r0, [sp, #20]
   710d8:	bl	1e37c <fputs@plt+0xd208>
   710dc:	cmp	r5, #0
   710e0:	beq	71140 <fputs@plt+0x5ffcc>
   710e4:	ldr	r3, [fp, #8]
   710e8:	tst	r3, #1024	; 0x400
   710ec:	beq	71140 <fputs@plt+0x5ffcc>
   710f0:	ldr	r3, [r5]
   710f4:	add	r3, r3, r3, lsl #2
   710f8:	lsl	r3, r3, #2
   710fc:	sub	r3, r3, #20
   71100:	ldr	r5, [r5, #4]
   71104:	add	r5, r5, r3
   71108:	cmp	r9, #0
   7110c:	beq	711f8 <fputs@plt+0x60084>
   71110:	ldr	r3, [r9]
   71114:	ldr	r3, [r3, #4]
   71118:	ldr	r2, [sp, #44]	; 0x2c
   7111c:	add	r2, r2, r2, lsl #2
   71120:	add	r3, r3, r2, lsl #2
   71124:	ldr	r1, [r3, #8]
   71128:	ldr	r0, [sp, #36]	; 0x24
   7112c:	bl	1e9ac <fputs@plt+0xd838>
   71130:	str	r0, [r5, #8]
   71134:	ldrb	r3, [r5, #13]
   71138:	orr	r3, r3, #2
   7113c:	strb	r3, [r5, #13]
   71140:	mov	r1, r6
   71144:	ldr	r0, [sp, #36]	; 0x24
   71148:	bl	214f4 <fputs@plt+0x10380>
   7114c:	mov	r6, #1
   71150:	add	r4, r4, #1
   71154:	ldrsh	r3, [r8, #34]	; 0x22
   71158:	cmp	r3, r4
   7115c:	ble	71220 <fputs@plt+0x600ac>
   71160:	str	r4, [sp, #44]	; 0x2c
   71164:	ldr	r3, [r8, #4]
   71168:	add	r5, r3, r4, lsl #4
   7116c:	ldr	r7, [r3, r4, lsl #4]
   71170:	ldr	r3, [sp, #24]
   71174:	cmp	r3, #0
   71178:	cmpne	r9, #0
   7117c:	bne	70f98 <fputs@plt+0x5fe24>
   71180:	ldr	r3, [fp, #8]
   71184:	tst	r3, #65536	; 0x10000
   71188:	bne	71198 <fputs@plt+0x60024>
   7118c:	ldrb	r3, [r5, #15]
   71190:	tst	r3, #2
   71194:	bne	71150 <fputs@plt+0x5ffdc>
   71198:	ldr	r2, [sp, #24]
   7119c:	cmp	sl, #0
   711a0:	movle	r3, #0
   711a4:	movgt	r3, #1
   711a8:	cmp	r2, #0
   711ac:	movne	r3, #0
   711b0:	cmp	r3, #0
   711b4:	beq	70ffc <fputs@plt+0x5fe88>
   711b8:	ldr	r3, [sp, #28]
   711bc:	ldrb	r3, [r3, #36]	; 0x24
   711c0:	tst	r3, #4
   711c4:	beq	70fe0 <fputs@plt+0x5fe6c>
   711c8:	ldr	r5, [sp, #48]	; 0x30
   711cc:	ldr	r6, [sp, #32]
   711d0:	mov	r1, r7
   711d4:	ldr	r0, [r5, #24]
   711d8:	bl	1a2f0 <fputs@plt+0x917c>
   711dc:	cmp	r0, #0
   711e0:	bge	71218 <fputs@plt+0x600a4>
   711e4:	add	r6, r6, #1
   711e8:	add	r5, r5, #72	; 0x48
   711ec:	cmp	sl, r6
   711f0:	bgt	711d0 <fputs@plt+0x6005c>
   711f4:	b	70fe0 <fputs@plt+0x5fe6c>
   711f8:	str	r7, [sp]
   711fc:	ldr	r3, [sp, #52]	; 0x34
   71200:	ldr	r2, [sp, #56]	; 0x38
   71204:	ldr	r1, [sp, #88]	; 0x58
   71208:	ldr	r0, [sp, #36]	; 0x24
   7120c:	bl	41d60 <fputs@plt+0x30bec>
   71210:	str	r0, [r5, #8]
   71214:	b	71134 <fputs@plt+0x5ffc0>
   71218:	mov	r6, #1
   7121c:	b	71150 <fputs@plt+0x5ffdc>
   71220:	add	sl, sl, #1
   71224:	ldr	r3, [sp, #28]
   71228:	add	r3, r3, #72	; 0x48
   7122c:	str	r3, [sp, #28]
   71230:	ldr	r3, [sp, #48]	; 0x30
   71234:	ldr	r3, [r3]
   71238:	cmp	r3, sl
   7123c:	ble	712e0 <fputs@plt+0x6016c>
   71240:	ldr	r3, [sp, #28]
   71244:	ldr	r8, [r3, #16]
   71248:	ldr	r9, [r3, #20]
   7124c:	ldr	r3, [r3, #12]
   71250:	str	r3, [sp, #52]	; 0x34
   71254:	cmp	r3, #0
   71258:	ldreq	r3, [r8]
   7125c:	streq	r3, [sp, #52]	; 0x34
   71260:	ldr	r3, [sp, #36]	; 0x24
   71264:	ldrb	r3, [r3, #69]	; 0x45
   71268:	cmp	r3, #0
   7126c:	bne	712e0 <fputs@plt+0x6016c>
   71270:	cmp	r9, #0
   71274:	beq	71284 <fputs@plt+0x60110>
   71278:	ldr	r3, [r9, #8]
   7127c:	tst	r3, #1024	; 0x400
   71280:	bne	70f78 <fputs@plt+0x5fe04>
   71284:	ldr	r3, [sp, #24]
   71288:	cmp	r3, #0
   7128c:	beq	712a4 <fputs@plt+0x60130>
   71290:	ldr	r1, [sp, #52]	; 0x34
   71294:	mov	r0, r3
   71298:	bl	14234 <fputs@plt+0x30c0>
   7129c:	cmp	r0, #0
   712a0:	bne	71220 <fputs@plt+0x600ac>
   712a4:	ldr	r1, [r8, #64]	; 0x40
   712a8:	ldr	r4, [sp, #36]	; 0x24
   712ac:	mov	r0, r4
   712b0:	bl	1a280 <fputs@plt+0x910c>
   712b4:	cmp	r0, #0
   712b8:	blt	70f84 <fputs@plt+0x5fe10>
   712bc:	ldr	r3, [r4, #16]
   712c0:	ldr	r3, [r3, r0, lsl #4]
   712c4:	str	r3, [sp, #56]	; 0x38
   712c8:	mov	r9, #0
   712cc:	ldrsh	r3, [r8, #34]	; 0x22
   712d0:	cmp	r3, #0
   712d4:	ble	71220 <fputs@plt+0x600ac>
   712d8:	ldr	r4, [sp, #32]
   712dc:	b	71160 <fputs@plt+0x5ffec>
   712e0:	cmp	r6, #0
   712e4:	bne	70f00 <fputs@plt+0x5fd8c>
   712e8:	ldr	r2, [sp, #24]
   712ec:	cmp	r2, #0
   712f0:	beq	71308 <fputs@plt+0x60194>
   712f4:	movw	r1, #57088	; 0xdf00
   712f8:	movt	r1, #8
   712fc:	ldr	r0, [sp, #20]
   71300:	bl	3907c <fputs@plt+0x27f08>
   71304:	b	70f00 <fputs@plt+0x5fd8c>
   71308:	ldr	r1, [sp, #92]	; 0x5c
   7130c:	ldr	r0, [sp, #20]
   71310:	bl	3907c <fputs@plt+0x27f08>
   71314:	b	70f00 <fputs@plt+0x5fd8c>
   71318:	ldr	r1, [sp, #68]	; 0x44
   7131c:	ldr	r0, [sp, #36]	; 0x24
   71320:	bl	25cf8 <fputs@plt+0x14b84>
   71324:	ldr	r3, [sp, #72]	; 0x48
   71328:	ldr	r2, [sp, #40]	; 0x28
   7132c:	str	r2, [r3]
   71330:	ldr	r3, [sp, #72]	; 0x48
   71334:	ldr	r3, [r3]
   71338:	cmp	r3, #0
   7133c:	beq	71390 <fputs@plt+0x6021c>
   71340:	ldr	r2, [r3]
   71344:	ldr	r3, [sp, #36]	; 0x24
   71348:	ldr	r3, [r3, #100]	; 0x64
   7134c:	cmp	r2, r3
   71350:	ble	71390 <fputs@plt+0x6021c>
   71354:	movw	r1, #57128	; 0xdf28
   71358:	movt	r1, #8
   7135c:	ldr	r0, [sp, #20]
   71360:	bl	3907c <fputs@plt+0x27f08>
   71364:	mov	r3, #2
   71368:	str	r3, [sp, #32]
   7136c:	b	71390 <fputs@plt+0x6021c>
   71370:	mov	r3, #2
   71374:	str	r3, [sp, #32]
   71378:	b	71390 <fputs@plt+0x6021c>
   7137c:	mov	r3, #1
   71380:	str	r3, [sp, #32]
   71384:	b	71390 <fputs@plt+0x6021c>
   71388:	mov	r3, #1
   7138c:	str	r3, [sp, #32]
   71390:	ldr	r0, [sp, #32]
   71394:	add	sp, sp, #108	; 0x6c
   71398:	ldrd	r4, [sp]
   7139c:	ldrd	r6, [sp, #8]
   713a0:	ldrd	r8, [sp, #16]
   713a4:	ldrd	sl, [sp, #24]
   713a8:	add	sp, sp, #32
   713ac:	pop	{pc}		; (ldr pc, [sp], #4)
   713b0:	mov	r3, #2
   713b4:	str	r3, [sp, #32]
   713b8:	b	71390 <fputs@plt+0x6021c>
   713bc:	mov	r3, #2
   713c0:	str	r3, [sp, #32]
   713c4:	b	71390 <fputs@plt+0x6021c>
   713c8:	mov	r3, #2
   713cc:	str	r3, [sp, #32]
   713d0:	b	71390 <fputs@plt+0x6021c>
   713d4:	mov	r3, #2
   713d8:	str	r3, [sp, #32]
   713dc:	b	71390 <fputs@plt+0x6021c>
   713e0:	mov	r3, #2
   713e4:	str	r3, [sp, #32]
   713e8:	b	71390 <fputs@plt+0x6021c>
   713ec:	mov	r3, #2
   713f0:	str	r3, [sp, #32]
   713f4:	b	71390 <fputs@plt+0x6021c>
   713f8:	ldr	r2, [sp, #52]	; 0x34
   713fc:	mov	r1, #27
   71400:	ldr	r0, [sp, #36]	; 0x24
   71404:	bl	1e67c <fputs@plt+0xd508>
   71408:	mov	r3, #0
   7140c:	str	r3, [sp]
   71410:	mov	r3, r5
   71414:	mov	r2, r0
   71418:	mov	r1, #122	; 0x7a
   7141c:	ldr	r0, [sp, #20]
   71420:	bl	399e8 <fputs@plt+0x28874>
   71424:	mov	r5, r0
   71428:	ldr	r3, [sp, #56]	; 0x38
   7142c:	cmp	r3, #0
   71430:	beq	71464 <fputs@plt+0x602f0>
   71434:	ldr	r2, [sp, #56]	; 0x38
   71438:	mov	r1, #27
   7143c:	ldr	r0, [sp, #36]	; 0x24
   71440:	bl	1e67c <fputs@plt+0xd508>
   71444:	mov	r3, #0
   71448:	str	r3, [sp]
   7144c:	mov	r3, r5
   71450:	mov	r2, r0
   71454:	mov	r1, #122	; 0x7a
   71458:	ldr	r0, [sp, #20]
   7145c:	bl	399e8 <fputs@plt+0x28874>
   71460:	mov	r5, r0
   71464:	mov	r3, r7
   71468:	ldr	r2, [sp, #52]	; 0x34
   7146c:	ldr	r1, [sp, #84]	; 0x54
   71470:	ldr	r0, [sp, #36]	; 0x24
   71474:	bl	41d60 <fputs@plt+0x30bec>
   71478:	mov	r7, r0
   7147c:	mov	r6, r0
   71480:	b	710a0 <fputs@plt+0x5ff2c>
   71484:	ldr	r3, [sp, #20]
   71488:	ldr	r3, [r3]
   7148c:	ldr	r3, [r3, #24]
   71490:	and	r3, r3, #68	; 0x44
   71494:	str	r3, [sp, #60]	; 0x3c
   71498:	str	lr, [sp, #64]	; 0x40
   7149c:	ldr	r3, [sp, #32]
   714a0:	str	r3, [sp, #76]	; 0x4c
   714a4:	mov	r3, #0
   714a8:	str	r3, [sp, #40]	; 0x28
   714ac:	movw	r3, #57108	; 0xdf14
   714b0:	movt	r3, #8
   714b4:	str	r3, [sp, #92]	; 0x5c
   714b8:	movw	r3, #50420	; 0xc4f4
   714bc:	movt	r3, #8
   714c0:	str	r3, [sp, #88]	; 0x58
   714c4:	movw	r3, #50436	; 0xc504
   714c8:	movt	r3, #8
   714cc:	str	r3, [sp, #84]	; 0x54
   714d0:	str	r8, [sp, #48]	; 0x30
   714d4:	ldr	fp, [sp, #72]	; 0x48
   714d8:	b	70f28 <fputs@plt+0x5fdb4>
   714dc:	mov	r3, r0
   714e0:	ldr	r2, [sp, #40]	; 0x28
   714e4:	str	r2, [sp, #12]
   714e8:	ldr	r2, [sp, #28]
   714ec:	str	r2, [sp, #8]
   714f0:	str	sl, [sp, #4]
   714f4:	str	r7, [sp]
   714f8:	mov	r2, r4
   714fc:	ldr	r1, [sp, #24]
   71500:	ldr	r0, [sp, #20]
   71504:	bl	39a88 <fputs@plt+0x28914>
   71508:	add	r8, r8, #1
   7150c:	ldr	r3, [r9, #4]
   71510:	cmp	r8, r3
   71514:	bge	7158c <fputs@plt+0x60418>
   71518:	ldr	r3, [r9]
   7151c:	ldr	r6, [r3, r8, lsl #3]
   71520:	mov	r1, r6
   71524:	ldr	r0, [sp, #44]	; 0x2c
   71528:	bl	1a2f0 <fputs@plt+0x917c>
   7152c:	subs	sl, r0, #0
   71530:	blt	70e08 <fputs@plt+0x5fc94>
   71534:	cmp	fp, #0
   71538:	ble	70e10 <fputs@plt+0x5fc9c>
   7153c:	ldr	r5, [sp, #24]
   71540:	ldr	r4, [sp, #32]
   71544:	mov	r1, r6
   71548:	ldr	r0, [r5, #24]
   7154c:	bl	1a2f0 <fputs@plt+0x917c>
   71550:	cmp	r0, #0
   71554:	bge	714dc <fputs@plt+0x60368>
   71558:	add	r4, r4, #1
   7155c:	add	r5, r5, #72	; 0x48
   71560:	cmp	r7, r4
   71564:	bne	71544 <fputs@plt+0x603d0>
   71568:	mov	r3, r6
   7156c:	mov	r2, r3
   71570:	movw	r1, #57024	; 0xdec0
   71574:	movt	r1, #8
   71578:	ldr	r0, [sp, #20]
   7157c:	bl	3907c <fputs@plt+0x27f08>
   71580:	mov	r3, #2
   71584:	str	r3, [sp, #32]
   71588:	b	71390 <fputs@plt+0x6021c>
   7158c:	ldr	fp, [sp, #52]	; 0x34
   71590:	b	70d64 <fputs@plt+0x5fbf0>
   71594:	ldr	r3, [sp, #40]	; 0x28
   71598:	str	r3, [sp, #12]
   7159c:	ldr	r3, [sp, #28]
   715a0:	str	r3, [sp, #8]
   715a4:	str	r8, [sp, #4]
   715a8:	str	r7, [sp]
   715ac:	mov	r3, r0
   715b0:	mov	r2, r5
   715b4:	ldr	r1, [sp, #24]
   715b8:	ldr	r0, [sp, #20]
   715bc:	bl	39a88 <fputs@plt+0x28914>
   715c0:	add	r8, r8, #1
   715c4:	ldrsh	r3, [sl, #34]	; 0x22
   715c8:	cmp	r8, r3
   715cc:	bge	70d18 <fputs@plt+0x5fba4>
   715d0:	ldr	r3, [sl, #4]
   715d4:	ldr	r6, [r3, r8, lsl #4]
   715d8:	cmp	r9, #0
   715dc:	ble	715c0 <fputs@plt+0x6044c>
   715e0:	ldr	r4, [sp, #24]
   715e4:	ldr	r5, [sp, #32]
   715e8:	mov	r1, r6
   715ec:	ldr	r0, [r4, #24]
   715f0:	bl	1a2f0 <fputs@plt+0x917c>
   715f4:	cmp	r0, #0
   715f8:	bge	71594 <fputs@plt+0x60420>
   715fc:	add	r5, r5, #1
   71600:	add	r4, r4, #72	; 0x48
   71604:	cmp	r7, r5
   71608:	bne	715e8 <fputs@plt+0x60474>
   7160c:	b	715c0 <fputs@plt+0x6044c>
   71610:	ldr	r3, [sp, #48]	; 0x30
   71614:	ldr	r3, [r3]
   71618:	cmp	r3, #0
   7161c:	movgt	r3, #0
   71620:	strgt	r3, [sp, #24]
   71624:	ble	71308 <fputs@plt+0x60194>
   71628:	ldr	sl, [sp, #32]
   7162c:	mov	r6, sl
   71630:	ldr	r3, [sp, #80]	; 0x50
   71634:	str	r3, [sp, #28]
   71638:	b	71240 <fputs@plt+0x600cc>
   7163c:	ldr	r3, [r9, #16]
   71640:	cmp	r3, #0
   71644:	bne	70a24 <fputs@plt+0x5f8b0>
   71648:	ldr	r4, [r9, #20]
   7164c:	mov	r1, r4
   71650:	ldr	r0, [sp, #44]	; 0x2c
   71654:	bl	1810c <fputs@plt+0x6f98>
   71658:	cmp	r0, #0
   7165c:	bne	713b0 <fputs@plt+0x6023c>
   71660:	mov	r2, #72	; 0x48
   71664:	mov	r3, #0
   71668:	ldr	r7, [sp, #36]	; 0x24
   7166c:	mov	r0, r7
   71670:	bl	1d294 <fputs@plt+0xc120>
   71674:	mov	r5, r0
   71678:	str	r0, [r9, #16]
   7167c:	cmp	r0, #0
   71680:	beq	713bc <fputs@plt+0x60248>
   71684:	mov	r3, #1
   71688:	strh	r3, [r0, #36]	; 0x24
   7168c:	mov	r2, r0
   71690:	ldr	r1, [sp, #56]	; 0x38
   71694:	mov	r0, r7
   71698:	bl	41d60 <fputs@plt+0x30bec>
   7169c:	str	r0, [r5]
   716a0:	b	70bd8 <fputs@plt+0x5fa64>
   716a4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   716a8:	strd	r6, [sp, #8]
   716ac:	str	r8, [sp, #16]
   716b0:	str	lr, [sp, #20]
   716b4:	mov	r6, r0
   716b8:	mov	r5, r1
   716bc:	add	r7, r1, #8
   716c0:	mov	r2, r7
   716c4:	mov	r1, #0
   716c8:	bl	70604 <fputs@plt+0x5f490>
   716cc:	mov	r4, r0
   716d0:	ldr	r1, [r5, #24]
   716d4:	ldr	r0, [r6]
   716d8:	bl	258bc <fputs@plt+0x14748>
   716dc:	str	r4, [r5, #24]
   716e0:	cmp	r4, #0
   716e4:	beq	716f4 <fputs@plt+0x60580>
   716e8:	ldrh	r3, [r4, #36]	; 0x24
   716ec:	add	r3, r3, #1
   716f0:	strh	r3, [r4, #36]	; 0x24
   716f4:	mov	r1, r7
   716f8:	mov	r0, r6
   716fc:	bl	3942c <fputs@plt+0x282b8>
   71700:	cmp	r0, #0
   71704:	moveq	r0, r4
   71708:	movne	r0, #0
   7170c:	ldrd	r4, [sp]
   71710:	ldrd	r6, [sp, #8]
   71714:	ldr	r8, [sp, #16]
   71718:	add	sp, sp, #20
   7171c:	pop	{pc}		; (ldr pc, [sp], #4)
   71720:	strd	r4, [sp, #-36]!	; 0xffffffdc
   71724:	strd	r6, [sp, #8]
   71728:	strd	r8, [sp, #16]
   7172c:	strd	sl, [sp, #24]
   71730:	str	lr, [sp, #32]
   71734:	sub	sp, sp, #76	; 0x4c
   71738:	ldr	r8, [sp, #112]	; 0x70
   7173c:	ldr	r5, [r0]
   71740:	ldr	ip, [r5, #24]
   71744:	tst	ip, #524288	; 0x80000
   71748:	beq	718c8 <fputs@plt+0x60754>
   7174c:	str	r3, [sp, #44]	; 0x2c
   71750:	str	r2, [sp, #40]	; 0x28
   71754:	mov	sl, r1
   71758:	str	r0, [sp, #24]
   7175c:	ldrb	r3, [r0, #442]	; 0x1ba
   71760:	str	r3, [sp, #36]	; 0x24
   71764:	ldr	r1, [r1, #64]	; 0x40
   71768:	mov	r0, r5
   7176c:	bl	1a280 <fputs@plt+0x910c>
   71770:	str	r0, [sp, #28]
   71774:	ldr	r3, [r5, #16]
   71778:	ldr	r3, [r3, r0, lsl #4]
   7177c:	str	r3, [sp, #32]
   71780:	ldr	r4, [sl, #16]
   71784:	cmp	r4, #0
   71788:	beq	71b38 <fputs@plt+0x609c4>
   7178c:	mov	fp, #0
   71790:	b	717c4 <fputs@plt+0x60650>
   71794:	ldr	r3, [sp, #32]
   71798:	ldr	r2, [r4, #8]
   7179c:	mov	r1, fp
   717a0:	ldr	r0, [sp, #24]
   717a4:	bl	703a8 <fputs@plt+0x5f234>
   717a8:	mov	r6, r0
   717ac:	b	71884 <fputs@plt+0x60710>
   717b0:	cmp	r6, #0
   717b4:	beq	718e4 <fputs@plt+0x60770>
   717b8:	ldr	r4, [r4, #4]
   717bc:	cmp	r4, #0
   717c0:	beq	71b38 <fputs@plt+0x609c4>
   717c4:	str	fp, [sp, #60]	; 0x3c
   717c8:	str	fp, [sp, #64]	; 0x40
   717cc:	cmp	r8, #0
   717d0:	beq	71860 <fputs@plt+0x606ec>
   717d4:	ldr	r1, [r4, #8]
   717d8:	ldr	r0, [sl]
   717dc:	bl	294a8 <fputs@plt+0x18334>
   717e0:	cmp	r0, #0
   717e4:	beq	71860 <fputs@plt+0x606ec>
   717e8:	ldr	r1, [r4, #20]
   717ec:	cmp	r1, #0
   717f0:	ble	717b8 <fputs@plt+0x60644>
   717f4:	ldr	r3, [r4, #36]	; 0x24
   717f8:	ldr	r2, [r8, r3, lsl #2]
   717fc:	cmp	r2, #0
   71800:	bge	71860 <fputs@plt+0x606ec>
   71804:	ldrsh	r0, [sl, #32]
   71808:	ldr	r2, [sp, #116]	; 0x74
   7180c:	adds	ip, r2, #0
   71810:	movne	ip, #1
   71814:	cmp	r3, r0
   71818:	movne	r3, #0
   7181c:	andeq	r3, ip, #1
   71820:	cmp	r3, #0
   71824:	bne	71860 <fputs@plt+0x606ec>
   71828:	mov	r2, #0
   7182c:	add	lr, r4, #36	; 0x24
   71830:	add	r2, r2, #1
   71834:	cmp	r2, r1
   71838:	beq	717b8 <fputs@plt+0x60644>
   7183c:	ldr	r3, [lr, r2, lsl #3]
   71840:	ldr	r6, [r8, r3, lsl #2]
   71844:	cmp	r6, #0
   71848:	bge	71860 <fputs@plt+0x606ec>
   7184c:	cmp	r3, r0
   71850:	movne	r3, #0
   71854:	andeq	r3, ip, #1
   71858:	cmp	r3, #0
   7185c:	beq	71830 <fputs@plt+0x606bc>
   71860:	ldr	r3, [sp, #24]
   71864:	ldrb	r3, [r3, #442]	; 0x1ba
   71868:	cmp	r3, #0
   7186c:	beq	71794 <fputs@plt+0x60620>
   71870:	ldr	r2, [sp, #32]
   71874:	ldr	r1, [r4, #8]
   71878:	mov	r0, r5
   7187c:	bl	19020 <fputs@plt+0x7eac>
   71880:	mov	r6, r0
   71884:	cmp	r6, #0
   71888:	beq	718b0 <fputs@plt+0x6073c>
   7188c:	add	r3, sp, #64	; 0x40
   71890:	str	r3, [sp]
   71894:	add	r3, sp, #60	; 0x3c
   71898:	mov	r2, r4
   7189c:	mov	r1, r6
   718a0:	ldr	r0, [sp, #24]
   718a4:	bl	3b2b0 <fputs@plt+0x2a13c>
   718a8:	subs	r7, r0, #0
   718ac:	beq	71960 <fputs@plt+0x607ec>
   718b0:	ldr	r3, [sp, #36]	; 0x24
   718b4:	cmp	r3, #0
   718b8:	beq	718c8 <fputs@plt+0x60754>
   718bc:	ldrb	r3, [r5, #69]	; 0x45
   718c0:	cmp	r3, #0
   718c4:	beq	717b0 <fputs@plt+0x6063c>
   718c8:	add	sp, sp, #76	; 0x4c
   718cc:	ldrd	r4, [sp]
   718d0:	ldrd	r6, [sp, #8]
   718d4:	ldrd	r8, [sp, #16]
   718d8:	ldrd	sl, [sp, #24]
   718dc:	add	sp, sp, #32
   718e0:	pop	{pc}		; (ldr pc, [sp], #4)
   718e4:	ldr	r0, [sp, #24]
   718e8:	bl	2de28 <fputs@plt+0x1ccb4>
   718ec:	mov	r9, r0
   718f0:	ldr	r2, [r4, #20]
   718f4:	ldr	r3, [r0, #32]
   718f8:	add	r3, r2, r3
   718fc:	add	r3, r3, #1
   71900:	str	r3, [sp, #48]	; 0x30
   71904:	cmp	r2, #0
   71908:	ble	71948 <fputs@plt+0x607d4>
   7190c:	add	r7, r4, #36	; 0x24
   71910:	str	r5, [sp, #52]	; 0x34
   71914:	ldr	r5, [sp, #40]	; 0x28
   71918:	ldr	r2, [r7, r6, lsl #3]
   7191c:	add	r2, r5, r2
   71920:	ldr	r3, [sp, #48]	; 0x30
   71924:	add	r2, r2, #1
   71928:	mov	r1, #76	; 0x4c
   7192c:	mov	r0, r9
   71930:	bl	2e4d0 <fputs@plt+0x1d35c>
   71934:	add	r6, r6, #1
   71938:	ldr	r3, [r4, #20]
   7193c:	cmp	r3, r6
   71940:	bgt	71918 <fputs@plt+0x607a4>
   71944:	ldr	r5, [sp, #52]	; 0x34
   71948:	mvn	r3, #0
   7194c:	ldrb	r2, [r4, #24]
   71950:	mov	r1, #135	; 0x87
   71954:	mov	r0, r9
   71958:	bl	2e4d0 <fputs@plt+0x1d35c>
   7195c:	b	717b8 <fputs@plt+0x60644>
   71960:	ldr	r3, [sp, #64]	; 0x40
   71964:	str	r3, [sp, #48]	; 0x30
   71968:	cmp	r3, #0
   7196c:	beq	7198c <fputs@plt+0x60818>
   71970:	ldr	r3, [r4, #20]
   71974:	cmp	r3, #0
   71978:	ble	71ad8 <fputs@plt+0x60964>
   7197c:	ldr	r3, [sp, #48]	; 0x30
   71980:	sub	r9, r3, #4
   71984:	mov	r0, r7
   71988:	b	719b0 <fputs@plt+0x6083c>
   7198c:	ldr	r3, [r4, #36]	; 0x24
   71990:	str	r3, [sp, #68]	; 0x44
   71994:	add	r3, sp, #68	; 0x44
   71998:	str	r3, [sp, #48]	; 0x30
   7199c:	b	71970 <fputs@plt+0x607fc>
   719a0:	add	r7, r7, #1
   719a4:	ldr	r3, [r4, #20]
   719a8:	cmp	r3, r7
   719ac:	ble	71a14 <fputs@plt+0x608a0>
   719b0:	ldrsh	r3, [sl, #32]
   719b4:	ldr	r2, [r9, #4]!
   719b8:	cmp	r2, r3
   719bc:	mvneq	r3, #0
   719c0:	streq	r3, [r9]
   719c4:	ldr	r3, [r5, #296]	; 0x128
   719c8:	cmp	r3, #0
   719cc:	beq	719a0 <fputs@plt+0x6082c>
   719d0:	ldr	r1, [r6, #4]
   719d4:	ldr	r3, [sp, #60]	; 0x3c
   719d8:	cmp	r3, #0
   719dc:	ldrne	r2, [r3, #4]
   719e0:	lslne	r3, r7, #1
   719e4:	ldrshne	r2, [r2, r3]
   719e8:	ldrsheq	r2, [r6, #32]
   719ec:	lsl	r2, r2, #4
   719f0:	ldr	r3, [sp, #28]
   719f4:	ldr	r2, [r1, r2]
   719f8:	ldr	r1, [r6]
   719fc:	ldr	r0, [sp, #24]
   71a00:	bl	400f0 <fputs@plt+0x2ef7c>
   71a04:	cmp	r0, #2
   71a08:	movne	r0, #0
   71a0c:	moveq	r0, #1
   71a10:	b	719a0 <fputs@plt+0x6082c>
   71a14:	mov	r9, r0
   71a18:	ldr	r2, [r6, #28]
   71a1c:	ldr	r3, [r6]
   71a20:	str	r3, [sp]
   71a24:	mov	r3, fp
   71a28:	ldr	r1, [sp, #28]
   71a2c:	ldr	r7, [sp, #24]
   71a30:	mov	r0, r7
   71a34:	bl	2db38 <fputs@plt+0x1c9c4>
   71a38:	ldr	r3, [r7, #72]	; 0x48
   71a3c:	add	r3, r3, #1
   71a40:	str	r3, [r7, #72]	; 0x48
   71a44:	ldr	r3, [sp, #40]	; 0x28
   71a48:	cmp	r3, #0
   71a4c:	bne	71ae0 <fputs@plt+0x6096c>
   71a50:	ldr	r3, [sp, #44]	; 0x2c
   71a54:	cmp	r3, #0
   71a58:	beq	71ac8 <fputs@plt+0x60954>
   71a5c:	ldr	r2, [sp, #24]
   71a60:	ldr	r3, [r2, #416]	; 0x1a0
   71a64:	cmp	r3, #0
   71a68:	moveq	r3, r2
   71a6c:	ldr	r3, [r3, #532]	; 0x214
   71a70:	cmp	r3, #0
   71a74:	beq	71a94 <fputs@plt+0x60920>
   71a78:	ldr	r3, [r3]
   71a7c:	ldr	r2, [r4, #28]
   71a80:	cmp	r3, r2
   71a84:	beq	71b18 <fputs@plt+0x609a4>
   71a88:	ldr	r2, [r4, #32]
   71a8c:	cmp	r3, r2
   71a90:	beq	71b28 <fputs@plt+0x609b4>
   71a94:	str	r9, [sp, #16]
   71a98:	mov	r3, #1
   71a9c:	str	r3, [sp, #12]
   71aa0:	ldr	r3, [sp, #44]	; 0x2c
   71aa4:	str	r3, [sp, #8]
   71aa8:	ldr	r3, [sp, #48]	; 0x30
   71aac:	str	r3, [sp, #4]
   71ab0:	str	r4, [sp]
   71ab4:	ldr	r3, [sp, #60]	; 0x3c
   71ab8:	mov	r2, r6
   71abc:	ldr	r1, [sp, #28]
   71ac0:	ldr	r0, [sp, #24]
   71ac4:	bl	3bdf0 <fputs@plt+0x2ac7c>
   71ac8:	ldr	r1, [sp, #64]	; 0x40
   71acc:	mov	r0, r5
   71ad0:	bl	214f4 <fputs@plt+0x10380>
   71ad4:	b	717b8 <fputs@plt+0x60644>
   71ad8:	mov	r9, r7
   71adc:	b	71a18 <fputs@plt+0x608a4>
   71ae0:	str	r9, [sp, #16]
   71ae4:	mvn	r3, #0
   71ae8:	str	r3, [sp, #12]
   71aec:	ldr	r3, [sp, #40]	; 0x28
   71af0:	str	r3, [sp, #8]
   71af4:	ldr	r3, [sp, #48]	; 0x30
   71af8:	str	r3, [sp, #4]
   71afc:	str	r4, [sp]
   71b00:	ldr	r3, [sp, #60]	; 0x3c
   71b04:	mov	r2, r6
   71b08:	ldr	r1, [sp, #28]
   71b0c:	ldr	r0, [sp, #24]
   71b10:	bl	3bdf0 <fputs@plt+0x2ac7c>
   71b14:	b	71a50 <fputs@plt+0x608dc>
   71b18:	ldrb	r2, [r4, #25]
   71b1c:	cmp	r2, #7
   71b20:	bne	71a88 <fputs@plt+0x60914>
   71b24:	b	71ac8 <fputs@plt+0x60954>
   71b28:	ldrb	r3, [r4, #26]
   71b2c:	cmp	r3, #7
   71b30:	bne	71a94 <fputs@plt+0x60920>
   71b34:	b	71ac8 <fputs@plt+0x60954>
   71b38:	mov	r0, sl
   71b3c:	bl	19d68 <fputs@plt+0x8bf4>
   71b40:	subs	r4, r0, #0
   71b44:	beq	718c8 <fputs@plt+0x60754>
   71b48:	mov	r6, #0
   71b4c:	add	r9, sp, #68	; 0x44
   71b50:	ldr	r7, [sp, #24]
   71b54:	b	71bf0 <fputs@plt+0x60a7c>
   71b58:	ldrb	r3, [r7, #20]
   71b5c:	cmp	r3, #0
   71b60:	bne	71c40 <fputs@plt+0x60acc>
   71b64:	b	71be4 <fputs@plt+0x60a70>
   71b68:	mov	r3, r6
   71b6c:	mov	r2, r6
   71b70:	mov	r1, r6
   71b74:	mov	r0, r5
   71b78:	bl	2f634 <fputs@plt+0x1e4c0>
   71b7c:	subs	fp, r0, #0
   71b80:	beq	71bd8 <fputs@plt+0x60a64>
   71b84:	ldr	r3, [r4]
   71b88:	str	r3, [fp, #24]
   71b8c:	ldr	r2, [r3]
   71b90:	str	r2, [fp, #16]
   71b94:	ldrh	r2, [r3, #36]	; 0x24
   71b98:	add	r2, r2, #1
   71b9c:	strh	r2, [r3, #36]	; 0x24
   71ba0:	ldr	r3, [r7, #72]	; 0x48
   71ba4:	add	r2, r3, #1
   71ba8:	str	r2, [r7, #72]	; 0x48
   71bac:	str	r3, [fp, #52]	; 0x34
   71bb0:	ldr	r3, [sp, #44]	; 0x2c
   71bb4:	cmp	r3, #0
   71bb8:	bne	71c7c <fputs@plt+0x60b08>
   71bbc:	ldr	r3, [sp, #40]	; 0x28
   71bc0:	cmp	r3, #0
   71bc4:	bne	71cb0 <fputs@plt+0x60b3c>
   71bc8:	str	r6, [fp, #16]
   71bcc:	mov	r1, fp
   71bd0:	mov	r0, r5
   71bd4:	bl	25a68 <fputs@plt+0x148f4>
   71bd8:	ldr	r1, [sp, #68]	; 0x44
   71bdc:	mov	r0, r5
   71be0:	bl	214f4 <fputs@plt+0x10380>
   71be4:	ldr	r4, [r4, #12]
   71be8:	cmp	r4, #0
   71bec:	beq	718c8 <fputs@plt+0x60754>
   71bf0:	str	r6, [sp, #64]	; 0x40
   71bf4:	str	r6, [sp, #68]	; 0x44
   71bf8:	cmp	r8, #0
   71bfc:	beq	71c1c <fputs@plt+0x60aa8>
   71c00:	ldr	r3, [sp, #116]	; 0x74
   71c04:	mov	r2, r8
   71c08:	mov	r1, r4
   71c0c:	mov	r0, sl
   71c10:	bl	19d8c <fputs@plt+0x8c18>
   71c14:	cmp	r0, #0
   71c18:	beq	71be4 <fputs@plt+0x60a70>
   71c1c:	ldrb	r3, [r4, #24]
   71c20:	cmp	r3, #0
   71c24:	bne	71c40 <fputs@plt+0x60acc>
   71c28:	ldr	r3, [r5, #24]
   71c2c:	tst	r3, #16777216	; 0x1000000
   71c30:	bne	71c40 <fputs@plt+0x60acc>
   71c34:	ldr	r3, [r7, #416]	; 0x1a0
   71c38:	cmp	r3, #0
   71c3c:	beq	71b58 <fputs@plt+0x609e4>
   71c40:	str	r9, [sp]
   71c44:	add	r3, sp, #64	; 0x40
   71c48:	mov	r2, r4
   71c4c:	mov	r1, sl
   71c50:	mov	r0, r7
   71c54:	bl	3b2b0 <fputs@plt+0x2a13c>
   71c58:	cmp	r0, #0
   71c5c:	beq	71b68 <fputs@plt+0x609f4>
   71c60:	ldr	r3, [sp, #36]	; 0x24
   71c64:	cmp	r3, #0
   71c68:	beq	718c8 <fputs@plt+0x60754>
   71c6c:	ldrb	r3, [r5, #69]	; 0x45
   71c70:	cmp	r3, #0
   71c74:	bne	718c8 <fputs@plt+0x60754>
   71c78:	b	71be4 <fputs@plt+0x60a70>
   71c7c:	mvn	r3, #0
   71c80:	str	r3, [sp, #12]
   71c84:	ldr	r3, [sp, #44]	; 0x2c
   71c88:	str	r3, [sp, #8]
   71c8c:	ldr	r3, [sp, #68]	; 0x44
   71c90:	str	r3, [sp, #4]
   71c94:	str	r4, [sp]
   71c98:	ldr	r3, [sp, #64]	; 0x40
   71c9c:	mov	r2, sl
   71ca0:	mov	r1, fp
   71ca4:	mov	r0, r7
   71ca8:	bl	64920 <fputs@plt+0x537ac>
   71cac:	b	71bbc <fputs@plt+0x60a48>
   71cb0:	cmp	r8, #0
   71cb4:	moveq	r3, r4
   71cb8:	addne	r3, r4, #1
   71cbc:	ldrb	r3, [r3, #25]
   71cc0:	str	r3, [sp, #24]
   71cc4:	mov	r3, #1
   71cc8:	str	r3, [sp, #12]
   71ccc:	ldr	r3, [sp, #40]	; 0x28
   71cd0:	str	r3, [sp, #8]
   71cd4:	ldr	r3, [sp, #68]	; 0x44
   71cd8:	str	r3, [sp, #4]
   71cdc:	str	r4, [sp]
   71ce0:	ldr	r3, [sp, #64]	; 0x40
   71ce4:	mov	r2, sl
   71ce8:	mov	r1, fp
   71cec:	mov	r0, r7
   71cf0:	bl	64920 <fputs@plt+0x537ac>
   71cf4:	ldrb	r3, [r4, #24]
   71cf8:	cmp	r3, #0
   71cfc:	bne	71bc8 <fputs@plt+0x60a54>
   71d00:	ldr	r3, [sp, #24]
   71d04:	sub	r3, r3, #7
   71d08:	tst	r3, #253	; 0xfd
   71d0c:	beq	71bc8 <fputs@plt+0x60a54>
   71d10:	mov	r0, r7
   71d14:	bl	19808 <fputs@plt+0x8694>
   71d18:	b	71bc8 <fputs@plt+0x60a54>
   71d1c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   71d20:	strd	r6, [sp, #8]
   71d24:	strd	r8, [sp, #16]
   71d28:	strd	sl, [sp, #24]
   71d2c:	str	lr, [sp, #32]
   71d30:	sub	sp, sp, #220	; 0xdc
   71d34:	str	r1, [sp, #36]	; 0x24
   71d38:	mov	sl, r2
   71d3c:	mov	fp, r3
   71d40:	mov	r3, #0
   71d44:	str	r3, [sp, #212]	; 0xd4
   71d48:	str	r3, [sp, #208]	; 0xd0
   71d4c:	ldr	r5, [r0]
   71d50:	str	r3, [sp, #188]	; 0xbc
   71d54:	str	r3, [sp, #192]	; 0xc0
   71d58:	str	r3, [sp, #196]	; 0xc4
   71d5c:	str	r3, [sp, #200]	; 0xc8
   71d60:	str	r3, [sp, #204]	; 0xcc
   71d64:	ldr	r3, [r0, #68]	; 0x44
   71d68:	cmp	r3, #0
   71d6c:	bne	73890 <fputs@plt+0x6271c>
   71d70:	mov	r6, r0
   71d74:	ldrb	r3, [r5, #69]	; 0x45
   71d78:	str	r3, [sp, #44]	; 0x2c
   71d7c:	cmp	r3, #0
   71d80:	bne	738f0 <fputs@plt+0x6277c>
   71d84:	cmp	r2, #0
   71d88:	streq	r2, [sp, #40]	; 0x28
   71d8c:	beq	71db8 <fputs@plt+0x60c44>
   71d90:	ldr	r3, [r2, #8]
   71d94:	tst	r3, #256	; 0x100
   71d98:	moveq	r3, #0
   71d9c:	streq	r3, [sp, #40]	; 0x28
   71da0:	beq	71db8 <fputs@plt+0x60c44>
   71da4:	ldr	r4, [r2, #48]	; 0x30
   71da8:	cmp	r4, #0
   71dac:	movne	r3, #0
   71db0:	strne	r3, [sp, #40]	; 0x28
   71db4:	beq	71f84 <fputs@plt+0x60e10>
   71db8:	ldr	r1, [sp, #36]	; 0x24
   71dbc:	ldr	r9, [r1, #16]
   71dc0:	cmp	r9, #0
   71dc4:	beq	73898 <fputs@plt+0x62724>
   71dc8:	mov	r0, r6
   71dcc:	bl	716a4 <fputs@plt+0x60530>
   71dd0:	subs	r9, r0, #0
   71dd4:	beq	73898 <fputs@plt+0x62724>
   71dd8:	ldr	r1, [r9, #64]	; 0x40
   71ddc:	mov	r0, r5
   71de0:	bl	1a280 <fputs@plt+0x910c>
   71de4:	str	r0, [sp, #60]	; 0x3c
   71de8:	ldr	r2, [r9]
   71dec:	ldr	r3, [r5, #16]
   71df0:	ldr	r3, [r3, r0, lsl #4]
   71df4:	str	r3, [sp]
   71df8:	mov	r3, #0
   71dfc:	mov	r1, #18
   71e00:	mov	r0, r6
   71e04:	bl	3916c <fputs@plt+0x27ff8>
   71e08:	cmp	r0, #0
   71e0c:	movne	r9, #0
   71e10:	bne	73898 <fputs@plt+0x62724>
   71e14:	ldrb	r8, [r9, #42]	; 0x2a
   71e18:	add	r3, sp, #184	; 0xb8
   71e1c:	str	r3, [sp]
   71e20:	mov	r3, #0
   71e24:	mov	r2, #108	; 0x6c
   71e28:	mov	r1, r9
   71e2c:	mov	r0, r6
   71e30:	bl	1a5d0 <fputs@plt+0x945c>
   71e34:	str	r0, [sp, #64]	; 0x40
   71e38:	ldr	r3, [r9, #12]
   71e3c:	str	r3, [sp, #72]	; 0x48
   71e40:	mov	r1, r9
   71e44:	mov	r0, r6
   71e48:	bl	54c44 <fputs@plt+0x43ad0>
   71e4c:	cmp	r0, #0
   71e50:	movne	r9, #0
   71e54:	bne	73898 <fputs@plt+0x62724>
   71e58:	ldr	r2, [sp, #184]	; 0xb8
   71e5c:	mov	r1, r9
   71e60:	mov	r0, r6
   71e64:	bl	3b1e0 <fputs@plt+0x2a06c>
   71e68:	subs	r3, r0, #0
   71e6c:	str	r3, [sp, #48]	; 0x30
   71e70:	movne	r9, #0
   71e74:	bne	73898 <fputs@plt+0x62724>
   71e78:	mov	r0, r6
   71e7c:	bl	2de28 <fputs@plt+0x1ccb4>
   71e80:	subs	r3, r0, #0
   71e84:	str	r3, [sp, #68]	; 0x44
   71e88:	beq	738fc <fputs@plt+0x62788>
   71e8c:	ldrb	r3, [r6, #18]
   71e90:	cmp	r3, #0
   71e94:	beq	71fa8 <fputs@plt+0x60e34>
   71e98:	ldr	r3, [sp, #64]	; 0x40
   71e9c:	orrs	r3, sl, r3
   71ea0:	ldr	r2, [sp, #60]	; 0x3c
   71ea4:	movne	r1, #1
   71ea8:	moveq	r1, #0
   71eac:	mov	r0, r6
   71eb0:	bl	58200 <fputs@plt+0x4708c>
   71eb4:	cmp	fp, #0
   71eb8:	beq	71fb8 <fputs@plt+0x60e44>
   71ebc:	mov	r2, r9
   71ec0:	ldr	r1, [sp, #60]	; 0x3c
   71ec4:	mov	r0, r6
   71ec8:	bl	1a110 <fputs@plt+0x8f9c>
   71ecc:	str	r0, [sp, #88]	; 0x58
   71ed0:	ldr	r2, [r6, #76]	; 0x4c
   71ed4:	add	r3, r2, #1
   71ed8:	str	r3, [sp, #84]	; 0x54
   71edc:	ldrsh	r3, [r9, #34]	; 0x22
   71ee0:	add	r3, r3, #1
   71ee4:	add	r3, r3, r2
   71ee8:	str	r3, [r6, #76]	; 0x4c
   71eec:	ldrb	r1, [r9, #42]	; 0x2a
   71ef0:	tst	r1, #16
   71ef4:	beq	72828 <fputs@plt+0x616b4>
   71ef8:	add	r2, r2, #2
   71efc:	str	r2, [sp, #80]	; 0x50
   71f00:	add	r3, r3, #1
   71f04:	str	r3, [r6, #76]	; 0x4c
   71f08:	and	r3, r8, #32
   71f0c:	str	r3, [sp, #76]	; 0x4c
   71f10:	ldrb	r3, [r9, #42]	; 0x2a
   71f14:	mvn	r3, r3
   71f18:	ubfx	r3, r3, #7, #1
   71f1c:	str	r3, [sp, #56]	; 0x38
   71f20:	cmp	fp, #0
   71f24:	beq	72b08 <fputs@plt+0x61994>
   71f28:	ldr	r3, [fp, #4]
   71f2c:	cmp	r3, #0
   71f30:	ble	72b14 <fputs@plt+0x619a0>
   71f34:	ldr	r3, [sp, #48]	; 0x30
   71f38:	mvn	r1, #0
   71f3c:	ldr	r2, [fp]
   71f40:	add	r2, r2, r3, lsl #3
   71f44:	str	r1, [r2, #4]
   71f48:	add	r3, r3, #1
   71f4c:	ldr	r2, [fp, #4]
   71f50:	cmp	r2, r3
   71f54:	bgt	71f3c <fputs@plt+0x60dc8>
   71f58:	cmp	r2, #0
   71f5c:	mvnle	r3, #0
   71f60:	strle	r3, [sp, #52]	; 0x34
   71f64:	ble	7293c <fputs@plt+0x617c8>
   71f68:	ldr	r8, [sp, #48]	; 0x30
   71f6c:	mvn	r3, #0
   71f70:	str	r3, [sp, #52]	; 0x34
   71f74:	str	r5, [sp, #92]	; 0x5c
   71f78:	str	r6, [sp, #96]	; 0x60
   71f7c:	str	sl, [sp, #100]	; 0x64
   71f80:	b	7287c <fputs@plt+0x61708>
   71f84:	ldr	r3, [r2]
   71f88:	str	r3, [sp, #40]	; 0x28
   71f8c:	mov	r3, #0
   71f90:	str	r3, [r2]
   71f94:	mov	r1, r2
   71f98:	mov	r0, r5
   71f9c:	bl	25c30 <fputs@plt+0x14abc>
   71fa0:	mov	sl, r4
   71fa4:	b	71db8 <fputs@plt+0x60c44>
   71fa8:	ldrb	r3, [r0, #89]	; 0x59
   71fac:	orr	r3, r3, #4
   71fb0:	strb	r3, [r0, #89]	; 0x59
   71fb4:	b	71e98 <fputs@plt+0x60d24>
   71fb8:	cmp	sl, #0
   71fbc:	beq	71ebc <fputs@plt+0x60d48>
   71fc0:	ldr	r3, [r6, #536]	; 0x218
   71fc4:	cmp	r3, #0
   71fc8:	bne	71ebc <fputs@plt+0x60d48>
   71fcc:	ldr	r3, [sl, #64]	; 0x40
   71fd0:	cmp	r3, #0
   71fd4:	bne	71ebc <fputs@plt+0x60d48>
   71fd8:	ldr	r3, [r6]
   71fdc:	str	r3, [sp, #88]	; 0x58
   71fe0:	mov	r1, r9
   71fe4:	mov	r0, r6
   71fe8:	bl	1a48c <fputs@plt+0x9318>
   71fec:	cmp	r0, #0
   71ff0:	bne	71ebc <fputs@plt+0x60d48>
   71ff4:	ldrb	r3, [r9, #42]	; 0x2a
   71ff8:	tst	r3, #16
   71ffc:	bne	71ebc <fputs@plt+0x60d48>
   72000:	ldr	r3, [sp, #256]	; 0x100
   72004:	cmp	r3, #10
   72008:	ldrne	r3, [sp, #256]	; 0x100
   7200c:	strne	r3, [sp, #92]	; 0x5c
   72010:	beq	72134 <fputs@plt+0x60fc0>
   72014:	ldr	r2, [sl, #28]
   72018:	ldr	r3, [r2]
   7201c:	cmp	r3, #1
   72020:	bne	71ebc <fputs@plt+0x60d48>
   72024:	ldr	r3, [r2, #28]
   72028:	cmp	r3, #0
   7202c:	bne	71ebc <fputs@plt+0x60d48>
   72030:	ldr	r3, [sl, #32]
   72034:	cmp	r3, #0
   72038:	bne	71ebc <fputs@plt+0x60d48>
   7203c:	ldr	r3, [sl, #44]	; 0x2c
   72040:	cmp	r3, #0
   72044:	bne	71ebc <fputs@plt+0x60d48>
   72048:	ldr	r3, [sl, #36]	; 0x24
   7204c:	cmp	r3, #0
   72050:	bne	71ebc <fputs@plt+0x60d48>
   72054:	ldr	r3, [sl, #56]	; 0x38
   72058:	cmp	r3, #0
   7205c:	bne	71ebc <fputs@plt+0x60d48>
   72060:	ldr	r3, [sl, #48]	; 0x30
   72064:	cmp	r3, #0
   72068:	bne	71ebc <fputs@plt+0x60d48>
   7206c:	ldr	r3, [sl, #8]
   72070:	tst	r3, #1
   72074:	bne	71ebc <fputs@plt+0x60d48>
   72078:	ldr	r3, [sl]
   7207c:	ldr	r1, [r3]
   72080:	str	r1, [sp, #76]	; 0x4c
   72084:	cmp	r1, #1
   72088:	bne	71ebc <fputs@plt+0x60d48>
   7208c:	ldr	r3, [r3, #4]
   72090:	ldr	r3, [r3]
   72094:	ldrb	r3, [r3]
   72098:	cmp	r3, #158	; 0x9e
   7209c:	bne	71ebc <fputs@plt+0x60d48>
   720a0:	add	r2, r2, #8
   720a4:	mov	r1, #0
   720a8:	mov	r0, r6
   720ac:	bl	70604 <fputs@plt+0x5f490>
   720b0:	mov	r7, r0
   720b4:	cmp	r0, #0
   720b8:	cmpne	r9, r0
   720bc:	beq	71ebc <fputs@plt+0x60d48>
   720c0:	ldrb	r2, [r0, #42]	; 0x2a
   720c4:	ldrb	r3, [r9, #42]	; 0x2a
   720c8:	eor	r3, r3, #32
   720cc:	eor	r1, r2, #32
   720d0:	ubfx	r3, r3, #5, #1
   720d4:	ubfx	r1, r1, #5, #1
   720d8:	cmp	r3, r1
   720dc:	bne	71ebc <fputs@plt+0x60d48>
   720e0:	ands	r3, r2, #16
   720e4:	str	r3, [sp, #100]	; 0x64
   720e8:	bne	71ebc <fputs@plt+0x60d48>
   720ec:	ldr	r3, [r0, #12]
   720f0:	cmp	r3, #0
   720f4:	bne	71ebc <fputs@plt+0x60d48>
   720f8:	ldrsh	r3, [r9, #34]	; 0x22
   720fc:	mov	r2, r3
   72100:	str	r3, [sp, #80]	; 0x50
   72104:	ldrsh	r3, [r0, #34]	; 0x22
   72108:	cmp	r3, r2
   7210c:	bne	71ebc <fputs@plt+0x60d48>
   72110:	ldrsh	r2, [r9, #32]
   72114:	ldrsh	r3, [r0, #32]
   72118:	cmp	r2, r3
   7211c:	bne	71ebc <fputs@plt+0x60d48>
   72120:	ldr	r3, [sp, #48]	; 0x30
   72124:	str	r8, [sp, #52]	; 0x34
   72128:	str	r5, [sp, #56]	; 0x38
   7212c:	mov	r5, r3
   72130:	b	72160 <fputs@plt+0x60fec>
   72134:	ldrsh	r3, [r9, #32]
   72138:	cmp	r3, #0
   7213c:	movlt	r3, #2
   72140:	strlt	r3, [sp, #92]	; 0x5c
   72144:	blt	72014 <fputs@plt+0x60ea0>
   72148:	ldrb	r3, [r9, #43]	; 0x2b
   7214c:	cmp	r3, #10
   72150:	moveq	r3, #2
   72154:	str	r3, [sp, #92]	; 0x5c
   72158:	b	72014 <fputs@plt+0x60ea0>
   7215c:	add	r5, r5, #1
   72160:	ldr	r3, [sp, #80]	; 0x50
   72164:	cmp	r5, r3
   72168:	bge	7220c <fputs@plt+0x61098>
   7216c:	lsl	r3, r5, #4
   72170:	ldr	r8, [r9, #4]
   72174:	add	r8, r8, r3
   72178:	ldr	r4, [r7, #4]
   7217c:	add	r4, r4, r3
   72180:	ldrb	r2, [r8, #13]
   72184:	ldrb	r3, [r4, #13]
   72188:	cmp	r2, r3
   7218c:	bne	727f8 <fputs@plt+0x61684>
   72190:	ldr	r1, [r4, #8]
   72194:	ldr	r0, [r8, #8]
   72198:	bl	294a8 <fputs@plt+0x18334>
   7219c:	cmp	r0, #0
   721a0:	bne	72804 <fputs@plt+0x61690>
   721a4:	ldrb	r3, [r8, #12]
   721a8:	cmp	r3, #0
   721ac:	beq	721bc <fputs@plt+0x61048>
   721b0:	ldrb	r3, [r4, #12]
   721b4:	cmp	r3, #0
   721b8:	beq	72810 <fputs@plt+0x6169c>
   721bc:	cmp	r5, #0
   721c0:	ble	7215c <fputs@plt+0x60fe8>
   721c4:	ldr	r3, [r8, #4]
   721c8:	ldr	r0, [r4, #4]
   721cc:	clz	r1, r3
   721d0:	lsr	r1, r1, #5
   721d4:	clz	r2, r0
   721d8:	lsr	r2, r2, #5
   721dc:	cmp	r1, r2
   721e0:	bne	7281c <fputs@plt+0x616a8>
   721e4:	cmp	r3, #0
   721e8:	beq	7215c <fputs@plt+0x60fe8>
   721ec:	ldr	r1, [r0, #8]
   721f0:	ldr	r0, [r3, #8]
   721f4:	bl	11150 <strcmp@plt>
   721f8:	cmp	r0, #0
   721fc:	beq	7215c <fputs@plt+0x60fe8>
   72200:	ldr	r8, [sp, #52]	; 0x34
   72204:	ldr	r5, [sp, #56]	; 0x38
   72208:	b	71ebc <fputs@plt+0x60d48>
   7220c:	ldr	r5, [sp, #56]	; 0x38
   72210:	ldr	r4, [r9, #8]
   72214:	ldr	r3, [sp, #48]	; 0x30
   72218:	str	r3, [sp, #96]	; 0x60
   7221c:	b	7222c <fputs@plt+0x610b8>
   72220:	ldr	r8, [sp, #52]	; 0x34
   72224:	b	71ebc <fputs@plt+0x60d48>
   72228:	ldr	r4, [r4, #20]
   7222c:	cmp	r4, #0
   72230:	beq	72274 <fputs@plt+0x61100>
   72234:	ldrb	r3, [r4, #54]	; 0x36
   72238:	ldr	r2, [sp, #96]	; 0x60
   7223c:	ldr	r1, [sp, #76]	; 0x4c
   72240:	cmp	r3, #0
   72244:	movne	r2, r1
   72248:	str	r2, [sp, #96]	; 0x60
   7224c:	ldr	r8, [r7, #8]
   72250:	cmp	r8, #0
   72254:	beq	72220 <fputs@plt+0x610ac>
   72258:	mov	r1, r8
   7225c:	mov	r0, r4
   72260:	bl	294e8 <fputs@plt+0x18374>
   72264:	cmp	r0, #0
   72268:	bne	72228 <fputs@plt+0x610b4>
   7226c:	ldr	r8, [r8, #20]
   72270:	b	72250 <fputs@plt+0x610dc>
   72274:	ldr	r8, [sp, #52]	; 0x34
   72278:	ldr	r1, [r9, #24]
   7227c:	cmp	r1, #0
   72280:	beq	72298 <fputs@plt+0x61124>
   72284:	mvn	r2, #0
   72288:	ldr	r0, [r7, #24]
   7228c:	bl	1ee78 <fputs@plt+0xdd04>
   72290:	cmp	r0, #0
   72294:	bne	71ebc <fputs@plt+0x60d48>
   72298:	ldr	r3, [sp, #88]	; 0x58
   7229c:	ldr	r3, [r3, #24]
   722a0:	tst	r3, #524288	; 0x80000
   722a4:	beq	722b4 <fputs@plt+0x61140>
   722a8:	ldr	r2, [r9, #16]
   722ac:	cmp	r2, #0
   722b0:	bne	71ebc <fputs@plt+0x60d48>
   722b4:	ands	r3, r3, #128	; 0x80
   722b8:	str	r3, [sp, #104]	; 0x68
   722bc:	bne	71ebc <fputs@plt+0x60d48>
   722c0:	ldr	r1, [r7, #64]	; 0x40
   722c4:	ldr	r0, [sp, #88]	; 0x58
   722c8:	bl	1a280 <fputs@plt+0x910c>
   722cc:	mov	r4, r0
   722d0:	str	r0, [sp, #108]	; 0x6c
   722d4:	mov	r0, r6
   722d8:	bl	2de28 <fputs@plt+0x1ccb4>
   722dc:	str	r0, [sp, #52]	; 0x34
   722e0:	mov	r1, r4
   722e4:	mov	r0, r6
   722e8:	bl	58198 <fputs@plt+0x47024>
   722ec:	ldr	r3, [r6, #72]	; 0x48
   722f0:	str	r3, [sp, #76]	; 0x4c
   722f4:	add	r2, r3, #1
   722f8:	str	r2, [sp, #56]	; 0x38
   722fc:	add	r3, r3, #2
   72300:	str	r3, [r6, #72]	; 0x48
   72304:	mov	r2, r9
   72308:	ldr	r1, [sp, #60]	; 0x3c
   7230c:	mov	r0, r6
   72310:	bl	1a110 <fputs@plt+0x8f9c>
   72314:	mov	r4, r0
   72318:	mov	r0, r6
   7231c:	bl	18ec4 <fputs@plt+0x7d50>
   72320:	str	r0, [sp, #84]	; 0x54
   72324:	mov	r0, r6
   72328:	bl	18ec4 <fputs@plt+0x7d50>
   7232c:	str	r0, [sp, #80]	; 0x50
   72330:	mov	r3, #55	; 0x37
   72334:	str	r3, [sp]
   72338:	mov	r3, r9
   7233c:	ldr	r2, [sp, #60]	; 0x3c
   72340:	ldr	r1, [sp, #56]	; 0x38
   72344:	mov	r0, r6
   72348:	bl	3ba48 <fputs@plt+0x2a8d4>
   7234c:	ldr	r3, [sp, #88]	; 0x58
   72350:	ldr	r3, [r3, #24]
   72354:	tst	r3, #134217728	; 0x8000000
   72358:	ldrne	r3, [sp, #104]	; 0x68
   7235c:	strne	r3, [sp, #96]	; 0x60
   72360:	bne	723cc <fputs@plt+0x61258>
   72364:	ldrsh	r3, [r9, #32]
   72368:	cmp	r3, #0
   7236c:	bge	7237c <fputs@plt+0x61208>
   72370:	ldr	r3, [r9, #8]
   72374:	cmp	r3, #0
   72378:	bne	72398 <fputs@plt+0x61224>
   7237c:	ldr	r3, [sp, #96]	; 0x60
   72380:	cmp	r3, #0
   72384:	bne	72398 <fputs@plt+0x61224>
   72388:	ldr	r3, [sp, #92]	; 0x5c
   7238c:	sub	r3, r3, #1
   72390:	cmp	r3, #1
   72394:	bls	723cc <fputs@plt+0x61258>
   72398:	mov	r3, #0
   7239c:	ldr	r2, [sp, #56]	; 0x38
   723a0:	mov	r1, #108	; 0x6c
   723a4:	ldr	r0, [sp, #52]	; 0x34
   723a8:	bl	2e4d0 <fputs@plt+0x1d35c>
   723ac:	str	r0, [sp, #112]	; 0x70
   723b0:	mov	r1, #13
   723b4:	ldr	r0, [sp, #52]	; 0x34
   723b8:	bl	2de08 <fputs@plt+0x1cc94>
   723bc:	str	r0, [sp, #96]	; 0x60
   723c0:	ldr	r1, [sp, #112]	; 0x70
   723c4:	ldr	r0, [sp, #52]	; 0x34
   723c8:	bl	17a4c <fputs@plt+0x68d8>
   723cc:	ldrb	r3, [r7, #42]	; 0x2a
   723d0:	tst	r3, #32
   723d4:	bne	725e4 <fputs@plt+0x61470>
   723d8:	mov	r3, #54	; 0x36
   723dc:	str	r3, [sp]
   723e0:	mov	r3, r7
   723e4:	ldr	r2, [sp, #108]	; 0x6c
   723e8:	ldr	r1, [sp, #76]	; 0x4c
   723ec:	mov	r0, r6
   723f0:	bl	3ba48 <fputs@plt+0x2a8d4>
   723f4:	mov	r3, #0
   723f8:	ldr	r2, [sp, #76]	; 0x4c
   723fc:	mov	r1, #108	; 0x6c
   72400:	ldr	r0, [sp, #52]	; 0x34
   72404:	bl	2e4d0 <fputs@plt+0x1d35c>
   72408:	str	r0, [sp, #116]	; 0x74
   7240c:	ldrsh	r3, [r9, #32]
   72410:	cmp	r3, #0
   72414:	blt	725b8 <fputs@plt+0x61444>
   72418:	ldr	r3, [sp, #80]	; 0x50
   7241c:	ldr	r2, [sp, #76]	; 0x4c
   72420:	mov	r1, #103	; 0x67
   72424:	ldr	r0, [sp, #52]	; 0x34
   72428:	bl	2e4d0 <fputs@plt+0x1d35c>
   7242c:	str	r0, [sp, #112]	; 0x70
   72430:	ldr	r3, [sp, #80]	; 0x50
   72434:	str	r3, [sp]
   72438:	mov	r3, #0
   7243c:	ldr	r2, [sp, #56]	; 0x38
   72440:	mov	r1, #70	; 0x46
   72444:	ldr	r0, [sp, #52]	; 0x34
   72448:	bl	2dd84 <fputs@plt+0x1cc10>
   7244c:	str	r0, [sp, #120]	; 0x78
   72450:	mov	r2, r9
   72454:	ldr	r1, [sp, #92]	; 0x5c
   72458:	mov	r0, r6
   7245c:	bl	430d8 <fputs@plt+0x31f64>
   72460:	ldr	r1, [sp, #120]	; 0x78
   72464:	ldr	r0, [sp, #52]	; 0x34
   72468:	bl	17a4c <fputs@plt+0x68d8>
   7246c:	cmp	r4, #0
   72470:	ble	72488 <fputs@plt+0x61314>
   72474:	ldr	r3, [sp, #80]	; 0x50
   72478:	mov	r2, r4
   7247c:	mov	r1, #137	; 0x89
   72480:	ldr	r0, [r6, #8]
   72484:	bl	2e4d0 <fputs@plt+0x1d35c>
   72488:	ldr	r3, [sp, #84]	; 0x54
   7248c:	ldr	r2, [sp, #76]	; 0x4c
   72490:	mov	r1, #102	; 0x66
   72494:	ldr	r0, [sp, #52]	; 0x34
   72498:	bl	2e4d0 <fputs@plt+0x1d35c>
   7249c:	mov	r4, #0
   724a0:	str	r4, [sp, #8]
   724a4:	ldr	r3, [r9]
   724a8:	str	r3, [sp, #4]
   724ac:	ldr	r2, [sp, #80]	; 0x50
   724b0:	str	r2, [sp]
   724b4:	ldr	r3, [sp, #84]	; 0x54
   724b8:	ldr	r2, [sp, #56]	; 0x38
   724bc:	mov	r1, #75	; 0x4b
   724c0:	ldr	r0, [sp, #52]	; 0x34
   724c4:	bl	2dee0 <fputs@plt+0x1cd6c>
   724c8:	mov	r1, #11
   724cc:	ldr	r0, [sp, #52]	; 0x34
   724d0:	bl	179f4 <fputs@plt+0x6880>
   724d4:	ldr	r3, [sp, #112]	; 0x70
   724d8:	ldr	r2, [sp, #76]	; 0x4c
   724dc:	mov	r1, #7
   724e0:	ldr	r0, [sp, #52]	; 0x34
   724e4:	bl	2e4d0 <fputs@plt+0x1d35c>
   724e8:	mov	r3, r4
   724ec:	ldr	r2, [sp, #76]	; 0x4c
   724f0:	mov	r1, #61	; 0x3d
   724f4:	ldr	r0, [sp, #52]	; 0x34
   724f8:	bl	2e4d0 <fputs@plt+0x1d35c>
   724fc:	mov	r3, r4
   72500:	ldr	r2, [sp, #56]	; 0x38
   72504:	mov	r1, #61	; 0x3d
   72508:	ldr	r0, [sp, #52]	; 0x34
   7250c:	bl	2e4d0 <fputs@plt+0x1d35c>
   72510:	ldr	r3, [r9, #8]
   72514:	str	r8, [sp, #112]	; 0x70
   72518:	str	r9, [sp, #120]	; 0x78
   7251c:	str	r5, [sp, #124]	; 0x7c
   72520:	mov	r5, r3
   72524:	cmp	r5, #0
   72528:	bne	72628 <fputs@plt+0x614b4>
   7252c:	ldr	r8, [sp, #112]	; 0x70
   72530:	ldr	r9, [sp, #120]	; 0x78
   72534:	mov	r4, r5
   72538:	ldr	r5, [sp, #124]	; 0x7c
   7253c:	ldr	r3, [sp, #116]	; 0x74
   72540:	cmp	r3, #0
   72544:	beq	72554 <fputs@plt+0x613e0>
   72548:	mov	r1, r3
   7254c:	ldr	r0, [sp, #52]	; 0x34
   72550:	bl	17a4c <fputs@plt+0x68d8>
   72554:	ldr	r1, [sp, #80]	; 0x50
   72558:	mov	r0, r6
   7255c:	bl	18efc <fputs@plt+0x7d88>
   72560:	ldr	r1, [sp, #84]	; 0x54
   72564:	mov	r0, r6
   72568:	bl	18efc <fputs@plt+0x7d88>
   7256c:	ldr	r3, [sp, #96]	; 0x60
   72570:	cmp	r3, #0
   72574:	moveq	r9, r4
   72578:	beq	73800 <fputs@plt+0x6268c>
   7257c:	mov	r3, #0
   72580:	mov	r2, r3
   72584:	mov	r1, #21
   72588:	ldr	r4, [sp, #52]	; 0x34
   7258c:	mov	r0, r4
   72590:	bl	2e4d0 <fputs@plt+0x1d35c>
   72594:	ldr	r1, [sp, #96]	; 0x60
   72598:	mov	r0, r4
   7259c:	bl	17a4c <fputs@plt+0x68d8>
   725a0:	mov	r3, #0
   725a4:	ldr	r2, [sp, #56]	; 0x38
   725a8:	mov	r1, #61	; 0x3d
   725ac:	mov	r0, r4
   725b0:	bl	2e4d0 <fputs@plt+0x1d35c>
   725b4:	b	71ebc <fputs@plt+0x60d48>
   725b8:	ldr	r3, [r9, #8]
   725bc:	cmp	r3, #0
   725c0:	ldr	r3, [sp, #80]	; 0x50
   725c4:	ldreq	r2, [sp, #56]	; 0x38
   725c8:	moveq	r1, #74	; 0x4a
   725cc:	ldrne	r2, [sp, #76]	; 0x4c
   725d0:	movne	r1, #103	; 0x67
   725d4:	ldr	r0, [sp, #52]	; 0x34
   725d8:	bl	2e4d0 <fputs@plt+0x1d35c>
   725dc:	str	r0, [sp, #112]	; 0x70
   725e0:	b	72488 <fputs@plt+0x61314>
   725e4:	ldr	r3, [r9]
   725e8:	str	r3, [sp]
   725ec:	mov	r3, #1
   725f0:	ldr	r2, [r9, #28]
   725f4:	ldr	r1, [sp, #60]	; 0x3c
   725f8:	mov	r0, r6
   725fc:	bl	2db38 <fputs@plt+0x1c9c4>
   72600:	ldr	r3, [r7]
   72604:	str	r3, [sp]
   72608:	mov	r3, #0
   7260c:	ldr	r2, [r7, #28]
   72610:	ldr	r1, [sp, #108]	; 0x6c
   72614:	mov	r0, r6
   72618:	bl	2db38 <fputs@plt+0x1c9c4>
   7261c:	ldr	r3, [sp, #104]	; 0x68
   72620:	str	r3, [sp, #116]	; 0x74
   72624:	b	72510 <fputs@plt+0x6139c>
   72628:	ldr	r4, [r7, #8]
   7262c:	b	72648 <fputs@plt+0x614d4>
   72630:	mov	r1, r4
   72634:	mov	r0, r5
   72638:	bl	294e8 <fputs@plt+0x18374>
   7263c:	cmp	r0, #0
   72640:	bne	72650 <fputs@plt+0x614dc>
   72644:	ldr	r4, [r4, #20]
   72648:	cmp	r4, #0
   7264c:	bne	72630 <fputs@plt+0x614bc>
   72650:	ldr	r3, [sp, #108]	; 0x6c
   72654:	str	r3, [sp]
   72658:	ldr	r3, [r4, #44]	; 0x2c
   7265c:	ldr	r9, [sp, #76]	; 0x4c
   72660:	mov	r2, r9
   72664:	mov	r1, #54	; 0x36
   72668:	ldr	r8, [sp, #52]	; 0x34
   7266c:	mov	r0, r8
   72670:	bl	2dd84 <fputs@plt+0x1cc10>
   72674:	mov	r1, r4
   72678:	mov	r0, r6
   7267c:	bl	3ba18 <fputs@plt+0x2a8a4>
   72680:	ldr	r3, [sp, #60]	; 0x3c
   72684:	str	r3, [sp]
   72688:	ldr	r3, [r5, #44]	; 0x2c
   7268c:	ldr	r2, [sp, #56]	; 0x38
   72690:	mov	r1, #55	; 0x37
   72694:	mov	r0, r8
   72698:	bl	2dd84 <fputs@plt+0x1cc10>
   7269c:	mov	r1, r5
   726a0:	mov	r0, r6
   726a4:	bl	3ba18 <fputs@plt+0x2a8a4>
   726a8:	mov	r1, #1
   726ac:	mov	r0, r8
   726b0:	bl	179f4 <fputs@plt+0x6880>
   726b4:	mov	r3, #0
   726b8:	mov	r2, r9
   726bc:	mov	r1, #108	; 0x6c
   726c0:	mov	r0, r8
   726c4:	bl	2e4d0 <fputs@plt+0x1d35c>
   726c8:	str	r0, [sp, #92]	; 0x5c
   726cc:	ldr	r3, [sp, #84]	; 0x54
   726d0:	mov	r2, r9
   726d4:	mov	r1, #101	; 0x65
   726d8:	mov	r0, r8
   726dc:	bl	2e4d0 <fputs@plt+0x1d35c>
   726e0:	ldr	r3, [sp, #88]	; 0x58
   726e4:	ldr	r3, [r3, #24]
   726e8:	tst	r3, #134217728	; 0x8000000
   726ec:	ldrhne	r9, [r4, #52]	; 0x34
   726f0:	ldrne	r8, [sp, #104]	; 0x68
   726f4:	bne	7271c <fputs@plt+0x615a8>
   726f8:	ldr	r4, [sp, #100]	; 0x64
   726fc:	b	7274c <fputs@plt+0x615d8>
   72700:	ldr	r3, [r4, #32]
   72704:	ldr	r1, [r3, r8, lsl #2]
   72708:	ldr	r0, [pc, #4040]	; 736d8 <fputs@plt+0x62564>
   7270c:	bl	294a8 <fputs@plt+0x18334>
   72710:	cmp	r0, #0
   72714:	bne	727f0 <fputs@plt+0x6167c>
   72718:	add	r8, r8, #1
   7271c:	cmp	r8, r9
   72720:	blt	72700 <fputs@plt+0x6158c>
   72724:	ldrne	r4, [sp, #100]	; 0x64
   72728:	bne	7274c <fputs@plt+0x615d8>
   7272c:	mvn	r3, #0
   72730:	str	r3, [sp]
   72734:	mov	r3, #0
   72738:	ldr	r2, [sp, #56]	; 0x38
   7273c:	mov	r1, #105	; 0x69
   72740:	ldr	r0, [sp, #52]	; 0x34
   72744:	bl	2dd84 <fputs@plt+0x1cc10>
   72748:	mov	r4, #16
   7274c:	ldrb	r3, [r7, #42]	; 0x2a
   72750:	tst	r3, #32
   72754:	beq	72768 <fputs@plt+0x615f4>
   72758:	ldrb	r3, [r5, #55]	; 0x37
   7275c:	and	r3, r3, #3
   72760:	cmp	r3, #2
   72764:	orreq	r4, r4, #1
   72768:	mov	r3, #1
   7276c:	str	r3, [sp]
   72770:	ldr	r3, [sp, #84]	; 0x54
   72774:	ldr	r2, [sp, #56]	; 0x38
   72778:	mov	r1, #110	; 0x6e
   7277c:	ldr	r8, [sp, #52]	; 0x34
   72780:	mov	r0, r8
   72784:	bl	2dd84 <fputs@plt+0x1cc10>
   72788:	mov	r1, r4
   7278c:	mov	r4, r8
   72790:	mov	r0, r8
   72794:	bl	179f4 <fputs@plt+0x6880>
   72798:	ldr	r8, [sp, #92]	; 0x5c
   7279c:	add	r3, r8, #1
   727a0:	ldr	r9, [sp, #76]	; 0x4c
   727a4:	mov	r2, r9
   727a8:	mov	r1, #7
   727ac:	mov	r0, r4
   727b0:	bl	2e4d0 <fputs@plt+0x1d35c>
   727b4:	mov	r1, r8
   727b8:	mov	r0, r4
   727bc:	bl	17a4c <fputs@plt+0x68d8>
   727c0:	mov	r3, #0
   727c4:	mov	r2, r9
   727c8:	mov	r1, #61	; 0x3d
   727cc:	mov	r0, r4
   727d0:	bl	2e4d0 <fputs@plt+0x1d35c>
   727d4:	mov	r3, #0
   727d8:	ldr	r2, [sp, #56]	; 0x38
   727dc:	mov	r1, #61	; 0x3d
   727e0:	mov	r0, r4
   727e4:	bl	2e4d0 <fputs@plt+0x1d35c>
   727e8:	ldr	r5, [r5, #20]
   727ec:	b	72524 <fputs@plt+0x613b0>
   727f0:	ldr	r4, [sp, #100]	; 0x64
   727f4:	b	7274c <fputs@plt+0x615d8>
   727f8:	ldr	r8, [sp, #52]	; 0x34
   727fc:	ldr	r5, [sp, #56]	; 0x38
   72800:	b	71ebc <fputs@plt+0x60d48>
   72804:	ldr	r8, [sp, #52]	; 0x34
   72808:	ldr	r5, [sp, #56]	; 0x38
   7280c:	b	71ebc <fputs@plt+0x60d48>
   72810:	ldr	r8, [sp, #52]	; 0x34
   72814:	ldr	r5, [sp, #56]	; 0x38
   72818:	b	71ebc <fputs@plt+0x60d48>
   7281c:	ldr	r8, [sp, #52]	; 0x34
   72820:	ldr	r5, [sp, #56]	; 0x38
   72824:	b	71ebc <fputs@plt+0x60d48>
   72828:	ldr	r3, [sp, #84]	; 0x54
   7282c:	str	r3, [sp, #80]	; 0x50
   72830:	b	71f08 <fputs@plt+0x60d94>
   72834:	str	r4, [sl, #4]
   72838:	ldr	r3, [sp, #56]	; 0x38
   7283c:	ldr	r2, [sp, #44]	; 0x2c
   72840:	cmp	r8, r4
   72844:	movne	r3, r2
   72848:	str	r3, [sp, #56]	; 0x38
   7284c:	ldrsh	r3, [r9, #32]
   72850:	ldr	r2, [sp, #52]	; 0x34
   72854:	cmp	r3, r4
   72858:	moveq	r2, r8
   7285c:	str	r2, [sp, #52]	; 0x34
   72860:	ldrsh	r3, [r9, #34]	; 0x22
   72864:	cmp	r3, r4
   72868:	ble	728bc <fputs@plt+0x61748>
   7286c:	add	r8, r8, #1
   72870:	ldr	r3, [fp, #4]
   72874:	cmp	r3, r8
   72878:	ble	72930 <fputs@plt+0x617bc>
   7287c:	ldrsh	r5, [r9, #34]	; 0x22
   72880:	cmp	r5, #0
   72884:	ble	728bc <fputs@plt+0x61748>
   72888:	ldr	r3, [fp]
   7288c:	add	sl, r3, r8, lsl #3
   72890:	ldr	r7, [r3, r8, lsl #3]
   72894:	ldr	r6, [r9, #4]
   72898:	ldr	r4, [sp, #48]	; 0x30
   7289c:	ldr	r1, [r6, r4, lsl #4]
   728a0:	mov	r0, r7
   728a4:	bl	14234 <fputs@plt+0x30c0>
   728a8:	cmp	r0, #0
   728ac:	beq	72834 <fputs@plt+0x616c0>
   728b0:	add	r4, r4, #1
   728b4:	cmp	r4, r5
   728b8:	bne	7289c <fputs@plt+0x61728>
   728bc:	ldr	r3, [fp]
   728c0:	ldr	r4, [r3, r8, lsl #3]
   728c4:	mov	r0, r4
   728c8:	bl	18b20 <fputs@plt+0x79ac>
   728cc:	adds	r0, r0, #0
   728d0:	movne	r0, #1
   728d4:	ldr	r3, [sp, #76]	; 0x4c
   728d8:	cmp	r3, #0
   728dc:	movne	r0, #0
   728e0:	cmp	r0, #0
   728e4:	beq	728f8 <fputs@plt+0x61784>
   728e8:	ldr	r3, [sp, #44]	; 0x2c
   728ec:	str	r3, [sp, #56]	; 0x38
   728f0:	str	r8, [sp, #52]	; 0x34
   728f4:	b	7286c <fputs@plt+0x616f8>
   728f8:	ldr	r5, [sp, #92]	; 0x5c
   728fc:	ldr	r6, [sp, #96]	; 0x60
   72900:	ldr	sl, [sp, #100]	; 0x64
   72904:	str	r4, [sp]
   72908:	mov	r3, #0
   7290c:	ldr	r2, [sp, #36]	; 0x24
   72910:	movw	r1, #57184	; 0xdf60
   72914:	movt	r1, #8
   72918:	mov	r0, r6
   7291c:	bl	3907c <fputs@plt+0x27f08>
   72920:	mov	r3, #1
   72924:	strb	r3, [r6, #17]
   72928:	mov	r9, #0
   7292c:	b	73898 <fputs@plt+0x62724>
   72930:	ldr	r5, [sp, #92]	; 0x5c
   72934:	ldr	r6, [sp, #96]	; 0x60
   72938:	ldr	sl, [sp, #100]	; 0x64
   7293c:	ldr	r3, [sp, #80]	; 0x50
   72940:	add	r8, r3, #1
   72944:	str	r8, [sp, #108]	; 0x6c
   72948:	cmp	sl, #0
   7294c:	beq	72bfc <fputs@plt+0x61a88>
   72950:	ldr	r4, [r6, #76]	; 0x4c
   72954:	add	r4, r4, #1
   72958:	str	r4, [r6, #76]	; 0x4c
   7295c:	ldr	r0, [sp, #68]	; 0x44
   72960:	ldr	r7, [r0, #32]
   72964:	add	r3, r7, #1
   72968:	str	r3, [sp]
   7296c:	mov	r3, #0
   72970:	mov	r2, r4
   72974:	mov	r1, #16
   72978:	bl	2dd84 <fputs@plt+0x1cc10>
   7297c:	mov	r3, #13
   72980:	strb	r3, [sp, #188]	; 0xbc
   72984:	str	r4, [sp, #192]	; 0xc0
   72988:	mov	r3, #0
   7298c:	strb	r3, [sp, #189]	; 0xbd
   72990:	mov	r3, r8
   72994:	ldr	r2, [sp, #48]	; 0x30
   72998:	ldr	r1, [sp, #56]	; 0x38
   7299c:	cmp	r1, #0
   729a0:	moveq	r3, r2
   729a4:	str	r3, [sp, #196]	; 0xc4
   729a8:	ldrsh	r3, [r9, #34]	; 0x22
   729ac:	str	r3, [sp, #200]	; 0xc8
   729b0:	add	r2, sp, #188	; 0xbc
   729b4:	mov	r1, sl
   729b8:	mov	r0, r6
   729bc:	bl	582ec <fputs@plt+0x47178>
   729c0:	cmp	r0, #0
   729c4:	movne	r9, #0
   729c8:	bne	73898 <fputs@plt+0x62724>
   729cc:	ldrb	r3, [r5, #69]	; 0x45
   729d0:	str	r3, [sp, #100]	; 0x64
   729d4:	cmp	r3, #0
   729d8:	movne	r9, #0
   729dc:	bne	73898 <fputs@plt+0x62724>
   729e0:	ldr	r3, [r6, #68]	; 0x44
   729e4:	str	r3, [sp, #92]	; 0x5c
   729e8:	cmp	r3, #0
   729ec:	movne	r9, #0
   729f0:	bne	73898 <fputs@plt+0x62724>
   729f4:	ldr	r3, [sp, #196]	; 0xc4
   729f8:	str	r3, [sp, #120]	; 0x78
   729fc:	mov	r1, r4
   72a00:	ldr	r4, [sp, #68]	; 0x44
   72a04:	mov	r0, r4
   72a08:	bl	2e498 <fputs@plt+0x1d324>
   72a0c:	mov	r1, r7
   72a10:	mov	r0, r4
   72a14:	bl	17a4c <fputs@plt+0x68d8>
   72a18:	ldr	r3, [sl]
   72a1c:	ldr	r3, [r3]
   72a20:	str	r3, [sp, #56]	; 0x38
   72a24:	ldr	r3, [sp, #64]	; 0x40
   72a28:	cmp	r3, #0
   72a2c:	beq	72b20 <fputs@plt+0x619ac>
   72a30:	ldr	r8, [r6, #72]	; 0x48
   72a34:	add	r3, r8, #1
   72a38:	str	r3, [r6, #72]	; 0x48
   72a3c:	mov	r0, r6
   72a40:	bl	18ec4 <fputs@plt+0x7d50>
   72a44:	mov	r4, r0
   72a48:	mov	r0, r6
   72a4c:	bl	18ec4 <fputs@plt+0x7d50>
   72a50:	mov	r7, r0
   72a54:	ldr	r3, [sp, #56]	; 0x38
   72a58:	str	r8, [sp, #92]	; 0x5c
   72a5c:	mov	r2, r8
   72a60:	mov	r1, #57	; 0x39
   72a64:	ldr	r8, [sp, #68]	; 0x44
   72a68:	mov	r0, r8
   72a6c:	bl	2e4d0 <fputs@plt+0x1d35c>
   72a70:	ldr	r2, [sp, #192]	; 0xc0
   72a74:	mov	r1, #18
   72a78:	str	r8, [sp, #68]	; 0x44
   72a7c:	mov	r0, r8
   72a80:	bl	2e44c <fputs@plt+0x1d2d8>
   72a84:	mov	r8, r0
   72a88:	str	r4, [sp]
   72a8c:	ldr	r3, [sp, #56]	; 0x38
   72a90:	ldr	r2, [sp, #120]	; 0x78
   72a94:	mov	r1, #49	; 0x31
   72a98:	ldr	r0, [sp, #68]	; 0x44
   72a9c:	bl	2dd84 <fputs@plt+0x1cc10>
   72aa0:	mov	r3, r7
   72aa4:	ldr	r2, [sp, #92]	; 0x5c
   72aa8:	mov	r1, #74	; 0x4a
   72aac:	ldr	r0, [sp, #68]	; 0x44
   72ab0:	bl	2e4d0 <fputs@plt+0x1d35c>
   72ab4:	str	r7, [sp]
   72ab8:	mov	r3, r4
   72abc:	ldr	r2, [sp, #92]	; 0x5c
   72ac0:	mov	r1, #75	; 0x4b
   72ac4:	ldr	r0, [sp, #68]	; 0x44
   72ac8:	bl	2dd84 <fputs@plt+0x1cc10>
   72acc:	mov	r1, r8
   72ad0:	ldr	r0, [sp, #68]	; 0x44
   72ad4:	bl	2e718 <fputs@plt+0x1d5a4>
   72ad8:	mov	r1, r8
   72adc:	ldr	r0, [sp, #68]	; 0x44
   72ae0:	bl	17a4c <fputs@plt+0x68d8>
   72ae4:	mov	r1, r4
   72ae8:	mov	r0, r6
   72aec:	bl	18efc <fputs@plt+0x7d88>
   72af0:	mov	r1, r7
   72af4:	mov	r0, r6
   72af8:	bl	18efc <fputs@plt+0x7d88>
   72afc:	mov	r3, #1
   72b00:	str	r3, [sp, #100]	; 0x64
   72b04:	b	72c6c <fputs@plt+0x61af8>
   72b08:	mvn	r3, #0
   72b0c:	str	r3, [sp, #52]	; 0x34
   72b10:	b	7293c <fputs@plt+0x617c8>
   72b14:	mvn	r3, #0
   72b18:	str	r3, [sp, #52]	; 0x34
   72b1c:	b	7293c <fputs@plt+0x617c8>
   72b20:	mov	r0, r6
   72b24:	bl	2de28 <fputs@plt+0x1ccb4>
   72b28:	mov	r8, r0
   72b2c:	ldr	r7, [r0, #32]
   72b30:	ldrb	r3, [r9, #42]	; 0x2a
   72b34:	tst	r3, #16
   72b38:	ldreq	r3, [sp, #64]	; 0x40
   72b3c:	streq	r3, [sp, #96]	; 0x60
   72b40:	bne	72b54 <fputs@plt+0x619e0>
   72b44:	cmp	r7, #1
   72b48:	ble	72c6c <fputs@plt+0x61af8>
   72b4c:	mov	r4, #1
   72b50:	b	72b84 <fputs@plt+0x61a10>
   72b54:	mov	r1, r9
   72b58:	ldr	r0, [r6]
   72b5c:	bl	1a694 <fputs@plt+0x9520>
   72b60:	str	r0, [sp, #96]	; 0x60
   72b64:	b	72b44 <fputs@plt+0x619d0>
   72b68:	ldr	r3, [r0, #12]
   72b6c:	ldr	r2, [sp, #60]	; 0x3c
   72b70:	cmp	r2, r3
   72b74:	beq	72bb8 <fputs@plt+0x61a44>
   72b78:	add	r4, r4, #1
   72b7c:	cmp	r4, r7
   72b80:	beq	72c6c <fputs@plt+0x61af8>
   72b84:	mov	r1, r4
   72b88:	mov	r0, r8
   72b8c:	bl	17a1c <fputs@plt+0x68a8>
   72b90:	ldrb	r3, [r0]
   72b94:	cmp	r3, #54	; 0x36
   72b98:	beq	72b68 <fputs@plt+0x619f4>
   72b9c:	cmp	r3, #152	; 0x98
   72ba0:	bne	72b78 <fputs@plt+0x61a04>
   72ba4:	ldr	r3, [r0, #16]
   72ba8:	ldr	r2, [sp, #96]	; 0x60
   72bac:	cmp	r3, r2
   72bb0:	bne	72b78 <fputs@plt+0x61a04>
   72bb4:	b	72a30 <fputs@plt+0x618bc>
   72bb8:	ldr	r2, [r0, #8]
   72bbc:	ldr	r3, [r9, #28]
   72bc0:	cmp	r2, r3
   72bc4:	beq	72a30 <fputs@plt+0x618bc>
   72bc8:	ldr	r3, [r9, #8]
   72bcc:	cmp	r3, #0
   72bd0:	beq	72b78 <fputs@plt+0x61a04>
   72bd4:	ldr	r1, [r3, #44]	; 0x2c
   72bd8:	cmp	r2, r1
   72bdc:	beq	72a30 <fputs@plt+0x618bc>
   72be0:	ldr	r3, [r3, #20]
   72be4:	cmp	r3, #0
   72be8:	beq	72b78 <fputs@plt+0x61a04>
   72bec:	ldr	r1, [r3, #44]	; 0x2c
   72bf0:	cmp	r2, r1
   72bf4:	bne	72be0 <fputs@plt+0x61a6c>
   72bf8:	b	72a30 <fputs@plt+0x618bc>
   72bfc:	mov	r3, #0
   72c00:	str	r3, [sp, #156]	; 0x9c
   72c04:	str	r3, [sp, #160]	; 0xa0
   72c08:	str	r3, [sp, #164]	; 0xa4
   72c0c:	str	r3, [sp, #168]	; 0xa8
   72c10:	str	r3, [sp, #172]	; 0xac
   72c14:	str	r3, [sp, #176]	; 0xb0
   72c18:	str	r3, [sp, #180]	; 0xb4
   72c1c:	str	r6, [sp, #152]	; 0x98
   72c20:	ldr	r1, [sp, #40]	; 0x28
   72c24:	cmp	r1, r3
   72c28:	beq	72c4c <fputs@plt+0x61ad8>
   72c2c:	ldr	r3, [r1]
   72c30:	str	r3, [sp, #56]	; 0x38
   72c34:	add	r0, sp, #152	; 0x98
   72c38:	bl	397c0 <fputs@plt+0x2864c>
   72c3c:	cmp	r0, #0
   72c40:	movne	r9, sl
   72c44:	beq	72c54 <fputs@plt+0x61ae0>
   72c48:	b	73898 <fputs@plt+0x62724>
   72c4c:	ldr	r3, [sp, #48]	; 0x30
   72c50:	str	r3, [sp, #56]	; 0x38
   72c54:	ldr	r3, [sp, #48]	; 0x30
   72c58:	str	r3, [sp, #120]	; 0x78
   72c5c:	ldr	r3, [sp, #44]	; 0x2c
   72c60:	str	r3, [sp, #100]	; 0x64
   72c64:	mvn	r3, #0
   72c68:	str	r3, [sp, #92]	; 0x5c
   72c6c:	clz	ip, fp
   72c70:	lsr	ip, ip, #5
   72c74:	ldr	r3, [sp, #56]	; 0x38
   72c78:	cmp	r3, #0
   72c7c:	movle	r3, #0
   72c80:	andgt	r3, ip, #1
   72c84:	cmp	r3, #0
   72c88:	beq	72e68 <fputs@plt+0x61cf4>
   72c8c:	ldrsh	r3, [r9, #32]
   72c90:	str	r3, [sp, #52]	; 0x34
   72c94:	ldrsh	r0, [r9, #34]	; 0x22
   72c98:	mov	lr, r0
   72c9c:	cmp	r0, #0
   72ca0:	ldrle	r1, [sp, #48]	; 0x30
   72ca4:	ble	72e80 <fputs@plt+0x61d0c>
   72ca8:	ldr	r3, [r9, #4]
   72cac:	add	r0, r3, r0, lsl #4
   72cb0:	ldr	r1, [sp, #48]	; 0x30
   72cb4:	ldrb	r2, [r3, #15]
   72cb8:	ubfx	r2, r2, #1, #1
   72cbc:	add	r1, r1, r2
   72cc0:	add	r3, r3, #16
   72cc4:	cmp	r0, r3
   72cc8:	bne	72cb4 <fputs@plt+0x61b40>
   72ccc:	ldr	r3, [sp, #56]	; 0x38
   72cd0:	cmp	r3, #0
   72cd4:	moveq	ip, #0
   72cd8:	cmp	ip, #0
   72cdc:	bne	72e80 <fputs@plt+0x61d0c>
   72ce0:	cmp	fp, #0
   72ce4:	beq	72cf8 <fputs@plt+0x61b84>
   72ce8:	ldr	r3, [fp, #4]
   72cec:	ldr	r2, [sp, #56]	; 0x38
   72cf0:	cmp	r3, r2
   72cf4:	bne	72eb8 <fputs@plt+0x61d44>
   72cf8:	ldr	r3, [r5, #24]
   72cfc:	ands	r3, r3, #128	; 0x80
   72d00:	str	r3, [sp, #96]	; 0x60
   72d04:	bne	72ed0 <fputs@plt+0x61d5c>
   72d08:	ldr	r3, [sp, #72]	; 0x48
   72d0c:	cmp	r3, #0
   72d10:	movne	r3, #0
   72d14:	strne	r3, [sp, #104]	; 0x68
   72d18:	beq	72ef4 <fputs@plt+0x61d80>
   72d1c:	ldr	r3, [sp, #100]	; 0x64
   72d20:	cmp	r3, #0
   72d24:	bne	72f84 <fputs@plt+0x61e10>
   72d28:	cmp	sl, #0
   72d2c:	beq	72fa8 <fputs@plt+0x61e34>
   72d30:	ldr	r2, [sp, #192]	; 0xc0
   72d34:	mov	r1, #18
   72d38:	ldr	r0, [sp, #68]	; 0x44
   72d3c:	bl	2e44c <fputs@plt+0x1d2d8>
   72d40:	str	r0, [sp, #112]	; 0x70
   72d44:	str	r0, [sp, #116]	; 0x74
   72d48:	ldr	r0, [sp, #68]	; 0x44
   72d4c:	bl	2dc2c <fputs@plt+0x1cab8>
   72d50:	str	r0, [sp, #124]	; 0x7c
   72d54:	ldr	r3, [sp, #184]	; 0xb8
   72d58:	tst	r3, #1
   72d5c:	bne	72fb8 <fputs@plt+0x61e44>
   72d60:	ldr	r3, [sp, #72]	; 0x48
   72d64:	cmp	r3, #0
   72d68:	beq	7328c <fputs@plt+0x62118>
   72d6c:	ldr	r3, [r5, #24]
   72d70:	tst	r3, #128	; 0x80
   72d74:	bne	73798 <fputs@plt+0x62624>
   72d78:	ldr	r1, [sp, #64]	; 0x40
   72d7c:	cmp	r1, #0
   72d80:	beq	72dc4 <fputs@plt+0x61c50>
   72d84:	ldr	r3, [sp, #124]	; 0x7c
   72d88:	str	r3, [sp, #16]
   72d8c:	ldr	r3, [sp, #256]	; 0x100
   72d90:	str	r3, [sp, #12]
   72d94:	ldr	r3, [sp, #80]	; 0x50
   72d98:	sub	r3, r3, #1
   72d9c:	ldrsh	r2, [r9, #34]	; 0x22
   72da0:	sub	r3, r3, r2
   72da4:	str	r3, [sp, #8]
   72da8:	str	r9, [sp, #4]
   72dac:	mov	r3, #2
   72db0:	str	r3, [sp]
   72db4:	mov	r3, #0
   72db8:	mov	r2, #108	; 0x6c
   72dbc:	mov	r0, r6
   72dc0:	bl	746a8 <fputs@plt+0x63534>
   72dc4:	ldr	r1, [sp, #124]	; 0x7c
   72dc8:	ldr	r0, [sp, #68]	; 0x44
   72dcc:	bl	179c8 <fputs@plt+0x6854>
   72dd0:	ldr	r3, [sp, #100]	; 0x64
   72dd4:	cmp	r3, #0
   72dd8:	bne	737b0 <fputs@plt+0x6263c>
   72ddc:	cmp	sl, #0
   72de0:	beq	72e00 <fputs@plt+0x61c8c>
   72de4:	ldr	r1, [sp, #116]	; 0x74
   72de8:	ldr	r4, [sp, #68]	; 0x44
   72dec:	mov	r0, r4
   72df0:	bl	2e718 <fputs@plt+0x1d5a4>
   72df4:	ldr	r1, [sp, #112]	; 0x70
   72df8:	mov	r0, r4
   72dfc:	bl	17a4c <fputs@plt+0x68d8>
   72e00:	ldrb	r4, [r9, #42]	; 0x2a
   72e04:	and	r4, r4, #16
   72e08:	ldr	r3, [sp, #72]	; 0x48
   72e0c:	cmp	r3, #0
   72e10:	orrne	r4, r4, #1
   72e14:	cmp	r4, #0
   72e18:	bne	737fc <fputs@plt+0x62688>
   72e1c:	ldr	r2, [sp, #212]	; 0xd4
   72e20:	ldr	r3, [sp, #208]	; 0xd0
   72e24:	cmp	r2, r3
   72e28:	blt	737ec <fputs@plt+0x62678>
   72e2c:	ldr	r7, [r9, #8]
   72e30:	cmp	r7, #0
   72e34:	beq	73888 <fputs@plt+0x62714>
   72e38:	mov	r8, #61	; 0x3d
   72e3c:	ldr	r2, [sp, #208]	; 0xd0
   72e40:	add	r2, r4, r2
   72e44:	mov	r1, r8
   72e48:	ldr	r0, [sp, #68]	; 0x44
   72e4c:	bl	2e44c <fputs@plt+0x1d2d8>
   72e50:	ldr	r7, [r7, #20]
   72e54:	add	r4, r4, #1
   72e58:	cmp	r7, #0
   72e5c:	bne	72e3c <fputs@plt+0x61cc8>
   72e60:	ldr	r9, [sp, #104]	; 0x68
   72e64:	b	73800 <fputs@plt+0x6268c>
   72e68:	ldrsh	r0, [r9, #34]	; 0x22
   72e6c:	mov	lr, r0
   72e70:	cmp	r0, #0
   72e74:	bgt	72ca8 <fputs@plt+0x61b34>
   72e78:	ldr	r1, [sp, #48]	; 0x30
   72e7c:	b	72ccc <fputs@plt+0x61b58>
   72e80:	sub	r1, lr, r1
   72e84:	ldr	r3, [sp, #56]	; 0x38
   72e88:	cmp	r1, r3
   72e8c:	beq	72cf8 <fputs@plt+0x61b84>
   72e90:	str	r3, [sp, #4]
   72e94:	str	r1, [sp]
   72e98:	mov	r3, #0
   72e9c:	ldr	r2, [sp, #36]	; 0x24
   72ea0:	movw	r1, #57216	; 0xdf80
   72ea4:	movt	r1, #8
   72ea8:	mov	r0, r6
   72eac:	bl	3907c <fputs@plt+0x27f08>
   72eb0:	mov	r9, #0
   72eb4:	b	73898 <fputs@plt+0x62724>
   72eb8:	movw	r1, #57268	; 0xdfb4
   72ebc:	movt	r1, #8
   72ec0:	mov	r0, r6
   72ec4:	bl	3907c <fputs@plt+0x27f08>
   72ec8:	mov	r9, #0
   72ecc:	b	73898 <fputs@plt+0x62724>
   72ed0:	ldr	r3, [r6, #76]	; 0x4c
   72ed4:	add	r3, r3, #1
   72ed8:	str	r3, [sp, #96]	; 0x60
   72edc:	str	r3, [r6, #76]	; 0x4c
   72ee0:	mov	r2, #0
   72ee4:	mov	r1, #22
   72ee8:	ldr	r0, [sp, #68]	; 0x44
   72eec:	bl	2e4d0 <fputs@plt+0x1d35c>
   72ef0:	b	72d08 <fputs@plt+0x61b94>
   72ef4:	add	r3, sp, #208	; 0xd0
   72ef8:	str	r3, [sp, #12]
   72efc:	add	r3, sp, #212	; 0xd4
   72f00:	str	r3, [sp, #8]
   72f04:	mov	r7, #0
   72f08:	str	r7, [sp, #4]
   72f0c:	mvn	r3, #0
   72f10:	str	r3, [sp]
   72f14:	mov	r3, r7
   72f18:	mov	r2, #55	; 0x37
   72f1c:	mov	r1, r9
   72f20:	mov	r0, r6
   72f24:	bl	3bc28 <fputs@plt+0x2aab4>
   72f28:	mov	r4, r0
   72f2c:	add	r8, r0, #1
   72f30:	lsl	r8, r8, #2
   72f34:	mov	r2, r8
   72f38:	mov	r3, r7
   72f3c:	mov	r0, r5
   72f40:	bl	13ea0 <fputs@plt+0x2d2c>
   72f44:	subs	r3, r0, #0
   72f48:	str	r3, [sp, #104]	; 0x68
   72f4c:	ldreq	r9, [sp, #104]	; 0x68
   72f50:	beq	73898 <fputs@plt+0x62724>
   72f54:	cmp	r4, r7
   72f58:	ble	72d1c <fputs@plt+0x61ba8>
   72f5c:	mov	r1, r3
   72f60:	sub	r2, r8, #4
   72f64:	add	r2, r2, r3
   72f68:	ldr	r3, [r6, #76]	; 0x4c
   72f6c:	add	r3, r3, #1
   72f70:	str	r3, [r6, #76]	; 0x4c
   72f74:	str	r3, [r1], #4
   72f78:	cmp	r2, r1
   72f7c:	bne	72f68 <fputs@plt+0x61df4>
   72f80:	b	72d1c <fputs@plt+0x61ba8>
   72f84:	ldr	r2, [sp, #92]	; 0x5c
   72f88:	mov	r1, #108	; 0x6c
   72f8c:	ldr	r4, [sp, #68]	; 0x44
   72f90:	mov	r0, r4
   72f94:	bl	2e44c <fputs@plt+0x1d2d8>
   72f98:	str	r0, [sp, #112]	; 0x70
   72f9c:	ldr	r3, [r4, #32]
   72fa0:	str	r3, [sp, #116]	; 0x74
   72fa4:	b	72d48 <fputs@plt+0x61bd4>
   72fa8:	ldr	r3, [sp, #48]	; 0x30
   72fac:	str	r3, [sp, #116]	; 0x74
   72fb0:	str	r3, [sp, #112]	; 0x70
   72fb4:	b	72d48 <fputs@plt+0x61bd4>
   72fb8:	ldrsh	r1, [r9, #34]	; 0x22
   72fbc:	add	r1, r1, #1
   72fc0:	mov	r0, r6
   72fc4:	bl	18f64 <fputs@plt+0x7df0>
   72fc8:	str	r0, [sp, #60]	; 0x3c
   72fcc:	ldr	r3, [sp, #52]	; 0x34
   72fd0:	cmp	r3, #0
   72fd4:	blt	73080 <fputs@plt+0x61f0c>
   72fd8:	ldr	r3, [sp, #100]	; 0x64
   72fdc:	cmp	r3, #0
   72fe0:	beq	73098 <fputs@plt+0x61f24>
   72fe4:	ldr	r3, [sp, #60]	; 0x3c
   72fe8:	str	r3, [sp]
   72fec:	ldr	r3, [sp, #52]	; 0x34
   72ff0:	ldr	r2, [sp, #92]	; 0x5c
   72ff4:	mov	r1, #47	; 0x2f
   72ff8:	ldr	r0, [sp, #68]	; 0x44
   72ffc:	bl	2dd84 <fputs@plt+0x1cc10>
   73000:	ldr	r8, [sp, #60]	; 0x3c
   73004:	mov	r2, r8
   73008:	mov	r1, #77	; 0x4d
   7300c:	ldr	r7, [sp, #68]	; 0x44
   73010:	mov	r0, r7
   73014:	bl	2e44c <fputs@plt+0x1d2d8>
   73018:	mov	r4, r0
   7301c:	mov	r3, r8
   73020:	mvn	r2, #0
   73024:	mov	r1, #22
   73028:	mov	r0, r7
   7302c:	bl	2e4d0 <fputs@plt+0x1d35c>
   73030:	mov	r1, r4
   73034:	mov	r0, r7
   73038:	bl	17a4c <fputs@plt+0x68d8>
   7303c:	mov	r2, r8
   73040:	mov	r1, #38	; 0x26
   73044:	mov	r0, r7
   73048:	bl	2e44c <fputs@plt+0x1d2d8>
   7304c:	ldrsh	r3, [r9, #34]	; 0x22
   73050:	cmp	r3, #0
   73054:	ble	7320c <fputs@plt+0x62098>
   73058:	ldr	r8, [sp, #48]	; 0x30
   7305c:	mov	r4, r8
   73060:	ldr	r3, [sp, #60]	; 0x3c
   73064:	add	r3, r3, #1
   73068:	str	r3, [sp, #128]	; 0x80
   7306c:	ldr	r7, [sp, #40]	; 0x28
   73070:	str	r5, [sp, #144]	; 0x90
   73074:	str	sl, [sp, #148]	; 0x94
   73078:	ldr	sl, [sp, #100]	; 0x64
   7307c:	b	7314c <fputs@plt+0x61fd8>
   73080:	mov	r3, r0
   73084:	mvn	r2, #0
   73088:	mov	r1, #22
   7308c:	ldr	r0, [sp, #68]	; 0x44
   73090:	bl	2e4d0 <fputs@plt+0x1d35c>
   73094:	b	7304c <fputs@plt+0x61ed8>
   73098:	ldr	r3, [sp, #40]	; 0x28
   7309c:	ldr	r1, [r3, #4]
   730a0:	mov	r3, #20
   730a4:	ldr	r2, [sp, #52]	; 0x34
   730a8:	mul	r3, r3, r2
   730ac:	ldr	r2, [sp, #60]	; 0x3c
   730b0:	ldr	r1, [r1, r3]
   730b4:	mov	r0, r6
   730b8:	bl	5d18c <fputs@plt+0x4c018>
   730bc:	b	73000 <fputs@plt+0x61e8c>
   730c0:	ldr	r2, [fp, #4]
   730c4:	cmp	r2, #0
   730c8:	ble	73904 <fputs@plt+0x62790>
   730cc:	ldr	r1, [fp]
   730d0:	ldr	r3, [r1, #4]
   730d4:	cmp	r3, r8
   730d8:	beq	7390c <fputs@plt+0x62798>
   730dc:	ldr	r4, [sp, #48]	; 0x30
   730e0:	add	r1, r1, #4
   730e4:	add	r4, r4, #1
   730e8:	cmp	r4, r2
   730ec:	beq	73100 <fputs@plt+0x61f8c>
   730f0:	ldr	r3, [r1, r4, lsl #3]
   730f4:	cmp	r3, r8
   730f8:	bne	730e4 <fputs@plt+0x61f70>
   730fc:	b	73104 <fputs@plt+0x61f90>
   73100:	mov	r4, r2
   73104:	cmp	r7, #0
   73108:	cmpeq	sl, #0
   7310c:	beq	73118 <fputs@plt+0x61fa4>
   73110:	cmp	r4, r2
   73114:	blt	73160 <fputs@plt+0x61fec>
   73118:	ldr	r3, [r9, #4]
   7311c:	add	r3, r3, r8, lsl #4
   73120:	ldr	r2, [sp, #128]	; 0x80
   73124:	add	r2, r2, r8
   73128:	ldr	r1, [r3, #4]
   7312c:	mov	r0, r6
   73130:	bl	5d18c <fputs@plt+0x4c018>
   73134:	cmp	fp, #0
   73138:	addeq	r4, r4, #1
   7313c:	add	r8, r8, #1
   73140:	ldrsh	r3, [r9, #34]	; 0x22
   73144:	cmp	r3, r8
   73148:	ble	73204 <fputs@plt+0x62090>
   7314c:	cmp	fp, #0
   73150:	bne	730c0 <fputs@plt+0x61f4c>
   73154:	cmp	r7, #0
   73158:	cmpeq	sl, #0
   7315c:	beq	73118 <fputs@plt+0x61fa4>
   73160:	cmp	sl, #0
   73164:	beq	7318c <fputs@plt+0x62018>
   73168:	ldr	r3, [sp, #128]	; 0x80
   7316c:	add	r3, r3, r8
   73170:	str	r3, [sp]
   73174:	mov	r3, r4
   73178:	ldr	r2, [sp, #92]	; 0x5c
   7317c:	mov	r1, #47	; 0x2f
   73180:	ldr	r0, [sp, #68]	; 0x44
   73184:	bl	2dd84 <fputs@plt+0x1cc10>
   73188:	b	73134 <fputs@plt+0x61fc0>
   7318c:	ldr	r3, [r7, #4]
   73190:	add	r2, r4, r4, lsl #2
   73194:	ldr	r5, [r3, r2, lsl #2]
   73198:	ldr	r3, [sp, #128]	; 0x80
   7319c:	add	r3, r3, r8
   731a0:	ldr	r2, [r6, #8]
   731a4:	str	r2, [sp, #132]	; 0x84
   731a8:	str	r3, [sp, #140]	; 0x8c
   731ac:	mov	r2, r3
   731b0:	mov	r1, r5
   731b4:	mov	r0, r6
   731b8:	bl	5d18c <fputs@plt+0x4c018>
   731bc:	ldr	r3, [r6, #76]	; 0x4c
   731c0:	add	r3, r3, #1
   731c4:	str	r3, [r6, #76]	; 0x4c
   731c8:	str	r3, [sp, #136]	; 0x88
   731cc:	ldr	r2, [sp, #140]	; 0x8c
   731d0:	mov	r1, #30
   731d4:	ldr	r0, [sp, #132]	; 0x84
   731d8:	bl	2e4d0 <fputs@plt+0x1d35c>
   731dc:	ldrb	r3, [r5]
   731e0:	strb	r3, [r5, #38]	; 0x26
   731e4:	mvn	r2, #98	; 0x62
   731e8:	strb	r2, [r5]
   731ec:	ldr	r3, [sp, #136]	; 0x88
   731f0:	str	r3, [r5, #28]
   731f4:	ldr	r3, [r5, #4]
   731f8:	bic	r3, r3, #4096	; 0x1000
   731fc:	str	r3, [r5, #4]
   73200:	b	73134 <fputs@plt+0x61fc0>
   73204:	ldr	r5, [sp, #144]	; 0x90
   73208:	ldr	sl, [sp, #148]	; 0x94
   7320c:	ldr	r3, [sp, #72]	; 0x48
   73210:	cmp	r3, #0
   73214:	beq	73274 <fputs@plt+0x62100>
   73218:	ldr	r3, [sp, #124]	; 0x7c
   7321c:	str	r3, [sp, #16]
   73220:	ldr	r3, [sp, #256]	; 0x100
   73224:	str	r3, [sp, #12]
   73228:	ldrsh	r3, [r9, #34]	; 0x22
   7322c:	ldr	r4, [sp, #60]	; 0x3c
   73230:	sub	r3, r4, r3
   73234:	sub	r3, r3, #1
   73238:	str	r3, [sp, #8]
   7323c:	str	r9, [sp, #4]
   73240:	mov	r3, #1
   73244:	str	r3, [sp]
   73248:	mov	r3, #0
   7324c:	mov	r2, #108	; 0x6c
   73250:	ldr	r1, [sp, #64]	; 0x40
   73254:	mov	r0, r6
   73258:	bl	746a8 <fputs@plt+0x63534>
   7325c:	ldrsh	r2, [r9, #34]	; 0x22
   73260:	add	r2, r2, #1
   73264:	mov	r1, r4
   73268:	mov	r0, r6
   7326c:	bl	18fa0 <fputs@plt+0x7e2c>
   73270:	b	72d60 <fputs@plt+0x61bec>
   73274:	ldr	r3, [sp, #60]	; 0x3c
   73278:	add	r2, r3, #1
   7327c:	mov	r1, r9
   73280:	ldr	r0, [sp, #68]	; 0x44
   73284:	bl	2e104 <fputs@plt+0x1cf90>
   73288:	b	73218 <fputs@plt+0x620a4>
   7328c:	ldrb	r3, [r9, #42]	; 0x2a
   73290:	tst	r3, #16
   73294:	bne	73364 <fputs@plt+0x621f0>
   73298:	ldr	r3, [sp, #52]	; 0x34
   7329c:	cmp	r3, #0
   732a0:	blt	73390 <fputs@plt+0x6221c>
   732a4:	ldr	r3, [sp, #100]	; 0x64
   732a8:	cmp	r3, #0
   732ac:	bne	733b4 <fputs@plt+0x62240>
   732b0:	cmp	sl, #0
   732b4:	beq	733d4 <fputs@plt+0x62260>
   732b8:	ldr	r3, [sp, #80]	; 0x50
   732bc:	ldr	r2, [sp, #52]	; 0x34
   732c0:	ldr	r1, [sp, #120]	; 0x78
   732c4:	add	r2, r2, r1
   732c8:	mov	r1, #30
   732cc:	ldr	r0, [sp, #68]	; 0x44
   732d0:	bl	2e4d0 <fputs@plt+0x1d35c>
   732d4:	ldrb	r3, [r9, #42]	; 0x2a
   732d8:	tst	r3, #16
   732dc:	bne	73450 <fputs@plt+0x622dc>
   732e0:	ldr	r8, [sp, #80]	; 0x50
   732e4:	mov	r2, r8
   732e8:	mov	r1, #77	; 0x4d
   732ec:	ldr	r7, [sp, #68]	; 0x44
   732f0:	mov	r0, r7
   732f4:	bl	2e44c <fputs@plt+0x1d2d8>
   732f8:	mov	r4, r0
   732fc:	ldr	r3, [sp, #88]	; 0x58
   73300:	str	r3, [sp]
   73304:	mov	r3, r8
   73308:	ldr	r2, [sp, #212]	; 0xd4
   7330c:	mov	r1, #74	; 0x4a
   73310:	mov	r0, r7
   73314:	bl	2dd84 <fputs@plt+0x1cc10>
   73318:	mov	r1, r4
   7331c:	mov	r0, r7
   73320:	bl	17a4c <fputs@plt+0x68d8>
   73324:	ldr	r2, [sp, #80]	; 0x50
   73328:	mov	r1, #38	; 0x26
   7332c:	ldr	r0, [sp, #68]	; 0x44
   73330:	bl	2e44c <fputs@plt+0x1d2d8>
   73334:	ldr	r2, [sp, #88]	; 0x58
   73338:	cmp	r2, #0
   7333c:	bgt	73494 <fputs@plt+0x62320>
   73340:	ldrsh	r3, [r9, #34]	; 0x22
   73344:	cmp	r3, #0
   73348:	ble	73658 <fputs@plt+0x624e4>
   7334c:	ldr	r8, [sp, #48]	; 0x30
   73350:	str	r8, [sp, #60]	; 0x3c
   73354:	ldr	r3, [sp, #80]	; 0x50
   73358:	add	r7, r3, #1
   7335c:	str	r5, [sp, #76]	; 0x4c
   73360:	b	73598 <fputs@plt+0x62424>
   73364:	ldr	r3, [sp, #84]	; 0x54
   73368:	mov	r2, #0
   7336c:	mov	r1, #25
   73370:	ldr	r0, [sp, #68]	; 0x44
   73374:	bl	2e4d0 <fputs@plt+0x1d35c>
   73378:	ldr	r3, [sp, #52]	; 0x34
   7337c:	cmp	r3, #0
   73380:	bge	732a4 <fputs@plt+0x62130>
   73384:	ldrb	r3, [r9, #42]	; 0x2a
   73388:	tst	r3, #16
   7338c:	bne	7339c <fputs@plt+0x62228>
   73390:	ldr	r3, [sp, #76]	; 0x4c
   73394:	cmp	r3, #0
   73398:	beq	7346c <fputs@plt+0x622f8>
   7339c:	ldr	r3, [sp, #80]	; 0x50
   733a0:	mov	r2, #0
   733a4:	mov	r1, #25
   733a8:	ldr	r0, [sp, #68]	; 0x44
   733ac:	bl	2e4d0 <fputs@plt+0x1d35c>
   733b0:	b	73334 <fputs@plt+0x621c0>
   733b4:	ldr	r3, [sp, #80]	; 0x50
   733b8:	str	r3, [sp]
   733bc:	ldr	r3, [sp, #52]	; 0x34
   733c0:	ldr	r2, [sp, #92]	; 0x5c
   733c4:	mov	r1, #47	; 0x2f
   733c8:	ldr	r0, [sp, #68]	; 0x44
   733cc:	bl	2dd84 <fputs@plt+0x1cc10>
   733d0:	b	732d4 <fputs@plt+0x62160>
   733d4:	ldr	r3, [sp, #40]	; 0x28
   733d8:	ldr	r1, [r3, #4]
   733dc:	mov	r3, #20
   733e0:	ldr	r2, [sp, #52]	; 0x34
   733e4:	mul	r3, r3, r2
   733e8:	ldr	r2, [sp, #80]	; 0x50
   733ec:	ldr	r1, [r1, r3]
   733f0:	mov	r0, r6
   733f4:	bl	5d18c <fputs@plt+0x4c018>
   733f8:	mvn	r1, #0
   733fc:	ldr	r0, [sp, #68]	; 0x44
   73400:	bl	17a1c <fputs@plt+0x68a8>
   73404:	cmp	r0, #0
   73408:	beq	732d4 <fputs@plt+0x62160>
   7340c:	ldrb	r3, [r0]
   73410:	cmp	r3, #25
   73414:	bne	732d4 <fputs@plt+0x62160>
   73418:	ldrb	r3, [r9, #42]	; 0x2a
   7341c:	tst	r3, #16
   73420:	bne	73450 <fputs@plt+0x622dc>
   73424:	mov	r3, #74	; 0x4a
   73428:	strb	r3, [r0]
   7342c:	ldr	r3, [sp, #212]	; 0xd4
   73430:	str	r3, [r0, #4]
   73434:	ldr	r3, [sp, #80]	; 0x50
   73438:	str	r3, [r0, #8]
   7343c:	ldr	r3, [sp, #88]	; 0x58
   73440:	str	r3, [r0, #12]
   73444:	mov	r3, #1
   73448:	str	r3, [sp, #44]	; 0x2c
   7344c:	b	73334 <fputs@plt+0x621c0>
   73450:	ldr	r0, [sp, #68]	; 0x44
   73454:	ldr	r3, [r0, #32]
   73458:	add	r3, r3, #2
   7345c:	ldr	r2, [sp, #80]	; 0x50
   73460:	mov	r1, #76	; 0x4c
   73464:	bl	2e4d0 <fputs@plt+0x1d35c>
   73468:	b	73324 <fputs@plt+0x621b0>
   7346c:	ldr	r3, [sp, #88]	; 0x58
   73470:	str	r3, [sp]
   73474:	ldr	r3, [sp, #80]	; 0x50
   73478:	ldr	r2, [sp, #212]	; 0xd4
   7347c:	mov	r1, #74	; 0x4a
   73480:	ldr	r0, [sp, #68]	; 0x44
   73484:	bl	2dd84 <fputs@plt+0x1cc10>
   73488:	mov	r3, #1
   7348c:	str	r3, [sp, #44]	; 0x2c
   73490:	b	73334 <fputs@plt+0x621c0>
   73494:	ldr	r3, [sp, #80]	; 0x50
   73498:	mov	r1, #137	; 0x89
   7349c:	ldr	r0, [r6, #8]
   734a0:	bl	2e4d0 <fputs@plt+0x1d35c>
   734a4:	b	73340 <fputs@plt+0x621cc>
   734a8:	mov	r2, r4
   734ac:	mov	r1, #26
   734b0:	ldr	r0, [sp, #68]	; 0x44
   734b4:	bl	2e44c <fputs@plt+0x1d2d8>
   734b8:	b	73588 <fputs@plt+0x62414>
   734bc:	ldr	r1, [fp, #4]
   734c0:	cmp	r1, #0
   734c4:	ble	735d4 <fputs@plt+0x62460>
   734c8:	ldr	r0, [fp]
   734cc:	ldr	r3, [r0, #4]
   734d0:	cmp	r3, r8
   734d4:	beq	73914 <fputs@plt+0x627a0>
   734d8:	ldr	r2, [sp, #48]	; 0x30
   734dc:	add	r0, r0, #4
   734e0:	add	r2, r2, #1
   734e4:	cmp	r1, r2
   734e8:	beq	735d4 <fputs@plt+0x62460>
   734ec:	ldr	r3, [r0, r2, lsl #3]
   734f0:	cmp	r3, r8
   734f4:	bne	734e0 <fputs@plt+0x6236c>
   734f8:	ldr	r3, [sp, #56]	; 0x38
   734fc:	cmp	r3, #0
   73500:	lsrne	r3, r2, #31
   73504:	moveq	r3, #1
   73508:	cmp	r3, #0
   7350c:	bne	735d4 <fputs@plt+0x62460>
   73510:	cmp	r1, r2
   73514:	ble	735d4 <fputs@plt+0x62460>
   73518:	ldr	r3, [sp, #100]	; 0x64
   7351c:	cmp	r3, #0
   73520:	bne	73614 <fputs@plt+0x624a0>
   73524:	cmp	sl, #0
   73528:	beq	73630 <fputs@plt+0x624bc>
   7352c:	ldr	r1, [sp, #120]	; 0x78
   73530:	ldr	r3, [sp, #108]	; 0x6c
   73534:	cmp	r1, r3
   73538:	beq	73588 <fputs@plt+0x62414>
   7353c:	mov	r3, r4
   73540:	add	r2, r1, r2
   73544:	mov	r1, #31
   73548:	ldr	r0, [sp, #68]	; 0x44
   7354c:	bl	2e4d0 <fputs@plt+0x1d35c>
   73550:	b	73588 <fputs@plt+0x62414>
   73554:	ldr	r3, [sp, #60]	; 0x3c
   73558:	sub	r2, r8, r3
   7355c:	ldr	r3, [sp, #56]	; 0x38
   73560:	cmp	r3, #0
   73564:	lsrne	r3, r2, #31
   73568:	moveq	r3, #1
   7356c:	cmp	r3, #0
   73570:	beq	73518 <fputs@plt+0x623a4>
   73574:	b	735d4 <fputs@plt+0x62460>
   73578:	mov	r2, r4
   7357c:	mov	r1, r5
   73580:	mov	r0, r6
   73584:	bl	5d18c <fputs@plt+0x4c018>
   73588:	add	r8, r8, #1
   7358c:	ldrsh	r3, [r9, #34]	; 0x22
   73590:	cmp	r3, r8
   73594:	ble	73654 <fputs@plt+0x624e0>
   73598:	mov	ip, r8
   7359c:	add	r4, r7, r8
   735a0:	ldrsh	r3, [r9, #32]
   735a4:	cmp	r3, r8
   735a8:	beq	734a8 <fputs@plt+0x62334>
   735ac:	cmp	fp, #0
   735b0:	bne	734bc <fputs@plt+0x62348>
   735b4:	ldr	r3, [r9, #4]
   735b8:	add	r3, r3, r8, lsl #4
   735bc:	ldrb	r3, [r3, #15]
   735c0:	tst	r3, #2
   735c4:	beq	73554 <fputs@plt+0x623e0>
   735c8:	ldr	r3, [sp, #60]	; 0x3c
   735cc:	add	r3, r3, #1
   735d0:	str	r3, [sp, #60]	; 0x3c
   735d4:	ldr	r3, [r9, #4]
   735d8:	add	ip, r3, ip, lsl #4
   735dc:	ldr	r5, [ip, #4]
   735e0:	ldrb	r3, [r6, #23]
   735e4:	cmp	r3, #0
   735e8:	beq	73578 <fputs@plt+0x62404>
   735ec:	mov	r0, r5
   735f0:	bl	1cee8 <fputs@plt+0xbd74>
   735f4:	cmp	r0, #0
   735f8:	beq	73578 <fputs@plt+0x62404>
   735fc:	mov	r3, #0
   73600:	mov	r2, r4
   73604:	mov	r1, r5
   73608:	mov	r0, r6
   7360c:	bl	2fd70 <fputs@plt+0x1ebfc>
   73610:	b	73588 <fputs@plt+0x62414>
   73614:	str	r4, [sp]
   73618:	mov	r3, r2
   7361c:	ldr	r2, [sp, #92]	; 0x5c
   73620:	mov	r1, #47	; 0x2f
   73624:	ldr	r0, [sp, #68]	; 0x44
   73628:	bl	2dd84 <fputs@plt+0x1cc10>
   7362c:	b	73588 <fputs@plt+0x62414>
   73630:	ldr	r3, [sp, #40]	; 0x28
   73634:	ldr	r1, [r3, #4]
   73638:	mov	r3, #20
   7363c:	mul	r3, r3, r2
   73640:	mov	r2, r4
   73644:	ldr	r1, [r1, r3]
   73648:	mov	r0, r6
   7364c:	bl	5d18c <fputs@plt+0x4c018>
   73650:	b	73588 <fputs@plt+0x62414>
   73654:	ldr	r5, [sp, #76]	; 0x4c
   73658:	ldrb	r3, [r9, #42]	; 0x2a
   7365c:	tst	r3, #16
   73660:	beq	736dc <fputs@plt+0x62568>
   73664:	mov	r1, r9
   73668:	mov	r0, r5
   7366c:	bl	1a694 <fputs@plt+0x9520>
   73670:	mov	r4, r0
   73674:	mov	r1, r9
   73678:	mov	r0, r6
   7367c:	bl	4493c <fputs@plt+0x337c8>
   73680:	ldrsh	r3, [r9, #34]	; 0x22
   73684:	mvn	r2, #9
   73688:	str	r2, [sp, #8]
   7368c:	str	r4, [sp, #4]
   73690:	ldr	r2, [sp, #84]	; 0x54
   73694:	str	r2, [sp]
   73698:	add	r3, r3, #2
   7369c:	mov	r2, #1
   736a0:	mov	r1, #12
   736a4:	ldr	r4, [sp, #68]	; 0x44
   736a8:	mov	r0, r4
   736ac:	bl	2dee0 <fputs@plt+0x1cd6c>
   736b0:	ldr	r3, [sp, #256]	; 0x100
   736b4:	cmp	r3, #10
   736b8:	movne	r1, r3
   736bc:	moveq	r1, #2
   736c0:	uxtb	r1, r1
   736c4:	mov	r0, r4
   736c8:	bl	179f4 <fputs@plt+0x6880>
   736cc:	mov	r0, r6
   736d0:	bl	19808 <fputs@plt+0x8694>
   736d4:	b	72d6c <fputs@plt+0x61bf8>
   736d8:	andeq	r8, r8, r4, asr #29
   736dc:	mov	r4, #0
   736e0:	str	r4, [sp, #28]
   736e4:	add	r3, sp, #152	; 0x98
   736e8:	str	r3, [sp, #24]
   736ec:	ldr	r3, [sp, #124]	; 0x7c
   736f0:	str	r3, [sp, #20]
   736f4:	ldr	r3, [sp, #256]	; 0x100
   736f8:	uxtb	r3, r3
   736fc:	str	r3, [sp, #16]
   73700:	ldr	r3, [sp, #52]	; 0x34
   73704:	cmp	r3, r4
   73708:	movlt	r3, #0
   7370c:	movge	r3, #1
   73710:	str	r3, [sp, #12]
   73714:	str	r4, [sp, #8]
   73718:	ldr	r7, [sp, #84]	; 0x54
   7371c:	str	r7, [sp, #4]
   73720:	ldr	r3, [sp, #208]	; 0xd0
   73724:	str	r3, [sp]
   73728:	ldr	r3, [sp, #212]	; 0xd4
   7372c:	ldr	r8, [sp, #104]	; 0x68
   73730:	mov	r2, r8
   73734:	mov	r1, r9
   73738:	mov	r0, r6
   7373c:	bl	75590 <fputs@plt+0x6441c>
   73740:	str	r4, [sp, #4]
   73744:	str	r4, [sp]
   73748:	mov	r3, r7
   7374c:	mov	r2, r4
   73750:	mov	r1, r9
   73754:	mov	r0, r6
   73758:	bl	71720 <fputs@plt+0x605ac>
   7375c:	ldr	r3, [sp, #152]	; 0x98
   73760:	clz	r3, r3
   73764:	lsr	r3, r3, #5
   73768:	str	r3, [sp, #16]
   7376c:	ldr	r3, [sp, #44]	; 0x2c
   73770:	str	r3, [sp, #12]
   73774:	str	r4, [sp, #8]
   73778:	str	r8, [sp, #4]
   7377c:	str	r7, [sp]
   73780:	ldr	r3, [sp, #208]	; 0xd0
   73784:	ldr	r2, [sp, #212]	; 0xd4
   73788:	mov	r1, r9
   7378c:	mov	r0, r6
   73790:	bl	2f0bc <fputs@plt+0x1df48>
   73794:	b	72d6c <fputs@plt+0x61bf8>
   73798:	mov	r3, #1
   7379c:	ldr	r2, [sp, #96]	; 0x60
   737a0:	mov	r1, #37	; 0x25
   737a4:	ldr	r0, [sp, #68]	; 0x44
   737a8:	bl	2e4d0 <fputs@plt+0x1d35c>
   737ac:	b	72d78 <fputs@plt+0x61c04>
   737b0:	ldr	r3, [sp, #116]	; 0x74
   737b4:	ldr	r7, [sp, #92]	; 0x5c
   737b8:	mov	r2, r7
   737bc:	mov	r1, #7
   737c0:	ldr	r4, [sp, #68]	; 0x44
   737c4:	mov	r0, r4
   737c8:	bl	2e4d0 <fputs@plt+0x1d35c>
   737cc:	ldr	r1, [sp, #112]	; 0x70
   737d0:	mov	r0, r4
   737d4:	bl	17a4c <fputs@plt+0x68d8>
   737d8:	mov	r2, r7
   737dc:	mov	r1, #61	; 0x3d
   737e0:	mov	r0, r4
   737e4:	bl	2e44c <fputs@plt+0x1d2d8>
   737e8:	b	72e00 <fputs@plt+0x61c8c>
   737ec:	mov	r1, #61	; 0x3d
   737f0:	ldr	r0, [sp, #68]	; 0x44
   737f4:	bl	2e44c <fputs@plt+0x1d2d8>
   737f8:	b	72e2c <fputs@plt+0x61cb8>
   737fc:	ldr	r9, [sp, #104]	; 0x68
   73800:	ldrb	r3, [r6, #18]
   73804:	cmp	r3, #0
   73808:	bne	73898 <fputs@plt+0x62724>
   7380c:	ldr	r3, [r6, #420]	; 0x1a4
   73810:	cmp	r3, #0
   73814:	bne	73898 <fputs@plt+0x62724>
   73818:	mov	r0, r6
   7381c:	bl	3bc04 <fputs@plt+0x2aa90>
   73820:	ldr	r3, [r5, #24]
   73824:	tst	r3, #128	; 0x80
   73828:	beq	73898 <fputs@plt+0x62724>
   7382c:	ldrb	r3, [r6, #18]
   73830:	cmp	r3, #0
   73834:	bne	73898 <fputs@plt+0x62724>
   73838:	ldr	r3, [r6, #420]	; 0x1a4
   7383c:	cmp	r3, #0
   73840:	bne	73898 <fputs@plt+0x62724>
   73844:	mov	r3, #1
   73848:	ldr	r2, [sp, #96]	; 0x60
   7384c:	mov	r1, #33	; 0x21
   73850:	ldr	r4, [sp, #68]	; 0x44
   73854:	mov	r0, r4
   73858:	bl	2e4d0 <fputs@plt+0x1d35c>
   7385c:	mov	r1, #1
   73860:	mov	r0, r4
   73864:	bl	23478 <fputs@plt+0x12304>
   73868:	mov	r1, #0
   7386c:	str	r1, [sp]
   73870:	movw	r3, #57296	; 0xdfd0
   73874:	movt	r3, #8
   73878:	mov	r2, r1
   7387c:	mov	r0, r4
   73880:	bl	2d140 <fputs@plt+0x1bfcc>
   73884:	b	73898 <fputs@plt+0x62724>
   73888:	ldr	r9, [sp, #104]	; 0x68
   7388c:	b	73800 <fputs@plt+0x6268c>
   73890:	mov	r9, #0
   73894:	str	r9, [sp, #40]	; 0x28
   73898:	ldr	r1, [sp, #36]	; 0x24
   7389c:	mov	r0, r5
   738a0:	bl	25a68 <fputs@plt+0x148f4>
   738a4:	ldr	r1, [sp, #40]	; 0x28
   738a8:	mov	r0, r5
   738ac:	bl	25cf8 <fputs@plt+0x14b84>
   738b0:	mov	r1, sl
   738b4:	mov	r0, r5
   738b8:	bl	25c30 <fputs@plt+0x14abc>
   738bc:	mov	r1, fp
   738c0:	mov	r0, r5
   738c4:	bl	21b1c <fputs@plt+0x109a8>
   738c8:	mov	r1, r9
   738cc:	mov	r0, r5
   738d0:	bl	214f4 <fputs@plt+0x10380>
   738d4:	add	sp, sp, #220	; 0xdc
   738d8:	ldrd	r4, [sp]
   738dc:	ldrd	r6, [sp, #8]
   738e0:	ldrd	r8, [sp, #16]
   738e4:	ldrd	sl, [sp, #24]
   738e8:	add	sp, sp, #32
   738ec:	pop	{pc}		; (ldr pc, [sp], #4)
   738f0:	mov	r9, #0
   738f4:	str	r9, [sp, #40]	; 0x28
   738f8:	b	73898 <fputs@plt+0x62724>
   738fc:	ldr	r9, [sp, #68]	; 0x44
   73900:	b	73898 <fputs@plt+0x62724>
   73904:	ldr	r4, [sp, #48]	; 0x30
   73908:	b	73104 <fputs@plt+0x61f90>
   7390c:	ldr	r4, [sp, #48]	; 0x30
   73910:	b	73104 <fputs@plt+0x61f90>
   73914:	ldr	r3, [sp, #56]	; 0x38
   73918:	cmp	r3, #0
   7391c:	beq	735d4 <fputs@plt+0x62460>
   73920:	ldr	r2, [sp, #48]	; 0x30
   73924:	b	73518 <fputs@plt+0x623a4>
   73928:	strd	r4, [sp, #-36]!	; 0xffffffdc
   7392c:	strd	r6, [sp, #8]
   73930:	strd	r8, [sp, #16]
   73934:	strd	sl, [sp, #24]
   73938:	str	lr, [sp, #32]
   7393c:	sub	sp, sp, #100	; 0x64
   73940:	ldr	r6, [r0, #416]	; 0x1a0
   73944:	cmp	r6, #0
   73948:	beq	73e40 <fputs@plt+0x62ccc>
   7394c:	ldr	r4, [r6, #532]	; 0x214
   73950:	cmp	r4, #0
   73954:	bne	73968 <fputs@plt+0x627f4>
   73958:	b	73c98 <fputs@plt+0x62b24>
   7395c:	ldr	r4, [r4, #4]
   73960:	cmp	r4, #0
   73964:	beq	73c90 <fputs@plt+0x62b1c>
   73968:	ldr	ip, [r4]
   7396c:	cmp	ip, r1
   73970:	bne	7395c <fputs@plt+0x627e8>
   73974:	ldr	ip, [r4, #12]
   73978:	cmp	ip, r3
   7397c:	bne	7395c <fputs@plt+0x627e8>
   73980:	mov	r0, r4
   73984:	add	sp, sp, #100	; 0x64
   73988:	ldrd	r4, [sp]
   7398c:	ldrd	r6, [sp, #8]
   73990:	ldrd	r8, [sp, #16]
   73994:	ldrd	sl, [sp, #24]
   73998:	add	sp, sp, #32
   7399c:	pop	{pc}		; (ldr pc, [sp], #4)
   739a0:	ldr	r0, [sp, #20]
   739a4:	bl	2dc2c <fputs@plt+0x1cab8>
   739a8:	mov	r2, r0
   739ac:	str	r0, [sp, #32]
   739b0:	mov	r3, #16
   739b4:	mov	r1, r7
   739b8:	mov	r0, r8
   739bc:	bl	5f0dc <fputs@plt+0x4df68>
   739c0:	mov	r1, r7
   739c4:	ldr	r0, [sp, #12]
   739c8:	bl	25c4c <fputs@plt+0x14ad8>
   739cc:	ldr	r7, [r5, #28]
   739d0:	ldr	r3, [r8, #8]
   739d4:	str	r3, [sp, #24]
   739d8:	ldr	r3, [r8]
   739dc:	str	r3, [sp, #8]
   739e0:	cmp	r7, #0
   739e4:	bne	73c7c <fputs@plt+0x62b08>
   739e8:	b	73b70 <fputs@plt+0x629fc>
   739ec:	mov	r1, r7
   739f0:	mov	r0, r8
   739f4:	bl	2f734 <fputs@plt+0x1e5c0>
   739f8:	mov	r6, r0
   739fc:	mov	r2, #0
   73a00:	ldr	r1, [r7, #20]
   73a04:	ldr	r0, [sp, #8]
   73a08:	bl	22280 <fputs@plt+0x1110c>
   73a0c:	str	r0, [sp, #28]
   73a10:	mov	r2, #0
   73a14:	ldr	r1, [r7, #16]
   73a18:	ldr	r0, [sp, #8]
   73a1c:	bl	228ec <fputs@plt+0x11778>
   73a20:	ldrb	r3, [r8, #441]	; 0x1b9
   73a24:	str	r3, [sp]
   73a28:	mov	r3, r0
   73a2c:	ldr	r2, [sp, #28]
   73a30:	mov	r1, r6
   73a34:	mov	r0, r8
   73a38:	bl	76260 <fputs@plt+0x650ec>
   73a3c:	ldrb	r3, [r7]
   73a40:	cmp	r3, #119	; 0x77
   73a44:	bne	73b58 <fputs@plt+0x629e4>
   73a48:	ldr	r7, [r7, #28]
   73a4c:	cmp	r7, #0
   73a50:	beq	73b68 <fputs@plt+0x629f4>
   73a54:	cmp	fp, #10
   73a58:	ldrbeq	r3, [r7, #1]
   73a5c:	ldrne	r3, [sp, #16]
   73a60:	strb	r3, [r8, #441]	; 0x1b9
   73a64:	ldrb	r3, [r7]
   73a68:	cmp	r3, #109	; 0x6d
   73a6c:	beq	73b24 <fputs@plt+0x629b0>
   73a70:	cmp	r3, #110	; 0x6e
   73a74:	beq	739ec <fputs@plt+0x62878>
   73a78:	cmp	r3, #108	; 0x6c
   73a7c:	beq	73ad4 <fputs@plt+0x62960>
   73a80:	mov	r2, #0
   73a84:	ldr	r1, [r7, #8]
   73a88:	ldr	r0, [sp, #8]
   73a8c:	bl	223d4 <fputs@plt+0x11260>
   73a90:	mov	r6, r0
   73a94:	mov	r3, #4
   73a98:	strb	r3, [sp, #44]	; 0x2c
   73a9c:	mov	r3, #0
   73aa0:	str	r3, [sp, #48]	; 0x30
   73aa4:	strb	r3, [sp, #45]	; 0x2d
   73aa8:	mov	r3, #0
   73aac:	str	r3, [sp, #52]	; 0x34
   73ab0:	str	r3, [sp, #56]	; 0x38
   73ab4:	add	r2, sp, #44	; 0x2c
   73ab8:	mov	r1, r0
   73abc:	mov	r0, r8
   73ac0:	bl	582ec <fputs@plt+0x47178>
   73ac4:	mov	r1, r6
   73ac8:	ldr	r0, [sp, #8]
   73acc:	bl	25c30 <fputs@plt+0x14abc>
   73ad0:	b	73a3c <fputs@plt+0x628c8>
   73ad4:	mov	r1, r7
   73ad8:	mov	r0, r8
   73adc:	bl	2f734 <fputs@plt+0x1e5c0>
   73ae0:	mov	r6, r0
   73ae4:	mov	r2, #0
   73ae8:	ldr	r1, [r7, #8]
   73aec:	ldr	r0, [sp, #8]
   73af0:	bl	223d4 <fputs@plt+0x11260>
   73af4:	str	r0, [sp, #28]
   73af8:	ldr	r1, [r7, #24]
   73afc:	ldr	r0, [sp, #8]
   73b00:	bl	221a4 <fputs@plt+0x11030>
   73b04:	ldrb	r3, [r8, #441]	; 0x1b9
   73b08:	str	r3, [sp]
   73b0c:	mov	r3, r0
   73b10:	ldr	r2, [sp, #28]
   73b14:	mov	r1, r6
   73b18:	mov	r0, r8
   73b1c:	bl	71d1c <fputs@plt+0x60ba8>
   73b20:	b	73a3c <fputs@plt+0x628c8>
   73b24:	mov	r1, r7
   73b28:	mov	r0, r8
   73b2c:	bl	2f734 <fputs@plt+0x1e5c0>
   73b30:	mov	r6, r0
   73b34:	mov	r2, #0
   73b38:	ldr	r1, [r7, #16]
   73b3c:	ldr	r0, [sp, #8]
   73b40:	bl	228ec <fputs@plt+0x11778>
   73b44:	mov	r2, r0
   73b48:	mov	r1, r6
   73b4c:	mov	r0, r8
   73b50:	bl	74a9c <fputs@plt+0x63928>
   73b54:	b	73a3c <fputs@plt+0x628c8>
   73b58:	mov	r1, #98	; 0x62
   73b5c:	ldr	r0, [sp, #24]
   73b60:	bl	2de08 <fputs@plt+0x1cc94>
   73b64:	b	73a48 <fputs@plt+0x628d4>
   73b68:	mov	r6, r9
   73b6c:	ldr	r9, [sp, #36]	; 0x24
   73b70:	ldr	r3, [sp, #32]
   73b74:	cmp	r3, #0
   73b78:	bne	73c08 <fputs@plt+0x62a94>
   73b7c:	mov	r1, #21
   73b80:	ldr	r0, [sp, #20]
   73b84:	bl	2de08 <fputs@plt+0x1cc94>
   73b88:	ldr	r3, [sl, #68]	; 0x44
   73b8c:	cmp	r3, #0
   73b90:	bne	73c18 <fputs@plt+0x62aa4>
   73b94:	ldr	r3, [r8, #4]
   73b98:	str	r3, [sl, #4]
   73b9c:	ldr	r3, [r8, #68]	; 0x44
   73ba0:	str	r3, [sl, #68]	; 0x44
   73ba4:	ldr	r3, [r8, #12]
   73ba8:	str	r3, [sl, #12]
   73bac:	ldr	r3, [sp, #12]
   73bb0:	ldrb	r3, [r3, #69]	; 0x45
   73bb4:	cmp	r3, #0
   73bb8:	beq	73c28 <fputs@plt+0x62ab4>
   73bbc:	ldr	r3, [r8, #76]	; 0x4c
   73bc0:	str	r3, [r9, #8]
   73bc4:	ldr	r3, [r8, #72]	; 0x48
   73bc8:	str	r3, [r9, #12]
   73bcc:	ldr	r3, [r8, #84]	; 0x54
   73bd0:	str	r3, [r9, #16]
   73bd4:	str	r5, [r9, #20]
   73bd8:	ldr	r3, [r8, #432]	; 0x1b0
   73bdc:	str	r3, [r4, #16]
   73be0:	ldr	r3, [r8, #436]	; 0x1b4
   73be4:	str	r3, [r4, #20]
   73be8:	ldr	r0, [sp, #20]
   73bec:	bl	253f0 <fputs@plt+0x1427c>
   73bf0:	mov	r0, r8
   73bf4:	bl	25d90 <fputs@plt+0x14c1c>
   73bf8:	mov	r1, r8
   73bfc:	ldr	r0, [sp, #12]
   73c00:	bl	214f4 <fputs@plt+0x10380>
   73c04:	b	73980 <fputs@plt+0x6280c>
   73c08:	mov	r1, r3
   73c0c:	ldr	r0, [sp, #20]
   73c10:	bl	179c8 <fputs@plt+0x6854>
   73c14:	b	73b7c <fputs@plt+0x62a08>
   73c18:	ldr	r1, [r8, #4]
   73c1c:	ldr	r0, [r8]
   73c20:	bl	214f4 <fputs@plt+0x10380>
   73c24:	b	73bac <fputs@plt+0x62a38>
   73c28:	ldr	r2, [sp, #20]
   73c2c:	ldr	r7, [r2, #4]
   73c30:	add	r1, r6, #400	; 0x190
   73c34:	mov	r6, r2
   73c38:	mov	r0, r2
   73c3c:	bl	215b0 <fputs@plt+0x1043c>
   73c40:	ldr	r3, [r6, #32]
   73c44:	str	r3, [r9, #4]
   73c48:	mov	r3, #0
   73c4c:	str	r3, [r6, #4]
   73c50:	str	r7, [r9]
   73c54:	b	73bbc <fputs@plt+0x62a48>
   73c58:	ldr	r7, [r5, #28]
   73c5c:	ldr	r3, [r8, #8]
   73c60:	str	r3, [sp, #24]
   73c64:	ldr	r3, [r8]
   73c68:	str	r3, [sp, #8]
   73c6c:	cmp	r7, #0
   73c70:	movne	r3, #0
   73c74:	strne	r3, [sp, #32]
   73c78:	beq	73b7c <fputs@plt+0x62a08>
   73c7c:	uxtb	r3, fp
   73c80:	str	r3, [sp, #16]
   73c84:	str	r9, [sp, #36]	; 0x24
   73c88:	mov	r9, r6
   73c8c:	b	73a54 <fputs@plt+0x628e0>
   73c90:	cmp	r6, #0
   73c94:	moveq	r6, r0
   73c98:	mov	fp, r3
   73c9c:	mov	r7, r2
   73ca0:	mov	r5, r1
   73ca4:	mov	sl, r0
   73ca8:	ldr	r8, [r0]
   73cac:	str	r8, [sp, #12]
   73cb0:	mov	r2, #24
   73cb4:	mov	r3, #0
   73cb8:	mov	r0, r8
   73cbc:	bl	1d294 <fputs@plt+0xc120>
   73cc0:	subs	r4, r0, #0
   73cc4:	beq	73980 <fputs@plt+0x6280c>
   73cc8:	ldr	r3, [r6, #532]	; 0x214
   73ccc:	str	r3, [r4, #4]
   73cd0:	str	r4, [r6, #532]	; 0x214
   73cd4:	mov	r2, #28
   73cd8:	mov	r3, #0
   73cdc:	mov	r0, r8
   73ce0:	bl	1d294 <fputs@plt+0xc120>
   73ce4:	mov	r9, r0
   73ce8:	str	r0, [r4, #8]
   73cec:	cmp	r0, #0
   73cf0:	moveq	r4, r0
   73cf4:	beq	73980 <fputs@plt+0x6280c>
   73cf8:	ldr	r3, [r6, #8]
   73cfc:	ldr	r2, [r3, #192]	; 0xc0
   73d00:	str	r2, [r0, #24]
   73d04:	str	r0, [r3, #192]	; 0xc0
   73d08:	str	r5, [r4]
   73d0c:	str	fp, [r4, #12]
   73d10:	mvn	r3, #0
   73d14:	str	r3, [r4, #16]
   73d18:	str	r3, [r4, #20]
   73d1c:	mov	r2, #544	; 0x220
   73d20:	mov	r3, #0
   73d24:	str	r8, [sp, #12]
   73d28:	mov	r0, r8
   73d2c:	bl	1d294 <fputs@plt+0xc120>
   73d30:	subs	r8, r0, #0
   73d34:	moveq	r4, r8
   73d38:	beq	73980 <fputs@plt+0x6280c>
   73d3c:	mov	r3, #0
   73d40:	str	r3, [sp, #68]	; 0x44
   73d44:	str	r3, [sp, #72]	; 0x48
   73d48:	str	r3, [sp, #76]	; 0x4c
   73d4c:	str	r3, [sp, #80]	; 0x50
   73d50:	str	r3, [sp, #84]	; 0x54
   73d54:	str	r3, [sp, #88]	; 0x58
   73d58:	str	r3, [sp, #92]	; 0x5c
   73d5c:	str	r8, [sp, #64]	; 0x40
   73d60:	ldr	r3, [sp, #12]
   73d64:	str	r3, [r8]
   73d68:	str	r7, [r8, #420]	; 0x1a4
   73d6c:	str	r6, [r8, #416]	; 0x1a0
   73d70:	ldr	r3, [r5]
   73d74:	str	r3, [r8, #496]	; 0x1f0
   73d78:	ldrb	r3, [r5, #8]
   73d7c:	strb	r3, [r8, #440]	; 0x1b8
   73d80:	ldr	r3, [sl, #428]	; 0x1ac
   73d84:	str	r3, [r8, #428]	; 0x1ac
   73d88:	mov	r0, r8
   73d8c:	bl	2de28 <fputs@plt+0x1ccb4>
   73d90:	subs	r2, r0, #0
   73d94:	str	r2, [sp, #20]
   73d98:	beq	73bf0 <fputs@plt+0x62a7c>
   73d9c:	ldr	r2, [r5]
   73da0:	movw	r1, #57312	; 0xdfe0
   73da4:	movt	r1, #8
   73da8:	ldr	r7, [sp, #12]
   73dac:	mov	r0, r7
   73db0:	bl	41d60 <fputs@plt+0x30bec>
   73db4:	mvn	r3, #0
   73db8:	mov	r2, r0
   73dbc:	mov	r1, r3
   73dc0:	ldr	r0, [sp, #20]
   73dc4:	bl	25534 <fputs@plt+0x143c0>
   73dc8:	ldr	r1, [r5, #12]
   73dcc:	cmp	r1, #0
   73dd0:	beq	73c58 <fputs@plt+0x62ae4>
   73dd4:	mov	r2, #0
   73dd8:	str	r7, [sp, #12]
   73ddc:	mov	r0, r7
   73de0:	bl	228ec <fputs@plt+0x11778>
   73de4:	mov	r7, r0
   73de8:	mov	r1, r0
   73dec:	add	r0, sp, #64	; 0x40
   73df0:	bl	39690 <fputs@plt+0x2851c>
   73df4:	cmp	r0, #0
   73df8:	bne	73e0c <fputs@plt+0x62c98>
   73dfc:	ldr	r3, [sp, #12]
   73e00:	ldrb	r3, [r3, #69]	; 0x45
   73e04:	cmp	r3, #0
   73e08:	beq	739a0 <fputs@plt+0x6282c>
   73e0c:	mov	r1, r7
   73e10:	ldr	r0, [sp, #12]
   73e14:	bl	25c4c <fputs@plt+0x14ad8>
   73e18:	ldr	r7, [r5, #28]
   73e1c:	ldr	r3, [r8, #8]
   73e20:	str	r3, [sp, #24]
   73e24:	ldr	r3, [r8]
   73e28:	str	r3, [sp, #8]
   73e2c:	cmp	r7, #0
   73e30:	movne	r3, #0
   73e34:	strne	r3, [sp, #32]
   73e38:	bne	73c7c <fputs@plt+0x62b08>
   73e3c:	b	73b7c <fputs@plt+0x62a08>
   73e40:	ldr	r4, [r0, #532]	; 0x214
   73e44:	cmp	r4, #0
   73e48:	moveq	r6, r0
   73e4c:	bne	73968 <fputs@plt+0x627f4>
   73e50:	b	73c98 <fputs@plt+0x62b24>
   73e54:	strd	r4, [sp, #-32]!	; 0xffffffe0
   73e58:	strd	r6, [sp, #8]
   73e5c:	strd	r8, [sp, #16]
   73e60:	str	sl, [sp, #24]
   73e64:	str	lr, [sp, #28]
   73e68:	ldr	r6, [sp, #32]
   73e6c:	subs	r8, r2, #0
   73e70:	movne	r5, #110	; 0x6e
   73e74:	moveq	r5, #109	; 0x6d
   73e78:	subs	r4, r1, #0
   73e7c:	beq	73eec <fputs@plt+0x62d78>
   73e80:	mov	sl, r0
   73e84:	mov	r9, #0
   73e88:	add	r7, r3, #4
   73e8c:	b	73ebc <fputs@plt+0x62d48>
   73e90:	ldr	r3, [sp, #40]	; 0x28
   73e94:	ldr	r2, [sp, #36]	; 0x24
   73e98:	mov	r1, r4
   73e9c:	mov	r0, sl
   73ea0:	bl	73928 <fputs@plt+0x627b4>
   73ea4:	cmp	r0, #0
   73ea8:	ldrne	r3, [r0, r7, lsl #2]
   73eac:	orrne	r9, r9, r3
   73eb0:	ldr	r4, [r4, #32]
   73eb4:	cmp	r4, #0
   73eb8:	beq	73ef0 <fputs@plt+0x62d7c>
   73ebc:	ldrb	r2, [r4, #8]
   73ec0:	cmp	r2, r5
   73ec4:	bne	73eb0 <fputs@plt+0x62d3c>
   73ec8:	ldrb	r3, [r4, #9]
   73ecc:	tst	r3, r6
   73ed0:	beq	73eb0 <fputs@plt+0x62d3c>
   73ed4:	mov	r1, r8
   73ed8:	ldr	r0, [r4, #16]
   73edc:	bl	1a548 <fputs@plt+0x93d4>
   73ee0:	cmp	r0, #0
   73ee4:	beq	73eb0 <fputs@plt+0x62d3c>
   73ee8:	b	73e90 <fputs@plt+0x62d1c>
   73eec:	mov	r9, #0
   73ef0:	mov	r0, r9
   73ef4:	ldrd	r4, [sp]
   73ef8:	ldrd	r6, [sp, #8]
   73efc:	ldrd	r8, [sp, #16]
   73f00:	ldr	sl, [sp, #24]
   73f04:	add	sp, sp, #28
   73f08:	pop	{pc}		; (ldr pc, [sp], #4)
   73f0c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   73f10:	strd	r6, [sp, #8]
   73f14:	str	r8, [sp, #16]
   73f18:	str	lr, [sp, #20]
   73f1c:	sub	sp, sp, #16
   73f20:	mov	r4, r0
   73f24:	mov	r5, r1
   73f28:	mov	r7, r2
   73f2c:	mov	r8, r3
   73f30:	bl	2de28 <fputs@plt+0x1ccb4>
   73f34:	mov	r6, r0
   73f38:	ldr	r3, [sp, #40]	; 0x28
   73f3c:	mov	r2, r7
   73f40:	mov	r1, r5
   73f44:	mov	r0, r4
   73f48:	bl	73928 <fputs@plt+0x627b4>
   73f4c:	cmp	r0, #0
   73f50:	beq	73fb8 <fputs@plt+0x62e44>
   73f54:	ldr	r3, [r5]
   73f58:	cmp	r3, #0
   73f5c:	moveq	r5, #0
   73f60:	beq	73f78 <fputs@plt+0x62e04>
   73f64:	ldr	r3, [r4]
   73f68:	ldr	r3, [r3, #24]
   73f6c:	tst	r3, #262144	; 0x40000
   73f70:	moveq	r5, #1
   73f74:	movne	r5, #0
   73f78:	ldr	r3, [r4, #76]	; 0x4c
   73f7c:	add	r3, r3, #1
   73f80:	str	r3, [r4, #76]	; 0x4c
   73f84:	mvn	r2, #17
   73f88:	str	r2, [sp, #8]
   73f8c:	ldr	r2, [r0, #8]
   73f90:	str	r2, [sp, #4]
   73f94:	str	r3, [sp]
   73f98:	ldr	r3, [sp, #44]	; 0x2c
   73f9c:	mov	r2, r8
   73fa0:	mov	r1, #132	; 0x84
   73fa4:	mov	r0, r6
   73fa8:	bl	2dee0 <fputs@plt+0x1cd6c>
   73fac:	mov	r1, r5
   73fb0:	mov	r0, r6
   73fb4:	bl	179f4 <fputs@plt+0x6880>
   73fb8:	add	sp, sp, #16
   73fbc:	ldrd	r4, [sp]
   73fc0:	ldrd	r6, [sp, #8]
   73fc4:	ldr	r8, [sp, #16]
   73fc8:	add	sp, sp, #20
   73fcc:	pop	{pc}		; (ldr pc, [sp], #4)
   73fd0:	ldr	ip, [r0]
   73fd4:	ldr	ip, [ip, #24]
   73fd8:	tst	ip, #524288	; 0x80000
   73fdc:	bxeq	lr
   73fe0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   73fe4:	strd	r6, [sp, #8]
   73fe8:	strd	r8, [sp, #16]
   73fec:	strd	sl, [sp, #24]
   73ff0:	str	lr, [sp, #32]
   73ff4:	sub	sp, sp, #124	; 0x7c
   73ff8:	str	r3, [sp, #68]	; 0x44
   73ffc:	str	r2, [sp, #32]
   74000:	mov	r9, r1
   74004:	str	r0, [sp, #24]
   74008:	mov	r0, r1
   7400c:	bl	19d68 <fputs@plt+0x8bf4>
   74010:	subs	fp, r0, #0
   74014:	beq	74688 <fputs@plt+0x63514>
   74018:	movw	r3, #51104	; 0xc7a0
   7401c:	movt	r3, #8
   74020:	str	r3, [sp, #76]	; 0x4c
   74024:	b	74524 <fputs@plt+0x633b0>
   74028:	ldr	r2, [r5, #24]
   7402c:	tst	r2, #16777216	; 0x1000000
   74030:	beq	74574 <fputs@plt+0x63400>
   74034:	b	74518 <fputs@plt+0x633a4>
   74038:	mov	r3, #0
   7403c:	str	r3, [sp, #80]	; 0x50
   74040:	str	r3, [sp, #84]	; 0x54
   74044:	add	r3, sp, #84	; 0x54
   74048:	str	r3, [sp]
   7404c:	add	r3, sp, #80	; 0x50
   74050:	mov	r2, fp
   74054:	mov	r1, r9
   74058:	ldr	r0, [sp, #24]
   7405c:	bl	3b2b0 <fputs@plt+0x2a13c>
   74060:	subs	r6, r0, #0
   74064:	bne	74518 <fputs@plt+0x633a4>
   74068:	ldr	r3, [fp, #20]
   7406c:	cmp	r3, #0
   74070:	ble	745a4 <fputs@plt+0x63430>
   74074:	mov	r3, #0
   74078:	str	r3, [sp, #44]	; 0x2c
   7407c:	str	r3, [sp, #36]	; 0x24
   74080:	str	r3, [sp, #28]
   74084:	ldr	r1, [pc, #1560]	; 746a4 <fputs@plt+0x63530>
   74088:	ldrd	r2, [r1, #-8]
   7408c:	strd	r2, [sp, #48]	; 0x30
   74090:	ldrd	r2, [r1]
   74094:	strd	r2, [sp, #56]	; 0x38
   74098:	mov	r4, #0
   7409c:	mov	r8, r5
   740a0:	str	sl, [sp, #72]	; 0x48
   740a4:	b	740c8 <fputs@plt+0x62f54>
   740a8:	cmp	r7, #6
   740ac:	beq	740b8 <fputs@plt+0x62f44>
   740b0:	cmp	r7, #9
   740b4:	bne	74290 <fputs@plt+0x6311c>
   740b8:	add	r6, r6, #1
   740bc:	ldr	r3, [fp, #20]
   740c0:	cmp	r6, r3
   740c4:	bge	74378 <fputs@plt+0x63204>
   740c8:	ldrd	r2, [sp, #48]	; 0x30
   740cc:	strd	r2, [sp, #88]	; 0x58
   740d0:	ldrd	r2, [sp, #56]	; 0x38
   740d4:	strd	r2, [sp, #96]	; 0x60
   740d8:	ldr	r3, [sp, #84]	; 0x54
   740dc:	cmp	r3, #0
   740e0:	ldrne	r5, [r3, r6, lsl #2]
   740e4:	ldreq	r5, [fp, #36]	; 0x24
   740e8:	ldr	r2, [r9, #4]
   740ec:	ldr	r3, [sp, #80]	; 0x50
   740f0:	cmp	r3, #0
   740f4:	ldrne	r1, [r3, #4]
   740f8:	lslne	r3, r6, #1
   740fc:	ldrshne	r3, [r1, r3]
   74100:	ldrsheq	r3, [r9, #32]
   74104:	lsl	r3, r3, #4
   74108:	ldr	r0, [r2, r3]
   7410c:	str	r0, [sp, #112]	; 0x70
   74110:	bl	1c2f8 <fputs@plt+0xb184>
   74114:	str	r0, [sp, #116]	; 0x74
   74118:	lsl	sl, r5, #4
   7411c:	ldr	r3, [fp]
   74120:	ldr	r3, [r3, #4]
   74124:	ldr	r0, [r3, r5, lsl #4]
   74128:	str	r0, [sp, #104]	; 0x68
   7412c:	bl	1c2f8 <fputs@plt+0xb184>
   74130:	str	r0, [sp, #108]	; 0x6c
   74134:	mov	r3, r4
   74138:	add	r2, sp, #88	; 0x58
   7413c:	mov	r1, #27
   74140:	mov	r0, r8
   74144:	bl	1e3ec <fputs@plt+0xd278>
   74148:	mov	r5, r0
   7414c:	mov	r3, r4
   74150:	add	r2, sp, #112	; 0x70
   74154:	mov	r1, #27
   74158:	mov	r0, r8
   7415c:	bl	1e3ec <fputs@plt+0xd278>
   74160:	str	r4, [sp]
   74164:	mov	r3, r0
   74168:	mov	r2, r5
   7416c:	mov	r1, #122	; 0x7a
   74170:	ldr	r0, [sp, #24]
   74174:	bl	399e8 <fputs@plt+0x28874>
   74178:	mov	r5, r0
   7417c:	mov	r3, r4
   74180:	add	r2, sp, #104	; 0x68
   74184:	mov	r1, #27
   74188:	mov	r0, r8
   7418c:	bl	1e3ec <fputs@plt+0xd278>
   74190:	str	r4, [sp]
   74194:	mov	r3, r0
   74198:	mov	r2, r5
   7419c:	mov	r1, #79	; 0x4f
   741a0:	ldr	r0, [sp, #24]
   741a4:	bl	399e8 <fputs@plt+0x28874>
   741a8:	mov	r2, r0
   741ac:	ldr	r1, [sp, #28]
   741b0:	mov	r0, r8
   741b4:	bl	26180 <fputs@plt+0x1500c>
   741b8:	str	r0, [sp, #28]
   741bc:	ldr	r3, [sp, #32]
   741c0:	cmp	r3, #0
   741c4:	beq	740a8 <fputs@plt+0x62f34>
   741c8:	mov	r3, r4
   741cc:	add	r2, sp, #88	; 0x58
   741d0:	mov	r1, #27
   741d4:	mov	r0, r8
   741d8:	bl	1e3ec <fputs@plt+0xd278>
   741dc:	mov	r5, r0
   741e0:	mov	r3, r4
   741e4:	add	r2, sp, #112	; 0x70
   741e8:	mov	r1, #27
   741ec:	mov	r0, r8
   741f0:	bl	1e3ec <fputs@plt+0xd278>
   741f4:	str	r4, [sp]
   741f8:	mov	r3, r0
   741fc:	mov	r2, r5
   74200:	mov	r1, #122	; 0x7a
   74204:	ldr	r0, [sp, #24]
   74208:	bl	399e8 <fputs@plt+0x28874>
   7420c:	mov	r5, r0
   74210:	mov	r3, r4
   74214:	add	r2, sp, #96	; 0x60
   74218:	mov	r1, #27
   7421c:	mov	r0, r8
   74220:	bl	1e3ec <fputs@plt+0xd278>
   74224:	str	r0, [sp, #40]	; 0x28
   74228:	mov	r3, r4
   7422c:	add	r2, sp, #112	; 0x70
   74230:	mov	r1, #27
   74234:	mov	r0, r8
   74238:	bl	1e3ec <fputs@plt+0xd278>
   7423c:	str	r4, [sp]
   74240:	mov	r3, r0
   74244:	ldr	r2, [sp, #40]	; 0x28
   74248:	mov	r1, #122	; 0x7a
   7424c:	ldr	r0, [sp, #24]
   74250:	bl	399e8 <fputs@plt+0x28874>
   74254:	str	r4, [sp]
   74258:	mov	r3, r0
   7425c:	mov	r2, r5
   74260:	mov	r1, #73	; 0x49
   74264:	ldr	r0, [sp, #24]
   74268:	bl	399e8 <fputs@plt+0x28874>
   7426c:	mov	r2, r0
   74270:	ldr	r1, [sp, #36]	; 0x24
   74274:	mov	r0, r8
   74278:	bl	26180 <fputs@plt+0x1500c>
   7427c:	str	r0, [sp, #36]	; 0x24
   74280:	cmp	r7, #6
   74284:	beq	740b8 <fputs@plt+0x62f44>
   74288:	cmp	r7, #9
   7428c:	beq	742c4 <fputs@plt+0x63150>
   74290:	cmp	r7, #8
   74294:	bne	74330 <fputs@plt+0x631bc>
   74298:	ldr	r3, [fp]
   7429c:	ldr	r3, [r3, #4]
   742a0:	add	sl, r3, sl
   742a4:	ldr	r1, [sl, #4]
   742a8:	cmp	r1, #0
   742ac:	beq	74310 <fputs@plt+0x6319c>
   742b0:	mov	r2, r4
   742b4:	mov	r0, r8
   742b8:	bl	228ec <fputs@plt+0x11778>
   742bc:	mov	r2, r0
   742c0:	b	7434c <fputs@plt+0x631d8>
   742c4:	mov	r3, r4
   742c8:	add	r2, sp, #96	; 0x60
   742cc:	mov	r1, #27
   742d0:	mov	r0, r8
   742d4:	bl	1e3ec <fputs@plt+0xd278>
   742d8:	mov	r5, r0
   742dc:	mov	r3, r4
   742e0:	add	r2, sp, #112	; 0x70
   742e4:	mov	r1, #27
   742e8:	mov	r0, r8
   742ec:	bl	1e3ec <fputs@plt+0xd278>
   742f0:	str	r4, [sp]
   742f4:	mov	r3, r0
   742f8:	mov	r2, r5
   742fc:	mov	r1, #122	; 0x7a
   74300:	ldr	r0, [sp, #24]
   74304:	bl	399e8 <fputs@plt+0x28874>
   74308:	mov	r2, r0
   7430c:	b	7434c <fputs@plt+0x631d8>
   74310:	str	r4, [sp]
   74314:	mov	r3, r4
   74318:	mov	r2, r4
   7431c:	mov	r1, #101	; 0x65
   74320:	ldr	r0, [sp, #24]
   74324:	bl	399e8 <fputs@plt+0x28874>
   74328:	mov	r2, r0
   7432c:	b	7434c <fputs@plt+0x631d8>
   74330:	str	r4, [sp]
   74334:	mov	r3, r4
   74338:	mov	r2, r4
   7433c:	mov	r1, #101	; 0x65
   74340:	ldr	r0, [sp, #24]
   74344:	bl	399e8 <fputs@plt+0x28874>
   74348:	mov	r2, r0
   7434c:	ldr	r1, [sp, #44]	; 0x2c
   74350:	ldr	r5, [sp, #24]
   74354:	mov	r0, r5
   74358:	bl	2fc78 <fputs@plt+0x1eb04>
   7435c:	mov	r1, r0
   74360:	str	r0, [sp, #44]	; 0x2c
   74364:	mov	r3, r4
   74368:	add	r2, sp, #104	; 0x68
   7436c:	mov	r0, r5
   74370:	bl	1e37c <fputs@plt+0xd208>
   74374:	b	740b8 <fputs@plt+0x62f44>
   74378:	mov	r5, r8
   7437c:	ldr	sl, [sp, #72]	; 0x48
   74380:	ldr	r1, [sp, #84]	; 0x54
   74384:	mov	r0, r5
   74388:	bl	214f4 <fputs@plt+0x10380>
   7438c:	ldr	r3, [fp]
   74390:	ldr	r8, [r3]
   74394:	mov	r0, r8
   74398:	bl	1c2f8 <fputs@plt+0xb184>
   7439c:	mov	r7, r0
   743a0:	cmp	sl, #6
   743a4:	movne	r3, #0
   743a8:	strne	r3, [sp, #40]	; 0x28
   743ac:	beq	745b8 <fputs@plt+0x63444>
   743b0:	ldr	r3, [r5, #256]	; 0x100
   743b4:	add	r3, r3, #1
   743b8:	str	r3, [r5, #256]	; 0x100
   743bc:	add	r2, r7, #73	; 0x49
   743c0:	mov	r3, #0
   743c4:	mov	r0, r5
   743c8:	bl	1d294 <fputs@plt+0xc120>
   743cc:	subs	r4, r0, #0
   743d0:	moveq	r6, r4
   743d4:	beq	74468 <fputs@plt+0x632f4>
   743d8:	add	r6, r4, #36	; 0x24
   743dc:	str	r6, [r4, #28]
   743e0:	add	r0, r4, #72	; 0x48
   743e4:	str	r0, [r4, #48]	; 0x30
   743e8:	mov	r2, r7
   743ec:	mov	r1, r8
   743f0:	bl	10fdc <memcpy@plt>
   743f4:	mov	r2, #1
   743f8:	ldr	r1, [sp, #28]
   743fc:	mov	r0, r5
   74400:	bl	228ec <fputs@plt+0x11778>
   74404:	str	r0, [r4, #52]	; 0x34
   74408:	mov	r2, #1
   7440c:	ldr	r1, [sp, #44]	; 0x2c
   74410:	mov	r0, r5
   74414:	bl	22280 <fputs@plt+0x1110c>
   74418:	str	r0, [r4, #56]	; 0x38
   7441c:	mov	r2, #1
   74420:	ldr	r1, [sp, #40]	; 0x28
   74424:	mov	r0, r5
   74428:	bl	223d4 <fputs@plt+0x11260>
   7442c:	str	r0, [r4, #44]	; 0x2c
   74430:	ldr	r2, [sp, #36]	; 0x24
   74434:	cmp	r2, #0
   74438:	beq	74468 <fputs@plt+0x632f4>
   7443c:	mov	r3, #0
   74440:	str	r3, [sp]
   74444:	mov	r1, #19
   74448:	ldr	r0, [sp, #24]
   7444c:	bl	399e8 <fputs@plt+0x28874>
   74450:	mov	r1, r0
   74454:	str	r0, [sp, #36]	; 0x24
   74458:	mov	r2, #1
   7445c:	mov	r0, r5
   74460:	bl	228ec <fputs@plt+0x11778>
   74464:	str	r0, [r4, #12]
   74468:	ldr	r3, [r5, #256]	; 0x100
   7446c:	sub	r3, r3, #1
   74470:	str	r3, [r5, #256]	; 0x100
   74474:	ldr	r1, [sp, #28]
   74478:	mov	r0, r5
   7447c:	bl	25c4c <fputs@plt+0x14ad8>
   74480:	ldr	r1, [sp, #36]	; 0x24
   74484:	mov	r0, r5
   74488:	bl	25c4c <fputs@plt+0x14ad8>
   7448c:	ldr	r1, [sp, #44]	; 0x2c
   74490:	mov	r0, r5
   74494:	bl	25cf8 <fputs@plt+0x14b84>
   74498:	ldr	r1, [sp, #40]	; 0x28
   7449c:	mov	r0, r5
   744a0:	bl	25c30 <fputs@plt+0x14abc>
   744a4:	ldrb	r3, [r5, #69]	; 0x45
   744a8:	cmp	r3, #1
   744ac:	beq	7463c <fputs@plt+0x634c8>
   744b0:	cmp	sl, #6
   744b4:	beq	7464c <fputs@plt+0x634d8>
   744b8:	cmp	sl, #9
   744bc:	beq	74658 <fputs@plt+0x634e4>
   744c0:	mov	r3, #110	; 0x6e
   744c4:	strb	r3, [r6]
   744c8:	str	r4, [r6, #4]
   744cc:	ldr	r3, [r9, #64]	; 0x40
   744d0:	str	r3, [r4, #20]
   744d4:	str	r3, [r4, #24]
   744d8:	ldr	r3, [sp, #64]	; 0x40
   744dc:	str	r4, [r3, #28]
   744e0:	ldr	r3, [sp, #32]
   744e4:	cmp	r3, #0
   744e8:	movne	r3, #110	; 0x6e
   744ec:	moveq	r3, #109	; 0x6d
   744f0:	strb	r3, [r4, #8]
   744f4:	mov	r3, #0
   744f8:	str	r3, [sp, #4]
   744fc:	mov	r3, #2
   74500:	str	r3, [sp]
   74504:	ldr	r3, [sp, #68]	; 0x44
   74508:	mov	r2, r9
   7450c:	mov	r1, r4
   74510:	ldr	r0, [sp, #24]
   74514:	bl	73f0c <fputs@plt+0x62d98>
   74518:	ldr	fp, [fp, #12]
   7451c:	cmp	fp, #0
   74520:	beq	74688 <fputs@plt+0x63514>
   74524:	ldr	r3, [sp, #160]	; 0xa0
   74528:	cmp	r3, #0
   7452c:	beq	7454c <fputs@plt+0x633d8>
   74530:	ldr	r3, [sp, #164]	; 0xa4
   74534:	ldr	r2, [sp, #160]	; 0xa0
   74538:	mov	r1, fp
   7453c:	mov	r0, r9
   74540:	bl	19d8c <fputs@plt+0x8c18>
   74544:	cmp	r0, #0
   74548:	beq	74518 <fputs@plt+0x633a4>
   7454c:	ldr	r3, [sp, #24]
   74550:	ldr	r5, [r3]
   74554:	ldr	r3, [sp, #32]
   74558:	adds	r3, r3, #0
   7455c:	movne	r3, #1
   74560:	add	r2, fp, r3
   74564:	ldrb	sl, [r2, #25]
   74568:	mov	r7, sl
   7456c:	cmp	sl, #6
   74570:	beq	74028 <fputs@plt+0x62eb4>
   74574:	add	r3, fp, r3, lsl #2
   74578:	str	r3, [sp, #64]	; 0x40
   7457c:	ldr	r4, [r3, #28]
   74580:	clz	r3, r4
   74584:	lsr	r3, r3, #5
   74588:	cmp	sl, #0
   7458c:	moveq	r3, #0
   74590:	cmp	r3, #0
   74594:	bne	74038 <fputs@plt+0x62ec4>
   74598:	cmp	r4, #0
   7459c:	beq	74518 <fputs@plt+0x633a4>
   745a0:	b	744f4 <fputs@plt+0x63380>
   745a4:	mov	r3, #0
   745a8:	str	r3, [sp, #44]	; 0x2c
   745ac:	str	r3, [sp, #36]	; 0x24
   745b0:	str	r3, [sp, #28]
   745b4:	b	74380 <fputs@plt+0x6320c>
   745b8:	str	r8, [sp, #112]	; 0x70
   745bc:	str	r0, [sp, #116]	; 0x74
   745c0:	ldr	r2, [sp, #76]	; 0x4c
   745c4:	mov	r1, #57	; 0x39
   745c8:	mov	r0, r5
   745cc:	bl	1e67c <fputs@plt+0xd508>
   745d0:	subs	r2, r0, #0
   745d4:	movne	r3, #2
   745d8:	strbne	r3, [r2, #1]
   745dc:	mov	r1, #0
   745e0:	ldr	r0, [sp, #24]
   745e4:	bl	2fc78 <fputs@plt+0x1eb04>
   745e8:	mov	r6, r0
   745ec:	mov	r3, #0
   745f0:	add	r2, sp, #112	; 0x70
   745f4:	mov	r1, r3
   745f8:	mov	r0, r5
   745fc:	bl	2f634 <fputs@plt+0x1e4c0>
   74600:	mov	r4, #0
   74604:	str	r4, [sp, #20]
   74608:	str	r4, [sp, #16]
   7460c:	str	r4, [sp, #12]
   74610:	str	r4, [sp, #8]
   74614:	str	r4, [sp, #4]
   74618:	str	r4, [sp]
   7461c:	ldr	r3, [sp, #28]
   74620:	mov	r2, r0
   74624:	mov	r1, r6
   74628:	ldr	r0, [sp, #24]
   7462c:	bl	2fe8c <fputs@plt+0x1ed18>
   74630:	str	r0, [sp, #40]	; 0x28
   74634:	str	r4, [sp, #28]
   74638:	b	743b0 <fputs@plt+0x6323c>
   7463c:	mov	r1, r4
   74640:	mov	r0, r5
   74644:	bl	26af8 <fputs@plt+0x15984>
   74648:	b	74518 <fputs@plt+0x633a4>
   7464c:	mov	r3, #119	; 0x77
   74650:	strb	r3, [r6]
   74654:	b	744c8 <fputs@plt+0x63354>
   74658:	ldr	r3, [sp, #32]
   7465c:	cmp	r3, #0
   74660:	bne	744c0 <fputs@plt+0x6334c>
   74664:	mov	r3, #109	; 0x6d
   74668:	strb	r3, [r6]
   7466c:	str	r4, [r6, #4]
   74670:	ldr	r2, [r9, #64]	; 0x40
   74674:	str	r2, [r4, #20]
   74678:	str	r2, [r4, #24]
   7467c:	ldr	r2, [sp, #64]	; 0x40
   74680:	str	r4, [r2, #28]
   74684:	b	744f0 <fputs@plt+0x6337c>
   74688:	add	sp, sp, #124	; 0x7c
   7468c:	ldrd	r4, [sp]
   74690:	ldrd	r6, [sp, #8]
   74694:	ldrd	r8, [sp, #16]
   74698:	ldrd	sl, [sp, #24]
   7469c:	add	sp, sp, #32
   746a0:	pop	{pc}		; (ldr pc, [sp], #4)
   746a4:	andeq	r9, r8, r0, asr #6
   746a8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   746ac:	strd	r6, [sp, #8]
   746b0:	str	r8, [sp, #16]
   746b4:	str	lr, [sp, #20]
   746b8:	sub	sp, sp, #8
   746bc:	mov	r8, r0
   746c0:	mov	r5, r2
   746c4:	mov	r7, r3
   746c8:	ldr	r6, [sp, #32]
   746cc:	subs	r4, r1, #0
   746d0:	bne	746f8 <fputs@plt+0x63584>
   746d4:	add	sp, sp, #8
   746d8:	ldrd	r4, [sp]
   746dc:	ldrd	r6, [sp, #8]
   746e0:	ldr	r8, [sp, #16]
   746e4:	add	sp, sp, #20
   746e8:	pop	{pc}		; (ldr pc, [sp], #4)
   746ec:	ldr	r4, [r4, #32]
   746f0:	cmp	r4, #0
   746f4:	beq	746d4 <fputs@plt+0x63560>
   746f8:	ldrb	r3, [r4, #8]
   746fc:	cmp	r3, r5
   74700:	bne	746ec <fputs@plt+0x63578>
   74704:	ldrb	r3, [r4, #9]
   74708:	cmp	r3, r6
   7470c:	bne	746ec <fputs@plt+0x63578>
   74710:	mov	r1, r7
   74714:	ldr	r0, [r4, #16]
   74718:	bl	1a548 <fputs@plt+0x93d4>
   7471c:	cmp	r0, #0
   74720:	beq	746ec <fputs@plt+0x63578>
   74724:	ldr	r3, [sp, #48]	; 0x30
   74728:	str	r3, [sp, #4]
   7472c:	ldr	r3, [sp, #44]	; 0x2c
   74730:	str	r3, [sp]
   74734:	ldr	r3, [sp, #40]	; 0x28
   74738:	ldr	r2, [sp, #36]	; 0x24
   7473c:	mov	r1, r4
   74740:	mov	r0, r8
   74744:	bl	73f0c <fputs@plt+0x62d98>
   74748:	b	746ec <fputs@plt+0x63578>
   7474c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   74750:	strd	r6, [sp, #8]
   74754:	strd	r8, [sp, #16]
   74758:	strd	sl, [sp, #24]
   7475c:	str	lr, [sp, #32]
   74760:	sub	sp, sp, #60	; 0x3c
   74764:	mov	r7, r0
   74768:	mov	r5, r1
   7476c:	str	r2, [sp, #32]
   74770:	str	r3, [sp, #28]
   74774:	ldrsh	r3, [sp, #104]	; 0x68
   74778:	str	r3, [sp, #44]	; 0x2c
   7477c:	ldrb	r3, [sp, #108]	; 0x6c
   74780:	str	r3, [sp, #52]	; 0x34
   74784:	ldrb	fp, [sp, #112]	; 0x70
   74788:	ldrb	r4, [sp, #116]	; 0x74
   7478c:	str	r4, [sp, #48]	; 0x30
   74790:	ldr	r8, [r0, #8]
   74794:	mov	r0, r8
   74798:	bl	2dc2c <fputs@plt+0x1cab8>
   7479c:	str	r0, [sp, #36]	; 0x24
   747a0:	ldrb	r3, [r5, #42]	; 0x2a
   747a4:	and	r3, r3, #32
   747a8:	cmp	r3, #0
   747ac:	moveq	r3, #70	; 0x46
   747b0:	movne	r3, #68	; 0x44
   747b4:	str	r3, [sp, #40]	; 0x28
   747b8:	cmp	r4, #0
   747bc:	beq	74858 <fputs@plt+0x636e4>
   747c0:	mov	r3, #0
   747c4:	mov	r2, r3
   747c8:	mov	r1, r5
   747cc:	mov	r0, r7
   747d0:	bl	19e9c <fputs@plt+0x8d28>
   747d4:	ldr	r1, [sp, #32]
   747d8:	orrs	sl, r1, r0
   747dc:	beq	74928 <fputs@plt+0x637b4>
   747e0:	str	fp, [sp, #8]
   747e4:	str	r5, [sp, #4]
   747e8:	mov	r3, #3
   747ec:	str	r3, [sp]
   747f0:	mov	r3, #0
   747f4:	mov	r2, r3
   747f8:	mov	r0, r7
   747fc:	bl	73e54 <fputs@plt+0x62ce0>
   74800:	mov	r6, r0
   74804:	mov	r1, r5
   74808:	mov	r0, r7
   7480c:	bl	3b52c <fputs@plt+0x2a3b8>
   74810:	orr	r6, r6, r0
   74814:	ldr	r9, [r7, #76]	; 0x4c
   74818:	add	sl, r9, #1
   7481c:	ldrsh	r3, [r5, #34]	; 0x22
   74820:	add	r3, r3, #1
   74824:	add	r3, r3, r9
   74828:	str	r3, [r7, #76]	; 0x4c
   7482c:	mov	r3, sl
   74830:	ldr	r2, [sp, #100]	; 0x64
   74834:	mov	r1, #30
   74838:	mov	r0, r8
   7483c:	bl	2e4d0 <fputs@plt+0x1d35c>
   74840:	ldrsh	r3, [r5, #34]	; 0x22
   74844:	cmp	r3, #0
   74848:	ble	748cc <fputs@plt+0x63758>
   7484c:	mov	r4, #0
   74850:	add	r9, r9, #2
   74854:	b	748ac <fputs@plt+0x63738>
   74858:	ldr	r3, [sp, #44]	; 0x2c
   7485c:	str	r3, [sp, #4]
   74860:	ldr	r3, [sp, #100]	; 0x64
   74864:	str	r3, [sp]
   74868:	mov	r3, r0
   7486c:	ldr	r2, [sp, #28]
   74870:	ldr	r1, [sp, #40]	; 0x28
   74874:	mov	r0, r8
   74878:	bl	2de98 <fputs@plt+0x1cd24>
   7487c:	b	747c0 <fputs@plt+0x6364c>
   74880:	add	r3, r9, r4
   74884:	str	r3, [sp]
   74888:	mov	r3, r4
   7488c:	ldr	r2, [sp, #28]
   74890:	mov	r1, r5
   74894:	mov	r0, r8
   74898:	bl	421d4 <fputs@plt+0x31060>
   7489c:	add	r4, r4, #1
   748a0:	ldrsh	r3, [r5, #34]	; 0x22
   748a4:	cmp	r3, r4
   748a8:	ble	748cc <fputs@plt+0x63758>
   748ac:	cmn	r6, #1
   748b0:	beq	74880 <fputs@plt+0x6370c>
   748b4:	cmp	r4, #31
   748b8:	bgt	7489c <fputs@plt+0x63728>
   748bc:	mov	r3, #1
   748c0:	ands	r3, r6, r3, lsl r4
   748c4:	beq	7489c <fputs@plt+0x63728>
   748c8:	b	74880 <fputs@plt+0x6370c>
   748cc:	ldr	r4, [r8, #32]
   748d0:	ldr	r3, [sp, #36]	; 0x24
   748d4:	str	r3, [sp, #16]
   748d8:	str	fp, [sp, #12]
   748dc:	str	sl, [sp, #8]
   748e0:	str	r5, [sp, #4]
   748e4:	mov	r3, #1
   748e8:	str	r3, [sp]
   748ec:	mov	r3, #0
   748f0:	mov	r2, #109	; 0x6d
   748f4:	ldr	r1, [sp, #32]
   748f8:	mov	r0, r7
   748fc:	bl	746a8 <fputs@plt+0x63534>
   74900:	ldr	r3, [r8, #32]
   74904:	cmp	r3, r4
   74908:	bgt	749ac <fputs@plt+0x63838>
   7490c:	mov	r3, #0
   74910:	str	r3, [sp, #4]
   74914:	str	r3, [sp]
   74918:	mov	r2, sl
   7491c:	mov	r1, r5
   74920:	mov	r0, r7
   74924:	bl	71720 <fputs@plt+0x605ac>
   74928:	ldr	r3, [r5, #12]
   7492c:	cmp	r3, #0
   74930:	beq	749d4 <fputs@plt+0x63860>
   74934:	mov	r4, #0
   74938:	str	r4, [sp, #4]
   7493c:	str	r4, [sp]
   74940:	mov	r3, sl
   74944:	mov	r2, r4
   74948:	mov	r1, r5
   7494c:	mov	r0, r7
   74950:	bl	73fd0 <fputs@plt+0x62e5c>
   74954:	ldr	r6, [sp, #36]	; 0x24
   74958:	str	r6, [sp, #16]
   7495c:	str	fp, [sp, #12]
   74960:	str	sl, [sp, #8]
   74964:	str	r5, [sp, #4]
   74968:	mov	r3, #2
   7496c:	str	r3, [sp]
   74970:	mov	r3, r4
   74974:	mov	r2, #109	; 0x6d
   74978:	ldr	r1, [sp, #32]
   7497c:	mov	r0, r7
   74980:	bl	746a8 <fputs@plt+0x63534>
   74984:	mov	r1, r6
   74988:	mov	r0, r8
   7498c:	bl	179c8 <fputs@plt+0x6854>
   74990:	add	sp, sp, #60	; 0x3c
   74994:	ldrd	r4, [sp]
   74998:	ldrd	r6, [sp, #8]
   7499c:	ldrd	r8, [sp, #16]
   749a0:	ldrd	sl, [sp, #24]
   749a4:	add	sp, sp, #32
   749a8:	pop	{pc}		; (ldr pc, [sp], #4)
   749ac:	ldr	r3, [sp, #44]	; 0x2c
   749b0:	str	r3, [sp, #4]
   749b4:	ldr	r3, [sp, #100]	; 0x64
   749b8:	str	r3, [sp]
   749bc:	ldr	r3, [sp, #36]	; 0x24
   749c0:	ldr	r2, [sp, #28]
   749c4:	ldr	r1, [sp, #40]	; 0x28
   749c8:	mov	r0, r8
   749cc:	bl	2de98 <fputs@plt+0x1cd24>
   749d0:	b	7490c <fputs@plt+0x63798>
   749d4:	ldr	r3, [sp, #120]	; 0x78
   749d8:	str	r3, [sp, #4]
   749dc:	mov	r3, #0
   749e0:	str	r3, [sp]
   749e4:	ldr	r3, [sp, #96]	; 0x60
   749e8:	ldr	r6, [sp, #28]
   749ec:	mov	r2, r6
   749f0:	mov	r1, r5
   749f4:	mov	r0, r7
   749f8:	bl	5f5d4 <fputs@plt+0x4e460>
   749fc:	ldr	r4, [sp, #52]	; 0x34
   74a00:	adds	r3, r4, #0
   74a04:	movne	r3, #1
   74a08:	mov	r2, r6
   74a0c:	mov	r1, #95	; 0x5f
   74a10:	mov	r0, r8
   74a14:	bl	2e4d0 <fputs@plt+0x1d35c>
   74a18:	cmp	r4, #0
   74a1c:	bne	74a68 <fputs@plt+0x638f4>
   74a20:	ldr	r3, [sp, #48]	; 0x30
   74a24:	cmp	r3, #0
   74a28:	bne	74a80 <fputs@plt+0x6390c>
   74a2c:	ldr	r3, [sp, #120]	; 0x78
   74a30:	cmp	r3, #0
   74a34:	blt	74a58 <fputs@plt+0x638e4>
   74a38:	ldr	r2, [sp, #120]	; 0x78
   74a3c:	mov	r1, #95	; 0x5f
   74a40:	mov	r0, r8
   74a44:	bl	2e44c <fputs@plt+0x1d2d8>
   74a48:	ldr	r3, [sp, #48]	; 0x30
   74a4c:	cmp	r3, #2
   74a50:	movne	r3, #0
   74a54:	str	r3, [sp, #48]	; 0x30
   74a58:	ldr	r1, [sp, #48]	; 0x30
   74a5c:	mov	r0, r8
   74a60:	bl	179f4 <fputs@plt+0x6880>
   74a64:	b	74934 <fputs@plt+0x637c0>
   74a68:	mov	r3, #0
   74a6c:	ldr	r2, [r5]
   74a70:	mvn	r1, #0
   74a74:	mov	r0, r8
   74a78:	bl	25534 <fputs@plt+0x143c0>
   74a7c:	b	74a20 <fputs@plt+0x638ac>
   74a80:	mov	r1, #4
   74a84:	mov	r0, r8
   74a88:	bl	179f4 <fputs@plt+0x6880>
   74a8c:	ldr	r3, [sp, #120]	; 0x78
   74a90:	cmp	r3, #0
   74a94:	blt	74a48 <fputs@plt+0x638d4>
   74a98:	b	74a38 <fputs@plt+0x638c4>
   74a9c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   74aa0:	strd	r6, [sp, #8]
   74aa4:	strd	r8, [sp, #16]
   74aa8:	strd	sl, [sp, #24]
   74aac:	str	lr, [sp, #32]
   74ab0:	sub	sp, sp, #164	; 0xa4
   74ab4:	str	r1, [sp, #32]
   74ab8:	str	r2, [sp, #36]	; 0x24
   74abc:	mov	r3, #0
   74ac0:	str	r3, [sp, #156]	; 0x9c
   74ac4:	str	r3, [sp, #152]	; 0x98
   74ac8:	mov	r2, #0
   74acc:	mov	r3, #0
   74ad0:	strd	r2, [sp, #144]	; 0x90
   74ad4:	ldr	r5, [r0]
   74ad8:	ldr	r3, [r0, #68]	; 0x44
   74adc:	cmp	r3, #0
   74ae0:	movne	r6, #0
   74ae4:	bne	74afc <fputs@plt+0x63988>
   74ae8:	mov	r4, r0
   74aec:	ldrb	r3, [r5, #69]	; 0x45
   74af0:	cmp	r3, #0
   74af4:	movne	r6, #0
   74af8:	beq	74b58 <fputs@plt+0x639e4>
   74afc:	ldr	r3, [sp, #148]	; 0x94
   74b00:	cmp	r3, #0
   74b04:	beq	74b18 <fputs@plt+0x639a4>
   74b08:	ldr	r2, [sp, #144]	; 0x90
   74b0c:	str	r2, [r3, #496]	; 0x1f0
   74b10:	mov	r3, #0
   74b14:	str	r3, [sp, #148]	; 0x94
   74b18:	ldr	r1, [sp, #32]
   74b1c:	mov	r0, r5
   74b20:	bl	25a68 <fputs@plt+0x148f4>
   74b24:	ldr	r1, [sp, #36]	; 0x24
   74b28:	mov	r0, r5
   74b2c:	bl	25c4c <fputs@plt+0x14ad8>
   74b30:	mov	r1, r6
   74b34:	mov	r0, r5
   74b38:	bl	214f4 <fputs@plt+0x10380>
   74b3c:	add	sp, sp, #164	; 0xa4
   74b40:	ldrd	r4, [sp]
   74b44:	ldrd	r6, [sp, #8]
   74b48:	ldrd	r8, [sp, #16]
   74b4c:	ldrd	sl, [sp, #24]
   74b50:	add	sp, sp, #32
   74b54:	pop	{pc}		; (ldr pc, [sp], #4)
   74b58:	bl	716a4 <fputs@plt+0x60530>
   74b5c:	subs	r6, r0, #0
   74b60:	beq	74afc <fputs@plt+0x63988>
   74b64:	mov	r3, #0
   74b68:	str	r3, [sp]
   74b6c:	mov	r2, #109	; 0x6d
   74b70:	mov	r1, r6
   74b74:	mov	r0, r4
   74b78:	bl	1a5d0 <fputs@plt+0x945c>
   74b7c:	ldr	fp, [r6, #12]
   74b80:	subs	r7, r0, #0
   74b84:	movne	r3, #1
   74b88:	strne	r3, [sp, #40]	; 0x28
   74b8c:	beq	7504c <fputs@plt+0x63ed8>
   74b90:	mov	r1, r6
   74b94:	mov	r0, r4
   74b98:	bl	54c44 <fputs@plt+0x43ad0>
   74b9c:	cmp	r0, #0
   74ba0:	movne	r6, #0
   74ba4:	bne	74afc <fputs@plt+0x63988>
   74ba8:	adds	r2, r7, #0
   74bac:	movne	r2, #1
   74bb0:	mov	r1, r6
   74bb4:	mov	r0, r4
   74bb8:	bl	3b1e0 <fputs@plt+0x2a06c>
   74bbc:	subs	r8, r0, #0
   74bc0:	movne	r6, #0
   74bc4:	bne	74afc <fputs@plt+0x63988>
   74bc8:	ldr	r1, [r6, #64]	; 0x40
   74bcc:	mov	r0, r5
   74bd0:	bl	1a280 <fputs@plt+0x910c>
   74bd4:	mov	r9, r0
   74bd8:	ldr	r2, [r6]
   74bdc:	ldr	r3, [r5, #16]
   74be0:	ldr	r3, [r3, r0, lsl #4]
   74be4:	str	r3, [sp]
   74be8:	mov	r3, #0
   74bec:	mov	r1, #9
   74bf0:	mov	r0, r4
   74bf4:	bl	3916c <fputs@plt+0x27ff8>
   74bf8:	str	r0, [sp, #52]	; 0x34
   74bfc:	cmp	r0, #1
   74c00:	moveq	r6, #0
   74c04:	beq	74afc <fputs@plt+0x63988>
   74c08:	ldr	r3, [r4, #72]	; 0x48
   74c0c:	str	r3, [sp, #48]	; 0x30
   74c10:	add	sl, r3, #1
   74c14:	str	sl, [r4, #72]	; 0x48
   74c18:	ldr	r2, [sp, #32]
   74c1c:	str	r3, [r2, #52]	; 0x34
   74c20:	ldr	r2, [r6, #8]
   74c24:	cmp	r2, #0
   74c28:	beq	74c48 <fputs@plt+0x63ad4>
   74c2c:	ldr	r3, [r4, #72]	; 0x48
   74c30:	add	r3, r3, #1
   74c34:	str	r3, [r4, #72]	; 0x48
   74c38:	ldr	r2, [r2, #20]
   74c3c:	add	r8, r8, #1
   74c40:	cmp	r2, #0
   74c44:	bne	74c2c <fputs@plt+0x63ab8>
   74c48:	cmp	fp, #0
   74c4c:	beq	74c64 <fputs@plt+0x63af0>
   74c50:	ldr	r3, [r6]
   74c54:	str	r4, [sp, #148]	; 0x94
   74c58:	ldr	r2, [r4, #496]	; 0x1f0
   74c5c:	str	r2, [sp, #144]	; 0x90
   74c60:	str	r3, [r4, #496]	; 0x1f0
   74c64:	mov	r0, r4
   74c68:	bl	2de28 <fputs@plt+0x1ccb4>
   74c6c:	subs	r3, r0, #0
   74c70:	str	r3, [sp, #44]	; 0x2c
   74c74:	beq	754e4 <fputs@plt+0x64370>
   74c78:	ldrb	r3, [r4, #18]
   74c7c:	cmp	r3, #0
   74c80:	beq	75070 <fputs@plt+0x63efc>
   74c84:	mov	r2, r9
   74c88:	mov	r1, #1
   74c8c:	mov	r0, r4
   74c90:	bl	58200 <fputs@plt+0x4708c>
   74c94:	cmp	fp, #0
   74c98:	beq	74cbc <fputs@plt+0x63b48>
   74c9c:	ldr	r3, [sp, #48]	; 0x30
   74ca0:	ldr	r2, [sp, #36]	; 0x24
   74ca4:	mov	r1, r6
   74ca8:	mov	r0, r4
   74cac:	bl	65144 <fputs@plt+0x53fd0>
   74cb0:	ldr	r3, [sp, #48]	; 0x30
   74cb4:	str	r3, [sp, #152]	; 0x98
   74cb8:	str	r3, [sp, #156]	; 0x9c
   74cbc:	mov	r2, #0
   74cc0:	mov	r3, #0
   74cc4:	strd	r2, [sp, #120]	; 0x78
   74cc8:	strd	r2, [sp, #128]	; 0x80
   74ccc:	strd	r2, [sp, #136]	; 0x88
   74cd0:	str	r4, [sp, #112]	; 0x70
   74cd4:	ldr	r3, [sp, #32]
   74cd8:	str	r3, [sp, #116]	; 0x74
   74cdc:	ldr	r1, [sp, #36]	; 0x24
   74ce0:	add	r0, sp, #112	; 0x70
   74ce4:	bl	39690 <fputs@plt+0x2851c>
   74ce8:	subs	r3, r0, #0
   74cec:	str	r3, [sp, #56]	; 0x38
   74cf0:	movne	r6, #0
   74cf4:	bne	74afc <fputs@plt+0x63988>
   74cf8:	ldr	r3, [r5, #24]
   74cfc:	tst	r3, #128	; 0x80
   74d00:	mvneq	r3, #0
   74d04:	streq	r3, [sp, #80]	; 0x50
   74d08:	bne	75080 <fputs@plt+0x63f0c>
   74d0c:	ldr	r3, [sp, #36]	; 0x24
   74d10:	ldr	r2, [sp, #40]	; 0x28
   74d14:	orr	r3, r3, r2
   74d18:	ldr	r2, [sp, #52]	; 0x34
   74d1c:	orrs	r3, r3, r2
   74d20:	beq	750a4 <fputs@plt+0x63f30>
   74d24:	ldr	r3, [sp, #40]	; 0x28
   74d28:	cmp	r3, #0
   74d2c:	movne	r9, #0
   74d30:	moveq	r9, #8192	; 0x2000
   74d34:	orr	r9, r9, #12
   74d38:	ldrb	r3, [r6, #42]	; 0x2a
   74d3c:	tst	r3, #32
   74d40:	bne	75140 <fputs@plt+0x63fcc>
   74d44:	ldr	r3, [r4, #76]	; 0x4c
   74d48:	add	r3, r3, #1
   74d4c:	str	r3, [sp, #84]	; 0x54
   74d50:	str	r3, [r4, #76]	; 0x4c
   74d54:	mov	r2, #0
   74d58:	mov	r1, #25
   74d5c:	ldr	r0, [sp, #44]	; 0x2c
   74d60:	bl	2e4d0 <fputs@plt+0x1d35c>
   74d64:	ldr	r3, [sp, #56]	; 0x38
   74d68:	str	r3, [sp, #88]	; 0x58
   74d6c:	str	r3, [sp, #72]	; 0x48
   74d70:	str	r3, [sp, #68]	; 0x44
   74d74:	mov	r3, #1
   74d78:	str	r3, [sp, #64]	; 0x40
   74d7c:	mov	r3, #0
   74d80:	str	r3, [sp, #52]	; 0x34
   74d84:	str	sl, [sp, #8]
   74d88:	str	r9, [sp, #4]
   74d8c:	mov	r3, #0
   74d90:	str	r3, [sp]
   74d94:	ldr	r2, [sp, #36]	; 0x24
   74d98:	ldr	r1, [sp, #32]
   74d9c:	mov	r0, r4
   74da0:	bl	61284 <fputs@plt+0x50110>
   74da4:	subs	r1, r0, #0
   74da8:	str	r1, [sp, #76]	; 0x4c
   74dac:	beq	754ec <fputs@plt+0x64378>
   74db0:	mov	r3, r1
   74db4:	ldr	r2, [r3, #60]!	; 0x3c
   74db8:	ldr	r3, [r3, #4]
   74dbc:	str	r2, [sp, #104]	; 0x68
   74dc0:	str	r3, [sp, #108]	; 0x6c
   74dc4:	ldrb	r3, [r1, #40]	; 0x28
   74dc8:	str	r3, [sp, #60]	; 0x3c
   74dcc:	ldr	r3, [r5, #24]
   74dd0:	tst	r3, #128	; 0x80
   74dd4:	bne	751a4 <fputs@plt+0x64030>
   74dd8:	ldr	r2, [sp, #52]	; 0x34
   74ddc:	cmp	r2, #0
   74de0:	beq	751bc <fputs@plt+0x64048>
   74de4:	ldr	r3, [sp, #64]	; 0x40
   74de8:	str	r3, [sp, #100]	; 0x64
   74dec:	cmp	r3, #0
   74df0:	ble	74e44 <fputs@plt+0x63cd0>
   74df4:	ldr	sl, [sp, #68]	; 0x44
   74df8:	lsl	r3, r3, #1
   74dfc:	mov	r9, #0
   74e00:	str	fp, [sp, #92]	; 0x5c
   74e04:	mov	fp, r2
   74e08:	str	r5, [sp, #96]	; 0x60
   74e0c:	mov	r5, r3
   74e10:	ldr	r3, [fp, #4]
   74e14:	ldrsh	r3, [r3, r9]
   74e18:	str	sl, [sp]
   74e1c:	ldr	r2, [sp, #48]	; 0x30
   74e20:	mov	r1, r6
   74e24:	ldr	r0, [sp, #44]	; 0x2c
   74e28:	bl	421d4 <fputs@plt+0x31060>
   74e2c:	add	r9, r9, #2
   74e30:	add	sl, sl, #1
   74e34:	cmp	r5, r9
   74e38:	bne	74e10 <fputs@plt+0x63c9c>
   74e3c:	ldr	fp, [sp, #92]	; 0x5c
   74e40:	ldr	r5, [sp, #96]	; 0x60
   74e44:	ldr	r3, [sp, #60]	; 0x3c
   74e48:	cmp	r3, #0
   74e4c:	bne	75224 <fputs@plt+0x640b0>
   74e50:	ldr	r9, [r4, #76]	; 0x4c
   74e54:	add	r9, r9, #1
   74e58:	str	r9, [r4, #76]	; 0x4c
   74e5c:	ldr	r1, [sp, #52]	; 0x34
   74e60:	ldr	r0, [r4]
   74e64:	bl	19ffc <fputs@plt+0x8e88>
   74e68:	ldr	r3, [sp, #100]	; 0x64
   74e6c:	str	r3, [sp, #8]
   74e70:	str	r0, [sp, #4]
   74e74:	str	r9, [sp]
   74e78:	ldr	r2, [sp, #68]	; 0x44
   74e7c:	mov	r1, #49	; 0x31
   74e80:	ldr	r8, [sp, #44]	; 0x2c
   74e84:	mov	r0, r8
   74e88:	bl	2dee0 <fputs@plt+0x1cd6c>
   74e8c:	mov	r3, r9
   74e90:	ldr	r2, [sp, #72]	; 0x48
   74e94:	mov	r1, #110	; 0x6e
   74e98:	mov	r0, r8
   74e9c:	bl	2e4d0 <fputs@plt+0x1d35c>
   74ea0:	mov	r3, #0
   74ea4:	str	r3, [sp, #64]	; 0x40
   74ea8:	ldr	r0, [sp, #76]	; 0x4c
   74eac:	bl	2ebe8 <fputs@plt+0x1da74>
   74eb0:	cmp	fp, #0
   74eb4:	beq	75550 <fputs@plt+0x643dc>
   74eb8:	ldr	r3, [sp, #56]	; 0x38
   74ebc:	str	r3, [sp, #88]	; 0x58
   74ec0:	mov	sl, #0
   74ec4:	ldr	r3, [sp, #60]	; 0x3c
   74ec8:	cmp	r3, #0
   74ecc:	bne	75360 <fputs@plt+0x641ec>
   74ed0:	ldr	r3, [sp, #52]	; 0x34
   74ed4:	cmp	r3, #0
   74ed8:	beq	75408 <fputs@plt+0x64294>
   74edc:	ldr	r2, [sp, #72]	; 0x48
   74ee0:	mov	r1, #108	; 0x6c
   74ee4:	ldr	r0, [sp, #44]	; 0x2c
   74ee8:	bl	2e44c <fputs@plt+0x1d2d8>
   74eec:	mov	r8, r0
   74ef0:	mov	r3, r9
   74ef4:	ldr	r2, [sp, #72]	; 0x48
   74ef8:	mov	r1, #101	; 0x65
   74efc:	ldr	r0, [sp, #44]	; 0x2c
   74f00:	bl	2e4d0 <fputs@plt+0x1d35c>
   74f04:	ldrb	r3, [r6, #42]	; 0x2a
   74f08:	tst	r3, #16
   74f0c:	bne	754f4 <fputs@plt+0x64380>
   74f10:	ldrb	r3, [r4, #18]
   74f14:	clz	r3, r3
   74f18:	lsr	r3, r3, #5
   74f1c:	ldr	r2, [sp, #40]	; 0x28
   74f20:	cmp	r2, #0
   74f24:	mvnne	r2, #0
   74f28:	bne	74f3c <fputs@plt+0x63dc8>
   74f2c:	ldr	r2, [sp, #108]	; 0x6c
   74f30:	ldr	r1, [sp, #156]	; 0x9c
   74f34:	cmp	r2, r1
   74f38:	mvneq	r2, #0
   74f3c:	str	r2, [sp, #24]
   74f40:	ldr	r2, [sp, #60]	; 0x3c
   74f44:	str	r2, [sp, #20]
   74f48:	mov	r2, #10
   74f4c:	str	r2, [sp, #16]
   74f50:	str	r3, [sp, #12]
   74f54:	ldr	r3, [sp, #64]	; 0x40
   74f58:	str	r3, [sp, #8]
   74f5c:	str	r9, [sp, #4]
   74f60:	ldr	r3, [sp, #152]	; 0x98
   74f64:	str	r3, [sp]
   74f68:	ldr	r3, [sp, #156]	; 0x9c
   74f6c:	mov	r2, r7
   74f70:	mov	r1, r6
   74f74:	mov	r0, r4
   74f78:	bl	7474c <fputs@plt+0x635d8>
   74f7c:	ldr	r3, [sp, #60]	; 0x3c
   74f80:	cmp	r3, #0
   74f84:	bne	75434 <fputs@plt+0x642c0>
   74f88:	ldr	r3, [sp, #52]	; 0x34
   74f8c:	cmp	r3, #0
   74f90:	beq	7544c <fputs@plt+0x642d8>
   74f94:	add	r3, r8, #1
   74f98:	ldr	r2, [sp, #72]	; 0x48
   74f9c:	mov	r1, #7
   74fa0:	ldr	r7, [sp, #44]	; 0x2c
   74fa4:	mov	r0, r7
   74fa8:	bl	2e4d0 <fputs@plt+0x1d35c>
   74fac:	mov	r1, r8
   74fb0:	mov	r0, r7
   74fb4:	bl	17a4c <fputs@plt+0x68d8>
   74fb8:	cmp	fp, #0
   74fbc:	movne	r6, sl
   74fc0:	beq	7546c <fputs@plt+0x642f8>
   74fc4:	ldrb	r3, [r4, #18]
   74fc8:	cmp	r3, #0
   74fcc:	bne	74afc <fputs@plt+0x63988>
   74fd0:	ldr	r3, [r4, #420]	; 0x1a4
   74fd4:	cmp	r3, #0
   74fd8:	bne	74afc <fputs@plt+0x63988>
   74fdc:	mov	r0, r4
   74fe0:	bl	3bc04 <fputs@plt+0x2aa90>
   74fe4:	ldr	r3, [r5, #24]
   74fe8:	tst	r3, #128	; 0x80
   74fec:	beq	74afc <fputs@plt+0x63988>
   74ff0:	ldrb	r3, [r4, #18]
   74ff4:	cmp	r3, #0
   74ff8:	bne	74afc <fputs@plt+0x63988>
   74ffc:	ldr	r3, [r4, #420]	; 0x1a4
   75000:	cmp	r3, #0
   75004:	bne	74afc <fputs@plt+0x63988>
   75008:	mov	r3, #1
   7500c:	ldr	r2, [sp, #80]	; 0x50
   75010:	mov	r1, #33	; 0x21
   75014:	ldr	r4, [sp, #44]	; 0x2c
   75018:	mov	r0, r4
   7501c:	bl	2e4d0 <fputs@plt+0x1d35c>
   75020:	mov	r1, #1
   75024:	mov	r0, r4
   75028:	bl	23478 <fputs@plt+0x12304>
   7502c:	mov	r1, #0
   75030:	str	r1, [sp]
   75034:	movw	r3, #57328	; 0xdff0
   75038:	movt	r3, #8
   7503c:	mov	r2, r1
   75040:	mov	r0, r4
   75044:	bl	2d140 <fputs@plt+0x1bfcc>
   75048:	b	74afc <fputs@plt+0x63988>
   7504c:	mov	r3, #0
   75050:	mov	r2, r3
   75054:	mov	r1, r6
   75058:	mov	r0, r4
   7505c:	bl	19e9c <fputs@plt+0x8d28>
   75060:	adds	r3, r0, #0
   75064:	movne	r3, #1
   75068:	str	r3, [sp, #40]	; 0x28
   7506c:	b	74b90 <fputs@plt+0x63a1c>
   75070:	ldrb	r3, [r0, #89]	; 0x59
   75074:	orr	r3, r3, #4
   75078:	strb	r3, [r0, #89]	; 0x59
   7507c:	b	74c84 <fputs@plt+0x63b10>
   75080:	ldr	r3, [r4, #76]	; 0x4c
   75084:	add	r3, r3, #1
   75088:	str	r3, [sp, #80]	; 0x50
   7508c:	str	r3, [r4, #76]	; 0x4c
   75090:	mov	r2, #0
   75094:	mov	r1, #22
   75098:	ldr	r0, [sp, #44]	; 0x2c
   7509c:	bl	2e4d0 <fputs@plt+0x1d35c>
   750a0:	b	74d0c <fputs@plt+0x63b98>
   750a4:	ldrb	r3, [r6, #42]	; 0x2a
   750a8:	tst	r3, #16
   750ac:	movne	r9, #8192	; 0x2000
   750b0:	bne	74d34 <fputs@plt+0x63bc0>
   750b4:	ldr	r2, [r6, #28]
   750b8:	ldr	r3, [r6]
   750bc:	str	r3, [sp]
   750c0:	mov	r3, #1
   750c4:	mov	r1, r9
   750c8:	mov	r0, r4
   750cc:	bl	2db38 <fputs@plt+0x1c9c4>
   750d0:	ldrb	r3, [r6, #42]	; 0x2a
   750d4:	tst	r3, #32
   750d8:	beq	75110 <fputs@plt+0x63f9c>
   750dc:	ldr	r6, [r6, #8]
   750e0:	cmp	r6, #0
   750e4:	beq	74fc4 <fputs@plt+0x63e50>
   750e8:	mov	r8, #119	; 0x77
   750ec:	mov	r3, r9
   750f0:	ldr	r2, [r6, #44]	; 0x2c
   750f4:	mov	r1, r8
   750f8:	ldr	r0, [sp, #44]	; 0x2c
   750fc:	bl	2e4d0 <fputs@plt+0x1d35c>
   75100:	ldr	r6, [r6, #20]
   75104:	cmp	r6, #0
   75108:	bne	750ec <fputs@plt+0x63f78>
   7510c:	b	74fc4 <fputs@plt+0x63e50>
   75110:	mvn	r3, #1
   75114:	str	r3, [sp, #8]
   75118:	ldr	r3, [r6]
   7511c:	str	r3, [sp, #4]
   75120:	ldr	r3, [sp, #80]	; 0x50
   75124:	str	r3, [sp]
   75128:	mov	r3, r9
   7512c:	ldr	r2, [r6, #28]
   75130:	mov	r1, #119	; 0x77
   75134:	ldr	r0, [sp, #44]	; 0x2c
   75138:	bl	2dee0 <fputs@plt+0x1cd6c>
   7513c:	b	750dc <fputs@plt+0x63f68>
   75140:	mov	r0, r6
   75144:	bl	191f0 <fputs@plt+0x807c>
   75148:	str	r0, [sp, #52]	; 0x34
   7514c:	ldrsh	r0, [r0, #50]	; 0x32
   75150:	str	r0, [sp, #64]	; 0x40
   75154:	ldr	r3, [r4, #76]	; 0x4c
   75158:	add	r2, r3, #1
   7515c:	str	r2, [sp, #68]	; 0x44
   75160:	add	r3, r3, r0
   75164:	str	r3, [r4, #76]	; 0x4c
   75168:	ldr	r2, [r4, #72]	; 0x48
   7516c:	str	r2, [sp, #72]	; 0x48
   75170:	add	r3, r2, #1
   75174:	str	r3, [r4, #72]	; 0x48
   75178:	mov	r3, r0
   7517c:	mov	r1, #57	; 0x39
   75180:	ldr	r0, [sp, #44]	; 0x2c
   75184:	bl	2e4d0 <fputs@plt+0x1d35c>
   75188:	str	r0, [sp, #88]	; 0x58
   7518c:	ldr	r1, [sp, #52]	; 0x34
   75190:	mov	r0, r4
   75194:	bl	3ba18 <fputs@plt+0x2a8a4>
   75198:	ldr	r3, [sp, #56]	; 0x38
   7519c:	str	r3, [sp, #84]	; 0x54
   751a0:	b	74d84 <fputs@plt+0x63c10>
   751a4:	mov	r3, #1
   751a8:	ldr	r2, [sp, #80]	; 0x50
   751ac:	mov	r1, #37	; 0x25
   751b0:	ldr	r0, [sp, #44]	; 0x2c
   751b4:	bl	2e4d0 <fputs@plt+0x1d35c>
   751b8:	b	74dd8 <fputs@plt+0x63c64>
   751bc:	ldr	r3, [r4, #76]	; 0x4c
   751c0:	add	r3, r3, #1
   751c4:	mov	r2, #0
   751c8:	str	r2, [sp, #4]
   751cc:	str	r3, [sp]
   751d0:	ldr	r3, [sp, #48]	; 0x30
   751d4:	mvn	r2, #0
   751d8:	mov	r1, r6
   751dc:	mov	r0, r4
   751e0:	bl	422a4 <fputs@plt+0x31130>
   751e4:	mov	r9, r0
   751e8:	ldr	r3, [r4, #76]	; 0x4c
   751ec:	cmp	r3, r0
   751f0:	strlt	r0, [r4, #76]	; 0x4c
   751f4:	ldr	r3, [sp, #60]	; 0x3c
   751f8:	cmp	r3, #0
   751fc:	bne	75220 <fputs@plt+0x640ac>
   75200:	mov	r3, r9
   75204:	ldr	r2, [sp, #84]	; 0x54
   75208:	mov	r1, #129	; 0x81
   7520c:	ldr	r0, [sp, #44]	; 0x2c
   75210:	bl	2e4d0 <fputs@plt+0x1d35c>
   75214:	mov	r3, #1
   75218:	str	r3, [sp, #64]	; 0x40
   7521c:	b	74ea8 <fputs@plt+0x63d34>
   75220:	str	r9, [sp, #68]	; 0x44
   75224:	add	r2, r8, #2
   75228:	asr	r3, r2, #31
   7522c:	mov	r0, r5
   75230:	bl	13ea0 <fputs@plt+0x2d2c>
   75234:	subs	sl, r0, #0
   75238:	beq	752e0 <fputs@plt+0x6416c>
   7523c:	add	r2, r8, #1
   75240:	mov	r1, #1
   75244:	mov	r0, sl
   75248:	bl	10f40 <memset@plt>
   7524c:	add	r8, sl, r8
   75250:	mov	r3, #0
   75254:	strb	r3, [r8, #1]
   75258:	ldr	r3, [sp, #104]	; 0x68
   7525c:	cmp	r3, #0
   75260:	blt	75274 <fputs@plt+0x64100>
   75264:	ldr	r2, [sp, #48]	; 0x30
   75268:	sub	r3, r3, r2
   7526c:	mov	r2, #0
   75270:	strb	r2, [sl, r3]
   75274:	ldr	r3, [sp, #108]	; 0x6c
   75278:	cmp	r3, #0
   7527c:	blt	75290 <fputs@plt+0x6411c>
   75280:	ldr	r2, [sp, #48]	; 0x30
   75284:	sub	r3, r3, r2
   75288:	mov	r2, #0
   7528c:	strb	r2, [sl, r3]
   75290:	ldr	r3, [sp, #88]	; 0x58
   75294:	cmp	r3, #0
   75298:	bne	752f0 <fputs@plt+0x6417c>
   7529c:	ldr	r0, [sp, #44]	; 0x2c
   752a0:	bl	2dc2c <fputs@plt+0x1cab8>
   752a4:	str	r0, [sp, #88]	; 0x58
   752a8:	cmp	fp, #0
   752ac:	beq	75300 <fputs@plt+0x6418c>
   752b0:	ldrb	r3, [r6, #42]	; 0x2a
   752b4:	tst	r3, #16
   752b8:	bne	75398 <fputs@plt+0x64224>
   752bc:	ldr	r2, [sp, #156]	; 0x9c
   752c0:	ldr	r3, [sp, #48]	; 0x30
   752c4:	sub	r3, r2, r3
   752c8:	ldrb	r3, [sl, r3]
   752cc:	cmp	r3, #0
   752d0:	bne	75368 <fputs@plt+0x641f4>
   752d4:	ldr	r8, [sp, #56]	; 0x38
   752d8:	ldr	r9, [sp, #68]	; 0x44
   752dc:	b	74f10 <fputs@plt+0x63d9c>
   752e0:	ldr	r0, [sp, #76]	; 0x4c
   752e4:	bl	2ebe8 <fputs@plt+0x1da74>
   752e8:	mov	r6, sl
   752ec:	b	74afc <fputs@plt+0x63988>
   752f0:	mov	r1, r3
   752f4:	ldr	r0, [sp, #44]	; 0x2c
   752f8:	bl	2546c <fputs@plt+0x142f8>
   752fc:	b	7529c <fputs@plt+0x64128>
   75300:	ldr	r3, [sp, #60]	; 0x3c
   75304:	cmp	r3, #2
   75308:	beq	75314 <fputs@plt+0x641a0>
   7530c:	ldr	r9, [sp, #68]	; 0x44
   75310:	b	7555c <fputs@plt+0x643e8>
   75314:	mov	r0, r4
   75318:	bl	2e468 <fputs@plt+0x1d2f4>
   7531c:	mov	r8, r0
   75320:	add	r3, sp, #152	; 0x98
   75324:	str	r3, [sp, #12]
   75328:	add	r3, sp, #156	; 0x9c
   7532c:	str	r3, [sp, #8]
   75330:	str	sl, [sp, #4]
   75334:	ldr	r3, [sp, #48]	; 0x30
   75338:	str	r3, [sp]
   7533c:	mov	r3, #8
   75340:	mov	r2, #55	; 0x37
   75344:	mov	r1, r6
   75348:	mov	r0, r4
   7534c:	bl	3bc28 <fputs@plt+0x2aab4>
   75350:	mov	r1, r8
   75354:	ldr	r0, [sp, #44]	; 0x2c
   75358:	bl	17a4c <fputs@plt+0x68d8>
   7535c:	b	752b0 <fputs@plt+0x6413c>
   75360:	str	r9, [sp, #68]	; 0x44
   75364:	b	752b0 <fputs@plt+0x6413c>
   75368:	ldr	r3, [sp, #64]	; 0x40
   7536c:	str	r3, [sp, #4]
   75370:	ldr	r9, [sp, #68]	; 0x44
   75374:	str	r9, [sp]
   75378:	ldr	r3, [sp, #88]	; 0x58
   7537c:	mov	r1, #68	; 0x44
   75380:	ldr	r0, [sp, #44]	; 0x2c
   75384:	bl	2de98 <fputs@plt+0x1cd24>
   75388:	ldrb	r3, [r6, #42]	; 0x2a
   7538c:	tst	r3, #16
   75390:	ldreq	r8, [sp, #56]	; 0x38
   75394:	beq	74f10 <fputs@plt+0x63d9c>
   75398:	mov	r1, r6
   7539c:	mov	r0, r5
   753a0:	bl	1a694 <fputs@plt+0x9520>
   753a4:	mov	r8, r0
   753a8:	mov	r1, r6
   753ac:	mov	r0, r4
   753b0:	bl	4493c <fputs@plt+0x337c8>
   753b4:	mvn	r3, #9
   753b8:	str	r3, [sp, #8]
   753bc:	str	r8, [sp, #4]
   753c0:	ldr	r3, [sp, #68]	; 0x44
   753c4:	str	r3, [sp]
   753c8:	mov	r3, #1
   753cc:	mov	r2, #0
   753d0:	mov	r1, #12
   753d4:	ldr	r7, [sp, #44]	; 0x2c
   753d8:	mov	r0, r7
   753dc:	bl	2dee0 <fputs@plt+0x1cd6c>
   753e0:	mov	r1, #2
   753e4:	mov	r0, r7
   753e8:	bl	179f4 <fputs@plt+0x6880>
   753ec:	mov	r0, r4
   753f0:	bl	19808 <fputs@plt+0x8694>
   753f4:	ldr	r3, [sp, #60]	; 0x3c
   753f8:	cmp	r3, #1
   753fc:	beq	75428 <fputs@plt+0x642b4>
   75400:	ldr	r8, [sp, #56]	; 0x38
   75404:	b	74f7c <fputs@plt+0x63e08>
   75408:	str	r9, [sp]
   7540c:	mov	r3, #0
   75410:	ldr	r2, [sp, #84]	; 0x54
   75414:	mov	r1, #130	; 0x82
   75418:	ldr	r0, [sp, #44]	; 0x2c
   7541c:	bl	2dd84 <fputs@plt+0x1cc10>
   75420:	mov	r8, r0
   75424:	b	74f04 <fputs@plt+0x63d90>
   75428:	ldr	r3, [r4, #416]	; 0x1a0
   7542c:	cmp	r3, #0
   75430:	strbeq	r3, [r4, #20]
   75434:	ldr	r1, [sp, #88]	; 0x58
   75438:	ldr	r0, [sp, #44]	; 0x2c
   7543c:	bl	179c8 <fputs@plt+0x6854>
   75440:	ldr	r0, [sp, #76]	; 0x4c
   75444:	bl	2ebe8 <fputs@plt+0x1da74>
   75448:	b	74fb8 <fputs@plt+0x63e44>
   7544c:	mov	r1, r8
   75450:	ldr	r7, [sp, #44]	; 0x2c
   75454:	mov	r0, r7
   75458:	bl	2e718 <fputs@plt+0x1d5a4>
   7545c:	mov	r1, r8
   75460:	mov	r0, r7
   75464:	bl	17a4c <fputs@plt+0x68d8>
   75468:	b	74fb8 <fputs@plt+0x63e44>
   7546c:	ldrb	r3, [r6, #42]	; 0x2a
   75470:	tst	r3, #16
   75474:	movne	r6, sl
   75478:	bne	74fc4 <fputs@plt+0x63e50>
   7547c:	ldr	r3, [sp, #52]	; 0x34
   75480:	cmp	r3, #0
   75484:	beq	754c8 <fputs@plt+0x64354>
   75488:	ldr	r6, [r6, #8]
   7548c:	cmp	r6, #0
   75490:	beq	754dc <fputs@plt+0x64368>
   75494:	mov	r8, #61	; 0x3d
   75498:	ldr	r7, [sp, #56]	; 0x38
   7549c:	ldr	r2, [sp, #152]	; 0x98
   754a0:	add	r2, r7, r2
   754a4:	mov	r1, r8
   754a8:	ldr	r0, [sp, #44]	; 0x2c
   754ac:	bl	2e44c <fputs@plt+0x1d2d8>
   754b0:	add	r7, r7, #1
   754b4:	ldr	r6, [r6, #20]
   754b8:	cmp	r6, #0
   754bc:	bne	7549c <fputs@plt+0x64328>
   754c0:	mov	r6, sl
   754c4:	b	74fc4 <fputs@plt+0x63e50>
   754c8:	ldr	r2, [sp, #156]	; 0x9c
   754cc:	mov	r1, #61	; 0x3d
   754d0:	ldr	r0, [sp, #44]	; 0x2c
   754d4:	bl	2e44c <fputs@plt+0x1d2d8>
   754d8:	b	75488 <fputs@plt+0x64314>
   754dc:	mov	r6, sl
   754e0:	b	74fc4 <fputs@plt+0x63e50>
   754e4:	ldr	r6, [sp, #44]	; 0x2c
   754e8:	b	74afc <fputs@plt+0x63988>
   754ec:	ldr	r6, [sp, #76]	; 0x4c
   754f0:	b	74afc <fputs@plt+0x63988>
   754f4:	mov	r1, r6
   754f8:	mov	r0, r5
   754fc:	bl	1a694 <fputs@plt+0x9520>
   75500:	mov	r7, r0
   75504:	mov	r1, r6
   75508:	mov	r0, r4
   7550c:	bl	4493c <fputs@plt+0x337c8>
   75510:	mvn	r3, #9
   75514:	str	r3, [sp, #8]
   75518:	str	r7, [sp, #4]
   7551c:	str	r9, [sp]
   75520:	mov	r3, #1
   75524:	mov	r2, #0
   75528:	mov	r1, #12
   7552c:	ldr	r7, [sp, #44]	; 0x2c
   75530:	mov	r0, r7
   75534:	bl	2dee0 <fputs@plt+0x1cd6c>
   75538:	mov	r1, #2
   7553c:	mov	r0, r7
   75540:	bl	179f4 <fputs@plt+0x6880>
   75544:	mov	r0, r4
   75548:	bl	19808 <fputs@plt+0x8694>
   7554c:	b	74f88 <fputs@plt+0x63e14>
   75550:	ldr	r3, [sp, #56]	; 0x38
   75554:	str	r3, [sp, #88]	; 0x58
   75558:	mov	sl, fp
   7555c:	add	r3, sp, #152	; 0x98
   75560:	str	r3, [sp, #12]
   75564:	add	r3, sp, #156	; 0x9c
   75568:	str	r3, [sp, #8]
   7556c:	str	sl, [sp, #4]
   75570:	ldr	r3, [sp, #48]	; 0x30
   75574:	str	r3, [sp]
   75578:	mov	r3, #8
   7557c:	mov	r2, #55	; 0x37
   75580:	mov	r1, r6
   75584:	mov	r0, r4
   75588:	bl	3bc28 <fputs@plt+0x2aab4>
   7558c:	b	74ec4 <fputs@plt+0x63d50>
   75590:	strd	r4, [sp, #-36]!	; 0xffffffdc
   75594:	strd	r6, [sp, #8]
   75598:	strd	r8, [sp, #16]
   7559c:	strd	sl, [sp, #24]
   755a0:	str	lr, [sp, #32]
   755a4:	sub	sp, sp, #156	; 0x9c
   755a8:	str	r0, [sp, #44]	; 0x2c
   755ac:	mov	r7, r1
   755b0:	str	r2, [sp, #48]	; 0x30
   755b4:	str	r3, [sp, #92]	; 0x5c
   755b8:	ldrb	r3, [sp, #204]	; 0xcc
   755bc:	str	r3, [sp, #56]	; 0x38
   755c0:	ldrb	r3, [sp, #208]	; 0xd0
   755c4:	str	r3, [sp, #52]	; 0x34
   755c8:	ldr	r6, [sp, #220]	; 0xdc
   755cc:	ldr	r3, [sp, #200]	; 0xc8
   755d0:	adds	r3, r3, #0
   755d4:	movne	r3, #1
   755d8:	str	r3, [sp, #64]	; 0x40
   755dc:	ldr	r3, [r0]
   755e0:	str	r3, [sp, #72]	; 0x48
   755e4:	bl	2de28 <fputs@plt+0x1ccb4>
   755e8:	str	r0, [sp, #32]
   755ec:	ldrsh	r9, [r7, #34]	; 0x22
   755f0:	ldrb	r3, [r7, #42]	; 0x2a
   755f4:	tst	r3, #32
   755f8:	moveq	r3, #1
   755fc:	streq	r3, [sp, #76]	; 0x4c
   75600:	moveq	fp, #0
   75604:	bne	75630 <fputs@plt+0x644bc>
   75608:	cmp	r9, #0
   7560c:	ble	75794 <fputs@plt+0x64620>
   75610:	mov	r4, #0
   75614:	movw	r3, #50436	; 0xc504
   75618:	movt	r3, #8
   7561c:	str	r3, [sp, #36]	; 0x24
   75620:	ldr	r3, [sp, #196]	; 0xc4
   75624:	add	sl, r3, #1
   75628:	str	fp, [sp, #40]	; 0x28
   7562c:	b	756b8 <fputs@plt+0x64544>
   75630:	mov	r0, r7
   75634:	bl	191f0 <fputs@plt+0x807c>
   75638:	mov	fp, r0
   7563c:	ldrh	r3, [r0, #50]	; 0x32
   75640:	str	r3, [sp, #76]	; 0x4c
   75644:	b	75608 <fputs@plt+0x64494>
   75648:	cmp	r5, #10
   7564c:	bne	75704 <fputs@plt+0x64590>
   75650:	ldr	r0, [sp, #44]	; 0x2c
   75654:	bl	19808 <fputs@plt+0x8694>
   75658:	mov	r5, #2
   7565c:	ldr	r3, [r7, #4]
   75660:	ldr	r3, [r3, fp]
   75664:	ldr	r2, [r7]
   75668:	ldr	r1, [sp, #36]	; 0x24
   7566c:	ldr	r0, [sp, #72]	; 0x48
   75670:	bl	41d60 <fputs@plt+0x30bec>
   75674:	mvn	r3, #0
   75678:	str	r3, [sp, #8]
   7567c:	str	r0, [sp, #4]
   75680:	add	r8, sl, r8
   75684:	str	r8, [sp]
   75688:	mov	r3, r5
   7568c:	movw	r2, #1299	; 0x513
   75690:	mov	r1, #20
   75694:	ldr	r5, [sp, #32]
   75698:	mov	r0, r5
   7569c:	bl	2dee0 <fputs@plt+0x1cd6c>
   756a0:	mov	r1, #1
   756a4:	mov	r0, r5
   756a8:	bl	179f4 <fputs@plt+0x6880>
   756ac:	add	r4, r4, #1
   756b0:	cmp	r9, r4
   756b4:	beq	75790 <fputs@plt+0x6461c>
   756b8:	ldrsh	r3, [r7, #32]
   756bc:	cmp	r3, r4
   756c0:	beq	756ac <fputs@plt+0x64538>
   756c4:	cmp	r6, #0
   756c8:	beq	756d8 <fputs@plt+0x64564>
   756cc:	ldr	r3, [r6, r4, lsl #2]
   756d0:	cmp	r3, #0
   756d4:	blt	756ac <fputs@plt+0x64538>
   756d8:	mov	r8, r4
   756dc:	lsl	fp, r4, #4
   756e0:	ldr	r3, [r7, #4]
   756e4:	add	r3, r3, fp
   756e8:	ldrb	r5, [r3, #12]
   756ec:	cmp	r5, #0
   756f0:	beq	756ac <fputs@plt+0x64538>
   756f4:	ldr	r2, [sp, #52]	; 0x34
   756f8:	cmp	r2, #10
   756fc:	movne	r5, r2
   75700:	beq	75648 <fputs@plt+0x644d4>
   75704:	cmp	r5, #5
   75708:	beq	7572c <fputs@plt+0x645b8>
   7570c:	sub	r3, r5, #1
   75710:	cmp	r3, #3
   75714:	ldrls	pc, [pc, r3, lsl #2]
   75718:	b	75738 <fputs@plt+0x645c4>
   7571c:	andeq	r5, r7, ip, asr r6
   75720:	andeq	r5, r7, r0, asr r6
   75724:	andeq	r5, r7, ip, asr r6
   75728:	andeq	r5, r7, r8, ror r7
   7572c:	ldr	r3, [r3, #4]
   75730:	cmp	r3, #0
   75734:	beq	75650 <fputs@plt+0x644dc>
   75738:	add	r8, sl, r8
   7573c:	mov	r2, r8
   75740:	mov	r1, #77	; 0x4d
   75744:	ldr	r0, [sp, #32]
   75748:	bl	2e44c <fputs@plt+0x1d2d8>
   7574c:	mov	r5, r0
   75750:	ldr	r3, [r7, #4]
   75754:	add	fp, r3, fp
   75758:	mov	r2, r8
   7575c:	ldr	r1, [fp, #4]
   75760:	ldr	r0, [sp, #44]	; 0x2c
   75764:	bl	5d18c <fputs@plt+0x4c018>
   75768:	mov	r1, r5
   7576c:	ldr	r0, [sp, #32]
   75770:	bl	17a4c <fputs@plt+0x68d8>
   75774:	b	756ac <fputs@plt+0x64538>
   75778:	ldr	r3, [sp, #212]	; 0xd4
   7577c:	add	r2, sl, r8
   75780:	mov	r1, #76	; 0x4c
   75784:	ldr	r0, [sp, #32]
   75788:	bl	2e4d0 <fputs@plt+0x1d35c>
   7578c:	b	756ac <fputs@plt+0x64538>
   75790:	ldr	fp, [sp, #40]	; 0x28
   75794:	ldr	r5, [r7, #24]
   75798:	cmp	r5, #0
   7579c:	beq	758fc <fputs@plt+0x64788>
   757a0:	ldr	r3, [sp, #72]	; 0x48
   757a4:	ldr	r4, [r3, #24]
   757a8:	ands	r4, r4, #8192	; 0x2000
   757ac:	bne	758fc <fputs@plt+0x64788>
   757b0:	ldr	r3, [sp, #196]	; 0xc4
   757b4:	add	r3, r3, #1
   757b8:	ldr	r2, [sp, #44]	; 0x2c
   757bc:	str	r3, [r2, #100]	; 0x64
   757c0:	ldr	r3, [sp, #52]	; 0x34
   757c4:	cmp	r3, #10
   757c8:	movne	sl, r3
   757cc:	moveq	sl, #2
   757d0:	ldr	r3, [r5]
   757d4:	cmp	r3, #0
   757d8:	ble	758fc <fputs@plt+0x64788>
   757dc:	mov	r8, #0
   757e0:	mov	r9, #0
   757e4:	movw	r3, #41428	; 0xa1d4
   757e8:	movt	r3, #1
   757ec:	str	r3, [sp, #40]	; 0x28
   757f0:	str	fp, [sp, #68]	; 0x44
   757f4:	str	r7, [sp, #60]	; 0x3c
   757f8:	b	7588c <fputs@plt+0x64718>
   757fc:	ldrb	r3, [sp, #144]	; 0x90
   75800:	cmp	r3, #0
   75804:	beq	7587c <fputs@plt+0x64708>
   75808:	ldr	r0, [sp, #32]
   7580c:	bl	2dc2c <fputs@plt+0x1cab8>
   75810:	mov	r2, r0
   75814:	str	r0, [sp, #36]	; 0x24
   75818:	mov	r3, #16
   7581c:	mov	r1, r7
   75820:	ldr	r0, [sp, #44]	; 0x2c
   75824:	bl	5ed10 <fputs@plt+0x4db9c>
   75828:	cmp	sl, #4
   7582c:	beq	758e4 <fputs@plt+0x64770>
   75830:	ldr	r3, [r5, #4]
   75834:	add	r3, r3, fp
   75838:	ldr	r3, [r3, #4]
   7583c:	cmp	r3, #0
   75840:	ldreq	r3, [sp, #60]	; 0x3c
   75844:	ldreq	r3, [r3]
   75848:	cmp	sl, #5
   7584c:	moveq	sl, #2
   75850:	mov	r2, #3
   75854:	str	r2, [sp, #4]
   75858:	mov	r2, #0
   7585c:	str	r2, [sp]
   75860:	mov	r2, sl
   75864:	movw	r1, #275	; 0x113
   75868:	ldr	r0, [sp, #44]	; 0x2c
   7586c:	bl	2e078 <fputs@plt+0x1cf04>
   75870:	ldr	r1, [sp, #36]	; 0x24
   75874:	ldr	r0, [sp, #32]
   75878:	bl	179c8 <fputs@plt+0x6854>
   7587c:	add	r4, r4, #1
   75880:	ldr	r3, [r5]
   75884:	cmp	r3, r4
   75888:	ble	758f4 <fputs@plt+0x64780>
   7588c:	add	r3, r4, r4, lsl #2
   75890:	lsl	fp, r3, #2
   75894:	ldr	r2, [r5, #4]
   75898:	ldr	r7, [r2, r3, lsl #2]
   7589c:	cmp	r6, #0
   758a0:	beq	75808 <fputs@plt+0x64694>
   758a4:	strd	r8, [sp, #124]	; 0x7c
   758a8:	strd	r8, [sp, #132]	; 0x84
   758ac:	strd	r8, [sp, #140]	; 0x8c
   758b0:	ldr	r3, [sp, #40]	; 0x28
   758b4:	str	r3, [sp, #128]	; 0x80
   758b8:	str	r6, [sp, #148]	; 0x94
   758bc:	mov	r1, r7
   758c0:	add	r0, sp, #124	; 0x7c
   758c4:	bl	18378 <fputs@plt+0x7204>
   758c8:	ldr	r3, [sp, #56]	; 0x38
   758cc:	cmp	r3, #0
   758d0:	bne	757fc <fputs@plt+0x64688>
   758d4:	ldrb	r3, [sp, #144]	; 0x90
   758d8:	bic	r3, r3, #2
   758dc:	strb	r3, [sp, #144]	; 0x90
   758e0:	b	757fc <fputs@plt+0x64688>
   758e4:	ldr	r1, [sp, #212]	; 0xd4
   758e8:	ldr	r0, [sp, #32]
   758ec:	bl	2e718 <fputs@plt+0x1d5a4>
   758f0:	b	75870 <fputs@plt+0x646fc>
   758f4:	ldr	fp, [sp, #68]	; 0x44
   758f8:	ldr	r7, [sp, #60]	; 0x3c
   758fc:	clz	r3, fp
   75900:	lsr	r3, r3, #5
   75904:	ldr	r2, [sp, #56]	; 0x38
   75908:	cmp	r2, #0
   7590c:	moveq	r3, #0
   75910:	cmp	r3, #0
   75914:	moveq	r3, #0
   75918:	streq	r3, [sp, #84]	; 0x54
   7591c:	bne	75960 <fputs@plt+0x647ec>
   75920:	ldr	r8, [r7, #8]
   75924:	cmp	r8, #0
   75928:	movne	r3, #0
   7592c:	strne	r3, [sp, #96]	; 0x60
   75930:	strne	r3, [sp, #88]	; 0x58
   75934:	beq	761f4 <fputs@plt+0x65080>
   75938:	ldr	r3, [sp, #48]	; 0x30
   7593c:	sub	sl, r3, #4
   75940:	mvn	r9, #0
   75944:	mov	r2, #0
   75948:	str	r2, [sp, #36]	; 0x24
   7594c:	ldr	r3, [sp, #196]	; 0xc4
   75950:	str	r3, [sp, #40]	; 0x28
   75954:	str	r7, [sp, #60]	; 0x3c
   75958:	ldr	r7, [sp, #44]	; 0x2c
   7595c:	b	76088 <fputs@plt+0x64f14>
   75960:	ldr	r0, [sp, #32]
   75964:	bl	2dc2c <fputs@plt+0x1cab8>
   75968:	mov	r5, r0
   7596c:	ldr	r4, [sp, #52]	; 0x34
   75970:	cmp	r4, #10
   75974:	beq	75ae4 <fputs@plt+0x64970>
   75978:	ldr	r3, [sp, #200]	; 0xc8
   7597c:	cmp	r3, #0
   75980:	bne	75b48 <fputs@plt+0x649d4>
   75984:	ldr	r2, [sp, #52]	; 0x34
   75988:	cmp	r4, #5
   7598c:	movne	r3, #0
   75990:	moveq	r3, #1
   75994:	cmp	r2, #5
   75998:	moveq	r3, #0
   7599c:	cmp	r3, #0
   759a0:	beq	75b84 <fputs@plt+0x64a10>
   759a4:	ldr	r2, [r7, #8]
   759a8:	cmp	r2, #0
   759ac:	beq	76254 <fputs@plt+0x650e0>
   759b0:	ldrb	r3, [r2, #54]	; 0x36
   759b4:	sub	r3, r3, #3
   759b8:	uxtb	r3, r3
   759bc:	cmp	r3, #1
   759c0:	bls	759e4 <fputs@plt+0x64870>
   759c4:	ldr	r2, [r2, #20]
   759c8:	cmp	r2, #0
   759cc:	beq	75b78 <fputs@plt+0x64a04>
   759d0:	ldrb	r3, [r2, #54]	; 0x36
   759d4:	sub	r3, r3, #3
   759d8:	uxtb	r3, r3
   759dc:	cmp	r3, #1
   759e0:	bhi	759c4 <fputs@plt+0x64850>
   759e4:	mov	r1, #13
   759e8:	ldr	r0, [sp, #32]
   759ec:	bl	2de08 <fputs@plt+0x1cc94>
   759f0:	str	r0, [sp, #88]	; 0x58
   759f4:	ldr	r3, [sp, #196]	; 0xc4
   759f8:	str	r3, [sp]
   759fc:	mov	r3, r5
   75a00:	ldr	r2, [sp, #92]	; 0x5c
   75a04:	mov	r1, #70	; 0x46
   75a08:	ldr	r0, [sp, #32]
   75a0c:	bl	2dd84 <fputs@plt+0x1cc10>
   75a10:	ldr	r3, [sp, #72]	; 0x48
   75a14:	ldr	r3, [r3, #24]
   75a18:	tst	r3, #262144	; 0x40000
   75a1c:	beq	75bd8 <fputs@plt+0x64a64>
   75a20:	mov	r3, #0
   75a24:	str	r3, [sp]
   75a28:	mov	r2, #109	; 0x6d
   75a2c:	mov	r1, r7
   75a30:	ldr	r0, [sp, #44]	; 0x2c
   75a34:	bl	1a5d0 <fputs@plt+0x945c>
   75a38:	subs	r2, r0, #0
   75a3c:	beq	75bd8 <fputs@plt+0x64a64>
   75a40:	ldr	r0, [sp, #44]	; 0x2c
   75a44:	ldr	r3, [r0, #416]	; 0x1a0
   75a48:	cmp	r3, #0
   75a4c:	moveq	r3, r0
   75a50:	mov	r1, #1
   75a54:	strb	r1, [r3, #20]
   75a58:	mvn	r3, #0
   75a5c:	str	r3, [sp, #24]
   75a60:	str	r1, [sp, #20]
   75a64:	mov	r3, #5
   75a68:	str	r3, [sp, #16]
   75a6c:	mov	r3, #0
   75a70:	str	r3, [sp, #12]
   75a74:	str	r1, [sp, #8]
   75a78:	ldr	r3, [sp, #196]	; 0xc4
   75a7c:	str	r3, [sp, #4]
   75a80:	ldr	r3, [sp, #192]	; 0xc0
   75a84:	str	r3, [sp]
   75a88:	ldr	r3, [sp, #92]	; 0x5c
   75a8c:	mov	r1, r7
   75a90:	bl	7474c <fputs@plt+0x635d8>
   75a94:	mov	r1, r5
   75a98:	ldr	r4, [sp, #32]
   75a9c:	mov	r0, r4
   75aa0:	bl	179c8 <fputs@plt+0x6854>
   75aa4:	ldr	r5, [sp, #88]	; 0x58
   75aa8:	cmp	r5, #0
   75aac:	beq	76248 <fputs@plt+0x650d4>
   75ab0:	mov	r1, #13
   75ab4:	mov	r0, r4
   75ab8:	bl	2de08 <fputs@plt+0x1cc94>
   75abc:	str	r0, [sp, #96]	; 0x60
   75ac0:	mov	r1, r5
   75ac4:	mov	r0, r4
   75ac8:	bl	17a4c <fputs@plt+0x68d8>
   75acc:	ldr	r8, [r7, #8]
   75ad0:	cmp	r8, #0
   75ad4:	beq	7621c <fputs@plt+0x650a8>
   75ad8:	mov	r3, #1
   75adc:	str	r3, [sp, #84]	; 0x54
   75ae0:	b	75938 <fputs@plt+0x647c4>
   75ae4:	ldrb	r4, [r7, #43]	; 0x2b
   75ae8:	cmp	r4, #10
   75aec:	bne	75978 <fputs@plt+0x64804>
   75af0:	ldr	r3, [sp, #200]	; 0xc8
   75af4:	cmp	r3, #0
   75af8:	bne	75b44 <fputs@plt+0x649d0>
   75afc:	ldr	r3, [sp, #196]	; 0xc4
   75b00:	str	r3, [sp]
   75b04:	mov	r3, r0
   75b08:	ldr	r2, [sp, #92]	; 0x5c
   75b0c:	mov	r1, #70	; 0x46
   75b10:	ldr	r0, [sp, #32]
   75b14:	bl	2dd84 <fputs@plt+0x1cc10>
   75b18:	mov	r4, #2
   75b1c:	mov	r2, r7
   75b20:	mov	r1, r4
   75b24:	ldr	r0, [sp, #44]	; 0x2c
   75b28:	bl	430d8 <fputs@plt+0x31f64>
   75b2c:	mov	r1, r5
   75b30:	ldr	r0, [sp, #32]
   75b34:	bl	179c8 <fputs@plt+0x6854>
   75b38:	mov	r3, #0
   75b3c:	str	r3, [sp, #84]	; 0x54
   75b40:	b	75920 <fputs@plt+0x647ac>
   75b44:	mov	r4, #2
   75b48:	ldr	r3, [sp, #200]	; 0xc8
   75b4c:	str	r3, [sp]
   75b50:	mov	r3, r5
   75b54:	ldr	r2, [sp, #196]	; 0xc4
   75b58:	mov	r1, #79	; 0x4f
   75b5c:	ldr	r6, [sp, #32]
   75b60:	mov	r0, r6
   75b64:	bl	2dd84 <fputs@plt+0x1cc10>
   75b68:	mov	r1, #144	; 0x90
   75b6c:	mov	r0, r6
   75b70:	bl	179f4 <fputs@plt+0x6880>
   75b74:	b	75984 <fputs@plt+0x64810>
   75b78:	mov	r3, #0
   75b7c:	str	r3, [sp, #88]	; 0x58
   75b80:	b	759f4 <fputs@plt+0x64880>
   75b84:	ldr	r3, [sp, #196]	; 0xc4
   75b88:	str	r3, [sp]
   75b8c:	mov	r3, r5
   75b90:	ldr	r2, [sp, #92]	; 0x5c
   75b94:	mov	r1, #70	; 0x46
   75b98:	ldr	r0, [sp, #32]
   75b9c:	bl	2dd84 <fputs@plt+0x1cc10>
   75ba0:	sub	r3, r4, #1
   75ba4:	cmp	r3, #4
   75ba8:	ldrls	pc, [pc, r3, lsl #2]
   75bac:	b	75bc4 <fputs@plt+0x64a50>
   75bb0:	andeq	r5, r7, ip, lsl fp
   75bb4:	andeq	r5, r7, ip, lsl fp
   75bb8:	andeq	r5, r7, ip, lsl fp
   75bbc:	andeq	r5, r7, r4, asr #24
   75bc0:	andeq	r5, r7, ip, asr #23
   75bc4:	mov	r4, #2
   75bc8:	b	75b1c <fputs@plt+0x649a8>
   75bcc:	mov	r3, #0
   75bd0:	str	r3, [sp, #88]	; 0x58
   75bd4:	b	75a10 <fputs@plt+0x6489c>
   75bd8:	mov	r3, #0
   75bdc:	mov	r2, r3
   75be0:	mov	r1, r7
   75be4:	ldr	r0, [sp, #44]	; 0x2c
   75be8:	bl	19e9c <fputs@plt+0x8d28>
   75bec:	cmp	r0, #0
   75bf0:	beq	75bfc <fputs@plt+0x64a88>
   75bf4:	mov	r2, #0
   75bf8:	b	75a40 <fputs@plt+0x648cc>
   75bfc:	ldr	r3, [r7, #8]
   75c00:	cmp	r3, #0
   75c04:	beq	75a94 <fputs@plt+0x64920>
   75c08:	ldr	r0, [sp, #44]	; 0x2c
   75c0c:	ldr	r3, [r0, #416]	; 0x1a0
   75c10:	cmp	r3, #0
   75c14:	moveq	r3, r0
   75c18:	mov	r2, #1
   75c1c:	strb	r2, [r3, #20]
   75c20:	mvn	r3, #0
   75c24:	str	r3, [sp, #4]
   75c28:	mov	r3, #0
   75c2c:	str	r3, [sp]
   75c30:	ldr	r3, [sp, #192]	; 0xc0
   75c34:	ldr	r2, [sp, #92]	; 0x5c
   75c38:	mov	r1, r7
   75c3c:	bl	5f5d4 <fputs@plt+0x4e460>
   75c40:	b	75a94 <fputs@plt+0x64920>
   75c44:	ldr	r1, [sp, #212]	; 0xd4
   75c48:	ldr	r0, [sp, #32]
   75c4c:	bl	2e718 <fputs@plt+0x1d5a4>
   75c50:	b	75b2c <fputs@plt+0x649b8>
   75c54:	ldr	r3, [sp, #196]	; 0xc4
   75c58:	add	r2, r3, #1
   75c5c:	ldr	r1, [sp, #60]	; 0x3c
   75c60:	ldr	r0, [sp, #32]
   75c64:	bl	2e104 <fputs@plt+0x1cf90>
   75c68:	b	760a4 <fputs@plt+0x64f30>
   75c6c:	ldr	r3, [sp, #48]	; 0x30
   75c70:	str	r3, [r7, #100]	; 0x64
   75c74:	ldr	r3, [r8, #40]	; 0x28
   75c78:	ldr	r1, [r3, #4]
   75c7c:	add	r3, r4, r4, lsl #2
   75c80:	add	r2, r5, r4
   75c84:	ldr	r1, [r1, r3, lsl #2]
   75c88:	mov	r0, r7
   75c8c:	bl	5d380 <fputs@plt+0x4c20c>
   75c90:	mov	r3, #0
   75c94:	str	r3, [r7, #100]	; 0x64
   75c98:	b	75cd8 <fputs@plt+0x64b64>
   75c9c:	add	r0, r5, r3
   75ca0:	cmp	r9, r0
   75ca4:	moveq	r9, r0
   75ca8:	beq	75cd8 <fputs@plt+0x64b64>
   75cac:	ldr	ip, [r8, #36]	; 0x24
   75cb0:	ldr	r2, [sp, #40]	; 0x28
   75cb4:	cmp	ip, #0
   75cb8:	moveq	r9, r0
   75cbc:	mvnne	r9, #0
   75cc0:	cmp	r1, #0
   75cc4:	add	r3, r5, r3
   75cc8:	movlt	r1, #32
   75ccc:	movge	r1, #31
   75cd0:	ldr	r0, [sp, #32]
   75cd4:	bl	2e4d0 <fputs@plt+0x1d35c>
   75cd8:	add	r4, r4, #1
   75cdc:	ldrh	r3, [r8, #52]	; 0x34
   75ce0:	cmp	r3, r4
   75ce4:	ble	75d24 <fputs@plt+0x64bb0>
   75ce8:	mov	r3, r4
   75cec:	ldr	r1, [r8, #4]
   75cf0:	lsl	r2, r4, #1
   75cf4:	ldrsh	r1, [r1, r2]
   75cf8:	cmn	r1, #2
   75cfc:	beq	75c6c <fputs@plt+0x64af8>
   75d00:	cmn	r1, #1
   75d04:	beq	75c9c <fputs@plt+0x64b28>
   75d08:	ldrsh	r2, [r6, #32]
   75d0c:	cmp	r2, r1
   75d10:	beq	75c9c <fputs@plt+0x64b28>
   75d14:	ldr	r2, [sp, #196]	; 0xc4
   75d18:	add	r2, r2, r1
   75d1c:	add	r2, r2, #1
   75d20:	b	75cc0 <fputs@plt+0x64b4c>
   75d24:	ldr	r6, [sp, #68]	; 0x44
   75d28:	ldr	r2, [r6]
   75d2c:	str	r2, [sp]
   75d30:	mov	r2, r5
   75d34:	mov	r1, #49	; 0x31
   75d38:	ldr	r0, [sp, #32]
   75d3c:	bl	2dd84 <fputs@plt+0x1cc10>
   75d40:	ldrh	r2, [r8, #52]	; 0x34
   75d44:	mov	r1, r5
   75d48:	mov	r0, r7
   75d4c:	bl	18cc4 <fputs@plt+0x7b50>
   75d50:	cmp	fp, r8
   75d54:	movne	r2, #0
   75d58:	moveq	r2, #1
   75d5c:	str	r2, [sp, #80]	; 0x50
   75d60:	ldr	r3, [sp, #64]	; 0x40
   75d64:	ldr	r1, [sp, #56]	; 0x38
   75d68:	cmp	r1, #0
   75d6c:	movne	r3, #0
   75d70:	tst	r2, r3
   75d74:	bne	75e40 <fputs@plt+0x64ccc>
   75d78:	ldrb	r4, [r8, #54]	; 0x36
   75d7c:	cmp	r4, #0
   75d80:	beq	75e54 <fputs@plt+0x64ce0>
   75d84:	ldr	r3, [sp, #52]	; 0x34
   75d88:	cmp	r3, #10
   75d8c:	movne	r4, r3
   75d90:	beq	75e78 <fputs@plt+0x64d04>
   75d94:	ldr	r3, [sp, #192]	; 0xc0
   75d98:	ldr	r2, [sp, #36]	; 0x24
   75d9c:	add	r3, r3, r2
   75da0:	mov	r2, r3
   75da4:	str	r3, [sp, #68]	; 0x44
   75da8:	ldrh	r3, [r8, #50]	; 0x32
   75dac:	str	r3, [sp, #4]
   75db0:	str	r5, [sp]
   75db4:	ldr	r3, [sp, #44]	; 0x2c
   75db8:	mov	r1, #67	; 0x43
   75dbc:	ldr	r0, [sp, #32]
   75dc0:	bl	2de98 <fputs@plt+0x1cd24>
   75dc4:	cmp	fp, r8
   75dc8:	streq	r5, [sp, #48]	; 0x30
   75dcc:	beq	75de0 <fputs@plt+0x64c6c>
   75dd0:	ldr	r1, [sp, #76]	; 0x4c
   75dd4:	mov	r0, r7
   75dd8:	bl	18f64 <fputs@plt+0x7df0>
   75ddc:	str	r0, [sp, #48]	; 0x30
   75de0:	ldr	r3, [sp, #64]	; 0x40
   75de4:	cmp	r4, #5
   75de8:	orreq	r3, r3, #1
   75dec:	cmp	r3, #0
   75df0:	beq	75e18 <fputs@plt+0x64ca4>
   75df4:	ldr	r3, [sp, #60]	; 0x3c
   75df8:	ldrb	r3, [r3, #42]	; 0x2a
   75dfc:	tst	r3, #32
   75e00:	beq	75e84 <fputs@plt+0x64d10>
   75e04:	cmp	fp, r8
   75e08:	bne	75ed0 <fputs@plt+0x64d5c>
   75e0c:	ldr	r3, [sp, #200]	; 0xc8
   75e10:	cmp	r3, #0
   75e14:	bne	75f30 <fputs@plt+0x64dbc>
   75e18:	cmp	r4, #0
   75e1c:	ble	76138 <fputs@plt+0x64fc4>
   75e20:	cmp	r4, #3
   75e24:	ble	76034 <fputs@plt+0x64ec0>
   75e28:	cmp	r4, #4
   75e2c:	bne	76138 <fputs@plt+0x64fc4>
   75e30:	ldr	r1, [sp, #212]	; 0xd4
   75e34:	ldr	r0, [sp, #32]
   75e38:	bl	2e718 <fputs@plt+0x1d5a4>
   75e3c:	b	76044 <fputs@plt+0x64ed0>
   75e40:	ldr	r1, [sp, #44]	; 0x2c
   75e44:	ldr	r0, [sp, #32]
   75e48:	bl	179c8 <fputs@plt+0x6854>
   75e4c:	mov	r2, #1
   75e50:	b	76070 <fputs@plt+0x64efc>
   75e54:	ldrh	r2, [r8, #52]	; 0x34
   75e58:	mov	r1, r5
   75e5c:	mov	r0, r7
   75e60:	bl	18fa0 <fputs@plt+0x7e2c>
   75e64:	ldr	r1, [sp, #44]	; 0x2c
   75e68:	ldr	r0, [sp, #32]
   75e6c:	bl	179c8 <fputs@plt+0x6854>
   75e70:	mov	r2, #1
   75e74:	b	76070 <fputs@plt+0x64efc>
   75e78:	cmp	r4, #10
   75e7c:	moveq	r4, #2
   75e80:	b	75d94 <fputs@plt+0x64c20>
   75e84:	ldr	r3, [sp, #48]	; 0x30
   75e88:	ldr	r2, [sp, #68]	; 0x44
   75e8c:	mov	r1, #113	; 0x71
   75e90:	ldr	r0, [sp, #32]
   75e94:	bl	2e4d0 <fputs@plt+0x1d35c>
   75e98:	ldr	r3, [sp, #200]	; 0xc8
   75e9c:	cmp	r3, #0
   75ea0:	beq	75e18 <fputs@plt+0x64ca4>
   75ea4:	str	r3, [sp]
   75ea8:	ldr	r3, [sp, #44]	; 0x2c
   75eac:	ldr	r2, [sp, #48]	; 0x30
   75eb0:	mov	r1, #79	; 0x4f
   75eb4:	ldr	r6, [sp, #32]
   75eb8:	mov	r0, r6
   75ebc:	bl	2dd84 <fputs@plt+0x1cc10>
   75ec0:	mov	r1, #144	; 0x90
   75ec4:	mov	r0, r6
   75ec8:	bl	179f4 <fputs@plt+0x6880>
   75ecc:	b	75e18 <fputs@plt+0x64ca4>
   75ed0:	ldrh	r3, [fp, #50]	; 0x32
   75ed4:	cmp	r3, #0
   75ed8:	beq	75e0c <fputs@plt+0x64c98>
   75edc:	mov	r6, #0
   75ee0:	str	r4, [sp, #100]	; 0x64
   75ee4:	ldr	r4, [sp, #48]	; 0x30
   75ee8:	ldr	r2, [fp, #4]
   75eec:	lsl	r3, r6, #1
   75ef0:	ldrsh	r1, [r2, r3]
   75ef4:	mov	r0, r8
   75ef8:	bl	1922c <fputs@plt+0x80b8>
   75efc:	add	r3, r4, r6
   75f00:	str	r3, [sp]
   75f04:	mov	r3, r0
   75f08:	ldr	r2, [sp, #68]	; 0x44
   75f0c:	mov	r1, #47	; 0x2f
   75f10:	ldr	r0, [sp, #32]
   75f14:	bl	2dd84 <fputs@plt+0x1cc10>
   75f18:	add	r6, r6, #1
   75f1c:	ldrh	r3, [fp, #50]	; 0x32
   75f20:	cmp	r3, r6
   75f24:	bgt	75ee8 <fputs@plt+0x64d74>
   75f28:	ldr	r4, [sp, #100]	; 0x64
   75f2c:	b	75e0c <fputs@plt+0x64c98>
   75f30:	ldrh	r2, [fp, #50]	; 0x32
   75f34:	ldr	r3, [sp, #32]
   75f38:	ldr	r3, [r3, #32]
   75f3c:	add	r0, r2, r3
   75f40:	ldrb	r3, [r8, #55]	; 0x37
   75f44:	and	r3, r3, #3
   75f48:	ldr	r1, [sp, #48]	; 0x30
   75f4c:	cmp	r3, #2
   75f50:	moveq	r1, r5
   75f54:	mov	r3, r1
   75f58:	cmp	r2, #0
   75f5c:	ble	75e18 <fputs@plt+0x64ca4>
   75f60:	mov	r2, #78	; 0x4e
   75f64:	mov	r6, #0
   75f68:	ldr	r1, [sp, #200]	; 0xc8
   75f6c:	add	r1, r1, #1
   75f70:	str	r4, [sp, #100]	; 0x64
   75f74:	str	r9, [sp, #104]	; 0x68
   75f78:	str	r8, [sp, #108]	; 0x6c
   75f7c:	mov	r8, r3
   75f80:	ldr	r9, [sp, #44]	; 0x2c
   75f84:	str	r5, [sp, #112]	; 0x70
   75f88:	mov	r5, r0
   75f8c:	str	sl, [sp, #116]	; 0x74
   75f90:	str	r7, [sp, #68]	; 0x44
   75f94:	mov	r7, r2
   75f98:	mov	sl, r1
   75f9c:	ldr	r3, [fp, #32]
   75fa0:	ldr	r1, [r3, r6, lsl #2]
   75fa4:	ldr	r0, [sp, #68]	; 0x44
   75fa8:	bl	3b8a4 <fputs@plt+0x2a730>
   75fac:	ldr	r2, [fp, #4]
   75fb0:	lsl	r3, r6, #1
   75fb4:	ldrsh	r2, [r2, r3]
   75fb8:	ldrh	r3, [fp, #50]	; 0x32
   75fbc:	sub	r3, r3, #1
   75fc0:	cmp	r3, r6
   75fc4:	moveq	r5, r9
   75fc8:	cmp	r3, r6
   75fcc:	moveq	r7, #79	; 0x4f
   75fd0:	mvn	r3, #3
   75fd4:	str	r3, [sp, #8]
   75fd8:	str	r0, [sp, #4]
   75fdc:	add	r4, r8, r6
   75fe0:	str	r4, [sp]
   75fe4:	mov	r3, r5
   75fe8:	add	r2, sl, r2
   75fec:	mov	r1, r7
   75ff0:	ldr	r4, [sp, #32]
   75ff4:	mov	r0, r4
   75ff8:	bl	2dee0 <fputs@plt+0x1cd6c>
   75ffc:	mov	r1, #144	; 0x90
   76000:	mov	r0, r4
   76004:	bl	179f4 <fputs@plt+0x6880>
   76008:	add	r6, r6, #1
   7600c:	ldrh	r3, [fp, #50]	; 0x32
   76010:	cmp	r3, r6
   76014:	bgt	75f9c <fputs@plt+0x64e28>
   76018:	ldr	r4, [sp, #100]	; 0x64
   7601c:	ldr	r9, [sp, #104]	; 0x68
   76020:	ldr	r8, [sp, #108]	; 0x6c
   76024:	ldr	r5, [sp, #112]	; 0x70
   76028:	ldr	sl, [sp, #116]	; 0x74
   7602c:	ldr	r7, [sp, #68]	; 0x44
   76030:	b	75e18 <fputs@plt+0x64ca4>
   76034:	mov	r2, r8
   76038:	mov	r1, r4
   7603c:	mov	r0, r7
   76040:	bl	43490 <fputs@plt+0x3231c>
   76044:	ldr	r1, [sp, #44]	; 0x2c
   76048:	ldr	r0, [sp, #32]
   7604c:	bl	179c8 <fputs@plt+0x6854>
   76050:	ldrh	r2, [r8, #52]	; 0x34
   76054:	mov	r1, r5
   76058:	mov	r0, r7
   7605c:	bl	18fa0 <fputs@plt+0x7e2c>
   76060:	ldr	r1, [sp, #48]	; 0x30
   76064:	cmp	r1, r5
   76068:	moveq	r2, #1
   7606c:	bne	761d4 <fputs@plt+0x65060>
   76070:	ldr	r8, [r8, #20]
   76074:	ldr	r3, [sp, #36]	; 0x24
   76078:	add	r3, r3, #1
   7607c:	str	r3, [sp, #36]	; 0x24
   76080:	cmp	r8, #0
   76084:	beq	761e8 <fputs@plt+0x65074>
   76088:	add	sl, sl, #4
   7608c:	mov	r6, sl
   76090:	ldr	r3, [sl]
   76094:	cmp	r3, #0
   76098:	beq	76070 <fputs@plt+0x64efc>
   7609c:	cmp	r2, #0
   760a0:	beq	75c54 <fputs@plt+0x64ae0>
   760a4:	ldr	r5, [sp, #32]
   760a8:	mov	r0, r5
   760ac:	bl	2dc2c <fputs@plt+0x1cab8>
   760b0:	mov	r4, r0
   760b4:	str	r0, [sp, #44]	; 0x2c
   760b8:	ldr	r3, [r8, #36]	; 0x24
   760bc:	cmp	r3, #0
   760c0:	beq	76100 <fputs@plt+0x64f8c>
   760c4:	ldr	r3, [r6]
   760c8:	mov	r2, #0
   760cc:	mov	r1, #25
   760d0:	mov	r0, r5
   760d4:	bl	2e4d0 <fputs@plt+0x1d35c>
   760d8:	ldr	r3, [sp, #196]	; 0xc4
   760dc:	add	r3, r3, #1
   760e0:	str	r3, [r7, #100]	; 0x64
   760e4:	mov	r3, #16
   760e8:	mov	r2, r4
   760ec:	ldr	r1, [r8, #36]	; 0x24
   760f0:	mov	r0, r7
   760f4:	bl	5f378 <fputs@plt+0x4e204>
   760f8:	mov	r3, #0
   760fc:	str	r3, [r7, #100]	; 0x64
   76100:	ldrh	r1, [r8, #52]	; 0x34
   76104:	mov	r0, r7
   76108:	bl	18f64 <fputs@plt+0x7df0>
   7610c:	mov	r5, r0
   76110:	ldrh	r3, [r8, #52]	; 0x34
   76114:	cmp	r3, #0
   76118:	ble	75d28 <fputs@plt+0x64bb4>
   7611c:	mov	r4, #0
   76120:	ldr	r3, [sp, #196]	; 0xc4
   76124:	add	r3, r3, #1
   76128:	str	r3, [sp, #48]	; 0x30
   7612c:	str	r6, [sp, #68]	; 0x44
   76130:	ldr	r6, [sp, #60]	; 0x3c
   76134:	b	75ce8 <fputs@plt+0x64b74>
   76138:	ldr	r3, [r7, #416]	; 0x1a0
   7613c:	cmp	r3, #0
   76140:	moveq	r3, r7
   76144:	mov	r2, #1
   76148:	strb	r2, [r3, #20]
   7614c:	ldr	r3, [sp, #72]	; 0x48
   76150:	ldr	r3, [r3, #24]
   76154:	tst	r3, #262144	; 0x40000
   76158:	moveq	r2, #0
   7615c:	bne	761b4 <fputs@plt+0x65040>
   76160:	mvn	r3, #0
   76164:	str	r3, [sp, #24]
   76168:	ldr	r3, [sp, #80]	; 0x50
   7616c:	str	r3, [sp, #20]
   76170:	mov	r3, #5
   76174:	str	r3, [sp, #16]
   76178:	mov	r3, #0
   7617c:	str	r3, [sp, #12]
   76180:	ldrsh	r3, [sp, #76]	; 0x4c
   76184:	str	r3, [sp, #8]
   76188:	ldr	r3, [sp, #48]	; 0x30
   7618c:	str	r3, [sp, #4]
   76190:	ldr	r3, [sp, #192]	; 0xc0
   76194:	str	r3, [sp]
   76198:	ldr	r3, [sp, #92]	; 0x5c
   7619c:	ldr	r1, [sp, #60]	; 0x3c
   761a0:	mov	r0, r7
   761a4:	bl	7474c <fputs@plt+0x635d8>
   761a8:	mov	r3, #1
   761ac:	str	r3, [sp, #84]	; 0x54
   761b0:	b	76044 <fputs@plt+0x64ed0>
   761b4:	mov	r3, #0
   761b8:	str	r3, [sp]
   761bc:	mov	r2, #109	; 0x6d
   761c0:	ldr	r1, [sp, #60]	; 0x3c
   761c4:	mov	r0, r7
   761c8:	bl	1a5d0 <fputs@plt+0x945c>
   761cc:	mov	r2, r0
   761d0:	b	76160 <fputs@plt+0x64fec>
   761d4:	ldr	r2, [sp, #76]	; 0x4c
   761d8:	mov	r0, r7
   761dc:	bl	18fa0 <fputs@plt+0x7e2c>
   761e0:	mov	r2, #1
   761e4:	b	76070 <fputs@plt+0x64efc>
   761e8:	ldr	r3, [sp, #88]	; 0x58
   761ec:	cmp	r3, #0
   761f0:	bne	76224 <fputs@plt+0x650b0>
   761f4:	ldr	r3, [sp, #216]	; 0xd8
   761f8:	ldr	r2, [sp, #84]	; 0x54
   761fc:	str	r2, [r3]
   76200:	add	sp, sp, #156	; 0x9c
   76204:	ldrd	r4, [sp]
   76208:	ldrd	r6, [sp, #8]
   7620c:	ldrd	r8, [sp, #16]
   76210:	ldrd	sl, [sp, #24]
   76214:	add	sp, sp, #32
   76218:	pop	{pc}		; (ldr pc, [sp], #4)
   7621c:	mov	r3, #1
   76220:	str	r3, [sp, #84]	; 0x54
   76224:	ldr	r3, [sp, #88]	; 0x58
   76228:	add	r1, r3, #1
   7622c:	ldr	r4, [sp, #32]
   76230:	mov	r0, r4
   76234:	bl	2e718 <fputs@plt+0x1d5a4>
   76238:	ldr	r1, [sp, #96]	; 0x60
   7623c:	mov	r0, r4
   76240:	bl	17a4c <fputs@plt+0x68d8>
   76244:	b	761f4 <fputs@plt+0x65080>
   76248:	mov	r3, #1
   7624c:	str	r3, [sp, #84]	; 0x54
   76250:	b	75920 <fputs@plt+0x647ac>
   76254:	mov	r3, #0
   76258:	str	r3, [sp, #88]	; 0x58
   7625c:	b	759f4 <fputs@plt+0x64880>
   76260:	strd	r4, [sp, #-36]!	; 0xffffffdc
   76264:	strd	r6, [sp, #8]
   76268:	strd	r8, [sp, #16]
   7626c:	strd	sl, [sp, #24]
   76270:	str	lr, [sp, #32]
   76274:	sub	sp, sp, #228	; 0xe4
   76278:	str	r1, [sp, #44]	; 0x2c
   7627c:	mov	sl, r2
   76280:	str	r3, [sp, #48]	; 0x30
   76284:	mov	r2, #0
   76288:	mov	r3, #0
   7628c:	strd	r2, [sp, #216]	; 0xd8
   76290:	ldr	r3, [r0]
   76294:	mov	r2, r3
   76298:	str	r3, [sp, #40]	; 0x28
   7629c:	ldr	r3, [r0, #68]	; 0x44
   762a0:	cmp	r3, #0
   762a4:	movne	r9, #0
   762a8:	bne	762c8 <fputs@plt+0x65154>
   762ac:	mov	fp, r0
   762b0:	mov	r4, r1
   762b4:	ldrb	r3, [r2, #69]	; 0x45
   762b8:	str	r3, [sp, #52]	; 0x34
   762bc:	cmp	r3, #0
   762c0:	movne	r9, #0
   762c4:	beq	76334 <fputs@plt+0x651c0>
   762c8:	ldr	r3, [sp, #220]	; 0xdc
   762cc:	cmp	r3, #0
   762d0:	beq	762e4 <fputs@plt+0x65170>
   762d4:	ldr	r2, [sp, #216]	; 0xd8
   762d8:	str	r2, [r3, #496]	; 0x1f0
   762dc:	mov	r3, #0
   762e0:	str	r3, [sp, #220]	; 0xdc
   762e4:	mov	r1, r9
   762e8:	ldr	r4, [sp, #40]	; 0x28
   762ec:	mov	r0, r4
   762f0:	bl	214f4 <fputs@plt+0x10380>
   762f4:	ldr	r1, [sp, #44]	; 0x2c
   762f8:	mov	r0, r4
   762fc:	bl	25a68 <fputs@plt+0x148f4>
   76300:	mov	r1, sl
   76304:	mov	r0, r4
   76308:	bl	25cf8 <fputs@plt+0x14b84>
   7630c:	ldr	r1, [sp, #48]	; 0x30
   76310:	mov	r0, r4
   76314:	bl	25c4c <fputs@plt+0x14ad8>
   76318:	add	sp, sp, #228	; 0xe4
   7631c:	ldrd	r4, [sp]
   76320:	ldrd	r6, [sp, #8]
   76324:	ldrd	r8, [sp, #16]
   76328:	ldrd	sl, [sp, #24]
   7632c:	add	sp, sp, #32
   76330:	pop	{pc}		; (ldr pc, [sp], #4)
   76334:	bl	716a4 <fputs@plt+0x60530>
   76338:	subs	r9, r0, #0
   7633c:	beq	762c8 <fputs@plt+0x65154>
   76340:	ldr	r1, [r9, #64]	; 0x40
   76344:	ldr	r0, [fp]
   76348:	bl	1a280 <fputs@plt+0x910c>
   7634c:	str	r0, [sp, #104]	; 0x68
   76350:	add	r3, sp, #180	; 0xb4
   76354:	str	r3, [sp]
   76358:	mov	r3, sl
   7635c:	mov	r2, #110	; 0x6e
   76360:	mov	r1, r9
   76364:	mov	r0, fp
   76368:	bl	1a5d0 <fputs@plt+0x945c>
   7636c:	str	r0, [sp, #108]	; 0x6c
   76370:	ldr	r3, [r9, #12]
   76374:	str	r3, [sp, #112]	; 0x70
   76378:	mov	r1, r9
   7637c:	mov	r0, fp
   76380:	bl	54c44 <fputs@plt+0x43ad0>
   76384:	cmp	r0, #0
   76388:	movne	r9, #0
   7638c:	bne	762c8 <fputs@plt+0x65154>
   76390:	ldr	r2, [sp, #180]	; 0xb4
   76394:	mov	r1, r9
   76398:	mov	r0, fp
   7639c:	bl	3b1e0 <fputs@plt+0x2a06c>
   763a0:	subs	r3, r0, #0
   763a4:	str	r3, [sp, #96]	; 0x60
   763a8:	movne	r9, #0
   763ac:	bne	762c8 <fputs@plt+0x65154>
   763b0:	ldr	r3, [fp, #72]	; 0x48
   763b4:	str	r3, [sp, #120]	; 0x78
   763b8:	add	r2, r3, #1
   763bc:	str	r2, [sp, #124]	; 0x7c
   763c0:	str	r2, [fp, #72]	; 0x48
   763c4:	str	r3, [r4, #52]	; 0x34
   763c8:	ldrb	r3, [r9, #42]	; 0x2a
   763cc:	tst	r3, #32
   763d0:	moveq	r3, #0
   763d4:	streq	r3, [sp, #68]	; 0x44
   763d8:	bne	76538 <fputs@plt+0x653c4>
   763dc:	ldr	r2, [r9, #8]
   763e0:	cmp	r2, #0
   763e4:	beq	76548 <fputs@plt+0x653d4>
   763e8:	ldr	r3, [sp, #120]	; 0x78
   763ec:	ldr	r4, [sp, #96]	; 0x60
   763f0:	mov	r0, r3
   763f4:	ldr	r1, [sp, #68]	; 0x44
   763f8:	ldr	ip, [sp, #44]	; 0x2c
   763fc:	ldrb	r3, [r2, #55]	; 0x37
   76400:	and	lr, r3, #3
   76404:	cmp	lr, #2
   76408:	movne	r3, #0
   7640c:	moveq	r3, #1
   76410:	cmp	r1, #0
   76414:	moveq	r3, #0
   76418:	cmp	r3, #0
   7641c:	ldrne	r0, [fp, #72]	; 0x48
   76420:	strne	r0, [ip, #52]	; 0x34
   76424:	ldr	r3, [fp, #72]	; 0x48
   76428:	add	r3, r3, #1
   7642c:	str	r3, [fp, #72]	; 0x48
   76430:	ldr	r2, [r2, #20]
   76434:	add	r4, r4, #1
   76438:	cmp	r2, #0
   7643c:	bne	763fc <fputs@plt+0x65288>
   76440:	str	r0, [sp, #116]	; 0x74
   76444:	ldrsh	r3, [r9, #34]	; 0x22
   76448:	add	r3, r3, r4
   7644c:	add	r2, r4, #2
   76450:	add	r2, r2, r3, lsl #2
   76454:	mov	r3, #0
   76458:	ldr	r0, [sp, #40]	; 0x28
   7645c:	bl	13ea0 <fputs@plt+0x2d2c>
   76460:	subs	r5, r0, #0
   76464:	str	r5, [sp, #64]	; 0x40
   76468:	beq	77a34 <fputs@plt+0x668c0>
   7646c:	ldrsh	r3, [r9, #34]	; 0x22
   76470:	add	r3, r5, r3, lsl #2
   76474:	str	r3, [sp, #132]	; 0x84
   76478:	add	r3, r3, r4, lsl #2
   7647c:	mov	r6, r3
   76480:	str	r3, [sp, #128]	; 0x80
   76484:	add	r2, r4, #1
   76488:	str	r2, [sp, #136]	; 0x88
   7648c:	mov	r1, #1
   76490:	mov	r0, r3
   76494:	bl	10f40 <memset@plt>
   76498:	add	r4, r6, r4
   7649c:	mov	r3, #0
   764a0:	strb	r3, [r4, #1]
   764a4:	ldrsh	r3, [r9, #34]	; 0x22
   764a8:	cmp	r3, #0
   764ac:	ble	764d0 <fputs@plt+0x6535c>
   764b0:	sub	r2, r5, #4
   764b4:	ldr	r3, [sp, #96]	; 0x60
   764b8:	mvn	r0, #0
   764bc:	str	r0, [r2, #4]!
   764c0:	add	r3, r3, #1
   764c4:	ldrsh	r1, [r9, #34]	; 0x22
   764c8:	cmp	r1, r3
   764cc:	bgt	764bc <fputs@plt+0x65348>
   764d0:	mov	r2, #0
   764d4:	mov	r3, #0
   764d8:	strd	r2, [sp, #192]	; 0xc0
   764dc:	strd	r2, [sp, #200]	; 0xc8
   764e0:	strd	r2, [sp, #208]	; 0xd0
   764e4:	str	fp, [sp, #184]	; 0xb8
   764e8:	ldr	r3, [sp, #44]	; 0x2c
   764ec:	str	r3, [sp, #188]	; 0xbc
   764f0:	ldr	r3, [sl]
   764f4:	cmp	r3, #0
   764f8:	ble	767bc <fputs@plt+0x65648>
   764fc:	ldr	r3, [sp, #104]	; 0x68
   76500:	lsl	r3, r3, #4
   76504:	str	r3, [sp, #80]	; 0x50
   76508:	ldr	r3, [sp, #52]	; 0x34
   7650c:	str	r3, [sp, #88]	; 0x58
   76510:	ldr	r2, [sp, #96]	; 0x60
   76514:	mov	r3, #0
   76518:	str	r3, [sp, #92]	; 0x5c
   7651c:	movw	r3, #47320	; 0xb8d8
   76520:	movt	r3, #8
   76524:	str	r3, [sp, #100]	; 0x64
   76528:	mov	r8, r9
   7652c:	str	fp, [sp, #76]	; 0x4c
   76530:	mov	fp, r2
   76534:	b	765f0 <fputs@plt+0x6547c>
   76538:	mov	r0, r9
   7653c:	bl	191f0 <fputs@plt+0x807c>
   76540:	str	r0, [sp, #68]	; 0x44
   76544:	b	763dc <fputs@plt+0x65268>
   76548:	ldr	r3, [sp, #120]	; 0x78
   7654c:	str	r3, [sp, #116]	; 0x74
   76550:	ldr	r4, [sp, #96]	; 0x60
   76554:	b	76444 <fputs@plt+0x652d0>
   76558:	ldrsh	r3, [r8, #32]
   7655c:	cmp	r3, r4
   76560:	beq	766b8 <fputs@plt+0x65544>
   76564:	ldr	r3, [sp, #68]	; 0x44
   76568:	cmp	r3, #0
   7656c:	beq	77ac4 <fputs@plt+0x66950>
   76570:	ldrb	r3, [r9, #15]
   76574:	ands	r3, r3, #1
   76578:	ldr	r2, [sp, #52]	; 0x34
   7657c:	movne	r2, r3
   76580:	str	r2, [sp, #52]	; 0x34
   76584:	ldr	r3, [sp, #64]	; 0x40
   76588:	ldr	r2, [sp, #36]	; 0x24
   7658c:	str	fp, [r3, r2, lsl #2]
   76590:	ldrsh	r3, [r8, #34]	; 0x22
   76594:	cmp	r4, r3
   76598:	bge	766ec <fputs@plt+0x65578>
   7659c:	ldr	r2, [r8]
   765a0:	cmp	r4, #0
   765a4:	ldrge	r3, [r8, #4]
   765a8:	ldrge	r3, [r3, r6]
   765ac:	ldrlt	r3, [sp, #100]	; 0x64
   765b0:	ldr	r1, [sp, #40]	; 0x28
   765b4:	ldr	r1, [r1, #16]
   765b8:	ldr	r0, [sp, #80]	; 0x50
   765bc:	ldr	r1, [r1, r0]
   765c0:	str	r1, [sp]
   765c4:	mov	r1, #23
   765c8:	ldr	r0, [sp, #76]	; 0x4c
   765cc:	bl	3916c <fputs@plt+0x27ff8>
   765d0:	cmp	r0, #1
   765d4:	beq	77a44 <fputs@plt+0x668d0>
   765d8:	cmp	r0, #2
   765dc:	beq	76730 <fputs@plt+0x655bc>
   765e0:	add	fp, fp, #1
   765e4:	ldr	r3, [sl]
   765e8:	cmp	r3, fp
   765ec:	ble	76740 <fputs@plt+0x655cc>
   765f0:	add	r2, fp, fp, lsl #2
   765f4:	str	r2, [sp, #56]	; 0x38
   765f8:	lsl	r6, r2, #2
   765fc:	str	r6, [sp, #60]	; 0x3c
   76600:	str	r6, [sp, #84]	; 0x54
   76604:	ldr	r3, [sl, #4]
   76608:	ldr	r1, [r3, r2, lsl #2]
   7660c:	add	r0, sp, #184	; 0xb8
   76610:	bl	39690 <fputs@plt+0x2851c>
   76614:	subs	r4, r0, #0
   76618:	bne	77a3c <fputs@plt+0x668c8>
   7661c:	ldrsh	r7, [r8, #34]	; 0x22
   76620:	cmp	r7, #0
   76624:	ble	7666c <fputs@plt+0x654f8>
   76628:	ldr	r5, [r8, #4]
   7662c:	ldr	r3, [sl, #4]
   76630:	str	r3, [sp, #72]	; 0x48
   76634:	add	r3, r3, r6
   76638:	ldr	r3, [r3, #4]
   7663c:	str	r3, [sp, #32]
   76640:	str	r4, [sp, #36]	; 0x24
   76644:	lsl	r6, r4, #4
   76648:	add	r9, r5, r6
   7664c:	ldr	r1, [sp, #32]
   76650:	ldr	r0, [r5, r4, lsl #4]
   76654:	bl	14234 <fputs@plt+0x30c0>
   76658:	cmp	r0, #0
   7665c:	beq	76558 <fputs@plt+0x653e4>
   76660:	add	r4, r4, #1
   76664:	cmp	r4, r7
   76668:	bne	76640 <fputs@plt+0x654cc>
   7666c:	ldr	r3, [sp, #68]	; 0x44
   76670:	cmp	r3, #0
   76674:	bne	766f4 <fputs@plt+0x65580>
   76678:	ldr	r4, [sl, #4]
   7667c:	ldr	r3, [sp, #60]	; 0x3c
   76680:	add	r3, r4, r3
   76684:	ldr	r0, [r3, #4]
   76688:	bl	18b20 <fputs@plt+0x79ac>
   7668c:	cmp	r0, #0
   76690:	beq	76728 <fputs@plt+0x655b4>
   76694:	ldr	r3, [sp, #56]	; 0x38
   76698:	ldr	r3, [r4, r3, lsl #2]
   7669c:	str	r3, [sp, #92]	; 0x5c
   766a0:	ldr	r2, [r8]
   766a4:	mov	r3, #1
   766a8:	str	r3, [sp, #88]	; 0x58
   766ac:	mvn	r4, #0
   766b0:	ldr	r3, [sp, #100]	; 0x64
   766b4:	b	765b0 <fputs@plt+0x6543c>
   766b8:	ldr	r3, [sp, #72]	; 0x48
   766bc:	ldr	r2, [sp, #56]	; 0x38
   766c0:	ldr	r3, [r3, r2, lsl #2]
   766c4:	str	r3, [sp, #92]	; 0x5c
   766c8:	ldr	r3, [sp, #64]	; 0x40
   766cc:	ldr	r2, [sp, #36]	; 0x24
   766d0:	str	fp, [r3, r2, lsl #2]
   766d4:	ldrsh	r3, [r8, #34]	; 0x22
   766d8:	cmp	r3, r4
   766dc:	ble	7666c <fputs@plt+0x654f8>
   766e0:	mov	r3, #1
   766e4:	str	r3, [sp, #88]	; 0x58
   766e8:	b	7659c <fputs@plt+0x65428>
   766ec:	ldr	fp, [sp, #76]	; 0x4c
   766f0:	b	766f8 <fputs@plt+0x65584>
   766f4:	ldr	fp, [sp, #76]	; 0x4c
   766f8:	ldr	r3, [sl, #4]
   766fc:	ldr	r2, [sp, #84]	; 0x54
   76700:	add	r3, r3, r2
   76704:	ldr	r2, [r3, #4]
   76708:	movw	r1, #57344	; 0xe000
   7670c:	movt	r1, #8
   76710:	mov	r0, fp
   76714:	bl	3907c <fputs@plt+0x27f08>
   76718:	mov	r3, #1
   7671c:	strb	r3, [fp, #17]
   76720:	ldr	r9, [sp, #64]	; 0x40
   76724:	b	762c8 <fputs@plt+0x65154>
   76728:	ldr	fp, [sp, #76]	; 0x4c
   7672c:	b	766f8 <fputs@plt+0x65584>
   76730:	mvn	r3, #0
   76734:	ldr	r2, [sp, #64]	; 0x40
   76738:	str	r3, [r2, r4, lsl #2]
   7673c:	b	765e0 <fputs@plt+0x6546c>
   76740:	mov	r9, r8
   76744:	ldr	fp, [sp, #76]	; 0x4c
   76748:	ldr	r3, [sp, #52]	; 0x34
   7674c:	ldr	r2, [sp, #88]	; 0x58
   76750:	add	r7, r3, r2
   76754:	uxtb	r7, r7
   76758:	ldrb	r1, [r9, #42]	; 0x2a
   7675c:	ubfx	r2, r1, #4, #1
   76760:	mov	r3, #0
   76764:	rsbs	r2, r2, #0
   76768:	rsc	r3, r3, #0
   7676c:	ldr	r1, [sp, #44]	; 0x2c
   76770:	strd	r2, [r1, #64]	; 0x40
   76774:	mov	r3, r7
   76778:	ldr	r2, [sp, #64]	; 0x40
   7677c:	mov	r1, r9
   76780:	mov	r0, fp
   76784:	bl	19e9c <fputs@plt+0x8d28>
   76788:	mov	r8, r0
   7678c:	ldr	r3, [r9, #8]
   76790:	cmp	r3, #0
   76794:	beq	7689c <fputs@plt+0x65728>
   76798:	ldr	r2, [sp, #132]	; 0x84
   7679c:	sub	r1, r2, #4
   767a0:	ldr	r2, [sp, #128]	; 0x80
   767a4:	add	r2, r2, #1
   767a8:	mov	r4, #0
   767ac:	ldr	r5, [sp, #96]	; 0x60
   767b0:	str	r5, [sp, #32]
   767b4:	ldr	r5, [sp, #68]	; 0x44
   767b8:	b	767f8 <fputs@plt+0x65684>
   767bc:	ldr	r3, [sp, #52]	; 0x34
   767c0:	str	r3, [sp, #88]	; 0x58
   767c4:	mov	r3, #0
   767c8:	str	r3, [sp, #92]	; 0x5c
   767cc:	b	76748 <fputs@plt+0x655d4>
   767d0:	ldr	r0, [fp, #76]	; 0x4c
   767d4:	add	r0, r0, #1
   767d8:	str	r0, [fp, #76]	; 0x4c
   767dc:	cmp	r0, #0
   767e0:	beq	76890 <fputs@plt+0x6571c>
   767e4:	str	r0, [r1, #4]!
   767e8:	ldr	r3, [r3, #20]
   767ec:	add	r2, r2, #1
   767f0:	cmp	r3, #0
   767f4:	beq	7689c <fputs@plt+0x65728>
   767f8:	cmp	r8, #0
   767fc:	cmpeq	r7, #0
   76800:	bne	767d0 <fputs@plt+0x6565c>
   76804:	ldr	ip, [r3, #36]	; 0x24
   76808:	cmp	r5, r3
   7680c:	movne	r0, #0
   76810:	moveq	r0, #1
   76814:	cmp	ip, #0
   76818:	movne	r0, #1
   7681c:	cmp	r0, #0
   76820:	bne	767d0 <fputs@plt+0x6565c>
   76824:	ldrh	lr, [r3, #50]	; 0x32
   76828:	cmp	lr, #0
   7682c:	beq	76890 <fputs@plt+0x6571c>
   76830:	ldr	ip, [r3, #4]
   76834:	ldrsh	r0, [ip]
   76838:	cmp	r0, #0
   7683c:	blt	76880 <fputs@plt+0x6570c>
   76840:	ldr	r6, [sp, #64]	; 0x40
   76844:	ldr	r0, [r6, r0, lsl #2]
   76848:	cmp	r0, #0
   7684c:	bge	76880 <fputs@plt+0x6570c>
   76850:	mov	r0, ip
   76854:	sub	ip, ip, #2
   76858:	add	lr, ip, lr, lsl #1
   7685c:	ldr	r6, [sp, #64]	; 0x40
   76860:	cmp	r0, lr
   76864:	beq	76890 <fputs@plt+0x6571c>
   76868:	ldrsh	ip, [r0, #2]!
   7686c:	cmp	ip, #0
   76870:	blt	76880 <fputs@plt+0x6570c>
   76874:	ldr	ip, [r6, ip, lsl #2]
   76878:	cmp	ip, #0
   7687c:	blt	76860 <fputs@plt+0x656ec>
   76880:	ldr	r0, [fp, #76]	; 0x4c
   76884:	add	r0, r0, #1
   76888:	str	r0, [fp, #76]	; 0x4c
   7688c:	b	767dc <fputs@plt+0x65668>
   76890:	strb	r4, [r2]
   76894:	ldr	r0, [sp, #32]
   76898:	b	767e4 <fputs@plt+0x65670>
   7689c:	mov	r0, fp
   768a0:	bl	2de28 <fputs@plt+0x1ccb4>
   768a4:	subs	r3, r0, #0
   768a8:	str	r3, [sp, #32]
   768ac:	beq	77a4c <fputs@plt+0x668d8>
   768b0:	ldrb	r3, [fp, #18]
   768b4:	cmp	r3, #0
   768b8:	beq	76b28 <fputs@plt+0x659b4>
   768bc:	ldr	r2, [sp, #104]	; 0x68
   768c0:	mov	r1, #1
   768c4:	mov	r0, fp
   768c8:	bl	58200 <fputs@plt+0x4708c>
   768cc:	ldrb	r3, [r9, #42]	; 0x2a
   768d0:	tst	r3, #16
   768d4:	bne	76b44 <fputs@plt+0x659d0>
   768d8:	ldr	r1, [fp, #76]	; 0x4c
   768dc:	add	r3, r1, #1
   768e0:	str	r3, [sp, #100]	; 0x64
   768e4:	add	r3, r1, #2
   768e8:	str	r3, [fp, #76]	; 0x4c
   768ec:	ldr	r2, [sp, #108]	; 0x6c
   768f0:	orrs	r2, r2, r8
   768f4:	movne	r2, #1
   768f8:	moveq	r2, #0
   768fc:	ldr	r0, [sp, #52]	; 0x34
   76900:	cmp	r0, #0
   76904:	moveq	r0, r2
   76908:	movne	r0, #1
   7690c:	cmp	r0, #0
   76910:	beq	76b38 <fputs@plt+0x659c4>
   76914:	add	r1, r1, #3
   76918:	str	r1, [sp, #144]	; 0x90
   7691c:	ldrsh	r1, [r9, #34]	; 0x22
   76920:	add	r1, r1, r3
   76924:	str	r1, [fp, #76]	; 0x4c
   76928:	cmp	r7, #0
   7692c:	movne	r2, #1
   76930:	cmp	r2, #0
   76934:	streq	r3, [sp, #60]	; 0x3c
   76938:	beq	7694c <fputs@plt+0x657d8>
   7693c:	ldr	r2, [fp, #76]	; 0x4c
   76940:	add	r2, r2, #1
   76944:	str	r2, [sp, #60]	; 0x3c
   76948:	str	r2, [fp, #76]	; 0x4c
   7694c:	ldr	r1, [fp, #76]	; 0x4c
   76950:	add	r2, r1, #1
   76954:	str	r2, [sp, #140]	; 0x8c
   76958:	ldrsh	r2, [r9, #34]	; 0x22
   7695c:	add	r2, r2, r1
   76960:	str	r2, [fp, #76]	; 0x4c
   76964:	str	r3, [sp, #96]	; 0x60
   76968:	ldr	r3, [sp, #112]	; 0x70
   7696c:	cmp	r3, #0
   76970:	beq	7699c <fputs@plt+0x65828>
   76974:	ldr	r3, [r9]
   76978:	str	fp, [sp, #220]	; 0xdc
   7697c:	ldr	r2, [fp, #496]	; 0x1f0
   76980:	str	r2, [sp, #216]	; 0xd8
   76984:	str	r3, [fp, #496]	; 0x1f0
   76988:	ldr	r3, [sp, #116]	; 0x74
   7698c:	ldr	r2, [sp, #48]	; 0x30
   76990:	mov	r1, r9
   76994:	mov	r0, fp
   76998:	bl	65144 <fputs@plt+0x53fd0>
   7699c:	ldr	r1, [sp, #48]	; 0x30
   769a0:	add	r0, sp, #184	; 0xb8
   769a4:	bl	39690 <fputs@plt+0x2851c>
   769a8:	subs	r3, r0, #0
   769ac:	str	r3, [sp, #36]	; 0x24
   769b0:	bne	77a54 <fputs@plt+0x668e0>
   769b4:	ldrb	r3, [r9, #42]	; 0x2a
   769b8:	tst	r3, #16
   769bc:	bne	76b5c <fputs@plt+0x659e8>
   769c0:	tst	r3, #32
   769c4:	bne	76ee4 <fputs@plt+0x65d70>
   769c8:	ldr	r5, [sp, #96]	; 0x60
   769cc:	str	r5, [sp]
   769d0:	ldr	r3, [sp, #100]	; 0x64
   769d4:	mov	r2, #0
   769d8:	mov	r1, #25
   769dc:	ldr	r0, [sp, #32]
   769e0:	bl	2dd84 <fputs@plt+0x1cc10>
   769e4:	ldr	r3, [sp, #124]	; 0x7c
   769e8:	str	r3, [sp, #8]
   769ec:	mov	r3, #4
   769f0:	str	r3, [sp, #4]
   769f4:	mov	r3, #0
   769f8:	str	r3, [sp]
   769fc:	ldr	r2, [sp, #48]	; 0x30
   76a00:	ldr	r1, [sp, #44]	; 0x2c
   76a04:	mov	r0, fp
   76a08:	bl	61284 <fputs@plt+0x50110>
   76a0c:	subs	r4, r0, #0
   76a10:	ldreq	r9, [sp, #64]	; 0x40
   76a14:	beq	762c8 <fputs@plt+0x65154>
   76a18:	mov	r3, r4
   76a1c:	ldr	r2, [r3, #60]!	; 0x3c
   76a20:	ldr	r3, [r3, #4]
   76a24:	str	r2, [sp, #172]	; 0xac
   76a28:	str	r3, [sp, #176]	; 0xb0
   76a2c:	ldrb	r3, [r4, #40]	; 0x28
   76a30:	mov	r6, r3
   76a34:	str	r3, [sp, #76]	; 0x4c
   76a38:	mov	r3, r5
   76a3c:	ldr	r2, [sp, #116]	; 0x74
   76a40:	mov	r1, #103	; 0x67
   76a44:	ldr	r0, [sp, #32]
   76a48:	bl	2e4d0 <fputs@plt+0x1d35c>
   76a4c:	cmp	r6, #0
   76a50:	beq	76ecc <fputs@plt+0x65d58>
   76a54:	mov	r0, r4
   76a58:	bl	2ebe8 <fputs@plt+0x1da74>
   76a5c:	ldr	r3, [sp, #36]	; 0x24
   76a60:	str	r3, [sp, #56]	; 0x38
   76a64:	str	r3, [sp, #80]	; 0x50
   76a68:	str	r3, [sp, #72]	; 0x48
   76a6c:	ldr	r3, [sp, #40]	; 0x28
   76a70:	ldr	r3, [r3, #24]
   76a74:	ands	r3, r3, #128	; 0x80
   76a78:	str	r3, [sp, #104]	; 0x68
   76a7c:	beq	76a94 <fputs@plt+0x65920>
   76a80:	ldr	r3, [fp, #420]	; 0x1a4
   76a84:	cmp	r3, #0
   76a88:	beq	77078 <fputs@plt+0x65f04>
   76a8c:	ldr	r3, [sp, #36]	; 0x24
   76a90:	str	r3, [sp, #104]	; 0x68
   76a94:	ldr	r0, [sp, #32]
   76a98:	bl	2dc2c <fputs@plt+0x1cab8>
   76a9c:	str	r0, [sp, #84]	; 0x54
   76aa0:	ldr	r3, [sp, #112]	; 0x70
   76aa4:	cmp	r3, #0
   76aa8:	beq	7709c <fputs@plt+0x65f28>
   76aac:	ldr	r3, [sp, #76]	; 0x4c
   76ab0:	cmp	r3, #0
   76ab4:	bne	77174 <fputs@plt+0x66000>
   76ab8:	ldr	r3, [sp, #68]	; 0x44
   76abc:	cmp	r3, #0
   76ac0:	beq	77264 <fputs@plt+0x660f0>
   76ac4:	ldr	r4, [sp, #32]
   76ac8:	mov	r0, r4
   76acc:	bl	2dc2c <fputs@plt+0x1cab8>
   76ad0:	mov	r6, r0
   76ad4:	ldr	r3, [sp, #84]	; 0x54
   76ad8:	ldr	r2, [sp, #72]	; 0x48
   76adc:	mov	r1, #108	; 0x6c
   76ae0:	mov	r0, r4
   76ae4:	bl	2e4d0 <fputs@plt+0x1d35c>
   76ae8:	ldr	r5, [sp, #56]	; 0x38
   76aec:	mov	r3, r5
   76af0:	ldr	r2, [sp, #72]	; 0x48
   76af4:	mov	r1, #101	; 0x65
   76af8:	mov	r0, r4
   76afc:	bl	2e4d0 <fputs@plt+0x1d35c>
   76b00:	str	r0, [sp, #100]	; 0x64
   76b04:	mov	r3, #0
   76b08:	str	r3, [sp, #4]
   76b0c:	str	r5, [sp]
   76b10:	mov	r3, r6
   76b14:	ldr	r2, [sp, #116]	; 0x74
   76b18:	mov	r1, #68	; 0x44
   76b1c:	mov	r0, r4
   76b20:	bl	2de98 <fputs@plt+0x1cd24>
   76b24:	b	771a4 <fputs@plt+0x66030>
   76b28:	ldrb	r3, [r0, #89]	; 0x59
   76b2c:	orr	r3, r3, #4
   76b30:	strb	r3, [r0, #89]	; 0x59
   76b34:	b	768bc <fputs@plt+0x65748>
   76b38:	ldr	r1, [sp, #96]	; 0x60
   76b3c:	str	r1, [sp, #144]	; 0x90
   76b40:	b	76928 <fputs@plt+0x657b4>
   76b44:	ldr	r3, [sp, #96]	; 0x60
   76b48:	str	r3, [sp, #100]	; 0x64
   76b4c:	str	r3, [sp, #144]	; 0x90
   76b50:	str	r3, [sp, #140]	; 0x8c
   76b54:	str	r3, [sp, #60]	; 0x3c
   76b58:	b	76968 <fputs@plt+0x657f4>
   76b5c:	ldr	r4, [fp, #8]
   76b60:	str	r4, [sp, #32]
   76b64:	mov	r1, r9
   76b68:	ldr	r0, [fp]
   76b6c:	bl	1a694 <fputs@plt+0x9520>
   76b70:	str	r0, [sp, #72]	; 0x48
   76b74:	ldrsh	r3, [r9, #34]	; 0x22
   76b78:	str	r3, [sp, #80]	; 0x50
   76b7c:	add	r7, r3, #2
   76b80:	ldr	r8, [sp, #44]	; 0x2c
   76b84:	ldr	r3, [r8, #52]	; 0x34
   76b88:	str	r3, [sp, #56]	; 0x38
   76b8c:	ldr	r2, [fp, #72]	; 0x48
   76b90:	str	r2, [sp, #52]	; 0x34
   76b94:	add	r3, r2, #1
   76b98:	str	r3, [fp, #72]	; 0x48
   76b9c:	mov	r3, r7
   76ba0:	mov	r1, #57	; 0x39
   76ba4:	mov	r0, r4
   76ba8:	bl	2e4d0 <fputs@plt+0x1d35c>
   76bac:	str	r0, [sp, #84]	; 0x54
   76bb0:	ldr	r6, [fp, #76]	; 0x4c
   76bb4:	add	r3, r7, r6
   76bb8:	str	r3, [sp, #88]	; 0x58
   76bbc:	add	r5, r3, #2
   76bc0:	str	r5, [fp, #76]	; 0x4c
   76bc4:	mov	r3, #0
   76bc8:	str	r3, [sp, #8]
   76bcc:	mov	r2, #4
   76bd0:	str	r2, [sp, #4]
   76bd4:	str	r3, [sp]
   76bd8:	ldr	r2, [sp, #48]	; 0x30
   76bdc:	mov	r1, r8
   76be0:	mov	r0, fp
   76be4:	bl	61284 <fputs@plt+0x50110>
   76be8:	subs	r3, r0, #0
   76bec:	str	r3, [sp, #60]	; 0x3c
   76bf0:	ldreq	r9, [sp, #64]	; 0x40
   76bf4:	beq	762c8 <fputs@plt+0x65154>
   76bf8:	add	r8, r6, #1
   76bfc:	mov	r3, r8
   76c00:	ldr	r2, [sp, #56]	; 0x38
   76c04:	mov	r1, #103	; 0x67
   76c08:	ldr	r0, [sp, #32]
   76c0c:	bl	2e4d0 <fputs@plt+0x1d35c>
   76c10:	ldr	r3, [sp, #92]	; 0x5c
   76c14:	cmp	r3, #0
   76c18:	beq	76c50 <fputs@plt+0x65adc>
   76c1c:	add	r2, r6, #2
   76c20:	mov	r1, r3
   76c24:	mov	r0, fp
   76c28:	bl	5d18c <fputs@plt+0x4c018>
   76c2c:	ldrsh	r3, [r9, #34]	; 0x22
   76c30:	cmp	r3, #0
   76c34:	ble	76cd0 <fputs@plt+0x65b5c>
   76c38:	ldr	r3, [sp, #64]	; 0x40
   76c3c:	sub	r3, r3, #4
   76c40:	str	r3, [sp, #76]	; 0x4c
   76c44:	str	r6, [sp, #68]	; 0x44
   76c48:	mov	r4, r6
   76c4c:	b	76c98 <fputs@plt+0x65b24>
   76c50:	add	r3, r6, #2
   76c54:	ldr	r2, [sp, #56]	; 0x38
   76c58:	mov	r1, #103	; 0x67
   76c5c:	ldr	r0, [sp, #32]
   76c60:	bl	2e4d0 <fputs@plt+0x1d35c>
   76c64:	b	76c2c <fputs@plt+0x65ab8>
   76c68:	add	r2, r4, #3
   76c6c:	str	r2, [sp]
   76c70:	ldr	r2, [sp, #56]	; 0x38
   76c74:	mov	r1, #153	; 0x99
   76c78:	ldr	r0, [sp, #32]
   76c7c:	bl	2dd84 <fputs@plt+0x1cc10>
   76c80:	add	r4, r4, #1
   76c84:	ldr	r3, [sp, #68]	; 0x44
   76c88:	sub	r2, r4, r3
   76c8c:	ldrsh	r3, [r9, #34]	; 0x22
   76c90:	cmp	r2, r3
   76c94:	bge	76cd0 <fputs@plt+0x65b5c>
   76c98:	ldr	r3, [sp, #68]	; 0x44
   76c9c:	sub	r3, r4, r3
   76ca0:	ldr	r1, [sp, #76]	; 0x4c
   76ca4:	ldr	r2, [r1, #4]!
   76ca8:	str	r1, [sp, #76]	; 0x4c
   76cac:	cmp	r2, #0
   76cb0:	blt	76c68 <fputs@plt+0x65af4>
   76cb4:	ldr	r1, [sl, #4]
   76cb8:	add	r3, r2, r2, lsl #2
   76cbc:	add	r2, r4, #3
   76cc0:	ldr	r1, [r1, r3, lsl #2]
   76cc4:	mov	r0, fp
   76cc8:	bl	5d18c <fputs@plt+0x4c018>
   76ccc:	b	76c80 <fputs@plt+0x65b0c>
   76cd0:	ldr	r1, [sp, #60]	; 0x3c
   76cd4:	mov	r3, r1
   76cd8:	ldr	r2, [r3, #60]!	; 0x3c
   76cdc:	ldr	r3, [r3, #4]
   76ce0:	str	r2, [sp, #164]	; 0xa4
   76ce4:	str	r3, [sp, #168]	; 0xa8
   76ce8:	ldrb	r3, [r1, #40]	; 0x28
   76cec:	cmp	r3, #0
   76cf0:	beq	76d70 <fputs@plt+0x65bfc>
   76cf4:	ldr	r1, [sp, #84]	; 0x54
   76cf8:	ldr	r0, [sp, #32]
   76cfc:	bl	2546c <fputs@plt+0x142f8>
   76d00:	ldr	r3, [fp, #416]	; 0x1a0
   76d04:	cmp	r3, #0
   76d08:	strbeq	r3, [fp, #20]
   76d0c:	mov	r1, r9
   76d10:	mov	r0, fp
   76d14:	bl	4493c <fputs@plt+0x337c8>
   76d18:	mvn	r3, #9
   76d1c:	str	r3, [sp, #8]
   76d20:	ldr	r3, [sp, #72]	; 0x48
   76d24:	str	r3, [sp, #4]
   76d28:	str	r8, [sp]
   76d2c:	mov	r3, r7
   76d30:	mov	r2, #0
   76d34:	mov	r1, #12
   76d38:	ldr	r0, [sp, #32]
   76d3c:	bl	2dee0 <fputs@plt+0x1cd6c>
   76d40:	ldr	r3, [sp, #264]	; 0x108
   76d44:	cmp	r3, #10
   76d48:	beq	77a7c <fputs@plt+0x66908>
   76d4c:	ldr	r3, [sp, #264]	; 0x108
   76d50:	uxtb	r1, r3
   76d54:	ldr	r0, [sp, #32]
   76d58:	bl	179f4 <fputs@plt+0x6880>
   76d5c:	mov	r0, fp
   76d60:	bl	19808 <fputs@plt+0x8694>
   76d64:	ldr	r0, [sp, #60]	; 0x3c
   76d68:	bl	2ebe8 <fputs@plt+0x1da74>
   76d6c:	b	76ec4 <fputs@plt+0x65d50>
   76d70:	ldr	r3, [sp, #88]	; 0x58
   76d74:	add	r4, r3, #1
   76d78:	str	r4, [sp]
   76d7c:	mov	r3, r7
   76d80:	mov	r2, r8
   76d84:	mov	r1, #49	; 0x31
   76d88:	ldr	r0, [sp, #32]
   76d8c:	bl	2dd84 <fputs@plt+0x1cc10>
   76d90:	mov	r3, r5
   76d94:	ldr	r2, [sp, #52]	; 0x34
   76d98:	mov	r1, #74	; 0x4a
   76d9c:	ldr	r0, [sp, #32]
   76da0:	bl	2e4d0 <fputs@plt+0x1d35c>
   76da4:	str	r5, [sp]
   76da8:	mov	r3, r4
   76dac:	ldr	r5, [sp, #52]	; 0x34
   76db0:	mov	r2, r5
   76db4:	mov	r1, #75	; 0x4b
   76db8:	ldr	r4, [sp, #32]
   76dbc:	mov	r0, r4
   76dc0:	bl	2dd84 <fputs@plt+0x1cc10>
   76dc4:	ldr	r0, [sp, #60]	; 0x3c
   76dc8:	bl	2ebe8 <fputs@plt+0x1da74>
   76dcc:	mov	r2, r5
   76dd0:	mov	r1, #108	; 0x6c
   76dd4:	mov	r0, r4
   76dd8:	bl	2e44c <fputs@plt+0x1d2d8>
   76ddc:	str	r0, [sp, #56]	; 0x38
   76de0:	cmp	r7, #0
   76de4:	ble	76e2c <fputs@plt+0x65cb8>
   76de8:	ldr	r3, [sp, #80]	; 0x50
   76dec:	add	r5, r3, #2
   76df0:	add	r4, r6, #1
   76df4:	mov	r6, #47	; 0x2f
   76df8:	str	r9, [sp, #60]	; 0x3c
   76dfc:	ldr	r9, [sp, #36]	; 0x24
   76e00:	add	r3, r4, r9
   76e04:	str	r3, [sp]
   76e08:	mov	r3, r9
   76e0c:	ldr	r2, [sp, #52]	; 0x34
   76e10:	mov	r1, r6
   76e14:	ldr	r0, [sp, #32]
   76e18:	bl	2dd84 <fputs@plt+0x1cc10>
   76e1c:	add	r9, r9, #1
   76e20:	cmp	r5, r9
   76e24:	bne	76e00 <fputs@plt+0x65c8c>
   76e28:	ldr	r9, [sp, #60]	; 0x3c
   76e2c:	mov	r1, r9
   76e30:	mov	r0, fp
   76e34:	bl	4493c <fputs@plt+0x337c8>
   76e38:	mvn	r3, #9
   76e3c:	str	r3, [sp, #8]
   76e40:	ldr	r3, [sp, #72]	; 0x48
   76e44:	str	r3, [sp, #4]
   76e48:	str	r8, [sp]
   76e4c:	mov	r3, r7
   76e50:	mov	r2, #0
   76e54:	mov	r1, #12
   76e58:	ldr	r0, [sp, #32]
   76e5c:	bl	2dee0 <fputs@plt+0x1cd6c>
   76e60:	ldr	r3, [sp, #264]	; 0x108
   76e64:	cmp	r3, #10
   76e68:	beq	77a64 <fputs@plt+0x668f0>
   76e6c:	ldr	r3, [sp, #264]	; 0x108
   76e70:	uxtb	r1, r3
   76e74:	ldr	r0, [sp, #32]
   76e78:	bl	179f4 <fputs@plt+0x6880>
   76e7c:	mov	r0, fp
   76e80:	bl	19808 <fputs@plt+0x8694>
   76e84:	ldr	r5, [sp, #56]	; 0x38
   76e88:	add	r3, r5, #1
   76e8c:	ldr	r6, [sp, #52]	; 0x34
   76e90:	mov	r2, r6
   76e94:	mov	r1, #7
   76e98:	ldr	r4, [sp, #32]
   76e9c:	mov	r0, r4
   76ea0:	bl	2e4d0 <fputs@plt+0x1d35c>
   76ea4:	mov	r1, r5
   76ea8:	mov	r0, r4
   76eac:	bl	17a4c <fputs@plt+0x68d8>
   76eb0:	mov	r3, #0
   76eb4:	mov	r2, r6
   76eb8:	mov	r1, #61	; 0x3d
   76ebc:	mov	r0, r4
   76ec0:	bl	2e4d0 <fputs@plt+0x1d35c>
   76ec4:	ldr	r9, [sp, #64]	; 0x40
   76ec8:	b	762c8 <fputs@plt+0x65154>
   76ecc:	ldr	r3, [sp, #96]	; 0x60
   76ed0:	ldr	r2, [sp, #100]	; 0x64
   76ed4:	mov	r1, #129	; 0x81
   76ed8:	ldr	r0, [sp, #32]
   76edc:	bl	2e4d0 <fputs@plt+0x1d35c>
   76ee0:	b	76a54 <fputs@plt+0x658e0>
   76ee4:	ldr	r4, [sp, #68]	; 0x44
   76ee8:	ldrsh	r6, [r4, #50]	; 0x32
   76eec:	ldr	r3, [fp, #76]	; 0x4c
   76ef0:	add	r5, r3, #1
   76ef4:	str	r5, [sp, #56]	; 0x38
   76ef8:	str	r6, [sp, #80]	; 0x50
   76efc:	add	r3, r3, r6
   76f00:	add	r3, r3, #1
   76f04:	str	r3, [sp, #104]	; 0x68
   76f08:	str	r3, [fp, #76]	; 0x4c
   76f0c:	ldr	r3, [fp, #72]	; 0x48
   76f10:	str	r3, [sp, #72]	; 0x48
   76f14:	add	r3, r3, #1
   76f18:	str	r3, [fp, #72]	; 0x48
   76f1c:	mov	r3, r5
   76f20:	mov	r2, #0
   76f24:	mov	r1, #25
   76f28:	ldr	r0, [sp, #32]
   76f2c:	bl	2e4d0 <fputs@plt+0x1d35c>
   76f30:	mov	r3, r6
   76f34:	ldr	r2, [sp, #72]	; 0x48
   76f38:	mov	r1, #57	; 0x39
   76f3c:	ldr	r0, [sp, #32]
   76f40:	bl	2e4d0 <fputs@plt+0x1d35c>
   76f44:	str	r0, [sp, #148]	; 0x94
   76f48:	str	r4, [sp, #68]	; 0x44
   76f4c:	mov	r1, r4
   76f50:	mov	r0, fp
   76f54:	bl	3ba18 <fputs@plt+0x2a8a4>
   76f58:	ldr	r3, [sp, #124]	; 0x7c
   76f5c:	str	r3, [sp, #8]
   76f60:	mov	r3, #4
   76f64:	str	r3, [sp, #4]
   76f68:	mov	r3, #0
   76f6c:	str	r3, [sp]
   76f70:	ldr	r2, [sp, #48]	; 0x30
   76f74:	ldr	r1, [sp, #44]	; 0x2c
   76f78:	mov	r0, fp
   76f7c:	bl	61284 <fputs@plt+0x50110>
   76f80:	subs	r1, r0, #0
   76f84:	str	r1, [sp, #152]	; 0x98
   76f88:	ldreq	r9, [sp, #64]	; 0x40
   76f8c:	beq	762c8 <fputs@plt+0x65154>
   76f90:	mov	r3, r1
   76f94:	ldr	r2, [r3, #60]!	; 0x3c
   76f98:	ldr	r3, [r3, #4]
   76f9c:	str	r2, [sp, #172]	; 0xac
   76fa0:	str	r3, [sp, #176]	; 0xb0
   76fa4:	ldrb	r3, [r1, #40]	; 0x28
   76fa8:	str	r3, [sp, #76]	; 0x4c
   76fac:	cmp	r6, #0
   76fb0:	ble	76ffc <fputs@plt+0x65e88>
   76fb4:	lsl	r3, r6, #1
   76fb8:	str	r3, [sp, #84]	; 0x54
   76fbc:	mov	r4, #0
   76fc0:	str	r6, [sp, #156]	; 0x9c
   76fc4:	ldr	r6, [sp, #68]	; 0x44
   76fc8:	ldr	r3, [r6, #4]
   76fcc:	ldrsh	r3, [r3, r4]
   76fd0:	str	r5, [sp]
   76fd4:	ldr	r2, [sp, #116]	; 0x74
   76fd8:	mov	r1, r9
   76fdc:	ldr	r0, [sp, #32]
   76fe0:	bl	421d4 <fputs@plt+0x31060>
   76fe4:	add	r4, r4, #2
   76fe8:	add	r5, r5, #1
   76fec:	ldr	r3, [sp, #84]	; 0x54
   76ff0:	cmp	r4, r3
   76ff4:	bne	76fc8 <fputs@plt+0x65e54>
   76ff8:	ldr	r6, [sp, #156]	; 0x9c
   76ffc:	ldr	r3, [sp, #76]	; 0x4c
   77000:	cmp	r3, #0
   77004:	beq	77020 <fputs@plt+0x65eac>
   77008:	ldr	r1, [sp, #148]	; 0x94
   7700c:	ldr	r0, [sp, #32]
   77010:	bl	2546c <fputs@plt+0x142f8>
   77014:	ldr	r0, [sp, #152]	; 0x98
   77018:	bl	2ebe8 <fputs@plt+0x1da74>
   7701c:	b	76a6c <fputs@plt+0x658f8>
   77020:	ldr	r1, [sp, #68]	; 0x44
   77024:	ldr	r0, [sp, #40]	; 0x28
   77028:	bl	19ffc <fputs@plt+0x8e88>
   7702c:	str	r6, [sp, #8]
   77030:	str	r0, [sp, #4]
   77034:	ldr	r4, [sp, #104]	; 0x68
   77038:	str	r4, [sp]
   7703c:	mov	r3, r6
   77040:	ldr	r2, [sp, #56]	; 0x38
   77044:	mov	r1, #49	; 0x31
   77048:	ldr	r5, [sp, #32]
   7704c:	mov	r0, r5
   77050:	bl	2dee0 <fputs@plt+0x1cd6c>
   77054:	mov	r3, r4
   77058:	ldr	r2, [sp, #72]	; 0x48
   7705c:	mov	r1, #110	; 0x6e
   77060:	mov	r0, r5
   77064:	bl	2e4d0 <fputs@plt+0x1d35c>
   77068:	str	r4, [sp, #56]	; 0x38
   7706c:	ldr	r3, [sp, #76]	; 0x4c
   77070:	str	r3, [sp, #80]	; 0x50
   77074:	b	77014 <fputs@plt+0x65ea0>
   77078:	ldr	r3, [fp, #76]	; 0x4c
   7707c:	add	r3, r3, #1
   77080:	str	r3, [sp, #104]	; 0x68
   77084:	str	r3, [fp, #76]	; 0x4c
   77088:	mov	r2, #0
   7708c:	mov	r1, #22
   77090:	ldr	r0, [sp, #32]
   77094:	bl	2e4d0 <fputs@plt+0x1d35c>
   77098:	b	76a94 <fputs@plt+0x65920>
   7709c:	ldr	r3, [sp, #264]	; 0x108
   770a0:	cmp	r3, #5
   770a4:	beq	77228 <fputs@plt+0x660b4>
   770a8:	ldr	r3, [r9, #8]
   770ac:	cmp	r3, #0
   770b0:	beq	770e8 <fputs@plt+0x65f74>
   770b4:	ldrb	r2, [r3, #54]	; 0x36
   770b8:	cmp	r2, #5
   770bc:	beq	770d8 <fputs@plt+0x65f64>
   770c0:	ldr	r3, [r3, #20]
   770c4:	cmp	r3, #0
   770c8:	beq	770e8 <fputs@plt+0x65f74>
   770cc:	ldrb	r2, [r3, #54]	; 0x36
   770d0:	cmp	r2, #5
   770d4:	bne	770c0 <fputs@plt+0x65f4c>
   770d8:	ldr	r2, [sp, #136]	; 0x88
   770dc:	mov	r1, #1
   770e0:	ldr	r0, [sp, #128]	; 0x80
   770e4:	bl	10f40 <memset@plt>
   770e8:	ldr	r3, [sp, #76]	; 0x4c
   770ec:	cmp	r3, #0
   770f0:	beq	77a94 <fputs@plt+0x66920>
   770f4:	ldr	r3, [sp, #172]	; 0xac
   770f8:	cmp	r3, #0
   770fc:	blt	77114 <fputs@plt+0x65fa0>
   77100:	ldr	r2, [sp, #120]	; 0x78
   77104:	sub	r3, r3, r2
   77108:	mov	r2, #0
   7710c:	ldr	r1, [sp, #128]	; 0x80
   77110:	strb	r2, [r1, r3]
   77114:	ldr	r3, [sp, #176]	; 0xb0
   77118:	cmp	r3, #0
   7711c:	blt	77134 <fputs@plt+0x65fc0>
   77120:	ldr	r2, [sp, #120]	; 0x78
   77124:	sub	r3, r3, r2
   77128:	mov	r2, #0
   7712c:	ldr	r1, [sp, #128]	; 0x80
   77130:	strb	r2, [r1, r3]
   77134:	mov	r3, #0
   77138:	str	r3, [sp, #12]
   7713c:	str	r3, [sp, #8]
   77140:	ldr	r4, [sp, #128]	; 0x80
   77144:	str	r4, [sp, #4]
   77148:	ldr	r5, [sp, #120]	; 0x78
   7714c:	str	r5, [sp]
   77150:	mov	r2, #55	; 0x37
   77154:	mov	r1, r9
   77158:	mov	r0, fp
   7715c:	bl	3bc28 <fputs@plt+0x2aab4>
   77160:	ldr	r3, [sp, #116]	; 0x74
   77164:	sub	r3, r3, r5
   77168:	ldrb	r3, [r4, r3]
   7716c:	cmp	r3, #0
   77170:	bne	7723c <fputs@plt+0x660c8>
   77174:	ldr	r6, [sp, #84]	; 0x54
   77178:	mov	r3, r6
   7717c:	ldr	r2, [sp, #56]	; 0x38
   77180:	ldr	r1, [sp, #96]	; 0x60
   77184:	ldr	r0, [sp, #68]	; 0x44
   77188:	cmp	r0, #0
   7718c:	moveq	r2, r1
   77190:	mov	r1, #76	; 0x4c
   77194:	ldr	r0, [sp, #32]
   77198:	bl	2e4d0 <fputs@plt+0x1d35c>
   7719c:	ldr	r3, [sp, #36]	; 0x24
   771a0:	str	r3, [sp, #100]	; 0x64
   771a4:	ldr	r3, [sp, #88]	; 0x58
   771a8:	cmp	r3, #0
   771ac:	bne	772ac <fputs@plt+0x66138>
   771b0:	ldr	r3, [sp, #108]	; 0x6c
   771b4:	orrs	r3, r3, r8
   771b8:	movne	r3, #1
   771bc:	moveq	r3, #0
   771c0:	ldr	r2, [sp, #52]	; 0x34
   771c4:	cmp	r2, #0
   771c8:	movne	r3, #1
   771cc:	cmp	r3, #0
   771d0:	beq	77378 <fputs@plt+0x66204>
   771d4:	cmp	r8, #0
   771d8:	moveq	r5, #0
   771dc:	bne	772d4 <fputs@plt+0x66160>
   771e0:	ldr	r3, [sp, #264]	; 0x108
   771e4:	str	r3, [sp, #8]
   771e8:	str	r9, [sp, #4]
   771ec:	mov	r3, #3
   771f0:	str	r3, [sp]
   771f4:	mov	r3, #0
   771f8:	mov	r2, sl
   771fc:	ldr	r1, [sp, #108]	; 0x6c
   77200:	mov	r0, fp
   77204:	bl	73e54 <fputs@plt+0x62ce0>
   77208:	orr	r5, r5, r0
   7720c:	ldrsh	r3, [r9, #34]	; 0x22
   77210:	cmp	r3, #0
   77214:	ble	77364 <fputs@plt+0x661f0>
   77218:	ldr	r4, [sp, #36]	; 0x24
   7721c:	str	r6, [sp, #52]	; 0x34
   77220:	ldr	r6, [sp, #144]	; 0x90
   77224:	b	77328 <fputs@plt+0x661b4>
   77228:	ldr	r2, [sp, #136]	; 0x88
   7722c:	mov	r1, #1
   77230:	ldr	r0, [sp, #128]	; 0x80
   77234:	bl	10f40 <memset@plt>
   77238:	b	770e8 <fputs@plt+0x65f74>
   7723c:	ldr	r3, [sp, #80]	; 0x50
   77240:	str	r3, [sp, #4]
   77244:	ldr	r3, [sp, #56]	; 0x38
   77248:	str	r3, [sp]
   7724c:	ldr	r3, [sp, #84]	; 0x54
   77250:	ldr	r2, [sp, #116]	; 0x74
   77254:	mov	r1, #68	; 0x44
   77258:	ldr	r0, [sp, #32]
   7725c:	bl	2de98 <fputs@plt+0x1cd24>
   77260:	b	77174 <fputs@plt+0x66000>
   77264:	ldr	r4, [sp, #96]	; 0x60
   77268:	str	r4, [sp]
   7726c:	ldr	r3, [sp, #84]	; 0x54
   77270:	ldr	r2, [sp, #100]	; 0x64
   77274:	mov	r1, #130	; 0x82
   77278:	ldr	r5, [sp, #32]
   7727c:	mov	r0, r5
   77280:	bl	2dd84 <fputs@plt+0x1cc10>
   77284:	mov	r6, r0
   77288:	str	r4, [sp]
   7728c:	mov	r3, r0
   77290:	ldr	r2, [sp, #116]	; 0x74
   77294:	mov	r1, #70	; 0x46
   77298:	mov	r0, r5
   7729c:	bl	2dd84 <fputs@plt+0x1cc10>
   772a0:	ldr	r3, [sp, #36]	; 0x24
   772a4:	str	r3, [sp, #100]	; 0x64
   772a8:	b	771a4 <fputs@plt+0x66030>
   772ac:	ldr	r4, [sp, #60]	; 0x3c
   772b0:	mov	r2, r4
   772b4:	ldr	r1, [sp, #92]	; 0x5c
   772b8:	mov	r0, fp
   772bc:	bl	5d18c <fputs@plt+0x4c018>
   772c0:	mov	r2, r4
   772c4:	mov	r1, #38	; 0x26
   772c8:	ldr	r0, [sp, #32]
   772cc:	bl	2e44c <fputs@plt+0x1d2d8>
   772d0:	b	771b0 <fputs@plt+0x6603c>
   772d4:	mov	r1, r9
   772d8:	mov	r0, fp
   772dc:	bl	3b52c <fputs@plt+0x2a3b8>
   772e0:	mov	r5, r0
   772e4:	b	771e0 <fputs@plt+0x6606c>
   772e8:	ldr	r3, [r9, #4]
   772ec:	add	r3, r3, r4, lsl #4
   772f0:	ldrb	r3, [r3, #15]
   772f4:	tst	r3, #1
   772f8:	beq	77348 <fputs@plt+0x661d4>
   772fc:	add	r3, r6, r4
   77300:	str	r3, [sp]
   77304:	mov	r3, r4
   77308:	ldr	r2, [sp, #116]	; 0x74
   7730c:	mov	r1, r9
   77310:	ldr	r0, [sp, #32]
   77314:	bl	421d4 <fputs@plt+0x31060>
   77318:	add	r4, r4, #1
   7731c:	ldrsh	r3, [r9, #34]	; 0x22
   77320:	cmp	r3, r4
   77324:	ble	77360 <fputs@plt+0x661ec>
   77328:	cmn	r5, #1
   7732c:	beq	772fc <fputs@plt+0x66188>
   77330:	cmp	r4, #31
   77334:	bgt	772e8 <fputs@plt+0x66174>
   77338:	mov	r3, #1
   7733c:	ands	r3, r5, r3, lsl r4
   77340:	bne	772fc <fputs@plt+0x66188>
   77344:	b	772e8 <fputs@plt+0x66174>
   77348:	add	r3, r6, r4
   7734c:	mov	r2, #0
   77350:	mov	r1, #25
   77354:	ldr	r0, [sp, #32]
   77358:	bl	2e4d0 <fputs@plt+0x1d35c>
   7735c:	b	77318 <fputs@plt+0x661a4>
   77360:	ldr	r6, [sp, #52]	; 0x34
   77364:	ldr	r3, [sp, #88]	; 0x58
   77368:	ldr	r2, [sp, #68]	; 0x44
   7736c:	cmp	r3, #0
   77370:	cmpeq	r2, #0
   77374:	beq	773bc <fputs@plt+0x66248>
   77378:	ldr	r3, [sp, #264]	; 0x108
   7737c:	str	r3, [sp, #8]
   77380:	str	r9, [sp, #4]
   77384:	mov	r3, #1
   77388:	str	r3, [sp]
   7738c:	mov	r2, sl
   77390:	ldr	r1, [sp, #108]	; 0x6c
   77394:	mov	r0, fp
   77398:	bl	73e54 <fputs@plt+0x62ce0>
   7739c:	mov	r5, r0
   773a0:	ldrsh	r3, [r9, #34]	; 0x22
   773a4:	cmp	r3, #0
   773a8:	ble	77494 <fputs@plt+0x66320>
   773ac:	ldr	r4, [sp, #36]	; 0x24
   773b0:	str	r6, [sp, #52]	; 0x34
   773b4:	ldr	r6, [sp, #140]	; 0x8c
   773b8:	b	77434 <fputs@plt+0x662c0>
   773bc:	ldr	r3, [sp, #60]	; 0x3c
   773c0:	ldr	r2, [sp, #96]	; 0x60
   773c4:	mov	r1, #30
   773c8:	ldr	r0, [sp, #32]
   773cc:	bl	2e4d0 <fputs@plt+0x1d35c>
   773d0:	b	77378 <fputs@plt+0x66204>
   773d4:	add	r3, r6, r4
   773d8:	mov	r2, #0
   773dc:	mov	r1, #25
   773e0:	ldr	r0, [sp, #32]
   773e4:	bl	2e4d0 <fputs@plt+0x1d35c>
   773e8:	b	77424 <fputs@plt+0x662b0>
   773ec:	ldr	r1, [sl, #4]
   773f0:	add	r3, r2, r2, lsl #2
   773f4:	add	r2, r6, r4
   773f8:	ldr	r1, [r1, r3, lsl #2]
   773fc:	mov	r0, fp
   77400:	bl	5d18c <fputs@plt+0x4c018>
   77404:	b	77424 <fputs@plt+0x662b0>
   77408:	add	r3, r6, r3
   7740c:	str	r3, [sp]
   77410:	ldr	r3, [sp, #116]	; 0x74
   77414:	mov	r2, r4
   77418:	mov	r1, r9
   7741c:	mov	r0, fp
   77420:	bl	423a8 <fputs@plt+0x31234>
   77424:	add	r4, r4, #1
   77428:	ldrsh	r3, [r9, #34]	; 0x22
   7742c:	cmp	r3, r4
   77430:	ble	77490 <fputs@plt+0x6631c>
   77434:	ldrsh	r3, [r9, #32]
   77438:	cmp	r3, r4
   7743c:	beq	773d4 <fputs@plt+0x66260>
   77440:	mov	r3, r4
   77444:	ldr	r2, [sp, #64]	; 0x40
   77448:	ldr	r2, [r2, r4, lsl #2]
   7744c:	cmp	r2, #0
   77450:	bge	773ec <fputs@plt+0x66278>
   77454:	ldr	r2, [sp, #180]	; 0xb4
   77458:	eor	r2, r2, #1
   7745c:	cmp	r4, #31
   77460:	orrgt	r2, r2, #1
   77464:	tst	r2, #1
   77468:	bne	77408 <fputs@plt+0x66294>
   7746c:	lsr	r2, r5, r4
   77470:	tst	r2, #1
   77474:	bne	77408 <fputs@plt+0x66294>
   77478:	add	r3, r6, r4
   7747c:	mov	r2, #0
   77480:	mov	r1, #25
   77484:	ldr	r0, [sp, #32]
   77488:	bl	2e4d0 <fputs@plt+0x1d35c>
   7748c:	b	77424 <fputs@plt+0x662b0>
   77490:	ldr	r6, [sp, #52]	; 0x34
   77494:	ldr	r3, [sp, #180]	; 0xb4
   77498:	tst	r3, #1
   7749c:	bne	77568 <fputs@plt+0x663f4>
   774a0:	ldr	r3, [sp, #112]	; 0x70
   774a4:	cmp	r3, #0
   774a8:	beq	77668 <fputs@plt+0x664f4>
   774ac:	ldr	r3, [sp, #40]	; 0x28
   774b0:	ldr	r3, [r3, #24]
   774b4:	tst	r3, #128	; 0x80
   774b8:	beq	774c8 <fputs@plt+0x66354>
   774bc:	ldr	r3, [fp, #420]	; 0x1a4
   774c0:	cmp	r3, #0
   774c4:	beq	77914 <fputs@plt+0x667a0>
   774c8:	str	r6, [sp, #16]
   774cc:	ldr	r3, [sp, #264]	; 0x108
   774d0:	str	r3, [sp, #12]
   774d4:	ldr	r3, [sp, #96]	; 0x60
   774d8:	str	r3, [sp, #8]
   774dc:	str	r9, [sp, #4]
   774e0:	mov	r3, #2
   774e4:	str	r3, [sp]
   774e8:	mov	r3, sl
   774ec:	mov	r2, #110	; 0x6e
   774f0:	ldr	r1, [sp, #108]	; 0x6c
   774f4:	mov	r0, fp
   774f8:	bl	746a8 <fputs@plt+0x63534>
   774fc:	ldr	r3, [sp, #76]	; 0x4c
   77500:	cmp	r3, #0
   77504:	bne	77538 <fputs@plt+0x663c4>
   77508:	ldr	r3, [sp, #68]	; 0x44
   7750c:	cmp	r3, #0
   77510:	beq	7792c <fputs@plt+0x667b8>
   77514:	mov	r1, r6
   77518:	ldr	r4, [sp, #32]
   7751c:	mov	r0, r4
   77520:	bl	179c8 <fputs@plt+0x6854>
   77524:	ldr	r3, [sp, #100]	; 0x64
   77528:	ldr	r2, [sp, #72]	; 0x48
   7752c:	mov	r1, #7
   77530:	mov	r0, r4
   77534:	bl	2e4d0 <fputs@plt+0x1d35c>
   77538:	ldr	r1, [sp, #84]	; 0x54
   7753c:	ldr	r0, [sp, #32]
   77540:	bl	179c8 <fputs@plt+0x6854>
   77544:	ldr	r4, [r9, #8]
   77548:	cmp	r4, #0
   7754c:	beq	77970 <fputs@plt+0x667fc>
   77550:	ldr	r5, [sp, #128]	; 0x80
   77554:	mov	r6, r5
   77558:	mov	r7, #0
   7755c:	mov	r8, #61	; 0x3d
   77560:	ldr	r9, [sp, #120]	; 0x78
   77564:	b	77948 <fputs@plt+0x667d4>
   77568:	ldr	r2, [sp, #140]	; 0x8c
   7756c:	mov	r1, r9
   77570:	ldr	r4, [sp, #32]
   77574:	mov	r0, r4
   77578:	bl	2e104 <fputs@plt+0x1cf90>
   7757c:	str	r6, [sp, #16]
   77580:	ldr	r3, [sp, #264]	; 0x108
   77584:	str	r3, [sp, #12]
   77588:	ldr	r3, [sp, #96]	; 0x60
   7758c:	str	r3, [sp, #8]
   77590:	str	r9, [sp, #4]
   77594:	mov	r3, #1
   77598:	str	r3, [sp]
   7759c:	mov	r3, sl
   775a0:	mov	r2, #110	; 0x6e
   775a4:	ldr	r1, [sp, #108]	; 0x6c
   775a8:	mov	r0, fp
   775ac:	bl	746a8 <fputs@plt+0x63534>
   775b0:	ldr	r3, [sp, #68]	; 0x44
   775b4:	cmp	r3, #0
   775b8:	beq	775fc <fputs@plt+0x66488>
   775bc:	ldr	r3, [sp, #80]	; 0x50
   775c0:	str	r3, [sp, #4]
   775c4:	ldr	r3, [sp, #56]	; 0x38
   775c8:	str	r3, [sp]
   775cc:	mov	r3, r6
   775d0:	ldr	r2, [sp, #116]	; 0x74
   775d4:	mov	r1, #68	; 0x44
   775d8:	mov	r0, r4
   775dc:	bl	2de98 <fputs@plt+0x1cd24>
   775e0:	ldrsh	r3, [r9, #34]	; 0x22
   775e4:	cmp	r3, #0
   775e8:	ble	774a0 <fputs@plt+0x6632c>
   775ec:	ldr	r3, [sp, #64]	; 0x40
   775f0:	sub	r5, r3, #4
   775f4:	ldr	r4, [sp, #36]	; 0x24
   775f8:	b	7762c <fputs@plt+0x664b8>
   775fc:	ldr	r3, [sp, #96]	; 0x60
   77600:	str	r3, [sp]
   77604:	mov	r3, r6
   77608:	ldr	r2, [sp, #116]	; 0x74
   7760c:	mov	r1, #70	; 0x46
   77610:	ldr	r0, [sp, #32]
   77614:	bl	2dd84 <fputs@plt+0x1cc10>
   77618:	b	775e0 <fputs@plt+0x6646c>
   7761c:	add	r4, r4, #1
   77620:	ldrsh	r3, [r9, #34]	; 0x22
   77624:	cmp	r3, r4
   77628:	ble	774a0 <fputs@plt+0x6632c>
   7762c:	ldr	r3, [r5, #4]!
   77630:	cmp	r3, #0
   77634:	bge	7761c <fputs@plt+0x664a8>
   77638:	ldrsh	r3, [r9, #32]
   7763c:	cmp	r3, r4
   77640:	beq	7761c <fputs@plt+0x664a8>
   77644:	ldr	r3, [sp, #140]	; 0x8c
   77648:	add	r3, r3, r4
   7764c:	str	r3, [sp]
   77650:	mov	r3, r4
   77654:	ldr	r2, [sp, #116]	; 0x74
   77658:	mov	r1, r9
   7765c:	ldr	r0, [sp, #32]
   77660:	bl	421d4 <fputs@plt+0x31060>
   77664:	b	7761c <fputs@plt+0x664a8>
   77668:	str	r3, [sp, #164]	; 0xa4
   7766c:	ldr	r3, [sp, #64]	; 0x40
   77670:	str	r3, [sp, #28]
   77674:	add	r3, sp, #164	; 0xa4
   77678:	str	r3, [sp, #24]
   7767c:	str	r6, [sp, #20]
   77680:	ldr	r3, [sp, #264]	; 0x108
   77684:	uxtb	r3, r3
   77688:	str	r3, [sp, #16]
   7768c:	str	r7, [sp, #12]
   77690:	ldr	r3, [sp, #96]	; 0x60
   77694:	str	r3, [sp, #8]
   77698:	ldr	r3, [sp, #60]	; 0x3c
   7769c:	str	r3, [sp, #4]
   776a0:	ldr	r3, [sp, #124]	; 0x7c
   776a4:	str	r3, [sp]
   776a8:	ldr	r3, [sp, #116]	; 0x74
   776ac:	ldr	r2, [sp, #132]	; 0x84
   776b0:	mov	r1, r9
   776b4:	mov	r0, fp
   776b8:	bl	75590 <fputs@plt+0x6441c>
   776bc:	cmp	r8, #0
   776c0:	bne	777bc <fputs@plt+0x66648>
   776c4:	adds	r5, r7, #0
   776c8:	movne	r5, #1
   776cc:	ldr	r4, [sp, #164]	; 0xa4
   776d0:	cmp	r4, #0
   776d4:	moveq	r4, r5
   776d8:	movne	r4, #1
   776dc:	cmp	r4, #0
   776e0:	beq	77894 <fputs@plt+0x66720>
   776e4:	ldr	r3, [sp, #68]	; 0x44
   776e8:	cmp	r3, #0
   776ec:	beq	77824 <fputs@plt+0x666b0>
   776f0:	ldr	r3, [sp, #80]	; 0x50
   776f4:	str	r3, [sp, #4]
   776f8:	ldr	r3, [sp, #56]	; 0x38
   776fc:	str	r3, [sp]
   77700:	mov	r3, #0
   77704:	ldr	r4, [sp, #116]	; 0x74
   77708:	mov	r2, r4
   7770c:	mov	r1, #68	; 0x44
   77710:	ldr	r0, [sp, #32]
   77714:	bl	2de98 <fputs@plt+0x1cd24>
   77718:	str	r0, [sp, #36]	; 0x24
   7771c:	mvn	r3, #0
   77720:	str	r3, [sp, #4]
   77724:	ldr	r3, [sp, #132]	; 0x84
   77728:	str	r3, [sp]
   7772c:	ldr	r3, [sp, #124]	; 0x7c
   77730:	mov	r2, r4
   77734:	mov	r1, r9
   77738:	mov	r0, fp
   7773c:	bl	5f5d4 <fputs@plt+0x4e460>
   77740:	mov	r4, r5
   77744:	mov	r3, #0
   77748:	ldr	r2, [sp, #116]	; 0x74
   7774c:	mov	r1, #95	; 0x5f
   77750:	ldr	r0, [sp, #32]
   77754:	bl	2e4d0 <fputs@plt+0x1d35c>
   77758:	ldr	r3, [sp, #164]	; 0xa4
   7775c:	cmp	r3, #0
   77760:	orrne	r4, r4, #1
   77764:	tst	r4, #255	; 0xff
   77768:	beq	77778 <fputs@plt+0x66604>
   7776c:	ldr	r1, [sp, #36]	; 0x24
   77770:	ldr	r0, [sp, #32]
   77774:	bl	17a4c <fputs@plt+0x68d8>
   77778:	cmp	r8, #0
   7777c:	bne	7789c <fputs@plt+0x66728>
   77780:	mov	r3, #0
   77784:	str	r3, [sp, #16]
   77788:	str	r3, [sp, #12]
   7778c:	mov	r3, #1
   77790:	str	r3, [sp, #8]
   77794:	ldr	r3, [sp, #132]	; 0x84
   77798:	str	r3, [sp, #4]
   7779c:	ldr	r3, [sp, #60]	; 0x3c
   777a0:	str	r3, [sp]
   777a4:	ldr	r3, [sp, #124]	; 0x7c
   777a8:	ldr	r2, [sp, #116]	; 0x74
   777ac:	mov	r1, r9
   777b0:	mov	r0, fp
   777b4:	bl	2f0bc <fputs@plt+0x1df48>
   777b8:	b	774ac <fputs@plt+0x66338>
   777bc:	str	r7, [sp, #4]
   777c0:	ldr	r3, [sp, #64]	; 0x40
   777c4:	str	r3, [sp]
   777c8:	mov	r3, #0
   777cc:	ldr	r2, [sp, #96]	; 0x60
   777d0:	mov	r1, r9
   777d4:	mov	r0, fp
   777d8:	bl	71720 <fputs@plt+0x605ac>
   777dc:	adds	r5, r7, #0
   777e0:	movne	r5, #1
   777e4:	ldr	r4, [sp, #164]	; 0xa4
   777e8:	cmp	r4, #0
   777ec:	moveq	r4, r5
   777f0:	movne	r4, #1
   777f4:	cmp	r4, #0
   777f8:	bne	776e4 <fputs@plt+0x66570>
   777fc:	mvn	r3, #0
   77800:	str	r3, [sp, #4]
   77804:	ldr	r3, [sp, #132]	; 0x84
   77808:	str	r3, [sp]
   7780c:	ldr	r3, [sp, #124]	; 0x7c
   77810:	ldr	r2, [sp, #116]	; 0x74
   77814:	mov	r1, r9
   77818:	mov	r0, fp
   7781c:	bl	5f5d4 <fputs@plt+0x4e460>
   77820:	b	77744 <fputs@plt+0x665d0>
   77824:	ldr	r3, [sp, #96]	; 0x60
   77828:	str	r3, [sp]
   7782c:	mov	r3, #0
   77830:	ldr	r2, [sp, #116]	; 0x74
   77834:	mov	r1, #70	; 0x46
   77838:	ldr	r0, [sp, #32]
   7783c:	bl	2dd84 <fputs@plt+0x1cc10>
   77840:	str	r0, [sp, #36]	; 0x24
   77844:	mov	r4, r5
   77848:	mvn	r3, #0
   7784c:	str	r3, [sp, #4]
   77850:	ldr	r3, [sp, #132]	; 0x84
   77854:	str	r3, [sp]
   77858:	ldr	r3, [sp, #124]	; 0x7c
   7785c:	ldr	r2, [sp, #116]	; 0x74
   77860:	mov	r1, r9
   77864:	mov	r0, fp
   77868:	bl	5f5d4 <fputs@plt+0x4e460>
   7786c:	ldr	r3, [sp, #68]	; 0x44
   77870:	orrs	r3, r3, r8
   77874:	moveq	r3, r4
   77878:	orrne	r3, r4, #1
   7787c:	tst	r3, #255	; 0xff
   77880:	bne	77744 <fputs@plt+0x665d0>
   77884:	ldr	r3, [sp, #164]	; 0xa4
   77888:	cmp	r3, #0
   7788c:	bne	7776c <fputs@plt+0x665f8>
   77890:	b	77780 <fputs@plt+0x6660c>
   77894:	str	r8, [sp, #36]	; 0x24
   77898:	b	77848 <fputs@plt+0x666d4>
   7789c:	str	r7, [sp, #4]
   778a0:	ldr	r4, [sp, #64]	; 0x40
   778a4:	str	r4, [sp]
   778a8:	ldr	r5, [sp, #60]	; 0x3c
   778ac:	mov	r3, r5
   778b0:	mov	r2, #0
   778b4:	mov	r1, r9
   778b8:	mov	r0, fp
   778bc:	bl	71720 <fputs@plt+0x605ac>
   778c0:	mov	r3, #0
   778c4:	str	r3, [sp, #16]
   778c8:	str	r3, [sp, #12]
   778cc:	mov	r3, #1
   778d0:	str	r3, [sp, #8]
   778d4:	ldr	r3, [sp, #132]	; 0x84
   778d8:	str	r3, [sp, #4]
   778dc:	str	r5, [sp]
   778e0:	ldr	r3, [sp, #124]	; 0x7c
   778e4:	ldr	r2, [sp, #116]	; 0x74
   778e8:	mov	r1, r9
   778ec:	mov	r0, fp
   778f0:	bl	2f0bc <fputs@plt+0x1df48>
   778f4:	str	r7, [sp, #4]
   778f8:	str	r4, [sp]
   778fc:	ldr	r3, [sp, #96]	; 0x60
   77900:	mov	r2, sl
   77904:	mov	r1, r9
   77908:	mov	r0, fp
   7790c:	bl	73fd0 <fputs@plt+0x62e5c>
   77910:	b	774ac <fputs@plt+0x66338>
   77914:	mov	r3, #1
   77918:	ldr	r2, [sp, #104]	; 0x68
   7791c:	mov	r1, #37	; 0x25
   77920:	ldr	r0, [sp, #32]
   77924:	bl	2e4d0 <fputs@plt+0x1d35c>
   77928:	b	774c8 <fputs@plt+0x66354>
   7792c:	mov	r1, r6
   77930:	ldr	r0, [sp, #32]
   77934:	bl	2e718 <fputs@plt+0x1d5a4>
   77938:	b	77538 <fputs@plt+0x663c4>
   7793c:	ldr	r4, [r4, #20]
   77940:	cmp	r4, #0
   77944:	beq	77970 <fputs@plt+0x667fc>
   77948:	ldrb	r3, [r5, #1]!
   7794c:	cmp	r3, #0
   77950:	beq	7793c <fputs@plt+0x667c8>
   77954:	add	r2, r9, r5
   77958:	mov	r3, r7
   7795c:	sub	r2, r2, r6
   77960:	mov	r1, r8
   77964:	ldr	r0, [sp, #32]
   77968:	bl	2e4d0 <fputs@plt+0x1d35c>
   7796c:	b	7793c <fputs@plt+0x667c8>
   77970:	ldr	r3, [sp, #124]	; 0x7c
   77974:	ldr	r2, [sp, #116]	; 0x74
   77978:	cmp	r3, r2
   7797c:	bgt	779a0 <fputs@plt+0x6682c>
   77980:	ldrb	r3, [fp, #18]
   77984:	cmp	r3, #0
   77988:	bne	779bc <fputs@plt+0x66848>
   7798c:	ldr	r3, [fp, #420]	; 0x1a4
   77990:	cmp	r3, #0
   77994:	beq	779b4 <fputs@plt+0x66840>
   77998:	ldr	r9, [sp, #64]	; 0x40
   7799c:	b	762c8 <fputs@plt+0x65154>
   779a0:	mov	r3, #0
   779a4:	mov	r1, #61	; 0x3d
   779a8:	ldr	r0, [sp, #32]
   779ac:	bl	2e4d0 <fputs@plt+0x1d35c>
   779b0:	b	77980 <fputs@plt+0x6680c>
   779b4:	mov	r0, fp
   779b8:	bl	3bc04 <fputs@plt+0x2aa90>
   779bc:	ldr	r3, [sp, #40]	; 0x28
   779c0:	ldr	r3, [r3, #24]
   779c4:	tst	r3, #128	; 0x80
   779c8:	beq	77a5c <fputs@plt+0x668e8>
   779cc:	ldr	r3, [fp, #420]	; 0x1a4
   779d0:	cmp	r3, #0
   779d4:	ldrne	r9, [sp, #64]	; 0x40
   779d8:	bne	762c8 <fputs@plt+0x65154>
   779dc:	ldrb	r3, [fp, #18]
   779e0:	cmp	r3, #0
   779e4:	ldrne	r9, [sp, #64]	; 0x40
   779e8:	bne	762c8 <fputs@plt+0x65154>
   779ec:	mov	r3, #1
   779f0:	ldr	r2, [sp, #104]	; 0x68
   779f4:	mov	r1, #33	; 0x21
   779f8:	ldr	r4, [sp, #32]
   779fc:	mov	r0, r4
   77a00:	bl	2e4d0 <fputs@plt+0x1d35c>
   77a04:	mov	r1, #1
   77a08:	mov	r0, r4
   77a0c:	bl	23478 <fputs@plt+0x12304>
   77a10:	mov	r1, #0
   77a14:	str	r1, [sp]
   77a18:	movw	r3, #57364	; 0xe014
   77a1c:	movt	r3, #8
   77a20:	mov	r2, r1
   77a24:	mov	r0, r4
   77a28:	bl	2d140 <fputs@plt+0x1bfcc>
   77a2c:	ldr	r9, [sp, #64]	; 0x40
   77a30:	b	762c8 <fputs@plt+0x65154>
   77a34:	ldr	r9, [sp, #64]	; 0x40
   77a38:	b	762c8 <fputs@plt+0x65154>
   77a3c:	ldr	r9, [sp, #64]	; 0x40
   77a40:	b	762c8 <fputs@plt+0x65154>
   77a44:	ldr	r9, [sp, #64]	; 0x40
   77a48:	b	762c8 <fputs@plt+0x65154>
   77a4c:	ldr	r9, [sp, #64]	; 0x40
   77a50:	b	762c8 <fputs@plt+0x65154>
   77a54:	ldr	r9, [sp, #64]	; 0x40
   77a58:	b	762c8 <fputs@plt+0x65154>
   77a5c:	ldr	r9, [sp, #64]	; 0x40
   77a60:	b	762c8 <fputs@plt+0x65154>
   77a64:	mov	r1, #2
   77a68:	ldr	r0, [sp, #32]
   77a6c:	bl	179f4 <fputs@plt+0x6880>
   77a70:	mov	r0, fp
   77a74:	bl	19808 <fputs@plt+0x8694>
   77a78:	b	76e84 <fputs@plt+0x65d10>
   77a7c:	mov	r1, #2
   77a80:	ldr	r0, [sp, #32]
   77a84:	bl	179f4 <fputs@plt+0x6880>
   77a88:	mov	r0, fp
   77a8c:	bl	19808 <fputs@plt+0x8694>
   77a90:	b	76d64 <fputs@plt+0x65bf0>
   77a94:	mov	r3, #0
   77a98:	str	r3, [sp, #12]
   77a9c:	str	r3, [sp, #8]
   77aa0:	ldr	r2, [sp, #128]	; 0x80
   77aa4:	str	r2, [sp, #4]
   77aa8:	ldr	r2, [sp, #120]	; 0x78
   77aac:	str	r2, [sp]
   77ab0:	mov	r2, #55	; 0x37
   77ab4:	mov	r1, r9
   77ab8:	mov	r0, fp
   77abc:	bl	3bc28 <fputs@plt+0x2aab4>
   77ac0:	b	76ab8 <fputs@plt+0x65944>
   77ac4:	ldr	r3, [sp, #64]	; 0x40
   77ac8:	ldr	r2, [sp, #36]	; 0x24
   77acc:	str	fp, [r3, r2, lsl #2]
   77ad0:	ldrsh	r3, [r8, #34]	; 0x22
   77ad4:	cmp	r3, r4
   77ad8:	bgt	7659c <fputs@plt+0x65428>
   77adc:	b	76678 <fputs@plt+0x65504>
   77ae0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   77ae4:	strd	r6, [sp, #8]
   77ae8:	strd	r8, [sp, #16]
   77aec:	strd	sl, [sp, #24]
   77af0:	str	lr, [sp, #32]
   77af4:	sub	sp, sp, #52	; 0x34
   77af8:	mov	r9, r0
   77afc:	str	r1, [sp, #32]
   77b00:	str	r2, [sp, #28]
   77b04:	str	r3, [sp, #12]
   77b08:	mov	r3, #0
   77b0c:	str	r3, [sp, #44]	; 0x2c
   77b10:	ldr	r2, [sp, #100]	; 0x64
   77b14:	str	r3, [r2]
   77b18:	mov	r2, #28
   77b1c:	mov	r3, #0
   77b20:	bl	1d294 <fputs@plt+0xc120>
   77b24:	subs	fp, r0, #0
   77b28:	beq	78010 <fputs@plt+0x66e9c>
   77b2c:	mov	r2, #544	; 0x220
   77b30:	mov	r3, #0
   77b34:	mov	r0, r9
   77b38:	bl	13f58 <fputs@plt+0x2de4>
   77b3c:	subs	r3, r0, #0
   77b40:	str	r3, [sp, #16]
   77b44:	beq	77fe0 <fputs@plt+0x66e6c>
   77b48:	ldr	r3, [sp, #96]	; 0x60
   77b4c:	adds	r3, r3, #0
   77b50:	movne	r3, #1
   77b54:	str	r3, [sp, #24]
   77b58:	mov	r3, #0
   77b5c:	str	r3, [sp, #36]	; 0x24
   77b60:	str	r3, [sp, #20]
   77b64:	movw	r6, #61072	; 0xee90
   77b68:	movt	r6, #8
   77b6c:	b	77cec <fputs@plt+0x66b78>
   77b70:	ldr	r2, [sp, #28]
   77b74:	movw	r1, #57392	; 0xe030
   77b78:	movt	r1, #8
   77b7c:	ldr	r0, [sp, #16]
   77b80:	bl	3907c <fputs@plt+0x27f08>
   77b84:	ldr	r4, [sp, #16]
   77b88:	ldr	r3, [r4, #4]
   77b8c:	cmp	r3, #0
   77b90:	moveq	r4, #1
   77b94:	beq	77dbc <fputs@plt+0x66c48>
   77b98:	ldr	r1, [sp, #44]	; 0x2c
   77b9c:	mov	r0, r9
   77ba0:	bl	214f4 <fputs@plt+0x10380>
   77ba4:	ldr	r3, [r4, #4]
   77ba8:	str	r3, [sp, #44]	; 0x2c
   77bac:	mov	r3, #0
   77bb0:	str	r3, [r4, #4]
   77bb4:	mov	r4, #1
   77bb8:	b	77dbc <fputs@plt+0x66c48>
   77bbc:	ldr	r2, [sp, #28]
   77bc0:	movw	r1, #57424	; 0xe050
   77bc4:	movt	r1, #8
   77bc8:	ldr	r0, [sp, #16]
   77bcc:	bl	3907c <fputs@plt+0x27f08>
   77bd0:	b	77b84 <fputs@plt+0x66a10>
   77bd4:	ldr	r2, [sp, #28]
   77bd8:	movw	r1, #57460	; 0xe074
   77bdc:	movt	r1, #8
   77be0:	ldr	r0, [sp, #16]
   77be4:	bl	3907c <fputs@plt+0x27f08>
   77be8:	b	77b84 <fputs@plt+0x66a10>
   77bec:	cmp	r7, r4
   77bf0:	beq	77d94 <fputs@plt+0x66c20>
   77bf4:	ldr	r3, [sp, #96]	; 0x60
   77bf8:	cmp	r3, #0
   77bfc:	bne	77e48 <fputs@plt+0x66cd4>
   77c00:	ldr	r0, [sp, #16]
   77c04:	bl	1d30c <fputs@plt+0xc198>
   77c08:	mov	r5, r0
   77c0c:	str	r0, [fp, #20]
   77c10:	cmp	r0, #0
   77c14:	beq	77c8c <fputs@plt+0x66b18>
   77c18:	ldr	r7, [sl, #64]	; 0x40
   77c1c:	mov	r1, r7
   77c20:	mov	r0, r9
   77c24:	bl	1a280 <fputs@plt+0x910c>
   77c28:	mov	r8, r0
   77c2c:	ldr	r3, [r7, #4]
   77c30:	str	r3, [sp, #4]
   77c34:	ldr	r3, [r7]
   77c38:	str	r3, [sp]
   77c3c:	ldr	r3, [sp, #24]
   77c40:	mov	r2, r0
   77c44:	mov	r1, #2
   77c48:	mov	r0, r5
   77c4c:	bl	2de98 <fputs@plt+0x1cd24>
   77c50:	mov	r1, #1
   77c54:	mov	r0, r5
   77c58:	bl	179f4 <fputs@plt+0x6880>
   77c5c:	mov	r3, #0
   77c60:	ldr	r2, [pc, #960]	; 78028 <fputs@plt+0x66eb4>
   77c64:	mov	r1, #9
   77c68:	mov	r0, r5
   77c6c:	bl	2f300 <fputs@plt+0x1e18c>
   77c70:	mov	r7, r0
   77c74:	mov	r1, r8
   77c78:	mov	r0, r5
   77c7c:	bl	17a7c <fputs@plt+0x6908>
   77c80:	ldrb	r3, [r9, #69]	; 0x45
   77c84:	cmp	r3, #0
   77c88:	beq	77f44 <fputs@plt+0x66dd0>
   77c8c:	ldr	r3, [sp, #24]
   77c90:	str	r3, [fp]
   77c94:	str	r4, [fp, #12]
   77c98:	str	r9, [fp, #24]
   77c9c:	ldrb	r3, [r9, #69]	; 0x45
   77ca0:	cmp	r3, #0
   77ca4:	bne	78000 <fputs@plt+0x66e8c>
   77ca8:	ldrd	r2, [sp, #88]	; 0x58
   77cac:	mov	r1, #1
   77cb0:	ldr	r0, [fp, #20]
   77cb4:	bl	36610 <fputs@plt+0x2549c>
   77cb8:	add	r3, sp, #44	; 0x2c
   77cbc:	str	r3, [sp]
   77cc0:	ldrd	r2, [sp, #88]	; 0x58
   77cc4:	mov	r0, fp
   77cc8:	bl	6f258 <fputs@plt+0x5e0e4>
   77ccc:	ldr	r3, [sp, #20]
   77cd0:	add	r3, r3, #1
   77cd4:	str	r3, [sp, #20]
   77cd8:	mov	r2, #17
   77cdc:	str	r2, [sp, #36]	; 0x24
   77ce0:	cmp	r3, #49	; 0x31
   77ce4:	cmple	r0, r2
   77ce8:	bne	77fd4 <fputs@plt+0x66e60>
   77cec:	mov	r2, #544	; 0x220
   77cf0:	mov	r1, #0
   77cf4:	ldr	r4, [sp, #16]
   77cf8:	mov	r0, r4
   77cfc:	bl	10f40 <memset@plt>
   77d00:	str	r9, [r4]
   77d04:	ldr	r1, [sp, #44]	; 0x2c
   77d08:	mov	r0, r9
   77d0c:	bl	214f4 <fputs@plt+0x10380>
   77d10:	mov	r3, #0
   77d14:	str	r3, [sp, #44]	; 0x2c
   77d18:	mov	r0, r9
   77d1c:	bl	170b0 <fputs@plt+0x5f3c>
   77d20:	ldr	r3, [sp, #32]
   77d24:	ldr	r2, [sp, #28]
   77d28:	mov	r1, #0
   77d2c:	mov	r0, r4
   77d30:	bl	703a8 <fputs@plt+0x5f234>
   77d34:	subs	sl, r0, #0
   77d38:	beq	77b84 <fputs@plt+0x66a10>
   77d3c:	ldrb	r3, [sl, #42]	; 0x2a
   77d40:	tst	r3, #16
   77d44:	bne	77b70 <fputs@plt+0x669fc>
   77d48:	tst	r3, #32
   77d4c:	bne	77bbc <fputs@plt+0x66a48>
   77d50:	ldr	r5, [sl, #12]
   77d54:	cmp	r5, #0
   77d58:	bne	77bd4 <fputs@plt+0x66a60>
   77d5c:	ldrsh	r7, [sl, #34]	; 0x22
   77d60:	cmp	r7, #0
   77d64:	movle	r4, #0
   77d68:	ble	77bec <fputs@plt+0x66a78>
   77d6c:	ldr	r8, [sl, #4]
   77d70:	mov	r4, #0
   77d74:	ldr	r1, [sp, #12]
   77d78:	ldr	r0, [r8, r4, lsl #4]
   77d7c:	bl	14234 <fputs@plt+0x30c0>
   77d80:	cmp	r0, #0
   77d84:	beq	77bec <fputs@plt+0x66a78>
   77d88:	add	r4, r4, #1
   77d8c:	cmp	r4, r7
   77d90:	bne	77d74 <fputs@plt+0x66c00>
   77d94:	ldr	r1, [sp, #44]	; 0x2c
   77d98:	mov	r0, r9
   77d9c:	bl	214f4 <fputs@plt+0x10380>
   77da0:	ldr	r2, [sp, #12]
   77da4:	movw	r1, #57484	; 0xe08c
   77da8:	movt	r1, #8
   77dac:	mov	r0, r9
   77db0:	bl	41d60 <fputs@plt+0x30bec>
   77db4:	str	r0, [sp, #44]	; 0x2c
   77db8:	mov	r4, #1
   77dbc:	ldr	r0, [fp, #20]
   77dc0:	cmp	r0, #0
   77dc4:	beq	77dcc <fputs@plt+0x66c58>
   77dc8:	bl	544ec <fputs@plt+0x43378>
   77dcc:	mov	r1, fp
   77dd0:	mov	r0, r9
   77dd4:	bl	214f4 <fputs@plt+0x10380>
   77dd8:	ldr	r1, [sp, #44]	; 0x2c
   77ddc:	movw	r2, #48244	; 0xbc74
   77de0:	movt	r2, #8
   77de4:	cmp	r1, #0
   77de8:	mov	r3, r1
   77dec:	moveq	r2, r1
   77df0:	mov	r1, r4
   77df4:	mov	r0, r9
   77df8:	bl	38bd4 <fputs@plt+0x27a60>
   77dfc:	ldr	r1, [sp, #44]	; 0x2c
   77e00:	mov	r0, r9
   77e04:	bl	214f4 <fputs@plt+0x10380>
   77e08:	ldr	r5, [sp, #16]
   77e0c:	mov	r0, r5
   77e10:	bl	25d90 <fputs@plt+0x14c1c>
   77e14:	mov	r1, r5
   77e18:	mov	r0, r9
   77e1c:	bl	214f4 <fputs@plt+0x10380>
   77e20:	mov	r1, r4
   77e24:	mov	r0, r9
   77e28:	bl	23750 <fputs@plt+0x125dc>
   77e2c:	add	sp, sp, #52	; 0x34
   77e30:	ldrd	r4, [sp]
   77e34:	ldrd	r6, [sp, #8]
   77e38:	ldrd	r8, [sp, #16]
   77e3c:	ldrd	sl, [sp, #24]
   77e40:	add	sp, sp, #32
   77e44:	pop	{pc}		; (ldr pc, [sp], #4)
   77e48:	ldr	r3, [r9, #24]
   77e4c:	tst	r3, #524288	; 0x80000
   77e50:	bne	77e64 <fputs@plt+0x66cf0>
   77e54:	ldr	r0, [sl, #8]
   77e58:	cmp	r0, #0
   77e5c:	bne	77f04 <fputs@plt+0x66d90>
   77e60:	b	77c00 <fputs@plt+0x66a8c>
   77e64:	ldr	lr, [sl, #16]
   77e68:	cmp	lr, #0
   77e6c:	beq	77e54 <fputs@plt+0x66ce0>
   77e70:	movw	ip, #57380	; 0xe024
   77e74:	movt	ip, #8
   77e78:	b	77ea0 <fputs@plt+0x66d2c>
   77e7c:	ldr	r2, [r0, r3, lsl #3]
   77e80:	cmp	r2, r4
   77e84:	moveq	r5, ip
   77e88:	add	r3, r3, #1
   77e8c:	cmp	r3, r1
   77e90:	bne	77e7c <fputs@plt+0x66d08>
   77e94:	ldr	lr, [lr, #4]
   77e98:	cmp	lr, #0
   77e9c:	beq	77eb8 <fputs@plt+0x66d44>
   77ea0:	ldr	r1, [lr, #20]
   77ea4:	cmp	r1, #0
   77ea8:	movgt	r3, #0
   77eac:	addgt	r0, lr, #36	; 0x24
   77eb0:	bgt	77e7c <fputs@plt+0x66d08>
   77eb4:	b	77e94 <fputs@plt+0x66d20>
   77eb8:	ldr	r0, [sl, #8]
   77ebc:	cmp	r0, #0
   77ec0:	bne	77f04 <fputs@plt+0x66d90>
   77ec4:	cmp	r5, #0
   77ec8:	beq	77c00 <fputs@plt+0x66a8c>
   77ecc:	ldr	r1, [sp, #44]	; 0x2c
   77ed0:	mov	r0, r9
   77ed4:	bl	214f4 <fputs@plt+0x10380>
   77ed8:	mov	r2, r5
   77edc:	movw	r1, #57508	; 0xe0a4
   77ee0:	movt	r1, #8
   77ee4:	mov	r0, r9
   77ee8:	bl	41d60 <fputs@plt+0x30bec>
   77eec:	str	r0, [sp, #44]	; 0x2c
   77ef0:	mov	r4, #1
   77ef4:	b	77dbc <fputs@plt+0x66c48>
   77ef8:	ldr	r0, [r0, #20]
   77efc:	cmp	r0, #0
   77f00:	beq	77ec4 <fputs@plt+0x66d50>
   77f04:	ldrh	r1, [r0, #50]	; 0x32
   77f08:	cmp	r1, #0
   77f0c:	beq	77ef8 <fputs@plt+0x66d84>
   77f10:	ldr	r2, [r0, #4]
   77f14:	sub	r2, r2, #2
   77f18:	add	r1, r2, r1, lsl #1
   77f1c:	ldrsh	r3, [r2, #2]!
   77f20:	cmn	r3, #2
   77f24:	cmpne	r3, r4
   77f28:	moveq	r3, #1
   77f2c:	movne	r3, #0
   77f30:	cmp	r3, #0
   77f34:	movne	r5, r6
   77f38:	cmp	r2, r1
   77f3c:	bne	77f1c <fputs@plt+0x66da8>
   77f40:	b	77ef8 <fputs@plt+0x66d84>
   77f44:	str	r8, [r7, #4]
   77f48:	ldr	r3, [sl, #28]
   77f4c:	str	r3, [r7, #8]
   77f50:	ldr	r3, [sp, #24]
   77f54:	str	r3, [r7, #12]
   77f58:	mov	r3, #0
   77f5c:	ldr	r2, [sl]
   77f60:	mov	r1, #1
   77f64:	mov	r0, r5
   77f68:	bl	25534 <fputs@plt+0x143c0>
   77f6c:	ldrb	r3, [r9, #69]	; 0x45
   77f70:	cmp	r3, #0
   77f74:	bne	77c8c <fputs@plt+0x66b18>
   77f78:	ldr	r3, [sp, #96]	; 0x60
   77f7c:	cmp	r3, #0
   77f80:	movne	r3, #55	; 0x37
   77f84:	strbne	r3, [r7, #20]
   77f88:	ldr	r3, [sl, #28]
   77f8c:	str	r3, [r7, #28]
   77f90:	str	r8, [r7, #32]
   77f94:	mvn	r3, #13
   77f98:	strb	r3, [r7, #21]
   77f9c:	ldrsh	r3, [sl, #34]	; 0x22
   77fa0:	add	r3, r3, #1
   77fa4:	str	r3, [r7, #36]	; 0x24
   77fa8:	ldrsh	r3, [sl, #34]	; 0x22
   77fac:	str	r3, [r7, #88]	; 0x58
   77fb0:	ldr	r1, [sp, #16]
   77fb4:	add	r2, r1, #444	; 0x1bc
   77fb8:	mov	r3, #1
   77fbc:	strh	r3, [r2]
   77fc0:	str	r3, [r1, #76]	; 0x4c
   77fc4:	str	r3, [r1, #72]	; 0x48
   77fc8:	mov	r0, r5
   77fcc:	bl	2175c <fputs@plt+0x105e8>
   77fd0:	b	77c8c <fputs@plt+0x66b18>
   77fd4:	mov	r4, r0
   77fd8:	cmp	r0, #0
   77fdc:	bne	77dbc <fputs@plt+0x66c48>
   77fe0:	ldrb	r3, [r9, #69]	; 0x45
   77fe4:	cmp	r3, #0
   77fe8:	movne	r4, #0
   77fec:	bne	77dbc <fputs@plt+0x66c48>
   77ff0:	ldr	r3, [sp, #100]	; 0x64
   77ff4:	str	fp, [r3]
   77ff8:	mov	r4, #0
   77ffc:	b	77dd8 <fputs@plt+0x66c64>
   78000:	ldr	r4, [sp, #36]	; 0x24
   78004:	b	77dbc <fputs@plt+0x66c48>
   78008:	str	fp, [sp, #16]
   7800c:	b	77ff0 <fputs@plt+0x66e7c>
   78010:	ldrb	r3, [r9, #69]	; 0x45
   78014:	cmp	r3, #0
   78018:	beq	78008 <fputs@plt+0x66e94>
   7801c:	str	fp, [sp, #16]
   78020:	mov	r4, #0
   78024:	b	77dcc <fputs@plt+0x66c58>
   78028:	andeq	r9, r8, r8, asr #6
   7802c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   78030:	strd	r6, [sp, #8]
   78034:	strd	r8, [sp, #16]
   78038:	strd	sl, [sp, #24]
   7803c:	str	lr, [sp, #32]
   78040:	sub	sp, sp, #156	; 0x9c
   78044:	mov	sl, r0
   78048:	mov	r4, r1
   7804c:	mov	r5, r2
   78050:	mov	r6, r3
   78054:	ldr	fp, [r0]
   78058:	bl	2de28 <fputs@plt+0x1ccb4>
   7805c:	subs	r9, r0, #0
   78060:	beq	7814c <fputs@plt+0x66fd8>
   78064:	ldrb	r3, [r9, #89]	; 0x59
   78068:	orr	r3, r3, #8
   7806c:	strb	r3, [r9, #89]	; 0x59
   78070:	mov	r3, #2
   78074:	str	r3, [sl, #76]	; 0x4c
   78078:	add	r3, sp, #148	; 0x94
   7807c:	mov	r2, r5
   78080:	mov	r1, r4
   78084:	mov	r0, sl
   78088:	bl	392dc <fputs@plt+0x28168>
   7808c:	subs	r3, r0, #0
   78090:	str	r3, [sp, #40]	; 0x28
   78094:	blt	7814c <fputs@plt+0x66fd8>
   78098:	ldr	r4, [fp, #16]
   7809c:	cmp	r3, #1
   780a0:	beq	78168 <fputs@plt+0x66ff4>
   780a4:	ldr	r1, [sp, #148]	; 0x94
   780a8:	mov	r0, fp
   780ac:	bl	1e2a8 <fputs@plt+0xd134>
   780b0:	subs	r3, r0, #0
   780b4:	str	r3, [sp, #32]
   780b8:	beq	7814c <fputs@plt+0x66fd8>
   780bc:	ldr	r3, [sp, #192]	; 0xc0
   780c0:	cmp	r3, #0
   780c4:	beq	7817c <fputs@plt+0x67008>
   780c8:	mov	r2, r6
   780cc:	movw	r1, #57572	; 0xe0e4
   780d0:	movt	r1, #8
   780d4:	mov	r0, fp
   780d8:	bl	41d60 <fputs@plt+0x30bec>
   780dc:	str	r0, [sp, #36]	; 0x24
   780e0:	ldr	r2, [sp, #40]	; 0x28
   780e4:	lsl	r3, r2, #4
   780e8:	str	r3, [sp, #52]	; 0x34
   780ec:	add	r3, r4, r3
   780f0:	str	r3, [sp, #48]	; 0x30
   780f4:	ldr	r3, [r5, #4]
   780f8:	cmp	r3, #0
   780fc:	ldrne	r3, [r4, r2, lsl #4]
   78100:	moveq	r3, #0
   78104:	str	r3, [sp, #44]	; 0x2c
   78108:	ldr	r4, [sp, #44]	; 0x2c
   7810c:	str	r4, [sp]
   78110:	ldr	r8, [sp, #36]	; 0x24
   78114:	mov	r3, r8
   78118:	ldr	r7, [sp, #32]
   7811c:	mov	r2, r7
   78120:	mov	r1, #19
   78124:	mov	r0, sl
   78128:	bl	3916c <fputs@plt+0x27ff8>
   7812c:	subs	r6, r0, #0
   78130:	beq	78190 <fputs@plt+0x6701c>
   78134:	ldr	r1, [sp, #32]
   78138:	mov	r0, fp
   7813c:	bl	214f4 <fputs@plt+0x10380>
   78140:	ldr	r1, [sp, #36]	; 0x24
   78144:	mov	r0, fp
   78148:	bl	214f4 <fputs@plt+0x10380>
   7814c:	add	sp, sp, #156	; 0x9c
   78150:	ldrd	r4, [sp]
   78154:	ldrd	r6, [sp, #8]
   78158:	ldrd	r8, [sp, #16]
   7815c:	ldrd	sl, [sp, #24]
   78160:	add	sp, sp, #32
   78164:	pop	{pc}		; (ldr pc, [sp], #4)
   78168:	mov	r0, sl
   7816c:	bl	57e7c <fputs@plt+0x46d08>
   78170:	cmp	r0, #0
   78174:	beq	780a4 <fputs@plt+0x66f30>
   78178:	b	7814c <fputs@plt+0x66fd8>
   7817c:	mov	r1, r6
   78180:	mov	r0, fp
   78184:	bl	1e2a8 <fputs@plt+0xd134>
   78188:	str	r0, [sp, #36]	; 0x24
   7818c:	b	780e0 <fputs@plt+0x66f6c>
   78190:	mov	r3, #0
   78194:	str	r3, [sp, #132]	; 0x84
   78198:	str	r7, [sp, #136]	; 0x88
   7819c:	str	r8, [sp, #140]	; 0x8c
   781a0:	str	r3, [sp, #144]	; 0x90
   781a4:	str	r3, [fp, #388]	; 0x184
   781a8:	add	r3, sp, #132	; 0x84
   781ac:	mov	r2, #14
   781b0:	mov	r1, r4
   781b4:	mov	r0, fp
   781b8:	bl	55e98 <fputs@plt+0x44d24>
   781bc:	subs	r4, r0, #0
   781c0:	beq	78204 <fputs@plt+0x67090>
   781c4:	cmp	r4, #12
   781c8:	beq	78224 <fputs@plt+0x670b0>
   781cc:	ldr	r2, [sp, #132]	; 0x84
   781d0:	cmp	r2, #0
   781d4:	beq	781f0 <fputs@plt+0x6707c>
   781d8:	movw	r1, #48244	; 0xbc74
   781dc:	movt	r1, #8
   781e0:	mov	r0, sl
   781e4:	bl	3907c <fputs@plt+0x27f08>
   781e8:	ldr	r0, [sp, #132]	; 0x84
   781ec:	bl	2143c <fputs@plt+0x102c8>
   781f0:	ldr	r3, [sl, #68]	; 0x44
   781f4:	add	r3, r3, #1
   781f8:	str	r3, [sl, #68]	; 0x44
   781fc:	str	r4, [sl, #12]
   78200:	b	78134 <fputs@plt+0x66fc0>
   78204:	ldr	r2, [sp, #132]	; 0x84
   78208:	movw	r1, #57576	; 0xe0e8
   7820c:	movt	r1, #8
   78210:	mov	r0, r9
   78214:	bl	2e5c4 <fputs@plt+0x1d450>
   78218:	ldr	r0, [sp, #132]	; 0x84
   7821c:	bl	2143c <fputs@plt+0x102c8>
   78220:	b	78134 <fputs@plt+0x66fc0>
   78224:	mov	r7, #57	; 0x39
   78228:	movw	r8, #41152	; 0xa0c0
   7822c:	movt	r8, #8
   78230:	add	r4, r6, r7
   78234:	add	r4, r4, r4, lsr #31
   78238:	asr	r4, r4, #1
   7823c:	add	r3, r4, r4, lsl #1
   78240:	add	r3, r8, r3, lsl #2
   78244:	ldr	r1, [r3, #-3412]	; 0xfffff2ac
   78248:	ldr	r0, [sp, #32]
   7824c:	bl	294a8 <fputs@plt+0x18334>
   78250:	cmp	r0, #0
   78254:	beq	7826c <fputs@plt+0x670f8>
   78258:	sublt	r7, r4, #1
   7825c:	addge	r6, r4, #1
   78260:	cmp	r6, r7
   78264:	ble	78230 <fputs@plt+0x670bc>
   78268:	b	78134 <fputs@plt+0x66fc0>
   7826c:	str	r0, [sp, #56]	; 0x38
   78270:	cmp	r6, r7
   78274:	bgt	78134 <fputs@plt+0x66fc0>
   78278:	movw	r3, #41152	; 0xa0c0
   7827c:	movt	r3, #8
   78280:	add	r2, r4, r4, lsl #1
   78284:	add	r3, r3, r2, lsl #2
   78288:	ldrb	r6, [r3, #-3407]	; 0xfffff2b1
   7828c:	tst	r6, #1
   78290:	bne	78348 <fputs@plt+0x671d4>
   78294:	movw	r3, #41152	; 0xa0c0
   78298:	movt	r3, #8
   7829c:	add	r2, r4, r4, lsl #1
   782a0:	add	r3, r3, r2, lsl #2
   782a4:	ldrb	r3, [r3, #-3408]	; 0xfffff2b0
   782a8:	cmp	r3, #36	; 0x24
   782ac:	ldrls	pc, [pc, r3, lsl #2]
   782b0:	b	7a9ac <fputs@plt+0x69838>
   782b4:	andeq	sl, r7, r4, lsr r7
   782b8:	muleq	r7, r4, r8
   782bc:	andeq	r8, r7, ip, lsr pc
   782c0:	andeq	sl, r7, ip, lsr #19
   782c4:	andeq	r8, r7, r0, lsl #21
   782c8:	ldrdeq	r8, [r7], -r8	; <UNPREDICTABLE>
   782cc:	andeq	r9, r7, ip, asr fp
   782d0:			; <UNDEFINED> instruction: 0x000795b8
   782d4:	strdeq	sl, [r7], -ip
   782d8:	andeq	sl, r7, ip, lsr #19
   782dc:	andeq	r9, r7, r8, lsl #10
   782e0:	andeq	r8, r7, ip, asr r3
   782e4:	andeq	sl, r7, ip, ror #12
   782e8:	andeq	r9, r7, r8, ror #14
   782ec:	andeq	r9, r7, r4, lsr r6
   782f0:	andeq	r8, r7, r8, asr #19
   782f4:	andeq	r9, r7, r0, lsr #5
   782f8:	andeq	r9, r7, r0, lsl r4
   782fc:	andeq	r9, r7, r0, asr ip
   78300:	andeq	r8, r7, r8, ror #13
   78304:	andeq	r8, r7, r8, lsl #16
   78308:	andeq	sl, r7, ip, lsr #19
   7830c:	andeq	r8, r7, r4, ror #11
   78310:	andeq	r8, r7, r0, lsr r5
   78314:	andeq	r8, r7, r0, lsl #24
   78318:	andeq	r8, r7, r8, lsr #8
   7831c:	andeq	r8, r7, r0, lsr #9
   78320:	andeq	sl, r7, r0, lsr #19
   78324:	andeq	sl, r7, r8, ror #19
   78328:	muleq	r7, r0, r1
   7832c:			; <UNDEFINED> instruction: 0x00078eb0
   78330:	andeq	r9, r7, r8
   78334:	andeq	r8, r7, r4, lsl sp
   78338:	andeq	r8, r7, ip, asr #27
   7833c:	andeq	sl, r7, ip, lsr sl
   78340:	andeq	sl, r7, ip, asr #18
   78344:	andeq	sl, r7, ip, ror r8
   78348:	mov	r0, sl
   7834c:	bl	6fe44 <fputs@plt+0x5ecd0>
   78350:	cmp	r0, #0
   78354:	beq	78294 <fputs@plt+0x67120>
   78358:	b	78134 <fputs@plt+0x66fc0>
   7835c:	ldr	r1, [sp, #40]	; 0x28
   78360:	mov	r0, r9
   78364:	bl	17a7c <fputs@plt+0x6908>
   78368:	ldr	r3, [sp, #36]	; 0x24
   7836c:	cmp	r3, #0
   78370:	beq	783d0 <fputs@plt+0x6725c>
   78374:	ldr	r0, [sp, #36]	; 0x24
   78378:	bl	15560 <fputs@plt+0x43ec>
   7837c:	bl	15714 <fputs@plt+0x45a0>
   78380:	mov	r4, r0
   78384:	ldr	r5, [sp, #40]	; 0x28
   78388:	mov	r2, r5
   7838c:	mov	r1, #0
   78390:	mov	r0, sl
   78394:	bl	58200 <fputs@plt+0x4708c>
   78398:	str	r4, [sp]
   7839c:	mov	r3, #3
   783a0:	mov	r2, r5
   783a4:	mov	r1, #52	; 0x34
   783a8:	mov	r0, r9
   783ac:	bl	2dd84 <fputs@plt+0x1cc10>
   783b0:	ldr	r2, [sp, #48]	; 0x30
   783b4:	ldr	r3, [r2, #12]
   783b8:	str	r4, [r3, #80]	; 0x50
   783bc:	ldr	r3, [r2, #12]
   783c0:	ldr	r1, [r3, #80]	; 0x50
   783c4:	ldr	r0, [r2, #4]
   783c8:	bl	200ec <fputs@plt+0xef78>
   783cc:	b	78134 <fputs@plt+0x66fc0>
   783d0:	movw	r3, #292	; 0x124
   783d4:	movt	r3, #9
   783d8:	str	r3, [sp, #120]	; 0x78
   783dc:	add	r2, sp, #120	; 0x78
   783e0:	mov	r1, #1
   783e4:	mov	r0, r9
   783e8:	bl	2d198 <fputs@plt+0x1c024>
   783ec:	ldr	r3, [sl, #76]	; 0x4c
   783f0:	add	r3, r3, #2
   783f4:	str	r3, [sl, #76]	; 0x4c
   783f8:	mov	r3, #0
   783fc:	ldr	r2, [pc, #4060]	; 793e0 <fputs@plt+0x6826c>
   78400:	mov	r1, #9
   78404:	mov	r0, r9
   78408:	bl	2f300 <fputs@plt+0x1e18c>
   7840c:	ldr	r3, [sp, #40]	; 0x28
   78410:	str	r3, [r0, #4]
   78414:	str	r3, [r0, #24]
   78418:	movw	r3, #63536	; 0xf830
   7841c:	movt	r3, #65535	; 0xffff
   78420:	str	r3, [r0, #124]	; 0x7c
   78424:	b	78134 <fputs@plt+0x66fc0>
   78428:	ldr	r3, [sp, #48]	; 0x30
   7842c:	ldr	r4, [r3, #4]
   78430:	ldr	r3, [sp, #36]	; 0x24
   78434:	cmp	r3, #0
   78438:	beq	78470 <fputs@plt+0x672fc>
   7843c:	ldr	r0, [sp, #36]	; 0x24
   78440:	bl	15560 <fputs@plt+0x43ec>
   78444:	mov	r1, r0
   78448:	str	r0, [fp, #76]	; 0x4c
   7844c:	mov	r3, #0
   78450:	mvn	r2, #0
   78454:	mov	r0, r4
   78458:	bl	240d4 <fputs@plt+0x12f60>
   7845c:	cmp	r0, #7
   78460:	bne	78134 <fputs@plt+0x66fc0>
   78464:	mov	r0, fp
   78468:	bl	13e20 <fputs@plt+0x2cac>
   7846c:	b	78134 <fputs@plt+0x66fc0>
   78470:	cmp	r4, #0
   78474:	beq	78484 <fputs@plt+0x67310>
   78478:	ldr	r3, [r4, #4]
   7847c:	ldr	r3, [r3, #32]
   78480:	str	r3, [sp, #56]	; 0x38
   78484:	ldr	r2, [sp, #56]	; 0x38
   78488:	asr	r3, r2, #31
   7848c:	movw	r1, #57584	; 0xe0f0
   78490:	movt	r1, #8
   78494:	mov	r0, r9
   78498:	bl	2e620 <fputs@plt+0x1d4ac>
   7849c:	b	78134 <fputs@plt+0x66fc0>
   784a0:	ldr	r3, [sp, #48]	; 0x30
   784a4:	ldr	r6, [r3, #4]
   784a8:	ldr	r3, [sp, #36]	; 0x24
   784ac:	cmp	r3, #0
   784b0:	mvneq	r4, #0
   784b4:	beq	78508 <fputs@plt+0x67394>
   784b8:	mov	r1, #0
   784bc:	mov	r0, r3
   784c0:	bl	29a38 <fputs@plt+0x188c4>
   784c4:	mov	r4, r0
   784c8:	ldr	r3, [r5, #4]
   784cc:	cmp	r3, #0
   784d0:	bne	78508 <fputs@plt+0x67394>
   784d4:	ldr	r3, [fp, #20]
   784d8:	cmp	r3, #0
   784dc:	ble	78508 <fputs@plt+0x67394>
   784e0:	ldr	r5, [sp, #56]	; 0x38
   784e4:	ldr	r3, [fp, #16]
   784e8:	add	r3, r3, r5, lsl #4
   784ec:	mov	r1, r4
   784f0:	ldr	r0, [r3, #4]
   784f4:	bl	20010 <fputs@plt+0xee9c>
   784f8:	add	r5, r5, #1
   784fc:	ldr	r3, [fp, #20]
   78500:	cmp	r3, r5
   78504:	bgt	784e4 <fputs@plt+0x67370>
   78508:	mov	r1, r4
   7850c:	mov	r0, r6
   78510:	bl	20010 <fputs@plt+0xee9c>
   78514:	mov	r2, r0
   78518:	asr	r3, r0, #31
   7851c:	movw	r1, #57596	; 0xe0fc
   78520:	movt	r1, #8
   78524:	mov	r0, r9
   78528:	bl	2e620 <fputs@plt+0x1d4ac>
   7852c:	b	78134 <fputs@plt+0x66fc0>
   78530:	ldr	r1, [sp, #40]	; 0x28
   78534:	mov	r0, sl
   78538:	bl	58198 <fputs@plt+0x47024>
   7853c:	ldr	r4, [sl, #76]	; 0x4c
   78540:	add	r4, r4, #1
   78544:	str	r4, [sl, #76]	; 0x4c
   78548:	movw	r3, #32968	; 0x80c8
   7854c:	movt	r3, #8
   78550:	ldr	r2, [sp, #32]
   78554:	ldrb	r2, [r2]
   78558:	add	r3, r3, r2
   7855c:	ldrb	r3, [r3, #64]	; 0x40
   78560:	cmp	r3, #112	; 0x70
   78564:	beq	785cc <fputs@plt+0x67458>
   78568:	ldr	r0, [sp, #36]	; 0x24
   7856c:	bl	15560 <fputs@plt+0x43ec>
   78570:	bl	15714 <fputs@plt+0x45a0>
   78574:	str	r0, [sp]
   78578:	mov	r3, r4
   7857c:	ldr	r2, [sp, #40]	; 0x28
   78580:	mov	r1, #157	; 0x9d
   78584:	mov	r0, r9
   78588:	bl	2dd84 <fputs@plt+0x1cc10>
   7858c:	mov	r3, #1
   78590:	mov	r2, r4
   78594:	mov	r1, #33	; 0x21
   78598:	mov	r0, r9
   7859c:	bl	2e4d0 <fputs@plt+0x1d35c>
   785a0:	mov	r1, #1
   785a4:	mov	r0, r9
   785a8:	bl	23478 <fputs@plt+0x12304>
   785ac:	mvn	r3, #0
   785b0:	str	r3, [sp]
   785b4:	ldr	r3, [sp, #32]
   785b8:	mov	r2, #0
   785bc:	mov	r1, r2
   785c0:	mov	r0, r9
   785c4:	bl	2d140 <fputs@plt+0x1bfcc>
   785c8:	b	78134 <fputs@plt+0x66fc0>
   785cc:	mov	r3, r4
   785d0:	ldr	r2, [sp, #40]	; 0x28
   785d4:	mov	r1, #156	; 0x9c
   785d8:	mov	r0, r9
   785dc:	bl	2e4d0 <fputs@plt+0x1d35c>
   785e0:	b	7858c <fputs@plt+0x67418>
   785e4:	ldr	r4, [sp, #36]	; 0x24
   785e8:	cmp	r4, #0
   785ec:	beq	7863c <fputs@plt+0x674c8>
   785f0:	movw	r1, #57552	; 0xe0d0
   785f4:	movt	r1, #8
   785f8:	mov	r0, r4
   785fc:	bl	14234 <fputs@plt+0x30c0>
   78600:	cmp	r0, #0
   78604:	bne	7861c <fputs@plt+0x674a8>
   78608:	ldr	r3, [r5, #4]
   7860c:	clz	r3, r3
   78610:	lsr	r3, r3, #5
   78614:	mov	r6, #1
   78618:	b	7865c <fputs@plt+0x674e8>
   7861c:	movw	r1, #57544	; 0xe0c8
   78620:	movt	r1, #8
   78624:	mov	r0, r4
   78628:	bl	14234 <fputs@plt+0x30c0>
   7862c:	adds	r0, r0, #0
   78630:	movne	r0, #1
   78634:	rsb	r6, r0, #0
   78638:	b	78640 <fputs@plt+0x674cc>
   7863c:	mvn	r6, #0
   78640:	ldr	r2, [r5, #4]
   78644:	clz	r3, r2
   78648:	lsr	r3, r3, #5
   7864c:	cmn	r6, #1
   78650:	cmpeq	r2, #0
   78654:	ldrbeq	r0, [fp, #71]	; 0x47
   78658:	beq	786bc <fputs@plt+0x67548>
   7865c:	cmp	r3, #0
   78660:	beq	786a4 <fputs@plt+0x67530>
   78664:	ldr	r3, [fp, #20]
   78668:	cmp	r3, #2
   7866c:	ble	786a0 <fputs@plt+0x6752c>
   78670:	mov	r4, #2
   78674:	ldr	r3, [fp, #16]
   78678:	add	r3, r3, r4, lsl #4
   7867c:	ldr	r3, [r3, #4]
   78680:	ldr	r3, [r3, #4]
   78684:	mov	r1, r6
   78688:	ldr	r0, [r3]
   7868c:	bl	17078 <fputs@plt+0x5f04>
   78690:	add	r4, r4, #1
   78694:	ldr	r3, [fp, #20]
   78698:	cmp	r3, r4
   7869c:	bgt	78674 <fputs@plt+0x67500>
   786a0:	strb	r6, [fp, #71]	; 0x47
   786a4:	ldr	r3, [sp, #48]	; 0x30
   786a8:	ldr	r3, [r3, #4]
   786ac:	ldr	r3, [r3, #4]
   786b0:	mov	r1, r6
   786b4:	ldr	r0, [r3]
   786b8:	bl	17078 <fputs@plt+0x5f04>
   786bc:	movw	r2, #57544	; 0xe0c8
   786c0:	movt	r2, #8
   786c4:	movw	r3, #57552	; 0xe0d0
   786c8:	movt	r3, #8
   786cc:	cmp	r0, #1
   786d0:	moveq	r2, r3
   786d4:	movw	r1, #57612	; 0xe10c
   786d8:	movt	r1, #8
   786dc:	mov	r0, r9
   786e0:	bl	2e5c4 <fputs@plt+0x1d450>
   786e4:	b	78134 <fputs@plt+0x66fc0>
   786e8:	movw	r3, #57628	; 0xe11c
   786ec:	movt	r3, #8
   786f0:	str	r3, [sp, #120]	; 0x78
   786f4:	add	r2, sp, #120	; 0x78
   786f8:	mov	r1, #1
   786fc:	mov	r0, r9
   78700:	bl	2d198 <fputs@plt+0x1c024>
   78704:	ldr	r3, [sp, #36]	; 0x24
   78708:	cmp	r3, #0
   7870c:	beq	78750 <fputs@plt+0x675dc>
   78710:	mov	r0, r3
   78714:	bl	1c2f8 <fputs@plt+0xb184>
   78718:	mov	r7, r0
   7871c:	ldr	r4, [sp, #56]	; 0x38
   78720:	ldr	r6, [pc, #3260]	; 793e4 <fputs@plt+0x68270>
   78724:	ldr	r1, [r6, r4, lsl #2]
   78728:	cmp	r1, #0
   7872c:	beq	78750 <fputs@plt+0x675dc>
   78730:	mov	r2, r7
   78734:	ldr	r0, [sp, #36]	; 0x24
   78738:	bl	29644 <fputs@plt+0x184d0>
   7873c:	cmp	r0, #0
   78740:	beq	78788 <fputs@plt+0x67614>
   78744:	add	r4, r4, #1
   78748:	cmp	r4, #6
   7874c:	bne	78724 <fputs@plt+0x675b0>
   78750:	ldr	r3, [r5, #4]
   78754:	cmp	r3, #0
   78758:	moveq	r3, #1
   7875c:	streq	r3, [r5, #4]
   78760:	ldreq	r3, [sp, #56]	; 0x38
   78764:	streq	r3, [sp, #40]	; 0x28
   78768:	mvn	r4, #0
   7876c:	ldr	r6, [fp, #20]
   78770:	subs	r6, r6, #1
   78774:	bmi	787f0 <fputs@plt+0x6767c>
   78778:	mov	r7, #1
   7877c:	mov	r8, #9
   78780:	ldr	sl, [sp, #40]	; 0x28
   78784:	b	787c4 <fputs@plt+0x67650>
   78788:	cmn	r4, #1
   7878c:	bne	7876c <fputs@plt+0x675f8>
   78790:	b	78750 <fputs@plt+0x675dc>
   78794:	mov	r1, r6
   78798:	mov	r0, r9
   7879c:	bl	17a7c <fputs@plt+0x6908>
   787a0:	str	r4, [sp]
   787a4:	mov	r3, r7
   787a8:	mov	r2, r6
   787ac:	mov	r1, r8
   787b0:	mov	r0, r9
   787b4:	bl	2dd84 <fputs@plt+0x1cc10>
   787b8:	sub	r6, r6, #1
   787bc:	cmn	r6, #1
   787c0:	beq	787f0 <fputs@plt+0x6767c>
   787c4:	ldr	r3, [fp, #16]
   787c8:	add	r3, r3, r6, lsl #4
   787cc:	ldr	r3, [r3, #4]
   787d0:	cmp	r3, #0
   787d4:	beq	787b8 <fputs@plt+0x67644>
   787d8:	cmp	sl, r6
   787dc:	beq	78794 <fputs@plt+0x67620>
   787e0:	ldr	r3, [r5, #4]
   787e4:	cmp	r3, #0
   787e8:	bne	787b8 <fputs@plt+0x67644>
   787ec:	b	78794 <fputs@plt+0x67620>
   787f0:	mov	r3, #1
   787f4:	mov	r2, r3
   787f8:	mov	r1, #33	; 0x21
   787fc:	mov	r0, r9
   78800:	bl	2e4d0 <fputs@plt+0x1d35c>
   78804:	b	78134 <fputs@plt+0x66fc0>
   78808:	ldr	r3, [sp, #48]	; 0x30
   7880c:	ldr	r3, [r3, #4]
   78810:	ldr	r3, [r3, #4]
   78814:	ldr	r4, [r3]
   78818:	mvn	r2, #1
   7881c:	mvn	r3, #0
   78820:	strd	r2, [sp, #120]	; 0x78
   78824:	ldr	r3, [sp, #36]	; 0x24
   78828:	cmp	r3, #0
   7882c:	beq	78868 <fputs@plt+0x676f4>
   78830:	add	r1, sp, #120	; 0x78
   78834:	mov	r0, r3
   78838:	bl	1db2c <fputs@plt+0xc9b8>
   7883c:	ldrd	r2, [sp, #120]	; 0x78
   78840:	mvn	r0, #0
   78844:	mvn	r1, #0
   78848:	cmp	r2, r0
   7884c:	sbcs	r3, r3, r1
   78850:	blt	78884 <fputs@plt+0x67710>
   78854:	ldrd	r0, [sp, #120]	; 0x78
   78858:	strd	r0, [r4, #168]	; 0xa8
   7885c:	ldr	r3, [r4, #216]	; 0xd8
   78860:	cmp	r3, #0
   78864:	strdne	r0, [r3, #16]
   78868:	ldrd	r2, [r4, #168]	; 0xa8
   7886c:	strd	r2, [sp, #120]	; 0x78
   78870:	movw	r1, #57644	; 0xe12c
   78874:	movt	r1, #8
   78878:	mov	r0, r9
   7887c:	bl	2e620 <fputs@plt+0x1d4ac>
   78880:	b	78134 <fputs@plt+0x66fc0>
   78884:	mov	r2, r0
   78888:	mov	r3, r1
   7888c:	strd	r2, [sp, #120]	; 0x78
   78890:	b	78854 <fputs@plt+0x676e0>
   78894:	ldr	r3, [sp, #48]	; 0x30
   78898:	ldr	r5, [r3, #4]
   7889c:	ldr	r3, [sp, #36]	; 0x24
   788a0:	cmp	r3, #0
   788a4:	beq	788d8 <fputs@plt+0x67764>
   788a8:	movw	r1, #57676	; 0xe14c
   788ac:	movt	r1, #8
   788b0:	ldr	r4, [sp, #36]	; 0x24
   788b4:	mov	r0, r4
   788b8:	bl	14234 <fputs@plt+0x30c0>
   788bc:	cmp	r0, #0
   788c0:	bne	788fc <fputs@plt+0x67788>
   788c4:	mov	r1, #0
   788c8:	strb	r1, [fp, #72]	; 0x48
   788cc:	mov	r0, r5
   788d0:	bl	1ffb4 <fputs@plt+0xee40>
   788d4:	b	78134 <fputs@plt+0x66fc0>
   788d8:	mov	r0, r5
   788dc:	bl	1ff7c <fputs@plt+0xee08>
   788e0:	mov	r2, r0
   788e4:	asr	r3, r0, #31
   788e8:	movw	r1, #57664	; 0xe140
   788ec:	movt	r1, #8
   788f0:	mov	r0, r9
   788f4:	bl	2e620 <fputs@plt+0x1d4ac>
   788f8:	b	78134 <fputs@plt+0x66fc0>
   788fc:	movw	r1, #65264	; 0xfef0
   78900:	movt	r1, #8
   78904:	mov	r0, r4
   78908:	bl	14234 <fputs@plt+0x30c0>
   7890c:	cmp	r0, #0
   78910:	moveq	r4, #1
   78914:	bne	78974 <fputs@plt+0x67800>
   78918:	strb	r4, [fp, #72]	; 0x48
   7891c:	mov	r1, r4
   78920:	mov	r0, r5
   78924:	bl	1ffb4 <fputs@plt+0xee40>
   78928:	cmp	r0, #0
   7892c:	bne	78134 <fputs@plt+0x66fc0>
   78930:	ldr	r5, [r9, #32]
   78934:	mov	r3, #0
   78938:	ldr	r2, [pc, #2728]	; 793e8 <fputs@plt+0x68274>
   7893c:	mov	r1, #5
   78940:	mov	r0, r9
   78944:	bl	2f300 <fputs@plt+0x1e18c>
   78948:	ldr	r1, [sp, #40]	; 0x28
   7894c:	str	r1, [r0, #4]
   78950:	str	r1, [r0, #24]
   78954:	add	r5, r5, #4
   78958:	str	r5, [r0, #48]	; 0x30
   7895c:	str	r1, [r0, #84]	; 0x54
   78960:	sub	r4, r4, #1
   78964:	str	r4, [r0, #92]	; 0x5c
   78968:	mov	r0, r9
   7896c:	bl	17a7c <fputs@plt+0x6908>
   78970:	b	78134 <fputs@plt+0x66fc0>
   78974:	movw	r1, #57684	; 0xe154
   78978:	movt	r1, #8
   7897c:	mov	r0, r4
   78980:	bl	14234 <fputs@plt+0x30c0>
   78984:	cmp	r0, #0
   78988:	beq	7aa9c <fputs@plt+0x69928>
   7898c:	mov	r0, r4
   78990:	bl	15560 <fputs@plt+0x43ec>
   78994:	cmp	r0, #2
   78998:	bhi	788c4 <fputs@plt+0x67750>
   7899c:	uxtb	r4, r0
   789a0:	strb	r0, [fp, #72]	; 0x48
   789a4:	mov	r1, r4
   789a8:	mov	r0, r5
   789ac:	bl	1ffb4 <fputs@plt+0xee40>
   789b0:	cmp	r0, #0
   789b4:	bne	78134 <fputs@plt+0x66fc0>
   789b8:	sub	r3, r4, #1
   789bc:	cmp	r3, #1
   789c0:	bhi	78134 <fputs@plt+0x66fc0>
   789c4:	b	78930 <fputs@plt+0x677bc>
   789c8:	ldr	r3, [sp, #36]	; 0x24
   789cc:	cmp	r3, #0
   789d0:	beq	789f4 <fputs@plt+0x67880>
   789d4:	add	r1, sp, #120	; 0x78
   789d8:	mov	r0, r3
   789dc:	bl	15378 <fputs@plt+0x4204>
   789e0:	cmp	r0, #0
   789e4:	beq	789f4 <fputs@plt+0x67880>
   789e8:	ldr	r3, [sp, #120]	; 0x78
   789ec:	cmp	r3, #0
   789f0:	bgt	789fc <fputs@plt+0x67888>
   789f4:	mvn	r3, #-2147483648	; 0x80000000
   789f8:	str	r3, [sp, #120]	; 0x78
   789fc:	ldr	r4, [sp, #40]	; 0x28
   78a00:	mov	r2, r4
   78a04:	mov	r1, #0
   78a08:	mov	r0, sl
   78a0c:	bl	58200 <fputs@plt+0x4708c>
   78a10:	mov	r3, #1
   78a14:	ldr	r2, [sp, #120]	; 0x78
   78a18:	mov	r1, #22
   78a1c:	mov	r0, r9
   78a20:	bl	2e4d0 <fputs@plt+0x1d35c>
   78a24:	mov	r2, r4
   78a28:	mov	r1, #146	; 0x92
   78a2c:	mov	r0, r9
   78a30:	bl	2e44c <fputs@plt+0x1d2d8>
   78a34:	mov	r4, r0
   78a38:	mov	r2, #1
   78a3c:	mov	r1, #33	; 0x21
   78a40:	mov	r0, r9
   78a44:	bl	2e44c <fputs@plt+0x1d2d8>
   78a48:	mvn	r3, #0
   78a4c:	mov	r2, #1
   78a50:	mov	r1, #37	; 0x25
   78a54:	mov	r0, r9
   78a58:	bl	2e4d0 <fputs@plt+0x1d35c>
   78a5c:	mov	r3, r4
   78a60:	mov	r2, #1
   78a64:	mov	r1, #138	; 0x8a
   78a68:	mov	r0, r9
   78a6c:	bl	2e4d0 <fputs@plt+0x1d35c>
   78a70:	mov	r1, r4
   78a74:	mov	r0, r9
   78a78:	bl	17a4c <fputs@plt+0x68d8>
   78a7c:	b	78134 <fputs@plt+0x66fc0>
   78a80:	ldr	r3, [sp, #36]	; 0x24
   78a84:	cmp	r3, #0
   78a88:	beq	78ab4 <fputs@plt+0x67940>
   78a8c:	ldr	r0, [sp, #36]	; 0x24
   78a90:	bl	15560 <fputs@plt+0x43ec>
   78a94:	ldr	r2, [sp, #48]	; 0x30
   78a98:	ldr	r3, [r2, #12]
   78a9c:	str	r0, [r3, #80]	; 0x50
   78aa0:	ldr	r3, [r2, #12]
   78aa4:	ldr	r1, [r3, #80]	; 0x50
   78aa8:	ldr	r0, [r2, #4]
   78aac:	bl	200ec <fputs@plt+0xef78>
   78ab0:	b	78134 <fputs@plt+0x66fc0>
   78ab4:	ldr	r3, [sp, #48]	; 0x30
   78ab8:	ldr	r3, [r3, #12]
   78abc:	ldr	r2, [r3, #80]	; 0x50
   78ac0:	asr	r3, r2, #31
   78ac4:	movw	r1, #292	; 0x124
   78ac8:	movt	r1, #9
   78acc:	mov	r0, r9
   78ad0:	bl	2e620 <fputs@plt+0x1d4ac>
   78ad4:	b	78134 <fputs@plt+0x66fc0>
   78ad8:	ldr	r3, [sp, #36]	; 0x24
   78adc:	cmp	r3, #0
   78ae0:	beq	78b34 <fputs@plt+0x679c0>
   78ae4:	mov	r3, #1
   78ae8:	str	r3, [sp, #120]	; 0x78
   78aec:	add	r1, sp, #120	; 0x78
   78af0:	ldr	r0, [sp, #36]	; 0x24
   78af4:	bl	15378 <fputs@plt+0x4204>
   78af8:	cmp	r0, #0
   78afc:	bne	78b98 <fputs@plt+0x67a24>
   78b00:	ldr	r1, [sp, #120]	; 0x78
   78b04:	adds	r1, r1, #0
   78b08:	movne	r1, #1
   78b0c:	ldr	r0, [sp, #36]	; 0x24
   78b10:	bl	29a38 <fputs@plt+0x188c4>
   78b14:	cmp	r0, #0
   78b18:	ldr	r3, [fp, #24]
   78b1c:	orrne	r3, r3, #32
   78b20:	biceq	r3, r3, #32
   78b24:	str	r3, [fp, #24]
   78b28:	mov	r0, fp
   78b2c:	bl	20068 <fputs@plt+0xeef4>
   78b30:	b	78134 <fputs@plt+0x66fc0>
   78b34:	ldr	r3, [fp, #24]
   78b38:	tst	r3, #32
   78b3c:	moveq	r2, #0
   78b40:	moveq	r3, #0
   78b44:	bne	78b5c <fputs@plt+0x679e8>
   78b48:	movw	r1, #57696	; 0xe160
   78b4c:	movt	r1, #8
   78b50:	mov	r0, r9
   78b54:	bl	2e620 <fputs@plt+0x1d4ac>
   78b58:	b	78134 <fputs@plt+0x66fc0>
   78b5c:	ldr	r3, [sp, #48]	; 0x30
   78b60:	ldr	r2, [r3, #4]
   78b64:	ldr	r3, [r2, #4]
   78b68:	ldr	r2, [r2]
   78b6c:	str	r2, [r3, #4]
   78b70:	ldr	r3, [r3]
   78b74:	ldr	r4, [r3, #212]	; 0xd4
   78b78:	mov	r0, r4
   78b7c:	bl	160a4 <fputs@plt+0x4f30>
   78b80:	ldr	r3, [r4, #20]
   78b84:	cmp	r0, r3
   78b88:	movge	r3, r0
   78b8c:	mov	r2, r3
   78b90:	asr	r3, r3, #31
   78b94:	b	78b48 <fputs@plt+0x679d4>
   78b98:	ldr	r3, [sp, #48]	; 0x30
   78b9c:	ldr	r2, [r3, #4]
   78ba0:	ldr	r0, [sp, #120]	; 0x78
   78ba4:	ldr	r3, [r2, #4]
   78ba8:	ldr	r2, [r2]
   78bac:	str	r2, [r3, #4]
   78bb0:	cmp	r0, #0
   78bb4:	beq	78b00 <fputs@plt+0x6798c>
   78bb8:	ldr	r3, [r3]
   78bbc:	ldr	r4, [r3, #212]	; 0xd4
   78bc0:	blt	78bcc <fputs@plt+0x67a58>
   78bc4:	str	r0, [r4, #20]
   78bc8:	b	78b00 <fputs@plt+0x6798c>
   78bcc:	asr	r7, r0, #31
   78bd0:	mov	r2, #64512	; 0xfc00
   78bd4:	movt	r2, #65535	; 0xffff
   78bd8:	rsb	r3, r0, #0
   78bdc:	mla	r3, r2, r7, r3
   78be0:	umull	r0, r1, r0, r2
   78be4:	add	r1, r3, r1
   78be8:	ldr	r2, [r4, #24]
   78bec:	ldr	r3, [r4, #28]
   78bf0:	add	r2, r2, r3
   78bf4:	asr	r3, r2, #31
   78bf8:	bl	85024 <fputs@plt+0x73eb0>
   78bfc:	b	78bc4 <fputs@plt+0x67a50>
   78c00:	ldr	r3, [sp, #36]	; 0x24
   78c04:	cmp	r3, #0
   78c08:	beq	78cb8 <fputs@plt+0x67b44>
   78c0c:	add	r1, sp, #120	; 0x78
   78c10:	mov	r0, r3
   78c14:	bl	1db2c <fputs@plt+0xc9b8>
   78c18:	ldrd	r2, [sp, #120]	; 0x78
   78c1c:	cmp	r2, #0
   78c20:	sbcs	r3, r3, #0
   78c24:	blt	78c4c <fputs@plt+0x67ad8>
   78c28:	ldr	r3, [r5, #4]
   78c2c:	cmp	r3, #0
   78c30:	ldrdeq	r2, [sp, #120]	; 0x78
   78c34:	strdeq	r2, [fp, #40]	; 0x28
   78c38:	ldr	r4, [fp, #20]
   78c3c:	subs	r4, r4, #1
   78c40:	bmi	78cb8 <fputs@plt+0x67b44>
   78c44:	ldr	r6, [sp, #40]	; 0x28
   78c48:	b	78c8c <fputs@plt+0x67b18>
   78c4c:	movw	r3, #4408	; 0x1138
   78c50:	movt	r3, #10
   78c54:	ldrd	r2, [r3, #176]	; 0xb0
   78c58:	strd	r2, [sp, #120]	; 0x78
   78c5c:	b	78c28 <fputs@plt+0x67ab4>
   78c60:	ldrd	r0, [sp, #120]	; 0x78
   78c64:	ldr	r2, [r3, #4]
   78c68:	ldr	r3, [r3]
   78c6c:	str	r3, [r2, #4]
   78c70:	ldr	r3, [r2]
   78c74:	strd	r0, [r3, #136]	; 0x88
   78c78:	mov	r0, r3
   78c7c:	bl	169b8 <fputs@plt+0x5844>
   78c80:	sub	r4, r4, #1
   78c84:	cmn	r4, #1
   78c88:	beq	78cb8 <fputs@plt+0x67b44>
   78c8c:	ldr	r3, [fp, #16]
   78c90:	add	r3, r3, r4, lsl #4
   78c94:	ldr	r3, [r3, #4]
   78c98:	cmp	r3, #0
   78c9c:	beq	78c80 <fputs@plt+0x67b0c>
   78ca0:	cmp	r6, r4
   78ca4:	beq	78c60 <fputs@plt+0x67aec>
   78ca8:	ldr	r2, [r5, #4]
   78cac:	cmp	r2, #0
   78cb0:	bne	78c80 <fputs@plt+0x67b0c>
   78cb4:	b	78c60 <fputs@plt+0x67aec>
   78cb8:	mvn	r2, #0
   78cbc:	mvn	r3, #0
   78cc0:	strd	r2, [sp, #120]	; 0x78
   78cc4:	add	r3, sp, #120	; 0x78
   78cc8:	mov	r2, #18
   78ccc:	ldr	r1, [sp, #44]	; 0x2c
   78cd0:	mov	r0, fp
   78cd4:	bl	55e98 <fputs@plt+0x44d24>
   78cd8:	cmp	r0, #0
   78cdc:	beq	78cfc <fputs@plt+0x67b88>
   78ce0:	cmp	r0, #12
   78ce4:	beq	78134 <fputs@plt+0x66fc0>
   78ce8:	ldr	r3, [sl, #68]	; 0x44
   78cec:	add	r3, r3, #1
   78cf0:	str	r3, [sl, #68]	; 0x44
   78cf4:	str	r0, [sl, #12]
   78cf8:	b	78134 <fputs@plt+0x66fc0>
   78cfc:	ldrd	r2, [sp, #120]	; 0x78
   78d00:	movw	r1, #57708	; 0xe16c
   78d04:	movt	r1, #8
   78d08:	mov	r0, r9
   78d0c:	bl	2e620 <fputs@plt+0x1d4ac>
   78d10:	b	78134 <fputs@plt+0x66fc0>
   78d14:	ldr	r3, [sp, #36]	; 0x24
   78d18:	cmp	r3, #0
   78d1c:	beq	78d68 <fputs@plt+0x67bf4>
   78d20:	ldr	r3, [sp, #36]	; 0x24
   78d24:	ldrb	r2, [r3]
   78d28:	sub	r3, r2, #48	; 0x30
   78d2c:	uxtb	r3, r3
   78d30:	cmp	r3, #2
   78d34:	subls	r3, r2, #48	; 0x30
   78d38:	strls	r3, [sp, #56]	; 0x38
   78d3c:	bhi	78d84 <fputs@plt+0x67c10>
   78d40:	ldr	r4, [sl]
   78d44:	ldrb	r3, [r4, #68]	; 0x44
   78d48:	ldr	r5, [sp, #56]	; 0x38
   78d4c:	cmp	r3, r5
   78d50:	beq	78134 <fputs@plt+0x66fc0>
   78d54:	mov	r0, sl
   78d58:	bl	53554 <fputs@plt+0x423e0>
   78d5c:	cmp	r0, #0
   78d60:	strbeq	r5, [r4, #68]	; 0x44
   78d64:	b	78134 <fputs@plt+0x66fc0>
   78d68:	ldrb	r2, [fp, #68]	; 0x44
   78d6c:	mov	r3, #0
   78d70:	movw	r1, #57720	; 0xe178
   78d74:	movt	r1, #8
   78d78:	mov	r0, r9
   78d7c:	bl	2e620 <fputs@plt+0x1d4ac>
   78d80:	b	78134 <fputs@plt+0x66fc0>
   78d84:	movw	r1, #65296	; 0xff10
   78d88:	movt	r1, #8
   78d8c:	ldr	r4, [sp, #36]	; 0x24
   78d90:	mov	r0, r4
   78d94:	bl	14234 <fputs@plt+0x30c0>
   78d98:	cmp	r0, #0
   78d9c:	moveq	r3, #1
   78da0:	streq	r3, [sp, #56]	; 0x38
   78da4:	beq	78d40 <fputs@plt+0x67bcc>
   78da8:	movw	r1, #57732	; 0xe184
   78dac:	movt	r1, #8
   78db0:	mov	r0, r4
   78db4:	bl	14234 <fputs@plt+0x30c0>
   78db8:	cmp	r0, #0
   78dbc:	ldr	r3, [sp, #56]	; 0x38
   78dc0:	moveq	r3, #2
   78dc4:	str	r3, [sp, #56]	; 0x38
   78dc8:	b	78d40 <fputs@plt+0x67bcc>
   78dcc:	ldr	r3, [sp, #36]	; 0x24
   78dd0:	cmp	r3, #0
   78dd4:	beq	78e28 <fputs@plt+0x67cb4>
   78dd8:	ldr	r3, [sp, #36]	; 0x24
   78ddc:	ldrb	r3, [r3]
   78de0:	cmp	r3, #0
   78de4:	bne	78e48 <fputs@plt+0x67cd4>
   78de8:	ldrb	r3, [fp, #68]	; 0x44
   78dec:	cmp	r3, #1
   78df0:	bls	78e84 <fputs@plt+0x67d10>
   78df4:	movw	r3, #22488	; 0x57d8
   78df8:	movt	r3, #10
   78dfc:	ldr	r0, [r3, #616]	; 0x268
   78e00:	bl	2143c <fputs@plt+0x102c8>
   78e04:	ldr	r3, [sp, #36]	; 0x24
   78e08:	ldrb	r3, [r3]
   78e0c:	cmp	r3, #0
   78e10:	bne	78e90 <fputs@plt+0x67d1c>
   78e14:	movw	r3, #22488	; 0x57d8
   78e18:	movt	r3, #10
   78e1c:	mov	r2, #0
   78e20:	str	r2, [r3, #616]	; 0x268
   78e24:	b	78134 <fputs@plt+0x66fc0>
   78e28:	movw	r3, #22488	; 0x57d8
   78e2c:	movt	r3, #10
   78e30:	ldr	r2, [r3, #616]	; 0x268
   78e34:	movw	r1, #57740	; 0xe18c
   78e38:	movt	r1, #8
   78e3c:	mov	r0, r9
   78e40:	bl	2e5c4 <fputs@plt+0x1d450>
   78e44:	b	78134 <fputs@plt+0x66fc0>
   78e48:	add	r3, sp, #120	; 0x78
   78e4c:	mov	r2, #1
   78e50:	ldr	r1, [sp, #36]	; 0x24
   78e54:	ldr	r0, [fp]
   78e58:	bl	13ac8 <fputs@plt+0x2954>
   78e5c:	cmp	r0, #0
   78e60:	bne	78e70 <fputs@plt+0x67cfc>
   78e64:	ldr	r3, [sp, #120]	; 0x78
   78e68:	cmp	r3, #0
   78e6c:	bne	78de8 <fputs@plt+0x67c74>
   78e70:	movw	r1, #57764	; 0xe1a4
   78e74:	movt	r1, #8
   78e78:	mov	r0, sl
   78e7c:	bl	3907c <fputs@plt+0x27f08>
   78e80:	b	78134 <fputs@plt+0x66fc0>
   78e84:	mov	r0, sl
   78e88:	bl	53554 <fputs@plt+0x423e0>
   78e8c:	b	78df4 <fputs@plt+0x67c80>
   78e90:	ldr	r1, [sp, #36]	; 0x24
   78e94:	movw	r0, #48244	; 0xbc74
   78e98:	movt	r0, #8
   78e9c:	bl	44d60 <fputs@plt+0x33bec>
   78ea0:	movw	r3, #22488	; 0x57d8
   78ea4:	movt	r3, #10
   78ea8:	str	r0, [r3, #616]	; 0x268
   78eac:	b	78134 <fputs@plt+0x66fc0>
   78eb0:	ldr	r3, [sp, #36]	; 0x24
   78eb4:	cmp	r3, #0
   78eb8:	beq	78edc <fputs@plt+0x67d68>
   78ebc:	ldrb	r3, [fp, #67]	; 0x43
   78ec0:	cmp	r3, #0
   78ec4:	bne	78f00 <fputs@plt+0x67d8c>
   78ec8:	movw	r1, #57804	; 0xe1cc
   78ecc:	movt	r1, #8
   78ed0:	mov	r0, sl
   78ed4:	bl	3907c <fputs@plt+0x27f08>
   78ed8:	b	78134 <fputs@plt+0x66fc0>
   78edc:	ldr	r3, [sp, #48]	; 0x30
   78ee0:	ldrb	r2, [r3, #8]
   78ee4:	sub	r2, r2, #1
   78ee8:	asr	r3, r2, #31
   78eec:	movw	r1, #57792	; 0xe1c0
   78ef0:	movt	r1, #8
   78ef4:	mov	r0, r9
   78ef8:	bl	2e620 <fputs@plt+0x1d4ac>
   78efc:	b	78134 <fputs@plt+0x66fc0>
   78f00:	mov	r2, #1
   78f04:	mov	r1, #0
   78f08:	ldr	r0, [sp, #36]	; 0x24
   78f0c:	bl	29930 <fputs@plt+0x187bc>
   78f10:	add	r3, r0, #1
   78f14:	and	r3, r3, #7
   78f18:	cmp	r3, #0
   78f1c:	moveq	r3, #1
   78f20:	ldr	r2, [sp, #48]	; 0x30
   78f24:	strb	r3, [r2, #8]
   78f28:	mov	r3, #1
   78f2c:	strb	r3, [r2, #9]
   78f30:	mov	r0, fp
   78f34:	bl	20068 <fputs@plt+0xeef4>
   78f38:	b	78134 <fputs@plt+0x66fc0>
   78f3c:	ldr	r3, [sp, #36]	; 0x24
   78f40:	cmp	r3, #0
   78f44:	beq	78fa8 <fputs@plt+0x67e34>
   78f48:	movw	r2, #41152	; 0xa0c0
   78f4c:	movt	r2, #8
   78f50:	mov	r3, #12
   78f54:	mla	r4, r3, r4, r2
   78f58:	ldr	r4, [r4, #-3404]	; 0xfffff2b4
   78f5c:	ldrb	r3, [fp, #67]	; 0x43
   78f60:	cmp	r3, #0
   78f64:	biceq	r4, r4, #524288	; 0x80000
   78f68:	mov	r1, #0
   78f6c:	ldr	r0, [sp, #36]	; 0x24
   78f70:	bl	29a38 <fputs@plt+0x188c4>
   78f74:	cmp	r0, #0
   78f78:	beq	78fe0 <fputs@plt+0x67e6c>
   78f7c:	ldr	r3, [fp, #24]
   78f80:	orr	r4, r3, r4
   78f84:	str	r4, [fp, #24]
   78f88:	mov	r3, #0
   78f8c:	mov	r2, r3
   78f90:	mov	r1, #147	; 0x93
   78f94:	mov	r0, r9
   78f98:	bl	2e4d0 <fputs@plt+0x1d35c>
   78f9c:	mov	r0, fp
   78fa0:	bl	20068 <fputs@plt+0xeef4>
   78fa4:	b	78134 <fputs@plt+0x66fc0>
   78fa8:	movw	r2, #41152	; 0xa0c0
   78fac:	movt	r2, #8
   78fb0:	mov	r3, #12
   78fb4:	mla	r4, r3, r4, r2
   78fb8:	ldr	r2, [fp, #24]
   78fbc:	ldr	r3, [r4, #-3404]	; 0xfffff2b4
   78fc0:	tst	r2, r3
   78fc4:	movne	r2, #1
   78fc8:	moveq	r2, #0
   78fcc:	mov	r3, #0
   78fd0:	ldr	r1, [r4, #-3412]	; 0xfffff2ac
   78fd4:	mov	r0, r9
   78fd8:	bl	2e620 <fputs@plt+0x1d4ac>
   78fdc:	b	78134 <fputs@plt+0x66fc0>
   78fe0:	ldr	r3, [fp, #24]
   78fe4:	bic	r3, r3, r4
   78fe8:	str	r3, [fp, #24]
   78fec:	cmp	r4, #16777216	; 0x1000000
   78ff0:	bne	78f88 <fputs@plt+0x67e14>
   78ff4:	add	r3, fp, #448	; 0x1c0
   78ff8:	mov	r0, #0
   78ffc:	mov	r1, #0
   79000:	strd	r0, [r3]
   79004:	b	78f88 <fputs@plt+0x67e14>
   79008:	ldr	r3, [sp, #36]	; 0x24
   7900c:	cmp	r3, #0
   79010:	beq	78134 <fputs@plt+0x66fc0>
   79014:	ldr	r2, [sp, #44]	; 0x2c
   79018:	mov	r1, r3
   7901c:	mov	r0, fp
   79020:	bl	19020 <fputs@plt+0x7eac>
   79024:	subs	r5, r0, #0
   79028:	beq	78134 <fputs@plt+0x66fc0>
   7902c:	mov	r0, r5
   79030:	bl	191f0 <fputs@plt+0x807c>
   79034:	str	r0, [sp, #48]	; 0x30
   79038:	mov	r4, #6
   7903c:	str	r4, [sl, #76]	; 0x4c
   79040:	ldr	r1, [sp, #40]	; 0x28
   79044:	mov	r0, sl
   79048:	bl	58198 <fputs@plt+0x47024>
   7904c:	ldr	r2, [pc, #920]	; 793ec <fputs@plt+0x68278>
   79050:	mov	r1, r4
   79054:	mov	r0, r9
   79058:	bl	2d198 <fputs@plt+0x1c024>
   7905c:	mov	r1, r5
   79060:	mov	r0, sl
   79064:	bl	54c44 <fputs@plt+0x43ad0>
   79068:	ldr	r8, [r5, #4]
   7906c:	ldrsh	r3, [r5, #34]	; 0x22
   79070:	cmp	r3, #0
   79074:	ble	78134 <fputs@plt+0x66fc0>
   79078:	ldr	r7, [sp, #56]	; 0x38
   7907c:	mov	sl, r7
   79080:	movw	r6, #23480	; 0x5bb8
   79084:	movt	r6, #8
   79088:	movw	r2, #57860	; 0xe204
   7908c:	movt	r2, #8
   79090:	str	r2, [sp, #52]	; 0x34
   79094:	b	79124 <fputs@plt+0x67fb0>
   79098:	mov	r4, #1
   7909c:	sub	r3, r7, sl
   790a0:	str	r3, [sp, #40]	; 0x28
   790a4:	ldr	r3, [r8]
   790a8:	str	r3, [sp, #44]	; 0x2c
   790ac:	mov	r1, r6
   790b0:	mov	r0, r8
   790b4:	bl	1c518 <fputs@plt+0xb3a4>
   790b8:	ldrb	r2, [r8, #12]
   790bc:	adds	r2, r2, #0
   790c0:	movne	r2, #1
   790c4:	ldr	r3, [r8, #4]
   790c8:	cmp	r3, #0
   790cc:	ldrne	r3, [r3, #8]
   790d0:	str	r4, [sp, #16]
   790d4:	str	r3, [sp, #12]
   790d8:	str	r2, [sp, #8]
   790dc:	str	r0, [sp, #4]
   790e0:	ldr	r3, [sp, #44]	; 0x2c
   790e4:	str	r3, [sp]
   790e8:	ldr	r3, [sp, #40]	; 0x28
   790ec:	ldr	r2, [sp, #52]	; 0x34
   790f0:	mov	r1, #1
   790f4:	mov	r0, r9
   790f8:	bl	2e4ec <fputs@plt+0x1d378>
   790fc:	mov	r3, #6
   79100:	mov	r2, #1
   79104:	mov	r1, #33	; 0x21
   79108:	mov	r0, r9
   7910c:	bl	2e4d0 <fputs@plt+0x1d35c>
   79110:	add	r7, r7, #1
   79114:	add	r8, r8, #16
   79118:	ldrsh	r3, [r5, #34]	; 0x22
   7911c:	cmp	r3, r7
   79120:	ble	78134 <fputs@plt+0x66fc0>
   79124:	ldrb	r2, [r8, #15]
   79128:	tst	r2, #2
   7912c:	addne	sl, sl, #1
   79130:	bne	79110 <fputs@plt+0x67f9c>
   79134:	tst	r2, #1
   79138:	ldreq	r4, [sp, #56]	; 0x38
   7913c:	beq	7909c <fputs@plt+0x67f28>
   79140:	ldr	r2, [sp, #48]	; 0x30
   79144:	cmp	r2, #0
   79148:	moveq	r4, #1
   7914c:	beq	7909c <fputs@plt+0x67f28>
   79150:	cmp	r3, #0
   79154:	ble	79098 <fputs@plt+0x67f24>
   79158:	ldr	r2, [r2, #4]
   7915c:	ldrsh	r1, [r2]
   79160:	cmp	r1, r7
   79164:	beq	79188 <fputs@plt+0x68014>
   79168:	mov	r4, #1
   7916c:	add	r4, r4, #1
   79170:	cmp	r4, r3
   79174:	bgt	7909c <fputs@plt+0x67f28>
   79178:	ldrsh	r1, [r2, #2]!
   7917c:	cmp	r1, r7
   79180:	bne	7916c <fputs@plt+0x67ff8>
   79184:	b	7909c <fputs@plt+0x67f28>
   79188:	mov	r4, #1
   7918c:	b	7909c <fputs@plt+0x67f28>
   79190:	mov	r0, sl
   79194:	bl	2de28 <fputs@plt+0x1ccb4>
   79198:	mov	r5, r0
   7919c:	mov	r4, #4
   791a0:	str	r4, [sl, #76]	; 0x4c
   791a4:	ldr	r1, [sp, #40]	; 0x28
   791a8:	mov	r0, sl
   791ac:	bl	58198 <fputs@plt+0x47024>
   791b0:	ldr	r2, [pc, #568]	; 793f0 <fputs@plt+0x6827c>
   791b4:	mov	r1, r4
   791b8:	mov	r0, r5
   791bc:	bl	2d198 <fputs@plt+0x1c024>
   791c0:	ldr	r3, [sp, #48]	; 0x30
   791c4:	ldr	r3, [r3, #12]
   791c8:	ldr	sl, [r3, #16]
   791cc:	cmp	sl, #0
   791d0:	beq	78134 <fputs@plt+0x66fc0>
   791d4:	movw	r3, #57868	; 0xe20c
   791d8:	movt	r3, #8
   791dc:	str	r3, [sp, #40]	; 0x28
   791e0:	mov	r6, #1
   791e4:	movw	r9, #57876	; 0xe214
   791e8:	movt	r9, #8
   791ec:	b	791fc <fputs@plt+0x68088>
   791f0:	ldr	sl, [sl]
   791f4:	cmp	sl, #0
   791f8:	beq	78134 <fputs@plt+0x66fc0>
   791fc:	ldr	r4, [sl, #8]
   79200:	ldr	r3, [r4]
   79204:	ldrsh	r2, [r4, #38]	; 0x26
   79208:	str	r2, [sp, #8]
   7920c:	ldrsh	r2, [r4, #40]	; 0x28
   79210:	str	r2, [sp, #4]
   79214:	mov	r2, #0
   79218:	str	r2, [sp]
   7921c:	ldr	r2, [sp, #40]	; 0x28
   79220:	mov	r1, r6
   79224:	mov	r0, r5
   79228:	bl	2e4ec <fputs@plt+0x1d378>
   7922c:	mov	r3, #4
   79230:	mov	r2, r6
   79234:	mov	r1, #33	; 0x21
   79238:	mov	r0, r5
   7923c:	bl	2e4d0 <fputs@plt+0x1d35c>
   79240:	ldr	r4, [r4, #8]
   79244:	cmp	r4, #0
   79248:	beq	791f0 <fputs@plt+0x6807c>
   7924c:	mov	r8, #2
   79250:	mov	r7, #4
   79254:	ldr	r3, [r4]
   79258:	ldr	r2, [r4, #8]
   7925c:	ldrsh	r2, [r2]
   79260:	str	r2, [sp, #4]
   79264:	ldrsh	r2, [r4, #48]	; 0x30
   79268:	str	r2, [sp]
   7926c:	mov	r2, r9
   79270:	mov	r1, r8
   79274:	mov	r0, r5
   79278:	bl	2e4ec <fputs@plt+0x1d378>
   7927c:	mov	r3, r7
   79280:	mov	r2, r6
   79284:	mov	r1, #33	; 0x21
   79288:	mov	r0, r5
   7928c:	bl	2e4d0 <fputs@plt+0x1d35c>
   79290:	ldr	r4, [r4, #20]
   79294:	cmp	r4, #0
   79298:	bne	79254 <fputs@plt+0x680e0>
   7929c:	b	791f0 <fputs@plt+0x6807c>
   792a0:	ldr	r3, [sp, #36]	; 0x24
   792a4:	cmp	r3, #0
   792a8:	beq	78134 <fputs@plt+0x66fc0>
   792ac:	ldr	r2, [sp, #44]	; 0x2c
   792b0:	mov	r1, r3
   792b4:	mov	r0, fp
   792b8:	bl	190d0 <fputs@plt+0x7f5c>
   792bc:	subs	r5, r0, #0
   792c0:	beq	78134 <fputs@plt+0x66fc0>
   792c4:	movw	r2, #41152	; 0xa0c0
   792c8:	movt	r2, #8
   792cc:	mov	r3, #12
   792d0:	mla	r4, r3, r4, r2
   792d4:	ldr	r8, [r4, #-3404]	; 0xfffff2b4
   792d8:	cmp	r8, #0
   792dc:	ldrhne	r6, [r5, #52]	; 0x34
   792e0:	movne	r3, #6
   792e4:	ldrheq	r6, [r5, #50]	; 0x32
   792e8:	moveq	r3, #3
   792ec:	str	r3, [sl, #76]	; 0x4c
   792f0:	ldr	r7, [r5, #12]
   792f4:	ldr	r1, [sp, #40]	; 0x28
   792f8:	mov	r0, sl
   792fc:	bl	58198 <fputs@plt+0x47024>
   79300:	ldr	r2, [pc, #236]	; 793f4 <fputs@plt+0x68280>
   79304:	ldr	r1, [sl, #76]	; 0x4c
   79308:	mov	r0, r9
   7930c:	bl	2d198 <fputs@plt+0x1c024>
   79310:	cmp	r6, #0
   79314:	ble	78134 <fputs@plt+0x66fc0>
   79318:	movw	r3, #57880	; 0xe218
   7931c:	movt	r3, #8
   79320:	str	r3, [sp, #40]	; 0x28
   79324:	movw	r3, #57884	; 0xe21c
   79328:	movt	r3, #8
   7932c:	str	r3, [sp, #44]	; 0x2c
   79330:	str	fp, [sp, #48]	; 0x30
   79334:	ldr	r4, [sp, #56]	; 0x38
   79338:	b	7935c <fputs@plt+0x681e8>
   7933c:	ldr	r3, [sl, #76]	; 0x4c
   79340:	mov	r2, #1
   79344:	mov	r1, #33	; 0x21
   79348:	mov	r0, r9
   7934c:	bl	2e4d0 <fputs@plt+0x1d35c>
   79350:	add	r4, r4, #1
   79354:	cmp	r6, r4
   79358:	beq	793d8 <fputs@plt+0x68264>
   7935c:	ldr	r2, [r5, #4]
   79360:	lsl	r3, r4, #1
   79364:	ldrsh	r3, [r2, r3]
   79368:	cmp	r3, #0
   7936c:	ldrge	r2, [r7, #4]
   79370:	ldrge	r2, [r2, r3, lsl #4]
   79374:	movlt	r2, #0
   79378:	str	r2, [sp, #4]
   7937c:	str	r3, [sp]
   79380:	mov	r3, r4
   79384:	ldr	r2, [sp, #40]	; 0x28
   79388:	mov	r1, #1
   7938c:	mov	r0, r9
   79390:	bl	2e4ec <fputs@plt+0x1d378>
   79394:	cmp	r8, #0
   79398:	beq	7933c <fputs@plt+0x681c8>
   7939c:	ldr	r3, [r5, #28]
   793a0:	ldrb	r3, [r3, r4]
   793a4:	ldrh	r2, [r5, #50]	; 0x32
   793a8:	cmp	r2, r4
   793ac:	movle	r2, #0
   793b0:	movgt	r2, #1
   793b4:	str	r2, [sp, #4]
   793b8:	ldr	r2, [r5, #32]
   793bc:	ldr	r2, [r2, r4, lsl #2]
   793c0:	str	r2, [sp]
   793c4:	ldr	r2, [sp, #44]	; 0x2c
   793c8:	mov	r1, #4
   793cc:	mov	r0, r9
   793d0:	bl	2e4ec <fputs@plt+0x1d378>
   793d4:	b	7933c <fputs@plt+0x681c8>
   793d8:	ldr	fp, [sp, #48]	; 0x30
   793dc:	b	78134 <fputs@plt+0x66fc0>
   793e0:	andeq	r9, r8, r4, lsr #12
   793e4:	andeq	r9, r8, r0, lsl #1
   793e8:	andeq	r9, r8, r8, asr #12
   793ec:	andeq	r1, sl, r4, asr #25
   793f0:	ldrdeq	r1, [sl], -ip
   793f4:	andeq	r1, sl, ip, ror #25
   793f8:	andeq	r1, sl, r4, lsl #26
   793fc:	andeq	r9, r8, r0, ror #12
   79400:	andeq	r1, sl, r8, lsl sp
   79404:	andeq	r1, sl, r4, lsr #26
   79408:	andeq	r1, sl, ip, lsr #26
   7940c:	andeq	r1, sl, ip, asr #26
   79410:	ldr	r3, [sp, #36]	; 0x24
   79414:	cmp	r3, #0
   79418:	beq	78134 <fputs@plt+0x66fc0>
   7941c:	ldr	r2, [sp, #44]	; 0x2c
   79420:	mov	r1, r3
   79424:	mov	r0, fp
   79428:	bl	19020 <fputs@plt+0x7eac>
   7942c:	subs	r5, r0, #0
   79430:	beq	78134 <fputs@plt+0x66fc0>
   79434:	mov	r0, sl
   79438:	bl	2de28 <fputs@plt+0x1ccb4>
   7943c:	mov	r6, r0
   79440:	mov	r4, #5
   79444:	str	r4, [sl, #76]	; 0x4c
   79448:	ldr	r1, [sp, #40]	; 0x28
   7944c:	mov	r0, sl
   79450:	bl	58198 <fputs@plt+0x47024>
   79454:	ldr	r2, [pc, #-100]	; 793f8 <fputs@plt+0x68284>
   79458:	mov	r1, r4
   7945c:	mov	r0, r6
   79460:	bl	2d198 <fputs@plt+0x1c024>
   79464:	ldr	r7, [r5, #8]
   79468:	cmp	r7, #0
   7946c:	beq	78134 <fputs@plt+0x66fc0>
   79470:	ldr	r3, [pc, #-124]	; 793fc <fputs@plt+0x68288>
   79474:	ldrd	r4, [r3, #-4]!
   79478:	ldr	r8, [r3, #8]
   7947c:	ldr	r9, [sp, #56]	; 0x38
   79480:	strd	r4, [sp, #120]	; 0x78
   79484:	str	r8, [sp, #128]	; 0x80
   79488:	ldr	r3, [r7, #36]	; 0x24
   7948c:	adds	r3, r3, #0
   79490:	movne	r3, #1
   79494:	str	r3, [sp, #12]
   79498:	ldrb	r3, [r7, #55]	; 0x37
   7949c:	and	r3, r3, #3
   794a0:	add	r2, sp, #152	; 0x98
   794a4:	add	r3, r2, r3, lsl #2
   794a8:	ldr	r3, [r3, #-32]	; 0xffffffe0
   794ac:	str	r3, [sp, #8]
   794b0:	ldrb	r3, [r7, #54]	; 0x36
   794b4:	adds	r3, r3, #0
   794b8:	movne	r3, #1
   794bc:	str	r3, [sp, #4]
   794c0:	ldr	r3, [r7]
   794c4:	str	r3, [sp]
   794c8:	mov	r3, r9
   794cc:	movw	r2, #57888	; 0xe220
   794d0:	movt	r2, #8
   794d4:	mov	r1, #1
   794d8:	mov	r0, r6
   794dc:	bl	2e4ec <fputs@plt+0x1d378>
   794e0:	mov	r3, #5
   794e4:	mov	r2, #1
   794e8:	mov	r1, #33	; 0x21
   794ec:	mov	r0, r6
   794f0:	bl	2e4d0 <fputs@plt+0x1d35c>
   794f4:	ldr	r7, [r7, #20]
   794f8:	add	r9, r9, #1
   794fc:	cmp	r7, #0
   79500:	bne	79480 <fputs@plt+0x6830c>
   79504:	b	78134 <fputs@plt+0x66fc0>
   79508:	mov	r1, #3
   7950c:	str	r1, [sl, #76]	; 0x4c
   79510:	ldr	r2, [pc, #-280]	; 79400 <fputs@plt+0x6828c>
   79514:	mov	r0, r9
   79518:	bl	2d198 <fputs@plt+0x1c024>
   7951c:	ldr	r3, [fp, #20]
   79520:	cmp	r3, #0
   79524:	ble	78134 <fputs@plt+0x66fc0>
   79528:	movw	r5, #57896	; 0xe228
   7952c:	movt	r5, #8
   79530:	mov	r4, #1
   79534:	movw	r6, #23480	; 0x5bb8
   79538:	movt	r6, #8
   7953c:	ldr	r7, [sp, #56]	; 0x38
   79540:	b	79554 <fputs@plt+0x683e0>
   79544:	add	r7, r7, #1
   79548:	ldr	r3, [fp, #20]
   7954c:	cmp	r3, r7
   79550:	ble	78134 <fputs@plt+0x66fc0>
   79554:	ldr	r2, [fp, #16]
   79558:	add	r3, r2, r7, lsl #4
   7955c:	ldr	r3, [r3, #4]
   79560:	cmp	r3, #0
   79564:	beq	79544 <fputs@plt+0x683d0>
   79568:	ldr	r2, [r2, r7, lsl #4]
   7956c:	ldr	r3, [r3, #4]
   79570:	ldr	r3, [r3]
   79574:	ldrb	r1, [r3, #16]
   79578:	cmp	r1, #0
   7957c:	ldreq	r3, [r3, #176]	; 0xb0
   79580:	movne	r3, r6
   79584:	str	r3, [sp, #4]
   79588:	str	r2, [sp]
   7958c:	mov	r3, r7
   79590:	mov	r2, r5
   79594:	mov	r1, r4
   79598:	mov	r0, r9
   7959c:	bl	2e4ec <fputs@plt+0x1d378>
   795a0:	mov	r3, #3
   795a4:	mov	r2, r4
   795a8:	mov	r1, #33	; 0x21
   795ac:	mov	r0, r9
   795b0:	bl	2e4d0 <fputs@plt+0x1d35c>
   795b4:	b	79544 <fputs@plt+0x683d0>
   795b8:	mov	r1, #2
   795bc:	str	r1, [sl, #76]	; 0x4c
   795c0:	ldr	r2, [pc, #-452]	; 79404 <fputs@plt+0x68290>
   795c4:	mov	r0, r9
   795c8:	bl	2d198 <fputs@plt+0x1c024>
   795cc:	ldr	r4, [fp, #372]	; 0x174
   795d0:	cmp	r4, #0
   795d4:	beq	78134 <fputs@plt+0x66fc0>
   795d8:	movw	r7, #57900	; 0xe22c
   795dc:	movt	r7, #8
   795e0:	mov	r5, #1
   795e4:	mov	r8, #2
   795e8:	ldr	r3, [sp, #56]	; 0x38
   795ec:	add	r6, r3, #1
   795f0:	ldr	r2, [r4, #8]
   795f4:	ldr	r2, [r2]
   795f8:	str	r2, [sp]
   795fc:	mov	r2, r7
   79600:	mov	r1, r5
   79604:	mov	r0, r9
   79608:	bl	2e4ec <fputs@plt+0x1d378>
   7960c:	mov	r3, r8
   79610:	mov	r2, r5
   79614:	mov	r1, #33	; 0x21
   79618:	mov	r0, r9
   7961c:	bl	2e4d0 <fputs@plt+0x1d35c>
   79620:	ldr	r4, [r4]
   79624:	mov	r3, r6
   79628:	cmp	r4, #0
   7962c:	bne	795ec <fputs@plt+0x68478>
   79630:	b	78134 <fputs@plt+0x66fc0>
   79634:	ldr	r3, [sp, #36]	; 0x24
   79638:	cmp	r3, #0
   7963c:	beq	78134 <fputs@plt+0x66fc0>
   79640:	ldr	r2, [sp, #44]	; 0x2c
   79644:	mov	r1, r3
   79648:	mov	r0, fp
   7964c:	bl	19020 <fputs@plt+0x7eac>
   79650:	subs	r7, r0, #0
   79654:	beq	78134 <fputs@plt+0x66fc0>
   79658:	mov	r0, sl
   7965c:	bl	2de28 <fputs@plt+0x1ccb4>
   79660:	mov	r6, r0
   79664:	str	r0, [sp, #44]	; 0x2c
   79668:	ldr	r4, [r7, #16]
   7966c:	cmp	r4, #0
   79670:	beq	78134 <fputs@plt+0x66fc0>
   79674:	mov	r5, #8
   79678:	str	r5, [sl, #76]	; 0x4c
   7967c:	ldr	r1, [sp, #40]	; 0x28
   79680:	mov	r0, sl
   79684:	bl	58198 <fputs@plt+0x47024>
   79688:	ldr	r2, [pc, #-648]	; 79408 <fputs@plt+0x68294>
   7968c:	mov	r1, r5
   79690:	mov	r0, r6
   79694:	bl	2d198 <fputs@plt+0x1c024>
   79698:	ldr	r3, [sp, #56]	; 0x38
   7969c:	str	r3, [sp, #40]	; 0x28
   796a0:	movw	sl, #57904	; 0xe230
   796a4:	movt	sl, #8
   796a8:	movw	r9, #57916	; 0xe23c
   796ac:	movt	r9, #8
   796b0:	b	79758 <fputs@plt+0x685e4>
   796b4:	mov	r6, r4
   796b8:	ldr	r5, [sp, #56]	; 0x38
   796bc:	ldrb	r0, [r4, #26]
   796c0:	bl	1a224 <fputs@plt+0x90b0>
   796c4:	mov	r8, r0
   796c8:	ldrb	r0, [r4, #25]
   796cc:	bl	1a224 <fputs@plt+0x90b0>
   796d0:	str	r9, [sp, #24]
   796d4:	str	r0, [sp, #20]
   796d8:	str	r8, [sp, #16]
   796dc:	ldr	r3, [r6, #40]	; 0x28
   796e0:	str	r3, [sp, #12]
   796e4:	ldr	r2, [r6, #36]	; 0x24
   796e8:	ldr	r3, [r7, #4]
   796ec:	ldr	r3, [r3, r2, lsl #4]
   796f0:	str	r3, [sp, #8]
   796f4:	ldr	r3, [r4, #8]
   796f8:	str	r3, [sp, #4]
   796fc:	str	r5, [sp]
   79700:	ldr	r3, [sp, #40]	; 0x28
   79704:	mov	r2, sl
   79708:	mov	r1, #1
   7970c:	ldr	r8, [sp, #44]	; 0x2c
   79710:	mov	r0, r8
   79714:	bl	2e4ec <fputs@plt+0x1d378>
   79718:	mov	r3, #8
   7971c:	mov	r2, #1
   79720:	mov	r1, #33	; 0x21
   79724:	mov	r0, r8
   79728:	bl	2e4d0 <fputs@plt+0x1d35c>
   7972c:	add	r5, r5, #1
   79730:	add	r6, r6, #8
   79734:	ldr	r3, [r4, #20]
   79738:	cmp	r3, r5
   7973c:	bgt	796bc <fputs@plt+0x68548>
   79740:	ldr	r3, [sp, #40]	; 0x28
   79744:	add	r3, r3, #1
   79748:	str	r3, [sp, #40]	; 0x28
   7974c:	ldr	r4, [r4, #4]
   79750:	cmp	r4, #0
   79754:	beq	78134 <fputs@plt+0x66fc0>
   79758:	ldr	r3, [r4, #20]
   7975c:	cmp	r3, #0
   79760:	bgt	796b4 <fputs@plt+0x68540>
   79764:	b	79740 <fputs@plt+0x685cc>
   79768:	ldr	r3, [sl, #76]	; 0x4c
   7976c:	str	r3, [sp, #100]	; 0x64
   79770:	add	r2, r3, #1
   79774:	str	r2, [sp, #80]	; 0x50
   79778:	add	r2, r3, #5
   7977c:	str	r2, [sp, #92]	; 0x5c
   79780:	add	r3, r3, #6
   79784:	str	r3, [sp, #76]	; 0x4c
   79788:	str	r3, [sl, #76]	; 0x4c
   7978c:	mov	r0, sl
   79790:	bl	2de28 <fputs@plt+0x1ccb4>
   79794:	mov	r9, r0
   79798:	ldr	r2, [pc, #-916]	; 7940c <fputs@plt+0x68298>
   7979c:	mov	r1, #4
   797a0:	bl	2d198 <fputs@plt+0x1c024>
   797a4:	ldr	r1, [sp, #40]	; 0x28
   797a8:	mov	r0, sl
   797ac:	bl	58198 <fputs@plt+0x47024>
   797b0:	ldr	r3, [fp, #16]
   797b4:	ldr	r2, [sp, #52]	; 0x34
   797b8:	add	r3, r3, r2
   797bc:	ldr	r3, [r3, #12]
   797c0:	ldr	r3, [r3, #16]
   797c4:	str	r3, [sp, #88]	; 0x58
   797c8:	cmp	r3, #0
   797cc:	beq	78134 <fputs@plt+0x66fc0>
   797d0:	mov	r7, #0
   797d4:	movw	r3, #57864	; 0xe208
   797d8:	movt	r3, #8
   797dc:	str	r3, [sp, #84]	; 0x54
   797e0:	str	fp, [sp, #60]	; 0x3c
   797e4:	str	sl, [sp, #72]	; 0x48
   797e8:	mov	sl, r9
   797ec:	b	79a9c <fputs@plt+0x68928>
   797f0:	ldr	fp, [sp, #60]	; 0x3c
   797f4:	b	78134 <fputs@plt+0x66fc0>
   797f8:	ldr	r3, [sp, #88]	; 0x58
   797fc:	ldr	fp, [r3, #8]
   79800:	ldr	r3, [r3]
   79804:	str	r3, [sp, #88]	; 0x58
   79808:	cmp	fp, #0
   7980c:	beq	79a90 <fputs@plt+0x6891c>
   79810:	ldr	r3, [fp, #16]
   79814:	cmp	r3, #0
   79818:	beq	79a90 <fputs@plt+0x6891c>
   7981c:	b	79ad4 <fputs@plt+0x68960>
   79820:	mov	r3, #54	; 0x36
   79824:	str	r3, [sp]
   79828:	mov	r3, r5
   7982c:	mov	r2, r9
   79830:	mov	r1, r6
   79834:	mov	r0, r8
   79838:	bl	3ba48 <fputs@plt+0x2a8d4>
   7983c:	add	r6, r6, #1
   79840:	ldr	r4, [r4, #4]
   79844:	cmp	r4, #0
   79848:	beq	7ac44 <fputs@plt+0x69ad0>
   7984c:	ldr	r2, [sp, #44]	; 0x2c
   79850:	ldr	r1, [r4, #8]
   79854:	ldr	r0, [sp, #60]	; 0x3c
   79858:	bl	19020 <fputs@plt+0x7eac>
   7985c:	subs	r5, r0, #0
   79860:	beq	7983c <fputs@plt+0x686c8>
   79864:	str	r7, [sp, #116]	; 0x74
   79868:	ldr	r2, [r5, #28]
   7986c:	ldr	r3, [r5]
   79870:	str	r3, [sp]
   79874:	mov	r3, r7
   79878:	mov	r1, r9
   7987c:	mov	r0, r8
   79880:	bl	2db38 <fputs@plt+0x1c9c4>
   79884:	str	r7, [sp]
   79888:	add	r3, sp, #116	; 0x74
   7988c:	mov	r2, r4
   79890:	mov	r1, r5
   79894:	mov	r0, r8
   79898:	bl	3b2b0 <fputs@plt+0x2a13c>
   7989c:	cmp	r0, #0
   798a0:	bne	7aa8c <fputs@plt+0x69918>
   798a4:	ldr	r3, [sp, #116]	; 0x74
   798a8:	cmp	r3, #0
   798ac:	beq	79820 <fputs@plt+0x686ac>
   798b0:	ldr	r3, [r3, #44]	; 0x2c
   798b4:	str	r9, [sp]
   798b8:	mov	r2, r6
   798bc:	mov	r1, #54	; 0x36
   798c0:	mov	r0, sl
   798c4:	bl	2dd84 <fputs@plt+0x1cc10>
   798c8:	ldr	r1, [sp, #116]	; 0x74
   798cc:	mov	r0, r8
   798d0:	bl	3ba18 <fputs@plt+0x2a8a4>
   798d4:	b	7983c <fputs@plt+0x686c8>
   798d8:	ldr	r3, [sp, #72]	; 0x48
   798dc:	str	r6, [r3, #72]	; 0x48
   798e0:	b	7ac54 <fputs@plt+0x69ae0>
   798e4:	ldr	r3, [sp, #76]	; 0x4c
   798e8:	mov	r2, r7
   798ec:	mov	r1, #103	; 0x67
   798f0:	mov	r0, sl
   798f4:	bl	2e4d0 <fputs@plt+0x1d35c>
   798f8:	ldr	r3, [sp, #76]	; 0x4c
   798fc:	str	r3, [sp]
   79900:	mov	r3, r7
   79904:	mov	r2, fp
   79908:	mov	r1, #70	; 0x46
   7990c:	mov	r0, sl
   79910:	bl	2dd84 <fputs@plt+0x1cc10>
   79914:	ldr	r1, [sp, #48]	; 0x30
   79918:	mov	r0, sl
   7991c:	bl	2e718 <fputs@plt+0x1d5a4>
   79920:	ldr	r1, [sl, #32]
   79924:	sub	r1, r1, #2
   79928:	mov	r0, sl
   7992c:	bl	17a4c <fputs@plt+0x68d8>
   79930:	add	r3, r9, #2
   79934:	mov	r2, r7
   79938:	mov	r1, #103	; 0x67
   7993c:	mov	r0, sl
   79940:	bl	2e4d0 <fputs@plt+0x1d35c>
   79944:	ldr	r3, [r6, #8]
   79948:	sub	r2, fp, #1
   7994c:	str	r2, [sp]
   79950:	ldr	r2, [sp, #84]	; 0x54
   79954:	add	r1, r9, #3
   79958:	mov	r0, sl
   7995c:	bl	2e4ec <fputs@plt+0x1d378>
   79960:	mov	r3, #4
   79964:	ldr	r2, [sp, #80]	; 0x50
   79968:	mov	r1, #33	; 0x21
   7996c:	mov	r0, sl
   79970:	bl	2e4d0 <fputs@plt+0x1d35c>
   79974:	ldr	r1, [sp, #48]	; 0x30
   79978:	mov	r0, sl
   7997c:	bl	179c8 <fputs@plt+0x6854>
   79980:	ldr	r1, [sp, #120]	; 0x78
   79984:	ldr	r0, [sp, #60]	; 0x3c
   79988:	bl	214f4 <fputs@plt+0x10380>
   7998c:	add	fp, fp, #1
   79990:	ldr	r6, [r6, #4]
   79994:	cmp	r6, #0
   79998:	beq	79a6c <fputs@plt+0x688f8>
   7999c:	ldr	r2, [sp, #44]	; 0x2c
   799a0:	ldr	r1, [r6, #8]
   799a4:	ldr	r0, [sp, #60]	; 0x3c
   799a8:	bl	19020 <fputs@plt+0x7eac>
   799ac:	str	r7, [sp, #116]	; 0x74
   799b0:	str	r7, [sp, #120]	; 0x78
   799b4:	subs	r3, r0, #0
   799b8:	mov	r1, r3
   799bc:	str	r3, [sp, #68]	; 0x44
   799c0:	beq	7ac24 <fputs@plt+0x69ab0>
   799c4:	add	r3, sp, #120	; 0x78
   799c8:	str	r3, [sp]
   799cc:	add	r3, sp, #116	; 0x74
   799d0:	mov	r2, r6
   799d4:	ldr	r0, [sp, #72]	; 0x48
   799d8:	bl	3b2b0 <fputs@plt+0x2a13c>
   799dc:	mov	r0, sl
   799e0:	bl	2dc2c <fputs@plt+0x1cab8>
   799e4:	mov	r5, r0
   799e8:	str	r0, [sp, #48]	; 0x30
   799ec:	ldr	r3, [sp, #116]	; 0x74
   799f0:	cmp	r3, #0
   799f4:	bne	7ab58 <fputs@plt+0x699e4>
   799f8:	ldr	r4, [r6, #36]	; 0x24
   799fc:	ldr	r3, [sp, #52]	; 0x34
   79a00:	ldrsh	r3, [r3, #32]
   79a04:	cmp	r3, r4
   79a08:	beq	798e4 <fputs@plt+0x68770>
   79a0c:	ldr	r8, [sp, #76]	; 0x4c
   79a10:	str	r8, [sp]
   79a14:	mov	r3, r4
   79a18:	mov	r2, r7
   79a1c:	mov	r1, #47	; 0x2f
   79a20:	mov	r0, sl
   79a24:	bl	2dd84 <fputs@plt+0x1cc10>
   79a28:	mov	r3, r8
   79a2c:	mov	r2, r4
   79a30:	ldr	r1, [sp, #52]	; 0x34
   79a34:	mov	r0, sl
   79a38:	bl	42124 <fputs@plt+0x30fb0>
   79a3c:	mov	r3, r5
   79a40:	mov	r2, r8
   79a44:	mov	r1, #76	; 0x4c
   79a48:	mov	r0, sl
   79a4c:	bl	2e4d0 <fputs@plt+0x1d35c>
   79a50:	ldr	r3, [sl, #32]
   79a54:	add	r3, r3, #3
   79a58:	mov	r2, r8
   79a5c:	mov	r1, #38	; 0x26
   79a60:	mov	r0, sl
   79a64:	bl	2e4d0 <fputs@plt+0x1d35c>
   79a68:	b	798f8 <fputs@plt+0x68784>
   79a6c:	ldr	r4, [sp, #96]	; 0x60
   79a70:	add	r3, r4, #1
   79a74:	mov	r2, r7
   79a78:	mov	r1, #7
   79a7c:	mov	r0, sl
   79a80:	bl	2e4d0 <fputs@plt+0x1d35c>
   79a84:	mov	r1, r4
   79a88:	mov	r0, sl
   79a8c:	bl	17a4c <fputs@plt+0x68d8>
   79a90:	ldr	r3, [sp, #88]	; 0x58
   79a94:	cmp	r3, #0
   79a98:	beq	79b54 <fputs@plt+0x689e0>
   79a9c:	ldr	r2, [sp, #36]	; 0x24
   79aa0:	cmp	r2, #0
   79aa4:	beq	797f8 <fputs@plt+0x68684>
   79aa8:	ldr	r3, [sp, #44]	; 0x2c
   79aac:	mov	r1, r7
   79ab0:	ldr	r0, [sp, #72]	; 0x48
   79ab4:	bl	703a8 <fputs@plt+0x5f234>
   79ab8:	subs	fp, r0, #0
   79abc:	beq	797f0 <fputs@plt+0x6867c>
   79ac0:	ldr	r3, [fp, #16]
   79ac4:	cmp	r3, #0
   79ac8:	beq	7aa94 <fputs@plt+0x69920>
   79acc:	mov	r3, #0
   79ad0:	str	r3, [sp, #88]	; 0x58
   79ad4:	ldr	r2, [fp, #28]
   79ad8:	ldr	r3, [fp]
   79adc:	str	r3, [sp]
   79ae0:	mov	r3, r7
   79ae4:	ldr	r1, [sp, #40]	; 0x28
   79ae8:	ldr	r4, [sp, #72]	; 0x48
   79aec:	mov	r0, r4
   79af0:	bl	2db38 <fputs@plt+0x1c9c4>
   79af4:	ldrsh	r3, [fp, #34]	; 0x22
   79af8:	ldr	r2, [sp, #76]	; 0x4c
   79afc:	add	r3, r3, r2
   79b00:	ldr	r2, [r4, #76]	; 0x4c
   79b04:	cmp	r3, r2
   79b08:	strgt	r3, [r4, #76]	; 0x4c
   79b0c:	mov	r3, #54	; 0x36
   79b10:	str	r3, [sp]
   79b14:	mov	r3, fp
   79b18:	ldr	r9, [sp, #40]	; 0x28
   79b1c:	mov	r2, r9
   79b20:	mov	r1, r7
   79b24:	ldr	r8, [sp, #72]	; 0x48
   79b28:	mov	r0, r8
   79b2c:	bl	3ba48 <fputs@plt+0x2a8d4>
   79b30:	ldr	r2, [fp]
   79b34:	ldr	r1, [sp, #80]	; 0x50
   79b38:	mov	r0, sl
   79b3c:	bl	2df28 <fputs@plt+0x1cdb4>
   79b40:	ldr	r4, [fp, #16]
   79b44:	cmp	r4, #0
   79b48:	beq	7ac40 <fputs@plt+0x69acc>
   79b4c:	mov	r6, #1
   79b50:	b	7984c <fputs@plt+0x686d8>
   79b54:	ldr	fp, [sp, #60]	; 0x3c
   79b58:	b	78134 <fputs@plt+0x66fc0>
   79b5c:	ldr	r3, [sp, #36]	; 0x24
   79b60:	cmp	r3, #0
   79b64:	beq	78134 <fputs@plt+0x66fc0>
   79b68:	mov	r1, #0
   79b6c:	mov	r0, r3
   79b70:	bl	29a38 <fputs@plt+0x188c4>
   79b74:	cmp	r0, #0
   79b78:	bne	7aaa4 <fputs@plt+0x69930>
   79b7c:	movw	r7, #57924	; 0xe244
   79b80:	movt	r7, #8
   79b84:	mov	r4, #0
   79b88:	str	r4, [sp, #16]
   79b8c:	str	r4, [sp, #12]
   79b90:	str	r4, [sp, #8]
   79b94:	movw	r6, #8092	; 0x1f9c
   79b98:	movt	r6, #3
   79b9c:	str	r6, [sp, #4]
   79ba0:	movw	r5, #32968	; 0x80c8
   79ba4:	movt	r5, #8
   79ba8:	add	r8, r5, #3104	; 0xc20
   79bac:	add	r8, r8, #8
   79bb0:	str	r8, [sp]
   79bb4:	mov	r3, #1
   79bb8:	mov	r2, #2
   79bbc:	mov	r1, r7
   79bc0:	mov	r0, fp
   79bc4:	bl	38c88 <fputs@plt+0x27b14>
   79bc8:	str	r4, [sp, #16]
   79bcc:	str	r4, [sp, #12]
   79bd0:	str	r4, [sp, #8]
   79bd4:	str	r6, [sp, #4]
   79bd8:	str	r8, [sp]
   79bdc:	mov	r3, #1
   79be0:	mov	r2, #3
   79be4:	mov	r1, r7
   79be8:	mov	r0, fp
   79bec:	bl	38c88 <fputs@plt+0x27b14>
   79bf0:	movw	r7, #58216	; 0xe368
   79bf4:	movt	r7, #8
   79bf8:	str	r4, [sp, #16]
   79bfc:	str	r4, [sp, #12]
   79c00:	str	r4, [sp, #8]
   79c04:	str	r6, [sp, #4]
   79c08:	add	r5, r5, #3104	; 0xc20
   79c0c:	add	r5, r5, #4
   79c10:	str	r5, [sp]
   79c14:	mov	r3, #1
   79c18:	mov	r2, #2
   79c1c:	mov	r1, r7
   79c20:	mov	r0, fp
   79c24:	bl	38c88 <fputs@plt+0x27b14>
   79c28:	mov	r2, #12
   79c2c:	mov	r1, r7
   79c30:	mov	r0, fp
   79c34:	bl	272c4 <fputs@plt+0x16150>
   79c38:	mov	r2, #4
   79c3c:	movw	r1, #57924	; 0xe244
   79c40:	movt	r1, #8
   79c44:	mov	r0, fp
   79c48:	bl	272c4 <fputs@plt+0x16150>
   79c4c:	b	78134 <fputs@plt+0x66fc0>
   79c50:	movw	r3, #32968	; 0x80c8
   79c54:	movt	r3, #8
   79c58:	ldr	r2, [sp, #32]
   79c5c:	ldrb	r2, [r2]
   79c60:	add	r3, r3, r2
   79c64:	ldrb	r3, [r3, #64]	; 0x40
   79c68:	str	r3, [sp, #92]	; 0x5c
   79c6c:	ldr	r3, [r5]
   79c70:	cmp	r3, #0
   79c74:	ldr	r3, [sp, #40]	; 0x28
   79c78:	mvneq	r3, #0
   79c7c:	str	r3, [sp, #40]	; 0x28
   79c80:	mov	r3, #6
   79c84:	str	r3, [sl, #76]	; 0x4c
   79c88:	movw	r3, #57932	; 0xe24c
   79c8c:	movt	r3, #8
   79c90:	str	r3, [sp, #120]	; 0x78
   79c94:	add	r2, sp, #120	; 0x78
   79c98:	mov	r1, #1
   79c9c:	mov	r0, r9
   79ca0:	bl	2d198 <fputs@plt+0x1c024>
   79ca4:	mov	r3, #100	; 0x64
   79ca8:	str	r3, [sp, #108]	; 0x6c
   79cac:	ldr	r3, [sp, #36]	; 0x24
   79cb0:	cmp	r3, #0
   79cb4:	beq	79cd4 <fputs@plt+0x68b60>
   79cb8:	add	r1, sp, #108	; 0x6c
   79cbc:	mov	r0, r3
   79cc0:	bl	15378 <fputs@plt+0x4204>
   79cc4:	ldr	r3, [sp, #108]	; 0x6c
   79cc8:	cmp	r3, #0
   79ccc:	movle	r3, #100	; 0x64
   79cd0:	strle	r3, [sp, #108]	; 0x6c
   79cd4:	mov	r3, #1
   79cd8:	ldr	r2, [sp, #108]	; 0x6c
   79cdc:	mov	r1, #22
   79ce0:	mov	r0, r9
   79ce4:	bl	2e4d0 <fputs@plt+0x1d35c>
   79ce8:	ldr	r3, [fp, #20]
   79cec:	cmp	r3, #0
   79cf0:	ble	7a620 <fputs@plt+0x694ac>
   79cf4:	ldr	r3, [sp, #56]	; 0x38
   79cf8:	str	r3, [sp, #76]	; 0x4c
   79cfc:	movw	r3, #57992	; 0xe288
   79d00:	movt	r3, #8
   79d04:	str	r3, [sp, #60]	; 0x3c
   79d08:	movw	r3, #58000	; 0xe290
   79d0c:	movt	r3, #8
   79d10:	str	r3, [sp, #64]	; 0x40
   79d14:	str	fp, [sp, #72]	; 0x48
   79d18:	mov	fp, r9
   79d1c:	str	sl, [sp, #44]	; 0x2c
   79d20:	b	7a58c <fputs@plt+0x69418>
   79d24:	ldr	r3, [sp, #56]	; 0x38
   79d28:	cmp	r4, r3
   79d2c:	movlt	r4, r3
   79d30:	ldr	ip, [ip]
   79d34:	cmp	ip, #0
   79d38:	beq	79d80 <fputs@plt+0x68c0c>
   79d3c:	ldr	r3, [ip, #8]
   79d40:	ldrb	r2, [r3, #42]	; 0x2a
   79d44:	tst	r2, #32
   79d48:	addeq	r1, r1, #1
   79d4c:	ldr	r2, [r3, #8]
   79d50:	cmp	r2, #0
   79d54:	beq	79d24 <fputs@plt+0x68bb0>
   79d58:	ldr	r3, [sp, #56]	; 0x38
   79d5c:	add	r0, r1, #1
   79d60:	add	r1, r0, r3
   79d64:	ldr	r2, [r2, #20]
   79d68:	add	r3, r3, #1
   79d6c:	cmp	r2, #0
   79d70:	bne	79d60 <fputs@plt+0x68bec>
   79d74:	b	79d28 <fputs@plt+0x68bb4>
   79d78:	ldr	r1, [sp, #56]	; 0x38
   79d7c:	mov	r4, r1
   79d80:	add	r2, r1, #1
   79d84:	lsl	r2, r2, #2
   79d88:	mov	r3, #0
   79d8c:	ldr	r0, [sp, #72]	; 0x48
   79d90:	bl	13ea0 <fputs@plt+0x2d2c>
   79d94:	cmp	r0, #0
   79d98:	beq	7a660 <fputs@plt+0x694ec>
   79d9c:	ldr	lr, [r5, #16]
   79da0:	cmp	lr, #0
   79da4:	beq	79e04 <fputs@plt+0x68c90>
   79da8:	ldr	r3, [sp, #56]	; 0x38
   79dac:	b	79de4 <fputs@plt+0x68c70>
   79db0:	ldr	r2, [r2, #8]
   79db4:	cmp	r2, #0
   79db8:	beq	79dd8 <fputs@plt+0x68c64>
   79dbc:	add	r1, r0, r3, lsl #2
   79dc0:	add	r3, r3, #1
   79dc4:	ldr	ip, [r2, #44]	; 0x2c
   79dc8:	str	ip, [r1], #4
   79dcc:	ldr	r2, [r2, #20]
   79dd0:	cmp	r2, #0
   79dd4:	bne	79dc0 <fputs@plt+0x68c4c>
   79dd8:	ldr	lr, [lr]
   79ddc:	cmp	lr, #0
   79de0:	beq	79e08 <fputs@plt+0x68c94>
   79de4:	ldr	r2, [lr, #8]
   79de8:	ldrb	r1, [r2, #42]	; 0x2a
   79dec:	tst	r1, #32
   79df0:	bne	79db0 <fputs@plt+0x68c3c>
   79df4:	ldr	r1, [r2, #28]
   79df8:	str	r1, [r0, r3, lsl #2]
   79dfc:	add	r3, r3, #1
   79e00:	b	79db0 <fputs@plt+0x68c3c>
   79e04:	ldr	r3, [sp, #56]	; 0x38
   79e08:	mov	r6, #0
   79e0c:	str	r6, [r0, r3, lsl #2]
   79e10:	add	r4, r4, #8
   79e14:	ldr	r1, [sp, #44]	; 0x2c
   79e18:	ldr	r2, [r1, #76]	; 0x4c
   79e1c:	cmp	r2, r4
   79e20:	movge	r4, r2
   79e24:	str	r4, [r1, #76]	; 0x4c
   79e28:	mvn	r2, #14
   79e2c:	str	r2, [sp, #8]
   79e30:	str	r0, [sp, #4]
   79e34:	mov	r4, #1
   79e38:	str	r4, [sp]
   79e3c:	mov	r2, #2
   79e40:	mov	r1, #128	; 0x80
   79e44:	mov	r0, fp
   79e48:	bl	2dee0 <fputs@plt+0x1cd6c>
   79e4c:	ldrb	r1, [sp, #76]	; 0x4c
   79e50:	mov	r0, fp
   79e54:	bl	179f4 <fputs@plt+0x6880>
   79e58:	mov	r2, #2
   79e5c:	mov	r1, #76	; 0x4c
   79e60:	mov	r0, fp
   79e64:	bl	2e44c <fputs@plt+0x1d2d8>
   79e68:	mov	r8, r0
   79e6c:	ldr	r0, [sp, #72]	; 0x48
   79e70:	ldr	r3, [r0, #16]
   79e74:	ldr	r2, [r3, r7]
   79e78:	movw	r1, #57948	; 0xe25c
   79e7c:	movt	r1, #8
   79e80:	bl	41d60 <fputs@plt+0x30bec>
   79e84:	mvn	r3, #0
   79e88:	str	r3, [sp, #8]
   79e8c:	str	r0, [sp, #4]
   79e90:	str	r6, [sp]
   79e94:	mov	r3, #3
   79e98:	mov	r2, r6
   79e9c:	mov	r1, #97	; 0x61
   79ea0:	mov	r0, fp
   79ea4:	bl	2dee0 <fputs@plt+0x1cd6c>
   79ea8:	str	r4, [sp]
   79eac:	mov	r3, #4
   79eb0:	mov	r2, #2
   79eb4:	mov	r1, #29
   79eb8:	mov	r0, fp
   79ebc:	bl	2dd84 <fputs@plt+0x1cc10>
   79ec0:	mov	r6, #2
   79ec4:	str	r6, [sp]
   79ec8:	mov	r3, #3
   79ecc:	mov	r2, #4
   79ed0:	mov	r1, #94	; 0x5e
   79ed4:	mov	r0, fp
   79ed8:	bl	2dd84 <fputs@plt+0x1cc10>
   79edc:	mov	r3, r4
   79ee0:	mov	r2, r6
   79ee4:	mov	r1, #33	; 0x21
   79ee8:	mov	r0, fp
   79eec:	bl	2e4d0 <fputs@plt+0x1d35c>
   79ef0:	mov	r1, r8
   79ef4:	mov	r0, fp
   79ef8:	bl	17a4c <fputs@plt+0x68d8>
   79efc:	ldr	r3, [r5, #16]
   79f00:	str	r3, [sp, #68]	; 0x44
   79f04:	ldr	r2, [sp, #92]	; 0x5c
   79f08:	cmp	r3, #0
   79f0c:	cmpne	r2, #113	; 0x71
   79f10:	beq	7a570 <fputs@plt+0x693fc>
   79f14:	movw	r3, #58052	; 0xe2c4
   79f18:	movt	r3, #8
   79f1c:	str	r3, [sp, #84]	; 0x54
   79f20:	movw	r3, #58024	; 0xe2a8
   79f24:	movt	r3, #8
   79f28:	str	r3, [sp, #88]	; 0x58
   79f2c:	b	7a434 <fputs@plt+0x692c0>
   79f30:	mov	r0, r5
   79f34:	bl	191f0 <fputs@plt+0x807c>
   79f38:	mov	r9, r0
   79f3c:	b	7a458 <fputs@plt+0x692e4>
   79f40:	add	r4, r4, #1
   79f44:	ldrsh	r3, [r5, #34]	; 0x22
   79f48:	cmp	r3, r4
   79f4c:	ble	7a048 <fputs@plt+0x68ed4>
   79f50:	ldrsh	r3, [r5, #32]
   79f54:	cmp	r3, r4
   79f58:	beq	79f40 <fputs@plt+0x68dcc>
   79f5c:	ldr	r3, [r5, #4]
   79f60:	add	r3, r3, r4, lsl #4
   79f64:	ldrb	r3, [r3, #12]
   79f68:	cmp	r3, #0
   79f6c:	beq	79f40 <fputs@plt+0x68dcc>
   79f70:	str	r6, [sp]
   79f74:	mov	r3, r4
   79f78:	ldr	r2, [sp, #112]	; 0x70
   79f7c:	mov	r1, r5
   79f80:	mov	r0, fp
   79f84:	bl	421d4 <fputs@plt+0x31060>
   79f88:	mov	r1, r7
   79f8c:	mov	r0, fp
   79f90:	bl	179f4 <fputs@plt+0x6880>
   79f94:	mov	r2, r6
   79f98:	mov	r1, #77	; 0x4d
   79f9c:	mov	r0, fp
   79fa0:	bl	2e44c <fputs@plt+0x1d2d8>
   79fa4:	mov	sl, r0
   79fa8:	mvn	r3, #0
   79fac:	mov	r2, #1
   79fb0:	mov	r1, #37	; 0x25
   79fb4:	mov	r0, fp
   79fb8:	bl	2e4d0 <fputs@plt+0x1d35c>
   79fbc:	ldr	r3, [r5, #4]
   79fc0:	ldr	r3, [r3, r4, lsl #4]
   79fc4:	ldr	r2, [r5]
   79fc8:	mov	r1, r8
   79fcc:	ldr	r0, [sp, #72]	; 0x48
   79fd0:	bl	41d60 <fputs@plt+0x30bec>
   79fd4:	mvn	r3, #0
   79fd8:	str	r3, [sp, #8]
   79fdc:	str	r0, [sp, #4]
   79fe0:	mov	r2, #0
   79fe4:	str	r2, [sp]
   79fe8:	mov	r3, r6
   79fec:	mov	r1, #97	; 0x61
   79ff0:	mov	r0, fp
   79ff4:	bl	2dee0 <fputs@plt+0x1cd6c>
   79ff8:	mov	r3, #1
   79ffc:	mov	r2, r6
   7a000:	mov	r1, #33	; 0x21
   7a004:	mov	r0, fp
   7a008:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a00c:	mov	r2, #1
   7a010:	mov	r1, #138	; 0x8a
   7a014:	mov	r0, fp
   7a018:	bl	2e44c <fputs@plt+0x1d2d8>
   7a01c:	str	r0, [sp, #48]	; 0x30
   7a020:	mov	r1, #21
   7a024:	mov	r0, fp
   7a028:	bl	2de08 <fputs@plt+0x1cc94>
   7a02c:	mov	r1, sl
   7a030:	mov	r0, fp
   7a034:	bl	17a4c <fputs@plt+0x68d8>
   7a038:	ldr	r1, [sp, #48]	; 0x30
   7a03c:	mov	r0, fp
   7a040:	bl	17a4c <fputs@plt+0x68d8>
   7a044:	b	79f40 <fputs@plt+0x68dcc>
   7a048:	ldr	r4, [r5, #8]
   7a04c:	cmp	r4, #0
   7a050:	beq	7a2f4 <fputs@plt+0x69180>
   7a054:	ldr	r7, [sp, #56]	; 0x38
   7a058:	mvn	sl, #0
   7a05c:	mov	r8, #0
   7a060:	b	7a178 <fputs@plt+0x69004>
   7a064:	ldr	r3, [sp, #48]	; 0x30
   7a068:	add	r2, sl, r2
   7a06c:	mov	r1, #76	; 0x4c
   7a070:	mov	r0, fp
   7a074:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a078:	add	r6, r6, #1
   7a07c:	ldrh	r3, [r4, #50]	; 0x32
   7a080:	cmp	r3, r6
   7a084:	ble	7a0b8 <fputs@plt+0x68f44>
   7a088:	mov	r2, r6
   7a08c:	ldr	r1, [r4, #4]
   7a090:	lsl	r3, r6, #1
   7a094:	ldrsh	r1, [r1, r3]
   7a098:	cmp	r1, #0
   7a09c:	blt	7a064 <fputs@plt+0x68ef0>
   7a0a0:	ldr	r3, [r5, #4]
   7a0a4:	add	r3, r3, r1, lsl #4
   7a0a8:	ldrb	r3, [r3, #12]
   7a0ac:	cmp	r3, #0
   7a0b0:	beq	7a064 <fputs@plt+0x68ef0>
   7a0b4:	b	7a078 <fputs@plt+0x68f04>
   7a0b8:	ldr	r2, [sp, #116]	; 0x74
   7a0bc:	add	r2, r7, r2
   7a0c0:	mov	r1, #7
   7a0c4:	mov	r0, fp
   7a0c8:	bl	2e44c <fputs@plt+0x1d2d8>
   7a0cc:	mov	r6, r0
   7a0d0:	ldr	r1, [sp, #48]	; 0x30
   7a0d4:	mov	r0, fp
   7a0d8:	bl	2e718 <fputs@plt+0x1d5a4>
   7a0dc:	mov	r1, r6
   7a0e0:	mov	r0, fp
   7a0e4:	bl	17a4c <fputs@plt+0x68d8>
   7a0e8:	ldrh	r3, [r4, #50]	; 0x32
   7a0ec:	str	r3, [sp, #4]
   7a0f0:	str	sl, [sp]
   7a0f4:	ldr	r6, [sp, #48]	; 0x30
   7a0f8:	mov	r3, r6
   7a0fc:	ldr	r2, [sp, #116]	; 0x74
   7a100:	add	r2, r7, r2
   7a104:	mov	r1, #115	; 0x73
   7a108:	mov	r0, fp
   7a10c:	bl	2de98 <fputs@plt+0x1cd24>
   7a110:	mvn	r3, #0
   7a114:	mov	r2, #1
   7a118:	mov	r1, #37	; 0x25
   7a11c:	mov	r0, fp
   7a120:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a124:	ldr	r2, [sp, #88]	; 0x58
   7a128:	mov	r1, #3
   7a12c:	mov	r0, fp
   7a130:	bl	2df28 <fputs@plt+0x1cdb4>
   7a134:	ldr	r1, [sp, #52]	; 0x34
   7a138:	mov	r0, fp
   7a13c:	bl	2e718 <fputs@plt+0x1d5a4>
   7a140:	mov	r1, r6
   7a144:	mov	r0, fp
   7a148:	bl	179c8 <fputs@plt+0x6854>
   7a14c:	mov	r1, r8
   7a150:	mov	r0, fp
   7a154:	bl	17a4c <fputs@plt+0x68d8>
   7a158:	ldr	r1, [sp, #120]	; 0x78
   7a15c:	ldr	r0, [sp, #44]	; 0x2c
   7a160:	bl	19890 <fputs@plt+0x871c>
   7a164:	mov	r8, r4
   7a168:	ldr	r4, [r4, #20]
   7a16c:	add	r7, r7, #1
   7a170:	cmp	r4, #0
   7a174:	beq	7a2f4 <fputs@plt+0x69180>
   7a178:	mov	r0, fp
   7a17c:	bl	2dc2c <fputs@plt+0x1cab8>
   7a180:	mov	r6, r0
   7a184:	cmp	r9, r4
   7a188:	beq	7a168 <fputs@plt+0x68ff4>
   7a18c:	str	sl, [sp, #12]
   7a190:	str	r8, [sp, #8]
   7a194:	add	r3, sp, #120	; 0x78
   7a198:	str	r3, [sp, #4]
   7a19c:	mov	r3, #0
   7a1a0:	str	r3, [sp]
   7a1a4:	ldr	r2, [sp, #112]	; 0x70
   7a1a8:	mov	r1, r4
   7a1ac:	ldr	r0, [sp, #44]	; 0x2c
   7a1b0:	bl	5f3ec <fputs@plt+0x4e278>
   7a1b4:	mov	sl, r0
   7a1b8:	mov	r3, #1
   7a1bc:	add	r2, r7, #8
   7a1c0:	mov	r1, #37	; 0x25
   7a1c4:	mov	r0, fp
   7a1c8:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a1cc:	ldrh	r3, [r4, #52]	; 0x34
   7a1d0:	str	r3, [sp, #4]
   7a1d4:	str	sl, [sp]
   7a1d8:	mov	r3, r6
   7a1dc:	ldr	r2, [sp, #116]	; 0x74
   7a1e0:	add	r2, r7, r2
   7a1e4:	mov	r1, #69	; 0x45
   7a1e8:	mov	r0, fp
   7a1ec:	bl	2de98 <fputs@plt+0x1cd24>
   7a1f0:	mov	r6, r0
   7a1f4:	mvn	r3, #0
   7a1f8:	mov	r2, #1
   7a1fc:	mov	r1, #37	; 0x25
   7a200:	mov	r0, fp
   7a204:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a208:	ldr	r2, [sp, #60]	; 0x3c
   7a20c:	mov	r1, #3
   7a210:	mov	r0, fp
   7a214:	bl	2df28 <fputs@plt+0x1cdb4>
   7a218:	mov	r8, #3
   7a21c:	str	r8, [sp]
   7a220:	mov	r3, r8
   7a224:	mov	r2, #7
   7a228:	mov	r1, #94	; 0x5e
   7a22c:	mov	r0, fp
   7a230:	bl	2dd84 <fputs@plt+0x1cc10>
   7a234:	ldr	r2, [sp, #64]	; 0x40
   7a238:	mov	r1, #4
   7a23c:	mov	r0, fp
   7a240:	bl	2df28 <fputs@plt+0x1cdb4>
   7a244:	str	r8, [sp]
   7a248:	mov	r3, r8
   7a24c:	mov	r2, #4
   7a250:	mov	r1, #94	; 0x5e
   7a254:	mov	r0, fp
   7a258:	bl	2dd84 <fputs@plt+0x1cc10>
   7a25c:	ldr	r2, [r4]
   7a260:	mov	r1, #4
   7a264:	mov	r0, fp
   7a268:	bl	2df28 <fputs@plt+0x1cdb4>
   7a26c:	str	r0, [sp, #52]	; 0x34
   7a270:	str	r8, [sp]
   7a274:	mov	r3, r8
   7a278:	mov	r2, #4
   7a27c:	mov	r1, #94	; 0x5e
   7a280:	mov	r0, fp
   7a284:	bl	2dd84 <fputs@plt+0x1cc10>
   7a288:	mov	r3, #1
   7a28c:	mov	r2, r8
   7a290:	mov	r1, #33	; 0x21
   7a294:	mov	r0, fp
   7a298:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a29c:	mov	r2, #1
   7a2a0:	mov	r1, #138	; 0x8a
   7a2a4:	mov	r0, fp
   7a2a8:	bl	2e44c <fputs@plt+0x1d2d8>
   7a2ac:	mov	r8, r0
   7a2b0:	mov	r1, #21
   7a2b4:	mov	r0, fp
   7a2b8:	bl	2de08 <fputs@plt+0x1cc94>
   7a2bc:	mov	r1, r6
   7a2c0:	mov	r0, fp
   7a2c4:	bl	17a4c <fputs@plt+0x68d8>
   7a2c8:	ldrb	r3, [r4, #54]	; 0x36
   7a2cc:	cmp	r3, #0
   7a2d0:	beq	7a14c <fputs@plt+0x68fd8>
   7a2d4:	mov	r0, fp
   7a2d8:	bl	2dc2c <fputs@plt+0x1cab8>
   7a2dc:	str	r0, [sp, #48]	; 0x30
   7a2e0:	ldrh	r3, [r4, #50]	; 0x32
   7a2e4:	cmp	r3, #0
   7a2e8:	beq	7a0b8 <fputs@plt+0x68f44>
   7a2ec:	ldr	r6, [sp, #56]	; 0x38
   7a2f0:	b	7a088 <fputs@plt+0x68f14>
   7a2f4:	ldr	r4, [sp, #80]	; 0x50
   7a2f8:	mov	r3, r4
   7a2fc:	ldr	r2, [sp, #112]	; 0x70
   7a300:	mov	r1, #7
   7a304:	mov	r0, fp
   7a308:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a30c:	sub	r1, r4, #1
   7a310:	mov	r0, fp
   7a314:	bl	17a4c <fputs@plt+0x68d8>
   7a318:	ldr	r2, [sp, #84]	; 0x54
   7a31c:	mov	r1, #2
   7a320:	mov	r0, fp
   7a324:	bl	2df28 <fputs@plt+0x1cdb4>
   7a328:	ldr	r4, [r5, #8]
   7a32c:	cmp	r4, #0
   7a330:	beq	7a420 <fputs@plt+0x692ac>
   7a334:	ldr	r5, [sp, #56]	; 0x38
   7a338:	mov	r7, #1
   7a33c:	mov	sl, #0
   7a340:	b	7a354 <fputs@plt+0x691e0>
   7a344:	ldr	r4, [r4, #20]
   7a348:	add	r5, r5, #1
   7a34c:	cmp	r4, #0
   7a350:	beq	7a420 <fputs@plt+0x692ac>
   7a354:	cmp	r9, r4
   7a358:	beq	7a344 <fputs@plt+0x691d0>
   7a35c:	ldr	r8, [fp, #32]
   7a360:	add	r3, r8, #2
   7a364:	mov	r2, r7
   7a368:	mov	r1, #138	; 0x8a
   7a36c:	mov	r0, fp
   7a370:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a374:	mov	r3, sl
   7a378:	mov	r2, sl
   7a37c:	mov	r1, #21
   7a380:	mov	r0, fp
   7a384:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a388:	mov	r3, #3
   7a38c:	ldr	r2, [sp, #116]	; 0x74
   7a390:	add	r2, r5, r2
   7a394:	mov	r1, #50	; 0x32
   7a398:	mov	r0, fp
   7a39c:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a3a0:	mov	r6, #3
   7a3a4:	str	r6, [sp]
   7a3a8:	add	r3, r8, #8
   7a3ac:	add	r2, r5, #8
   7a3b0:	mov	r1, #79	; 0x4f
   7a3b4:	mov	r0, fp
   7a3b8:	bl	2dd84 <fputs@plt+0x1cc10>
   7a3bc:	mov	r1, #144	; 0x90
   7a3c0:	mov	r0, fp
   7a3c4:	bl	179f4 <fputs@plt+0x6880>
   7a3c8:	mvn	r3, #0
   7a3cc:	mov	r2, r7
   7a3d0:	mov	r1, #37	; 0x25
   7a3d4:	mov	r0, fp
   7a3d8:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a3dc:	ldr	r2, [r4]
   7a3e0:	mov	r1, r6
   7a3e4:	mov	r0, fp
   7a3e8:	bl	2df28 <fputs@plt+0x1cdb4>
   7a3ec:	mov	r8, #7
   7a3f0:	str	r8, [sp]
   7a3f4:	mov	r3, #2
   7a3f8:	mov	r2, r6
   7a3fc:	mov	r1, #94	; 0x5e
   7a400:	mov	r0, fp
   7a404:	bl	2dd84 <fputs@plt+0x1cc10>
   7a408:	mov	r3, r7
   7a40c:	mov	r2, r8
   7a410:	mov	r1, #33	; 0x21
   7a414:	mov	r0, fp
   7a418:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a41c:	b	7a344 <fputs@plt+0x691d0>
   7a420:	ldr	r3, [sp, #68]	; 0x44
   7a424:	ldr	r3, [r3]
   7a428:	str	r3, [sp, #68]	; 0x44
   7a42c:	cmp	r3, #0
   7a430:	beq	7a570 <fputs@plt+0x693fc>
   7a434:	ldr	r3, [sp, #68]	; 0x44
   7a438:	ldr	r5, [r3, #8]
   7a43c:	ldr	r3, [r5, #8]
   7a440:	cmp	r3, #0
   7a444:	beq	7a420 <fputs@plt+0x692ac>
   7a448:	ldrb	r3, [r5, #42]	; 0x2a
   7a44c:	tst	r3, #32
   7a450:	moveq	r9, #0
   7a454:	bne	79f30 <fputs@plt+0x68dbc>
   7a458:	mov	r2, #1
   7a45c:	mov	r1, #138	; 0x8a
   7a460:	mov	r0, fp
   7a464:	bl	2e44c <fputs@plt+0x1d2d8>
   7a468:	mov	r4, r0
   7a46c:	mov	r3, #0
   7a470:	mov	r2, r3
   7a474:	mov	r1, #21
   7a478:	mov	r0, fp
   7a47c:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a480:	mov	r1, r4
   7a484:	mov	r0, fp
   7a488:	bl	17a4c <fputs@plt+0x68d8>
   7a48c:	ldr	r6, [sp, #44]	; 0x2c
   7a490:	mov	r0, r6
   7a494:	bl	18dcc <fputs@plt+0x7c58>
   7a498:	add	r3, sp, #116	; 0x74
   7a49c:	str	r3, [sp, #12]
   7a4a0:	add	r3, sp, #112	; 0x70
   7a4a4:	str	r3, [sp, #8]
   7a4a8:	mov	r4, #0
   7a4ac:	str	r4, [sp, #4]
   7a4b0:	mov	r3, #1
   7a4b4:	str	r3, [sp]
   7a4b8:	mov	r3, r4
   7a4bc:	mov	r2, #54	; 0x36
   7a4c0:	mov	r1, r5
   7a4c4:	mov	r0, r6
   7a4c8:	bl	3bc28 <fputs@plt+0x2aab4>
   7a4cc:	mov	r3, #7
   7a4d0:	mov	r2, r4
   7a4d4:	mov	r1, #22
   7a4d8:	mov	r0, fp
   7a4dc:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a4e0:	ldr	r4, [r5, #8]
   7a4e4:	cmp	r4, #0
   7a4e8:	beq	7a51c <fputs@plt+0x693a8>
   7a4ec:	mov	r6, #8
   7a4f0:	mov	r8, #0
   7a4f4:	mov	r7, #22
   7a4f8:	mov	r3, r6
   7a4fc:	mov	r2, r8
   7a500:	mov	r1, r7
   7a504:	mov	r0, fp
   7a508:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a50c:	ldr	r4, [r4, #20]
   7a510:	add	r6, r6, #1
   7a514:	cmp	r4, #0
   7a518:	bne	7a4f8 <fputs@plt+0x69384>
   7a51c:	mov	r3, #0
   7a520:	ldr	r2, [sp, #112]	; 0x70
   7a524:	mov	r1, #108	; 0x6c
   7a528:	mov	r0, fp
   7a52c:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a530:	mov	r3, #1
   7a534:	mov	r2, #7
   7a538:	mov	r1, #37	; 0x25
   7a53c:	mov	r0, fp
   7a540:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a544:	str	r0, [sp, #80]	; 0x50
   7a548:	ldrsh	r3, [r5, #34]	; 0x22
   7a54c:	cmp	r3, #0
   7a550:	ble	7a048 <fputs@plt+0x68ed4>
   7a554:	ldr	r4, [sp, #56]	; 0x38
   7a558:	mov	r6, #3
   7a55c:	mov	r7, #128	; 0x80
   7a560:	movw	sl, #57972	; 0xe274
   7a564:	movt	sl, #8
   7a568:	mov	r8, sl
   7a56c:	b	79f50 <fputs@plt+0x68ddc>
   7a570:	ldr	r3, [sp, #76]	; 0x4c
   7a574:	add	r2, r3, #1
   7a578:	str	r2, [sp, #76]	; 0x4c
   7a57c:	ldr	r3, [sp, #72]	; 0x48
   7a580:	ldr	r3, [r3, #20]
   7a584:	cmp	r3, r2
   7a588:	ble	7a618 <fputs@plt+0x694a4>
   7a58c:	ldr	r2, [sp, #40]	; 0x28
   7a590:	ldr	r1, [sp, #76]	; 0x4c
   7a594:	mvn	r3, r2
   7a598:	lsr	r3, r3, #31
   7a59c:	cmp	r2, r1
   7a5a0:	moveq	r3, #0
   7a5a4:	cmp	r3, #0
   7a5a8:	bne	7a570 <fputs@plt+0x693fc>
   7a5ac:	mov	r5, r1
   7a5b0:	ldr	r0, [sp, #44]	; 0x2c
   7a5b4:	bl	58198 <fputs@plt+0x47024>
   7a5b8:	mov	r2, #1
   7a5bc:	mov	r1, #138	; 0x8a
   7a5c0:	mov	r0, fp
   7a5c4:	bl	2e44c <fputs@plt+0x1d2d8>
   7a5c8:	mov	r4, r0
   7a5cc:	mov	r3, #0
   7a5d0:	mov	r2, r3
   7a5d4:	mov	r1, #21
   7a5d8:	mov	r0, fp
   7a5dc:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a5e0:	mov	r1, r4
   7a5e4:	mov	r0, fp
   7a5e8:	bl	17a4c <fputs@plt+0x68d8>
   7a5ec:	lsl	r7, r5, #4
   7a5f0:	ldr	r3, [sp, #72]	; 0x48
   7a5f4:	ldr	r3, [r3, #16]
   7a5f8:	add	r3, r3, r7
   7a5fc:	ldr	r5, [r3, #12]
   7a600:	ldr	ip, [r5, #16]
   7a604:	cmp	ip, #0
   7a608:	beq	79d78 <fputs@plt+0x68c04>
   7a60c:	ldr	r1, [sp, #56]	; 0x38
   7a610:	mov	r4, r1
   7a614:	b	79d3c <fputs@plt+0x68bc8>
   7a618:	mov	r9, fp
   7a61c:	ldr	fp, [sp, #72]	; 0x48
   7a620:	mov	r3, #0
   7a624:	ldr	r2, [pc, #1628]	; 7ac88 <fputs@plt+0x69b14>
   7a628:	mov	r1, #4
   7a62c:	mov	r0, r9
   7a630:	bl	2f300 <fputs@plt+0x1e18c>
   7a634:	cmp	r0, #0
   7a638:	beq	78134 <fputs@plt+0x66fc0>
   7a63c:	ldr	r3, [sp, #108]	; 0x6c
   7a640:	rsb	r3, r3, #0
   7a644:	str	r3, [r0, #8]
   7a648:	mvn	r3, #1
   7a64c:	strb	r3, [r0, #41]	; 0x29
   7a650:	movw	r3, #58084	; 0xe2e4
   7a654:	movt	r3, #8
   7a658:	str	r3, [r0, #56]	; 0x38
   7a65c:	b	78134 <fputs@plt+0x66fc0>
   7a660:	mov	r9, fp
   7a664:	ldr	fp, [sp, #72]	; 0x48
   7a668:	b	7a620 <fputs@plt+0x694ac>
   7a66c:	ldr	r3, [sp, #36]	; 0x24
   7a670:	cmp	r3, #0
   7a674:	beq	7a6d0 <fputs@plt+0x6955c>
   7a678:	ldr	r6, [fp, #16]
   7a67c:	ldr	r3, [r6, #12]
   7a680:	ldrh	r3, [r3, #78]	; 0x4e
   7a684:	and	r3, r3, #5
   7a688:	cmp	r3, #1
   7a68c:	beq	78134 <fputs@plt+0x66fc0>
   7a690:	ldr	r4, [pc, #1524]	; 7ac8c <fputs@plt+0x69b18>
   7a694:	movw	r1, #57564	; 0xe0dc
   7a698:	movt	r1, #8
   7a69c:	ldr	r0, [sp, #36]	; 0x24
   7a6a0:	bl	14234 <fputs@plt+0x30c0>
   7a6a4:	cmp	r0, #0
   7a6a8:	beq	7a70c <fputs@plt+0x69598>
   7a6ac:	ldr	r1, [r4, #8]!
   7a6b0:	cmp	r1, #0
   7a6b4:	bne	7a69c <fputs@plt+0x69528>
   7a6b8:	ldr	r2, [sp, #36]	; 0x24
   7a6bc:	movw	r1, #58100	; 0xe2f4
   7a6c0:	movt	r1, #8
   7a6c4:	mov	r0, sl
   7a6c8:	bl	3907c <fputs@plt+0x27f08>
   7a6cc:	b	78134 <fputs@plt+0x66fc0>
   7a6d0:	mov	r0, sl
   7a6d4:	bl	6fe44 <fputs@plt+0x5ecd0>
   7a6d8:	cmp	r0, #0
   7a6dc:	bne	78134 <fputs@plt+0x66fc0>
   7a6e0:	movw	r3, #41152	; 0xa0c0
   7a6e4:	movt	r3, #8
   7a6e8:	ldr	r2, [sl]
   7a6ec:	ldrb	r2, [r2, #66]	; 0x42
   7a6f0:	add	r3, r3, r2, lsl #3
   7a6f4:	ldr	r2, [r3, #-2632]	; 0xfffff5b8
   7a6f8:	movw	r1, #58088	; 0xe2e8
   7a6fc:	movt	r1, #8
   7a700:	mov	r0, r9
   7a704:	bl	2e5c4 <fputs@plt+0x1d450>
   7a708:	b	78134 <fputs@plt+0x66fc0>
   7a70c:	ldrb	r3, [r4, #4]
   7a710:	cmp	r3, #0
   7a714:	moveq	r3, #2
   7a718:	strb	r3, [fp, #66]	; 0x42
   7a71c:	ldr	r2, [r6, #12]
   7a720:	strb	r3, [r2, #77]	; 0x4d
   7a724:	ldr	r3, [r4]
   7a728:	cmp	r3, #0
   7a72c:	bne	78134 <fputs@plt+0x66fc0>
   7a730:	b	7a6b8 <fputs@plt+0x69544>
   7a734:	movw	r3, #41152	; 0xa0c0
   7a738:	movt	r3, #8
   7a73c:	add	r4, r4, r4, lsl #1
   7a740:	add	r4, r3, r4, lsl #2
   7a744:	ldr	r5, [r4, #-3404]	; 0xfffff2b4
   7a748:	ldr	r1, [sp, #40]	; 0x28
   7a74c:	mov	r0, r9
   7a750:	bl	17a7c <fputs@plt+0x6908>
   7a754:	ldr	r3, [sp, #36]	; 0x24
   7a758:	cmp	r3, #0
   7a75c:	beq	7a768 <fputs@plt+0x695f4>
   7a760:	tst	r6, #2
   7a764:	beq	7a7c4 <fputs@plt+0x69650>
   7a768:	mov	r3, #0
   7a76c:	ldr	r2, [pc, #1308]	; 7ac90 <fputs@plt+0x69b1c>
   7a770:	mov	r1, #3
   7a774:	mov	r0, r9
   7a778:	bl	2f300 <fputs@plt+0x1e18c>
   7a77c:	ldr	r3, [sp, #40]	; 0x28
   7a780:	str	r3, [r0, #4]
   7a784:	str	r3, [r0, #24]
   7a788:	str	r5, [r0, #32]
   7a78c:	mov	r1, #1
   7a790:	mov	r0, r9
   7a794:	bl	23478 <fputs@plt+0x12304>
   7a798:	mvn	r3, #0
   7a79c:	str	r3, [sp]
   7a7a0:	ldr	r3, [sp, #32]
   7a7a4:	mov	r2, #0
   7a7a8:	mov	r1, r2
   7a7ac:	mov	r0, r9
   7a7b0:	bl	2d140 <fputs@plt+0x1bfcc>
   7a7b4:	ldrb	r3, [r9, #89]	; 0x59
   7a7b8:	bfc	r3, #3, #1
   7a7bc:	strb	r3, [r9, #89]	; 0x59
   7a7c0:	b	78134 <fputs@plt+0x66fc0>
   7a7c4:	mov	r3, #0
   7a7c8:	ldr	r2, [pc, #1220]	; 7ac94 <fputs@plt+0x69b20>
   7a7cc:	mov	r1, #2
   7a7d0:	mov	r0, r9
   7a7d4:	bl	2f300 <fputs@plt+0x1e18c>
   7a7d8:	mov	r4, r0
   7a7dc:	ldr	r3, [sp, #40]	; 0x28
   7a7e0:	str	r3, [r0, #4]
   7a7e4:	str	r3, [r0, #24]
   7a7e8:	str	r5, [r0, #28]
   7a7ec:	ldr	r0, [sp, #36]	; 0x24
   7a7f0:	bl	15560 <fputs@plt+0x43ec>
   7a7f4:	str	r0, [r4, #32]
   7a7f8:	b	78134 <fputs@plt+0x66fc0>
   7a7fc:	mov	r1, #1
   7a800:	str	r1, [sl, #76]	; 0x4c
   7a804:	movw	r3, #58128	; 0xe310
   7a808:	movt	r3, #8
   7a80c:	str	r3, [sp, #120]	; 0x78
   7a810:	add	r2, sp, #120	; 0x78
   7a814:	mov	r0, r9
   7a818:	bl	2d198 <fputs@plt+0x1c024>
   7a81c:	movw	r6, #32968	; 0x80c8
   7a820:	movt	r6, #8
   7a824:	add	r4, r6, #3008	; 0xbc0
   7a828:	add	r4, r4, #4
   7a82c:	add	r6, r6, #3024	; 0xbd0
   7a830:	mov	r5, #1
   7a834:	mov	r7, #33	; 0x21
   7a838:	ldr	r2, [r4], #4
   7a83c:	cmp	r2, #0
   7a840:	beq	7a86c <fputs@plt+0x696f8>
   7a844:	mov	r1, r5
   7a848:	mov	r0, r9
   7a84c:	bl	2df28 <fputs@plt+0x1cdb4>
   7a850:	mov	r3, r5
   7a854:	mov	r2, r5
   7a858:	mov	r1, r7
   7a85c:	mov	r0, r9
   7a860:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a864:	cmp	r4, r6
   7a868:	bne	7a838 <fputs@plt+0x696c4>
   7a86c:	ldrb	r3, [r9, #89]	; 0x59
   7a870:	bfc	r3, #3, #1
   7a874:	strb	r3, [r9, #89]	; 0x59
   7a878:	b	78134 <fputs@plt+0x66fc0>
   7a87c:	ldr	r3, [r5]
   7a880:	cmp	r3, #0
   7a884:	ldr	r3, [sp, #40]	; 0x28
   7a888:	moveq	r3, #10
   7a88c:	str	r3, [sp, #40]	; 0x28
   7a890:	ldr	r3, [sp, #36]	; 0x24
   7a894:	cmp	r3, #0
   7a898:	beq	7a8bc <fputs@plt+0x69748>
   7a89c:	movw	r1, #65264	; 0xfef0
   7a8a0:	movt	r1, #8
   7a8a4:	mov	r0, r3
   7a8a8:	bl	14234 <fputs@plt+0x30c0>
   7a8ac:	cmp	r0, #0
   7a8b0:	moveq	r3, #1
   7a8b4:	streq	r3, [sp, #56]	; 0x38
   7a8b8:	bne	7a908 <fputs@plt+0x69794>
   7a8bc:	ldr	r2, [pc, #980]	; 7ac98 <fputs@plt+0x69b24>
   7a8c0:	mov	r1, #3
   7a8c4:	mov	r0, r9
   7a8c8:	bl	2d198 <fputs@plt+0x1c024>
   7a8cc:	mov	r4, #3
   7a8d0:	str	r4, [sl, #76]	; 0x4c
   7a8d4:	mov	r5, #1
   7a8d8:	str	r5, [sp]
   7a8dc:	ldr	r3, [sp, #56]	; 0x38
   7a8e0:	ldr	r2, [sp, #40]	; 0x28
   7a8e4:	mov	r1, #8
   7a8e8:	mov	r0, r9
   7a8ec:	bl	2dd84 <fputs@plt+0x1cc10>
   7a8f0:	mov	r3, r4
   7a8f4:	mov	r2, r5
   7a8f8:	mov	r1, #33	; 0x21
   7a8fc:	mov	r0, r9
   7a900:	bl	2e4d0 <fputs@plt+0x1d35c>
   7a904:	b	78134 <fputs@plt+0x66fc0>
   7a908:	movw	r1, #58144	; 0xe320
   7a90c:	movt	r1, #8
   7a910:	ldr	r0, [sp, #36]	; 0x24
   7a914:	bl	14234 <fputs@plt+0x30c0>
   7a918:	cmp	r0, #0
   7a91c:	moveq	r3, #2
   7a920:	streq	r3, [sp, #56]	; 0x38
   7a924:	beq	7a8bc <fputs@plt+0x69748>
   7a928:	movw	r1, #58152	; 0xe328
   7a92c:	movt	r1, #8
   7a930:	ldr	r0, [sp, #36]	; 0x24
   7a934:	bl	14234 <fputs@plt+0x30c0>
   7a938:	cmp	r0, #0
   7a93c:	ldr	r3, [sp, #56]	; 0x38
   7a940:	moveq	r3, #3
   7a944:	str	r3, [sp, #56]	; 0x38
   7a948:	b	7a8bc <fputs@plt+0x69748>
   7a94c:	ldr	r3, [sp, #36]	; 0x24
   7a950:	cmp	r3, #0
   7a954:	beq	7a96c <fputs@plt+0x697f8>
   7a958:	mov	r0, r3
   7a95c:	bl	15560 <fputs@plt+0x43ec>
   7a960:	mov	r1, r0
   7a964:	mov	r0, fp
   7a968:	bl	558d4 <fputs@plt+0x44760>
   7a96c:	movw	r3, #23072	; 0x5a20
   7a970:	movt	r3, #5
   7a974:	ldr	r2, [fp, #220]	; 0xdc
   7a978:	cmp	r2, r3
   7a97c:	ldreq	r2, [fp, #224]	; 0xe0
   7a980:	asreq	r3, r2, #31
   7a984:	movne	r2, #0
   7a988:	movne	r3, #0
   7a98c:	movw	r1, #58164	; 0xe334
   7a990:	movt	r1, #8
   7a994:	mov	r0, r9
   7a998:	bl	2e620 <fputs@plt+0x1d4ac>
   7a99c:	b	78134 <fputs@plt+0x66fc0>
   7a9a0:	mov	r0, fp
   7a9a4:	bl	551fc <fputs@plt+0x44088>
   7a9a8:	b	78134 <fputs@plt+0x66fc0>
   7a9ac:	ldr	r3, [sp, #36]	; 0x24
   7a9b0:	cmp	r3, #0
   7a9b4:	beq	7a9cc <fputs@plt+0x69858>
   7a9b8:	mov	r0, r3
   7a9bc:	bl	15560 <fputs@plt+0x43ec>
   7a9c0:	mov	r1, r0
   7a9c4:	mov	r0, fp
   7a9c8:	bl	555a4 <fputs@plt+0x44430>
   7a9cc:	ldr	r2, [fp, #428]	; 0x1ac
   7a9d0:	asr	r3, r2, #31
   7a9d4:	movw	r1, #58184	; 0xe348
   7a9d8:	movt	r1, #8
   7a9dc:	mov	r0, r9
   7a9e0:	bl	2e620 <fputs@plt+0x1d4ac>
   7a9e4:	b	78134 <fputs@plt+0x66fc0>
   7a9e8:	ldr	r3, [sp, #36]	; 0x24
   7a9ec:	cmp	r3, #0
   7a9f0:	beq	7aa08 <fputs@plt+0x69894>
   7a9f4:	add	r1, sp, #120	; 0x78
   7a9f8:	mov	r0, r3
   7a9fc:	bl	1db2c <fputs@plt+0xc9b8>
   7aa00:	cmp	r0, #0
   7aa04:	beq	7aa30 <fputs@plt+0x698bc>
   7aa08:	mvn	r0, #0
   7aa0c:	mvn	r1, #0
   7aa10:	bl	44c20 <fputs@plt+0x33aac>
   7aa14:	mov	r2, r0
   7aa18:	mov	r3, r1
   7aa1c:	movw	r1, #58192	; 0xe350
   7aa20:	movt	r1, #8
   7aa24:	mov	r0, r9
   7aa28:	bl	2e620 <fputs@plt+0x1d4ac>
   7aa2c:	b	78134 <fputs@plt+0x66fc0>
   7aa30:	ldrd	r0, [sp, #120]	; 0x78
   7aa34:	bl	44c20 <fputs@plt+0x33aac>
   7aa38:	b	7aa08 <fputs@plt+0x69894>
   7aa3c:	ldr	r3, [sp, #36]	; 0x24
   7aa40:	cmp	r3, #0
   7aa44:	beq	7aa70 <fputs@plt+0x698fc>
   7aa48:	add	r1, sp, #120	; 0x78
   7aa4c:	mov	r0, r3
   7aa50:	bl	1db2c <fputs@plt+0xc9b8>
   7aa54:	cmp	r0, #0
   7aa58:	bne	7aa70 <fputs@plt+0x698fc>
   7aa5c:	ldrd	r2, [sp, #120]	; 0x78
   7aa60:	cmp	r2, #0
   7aa64:	sbcs	r3, r3, #0
   7aa68:	movge	r3, #0
   7aa6c:	strge	r3, [fp, #136]	; 0x88
   7aa70:	ldr	r2, [fp, #136]	; 0x88
   7aa74:	asr	r3, r2, #31
   7aa78:	movw	r1, #58208	; 0xe360
   7aa7c:	movt	r1, #8
   7aa80:	mov	r0, r9
   7aa84:	bl	2e620 <fputs@plt+0x1d4ac>
   7aa88:	b	78134 <fputs@plt+0x66fc0>
   7aa8c:	ldr	fp, [sp, #60]	; 0x3c
   7aa90:	b	78134 <fputs@plt+0x66fc0>
   7aa94:	ldr	fp, [sp, #60]	; 0x3c
   7aa98:	b	78134 <fputs@plt+0x66fc0>
   7aa9c:	mov	r4, #2
   7aaa0:	b	78918 <fputs@plt+0x677a4>
   7aaa4:	movw	r6, #57924	; 0xe244
   7aaa8:	movt	r6, #8
   7aaac:	mov	r4, #0
   7aab0:	str	r4, [sp, #16]
   7aab4:	str	r4, [sp, #12]
   7aab8:	str	r4, [sp, #8]
   7aabc:	movw	r5, #8092	; 0x1f9c
   7aac0:	movt	r5, #3
   7aac4:	str	r5, [sp, #4]
   7aac8:	ldr	r7, [pc, #460]	; 7ac9c <fputs@plt+0x69b28>
   7aacc:	str	r7, [sp]
   7aad0:	mov	r3, #1
   7aad4:	mov	r2, #2
   7aad8:	mov	r1, r6
   7aadc:	mov	r0, fp
   7aae0:	bl	38c88 <fputs@plt+0x27b14>
   7aae4:	str	r4, [sp, #16]
   7aae8:	str	r4, [sp, #12]
   7aaec:	str	r4, [sp, #8]
   7aaf0:	str	r5, [sp, #4]
   7aaf4:	str	r7, [sp]
   7aaf8:	mov	r3, #1
   7aafc:	mov	r2, #3
   7ab00:	mov	r1, r6
   7ab04:	mov	r0, fp
   7ab08:	bl	38c88 <fputs@plt+0x27b14>
   7ab0c:	movw	r6, #58216	; 0xe368
   7ab10:	movt	r6, #8
   7ab14:	str	r4, [sp, #16]
   7ab18:	str	r4, [sp, #12]
   7ab1c:	str	r4, [sp, #8]
   7ab20:	str	r5, [sp, #4]
   7ab24:	ldr	r3, [pc, #372]	; 7aca0 <fputs@plt+0x69b2c>
   7ab28:	str	r3, [sp]
   7ab2c:	mov	r3, #1
   7ab30:	mov	r2, #2
   7ab34:	mov	r1, r6
   7ab38:	mov	r0, fp
   7ab3c:	bl	38c88 <fputs@plt+0x27b14>
   7ab40:	mov	r2, #12
   7ab44:	mov	r1, r6
   7ab48:	mov	r0, fp
   7ab4c:	bl	272c4 <fputs@plt+0x16150>
   7ab50:	mov	r2, #12
   7ab54:	b	79c3c <fputs@plt+0x68ac8>
   7ab58:	ldr	r5, [r6, #20]
   7ab5c:	cmp	r5, #0
   7ab60:	ble	7abd0 <fputs@plt+0x69a5c>
   7ab64:	ldr	r4, [sp, #56]	; 0x38
   7ab68:	add	r3, r6, #36	; 0x24
   7ab6c:	str	r3, [sp, #64]	; 0x40
   7ab70:	add	r8, r9, #6
   7ab74:	ldr	r3, [sp, #120]	; 0x78
   7ab78:	cmp	r3, #0
   7ab7c:	ldrne	r3, [r3, r4, lsl #2]
   7ab80:	ldreq	r3, [sp, #64]	; 0x40
   7ab84:	ldreq	r3, [r3, r4, lsl #3]
   7ab88:	add	r5, r8, r4
   7ab8c:	str	r5, [sp]
   7ab90:	mov	r2, r7
   7ab94:	ldr	r1, [sp, #52]	; 0x34
   7ab98:	mov	r0, sl
   7ab9c:	bl	421d4 <fputs@plt+0x31060>
   7aba0:	ldr	r3, [sp, #48]	; 0x30
   7aba4:	mov	r2, r5
   7aba8:	mov	r1, #76	; 0x4c
   7abac:	mov	r0, sl
   7abb0:	bl	2e4d0 <fputs@plt+0x1d35c>
   7abb4:	add	r4, r4, #1
   7abb8:	ldr	r5, [r6, #20]
   7abbc:	cmp	r5, r4
   7abc0:	bgt	7ab74 <fputs@plt+0x69a00>
   7abc4:	ldr	r3, [sp, #68]	; 0x44
   7abc8:	cmp	r3, #0
   7abcc:	beq	79930 <fputs@plt+0x687bc>
   7abd0:	ldr	r1, [sp, #116]	; 0x74
   7abd4:	ldr	r0, [sp, #60]	; 0x3c
   7abd8:	bl	19ffc <fputs@plt+0x8e88>
   7abdc:	ldr	r3, [r6, #20]
   7abe0:	str	r3, [sp, #8]
   7abe4:	str	r0, [sp, #4]
   7abe8:	ldr	r4, [sp, #92]	; 0x5c
   7abec:	str	r4, [sp]
   7abf0:	mov	r3, r5
   7abf4:	ldr	r2, [sp, #76]	; 0x4c
   7abf8:	mov	r1, #49	; 0x31
   7abfc:	mov	r0, sl
   7ac00:	bl	2dee0 <fputs@plt+0x1cd6c>
   7ac04:	str	r7, [sp, #4]
   7ac08:	str	r4, [sp]
   7ac0c:	ldr	r3, [sp, #48]	; 0x30
   7ac10:	mov	r2, fp
   7ac14:	mov	r1, #69	; 0x45
   7ac18:	mov	r0, sl
   7ac1c:	bl	2de98 <fputs@plt+0x1cd24>
   7ac20:	b	79930 <fputs@plt+0x687bc>
   7ac24:	mov	r0, sl
   7ac28:	bl	2dc2c <fputs@plt+0x1cab8>
   7ac2c:	str	r0, [sp, #48]	; 0x30
   7ac30:	ldr	r3, [r6, #20]
   7ac34:	cmp	r3, #0
   7ac38:	bgt	7ab64 <fputs@plt+0x699f0>
   7ac3c:	b	79930 <fputs@plt+0x687bc>
   7ac40:	mov	r6, #1
   7ac44:	ldr	r3, [sp, #72]	; 0x48
   7ac48:	ldr	r3, [r3, #72]	; 0x48
   7ac4c:	cmp	r3, r6
   7ac50:	blt	798d8 <fputs@plt+0x68764>
   7ac54:	mov	r2, r7
   7ac58:	mov	r1, #108	; 0x6c
   7ac5c:	mov	r0, sl
   7ac60:	bl	2e44c <fputs@plt+0x1d2d8>
   7ac64:	str	r0, [sp, #96]	; 0x60
   7ac68:	ldr	r6, [fp, #16]
   7ac6c:	cmp	r6, #0
   7ac70:	beq	79a6c <fputs@plt+0x688f8>
   7ac74:	mov	r8, #1
   7ac78:	ldr	r9, [sp, #100]	; 0x64
   7ac7c:	str	fp, [sp, #52]	; 0x34
   7ac80:	mov	fp, r8
   7ac84:	b	7999c <fputs@plt+0x68828>
   7ac88:	andeq	r9, r8, r8, ror #12
   7ac8c:	andeq	r9, r8, r8, ror r6
   7ac90:	andeq	r9, r8, r8, asr #13
   7ac94:	andeq	r9, r8, r0, asr #13
   7ac98:	andeq	r1, sl, ip, asr sp
   7ac9c:	ldrdeq	r9, [r8], -r4
   7aca0:	andeq	r8, r8, ip, ror #25
   7aca4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   7aca8:	strd	r6, [sp, #8]
   7acac:	strd	r8, [sp, #16]
   7acb0:	strd	sl, [sp, #24]
   7acb4:	str	lr, [sp, #32]
   7acb8:	sub	sp, sp, #164	; 0xa4
   7acbc:	mov	fp, r0
   7acc0:	str	r1, [sp, #32]
   7acc4:	add	r1, sp, #96	; 0x60
   7acc8:	stm	r1, {r2, r3}
   7accc:	ldr	r3, [r0]
   7acd0:	cmp	r3, #0
   7acd4:	blt	7ad0c <fputs@plt+0x69b98>
   7acd8:	ldr	r3, [sp, #200]	; 0xc8
   7acdc:	str	r3, [fp, #4]
   7ace0:	movw	r9, #41152	; 0xa0c0
   7ace4:	movt	r9, #8
   7ace8:	sub	r3, r9, #2528	; 0x9e0
   7acec:	sub	r3, r3, #8
   7acf0:	str	r3, [sp, #36]	; 0x24
   7acf4:	movw	r3, #49336	; 0xc0b8
   7acf8:	movt	r3, #8
   7acfc:	str	r3, [sp, #40]	; 0x28
   7ad00:	sub	sl, r3, #3632	; 0xe30
   7ad04:	sub	sl, sl, #8
   7ad08:	b	7ae3c <fputs@plt+0x69cc8>
   7ad0c:	mov	r3, #0
   7ad10:	str	r3, [r0]
   7ad14:	strh	r3, [r0, #8]
   7ad18:	strb	r3, [r0, #10]
   7ad1c:	b	7acd8 <fputs@plt+0x69b64>
   7ad20:	sub	r3, r9, #1648	; 0x670
   7ad24:	sub	r3, r3, #8
   7ad28:	lsl	r4, r4, #1
   7ad2c:	ldrh	r4, [r3, r4]
   7ad30:	b	7aee4 <fputs@plt+0x69d70>
   7ad34:	add	r3, r9, #796	; 0x31c
   7ad38:	lsl	r2, r2, #1
   7ad3c:	ldrh	r4, [r3, r2]
   7ad40:	b	7aee4 <fputs@plt+0x69d70>
   7ad44:	add	r3, r9, #796	; 0x31c
   7ad48:	lsl	r0, r0, #1
   7ad4c:	ldrh	r4, [r3, r0]
   7ad50:	b	7aee4 <fputs@plt+0x69d70>
   7ad54:	cmp	r4, #440	; 0x1b8
   7ad58:	addcs	r4, r4, #324	; 0x144
   7ad5c:	addcs	r4, r4, #2
   7ad60:	ldr	r1, [sp, #96]	; 0x60
   7ad64:	ldr	r2, [sp, #100]	; 0x64
   7ad68:	add	r6, r6, #1
   7ad6c:	str	r6, [fp]
   7ad70:	cmp	r6, #99	; 0x63
   7ad74:	bgt	7ad9c <fputs@plt+0x69c28>
   7ad78:	lsl	r6, r6, #4
   7ad7c:	add	r3, fp, r6
   7ad80:	strh	r4, [r3, #8]
   7ad84:	strb	r5, [r3, #10]
   7ad88:	add	r6, r6, #12
   7ad8c:	add	r3, fp, r6
   7ad90:	str	r1, [fp, r6]
   7ad94:	str	r2, [r3, #4]
   7ad98:	b	7fb94 <fputs@plt+0x6ea20>
   7ad9c:	mov	r0, fp
   7ada0:	bl	3910c <fputs@plt+0x27f98>
   7ada4:	b	7fb94 <fputs@plt+0x6ea20>
   7ada8:	mov	r0, fp
   7adac:	bl	3910c <fputs@plt+0x27f98>
   7adb0:	b	7ae24 <fputs@plt+0x69cb0>
   7adb4:	mov	r3, #1
   7adb8:	strb	r3, [r7, #453]	; 0x1c5
   7adbc:	add	r4, r9, r4, lsl #1
   7adc0:	ldrb	r0, [r4, #3796]	; 0xed4
   7adc4:	ldrb	r1, [r4, #3797]	; 0xed5
   7adc8:	lsl	r3, r1, #4
   7adcc:	rsb	r3, r3, #0
   7add0:	ldrh	r2, [r5, r3]
   7add4:	lsl	r2, r2, #1
   7add8:	ldrsh	r2, [sl, r2]
   7addc:	add	ip, r9, #796	; 0x31c
   7ade0:	add	r2, r0, r2
   7ade4:	lsl	r2, r2, #1
   7ade8:	ldrh	r2, [ip, r2]
   7adec:	movw	ip, #974	; 0x3ce
   7adf0:	cmp	r2, ip
   7adf4:	bgt	7fb28 <fputs@plt+0x6e9b4>
   7adf8:	cmp	r2, #440	; 0x1b8
   7adfc:	addge	r2, r2, #324	; 0x144
   7ae00:	addge	r2, r2, #2
   7ae04:	sub	ip, r1, #1
   7ae08:	ldr	r1, [fp]
   7ae0c:	sub	r1, r1, ip
   7ae10:	str	r1, [fp]
   7ae14:	add	r3, r3, #16
   7ae18:	add	r1, r5, r3
   7ae1c:	strh	r2, [r5, r3]
   7ae20:	strb	r0, [r1, #2]
   7ae24:	ldr	r3, [sp, #32]
   7ae28:	cmp	r3, #251	; 0xfb
   7ae2c:	beq	7fb94 <fputs@plt+0x6ea20>
   7ae30:	ldr	r3, [fp]
   7ae34:	cmp	r3, #0
   7ae38:	blt	7fb94 <fputs@plt+0x6ea20>
   7ae3c:	ldrb	r5, [sp, #32]
   7ae40:	ldr	r6, [fp]
   7ae44:	add	r3, fp, r6, lsl #4
   7ae48:	ldrh	r4, [r3, #8]
   7ae4c:	movw	r3, #974	; 0x3ce
   7ae50:	cmp	r4, r3
   7ae54:	bgt	7aee4 <fputs@plt+0x69d70>
   7ae58:	lsl	r3, r4, #1
   7ae5c:	ldr	r2, [sp, #36]	; 0x24
   7ae60:	ldrsh	r2, [r2, r3]
   7ae64:	mov	r3, r5
   7ae68:	movw	ip, #1498	; 0x5da
   7ae6c:	cmn	r2, #72	; 0x48
   7ae70:	beq	7ad20 <fputs@plt+0x69bac>
   7ae74:	mov	r1, r3
   7ae78:	add	r0, r2, r3
   7ae7c:	cmp	r0, ip
   7ae80:	bhi	7ae94 <fputs@plt+0x69d20>
   7ae84:	add	lr, r9, r0
   7ae88:	ldrb	lr, [lr, #-776]	; 0xfffffcf8
   7ae8c:	cmp	lr, r3
   7ae90:	beq	7ad44 <fputs@plt+0x69bd0>
   7ae94:	cmp	r3, #0
   7ae98:	beq	7aed4 <fputs@plt+0x69d60>
   7ae9c:	cmp	r3, #69	; 0x45
   7aea0:	bhi	7aeb4 <fputs@plt+0x69d40>
   7aea4:	add	r1, r9, r1
   7aea8:	ldrb	r3, [r1, #724]	; 0x2d4
   7aeac:	cmp	r3, #0
   7aeb0:	bne	7ae6c <fputs@plt+0x69cf8>
   7aeb4:	add	r2, r2, #70	; 0x46
   7aeb8:	movw	r3, #1498	; 0x5da
   7aebc:	cmp	r2, r3
   7aec0:	bhi	7aed4 <fputs@plt+0x69d60>
   7aec4:	add	r3, r9, r2
   7aec8:	ldrb	r3, [r3, #-776]	; 0xfffffcf8
   7aecc:	cmp	r3, #70	; 0x46
   7aed0:	beq	7ad34 <fputs@plt+0x69bc0>
   7aed4:	sub	r3, r9, #1648	; 0x670
   7aed8:	sub	r3, r3, #8
   7aedc:	lsl	r4, r4, #1
   7aee0:	ldrh	r4, [r3, r4]
   7aee4:	movw	r3, #974	; 0x3ce
   7aee8:	cmp	r4, r3
   7aeec:	bls	7ad54 <fputs@plt+0x69be0>
   7aef0:	movw	r3, #1300	; 0x514
   7aef4:	cmp	r4, r3
   7aef8:	bhi	7fb5c <fputs@plt+0x6e9e8>
   7aefc:	sub	r4, r4, #972	; 0x3cc
   7af00:	sub	r4, r4, #3
   7af04:	ldr	r7, [fp, #4]
   7af08:	lsl	r8, r6, #4
   7af0c:	add	r5, r8, #8
   7af10:	add	r5, fp, r5
   7af14:	add	r3, r9, r4, lsl #1
   7af18:	ldrb	r2, [r3, #3797]	; 0xed5
   7af1c:	cmp	r6, #98	; 0x62
   7af20:	movle	r3, #0
   7af24:	movgt	r3, #1
   7af28:	cmp	r2, #0
   7af2c:	movne	r3, #0
   7af30:	cmp	r3, #0
   7af34:	bne	7ada8 <fputs@plt+0x69c34>
   7af38:	movw	r3, #269	; 0x10d
   7af3c:	cmp	r4, r3
   7af40:	ldrls	pc, [pc, r4, lsl #2]
   7af44:	b	7adbc <fputs@plt+0x69c48>
   7af48:			; <UNDEFINED> instruction: 0x0007adb4
   7af4c:	andeq	fp, r7, r0, lsl #7
   7af50:	andeq	fp, r7, ip, lsl #7
   7af54:	andeq	fp, r7, r4, asr #14
   7af58:	andeq	fp, r7, ip, ror #15
   7af5c:	strdeq	fp, [r7], -r8
   7af60:	strdeq	fp, [r7], -r8
   7af64:	strdeq	fp, [r7], -r8
   7af68:	andeq	fp, r7, r8, lsl #16
   7af6c:	andeq	fp, r7, r8, lsl #16
   7af70:	andeq	fp, r7, ip, asr #16
   7af74:	muleq	r7, r4, r8
   7af78:	andeq	fp, r7, ip, lsr #17
   7af7c:	andeq	fp, r7, r4, asr #17
   7af80:	ldrdeq	fp, [r7], -ip
   7af84:	andeq	fp, r7, ip, lsl #18
   7af88:	andeq	fp, r7, ip, lsr #18
   7af8c:	andeq	fp, r7, r8, lsr r9
   7af90:	andeq	fp, r7, r4, asr #18
   7af94:	andeq	fp, r7, ip, lsr #18
   7af98:	andeq	fp, r7, r4, asr r9
   7af9c:	andeq	fp, r7, r8, ror r9
   7afa0:	andeq	fp, r7, ip, lsr #18
   7afa4:	andeq	fp, r7, r8, lsr #19
   7afa8:	andeq	fp, r7, r8, lsl #20
   7afac:	andeq	fp, r7, r8, lsr #24
   7afb0:	andeq	fp, r7, r8, lsr ip
   7afb4:	andeq	fp, r7, r8, asr ip
   7afb8:	andeq	fp, r7, r8, ror ip
   7afbc:	muleq	r7, r8, ip
   7afc0:	andeq	fp, r7, ip, lsr #25
   7afc4:	andeq	fp, r7, r0, asr #25
   7afc8:	andeq	fp, r7, ip, lsr #25
   7afcc:	ldrdeq	fp, [r7], -r0
   7afd0:	andeq	fp, r7, r4, lsl sp
   7afd4:	andeq	fp, r7, r0, asr #26
   7afd8:	andeq	fp, r7, r0, ror sp
   7afdc:	muleq	r7, r4, sp
   7afe0:	andeq	fp, r7, ip, asr #27
   7afe4:	ldrdeq	fp, [r7], -ip
   7afe8:	andeq	fp, r7, r0, lsl #28
   7afec:	andeq	fp, r7, r8, lsr #28
   7aff0:	andeq	fp, r7, ip, lsr #18
   7aff4:	andeq	fp, r7, r4, asr #18
   7aff8:	strdeq	fp, [r7], -r8
   7affc:	andeq	fp, r7, r4, lsl #30
   7b000:	andeq	fp, r7, r4, lsr #30
   7b004:	andeq	fp, r7, r4, lsr pc
   7b008:	andeq	fp, r7, r4, asr #30
   7b00c:	andeq	fp, r7, ip, asr pc
   7b010:	andeq	fp, r7, r8, ror pc
   7b014:	andeq	fp, r7, r4, lsl #31
   7b018:	muleq	r7, r0, pc	; <UNPREDICTABLE>
   7b01c:	andeq	fp, r7, r0, lsr #31
   7b020:			; <UNDEFINED> instruction: 0x0007bfb0
   7b024:			; <UNDEFINED> instruction: 0x0007bfbc
   7b028:	andeq	fp, r7, r8, asr #31
   7b02c:	andeq	fp, r7, ip, lsr #18
   7b030:	ldrdeq	fp, [r7], -r8
   7b034:	andeq	fp, r7, r4, ror #31
   7b038:	andeq	fp, r7, r8, lsr #24
   7b03c:	strdeq	fp, [r7], -r0
   7b040:	muleq	r7, r8, ip
   7b044:	strdeq	fp, [r7], -ip
   7b048:	andeq	ip, r7, r0, lsr #32
   7b04c:	andeq	ip, r7, ip, asr r0
   7b050:	andeq	ip, r7, ip, rrx
   7b054:	andeq	fp, r7, ip, lsr #18
   7b058:	strheq	ip, [r7], -r0
   7b05c:	strheq	ip, [r7], -ip	; <UNPREDICTABLE>
   7b060:	strheq	ip, [r7], -r0
   7b064:	andeq	fp, r7, r8, asr #31
   7b068:	andeq	ip, r7, ip, asr #1
   7b06c:	ldrdeq	ip, [r7], -ip	; <UNPREDICTABLE>
   7b070:	andeq	ip, r7, ip, ror #1
   7b074:	ldrdeq	fp, [r7], -r8
   7b078:	andeq	fp, r7, ip, lsr #18
   7b07c:	andeq	ip, r7, r8, lsl #2
   7b080:	strdeq	ip, [r7], -r0
   7b084:	andeq	ip, r7, ip, lsl #6
   7b088:	andeq	ip, r7, r0, asr r3
   7b08c:	andeq	ip, r7, ip, lsl #7
   7b090:	andeq	ip, r7, r0, lsl #9
   7b094:	muleq	r7, r0, r4
   7b098:	andeq	ip, r7, r0, lsl #9
   7b09c:	muleq	r7, ip, r4
   7b0a0:	andeq	ip, r7, ip, ror #9
   7b0a4:	andeq	ip, r7, r4, lsr #10
   7b0a8:	andeq	ip, r7, ip, lsl #11
   7b0ac:	muleq	r7, ip, r5
   7b0b0:	andeq	fp, r7, ip, lsr #18
   7b0b4:	andeq	ip, r7, ip, lsr #11
   7b0b8:			; <UNDEFINED> instruction: 0x0007c5b8
   7b0bc:	andeq	ip, r7, ip, asr #12
   7b0c0:	andeq	ip, r7, r4, ror r6
   7b0c4:	andeq	ip, r7, r8, ror #13
   7b0c8:	andeq	fp, r7, r8, lsr #24
   7b0cc:	strdeq	ip, [r7], -r8
   7b0d0:	andeq	ip, r7, r0, lsl r7
   7b0d4:	andeq	ip, r7, ip, asr r7
   7b0d8:	muleq	r7, r0, r7
   7b0dc:	muleq	r7, ip, r7
   7b0e0:	andeq	ip, r7, ip, ror #15
   7b0e4:	andeq	ip, r7, r8, ror #16
   7b0e8:	andeq	ip, r7, r8, lsr #17
   7b0ec:	andeq	ip, r7, r8, lsr #20
   7b0f0:	andeq	ip, r7, r8, ror #13
   7b0f4:	andeq	ip, r7, r8, lsr sl
   7b0f8:	andeq	ip, r7, r8, asr sl
   7b0fc:	andeq	ip, r7, r8, ror #20
   7b100:	andeq	ip, r7, r4, lsl #21
   7b104:	andeq	ip, r7, r0, lsr #21
   7b108:			; <UNDEFINED> instruction: 0x0007cabc
   7b10c:	andeq	ip, r7, ip, asr #21
   7b110:	andeq	ip, r7, r8, lsr #20
   7b114:	ldrdeq	ip, [r7], -r8
   7b118:	andeq	ip, r7, r8, ror #21
   7b11c:	strdeq	ip, [r7], -ip	; <UNPREDICTABLE>
   7b120:	andeq	ip, r7, r8, lsl #22
   7b124:	andeq	ip, r7, ip, lsr #11
   7b128:	andeq	ip, r7, r4, lsl fp
   7b12c:	andeq	ip, r7, r4, lsr #22
   7b130:	andeq	ip, r7, r8, asr #22
   7b134:	andeq	ip, r7, ip, ror #22
   7b138:	andeq	ip, r7, ip, ror fp
   7b13c:	andeq	ip, r7, ip, lsl #23
   7b140:	andeq	ip, r7, ip, lsr #11
   7b144:	andeq	ip, r7, r4, lsl fp
   7b148:	andeq	ip, r7, ip, asr #21
   7b14c:			; <UNDEFINED> instruction: 0x0007cabc
   7b150:	muleq	r7, r8, fp
   7b154:	andeq	ip, r7, r8, lsr #23
   7b158:	andeq	ip, r7, r0, asr #23
   7b15c:	ldrdeq	ip, [r7], -r8
   7b160:	strdeq	ip, [r7], -r0
   7b164:	andeq	ip, r7, ip, asr #21
   7b168:			; <UNDEFINED> instruction: 0x0007cabc
   7b16c:	andeq	ip, r7, r4, lsr ip
   7b170:	andeq	ip, r7, r0, asr #25
   7b174:	strdeq	ip, [r7], -r0
   7b178:	andeq	ip, r7, r4, lsr #26
   7b17c:	andeq	ip, r7, r4, ror #26
   7b180:	andeq	fp, r7, r8, asr #31
   7b184:	ldrdeq	ip, [r7], -ip	; <UNPREDICTABLE>
   7b188:	andeq	ip, r7, r8, lsl #22
   7b18c:	andeq	ip, r7, r0, lsr #27
   7b190:	andeq	ip, r7, ip, lsr #27
   7b194:	andeq	ip, r7, r8, asr #27
   7b198:	andeq	ip, r7, r8, ror #27
   7b19c:	andeq	ip, r7, r0, lsl lr
   7b1a0:	andeq	ip, r7, r8, lsr lr
   7b1a4:	andeq	ip, r7, r8, lsr lr
   7b1a8:	andeq	ip, r7, ip, asr lr
   7b1ac:	ldrdeq	ip, [r7], -ip	; <UNPREDICTABLE>
   7b1b0:	andeq	ip, r7, r0, lsl lr
   7b1b4:	andeq	ip, r7, r0, lsl lr
   7b1b8:	muleq	r7, r4, pc	; <UNPREDICTABLE>
   7b1bc:	andeq	sp, r7, r0, lsl #6
   7b1c0:	andeq	sp, r7, r4, ror r3
   7b1c4:			; <UNDEFINED> instruction: 0x0007d3b4
   7b1c8:	andeq	sp, r7, r4, asr r4
   7b1cc:	andeq	sp, r7, r8, lsl #9
   7b1d0:	andeq	sp, r7, r8, asr #9
   7b1d4:	andeq	sp, r7, r8, asr #9
   7b1d8:	andeq	sp, r7, r8, asr #9
   7b1dc:	andeq	sp, r7, r8, asr #9
   7b1e0:	andeq	sp, r7, r8, asr #9
   7b1e4:	andeq	sp, r7, r8, asr #9
   7b1e8:	andeq	sp, r7, r8, asr #9
   7b1ec:	andeq	sp, r7, r8, asr #9
   7b1f0:	strdeq	sp, [r7], -ip
   7b1f4:	andeq	sp, r7, r0, lsl r5
   7b1f8:	andeq	sp, r7, r8, lsr #10
   7b1fc:	muleq	r7, r8, r5
   7b200:	andeq	sp, r7, r8, lsl r6
   7b204:	andeq	sp, r7, ip, asr #12
   7b208:	andeq	sp, r7, r0, lsl #13
   7b20c:	strdeq	sp, [r7], -r0
   7b210:	andeq	sp, r7, r0, ror #14
   7b214:	andeq	sp, r7, r0, ror #14
   7b218:	muleq	r7, r8, r7
   7b21c:	ldrdeq	sp, [r7], -r0
   7b220:	andeq	sp, r7, r8, lsl #16
   7b224:	ldrdeq	fp, [r7], -r8
   7b228:	andeq	sp, r7, r8, lsl r8
   7b22c:	andeq	sp, r7, r8, lsl #16
   7b230:	ldrdeq	fp, [r7], -r8
   7b234:	muleq	r7, r8, r8
   7b238:			; <UNDEFINED> instruction: 0x0007d9bc
   7b23c:	andeq	sp, r7, r8, lsr sl
   7b240:			; <UNDEFINED> instruction: 0x0007dabc
   7b244:	muleq	r7, r8, fp
   7b248:	andeq	sp, r7, r0, lsl ip
   7b24c:	andeq	sp, r7, r4, lsr #25
   7b250:	ldrdeq	sp, [r7], -r4
   7b254:			; <UNDEFINED> instruction: 0x0007cabc
   7b258:	andeq	ip, r7, ip, asr #21
   7b25c:			; <UNDEFINED> instruction: 0x0007adbc
   7b260:	andeq	ip, r7, ip, asr #21
   7b264:	andeq	ip, r7, ip, lsr #11
   7b268:	andeq	sp, r7, r4, lsl #26
   7b26c:	andeq	sp, r7, r0, lsr #26
   7b270:	andeq	sp, r7, ip, lsr sp
   7b274:	muleq	r7, ip, sp
   7b278:	andeq	sp, r7, ip, lsr #27
   7b27c:	andeq	ip, r7, ip, lsr #11
   7b280:			; <UNDEFINED> instruction: 0x0007ddb8
   7b284:	andeq	sp, r7, r4, asr #27
   7b288:	andeq	sp, r7, ip, ror #27
   7b28c:	andeq	fp, r7, ip, lsr #18
   7b290:	ldrdeq	fp, [r7], -r8
   7b294:	andeq	sp, r7, r4, lsl lr
   7b298:	andeq	lr, r7, ip
   7b29c:	andeq	lr, r7, ip
   7b2a0:	andeq	lr, r7, r0, asr #32
   7b2a4:	andeq	lr, r7, r0, rrx
   7b2a8:	andeq	lr, r7, r4, lsl #1
   7b2ac:	andeq	lr, r7, r4, lsr #1
   7b2b0:	andeq	lr, r7, r8, asr #1
   7b2b4:	andeq	ip, r7, r8, ror #13
   7b2b8:	andeq	ip, r7, r8, ror #13
   7b2bc:	andeq	lr, r7, r8, ror #1
   7b2c0:	andeq	lr, r7, r0, ror r3
   7b2c4:	strdeq	lr, [r7], -ip
   7b2c8:	andeq	lr, r7, ip, lsl #18
   7b2cc:	andeq	lr, r7, r0, lsr #18
   7b2d0:	andeq	lr, r7, ip, lsr #18
   7b2d4:	andeq	lr, r7, r8, lsr r9
   7b2d8:	andeq	lr, r7, r8, lsr r9
   7b2dc:	andeq	lr, r7, r0, asr r9
   7b2e0:	andeq	lr, r7, r8, ror #18
   7b2e4:	andeq	lr, r7, r4, ror r9
   7b2e8:	andeq	lr, r7, r4, lsl #19
   7b2ec:	andeq	lr, r7, r4, lsr #19
   7b2f0:			; <UNDEFINED> instruction: 0x0007e9b0
   7b2f4:	ldrdeq	lr, [r7], -r0
   7b2f8:	andeq	lr, r7, r4, ror #19
   7b2fc:	strdeq	lr, [r7], -r8
   7b300:	andeq	lr, r7, r8, ror sl
   7b304:	andeq	lr, r7, ip, ror #21
   7b308:	andeq	lr, r7, r0, asr #22
   7b30c:	muleq	r7, r4, fp
   7b310:	andeq	lr, r7, r0, ror #23
   7b314:	andeq	lr, r7, r0, lsr ip
   7b318:	muleq	r7, ip, sp
   7b31c:	andeq	lr, r7, r0, asr #24
   7b320:	andeq	lr, r7, r0, asr ip
   7b324:	andeq	lr, r7, r0, lsl #27
   7b328:			; <UNDEFINED> instruction: 0x0007edb4
   7b32c:	andeq	lr, r7, r8, ror #18
   7b330:	andeq	lr, r7, r4, ror r9
   7b334:	andeq	lr, r7, r8, ror #27
   7b338:	andeq	lr, r7, r8, lsl #28
   7b33c:	andeq	lr, r7, ip, ror #30
   7b340:	andeq	lr, r7, r0, lsl #31
   7b344:	muleq	r7, r8, pc	; <UNPREDICTABLE>
   7b348:	andeq	pc, r7, r8, lsl #8
   7b34c:	andeq	pc, r7, r8, lsl r7	; <UNPREDICTABLE>
   7b350:	andeq	pc, r7, ip, lsr #18
   7b354:	andeq	pc, r7, ip, lsr r9	; <UNPREDICTABLE>
   7b358:	andeq	pc, r7, r0, asr r9	; <UNPREDICTABLE>
   7b35c:	andeq	pc, r7, ip, asr sl	; <UNPREDICTABLE>
   7b360:	andeq	pc, r7, r4, ror sl	; <UNPREDICTABLE>
   7b364:	andeq	pc, r7, r4, ror sl	; <UNPREDICTABLE>
   7b368:	andeq	pc, r7, r4, ror sl	; <UNPREDICTABLE>
   7b36c:			; <UNDEFINED> instruction: 0x0007fab4
   7b370:	andeq	pc, r7, r0, asr #21
   7b374:	ldrdeq	pc, [r7], -r0
   7b378:	andeq	pc, r7, r0, ror #21
   7b37c:	andeq	pc, r7, r4, lsl #22
   7b380:	mov	r3, #2
   7b384:	strb	r3, [r7, #453]	; 0x1c5
   7b388:	b	7adbc <fputs@plt+0x69c48>
   7b38c:	ldrb	r3, [r7, #18]
   7b390:	cmp	r3, #0
   7b394:	bne	7adbc <fputs@plt+0x69c48>
   7b398:	ldr	r3, [r7]
   7b39c:	str	r3, [sp, #56]	; 0x38
   7b3a0:	ldrb	r3, [r3, #69]	; 0x45
   7b3a4:	cmp	r3, #0
   7b3a8:	bne	7b3b8 <fputs@plt+0x6a244>
   7b3ac:	ldr	r3, [r7, #68]	; 0x44
   7b3b0:	cmp	r3, #0
   7b3b4:	beq	7b3cc <fputs@plt+0x6a258>
   7b3b8:	ldr	r3, [r7, #12]
   7b3bc:	cmp	r3, #0
   7b3c0:	moveq	r3, #1
   7b3c4:	streq	r3, [r7, #12]
   7b3c8:	b	7adbc <fputs@plt+0x69c48>
   7b3cc:	mov	r0, r7
   7b3d0:	bl	2de28 <fputs@plt+0x1ccb4>
   7b3d4:	subs	r3, r0, #0
   7b3d8:	str	r3, [sp, #44]	; 0x2c
   7b3dc:	beq	7fc1c <fputs@plt+0x6eaa8>
   7b3e0:	mov	r6, #61	; 0x3d
   7b3e4:	mov	r1, r6
   7b3e8:	ldr	r0, [sp, #44]	; 0x2c
   7b3ec:	bl	254d8 <fputs@plt+0x14364>
   7b3f0:	cmp	r0, #0
   7b3f4:	bne	7b3e4 <fputs@plt+0x6a270>
   7b3f8:	str	r0, [sp, #48]	; 0x30
   7b3fc:	mov	r1, #21
   7b400:	ldr	r0, [sp, #44]	; 0x2c
   7b404:	bl	2de08 <fputs@plt+0x1cc94>
   7b408:	ldr	r3, [sp, #56]	; 0x38
   7b40c:	ldrb	r3, [r3, #69]	; 0x45
   7b410:	cmp	r3, #0
   7b414:	bne	7fc1c <fputs@plt+0x6eaa8>
   7b418:	ldr	r3, [r7, #340]	; 0x154
   7b41c:	cmp	r3, #0
   7b420:	bne	7b430 <fputs@plt+0x6a2bc>
   7b424:	ldr	r3, [r7, #324]	; 0x144
   7b428:	cmp	r3, #0
   7b42c:	beq	7fc10 <fputs@plt+0x6ea9c>
   7b430:	mov	r1, #0
   7b434:	ldr	r0, [sp, #44]	; 0x2c
   7b438:	bl	17a4c <fputs@plt+0x68d8>
   7b43c:	ldr	r2, [sp, #56]	; 0x38
   7b440:	ldr	r3, [r2, #20]
   7b444:	cmp	r3, #0
   7b448:	ble	7b4f4 <fputs@plt+0x6a380>
   7b44c:	ldr	r8, [sp, #48]	; 0x30
   7b450:	add	r3, r7, #344	; 0x158
   7b454:	str	r3, [sp, #60]	; 0x3c
   7b458:	str	r4, [sp, #64]	; 0x40
   7b45c:	mov	r4, r2
   7b460:	b	7b480 <fputs@plt+0x6a30c>
   7b464:	mov	r1, #1
   7b468:	ldr	r0, [sp, #44]	; 0x2c
   7b46c:	bl	179f4 <fputs@plt+0x6880>
   7b470:	add	r8, r8, #1
   7b474:	ldr	r3, [r4, #20]
   7b478:	cmp	r8, r3
   7b47c:	bge	7b4f0 <fputs@plt+0x6a37c>
   7b480:	mov	r3, #1
   7b484:	lsl	r6, r3, r8
   7b488:	ldr	r3, [r7, #340]	; 0x154
   7b48c:	tst	r6, r3
   7b490:	beq	7b470 <fputs@plt+0x6a2fc>
   7b494:	mov	r1, r8
   7b498:	ldr	r0, [sp, #44]	; 0x2c
   7b49c:	bl	17a7c <fputs@plt+0x6908>
   7b4a0:	ldr	r3, [r7, #336]	; 0x150
   7b4a4:	tst	r6, r3
   7b4a8:	ldr	r3, [r4, #16]
   7b4ac:	add	r3, r3, r8, lsl #4
   7b4b0:	ldr	r3, [r3, #12]
   7b4b4:	ldr	r3, [r3, #4]
   7b4b8:	str	r3, [sp, #4]
   7b4bc:	ldr	r3, [sp, #60]	; 0x3c
   7b4c0:	ldr	r3, [r3, r8, lsl #2]
   7b4c4:	str	r3, [sp]
   7b4c8:	movne	r3, #1
   7b4cc:	moveq	r3, #0
   7b4d0:	mov	r2, r8
   7b4d4:	mov	r1, #2
   7b4d8:	ldr	r0, [sp, #44]	; 0x2c
   7b4dc:	bl	2de98 <fputs@plt+0x1cd24>
   7b4e0:	ldrb	r3, [r4, #149]	; 0x95
   7b4e4:	cmp	r3, #0
   7b4e8:	bne	7b470 <fputs@plt+0x6a2fc>
   7b4ec:	b	7b464 <fputs@plt+0x6a2f0>
   7b4f0:	ldr	r4, [sp, #64]	; 0x40
   7b4f4:	ldr	r3, [r7, #456]	; 0x1c8
   7b4f8:	cmp	r3, #0
   7b4fc:	ble	7b54c <fputs@plt+0x6a3d8>
   7b500:	ldr	r6, [sp, #48]	; 0x30
   7b504:	mov	r8, #0
   7b508:	ldr	r3, [r7, #524]	; 0x20c
   7b50c:	ldr	r1, [r3, r6, lsl #2]
   7b510:	ldr	r0, [sp, #56]	; 0x38
   7b514:	bl	1a694 <fputs@plt+0x9520>
   7b518:	mvn	r3, #9
   7b51c:	str	r3, [sp, #8]
   7b520:	str	r0, [sp, #4]
   7b524:	str	r8, [sp]
   7b528:	mov	r3, r8
   7b52c:	mov	r2, r8
   7b530:	mov	r1, #149	; 0x95
   7b534:	ldr	r0, [sp, #44]	; 0x2c
   7b538:	bl	2dee0 <fputs@plt+0x1cd6c>
   7b53c:	add	r6, r6, #1
   7b540:	ldr	r3, [r7, #456]	; 0x1c8
   7b544:	cmp	r6, r3
   7b548:	blt	7b508 <fputs@plt+0x6a394>
   7b54c:	mov	r3, #0
   7b550:	str	r3, [r7, #456]	; 0x1c8
   7b554:	mov	r0, r7
   7b558:	bl	2de28 <fputs@plt+0x1ccb4>
   7b55c:	str	r0, [sp, #60]	; 0x3c
   7b560:	ldr	r3, [r7, #404]	; 0x194
   7b564:	cmp	r3, #0
   7b568:	ble	7b5b4 <fputs@plt+0x6a440>
   7b56c:	ldr	r6, [sp, #48]	; 0x30
   7b570:	mvn	r8, #1
   7b574:	ldr	r2, [r7, #408]	; 0x198
   7b578:	add	r1, r2, r6, lsl #4
   7b57c:	ldr	r3, [r1, #4]
   7b580:	ldr	r2, [r2, r6, lsl #4]
   7b584:	str	r8, [sp, #8]
   7b588:	ldr	r0, [r1, #12]
   7b58c:	str	r0, [sp, #4]
   7b590:	ldrb	r1, [r1, #8]
   7b594:	str	r1, [sp]
   7b598:	mov	r1, #148	; 0x94
   7b59c:	ldr	r0, [sp, #60]	; 0x3c
   7b5a0:	bl	2dee0 <fputs@plt+0x1cd6c>
   7b5a4:	add	r6, r6, #1
   7b5a8:	ldr	r3, [r7, #404]	; 0x194
   7b5ac:	cmp	r6, r3
   7b5b0:	blt	7b574 <fputs@plt+0x6a400>
   7b5b4:	ldr	r3, [r7]
   7b5b8:	str	r3, [sp, #64]	; 0x40
   7b5bc:	ldr	r3, [r7, #8]
   7b5c0:	str	r3, [sp, #60]	; 0x3c
   7b5c4:	ldr	r8, [r7, #412]	; 0x19c
   7b5c8:	cmp	r8, #0
   7b5cc:	beq	7b68c <fputs@plt+0x6a518>
   7b5d0:	ldr	r3, [sp, #40]	; 0x28
   7b5d4:	sub	r3, r3, #3728	; 0xe90
   7b5d8:	sub	r3, r3, #8
   7b5dc:	str	r3, [sp, #68]	; 0x44
   7b5e0:	str	r4, [sp, #72]	; 0x48
   7b5e4:	ldr	r2, [r8, #8]
   7b5e8:	ldr	r4, [r8, #12]
   7b5ec:	ldr	r3, [sp, #64]	; 0x40
   7b5f0:	ldr	r3, [r3, #16]
   7b5f4:	add	r3, r3, r2, lsl #4
   7b5f8:	ldr	r3, [r3, #12]
   7b5fc:	ldr	r3, [r3, #72]	; 0x48
   7b600:	mov	r1, #54	; 0x36
   7b604:	str	r1, [sp]
   7b608:	mov	r1, #0
   7b60c:	mov	r0, r7
   7b610:	bl	3ba48 <fputs@plt+0x2a8d4>
   7b614:	sub	r6, r4, #1
   7b618:	ldr	r3, [r8, #4]
   7b61c:	ldr	r2, [r3]
   7b620:	mov	r1, r6
   7b624:	ldr	r0, [sp, #60]	; 0x3c
   7b628:	bl	2df28 <fputs@plt+0x1cdb4>
   7b62c:	mov	r3, #0
   7b630:	ldr	r2, [sp, #68]	; 0x44
   7b634:	mov	r1, #10
   7b638:	ldr	r0, [sp, #60]	; 0x3c
   7b63c:	bl	2f300 <fputs@plt+0x1e18c>
   7b640:	cmp	r0, #0
   7b644:	beq	7b688 <fputs@plt+0x6a514>
   7b648:	str	r4, [r0, #8]
   7b64c:	add	r3, r4, #1
   7b650:	str	r3, [r0, #12]
   7b654:	str	r4, [r0, #52]	; 0x34
   7b658:	str	r6, [r0, #64]	; 0x40
   7b65c:	str	r4, [r0, #72]	; 0x48
   7b660:	mov	r2, #16
   7b664:	strb	r2, [r0, #63]	; 0x3f
   7b668:	str	r3, [r0, #88]	; 0x58
   7b66c:	str	r4, [r0, #112]	; 0x70
   7b670:	str	r4, [r0, #168]	; 0xa8
   7b674:	ldr	r8, [r8]
   7b678:	cmp	r8, #0
   7b67c:	bne	7b5e4 <fputs@plt+0x6a470>
   7b680:	ldr	r4, [sp, #72]	; 0x48
   7b684:	b	7b68c <fputs@plt+0x6a518>
   7b688:	ldr	r4, [sp, #72]	; 0x48
   7b68c:	ldr	r6, [r7, #324]	; 0x144
   7b690:	cmp	r6, #0
   7b694:	beq	7b6e8 <fputs@plt+0x6a574>
   7b698:	mov	r3, #0
   7b69c:	strb	r3, [r7, #23]
   7b6a0:	ldr	r3, [r6]
   7b6a4:	cmp	r3, #0
   7b6a8:	ble	7b6e8 <fputs@plt+0x6a574>
   7b6ac:	mov	r8, #0
   7b6b0:	ldr	r3, [r6, #4]
   7b6b4:	add	r2, r3, r8
   7b6b8:	ldr	r2, [r2, #16]
   7b6bc:	ldr	r1, [r3, r8]
   7b6c0:	mov	r0, r7
   7b6c4:	bl	5d18c <fputs@plt+0x4c018>
   7b6c8:	ldr	r3, [sp, #48]	; 0x30
   7b6cc:	add	r3, r3, #1
   7b6d0:	mov	r2, r3
   7b6d4:	str	r3, [sp, #48]	; 0x30
   7b6d8:	add	r8, r8, #20
   7b6dc:	ldr	r3, [r6]
   7b6e0:	cmp	r2, r3
   7b6e4:	blt	7b6b0 <fputs@plt+0x6a53c>
   7b6e8:	mov	r1, #1
   7b6ec:	ldr	r0, [sp, #44]	; 0x2c
   7b6f0:	bl	2e718 <fputs@plt+0x1d5a4>
   7b6f4:	ldr	r3, [r7, #68]	; 0x44
   7b6f8:	cmp	r3, #0
   7b6fc:	bne	7fc1c <fputs@plt+0x6eaa8>
   7b700:	ldr	r3, [sp, #56]	; 0x38
   7b704:	ldrb	r3, [r3, #69]	; 0x45
   7b708:	cmp	r3, #0
   7b70c:	bne	7fc1c <fputs@plt+0x6eaa8>
   7b710:	ldr	r3, [r7, #412]	; 0x19c
   7b714:	cmp	r3, #0
   7b718:	beq	7b72c <fputs@plt+0x6a5b8>
   7b71c:	ldr	r3, [r7, #72]	; 0x48
   7b720:	cmp	r3, #0
   7b724:	moveq	r3, #1
   7b728:	streq	r3, [r7, #72]	; 0x48
   7b72c:	mov	r1, r7
   7b730:	ldr	r0, [sp, #44]	; 0x2c
   7b734:	bl	2175c <fputs@plt+0x105e8>
   7b738:	mov	r3, #101	; 0x65
   7b73c:	str	r3, [r7, #12]
   7b740:	b	7adbc <fputs@plt+0x69c48>
   7b744:	ldr	r2, [r5, #-12]
   7b748:	str	r2, [sp, #44]	; 0x2c
   7b74c:	ldr	r8, [r7]
   7b750:	mov	r3, #0
   7b754:	str	r3, [sp]
   7b758:	movw	r2, #58240	; 0xe380
   7b75c:	movt	r2, #8
   7b760:	mov	r1, #22
   7b764:	mov	r0, r7
   7b768:	bl	3916c <fputs@plt+0x27ff8>
   7b76c:	subs	r6, r0, #0
   7b770:	bne	7adbc <fputs@plt+0x69c48>
   7b774:	mov	r0, r7
   7b778:	bl	2de28 <fputs@plt+0x1ccb4>
   7b77c:	subs	r7, r0, #0
   7b780:	beq	7adbc <fputs@plt+0x69c48>
   7b784:	ldr	r2, [sp, #44]	; 0x2c
   7b788:	cmp	r2, #7
   7b78c:	beq	7b7dc <fputs@plt+0x6a668>
   7b790:	ldr	r3, [r8, #20]
   7b794:	cmp	r3, #0
   7b798:	ble	7b7dc <fputs@plt+0x6a668>
   7b79c:	cmp	r2, #9
   7b7a0:	moveq	r3, #2
   7b7a4:	movne	r3, #1
   7b7a8:	str	r3, [sp, #44]	; 0x2c
   7b7ac:	ldr	r3, [sp, #44]	; 0x2c
   7b7b0:	mov	r2, r6
   7b7b4:	mov	r1, #2
   7b7b8:	mov	r0, r7
   7b7bc:	bl	2e4d0 <fputs@plt+0x1d35c>
   7b7c0:	mov	r1, r6
   7b7c4:	mov	r0, r7
   7b7c8:	bl	17a7c <fputs@plt+0x6908>
   7b7cc:	add	r6, r6, #1
   7b7d0:	ldr	r3, [r8, #20]
   7b7d4:	cmp	r6, r3
   7b7d8:	blt	7b7ac <fputs@plt+0x6a638>
   7b7dc:	mov	r1, #1
   7b7e0:	mov	r0, r7
   7b7e4:	bl	2de08 <fputs@plt+0x1cc94>
   7b7e8:	b	7adbc <fputs@plt+0x69c48>
   7b7ec:	mov	r3, #7
   7b7f0:	str	r3, [r5, #20]
   7b7f4:	b	7adbc <fputs@plt+0x69c48>
   7b7f8:	add	r6, fp, r6, lsl #4
   7b7fc:	ldrb	r3, [r6, #10]
   7b800:	str	r3, [r6, #12]
   7b804:	b	7adbc <fputs@plt+0x69c48>
   7b808:	mov	r3, #0
   7b80c:	str	r3, [sp]
   7b810:	movw	r2, #58248	; 0xe388
   7b814:	movt	r2, #8
   7b818:	mov	r1, #22
   7b81c:	mov	r0, r7
   7b820:	bl	3916c <fputs@plt+0x27ff8>
   7b824:	cmp	r0, #0
   7b828:	bne	7adbc <fputs@plt+0x69c48>
   7b82c:	mov	r0, r7
   7b830:	bl	2de28 <fputs@plt+0x1ccb4>
   7b834:	cmp	r0, #0
   7b838:	beq	7adbc <fputs@plt+0x69c48>
   7b83c:	mov	r2, #1
   7b840:	mov	r1, r2
   7b844:	bl	2e44c <fputs@plt+0x1d2d8>
   7b848:	b	7adbc <fputs@plt+0x69c48>
   7b84c:	mov	r3, #0
   7b850:	str	r3, [sp]
   7b854:	movw	r2, #58256	; 0xe390
   7b858:	movt	r2, #8
   7b85c:	mov	r1, #22
   7b860:	mov	r0, r7
   7b864:	bl	3916c <fputs@plt+0x27ff8>
   7b868:	cmp	r0, #0
   7b86c:	bne	7adbc <fputs@plt+0x69c48>
   7b870:	mov	r0, r7
   7b874:	bl	2de28 <fputs@plt+0x1ccb4>
   7b878:	cmp	r0, #0
   7b87c:	beq	7adbc <fputs@plt+0x69c48>
   7b880:	mov	r3, #1
   7b884:	mov	r2, r3
   7b888:	mov	r1, r3
   7b88c:	bl	2e4d0 <fputs@plt+0x1d35c>
   7b890:	b	7adbc <fputs@plt+0x69c48>
   7b894:	add	r2, r8, #12
   7b898:	add	r2, fp, r2
   7b89c:	mov	r1, #0
   7b8a0:	mov	r0, r7
   7b8a4:	bl	39228 <fputs@plt+0x280b4>
   7b8a8:	b	7adbc <fputs@plt+0x69c48>
   7b8ac:	add	r2, r8, #12
   7b8b0:	add	r2, fp, r2
   7b8b4:	mov	r1, #1
   7b8b8:	mov	r0, r7
   7b8bc:	bl	39228 <fputs@plt+0x280b4>
   7b8c0:	b	7adbc <fputs@plt+0x69c48>
   7b8c4:	add	r2, r8, #12
   7b8c8:	add	r2, fp, r2
   7b8cc:	mov	r1, #2
   7b8d0:	mov	r0, r7
   7b8d4:	bl	39228 <fputs@plt+0x280b4>
   7b8d8:	b	7adbc <fputs@plt+0x69c48>
   7b8dc:	add	r2, r8, #12
   7b8e0:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7b8e4:	str	r3, [sp, #8]
   7b8e8:	mov	r3, #0
   7b8ec:	str	r3, [sp, #4]
   7b8f0:	str	r3, [sp]
   7b8f4:	ldr	r3, [r5, #-60]	; 0xffffffc4
   7b8f8:	add	r2, fp, r2
   7b8fc:	sub	r1, r5, #12
   7b900:	mov	r0, r7
   7b904:	bl	6fe98 <fputs@plt+0x5ed24>
   7b908:	b	7adbc <fputs@plt+0x69c48>
   7b90c:	ldrb	r3, [r7, #24]
   7b910:	add	r3, r3, #1
   7b914:	strb	r3, [r7, #24]
   7b918:	ldr	r2, [r7]
   7b91c:	ldr	r3, [r2, #256]	; 0x100
   7b920:	add	r3, r3, #1
   7b924:	str	r3, [r2, #256]	; 0x100
   7b928:	b	7adbc <fputs@plt+0x69c48>
   7b92c:	mov	r3, #0
   7b930:	str	r3, [r5, #20]
   7b934:	b	7adbc <fputs@plt+0x69c48>
   7b938:	mov	r3, #1
   7b93c:	str	r3, [r5, #-28]	; 0xffffffe4
   7b940:	b	7adbc <fputs@plt+0x69c48>
   7b944:	add	r6, fp, r6, lsl #4
   7b948:	mov	r3, #1
   7b94c:	str	r3, [r6, #12]
   7b950:	b	7adbc <fputs@plt+0x69c48>
   7b954:	add	r6, fp, r6, lsl #4
   7b958:	mov	r3, #0
   7b95c:	str	r3, [sp]
   7b960:	ldrb	r3, [r6, #12]
   7b964:	sub	r2, r5, #12
   7b968:	sub	r1, r5, #28
   7b96c:	mov	r0, r7
   7b970:	bl	82550 <fputs@plt+0x713dc>
   7b974:	b	7adbc <fputs@plt+0x69c48>
   7b978:	add	r6, fp, r6, lsl #4
   7b97c:	ldr	r3, [r6, #12]
   7b980:	str	r3, [sp]
   7b984:	mov	r3, #0
   7b988:	mov	r2, r3
   7b98c:	mov	r1, r3
   7b990:	mov	r0, r7
   7b994:	bl	82550 <fputs@plt+0x713dc>
   7b998:	ldr	r1, [r6, #12]
   7b99c:	ldr	r0, [r7]
   7b9a0:	bl	25c30 <fputs@plt+0x14abc>
   7b9a4:	b	7adbc <fputs@plt+0x69c48>
   7b9a8:	add	r3, fp, r6, lsl #4
   7b9ac:	ldr	r3, [r3, #16]
   7b9b0:	cmp	r3, #5
   7b9b4:	bne	7b9e0 <fputs@plt+0x6a86c>
   7b9b8:	add	r3, fp, r6, lsl #4
   7b9bc:	mov	r2, #5
   7b9c0:	movw	r1, #62732	; 0xf50c
   7b9c4:	movt	r1, #8
   7b9c8:	ldr	r0, [r3, #12]
   7b9cc:	bl	29644 <fputs@plt+0x184d0>
   7b9d0:	cmp	r0, #0
   7b9d4:	moveq	r3, #96	; 0x60
   7b9d8:	streq	r3, [r5, #-12]
   7b9dc:	beq	7adbc <fputs@plt+0x69c48>
   7b9e0:	mov	r3, #0
   7b9e4:	str	r3, [r5, #-12]
   7b9e8:	add	r6, fp, r6, lsl #4
   7b9ec:	ldr	r3, [r6, #12]
   7b9f0:	ldr	r2, [r6, #16]
   7b9f4:	movw	r1, #58268	; 0xe39c
   7b9f8:	movt	r1, #8
   7b9fc:	mov	r0, r7
   7ba00:	bl	3907c <fputs@plt+0x27f08>
   7ba04:	b	7adbc <fputs@plt+0x69c48>
   7ba08:	ldr	r3, [r7, #488]	; 0x1e8
   7ba0c:	str	r3, [sp, #56]	; 0x38
   7ba10:	cmp	r3, #0
   7ba14:	beq	7adbc <fputs@plt+0x69c48>
   7ba18:	ldr	r1, [r7]
   7ba1c:	str	r1, [sp, #48]	; 0x30
   7ba20:	ldrsh	r2, [r3, #34]	; 0x22
   7ba24:	ldr	r3, [r1, #100]	; 0x64
   7ba28:	cmp	r2, r3
   7ba2c:	bge	7bb78 <fputs@plt+0x6aa04>
   7ba30:	add	r3, fp, r6, lsl #4
   7ba34:	ldr	r3, [r3, #16]
   7ba38:	add	r3, r3, #2
   7ba3c:	ldr	r2, [r5, #-8]
   7ba40:	add	r2, r3, r2
   7ba44:	mov	r3, #0
   7ba48:	ldr	r0, [sp, #48]	; 0x30
   7ba4c:	bl	13f58 <fputs@plt+0x2de4>
   7ba50:	subs	r3, r0, #0
   7ba54:	mov	r8, r3
   7ba58:	str	r3, [sp, #44]	; 0x2c
   7ba5c:	beq	7adbc <fputs@plt+0x69c48>
   7ba60:	ldr	r2, [r5, #-8]
   7ba64:	ldr	r1, [r5, #-12]
   7ba68:	mov	r0, r3
   7ba6c:	bl	10fdc <memcpy@plt>
   7ba70:	ldr	r3, [r5, #-8]
   7ba74:	mov	r2, #0
   7ba78:	strb	r2, [r8, r3]
   7ba7c:	mov	r0, r8
   7ba80:	bl	14194 <fputs@plt+0x3020>
   7ba84:	ldr	r1, [sp, #56]	; 0x38
   7ba88:	ldrsh	r3, [r1, #34]	; 0x22
   7ba8c:	str	r3, [sp, #64]	; 0x40
   7ba90:	cmp	r3, #0
   7ba94:	ble	7bad8 <fputs@plt+0x6a964>
   7ba98:	ldr	r2, [r1, #4]
   7ba9c:	mov	r8, #0
   7baa0:	str	r4, [sp, #60]	; 0x3c
   7baa4:	str	r6, [sp, #68]	; 0x44
   7baa8:	mov	r4, r3
   7baac:	mov	r6, r2
   7bab0:	ldr	r1, [r6, r8, lsl #4]
   7bab4:	ldr	r0, [sp, #44]	; 0x2c
   7bab8:	bl	294a8 <fputs@plt+0x18334>
   7babc:	cmp	r0, #0
   7bac0:	beq	7bb94 <fputs@plt+0x6aa20>
   7bac4:	add	r8, r8, #1
   7bac8:	cmp	r4, r8
   7bacc:	bne	7bab0 <fputs@plt+0x6a93c>
   7bad0:	ldr	r4, [sp, #60]	; 0x3c
   7bad4:	ldr	r6, [sp, #68]	; 0x44
   7bad8:	ldr	r3, [sp, #64]	; 0x40
   7badc:	tst	r3, #7
   7bae0:	bne	7bb10 <fputs@plt+0x6a99c>
   7bae4:	add	r2, r3, #8
   7bae8:	lsl	r2, r2, #4
   7baec:	mov	r3, #0
   7baf0:	ldr	r1, [sp, #56]	; 0x38
   7baf4:	ldr	r1, [r1, #4]
   7baf8:	ldr	r0, [sp, #48]	; 0x30
   7bafc:	bl	2bcb8 <fputs@plt+0x1ab44>
   7bb00:	cmp	r0, #0
   7bb04:	beq	7bbc0 <fputs@plt+0x6aa4c>
   7bb08:	ldr	r3, [sp, #56]	; 0x38
   7bb0c:	str	r0, [r3, #4]
   7bb10:	ldr	r3, [sp, #56]	; 0x38
   7bb14:	ldrsh	r1, [r3, #34]	; 0x22
   7bb18:	ldr	r2, [r3, #4]
   7bb1c:	add	r8, r2, r1, lsl #4
   7bb20:	mov	r3, #0
   7bb24:	str	r3, [r8, #4]
   7bb28:	str	r3, [r8, #8]
   7bb2c:	str	r3, [r8, #12]
   7bb30:	ldr	r3, [sp, #44]	; 0x2c
   7bb34:	str	r3, [r2, r1, lsl #4]
   7bb38:	add	r3, fp, r6, lsl #4
   7bb3c:	ldr	r3, [r3, #16]
   7bb40:	str	r3, [sp, #48]	; 0x30
   7bb44:	cmp	r3, #0
   7bb48:	bne	7bbd0 <fputs@plt+0x6aa5c>
   7bb4c:	mov	r3, #65	; 0x41
   7bb50:	strb	r3, [r8, #13]
   7bb54:	mov	r3, #1
   7bb58:	strb	r3, [r8, #14]
   7bb5c:	ldr	r2, [sp, #56]	; 0x38
   7bb60:	ldrh	r3, [r2, #34]	; 0x22
   7bb64:	add	r3, r3, #1
   7bb68:	strh	r3, [r2, #34]	; 0x22
   7bb6c:	mov	r3, #0
   7bb70:	str	r3, [r7, #332]	; 0x14c
   7bb74:	b	7adbc <fputs@plt+0x69c48>
   7bb78:	ldr	r3, [sp, #56]	; 0x38
   7bb7c:	ldr	r2, [r3]
   7bb80:	movw	r1, #58296	; 0xe3b8
   7bb84:	movt	r1, #8
   7bb88:	mov	r0, r7
   7bb8c:	bl	3907c <fputs@plt+0x27f08>
   7bb90:	b	7adbc <fputs@plt+0x69c48>
   7bb94:	ldr	r4, [sp, #60]	; 0x3c
   7bb98:	ldr	r6, [sp, #44]	; 0x2c
   7bb9c:	mov	r2, r6
   7bba0:	movw	r1, #58320	; 0xe3d0
   7bba4:	movt	r1, #8
   7bba8:	mov	r0, r7
   7bbac:	bl	3907c <fputs@plt+0x27f08>
   7bbb0:	mov	r1, r6
   7bbb4:	ldr	r0, [sp, #48]	; 0x30
   7bbb8:	bl	214f4 <fputs@plt+0x10380>
   7bbbc:	b	7adbc <fputs@plt+0x69c48>
   7bbc0:	ldr	r1, [sp, #44]	; 0x2c
   7bbc4:	ldr	r0, [sp, #48]	; 0x30
   7bbc8:	bl	214f4 <fputs@plt+0x10380>
   7bbcc:	b	7adbc <fputs@plt+0x69c48>
   7bbd0:	ldr	r0, [sp, #44]	; 0x2c
   7bbd4:	bl	1c2f8 <fputs@plt+0xb184>
   7bbd8:	add	r0, r0, #1
   7bbdc:	ldr	r3, [sp, #44]	; 0x2c
   7bbe0:	add	r3, r3, r0
   7bbe4:	add	r6, fp, r6, lsl #4
   7bbe8:	ldr	r2, [sp, #48]	; 0x30
   7bbec:	ldr	r1, [r6, #12]
   7bbf0:	str	r3, [sp, #44]	; 0x2c
   7bbf4:	mov	r0, r3
   7bbf8:	bl	10fdc <memcpy@plt>
   7bbfc:	ldr	r3, [r6, #16]
   7bc00:	mov	r2, #0
   7bc04:	ldr	r0, [sp, #44]	; 0x2c
   7bc08:	strb	r2, [r0, r3]
   7bc0c:	add	r1, r8, #14
   7bc10:	bl	19284 <fputs@plt+0x8110>
   7bc14:	strb	r0, [r8, #13]
   7bc18:	ldrb	r3, [r8, #15]
   7bc1c:	orr	r3, r3, #4
   7bc20:	strb	r3, [r8, #15]
   7bc24:	b	7bb5c <fputs@plt+0x6a9e8>
   7bc28:	mov	r3, #0
   7bc2c:	str	r3, [r5, #24]
   7bc30:	str	r3, [r5, #20]
   7bc34:	b	7adbc <fputs@plt+0x69c48>
   7bc38:	add	r6, fp, r6, lsl #4
   7bc3c:	ldr	r3, [r6, #12]
   7bc40:	ldr	r2, [r6, #16]
   7bc44:	add	r3, r3, r2
   7bc48:	ldr	r2, [r5, #-44]	; 0xffffffd4
   7bc4c:	sub	r3, r3, r2
   7bc50:	str	r3, [r5, #-40]	; 0xffffffd8
   7bc54:	b	7adbc <fputs@plt+0x69c48>
   7bc58:	add	r6, fp, r6, lsl #4
   7bc5c:	ldr	r3, [r6, #12]
   7bc60:	ldr	r2, [r6, #16]
   7bc64:	add	r3, r3, r2
   7bc68:	ldr	r2, [r5, #-76]	; 0xffffffb4
   7bc6c:	sub	r3, r3, r2
   7bc70:	str	r3, [r5, #-72]	; 0xffffffb8
   7bc74:	b	7adbc <fputs@plt+0x69c48>
   7bc78:	add	r6, fp, r6, lsl #4
   7bc7c:	ldr	r3, [r6, #12]
   7bc80:	ldr	r2, [r5, #-12]
   7bc84:	sub	r3, r3, r2
   7bc88:	ldr	r2, [r6, #16]
   7bc8c:	add	r3, r3, r2
   7bc90:	str	r3, [r5, #-8]
   7bc94:	b	7adbc <fputs@plt+0x69c48>
   7bc98:	add	r6, fp, r6, lsl #4
   7bc9c:	add	r7, r7, #328	; 0x148
   7bca0:	ldrd	r2, [r6, #12]
   7bca4:	strd	r2, [r7]
   7bca8:	b	7adbc <fputs@plt+0x69c48>
   7bcac:	add	r1, r8, #12
   7bcb0:	add	r1, fp, r1
   7bcb4:	mov	r0, r7
   7bcb8:	bl	39be0 <fputs@plt+0x28a6c>
   7bcbc:	b	7adbc <fputs@plt+0x69c48>
   7bcc0:	sub	r1, r5, #12
   7bcc4:	mov	r0, r7
   7bcc8:	bl	39be0 <fputs@plt+0x28a6c>
   7bccc:	b	7adbc <fputs@plt+0x69c48>
   7bcd0:	add	r2, fp, r6, lsl #4
   7bcd4:	mov	r3, #0
   7bcd8:	str	r3, [sp]
   7bcdc:	ldr	r2, [r2, #12]
   7bce0:	mov	r1, #155	; 0x9b
   7bce4:	mov	r0, r7
   7bce8:	bl	399e8 <fputs@plt+0x28874>
   7bcec:	str	r0, [sp, #124]	; 0x7c
   7bcf0:	ldr	r3, [r5, #-12]
   7bcf4:	str	r3, [sp, #128]	; 0x80
   7bcf8:	add	r6, fp, r6, lsl #4
   7bcfc:	ldr	r3, [r6, #20]
   7bd00:	str	r3, [sp, #132]	; 0x84
   7bd04:	add	r1, sp, #124	; 0x7c
   7bd08:	mov	r0, r7
   7bd0c:	bl	39be0 <fputs@plt+0x28a6c>
   7bd10:	b	7adbc <fputs@plt+0x69c48>
   7bd14:	ldr	r3, [r5, #8]
   7bd18:	str	r3, [sp]
   7bd1c:	ldr	r3, [r5, #4]
   7bd20:	mov	r2, #97	; 0x61
   7bd24:	mov	r1, r7
   7bd28:	add	r0, sp, #124	; 0x7c
   7bd2c:	bl	39b3c <fputs@plt+0x289c8>
   7bd30:	add	r1, sp, #124	; 0x7c
   7bd34:	mov	r0, r7
   7bd38:	bl	39be0 <fputs@plt+0x28a6c>
   7bd3c:	b	7adbc <fputs@plt+0x69c48>
   7bd40:	ldr	r3, [r7, #488]	; 0x1e8
   7bd44:	cmp	r3, #0
   7bd48:	beq	7adbc <fputs@plt+0x69c48>
   7bd4c:	ldrsh	r2, [r3, #34]	; 0x22
   7bd50:	cmp	r2, #0
   7bd54:	ble	7adbc <fputs@plt+0x69c48>
   7bd58:	ldr	r3, [r3, #4]
   7bd5c:	add	r3, r3, r2, lsl #4
   7bd60:	add	r6, fp, r6, lsl #4
   7bd64:	ldr	r2, [r6, #12]
   7bd68:	strb	r2, [r3, #-4]
   7bd6c:	b	7adbc <fputs@plt+0x69c48>
   7bd70:	add	r6, fp, r6, lsl #4
   7bd74:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7bd78:	str	r3, [sp]
   7bd7c:	ldr	r3, [r6, #12]
   7bd80:	ldr	r2, [r5, #-12]
   7bd84:	mov	r1, #0
   7bd88:	mov	r0, r7
   7bd8c:	bl	822cc <fputs@plt+0x71158>
   7bd90:	b	7adbc <fputs@plt+0x69c48>
   7bd94:	mov	r1, #0
   7bd98:	str	r1, [sp, #20]
   7bd9c:	str	r1, [sp, #16]
   7bda0:	str	r1, [sp, #12]
   7bda4:	str	r1, [sp, #8]
   7bda8:	add	r6, fp, r6, lsl #4
   7bdac:	ldr	r3, [r6, #12]
   7bdb0:	str	r3, [sp, #4]
   7bdb4:	str	r1, [sp]
   7bdb8:	mov	r3, r1
   7bdbc:	mov	r2, r1
   7bdc0:	mov	r0, r7
   7bdc4:	bl	813d4 <fputs@plt+0x70260>
   7bdc8:	b	7adbc <fputs@plt+0x69c48>
   7bdcc:	ldr	r1, [r5, #-12]
   7bdd0:	mov	r0, r7
   7bdd4:	bl	2fdf4 <fputs@plt+0x1ec80>
   7bdd8:	b	7adbc <fputs@plt+0x69c48>
   7bddc:	add	r6, fp, r6, lsl #4
   7bde0:	ldr	r3, [r6, #12]
   7bde4:	str	r3, [sp]
   7bde8:	ldr	r3, [r5, #-12]
   7bdec:	sub	r2, r5, #28
   7bdf0:	mov	r1, #0
   7bdf4:	mov	r0, r7
   7bdf8:	bl	39cf4 <fputs@plt+0x28b80>
   7bdfc:	b	7adbc <fputs@plt+0x69c48>
   7be00:	ldr	r3, [r7, #488]	; 0x1e8
   7be04:	cmp	r3, #0
   7be08:	beq	7adbc <fputs@plt+0x69c48>
   7be0c:	ldr	r3, [r3, #16]
   7be10:	cmp	r3, #0
   7be14:	beq	7adbc <fputs@plt+0x69c48>
   7be18:	add	r6, fp, r6, lsl #4
   7be1c:	ldr	r2, [r6, #12]
   7be20:	strb	r2, [r3, #24]
   7be24:	b	7adbc <fputs@plt+0x69c48>
   7be28:	ldr	r6, [r7, #488]	; 0x1e8
   7be2c:	cmp	r6, #0
   7be30:	beq	7adbc <fputs@plt+0x69c48>
   7be34:	ldrsh	r3, [r6, #34]	; 0x22
   7be38:	str	r3, [sp, #48]	; 0x30
   7be3c:	ldr	r3, [r7]
   7be40:	add	r1, r8, #12
   7be44:	add	r1, fp, r1
   7be48:	str	r3, [sp, #44]	; 0x2c
   7be4c:	mov	r0, r3
   7be50:	bl	1e2a8 <fputs@plt+0xd134>
   7be54:	subs	r2, r0, #0
   7be58:	beq	7adbc <fputs@plt+0x69c48>
   7be5c:	str	r2, [sp, #56]	; 0x38
   7be60:	mov	r1, r2
   7be64:	mov	r0, r7
   7be68:	bl	3b8a4 <fputs@plt+0x2a730>
   7be6c:	cmp	r0, #0
   7be70:	beq	7bee8 <fputs@plt+0x6ad74>
   7be74:	ldr	r1, [sp, #48]	; 0x30
   7be78:	sub	r7, r1, #1
   7be7c:	lsl	r8, r7, #4
   7be80:	ldr	r3, [r6, #4]
   7be84:	add	r3, r3, r8
   7be88:	ldr	r1, [r3, #8]
   7be8c:	ldr	r0, [sp, #44]	; 0x2c
   7be90:	bl	214f4 <fputs@plt+0x10380>
   7be94:	ldr	r3, [r6, #4]
   7be98:	add	r3, r3, r8
   7be9c:	ldr	r2, [sp, #56]	; 0x38
   7bea0:	str	r2, [r3, #8]
   7bea4:	ldr	r3, [r6, #8]
   7bea8:	cmp	r3, #0
   7beac:	bne	7bed4 <fputs@plt+0x6ad60>
   7beb0:	b	7adbc <fputs@plt+0x69c48>
   7beb4:	ldr	r1, [r3, #32]
   7beb8:	ldr	r2, [r6, #4]
   7bebc:	add	r2, r2, r8
   7bec0:	ldr	r2, [r2, #8]
   7bec4:	str	r2, [r1]
   7bec8:	ldr	r3, [r3, #20]
   7becc:	cmp	r3, #0
   7bed0:	beq	7adbc <fputs@plt+0x69c48>
   7bed4:	ldr	r2, [r3, #4]
   7bed8:	ldrsh	r2, [r2]
   7bedc:	cmp	r7, r2
   7bee0:	bne	7bec8 <fputs@plt+0x6ad54>
   7bee4:	b	7beb4 <fputs@plt+0x6ad40>
   7bee8:	ldr	r1, [sp, #56]	; 0x38
   7beec:	ldr	r0, [sp, #44]	; 0x2c
   7bef0:	bl	214f4 <fputs@plt+0x10380>
   7bef4:	b	7adbc <fputs@plt+0x69c48>
   7bef8:	mov	r3, #0
   7befc:	str	r3, [r5, #20]
   7bf00:	b	7adbc <fputs@plt+0x69c48>
   7bf04:	add	r6, fp, r6, lsl #4
   7bf08:	ldr	r2, [r6, #16]
   7bf0c:	ldr	r3, [r5, #-12]
   7bf10:	bic	r3, r3, r2
   7bf14:	ldr	r2, [r6, #12]
   7bf18:	orr	r3, r3, r2
   7bf1c:	str	r3, [r5, #-12]
   7bf20:	b	7adbc <fputs@plt+0x69c48>
   7bf24:	mov	r3, #0
   7bf28:	str	r3, [r5, #-12]
   7bf2c:	str	r3, [r5, #-8]
   7bf30:	b	7adbc <fputs@plt+0x69c48>
   7bf34:	mov	r3, #0
   7bf38:	str	r3, [r5, #-28]	; 0xffffffe4
   7bf3c:	str	r3, [r5, #-24]	; 0xffffffe8
   7bf40:	b	7adbc <fputs@plt+0x69c48>
   7bf44:	add	r6, fp, r6, lsl #4
   7bf48:	ldr	r3, [r6, #12]
   7bf4c:	str	r3, [r5, #-28]	; 0xffffffe4
   7bf50:	mov	r3, #255	; 0xff
   7bf54:	str	r3, [r5, #-24]	; 0xffffffe8
   7bf58:	b	7adbc <fputs@plt+0x69c48>
   7bf5c:	add	r6, fp, r6, lsl #4
   7bf60:	ldr	r3, [r6, #12]
   7bf64:	lsl	r3, r3, #8
   7bf68:	str	r3, [r5, #-28]	; 0xffffffe4
   7bf6c:	mov	r3, #65280	; 0xff00
   7bf70:	str	r3, [r5, #-24]	; 0xffffffe8
   7bf74:	b	7adbc <fputs@plt+0x69c48>
   7bf78:	mov	r3, #7
   7bf7c:	str	r3, [r5, #-12]
   7bf80:	b	7adbc <fputs@plt+0x69c48>
   7bf84:	mov	r3, #8
   7bf88:	str	r3, [r5, #-12]
   7bf8c:	b	7adbc <fputs@plt+0x69c48>
   7bf90:	add	r6, fp, r6, lsl #4
   7bf94:	mov	r3, #9
   7bf98:	str	r3, [r6, #12]
   7bf9c:	b	7adbc <fputs@plt+0x69c48>
   7bfa0:	add	r6, fp, r6, lsl #4
   7bfa4:	mov	r3, #6
   7bfa8:	str	r3, [r6, #12]
   7bfac:	b	7adbc <fputs@plt+0x69c48>
   7bfb0:	mov	r3, #0
   7bfb4:	str	r3, [r5, #-12]
   7bfb8:	b	7adbc <fputs@plt+0x69c48>
   7bfbc:	mov	r3, #0
   7bfc0:	str	r3, [r5, #-28]	; 0xffffffe4
   7bfc4:	b	7adbc <fputs@plt+0x69c48>
   7bfc8:	add	r6, fp, r6, lsl #4
   7bfcc:	ldr	r3, [r6, #12]
   7bfd0:	str	r3, [r5, #-12]
   7bfd4:	b	7adbc <fputs@plt+0x69c48>
   7bfd8:	mov	r3, #1
   7bfdc:	str	r3, [r5, #-12]
   7bfe0:	b	7adbc <fputs@plt+0x69c48>
   7bfe4:	mov	r3, #0
   7bfe8:	str	r3, [r5, #-12]
   7bfec:	b	7adbc <fputs@plt+0x69c48>
   7bff0:	mov	r3, #0
   7bff4:	str	r3, [r7, #332]	; 0x14c
   7bff8:	b	7adbc <fputs@plt+0x69c48>
   7bffc:	add	r6, fp, r6, lsl #4
   7c000:	mov	r3, #0
   7c004:	str	r3, [sp]
   7c008:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7c00c:	ldr	r2, [r6, #12]
   7c010:	ldr	r1, [r5, #-44]	; 0xffffffd4
   7c014:	mov	r0, r7
   7c018:	bl	822cc <fputs@plt+0x71158>
   7c01c:	b	7adbc <fputs@plt+0x69c48>
   7c020:	mov	r1, #0
   7c024:	str	r1, [sp, #20]
   7c028:	str	r1, [sp, #16]
   7c02c:	str	r1, [sp, #12]
   7c030:	str	r1, [sp, #8]
   7c034:	add	r6, fp, r6, lsl #4
   7c038:	ldr	r3, [r6, #12]
   7c03c:	str	r3, [sp, #4]
   7c040:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7c044:	str	r3, [sp]
   7c048:	mov	r3, r1
   7c04c:	mov	r2, r1
   7c050:	mov	r0, r7
   7c054:	bl	813d4 <fputs@plt+0x70260>
   7c058:	b	7adbc <fputs@plt+0x69c48>
   7c05c:	ldr	r1, [r5, #-28]	; 0xffffffe4
   7c060:	mov	r0, r7
   7c064:	bl	2fdf4 <fputs@plt+0x1ec80>
   7c068:	b	7adbc <fputs@plt+0x69c48>
   7c06c:	ldr	r3, [r5, #-12]
   7c070:	str	r3, [sp]
   7c074:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7c078:	sub	r2, r5, #44	; 0x2c
   7c07c:	ldr	r1, [r5, #-92]	; 0xffffffa4
   7c080:	mov	r0, r7
   7c084:	bl	39cf4 <fputs@plt+0x28b80>
   7c088:	ldr	r3, [r7, #488]	; 0x1e8
   7c08c:	cmp	r3, #0
   7c090:	beq	7adbc <fputs@plt+0x69c48>
   7c094:	ldr	r3, [r3, #16]
   7c098:	cmp	r3, #0
   7c09c:	beq	7adbc <fputs@plt+0x69c48>
   7c0a0:	add	r6, fp, r6, lsl #4
   7c0a4:	ldr	r2, [r6, #12]
   7c0a8:	strb	r2, [r3, #24]
   7c0ac:	b	7adbc <fputs@plt+0x69c48>
   7c0b0:	mov	r3, #10
   7c0b4:	str	r3, [r5, #20]
   7c0b8:	b	7adbc <fputs@plt+0x69c48>
   7c0bc:	add	r6, fp, r6, lsl #4
   7c0c0:	ldr	r3, [r6, #12]
   7c0c4:	str	r3, [r5, #-28]	; 0xffffffe4
   7c0c8:	b	7adbc <fputs@plt+0x69c48>
   7c0cc:	add	r6, fp, r6, lsl #4
   7c0d0:	mov	r3, #4
   7c0d4:	str	r3, [r6, #12]
   7c0d8:	b	7adbc <fputs@plt+0x69c48>
   7c0dc:	add	r6, fp, r6, lsl #4
   7c0e0:	mov	r3, #5
   7c0e4:	str	r3, [r6, #12]
   7c0e8:	b	7adbc <fputs@plt+0x69c48>
   7c0ec:	add	r6, fp, r6, lsl #4
   7c0f0:	ldr	r3, [r5, #-12]
   7c0f4:	mov	r2, #0
   7c0f8:	ldr	r1, [r6, #12]
   7c0fc:	mov	r0, r7
   7c100:	bl	80d34 <fputs@plt+0x6fbc0>
   7c104:	b	7adbc <fputs@plt+0x69c48>
   7c108:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7c10c:	str	r3, [sp, #56]	; 0x38
   7c110:	add	r6, fp, r6, lsl #4
   7c114:	ldr	r3, [r6, #12]
   7c118:	str	r3, [sp, #44]	; 0x2c
   7c11c:	ldr	r3, [r5, #-108]	; 0xffffff94
   7c120:	ldr	r1, [r5, #-76]	; 0xffffffb4
   7c124:	mov	r2, #0
   7c128:	str	r2, [sp, #108]	; 0x6c
   7c12c:	mov	r2, r7
   7c130:	ldr	r8, [r2], #444	; 0x1bc
   7c134:	ldrsh	r2, [r2]
   7c138:	cmp	r2, #0
   7c13c:	bgt	7c2c4 <fputs@plt+0x6b150>
   7c140:	sub	r0, r5, #60	; 0x3c
   7c144:	sub	ip, r5, #44	; 0x2c
   7c148:	str	r1, [sp, #8]
   7c14c:	mov	r2, #0
   7c150:	str	r2, [sp, #4]
   7c154:	mov	r2, #1
   7c158:	str	r2, [sp]
   7c15c:	str	ip, [sp, #60]	; 0x3c
   7c160:	mov	r2, ip
   7c164:	str	r0, [sp, #48]	; 0x30
   7c168:	mov	r1, r0
   7c16c:	mov	r0, r7
   7c170:	bl	6fe98 <fputs@plt+0x5ed24>
   7c174:	ldr	r6, [r7, #488]	; 0x1e8
   7c178:	cmp	r6, #0
   7c17c:	beq	7c2d4 <fputs@plt+0x6b160>
   7c180:	ldr	r3, [r7, #68]	; 0x44
   7c184:	cmp	r3, #0
   7c188:	bne	7c2d4 <fputs@plt+0x6b160>
   7c18c:	add	r3, sp, #108	; 0x6c
   7c190:	ldr	r2, [sp, #60]	; 0x3c
   7c194:	ldr	r1, [sp, #48]	; 0x30
   7c198:	mov	r0, r7
   7c19c:	bl	392dc <fputs@plt+0x28168>
   7c1a0:	ldr	r1, [r6, #64]	; 0x40
   7c1a4:	mov	r0, r8
   7c1a8:	bl	1a280 <fputs@plt+0x910c>
   7c1ac:	ldr	r3, [sp, #108]	; 0x6c
   7c1b0:	str	r3, [sp]
   7c1b4:	movw	r3, #56652	; 0xdd4c
   7c1b8:	movt	r3, #8
   7c1bc:	mov	r2, r0
   7c1c0:	mov	r1, r7
   7c1c4:	add	r0, sp, #124	; 0x7c
   7c1c8:	bl	18fdc <fputs@plt+0x7e68>
   7c1cc:	ldr	r1, [sp, #44]	; 0x2c
   7c1d0:	add	r0, sp, #124	; 0x7c
   7c1d4:	bl	3a27c <fputs@plt+0x29108>
   7c1d8:	cmp	r0, #0
   7c1dc:	bne	7c2d4 <fputs@plt+0x6b160>
   7c1e0:	mov	r2, #1
   7c1e4:	ldr	r1, [sp, #44]	; 0x2c
   7c1e8:	mov	r0, r8
   7c1ec:	bl	223d4 <fputs@plt+0x11260>
   7c1f0:	str	r0, [r6, #12]
   7c1f4:	mov	r2, #1
   7c1f8:	ldr	r1, [sp, #56]	; 0x38
   7c1fc:	mov	r0, r8
   7c200:	bl	22280 <fputs@plt+0x1110c>
   7c204:	str	r0, [r6, #24]
   7c208:	ldrb	r3, [r8, #69]	; 0x45
   7c20c:	cmp	r3, #0
   7c210:	bne	7c2d4 <fputs@plt+0x6b160>
   7c214:	ldr	r3, [r7, #508]	; 0x1fc
   7c218:	ldr	r1, [r7, #512]	; 0x200
   7c21c:	str	r3, [sp, #112]	; 0x70
   7c220:	str	r1, [sp, #116]	; 0x74
   7c224:	ldrb	r2, [r3]
   7c228:	cmp	r2, #59	; 0x3b
   7c22c:	beq	7c238 <fputs@plt+0x6b0c4>
   7c230:	add	r3, r3, r1
   7c234:	str	r3, [sp, #112]	; 0x70
   7c238:	mov	r3, #0
   7c23c:	str	r3, [sp, #116]	; 0x74
   7c240:	ldr	r3, [r5, #-124]	; 0xffffff84
   7c244:	ldr	r2, [sp, #112]	; 0x70
   7c248:	sub	r2, r2, r3
   7c24c:	sub	ip, r2, #1
   7c250:	add	r1, r3, ip
   7c254:	movw	r0, #32968	; 0x80c8
   7c258:	movt	r0, #8
   7c25c:	ldrb	ip, [r3, ip]
   7c260:	add	r0, r0, ip
   7c264:	ldrb	r0, [r0, #320]	; 0x140
   7c268:	tst	r0, #1
   7c26c:	beq	7c29c <fputs@plt+0x6b128>
   7c270:	sub	r2, r2, #2
   7c274:	add	r3, r3, r2
   7c278:	movw	r0, #32968	; 0x80c8
   7c27c:	movt	r0, #8
   7c280:	mov	r1, r3
   7c284:	sub	r3, r3, #1
   7c288:	ldrb	r2, [r1]
   7c28c:	add	r2, r0, r2
   7c290:	ldrb	r2, [r2, #320]	; 0x140
   7c294:	tst	r2, #1
   7c298:	bne	7c280 <fputs@plt+0x6b10c>
   7c29c:	str	r1, [sp, #112]	; 0x70
   7c2a0:	mov	r3, #1
   7c2a4:	str	r3, [sp, #116]	; 0x74
   7c2a8:	mov	r1, #0
   7c2ac:	str	r1, [sp]
   7c2b0:	mov	r3, r1
   7c2b4:	add	r2, sp, #112	; 0x70
   7c2b8:	mov	r0, r7
   7c2bc:	bl	82550 <fputs@plt+0x713dc>
   7c2c0:	b	7c2d4 <fputs@plt+0x6b160>
   7c2c4:	movw	r1, #58348	; 0xe3ec
   7c2c8:	movt	r1, #8
   7c2cc:	mov	r0, r7
   7c2d0:	bl	3907c <fputs@plt+0x27f08>
   7c2d4:	ldr	r1, [sp, #44]	; 0x2c
   7c2d8:	mov	r0, r8
   7c2dc:	bl	25c30 <fputs@plt+0x14abc>
   7c2e0:	ldr	r1, [sp, #56]	; 0x38
   7c2e4:	mov	r0, r8
   7c2e8:	bl	25cf8 <fputs@plt+0x14b84>
   7c2ec:	b	7adbc <fputs@plt+0x69c48>
   7c2f0:	add	r6, fp, r6, lsl #4
   7c2f4:	ldr	r3, [r5, #-12]
   7c2f8:	mov	r2, #1
   7c2fc:	ldr	r1, [r6, #12]
   7c300:	mov	r0, r7
   7c304:	bl	80d34 <fputs@plt+0x6fbc0>
   7c308:	b	7adbc <fputs@plt+0x69c48>
   7c30c:	mov	r3, #9
   7c310:	strb	r3, [sp, #124]	; 0x7c
   7c314:	mov	r3, #0
   7c318:	strb	r3, [sp, #125]	; 0x7d
   7c31c:	str	r3, [sp, #128]	; 0x80
   7c320:	str	r3, [sp, #132]	; 0x84
   7c324:	str	r3, [sp, #136]	; 0x88
   7c328:	str	r3, [sp, #140]	; 0x8c
   7c32c:	add	r6, fp, r6, lsl #4
   7c330:	add	r2, sp, #124	; 0x7c
   7c334:	ldr	r1, [r6, #12]
   7c338:	mov	r0, r7
   7c33c:	bl	582ec <fputs@plt+0x47178>
   7c340:	ldr	r1, [r6, #12]
   7c344:	ldr	r0, [r7]
   7c348:	bl	25c30 <fputs@plt+0x14abc>
   7c34c:	b	7adbc <fputs@plt+0x69c48>
   7c350:	add	r6, fp, r6, lsl #4
   7c354:	ldr	r6, [r6, #12]
   7c358:	cmp	r6, #0
   7c35c:	beq	7c37c <fputs@plt+0x6b208>
   7c360:	ldr	r3, [r5, #-12]
   7c364:	str	r3, [r6, #64]	; 0x40
   7c368:	mov	r1, r6
   7c36c:	mov	r0, r7
   7c370:	bl	3afdc <fputs@plt+0x29e68>
   7c374:	str	r6, [r5, #-12]
   7c378:	b	7adbc <fputs@plt+0x69c48>
   7c37c:	ldr	r1, [r5, #-12]
   7c380:	ldr	r0, [r7]
   7c384:	bl	26a70 <fputs@plt+0x158fc>
   7c388:	b	7c374 <fputs@plt+0x6b200>
   7c38c:	add	r6, fp, r6, lsl #4
   7c390:	ldr	r6, [r6, #12]
   7c394:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7c398:	str	r3, [sp, #44]	; 0x2c
   7c39c:	cmp	r6, #0
   7c3a0:	beq	7c46c <fputs@plt+0x6b2f8>
   7c3a4:	ldr	r3, [r6, #48]	; 0x30
   7c3a8:	cmp	r3, #0
   7c3ac:	beq	7c420 <fputs@plt+0x6b2ac>
   7c3b0:	mov	r8, #0
   7c3b4:	str	r8, [sp, #128]	; 0x80
   7c3b8:	mov	r1, r6
   7c3bc:	mov	r0, r7
   7c3c0:	bl	3afdc <fputs@plt+0x29e68>
   7c3c4:	str	r8, [sp, #12]
   7c3c8:	str	r8, [sp, #8]
   7c3cc:	str	r6, [sp, #4]
   7c3d0:	add	r3, sp, #124	; 0x7c
   7c3d4:	str	r3, [sp]
   7c3d8:	mov	r3, r8
   7c3dc:	mov	r2, r8
   7c3e0:	mov	r1, r8
   7c3e4:	mov	r0, r7
   7c3e8:	bl	3fc38 <fputs@plt+0x2eac4>
   7c3ec:	str	r8, [sp, #20]
   7c3f0:	str	r8, [sp, #16]
   7c3f4:	str	r8, [sp, #12]
   7c3f8:	str	r8, [sp, #8]
   7c3fc:	str	r8, [sp, #4]
   7c400:	str	r8, [sp]
   7c404:	mov	r3, r8
   7c408:	mov	r2, r0
   7c40c:	mov	r1, r8
   7c410:	mov	r0, r7
   7c414:	bl	2fe8c <fputs@plt+0x1ed18>
   7c418:	subs	r6, r0, #0
   7c41c:	beq	7c46c <fputs@plt+0x6b2f8>
   7c420:	ldr	r3, [r5, #-12]
   7c424:	strb	r3, [r6, #4]
   7c428:	ldr	r2, [sp, #44]	; 0x2c
   7c42c:	str	r2, [r6, #48]	; 0x30
   7c430:	cmp	r2, #0
   7c434:	beq	7c444 <fputs@plt+0x6b2d0>
   7c438:	ldr	r3, [r2, #8]
   7c43c:	bic	r3, r3, #512	; 0x200
   7c440:	str	r3, [r2, #8]
   7c444:	ldr	r3, [r6, #8]
   7c448:	bic	r3, r3, #512	; 0x200
   7c44c:	str	r3, [r6, #8]
   7c450:	ldr	r3, [r5, #-12]
   7c454:	cmp	r3, #116	; 0x74
   7c458:	beq	7c464 <fputs@plt+0x6b2f0>
   7c45c:	mov	r3, #1
   7c460:	strb	r3, [r7, #22]
   7c464:	str	r6, [r5, #-28]	; 0xffffffe4
   7c468:	b	7adbc <fputs@plt+0x69c48>
   7c46c:	ldr	r1, [sp, #44]	; 0x2c
   7c470:	ldr	r0, [r7]
   7c474:	bl	25c30 <fputs@plt+0x14abc>
   7c478:	mov	r6, #0
   7c47c:	b	7c464 <fputs@plt+0x6b2f0>
   7c480:	add	r6, fp, r6, lsl #4
   7c484:	ldrb	r3, [r6, #10]
   7c488:	str	r3, [r6, #12]
   7c48c:	b	7adbc <fputs@plt+0x69c48>
   7c490:	mov	r3, #116	; 0x74
   7c494:	str	r3, [r5, #-12]
   7c498:	b	7adbc <fputs@plt+0x69c48>
   7c49c:	add	r6, fp, r6, lsl #4
   7c4a0:	ldr	r3, [r6, #16]
   7c4a4:	str	r3, [sp, #20]
   7c4a8:	ldr	r3, [r6, #12]
   7c4ac:	str	r3, [sp, #16]
   7c4b0:	ldr	r3, [r5, #-108]	; 0xffffff94
   7c4b4:	str	r3, [sp, #12]
   7c4b8:	ldr	r3, [r5, #-12]
   7c4bc:	str	r3, [sp, #8]
   7c4c0:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7c4c4:	str	r3, [sp, #4]
   7c4c8:	ldr	r3, [r5, #-44]	; 0xffffffd4
   7c4cc:	str	r3, [sp]
   7c4d0:	ldr	r3, [r5, #-60]	; 0xffffffc4
   7c4d4:	ldr	r2, [r5, #-76]	; 0xffffffb4
   7c4d8:	ldr	r1, [r5, #-92]	; 0xffffffa4
   7c4dc:	mov	r0, r7
   7c4e0:	bl	2fe8c <fputs@plt+0x1ed18>
   7c4e4:	str	r0, [r5, #-124]	; 0xffffff84
   7c4e8:	b	7adbc <fputs@plt+0x69c48>
   7c4ec:	mov	r2, #0
   7c4f0:	str	r2, [sp, #20]
   7c4f4:	str	r2, [sp, #16]
   7c4f8:	mov	r3, #256	; 0x100
   7c4fc:	str	r3, [sp, #12]
   7c500:	str	r2, [sp, #8]
   7c504:	str	r2, [sp, #4]
   7c508:	str	r2, [sp]
   7c50c:	mov	r3, r2
   7c510:	ldr	r1, [r5, #-12]
   7c514:	mov	r0, r7
   7c518:	bl	2fe8c <fputs@plt+0x1ed18>
   7c51c:	str	r0, [r5, #-44]	; 0xffffffd4
   7c520:	b	7adbc <fputs@plt+0x69c48>
   7c524:	ldr	r6, [r5, #-60]	; 0xffffffc4
   7c528:	mov	r2, #0
   7c52c:	str	r2, [sp, #20]
   7c530:	str	r2, [sp, #16]
   7c534:	mov	r3, #768	; 0x300
   7c538:	str	r3, [sp, #12]
   7c53c:	str	r2, [sp, #8]
   7c540:	str	r2, [sp, #4]
   7c544:	str	r2, [sp]
   7c548:	mov	r3, r2
   7c54c:	ldr	r1, [r5, #-12]
   7c550:	mov	r0, r7
   7c554:	bl	2fe8c <fputs@plt+0x1ed18>
   7c558:	cmp	r6, #0
   7c55c:	beq	7c56c <fputs@plt+0x6b3f8>
   7c560:	ldr	r3, [r6, #8]
   7c564:	bic	r3, r3, #512	; 0x200
   7c568:	str	r3, [r6, #8]
   7c56c:	cmp	r0, #0
   7c570:	streq	r6, [r5, #-60]	; 0xffffffc4
   7c574:	beq	7adbc <fputs@plt+0x69c48>
   7c578:	mov	r3, #116	; 0x74
   7c57c:	strb	r3, [r0, #4]
   7c580:	str	r6, [r0, #48]	; 0x30
   7c584:	str	r0, [r5, #-60]	; 0xffffffc4
   7c588:	b	7adbc <fputs@plt+0x69c48>
   7c58c:	add	r6, fp, r6, lsl #4
   7c590:	mov	r3, #1
   7c594:	str	r3, [r6, #12]
   7c598:	b	7adbc <fputs@plt+0x69c48>
   7c59c:	add	r6, fp, r6, lsl #4
   7c5a0:	mov	r3, #2
   7c5a4:	str	r3, [r6, #12]
   7c5a8:	b	7adbc <fputs@plt+0x69c48>
   7c5ac:	mov	r3, #0
   7c5b0:	str	r3, [r5, #20]
   7c5b4:	b	7adbc <fputs@plt+0x69c48>
   7c5b8:	ldr	r2, [r5, #-12]
   7c5bc:	ldr	r1, [r5, #-28]	; 0xffffffe4
   7c5c0:	mov	r0, r7
   7c5c4:	bl	2fc78 <fputs@plt+0x1eb04>
   7c5c8:	str	r0, [r5, #-28]	; 0xffffffe4
   7c5cc:	add	r6, fp, r6, lsl #4
   7c5d0:	ldr	r3, [r6, #16]
   7c5d4:	cmp	r3, #0
   7c5d8:	bne	7c630 <fputs@plt+0x6b4bc>
   7c5dc:	ldr	r2, [r5, #-28]	; 0xffffffe4
   7c5e0:	cmp	r2, #0
   7c5e4:	beq	7adbc <fputs@plt+0x69c48>
   7c5e8:	ldr	r7, [r7]
   7c5ec:	ldr	r3, [r2]
   7c5f0:	add	r3, r3, r3, lsl #2
   7c5f4:	lsl	r3, r3, #2
   7c5f8:	sub	r3, r3, #20
   7c5fc:	ldr	r6, [r2, #4]
   7c600:	add	r6, r6, r3
   7c604:	ldr	r1, [r6, #8]
   7c608:	mov	r0, r7
   7c60c:	bl	214f4 <fputs@plt+0x10380>
   7c610:	ldr	r1, [r5, #-8]
   7c614:	ldr	r2, [r5, #-4]
   7c618:	sub	r2, r2, r1
   7c61c:	asr	r3, r2, #31
   7c620:	mov	r0, r7
   7c624:	bl	1e244 <fputs@plt+0xd0d0>
   7c628:	str	r0, [r6, #8]
   7c62c:	b	7adbc <fputs@plt+0x69c48>
   7c630:	add	r2, r8, #12
   7c634:	mov	r3, #1
   7c638:	add	r2, fp, r2
   7c63c:	mov	r1, r0
   7c640:	mov	r0, r7
   7c644:	bl	1e37c <fputs@plt+0xd208>
   7c648:	b	7c5dc <fputs@plt+0x6b468>
   7c64c:	mov	r2, #0
   7c650:	mov	r1, #158	; 0x9e
   7c654:	ldr	r0, [r7]
   7c658:	bl	1e67c <fputs@plt+0xd508>
   7c65c:	mov	r2, r0
   7c660:	ldr	r1, [r5, #-12]
   7c664:	mov	r0, r7
   7c668:	bl	2fc78 <fputs@plt+0x1eb04>
   7c66c:	str	r0, [r5, #-12]
   7c670:	b	7adbc <fputs@plt+0x69c48>
   7c674:	add	r3, r8, #12
   7c678:	add	r3, fp, r3
   7c67c:	str	r3, [sp]
   7c680:	mov	r3, #0
   7c684:	mov	r2, r3
   7c688:	mov	r1, #158	; 0x9e
   7c68c:	mov	r0, r7
   7c690:	bl	399e8 <fputs@plt+0x28874>
   7c694:	mov	r6, r0
   7c698:	sub	r3, r5, #28
   7c69c:	str	r3, [sp]
   7c6a0:	mov	r3, #0
   7c6a4:	mov	r2, r3
   7c6a8:	mov	r1, #27
   7c6ac:	mov	r0, r7
   7c6b0:	bl	399e8 <fputs@plt+0x28874>
   7c6b4:	mov	r3, #0
   7c6b8:	str	r3, [sp]
   7c6bc:	mov	r3, r6
   7c6c0:	mov	r2, r0
   7c6c4:	mov	r1, #122	; 0x7a
   7c6c8:	mov	r0, r7
   7c6cc:	bl	399e8 <fputs@plt+0x28874>
   7c6d0:	mov	r2, r0
   7c6d4:	ldr	r1, [r5, #-44]	; 0xffffffd4
   7c6d8:	mov	r0, r7
   7c6dc:	bl	2fc78 <fputs@plt+0x1eb04>
   7c6e0:	str	r0, [r5, #-44]	; 0xffffffd4
   7c6e4:	b	7adbc <fputs@plt+0x69c48>
   7c6e8:	add	r6, fp, r6, lsl #4
   7c6ec:	ldrd	r2, [r6, #12]
   7c6f0:	strd	r2, [r5, #-12]
   7c6f4:	b	7adbc <fputs@plt+0x69c48>
   7c6f8:	mov	r2, #80	; 0x50
   7c6fc:	mov	r3, #0
   7c700:	ldr	r0, [r7]
   7c704:	bl	1d294 <fputs@plt+0xc120>
   7c708:	str	r0, [r5, #20]
   7c70c:	b	7adbc <fputs@plt+0x69c48>
   7c710:	add	r6, fp, r6, lsl #4
   7c714:	ldr	r0, [r6, #12]
   7c718:	str	r0, [r5, #-12]
   7c71c:	cmp	r0, #0
   7c720:	beq	7adbc <fputs@plt+0x69c48>
   7c724:	ldr	r3, [r0]
   7c728:	sub	r2, r3, #1
   7c72c:	cmp	r2, #0
   7c730:	ble	7c750 <fputs@plt+0x6b5dc>
   7c734:	add	r3, r3, r3, lsl #3
   7c738:	add	r3, r0, r3, lsl #3
   7c73c:	ldrb	r1, [r3, #-100]	; 0xffffff9c
   7c740:	strb	r1, [r3, #-28]	; 0xffffffe4
   7c744:	sub	r3, r3, #72	; 0x48
   7c748:	subs	r2, r2, #1
   7c74c:	bne	7c73c <fputs@plt+0x6b5c8>
   7c750:	mov	r3, #0
   7c754:	strb	r3, [r0, #44]	; 0x2c
   7c758:	b	7adbc <fputs@plt+0x69c48>
   7c75c:	ldr	r3, [r5, #-12]
   7c760:	cmp	r3, #0
   7c764:	beq	7adbc <fputs@plt+0x69c48>
   7c768:	ldr	r2, [r3]
   7c76c:	cmp	r2, #0
   7c770:	ble	7adbc <fputs@plt+0x69c48>
   7c774:	sub	r2, r2, #1
   7c778:	add	r2, r2, r2, lsl #3
   7c77c:	add	r3, r3, r2, lsl #3
   7c780:	add	r6, fp, r6, lsl #4
   7c784:	ldr	r2, [r6, #12]
   7c788:	strb	r2, [r3, #44]	; 0x2c
   7c78c:	b	7adbc <fputs@plt+0x69c48>
   7c790:	mov	r3, #0
   7c794:	str	r3, [r5, #20]
   7c798:	b	7adbc <fputs@plt+0x69c48>
   7c79c:	add	r6, fp, r6, lsl #4
   7c7a0:	ldr	r3, [r6, #12]
   7c7a4:	str	r3, [sp, #12]
   7c7a8:	ldr	r3, [r5, #-12]
   7c7ac:	str	r3, [sp, #8]
   7c7b0:	mov	r3, #0
   7c7b4:	str	r3, [sp, #4]
   7c7b8:	sub	r3, r5, #44	; 0x2c
   7c7bc:	str	r3, [sp]
   7c7c0:	sub	r3, r5, #60	; 0x3c
   7c7c4:	sub	r2, r5, #76	; 0x4c
   7c7c8:	ldr	r1, [r5, #-92]	; 0xffffffa4
   7c7cc:	mov	r0, r7
   7c7d0:	bl	3fc38 <fputs@plt+0x2eac4>
   7c7d4:	mov	r1, r0
   7c7d8:	str	r0, [r5, #-92]	; 0xffffffa4
   7c7dc:	sub	r2, r5, #28
   7c7e0:	mov	r0, r7
   7c7e4:	bl	1e2e4 <fputs@plt+0xd170>
   7c7e8:	b	7adbc <fputs@plt+0x69c48>
   7c7ec:	add	r6, fp, r6, lsl #4
   7c7f0:	ldr	r3, [r6, #12]
   7c7f4:	str	r3, [sp, #12]
   7c7f8:	ldr	r3, [r5, #-12]
   7c7fc:	str	r3, [sp, #8]
   7c800:	mov	r3, #0
   7c804:	str	r3, [sp, #4]
   7c808:	sub	r3, r5, #28
   7c80c:	str	r3, [sp]
   7c810:	sub	r3, r5, #92	; 0x5c
   7c814:	sub	r2, r5, #108	; 0x6c
   7c818:	ldr	r1, [r5, #-124]	; 0xffffff84
   7c81c:	mov	r0, r7
   7c820:	bl	3fc38 <fputs@plt+0x2eac4>
   7c824:	str	r0, [r5, #-124]	; 0xffffff84
   7c828:	ldr	r1, [r5, #-60]	; 0xffffffc4
   7c82c:	cmp	r0, #0
   7c830:	beq	7c85c <fputs@plt+0x6b6e8>
   7c834:	ldr	r2, [r0]
   7c838:	sub	r3, r2, #1
   7c83c:	add	r2, r2, r2, lsl #3
   7c840:	str	r1, [r0, r2, lsl #3]
   7c844:	add	r3, r3, r3, lsl #3
   7c848:	add	r3, r0, r3, lsl #3
   7c84c:	ldrb	r2, [r3, #45]	; 0x2d
   7c850:	orr	r2, r2, #4
   7c854:	strb	r2, [r3, #45]	; 0x2d
   7c858:	b	7adbc <fputs@plt+0x69c48>
   7c85c:	ldr	r0, [r7]
   7c860:	bl	25cf8 <fputs@plt+0x14b84>
   7c864:	b	7adbc <fputs@plt+0x69c48>
   7c868:	add	r6, fp, r6, lsl #4
   7c86c:	ldr	r3, [r6, #12]
   7c870:	str	r3, [sp, #12]
   7c874:	ldr	r3, [r5, #-12]
   7c878:	str	r3, [sp, #8]
   7c87c:	ldr	r3, [r5, #-60]	; 0xffffffc4
   7c880:	str	r3, [sp, #4]
   7c884:	sub	r3, r5, #28
   7c888:	str	r3, [sp]
   7c88c:	mov	r3, #0
   7c890:	mov	r2, r3
   7c894:	ldr	r1, [r5, #-92]	; 0xffffffa4
   7c898:	mov	r0, r7
   7c89c:	bl	3fc38 <fputs@plt+0x2eac4>
   7c8a0:	str	r0, [r5, #-92]	; 0xffffffa4
   7c8a4:	b	7adbc <fputs@plt+0x69c48>
   7c8a8:	ldr	r1, [r5, #-92]	; 0xffffffa4
   7c8ac:	cmp	r1, #0
   7c8b0:	beq	7c960 <fputs@plt+0x6b7ec>
   7c8b4:	ldr	r0, [r5, #-60]	; 0xffffffc4
   7c8b8:	ldr	r3, [r0]
   7c8bc:	cmp	r3, #1
   7c8c0:	beq	7c994 <fputs@plt+0x6b820>
   7c8c4:	sub	r2, r3, #1
   7c8c8:	cmp	r2, #0
   7c8cc:	ble	7c8ec <fputs@plt+0x6b778>
   7c8d0:	add	r3, r3, r3, lsl #3
   7c8d4:	add	r3, r0, r3, lsl #3
   7c8d8:	ldrb	r1, [r3, #-100]	; 0xffffff9c
   7c8dc:	strb	r1, [r3, #-28]	; 0xffffffe4
   7c8e0:	sub	r3, r3, #72	; 0x48
   7c8e4:	subs	r2, r2, #1
   7c8e8:	bne	7c8d8 <fputs@plt+0x6b764>
   7c8ec:	mov	r8, #0
   7c8f0:	strb	r8, [r0, #44]	; 0x2c
   7c8f4:	str	r8, [sp, #20]
   7c8f8:	str	r8, [sp, #16]
   7c8fc:	mov	r3, #1024	; 0x400
   7c900:	str	r3, [sp, #12]
   7c904:	str	r8, [sp, #8]
   7c908:	str	r8, [sp, #4]
   7c90c:	str	r8, [sp]
   7c910:	mov	r3, r8
   7c914:	ldr	r2, [r5, #-60]	; 0xffffffc4
   7c918:	mov	r1, r8
   7c91c:	mov	r0, r7
   7c920:	bl	2fe8c <fputs@plt+0x1ed18>
   7c924:	add	r6, fp, r6, lsl #4
   7c928:	ldr	r3, [r6, #12]
   7c92c:	str	r3, [sp, #12]
   7c930:	ldr	r3, [r5, #-12]
   7c934:	str	r3, [sp, #8]
   7c938:	str	r0, [sp, #4]
   7c93c:	sub	r3, r5, #28
   7c940:	str	r3, [sp]
   7c944:	mov	r3, r8
   7c948:	mov	r2, r8
   7c94c:	ldr	r1, [r5, #-92]	; 0xffffffa4
   7c950:	mov	r0, r7
   7c954:	bl	3fc38 <fputs@plt+0x2eac4>
   7c958:	str	r0, [r5, #-92]	; 0xffffffa4
   7c95c:	b	7adbc <fputs@plt+0x69c48>
   7c960:	ldr	r3, [r5, #-24]	; 0xffffffe8
   7c964:	cmp	r3, #0
   7c968:	bne	7c8b4 <fputs@plt+0x6b740>
   7c96c:	ldr	r3, [r5, #-12]
   7c970:	cmp	r3, #0
   7c974:	bne	7c8b4 <fputs@plt+0x6b740>
   7c978:	add	r3, fp, r6, lsl #4
   7c97c:	ldr	r3, [r3, #12]
   7c980:	cmp	r3, #0
   7c984:	ldreq	r3, [r5, #-60]	; 0xffffffc4
   7c988:	streq	r3, [r5, #-92]	; 0xffffffa4
   7c98c:	bne	7c8b4 <fputs@plt+0x6b740>
   7c990:	b	7adbc <fputs@plt+0x69c48>
   7c994:	add	r6, fp, r6, lsl #4
   7c998:	ldr	r3, [r6, #12]
   7c99c:	str	r3, [sp, #12]
   7c9a0:	ldr	r3, [r5, #-12]
   7c9a4:	str	r3, [sp, #8]
   7c9a8:	mov	r2, #0
   7c9ac:	str	r2, [sp, #4]
   7c9b0:	sub	r3, r5, #28
   7c9b4:	str	r3, [sp]
   7c9b8:	mov	r3, r2
   7c9bc:	mov	r0, r7
   7c9c0:	bl	3fc38 <fputs@plt+0x2eac4>
   7c9c4:	str	r0, [r5, #-92]	; 0xffffffa4
   7c9c8:	cmp	r0, #0
   7c9cc:	beq	7ca18 <fputs@plt+0x6b8a4>
   7c9d0:	ldr	r2, [r0]
   7c9d4:	sub	r2, r2, #1
   7c9d8:	ldr	r3, [r5, #-60]	; 0xffffffc4
   7c9dc:	ldr	lr, [r3, #16]
   7c9e0:	lsl	ip, r2, #3
   7c9e4:	add	r1, ip, r2
   7c9e8:	add	r1, r0, r1, lsl #3
   7c9ec:	str	lr, [r1, #16]
   7c9f0:	ldr	lr, [r3, #12]
   7c9f4:	str	lr, [r1, #12]
   7c9f8:	ldr	r1, [r3, #28]
   7c9fc:	add	r2, ip, r2
   7ca00:	add	r0, r0, r2, lsl #3
   7ca04:	str	r1, [r0, #28]
   7ca08:	mov	r2, #0
   7ca0c:	str	r2, [r3, #12]
   7ca10:	str	r2, [r3, #16]
   7ca14:	str	r2, [r3, #28]
   7ca18:	ldr	r1, [r5, #-60]	; 0xffffffc4
   7ca1c:	ldr	r0, [r7]
   7ca20:	bl	25a68 <fputs@plt+0x148f4>
   7ca24:	b	7adbc <fputs@plt+0x69c48>
   7ca28:	mov	r3, #0
   7ca2c:	str	r3, [r5, #20]
   7ca30:	str	r3, [r5, #24]
   7ca34:	b	7adbc <fputs@plt+0x69c48>
   7ca38:	add	r3, r8, #12
   7ca3c:	add	r3, fp, r3
   7ca40:	sub	r2, r5, #12
   7ca44:	mov	r1, #0
   7ca48:	ldr	r0, [r7]
   7ca4c:	bl	2f634 <fputs@plt+0x1e4c0>
   7ca50:	str	r0, [r5, #-12]
   7ca54:	b	7adbc <fputs@plt+0x69c48>
   7ca58:	add	r6, fp, r6, lsl #4
   7ca5c:	mov	r3, #1
   7ca60:	str	r3, [r6, #12]
   7ca64:	b	7adbc <fputs@plt+0x69c48>
   7ca68:	mov	r3, #0
   7ca6c:	mov	r2, r3
   7ca70:	sub	r1, r5, #12
   7ca74:	mov	r0, r7
   7ca78:	bl	3b060 <fputs@plt+0x29eec>
   7ca7c:	str	r0, [r5, #-12]
   7ca80:	b	7adbc <fputs@plt+0x69c48>
   7ca84:	mov	r3, #0
   7ca88:	sub	r2, r5, #12
   7ca8c:	sub	r1, r5, #28
   7ca90:	mov	r0, r7
   7ca94:	bl	3b060 <fputs@plt+0x29eec>
   7ca98:	str	r0, [r5, #-28]	; 0xffffffe4
   7ca9c:	b	7adbc <fputs@plt+0x69c48>
   7caa0:	sub	r3, r5, #12
   7caa4:	sub	r2, r5, #28
   7caa8:	sub	r1, r5, #44	; 0x2c
   7caac:	mov	r0, r7
   7cab0:	bl	3b060 <fputs@plt+0x29eec>
   7cab4:	str	r0, [r5, #-44]	; 0xffffffd4
   7cab8:	b	7adbc <fputs@plt+0x69c48>
   7cabc:	add	r6, fp, r6, lsl #4
   7cac0:	ldr	r3, [r6, #12]
   7cac4:	str	r3, [r5, #-12]
   7cac8:	b	7adbc <fputs@plt+0x69c48>
   7cacc:	mov	r3, #0
   7cad0:	str	r3, [r5, #20]
   7cad4:	b	7adbc <fputs@plt+0x69c48>
   7cad8:	add	r6, fp, r6, lsl #4
   7cadc:	ldrd	r2, [r6, #12]
   7cae0:	strd	r2, [r5, #-28]	; 0xffffffe4
   7cae4:	b	7adbc <fputs@plt+0x69c48>
   7cae8:	mov	r3, #0
   7caec:	str	r3, [r5, #-12]
   7caf0:	mov	r3, #1
   7caf4:	str	r3, [r5, #-8]
   7caf8:	b	7adbc <fputs@plt+0x69c48>
   7cafc:	ldr	r3, [r5, #-12]
   7cb00:	str	r3, [r5, #-44]	; 0xffffffd4
   7cb04:	b	7adbc <fputs@plt+0x69c48>
   7cb08:	mov	r3, #0
   7cb0c:	str	r3, [r5, #20]
   7cb10:	b	7adbc <fputs@plt+0x69c48>
   7cb14:	add	r6, fp, r6, lsl #4
   7cb18:	ldr	r3, [r6, #12]
   7cb1c:	str	r3, [r5, #-28]	; 0xffffffe4
   7cb20:	b	7adbc <fputs@plt+0x69c48>
   7cb24:	ldr	r2, [r5, #-12]
   7cb28:	ldr	r1, [r5, #-44]	; 0xffffffd4
   7cb2c:	mov	r0, r7
   7cb30:	bl	2fc78 <fputs@plt+0x1eb04>
   7cb34:	str	r0, [r5, #-44]	; 0xffffffd4
   7cb38:	add	r6, fp, r6, lsl #4
   7cb3c:	ldr	r1, [r6, #12]
   7cb40:	bl	18618 <fputs@plt+0x74a4>
   7cb44:	b	7adbc <fputs@plt+0x69c48>
   7cb48:	ldr	r2, [r5, #-12]
   7cb4c:	mov	r1, #0
   7cb50:	mov	r0, r7
   7cb54:	bl	2fc78 <fputs@plt+0x1eb04>
   7cb58:	str	r0, [r5, #-12]
   7cb5c:	add	r6, fp, r6, lsl #4
   7cb60:	ldr	r1, [r6, #12]
   7cb64:	bl	18618 <fputs@plt+0x74a4>
   7cb68:	b	7adbc <fputs@plt+0x69c48>
   7cb6c:	add	r6, fp, r6, lsl #4
   7cb70:	mov	r3, #0
   7cb74:	str	r3, [r6, #12]
   7cb78:	b	7adbc <fputs@plt+0x69c48>
   7cb7c:	add	r6, fp, r6, lsl #4
   7cb80:	mov	r3, #1
   7cb84:	str	r3, [r6, #12]
   7cb88:	b	7adbc <fputs@plt+0x69c48>
   7cb8c:	mvn	r3, #0
   7cb90:	str	r3, [r5, #20]
   7cb94:	b	7adbc <fputs@plt+0x69c48>
   7cb98:	mov	r3, #0
   7cb9c:	str	r3, [r5, #20]
   7cba0:	str	r3, [r5, #24]
   7cba4:	b	7adbc <fputs@plt+0x69c48>
   7cba8:	add	r6, fp, r6, lsl #4
   7cbac:	ldr	r3, [r6, #12]
   7cbb0:	str	r3, [r5, #-12]
   7cbb4:	mov	r3, #0
   7cbb8:	str	r3, [r5, #-8]
   7cbbc:	b	7adbc <fputs@plt+0x69c48>
   7cbc0:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7cbc4:	str	r3, [r5, #-44]	; 0xffffffd4
   7cbc8:	add	r6, fp, r6, lsl #4
   7cbcc:	ldr	r3, [r6, #12]
   7cbd0:	str	r3, [r5, #-40]	; 0xffffffd8
   7cbd4:	b	7adbc <fputs@plt+0x69c48>
   7cbd8:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7cbdc:	str	r3, [r5, #-40]	; 0xffffffd8
   7cbe0:	add	r6, fp, r6, lsl #4
   7cbe4:	ldr	r3, [r6, #12]
   7cbe8:	str	r3, [r5, #-44]	; 0xffffffd4
   7cbec:	b	7adbc <fputs@plt+0x69c48>
   7cbf0:	ldr	r3, [r5, #-76]	; 0xffffffb4
   7cbf4:	cmp	r3, #0
   7cbf8:	beq	7cc0c <fputs@plt+0x6ba98>
   7cbfc:	ldr	r2, [r7, #536]	; 0x218
   7cc00:	str	r2, [r3, #4]
   7cc04:	str	r3, [r7, #536]	; 0x218
   7cc08:	str	r3, [r7, #540]	; 0x21c
   7cc0c:	sub	r2, r5, #12
   7cc10:	ldr	r1, [r5, #-28]	; 0xffffffe4
   7cc14:	mov	r0, r7
   7cc18:	bl	1e2e4 <fputs@plt+0xd170>
   7cc1c:	add	r6, fp, r6, lsl #4
   7cc20:	ldr	r2, [r6, #12]
   7cc24:	ldr	r1, [r5, #-28]	; 0xffffffe4
   7cc28:	mov	r0, r7
   7cc2c:	bl	74a9c <fputs@plt+0x63928>
   7cc30:	b	7adbc <fputs@plt+0x69c48>
   7cc34:	ldr	r3, [r5, #-108]	; 0xffffff94
   7cc38:	cmp	r3, #0
   7cc3c:	beq	7cc50 <fputs@plt+0x6badc>
   7cc40:	ldr	r2, [r7, #536]	; 0x218
   7cc44:	str	r2, [r3, #4]
   7cc48:	str	r3, [r7, #536]	; 0x218
   7cc4c:	str	r3, [r7, #540]	; 0x21c
   7cc50:	sub	r2, r5, #44	; 0x2c
   7cc54:	ldr	r1, [r5, #-60]	; 0xffffffc4
   7cc58:	mov	r0, r7
   7cc5c:	bl	1e2e4 <fputs@plt+0xd170>
   7cc60:	ldr	r3, [r5, #-12]
   7cc64:	cmp	r3, #0
   7cc68:	beq	7cc80 <fputs@plt+0x6bb0c>
   7cc6c:	ldr	r2, [r7]
   7cc70:	ldr	r2, [r2, #100]	; 0x64
   7cc74:	ldr	r3, [r3]
   7cc78:	cmp	r2, r3
   7cc7c:	blt	7cca4 <fputs@plt+0x6bb30>
   7cc80:	add	r6, fp, r6, lsl #4
   7cc84:	ldr	r3, [r5, #-76]	; 0xffffffb4
   7cc88:	str	r3, [sp]
   7cc8c:	ldr	r3, [r6, #12]
   7cc90:	ldr	r2, [r5, #-12]
   7cc94:	ldr	r1, [r5, #-60]	; 0xffffffc4
   7cc98:	mov	r0, r7
   7cc9c:	bl	76260 <fputs@plt+0x650ec>
   7cca0:	b	7adbc <fputs@plt+0x69c48>
   7cca4:	movw	r2, #58384	; 0xe410
   7cca8:	movt	r2, #8
   7ccac:	movw	r1, #58396	; 0xe41c
   7ccb0:	movt	r1, #8
   7ccb4:	mov	r0, r7
   7ccb8:	bl	3907c <fputs@plt+0x27f08>
   7ccbc:	b	7cc80 <fputs@plt+0x6bb0c>
   7ccc0:	add	r6, fp, r6, lsl #4
   7ccc4:	ldr	r2, [r6, #12]
   7ccc8:	ldr	r1, [r5, #-60]	; 0xffffffc4
   7cccc:	mov	r0, r7
   7ccd0:	bl	2fc78 <fputs@plt+0x1eb04>
   7ccd4:	mov	r1, r0
   7ccd8:	str	r0, [r5, #-60]	; 0xffffffc4
   7ccdc:	mov	r3, #1
   7cce0:	sub	r2, r5, #28
   7cce4:	mov	r0, r7
   7cce8:	bl	1e37c <fputs@plt+0xd208>
   7ccec:	b	7adbc <fputs@plt+0x69c48>
   7ccf0:	add	r6, fp, r6, lsl #4
   7ccf4:	ldr	r2, [r6, #12]
   7ccf8:	mov	r1, #0
   7ccfc:	mov	r0, r7
   7cd00:	bl	2fc78 <fputs@plt+0x1eb04>
   7cd04:	mov	r6, r0
   7cd08:	mov	r3, #1
   7cd0c:	sub	r2, r5, #28
   7cd10:	mov	r1, r0
   7cd14:	mov	r0, r7
   7cd18:	bl	1e37c <fputs@plt+0xd208>
   7cd1c:	str	r6, [r5, #-28]	; 0xffffffe4
   7cd20:	b	7adbc <fputs@plt+0x69c48>
   7cd24:	ldr	r3, [r5, #-76]	; 0xffffffb4
   7cd28:	cmp	r3, #0
   7cd2c:	beq	7cd40 <fputs@plt+0x6bbcc>
   7cd30:	ldr	r2, [r7, #536]	; 0x218
   7cd34:	str	r2, [r3, #4]
   7cd38:	str	r3, [r7, #536]	; 0x218
   7cd3c:	str	r3, [r7, #540]	; 0x21c
   7cd40:	add	r6, fp, r6, lsl #4
   7cd44:	ldr	r3, [r5, #-60]	; 0xffffffc4
   7cd48:	str	r3, [sp]
   7cd4c:	ldr	r3, [r5, #-12]
   7cd50:	ldr	r2, [r6, #12]
   7cd54:	ldr	r1, [r5, #-28]	; 0xffffffe4
   7cd58:	mov	r0, r7
   7cd5c:	bl	71d1c <fputs@plt+0x60ba8>
   7cd60:	b	7adbc <fputs@plt+0x69c48>
   7cd64:	ldr	r3, [r5, #-92]	; 0xffffffa4
   7cd68:	cmp	r3, #0
   7cd6c:	beq	7cd80 <fputs@plt+0x6bc0c>
   7cd70:	ldr	r2, [r7, #536]	; 0x218
   7cd74:	str	r2, [r3, #4]
   7cd78:	str	r3, [r7, #536]	; 0x218
   7cd7c:	str	r3, [r7, #540]	; 0x21c
   7cd80:	ldr	r3, [r5, #-76]	; 0xffffffb4
   7cd84:	str	r3, [sp]
   7cd88:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7cd8c:	mov	r2, #0
   7cd90:	ldr	r1, [r5, #-44]	; 0xffffffd4
   7cd94:	mov	r0, r7
   7cd98:	bl	71d1c <fputs@plt+0x60ba8>
   7cd9c:	b	7adbc <fputs@plt+0x69c48>
   7cda0:	ldr	r3, [r5, #-12]
   7cda4:	str	r3, [r5, #-28]	; 0xffffffe4
   7cda8:	b	7adbc <fputs@plt+0x69c48>
   7cdac:	add	r2, r8, #12
   7cdb0:	add	r2, fp, r2
   7cdb4:	ldr	r1, [r5, #-28]	; 0xffffffe4
   7cdb8:	ldr	r0, [r7]
   7cdbc:	bl	2fbc8 <fputs@plt+0x1ea54>
   7cdc0:	str	r0, [r5, #-28]	; 0xffffffe4
   7cdc4:	b	7adbc <fputs@plt+0x69c48>
   7cdc8:	add	r2, r8, #12
   7cdcc:	add	r2, fp, r2
   7cdd0:	mov	r1, #0
   7cdd4:	ldr	r0, [r7]
   7cdd8:	bl	2fbc8 <fputs@plt+0x1ea54>
   7cddc:	add	r6, fp, r6, lsl #4
   7cde0:	str	r0, [r6, #12]
   7cde4:	b	7adbc <fputs@plt+0x69c48>
   7cde8:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7cdec:	str	r3, [r5, #-24]	; 0xffffffe8
   7cdf0:	add	r6, fp, r6, lsl #4
   7cdf4:	ldr	r3, [r6, #12]
   7cdf8:	ldr	r2, [r6, #16]
   7cdfc:	add	r3, r3, r2
   7ce00:	str	r3, [r5, #-20]	; 0xffffffec
   7ce04:	ldr	r3, [r5, #-12]
   7ce08:	str	r3, [r5, #-28]	; 0xffffffe4
   7ce0c:	b	7adbc <fputs@plt+0x69c48>
   7ce10:	add	r6, fp, r6, lsl #4
   7ce14:	add	r0, r8, #12
   7ce18:	ldr	r3, [r5, #8]
   7ce1c:	str	r3, [sp]
   7ce20:	ldr	r3, [r5, #4]
   7ce24:	ldrb	r2, [r6, #10]
   7ce28:	mov	r1, r7
   7ce2c:	add	r0, fp, r0
   7ce30:	bl	39b3c <fputs@plt+0x289c8>
   7ce34:	b	7adbc <fputs@plt+0x69c48>
   7ce38:	add	r0, r8, #12
   7ce3c:	ldr	r3, [r5, #8]
   7ce40:	str	r3, [sp]
   7ce44:	ldr	r3, [r5, #4]
   7ce48:	mov	r2, #27
   7ce4c:	mov	r1, r7
   7ce50:	add	r0, fp, r0
   7ce54:	bl	39b3c <fputs@plt+0x289c8>
   7ce58:	b	7adbc <fputs@plt+0x69c48>
   7ce5c:	sub	r3, r5, #28
   7ce60:	str	r3, [sp]
   7ce64:	mov	r3, #0
   7ce68:	mov	r2, r3
   7ce6c:	mov	r1, #27
   7ce70:	mov	r0, r7
   7ce74:	bl	399e8 <fputs@plt+0x28874>
   7ce78:	str	r0, [sp, #44]	; 0x2c
   7ce7c:	add	r3, r8, #12
   7ce80:	add	r3, fp, r3
   7ce84:	str	r3, [sp]
   7ce88:	mov	r3, #0
   7ce8c:	mov	r2, r3
   7ce90:	mov	r1, #27
   7ce94:	mov	r0, r7
   7ce98:	bl	399e8 <fputs@plt+0x28874>
   7ce9c:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7cea0:	str	r3, [r5, #-24]	; 0xffffffe8
   7cea4:	add	r6, fp, r6, lsl #4
   7cea8:	ldr	r3, [r6, #12]
   7ceac:	ldr	r2, [r6, #16]
   7ceb0:	add	r3, r3, r2
   7ceb4:	str	r3, [r5, #-20]	; 0xffffffec
   7ceb8:	mov	r3, #0
   7cebc:	str	r3, [sp]
   7cec0:	mov	r3, r0
   7cec4:	ldr	r2, [sp, #44]	; 0x2c
   7cec8:	mov	r1, #122	; 0x7a
   7cecc:	mov	r0, r7
   7ced0:	bl	399e8 <fputs@plt+0x28874>
   7ced4:	str	r0, [r5, #-28]	; 0xffffffe4
   7ced8:	b	7adbc <fputs@plt+0x69c48>
   7cedc:	sub	r3, r5, #60	; 0x3c
   7cee0:	str	r3, [sp]
   7cee4:	mov	r3, #0
   7cee8:	mov	r2, r3
   7ceec:	mov	r1, #27
   7cef0:	mov	r0, r7
   7cef4:	bl	399e8 <fputs@plt+0x28874>
   7cef8:	str	r0, [sp, #44]	; 0x2c
   7cefc:	sub	r3, r5, #28
   7cf00:	str	r3, [sp]
   7cf04:	mov	r3, #0
   7cf08:	mov	r2, r3
   7cf0c:	mov	r1, #27
   7cf10:	mov	r0, r7
   7cf14:	bl	399e8 <fputs@plt+0x28874>
   7cf18:	str	r0, [sp, #56]	; 0x38
   7cf1c:	add	r3, r8, #12
   7cf20:	add	r3, fp, r3
   7cf24:	str	r3, [sp]
   7cf28:	mov	r3, #0
   7cf2c:	mov	r2, r3
   7cf30:	mov	r1, #27
   7cf34:	mov	r0, r7
   7cf38:	bl	399e8 <fputs@plt+0x28874>
   7cf3c:	mov	r8, #0
   7cf40:	str	r8, [sp]
   7cf44:	mov	r3, r0
   7cf48:	ldr	r2, [sp, #56]	; 0x38
   7cf4c:	mov	r1, #122	; 0x7a
   7cf50:	mov	r0, r7
   7cf54:	bl	399e8 <fputs@plt+0x28874>
   7cf58:	ldr	r3, [r5, #-60]	; 0xffffffc4
   7cf5c:	str	r3, [r5, #-56]	; 0xffffffc8
   7cf60:	add	r6, fp, r6, lsl #4
   7cf64:	ldr	r3, [r6, #12]
   7cf68:	ldr	r2, [r6, #16]
   7cf6c:	add	r3, r3, r2
   7cf70:	str	r3, [r5, #-52]	; 0xffffffcc
   7cf74:	str	r8, [sp]
   7cf78:	mov	r3, r0
   7cf7c:	ldr	r2, [sp, #44]	; 0x2c
   7cf80:	mov	r1, #122	; 0x7a
   7cf84:	mov	r0, r7
   7cf88:	bl	399e8 <fputs@plt+0x28874>
   7cf8c:	str	r0, [r5, #-60]	; 0xffffffc4
   7cf90:	b	7adbc <fputs@plt+0x69c48>
   7cf94:	add	r3, fp, r6, lsl #4
   7cf98:	ldrd	r2, [r3, #12]
   7cf9c:	strd	r2, [sp, #124]	; 0x7c
   7cfa0:	ldr	r2, [sp, #128]	; 0x80
   7cfa4:	cmp	r2, #1
   7cfa8:	bls	7cfbc <fputs@plt+0x6be48>
   7cfac:	ldr	r3, [sp, #124]	; 0x7c
   7cfb0:	ldrb	r1, [r3]
   7cfb4:	cmp	r1, #35	; 0x23
   7cfb8:	beq	7d05c <fputs@plt+0x6bee8>
   7cfbc:	add	r0, r8, #12
   7cfc0:	ldr	r3, [sp, #128]	; 0x80
   7cfc4:	str	r3, [sp]
   7cfc8:	ldr	r3, [sp, #124]	; 0x7c
   7cfcc:	mov	r2, #135	; 0x87
   7cfd0:	mov	r1, r7
   7cfd4:	add	r0, fp, r0
   7cfd8:	bl	39b3c <fputs@plt+0x289c8>
   7cfdc:	add	r6, fp, r6, lsl #4
   7cfe0:	ldr	r1, [r6, #12]
   7cfe4:	str	r1, [sp, #48]	; 0x30
   7cfe8:	cmp	r1, #0
   7cfec:	beq	7adbc <fputs@plt+0x69c48>
   7cff0:	ldr	r3, [r7]
   7cff4:	str	r3, [sp, #56]	; 0x38
   7cff8:	ldr	r3, [r1, #8]
   7cffc:	str	r3, [sp, #44]	; 0x2c
   7d000:	ldrb	r3, [r3, #1]
   7d004:	cmp	r3, #0
   7d008:	bne	7d0f8 <fputs@plt+0x6bf84>
   7d00c:	add	r2, r7, #444	; 0x1bc
   7d010:	ldrh	r3, [r2]
   7d014:	add	r3, r3, #1
   7d018:	sxth	r3, r3
   7d01c:	strh	r3, [r2]
   7d020:	strh	r3, [r1, #32]
   7d024:	ldr	r3, [r7, #68]	; 0x44
   7d028:	cmp	r3, #0
   7d02c:	bne	7adbc <fputs@plt+0x69c48>
   7d030:	add	r3, r7, #444	; 0x1bc
   7d034:	ldrsh	r2, [r3]
   7d038:	ldr	r3, [sp, #56]	; 0x38
   7d03c:	ldr	r3, [r3, #128]	; 0x80
   7d040:	cmp	r2, r3
   7d044:	ble	7adbc <fputs@plt+0x69c48>
   7d048:	movw	r1, #58488	; 0xe478
   7d04c:	movt	r1, #8
   7d050:	mov	r0, r7
   7d054:	bl	3907c <fputs@plt+0x27f08>
   7d058:	b	7adbc <fputs@plt+0x69c48>
   7d05c:	movw	r1, #32968	; 0x80c8
   7d060:	movt	r1, #8
   7d064:	ldrb	r0, [r3, #1]
   7d068:	add	r1, r1, r0
   7d06c:	ldrb	r1, [r1, #320]	; 0x140
   7d070:	tst	r1, #4
   7d074:	beq	7cfbc <fputs@plt+0x6be48>
   7d078:	add	r1, fp, r6, lsl #4
   7d07c:	str	r3, [r1, #16]
   7d080:	add	r3, r3, r2
   7d084:	str	r3, [r1, #20]
   7d088:	ldrb	r3, [r7, #18]
   7d08c:	cmp	r3, #0
   7d090:	bne	7d0b8 <fputs@plt+0x6bf44>
   7d094:	add	r2, sp, #124	; 0x7c
   7d098:	movw	r1, #58420	; 0xe434
   7d09c:	movt	r1, #8
   7d0a0:	mov	r0, r7
   7d0a4:	bl	3907c <fputs@plt+0x27f08>
   7d0a8:	add	r6, fp, r6, lsl #4
   7d0ac:	mov	r3, #0
   7d0b0:	str	r3, [r6, #12]
   7d0b4:	b	7adbc <fputs@plt+0x69c48>
   7d0b8:	add	r3, sp, #124	; 0x7c
   7d0bc:	str	r3, [sp]
   7d0c0:	mov	r3, #0
   7d0c4:	mov	r2, r3
   7d0c8:	mov	r1, #157	; 0x9d
   7d0cc:	mov	r0, r7
   7d0d0:	bl	399e8 <fputs@plt+0x28874>
   7d0d4:	add	r6, fp, r6, lsl #4
   7d0d8:	str	r0, [r6, #12]
   7d0dc:	cmp	r0, #0
   7d0e0:	beq	7adbc <fputs@plt+0x69c48>
   7d0e4:	add	r1, r0, #28
   7d0e8:	ldr	r0, [sp, #124]	; 0x7c
   7d0ec:	add	r0, r0, #1
   7d0f0:	bl	15378 <fputs@plt+0x4204>
   7d0f4:	b	7adbc <fputs@plt+0x69c48>
   7d0f8:	ldr	r6, [sp, #44]	; 0x2c
   7d0fc:	mov	r0, r6
   7d100:	bl	1c2f8 <fputs@plt+0xb184>
   7d104:	str	r0, [sp, #60]	; 0x3c
   7d108:	ldrb	r3, [r6]
   7d10c:	cmp	r3, #63	; 0x3f
   7d110:	beq	7d134 <fputs@plt+0x6bfc0>
   7d114:	ldr	r8, [r7, #448]	; 0x1c0
   7d118:	cmp	r8, #0
   7d11c:	ble	7d2a0 <fputs@plt+0x6c12c>
   7d120:	ldr	r3, [r7, #476]	; 0x1dc
   7d124:	mov	r6, #0
   7d128:	str	r4, [sp, #64]	; 0x40
   7d12c:	mov	r4, r3
   7d130:	b	7d1f8 <fputs@plt+0x6c084>
   7d134:	mov	r3, #1
   7d138:	ldr	r2, [sp, #60]	; 0x3c
   7d13c:	sub	r2, r2, #1
   7d140:	add	r1, sp, #112	; 0x70
   7d144:	ldr	r0, [sp, #44]	; 0x2c
   7d148:	add	r0, r0, r3
   7d14c:	bl	14c54 <fputs@plt+0x3ae0>
   7d150:	ldrd	r2, [sp, #112]	; 0x70
   7d154:	sxth	r6, r2
   7d158:	ldr	r1, [sp, #48]	; 0x30
   7d15c:	strh	r6, [r1, #32]
   7d160:	cmp	r2, #1
   7d164:	sbcs	r1, r3, #0
   7d168:	movlt	r1, #1
   7d16c:	movge	r1, #0
   7d170:	cmp	r0, #0
   7d174:	movne	r1, #1
   7d178:	cmp	r1, #0
   7d17c:	beq	7d1cc <fputs@plt+0x6c058>
   7d180:	ldr	r3, [sp, #56]	; 0x38
   7d184:	ldr	r2, [r3, #128]	; 0x80
   7d188:	movw	r1, #58444	; 0xe44c
   7d18c:	movt	r1, #8
   7d190:	mov	r0, r7
   7d194:	bl	3907c <fputs@plt+0x27f08>
   7d198:	mov	r6, #0
   7d19c:	ldrd	r2, [sp, #112]	; 0x70
   7d1a0:	add	r1, r7, #444	; 0x1bc
   7d1a4:	ldrsh	r0, [r1]
   7d1a8:	asr	r1, r0, #31
   7d1ac:	strd	r2, [sp, #48]	; 0x30
   7d1b0:	cmp	r0, r2
   7d1b4:	sbcs	r3, r1, r3
   7d1b8:	bge	7d230 <fputs@plt+0x6c0bc>
   7d1bc:	add	r3, r7, #444	; 0x1bc
   7d1c0:	ldrh	r2, [sp, #48]	; 0x30
   7d1c4:	strh	r2, [r3]
   7d1c8:	b	7d230 <fputs@plt+0x6c0bc>
   7d1cc:	ldr	r1, [sp, #56]	; 0x38
   7d1d0:	ldr	r0, [r1, #128]	; 0x80
   7d1d4:	asr	r1, r0, #31
   7d1d8:	cmp	r0, r2
   7d1dc:	sbcs	r3, r1, r3
   7d1e0:	bge	7d19c <fputs@plt+0x6c028>
   7d1e4:	b	7d180 <fputs@plt+0x6c00c>
   7d1e8:	add	r6, r6, #1
   7d1ec:	sxth	r6, r6
   7d1f0:	cmp	r8, r6
   7d1f4:	ble	7d29c <fputs@plt+0x6c128>
   7d1f8:	ldr	r0, [r4, r6, lsl #2]
   7d1fc:	cmp	r0, #0
   7d200:	beq	7d1e8 <fputs@plt+0x6c074>
   7d204:	ldr	r1, [sp, #44]	; 0x2c
   7d208:	bl	11150 <strcmp@plt>
   7d20c:	cmp	r0, #0
   7d210:	bne	7d1e8 <fputs@plt+0x6c074>
   7d214:	ldr	r4, [sp, #64]	; 0x40
   7d218:	add	r6, r6, #1
   7d21c:	sxth	r6, r6
   7d220:	ldr	r3, [sp, #48]	; 0x30
   7d224:	strh	r6, [r3, #32]
   7d228:	cmp	r6, #0
   7d22c:	beq	7d2a0 <fputs@plt+0x6c12c>
   7d230:	cmp	r6, #0
   7d234:	ble	7d024 <fputs@plt+0x6beb0>
   7d238:	ldr	r3, [r7, #448]	; 0x1c0
   7d23c:	cmp	r6, r3
   7d240:	bgt	7d2c0 <fputs@plt+0x6c14c>
   7d244:	ldr	r3, [sp, #44]	; 0x2c
   7d248:	ldrb	r3, [r3]
   7d24c:	cmp	r3, #63	; 0x3f
   7d250:	bne	7d268 <fputs@plt+0x6c0f4>
   7d254:	sub	r3, r6, #-1073741823	; 0xc0000001
   7d258:	ldr	r2, [r7, #476]	; 0x1dc
   7d25c:	ldr	r3, [r2, r3, lsl #2]
   7d260:	cmp	r3, #0
   7d264:	bne	7d024 <fputs@plt+0x6beb0>
   7d268:	sub	r8, r6, #-1073741823	; 0xc0000001
   7d26c:	ldr	r3, [r7, #476]	; 0x1dc
   7d270:	ldr	r1, [r3, r8, lsl #2]
   7d274:	ldr	r0, [sp, #56]	; 0x38
   7d278:	bl	214f4 <fputs@plt+0x10380>
   7d27c:	ldr	r6, [r7, #476]	; 0x1dc
   7d280:	ldr	r2, [sp, #60]	; 0x3c
   7d284:	mov	r3, #0
   7d288:	ldr	r1, [sp, #44]	; 0x2c
   7d28c:	ldr	r0, [sp, #56]	; 0x38
   7d290:	bl	1e244 <fputs@plt+0xd0d0>
   7d294:	str	r0, [r6, r8, lsl #2]
   7d298:	b	7d024 <fputs@plt+0x6beb0>
   7d29c:	ldr	r4, [sp, #64]	; 0x40
   7d2a0:	add	r3, r7, #444	; 0x1bc
   7d2a4:	ldrh	r6, [r3]
   7d2a8:	add	r6, r6, #1
   7d2ac:	sxth	r6, r6
   7d2b0:	strh	r6, [r3]
   7d2b4:	ldr	r3, [sp, #48]	; 0x30
   7d2b8:	strh	r6, [r3, #32]
   7d2bc:	b	7d230 <fputs@plt+0x6c0bc>
   7d2c0:	lsl	r2, r6, #2
   7d2c4:	mov	r3, #0
   7d2c8:	ldr	r1, [r7, #476]	; 0x1dc
   7d2cc:	ldr	r0, [sp, #56]	; 0x38
   7d2d0:	bl	2bcb8 <fputs@plt+0x1ab44>
   7d2d4:	cmp	r0, #0
   7d2d8:	beq	7adbc <fputs@plt+0x69c48>
   7d2dc:	str	r0, [r7, #476]	; 0x1dc
   7d2e0:	ldr	r3, [r7, #448]	; 0x1c0
   7d2e4:	sub	r2, r6, r3
   7d2e8:	lsl	r2, r2, #2
   7d2ec:	mov	r1, #0
   7d2f0:	add	r0, r0, r3, lsl #2
   7d2f4:	bl	10f40 <memset@plt>
   7d2f8:	str	r6, [r7, #448]	; 0x1c0
   7d2fc:	b	7d244 <fputs@plt+0x6c0d0>
   7d300:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7d304:	str	r3, [sp, #44]	; 0x2c
   7d308:	add	r3, fp, r6, lsl #4
   7d30c:	ldr	r3, [r3, #16]
   7d310:	cmp	r3, #0
   7d314:	bne	7d338 <fputs@plt+0x6c1c4>
   7d318:	ldr	r3, [sp, #44]	; 0x2c
   7d31c:	str	r3, [r5, #-28]	; 0xffffffe4
   7d320:	add	r6, fp, r6, lsl #4
   7d324:	ldr	r3, [r6, #12]
   7d328:	ldr	r2, [r6, #16]
   7d32c:	add	r3, r3, r2
   7d330:	str	r3, [r5, #-20]	; 0xffffffec
   7d334:	b	7adbc <fputs@plt+0x69c48>
   7d338:	add	r2, r8, #12
   7d33c:	mov	r3, #1
   7d340:	add	r2, fp, r2
   7d344:	mov	r1, #95	; 0x5f
   7d348:	ldr	r0, [r7]
   7d34c:	bl	1e3ec <fputs@plt+0xd278>
   7d350:	cmp	r0, #0
   7d354:	beq	7d318 <fputs@plt+0x6c1a4>
   7d358:	ldr	r3, [sp, #44]	; 0x2c
   7d35c:	str	r3, [r0, #12]
   7d360:	ldr	r3, [r0, #4]
   7d364:	orr	r3, r3, #4352	; 0x1100
   7d368:	str	r3, [r0, #4]
   7d36c:	str	r0, [sp, #44]	; 0x2c
   7d370:	b	7d318 <fputs@plt+0x6c1a4>
   7d374:	ldr	r3, [r5, #-76]	; 0xffffffb4
   7d378:	str	r3, [r5, #-72]	; 0xffffffb8
   7d37c:	add	r6, fp, r6, lsl #4
   7d380:	ldr	r3, [r6, #12]
   7d384:	ldr	r2, [r6, #16]
   7d388:	add	r3, r3, r2
   7d38c:	str	r3, [r5, #-68]	; 0xffffffbc
   7d390:	sub	r3, r5, #12
   7d394:	str	r3, [sp]
   7d398:	mov	r3, #0
   7d39c:	ldr	r2, [r5, #-44]	; 0xffffffd4
   7d3a0:	mov	r1, #38	; 0x26
   7d3a4:	mov	r0, r7
   7d3a8:	bl	399e8 <fputs@plt+0x28874>
   7d3ac:	str	r0, [r5, #-76]	; 0xffffffb4
   7d3b0:	b	7adbc <fputs@plt+0x69c48>
   7d3b4:	ldr	r3, [r5, #-12]
   7d3b8:	cmp	r3, #0
   7d3bc:	beq	7d3d4 <fputs@plt+0x6c260>
   7d3c0:	ldr	r1, [r7]
   7d3c4:	ldr	r2, [r3]
   7d3c8:	ldr	r3, [r1, #116]	; 0x74
   7d3cc:	cmp	r2, r3
   7d3d0:	bgt	7d42c <fputs@plt+0x6c2b8>
   7d3d4:	sub	r2, r5, #60	; 0x3c
   7d3d8:	ldr	r1, [r5, #-12]
   7d3dc:	mov	r0, r7
   7d3e0:	bl	3997c <fputs@plt+0x28808>
   7d3e4:	ldr	r1, [r5, #-60]	; 0xffffffc4
   7d3e8:	add	r6, fp, r6, lsl #4
   7d3ec:	ldr	r2, [r6, #12]
   7d3f0:	ldr	r3, [r6, #16]
   7d3f4:	add	r3, r2, r3
   7d3f8:	ldr	lr, [r5, #-28]	; 0xffffffe4
   7d3fc:	mov	ip, r0
   7d400:	cmp	lr, #1
   7d404:	movne	r2, #0
   7d408:	moveq	r2, #1
   7d40c:	cmp	r0, #0
   7d410:	moveq	r2, #0
   7d414:	cmp	r2, #0
   7d418:	bne	7d444 <fputs@plt+0x6c2d0>
   7d41c:	str	ip, [r5, #-60]	; 0xffffffc4
   7d420:	str	r1, [r5, #-56]	; 0xffffffc8
   7d424:	str	r3, [r5, #-52]	; 0xffffffcc
   7d428:	b	7adbc <fputs@plt+0x69c48>
   7d42c:	sub	r2, r5, #60	; 0x3c
   7d430:	movw	r1, #58512	; 0xe490
   7d434:	movt	r1, #8
   7d438:	mov	r0, r7
   7d43c:	bl	3907c <fputs@plt+0x27f08>
   7d440:	b	7d3d4 <fputs@plt+0x6c260>
   7d444:	ldr	r2, [r0, #4]
   7d448:	orr	r2, r2, #16
   7d44c:	str	r2, [r0, #4]
   7d450:	b	7d41c <fputs@plt+0x6c2a8>
   7d454:	sub	r2, r5, #44	; 0x2c
   7d458:	mov	r1, #0
   7d45c:	mov	r0, r7
   7d460:	bl	3997c <fputs@plt+0x28808>
   7d464:	ldr	r2, [r5, #-44]	; 0xffffffd4
   7d468:	add	r6, fp, r6, lsl #4
   7d46c:	ldr	r3, [r6, #12]
   7d470:	ldr	r1, [r6, #16]
   7d474:	add	r3, r3, r1
   7d478:	str	r0, [r5, #-44]	; 0xffffffd4
   7d47c:	str	r2, [r5, #-40]	; 0xffffffd8
   7d480:	str	r3, [r5, #-36]	; 0xffffffdc
   7d484:	b	7adbc <fputs@plt+0x69c48>
   7d488:	add	r3, r8, #12
   7d48c:	str	r3, [sp, #44]	; 0x2c
   7d490:	add	r8, fp, r3
   7d494:	mov	r2, r8
   7d498:	mov	r1, #0
   7d49c:	mov	r0, r7
   7d4a0:	bl	3997c <fputs@plt+0x28808>
   7d4a4:	add	r6, fp, r6, lsl #4
   7d4a8:	ldr	r2, [r6, #12]
   7d4ac:	ldr	r3, [r6, #16]
   7d4b0:	add	r3, r2, r3
   7d4b4:	ldr	r1, [sp, #44]	; 0x2c
   7d4b8:	str	r0, [fp, r1]
   7d4bc:	str	r2, [r8, #4]
   7d4c0:	str	r3, [r8, #8]
   7d4c4:	b	7adbc <fputs@plt+0x69c48>
   7d4c8:	add	r3, fp, r6, lsl #4
   7d4cc:	mov	r2, #0
   7d4d0:	str	r2, [sp]
   7d4d4:	ldr	r3, [r3, #12]
   7d4d8:	ldr	r2, [r5, #-28]	; 0xffffffe4
   7d4dc:	ldrb	r1, [r5, #-14]
   7d4e0:	mov	r0, r7
   7d4e4:	bl	399e8 <fputs@plt+0x28874>
   7d4e8:	str	r0, [r5, #-28]	; 0xffffffe4
   7d4ec:	add	r6, fp, r6, lsl #4
   7d4f0:	ldr	r3, [r6, #20]
   7d4f4:	str	r3, [r5, #-20]	; 0xffffffec
   7d4f8:	b	7adbc <fputs@plt+0x69c48>
   7d4fc:	add	r3, r6, #1
   7d500:	add	r3, fp, r3, lsl #4
   7d504:	mov	r2, #0
   7d508:	str	r2, [r3, #4]
   7d50c:	b	7adbc <fputs@plt+0x69c48>
   7d510:	add	r6, fp, r6, lsl #4
   7d514:	ldrd	r2, [r6, #12]
   7d518:	strd	r2, [r5, #-12]
   7d51c:	mov	r3, #1
   7d520:	str	r3, [r5, #-4]
   7d524:	b	7adbc <fputs@plt+0x69c48>
   7d528:	add	r3, fp, r6, lsl #4
   7d52c:	ldr	r2, [r3, #12]
   7d530:	mov	r1, #0
   7d534:	mov	r0, r7
   7d538:	bl	2fc78 <fputs@plt+0x1eb04>
   7d53c:	ldr	r2, [r5, #-28]	; 0xffffffe4
   7d540:	mov	r1, r0
   7d544:	mov	r0, r7
   7d548:	bl	2fc78 <fputs@plt+0x1eb04>
   7d54c:	sub	r2, r5, #12
   7d550:	mov	r1, r0
   7d554:	mov	r0, r7
   7d558:	bl	3997c <fputs@plt+0x28808>
   7d55c:	mov	r2, r5
   7d560:	str	r0, [r2, #-28]!	; 0xffffffe4
   7d564:	ldr	r1, [r5, #-4]
   7d568:	mov	r0, r7
   7d56c:	bl	39ba0 <fputs@plt+0x28a2c>
   7d570:	add	r6, fp, r6, lsl #4
   7d574:	ldr	r3, [r6, #20]
   7d578:	str	r3, [r5, #-20]	; 0xffffffec
   7d57c:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7d580:	cmp	r3, #0
   7d584:	beq	7adbc <fputs@plt+0x69c48>
   7d588:	ldr	r2, [r3, #4]
   7d58c:	orr	r2, r2, #128	; 0x80
   7d590:	str	r2, [r3, #4]
   7d594:	b	7adbc <fputs@plt+0x69c48>
   7d598:	ldr	r2, [r5, #-28]	; 0xffffffe4
   7d59c:	mov	r1, #0
   7d5a0:	mov	r0, r7
   7d5a4:	bl	2fc78 <fputs@plt+0x1eb04>
   7d5a8:	ldr	r2, [r5, #-60]	; 0xffffffc4
   7d5ac:	mov	r1, r0
   7d5b0:	mov	r0, r7
   7d5b4:	bl	2fc78 <fputs@plt+0x1eb04>
   7d5b8:	add	r3, fp, r6, lsl #4
   7d5bc:	ldr	r2, [r3, #12]
   7d5c0:	mov	r1, r0
   7d5c4:	mov	r0, r7
   7d5c8:	bl	2fc78 <fputs@plt+0x1eb04>
   7d5cc:	sub	r2, r5, #44	; 0x2c
   7d5d0:	mov	r1, r0
   7d5d4:	mov	r0, r7
   7d5d8:	bl	3997c <fputs@plt+0x28808>
   7d5dc:	mov	r2, r5
   7d5e0:	str	r0, [r2, #-60]!	; 0xffffffc4
   7d5e4:	ldr	r1, [r5, #-36]	; 0xffffffdc
   7d5e8:	mov	r0, r7
   7d5ec:	bl	39ba0 <fputs@plt+0x28a2c>
   7d5f0:	add	r6, fp, r6, lsl #4
   7d5f4:	ldr	r3, [r6, #20]
   7d5f8:	str	r3, [r5, #-52]	; 0xffffffcc
   7d5fc:	ldr	r3, [r5, #-60]	; 0xffffffc4
   7d600:	cmp	r3, #0
   7d604:	beq	7adbc <fputs@plt+0x69c48>
   7d608:	ldr	r2, [r3, #4]
   7d60c:	orr	r2, r2, #128	; 0x80
   7d610:	str	r2, [r3, #4]
   7d614:	b	7adbc <fputs@plt+0x69c48>
   7d618:	add	r6, fp, r6, lsl #4
   7d61c:	mov	r3, #0
   7d620:	str	r3, [sp]
   7d624:	ldr	r2, [r5, #-12]
   7d628:	ldrb	r1, [r6, #10]
   7d62c:	mov	r0, r7
   7d630:	bl	399e8 <fputs@plt+0x28874>
   7d634:	str	r0, [r5, #-12]
   7d638:	ldr	r3, [r6, #12]
   7d63c:	ldr	r2, [r6, #16]
   7d640:	add	r3, r3, r2
   7d644:	str	r3, [r5, #-4]
   7d648:	b	7adbc <fputs@plt+0x69c48>
   7d64c:	mov	r3, #0
   7d650:	str	r3, [sp]
   7d654:	ldr	r2, [r5, #-28]	; 0xffffffe4
   7d658:	mov	r1, #77	; 0x4d
   7d65c:	mov	r0, r7
   7d660:	bl	399e8 <fputs@plt+0x28874>
   7d664:	str	r0, [r5, #-28]	; 0xffffffe4
   7d668:	add	r6, fp, r6, lsl #4
   7d66c:	ldr	r3, [r6, #12]
   7d670:	ldr	r2, [r6, #16]
   7d674:	add	r3, r3, r2
   7d678:	str	r3, [r5, #-20]	; 0xffffffec
   7d67c:	b	7adbc <fputs@plt+0x69c48>
   7d680:	add	r8, fp, r6, lsl #4
   7d684:	mov	r3, #0
   7d688:	str	r3, [sp]
   7d68c:	ldr	r3, [r8, #12]
   7d690:	ldr	r2, [r5, #-28]	; 0xffffffe4
   7d694:	mov	r1, #73	; 0x49
   7d698:	mov	r0, r7
   7d69c:	bl	399e8 <fputs@plt+0x28874>
   7d6a0:	mov	r2, r0
   7d6a4:	str	r0, [r5, #-28]	; 0xffffffe4
   7d6a8:	ldr	r3, [r8, #20]
   7d6ac:	str	r3, [r5, #-20]	; 0xffffffec
   7d6b0:	ldr	r3, [r8, #12]
   7d6b4:	cmp	r0, #0
   7d6b8:	cmpne	r3, #0
   7d6bc:	beq	7adbc <fputs@plt+0x69c48>
   7d6c0:	ldrb	r3, [r3]
   7d6c4:	cmp	r3, #101	; 0x65
   7d6c8:	bne	7adbc <fputs@plt+0x69c48>
   7d6cc:	ldr	r0, [r7]
   7d6d0:	mov	r3, #76	; 0x4c
   7d6d4:	mov	r6, r2
   7d6d8:	strb	r3, [r2]
   7d6dc:	ldr	r1, [r2, #16]
   7d6e0:	bl	25c4c <fputs@plt+0x14ad8>
   7d6e4:	mov	r3, #0
   7d6e8:	str	r3, [r6, #16]
   7d6ec:	b	7adbc <fputs@plt+0x69c48>
   7d6f0:	add	r8, fp, r6, lsl #4
   7d6f4:	mov	r3, #0
   7d6f8:	str	r3, [sp]
   7d6fc:	ldr	r3, [r8, #12]
   7d700:	ldr	r2, [r5, #-44]	; 0xffffffd4
   7d704:	mov	r1, #148	; 0x94
   7d708:	mov	r0, r7
   7d70c:	bl	399e8 <fputs@plt+0x28874>
   7d710:	mov	r2, r0
   7d714:	str	r0, [r5, #-44]	; 0xffffffd4
   7d718:	ldr	r3, [r8, #20]
   7d71c:	str	r3, [r5, #-36]	; 0xffffffdc
   7d720:	ldr	r3, [r8, #12]
   7d724:	cmp	r0, #0
   7d728:	cmpne	r3, #0
   7d72c:	beq	7adbc <fputs@plt+0x69c48>
   7d730:	ldrb	r3, [r3]
   7d734:	cmp	r3, #101	; 0x65
   7d738:	bne	7adbc <fputs@plt+0x69c48>
   7d73c:	ldr	r0, [r7]
   7d740:	mov	r3, #77	; 0x4d
   7d744:	mov	r6, r2
   7d748:	strb	r3, [r2]
   7d74c:	ldr	r1, [r2, #16]
   7d750:	bl	25c4c <fputs@plt+0x14ad8>
   7d754:	mov	r3, #0
   7d758:	str	r3, [r6, #16]
   7d75c:	b	7adbc <fputs@plt+0x69c48>
   7d760:	ldr	r3, [r5, #-12]
   7d764:	str	r3, [r5, #-8]
   7d768:	add	r2, fp, r6, lsl #4
   7d76c:	mov	r3, #0
   7d770:	str	r3, [sp]
   7d774:	ldr	r2, [r2, #12]
   7d778:	ldrb	r1, [r5, #-14]
   7d77c:	mov	r0, r7
   7d780:	bl	399e8 <fputs@plt+0x28874>
   7d784:	str	r0, [r5, #-12]
   7d788:	add	r6, fp, r6, lsl #4
   7d78c:	ldr	r3, [r6, #20]
   7d790:	str	r3, [r5, #-4]
   7d794:	b	7adbc <fputs@plt+0x69c48>
   7d798:	ldr	r3, [r5, #-12]
   7d79c:	str	r3, [r5, #-8]
   7d7a0:	add	r2, fp, r6, lsl #4
   7d7a4:	mov	r3, #0
   7d7a8:	str	r3, [sp]
   7d7ac:	ldr	r2, [r2, #12]
   7d7b0:	mov	r1, #155	; 0x9b
   7d7b4:	mov	r0, r7
   7d7b8:	bl	399e8 <fputs@plt+0x28874>
   7d7bc:	str	r0, [r5, #-12]
   7d7c0:	add	r6, fp, r6, lsl #4
   7d7c4:	ldr	r3, [r6, #20]
   7d7c8:	str	r3, [r5, #-4]
   7d7cc:	b	7adbc <fputs@plt+0x69c48>
   7d7d0:	ldr	r3, [r5, #-12]
   7d7d4:	str	r3, [r5, #-8]
   7d7d8:	add	r2, fp, r6, lsl #4
   7d7dc:	mov	r3, #0
   7d7e0:	str	r3, [sp]
   7d7e4:	ldr	r2, [r2, #12]
   7d7e8:	mov	r1, #156	; 0x9c
   7d7ec:	mov	r0, r7
   7d7f0:	bl	399e8 <fputs@plt+0x28874>
   7d7f4:	str	r0, [r5, #-12]
   7d7f8:	add	r6, fp, r6, lsl #4
   7d7fc:	ldr	r3, [r6, #20]
   7d800:	str	r3, [r5, #-4]
   7d804:	b	7adbc <fputs@plt+0x69c48>
   7d808:	add	r6, fp, r6, lsl #4
   7d80c:	mov	r3, #0
   7d810:	str	r3, [r6, #12]
   7d814:	b	7adbc <fputs@plt+0x69c48>
   7d818:	ldr	r2, [r5, #-28]	; 0xffffffe4
   7d81c:	mov	r1, #0
   7d820:	mov	r0, r7
   7d824:	bl	2fc78 <fputs@plt+0x1eb04>
   7d828:	add	r3, fp, r6, lsl #4
   7d82c:	ldr	r2, [r3, #12]
   7d830:	mov	r1, r0
   7d834:	mov	r0, r7
   7d838:	bl	2fc78 <fputs@plt+0x1eb04>
   7d83c:	mov	r8, r0
   7d840:	mov	r3, #0
   7d844:	str	r3, [sp]
   7d848:	ldr	r2, [r5, #-60]	; 0xffffffc4
   7d84c:	mov	r1, #74	; 0x4a
   7d850:	mov	r0, r7
   7d854:	bl	399e8 <fputs@plt+0x28874>
   7d858:	str	r0, [r5, #-60]	; 0xffffffc4
   7d85c:	cmp	r0, #0
   7d860:	strne	r8, [r0, #20]
   7d864:	beq	7d888 <fputs@plt+0x6c714>
   7d868:	sub	r2, r5, #60	; 0x3c
   7d86c:	ldr	r1, [r5, #-44]	; 0xffffffd4
   7d870:	mov	r0, r7
   7d874:	bl	39ba0 <fputs@plt+0x28a2c>
   7d878:	add	r6, fp, r6, lsl #4
   7d87c:	ldr	r3, [r6, #20]
   7d880:	str	r3, [r5, #-52]	; 0xffffffcc
   7d884:	b	7adbc <fputs@plt+0x69c48>
   7d888:	mov	r1, r8
   7d88c:	ldr	r0, [r7]
   7d890:	bl	25cf8 <fputs@plt+0x14b84>
   7d894:	b	7d868 <fputs@plt+0x6c6f4>
   7d898:	ldr	r3, [r5, #-12]
   7d89c:	cmp	r3, #0
   7d8a0:	beq	7d910 <fputs@plt+0x6c79c>
   7d8a4:	ldr	r2, [r3]
   7d8a8:	cmp	r2, #1
   7d8ac:	beq	7d948 <fputs@plt+0x6c7d4>
   7d8b0:	mov	r3, #0
   7d8b4:	str	r3, [sp]
   7d8b8:	ldr	r2, [r5, #-60]	; 0xffffffc4
   7d8bc:	mov	r1, #75	; 0x4b
   7d8c0:	mov	r0, r7
   7d8c4:	bl	399e8 <fputs@plt+0x28874>
   7d8c8:	str	r0, [r5, #-60]	; 0xffffffc4
   7d8cc:	cmp	r0, #0
   7d8d0:	beq	7d9ac <fputs@plt+0x6c838>
   7d8d4:	ldr	r3, [r5, #-12]
   7d8d8:	str	r3, [r0, #20]
   7d8dc:	ldr	r1, [r5, #-60]	; 0xffffffc4
   7d8e0:	mov	r0, r7
   7d8e4:	bl	39938 <fputs@plt+0x287c4>
   7d8e8:	sub	r2, r5, #60	; 0x3c
   7d8ec:	ldr	r1, [r5, #-44]	; 0xffffffd4
   7d8f0:	mov	r0, r7
   7d8f4:	bl	39ba0 <fputs@plt+0x28a2c>
   7d8f8:	add	r6, fp, r6, lsl #4
   7d8fc:	ldr	r3, [r6, #12]
   7d900:	ldr	r2, [r6, #16]
   7d904:	add	r3, r3, r2
   7d908:	str	r3, [r5, #-52]	; 0xffffffcc
   7d90c:	b	7adbc <fputs@plt+0x69c48>
   7d910:	ldr	r1, [r5, #-60]	; 0xffffffc4
   7d914:	ldr	r0, [r7]
   7d918:	bl	25c4c <fputs@plt+0x14ad8>
   7d91c:	ldr	r2, [r5, #-44]	; 0xffffffd4
   7d920:	ldr	r3, [pc, #4084]	; 7e91c <fputs@plt+0x6d7a8>
   7d924:	add	r3, r3, r2, lsl #3
   7d928:	str	r3, [sp]
   7d92c:	mov	r3, #0
   7d930:	mov	r2, r3
   7d934:	mov	r1, #132	; 0x84
   7d938:	mov	r0, r7
   7d93c:	bl	399e8 <fputs@plt+0x28874>
   7d940:	str	r0, [r5, #-60]	; 0xffffffc4
   7d944:	b	7d8f8 <fputs@plt+0x6c784>
   7d948:	ldr	r3, [r3, #4]
   7d94c:	ldr	r8, [r3]
   7d950:	mov	r2, #0
   7d954:	str	r2, [r3]
   7d958:	ldr	r1, [r5, #-12]
   7d95c:	ldr	r0, [r7]
   7d960:	bl	25cf8 <fputs@plt+0x14b84>
   7d964:	cmp	r8, #0
   7d968:	beq	7d97c <fputs@plt+0x6c808>
   7d96c:	ldr	r3, [r8, #4]
   7d970:	bic	r3, r3, #256	; 0x100
   7d974:	orr	r3, r3, #512	; 0x200
   7d978:	str	r3, [r8, #4]
   7d97c:	ldr	r3, [r5, #-44]	; 0xffffffd4
   7d980:	cmp	r3, #0
   7d984:	mov	r3, #0
   7d988:	str	r3, [sp]
   7d98c:	mov	r3, r8
   7d990:	ldr	r2, [r5, #-60]	; 0xffffffc4
   7d994:	movne	r1, #78	; 0x4e
   7d998:	moveq	r1, #79	; 0x4f
   7d99c:	mov	r0, r7
   7d9a0:	bl	399e8 <fputs@plt+0x28874>
   7d9a4:	str	r0, [r5, #-60]	; 0xffffffc4
   7d9a8:	b	7d8f8 <fputs@plt+0x6c784>
   7d9ac:	ldr	r1, [r5, #-12]
   7d9b0:	ldr	r0, [r7]
   7d9b4:	bl	25cf8 <fputs@plt+0x14b84>
   7d9b8:	b	7d8e8 <fputs@plt+0x6c774>
   7d9bc:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7d9c0:	str	r3, [r5, #-24]	; 0xffffffe8
   7d9c4:	add	r6, fp, r6, lsl #4
   7d9c8:	ldr	r3, [r6, #12]
   7d9cc:	ldr	r2, [r6, #16]
   7d9d0:	add	r3, r3, r2
   7d9d4:	str	r3, [r5, #-20]	; 0xffffffec
   7d9d8:	mov	r2, #0
   7d9dc:	str	r2, [sp]
   7d9e0:	mov	r3, r2
   7d9e4:	mov	r1, #119	; 0x77
   7d9e8:	mov	r0, r7
   7d9ec:	bl	399e8 <fputs@plt+0x28874>
   7d9f0:	str	r0, [r5, #-28]	; 0xffffffe4
   7d9f4:	cmp	r0, #0
   7d9f8:	beq	7da28 <fputs@plt+0x6c8b4>
   7d9fc:	ldr	r3, [r5, #-12]
   7da00:	str	r3, [r0, #20]
   7da04:	ldr	r2, [r5, #-28]	; 0xffffffe4
   7da08:	ldr	r3, [r2, #4]
   7da0c:	orr	r3, r3, #2097152	; 0x200000
   7da10:	orr	r3, r3, #2048	; 0x800
   7da14:	str	r3, [r2, #4]
   7da18:	ldr	r1, [r5, #-28]	; 0xffffffe4
   7da1c:	mov	r0, r7
   7da20:	bl	39938 <fputs@plt+0x287c4>
   7da24:	b	7adbc <fputs@plt+0x69c48>
   7da28:	ldr	r1, [r5, #-12]
   7da2c:	ldr	r0, [r7]
   7da30:	bl	25c30 <fputs@plt+0x14abc>
   7da34:	b	7adbc <fputs@plt+0x69c48>
   7da38:	mov	r3, #0
   7da3c:	str	r3, [sp]
   7da40:	ldr	r2, [r5, #-60]	; 0xffffffc4
   7da44:	mov	r1, #75	; 0x4b
   7da48:	mov	r0, r7
   7da4c:	bl	399e8 <fputs@plt+0x28874>
   7da50:	str	r0, [r5, #-60]	; 0xffffffc4
   7da54:	cmp	r0, #0
   7da58:	beq	7daac <fputs@plt+0x6c938>
   7da5c:	ldr	r3, [r5, #-12]
   7da60:	str	r3, [r0, #20]
   7da64:	ldr	r2, [r5, #-60]	; 0xffffffc4
   7da68:	ldr	r3, [r2, #4]
   7da6c:	orr	r3, r3, #2097152	; 0x200000
   7da70:	orr	r3, r3, #2048	; 0x800
   7da74:	str	r3, [r2, #4]
   7da78:	ldr	r1, [r5, #-60]	; 0xffffffc4
   7da7c:	mov	r0, r7
   7da80:	bl	39938 <fputs@plt+0x287c4>
   7da84:	sub	r2, r5, #60	; 0x3c
   7da88:	ldr	r1, [r5, #-44]	; 0xffffffd4
   7da8c:	mov	r0, r7
   7da90:	bl	39ba0 <fputs@plt+0x28a2c>
   7da94:	add	r6, fp, r6, lsl #4
   7da98:	ldr	r3, [r6, #12]
   7da9c:	ldr	r2, [r6, #16]
   7daa0:	add	r3, r3, r2
   7daa4:	str	r3, [r5, #-52]	; 0xffffffcc
   7daa8:	b	7adbc <fputs@plt+0x69c48>
   7daac:	ldr	r1, [r5, #-12]
   7dab0:	ldr	r0, [r7]
   7dab4:	bl	25c30 <fputs@plt+0x14abc>
   7dab8:	b	7da84 <fputs@plt+0x6c910>
   7dabc:	add	r3, r8, #12
   7dac0:	add	r3, fp, r3
   7dac4:	sub	r2, r5, #12
   7dac8:	mov	r1, #0
   7dacc:	ldr	r0, [r7]
   7dad0:	bl	2f634 <fputs@plt+0x1e4c0>
   7dad4:	str	r0, [sp, #44]	; 0x2c
   7dad8:	mov	r3, #0
   7dadc:	str	r3, [sp]
   7dae0:	ldr	r2, [r5, #-44]	; 0xffffffd4
   7dae4:	mov	r1, #75	; 0x4b
   7dae8:	mov	r0, r7
   7daec:	bl	399e8 <fputs@plt+0x28874>
   7daf0:	mov	r8, r0
   7daf4:	str	r0, [r5, #-44]	; 0xffffffd4
   7daf8:	cmp	r0, #0
   7dafc:	beq	7db88 <fputs@plt+0x6ca14>
   7db00:	mov	r1, #0
   7db04:	str	r1, [sp, #20]
   7db08:	str	r1, [sp, #16]
   7db0c:	str	r1, [sp, #12]
   7db10:	str	r1, [sp, #8]
   7db14:	str	r1, [sp, #4]
   7db18:	str	r1, [sp]
   7db1c:	mov	r3, r1
   7db20:	ldr	r2, [sp, #44]	; 0x2c
   7db24:	mov	r0, r7
   7db28:	bl	2fe8c <fputs@plt+0x1ed18>
   7db2c:	str	r0, [r8, #20]
   7db30:	ldr	r2, [r5, #-44]	; 0xffffffd4
   7db34:	ldr	r3, [r2, #4]
   7db38:	orr	r3, r3, #2097152	; 0x200000
   7db3c:	orr	r3, r3, #2048	; 0x800
   7db40:	str	r3, [r2, #4]
   7db44:	ldr	r1, [r5, #-44]	; 0xffffffd4
   7db48:	mov	r0, r7
   7db4c:	bl	39938 <fputs@plt+0x287c4>
   7db50:	sub	r2, r5, #44	; 0x2c
   7db54:	ldr	r1, [r5, #-28]	; 0xffffffe4
   7db58:	mov	r0, r7
   7db5c:	bl	39ba0 <fputs@plt+0x28a2c>
   7db60:	add	r3, fp, r6, lsl #4
   7db64:	ldr	r3, [r3, #12]
   7db68:	cmp	r3, #0
   7db6c:	addne	r6, fp, r6, lsl #4
   7db70:	ldrne	r2, [r6, #16]
   7db74:	ldreq	r3, [r5, #-12]
   7db78:	ldreq	r2, [r5, #-8]
   7db7c:	add	r3, r3, r2
   7db80:	str	r3, [r5, #-36]	; 0xffffffdc
   7db84:	b	7adbc <fputs@plt+0x69c48>
   7db88:	ldr	r1, [sp, #44]	; 0x2c
   7db8c:	ldr	r0, [r7]
   7db90:	bl	25a68 <fputs@plt+0x148f4>
   7db94:	b	7db50 <fputs@plt+0x6c9dc>
   7db98:	ldr	r3, [r5, #-44]	; 0xffffffd4
   7db9c:	str	r3, [r5, #-40]	; 0xffffffd8
   7dba0:	add	r6, fp, r6, lsl #4
   7dba4:	ldr	r3, [r6, #12]
   7dba8:	ldr	r2, [r6, #16]
   7dbac:	add	r3, r3, r2
   7dbb0:	str	r3, [r5, #-36]	; 0xffffffdc
   7dbb4:	mov	r2, #0
   7dbb8:	str	r2, [sp]
   7dbbc:	mov	r3, r2
   7dbc0:	mov	r1, #20
   7dbc4:	mov	r0, r7
   7dbc8:	bl	399e8 <fputs@plt+0x28874>
   7dbcc:	str	r0, [r5, #-44]	; 0xffffffd4
   7dbd0:	cmp	r0, #0
   7dbd4:	beq	7dc00 <fputs@plt+0x6ca8c>
   7dbd8:	ldr	r3, [r5, #-12]
   7dbdc:	str	r3, [r0, #20]
   7dbe0:	ldr	r3, [r0, #4]
   7dbe4:	orr	r3, r3, #2097152	; 0x200000
   7dbe8:	orr	r3, r3, #2048	; 0x800
   7dbec:	str	r3, [r0, #4]
   7dbf0:	mov	r1, r0
   7dbf4:	mov	r0, r7
   7dbf8:	bl	39938 <fputs@plt+0x287c4>
   7dbfc:	b	7adbc <fputs@plt+0x69c48>
   7dc00:	ldr	r1, [r5, #-12]
   7dc04:	ldr	r0, [r7]
   7dc08:	bl	25c30 <fputs@plt+0x14abc>
   7dc0c:	b	7adbc <fputs@plt+0x69c48>
   7dc10:	ldr	r3, [r5, #-60]	; 0xffffffc4
   7dc14:	str	r3, [r5, #-56]	; 0xffffffc8
   7dc18:	add	r6, fp, r6, lsl #4
   7dc1c:	ldr	r3, [r6, #12]
   7dc20:	ldr	r2, [r6, #16]
   7dc24:	add	r3, r3, r2
   7dc28:	str	r3, [r5, #-52]	; 0xffffffcc
   7dc2c:	mov	r3, #0
   7dc30:	str	r3, [sp]
   7dc34:	ldr	r2, [r5, #-44]	; 0xffffffd4
   7dc38:	mov	r1, #136	; 0x88
   7dc3c:	mov	r0, r7
   7dc40:	bl	399e8 <fputs@plt+0x28874>
   7dc44:	str	r0, [r5, #-60]	; 0xffffffc4
   7dc48:	cmp	r0, #0
   7dc4c:	beq	7dc88 <fputs@plt+0x6cb14>
   7dc50:	ldr	r2, [r5, #-12]
   7dc54:	cmp	r2, #0
   7dc58:	beq	7dc80 <fputs@plt+0x6cb0c>
   7dc5c:	ldr	r1, [r5, #-28]	; 0xffffffe4
   7dc60:	mov	r0, r7
   7dc64:	bl	2fc78 <fputs@plt+0x1eb04>
   7dc68:	ldr	r3, [r5, #-60]	; 0xffffffc4
   7dc6c:	str	r0, [r3, #20]
   7dc70:	ldr	r1, [r5, #-60]	; 0xffffffc4
   7dc74:	mov	r0, r7
   7dc78:	bl	39938 <fputs@plt+0x287c4>
   7dc7c:	b	7adbc <fputs@plt+0x69c48>
   7dc80:	ldr	r0, [r5, #-28]	; 0xffffffe4
   7dc84:	b	7dc68 <fputs@plt+0x6caf4>
   7dc88:	ldr	r1, [r5, #-28]	; 0xffffffe4
   7dc8c:	ldr	r0, [r7]
   7dc90:	bl	25cf8 <fputs@plt+0x14b84>
   7dc94:	ldr	r1, [r5, #-12]
   7dc98:	ldr	r0, [r7]
   7dc9c:	bl	25c4c <fputs@plt+0x14ad8>
   7dca0:	b	7adbc <fputs@plt+0x69c48>
   7dca4:	ldr	r2, [r5, #-28]	; 0xffffffe4
   7dca8:	ldr	r1, [r5, #-60]	; 0xffffffc4
   7dcac:	mov	r0, r7
   7dcb0:	bl	2fc78 <fputs@plt+0x1eb04>
   7dcb4:	mov	r1, r0
   7dcb8:	str	r0, [r5, #-60]	; 0xffffffc4
   7dcbc:	add	r6, fp, r6, lsl #4
   7dcc0:	ldr	r2, [r6, #12]
   7dcc4:	mov	r0, r7
   7dcc8:	bl	2fc78 <fputs@plt+0x1eb04>
   7dccc:	str	r0, [r5, #-60]	; 0xffffffc4
   7dcd0:	b	7adbc <fputs@plt+0x69c48>
   7dcd4:	ldr	r2, [r5, #-28]	; 0xffffffe4
   7dcd8:	mov	r1, #0
   7dcdc:	mov	r0, r7
   7dce0:	bl	2fc78 <fputs@plt+0x1eb04>
   7dce4:	mov	r1, r0
   7dce8:	str	r0, [r5, #-44]	; 0xffffffd4
   7dcec:	add	r6, fp, r6, lsl #4
   7dcf0:	ldr	r2, [r6, #12]
   7dcf4:	mov	r0, r7
   7dcf8:	bl	2fc78 <fputs@plt+0x1eb04>
   7dcfc:	str	r0, [r5, #-44]	; 0xffffffd4
   7dd00:	b	7adbc <fputs@plt+0x69c48>
   7dd04:	add	r6, fp, r6, lsl #4
   7dd08:	ldr	r2, [r6, #12]
   7dd0c:	ldr	r1, [r5, #-28]	; 0xffffffe4
   7dd10:	mov	r0, r7
   7dd14:	bl	2fc78 <fputs@plt+0x1eb04>
   7dd18:	str	r0, [r5, #-28]	; 0xffffffe4
   7dd1c:	b	7adbc <fputs@plt+0x69c48>
   7dd20:	add	r6, fp, r6, lsl #4
   7dd24:	ldr	r2, [r6, #12]
   7dd28:	mov	r1, #0
   7dd2c:	mov	r0, r7
   7dd30:	bl	2fc78 <fputs@plt+0x1eb04>
   7dd34:	str	r0, [r6, #12]
   7dd38:	b	7adbc <fputs@plt+0x69c48>
   7dd3c:	mov	r3, #0
   7dd40:	sub	r2, r5, #60	; 0x3c
   7dd44:	mov	r1, r3
   7dd48:	ldr	r0, [r7]
   7dd4c:	bl	2f634 <fputs@plt+0x1e4c0>
   7dd50:	ldr	r3, [r5, #-124]	; 0xffffff84
   7dd54:	str	r3, [sp, #20]
   7dd58:	mov	r3, #0
   7dd5c:	str	r3, [sp, #16]
   7dd60:	add	r6, fp, r6, lsl #4
   7dd64:	ldr	r3, [r6, #12]
   7dd68:	str	r3, [sp, #12]
   7dd6c:	sub	r3, r5, #172	; 0xac
   7dd70:	str	r3, [sp, #8]
   7dd74:	ldr	r3, [r5, #-156]	; 0xffffff64
   7dd78:	str	r3, [sp, #4]
   7dd7c:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7dd80:	str	r3, [sp]
   7dd84:	mov	r3, r0
   7dd88:	sub	r2, r5, #92	; 0x5c
   7dd8c:	sub	r1, r5, #108	; 0x6c
   7dd90:	mov	r0, r7
   7dd94:	bl	813d4 <fputs@plt+0x70260>
   7dd98:	b	7adbc <fputs@plt+0x69c48>
   7dd9c:	add	r6, fp, r6, lsl #4
   7dda0:	mov	r3, #2
   7dda4:	str	r3, [r6, #12]
   7dda8:	b	7adbc <fputs@plt+0x69c48>
   7ddac:	mov	r3, #0
   7ddb0:	str	r3, [r5, #20]
   7ddb4:	b	7adbc <fputs@plt+0x69c48>
   7ddb8:	ldr	r3, [r5, #-12]
   7ddbc:	str	r3, [r5, #-28]	; 0xffffffe4
   7ddc0:	b	7adbc <fputs@plt+0x69c48>
   7ddc4:	add	r6, fp, r6, lsl #4
   7ddc8:	ldr	r3, [r6, #12]
   7ddcc:	str	r3, [sp]
   7ddd0:	ldr	r3, [r5, #-12]
   7ddd4:	sub	r2, r5, #28
   7ddd8:	ldr	r1, [r5, #-60]	; 0xffffffc4
   7dddc:	mov	r0, r7
   7dde0:	bl	3ff10 <fputs@plt+0x2ed9c>
   7dde4:	str	r0, [r5, #-60]	; 0xffffffc4
   7dde8:	b	7adbc <fputs@plt+0x69c48>
   7ddec:	add	r6, fp, r6, lsl #4
   7ddf0:	ldr	r3, [r6, #12]
   7ddf4:	str	r3, [sp]
   7ddf8:	ldr	r3, [r5, #-12]
   7ddfc:	sub	r2, r5, #28
   7de00:	mov	r1, #0
   7de04:	mov	r0, r7
   7de08:	bl	3ff10 <fputs@plt+0x2ed9c>
   7de0c:	str	r0, [r5, #-28]	; 0xffffffe4
   7de10:	b	7adbc <fputs@plt+0x69c48>
   7de14:	add	r6, fp, r6, lsl #4
   7de18:	ldr	r6, [r6, #12]
   7de1c:	str	r6, [sp, #44]	; 0x2c
   7de20:	ldr	r8, [r7]
   7de24:	ldrb	r3, [r8, #69]	; 0x45
   7de28:	cmp	r3, #0
   7de2c:	beq	7de40 <fputs@plt+0x6cccc>
   7de30:	ldr	r1, [sp, #44]	; 0x2c
   7de34:	mov	r0, r8
   7de38:	bl	25a68 <fputs@plt+0x148f4>
   7de3c:	b	7adbc <fputs@plt+0x69c48>
   7de40:	ldr	r3, [r5, #-12]
   7de44:	str	r3, [sp, #56]	; 0x38
   7de48:	mov	r0, r7
   7de4c:	bl	6fe44 <fputs@plt+0x5ecd0>
   7de50:	cmp	r0, #0
   7de54:	bne	7de30 <fputs@plt+0x6ccbc>
   7de58:	ldr	r2, [r6, #12]
   7de5c:	ldr	r1, [r6, #16]
   7de60:	mov	r0, r8
   7de64:	bl	190d0 <fputs@plt+0x7f5c>
   7de68:	subs	r6, r0, #0
   7de6c:	beq	7dfb4 <fputs@plt+0x6ce40>
   7de70:	ldrb	r3, [r6, #55]	; 0x37
   7de74:	tst	r3, #3
   7de78:	bne	7dff4 <fputs@plt+0x6ce80>
   7de7c:	ldr	r1, [r6, #24]
   7de80:	mov	r0, r8
   7de84:	bl	1a280 <fputs@plt+0x910c>
   7de88:	ldr	r3, [r6, #12]
   7de8c:	str	r3, [sp, #64]	; 0x40
   7de90:	ldr	r3, [r8, #16]
   7de94:	ldr	r3, [r3, r0, lsl #4]
   7de98:	str	r3, [sp, #48]	; 0x30
   7de9c:	str	r0, [sp, #56]	; 0x38
   7dea0:	cmp	r0, #1
   7dea4:	beq	7fbb0 <fputs@plt+0x6ea3c>
   7dea8:	str	r3, [sp]
   7deac:	mov	r3, #0
   7deb0:	movw	r2, #54264	; 0xd3f8
   7deb4:	movt	r2, #8
   7deb8:	mov	r1, #9
   7debc:	mov	r0, r7
   7dec0:	bl	3916c <fputs@plt+0x27ff8>
   7dec4:	cmp	r0, #0
   7dec8:	bne	7de30 <fputs@plt+0x6ccbc>
   7decc:	movw	r3, #54264	; 0xd3f8
   7ded0:	movt	r3, #8
   7ded4:	str	r3, [sp, #60]	; 0x3c
   7ded8:	ldr	r2, [sp, #56]	; 0x38
   7dedc:	cmp	r2, #0
   7dee0:	moveq	r1, #10
   7dee4:	movne	r1, #12
   7dee8:	ldr	r3, [sp, #64]	; 0x40
   7deec:	ldr	r3, [r3]
   7def0:	ldr	r2, [r6]
   7def4:	ldr	r0, [sp, #48]	; 0x30
   7def8:	str	r0, [sp]
   7defc:	mov	r0, r7
   7df00:	bl	3916c <fputs@plt+0x27ff8>
   7df04:	cmp	r0, #0
   7df08:	bne	7de30 <fputs@plt+0x6ccbc>
   7df0c:	mov	r0, r7
   7df10:	bl	2de28 <fputs@plt+0x1ccb4>
   7df14:	subs	r3, r0, #0
   7df18:	str	r3, [sp, #48]	; 0x30
   7df1c:	beq	7de30 <fputs@plt+0x6ccbc>
   7df20:	ldr	r2, [sp, #56]	; 0x38
   7df24:	mov	r1, #1
   7df28:	mov	r0, r7
   7df2c:	bl	58200 <fputs@plt+0x4708c>
   7df30:	ldr	r3, [r8, #16]
   7df34:	ldr	r2, [sp, #56]	; 0x38
   7df38:	ldr	r2, [r3, r2, lsl #4]
   7df3c:	ldr	r3, [r6]
   7df40:	str	r3, [sp]
   7df44:	ldr	r3, [sp, #60]	; 0x3c
   7df48:	movw	r1, #58644	; 0xe514
   7df4c:	movt	r1, #8
   7df50:	mov	r0, r7
   7df54:	bl	809a8 <fputs@plt+0x6f834>
   7df58:	ldr	r3, [r6]
   7df5c:	movw	r2, #58696	; 0xe548
   7df60:	movt	r2, #8
   7df64:	ldr	r1, [sp, #56]	; 0x38
   7df68:	mov	r0, r7
   7df6c:	bl	80a94 <fputs@plt+0x6f920>
   7df70:	ldr	r1, [sp, #56]	; 0x38
   7df74:	mov	r0, r7
   7df78:	bl	2e73c <fputs@plt+0x1d5c8>
   7df7c:	ldr	r2, [sp, #56]	; 0x38
   7df80:	ldr	r1, [r6, #44]	; 0x2c
   7df84:	mov	r0, r7
   7df88:	bl	80c7c <fputs@plt+0x6fb08>
   7df8c:	mov	r3, #0
   7df90:	str	r3, [sp, #8]
   7df94:	ldr	r2, [r6]
   7df98:	str	r2, [sp, #4]
   7df9c:	str	r3, [sp]
   7dfa0:	ldr	r2, [sp, #56]	; 0x38
   7dfa4:	mov	r1, #126	; 0x7e
   7dfa8:	ldr	r0, [sp, #48]	; 0x30
   7dfac:	bl	2dee0 <fputs@plt+0x1cd6c>
   7dfb0:	b	7de30 <fputs@plt+0x6ccbc>
   7dfb4:	ldr	r3, [sp, #56]	; 0x38
   7dfb8:	cmp	r3, #0
   7dfbc:	bne	7dfe0 <fputs@plt+0x6ce6c>
   7dfc0:	ldr	r2, [sp, #44]	; 0x2c
   7dfc4:	movw	r1, #58548	; 0xe4b4
   7dfc8:	movt	r1, #8
   7dfcc:	mov	r0, r7
   7dfd0:	bl	3907c <fputs@plt+0x27f08>
   7dfd4:	mov	r3, #1
   7dfd8:	strb	r3, [r7, #17]
   7dfdc:	b	7de30 <fputs@plt+0x6ccbc>
   7dfe0:	ldr	r3, [sp, #44]	; 0x2c
   7dfe4:	ldr	r1, [r3, #12]
   7dfe8:	mov	r0, r7
   7dfec:	bl	58254 <fputs@plt+0x470e0>
   7dff0:	b	7dfd4 <fputs@plt+0x6ce60>
   7dff4:	mov	r2, #0
   7dff8:	movw	r1, #58568	; 0xe4c8
   7dffc:	movt	r1, #8
   7e000:	mov	r0, r7
   7e004:	bl	3907c <fputs@plt+0x27f08>
   7e008:	b	7de30 <fputs@plt+0x6ccbc>
   7e00c:	mov	r0, r7
   7e010:	bl	2de28 <fputs@plt+0x1ccb4>
   7e014:	subs	r6, r0, #0
   7e018:	beq	7adbc <fputs@plt+0x69c48>
   7e01c:	mov	r3, #0
   7e020:	mov	r2, r3
   7e024:	mov	r1, #10
   7e028:	mov	r0, r6
   7e02c:	bl	2e4d0 <fputs@plt+0x1d35c>
   7e030:	mov	r1, #0
   7e034:	mov	r0, r6
   7e038:	bl	17a7c <fputs@plt+0x6908>
   7e03c:	b	7adbc <fputs@plt+0x69c48>
   7e040:	add	r2, r8, #12
   7e044:	mov	r3, #0
   7e048:	str	r3, [sp]
   7e04c:	add	r2, fp, r2
   7e050:	sub	r1, r5, #12
   7e054:	mov	r0, r7
   7e058:	bl	7802c <fputs@plt+0x66eb8>
   7e05c:	b	7adbc <fputs@plt+0x69c48>
   7e060:	add	r3, r8, #12
   7e064:	mov	r2, #0
   7e068:	str	r2, [sp]
   7e06c:	add	r3, fp, r3
   7e070:	sub	r2, r5, #28
   7e074:	sub	r1, r5, #44	; 0x2c
   7e078:	mov	r0, r7
   7e07c:	bl	7802c <fputs@plt+0x66eb8>
   7e080:	b	7adbc <fputs@plt+0x69c48>
   7e084:	mov	r3, #0
   7e088:	str	r3, [sp]
   7e08c:	sub	r3, r5, #12
   7e090:	sub	r2, r5, #44	; 0x2c
   7e094:	sub	r1, r5, #60	; 0x3c
   7e098:	mov	r0, r7
   7e09c:	bl	7802c <fputs@plt+0x66eb8>
   7e0a0:	b	7adbc <fputs@plt+0x69c48>
   7e0a4:	add	r3, r8, #12
   7e0a8:	mov	r2, #1
   7e0ac:	str	r2, [sp]
   7e0b0:	add	r3, fp, r3
   7e0b4:	sub	r2, r5, #28
   7e0b8:	sub	r1, r5, #44	; 0x2c
   7e0bc:	mov	r0, r7
   7e0c0:	bl	7802c <fputs@plt+0x66eb8>
   7e0c4:	b	7adbc <fputs@plt+0x69c48>
   7e0c8:	mov	r3, #1
   7e0cc:	str	r3, [sp]
   7e0d0:	sub	r3, r5, #12
   7e0d4:	sub	r2, r5, #44	; 0x2c
   7e0d8:	sub	r1, r5, #60	; 0x3c
   7e0dc:	mov	r0, r7
   7e0e0:	bl	7802c <fputs@plt+0x66eb8>
   7e0e4:	b	7adbc <fputs@plt+0x69c48>
   7e0e8:	ldr	r3, [r5, #-44]	; 0xffffffd4
   7e0ec:	str	r3, [sp, #48]	; 0x30
   7e0f0:	add	r6, fp, r6, lsl #4
   7e0f4:	ldr	r3, [r6, #12]
   7e0f8:	str	r3, [sp, #60]	; 0x3c
   7e0fc:	ldr	r3, [r6, #16]
   7e100:	str	r3, [sp, #64]	; 0x40
   7e104:	ldr	r6, [r5, #-12]
   7e108:	ldr	r8, [r7, #492]	; 0x1ec
   7e10c:	ldr	r0, [r7]
   7e110:	str	r0, [sp, #44]	; 0x2c
   7e114:	mov	r3, #0
   7e118:	str	r3, [r7, #492]	; 0x1ec
   7e11c:	ldr	r2, [r7, #68]	; 0x44
   7e120:	clz	r3, r8
   7e124:	lsr	r3, r3, #5
   7e128:	cmp	r2, #0
   7e12c:	movne	r3, #1
   7e130:	cmp	r3, #0
   7e134:	bne	7fbf0 <fputs@plt+0x6ea7c>
   7e138:	ldr	r3, [r8]
   7e13c:	str	r3, [sp, #68]	; 0x44
   7e140:	ldr	r1, [r8, #20]
   7e144:	bl	1a280 <fputs@plt+0x910c>
   7e148:	str	r0, [sp, #56]	; 0x38
   7e14c:	str	r6, [r8, #28]
   7e150:	cmp	r6, #0
   7e154:	beq	7e168 <fputs@plt+0x6cff4>
   7e158:	str	r8, [r6, #4]
   7e15c:	ldr	r6, [r6, #28]
   7e160:	cmp	r6, #0
   7e164:	bne	7e158 <fputs@plt+0x6cfe4>
   7e168:	ldr	r0, [r8]
   7e16c:	str	r0, [sp, #112]	; 0x70
   7e170:	bl	1c2f8 <fputs@plt+0xb184>
   7e174:	str	r0, [sp, #116]	; 0x74
   7e178:	add	r3, sp, #112	; 0x70
   7e17c:	str	r3, [sp]
   7e180:	movw	r3, #47544	; 0xb9b8
   7e184:	movt	r3, #8
   7e188:	ldr	r2, [sp, #56]	; 0x38
   7e18c:	mov	r1, r7
   7e190:	add	r0, sp, #124	; 0x7c
   7e194:	bl	18fdc <fputs@plt+0x7e68>
   7e198:	ldr	r6, [r8, #28]
   7e19c:	cmp	r6, #0
   7e1a0:	beq	7e1ec <fputs@plt+0x6d078>
   7e1a4:	ldr	r1, [r6, #8]
   7e1a8:	add	r0, sp, #124	; 0x7c
   7e1ac:	bl	3a27c <fputs@plt+0x29108>
   7e1b0:	cmp	r0, #0
   7e1b4:	bne	7fbec <fputs@plt+0x6ea78>
   7e1b8:	ldr	r1, [r6, #16]
   7e1bc:	add	r0, sp, #124	; 0x7c
   7e1c0:	bl	3a108 <fputs@plt+0x28f94>
   7e1c4:	cmp	r0, #0
   7e1c8:	bne	7fbec <fputs@plt+0x6ea78>
   7e1cc:	ldr	r1, [r6, #20]
   7e1d0:	add	r0, sp, #124	; 0x7c
   7e1d4:	bl	3a1f8 <fputs@plt+0x29084>
   7e1d8:	cmp	r0, #0
   7e1dc:	bne	7fbec <fputs@plt+0x6ea78>
   7e1e0:	ldr	r6, [r6, #28]
   7e1e4:	cmp	r6, #0
   7e1e8:	bne	7e1a4 <fputs@plt+0x6d030>
   7e1ec:	ldr	r1, [r8, #12]
   7e1f0:	add	r0, sp, #124	; 0x7c
   7e1f4:	bl	3a108 <fputs@plt+0x28f94>
   7e1f8:	cmp	r0, #0
   7e1fc:	bne	7e368 <fputs@plt+0x6d1f4>
   7e200:	ldr	r3, [sp, #44]	; 0x2c
   7e204:	ldrb	r3, [r3, #149]	; 0x95
   7e208:	cmp	r3, #0
   7e20c:	beq	7e250 <fputs@plt+0x6d0dc>
   7e210:	ldr	r7, [sp, #44]	; 0x2c
   7e214:	ldr	r3, [r7, #16]
   7e218:	ldr	r2, [sp, #56]	; 0x38
   7e21c:	add	r3, r3, r2, lsl #4
   7e220:	ldr	r0, [r3, #12]
   7e224:	mov	r2, r8
   7e228:	ldr	r1, [sp, #68]	; 0x44
   7e22c:	add	r0, r0, #40	; 0x28
   7e230:	bl	2569c <fputs@plt+0x14528>
   7e234:	subs	r6, r0, #0
   7e238:	beq	7e334 <fputs@plt+0x6d1c0>
   7e23c:	mov	r0, r7
   7e240:	bl	13e20 <fputs@plt+0x2cac>
   7e244:	mov	r8, r6
   7e248:	mov	r6, #0
   7e24c:	b	7fbf0 <fputs@plt+0x6ea7c>
   7e250:	mov	r0, r7
   7e254:	bl	2de28 <fputs@plt+0x1ccb4>
   7e258:	subs	r6, r0, #0
   7e25c:	beq	7fbf0 <fputs@plt+0x6ea7c>
   7e260:	ldr	r2, [sp, #56]	; 0x38
   7e264:	mov	r1, #0
   7e268:	mov	r0, r7
   7e26c:	bl	58200 <fputs@plt+0x4708c>
   7e270:	ldr	r3, [sp, #60]	; 0x3c
   7e274:	ldr	r1, [sp, #48]	; 0x30
   7e278:	sub	r2, r3, r1
   7e27c:	ldr	r3, [sp, #64]	; 0x40
   7e280:	add	r2, r2, r3
   7e284:	mov	r3, #0
   7e288:	ldr	r0, [sp, #44]	; 0x2c
   7e28c:	bl	1e244 <fputs@plt+0xd0d0>
   7e290:	ldr	r3, [sp, #44]	; 0x2c
   7e294:	ldr	r3, [r3, #16]
   7e298:	ldr	ip, [sp, #56]	; 0x38
   7e29c:	ldr	r2, [r3, ip, lsl #4]
   7e2a0:	movw	r1, #54244	; 0xd3e4
   7e2a4:	movt	r1, #8
   7e2a8:	movw	r3, #54264	; 0xd3f8
   7e2ac:	movt	r3, #8
   7e2b0:	str	r0, [sp, #48]	; 0x30
   7e2b4:	str	r0, [sp, #8]
   7e2b8:	ldr	r0, [r8, #4]
   7e2bc:	str	r0, [sp, #4]
   7e2c0:	ldr	lr, [sp, #68]	; 0x44
   7e2c4:	str	lr, [sp]
   7e2c8:	cmp	ip, #1
   7e2cc:	moveq	r3, r1
   7e2d0:	movw	r1, #58700	; 0xe54c
   7e2d4:	movt	r1, #8
   7e2d8:	mov	r0, r7
   7e2dc:	bl	809a8 <fputs@plt+0x6f834>
   7e2e0:	ldr	r1, [sp, #48]	; 0x30
   7e2e4:	ldr	r0, [sp, #44]	; 0x2c
   7e2e8:	bl	214f4 <fputs@plt+0x10380>
   7e2ec:	ldr	r1, [sp, #56]	; 0x38
   7e2f0:	mov	r0, r7
   7e2f4:	bl	2e73c <fputs@plt+0x1d5c8>
   7e2f8:	ldr	r2, [sp, #68]	; 0x44
   7e2fc:	movw	r1, #58764	; 0xe58c
   7e300:	movt	r1, #8
   7e304:	ldr	r7, [sp, #44]	; 0x2c
   7e308:	mov	r0, r7
   7e30c:	bl	41d60 <fputs@plt+0x30bec>
   7e310:	mov	r2, r0
   7e314:	ldr	r1, [sp, #56]	; 0x38
   7e318:	mov	r0, r6
   7e31c:	bl	2e230 <fputs@plt+0x1d0bc>
   7e320:	ldrb	r3, [r7, #149]	; 0x95
   7e324:	cmp	r3, #0
   7e328:	moveq	r6, #0
   7e32c:	beq	7fbf0 <fputs@plt+0x6ea7c>
   7e330:	b	7e210 <fputs@plt+0x6d09c>
   7e334:	ldr	r0, [r8, #24]
   7e338:	ldr	r3, [r8, #20]
   7e33c:	cmp	r3, r0
   7e340:	movne	r8, r6
   7e344:	bne	7fbf0 <fputs@plt+0x6ea7c>
   7e348:	ldr	r1, [r8, #4]
   7e34c:	add	r0, r0, #8
   7e350:	bl	15a18 <fputs@plt+0x48a4>
   7e354:	ldr	r3, [r0, #60]	; 0x3c
   7e358:	str	r3, [r8, #32]
   7e35c:	str	r8, [r0, #60]	; 0x3c
   7e360:	mov	r8, r6
   7e364:	b	7fbf0 <fputs@plt+0x6ea7c>
   7e368:	mov	r6, #0
   7e36c:	b	7fbf0 <fputs@plt+0x6ea7c>
   7e370:	sub	r1, r5, #108	; 0x6c
   7e374:	ldr	r3, [r5, #-76]	; 0xffffffb4
   7e378:	str	r3, [sp, #60]	; 0x3c
   7e37c:	ldr	r3, [r5, #-60]	; 0xffffffc4
   7e380:	str	r3, [sp, #80]	; 0x50
   7e384:	ldr	r3, [r5, #-56]	; 0xffffffc8
   7e388:	str	r3, [sp, #64]	; 0x40
   7e38c:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7e390:	str	r3, [sp, #56]	; 0x38
   7e394:	add	r6, fp, r6, lsl #4
   7e398:	ldr	r3, [r6, #12]
   7e39c:	str	r3, [sp, #68]	; 0x44
   7e3a0:	ldr	r6, [r5, #-156]	; 0xffffff64
   7e3a4:	ldr	r3, [r5, #-124]	; 0xffffff84
   7e3a8:	str	r3, [sp, #84]	; 0x54
   7e3ac:	ldr	r8, [r7]
   7e3b0:	cmp	r6, #0
   7e3b4:	beq	7e46c <fputs@plt+0x6d2f8>
   7e3b8:	ldr	r3, [r5, #-88]	; 0xffffffa8
   7e3bc:	cmp	r3, #0
   7e3c0:	streq	r1, [sp, #112]	; 0x70
   7e3c4:	moveq	r3, #1
   7e3c8:	streq	r3, [sp, #72]	; 0x48
   7e3cc:	bne	7e44c <fputs@plt+0x6d2d8>
   7e3d0:	ldr	r3, [sp, #56]	; 0x38
   7e3d4:	cmp	r3, #0
   7e3d8:	beq	7e870 <fputs@plt+0x6d6fc>
   7e3dc:	ldrb	r3, [r8, #69]	; 0x45
   7e3e0:	cmp	r3, #0
   7e3e4:	bne	7e880 <fputs@plt+0x6d70c>
   7e3e8:	ldrb	r3, [r8, #149]	; 0x95
   7e3ec:	ldr	r2, [sp, #72]	; 0x48
   7e3f0:	cmp	r3, #0
   7e3f4:	cmpne	r2, #1
   7e3f8:	bne	7e498 <fputs@plt+0x6d324>
   7e3fc:	ldr	r1, [sp, #56]	; 0x38
   7e400:	mov	r0, r7
   7e404:	bl	716a4 <fputs@plt+0x60530>
   7e408:	ldrb	r3, [r8, #149]	; 0x95
   7e40c:	cmp	r3, #0
   7e410:	bne	7e430 <fputs@plt+0x6d2bc>
   7e414:	ldr	r2, [r5, #-88]	; 0xffffffa8
   7e418:	adds	r3, r0, #0
   7e41c:	movne	r3, #1
   7e420:	cmp	r2, #0
   7e424:	movne	r3, #0
   7e428:	cmp	r3, #0
   7e42c:	bne	7e4b8 <fputs@plt+0x6d344>
   7e430:	ldrb	r3, [r8, #69]	; 0x45
   7e434:	cmp	r3, #0
   7e438:	beq	7e4d8 <fputs@plt+0x6d364>
   7e43c:	mov	r3, #0
   7e440:	str	r3, [sp, #44]	; 0x2c
   7e444:	str	r3, [sp, #48]	; 0x30
   7e448:	b	7e88c <fputs@plt+0x6d718>
   7e44c:	movw	r1, #58796	; 0xe5ac
   7e450:	movt	r1, #8
   7e454:	mov	r0, r7
   7e458:	bl	3907c <fputs@plt+0x27f08>
   7e45c:	mov	r3, #0
   7e460:	str	r3, [sp, #44]	; 0x2c
   7e464:	str	r3, [sp, #48]	; 0x30
   7e468:	b	7e88c <fputs@plt+0x6d718>
   7e46c:	add	r3, sp, #112	; 0x70
   7e470:	sub	r2, r5, #92	; 0x5c
   7e474:	mov	r0, r7
   7e478:	bl	392dc <fputs@plt+0x28168>
   7e47c:	subs	r3, r0, #0
   7e480:	str	r3, [sp, #72]	; 0x48
   7e484:	bge	7e3d0 <fputs@plt+0x6d25c>
   7e488:	mov	r3, #0
   7e48c:	str	r3, [sp, #44]	; 0x2c
   7e490:	str	r3, [sp, #48]	; 0x30
   7e494:	b	7e88c <fputs@plt+0x6d718>
   7e498:	ldr	r3, [sp, #56]	; 0x38
   7e49c:	ldr	r1, [r3, #12]
   7e4a0:	mov	r0, r8
   7e4a4:	bl	214f4 <fputs@plt+0x10380>
   7e4a8:	mov	r3, #0
   7e4ac:	ldr	r2, [sp, #56]	; 0x38
   7e4b0:	str	r3, [r2, #12]
   7e4b4:	b	7e3fc <fputs@plt+0x6d288>
   7e4b8:	ldr	r3, [r8, #16]
   7e4bc:	ldr	r2, [r0, #64]	; 0x40
   7e4c0:	ldr	r3, [r3, #28]
   7e4c4:	ldr	r1, [sp, #72]	; 0x48
   7e4c8:	cmp	r2, r3
   7e4cc:	moveq	r1, #1
   7e4d0:	str	r1, [sp, #72]	; 0x48
   7e4d4:	b	7e430 <fputs@plt+0x6d2bc>
   7e4d8:	ldr	r3, [sp, #112]	; 0x70
   7e4dc:	str	r3, [sp]
   7e4e0:	movw	r3, #47544	; 0xb9b8
   7e4e4:	movt	r3, #8
   7e4e8:	ldr	r2, [sp, #72]	; 0x48
   7e4ec:	mov	r1, r7
   7e4f0:	add	r0, sp, #124	; 0x7c
   7e4f4:	bl	18fdc <fputs@plt+0x7e68>
   7e4f8:	ldr	r1, [sp, #56]	; 0x38
   7e4fc:	add	r0, sp, #124	; 0x7c
   7e500:	bl	3a398 <fputs@plt+0x29224>
   7e504:	cmp	r0, #0
   7e508:	beq	7e51c <fputs@plt+0x6d3a8>
   7e50c:	mov	r3, #0
   7e510:	str	r3, [sp, #44]	; 0x2c
   7e514:	str	r3, [sp, #48]	; 0x30
   7e518:	b	7e88c <fputs@plt+0x6d718>
   7e51c:	ldr	r1, [sp, #56]	; 0x38
   7e520:	mov	r0, r7
   7e524:	bl	716a4 <fputs@plt+0x60530>
   7e528:	subs	r3, r0, #0
   7e52c:	str	r3, [sp, #76]	; 0x4c
   7e530:	beq	7e5d4 <fputs@plt+0x6d460>
   7e534:	ldr	r3, [sp, #76]	; 0x4c
   7e538:	ldrb	r3, [r3, #42]	; 0x2a
   7e53c:	tst	r3, #16
   7e540:	bne	7e5fc <fputs@plt+0x6d488>
   7e544:	ldr	r1, [sp, #112]	; 0x70
   7e548:	mov	r0, r8
   7e54c:	bl	1e2a8 <fputs@plt+0xd134>
   7e550:	subs	r3, r0, #0
   7e554:	str	r3, [sp, #44]	; 0x2c
   7e558:	beq	7e8e0 <fputs@plt+0x6d76c>
   7e55c:	mov	r1, r3
   7e560:	mov	r0, r7
   7e564:	bl	39398 <fputs@plt+0x28224>
   7e568:	cmp	r0, #0
   7e56c:	movne	r3, #0
   7e570:	strne	r3, [sp, #48]	; 0x30
   7e574:	bne	7e88c <fputs@plt+0x6d718>
   7e578:	ldr	r2, [sp, #72]	; 0x48
   7e57c:	lsl	r2, r2, #4
   7e580:	str	r2, [sp, #92]	; 0x5c
   7e584:	ldr	r3, [r8, #16]
   7e588:	add	r3, r3, r2
   7e58c:	ldr	r0, [r3, #12]
   7e590:	ldr	r1, [sp, #44]	; 0x2c
   7e594:	add	r0, r0, #40	; 0x28
   7e598:	bl	15a18 <fputs@plt+0x48a4>
   7e59c:	subs	r3, r0, #0
   7e5a0:	str	r3, [sp, #48]	; 0x30
   7e5a4:	beq	7e634 <fputs@plt+0x6d4c0>
   7e5a8:	ldr	r3, [sp, #84]	; 0x54
   7e5ac:	cmp	r3, #0
   7e5b0:	bne	7e61c <fputs@plt+0x6d4a8>
   7e5b4:	ldr	r2, [sp, #112]	; 0x70
   7e5b8:	movw	r1, #58888	; 0xe608
   7e5bc:	movt	r1, #8
   7e5c0:	mov	r0, r7
   7e5c4:	bl	3907c <fputs@plt+0x27f08>
   7e5c8:	mov	r3, #0
   7e5cc:	str	r3, [sp, #48]	; 0x30
   7e5d0:	b	7e88c <fputs@plt+0x6d718>
   7e5d4:	ldrb	r3, [r8, #148]	; 0x94
   7e5d8:	cmp	r3, #1
   7e5dc:	ldrne	r3, [sp, #76]	; 0x4c
   7e5e0:	strne	r3, [sp, #44]	; 0x2c
   7e5e4:	strne	r3, [sp, #48]	; 0x30
   7e5e8:	bne	7e88c <fputs@plt+0x6d718>
   7e5ec:	strb	r3, [r8, #150]	; 0x96
   7e5f0:	str	r0, [sp, #44]	; 0x2c
   7e5f4:	str	r0, [sp, #48]	; 0x30
   7e5f8:	b	7e88c <fputs@plt+0x6d718>
   7e5fc:	movw	r1, #58844	; 0xe5dc
   7e600:	movt	r1, #8
   7e604:	mov	r0, r7
   7e608:	bl	3907c <fputs@plt+0x27f08>
   7e60c:	mov	r3, #0
   7e610:	str	r3, [sp, #44]	; 0x2c
   7e614:	str	r3, [sp, #48]	; 0x30
   7e618:	b	7e88c <fputs@plt+0x6d718>
   7e61c:	ldr	r1, [sp, #72]	; 0x48
   7e620:	mov	r0, r7
   7e624:	bl	58198 <fputs@plt+0x47024>
   7e628:	mov	r3, #0
   7e62c:	str	r3, [sp, #48]	; 0x30
   7e630:	b	7e88c <fputs@plt+0x6d718>
   7e634:	ldr	r3, [sp, #76]	; 0x4c
   7e638:	ldr	r3, [r3]
   7e63c:	str	r3, [sp, #72]	; 0x48
   7e640:	mov	r2, #7
   7e644:	movw	r1, #49052	; 0xbf9c
   7e648:	movt	r1, #8
   7e64c:	mov	r0, r3
   7e650:	bl	29644 <fputs@plt+0x184d0>
   7e654:	cmp	r0, #0
   7e658:	beq	7e7c8 <fputs@plt+0x6d654>
   7e65c:	ldr	r3, [sp, #76]	; 0x4c
   7e660:	ldr	r3, [r3, #12]
   7e664:	ldr	r2, [sp, #60]	; 0x3c
   7e668:	cmp	r2, #49	; 0x31
   7e66c:	cmpne	r3, #0
   7e670:	bne	7e7dc <fputs@plt+0x6d668>
   7e674:	ldr	r2, [sp, #60]	; 0x3c
   7e678:	cmp	r2, #49	; 0x31
   7e67c:	cmpeq	r3, #0
   7e680:	beq	7e818 <fputs@plt+0x6d6a4>
   7e684:	ldr	r3, [sp, #76]	; 0x4c
   7e688:	ldr	r1, [r3, #64]	; 0x40
   7e68c:	mov	r0, r8
   7e690:	bl	1a280 <fputs@plt+0x910c>
   7e694:	str	r0, [sp, #88]	; 0x58
   7e698:	ldr	r3, [r8, #16]
   7e69c:	ldr	r2, [r3, r0, lsl #4]
   7e6a0:	str	r2, [sp, #84]	; 0x54
   7e6a4:	cmp	r6, #0
   7e6a8:	beq	7e834 <fputs@plt+0x6d6c0>
   7e6ac:	ldr	r3, [r3, #16]
   7e6b0:	str	r3, [sp]
   7e6b4:	ldr	r3, [sp, #72]	; 0x48
   7e6b8:	ldr	r2, [sp, #44]	; 0x2c
   7e6bc:	mov	r1, #5
   7e6c0:	mov	r0, r7
   7e6c4:	bl	3916c <fputs@plt+0x27ff8>
   7e6c8:	cmp	r0, #0
   7e6cc:	bne	7e88c <fputs@plt+0x6d718>
   7e6d0:	movw	r2, #54244	; 0xd3e4
   7e6d4:	movt	r2, #8
   7e6d8:	movw	r3, #54264	; 0xd3f8
   7e6dc:	movt	r3, #8
   7e6e0:	ldr	r1, [sp, #88]	; 0x58
   7e6e4:	cmp	r1, #1
   7e6e8:	movne	r2, r3
   7e6ec:	ldr	r3, [sp, #84]	; 0x54
   7e6f0:	str	r3, [sp]
   7e6f4:	mov	r3, #0
   7e6f8:	mov	r1, #18
   7e6fc:	mov	r0, r7
   7e700:	bl	3916c <fputs@plt+0x27ff8>
   7e704:	cmp	r0, #0
   7e708:	bne	7e88c <fputs@plt+0x6d718>
   7e70c:	ldr	r3, [sp, #60]	; 0x3c
   7e710:	cmp	r3, #49	; 0x31
   7e714:	moveq	r3, #35	; 0x23
   7e718:	str	r3, [sp, #60]	; 0x3c
   7e71c:	mov	r2, #36	; 0x24
   7e720:	mov	r3, #0
   7e724:	mov	r0, r8
   7e728:	bl	1d294 <fputs@plt+0xc120>
   7e72c:	subs	r6, r0, #0
   7e730:	streq	r6, [sp, #48]	; 0x30
   7e734:	beq	7e88c <fputs@plt+0x6d718>
   7e738:	ldr	r2, [sp, #44]	; 0x2c
   7e73c:	str	r2, [r6]
   7e740:	ldr	r2, [sp, #56]	; 0x38
   7e744:	ldr	r1, [r2, #16]
   7e748:	mov	r0, r8
   7e74c:	bl	1e9ac <fputs@plt+0xd838>
   7e750:	str	r0, [r6, #4]
   7e754:	ldr	r3, [r8, #16]
   7e758:	ldr	r2, [sp, #92]	; 0x5c
   7e75c:	add	r3, r3, r2
   7e760:	ldr	r3, [r3, #12]
   7e764:	str	r3, [r6, #20]
   7e768:	ldr	r2, [sp, #76]	; 0x4c
   7e76c:	ldr	r3, [r2, #64]	; 0x40
   7e770:	str	r3, [r6, #24]
   7e774:	ldr	r2, [sp, #80]	; 0x50
   7e778:	strb	r2, [r6, #8]
   7e77c:	ldr	r3, [sp, #60]	; 0x3c
   7e780:	cmp	r3, #35	; 0x23
   7e784:	moveq	r3, #1
   7e788:	movne	r3, #2
   7e78c:	strb	r3, [r6, #9]
   7e790:	mov	r2, #1
   7e794:	ldr	r1, [sp, #68]	; 0x44
   7e798:	mov	r0, r8
   7e79c:	bl	228ec <fputs@plt+0x11778>
   7e7a0:	str	r0, [r6, #12]
   7e7a4:	ldr	r1, [sp, #64]	; 0x40
   7e7a8:	mov	r0, r8
   7e7ac:	bl	221a4 <fputs@plt+0x11030>
   7e7b0:	str	r0, [r6, #16]
   7e7b4:	str	r6, [r7, #492]	; 0x1ec
   7e7b8:	ldr	r3, [sp, #48]	; 0x30
   7e7bc:	str	r3, [sp, #44]	; 0x2c
   7e7c0:	str	r6, [sp, #48]	; 0x30
   7e7c4:	b	7e88c <fputs@plt+0x6d718>
   7e7c8:	movw	r1, #58916	; 0xe624
   7e7cc:	movt	r1, #8
   7e7d0:	mov	r0, r7
   7e7d4:	bl	3907c <fputs@plt+0x27f08>
   7e7d8:	b	7e88c <fputs@plt+0x6d718>
   7e7dc:	movw	r1, #58224	; 0xe370
   7e7e0:	movt	r1, #8
   7e7e4:	movw	r2, #58232	; 0xe378
   7e7e8:	movt	r2, #8
   7e7ec:	mov	r3, #0
   7e7f0:	str	r3, [sp]
   7e7f4:	ldr	r3, [sp, #56]	; 0x38
   7e7f8:	ldr	r0, [sp, #60]	; 0x3c
   7e7fc:	cmp	r0, #35	; 0x23
   7e800:	moveq	r2, r1
   7e804:	movw	r1, #58956	; 0xe64c
   7e808:	movt	r1, #8
   7e80c:	mov	r0, r7
   7e810:	bl	3907c <fputs@plt+0x27f08>
   7e814:	b	7e88c <fputs@plt+0x6d718>
   7e818:	mov	r3, #0
   7e81c:	ldr	r2, [sp, #56]	; 0x38
   7e820:	movw	r1, #58996	; 0xe674
   7e824:	movt	r1, #8
   7e828:	mov	r0, r7
   7e82c:	bl	3907c <fputs@plt+0x27f08>
   7e830:	b	7e88c <fputs@plt+0x6d718>
   7e834:	ldr	r3, [sp, #88]	; 0x58
   7e838:	cmp	r3, #1
   7e83c:	beq	7fc28 <fputs@plt+0x6eab4>
   7e840:	ldr	r3, [sp, #84]	; 0x54
   7e844:	str	r3, [sp]
   7e848:	ldr	r3, [sp, #72]	; 0x48
   7e84c:	ldr	r2, [sp, #44]	; 0x2c
   7e850:	mov	r1, #7
   7e854:	mov	r0, r7
   7e858:	bl	3916c <fputs@plt+0x27ff8>
   7e85c:	cmp	r0, #0
   7e860:	bne	7e88c <fputs@plt+0x6d718>
   7e864:	movw	r2, #54264	; 0xd3f8
   7e868:	movt	r2, #8
   7e86c:	b	7e6ec <fputs@plt+0x6d578>
   7e870:	ldr	r3, [sp, #56]	; 0x38
   7e874:	str	r3, [sp, #44]	; 0x2c
   7e878:	str	r3, [sp, #48]	; 0x30
   7e87c:	b	7e88c <fputs@plt+0x6d718>
   7e880:	mov	r3, #0
   7e884:	str	r3, [sp, #44]	; 0x2c
   7e888:	str	r3, [sp, #48]	; 0x30
   7e88c:	ldr	r1, [sp, #44]	; 0x2c
   7e890:	mov	r0, r8
   7e894:	bl	214f4 <fputs@plt+0x10380>
   7e898:	ldr	r1, [sp, #56]	; 0x38
   7e89c:	mov	r0, r8
   7e8a0:	bl	25a68 <fputs@plt+0x148f4>
   7e8a4:	ldr	r1, [sp, #64]	; 0x40
   7e8a8:	mov	r0, r8
   7e8ac:	bl	21b1c <fputs@plt+0x109a8>
   7e8b0:	ldr	r1, [sp, #68]	; 0x44
   7e8b4:	mov	r0, r8
   7e8b8:	bl	25c4c <fputs@plt+0x14ad8>
   7e8bc:	ldr	r3, [r7, #492]	; 0x1ec
   7e8c0:	cmp	r3, #0
   7e8c4:	beq	7e8ec <fputs@plt+0x6d778>
   7e8c8:	ldr	r3, [r5, #-88]	; 0xffffffa8
   7e8cc:	cmp	r3, #0
   7e8d0:	ldrdeq	r2, [r5, #-108]	; 0xffffff94
   7e8d4:	ldrdne	r2, [r5, #-92]	; 0xffffffa4
   7e8d8:	strd	r2, [r5, #-156]	; 0xffffff64
   7e8dc:	b	7adbc <fputs@plt+0x69c48>
   7e8e0:	ldr	r3, [sp, #44]	; 0x2c
   7e8e4:	str	r3, [sp, #48]	; 0x30
   7e8e8:	b	7e88c <fputs@plt+0x6d718>
   7e8ec:	ldr	r1, [sp, #48]	; 0x30
   7e8f0:	mov	r0, r8
   7e8f4:	bl	26a04 <fputs@plt+0x15890>
   7e8f8:	b	7e8c8 <fputs@plt+0x6d754>
   7e8fc:	add	r6, fp, r6, lsl #4
   7e900:	mov	r3, #35	; 0x23
   7e904:	str	r3, [r6, #12]
   7e908:	b	7adbc <fputs@plt+0x69c48>
   7e90c:	add	r6, fp, r6, lsl #4
   7e910:	mov	r3, #31
   7e914:	str	r3, [r6, #12]
   7e918:	b	7adbc <fputs@plt+0x69c48>
   7e91c:	andeq	r8, r8, ip, ror ip
   7e920:	mov	r3, #49	; 0x31
   7e924:	str	r3, [r5, #-12]
   7e928:	b	7adbc <fputs@plt+0x69c48>
   7e92c:	mov	r3, #35	; 0x23
   7e930:	str	r3, [r5, #20]
   7e934:	b	7adbc <fputs@plt+0x69c48>
   7e938:	add	r6, fp, r6, lsl #4
   7e93c:	ldrb	r3, [r6, #10]
   7e940:	str	r3, [r6, #12]
   7e944:	mov	r3, #0
   7e948:	str	r3, [r6, #16]
   7e94c:	b	7adbc <fputs@plt+0x69c48>
   7e950:	mov	r3, #110	; 0x6e
   7e954:	str	r3, [r5, #-28]	; 0xffffffe4
   7e958:	add	r6, fp, r6, lsl #4
   7e95c:	ldr	r3, [r6, #12]
   7e960:	str	r3, [r5, #-24]	; 0xffffffe8
   7e964:	b	7adbc <fputs@plt+0x69c48>
   7e968:	mov	r3, #0
   7e96c:	str	r3, [r5, #20]
   7e970:	b	7adbc <fputs@plt+0x69c48>
   7e974:	add	r6, fp, r6, lsl #4
   7e978:	ldr	r3, [r6, #12]
   7e97c:	str	r3, [r5, #-12]
   7e980:	b	7adbc <fputs@plt+0x69c48>
   7e984:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7e988:	ldr	r3, [r3, #32]
   7e98c:	ldr	r2, [r5, #-12]
   7e990:	str	r2, [r3, #28]
   7e994:	ldr	r3, [r5, #-28]	; 0xffffffe4
   7e998:	ldr	r2, [r5, #-12]
   7e99c:	str	r2, [r3, #32]
   7e9a0:	b	7adbc <fputs@plt+0x69c48>
   7e9a4:	ldr	r3, [r5, #-12]
   7e9a8:	str	r3, [r3, #32]
   7e9ac:	b	7adbc <fputs@plt+0x69c48>
   7e9b0:	add	r6, fp, r6, lsl #4
   7e9b4:	ldrd	r2, [r6, #12]
   7e9b8:	strd	r2, [r5, #-28]	; 0xffffffe4
   7e9bc:	movw	r1, #59044	; 0xe6a4
   7e9c0:	movt	r1, #8
   7e9c4:	mov	r0, r7
   7e9c8:	bl	3907c <fputs@plt+0x27f08>
   7e9cc:	b	7adbc <fputs@plt+0x69c48>
   7e9d0:	movw	r1, #59140	; 0xe704
   7e9d4:	movt	r1, #8
   7e9d8:	mov	r0, r7
   7e9dc:	bl	3907c <fputs@plt+0x27f08>
   7e9e0:	b	7adbc <fputs@plt+0x69c48>
   7e9e4:	movw	r1, #59224	; 0xe758
   7e9e8:	movt	r1, #8
   7e9ec:	mov	r0, r7
   7e9f0:	bl	3907c <fputs@plt+0x27f08>
   7e9f4:	b	7adbc <fputs@plt+0x69c48>
   7e9f8:	ldr	r7, [r7]
   7e9fc:	ldr	r3, [r5, #-12]
   7ea00:	str	r3, [sp, #44]	; 0x2c
   7ea04:	add	r6, fp, r6, lsl #4
   7ea08:	ldr	r2, [r6, #12]
   7ea0c:	str	r2, [sp, #56]	; 0x38
   7ea10:	ldr	r8, [r5, #-76]	; 0xffffffb4
   7ea14:	sub	r2, r5, #60	; 0x3c
   7ea18:	mov	r1, #110	; 0x6e
   7ea1c:	mov	r0, r7
   7ea20:	bl	1e940 <fputs@plt+0xd7cc>
   7ea24:	subs	r6, r0, #0
   7ea28:	beq	7ea58 <fputs@plt+0x6d8e4>
   7ea2c:	mov	r2, #1
   7ea30:	ldr	r1, [sp, #44]	; 0x2c
   7ea34:	mov	r0, r7
   7ea38:	bl	22280 <fputs@plt+0x1110c>
   7ea3c:	str	r0, [r6, #20]
   7ea40:	mov	r2, #1
   7ea44:	ldr	r1, [sp, #56]	; 0x38
   7ea48:	mov	r0, r7
   7ea4c:	bl	228ec <fputs@plt+0x11778>
   7ea50:	str	r0, [r6, #16]
   7ea54:	strb	r8, [r6, #1]
   7ea58:	ldr	r1, [sp, #44]	; 0x2c
   7ea5c:	mov	r0, r7
   7ea60:	bl	25cf8 <fputs@plt+0x14b84>
   7ea64:	ldr	r1, [sp, #56]	; 0x38
   7ea68:	mov	r0, r7
   7ea6c:	bl	25c4c <fputs@plt+0x14ad8>
   7ea70:	str	r6, [r5, #-92]	; 0xffffffa4
   7ea74:	b	7adbc <fputs@plt+0x69c48>
   7ea78:	ldr	r3, [r7]
   7ea7c:	ldr	r8, [r5, #-12]
   7ea80:	add	r6, fp, r6, lsl #4
   7ea84:	ldr	r2, [r6, #12]
   7ea88:	str	r2, [sp, #56]	; 0x38
   7ea8c:	ldr	r7, [r5, #-60]	; 0xffffffc4
   7ea90:	sub	r2, r5, #28
   7ea94:	mov	r1, #108	; 0x6c
   7ea98:	str	r3, [sp, #44]	; 0x2c
   7ea9c:	mov	r0, r3
   7eaa0:	bl	1e940 <fputs@plt+0xd7cc>
   7eaa4:	subs	r6, r0, #0
   7eaa8:	beq	7eadc <fputs@plt+0x6d968>
   7eaac:	mov	r2, #1
   7eab0:	ldr	r1, [sp, #56]	; 0x38
   7eab4:	ldr	r0, [sp, #44]	; 0x2c
   7eab8:	bl	223d4 <fputs@plt+0x11260>
   7eabc:	str	r0, [r6, #8]
   7eac0:	str	r8, [r6, #24]
   7eac4:	strb	r7, [r6, #1]
   7eac8:	ldr	r1, [sp, #56]	; 0x38
   7eacc:	ldr	r0, [sp, #44]	; 0x2c
   7ead0:	bl	25c30 <fputs@plt+0x14abc>
   7ead4:	str	r6, [r5, #-60]	; 0xffffffc4
   7ead8:	b	7adbc <fputs@plt+0x69c48>
   7eadc:	mov	r1, r8
   7eae0:	ldr	r0, [sp, #44]	; 0x2c
   7eae4:	bl	21b1c <fputs@plt+0x109a8>
   7eae8:	b	7eac8 <fputs@plt+0x6d954>
   7eaec:	ldr	r7, [r7]
   7eaf0:	add	r6, fp, r6, lsl #4
   7eaf4:	ldr	r8, [r6, #12]
   7eaf8:	sub	r2, r5, #28
   7eafc:	mov	r1, #109	; 0x6d
   7eb00:	mov	r0, r7
   7eb04:	bl	1e940 <fputs@plt+0xd7cc>
   7eb08:	subs	r6, r0, #0
   7eb0c:	beq	7eb2c <fputs@plt+0x6d9b8>
   7eb10:	mov	r2, #1
   7eb14:	mov	r1, r8
   7eb18:	mov	r0, r7
   7eb1c:	bl	228ec <fputs@plt+0x11778>
   7eb20:	str	r0, [r6, #16]
   7eb24:	mov	r3, #10
   7eb28:	strb	r3, [r6, #1]
   7eb2c:	mov	r1, r8
   7eb30:	mov	r0, r7
   7eb34:	bl	25c4c <fputs@plt+0x14ad8>
   7eb38:	str	r6, [r5, #-60]	; 0xffffffc4
   7eb3c:	b	7adbc <fputs@plt+0x69c48>
   7eb40:	ldr	r0, [r7]
   7eb44:	str	r0, [sp, #44]	; 0x2c
   7eb48:	add	r3, fp, r6, lsl #4
   7eb4c:	ldr	r8, [r3, #12]
   7eb50:	mov	r2, #36	; 0x24
   7eb54:	mov	r3, #0
   7eb58:	bl	1d294 <fputs@plt+0xc120>
   7eb5c:	subs	r7, r0, #0
   7eb60:	beq	7eb84 <fputs@plt+0x6da10>
   7eb64:	mov	r3, #119	; 0x77
   7eb68:	strb	r3, [r7]
   7eb6c:	str	r8, [r7, #8]
   7eb70:	mov	r3, #10
   7eb74:	strb	r3, [r7, #1]
   7eb78:	add	r6, fp, r6, lsl #4
   7eb7c:	str	r7, [r6, #12]
   7eb80:	b	7adbc <fputs@plt+0x69c48>
   7eb84:	mov	r1, r8
   7eb88:	ldr	r0, [sp, #44]	; 0x2c
   7eb8c:	bl	25c30 <fputs@plt+0x14abc>
   7eb90:	b	7eb78 <fputs@plt+0x6da04>
   7eb94:	ldr	r3, [r5, #-44]	; 0xffffffd4
   7eb98:	str	r3, [r5, #-40]	; 0xffffffd8
   7eb9c:	add	r6, fp, r6, lsl #4
   7eba0:	ldr	r3, [r6, #12]
   7eba4:	ldr	r2, [r6, #16]
   7eba8:	add	r3, r3, r2
   7ebac:	str	r3, [r5, #-36]	; 0xffffffdc
   7ebb0:	mov	r2, #0
   7ebb4:	str	r2, [sp]
   7ebb8:	mov	r3, r2
   7ebbc:	mov	r1, #57	; 0x39
   7ebc0:	mov	r0, r7
   7ebc4:	bl	399e8 <fputs@plt+0x28874>
   7ebc8:	str	r0, [r5, #-44]	; 0xffffffd4
   7ebcc:	cmp	r0, #0
   7ebd0:	beq	7adbc <fputs@plt+0x69c48>
   7ebd4:	mov	r3, #4
   7ebd8:	strb	r3, [r0, #1]
   7ebdc:	b	7adbc <fputs@plt+0x69c48>
   7ebe0:	ldr	r3, [r5, #-76]	; 0xffffffb4
   7ebe4:	str	r3, [r5, #-72]	; 0xffffffb8
   7ebe8:	add	r6, fp, r6, lsl #4
   7ebec:	ldr	r3, [r6, #12]
   7ebf0:	ldr	r2, [r6, #16]
   7ebf4:	add	r3, r3, r2
   7ebf8:	str	r3, [r5, #-68]	; 0xffffffbc
   7ebfc:	sub	r3, r5, #12
   7ec00:	str	r3, [sp]
   7ec04:	mov	r3, #0
   7ec08:	mov	r2, r3
   7ec0c:	mov	r1, #57	; 0x39
   7ec10:	mov	r0, r7
   7ec14:	bl	399e8 <fputs@plt+0x28874>
   7ec18:	str	r0, [r5, #-76]	; 0xffffffb4
   7ec1c:	cmp	r0, #0
   7ec20:	beq	7adbc <fputs@plt+0x69c48>
   7ec24:	ldr	r3, [r5, #-44]	; 0xffffffd4
   7ec28:	strb	r3, [r0, #1]
   7ec2c:	b	7adbc <fputs@plt+0x69c48>
   7ec30:	add	r6, fp, r6, lsl #4
   7ec34:	mov	r3, #1
   7ec38:	str	r3, [r6, #12]
   7ec3c:	b	7adbc <fputs@plt+0x69c48>
   7ec40:	add	r6, fp, r6, lsl #4
   7ec44:	mov	r3, #3
   7ec48:	str	r3, [r6, #12]
   7ec4c:	b	7adbc <fputs@plt+0x69c48>
   7ec50:	add	r6, fp, r6, lsl #4
   7ec54:	ldr	r3, [r6, #12]
   7ec58:	str	r3, [sp, #56]	; 0x38
   7ec5c:	ldr	r8, [r7]
   7ec60:	ldrb	r3, [r8, #69]	; 0x45
   7ec64:	cmp	r3, #0
   7ec68:	beq	7ec7c <fputs@plt+0x6db08>
   7ec6c:	ldr	r1, [sp, #56]	; 0x38
   7ec70:	mov	r0, r8
   7ec74:	bl	25a68 <fputs@plt+0x148f4>
   7ec78:	b	7adbc <fputs@plt+0x69c48>
   7ec7c:	ldr	r2, [r5, #-12]
   7ec80:	str	r2, [sp, #48]	; 0x30
   7ec84:	mov	r0, r7
   7ec88:	bl	6fe44 <fputs@plt+0x5ecd0>
   7ec8c:	subs	r6, r0, #0
   7ec90:	bne	7ec6c <fputs@plt+0x6daf8>
   7ec94:	ldr	r3, [sp, #56]	; 0x38
   7ec98:	ldr	r2, [r3, #12]
   7ec9c:	str	r2, [sp, #68]	; 0x44
   7eca0:	ldr	r3, [r3, #16]
   7eca4:	str	r3, [sp, #44]	; 0x2c
   7eca8:	ldr	r3, [r8, #20]
   7ecac:	cmp	r3, #0
   7ecb0:	ble	7ed2c <fputs@plt+0x6dbb8>
   7ecb4:	str	r4, [sp, #60]	; 0x3c
   7ecb8:	str	r7, [sp, #64]	; 0x40
   7ecbc:	mov	r7, r2
   7ecc0:	b	7ecf4 <fputs@plt+0x6db80>
   7ecc4:	ldr	r3, [r8, #16]
   7ecc8:	add	r4, r3, r4, lsl #4
   7eccc:	ldr	r0, [r4, #12]
   7ecd0:	ldr	r1, [sp, #44]	; 0x2c
   7ecd4:	add	r0, r0, #40	; 0x28
   7ecd8:	bl	15a18 <fputs@plt+0x48a4>
   7ecdc:	cmp	r0, #0
   7ece0:	bne	7ed68 <fputs@plt+0x6dbf4>
   7ece4:	add	r6, r6, #1
   7ece8:	ldr	r3, [r8, #20]
   7ecec:	cmp	r6, r3
   7ecf0:	bge	7ed24 <fputs@plt+0x6dbb0>
   7ecf4:	cmp	r6, #1
   7ecf8:	eorle	r4, r6, #1
   7ecfc:	movgt	r4, r6
   7ed00:	cmp	r7, #0
   7ed04:	beq	7ecc4 <fputs@plt+0x6db50>
   7ed08:	ldr	r3, [r8, #16]
   7ed0c:	mov	r1, r7
   7ed10:	ldr	r0, [r3, r4, lsl #4]
   7ed14:	bl	14234 <fputs@plt+0x30c0>
   7ed18:	cmp	r0, #0
   7ed1c:	beq	7ecc4 <fputs@plt+0x6db50>
   7ed20:	b	7ece4 <fputs@plt+0x6db70>
   7ed24:	ldr	r4, [sp, #60]	; 0x3c
   7ed28:	ldr	r7, [sp, #64]	; 0x40
   7ed2c:	ldr	r3, [sp, #48]	; 0x30
   7ed30:	cmp	r3, #0
   7ed34:	bne	7ed58 <fputs@plt+0x6dbe4>
   7ed38:	ldr	r2, [sp, #56]	; 0x38
   7ed3c:	movw	r1, #59312	; 0xe7b0
   7ed40:	movt	r1, #8
   7ed44:	mov	r0, r7
   7ed48:	bl	3907c <fputs@plt+0x27f08>
   7ed4c:	mov	r3, #1
   7ed50:	strb	r3, [r7, #17]
   7ed54:	b	7ec6c <fputs@plt+0x6daf8>
   7ed58:	ldr	r1, [sp, #68]	; 0x44
   7ed5c:	mov	r0, r7
   7ed60:	bl	58254 <fputs@plt+0x470e0>
   7ed64:	b	7ed4c <fputs@plt+0x6dbd8>
   7ed68:	ldr	r4, [sp, #60]	; 0x3c
   7ed6c:	ldr	r7, [sp, #64]	; 0x40
   7ed70:	mov	r1, r0
   7ed74:	mov	r0, r7
   7ed78:	bl	80b50 <fputs@plt+0x6f9dc>
   7ed7c:	b	7ec6c <fputs@plt+0x6daf8>
   7ed80:	ldr	r3, [r5, #-44]	; 0xffffffd4
   7ed84:	add	r6, fp, r6, lsl #4
   7ed88:	ldr	r2, [r6, #12]
   7ed8c:	str	r2, [sp, #8]
   7ed90:	ldr	r2, [r5, #-12]
   7ed94:	str	r2, [sp, #4]
   7ed98:	str	r3, [sp]
   7ed9c:	ldr	r2, [sp, #40]	; 0x28
   7eda0:	sub	r2, r2, #3696	; 0xe70
   7eda4:	mov	r1, #24
   7eda8:	mov	r0, r7
   7edac:	bl	5d3ec <fputs@plt+0x4c278>
   7edb0:	b	7adbc <fputs@plt+0x69c48>
   7edb4:	add	r6, fp, r6, lsl #4
   7edb8:	ldr	r3, [r6, #12]
   7edbc:	str	r3, [sp, #8]
   7edc0:	mov	r2, #0
   7edc4:	str	r2, [sp, #4]
   7edc8:	str	r2, [sp]
   7edcc:	ldr	r2, [sp, #40]	; 0x28
   7edd0:	sub	r2, r2, #3664	; 0xe50
   7edd4:	sub	r2, r2, #4
   7edd8:	mov	r1, #25
   7eddc:	mov	r0, r7
   7ede0:	bl	5d3ec <fputs@plt+0x4c278>
   7ede4:	b	7adbc <fputs@plt+0x69c48>
   7ede8:	mov	r0, r7
   7edec:	bl	6fe44 <fputs@plt+0x5ecd0>
   7edf0:	cmp	r0, #0
   7edf4:	bne	7adbc <fputs@plt+0x69c48>
   7edf8:	mov	r1, #0
   7edfc:	mov	r0, r7
   7ee00:	bl	5fb80 <fputs@plt+0x4ea0c>
   7ee04:	b	7adbc <fputs@plt+0x69c48>
   7ee08:	ldr	r3, [r7]
   7ee0c:	str	r3, [sp, #44]	; 0x2c
   7ee10:	mov	r0, r7
   7ee14:	bl	6fe44 <fputs@plt+0x5ecd0>
   7ee18:	cmp	r0, #0
   7ee1c:	bne	7adbc <fputs@plt+0x69c48>
   7ee20:	sub	r3, r5, #12
   7ee24:	str	r3, [sp, #56]	; 0x38
   7ee28:	add	r6, fp, r6, lsl #4
   7ee2c:	ldr	r3, [r6, #12]
   7ee30:	cmp	r3, #0
   7ee34:	beq	7eeb0 <fputs@plt+0x6dd3c>
   7ee38:	add	r2, r8, #12
   7ee3c:	add	r3, sp, #124	; 0x7c
   7ee40:	add	r2, fp, r2
   7ee44:	ldr	r1, [sp, #56]	; 0x38
   7ee48:	mov	r0, r7
   7ee4c:	bl	392dc <fputs@plt+0x28168>
   7ee50:	subs	r8, r0, #0
   7ee54:	blt	7adbc <fputs@plt+0x69c48>
   7ee58:	ldr	r1, [sp, #124]	; 0x7c
   7ee5c:	ldr	r6, [sp, #44]	; 0x2c
   7ee60:	mov	r0, r6
   7ee64:	bl	1e2a8 <fputs@plt+0xd134>
   7ee68:	subs	r1, r0, #0
   7ee6c:	beq	7adbc <fputs@plt+0x69c48>
   7ee70:	mov	r0, r6
   7ee74:	ldr	r3, [r6, #16]
   7ee78:	ldr	r6, [r3, r8, lsl #4]
   7ee7c:	mov	r2, r6
   7ee80:	str	r1, [sp, #56]	; 0x38
   7ee84:	str	r0, [sp, #44]	; 0x2c
   7ee88:	bl	19020 <fputs@plt+0x7eac>
   7ee8c:	subs	r1, r0, #0
   7ee90:	beq	7ef0c <fputs@plt+0x6dd98>
   7ee94:	mov	r2, #0
   7ee98:	mov	r0, r7
   7ee9c:	bl	5faa0 <fputs@plt+0x4e92c>
   7eea0:	ldr	r1, [sp, #56]	; 0x38
   7eea4:	ldr	r0, [sp, #44]	; 0x2c
   7eea8:	bl	214f4 <fputs@plt+0x10380>
   7eeac:	b	7adbc <fputs@plt+0x69c48>
   7eeb0:	ldr	r1, [sp, #56]	; 0x38
   7eeb4:	ldr	r0, [r7]
   7eeb8:	bl	1e2a8 <fputs@plt+0xd134>
   7eebc:	subs	r6, r0, #0
   7eec0:	beq	7adbc <fputs@plt+0x69c48>
   7eec4:	mov	r3, #0
   7eec8:	mov	r2, r6
   7eecc:	ldr	r0, [sp, #44]	; 0x2c
   7eed0:	ldrb	r1, [r0, #66]	; 0x42
   7eed4:	bl	26f78 <fputs@plt+0x15e04>
   7eed8:	cmp	r0, #0
   7eedc:	beq	7eefc <fputs@plt+0x6dd88>
   7eee0:	mov	r1, r6
   7eee4:	mov	r0, r7
   7eee8:	bl	5fb80 <fputs@plt+0x4ea0c>
   7eeec:	mov	r1, r6
   7eef0:	ldr	r0, [sp, #44]	; 0x2c
   7eef4:	bl	214f4 <fputs@plt+0x10380>
   7eef8:	b	7adbc <fputs@plt+0x69c48>
   7eefc:	mov	r1, r6
   7ef00:	ldr	r0, [sp, #44]	; 0x2c
   7ef04:	bl	214f4 <fputs@plt+0x10380>
   7ef08:	b	7ee38 <fputs@plt+0x6dcc4>
   7ef0c:	mov	r2, r6
   7ef10:	ldr	r1, [sp, #56]	; 0x38
   7ef14:	ldr	r0, [sp, #44]	; 0x2c
   7ef18:	bl	190d0 <fputs@plt+0x7f5c>
   7ef1c:	mov	r6, r0
   7ef20:	ldr	r1, [sp, #56]	; 0x38
   7ef24:	ldr	r0, [sp, #44]	; 0x2c
   7ef28:	bl	214f4 <fputs@plt+0x10380>
   7ef2c:	cmp	r6, #0
   7ef30:	beq	7ef58 <fputs@plt+0x6dde4>
   7ef34:	mov	r2, r8
   7ef38:	mov	r1, #0
   7ef3c:	mov	r0, r7
   7ef40:	bl	58200 <fputs@plt+0x4708c>
   7ef44:	mvn	r2, #0
   7ef48:	mov	r1, r6
   7ef4c:	mov	r0, r7
   7ef50:	bl	5f70c <fputs@plt+0x4e598>
   7ef54:	b	7adbc <fputs@plt+0x69c48>
   7ef58:	movw	r1, #59332	; 0xe7c4
   7ef5c:	movt	r1, #8
   7ef60:	mov	r0, r7
   7ef64:	bl	3907c <fputs@plt+0x27f08>
   7ef68:	b	7adbc <fputs@plt+0x69c48>
   7ef6c:	mov	r2, #0
   7ef70:	mov	r1, r2
   7ef74:	mov	r0, r7
   7ef78:	bl	8345c <fputs@plt+0x722e8>
   7ef7c:	b	7adbc <fputs@plt+0x69c48>
   7ef80:	add	r2, r8, #12
   7ef84:	add	r2, fp, r2
   7ef88:	sub	r1, r5, #12
   7ef8c:	mov	r0, r7
   7ef90:	bl	8345c <fputs@plt+0x722e8>
   7ef94:	b	7adbc <fputs@plt+0x69c48>
   7ef98:	ldr	r2, [r5, #-44]	; 0xffffffd4
   7ef9c:	str	r2, [sp, #56]	; 0x38
   7efa0:	ldr	r6, [r7]
   7efa4:	ldr	r3, [r6, #24]
   7efa8:	str	r3, [sp, #48]	; 0x30
   7efac:	ldrb	r3, [r6, #69]	; 0x45
   7efb0:	cmp	r3, #0
   7efb4:	movne	r8, #0
   7efb8:	beq	7efe0 <fputs@plt+0x6de6c>
   7efbc:	ldr	r1, [sp, #56]	; 0x38
   7efc0:	mov	r0, r6
   7efc4:	bl	25a68 <fputs@plt+0x148f4>
   7efc8:	mov	r1, r8
   7efcc:	mov	r0, r6
   7efd0:	bl	214f4 <fputs@plt+0x10380>
   7efd4:	ldr	r3, [sp, #48]	; 0x30
   7efd8:	str	r3, [r6, #24]
   7efdc:	b	7adbc <fputs@plt+0x69c48>
   7efe0:	add	r2, r2, #8
   7efe4:	mov	r1, #0
   7efe8:	mov	r0, r7
   7efec:	bl	70604 <fputs@plt+0x5f490>
   7eff0:	subs	r3, r0, #0
   7eff4:	str	r3, [sp, #44]	; 0x2c
   7eff8:	beq	7f400 <fputs@plt+0x6e28c>
   7effc:	ldr	r1, [r3, #64]	; 0x40
   7f000:	ldr	r0, [r7]
   7f004:	bl	1a280 <fputs@plt+0x910c>
   7f008:	str	r0, [sp, #64]	; 0x40
   7f00c:	ldr	r3, [r6, #16]
   7f010:	ldr	r3, [r3, r0, lsl #4]
   7f014:	str	r3, [sp, #60]	; 0x3c
   7f018:	ldr	r3, [r6, #24]
   7f01c:	orr	r3, r3, #2097152	; 0x200000
   7f020:	str	r3, [r6, #24]
   7f024:	add	r1, r8, #12
   7f028:	add	r1, fp, r1
   7f02c:	mov	r0, r6
   7f030:	bl	1e2a8 <fputs@plt+0xd134>
   7f034:	subs	r8, r0, #0
   7f038:	beq	7efbc <fputs@plt+0x6de48>
   7f03c:	ldr	r2, [sp, #60]	; 0x3c
   7f040:	mov	r1, r8
   7f044:	mov	r0, r6
   7f048:	bl	19020 <fputs@plt+0x7eac>
   7f04c:	cmp	r0, #0
   7f050:	beq	7f06c <fputs@plt+0x6def8>
   7f054:	mov	r2, r8
   7f058:	movw	r1, #59380	; 0xe7f4
   7f05c:	movt	r1, #8
   7f060:	mov	r0, r7
   7f064:	bl	3907c <fputs@plt+0x27f08>
   7f068:	b	7efbc <fputs@plt+0x6de48>
   7f06c:	ldr	r2, [sp, #60]	; 0x3c
   7f070:	mov	r1, r8
   7f074:	mov	r0, r6
   7f078:	bl	190d0 <fputs@plt+0x7f5c>
   7f07c:	cmp	r0, #0
   7f080:	bne	7f054 <fputs@plt+0x6dee0>
   7f084:	ldr	r3, [sp, #44]	; 0x2c
   7f088:	ldr	r1, [r3]
   7f08c:	mov	r0, r7
   7f090:	bl	3b668 <fputs@plt+0x2a4f4>
   7f094:	cmp	r0, #0
   7f098:	bne	7efbc <fputs@plt+0x6de48>
   7f09c:	mov	r1, r8
   7f0a0:	mov	r0, r7
   7f0a4:	bl	39398 <fputs@plt+0x28224>
   7f0a8:	cmp	r0, #0
   7f0ac:	bne	7efbc <fputs@plt+0x6de48>
   7f0b0:	ldr	r3, [sp, #44]	; 0x2c
   7f0b4:	ldr	r2, [r3, #12]
   7f0b8:	str	r2, [sp, #68]	; 0x44
   7f0bc:	cmp	r2, #0
   7f0c0:	beq	7f0dc <fputs@plt+0x6df68>
   7f0c4:	ldr	r2, [r3]
   7f0c8:	movw	r1, #59440	; 0xe830
   7f0cc:	movt	r1, #8
   7f0d0:	mov	r0, r7
   7f0d4:	bl	3907c <fputs@plt+0x27f08>
   7f0d8:	b	7efbc <fputs@plt+0x6de48>
   7f0dc:	mov	r3, #0
   7f0e0:	str	r3, [sp]
   7f0e4:	ldr	r3, [sp, #44]	; 0x2c
   7f0e8:	ldr	r3, [r3]
   7f0ec:	ldr	r2, [sp, #60]	; 0x3c
   7f0f0:	mov	r1, #26
   7f0f4:	mov	r0, r7
   7f0f8:	bl	3916c <fputs@plt+0x27ff8>
   7f0fc:	cmp	r0, #0
   7f100:	bne	7efbc <fputs@plt+0x6de48>
   7f104:	ldr	r1, [sp, #44]	; 0x2c
   7f108:	mov	r0, r7
   7f10c:	bl	54c44 <fputs@plt+0x43ad0>
   7f110:	cmp	r0, #0
   7f114:	bne	7efbc <fputs@plt+0x6de48>
   7f118:	ldr	r3, [sp, #44]	; 0x2c
   7f11c:	ldrb	r3, [r3, #42]	; 0x2a
   7f120:	tst	r3, #16
   7f124:	bne	7f158 <fputs@plt+0x6dfe4>
   7f128:	mov	r0, r7
   7f12c:	bl	2de28 <fputs@plt+0x1ccb4>
   7f130:	cmp	r0, #0
   7f134:	beq	7efbc <fputs@plt+0x6de48>
   7f138:	ldr	r2, [sp, #64]	; 0x40
   7f13c:	mov	r1, #0
   7f140:	mov	r0, r7
   7f144:	bl	58200 <fputs@plt+0x4708c>
   7f148:	ldr	r1, [sp, #64]	; 0x40
   7f14c:	mov	r0, r7
   7f150:	bl	2e73c <fputs@plt+0x1d5c8>
   7f154:	b	7f204 <fputs@plt+0x6e090>
   7f158:	ldr	r1, [sp, #44]	; 0x2c
   7f15c:	mov	r0, r6
   7f160:	bl	1a694 <fputs@plt+0x9520>
   7f164:	str	r0, [sp, #72]	; 0x48
   7f168:	ldr	r3, [r0, #8]
   7f16c:	ldr	r3, [r3]
   7f170:	ldr	r3, [r3, #76]	; 0x4c
   7f174:	cmp	r3, #0
   7f178:	beq	7f128 <fputs@plt+0x6dfb4>
   7f17c:	mov	r0, r7
   7f180:	bl	2de28 <fputs@plt+0x1ccb4>
   7f184:	subs	r3, r0, #0
   7f188:	str	r3, [sp, #76]	; 0x4c
   7f18c:	beq	7efbc <fputs@plt+0x6de48>
   7f190:	ldr	r2, [sp, #64]	; 0x40
   7f194:	ldr	r3, [sp, #72]	; 0x48
   7f198:	adds	r1, r3, #0
   7f19c:	movne	r1, #1
   7f1a0:	mov	r0, r7
   7f1a4:	bl	58200 <fputs@plt+0x4708c>
   7f1a8:	ldr	r1, [sp, #64]	; 0x40
   7f1ac:	mov	r0, r7
   7f1b0:	bl	2e73c <fputs@plt+0x1d5c8>
   7f1b4:	ldr	r3, [r7, #76]	; 0x4c
   7f1b8:	add	r3, r3, #1
   7f1bc:	str	r3, [r7, #76]	; 0x4c
   7f1c0:	mov	r2, r8
   7f1c4:	str	r3, [sp, #80]	; 0x50
   7f1c8:	mov	r1, r3
   7f1cc:	ldr	r0, [sp, #76]	; 0x4c
   7f1d0:	bl	2df28 <fputs@plt+0x1cdb4>
   7f1d4:	mvn	r3, #9
   7f1d8:	str	r3, [sp, #8]
   7f1dc:	ldr	r1, [sp, #72]	; 0x48
   7f1e0:	str	r1, [sp, #4]
   7f1e4:	mov	r3, #0
   7f1e8:	str	r3, [sp]
   7f1ec:	ldr	r2, [sp, #80]	; 0x50
   7f1f0:	mov	r1, #155	; 0x9b
   7f1f4:	ldr	r0, [sp, #76]	; 0x4c
   7f1f8:	bl	2dee0 <fputs@plt+0x1cd6c>
   7f1fc:	mov	r0, r7
   7f200:	bl	19808 <fputs@plt+0x8694>
   7f204:	ldr	r3, [sp, #44]	; 0x2c
   7f208:	ldr	r3, [r3]
   7f20c:	str	r3, [sp, #72]	; 0x48
   7f210:	mvn	r1, #0
   7f214:	mov	r0, r3
   7f218:	bl	14054 <fputs@plt+0x2ee0>
   7f21c:	str	r0, [sp, #76]	; 0x4c
   7f220:	ldr	r3, [r6, #24]
   7f224:	tst	r3, #524288	; 0x80000
   7f228:	bne	7f320 <fputs@plt+0x6e1ac>
   7f22c:	movw	r2, #54244	; 0xd3e4
   7f230:	movt	r2, #8
   7f234:	movw	r3, #54264	; 0xd3f8
   7f238:	movt	r3, #8
   7f23c:	ldr	r1, [sp, #72]	; 0x48
   7f240:	str	r1, [sp, #24]
   7f244:	ldr	r1, [sp, #76]	; 0x4c
   7f248:	str	r1, [sp, #20]
   7f24c:	str	r8, [sp, #16]
   7f250:	str	r8, [sp, #12]
   7f254:	str	r8, [sp, #8]
   7f258:	str	r8, [sp, #4]
   7f25c:	str	r8, [sp]
   7f260:	ldr	r1, [sp, #64]	; 0x40
   7f264:	cmp	r1, #1
   7f268:	moveq	r3, r2
   7f26c:	ldr	r2, [sp, #60]	; 0x3c
   7f270:	movw	r1, #59540	; 0xe894
   7f274:	movt	r1, #8
   7f278:	mov	r0, r7
   7f27c:	bl	809a8 <fputs@plt+0x6f834>
   7f280:	ldr	r2, [sp, #60]	; 0x3c
   7f284:	movw	r1, #56628	; 0xdd34
   7f288:	movt	r1, #8
   7f28c:	mov	r0, r6
   7f290:	bl	19020 <fputs@plt+0x7eac>
   7f294:	cmp	r0, #0
   7f298:	beq	7f2c0 <fputs@plt+0x6e14c>
   7f29c:	ldr	r3, [sp, #44]	; 0x2c
   7f2a0:	ldr	r3, [r3]
   7f2a4:	str	r3, [sp]
   7f2a8:	mov	r3, r8
   7f2ac:	ldr	r2, [sp, #60]	; 0x3c
   7f2b0:	movw	r1, #59924	; 0xea14
   7f2b4:	movt	r1, #8
   7f2b8:	mov	r0, r7
   7f2bc:	bl	809a8 <fputs@plt+0x6f834>
   7f2c0:	ldr	r1, [sp, #44]	; 0x2c
   7f2c4:	mov	r0, r7
   7f2c8:	bl	42c2c <fputs@plt+0x31ab8>
   7f2cc:	subs	r3, r0, #0
   7f2d0:	beq	7f300 <fputs@plt+0x6e18c>
   7f2d4:	str	r3, [sp, #60]	; 0x3c
   7f2d8:	str	r3, [sp]
   7f2dc:	mov	r3, r8
   7f2e0:	mov	r2, r8
   7f2e4:	movw	r1, #59984	; 0xea50
   7f2e8:	movt	r1, #8
   7f2ec:	mov	r0, r7
   7f2f0:	bl	809a8 <fputs@plt+0x6f834>
   7f2f4:	ldr	r1, [sp, #60]	; 0x3c
   7f2f8:	mov	r0, r6
   7f2fc:	bl	214f4 <fputs@plt+0x10380>
   7f300:	ldr	r3, [r6, #24]
   7f304:	tst	r3, #524288	; 0x80000
   7f308:	bne	7f3b8 <fputs@plt+0x6e244>
   7f30c:	mov	r2, r8
   7f310:	ldr	r1, [sp, #44]	; 0x2c
   7f314:	mov	r0, r7
   7f318:	bl	43284 <fputs@plt+0x32110>
   7f31c:	b	7efbc <fputs@plt+0x6de48>
   7f320:	ldr	r0, [sp, #44]	; 0x2c
   7f324:	bl	19d68 <fputs@plt+0x8bf4>
   7f328:	str	r4, [sp, #80]	; 0x50
   7f32c:	mov	r4, r0
   7f330:	b	7f350 <fputs@plt+0x6e1dc>
   7f334:	ldr	r3, [r4]
   7f338:	ldr	r2, [r3]
   7f33c:	ldr	r1, [sp, #68]	; 0x44
   7f340:	ldr	r0, [r7]
   7f344:	bl	42bc8 <fputs@plt+0x31a54>
   7f348:	str	r0, [sp, #68]	; 0x44
   7f34c:	ldr	r4, [r4, #12]
   7f350:	cmp	r4, #0
   7f354:	bne	7f334 <fputs@plt+0x6e1c0>
   7f358:	ldr	r4, [sp, #80]	; 0x50
   7f35c:	ldr	r1, [sp, #68]	; 0x44
   7f360:	cmp	r1, #0
   7f364:	beq	7f22c <fputs@plt+0x6e0b8>
   7f368:	movw	r2, #54244	; 0xd3e4
   7f36c:	movt	r2, #8
   7f370:	movw	r3, #54264	; 0xd3f8
   7f374:	movt	r3, #8
   7f378:	str	r1, [sp, #8]
   7f37c:	str	r8, [sp, #4]
   7f380:	ldr	r0, [sp, #72]	; 0x48
   7f384:	str	r0, [sp]
   7f388:	ldr	r0, [sp, #64]	; 0x40
   7f38c:	cmp	r0, #1
   7f390:	moveq	r3, r2
   7f394:	ldr	r2, [sp, #60]	; 0x3c
   7f398:	movw	r1, #59468	; 0xe84c
   7f39c:	movt	r1, #8
   7f3a0:	mov	r0, r7
   7f3a4:	bl	809a8 <fputs@plt+0x6f834>
   7f3a8:	ldr	r1, [sp, #68]	; 0x44
   7f3ac:	mov	r0, r6
   7f3b0:	bl	214f4 <fputs@plt+0x10380>
   7f3b4:	b	7f22c <fputs@plt+0x6e0b8>
   7f3b8:	ldr	r0, [sp, #44]	; 0x2c
   7f3bc:	bl	19d68 <fputs@plt+0x8bf4>
   7f3c0:	str	r4, [sp, #60]	; 0x3c
   7f3c4:	mov	r4, r0
   7f3c8:	b	7f3dc <fputs@plt+0x6e268>
   7f3cc:	ldr	r2, [r1]
   7f3d0:	mov	r0, r7
   7f3d4:	bl	43284 <fputs@plt+0x32110>
   7f3d8:	ldr	r4, [r4, #12]
   7f3dc:	cmp	r4, #0
   7f3e0:	beq	7f3f8 <fputs@plt+0x6e284>
   7f3e4:	ldr	r1, [r4]
   7f3e8:	ldr	r3, [sp, #44]	; 0x2c
   7f3ec:	cmp	r3, r1
   7f3f0:	bne	7f3cc <fputs@plt+0x6e258>
   7f3f4:	b	7f3d8 <fputs@plt+0x6e264>
   7f3f8:	ldr	r4, [sp, #60]	; 0x3c
   7f3fc:	b	7f30c <fputs@plt+0x6e198>
   7f400:	ldr	r8, [sp, #44]	; 0x2c
   7f404:	b	7efbc <fputs@plt+0x6de48>
   7f408:	ldr	r3, [r7, #508]	; 0x1fc
   7f40c:	ldr	r2, [r5, #-12]
   7f410:	sub	r3, r3, r2
   7f414:	ldr	r2, [r7, #512]	; 0x200
   7f418:	add	r3, r3, r2
   7f41c:	str	r3, [r5, #-8]
   7f420:	ldr	r3, [r7, #68]	; 0x44
   7f424:	cmp	r3, #0
   7f428:	bne	7adbc <fputs@plt+0x69c48>
   7f42c:	ldr	r6, [r7]
   7f430:	ldrb	r3, [r6, #69]	; 0x45
   7f434:	cmp	r3, #0
   7f438:	bne	7adbc <fputs@plt+0x69c48>
   7f43c:	ldr	r3, [r7, #8]
   7f440:	str	r3, [sp, #64]	; 0x40
   7f444:	ldr	r8, [r7, #488]	; 0x1e8
   7f448:	ldr	r1, [r8, #64]	; 0x40
   7f44c:	mov	r0, r6
   7f450:	bl	1a280 <fputs@plt+0x910c>
   7f454:	str	r0, [sp, #56]	; 0x38
   7f458:	ldr	r3, [r6, #16]
   7f45c:	ldr	r0, [r3, r0, lsl #4]
   7f460:	ldr	r3, [r8]
   7f464:	add	r1, r3, #16
   7f468:	str	r1, [sp, #68]	; 0x44
   7f46c:	ldrsh	r3, [r8, #34]	; 0x22
   7f470:	sub	r3, r3, #-268435455	; 0xf0000001
   7f474:	ldr	r2, [r8, #4]
   7f478:	add	r3, r2, r3, lsl #4
   7f47c:	str	r3, [sp, #60]	; 0x3c
   7f480:	ldr	r2, [r3, #4]
   7f484:	str	r2, [sp, #44]	; 0x2c
   7f488:	str	r0, [sp, #48]	; 0x30
   7f48c:	mov	r2, r0
   7f490:	mov	r0, r6
   7f494:	bl	19020 <fputs@plt+0x7eac>
   7f498:	str	r0, [sp, #72]	; 0x48
   7f49c:	ldr	r3, [r0]
   7f4a0:	mov	r2, #0
   7f4a4:	str	r2, [sp]
   7f4a8:	ldr	r2, [sp, #48]	; 0x30
   7f4ac:	mov	r1, #26
   7f4b0:	mov	r0, r7
   7f4b4:	bl	3916c <fputs@plt+0x27ff8>
   7f4b8:	cmp	r0, #0
   7f4bc:	bne	7adbc <fputs@plt+0x69c48>
   7f4c0:	ldr	r2, [sp, #44]	; 0x2c
   7f4c4:	cmp	r2, #0
   7f4c8:	beq	7f4e4 <fputs@plt+0x6e370>
   7f4cc:	ldr	r3, [r2, #12]
   7f4d0:	ldrb	r3, [r3]
   7f4d4:	cmp	r3, #101	; 0x65
   7f4d8:	movne	r3, r2
   7f4dc:	moveq	r3, #0
   7f4e0:	str	r3, [sp, #44]	; 0x2c
   7f4e4:	ldr	r3, [sp, #60]	; 0x3c
   7f4e8:	ldrb	r3, [r3, #15]
   7f4ec:	tst	r3, #1
   7f4f0:	bne	7f5e0 <fputs@plt+0x6e46c>
   7f4f4:	ldr	r3, [r8, #8]
   7f4f8:	cmp	r3, #0
   7f4fc:	bne	7f5f4 <fputs@plt+0x6e480>
   7f500:	ldr	r3, [r6, #24]
   7f504:	tst	r3, #524288	; 0x80000
   7f508:	beq	7f520 <fputs@plt+0x6e3ac>
   7f50c:	ldr	r3, [r8, #16]
   7f510:	ldr	r2, [sp, #44]	; 0x2c
   7f514:	cmp	r3, #0
   7f518:	cmpne	r2, #0
   7f51c:	bne	7f608 <fputs@plt+0x6e494>
   7f520:	ldr	r3, [sp, #60]	; 0x3c
   7f524:	ldrb	r2, [r3, #12]
   7f528:	ldr	r3, [sp, #44]	; 0x2c
   7f52c:	clz	r3, r3
   7f530:	lsr	r3, r3, #5
   7f534:	cmp	r2, #0
   7f538:	moveq	r3, #0
   7f53c:	cmp	r3, #0
   7f540:	bne	7f61c <fputs@plt+0x6e4a8>
   7f544:	ldr	r1, [sp, #44]	; 0x2c
   7f548:	cmp	r1, #0
   7f54c:	beq	7f58c <fputs@plt+0x6e418>
   7f550:	mov	r3, #0
   7f554:	str	r3, [sp, #124]	; 0x7c
   7f558:	str	r3, [sp, #4]
   7f55c:	add	r3, sp, #124	; 0x7c
   7f560:	str	r3, [sp]
   7f564:	mov	r3, #65	; 0x41
   7f568:	mov	r2, #1
   7f56c:	mov	r0, r6
   7f570:	bl	41d8c <fputs@plt+0x30c18>
   7f574:	cmp	r0, #0
   7f578:	bne	7adbc <fputs@plt+0x69c48>
   7f57c:	ldr	r0, [sp, #124]	; 0x7c
   7f580:	cmp	r0, #0
   7f584:	beq	7f630 <fputs@plt+0x6e4bc>
   7f588:	bl	23518 <fputs@plt+0x123a4>
   7f58c:	ldr	r2, [r5, #-8]
   7f590:	mov	r3, #0
   7f594:	ldr	r1, [r5, #-12]
   7f598:	mov	r0, r6
   7f59c:	bl	1e244 <fputs@plt+0xd0d0>
   7f5a0:	subs	r1, r0, #0
   7f5a4:	str	r1, [sp, #44]	; 0x2c
   7f5a8:	beq	7f6e4 <fputs@plt+0x6e570>
   7f5ac:	ldr	r3, [r5, #-8]
   7f5b0:	ldr	r2, [r6, #24]
   7f5b4:	str	r2, [sp, #60]	; 0x3c
   7f5b8:	sub	r2, r3, #1
   7f5bc:	add	r2, r1, r2
   7f5c0:	cmp	r1, r2
   7f5c4:	bcs	7f674 <fputs@plt+0x6e500>
   7f5c8:	add	r3, r1, r3
   7f5cc:	add	ip, r1, #1
   7f5d0:	movw	r1, #32968	; 0x80c8
   7f5d4:	movt	r1, #8
   7f5d8:	mov	r0, #0
   7f5dc:	b	7f650 <fputs@plt+0x6e4dc>
   7f5e0:	movw	r1, #60076	; 0xeaac
   7f5e4:	movt	r1, #8
   7f5e8:	mov	r0, r7
   7f5ec:	bl	3907c <fputs@plt+0x27f08>
   7f5f0:	b	7adbc <fputs@plt+0x69c48>
   7f5f4:	movw	r1, #60108	; 0xeacc
   7f5f8:	movt	r1, #8
   7f5fc:	mov	r0, r7
   7f600:	bl	3907c <fputs@plt+0x27f08>
   7f604:	b	7adbc <fputs@plt+0x69c48>
   7f608:	movw	r1, #60136	; 0xeae8
   7f60c:	movt	r1, #8
   7f610:	mov	r0, r7
   7f614:	bl	3907c <fputs@plt+0x27f08>
   7f618:	b	7adbc <fputs@plt+0x69c48>
   7f61c:	movw	r1, #60196	; 0xeb24
   7f620:	movt	r1, #8
   7f624:	mov	r0, r7
   7f628:	bl	3907c <fputs@plt+0x27f08>
   7f62c:	b	7adbc <fputs@plt+0x69c48>
   7f630:	movw	r1, #60252	; 0xeb5c
   7f634:	movt	r1, #8
   7f638:	mov	r0, r7
   7f63c:	bl	3907c <fputs@plt+0x27f08>
   7f640:	b	7adbc <fputs@plt+0x69c48>
   7f644:	strb	r0, [lr]
   7f648:	cmp	r3, ip
   7f64c:	beq	7f674 <fputs@plt+0x6e500>
   7f650:	sub	r3, r3, #1
   7f654:	mov	lr, r3
   7f658:	ldrb	r2, [r3]
   7f65c:	cmp	r2, #59	; 0x3b
   7f660:	beq	7f644 <fputs@plt+0x6e4d0>
   7f664:	add	r2, r1, r2
   7f668:	ldrb	r2, [r2, #320]	; 0x140
   7f66c:	tst	r2, #1
   7f670:	bne	7f644 <fputs@plt+0x6e4d0>
   7f674:	ldr	r3, [r6, #24]
   7f678:	orr	r3, r3, #2097152	; 0x200000
   7f67c:	str	r3, [r6, #24]
   7f680:	movw	r2, #54244	; 0xd3e4
   7f684:	movt	r2, #8
   7f688:	movw	r3, #54264	; 0xd3f8
   7f68c:	movt	r3, #8
   7f690:	ldr	r1, [r8, #44]	; 0x2c
   7f694:	ldr	r0, [sp, #68]	; 0x44
   7f698:	str	r0, [sp, #12]
   7f69c:	add	r0, r1, #1
   7f6a0:	str	r0, [sp, #8]
   7f6a4:	ldr	r8, [sp, #44]	; 0x2c
   7f6a8:	str	r8, [sp, #4]
   7f6ac:	str	r1, [sp]
   7f6b0:	ldr	r1, [sp, #56]	; 0x38
   7f6b4:	cmp	r1, #1
   7f6b8:	moveq	r3, r2
   7f6bc:	ldr	r2, [sp, #48]	; 0x30
   7f6c0:	movw	r1, #60300	; 0xeb8c
   7f6c4:	movt	r1, #8
   7f6c8:	mov	r0, r7
   7f6cc:	bl	809a8 <fputs@plt+0x6f834>
   7f6d0:	mov	r1, r8
   7f6d4:	mov	r0, r6
   7f6d8:	bl	214f4 <fputs@plt+0x10380>
   7f6dc:	ldr	r3, [sp, #60]	; 0x3c
   7f6e0:	str	r3, [r6, #24]
   7f6e4:	mov	r3, #4
   7f6e8:	str	r3, [sp]
   7f6ec:	mov	r3, #2
   7f6f0:	ldr	r2, [sp, #56]	; 0x38
   7f6f4:	mov	r1, #52	; 0x34
   7f6f8:	ldr	r0, [sp, #64]	; 0x40
   7f6fc:	bl	2dd84 <fputs@plt+0x1cc10>
   7f700:	ldr	r3, [sp, #72]	; 0x48
   7f704:	ldr	r2, [r3]
   7f708:	mov	r1, r3
   7f70c:	mov	r0, r7
   7f710:	bl	43284 <fputs@plt+0x32110>
   7f714:	b	7adbc <fputs@plt+0x69c48>
   7f718:	ldrb	r3, [r7, #24]
   7f71c:	add	r3, r3, #1
   7f720:	strb	r3, [r7, #24]
   7f724:	ldr	r2, [r7]
   7f728:	ldr	r3, [r2, #256]	; 0x100
   7f72c:	add	r3, r3, #1
   7f730:	str	r3, [r2, #256]	; 0x100
   7f734:	add	r6, fp, r6, lsl #4
   7f738:	ldr	r2, [r6, #12]
   7f73c:	str	r2, [sp, #56]	; 0x38
   7f740:	ldr	r3, [r7]
   7f744:	str	r3, [sp, #44]	; 0x2c
   7f748:	ldrb	r3, [r3, #69]	; 0x45
   7f74c:	cmp	r3, #0
   7f750:	beq	7f764 <fputs@plt+0x6e5f0>
   7f754:	ldr	r1, [sp, #56]	; 0x38
   7f758:	ldr	r0, [sp, #44]	; 0x2c
   7f75c:	bl	25a68 <fputs@plt+0x148f4>
   7f760:	b	7adbc <fputs@plt+0x69c48>
   7f764:	add	r2, r2, #8
   7f768:	mov	r1, #0
   7f76c:	mov	r0, r7
   7f770:	bl	70604 <fputs@plt+0x5f490>
   7f774:	subs	r8, r0, #0
   7f778:	beq	7f754 <fputs@plt+0x6e5e0>
   7f77c:	ldrb	r3, [r8, #42]	; 0x2a
   7f780:	tst	r3, #16
   7f784:	bne	7f7a8 <fputs@plt+0x6e634>
   7f788:	ldr	r3, [r8, #12]
   7f78c:	cmp	r3, #0
   7f790:	beq	7f7bc <fputs@plt+0x6e648>
   7f794:	movw	r1, #60448	; 0xec20
   7f798:	movt	r1, #8
   7f79c:	mov	r0, r7
   7f7a0:	bl	3907c <fputs@plt+0x27f08>
   7f7a4:	b	7f754 <fputs@plt+0x6e5e0>
   7f7a8:	movw	r1, #60412	; 0xebfc
   7f7ac:	movt	r1, #8
   7f7b0:	mov	r0, r7
   7f7b4:	bl	3907c <fputs@plt+0x27f08>
   7f7b8:	b	7f754 <fputs@plt+0x6e5e0>
   7f7bc:	ldr	r1, [r8]
   7f7c0:	mov	r0, r7
   7f7c4:	bl	3b668 <fputs@plt+0x2a4f4>
   7f7c8:	subs	r3, r0, #0
   7f7cc:	str	r3, [sp, #48]	; 0x30
   7f7d0:	bne	7f754 <fputs@plt+0x6e5e0>
   7f7d4:	ldr	r1, [r8, #64]	; 0x40
   7f7d8:	ldr	r6, [sp, #44]	; 0x2c
   7f7dc:	mov	r0, r6
   7f7e0:	bl	1a280 <fputs@plt+0x910c>
   7f7e4:	str	r0, [sp, #60]	; 0x3c
   7f7e8:	mov	r2, #72	; 0x48
   7f7ec:	mov	r3, #0
   7f7f0:	str	r6, [sp, #44]	; 0x2c
   7f7f4:	mov	r0, r6
   7f7f8:	bl	1d294 <fputs@plt+0xc120>
   7f7fc:	subs	r6, r0, #0
   7f800:	beq	7f754 <fputs@plt+0x6e5e0>
   7f804:	str	r6, [r7, #488]	; 0x1e8
   7f808:	mov	r3, #1
   7f80c:	strh	r3, [r6, #36]	; 0x24
   7f810:	ldrsh	r3, [r8, #34]	; 0x22
   7f814:	strh	r3, [r6, #34]	; 0x22
   7f818:	subs	r2, r3, #1
   7f81c:	addmi	r2, r3, #6
   7f820:	asr	r2, r2, #3
   7f824:	add	r2, r2, #1
   7f828:	lsl	r2, r2, #7
   7f82c:	mov	r3, #0
   7f830:	ldr	r0, [sp, #44]	; 0x2c
   7f834:	bl	1d294 <fputs@plt+0xc120>
   7f838:	str	r0, [r6, #4]
   7f83c:	ldr	r2, [r8]
   7f840:	movw	r1, #60480	; 0xec40
   7f844:	movt	r1, #8
   7f848:	ldr	r0, [sp, #44]	; 0x2c
   7f84c:	bl	41d60 <fputs@plt+0x30bec>
   7f850:	str	r0, [r6]
   7f854:	ldr	r3, [r6, #4]
   7f858:	cmp	r3, #0
   7f85c:	cmpne	r0, #0
   7f860:	beq	7f754 <fputs@plt+0x6e5e0>
   7f864:	ldrsh	r2, [r6, #34]	; 0x22
   7f868:	lsl	r2, r2, #4
   7f86c:	ldr	r1, [r8, #4]
   7f870:	mov	r0, r3
   7f874:	bl	10fdc <memcpy@plt>
   7f878:	ldrsh	r3, [r6, #34]	; 0x22
   7f87c:	cmp	r3, #0
   7f880:	ble	7f8d4 <fputs@plt+0x6e760>
   7f884:	str	r4, [sp, #64]	; 0x40
   7f888:	str	r7, [sp, #68]	; 0x44
   7f88c:	str	r5, [sp, #72]	; 0x48
   7f890:	ldr	r5, [sp, #48]	; 0x30
   7f894:	ldr	r4, [r6, #4]
   7f898:	add	r7, r4, r5, lsl #4
   7f89c:	ldr	r1, [r4, r5, lsl #4]
   7f8a0:	ldr	r0, [sp, #44]	; 0x2c
   7f8a4:	bl	1e9ac <fputs@plt+0xd838>
   7f8a8:	str	r0, [r4, r5, lsl #4]
   7f8ac:	mov	r3, #0
   7f8b0:	str	r3, [r7, #8]
   7f8b4:	str	r3, [r7, #4]
   7f8b8:	add	r5, r5, #1
   7f8bc:	ldrsh	r3, [r6, #34]	; 0x22
   7f8c0:	cmp	r5, r3
   7f8c4:	blt	7f894 <fputs@plt+0x6e720>
   7f8c8:	ldr	r4, [sp, #64]	; 0x40
   7f8cc:	ldr	r7, [sp, #68]	; 0x44
   7f8d0:	ldr	r5, [sp, #72]	; 0x48
   7f8d4:	ldr	r3, [sp, #44]	; 0x2c
   7f8d8:	ldr	r3, [r3, #16]
   7f8dc:	ldr	r2, [sp, #60]	; 0x3c
   7f8e0:	add	r3, r3, r2, lsl #4
   7f8e4:	ldr	r3, [r3, #12]
   7f8e8:	str	r3, [r6, #64]	; 0x40
   7f8ec:	ldr	r3, [r8, #44]	; 0x2c
   7f8f0:	str	r3, [r6, #44]	; 0x2c
   7f8f4:	mov	r3, #1
   7f8f8:	strh	r3, [r6, #36]	; 0x24
   7f8fc:	mov	r6, r2
   7f900:	mov	r1, #0
   7f904:	mov	r0, r7
   7f908:	bl	58200 <fputs@plt+0x4708c>
   7f90c:	mov	r0, r7
   7f910:	bl	2de28 <fputs@plt+0x1ccb4>
   7f914:	cmp	r0, #0
   7f918:	beq	7f754 <fputs@plt+0x6e5e0>
   7f91c:	mov	r1, r6
   7f920:	mov	r0, r7
   7f924:	bl	2e73c <fputs@plt+0x1d5c8>
   7f928:	b	7f754 <fputs@plt+0x6e5e0>
   7f92c:	mov	r1, #0
   7f930:	mov	r0, r7
   7f934:	bl	8365c <fputs@plt+0x724e8>
   7f938:	b	7adbc <fputs@plt+0x69c48>
   7f93c:	add	r1, r8, #12
   7f940:	add	r1, fp, r1
   7f944:	mov	r0, r7
   7f948:	bl	8365c <fputs@plt+0x724e8>
   7f94c:	b	7adbc <fputs@plt+0x69c48>
   7f950:	ldr	r3, [r5, #-60]	; 0xffffffc4
   7f954:	str	r3, [sp, #8]
   7f958:	mov	r3, #1
   7f95c:	str	r3, [sp, #4]
   7f960:	mov	r3, #0
   7f964:	str	r3, [sp]
   7f968:	sub	r2, r5, #28
   7f96c:	sub	r1, r5, #44	; 0x2c
   7f970:	mov	r0, r7
   7f974:	bl	6fe98 <fputs@plt+0x5ed24>
   7f978:	ldr	r2, [r7, #488]	; 0x1e8
   7f97c:	cmp	r2, #0
   7f980:	beq	7adbc <fputs@plt+0x69c48>
   7f984:	ldr	r3, [r7]
   7f988:	str	r2, [sp, #56]	; 0x38
   7f98c:	ldr	r1, [r2, #64]	; 0x40
   7f990:	str	r3, [sp, #44]	; 0x2c
   7f994:	mov	r0, r3
   7f998:	bl	1a280 <fputs@plt+0x910c>
   7f99c:	str	r0, [sp, #48]	; 0x30
   7f9a0:	ldr	r2, [sp, #56]	; 0x38
   7f9a4:	ldrb	r3, [r2, #42]	; 0x2a
   7f9a8:	orr	r3, r3, #16
   7f9ac:	strb	r3, [r2, #42]	; 0x2a
   7f9b0:	mov	r1, #0
   7f9b4:	str	r1, [r2, #48]	; 0x30
   7f9b8:	add	r1, r8, #12
   7f9bc:	add	r1, fp, r1
   7f9c0:	ldr	r0, [sp, #44]	; 0x2c
   7f9c4:	bl	1e2a8 <fputs@plt+0xd134>
   7f9c8:	mov	r2, r0
   7f9cc:	ldr	r8, [sp, #56]	; 0x38
   7f9d0:	mov	r1, r8
   7f9d4:	ldr	r0, [sp, #44]	; 0x2c
   7f9d8:	bl	2f41c <fputs@plt+0x1e2a8>
   7f9dc:	mov	r2, #0
   7f9e0:	mov	r1, r8
   7f9e4:	ldr	r0, [sp, #44]	; 0x2c
   7f9e8:	bl	2f41c <fputs@plt+0x1e2a8>
   7f9ec:	ldr	r1, [r8]
   7f9f0:	ldr	r0, [sp, #44]	; 0x2c
   7f9f4:	bl	1e9ac <fputs@plt+0xd838>
   7f9f8:	mov	r2, r0
   7f9fc:	mov	r1, r8
   7fa00:	ldr	r0, [sp, #44]	; 0x2c
   7fa04:	bl	2f41c <fputs@plt+0x1e2a8>
   7fa08:	add	r6, fp, r6, lsl #4
   7fa0c:	ldr	r3, [r6, #12]
   7fa10:	ldr	r2, [r6, #16]
   7fa14:	add	r3, r3, r2
   7fa18:	ldr	r2, [r7, #500]	; 0x1f4
   7fa1c:	sub	r3, r3, r2
   7fa20:	str	r3, [r7, #504]	; 0x1f8
   7fa24:	ldr	r3, [r8, #52]	; 0x34
   7fa28:	cmp	r3, #0
   7fa2c:	beq	7adbc <fputs@plt+0x69c48>
   7fa30:	ldr	r3, [r3]
   7fa34:	ldr	r2, [r8]
   7fa38:	ldr	r1, [r7]
   7fa3c:	ldr	r1, [r1, #16]
   7fa40:	ldr	r0, [sp, #48]	; 0x30
   7fa44:	ldr	r1, [r1, r0, lsl #4]
   7fa48:	str	r1, [sp]
   7fa4c:	mov	r1, #29
   7fa50:	mov	r0, r7
   7fa54:	bl	3916c <fputs@plt+0x27ff8>
   7fa58:	b	7adbc <fputs@plt+0x69c48>
   7fa5c:	mov	r0, r7
   7fa60:	bl	2f494 <fputs@plt+0x1e320>
   7fa64:	mov	r3, #0
   7fa68:	str	r3, [r7, #516]	; 0x204
   7fa6c:	str	r3, [r7, #520]	; 0x208
   7fa70:	b	7adbc <fputs@plt+0x69c48>
   7fa74:	ldr	r2, [r7, #516]	; 0x204
   7fa78:	cmp	r2, #0
   7fa7c:	beq	7fa9c <fputs@plt+0x6e928>
   7fa80:	add	r6, fp, r6, lsl #4
   7fa84:	ldr	r3, [r6, #12]
   7fa88:	ldr	r1, [r6, #16]
   7fa8c:	add	r3, r3, r1
   7fa90:	sub	r3, r3, r2
   7fa94:	str	r3, [r7, #520]	; 0x208
   7fa98:	b	7adbc <fputs@plt+0x69c48>
   7fa9c:	add	r6, fp, r6, lsl #4
   7faa0:	ldr	r3, [r6, #12]
   7faa4:	str	r3, [r7, #516]	; 0x204
   7faa8:	ldr	r3, [r6, #16]
   7faac:	str	r3, [r7, #520]	; 0x208
   7fab0:	b	7adbc <fputs@plt+0x69c48>
   7fab4:	mov	r3, #0
   7fab8:	str	r3, [r5, #20]
   7fabc:	b	7adbc <fputs@plt+0x69c48>
   7fac0:	add	r6, fp, r6, lsl #4
   7fac4:	ldr	r3, [r6, #12]
   7fac8:	str	r3, [r5, #-12]
   7facc:	b	7adbc <fputs@plt+0x69c48>
   7fad0:	add	r6, fp, r6, lsl #4
   7fad4:	ldr	r3, [r6, #12]
   7fad8:	str	r3, [r5, #-28]	; 0xffffffe4
   7fadc:	b	7adbc <fputs@plt+0x69c48>
   7fae0:	ldr	r3, [r5, #-12]
   7fae4:	str	r3, [sp]
   7fae8:	ldr	r3, [r5, #-60]	; 0xffffffc4
   7faec:	sub	r2, r5, #76	; 0x4c
   7faf0:	mov	r1, #0
   7faf4:	mov	r0, r7
   7faf8:	bl	3ffa0 <fputs@plt+0x2ee2c>
   7fafc:	str	r0, [r5, #-76]	; 0xffffffb4
   7fb00:	b	7adbc <fputs@plt+0x69c48>
   7fb04:	ldr	r3, [r5, #-12]
   7fb08:	str	r3, [sp]
   7fb0c:	ldr	r3, [r5, #-60]	; 0xffffffc4
   7fb10:	sub	r2, r5, #76	; 0x4c
   7fb14:	ldr	r1, [r5, #-108]	; 0xffffff94
   7fb18:	mov	r0, r7
   7fb1c:	bl	3ffa0 <fputs@plt+0x2ee2c>
   7fb20:	str	r0, [r5, #-108]	; 0xffffff94
   7fb24:	b	7adbc <fputs@plt+0x69c48>
   7fb28:	ldr	r3, [fp]
   7fb2c:	sub	r1, r3, r1
   7fb30:	str	r1, [fp]
   7fb34:	ldr	r4, [fp, #4]
   7fb38:	cmp	r1, #0
   7fb3c:	blt	7fb54 <fputs@plt+0x6e9e0>
   7fb40:	mov	r0, fp
   7fb44:	bl	26d6c <fputs@plt+0x15bf8>
   7fb48:	ldr	r3, [fp]
   7fb4c:	cmp	r3, #0
   7fb50:	bge	7fb40 <fputs@plt+0x6e9cc>
   7fb54:	str	r4, [fp, #4]
   7fb58:	b	7ae24 <fputs@plt+0x69cb0>
   7fb5c:	ldrd	r2, [sp, #96]	; 0x60
   7fb60:	strd	r2, [sp, #148]	; 0x94
   7fb64:	strd	r2, [sp, #124]	; 0x7c
   7fb68:	ldr	r4, [fp, #4]
   7fb6c:	add	r2, sp, #124	; 0x7c
   7fb70:	movw	r1, #58420	; 0xe434
   7fb74:	movt	r1, #8
   7fb78:	mov	r0, r4
   7fb7c:	bl	3907c <fputs@plt+0x27f08>
   7fb80:	str	r4, [fp, #4]
   7fb84:	add	r2, sp, #148	; 0x94
   7fb88:	mov	r1, r5
   7fb8c:	mov	r0, fp
   7fb90:	bl	26b5c <fputs@plt+0x159e8>
   7fb94:	add	sp, sp, #164	; 0xa4
   7fb98:	ldrd	r4, [sp]
   7fb9c:	ldrd	r6, [sp, #8]
   7fba0:	ldrd	r8, [sp, #16]
   7fba4:	ldrd	sl, [sp, #24]
   7fba8:	add	sp, sp, #32
   7fbac:	pop	{pc}		; (ldr pc, [sp], #4)
   7fbb0:	ldr	r3, [sp, #48]	; 0x30
   7fbb4:	str	r3, [sp]
   7fbb8:	mov	r3, #0
   7fbbc:	movw	r2, #54244	; 0xd3e4
   7fbc0:	movt	r2, #8
   7fbc4:	mov	r1, #9
   7fbc8:	mov	r0, r7
   7fbcc:	bl	3916c <fputs@plt+0x27ff8>
   7fbd0:	cmp	r0, #0
   7fbd4:	bne	7de30 <fputs@plt+0x6ccbc>
   7fbd8:	movw	r3, #54244	; 0xd3e4
   7fbdc:	movt	r3, #8
   7fbe0:	str	r3, [sp, #60]	; 0x3c
   7fbe4:	mov	r1, #12
   7fbe8:	b	7dee8 <fputs@plt+0x6cd74>
   7fbec:	mov	r6, #0
   7fbf0:	mov	r1, r8
   7fbf4:	ldr	r7, [sp, #44]	; 0x2c
   7fbf8:	mov	r0, r7
   7fbfc:	bl	26a04 <fputs@plt+0x15890>
   7fc00:	mov	r1, r6
   7fc04:	mov	r0, r7
   7fc08:	bl	26990 <fputs@plt+0x1581c>
   7fc0c:	b	7adbc <fputs@plt+0x69c48>
   7fc10:	ldr	r3, [r7, #68]	; 0x44
   7fc14:	cmp	r3, #0
   7fc18:	beq	7b710 <fputs@plt+0x6a59c>
   7fc1c:	mov	r3, #1
   7fc20:	str	r3, [r7, #12]
   7fc24:	b	7adbc <fputs@plt+0x69c48>
   7fc28:	ldr	r3, [sp, #84]	; 0x54
   7fc2c:	str	r3, [sp]
   7fc30:	ldr	r3, [sp, #72]	; 0x48
   7fc34:	ldr	r2, [sp, #44]	; 0x2c
   7fc38:	mov	r1, #5
   7fc3c:	mov	r0, r7
   7fc40:	bl	3916c <fputs@plt+0x27ff8>
   7fc44:	cmp	r0, #0
   7fc48:	bne	7e88c <fputs@plt+0x6d718>
   7fc4c:	movw	r2, #54244	; 0xd3e4
   7fc50:	movt	r2, #8
   7fc54:	b	7e6ec <fputs@plt+0x6d578>
   7fc58:	strd	r4, [sp, #-36]!	; 0xffffffdc
   7fc5c:	strd	r6, [sp, #8]
   7fc60:	strd	r8, [sp, #16]
   7fc64:	strd	sl, [sp, #24]
   7fc68:	str	lr, [sp, #32]
   7fc6c:	sub	sp, sp, #28
   7fc70:	mov	r4, r0
   7fc74:	mov	r7, r1
   7fc78:	str	r2, [sp, #12]
   7fc7c:	ldr	r6, [r0]
   7fc80:	ldr	r9, [r6, #96]	; 0x60
   7fc84:	ldr	r3, [r6, #152]	; 0x98
   7fc88:	cmp	r3, #0
   7fc8c:	streq	r3, [r6, #248]	; 0xf8
   7fc90:	mov	r3, #0
   7fc94:	str	r3, [r0, #12]
   7fc98:	str	r1, [r4, #484]	; 0x1e4
   7fc9c:	movw	r0, #1608	; 0x648
   7fca0:	mov	r1, #0
   7fca4:	bl	13c74 <fputs@plt+0x2b00>
   7fca8:	subs	r8, r0, #0
   7fcac:	beq	7ffc8 <fputs@plt+0x6ee54>
   7fcb0:	mvn	fp, #0
   7fcb4:	str	fp, [r8]
   7fcb8:	mov	r5, #0
   7fcbc:	add	sl, r4, #508	; 0x1fc
   7fcc0:	b	7fd48 <fputs@plt+0x6ebd4>
   7fcc4:	mov	r3, #18
   7fcc8:	str	r3, [r4, #12]
   7fccc:	add	r5, r7, r5
   7fcd0:	str	r5, [r4, #484]	; 0x1e4
   7fcd4:	ldr	r3, [r4, #12]
   7fcd8:	cmp	r3, #0
   7fcdc:	bne	7fdd0 <fputs@plt+0x6ec5c>
   7fce0:	ldrb	r3, [r6, #69]	; 0x45
   7fce4:	cmp	r3, #0
   7fce8:	bne	7fdd0 <fputs@plt+0x6ec5c>
   7fcec:	cmp	fp, #1
   7fcf0:	bne	7fdac <fputs@plt+0x6ec38>
   7fcf4:	str	r4, [sp]
   7fcf8:	add	r3, r4, #508	; 0x1fc
   7fcfc:	ldm	r3, {r2, r3}
   7fd00:	mov	r1, #0
   7fd04:	mov	r0, r8
   7fd08:	bl	7aca4 <fputs@plt+0x69b30>
   7fd0c:	b	7fdd0 <fputs@plt+0x6ec5c>
   7fd10:	mov	r3, #9
   7fd14:	str	r3, [r4, #12]
   7fd18:	b	7fccc <fputs@plt+0x6eb58>
   7fd1c:	str	r4, [sp]
   7fd20:	ldm	sl, {r2, r3}
   7fd24:	mov	r0, r8
   7fd28:	bl	7aca4 <fputs@plt+0x69b30>
   7fd2c:	ldr	fp, [sp, #20]
   7fd30:	ldr	r3, [r4, #12]
   7fd34:	cmp	r3, #0
   7fd38:	bne	7fccc <fputs@plt+0x6eb58>
   7fd3c:	ldrb	r3, [r6, #69]	; 0x45
   7fd40:	cmp	r3, #0
   7fd44:	bne	7fccc <fputs@plt+0x6eb58>
   7fd48:	add	r0, r7, r5
   7fd4c:	ldrb	r3, [r7, r5]
   7fd50:	cmp	r3, #0
   7fd54:	beq	7fccc <fputs@plt+0x6eb58>
   7fd58:	str	r0, [r4, #508]	; 0x1fc
   7fd5c:	add	r1, sp, #20
   7fd60:	bl	1b780 <fputs@plt+0xa60c>
   7fd64:	str	r0, [r4, #512]	; 0x200
   7fd68:	add	r5, r0, r5
   7fd6c:	cmp	r9, r5
   7fd70:	blt	7fcc4 <fputs@plt+0x6eb50>
   7fd74:	ldr	r1, [sp, #20]
   7fd78:	cmp	r1, #159	; 0x9f
   7fd7c:	ble	7fd1c <fputs@plt+0x6eba8>
   7fd80:	ldr	r3, [r6, #248]	; 0xf8
   7fd84:	cmp	r3, #0
   7fd88:	bne	7fd10 <fputs@plt+0x6eb9c>
   7fd8c:	cmp	r1, #161	; 0xa1
   7fd90:	bne	7fd48 <fputs@plt+0x6ebd4>
   7fd94:	add	r2, r4, #508	; 0x1fc
   7fd98:	movw	r1, #60500	; 0xec54
   7fd9c:	movt	r1, #8
   7fda0:	mov	r0, r4
   7fda4:	bl	3907c <fputs@plt+0x27f08>
   7fda8:	b	7fccc <fputs@plt+0x6eb58>
   7fdac:	str	r4, [sp]
   7fdb0:	add	r3, r4, #508	; 0x1fc
   7fdb4:	ldm	r3, {r2, r3}
   7fdb8:	mov	r1, #1
   7fdbc:	mov	r0, r8
   7fdc0:	bl	7aca4 <fputs@plt+0x69b30>
   7fdc4:	ldr	r3, [r4, #12]
   7fdc8:	cmp	r3, #0
   7fdcc:	beq	7fe30 <fputs@plt+0x6ecbc>
   7fdd0:	ldr	r3, [r8]
   7fdd4:	cmp	r3, #0
   7fdd8:	blt	7fdf0 <fputs@plt+0x6ec7c>
   7fddc:	mov	r0, r8
   7fde0:	bl	26d6c <fputs@plt+0x15bf8>
   7fde4:	ldr	r3, [r8]
   7fde8:	cmp	r3, #0
   7fdec:	bge	7fddc <fputs@plt+0x6ec68>
   7fdf0:	mov	r0, r8
   7fdf4:	bl	2143c <fputs@plt+0x102c8>
   7fdf8:	ldrb	r3, [r6, #69]	; 0x45
   7fdfc:	cmp	r3, #0
   7fe00:	movne	r0, #7
   7fe04:	strne	r0, [r4, #12]
   7fe08:	bne	7fe40 <fputs@plt+0x6eccc>
   7fe0c:	ldr	r0, [r4, #12]
   7fe10:	cmp	r0, #0
   7fe14:	cmpne	r0, #101	; 0x65
   7fe18:	bne	7fe40 <fputs@plt+0x6eccc>
   7fe1c:	ldr	r2, [r4, #4]
   7fe20:	cmp	r2, #0
   7fe24:	moveq	r7, #0
   7fe28:	beq	7fe70 <fputs@plt+0x6ecfc>
   7fe2c:	b	7fe4c <fputs@plt+0x6ecd8>
   7fe30:	ldrb	r3, [r6, #69]	; 0x45
   7fe34:	cmp	r3, #0
   7fe38:	bne	7fdd0 <fputs@plt+0x6ec5c>
   7fe3c:	b	7fcf4 <fputs@plt+0x6eb80>
   7fe40:	ldr	r2, [r4, #4]
   7fe44:	cmp	r2, #0
   7fe48:	beq	7ff7c <fputs@plt+0x6ee08>
   7fe4c:	ldr	r3, [sp, #12]
   7fe50:	str	r2, [r3]
   7fe54:	movw	r1, #48244	; 0xbc74
   7fe58:	movt	r1, #8
   7fe5c:	ldr	r0, [r4, #12]
   7fe60:	bl	34ee0 <fputs@plt+0x23d6c>
   7fe64:	mov	r3, #0
   7fe68:	str	r3, [r4, #4]
   7fe6c:	mov	r7, #1
   7fe70:	ldr	r0, [r4, #8]
   7fe74:	cmp	r0, #0
   7fe78:	beq	7fea0 <fputs@plt+0x6ed2c>
   7fe7c:	ldr	r3, [r4, #68]	; 0x44
   7fe80:	cmp	r3, #0
   7fe84:	ble	7fea0 <fputs@plt+0x6ed2c>
   7fe88:	ldrb	r3, [r4, #18]
   7fe8c:	cmp	r3, #0
   7fe90:	bne	7feac <fputs@plt+0x6ed38>
   7fe94:	bl	253f0 <fputs@plt+0x1427c>
   7fe98:	mov	r3, #0
   7fe9c:	str	r3, [r4, #8]
   7fea0:	ldrb	r3, [r4, #18]
   7fea4:	cmp	r3, #0
   7fea8:	beq	7ff9c <fputs@plt+0x6ee28>
   7feac:	ldr	r0, [r4, #524]	; 0x20c
   7feb0:	bl	2143c <fputs@plt+0x102c8>
   7feb4:	ldrb	r3, [r4, #454]	; 0x1c6
   7feb8:	cmp	r3, #0
   7febc:	beq	7ffb8 <fputs@plt+0x6ee44>
   7fec0:	ldr	r1, [r4, #540]	; 0x21c
   7fec4:	mov	r0, r6
   7fec8:	bl	26a70 <fputs@plt+0x158fc>
   7fecc:	ldr	r1, [r4, #492]	; 0x1ec
   7fed0:	mov	r0, r6
   7fed4:	bl	26a04 <fputs@plt+0x15890>
   7fed8:	ldr	r5, [r4, #448]	; 0x1c0
   7fedc:	subs	r5, r5, #1
   7fee0:	bmi	7ff00 <fputs@plt+0x6ed8c>
   7fee4:	ldr	r3, [r4, #476]	; 0x1dc
   7fee8:	ldr	r1, [r3, r5, lsl #2]
   7feec:	mov	r0, r6
   7fef0:	bl	214f4 <fputs@plt+0x10380>
   7fef4:	sub	r5, r5, #1
   7fef8:	cmn	r5, #1
   7fefc:	bne	7fee4 <fputs@plt+0x6ed70>
   7ff00:	ldr	r1, [r4, #476]	; 0x1dc
   7ff04:	mov	r0, r6
   7ff08:	bl	214f4 <fputs@plt+0x10380>
   7ff0c:	ldr	r1, [r4, #412]	; 0x19c
   7ff10:	cmp	r1, #0
   7ff14:	beq	7ff34 <fputs@plt+0x6edc0>
   7ff18:	ldr	r3, [r1]
   7ff1c:	str	r3, [r4, #412]	; 0x19c
   7ff20:	mov	r0, r6
   7ff24:	bl	214f4 <fputs@plt+0x10380>
   7ff28:	ldr	r1, [r4, #412]	; 0x19c
   7ff2c:	cmp	r1, #0
   7ff30:	bne	7ff18 <fputs@plt+0x6eda4>
   7ff34:	ldr	r1, [r4, #528]	; 0x210
   7ff38:	cmp	r1, #0
   7ff3c:	beq	7ff5c <fputs@plt+0x6ede8>
   7ff40:	ldr	r3, [r1, #68]	; 0x44
   7ff44:	str	r3, [r4, #528]	; 0x210
   7ff48:	mov	r0, r6
   7ff4c:	bl	258bc <fputs@plt+0x14748>
   7ff50:	ldr	r1, [r4, #528]	; 0x210
   7ff54:	cmp	r1, #0
   7ff58:	bne	7ff40 <fputs@plt+0x6edcc>
   7ff5c:	mov	r0, r7
   7ff60:	add	sp, sp, #28
   7ff64:	ldrd	r4, [sp]
   7ff68:	ldrd	r6, [sp, #8]
   7ff6c:	ldrd	r8, [sp, #16]
   7ff70:	ldrd	sl, [sp, #24]
   7ff74:	add	sp, sp, #32
   7ff78:	pop	{pc}		; (ldr pc, [sp], #4)
   7ff7c:	bl	1c178 <fputs@plt+0xb004>
   7ff80:	mov	r2, r0
   7ff84:	movw	r1, #48244	; 0xbc74
   7ff88:	movt	r1, #8
   7ff8c:	mov	r0, r6
   7ff90:	bl	41d60 <fputs@plt+0x30bec>
   7ff94:	str	r0, [r4, #4]
   7ff98:	b	7fe1c <fputs@plt+0x6eca8>
   7ff9c:	ldr	r1, [r4, #408]	; 0x198
   7ffa0:	mov	r0, r6
   7ffa4:	bl	214f4 <fputs@plt+0x10380>
   7ffa8:	mov	r3, #0
   7ffac:	str	r3, [r4, #408]	; 0x198
   7ffb0:	str	r3, [r4, #404]	; 0x194
   7ffb4:	b	7feac <fputs@plt+0x6ed38>
   7ffb8:	ldr	r1, [r4, #488]	; 0x1e8
   7ffbc:	mov	r0, r6
   7ffc0:	bl	258bc <fputs@plt+0x14748>
   7ffc4:	b	7fec0 <fputs@plt+0x6ed4c>
   7ffc8:	mov	r0, r6
   7ffcc:	bl	13e20 <fputs@plt+0x2cac>
   7ffd0:	mov	r7, #7
   7ffd4:	b	7ff5c <fputs@plt+0x6ede8>
   7ffd8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   7ffdc:	strd	r6, [sp, #8]
   7ffe0:	strd	r8, [sp, #16]
   7ffe4:	strd	sl, [sp, #24]
   7ffe8:	str	lr, [sp, #32]
   7ffec:	sub	sp, sp, #28
   7fff0:	mov	r4, r0
   7fff4:	str	r1, [sp, #8]
   7fff8:	mov	fp, r2
   7fffc:	str	r3, [sp, #12]
   80000:	mov	r3, #0
   80004:	str	r3, [sp, #20]
   80008:	mov	r2, #544	; 0x220
   8000c:	mov	r3, #0
   80010:	bl	1d294 <fputs@plt+0xc120>
   80014:	subs	r5, r0, #0
   80018:	moveq	r6, #7
   8001c:	beq	80414 <fputs@plt+0x6f2a0>
   80020:	ldr	r3, [sp, #64]	; 0x40
   80024:	str	r3, [r5, #480]	; 0x1e0
   80028:	ldr	r3, [r4, #20]
   8002c:	cmp	r3, #0
   80030:	ble	800ac <fputs@plt+0x6ef38>
   80034:	mov	r7, #0
   80038:	mov	sl, #1
   8003c:	b	80050 <fputs@plt+0x6eedc>
   80040:	add	r7, r7, #1
   80044:	ldr	r3, [r4, #20]
   80048:	cmp	r3, r7
   8004c:	ble	800ac <fputs@plt+0x6ef38>
   80050:	lsl	r9, r7, #4
   80054:	ldr	r3, [r4, #16]
   80058:	add	r3, r3, r9
   8005c:	ldr	r0, [r3, #4]
   80060:	cmp	r0, #0
   80064:	beq	80040 <fputs@plt+0x6eecc>
   80068:	ldr	r3, [r0, #4]
   8006c:	ldr	r2, [r0]
   80070:	str	r2, [r3, #4]
   80074:	mov	r2, sl
   80078:	mov	r1, sl
   8007c:	bl	170fc <fputs@plt+0x5f88>
   80080:	cmp	r0, #0
   80084:	beq	80040 <fputs@plt+0x6eecc>
   80088:	mov	r6, r0
   8008c:	ldr	r3, [r4, #16]
   80090:	ldr	r3, [r3, r9]
   80094:	movw	r2, #60528	; 0xec70
   80098:	movt	r2, #8
   8009c:	mov	r1, r0
   800a0:	mov	r0, r4
   800a4:	bl	38bd4 <fputs@plt+0x27a60>
   800a8:	b	80414 <fputs@plt+0x6f2a0>
   800ac:	mov	r0, r4
   800b0:	bl	21c8c <fputs@plt+0x10b18>
   800b4:	str	r4, [r5]
   800b8:	mov	r3, #0
   800bc:	str	r3, [r5, #428]	; 0x1ac
   800c0:	cmp	fp, r3
   800c4:	blt	80174 <fputs@plt+0x6f000>
   800c8:	beq	800e0 <fputs@plt+0x6ef6c>
   800cc:	ldr	r3, [sp, #8]
   800d0:	add	r3, r3, fp
   800d4:	ldrb	r3, [r3, #-1]
   800d8:	cmp	r3, #0
   800dc:	beq	80174 <fputs@plt+0x6f000>
   800e0:	ldr	r3, [r4, #96]	; 0x60
   800e4:	cmp	fp, r3
   800e8:	bgt	8013c <fputs@plt+0x6efc8>
   800ec:	mov	r2, fp
   800f0:	asr	r3, fp, #31
   800f4:	ldr	r7, [sp, #8]
   800f8:	mov	r1, r7
   800fc:	mov	r0, r4
   80100:	bl	1e244 <fputs@plt+0xd0d0>
   80104:	subs	r6, r0, #0
   80108:	beq	80164 <fputs@plt+0x6eff0>
   8010c:	add	r2, sp, #20
   80110:	mov	r1, r6
   80114:	mov	r0, r5
   80118:	bl	7fc58 <fputs@plt+0x6eae4>
   8011c:	ldr	r3, [r5, #484]	; 0x1e4
   80120:	sub	r3, r3, r6
   80124:	add	r3, r7, r3
   80128:	str	r3, [r5, #484]	; 0x1e4
   8012c:	mov	r1, r6
   80130:	mov	r0, r4
   80134:	bl	214f4 <fputs@plt+0x10380>
   80138:	b	80184 <fputs@plt+0x6f010>
   8013c:	movw	r2, #60560	; 0xec90
   80140:	movt	r2, #8
   80144:	mov	r1, #18
   80148:	mov	r0, r4
   8014c:	bl	38bd4 <fputs@plt+0x27a60>
   80150:	mov	r1, #18
   80154:	mov	r0, r4
   80158:	bl	23750 <fputs@plt+0x125dc>
   8015c:	mov	r6, r0
   80160:	b	80414 <fputs@plt+0x6f2a0>
   80164:	ldr	r3, [sp, #8]
   80168:	add	fp, r3, fp
   8016c:	str	fp, [r5, #484]	; 0x1e4
   80170:	b	80184 <fputs@plt+0x6f010>
   80174:	add	r2, sp, #20
   80178:	ldr	r1, [sp, #8]
   8017c:	mov	r0, r5
   80180:	bl	7fc58 <fputs@plt+0x6eae4>
   80184:	ldr	r3, [r5, #12]
   80188:	cmp	r3, #101	; 0x65
   8018c:	moveq	r3, #0
   80190:	streq	r3, [r5, #12]
   80194:	ldrb	r3, [r5, #17]
   80198:	cmp	r3, #0
   8019c:	bne	801c8 <fputs@plt+0x6f054>
   801a0:	ldrb	r3, [r4, #69]	; 0x45
   801a4:	cmp	r3, #0
   801a8:	beq	80294 <fputs@plt+0x6f120>
   801ac:	mov	r3, #7
   801b0:	str	r3, [r5, #12]
   801b4:	ldr	r3, [sp, #72]	; 0x48
   801b8:	cmp	r3, #0
   801bc:	moveq	r6, #7
   801c0:	bne	802a0 <fputs@plt+0x6f12c>
   801c4:	b	80328 <fputs@plt+0x6f1b4>
   801c8:	ldr	r9, [r5]
   801cc:	ldr	r3, [r9, #20]
   801d0:	cmp	r3, #0
   801d4:	ble	801a0 <fputs@plt+0x6f02c>
   801d8:	mov	r7, #0
   801dc:	mov	r8, #17
   801e0:	b	80208 <fputs@plt+0x6f094>
   801e4:	mov	r0, r9
   801e8:	bl	13e20 <fputs@plt+0x2cac>
   801ec:	b	8024c <fputs@plt+0x6f0d8>
   801f0:	mov	r0, r6
   801f4:	bl	518f8 <fputs@plt+0x40784>
   801f8:	add	r7, r7, #1
   801fc:	ldr	r3, [r9, #20]
   80200:	cmp	r7, r3
   80204:	bge	801a0 <fputs@plt+0x6f02c>
   80208:	lsl	sl, r7, #4
   8020c:	ldr	r3, [r9, #16]
   80210:	add	r3, r3, sl
   80214:	ldr	r6, [r3, #4]
   80218:	cmp	r6, #0
   8021c:	beq	801f8 <fputs@plt+0x6f084>
   80220:	ldrb	r3, [r6, #8]
   80224:	cmp	r3, #0
   80228:	bne	80484 <fputs@plt+0x6f310>
   8022c:	mov	r1, #0
   80230:	mov	r0, r6
   80234:	bl	4ab78 <fputs@plt+0x39a04>
   80238:	mov	fp, r0
   8023c:	movw	r3, #3082	; 0xc0a
   80240:	cmp	r0, r3
   80244:	cmpne	r0, #7
   80248:	beq	801e4 <fputs@plt+0x6f070>
   8024c:	cmp	fp, #0
   80250:	bne	801a0 <fputs@plt+0x6f02c>
   80254:	add	r2, sp, #16
   80258:	mov	r1, #1
   8025c:	mov	r0, r6
   80260:	bl	20d90 <fputs@plt+0xfc1c>
   80264:	ldr	r3, [r9, #16]
   80268:	add	sl, r3, sl
   8026c:	ldr	r3, [sl, #12]
   80270:	ldr	r2, [r3]
   80274:	ldr	r3, [sp, #16]
   80278:	cmp	r2, r3
   8027c:	beq	801f0 <fputs@plt+0x6f07c>
   80280:	mov	r1, r7
   80284:	mov	r0, r9
   80288:	bl	26f2c <fputs@plt+0x15db8>
   8028c:	str	r8, [r5, #12]
   80290:	b	801f0 <fputs@plt+0x6f07c>
   80294:	ldr	r3, [sp, #72]	; 0x48
   80298:	cmp	r3, #0
   8029c:	beq	802ac <fputs@plt+0x6f138>
   802a0:	ldr	r3, [r5, #484]	; 0x1e4
   802a4:	ldr	r2, [sp, #72]	; 0x48
   802a8:	str	r3, [r2]
   802ac:	ldr	r6, [r5, #12]
   802b0:	cmp	r6, #0
   802b4:	bne	80328 <fputs@plt+0x6f1b4>
   802b8:	ldr	r7, [r5, #8]
   802bc:	cmp	r7, #0
   802c0:	beq	804c4 <fputs@plt+0x6f350>
   802c4:	ldrb	r3, [r5, #453]	; 0x1c5
   802c8:	cmp	r3, #0
   802cc:	beq	80470 <fputs@plt+0x6f2fc>
   802d0:	cmp	r3, #2
   802d4:	beq	8035c <fputs@plt+0x6f1e8>
   802d8:	mov	r1, #8
   802dc:	mov	r0, r7
   802e0:	bl	23478 <fputs@plt+0x12304>
   802e4:	mov	r3, r6
   802e8:	mov	fp, #8
   802ec:	mov	r8, r3
   802f0:	ldr	r9, [pc, #480]	; 804d8 <fputs@plt+0x6f364>
   802f4:	add	r9, r9, r3, lsl #2
   802f8:	mov	r7, #0
   802fc:	mov	sl, r7
   80300:	ldr	r0, [r5, #8]
   80304:	str	sl, [sp]
   80308:	ldr	r3, [r9], #4
   8030c:	mov	r2, sl
   80310:	mov	r1, r7
   80314:	bl	2d140 <fputs@plt+0x1bfcc>
   80318:	add	r7, r7, #1
   8031c:	add	r3, r8, r7
   80320:	cmp	fp, r3
   80324:	bgt	80300 <fputs@plt+0x6f18c>
   80328:	ldrb	r3, [r4, #149]	; 0x95
   8032c:	cmp	r3, #0
   80330:	beq	80374 <fputs@plt+0x6f200>
   80334:	ldr	r0, [r5, #8]
   80338:	cmp	r0, #0
   8033c:	beq	803b8 <fputs@plt+0x6f244>
   80340:	cmp	r6, #0
   80344:	bne	80354 <fputs@plt+0x6f1e0>
   80348:	ldrb	r3, [r4, #69]	; 0x45
   8034c:	cmp	r3, #0
   80350:	beq	803b4 <fputs@plt+0x6f240>
   80354:	bl	544ec <fputs@plt+0x43378>
   80358:	b	803c0 <fputs@plt+0x6f24c>
   8035c:	mov	r1, #4
   80360:	mov	r0, r7
   80364:	bl	23478 <fputs@plt+0x12304>
   80368:	mov	fp, #12
   8036c:	mov	r3, #8
   80370:	b	802ec <fputs@plt+0x6f178>
   80374:	ldr	r7, [r5, #8]
   80378:	cmp	r7, #0
   8037c:	beq	804d0 <fputs@plt+0x6f35c>
   80380:	ldr	r2, [r5, #484]	; 0x1e4
   80384:	ldr	r3, [sp, #8]
   80388:	sub	r2, r2, r3
   8038c:	asr	r3, r2, #31
   80390:	ldr	r1, [sp, #8]
   80394:	ldr	r0, [r7]
   80398:	bl	1e244 <fputs@plt+0xd0d0>
   8039c:	str	r0, [r7, #168]	; 0xa8
   803a0:	ldrb	r3, [r7, #89]	; 0x59
   803a4:	ldr	r2, [sp, #12]
   803a8:	bfi	r3, r2, #7, #1
   803ac:	strb	r3, [r7, #89]	; 0x59
   803b0:	b	80334 <fputs@plt+0x6f1c0>
   803b4:	mov	r6, #0
   803b8:	ldr	r3, [sp, #68]	; 0x44
   803bc:	str	r0, [r3]
   803c0:	ldr	r3, [sp, #20]
   803c4:	cmp	r3, #0
   803c8:	beq	80450 <fputs@plt+0x6f2dc>
   803cc:	movw	r2, #48244	; 0xbc74
   803d0:	movt	r2, #8
   803d4:	mov	r1, r6
   803d8:	mov	r0, r4
   803dc:	bl	38bd4 <fputs@plt+0x27a60>
   803e0:	ldr	r1, [sp, #20]
   803e4:	mov	r0, r4
   803e8:	bl	214f4 <fputs@plt+0x10380>
   803ec:	ldr	r1, [r5, #532]	; 0x214
   803f0:	cmp	r1, #0
   803f4:	beq	80414 <fputs@plt+0x6f2a0>
   803f8:	ldr	r3, [r1, #4]
   803fc:	str	r3, [r5, #532]	; 0x214
   80400:	mov	r0, r4
   80404:	bl	214f4 <fputs@plt+0x10380>
   80408:	ldr	r1, [r5, #532]	; 0x214
   8040c:	cmp	r1, #0
   80410:	bne	803f8 <fputs@plt+0x6f284>
   80414:	mov	r0, r5
   80418:	bl	25d90 <fputs@plt+0x14c1c>
   8041c:	mov	r1, r5
   80420:	mov	r0, r4
   80424:	bl	214f4 <fputs@plt+0x10380>
   80428:	mov	r1, r6
   8042c:	mov	r0, r4
   80430:	bl	23750 <fputs@plt+0x125dc>
   80434:	add	sp, sp, #28
   80438:	ldrd	r4, [sp]
   8043c:	ldrd	r6, [sp, #8]
   80440:	ldrd	r8, [sp, #16]
   80444:	ldrd	sl, [sp, #24]
   80448:	add	sp, sp, #32
   8044c:	pop	{pc}		; (ldr pc, [sp], #4)
   80450:	mov	r1, r6
   80454:	mov	r0, r4
   80458:	bl	236f4 <fputs@plt+0x12580>
   8045c:	b	803ec <fputs@plt+0x6f278>
   80460:	ldr	r2, [r5, #484]	; 0x1e4
   80464:	ldr	r3, [sp, #8]
   80468:	sub	r2, r2, r3
   8046c:	b	8038c <fputs@plt+0x6f218>
   80470:	ldrb	r3, [r4, #149]	; 0x95
   80474:	cmp	r3, #0
   80478:	beq	80460 <fputs@plt+0x6f2ec>
   8047c:	ldr	r0, [r5, #8]
   80480:	b	80348 <fputs@plt+0x6f1d4>
   80484:	add	r2, sp, #16
   80488:	mov	r1, #1
   8048c:	mov	r0, r6
   80490:	bl	20d90 <fputs@plt+0xfc1c>
   80494:	ldr	r3, [r9, #16]
   80498:	add	sl, r3, sl
   8049c:	ldr	r3, [sl, #12]
   804a0:	ldr	r2, [r3]
   804a4:	ldr	r3, [sp, #16]
   804a8:	cmp	r2, r3
   804ac:	beq	801f8 <fputs@plt+0x6f084>
   804b0:	mov	r1, r7
   804b4:	mov	r0, r9
   804b8:	bl	26f2c <fputs@plt+0x15db8>
   804bc:	str	r8, [r5, #12]
   804c0:	b	801f8 <fputs@plt+0x6f084>
   804c4:	ldrb	r3, [r4, #149]	; 0x95
   804c8:	cmp	r3, #0
   804cc:	bne	80334 <fputs@plt+0x6f1c0>
   804d0:	mov	r0, #0
   804d4:	b	803b8 <fputs@plt+0x6f244>
   804d8:	strdeq	fp, [r8], -r8
   804dc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   804e0:	strd	r6, [sp, #8]
   804e4:	str	r8, [sp, #16]
   804e8:	str	lr, [sp, #20]
   804ec:	sub	sp, sp, #16
   804f0:	mov	r6, r0
   804f4:	mov	r5, r1
   804f8:	mov	r7, r2
   804fc:	mov	r8, r3
   80500:	ldr	r4, [sp, #44]	; 0x2c
   80504:	mov	r3, #0
   80508:	str	r3, [r4]
   8050c:	bl	38ad0 <fputs@plt+0x2795c>
   80510:	cmp	r0, #0
   80514:	cmpne	r5, #0
   80518:	beq	80588 <fputs@plt+0x6f414>
   8051c:	mov	r0, r6
   80520:	bl	170b0 <fputs@plt+0x5f3c>
   80524:	ldr	r3, [sp, #48]	; 0x30
   80528:	str	r3, [sp, #8]
   8052c:	str	r4, [sp, #4]
   80530:	ldr	r3, [sp, #40]	; 0x28
   80534:	str	r3, [sp]
   80538:	mov	r3, r8
   8053c:	mov	r2, r7
   80540:	mov	r1, r5
   80544:	mov	r0, r6
   80548:	bl	7ffd8 <fputs@plt+0x6ee64>
   8054c:	cmp	r0, #17
   80550:	bne	80594 <fputs@plt+0x6f420>
   80554:	ldr	r0, [r4]
   80558:	bl	54548 <fputs@plt+0x433d4>
   8055c:	ldr	r3, [sp, #48]	; 0x30
   80560:	str	r3, [sp, #8]
   80564:	str	r4, [sp, #4]
   80568:	ldr	r3, [sp, #40]	; 0x28
   8056c:	str	r3, [sp]
   80570:	mov	r3, r8
   80574:	mov	r2, r7
   80578:	mov	r1, r5
   8057c:	mov	r0, r6
   80580:	bl	7ffd8 <fputs@plt+0x6ee64>
   80584:	b	80594 <fputs@plt+0x6f420>
   80588:	movw	r0, #44777	; 0xaee9
   8058c:	movt	r0, #1
   80590:	bl	34f90 <fputs@plt+0x23e1c>
   80594:	add	sp, sp, #16
   80598:	ldrd	r4, [sp]
   8059c:	ldrd	r6, [sp, #8]
   805a0:	ldr	r8, [sp, #16]
   805a4:	add	sp, sp, #20
   805a8:	pop	{pc}		; (ldr pc, [sp], #4)
   805ac:	push	{lr}		; (str lr, [sp, #-4]!)
   805b0:	sub	sp, sp, #20
   805b4:	ldr	ip, [sp, #24]
   805b8:	str	ip, [sp, #8]
   805bc:	str	r3, [sp, #4]
   805c0:	mov	r3, #0
   805c4:	str	r3, [sp]
   805c8:	bl	804dc <fputs@plt+0x6f368>
   805cc:	add	sp, sp, #20
   805d0:	pop	{pc}		; (ldr pc, [sp], #4)
   805d4:	strd	r4, [sp, #-28]!	; 0xffffffe4
   805d8:	strd	r6, [sp, #8]
   805dc:	strd	r8, [sp, #16]
   805e0:	str	lr, [sp, #24]
   805e4:	sub	sp, sp, #20
   805e8:	mov	r6, r0
   805ec:	mov	r5, r2
   805f0:	ldr	r4, [r0]
   805f4:	ldr	r7, [r0, #8]
   805f8:	ldr	r3, [r4, #16]
   805fc:	add	r3, r3, r7, lsl #4
   80600:	ldr	r2, [r3, #12]
   80604:	ldrh	r3, [r2, #78]	; 0x4e
   80608:	bic	r3, r3, #4
   8060c:	strh	r3, [r2, #78]	; 0x4e
   80610:	ldrb	r3, [r4, #69]	; 0x45
   80614:	cmp	r3, #0
   80618:	bne	80688 <fputs@plt+0x6f514>
   8061c:	cmp	r5, #0
   80620:	moveq	r8, #0
   80624:	beq	80698 <fputs@plt+0x6f524>
   80628:	ldr	r3, [r5, #4]
   8062c:	cmp	r3, #0
   80630:	beq	806b4 <fputs@plt+0x6f540>
   80634:	ldr	r9, [r5, #8]
   80638:	mov	r2, #7
   8063c:	movw	r1, #60580	; 0xeca4
   80640:	movt	r1, #8
   80644:	mov	r0, r9
   80648:	bl	29644 <fputs@plt+0x184d0>
   8064c:	subs	r8, r0, #0
   80650:	beq	806c8 <fputs@plt+0x6f554>
   80654:	ldr	r1, [r5]
   80658:	cmp	r1, #0
   8065c:	beq	80674 <fputs@plt+0x6f500>
   80660:	cmp	r9, #0
   80664:	beq	8076c <fputs@plt+0x6f5f8>
   80668:	ldrb	r3, [r9]
   8066c:	cmp	r3, #0
   80670:	beq	8076c <fputs@plt+0x6f5f8>
   80674:	mov	r2, #0
   80678:	mov	r0, r6
   8067c:	bl	423fc <fputs@plt+0x31288>
   80680:	mov	r8, #0
   80684:	b	80698 <fputs@plt+0x6f524>
   80688:	mov	r2, #0
   8068c:	ldr	r1, [r5]
   80690:	bl	423fc <fputs@plt+0x31288>
   80694:	mov	r8, #1
   80698:	mov	r0, r8
   8069c:	add	sp, sp, #20
   806a0:	ldrd	r4, [sp]
   806a4:	ldrd	r6, [sp, #8]
   806a8:	ldrd	r8, [sp, #16]
   806ac:	add	sp, sp, #24
   806b0:	pop	{pc}		; (ldr pc, [sp], #4)
   806b4:	mov	r2, #0
   806b8:	ldr	r1, [r5]
   806bc:	bl	423fc <fputs@plt+0x31288>
   806c0:	mov	r8, #0
   806c4:	b	80698 <fputs@plt+0x6f524>
   806c8:	strb	r7, [r4, #148]	; 0x94
   806cc:	ldr	r0, [r5, #4]
   806d0:	bl	15560 <fputs@plt+0x43ec>
   806d4:	str	r0, [r4, #144]	; 0x90
   806d8:	mov	r7, #0
   806dc:	strb	r7, [r4, #150]	; 0x96
   806e0:	str	r7, [sp]
   806e4:	add	r3, sp, #12
   806e8:	mvn	r2, #0
   806ec:	ldr	r1, [r5, #8]
   806f0:	mov	r0, r4
   806f4:	bl	805ac <fputs@plt+0x6f438>
   806f8:	ldr	r3, [r4, #52]	; 0x34
   806fc:	strb	r7, [r4, #148]	; 0x94
   80700:	cmp	r3, r7
   80704:	beq	80734 <fputs@plt+0x6f5c0>
   80708:	ldrb	r2, [r4, #150]	; 0x96
   8070c:	cmp	r2, r7
   80710:	bne	80734 <fputs@plt+0x6f5c0>
   80714:	str	r3, [r6, #12]
   80718:	cmp	r3, #7
   8071c:	beq	80740 <fputs@plt+0x6f5cc>
   80720:	cmp	r3, #9
   80724:	beq	80734 <fputs@plt+0x6f5c0>
   80728:	uxtb	r3, r3
   8072c:	cmp	r3, #6
   80730:	bne	8074c <fputs@plt+0x6f5d8>
   80734:	ldr	r0, [sp, #12]
   80738:	bl	54548 <fputs@plt+0x433d4>
   8073c:	b	80698 <fputs@plt+0x6f524>
   80740:	mov	r0, r4
   80744:	bl	13e20 <fputs@plt+0x2cac>
   80748:	b	80734 <fputs@plt+0x6f5c0>
   8074c:	ldr	r5, [r5]
   80750:	mov	r0, r4
   80754:	bl	55a6c <fputs@plt+0x448f8>
   80758:	mov	r2, r0
   8075c:	mov	r1, r5
   80760:	mov	r0, r6
   80764:	bl	423fc <fputs@plt+0x31288>
   80768:	b	80734 <fputs@plt+0x6f5c0>
   8076c:	ldr	r3, [r4, #16]
   80770:	ldr	r2, [r3, r7, lsl #4]
   80774:	mov	r0, r4
   80778:	bl	190d0 <fputs@plt+0x7f5c>
   8077c:	cmp	r0, #0
   80780:	moveq	r8, #0
   80784:	beq	80698 <fputs@plt+0x6f524>
   80788:	add	r1, r0, #44	; 0x2c
   8078c:	ldr	r0, [r5, #4]
   80790:	bl	15378 <fputs@plt+0x4204>
   80794:	subs	r8, r0, #0
   80798:	movne	r8, #0
   8079c:	bne	80698 <fputs@plt+0x6f524>
   807a0:	movw	r2, #60588	; 0xecac
   807a4:	movt	r2, #8
   807a8:	ldr	r1, [r5]
   807ac:	mov	r0, r6
   807b0:	bl	423fc <fputs@plt+0x31288>
   807b4:	b	80698 <fputs@plt+0x6f524>
   807b8:	push	{lr}		; (str lr, [sp, #-4]!)
   807bc:	sub	sp, sp, #20
   807c0:	ldr	ip, [sp, #24]
   807c4:	str	ip, [sp, #8]
   807c8:	str	r3, [sp, #4]
   807cc:	mov	r3, #0
   807d0:	str	r3, [sp]
   807d4:	mov	r3, #1
   807d8:	bl	804dc <fputs@plt+0x6f368>
   807dc:	add	sp, sp, #20
   807e0:	pop	{pc}		; (ldr pc, [sp], #4)
   807e4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   807e8:	strd	r6, [sp, #8]
   807ec:	str	r8, [sp, #16]
   807f0:	str	lr, [sp, #20]
   807f4:	sub	sp, sp, #24
   807f8:	mov	r6, r0
   807fc:	mov	r4, r1
   80800:	mov	r5, r2
   80804:	mov	r8, r3
   80808:	ldr	r7, [sp, #48]	; 0x30
   8080c:	mov	r3, #0
   80810:	str	r3, [sp, #20]
   80814:	str	r3, [r7]
   80818:	bl	38ad0 <fputs@plt+0x2795c>
   8081c:	cmp	r4, #0
   80820:	cmpne	r0, #0
   80824:	beq	80844 <fputs@plt+0x6f6d0>
   80828:	cmp	r5, #0
   8082c:	blt	80884 <fputs@plt+0x6f710>
   80830:	movle	r5, #0
   80834:	ble	80884 <fputs@plt+0x6f710>
   80838:	mov	r3, #0
   8083c:	add	r1, r4, #1
   80840:	b	80860 <fputs@plt+0x6f6ec>
   80844:	movw	r0, #44888	; 0xaf58
   80848:	movt	r0, #1
   8084c:	bl	34f90 <fputs@plt+0x23e1c>
   80850:	b	808fc <fputs@plt+0x6f788>
   80854:	add	r3, r3, #2
   80858:	cmp	r5, r3
   8085c:	ble	80880 <fputs@plt+0x6f70c>
   80860:	ldrb	r2, [r4, r3]
   80864:	cmp	r2, #0
   80868:	bne	80854 <fputs@plt+0x6f6e0>
   8086c:	ldrb	r2, [r1, r3]
   80870:	cmp	r2, #0
   80874:	bne	80854 <fputs@plt+0x6f6e0>
   80878:	mov	r5, r3
   8087c:	b	80884 <fputs@plt+0x6f710>
   80880:	mov	r5, r3
   80884:	mov	r3, #2
   80888:	mov	r2, r5
   8088c:	mov	r1, r4
   80890:	mov	r0, r6
   80894:	bl	2d880 <fputs@plt+0x1c70c>
   80898:	subs	r5, r0, #0
   8089c:	moveq	r7, #0
   808a0:	beq	808d0 <fputs@plt+0x6f75c>
   808a4:	add	r3, sp, #20
   808a8:	str	r3, [sp, #8]
   808ac:	str	r7, [sp, #4]
   808b0:	mov	r3, #0
   808b4:	str	r3, [sp]
   808b8:	mov	r3, r8
   808bc:	mvn	r2, #0
   808c0:	mov	r1, r5
   808c4:	mov	r0, r6
   808c8:	bl	804dc <fputs@plt+0x6f368>
   808cc:	mov	r7, r0
   808d0:	ldr	r1, [sp, #20]
   808d4:	ldr	r3, [sp, #52]	; 0x34
   808d8:	cmp	r3, #0
   808dc:	cmpne	r1, #0
   808e0:	bne	80914 <fputs@plt+0x6f7a0>
   808e4:	mov	r1, r5
   808e8:	mov	r0, r6
   808ec:	bl	214f4 <fputs@plt+0x10380>
   808f0:	mov	r1, r7
   808f4:	mov	r0, r6
   808f8:	bl	23750 <fputs@plt+0x125dc>
   808fc:	add	sp, sp, #24
   80900:	ldrd	r4, [sp]
   80904:	ldrd	r6, [sp, #8]
   80908:	ldr	r8, [sp, #16]
   8090c:	add	sp, sp, #20
   80910:	pop	{pc}		; (ldr pc, [sp], #4)
   80914:	sub	r1, r1, r5
   80918:	mov	r0, r5
   8091c:	bl	14054 <fputs@plt+0x2ee0>
   80920:	cmp	r0, #0
   80924:	ble	80954 <fputs@plt+0x6f7e0>
   80928:	mov	r2, #0
   8092c:	ldrb	r3, [r4]
   80930:	ldrb	r1, [r4, #1]
   80934:	add	r3, r3, r1, lsl #8
   80938:	sub	r3, r3, #55296	; 0xd800
   8093c:	cmp	r3, #2048	; 0x800
   80940:	addcs	r4, r4, #2
   80944:	addcc	r4, r4, #4
   80948:	add	r2, r2, #1
   8094c:	cmp	r0, r2
   80950:	bne	8092c <fputs@plt+0x6f7b8>
   80954:	ldr	r3, [sp, #52]	; 0x34
   80958:	str	r4, [r3]
   8095c:	b	808e4 <fputs@plt+0x6f770>
   80960:	push	{lr}		; (str lr, [sp, #-4]!)
   80964:	sub	sp, sp, #12
   80968:	ldr	ip, [sp, #16]
   8096c:	str	ip, [sp, #4]
   80970:	str	r3, [sp]
   80974:	mov	r3, #0
   80978:	bl	807e4 <fputs@plt+0x6f670>
   8097c:	add	sp, sp, #12
   80980:	pop	{pc}		; (ldr pc, [sp], #4)
   80984:	push	{lr}		; (str lr, [sp, #-4]!)
   80988:	sub	sp, sp, #12
   8098c:	ldr	ip, [sp, #16]
   80990:	str	ip, [sp, #4]
   80994:	str	r3, [sp]
   80998:	mov	r3, #1
   8099c:	bl	807e4 <fputs@plt+0x6f670>
   809a0:	add	sp, sp, #12
   809a4:	pop	{pc}		; (ldr pc, [sp], #4)
   809a8:	push	{r1, r2, r3}
   809ac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   809b0:	strd	r6, [sp, #8]
   809b4:	str	r8, [sp, #16]
   809b8:	str	lr, [sp, #20]
   809bc:	sub	sp, sp, #116	; 0x74
   809c0:	mov	r3, #0
   809c4:	str	r3, [sp, #104]	; 0x68
   809c8:	ldr	r3, [r0, #68]	; 0x44
   809cc:	cmp	r3, #0
   809d0:	beq	809f4 <fputs@plt+0x6f880>
   809d4:	add	sp, sp, #116	; 0x74
   809d8:	ldrd	r4, [sp]
   809dc:	ldrd	r6, [sp, #8]
   809e0:	ldr	r8, [sp, #16]
   809e4:	ldr	lr, [sp, #20]
   809e8:	add	sp, sp, #24
   809ec:	add	sp, sp, #12
   809f0:	bx	lr
   809f4:	mov	r4, r0
   809f8:	ldr	r5, [r0]
   809fc:	add	r2, sp, #144	; 0x90
   80a00:	str	r2, [sp, #108]	; 0x6c
   80a04:	ldr	r1, [sp, #140]	; 0x8c
   80a08:	mov	r0, r5
   80a0c:	bl	38b50 <fputs@plt+0x279dc>
   80a10:	subs	r8, r0, #0
   80a14:	beq	809d4 <fputs@plt+0x6f860>
   80a18:	ldrb	r3, [r4, #18]
   80a1c:	add	r3, r3, #1
   80a20:	strb	r3, [r4, #18]
   80a24:	add	r6, r4, #444	; 0x1bc
   80a28:	mov	r7, #100	; 0x64
   80a2c:	mov	r2, r7
   80a30:	mov	r1, r6
   80a34:	add	r0, sp, #4
   80a38:	bl	10fdc <memcpy@plt>
   80a3c:	mov	r2, r7
   80a40:	mov	r1, #0
   80a44:	mov	r0, r6
   80a48:	bl	10f40 <memset@plt>
   80a4c:	add	r2, sp, #104	; 0x68
   80a50:	mov	r1, r8
   80a54:	mov	r0, r4
   80a58:	bl	7fc58 <fputs@plt+0x6eae4>
   80a5c:	ldr	r1, [sp, #104]	; 0x68
   80a60:	mov	r0, r5
   80a64:	bl	214f4 <fputs@plt+0x10380>
   80a68:	mov	r1, r8
   80a6c:	mov	r0, r5
   80a70:	bl	214f4 <fputs@plt+0x10380>
   80a74:	mov	r2, r7
   80a78:	add	r1, sp, #4
   80a7c:	mov	r0, r6
   80a80:	bl	10fdc <memcpy@plt>
   80a84:	ldrb	r3, [r4, #18]
   80a88:	sub	r3, r3, #1
   80a8c:	strb	r3, [r4, #18]
   80a90:	b	809d4 <fputs@plt+0x6f860>
   80a94:	strd	r4, [sp, #-32]!	; 0xffffffe0
   80a98:	strd	r6, [sp, #8]
   80a9c:	strd	r8, [sp, #16]
   80aa0:	str	sl, [sp, #24]
   80aa4:	str	lr, [sp, #28]
   80aa8:	sub	sp, sp, #32
   80aac:	mov	r5, r0
   80ab0:	mov	sl, r2
   80ab4:	mov	r9, r3
   80ab8:	ldr	r3, [r0]
   80abc:	ldr	r3, [r3, #16]
   80ac0:	ldr	r6, [r3, r1, lsl #4]
   80ac4:	mov	r4, #1
   80ac8:	movw	r7, #60608	; 0xecc0
   80acc:	movt	r7, #8
   80ad0:	movw	r8, #60624	; 0xecd0
   80ad4:	movt	r8, #8
   80ad8:	b	80b04 <fputs@plt+0x6f990>
   80adc:	str	r9, [sp, #4]
   80ae0:	str	sl, [sp]
   80ae4:	add	r3, sp, #8
   80ae8:	mov	r2, r6
   80aec:	mov	r1, r8
   80af0:	mov	r0, r5
   80af4:	bl	809a8 <fputs@plt+0x6f834>
   80af8:	add	r4, r4, #1
   80afc:	cmp	r4, #5
   80b00:	beq	80b34 <fputs@plt+0x6f9c0>
   80b04:	mov	r3, r4
   80b08:	mov	r2, r7
   80b0c:	add	r1, sp, #8
   80b10:	mov	r0, #24
   80b14:	bl	319a0 <fputs@plt+0x2082c>
   80b18:	mov	r2, r6
   80b1c:	add	r1, sp, #8
   80b20:	ldr	r0, [r5]
   80b24:	bl	19020 <fputs@plt+0x7eac>
   80b28:	cmp	r0, #0
   80b2c:	bne	80adc <fputs@plt+0x6f968>
   80b30:	b	80af8 <fputs@plt+0x6f984>
   80b34:	add	sp, sp, #32
   80b38:	ldrd	r4, [sp]
   80b3c:	ldrd	r6, [sp, #8]
   80b40:	ldrd	r8, [sp, #16]
   80b44:	ldr	sl, [sp, #24]
   80b48:	add	sp, sp, #28
   80b4c:	pop	{pc}		; (ldr pc, [sp], #4)
   80b50:	strd	r4, [sp, #-28]!	; 0xffffffe4
   80b54:	strd	r6, [sp, #8]
   80b58:	strd	r8, [sp, #16]
   80b5c:	str	lr, [sp, #24]
   80b60:	sub	sp, sp, #20
   80b64:	mov	r7, r0
   80b68:	mov	r5, r1
   80b6c:	ldr	r8, [r0]
   80b70:	ldr	r1, [r1, #20]
   80b74:	mov	r0, r8
   80b78:	bl	1a280 <fputs@plt+0x910c>
   80b7c:	mov	r6, r0
   80b80:	ldr	r0, [r5, #24]
   80b84:	ldr	r1, [r5, #4]
   80b88:	add	r0, r0, #8
   80b8c:	bl	15a18 <fputs@plt+0x48a4>
   80b90:	ldr	r3, [r8, #16]
   80b94:	ldr	r9, [r3, r6, lsl #4]
   80b98:	movw	r2, #54264	; 0xd3f8
   80b9c:	movt	r2, #8
   80ba0:	movw	r3, #54244	; 0xd3e4
   80ba4:	movt	r3, #8
   80ba8:	cmp	r6, #1
   80bac:	movne	r4, r2
   80bb0:	moveq	r4, r3
   80bb4:	cmp	r6, #1
   80bb8:	ldr	r3, [r0]
   80bbc:	str	r9, [sp]
   80bc0:	ldr	r2, [r5]
   80bc4:	movne	r1, #16
   80bc8:	moveq	r1, #14
   80bcc:	mov	r0, r7
   80bd0:	bl	3916c <fputs@plt+0x27ff8>
   80bd4:	cmp	r0, #0
   80bd8:	beq	80bf4 <fputs@plt+0x6fa80>
   80bdc:	add	sp, sp, #20
   80be0:	ldrd	r4, [sp]
   80be4:	ldrd	r6, [sp, #8]
   80be8:	ldrd	r8, [sp, #16]
   80bec:	add	sp, sp, #24
   80bf0:	pop	{pc}		; (ldr pc, [sp], #4)
   80bf4:	str	r9, [sp]
   80bf8:	mov	r3, #0
   80bfc:	mov	r2, r4
   80c00:	mov	r1, #9
   80c04:	mov	r0, r7
   80c08:	bl	3916c <fputs@plt+0x27ff8>
   80c0c:	cmp	r0, #0
   80c10:	bne	80bdc <fputs@plt+0x6fa68>
   80c14:	mov	r0, r7
   80c18:	bl	2de28 <fputs@plt+0x1ccb4>
   80c1c:	subs	r9, r0, #0
   80c20:	beq	80bdc <fputs@plt+0x6fa68>
   80c24:	ldr	r3, [r8, #16]
   80c28:	ldr	r2, [r3, r6, lsl #4]
   80c2c:	ldr	r3, [r5]
   80c30:	str	r3, [sp]
   80c34:	mov	r3, r4
   80c38:	movw	r1, #60656	; 0xecf0
   80c3c:	movt	r1, #8
   80c40:	mov	r0, r7
   80c44:	bl	809a8 <fputs@plt+0x6f834>
   80c48:	mov	r1, r6
   80c4c:	mov	r0, r7
   80c50:	bl	2e73c <fputs@plt+0x1d5c8>
   80c54:	mov	r3, #0
   80c58:	str	r3, [sp, #8]
   80c5c:	ldr	r2, [r5]
   80c60:	str	r2, [sp, #4]
   80c64:	str	r3, [sp]
   80c68:	mov	r2, r6
   80c6c:	mov	r1, #127	; 0x7f
   80c70:	mov	r0, r9
   80c74:	bl	2dee0 <fputs@plt+0x1cd6c>
   80c78:	b	80bdc <fputs@plt+0x6fa68>
   80c7c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   80c80:	strd	r6, [sp, #8]
   80c84:	str	r8, [sp, #16]
   80c88:	str	lr, [sp, #20]
   80c8c:	sub	sp, sp, #16
   80c90:	mov	r4, r0
   80c94:	mov	r7, r1
   80c98:	mov	r6, r2
   80c9c:	bl	2de28 <fputs@plt+0x1ccb4>
   80ca0:	mov	r8, r0
   80ca4:	mov	r0, r4
   80ca8:	bl	18ec4 <fputs@plt+0x7d50>
   80cac:	mov	r5, r0
   80cb0:	str	r6, [sp]
   80cb4:	mov	r3, r0
   80cb8:	mov	r2, r7
   80cbc:	mov	r1, #118	; 0x76
   80cc0:	mov	r0, r8
   80cc4:	bl	2dd84 <fputs@plt+0x1cc10>
   80cc8:	mov	r0, r4
   80ccc:	bl	19808 <fputs@plt+0x8694>
   80cd0:	ldr	r3, [r4]
   80cd4:	ldr	r3, [r3, #16]
   80cd8:	ldr	r2, [r3, r6, lsl #4]
   80cdc:	movw	r1, #54244	; 0xd3e4
   80ce0:	movt	r1, #8
   80ce4:	movw	r3, #54264	; 0xd3f8
   80ce8:	movt	r3, #8
   80cec:	str	r5, [sp, #8]
   80cf0:	str	r5, [sp, #4]
   80cf4:	str	r7, [sp]
   80cf8:	cmp	r6, #1
   80cfc:	moveq	r3, r1
   80d00:	movw	r1, #60708	; 0xed24
   80d04:	movt	r1, #8
   80d08:	mov	r0, r4
   80d0c:	bl	809a8 <fputs@plt+0x6f834>
   80d10:	mov	r1, r5
   80d14:	mov	r0, r4
   80d18:	bl	18efc <fputs@plt+0x7d88>
   80d1c:	add	sp, sp, #16
   80d20:	ldrd	r4, [sp]
   80d24:	ldrd	r6, [sp, #8]
   80d28:	ldr	r8, [sp, #16]
   80d2c:	add	sp, sp, #20
   80d30:	pop	{pc}		; (ldr pc, [sp], #4)
   80d34:	strd	r4, [sp, #-36]!	; 0xffffffdc
   80d38:	strd	r6, [sp, #8]
   80d3c:	strd	r8, [sp, #16]
   80d40:	strd	sl, [sp, #24]
   80d44:	str	lr, [sp, #32]
   80d48:	sub	sp, sp, #36	; 0x24
   80d4c:	mov	r6, r1
   80d50:	mov	r7, r3
   80d54:	ldr	r4, [r0]
   80d58:	ldrb	r3, [r4, #69]	; 0x45
   80d5c:	cmp	r3, #0
   80d60:	beq	80d8c <fputs@plt+0x6fc18>
   80d64:	mov	r1, r6
   80d68:	mov	r0, r4
   80d6c:	bl	25a68 <fputs@plt+0x148f4>
   80d70:	add	sp, sp, #36	; 0x24
   80d74:	ldrd	r4, [sp]
   80d78:	ldrd	r6, [sp, #8]
   80d7c:	ldrd	r8, [sp, #16]
   80d80:	ldrd	sl, [sp, #24]
   80d84:	add	sp, sp, #32
   80d88:	pop	{pc}		; (ldr pc, [sp], #4)
   80d8c:	mov	r5, r0
   80d90:	mov	r8, r2
   80d94:	bl	6fe44 <fputs@plt+0x5ecd0>
   80d98:	cmp	r0, #0
   80d9c:	bne	80d64 <fputs@plt+0x6fbf0>
   80da0:	cmp	r7, #0
   80da4:	beq	813b8 <fputs@plt+0x70244>
   80da8:	ldrb	r3, [r4, #73]	; 0x49
   80dac:	add	r3, r3, #1
   80db0:	strb	r3, [r4, #73]	; 0x49
   80db4:	add	r2, r6, #8
   80db8:	mov	r1, r8
   80dbc:	mov	r0, r5
   80dc0:	bl	70604 <fputs@plt+0x5f490>
   80dc4:	ldrb	r3, [r4, #73]	; 0x49
   80dc8:	sub	r3, r3, #1
   80dcc:	strb	r3, [r4, #73]	; 0x49
   80dd0:	subs	r7, r0, #0
   80dd4:	beq	8100c <fputs@plt+0x6fe98>
   80dd8:	ldr	r1, [r7, #64]	; 0x40
   80ddc:	mov	r0, r4
   80de0:	bl	1a280 <fputs@plt+0x910c>
   80de4:	mov	sl, r0
   80de8:	ldrb	r3, [r7, #42]	; 0x2a
   80dec:	tst	r3, #16
   80df0:	bne	8101c <fputs@plt+0x6fea8>
   80df4:	movw	r9, #54244	; 0xd3e4
   80df8:	movt	r9, #8
   80dfc:	movw	r3, #54264	; 0xd3f8
   80e00:	movt	r3, #8
   80e04:	cmp	sl, #1
   80e08:	movne	r9, r3
   80e0c:	lsl	r3, sl, #4
   80e10:	str	r3, [sp, #16]
   80e14:	ldr	r3, [r4, #16]
   80e18:	ldr	fp, [r3, sl, lsl #4]
   80e1c:	str	fp, [sp]
   80e20:	mov	r3, #0
   80e24:	mov	r2, r9
   80e28:	mov	r1, #9
   80e2c:	mov	r0, r5
   80e30:	bl	3916c <fputs@plt+0x27ff8>
   80e34:	cmp	r0, #0
   80e38:	bne	80d64 <fputs@plt+0x6fbf0>
   80e3c:	cmp	r8, #0
   80e40:	beq	81034 <fputs@plt+0x6fec0>
   80e44:	mov	r3, #0
   80e48:	cmp	sl, #1
   80e4c:	moveq	r1, #15
   80e50:	movne	r1, #17
   80e54:	ldr	r2, [r7]
   80e58:	str	fp, [sp]
   80e5c:	mov	r0, r5
   80e60:	bl	3916c <fputs@plt+0x27ff8>
   80e64:	cmp	r0, #0
   80e68:	bne	80d64 <fputs@plt+0x6fbf0>
   80e6c:	ldr	r2, [r7]
   80e70:	str	fp, [sp]
   80e74:	mov	r3, #0
   80e78:	mov	r1, #9
   80e7c:	mov	r0, r5
   80e80:	bl	3916c <fputs@plt+0x27ff8>
   80e84:	cmp	r0, #0
   80e88:	bne	80d64 <fputs@plt+0x6fbf0>
   80e8c:	ldr	fp, [r7]
   80e90:	mov	r2, #7
   80e94:	movw	r1, #49052	; 0xbf9c
   80e98:	movt	r1, #8
   80e9c:	mov	r0, fp
   80ea0:	bl	29644 <fputs@plt+0x184d0>
   80ea4:	cmp	r0, #0
   80ea8:	bne	80ec8 <fputs@plt+0x6fd54>
   80eac:	mov	r2, #11
   80eb0:	movw	r1, #60764	; 0xed5c
   80eb4:	movt	r1, #8
   80eb8:	mov	r0, fp
   80ebc:	bl	29644 <fputs@plt+0x184d0>
   80ec0:	cmp	r0, #0
   80ec4:	bne	81070 <fputs@plt+0x6fefc>
   80ec8:	cmp	r8, #0
   80ecc:	beq	810a0 <fputs@plt+0x6ff2c>
   80ed0:	ldr	r3, [r7, #12]
   80ed4:	cmp	r3, #0
   80ed8:	beq	81088 <fputs@plt+0x6ff14>
   80edc:	mov	r0, r5
   80ee0:	bl	2de28 <fputs@plt+0x1ccb4>
   80ee4:	cmp	r0, #0
   80ee8:	beq	80d64 <fputs@plt+0x6fbf0>
   80eec:	mov	r2, sl
   80ef0:	mov	r1, #1
   80ef4:	mov	r0, r5
   80ef8:	bl	58200 <fputs@plt+0x4708c>
   80efc:	ldr	r3, [r7]
   80f00:	movw	r2, #60872	; 0xedc8
   80f04:	movt	r2, #8
   80f08:	mov	r1, sl
   80f0c:	mov	r0, r5
   80f10:	bl	80a94 <fputs@plt+0x6f920>
   80f14:	ldr	fp, [r5]
   80f18:	ldr	r3, [fp, #24]
   80f1c:	tst	r3, #524288	; 0x80000
   80f20:	beq	80f3c <fputs@plt+0x6fdc8>
   80f24:	ldrb	r3, [r7, #42]	; 0x2a
   80f28:	tst	r3, #16
   80f2c:	bne	80f3c <fputs@plt+0x6fdc8>
   80f30:	ldr	r3, [r7, #12]
   80f34:	cmp	r3, #0
   80f38:	beq	810c4 <fputs@plt+0x6ff50>
   80f3c:	ldr	r3, [r5]
   80f40:	str	r3, [sp, #20]
   80f44:	ldr	r3, [r3, #16]
   80f48:	str	r3, [sp, #28]
   80f4c:	mov	r0, r5
   80f50:	bl	2de28 <fputs@plt+0x1ccb4>
   80f54:	str	r0, [sp, #24]
   80f58:	mov	r2, sl
   80f5c:	mov	r1, #1
   80f60:	mov	r0, r5
   80f64:	bl	58200 <fputs@plt+0x4708c>
   80f68:	ldrb	r3, [r7, #42]	; 0x2a
   80f6c:	tst	r3, #16
   80f70:	bne	81214 <fputs@plt+0x700a0>
   80f74:	mov	r1, r7
   80f78:	mov	r0, r5
   80f7c:	bl	1a48c <fputs@plt+0x9318>
   80f80:	subs	fp, r0, #0
   80f84:	beq	80fa0 <fputs@plt+0x6fe2c>
   80f88:	mov	r1, fp
   80f8c:	mov	r0, r5
   80f90:	bl	80b50 <fputs@plt+0x6f9dc>
   80f94:	ldr	fp, [fp, #32]
   80f98:	cmp	fp, #0
   80f9c:	bne	80f88 <fputs@plt+0x6fe14>
   80fa0:	ldrb	r3, [r7, #42]	; 0x2a
   80fa4:	tst	r3, #8
   80fa8:	bne	81224 <fputs@plt+0x700b0>
   80fac:	ldr	r3, [sp, #28]
   80fb0:	ldr	r2, [r3, sl, lsl #4]
   80fb4:	ldr	r3, [r7]
   80fb8:	str	r3, [sp]
   80fbc:	mov	r3, r9
   80fc0:	movw	r1, #60924	; 0xedfc
   80fc4:	movt	r1, #8
   80fc8:	mov	r0, r5
   80fcc:	bl	809a8 <fputs@plt+0x6f834>
   80fd0:	cmp	r8, #0
   80fd4:	bne	81258 <fputs@plt+0x700e4>
   80fd8:	ldrb	r3, [r7, #42]	; 0x2a
   80fdc:	tst	r3, #16
   80fe0:	beq	81244 <fputs@plt+0x700d0>
   80fe4:	mov	r3, #0
   80fe8:	str	r3, [sp, #8]
   80fec:	ldr	r2, [r7]
   80ff0:	str	r2, [sp, #4]
   80ff4:	str	r3, [sp]
   80ff8:	mov	r2, sl
   80ffc:	mov	r1, #151	; 0x97
   81000:	ldr	r0, [sp, #24]
   81004:	bl	2dee0 <fputs@plt+0x1cd6c>
   81008:	b	81264 <fputs@plt+0x700f0>
   8100c:	ldr	r1, [r6, #12]
   81010:	mov	r0, r5
   81014:	bl	58254 <fputs@plt+0x470e0>
   81018:	b	80d64 <fputs@plt+0x6fbf0>
   8101c:	mov	r1, r7
   81020:	mov	r0, r5
   81024:	bl	54c44 <fputs@plt+0x43ad0>
   81028:	cmp	r0, #0
   8102c:	beq	80df4 <fputs@plt+0x6fc80>
   81030:	b	80d64 <fputs@plt+0x6fbf0>
   81034:	ldrb	r3, [r7, #42]	; 0x2a
   81038:	tst	r3, #16
   8103c:	bne	81054 <fputs@plt+0x6fee0>
   81040:	mov	r3, #0
   81044:	cmp	sl, #1
   81048:	moveq	r1, #13
   8104c:	movne	r1, #11
   81050:	b	80e54 <fputs@plt+0x6fce0>
   81054:	mov	r1, r7
   81058:	mov	r0, r4
   8105c:	bl	1a694 <fputs@plt+0x9520>
   81060:	ldr	r3, [r0, #4]
   81064:	ldr	r3, [r3, #4]
   81068:	mov	r1, #30
   8106c:	b	80e54 <fputs@plt+0x6fce0>
   81070:	mov	r2, fp
   81074:	movw	r1, #60776	; 0xed68
   81078:	movt	r1, #8
   8107c:	mov	r0, r5
   81080:	bl	3907c <fputs@plt+0x27f08>
   81084:	b	80d64 <fputs@plt+0x6fbf0>
   81088:	mov	r2, fp
   8108c:	movw	r1, #60804	; 0xed84
   81090:	movt	r1, #8
   81094:	mov	r0, r5
   81098:	bl	3907c <fputs@plt+0x27f08>
   8109c:	b	80d64 <fputs@plt+0x6fbf0>
   810a0:	ldr	r3, [r7, #12]
   810a4:	cmp	r3, #0
   810a8:	beq	80edc <fputs@plt+0x6fd68>
   810ac:	mov	r2, fp
   810b0:	movw	r1, #60840	; 0xeda8
   810b4:	movt	r1, #8
   810b8:	mov	r0, r5
   810bc:	bl	3907c <fputs@plt+0x27f08>
   810c0:	b	80d64 <fputs@plt+0x6fbf0>
   810c4:	mov	r0, r5
   810c8:	bl	2de28 <fputs@plt+0x1ccb4>
   810cc:	str	r0, [sp, #20]
   810d0:	mov	r0, r7
   810d4:	bl	19d68 <fputs@plt+0x8bf4>
   810d8:	cmp	r0, #0
   810dc:	beq	81178 <fputs@plt+0x70004>
   810e0:	mov	r3, #1
   810e4:	strb	r3, [r5, #442]	; 0x1ba
   810e8:	mov	r2, #0
   810ec:	mov	r1, r6
   810f0:	mov	r0, fp
   810f4:	bl	22908 <fputs@plt+0x11794>
   810f8:	mov	r2, #0
   810fc:	mov	r1, r0
   81100:	mov	r0, r5
   81104:	bl	74a9c <fputs@plt+0x63928>
   81108:	mov	r3, #0
   8110c:	strb	r3, [r5, #442]	; 0x1ba
   81110:	ldr	r3, [fp, #24]
   81114:	ands	r3, r3, #16777216	; 0x1000000
   81118:	str	r3, [sp, #24]
   8111c:	bne	80f3c <fputs@plt+0x6fdc8>
   81120:	ldr	r0, [sp, #20]
   81124:	ldr	r3, [r0, #32]
   81128:	add	r3, r3, #2
   8112c:	mov	r2, #0
   81130:	mov	r1, #136	; 0x88
   81134:	bl	2e4d0 <fputs@plt+0x1d35c>
   81138:	mov	r3, #4
   8113c:	str	r3, [sp, #4]
   81140:	mvn	r3, #1
   81144:	str	r3, [sp]
   81148:	mov	r3, #0
   8114c:	mov	r2, #2
   81150:	movw	r1, #787	; 0x313
   81154:	mov	r0, r5
   81158:	bl	2e078 <fputs@plt+0x1cf04>
   8115c:	ldr	r3, [sp, #24]
   81160:	cmp	r3, #0
   81164:	beq	80f3c <fputs@plt+0x6fdc8>
   81168:	mov	r1, r3
   8116c:	ldr	r0, [sp, #20]
   81170:	bl	179c8 <fputs@plt+0x6854>
   81174:	b	80f3c <fputs@plt+0x6fdc8>
   81178:	ldr	r3, [r7, #16]
   8117c:	cmp	r3, #0
   81180:	beq	80f3c <fputs@plt+0x6fdc8>
   81184:	ldrb	r2, [r3, #24]
   81188:	cmp	r2, #0
   8118c:	bne	811b4 <fputs@plt+0x70040>
   81190:	ldr	r2, [fp, #24]
   81194:	tst	r2, #16777216	; 0x1000000
   81198:	bne	811b4 <fputs@plt+0x70040>
   8119c:	ldr	r3, [r3, #4]
   811a0:	cmp	r3, #0
   811a4:	beq	80f3c <fputs@plt+0x6fdc8>
   811a8:	ldrb	r2, [r3, #24]
   811ac:	cmp	r2, #0
   811b0:	beq	8119c <fputs@plt+0x70028>
   811b4:	ldr	r0, [sp, #20]
   811b8:	bl	2dc2c <fputs@plt+0x1cab8>
   811bc:	mov	r3, r0
   811c0:	str	r0, [sp, #24]
   811c4:	mov	r2, #1
   811c8:	mov	r1, #136	; 0x88
   811cc:	ldr	r0, [sp, #20]
   811d0:	bl	2e4d0 <fputs@plt+0x1d35c>
   811d4:	mov	r3, #1
   811d8:	strb	r3, [r5, #442]	; 0x1ba
   811dc:	mov	r2, #0
   811e0:	mov	r1, r6
   811e4:	mov	r0, fp
   811e8:	bl	22908 <fputs@plt+0x11794>
   811ec:	mov	r2, #0
   811f0:	mov	r1, r0
   811f4:	mov	r0, r5
   811f8:	bl	74a9c <fputs@plt+0x63928>
   811fc:	mov	r3, #0
   81200:	strb	r3, [r5, #442]	; 0x1ba
   81204:	ldr	r3, [fp, #24]
   81208:	tst	r3, #16777216	; 0x1000000
   8120c:	bne	8115c <fputs@plt+0x6ffe8>
   81210:	b	81120 <fputs@plt+0x6ffac>
   81214:	mov	r1, #149	; 0x95
   81218:	ldr	r0, [sp, #24]
   8121c:	bl	2de08 <fputs@plt+0x1cc94>
   81220:	b	80f74 <fputs@plt+0x6fe00>
   81224:	ldr	r3, [r7]
   81228:	ldr	r2, [sp, #28]
   8122c:	ldr	r2, [r2, sl, lsl #4]
   81230:	movw	r1, #60876	; 0xedcc
   81234:	movt	r1, #8
   81238:	mov	r0, r5
   8123c:	bl	809a8 <fputs@plt+0x6f834>
   81240:	b	80fac <fputs@plt+0x6fe38>
   81244:	ldr	fp, [r7, #28]
   81248:	mov	ip, r8
   8124c:	b	81388 <fputs@plt+0x70214>
   81250:	mov	r9, fp
   81254:	b	81360 <fputs@plt+0x701ec>
   81258:	ldrb	r3, [r7, #42]	; 0x2a
   8125c:	tst	r3, #16
   81260:	bne	80fe4 <fputs@plt+0x6fe70>
   81264:	mov	r3, #0
   81268:	str	r3, [sp, #8]
   8126c:	ldr	r2, [r7]
   81270:	str	r2, [sp, #4]
   81274:	str	r3, [sp]
   81278:	mov	r2, sl
   8127c:	mov	r1, #125	; 0x7d
   81280:	ldr	r0, [sp, #24]
   81284:	bl	2dee0 <fputs@plt+0x1cd6c>
   81288:	mov	r1, sl
   8128c:	mov	r0, r5
   81290:	bl	2e73c <fputs@plt+0x1d5c8>
   81294:	ldr	r3, [sp, #20]
   81298:	ldr	r3, [r3, #16]
   8129c:	ldr	r2, [sp, #16]
   812a0:	add	r3, r3, r2
   812a4:	ldr	r3, [r3, #12]
   812a8:	ldrh	r2, [r3, #78]	; 0x4e
   812ac:	tst	r2, #2
   812b0:	beq	80d64 <fputs@plt+0x6fbf0>
   812b4:	ldr	r5, [r3, #16]
   812b8:	cmp	r5, #0
   812bc:	beq	812fc <fputs@plt+0x70188>
   812c0:	mov	r8, #0
   812c4:	b	812d4 <fputs@plt+0x70160>
   812c8:	ldr	r5, [r5]
   812cc:	cmp	r5, #0
   812d0:	beq	812fc <fputs@plt+0x70188>
   812d4:	ldr	r7, [r5, #8]
   812d8:	ldr	r3, [r7, #12]
   812dc:	cmp	r3, #0
   812e0:	beq	812c8 <fputs@plt+0x70154>
   812e4:	mov	r1, r7
   812e8:	ldr	r0, [sp, #20]
   812ec:	bl	25e5c <fputs@plt+0x14ce8>
   812f0:	str	r8, [r7, #4]
   812f4:	strh	r8, [r7, #34]	; 0x22
   812f8:	b	812c8 <fputs@plt+0x70154>
   812fc:	ldr	r3, [sp, #20]
   81300:	ldr	r3, [r3, #16]
   81304:	ldr	r2, [sp, #16]
   81308:	add	r3, r3, r2
   8130c:	ldr	r2, [r3, #12]
   81310:	ldrh	r3, [r2, #78]	; 0x4e
   81314:	bic	r3, r3, #2
   81318:	strh	r3, [r2, #78]	; 0x4e
   8131c:	b	80d64 <fputs@plt+0x6fbf0>
   81320:	ldr	r3, [r7, #8]
   81324:	cmp	r3, #0
   81328:	beq	81258 <fputs@plt+0x700e4>
   8132c:	mov	r9, r8
   81330:	ldr	r2, [r3, #44]	; 0x2c
   81334:	cmp	ip, r2
   81338:	movle	r1, r0
   8133c:	orrgt	r1, r0, #1
   81340:	cmp	r2, r9
   81344:	movle	r1, #0
   81348:	andgt	r1, r1, #1
   8134c:	cmp	r1, #0
   81350:	movne	r9, r2
   81354:	ldr	r3, [r3, #20]
   81358:	cmp	r3, #0
   8135c:	bne	81330 <fputs@plt+0x701bc>
   81360:	cmp	r9, #0
   81364:	beq	81258 <fputs@plt+0x700e4>
   81368:	ldr	r1, [r7, #64]	; 0x40
   8136c:	ldr	r0, [r5]
   81370:	bl	1a280 <fputs@plt+0x910c>
   81374:	mov	r2, r0
   81378:	mov	r1, r9
   8137c:	mov	r0, r5
   81380:	bl	80c7c <fputs@plt+0x6fb08>
   81384:	mov	ip, r9
   81388:	clz	r0, ip
   8138c:	lsr	r0, r0, #5
   81390:	cmp	fp, ip
   81394:	movge	r3, r0
   81398:	orrlt	r3, r0, #1
   8139c:	cmp	r3, #0
   813a0:	beq	81320 <fputs@plt+0x701ac>
   813a4:	ldr	r3, [r7, #8]
   813a8:	cmp	r3, #0
   813ac:	beq	81250 <fputs@plt+0x700dc>
   813b0:	mov	r9, fp
   813b4:	b	81330 <fputs@plt+0x701bc>
   813b8:	add	r2, r6, #8
   813bc:	mov	r1, r8
   813c0:	mov	r0, r5
   813c4:	bl	70604 <fputs@plt+0x5f490>
   813c8:	subs	r7, r0, #0
   813cc:	bne	80dd8 <fputs@plt+0x6fc64>
   813d0:	b	80d64 <fputs@plt+0x6fbf0>
   813d4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   813d8:	strd	r6, [sp, #8]
   813dc:	strd	r8, [sp, #16]
   813e0:	strd	sl, [sp, #24]
   813e4:	str	lr, [sp, #32]
   813e8:	sub	sp, sp, #108	; 0x6c
   813ec:	mov	r6, r3
   813f0:	str	r3, [sp, #16]
   813f4:	ldr	fp, [r0]
   813f8:	mov	r3, #0
   813fc:	str	r3, [sp, #76]	; 0x4c
   81400:	str	r3, [sp, #72]	; 0x48
   81404:	ldrb	r3, [fp, #69]	; 0x45
   81408:	cmp	r3, #0
   8140c:	bne	82180 <fputs@plt+0x7100c>
   81410:	mov	r8, r0
   81414:	mov	r5, r1
   81418:	mov	r4, r2
   8141c:	ldrb	r3, [r0, #454]	; 0x1c6
   81420:	cmp	r3, #0
   81424:	bne	82190 <fputs@plt+0x7101c>
   81428:	ldr	r3, [r0, #68]	; 0x44
   8142c:	cmp	r3, #0
   81430:	bgt	821a0 <fputs@plt+0x7102c>
   81434:	bl	6fe44 <fputs@plt+0x5ecd0>
   81438:	cmp	r0, #0
   8143c:	bne	821b0 <fputs@plt+0x7103c>
   81440:	cmp	r6, #0
   81444:	beq	815b4 <fputs@plt+0x70440>
   81448:	add	r3, sp, #76	; 0x4c
   8144c:	mov	r2, r4
   81450:	mov	r1, r5
   81454:	mov	r0, r8
   81458:	bl	392dc <fputs@plt+0x28168>
   8145c:	subs	r3, r0, #0
   81460:	str	r3, [sp, #28]
   81464:	blt	821c0 <fputs@plt+0x7104c>
   81468:	ldrb	r3, [fp, #149]	; 0x95
   8146c:	cmp	r3, #0
   81470:	beq	814ec <fputs@plt+0x70378>
   81474:	ldr	r3, [sp, #76]	; 0x4c
   81478:	str	r3, [sp]
   8147c:	movw	r3, #63412	; 0xf7b4
   81480:	movt	r3, #8
   81484:	ldr	r5, [sp, #28]
   81488:	mov	r2, r5
   8148c:	mov	r1, r8
   81490:	add	r0, sp, #80	; 0x50
   81494:	bl	18fdc <fputs@plt+0x7e68>
   81498:	ldr	r4, [sp, #16]
   8149c:	mov	r1, r4
   814a0:	add	r0, sp, #80	; 0x50
   814a4:	bl	3a398 <fputs@plt+0x29224>
   814a8:	add	r2, r4, #8
   814ac:	mov	r1, #0
   814b0:	mov	r0, r8
   814b4:	bl	70604 <fputs@plt+0x5f490>
   814b8:	subs	sl, r0, #0
   814bc:	beq	821d0 <fputs@plt+0x7105c>
   814c0:	cmp	r5, #1
   814c4:	beq	8157c <fputs@plt+0x70408>
   814c8:	ldrb	r3, [sl, #42]	; 0x2a
   814cc:	tst	r3, #32
   814d0:	moveq	r3, #0
   814d4:	streq	r3, [sp, #40]	; 0x28
   814d8:	beq	815d8 <fputs@plt+0x70464>
   814dc:	mov	r0, sl
   814e0:	bl	191f0 <fputs@plt+0x807c>
   814e4:	str	r0, [sp, #40]	; 0x28
   814e8:	b	815d8 <fputs@plt+0x70464>
   814ec:	ldr	r1, [sp, #16]
   814f0:	mov	r0, r8
   814f4:	bl	716a4 <fputs@plt+0x60530>
   814f8:	ldr	r3, [r4, #4]
   814fc:	mov	r2, r0
   81500:	adds	r0, r0, #0
   81504:	movne	r0, #1
   81508:	cmp	r3, #0
   8150c:	movne	r0, #0
   81510:	cmp	r0, #0
   81514:	beq	81474 <fputs@plt+0x70300>
   81518:	ldr	r3, [fp, #16]
   8151c:	ldr	r2, [r2, #64]	; 0x40
   81520:	ldr	r3, [r3, #28]
   81524:	cmp	r2, r3
   81528:	bne	81474 <fputs@plt+0x70300>
   8152c:	ldr	r3, [sp, #76]	; 0x4c
   81530:	str	r3, [sp]
   81534:	movw	r3, #63412	; 0xf7b4
   81538:	movt	r3, #8
   8153c:	mov	r2, #1
   81540:	mov	r1, r8
   81544:	add	r0, sp, #80	; 0x50
   81548:	bl	18fdc <fputs@plt+0x7e68>
   8154c:	ldr	r4, [sp, #16]
   81550:	mov	r1, r4
   81554:	add	r0, sp, #80	; 0x50
   81558:	bl	3a398 <fputs@plt+0x29224>
   8155c:	add	r2, r4, #8
   81560:	mov	r1, #0
   81564:	mov	r0, r8
   81568:	bl	70604 <fputs@plt+0x5f490>
   8156c:	subs	sl, r0, #0
   81570:	beq	82200 <fputs@plt+0x7108c>
   81574:	mov	r3, #1
   81578:	str	r3, [sp, #28]
   8157c:	ldr	r3, [fp, #16]
   81580:	ldr	r2, [r3, #28]
   81584:	ldr	r3, [sl, #64]	; 0x40
   81588:	cmp	r2, r3
   8158c:	beq	814c8 <fputs@plt+0x70354>
   81590:	ldr	r2, [sl]
   81594:	movw	r1, #60988	; 0xee3c
   81598:	movt	r1, #8
   8159c:	mov	r0, r8
   815a0:	bl	3907c <fputs@plt+0x27f08>
   815a4:	mov	r3, #0
   815a8:	str	r3, [sp, #20]
   815ac:	str	r3, [sp, #24]
   815b0:	b	82104 <fputs@plt+0x70f90>
   815b4:	ldr	sl, [r8, #488]	; 0x1e8
   815b8:	cmp	sl, #0
   815bc:	beq	821dc <fputs@plt+0x71068>
   815c0:	ldr	r1, [sl, #64]	; 0x40
   815c4:	mov	r0, fp
   815c8:	bl	1a280 <fputs@plt+0x910c>
   815cc:	str	r0, [sp, #28]
   815d0:	ldr	r3, [sp, #16]
   815d4:	str	r3, [sp, #40]	; 0x28
   815d8:	ldr	r5, [sl]
   815dc:	mov	r2, #7
   815e0:	movw	r1, #49052	; 0xbf9c
   815e4:	movt	r1, #8
   815e8:	mov	r0, r5
   815ec:	bl	29644 <fputs@plt+0x184d0>
   815f0:	cmp	r0, #0
   815f4:	bne	81620 <fputs@plt+0x704ac>
   815f8:	ldrb	r3, [fp, #149]	; 0x95
   815fc:	cmp	r3, #0
   81600:	bne	81620 <fputs@plt+0x704ac>
   81604:	mov	r2, #9
   81608:	movw	r1, #61040	; 0xee70
   8160c:	movt	r1, #8
   81610:	add	r0, r5, #7
   81614:	bl	29644 <fputs@plt+0x184d0>
   81618:	cmp	r0, #0
   8161c:	bne	816ec <fputs@plt+0x70578>
   81620:	ldr	r3, [sl, #12]
   81624:	str	r3, [sp, #24]
   81628:	cmp	r3, #0
   8162c:	bne	81710 <fputs@plt+0x7059c>
   81630:	ldrb	r3, [sl, #42]	; 0x2a
   81634:	tst	r3, #16
   81638:	bne	81730 <fputs@plt+0x705bc>
   8163c:	ldr	r3, [sp, #28]
   81640:	lsl	r3, r3, #4
   81644:	str	r3, [sp, #36]	; 0x24
   81648:	ldr	r4, [fp, #16]
   8164c:	add	r9, r4, r3
   81650:	ldr	r1, [sp, #76]	; 0x4c
   81654:	cmp	r1, #0
   81658:	beq	81774 <fputs@plt+0x70600>
   8165c:	mov	r0, fp
   81660:	bl	1e2a8 <fputs@plt+0xd134>
   81664:	subs	r3, r0, #0
   81668:	mov	r5, r3
   8166c:	str	r3, [sp, #20]
   81670:	beq	821e8 <fputs@plt+0x71074>
   81674:	mov	r1, r3
   81678:	mov	r0, r8
   8167c:	bl	39398 <fputs@plt+0x28224>
   81680:	cmp	r0, #0
   81684:	bne	82104 <fputs@plt+0x70f90>
   81688:	ldrb	r3, [fp, #149]	; 0x95
   8168c:	cmp	r3, #0
   81690:	bne	816ac <fputs@plt+0x70538>
   81694:	mov	r2, #0
   81698:	mov	r1, r5
   8169c:	mov	r0, fp
   816a0:	bl	19020 <fputs@plt+0x7eac>
   816a4:	cmp	r0, #0
   816a8:	bne	8174c <fputs@plt+0x705d8>
   816ac:	ldr	r3, [sp, #36]	; 0x24
   816b0:	ldr	r2, [r4, r3]
   816b4:	ldr	r1, [sp, #20]
   816b8:	mov	r0, fp
   816bc:	bl	190d0 <fputs@plt+0x7f5c>
   816c0:	cmp	r0, #0
   816c4:	beq	817b4 <fputs@plt+0x70640>
   816c8:	ldr	r3, [sp, #164]	; 0xa4
   816cc:	cmp	r3, #0
   816d0:	bne	81764 <fputs@plt+0x705f0>
   816d4:	ldr	r2, [sp, #20]
   816d8:	movw	r1, #61180	; 0xeefc
   816dc:	movt	r1, #8
   816e0:	mov	r0, r8
   816e4:	bl	3907c <fputs@plt+0x27f08>
   816e8:	b	82104 <fputs@plt+0x70f90>
   816ec:	mov	r2, r5
   816f0:	movw	r1, #61052	; 0xee7c
   816f4:	movt	r1, #8
   816f8:	mov	r0, r8
   816fc:	bl	3907c <fputs@plt+0x27f08>
   81700:	mov	r3, #0
   81704:	str	r3, [sp, #20]
   81708:	str	r3, [sp, #24]
   8170c:	b	82104 <fputs@plt+0x70f90>
   81710:	movw	r1, #61080	; 0xee98
   81714:	movt	r1, #8
   81718:	mov	r0, r8
   8171c:	bl	3907c <fputs@plt+0x27f08>
   81720:	mov	r3, #0
   81724:	str	r3, [sp, #20]
   81728:	str	r3, [sp, #24]
   8172c:	b	82104 <fputs@plt+0x70f90>
   81730:	movw	r1, #61108	; 0xeeb4
   81734:	movt	r1, #8
   81738:	mov	r0, r8
   8173c:	bl	3907c <fputs@plt+0x27f08>
   81740:	ldr	r3, [sp, #24]
   81744:	str	r3, [sp, #20]
   81748:	b	82104 <fputs@plt+0x70f90>
   8174c:	ldr	r2, [sp, #20]
   81750:	movw	r1, #61144	; 0xeed8
   81754:	movt	r1, #8
   81758:	mov	r0, r8
   8175c:	bl	3907c <fputs@plt+0x27f08>
   81760:	b	82104 <fputs@plt+0x70f90>
   81764:	ldr	r1, [sp, #28]
   81768:	mov	r0, r8
   8176c:	bl	58198 <fputs@plt+0x47024>
   81770:	b	82104 <fputs@plt+0x70f90>
   81774:	ldr	r2, [sl, #8]
   81778:	cmp	r2, #0
   8177c:	beq	81864 <fputs@plt+0x706f0>
   81780:	mov	r3, #1
   81784:	ldr	r2, [r2, #20]
   81788:	add	r3, r3, #1
   8178c:	cmp	r2, #0
   81790:	bne	81784 <fputs@plt+0x70610>
   81794:	mov	r2, r5
   81798:	movw	r1, #61204	; 0xef14
   8179c:	movt	r1, #8
   817a0:	mov	r0, fp
   817a4:	bl	41d60 <fputs@plt+0x30bec>
   817a8:	subs	r3, r0, #0
   817ac:	str	r3, [sp, #20]
   817b0:	beq	821f4 <fputs@plt+0x71080>
   817b4:	ldr	r3, [sp, #36]	; 0x24
   817b8:	ldr	r4, [r4, r3]
   817bc:	ldr	r3, [sp, #28]
   817c0:	cmp	r3, #1
   817c4:	beq	82290 <fputs@plt+0x7111c>
   817c8:	str	r4, [sp]
   817cc:	mov	r3, #0
   817d0:	movw	r2, #54264	; 0xd3f8
   817d4:	movt	r2, #8
   817d8:	mov	r1, #18
   817dc:	mov	r0, r8
   817e0:	bl	3916c <fputs@plt+0x27ff8>
   817e4:	cmp	r0, #0
   817e8:	bne	82104 <fputs@plt+0x70f90>
   817ec:	movw	r3, #54264	; 0xd3f8
   817f0:	movt	r3, #8
   817f4:	str	r3, [sp, #52]	; 0x34
   817f8:	mov	r1, #1
   817fc:	ldr	r3, [sl]
   81800:	str	r4, [sp]
   81804:	ldr	r2, [sp, #20]
   81808:	mov	r0, r8
   8180c:	bl	3916c <fputs@plt+0x27ff8>
   81810:	subs	r3, r0, #0
   81814:	str	r3, [sp, #44]	; 0x2c
   81818:	bne	82104 <fputs@plt+0x70f90>
   8181c:	ldr	r3, [sp, #144]	; 0x90
   81820:	cmp	r3, #0
   81824:	beq	8186c <fputs@plt+0x706f8>
   81828:	ldr	r3, [r8]
   8182c:	ldr	r2, [r3, #100]	; 0x64
   81830:	ldr	r3, [sp, #144]	; 0x90
   81834:	ldr	r3, [r3]
   81838:	cmp	r2, r3
   8183c:	blt	818cc <fputs@plt+0x70758>
   81840:	ldr	r3, [sp, #144]	; 0x90
   81844:	ldr	r7, [r3]
   81848:	cmp	r7, #0
   8184c:	ble	81918 <fputs@plt+0x707a4>
   81850:	ldr	r4, [r3, #4]
   81854:	add	r5, r7, r7, lsl #2
   81858:	add	r5, r4, r5, lsl #2
   8185c:	ldr	r6, [sp, #44]	; 0x2c
   81860:	b	818f4 <fputs@plt+0x70780>
   81864:	mov	r3, #1
   81868:	b	81794 <fputs@plt+0x70620>
   8186c:	ldrsh	r3, [sl, #34]	; 0x22
   81870:	sub	r3, r3, #-268435455	; 0xf0000001
   81874:	ldr	r2, [sl, #4]
   81878:	ldr	r0, [r2, r3, lsl #4]
   8187c:	str	r0, [sp, #64]	; 0x40
   81880:	bl	1c2f8 <fputs@plt+0xb184>
   81884:	str	r0, [sp, #68]	; 0x44
   81888:	mov	r3, #0
   8188c:	add	r2, sp, #64	; 0x40
   81890:	mov	r1, #27
   81894:	mov	r0, fp
   81898:	bl	1e3ec <fputs@plt+0xd278>
   8189c:	mov	r2, r0
   818a0:	mov	r1, #0
   818a4:	mov	r0, r8
   818a8:	bl	2fc78 <fputs@plt+0x1eb04>
   818ac:	subs	r3, r0, #0
   818b0:	str	r3, [sp, #144]	; 0x90
   818b4:	streq	r3, [sp, #24]
   818b8:	beq	82104 <fputs@plt+0x70f90>
   818bc:	ldr	r1, [sp, #160]	; 0xa0
   818c0:	ldr	r0, [sp, #144]	; 0x90
   818c4:	bl	18618 <fputs@plt+0x74a4>
   818c8:	b	81840 <fputs@plt+0x706cc>
   818cc:	movw	r2, #63412	; 0xf7b4
   818d0:	movt	r2, #8
   818d4:	movw	r1, #58396	; 0xe41c
   818d8:	movt	r1, #8
   818dc:	mov	r0, r8
   818e0:	bl	3907c <fputs@plt+0x27f08>
   818e4:	b	81840 <fputs@plt+0x706cc>
   818e8:	add	r4, r4, #20
   818ec:	cmp	r4, r5
   818f0:	beq	8191c <fputs@plt+0x707a8>
   818f4:	ldr	r3, [r4]
   818f8:	ldrb	r2, [r3]
   818fc:	cmp	r2, #95	; 0x5f
   81900:	bne	818e8 <fputs@plt+0x70774>
   81904:	ldr	r0, [r3, #8]
   81908:	bl	1c2f8 <fputs@plt+0xb184>
   8190c:	add	r0, r0, #1
   81910:	add	r6, r6, r0
   81914:	b	818e8 <fputs@plt+0x70774>
   81918:	ldr	r6, [sp, #44]	; 0x2c
   8191c:	ldr	r0, [sp, #20]
   81920:	bl	1c2f8 <fputs@plt+0xb184>
   81924:	mov	r5, r0
   81928:	ldr	r3, [sp, #40]	; 0x28
   8192c:	cmp	r3, #0
   81930:	ldrhne	r1, [r3, #50]	; 0x32
   81934:	moveq	r1, #1
   81938:	add	r2, r0, r6
   8193c:	add	r1, r7, r1
   81940:	add	r3, sp, #72	; 0x48
   81944:	add	r2, r2, #1
   81948:	sxth	r1, r1
   8194c:	mov	r0, fp
   81950:	bl	1d37c <fputs@plt+0xc208>
   81954:	mov	r4, r0
   81958:	ldrb	r3, [fp, #69]	; 0x45
   8195c:	cmp	r3, #0
   81960:	bne	820f0 <fputs@plt+0x70f7c>
   81964:	ldr	r3, [sp, #72]	; 0x48
   81968:	str	r3, [r0]
   8196c:	add	r2, r5, #1
   81970:	add	r3, r3, r2
   81974:	str	r3, [sp, #72]	; 0x48
   81978:	ldr	r1, [sp, #20]
   8197c:	ldr	r0, [r0]
   81980:	bl	10fdc <memcpy@plt>
   81984:	str	sl, [r4, #12]
   81988:	ldr	r3, [sp, #148]	; 0x94
   8198c:	strb	r3, [r4, #54]	; 0x36
   81990:	ldr	r3, [sp, #148]	; 0x94
   81994:	adds	r2, r3, #0
   81998:	movne	r2, #1
   8199c:	ldrb	r3, [r4, #55]	; 0x37
   819a0:	bfi	r3, r2, #3, #1
   819a4:	ldr	r2, [sp, #76]	; 0x4c
   819a8:	clz	r2, r2
   819ac:	lsr	r2, r2, #5
   819b0:	bfi	r3, r2, #0, #2
   819b4:	strb	r3, [r4, #55]	; 0x37
   819b8:	ldr	r3, [fp, #16]
   819bc:	ldr	r2, [sp, #36]	; 0x24
   819c0:	add	r3, r3, r2
   819c4:	ldr	r3, [r3, #12]
   819c8:	str	r3, [r4, #24]
   819cc:	ldr	r3, [sp, #144]	; 0x90
   819d0:	ldr	r3, [r3]
   819d4:	strh	r3, [r4, #50]	; 0x32
   819d8:	ldr	r3, [sp, #156]	; 0x9c
   819dc:	cmp	r3, #0
   819e0:	beq	81a08 <fputs@plt+0x70894>
   819e4:	mov	r3, #0
   819e8:	str	r3, [sp]
   819ec:	ldr	r3, [sp, #156]	; 0x9c
   819f0:	mov	r2, #16
   819f4:	mov	r1, sl
   819f8:	mov	r0, r8
   819fc:	bl	39844 <fputs@plt+0x286d0>
   81a00:	ldr	r3, [sp, #156]	; 0x9c
   81a04:	str	r3, [r4, #36]	; 0x24
   81a08:	ldr	r3, [r9, #12]
   81a0c:	ldrb	r9, [r3, #76]	; 0x4c
   81a10:	cmp	r9, #3
   81a14:	movls	r9, #0
   81a18:	mvnhi	r9, #0
   81a1c:	ldr	r3, [sp, #144]	; 0x90
   81a20:	ldr	r5, [r3, #4]
   81a24:	ldr	r3, [r3]
   81a28:	cmp	r3, #0
   81a2c:	ble	81c40 <fputs@plt+0x70acc>
   81a30:	ldr	r6, [sp, #44]	; 0x2c
   81a34:	str	r9, [sp, #32]
   81a38:	ldr	r9, [sp, #144]	; 0x90
   81a3c:	b	81b58 <fputs@plt+0x709e4>
   81a40:	movw	r1, #61228	; 0xef2c
   81a44:	movt	r1, #8
   81a48:	mov	r0, r8
   81a4c:	bl	3907c <fputs@plt+0x27f08>
   81a50:	ldr	r3, [sp, #24]
   81a54:	mov	r6, r3
   81a58:	b	82164 <fputs@plt+0x70ff0>
   81a5c:	mov	r2, #0
   81a60:	mov	r1, r9
   81a64:	mov	r0, fp
   81a68:	bl	22280 <fputs@plt+0x1110c>
   81a6c:	str	r0, [r4, #40]	; 0x28
   81a70:	ldrb	r3, [fp, #69]	; 0x45
   81a74:	cmp	r3, #0
   81a78:	bne	81bb4 <fputs@plt+0x70a40>
   81a7c:	add	r5, r6, r6, lsl #2
   81a80:	ldr	r3, [r0, #4]
   81a84:	add	r5, r3, r5, lsl #2
   81a88:	b	81bb4 <fputs@plt+0x70a40>
   81a8c:	ldrsh	r2, [r0, #32]
   81a90:	mov	r1, r2
   81a94:	cmp	r2, #0
   81a98:	blt	81adc <fputs@plt+0x70968>
   81a9c:	ldr	r3, [sl, #4]
   81aa0:	add	r3, r3, r2, lsl #4
   81aa4:	ldrb	r3, [r3, #12]
   81aa8:	cmp	r3, #0
   81aac:	bne	81abc <fputs@plt+0x70948>
   81ab0:	ldrb	r3, [r4, #55]	; 0x37
   81ab4:	bfc	r3, #3, #1
   81ab8:	strb	r3, [r4, #55]	; 0x37
   81abc:	ldr	r0, [r4, #4]
   81ac0:	lsl	r3, r6, #1
   81ac4:	strh	r2, [r0, r3]
   81ac8:	ldr	r3, [r5]
   81acc:	ldrb	r2, [r3]
   81ad0:	cmp	r2, #95	; 0x5f
   81ad4:	bne	81b04 <fputs@plt+0x70990>
   81ad8:	b	81be4 <fputs@plt+0x70a70>
   81adc:	ldrsh	r1, [sl, #32]
   81ae0:	ldr	r2, [r4, #4]
   81ae4:	lsl	r3, r6, #1
   81ae8:	strh	r1, [r2, r3]
   81aec:	ldr	r3, [r5]
   81af0:	ldrb	r2, [r3]
   81af4:	cmp	r2, #95	; 0x5f
   81af8:	beq	81be4 <fputs@plt+0x70a70>
   81afc:	cmp	r1, #0
   81b00:	blt	81c1c <fputs@plt+0x70aa8>
   81b04:	ldr	r3, [sl, #4]
   81b08:	add	r3, r3, r1, lsl #4
   81b0c:	ldr	r7, [r3, #8]
   81b10:	cmp	r7, #0
   81b14:	ldr	r3, [pc, #1964]	; 822c8 <fputs@plt+0x71154>
   81b18:	moveq	r7, r3
   81b1c:	ldrb	r3, [fp, #149]	; 0x95
   81b20:	cmp	r3, #0
   81b24:	beq	81c24 <fputs@plt+0x70ab0>
   81b28:	ldr	r3, [r4, #32]
   81b2c:	str	r7, [r3, r6, lsl #2]
   81b30:	ldr	r2, [r4, #28]
   81b34:	ldrb	r3, [r5, #12]
   81b38:	ldr	r1, [sp, #32]
   81b3c:	and	r3, r3, r1
   81b40:	strb	r3, [r2, r6]
   81b44:	add	r6, r6, #1
   81b48:	add	r5, r5, #20
   81b4c:	ldr	r3, [r9]
   81b50:	cmp	r3, r6
   81b54:	ble	81c44 <fputs@plt+0x70ad0>
   81b58:	ldr	r0, [r5]
   81b5c:	bl	19638 <fputs@plt+0x84c4>
   81b60:	ldr	r3, [r5]
   81b64:	mov	r2, #0
   81b68:	str	r2, [sp]
   81b6c:	mov	r2, #32
   81b70:	mov	r1, sl
   81b74:	mov	r0, r8
   81b78:	bl	39844 <fputs@plt+0x286d0>
   81b7c:	ldr	r3, [r8, #68]	; 0x44
   81b80:	cmp	r3, #0
   81b84:	bne	8215c <fputs@plt+0x70fe8>
   81b88:	ldr	r0, [r5]
   81b8c:	bl	184d0 <fputs@plt+0x735c>
   81b90:	ldrb	r3, [r0]
   81b94:	cmp	r3, #152	; 0x98
   81b98:	beq	81a8c <fputs@plt+0x70918>
   81b9c:	ldr	r3, [r8, #488]	; 0x1e8
   81ba0:	cmp	r3, sl
   81ba4:	beq	81a40 <fputs@plt+0x708cc>
   81ba8:	ldr	r3, [r4, #40]	; 0x28
   81bac:	cmp	r3, #0
   81bb0:	beq	81a5c <fputs@plt+0x708e8>
   81bb4:	ldr	r2, [r4, #4]
   81bb8:	lsl	r3, r6, #1
   81bbc:	mvn	r1, #1
   81bc0:	strh	r1, [r2, r3]
   81bc4:	ldrb	r3, [r4, #55]	; 0x37
   81bc8:	bfc	r3, #3, #1
   81bcc:	strb	r3, [r4, #55]	; 0x37
   81bd0:	ldr	r3, [r5]
   81bd4:	ldrb	r2, [r3]
   81bd8:	cmp	r2, #95	; 0x5f
   81bdc:	ldrne	r7, [pc, #1764]	; 822c8 <fputs@plt+0x71154>
   81be0:	bne	81b1c <fputs@plt+0x709a8>
   81be4:	ldr	r7, [r3, #8]
   81be8:	mov	r0, r7
   81bec:	bl	1c2f8 <fputs@plt+0xb184>
   81bf0:	add	r3, r0, #1
   81bf4:	str	r3, [sp, #48]	; 0x30
   81bf8:	mov	r2, r3
   81bfc:	mov	r1, r7
   81c00:	ldr	r0, [sp, #72]	; 0x48
   81c04:	bl	10fdc <memcpy@plt>
   81c08:	ldr	r7, [sp, #72]	; 0x48
   81c0c:	ldr	r3, [sp, #48]	; 0x30
   81c10:	add	r3, r7, r3
   81c14:	str	r3, [sp, #72]	; 0x48
   81c18:	b	81b10 <fputs@plt+0x7099c>
   81c1c:	ldr	r7, [pc, #1700]	; 822c8 <fputs@plt+0x71154>
   81c20:	b	81b1c <fputs@plt+0x709a8>
   81c24:	mov	r1, r7
   81c28:	mov	r0, r8
   81c2c:	bl	3b8a4 <fputs@plt+0x2a730>
   81c30:	cmp	r0, #0
   81c34:	bne	81b28 <fputs@plt+0x709b4>
   81c38:	mov	r6, r0
   81c3c:	b	82164 <fputs@plt+0x70ff0>
   81c40:	ldr	r6, [sp, #44]	; 0x2c
   81c44:	ldr	r5, [sp, #40]	; 0x28
   81c48:	cmp	r5, #0
   81c4c:	beq	81c64 <fputs@plt+0x70af0>
   81c50:	ldrh	r3, [r5, #50]	; 0x32
   81c54:	cmp	r3, #0
   81c58:	beq	81c80 <fputs@plt+0x70b0c>
   81c5c:	ldr	ip, [sp, #44]	; 0x2c
   81c60:	b	82228 <fputs@plt+0x710b4>
   81c64:	ldr	r2, [r4, #4]
   81c68:	lsl	r3, r6, #1
   81c6c:	mvn	r1, #0
   81c70:	strh	r1, [r2, r3]
   81c74:	ldr	r3, [r4, #32]
   81c78:	ldr	r2, [pc, #1608]	; 822c8 <fputs@plt+0x71154>
   81c7c:	str	r2, [r3, r6, lsl #2]
   81c80:	mov	r0, r4
   81c84:	bl	1e038 <fputs@plt+0xcec4>
   81c88:	ldr	r3, [r8, #488]	; 0x1e8
   81c8c:	cmp	r3, #0
   81c90:	beq	81cd4 <fputs@plt+0x70b60>
   81c94:	ldr	r3, [sp, #16]
   81c98:	cmp	r3, #0
   81c9c:	beq	81d14 <fputs@plt+0x70ba0>
   81ca0:	ldrh	r2, [r4, #52]	; 0x34
   81ca4:	ldrsh	r3, [sl, #34]	; 0x22
   81ca8:	cmp	r2, r3
   81cac:	blt	81d14 <fputs@plt+0x70ba0>
   81cb0:	ldrb	r3, [r4, #55]	; 0x37
   81cb4:	orr	r3, r3, #32
   81cb8:	strb	r3, [r4, #55]	; 0x37
   81cbc:	ldrsh	r6, [sl, #34]	; 0x22
   81cc0:	cmp	r6, #0
   81cc4:	ble	81d14 <fputs@plt+0x70ba0>
   81cc8:	ldrsh	r5, [sl, #32]
   81ccc:	ldr	r7, [sp, #44]	; 0x2c
   81cd0:	b	81cec <fputs@plt+0x70b78>
   81cd4:	mov	r0, r4
   81cd8:	bl	19674 <fputs@plt+0x8500>
   81cdc:	b	81c94 <fputs@plt+0x70b20>
   81ce0:	add	r7, r7, #1
   81ce4:	cmp	r7, r6
   81ce8:	beq	81d14 <fputs@plt+0x70ba0>
   81cec:	cmp	r5, r7
   81cf0:	beq	81ce0 <fputs@plt+0x70b6c>
   81cf4:	sxth	r1, r7
   81cf8:	mov	r0, r4
   81cfc:	bl	1922c <fputs@plt+0x80b8>
   81d00:	cmp	r0, #0
   81d04:	bge	81ce0 <fputs@plt+0x70b6c>
   81d08:	ldrb	r3, [r4, #55]	; 0x37
   81d0c:	bfc	r3, #5, #1
   81d10:	strb	r3, [r4, #55]	; 0x37
   81d14:	ldr	r3, [r8, #488]	; 0x1e8
   81d18:	cmp	r3, sl
   81d1c:	beq	81f08 <fputs@plt+0x70d94>
   81d20:	ldrb	r3, [fp, #149]	; 0x95
   81d24:	cmp	r3, #0
   81d28:	bne	8204c <fputs@plt+0x70ed8>
   81d2c:	ldrb	r3, [sl, #42]	; 0x2a
   81d30:	eor	r3, r3, #32
   81d34:	ubfx	r3, r3, #5, #1
   81d38:	ldr	r2, [sp, #16]
   81d3c:	cmp	r2, #0
   81d40:	movne	r3, #1
   81d44:	cmp	r3, #0
   81d48:	beq	81ee0 <fputs@plt+0x70d6c>
   81d4c:	ldr	r5, [r8, #76]	; 0x4c
   81d50:	add	r5, r5, #1
   81d54:	str	r5, [r8, #76]	; 0x4c
   81d58:	mov	r0, r8
   81d5c:	bl	2de28 <fputs@plt+0x1ccb4>
   81d60:	subs	r3, r0, #0
   81d64:	mov	r6, r3
   81d68:	beq	82164 <fputs@plt+0x70ff0>
   81d6c:	ldr	r7, [sp, #28]
   81d70:	mov	r2, r7
   81d74:	mov	r1, #1
   81d78:	mov	r0, r8
   81d7c:	bl	58200 <fputs@plt+0x4708c>
   81d80:	mov	r1, #160	; 0xa0
   81d84:	mov	r0, r6
   81d88:	bl	2de08 <fputs@plt+0x1cc94>
   81d8c:	str	r0, [r4, #44]	; 0x2c
   81d90:	mov	r3, r5
   81d94:	mov	r2, r7
   81d98:	mov	r1, #121	; 0x79
   81d9c:	mov	r0, r6
   81da0:	bl	2e4d0 <fputs@plt+0x1d35c>
   81da4:	ldr	r3, [sp, #152]	; 0x98
   81da8:	cmp	r3, #0
   81dac:	beq	81e0c <fputs@plt+0x70c98>
   81db0:	ldr	r3, [sp, #76]	; 0x4c
   81db4:	ldr	r0, [r3]
   81db8:	ldr	r3, [r8, #508]	; 0x1fc
   81dbc:	sub	r3, r3, r0
   81dc0:	ldr	r2, [r8, #512]	; 0x200
   81dc4:	add	r3, r3, r2
   81dc8:	add	r2, r0, r3
   81dcc:	ldrb	r2, [r2, #-1]
   81dd0:	cmp	r2, #59	; 0x3b
   81dd4:	subeq	r3, r3, #1
   81dd8:	movw	r1, #23480	; 0x5bb8
   81ddc:	movt	r1, #8
   81de0:	movw	r2, #60980	; 0xee34
   81de4:	movt	r2, #8
   81de8:	str	r0, [sp]
   81dec:	ldr	r0, [sp, #148]	; 0x94
   81df0:	cmp	r0, #0
   81df4:	moveq	r2, r1
   81df8:	movw	r1, #61336	; 0xef98
   81dfc:	movt	r1, #8
   81e00:	mov	r0, fp
   81e04:	bl	41d60 <fputs@plt+0x30bec>
   81e08:	str	r0, [sp, #152]	; 0x98
   81e0c:	ldr	r3, [fp, #16]
   81e10:	ldr	r2, [sp, #36]	; 0x24
   81e14:	ldr	r2, [r3, r2]
   81e18:	ldr	r3, [sp, #152]	; 0x98
   81e1c:	str	r3, [sp, #12]
   81e20:	str	r5, [sp, #8]
   81e24:	ldr	r3, [sl]
   81e28:	str	r3, [sp, #4]
   81e2c:	ldr	r3, [r4]
   81e30:	str	r3, [sp]
   81e34:	ldr	r3, [sp, #52]	; 0x34
   81e38:	movw	r1, #61356	; 0xefac
   81e3c:	movt	r1, #8
   81e40:	mov	r0, r8
   81e44:	bl	809a8 <fputs@plt+0x6f834>
   81e48:	ldr	r1, [sp, #152]	; 0x98
   81e4c:	mov	r0, fp
   81e50:	bl	214f4 <fputs@plt+0x10380>
   81e54:	ldr	r3, [sp, #16]
   81e58:	cmp	r3, #0
   81e5c:	beq	81eb4 <fputs@plt+0x70d40>
   81e60:	mov	r2, r5
   81e64:	mov	r1, r4
   81e68:	mov	r0, r8
   81e6c:	bl	5f70c <fputs@plt+0x4e598>
   81e70:	ldr	r5, [sp, #28]
   81e74:	mov	r1, r5
   81e78:	mov	r0, r8
   81e7c:	bl	2e73c <fputs@plt+0x1d5c8>
   81e80:	ldr	r2, [r4]
   81e84:	movw	r1, #61404	; 0xefdc
   81e88:	movt	r1, #8
   81e8c:	mov	r0, fp
   81e90:	bl	41d60 <fputs@plt+0x30bec>
   81e94:	mov	r2, r0
   81e98:	mov	r1, r5
   81e9c:	mov	r0, r6
   81ea0:	bl	2e230 <fputs@plt+0x1d0bc>
   81ea4:	mov	r2, #0
   81ea8:	mov	r1, #147	; 0x93
   81eac:	mov	r0, r6
   81eb0:	bl	2e44c <fputs@plt+0x1d2d8>
   81eb4:	ldr	r1, [r4, #44]	; 0x2c
   81eb8:	mov	r0, r6
   81ebc:	bl	17a4c <fputs@plt+0x68d8>
   81ec0:	ldrb	r2, [fp, #149]	; 0x95
   81ec4:	ldr	r3, [sp, #16]
   81ec8:	clz	r3, r3
   81ecc:	lsr	r3, r3, #5
   81ed0:	cmp	r2, #0
   81ed4:	movne	r3, #1
   81ed8:	cmp	r3, #0
   81edc:	beq	82174 <fputs@plt+0x71000>
   81ee0:	ldr	r3, [sp, #148]	; 0x94
   81ee4:	cmp	r3, #5
   81ee8:	beq	820a0 <fputs@plt+0x70f2c>
   81eec:	ldr	r3, [sl, #8]
   81ef0:	str	r3, [r4, #20]
   81ef4:	str	r4, [sl, #8]
   81ef8:	ldr	r3, [sp, #24]
   81efc:	str	r3, [sp, #156]	; 0x9c
   81f00:	str	r4, [sp, #24]
   81f04:	b	82104 <fputs@plt+0x70f90>
   81f08:	ldr	r9, [sl, #8]
   81f0c:	cmp	r9, #0
   81f10:	beq	81d20 <fputs@plt+0x70bac>
   81f14:	ldrh	r3, [r4, #50]	; 0x32
   81f18:	str	r3, [sp, #32]
   81f1c:	str	sl, [sp, #60]	; 0x3c
   81f20:	str	fp, [sp, #48]	; 0x30
   81f24:	str	r4, [sp, #40]	; 0x28
   81f28:	str	r8, [sp, #56]	; 0x38
   81f2c:	b	81f8c <fputs@plt+0x70e18>
   81f30:	mov	r6, r9
   81f34:	ldr	fp, [sp, #48]	; 0x30
   81f38:	ldr	r4, [sp, #40]	; 0x28
   81f3c:	ldr	r8, [sp, #56]	; 0x38
   81f40:	ldrb	r2, [r6, #54]	; 0x36
   81f44:	ldrb	r3, [r4, #54]	; 0x36
   81f48:	cmp	r2, r3
   81f4c:	beq	82164 <fputs@plt+0x70ff0>
   81f50:	cmp	r2, #10
   81f54:	cmpne	r3, #10
   81f58:	bne	82020 <fputs@plt+0x70eac>
   81f5c:	ldrb	r3, [r6, #54]	; 0x36
   81f60:	cmp	r3, #10
   81f64:	ldrbeq	r3, [r4, #54]	; 0x36
   81f68:	moveq	r2, r6
   81f6c:	strbeq	r3, [r2, #54]	; 0x36
   81f70:	b	82164 <fputs@plt+0x70ff0>
   81f74:	ldr	r4, [sp, #44]	; 0x2c
   81f78:	cmp	sl, r4
   81f7c:	beq	8200c <fputs@plt+0x70e98>
   81f80:	ldr	r9, [r9, #20]
   81f84:	cmp	r9, #0
   81f88:	beq	82038 <fputs@plt+0x70ec4>
   81f8c:	ldrh	sl, [r9, #50]	; 0x32
   81f90:	ldr	r3, [sp, #32]
   81f94:	cmp	sl, r3
   81f98:	bne	81f80 <fputs@plt+0x70e0c>
   81f9c:	mov	fp, sl
   81fa0:	cmp	sl, #0
   81fa4:	ble	81f74 <fputs@plt+0x70e00>
   81fa8:	ldr	r8, [r9, #4]
   81fac:	ldr	r1, [sp, #40]	; 0x28
   81fb0:	ldr	r7, [r1, #4]
   81fb4:	ldrsh	r2, [r8]
   81fb8:	ldrsh	r3, [r7]
   81fbc:	cmp	r2, r3
   81fc0:	bne	81f80 <fputs@plt+0x70e0c>
   81fc4:	ldr	r6, [r9, #32]
   81fc8:	sub	r6, r6, #4
   81fcc:	ldr	r5, [r1, #32]
   81fd0:	sub	r5, r5, #4
   81fd4:	ldr	r4, [sp, #44]	; 0x2c
   81fd8:	ldr	r1, [r5, #4]!
   81fdc:	ldr	r0, [r6, #4]!
   81fe0:	bl	14234 <fputs@plt+0x30c0>
   81fe4:	cmp	r0, #0
   81fe8:	bne	81f78 <fputs@plt+0x70e04>
   81fec:	add	r4, r4, #1
   81ff0:	cmp	r4, fp
   81ff4:	beq	81f30 <fputs@plt+0x70dbc>
   81ff8:	ldrsh	r2, [r8, #2]!
   81ffc:	ldrsh	r3, [r7, #2]!
   82000:	cmp	r2, r3
   82004:	beq	81fd8 <fputs@plt+0x70e64>
   82008:	b	81f80 <fputs@plt+0x70e0c>
   8200c:	mov	r6, r9
   82010:	ldr	fp, [sp, #48]	; 0x30
   82014:	ldr	r4, [sp, #40]	; 0x28
   82018:	ldr	r8, [sp, #56]	; 0x38
   8201c:	b	81f40 <fputs@plt+0x70dcc>
   82020:	mov	r2, #0
   82024:	movw	r1, #61292	; 0xef6c
   82028:	movt	r1, #8
   8202c:	mov	r0, r8
   82030:	bl	3907c <fputs@plt+0x27f08>
   82034:	b	81f5c <fputs@plt+0x70de8>
   82038:	ldr	sl, [sp, #60]	; 0x3c
   8203c:	ldr	fp, [sp, #48]	; 0x30
   82040:	ldr	r4, [sp, #40]	; 0x28
   82044:	ldr	r8, [sp, #56]	; 0x38
   82048:	b	81d20 <fputs@plt+0x70bac>
   8204c:	ldr	r0, [r4, #24]
   82050:	mov	r2, r4
   82054:	ldr	r1, [r4]
   82058:	add	r0, r0, #24
   8205c:	bl	2569c <fputs@plt+0x14528>
   82060:	cmp	r0, #0
   82064:	bne	8208c <fputs@plt+0x70f18>
   82068:	ldr	r3, [fp, #24]
   8206c:	orr	r3, r3, #2
   82070:	str	r3, [fp, #24]
   82074:	ldr	r3, [sp, #16]
   82078:	cmp	r3, #0
   8207c:	beq	81ee0 <fputs@plt+0x70d6c>
   82080:	ldr	r3, [fp, #144]	; 0x90
   82084:	str	r3, [r4, #44]	; 0x2c
   82088:	b	81ec0 <fputs@plt+0x70d4c>
   8208c:	mov	r0, fp
   82090:	bl	13e20 <fputs@plt+0x2cac>
   82094:	ldr	r3, [sp, #24]
   82098:	mov	r6, r3
   8209c:	b	82164 <fputs@plt+0x70ff0>
   820a0:	ldr	r2, [sl, #8]
   820a4:	cmp	r2, #0
   820a8:	beq	81eec <fputs@plt+0x70d78>
   820ac:	ldrb	r3, [r2, #54]	; 0x36
   820b0:	cmp	r3, #5
   820b4:	bne	820c0 <fputs@plt+0x70f4c>
   820b8:	b	81eec <fputs@plt+0x70d78>
   820bc:	mov	r2, r3
   820c0:	ldr	r3, [r2, #20]
   820c4:	cmp	r3, #0
   820c8:	beq	820d8 <fputs@plt+0x70f64>
   820cc:	ldrb	r1, [r3, #54]	; 0x36
   820d0:	cmp	r1, #5
   820d4:	bne	820bc <fputs@plt+0x70f48>
   820d8:	str	r3, [r4, #20]
   820dc:	str	r4, [r2, #20]
   820e0:	ldr	r3, [sp, #24]
   820e4:	str	r3, [sp, #156]	; 0x9c
   820e8:	str	r4, [sp, #24]
   820ec:	b	82104 <fputs@plt+0x70f90>
   820f0:	cmp	r0, #0
   820f4:	beq	82154 <fputs@plt+0x70fe0>
   820f8:	mov	r1, r4
   820fc:	mov	r0, fp
   82100:	bl	25df0 <fputs@plt+0x14c7c>
   82104:	ldr	r1, [sp, #156]	; 0x9c
   82108:	mov	r0, fp
   8210c:	bl	25c4c <fputs@plt+0x14ad8>
   82110:	ldr	r1, [sp, #144]	; 0x90
   82114:	mov	r0, fp
   82118:	bl	25cf8 <fputs@plt+0x14b84>
   8211c:	ldr	r1, [sp, #16]
   82120:	mov	r0, fp
   82124:	bl	25a68 <fputs@plt+0x148f4>
   82128:	ldr	r1, [sp, #20]
   8212c:	mov	r0, fp
   82130:	bl	214f4 <fputs@plt+0x10380>
   82134:	ldr	r0, [sp, #24]
   82138:	add	sp, sp, #108	; 0x6c
   8213c:	ldrd	r4, [sp]
   82140:	ldrd	r6, [sp, #8]
   82144:	ldrd	r8, [sp, #16]
   82148:	ldrd	sl, [sp, #24]
   8214c:	add	sp, sp, #32
   82150:	pop	{pc}		; (ldr pc, [sp], #4)
   82154:	str	r0, [sp, #24]
   82158:	b	82104 <fputs@plt+0x70f90>
   8215c:	ldr	r3, [sp, #24]
   82160:	mov	r6, r3
   82164:	ldr	r3, [sp, #24]
   82168:	str	r3, [sp, #156]	; 0x9c
   8216c:	str	r6, [sp, #24]
   82170:	b	820f8 <fputs@plt+0x70f84>
   82174:	ldr	r3, [sp, #24]
   82178:	mov	r6, r3
   8217c:	b	82164 <fputs@plt+0x70ff0>
   82180:	mov	r3, #0
   82184:	str	r3, [sp, #20]
   82188:	str	r3, [sp, #24]
   8218c:	b	82104 <fputs@plt+0x70f90>
   82190:	mov	r3, #0
   82194:	str	r3, [sp, #20]
   82198:	str	r3, [sp, #24]
   8219c:	b	82104 <fputs@plt+0x70f90>
   821a0:	mov	r3, #0
   821a4:	str	r3, [sp, #20]
   821a8:	str	r3, [sp, #24]
   821ac:	b	82104 <fputs@plt+0x70f90>
   821b0:	mov	r3, #0
   821b4:	str	r3, [sp, #20]
   821b8:	str	r3, [sp, #24]
   821bc:	b	82104 <fputs@plt+0x70f90>
   821c0:	mov	r3, #0
   821c4:	str	r3, [sp, #20]
   821c8:	str	r3, [sp, #24]
   821cc:	b	82104 <fputs@plt+0x70f90>
   821d0:	str	sl, [sp, #20]
   821d4:	str	sl, [sp, #24]
   821d8:	b	82104 <fputs@plt+0x70f90>
   821dc:	str	sl, [sp, #20]
   821e0:	str	sl, [sp, #24]
   821e4:	b	82104 <fputs@plt+0x70f90>
   821e8:	ldr	r3, [sp, #20]
   821ec:	str	r3, [sp, #24]
   821f0:	b	82104 <fputs@plt+0x70f90>
   821f4:	ldr	r3, [sp, #20]
   821f8:	str	r3, [sp, #24]
   821fc:	b	82104 <fputs@plt+0x70f90>
   82200:	str	sl, [sp, #20]
   82204:	str	sl, [sp, #24]
   82208:	b	82104 <fputs@plt+0x70f90>
   8220c:	ldrh	r3, [r4, #52]	; 0x34
   82210:	sub	r3, r3, #1
   82214:	strh	r3, [r4, #52]	; 0x34
   82218:	add	ip, ip, #1
   8221c:	ldrh	r3, [r5, #50]	; 0x32
   82220:	cmp	r3, ip
   82224:	ble	81c80 <fputs@plt+0x70b0c>
   82228:	mov	r7, ip
   8222c:	ldr	r2, [r5, #4]
   82230:	lsl	r3, ip, #1
   82234:	ldrsh	r0, [r2, r3]
   82238:	ldr	lr, [r4, #4]
   8223c:	ldrh	r1, [r4, #50]	; 0x32
   82240:	add	r1, lr, r1, lsl #1
   82244:	mov	r3, lr
   82248:	cmp	r3, r1
   8224c:	beq	82260 <fputs@plt+0x710ec>
   82250:	ldrsh	r2, [r3], #2
   82254:	cmp	r2, r0
   82258:	bne	82248 <fputs@plt+0x710d4>
   8225c:	b	8220c <fputs@plt+0x71098>
   82260:	lsl	r3, r6, #1
   82264:	strh	r0, [lr, r3]
   82268:	ldr	r3, [r5, #32]
   8226c:	ldr	r2, [r3, r7, lsl #2]
   82270:	ldr	r3, [r4, #32]
   82274:	str	r2, [r3, r6, lsl #2]
   82278:	ldr	r3, [r5, #28]
   8227c:	ldrb	r2, [r3, r7]
   82280:	ldr	r3, [r4, #28]
   82284:	strb	r2, [r3, r6]
   82288:	add	r6, r6, #1
   8228c:	b	82218 <fputs@plt+0x710a4>
   82290:	str	r4, [sp]
   82294:	mov	r3, #0
   82298:	movw	r2, #54244	; 0xd3e4
   8229c:	movt	r2, #8
   822a0:	mov	r1, #18
   822a4:	mov	r0, r8
   822a8:	bl	3916c <fputs@plt+0x27ff8>
   822ac:	cmp	r0, #0
   822b0:	bne	82104 <fputs@plt+0x70f90>
   822b4:	movw	r3, #54244	; 0xd3e4
   822b8:	movt	r3, #8
   822bc:	str	r3, [sp, #52]	; 0x34
   822c0:	mov	r1, #3
   822c4:	b	817fc <fputs@plt+0x70688>
   822c8:	andeq	r8, r8, r4, asr #29
   822cc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   822d0:	strd	r6, [sp, #8]
   822d4:	strd	r8, [sp, #16]
   822d8:	strd	sl, [sp, #24]
   822dc:	str	lr, [sp, #32]
   822e0:	sub	sp, sp, #60	; 0x3c
   822e4:	str	r0, [sp, #32]
   822e8:	mov	r8, r1
   822ec:	str	r2, [sp, #40]	; 0x28
   822f0:	str	r3, [sp, #36]	; 0x24
   822f4:	ldr	fp, [r0, #488]	; 0x1e8
   822f8:	cmp	fp, #0
   822fc:	beq	824d0 <fputs@plt+0x7135c>
   82300:	ldrb	r3, [r0, #454]	; 0x1c6
   82304:	cmp	r3, #0
   82308:	bne	824d0 <fputs@plt+0x7135c>
   8230c:	ldrb	r3, [fp, #42]	; 0x2a
   82310:	tst	r3, #4
   82314:	bne	82354 <fputs@plt+0x711e0>
   82318:	orr	r3, r3, #4
   8231c:	strb	r3, [fp, #42]	; 0x2a
   82320:	cmp	r1, #0
   82324:	beq	82368 <fputs@plt+0x711f4>
   82328:	ldr	r3, [r1]
   8232c:	str	r3, [sp, #52]	; 0x34
   82330:	cmp	r3, #0
   82334:	ble	824b4 <fputs@plt+0x71340>
   82338:	mov	r5, #0
   8233c:	mov	r6, r5
   82340:	mvn	r9, #0
   82344:	str	r5, [sp, #44]	; 0x2c
   82348:	str	fp, [sp, #48]	; 0x30
   8234c:	mov	fp, r3
   82350:	b	8241c <fputs@plt+0x712a8>
   82354:	ldr	r2, [fp]
   82358:	movw	r1, #61432	; 0xeff8
   8235c:	movt	r1, #8
   82360:	bl	3907c <fputs@plt+0x27f08>
   82364:	b	824d0 <fputs@plt+0x7135c>
   82368:	ldrsh	r9, [fp, #34]	; 0x22
   8236c:	sub	r9, r9, #1
   82370:	ldr	r3, [fp, #4]
   82374:	add	r2, r3, r9, lsl #4
   82378:	str	r2, [sp, #44]	; 0x2c
   8237c:	ldrb	r3, [r2, #15]
   82380:	orr	r3, r3, #1
   82384:	strb	r3, [r2, #15]
   82388:	movw	r1, #23480	; 0x5bb8
   8238c:	movt	r1, #8
   82390:	ldr	r0, [sp, #44]	; 0x2c
   82394:	bl	1c518 <fputs@plt+0xb3a4>
   82398:	movw	r1, #23092	; 0x5a34
   8239c:	movt	r1, #8
   823a0:	bl	14234 <fputs@plt+0x30c0>
   823a4:	ldr	r3, [sp, #96]	; 0x60
   823a8:	subs	r3, r3, #1
   823ac:	movne	r3, #1
   823b0:	cmp	r0, #0
   823b4:	movne	r3, #0
   823b8:	cmp	r3, #0
   823bc:	beq	824b4 <fputs@plt+0x71340>
   823c0:	strh	r9, [fp, #32]
   823c4:	ldr	r3, [sp, #40]	; 0x28
   823c8:	strb	r3, [fp, #43]	; 0x2b
   823cc:	ldrb	r3, [fp, #42]	; 0x2a
   823d0:	ldr	r2, [sp, #36]	; 0x24
   823d4:	orr	r3, r3, r2, lsl #3
   823d8:	strb	r3, [fp, #42]	; 0x2a
   823dc:	cmp	r8, #0
   823e0:	beq	824d0 <fputs@plt+0x7135c>
   823e4:	ldr	r3, [r8, #4]
   823e8:	ldrb	r3, [r3, #12]
   823ec:	ldr	r2, [sp, #32]
   823f0:	strb	r3, [r2, #452]	; 0x1c4
   823f4:	b	824d0 <fputs@plt+0x7135c>
   823f8:	ldrb	r3, [sl, #15]
   823fc:	orr	r3, r3, #1
   82400:	strb	r3, [sl, #15]
   82404:	mov	r9, r4
   82408:	str	sl, [sp, #44]	; 0x2c
   8240c:	add	r6, r6, #1
   82410:	add	r5, r5, #20
   82414:	cmp	fp, r6
   82418:	beq	8248c <fputs@plt+0x71318>
   8241c:	ldr	r3, [r8, #4]
   82420:	ldr	r0, [r3, r5]
   82424:	bl	184d0 <fputs@plt+0x735c>
   82428:	mov	r4, r0
   8242c:	bl	19638 <fputs@plt+0x84c4>
   82430:	ldrb	r3, [r4]
   82434:	cmp	r3, #27
   82438:	bne	8240c <fputs@plt+0x71298>
   8243c:	ldr	r3, [r4, #8]
   82440:	str	r3, [sp, #28]
   82444:	ldr	r3, [sp, #48]	; 0x30
   82448:	ldrsh	r9, [r3, #34]	; 0x22
   8244c:	cmp	r9, #0
   82450:	ble	82484 <fputs@plt+0x71310>
   82454:	ldr	r7, [r3, #4]
   82458:	mov	r4, #0
   8245c:	add	sl, r7, r4, lsl #4
   82460:	ldr	r1, [r7, r4, lsl #4]
   82464:	ldr	r0, [sp, #28]
   82468:	bl	14234 <fputs@plt+0x30c0>
   8246c:	cmp	r0, #0
   82470:	beq	823f8 <fputs@plt+0x71284>
   82474:	add	r4, r4, #1
   82478:	cmp	r4, r9
   8247c:	bne	8245c <fputs@plt+0x712e8>
   82480:	b	8240c <fputs@plt+0x71298>
   82484:	mov	r9, #0
   82488:	b	8240c <fputs@plt+0x71298>
   8248c:	ldr	fp, [sp, #48]	; 0x30
   82490:	ldr	r3, [sp, #52]	; 0x34
   82494:	ldr	r2, [sp, #44]	; 0x2c
   82498:	cmp	r3, #1
   8249c:	movne	r3, #0
   824a0:	moveq	r3, #1
   824a4:	cmp	r2, #0
   824a8:	moveq	r3, #0
   824ac:	cmp	r3, #0
   824b0:	bne	82388 <fputs@plt+0x71214>
   824b4:	ldr	r3, [sp, #36]	; 0x24
   824b8:	cmp	r3, #0
   824bc:	beq	824fc <fputs@plt+0x71388>
   824c0:	movw	r1, #61476	; 0xf024
   824c4:	movt	r1, #8
   824c8:	ldr	r0, [sp, #32]
   824cc:	bl	3907c <fputs@plt+0x27f08>
   824d0:	mov	r1, r8
   824d4:	ldr	r3, [sp, #32]
   824d8:	ldr	r0, [r3]
   824dc:	bl	25cf8 <fputs@plt+0x14b84>
   824e0:	add	sp, sp, #60	; 0x3c
   824e4:	ldrd	r4, [sp]
   824e8:	ldrd	r6, [sp, #8]
   824ec:	ldrd	r8, [sp, #16]
   824f0:	ldrd	sl, [sp, #24]
   824f4:	add	sp, sp, #32
   824f8:	pop	{pc}		; (ldr pc, [sp], #4)
   824fc:	mov	r1, #0
   82500:	str	r1, [sp, #20]
   82504:	ldr	r3, [sp, #96]	; 0x60
   82508:	str	r3, [sp, #16]
   8250c:	str	r1, [sp, #12]
   82510:	str	r1, [sp, #8]
   82514:	ldr	r3, [sp, #40]	; 0x28
   82518:	str	r3, [sp, #4]
   8251c:	str	r8, [sp]
   82520:	mov	r3, r1
   82524:	mov	r2, r1
   82528:	ldr	r0, [sp, #32]
   8252c:	bl	813d4 <fputs@plt+0x70260>
   82530:	subs	r8, r0, #0
   82534:	beq	824d0 <fputs@plt+0x7135c>
   82538:	ldrb	r3, [r8, #55]	; 0x37
   8253c:	mov	r2, #2
   82540:	bfi	r3, r2, #0, #2
   82544:	strb	r3, [r8, #55]	; 0x37
   82548:	mov	r8, #0
   8254c:	b	824d0 <fputs@plt+0x7135c>
   82550:	strd	r4, [sp, #-36]!	; 0xffffffdc
   82554:	strd	r6, [sp, #8]
   82558:	strd	r8, [sp, #16]
   8255c:	strd	sl, [sp, #24]
   82560:	str	lr, [sp, #32]
   82564:	sub	sp, sp, #92	; 0x5c
   82568:	str	r1, [sp, #32]
   8256c:	str	r2, [sp, #28]
   82570:	str	r3, [sp, #24]
   82574:	mov	r3, r2
   82578:	ldr	r2, [sp, #128]	; 0x80
   8257c:	orrs	r3, r3, r2
   82580:	beq	82e8c <fputs@plt+0x71d18>
   82584:	mov	r7, r0
   82588:	ldr	r5, [r0, #488]	; 0x1e8
   8258c:	cmp	r5, #0
   82590:	beq	82e8c <fputs@plt+0x71d18>
   82594:	ldr	fp, [r0]
   82598:	ldrb	r3, [fp, #149]	; 0x95
   8259c:	cmp	r3, #0
   825a0:	beq	825b4 <fputs@plt+0x71440>
   825a4:	ldr	r3, [fp, #144]	; 0x90
   825a8:	str	r3, [r5, #28]
   825ac:	cmp	r3, #1
   825b0:	beq	826f8 <fputs@plt+0x71584>
   825b4:	ldr	r3, [sp, #24]
   825b8:	tst	r3, #32
   825bc:	beq	825e8 <fputs@plt+0x71474>
   825c0:	ldrb	r3, [r5, #42]	; 0x2a
   825c4:	tst	r3, #8
   825c8:	bne	82708 <fputs@plt+0x71594>
   825cc:	tst	r3, #4
   825d0:	bne	8271c <fputs@plt+0x715a8>
   825d4:	ldr	r2, [r5]
   825d8:	movw	r1, #61616	; 0xf0b0
   825dc:	movt	r1, #8
   825e0:	mov	r0, r7
   825e4:	bl	3907c <fputs@plt+0x27f08>
   825e8:	ldr	r1, [r5, #64]	; 0x40
   825ec:	mov	r0, fp
   825f0:	bl	1a280 <fputs@plt+0x910c>
   825f4:	str	r0, [sp, #36]	; 0x24
   825f8:	ldr	r3, [r5, #24]
   825fc:	cmp	r3, #0
   82600:	beq	8261c <fputs@plt+0x714a8>
   82604:	str	r3, [sp]
   82608:	mov	r3, #0
   8260c:	mov	r2, #4
   82610:	mov	r1, r5
   82614:	mov	r0, r7
   82618:	bl	39844 <fputs@plt+0x286d0>
   8261c:	ldrsh	r3, [r5, #34]	; 0x22
   82620:	ldr	r2, [r5, #4]
   82624:	cmp	r3, #0
   82628:	ble	8299c <fputs@plt+0x71828>
   8262c:	mov	r0, #0
   82630:	ldrb	r1, [r2, #14]
   82634:	add	r0, r0, r1
   82638:	add	r2, r2, #16
   8263c:	subs	r3, r3, #1
   82640:	bne	82630 <fputs@plt+0x714bc>
   82644:	ldrsh	r3, [r5, #32]
   82648:	cmp	r3, #0
   8264c:	addlt	r0, r0, #1
   82650:	lsl	r0, r0, #2
   82654:	mov	r1, #0
   82658:	bl	157cc <fputs@plt+0x4658>
   8265c:	strh	r0, [r5, #40]	; 0x28
   82660:	ldr	r4, [r5, #8]
   82664:	cmp	r4, #0
   82668:	beq	82680 <fputs@plt+0x7150c>
   8266c:	mov	r0, r4
   82670:	bl	19674 <fputs@plt+0x8500>
   82674:	ldr	r4, [r4, #20]
   82678:	cmp	r4, #0
   8267c:	bne	8266c <fputs@plt+0x714f8>
   82680:	ldrb	r3, [fp, #149]	; 0x95
   82684:	cmp	r3, #0
   82688:	beq	829a4 <fputs@plt+0x71830>
   8268c:	ldr	r0, [r5, #64]	; 0x40
   82690:	mov	r2, r5
   82694:	ldr	r1, [r5]
   82698:	add	r0, r0, #8
   8269c:	bl	2569c <fputs@plt+0x14528>
   826a0:	cmp	r0, #0
   826a4:	bne	82edc <fputs@plt+0x71d68>
   826a8:	mov	r3, #0
   826ac:	str	r3, [r7, #488]	; 0x1e8
   826b0:	ldr	r3, [fp, #24]
   826b4:	orr	r3, r3, #2
   826b8:	str	r3, [fp, #24]
   826bc:	ldr	r3, [r5, #12]
   826c0:	cmp	r3, #0
   826c4:	bne	82e8c <fputs@plt+0x71d18>
   826c8:	ldr	r0, [r7, #500]	; 0x1f4
   826cc:	ldr	r2, [sp, #32]
   826d0:	ldr	r3, [r2]
   826d4:	ldr	r1, [sp, #28]
   826d8:	cmp	r3, #0
   826dc:	movne	r1, r2
   826e0:	ldr	r1, [r1]
   826e4:	sub	r1, r1, r0
   826e8:	bl	14054 <fputs@plt+0x2ee0>
   826ec:	add	r0, r0, #13
   826f0:	str	r0, [r5, #44]	; 0x2c
   826f4:	b	82e8c <fputs@plt+0x71d18>
   826f8:	ldrb	r3, [r5, #42]	; 0x2a
   826fc:	orr	r3, r3, #1
   82700:	strb	r3, [r5, #42]	; 0x2a
   82704:	b	825b4 <fputs@plt+0x71440>
   82708:	movw	r1, #61564	; 0xf07c
   8270c:	movt	r1, #8
   82710:	mov	r0, r7
   82714:	bl	3907c <fputs@plt+0x27f08>
   82718:	b	82e8c <fputs@plt+0x71d18>
   8271c:	orr	r3, r3, #96	; 0x60
   82720:	strb	r3, [r5, #42]	; 0x2a
   82724:	ldr	r3, [r7]
   82728:	str	r3, [sp, #36]	; 0x24
   8272c:	ldr	r4, [r7, #8]
   82730:	ldr	r1, [r7, #424]	; 0x1a8
   82734:	cmp	r1, #0
   82738:	bne	827e8 <fputs@plt+0x71674>
   8273c:	ldrsh	r3, [r5, #32]
   82740:	cmp	r3, #0
   82744:	blt	827fc <fputs@plt+0x71688>
   82748:	ldr	r2, [r5, #4]
   8274c:	ldr	r0, [r2, r3, lsl #4]
   82750:	str	r0, [sp, #68]	; 0x44
   82754:	bl	1c2f8 <fputs@plt+0xb184>
   82758:	str	r0, [sp, #72]	; 0x48
   8275c:	mov	r3, #0
   82760:	add	r2, sp, #68	; 0x44
   82764:	mov	r1, #27
   82768:	ldr	r0, [sp, #36]	; 0x24
   8276c:	bl	1e3ec <fputs@plt+0xd278>
   82770:	mov	r2, r0
   82774:	mov	r1, #0
   82778:	mov	r0, r7
   8277c:	bl	2fc78 <fputs@plt+0x1eb04>
   82780:	cmp	r0, #0
   82784:	beq	825e8 <fputs@plt+0x71474>
   82788:	ldr	r3, [r0, #4]
   8278c:	ldrb	r2, [r7, #452]	; 0x1c4
   82790:	strb	r2, [r3, #12]
   82794:	mov	r1, #0
   82798:	str	r1, [sp, #20]
   8279c:	str	r1, [sp, #16]
   827a0:	str	r1, [sp, #12]
   827a4:	str	r1, [sp, #8]
   827a8:	ldrb	r3, [r5, #43]	; 0x2b
   827ac:	str	r3, [sp, #4]
   827b0:	str	r0, [sp]
   827b4:	mov	r3, r1
   827b8:	mov	r2, r1
   827bc:	mov	r0, r7
   827c0:	bl	813d4 <fputs@plt+0x70260>
   827c4:	subs	r6, r0, #0
   827c8:	beq	825e8 <fputs@plt+0x71474>
   827cc:	ldrb	r3, [r6, #55]	; 0x37
   827d0:	mov	r2, #2
   827d4:	bfi	r3, r2, #0, #2
   827d8:	strb	r3, [r6, #55]	; 0x37
   827dc:	mvn	r3, #0
   827e0:	strh	r3, [r5, #32]
   827e4:	b	82844 <fputs@plt+0x716d0>
   827e8:	mov	r0, r4
   827ec:	bl	17a1c <fputs@plt+0x68a8>
   827f0:	mov	r3, #121	; 0x79
   827f4:	strb	r3, [r0]
   827f8:	b	8273c <fputs@plt+0x715c8>
   827fc:	mov	r0, r5
   82800:	bl	191f0 <fputs@plt+0x807c>
   82804:	mov	r6, r0
   82808:	cmp	r4, #0
   8280c:	beq	82824 <fputs@plt+0x716b0>
   82810:	ldr	r1, [r0, #44]	; 0x2c
   82814:	mov	r0, r4
   82818:	bl	17a1c <fputs@plt+0x68a8>
   8281c:	mov	r3, #13
   82820:	strb	r3, [r0]
   82824:	ldrh	r3, [r6, #50]	; 0x32
   82828:	cmp	r3, #1
   8282c:	bls	8283c <fputs@plt+0x716c8>
   82830:	mov	r4, #1
   82834:	mov	ip, r4
   82838:	b	8307c <fputs@plt+0x71f08>
   8283c:	mov	r4, #1
   82840:	strh	r4, [r6, #50]	; 0x32
   82844:	ldrb	r3, [r6, #55]	; 0x37
   82848:	orr	r3, r3, #32
   8284c:	strb	r3, [r6, #55]	; 0x37
   82850:	ldrh	r2, [r6, #50]	; 0x32
   82854:	str	r2, [sp, #40]	; 0x28
   82858:	str	r2, [sp, #44]	; 0x2c
   8285c:	ldr	r3, [sp, #36]	; 0x24
   82860:	ldrb	r3, [r3, #151]	; 0x97
   82864:	cmp	r3, #0
   82868:	bne	828a8 <fputs@plt+0x71734>
   8286c:	cmp	r2, #0
   82870:	ble	8289c <fputs@plt+0x71728>
   82874:	lsl	ip, r2, #1
   82878:	mov	r0, #2
   8287c:	ldr	r2, [r6, #4]
   82880:	ldrsh	r1, [r2, r3]
   82884:	ldr	r2, [r5, #4]
   82888:	add	r2, r2, r1, lsl #4
   8288c:	strb	r0, [r2, #12]
   82890:	add	r3, r3, #2
   82894:	cmp	r3, ip
   82898:	bne	8287c <fputs@plt+0x71708>
   8289c:	ldrb	r3, [r6, #55]	; 0x37
   828a0:	orr	r3, r3, #8
   828a4:	strb	r3, [r6, #55]	; 0x37
   828a8:	ldr	r3, [r5, #28]
   828ac:	str	r3, [r6, #44]	; 0x2c
   828b0:	ldr	r4, [r5, #8]
   828b4:	cmp	r4, #0
   828b8:	beq	82950 <fputs@plt+0x717dc>
   828bc:	ldr	r3, [sp, #40]	; 0x28
   828c0:	lsl	r8, r3, #1
   828c4:	str	fp, [sp, #48]	; 0x30
   828c8:	str	r5, [sp, #52]	; 0x34
   828cc:	ldr	r5, [sp, #44]	; 0x2c
   828d0:	b	828f0 <fputs@plt+0x7177c>
   828d4:	cmp	r2, #0
   828d8:	bne	82928 <fputs@plt+0x717b4>
   828dc:	ldrh	r3, [r4, #50]	; 0x32
   828e0:	strh	r3, [r4, #52]	; 0x34
   828e4:	ldr	r4, [r4, #20]
   828e8:	cmp	r4, #0
   828ec:	beq	82948 <fputs@plt+0x717d4>
   828f0:	ldrb	r3, [r4, #55]	; 0x37
   828f4:	and	r3, r3, #3
   828f8:	cmp	r3, #2
   828fc:	beq	828e4 <fputs@plt+0x71770>
   82900:	cmp	r5, #0
   82904:	ble	828dc <fputs@plt+0x71768>
   82908:	ldr	lr, [r4, #4]
   8290c:	ldrh	fp, [r4, #50]	; 0x32
   82910:	ldr	r1, [r6, #4]
   82914:	sub	r1, r1, #2
   82918:	add	sl, r1, r8
   8291c:	add	r9, lr, fp, lsl #1
   82920:	mov	r2, #0
   82924:	b	83040 <fputs@plt+0x71ecc>
   82928:	add	r2, fp, r2
   8292c:	mov	r1, r4
   82930:	ldr	r0, [sp, #36]	; 0x24
   82934:	bl	1e890 <fputs@plt+0xd71c>
   82938:	cmp	r0, #0
   8293c:	bne	82990 <fputs@plt+0x7181c>
   82940:	ldrh	r9, [r4, #50]	; 0x32
   82944:	b	83004 <fputs@plt+0x71e90>
   82948:	ldr	fp, [sp, #48]	; 0x30
   8294c:	ldr	r5, [sp, #52]	; 0x34
   82950:	ldrsh	r2, [r5, #34]	; 0x22
   82954:	ldr	r3, [sp, #40]	; 0x28
   82958:	cmp	r3, r2
   8295c:	strhge	r2, [r6, #52]	; 0x34
   82960:	bge	825e8 <fputs@plt+0x71474>
   82964:	mov	r1, r6
   82968:	ldr	r0, [sp, #36]	; 0x24
   8296c:	bl	1e890 <fputs@plt+0xd71c>
   82970:	cmp	r0, #0
   82974:	bne	825e8 <fputs@plt+0x71474>
   82978:	ldrsh	r3, [r5, #34]	; 0x22
   8297c:	cmp	r3, #0
   82980:	ble	82f68 <fputs@plt+0x71df4>
   82984:	ldr	r4, [pc, #1844]	; 830c0 <fputs@plt+0x71f4c>
   82988:	ldr	ip, [sp, #44]	; 0x2c
   8298c:	b	82fb0 <fputs@plt+0x71e3c>
   82990:	ldr	fp, [sp, #48]	; 0x30
   82994:	ldr	r5, [sp, #52]	; 0x34
   82998:	b	825e8 <fputs@plt+0x71474>
   8299c:	mov	r0, #0
   829a0:	b	82644 <fputs@plt+0x714d0>
   829a4:	mov	r0, r7
   829a8:	bl	2de28 <fputs@plt+0x1ccb4>
   829ac:	subs	r9, r0, #0
   829b0:	str	r9, [sp, #40]	; 0x28
   829b4:	beq	82e8c <fputs@plt+0x71d18>
   829b8:	mov	r2, #0
   829bc:	mov	r1, #61	; 0x3d
   829c0:	mov	sl, r9
   829c4:	mov	r0, r9
   829c8:	bl	2e44c <fputs@plt+0x1d2d8>
   829cc:	ldr	r0, [r5, #12]
   829d0:	movw	r3, #61532	; 0xf05c
   829d4:	movt	r3, #8
   829d8:	movw	r2, #61540	; 0xf064
   829dc:	movt	r2, #8
   829e0:	cmp	r0, #0
   829e4:	moveq	r2, r3
   829e8:	movw	r1, #49548	; 0xc18c
   829ec:	movt	r1, #8
   829f0:	movw	r3, #56652	; 0xdd4c
   829f4:	movt	r3, #8
   829f8:	cmp	r0, #0
   829fc:	movne	r1, r3
   82a00:	str	r1, [sp, #44]	; 0x2c
   82a04:	ldr	r3, [sp, #128]	; 0x80
   82a08:	cmp	r3, #0
   82a0c:	beq	82f20 <fputs@plt+0x71dac>
   82a10:	ldr	r4, [r7, #76]	; 0x4c
   82a14:	add	r6, r4, #1
   82a18:	add	r8, r4, #3
   82a1c:	str	r8, [r7, #76]	; 0x4c
   82a20:	mov	r0, r7
   82a24:	bl	19808 <fputs@plt+0x8694>
   82a28:	ldr	r3, [sp, #36]	; 0x24
   82a2c:	str	r3, [sp]
   82a30:	ldr	r3, [r7, #396]	; 0x18c
   82a34:	mov	r2, #1
   82a38:	mov	r1, #55	; 0x37
   82a3c:	mov	r0, r9
   82a40:	bl	2dd84 <fputs@plt+0x1cc10>
   82a44:	mov	r1, #16
   82a48:	mov	r0, r9
   82a4c:	bl	179f4 <fputs@plt+0x6880>
   82a50:	mov	r3, #2
   82a54:	str	r3, [r7, #72]	; 0x48
   82a58:	ldr	r9, [r9, #32]
   82a5c:	add	r3, r9, #1
   82a60:	str	r3, [sp]
   82a64:	mov	r3, #0
   82a68:	mov	r2, r6
   82a6c:	mov	r1, #16
   82a70:	mov	r0, sl
   82a74:	bl	2dd84 <fputs@plt+0x1cc10>
   82a78:	mov	r3, #13
   82a7c:	strb	r3, [sp, #68]	; 0x44
   82a80:	str	r6, [sp, #72]	; 0x48
   82a84:	mov	r3, #0
   82a88:	strb	r3, [sp, #69]	; 0x45
   82a8c:	str	r3, [sp, #76]	; 0x4c
   82a90:	str	r3, [sp, #80]	; 0x50
   82a94:	add	r2, sp, #68	; 0x44
   82a98:	ldr	r1, [sp, #128]	; 0x80
   82a9c:	mov	r0, r7
   82aa0:	bl	582ec <fputs@plt+0x47178>
   82aa4:	mov	r1, r6
   82aa8:	mov	r0, sl
   82aac:	bl	2e498 <fputs@plt+0x1d324>
   82ab0:	mov	r1, r9
   82ab4:	mov	r0, sl
   82ab8:	bl	17a4c <fputs@plt+0x68d8>
   82abc:	ldr	r6, [r7, #68]	; 0x44
   82ac0:	cmp	r6, #0
   82ac4:	bne	82e8c <fputs@plt+0x71d18>
   82ac8:	ldr	r1, [sp, #128]	; 0x80
   82acc:	mov	r0, r7
   82ad0:	bl	54b54 <fputs@plt+0x439e0>
   82ad4:	subs	r1, r0, #0
   82ad8:	beq	82e8c <fputs@plt+0x71d18>
   82adc:	add	r4, r4, #2
   82ae0:	ldrsh	r3, [r1, #34]	; 0x22
   82ae4:	strh	r3, [r5, #34]	; 0x22
   82ae8:	ldr	r3, [r1, #4]
   82aec:	str	r3, [r5, #4]
   82af0:	mov	r9, #0
   82af4:	strh	r9, [r1, #34]	; 0x22
   82af8:	str	r9, [r1, #4]
   82afc:	mov	r0, fp
   82b00:	bl	258bc <fputs@plt+0x14748>
   82b04:	ldr	r2, [sp, #72]	; 0x48
   82b08:	mov	r1, #18
   82b0c:	str	sl, [sp, #40]	; 0x28
   82b10:	mov	r0, sl
   82b14:	bl	2e44c <fputs@plt+0x1d2d8>
   82b18:	mov	sl, r0
   82b1c:	str	r4, [sp]
   82b20:	ldr	r3, [sp, #80]	; 0x50
   82b24:	ldr	r2, [sp, #76]	; 0x4c
   82b28:	mov	r1, #49	; 0x31
   82b2c:	ldr	r0, [sp, #40]	; 0x28
   82b30:	bl	2dd84 <fputs@plt+0x1cc10>
   82b34:	mov	r2, r9
   82b38:	mov	r1, r5
   82b3c:	ldr	r9, [sp, #40]	; 0x28
   82b40:	mov	r0, r9
   82b44:	bl	2e104 <fputs@plt+0x1cf90>
   82b48:	mov	r3, r8
   82b4c:	mov	r2, #1
   82b50:	mov	r1, #74	; 0x4a
   82b54:	mov	r0, r9
   82b58:	bl	2e4d0 <fputs@plt+0x1d35c>
   82b5c:	str	r8, [sp]
   82b60:	mov	r3, r4
   82b64:	mov	r2, #1
   82b68:	mov	r1, #75	; 0x4b
   82b6c:	mov	r0, r9
   82b70:	bl	2dd84 <fputs@plt+0x1cc10>
   82b74:	mov	r1, sl
   82b78:	mov	r0, r9
   82b7c:	bl	2e718 <fputs@plt+0x1d5a4>
   82b80:	mov	r1, sl
   82b84:	mov	r0, r9
   82b88:	bl	17a4c <fputs@plt+0x68d8>
   82b8c:	mov	r2, #1
   82b90:	mov	r1, #61	; 0x3d
   82b94:	mov	r0, r9
   82b98:	bl	2e44c <fputs@plt+0x1d2d8>
   82b9c:	ldr	r4, [r5, #4]
   82ba0:	ldrsh	lr, [r5, #34]	; 0x22
   82ba4:	cmp	lr, #0
   82ba8:	ble	82ee8 <fputs@plt+0x71d74>
   82bac:	mov	r0, r6
   82bb0:	mov	ip, r6
   82bb4:	ldr	r1, [r4, r0, lsl #4]
   82bb8:	ldrb	r3, [r1]
   82bbc:	cmp	r3, #0
   82bc0:	beq	82ea8 <fputs@plt+0x71d34>
   82bc4:	mov	r2, r6
   82bc8:	cmp	r3, #34	; 0x22
   82bcc:	addeq	r2, r2, #1
   82bd0:	add	r2, r2, #1
   82bd4:	ldrb	r3, [r1, #1]!
   82bd8:	cmp	r3, #0
   82bdc:	bne	82bc8 <fputs@plt+0x71a54>
   82be0:	add	r2, r2, #7
   82be4:	add	ip, ip, r2
   82be8:	add	r0, r0, #1
   82bec:	cmp	lr, r0
   82bf0:	bne	82bb4 <fputs@plt+0x71a40>
   82bf4:	ldr	r1, [r5]
   82bf8:	ldrb	r3, [r1]
   82bfc:	cmp	r3, #0
   82c00:	beq	82eb0 <fputs@plt+0x71d3c>
   82c04:	mov	r2, r6
   82c08:	cmp	r3, #34	; 0x22
   82c0c:	addeq	r2, r2, #1
   82c10:	add	r2, r2, #1
   82c14:	ldrb	r3, [r1, #1]!
   82c18:	cmp	r3, #0
   82c1c:	bne	82c08 <fputs@plt+0x71a94>
   82c20:	add	r2, r2, #2
   82c24:	add	ip, r2, ip
   82c28:	movw	r2, #23940	; 0x5d84
   82c2c:	movt	r2, #8
   82c30:	movw	r3, #61548	; 0xf06c
   82c34:	movt	r3, #8
   82c38:	cmp	ip, #49	; 0x31
   82c3c:	movgt	r2, r3
   82c40:	str	r2, [sp, #52]	; 0x34
   82c44:	movw	r3, #47992	; 0xbb78
   82c48:	movt	r3, #8
   82c4c:	movw	sl, #61552	; 0xf070
   82c50:	movt	sl, #8
   82c54:	cmp	ip, #49	; 0x31
   82c58:	movle	sl, r3
   82c5c:	movw	r3, #23480	; 0x5bb8
   82c60:	movt	r3, #8
   82c64:	movw	r9, #61560	; 0xf078
   82c68:	movt	r9, #8
   82c6c:	cmp	ip, #49	; 0x31
   82c70:	movle	r9, r3
   82c74:	add	lr, lr, lr, lsl #1
   82c78:	add	ip, ip, lr, lsl #1
   82c7c:	add	r3, ip, #35	; 0x23
   82c80:	str	r3, [sp, #48]	; 0x30
   82c84:	mov	r2, r3
   82c88:	asr	r3, r3, #31
   82c8c:	mov	r0, #0
   82c90:	bl	13f58 <fputs@plt+0x2de4>
   82c94:	subs	r4, r0, #0
   82c98:	beq	82eb8 <fputs@plt+0x71d44>
   82c9c:	movw	r2, #61648	; 0xf0d0
   82ca0:	movt	r2, #8
   82ca4:	mov	r1, r4
   82ca8:	ldr	r0, [sp, #48]	; 0x30
   82cac:	bl	319a0 <fputs@plt+0x2082c>
   82cb0:	mov	r0, r4
   82cb4:	bl	1c2f8 <fputs@plt+0xb184>
   82cb8:	str	r0, [sp, #68]	; 0x44
   82cbc:	ldr	r2, [r5]
   82cc0:	add	r1, sp, #68	; 0x44
   82cc4:	mov	r0, r4
   82cc8:	bl	1b5d4 <fputs@plt+0xa460>
   82ccc:	ldr	r3, [sp, #68]	; 0x44
   82cd0:	add	r2, r3, #1
   82cd4:	str	r2, [sp, #68]	; 0x44
   82cd8:	mov	r2, #40	; 0x28
   82cdc:	strb	r2, [r4, r3]
   82ce0:	ldr	r8, [r5, #4]
   82ce4:	ldrsh	r3, [r5, #34]	; 0x22
   82ce8:	cmp	r3, #0
   82cec:	ble	82da0 <fputs@plt+0x71c2c>
   82cf0:	add	r8, r8, #16
   82cf4:	movw	r3, #49336	; 0xc0b8
   82cf8:	movt	r3, #8
   82cfc:	str	sl, [sp, #24]
   82d00:	str	fp, [sp, #56]	; 0x38
   82d04:	ldr	sl, [sp, #48]	; 0x30
   82d08:	mov	r2, r9
   82d0c:	str	r7, [sp, #60]	; 0x3c
   82d10:	mov	fp, r3
   82d14:	ldr	r0, [sp, #68]	; 0x44
   82d18:	add	r1, r4, r0
   82d1c:	sub	r0, sl, r0
   82d20:	bl	319a0 <fputs@plt+0x2082c>
   82d24:	ldr	r7, [sp, #68]	; 0x44
   82d28:	add	r0, r4, r7
   82d2c:	bl	1c2f8 <fputs@plt+0xb184>
   82d30:	add	r0, r7, r0
   82d34:	str	r0, [sp, #68]	; 0x44
   82d38:	ldr	r2, [r8, #-16]
   82d3c:	add	r1, sp, #68	; 0x44
   82d40:	mov	r0, r4
   82d44:	bl	1b5d4 <fputs@plt+0xa460>
   82d48:	ldrb	r3, [r8, #-3]
   82d4c:	add	r3, fp, r3, lsl #2
   82d50:	ldr	r9, [r3, #-3220]	; 0xfffff36c
   82d54:	mov	r0, r9
   82d58:	bl	1c2f8 <fputs@plt+0xb184>
   82d5c:	mov	r7, r0
   82d60:	mov	r2, r0
   82d64:	mov	r1, r9
   82d68:	ldr	r0, [sp, #68]	; 0x44
   82d6c:	add	r0, r4, r0
   82d70:	bl	10fdc <memcpy@plt>
   82d74:	ldr	r3, [sp, #68]	; 0x44
   82d78:	add	r7, r3, r7
   82d7c:	str	r7, [sp, #68]	; 0x44
   82d80:	add	r6, r6, #1
   82d84:	add	r8, r8, #16
   82d88:	ldr	r2, [sp, #24]
   82d8c:	ldrsh	r3, [r5, #34]	; 0x22
   82d90:	cmp	r6, r3
   82d94:	blt	82d14 <fputs@plt+0x71ba0>
   82d98:	ldr	fp, [sp, #56]	; 0x38
   82d9c:	ldr	r7, [sp, #60]	; 0x3c
   82da0:	ldr	r0, [sp, #68]	; 0x44
   82da4:	ldr	r3, [sp, #52]	; 0x34
   82da8:	movw	r2, #48244	; 0xbc74
   82dac:	movt	r2, #8
   82db0:	add	r1, r4, r0
   82db4:	ldr	ip, [sp, #48]	; 0x30
   82db8:	sub	r0, ip, r0
   82dbc:	bl	319a0 <fputs@plt+0x2082c>
   82dc0:	ldr	r8, [sp, #36]	; 0x24
   82dc4:	lsl	r6, r8, #4
   82dc8:	ldr	r3, [fp, #16]
   82dcc:	ldr	r2, [r3, r8, lsl #4]
   82dd0:	movw	r1, #54244	; 0xd3e4
   82dd4:	movt	r1, #8
   82dd8:	movw	r3, #54264	; 0xd3f8
   82ddc:	movt	r3, #8
   82de0:	ldr	r0, [r5]
   82de4:	ldr	ip, [r7, #392]	; 0x188
   82de8:	str	ip, [sp, #20]
   82dec:	str	r4, [sp, #16]
   82df0:	ldr	ip, [r7, #396]	; 0x18c
   82df4:	str	ip, [sp, #12]
   82df8:	str	r0, [sp, #8]
   82dfc:	str	r0, [sp, #4]
   82e00:	ldr	r0, [sp, #44]	; 0x2c
   82e04:	str	r0, [sp]
   82e08:	cmp	r8, #1
   82e0c:	moveq	r3, r1
   82e10:	movw	r1, #61680	; 0xf0f0
   82e14:	movt	r1, #8
   82e18:	mov	r0, r7
   82e1c:	bl	809a8 <fputs@plt+0x6f834>
   82e20:	mov	r1, r4
   82e24:	mov	r0, fp
   82e28:	bl	214f4 <fputs@plt+0x10380>
   82e2c:	mov	r1, r8
   82e30:	mov	r0, r7
   82e34:	bl	2e73c <fputs@plt+0x1d5c8>
   82e38:	ldrb	r3, [r5, #42]	; 0x2a
   82e3c:	tst	r3, #8
   82e40:	beq	82e5c <fputs@plt+0x71ce8>
   82e44:	ldr	r3, [fp, #16]
   82e48:	add	r2, r3, r6
   82e4c:	ldr	r2, [r2, #12]
   82e50:	ldr	r2, [r2, #72]	; 0x48
   82e54:	cmp	r2, #0
   82e58:	beq	82ec4 <fputs@plt+0x71d50>
   82e5c:	ldr	r2, [r5]
   82e60:	movw	r1, #61812	; 0xf174
   82e64:	movt	r1, #8
   82e68:	mov	r0, fp
   82e6c:	bl	41d60 <fputs@plt+0x30bec>
   82e70:	mov	r2, r0
   82e74:	ldr	r1, [sp, #36]	; 0x24
   82e78:	ldr	r0, [sp, #40]	; 0x28
   82e7c:	bl	2e230 <fputs@plt+0x1d0bc>
   82e80:	ldrb	r3, [fp, #149]	; 0x95
   82e84:	cmp	r3, #0
   82e88:	bne	8268c <fputs@plt+0x71518>
   82e8c:	add	sp, sp, #92	; 0x5c
   82e90:	ldrd	r4, [sp]
   82e94:	ldrd	r6, [sp, #8]
   82e98:	ldrd	r8, [sp, #16]
   82e9c:	ldrd	sl, [sp, #24]
   82ea0:	add	sp, sp, #32
   82ea4:	pop	{pc}		; (ldr pc, [sp], #4)
   82ea8:	mov	r2, r6
   82eac:	b	82be0 <fputs@plt+0x71a6c>
   82eb0:	mov	r2, r6
   82eb4:	b	82c20 <fputs@plt+0x71aac>
   82eb8:	mov	r0, fp
   82ebc:	bl	13e20 <fputs@plt+0x2cac>
   82ec0:	b	82dc0 <fputs@plt+0x71c4c>
   82ec4:	ldr	r2, [r3, r6]
   82ec8:	movw	r1, #61768	; 0xf148
   82ecc:	movt	r1, #8
   82ed0:	mov	r0, r7
   82ed4:	bl	809a8 <fputs@plt+0x6f834>
   82ed8:	b	82e5c <fputs@plt+0x71ce8>
   82edc:	mov	r0, fp
   82ee0:	bl	13e20 <fputs@plt+0x2cac>
   82ee4:	b	82e8c <fputs@plt+0x71d18>
   82ee8:	ldr	r1, [r5]
   82eec:	ldrb	r3, [r1]
   82ef0:	cmp	r3, #0
   82ef4:	movne	ip, r6
   82ef8:	bne	82c04 <fputs@plt+0x71a90>
   82efc:	mov	ip, #2
   82f00:	movw	r3, #23940	; 0x5d84
   82f04:	movt	r3, #8
   82f08:	str	r3, [sp, #52]	; 0x34
   82f0c:	movw	sl, #47992	; 0xbb78
   82f10:	movt	sl, #8
   82f14:	movw	r9, #23480	; 0x5bb8
   82f18:	movt	r9, #8
   82f1c:	b	82c74 <fputs@plt+0x71b00>
   82f20:	ldr	r3, [sp, #24]
   82f24:	cmp	r3, #0
   82f28:	addne	ip, r7, #508	; 0x1fc
   82f2c:	ldreq	ip, [sp, #28]
   82f30:	ldr	r0, [ip]
   82f34:	ldr	r1, [r7, #500]	; 0x1f4
   82f38:	sub	r3, r0, r1
   82f3c:	ldrb	r0, [r0]
   82f40:	cmp	r0, #59	; 0x3b
   82f44:	ldrne	r0, [ip, #4]
   82f48:	addne	r3, r3, r0
   82f4c:	str	r1, [sp]
   82f50:	movw	r1, #61664	; 0xf0e0
   82f54:	movt	r1, #8
   82f58:	mov	r0, fp
   82f5c:	bl	41d60 <fputs@plt+0x30bec>
   82f60:	mov	r4, r0
   82f64:	b	82dc0 <fputs@plt+0x71c4c>
   82f68:	ldr	r1, [r5, #64]	; 0x40
   82f6c:	mov	r0, fp
   82f70:	bl	1a280 <fputs@plt+0x910c>
   82f74:	str	r0, [sp, #36]	; 0x24
   82f78:	ldr	r3, [r5, #24]
   82f7c:	cmp	r3, #0
   82f80:	moveq	r0, #0
   82f84:	bne	82604 <fputs@plt+0x71490>
   82f88:	b	82644 <fputs@plt+0x714d0>
   82f8c:	lsl	r3, r8, #1
   82f90:	strh	r0, [lr, r3]
   82f94:	ldr	r3, [r6, #32]
   82f98:	str	r4, [r3, r8, lsl #2]
   82f9c:	add	ip, ip, #1
   82fa0:	add	r0, r0, #1
   82fa4:	ldrsh	r3, [r5, #34]	; 0x22
   82fa8:	cmp	r0, r3
   82fac:	bge	825e8 <fputs@plt+0x71474>
   82fb0:	ldr	lr, [r6, #4]
   82fb4:	mov	r8, ip
   82fb8:	mov	r3, ip
   82fbc:	mov	r2, lr
   82fc0:	cmp	r3, #0
   82fc4:	ble	82f8c <fputs@plt+0x71e18>
   82fc8:	sub	r3, r3, #1
   82fcc:	ldrsh	r1, [r2], #2
   82fd0:	cmp	r1, r0
   82fd4:	bne	82fc0 <fputs@plt+0x71e4c>
   82fd8:	b	82fa0 <fputs@plt+0x71e2c>
   82fdc:	lsl	r3, r9, #1
   82fe0:	strh	ip, [lr, r3]
   82fe4:	ldr	r3, [r6, #32]
   82fe8:	ldr	r2, [r3, r0, lsl #1]
   82fec:	ldr	r3, [r4, #32]
   82ff0:	str	r2, [r3, r9, lsl #2]
   82ff4:	add	r9, r9, #1
   82ff8:	add	r0, r0, #2
   82ffc:	cmp	r8, r0
   83000:	beq	828e4 <fputs@plt+0x71770>
   83004:	ldr	lr, [r4, #4]
   83008:	ldr	r3, [r6, #4]
   8300c:	ldrsh	ip, [r3, r0]
   83010:	ldrh	r1, [r4, #50]	; 0x32
   83014:	add	r1, lr, r1, lsl #1
   83018:	mov	r3, lr
   8301c:	cmp	r3, r1
   83020:	beq	82fdc <fputs@plt+0x71e68>
   83024:	ldrsh	r2, [r3], #2
   83028:	cmp	r2, ip
   8302c:	bne	8301c <fputs@plt+0x71ea8>
   83030:	b	82ff8 <fputs@plt+0x71e84>
   83034:	add	r2, r2, #1
   83038:	cmp	r1, sl
   8303c:	beq	828d4 <fputs@plt+0x71760>
   83040:	ldrsh	r0, [r1, #2]!
   83044:	mov	r3, lr
   83048:	cmp	r9, r3
   8304c:	beq	83034 <fputs@plt+0x71ec0>
   83050:	ldrsh	ip, [r3], #2
   83054:	cmp	ip, r0
   83058:	bne	83048 <fputs@plt+0x71ed4>
   8305c:	b	83038 <fputs@plt+0x71ec4>
   83060:	ldrh	r3, [r6, #52]	; 0x34
   83064:	sub	r3, r3, #1
   83068:	strh	r3, [r6, #52]	; 0x34
   8306c:	add	ip, ip, #1
   83070:	ldrh	r3, [r6, #50]	; 0x32
   83074:	cmp	ip, r3
   83078:	bge	82840 <fputs@plt+0x716cc>
   8307c:	ldr	lr, [r6, #4]
   83080:	lsl	r3, ip, #1
   83084:	ldrsh	r0, [lr, r3]
   83088:	mov	r8, r4
   8308c:	mov	r3, r4
   83090:	mov	r2, lr
   83094:	cmp	r3, #0
   83098:	ble	830b0 <fputs@plt+0x71f3c>
   8309c:	sub	r3, r3, #1
   830a0:	ldrsh	r1, [r2], #2
   830a4:	cmp	r1, r0
   830a8:	bne	83094 <fputs@plt+0x71f20>
   830ac:	b	83060 <fputs@plt+0x71eec>
   830b0:	add	r4, r4, #1
   830b4:	lsl	r8, r8, #1
   830b8:	strh	r0, [lr, r8]
   830bc:	b	8306c <fputs@plt+0x71ef8>
   830c0:	andeq	r8, r8, r4, asr #29
   830c4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   830c8:	strd	r6, [sp, #8]
   830cc:	strd	r8, [sp, #16]
   830d0:	strd	sl, [sp, #24]
   830d4:	str	lr, [sp, #32]
   830d8:	sub	sp, sp, #52	; 0x34
   830dc:	str	r0, [sp, #8]
   830e0:	mov	r8, r1
   830e4:	str	r2, [sp, #24]
   830e8:	mov	r6, r3
   830ec:	ldr	sl, [r0]
   830f0:	bl	2de28 <fputs@plt+0x1ccb4>
   830f4:	subs	r2, r0, #0
   830f8:	str	r2, [sp, #16]
   830fc:	beq	83268 <fputs@plt+0x720f4>
   83100:	ldr	r7, [sl, #16]
   83104:	add	r7, r7, r8, lsl #4
   83108:	ldr	r5, [pc, #372]	; 83284 <fputs@plt+0x72110>
   8310c:	mov	r4, #0
   83110:	add	fp, sp, #36	; 0x24
   83114:	movw	r2, #60624	; 0xecd0
   83118:	movt	r2, #8
   8311c:	str	r2, [sp, #20]
   83120:	movw	r2, #61848	; 0xf198
   83124:	movt	r2, #8
   83128:	str	r2, [sp, #28]
   8312c:	str	sl, [sp, #12]
   83130:	mov	sl, r6
   83134:	b	83184 <fputs@plt+0x72010>
   83138:	ldr	r3, [r5]
   8313c:	cmp	r3, #0
   83140:	beq	83174 <fputs@plt+0x72000>
   83144:	ldr	r2, [r7]
   83148:	str	r3, [sp]
   8314c:	mov	r3, r6
   83150:	ldr	r1, [sp, #28]
   83154:	ldr	r6, [sp, #8]
   83158:	mov	r0, r6
   8315c:	bl	809a8 <fputs@plt+0x6f834>
   83160:	ldr	r3, [r6, #396]	; 0x18c
   83164:	str	r3, [fp, r4, lsl #2]
   83168:	add	r3, sp, #32
   8316c:	mov	r2, #16
   83170:	strb	r2, [r4, r3]
   83174:	add	r4, r4, #1
   83178:	add	r5, r5, #8
   8317c:	cmp	r4, #3
   83180:	beq	83210 <fputs@plt+0x7209c>
   83184:	ldr	r6, [r5, #-4]
   83188:	ldr	r2, [r7]
   8318c:	mov	r1, r6
   83190:	ldr	r0, [sp, #12]
   83194:	bl	19020 <fputs@plt+0x7eac>
   83198:	cmp	r0, #0
   8319c:	beq	83138 <fputs@plt+0x71fc4>
   831a0:	ldr	r9, [r0, #28]
   831a4:	str	r9, [fp, r4, lsl #2]
   831a8:	add	r3, sp, #32
   831ac:	mov	r2, #0
   831b0:	strb	r2, [r4, r3]
   831b4:	str	r6, [sp]
   831b8:	mov	r3, #1
   831bc:	mov	r2, r9
   831c0:	mov	r1, r8
   831c4:	ldr	r0, [sp, #8]
   831c8:	bl	2db38 <fputs@plt+0x1c9c4>
   831cc:	cmp	sl, #0
   831d0:	beq	831f8 <fputs@plt+0x72084>
   831d4:	ldr	r2, [r7]
   831d8:	str	sl, [sp, #4]
   831dc:	ldr	r3, [sp, #88]	; 0x58
   831e0:	str	r3, [sp]
   831e4:	mov	r3, r6
   831e8:	ldr	r1, [sp, #20]
   831ec:	ldr	r0, [sp, #8]
   831f0:	bl	809a8 <fputs@plt+0x6f834>
   831f4:	b	83174 <fputs@plt+0x72000>
   831f8:	mov	r3, r8
   831fc:	mov	r2, r9
   83200:	mov	r1, #119	; 0x77
   83204:	ldr	r0, [sp, #16]
   83208:	bl	2e4d0 <fputs@plt+0x1d35c>
   8320c:	b	83174 <fputs@plt+0x72000>
   83210:	add	r7, sp, #36	; 0x24
   83214:	ldr	r5, [sp, #24]
   83218:	add	r6, sp, #32
   8321c:	ldr	r4, [pc, #100]	; 83288 <fputs@plt+0x72114>
   83220:	mov	sl, #3
   83224:	mov	r9, #55	; 0x37
   83228:	str	sl, [sp, #4]
   8322c:	str	r8, [sp]
   83230:	ldr	r3, [r7], #4
   83234:	mov	r2, r5
   83238:	mov	r1, r9
   8323c:	ldr	fp, [sp, #16]
   83240:	mov	r0, fp
   83244:	bl	2de98 <fputs@plt+0x1cd24>
   83248:	ldrb	r1, [r6], #1
   8324c:	mov	r0, fp
   83250:	bl	179f4 <fputs@plt+0x6880>
   83254:	ldr	r3, [r4, #12]
   83258:	add	r5, r5, #1
   8325c:	add	r4, r4, #8
   83260:	cmp	r3, #0
   83264:	bne	83228 <fputs@plt+0x720b4>
   83268:	add	sp, sp, #52	; 0x34
   8326c:	ldrd	r4, [sp]
   83270:	ldrd	r6, [sp, #8]
   83274:	ldrd	r8, [sp, #16]
   83278:	ldrd	sl, [sp, #24]
   8327c:	add	sp, sp, #32
   83280:	pop	{pc}		; (ldr pc, [sp], #4)
   83284:	andeq	fp, r8, r0, asr #10
   83288:	andeq	fp, r8, ip, lsr r5
   8328c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   83290:	strd	r6, [sp, #8]
   83294:	strd	r8, [sp, #16]
   83298:	str	sl, [sp, #24]
   8329c:	str	lr, [sp, #28]
   832a0:	sub	sp, sp, #8
   832a4:	mov	r5, r0
   832a8:	mov	sl, r1
   832ac:	ldr	r3, [r0]
   832b0:	ldr	r3, [r3, #16]
   832b4:	add	r3, r3, r1, lsl #4
   832b8:	ldr	r4, [r3, #12]
   832bc:	mov	r2, r1
   832c0:	mov	r1, #0
   832c4:	bl	58200 <fputs@plt+0x4708c>
   832c8:	ldr	r6, [r5, #72]	; 0x48
   832cc:	add	r3, r6, #3
   832d0:	str	r3, [r5, #72]	; 0x48
   832d4:	mov	r3, #0
   832d8:	str	r3, [sp]
   832dc:	mov	r2, r6
   832e0:	mov	r1, sl
   832e4:	mov	r0, r5
   832e8:	bl	830c4 <fputs@plt+0x71f50>
   832ec:	ldr	r7, [r5, #76]	; 0x4c
   832f0:	ldr	r8, [r5, #72]	; 0x48
   832f4:	ldr	r4, [r4, #16]
   832f8:	cmp	r4, #0
   832fc:	beq	83330 <fputs@plt+0x721bc>
   83300:	add	r7, r7, #1
   83304:	mov	r9, #0
   83308:	ldr	r1, [r4, #8]
   8330c:	str	r8, [sp, #4]
   83310:	str	r7, [sp]
   83314:	mov	r3, r6
   83318:	mov	r2, r9
   8331c:	mov	r0, r5
   83320:	bl	3c244 <fputs@plt+0x2b0d0>
   83324:	ldr	r4, [r4]
   83328:	cmp	r4, #0
   8332c:	bne	83308 <fputs@plt+0x72194>
   83330:	mov	r0, r5
   83334:	bl	2de28 <fputs@plt+0x1ccb4>
   83338:	cmp	r0, #0
   8333c:	beq	8334c <fputs@plt+0x721d8>
   83340:	mov	r2, sl
   83344:	mov	r1, #124	; 0x7c
   83348:	bl	2e44c <fputs@plt+0x1d2d8>
   8334c:	add	sp, sp, #8
   83350:	ldrd	r4, [sp]
   83354:	ldrd	r6, [sp, #8]
   83358:	ldrd	r8, [sp, #16]
   8335c:	ldr	sl, [sp, #24]
   83360:	add	sp, sp, #28
   83364:	pop	{pc}		; (ldr pc, [sp], #4)
   83368:	strd	r4, [sp, #-24]!	; 0xffffffe8
   8336c:	strd	r6, [sp, #8]
   83370:	str	r8, [sp, #16]
   83374:	str	lr, [sp, #20]
   83378:	sub	sp, sp, #8
   8337c:	mov	r4, r0
   83380:	mov	r8, r1
   83384:	mov	r6, r2
   83388:	ldr	r1, [r1, #64]	; 0x40
   8338c:	ldr	r0, [r0]
   83390:	bl	1a280 <fputs@plt+0x910c>
   83394:	mov	r7, r0
   83398:	mov	r2, r0
   8339c:	mov	r1, #0
   833a0:	mov	r0, r4
   833a4:	bl	58200 <fputs@plt+0x4708c>
   833a8:	ldr	r5, [r4, #72]	; 0x48
   833ac:	add	r3, r5, #3
   833b0:	str	r3, [r4, #72]	; 0x48
   833b4:	cmp	r6, #0
   833b8:	beq	83438 <fputs@plt+0x722c4>
   833bc:	movw	r3, #58696	; 0xe548
   833c0:	movt	r3, #8
   833c4:	str	r3, [sp]
   833c8:	ldr	r3, [r6]
   833cc:	mov	r2, r5
   833d0:	mov	r1, r7
   833d4:	mov	r0, r4
   833d8:	bl	830c4 <fputs@plt+0x71f50>
   833dc:	ldr	r3, [r4, #72]	; 0x48
   833e0:	str	r3, [sp, #4]
   833e4:	ldr	r3, [r4, #76]	; 0x4c
   833e8:	add	r3, r3, #1
   833ec:	str	r3, [sp]
   833f0:	mov	r3, r5
   833f4:	mov	r2, r6
   833f8:	mov	r1, r8
   833fc:	mov	r0, r4
   83400:	bl	3c244 <fputs@plt+0x2b0d0>
   83404:	mov	r0, r4
   83408:	bl	2de28 <fputs@plt+0x1ccb4>
   8340c:	cmp	r0, #0
   83410:	beq	83420 <fputs@plt+0x722ac>
   83414:	mov	r2, r7
   83418:	mov	r1, #124	; 0x7c
   8341c:	bl	2e44c <fputs@plt+0x1d2d8>
   83420:	add	sp, sp, #8
   83424:	ldrd	r4, [sp]
   83428:	ldrd	r6, [sp, #8]
   8342c:	ldr	r8, [sp, #16]
   83430:	add	sp, sp, #20
   83434:	pop	{pc}		; (ldr pc, [sp], #4)
   83438:	movw	r3, #60872	; 0xedc8
   8343c:	movt	r3, #8
   83440:	str	r3, [sp]
   83444:	ldr	r3, [r8]
   83448:	mov	r2, r5
   8344c:	mov	r1, r7
   83450:	mov	r0, r4
   83454:	bl	830c4 <fputs@plt+0x71f50>
   83458:	b	833dc <fputs@plt+0x72268>
   8345c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   83460:	strd	r6, [sp, #8]
   83464:	str	r8, [sp, #16]
   83468:	str	lr, [sp, #20]
   8346c:	sub	sp, sp, #8
   83470:	mov	r5, r0
   83474:	mov	r7, r1
   83478:	mov	r8, r2
   8347c:	ldr	r6, [r0]
   83480:	bl	6fe44 <fputs@plt+0x5ecd0>
   83484:	subs	r4, r0, #0
   83488:	bne	834f8 <fputs@plt+0x72384>
   8348c:	cmp	r7, #0
   83490:	beq	83510 <fputs@plt+0x7239c>
   83494:	ldr	r3, [r8, #4]
   83498:	cmp	r3, #0
   8349c:	bne	835c0 <fputs@plt+0x7244c>
   834a0:	mov	r1, r7
   834a4:	mov	r0, r6
   834a8:	bl	1e2a8 <fputs@plt+0xd134>
   834ac:	mov	r4, r0
   834b0:	mov	r1, r0
   834b4:	mov	r0, r6
   834b8:	bl	1917c <fputs@plt+0x8008>
   834bc:	mov	r8, r0
   834c0:	mov	r1, r4
   834c4:	mov	r0, r6
   834c8:	bl	214f4 <fputs@plt+0x10380>
   834cc:	cmp	r8, #0
   834d0:	blt	83548 <fputs@plt+0x723d4>
   834d4:	mov	r1, r8
   834d8:	mov	r0, r5
   834dc:	bl	8328c <fputs@plt+0x72118>
   834e0:	mov	r0, r5
   834e4:	bl	2de28 <fputs@plt+0x1ccb4>
   834e8:	cmp	r0, #0
   834ec:	beq	834f8 <fputs@plt+0x72384>
   834f0:	mov	r1, #147	; 0x93
   834f4:	bl	2de08 <fputs@plt+0x1cc94>
   834f8:	add	sp, sp, #8
   834fc:	ldrd	r4, [sp]
   83500:	ldrd	r6, [sp, #8]
   83504:	ldr	r8, [sp, #16]
   83508:	add	sp, sp, #20
   8350c:	pop	{pc}		; (ldr pc, [sp], #4)
   83510:	ldr	r3, [r6, #20]
   83514:	cmp	r3, #0
   83518:	bgt	8353c <fputs@plt+0x723c8>
   8351c:	b	834e0 <fputs@plt+0x7236c>
   83520:	mov	r1, r4
   83524:	mov	r0, r5
   83528:	bl	8328c <fputs@plt+0x72118>
   8352c:	add	r4, r4, #1
   83530:	ldr	r3, [r6, #20]
   83534:	cmp	r3, r4
   83538:	ble	834e0 <fputs@plt+0x7236c>
   8353c:	cmp	r4, #1
   83540:	bne	83520 <fputs@plt+0x723ac>
   83544:	b	8352c <fputs@plt+0x723b8>
   83548:	mov	r1, r7
   8354c:	mov	r0, r6
   83550:	bl	1e2a8 <fputs@plt+0xd134>
   83554:	subs	r4, r0, #0
   83558:	beq	834e0 <fputs@plt+0x7236c>
   8355c:	mov	r2, #0
   83560:	mov	r1, r4
   83564:	mov	r0, r6
   83568:	bl	190d0 <fputs@plt+0x7f5c>
   8356c:	cmp	r0, #0
   83570:	beq	83594 <fputs@plt+0x72420>
   83574:	mov	r2, r0
   83578:	ldr	r1, [r0, #12]
   8357c:	mov	r0, r5
   83580:	bl	83368 <fputs@plt+0x721f4>
   83584:	mov	r1, r4
   83588:	mov	r0, r6
   8358c:	bl	214f4 <fputs@plt+0x10380>
   83590:	b	834e0 <fputs@plt+0x7236c>
   83594:	mov	r3, #0
   83598:	mov	r2, r4
   8359c:	mov	r1, r3
   835a0:	mov	r0, r5
   835a4:	bl	703a8 <fputs@plt+0x5f234>
   835a8:	subs	r1, r0, #0
   835ac:	beq	83584 <fputs@plt+0x72410>
   835b0:	mov	r2, #0
   835b4:	mov	r0, r5
   835b8:	bl	83368 <fputs@plt+0x721f4>
   835bc:	b	83584 <fputs@plt+0x72410>
   835c0:	add	r3, sp, #4
   835c4:	mov	r2, r8
   835c8:	mov	r1, r7
   835cc:	mov	r0, r5
   835d0:	bl	392dc <fputs@plt+0x28168>
   835d4:	cmp	r0, #0
   835d8:	blt	834e0 <fputs@plt+0x7236c>
   835dc:	ldr	r3, [r6, #16]
   835e0:	ldr	r7, [r3, r0, lsl #4]
   835e4:	ldr	r1, [sp, #4]
   835e8:	mov	r0, r6
   835ec:	bl	1e2a8 <fputs@plt+0xd134>
   835f0:	subs	r4, r0, #0
   835f4:	beq	834e0 <fputs@plt+0x7236c>
   835f8:	mov	r2, r7
   835fc:	mov	r1, r4
   83600:	mov	r0, r6
   83604:	bl	190d0 <fputs@plt+0x7f5c>
   83608:	cmp	r0, #0
   8360c:	beq	83630 <fputs@plt+0x724bc>
   83610:	mov	r2, r0
   83614:	ldr	r1, [r0, #12]
   83618:	mov	r0, r5
   8361c:	bl	83368 <fputs@plt+0x721f4>
   83620:	mov	r1, r4
   83624:	mov	r0, r6
   83628:	bl	214f4 <fputs@plt+0x10380>
   8362c:	b	834e0 <fputs@plt+0x7236c>
   83630:	mov	r3, r7
   83634:	mov	r2, r4
   83638:	mov	r1, #0
   8363c:	mov	r0, r5
   83640:	bl	703a8 <fputs@plt+0x5f234>
   83644:	subs	r1, r0, #0
   83648:	beq	83620 <fputs@plt+0x724ac>
   8364c:	mov	r2, #0
   83650:	mov	r0, r5
   83654:	bl	83368 <fputs@plt+0x721f4>
   83658:	b	83620 <fputs@plt+0x724ac>
   8365c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   83660:	strd	r6, [sp, #8]
   83664:	str	r8, [sp, #16]
   83668:	str	lr, [sp, #20]
   8366c:	sub	sp, sp, #16
   83670:	ldr	r5, [r0, #488]	; 0x1e8
   83674:	cmp	r5, #0
   83678:	beq	837c8 <fputs@plt+0x72654>
   8367c:	mov	r6, r1
   83680:	mov	r4, r0
   83684:	ldr	r7, [r0]
   83688:	bl	2f494 <fputs@plt+0x1e320>
   8368c:	mov	r3, #0
   83690:	str	r3, [r4, #516]	; 0x204
   83694:	ldr	r3, [r5, #48]	; 0x30
   83698:	cmp	r3, #0
   8369c:	ble	837c8 <fputs@plt+0x72654>
   836a0:	ldrb	r3, [r7, #149]	; 0x95
   836a4:	cmp	r3, #0
   836a8:	bne	837e0 <fputs@plt+0x7266c>
   836ac:	cmp	r6, #0
   836b0:	beq	836cc <fputs@plt+0x72558>
   836b4:	ldr	r3, [r6]
   836b8:	ldr	r2, [r4, #500]	; 0x1f4
   836bc:	sub	r3, r3, r2
   836c0:	ldr	r2, [r6, #4]
   836c4:	add	r3, r3, r2
   836c8:	str	r3, [r4, #504]	; 0x1f8
   836cc:	add	r2, r4, #500	; 0x1f4
   836d0:	movw	r1, #61872	; 0xf1b0
   836d4:	movt	r1, #8
   836d8:	mov	r0, r7
   836dc:	bl	41d60 <fputs@plt+0x30bec>
   836e0:	mov	r8, r0
   836e4:	ldr	r1, [r5, #64]	; 0x40
   836e8:	mov	r0, r7
   836ec:	bl	1a280 <fputs@plt+0x910c>
   836f0:	mov	r6, r0
   836f4:	ldr	r3, [r7, #16]
   836f8:	ldr	r2, [r3, r0, lsl #4]
   836fc:	movw	r1, #54244	; 0xd3e4
   83700:	movt	r1, #8
   83704:	movw	r3, #54264	; 0xd3f8
   83708:	movt	r3, #8
   8370c:	ldr	r0, [r5]
   83710:	ldr	ip, [r4, #392]	; 0x188
   83714:	str	ip, [sp, #12]
   83718:	str	r8, [sp, #8]
   8371c:	str	r0, [sp, #4]
   83720:	str	r0, [sp]
   83724:	cmp	r6, #1
   83728:	moveq	r3, r1
   8372c:	movw	r1, #61896	; 0xf1c8
   83730:	movt	r1, #8
   83734:	mov	r0, r4
   83738:	bl	809a8 <fputs@plt+0x6f834>
   8373c:	mov	r1, r8
   83740:	mov	r0, r7
   83744:	bl	214f4 <fputs@plt+0x10380>
   83748:	mov	r0, r4
   8374c:	bl	2de28 <fputs@plt+0x1ccb4>
   83750:	mov	r8, r0
   83754:	mov	r1, r6
   83758:	mov	r0, r4
   8375c:	bl	2e73c <fputs@plt+0x1d5c8>
   83760:	mov	r3, #0
   83764:	mov	r2, r3
   83768:	mov	r1, #147	; 0x93
   8376c:	mov	r0, r8
   83770:	bl	2e4d0 <fputs@plt+0x1d35c>
   83774:	ldr	r2, [r5]
   83778:	movw	r1, #61984	; 0xf220
   8377c:	movt	r1, #8
   83780:	mov	r0, r7
   83784:	bl	41d60 <fputs@plt+0x30bec>
   83788:	mov	r2, r0
   8378c:	mov	r1, r6
   83790:	mov	r0, r8
   83794:	bl	2e230 <fputs@plt+0x1d0bc>
   83798:	ldr	r7, [r4, #76]	; 0x4c
   8379c:	add	r7, r7, #1
   837a0:	str	r7, [r4, #76]	; 0x4c
   837a4:	ldr	r2, [r5]
   837a8:	mov	r1, r7
   837ac:	mov	r0, r8
   837b0:	bl	2df28 <fputs@plt+0x1cdb4>
   837b4:	mov	r3, r7
   837b8:	mov	r2, r6
   837bc:	mov	r1, #150	; 0x96
   837c0:	mov	r0, r8
   837c4:	bl	2e4d0 <fputs@plt+0x1d35c>
   837c8:	add	sp, sp, #16
   837cc:	ldrd	r4, [sp]
   837d0:	ldrd	r6, [sp, #8]
   837d4:	ldr	r8, [sp, #16]
   837d8:	add	sp, sp, #20
   837dc:	pop	{pc}		; (ldr pc, [sp], #4)
   837e0:	ldr	r0, [r5, #64]	; 0x40
   837e4:	mov	r2, r5
   837e8:	ldr	r1, [r5]
   837ec:	add	r0, r0, #8
   837f0:	bl	2569c <fputs@plt+0x14528>
   837f4:	cmp	r0, #0
   837f8:	moveq	r3, #0
   837fc:	streq	r3, [r4, #488]	; 0x1e8
   83800:	beq	837c8 <fputs@plt+0x72654>
   83804:	mov	r0, r7
   83808:	bl	13e20 <fputs@plt+0x2cac>
   8380c:	b	837c8 <fputs@plt+0x72654>
   83810:	strd	r4, [sp, #-24]!	; 0xffffffe8
   83814:	strd	r6, [sp, #8]
   83818:	str	r8, [sp, #16]
   8381c:	str	lr, [sp, #20]
   83820:	sub	sp, sp, #8
   83824:	mov	r4, r0
   83828:	mov	r3, #0
   8382c:	str	r3, [sp, #4]
   83830:	ldr	r5, [r0, #336]	; 0x150
   83834:	cmp	r5, r3
   83838:	beq	8384c <fputs@plt+0x726d8>
   8383c:	mov	r7, r1
   83840:	ldr	r3, [r5, #12]
   83844:	cmp	r3, #0
   83848:	beq	8387c <fputs@plt+0x72708>
   8384c:	mov	r1, #21
   83850:	mov	r0, r4
   83854:	bl	236f4 <fputs@plt+0x12580>
   83858:	movw	r0, #53847	; 0xd257
   8385c:	movt	r0, #1
   83860:	bl	34f90 <fputs@plt+0x23e1c>
   83864:	add	sp, sp, #8
   83868:	ldrd	r4, [sp]
   8386c:	ldrd	r6, [sp, #8]
   83870:	ldr	r8, [sp, #16]
   83874:	add	sp, sp, #20
   83878:	pop	{pc}		; (ldr pc, [sp], #4)
   8387c:	ldr	r8, [r5, #4]
   83880:	mov	r2, #544	; 0x220
   83884:	mov	r3, #0
   83888:	bl	1d294 <fputs@plt+0xc120>
   8388c:	subs	r6, r0, #0
   83890:	moveq	r7, #7
   83894:	beq	83950 <fputs@plt+0x727dc>
   83898:	mov	r3, #1
   8389c:	strb	r3, [r6, #454]	; 0x1c6
   838a0:	str	r4, [r6]
   838a4:	str	r3, [r6, #428]	; 0x1ac
   838a8:	add	r2, sp, #4
   838ac:	mov	r1, r7
   838b0:	mov	r0, r6
   838b4:	bl	7fc58 <fputs@plt+0x6eae4>
   838b8:	subs	r7, r0, #0
   838bc:	bne	838e4 <fputs@plt+0x72770>
   838c0:	ldr	r3, [r6, #488]	; 0x1e8
   838c4:	cmp	r3, #0
   838c8:	beq	838e4 <fputs@plt+0x72770>
   838cc:	ldrb	r2, [r4, #69]	; 0x45
   838d0:	cmp	r2, #0
   838d4:	bne	838e4 <fputs@plt+0x72770>
   838d8:	ldr	r2, [r3, #12]
   838dc:	cmp	r2, #0
   838e0:	beq	83960 <fputs@plt+0x727ec>
   838e4:	ldr	r1, [sp, #4]
   838e8:	movw	r2, #48244	; 0xbc74
   838ec:	movt	r2, #8
   838f0:	cmp	r1, #0
   838f4:	mov	r3, r1
   838f8:	moveq	r2, r1
   838fc:	mov	r1, #1
   83900:	mov	r0, r4
   83904:	bl	38bd4 <fputs@plt+0x27a60>
   83908:	ldr	r1, [sp, #4]
   8390c:	mov	r0, r4
   83910:	bl	214f4 <fputs@plt+0x10380>
   83914:	mov	r7, #1
   83918:	mov	r3, #0
   8391c:	strb	r3, [r6, #454]	; 0x1c6
   83920:	ldr	r0, [r6, #8]
   83924:	cmp	r0, r3
   83928:	beq	83930 <fputs@plt+0x727bc>
   8392c:	bl	544ec <fputs@plt+0x43378>
   83930:	ldr	r1, [r6, #488]	; 0x1e8
   83934:	mov	r0, r4
   83938:	bl	258bc <fputs@plt+0x14748>
   8393c:	mov	r0, r6
   83940:	bl	25d90 <fputs@plt+0x14c1c>
   83944:	mov	r1, r6
   83948:	mov	r0, r4
   8394c:	bl	214f4 <fputs@plt+0x10380>
   83950:	mov	r1, r7
   83954:	mov	r0, r4
   83958:	bl	23750 <fputs@plt+0x125dc>
   8395c:	b	83864 <fputs@plt+0x726f0>
   83960:	ldrb	r2, [r3, #42]	; 0x2a
   83964:	tst	r2, #16
   83968:	bne	838e4 <fputs@plt+0x72770>
   8396c:	ldr	r2, [r8, #4]
   83970:	cmp	r2, #0
   83974:	beq	83984 <fputs@plt+0x72810>
   83978:	mov	r3, #1
   8397c:	str	r3, [r5, #12]
   83980:	b	83918 <fputs@plt+0x727a4>
   83984:	ldr	r3, [r3, #4]
   83988:	str	r3, [r8, #4]
   8398c:	ldr	r3, [r6, #488]	; 0x1e8
   83990:	ldrsh	r3, [r3, #34]	; 0x22
   83994:	strh	r3, [r8, #34]	; 0x22
   83998:	ldr	r2, [r6, #488]	; 0x1e8
   8399c:	mov	r3, #0
   839a0:	strh	r3, [r2, #34]	; 0x22
   839a4:	ldr	r2, [r6, #488]	; 0x1e8
   839a8:	str	r3, [r2, #4]
   839ac:	b	83978 <fputs@plt+0x72804>
   839b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   839b4:	strd	r6, [sp, #8]
   839b8:	strd	r8, [sp, #16]
   839bc:	strd	sl, [sp, #24]
   839c0:	str	lr, [sp, #32]
   839c4:	sub	sp, sp, #28
   839c8:	mov	r7, r0
   839cc:	str	r0, [sp, #8]
   839d0:	mov	r5, r1
   839d4:	mov	r8, r2
   839d8:	str	r2, [sp, #12]
   839dc:	mov	r9, r3
   839e0:	str	r3, [sp, #4]
   839e4:	ldr	r4, [sp, #64]	; 0x40
   839e8:	mov	r3, #0
   839ec:	str	r3, [sp, #20]
   839f0:	bl	170b0 <fputs@plt+0x5f3c>
   839f4:	add	r1, sp, #20
   839f8:	mov	r0, r7
   839fc:	bl	6fd00 <fputs@plt+0x5eb8c>
   83a00:	subs	r6, r0, #0
   83a04:	beq	83abc <fputs@plt+0x72948>
   83a08:	mov	r3, #0
   83a0c:	mov	r1, r3
   83a10:	mov	r0, r3
   83a14:	mov	r2, r3
   83a18:	mov	r8, r3
   83a1c:	mov	r7, r3
   83a20:	cmp	r4, #0
   83a24:	strne	r8, [r4]
   83a28:	ldr	ip, [sp, #68]	; 0x44
   83a2c:	cmp	ip, #0
   83a30:	strne	r2, [ip]
   83a34:	ldr	r2, [sp, #72]	; 0x48
   83a38:	cmp	r2, #0
   83a3c:	strne	r0, [r2]
   83a40:	ldr	r2, [sp, #76]	; 0x4c
   83a44:	cmp	r2, #0
   83a48:	strne	r1, [r2]
   83a4c:	ldr	r2, [sp, #80]	; 0x50
   83a50:	cmp	r2, #0
   83a54:	strne	r3, [r2]
   83a58:	orrs	r3, r7, r6
   83a5c:	beq	83c68 <fputs@plt+0x72af4>
   83a60:	ldr	r1, [sp, #20]
   83a64:	movw	r2, #48244	; 0xbc74
   83a68:	movt	r2, #8
   83a6c:	cmp	r1, #0
   83a70:	mov	r3, r1
   83a74:	moveq	r2, r1
   83a78:	mov	r1, r6
   83a7c:	ldr	r4, [sp, #8]
   83a80:	mov	r0, r4
   83a84:	bl	38bd4 <fputs@plt+0x27a60>
   83a88:	ldr	r1, [sp, #20]
   83a8c:	mov	r0, r4
   83a90:	bl	214f4 <fputs@plt+0x10380>
   83a94:	mov	r1, r6
   83a98:	mov	r0, r4
   83a9c:	bl	23750 <fputs@plt+0x125dc>
   83aa0:	add	sp, sp, #28
   83aa4:	ldrd	r4, [sp]
   83aa8:	ldrd	r6, [sp, #8]
   83aac:	ldrd	r8, [sp, #16]
   83ab0:	ldrd	sl, [sp, #24]
   83ab4:	add	sp, sp, #32
   83ab8:	pop	{pc}		; (ldr pc, [sp], #4)
   83abc:	mov	r2, r5
   83ac0:	mov	r1, r8
   83ac4:	mov	r0, r7
   83ac8:	bl	19020 <fputs@plt+0x7eac>
   83acc:	subs	r7, r0, #0
   83ad0:	beq	83c04 <fputs@plt+0x72a90>
   83ad4:	ldr	r8, [r7, #12]
   83ad8:	cmp	r8, #0
   83adc:	beq	83afc <fputs@plt+0x72988>
   83ae0:	mov	r3, r6
   83ae4:	mov	r1, r6
   83ae8:	mov	r0, r6
   83aec:	mov	r2, #0
   83af0:	mov	r8, r2
   83af4:	mov	r7, r2
   83af8:	b	83a20 <fputs@plt+0x728ac>
   83afc:	cmp	r9, #0
   83b00:	beq	83c1c <fputs@plt+0x72aa8>
   83b04:	ldrsh	sl, [r7, #34]	; 0x22
   83b08:	cmp	sl, #0
   83b0c:	ble	83b60 <fputs@plt+0x729ec>
   83b10:	ldr	r9, [r7, #4]
   83b14:	mov	r5, r6
   83b18:	add	fp, r9, r5, lsl #4
   83b1c:	ldr	r1, [sp, #4]
   83b20:	ldr	r0, [r9, r5, lsl #4]
   83b24:	bl	14234 <fputs@plt+0x30c0>
   83b28:	cmp	r0, #0
   83b2c:	beq	83c9c <fputs@plt+0x72b28>
   83b30:	add	r5, r5, #1
   83b34:	cmp	r5, sl
   83b38:	bne	83b18 <fputs@plt+0x729a4>
   83b3c:	ldrb	r3, [r7, #42]	; 0x2a
   83b40:	tst	r3, #32
   83b44:	beq	83b84 <fputs@plt+0x72a10>
   83b48:	mov	r3, r6
   83b4c:	mov	r1, r6
   83b50:	mov	r0, r6
   83b54:	mov	r2, r8
   83b58:	mov	r7, r8
   83b5c:	b	83a20 <fputs@plt+0x728ac>
   83b60:	cmp	sl, #0
   83b64:	beq	83b3c <fputs@plt+0x729c8>
   83b68:	mov	r3, r6
   83b6c:	mov	r0, r6
   83b70:	mov	r1, #1
   83b74:	ldr	r2, [pc, #368]	; 83cec <fputs@plt+0x72b78>
   83b78:	movw	r8, #23092	; 0x5a34
   83b7c:	movt	r8, #8
   83b80:	b	83a20 <fputs@plt+0x728ac>
   83b84:	ldr	r0, [sp, #4]
   83b88:	bl	18b20 <fputs@plt+0x79ac>
   83b8c:	cmp	r0, #0
   83b90:	beq	83c38 <fputs@plt+0x72ac4>
   83b94:	ldrsh	r3, [r7, #32]
   83b98:	cmp	r3, #0
   83b9c:	blt	83c4c <fputs@plt+0x72ad8>
   83ba0:	ldr	r5, [r7, #4]
   83ba4:	adds	r5, r5, r3, lsl #4
   83ba8:	beq	83be8 <fputs@plt+0x72a74>
   83bac:	mov	r1, #0
   83bb0:	mov	r0, r5
   83bb4:	bl	1c518 <fputs@plt+0xb3a4>
   83bb8:	mov	r8, r0
   83bbc:	ldr	r2, [r5, #8]
   83bc0:	ldrb	r0, [r5, #12]
   83bc4:	adds	r0, r0, #0
   83bc8:	movne	r0, #1
   83bcc:	ldrb	r1, [r5, #15]
   83bd0:	and	r1, r1, #1
   83bd4:	ldrb	r3, [r7, #42]	; 0x2a
   83bd8:	tst	r3, #8
   83bdc:	movne	r3, #1
   83be0:	bne	83cdc <fputs@plt+0x72b68>
   83be4:	b	83cd8 <fputs@plt+0x72b64>
   83be8:	mov	r3, r6
   83bec:	mov	r0, r6
   83bf0:	mov	r1, #1
   83bf4:	ldr	r2, [pc, #240]	; 83cec <fputs@plt+0x72b78>
   83bf8:	movw	r8, #23092	; 0x5a34
   83bfc:	movt	r8, #8
   83c00:	b	83a20 <fputs@plt+0x728ac>
   83c04:	mov	r3, r6
   83c08:	mov	r1, r6
   83c0c:	mov	r0, r6
   83c10:	mov	r2, r7
   83c14:	mov	r8, r7
   83c18:	b	83a20 <fputs@plt+0x728ac>
   83c1c:	mov	r3, r6
   83c20:	mov	r0, r6
   83c24:	mov	r1, #1
   83c28:	ldr	r2, [pc, #188]	; 83cec <fputs@plt+0x72b78>
   83c2c:	movw	r8, #23092	; 0x5a34
   83c30:	movt	r8, #8
   83c34:	b	83a20 <fputs@plt+0x728ac>
   83c38:	mov	r3, r0
   83c3c:	mov	r1, r0
   83c40:	mov	r2, r8
   83c44:	mov	r7, r8
   83c48:	b	83a20 <fputs@plt+0x728ac>
   83c4c:	mov	r3, r6
   83c50:	mov	r0, r6
   83c54:	mov	r1, #1
   83c58:	ldr	r2, [pc, #140]	; 83cec <fputs@plt+0x72b78>
   83c5c:	movw	r8, #23092	; 0x5a34
   83c60:	movt	r8, #8
   83c64:	b	83a20 <fputs@plt+0x728ac>
   83c68:	ldr	r1, [sp, #20]
   83c6c:	ldr	r4, [sp, #8]
   83c70:	mov	r0, r4
   83c74:	bl	214f4 <fputs@plt+0x10380>
   83c78:	ldr	r3, [sp, #4]
   83c7c:	ldr	r2, [sp, #12]
   83c80:	movw	r1, #62012	; 0xf23c
   83c84:	movt	r1, #8
   83c88:	mov	r0, r4
   83c8c:	bl	41d60 <fputs@plt+0x30bec>
   83c90:	str	r0, [sp, #20]
   83c94:	mov	r6, #1
   83c98:	b	83a60 <fputs@plt+0x728ec>
   83c9c:	cmp	sl, r5
   83ca0:	beq	83b3c <fputs@plt+0x729c8>
   83ca4:	mov	r1, #0
   83ca8:	mov	r0, fp
   83cac:	bl	1c518 <fputs@plt+0xb3a4>
   83cb0:	mov	r8, r0
   83cb4:	ldr	r2, [fp, #8]
   83cb8:	ldrb	r0, [fp, #12]
   83cbc:	adds	r0, r0, #0
   83cc0:	movne	r0, #1
   83cc4:	ldrb	r1, [fp, #15]
   83cc8:	and	r1, r1, #1
   83ccc:	ldrsh	r3, [r7, #32]
   83cd0:	cmp	r3, r5
   83cd4:	beq	83bd4 <fputs@plt+0x72a60>
   83cd8:	mov	r3, r6
   83cdc:	cmp	r2, #0
   83ce0:	ldr	ip, [pc, #4]	; 83cec <fputs@plt+0x72b78>
   83ce4:	moveq	r2, ip
   83ce8:	b	83a20 <fputs@plt+0x728ac>
   83cec:	andeq	r8, r8, r4, asr #29
   83cf0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   83cf4:	strd	r6, [sp, #8]
   83cf8:	strd	r8, [sp, #16]
   83cfc:	str	lr, [sp, #24]
   83d00:	sub	sp, sp, #44	; 0x2c
   83d04:	mov	r9, r0
   83d08:	mov	r4, r1
   83d0c:	mov	r8, r2
   83d10:	mov	r6, r3
   83d14:	ldr	r7, [sp, #72]	; 0x48
   83d18:	ldr	r5, [sp, #76]	; 0x4c
   83d1c:	mov	r3, #0
   83d20:	str	r3, [r2]
   83d24:	cmp	r7, r3
   83d28:	strne	r3, [r7]
   83d2c:	cmp	r6, #0
   83d30:	movne	r3, #0
   83d34:	strne	r3, [r6]
   83d38:	cmp	r5, #0
   83d3c:	movne	r3, #0
   83d40:	strne	r3, [r5]
   83d44:	mov	r3, #0
   83d48:	str	r3, [sp, #16]
   83d4c:	str	r3, [sp, #24]
   83d50:	str	r3, [sp, #28]
   83d54:	mov	r2, #1
   83d58:	str	r2, [sp, #32]
   83d5c:	mov	r2, #20
   83d60:	str	r2, [sp, #20]
   83d64:	str	r3, [sp, #36]	; 0x24
   83d68:	mov	r0, #80	; 0x50
   83d6c:	mov	r1, #0
   83d70:	bl	2bb48 <fputs@plt+0x1a9d4>
   83d74:	str	r0, [sp, #12]
   83d78:	cmp	r0, #0
   83d7c:	moveq	r4, #7
   83d80:	streq	r4, [r9, #52]	; 0x34
   83d84:	beq	83e0c <fputs@plt+0x72c98>
   83d88:	mov	r3, #0
   83d8c:	str	r3, [r0]
   83d90:	str	r5, [sp]
   83d94:	add	r3, sp, #12
   83d98:	movw	r2, #21580	; 0x544c
   83d9c:	movt	r2, #4
   83da0:	mov	r1, r4
   83da4:	mov	r0, r9
   83da8:	bl	6f488 <fputs@plt+0x5e314>
   83dac:	mov	r4, r0
   83db0:	ldr	r3, [sp, #12]
   83db4:	ldr	r2, [sp, #32]
   83db8:	str	r2, [r3]
   83dbc:	uxtb	r3, r0
   83dc0:	cmp	r3, #4
   83dc4:	beq	83e28 <fputs@plt+0x72cb4>
   83dc8:	ldr	r0, [sp, #16]
   83dcc:	bl	2143c <fputs@plt+0x102c8>
   83dd0:	cmp	r4, #0
   83dd4:	bne	83e78 <fputs@plt+0x72d04>
   83dd8:	ldr	r2, [sp, #32]
   83ddc:	ldr	r3, [sp, #20]
   83de0:	cmp	r3, r2
   83de4:	bhi	83e88 <fputs@plt+0x72d14>
   83de8:	ldr	r3, [sp, #12]
   83dec:	add	r3, r3, #4
   83df0:	str	r3, [r8]
   83df4:	cmp	r7, #0
   83df8:	ldrne	r3, [sp, #28]
   83dfc:	strne	r3, [r7]
   83e00:	cmp	r6, #0
   83e04:	ldrne	r3, [sp, #24]
   83e08:	strne	r3, [r6]
   83e0c:	mov	r0, r4
   83e10:	add	sp, sp, #44	; 0x2c
   83e14:	ldrd	r4, [sp]
   83e18:	ldrd	r6, [sp, #8]
   83e1c:	ldrd	r8, [sp, #16]
   83e20:	add	sp, sp, #24
   83e24:	pop	{pc}		; (ldr pc, [sp], #4)
   83e28:	ldr	r0, [sp, #12]
   83e2c:	add	r0, r0, #4
   83e30:	bl	2a810 <fputs@plt+0x1969c>
   83e34:	ldr	r3, [sp, #16]
   83e38:	cmp	r3, #0
   83e3c:	beq	83e6c <fputs@plt+0x72cf8>
   83e40:	cmp	r5, #0
   83e44:	beq	83e64 <fputs@plt+0x72cf0>
   83e48:	ldr	r0, [r5]
   83e4c:	bl	2143c <fputs@plt+0x102c8>
   83e50:	ldr	r1, [sp, #16]
   83e54:	movw	r0, #48244	; 0xbc74
   83e58:	movt	r0, #8
   83e5c:	bl	44d60 <fputs@plt+0x33bec>
   83e60:	str	r0, [r5]
   83e64:	ldr	r0, [sp, #16]
   83e68:	bl	2143c <fputs@plt+0x102c8>
   83e6c:	ldr	r4, [sp, #36]	; 0x24
   83e70:	str	r4, [r9, #52]	; 0x34
   83e74:	b	83e0c <fputs@plt+0x72c98>
   83e78:	ldr	r0, [sp, #12]
   83e7c:	add	r0, r0, #4
   83e80:	bl	2a810 <fputs@plt+0x1969c>
   83e84:	b	83e0c <fputs@plt+0x72c98>
   83e88:	lsl	r2, r2, #2
   83e8c:	mov	r3, #0
   83e90:	ldr	r0, [sp, #12]
   83e94:	bl	2bbcc <fputs@plt+0x1aa58>
   83e98:	cmp	r0, #0
   83e9c:	strne	r0, [sp, #12]
   83ea0:	bne	83de8 <fputs@plt+0x72c74>
   83ea4:	ldr	r0, [sp, #12]
   83ea8:	add	r0, r0, #4
   83eac:	bl	2a810 <fputs@plt+0x1969c>
   83eb0:	mov	r4, #7
   83eb4:	str	r4, [r9, #52]	; 0x34
   83eb8:	b	83e0c <fputs@plt+0x72c98>
   83ebc:	subs	ip, r2, #0
   83ec0:	beq	83f44 <fputs@plt+0x72dd0>
   83ec4:	strd	r4, [sp, #-12]!
   83ec8:	str	lr, [sp, #8]
   83ecc:	sub	sp, sp, #20
   83ed0:	mov	r5, r1
   83ed4:	mov	r4, r0
   83ed8:	mov	r3, #0
   83edc:	str	r3, [sp]
   83ee0:	add	r3, sp, #12
   83ee4:	mvn	r2, #0
   83ee8:	mov	r1, ip
   83eec:	bl	805ac <fputs@plt+0x6f438>
   83ef0:	cmp	r0, #0
   83ef4:	bne	83f20 <fputs@plt+0x72dac>
   83ef8:	ldr	r0, [sp, #12]
   83efc:	bl	6e678 <fputs@plt+0x5d504>
   83f00:	mov	r2, r5
   83f04:	ldr	r1, [sp, #12]
   83f08:	mov	r0, r4
   83f0c:	bl	55ae8 <fputs@plt+0x44974>
   83f10:	add	sp, sp, #20
   83f14:	ldrd	r4, [sp]
   83f18:	add	sp, sp, #8
   83f1c:	pop	{pc}		; (ldr pc, [sp], #4)
   83f20:	mov	r0, r4
   83f24:	bl	55a6c <fputs@plt+0x448f8>
   83f28:	mov	r2, r0
   83f2c:	mov	r1, r4
   83f30:	mov	r0, r5
   83f34:	bl	22c70 <fputs@plt+0x11afc>
   83f38:	mov	r0, r4
   83f3c:	bl	55be0 <fputs@plt+0x44a6c>
   83f40:	b	83f10 <fputs@plt+0x72d9c>
   83f44:	mov	r0, #7
   83f48:	bx	lr
   83f4c:	strd	r4, [sp, #-20]!	; 0xffffffec
   83f50:	strd	r6, [sp, #8]
   83f54:	str	lr, [sp, #16]
   83f58:	sub	sp, sp, #20
   83f5c:	mov	r5, r0
   83f60:	mov	r6, r1
   83f64:	mov	r1, r2
   83f68:	mov	r3, #0
   83f6c:	str	r3, [sp]
   83f70:	add	r3, sp, #12
   83f74:	mvn	r2, #0
   83f78:	bl	805ac <fputs@plt+0x6f438>
   83f7c:	subs	r4, r0, #0
   83f80:	moveq	r7, #0
   83f84:	bne	83fe4 <fputs@plt+0x72e70>
   83f88:	ldr	r0, [sp, #12]
   83f8c:	bl	6e678 <fputs@plt+0x5d504>
   83f90:	cmp	r0, #100	; 0x64
   83f94:	bne	83fd0 <fputs@plt+0x72e5c>
   83f98:	mov	r1, r7
   83f9c:	ldr	r0, [sp, #12]
   83fa0:	bl	320b4 <fputs@plt+0x20f40>
   83fa4:	mov	r2, r0
   83fa8:	mov	r1, r6
   83fac:	mov	r0, r5
   83fb0:	bl	83ebc <fputs@plt+0x72d48>
   83fb4:	subs	r4, r0, #0
   83fb8:	beq	83f88 <fputs@plt+0x72e14>
   83fbc:	mov	r2, r6
   83fc0:	ldr	r1, [sp, #12]
   83fc4:	mov	r0, r5
   83fc8:	bl	55ae8 <fputs@plt+0x44974>
   83fcc:	b	83fe4 <fputs@plt+0x72e70>
   83fd0:	mov	r2, r6
   83fd4:	ldr	r1, [sp, #12]
   83fd8:	mov	r0, r5
   83fdc:	bl	55ae8 <fputs@plt+0x44974>
   83fe0:	mov	r4, r0
   83fe4:	mov	r0, r4
   83fe8:	add	sp, sp, #20
   83fec:	ldrd	r4, [sp]
   83ff0:	ldrd	r6, [sp, #8]
   83ff4:	add	sp, sp, #16
   83ff8:	pop	{pc}		; (ldr pc, [sp], #4)
   83ffc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   84000:	strd	r6, [sp, #8]
   84004:	strd	r8, [sp, #16]
   84008:	str	sl, [sp, #24]
   8400c:	str	lr, [sp, #28]
   84010:	sub	sp, sp, #32
   84014:	mov	sl, r0
   84018:	mov	r4, r2
   8401c:	ldr	r3, [r0]
   84020:	ldr	r6, [r3, #32]
   84024:	mov	r3, #0
   84028:	str	r3, [sp, #28]
   8402c:	str	r3, [sp, #24]
   84030:	str	r3, [sp, #16]
   84034:	ldr	r0, [r2]
   84038:	bl	31d00 <fputs@plt+0x20b8c>
   8403c:	mov	r9, r0
   84040:	ldr	r0, [r4, #4]
   84044:	bl	31d00 <fputs@plt+0x20b8c>
   84048:	movw	r3, #23480	; 0x5bb8
   8404c:	movt	r3, #8
   84050:	cmp	r9, #0
   84054:	moveq	r9, r3
   84058:	subs	r5, r0, #0
   8405c:	movw	r3, #23480	; 0x5bb8
   84060:	movt	r3, #8
   84064:	cmp	r0, #0
   84068:	moveq	r5, r3
   8406c:	ldr	r2, [r6, #120]	; 0x78
   84070:	ldr	r7, [r6, #20]
   84074:	add	r3, r2, #1
   84078:	cmp	r3, r7
   8407c:	blt	84164 <fputs@plt+0x72ff0>
   84080:	ldrb	r3, [r6, #67]	; 0x43
   84084:	cmp	r3, #0
   84088:	beq	8417c <fputs@plt+0x73008>
   8408c:	cmp	r7, #0
   84090:	ble	840bc <fputs@plt+0x72f48>
   84094:	ldr	r8, [r6, #16]
   84098:	mov	r4, #0
   8409c:	mov	r1, r5
   840a0:	ldr	r0, [r8, r4, lsl #4]
   840a4:	bl	14234 <fputs@plt+0x30c0>
   840a8:	cmp	r0, #0
   840ac:	beq	84194 <fputs@plt+0x73020>
   840b0:	add	r4, r4, #1
   840b4:	cmp	r7, r4
   840b8:	bne	8409c <fputs@plt+0x72f28>
   840bc:	ldr	r1, [r6, #16]
   840c0:	add	r3, r6, #392	; 0x188
   840c4:	cmp	r1, r3
   840c8:	beq	841d4 <fputs@plt+0x73060>
   840cc:	add	r2, r7, #1
   840d0:	lsl	r2, r2, #4
   840d4:	mov	r3, #0
   840d8:	mov	r0, r6
   840dc:	bl	2bcb8 <fputs@plt+0x1ab44>
   840e0:	cmp	r0, #0
   840e4:	beq	84340 <fputs@plt+0x731cc>
   840e8:	str	r0, [r6, #16]
   840ec:	ldr	r2, [r6, #20]
   840f0:	add	r4, r0, r2, lsl #4
   840f4:	mov	r3, #0
   840f8:	str	r3, [r0, r2, lsl #4]
   840fc:	str	r3, [r4, #4]
   84100:	str	r3, [r4, #8]
   84104:	str	r3, [r4, #12]
   84108:	ldr	r3, [r6, #48]	; 0x30
   8410c:	str	r3, [sp, #20]
   84110:	ldr	r3, [r6]
   84114:	ldr	r0, [r3, #16]
   84118:	add	r3, sp, #24
   8411c:	str	r3, [sp, #4]
   84120:	add	r3, sp, #28
   84124:	str	r3, [sp]
   84128:	add	r3, sp, #12
   8412c:	add	r2, sp, #20
   84130:	mov	r1, r9
   84134:	bl	44d9c <fputs@plt+0x33c28>
   84138:	cmp	r0, #0
   8413c:	beq	84240 <fputs@plt+0x730cc>
   84140:	cmp	r0, #7
   84144:	beq	84234 <fputs@plt+0x730c0>
   84148:	mvn	r2, #0
   8414c:	ldr	r1, [sp, #24]
   84150:	mov	r0, sl
   84154:	bl	2c654 <fputs@plt+0x1b4e0>
   84158:	ldr	r0, [sp, #24]
   8415c:	bl	2143c <fputs@plt+0x102c8>
   84160:	b	84340 <fputs@plt+0x731cc>
   84164:	movw	r1, #62040	; 0xf258
   84168:	movt	r1, #8
   8416c:	mov	r0, r6
   84170:	bl	41d60 <fputs@plt+0x30bec>
   84174:	str	r0, [sp, #16]
   84178:	b	841ac <fputs@plt+0x73038>
   8417c:	movw	r1, #62080	; 0xf280
   84180:	movt	r1, #8
   84184:	mov	r0, r6
   84188:	bl	41d60 <fputs@plt+0x30bec>
   8418c:	str	r0, [sp, #16]
   84190:	b	841ac <fputs@plt+0x73038>
   84194:	mov	r2, r5
   84198:	movw	r1, #62124	; 0xf2ac
   8419c:	movt	r1, #8
   841a0:	mov	r0, r6
   841a4:	bl	41d60 <fputs@plt+0x30bec>
   841a8:	str	r0, [sp, #16]
   841ac:	ldr	r1, [sp, #16]
   841b0:	cmp	r1, #0
   841b4:	beq	84340 <fputs@plt+0x731cc>
   841b8:	mvn	r2, #0
   841bc:	mov	r0, sl
   841c0:	bl	2c654 <fputs@plt+0x1b4e0>
   841c4:	ldr	r1, [sp, #16]
   841c8:	mov	r0, r6
   841cc:	bl	214f4 <fputs@plt+0x10380>
   841d0:	b	84340 <fputs@plt+0x731cc>
   841d4:	mov	r2, #48	; 0x30
   841d8:	mov	r3, #0
   841dc:	mov	r0, r6
   841e0:	bl	13ea0 <fputs@plt+0x2d2c>
   841e4:	cmp	r0, #0
   841e8:	beq	84340 <fputs@plt+0x731cc>
   841ec:	ldr	r3, [r6, #16]
   841f0:	ldr	lr, [r3]
   841f4:	ldr	ip, [r3, #4]
   841f8:	ldr	r1, [r3, #8]
   841fc:	ldr	r2, [r3, #12]
   84200:	str	lr, [r0]
   84204:	str	ip, [r0, #4]
   84208:	str	r1, [r0, #8]
   8420c:	str	r2, [r0, #12]
   84210:	ldr	lr, [r3, #16]
   84214:	ldr	ip, [r3, #20]
   84218:	ldr	r1, [r3, #24]
   8421c:	ldr	r2, [r3, #28]
   84220:	str	lr, [r0, #16]
   84224:	str	ip, [r0, #20]
   84228:	str	r1, [r0, #24]
   8422c:	str	r2, [r0, #28]
   84230:	b	840e8 <fputs@plt+0x72f74>
   84234:	mov	r0, r6
   84238:	bl	13e20 <fputs@plt+0x2cac>
   8423c:	b	84148 <fputs@plt+0x72fd4>
   84240:	ldr	r3, [sp, #20]
   84244:	orr	r3, r3, #256	; 0x100
   84248:	str	r3, [sp, #20]
   8424c:	str	r3, [sp, #4]
   84250:	mov	r3, #0
   84254:	str	r3, [sp]
   84258:	add	r3, r4, #4
   8425c:	mov	r2, r6
   84260:	ldr	r1, [sp, #28]
   84264:	ldr	r0, [sp, #12]
   84268:	bl	572b8 <fputs@plt+0x46144>
   8426c:	mov	r7, r0
   84270:	ldr	r0, [sp, #28]
   84274:	bl	2143c <fputs@plt+0x102c8>
   84278:	ldr	r3, [r6, #20]
   8427c:	add	r3, r3, #1
   84280:	str	r3, [r6, #20]
   84284:	cmp	r7, #19
   84288:	beq	8435c <fputs@plt+0x731e8>
   8428c:	cmp	r7, #0
   84290:	beq	84378 <fputs@plt+0x73204>
   84294:	mov	r3, #3
   84298:	strb	r3, [r4, #8]
   8429c:	mov	r1, r5
   842a0:	mov	r0, r6
   842a4:	bl	1e9ac <fputs@plt+0xd838>
   842a8:	str	r0, [r4]
   842ac:	ldr	r4, [r6, #20]
   842b0:	sub	r4, r4, #1
   842b4:	lsl	r5, r4, #4
   842b8:	ldr	r3, [r6, #16]
   842bc:	add	r3, r3, r5
   842c0:	ldr	r0, [r3, #4]
   842c4:	cmp	r0, #0
   842c8:	beq	842ec <fputs@plt+0x73178>
   842cc:	bl	52c68 <fputs@plt+0x41af4>
   842d0:	ldr	r3, [r6, #16]
   842d4:	add	r3, r3, r5
   842d8:	mov	r2, #0
   842dc:	str	r2, [r3, #4]
   842e0:	ldr	r3, [r6, #16]
   842e4:	add	r5, r3, r5
   842e8:	str	r2, [r5, #12]
   842ec:	mov	r0, r6
   842f0:	bl	26eac <fputs@plt+0x15d38>
   842f4:	str	r4, [r6, #20]
   842f8:	movw	r3, #3082	; 0xc0a
   842fc:	cmp	r7, r3
   84300:	cmpne	r7, #7
   84304:	beq	8447c <fputs@plt+0x73308>
   84308:	ldr	r1, [sp, #16]
   8430c:	cmp	r1, #0
   84310:	beq	844b4 <fputs@plt+0x73340>
   84314:	mvn	r2, #0
   84318:	mov	r0, sl
   8431c:	bl	2c654 <fputs@plt+0x1b4e0>
   84320:	ldr	r1, [sp, #16]
   84324:	mov	r0, r6
   84328:	bl	214f4 <fputs@plt+0x10380>
   8432c:	cmp	r7, #0
   84330:	beq	84340 <fputs@plt+0x731cc>
   84334:	mov	r1, r7
   84338:	mov	r0, sl
   8433c:	bl	2ca0c <fputs@plt+0x1b898>
   84340:	add	sp, sp, #32
   84344:	ldrd	r4, [sp]
   84348:	ldrd	r6, [sp, #8]
   8434c:	ldrd	r8, [sp, #16]
   84350:	ldr	sl, [sp, #24]
   84354:	add	sp, sp, #28
   84358:	pop	{pc}		; (ldr pc, [sp], #4)
   8435c:	movw	r1, #62156	; 0xf2cc
   84360:	movt	r1, #8
   84364:	mov	r0, r6
   84368:	bl	41d60 <fputs@plt+0x30bec>
   8436c:	str	r0, [sp, #16]
   84370:	mov	r7, #1
   84374:	b	84294 <fputs@plt+0x73120>
   84378:	ldr	r1, [r4, #4]
   8437c:	mov	r0, r6
   84380:	bl	20af8 <fputs@plt+0xf984>
   84384:	str	r0, [r4, #12]
   84388:	cmp	r0, #0
   8438c:	moveq	r7, #7
   84390:	beq	843b0 <fputs@plt+0x7323c>
   84394:	ldrb	r3, [r0, #76]	; 0x4c
   84398:	cmp	r3, #0
   8439c:	beq	843b0 <fputs@plt+0x7323c>
   843a0:	ldrb	r2, [r0, #77]	; 0x4d
   843a4:	ldrb	r3, [r6, #66]	; 0x42
   843a8:	cmp	r2, r3
   843ac:	bne	84460 <fputs@plt+0x732ec>
   843b0:	ldr	r3, [r4, #4]
   843b4:	ldr	r2, [r3, #4]
   843b8:	ldr	r3, [r3]
   843bc:	str	r3, [r2, #4]
   843c0:	ldr	r3, [r4, #4]
   843c4:	ldr	r3, [r3, #4]
   843c8:	ldrb	r1, [r6, #71]	; 0x47
   843cc:	ldr	r0, [r3]
   843d0:	bl	17078 <fputs@plt+0x5f04>
   843d4:	ldr	r8, [r4, #4]
   843d8:	ldr	r3, [r6, #16]
   843dc:	mvn	r1, #0
   843e0:	ldr	r0, [r3, #4]
   843e4:	bl	20010 <fputs@plt+0xee9c>
   843e8:	mov	r1, r0
   843ec:	mov	r0, r8
   843f0:	bl	20010 <fputs@plt+0xee9c>
   843f4:	ldr	r2, [r4, #4]
   843f8:	ldr	r1, [r6, #24]
   843fc:	and	r1, r1, #56	; 0x38
   84400:	ldr	r3, [r2, #4]
   84404:	ldr	r2, [r2]
   84408:	str	r2, [r3, #4]
   8440c:	orr	r1, r1, #3
   84410:	ldr	r0, [r3]
   84414:	bl	16a14 <fputs@plt+0x58a0>
   84418:	mov	r3, #3
   8441c:	strb	r3, [r4, #8]
   84420:	mov	r1, r5
   84424:	mov	r0, r6
   84428:	bl	1e9ac <fputs@plt+0xd838>
   8442c:	str	r0, [r4]
   84430:	orrs	r3, r0, r7
   84434:	beq	844d0 <fputs@plt+0x7335c>
   84438:	cmp	r7, #0
   8443c:	bne	842ac <fputs@plt+0x73138>
   84440:	mov	r0, r6
   84444:	bl	170b0 <fputs@plt+0x5f3c>
   84448:	add	r1, sp, #16
   8444c:	mov	r0, r6
   84450:	bl	6fd00 <fputs@plt+0x5eb8c>
   84454:	subs	r7, r0, #0
   84458:	beq	84340 <fputs@plt+0x731cc>
   8445c:	b	842ac <fputs@plt+0x73138>
   84460:	movw	r1, #56376	; 0xdc38
   84464:	movt	r1, #8
   84468:	mov	r0, r6
   8446c:	bl	41d60 <fputs@plt+0x30bec>
   84470:	str	r0, [sp, #16]
   84474:	mov	r7, #1
   84478:	b	843b0 <fputs@plt+0x7323c>
   8447c:	mov	r0, r6
   84480:	bl	13e20 <fputs@plt+0x2cac>
   84484:	ldr	r1, [sp, #16]
   84488:	mov	r0, r6
   8448c:	bl	214f4 <fputs@plt+0x10380>
   84490:	movw	r1, #49704	; 0xc228
   84494:	movt	r1, #8
   84498:	mov	r0, r6
   8449c:	bl	41d60 <fputs@plt+0x30bec>
   844a0:	str	r0, [sp, #16]
   844a4:	ldr	r1, [sp, #16]
   844a8:	cmp	r1, #0
   844ac:	bne	84314 <fputs@plt+0x731a0>
   844b0:	b	84334 <fputs@plt+0x731c0>
   844b4:	mov	r2, r9
   844b8:	movw	r1, #62188	; 0xf2ec
   844bc:	movt	r1, #8
   844c0:	mov	r0, r6
   844c4:	bl	41d60 <fputs@plt+0x30bec>
   844c8:	str	r0, [sp, #16]
   844cc:	b	844a4 <fputs@plt+0x73330>
   844d0:	mov	r7, #7
   844d4:	b	842ac <fputs@plt+0x73138>
   844d8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   844dc:	strd	r6, [sp, #8]
   844e0:	strd	r8, [sp, #16]
   844e4:	strd	sl, [sp, #24]
   844e8:	str	lr, [sp, #32]
   844ec:	sub	sp, sp, #36	; 0x24
   844f0:	mov	fp, r0
   844f4:	mov	r9, r1
   844f8:	str	r2, [sp, #12]
   844fc:	str	r3, [sp, #8]
   84500:	mov	r3, #0
   84504:	str	r3, [sp, #28]
   84508:	str	r3, [sp, #24]
   8450c:	str	r3, [r1]
   84510:	bl	2b334 <fputs@plt+0x1a1c0>
   84514:	cmp	r0, #0
   84518:	bne	847a0 <fputs@plt+0x7362c>
   8451c:	ldr	r2, [sp, #12]
   84520:	and	r1, r2, #7
   84524:	mov	r3, #70	; 0x46
   84528:	asr	r3, r3, r1
   8452c:	ands	r3, r3, #1
   84530:	beq	847bc <fputs@plt+0x73648>
   84534:	movw	r1, #4408	; 0x1138
   84538:	movt	r1, #10
   8453c:	ldr	r5, [r1, #4]
   84540:	cmp	r5, #0
   84544:	beq	84568 <fputs@plt+0x733f4>
   84548:	tst	r2, #32768	; 0x8000
   8454c:	movne	r5, r0
   84550:	bne	84568 <fputs@plt+0x733f4>
   84554:	tst	r2, #65536	; 0x10000
   84558:	movweq	r3, #4408	; 0x1138
   8455c:	moveq	r3, r1
   84560:	ldreq	r5, [r3, #8]
   84564:	movne	r5, r3
   84568:	tst	r2, #262144	; 0x40000
   8456c:	bicne	r2, r2, #131072	; 0x20000
   84570:	strne	r2, [sp, #12]
   84574:	bne	84590 <fputs@plt+0x7341c>
   84578:	movw	r3, #4408	; 0x1138
   8457c:	movt	r3, #10
   84580:	ldr	r3, [r3, #220]	; 0xdc
   84584:	cmp	r3, #0
   84588:	orrne	r2, r2, #131072	; 0x20000
   8458c:	strne	r2, [sp, #12]
   84590:	mov	r3, #231	; 0xe7
   84594:	movt	r3, #65526	; 0xfff6
   84598:	ldr	r2, [sp, #12]
   8459c:	and	r3, r3, r2
   845a0:	str	r3, [sp, #12]
   845a4:	mov	r0, #464	; 0x1d0
   845a8:	mov	r1, #0
   845ac:	bl	1d420 <fputs@plt+0xc2ac>
   845b0:	subs	r4, r0, #0
   845b4:	beq	84768 <fputs@plt+0x735f4>
   845b8:	cmp	r5, #0
   845bc:	movne	r3, #8
   845c0:	strne	r3, [r4, #12]
   845c4:	mov	r3, #255	; 0xff
   845c8:	str	r3, [r4, #56]	; 0x38
   845cc:	mov	sl, #2
   845d0:	str	sl, [r4, #20]
   845d4:	movw	r3, #30982	; 0x7906
   845d8:	movt	r3, #61499	; 0xf03b
   845dc:	str	r3, [r4, #80]	; 0x50
   845e0:	add	r3, r4, #392	; 0x188
   845e4:	str	r3, [r4, #16]
   845e8:	movw	r5, #32968	; 0x80c8
   845ec:	movt	r5, #8
   845f0:	ldr	r0, [r5, #3856]	; 0xf10
   845f4:	ldr	r1, [r5, #3860]	; 0xf14
   845f8:	str	r0, [r4, #92]	; 0x5c
   845fc:	str	r1, [r4, #96]	; 0x60
   84600:	ldr	r0, [r5, #3864]	; 0xf18
   84604:	ldr	r1, [r5, #3868]	; 0xf1c
   84608:	str	r0, [r4, #100]	; 0x64
   8460c:	str	r1, [r4, #104]	; 0x68
   84610:	ldr	r0, [r5, #3872]	; 0xf20
   84614:	ldr	r1, [r5, #3876]	; 0xf24
   84618:	str	r0, [r4, #108]	; 0x6c
   8461c:	str	r1, [r4, #112]	; 0x70
   84620:	ldr	r0, [r5, #3880]	; 0xf28
   84624:	ldr	r1, [r5, #3884]	; 0xf2c
   84628:	str	r0, [r4, #116]	; 0x74
   8462c:	str	r1, [r4, #120]	; 0x78
   84630:	ldr	r1, [r5, #3888]	; 0xf30
   84634:	ldr	r2, [r5, #3892]	; 0xf34
   84638:	str	r1, [r4, #124]	; 0x7c
   8463c:	str	r2, [r4, #128]	; 0x80
   84640:	ldr	r1, [r5, #3896]	; 0xf38
   84644:	ldr	r2, [r5, #3900]	; 0xf3c
   84648:	str	r1, [r4, #132]	; 0x84
   8464c:	str	r2, [r4, #136]	; 0x88
   84650:	mov	r8, #1
   84654:	strb	r8, [r4, #67]	; 0x43
   84658:	mvn	r3, #0
   8465c:	strb	r3, [r4, #72]	; 0x48
   84660:	movw	r3, #4408	; 0x1138
   84664:	movt	r3, #10
   84668:	ldrd	r2, [r3, #176]	; 0xb0
   8466c:	strd	r2, [r4, #40]	; 0x28
   84670:	mov	r6, #0
   84674:	str	r6, [r4, #76]	; 0x4c
   84678:	mvn	r3, #-2147483648	; 0x80000000
   8467c:	str	r3, [r4, #140]	; 0x8c
   84680:	ldr	r3, [r4, #24]
   84684:	orr	r3, r3, #9437184	; 0x900000
   84688:	orr	r3, r3, #96	; 0x60
   8468c:	str	r3, [r4, #24]
   84690:	str	r6, [r4, #372]	; 0x174
   84694:	str	r6, [r4, #368]	; 0x170
   84698:	str	r6, [r4, #364]	; 0x16c
   8469c:	str	r6, [r4, #376]	; 0x178
   846a0:	str	r6, [r4, #328]	; 0x148
   846a4:	str	r6, [r4, #324]	; 0x144
   846a8:	str	r6, [r4, #320]	; 0x140
   846ac:	str	r6, [r4, #332]	; 0x14c
   846b0:	add	r5, r5, #3568	; 0xdf0
   846b4:	add	r5, r5, #12
   846b8:	str	r6, [sp, #4]
   846bc:	movw	r7, #64376	; 0xfb78
   846c0:	movt	r7, #1
   846c4:	str	r7, [sp]
   846c8:	mov	r3, r6
   846cc:	mov	r2, r8
   846d0:	mov	r1, r5
   846d4:	mov	r0, r4
   846d8:	bl	38ee8 <fputs@plt+0x27d74>
   846dc:	str	r6, [sp, #4]
   846e0:	str	r7, [sp]
   846e4:	mov	r3, r6
   846e8:	mov	r2, #3
   846ec:	mov	r1, r5
   846f0:	mov	r0, r4
   846f4:	bl	38ee8 <fputs@plt+0x27d74>
   846f8:	str	r6, [sp, #4]
   846fc:	str	r7, [sp]
   84700:	mov	r3, r6
   84704:	mov	r2, sl
   84708:	mov	r1, r5
   8470c:	mov	r0, r4
   84710:	bl	38ee8 <fputs@plt+0x27d74>
   84714:	str	r6, [sp, #4]
   84718:	movw	r3, #39520	; 0x9a60
   8471c:	movt	r3, #2
   84720:	str	r3, [sp]
   84724:	mov	r3, r6
   84728:	mov	r2, r8
   8472c:	movw	r1, #53944	; 0xd2b8
   84730:	movt	r1, #8
   84734:	mov	r0, r4
   84738:	bl	38ee8 <fputs@plt+0x27d74>
   8473c:	str	r6, [sp, #4]
   84740:	str	r7, [sp]
   84744:	mov	r3, r8
   84748:	mov	r2, r8
   8474c:	movw	r1, #62216	; 0xf308
   84750:	movt	r1, #8
   84754:	mov	r0, r4
   84758:	bl	38ee8 <fputs@plt+0x27d74>
   8475c:	ldrb	r3, [r4, #69]	; 0x45
   84760:	cmp	r3, r6
   84764:	beq	847cc <fputs@plt+0x73658>
   84768:	mov	r0, r4
   8476c:	bl	55be0 <fputs@plt+0x44a6c>
   84770:	mov	r5, r0
   84774:	cmp	r0, #7
   84778:	beq	84a68 <fputs@plt+0x738f4>
   8477c:	cmp	r0, #0
   84780:	beq	84790 <fputs@plt+0x7361c>
   84784:	movw	r3, #4752	; 0x1290
   84788:	movt	r3, #19319	; 0x4b77
   8478c:	str	r3, [r4, #80]	; 0x50
   84790:	str	r4, [r9]
   84794:	ldr	r0, [sp, #28]
   84798:	bl	2143c <fputs@plt+0x102c8>
   8479c:	uxtb	r0, r5
   847a0:	add	sp, sp, #36	; 0x24
   847a4:	ldrd	r4, [sp]
   847a8:	ldrd	r6, [sp, #8]
   847ac:	ldrd	r8, [sp, #16]
   847b0:	ldrd	sl, [sp, #24]
   847b4:	add	sp, sp, #32
   847b8:	pop	{pc}		; (ldr pc, [sp], #4)
   847bc:	movw	r0, #4855	; 0x12f7
   847c0:	movt	r0, #2
   847c4:	bl	34f90 <fputs@plt+0x23e1c>
   847c8:	b	847a0 <fputs@plt+0x7362c>
   847cc:	mov	r3, r6
   847d0:	mov	r2, r5
   847d4:	mov	r1, r8
   847d8:	mov	r0, r4
   847dc:	bl	26f78 <fputs@plt+0x15e04>
   847e0:	str	r0, [r4, #8]
   847e4:	ldr	r3, [sp, #12]
   847e8:	str	r3, [r4, #48]	; 0x30
   847ec:	add	r3, sp, #24
   847f0:	str	r3, [sp, #4]
   847f4:	add	r3, sp, #28
   847f8:	str	r3, [sp]
   847fc:	mov	r3, r4
   84800:	add	r2, sp, #12
   84804:	mov	r1, fp
   84808:	ldr	r0, [sp, #8]
   8480c:	bl	44d9c <fputs@plt+0x33c28>
   84810:	subs	r5, r0, #0
   84814:	beq	8485c <fputs@plt+0x736e8>
   84818:	cmp	r5, #7
   8481c:	beq	84850 <fputs@plt+0x736dc>
   84820:	ldr	r1, [sp, #24]
   84824:	movw	r2, #48244	; 0xbc74
   84828:	movt	r2, #8
   8482c:	cmp	r1, #0
   84830:	mov	r3, r1
   84834:	moveq	r2, r1
   84838:	mov	r1, r5
   8483c:	mov	r0, r4
   84840:	bl	38bd4 <fputs@plt+0x27a60>
   84844:	ldr	r0, [sp, #24]
   84848:	bl	2143c <fputs@plt+0x102c8>
   8484c:	b	84768 <fputs@plt+0x735f4>
   84850:	mov	r0, r4
   84854:	bl	13e20 <fputs@plt+0x2cac>
   84858:	b	84820 <fputs@plt+0x736ac>
   8485c:	ldr	r3, [r4, #16]
   84860:	ldr	r0, [r4]
   84864:	ldr	r2, [sp, #12]
   84868:	orr	r2, r2, #256	; 0x100
   8486c:	str	r2, [sp, #4]
   84870:	mov	r2, #0
   84874:	str	r2, [sp]
   84878:	add	r3, r3, #4
   8487c:	mov	r2, r4
   84880:	ldr	r1, [sp, #28]
   84884:	bl	572b8 <fputs@plt+0x46144>
   84888:	cmp	r0, #0
   8488c:	beq	848ac <fputs@plt+0x73738>
   84890:	movw	r1, #3082	; 0xc0a
   84894:	cmp	r0, r1
   84898:	movne	r1, r0
   8489c:	moveq	r1, #7
   848a0:	mov	r0, r4
   848a4:	bl	236f4 <fputs@plt+0x12580>
   848a8:	b	84768 <fputs@plt+0x735f4>
   848ac:	ldr	r3, [r4, #16]
   848b0:	ldr	r3, [r3, #4]
   848b4:	ldr	r2, [r3, #4]
   848b8:	ldr	r3, [r3]
   848bc:	str	r3, [r2, #4]
   848c0:	ldr	r5, [r4, #16]
   848c4:	ldr	r1, [r5, #4]
   848c8:	mov	r0, r4
   848cc:	bl	20af8 <fputs@plt+0xf984>
   848d0:	str	r0, [r5, #12]
   848d4:	ldrb	r3, [r4, #69]	; 0x45
   848d8:	cmp	r3, #0
   848dc:	bne	848f0 <fputs@plt+0x7377c>
   848e0:	ldr	r3, [r4, #16]
   848e4:	ldr	r3, [r3, #12]
   848e8:	ldrb	r3, [r3, #77]	; 0x4d
   848ec:	strb	r3, [r4, #66]	; 0x42
   848f0:	ldr	r5, [r4, #16]
   848f4:	mov	r1, #0
   848f8:	mov	r0, r4
   848fc:	bl	20af8 <fputs@plt+0xf984>
   84900:	str	r0, [r5, #28]
   84904:	ldr	r2, [r4, #16]
   84908:	movw	r3, #62224	; 0xf310
   8490c:	movt	r3, #8
   84910:	str	r3, [r2]
   84914:	ldr	r3, [r4, #16]
   84918:	mov	r2, #3
   8491c:	strb	r2, [r3, #8]
   84920:	ldr	r2, [r4, #16]
   84924:	movw	r3, #47552	; 0xb9c0
   84928:	movt	r3, #8
   8492c:	str	r3, [r2, #16]
   84930:	ldr	r3, [r4, #16]
   84934:	mov	r2, #1
   84938:	strb	r2, [r3, #24]
   8493c:	movw	r3, #42647	; 0xa697
   84940:	movt	r3, #41001	; 0xa029
   84944:	str	r3, [r4, #80]	; 0x50
   84948:	ldrb	r3, [r4, #69]	; 0x45
   8494c:	cmp	r3, #0
   84950:	bne	84768 <fputs@plt+0x735f4>
   84954:	mov	r1, #0
   84958:	mov	r0, r4
   8495c:	bl	236f4 <fputs@plt+0x12580>
   84960:	mov	r2, #2
   84964:	movw	r1, #62232	; 0xf318
   84968:	movt	r1, #8
   8496c:	mov	r0, r4
   84970:	bl	557e0 <fputs@plt+0x4466c>
   84974:	cmp	r0, #7
   84978:	beq	849c0 <fputs@plt+0x7384c>
   8497c:	mov	r0, r4
   84980:	bl	55be0 <fputs@plt+0x44a6c>
   84984:	subs	r1, r0, #0
   84988:	beq	849cc <fputs@plt+0x73858>
   8498c:	mov	r0, r4
   84990:	bl	236f4 <fputs@plt+0x12580>
   84994:	movw	r2, #4408	; 0x1138
   84998:	movt	r2, #10
   8499c:	ldr	r3, [r2, #32]
   849a0:	ldr	r2, [r2, #28]
   849a4:	mov	r1, #0
   849a8:	mov	r0, r4
   849ac:	bl	27bac <fputs@plt+0x16a38>
   849b0:	mov	r1, #1000	; 0x3e8
   849b4:	mov	r0, r4
   849b8:	bl	558d4 <fputs@plt+0x44760>
   849bc:	b	84768 <fputs@plt+0x735f4>
   849c0:	mov	r0, r4
   849c4:	bl	13e20 <fputs@plt+0x2cac>
   849c8:	b	8497c <fputs@plt+0x73808>
   849cc:	movw	r3, #22488	; 0x57d8
   849d0:	movt	r3, #10
   849d4:	ldr	r3, [r3, #340]	; 0x154
   849d8:	cmp	r3, #0
   849dc:	beq	84a84 <fputs@plt+0x73910>
   849e0:	mov	r5, #0
   849e4:	ldr	r6, [pc, #172]	; 84a98 <fputs@plt+0x73924>
   849e8:	movw	r3, #22488	; 0x57d8
   849ec:	movt	r3, #10
   849f0:	ldr	r3, [r3, #340]	; 0x154
   849f4:	cmp	r5, r3
   849f8:	bcs	84a78 <fputs@plt+0x73904>
   849fc:	movw	r3, #22488	; 0x57d8
   84a00:	movt	r3, #10
   84a04:	ldr	r3, [r3, #344]	; 0x158
   84a08:	ldr	r3, [r3, r5, lsl #2]
   84a0c:	mov	r2, #0
   84a10:	str	r2, [sp, #20]
   84a14:	cmp	r3, r2
   84a18:	beq	84a34 <fputs@plt+0x738c0>
   84a1c:	mov	r2, r6
   84a20:	add	r1, sp, #20
   84a24:	mov	r0, r4
   84a28:	blx	r3
   84a2c:	cmp	r0, #0
   84a30:	bne	84a44 <fputs@plt+0x738d0>
   84a34:	ldr	r0, [sp, #20]
   84a38:	bl	2143c <fputs@plt+0x102c8>
   84a3c:	add	r5, r5, #1
   84a40:	b	849e8 <fputs@plt+0x73874>
   84a44:	mov	r1, r0
   84a48:	ldr	r3, [sp, #20]
   84a4c:	movw	r2, #62240	; 0xf320
   84a50:	movt	r2, #8
   84a54:	mov	r0, r4
   84a58:	bl	38bd4 <fputs@plt+0x27a60>
   84a5c:	ldr	r0, [sp, #20]
   84a60:	bl	2143c <fputs@plt+0x102c8>
   84a64:	b	84a84 <fputs@plt+0x73910>
   84a68:	mov	r0, r4
   84a6c:	bl	55524 <fputs@plt+0x443b0>
   84a70:	mov	r4, #0
   84a74:	b	84790 <fputs@plt+0x7361c>
   84a78:	mov	r0, #0
   84a7c:	str	r0, [sp, #20]
   84a80:	bl	2143c <fputs@plt+0x102c8>
   84a84:	mov	r0, r4
   84a88:	bl	55be0 <fputs@plt+0x44a6c>
   84a8c:	cmp	r0, #0
   84a90:	beq	84994 <fputs@plt+0x73820>
   84a94:	b	84768 <fputs@plt+0x735f4>
   84a98:	andeq	fp, r8, r4, asr r5
   84a9c:	str	r4, [sp, #-8]!
   84aa0:	str	lr, [sp, #4]
   84aa4:	mov	r3, #0
   84aa8:	mov	r2, #6
   84aac:	bl	844d8 <fputs@plt+0x73364>
   84ab0:	ldr	r4, [sp]
   84ab4:	add	sp, sp, #4
   84ab8:	pop	{pc}		; (ldr pc, [sp], #4)
   84abc:	str	r4, [sp, #-8]!
   84ac0:	str	lr, [sp, #4]
   84ac4:	bl	844d8 <fputs@plt+0x73364>
   84ac8:	ldr	r4, [sp]
   84acc:	add	sp, sp, #4
   84ad0:	pop	{pc}		; (ldr pc, [sp], #4)
   84ad4:	strd	r4, [sp, #-16]!
   84ad8:	str	r6, [sp, #8]
   84adc:	str	lr, [sp, #12]
   84ae0:	sub	sp, sp, #8
   84ae4:	mov	r4, r0
   84ae8:	mov	r5, r1
   84aec:	mov	r3, #0
   84af0:	str	r3, [r1]
   84af4:	bl	2b334 <fputs@plt+0x1a1c0>
   84af8:	cmp	r0, #0
   84afc:	bne	84b9c <fputs@plt+0x73a28>
   84b00:	cmp	r4, #0
   84b04:	ldr	r3, [pc, #164]	; 84bb0 <fputs@plt+0x73a3c>
   84b08:	moveq	r4, r3
   84b0c:	mov	r0, #0
   84b10:	bl	1d2d4 <fputs@plt+0xc160>
   84b14:	mov	r6, r0
   84b18:	mov	r3, #0
   84b1c:	str	r3, [sp]
   84b20:	mov	r3, #2
   84b24:	mov	r2, r4
   84b28:	mvn	r1, #0
   84b2c:	bl	2c57c <fputs@plt+0x1b408>
   84b30:	mov	r1, #1
   84b34:	mov	r0, r6
   84b38:	bl	31cac <fputs@plt+0x20b38>
   84b3c:	cmp	r0, #0
   84b40:	moveq	r4, #7
   84b44:	beq	84b90 <fputs@plt+0x73a1c>
   84b48:	mov	r3, #0
   84b4c:	mov	r2, #6
   84b50:	mov	r1, r5
   84b54:	bl	844d8 <fputs@plt+0x73364>
   84b58:	subs	r4, r0, #0
   84b5c:	bne	84b90 <fputs@plt+0x73a1c>
   84b60:	ldr	r3, [r5]
   84b64:	ldr	r2, [r3, #16]
   84b68:	ldr	r2, [r2, #12]
   84b6c:	ldrh	r2, [r2, #78]	; 0x4e
   84b70:	tst	r2, #1
   84b74:	bne	84b90 <fputs@plt+0x73a1c>
   84b78:	mov	r2, #2
   84b7c:	strb	r2, [r3, #66]	; 0x42
   84b80:	ldr	r3, [r5]
   84b84:	ldr	r3, [r3, #16]
   84b88:	ldr	r3, [r3, #12]
   84b8c:	strb	r2, [r3, #77]	; 0x4d
   84b90:	mov	r0, r6
   84b94:	bl	23518 <fputs@plt+0x123a4>
   84b98:	uxtb	r0, r4
   84b9c:	add	sp, sp, #8
   84ba0:	ldrd	r4, [sp]
   84ba4:	ldr	r6, [sp, #8]
   84ba8:	add	sp, sp, #12
   84bac:	pop	{pc}		; (ldr pc, [sp], #4)
   84bb0:	andeq	fp, r8, ip, lsr #17
   84bb4:	strd	r4, [sp, #-12]!
   84bb8:	str	lr, [sp, #8]
   84bbc:	sub	sp, sp, #12
   84bc0:	mov	r4, r2
   84bc4:	mov	r5, r3
   84bc8:	bl	56534 <fputs@plt+0x453c0>
   84bcc:	cmp	r0, #0
   84bd0:	beq	84be4 <fputs@plt+0x73a70>
   84bd4:	mov	r1, sp
   84bd8:	bl	1db2c <fputs@plt+0xc9b8>
   84bdc:	cmp	r0, #0
   84be0:	ldrdeq	r4, [sp]
   84be4:	mov	r0, r4
   84be8:	mov	r1, r5
   84bec:	add	sp, sp, #12
   84bf0:	ldrd	r4, [sp]
   84bf4:	add	sp, sp, #8
   84bf8:	pop	{pc}		; (ldr pc, [sp], #4)
   84bfc:	str	r4, [sp, #-8]!
   84c00:	str	lr, [sp, #4]
   84c04:	bl	1c26c <fputs@plt+0xb0f8>
   84c08:	cmp	r0, #0
   84c0c:	beq	84c2c <fputs@plt+0x73ab8>
   84c10:	ldr	r3, [r0, #4]
   84c14:	ldr	r3, [r3]
   84c18:	ldrb	r2, [r3, #16]
   84c1c:	cmp	r2, #0
   84c20:	ldreq	r0, [r3, #176]	; 0xb0
   84c24:	movwne	r0, #23480	; 0x5bb8
   84c28:	movtne	r0, #8
   84c2c:	ldr	r4, [sp]
   84c30:	add	sp, sp, #4
   84c34:	pop	{pc}		; (ldr pc, [sp], #4)
   84c38:	str	r4, [sp, #-8]!
   84c3c:	str	lr, [sp, #4]
   84c40:	bl	1c26c <fputs@plt+0xb0f8>
   84c44:	cmp	r0, #0
   84c48:	ldrne	r3, [r0, #4]
   84c4c:	ldrhne	r0, [r3, #22]
   84c50:	andne	r0, r0, #1
   84c54:	mvneq	r0, #0
   84c58:	ldr	r4, [sp]
   84c5c:	add	sp, sp, #4
   84c60:	pop	{pc}		; (ldr pc, [sp], #4)
   84c64:	eor	r1, r1, #-2147483648	; 0x80000000
   84c68:	b	84c70 <fputs@plt+0x73afc>
   84c6c:	eor	r3, r3, #-2147483648	; 0x80000000
   84c70:	push	{r4, r5, lr}
   84c74:	lsl	r4, r1, #1
   84c78:	lsl	r5, r3, #1
   84c7c:	teq	r4, r5
   84c80:	teqeq	r0, r2
   84c84:	orrsne	ip, r4, r0
   84c88:	orrsne	ip, r5, r2
   84c8c:	mvnsne	ip, r4, asr #21
   84c90:	mvnsne	ip, r5, asr #21
   84c94:	beq	84e80 <fputs@plt+0x73d0c>
   84c98:	lsr	r4, r4, #21
   84c9c:	rsbs	r5, r4, r5, lsr #21
   84ca0:	rsblt	r5, r5, #0
   84ca4:	ble	84cc4 <fputs@plt+0x73b50>
   84ca8:	add	r4, r4, r5
   84cac:	eor	r2, r0, r2
   84cb0:	eor	r3, r1, r3
   84cb4:	eor	r0, r2, r0
   84cb8:	eor	r1, r3, r1
   84cbc:	eor	r2, r0, r2
   84cc0:	eor	r3, r1, r3
   84cc4:	cmp	r5, #54	; 0x36
   84cc8:	pophi	{r4, r5, pc}
   84ccc:	tst	r1, #-2147483648	; 0x80000000
   84cd0:	lsl	r1, r1, #12
   84cd4:	mov	ip, #1048576	; 0x100000
   84cd8:	orr	r1, ip, r1, lsr #12
   84cdc:	beq	84ce8 <fputs@plt+0x73b74>
   84ce0:	rsbs	r0, r0, #0
   84ce4:	rsc	r1, r1, #0
   84ce8:	tst	r3, #-2147483648	; 0x80000000
   84cec:	lsl	r3, r3, #12
   84cf0:	orr	r3, ip, r3, lsr #12
   84cf4:	beq	84d00 <fputs@plt+0x73b8c>
   84cf8:	rsbs	r2, r2, #0
   84cfc:	rsc	r3, r3, #0
   84d00:	teq	r4, r5
   84d04:	beq	84e68 <fputs@plt+0x73cf4>
   84d08:	sub	r4, r4, #1
   84d0c:	rsbs	lr, r5, #32
   84d10:	blt	84d2c <fputs@plt+0x73bb8>
   84d14:	lsl	ip, r2, lr
   84d18:	adds	r0, r0, r2, lsr r5
   84d1c:	adc	r1, r1, #0
   84d20:	adds	r0, r0, r3, lsl lr
   84d24:	adcs	r1, r1, r3, asr r5
   84d28:	b	84d48 <fputs@plt+0x73bd4>
   84d2c:	sub	r5, r5, #32
   84d30:	add	lr, lr, #32
   84d34:	cmp	r2, #1
   84d38:	lsl	ip, r3, lr
   84d3c:	orrcs	ip, ip, #2
   84d40:	adds	r0, r0, r3, asr r5
   84d44:	adcs	r1, r1, r3, asr #31
   84d48:	and	r5, r1, #-2147483648	; 0x80000000
   84d4c:	bpl	84d5c <fputs@plt+0x73be8>
   84d50:	rsbs	ip, ip, #0
   84d54:	rscs	r0, r0, #0
   84d58:	rsc	r1, r1, #0
   84d5c:	cmp	r1, #1048576	; 0x100000
   84d60:	bcc	84da0 <fputs@plt+0x73c2c>
   84d64:	cmp	r1, #2097152	; 0x200000
   84d68:	bcc	84d88 <fputs@plt+0x73c14>
   84d6c:	lsrs	r1, r1, #1
   84d70:	rrxs	r0, r0
   84d74:	rrx	ip, ip
   84d78:	add	r4, r4, #1
   84d7c:	lsl	r2, r4, #21
   84d80:	cmn	r2, #4194304	; 0x400000
   84d84:	bcs	84ee0 <fputs@plt+0x73d6c>
   84d88:	cmp	ip, #-2147483648	; 0x80000000
   84d8c:	lsrseq	ip, r0, #1
   84d90:	adcs	r0, r0, #0
   84d94:	adc	r1, r1, r4, lsl #20
   84d98:	orr	r1, r1, r5
   84d9c:	pop	{r4, r5, pc}
   84da0:	lsls	ip, ip, #1
   84da4:	adcs	r0, r0, r0
   84da8:	adc	r1, r1, r1
   84dac:	tst	r1, #1048576	; 0x100000
   84db0:	sub	r4, r4, #1
   84db4:	bne	84d88 <fputs@plt+0x73c14>
   84db8:	teq	r1, #0
   84dbc:	moveq	r1, r0
   84dc0:	moveq	r0, #0
   84dc4:	clz	r3, r1
   84dc8:	addeq	r3, r3, #32
   84dcc:	sub	r3, r3, #11
   84dd0:	subs	r2, r3, #32
   84dd4:	bge	84df8 <fputs@plt+0x73c84>
   84dd8:	adds	r2, r2, #12
   84ddc:	ble	84df4 <fputs@plt+0x73c80>
   84de0:	add	ip, r2, #20
   84de4:	rsb	r2, r2, #12
   84de8:	lsl	r0, r1, ip
   84dec:	lsr	r1, r1, r2
   84df0:	b	84e08 <fputs@plt+0x73c94>
   84df4:	add	r2, r2, #20
   84df8:	rsble	ip, r2, #32
   84dfc:	lsl	r1, r1, r2
   84e00:	orrle	r1, r1, r0, lsr ip
   84e04:	lslle	r0, r0, r2
   84e08:	subs	r4, r4, r3
   84e0c:	addge	r1, r1, r4, lsl #20
   84e10:	orrge	r1, r1, r5
   84e14:	popge	{r4, r5, pc}
   84e18:	mvn	r4, r4
   84e1c:	subs	r4, r4, #31
   84e20:	bge	84e5c <fputs@plt+0x73ce8>
   84e24:	adds	r4, r4, #12
   84e28:	bgt	84e44 <fputs@plt+0x73cd0>
   84e2c:	add	r4, r4, #20
   84e30:	rsb	r2, r4, #32
   84e34:	lsr	r0, r0, r4
   84e38:	orr	r0, r0, r1, lsl r2
   84e3c:	orr	r1, r5, r1, lsr r4
   84e40:	pop	{r4, r5, pc}
   84e44:	rsb	r4, r4, #12
   84e48:	rsb	r2, r4, #32
   84e4c:	lsr	r0, r0, r2
   84e50:	orr	r0, r0, r1, lsl r4
   84e54:	mov	r1, r5
   84e58:	pop	{r4, r5, pc}
   84e5c:	lsr	r0, r1, r4
   84e60:	mov	r1, r5
   84e64:	pop	{r4, r5, pc}
   84e68:	teq	r4, #0
   84e6c:	eor	r3, r3, #1048576	; 0x100000
   84e70:	eoreq	r1, r1, #1048576	; 0x100000
   84e74:	addeq	r4, r4, #1
   84e78:	subne	r5, r5, #1
   84e7c:	b	84d08 <fputs@plt+0x73b94>
   84e80:	mvns	ip, r4, asr #21
   84e84:	mvnsne	ip, r5, asr #21
   84e88:	beq	84ef0 <fputs@plt+0x73d7c>
   84e8c:	teq	r4, r5
   84e90:	teqeq	r0, r2
   84e94:	beq	84ea8 <fputs@plt+0x73d34>
   84e98:	orrs	ip, r4, r0
   84e9c:	moveq	r1, r3
   84ea0:	moveq	r0, r2
   84ea4:	pop	{r4, r5, pc}
   84ea8:	teq	r1, r3
   84eac:	movne	r1, #0
   84eb0:	movne	r0, #0
   84eb4:	popne	{r4, r5, pc}
   84eb8:	lsrs	ip, r4, #21
   84ebc:	bne	84ed0 <fputs@plt+0x73d5c>
   84ec0:	lsls	r0, r0, #1
   84ec4:	adcs	r1, r1, r1
   84ec8:	orrcs	r1, r1, #-2147483648	; 0x80000000
   84ecc:	pop	{r4, r5, pc}
   84ed0:	adds	r4, r4, #4194304	; 0x400000
   84ed4:	addcc	r1, r1, #1048576	; 0x100000
   84ed8:	popcc	{r4, r5, pc}
   84edc:	and	r5, r1, #-2147483648	; 0x80000000
   84ee0:	orr	r1, r5, #2130706432	; 0x7f000000
   84ee4:	orr	r1, r1, #15728640	; 0xf00000
   84ee8:	mov	r0, #0
   84eec:	pop	{r4, r5, pc}
   84ef0:	mvns	ip, r4, asr #21
   84ef4:	movne	r1, r3
   84ef8:	movne	r0, r2
   84efc:	mvnseq	ip, r5, asr #21
   84f00:	movne	r3, r1
   84f04:	movne	r2, r0
   84f08:	orrs	r4, r0, r1, lsl #12
   84f0c:	orrseq	r5, r2, r3, lsl #12
   84f10:	teqeq	r1, r3
   84f14:	orrne	r1, r1, #524288	; 0x80000
   84f18:	pop	{r4, r5, pc}
   84f1c:	teq	r0, #0
   84f20:	moveq	r1, #0
   84f24:	bxeq	lr
   84f28:	push	{r4, r5, lr}
   84f2c:	mov	r4, #1024	; 0x400
   84f30:	add	r4, r4, #50	; 0x32
   84f34:	mov	r5, #0
   84f38:	mov	r1, #0
   84f3c:	b	84db8 <fputs@plt+0x73c44>
   84f40:	teq	r0, #0
   84f44:	moveq	r1, #0
   84f48:	bxeq	lr
   84f4c:	push	{r4, r5, lr}
   84f50:	mov	r4, #1024	; 0x400
   84f54:	add	r4, r4, #50	; 0x32
   84f58:	ands	r5, r0, #-2147483648	; 0x80000000
   84f5c:	rsbmi	r0, r0, #0
   84f60:	mov	r1, #0
   84f64:	b	84db8 <fputs@plt+0x73c44>
   84f68:	lsls	r2, r0, #1
   84f6c:	asr	r1, r2, #3
   84f70:	rrx	r1, r1
   84f74:	lsl	r0, r2, #28
   84f78:	andsne	r3, r2, #-16777216	; 0xff000000
   84f7c:	teqne	r3, #-16777216	; 0xff000000
   84f80:	eorne	r1, r1, #939524096	; 0x38000000
   84f84:	bxne	lr
   84f88:	bics	r2, r2, #-16777216	; 0xff000000
   84f8c:	bxeq	lr
   84f90:	teq	r3, #-16777216	; 0xff000000
   84f94:	orreq	r1, r1, #524288	; 0x80000
   84f98:	bxeq	lr
   84f9c:	push	{r4, r5, lr}
   84fa0:	mov	r4, #896	; 0x380
   84fa4:	and	r5, r1, #-2147483648	; 0x80000000
   84fa8:	bic	r1, r1, #-2147483648	; 0x80000000
   84fac:	b	84db8 <fputs@plt+0x73c44>
   84fb0:	orrs	r2, r0, r1
   84fb4:	bxeq	lr
   84fb8:	push	{r4, r5, lr}
   84fbc:	mov	r5, #0
   84fc0:	b	84fe0 <fputs@plt+0x73e6c>
   84fc4:	orrs	r2, r0, r1
   84fc8:	bxeq	lr
   84fcc:	push	{r4, r5, lr}
   84fd0:	ands	r5, r1, #-2147483648	; 0x80000000
   84fd4:	bpl	84fe0 <fputs@plt+0x73e6c>
   84fd8:	rsbs	r0, r0, #0
   84fdc:	rsc	r1, r1, #0
   84fe0:	mov	r4, #1024	; 0x400
   84fe4:	add	r4, r4, #50	; 0x32
   84fe8:	lsrs	ip, r1, #22
   84fec:	beq	84d5c <fputs@plt+0x73be8>
   84ff0:	mov	r2, #3
   84ff4:	lsrs	ip, ip, #3
   84ff8:	addne	r2, r2, #3
   84ffc:	lsrs	ip, ip, #3
   85000:	addne	r2, r2, #3
   85004:	add	r2, r2, ip, lsr #3
   85008:	rsb	r3, r2, #32
   8500c:	lsl	ip, r0, r3
   85010:	lsr	r0, r0, r2
   85014:	orr	r0, r0, r1, lsl r3
   85018:	lsr	r1, r1, r2
   8501c:	add	r4, r4, r2
   85020:	b	84d5c <fputs@plt+0x73be8>
   85024:	cmp	r3, #0
   85028:	cmpeq	r2, #0
   8502c:	bne	85050 <fputs@plt+0x73edc>
   85030:	cmp	r1, #0
   85034:	movlt	r1, #-2147483648	; 0x80000000
   85038:	movlt	r0, #0
   8503c:	blt	8504c <fputs@plt+0x73ed8>
   85040:	cmpeq	r0, #0
   85044:	mvnne	r1, #-2147483648	; 0x80000000
   85048:	mvnne	r0, #0
   8504c:	b	85134 <fputs@plt+0x73fc0>
   85050:	sub	sp, sp, #8
   85054:	push	{sp, lr}
   85058:	cmp	r1, #0
   8505c:	blt	8507c <fputs@plt+0x73f08>
   85060:	cmp	r3, #0
   85064:	blt	850b0 <fputs@plt+0x73f3c>
   85068:	bl	851b0 <fputs@plt+0x7403c>
   8506c:	ldr	lr, [sp, #4]
   85070:	add	sp, sp, #8
   85074:	pop	{r2, r3}
   85078:	bx	lr
   8507c:	rsbs	r0, r0, #0
   85080:	sbc	r1, r1, r1, lsl #1
   85084:	cmp	r3, #0
   85088:	blt	850d4 <fputs@plt+0x73f60>
   8508c:	bl	851b0 <fputs@plt+0x7403c>
   85090:	ldr	lr, [sp, #4]
   85094:	add	sp, sp, #8
   85098:	pop	{r2, r3}
   8509c:	rsbs	r0, r0, #0
   850a0:	sbc	r1, r1, r1, lsl #1
   850a4:	rsbs	r2, r2, #0
   850a8:	sbc	r3, r3, r3, lsl #1
   850ac:	bx	lr
   850b0:	rsbs	r2, r2, #0
   850b4:	sbc	r3, r3, r3, lsl #1
   850b8:	bl	851b0 <fputs@plt+0x7403c>
   850bc:	ldr	lr, [sp, #4]
   850c0:	add	sp, sp, #8
   850c4:	pop	{r2, r3}
   850c8:	rsbs	r0, r0, #0
   850cc:	sbc	r1, r1, r1, lsl #1
   850d0:	bx	lr
   850d4:	rsbs	r2, r2, #0
   850d8:	sbc	r3, r3, r3, lsl #1
   850dc:	bl	851b0 <fputs@plt+0x7403c>
   850e0:	ldr	lr, [sp, #4]
   850e4:	add	sp, sp, #8
   850e8:	pop	{r2, r3}
   850ec:	rsbs	r2, r2, #0
   850f0:	sbc	r3, r3, r3, lsl #1
   850f4:	bx	lr
   850f8:	cmp	r3, #0
   850fc:	cmpeq	r2, #0
   85100:	bne	85118 <fputs@plt+0x73fa4>
   85104:	cmp	r1, #0
   85108:	cmpeq	r0, #0
   8510c:	mvnne	r1, #0
   85110:	mvnne	r0, #0
   85114:	b	85134 <fputs@plt+0x73fc0>
   85118:	sub	sp, sp, #8
   8511c:	push	{sp, lr}
   85120:	bl	851b0 <fputs@plt+0x7403c>
   85124:	ldr	lr, [sp, #4]
   85128:	add	sp, sp, #8
   8512c:	pop	{r2, r3}
   85130:	bx	lr
   85134:	push	{r1, lr}
   85138:	mov	r0, #8
   8513c:	bl	11000 <raise@plt>
   85140:	pop	{r1, pc}
   85144:	vmov	d7, r0, r1
   85148:	vcmpe.f64	d7, #0.0
   8514c:	vmrs	APSR_nzcv, fpscr
   85150:	bmi	85158 <fputs@plt+0x73fe4>
   85154:	b	85170 <fputs@plt+0x73ffc>
   85158:	push	{r4, lr}
   8515c:	eor	r1, r1, #-2147483648	; 0x80000000
   85160:	bl	85170 <fputs@plt+0x73ffc>
   85164:	rsbs	r0, r0, #0
   85168:	rsc	r1, r1, #0
   8516c:	pop	{r4, pc}
   85170:	vmov	d6, r0, r1
   85174:	vldr	d7, [pc, #36]	; 851a0 <fputs@plt+0x7402c>
   85178:	vldr	d5, [pc, #40]	; 851a8 <fputs@plt+0x74034>
   8517c:	vmul.f64	d7, d6, d7
   85180:	vcvt.u32.f64	s14, d7
   85184:	vcvt.f64.u32	d4, s14
   85188:	vmov	r1, s14
   8518c:	vmls.f64	d6, d4, d5
   85190:	vcvt.u32.f64	s15, d6
   85194:	vmov	r0, s15
   85198:	bx	lr
   8519c:	nop			; (mov r0, r0)
   851a0:	andeq	r0, r0, r0
   851a4:	ldclcc	0, cr0, [r0]
   851a8:	andeq	r0, r0, r0
   851ac:	mvnsmi	r0, r0
   851b0:	cmp	r1, r3
   851b4:	cmpeq	r0, r2
   851b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   851bc:	mov	r4, r0
   851c0:	movcc	r0, #0
   851c4:	mov	r5, r1
   851c8:	ldr	lr, [sp, #36]	; 0x24
   851cc:	movcc	r1, r0
   851d0:	bcc	852cc <fputs@plt+0x74158>
   851d4:	cmp	r3, #0
   851d8:	clzeq	ip, r2
   851dc:	clzne	ip, r3
   851e0:	addeq	ip, ip, #32
   851e4:	cmp	r5, #0
   851e8:	clzeq	r1, r4
   851ec:	addeq	r1, r1, #32
   851f0:	clzne	r1, r5
   851f4:	sub	ip, ip, r1
   851f8:	sub	sl, ip, #32
   851fc:	lsl	r9, r3, ip
   85200:	rsb	fp, ip, #32
   85204:	orr	r9, r9, r2, lsl sl
   85208:	orr	r9, r9, r2, lsr fp
   8520c:	lsl	r8, r2, ip
   85210:	cmp	r5, r9
   85214:	cmpeq	r4, r8
   85218:	movcc	r0, #0
   8521c:	movcc	r1, r0
   85220:	bcc	8523c <fputs@plt+0x740c8>
   85224:	mov	r0, #1
   85228:	subs	r4, r4, r8
   8522c:	lsl	r1, r0, sl
   85230:	orr	r1, r1, r0, lsr fp
   85234:	lsl	r0, r0, ip
   85238:	sbc	r5, r5, r9
   8523c:	cmp	ip, #0
   85240:	beq	852cc <fputs@plt+0x74158>
   85244:	lsr	r6, r8, #1
   85248:	orr	r6, r6, r9, lsl #31
   8524c:	lsr	r7, r9, #1
   85250:	mov	r2, ip
   85254:	b	85278 <fputs@plt+0x74104>
   85258:	subs	r3, r4, r6
   8525c:	sbc	r8, r5, r7
   85260:	adds	r3, r3, r3
   85264:	adc	r8, r8, r8
   85268:	adds	r4, r3, #1
   8526c:	adc	r5, r8, #0
   85270:	subs	r2, r2, #1
   85274:	beq	85294 <fputs@plt+0x74120>
   85278:	cmp	r5, r7
   8527c:	cmpeq	r4, r6
   85280:	bcs	85258 <fputs@plt+0x740e4>
   85284:	adds	r4, r4, r4
   85288:	adc	r5, r5, r5
   8528c:	subs	r2, r2, #1
   85290:	bne	85278 <fputs@plt+0x74104>
   85294:	lsr	r3, r4, ip
   85298:	orr	r3, r3, r5, lsl fp
   8529c:	lsr	r2, r5, ip
   852a0:	orr	r3, r3, r5, lsr sl
   852a4:	adds	r0, r0, r4
   852a8:	mov	r4, r3
   852ac:	lsl	r3, r2, ip
   852b0:	orr	r3, r3, r4, lsl sl
   852b4:	lsl	ip, r4, ip
   852b8:	orr	r3, r3, r4, lsr fp
   852bc:	adc	r1, r1, r5
   852c0:	subs	r0, r0, ip
   852c4:	mov	r5, r2
   852c8:	sbc	r1, r1, r3
   852cc:	cmp	lr, #0
   852d0:	strdne	r4, [lr]
   852d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   852d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   852dc:	mov	r7, r0
   852e0:	ldr	r6, [pc, #72]	; 85330 <fputs@plt+0x741bc>
   852e4:	ldr	r5, [pc, #72]	; 85334 <fputs@plt+0x741c0>
   852e8:	add	r6, pc, r6
   852ec:	add	r5, pc, r5
   852f0:	sub	r6, r6, r5
   852f4:	mov	r8, r1
   852f8:	mov	r9, r2
   852fc:	bl	10e3c <rb_sleep@plt-0x20>
   85300:	asrs	r6, r6, #2
   85304:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   85308:	mov	r4, #0
   8530c:	add	r4, r4, #1
   85310:	ldr	r3, [r5], #4
   85314:	mov	r2, r9
   85318:	mov	r1, r8
   8531c:	mov	r0, r7
   85320:	blx	r3
   85324:	cmp	r6, r4
   85328:	bne	8530c <fputs@plt+0x74198>
   8532c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   85330:	andeq	fp, r1, ip, lsl #24
   85334:	andeq	fp, r1, r4, lsl #24
   85338:	bx	lr
   8533c:	mov	r2, r1
   85340:	mov	r1, r0
   85344:	mov	r0, #3
   85348:	b	11054 <__xstat64@plt>
   8534c:	mov	r2, r1
   85350:	mov	r1, r0
   85354:	mov	r0, #3
   85358:	b	10f58 <__fxstat64@plt>
   8535c:	mov	r2, r1
   85360:	mov	r1, r0
   85364:	mov	r0, #3
   85368:	b	110e4 <__lxstat64@plt>

Disassembly of section .fini:

0008536c <.fini>:
   8536c:	push	{r3, lr}
   85370:	pop	{r3, pc}
