library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Register8 is
	port(clk : in std_logic;
		  WEN: in std_logic;
		  d : in std_logic_vector(7 downto 0);
		  q : out std_logic_vector(7 downto 0));
end Register8;

architecture Behavioral of Register8 is
signal s_d: std_logic_vector(7 downto 0);

begin
	process(clk, WEN)
	begin
		if (rising_edge(clk)) then
			if (WEN = '1') then
				q <= d;
			end if;
		end if;
	end process;
end Behavioral;