# ğŸš€ Week 4 â€” NgspiceSky130 CMOS Simulation & Robustness Evaluation  

Welcome to **Week 4 Research!**  
This week, we dive deeper into the world of **transistor-level simulations** using the **Sky130 PDK** and **Ngspice** â€” the open-source circuit simulator that forms the foundation of analog and mixed-signal VLSI design.  

If Week 3 was about validating timing at the digital level, Week 4 brings us closer to the **device physics** â€” understanding how NMOS and PMOS transistors actually behave and how their characteristics impact the overall CMOS performance. âš™ï¸  

---

## ğŸ“˜ About Week 4  

This module focuses on building a strong understanding of **MOSFET behavior**, **CMOS inverter design**, and **robustness evaluation** under varying process and environmental conditions.  

Through hands-on Ngspice simulations, we will visualize how transistor parameters affect circuit speed, switching points, and noise margins â€” critical for ensuring reliable operation before tapeout.  

In this weekâ€™s journey, youâ€™ll explore:  
- ğŸ“‰ **Idâ€“Vds characteristics** of NMOS transistors and how different voltages affect current flow  
- âš¡ **Velocity saturation** and its role in determining switching performance  
- ğŸ”„ **Dynamic simulations** to observe real-time signal transitions  
- ğŸ§© **Noise margin and robustness** evaluation of CMOS inverters  
- ğŸ”‹ **Power supply and variation analysis** for device-level stability  

ğŸ’¡ *If Week 3 gave you timing confidence, Week 4 gives you device-level understanding â€” the physics behind those transitions.*

---

## ğŸ› ï¸ Prerequisites  

Before getting started, make sure youâ€™re familiar with the following:  
âœ… Basic MOSFET theory (linear and saturation regions)  
âœ… CMOS inverter design and operation  
âœ… Installed **Ngspice** and **Sky130 PDK**  
âœ… Basic command-line usage for simulation runs  

**Recommended Tools**  
- ğŸ§® Ngspice (for circuit simulations)  
- ğŸ§° SkyWater 130nm PDK  
- ğŸ“Š Python (for plotting and data analysis)  
- ğŸŒŠ GTKWave (for transient waveform visualization)

ğŸ’¡ *Tip: Keep your earlier BabySoC and post-synthesis simulation setups handy â€” theyâ€™ll help you relate transistor-level effects to digital timing.*

---

## ğŸ“‚ Research & Lab Roadmap  

This weekâ€™s labs are structured to gradually build your understanding â€” from transistor fundamentals to full CMOS inverter robustness analysis.  

| ğŸ—“ï¸ Day | ğŸ§  Focus Area | ğŸ” Description |
|:--:|:--|:--|
| **Day 1** | **Basics of NMOS Drain current (Id) vs Drain-to-Source Voltage (Vds)** | Plot Idâ€“Vds curves, understand linear and saturation regions, and study the impact of gate voltage (Vgs). |
| **Day 2** | **Velocity Saturation and Basics of CMOS Inverter VTC** | Learn how velocity saturation affects transistor current and generate the CMOS inverter VTC (Voltage Transfer Characteristic). |
| **Day 3** | **CMOS Switching Threshold and Dynamic Simulations** | Perform transient simulations to observe switching speed, threshold voltage, and propagation delay. |
| **Day 4** | **CMOS Noise Margin Robustness Evaluation** | Analyze noise margins (NMH & NML) and evaluate robustness against variations in process and temperature. |
| **Day 5** | **CMOS Power Supply and Device Variation Robustness Evaluation** | Study how supply voltage and device parameter changes affect inverter performance, delay, and power. |

Each dayâ€™s experiment includes:  
âœ”ï¸ Circuit schematic and SPICE netlist setup  
âœ”ï¸ DC and transient analysis  
âœ”ï¸ Waveform and plot observations  
âœ”ï¸ Key performance and robustness measurements  

---

## ğŸ¯ Learning Outcomes  

By the end of Week 4, you will:  
- ğŸ§  Understand transistor-level physics and CMOS inverter characteristics  
- ğŸ§© Analyze Idâ€“Vds behavior and VTC plots using Ngspice  
- âš™ï¸ Simulate switching thresholds and propagation delays  
- ğŸ”‹ Evaluate noise margins and power robustness  
- ğŸ“ˆ Correlate transistor parameters with system-level performance  

ğŸ’¡ *This week bridges the gap between device-level physics and digital logic design â€” a crucial step toward mastering SoC design and tapeout.*  

---

## ğŸ™ Acknowledgements  

This research module is part of the **RISC-V Reference SoC Tapeout Program**, developed with the support of the **Open-Source VLSI Design Community**.  

We gratefully acknowledge the contributions of educators, developers, and learners who continue to push open silicon design forward.  

ğŸ‘¨â€ğŸ’» **Kunal Ghosh (VSDI)**  
ğŸ› ï¸ **Tools Used:** Ngspice, Sky130 PDK, GTKWave, Python  
ğŸ“˜ **Community:** VSDI Learners, Open Hardware Developers, and Contributors  

âœ¨ *â€œTransistor behavior defines logic precision â€” mastering devices builds the foundation for mastering systems.â€* âœ¨  

**Author:** *jaynandan-kushwaha*  
---


