

================================================================
== Vivado HLS Report for 'c_sum'
================================================================
* Date:           Mon Dec 10 15:19:41 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.360|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  781|  2311|  781|  2311|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  780|  2310|  26 ~ 77 |          -|          -|    30|    no    |
        | + Loop 1.1  |   12|    56|  3 ~ 14  |          -|          -|     4|    no    |
        +-------------+-----+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	26  / (!exitcond & b2)
	14  / (!exitcond & !b2 & tmp_83)
	25  / (!exitcond & !b2 & !tmp_83)
	46  / (exitcond & b1)
	38  / (exitcond & !b1 & tmp_79)
	45  / (exitcond & !b1 & !tmp_79)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	37  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	25  / true
37 --> 
	13  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	53  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	45  / true
53 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i9 = alloca i32"   --->   Operation 54 'alloca' 'i9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.75ns)   --->   "store i32 0, i32* %i9"   --->   Operation 55 'store' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 56 [1/1] (1.66ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:65]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i5 [ %indvars_iv_next2, %._crit_edge5 ], [ 0, %0 ]" [../Desktop/quantTest/sum.c:65]   --->   Operation 57 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%indvars_iv = phi i8 [ %indvars_iv_next, %._crit_edge5 ], [ 4, %0 ]" [../Desktop/quantTest/sum.c:65]   --->   Operation 58 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%iy = phi i5 [ %i, %._crit_edge5 ], [ 0, %0 ]"   --->   Operation 59 'phi' 'iy' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%b1 = phi i1 [ false, %._crit_edge5 ], [ true, %0 ]"   --->   Operation 60 'phi' 'b1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ix = phi i9 [ %ix_10, %._crit_edge5 ], [ -1, %0 ]"   --->   Operation 61 'phi' 'ix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.44ns)   --->   "%exitcond1 = icmp eq i5 %iy, -2" [../Desktop/quantTest/sum.c:65]   --->   Operation 62 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.86ns)   --->   "%indvars_iv_next2 = add i5 %indvars_iv1, 1" [../Desktop/quantTest/sum.c:65]   --->   Operation 64 'add' 'indvars_iv_next2' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %15, label %2" [../Desktop/quantTest/sum.c:65]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = trunc i9 %ix to i8" [../Desktop/quantTest/sum.c:66]   --->   Operation 66 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 67 [9/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 67 'urem' 'tmp_55' <Predicate = (!exitcond1)> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.11ns)   --->   "%ix_10 = add i9 5, %ix" [../Desktop/quantTest/sum.c:67]   --->   Operation 68 'add' 'ix_10' <Predicate = (!exitcond1)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [../Desktop/quantTest/sum.c:123]   --->   Operation 69 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 70 [8/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 70 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.06>
ST_4 : Operation 71 [7/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 71 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.06>
ST_5 : Operation 72 [6/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 72 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.06>
ST_6 : Operation 73 [5/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 73 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.06>
ST_7 : Operation 74 [4/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 74 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.06>
ST_8 : Operation 75 [3/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 75 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.06>
ST_9 : Operation 76 [1/1] (2.11ns)   --->   "%ixstart_cast = add i8 1, %tmp" [../Desktop/quantTest/sum.c:66]   --->   Operation 76 'add' 'ixstart_cast' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [2/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 77 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.27>
ST_10 : Operation 78 [1/9] (3.06ns)   --->   "%tmp_55 = urem i5 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:68]   --->   Operation 78 'urem' 'tmp_55' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i5 %tmp_55 to i3" [../Desktop/quantTest/sum.c:68]   --->   Operation 79 'trunc' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_105, i3 0)" [../Desktop/quantTest/sum.c:68]   --->   Operation 80 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %p_shl to i7" [../Desktop/quantTest/sum.c:68]   --->   Operation 81 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl7 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_105, i1 false)" [../Desktop/quantTest/sum.c:68]   --->   Operation 82 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %p_shl7 to i7" [../Desktop/quantTest/sum.c:68]   --->   Operation 83 'zext' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = sub i7 %p_shl_cast, %p_shl7_cast" [../Desktop/quantTest/sum.c:68]   --->   Operation 84 'sub' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_cast = zext i8 %ixstart_cast to i18" [../Desktop/quantTest/sum.c:68]   --->   Operation 85 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (4.73ns)   --->   "%mul = mul i18 328, %zext_cast" [../Desktop/quantTest/sum.c:68]   --->   Operation 86 'mul' 'mul' <Predicate = true> <Delay = 4.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_120 = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %mul, i32 13, i32 17)" [../Desktop/quantTest/sum.c:68]   --->   Operation 87 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_156_cast = sext i5 %tmp_120 to i7" [../Desktop/quantTest/sum.c:68]   --->   Operation 88 'sext' 'tmp_156_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (3.54ns) (root node of TernaryAdder)   --->   "%tmp_75 = add i7 %tmp_156_cast, %tmp_s" [../Desktop/quantTest/sum.c:68]   --->   Operation 89 'add' 'tmp_75' <Predicate = true> <Delay = 3.54> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.28>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_157_cast = sext i7 %tmp_75 to i32" [../Desktop/quantTest/sum.c:68]   --->   Operation 90 'sext' 'tmp_157_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_76 = zext i32 %tmp_157_cast to i64" [../Desktop/quantTest/sum.c:68]   --->   Operation 91 'zext' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%X_addr = getelementptr [150 x i1]* %X, i64 0, i64 %tmp_76" [../Desktop/quantTest/sum.c:68]   --->   Operation 92 'getelementptr' 'X_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [2/2] (2.28ns)   --->   "%s = load i1* %X_addr, align 1" [../Desktop/quantTest/sum.c:68]   --->   Operation 93 'load' 's' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>

State 12 <SV = 11> <Delay = 2.28>
ST_12 : Operation 94 [1/2] (2.28ns)   --->   "%s = load i1* %X_addr, align 1" [../Desktop/quantTest/sum.c:68]   --->   Operation 94 'load' 's' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%s23_cast = zext i1 %s to i64" [../Desktop/quantTest/sum.c:69]   --->   Operation 95 'zext' 's23_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (1.66ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:77]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.66>

State 13 <SV = 12> <Delay = 7.68>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%s_1 = phi i64 [ %s23_cast, %2 ], [ %s_2, %._crit_edge ]"   --->   Operation 97 'phi' 's_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%ixstart = phi i32 [ 0, %2 ], [ %ixstart_5, %._crit_edge ]" [../Desktop/quantTest/sum.c:84]   --->   Operation 98 'phi' 'ixstart' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%ix_1 = phi i8 [ %ixstart_cast, %2 ], [ %ix_11, %._crit_edge ]"   --->   Operation 99 'phi' 'ix_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%b2 = phi i1 [ true, %2 ], [ false, %._crit_edge ]"   --->   Operation 100 'phi' 'b2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (1.47ns)   --->   "%exitcond = icmp eq i8 %ix_1, %indvars_iv" [../Desktop/quantTest/sum.c:77]   --->   Operation 101 'icmp' 'exitcond' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 102 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %10, label %4" [../Desktop/quantTest/sum.c:77]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (2.11ns)   --->   "%ix_11 = add i8 %ix_1, 1" [../Desktop/quantTest/sum.c:78]   --->   Operation 104 'add' 'ix_11' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %b2, label %5, label %6" [../Desktop/quantTest/sum.c:82]   --->   Operation 105 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (2.43ns)   --->   "%tmp_83 = icmp sgt i32 %ixstart, 2147483617" [../Desktop/quantTest/sum.c:85]   --->   Operation 106 'icmp' 'tmp_83' <Predicate = (!exitcond & !b2)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %tmp_83, label %7, label %8" [../Desktop/quantTest/sum.c:85]   --->   Operation 107 'br' <Predicate = (!exitcond & !b2)> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (2.70ns)   --->   "%ixstart_20 = add nsw i32 %ixstart, 30" [../Desktop/quantTest/sum.c:88]   --->   Operation 108 'add' 'ixstart_20' <Predicate = (!exitcond & !b2 & !tmp_83)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (2.43ns)   --->   "%tmp_90 = icmp sgt i32 %ixstart_20, 149" [../Desktop/quantTest/sum.c:89]   --->   Operation 109 'icmp' 'tmp_90' <Predicate = (!exitcond & !b2 & !tmp_83)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (1.75ns)   --->   "br i1 %tmp_90, label %9, label %._crit_edge" [../Desktop/quantTest/sum.c:89]   --->   Operation 110 'br' <Predicate = (!exitcond & !b2 & !tmp_83)> <Delay = 1.75>
ST_13 : Operation 111 [1/1] (2.70ns)   --->   "%ixstart_21 = add nsw i32 %ixstart, -114" [../Desktop/quantTest/sum.c:90]   --->   Operation 111 'add' 'ixstart_21' <Predicate = (!exitcond & !b2 & !tmp_83 & tmp_90)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (2.43ns)   --->   "%tmp_92 = icmp sgt i32 %ixstart_21, 29" [../Desktop/quantTest/sum.c:91]   --->   Operation 112 'icmp' 'tmp_92' <Predicate = (!exitcond & !b2 & !tmp_83 & tmp_90)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (2.70ns)   --->   "%ixstart_22 = add nsw i32 %ixstart, -143" [../Desktop/quantTest/sum.c:92]   --->   Operation 113 'add' 'ixstart_22' <Predicate = (!exitcond & !b2 & !tmp_83 & tmp_90)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.79ns)   --->   "%p_s = select i1 %tmp_92, i32 %ixstart_22, i32 %ixstart_21" [../Desktop/quantTest/sum.c:91]   --->   Operation 114 'select' 'p_s' <Predicate = (!exitcond & !b2 & !tmp_83 & tmp_90)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (1.75ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:94]   --->   Operation 115 'br' <Predicate = (!exitcond & !b2 & !tmp_83 & tmp_90)> <Delay = 1.75>
ST_13 : Operation 116 [12/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 116 'urem' 'tmp_87' <Predicate = (!exitcond & !b2 & tmp_83)> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [12/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 117 'urem' 'tmp_80' <Predicate = (!exitcond & b2)> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %b1, label %11, label %12" [../Desktop/quantTest/sum.c:109]   --->   Operation 118 'br' <Predicate = (exitcond)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%i9_load = load i32* %i9" [../Desktop/quantTest/sum.c:112]   --->   Operation 119 'load' 'i9_load' <Predicate = (exitcond & !b1)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (2.43ns)   --->   "%tmp_79 = icmp sgt i32 %i9_load, 2147483641" [../Desktop/quantTest/sum.c:112]   --->   Operation 120 'icmp' 'tmp_79' <Predicate = (exitcond & !b1)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %tmp_79, label %13, label %14" [../Desktop/quantTest/sum.c:112]   --->   Operation 121 'br' <Predicate = (exitcond & !b1)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (2.70ns)   --->   "%i21_2 = add nsw i32 %i9_load, 6" [../Desktop/quantTest/sum.c:115]   --->   Operation 122 'add' 'i21_2' <Predicate = (exitcond & !b1 & !tmp_79)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (2.43ns)   --->   "%tmp_86 = icmp sgt i32 %i21_2, 29" [../Desktop/quantTest/sum.c:116]   --->   Operation 123 'icmp' 'tmp_86' <Predicate = (exitcond & !b1 & !tmp_79)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (2.70ns)   --->   "%i21_3 = add nsw i32 %i9_load, -23" [../Desktop/quantTest/sum.c:117]   --->   Operation 124 'add' 'i21_3' <Predicate = (exitcond & !b1 & !tmp_79)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.79ns)   --->   "%p_3 = select i1 %tmp_86, i32 %i21_3, i32 %i21_2" [../Desktop/quantTest/sum.c:116]   --->   Operation 125 'select' 'p_3' <Predicate = (exitcond & !b1 & !tmp_79)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 126 [1/1] (1.75ns)   --->   "store i32 %p_3, i32* %i9" [../Desktop/quantTest/sum.c:116]   --->   Operation 126 'store' <Predicate = (exitcond & !b1 & !tmp_79)> <Delay = 1.75>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge5"   --->   Operation 127 'br' <Predicate = (exitcond & !b1 & !tmp_79)> <Delay = 0.00>
ST_13 : Operation 128 [9/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 128 'urem' 'tmp_84' <Predicate = (exitcond & !b1 & tmp_79)> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [9/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 129 'urem' 'tmp_77' <Predicate = (exitcond & b1)> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.42>
ST_14 : Operation 130 [11/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 130 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.42>
ST_15 : Operation 131 [10/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 131 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.79>
ST_16 : Operation 132 [9/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 132 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%zext9_cast = zext i8 %ix_11 to i18" [../Desktop/quantTest/sum.c:86]   --->   Operation 133 'zext' 'zext9_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (4.73ns)   --->   "%mul8 = mul i18 410, %zext9_cast" [../Desktop/quantTest/sum.c:86]   --->   Operation 134 'mul' 'mul8' <Predicate = true> <Delay = 4.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_63_cast = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %mul8, i32 11, i32 15)" [../Desktop/quantTest/sum.c:86]   --->   Operation 135 'partselect' 'tmp_63_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [9/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 136 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (4.73ns)   --->   "%mul9 = mul i18 328, %zext9_cast" [../Desktop/quantTest/sum.c:86]   --->   Operation 137 'mul' 'mul9' <Predicate = true> <Delay = 4.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_132 = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %mul9, i32 13, i32 17)" [../Desktop/quantTest/sum.c:86]   --->   Operation 138 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.42>
ST_17 : Operation 139 [8/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 139 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [8/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 140 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.42>
ST_18 : Operation 141 [7/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 141 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [7/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 142 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.42>
ST_19 : Operation 143 [6/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 143 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 144 [6/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 144 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.42>
ST_20 : Operation 145 [5/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 145 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [5/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 146 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.42>
ST_21 : Operation 147 [4/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 147 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [4/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 148 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.42>
ST_22 : Operation 149 [3/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 149 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 150 [3/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 150 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.42>
ST_23 : Operation 151 [2/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 151 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 152 [2/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 152 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.06>
ST_24 : Operation 153 [1/12] (3.42ns)   --->   "%tmp_87 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 153 'urem' 'tmp_87' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_129 = trunc i8 %tmp_87 to i4" [../Desktop/quantTest/sum.c:86]   --->   Operation 154 'trunc' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_130 = trunc i8 %tmp_87 to i3" [../Desktop/quantTest/sum.c:86]   --->   Operation 155 'trunc' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%p_shl20 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_130, i2 0)" [../Desktop/quantTest/sum.c:86]   --->   Operation 156 'bitconcatenate' 'p_shl20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 157 [1/9] (3.06ns)   --->   "%tmp_64 = urem i5 %tmp_63_cast, 5" [../Desktop/quantTest/sum.c:86]   --->   Operation 157 'urem' 'tmp_64' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_131 = trunc i5 %tmp_64 to i4" [../Desktop/quantTest/sum.c:86]   --->   Operation 158 'trunc' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (1.77ns)   --->   "%tmp2 = add i4 %tmp_131, %tmp_129" [../Desktop/quantTest/sum.c:86]   --->   Operation 159 'add' 'tmp2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i4 %tmp2 to i5" [../Desktop/quantTest/sum.c:86]   --->   Operation 160 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (1.86ns)   --->   "%tmp_88 = add i5 %p_shl20, %tmp2_cast" [../Desktop/quantTest/sum.c:86]   --->   Operation 161 'add' 'tmp_88' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.76>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%p_shl17 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_88, i3 0)" [../Desktop/quantTest/sum.c:86]   --->   Operation 162 'bitconcatenate' 'p_shl17' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i8 %p_shl17 to i9" [../Desktop/quantTest/sum.c:86]   --->   Operation 163 'zext' 'p_shl17_cast' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%p_shl18 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_88, i1 false)" [../Desktop/quantTest/sum.c:86]   --->   Operation 164 'bitconcatenate' 'p_shl18' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i6 %p_shl18 to i9" [../Desktop/quantTest/sum.c:86]   --->   Operation 165 'zext' 'p_shl18_cast' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_89 = sub i9 %p_shl17_cast, %p_shl18_cast" [../Desktop/quantTest/sum.c:86]   --->   Operation 166 'sub' 'tmp_89' <Predicate = (!b2 & tmp_83)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_65 = sext i5 %tmp_132 to i8" [../Desktop/quantTest/sum.c:86]   --->   Operation 167 'sext' 'tmp_65' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_65_cast = zext i8 %tmp_65 to i9" [../Desktop/quantTest/sum.c:86]   --->   Operation 168 'zext' 'tmp_65_cast' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%ixstart_19 = add i9 %tmp_65_cast, %tmp_89" [../Desktop/quantTest/sum.c:86]   --->   Operation 169 'add' 'ixstart_19' <Predicate = (!b2 & tmp_83)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%ixstart_26_cast = sext i9 %ixstart_19 to i32" [../Desktop/quantTest/sum.c:86]   --->   Operation 170 'sext' 'ixstart_26_cast' <Predicate = (!b2 & tmp_83)> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (1.75ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:87]   --->   Operation 171 'br' <Predicate = (!b2 & tmp_83)> <Delay = 1.75>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%p_shl11 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_81, i3 0)" [../Desktop/quantTest/sum.c:84]   --->   Operation 172 'bitconcatenate' 'p_shl11' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%p_shl11_cast = zext i8 %p_shl11 to i9" [../Desktop/quantTest/sum.c:84]   --->   Operation 173 'zext' 'p_shl11_cast' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%p_shl12 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_81, i1 false)" [../Desktop/quantTest/sum.c:84]   --->   Operation 174 'bitconcatenate' 'p_shl12' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i6 %p_shl12 to i9" [../Desktop/quantTest/sum.c:84]   --->   Operation 175 'zext' 'p_shl12_cast' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_82 = sub i9 %p_shl11_cast, %p_shl12_cast" [../Desktop/quantTest/sum.c:84]   --->   Operation 176 'sub' 'tmp_82' <Predicate = (b2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_61 = sext i5 %tmp_126 to i8" [../Desktop/quantTest/sum.c:84]   --->   Operation 177 'sext' 'tmp_61' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_61_cast = zext i8 %tmp_61 to i9" [../Desktop/quantTest/sum.c:84]   --->   Operation 178 'zext' 'tmp_61_cast' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%ixstart_18 = add i9 %tmp_61_cast, %tmp_82" [../Desktop/quantTest/sum.c:84]   --->   Operation 179 'add' 'ixstart_18' <Predicate = (b2)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%ixstart_25_cast = sext i9 %ixstart_18 to i32" [../Desktop/quantTest/sum.c:84]   --->   Operation 180 'sext' 'ixstart_25_cast' <Predicate = (b2)> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (1.75ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:85]   --->   Operation 181 'br' <Predicate = (b2)> <Delay = 1.75>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%ixstart_5 = phi i32 [ %ixstart_25_cast, %5 ], [ %ixstart_26_cast, %7 ], [ %p_s, %9 ], [ %ixstart_20, %8 ]"   --->   Operation 182 'phi' 'ixstart_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_93 = sext i32 %ixstart_5 to i64" [../Desktop/quantTest/sum.c:97]   --->   Operation 183 'sext' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%X_addr_5 = getelementptr [150 x i1]* %X, i64 0, i64 %tmp_93" [../Desktop/quantTest/sum.c:97]   --->   Operation 184 'getelementptr' 'X_addr_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [2/2] (2.28ns)   --->   "%X_load = load i1* %X_addr_5, align 1" [../Desktop/quantTest/sum.c:97]   --->   Operation 185 'load' 'X_load' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>

State 26 <SV = 13> <Delay = 3.42>
ST_26 : Operation 186 [11/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 186 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 3.42>
ST_27 : Operation 187 [10/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 187 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 7.79>
ST_28 : Operation 188 [9/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 188 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 189 [1/1] (0.00ns)   --->   "%zext5_cast = zext i8 %ix_11 to i18" [../Desktop/quantTest/sum.c:84]   --->   Operation 189 'zext' 'zext5_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 190 [1/1] (4.73ns)   --->   "%mul6 = mul i18 410, %zext5_cast" [../Desktop/quantTest/sum.c:84]   --->   Operation 190 'mul' 'mul6' <Predicate = true> <Delay = 4.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_59_cast = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %mul6, i32 11, i32 15)" [../Desktop/quantTest/sum.c:84]   --->   Operation 191 'partselect' 'tmp_59_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 192 [9/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 192 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 193 [1/1] (4.73ns)   --->   "%mul4 = mul i18 328, %zext5_cast" [../Desktop/quantTest/sum.c:84]   --->   Operation 193 'mul' 'mul4' <Predicate = true> <Delay = 4.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_126 = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %mul4, i32 13, i32 17)" [../Desktop/quantTest/sum.c:84]   --->   Operation 194 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>

State 29 <SV = 16> <Delay = 3.42>
ST_29 : Operation 195 [8/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 195 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 196 [8/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 196 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 17> <Delay = 3.42>
ST_30 : Operation 197 [7/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 197 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 198 [7/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 198 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 18> <Delay = 3.42>
ST_31 : Operation 199 [6/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 199 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 200 [6/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 200 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 19> <Delay = 3.42>
ST_32 : Operation 201 [5/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 201 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 202 [5/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 202 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 20> <Delay = 3.42>
ST_33 : Operation 203 [4/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 203 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 204 [4/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 204 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 21> <Delay = 3.42>
ST_34 : Operation 205 [3/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 205 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 206 [3/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 206 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 22> <Delay = 3.42>
ST_35 : Operation 207 [2/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 207 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 208 [2/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 208 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 23> <Delay = 7.06>
ST_36 : Operation 209 [1/12] (3.42ns)   --->   "%tmp_80 = urem i8 %ix_11, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 209 'urem' 'tmp_80' <Predicate = true> <Delay = 3.42> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_123 = trunc i8 %tmp_80 to i4" [../Desktop/quantTest/sum.c:84]   --->   Operation 210 'trunc' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_124 = trunc i8 %tmp_80 to i3" [../Desktop/quantTest/sum.c:84]   --->   Operation 211 'trunc' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 212 [1/1] (0.00ns)   --->   "%p_shl15 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_124, i2 0)" [../Desktop/quantTest/sum.c:84]   --->   Operation 212 'bitconcatenate' 'p_shl15' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 213 [1/9] (3.06ns)   --->   "%tmp_60 = urem i5 %tmp_59_cast, 5" [../Desktop/quantTest/sum.c:84]   --->   Operation 213 'urem' 'tmp_60' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_125 = trunc i5 %tmp_60 to i4" [../Desktop/quantTest/sum.c:84]   --->   Operation 214 'trunc' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 215 [1/1] (1.77ns)   --->   "%tmp1 = add i4 %tmp_125, %tmp_123" [../Desktop/quantTest/sum.c:84]   --->   Operation 215 'add' 'tmp1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 216 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1 to i5" [../Desktop/quantTest/sum.c:84]   --->   Operation 216 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 217 [1/1] (1.86ns)   --->   "%tmp_81 = add i5 %p_shl15, %tmp1_cast" [../Desktop/quantTest/sum.c:84]   --->   Operation 217 'add' 'tmp_81' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 6.83>
ST_37 : Operation 218 [1/2] (2.28ns)   --->   "%X_load = load i1* %X_addr_5, align 1" [../Desktop/quantTest/sum.c:97]   --->   Operation 218 'load' 'X_load' <Predicate = true> <Delay = 2.28> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_37 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_94 = zext i1 %X_load to i64" [../Desktop/quantTest/sum.c:97]   --->   Operation 219 'zext' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_95 = zext i1 %X_load to i35" [../Desktop/quantTest/sum.c:97]   --->   Operation 220 'zext' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i64 %s_1 to i35" [../Desktop/quantTest/sum.c:69]   --->   Operation 221 'trunc' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_96 = zext i1 %X_load to i34" [../Desktop/quantTest/sum.c:97]   --->   Operation 222 'zext' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i64 %s_1 to i34" [../Desktop/quantTest/sum.c:69]   --->   Operation 223 'trunc' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 224 [1/1] (3.56ns)   --->   "%s_15 = add nsw i64 %tmp_94, %s_1" [../Desktop/quantTest/sum.c:97]   --->   Operation 224 'add' 's_15' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 225 [1/1] (2.74ns)   --->   "%s_6 = add i34 %tmp_134, %tmp_96" [../Desktop/quantTest/sum.c:97]   --->   Operation 225 'add' 's_6' <Predicate = true> <Delay = 2.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 226 [1/1] (2.76ns)   --->   "%s_24_cast = add i35 %tmp_133, %tmp_95" [../Desktop/quantTest/sum.c:97]   --->   Operation 226 'add' 's_24_cast' <Predicate = true> <Delay = 2.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %s_24_cast, i32 34)" [../Desktop/quantTest/sum.c:98]   --->   Operation 227 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%s_16 = or i64 %s_15, -17179869184" [../Desktop/quantTest/sum.c:99]   --->   Operation 228 'or' 's_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%s_26_cast = zext i34 %s_6 to i64" [../Desktop/quantTest/sum.c:101]   --->   Operation 229 'zext' 's_26_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 230 [1/1] (0.98ns) (out node of the LUT)   --->   "%s_2 = select i1 %tmp_135, i64 %s_16, i64 %s_26_cast" [../Desktop/quantTest/sum.c:98]   --->   Operation 230 'select' 's_2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 231 [1/1] (0.00ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:77]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>

State 38 <SV = 13> <Delay = 3.06>
ST_38 : Operation 232 [8/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 232 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 14> <Delay = 3.06>
ST_39 : Operation 233 [7/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 233 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 15> <Delay = 3.06>
ST_40 : Operation 234 [6/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 234 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 16> <Delay = 3.06>
ST_41 : Operation 235 [5/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 235 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 17> <Delay = 3.06>
ST_42 : Operation 236 [4/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 236 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 18> <Delay = 3.06>
ST_43 : Operation 237 [3/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 237 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 19> <Delay = 3.69>
ST_44 : Operation 238 [2/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 238 'urem' 'tmp_84' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 239 [1/1] (0.00ns)   --->   "%zext7_cast = zext i5 %iy to i12" [../Desktop/quantTest/sum.c:113]   --->   Operation 239 'zext' 'zext7_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 240 [1/1] (3.69ns)   --->   "%mul7 = mul i12 52, %zext7_cast" [../Desktop/quantTest/sum.c:113]   --->   Operation 240 'mul' 'mul7' <Predicate = true> <Delay = 3.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_128 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul7, i32 8, i32 11)" [../Desktop/quantTest/sum.c:113]   --->   Operation 241 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>

State 45 <SV = 20> <Delay = 8.36>
ST_45 : Operation 242 [1/9] (3.06ns)   --->   "%tmp_84 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:113]   --->   Operation 242 'urem' 'tmp_84' <Predicate = (!b1 & tmp_79)> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_127 = trunc i5 %tmp_84 to i3" [../Desktop/quantTest/sum.c:113]   --->   Operation 243 'trunc' 'tmp_127' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 244 [1/1] (0.00ns)   --->   "%p_shl16 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_127, i3 0)" [../Desktop/quantTest/sum.c:113]   --->   Operation 244 'bitconcatenate' 'p_shl16' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 245 [1/1] (0.00ns)   --->   "%p_shl20_cast = zext i6 %p_shl16 to i7" [../Desktop/quantTest/sum.c:113]   --->   Operation 245 'zext' 'p_shl20_cast' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 246 [1/1] (0.00ns)   --->   "%p_shl19 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_127, i1 false)" [../Desktop/quantTest/sum.c:113]   --->   Operation 246 'bitconcatenate' 'p_shl19' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 247 [1/1] (0.00ns)   --->   "%p_shl22_cast = zext i4 %p_shl19 to i7" [../Desktop/quantTest/sum.c:113]   --->   Operation 247 'zext' 'p_shl22_cast' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_85 = sub i7 %p_shl20_cast, %p_shl22_cast" [../Desktop/quantTest/sum.c:113]   --->   Operation 248 'sub' 'tmp_85' <Predicate = (!b1 & tmp_79)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_62 = sext i4 %tmp_128 to i5" [../Desktop/quantTest/sum.c:113]   --->   Operation 249 'sext' 'tmp_62' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_176_cast = zext i5 %tmp_62 to i7" [../Desktop/quantTest/sum.c:113]   --->   Operation 250 'zext' 'tmp_176_cast' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 251 [1/1] (3.54ns) (root node of TernaryAdder)   --->   "%i21_1 = add i7 %tmp_176_cast, %tmp_85" [../Desktop/quantTest/sum.c:113]   --->   Operation 251 'add' 'i21_1' <Predicate = (!b1 & tmp_79)> <Delay = 3.54> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 252 [1/1] (0.00ns)   --->   "%i21_1_cast = sext i7 %i21_1 to i32" [../Desktop/quantTest/sum.c:113]   --->   Operation 252 'sext' 'i21_1_cast' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 253 [1/1] (1.75ns)   --->   "store i32 %i21_1_cast, i32* %i9" [../Desktop/quantTest/sum.c:113]   --->   Operation 253 'store' <Predicate = (!b1 & tmp_79)> <Delay = 1.75>
ST_45 : Operation 254 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [../Desktop/quantTest/sum.c:114]   --->   Operation 254 'br' <Predicate = (!b1 & tmp_79)> <Delay = 0.00>
ST_45 : Operation 255 [1/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 255 'urem' 'tmp_77' <Predicate = (b1)> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i5 %tmp_77 to i3" [../Desktop/quantTest/sum.c:111]   --->   Operation 256 'trunc' 'tmp_121' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 257 [1/1] (0.00ns)   --->   "%p_shl13 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_121, i3 0)" [../Desktop/quantTest/sum.c:111]   --->   Operation 257 'bitconcatenate' 'p_shl13' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 258 [1/1] (0.00ns)   --->   "%p_shl16_cast = zext i6 %p_shl13 to i7" [../Desktop/quantTest/sum.c:111]   --->   Operation 258 'zext' 'p_shl16_cast' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 259 [1/1] (0.00ns)   --->   "%p_shl14 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_121, i1 false)" [../Desktop/quantTest/sum.c:111]   --->   Operation 259 'bitconcatenate' 'p_shl14' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 260 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i4 %p_shl14 to i7" [../Desktop/quantTest/sum.c:111]   --->   Operation 260 'zext' 'p_shl19_cast' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_78 = sub i7 %p_shl16_cast, %p_shl19_cast" [../Desktop/quantTest/sum.c:111]   --->   Operation 261 'sub' 'tmp_78' <Predicate = (b1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_58 = sext i4 %tmp_122 to i5" [../Desktop/quantTest/sum.c:111]   --->   Operation 262 'sext' 'tmp_58' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_166_cast = zext i5 %tmp_58 to i7" [../Desktop/quantTest/sum.c:111]   --->   Operation 263 'zext' 'tmp_166_cast' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 264 [1/1] (3.54ns) (root node of TernaryAdder)   --->   "%i21 = add i7 %tmp_166_cast, %tmp_78" [../Desktop/quantTest/sum.c:111]   --->   Operation 264 'add' 'i21' <Predicate = (b1)> <Delay = 3.54> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 265 [1/1] (0.00ns)   --->   "%i21_cast = sext i7 %i21 to i32" [../Desktop/quantTest/sum.c:111]   --->   Operation 265 'sext' 'i21_cast' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 266 [1/1] (1.75ns)   --->   "store i32 %i21_cast, i32* %i9" [../Desktop/quantTest/sum.c:111]   --->   Operation 266 'store' <Predicate = (b1)> <Delay = 1.75>
ST_45 : Operation 267 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [../Desktop/quantTest/sum.c:112]   --->   Operation 267 'br' <Predicate = (b1)> <Delay = 0.00>
ST_45 : Operation 268 [1/1] (1.86ns)   --->   "%i = add i5 %iy, 1" [../Desktop/quantTest/sum.c:65]   --->   Operation 268 'add' 'i' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 269 [1/1] (2.11ns)   --->   "%indvars_iv_next = add i8 %indvars_iv, 5" [../Desktop/quantTest/sum.c:65]   --->   Operation 269 'add' 'indvars_iv_next' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 13> <Delay = 3.06>
ST_46 : Operation 270 [8/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 270 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 14> <Delay = 3.06>
ST_47 : Operation 271 [7/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 271 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 15> <Delay = 3.06>
ST_48 : Operation 272 [6/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 272 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 16> <Delay = 3.06>
ST_49 : Operation 273 [5/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 273 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 17> <Delay = 3.06>
ST_50 : Operation 274 [4/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 274 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 18> <Delay = 3.06>
ST_51 : Operation 275 [3/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 275 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 19> <Delay = 3.69>
ST_52 : Operation 276 [2/9] (3.06ns)   --->   "%tmp_77 = urem i5 %iy, 5" [../Desktop/quantTest/sum.c:111]   --->   Operation 276 'urem' 'tmp_77' <Predicate = true> <Delay = 3.06> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 8> <II = 3> <Delay = 3.06> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 277 [1/1] (0.00ns)   --->   "%zext6_cast = zext i5 %iy to i12" [../Desktop/quantTest/sum.c:111]   --->   Operation 277 'zext' 'zext6_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 278 [1/1] (3.69ns)   --->   "%mul5 = mul i12 52, %zext6_cast" [../Desktop/quantTest/sum.c:111]   --->   Operation 278 'mul' 'mul5' <Predicate = true> <Delay = 3.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_122 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul5, i32 8, i32 11)" [../Desktop/quantTest/sum.c:111]   --->   Operation 279 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>

State 53 <SV = 21> <Delay = 3.25>
ST_53 : Operation 280 [1/1] (0.00ns)   --->   "%i9_load_1 = load i32* %i9" [../Desktop/quantTest/sum.c:121]   --->   Operation 280 'load' 'i9_load_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_91 = sext i32 %i9_load_1 to i64" [../Desktop/quantTest/sum.c:121]   --->   Operation 281 'sext' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 282 [1/1] (0.00ns)   --->   "%Y_addr = getelementptr [30 x i64]* %Y, i64 0, i64 %tmp_91" [../Desktop/quantTest/sum.c:121]   --->   Operation 282 'getelementptr' 'Y_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 283 [1/1] (3.25ns)   --->   "store i64 %s_1, i64* %Y_addr, align 8" [../Desktop/quantTest/sum.c:121]   --->   Operation 283 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 30> <RAM>
ST_53 : Operation 284 [1/1] (0.00ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:65]   --->   Operation 284 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.75ns
The critical path consists of the following:
	'alloca' operation ('i9') [3]  (0 ns)
	'store' operation of constant 0 on local variable 'i9' [4]  (1.75 ns)

 <State 2>: 3.06ns
The critical path consists of the following:
	'phi' operation ('indvars_iv1', ../Desktop/quantTest/sum.c:65) with incoming values : ('indvars_iv_next2', ../Desktop/quantTest/sum.c:65) [7]  (0 ns)
	'urem' operation ('tmp_55', ../Desktop/quantTest/sum.c:68) [19]  (3.06 ns)

 <State 3>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_55', ../Desktop/quantTest/sum.c:68) [19]  (3.06 ns)

 <State 4>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_55', ../Desktop/quantTest/sum.c:68) [19]  (3.06 ns)

 <State 5>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_55', ../Desktop/quantTest/sum.c:68) [19]  (3.06 ns)

 <State 6>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_55', ../Desktop/quantTest/sum.c:68) [19]  (3.06 ns)

 <State 7>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_55', ../Desktop/quantTest/sum.c:68) [19]  (3.06 ns)

 <State 8>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_55', ../Desktop/quantTest/sum.c:68) [19]  (3.06 ns)

 <State 9>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_55', ../Desktop/quantTest/sum.c:68) [19]  (3.06 ns)

 <State 10>: 8.28ns
The critical path consists of the following:
	'mul' operation ('mul', ../Desktop/quantTest/sum.c:68) [27]  (4.73 ns)
	'add' operation ('tmp_75', ../Desktop/quantTest/sum.c:68) [30]  (3.54 ns)

 <State 11>: 2.28ns
The critical path consists of the following:
	'getelementptr' operation ('X_addr', ../Desktop/quantTest/sum.c:68) [33]  (0 ns)
	'load' operation ('s', ../Desktop/quantTest/sum.c:68) on array 'X' [34]  (2.28 ns)

 <State 12>: 2.28ns
The critical path consists of the following:
	'load' operation ('s', ../Desktop/quantTest/sum.c:68) on array 'X' [34]  (2.28 ns)

 <State 13>: 7.69ns
The critical path consists of the following:
	'load' operation ('i9_load', ../Desktop/quantTest/sum.c:112) on local variable 'i9' [133]  (0 ns)
	'add' operation ('i21', ../Desktop/quantTest/sum.c:115) [137]  (2.7 ns)
	'icmp' operation ('tmp_86', ../Desktop/quantTest/sum.c:116) [138]  (2.44 ns)
	'select' operation ('p_3', ../Desktop/quantTest/sum.c:116) [140]  (0.796 ns)
	'store' operation (../Desktop/quantTest/sum.c:116) of variable 'p_3', ../Desktop/quantTest/sum.c:116 on local variable 'i9' [141]  (1.75 ns)

 <State 14>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_87', ../Desktop/quantTest/sum.c:86) [63]  (3.42 ns)

 <State 15>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_87', ../Desktop/quantTest/sum.c:86) [63]  (3.42 ns)

 <State 16>: 7.79ns
The critical path consists of the following:
	'mul' operation ('mul8', ../Desktop/quantTest/sum.c:86) [68]  (4.73 ns)
	'urem' operation ('tmp_64', ../Desktop/quantTest/sum.c:86) [70]  (3.06 ns)

 <State 17>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_87', ../Desktop/quantTest/sum.c:86) [63]  (3.42 ns)

 <State 18>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_87', ../Desktop/quantTest/sum.c:86) [63]  (3.42 ns)

 <State 19>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_87', ../Desktop/quantTest/sum.c:86) [63]  (3.42 ns)

 <State 20>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_87', ../Desktop/quantTest/sum.c:86) [63]  (3.42 ns)

 <State 21>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_87', ../Desktop/quantTest/sum.c:86) [63]  (3.42 ns)

 <State 22>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_87', ../Desktop/quantTest/sum.c:86) [63]  (3.42 ns)

 <State 23>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_87', ../Desktop/quantTest/sum.c:86) [63]  (3.42 ns)

 <State 24>: 7.06ns
The critical path consists of the following:
	'urem' operation ('tmp_87', ../Desktop/quantTest/sum.c:86) [63]  (3.42 ns)
	'add' operation ('tmp2', ../Desktop/quantTest/sum.c:86) [72]  (1.78 ns)
	'add' operation ('tmp_88', ../Desktop/quantTest/sum.c:86) [74]  (1.86 ns)

 <State 25>: 7.76ns
The critical path consists of the following:
	'sub' operation ('tmp_89', ../Desktop/quantTest/sum.c:86) [79]  (0 ns)
	'add' operation ('ixstart', ../Desktop/quantTest/sum.c:86) [84]  (3.72 ns)
	multiplexor before 'phi' operation ('ixstart') with incoming values : ('ixstart', ../Desktop/quantTest/sum.c:88) ('p_s', ../Desktop/quantTest/sum.c:91) ('ixstart_26_cast', ../Desktop/quantTest/sum.c:86) ('ixstart_25_cast', ../Desktop/quantTest/sum.c:84) [113]  (1.75 ns)
	'phi' operation ('ixstart') with incoming values : ('ixstart', ../Desktop/quantTest/sum.c:88) ('p_s', ../Desktop/quantTest/sum.c:91) ('ixstart_26_cast', ../Desktop/quantTest/sum.c:86) ('ixstart_25_cast', ../Desktop/quantTest/sum.c:84) [113]  (0 ns)
	'getelementptr' operation ('X_addr_5', ../Desktop/quantTest/sum.c:97) [115]  (0 ns)
	'load' operation ('X_load', ../Desktop/quantTest/sum.c:97) on array 'X' [116]  (2.28 ns)

 <State 26>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_80', ../Desktop/quantTest/sum.c:84) [88]  (3.42 ns)

 <State 27>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_80', ../Desktop/quantTest/sum.c:84) [88]  (3.42 ns)

 <State 28>: 7.79ns
The critical path consists of the following:
	'mul' operation ('mul6', ../Desktop/quantTest/sum.c:84) [93]  (4.73 ns)
	'urem' operation ('tmp_60', ../Desktop/quantTest/sum.c:84) [95]  (3.06 ns)

 <State 29>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_80', ../Desktop/quantTest/sum.c:84) [88]  (3.42 ns)

 <State 30>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_80', ../Desktop/quantTest/sum.c:84) [88]  (3.42 ns)

 <State 31>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_80', ../Desktop/quantTest/sum.c:84) [88]  (3.42 ns)

 <State 32>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_80', ../Desktop/quantTest/sum.c:84) [88]  (3.42 ns)

 <State 33>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_80', ../Desktop/quantTest/sum.c:84) [88]  (3.42 ns)

 <State 34>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_80', ../Desktop/quantTest/sum.c:84) [88]  (3.42 ns)

 <State 35>: 3.42ns
The critical path consists of the following:
	'urem' operation ('tmp_80', ../Desktop/quantTest/sum.c:84) [88]  (3.42 ns)

 <State 36>: 7.06ns
The critical path consists of the following:
	'urem' operation ('tmp_80', ../Desktop/quantTest/sum.c:84) [88]  (3.42 ns)
	'add' operation ('tmp1', ../Desktop/quantTest/sum.c:84) [97]  (1.78 ns)
	'add' operation ('tmp_81', ../Desktop/quantTest/sum.c:84) [99]  (1.86 ns)

 <State 37>: 6.83ns
The critical path consists of the following:
	'load' operation ('X_load', ../Desktop/quantTest/sum.c:97) on array 'X' [116]  (2.28 ns)
	'add' operation ('s', ../Desktop/quantTest/sum.c:97) [122]  (3.56 ns)
	'or' operation ('s', ../Desktop/quantTest/sum.c:99) [126]  (0 ns)
	'select' operation ('s', ../Desktop/quantTest/sum.c:98) [128]  (0.987 ns)

 <State 38>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_84', ../Desktop/quantTest/sum.c:113) [144]  (3.06 ns)

 <State 39>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_84', ../Desktop/quantTest/sum.c:113) [144]  (3.06 ns)

 <State 40>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_84', ../Desktop/quantTest/sum.c:113) [144]  (3.06 ns)

 <State 41>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_84', ../Desktop/quantTest/sum.c:113) [144]  (3.06 ns)

 <State 42>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_84', ../Desktop/quantTest/sum.c:113) [144]  (3.06 ns)

 <State 43>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_84', ../Desktop/quantTest/sum.c:113) [144]  (3.06 ns)

 <State 44>: 3.69ns
The critical path consists of the following:
	'mul' operation ('mul7', ../Desktop/quantTest/sum.c:113) [152]  (3.69 ns)

 <State 45>: 8.36ns
The critical path consists of the following:
	'urem' operation ('tmp_84', ../Desktop/quantTest/sum.c:113) [144]  (3.06 ns)
	'sub' operation ('tmp_85', ../Desktop/quantTest/sum.c:113) [150]  (0 ns)
	'add' operation ('i21', ../Desktop/quantTest/sum.c:113) [156]  (3.54 ns)
	'store' operation (../Desktop/quantTest/sum.c:113) of variable 'i21_1_cast', ../Desktop/quantTest/sum.c:113 on local variable 'i9' [158]  (1.75 ns)

 <State 46>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_77', ../Desktop/quantTest/sum.c:111) [161]  (3.06 ns)

 <State 47>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_77', ../Desktop/quantTest/sum.c:111) [161]  (3.06 ns)

 <State 48>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_77', ../Desktop/quantTest/sum.c:111) [161]  (3.06 ns)

 <State 49>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_77', ../Desktop/quantTest/sum.c:111) [161]  (3.06 ns)

 <State 50>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_77', ../Desktop/quantTest/sum.c:111) [161]  (3.06 ns)

 <State 51>: 3.06ns
The critical path consists of the following:
	'urem' operation ('tmp_77', ../Desktop/quantTest/sum.c:111) [161]  (3.06 ns)

 <State 52>: 3.69ns
The critical path consists of the following:
	'mul' operation ('mul5', ../Desktop/quantTest/sum.c:111) [169]  (3.69 ns)

 <State 53>: 3.26ns
The critical path consists of the following:
	'load' operation ('i9_load_1', ../Desktop/quantTest/sum.c:121) on local variable 'i9' [178]  (0 ns)
	'getelementptr' operation ('Y_addr', ../Desktop/quantTest/sum.c:121) [180]  (0 ns)
	'store' operation (../Desktop/quantTest/sum.c:121) of variable 's' on array 'Y' [181]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
