Analysis & Synthesis report for XM23
Sun Oct 27 16:51:47 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1
 17. Source assignments for pipeline_registers:pipeline|altshift_taps:enable_i_rtl_0|shift_taps_96m:auto_generated|altsyncram_tk31:altsyncram4
 18. Parameter Settings for User Entity Instance: Top-level Entity: |XM23
 19. Parameter Settings for User Entity Instance: p_ram:pram|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: branch:branch_inst
 21. Parameter Settings for Inferred Entity Instance: pipeline_registers:pipeline|altshift_taps:enable_i_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. altshift_taps Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "branch:branch_inst"
 25. Port Connectivity Checks: "pipeline_controller:controller"
 26. Port Connectivity Checks: "pipeline_registers:pipeline"
 27. Port Connectivity Checks: "p_ram:pram"
 28. In-System Memory Content Editor Settings
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 27 16:51:47 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; XM23                                        ;
; Top-level Entity Name              ; XM23                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,250                                       ;
;     Total combinational functions  ; 1,036                                       ;
;     Dedicated logic registers      ; 473                                         ;
; Total registers                    ; 473                                         ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 524,327                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; XM23               ; XM23               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; branch.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/branch.sv                                                          ;             ;
; program_memory.mif                                                 ; yes             ; User Memory Initialization File              ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/program_memory.mif                                                 ;             ;
; regnum_to_values_to_alu.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/regnum_to_values_to_alu.sv                                         ;             ;
; decode_stage.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/decode_stage.sv                                                    ;             ;
; pipeline_registers.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/pipeline_registers.sv                                              ;             ;
; pipeline_controller.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/pipeline_controller.sv                                             ;             ;
; alu_XOR.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_XOR.sv                                                         ;             ;
; alu_SUB.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUB.sv                                                         ;             ;
; alu_OR.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_OR.sv                                                          ;             ;
; alu_DADD.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_DADD.sv                                                        ;             ;
; alu_BIT.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIT.sv                                                         ;             ;
; alu_BIS.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIS.sv                                                         ;             ;
; alu_BIC.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIC.sv                                                         ;             ;
; alu_AND.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_AND.sv                                                         ;             ;
; alu_ADD.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADD.sv                                                         ;             ;
; alu.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv                                                             ;             ;
; XM23.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv                                                            ;             ;
; alu_ADDC.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADDC.sv                                                        ;             ;
; alu_SUBC.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUBC.sv                                                        ;             ;
; update_psw.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/update_psw.sv                                                      ;             ;
; p_ram.v                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/p_ram.v                                                            ;             ;
; program_counter.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/program_counter.sv                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                   ;             ;
; db/altsyncram_q6k1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf                                             ;             ;
; db/altsyncram_hlb2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf                                             ;             ;
; db/decode_msa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/decode_msa.tdf                                                  ;             ;
; db/decode_f8a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/decode_f8a.tdf                                                  ;             ;
; db/mux_lob.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/mux_lob.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                              ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                    ; altera_sld  ;
; db/ip/sld928a91a1/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                               ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                                              ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                               ;             ;
; db/shift_taps_96m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/shift_taps_96m.tdf                                              ;             ;
; db/altsyncram_tk31.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_tk31.tdf                                             ;             ;
; db/add_sub_24e.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/add_sub_24e.tdf                                                 ;             ;
; db/cntr_6pf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/cntr_6pf.tdf                                                    ;             ;
; db/cmpr_ogc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/cmpr_ogc.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 1,250  ;
;                                             ;        ;
; Total combinational functions               ; 1036   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 590    ;
;     -- 3 input functions                    ; 257    ;
;     -- <=2 input functions                  ; 189    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 853    ;
;     -- arithmetic mode                      ; 183    ;
;                                             ;        ;
; Total registers                             ; 473    ;
;     -- Dedicated logic registers            ; 473    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 3      ;
; Total memory bits                           ; 524327 ;
;                                             ;        ;
; Embedded Multiplier 9-bit elements          ; 0      ;
;                                             ;        ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 309    ;
; Total fan-out                               ; 7074   ;
; Average fan-out                             ; 4.42   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |XM23                                                                                                                                   ; 1036 (47)           ; 473 (34)                  ; 524327      ; 0            ; 0       ; 0         ; 3    ; 0            ; |XM23                                                                                                                                                                                                                                                                                                                                            ; XM23                              ; work         ;
;    |alu:alu_inst|                                                                                                                       ; 263 (142)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst                                                                                                                                                                                                                                                                                                                               ; alu                               ; work         ;
;       |alu_ADD:add_op|                                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_ADD:add_op                                                                                                                                                                                                                                                                                                                ; alu_ADD                           ; work         ;
;       |alu_ADDC:addc_op|                                                                                                                ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_ADDC:addc_op                                                                                                                                                                                                                                                                                                              ; alu_ADDC                          ; work         ;
;       |alu_BIS:bis_op|                                                                                                                  ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_BIS:bis_op                                                                                                                                                                                                                                                                                                                ; alu_BIS                           ; work         ;
;       |alu_DADD:dadd_op|                                                                                                                ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_DADD:dadd_op                                                                                                                                                                                                                                                                                                              ; alu_DADD                          ; work         ;
;       |alu_SUB:sub_op|                                                                                                                  ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_SUB:sub_op                                                                                                                                                                                                                                                                                                                ; alu_SUB                           ; work         ;
;       |alu_SUBC:subc_op|                                                                                                                ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_SUBC:subc_op                                                                                                                                                                                                                                                                                                              ; alu_SUBC                          ; work         ;
;       |alu_XOR:xor_op|                                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|alu:alu_inst|alu_XOR:xor_op                                                                                                                                                                                                                                                                                                                ; alu_XOR                           ; work         ;
;    |branch:branch_inst|                                                                                                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|branch:branch_inst                                                                                                                                                                                                                                                                                                                         ; branch                            ; work         ;
;    |decode_stage:decode|                                                                                                                ; 100 (100)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|decode_stage:decode                                                                                                                                                                                                                                                                                                                        ; decode_stage                      ; work         ;
;    |p_ram:pram|                                                                                                                         ; 156 (0)             ; 58 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram                                                                                                                                                                                                                                                                                                                                 ; p_ram                             ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 156 (0)             ; 58 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_q6k1:auto_generated|                                                                                               ; 156 (0)             ; 58 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_q6k1                   ; work         ;
;             |altsyncram_hlb2:altsyncram1|                                                                                               ; 76 (0)              ; 4 (4)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_hlb2                   ; work         ;
;                |decode_f8a:rden_decode_a|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|decode_f8a:rden_decode_a                                                                                                                                                                                                             ; decode_f8a                        ; work         ;
;                |decode_msa:decode5|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|decode_msa:decode5                                                                                                                                                                                                                   ; decode_msa                        ; work         ;
;                |mux_lob:mux6|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|mux_lob:mux6                                                                                                                                                                                                                         ; mux_lob                           ; work         ;
;                |mux_lob:mux7|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|mux_lob:mux7                                                                                                                                                                                                                         ; mux_lob                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 80 (58)             ; 54 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |pipeline_controller:controller|                                                                                                     ; 76 (76)             ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|pipeline_controller:controller                                                                                                                                                                                                                                                                                                             ; pipeline_controller               ; work         ;
;    |pipeline_registers:pipeline|                                                                                                        ; 68 (61)             ; 219 (215)                 ; 39          ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|pipeline_registers:pipeline                                                                                                                                                                                                                                                                                                                ; pipeline_registers                ; work         ;
;       |altshift_taps:enable_i_rtl_0|                                                                                                    ; 7 (0)               ; 4 (0)                     ; 39          ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|pipeline_registers:pipeline|altshift_taps:enable_i_rtl_0                                                                                                                                                                                                                                                                                   ; altshift_taps                     ; work         ;
;          |shift_taps_96m:auto_generated|                                                                                                ; 7 (2)               ; 4 (2)                     ; 39          ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|pipeline_registers:pipeline|altshift_taps:enable_i_rtl_0|shift_taps_96m:auto_generated                                                                                                                                                                                                                                                     ; shift_taps_96m                    ; work         ;
;             |altsyncram_tk31:altsyncram4|                                                                                               ; 0 (0)               ; 0 (0)                     ; 39          ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|pipeline_registers:pipeline|altshift_taps:enable_i_rtl_0|shift_taps_96m:auto_generated|altsyncram_tk31:altsyncram4                                                                                                                                                                                                                         ; altsyncram_tk31                   ; work         ;
;             |cntr_6pf:cntr1|                                                                                                            ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|pipeline_registers:pipeline|altshift_taps:enable_i_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1                                                                                                                                                                                                                                      ; cntr_6pf                          ; work         ;
;    |program_counter:pcounter|                                                                                                           ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|program_counter:pcounter                                                                                                                                                                                                                                                                                                                   ; program_counter                   ; work         ;
;    |regnum_to_values_to_alu:regnum_inst|                                                                                                ; 179 (179)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|regnum_to_values_to_alu:regnum_inst                                                                                                                                                                                                                                                                                                        ; regnum_to_values_to_alu           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 120 (1)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 119 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 119 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 119 (1)             ; 86 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 118 (0)             ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 118 (82)            ; 81 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |update_psw:update_psw_inst|                                                                                                         ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |XM23|update_psw:update_psw_inst                                                                                                                                                                                                                                                                                                                 ; update_psw                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; Name                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+
; p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|ALTSYNCRAM              ; AUTO ; True Dual Port   ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; program_memory.mif ;
; pipeline_registers:pipeline|altshift_taps:enable_i_rtl_0|shift_taps_96m:auto_generated|altsyncram_tk31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 13           ; 3            ; 13           ; 39     ; None               ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |XM23|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |XM23|p_ram:pram                                                                                                                                                                                                                                                          ; p_ram.v         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+--------------------------------------------------------+-------------------------------------------------------+
; Register name                                          ; Reason for Removal                                    ;
+--------------------------------------------------------+-------------------------------------------------------+
; pipeline_registers:pipeline|mem_access_result_i[0..15] ; Stuck at GND due to stuck port data_in                ;
; pipeline_registers:pipeline|enable_i[0][18]            ; Stuck at GND due to stuck port data_in                ;
; pipeline_controller:controller|LBPC1[0]                ; Merged with pipeline_controller:controller|PC_next[0] ;
; program_counter:pcounter|true_PC[0]                    ; Lost fanout                                           ;
; pipeline_controller:controller|PC_next[0]              ; Lost fanout                                           ;
; pipeline_controller:controller|LBPC2[0]                ; Lost fanout                                           ;
; Total Number of Removed Registers = 21                 ;                                                       ;
+--------------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+-------------------------------------+--------------------+------------------------------------------------------------------------------------+
; Register name                       ; Reason for Removal ; Registers Removed due to This Register                                             ;
+-------------------------------------+--------------------+------------------------------------------------------------------------------------+
; program_counter:pcounter|true_PC[0] ; Lost Fanouts       ; pipeline_controller:controller|PC_next[0], pipeline_controller:controller|LBPC2[0] ;
+-------------------------------------+--------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 473   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 96    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 261   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                           ;
+--------------------------------------------------------------+--------------------------------------------+------------+
; Register Name                                                ; Megafunction                               ; Type       ;
+--------------------------------------------------------------+--------------------------------------------+------------+
; pipeline_registers:pipeline|enable_i[0..2][21..27,33,35..39] ; pipeline_registers:pipeline|enable_i_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------------------------------+--------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |XM23|p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |XM23|regnum_to_values_to_alu:regnum_inst|Mux46                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |XM23|alu:alu_inst|alu_BIS:bis_op|ShiftLeft0                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |XM23|alu:alu_inst|alu_BIS:bis_op|ShiftLeft0                                                                                                                                 ;
; 9:1                ; 13 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; No         ; |XM23|regnum_to_values_to_alu:regnum_inst|src_val[9]                                                                                                                         ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |XM23|regnum_to_values_to_alu:regnum_inst|src_val[3]                                                                                                                         ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |XM23|alu:alu_inst|result[4]                                                                                                                                                 ;
; 13:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; No         ; |XM23|alu:alu_inst|result[1]                                                                                                                                                 ;
; 13:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; No         ; |XM23|alu:alu_inst|result[7]                                                                                                                                                 ;
; 13:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; No         ; |XM23|alu:alu_inst|result[9]                                                                                                                                                 ;
; 13:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; No         ; |XM23|alu:alu_inst|result[14]                                                                                                                                                ;
; 18:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; No         ; |XM23|decode_stage:decode|S                                                                                                                                                  ;
; 24:1               ; 7 bits    ; 112 LEs       ; 14 LEs               ; 98 LEs                 ; No         ; |XM23|decode_stage:decode|async_set[5]                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipeline_registers:pipeline|altshift_taps:enable_i_rtl_0|shift_taps_96m:auto_generated|altsyncram_tk31:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |XM23 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DIVIDER        ; 2     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p_ram:pram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer              ;
; NUMWORDS_A                         ; 32768                ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; program_memory.mif   ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_q6k1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch:branch_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; C              ; 0     ; Signed Integer                         ;
; Z              ; 1     ; Signed Integer                         ;
; N              ; 2     ; Signed Integer                         ;
; V              ; 4     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pipeline_registers:pipeline|altshift_taps:enable_i_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                 ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                 ;
; WIDTH          ; 13             ; Untyped                                                                 ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                 ;
; CBXI_PARAMETER ; shift_taps_96m ; Untyped                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; p_ram:pram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 16                                         ;
;     -- NUMWORDS_A                         ; 32768                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                   ;
+----------------------------+----------------------------------------------------------+
; Name                       ; Value                                                    ;
+----------------------------+----------------------------------------------------------+
; Number of entity instances ; 1                                                        ;
; Entity Instance            ; pipeline_registers:pipeline|altshift_taps:enable_i_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                        ;
;     -- TAP_DISTANCE        ; 3                                                        ;
;     -- WIDTH               ; 13                                                       ;
+----------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "branch:branch_inst"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; LR_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_controller:controller"                                                                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PSW_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; LBPSW         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; display_stage ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; led           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_registers:pipeline"                                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; enable_o[2..1]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; fetch_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; CEX               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mem_access_result ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; p_reg             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; WB_o              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SLP_o             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; N_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; Z_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; C_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; V_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PRPO_o            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; DEC_o             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; INC_o             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; PR_o              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; F_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; T_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SA_o              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; OFF_o             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; B_o               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; exec_result_o     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "p_ram:pram" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; data ; Input ; Info     ; Stuck at GND ;
; wren ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; 0              ; pram        ; 16    ; 32768 ; Read/Write ; p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 30                          ;
; cycloneiii_ff         ; 387                         ;
;     CLR               ; 38                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 174                         ;
;     ENA CLR           ; 9                           ;
;     ENA CLR SLD       ; 15                          ;
;     ENA SCLR          ; 5                           ;
;     SLD               ; 15                          ;
;     plain             ; 130                         ;
; cycloneiii_lcell_comb ; 916                         ;
;     arith             ; 175                         ;
;         2 data inputs ; 86                          ;
;         3 data inputs ; 89                          ;
;     normal            ; 741                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 139                         ;
;         4 data inputs ; 535                         ;
; cycloneiii_ram_block  ; 77                          ;
;                       ;                             ;
; Max LUT depth         ; 21.10                       ;
; Average LUT depth     ; 9.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Oct 27 16:51:29 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off XM23 -c XM23
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file branch.sv
    Info (12023): Found entity 1: branch File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/branch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regnum_to_values_to_alu.sv
    Info (12023): Found entity 1: regnum_to_values_to_alu File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/regnum_to_values_to_alu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file decode_stage.sv
    Info (12023): Found entity 1: decode_stage File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/decode_stage.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_registers.sv
    Info (12023): Found entity 1: pipeline_registers File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/pipeline_registers.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_controller.sv
    Info (12023): Found entity 1: pipeline_controller File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/pipeline_controller.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file memory_access.sv
    Info (12023): Found entity 1: memory_access File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/memory_access.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_xor.sv
    Info (12023): Found entity 1: alu_XOR File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_XOR.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_top_level.sv
    Info (12023): Found entity 1: alu_top_level File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_top_level.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_sub.sv
    Info (12023): Found entity 1: alu_SUB File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUB.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_or.sv
    Info (12023): Found entity 1: alu_OR File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_OR.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_dadd.sv
    Info (12023): Found entity 1: alu_DADD File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_DADD.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_bit.sv
    Info (12023): Found entity 1: alu_BIT File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIT.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_bis.sv
    Info (12023): Found entity 1: alu_BIS File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIS.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_bic.sv
    Info (12023): Found entity 1: alu_BIC File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIC.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_and.sv
    Info (12023): Found entity 1: alu_AND File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_AND.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_add.sv
    Info (12023): Found entity 1: alu_ADD File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADD.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file xm23.sv
    Info (12023): Found entity 1: XM23 File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv Line: 1
Warning (12019): Can't analyze file -- file regnum_to_values.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file alu_addc.sv
    Info (12023): Found entity 1: alu_ADDC File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADDC.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_subc.sv
    Info (12023): Found entity 1: alu_SUBC File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUBC.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file update_psw.sv
    Info (12023): Found entity 1: update_psw File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/update_psw.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file p_ram.v
    Info (12023): Found entity 1: p_ram File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/p_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file d_ram.v
    Info (12023): Found entity 1: d_ram File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/d_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file program_counter.sv
    Info (12023): Found entity 1: program_counter File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/program_counter.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at alu_SUB.sv(12): created implicit net for "carry_out" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUB.sv Line: 12
Warning (10236): Verilog HDL Implicit Net warning at alu_DADD.sv(48): created implicit net for "carry_out" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_DADD.sv Line: 48
Warning (10236): Verilog HDL Implicit Net warning at alu_ADD.sv(12): created implicit net for "carry_out" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADD.sv Line: 12
Warning (10236): Verilog HDL Implicit Net warning at alu_ADDC.sv(14): created implicit net for "carry_out" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADDC.sv Line: 14
Warning (10236): Verilog HDL Implicit Net warning at alu_SUBC.sv(14): created implicit net for "carry_out" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUBC.sv Line: 14
Info (12127): Elaborating entity "XM23" for the top level hierarchy
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc_o_wire" into its bus
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:pcounter" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv Line: 100
Info (12128): Elaborating entity "p_ram" for hierarchy "p_ram:pram" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv Line: 109
Info (12128): Elaborating entity "altsyncram" for hierarchy "p_ram:pram|altsyncram:altsyncram_component" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/p_ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "p_ram:pram|altsyncram:altsyncram_component" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/p_ram.v Line: 86
Info (12133): Instantiated megafunction "p_ram:pram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/p_ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "program_memory.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=pram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q6k1.tdf
    Info (12023): Found entity 1: altsyncram_q6k1 File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q6k1" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hlb2.tdf
    Info (12023): Found entity 1: altsyncram_hlb2 File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_hlb2" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf Line: 37
Warning (113028): 32762 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/program_memory.mif Line: 1
    Warning (113027): Addresses ranging from 6 to 32767 are not initialized File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/program_memory.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/decode_msa.tdf Line: 23
Info (12128): Elaborating entity "decode_msa" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|decode_msa:decode4" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/decode_f8a.tdf Line: 23
Info (12128): Elaborating entity "decode_f8a" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|decode_f8a:rden_decode_a" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/mux_lob.tdf Line: 23
Info (12128): Elaborating entity "mux_lob" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|altsyncram_hlb2:altsyncram1|mux_lob:mux6" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf Line: 38
Info (12133): Instantiated megafunction "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1886544237"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "p_ram:pram|altsyncram:altsyncram_component|altsyncram_q6k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "decode_stage" for hierarchy "decode_stage:decode" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv Line: 138
Warning (10230): Verilog HDL assignment warning at decode_stage.sv(450): truncated value with size 4 to match size of target (1) File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/decode_stage.sv Line: 450
Info (12128): Elaborating entity "pipeline_registers" for hierarchy "pipeline_registers:pipeline" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv Line: 183
Warning (10034): Output port "p_reg" at pipeline_registers.sv(32) has no driver File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/pipeline_registers.sv Line: 32
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc_o" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc_i" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc_o" into its bus
Info (12128): Elaborating entity "pipeline_controller" for hierarchy "pipeline_controller:controller" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv Line: 203
Info (12128): Elaborating entity "regnum_to_values_to_alu" for hierarchy "regnum_to_values_to_alu:regnum_inst" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv Line: 216
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "gprc" into its bus
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu_inst" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv Line: 231
Info (12128): Elaborating entity "alu_AND" for hierarchy "alu:alu_inst|alu_AND:and_op" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv Line: 28
Info (12128): Elaborating entity "alu_OR" for hierarchy "alu:alu_inst|alu_OR:or_op" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv Line: 29
Info (12128): Elaborating entity "alu_XOR" for hierarchy "alu:alu_inst|alu_XOR:xor_op" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv Line: 30
Info (12128): Elaborating entity "alu_BIT" for hierarchy "alu:alu_inst|alu_BIT:bit_op" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv Line: 32
Warning (10230): Verilog HDL assignment warning at alu_BIT.sv(7): truncated value with size 32 to match size of target (16) File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIT.sv Line: 7
Info (12128): Elaborating entity "alu_BIC" for hierarchy "alu:alu_inst|alu_BIC:bic_op" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv Line: 33
Warning (10230): Verilog HDL assignment warning at alu_BIC.sv(7): truncated value with size 32 to match size of target (16) File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIC.sv Line: 7
Info (12128): Elaborating entity "alu_BIS" for hierarchy "alu:alu_inst|alu_BIS:bis_op" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv Line: 34
Warning (10230): Verilog HDL assignment warning at alu_BIS.sv(7): truncated value with size 32 to match size of target (16) File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_BIS.sv Line: 7
Info (12128): Elaborating entity "alu_ADD" for hierarchy "alu:alu_inst|alu_ADD:add_op" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv Line: 36
Warning (10036): Verilog HDL or VHDL warning at alu_ADD.sv(12): object "carry_out" assigned a value but never read File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADD.sv Line: 12
Info (12128): Elaborating entity "alu_SUB" for hierarchy "alu:alu_inst|alu_SUB:sub_op" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv Line: 37
Warning (10036): Verilog HDL or VHDL warning at alu_SUB.sv(12): object "carry_out" assigned a value but never read File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUB.sv Line: 12
Info (12128): Elaborating entity "alu_ADDC" for hierarchy "alu:alu_inst|alu_ADDC:addc_op" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv Line: 38
Warning (10036): Verilog HDL or VHDL warning at alu_ADDC.sv(14): object "carry_out" assigned a value but never read File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_ADDC.sv Line: 14
Info (12128): Elaborating entity "alu_SUBC" for hierarchy "alu:alu_inst|alu_SUBC:subc_op" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv Line: 39
Warning (10036): Verilog HDL or VHDL warning at alu_SUBC.sv(14): object "carry_out" assigned a value but never read File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_SUBC.sv Line: 14
Info (12128): Elaborating entity "alu_DADD" for hierarchy "alu:alu_inst|alu_DADD:dadd_op" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu.sv Line: 40
Warning (10036): Verilog HDL or VHDL warning at alu_DADD.sv(48): object "carry_out" assigned a value but never read File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/alu_DADD.sv Line: 48
Info (12128): Elaborating entity "branch" for hierarchy "branch:branch_inst" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv Line: 249
Info (12128): Elaborating entity "update_psw" for hierarchy "update_psw:update_psw_inst" File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/XM23.sv Line: 264
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "carry_arr" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "overflow_arr" into its bus
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.10.27.16:51:37 Progress: Loading sld928a91a1/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "pipeline_registers:pipeline|enable_i_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 13
Info (12130): Elaborated megafunction instantiation "pipeline_registers:pipeline|altshift_taps:enable_i_rtl_0"
Info (12133): Instantiated megafunction "pipeline_registers:pipeline|altshift_taps:enable_i_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_96m.tdf
    Info (12023): Found entity 1: shift_taps_96m File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/shift_taps_96m.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tk31.tdf
    Info (12023): Found entity 1: altsyncram_tk31 File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/altsyncram_tk31.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/db/cmpr_ogc.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/output_files/XM23.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1385 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 1300 logic cells
    Info (21064): Implemented 77 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4905 megabytes
    Info: Processing ended: Sun Oct 27 16:51:47 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Vlad/Desktop/4thYearDal/SYP/XM23-CPU/FPGA/output_files/XM23.map.smsg.


