/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_0z ^ in_data[103]);
  reg [23:0] _01_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 24'h000000;
    else _01_ <= { in_data[86:64], celloutsig_0_4z };
  assign out_data[55:32] = _01_;
  assign celloutsig_1_1z = { in_data[170:158], celloutsig_1_0z } / { 1'h1, in_data[112:100] };
  assign celloutsig_1_18z = { celloutsig_1_8z[2:1], celloutsig_1_9z } / { 1'h1, celloutsig_1_1z[5], celloutsig_1_5z };
  assign celloutsig_1_4z = { in_data[165:161], celloutsig_1_3z } == in_data[117:112];
  assign celloutsig_1_9z = in_data[122:119] == in_data[120:117];
  assign celloutsig_1_6z = in_data[182:175] || { in_data[190:184], celloutsig_1_4z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } < { celloutsig_0_0z, 1'h0, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_10z } % { 1'h1, celloutsig_1_8z };
  assign celloutsig_0_0z = in_data[25:18] != in_data[40:33];
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } != celloutsig_1_1z[10:8];
  assign celloutsig_1_2z = | celloutsig_1_1z[2:0];
  assign celloutsig_0_2z = ^ in_data[61:52];
  assign celloutsig_0_4z = ~((celloutsig_0_3z & 1'h0) | (celloutsig_0_3z & 1'h0));
  assign celloutsig_0_6z = ~((in_data[87] & celloutsig_0_2z) | (celloutsig_0_0z & celloutsig_0_2z));
  assign celloutsig_1_0z = ~((in_data[157] & in_data[123]) | (in_data[138] & in_data[149]));
  assign celloutsig_1_5z = ~((celloutsig_1_1z[13] & celloutsig_1_2z) | (celloutsig_1_3z & celloutsig_1_1z[6]));
  assign { out_data[130:128], out_data[101:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z };
endmodule
