// Seed: 2868618346
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4 = (id_1), id_5;
  assign module_1.id_5 = 0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always_comb @(posedge 1) begin : LABEL_0
    wait (module_1[1]);
    id_5 <= 1;
    id_5 <= 0 !=? 1'h0;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3
  );
  wire id_6;
endmodule
