
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//server_013.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000000 cycles: 2764526 heartbeat IPC: 3.61726 cumulative IPC: 3.61726 (Simulation time: 0 hr 2 min 31 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5519826 heartbeat IPC: 3.62937 cumulative IPC: 3.6233 (Simulation time: 0 hr 5 min 7 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 8275800 heartbeat IPC: 3.62848 cumulative IPC: 3.62503 (Simulation time: 0 hr 7 min 41 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 11030302 heartbeat IPC: 3.63042 cumulative IPC: 3.62637 (Simulation time: 0 hr 10 min 11 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 13786223 heartbeat IPC: 3.62855 cumulative IPC: 3.62681 (Simulation time: 0 hr 12 min 38 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 13786224 (Simulation time: 0 hr 12 min 38 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 28360070 heartbeat IPC: 0.686161 cumulative IPC: 0.68616 (Simulation time: 0 hr 15 min 46 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 43129945 heartbeat IPC: 0.677054 cumulative IPC: 0.681577 (Simulation time: 0 hr 18 min 50 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 57373714 heartbeat IPC: 0.702061 cumulative IPC: 0.688271 (Simulation time: 0 hr 21 min 50 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 71749239 heartbeat IPC: 0.695627 cumulative IPC: 0.690095 (Simulation time: 0 hr 24 min 50 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 86114690 heartbeat IPC: 0.696114 cumulative IPC: 0.691291 (Simulation time: 0 hr 27 min 48 sec) 
Finished CPU 0 instructions: 50000000 cycles: 72328467 cumulative IPC: 0.691291 (Simulation time: 0 hr 27 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.691291 instructions: 50000000 cycles: 72328467

CPU 0 Average Load ROB stall cycles: 1.92879e+07
CPU 0 Fraction of times ROB stalled by Loads: 38.519
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.21205e+08
Issued all: 27715004
Issued LT all: 21582683
rob_not_full_when_issued_lt_all: 20288957
Issued LT one: 17211390
rob_not_full_when_issued_lt_one: 16085978
HPCA_2009 critical_dynamic_instances_0: 18170
HPCA_2009 unique_critical_ips_0: 7834
multiple_destinations_0: 0
load_to_same_dest_0: 0
low_issue_rate_0: 14414702
total_issue_rate_checked_count_0: 15616077
 Total stall cycles: 58954874
 Total load stall cycles: 130410961688595
Unique Load IPs: 32247
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 0
Total Freq all stalling IPs: 0
Critical_IP_Detector_Accuracy_70: 0
Critical_IP_Detector_Accuracy_80: 0
Critical_IP_Detector_Accuracy_90: 0
Critical_IP_Detector_Coverage_70: 0
Critical_IP_Detector_Coverage_80: 0
Critical_IP_Detector_Coverage_90: 0
stat_90_percent_critical_ip_stalls_freq: 32565
stat_90_percent_non_critical_ip_stalls_freq: 18446744073709519051
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 47.4855
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 9.70663e-12
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 1337651
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 749240
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 280160
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 98254
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 49010
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 28400
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 61662
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 26207
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 1311444
Critical_ROB_Stalls_Percent_0_Bucket_1: 6314
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 742926
Critical_ROB_Stalls_Percent_0_Bucket_2: 18
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 280142
Critical_ROB_Stalls_Percent_0_Bucket_3: 10
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 98244
Critical_ROB_Stalls_Percent_0_Bucket_4: 14
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 48996
Critical_ROB_Stalls_Percent_0_Bucket_5: 2
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 28398
Critical_ROB_Stalls_Percent_0_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 61662
Critical_ROB_Stalls_Percent_1_Bucket_0: 26207
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 1311444
Critical_ROB_Stalls_Percent_1_Bucket_1: 6314
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 742926
Critical_ROB_Stalls_Percent_1_Bucket_2: 18
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 280142
Critical_ROB_Stalls_Percent_1_Bucket_3: 10
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 98244
Critical_ROB_Stalls_Percent_1_Bucket_4: 14
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 48996
Critical_ROB_Stalls_Percent_1_Bucket_5: 2
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 28398
Critical_ROB_Stalls_Percent_1_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 61662
Critical_ROB_Stalls_Percent_2_Bucket_0: 26207
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 1311444
Critical_ROB_Stalls_Percent_2_Bucket_1: 6314
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 742926
Critical_ROB_Stalls_Percent_2_Bucket_2: 18
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 280142
Critical_ROB_Stalls_Percent_2_Bucket_3: 10
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 98244
Critical_ROB_Stalls_Percent_2_Bucket_4: 14
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 48996
Critical_ROB_Stalls_Percent_2_Bucket_5: 2
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 28398
Critical_ROB_Stalls_Percent_2_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 61662
Critical_ROB_Stalls_Percent_3_Bucket_0: 26207
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 1311444
Critical_ROB_Stalls_Percent_3_Bucket_1: 6314
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 742926
Critical_ROB_Stalls_Percent_3_Bucket_2: 18
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 280142
Critical_ROB_Stalls_Percent_3_Bucket_3: 10
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 98244
Critical_ROB_Stalls_Percent_3_Bucket_4: 14
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 48996
Critical_ROB_Stalls_Percent_3_Bucket_5: 2
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 28398
Critical_ROB_Stalls_Percent_3_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 61662
Critical_ROB_Stalls_Percent_4_Bucket_0: 26207
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 1311444
Critical_ROB_Stalls_Percent_4_Bucket_1: 6314
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 742926
Critical_ROB_Stalls_Percent_4_Bucket_2: 18
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 280142
Critical_ROB_Stalls_Percent_4_Bucket_3: 10
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 98244
Critical_ROB_Stalls_Percent_4_Bucket_4: 14
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 48996
Critical_ROB_Stalls_Percent_4_Bucket_5: 2
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 28398
Critical_ROB_Stalls_Percent_4_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 61662
Critical_ROB_Stalls_Percent_5_Bucket_0: 26207
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 1311444
Critical_ROB_Stalls_Percent_5_Bucket_1: 6314
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 742926
Critical_ROB_Stalls_Percent_5_Bucket_2: 18
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 280142
Critical_ROB_Stalls_Percent_5_Bucket_3: 10
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 98244
Critical_ROB_Stalls_Percent_5_Bucket_4: 14
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 48996
Critical_ROB_Stalls_Percent_5_Bucket_5: 2
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 28398
Critical_ROB_Stalls_Percent_5_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 61662
Critical_ROB_Stalls_Percent_6_Bucket_0: 26207
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 1311444
Critical_ROB_Stalls_Percent_6_Bucket_1: 6314
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 742926
Critical_ROB_Stalls_Percent_6_Bucket_2: 18
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 280142
Critical_ROB_Stalls_Percent_6_Bucket_3: 10
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 98244
Critical_ROB_Stalls_Percent_6_Bucket_4: 14
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 48996
Critical_ROB_Stalls_Percent_6_Bucket_5: 2
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 28398
Critical_ROB_Stalls_Percent_6_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 61662
Critical_ROB_Stalls_Percent_7_Bucket_0: 26207
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 1311444
Critical_ROB_Stalls_Percent_7_Bucket_1: 6314
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 742926
Critical_ROB_Stalls_Percent_7_Bucket_2: 18
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 280142
Critical_ROB_Stalls_Percent_7_Bucket_3: 10
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 98244
Critical_ROB_Stalls_Percent_7_Bucket_4: 14
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 48996
Critical_ROB_Stalls_Percent_7_Bucket_5: 2
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 28398
Critical_ROB_Stalls_Percent_7_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 61662
Critical_ROB_Stalls_Percent_8_Bucket_0: 26207
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 1311444
Critical_ROB_Stalls_Percent_8_Bucket_1: 6314
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 742926
Critical_ROB_Stalls_Percent_8_Bucket_2: 18
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 280142
Critical_ROB_Stalls_Percent_8_Bucket_3: 10
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 98244
Critical_ROB_Stalls_Percent_8_Bucket_4: 14
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 48996
Critical_ROB_Stalls_Percent_8_Bucket_5: 2
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 28398
Critical_ROB_Stalls_Percent_8_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 61662
Average ROB occupancy Load Stall Begin: 57.476
Average ROB occupancy Load Stall End: 69.3456
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 1631871
 ROB Load Stall End Bucket Count 0: 1337651
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 569677
 ROB Load Stall End Bucket Count 1: 749240
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 215019
 ROB Load Stall End Bucket Count 2: 280160
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 72459
 ROB Load Stall End Bucket Count 3: 98254
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 38037
 ROB Load Stall End Bucket Count 4: 49010
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 23948
 ROB Load Stall End Bucket Count 5: 28400
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 53366
 ROB Load Stall End Bucket Count 6: 61662
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
ITLB TOTAL     ACCESS:    8981291  HIT:    8726764  MISS:     254527  HIT %:     97.166  MISS %:    2.83397   MPKI: 5.09054
ITLB LOAD TRANSLATION ACCESS:    7644874  HIT:    7568745  MISS:      76129  HIT %:    99.0042  MISS %:   0.995818   MPKI: 1.52258
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:    1336417  HIT:    1158019  MISS:     178398  HIT %:     86.651  MISS %:     13.349   MPKI: 3.56796
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     142920  USELESS:      35487
ITLB USEFUL LOAD PREFETCHES:     142920 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:     142920 LATE PREFETCHES: 787 DROPPED PREFETCHES: 7489
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 162310 cycles
ITLB RQ	ACCESS:   12537391	FORWARD:          0	MERGED:    3516027	TO_CACHE:    9021364

DTLB TOTAL     ACCESS:    9352294  HIT:    8696362  MISS:     655932  HIT %:    92.9864  MISS %:    7.01359   MPKI: 13.1186
DTLB LOAD TRANSLATION ACCESS:    9352294  HIT:    8696362  MISS:     655932  HIT %:    92.9864  MISS %:    7.01359   MPKI: 13.1186
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 15.2438 cycles
DTLB RQ	ACCESS:   11867171	FORWARD:          0	MERGED:    2472861	TO_CACHE:    9394310

STLB TOTAL     ACCESS:     912353  HIT:     786915  MISS:     125438  HIT %:    86.2512  MISS %:    13.7488   MPKI: 2.50876
STLB LOAD TRANSLATION ACCESS:     731274  HIT:     634965  MISS:      96309  HIT %:      86.83  MISS %:      13.17   MPKI: 1.92618
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     181079  HIT:     151950  MISS:      29129  HIT %:    83.9137  MISS %:    16.0863   MPKI: 0.58258
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      15974  USELESS:      13170
STLB USEFUL LOAD PREFETCHES:      15974 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:      15974 LATE PREFETCHES: 7 DROPPED PREFETCHES: 7489
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 47.0562 cycles
STLB RQ	ACCESS:     920586	FORWARD:          0	MERGED:        736	TO_CACHE:     919850

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   11711101  HIT:   11063254  MISS:     647847  HIT %:    94.4681  MISS %:    5.53191   MPKI: 12.9569
L1D LOAD      ACCESS:    6762383  HIT:    6204040  MISS:     558343  HIT %:    91.7434  MISS %:     8.2566   MPKI: 11.1669
L1D RFO       ACCESS:    4946137  HIT:    4857580  MISS:      88557  HIT %:    98.2096  MISS %:    1.79043   MPKI: 1.77114
L1D PREFETCH  ACCESS:       2581  HIT:       1634  MISS:        947  HIT %:    63.3088  MISS %:    36.6912   MPKI: 0.01894
L1D PREFETCH  REQUESTED:       5277  ISSUED:       5277  USEFUL:        157  USELESS:        791
L1D USEFUL LOAD PREFETCHES:        157 PREFETCH ISSUED TO LOWER LEVEL:        957  ACCURACY: 16.4054
L1D TIMELY PREFETCHES:        157 LATE PREFETCHES: 9 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 957 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 865.237 cycles
L1D RQ	ACCESS:   10425051	FORWARD:          0	MERGED:    3534900	TO_CACHE:    6803022
L1D WQ	ACCESS:    5191026	FORWARD:      87132	MERGED:     126877	TO_CACHE:    5064149
L1D PQ	ACCESS:       2640	FORWARD:          0	MERGED:          0	TO_CACHE:       2637

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 5055
L1D ROI Sum of L1D PQ occupancy: 34093
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   12366438  HIT:   10254718  MISS:    2111720  HIT %:    82.9238  MISS %:    17.0762   MPKI: 42.2344
L1I LOAD      ACCESS:    9394377  HIT:    9118227  MISS:     276150  HIT %:    97.0605  MISS %:    2.93952   MPKI: 5.523
L1I PREFETCH  ACCESS:    2972061  HIT:    1136491  MISS:    1835570  HIT %:    38.2392  MISS %:    61.7608   MPKI: 36.7114
L1I PREFETCH  REQUESTED:    3215615  ISSUED:    3206868  USEFUL:    1218763  USELESS:     616838
L1I USEFUL LOAD PREFETCHES:    1218763 PREFETCH ISSUED TO LOWER LEVEL:    1871521  ACCURACY: 65.1215
L1I TIMELY PREFETCHES:    1218763 LATE PREFETCHES: 35951 DROPPED PREFETCHES: 26119
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 1871521 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 850218 cycles
L1I RQ	ACCESS:   13659672	FORWARD:          0	MERGED:    4237411	TO_CACHE:    9422261
L1I PQ	ACCESS:    3206868	FORWARD:          0	MERGED:      91738	TO_CACHE:    3115130

BTB TOTAL     ACCESS:    4435959  HIT:    3610046  MISS:     825913  HIT %:    81.3814  MISS %:    18.6186   MPKI: 16.5183
BTB BRANCH_DIRECT_JUMP	ACCESS:     463697  HIT:     397748  MISS:      65949
BTB BRANCH_INDIRECT	ACCESS:     146542  HIT:     112914  MISS:      33628
BTB BRANCH_CONDITIONAL	ACCESS:    2131257  HIT:    1856338  MISS:     274919
BTB BRANCH_DIRECT_CALL	ACCESS:     665004  HIT:     539799  MISS:     125205
BTB BRANCH_INDIRECT_CALL	ACCESS:     165150  HIT:     152297  MISS:      12853
BTB BRANCH_RETURN	ACCESS:     864309  HIT:     550950  MISS:     313359
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    3188209  HIT:    1945380  MISS:    1242829  HIT %:     61.018  MISS %:     38.982   MPKI: 24.8566
L2C LOAD      ACCESS:     798506  HIT:     370608  MISS:     427898  HIT %:    46.4127  MISS %:    53.5873   MPKI: 8.55796
L2C DATA LOAD MPKI: 6.58308
L2C INSTRUCTION LOAD MPKI: 1.97488
L2C RFO       ACCESS:      88550  HIT:      42181  MISS:      46369  HIT %:    47.6352  MISS %:    52.3648   MPKI: 0.92738
L2C PREFETCH  ACCESS:    1872470  HIT:    1192037  MISS:     680433  HIT %:    63.6612  MISS %:    36.3388   MPKI: 13.6087
L2C DATA PREFETCH MPKI: 0.01766
L2C INSTRUCTION PREFETCH MPKI: 13.591
L2C WRITEBACK ACCESS:     256110  HIT:     233955  MISS:      22155  HIT %:    91.3494  MISS %:    8.65058   MPKI: 0.4431
L2C LOAD TRANSLATION ACCESS:     126703  HIT:      72939  MISS:      53764  HIT %:    57.5669  MISS %:    42.4331   MPKI: 1.07528
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:      45870  HIT:      33660  MISS:      12210  HIT %:    73.3813  MISS %:    26.6187   MPKI: 0.2442
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      18706  USELESS:     674441
L2C USEFUL LOAD PREFETCHES:      18706 PREFETCH ISSUED TO LOWER LEVEL:     680434  ACCURACY: 2.74913
L2C TIMELY PREFETCHES:      18706 LATE PREFETCHES: 1 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 39.4805 cycles
L2C RQ	ACCESS:    1059662	FORWARD:          0	MERGED:          0	TO_CACHE:    1059629
L2C WQ	ACCESS:     256110	FORWARD:         33	MERGED:          0	TO_CACHE:     256110
L2C PQ	ACCESS:    1872478	FORWARD:          0	MERGED:          0	TO_CACHE:    1872478

L2C Instructions Evicting Data 249196
L2C Translations Evicting Data 21357
L2C Data Evicting Data 120612
L2C Instructions Evicting Instructions 486776
L2C Translations Evicting Instructions 41826
L2C Data Evicting Instructions 236138
L2C Instructions Evicting Translations 42322
L2C Translations Evicting Translations 2791
L2C Data Evicting Translations 19656
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:     132927  HIT:     132927  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      96302  HIT:      96302  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:      36625  HIT:      36625  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:     127642  HIT:     127280  MISS:        362  HIT %:    99.7164  MISS %:   0.283606   MPKI: 0.00724
PSCL4 LOAD TRANSLATION ACCESS:      92804  HIT:      92442  MISS:        362  HIT %:    99.6099  MISS %:   0.390069   MPKI: 0.00724
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:      34838  HIT:      34838  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:     130782  HIT:     129769  MISS:       1013  HIT %:    99.2254  MISS %:   0.774571   MPKI: 0.02026
PSCL3 LOAD TRANSLATION ACCESS:      95946  HIT:      94933  MISS:       1013  HIT %:    98.9442  MISS %:     1.0558   MPKI: 0.02026
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:      34836  HIT:      34836  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:     128908  HIT:      95765  MISS:      33143  HIT %:    74.2894  MISS %:    25.7106   MPKI: 0.66286
PSCL2 LOAD TRANSLATION ACCESS:     100095  HIT:      66952  MISS:      33143  HIT %:    66.8885  MISS %:    33.1115   MPKI: 0.66286
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:      28813  HIT:      28813  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    1351642  HIT:    1272860  MISS:      78782  HIT %:    94.1714  MISS %:    5.82861   MPKI: 1.57564
LLC LOAD      ACCESS:     427896  HIT:     368693  MISS:      59203  HIT %:    86.1642  MISS %:    13.8358   MPKI: 1.18406
LLC RFO       ACCESS:      46369  HIT:      33959  MISS:      12410  HIT %:    73.2364  MISS %:    26.7636   MPKI: 0.2482
LLC PREFETCH  ACCESS:     680434  HIT:     675316  MISS:       5118  HIT %:    99.2478  MISS %:   0.752167   MPKI: 0.10236
LLC WRITEBACK ACCESS:     130969  HIT:     130392  MISS:        577  HIT %:    99.5594  MISS %:   0.440562   MPKI: 0.01154
LLC LOAD TRANSLATION ACCESS:      53764  HIT:      52357  MISS:       1407  HIT %:     97.383  MISS %:    2.61699   MPKI: 0.02814
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:      12210  HIT:      12143  MISS:         67  HIT %:    99.4513  MISS %:   0.548731   MPKI: 0.00134
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        416  USELESS:       4752
LLC USEFUL LOAD PREFETCHES:        416 PREFETCH ISSUED TO LOWER LEVEL:       5118  ACCURACY: 8.12818
LLC TIMELY PREFETCHES:        416 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 157.034 cycles
LLC RQ	ACCESS:     540240	FORWARD:          0	MERGED:          0	TO_CACHE:     540239
LLC WQ	ACCESS:     130969	FORWARD:          1	MERGED:          0	TO_CACHE:     130969
LLC PQ	ACCESS:     680434	FORWARD:          0	MERGED:          0	TO_CACHE:     680434

LLC Dense regions hint to LLC: 0

RAW hits: 1033811
Loads Generated: 11458862
Loads sent to L1D: 10425051
Stores Generated: 5191012
Stores sent to L1D: 5191026
Major fault: 0 Minor fault: 6553
Allocated PAGES: 6553
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats

stream: 
stream:times selected: 6017
stream:pref_filled: 1805
stream:pref_useful: 340
stream:pref_late: 27
stream:misses: 96
stream:misses_by_poll: 0

CS: 
CS:times selected: 101
CS:pref_filled: 9
CS:pref_useful: 6
CS:pref_late: 0
CS:misses: 0
CS:misses_by_poll: 0

CPLX: 
CPLX:times selected: 5304
CPLX:pref_filled: 520
CPLX:pref_useful: 82
CPLX:pref_late: 18
CPLX:misses: 215
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 69
NL:pref_filled: 50
NL:pref_useful: 7
NL:pref_late: 0
NL:misses: 3
NL:misses_by_poll: 0

total selections: 11491
total_filled: 947
total_useful: 157
total_late: 45
total_polluted: 0
total_misses_after_warmup: 14409
conflicts: 47573
Degree Incremented Times: 0
Degree Decremented Times: 3314

L1 IP Table Write Accesses: 59915
L1 IP Table Read Accesses: 12342
L1 RST Write Accesses: 4144
L1 RST Read Accesses: 8288
L1 CSPT Write Accesses: 4144
L1 CSPT Read Accesses: 8285
L1 RR Filter Tag Write Accesses: 2640
L1 RR Filter Tag Read Accesses: 176329
L1 IP Table Tag Write Accesses: 109693
L1 IP Table Tag Read Accesses: 109693
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 32031
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 6784
test: 1709

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      11201  ROW_BUFFER_MISS:      67004
 DBUS_CONGESTED:         42
 WQ ROW_BUFFER_HIT:      11388  ROW_BUFFER_MISS:      46504  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 58197803
0banks busy for write cycles: 26759
1banks busy for read cycles: 6426639
1banks busy for write cycles: 3699481
2banks busy for read cycles: 1314989
2banks busy for write cycles: 1197675
3banks busy for read cycles: 250465
3banks busy for write cycles: 435658
4banks busy for read cycles: 83076
4banks busy for write cycles: 211821
5banks busy for read cycles: 34562
5banks busy for write cycles: 130985
6banks busy for read cycles: 23319
6banks busy for write cycles: 85610
7banks busy for read cycles: 11805
7banks busy for write cycles: 83227
8banks busy for read cycles: 9418
8banks busy for write cycles: 105176

CPU 0 Branch Prediction Accuracy: 99.4114% MPKI: 1.0933 Average ROB Occupancy at Mispredict: 61.4932
Branch types
NOT_BRANCH: 40713098 81.4262%
BRANCH_DIRECT_JUMP: 463697 0.927394%
BRANCH_INDIRECT: 146542 0.293084%
BRANCH_CONDITIONAL: 6981929 13.9639%
BRANCH_DIRECT_CALL: 665004 1.33001%
BRANCH_INDIRECT_CALL: 165150 0.3303%
BRANCH_RETURN: 864309 1.72862%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 6553
