Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep  5 14:49:52 2023
| Host         : LAPTOP-BEASOA6F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MiniMIPS32_Lite_FullSyS_timing_summary_routed.rpt -pb MiniMIPS32_Lite_FullSyS_timing_summary_routed.pb -rpx MiniMIPS32_Lite_FullSyS_timing_summary_routed.rpx -warn_on_violation
| Design       : MiniMIPS32_Lite_FullSyS
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.901        0.000                      0                  318        0.161        0.000                      0                  318       15.000        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
sys_clk_25M          {0.000 20.000}     40.000          25.000          
  clk_out_clk_sync   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_sync  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_25M                                                                                                                                                           15.000        0.000                       0                     1  
  clk_out_clk_sync        35.901        0.000                      0                  244        0.161        0.000                      0                  244       19.500        0.000                       0                   184  
  clkfbout_clk_sync                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out_clk_sync   clk_out_clk_sync        36.241        0.000                      0                   74        0.622        0.000                      0                   74  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_25M
  To Clock:  sys_clk_25M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_25M
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk_25M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_sync0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_sync0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  clk_sync0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  clk_sync0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  clk_sync0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y1  clk_sync0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_sync
  To Clock:  clk_out_clk_sync

Setup :            0  Failing Endpoints,  Worst Slack       35.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.901ns  (required time - arrival time)
  Source:                 ext_uart_r/tickgen/Acc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_r/RxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.938ns (25.610%)  route 2.725ns (74.390%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.613    -0.857    ext_uart_r/tickgen/CLK
    SLICE_X4Y66          FDRE                                         r  ext_uart_r/tickgen/Acc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  ext_uart_r/tickgen/Acc_reg[20]/Q
                         net (fo=11, routed)          1.236     0.835    ext_uart_r/tickgen/OversamplingTick
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.150     0.985 r  ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4/O
                         net (fo=3, routed)           0.876     1.861    ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.332     2.193 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.612     2.805    ext_uart_r/RxD_data0
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.493    38.538    ext_uart_r/CLK
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[0]/C
                         clock pessimism              0.577    39.115    
                         clock uncertainty           -0.204    38.911    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.205    38.706    ext_uart_r/RxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.901    

Slack (MET) :             35.901ns  (required time - arrival time)
  Source:                 ext_uart_r/tickgen/Acc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_r/RxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.938ns (25.610%)  route 2.725ns (74.390%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.613    -0.857    ext_uart_r/tickgen/CLK
    SLICE_X4Y66          FDRE                                         r  ext_uart_r/tickgen/Acc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  ext_uart_r/tickgen/Acc_reg[20]/Q
                         net (fo=11, routed)          1.236     0.835    ext_uart_r/tickgen/OversamplingTick
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.150     0.985 r  ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4/O
                         net (fo=3, routed)           0.876     1.861    ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.332     2.193 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.612     2.805    ext_uart_r/RxD_data0
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.493    38.538    ext_uart_r/CLK
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[1]/C
                         clock pessimism              0.577    39.115    
                         clock uncertainty           -0.204    38.911    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.205    38.706    ext_uart_r/RxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.901    

Slack (MET) :             35.901ns  (required time - arrival time)
  Source:                 ext_uart_r/tickgen/Acc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_r/RxD_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.938ns (25.610%)  route 2.725ns (74.390%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.613    -0.857    ext_uart_r/tickgen/CLK
    SLICE_X4Y66          FDRE                                         r  ext_uart_r/tickgen/Acc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  ext_uart_r/tickgen/Acc_reg[20]/Q
                         net (fo=11, routed)          1.236     0.835    ext_uart_r/tickgen/OversamplingTick
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.150     0.985 r  ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4/O
                         net (fo=3, routed)           0.876     1.861    ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.332     2.193 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.612     2.805    ext_uart_r/RxD_data0
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.493    38.538    ext_uart_r/CLK
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[2]/C
                         clock pessimism              0.577    39.115    
                         clock uncertainty           -0.204    38.911    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.205    38.706    ext_uart_r/RxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.901    

Slack (MET) :             35.901ns  (required time - arrival time)
  Source:                 ext_uart_r/tickgen/Acc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_r/RxD_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.938ns (25.610%)  route 2.725ns (74.390%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.613    -0.857    ext_uart_r/tickgen/CLK
    SLICE_X4Y66          FDRE                                         r  ext_uart_r/tickgen/Acc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  ext_uart_r/tickgen/Acc_reg[20]/Q
                         net (fo=11, routed)          1.236     0.835    ext_uart_r/tickgen/OversamplingTick
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.150     0.985 r  ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4/O
                         net (fo=3, routed)           0.876     1.861    ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.332     2.193 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.612     2.805    ext_uart_r/RxD_data0
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.493    38.538    ext_uart_r/CLK
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[3]/C
                         clock pessimism              0.577    39.115    
                         clock uncertainty           -0.204    38.911    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.205    38.706    ext_uart_r/RxD_data_reg[3]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.901    

Slack (MET) :             35.901ns  (required time - arrival time)
  Source:                 ext_uart_r/tickgen/Acc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_r/RxD_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.938ns (25.610%)  route 2.725ns (74.390%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.613    -0.857    ext_uart_r/tickgen/CLK
    SLICE_X4Y66          FDRE                                         r  ext_uart_r/tickgen/Acc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  ext_uart_r/tickgen/Acc_reg[20]/Q
                         net (fo=11, routed)          1.236     0.835    ext_uart_r/tickgen/OversamplingTick
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.150     0.985 r  ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4/O
                         net (fo=3, routed)           0.876     1.861    ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.332     2.193 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.612     2.805    ext_uart_r/RxD_data0
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.493    38.538    ext_uart_r/CLK
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[4]/C
                         clock pessimism              0.577    39.115    
                         clock uncertainty           -0.204    38.911    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.205    38.706    ext_uart_r/RxD_data_reg[4]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.901    

Slack (MET) :             35.901ns  (required time - arrival time)
  Source:                 ext_uart_r/tickgen/Acc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_r/RxD_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.938ns (25.610%)  route 2.725ns (74.390%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.613    -0.857    ext_uart_r/tickgen/CLK
    SLICE_X4Y66          FDRE                                         r  ext_uart_r/tickgen/Acc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  ext_uart_r/tickgen/Acc_reg[20]/Q
                         net (fo=11, routed)          1.236     0.835    ext_uart_r/tickgen/OversamplingTick
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.150     0.985 r  ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4/O
                         net (fo=3, routed)           0.876     1.861    ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.332     2.193 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.612     2.805    ext_uart_r/RxD_data0
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.493    38.538    ext_uart_r/CLK
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[5]/C
                         clock pessimism              0.577    39.115    
                         clock uncertainty           -0.204    38.911    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.205    38.706    ext_uart_r/RxD_data_reg[5]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.901    

Slack (MET) :             35.901ns  (required time - arrival time)
  Source:                 ext_uart_r/tickgen/Acc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_r/RxD_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.938ns (25.610%)  route 2.725ns (74.390%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.613    -0.857    ext_uart_r/tickgen/CLK
    SLICE_X4Y66          FDRE                                         r  ext_uart_r/tickgen/Acc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  ext_uart_r/tickgen/Acc_reg[20]/Q
                         net (fo=11, routed)          1.236     0.835    ext_uart_r/tickgen/OversamplingTick
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.150     0.985 r  ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4/O
                         net (fo=3, routed)           0.876     1.861    ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.332     2.193 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.612     2.805    ext_uart_r/RxD_data0
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.493    38.538    ext_uart_r/CLK
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[6]/C
                         clock pessimism              0.577    39.115    
                         clock uncertainty           -0.204    38.911    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.205    38.706    ext_uart_r/RxD_data_reg[6]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.901    

Slack (MET) :             35.901ns  (required time - arrival time)
  Source:                 ext_uart_r/tickgen/Acc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_r/RxD_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.938ns (25.610%)  route 2.725ns (74.390%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 38.538 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.613    -0.857    ext_uart_r/tickgen/CLK
    SLICE_X4Y66          FDRE                                         r  ext_uart_r/tickgen/Acc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  ext_uart_r/tickgen/Acc_reg[20]/Q
                         net (fo=11, routed)          1.236     0.835    ext_uart_r/tickgen/OversamplingTick
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.150     0.985 r  ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4/O
                         net (fo=3, routed)           0.876     1.861    ext_uart_r/tickgen/FSM_onehot_RxD_state[10]_i_4_n_0
    SLICE_X5Y72          LUT4 (Prop_lut4_I0_O)        0.332     2.193 r  ext_uart_r/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.612     2.805    ext_uart_r/RxD_data0
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.493    38.538    ext_uart_r/CLK
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[7]/C
                         clock pessimism              0.577    39.115    
                         clock uncertainty           -0.204    38.911    
    SLICE_X5Y70          FDRE (Setup_fdre_C_CE)      -0.205    38.706    ext_uart_r/RxD_data_reg[7]
  -------------------------------------------------------------------
                         required time                         38.706    
                         arrival time                          -2.805    
  -------------------------------------------------------------------
                         slack                                 35.901    

Slack (MET) :             36.044ns  (required time - arrival time)
  Source:                 ext_uart_t/FSM_onehot_TxD_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_t/FSM_onehot_TxD_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.966ns (27.233%)  route 2.581ns (72.767%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 38.537 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.607    -0.863    ext_uart_t/clk_out
    SLICE_X7Y71          FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.444 r  ext_uart_t/FSM_onehot_TxD_state_reg[7]/Q
                         net (fo=2, routed)           1.093     0.648    ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[7]
    SLICE_X7Y71          LUT4 (Prop_lut4_I0_O)        0.299     0.947 r  ext_uart_t/txd_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.433     1.380    ext_uart_t/txd_OBUF_inst_i_3_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I4_O)        0.124     1.504 r  ext_uart_t/txd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.677     2.181    ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I4_O)        0.124     2.305 r  ext_uart_t/tickgen/FSM_onehot_TxD_state[10]_i_1/O
                         net (fo=11, routed)          0.379     2.684    ext_uart_t/tickgen_n_0
    SLICE_X7Y71          FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.492    38.537    ext_uart_t/clk_out
    SLICE_X7Y71          FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[3]/C
                         clock pessimism              0.600    39.137    
                         clock uncertainty           -0.204    38.933    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    38.728    ext_uart_t/FSM_onehot_TxD_state_reg[3]
  -------------------------------------------------------------------
                         required time                         38.728    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                 36.044    

Slack (MET) :             36.044ns  (required time - arrival time)
  Source:                 ext_uart_t/FSM_onehot_TxD_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_t/FSM_onehot_TxD_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.966ns (27.233%)  route 2.581ns (72.767%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 38.537 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.607    -0.863    ext_uart_t/clk_out
    SLICE_X7Y71          FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.444 r  ext_uart_t/FSM_onehot_TxD_state_reg[7]/Q
                         net (fo=2, routed)           1.093     0.648    ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[7]
    SLICE_X7Y71          LUT4 (Prop_lut4_I0_O)        0.299     0.947 r  ext_uart_t/txd_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.433     1.380    ext_uart_t/txd_OBUF_inst_i_3_n_0
    SLICE_X7Y71          LUT5 (Prop_lut5_I4_O)        0.124     1.504 r  ext_uart_t/txd_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.677     2.181    ext_uart_t/tickgen/FSM_onehot_TxD_state_reg[0]
    SLICE_X6Y71          LUT6 (Prop_lut6_I4_O)        0.124     2.305 r  ext_uart_t/tickgen/FSM_onehot_TxD_state[10]_i_1/O
                         net (fo=11, routed)          0.379     2.684    ext_uart_t/tickgen_n_0
    SLICE_X7Y71          FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.492    38.537    ext_uart_t/clk_out
    SLICE_X7Y71          FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[4]/C
                         clock pessimism              0.600    39.137    
                         clock uncertainty           -0.204    38.933    
    SLICE_X7Y71          FDRE (Setup_fdre_C_CE)      -0.205    38.728    ext_uart_t/FSM_onehot_TxD_state_reg[4]
  -------------------------------------------------------------------
                         required time                         38.728    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                 36.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 btn_num_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U1/x7seg_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.582    -0.569    clk_out
    SLICE_X0Y70          FDCE                                         r  btn_num_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  btn_num_buffer_reg[0]/Q
                         net (fo=1, routed)           0.103    -0.325    segL/U1/x7seg_data_reg[3]_1[0]
    SLICE_X3Y71          FDCE                                         r  segL/U1/x7seg_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.850    -0.809    segL/U1/clk_out
    SLICE_X3Y71          FDCE                                         r  segL/U1/x7seg_data_reg[0]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X3Y71          FDCE (Hold_fdce_C_D)         0.070    -0.486    segL/U1/x7seg_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ext_uart_t/TxD_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.580    -0.571    ext_uart_t/clk_out
    SLICE_X6Y70          FDRE                                         r  ext_uart_t/TxD_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  ext_uart_t/TxD_shift_reg[4]/Q
                         net (fo=1, routed)           0.059    -0.363    ext_uart_t/TxD_shift_reg_n_0_[4]
    SLICE_X6Y70          LUT4 (Prop_lut4_I0_O)        0.098    -0.265 r  ext_uart_t/TxD_shift[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    ext_uart_t/TxD_shift[3]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  ext_uart_t/TxD_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.849    -0.810    ext_uart_t/clk_out
    SLICE_X6Y70          FDRE                                         r  ext_uart_t/TxD_shift_reg[3]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X6Y70          FDRE (Hold_fdre_C_D)         0.120    -0.451    ext_uart_t/TxD_shift_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_r/FSM_onehot_RxD_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.579    -0.572    ext_uart_r/CLK
    SLICE_X4Y72          FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ext_uart_r/FSM_onehot_RxD_state_reg[10]/Q
                         net (fo=3, routed)           0.109    -0.322    ext_uart_r/tickgen/Q[4]
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.045    -0.277 r  ext_uart_r/tickgen/FSM_onehot_RxD_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    ext_uart_r/tickgen_n_6
    SLICE_X5Y72          FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.847    -0.812    ext_uart_r/CLK
    SLICE_X5Y72          FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.091    -0.468    ext_uart_r/FSM_onehot_RxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ext_uart_t/FSM_onehot_TxD_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_t/FSM_onehot_TxD_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.579    -0.572    ext_uart_t/clk_out
    SLICE_X6Y71          FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.148    -0.424 r  ext_uart_t/FSM_onehot_TxD_state_reg[10]/Q
                         net (fo=2, routed)           0.074    -0.350    ext_uart_t/tickgen/Q[3]
    SLICE_X6Y71          LUT3 (Prop_lut3_I2_O)        0.098    -0.252 r  ext_uart_t/tickgen/FSM_onehot_TxD_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    ext_uart_t/tickgen_n_3
    SLICE_X6Y71          FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.848    -0.811    ext_uart_t/clk_out
    SLICE_X6Y71          FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.120    -0.452    ext_uart_t/FSM_onehot_TxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_r/OversamplingCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.123%)  route 0.155ns (44.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.579    -0.572    ext_uart_r/CLK
    SLICE_X5Y72          FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  ext_uart_r/FSM_onehot_RxD_state_reg[0]/Q
                         net (fo=5, routed)           0.155    -0.276    ext_uart_r/OversamplingCnt0
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.049    -0.227 r  ext_uart_r/OversamplingCnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    ext_uart_r/OversamplingCnt[2]_i_1_n_0
    SLICE_X6Y72          FDRE                                         r  ext_uart_r/OversamplingCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.847    -0.812    ext_uart_r/CLK
    SLICE_X6Y72          FDRE                                         r  ext_uart_r/OversamplingCnt_reg[2]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X6Y72          FDRE (Hold_fdre_C_D)         0.131    -0.428    ext_uart_r/OversamplingCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_r/OversamplingCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.596%)  route 0.155ns (45.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.579    -0.572    ext_uart_r/CLK
    SLICE_X5Y72          FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  ext_uart_r/FSM_onehot_RxD_state_reg[0]/Q
                         net (fo=5, routed)           0.155    -0.276    ext_uart_r/OversamplingCnt0
    SLICE_X6Y72          LUT4 (Prop_lut4_I2_O)        0.045    -0.231 r  ext_uart_r/OversamplingCnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    ext_uart_r/OversamplingCnt[1]_i_1_n_0
    SLICE_X6Y72          FDRE                                         r  ext_uart_r/OversamplingCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.847    -0.812    ext_uart_r/CLK
    SLICE_X6Y72          FDRE                                         r  ext_uart_r/OversamplingCnt_reg[1]/C
                         clock pessimism              0.253    -0.559    
    SLICE_X6Y72          FDRE (Hold_fdre_C_D)         0.121    -0.438    ext_uart_r/OversamplingCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 btn_num_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U1/x7seg_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.202%)  route 0.104ns (44.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.582    -0.569    clk_out
    SLICE_X0Y70          FDCE                                         r  btn_num_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.128    -0.441 r  btn_num_buffer_reg[1]/Q
                         net (fo=1, routed)           0.104    -0.337    segL/U1/x7seg_data_reg[3]_1[1]
    SLICE_X3Y71          FDCE                                         r  segL/U1/x7seg_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.850    -0.809    segL/U1/clk_out
    SLICE_X3Y71          FDCE                                         r  segL/U1/x7seg_data_reg[1]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X3Y71          FDCE (Hold_fdce_C_D)         0.012    -0.544    segL/U1/x7seg_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.415%)  route 0.128ns (47.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.580    -0.571    clk_out
    SLICE_X4Y70          FDRE                                         r  ext_uart_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ext_uart_buffer_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.301    ext_uart_buffer[0]
    SLICE_X4Y69          FDRE                                         r  ext_uart_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.850    -0.809    clk_out
    SLICE_X4Y69          FDRE                                         r  ext_uart_tx_reg[0]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X4Y69          FDRE (Hold_fdre_C_D)         0.046    -0.510    ext_uart_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.833%)  route 0.131ns (48.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.580    -0.571    ext_uart_r/CLK
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ext_uart_r/RxD_data_reg[3]/Q
                         net (fo=2, routed)           0.131    -0.298    RxD_data[3]
    SLICE_X4Y70          FDRE                                         r  ext_uart_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.849    -0.810    clk_out
    SLICE_X4Y70          FDRE                                         r  ext_uart_buffer_reg[3]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.047    -0.511    ext_uart_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ext_uart_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_sync
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.146%)  route 0.122ns (48.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.580    -0.571    ext_uart_r/CLK
    SLICE_X5Y70          FDRE                                         r  ext_uart_r/RxD_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  ext_uart_r/RxD_data_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.320    RxD_data[6]
    SLICE_X4Y70          FDRE                                         r  ext_uart_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.849    -0.810    clk_out
    SLICE_X4Y70          FDRE                                         r  ext_uart_buffer_reg[6]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.023    -0.535    ext_uart_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_sync
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_sync0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_sync0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y70      btn_num_buffer_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y70      btn_num_buffer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y69      btn_num_buffer_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y69      btn_num_buffer_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y69      dip_sw_bits_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y65      dip_sw_bits_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y69      dip_sw_bits_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y69      dip_sw_bits_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      btn_num_buffer_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      btn_num_buffer_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      dip_sw_bits_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y65      dip_sw_bits_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      dip_sw_bits_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      dip_sw_bits_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      dip_sw_bits_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      dip_sw_bits_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      dip_sw_bits_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y65      dip_sw_bits_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y70      btn_num_buffer_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y70      btn_num_buffer_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      btn_num_buffer_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      btn_num_buffer_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      dip_sw_bits_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      dip_sw_bits_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      dip_sw_bits_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      dip_sw_bits_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      dip_sw_bits_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y69      dip_sw_bits_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_sync
  To Clock:  clkfbout_clk_sync

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_sync
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_sync0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_sync0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_sync0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_sync0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_sync0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_sync0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_clk_sync
  To Clock:  clk_out_clk_sync

Setup :            0  Failing Endpoints,  Worst Slack       36.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.241ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segH/U0/r_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.642ns (20.044%)  route 2.561ns (79.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.621    -0.849    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.331 r  rst_n_reg/Q
                         net (fo=1, routed)           0.519     0.188    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.124     0.312 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          2.042     2.354    segH/U0/rst_n_reg
    SLICE_X2Y70          FDCE                                         f  segH/U0/r_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.495    38.540    segH/U0/clk_out
    SLICE_X2Y70          FDCE                                         r  segH/U0/r_cnt_reg[16]/C
                         clock pessimism              0.578    39.118    
                         clock uncertainty           -0.204    38.914    
    SLICE_X2Y70          FDCE (Recov_fdce_C_CLR)     -0.319    38.595    segH/U0/r_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                          -2.354    
  -------------------------------------------------------------------
                         slack                                 36.241    

Slack (MET) :             36.241ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segH/U0/r_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.642ns (20.044%)  route 2.561ns (79.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.621    -0.849    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.331 r  rst_n_reg/Q
                         net (fo=1, routed)           0.519     0.188    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.124     0.312 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          2.042     2.354    segH/U0/rst_n_reg
    SLICE_X2Y70          FDCE                                         f  segH/U0/r_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.495    38.540    segH/U0/clk_out
    SLICE_X2Y70          FDCE                                         r  segH/U0/r_cnt_reg[17]/C
                         clock pessimism              0.578    39.118    
                         clock uncertainty           -0.204    38.914    
    SLICE_X2Y70          FDCE (Recov_fdce_C_CLR)     -0.319    38.595    segH/U0/r_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                          -2.354    
  -------------------------------------------------------------------
                         slack                                 36.241    

Slack (MET) :             36.241ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segH/U0/r_cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.642ns (20.044%)  route 2.561ns (79.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.621    -0.849    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.331 r  rst_n_reg/Q
                         net (fo=1, routed)           0.519     0.188    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.124     0.312 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          2.042     2.354    segH/U0/rst_n_reg
    SLICE_X2Y70          FDCE                                         f  segH/U0/r_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.495    38.540    segH/U0/clk_out
    SLICE_X2Y70          FDCE                                         r  segH/U0/r_cnt_reg[19]/C
                         clock pessimism              0.578    39.118    
                         clock uncertainty           -0.204    38.914    
    SLICE_X2Y70          FDCE (Recov_fdce_C_CLR)     -0.319    38.595    segH/U0/r_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         38.595    
                         arrival time                          -2.354    
  -------------------------------------------------------------------
                         slack                                 36.241    

Slack (MET) :             36.385ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segH/U0/r_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.642ns (20.981%)  route 2.418ns (79.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.621    -0.849    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.331 r  rst_n_reg/Q
                         net (fo=1, routed)           0.519     0.188    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.124     0.312 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          1.899     2.211    segH/U0/rst_n_reg
    SLICE_X2Y68          FDCE                                         f  segH/U0/r_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.496    38.541    segH/U0/clk_out
    SLICE_X2Y68          FDCE                                         r  segH/U0/r_cnt_reg[10]/C
                         clock pessimism              0.578    39.119    
                         clock uncertainty           -0.204    38.915    
    SLICE_X2Y68          FDCE (Recov_fdce_C_CLR)     -0.319    38.596    segH/U0/r_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -2.211    
  -------------------------------------------------------------------
                         slack                                 36.385    

Slack (MET) :             36.385ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segH/U0/r_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.642ns (20.981%)  route 2.418ns (79.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.621    -0.849    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.331 r  rst_n_reg/Q
                         net (fo=1, routed)           0.519     0.188    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.124     0.312 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          1.899     2.211    segH/U0/rst_n_reg
    SLICE_X2Y68          FDCE                                         f  segH/U0/r_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.496    38.541    segH/U0/clk_out
    SLICE_X2Y68          FDCE                                         r  segH/U0/r_cnt_reg[11]/C
                         clock pessimism              0.578    39.119    
                         clock uncertainty           -0.204    38.915    
    SLICE_X2Y68          FDCE (Recov_fdce_C_CLR)     -0.319    38.596    segH/U0/r_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -2.211    
  -------------------------------------------------------------------
                         slack                                 36.385    

Slack (MET) :             36.385ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segH/U0/r_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.642ns (20.981%)  route 2.418ns (79.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.621    -0.849    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.331 r  rst_n_reg/Q
                         net (fo=1, routed)           0.519     0.188    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.124     0.312 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          1.899     2.211    segH/U0/rst_n_reg
    SLICE_X2Y68          FDCE                                         f  segH/U0/r_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.496    38.541    segH/U0/clk_out
    SLICE_X2Y68          FDCE                                         r  segH/U0/r_cnt_reg[9]/C
                         clock pessimism              0.578    39.119    
                         clock uncertainty           -0.204    38.915    
    SLICE_X2Y68          FDCE (Recov_fdce_C_CLR)     -0.319    38.596    segH/U0/r_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -2.211    
  -------------------------------------------------------------------
                         slack                                 36.385    

Slack (MET) :             36.427ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segH/U1/x7seg_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.642ns (22.034%)  route 2.272ns (77.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 38.537 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.621    -0.849    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.331 r  rst_n_reg/Q
                         net (fo=1, routed)           0.519     0.188    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.124     0.312 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          1.753     2.064    segH/U1/r_cnt_reg[1]_0
    SLICE_X4Y71          FDCE                                         f  segH/U1/x7seg_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.492    38.537    segH/U1/clk_out
    SLICE_X4Y71          FDCE                                         r  segH/U1/x7seg_data_reg[1]/C
                         clock pessimism              0.564    39.101    
                         clock uncertainty           -0.204    38.897    
    SLICE_X4Y71          FDCE (Recov_fdce_C_CLR)     -0.405    38.492    segH/U1/x7seg_data_reg[1]
  -------------------------------------------------------------------
                         required time                         38.492    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 36.427    

Slack (MET) :             36.427ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segH/U1/x7seg_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.642ns (22.034%)  route 2.272ns (77.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 38.537 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.621    -0.849    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.331 r  rst_n_reg/Q
                         net (fo=1, routed)           0.519     0.188    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.124     0.312 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          1.753     2.064    segH/U1/r_cnt_reg[1]_0
    SLICE_X4Y71          FDCE                                         f  segH/U1/x7seg_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.492    38.537    segH/U1/clk_out
    SLICE_X4Y71          FDCE                                         r  segH/U1/x7seg_data_reg[3]/C
                         clock pessimism              0.564    39.101    
                         clock uncertainty           -0.204    38.897    
    SLICE_X4Y71          FDCE (Recov_fdce_C_CLR)     -0.405    38.492    segH/U1/x7seg_data_reg[3]
  -------------------------------------------------------------------
                         required time                         38.492    
                         arrival time                          -2.064    
  -------------------------------------------------------------------
                         slack                                 36.427    

Slack (MET) :             36.458ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U1/x7seg_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.642ns (22.139%)  route 2.258ns (77.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.621    -0.849    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.331 r  rst_n_reg/Q
                         net (fo=1, routed)           0.519     0.188    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.124     0.312 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          1.739     2.050    segL/U1/r_cnt_reg[1]_1
    SLICE_X3Y69          FDCE                                         f  segL/U1/x7seg_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.495    38.540    segL/U1/clk_out
    SLICE_X3Y69          FDCE                                         r  segL/U1/x7seg_data_reg[2]/C
                         clock pessimism              0.578    39.118    
                         clock uncertainty           -0.204    38.914    
    SLICE_X3Y69          FDCE (Recov_fdce_C_CLR)     -0.405    38.509    segL/U1/x7seg_data_reg[2]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                 36.458    

Slack (MET) :             36.458ns  (required time - arrival time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U1/x7seg_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_sync rise@40.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.642ns (22.139%)  route 2.258ns (77.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 38.540 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.401ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.719    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.228 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.566    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.470 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.621    -0.849    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518    -0.331 r  rst_n_reg/Q
                         net (fo=1, routed)           0.519     0.188    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.124     0.312 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          1.739     2.050    segL/U1/r_cnt_reg[1]_1
    SLICE_X3Y69          FDCE                                         f  segL/U1/x7seg_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000    40.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.577    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.373 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.954    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.045 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         1.495    38.540    segL/U1/clk_out
    SLICE_X3Y69          FDCE                                         r  segL/U1/x7seg_data_reg[3]/C
                         clock pessimism              0.578    39.118    
                         clock uncertainty           -0.204    38.914    
    SLICE_X3Y69          FDCE (Recov_fdce_C_CLR)     -0.405    38.509    segL/U1/x7seg_data_reg[3]
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                 36.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U0/r_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.392%)  route 0.335ns (61.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.562    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  rst_n_reg/Q
                         net (fo=1, routed)           0.163    -0.234    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          0.172    -0.017    segL/U0/r_cnt_reg[19]_0
    SLICE_X1Y62          FDCE                                         f  segL/U0/r_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.801    segL/U0/clk_out
    SLICE_X1Y62          FDCE                                         r  segL/U0/r_cnt_reg[2]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X1Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    segL/U0/r_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U0/r_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.392%)  route 0.335ns (61.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.562    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  rst_n_reg/Q
                         net (fo=1, routed)           0.163    -0.234    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          0.172    -0.017    segL/U0/r_cnt_reg[19]_0
    SLICE_X1Y62          FDCE                                         f  segL/U0/r_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.858    -0.801    segL/U0/clk_out
    SLICE_X1Y62          FDCE                                         r  segL/U0/r_cnt_reg[7]/C
                         clock pessimism              0.253    -0.548    
    SLICE_X1Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.640    segL/U0/r_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U0/r_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.209ns (35.806%)  route 0.375ns (64.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.562    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  rst_n_reg/Q
                         net (fo=1, routed)           0.163    -0.234    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          0.212     0.022    segL/U0/r_cnt_reg[19]_0
    SLICE_X2Y63          FDCE                                         f  segL/U0/r_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.802    segL/U0/clk_out
    SLICE_X2Y63          FDCE                                         r  segL/U0/r_cnt_reg[1]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X2Y63          FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    segL/U0/r_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U0/r_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.816%)  route 0.359ns (63.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.562    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  rst_n_reg/Q
                         net (fo=1, routed)           0.163    -0.234    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          0.196     0.006    segL/U0/r_cnt_reg[19]_0
    SLICE_X1Y63          FDCE                                         f  segL/U0/r_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.802    segL/U0/clk_out
    SLICE_X1Y63          FDCE                                         r  segL/U0/r_cnt_reg[0]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X1Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    segL/U0/r_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U0/r_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.816%)  route 0.359ns (63.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.562    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  rst_n_reg/Q
                         net (fo=1, routed)           0.163    -0.234    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          0.196     0.006    segL/U0/r_cnt_reg[19]_0
    SLICE_X1Y63          FDCE                                         f  segL/U0/r_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.802    segL/U0/clk_out
    SLICE_X1Y63          FDCE                                         r  segL/U0/r_cnt_reg[3]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X1Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    segL/U0/r_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U0/r_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.816%)  route 0.359ns (63.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.562    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  rst_n_reg/Q
                         net (fo=1, routed)           0.163    -0.234    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          0.196     0.006    segL/U0/r_cnt_reg[19]_0
    SLICE_X1Y63          FDCE                                         f  segL/U0/r_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.802    segL/U0/clk_out
    SLICE_X1Y63          FDCE                                         r  segL/U0/r_cnt_reg[4]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X1Y63          FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    segL/U0/r_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U0/r_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.209ns (31.227%)  route 0.460ns (68.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.562    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  rst_n_reg/Q
                         net (fo=1, routed)           0.163    -0.234    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          0.297     0.108    segL/U0/r_cnt_reg[19]_0
    SLICE_X2Y64          FDCE                                         f  segL/U0/r_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.802    segL/U0/clk_out
    SLICE_X2Y64          FDCE                                         r  segL/U0/r_cnt_reg[5]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X2Y64          FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    segL/U0/r_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U0/r_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.209ns (32.048%)  route 0.443ns (67.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.562    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  rst_n_reg/Q
                         net (fo=1, routed)           0.163    -0.234    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          0.280     0.091    segL/U0/r_cnt_reg[19]_0
    SLICE_X1Y64          FDCE                                         f  segL/U0/r_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.802    segL/U0/clk_out
    SLICE_X1Y64          FDCE                                         r  segL/U0/r_cnt_reg[6]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X1Y64          FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    segL/U0/r_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U0/r_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.209ns (32.048%)  route 0.443ns (67.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.562    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  rst_n_reg/Q
                         net (fo=1, routed)           0.163    -0.234    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          0.280     0.091    segL/U0/r_cnt_reg[19]_0
    SLICE_X1Y64          FDCE                                         f  segL/U0/r_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.802    segL/U0/clk_out
    SLICE_X1Y64          FDCE                                         r  segL/U0/r_cnt_reg[8]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X1Y64          FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    segL/U0/r_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segL/U0/r_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out_clk_sync  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_sync rise@0.000ns - clk_out_clk_sync rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.209ns (32.048%)  route 0.443ns (67.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.693    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.662 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.176    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.150 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.589    -0.562    clk_out
    SLICE_X2Y61          FDCE                                         r  rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  rst_n_reg/Q
                         net (fo=1, routed)           0.163    -0.234    segH/U0/Q
    SLICE_X2Y61          LUT1 (Prop_lut1_I0_O)        0.045    -0.189 f  segH/U0/r_cnt[19]_i_2__0/O
                         net (fo=74, routed)          0.280     0.091    segL/U0/r_cnt_reg[19]_0
    SLICE_X1Y64          FDCE                                         f  segL/U0/r_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_sync rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk_25M (IN)
                         net (fo=0)                   0.000     0.000    clk_sync0/inst/clk_in
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_sync0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.921    clk_sync0/inst/clk_in_clk_sync
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.217 r  clk_sync0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.687    clk_sync0/inst/clk_out_clk_sync
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.658 r  clk_sync0/inst/clkout1_buf/O
                         net (fo=182, routed)         0.856    -0.802    segL/U0/clk_out
    SLICE_X1Y64          FDCE                                         r  segL/U0/r_cnt_reg[9]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X1Y64          FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    segL/U0/r_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.731    





