{
  "design": {
    "design_info": {
      "boundary_crc": "0xDA84EC5153B2884C",
      "device": "xc7s25csga225-1",
      "name": "block_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "i2s_transceiver_0": ""
    },
    "ports": {
      "clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "block_design_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sd_rx": {
        "direction": "I"
      },
      "sd_tx": {
        "direction": "O"
      },
      "resetn": {
        "direction": "I"
      },
      "mclk1": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "block_design_clock",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "12000000",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "mclk0": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "block_design_clock",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "12000000",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "sclk0": {
        "direction": "O"
      },
      "sclk1": {
        "direction": "O"
      },
      "ws0": {
        "direction": "O"
      },
      "ws1": {
        "direction": "O"
      }
    },
    "components": {
      "i2s_transceiver_0": {
        "vlnv": "xilinx.com:module_ref:i2s_transceiver:1.0",
        "xci_name": "block_design_i2s_transceiver_0_0",
        "xci_path": "ip/block_design_i2s_transceiver_0_0/block_design_i2s_transceiver_0_0.xci",
        "inst_hier_path": "i2s_transceiver_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "i2s_transceiver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "mclk": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "12000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "block_design_clock",
                "value_src": "default_prop"
              }
            }
          },
          "sclk": {
            "direction": "O"
          },
          "ws": {
            "direction": "O"
          },
          "sd_tx": {
            "direction": "O"
          },
          "sd_rx": {
            "direction": "I"
          },
          "l_data_tx": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "r_data_tx": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "l_data_rx": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "r_data_rx": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clock_1": {
        "ports": [
          "clock",
          "i2s_transceiver_0/mclk",
          "mclk0",
          "mclk1"
        ]
      },
      "i2s_transceiver_0_l_data_rx": {
        "ports": [
          "i2s_transceiver_0/l_data_rx",
          "i2s_transceiver_0/l_data_tx"
        ]
      },
      "i2s_transceiver_0_r_data_rx": {
        "ports": [
          "i2s_transceiver_0/r_data_rx",
          "i2s_transceiver_0/r_data_tx"
        ]
      },
      "i2s_transceiver_0_sclk": {
        "ports": [
          "i2s_transceiver_0/sclk",
          "sclk0",
          "sclk1"
        ]
      },
      "i2s_transceiver_0_sd_tx": {
        "ports": [
          "i2s_transceiver_0/sd_tx",
          "sd_tx"
        ]
      },
      "i2s_transceiver_0_ws": {
        "ports": [
          "i2s_transceiver_0/ws",
          "ws0",
          "ws1"
        ]
      },
      "resetn_1": {
        "ports": [
          "resetn",
          "i2s_transceiver_0/resetn"
        ]
      },
      "sd_rx_1": {
        "ports": [
          "sd_rx",
          "i2s_transceiver_0/sd_rx"
        ]
      }
    }
  }
}