===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2869 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2775 ( 17.1%)    0.2775 ( 21.6%)  FIR Parser
    1.0752 ( 66.4%)    0.7433 ( 57.8%)  'firrtl.circuit' Pipeline
    0.1357 (  8.4%)    0.0733 (  5.7%)    'firrtl.module' Pipeline
    0.1163 (  7.2%)    0.0638 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0194 (  1.2%)    0.0099 (  0.8%)      LowerCHIRRTL
    0.0112 (  0.7%)    0.0112 (  0.9%)    InferWidths
    0.0472 (  2.9%)    0.0472 (  3.7%)    InferResets
    0.0013 (  0.1%)    0.0013 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0024 (  0.2%)    0.0024 (  0.2%)    PrefixModules
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1284 (  7.9%)    0.1284 ( 10.0%)    LowerFIRRTLTypes
    0.5905 ( 36.5%)    0.3210 ( 24.9%)    'firrtl.module' Pipeline
    0.0915 (  5.7%)    0.0507 (  3.9%)      ExpandWhens
    0.4990 ( 30.8%)    0.2703 ( 21.0%)      Canonicalizer
    0.0199 (  1.2%)    0.0199 (  1.5%)    Inliner
    0.0267 (  1.6%)    0.0267 (  2.1%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1130 (  7.0%)    0.1130 (  8.8%)    'firrtl.module' Pipeline
    0.1130 (  7.0%)    0.1130 (  8.8%)      Canonicalizer
    0.0919 (  5.7%)    0.0919 (  7.1%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0971 (  6.0%)    0.0971 (  7.5%)  'hw.module' Pipeline
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWCleanup
    0.0306 (  1.9%)    0.0306 (  2.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0647 (  4.0%)    0.0647 (  5.0%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0066 (  0.4%)    0.0066 (  0.5%)  HWLegalizeNames
    0.0164 (  1.0%)    0.0164 (  1.3%)  'hw.module' Pipeline
    0.0164 (  1.0%)    0.0164 (  1.3%)    PrettifyVerilog
    0.0530 (  3.3%)    0.0530 (  4.1%)  ExportVerilog emission
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.6188 (100.0%)    1.2869 (100.0%)  Total

{
  totalTime: 1.298,
  maxMemory: 68964352
}
