Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec 11 20:08:41 2023
| Host         : DESKTOP-ULAG8G7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   291 |
|    Minimum number of control sets                        |   285 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     6 |
| Unused register locations in slices containing registers |   808 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   291 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |    65 |
| >= 6 to < 8        |    53 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     4 |
| >= 16              |   106 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             684 |          270 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1209 |          463 |
| Yes          | No                    | No                     |            3526 |         1032 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2085 |          638 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                            Enable Signal                                                                                            |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                              |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                               |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                          |                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                     |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                               |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                       | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                       | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_wreq/SR[0]                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                  |                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[106]_0                 |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                         |                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.ar_split_state_reg_1            |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_68_fu_280/Q[1]                                                                      |                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_54_fu_298/grp_decision_function_54_fu_298_x_V_address1[3]                           |                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                           |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state310                                                                                        |                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                            |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state46                                                                                         |                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_30_fu_508_ap_start_reg0                                                             |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_74_fu_274/Q[0]                                                                      |                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_2                                                                      | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_input_fu_88/grp_copy_input_fu_88_x_int_V_we0                                                                                                          | design_1_i/my_prj_accelerator_0/inst/grp_copy_input_fu_88/i_0_reg_103                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                   | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_1                                                                                          | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_36_fu_562/Q[0]                                                                      |                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/push                                                                                                       |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_input_fu_88/p_6_in                                                                                                                                    |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state150                                                                                        |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_1                                                                                            | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_33_fu_334/Q[0]                                                                      |                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_29_fu_388/grp_decision_function_29_fu_388_x_V_address1[3]                           |                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state186                                                                                        |                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_23_fu_340/Q[0]                                                                      |                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_11_fu_406/Q[0]                                                                      |                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_60_fu_328/Q[0]                                                                      |                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_64_fu_400/Q[1]                                                                      |                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_control_s_axi_U/waddr                                                                                                                       |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state252                                                                                        |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state98                                                                                         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0 |                                                                                                                                                       |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift         |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state328                                                                                        |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_output_fu_79/icmp_ln908_reg_4760                                                                                                                      |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state198                                                                                        |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state54                                                                                         |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state182                                                                                        |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_output_fu_79/lshr_ln_reg_4810                                                                                                                         | design_1_i/my_prj_accelerator_0/inst/grp_copy_output_fu_79/lshr_ln_reg_481[30]_i_1_n_1                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_2[0]                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_output_fu_79/lshr_ln_reg_4810                                                                                                                         | design_1_i/my_prj_accelerator_0/inst/grp_copy_output_fu_79/lshr_ln_reg_481[46]_i_1_n_1                                                                |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state282                                                                                        |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state272                                                                                        |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state217                                                                                        |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state190                                                                                        |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state291                                                                                        |                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1__0_n_0                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1_n_0                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                              |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                      |                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/bus_narrow_gen.fifo_burst/pop0                                                                                       | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_3_fu_208_ap_start_reg0                                                              |                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state82                                                                                         |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_NS_fsm__1[170]                                                                                         |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_NS_fsm__0[26]                                                                                          |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state166                                                                                        |                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state58                                                                                         |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_NS_fsm__0[239]                                                                                         |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state34                                                                                         |                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state338                                                                                        |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state314                                                                                        |                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state230                                                                                        |                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state38                                                                                         |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state296                                                                                        |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/fifo_rctl/p_27_in                                                                                                     | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state16                                                                                         |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state126                                                                                        |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                               | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state5                                                                                          |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state30                                                                                         |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state287                                                                                        |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state318                                                                                        |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state141                                                                                        |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state162                                                                                        |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state204                                                                                        |                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state131                                                                                        |                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state267                                                                                        |                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_26_fu_490_ap_start_reg0                                                             |                                                                                                                                                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state212                                                                                        |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state92                                                                                         |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state154                                                                                        |                                                                                                                                                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state68                                                                                         |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state278                                                                                        |                                                                                                                                                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state248                                                                                        |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state42                                                                                         |                                                                                                                                                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state304                                                                                        |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state137                                                                                        |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state225                                                                                        |                                                                                                                                                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state118                                                                                        |                                                                                                                                                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state257                                                                                        |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state208                                                                                        |                                                                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state146                                                                                        |                                                                                                                                                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state122                                                                                        |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state174                                                                                        |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state178                                                                                        |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state11                                                                                         |                                                                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state263                                                                                        |                                                                                                                                                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_NS_fsm__0[158]                                                                                         |                                                                                                                                                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_output_fu_79/lshr_ln_reg_4810                                                                                                                         | design_1_i/my_prj_accelerator_0/inst/grp_copy_output_fu_79/lshr_ln_reg_481[6]_i_1_n_1                                                                 |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_output_fu_79/lshr_ln_reg_4810                                                                                                                         | design_1_i/my_prj_accelerator_0/inst/grp_copy_output_fu_79/lshr_ln_reg_481[14]_i_1_n_1                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_1                                                                                        | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state77                                                                                         |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_71_fu_316_ap_start_reg0                                                             |                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state112                                                                                        |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_1                                                                                          | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state323                                                                                        |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/bus_narrow_gen.fifo_burst/E[0]                                                                                       | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/bus_narrow_gen.fifo_burst/E[0]                                                                                       | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/bus_narrow_gen.fifo_burst/SR[0]                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state86                                                                                         |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state194                                                                                        |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state20                                                                                         |                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state62                                                                                         |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state72                                                                                         |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state107                                                                                        |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/E[0]                                                                                                                 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                   | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_NS_fsm__1[244]                                                                                         |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_NS_fsm__0[300]                                                                                         |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/ap_CS_fsm_state102                                                                                        |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/p_30_in                                                                                                    | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/SR[0]                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                   | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/fifo_rctl/p_28_in                                                                                                     | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                            |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                           |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                            |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_decision_function_75_fu_74_ap_ready                                                                                         | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/E[0]                                                                                                                            |                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                           |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                            |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                   |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                             |                                                                                                                                                       |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_output_fu_79/ap_NS_fsm1                                                                                                                               |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                             |                                                                                                                                                       |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                             |                                                                                                                                                       |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                             |                                                                                                                                                       |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_fu_310/x_int_V_ce1                                                                  |                                                                                                                                                       |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_1[0]                                                                                            | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                       | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/i_0_reg_330                                                                                                                     | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/i_0_reg_33                                                  |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_input_fu_88/p_0_in                                                                                                                                    |                                                                                                                                                       |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_output_fu_79/lshr_ln_reg_4810                                                                                                                         |                                                                                                                                                       |                9 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                       |                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                      |                                                                                                                                                       |                9 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                       | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_input_fu_88/load_p2                                                                                                                                   |                                                                                                                                                       |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                      |                                                                                                                                                       |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/fifo_rctl/p_27_in                                                                                                     | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                  |                                                                                                                                                       |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                  |                                                                                                                                                       |               11 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                         |                                                                                                                                                       |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/fifo_rctl/p_28_in                                                                                                     | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                          |                                                                                                                                                       |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/p_30_in                                                                                                    | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_0                                                                                        | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |               32 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/bus_narrow_gen.fifo_burst/E[0]                                                                                       |                                                                                                                                                       |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                        | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                              | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                         |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/rs_rdata/bus_narrow_gen.rdata_valid_t_reg[0]                                                                          |                                                                                                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                          | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/bus_narrow_gen.fifo_burst/E[0]                                                                                       | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/bus_narrow_gen.data_buf[63]_i_1__0_n_1                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_control_s_axi_U/ar_hs                                                                                                                       |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_control_s_axi_U/int_score[31]_i_1_n_1                                                                                                       | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_control_s_axi_U/int_x[31]_i_1_n_1                                                                                                           | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                        | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                            | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                               | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                       |                5 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                              |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                           |                                                                                                                                                       |               10 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                            |                                                                                                                                                       |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                           |                                                                                                                                                       |               10 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                       |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                      |                                                                                                                                                       |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                       |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                           |                                                                                                                                                       |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                     |                                                                                                                                                       |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                   |                                                                                                                                                       |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                        |                                                                                                                                                       |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                          |                                                                                                                                                       |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                        |                                                                                                                                                       |               11 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                          |                                                                                                                                                       |               10 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_tree_scores_fu_44_ap_ready_repN_1                                                                     | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |               26 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_tree_scores_fu_44_ap_ready_repN_2                                                                     | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |               14 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                       | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                        |               19 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_21_fu_532/x_int_V_ce0                                                               |                                                                                                                                                       |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                       |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                       |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                       |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                          |                                                                                                                                                       |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                       |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                       |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                           |                                                                                                                                                       |               13 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                           |                                                                                                                                                       |               13 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                         |                                                                                                                                                       |               14 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                         |                                                                                                                                                       |               14 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                   |                                                                                                                                                       |               16 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                        |               26 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                |                                                                                                                                                       |               16 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_control_s_axi_U/E[0]                                                                                                                        |                                                                                                                                                       |               16 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                       |               21 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_output_fu_79/grp_copy_output_fu_79_m_axi_score_out_AWVALID                                                                                            | design_1_i/my_prj_accelerator_0/inst/grp_copy_output_fu_79/select_ln885_reg_497                                                                       |               18 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                  |                                                                                                                                                       |               24 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_tree_scores_fu_44_ap_ready_repN_4                                                                     | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |               22 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_input_fu_88/i_0_reg_103_reg[3]_0[0]                                                                                                                   |                                                                                                                                                       |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                  | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                      |                                                                                                                                                       |               23 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                      |                                                                                                                                                       |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                   | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |               17 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                             |                                                                                                                                                       |               14 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                            |                                                                                                                                                       |               16 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/buff_wdata/gmem_WVALID                                                                                               | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |               17 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                      |               15 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                      |               17 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/my_prj_accelerator_gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                       | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |               10 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                            |                                                                                                                                                       |               13 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                             |                                                                                                                                                       |               12 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |               15 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_tree_scores_fu_44_ap_ready_repN_5                                                                     | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |               28 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                       |               15 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_copy_input_fu_88/ap_CS_fsm_state9                                                                                                                          |                                                                                                                                                       |               22 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_tree_scores_fu_44_ap_ready_repN_3                                                                     | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |               39 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_tree_scores_fu_44_ap_ready_repN                                                                       | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |               44 |            100 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                       |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/E[0]                                                                                                      |                                                                                                                                                       |              220 |            605 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     |                                                                                                                                                       |              272 |            686 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                     | design_1_i/my_prj_accelerator_0/inst/grp_decision_function_75_fu_74/grp_tree_scores_fu_44/grp_decision_function_4_fu_220/ap_rst_n_0                   |              380 |           1034 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


