<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>v_hdmirx1: XV_HdmiRx1_Frl Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">v_hdmirx1
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_v___hdmi_rx1___frl.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XV_HdmiRx1_Frl Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This typedef contains audio stream specific data structure.  
 <a href="struct_x_v___hdmi_rx1___frl.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a0eb1fb5490f5c6416d49455599444083"><td class="memItemLeft" align="right" valign="top">XV_HdmiRx1_FrlTrainingState&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx1___frl.html#a0eb1fb5490f5c6416d49455599444083">TrainingState</a></td></tr>
<tr class="memdesc:a0eb1fb5490f5c6416d49455599444083"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed Rate Link State.  <a href="#a0eb1fb5490f5c6416d49455599444083">More...</a><br/></td></tr>
<tr class="separator:a0eb1fb5490f5c6416d49455599444083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84aedb9b7aa201a737728818d6349a55"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx1___frl.html#a84aedb9b7aa201a737728818d6349a55">TimerCnt</a></td></tr>
<tr class="memdesc:a84aedb9b7aa201a737728818d6349a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">FRL Timer.  <a href="#a84aedb9b7aa201a737728818d6349a55">More...</a><br/></td></tr>
<tr class="separator:a84aedb9b7aa201a737728818d6349a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa021105f3952e9e9736f572d7eaf2639"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx1___frl.html#aa021105f3952e9e9736f572d7eaf2639">LineRate</a></td></tr>
<tr class="memdesc:aa021105f3952e9e9736f572d7eaf2639"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current Line Rate from FRL rate.  <a href="#aa021105f3952e9e9736f572d7eaf2639">More...</a><br/></td></tr>
<tr class="separator:aa021105f3952e9e9736f572d7eaf2639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af43d413c9a668400e3c0b8fbac302e19"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx1___frl.html#af43d413c9a668400e3c0b8fbac302e19">CurFrlRate</a></td></tr>
<tr class="memdesc:af43d413c9a668400e3c0b8fbac302e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current FRL Rate supported.  <a href="#af43d413c9a668400e3c0b8fbac302e19">More...</a><br/></td></tr>
<tr class="separator:af43d413c9a668400e3c0b8fbac302e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e7fe7b2df2ad8498ac0605f9c8de79b"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx1___frl.html#a5e7fe7b2df2ad8498ac0605f9c8de79b">Lanes</a></td></tr>
<tr class="memdesc:a5e7fe7b2df2ad8498ac0605f9c8de79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current number of lanes used.  <a href="#a5e7fe7b2df2ad8498ac0605f9c8de79b">More...</a><br/></td></tr>
<tr class="separator:a5e7fe7b2df2ad8498ac0605f9c8de79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2590b69cbb7cef7c8752f1ff553ab021"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx1___frl.html#a2590b69cbb7cef7c8752f1ff553ab021">FfeLevels</a></td></tr>
<tr class="memdesc:a2590b69cbb7cef7c8752f1ff553ab021"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Supported FFE Levels for the current FRL Rate.  <a href="#a2590b69cbb7cef7c8752f1ff553ab021">More...</a><br/></td></tr>
<tr class="separator:a2590b69cbb7cef7c8752f1ff553ab021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52827fe0fcf8a35db1def1910fada68d"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx1___frl.html#a52827fe0fcf8a35db1def1910fada68d">FfeSuppFlag</a></td></tr>
<tr class="memdesc:a52827fe0fcf8a35db1def1910fada68d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Core's support of FFE Levels.  <a href="#a52827fe0fcf8a35db1def1910fada68d">More...</a><br/></td></tr>
<tr class="separator:a52827fe0fcf8a35db1def1910fada68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a4013614c2eae5fd14968ad790c669"><td class="memItemLeft" align="right" valign="top">XV_HdmiRx1_FrlLtp&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx1___frl.html#a21a4013614c2eae5fd14968ad790c669">Ltp</a></td></tr>
<tr class="memdesc:a21a4013614c2eae5fd14968ad790c669"><td class="mdescLeft">&#160;</td><td class="mdescRight">LTP to be detected by the RX core and queried by source.  <a href="#a21a4013614c2eae5fd14968ad790c669">More...</a><br/></td></tr>
<tr class="separator:a21a4013614c2eae5fd14968ad790c669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f554039b7fe90c629cb245a727540b7"><td class="memItemLeft" align="right" valign="top">XV_HdmiRx1_FrlLtp&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx1___frl.html#a0f554039b7fe90c629cb245a727540b7">DefaultLtp</a></td></tr>
<tr class="memdesc:a0f554039b7fe90c629cb245a727540b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">LTP which will be used by RX core for link training.  <a href="#a0f554039b7fe90c629cb245a727540b7">More...</a><br/></td></tr>
<tr class="separator:a0f554039b7fe90c629cb245a727540b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfec659bf51feb8c059deb56ebf1f492"><td class="memItemLeft" align="right" valign="top">XV_HdmiRx1_FrlFfeAdjType&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx1___frl.html#adfec659bf51feb8c059deb56ebf1f492">LaneFfeAdjReq</a></td></tr>
<tr class="memdesc:adfec659bf51feb8c059deb56ebf1f492"><td class="mdescLeft">&#160;</td><td class="mdescRight">The RxFFE for each of the lanes.  <a href="#adfec659bf51feb8c059deb56ebf1f492">More...</a><br/></td></tr>
<tr class="separator:adfec659bf51feb8c059deb56ebf1f492"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This typedef contains audio stream specific data structure. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="af43d413c9a668400e3c0b8fbac302e19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XV_HdmiRx1_Frl::CurFrlRate</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current FRL Rate supported. </p>

<p>Referenced by <a class="el" href="xv__hdmirx1_8h.html#ae8f2b92316ba8599c678aa9168d2eb24">XV_HdmiRx1_CfgInitialize()</a>, <a class="el" href="xv__hdmirx1__frl_8c.html#ad8f801766bca274f8235adde45ddc085">XV_HdmiRx1_ConfigFrlLtpDetection()</a>, and <a class="el" href="xv__hdmirx1__frl_8c.html#a580b1f726297a49e552e2e90aa7a80f4">XV_HdmiRx1_RetrieveFrlRateLanes()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f554039b7fe90c629cb245a727540b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XV_HdmiRx1_FrlLtp XV_HdmiRx1_Frl::DefaultLtp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LTP which will be used by RX core for link training. </p>

<p>Referenced by <a class="el" href="xv__hdmirx1_8h.html#ae8f2b92316ba8599c678aa9168d2eb24">XV_HdmiRx1_CfgInitialize()</a>, <a class="el" href="xv__hdmirx1__frl_8c.html#ad8f801766bca274f8235adde45ddc085">XV_HdmiRx1_ConfigFrlLtpDetection()</a>, <a class="el" href="xv__hdmirx1__frl_8c.html#a07be19e39e2a3e90ea9ac937f6adfc58">XV_HdmiRx1_FrlLinkRetrain()</a>, and <a class="el" href="xv__hdmirx1__frl_8c.html#a8b8df1df4274fd34afc6ad600c4d1605">XV_HdmiRx1_FrlModeEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="a2590b69cbb7cef7c8752f1ff553ab021"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XV_HdmiRx1_Frl::FfeLevels</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Supported FFE Levels for the current FRL Rate. </p>

</div>
</div>
<a class="anchor" id="a52827fe0fcf8a35db1def1910fada68d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XV_HdmiRx1_Frl::FfeSuppFlag</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX Core's support of FFE Levels. </p>

<p>Referenced by <a class="el" href="xv__hdmirx1__frl_8c.html#a8b8df1df4274fd34afc6ad600c4d1605">XV_HdmiRx1_FrlModeEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="adfec659bf51feb8c059deb56ebf1f492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XV_HdmiRx1_FrlFfeAdjType XV_HdmiRx1_Frl::LaneFfeAdjReq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The RxFFE for each of the lanes. </p>

</div>
</div>
<a class="anchor" id="a5e7fe7b2df2ad8498ac0605f9c8de79b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XV_HdmiRx1_Frl::Lanes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current number of lanes used. </p>

<p>Referenced by <a class="el" href="xv__hdmirx1__frl_8c.html#adebf854f66fb92c37366faab549dd4a8">XV_HdmiRx1_PhyResetPoll()</a>, and <a class="el" href="xv__hdmirx1__frl_8c.html#a580b1f726297a49e552e2e90aa7a80f4">XV_HdmiRx1_RetrieveFrlRateLanes()</a>.</p>

</div>
</div>
<a class="anchor" id="aa021105f3952e9e9736f572d7eaf2639"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XV_HdmiRx1_Frl::LineRate</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current Line Rate from FRL rate. </p>

<p>Referenced by <a class="el" href="xv__hdmirx1__frl_8c.html#a580b1f726297a49e552e2e90aa7a80f4">XV_HdmiRx1_RetrieveFrlRateLanes()</a>.</p>

</div>
</div>
<a class="anchor" id="a21a4013614c2eae5fd14968ad790c669"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XV_HdmiRx1_FrlLtp XV_HdmiRx1_Frl::Ltp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LTP to be detected by the RX core and queried by source. </p>

<p>Referenced by <a class="el" href="xv__hdmirx1__frl_8c.html#ad8f801766bca274f8235adde45ddc085">XV_HdmiRx1_ConfigFrlLtpDetection()</a>, and <a class="el" href="xv__hdmirx1__frl_8c.html#a07be19e39e2a3e90ea9ac937f6adfc58">XV_HdmiRx1_FrlLinkRetrain()</a>.</p>

</div>
</div>
<a class="anchor" id="a84aedb9b7aa201a737728818d6349a55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XV_HdmiRx1_Frl::TimerCnt</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FRL Timer. </p>

</div>
</div>
<a class="anchor" id="a0eb1fb5490f5c6416d49455599444083"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XV_HdmiRx1_FrlTrainingState XV_HdmiRx1_Frl::TrainingState</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fixed Rate Link State. </p>

<p>Referenced by <a class="el" href="xv__hdmirx1_8h.html#af7fd5d8f18778311dec6be080788f6f2">XV_HdmiRx1_Clear()</a>, <a class="el" href="xv__hdmirx1__frl_8c.html#ad8f801766bca274f8235adde45ddc085">XV_HdmiRx1_ConfigFrlLtpDetection()</a>, <a class="el" href="xv__hdmirx1__frl_8c.html#adaa4205184958f79b8aa3d2e39b97661">XV_HdmiRx1_ExecFrlState()</a>, <a class="el" href="xv__hdmirx1__frl_8c.html#a07be19e39e2a3e90ea9ac937f6adfc58">XV_HdmiRx1_FrlLinkRetrain()</a>, and <a class="el" href="xv__hdmirx1__frl_8c.html#a8b8df1df4274fd34afc6ad600c4d1605">XV_HdmiRx1_FrlModeEnable()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
