// Seed: 2582715214
module module_0 (
    input tri  id_0,
    input wor  id_1,
    input wand id_2,
    input wire id_3
);
  logic id_5;
  assign id_5 = ~id_0;
  wire [1  |  1 : -1 'b0] id_6;
  assign id_5 = id_0;
  assign id_5 = "";
  logic id_7, id_8;
  initial if (1) #1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd6
) (
    input tri0 id_0,
    input tri  _id_1
);
  wire [id_1 : -1] id_3;
  wire id_4;
  ;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
