# Simulador Risc-V

Um projeto de OAC construir um simulador em Risc-V com as instruções add, addi, and, andi, beq, bne, jal, ld, nop, or, sd, sub.


Docs:

https://docs.google.com/document/d/1cZgvNfYZdpVU_ihzZIPX7VEf6sPbQaGM1NqwxtKa3SI/edit?usp=sharing

Referencias:

  https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf
  
  DigitalDesign and Computer Architecture
