

<module description="" id="MSS_CPSW">
  
  
  <register acronym="SS_IDVER_REG" description=" SS ID Version Register " id="SS_IDVER_REG" offset="0x0" width="32">
    
  <bitfield begin="31" description="Identification value" end="16" id="" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="RTL version value" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="Major version value" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="Minor version value" end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="SS_SYNCE_COUNT_REG" description=" SS SYNCE Count Register " id="SS_SYNCE_COUNT_REG" offset="0x4" width="32">
    
  <bitfield begin="31" description="Sync E Count Value" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="SS_SYNCE_MUX_REG" description=" SS Synce Mux Register " id="SS_SYNCE_MUX_REG" offset="0x8" width="32">
    
  <bitfield begin="5" description="Sync E Select Value" end="0" id="" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="SS_CONTROL_REG" description=" SS Control Register " id="SS_CONTROL_REG" offset="0xC" width="32">
    
  <bitfield begin="1" description="Energy Efficient Enable Phy Only Mode: 0=The low power indicate state includes gating off the CPPI_GCLK to the CPSW, 1=The low power indicate state does not gate the clock to the CPSW" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Energy Efficient Ethernet Enable: 0=EEE is disabled, 1=EEE is enabled" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SS_INT_CONTROL_REG" description=" SS Interrupt Control Register " id="SS_INT_CONTROL_REG" offset="0x18" width="32">
    
  <bitfield begin="31" description="Interrupt Test" end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Interrupt Bypass   Value" end="16" id="" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="11" description="Interrupt Prescale Value" end="0" id="" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="SS_STATUS_REG" description=" SS Status Register " id="SS_STATUS_REG" offset="0x1C" width="32">
    
  <bitfield begin="0" description="Energy Efficient Ethernet clockstop acknowledge from CPSW" end="0" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="SS_RGMII1_STATUS_REG" description=" RGMII1 Status Register " id="SS_RGMII1_STATUS_REG" offset="0x30" width="32">
    
  <bitfield begin="3" description="Rgmii full dulex: 0=Half-duplex, 1=Full-duplex" end="3" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Rgmii1 speed: 00=10Mbps, 01=100Mbps, 10=1000Mbps, 11=reserved" end="1" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="0" description="Rgmii1 link indicator:   0=Link is down, 1=Link is up" end="0" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="SS_TH_THRESH_PULSE_EN_REG" description=" THost Threshold Pulse Interrupt Enable Register " id="SS_TH_THRESH_PULSE_EN_REG" offset="0x80" width="32">
    
  <bitfield begin="7" description="THost Threshold Pulse Interrupt Enable Register" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="SS_TH_PULSE_EN_REG" description=" THost Pulse Interrupt Enable Register " id="SS_TH_PULSE_EN_REG" offset="0x84" width="32">
    
  <bitfield begin="7" description="THost Pulse Interrupt Enable Register" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="SS_FH_PULSE_EN_REG" description=" FHost Pulse Interrupt Enable Register " id="SS_FH_PULSE_EN_REG" offset="0x88" width="32">
    
  <bitfield begin="7" description="FHost Pulse Interrupt Enable Register" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="SS_MISC_EN_REG" description=" Misc Interrupt Enable Register " id="SS_MISC_EN_REG" offset="0x8C" width="32">
    
  <bitfield begin="6" description="MISC DED Memory Protect Error Interrupt Enable" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="MISC SEC Memory Protect Error Interrupt Enable" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="MISC CPTS Event Interrupt Enable" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="MISC Statistics Interrupt Enable - OR of bits n downto 0" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="MISC Host Interrupt Enable" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="MISC MDIO linkint - OR of bits 1 and 0" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="MISC_MDIO userint interrupt enable - OR of bits 1 and 0" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SS_TH_THRESH_PULSE_STATUS_REG" description=" THost Threshold Pulse Interrupt Status Register " id="SS_TH_THRESH_PULSE_STATUS_REG" offset="0xB0" width="32">
    
  <bitfield begin="7" description="THost Threshold Pulse Interrupt Status Register" end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="SS_TH_PULSE_STATUS_REG" description=" THost Pulse Interrupt Status Register " id="SS_TH_PULSE_STATUS_REG" offset="0xB4" width="32">
    
  <bitfield begin="7" description="THost Pulse Interrupt Status Register" end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="SS_FH_PULSE_STATUS_REG" description=" FHost Pulse Interrupt Status Register " id="SS_FH_PULSE_STATUS_REG" offset="0xB8" width="32">
    
  <bitfield begin="7" description="FHost Pulse Interrupt Status Register" end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="SS_MISC_STATUS_REG" description=" Misc Interrupt Status Register - Set bits in this register indicate that an enabled interrupt is asserted " id="SS_MISC_STATUS_REG" offset="0xBC" width="32">
    
  <bitfield begin="6" description="MISC DED Memory Protect Error Interrupt" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="MISC SEC Memory Protect Error Interrupt" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="MISC CPTS Event Interrupt" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="MISC Statistics Interrupt - OR of bits n downto 0" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="MISC Host Interrupt Enable" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="MISC MDIO linkint - OR of bits 1 and 0" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="MISC_MDIO userint interrupt - OR of bits 1 and 0" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="SS_TH_IMAX_REG" description=" THost Interrupt Max Register Register " id="SS_TH_IMAX_REG" offset="0xE0" width="32">
    
  <bitfield begin="5" description="THost Interrupt Max Register Register" end="0" id="" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="SS_FH_IMAX_REG" description=" FHost Interrupt Max Register Register " id="SS_FH_IMAX_REG" offset="0xE4" width="32">
    
  <bitfield begin="5" description="FHost Interrupt Max Register Register" end="0" id="" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="MDIO_VERSION_REG" description=" MDIO Version Register " id="MDIO_VERSION_REG" offset="0xF00" width="32">
    
  <bitfield begin="31" description="Scheme" end="30" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="bu" end="28" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description="Module ID" end="16" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description="RTL version" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="Major version" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="Custom version" end="6" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Minor version" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="CONTROL_REG" description=" MDIO Control Register " id="CONTROL_REG" offset="0xF04" width="32">
    
  <bitfield begin="31" description="MDIO state machine idle" end="31" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="Enable control" end="30" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Highest user channel" end="24" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="20" description="Preamble disable" end="20" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Fault indicator" end="19" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Fault detect enable" end="18" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Interrupt test enable" end="17" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Clock divider" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="ALIVE_REG" description=" MDIO Alive Register " id="ALIVE_REG" offset="0xF08" width="32">
    
  <bitfield begin="31" description="MDIO alive" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="LINK_REG" description=" MDIO Link Register " id="LINK_REG" offset="0xF0C" width="32">
    
  <bitfield begin="31" description="MDIO link state" end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="LINK_INT_RAW_REG" description=" MDIO Link Interrupt Raw Register " id="LINK_INT_RAW_REG" offset="0xF10" width="32">
    
  <bitfield begin="1" description="MDIO link change event raw value" end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="LINK_INT_MASKED_REG" description=" MDIO Link Interrupt Masked Register " id="LINK_INT_MASKED_REG" offset="0xF14" width="32">
    
  <bitfield begin="1" description="MDIO link change interrupt masked value" end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="LINK_INT_MASK_SET_REG" description=" MDIO Link Interrupt Mask Set Register " id="LINK_INT_MASK_SET_REG" offset="0xF18" width="32">
    
  <bitfield begin="0" description="MDIO link interrupt mask set" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="LINK_INT_MASK_CLEAR_REG" description=" MDIO Link Interrupt Mask Clear Register " id="LINK_INT_MASK_CLEAR_REG" offset="0xF1C" width="32">
    
  <bitfield begin="0" description="MDIO link interrupt mask clear" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="USER_INT_RAW_REG" description=" MDIO User Interrupt Raw Register " id="USER_INT_RAW_REG" offset="0xF20" width="32">
    
  <bitfield begin="1" description="User interrupt raw" end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="USER_INT_MASKED_REG" description=" MDIO User Interrupt Masked Register " id="USER_INT_MASKED_REG" offset="0xF24" width="32">
    
  <bitfield begin="1" description="User interrupt masked" end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="USER_INT_MASK_SET_REG" description=" MDIO User Interrupt Mask Set Register " id="USER_INT_MASK_SET_REG" offset="0xF28" width="32">
    
  <bitfield begin="1" description="MDIO user interrupt mask set" end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="USER_INT_MASK_CLEAR_REG" description=" MDIO User Interrupt Mask Clear Register " id="USER_INT_MASK_CLEAR_REG" offset="0xF2C" width="32">
    
  <bitfield begin="1" description="MDIO user interrupt mask clear" end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="MANUAL_IF_REG" description=" MDIO Manual Interface  Register " id="MANUAL_IF_REG" offset="0xF30" width="32">
    
  <bitfield begin="2" description="MDIO Clock Output" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="MDIO Output Enable" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="MDIO Pin" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="POLL_REG" description=" MDIO Poll Register " id="POLL_REG" offset="0xF34" width="32">
    
  <bitfield begin="31" description="MDIO Manual Mode" end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="MDIO State Change Mode" end="30" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="MDIO IPG" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="POLL_EN_REG" description=" MDIO Poll Enable Register " id="POLL_EN_REG" offset="0xF38" width="32">
    
  <bitfield begin="31" description="MDIO Poll Enable" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CLAUS45_REG" description=" MDIO Clause45 Register " id="CLAUS45_REG" offset="0xF3C" width="32">
    
  <bitfield begin="31" description="MDIO Clause 45" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="USER_ADDR0_REG" description=" MDIO Address 0 Register " id="USER_ADDR0_REG" offset="0xF40" width="32">
    
  <bitfield begin="15" description="MDIO USER Address 0" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="USER_ADDR1_REG" description=" MDIO Address 1 Register " id="USER_ADDR1_REG" offset="0xF44" width="32">
    
  <bitfield begin="15" description="MDIO USER Address 1" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="USER_ACCESS_REG" description=" MDIO User Access  Register " id="USER_ACCESS_REG" offset="0xF80" width="32">
    
  <bitfield begin="31" description="Go" end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Write" end="30" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Acknowledge" end="29" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Register address" end="21" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="PHY address" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="15" description="User data" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="USER_PHY_SEL_REG" description=" MDIO User PHY Select Register " id="USER_PHY_SEL_REG" offset="0xF84" width="32">
    
  <bitfield begin="7" description="Link status determination select" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Link change interrupt enable" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="PHY address whose link status is monitored" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="CPSW_ID_VER_REG" description=" CPSW ID Version " id="CPSW_ID_VER_REG" offset="0x20000" width="32">
    
  <bitfield begin="31" description="Identification Value" end="16" id="" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="RTL Version Value" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="Major Version Value" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="Custom Version Value" end="6" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Minor Version Value" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="CONTROL_REG" description=" CPSW Switch Control " id="CONTROL_REG" offset="0x20004" width="32">
    
  <bitfield begin="31" description="ECC CRC Mode" end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Intersperced Express Traffic enable" end="18" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Unused" end="17" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Energy Efficient Ethernet enable" end="16" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Port 0 Pass Received CRC errors" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Port 0 Receive Short Packet Pad" end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Port 0 Transmit CRC remove" end="13" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Port 8 Pass Priority Tagged" end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Port 7 Pass Priority Tagged" end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Port 6 Pass Priority Tagged" end="9" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Port 5 Pass Priority Tagged" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Port 4 Pass Priority Tagged" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Port 3 Pass Priority Tagged" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Port 2 Pass Priority Tagged" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Port 1 Pass Priority Tagged" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Port 0 Pass Priority Tagged" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Port 0 Enable" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="VLAN Aware Mode" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="VLAN Aware Mode" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="EM_CONTROL_REG" description=" CPSW Emulation Control " id="EM_CONTROL_REG" offset="0x20010" width="32">
    
  <bitfield begin="1" description="Emulation Soft Bit" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Emulation Free Bit" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="STAT_PORT_EN_REG" description=" CPSW Statistics Port Enable " id="STAT_PORT_EN_REG" offset="0x20014" width="32">
    
  <bitfield begin="8" description="Port 8 Statistics Enable" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Port 7 Statistics Enable" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Port 6 Statistics Enable" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Port 5 Statistics Enable" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Port 4 Statistics Enable" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Port 3 Statistics Enable" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Port 2 Statistics Enable" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Port 1 Statistics Enable" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Port 0 Statistics Enable" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PTYPE_REG" description=" CPSW Transmit Priority Type " id="PTYPE_REG" offset="0x20018" width="32">
    
  <bitfield begin="16" description="Port 8 Priority Type Escalate" end="16" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Port 7 Priority Type Escalate" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Port 6 Priority Type Escalate" end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Port 5 Priority Type Escalate" end="13" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Port 4 Priority Type Escalate" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Port 3 Priority Type Escalate" end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Port 2 Priority Type Escalate" end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Port 1 Priority Type Escalate" end="9" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Port 0 Priority Type Escalate" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Escalate Priority Load Value" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="SOFT_IDLE_REG" description=" CPSW Software Idle " id="SOFT_IDLE_REG" offset="0x2001C" width="32">
    
  <bitfield begin="0" description="Software Idle" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="THRU_RATE_REG" description=" CPSW Thru Rate " id="THRU_RATE_REG" offset="0x20020" width="32">
    
  <bitfield begin="15" description="Switch FIFO receive through rate" end="12" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="CPPI FIFO receive through rate" end="0" id="" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="GAP_THRESH_REG" description=" CPSW Transmit FIFO Short Gap Threshold " id="GAP_THRESH_REG" offset="0x20024" width="32">
    
  <bitfield begin="4" description="Short Gap Threshold" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="TX_START_WDS_REG" description=" CPSW Transmit FIFO Start Words " id="TX_START_WDS_REG" offset="0x20028" width="32">
    
  <bitfield begin="10" description="FIFO Packet Transmit Start Words" end="0" id="" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="EEE_PRESCALE_REG" description=" CPSW Energy Efficient Ethernet Prescale Value " id="EEE_PRESCALE_REG" offset="0x2002C" width="32">
    
  <bitfield begin="11" description="Energy Efficient Ethernet Pre-scale count load value" end="0" id="" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="TX_G_OFLOW_THRESH_SET_REG" description=" CPSW PFC Tx Global Out Flow Threshold Set " id="TX_G_OFLOW_THRESH_SET_REG" offset="0x20030" width="32">
    
  <bitfield begin="31" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 7" end="28" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 6" end="24" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="23" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 5" end="20" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 4" end="16" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 3" end="12" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 2" end="8" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 1" end="4" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 0" end="0" id="" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="TX_G_OFLOW_THRESH_CLR_REG" description=" CPSW PFC Tx Global Out Flow Threshold Clear " id="TX_G_OFLOW_THRESH_CLR_REG" offset="0x20034" width="32">
    
  <bitfield begin="31" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 7" end="28" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 6" end="24" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="23" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 5" end="20" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 4" end="16" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 3" end="12" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 2" end="8" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 1" end="4" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 0" end="0" id="" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="TX_G_BUF_THRESH_SET_L_REG" description=" CPSW PFC Global Tx Buffer Threshold Set Low " id="TX_G_BUF_THRESH_SET_L_REG" offset="0x20038" width="32">
    
  <bitfield begin="31" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 3" end="24" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 2" end="16" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 1" end="8" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 0" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="TX_G_BUF_THRESH_SET_H_REG" description=" CPSW PFC Global Tx Buffer Threshold Set High " id="TX_G_BUF_THRESH_SET_H_REG" offset="0x2003C" width="32">
    
  <bitfield begin="31" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 7" end="24" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 6" end="16" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 5" end="8" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 4" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="TX_G_BUF_THRESH_CLR_L_REG" description=" CPSW PFC Global Tx Buffer Threshold Clear Low " id="TX_G_BUF_THRESH_CLR_L_REG" offset="0x20040" width="32">
    
  <bitfield begin="31" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 3" end="24" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 2" end="16" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 1" end="8" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 0" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="TX_G_BUF_THRESH_CLR_H_REG" description=" CPSW PFC Global Tx Buffer Threshold Clear High " id="TX_G_BUF_THRESH_CLR_H_REG" offset="0x20044" width="32">
    
  <bitfield begin="31" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 7" end="24" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 6" end="16" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 5" end="8" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 4" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="VLAN_LTYPE_REG" description=" VLAN Length/type " id="VLAN_LTYPE_REG" offset="0x20050" width="32">
    
  <bitfield begin="31" description="Outer VLAN LType" end="16" id="" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Inner VLAN LType" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="EST_TS_DOMAIN_REG" description=" Enhanced Scheduled Traffic Host Event Domain " id="EST_TS_DOMAIN_REG" offset="0x20054" width="32">
    
  <bitfield begin="7" description="Enhanced Scheduled Traffic Host Event Domain" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="TX_PRI0_MAXLEN_REG" description=" Transmit Priority 0 Maximum Length " id="TX_PRI0_MAXLEN_REG" offset="0x20100" width="32">
    
  <bitfield begin="13" description="Transmit Priority 0 Maximum Length" end="0" id="" rwaccess="RW" width="14"></bitfield>
  </register>
  
  
  <register acronym="TX_PRI1_MAXLEN_REG" description=" Transmit Priority 1 Maximum Length " id="TX_PRI1_MAXLEN_REG" offset="0x20104" width="32">
    
  <bitfield begin="13" description="Transmit Priority 1 Maximum Length" end="0" id="" rwaccess="RW" width="14"></bitfield>
  </register>
  
  
  <register acronym="TX_PRI2_MAXLEN_REG" description=" Transmit Priority 2 Maximum Length " id="TX_PRI2_MAXLEN_REG" offset="0x20108" width="32">
    
  <bitfield begin="13" description="Transmit Priority 2 Maximum Length" end="0" id="" rwaccess="RW" width="14"></bitfield>
  </register>
  
  
  <register acronym="TX_PRI3_MAXLEN_REG" description=" Transmit Priority 3 Maximum Length " id="TX_PRI3_MAXLEN_REG" offset="0x2010C" width="32">
    
  <bitfield begin="13" description="Transmit Priority 3 Maximum Length" end="0" id="" rwaccess="RW" width="14"></bitfield>
  </register>
  
  
  <register acronym="TX_PRI4_MAXLEN_REG" description=" Transmit Priority 4 Maximum Length " id="TX_PRI4_MAXLEN_REG" offset="0x20110" width="32">
    
  <bitfield begin="13" description="Transmit Priority 4 Maximum Length" end="0" id="" rwaccess="RW" width="14"></bitfield>
  </register>
  
  
  <register acronym="TX_PRI5_MAXLEN_REG" description=" Transmit Priority 5 Maximum Length " id="TX_PRI5_MAXLEN_REG" offset="0x20114" width="32">
    
  <bitfield begin="13" description="Transmit Priority 5 Maximum Length" end="0" id="" rwaccess="RW" width="14"></bitfield>
  </register>
  
  
  <register acronym="TX_PRI6_MAXLEN_REG" description=" Transmit Priority 6 Maximum Length " id="TX_PRI6_MAXLEN_REG" offset="0x20118" width="32">
    
  <bitfield begin="13" description="Transmit Priority 6 Maximum Length" end="0" id="" rwaccess="RW" width="14"></bitfield>
  </register>
  
  
  <register acronym="TX_PRI7_MAXLEN_REG" description=" Transmit Priority 7 Maximum Length " id="TX_PRI7_MAXLEN_REG" offset="0x2011C" width="32">
    
  <bitfield begin="13" description="Transmit Priority 7 Maximum Length" end="0" id="" rwaccess="RW" width="14"></bitfield>
  </register>
  
  
  <register acronym="P0_CONTROL_REG" description=" CPPI Port 0 Control " id="P0_CONTROL_REG" offset="0x21004" width="32">
    
  <bitfield begin="18" description="Port 0 Remap DSCP_V6 Enable" end="18" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Port 0 Remap DSCP_V4 Enable" end="17" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Port 0 Remap VLAN Enable" end="16" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Port 0 Receive ECC Error Enable" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Port 0 Transmit ECC Error Enable" end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Port 0 IPv6 DSCP enable" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Port 0 IPv4 DSCP enable" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Port 0 Receive Checksum Enable" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="P0_FLOW_ID_OFFSET_REG" description=" CPPI Port 0 Flow ID Offset " id="P0_FLOW_ID_OFFSET_REG" offset="0x21008" width="32">
    
  <bitfield begin="13" description="This value is added to the thread/Flow_ID in CPPI transmit PSI Info Word 0" end="0" id="" rwaccess="RW" width="14"></bitfield>
  </register>
  
  
  <register acronym="P0_BLK_CNT_REG" description=" CPPI Port 0 FIFO Block Usage Count " id="P0_BLK_CNT_REG" offset="0x21010" width="32">
    
  <bitfield begin="12" description="Port 0 Transmit Block Count Usage" end="8" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="5" description="Port 0 Receive Block Count Usage" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="P0_PORT_VLAN_REG" description=" CPPI Port 0 VLAN " id="P0_PORT_VLAN_REG" offset="0x21014" width="32">
    
  <bitfield begin="15" description="Port VLAN Priority" end="13" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="12" description="Port CFI bit" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Port VLAN ID" end="0" id="" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="P0_TX_PRI_MAP_REG" description=" CPPI Port 0 Tx Header Pri to Switch Pri Mapping " id="P0_TX_PRI_MAP_REG" offset="0x21018" width="32">
    
  <bitfield begin="30" description="Priority 7" end="28" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Priority 6" end="24" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Priority 5" end="20" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Priority 4" end="16" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Priority 3" end="12" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Priority 2" end="8" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Priority 1" end="4" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Priority 0" end="0" id="" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="P0_PRI_CTL_REG" description=" CPPI Port 0 Priority Control " id="P0_PRI_CTL_REG" offset="0x2101C" width="32">
    
  <bitfield begin="23" description="Receive Priority Based Flow Control Enable (per priority)" end="16" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="8" description="Receive Priority Type" end="8" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="P0_RX_PRI_MAP_REG" description=" CPPI Port 0 RX Pkt Pri to Header Pri Map " id="P0_RX_PRI_MAP_REG" offset="0x21020" width="32">
    
  <bitfield begin="30" description="Priority 7" end="28" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Priority 6" end="24" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Priority 5" end="20" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Priority 4" end="16" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Priority 3" end="12" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Priority 2" end="8" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Priority 1" end="4" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Priority 0" end="0" id="" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="P0_RX_MAXLEN_REG" description=" CPPI Port 0 Receive Frame Max Length " id="P0_RX_MAXLEN_REG" offset="0x21024" width="32">
    
  <bitfield begin="13" description="Rx Maximum Frame Length" end="0" id="" rwaccess="RW" width="14"></bitfield>
  </register>
  
  
  <register acronym="P0_TX_BLKS_PRI_REG" description=" CPPI Port 0 Transmit Block Sub Per Priority " id="P0_TX_BLKS_PRI_REG" offset="0x21028" width="32">
    
  <bitfield begin="31" description="Priority 7 Port Transmit Blocks" end="28" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Priority 6 Port Transmit Blocks" end="24" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="23" description="Priority 5 Port Transmit Blocks" end="20" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description="Priority 4 Port Transmit Blocks" end="16" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Priority 3 Port Transmit Blocks" end="12" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Priority 2 Port Transmit Blocks" end="8" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Priority 1 Port Transmit Blocks" end="4" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="Priority 0 Port Transmit Blocks" end="0" id="" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="P0_IDLE2LPI_REG" description=" Port 0 EEE Idle to LPI counter " id="P0_IDLE2LPI_REG" offset="0x21030" width="32">
    
  <bitfield begin="23" description="Port 0 EEE Idle to LPI counter load value" end="0" id="" rwaccess="RW" width="24"></bitfield>
  </register>
  
  
  <register acronym="P0_LPI2WAKE_REG" description=" Port 0 EEE LPI to wake counter " id="P0_LPI2WAKE_REG" offset="0x21034" width="32">
    
  <bitfield begin="23" description="Port 0 EEE LPI to wake counter load value" end="0" id="" rwaccess="RW" width="24"></bitfield>
  </register>
  
  
  <register acronym="P0_EEE_STATUS_REG" description=" Port 0 EEE status " id="P0_EEE_STATUS_REG" offset="0x21038" width="32">
    
  <bitfield begin="6" description="CPPI port 0 transmit FIFO (switch egress) is empty - contains no packets" end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="CPPI port 0 receive  FIFO (switch ingress) is empty - contains no packets" end="5" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="CPPI port 0 transmit FIFO hold - asserted in the LPI state and during the LPI2WAKE count time" end="4" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="CPPI port 0 transmit wakeup - asserted in the transmit LPI2WAKE count time" end="3" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="CPPI port 0 transmit LPI state - asserted when the port 0 transmit is in the LPI state" end="2" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="CPPI port 0 receive LPI state - asserted when the port 0 receive is in the LPI state" end="1" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="CPPI port 0 wait idle to LPI - asserted when port 0 is counting the IDLE2LPI time" end="0" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="P0_RX_PKTS_PRI_REG" description=" CPPI Port Receive Packets per priority " id="P0_RX_PKTS_PRI_REG" offset="0x2103C" width="32">
    
  <bitfield begin="31" description="Priority 7 Port Port 0 Receive Packets" end="28" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Priority 6 Port Port 0 Receive Packets" end="24" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="23" description="Priority 5 Port Port 0 Receive Packets" end="20" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description="Priority 4 Port Port 0 Receive Packets" end="16" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Priority 3 Port Port 0 Receive Packets" end="12" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Priority 2 Port Port 0 Receive Packets" end="8" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Priority 1 Port Port 0 Receive Packets" end="4" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="Priority 0 Port Port 0 Receive Packets" end="0" id="" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="P0_RX_GAP_REG" description=" Port 0 Receive Gap Register " id="P0_RX_GAP_REG" offset="0x2104C" width="32">
    
  <bitfield begin="25" description="Port 0 Receive Gap Count" end="16" id="" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="7" description="Port 0 Receive Gap Enable" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="P0_FIFO_STATUS_REG" description=" Port 0 FIFO Status " id="P0_FIFO_STATUS_REG" offset="0x21050" width="32">
    
  <bitfield begin="7" description="Port 0 FIFO Status" end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="P0_RX_DSCP_MAP_REG_0" description=" CPPI Port 0 Receive IPV4/IPV6 DSCP Map N " id="P0_RX_DSCP_MAP_REG_0" offset="0x21120" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="P0_RX_DSCP_MAP_REG_1" description=" CPPI Port 0 Receive IPV4/IPV6 DSCP Map N " id="P0_RX_DSCP_MAP_REG_1" offset="0x21124" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="P0_RX_DSCP_MAP_REG_2" description=" CPPI Port 0 Receive IPV4/IPV6 DSCP Map N " id="P0_RX_DSCP_MAP_REG_2" offset="0x21128" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="P0_RX_DSCP_MAP_REG_3" description=" CPPI Port 0 Receive IPV4/IPV6 DSCP Map N " id="P0_RX_DSCP_MAP_REG_3" offset="0x2112C" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="P0_RX_DSCP_MAP_REG_4" description=" CPPI Port 0 Receive IPV4/IPV6 DSCP Map N " id="P0_RX_DSCP_MAP_REG_4" offset="0x21130" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="P0_RX_DSCP_MAP_REG_5" description=" CPPI Port 0 Receive IPV4/IPV6 DSCP Map N " id="P0_RX_DSCP_MAP_REG_5" offset="0x21134" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="P0_RX_DSCP_MAP_REG_6" description=" CPPI Port 0 Receive IPV4/IPV6 DSCP Map N " id="P0_RX_DSCP_MAP_REG_6" offset="0x21138" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="P0_RX_DSCP_MAP_REG_7" description=" CPPI Port 0 Receive IPV4/IPV6 DSCP Map N " id="P0_RX_DSCP_MAP_REG_7" offset="0x2113C" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="P0_PRI_CIR_REG_0" description=" CPPI Port 0 Rx Priority P Committed Information Rate " id="P0_PRI_CIR_REG_0" offset="0x21140" width="32">
    
  <bitfield begin="27" description="Priority N CIR" end="0" id="" rwaccess="RW" width="28"></bitfield>
  </register>
  
  
  <register acronym="P0_PRI_CIR_REG_1" description=" CPPI Port 0 Rx Priority P Committed Information Rate " id="P0_PRI_CIR_REG_1" offset="0x21144" width="32">
    
  <bitfield begin="27" description="Priority N CIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_PRI_CIR_REG_2" description=" CPPI Port 0 Rx Priority P Committed Information Rate " id="P0_PRI_CIR_REG_2" offset="0x21148" width="32">
    
  <bitfield begin="27" description="Priority N CIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_PRI_CIR_REG_3" description=" CPPI Port 0 Rx Priority P Committed Information Rate " id="P0_PRI_CIR_REG_3" offset="0x2114C" width="32">
    
  <bitfield begin="27" description="Priority N CIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_PRI_CIR_REG_4" description=" CPPI Port 0 Rx Priority P Committed Information Rate " id="P0_PRI_CIR_REG_4" offset="0x21150" width="32">
    
  <bitfield begin="27" description="Priority N CIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_PRI_CIR_REG_5" description=" CPPI Port 0 Rx Priority P Committed Information Rate " id="P0_PRI_CIR_REG_5" offset="0x21154" width="32">
    
  <bitfield begin="27" description="Priority N CIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_PRI_CIR_REG_6" description=" CPPI Port 0 Rx Priority P Committed Information Rate " id="P0_PRI_CIR_REG_6" offset="0x21158" width="32">
    
  <bitfield begin="27" description="Priority N CIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_PRI_CIR_REG_7" description=" CPPI Port 0 Rx Priority P Committed Information Rate " id="P0_PRI_CIR_REG_7" offset="0x2115C" width="32">
    
  <bitfield begin="27" description="Priority N CIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_PRI_EIR_REG_0" description=" CPPI Port 0 Rx Priority P Excess Information Rate " id="P0_PRI_EIR_REG_0" offset="0x21160" width="32">
    
  <bitfield begin="27" description="Priority N EIR" end="0" id="" rwaccess="RW" width="28"></bitfield>
  </register>
  
  
  <register acronym="P0_PRI_EIR_REG_1" description=" CPPI Port 0 Rx Priority P Excess Information Rate " id="P0_PRI_EIR_REG_1" offset="0x21164" width="32">
    
  <bitfield begin="27" description="Priority N EIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_PRI_EIR_REG_2" description=" CPPI Port 0 Rx Priority P Excess Information Rate " id="P0_PRI_EIR_REG_2" offset="0x21168" width="32">
    
  <bitfield begin="27" description="Priority N EIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_PRI_EIR_REG_3" description=" CPPI Port 0 Rx Priority P Excess Information Rate " id="P0_PRI_EIR_REG_3" offset="0x2116C" width="32">
    
  <bitfield begin="27" description="Priority N EIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_PRI_EIR_REG_4" description=" CPPI Port 0 Rx Priority P Excess Information Rate " id="P0_PRI_EIR_REG_4" offset="0x21170" width="32">
    
  <bitfield begin="27" description="Priority N EIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_PRI_EIR_REG_5" description=" CPPI Port 0 Rx Priority P Excess Information Rate " id="P0_PRI_EIR_REG_5" offset="0x21174" width="32">
    
  <bitfield begin="27" description="Priority N EIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_PRI_EIR_REG_6" description=" CPPI Port 0 Rx Priority P Excess Information Rate " id="P0_PRI_EIR_REG_6" offset="0x21178" width="32">
    
  <bitfield begin="27" description="Priority N EIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_PRI_EIR_REG_7" description=" CPPI Port 0 Rx Priority P Excess Information Rate " id="P0_PRI_EIR_REG_7" offset="0x2117C" width="32">
    
  <bitfield begin="27" description="Priority N EIR" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="P0_TX_D_THRESH_SET_L_REG" description=" CPPI Port 0 Tx PFC Destination Threshold Set Low " id="P0_TX_D_THRESH_SET_L_REG" offset="0x21180" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="P0_TX_D_THRESH_SET_H_REG" description=" CPPI Port 0 Tx PFC Destination Threshold Set High " id="P0_TX_D_THRESH_SET_H_REG" offset="0x21184" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="P0_TX_D_THRESH_CLR_L_REG" description=" CPPI Port 0 Tx PFC Destination Threshold Clr Low " id="P0_TX_D_THRESH_CLR_L_REG" offset="0x21188" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="P0_TX_D_THRESH_CLR_H_REG" description=" CPPI Port 0 Tx PFC Destination Threshold Clr High " id="P0_TX_D_THRESH_CLR_H_REG" offset="0x2118C" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="P0_TX_G_BUF_THRESH_SET_L_REG" description=" CPPI Port 0 Tx PFC Global Buffer Threshold Set Low " id="P0_TX_G_BUF_THRESH_SET_L_REG" offset="0x21190" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="P0_TX_G_BUF_THRESH_SET_H_REG" description=" CPPI Port 0 Tx PFC Global Buffer Threshold Set High " id="P0_TX_G_BUF_THRESH_SET_H_REG" offset="0x21194" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="P0_TX_G_BUF_THRESH_CLR_L_REG" description=" CPPI Port 0 Tx PFC Global Buffer Threshold Clr Low " id="P0_TX_G_BUF_THRESH_CLR_L_REG" offset="0x21198" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="P0_TX_G_BUF_THRESH_CLR_H_REG" description=" CPPI Port 0 Tx PFC Global Buffer Threshold Clr High " id="P0_TX_G_BUF_THRESH_CLR_H_REG" offset="0x2119C" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="P0_SRC_ID_A_REG" description=" CPPI Port 0 CPPI Source ID A " id="P0_SRC_ID_A_REG" offset="0x21300" width="32">
    
  <bitfield begin="31" description="Port 4 CPPI Info Word0 Source ID Value" end="24" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Port 3 CPPI Info Word0 Source ID Value" end="16" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Port 2 CPPI Info Word0 Source ID Value" end="8" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Port 1 CPPI Info Word0 Source ID Value" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="P0_SRC_ID_B_REG" description=" CPPI Port 0 CPPI Source ID B " id="P0_SRC_ID_B_REG" offset="0x21304" width="32">
    
  <bitfield begin="31" description="Port 8 CPPI Info Word0 Source ID Value" end="24" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Port 7 CPPI Info Word0 Source ID Value" end="16" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Port 6 CPPI Info Word0 Source ID Value" end="8" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Port 5 CPPI Info Word0 Source ID Value" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="P0_HOST_BLKS_PRI_REG" description=" CPPI Port 0 Host Blocks Priority " id="P0_HOST_BLKS_PRI_REG" offset="0x21320" width="32">
    
  <bitfield begin="31" description="Priority 7 Host Blocks" end="28" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Priority 6 Host Blocks" end="24" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="23" description="Priority 5 Host Blocks" end="20" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description="Priority 4 Host Blocks" end="16" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Priority 3 Host Blocks" end="12" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Priority 2 Host Blocks" end="8" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Priority 1 Host Blocks" end="4" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="Priority 0 Host Blocks" end="0" id="" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="PN_RESERVED_REG" description=" Reserved " id="PN_RESERVED_REG" offset="0x22000" width="32">
    
  <bitfield begin="31" description="Reserved register for memory map alignment" end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="PN_CONTROL_REG" description=" Enet Port N Control " id="PN_CONTROL_REG" offset="0x22004" width="32">
    
  <bitfield begin="17" description="EST Port Enable" end="17" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Port 0 Receive ECC Error Enable" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Port 0 Transmit ECC Error Enable" end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Transmit LPI clockstop enable" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="IPv6 DSCP enable" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="IPv4 DSCP enable" end="1" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PN_MAX_BLKS_REG" description=" Enet Port N FIFO Max Blocks " id="PN_MAX_BLKS_REG" offset="0x22008" width="32">
    
  <bitfield begin="15" description="Transmit FIFO maximum blocks" end="8" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Receive FIFO maximum blocks" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PN_BLK_CNT_REG" description=" Enet Port N FIFO Block Usage Count " id="PN_BLK_CNT_REG" offset="0x22010" width="32">
    
  <bitfield begin="21" description="Receive Prempt Queue Block Count Usage" end="16" id="" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="12" description="Transmit Block Count Usage" end="8" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="5" description="Receive Block Count Usage" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="PN_PORT_VLAN_REG" description=" Enet Port N VLAN " id="PN_PORT_VLAN_REG" offset="0x22014" width="32">
    
  <bitfield begin="15" description="Port VLAN Priority" end="13" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="12" description="Port CFI bit" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Port VLAN ID" end="0" id="" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="PN_TX_PRI_MAP_REG" description=" Enet Port N Tx Header Pri to Switch Pri Mapping " id="PN_TX_PRI_MAP_REG" offset="0x22018" width="32">
    
  <bitfield begin="30" description="Priority 7" end="28" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Priority 6" end="24" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Priority 5" end="20" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Priority 4" end="16" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Priority 3" end="12" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Priority 2" end="8" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Priority 1" end="4" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Priority 0" end="0" id="" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PN_PRI_CTL_REG" description=" Enet Port N Priority Control " id="PN_PRI_CTL_REG" offset="0x2201C" width="32">
    
  <bitfield begin="31" description="Transmit Priority Based Flow Control Enable (per priority)" end="24" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Receive Priority Based Flow Control Enable (per priority)" end="16" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Transmit FIFO Blocks that must be free before a non rate-limited CPPI Port 0 receive thread can begin sending a packet" end="12" id="" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="PN_RX_PRI_MAP_REG" description=" Enet Port N RX Pkt Pri to Header Pri Map " id="PN_RX_PRI_MAP_REG" offset="0x22020" width="32">
    
  <bitfield begin="30" description="Priority 7" end="28" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="Priority 6" end="24" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="Priority 5" end="20" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="Priority 4" end="16" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="Priority 3" end="12" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="Priority 2" end="8" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="Priority 1" end="4" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="Priority 0" end="0" id="" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PN_RX_MAXLEN_REG" description=" Enet Port N Receive Frame Max Length " id="PN_RX_MAXLEN_REG" offset="0x22024" width="32">
    
  <bitfield begin="13" description="Rx Maximum Frame Length" end="0" id="" rwaccess="RW" width="14"></bitfield>
  </register>
  
  
  <register acronym="PN_TX_BLKS_PRI_REG" description=" Enet Port N Transmit Block Sub Per Priority " id="PN_TX_BLKS_PRI_REG" offset="0x22028" width="32">
    
  <bitfield begin="31" description="Priority 7 Port Transmit Blocks" end="28" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="Priority 6 Port Transmit Blocks" end="24" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="23" description="Priority 5 Port Transmit Blocks" end="20" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description="Priority 4 Port Transmit Blocks" end="16" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Priority 3 Port Transmit Blocks" end="12" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="Priority 2 Port Transmit Blocks" end="8" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Priority 1 Port Transmit Blocks" end="4" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="Priority 0 Port Transmit Blocks" end="0" id="" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="PN_RX_FLOW_THRESH_REG" description=" Enet MAC Receive Flow Threshold in Receive Buffer Words " id="PN_RX_FLOW_THRESH_REG" offset="0x2202C" width="32">
    
  <bitfield begin="8" description="Receive Flow Threshold in Words" end="0" id="" rwaccess="RW" width="9"></bitfield>
  </register>
  
  
  <register acronym="PN_IDLE2LPI_REG" description=" Enet Port N EEE Idle to LPI counter " id="PN_IDLE2LPI_REG" offset="0x22030" width="32">
    
  <bitfield begin="23" description="EEE Idle to LPI counter load value" end="0" id="" rwaccess="RW" width="24"></bitfield>
  </register>
  
  
  <register acronym="PN_LPI2WAKE_REG" description=" Enet Port N EEE LPI to wake counter " id="PN_LPI2WAKE_REG" offset="0x22034" width="32">
    
  <bitfield begin="23" description="EEE LPI to wake counter load value" end="0" id="" rwaccess="RW" width="24"></bitfield>
  </register>
  
  
  <register acronym="PN_EEE_STATUS_REG" description=" Enet Port N EEE status " id="PN_EEE_STATUS_REG" offset="0x22038" width="32">
    
  <bitfield begin="6" description="Transmit FIFO (switch egress)  is empty - contains no packets" end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="Receive  FIFO (switch ingress) is empty - contains no packets" end="5" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="Transmit FIFO hold  - asserted in the LPI state and during the LPI2WAKE count time" end="4" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="Transmit wakeup     - asserted in the transmit LPI2WAKE count time" end="3" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="Transmit LPI state  - asserted when the port 0 transmit is in the LPI state" end="2" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Receive LPI state   - asserted when the port 0 receive is in the LPI state" end="1" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="CPPI port 0 wait idle to LPI - asserted when port 0 is counting the IDLE2LPI time" end="0" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="PN_FIFO_STATUS_REG" description=" Enet Port N FIFO STATUS " id="PN_FIFO_STATUS_REG" offset="0x22050" width="32">
    
  <bitfield begin="18" description="Transmit FIFO EST Buffer Active" end="18" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="17" description="Transmit FIFO EST Address Error" end="17" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="16" description="Transmit FIFO EST Count Error" end="16" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="Transmit FIFO Express Queue Priority Allow" end="8" id="" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="Transmit FIFO Priority Active" end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="PN_EST_CONTROL_REG" description=" Enet Port N EST CONTROL " id="PN_EST_CONTROL_REG" offset="0x22060" width="32">
    
  <bitfield begin="25" description="Transmit FIFO EST Fill Margin" end="16" id="" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description="Transmit FIFO EST Prempt Comparision Value" end="9" id="" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="8" description="Transmit FIFO EST Fill Enable" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Transmit FIFO EST TimeStamp Priority" end="5" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description="Transmit FIFO EST TimeStamp One Priority" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Transmit FIFO EST TimeStamp First Express Packet" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Transmit FIFO EST TimeStamp Enable" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Transmit FIFO EST Buffer Select" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Transmit FIFO EST One Buffer" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PN_RX_DSCP_MAP_REG_0" description=" Enet Port N Receive IPV4/IPV6 DSCP Map M " id="PN_RX_DSCP_MAP_REG_0" offset="0x22120" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PN_RX_DSCP_MAP_REG_1" description=" Enet Port N Receive IPV4/IPV6 DSCP Map M " id="PN_RX_DSCP_MAP_REG_1" offset="0x22124" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="PN_RX_DSCP_MAP_REG_2" description=" Enet Port N Receive IPV4/IPV6 DSCP Map M " id="PN_RX_DSCP_MAP_REG_2" offset="0x22128" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="PN_RX_DSCP_MAP_REG_3" description=" Enet Port N Receive IPV4/IPV6 DSCP Map M " id="PN_RX_DSCP_MAP_REG_3" offset="0x2212C" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="PN_RX_DSCP_MAP_REG_4" description=" Enet Port N Receive IPV4/IPV6 DSCP Map M " id="PN_RX_DSCP_MAP_REG_4" offset="0x22130" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="PN_RX_DSCP_MAP_REG_5" description=" Enet Port N Receive IPV4/IPV6 DSCP Map M " id="PN_RX_DSCP_MAP_REG_5" offset="0x22134" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="PN_RX_DSCP_MAP_REG_6" description=" Enet Port N Receive IPV4/IPV6 DSCP Map M " id="PN_RX_DSCP_MAP_REG_6" offset="0x22138" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="PN_RX_DSCP_MAP_REG_7" description=" Enet Port N Receive IPV4/IPV6 DSCP Map M " id="PN_RX_DSCP_MAP_REG_7" offset="0x2213C" width="32">
    
  <bitfield begin="30" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" end="28" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="26" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" end="24" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="22" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" end="20" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="18" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" end="16" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="14" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" end="12" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="10" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" end="8" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="6" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" end="4" id="" rwaccess="RW" width="3"/>
    
  <bitfield begin="2" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" end="0" id="" rwaccess="RW" width="3"/>
  </register>
  
  
  <register acronym="PN_PRI_CIR_REG_0" description=" Enet Port N Rx Priority P Committed Information Rate Value " id="PN_PRI_CIR_REG_0" offset="0x22140" width="32">
    
  <bitfield begin="27" description="Priority N committed information rate" end="0" id="" rwaccess="RW" width="28"></bitfield>
  </register>
  
  
  <register acronym="PN_PRI_CIR_REG_1" description=" Enet Port N Rx Priority P Committed Information Rate Value " id="PN_PRI_CIR_REG_1" offset="0x22144" width="32">
    
  <bitfield begin="27" description="Priority N committed information rate" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_PRI_CIR_REG_2" description=" Enet Port N Rx Priority P Committed Information Rate Value " id="PN_PRI_CIR_REG_2" offset="0x22148" width="32">
    
  <bitfield begin="27" description="Priority N committed information rate" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_PRI_CIR_REG_3" description=" Enet Port N Rx Priority P Committed Information Rate Value " id="PN_PRI_CIR_REG_3" offset="0x2214C" width="32">
    
  <bitfield begin="27" description="Priority N committed information rate" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_PRI_CIR_REG_4" description=" Enet Port N Rx Priority P Committed Information Rate Value " id="PN_PRI_CIR_REG_4" offset="0x22150" width="32">
    
  <bitfield begin="27" description="Priority N committed information rate" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_PRI_CIR_REG_5" description=" Enet Port N Rx Priority P Committed Information Rate Value " id="PN_PRI_CIR_REG_5" offset="0x22154" width="32">
    
  <bitfield begin="27" description="Priority N committed information rate" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_PRI_CIR_REG_6" description=" Enet Port N Rx Priority P Committed Information Rate Value " id="PN_PRI_CIR_REG_6" offset="0x22158" width="32">
    
  <bitfield begin="27" description="Priority N committed information rate" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_PRI_CIR_REG_7" description=" Enet Port N Rx Priority P Committed Information Rate Value " id="PN_PRI_CIR_REG_7" offset="0x2215C" width="32">
    
  <bitfield begin="27" description="Priority N committed information rate" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_PRI_EIR_REG_0" description=" Enet Port N Rx Priority P Excess Informatoin Rate Value " id="PN_PRI_EIR_REG_0" offset="0x22160" width="32">
    
  <bitfield begin="27" description="Priority N Excess Information Rate count" end="0" id="" rwaccess="RW" width="28"></bitfield>
  </register>
  
  
  <register acronym="PN_PRI_EIR_REG_1" description=" Enet Port N Rx Priority P Excess Informatoin Rate Value " id="PN_PRI_EIR_REG_1" offset="0x22164" width="32">
    
  <bitfield begin="27" description="Priority N Excess Information Rate count" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_PRI_EIR_REG_2" description=" Enet Port N Rx Priority P Excess Informatoin Rate Value " id="PN_PRI_EIR_REG_2" offset="0x22168" width="32">
    
  <bitfield begin="27" description="Priority N Excess Information Rate count" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_PRI_EIR_REG_3" description=" Enet Port N Rx Priority P Excess Informatoin Rate Value " id="PN_PRI_EIR_REG_3" offset="0x2216C" width="32">
    
  <bitfield begin="27" description="Priority N Excess Information Rate count" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_PRI_EIR_REG_4" description=" Enet Port N Rx Priority P Excess Informatoin Rate Value " id="PN_PRI_EIR_REG_4" offset="0x22170" width="32">
    
  <bitfield begin="27" description="Priority N Excess Information Rate count" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_PRI_EIR_REG_5" description=" Enet Port N Rx Priority P Excess Informatoin Rate Value " id="PN_PRI_EIR_REG_5" offset="0x22174" width="32">
    
  <bitfield begin="27" description="Priority N Excess Information Rate count" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_PRI_EIR_REG_6" description=" Enet Port N Rx Priority P Excess Informatoin Rate Value " id="PN_PRI_EIR_REG_6" offset="0x22178" width="32">
    
  <bitfield begin="27" description="Priority N Excess Information Rate count" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_PRI_EIR_REG_7" description=" Enet Port N Rx Priority P Excess Informatoin Rate Value " id="PN_PRI_EIR_REG_7" offset="0x2217C" width="32">
    
  <bitfield begin="27" description="Priority N Excess Information Rate count" end="0" id="" rwaccess="RW" width="28"/>
  </register>
  
  
  <register acronym="PN_TX_D_THRESH_SET_L_REG" description=" Enet Port N Tx PFC Destination Threshold Set Low " id="PN_TX_D_THRESH_SET_L_REG" offset="0x22180" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="PN_TX_D_THRESH_SET_H_REG" description=" Enet Port N Tx PFC Destination Threshold Set High " id="PN_TX_D_THRESH_SET_H_REG" offset="0x22184" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="PN_TX_D_THRESH_CLR_L_REG" description=" Enet Port N Tx PFC Destination Threshold Clr Low " id="PN_TX_D_THRESH_CLR_L_REG" offset="0x22188" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="PN_TX_D_THRESH_CLR_H_REG" description=" Enet Port N Tx PFC Destination Threshold Clr High " id="PN_TX_D_THRESH_CLR_H_REG" offset="0x2218C" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="PN_TX_G_BUF_THRESH_SET_L_REG" description=" Enet Port N Tx PFC Global Buffer Threshold Set Low " id="PN_TX_G_BUF_THRESH_SET_L_REG" offset="0x22190" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="PN_TX_G_BUF_THRESH_SET_H_REG" description=" Enet Port N Tx PFC Global Buffer Threshold Set High " id="PN_TX_G_BUF_THRESH_SET_H_REG" offset="0x22194" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="PN_TX_G_BUF_THRESH_CLR_L_REG" description=" Enet Port N Tx PFC Global Buffer Threshold Clr Low " id="PN_TX_G_BUF_THRESH_CLR_L_REG" offset="0x22198" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="PN_TX_G_BUF_THRESH_CLR_H_REG" description=" Enet Port N Tx PFC Global Buffer Threshold Clr High " id="PN_TX_G_BUF_THRESH_CLR_H_REG" offset="0x2219C" width="32">
    
  <bitfield begin="28" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="PN_TX_D_OFLOW_ADDVAL_L_REG" description=" Enet Port N Tx Destination Out Flow Add Values Low " id="PN_TX_D_OFLOW_ADDVAL_L_REG" offset="0x22300" width="32">
    
  <bitfield begin="28" description="Port PFC Destination Based Out Flow Add Value for Priority 3" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port PFC Destination Based Out Flow Add Value for Priority 2" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port PFC Destination Based Out Flow Add Value for Priority 1" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port PFC Destination Based Out Flow Add Value for Priority 0" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="PN_TX_D_OFLOW_ADDVAL_H_REG" description=" Enet Port N Tx Destination Out Flow Add Values High " id="PN_TX_D_OFLOW_ADDVAL_H_REG" offset="0x22304" width="32">
    
  <bitfield begin="28" description="Port PFC Destination Based Out Flow Add Value for Priority 7" end="24" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="20" description="Port PFC Destination Based Out Flow Add Value for Priority 6" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="12" description="Port PFC Destination Based Out Flow Add Value for Priority 5" end="8" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="4" description="Port PFC Destination Based Out Flow Add Value for Priority 4" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="PN_SA_L_REG" description=" Enet Port N Tx Pause Frame Source Address Low " id="PN_SA_L_REG" offset="0x22308" width="32">
    
  <bitfield begin="15" description="Source Address Lower 8 bits" end="8" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Source Address bits 15:8" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PN_SA_H_REG" description=" Enet Port N Tx Pause Frame Source Address High " id="PN_SA_H_REG" offset="0x2230C" width="32">
    
  <bitfield begin="31" description="Source Address bits 23:16" end="24" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Source Address bits 31:24" end="16" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Source Address bits 39:32" end="8" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Source Address bits 47:40" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PN_TS_CTL_REG" description=" Enet Port N Time Sync Control " id="PN_TS_CTL_REG" offset="0x22310" width="32">
    
  <bitfield begin="31" description="Time Sync Message Type Enable" end="16" id="" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="11" description="Time Sync Transmit Host Time Stamp Enable" end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Time Synce Transmit Annex E Enable" end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Time Synce Receive Annex E Enable" end="9" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Time Sync LTYPE 2 enable transmit and receive" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Time Synce Transmit Annex D Enable" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Time Sync Transmit VLAN LTYPE 2 enable" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Time Sync Transmit VLAN LTYPE 1 enable" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Time Synce Transmit Annex F Enable" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Time Synce Receive Annex D Enable" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Time Sync Receive VLAN LTYPE 2 enable" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Time Sync Receive VLAN LTYPE 1 enable" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Time Synce Receive Annex F Enable" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PN_TS_SEQ_LTYPE_REG" description=" Enet Port N Time Sync LTYPE (and SEQ_ID_OFFSET) " id="PN_TS_SEQ_LTYPE_REG" offset="0x22314" width="32">
    
  <bitfield begin="21" description="Time Sync Sequence ID Offset" end="16" id="" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="Time Sync LTYPE1" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PN_TS_VLAN_LTYPE_REG" description=" Enet Port N Time Sync VLAN2 and VLAN2 " id="PN_TS_VLAN_LTYPE_REG" offset="0x22318" width="32">
    
  <bitfield begin="31" description="Time Sync VLAN LTYPE2" end="16" id="" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Time Sync VLAN LTYPE1" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PN_TS_CTL_LTYPE2_REG" description=" Enet Port N Time Sync Control and LTYPE 2 " id="PN_TS_CTL_LTYPE2_REG" offset="0x2231C" width="32">
    
  <bitfield begin="24" description="Time Sync Unicast Enable" end="24" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Time Sync Time to Live Non-zero Enable" end="23" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="Time Sync Destination IP Address 320 Enable" end="22" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Time Sync Destination IP Address 319 Enable" end="21" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Time Sync Destination IP Address 132 Enable" end="20" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Time Sync Destination IP Address 131 Enable" end="19" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Time Sync Destination IP Address 130 Enable" end="18" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Time Sync Destination IP Address 129 Enable" end="17" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Time Sync Destination IP Address 107 Enable" end="16" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Time Sync LTYPE2" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PN_TS_CTL2_REG" description=" Enet Port N Time Sync Control 2 " id="PN_TS_CTL2_REG" offset="0x22320" width="32">
    
  <bitfield begin="21" description="Time Sync Domain Offset" end="16" id="" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="15" description="Time Sync Multicast Destination Address Type Enable" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PN_MAC_CONTROL_REG" description=" Enet Port N Mac Control " id="PN_MAC_CONTROL_REG" offset="0x22330" width="32">
    
  <bitfield begin="24" description="RX Copy MAC Control Frames Enable" end="24" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="RX Copy Short Frames Enable" end="23" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="RX Copy Error Frames Enable" end="22" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Transmit Short Gap Limit Enable" end="21" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="External Transmit Flow Control Enable" end="20" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="External Receive Flow Control Enable" end="19" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="External Enable" end="18" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Gigabit Mode Force" end="17" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Interface Control B" end="16" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Interface Control A" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Port CRC Type" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Command Idle" end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Transmit Short Gap Enable" end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Gigabit Mode" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Transmit Pacing Enable" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="GMII Enable" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Transmit Flow Control Enable" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Receive Flow Control Enable" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Manufacturing Test Mode" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Loop Back Mode" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Full Duplex mode" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PN_MAC_STATUS_REG" description=" Enet Port N Mac Status " id="PN_MAC_STATUS_REG" offset="0x22334" width="32">
    
  <bitfield begin="31" description="cpxmac_sl IDLE" end="31" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="Express cpxmac_sl IDLE" end="30" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="Prempt and Express cpxmac_sl Transmit IDLE" end="28" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="Top of receive FIFO flow control trigger occurred. This bit is write one to clear." end="27" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="The lowest priority that caused top of receive FIFO flow control trigger since the last write to clear. This field is write 0x7 to clear." end="24" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="23" description="Transmit Priority Based Flow Control Active (priority 7 down to 0)" end="16" id="" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="15" description="Receive Priority Based Flow Control Active (priority 7 down to 0)" end="8" id="" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="6" description="External Transmit Flow Control Enable" end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="External Receive Flow Control Enable" end="5" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="External GIG mode" end="4" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="External Fullduplex" end="3" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="Receive Flow Control Active" end="1" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="Transmit Flow Control Active" end="0" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="PN_MAC_SOFT_RESET_REG" description=" Enet Port N Mac Soft Reset " id="PN_MAC_SOFT_RESET_REG" offset="0x22338" width="32">
    
  <bitfield begin="0" description="Software reset" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PN_MAC_BOFFTEST_REG" description=" Enet Port N Mac Backoff Test " id="PN_MAC_BOFFTEST_REG" offset="0x2233C" width="32">
    
  <bitfield begin="30" description="Pacing Register Current Value" end="26" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="25" description="Backoff Random Number Generator" end="16" id="" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="15" description="Collision Count" end="12" id="" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="9" description="Backoff Count" end="0" id="" rwaccess="R" width="10"></bitfield>
  </register>
  
  
  <register acronym="PN_MAC_RX_PAUSETIMER_REG" description=" Enet Port N 802.3 Receive Pause Timer " id="PN_MAC_RX_PAUSETIMER_REG" offset="0x22340" width="32">
    
  <bitfield begin="15" description="RX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PN_MAC_RXN_PAUSETIMER_REG_0" description=" Enet Port N PFC Priority P Rx Pause Timer " id="PN_MAC_RXN_PAUSETIMER_REG_0" offset="0x22350" width="32">
    
  <bitfield begin="15" description="RX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PN_MAC_RXN_PAUSETIMER_REG_1" description=" Enet Port N PFC Priority P Rx Pause Timer " id="PN_MAC_RXN_PAUSETIMER_REG_1" offset="0x22354" width="32">
    
  <bitfield begin="15" description="RX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_RXN_PAUSETIMER_REG_2" description=" Enet Port N PFC Priority P Rx Pause Timer " id="PN_MAC_RXN_PAUSETIMER_REG_2" offset="0x22358" width="32">
    
  <bitfield begin="15" description="RX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_RXN_PAUSETIMER_REG_3" description=" Enet Port N PFC Priority P Rx Pause Timer " id="PN_MAC_RXN_PAUSETIMER_REG_3" offset="0x2235C" width="32">
    
  <bitfield begin="15" description="RX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_RXN_PAUSETIMER_REG_4" description=" Enet Port N PFC Priority P Rx Pause Timer " id="PN_MAC_RXN_PAUSETIMER_REG_4" offset="0x22360" width="32">
    
  <bitfield begin="15" description="RX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_RXN_PAUSETIMER_REG_5" description=" Enet Port N PFC Priority P Rx Pause Timer " id="PN_MAC_RXN_PAUSETIMER_REG_5" offset="0x22364" width="32">
    
  <bitfield begin="15" description="RX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_RXN_PAUSETIMER_REG_6" description=" Enet Port N PFC Priority P Rx Pause Timer " id="PN_MAC_RXN_PAUSETIMER_REG_6" offset="0x22368" width="32">
    
  <bitfield begin="15" description="RX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_RXN_PAUSETIMER_REG_7" description=" Enet Port N PFC Priority P Rx Pause Timer " id="PN_MAC_RXN_PAUSETIMER_REG_7" offset="0x2236C" width="32">
    
  <bitfield begin="15" description="RX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_TX_PAUSETIMER_REG" description=" Enet Port N 802.3 Tx Pause Timer " id="PN_MAC_TX_PAUSETIMER_REG" offset="0x22370" width="32">
    
  <bitfield begin="15" description="TX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PN_MAC_TXN_PAUSETIMER_REG_0" description=" Enet Port N PFC Priority P Tx Pause Timer " id="PN_MAC_TXN_PAUSETIMER_REG_0" offset="0x22380" width="32">
    
  <bitfield begin="15" description="TX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PN_MAC_TXN_PAUSETIMER_REG_1" description=" Enet Port N PFC Priority P Tx Pause Timer " id="PN_MAC_TXN_PAUSETIMER_REG_1" offset="0x22384" width="32">
    
  <bitfield begin="15" description="TX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_TXN_PAUSETIMER_REG_2" description=" Enet Port N PFC Priority P Tx Pause Timer " id="PN_MAC_TXN_PAUSETIMER_REG_2" offset="0x22388" width="32">
    
  <bitfield begin="15" description="TX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_TXN_PAUSETIMER_REG_3" description=" Enet Port N PFC Priority P Tx Pause Timer " id="PN_MAC_TXN_PAUSETIMER_REG_3" offset="0x2238C" width="32">
    
  <bitfield begin="15" description="TX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_TXN_PAUSETIMER_REG_4" description=" Enet Port N PFC Priority P Tx Pause Timer " id="PN_MAC_TXN_PAUSETIMER_REG_4" offset="0x22390" width="32">
    
  <bitfield begin="15" description="TX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_TXN_PAUSETIMER_REG_5" description=" Enet Port N PFC Priority P Tx Pause Timer " id="PN_MAC_TXN_PAUSETIMER_REG_5" offset="0x22394" width="32">
    
  <bitfield begin="15" description="TX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_TXN_PAUSETIMER_REG_6" description=" Enet Port N PFC Priority P Tx Pause Timer " id="PN_MAC_TXN_PAUSETIMER_REG_6" offset="0x22398" width="32">
    
  <bitfield begin="15" description="TX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_TXN_PAUSETIMER_REG_7" description=" Enet Port N PFC Priority P Tx Pause Timer " id="PN_MAC_TXN_PAUSETIMER_REG_7" offset="0x2239C" width="32">
    
  <bitfield begin="15" description="TX Pause Timer Value" end="0" id="" rwaccess="RW" width="16"/>
  </register>
  
  
  <register acronym="PN_MAC_EMCONTROL_REG" description=" Enet Port N Emulation Control " id="PN_MAC_EMCONTROL_REG" offset="0x223A0" width="32">
    
  <bitfield begin="1" description="Emulation Soft Bit" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Emulation Free Bit" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PN_MAC_TX_GAP_REG" description=" Enet Port N Tx Inter Packet Gap " id="PN_MAC_TX_GAP_REG" offset="0x223A4" width="32">
    
  <bitfield begin="15" description="Transmit Inter-Packet Gap" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PN_INTERVLAN_OPX_POINTER_REG" description=" Enet Port N Tx Egress InterVLAN Operation Pointer " id="PN_INTERVLAN_OPX_POINTER_REG" offset="0x223AC" width="32">
    
  <bitfield begin="2" description="Egress InterVLAN Operation Pointer" end="0" id="" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="PN_INTERVLAN_OPX_A_REG" description=" Enet Port N Tx Egress InterVLAN A " id="PN_INTERVLAN_OPX_A_REG" offset="0x223B0" width="32">
    
  <bitfield begin="31" description="Egress InterVLAN A" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PN_INTERVLAN_OPX_B_REG" description=" Enet Port N Tx Egress InterVLAN B " id="PN_INTERVLAN_OPX_B_REG" offset="0x223B4" width="32">
    
  <bitfield begin="31" description="Egress InterVLAN B" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PN_INTERVLAN_OPX_C_REG" description=" Enet Port N Tx Egress InterVLAN C " id="PN_INTERVLAN_OPX_C_REG" offset="0x223B8" width="32">
    
  <bitfield begin="31" description="Egress InterVLAN C" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PN_INTERVLAN_OPX_D_REG" description=" Enet Port N Tx Egress InterVLAN D " id="PN_INTERVLAN_OPX_D_REG" offset="0x223BC" width="32">
    
  <bitfield begin="15" description="Egress InterVLAN D" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="FETCH_LOC_0" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_0" offset="0x32000" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"></bitfield>
  </register>
  
  
  <register acronym="FETCH_LOC_1" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_1" offset="0x32004" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_2" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_2" offset="0x32008" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_3" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_3" offset="0x3200C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_4" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_4" offset="0x32010" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_5" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_5" offset="0x32014" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_6" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_6" offset="0x32018" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_7" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_7" offset="0x3201C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_8" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_8" offset="0x32020" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_9" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_9" offset="0x32024" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_10" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_10" offset="0x32028" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_11" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_11" offset="0x3202C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_12" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_12" offset="0x32030" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_13" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_13" offset="0x32034" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_14" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_14" offset="0x32038" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_15" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_15" offset="0x3203C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_16" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_16" offset="0x32040" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_17" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_17" offset="0x32044" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_18" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_18" offset="0x32048" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_19" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_19" offset="0x3204C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_20" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_20" offset="0x32050" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_21" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_21" offset="0x32054" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_22" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_22" offset="0x32058" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_23" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_23" offset="0x3205C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_24" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_24" offset="0x32060" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_25" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_25" offset="0x32064" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_26" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_26" offset="0x32068" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_27" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_27" offset="0x3206C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_28" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_28" offset="0x32070" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_29" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_29" offset="0x32074" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_30" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_30" offset="0x32078" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_31" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_31" offset="0x3207C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_32" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_32" offset="0x32080" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_33" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_33" offset="0x32084" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_34" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_34" offset="0x32088" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_35" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_35" offset="0x3208C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_36" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_36" offset="0x32090" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_37" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_37" offset="0x32094" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_38" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_38" offset="0x32098" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_39" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_39" offset="0x3209C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_40" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_40" offset="0x320A0" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_41" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_41" offset="0x320A4" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_42" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_42" offset="0x320A8" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_43" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_43" offset="0x320AC" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_44" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_44" offset="0x320B0" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_45" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_45" offset="0x320B4" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_46" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_46" offset="0x320B8" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_47" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_47" offset="0x320BC" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_48" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_48" offset="0x320C0" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_49" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_49" offset="0x320C4" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_50" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_50" offset="0x320C8" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_51" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_51" offset="0x320CC" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_52" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_52" offset="0x320D0" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_53" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_53" offset="0x320D4" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_54" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_54" offset="0x320D8" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_55" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_55" offset="0x320DC" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_56" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_56" offset="0x320E0" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_57" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_57" offset="0x320E4" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_58" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_58" offset="0x320E8" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_59" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_59" offset="0x320EC" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_60" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_60" offset="0x320F0" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_61" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_61" offset="0x320F4" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_62" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_62" offset="0x320F8" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_63" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_63" offset="0x320FC" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_64" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_64" offset="0x32100" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_65" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_65" offset="0x32104" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_66" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_66" offset="0x32108" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_67" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_67" offset="0x3210C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_68" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_68" offset="0x32110" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_69" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_69" offset="0x32114" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_70" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_70" offset="0x32118" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_71" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_71" offset="0x3211C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_72" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_72" offset="0x32120" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_73" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_73" offset="0x32124" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_74" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_74" offset="0x32128" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_75" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_75" offset="0x3212C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_76" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_76" offset="0x32130" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_77" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_77" offset="0x32134" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_78" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_78" offset="0x32138" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_79" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_79" offset="0x3213C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_80" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_80" offset="0x32140" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_81" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_81" offset="0x32144" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_82" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_82" offset="0x32148" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_83" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_83" offset="0x3214C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_84" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_84" offset="0x32150" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_85" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_85" offset="0x32154" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_86" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_86" offset="0x32158" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_87" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_87" offset="0x3215C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_88" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_88" offset="0x32160" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_89" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_89" offset="0x32164" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_90" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_90" offset="0x32168" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_91" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_91" offset="0x3216C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_92" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_92" offset="0x32170" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_93" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_93" offset="0x32174" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_94" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_94" offset="0x32178" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_95" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_95" offset="0x3217C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_96" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_96" offset="0x32180" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_97" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_97" offset="0x32184" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_98" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_98" offset="0x32188" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_99" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_99" offset="0x3218C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_100" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_100" offset="0x32190" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_101" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_101" offset="0x32194" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_102" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_102" offset="0x32198" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_103" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_103" offset="0x3219C" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_104" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_104" offset="0x321A0" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_105" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_105" offset="0x321A4" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_106" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_106" offset="0x321A8" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_107" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_107" offset="0x321AC" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_108" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_108" offset="0x321B0" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_109" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_109" offset="0x321B4" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_110" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_110" offset="0x321B8" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_111" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_111" offset="0x321BC" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_112" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_112" offset="0x321C0" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_113" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_113" offset="0x321C4" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_114" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_114" offset="0x321C8" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_115" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_115" offset="0x321CC" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_116" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_116" offset="0x321D0" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_117" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_117" offset="0x321D4" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_118" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_118" offset="0x321D8" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_119" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_119" offset="0x321DC" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_120" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_120" offset="0x321E0" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_121" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_121" offset="0x321E4" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_122" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_122" offset="0x321E8" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_123" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_123" offset="0x321EC" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_124" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_124" offset="0x321F0" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_125" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_125" offset="0x321F4" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_126" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_126" offset="0x321F8" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="FETCH_LOC_127" description=" The Revision Register contains the ID and revision information. " id="FETCH_LOC_127" offset="0x321FC" width="32">
    
  <bitfield begin="21" description="RAM Location" end="0" id="" rwaccess="RW" width="22"/>
  </register>
  
  
  <register acronym="CPDMA_FH_IDVER_REG" description=" CPDMA Transmit IDVER " id="CPDMA_FH_IDVER_REG" offset="0x34000" width="32">
    
  <bitfield begin="31" description="CPDMA Transmit IDVER" end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH_CONTROL_REG" description=" CPDMA Transmit Control Register " id="CPDMA_FH_CONTROL_REG" offset="0x34004" width="32">
    
  <bitfield begin="0" description="CPDMA Transmit DMA Enable" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH_TEARDOWN_REG" description=" CPDMA Transmit Teardown Register " id="CPDMA_FH_TEARDOWN_REG" offset="0x34008" width="32">
    
  <bitfield begin="31" description="CPDMA Transmit Teardown Ready" end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="CPDMA Transmit Teardown Channel" end="0" id="" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH_IDVER_REG" description=" CPDMA Receive IDVER " id="CPDMA_TH_IDVER_REG" offset="0x34010" width="32">
    
  <bitfield begin="31" description="CPDMA Receive IDVER" end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH_CONTROL_REG" description=" CPDMA Receive Control Register " id="CPDMA_TH_CONTROL_REG" offset="0x34014" width="32">
    
  <bitfield begin="0" description="CPDMA Receive DMA Enable" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH_TEARDOWN_REG" description=" CPDMA Receive Teardown Register " id="CPDMA_TH_TEARDOWN_REG" offset="0x34018" width="32">
    
  <bitfield begin="31" description="CPDMA Receive Teardown Ready" end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="CPDMA Receive Teardown Channel" end="0" id="" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_SOFT_RESET_REG" description=" CPDMA Soft Reset Register " id="CPDMA_SOFT_RESET_REG" offset="0x3401C" width="32">
    
  <bitfield begin="0" description="CPDMA and CPSW Soft Reset Enable" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_CONTROL_REG" description=" CPDMA Control Register " id="CPDMA_CONTROL_REG" offset="0x34020" width="32">
    
  <bitfield begin="6" description="CPDMA Receive TimeStamp Encapsulated" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="CPDMA Receive VLAN Encapsulated" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="CPDMA Receive Copy Error Frames" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="CPDMA Command Idle" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="CPDMA Receive Offset/Length Word Write Block" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="CPDMA Receive Ownership Write Bit Value" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="CPDMA Transmit Queue Priority Type" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_STATUS_REG" description=" CPDMA Status Register " id="CPDMA_STATUS_REG" offset="0x34024" width="32">
    
  <bitfield begin="31" description="CPDMA Transmit Host Error Code" end="31" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="CPDMA Transmit Host Error Code" end="20" id="" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="18" description="CPDMA Transmit Error Channel Number" end="16" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="15" description="CPDMA Receive Host Error Code" end="12" id="" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="10" description="CPDMA Receive Error Channel Number" end="8" id="" rwaccess="R" width="3"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH_BUFFER_OFFSET_REG" description=" CPDMA Receive Buffer Offset Register " id="CPDMA_TH_BUFFER_OFFSET_REG" offset="0x34028" width="32">
    
  <bitfield begin="10" description="CPDMA Receive Buffer Offset Register" end="0" id="" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_EMULATION_CONTROL_REG" description=" CPDMA Receive Buffer Offset Register " id="CPDMA_EMULATION_CONTROL_REG" offset="0x3402C" width="32">
    
  <bitfield begin="1" description="CPDMA Receive Buffer Offset Register" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="CPDMA Receive Buffer Offset Register" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH_INTSTAT_RAW_REG" description=" CPDMA FHost Interrupt Status RAW " id="CPDMA_FH_INTSTAT_RAW_REG" offset="0x34080" width="32">
    
  <bitfield begin="7" description="CPDMA FHost Channel 7 Interrupt Pending RAW" end="7" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="CPDMA FHost Channel 6 Interrupt Pending RAW" end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="CPDMA FHost Channel 5 Interrupt Pending RAW" end="5" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="CPDMA FHost Channel 4 Interrupt Pending RAW" end="4" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="CPDMA FHost Channel 3 Interrupt Pending RAW" end="3" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="CPDMA FHost Channel 2 Interrupt Pending RAW" end="2" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="CPDMA FHost Channel 1 Interrupt Pending RAW" end="1" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="CPDMA FHost Channel 0 Interrupt Pending RAW" end="0" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH_INTSTAT_MASKED_REG" description=" CPDMA FHost Interrupt Status MASKED " id="CPDMA_FH_INTSTAT_MASKED_REG" offset="0x34084" width="32">
    
  <bitfield begin="7" description="CPDMA FHost Channel 7 Interrupt Pending MASKED" end="7" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="CPDMA FHost Channel 6 Interrupt Pending MASKED" end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="CPDMA FHost Channel 5 Interrupt Pending MASKED" end="5" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="CPDMA FHost Channel 4 Interrupt Pending MASKED" end="4" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="CPDMA FHost Channel 3 Interrupt Pending MASKED" end="3" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="CPDMA FHost Channel 2 Interrupt Pending MASKED" end="2" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="CPDMA FHost Channel 1 Interrupt Pending MASKED" end="1" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="CPDMA FHost Channel 0 Interrupt Pending MASKED" end="0" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH_INTSTAT_MASKED_SET_REG" description=" CPDMA FHost Interrupt Masked SET " id="CPDMA_FH_INTSTAT_MASKED_SET_REG" offset="0x34088" width="32">
    
  <bitfield begin="7" description="CPDMA FHost Channel 7 Interrupt Pending MASKED Set" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="CPDMA FHost Channel 6 Interrupt Pending MASKED Set" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="CPDMA FHost Channel 5 Interrupt Pending MASKED Set" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="CPDMA FHost Channel 4 Interrupt Pending MASKED Set" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="CPDMA FHost Channel 3 Interrupt Pending MASKED Set" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="CPDMA FHost Channel 2 Interrupt Pending MASKED Set" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="CPDMA FHost Channel 1 Interrupt Pending MASKED Set" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="CPDMA FHost Channel 0 Interrupt Pending MASKED Set" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH_INTSTAT_MASKED_CLR_REG" description=" CPDMA FHost Interrupt Masked CLR " id="CPDMA_FH_INTSTAT_MASKED_CLR_REG" offset="0x3408C" width="32">
    
  <bitfield begin="7" description="CPDMA FHost Channel 7 Interrupt Pending MASKED Clr" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="CPDMA FHost Channel 6 Interrupt Pending MASKED Clr" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="CPDMA FHost Channel 5 Interrupt Pending MASKED Clr" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="CPDMA FHost Channel 4 Interrupt Pending MASKED Clr" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="CPDMA FHost Channel 3 Interrupt Pending MASKED Clr" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="CPDMA FHost Channel 2 Interrupt Pending MASKED Clr" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="CPDMA FHost Channel 1 Interrupt Pending MASKED Clr" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="CPDMA FHost Channel 0 Interrupt Pending MASKED Clr" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_IN_VECTOR_REG" description=" CPDMA DMA IN Vector " id="CPDMA_IN_VECTOR_REG" offset="0x34090" width="32">
    
  <bitfield begin="31" description="CPDMA DMA IN Vector" end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_EOI_VECTOR_REG" description=" CPDMA DMA EOI Vector " id="CPDMA_EOI_VECTOR_REG" offset="0x34094" width="32">
    
  <bitfield begin="4" description="CPDMA DMA EOI Vector" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH_INTSTAT_RAW_REG" description=" CPDMA Receive Interrupt Status RAW " id="CPDMA_TH_INTSTAT_RAW_REG" offset="0x340A0" width="32">
    
  <bitfield begin="15" description="CPDMA Receive Channel 7 Threshold Interrupt Pending RAW" end="15" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="CPDMA Receive Channel 6 Threshold Interrupt Pending RAW" end="14" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="CPDMA Receive Channel 5 Threshold Interrupt Pending RAW" end="13" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="CPDMA Receive Channel 4 Threshold Interrupt Pending RAW" end="12" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="CPDMA Receive Channel 3 Threshold Interrupt Pending RAW" end="11" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="CPDMA Receive Channel 2 Threshold Interrupt Pending RAW" end="10" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="CPDMA Receive Channel 1 Threshold Interrupt Pending RAW" end="9" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="CPDMA Receive Channel 0 Threshold Interrupt Pending RAW" end="8" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="CPDMA Receive Channel 7 Interrupt Pending RAW" end="7" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="CPDMA Receive Channel 6 Interrupt Pending RAW" end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="CPDMA Receive Channel 5 Interrupt Pending RAW" end="5" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="CPDMA Receive Channel 4 Interrupt Pending RAW" end="4" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="CPDMA Receive Channel 3 Interrupt Pending RAW" end="3" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="CPDMA Receive Channel 2 Interrupt Pending RAW" end="2" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="CPDMA Receive Channel 1 Interrupt Pending RAW" end="1" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="CPDMA Receive Channel 0 Interrupt Pending RAW" end="0" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH_INTSTAT_MASKED_REG" description=" CPDMA Receive Interrupt Status MASKED " id="CPDMA_TH_INTSTAT_MASKED_REG" offset="0x340A4" width="32">
    
  <bitfield begin="15" description="CPDMA Receive Channel 7 Threshold Interrupt Pending MASKED" end="15" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="14" description="CPDMA Receive Channel 6 Threshold Interrupt Pending MASKED" end="14" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="13" description="CPDMA Receive Channel 5 Threshold Interrupt Pending MASKED" end="13" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="12" description="CPDMA Receive Channel 4 Threshold Interrupt Pending MASKED" end="12" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="11" description="CPDMA Receive Channel 3 Threshold Interrupt Pending MASKED" end="11" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="10" description="CPDMA Receive Channel 2 Threshold Interrupt Pending MASKED" end="10" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="9" description="CPDMA Receive Channel 1 Threshold Interrupt Pending MASKED" end="9" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="8" description="CPDMA Receive Channel 0 Threshold Interrupt Pending MASKED" end="8" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="7" description="CPDMA Receive Channel 7 Interrupt Pending MASKED" end="7" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="CPDMA Receive Channel 6 Interrupt Pending MASKED" end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="5" description="CPDMA Receive Channel 5 Interrupt Pending MASKED" end="5" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="CPDMA Receive Channel 4 Interrupt Pending MASKED" end="4" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="3" description="CPDMA Receive Channel 3 Interrupt Pending MASKED" end="3" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description="CPDMA Receive Channel 2 Interrupt Pending MASKED" end="2" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="1" description="CPDMA Receive Channel 1 Interrupt Pending MASKED" end="1" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description="CPDMA Receive Channel 0 Interrupt Pending MASKED" end="0" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH_INTSTAT_SET_REG" description=" CPDMA THost Interrupt Masked SET " id="CPDMA_TH_INTSTAT_SET_REG" offset="0x340A8" width="32">
    
  <bitfield begin="15" description="CPDMA THost Channel 7 Threshold Interrupt Pending SET" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="CPDMA THost Channel 6 Threshold Interrupt Pending SET" end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="CPDMA THost Channel 5 Threshold Interrupt Pending SET" end="13" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="CPDMA THost Channel 4 Threshold Interrupt Pending SET" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="CPDMA THost Channel 3 Threshold Interrupt Pending SET" end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="CPDMA THost Channel 2 Threshold Interrupt Pending SET" end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="CPDMA THost Channel 1 Threshold Interrupt Pending SET" end="9" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="CPDMA THost Channel 0 Threshold Interrupt Pending SET" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="CPDMA THost Channel 7 Interrupt Pending SET" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="CPDMA THost Channel 6 Interrupt Pending SET" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="CPDMA THost Channel 5 Interrupt Pending SET" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="CPDMA THost Channel 4 Interrupt Pending SET" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="CPDMA THost Channel 3 Interrupt Pending SET" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="CPDMA THost Channel 2 Interrupt Pending SET" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="CPDMA THost Channel 1 Interrupt Pending SET" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="CPDMA THost Channel 0 Interrupt Pending SET" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH_INTSTAT_CLR_REG" description=" CPDMA THost Interrupt Masked CLR " id="CPDMA_TH_INTSTAT_CLR_REG" offset="0x340AC" width="32">
    
  <bitfield begin="15" description="CPDMA THost Channel 7 Threshold Interrupt Pending CLR" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="CPDMA THost Channel 6 Threshold Interrupt Pending CLR" end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="CPDMA THost Channel 5 Threshold Interrupt Pending CLR" end="13" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="CPDMA THost Channel 4 Threshold Interrupt Pending CLR" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="CPDMA THost Channel 3 Threshold Interrupt Pending CLR" end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="CPDMA THost Channel 2 Threshold Interrupt Pending CLR" end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="CPDMA THost Channel 1 Threshold Interrupt Pending CLR" end="9" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="CPDMA THost Channel 0 Threshold Interrupt Pending CLR" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="CPDMA THost Channel 7 Interrupt Pending CLR" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="CPDMA THost Channel 6 Interrupt Pending CLR" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="CPDMA THost Channel 5 Interrupt Pending CLR" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="CPDMA THost Channel 4 Interrupt Pending CLR" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="CPDMA THost Channel 3 Interrupt Pending CLR" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="CPDMA THost Channel 2 Interrupt Pending CLR" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="CPDMA THost Channel 1 Interrupt Pending CLR" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="CPDMA THost Channel 0 Interrupt Pending CLR" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_INTSTAT_RAW_REG" description=" CPDMA DMA Interrupt Status RAW " id="CPDMA_INTSTAT_RAW_REG" offset="0x340B0" width="32">
    
  <bitfield begin="1" description="CPDMA HOST Interrupt Pending RAW" end="1" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_INTSTAT_MASKED_REG" description=" CPDMA DMA Interrupt Status MASKED " id="CPDMA_INTSTAT_MASKED_REG" offset="0x340B4" width="32">
    
  <bitfield begin="1" description="CPDMA HOST Interrupt Pending MASKED" end="1" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_INTSTAT_SET_REG" description=" CPDMA DMA Interrupt Status SET " id="CPDMA_INTSTAT_SET_REG" offset="0x340B8" width="32">
    
  <bitfield begin="1" description="CPDMA HOST Interrupt Masked SET" end="1" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_INTSTAT_CLR_REG" description=" CPDMA DMA Interrupt Status CLR " id="CPDMA_INTSTAT_CLR_REG" offset="0x340BC" width="32">
    
  <bitfield begin="1" description="CPDMA HOST Interrupt Masked CLR" end="1" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH0_PENDTHRESH_REG" description=" CPDMA THost Threshold Pending Register " id="CPDMA_TH0_PENDTHRESH_REG" offset="0x340C0" width="32">
    
  <bitfield begin="7" description="CPDMA THost Threshold Pending Register" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH1_PENDTHRESH_REG" description=" CPDMA THost Threshold Pending Register " id="CPDMA_TH1_PENDTHRESH_REG" offset="0x340C4" width="32">
    
  <bitfield begin="7" description="CPDMA THost Threshold Pending Register" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH2_PENDTHRESH_REG" description=" CPDMA THost Threshold Pending Register " id="CPDMA_TH2_PENDTHRESH_REG" offset="0x340C8" width="32">
    
  <bitfield begin="7" description="CPDMA THost Threshold Pending Register" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH3_PENDTHRESH_REG" description=" CPDMA THost Threshold Pending Register " id="CPDMA_TH3_PENDTHRESH_REG" offset="0x340CC" width="32">
    
  <bitfield begin="7" description="CPDMA THost Threshold Pending Register" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH4_PENDTHRESH_REG" description=" CPDMA THost Threshold Pending Register " id="CPDMA_TH4_PENDTHRESH_REG" offset="0x340D0" width="32">
    
  <bitfield begin="7" description="CPDMA THost Threshold Pending Register" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH5_PENDTHRESH_REG" description=" CPDMA THost Threshold Pending Register " id="CPDMA_TH5_PENDTHRESH_REG" offset="0x340D4" width="32">
    
  <bitfield begin="7" description="CPDMA THost Threshold Pending Register" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH6_PENDTHRESH_REG" description=" CPDMA THost Threshold Pending Register " id="CPDMA_TH6_PENDTHRESH_REG" offset="0x340D8" width="32">
    
  <bitfield begin="7" description="CPDMA THost Threshold Pending Register" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH7_PENDTHRESH_REG" description=" CPDMA THost Threshold Pending Register " id="CPDMA_TH7_PENDTHRESH_REG" offset="0x340DC" width="32">
    
  <bitfield begin="7" description="CPDMA THost Threshold Pending Register" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH0_FREEBUFFER_REG" description=" CPDMA THost Free Buffer Count Register " id="CPDMA_TH0_FREEBUFFER_REG" offset="0x340E0" width="32">
    
  <bitfield begin="14" description="CPDMA THost Free Buffer Count Register" end="0" id="" rwaccess="RW" width="15"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH1_FREEBUFFER_REG" description=" CPDMA THost Free Buffer Count Register " id="CPDMA_TH1_FREEBUFFER_REG" offset="0x340E4" width="32">
    
  <bitfield begin="14" description="CPDMA THost Free Buffer Count Register" end="0" id="" rwaccess="RW" width="15"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH2_FREEBUFFER_REG" description=" CPDMA THost Free Buffer Count Register " id="CPDMA_TH2_FREEBUFFER_REG" offset="0x340E8" width="32">
    
  <bitfield begin="14" description="CPDMA THost Free Buffer Count Register" end="0" id="" rwaccess="RW" width="15"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH3_FREEBUFFER_REG" description=" CPDMA THost Free Buffer Count Register " id="CPDMA_TH3_FREEBUFFER_REG" offset="0x340EC" width="32">
    
  <bitfield begin="14" description="CPDMA THost Free Buffer Count Register" end="0" id="" rwaccess="RW" width="15"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH4_FREEBUFFER_REG" description=" CPDMA THost Free Buffer Count Register " id="CPDMA_TH4_FREEBUFFER_REG" offset="0x340F0" width="32">
    
  <bitfield begin="14" description="CPDMA THost Free Buffer Count Register" end="0" id="" rwaccess="RW" width="15"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH5_FREEBUFFER_REG" description=" CPDMA THost Free Buffer Count Register " id="CPDMA_TH5_FREEBUFFER_REG" offset="0x340F4" width="32">
    
  <bitfield begin="14" description="CPDMA THost Free Buffer Count Register" end="0" id="" rwaccess="RW" width="15"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH6_FREEBUFFER_REG" description=" CPDMA THost Free Buffer Count Register " id="CPDMA_TH6_FREEBUFFER_REG" offset="0x340F8" width="32">
    
  <bitfield begin="14" description="CPDMA THost Free Buffer Count Register" end="0" id="" rwaccess="RW" width="15"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH7_FREEBUFFER_REG" description=" CPDMA THost Free Buffer Count Register " id="CPDMA_TH7_FREEBUFFER_REG" offset="0x340FC" width="32">
    
  <bitfield begin="14" description="CPDMA THost Free Buffer Count Register" end="0" id="" rwaccess="RW" width="15"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH0_HDP_REG" description=" CPDMA FHost Channel 0 Head Descriptor Pointer " id="CPDMA_FH0_HDP_REG" offset="0x34200" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 0 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH1_HDP_REG" description=" CPDMA FHost Channel 1 Head Descriptor Pointer " id="CPDMA_FH1_HDP_REG" offset="0x34204" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 1 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH2_HDP_REG" description=" CPDMA FHost Channel 2 Head Descriptor Pointer " id="CPDMA_FH2_HDP_REG" offset="0x34208" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 2 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH3_HDP_REG" description=" CPDMA FHost Channel 3 Head Descriptor Pointer " id="CPDMA_FH3_HDP_REG" offset="0x3420C" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 3 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH4_HDP_REG" description=" CPDMA FHost Channel 4 Head Descriptor Pointer " id="CPDMA_FH4_HDP_REG" offset="0x34210" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 4 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH5_HDP_REG" description=" CPDMA FHost Channel 5 Head Descriptor Pointer " id="CPDMA_FH5_HDP_REG" offset="0x34214" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 5 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH6_HDP_REG" description=" CPDMA FHost Channel 6 Head Descriptor Pointer " id="CPDMA_FH6_HDP_REG" offset="0x34218" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 6 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH7_HDP_REG" description=" CPDMA FHost Channel 7 Head Descriptor Pointer " id="CPDMA_FH7_HDP_REG" offset="0x3421C" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 7 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH0_HDP_REG" description=" CPDMA THost Channel 0 Head Descriptor Pointer " id="CPDMA_TH0_HDP_REG" offset="0x34220" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 0 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH1_HDP_REG" description=" CPDMA THost Channel 1 Head Descriptor Pointer " id="CPDMA_TH1_HDP_REG" offset="0x34224" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 1 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH2_HDP_REG" description=" CPDMA THost Channel 2 Head Descriptor Pointer " id="CPDMA_TH2_HDP_REG" offset="0x34228" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 2 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH3_HDP_REG" description=" CPDMA THost Channel 3 Head Descriptor Pointer " id="CPDMA_TH3_HDP_REG" offset="0x3422C" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 3 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH4_HDP_REG" description=" CPDMA THost Channel 4 Head Descriptor Pointer " id="CPDMA_TH4_HDP_REG" offset="0x34230" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 4 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH5_HDP_REG" description=" CPDMA THost Channel 5 Head Descriptor Pointer " id="CPDMA_TH5_HDP_REG" offset="0x34234" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 5 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH6_HDP_REG" description=" CPDMA THost Channel 6 Head Descriptor Pointer " id="CPDMA_TH6_HDP_REG" offset="0x34238" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 6 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH7_HDP_REG" description=" CPDMA THost Channel 7 Head Descriptor Pointer " id="CPDMA_TH7_HDP_REG" offset="0x3423C" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 7 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH0_CP_REG" description=" CPDMA FHost Channel 0 Completion Pointer " id="CPDMA_FH0_CP_REG" offset="0x34240" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 0 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH1_CP_REG" description=" CPDMA FHost Channel 1 Completion Pointer " id="CPDMA_FH1_CP_REG" offset="0x34244" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 1 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH2_CP_REG" description=" CPDMA FHost Channel 2 Completion Pointer " id="CPDMA_FH2_CP_REG" offset="0x34248" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 2 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH3_CP_REG" description=" CPDMA FHost Channel 3 Completion Pointer " id="CPDMA_FH3_CP_REG" offset="0x3424C" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 3 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH4_CP_REG" description=" CPDMA FHost Channel 4 Completion Pointer " id="CPDMA_FH4_CP_REG" offset="0x34250" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 4 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH5_CP_REG" description=" CPDMA FHost Channel 5 Completion Pointer " id="CPDMA_FH5_CP_REG" offset="0x34254" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 5 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH6_CP_REG" description=" CPDMA FHost Channel 6 Completion Pointer " id="CPDMA_FH6_CP_REG" offset="0x34258" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 6 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_FH7_CP_REG" description=" CPDMA FHost Channel 7 Completion Pointer " id="CPDMA_FH7_CP_REG" offset="0x3425C" width="32">
    
  <bitfield begin="31" description="CPDMA FHost Channel 7 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH0_CP_REG" description=" CPDMA THost Channel 0 Completion Pointer " id="CPDMA_TH0_CP_REG" offset="0x34260" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 0 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH1_CP_REG" description=" CPDMA THost Channel 1 Completion Pointer " id="CPDMA_TH1_CP_REG" offset="0x34264" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 1 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH2_CP_REG" description=" CPDMA THost Channel 2 Completion Pointer " id="CPDMA_TH2_CP_REG" offset="0x34268" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 2 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH3_CP_REG" description=" CPDMA THost Channel 3 Completion Pointer " id="CPDMA_TH3_CP_REG" offset="0x3426C" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 3 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH4_CP_REG" description=" CPDMA THost Channel 4 Completion Pointer " id="CPDMA_TH4_CP_REG" offset="0x34270" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 4 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH5_CP_REG" description=" CPDMA THost Channel 5 Completion Pointer " id="CPDMA_TH5_CP_REG" offset="0x34274" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 5 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH6_CP_REG" description=" CPDMA THost Channel 6 Completion Pointer " id="CPDMA_TH6_CP_REG" offset="0x34278" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 6 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CPDMA_TH7_CP_REG" description=" CPDMA THost Channel 7 Completion Pointer " id="CPDMA_TH7_CP_REG" offset="0x3427C" width="32">
    
  <bitfield begin="31" description="CPDMA THost Channel 7 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH0_HDP_REG" description=" Test CPDMA FHost Channel 0 Head Descriptor Pointer " id="TEST_CPDMA_FH0_HDP_REG" offset="0x34300" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 0 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH1_HDP_REG" description=" Test CPDMA FHost Channel 1 Head Descriptor Pointer " id="TEST_CPDMA_FH1_HDP_REG" offset="0x34304" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 1 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH2_HDP_REG" description=" Test CPDMA FHost Channel 2 Head Descriptor Pointer " id="TEST_CPDMA_FH2_HDP_REG" offset="0x34308" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 2 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH3_HDP_REG" description=" Test CPDMA FHost Channel 3 Head Descriptor Pointer " id="TEST_CPDMA_FH3_HDP_REG" offset="0x3430C" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 3 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH4_HDP_REG" description=" Test CPDMA FHost Channel 4 Head Descriptor Pointer " id="TEST_CPDMA_FH4_HDP_REG" offset="0x34310" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 4 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH5_HDP_REG" description=" Test CPDMA FHost Channel 5 Head Descriptor Pointer " id="TEST_CPDMA_FH5_HDP_REG" offset="0x34314" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 5 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH6_HDP_REG" description=" Test CPDMA FHost Channel 6 Head Descriptor Pointer " id="TEST_CPDMA_FH6_HDP_REG" offset="0x34318" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 6 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH7_HDP_REG" description=" Test CPDMA FHost Channel 7 Head Descriptor Pointer " id="TEST_CPDMA_FH7_HDP_REG" offset="0x3431C" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 7 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH0_HDP_REG" description=" Test CPDMA THost Channel 0 Head Descriptor Pointer " id="TEST_CPDMA_TH0_HDP_REG" offset="0x34320" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 0 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH1_HDP_REG" description=" Test CPDMA THost Channel 1 Head Descriptor Pointer " id="TEST_CPDMA_TH1_HDP_REG" offset="0x34324" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 1 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH2_HDP_REG" description=" Test CPDMA THost Channel 2 Head Descriptor Pointer " id="TEST_CPDMA_TH2_HDP_REG" offset="0x34328" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 2 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH3_HDP_REG" description=" Test CPDMA THost Channel 3 Head Descriptor Pointer " id="TEST_CPDMA_TH3_HDP_REG" offset="0x3432C" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 3 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH4_HDP_REG" description=" Test CPDMA THost Channel 4 Head Descriptor Pointer " id="TEST_CPDMA_TH4_HDP_REG" offset="0x34330" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 4 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH5_HDP_REG" description=" Test CPDMA THost Channel 5 Head Descriptor Pointer " id="TEST_CPDMA_TH5_HDP_REG" offset="0x34334" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 5 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH6_HDP_REG" description=" Test CPDMA THost Channel 6 Head Descriptor Pointer " id="TEST_CPDMA_TH6_HDP_REG" offset="0x34338" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 6 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH7_HDP_REG" description=" Test CPDMA THost Channel 7 Head Descriptor Pointer " id="TEST_CPDMA_TH7_HDP_REG" offset="0x3433C" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 7 Head Descriptor Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH0_CP_REG" description=" Test CPDMA FHost Channel 0 Completion Pointer " id="TEST_CPDMA_FH0_CP_REG" offset="0x34340" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 0 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH1_CP_REG" description=" Test CPDMA FHost Channel 1 Completion Pointer " id="TEST_CPDMA_FH1_CP_REG" offset="0x34344" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 1 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH2_CP_REG" description=" Test CPDMA FHost Channel 2 Completion Pointer " id="TEST_CPDMA_FH2_CP_REG" offset="0x34348" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 2 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH3_CP_REG" description=" Test CPDMA FHost Channel 3 Completion Pointer " id="TEST_CPDMA_FH3_CP_REG" offset="0x3434C" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 3 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH4_CP_REG" description=" Test CPDMA FHost Channel 4 Completion Pointer " id="TEST_CPDMA_FH4_CP_REG" offset="0x34350" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 4 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH5_CP_REG" description=" Test CPDMA FHost Channel 5 Completion Pointer " id="TEST_CPDMA_FH5_CP_REG" offset="0x34354" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 5 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH6_CP_REG" description=" Test CPDMA FHost Channel 6 Completion Pointer " id="TEST_CPDMA_FH6_CP_REG" offset="0x34358" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 6 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_FH7_CP_REG" description=" Test CPDMA FHost Channel 7 Completion Pointer " id="TEST_CPDMA_FH7_CP_REG" offset="0x3435C" width="32">
    
  <bitfield begin="31" description="Test CPDMA FHost Channel 7 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH0_CP_REG" description=" Test CPDMA THost Channel 0 Completion Pointer " id="TEST_CPDMA_TH0_CP_REG" offset="0x34360" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 0 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH1_CP_REG" description=" Test CPDMA THost Channel 1 Completion Pointer " id="TEST_CPDMA_TH1_CP_REG" offset="0x34364" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 1 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH2_CP_REG" description=" Test CPDMA THost Channel 2 Completion Pointer " id="TEST_CPDMA_TH2_CP_REG" offset="0x34368" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 2 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH3_CP_REG" description=" Test CPDMA THost Channel 3 Completion Pointer " id="TEST_CPDMA_TH3_CP_REG" offset="0x3436C" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 3 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH4_CP_REG" description=" Test CPDMA THost Channel 4 Completion Pointer " id="TEST_CPDMA_TH4_CP_REG" offset="0x34370" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 4 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH5_CP_REG" description=" Test CPDMA THost Channel 5 Completion Pointer " id="TEST_CPDMA_TH5_CP_REG" offset="0x34374" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 5 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH6_CP_REG" description=" Test CPDMA THost Channel 6 Completion Pointer " id="TEST_CPDMA_TH6_CP_REG" offset="0x34378" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 6 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TEST_CPDMA_TH7_CP_REG" description=" Test CPDMA THost Channel 7 Completion Pointer " id="TEST_CPDMA_TH7_CP_REG" offset="0x3437C" width="32">
    
  <bitfield begin="31" description="Test CPDMA THost Channel 7 Completion Pointer" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXGOODFRAMES" description=" Total number of good frames received " id="RXGOODFRAMES" offset="0x3A000" width="32">
    
  <bitfield begin="31" description="Total number of good frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXBROADCASTFRAMES" description=" Total number of good broadcast frames received " id="RXBROADCASTFRAMES" offset="0x3A004" width="32">
    
  <bitfield begin="31" description="Total number of good broadcast frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXMULTICASTFRAMES" description=" Total number of good multicast frames received " id="RXMULTICASTFRAMES" offset="0x3A008" width="32">
    
  <bitfield begin="31" description="Total number of good multicast frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXCRCERRORS" description=" Total number of CRC errors frames received " id="RXCRCERRORS" offset="0x3A010" width="32">
    
  <bitfield begin="31" description="Total number of CRC errors frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXOVERSIZEDFRAMES" description=" Total number of oversized frames received " id="RXOVERSIZEDFRAMES" offset="0x3A018" width="32">
    
  <bitfield begin="31" description="Total number of oversized frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXUNDERSIZEDFRAMES" description=" Total number of undersized frames received " id="RXUNDERSIZEDFRAMES" offset="0x3A020" width="32">
    
  <bitfield begin="31" description="Total number of undersized frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXFRAGMENTS" description=" Total number of fragmented frames received " id="RXFRAGMENTS" offset="0x3A024" width="32">
    
  <bitfield begin="31" description="Total number of fragmented frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_DROP" description=" Total number of frames dropped by the ALE " id="ALE_DROP" offset="0x3A028" width="32">
    
  <bitfield begin="31" description="Total number of frames dropped by the ALE" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_OVERRUN_DROP" description=" Total number of overrun frames dropped by the ALE " id="ALE_OVERRUN_DROP" offset="0x3A02C" width="32">
    
  <bitfield begin="31" description="Total number of overrun frames dropped by the ALE" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXOCTETS" description=" Total number of received bytes in good frames " id="RXOCTETS" offset="0x3A030" width="32">
    
  <bitfield begin="31" description="Total number of received bytes in good frames" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXGOODFRAMES" description=" Total number of good frames transmitted " id="TXGOODFRAMES" offset="0x3A034" width="32">
    
  <bitfield begin="31" description="Total number of good frames transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXBROADCASTFRAMES" description=" Total number of good broadcast frames transmitted " id="TXBROADCASTFRAMES" offset="0x3A038" width="32">
    
  <bitfield begin="31" description="Total number of good broadcast frames transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXMULTICASTFRAMES" description=" Total number of good multicast frames transmitted " id="TXMULTICASTFRAMES" offset="0x3A03C" width="32">
    
  <bitfield begin="31" description="Total number of good multicast frames transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXSINGLECOLLFRAMES" description=" Total number of transmitted frames experiencing a single collision " id="TXSINGLECOLLFRAMES" offset="0x3A04C" width="32">
    
  <bitfield begin="31" description="Total number of transmitted frames experiencing a single collision" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXMULTCOLLFRAMES" description=" Total number of transmitted frames experiencing multiple collisions " id="TXMULTCOLLFRAMES" offset="0x3A050" width="32">
    
  <bitfield begin="31" description="Total number of transmitted frames experiencing multiple collisions" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXOCTETS" description=" Total number of bytes in all good frames transmitted " id="TXOCTETS" offset="0x3A064" width="32">
    
  <bitfield begin="31" description="Total number of bytes in all good frames transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="OCTETFRAMES64" description=" Total number of 64-byte frames received and transmitted " id="OCTETFRAMES64" offset="0x3A068" width="32">
    
  <bitfield begin="31" description="Total number of 64-byte frames received and transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="OCTETFRAMES65T127" description=" Total number of frames of size 65 to 127 bytes received and transmitted " id="OCTETFRAMES65T127" offset="0x3A06C" width="32">
    
  <bitfield begin="31" description="Total number of frames of size 65 to 127 bytes received and transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="OCTETFRAMES128T255" description=" Total number of frames of size 128 to 255 bytes received and transmitted " id="OCTETFRAMES128T255" offset="0x3A070" width="32">
    
  <bitfield begin="31" description="Total number of frames of size 128 to 255 bytes received and transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="OCTETFRAMES256T511" description=" Total number of frames of size 256 to 511 bytes received and transmitted " id="OCTETFRAMES256T511" offset="0x3A074" width="32">
    
  <bitfield begin="31" description="Total number of frames of size 256 to 511 bytes received and transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="OCTETFRAMES512T1023" description=" Total number of frames of size 512 to 1023 bytes received and transmitted " id="OCTETFRAMES512T1023" offset="0x3A078" width="32">
    
  <bitfield begin="31" description="Total number of frames of size 512 to 1023 bytes received and transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="OCTETFRAMES1024TUP" description=" Total number of frames of size 1024 to rx_maxlen bytes received and 1024 bytes or greater transmitted " id="OCTETFRAMES1024TUP" offset="0x3A07C" width="32">
    
  <bitfield begin="31" description="Total number of frames of size 1024 to rx_maxlen bytes received and 1024 bytes or greater transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="NETOCTETS" description=" Total number of bytes received and transmitted " id="NETOCTETS" offset="0x3A080" width="32">
    
  <bitfield begin="31" description="Total number of bytes received and transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RX_BOTTOM_OF_FIFO_DROP" description=" Receive Bottom of FIFO Drop " id="RX_BOTTOM_OF_FIFO_DROP" offset="0x3A084" width="32">
    
  <bitfield begin="31" description="Receive Bottom of FIFO Drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PORTMASK_DROP" description=" Total number of dropped frames received due to portmask " id="PORTMASK_DROP" offset="0x3A088" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames received due to portmask" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RX_TOP_OF_FIFO_DROP" description=" Receive Top of FIFO Drop " id="RX_TOP_OF_FIFO_DROP" offset="0x3A08C" width="32">
    
  <bitfield begin="31" description="Receive Top of FIFO Drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_RATE_LIMIT_DROP" description=" Total number of dropped frames due to ALE Rate Limiting " id="ALE_RATE_LIMIT_DROP" offset="0x3A090" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames due to ALE Rate Limiting" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_VID_INGRESS_DROP" description=" Total number of dropped frames due to ALE VID Ingress " id="ALE_VID_INGRESS_DROP" offset="0x3A094" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames due to ALE VID Ingress" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_DA_EQ_SA_DROP" description=" Total number of dropped frames due to DA=SA " id="ALE_DA_EQ_SA_DROP" offset="0x3A098" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames due to DA=SA" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_BLOCK_DROP" description=" Total number of dropped frames due to ALE Block Mode " id="ALE_BLOCK_DROP" offset="0x3A09C" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames due to ALE Block Mode" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_SECURE_DROP" description=" Total number of dropped frames due to ALE Secure Mode " id="ALE_SECURE_DROP" offset="0x3A0A0" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames due to ALE Secure Mode" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_AUTH_DROP" description=" Total number of dropped frames due to ALE Authentication " id="ALE_AUTH_DROP" offset="0x3A0A4" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames due to ALE Authentication" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_UNKN_UNI" description=" ALE Receive Unknown Unicast " id="ALE_UNKN_UNI" offset="0x3A0A8" width="32">
    
  <bitfield begin="31" description="ALE Receive Unknown Unicast" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_UNKN_UNI_BCNT" description=" ALE Receive Unknown Unicast Bytecount " id="ALE_UNKN_UNI_BCNT" offset="0x3A0AC" width="32">
    
  <bitfield begin="31" description="ALE Receive Unknown Unicast Bytecount" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_UNKN_MLT" description=" ALE Receive Unknown Multicast " id="ALE_UNKN_MLT" offset="0x3A0B0" width="32">
    
  <bitfield begin="31" description="ALE Receive Unknown Multicast" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_UNKN_MLT_BCNT" description=" ALE Receive Unknown Multicast Bytecount " id="ALE_UNKN_MLT_BCNT" offset="0x3A0B4" width="32">
    
  <bitfield begin="31" description="ALE Receive Unknown Multicast Bytecount" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_UNKN_BRD" description=" ALE Receive Unknown Broadcast " id="ALE_UNKN_BRD" offset="0x3A0B8" width="32">
    
  <bitfield begin="31" description="ALE Receive Unknown Broadcast" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_UNKN_BRD_BCNT" description=" ALE Receive Unknown Broadcast Bytecount " id="ALE_UNKN_BRD_BCNT" offset="0x3A0BC" width="32">
    
  <bitfield begin="31" description="ALE Receive Unknown Broadcast Bytecount" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_POL_MATCH" description=" ALE Policer Matched " id="ALE_POL_MATCH" offset="0x3A0C0" width="32">
    
  <bitfield begin="31" description="ALE Policer Matched" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_POL_MATCH_RED" description=" ALE Policer Matched and Condition Red " id="ALE_POL_MATCH_RED" offset="0x3A0C4" width="32">
    
  <bitfield begin="31" description="ALE Policer Matched and Condition Red" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_POL_MATCH_YELLOW" description=" ALE Policer Matched and Condition Yellow " id="ALE_POL_MATCH_YELLOW" offset="0x3A0C8" width="32">
    
  <bitfield begin="31" description="ALE Policer Matched and Condition Yellow" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_MULT_SA_DROP" description=" ALE Multicast Source Address Drop " id="ALE_MULT_SA_DROP" offset="0x3A0CC" width="32">
    
  <bitfield begin="31" description="ALE Multicast Source Address drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_DUAL_VLAN_DROP" description=" ALE Dual VLAN Drop " id="ALE_DUAL_VLAN_DROP" offset="0x3A0D0" width="32">
    
  <bitfield begin="31" description="ALE Dual VLAN drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_LEN_ERROR_DROP" description=" ALE Length Error Drop " id="ALE_LEN_ERROR_DROP" offset="0x3A0D4" width="32">
    
  <bitfield begin="31" description="ALE Length Error drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_IP_NEXT_HDR_DROP" description=" ALE IP Next Header Drop " id="ALE_IP_NEXT_HDR_DROP" offset="0x3A0D8" width="32">
    
  <bitfield begin="31" description="ALE Next Header drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_IPV4_FRAG_DROP" description=" ALE IPV4 Frag Drop " id="ALE_IPV4_FRAG_DROP" offset="0x3A0DC" width="32">
    
  <bitfield begin="31" description="ALE IPV4 Fragment drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TX_MEMORY_PROTECT_ERROR" description=" Transmit Memory Protect CRC Error " id="TX_MEMORY_PROTECT_ERROR" offset="0x3A17C" width="32">
    
  <bitfield begin="7" description="Transmit Memory Protect CRC Error" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="RXGOODFRAMES" description=" Total number of good frames received " id="RXGOODFRAMES" offset="0x3A200" width="32">
    
  <bitfield begin="31" description="Total number of good frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXBROADCASTFRAMES" description=" Total number of good broadcast frames received " id="RXBROADCASTFRAMES" offset="0x3A204" width="32">
    
  <bitfield begin="31" description="Total number of good broadcast frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXMULTICASTFRAMES" description=" Total number of good multicast frames received " id="RXMULTICASTFRAMES" offset="0x3A208" width="32">
    
  <bitfield begin="31" description="Total number of good multicast frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXPAUSEFRAMES" description=" Total number of pause frames received " id="RXPAUSEFRAMES" offset="0x3A20C" width="32">
    
  <bitfield begin="31" description="Total number of pause frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXCRCERRORS" description=" Total number of CRC errors frames received " id="RXCRCERRORS" offset="0x3A210" width="32">
    
  <bitfield begin="31" description="Total number of CRC errors frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXALIGNCODEERRORS" description=" Total number of alignment/code errors received " id="RXALIGNCODEERRORS" offset="0x3A214" width="32">
    
  <bitfield begin="31" description="Total number of alignment/code errors received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXOVERSIZEDFRAMES" description=" Total number of oversized frames received " id="RXOVERSIZEDFRAMES" offset="0x3A218" width="32">
    
  <bitfield begin="31" description="Total number of oversized frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXJABBERFRAMES" description=" Total number of jabber frames received " id="RXJABBERFRAMES" offset="0x3A21C" width="32">
    
  <bitfield begin="31" description="Total number of jabber frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXUNDERSIZEDFRAMES" description=" Total number of undersized frames received " id="RXUNDERSIZEDFRAMES" offset="0x3A220" width="32">
    
  <bitfield begin="31" description="Total number of undersized frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXFRAGMENTS" description=" Total number of fragmented frames received " id="RXFRAGMENTS" offset="0x3A224" width="32">
    
  <bitfield begin="31" description="Total number of fragmented frames received" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_DROP" description=" Total number of frames dropped by the ALE " id="ALE_DROP" offset="0x3A228" width="32">
    
  <bitfield begin="31" description="Total number of frames dropped by the ALE" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_OVERRUN_DROP" description=" Total number of overrun frames dropped by the ALE " id="ALE_OVERRUN_DROP" offset="0x3A22C" width="32">
    
  <bitfield begin="31" description="Total number of overrun frames dropped by the ALE" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXOCTETS" description=" Total number of received bytes in good frames " id="RXOCTETS" offset="0x3A230" width="32">
    
  <bitfield begin="31" description="Total number of received bytes in good frames" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXGOODFRAMES" description=" Total number of good frames transmitted " id="TXGOODFRAMES" offset="0x3A234" width="32">
    
  <bitfield begin="31" description="Total number of good frames transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXBROADCASTFRAMES" description=" Total number of good broadcast frames transmitted " id="TXBROADCASTFRAMES" offset="0x3A238" width="32">
    
  <bitfield begin="31" description="Total number of good broadcast frames transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXMULTICASTFRAMES" description=" Total number of good multicast frames transmitted " id="TXMULTICASTFRAMES" offset="0x3A23C" width="32">
    
  <bitfield begin="31" description="Total number of good multicast frames transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXPAUSEFRAMES" description=" Total number of pause frames transmitted " id="TXPAUSEFRAMES" offset="0x3A240" width="32">
    
  <bitfield begin="31" description="Total number of pause frames transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXDEFERREDFRAMES" description=" Total number of deferred frames transmitted " id="TXDEFERREDFRAMES" offset="0x3A244" width="32">
    
  <bitfield begin="31" description="Total number of deferred frames transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXCOLLISIONFRAMES" description=" Total number of transmitted frames experiencing a collision " id="TXCOLLISIONFRAMES" offset="0x3A248" width="32">
    
  <bitfield begin="31" description="Total number of transmitted frames experiencing a collision" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXSINGLECOLLFRAMES" description=" Total number of transmitted frames experiencing a single collision " id="TXSINGLECOLLFRAMES" offset="0x3A24C" width="32">
    
  <bitfield begin="31" description="Total number of transmitted frames experiencing a single collision" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXMULTCOLLFRAMES" description=" Total number of transmitted frames experiencing multiple collisions " id="TXMULTCOLLFRAMES" offset="0x3A250" width="32">
    
  <bitfield begin="31" description="Total number of transmitted frames experiencing multiple collisions" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXEXCESSIVECOLLISIONS" description=" Total number of transmitted frames abandoned due to excessive collisions " id="TXEXCESSIVECOLLISIONS" offset="0x3A254" width="32">
    
  <bitfield begin="31" description="Total number of transmitted frames abandoned due to excessive collisions" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXLATECOLLISIONS" description=" Total number of transmitted frames abandoned due to a late collision " id="TXLATECOLLISIONS" offset="0x3A258" width="32">
    
  <bitfield begin="31" description="Total number of transmitted frames abandoned due to a late collision" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RXIPGERROR" description=" Total number of receive inter-packet gap errors (10G only) " id="RXIPGERROR" offset="0x3A25C" width="32">
    
  <bitfield begin="31" description="Total number of receive inter-packet gap errors (10G only)" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXCARRIERSENSEERRORS" description=" Total number of transmitted frames that experienced a carrier loss " id="TXCARRIERSENSEERRORS" offset="0x3A260" width="32">
    
  <bitfield begin="31" description="Total number of transmitted frames that experienced a carrier loss" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TXOCTETS" description=" Total number of bytes in all good frames transmitted " id="TXOCTETS" offset="0x3A264" width="32">
    
  <bitfield begin="31" description="Total number of bytes in all good frames transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="OCTETFRAMES64" description=" Total number of 64-byte frames received and transmitted " id="OCTETFRAMES64" offset="0x3A268" width="32">
    
  <bitfield begin="31" description="Total number of 64-byte frames received and transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="OCTETFRAMES65T127" description=" Total number of frames of size 65 to 127 bytes received and transmitted " id="OCTETFRAMES65T127" offset="0x3A26C" width="32">
    
  <bitfield begin="31" description="Total number of frames of size 65 to 127 bytes received and transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="OCTETFRAMES128T255" description=" Total number of frames of size 128 to 255 bytes received and transmitted " id="OCTETFRAMES128T255" offset="0x3A270" width="32">
    
  <bitfield begin="31" description="Total number of frames of size 128 to 255 bytes received and transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="OCTETFRAMES256T511" description=" Total number of frames of size 256 to 511 bytes received and transmitted " id="OCTETFRAMES256T511" offset="0x3A274" width="32">
    
  <bitfield begin="31" description="Total number of frames of size 256 to 511 bytes received and transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="OCTETFRAMES512T1023" description=" Total number of frames of size 512 to 1023 bytes received and transmitted " id="OCTETFRAMES512T1023" offset="0x3A278" width="32">
    
  <bitfield begin="31" description="Total number of frames of size 512 to 1023 bytes received and transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="OCTETFRAMES1024TUP" description=" Total number of frames of size 1024 to rx_maxlen bytes received and 1024 bytes or greater transmitted " id="OCTETFRAMES1024TUP" offset="0x3A27C" width="32">
    
  <bitfield begin="31" description="Total number of frames of size 1024 to rx_maxlen bytes received and 1024 bytes or greater transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="NETOCTETS" description=" Total number of bytes received and transmitted " id="NETOCTETS" offset="0x3A280" width="32">
    
  <bitfield begin="31" description="Total number of bytes received and transmitted" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RX_BOTTOM_OF_FIFO_DROP" description=" Receive Bottom of FIFO Drop " id="RX_BOTTOM_OF_FIFO_DROP" offset="0x3A284" width="32">
    
  <bitfield begin="31" description="Receive Bottom of FIFO Drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PORTMASK_DROP" description=" Total number of dropped frames received due to portmask " id="PORTMASK_DROP" offset="0x3A288" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames received due to portmask" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RX_TOP_OF_FIFO_DROP" description=" Receive Top of FIFO Drop " id="RX_TOP_OF_FIFO_DROP" offset="0x3A28C" width="32">
    
  <bitfield begin="31" description="Receive Top of FIFO Drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_RATE_LIMIT_DROP" description=" Total number of dropped frames due to ALE Rate Limiting " id="ALE_RATE_LIMIT_DROP" offset="0x3A290" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames due to ALE Rate Limiting" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_VID_INGRESS_DROP" description=" Total number of dropped frames due to ALE VID Ingress " id="ALE_VID_INGRESS_DROP" offset="0x3A294" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames due to ALE VID Ingress" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_DA_EQ_SA_DROP" description=" Total number of dropped frames due to DA=SA " id="ALE_DA_EQ_SA_DROP" offset="0x3A298" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames due to DA=SA" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_BLOCK_DROP" description=" Total number of dropped frames due to ALE Block Mode " id="ALE_BLOCK_DROP" offset="0x3A29C" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames due to ALE Block Mode" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_SECURE_DROP" description=" Total number of dropped frames due to ALE Secure Mode " id="ALE_SECURE_DROP" offset="0x3A2A0" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames due to ALE Secure Mode" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_AUTH_DROP" description=" Total number of dropped frames due to ALE Authentication " id="ALE_AUTH_DROP" offset="0x3A2A4" width="32">
    
  <bitfield begin="31" description="Total number of dropped frames due to ALE Authentication" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_UNKN_UNI" description=" ALE Receive Unknown Unicast " id="ALE_UNKN_UNI" offset="0x3A2A8" width="32">
    
  <bitfield begin="31" description="ALE Receive Unknown Unicast" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_UNKN_UNI_BCNT" description=" ALE Receive Unknown Unicast Bytecount " id="ALE_UNKN_UNI_BCNT" offset="0x3A2AC" width="32">
    
  <bitfield begin="31" description="ALE Receive Unknown Unicast Bytecount" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_UNKN_MLT" description=" ALE Receive Unknown Multicast " id="ALE_UNKN_MLT" offset="0x3A2B0" width="32">
    
  <bitfield begin="31" description="ALE Receive Unknown Multicast" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_UNKN_MLT_BCNT" description=" ALE Receive Unknown Multicast Bytecount " id="ALE_UNKN_MLT_BCNT" offset="0x3A2B4" width="32">
    
  <bitfield begin="31" description="ALE Receive Unknown Multicast Bytecount" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_UNKN_BRD" description=" ALE Receive Unknown Broadcast " id="ALE_UNKN_BRD" offset="0x3A2B8" width="32">
    
  <bitfield begin="31" description="ALE Receive Unknown Broadcast" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_UNKN_BRD_BCNT" description=" ALE Receive Unknown Broadcast Bytecount " id="ALE_UNKN_BRD_BCNT" offset="0x3A2BC" width="32">
    
  <bitfield begin="31" description="ALE Receive Unknown Broadcast Bytecount" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_POL_MATCH" description=" ALE Policer Matched " id="ALE_POL_MATCH" offset="0x3A2C0" width="32">
    
  <bitfield begin="31" description="ALE Policer Matched" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_POL_MATCH_RED" description=" ALE Policer Matched and Condition Red " id="ALE_POL_MATCH_RED" offset="0x3A2C4" width="32">
    
  <bitfield begin="31" description="ALE Policer Matched and Condition Red" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_POL_MATCH_YELLOW" description=" ALE Policer Matched and Condition Yellow " id="ALE_POL_MATCH_YELLOW" offset="0x3A2C8" width="32">
    
  <bitfield begin="31" description="ALE Policer Matched and Condition Yellow" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_MULT_SA_DROP" description=" ALE Multicast Source Address Drop " id="ALE_MULT_SA_DROP" offset="0x3A2CC" width="32">
    
  <bitfield begin="31" description="ALE Multicast Source Address drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_DUAL_VLAN_DROP" description=" ALE Dual VLAN Drop " id="ALE_DUAL_VLAN_DROP" offset="0x3A2D0" width="32">
    
  <bitfield begin="31" description="ALE Dual VLAN drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_LEN_ERROR_DROP" description=" ALE Length Error Drop " id="ALE_LEN_ERROR_DROP" offset="0x3A2D4" width="32">
    
  <bitfield begin="31" description="ALE Length Error drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_IP_NEXT_HDR_DROP" description=" ALE IP Next Header Drop " id="ALE_IP_NEXT_HDR_DROP" offset="0x3A2D8" width="32">
    
  <bitfield begin="31" description="ALE Next Header drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_IPV4_FRAG_DROP" description=" ALE IPV4 Frag Drop " id="ALE_IPV4_FRAG_DROP" offset="0x3A2DC" width="32">
    
  <bitfield begin="31" description="ALE IPV4 Fragment drop" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TX_MEMORY_PROTECT_ERROR" description=" Transmit Memory Protect CRC Error " id="TX_MEMORY_PROTECT_ERROR" offset="0x3A37C" width="32">
    
  <bitfield begin="7" description="Transmit Memory Protect CRC Error" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_REG_0" description=" ENET Port n PRIORITY N Packet Count " id="ENET_PN_TX_PRI_REG_0" offset="0x3A380" width="32">
    
  <bitfield begin="31" description="ENET TX Priority Packet Count" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_REG_1" description=" ENET Port n PRIORITY N Packet Count " id="ENET_PN_TX_PRI_REG_1" offset="0x3A384" width="32">
    
  <bitfield begin="31" description="ENET TX Priority Packet Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_REG_2" description=" ENET Port n PRIORITY N Packet Count " id="ENET_PN_TX_PRI_REG_2" offset="0x3A388" width="32">
    
  <bitfield begin="31" description="ENET TX Priority Packet Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_REG_3" description=" ENET Port n PRIORITY N Packet Count " id="ENET_PN_TX_PRI_REG_3" offset="0x3A38C" width="32">
    
  <bitfield begin="31" description="ENET TX Priority Packet Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_REG_4" description=" ENET Port n PRIORITY N Packet Count " id="ENET_PN_TX_PRI_REG_4" offset="0x3A390" width="32">
    
  <bitfield begin="31" description="ENET TX Priority Packet Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_REG_5" description=" ENET Port n PRIORITY N Packet Count " id="ENET_PN_TX_PRI_REG_5" offset="0x3A394" width="32">
    
  <bitfield begin="31" description="ENET TX Priority Packet Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_REG_6" description=" ENET Port n PRIORITY N Packet Count " id="ENET_PN_TX_PRI_REG_6" offset="0x3A398" width="32">
    
  <bitfield begin="31" description="ENET TX Priority Packet Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_REG_7" description=" ENET Port n PRIORITY N Packet Count " id="ENET_PN_TX_PRI_REG_7" offset="0x3A39C" width="32">
    
  <bitfield begin="31" description="ENET TX Priority Packet Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_BCNT_REG_0" description=" ENET Port n PRIORITY N Packet Byte Count " id="ENET_PN_TX_PRI_BCNT_REG_0" offset="0x3A3A0" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Byte Count" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_BCNT_REG_1" description=" ENET Port n PRIORITY N Packet Byte Count " id="ENET_PN_TX_PRI_BCNT_REG_1" offset="0x3A3A4" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_BCNT_REG_2" description=" ENET Port n PRIORITY N Packet Byte Count " id="ENET_PN_TX_PRI_BCNT_REG_2" offset="0x3A3A8" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_BCNT_REG_3" description=" ENET Port n PRIORITY N Packet Byte Count " id="ENET_PN_TX_PRI_BCNT_REG_3" offset="0x3A3AC" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_BCNT_REG_4" description=" ENET Port n PRIORITY N Packet Byte Count " id="ENET_PN_TX_PRI_BCNT_REG_4" offset="0x3A3B0" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_BCNT_REG_5" description=" ENET Port n PRIORITY N Packet Byte Count " id="ENET_PN_TX_PRI_BCNT_REG_5" offset="0x3A3B4" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_BCNT_REG_6" description=" ENET Port n PRIORITY N Packet Byte Count " id="ENET_PN_TX_PRI_BCNT_REG_6" offset="0x3A3B8" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_BCNT_REG_7" description=" ENET Port n PRIORITY N Packet Byte Count " id="ENET_PN_TX_PRI_BCNT_REG_7" offset="0x3A3BC" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_REG_0" description=" ENET Port n PRIORITY N Packet Drop Count " id="ENET_PN_TX_PRI_DROP_REG_0" offset="0x3A3C0" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Count" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_REG_1" description=" ENET Port n PRIORITY N Packet Drop Count " id="ENET_PN_TX_PRI_DROP_REG_1" offset="0x3A3C4" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_REG_2" description=" ENET Port n PRIORITY N Packet Drop Count " id="ENET_PN_TX_PRI_DROP_REG_2" offset="0x3A3C8" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_REG_3" description=" ENET Port n PRIORITY N Packet Drop Count " id="ENET_PN_TX_PRI_DROP_REG_3" offset="0x3A3CC" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_REG_4" description=" ENET Port n PRIORITY N Packet Drop Count " id="ENET_PN_TX_PRI_DROP_REG_4" offset="0x3A3D0" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_REG_5" description=" ENET Port n PRIORITY N Packet Drop Count " id="ENET_PN_TX_PRI_DROP_REG_5" offset="0x3A3D4" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_REG_6" description=" ENET Port n PRIORITY N Packet Drop Count " id="ENET_PN_TX_PRI_DROP_REG_6" offset="0x3A3D8" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_REG_7" description=" ENET Port n PRIORITY N Packet Drop Count " id="ENET_PN_TX_PRI_DROP_REG_7" offset="0x3A3DC" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_BCNT_REG_0" description=" ENET Port n PRIORITY N Packet Drop Byte Count " id="ENET_PN_TX_PRI_DROP_BCNT_REG_0" offset="0x3A3E0" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Byte Count" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_BCNT_REG_1" description=" ENET Port n PRIORITY N Packet Drop Byte Count " id="ENET_PN_TX_PRI_DROP_BCNT_REG_1" offset="0x3A3E4" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_BCNT_REG_2" description=" ENET Port n PRIORITY N Packet Drop Byte Count " id="ENET_PN_TX_PRI_DROP_BCNT_REG_2" offset="0x3A3E8" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_BCNT_REG_3" description=" ENET Port n PRIORITY N Packet Drop Byte Count " id="ENET_PN_TX_PRI_DROP_BCNT_REG_3" offset="0x3A3EC" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_BCNT_REG_4" description=" ENET Port n PRIORITY N Packet Drop Byte Count " id="ENET_PN_TX_PRI_DROP_BCNT_REG_4" offset="0x3A3F0" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_BCNT_REG_5" description=" ENET Port n PRIORITY N Packet Drop Byte Count " id="ENET_PN_TX_PRI_DROP_BCNT_REG_5" offset="0x3A3F4" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_BCNT_REG_6" description=" ENET Port n PRIORITY N Packet Drop Byte Count " id="ENET_PN_TX_PRI_DROP_BCNT_REG_6" offset="0x3A3F8" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="ENET_PN_TX_PRI_DROP_BCNT_REG_7" description=" ENET Port n PRIORITY N Packet Drop Byte Count " id="ENET_PN_TX_PRI_DROP_BCNT_REG_7" offset="0x3A3FC" width="32">
    
  <bitfield begin="31" description="ENET Port n PRIORITY N Packet Drop Byte Count" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="IDVER_REG" description=" Identification and Version Register " id="IDVER_REG" offset="0x3D000" width="32">
    
  <bitfield begin="31" description="Identification value" end="16" id="" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="RTL version value" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="Major version value" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="Minor version value" end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="CONTROL_REG" description=" Time Sync Control Register " id="CONTROL_REG" offset="0x3D004" width="32">
    
  <bitfield begin="31" description="TS_SYNC output timestamp counter bit select" end="28" id="" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="17" description="Enable for GENF clear when length is zero" end="17" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Receive Produces no Events" end="16" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Hardware push 8 enable" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Hardware push 7 enable" end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Hardware push 6 enable" end="13" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Hardware push 5 enable" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Hardware push 4 enable" end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Hardware push 3 enable" end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Hardware push 2 enable" end="9" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Hardware push 1 enable" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Timestamp PPM Direction" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Timestamp Compare Toggle mode: 0=TS_COMP is in non-toggle mode, 1=TS_COMP is in toggle mode" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Timestamp mode" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Sequence Enable" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Host Receive Timestamp Enable" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="TS_COMP polarity" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Interrupt test" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Time sync enable" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RFTCLK_SEL_REG" description=" RFTCLK Select Register " id="RFTCLK_SEL_REG" offset="0x3D008" width="32">
    
  <bitfield begin="4" description="Reference clock select" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="TS_PUSH_REG" description=" Time Stamp Event Push Register " id="TS_PUSH_REG" offset="0x3D00C" width="32">
    
  <bitfield begin="0" description="Time stamp event push" end="0" id="" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="TS_LOAD_VAL_REG" description=" Time Stamp Load Low Value Register " id="TS_LOAD_VAL_REG" offset="0x3D010" width="32">
    
  <bitfield begin="31" description="Time stamp load low value" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TS_LOAD_EN_REG" description=" Time Stamp Load Enable Register " id="TS_LOAD_EN_REG" offset="0x3D014" width="32">
    
  <bitfield begin="0" description="Time stamp load enable" end="0" id="" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="TS_COMP_VAL_REG" description=" Time Stamp Comparison Low Value Register " id="TS_COMP_VAL_REG" offset="0x3D018" width="32">
    
  <bitfield begin="31" description="Time stamp comparison low value" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TS_COMP_LEN_REG" description=" Time Stamp Comparison Length Register " id="TS_COMP_LEN_REG" offset="0x3D01C" width="32">
    
  <bitfield begin="31" description="Time stamp comparison length" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="INTSTAT_RAW_REG" description=" Interrupt Status Register Raw " id="INTSTAT_RAW_REG" offset="0x3D020" width="32">
    
  <bitfield begin="0" description="TS_PEND_RAW int read (before enable)" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="INTSTAT_MASKED_REG" description=" Interrupt Status Register Masked " id="INTSTAT_MASKED_REG" offset="0x3D024" width="32">
    
  <bitfield begin="0" description="TS_PEND masked interrupt read (after enable)" end="0" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="INT_ENABLE_REG" description=" Interrupt Enable Register " id="INT_ENABLE_REG" offset="0x3D028" width="32">
    
  <bitfield begin="0" description="TS_PEND masked interrupt enable" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="TS_COMP_NUDGE_REG" description=" Time Stamp Comparison Nudge Register " id="TS_COMP_NUDGE_REG" offset="0x3D02C" width="32">
    
  <bitfield begin="7" description="This 2s complement number is added to the ts_comp_length value to increase or decrease the TS_COMP length by the nudge amount" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="EVENT_POP_REG" description=" Event Pop Register " id="EVENT_POP_REG" offset="0x3D030" width="32">
    
  <bitfield begin="0" description="Event pop" end="0" id="" rwaccess="W" width="1"></bitfield>
  </register>
  
  
  <register acronym="EVENT_0_REG" description=" Event 0 Register " id="EVENT_0_REG" offset="0x3D034" width="32">
    
  <bitfield begin="31" description="Time Stamp" end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="EVENT_1_REG" description=" Event 1 Register " id="EVENT_1_REG" offset="0x3D038" width="32">
    
  <bitfield begin="29" description="Prempt QUEUE" end="29" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="Port number" end="24" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="23" description="Event type" end="20" id="" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="19" description="Message type" end="16" id="" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="15" description="Sequence ID" end="0" id="" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="EVENT_2_REG" description=" Event 2 Register " id="EVENT_2_REG" offset="0x3D03C" width="32">
    
  <bitfield begin="7" description="Domain" end="0" id="" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="EVENT_3_REG" description=" Event 3 Register " id="EVENT_3_REG" offset="0x3D040" width="32">
    
  <bitfield begin="31" description="Time Stamp" end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="TS_LOAD_HIGH_VAL_REG" description=" Time Stamp Load High Value Register " id="TS_LOAD_HIGH_VAL_REG" offset="0x3D044" width="32">
    
  <bitfield begin="31" description="Time stamp load high value" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TS_COMP_HIGH_VAL_REG" description=" Time Stamp Comparison High Value Register " id="TS_COMP_HIGH_VAL_REG" offset="0x3D048" width="32">
    
  <bitfield begin="31" description="Time stamp comparison high value" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TS_ADD_VAL_REG" description=" TS Add Value Register " id="TS_ADD_VAL_REG" offset="0x3D04C" width="32">
    
  <bitfield begin="2" description="Add Value" end="0" id="" rwaccess="RW" width="3"></bitfield>
  </register>
  
  
  <register acronym="TS_PPM_LOW_VAL_REG" description=" Time Stamp PPM Low Value Register " id="TS_PPM_LOW_VAL_REG" offset="0x3D050" width="32">
    
  <bitfield begin="31" description="Time stamp PPM Low value" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="TS_PPM_HIGH_VAL_REG" description=" Time Stamp PPM High Value Register " id="TS_PPM_HIGH_VAL_REG" offset="0x3D054" width="32">
    
  <bitfield begin="9" description="Time stamp PPM High value" end="0" id="" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="TS_NUDGE_VAL_REG" description=" Time Stamp Nudge Value Register " id="TS_NUDGE_VAL_REG" offset="0x3D058" width="32">
    
  <bitfield begin="7" description="Time stamp Nudge value" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="COMP_LOW_REG" description=" Time Stamp Generate Function Comparison Low Value " id="COMP_LOW_REG" offset="0x3D0E0" width="32">
    
  <bitfield begin="31" description="Time Stamp Generate Function Comparison Low Value" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="COMP_HIGH_REG" description=" Time Stamp Generate Function Comparison high Value " id="COMP_HIGH_REG" offset="0x3D0E4" width="32">
    
  <bitfield begin="31" description="Time Stamp Generate Function Comparison High Value" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CONTROL_REG" description=" Time Stamp Generate Function Control " id="CONTROL_REG" offset="0x3D0E8" width="32">
    
  <bitfield begin="1" description="Time Stamp Generate Function Polarity Invert" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Time Stamp Generate Function PPM Direction" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="LENGTH_REG" description=" Time Stamp Generate Function Length Value " id="LENGTH_REG" offset="0x3D0EC" width="32">
    
  <bitfield begin="31" description="Time Stamp Generate Function Length Value" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PPM_LOW_REG" description=" Time Stamp Generate Function PPM Low Value " id="PPM_LOW_REG" offset="0x3D0F0" width="32">
    
  <bitfield begin="31" description="Time Stamp Generate Function PPM Low Value" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PPM_HIGH_REG" description=" Time Stamp Generate Function PPM High Value " id="PPM_HIGH_REG" offset="0x3D0F4" width="32">
    
  <bitfield begin="9" description="Time Stamp Generate Function PPM High Value" end="0" id="" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="NUDGE_REG" description=" Time Stamp Generate Function Nudge Value " id="NUDGE_REG" offset="0x3D0F8" width="32">
    
  <bitfield begin="7" description="Time Stamp Generate Function Nudge Value" end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="COMP_LOW_REG" description=" Time Stamp ESTF Generate Function Comparison Low Value " id="COMP_LOW_REG" offset="0x3D200" width="32">
    
  <bitfield begin="31" description="Time Stamp ESTF Generate Function Comparison Low Value " end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="COMP_HIGH_REG" description=" Time Stamp ESTF Generate Function Comparison high Value " id="COMP_HIGH_REG" offset="0x3D204" width="32">
    
  <bitfield begin="31" description="Time Stamp ESTF Generate Function Comparison High Value " end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="CONTROL_REG" description=" Time Stamp ESTF Generate Function Control " id="CONTROL_REG" offset="0x3D208" width="32">
    
  <bitfield begin="1" description="Time Stamp ESTF Generate Function Polarity Invert" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Time Stamp ESTF Generate Function PPM Direction" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="LENGTH_REG" description=" Time Stamp ESTF Generate Function Length Value " id="LENGTH_REG" offset="0x3D20C" width="32">
    
  <bitfield begin="31" description="Time Stamp ESTF Generate Function Length Value " end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PPM_LOW_REG" description=" Time Stamp ESTF Generate Function PPM Low Value " id="PPM_LOW_REG" offset="0x3D210" width="32">
    
  <bitfield begin="31" description="Time Stamp ESTF Generate Function PPM Low Value " end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="PPM_HIGH_REG" description=" Time Stamp ESTF Generate Function PPM High Value " id="PPM_HIGH_REG" offset="0x3D214" width="32">
    
  <bitfield begin="9" description="Time Stamp ESTF Generate Function PPM High Value " end="0" id="" rwaccess="RW" width="10"></bitfield>
  </register>
  
  
  <register acronym="NUDGE_REG" description=" Time Stamp ESTF Generate Function Nudge Value " id="NUDGE_REG" offset="0x3D218" width="32">
    
  <bitfield begin="7" description="Time Stamp ESTF Generate Function Nudge Value " end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="MOD_VER" description=" The Module and Version Register identifies the module identifier and revision of the ALE_2g32 module. " id="MOD_VER" offset="0x3E000" width="32">
    
  <bitfield begin="31" description="ALE_2g32 module ID." end="16" id="" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="RTL Version." end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="Major Revision." end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="Custom Revision." end="6" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Minor Revision." end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="ALE_STATUS" description=" The ALE status provides information on the ALE configuration and state. The ~iramdepth is used to determine how IPv6 entries are stored in the table. IPv6 entries are stored in two entries where IPv6 Entry hi is designated by the odd slice index and lo is designated by the even slice index. The slice index is above the ram depth like {SlixeIndex,RamIndex}. So for a 64 deep RAM index of 0x005, the Hi portion of the IPv6 entry is located at 0x005|0x040 and the Lo portion is located at 0x005&amp;(~0x040). " id="ALE_STATUS" offset="0x3E004" width="32">
    
  <bitfield begin="31" description="When set, the unregistered multicast field is a mask versus an index on 12 bit boundary in the ALE table." end="31" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="When set, the unregistered multicast field is a mask versus an index on 8 bit boundary in the ALE table." end="30" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="15" description="This is the number of policer engines the ALE implements divided by 8. A value of 4 indicates 32 policer engines total." end="8" id="" rwaccess="R" width="8"></bitfield>
    
  <bitfield begin="7" description="The number of ALE entries per slice of the table when this is set it indicates the depth is 128 if both ramdepth128 and ramdepth32 are zero the depth is 64." end="7" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="6" description="The number of ALE entries per slice of the table when this is set it indicates the depth is 32 if both ramdepth128 and ramdepth32 are zero the depth is 64." end="6" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="4" description="This is the number of table entries total divided by 1024. A value of 1 indicates 1024 table entries. A value of 8 indicates 8192 table entries." end="0" id="" rwaccess="R" width="5"></bitfield>
  </register>
  
  
  <register acronym="ALE_CONTROL" description=" The ALE Control Register is used to set the ALE modes used for all ports. " id="ALE_CONTROL" offset="0x3E008" width="32">
    
  <bitfield begin="31" description="Enable ALE#br# 0 - Drop all packets#br# 1 - Enable ALE packet processing" end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Clear ALE address table - Setting this bit causes the ALE hardware to write all table bit values to zero. Software must perform a clear table operation as part of the ALE setup/configuration process. Setting this bit causes all ALE accesses to be held up for 64 clocks while the clear is performed. Access to all ALE registers will be blocked (wait states) until the 64 clocks have completed. This bit cannot be read as one because the read is blocked until the clear table is completed at which time this bit is cleared to zero." end="30" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Age Out Address Table Now - Setting this bit causes the ALE hardware to remove (free up) any ageable table entry that does not have a set touch bit. This bit is cleared when the age out process has completed. This bit may be read. The age out process takes four times the number of table entries clock cycles (4096 cycles for 1K addresses) best case (no ale packet processing during ageout) and sixty five times the number of table entries clock cycles (66560 cycles for 1K addresses) absolute worst case." end="29" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Mirror Destination Port - This field defines the port to which destination traffic destined will be duplicated. That is all traffic that is forwarded to this port will also be mirrored to the ~imirror_top port." end="24" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="The ~iupd_bw_ctrl field allows for up to 8 times the rate in which adds, updates, touches, writes, and aging updates can occur. At frequencies of 350Mhz, the table update rate should be at it lowest or 5 Million updates per second. When operating the switch core at frequencies or above, the ~iupd_bw_ctrl can be programmed more aggressive. If the ~iupd_bw_ctrl is set but the frequency of the switch subsystem is below the associated value, ALE will drop packets due to insufficient time to complete lookup under high traffic loads.#br# 0 - 350Mhz, 5M#br# 1 - 359Mhz, 11M#br# 2 - 367Mhz, 16M#br# 3 - 375Mhz, 22M#br# 4 - 384Mhz, 28M#br# 5 - 392Mhz, 34M#br# 6 - 400Mhz, 39M#br# 7 - 409Mhz, 45M" end="21" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="16" description="Mirror To Port - This field defines the destination port for the mirror traffic. If the traffic is received or transmitted on the mirror destination port it will not be duplicated. Traffic defined as mirror traffic only may be dropped by the switch due to congestion." end="16" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Update Static Entries - A static Entry is an entry that is not agable. When clear this bit will prevent any static entry (agable bit clear) from being updated due to port change. When set it allows static entries (agable bit clear) to update the source port if required. This bit should normally be '0' for most switch configurations." end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Unknown VLAN No Learn - This field when set will prevent source addresses of unknown VLAN IDs from being automatically added into the look up table if learning is enabled." end="13" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Mirror Match Entry Enable - This field enables the match mirror option. When this bit is set any traffic whose destination, source, VLAN or OUI matches the ~imirror_midx entry index will have that traffic also sent to the ~imirror_top port." end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Mirror Destination Port Enable - This field enables the destination port mirror option. When this bit is set any traffic destined for the ~imirror_dp port will have its transmit traffic also sent to the ~imirror_top port." end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Mirror Source Port Enable - This field enables the source port mirror option. When this bit is set any port with the ~ipX_mirror_sp set in the ALE Port Control registers set will have its received traffic also sent to the ~imirror_top port." end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Unknown unicast packets flood to host#br# 0 - unknown unicast packets are not sent to the host#br# 1 - unknown unicast packets flood to host port as well as other ports" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Learn No VID -#br# 0 - VID is learned with the source address#br# 1 - VID is not learned with the source address (source address is not tied to VID). Determines the entry type." end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Enable VLAN ID = 0 Mode#br# 0 - Process the priority tagged packet with VID = PORT_VLAN[11:0].#br# 1 - Process the priority tagged packet with VID = 0." end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Enable OUI Deny Mode - When set, any packet with a non-matching OUI source address will be dropped to the host unless the packet destination address matches a supervisory destination address table entry. When cleared, any packet source address matching an OUI address table entry will be dropped to the host unless the destination address matches with a supervisory destination address table entry." end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="ALE Bypass - When set, packets received on non-host ports are sent to the host. It is expected that packets from the host are directed to the particular port.#br# 0 - no bypass#br# 1 - bypass the ALE" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Rate Limit Transmit mode#br# 0 - Broadcast and multicast rate limit counters are received port based#br# 1 - Broadcast and multicast rate limit counters are transmit port based" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="ALE VLAN Aware - Determines how traffic is forwarded using VLAN rules.#br# 0 - Simple switch rules, packets forwarded to all ports for unknown destinations.#br# 1 - VLAN Aware rules, packets forwarded based on VLAN members" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Enable MAC Authorization Mode - Mac authorization mode requires that all table entries be made by the host software. There is no auto learning of addresses in authorization mode and the packet will be dropped if the source address is not found (and the destination address is not a multicast address with the super table entry bit set).#br# 0 - The ALE is not in MAC authorization mode#br# 1 - The ALE is in MAC authorization mode" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable Broadcast and Multicast Rate Limit#br# 0 - Broadcast/Multicast rates not limited#br# 1 - Broadcast/Multicast packet reception limited to the port control register rate limit fields." end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ALE_CTRL2" description=" The ALE Control 2 Register is used to set the extended features used for all ports. " id="ALE_CTRL2" offset="0x3E00C" width="32">
    
  <bitfield begin="31" description="Trunk Enable Destination Address - This field enables the destination MAC address to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination." end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Trunk Enable Source Address - This field enables the source MAC address to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination." end="30" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Trunk Enable Priority - This field enables the VLAN Priority bits to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination. In the event that DSCP mapping is enabled and there is no VLAN the DSCP priority will be used. For all other non IP frames without VLAN the port default priority is used." end="29" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="27" description="Trunk Enable Inner VLAN - This field enables the inner VLAN ID value (C-VLANID) to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination." end="27" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Trunk Enable Source IP Address - This field enables the source IP address to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination.#br#This feature supports No tag, Priority tagged, VLAN tagged, Q-in-Q double tagging for both IPV6 and IPV4." end="25" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="Trunk Enable Destination IP Address - This field enables the destination IP address to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination.#br#This feature supports No tag, Priority tagged, VLAN tagged, Q-in-Q double tagging for both IPV6 and IPV4." end="24" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Drop Bad Length will drop any packet that the 802.3 length field is larger than the packet. Ethertypes 0-1500 are 802.3 lengths, all others are Ether types." end="23" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="No Drop Source Multicast will disable the dropping of any source address with the multicast bit set." end="22" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="Default No Frag field will cause an IPv4 fragmented packet to be dropped if a VLAN entry is not found." end="21" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Default limit next header field will cause an IPv4 protocol or IPv6 next header packet to be dropped if a VLAN entry is not found and the protocol or next header does not match the ~iALE_NXT_HDR register values." end="20" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Trunk Base - This field is the hash formula starting value. Changing this value will cause the packet distribution on trunk ports to be changed. If all the ~itrk_en_dst, ~itrk_en_src, ~itrk_en_pri and ~itrk_en_vlan are '0', this value is used as the distribution index. That is a '0' will select the 1st bit of an 'N' link trunk, a '1' will select the second, etc. #br#Below is the distribution across the trunk links. The first number in the ~iitalic sequence indicates the traffic is sent to the lowest numbered port of a trunk group. For example if you have a 3 port trunk, the hash result 0 will go to the base port (0), hash result 1 will go to the highest port of the trunk group (2), hash result 2 will go to the middle port (1), etc.#br# 1 - ~i00000000#br# 2 - ~i01010101#br# 3 - ~i02102102#br# 4 - ~i03210321" end="16" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description="Mirror Index - This field is the ALE lookup table entry index that when a match occurs will cause this traffic to be mirrored to the ~imirror_top port. That is any VLAN, ONU or address with or withou VLAN can be selected for traffic mirroring." end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="ALE_PRESCALE" description=" The ALE Prescale Register is used to set the Broadcast and Multicast rate limiting prescaler value.  " id="ALE_PRESCALE" offset="0x3E010" width="32">
    
  <bitfield begin="19" description="ALE Prescale - The input clock is divided by this value for use in the multicast/broadcast rate limiters. The minimum operating value is 0x10. The prescaler is off when the value is zero." end="0" id="" rwaccess="RW" width="20"></bitfield>
  </register>
  
  
  <register acronym="ALE_AGING_CTRL" description=" The ALE Aging Control sets the aging interval which will cause periodic aging to occur. This value specifies the minimum time between aging starts. " id="ALE_AGING_CTRL" offset="0x3E014" width="32">
    
  <bitfield begin="31" description="ALE Prescaler 2 Disable - When set will divide the aging interval by 1000. This bit is designed for device verification and should not be used in production software. Combination of PreScale1Disable and PreScale2Disable will divide the aging interval by 1,000,000 for test purposes." end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="ALE Prescaler 1 Disable - When set will divide the aging interval by 1000. This bit is designed for device verification and should not be used in production software. Combination of PreScale1Disable and PreScale2Disable will divide the aging interval by 1,000,000 for test purposes." end="30" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="ALE Aging Timer - This field specifies the number of clock cycles times 1,000,000 between aging operations." end="0" id="" rwaccess="RW" width="24"></bitfield>
  </register>
  
  
  <register acronym="ALE_NXT_HDR" description=" The ALE Next Header is used to limit the IPv6 Next header or IPv4 Protocol values found in the IP header. It is enabled via the ~iLmtNxtHdr bit in the VLAN entry. All four ~iip_nxt_hdr0-3 are compared when enabled, so if only one is required, set them all to the one value to be tested. " id="ALE_NXT_HDR" offset="0x3E01C" width="32">
    
  <bitfield begin="31" description="The ~iip_nxt_hdr3 is the forth protocol or next header compared when enabled." end="24" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="The ~iip_nxt_hdr2 is the third protocol or next header compared when enabled." end="16" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="The ~iip_nxt_hdr1 is the second protocol or next header compared when enabled." end="8" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="The ~iip_nxt_hdr0 is the first protocol or next header compared when enabled." end="0" id="" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="ALE_TBLCTL" description=" The ALE table control register is used to read or write that ALE table entries. After writing to this register any read or write to any ALE register will be stalled until the read or write operation completes. " id="ALE_TBLCTL" offset="0x3E020" width="32">
    
  <bitfield begin="31" description="Table Write - This bit is used to write the table words to the lookup table.#br# 0 - Table Read Operation is performed. The contents of the ~b TABLEIDX entry will be read into the ~b ALE_TBLWx registers#br# 1 - Table write operation is performed. This will take the current contents from the ~b ALE_TBLWx registers and write them to the table at the specified ~b TABLEIDX." end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="The table index is used to determine which lookup table entry is read or written." end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="ALE_TBLW2" description=" The ALE Table Word 2 is the most significant word of an ALE table entry. " id="ALE_TBLW2" offset="0x3E034" width="32">
    
  <bitfield begin="6" description="Table Entry bits [71:64] " end="0" id="" rwaccess="RW" width="7"></bitfield>
  </register>
  
  
  <register acronym="ALE_TBLW1" description=" The ALE Table Word 1 is the middle word of an ALE table entry. " id="ALE_TBLW1" offset="0x3E038" width="32">
    
  <bitfield begin="31" description="Table Entry bits [63:32] " end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ALE_TBLW0" description=" The ALE Table Word 0 is the least significant word of an ALE table entry. " id="ALE_TBLW0" offset="0x3E03C" width="32">
    
  <bitfield begin="31" description="Table Entry bits [31:0] " end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="I0_ALE_PORTCTL0_0" description=" The ALE Port Control Register sets the port specific modes of operation. " id="I0_ALE_PORTCTL0_0" offset="0x3E040" width="32">
    
  <bitfield begin="31" description="Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse.#br#Broadcast rate limiting is enabled by a non-zero value in this field." end="24" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse.#br#Multicast rate limiting is enabled by a non-zero value in this field.The ~imcast_limit is the number of Multicast packets that will be forwaded per ~iale_prescale time. " end="16" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Drop Double VLAN - When set cause any received packet with double VLANs to be dropped. That is if there are two ctag or two stag fields in the packet it will be dropped." end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Drop Dual VLAN - When set will cause any received packet with dual VLAN stag followed by ctag to be dropped." end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Mac Only Copy All Frames - When set a Mac Only port will transfer all received good frames to the host. When clear a Mac Only port will transfer packets to the host based on ALE destination address lookup operation (which operates more like an Ethernet Mac).#br#A Mac Only port is a port with ~imaconly set." end="13" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Disable Port authorization - When set will allow unknown addresses to arrive on a switch in authorization mode. It is intended for device to device network connection on ports which do not require MACSEC encryption." end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="MAC Only - When set enables this port be treated like a MAC port for the host. All traffic received is only sent to the host. The host must direct traffic to this port as the lookup engine will not send traffic to the ports with the ~ip0_maconly bit set and the ~ip0_no_learn also set. If ~ip0_maconly bit is set and the ~ip0_no_learn is not set, the host can send non-directed packets that can be sent to the destination of a MacOnly port. It is also possible that The host can broadcast to all ports including MacOnly ports in this mode." end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Trunk Enable - This field is used to enable a port into a trunk. Any port can be used as a trunk port, any two or more ports with the ~ip0_trunken its set and having the same ~ip0_trunknum will be placed in the same trunk. There is no requirement for trunk ports to be adjacent. If all ports are enabled in the same trunk, no traffic can flow as traffic received within a trunk is never trasnmitted out the same trunk. If only a single port is a member of a trunk, it looks like a normal port with exception of entries in the look up table will be noted as a trunk entry." end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Trunk Number - This field is used as the trunk number when the ~ip0_trunken is also set. Ports with the same trunk number that have the ~ip0_trunken also set will have traffic distributed within the trunk based on the result of the hash function descrived above." end="8" id="" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description="Mirror Source Port - This field enables the source port mirror option. When this bit is set any traffic received on the port with the reg_p0_mirror_sp bit set will have its received traffic also sent to the ~imirror_top port." end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="No Source Address Update - When set will not update the source addresses for this port." end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="No Learn - When set will not learn the source addresses for this port." end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="VLAN Ingress Check - When set if a packet received is not a member of the VLAN, the packet will be dropped." end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="If Drop Untagged - When set will drop packets without a VLAN tag." end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Port State - Defins the current port state used for lookup operations.#br# 0 - Disabled#br# 1 - Blocked#br# 2 - Learning#br# 3 - Forwarding" end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="I0_ALE_PORTCTL0_1" description=" The ALE Port Control Register sets the port specific modes of operation. " id="I0_ALE_PORTCTL0_1" offset="0x3E044" width="32">
    
  <bitfield begin="31" description="Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse.#br#Broadcast rate limiting is enabled by a non-zero value in this field." end="24" id="" rwaccess="RW" width="8"/>
    
  <bitfield begin="23" description="Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse.#br#Multicast rate limiting is enabled by a non-zero value in this field.The ~imcast_limit is the number of Multicast packets that will be forwaded per ~iale_prescale time. " end="16" id="" rwaccess="RW" width="8"/>
    
  <bitfield begin="15" description="Drop Double VLAN - When set cause any received packet with double VLANs to be dropped. That is if there are two ctag or two stag fields in the packet it will be dropped." end="15" id="" rwaccess="RW" width="1"/>
    
  <bitfield begin="14" description="Drop Dual VLAN - When set will cause any received packet with dual VLAN stag followed by ctag to be dropped." end="14" id="" rwaccess="RW" width="1"/>
    
  <bitfield begin="13" description="Mac Only Copy All Frames - When set a Mac Only port will transfer all received good frames to the host. When clear a Mac Only port will transfer packets to the host based on ALE destination address lookup operation (which operates more like an Ethernet Mac).#br#A Mac Only port is a port with ~imaconly set." end="13" id="" rwaccess="RW" width="1"/>
    
  <bitfield begin="12" description="Disable Port authorization - When set will allow unknown addresses to arrive on a switch in authorization mode. It is intended for device to device network connection on ports which do not require MACSEC encryption." end="12" id="" rwaccess="RW" width="1"/>
    
  <bitfield begin="11" description="MAC Only - When set enables this port be treated like a MAC port for the host. All traffic received is only sent to the host. The host must direct traffic to this port as the lookup engine will not send traffic to the ports with the ~ip0_maconly bit set and the ~ip0_no_learn also set. If ~ip0_maconly bit is set and the ~ip0_no_learn is not set, the host can send non-directed packets that can be sent to the destination of a MacOnly port. It is also possible that The host can broadcast to all ports including MacOnly ports in this mode." end="11" id="" rwaccess="RW" width="1"/>
    
  <bitfield begin="10" description="Trunk Enable - This field is used to enable a port into a trunk. Any port can be used as a trunk port, any two or more ports with the ~ip0_trunken its set and having the same ~ip0_trunknum will be placed in the same trunk. There is no requirement for trunk ports to be adjacent. If all ports are enabled in the same trunk, no traffic can flow as traffic received within a trunk is never trasnmitted out the same trunk. If only a single port is a member of a trunk, it looks like a normal port with exception of entries in the look up table will be noted as a trunk entry." end="10" id="" rwaccess="RW" width="1"/>
    
  <bitfield begin="9" description="Trunk Number - This field is used as the trunk number when the ~ip0_trunken is also set. Ports with the same trunk number that have the ~ip0_trunken also set will have traffic distributed within the trunk based on the result of the hash function descrived above." end="8" id="" rwaccess="RW" width="2"/>
    
  <bitfield begin="7" description="Mirror Source Port - This field enables the source port mirror option. When this bit is set any traffic received on the port with the reg_p0_mirror_sp bit set will have its received traffic also sent to the ~imirror_top port." end="7" id="" rwaccess="RW" width="1"/>
    
  <bitfield begin="5" description="No Source Address Update - When set will not update the source addresses for this port." end="5" id="" rwaccess="RW" width="1"/>
    
  <bitfield begin="4" description="No Learn - When set will not learn the source addresses for this port." end="4" id="" rwaccess="RW" width="1"/>
    
  <bitfield begin="3" description="VLAN Ingress Check - When set if a packet received is not a member of the VLAN, the packet will be dropped." end="3" id="" rwaccess="RW" width="1"/>
    
  <bitfield begin="2" description="If Drop Untagged - When set will drop packets without a VLAN tag." end="2" id="" rwaccess="RW" width="1"/>
    
  <bitfield begin="1" description="Port State - Defins the current port state used for lookup operations.#br# 0 - Disabled#br# 1 - Blocked#br# 2 - Learning#br# 3 - Forwarding" end="0" id="" rwaccess="RW" width="2"/>
  </register>
  
  
  <register acronym="ALE_UVLAN_MEMBER" description=" The ALE Unknown VLAN Member Mask Register is used to specify the member list for unknown VLAN ID. " id="ALE_UVLAN_MEMBER" offset="0x3E090" width="32">
    
  <bitfield begin="1" description="Unknown VLAN Member List - Each bit represents the port member status for unknown VLANs." end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ALE_UVLAN_URCAST" description=" The ALE Unknown VLAN Unregistered Multicast Flood Mask Register is used to specify which egress ports unregistered multicast addresses egress for the unregistered VLAN ID. " id="ALE_UVLAN_URCAST" offset="0x3E094" width="32">
    
  <bitfield begin="1" description="Unknown VLAN Unregister Multicast Flood Mask - Each bit represents the port to which unregistered multicast are sent for unregistered VLANs." end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ALE_UVLAN_RMCAST" description=" The ALE Unknown VLAN Registered Multicast Flood Mask Register is used to specify which egress ports registered multicast addresses egress for the unregistered VLAN ID. " id="ALE_UVLAN_RMCAST" offset="0x3E098" width="32">
    
  <bitfield begin="1" description="Unknown VLAN Register Multicast Flood Mask - Each bit represents the port to which registered multicast are sent for unregistered VLANs. This field is ANDed with the registered multicast mask to determine the destinations for unregistered VLANs." end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ALE_UVLAN_UNTAG" description=" The ALE Unknown VLAN force Untagged Egress Mask Register is used to specify which egress ports the VLAN ID will be removed. " id="ALE_UVLAN_UNTAG" offset="0x3E09C" width="32">
    
  <bitfield begin="1" description="Unknown VLAN Force Untagged Egress Mask - Each bit represents the port where the VLAN will be removed for unregistered VLANs." end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ALE_STAT_DIAG" description=" The ALE Statistic Output Diagnostic Register allows the output statistics to diagnose the SW counters. This register is for diagnostice only. " id="ALE_STAT_DIAG" offset="0x3E0B8" width="32">
    
  <bitfield begin="15" description="When set and the ~iport_diag is set to zero, will allow all ports to see the same stat diagnostic increment." end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="The port selected that a received packet will cause the selected error to increment" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="When non-zero will cause the selected statistic to increment on the next frame received. For the selected Port. #br# 0: Disabled#br# 1: Destination Equal Source Drop Stat will count#br# 2: VLAN Ingress Check Drop Stat will count#br# 3: Source Multicast Drop Stat will count#br# 4: Dual VLAN Drop Stat will count#br# 5: Ether Type length error Drop Stat will count#br# 6: Next Hop Limit Drop Stat will count#br# 7: IPv4 Fragment Drop Stat will count#br# 8: Classifier Hit Stat will count#br# 9: Classifier Red Drop Stat will count#br# 10: Classifier Yellow Drop Stat will count#br# 11: ALE Overflow Drop Stat will count#br# 12: Rate Limit Drop Stat will count#br# 13: Blocked Address Drop Stat will count#br# 14: Secure Address Drop Stat will count#br# 15: Authorization Drop Stat will count" end="0" id="" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="ALE_OAM_LB_CTRL" description=" The ALE OAM Control allows ports to be put into OAM Loopback, only non-supervisor packet are looped back to the source port. " id="ALE_OAM_LB_CTRL" offset="0x3E0BC" width="32">
    
  <bitfield begin="1" description="The ~ioam_lb_ctrl allows any port to be put into OAM loopback, that is any packet received will be returned to the same port with an egressop of 0xFF which swaps the source and destination address. BPDUs will still flow through as normal so that OAM can be remotly requested and disabled." end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="ALE_MSK_MUX0" description=" VLAN Mask Mux x - The ALE Mask Mux registers are used along with the VLAN registered/unregistered index selectors from the Lookup Table to determine the value for vlan registered and unregister mask respectively.  " id="ALE_MSK_MUX0" offset="0x3E0C0" width="32">
    
  <bitfield begin="1" description="VLAN Mask Mux x - When selected by the VLAN lookup table entry FwdUnRegIdx or FwdAllRegIdx is used as the FwdUnRegMask or FwdUnRegMask values anded with the member list to determine the forwarding of packets. The Value of vlan_mask_mux_0 is read only and set to all ones for all ports." end="0" id="" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="I1_ALE_MSK_MUX1_0" description=" VLAN Mask Mux x - The ALE Mask Mux registers are used along with the VLAN registered/unregistered index selectors from the Lookup Table to determine the value for vlan registered and unregister mask respectively.  " id="I1_ALE_MSK_MUX1_0" offset="0x3E0C4" width="32">
    
  <bitfield begin="1" description="VLAN Mask Mux x - When selected by the VLAN lookup table entry FwdUnRegIdx or FwdAllRegIdx is used as the FwdUnRegMask or FwdUnRegMask values anded with the member list to determine the forwarding of packets. The Value of vlan_mask_mux_0 is read only and set to all ones for all ports." end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="I1_ALE_MSK_MUX1_1" description=" VLAN Mask Mux x - The ALE Mask Mux registers are used along with the VLAN registered/unregistered index selectors from the Lookup Table to determine the value for vlan registered and unregister mask respectively.  " id="I1_ALE_MSK_MUX1_1" offset="0x3E0C8" width="32">
    
  <bitfield begin="1" description="VLAN Mask Mux x - When selected by the VLAN lookup table entry FwdUnRegIdx or FwdAllRegIdx is used as the FwdUnRegMask or FwdUnRegMask values anded with the member list to determine the forwarding of packets. The Value of vlan_mask_mux_0 is read only and set to all ones for all ports." end="0" id="" rwaccess="RW" width="2"/>
  </register>
  
  
  <register acronym="I1_ALE_MSK_MUX1_2" description=" VLAN Mask Mux x - The ALE Mask Mux registers are used along with the VLAN registered/unregistered index selectors from the Lookup Table to determine the value for vlan registered and unregister mask respectively.  " id="I1_ALE_MSK_MUX1_2" offset="0x3E0CC" width="32">
    
  <bitfield begin="1" description="VLAN Mask Mux x - When selected by the VLAN lookup table entry FwdUnRegIdx or FwdAllRegIdx is used as the FwdUnRegMask or FwdUnRegMask values anded with the member list to determine the forwarding of packets. The Value of vlan_mask_mux_0 is read only and set to all ones for all ports." end="0" id="" rwaccess="RW" width="2"/>
  </register>
  
  
  <register acronym="EGRESSOP" description=" The Egress Operation register allows enabled classifiers with IPSA or IPDA match to use the CPSW Egress Packet Operations Inter VLAN Routing sub functions. If the packet was destined for the host, but matches a clasifier that has a programmed egress opcode, it will be forwarded to the destination ports where the destination ports will use the thier egress opcode entry to modify the packet. InterVLAN Routing and mirroring need to be understood, they are orthogonal functions. " id="EGRESSOP" offset="0x3E0FC" width="32">
    
  <bitfield begin="31" description="The Egress Operation defines the operation performed by the CPSW Egress Packet Operations#br# 0: NOP#br#: 1-n: Defines which egress Operation will be performed. This allows Inter VLAN routing to be configured for high bandwidth traffic, reducing CPU load.#br# 0xff: Swap SA and DA of packet, this is intended to allow OAM diagnostics for a link." end="24" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="The Egress Trunk Index is the calculated trunk index from the SA, DA or VLAN if modified to that InterVLAN routing will work on trunks as well. The DA, SA and VLAN are ignored for trunk generation on InterVLAN Routing so that this field is the index generated from the Egress Op replacements elclusive or'd together into a three bit index." end="21" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="20" description="The TTL Check will cause any packet that fails TTL checks to not be routed to the Inter VLAN Routing sub functions. The packet will be routed to the host it was destined to." end="20" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="The Destination Ports is a list of the ports the classified packet will be set to. If a destination is a Trunk, all the port bits for that trunck must be set." end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="POLICECFG0" description=" The Policing Config 0 holds the port, frame priority and ONU address index as well as match enables for port, frame priority and ONU address matching. " id="POLICECFG0" offset="0x3E100" width="32">
    
  <bitfield begin="31" description="Port Match Enable - Enabled port match for the selected policing/classifier entry" end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Trunk ID - When set indicates the port number is a trunk group." end="30" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="25" description="Port Number - Specifies the port address to match for the selected policing/classifier entry" end="25" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="Priority Match Enable - Enables frame priority match for the selected policing/classifier entry" end="19" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Priority Value - Specifies the frame priority to match for the selected policing/classifier entry" end="16" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="OUI Match Enable - Enables frame ONU address match for the selected policing/classifier entry" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="OUI Table Entry Index - Specifies the ALE ONU address lookup table index to match for the selected policing/classifier entry" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="POLICECFG1" description=" The Policing Config 1 holds the match enable/match index for the L2 Destination and L2 source addresses " id="POLICECFG1" offset="0x3E104" width="32">
    
  <bitfield begin="31" description="Destination Address Match Enable - Enables frame L2 destination address match for the selected policing/classifier entry" end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Destination Address Table Entry Index - Specifies the ALE L2 destination address lookup table index to match for the selected policing/classifier entry" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="15" description="Source Address Match Enable - Enables frame L2 source address match for the selected policing/classifier entry" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Source Address Table Entry Index - Specifies the ALE L2 source address lookup table index to match for the selected policing/classifier entry" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="POLICECFG2" description=" The Policing Config 2 holds the match enable/match index for the Outer VLAN and Inner VLAN addresses " id="POLICECFG2" offset="0x3E108" width="32">
    
  <bitfield begin="31" description="Outer VLAN Match Enable - Enables frame Outer VLAN address match for the selected policing/classifier entry" end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="Outer VLAN Table Entry Index - Specifies the ALE Outer VLAN address lookup table index to match for the selected policing/classifier entry" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="15" description="Inner VLAN Match Enable - Enables frame Inner VLAN address match for the selected policing/classifier entry" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Inner VLAN Table Entry Index - Specifies the ALE Inner VLAN address lookup table index to match for the selected policing/classifier entry" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="POLICECFG3" description=" The Policing Config 3 holds the match enable/match index for the Ether Type and IP Source address " id="POLICECFG3" offset="0x3E10C" width="32">
    
  <bitfield begin="31" description="EtherType Match Enable - Enables frame Ether Type match for the selected policing/classifier entry" end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="EtherType Table Entry Index - Specifies the ALE Ether Type lookup table index to match for the selected policing/classifier entry" end="16" id="" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="15" description="IP Source Address Match Enable - Enables frame IP Source address match for the selected policing/classifier entry" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="IP Source Address Table Entry Index - Specifies the ALE IP Source address lookup table index to match for the selected policing/classifier entry" end="0" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="POLICECFG4" description=" The Policing Config 4 holds the match enable/match index for the IP Destination address " id="POLICECFG4" offset="0x3E110" width="32">
    
  <bitfield begin="31" description="IP Destination Address Match Enable - Enables frame IP Destination address match for the selected policing/classifier entry" end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="IP Destination Address Table Entry Index - Specifies the ALE IP Destination address lookup table index to match for the selected policing/classifier entry" end="16" id="" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="POLICECFG6" description=" The PIR counter is a 37 bit internal counter where ~ipir_idle_inc_val is added every clock and the frame size &lt;&lt; 18 is subtracted at EOF if not RED at LUT time. If the counter is negative the packet will be marked RED, else it can be YELLOW or GREEN based on the CIR counter. If only this counter is used (aka cir_idle_inc_val==0) Packet are marked RED or GREEN based on PIR counter only. " id="POLICECFG6" offset="0x3E118" width="32">
    
  <bitfield begin="31" description="Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle. If zero the PIR counter is disabled and packets will never be marked or processed as RED." end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="POLICECFG7" description=" The CIR counter is a 37 bit internal counter where ~icir_idle_inc_val is added every clock and the frame size &lt;&lt; 18 is subtracted at EOF if not RED or YELLOW at LUT time. If the counter is positive the packet will be marked GREEN, else it can be YELLOW or RED based on the PIR counter. If only this counter is used (aka pir_idle_inc_val==0) Packet are marked YELLOW or GREEN based on CIR counter only. " id="POLICECFG7" offset="0x3E11C" width="32">
    
  <bitfield begin="31" description="Committed Information Idle Increment Value - The number added to the CIR counter every clock cycle. If zero the CIR counter is disabled and packets will never be marked or processed as YELLOW." end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="POLICETBLCTL" description=" The Policing Table Control is used to read or write the selected policing/classifier entry. The selected policing/classifier entry is only read or written after this register is written based on the value of the ~iwrite_enable bit.  " id="POLICETBLCTL" offset="0x3E120" width="32">
    
  <bitfield begin="31" description="Write Enable - Setting this bit will write the POLICECFG0-7 to the ~ipol_tbl_idx selected policing/classifier entry. Clearing this bit will read the ~ipol_tbl_idx selected policing/classifier entry into the POLICECFG0-7 registers." end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Policer Entry Index - This field specifies the policing/classifier entry to be read or written. When writing to this field without setting the ~iwrite_enable=1 will cause the selected policing/classifier entry to be loaded into the POLICECFG0-7 registers. When writing to this field with setting the ~iwrite_enable=1 will cause the selected policing/classifier entry to be updated from the POLICECFG0-7 registers." end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="POLICECONTROL" description=" The Control Enables color marking as well as internal ALE packet dropping rules. " id="POLICECONTROL" offset="0x3E124" width="32">
    
  <bitfield begin="31" description="Policing Enable - Enables the policing to color the packets, this also enables red or yellow drop capabilities." end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="RED Drop Enable - Enables the ALE to drop the red colored packets." end="29" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="WELLOW Drop Enable - Enables the ALE to drop yellow packets based on the ~iyellowthresh value. This field would normally not be used as to let the switch drop packets at a buffer threshold instead. In the event that the switch does not enable buffer threshold dropping, YELLOW packets can be dropped based on this feature." end="28" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="Yellow Threshold - When set enables a portion of the yellow packets to be dropped based on the ~iyellow_drop_en enable.#br# 0-100%#br# 1=50%#br# 2-33%#br# 3-25%#br# 4=20%#br# 5-17%#br# 6-14%#br# 7-13%" end="24" id="" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description="Policing Match Mode - This field determines what happens to packets that fail to hit any policing/classifier entry.#br# 0 - No Hit packets are marked GREEN#br# 1 - No Hit packets are marked YELLOW#br# 2 - No Hit packets are marked RED#br# 3 - No Hit packets are marked based on policing/classifier entry=0 state." end="22" id="" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="21" description="Priority Thread Enable - This field determines if priority is OR'd to the default thread when no classifiers hit and the default thread is enabled." end="21" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="MAC Only Default Disable - This field when set disables the default thread on MAC Only Ports. That is the default thread will be {port,priority}. If the traffic matches a classifier with a thread mapping, the classifier thread mapping still occurs." end="20" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="POLICETESTCTL" description=" The Policing Test Control enables the ability to determine which policing entry has been hit and whether they reported a red or yellow rate condition. " id="POLICETESTCTL" offset="0x3E128" width="32">
    
  <bitfield begin="31" description="Policer Clear - This bit clears all the policing/classifier hit bits. This bit is self clearing. This can be used to test the fact that a policing/classifier entry has been hit." end="31" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Policer Clear RED - This bit clears all the policing/classifier RED hit bits. This bit is self clearing. This can be used to test the fact that a policing/classifier entry has been hit during a RED condition." end="30" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="29" description="Policer Clear YELLOW - This bit clears all the policing/classifier YELLOW hit bits. This bit is self clearing. This can be used to test the fact that a policing/classifier entry has been hit during a YELLOW condition." end="29" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="28" description="Police Clear Selected - This bit clears the selected policing/classifier hit, redhit and yellowhit bits. This bit is self clearing. " end="28" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Policer Test Index - This field selects which policing/classifier hit bits will be read or written." end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="POLICEHSTAT" description=" The policing hit status is a read only register that reads the hit bits of the selected policing/classifier. " id="POLICEHSTAT" offset="0x3E12C" width="32">
    
  <bitfield begin="31" description="Policer Hit - This indicates that the selected policing/classifier via the ~ipol_test_idx field has been hit by a packet seen on any port that matches the policing/classifier entry match." end="31" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="Policer Hit RED - This indicates that the selected policing/classifier via the ~ipol_test_idx field has been hit during a RED condition by a packet seen on any port that matches the policing/classifier entry match." end="30" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="Policer Hit YELLOW - This indicates that the selected policing/classifier via the ~ipol_test_idx field has been hit during a YELLOW condition by a packet seen on any port that matches the policing/classifier entry match." end="29" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="THREADMAPDEF" description=" The THREAD Mapping Default Value register is used to set the default thread ID when no classifier is matched, " id="THREADMAPDEF" offset="0x3E134" width="32">
    
  <bitfield begin="15" description="Default Tread Enable - When set the switch will use the ~idefthreadval for the host interface thread ID if no classifier is matched. If clear the switch will generate its own thread ID based on port and priority if there is no classifier match." end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Default Thread Value - This field specifies the default thread ID value." end="0" id="" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="THREADMAPCTL" description=" The THREAD Mapping Control register allows the highest matched classifier to return a particular thread ID for traffic sent to the host. This allows particular classifier matched traffic to be placed an a particular hosts queue. " id="THREADMAPCTL" offset="0x3E138" width="32">
    
  <bitfield begin="1" description="Classifier Index - This is the classifier index entry that the thread enable and thread value will be read or written by the ~bTHREADMAPVAL register." end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="THREADMAPVAL" description=" The THREAD Mapping Value register is used to set the thread ID for a particular classifier entry. " id="THREADMAPVAL" offset="0x3E13C" width="32">
    
  <bitfield begin="15" description="Thread Enable - When set the switch will use the ~ithreadval for the selected classifier match. If clear the the thread ID will be determined by the ~bTHREADMAPDEF register settings." end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Thread Value - This field is the thread ID value that is used to map a classifier hit to thread ID for host traffic." end="0" id="" rwaccess="RW" width="6"></bitfield>
  </register>
  
  
  <register acronym="rev" description=" Revision parameters " id="rev" offset="0x3F000" width="32">
    
  <bitfield begin="31" description="Scheme" end="30" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="bu" end="28" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description="Module ID" end="16" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description="RTL version" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="Major version" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="Custom version" end="6" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Minor version" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="vector" description=" ECC Vector Register " id="vector" offset="0x3F008" width="32">
    
  <bitfield begin="24" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." end="24" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Read address" end="16" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Write 1 to trigger a read on the serial VBUS" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Value written to select the corresponding ECC RAM for control or status" end="0" id="" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="stat" description=" Misc Status " id="stat" offset="0x3F00C" width="32">
    
  <bitfield begin="10" description="Indicates the number of RAMS serviced by the ECC aggregator" end="0" id="" rwaccess="R" width="11"></bitfield>
  </register>
  
  
  <register acronym="reserved_svbus_0" description=" Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets. " id="reserved_svbus_0" offset="0x3F010" width="32">
    
  <bitfield begin="31" description="Serial VBUS register data" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="reserved_svbus_1" description=" Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets. " id="reserved_svbus_1" offset="0x3F014" width="32">
    
  <bitfield begin="31" description="Serial VBUS register data" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="reserved_svbus_2" description=" Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets. " id="reserved_svbus_2" offset="0x3F018" width="32">
    
  <bitfield begin="31" description="Serial VBUS register data" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="reserved_svbus_3" description=" Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets. " id="reserved_svbus_3" offset="0x3F01C" width="32">
    
  <bitfield begin="31" description="Serial VBUS register data" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="reserved_svbus_4" description=" Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets. " id="reserved_svbus_4" offset="0x3F020" width="32">
    
  <bitfield begin="31" description="Serial VBUS register data" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="reserved_svbus_5" description=" Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets. " id="reserved_svbus_5" offset="0x3F024" width="32">
    
  <bitfield begin="31" description="Serial VBUS register data" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="reserved_svbus_6" description=" Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets. " id="reserved_svbus_6" offset="0x3F028" width="32">
    
  <bitfield begin="31" description="Serial VBUS register data" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="reserved_svbus_7" description=" Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets. " id="reserved_svbus_7" offset="0x3F02C" width="32">
    
  <bitfield begin="31" description="Serial VBUS register data" end="0" id="" rwaccess="RW" width="32"/>
  </register>
  
  
  <register acronym="sec_eoi_reg" description=" EOI Register " id="sec_eoi_reg" offset="0x3F03C" width="32">
    
  <bitfield begin="0" description="EOI Register" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="sec_status_reg0" description=" Interrupt Status Register 0 " id="sec_status_reg0" offset="0x3F040" width="32">
    
  <bitfield begin="19" description="Interrupt Pending Status for ramecc19_pend" end="19" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Interrupt Pending Status for ramecc18_pend" end="18" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Interrupt Pending Status for ramecc17_pend" end="17" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Interrupt Pending Status for ramecc16_pend" end="16" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Interrupt Pending Status for ramecc15_pend" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Interrupt Pending Status for ramecc14_pend" end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Interrupt Pending Status for ramecc13_pend" end="13" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Interrupt Pending Status for ramecc12_pend" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Interrupt Pending Status for ramecc11_pend" end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Interrupt Pending Status for ramecc10_pend" end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Interrupt Pending Status for ramecc9_pend" end="9" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Interrupt Pending Status for ramecc8_pend" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Interrupt Pending Status for ramecc7_pend" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt Pending Status for ramecc6_pend" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Interrupt Pending Status for ramecc5_pend" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Interrupt Pending Status for ramecc4_pend" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Interrupt Pending Status for ramecc3_pend" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Interrupt Pending Status for ramecc2_pend" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Interrupt Pending Status for ramecc1_pend" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Interrupt Pending Status for ramecc0_pend" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="sec_enable_set_reg0" description=" Interrupt Enable Set Register 0 " id="sec_enable_set_reg0" offset="0x3F080" width="32">
    
  <bitfield begin="19" description="Interrupt Enable Set Register for ramecc19_pend" end="19" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Interrupt Enable Set Register for ramecc18_pend" end="18" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Interrupt Enable Set Register for ramecc17_pend" end="17" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Interrupt Enable Set Register for ramecc16_pend" end="16" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Interrupt Enable Set Register for ramecc15_pend" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Interrupt Enable Set Register for ramecc14_pend" end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Interrupt Enable Set Register for ramecc13_pend" end="13" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Interrupt Enable Set Register for ramecc12_pend" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Interrupt Enable Set Register for ramecc11_pend" end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Interrupt Enable Set Register for ramecc10_pend" end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Interrupt Enable Set Register for ramecc9_pend" end="9" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Interrupt Enable Set Register for ramecc8_pend" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Interrupt Enable Set Register for ramecc7_pend" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt Enable Set Register for ramecc6_pend" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Interrupt Enable Set Register for ramecc5_pend" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Interrupt Enable Set Register for ramecc4_pend" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Interrupt Enable Set Register for ramecc3_pend" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Interrupt Enable Set Register for ramecc2_pend" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Interrupt Enable Set Register for ramecc1_pend" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Interrupt Enable Set Register for ramecc0_pend" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="sec_enable_clr_reg0" description=" Interrupt Enable Clear Register 0 " id="sec_enable_clr_reg0" offset="0x3F0C0" width="32">
    
  <bitfield begin="19" description="Interrupt Enable Clear Register for ramecc19_pend" end="19" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Interrupt Enable Clear Register for ramecc18_pend" end="18" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Interrupt Enable Clear Register for ramecc17_pend" end="17" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Interrupt Enable Clear Register for ramecc16_pend" end="16" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Interrupt Enable Clear Register for ramecc15_pend" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Interrupt Enable Clear Register for ramecc14_pend" end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Interrupt Enable Clear Register for ramecc13_pend" end="13" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Interrupt Enable Clear Register for ramecc12_pend" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Interrupt Enable Clear Register for ramecc11_pend" end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Interrupt Enable Clear Register for ramecc10_pend" end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Interrupt Enable Clear Register for ramecc9_pend" end="9" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Interrupt Enable Clear Register for ramecc8_pend" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Interrupt Enable Clear Register for ramecc7_pend" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt Enable Clear Register for ramecc6_pend" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Interrupt Enable Clear Register for ramecc5_pend" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Interrupt Enable Clear Register for ramecc4_pend" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Interrupt Enable Clear Register for ramecc3_pend" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Interrupt Enable Clear Register for ramecc2_pend" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Interrupt Enable Clear Register for ramecc1_pend" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Interrupt Enable Clear Register for ramecc0_pend" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ded_eoi_reg" description=" EOI Register " id="ded_eoi_reg" offset="0x3F13C" width="32">
    
  <bitfield begin="0" description="EOI Register" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ded_status_reg0" description=" Interrupt Status Register 0 " id="ded_status_reg0" offset="0x3F140" width="32">
    
  <bitfield begin="19" description="Interrupt Pending Status for ramecc19_pend" end="19" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Interrupt Pending Status for ramecc18_pend" end="18" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Interrupt Pending Status for ramecc17_pend" end="17" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Interrupt Pending Status for ramecc16_pend" end="16" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Interrupt Pending Status for ramecc15_pend" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Interrupt Pending Status for ramecc14_pend" end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Interrupt Pending Status for ramecc13_pend" end="13" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Interrupt Pending Status for ramecc12_pend" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Interrupt Pending Status for ramecc11_pend" end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Interrupt Pending Status for ramecc10_pend" end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Interrupt Pending Status for ramecc9_pend" end="9" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Interrupt Pending Status for ramecc8_pend" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Interrupt Pending Status for ramecc7_pend" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt Pending Status for ramecc6_pend" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Interrupt Pending Status for ramecc5_pend" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Interrupt Pending Status for ramecc4_pend" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Interrupt Pending Status for ramecc3_pend" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Interrupt Pending Status for ramecc2_pend" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Interrupt Pending Status for ramecc1_pend" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Interrupt Pending Status for ramecc0_pend" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ded_enable_set_reg0" description=" Interrupt Enable Set Register 0 " id="ded_enable_set_reg0" offset="0x3F180" width="32">
    
  <bitfield begin="19" description="Interrupt Enable Set Register for ramecc19_pend" end="19" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Interrupt Enable Set Register for ramecc18_pend" end="18" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Interrupt Enable Set Register for ramecc17_pend" end="17" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Interrupt Enable Set Register for ramecc16_pend" end="16" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Interrupt Enable Set Register for ramecc15_pend" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Interrupt Enable Set Register for ramecc14_pend" end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Interrupt Enable Set Register for ramecc13_pend" end="13" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Interrupt Enable Set Register for ramecc12_pend" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Interrupt Enable Set Register for ramecc11_pend" end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Interrupt Enable Set Register for ramecc10_pend" end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Interrupt Enable Set Register for ramecc9_pend" end="9" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Interrupt Enable Set Register for ramecc8_pend" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Interrupt Enable Set Register for ramecc7_pend" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt Enable Set Register for ramecc6_pend" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Interrupt Enable Set Register for ramecc5_pend" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Interrupt Enable Set Register for ramecc4_pend" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Interrupt Enable Set Register for ramecc3_pend" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Interrupt Enable Set Register for ramecc2_pend" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Interrupt Enable Set Register for ramecc1_pend" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Interrupt Enable Set Register for ramecc0_pend" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ded_enable_clr_reg0" description=" Interrupt Enable Clear Register 0 " id="ded_enable_clr_reg0" offset="0x3F1C0" width="32">
    
  <bitfield begin="19" description="Interrupt Enable Clear Register for ramecc19_pend" end="19" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="Interrupt Enable Clear Register for ramecc18_pend" end="18" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Interrupt Enable Clear Register for ramecc17_pend" end="17" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="Interrupt Enable Clear Register for ramecc16_pend" end="16" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Interrupt Enable Clear Register for ramecc15_pend" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Interrupt Enable Clear Register for ramecc14_pend" end="14" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Interrupt Enable Clear Register for ramecc13_pend" end="13" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="Interrupt Enable Clear Register for ramecc12_pend" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Interrupt Enable Clear Register for ramecc11_pend" end="11" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Interrupt Enable Clear Register for ramecc10_pend" end="10" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Interrupt Enable Clear Register for ramecc9_pend" end="9" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="Interrupt Enable Clear Register for ramecc8_pend" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Interrupt Enable Clear Register for ramecc7_pend" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt Enable Clear Register for ramecc6_pend" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Interrupt Enable Clear Register for ramecc5_pend" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Interrupt Enable Clear Register for ramecc4_pend" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Interrupt Enable Clear Register for ramecc3_pend" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Interrupt Enable Clear Register for ramecc2_pend" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Interrupt Enable Clear Register for ramecc1_pend" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Interrupt Enable Clear Register for ramecc0_pend" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="aggr_enable_set" description=" AGGR interrupt enable set Register " id="aggr_enable_set" offset="0x3F200" width="32">
    
  <bitfield begin="1" description="interrupt enable set for svbus timeout errors" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="interrupt enable set for parity errors" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="aggr_enable_clr" description=" AGGR interrupt enable clear Register " id="aggr_enable_clr" offset="0x3F204" width="32">
    
  <bitfield begin="1" description="interrupt enable clear for svbus timeout errors" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="interrupt enable clear for parity errors" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="aggr_status_set" description=" AGGR interrupt status set Register " id="aggr_status_set" offset="0x3F208" width="32">
    
  <bitfield begin="3" description="interrupt status set for svbus timeout errors" end="2" id="" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="interrupt status set for parity errors" end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="aggr_status_clr" description=" AGGR interrupt status clear Register " id="aggr_status_clr" offset="0x3F20C" width="32">
    
  <bitfield begin="3" description="interrupt status clear for svbus timeout errors" end="2" id="" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="interrupt status clear for parity errors" end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
</module>
