<!DOCTYPE html>
<html lang="en">

<head>
  <title>
  x86 Part. 1 â€” CPU Â· pwnbuffer
</title>
  <meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<meta name="color-scheme" content="light dark">




<meta name="author" content="pwnbuffer">
<meta name="description" content="The article describes the architecture of the 32-bit x86 CPU, highlighting its main components, such as registers, buses, and the control unit, as well as how it executes instructions and manages memory.">
<meta name="keywords" content="team brazuca!">



  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="x86 Part. 1 â€” CPU">
  <meta name="twitter:description" content="The article describes the architecture of the 32-bit x86 CPU, highlighting its main components, such as registers, buses, and the control unit, as well as how it executes instructions and manages memory.">

<meta property="og:url" content="https://pwnbuffer.org/en/posts/daemon/x86/">
  <meta property="og:site_name" content="pwnbuffer">
  <meta property="og:title" content="x86 Part. 1 â€” CPU">
  <meta property="og:description" content="The article describes the architecture of the 32-bit x86 CPU, highlighting its main components, such as registers, buses, and the control unit, as well as how it executes instructions and manages memory.">
  <meta property="og:locale" content="en">
  <meta property="og:type" content="article">
    <meta property="article:section" content="posts">
    <meta property="article:published_time" content="2025-03-30T00:00:00+00:00">
    <meta property="article:modified_time" content="2025-03-30T00:00:00+00:00">
    <meta property="article:tag" content="Low Level">




<link rel="canonical" href="https://pwnbuffer.org/en/posts/daemon/x86/">


<link rel="preload" href="https://pwnbuffer.org/fonts/fa-brands-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="https://pwnbuffer.org/fonts/fa-regular-400.woff2" as="font" type="font/woff2" crossorigin>
<link rel="preload" href="https://pwnbuffer.org/fonts/fa-solid-900.woff2" as="font" type="font/woff2" crossorigin>


  
  
  <link rel="stylesheet" href="https://pwnbuffer.org/css/coder.min.b886fe0d9034709648f91f4ce178f51dd367d9350f82dd1132d54fd69bfca66f.css" integrity="sha256-uIb&#43;DZA0cJZI&#43;R9M4Xj1HdNn2TUPgt0RMtVP1pv8pm8=" crossorigin="anonymous" media="screen" />






  
    
    
    <link rel="stylesheet" href="https://pwnbuffer.org/css/coder-dark.min.165f5fe7c98269a5cfc54f81472e0f84ebc32d92bbe6c9db1f06962b0817bda1.css" integrity="sha256-Fl9f58mCaaXPxU&#43;BRy4PhOvDLZK75snbHwaWKwgXvaE=" crossorigin="anonymous" media="screen" />
  



 




<link rel="icon" type="image/svg+xml" href="https://pwnbuffer.org/img/favicon.svg" sizes="any">
<link rel="icon" type="image/png" href="https://pwnbuffer.org/img/favicon-32x32.ico" sizes="32x32">
<link rel="icon" type="image/png" href="https://pwnbuffer.org/img/favicon-16x16.ico" sizes="16x16">

<link rel="apple-touch-icon" href="https://pwnbuffer.org/images/apple-touch-icon.png">
<link rel="apple-touch-icon" sizes="180x180" href="https://pwnbuffer.org/images/apple-touch-icon.png">

<link rel="manifest" href="https://pwnbuffer.org/site.webmanifest">
<link rel="mask-icon" href="https://pwnbuffer.org/images/safari-pinned-tab.svg" color="#5bbad5">









</head>






<body class="preload-transitions colorscheme-dark">
  

  <main class="wrapper">
    <nav class="navigation">
  <section class="container">
    
    <a class="navigation-title" href="https://pwnbuffer.org/en/">
      pwnbuffer
    </a>
    
    
      <input type="checkbox" id="menu-toggle" />
      <label class="menu-button float-right" for="menu-toggle">
        <i class="fa-solid fa-bars fa-fw" aria-hidden="true"></i>
      </label>
      <ul class="navigation-list">
        
          
            <li class="navigation-item">
              <a class="navigation-link " href="https://pwnbuffer.org/en/about/">About</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="https://pwnbuffer.org/en/posts/">Articles</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="https://pwnbuffer.org/en/categories/">Categories</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="https://pwnbuffer.org/en/members/">Members</a>
            </li>
          
            <li class="navigation-item">
              <a class="navigation-link " href="https://pwnbuffer.org/en/wallpapers/">Wallpapers</a>
            </li>
          
        
        
          
          
          
            
              
                <li class="navigation-item menu-separator">
                  <span>|</span>
                </li>
                
              
              <li class="navigation-item">
                <a href="https://pwnbuffer.org/posts/daemon/x86/">ðŸ‡§ðŸ‡·</a>
              </li>
            
          
        
      </ul>
    
  </section>
</nav>


    <div class="content">
      
  <section class="container post">
    <article>
      <header>
        <div class="post-title">
          <h1 class="title">
            <a class="title-link" href="https://pwnbuffer.org/en/posts/daemon/x86/">
              x86 Part. 1 â€” CPU
            </a>
          </h1>
        </div>
        <div class="post-meta">
          <div class="date">
            <span class="posted-on">
              <i class="fa-solid fa-calendar" aria-hidden="true"></i>
              <time datetime="2025-03-30T00:00:00Z">
                March 30, 2025
              </time>
            </span>
            <span class="reading-time">
              <i class="fa-solid fa-clock" aria-hidden="true"></i>
              13-minute read
            </span>
          </div>
          <div class="authors">
  <i class="fa-solid fa-user" aria-hidden="true"></i>
    <a href="https://pwnbuffer.org/en/authors/daemon/">Daemon</a></div>

          <div class="categories">
  <i class="fa-solid fa-folder" aria-hidden="true"></i>
    <a href="https://pwnbuffer.org/en/categories/low-level/">Low-Level</a>
      <span class="separator">â€¢</span>
    <a href="https://pwnbuffer.org/en/categories/x86/">X86</a></div>

          <div class="tags">
  <i class="fa-solid fa-tag" aria-hidden="true"></i>
    <span class="tag">
      <a href="https://pwnbuffer.org/en/tags/low-level/">Low Level</a>
    </span></div>

        </div>
      </header>

      <div class="post-content">
        
        <p>This series of articles covers basic low-level concepts in computers, with a specific focus on exploring binaries and reverse engineering.
Some points may seem confusing at first, but remember: everything follows a definition. Donâ€™t get stuck in an endless loop of &ldquo;why!?!&rdquo; â€” just understand each concept and its purpose. <strong>You will use these concepts in reverse engineering, binary exploitation, and even malware development in the future</strong>.</p>
<h1 id="what-is-a-cpu">
  What is a CPU?
  <a class="heading-link" href="#what-is-a-cpu">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<div style="text-align: center;">
<img src="https://pwnbuffer.org/images/daemon/x86/1.svg" alt="intel-gen">
</div>
<p>The <strong>Central Processing Unit</strong> (CPU) is the &ldquo;brain&rdquo; of a computer, responsible for processing information and managing data stored in memory. It performs essential functions such as processing, storage, and input/output operations, making it crucial for the functioning of computer systems, including operating systems, mobile devices, and embedded systems.</p>
<p>A computer, in a simplified way, can be seen as a set of instructions stored in memory that are processed by the CPU. The basic architecture of a computer consists of three main components: the CPU, memory, and input/output devices, all connected through a bus (<em>BUS</em>) <strong>(see the image above)</strong>.</p>
<p>The foundation of this architecture was proposed by <strong>John Von Neumann</strong>, whose concepts still influence the design of modern processors. However, contemporary CPUs often do not strictly follow Von Neumannâ€™s original architecture, although many of its principles remain fundamental. Additionally, CPUs may adopt different internal management models, such as <strong>CISC</strong> (Complex Instruction Set Computing) and <strong>RISC</strong> (Reduced Instruction Set Computing), which will be explained later.</p>
<h1 id="components-of-a-computer">
  Components of a Computer
  <a class="heading-link" href="#components-of-a-computer">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<div style="text-align: center;">
<img src="https://pwnbuffer.org/images/daemon/x86/2.svg" alt="intel-gen">
</div>
<hr>
<h2 id="cpu-internal-components">
  CPU internal components
  <a class="heading-link" href="#cpu-internal-components">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<hr>
<h4 id="registers">
  <strong>Registers</strong>
  <a class="heading-link" href="#registers">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h4>
<p><strong>Registers</strong> are internal storage areas of the CPU, designed to process data quickly. Unlike RAM, where data stays for a longer period, data in registers is temporary and used in high-speed operations. Before being processed, all data must be stored in a register. (This concept will be better understood when we cover Assembly language).</p>
<hr>
<h3 id="arithmetic-and-logic-unit-alu">
  <strong>Arithmetic and Logic Unit (ALU)</strong>
  <a class="heading-link" href="#arithmetic-and-logic-unit-alu">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<p>The <strong>ALU</strong> (Arithmetic and Logic Unit) is responsible for performing arithmetic calculations (such as addition and subtraction) and logical operations (such as AND, OR, NOT) that have been decoded by the <strong>Control Unit</strong> (CU).</p>
<p>Some of the most common processes executed by the ALU include:</p>
<ul>
<li>Addition</li>
<li>Subtraction</li>
<li>Division</li>
<li>Multiplication</li>
<li>Selection / Branching</li>
<li>Repetition / Looping</li>
</ul>
<hr>
<h3 id="control-unit-cu">
  <strong>Control Unit (CU)</strong>
  <a class="heading-link" href="#control-unit-cu">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<p>The <strong>Control Unit</strong> (CU) is the part of the CPU responsible for coordinating and managing the system&rsquo;s operations. It controls <strong>input and output (I/O)</strong> operations, <strong>ALU</strong> (Arithmetic and Logic Unit) operations, memory access, and interaction with <strong>peripheral devices</strong>. The CU interprets the program instructions and ensures that each component of the CPU performs its tasks in an orderly and efficient manner, guaranteeing the correct functioning of the system.</p>
<hr>
<h2 id="cache">
  <strong>Cache</strong>
  <a class="heading-link" href="#cache">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<p>The <strong>cache</strong> is a high-speed memory located close to the CPU that helps accelerate operations.</p>
<h3 id="types-of-cache">
  <strong>Types of Cache:</strong>
  <a class="heading-link" href="#types-of-cache">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<div style="text-align: center;">
  <img src="https://pwnbuffer.org/images/daemon/x86/3.svg" alt="intel-gen">
</div>
<h3 id="types-of-cache-1">
  <strong>Types of Cache:</strong>
  <a class="heading-link" href="#types-of-cache-1">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<ul>
<li><strong>L1 Cache:</strong>
<ul>
<li>Integrated into the processor or close to it.</li>
<li>Smaller capacity but faster.</li>
<li>Stores frequently accessed data (e.g., registers).</li>
<li>Size: 2 KB to 64 KB.</li>
</ul>
</li>
<li><strong>L2 Cache:</strong>
<ul>
<li>Can be integrated into the processor or located close to it.</li>
<li>Larger capacity than L1.</li>
<li>Acts as an intermediary between L1 and the rest of the memory.</li>
<li>Size: 256 KB to 512 KB.</li>
</ul>
</li>
<li><strong>L3 Cache:</strong>
<ul>
<li>Located outside the processor.</li>
<li>Increases the performance of L1 and L2.</li>
<li>Larger capacity than L1 and L2.</li>
<li>Size: 1 MB to 8 MB.</li>
</ul>
</li>
</ul>
<p>In summary, each cache level stores data hierarchically, optimizing CPU performance.</p>
<hr>
<h3 id="memory-management-unit-mmu">
  <strong>Memory Management Unit (MMU)</strong>
  <a class="heading-link" href="#memory-management-unit-mmu">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<p>The <strong>Memory Management Unit</strong> (MMU) is responsible for assisting the operating system in managing memory resources efficiently. It controls the allocation and release of memory, as well as translating virtual addresses to physical addresses, allowing the operating system to access and manipulate data securely and optimally. The MMU is also essential for managing <strong>virtual memory</strong>, ensuring that processes are isolated and memory is used effectively.</p>
<hr>
<h3 id="firmware">
  <strong>Firmware</strong>
  <a class="heading-link" href="#firmware">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<p><strong>Firmware</strong> is a type of fixed, specialized program embedded directly into a device&rsquo;s hardware, responsible for the initialization and basic configuration of the system. It provides the necessary instructions for the hardware to function correctly and starts the process of loading the operating system. Firmware is essential for the initial operation of devices such as computers, printers, and routers.</p>
<hr>
<h1 id="external-cpu">
  External CPU
  <a class="heading-link" href="#external-cpu">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<hr>
<h3 id="main-memory-ram">
  <strong>Main Memory (RAM)</strong>
  <a class="heading-link" href="#main-memory-ram">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<p><strong>RAM</strong> (Random Access Memory) is a volatile memory that stores temporary data while the system is running. It organizes this data in sequences of bytes, with each byte having a unique address used for quick access. The amount of available RAM determines the physical memory of a device or computer. Currently, RAM capacities can range from gigabytes (GB) and are used to store temporary data, such as the operating system and specific areas for <strong>buffers</strong> and <strong>input/output (I/O)</strong> devices.</p>
<p>The image below illustrates how a 16 GB RAM operates in a modern system:</p>
<div style="text-align: center;">
  <img src="https://pwnbuffer.org/images/daemon/x86/memory.png" alt="memory">
</div>
<ul>
<li><strong>Free:</strong> Refers to the memory spaces available for the operating system and for managing running processes.<br>
The other memory spaces are used for hardware management, <strong>input/output (I/O)</strong> operations, and the operating system.</li>
</ul>
<p>Currently, physical memory is not accessed directly by processes. Instead, it is mapped through <strong>address spaces</strong> and <strong>virtual memory</strong>, allowing the operating system to manage and allocate memory efficiently, isolating processes and maximizing the use of available resources.</p>
<hr>
<h3 id="external-storage-eg-hard-drives-usb-drives-etc">
  <strong>External Storage (e.g., Hard Drives, USB Drives, etc.)</strong>
  <a class="heading-link" href="#external-storage-eg-hard-drives-usb-drives-etc">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<p><strong>External storage devices</strong> are <strong>non-volatile</strong> memories, meaning they retain data even when the system is turned off. They offer much larger storage capacities compared to <strong>RAM</strong>, but, in contrast, tend to be slower in terms of access speed. These devices are used to store large volumes of data permanently, such as files, programs, and operating systems.</p>
<hr>
<h3 id="ports">
  <strong>Ports</strong>
  <a class="heading-link" href="#ports">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<p><strong>Ports</strong> are the physical or logical access points that allow peripherals to be connected to the computer. Devices such as printers, keyboards, mice, and other accessories are connected through these ports. <strong>Drivers</strong> are specific programs that manage communication between the operating system and the peripherals, controlling how these devices are handled and interacting with the computer.</p>
<hr>
<h3 id="bus">
  <strong>Bus</strong>
  <a class="heading-link" href="#bus">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<p>The <strong>bus</strong> is a set of physical or logical pathways in a system that allows data transfer between the different components of the computer. It facilitates communication between the <strong>CPU</strong>, <strong>memory</strong>, and <strong>peripherals</strong>.</p>
<div style="text-align: center;">
  <img src="https://pwnbuffer.org/images/daemon/x86/bus.jpg" alt="bus">
</div>
<p>The three main types of lines in a bus are:</p>
<ul>
<li><strong>Control line:</strong> Responsible for managing control and synchronization operations between components.</li>
<li><strong>Address line:</strong> Carries memory or device addresses to specify where data should be read or written.</li>
<li><strong>Data line:</strong> Transfers the actual data between components.</li>
</ul>
<hr>
<h3 id="how-is-a-program-executed">
  <strong>How is a program executed?</strong>
  <a class="heading-link" href="#how-is-a-program-executed">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<p>When we open a program, it is loaded into the computerâ€™s memory. A program is simply a set of instructions in <strong>machine code</strong> that the CPU must execute.</p>
<p>In a 32-bit CPU (like the x86 architecture), it reads small blocks of data called <em>doublewords</em> (which are 4 bytes or 32 bits). When it encounters an address in memory, the CPU takes that data block and temporarily stores it in one of its registers, which are like quick drawers. Then, the CPU reads the content of this data and executes the instruction contained within.</p>
<p>After executing each instruction, the CPU fetches the next instruction from memory.</p>
<blockquote>
<p>The CPU has a register called the <strong>Instruction Pointer</strong> (<strong>IP</strong>), or <strong>EIP</strong> (Extended Instruction Pointer) / <strong>RIP</strong> (Register Instruction Pointer), which points to the address of the next instruction to be executed.</p>
</blockquote>
<p>This register can be manipulated, altering the flow of the program. This is exploited by <strong>malwares</strong> to modify the system&rsquo;s behavior.</p>
<hr>
<h1 id="risc-vs-cisc">
  Risc vs. Cisc
  <a class="heading-link" href="#risc-vs-cisc">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<div style="text-align: center;">
  <img src="https://pwnbuffer.org/images/daemon/x86/cr.png" alt="bus">
</div>
<h1 id="cisc">
  CISC
  <a class="heading-link" href="#cisc">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>CISC (<strong>Complex Instruction Set Computer</strong>) is a processor architecture that prioritizes powerful instructions with multiple steps or functionalities. It was designed to minimize the number of instructions the programmer needs to write by offering commands with various functionalities. This architecture is very common in personal computers and servers, being used by companies like Intel and AMD.</p>
<h3 id="key-features-of-cisc">
  Key Features of CISC:
  <a class="heading-link" href="#key-features-of-cisc">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<ol>
<li><strong>Complex and multi-step instructions</strong>: Many CISC instructions perform multiple operations at once, reducing the number of instructions needed, but it also decreases the operation speed.</li>
<li><strong>Variable instruction lengths</strong>: Instructions can be of different sizes.</li>
<li><strong>Direct memory access</strong>: CISC instructions can access memory directly, which simplifies programming, but increases data access time.</li>
<li><strong>Advanced addressing modes</strong>: CISC has many forms of addressing, resulting in flexibility to manage data structures&hellip;</li>
</ol>
<h1 id="example-of-a-cisc-instruction">
  Example of a CISC instruction
  <a class="heading-link" href="#example-of-a-cisc-instruction">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>In x86 assembly, a single instruction can combine:</p>
<ul>
<li>Data loading</li>
<li>Arithmetic (calculations)<br>
See:</li>
</ul>
<div class="highlight"><pre tabindex="0" style="color:#d0d0d0;background-color:#202020;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-asm" data-lang="asm"><span style="display:flex;"><span><span style="color:#447fcf">mov</span> <span style="color:#40ffff">eax</span>, [<span style="color:#40ffff">ebx</span>]
</span></span></code></pre></div><p>This single line moves (loads) the value from the memory address contained in <code>ebx</code> to the <code>eax</code> register.</p>
<h3 id="components">
  Components:
  <a class="heading-link" href="#components">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<ul>
<li><strong>mov</strong>: This is the <em>move</em> register, used to copy data from one place to another. In x86 assembly, <code>mov</code> is used to load data from memory, or from another register, into a specific register.</li>
<li><strong>eax</strong>: This is the destination register, meaning the place where the data will be copied.</li>
<li><strong>[ebx]</strong>: This indicates the <strong>source operand</strong>. The brackets around <code>ebx</code> indicate that the value being accessed is not directly in the <code>ebx</code> register, but at the <strong>memory address</strong> stored in the <code>ebx</code> register. In other words, <code>ebx</code> contains a memory address, and the value at that address will be moved to the <code>eax</code> register.</li>
</ul>
<h2 id="advantages-of-cisc">
  Advantages of CISC
  <a class="heading-link" href="#advantages-of-cisc">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h2>
<ul>
<li><strong>Backward compatibility</strong>: CISC architectures like x86 maintain compatibility with older generations. This allowed older software to run on current systems.</li>
<li><strong>Versatile performance</strong>: With the flexibility that CISC offers, it is ideal for general-purpose computing.</li>
</ul>
<p>CISC has its advantages for computers where resources are more abundant. However, it consumes more power and generates heat, which is unsuitable for mobile devices, where efficiency is key. Nowadays, CISC uses internal structures similar to RISC to improve efficiency.</p>
<hr>
<h1 id="risc">
  RISC
  <a class="heading-link" href="#risc">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>RISC (<strong>Reduced Instruction Set Computer</strong>) is a processor architecture/design focused on simplicity and speed. In RISC architectures like <strong>ARM</strong> and <strong>RISC-V</strong>, instructions are designed to be executed in a single clock cycle, which increases execution speed and reduces power consumption. This makes RISC ideal for mobile devices, embedded systems, and efficient computing.</p>
<h3 id="key-features-of-risc">
  Key Features of RISC:
  <a class="heading-link" href="#key-features-of-risc">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<ol>
<li><strong>Simple single-cycle instructions</strong>: RISC instructions are simple, allowing for fast execution.</li>
<li><strong>Fixed-length instructions</strong>: Instructions have a fixed length, reducing decoding complexity, which results in increased execution speed.</li>
<li><strong>Load/store architecture</strong>: RISC separates memory access and computation. It requires that data be loaded into registers first, and then operated on. This means that before performing any <strong>arithmetic or logical operation</strong> on data, the data <strong>must first be loaded (load) into a register</strong>. After manipulation, the result <strong>can be stored (store) back into memory</strong>.</li>
<li><strong>Limited addressing modes</strong>: RISC has fewer addressing instructions, which reduces complexity. However, this requires additional instructions for more complex operations.</li>
</ol>
<h3 id="example-of-a-risc-instruction-sequence">
  Example of a RISC instruction sequence
  <a class="heading-link" href="#example-of-a-risc-instruction-sequence">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<p>In ARM assembly, many instructions separate the loading and processing of data.</p>
<h4 id="load-data-from-memory-to-registers">
  Load Data from Memory to Registers
  <a class="heading-link" href="#load-data-from-memory-to-registers">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h4>
<div class="highlight"><pre tabindex="0" style="color:#d0d0d0;background-color:#202020;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"><code class="language-asm" data-lang="asm"><span style="display:flex;"><span><span style="color:#447fcf">ldr</span> <span style="color:#40ffff">r0</span>, [<span style="color:#40ffff">r1</span>]    <span style="color:#999;font-style:italic">; Carrega o valor do endereÃ§o de memÃ³ria armazenado em r1 para o registrador r0  
</span></span></span><span style="display:flex;"><span><span style="color:#999;font-style:italic"></span><span style="color:#447fcf">add</span> <span style="color:#40ffff">r0</span>, <span style="color:#40ffff">r0</span>, <span style="color:#999;font-style:italic">#1  ; Adiciona 1 ao valor de r0  
</span></span></span><span style="display:flex;"><span><span style="color:#999;font-style:italic"></span><span style="color:#447fcf">str</span> <span style="color:#40ffff">r0</span>, [<span style="color:#40ffff">r1</span>]    <span style="color:#999;font-style:italic">; Armazena o resultado da operaÃ§Ã£o no endereÃ§o de memÃ³ria indicado por r1
</span></span></span></code></pre></div><p>Here, we load the value from memory into a register, perform the operation, and then store the result back into memory. It&rsquo;s simple and efficient.</p>
<h3 id="advantages-of-risc">
  Advantages of RISC
  <a class="heading-link" href="#advantages-of-risc">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h3>
<ul>
<li>
<p><strong>Energy efficiency</strong>: Due to its simple instructions, the RISC architecture consumes less power, making it ideal for mobile devices and IoT (Internet of Things).</p>
</li>
<li>
<p><strong>Scalability and flexibility</strong>: RISC architectures, like ARM, can be used in a wide range of devices, from simple mobile devices to large data centers.</p>
</li>
</ul>
<hr>
<h1 id="x86-architecture">
  x86 Architecture
  <a class="heading-link" href="#x86-architecture">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>
<p>The <strong>x86</strong> architecture originated with the <strong>8086</strong> microprocessor, developed by Intel. Due to its success, the company expanded the line, releasing new models such as <strong>80186, 80286, 80386</strong>, and so on.</p>
<div style="text-align: center;">
  <img src="https://pwnbuffer.org/images/daemon/x86/gen.png" alt="intel-gen">
</div>
<p>Initially, the naming followed the <strong>80x86</strong> standard, where the &ldquo;x&rdquo; represented a variable number. Over time, for simplification, the name was shortened to <strong>x86</strong>, becoming the widely used term to this day. With the evolution of technology, the x86 architecture received various improvements and extensions, always preserving compatibility with previous generations. This principle allowed older software to continue running on more modern processors, ensuring a smooth transition between different hardware generations.</p>
<p>One of the most significant changes came with <strong>AMD</strong>, which developed the <strong>x86-64</strong> architecture, introducing support for <strong>64-bit</strong>. This innovation allowed for greater processing power and support for more RAM, marking a significant advance in high-performance computing.</p>
<p>Although Intel initially invested in its own 64-bit architecture, called <strong>IA-64</strong> (used in the Itanium line), it eventually adopted AMD&rsquo;s <strong>x86-64</strong> standard. This ensured that processors from both companies were compatible and followed the same instruction set, promoting a joint evolution of the architecture.</p>
<p>Today, Intel and AMD continue to advance the <strong>x86-64</strong> architecture, incorporating new technologies, improving energy efficiency, and enhancing performance, while always maintaining compatibility.</p>





<div class="tabs tabs-code tabs-left">
  




<style>
  .tabs input#tab-0-0:checked ~ .tab-content-0-0 {
    display: block;
  }
</style>

<input type="radio" class="tab-input" name="tab-select-0" id="tab-0-0" checked/>
<label for="tab-0-0" class="tab-label">16bits</label>
<div class="tab-content tab-content-0-0">
  <table>
<thead>
<tr>
<th>Official Name</th>
<th>Alternative Name</th>
<th>Bit</th>
<th>Instruction Set</th>
<th>Design</th>
</tr>
</thead>
<tbody>
<tr>
<td>8086</td>
<td>IA-16</td>
<td>16</td>
<td>x86</td>
<td>CISC</td>
</tr>
</tbody>
</table>

</div>







<style>
  .tabs input#tab-0-1:checked ~ .tab-content-0-1 {
    display: block;
  }
</style>

<input type="radio" class="tab-input" name="tab-select-0" id="tab-0-1" />
<label for="tab-0-1" class="tab-label">32bits</label>
<div class="tab-content tab-content-0-1">
  <table>
<thead>
<tr>
<th>Official Name</th>
<th>Alternative Name</th>
<th>Bit</th>
<th>Instruction Set</th>
<th>Design</th>
</tr>
</thead>
<tbody>
<tr>
<td>IA-32</td>
<td>i386</td>
<td>32</td>
<td>x86</td>
<td>CISC</td>
</tr>
</tbody>
</table>

</div>







<style>
  .tabs input#tab-0-2:checked ~ .tab-content-0-2 {
    display: block;
  }
</style>

<input type="radio" class="tab-input" name="tab-select-0" id="tab-0-2" />
<label for="tab-0-2" class="tab-label">64bits</label>
<div class="tab-content tab-content-0-2">
  <table>
<thead>
<tr>
<th>Official Name</th>
<th>Alternative Name</th>
<th>Bit</th>
<th>Instruction Set</th>
<th>Design</th>
</tr>
</thead>
<tbody>
<tr>
<td>x86-64</td>
<td>i686</td>
<td>64</td>
<td>x86-64 (AMD64)</td>
<td>CISC</td>
</tr>
</tbody>
</table>

</div>




</div>



<h1 id="frequently-asked-questions">
  Frequently Asked Questions
  <a class="heading-link" href="#frequently-asked-questions">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h1>





<div class="tabs tabs-code tabs-left">
  





<style>
  .tabs input#tab-1-0:checked ~ .tab-content-1-0 {
    display: block;
  }
</style>

<input type="radio" class="tab-input" name="tab-select-1" id="tab-1-0" checked/>
<label for="tab-1-0" class="tab-label">Q1</label>
<div class="tab-content tab-content-1-0">
  <div class="notice question">
  <div class="notice-title">
    <i class="fa-solid fa-question" aria-hidden="true"></i>Question
  </div>
  <div class="notice-content"><h4 id="what-is-x86">
  <strong>What is x86?</strong>
  <a class="heading-link" href="#what-is-x86">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h4>
<div class="notice info">
  <div class="notice-title">
    <i class="fa-solid fa-exclamation-circle" aria-hidden="true"></i>Info
  </div>
  <div class="notice-content"><strong>Answer</strong>:
x86 is an Instruction Set Architecture (ISA) developed by Intel and used in several processor architectures. The x86 architecture was introduced with the 8086 family of processors and has evolved over the years to be widely used in modern processors.</div>
</div></div>
</div>

</div>









<style>
  .tabs input#tab-1-1:checked ~ .tab-content-1-1 {
    display: block;
  }
</style>

<input type="radio" class="tab-input" name="tab-select-1" id="tab-1-1" />
<label for="tab-1-1" class="tab-label">Q2</label>
<div class="tab-content tab-content-1-1">
  <div class="notice question">
  <div class="notice-title">
    <i class="fa-solid fa-question" aria-hidden="true"></i>Question
  </div>
  <div class="notice-content"><h4 id="what-does-32-bit-mean-in-relation-to-a-processor-architecture">
  <strong>What does &ldquo;32-bit&rdquo; mean in relation to a processor architecture?</strong>
  <a class="heading-link" href="#what-does-32-bit-mean-in-relation-to-a-processor-architecture">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h4>
<div class="notice info">
  <div class="notice-title">
    <i class="fa-solid fa-exclamation-circle" aria-hidden="true"></i>Info
  </div>
  <div class="notice-content"><strong>Answer</strong>:
&ldquo;32-bit&rdquo; refers to the width of the processor, indicating that it can process data and memory addresses in 32-bit units. This means that the processor can handle 32-bit (or 4-byte) values â€‹â€‹in each operation.</div>
</div></div>
</div>

</div>









<style>
  .tabs input#tab-1-2:checked ~ .tab-content-1-2 {
    display: block;
  }
</style>

<input type="radio" class="tab-input" name="tab-select-1" id="tab-1-2" />
<label for="tab-1-2" class="tab-label">Q3</label>
<div class="tab-content tab-content-1-2">
  <div class="notice question">
  <div class="notice-title">
    <i class="fa-solid fa-question" aria-hidden="true"></i>Question
  </div>
  <div class="notice-content"><h4 id="does-x86-always-refer-to-32-bit">
  <strong>Does x86 always refer to 32-bit?</strong>
  <a class="heading-link" href="#does-x86-always-refer-to-32-bit">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h4>
<div class="notice info">
  <div class="notice-title">
    <i class="fa-solid fa-exclamation-circle" aria-hidden="true"></i>Info
  </div>
  <div class="notice-content"><strong>Answer</strong>:
Not necessarily. Although <strong>x86</strong> is often associated with the 32-bit architecture, the term &ldquo;x86&rdquo; originally referred to the Instruction Set, which covers both 32-bit and 64-bit. However, by custom, when someone mentions <strong>x86</strong>, they may be referring to the <strong>32-bit</strong> version.</div>
</div></div>
</div>

</div>









<style>
  .tabs input#tab-1-3:checked ~ .tab-content-1-3 {
    display: block;
  }
</style>

<input type="radio" class="tab-input" name="tab-select-1" id="tab-1-3" />
<label for="tab-1-3" class="tab-label">Q4</label>
<div class="tab-content tab-content-1-3">
  <div class="notice question">
  <div class="notice-title">
    <i class="fa-solid fa-question" aria-hidden="true"></i>Question
  </div>
  <div class="notice-content"><h4 id="what-is-the-difference-between-x86-and-x86-64">
  <strong>What is the difference between x86 and x86-64?</strong>
  <a class="heading-link" href="#what-is-the-difference-between-x86-and-x86-64">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h4>
<div class="notice info">
  <div class="notice-title">
    <i class="fa-solid fa-exclamation-circle" aria-hidden="true"></i>Info
  </div>
  <div class="notice-content"><strong>Answer</strong>:
<strong>x86-64</strong> (or <strong>AMD64</strong>) is the 64-bit version of the x86 architecture. The main difference is that while x86 is 32-bit, x86-64 allows 64-bit address and data manipulation, providing greater memory capacity and performance. The term <strong>x86</strong> is used to refer to both 32-bit and 64-bit, but <strong>x86-64</strong> specifies that the processor is using the 64-bit version.</div>
</div></div>
</div>

</div>









<style>
  .tabs input#tab-1-4:checked ~ .tab-content-1-4 {
    display: block;
  }
</style>

<input type="radio" class="tab-input" name="tab-select-1" id="tab-1-4" />
<label for="tab-1-4" class="tab-label">Q5</label>
<div class="tab-content tab-content-1-4">
  <div class="notice question">
  <div class="notice-title">
    <i class="fa-solid fa-question" aria-hidden="true"></i>Question
  </div>
  <div class="notice-content"><h4 id="when-is-it-appropriate-to-use-the-term-x86">
  <strong>When is it appropriate to use the term x86?</strong>
  <a class="heading-link" href="#when-is-it-appropriate-to-use-the-term-x86">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h4>
<div class="notice info">
  <div class="notice-title">
    <i class="fa-solid fa-exclamation-circle" aria-hidden="true"></i>Info
  </div>
  <div class="notice-content"><strong>Answer</strong>:
The term <strong>x86</strong> can be used to refer to the traditional 32-bit architecture. However, it can also be used more generally to refer to the architecture as a whole, including the 64-bit version. Therefore, when we talk about <strong>x86</strong>, we are usually referring to the <strong>32-bit architecture</strong>, but it can also encompass the 64-bit version depending on the context.</div>
</div></div>
</div>

</div>









<style>
  .tabs input#tab-1-5:checked ~ .tab-content-1-5 {
    display: block;
  }
</style>

<input type="radio" class="tab-input" name="tab-select-1" id="tab-1-5" />
<label for="tab-1-5" class="tab-label">Q6</label>
<div class="tab-content tab-content-1-5">
  <div class="notice question">
  <div class="notice-title">
    <i class="fa-solid fa-question" aria-hidden="true"></i>Question
  </div>
  <div class="notice-content"><h4 id="how-do-we-know-if-we-are-dealing-with-64-bit-or-32-bit-x86">
  <strong>How do we know if we are dealing with 64-bit or 32-bit x86?</strong>
  <a class="heading-link" href="#how-do-we-know-if-we-are-dealing-with-64-bit-or-32-bit-x86">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h4>
<div class="notice info">
  <div class="notice-title">
    <i class="fa-solid fa-exclamation-circle" aria-hidden="true"></i>Info
  </div>
  <div class="notice-content"><strong>Answer</strong>:
If we are talking about <strong>x86</strong> and it is not specified, it is safest to assume that we are referring to the <strong>32-bit</strong> version. To explicitly indicate that we are talking about 64-bit, we use the terms <strong>x86-64</strong> or <strong>AMD64</strong>. These designations specify that the processor is capable of handling data and memory addresses in 64 bits.</div>
</div></div>
</div>

</div>









<style>
  .tabs input#tab-1-6:checked ~ .tab-content-1-6 {
    display: block;
  }
</style>

<input type="radio" class="tab-input" name="tab-select-1" id="tab-1-6" />
<label for="tab-1-6" class="tab-label">Q7</label>
<div class="tab-content tab-content-1-6">
  <div class="notice question">
  <div class="notice-title">
    <i class="fa-solid fa-question" aria-hidden="true"></i>Question
  </div>
  <div class="notice-content"><h4 id="what-is-the-main-advantage-of-x86-64-or-amd64-over-x86">
  <strong>What is the main advantage of x86-64 (or AMD64) over x86?</strong>
  <a class="heading-link" href="#what-is-the-main-advantage-of-x86-64-or-amd64-over-x86">
    <i class="fa-solid fa-link" aria-hidden="true" title="Link to heading"></i>
    <span class="sr-only">Link to heading</span>
  </a>
</h4>
<div class="notice info">
  <div class="notice-title">
    <i class="fa-solid fa-exclamation-circle" aria-hidden="true"></i>Info
  </div>
  <div class="notice-content"><strong>Answer</strong>:
The main advantage of <strong>x86-64</strong> (or <strong>AMD64</strong>) over <strong>x86</strong> is the ability to manipulate addresses and data in 64 bits, which allows access to a much larger amount of RAM (in addition to the 4GB that 32-bit x86 supports). In addition, <strong>x86-64</strong> processors generally have better performance, due to the ability to process more data at once.</div>
</div></div>
</div>

</div>







</div>




      </div>


      <footer>
        

<section class="see-also">
  
    
    
    
  
</section>


        
        
        
        
        
        
        
      </footer>
    </article>

    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.4/dist/katex.min.css"
    integrity="sha384-vKruj+a13U8yHIkAyGgK1J3ArTLzrFGBbBc0tDp4ad/EyewESeXE/Iv67Aj8gKZ0" crossorigin="anonymous">
  
  <script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.4/dist/katex.min.js"
    integrity="sha384-PwRUT/YqbnEjkZO0zZxNqcxACrXe+j766U2amXcgMg5457rve2Y7I6ZJSm2A0mS4" crossorigin="anonymous"></script>
  <script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.4/dist/contrib/auto-render.min.js"
    integrity="sha384-+VBxd3r6XgURycqtZ117nYw44OOcIax56Z4dCRWbxyPt0Koah1uHoK0o4+/RRE05" crossorigin="anonymous"
    onload="renderMathInElement(document.body,
      {
        delimiters: [
          {left: '$$', right: '$$', display:true},
          {left: '$', right: '$', display:false},
          {left: '\\(', right: '\\)', display: false},
          {left: '\\[', right: '\\]', display: true}
        ]
      }
    );"></script>
  </section>

    </div>

    <footer class="footer">
  <section class="container">
    Â©
    
    2025
     pwnbuffer 
    Â·
    
    Powered by <a href="https://gohugo.io/" target="_blank" rel="noopener">Hugo</a> & <a href="https://github.com/luizdepra/hugo-coder/" target="_blank" rel="noopener">Coder (modified)</a>.
    
  </section>
</footer>

  </main>

  

  
  
  <script src="https://pwnbuffer.org/js/coder.min.6ae284be93d2d19dad1f02b0039508d9aab3180a12a06dcc71b0b0ef7825a317.js" integrity="sha256-auKEvpPS0Z2tHwKwA5UI2aqzGAoSoG3McbCw73gloxc="></script>
  

  

  


  
  



  

  

  

  

  

  

  

  

  

  

  

  

  

  

  

  
</body>
</html>
