#--  Synopsys, Inc.
#--  Version I-2014.03M-SP1
#--  Project file D:\sf2_isp_using_uart_interface_demo_df\host_tool_and_samples\LSRAM_Workaround\synthesis\demo_top_syn.prj

#project files
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/hdl/blink1.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/component/work/demo/CCC_0/demo_CCC_0_FCCC.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp_pcie_hotreset.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vlog/core/coreresetp.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/component/work/demo_MSS/demo_MSS_syn.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/component/work/demo_MSS/demo_MSS.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/component/Actel/SgCore/OSC/1.0.103/osc_comps.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/component/work/demo/FABOSC_0/demo_FABOSC_0_OSC.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/component/work/demo/demo.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/hdl/Ram_interface.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/component/Actel/SgCore/TAMPER2/2.1.200/tamper_comps.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/component/work/Dev_Restart_after_ISP_blk/TAMPER2_0/Dev_Restart_after_ISP_blk_TAMPER2_0_TAMPER2.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/component/work/Dev_Restart_after_ISP_blk/TPSRAM_0/Dev_Restart_after_ISP_blk_TPSRAM_0_TPSRAM.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/component/work/Dev_Restart_after_ISP_blk/Dev_Restart_after_ISP_blk.v"
add_file -verilog "D:/sf2_isp_using_uart_interface_demo_df/host_tool_and_samples/LSRAM_Workaround/component/work/demo_top/demo_top.v"



#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion2
set_option -part M2S090TS
set_option -package FBGA484
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "demo_top"

# mapper_options
set_option -frequency 100.000
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# actel_options
set_option -RWCheckOnRam 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -disable_io_insertion 0
set_option -opcond COMWC
set_option -retiming 0
set_option -report_path 0
set_option -update_models_cp 0
set_option -preserve_registers 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./demo_top.edn"
impl -active "synthesis"
