// Seed: 961642101
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input wire id_1;
endmodule
module module_2 (
    output supply1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    input supply0 id_8,
    output tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wor id_12,
    output wor id_13,
    input supply0 id_14,
    input wand id_15,
    output wand id_16,
    output tri0 id_17
    , id_26,
    input tri id_18,
    input wor id_19,
    input uwire id_20,
    output wor id_21,
    input uwire id_22,
    output uwire id_23,
    output tri id_24
);
endmodule
module module_3 (
    output wire id_0,
    input tri0 id_1
    , id_17,
    output tri id_2,
    input wire id_3,
    output tri1 id_4,
    input tri1 id_5,
    output supply1 id_6,
    output wand id_7,
    input tri id_8,
    output uwire id_9,
    output wor id_10,
    input tri id_11,
    input tri1 id_12,
    input supply1 id_13,
    input supply0 id_14,
    input supply0 id_15
);
  logic [1 : 1] id_18;
  ;
  xor primCall (id_7, id_17, id_14, id_18, id_8, id_12, id_3, id_15, id_5, id_13, id_1);
  module_2 modCall_1 (
      id_4,
      id_2,
      id_14,
      id_3,
      id_13,
      id_13,
      id_13,
      id_5,
      id_11,
      id_10,
      id_5,
      id_15,
      id_15,
      id_2,
      id_8,
      id_11,
      id_9,
      id_10,
      id_8,
      id_12,
      id_1,
      id_10,
      id_11,
      id_4,
      id_7
  );
  assign modCall_1.id_14 = 0;
endmodule
