--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc2vp100,ff1704,-6 (PRODUCTION 1.93 2007-02-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_plb_clk = PERIOD TIMEGRP "fpga_plb_clk" 12.5 ns HIGH 
50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_plb_clk = PERIOD TIMEGRP "clkplb" 12.5 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK90 = PERIOD TIMEGRP "ddr_clkplb_90" 12.5 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr1_clk_fb = PERIOD TIMEGRP "ddr1_clk_fb" 12.5 ns HIGH 
50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSCLK2CLK90 = MAXDELAY FROM TIMEGRP "clkplb" TO TIMEGRP 
"ddr_clkplb_90" 2.875         ns;

 20 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.673ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fpga_opb_clk = PERIOD TIMEGRP "fpga_opb_clk" 25 ns HIGH 
50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCR1 = MAXDELAY FROM TIMEGRP "FFS" THRU TIMEGRP 
"DCR_DATA_GRP" TO TIMEGRP         "CPUS" 8 ns;

 448 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.966ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCR2 = MAXDELAY FROM TIMEGRP "CPUS" THRU TIMEGRP 
"DCR_DATA_GRP" TO TIMEGRP         "CPUS" 8 ns;

 32 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.677ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCR3 = MAXDELAY FROM TIMEGRP "CPUS" THRU TIMEGRP 
"DCR_DATA_GRP" TO TIMEGRP         "FFS" 8 ns;

 74 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.322ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CPU_2_PLB_ARB_DCR = MAXDELAY FROM TIMEGRP "CPUS" TO 
TIMEGRP         "PLB_ARBITER_DCR" 25 ns;

 4 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.280ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i =    
     PERIOD TIMEGRP         
"clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkplb_i"       
  TS_fpga_plb_clk HIGH 50%;

 417422 items analyzed, 66 timing errors detected. (66 setup errors, 0 hold errors)
 Minimum period is  13.388ns.
--------------------------------------------------------------------------------
Slack:                  -0.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n (FF)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.388ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKPLB rising at 0.000ns
  Destination Clock:    CLKPLB rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK4.IQ1              Tiockiq               0.446   psb_tea_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n
    SLICE_X144Y78.G3     net (fanout=10)       2.134   plb_psb_bridge_i/debug_bus<200>
    SLICE_X144Y78.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/psb_plb_error_d1
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/psb_plb_error1
    SLICE_X130Y89.G3     net (fanout=9)        1.155   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/psb_plb_error
    SLICE_X130Y89.Y      Tilo                  0.313   plb_bus_Sl_MErr<16>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int<0>11
    SLICE_X120Y94.F3     net (fanout=3)        0.879   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/N4
    SLICE_X120Y94.X      Tilo                  0.288   plb_bus_Sl_MErr<18>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int<2>1
    SLICE_X120Y95.G4     net (fanout=1)        0.054   plb_bus_Sl_MErr<18>
    SLICE_X120Y95.Y      Tilo                  0.313   plb_bus/PLB_SMErr<2>
                                                       plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000_SW0
    SLICE_X120Y95.F3     net (fanout=1)        0.053   plb_bus/N472
    SLICE_X120Y95.X      Tilo                  0.288   plb_bus/PLB_SMErr<2>
                                                       plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000
    SLICE_X119Y96.F4     net (fanout=2)        0.279   plb_bus/PLB_SMErr<2>
    SLICE_X119Y96.X      Tif5x                 0.653   plb_bus_PLB_MErr<2>
                                                       plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or00001
                                                       plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or0000_f5
    SLICE_X129Y99.F3     net (fanout=5)        0.646   plb_bus_PLB_MErr<2>
    SLICE_X129Y99.X      Tilo                  0.288   plb_psb_bridge_i/N6833
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error_SW0
    SLICE_X152Y101.G1    net (fanout=1)        1.246   plb_psb_bridge_i/N6833
    SLICE_X152Y101.Y     Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_or0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error
    SLICE_X166Y80.G3     net (fanout=7)        1.425   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/plb_psb_error
    SLICE_X166Y80.Y      Tilo                  0.313   plb_psb_bridge_i/debug_bus<180>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/plb_psb_access_tea_o1
    SLICE_X166Y80.F4     net (fanout=1)        0.075   plb_psb_bridge_i/debug_bus<176>
    SLICE_X166Y80.X      Tilo                  0.288   plb_psb_bridge_i/debug_bus<180>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/PSBsl_tea_n_o1
    AK4.O1               net (fanout=1)        1.372   plb_psb_bridge_i/debug_bus<180>
    AK4.OTCLK1           Tioock                0.254   psb_tea_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O
    -------------------------------------------------  ---------------------------
    Total                                     13.388ns (4.070ns logic, 9.318ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n (FF)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.370ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKPLB rising at 0.000ns
  Destination Clock:    CLKPLB rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK4.IQ1              Tiockiq               0.446   psb_tea_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n
    SLICE_X144Y78.G3     net (fanout=10)       2.134   plb_psb_bridge_i/debug_bus<200>
    SLICE_X144Y78.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/psb_plb_error_d1
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/psb_plb_error1
    SLICE_X130Y89.G3     net (fanout=9)        1.155   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/psb_plb_error
    SLICE_X130Y89.Y      Tilo                  0.313   plb_bus_Sl_MErr<16>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int<0>11
    SLICE_X120Y94.F3     net (fanout=3)        0.879   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/N4
    SLICE_X120Y94.X      Tilo                  0.288   plb_bus_Sl_MErr<18>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int<2>1
    SLICE_X120Y95.G4     net (fanout=1)        0.054   plb_bus_Sl_MErr<18>
    SLICE_X120Y95.Y      Tilo                  0.313   plb_bus/PLB_SMErr<2>
                                                       plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000_SW0
    SLICE_X120Y95.F3     net (fanout=1)        0.053   plb_bus/N472
    SLICE_X120Y95.X      Tilo                  0.288   plb_bus/PLB_SMErr<2>
                                                       plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000
    SLICE_X119Y96.G4     net (fanout=2)        0.261   plb_bus/PLB_SMErr<2>
    SLICE_X119Y96.X      Tif5x                 0.653   plb_bus_PLB_MErr<2>
                                                       plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or00002
                                                       plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or0000_f5
    SLICE_X129Y99.F3     net (fanout=5)        0.646   plb_bus_PLB_MErr<2>
    SLICE_X129Y99.X      Tilo                  0.288   plb_psb_bridge_i/N6833
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error_SW0
    SLICE_X152Y101.G1    net (fanout=1)        1.246   plb_psb_bridge_i/N6833
    SLICE_X152Y101.Y     Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_or0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error
    SLICE_X166Y80.G3     net (fanout=7)        1.425   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/plb_psb_error
    SLICE_X166Y80.Y      Tilo                  0.313   plb_psb_bridge_i/debug_bus<180>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/plb_psb_access_tea_o1
    SLICE_X166Y80.F4     net (fanout=1)        0.075   plb_psb_bridge_i/debug_bus<176>
    SLICE_X166Y80.X      Tilo                  0.288   plb_psb_bridge_i/debug_bus<180>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/PSBsl_tea_n_o1
    AK4.O1               net (fanout=1)        1.372   plb_psb_bridge_i/debug_bus<180>
    AK4.OTCLK1           Tioock                0.254   psb_tea_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_tea_n_O
    -------------------------------------------------  ---------------------------
    Total                                     13.370ns (4.070ns logic, 9.300ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n (FF)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_49 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.941ns (Levels of Logic = 12)
  Clock Path Skew:      -0.375ns
  Source Clock:         CLKPLB rising at 0.000ns
  Destination Clock:    CLKPLB rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n to plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK4.IQ1              Tiockiq               0.446   psb_tea_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSBma_tea_n
    SLICE_X144Y78.G3     net (fanout=10)       2.134   plb_psb_bridge_i/debug_bus<200>
    SLICE_X144Y78.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/psb_plb_error_d1
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/psb_plb_error1
    SLICE_X130Y89.G3     net (fanout=9)        1.155   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/psb_plb_error
    SLICE_X130Y89.Y      Tilo                  0.313   plb_bus_Sl_MErr<16>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int<0>11
    SLICE_X120Y94.F3     net (fanout=3)        0.879   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/N4
    SLICE_X120Y94.X      Tilo                  0.288   plb_bus_Sl_MErr<18>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_plbside/BGOsl_MErr_int<2>1
    SLICE_X120Y95.G4     net (fanout=1)        0.054   plb_bus_Sl_MErr<18>
    SLICE_X120Y95.Y      Tilo                  0.313   plb_bus/PLB_SMErr<2>
                                                       plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000_SW0
    SLICE_X120Y95.F3     net (fanout=1)        0.053   plb_bus/N472
    SLICE_X120Y95.X      Tilo                  0.288   plb_bus/PLB_SMErr<2>
                                                       plb_bus/plb_bus/I_PLB_SLAVE_ORS/MERR_OR/Y_2_or0000
    SLICE_X119Y96.F4     net (fanout=2)        0.279   plb_bus/PLB_SMErr<2>
    SLICE_X119Y96.X      Tif5x                 0.653   plb_bus_PLB_MErr<2>
                                                       plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or00001
                                                       plb_bus/plb_bus/I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MErr_2_or0000_f5
    SLICE_X129Y99.F3     net (fanout=5)        0.646   plb_bus_PLB_MErr<2>
    SLICE_X129Y99.X      Tilo                  0.288   plb_psb_bridge_i/N6833
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error_SW0
    SLICE_X152Y101.G1    net (fanout=1)        1.246   plb_psb_bridge_i/N6833
    SLICE_X152Y101.Y     Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_or0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_plbside/plb_psb_error
    SLICE_X152Y101.F3    net (fanout=7)        0.113   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/plb_psb_error
    SLICE_X152Y101.X     Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_or0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_or00001
    SLICE_X152Y110.F3    net (fanout=135)      1.112   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_or0000
    SLICE_X152Y110.X     Tilo                  0.288   plb_psb_bridge_i/N9485
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_mux0000<49>4_SW0
    SLICE_X154Y97.G2     net (fanout=1)        0.825   plb_psb_bridge_i/N9485
    SLICE_X154Y97.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data<49>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_mux0000<49>10_SW0_SW0
    SLICE_X154Y97.F3     net (fanout=1)        0.053   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_mux0000<49>10_SW0_SW0/O
    SLICE_X154Y97.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data<49>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_mux0000<49>30
    SLICE_X154Y97.DX     net (fanout=1)        0.000   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_mux0000<49>
    SLICE_X154Y97.CLK    Tdxck                 0.000   plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data<49>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/psb2plb_bridge/psb2plb_psbside/psb_read_data_49
    -------------------------------------------------  ---------------------------
    Total                                     12.941ns (4.392ns logic, 8.549ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_
i         = PERIOD TIMEGRP         
"clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clkplb_90_i"
         TS_fpga_plb_clk PHASE 3.125 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i =    
     PERIOD TIMEGRP         
"clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkcpu_i"       
  TS_fpga_plb_clk / 3 HIGH 50%;

 4 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.605ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i  
       = PERIOD TIMEGRP         
"clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_ddr_clk_fb_i"   
      TS_ddr1_clk_fb PHASE -1.562 ns HIGH 50%;

 1204 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.098ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i =    
     PERIOD TIMEGRP         
"clock_reset_block_clock_reset_block_ap1000_bp_clock_generation_clkopb_i"       
  TS_fpga_opb_clk HIGH 50%;

 37891 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  17.249ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_abb_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 92 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.764ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_tea_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 34 items analyzed, 2 timing errors detected. (2 setup errors, 0 hold errors)
 Minimum allowable offset is   8.285ns.
--------------------------------------------------------------------------------
Slack:                  -0.985ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_tea_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      7.685ns (Levels of Logic = 5)
  Clock Path Delay:     -0.600ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_tea_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK4.I                Tiopi                 0.942   psb_tea_n
                                                       psb_tea_n
                                                       iobuf_127/IBUF
    SLICE_X186Y64.F3     net (fanout=3)        0.257   psb_tea_n_I
    SLICE_X186Y64.X      Tilo                  0.288   plb_psb_bridge_i/N7347
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0
    SLICE_X141Y77.F4     net (fanout=1)        2.143   plb_psb_bridge_i/N7347
    SLICE_X141Y77.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000
    SLICE_X162Y74.G1     net (fanout=3)        1.057   plb_psb_bridge_i/debug_bus<3>
    SLICE_X162Y74.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_not0001
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001
    SLICE_X165Y74.G3     net (fanout=6)        0.298   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000
    SLICE_X165Y74.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not00011
    AK11.T1              net (fanout=1)        1.415   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not0001
    AK11.OTCLK1          Tiotck                0.371   psb_dbb_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (2.515ns logic, 5.170ns route)
                                                       (32.7% logic, 67.3% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X3Y0.CLKIN       net (fanout=1)        0.456   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X3Y0.CLK0        Tdcmino              -4.633   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        0.711   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AK11.OTCLK1          net (fanout=3445)     2.049   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.600ns (-3.816ns logic, 3.216ns route)

--------------------------------------------------------------------------------
Slack:                  -0.976ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_tea_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      7.676ns (Levels of Logic = 5)
  Clock Path Delay:     -0.600ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_tea_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK4.I                Tiopi                 0.942   psb_tea_n
                                                       psb_tea_n
                                                       iobuf_127/IBUF
    SLICE_X186Y64.F3     net (fanout=3)        0.257   psb_tea_n_I
    SLICE_X186Y64.X      Tilo                  0.288   plb_psb_bridge_i/N7347
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0
    SLICE_X141Y77.F4     net (fanout=1)        2.143   plb_psb_bridge_i/N7347
    SLICE_X141Y77.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000
    SLICE_X160Y75.G4     net (fanout=3)        0.985   plb_psb_bridge_i/debug_bus<3>
    SLICE_X160Y75.Y      Tilo                  0.313   plb_psb_bridge_i/debug_bus<5>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_and00001
    SLICE_X165Y74.G4     net (fanout=6)        0.361   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_and0000
    SLICE_X165Y74.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not00011
    AK11.T1              net (fanout=1)        1.415   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not0001
    AK11.OTCLK1          Tiotck                0.371   psb_dbb_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    -------------------------------------------------  ---------------------------
    Total                                      7.676ns (2.515ns logic, 5.161ns route)
                                                       (32.8% logic, 67.2% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X3Y0.CLKIN       net (fanout=1)        0.456   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X3Y0.CLK0        Tdcmino              -4.633   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        0.711   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AK11.OTCLK1          net (fanout=3445)     2.049   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.600ns (-3.816ns logic, 3.216ns route)

--------------------------------------------------------------------------------
Slack:                  -0.800ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_tea_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      7.500ns (Levels of Logic = 5)
  Clock Path Delay:     -0.600ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_tea_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK4.I                Tiopi                 0.942   psb_tea_n
                                                       psb_tea_n
                                                       iobuf_127/IBUF
    SLICE_X186Y64.F3     net (fanout=3)        0.257   psb_tea_n_I
    SLICE_X186Y64.X      Tilo                  0.288   plb_psb_bridge_i/N7347
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0
    SLICE_X141Y77.F4     net (fanout=1)        2.143   plb_psb_bridge_i/N7347
    SLICE_X141Y77.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000
    SLICE_X162Y74.G1     net (fanout=3)        1.057   plb_psb_bridge_i/debug_bus<3>
    SLICE_X162Y74.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_not0001
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001
    SLICE_X165Y74.F3     net (fanout=6)        0.319   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000
    SLICE_X165Y74.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux00001
    AK11.O1              net (fanout=1)        1.351   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000
    AK11.OTCLK1          Tioock                0.254   psb_dbb_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O
    -------------------------------------------------  ---------------------------
    Total                                      7.500ns (2.373ns logic, 5.127ns route)
                                                       (31.6% logic, 68.4% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X3Y0.CLKIN       net (fanout=1)        0.456   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X3Y0.CLK0        Tdcmino              -4.633   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        0.711   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AK11.OTCLK1          net (fanout=3445)     2.049   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.600ns (-3.816ns logic, 3.216ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_oe_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.542ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "fpga_config_flash_cs_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.054ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_dbb_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 130 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.266ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_we_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.542ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_aack_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 84 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.434ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_artry_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 94 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.634ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_ta_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 532 items analyzed, 2 timing errors detected. (2 setup errors, 0 hold errors)
 Minimum allowable offset is   8.314ns.
--------------------------------------------------------------------------------
Slack:                  -1.014ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_ta_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      7.714ns (Levels of Logic = 5)
  Clock Path Delay:     -0.600ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK3.I                Tiopi                 0.942   psb_ta_n
                                                       psb_ta_n
                                                       iobuf_126/IBUF
    SLICE_X186Y64.F4     net (fanout=258)      0.286   psb_ta_n_I
    SLICE_X186Y64.X      Tilo                  0.288   plb_psb_bridge_i/N7347
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0
    SLICE_X141Y77.F4     net (fanout=1)        2.143   plb_psb_bridge_i/N7347
    SLICE_X141Y77.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000
    SLICE_X162Y74.G1     net (fanout=3)        1.057   plb_psb_bridge_i/debug_bus<3>
    SLICE_X162Y74.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_not0001
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001
    SLICE_X165Y74.G3     net (fanout=6)        0.298   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000
    SLICE_X165Y74.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not00011
    AK11.T1              net (fanout=1)        1.415   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not0001
    AK11.OTCLK1          Tiotck                0.371   psb_dbb_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    -------------------------------------------------  ---------------------------
    Total                                      7.714ns (2.515ns logic, 5.199ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X3Y0.CLKIN       net (fanout=1)        0.456   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X3Y0.CLK0        Tdcmino              -4.633   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        0.711   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AK11.OTCLK1          net (fanout=3445)     2.049   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.600ns (-3.816ns logic, 3.216ns route)

--------------------------------------------------------------------------------
Slack:                  -1.005ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_ta_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      7.705ns (Levels of Logic = 5)
  Clock Path Delay:     -0.600ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK3.I                Tiopi                 0.942   psb_ta_n
                                                       psb_ta_n
                                                       iobuf_126/IBUF
    SLICE_X186Y64.F4     net (fanout=258)      0.286   psb_ta_n_I
    SLICE_X186Y64.X      Tilo                  0.288   plb_psb_bridge_i/N7347
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0
    SLICE_X141Y77.F4     net (fanout=1)        2.143   plb_psb_bridge_i/N7347
    SLICE_X141Y77.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000
    SLICE_X160Y75.G4     net (fanout=3)        0.985   plb_psb_bridge_i/debug_bus<3>
    SLICE_X160Y75.Y      Tilo                  0.313   plb_psb_bridge_i/debug_bus<5>
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_and00001
    SLICE_X165Y74.G4     net (fanout=6)        0.361   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_and0000
    SLICE_X165Y74.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not00011
    AK11.T1              net (fanout=1)        1.415   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T_not0001
    AK11.OTCLK1          Tiotck                0.371   psb_dbb_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (2.515ns logic, 5.190ns route)
                                                       (32.6% logic, 67.4% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X3Y0.CLKIN       net (fanout=1)        0.456   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X3Y0.CLK0        Tdcmino              -4.633   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        0.711   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AK11.OTCLK1          net (fanout=3445)     2.049   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.600ns (-3.816ns logic, 3.216ns route)

--------------------------------------------------------------------------------
Slack:                  -0.829ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               psb_ta_n (PAD)
  Destination:          plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O (FF)
  Destination Clock:    CLKPLB rising at 0.000ns
  Requirement:          7.300ns
  Data Path Delay:      7.529ns (Levels of Logic = 5)
  Clock Path Delay:     -0.600ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: psb_ta_n to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK3.I                Tiopi                 0.942   psb_ta_n
                                                       psb_ta_n
                                                       iobuf_126/IBUF
    SLICE_X186Y64.F4     net (fanout=258)      0.286   psb_ta_n_I
    SLICE_X186Y64.X      Tilo                  0.288   plb_psb_bridge_i/N7347
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000_SW0
    SLICE_X141Y77.F4     net (fanout=1)        2.143   plb_psb_bridge_i/N7347
    SLICE_X141Y77.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_reg
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/deassert_dbb_no_error_or0000
    SLICE_X162Y74.G1     net (fanout=3)        1.057   plb_psb_bridge_i/debug_bus<3>
    SLICE_X162Y74.Y      Tilo                  0.313   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_ta_unreg_cnt_not0001
                                                       plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or00001
    SLICE_X165Y74.F3     net (fanout=6)        0.319   plb_psb_bridge_i/plb_psb_bridge_i/plb2psb_bridge/plb2psb_psbside/PSBma_dbb_n_en_or0000
    SLICE_X165Y74.X      Tilo                  0.288   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux00001
    AK11.O1              net (fanout=1)        1.351   plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O_mux0000
    AK11.OTCLK1          Tioock                0.254   psb_dbb_n
                                                       plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O
    -------------------------------------------------  ---------------------------
    Total                                      7.529ns (2.373ns logic, 5.156ns route)
                                                       (31.5% logic, 68.5% route)

  Minimum Clock Path: fpga_plb_clk to plb_psb_bridge_i/plb_psb_bridge_i/PSB_dbb_n_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AU21.I               Tiopi                 0.768   fpga_plb_clk
                                                       fpga_plb_clk
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkibufg_plb
    DCM_X3Y0.CLKIN       net (fanout=1)        0.456   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/fpga_plb_clk_in
    DCM_X3Y0.CLK0        Tdcmino              -4.633   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/plb_dcm
    BUFGMUX3S.I0         net (fanout=1)        0.711   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_i
    BUFGMUX3S.O          Tgi0o                 0.049   clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
                                                       clock_reset_block/clock_reset_block/ap1000_bp_clock_generation/clkplb_bufg
    AK11.OTCLK1          net (fanout=3445)     2.049   CLKPLB
    -------------------------------------------------  ---------------------------
    Total                                     -0.600ns (-3.816ns logic, 3.216ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<0>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   8.076ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<1>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   8.076ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<2>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.865ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<3>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.865ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<4>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.398ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<5>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.398ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<6>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.174ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<7>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.174ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<8>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   6.331ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<9>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   6.550ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<10>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.530ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<11>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.268ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<12>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   6.267ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<13>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   6.033ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<14>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.545ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_data<15>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.665ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<0>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.834ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<1>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.834ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<2>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.991ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<3>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.991ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<4>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.991ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<5>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.991ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<6>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.766ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<7>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.766ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<8>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.766ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<9>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.766ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<10>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.540ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<11>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.540ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<12>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.538ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<13>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.538ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<14>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.538ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<15>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.559ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<16>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.559ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<17>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.559ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<18>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.559ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<19>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.519ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<20>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.519ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<21>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.519ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<22>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.519ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<23>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.750ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "lbus_addr<24>" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 2 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.750ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_bg_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 92 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.217ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "psb_dbg_n" OFFSET = IN 7.3 ns BEFORE COMP 
"fpga_plb_clk";

 130 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.093ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "flash_cs_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 1 item analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.320ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "sysace_cs_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 1 item analyzed, 0 timing errors detected.
 Minimum allowable offset is   5.836ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "cpld_bg_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 1 item analyzed, 0 timing errors detected.
 Minimum allowable offset is   2.839ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "cpld_cs_n" OFFSET = OUT 9 ns AFTER COMP 
"fpga_opb_clk";

 1 item analyzed, 0 timing errors detected.
 Minimum allowable offset is   7.178ns.
--------------------------------------------------------------------------------


3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_plb_clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
psb_aack_n  |    6.434(R)|   -0.978(R)|CLKPLB            |   0.000|
psb_abb_n   |    6.764(R)|   -1.327(R)|CLKPLB            |   0.000|
psb_artry_n |    6.634(R)|   -0.978(R)|CLKPLB            |   0.000|
psb_bg_n    |    7.217(R)|   -1.689(R)|CLKPLB            |   0.000|
psb_dbb_n   |    7.266(R)|   -0.985(R)|CLKPLB            |   0.000|
psb_dbg_n   |    7.093(R)|   -0.988(R)|CLKPLB            |   0.000|
psb_ta_n    |    8.314(R)|   -0.985(R)|CLKPLB            |   0.000|
psb_tea_n   |    8.285(R)|   -0.985(R)|CLKPLB            |   0.000|
------------+------------+------------+------------------+--------+

Clock fpga_opb_clk to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
cpld_bg_n             |    2.839(R)|CLKOPB            |   0.000|
cpld_cs_n             |    7.178(R)|CLKOPB            |   0.000|
flash_cs_n            |    5.320(R)|CLKOPB            |   0.000|
fpga_config_flash_cs_n|    5.054(R)|CLKOPB            |   0.000|
lbus_addr<0>          |    7.834(R)|CLKOPB            |   0.000|
lbus_addr<1>          |    7.834(R)|CLKOPB            |   0.000|
lbus_addr<2>          |    5.991(R)|CLKOPB            |   0.000|
lbus_addr<3>          |    5.991(R)|CLKOPB            |   0.000|
lbus_addr<4>          |    5.991(R)|CLKOPB            |   0.000|
lbus_addr<5>          |    5.991(R)|CLKOPB            |   0.000|
lbus_addr<6>          |    5.766(R)|CLKOPB            |   0.000|
lbus_addr<7>          |    5.766(R)|CLKOPB            |   0.000|
lbus_addr<8>          |    5.766(R)|CLKOPB            |   0.000|
lbus_addr<9>          |    5.766(R)|CLKOPB            |   0.000|
lbus_addr<10>         |    5.540(R)|CLKOPB            |   0.000|
lbus_addr<11>         |    5.540(R)|CLKOPB            |   0.000|
lbus_addr<12>         |    5.538(R)|CLKOPB            |   0.000|
lbus_addr<13>         |    5.538(R)|CLKOPB            |   0.000|
lbus_addr<14>         |    5.538(R)|CLKOPB            |   0.000|
lbus_addr<15>         |    5.559(R)|CLKOPB            |   0.000|
lbus_addr<16>         |    5.559(R)|CLKOPB            |   0.000|
lbus_addr<17>         |    5.559(R)|CLKOPB            |   0.000|
lbus_addr<18>         |    5.559(R)|CLKOPB            |   0.000|
lbus_addr<19>         |    5.519(R)|CLKOPB            |   0.000|
lbus_addr<20>         |    5.519(R)|CLKOPB            |   0.000|
lbus_addr<21>         |    5.519(R)|CLKOPB            |   0.000|
lbus_addr<22>         |    5.519(R)|CLKOPB            |   0.000|
lbus_addr<23>         |    5.750(R)|CLKOPB            |   0.000|
lbus_addr<24>         |    5.750(R)|CLKOPB            |   0.000|
lbus_data<0>          |    8.076(R)|CLKOPB            |   0.000|
lbus_data<1>          |    8.076(R)|CLKOPB            |   0.000|
lbus_data<2>          |    7.865(R)|CLKOPB            |   0.000|
lbus_data<3>          |    7.865(R)|CLKOPB            |   0.000|
lbus_data<4>          |    7.398(R)|CLKOPB            |   0.000|
lbus_data<5>          |    7.398(R)|CLKOPB            |   0.000|
lbus_data<6>          |    7.174(R)|CLKOPB            |   0.000|
lbus_data<7>          |    7.174(R)|CLKOPB            |   0.000|
lbus_data<8>          |    6.331(R)|CLKOPB            |   0.000|
lbus_data<9>          |    6.550(R)|CLKOPB            |   0.000|
lbus_data<10>         |    5.530(R)|CLKOPB            |   0.000|
lbus_data<11>         |    5.268(R)|CLKOPB            |   0.000|
lbus_data<12>         |    6.267(R)|CLKOPB            |   0.000|
lbus_data<13>         |    6.033(R)|CLKOPB            |   0.000|
lbus_data<14>         |    5.545(R)|CLKOPB            |   0.000|
lbus_data<15>         |    5.665(R)|CLKOPB            |   0.000|
lbus_oe_n             |    7.542(R)|CLKOPB            |   0.000|
lbus_we_n             |    7.542(R)|CLKOPB            |   0.000|
sysace_cs_n           |    5.836(R)|CLKOPB            |   0.000|
----------------------+------------+------------------+--------+

Clock to Setup on destination clock ddr1_clk_fb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr1_clk_fb    |    4.640|    3.367|    3.549|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_opb_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_opb_clk   |   17.249|    1.193|         |         |
fpga_plb_clk   |    5.439|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_plb_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_opb_clk   |    7.700|         |         |         |
fpga_plb_clk   |   13.388|    5.252|    6.194|    5.252|
---------------+---------+---------+---------+---------+

COMP "lbus_oe_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.458 ns; Smallest slack: 1.458 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_oe_n                                      |        1.458|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "fpga_config_flash_cs_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.946 ns; Smallest slack: 3.946 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
fpga_config_flash_cs_n                         |        3.946|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_we_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.458 ns; Smallest slack: 1.458 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_we_n                                      |        1.458|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<0>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 0.924 ns; Smallest slack: 0.924 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<0>                                   |        0.924|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<1>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 0.924 ns; Smallest slack: 0.924 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<1>                                   |        0.924|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<2>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.135 ns; Smallest slack: 1.135 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<2>                                   |        1.135|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<3>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.135 ns; Smallest slack: 1.135 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<3>                                   |        1.135|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<4>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.602 ns; Smallest slack: 1.602 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<4>                                   |        1.602|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<5>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.602 ns; Smallest slack: 1.602 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<5>                                   |        1.602|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<6>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.826 ns; Smallest slack: 1.826 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<6>                                   |        1.826|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<7>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.826 ns; Smallest slack: 1.826 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<7>                                   |        1.826|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<8>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 2.669 ns; Smallest slack: 2.669 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<8>                                   |        2.669|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<9>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 2.450 ns; Smallest slack: 2.450 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<9>                                   |        2.450|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<10>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.470 ns; Smallest slack: 3.470 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<10>                                  |        3.470|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<11>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.732 ns; Smallest slack: 3.732 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<11>                                  |        3.732|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<12>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 2.733 ns; Smallest slack: 2.733 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<12>                                  |        2.733|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<13>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 2.967 ns; Smallest slack: 2.967 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<13>                                  |        2.967|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<14>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.455 ns; Smallest slack: 3.455 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<14>                                  |        3.455|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_data<15>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.335 ns; Smallest slack: 3.335 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_data<15>                                  |        3.335|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<0>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.166 ns; Smallest slack: 1.166 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<0>                                   |        1.166|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<1>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.166 ns; Smallest slack: 1.166 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<1>                                   |        1.166|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<2>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.009 ns; Smallest slack: 3.009 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<2>                                   |        3.009|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<3>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.009 ns; Smallest slack: 3.009 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<3>                                   |        3.009|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<4>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.009 ns; Smallest slack: 3.009 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<4>                                   |        3.009|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<5>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.009 ns; Smallest slack: 3.009 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<5>                                   |        3.009|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<6>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.234 ns; Smallest slack: 3.234 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<6>                                   |        3.234|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<7>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.234 ns; Smallest slack: 3.234 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<7>                                   |        3.234|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<8>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.234 ns; Smallest slack: 3.234 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<8>                                   |        3.234|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<9>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.234 ns; Smallest slack: 3.234 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<9>                                   |        3.234|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<10>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.460 ns; Smallest slack: 3.460 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<10>                                  |        3.460|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<11>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.460 ns; Smallest slack: 3.460 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<11>                                  |        3.460|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<12>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.462 ns; Smallest slack: 3.462 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<12>                                  |        3.462|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<13>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.462 ns; Smallest slack: 3.462 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<13>                                  |        3.462|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<14>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.462 ns; Smallest slack: 3.462 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<14>                                  |        3.462|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<15>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.441 ns; Smallest slack: 3.441 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<15>                                  |        3.441|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<16>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.441 ns; Smallest slack: 3.441 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<16>                                  |        3.441|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<17>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.441 ns; Smallest slack: 3.441 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<17>                                  |        3.441|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<18>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.441 ns; Smallest slack: 3.441 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<18>                                  |        3.441|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<19>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.481 ns; Smallest slack: 3.481 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<19>                                  |        3.481|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<20>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.481 ns; Smallest slack: 3.481 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<20>                                  |        3.481|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<21>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.481 ns; Smallest slack: 3.481 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<21>                                  |        3.481|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<22>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.481 ns; Smallest slack: 3.481 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<22>                                  |        3.481|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<23>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.250 ns; Smallest slack: 3.250 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<23>                                  |        3.250|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "lbus_addr<24>" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.250 ns; Smallest slack: 3.250 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
lbus_addr<24>                                  |        3.250|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "flash_cs_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.680 ns; Smallest slack: 3.680 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
flash_cs_n                                     |        3.680|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "sysace_cs_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 3.164 ns; Smallest slack: 3.164 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
sysace_cs_n                                    |        3.164|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "cpld_bg_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 6.161 ns; Smallest slack: 6.161 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
cpld_bg_n                                      |        6.161|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "cpld_cs_n" OFFSET = OUT 9 ns AFTER COMP "fpga_opb_clk";
Largest slack: 1.822 ns; Smallest slack: 1.822 ns; Relative Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            |    Slack    |Relative Skew|
-----------------------------------------------+-------------+-------------+
cpld_cs_n                                      |        1.822|        0.000|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 70  Score: 36499

Constraints cover 458379 paths, 0 nets, and 48723 connections

Design statistics:
   Minimum period:  17.249ns   (Maximum frequency:  57.974MHz)
   Maximum path delay from/to any node:   7.966ns
   Minimum input required time before clock:   8.314ns
   Minimum output required time after clock:   8.076ns


Analysis completed Wed Jun 03 13:33:40 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 395 MB



