{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701043749109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701043749114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 16:09:09 2023 " "Processing started: Sun Nov 26 16:09:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701043749114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043749114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_system -c project_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_system -c project_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043749114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701043749906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701043749907 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "projectSystemQsys.qsys " "Elaborating Qsys system entity \"projectSystemQsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043755469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:17 Progress: Loading quartus_files/projectSystemQsys.qsys " "2023.11.26.16:09:17 Progress: Loading quartus_files/projectSystemQsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043757584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:18 Progress: Reading input file " "2023.11.26.16:09:18 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043758225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:18 Progress: Adding AV_Config \[altera_up_avalon_audio_and_video_config 16.1\] " "2023.11.26.16:09:18 Progress: Adding AV_Config \[altera_up_avalon_audio_and_video_config 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043758281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:18 Progress: Parameterizing module AV_Config " "2023.11.26.16:09:18 Progress: Parameterizing module AV_Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043758953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:18 Progress: Adding Audio_Subsystem \[Audio_Subsystem 1.0\] " "2023.11.26.16:09:18 Progress: Adding Audio_Subsystem \[Audio_Subsystem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043758955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:19 Progress: Reading input file " "2023.11.26.16:09:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043759392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:19 Progress: Adding Audio \[altera_up_avalon_audio 16.1\] " "2023.11.26.16:09:19 Progress: Adding Audio \[altera_up_avalon_audio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043759393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:19 Progress: Parameterizing module Audio " "2023.11.26.16:09:19 Progress: Parameterizing module Audio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043759408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:19 Progress: Adding Audio_PLL \[altera_up_avalon_audio_pll 16.1\] " "2023.11.26.16:09:19 Progress: Adding Audio_PLL \[altera_up_avalon_audio_pll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043759408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:19 Progress: Parameterizing module Audio_PLL " "2023.11.26.16:09:19 Progress: Parameterizing module Audio_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043759443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:19 Progress: Adding Sys_Clk \[clock_source 16.1\] " "2023.11.26.16:09:19 Progress: Adding Sys_Clk \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043759443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:19 Progress: Parameterizing module Sys_Clk " "2023.11.26.16:09:19 Progress: Parameterizing module Sys_Clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043759515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:19 Progress: Building connections " "2023.11.26.16:09:19 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043759515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:19 Progress: Parameterizing connections " "2023.11.26.16:09:19 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043759521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:19 Progress: Validating " "2023.11.26.16:09:19 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043759521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:20 Progress: Done reading input file " "2023.11.26.16:09:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043760103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Parameterizing module Audio_Subsystem " "2023.11.26.16:09:21 Progress: Parameterizing module Audio_Subsystem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Adding Char_LCD_16x2 \[altera_up_avalon_character_lcd 16.1\] " "2023.11.26.16:09:21 Progress: Adding Char_LCD_16x2 \[altera_up_avalon_character_lcd 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Parameterizing module Char_LCD_16x2 " "2023.11.26.16:09:21 Progress: Parameterizing module Char_LCD_16x2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Adding Expansion_JP5 \[altera_avalon_pio 16.1\] " "2023.11.26.16:09:21 Progress: Adding Expansion_JP5 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Parameterizing module Expansion_JP5 " "2023.11.26.16:09:21 Progress: Parameterizing module Expansion_JP5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Adding Green_LEDs \[altera_avalon_pio 16.1\] " "2023.11.26.16:09:21 Progress: Adding Green_LEDs \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Parameterizing module Green_LEDs " "2023.11.26.16:09:21 Progress: Parameterizing module Green_LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Adding Interval_Timer \[altera_avalon_timer 16.1\] " "2023.11.26.16:09:21 Progress: Adding Interval_Timer \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Parameterizing module Interval_Timer " "2023.11.26.16:09:21 Progress: Parameterizing module Interval_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Adding Interval_Timer_2 \[altera_avalon_timer 16.1\] " "2023.11.26.16:09:21 Progress: Adding Interval_Timer_2 \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Parameterizing module Interval_Timer_2 " "2023.11.26.16:09:21 Progress: Parameterizing module Interval_Timer_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 16.1\] " "2023.11.26.16:09:21 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Parameterizing module JTAG_UART " "2023.11.26.16:09:21 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 16.1\] " "2023.11.26.16:09:21 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Parameterizing module JTAG_to_FPGA_Bridge " "2023.11.26.16:09:21 Progress: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Adding Nios2 \[altera_nios2_gen2 16.1\] " "2023.11.26.16:09:21 Progress: Adding Nios2 \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Parameterizing module Nios2 " "2023.11.26.16:09:21 Progress: Parameterizing module Nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Adding Red_LEDs \[altera_avalon_pio 16.1\] " "2023.11.26.16:09:21 Progress: Adding Red_LEDs \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Parameterizing module Red_LEDs " "2023.11.26.16:09:21 Progress: Parameterizing module Red_LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 16.1\] " "2023.11.26.16:09:21 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Parameterizing module SDRAM " "2023.11.26.16:09:21 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:21 Progress: Adding SD_Card \[Altera_UP_SD_Card_Avalon_Interface 16.1\] " "2023.11.26.16:09:21 Progress: Adding SD_Card \[Altera_UP_SD_Card_Avalon_Interface 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043761192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module SD_Card " "2023.11.26.16:09:23 Progress: Parameterizing module SD_Card" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Adding SRAM \[altera_up_avalon_sram 16.1\] " "2023.11.26.16:09:23 Progress: Adding SRAM \[altera_up_avalon_sram 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module SRAM " "2023.11.26.16:09:23 Progress: Parameterizing module SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Adding Slider_Switches \[altera_avalon_pio 16.1\] " "2023.11.26.16:09:23 Progress: Adding Slider_Switches \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module Slider_Switches " "2023.11.26.16:09:23 Progress: Parameterizing module Slider_Switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 16.1\] " "2023.11.26.16:09:23 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module System_PLL " "2023.11.26.16:09:23 Progress: Parameterizing module System_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Adding keys \[altera_avalon_pio 16.1\] " "2023.11.26.16:09:23 Progress: Adding keys \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module keys " "2023.11.26.16:09:23 Progress: Parameterizing module keys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Adding seven_seg_0 \[altera_avalon_pio 16.1\] " "2023.11.26.16:09:23 Progress: Adding seven_seg_0 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_0 " "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Adding seven_seg_1 \[altera_avalon_pio 16.1\] " "2023.11.26.16:09:23 Progress: Adding seven_seg_1 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_1 " "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Adding seven_seg_2 \[altera_avalon_pio 16.1\] " "2023.11.26.16:09:23 Progress: Adding seven_seg_2 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_2 " "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Adding seven_seg_3 \[altera_avalon_pio 16.1\] " "2023.11.26.16:09:23 Progress: Adding seven_seg_3 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_3 " "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Adding seven_seg_4 \[altera_avalon_pio 16.1\] " "2023.11.26.16:09:23 Progress: Adding seven_seg_4 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_4 " "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Adding seven_seg_5 \[altera_avalon_pio 16.1\] " "2023.11.26.16:09:23 Progress: Adding seven_seg_5 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_5 " "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Adding seven_seg_6 \[altera_avalon_pio 16.1\] " "2023.11.26.16:09:23 Progress: Adding seven_seg_6 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_6 " "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Adding seven_seg_7 \[altera_avalon_pio 16.1\] " "2023.11.26.16:09:23 Progress: Adding seven_seg_7 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_7 " "2023.11.26.16:09:23 Progress: Parameterizing module seven_seg_7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Adding sysId_0 \[altera_avalon_sysid_qsys 16.1\] " "2023.11.26.16:09:23 Progress: Adding sysId_0 \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing module sysId_0 " "2023.11.26.16:09:23 Progress: Parameterizing module sysId_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Building connections " "2023.11.26.16:09:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Parameterizing connections " "2023.11.26.16:09:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:23 Progress: Validating " "2023.11.26.16:09:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043763895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.26.16:09:25 Progress: Done reading input file " "2023.11.26.16:09:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043765852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProjectSystemQsys.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "ProjectSystemQsys.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043768750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProjectSystemQsys.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "ProjectSystemQsys.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043768751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProjectSystemQsys.System_PLL: Refclk Freq: 50.0 " "ProjectSystemQsys.System_PLL: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043768751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProjectSystemQsys: Generating projectSystemQsys \"projectSystemQsys\" for QUARTUS_SYNTH " "ProjectSystemQsys: Generating projectSystemQsys \"projectSystemQsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043769290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AV_Config: Starting Generation of Audio and Video Config " "AV_Config: Starting Generation of Audio and Video Config" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043779732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AV_Config: \"projectSystemQsys\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\" " "AV_Config: \"projectSystemQsys\" instantiated altera_up_avalon_audio_and_video_config \"AV_Config\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043779771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_Subsystem: \"projectSystemQsys\" instantiated Audio_Subsystem \"Audio_Subsystem\" " "Audio_Subsystem: \"projectSystemQsys\" instantiated Audio_Subsystem \"Audio_Subsystem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043781513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Char_LCD_16x2: Starting Generation of Character LCD " "Char_LCD_16x2: Starting Generation of Character LCD" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043781515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Char_LCD_16x2: \"projectSystemQsys\" instantiated altera_up_avalon_character_lcd \"Char_LCD_16x2\" " "Char_LCD_16x2: \"projectSystemQsys\" instantiated altera_up_avalon_character_lcd \"Char_LCD_16x2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043781531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Expansion_JP5: Starting RTL generation for module 'projectSystemQsys_Expansion_JP5' " "Expansion_JP5: Starting RTL generation for module 'projectSystemQsys_Expansion_JP5'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043781535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Expansion_JP5:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_Expansion_JP5 --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0005_Expansion_JP5_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0005_Expansion_JP5_gen//projectSystemQsys_Expansion_JP5_component_configuration.pl  --do_build_sim=0  \] " "Expansion_JP5:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_Expansion_JP5 --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0005_Expansion_JP5_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0005_Expansion_JP5_gen//projectSystemQsys_Expansion_JP5_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043781535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Expansion_JP5: Done RTL generation for module 'projectSystemQsys_Expansion_JP5' " "Expansion_JP5: Done RTL generation for module 'projectSystemQsys_Expansion_JP5'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043781827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Expansion_JP5: \"projectSystemQsys\" instantiated altera_avalon_pio \"Expansion_JP5\" " "Expansion_JP5: \"projectSystemQsys\" instantiated altera_avalon_pio \"Expansion_JP5\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043781838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Green_LEDs: Starting RTL generation for module 'projectSystemQsys_Green_LEDs' " "Green_LEDs: Starting RTL generation for module 'projectSystemQsys_Green_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043781841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Green_LEDs:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_Green_LEDs --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0006_Green_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0006_Green_LEDs_gen//projectSystemQsys_Green_LEDs_component_configuration.pl  --do_build_sim=0  \] " "Green_LEDs:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_Green_LEDs --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0006_Green_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0006_Green_LEDs_gen//projectSystemQsys_Green_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043781841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Green_LEDs: Done RTL generation for module 'projectSystemQsys_Green_LEDs' " "Green_LEDs: Done RTL generation for module 'projectSystemQsys_Green_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043781980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Green_LEDs: \"projectSystemQsys\" instantiated altera_avalon_pio \"Green_LEDs\" " "Green_LEDs: \"projectSystemQsys\" instantiated altera_avalon_pio \"Green_LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043781989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Starting RTL generation for module 'projectSystemQsys_Interval_Timer' " "Interval_Timer: Starting RTL generation for module 'projectSystemQsys_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043781996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=projectSystemQsys_Interval_Timer --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0007_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0007_Interval_Timer_gen//projectSystemQsys_Interval_Timer_component_configuration.pl  --do_build_sim=0  \] " "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=projectSystemQsys_Interval_Timer --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0007_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0007_Interval_Timer_gen//projectSystemQsys_Interval_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043781996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Done RTL generation for module 'projectSystemQsys_Interval_Timer' " "Interval_Timer: Done RTL generation for module 'projectSystemQsys_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043782166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: \"projectSystemQsys\" instantiated altera_avalon_timer \"Interval_Timer\" " "Interval_Timer: \"projectSystemQsys\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043782176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'projectSystemQsys_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'projectSystemQsys_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043782178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=projectSystemQsys_JTAG_UART --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0008_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0008_JTAG_UART_gen//projectSystemQsys_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=projectSystemQsys_JTAG_UART --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0008_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0008_JTAG_UART_gen//projectSystemQsys_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043782179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'projectSystemQsys_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'projectSystemQsys_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043782378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"projectSystemQsys\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"projectSystemQsys\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043782387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge: \"projectSystemQsys\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\" " "JTAG_to_FPGA_Bridge: \"projectSystemQsys\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043783331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2: \"projectSystemQsys\" instantiated altera_nios2_gen2 \"Nios2\" " "Nios2: \"projectSystemQsys\" instantiated altera_nios2_gen2 \"Nios2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Red_LEDs: Starting RTL generation for module 'projectSystemQsys_Red_LEDs' " "Red_LEDs: Starting RTL generation for module 'projectSystemQsys_Red_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Red_LEDs:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_Red_LEDs --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0009_Red_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0009_Red_LEDs_gen//projectSystemQsys_Red_LEDs_component_configuration.pl  --do_build_sim=0  \] " "Red_LEDs:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_Red_LEDs --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0009_Red_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0009_Red_LEDs_gen//projectSystemQsys_Red_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Red_LEDs: Done RTL generation for module 'projectSystemQsys_Red_LEDs' " "Red_LEDs: Done RTL generation for module 'projectSystemQsys_Red_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Red_LEDs: \"projectSystemQsys\" instantiated altera_avalon_pio \"Red_LEDs\" " "Red_LEDs: \"projectSystemQsys\" instantiated altera_avalon_pio \"Red_LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Starting RTL generation for module 'projectSystemQsys_SDRAM' " "SDRAM: Starting RTL generation for module 'projectSystemQsys_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=projectSystemQsys_SDRAM --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0010_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0010_SDRAM_gen//projectSystemQsys_SDRAM_component_configuration.pl  --do_build_sim=0  \] " "SDRAM:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=projectSystemQsys_SDRAM --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0010_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0010_SDRAM_gen//projectSystemQsys_SDRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: Done RTL generation for module 'projectSystemQsys_SDRAM' " "SDRAM: Done RTL generation for module 'projectSystemQsys_SDRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDRAM: \"projectSystemQsys\" instantiated altera_avalon_new_sdram_controller \"SDRAM\" " "SDRAM: \"projectSystemQsys\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SD_Card: \"projectSystemQsys\" instantiated Altera_UP_SD_Card_Avalon_Interface \"SD_Card\" " "SD_Card: \"projectSystemQsys\" instantiated Altera_UP_SD_Card_Avalon_Interface \"SD_Card\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM: Starting Generation of SRAM or SSRAM Controller " "SRAM: Starting Generation of SRAM or SSRAM Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SRAM: \"projectSystemQsys\" instantiated altera_up_avalon_sram \"SRAM\" " "SRAM: \"projectSystemQsys\" instantiated altera_up_avalon_sram \"SRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Starting RTL generation for module 'projectSystemQsys_Slider_Switches' " "Slider_Switches: Starting RTL generation for module 'projectSystemQsys_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_Slider_Switches --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0012_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0012_Slider_Switches_gen//projectSystemQsys_Slider_Switches_component_configuration.pl  --do_build_sim=0  \] " "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_Slider_Switches --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0012_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0012_Slider_Switches_gen//projectSystemQsys_Slider_Switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Done RTL generation for module 'projectSystemQsys_Slider_Switches' " "Slider_Switches: Done RTL generation for module 'projectSystemQsys_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: \"projectSystemQsys\" instantiated altera_avalon_pio \"Slider_Switches\" " "Slider_Switches: \"projectSystemQsys\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043784848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_PLL: \"projectSystemQsys\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\" " "System_PLL: \"projectSystemQsys\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043785714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Starting RTL generation for module 'projectSystemQsys_keys' " "Keys: Starting RTL generation for module 'projectSystemQsys_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043785718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_keys --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0013_keys_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0013_keys_gen//projectSystemQsys_keys_component_configuration.pl  --do_build_sim=0  \] " "Keys:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_keys --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0013_keys_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0013_keys_gen//projectSystemQsys_keys_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043785718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Done RTL generation for module 'projectSystemQsys_keys' " "Keys: Done RTL generation for module 'projectSystemQsys_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043785876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: \"projectSystemQsys\" instantiated altera_avalon_pio \"keys\" " "Keys: \"projectSystemQsys\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043785885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seven_seg_0: Starting RTL generation for module 'projectSystemQsys_seven_seg_0' " "Seven_seg_0: Starting RTL generation for module 'projectSystemQsys_seven_seg_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043785887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seven_seg_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_seven_seg_0 --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0014_seven_seg_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0014_seven_seg_0_gen//projectSystemQsys_seven_seg_0_component_configuration.pl  --do_build_sim=0  \] " "Seven_seg_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projectSystemQsys_seven_seg_0 --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0014_seven_seg_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0014_seven_seg_0_gen//projectSystemQsys_seven_seg_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043785888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seven_seg_0: Done RTL generation for module 'projectSystemQsys_seven_seg_0' " "Seven_seg_0: Done RTL generation for module 'projectSystemQsys_seven_seg_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043786031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seven_seg_0: \"projectSystemQsys\" instantiated altera_avalon_pio \"seven_seg_0\" " "Seven_seg_0: \"projectSystemQsys\" instantiated altera_avalon_pio \"seven_seg_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043786039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043799208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043799662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043800111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043800563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043801031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043801482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043801944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043802397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043802854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043803304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043803759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043804207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043804653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043805114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043805560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043806025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043806485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043806948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043807397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043807852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043808297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043808744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043809202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"projectSystemQsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"projectSystemQsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043820234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"projectSystemQsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"projectSystemQsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043820238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"projectSystemQsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"projectSystemQsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043820241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio: Starting Generation of Audio Controller " "Audio: Starting Generation of Audio Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043820243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\" " "Audio: \"Audio_Subsystem\" instantiated altera_up_avalon_audio \"Audio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043820265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\" " "Audio_PLL: \"Audio_Subsystem\" instantiated altera_up_avalon_audio_pll \"Audio_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043821132 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043821136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043821142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043821145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043821146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043821147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043821148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043821151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043821154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'projectSystemQsys_Nios2_cpu' " "Cpu: Starting RTL generation for module 'projectSystemQsys_Nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043821162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=projectSystemQsys_Nios2_cpu --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0026_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0026_cpu_gen//projectSystemQsys_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=projectSystemQsys_Nios2_cpu --dir=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0026_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/AMAAN_~1/AppData/Local/Temp/alt9688_4176323790095304315.dir/0026_cpu_gen//projectSystemQsys_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043821163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:21 (*) Starting Nios II generation " "Cpu: # 2023.11.26 16:10:21 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:21 (*)   Checking for plaintext license. " "Cpu: # 2023.11.26 16:10:21 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/ " "Cpu: # 2023.11.26 16:10:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.11.26 16:10:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:21 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.11.26 16:10:21 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:21 (*)   Plaintext license not found. " "Cpu: # 2023.11.26 16:10:21 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:21 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2023.11.26 16:10:21 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/ " "Cpu: # 2023.11.26 16:10:22 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.11.26 16:10:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.11.26 16:10:22 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2023.11.26 16:10:22 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.11.26 16:10:22 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)   Creating all objects for CPU " "Cpu: # 2023.11.26 16:10:22 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)     Testbench " "Cpu: # 2023.11.26 16:10:22 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)     Instruction decoding " "Cpu: # 2023.11.26 16:10:22 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)       Instruction fields " "Cpu: # 2023.11.26 16:10:22 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)       Instruction decodes " "Cpu: # 2023.11.26 16:10:22 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.11.26 16:10:22 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)       Instruction controls " "Cpu: # 2023.11.26 16:10:22 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)     Pipeline frontend " "Cpu: # 2023.11.26 16:10:22 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:22 (*)     Pipeline backend " "Cpu: # 2023.11.26 16:10:22 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:24 (*)   Generating RTL from CPU objects " "Cpu: # 2023.11.26 16:10:24 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:25 (*)   Creating encrypted RTL " "Cpu: # 2023.11.26 16:10:25 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.26 16:10:26 (*) Done Nios II generation " "Cpu: # 2023.11.26 16:10:26 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'projectSystemQsys_Nios2_cpu' " "Cpu: Done RTL generation for module 'projectSystemQsys_Nios2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"Nios2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"Nios2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"System_PLL\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"System_PLL\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Nios2_data_master_translator\" " "Nios2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"Nios2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_Subsystem_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"Audio_Subsystem_audio_slave_translator\" " "Audio_Subsystem_audio_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"Audio_Subsystem_audio_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Nios2_data_master_agent\" " "Nios2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"Nios2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Audio_Subsystem_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"Audio_Subsystem_audio_slave_agent\" " "Audio_Subsystem_audio_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"Audio_Subsystem_audio_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_to_FPGA_Bridge_master_limiter\" " "JTAG_to_FPGA_Bridge_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_to_FPGA_Bridge_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Char_LCD_16x2_avalon_lcd_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"Char_LCD_16x2_avalon_lcd_slave_burst_adapter\" " "Char_LCD_16x2_avalon_lcd_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"Char_LCD_16x2_avalon_lcd_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Char_LCD_16x2_avalon_lcd_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Char_LCD_16x2_avalon_lcd_slave_rsp_width_adapter\" " "Char_LCD_16x2_avalon_lcd_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"Char_LCD_16x2_avalon_lcd_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/eclipseFiles/178project/178-project/quartus_files/db/ip/projectSystemQsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043826353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043827252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043828133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043829026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043829029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043829032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043829035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProjectSystemQsys: Done \"projectSystemQsys\" with 65 modules, 129 files " "ProjectSystemQsys: Done \"projectSystemQsys\" with 65 modules, 129 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043829036 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "projectSystemQsys.qsys " "Finished elaborating Qsys system entity \"projectSystemQsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043830040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/projectsystemqsys.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/projectsystemqsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys " "Found entity 1: projectSystemQsys" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "projectSystemQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "projectSystemQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_irq_mapper " "Found entity 1: projectSystemQsys_irq_mapper" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_irq_mapper.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0 " "Found entity 1: projectSystemQsys_mm_interconnect_0" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: projectSystemQsys_mm_interconnect_0_avalon_st_adapter" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: projectSystemQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_rsp_mux_002 " "Found entity 1: projectSystemQsys_mm_interconnect_0_rsp_mux_002" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830310 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: projectSystemQsys_mm_interconnect_0_rsp_mux_001" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_rsp_mux " "Found entity 1: projectSystemQsys_mm_interconnect_0_rsp_mux" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_rsp_demux_005 " "Found entity 1: projectSystemQsys_mm_interconnect_0_rsp_demux_005" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_rsp_demux " "Found entity 1: projectSystemQsys_mm_interconnect_0_rsp_demux" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_cmd_mux_005 " "Found entity 1: projectSystemQsys_mm_interconnect_0_cmd_mux_005" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_cmd_mux " "Found entity 1: projectSystemQsys_mm_interconnect_0_cmd_mux" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: projectSystemQsys_mm_interconnect_0_cmd_demux_002" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: projectSystemQsys_mm_interconnect_0_cmd_demux_001" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_cmd_demux " "Found entity 1: projectSystemQsys_mm_interconnect_0_cmd_demux" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830328 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830328 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830328 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830328 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "projectSystemQsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "projectSystemQsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "projectSystemQsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830343 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projectSystemQsys_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_010.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projectSystemQsys_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_010.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_router_010_default_decode " "Found entity 1: projectSystemQsys_mm_interconnect_0_router_010_default_decode" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_010.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830347 ""} { "Info" "ISGN_ENTITY_NAME" "2 projectSystemQsys_mm_interconnect_0_router_010 " "Found entity 2: projectSystemQsys_mm_interconnect_0_router_010" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_010.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projectSystemQsys_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_009.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projectSystemQsys_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_009.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_router_009_default_decode " "Found entity 1: projectSystemQsys_mm_interconnect_0_router_009_default_decode" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_009.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830348 ""} { "Info" "ISGN_ENTITY_NAME" "2 projectSystemQsys_mm_interconnect_0_router_009 " "Found entity 2: projectSystemQsys_mm_interconnect_0_router_009" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_009.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projectSystemQsys_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_008.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projectSystemQsys_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_008.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_router_008_default_decode " "Found entity 1: projectSystemQsys_mm_interconnect_0_router_008_default_decode" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_008.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830350 ""} { "Info" "ISGN_ENTITY_NAME" "2 projectSystemQsys_mm_interconnect_0_router_008 " "Found entity 2: projectSystemQsys_mm_interconnect_0_router_008" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_008.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projectSystemQsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_006.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projectSystemQsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_006.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: projectSystemQsys_mm_interconnect_0_router_006_default_decode" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_006.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830351 ""} { "Info" "ISGN_ENTITY_NAME" "2 projectSystemQsys_mm_interconnect_0_router_006 " "Found entity 2: projectSystemQsys_mm_interconnect_0_router_006" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_006.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projectSystemQsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_003.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projectSystemQsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_003.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: projectSystemQsys_mm_interconnect_0_router_003_default_decode" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_003.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830353 ""} { "Info" "ISGN_ENTITY_NAME" "2 projectSystemQsys_mm_interconnect_0_router_003 " "Found entity 2: projectSystemQsys_mm_interconnect_0_router_003" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_003.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projectSystemQsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_002.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830354 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projectSystemQsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_002.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: projectSystemQsys_mm_interconnect_0_router_002_default_decode" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_002.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830355 ""} { "Info" "ISGN_ENTITY_NAME" "2 projectSystemQsys_mm_interconnect_0_router_002 " "Found entity 2: projectSystemQsys_mm_interconnect_0_router_002" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_002.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projectSystemQsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_001.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projectSystemQsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_001.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: projectSystemQsys_mm_interconnect_0_router_001_default_decode" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_001.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830356 ""} { "Info" "ISGN_ENTITY_NAME" "2 projectSystemQsys_mm_interconnect_0_router_001 " "Found entity 2: projectSystemQsys_mm_interconnect_0_router_001" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_001.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projectSystemQsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projectSystemQsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at projectSystemQsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701043830358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_mm_interconnect_0_router_default_decode " "Found entity 1: projectSystemQsys_mm_interconnect_0_router_default_decode" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830358 ""} { "Info" "ISGN_ENTITY_NAME" "2 projectSystemQsys_mm_interconnect_0_router " "Found entity 2: projectSystemQsys_mm_interconnect_0_router" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_seven_seg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_seven_seg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_seven_seg_0 " "Found entity 1: projectSystemQsys_seven_seg_0" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_seven_seg_0.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_seven_seg_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_keys " "Found entity 1: projectSystemQsys_keys" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_keys.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_System_PLL " "Found entity 1: projectSystemQsys_System_PLL" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_System_PLL.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Slider_Switches " "Found entity 1: projectSystemQsys_Slider_Switches" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Slider_Switches.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Slider_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_SRAM " "Found entity 1: projectSystemQsys_SRAM" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SRAM.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SRAM.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830661 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830662 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830665 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830667 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830668 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830670 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830671 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830672 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830674 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_SDRAM_input_efifo_module " "Found entity 1: projectSystemQsys_SDRAM_input_efifo_module" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830676 ""} { "Info" "ISGN_ENTITY_NAME" "2 projectSystemQsys_SDRAM " "Found entity 2: projectSystemQsys_SDRAM" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830676 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "projectSystemQsys_SDRAM_test_component.v(238) " "Verilog HDL warning at projectSystemQsys_SDRAM_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701043830678 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "projectSystemQsys_SDRAM_test_component.v(239) " "Verilog HDL warning at projectSystemQsys_SDRAM_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701043830678 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "projectSystemQsys_SDRAM_test_component.v(240) " "Verilog HDL warning at projectSystemQsys_SDRAM_test_component.v(240): extended using \"x\" or \"z\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701043830678 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "projectSystemQsys_SDRAM_test_component.v(241) " "Verilog HDL warning at projectSystemQsys_SDRAM_test_component.v(241): extended using \"x\" or \"z\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1701043830678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_SDRAM_test_component_ram_module " "Found entity 1: projectSystemQsys_SDRAM_test_component_ram_module" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830678 ""} { "Info" "ISGN_ENTITY_NAME" "2 projectSystemQsys_SDRAM_test_component " "Found entity 2: projectSystemQsys_SDRAM_test_component" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_red_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_red_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Red_LEDs " "Found entity 1: projectSystemQsys_Red_LEDs" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Red_LEDs.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Red_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Nios2 " "Found entity 1: projectSystemQsys_Nios2" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043830681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043830681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Nios2_cpu_ic_data_module " "Found entity 1: projectSystemQsys_Nios2_cpu_ic_data_module" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "2 projectSystemQsys_Nios2_cpu_ic_tag_module " "Found entity 2: projectSystemQsys_Nios2_cpu_ic_tag_module" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "3 projectSystemQsys_Nios2_cpu_bht_module " "Found entity 3: projectSystemQsys_Nios2_cpu_bht_module" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "4 projectSystemQsys_Nios2_cpu_register_bank_a_module " "Found entity 4: projectSystemQsys_Nios2_cpu_register_bank_a_module" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "5 projectSystemQsys_Nios2_cpu_register_bank_b_module " "Found entity 5: projectSystemQsys_Nios2_cpu_register_bank_b_module" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "6 projectSystemQsys_Nios2_cpu_nios2_oci_debug " "Found entity 6: projectSystemQsys_Nios2_cpu_nios2_oci_debug" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "7 projectSystemQsys_Nios2_cpu_nios2_oci_break " "Found entity 7: projectSystemQsys_Nios2_cpu_nios2_oci_break" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "8 projectSystemQsys_Nios2_cpu_nios2_oci_xbrk " "Found entity 8: projectSystemQsys_Nios2_cpu_nios2_oci_xbrk" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 920 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "9 projectSystemQsys_Nios2_cpu_nios2_oci_match_single " "Found entity 9: projectSystemQsys_Nios2_cpu_nios2_oci_match_single" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "10 projectSystemQsys_Nios2_cpu_nios2_oci_match_paired " "Found entity 10: projectSystemQsys_Nios2_cpu_nios2_oci_match_paired" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 1242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "11 projectSystemQsys_Nios2_cpu_nios2_oci_dbrk " "Found entity 11: projectSystemQsys_Nios2_cpu_nios2_oci_dbrk" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "12 projectSystemQsys_Nios2_cpu_nios2_oci_itrace " "Found entity 12: projectSystemQsys_Nios2_cpu_nios2_oci_itrace" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 1529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "13 projectSystemQsys_Nios2_cpu_nios2_oci_td_mode " "Found entity 13: projectSystemQsys_Nios2_cpu_nios2_oci_td_mode" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 1886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "14 projectSystemQsys_Nios2_cpu_nios2_oci_dtrace " "Found entity 14: projectSystemQsys_Nios2_cpu_nios2_oci_dtrace" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 1954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "15 projectSystemQsys_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: projectSystemQsys_Nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "16 projectSystemQsys_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: projectSystemQsys_Nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "17 projectSystemQsys_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: projectSystemQsys_Nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "18 projectSystemQsys_Nios2_cpu_nios2_oci_fifo " "Found entity 18: projectSystemQsys_Nios2_cpu_nios2_oci_fifo" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "19 projectSystemQsys_Nios2_cpu_nios2_oci_pib " "Found entity 19: projectSystemQsys_Nios2_cpu_nios2_oci_pib" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "20 projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "21 projectSystemQsys_Nios2_cpu_nios2_oci_im " "Found entity 21: projectSystemQsys_Nios2_cpu_nios2_oci_im" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "22 projectSystemQsys_Nios2_cpu_nios2_performance_monitors " "Found entity 22: projectSystemQsys_Nios2_cpu_nios2_performance_monitors" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "23 projectSystemQsys_Nios2_cpu_nios2_avalon_reg " "Found entity 23: projectSystemQsys_Nios2_cpu_nios2_avalon_reg" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "24 projectSystemQsys_Nios2_cpu_ociram_sp_ram_module " "Found entity 24: projectSystemQsys_Nios2_cpu_ociram_sp_ram_module" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "25 projectSystemQsys_Nios2_cpu_nios2_ocimem " "Found entity 25: projectSystemQsys_Nios2_cpu_nios2_ocimem" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "26 projectSystemQsys_Nios2_cpu_nios2_oci " "Found entity 26: projectSystemQsys_Nios2_cpu_nios2_oci" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""} { "Info" "ISGN_ENTITY_NAME" "27 projectSystemQsys_Nios2_cpu " "Found entity 27: projectSystemQsys_Nios2_cpu" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Nios2_cpu_debug_slave_sysclk " "Found entity 1: projectSystemQsys_Nios2_cpu_debug_slave_sysclk" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Nios2_cpu_debug_slave_tck " "Found entity 1: projectSystemQsys_Nios2_cpu_debug_slave_tck" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_tck.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Nios2_cpu_debug_slave_wrapper " "Found entity 1: projectSystemQsys_Nios2_cpu_debug_slave_wrapper" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Nios2_cpu_mult_cell " "Found entity 1: projectSystemQsys_Nios2_cpu_mult_cell" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_mult_cell.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Nios2_cpu_test_bench " "Found entity 1: projectSystemQsys_Nios2_cpu_test_bench" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_test_bench.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_JTAG_to_FPGA_Bridge " "Found entity 1: projectSystemQsys_JTAG_to_FPGA_Bridge" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: projectSystemQsys_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_p2b_adapter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file projectsystemqsys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831166 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831166 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831166 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831166 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831166 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831166 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file projectsystemqsys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831174 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831174 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "projectSystemQsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_JTAG_UART_sim_scfifo_w " "Found entity 1: projectSystemQsys_JTAG_UART_sim_scfifo_w" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831185 ""} { "Info" "ISGN_ENTITY_NAME" "2 projectSystemQsys_JTAG_UART_scfifo_w " "Found entity 2: projectSystemQsys_JTAG_UART_scfifo_w" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831185 ""} { "Info" "ISGN_ENTITY_NAME" "3 projectSystemQsys_JTAG_UART_sim_scfifo_r " "Found entity 3: projectSystemQsys_JTAG_UART_sim_scfifo_r" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831185 ""} { "Info" "ISGN_ENTITY_NAME" "4 projectSystemQsys_JTAG_UART_scfifo_r " "Found entity 4: projectSystemQsys_JTAG_UART_scfifo_r" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831185 ""} { "Info" "ISGN_ENTITY_NAME" "5 projectSystemQsys_JTAG_UART " "Found entity 5: projectSystemQsys_JTAG_UART" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Interval_Timer " "Found entity 1: projectSystemQsys_Interval_Timer" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Interval_Timer.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_green_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_green_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Green_LEDs " "Found entity 1: projectSystemQsys_Green_LEDs" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Green_LEDs.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Green_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_expansion_jp5.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_expansion_jp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Expansion_JP5 " "Found entity 1: projectSystemQsys_Expansion_JP5" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Expansion_JP5.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Expansion_JP5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_character_lcd_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_character_lcd_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_communication " "Found entity 1: altera_up_character_lcd_communication" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_character_lcd_communication.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_character_lcd_communication.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_character_lcd_initialization.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_character_lcd_initialization.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_character_lcd_initialization " "Found entity 1: altera_up_character_lcd_initialization" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_character_lcd_initialization.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_character_lcd_initialization.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_char_lcd_16x2.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_char_lcd_16x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Char_LCD_16x2 " "Found entity 1: projectSystemQsys_Char_LCD_16x2" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Char_LCD_16x2.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Char_LCD_16x2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_audio_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_audio_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Audio_Subsystem " "Found entity 1: projectSystemQsys_Audio_Subsystem" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Audio_Subsystem_Audio_PLL " "Found entity 1: projectSystemQsys_Audio_Subsystem_Audio_PLL" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio_PLL.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831203 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1701043831204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_Audio_Subsystem_Audio " "Found entity 1: projectSystemQsys_Audio_Subsystem_Audio" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831209 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043831211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectsystemqsys/synthesis/submodules/projectsystemqsys_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file projectsystemqsys/synthesis/submodules/projectsystemqsys_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectSystemQsys_AV_Config " "Found entity 1: projectSystemQsys_AV_Config" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_AV_Config.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_system.v 1 1 " "Found 1 design units, including 1 entities, in source file project_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_system " "Found entity 1: project_system" {  } { { "project_system.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/project_system.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043831227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831227 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/projectsystemqsys.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/projectsystemqsys.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/projectsystemqsys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/projectsystemqsys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831236 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_crc16_generator.vhd C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_crc16_generator.vhd\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_sd_crc16_generator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_sd_crc16_generator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831241 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_crc7_generator.vhd C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_crc7_generator.vhd\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_sd_crc7_generator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_sd_crc7_generator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831245 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_48_bit_command_generator.vhd C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_48_bit_command_generator.vhd\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_sd_card_48_bit_command_generator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_sd_card_48_bit_command_generator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831250 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_avalon_interface.vhd C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_avalon_interface.vhd\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_sd_card_avalon_interface.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_sd_card_avalon_interface.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831254 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_buffer.vhd C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_buffer.vhd\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_sd_card_buffer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_sd_card_buffer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831259 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_clock.vhd C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_clock.vhd\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_sd_card_clock.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_sd_card_clock.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831263 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_control_fsm.vhd C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_control_fsm.vhd\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_sd_card_control_fsm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_sd_card_control_fsm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831267 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_interface.vhd C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_interface.vhd\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_sd_card_interface.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_sd_card_interface.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831271 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_memory_block.vhd C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_memory_block.vhd\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_sd_card_memory_block.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_sd_card_memory_block.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831276 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_response_receiver.vhd C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_card_response_receiver.vhd\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_sd_card_response_receiver.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_sd_card_response_receiver.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831280 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_signal_trigger.vhd C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sd_signal_trigger.vhd\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_sd_signal_trigger.vhd 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_sd_signal_trigger.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831282 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_packets_to_master.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_packets_to_master.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_avalon_packets_to_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_avalon_packets_to_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831287 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_sc_fifo.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831288 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_bytes_to_packets.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_bytes_to_packets.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_avalon_st_bytes_to_packets.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_avalon_st_bytes_to_packets.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831294 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_clock_crosser.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831296 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_idle_inserter.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_idle_inserter.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_idle_inserter.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_idle_inserter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_avalon_st_idle_inserter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_avalon_st_idle_inserter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831297 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_idle_remover.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_idle_remover.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_idle_remover.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_idle_remover.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_avalon_st_idle_remover.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_avalon_st_idle_remover.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831298 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_jtag_interface.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_jtag_interface.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_jtag_interface.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_jtag_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_avalon_st_jtag_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_avalon_st_jtag_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831304 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_packets_to_bytes.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_packets_to_bytes.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_avalon_st_packets_to_bytes.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_avalon_st_packets_to_bytes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831310 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_pipeline_base.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831310 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_pipeline_stage.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831311 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_default_burst_converter.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831318 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_incr_burst_converter.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831325 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_jtag_dc_streaming.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_jtag_dc_streaming.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_jtag_dc_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_jtag_dc_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831331 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_jtag_sld_node.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_sld_node.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_jtag_sld_node.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_sld_node.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_jtag_sld_node.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_jtag_sld_node.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831340 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_jtag_streaming.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_jtag_streaming.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_jtag_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_jtag_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831348 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_address_alignment.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831349 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_arbitrator.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831350 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831354 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter_13_1.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831362 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter_new.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831373 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831379 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_burst_uncompressor.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831380 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_master_agent.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831386 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_master_translator.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831393 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_reorder_memory.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831399 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_slave_agent.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831404 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_slave_translator.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831410 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_traffic_limiter.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831417 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_width_adapter.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831426 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_reset_controller.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_reset_controller.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831433 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_reset_synchronizer.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831438 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_std_synchronizer_nocut.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831444 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_altpll.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_altpll.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_altpll.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_altpll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_altpll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_altpll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831450 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_audio_bit_counter.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_audio_bit_counter.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_audio_bit_counter.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_audio_bit_counter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_audio_bit_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_audio_bit_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831456 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_audio_in_deserializer.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_audio_in_deserializer.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_audio_in_deserializer.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_audio_in_deserializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_audio_in_deserializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_audio_in_deserializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831462 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_audio_out_serializer.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_audio_out_serializer.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_audio_out_serializer.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_audio_out_serializer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_audio_out_serializer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_audio_out_serializer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831468 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831473 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_d5m.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_d5m.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_d5m.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_d5m.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_d5m.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_d5m.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831474 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_dc2.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_dc2.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_dc2.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_dc2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_dc2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_dc2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831476 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_lcm.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_lcm.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_lcm.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_lcm.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_lcm.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_lcm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831482 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ltm.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ltm.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ltm.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ltm.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ltm.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ltm.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831487 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_adv7180.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_adv7180.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_adv7180.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_adv7180.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831494 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_adv7181.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_adv7181.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_adv7181.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_adv7181.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831496 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_audio.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_audio.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_audio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_audio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831501 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_de1_soc.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_de1_soc.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831507 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_de2_115.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_de2_115.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_de2_115.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_av_config_auto_init_ob_de2_115.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831512 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_serial_bus_controller.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_serial_bus_controller.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_av_config_serial_bus_controller.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_serial_bus_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_av_config_serial_bus_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_av_config_serial_bus_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831518 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_avalon_reset_from_locked_signal.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831524 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_character_lcd_communication.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_character_lcd_communication.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_character_lcd_communication.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_character_lcd_communication.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_character_lcd_communication.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_character_lcd_communication.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831530 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_character_lcd_initialization.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_character_lcd_initialization.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_character_lcd_initialization.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_character_lcd_initialization.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_character_lcd_initialization.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_character_lcd_initialization.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831535 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_clock_edge.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_clock_edge.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_clock_edge.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_clock_edge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_clock_edge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_clock_edge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831537 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_slow_clock_generator.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_slow_clock_generator.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_slow_clock_generator.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_slow_clock_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_slow_clock_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_slow_clock_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831538 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sync_fifo.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_sync_fifo.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_up_sync_fifo.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_sync_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_up_sync_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_up_sync_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831542 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_wrap_burst_converter.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_av_config.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_AV_Config.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_av_config.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_AV_Config.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_av_config.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_av_config.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831553 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_audio_subsystem.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_audio_subsystem.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_audio_subsystem.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_audio_subsystem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831558 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_audio_subsystem_audio.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_audio_subsystem_audio.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_audio_subsystem_audio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_audio_subsystem_audio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831564 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_audio_subsystem_audio_pll.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio_PLL.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_audio_subsystem_audio_pll.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio_PLL.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_audio_subsystem_audio_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_audio_subsystem_audio_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831570 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_char_lcd_16x2.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Char_LCD_16x2.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_char_lcd_16x2.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Char_LCD_16x2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_char_lcd_16x2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_char_lcd_16x2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831575 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_expansion_jp5.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Expansion_JP5.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_expansion_jp5.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Expansion_JP5.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_expansion_jp5.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_expansion_jp5.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831584 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_green_leds.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Green_LEDs.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_green_leds.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Green_LEDs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_green_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_green_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831585 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_interval_timer.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Interval_Timer.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_interval_timer.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Interval_Timer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_interval_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_interval_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831587 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_uart.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_uart.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831594 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831600 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge_b2p_adapter.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge_b2p_adapter.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge_b2p_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge_b2p_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831606 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge_p2b_adapter.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_p2b_adapter.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge_p2b_adapter.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_p2b_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge_p2b_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge_p2b_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831612 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge_timing_adt.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge_timing_adt.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge_timing_adt.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_jtag_to_fpga_bridge_timing_adt.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831613 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831619 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831640 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_debug_slave_sysclk.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_sysclk.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831648 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_debug_slave_tck.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_tck.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831654 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_debug_slave_wrapper.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_wrapper.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831660 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_mult_cell.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_mult_cell.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_mult_cell.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831665 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_test_bench.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_test_bench.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_nios2_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831673 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_red_leds.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Red_LEDs.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_red_leds.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Red_LEDs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_red_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_red_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831674 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_sdram.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_sdram.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831681 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_sdram_test_component.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_sdram_test_component.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM_test_component.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_sdram_test_component.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_sdram_test_component.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831686 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_sram.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SRAM.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_sram.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SRAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_sram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_sram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831687 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_slider_switches.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Slider_Switches.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_slider_switches.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Slider_Switches.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_slider_switches.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_slider_switches.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831689 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_system_pll.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_System_PLL.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_system_pll.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_System_PLL.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_system_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_system_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831690 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_irq_mapper.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_irq_mapper.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831695 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_keys.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_keys.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_keys.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_keys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_keys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_keys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831697 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831730 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831732 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_003.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_003.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_003.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_003.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831738 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831744 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_005.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_005.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_005.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_005.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831750 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831756 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831762 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_demux.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831768 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux_001.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831774 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux_002.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_demux_002.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux_002.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831776 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_mux.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_mux.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831782 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_mux_005.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_mux_005.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_mux_005.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_mux_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_mux_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_cmd_mux_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831788 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831795 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_001.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_001.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831802 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_002.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_002.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831808 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_003.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_003.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831809 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_006.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_006.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_006.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_006.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_006.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_006.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831810 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_008.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_008.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_008.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_008.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_008.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_008.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831812 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_009.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_009.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_009.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_009.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_009.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_009.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831813 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_010.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_010.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_010.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_010.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_010.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_router_010.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831814 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_demux.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_demux.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831819 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_demux_005.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_demux_005.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_demux_005.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_demux_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_demux_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_demux_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831825 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831832 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux_001.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831839 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux_002.sv C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux_002.sv " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux_002.sv\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_mm_interconnect_0_rsp_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831845 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_seven_seg_0.v C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_seven_seg_0.v " "File \"c:/eclipsefiles/178project/178-project/quartus_files/db/ip/projectsystemqsys/submodules/projectsystemqsys_seven_seg_0.v\" is a duplicate of already analyzed file \"C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_seven_seg_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1701043831846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projectsystemqsys/submodules/projectsystemqsys_seven_seg_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/projectsystemqsys/submodules/projectsystemqsys_seven_seg_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043831846 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projectSystemQsys_SDRAM.v(318) " "Verilog HDL or VHDL warning at projectSystemQsys_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1701043831890 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projectSystemQsys_SDRAM.v(328) " "Verilog HDL or VHDL warning at projectSystemQsys_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1701043831890 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projectSystemQsys_SDRAM.v(338) " "Verilog HDL or VHDL warning at projectSystemQsys_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1701043831890 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projectSystemQsys_SDRAM.v(682) " "Verilog HDL or VHDL warning at projectSystemQsys_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1701043831891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project_system " "Elaborating entity \"project_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701043832024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys projectSystemQsys:The_System " "Elaborating entity \"projectSystemQsys\" for hierarchy \"projectSystemQsys:The_System\"" {  } { { "project_system.v" "The_System" { Text "C:/eclipseFiles/178project/178-project/quartus_files/project_system.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_AV_Config projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config " "Elaborating entity \"projectSystemQsys_AV_Config\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "av_config" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_AV_Config.v" "AV_Config_Auto_Init" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_AV_Config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701043832095 "|project_system|projectSystemQsys:The_System|projectSystemQsys_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de2_115 projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de2_115\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_AV_Config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Audio_ROM" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de2_115:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "Auto_Init_Video_ROM" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_AV_Config.v" "Serial_Bus_Controller" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_AV_Config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701043832126 "|project_system|projectSystemQsys:The_System|projectSystemQsys_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701043832139 "|project_system|projectSystemQsys:The_System|projectSystemQsys_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Audio_Subsystem projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem " "Elaborating entity \"projectSystemQsys_Audio_Subsystem\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "audio_subsystem" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Audio_Subsystem_Audio projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio " "Elaborating entity \"projectSystemQsys_Audio_Subsystem_Audio\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem.v" "audio" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio.v" "Bit_Clock_Edges" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio.v" "Audio_In_Deserializer" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832317 ""}  } { { "projectSystemQsys/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043832317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_n441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_n441 " "Found entity 1: scfifo_n441" {  } { { "db/scfifo_n441.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/scfifo_n441.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043832349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043832349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_n441 projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated " "Elaborating entity \"scfifo_n441\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_as31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_as31 " "Found entity 1: a_dpfifo_as31" {  } { { "db/a_dpfifo_as31.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/a_dpfifo_as31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043832364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043832364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_as31 projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo " "Elaborating entity \"a_dpfifo_as31\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\"" {  } { { "db/scfifo_n441.tdf" "dpfifo" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/scfifo_n441.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altsyncram_7tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043832402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043832402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|altsyncram_7tb1:FIFOram\"" {  } { { "db/a_dpfifo_as31.tdf" "FIFOram" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/a_dpfifo_as31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043832444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043832444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_as31.tdf" "almost_full_comparer" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/a_dpfifo_as31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_as31.tdf" "three_comparison" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/a_dpfifo_as31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043832484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043832484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_as31.tdf" "rd_ptr_msb" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/a_dpfifo_as31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043832519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043832519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_as31.tdf" "usedw_counter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/a_dpfifo_as31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043832556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043832556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_n441:auto_generated\|a_dpfifo_as31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_as31.tdf" "wr_ptr" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/a_dpfifo_as31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio.v" "Audio_Out_Serializer" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Audio_Subsystem_Audio_PLL projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll " "Elaborating entity \"projectSystemQsys_Audio_Subsystem_Audio_PLL\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem.v" "audio_pll" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio_PLL.v" "audio_pll" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio_PLL.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 297 " "Parameter \"clk0_divide_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 73 " "Parameter \"clk0_multiply_by\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043832959 ""}  } { { "projectSystemQsys/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043832959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dkb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dkb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dkb2 " "Found entity 1: altpll_dkb2" {  } { { "db/altpll_dkb2.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altpll_dkb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043832994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043832994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dkb2 projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated " "Elaborating entity \"altpll_dkb2\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043832995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio_PLL.v" "reset_from_locked" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio_PLL.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem.v" "rst_controller" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Char_LCD_16x2 projectSystemQsys:The_System\|projectSystemQsys_Char_LCD_16x2:char_lcd_16x2 " "Elaborating entity \"projectSystemQsys_Char_LCD_16x2\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Char_LCD_16x2:char_lcd_16x2\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "char_lcd_16x2" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_communication projectSystemQsys:The_System\|projectSystemQsys_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_communication:Char_LCD_Comm " "Elaborating entity \"altera_up_character_lcd_communication\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_communication:Char_LCD_Comm\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Char_LCD_16x2.v" "Char_LCD_Comm" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Char_LCD_16x2.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_character_lcd_initialization projectSystemQsys:The_System\|projectSystemQsys_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_initialization:Char_LCD_Init " "Elaborating entity \"altera_up_character_lcd_initialization\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Char_LCD_16x2:char_lcd_16x2\|altera_up_character_lcd_initialization:Char_LCD_Init\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Char_LCD_16x2.v" "Char_LCD_Init" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Char_LCD_16x2.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Expansion_JP5 projectSystemQsys:The_System\|projectSystemQsys_Expansion_JP5:expansion_jp5 " "Elaborating entity \"projectSystemQsys_Expansion_JP5\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Expansion_JP5:expansion_jp5\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "expansion_jp5" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Green_LEDs projectSystemQsys:The_System\|projectSystemQsys_Green_LEDs:green_leds " "Elaborating entity \"projectSystemQsys_Green_LEDs\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Green_LEDs:green_leds\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "green_leds" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Interval_Timer projectSystemQsys:The_System\|projectSystemQsys_Interval_Timer:interval_timer " "Elaborating entity \"projectSystemQsys_Interval_Timer\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Interval_Timer:interval_timer\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "interval_timer" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_JTAG_UART projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart " "Elaborating entity \"projectSystemQsys_JTAG_UART\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "jtag_uart" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_JTAG_UART_scfifo_w projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w " "Elaborating entity \"projectSystemQsys_JTAG_UART_scfifo_w\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "the_projectSystemQsys_JTAG_UART_scfifo_w" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "wfifo" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833213 ""}  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043833213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043833246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043833246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043833260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043833260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043833274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043833274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043833309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043833309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043833350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043833350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043833391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043833391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_w:the_projectSystemQsys_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_JTAG_UART_scfifo_r projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_r:the_projectSystemQsys_JTAG_UART_scfifo_r " "Elaborating entity \"projectSystemQsys_JTAG_UART_scfifo_r\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|projectSystemQsys_JTAG_UART_scfifo_r:the_projectSystemQsys_JTAG_UART_scfifo_r\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "the_projectSystemQsys_JTAG_UART_scfifo_r" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "projectSystemQsys_JTAG_UART_alt_jtag_atlantic" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833600 ""}  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043833600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_UART:jtag_uart\|alt_jtag_atlantic:projectSystemQsys_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_JTAG_to_FPGA_Bridge projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"projectSystemQsys_JTAG_to_FPGA_Bridge\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "jtag_to_fpga_bridge" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833718 ""}  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043833718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "projectSystemQsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833935 ""}  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043833935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043833985 ""}  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043833985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043833995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" "timing_adt" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701043834059 "|project_system|projectSystemQsys:The_System|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|projectSystemQsys_JTAG_to_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" "fifo" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" "b2p" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" "p2b" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" "transacto" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" "b2p_adapter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834135 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701043834136 "|project_system|projectSystemQsys:The_System|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701043834136 "|project_system|projectSystemQsys:The_System|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|projectSystemQsys_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_JTAG_to_FPGA_Bridge_p2b_adapter projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|projectSystemQsys_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"projectSystemQsys_JTAG_to_FPGA_Bridge_p2b_adapter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|projectSystemQsys_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" "p2b_adapter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_to_FPGA_Bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2 projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2 " "Elaborating entity \"projectSystemQsys_Nios2\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "nios2" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu " "Elaborating entity \"projectSystemQsys_Nios2_cpu\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2.v" "cpu" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_test_bench projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_test_bench:the_projectSystemQsys_Nios2_cpu_test_bench " "Elaborating entity \"projectSystemQsys_Nios2_cpu_test_bench\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_test_bench:the_projectSystemQsys_Nios2_cpu_test_bench\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_test_bench" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 6215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_ic_data_module projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_ic_data_module:projectSystemQsys_Nios2_cpu_ic_data " "Elaborating entity \"projectSystemQsys_Nios2_cpu_ic_data_module\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_ic_data_module:projectSystemQsys_Nios2_cpu_ic_data\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "projectSystemQsys_Nios2_cpu_ic_data" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 7217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_ic_data_module:projectSystemQsys_Nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_ic_data_module:projectSystemQsys_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_altsyncram" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043834547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043834547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_ic_data_module:projectSystemQsys_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_ic_data_module:projectSystemQsys_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_ic_tag_module projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_ic_tag_module:projectSystemQsys_Nios2_cpu_ic_tag " "Elaborating entity \"projectSystemQsys_Nios2_cpu_ic_tag_module\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_ic_tag_module:projectSystemQsys_Nios2_cpu_ic_tag\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "projectSystemQsys_Nios2_cpu_ic_tag" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 7283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_ic_tag_module:projectSystemQsys_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_ic_tag_module:projectSystemQsys_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_altsyncram" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bad1 " "Found entity 1: altsyncram_bad1" {  } { { "db/altsyncram_bad1.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altsyncram_bad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043834635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043834635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bad1 projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_ic_tag_module:projectSystemQsys_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated " "Elaborating entity \"altsyncram_bad1\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_ic_tag_module:projectSystemQsys_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_bht_module projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_bht_module:projectSystemQsys_Nios2_cpu_bht " "Elaborating entity \"projectSystemQsys_Nios2_cpu_bht_module\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_bht_module:projectSystemQsys_Nios2_cpu_bht\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "projectSystemQsys_Nios2_cpu_bht" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 7481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_bht_module:projectSystemQsys_Nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_bht_module:projectSystemQsys_Nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_altsyncram" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043834714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043834714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_bht_module:projectSystemQsys_Nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_bht_module:projectSystemQsys_Nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_register_bank_a_module projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_register_bank_a_module:projectSystemQsys_Nios2_cpu_register_bank_a " "Elaborating entity \"projectSystemQsys_Nios2_cpu_register_bank_a_module\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_register_bank_a_module:projectSystemQsys_Nios2_cpu_register_bank_a\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "projectSystemQsys_Nios2_cpu_register_bank_a" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 8439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_register_bank_a_module:projectSystemQsys_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_register_bank_a_module:projectSystemQsys_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_altsyncram" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043834793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043834793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_register_bank_a_module:projectSystemQsys_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_register_bank_a_module:projectSystemQsys_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_register_bank_b_module projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_register_bank_b_module:projectSystemQsys_Nios2_cpu_register_bank_b " "Elaborating entity \"projectSystemQsys_Nios2_cpu_register_bank_b_module\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_register_bank_b_module:projectSystemQsys_Nios2_cpu_register_bank_b\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "projectSystemQsys_Nios2_cpu_register_bank_b" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 8457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_mult_cell projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell " "Elaborating entity \"projectSystemQsys_Nios2_cpu_mult_cell\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_mult_cell" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 9076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_mult_cell.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_udu2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_udu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_udu2 " "Found entity 1: altera_mult_add_udu2" {  } { { "db/altera_mult_add_udu2.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altera_mult_add_udu2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043834902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043834902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_udu2 projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated " "Elaborating entity \"altera_mult_add_udu2\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_udu2.v" "altera_mult_add_rtl1" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altera_mult_add_udu2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043834998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_mult_cell.v" "the_altmult_add_p2" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_mult_cell.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_eou2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_eou2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_eou2 " "Found entity 1: altera_mult_add_eou2" {  } { { "db/altera_mult_add_eou2.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altera_mult_add_eou2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043835409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043835409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_eou2 projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated " "Elaborating entity \"altera_mult_add_eou2\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_eou2.v" "altera_mult_add_rtl1" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altera_mult_add_eou2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\"" {  } { { "altera_mult_add_rtl.v" "datab_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_b_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3 " "Elaborating entity \"altera_mult_add\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_mult_cell.v" "the_altmult_add_p3" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_mult_cell.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_dou2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_dou2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_dou2 " "Found entity 1: altera_mult_add_dou2" {  } { { "db/altera_mult_add_dou2.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altera_mult_add_dou2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043835844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043835844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_dou2 projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated " "Elaborating entity \"altera_mult_add_dou2\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_dou2.v" "altera_mult_add_rtl1" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altera_mult_add_dou2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043835993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4 " "Elaborating entity \"altera_mult_add\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_mult_cell.v" "the_altmult_add_p4" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_mult_cell.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_t2v2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_t2v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_t2v2 " "Found entity 1: altera_mult_add_t2v2" {  } { { "db/altera_mult_add_t2v2.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altera_mult_add_t2v2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043836246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043836246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_t2v2 projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated " "Elaborating entity \"altera_mult_add_t2v2\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_t2v2.v" "altera_mult_add_rtl1" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altera_mult_add_t2v2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 9744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_debug projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_debug:the_projectSystemQsys_Nios2_cpu_nios2_oci_debug " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_debug\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_debug:the_projectSystemQsys_Nios2_cpu_nios2_oci_debug\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci_debug" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_debug:the_projectSystemQsys_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_debug:the_projectSystemQsys_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_break projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_break:the_projectSystemQsys_Nios2_cpu_nios2_oci_break " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_break\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_break:the_projectSystemQsys_Nios2_cpu_nios2_oci_break\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci_break" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_xbrk projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_xbrk:the_projectSystemQsys_Nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_xbrk\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_xbrk:the_projectSystemQsys_Nios2_cpu_nios2_oci_xbrk\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci_xbrk" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_dbrk projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_dbrk:the_projectSystemQsys_Nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_dbrk\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_dbrk:the_projectSystemQsys_Nios2_cpu_nios2_oci_dbrk\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci_dbrk" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_match_single projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_dbrk:the_projectSystemQsys_Nios2_cpu_nios2_oci_dbrk\|projectSystemQsys_Nios2_cpu_nios2_oci_match_single:projectSystemQsys_Nios2_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_match_single\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_dbrk:the_projectSystemQsys_Nios2_cpu_nios2_oci_dbrk\|projectSystemQsys_Nios2_cpu_nios2_oci_match_single:projectSystemQsys_Nios2_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "projectSystemQsys_Nios2_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 1430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_match_paired projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_dbrk:the_projectSystemQsys_Nios2_cpu_nios2_oci_dbrk\|projectSystemQsys_Nios2_cpu_nios2_oci_match_paired:projectSystemQsys_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_match_paired\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_dbrk:the_projectSystemQsys_Nios2_cpu_nios2_oci_dbrk\|projectSystemQsys_Nios2_cpu_nios2_oci_match_paired:projectSystemQsys_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "projectSystemQsys_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_itrace projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_itrace:the_projectSystemQsys_Nios2_cpu_nios2_oci_itrace " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_itrace\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_itrace:the_projectSystemQsys_Nios2_cpu_nios2_oci_itrace\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci_itrace" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_dtrace projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_dtrace:the_projectSystemQsys_Nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_dtrace\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_dtrace:the_projectSystemQsys_Nios2_cpu_nios2_oci_dtrace\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci_dtrace" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043836979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_td_mode projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_dtrace:the_projectSystemQsys_Nios2_cpu_nios2_oci_dtrace\|projectSystemQsys_Nios2_cpu_nios2_oci_td_mode:projectSystemQsys_Nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_td_mode\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_dtrace:the_projectSystemQsys_Nios2_cpu_nios2_oci_dtrace\|projectSystemQsys_Nios2_cpu_nios2_oci_td_mode:projectSystemQsys_Nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "projectSystemQsys_Nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_fifo projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_fifo:the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_fifo\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_fifo:the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_compute_input_tm_cnt projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_fifo:the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo\|projectSystemQsys_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_projectSystemQsys_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_fifo:the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo\|projectSystemQsys_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_projectSystemQsys_Nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_fifo_wrptr_inc projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_fifo:the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo\|projectSystemQsys_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_fifo:the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo\|projectSystemQsys_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_fifo_cnt_inc projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_fifo:the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo\|projectSystemQsys_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_fifo:the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo\|projectSystemQsys_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_pib projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_pib:the_projectSystemQsys_Nios2_cpu_nios2_oci_pib " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_pib\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_pib:the_projectSystemQsys_Nios2_cpu_nios2_oci_pib\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci_pib" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_oci_im projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_im:the_projectSystemQsys_Nios2_cpu_nios2_oci_im " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_oci_im\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_im:the_projectSystemQsys_Nios2_cpu_nios2_oci_im\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci_im" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component_module projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_im:the_projectSystemQsys_Nios2_cpu_nios2_oci_im\|projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component_module:projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_im:the_projectSystemQsys_Nios2_cpu_nios2_oci_im\|projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component_module:projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_im:the_projectSystemQsys_Nios2_cpu_nios2_oci_im\|projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component_module:projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_im:the_projectSystemQsys_Nios2_cpu_nios2_oci_im\|projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component_module:projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_altsyncram" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mc1 " "Found entity 1: altsyncram_7mc1" {  } { { "db/altsyncram_7mc1.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altsyncram_7mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043837257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043837257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7mc1 projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_im:the_projectSystemQsys_Nios2_cpu_nios2_oci_im\|projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component_module:projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated " "Elaborating entity \"altsyncram_7mc1\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_oci_im:the_projectSystemQsys_Nios2_cpu_nios2_oci_im\|projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component_module:projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_avalon_reg projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_avalon_reg:the_projectSystemQsys_Nios2_cpu_nios2_avalon_reg " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_avalon_reg\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_avalon_reg:the_projectSystemQsys_Nios2_cpu_nios2_avalon_reg\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_avalon_reg" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_nios2_ocimem projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_ocimem:the_projectSystemQsys_Nios2_cpu_nios2_ocimem " "Elaborating entity \"projectSystemQsys_Nios2_cpu_nios2_ocimem\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_ocimem:the_projectSystemQsys_Nios2_cpu_nios2_ocimem\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_ocimem" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_ociram_sp_ram_module projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_ocimem:the_projectSystemQsys_Nios2_cpu_nios2_ocimem\|projectSystemQsys_Nios2_cpu_ociram_sp_ram_module:projectSystemQsys_Nios2_cpu_ociram_sp_ram " "Elaborating entity \"projectSystemQsys_Nios2_cpu_ociram_sp_ram_module\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_ocimem:the_projectSystemQsys_Nios2_cpu_nios2_ocimem\|projectSystemQsys_Nios2_cpu_ociram_sp_ram_module:projectSystemQsys_Nios2_cpu_ociram_sp_ram\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "projectSystemQsys_Nios2_cpu_ociram_sp_ram" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_ocimem:the_projectSystemQsys_Nios2_cpu_nios2_ocimem\|projectSystemQsys_Nios2_cpu_ociram_sp_ram_module:projectSystemQsys_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_ocimem:the_projectSystemQsys_Nios2_cpu_nios2_ocimem\|projectSystemQsys_Nios2_cpu_ociram_sp_ram_module:projectSystemQsys_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_altsyncram" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043837406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043837406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_ocimem:the_projectSystemQsys_Nios2_cpu_nios2_ocimem\|projectSystemQsys_Nios2_cpu_ociram_sp_ram_module:projectSystemQsys_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_nios2_ocimem:the_projectSystemQsys_Nios2_cpu_nios2_ocimem\|projectSystemQsys_Nios2_cpu_ociram_sp_ram_module:projectSystemQsys_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_debug_slave_wrapper projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper " "Elaborating entity \"projectSystemQsys_Nios2_cpu_debug_slave_wrapper\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_debug_slave_tck projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper\|projectSystemQsys_Nios2_cpu_debug_slave_tck:the_projectSystemQsys_Nios2_cpu_debug_slave_tck " "Elaborating entity \"projectSystemQsys_Nios2_cpu_debug_slave_tck\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper\|projectSystemQsys_Nios2_cpu_debug_slave_tck:the_projectSystemQsys_Nios2_cpu_debug_slave_tck\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_wrapper.v" "the_projectSystemQsys_Nios2_cpu_debug_slave_tck" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Nios2_cpu_debug_slave_sysclk projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper\|projectSystemQsys_Nios2_cpu_debug_slave_sysclk:the_projectSystemQsys_Nios2_cpu_debug_slave_sysclk " "Elaborating entity \"projectSystemQsys_Nios2_cpu_debug_slave_sysclk\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper\|projectSystemQsys_Nios2_cpu_debug_slave_sysclk:the_projectSystemQsys_Nios2_cpu_debug_slave_sysclk\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_wrapper.v" "the_projectSystemQsys_Nios2_cpu_debug_slave_sysclk" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:projectSystemQsys_Nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:projectSystemQsys_Nios2_cpu_debug_slave_phy\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_wrapper.v" "projectSystemQsys_Nios2_cpu_debug_slave_phy" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:projectSystemQsys_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:projectSystemQsys_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:projectSystemQsys_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:projectSystemQsys_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:projectSystemQsys_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci\|projectSystemQsys_Nios2_cpu_debug_slave_wrapper:the_projectSystemQsys_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:projectSystemQsys_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Red_LEDs projectSystemQsys:The_System\|projectSystemQsys_Red_LEDs:red_leds " "Elaborating entity \"projectSystemQsys_Red_LEDs\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Red_LEDs:red_leds\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "red_leds" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_SDRAM projectSystemQsys:The_System\|projectSystemQsys_SDRAM:sdram " "Elaborating entity \"projectSystemQsys_SDRAM\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_SDRAM:sdram\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "sdram" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_SDRAM_input_efifo_module projectSystemQsys:The_System\|projectSystemQsys_SDRAM:sdram\|projectSystemQsys_SDRAM_input_efifo_module:the_projectSystemQsys_SDRAM_input_efifo_module " "Elaborating entity \"projectSystemQsys_SDRAM_input_efifo_module\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_SDRAM:sdram\|projectSystemQsys_SDRAM_input_efifo_module:the_projectSystemQsys_SDRAM_input_efifo_module\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" "the_projectSystemQsys_SDRAM_input_efifo_module" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "sd_card" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837784 ""}  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043837784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr92 " "Found entity 1: altsyncram_pr92" {  } { { "db/altsyncram_pr92.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altsyncram_pr92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043837818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043837818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr92 projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated " "Elaborating entity \"altsyncram_pr92\" for hierarchy \"projectSystemQsys:The_System\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837819 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/eclipseFiles/178project/178-project/quartus_files/initial_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/eclipseFiles/178project/178-project/quartus_files/initial_data.mif -- setting all initial values to 0" {  } { { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1701043837821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_SRAM projectSystemQsys:The_System\|projectSystemQsys_SRAM:sram " "Elaborating entity \"projectSystemQsys_SRAM\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_SRAM:sram\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "sram" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_Slider_Switches projectSystemQsys:The_System\|projectSystemQsys_Slider_Switches:slider_switches " "Elaborating entity \"projectSystemQsys_Slider_Switches\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_Slider_Switches:slider_switches\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "slider_switches" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_System_PLL projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll " "Elaborating entity \"projectSystemQsys_System_PLL\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "system_pll" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll\|altera_up_altpll:sys_pll\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_System_PLL.v" "sys_pll" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_System_PLL.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043837870 ""}  } { { "projectSystemQsys/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043837870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043837904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043837904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_keys projectSystemQsys:The_System\|projectSystemQsys_keys:keys " "Elaborating entity \"projectSystemQsys_keys\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_keys:keys\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "keys" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_seven_seg_0 projectSystemQsys:The_System\|projectSystemQsys_seven_seg_0:seven_seg_0 " "Elaborating entity \"projectSystemQsys_seven_seg_0\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_seven_seg_0:seven_seg_0\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "seven_seg_0" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "mm_interconnect_0" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043837945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_translator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 2105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "audio_subsystem_audio_slave_translator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "av_config_avalon_av_config_slave_translator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:char_lcd_16x2_avalon_lcd_slave_translator\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "char_lcd_16x2_avalon_lcd_slave_translator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 2361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_card_avalon_sdcard_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_card_avalon_sdcard_slave_translator\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "sd_card_avalon_sdcard_slave_translator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 2425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "sram_avalon_sram_slave_translator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 2489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 2617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:red_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:red_leds_s1_translator\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "red_leds_s1_translator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 3001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 3658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_agent" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 3739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 3820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "audio_subsystem_audio_slave_agent" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 3904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:audio_subsystem_audio_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:audio_subsystem_audio_slave_agent_rsp_fifo\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "audio_subsystem_audio_slave_agent_rsp_fifo" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 3945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_agent\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "char_lcd_16x2_avalon_lcd_slave_agent" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:char_lcd_16x2_avalon_lcd_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_agent_rsp_fifo\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "char_lcd_16x2_avalon_lcd_slave_agent_rsp_fifo" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "sram_avalon_sram_slave_agent" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 4529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "sram_avalon_sram_slave_agent_rsp_fifo" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 4570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "sram_avalon_sram_slave_agent_rdata_fifo" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 4611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 4861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043838976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router:router " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router:router\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "router" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 6752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_default_decode projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router:router\|projectSystemQsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_default_decode\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router:router\|projectSystemQsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_001 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_001\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_001:router_001\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "router_001" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 6768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_001_default_decode projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_001:router_001\|projectSystemQsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_001:router_001\|projectSystemQsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_001.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_002 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_002\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_002:router_002\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "router_002" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 6784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_002_default_decode projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_002:router_002\|projectSystemQsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_002:router_002\|projectSystemQsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_003 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_003\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_003:router_003\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "router_003" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 6800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_003_default_decode projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_003:router_003\|projectSystemQsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_003:router_003\|projectSystemQsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_006 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_006\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_006:router_006\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "router_006" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 6848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_006_default_decode projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_006:router_006\|projectSystemQsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_006:router_006\|projectSystemQsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_008 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_008\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_008:router_008\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "router_008" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 6880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_008_default_decode projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_008:router_008\|projectSystemQsys_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_008_default_decode\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_008:router_008\|projectSystemQsys_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_009 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_009\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_009:router_009\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "router_009" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 6896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_009_default_decode projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_009:router_009\|projectSystemQsys_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_009_default_decode\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_009:router_009\|projectSystemQsys_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_010 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_010\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_010:router_010\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "router_010" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 6912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_router_010_default_decode projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_010:router_010\|projectSystemQsys_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_router_010_default_decode\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_router_010:router_010\|projectSystemQsys_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_router_010.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_limiter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 7202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_lcd_16x2_avalon_lcd_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_lcd_16x2_avalon_lcd_slave_burst_adapter\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "char_lcd_16x2_avalon_lcd_slave_burst_adapter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 7302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_lcd_16x2_avalon_lcd_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:char_lcd_16x2_avalon_lcd_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "sram_avalon_sram_slave_burst_adapter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 7352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_cmd_demux projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_cmd_demux\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 7501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_cmd_demux_001 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 7644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_cmd_demux_002 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_cmd_demux_002\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 7673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_cmd_mux projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_cmd_mux\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 7696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_cmd_mux_005 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_cmd_mux_005\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 7817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_cmd_mux_005.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_rsp_demux projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_rsp_demux\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 8237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_rsp_demux_005 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_rsp_demux_005\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 8358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_rsp_mux projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_rsp_mux\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 8904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux.sv" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_rsp_mux_001 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 9047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux_001.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_rsp_mux_002 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_rsp_mux_002\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 9076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_rsp_width_adapter\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "char_lcd_16x2_avalon_lcd_slave_rsp_width_adapter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 9142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043839998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701043840004 "|project_system|projectSystemQsys:The_System|projectSystemQsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701043840005 "|project_system|projectSystemQsys:The_System|projectSystemQsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701043840005 "|project_system|projectSystemQsys:The_System|projectSystemQsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "sram_avalon_sram_slave_rsp_width_adapter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 9208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043840034 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701043840040 "|project_system|projectSystemQsys:The_System|projectSystemQsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701043840041 "|project_system|projectSystemQsys:The_System|projectSystemQsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701043840041 "|project_system|projectSystemQsys:The_System|projectSystemQsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_avalon_sram_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:char_lcd_16x2_avalon_lcd_slave_cmd_width_adapter\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "char_lcd_16x2_avalon_lcd_slave_cmd_width_adapter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 9274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043840070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_avalon_sram_slave_cmd_width_adapter\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "sram_avalon_sram_slave_cmd_width_adapter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 9340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043840094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_avalon_st_adapter projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 9369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043840117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043840124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 9456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043840139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043840146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0.v" 9514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043840156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_mm_interconnect_0:mm_interconnect_0\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043840163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projectSystemQsys_irq_mapper projectSystemQsys:The_System\|projectSystemQsys_irq_mapper:irq_mapper " "Elaborating entity \"projectSystemQsys_irq_mapper\" for hierarchy \"projectSystemQsys:The_System\|projectSystemQsys_irq_mapper:irq_mapper\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "irq_mapper" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043840246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller projectSystemQsys:The_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"projectSystemQsys:The_System\|altera_reset_controller:rst_controller_001\"" {  } { { "projectSystemQsys/synthesis/projectSystemQsys.v" "rst_controller_001" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043840259 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "projectSystemQsys/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1701043842642 "|project_system|projectSystemQsys:The_System|projectSystemQsys_System_PLL:system_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component 17 7 " "Port \"rdaddress\" on the entity instantiation of \"projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2882 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701043842654 "|project_system|projectSystemQsys:The_System|projectSystemQsys_Nios2:nios2|projectSystemQsys_Nios2_cpu:cpu|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci|projectSystemQsys_Nios2_cpu_nios2_oci_im:the_projectSystemQsys_Nios2_cpu_nios2_oci_im|projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component_module:projectSystemQsys_Nios2_cpu_traceram_lpm_dram_sdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_projectSystemQsys_Nios2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_projectSystemQsys_Nios2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "the_projectSystemQsys_Nios2_cpu_nios2_oci_itrace" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 3613 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701043842656 "|project_system|projectSystemQsys:The_System|projectSystemQsys_Nios2:nios2|projectSystemQsys_Nios2_cpu:cpu|projectSystemQsys_Nios2_cpu_nios2_oci:the_projectSystemQsys_Nios2_cpu_nios2_oci|projectSystemQsys_Nios2_cpu_nios2_oci_itrace:the_projectSystemQsys_Nios2_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "projectSystemQsys/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1701043842738 "|project_system|projectSystemQsys:The_System|projectSystemQsys_Audio_Subsystem:audio_subsystem|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701043843560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.26.16:10:45 Progress: Loading sld1150dce6/alt_sld_fab_wrapper_hw.tcl " "2023.11.26.16:10:45 Progress: Loading sld1150dce6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043845689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043847748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043847844 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043851248 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043851304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043851371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043851448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043851453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043851454 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701043852109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1150dce6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1150dce6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1150dce6/alt_sld_fab.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/ip/sld1150dce6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043852256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043852256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043852326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043852326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043852336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043852336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043852372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043852372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043852429 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043852429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043852429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/ip/sld1150dce6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043852470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043852470 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701043861769 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701043861769 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701043861769 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701043861771 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701043861771 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701043861771 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701043861771 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701043861771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043861793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"projectSystemQsys:The_System\|projectSystemQsys_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861793 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043861793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altsyncram_0qg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043861830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043861830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043861869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861870 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043861870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701043861904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043861904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043861920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861921 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043861921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043861933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861933 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043861933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043861948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"projectSystemQsys:The_System\|projectSystemQsys_Nios2:nios2\|projectSystemQsys_Nios2_cpu:cpu\|projectSystemQsys_Nios2_cpu_mult_cell:the_projectSystemQsys_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701043861948 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701043861948 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1701043862722 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1701043862722 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1701043862781 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1701043862781 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1701043862781 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1701043862781 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1701043862781 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701043862809 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "project_system.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/project_system.v" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701043862992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "project_system.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/project_system.v" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701043862992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "project_system.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/project_system.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701043862992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "project_system.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/project_system.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701043862992 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "project_system.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/project_system.v" 149 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1701043862992 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1701043862992 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" 442 -1 0 } } { "projectSystemQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" 356 -1 0 } } { "projectSystemQsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_SDRAM.v" 306 -1 0 } } { "projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 352 -1 0 } } { "projectSystemQsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 7877 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 398 -1 0 } } { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 274 -1 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_JTAG_UART.v" 398 -1 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 2989 -1 0 } } { "projectSystemQsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 333 -1 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 6139 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 4340 -1 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Interval_Timer.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Interval_Timer.v" 176 -1 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Interval_Timer.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Interval_Timer.v" 167 -1 0 } } { "projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 90 -1 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Nios2_cpu.v" 6079 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701043863038 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701043863038 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "project_system.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/project_system.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701043866904 "|project_system|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701043866904 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043867408 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "317 " "317 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701043872310 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043872641 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Computer 562 " "Ignored 562 assignments for entity \"DE2_115_Computer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_INPUT_REGISTER ON -to * -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name FAST_INPUT_REGISTER ON -to * -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to * -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to * -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX0 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX0 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX1 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX1 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX2 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX2 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to HEX3\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to KEY -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to KEY -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to SW -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE \"0 MHz\" -to SW -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name TSU_REQUIREMENT \"10 ns\" -from * -to * -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name TSU_REQUIREMENT \"10 ns\" -from * -to * -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[16\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[16\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[17\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[17\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[18\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[18\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[19\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[19\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[20\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[20\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[21\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[21\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[22\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[22\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[23\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[23\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[24\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[24\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[25\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[25\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[26\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[26\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[27\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[27\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[28\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[28\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[29\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[29\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[30\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[30\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[31\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[31\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SCLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SCLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SDAT -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EEP_I2C_SDAT -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_GTX_CLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_GTX_CLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_INT_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_INT_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET0_LINK100 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET0_LINK100 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDC -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDC -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDIO -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_MDIO -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RESET_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RESET_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_COL -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_COL -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CRS -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_CRS -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DATA\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DV -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_DV -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_ER -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_RX_ER -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_CLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_CLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_DATA\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_EN -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_EN -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_ER -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET0_TX_ER -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_GTX_CLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_GTX_CLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_INT_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_INT_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET1_LINK100 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ENET1_LINK100 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDC -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDC -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDIO -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_MDIO -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RESET_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RESET_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_COL -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_COL -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CRS -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_CRS -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DATA\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DV -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_DV -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_ER -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_RX_ER -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_CLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_CLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_DATA\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_EN -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_EN -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_ER -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to ENET1_TX_ER -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to EXT_IO\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[10\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[10\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[11\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[11\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[12\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[12\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[13\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[13\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[14\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[14\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[15\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[15\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[16\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[16\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[17\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[17\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[18\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[18\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[19\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[19\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[20\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[20\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[21\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[21\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[22\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[22\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[9\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_ADDR\[9\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_CE_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_CE_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_DQ\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_OE_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_OE_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RESET_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RESET_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RY -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_RY -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WE_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WE_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WP_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FL_WP_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX0\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX1\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX2\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HEX3\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX6\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX7\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.0-V LVTTL\" -to HSMC_CLKIN0 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.0-V LVTTL\" -to HSMC_CLKIN0 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N1 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N1 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N2 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N2 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P1 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P1 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P2 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P2 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_CLKOUT0 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N1 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N1 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N2 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N2 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P1 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P1 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P2 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P2 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to HSMC_D\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[10\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[10\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[11\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[11\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[12\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[12\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[13\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[13\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[14\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[14\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[15\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[15\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[16\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[16\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[9\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N\[9\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[10\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[10\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[11\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[11\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[12\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[12\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[13\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[13\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[14\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[14\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[15\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[15\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[16\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[16\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[9\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P\[9\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[10\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[10\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[11\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[11\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[12\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[12\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[13\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[13\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[14\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[14\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[15\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[15\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[16\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[16\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[9\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N\[9\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[10\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[10\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[11\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[11\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[12\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[12\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[13\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[13\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[14\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[14\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[15\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[15\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[16\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[16\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[9\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P\[9\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SCLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SCLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SDAT -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to I2C_SDAT -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to KEY\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_BLON -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_BLON -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_DATA\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_EN -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_EN -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_ON -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_ON -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RS -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RS -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RW -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LCD_RW -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDG\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[10\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[10\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[11\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[11\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[12\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[12\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[13\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[13\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[14\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[14\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[15\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[15\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[16\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[16\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[17\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[17\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[9\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to LEDR\[9\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to NETCLK_25 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to NETCLK_25 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_ADDR\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_CS_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_CS_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DACK_N\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[10\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[10\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[11\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[11\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[12\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[12\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[13\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[13\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[14\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[14\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[15\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[15\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[9\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DATA\[9\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_DREQ\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_FSPEED -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_FSPEED -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_INT\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_LSPEED -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_LSPEED -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_OE_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_OE_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_RST_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_RST_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_WE_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to OTG_WE_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBCLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBCLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBDAT -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_KBDAT -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSCLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSCLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSDAT -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_MSDAT -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DAT\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_WP_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_WP_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKIN -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKIN -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKOUT -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SMA_CLKOUT -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[10\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[10\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[11\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[11\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[12\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[12\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[13\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[13\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[14\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[14\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[15\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[15\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[16\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[16\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[17\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[17\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[18\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[18\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[19\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[19\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[9\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_ADDR\[9\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_CE_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_CE_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[10\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[10\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[11\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[11\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[12\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[12\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[13\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[13\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[14\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[14\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[15\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[15\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[9\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_DQ\[9\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_LB_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_LB_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_OE_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_OE_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_UB_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_UB_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_WE_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SRAM_WE_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[10\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[10\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[11\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[11\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[12\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[12\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[13\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[13\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[14\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[14\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[15\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[15\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[16\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[16\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[17\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[17\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[8\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"2.5 V\" -to SW\[9\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_CTS -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_CTS -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RTS -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RTS -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RXD -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_RXD -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_TXD -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to UART_TXD -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE2_115_Computer " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE2_115_Computer was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Computer -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Computer -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Computer -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Computer -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Computer -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Computer -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Computer -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Computer -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Computer -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701043872911 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701043872911 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/eclipseFiles/178project/178-project/quartus_files/output_files/project_system.map.smsg " "Generated suppressed messages file C:/eclipseFiles/178project/178-project/quartus_files/output_files/project_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043873970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701043875712 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701043875712 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"projectSystemQsys:The_System\|projectSystemQsys_Audio_Subsystem:audio_subsystem\|projectSystemQsys_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_altpll:audio_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_dkb2:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/altpll_dkb2.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altpll_dkb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "projectSystemQsys/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio_PLL.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem_Audio_PLL.v" 34 0 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_Audio_Subsystem.v" 51 0 0 } } { "projectSystemQsys/synthesis/projectSystemQsys.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 259 0 0 } } { "project_system.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/project_system.v" 277 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1701043876030 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"projectSystemQsys:The_System\|projectSystemQsys_System_PLL:system_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "projectSystemQsys/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "projectSystemQsys/synthesis/submodules/projectSystemQsys_System_PLL.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/submodules/projectSystemQsys_System_PLL.v" 35 0 0 } } { "projectSystemQsys/synthesis/projectSystemQsys.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/projectSystemQsys/synthesis/projectSystemQsys.v" 468 0 0 } } { "project_system.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/project_system.v" 277 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1701043876030 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "project_system.v" "" { Text "C:/eclipseFiles/178project/178-project/quartus_files/project_system.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701043876446 "|project_system|CLOCK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701043876446 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13055 " "Implemented 13055 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701043876446 ""} { "Info" "ICUT_CUT_TM_OPINS" "143 " "Implemented 143 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701043876446 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "101 " "Implemented 101 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701043876446 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12428 " "Implemented 12428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701043876446 ""} { "Info" "ICUT_CUT_TM_RAMS" "343 " "Implemented 343 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701043876446 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701043876446 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701043876446 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701043876446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 606 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 606 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5211 " "Peak virtual memory: 5211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701043876572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 16:11:16 2023 " "Processing ended: Sun Nov 26 16:11:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701043876572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:07 " "Elapsed time: 00:02:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701043876572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701043876572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701043876572 ""}
