// Seed: 3103767340
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout supply0 id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1'b0;
  always begin : LABEL_0
    $signed(39);
    ;
  end
  logic id_9;
  ;
  assign id_3 = -1 << 1'd0;
  wire id_10;
endmodule
module module_1 #(
    parameter id_8 = 32'd82
) (
    output uwire id_0,
    input wire id_1,
    input tri id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input wor _id_8,
    output wire id_9,
    output tri1 id_10,
    input supply1 id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14
);
  wire [id_8 : -1] id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
