// Seed: 3226450402
module module_0;
  logic id_1;
  assign module_3.id_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wor  id_1
);
  module_0 modCall_1 ();
  wire [1 : 1  ==  -1] id_3;
endmodule
module module_2 (
    input tri1 id_0,
    output logic id_1,
    input tri id_2,
    input supply1 id_3
    , id_6,
    output tri0 id_4
);
  always @(-1) id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_1 = 32'd49
) (
    input tri1 id_0,
    input uwire _id_1,
    output wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    output wor id_7
);
  wire [id_1 : 1] id_9;
  module_0 modCall_1 ();
endmodule
