
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003578                       # Number of seconds simulated
sim_ticks                                  3577572500                       # Number of ticks simulated
final_tick                                 3577572500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34585                       # Simulator instruction rate (inst/s)
host_op_rate                                    52119                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              247458921                       # Simulator tick rate (ticks/s)
host_mem_usage                                 827780                       # Number of bytes of host memory used
host_seconds                                    14.46                       # Real time elapsed on the host
sim_insts                                      500001                       # Number of instructions simulated
sim_ops                                        753497                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           13072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          253136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             266208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        13072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         13072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       212592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          212592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            31642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         26574                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26574                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3653874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           70756358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              74410232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3653874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3653874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        59423534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59423534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        59423534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3653874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          70756358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            133833766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       33276                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26574                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33276                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26574                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2129664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1699008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  266208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               212592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1656                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3575057500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                 33276                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                26574                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   33273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    470.366183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   434.705342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   133.150599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          340      4.18%      4.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          349      4.29%      8.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          354      4.35%     12.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          442      5.43%     18.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6533     80.28%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.09%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      0.26%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      0.16%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           79      0.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8138                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.041063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.091143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    163.045571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1655     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1656                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.030797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.028252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.302487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1639     98.97%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      1.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1656                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    280203000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               904128000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  166380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8420.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27170.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       595.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       474.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     74.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    28708                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22975                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      59733.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 30723840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16764000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               130439400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               86002560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            233429040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2233541295                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            185242500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2916142635                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            815.898509                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    295776750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     119340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3159045750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30799440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16805250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               129012000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               86022000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            233429040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2237404185                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            181854000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2915325915                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            815.670001                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    289943000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     119340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3164879500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   46                       # Number of system calls
system.cpu.numCycles                          7155145                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      500001                       # Number of instructions committed
system.cpu.committedOps                        753497                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                753236                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    457                       # Number of float alu accesses
system.cpu.num_func_calls                         315                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        31982                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       753236                       # number of integer instructions
system.cpu.num_fp_insts                           457                       # number of float instructions
system.cpu.num_int_register_reads             1566321                       # number of times the integer registers were read
system.cpu.num_int_register_writes             657891                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                  639                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 247                       # number of times the floating registers were written
system.cpu.num_cc_register_reads               192900                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              435651                       # number of times the CC registers were written
system.cpu.num_mem_refs                        249048                       # number of memory refs
system.cpu.num_load_insts                      186123                       # Number of load instructions
system.cpu.num_store_insts                      62925                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    7155145                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                             32407                       # Number of branches fetched
system.cpu.op_class::No_OpClass                    35      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                    504136     66.91%     66.91% # Class of executed instruction
system.cpu.op_class::IntMult                        8      0.00%     66.91% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     66.92% # Class of executed instruction
system.cpu.op_class::FloatAdd                     242      0.03%     66.95% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.95% # Class of executed instruction
system.cpu.op_class::MemRead                   186123     24.70%     91.65% # Class of executed instruction
system.cpu.op_class::MemWrite                   62925      8.35%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     753497                       # Class of executed instruction
system.cpu.dcache.tags.replacements             30667                       # number of replacements
system.cpu.dcache.tags.tagsinuse           940.785957                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              217430                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31642                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.871563                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   940.785957                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.114842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.114842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          975                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          903                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.119019                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1027930                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1027930                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       185889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          185889                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        30948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          30948                       # number of WriteReq hits
system.cpu.dcache.WriteLineReq_hits::cpu.data          593                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          593                       # number of WriteLineReq hits
system.cpu.dcache.demand_hits::cpu.data        216837                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           216837                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       216837                       # number of overall hits
system.cpu.dcache.overall_hits::total          216837                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        30765                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30765                       # number of WriteReq misses
system.cpu.dcache.WriteLineReq_misses::cpu.data          623                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          623                       # number of WriteLineReq misses
system.cpu.dcache.demand_misses::cpu.data        31019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31019                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        31019                       # number of overall misses
system.cpu.dcache.overall_misses::total         31019                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     20849000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20849000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2454801500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2454801500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::cpu.data     46410000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     46410000                       # number of WriteLineReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2475650500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2475650500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2475650500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2475650500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       186143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       186143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        61713                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61713                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::cpu.data         1216                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1216                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       247856                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       247856                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       247856                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       247856                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001365                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.498517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.498517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::cpu.data     0.512336                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.512336                       # miss rate for WriteLineReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.125149                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.125149                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.125149                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.125149                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 82082.677165                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82082.677165                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 79792.020153                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79792.020153                       # average WriteReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 74494.382022                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 74494.382022                       # average WriteLineReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79810.777266                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79810.777266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79810.777266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79810.777266                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        30665                       # number of writebacks
system.cpu.dcache.writebacks::total             30665                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          254                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        30765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data          623                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          623                       # number of WriteLineReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        31019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        31019                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31019                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     20595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2424036500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2424036500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data     45787000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     45787000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2444631500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2444631500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2444631500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2444631500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.498517                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.498517                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data     0.512336                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.512336                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.125149                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.125149                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.125149                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.125149                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81082.677165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81082.677165                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78792.020153                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78792.020153                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 73494.382022                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 73494.382022                       # average WriteLineReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78810.777266                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78810.777266                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78810.777266                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78810.777266                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 4                       # number of replacements
system.cpu.icache.tags.tagsinuse          1511.138125                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              716099                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1636                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            437.713325                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1511.138125                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.184465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.184465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1632                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3         1555                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.199219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2872576                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2872576                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       716099                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          716099                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        716099                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           716099                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       716099                       # number of overall hits
system.cpu.icache.overall_hits::total          716099                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1636                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1636                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1636                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1636                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1636                       # number of overall misses
system.cpu.icache.overall_misses::total          1636                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    122272000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    122272000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    122272000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    122272000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    122272000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    122272000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       717735                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       717735                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       717735                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       717735                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       717735                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       717735                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002279                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002279                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002279                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002279                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002279                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002279                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74738.386308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74738.386308                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 74738.386308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74738.386308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 74738.386308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74738.386308                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu.icache.writebacks::total                 4                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1636                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1636                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1636                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1636                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1636                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    120636000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    120636000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    120636000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    120636000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    120636000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    120636000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002279                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002279                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002279                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002279                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73738.386308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73738.386308                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73738.386308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73738.386308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73738.386308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73738.386308                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     26691                       # number of replacements
system.l2.tags.tagsinuse                  5273.169536                       # Cycle average of tags in use
system.l2.tags.total_refs                           9                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32552                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.000276                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3617.505710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1430.635585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        225.028240                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.055199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.021830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.003434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.080462                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5861                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          812                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1686                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.089432                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 261999044                       # Number of tag accesses
system.l2.tags.data_accesses                261999044                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        30665                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30665                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            4                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                4                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::total                        2                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::total                       2                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            30765                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30765                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1634                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             254                       # number of ReadSharedReq misses
system.l2.InvalidateReq_misses::cpu.data          623                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             623                       # number of InvalidateReq misses
system.l2.demand_misses::cpu.inst                1634                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               31019                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32653                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1634                       # number of overall misses
system.l2.overall_misses::cpu.data              31019                       # number of overall misses
system.l2.overall_misses::total                 32653                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   2377889000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2377889000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    118161000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    118161000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     20212500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20212500                       # number of ReadSharedReq miss cycles
system.l2.InvalidateReq_miss_latency::cpu.data     44852500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     44852500                       # number of InvalidateReq miss cycles
system.l2.demand_miss_latency::cpu.inst     118161000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2398101500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2516262500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    118161000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2398101500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2516262500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        30665                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30665                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            4                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            4                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          30765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1636                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1636                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::cpu.data          623                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           623                       # number of InvalidateReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1636                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             31019                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32655                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1636                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            31019                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32655                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998778                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_miss_rate::cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998778                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999939                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999939                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 77292.020153                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77292.020153                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 72313.953488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72313.953488                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 79576.771654                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79576.771654                       # average ReadSharedReq miss latency
system.l2.InvalidateReq_avg_miss_latency::cpu.data 71994.382022                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 71994.382022                       # average InvalidateReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 72313.953488                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77310.728908                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77060.683551                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 72313.953488                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77310.728908                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77060.683551                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                26574                       # number of writebacks
system.l2.writebacks::total                     26574                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        30765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30765                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1634                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1634                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          254                       # number of ReadSharedReq MSHR misses
system.l2.InvalidateReq_mshr_misses::cpu.data          623                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          623                       # number of InvalidateReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          31019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32653                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         31019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32653                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2070239000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2070239000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    101821000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    101821000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     17672500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17672500                       # number of ReadSharedReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::cpu.data     38622500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     38622500                       # number of InvalidateReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    101821000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2087911500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2189732500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    101821000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2087911500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2189732500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999939                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999939                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 67292.020153                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67292.020153                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 62313.953488                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62313.953488                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 69576.771654                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69576.771654                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::cpu.data 61994.382022                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 61994.382022                       # average InvalidateReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 62313.953488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 67310.728908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67060.683551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 62313.953488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 67310.728908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67060.683551                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               1888                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26574                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31388                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31388                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1888                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        93128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        93128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  93128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       478800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       478800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  478800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             59852                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   59852    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               59852                       # Request fanout histogram
system.membus.reqLayer2.occupancy            86427500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76374000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        63949                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        30671                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            115                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp              1890                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        57239                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30765                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30765                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1636                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          254                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          623                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          623                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 97227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       493472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 506592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           26691                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            59969                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001918                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043749                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59854     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    115      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              59969                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           47309000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1636000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          31330500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
