l1 cache
registers
throughput
dram
memory hierarchy
