LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY O_2 IS
	PORT( 
	SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
	LEDR : OUT STD_LOGIC_VECTOR(9 DOWNTO 0));
END O_2;

ARCHITECTURE muxXY OF O_2 IS
	SIGNAL X : STD_LOGIC_VECTOR(1 DOWNTO 0);
	SIGNAL Y : STD_LOGIC_VECTOR(1 DOWNTO 0);
	SIGNAL M : STD_LOGIC_VECTOR(1 DOWNTO 0);
	SIGNAL S : STD_LOGIC_VECTOR(1 DOWNTO 0);

BEGIN

	S <= SW(9 DOWNTO 8);
	X <= SW(3 DOWNTO 0);
	Y <= SW(7 DOWNTO 4);
	m <= (NOT (S) AND X) OR (S AND Y);
	LEDR(3 DOWNTO 0) <= S;
	LEDR(9 DOWNTO 4) <= "0";
	
	




END muxXY;