<><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><>
<> User: sgeuser33

Host: compute-srv3.eda.atme.in

Report date: Fri 22 Aug 2025 15:35:13 IST

Report options: -detail -text -out cov_uncovered_report.txt

Coverage database path: /home/sgeuser33/Prajwal/memory_controller_with_ECC/Verification/SIM/cov_work/scope/cov_merged_output

Coverage model files: /home/sgeuser33/Prajwal/memory_controller_with_ECC/Verification/SIM/cov_work/scope/cov_merged_output/icc_7fbba76e_69d889c9.ucm

Coverage data files: /home/sgeuser33/Prajwal/memory_controller_with_ECC/Verification/SIM/cov_work/scope/cov_merged_output/icc_7fbba76e_69d889c9.ucd

CCF files:  /home/sgeuser33/Prajwal/memory_controller_with_ECC/Verification/SIM/cov_files/cov_cmd.cf
    set_covergroup -new_instance_reporting
    set_covergroup -per_instance_default_one
    set_implicit_block_scoring -off
    set_assign_scoring
    set_expr_scoring -all
    select_functional


Coverage database date: Fri 22 Aug 2025 15:34:20 IST

*** There were no refinement files applied ***

 <>
<><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><><>

Coverage Table Legend
---------------------
  EXCL       excluded using refinement rule
  P-EXCL     excluded from parent
  U-EXCL     excluded and unreachable by IEV
  T-EXCL     excluded from type
  S-EXCL     smart excluded using refinement rule
  EXCL(S)    smart indirect excluded
  EMPTY      all children are excluded
  CONST      marked constant during simulation
  IGN        marked ignored during simulation
  UNG        marked ungradeable during simulation
  DES        marked deselected during simulation
  UNR        marked unreachable by IEV
  UNG-Expr   expression marked ungradeable during simulation
  UNG-Toggle toggle marked ungradeable during simulation


Uncovered Block Detail Report, Instance Based
=============================================

Instance name: zmc_axi4_top.axi4_slave_inst
Type name: axi4_slave
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/AXI4_slave.sv
Number of uncovered blocks: 3 of 203
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      24    233   false part of        228    begin                          
0      29    252   false part of        247    begin                          
0      129   660   false part of        655    begin                          

Instance name: zmc_axi4_top.mem_ctrl_inst
Type name: mem_ctrl
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv
Number of uncovered blocks: 4 of 105
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      7     122   true part of         121    begin                          
0      23    172   true part of         171    begin                          
0      65    337   true part of         336    begin                          
0      85    428   true part of         427    begin                          

Instance name: zmc_axi4_top.mem_ctrl_inst.ECC_encoding_inst.parity_calculator_inst
Type name: parity_calculator
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/parity_calculator_wr.sv
Number of uncovered blocks: 7 of 22
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      2     30    true part of         29     begin                          
0      4     35    true part of         34     begin                          
0      6     40    true part of         39     begin                          
0      8     45    true part of         44     begin                          
0      10    51    true part of         50     begin                          
0      12    56    true part of         55     begin                          
0      14    61    true part of         60     begin                          

Instance name: zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst.err_det_corr_inst
Type name: err_det_corr
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv
Number of uncovered blocks: 1 of 16
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      11    111   false part of        84     begin                          

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common
Type name: rggen_adapter_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v
Number of uncovered blocks: 3 of 19
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      5     51    false part of        48     else if (i_bus_valid) begin    
0      6     51    true part of         51     else if (i_bus_valid) begin    
0      8     64    code block           59     begin                          

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer
Type name: rggen_or_reducer
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered blocks: 18 of 18
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      1     15    code block           8      begin                          
0      2     18    code block           18     while (current_n > 0) begin    
0      3     20    true part of         20     if ((current_n > 4) && (half_n <= 4)) begin 
0      4     23    false part of        20     else if (current_n >= 4) begin 
0      5     23    true part of         23     else if (current_n >= 4) begin 
0      6     26    false part of        23     else begin                     
0      7     30    code block           30     current_n   = current_n - list[16*list_index+:16]; 
0      8     34    code block           34     while (list_index < N) begin   
0      9     34    code block           34     while (list_index < N) begin   
0      10    39    code block           39     get_sub_n_list  = list;        
0      11    48    code block           43     begin                          
0      12    49    code block           49     for (i = 0;i < N;i = i + 1) begin 
0      13    50    true part of         50     if (i == 0) begin              
0      14    53    false part of        50     else begin                     
0      15    58    code block           58     get_offset_list = list;        
0      16    67    code block           62     begin                          
0      17    69    code block           69     for (i = 0;i < N;i = i + 1) begin 
0      18    73    code block           73     get_next_n  = next_n;          

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer.g_reduce.u_reducer
Type name: rggen_or_reducer
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered blocks: 18 of 18
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      1     15    code block           8      begin                          
0      2     18    code block           18     while (current_n > 0) begin    
0      3     20    true part of         20     if ((current_n > 4) && (half_n <= 4)) begin 
0      4     23    false part of        20     else if (current_n >= 4) begin 
0      5     23    true part of         23     else if (current_n >= 4) begin 
0      6     26    false part of        23     else begin                     
0      7     30    code block           30     current_n   = current_n - list[16*list_index+:16]; 
0      8     34    code block           34     while (list_index < N) begin   
0      9     34    code block           34     while (list_index < N) begin   
0      10    39    code block           39     get_sub_n_list  = list;        
0      11    48    code block           43     begin                          
0      12    49    code block           49     for (i = 0;i < N;i = i + 1) begin 
0      13    50    true part of         50     if (i == 0) begin              
0      14    53    false part of        50     else begin                     
0      15    58    code block           58     get_offset_list = list;        
0      16    67    code block           62     begin                          
0      17    69    code block           69     for (i = 0;i < N;i = i + 1) begin 
0      18    73    code block           73     get_next_n  = next_n;          

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.u_reducer
Type name: rggen_or_reducer
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered blocks: 18 of 18
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      1     15    code block           8      begin                          
0      2     18    code block           18     while (current_n > 0) begin    
0      3     20    true part of         20     if ((current_n > 4) && (half_n <= 4)) begin 
0      4     23    false part of        20     else if (current_n >= 4) begin 
0      5     23    true part of         23     else if (current_n >= 4) begin 
0      6     26    false part of        23     else begin                     
0      7     30    code block           30     current_n   = current_n - list[16*list_index+:16]; 
0      8     34    code block           34     while (list_index < N) begin   
0      9     34    code block           34     while (list_index < N) begin   
0      10    39    code block           39     get_sub_n_list  = list;        
0      11    48    code block           43     begin                          
0      12    49    code block           49     for (i = 0;i < N;i = i + 1) begin 
0      13    50    true part of         50     if (i == 0) begin              
0      14    53    false part of        50     else begin                     
0      15    58    code block           58     get_offset_list = list;        
0      16    67    code block           62     begin                          
0      17    69    code block           69     for (i = 0;i < N;i = i + 1) begin 
0      18    73    code block           73     get_next_n  = next_n;          

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.u_reducer.g_reduce.u_reducer
Type name: rggen_or_reducer
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered blocks: 18 of 18
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      1     15    code block           8      begin                          
0      2     18    code block           18     while (current_n > 0) begin    
0      3     20    true part of         20     if ((current_n > 4) && (half_n <= 4)) begin 
0      4     23    false part of        20     else if (current_n >= 4) begin 
0      5     23    true part of         23     else if (current_n >= 4) begin 
0      6     26    false part of        23     else begin                     
0      7     30    code block           30     current_n   = current_n - list[16*list_index+:16]; 
0      8     34    code block           34     while (list_index < N) begin   
0      9     34    code block           34     while (list_index < N) begin   
0      10    39    code block           39     get_sub_n_list  = list;        
0      11    48    code block           43     begin                          
0      12    49    code block           49     for (i = 0;i < N;i = i + 1) begin 
0      13    50    true part of         50     if (i == 0) begin              
0      14    53    false part of        50     else begin                     
0      15    58    code block           58     get_offset_list = list;        
0      16    67    code block           62     begin                          
0      17    69    code block           69     for (i = 0;i < N;i = i + 1) begin 
0      18    73    code block           73     get_next_n  = next_n;          

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered blocks: 2 of 27
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      2     59    code block           57     begin                          
0      3     68    code block           66     begin                          

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered blocks: 7 of 14
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      4     29    code block           24     begin                          
0      5     32    code block           32     while (value > 0) begin        
0      6     36    code block           36     clog2 = result;                
0      9     46    false part of        43     else begin                     
0      12    60    false part of        57     else if (READABLE) begin       
0      13    60    true part of         60     else if (READABLE) begin       
0      14    63    false part of        60     else begin                     

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.g_ECC_STATUS.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered blocks: 16 of 43
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      4     90    true part of         90     if (PRECEDENCE_ACCESS == `RGGEN_SW_ACCESS) begin 
0      8     127   a case item of       126    `RGGEN_READ_CLEAR:  value[0]  = {WIDTH{1'b0}}; 
0      9     128   a case item of       126    `RGGEN_READ_SET:    value[0]  = {WIDTH{1'b1}}; 
0      13    136   a case item of       134    `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]); 
0      14    137   a case item of       134    `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]); 
0      15    138   a case item of       134    `RGGEN_WRITE_CLEAR:     value[1]  = {WIDTH{1'b0}}; 
0      16    139   a case item of       134    `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0]; 
0      17    140   a case item of       134    `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1]; 
0      18    141   a case item of       134    `RGGEN_WRITE_SET:       value[1]  = {WIDTH{1'b1}}; 
0      19    142   a case item of       134    `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0]; 
0      20    143   a case item of       134    `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1]; 
0      21    144   a case item of       134    default:                value[1]  = current_value; 
0      23    148   a case item of       147    2'b01:    get_sw_next_value = value[0]; 
0      28    168   false part of        165    else begin                     
0      30    172   true part of         172    if (HW_CLEAR_WIDTH == WIDTH) begin 
0      33    179   true part of         179    if (write_enable == HW_WRITE_ENABLE_POLARITY) begin 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_EN_IRQ_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered blocks: 2 of 27
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      2     59    code block           57     begin                          
0      3     68    code block           66     begin                          

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_EN_IRQ_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered blocks: 7 of 14
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      4     29    code block           24     begin                          
0      5     32    code block           32     while (value > 0) begin        
0      6     36    code block           36     clog2 = result;                
0      9     46    false part of        43     else begin                     
0      12    60    false part of        57     else if (READABLE) begin       
0      13    60    true part of         60     else if (READABLE) begin       
0      14    63    false part of        60     else begin                     

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_EN_IRQ_REG.g_ECC_EN_IRQ_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered blocks: 16 of 43
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      4     90    true part of         90     if (PRECEDENCE_ACCESS == `RGGEN_SW_ACCESS) begin 
0      8     127   a case item of       126    `RGGEN_READ_CLEAR:  value[0]  = {WIDTH{1'b0}}; 
0      9     128   a case item of       126    `RGGEN_READ_SET:    value[0]  = {WIDTH{1'b1}}; 
0      13    136   a case item of       134    `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]); 
0      14    137   a case item of       134    `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]); 
0      15    138   a case item of       134    `RGGEN_WRITE_CLEAR:     value[1]  = {WIDTH{1'b0}}; 
0      16    139   a case item of       134    `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0]; 
0      17    140   a case item of       134    `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1]; 
0      18    141   a case item of       134    `RGGEN_WRITE_SET:       value[1]  = {WIDTH{1'b1}}; 
0      19    142   a case item of       134    `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0]; 
0      20    143   a case item of       134    `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1]; 
0      21    144   a case item of       134    default:                value[1]  = current_value; 
0      23    148   a case item of       147    2'b01:    get_sw_next_value = value[0]; 
0      28    168   false part of        165    else begin                     
0      31    175   false part of        172    else begin                     
0      33    179   true part of         179    if (write_enable == HW_WRITE_ENABLE_POLARITY) begin 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_ONOFF_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered blocks: 2 of 27
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      2     59    code block           57     begin                          
0      3     68    code block           66     begin                          

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_ONOFF_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered blocks: 7 of 14
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      4     29    code block           24     begin                          
0      5     32    code block           32     while (value > 0) begin        
0      6     36    code block           36     clog2 = result;                
0      9     46    false part of        43     else begin                     
0      12    60    false part of        57     else if (READABLE) begin       
0      13    60    true part of         60     else if (READABLE) begin       
0      14    63    false part of        60     else begin                     

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_ONOFF_REG.g_ECC_ONOFF_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered blocks: 16 of 43
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      4     90    true part of         90     if (PRECEDENCE_ACCESS == `RGGEN_SW_ACCESS) begin 
0      8     127   a case item of       126    `RGGEN_READ_CLEAR:  value[0]  = {WIDTH{1'b0}}; 
0      9     128   a case item of       126    `RGGEN_READ_SET:    value[0]  = {WIDTH{1'b1}}; 
0      13    136   a case item of       134    `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]); 
0      14    137   a case item of       134    `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]); 
0      15    138   a case item of       134    `RGGEN_WRITE_CLEAR:     value[1]  = {WIDTH{1'b0}}; 
0      16    139   a case item of       134    `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0]; 
0      17    140   a case item of       134    `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1]; 
0      18    141   a case item of       134    `RGGEN_WRITE_SET:       value[1]  = {WIDTH{1'b1}}; 
0      19    142   a case item of       134    `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0]; 
0      20    143   a case item of       134    `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1]; 
0      21    144   a case item of       134    default:                value[1]  = current_value; 
0      23    148   a case item of       147    2'b01:    get_sw_next_value = value[0]; 
0      28    168   false part of        165    else begin                     
0      31    175   false part of        172    else begin                     
0      33    179   true part of         179    if (write_enable == HW_WRITE_ENABLE_POLARITY) begin 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_CNT_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered blocks: 3 of 27
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      2     59    code block           57     begin                          
0      3     68    code block           66     begin                          
0      15    103   true part of         103    if (accessible && (write_access == bus_access[0]) && match[i]) begin 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_CNT_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered blocks: 7 of 14
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      4     29    code block           24     begin                          
0      5     32    code block           32     while (value > 0) begin        
0      6     36    code block           36     clog2 = result;                
0      9     46    false part of        43     else begin                     
0      12    60    false part of        57     else if (READABLE) begin       
0      13    60    true part of         60     else if (READABLE) begin       
0      14    63    false part of        60     else begin                     

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_CNT_REG.g_CE_CNT_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered blocks: 17 of 43
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      4     90    true part of         90     if (PRECEDENCE_ACCESS == `RGGEN_SW_ACCESS) begin 
0      8     127   a case item of       126    `RGGEN_READ_CLEAR:  value[0]  = {WIDTH{1'b0}}; 
0      9     128   a case item of       126    `RGGEN_READ_SET:    value[0]  = {WIDTH{1'b1}}; 
0      13    136   a case item of       134    `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]); 
0      14    137   a case item of       134    `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]); 
0      15    138   a case item of       134    `RGGEN_WRITE_CLEAR:     value[1]  = {WIDTH{1'b0}}; 
0      16    139   a case item of       134    `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0]; 
0      17    140   a case item of       134    `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1]; 
0      18    141   a case item of       134    `RGGEN_WRITE_SET:       value[1]  = {WIDTH{1'b1}}; 
0      19    142   a case item of       134    `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0]; 
0      20    143   a case item of       134    `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1]; 
0      21    144   a case item of       134    default:                value[1]  = current_value; 
0      23    148   a case item of       147    2'b01:    get_sw_next_value = value[0]; 
0      24    149   a case item of       147    2'b10:    get_sw_next_value = value[1]; 
0      28    168   false part of        165    else begin                     
0      31    175   false part of        172    else begin                     
0      33    179   true part of         179    if (write_enable == HW_WRITE_ENABLE_POLARITY) begin 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_CNT_REG.g_CE_CNT_REG.u_bit_field.g_value
Type name: rggen_bit_field.g_value_T
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered blocks: 1 of 6
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      5     288   true part of         288    else if (w_sw_update[0] || w_sw_update[1] || w_hw_update) begin 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFD_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered blocks: 3 of 27
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      2     59    code block           57     begin                          
0      3     68    code block           66     begin                          
0      15    103   true part of         103    if (accessible && (write_access == bus_access[0]) && match[i]) begin 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFD_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered blocks: 6 of 14
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      4     29    code block           24     begin                          
0      5     32    code block           32     while (value > 0) begin        
0      6     36    code block           36     clog2 = result;                
0      9     46    false part of        43     else begin                     
0      11    57    true part of         57     if (READABLE && WRITABLE) begin 
0      14    63    false part of        60     else begin                     

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFD_REG.g_CE_FFD_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered blocks: 33 of 43
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      3     89    code block           78     begin                          
0      4     90    true part of         90     if (PRECEDENCE_ACCESS == `RGGEN_SW_ACCESS) begin 
0      5     101   false part of        90     else begin                     
0      6     113   code block           113    get_next_value  = value;       
0      7     125   code block           117    begin                          
0      8     127   a case item of       126    `RGGEN_READ_CLEAR:  value[0]  = {WIDTH{1'b0}}; 
0      9     128   a case item of       126    `RGGEN_READ_SET:    value[0]  = {WIDTH{1'b1}}; 
0      10    129   a case item of       126    default:            value[0]  = current_value; 
0      11    132   code block           132    masked_data[0]  = write_mask & (~write_data); 
0      12    135   a case item of       134    `RGGEN_WRITE_DEFAULT:   value[1]  = (current_value & (~write_mask)) | masked_data[1]; 
0      13    136   a case item of       134    `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]); 
0      14    137   a case item of       134    `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]); 
0      15    138   a case item of       134    `RGGEN_WRITE_CLEAR:     value[1]  = {WIDTH{1'b0}}; 
0      16    139   a case item of       134    `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0]; 
0      17    140   a case item of       134    `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1]; 
0      18    141   a case item of       134    `RGGEN_WRITE_SET:       value[1]  = {WIDTH{1'b1}}; 
0      19    142   a case item of       134    `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0]; 
0      20    143   a case item of       134    `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1]; 
0      21    144   a case item of       134    default:                value[1]  = current_value; 
0      22    147   code block           147    case (update)                  
0      23    148   a case item of       147    2'b01:    get_sw_next_value = value[0]; 
0      24    149   a case item of       147    2'b10:    get_sw_next_value = value[1]; 
0      25    150   a case item of       147    default:  get_sw_next_value = current_value; 
0      26    164   code block           155    begin                          
0      27    165   true part of         165    if (HW_SET_WIDTH == WIDTH) begin 
0      28    168   false part of        165    else begin                     
0      29    172   code block           172    if (HW_CLEAR_WIDTH == WIDTH) begin 
0      30    172   true part of         172    if (HW_CLEAR_WIDTH == WIDTH) begin 
0      31    175   false part of        172    else begin                     
0      32    179   code block           179    if (write_enable == HW_WRITE_ENABLE_POLARITY) begin 
0      33    179   true part of         179    if (write_enable == HW_WRITE_ENABLE_POLARITY) begin 
0      34    182   false part of        179    else begin                     
0      35    186   code block           186    get_hw_next_value = (value & (~set_clear[1])) | set_clear[0]; 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFE_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered blocks: 3 of 27
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      2     59    code block           57     begin                          
0      3     68    code block           66     begin                          
0      15    103   true part of         103    if (accessible && (write_access == bus_access[0]) && match[i]) begin 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFE_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered blocks: 6 of 14
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      4     29    code block           24     begin                          
0      5     32    code block           32     while (value > 0) begin        
0      6     36    code block           36     clog2 = result;                
0      9     46    false part of        43     else begin                     
0      11    57    true part of         57     if (READABLE && WRITABLE) begin 
0      14    63    false part of        60     else begin                     

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFE_REG.g_CE_FFE_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered blocks: 33 of 43
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      3     89    code block           78     begin                          
0      4     90    true part of         90     if (PRECEDENCE_ACCESS == `RGGEN_SW_ACCESS) begin 
0      5     101   false part of        90     else begin                     
0      6     113   code block           113    get_next_value  = value;       
0      7     125   code block           117    begin                          
0      8     127   a case item of       126    `RGGEN_READ_CLEAR:  value[0]  = {WIDTH{1'b0}}; 
0      9     128   a case item of       126    `RGGEN_READ_SET:    value[0]  = {WIDTH{1'b1}}; 
0      10    129   a case item of       126    default:            value[0]  = current_value; 
0      11    132   code block           132    masked_data[0]  = write_mask & (~write_data); 
0      12    135   a case item of       134    `RGGEN_WRITE_DEFAULT:   value[1]  = (current_value & (~write_mask)) | masked_data[1]; 
0      13    136   a case item of       134    `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]); 
0      14    137   a case item of       134    `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]); 
0      15    138   a case item of       134    `RGGEN_WRITE_CLEAR:     value[1]  = {WIDTH{1'b0}}; 
0      16    139   a case item of       134    `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0]; 
0      17    140   a case item of       134    `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1]; 
0      18    141   a case item of       134    `RGGEN_WRITE_SET:       value[1]  = {WIDTH{1'b1}}; 
0      19    142   a case item of       134    `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0]; 
0      20    143   a case item of       134    `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1]; 
0      21    144   a case item of       134    default:                value[1]  = current_value; 
0      22    147   code block           147    case (update)                  
0      23    148   a case item of       147    2'b01:    get_sw_next_value = value[0]; 
0      24    149   a case item of       147    2'b10:    get_sw_next_value = value[1]; 
0      25    150   a case item of       147    default:  get_sw_next_value = current_value; 
0      26    164   code block           155    begin                          
0      27    165   true part of         165    if (HW_SET_WIDTH == WIDTH) begin 
0      28    168   false part of        165    else begin                     
0      29    172   code block           172    if (HW_CLEAR_WIDTH == WIDTH) begin 
0      30    172   true part of         172    if (HW_CLEAR_WIDTH == WIDTH) begin 
0      31    175   false part of        172    else begin                     
0      32    179   code block           179    if (write_enable == HW_WRITE_ENABLE_POLARITY) begin 
0      33    179   true part of         179    if (write_enable == HW_WRITE_ENABLE_POLARITY) begin 
0      34    182   false part of        179    else begin                     
0      35    186   code block           186    get_hw_next_value = (value & (~set_clear[1])) | set_clear[0]; 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered blocks: 3 of 27
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      2     59    code block           57     begin                          
0      3     68    code block           66     begin                          
0      15    103   true part of         103    if (accessible && (write_access == bus_access[0]) && match[i]) begin 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered blocks: 6 of 14
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      4     29    code block           24     begin                          
0      5     32    code block           32     while (value > 0) begin        
0      6     36    code block           36     clog2 = result;                
0      9     46    false part of        43     else begin                     
0      11    57    true part of         57     if (READABLE && WRITABLE) begin 
0      14    63    false part of        60     else begin                     

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.g_UE_FFE_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered blocks: 33 of 43
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      3     89    code block           78     begin                          
0      4     90    true part of         90     if (PRECEDENCE_ACCESS == `RGGEN_SW_ACCESS) begin 
0      5     101   false part of        90     else begin                     
0      6     113   code block           113    get_next_value  = value;       
0      7     125   code block           117    begin                          
0      8     127   a case item of       126    `RGGEN_READ_CLEAR:  value[0]  = {WIDTH{1'b0}}; 
0      9     128   a case item of       126    `RGGEN_READ_SET:    value[0]  = {WIDTH{1'b1}}; 
0      10    129   a case item of       126    default:            value[0]  = current_value; 
0      11    132   code block           132    masked_data[0]  = write_mask & (~write_data); 
0      12    135   a case item of       134    `RGGEN_WRITE_DEFAULT:   value[1]  = (current_value & (~write_mask)) | masked_data[1]; 
0      13    136   a case item of       134    `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]); 
0      14    137   a case item of       134    `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]); 
0      15    138   a case item of       134    `RGGEN_WRITE_CLEAR:     value[1]  = {WIDTH{1'b0}}; 
0      16    139   a case item of       134    `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0]; 
0      17    140   a case item of       134    `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1]; 
0      18    141   a case item of       134    `RGGEN_WRITE_SET:       value[1]  = {WIDTH{1'b1}}; 
0      19    142   a case item of       134    `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0]; 
0      20    143   a case item of       134    `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1]; 
0      21    144   a case item of       134    default:                value[1]  = current_value; 
0      22    147   code block           147    case (update)                  
0      23    148   a case item of       147    2'b01:    get_sw_next_value = value[0]; 
0      24    149   a case item of       147    2'b10:    get_sw_next_value = value[1]; 
0      25    150   a case item of       147    default:  get_sw_next_value = current_value; 
0      26    164   code block           155    begin                          
0      27    165   true part of         165    if (HW_SET_WIDTH == WIDTH) begin 
0      28    168   false part of        165    else begin                     
0      29    172   code block           172    if (HW_CLEAR_WIDTH == WIDTH) begin 
0      30    172   true part of         172    if (HW_CLEAR_WIDTH == WIDTH) begin 
0      31    175   false part of        172    else begin                     
0      32    179   code block           179    if (write_enable == HW_WRITE_ENABLE_POLARITY) begin 
0      33    179   true part of         179    if (write_enable == HW_WRITE_ENABLE_POLARITY) begin 
0      34    182   false part of        179    else begin                     
0      35    186   code block           186    get_hw_next_value = (value & (~set_clear[1])) | set_clear[0]; 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFD_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered blocks: 3 of 27
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      2     59    code block           57     begin                          
0      3     68    code block           66     begin                          
0      15    103   true part of         103    if (accessible && (write_access == bus_access[0]) && match[i]) begin 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFD_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered blocks: 6 of 14
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      4     29    code block           24     begin                          
0      5     32    code block           32     while (value > 0) begin        
0      6     36    code block           36     clog2 = result;                
0      9     46    false part of        43     else begin                     
0      11    57    true part of         57     if (READABLE && WRITABLE) begin 
0      14    63    false part of        60     else begin                     

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFD_REG.g_UE_FFD_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered blocks: 33 of 43
Number of unreachable blocks: 0

Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      3     89    code block           78     begin                          
0      4     90    true part of         90     if (PRECEDENCE_ACCESS == `RGGEN_SW_ACCESS) begin 
0      5     101   false part of        90     else begin                     
0      6     113   code block           113    get_next_value  = value;       
0      7     125   code block           117    begin                          
0      8     127   a case item of       126    `RGGEN_READ_CLEAR:  value[0]  = {WIDTH{1'b0}}; 
0      9     128   a case item of       126    `RGGEN_READ_SET:    value[0]  = {WIDTH{1'b1}}; 
0      10    129   a case item of       126    default:            value[0]  = current_value; 
0      11    132   code block           132    masked_data[0]  = write_mask & (~write_data); 
0      12    135   a case item of       134    `RGGEN_WRITE_DEFAULT:   value[1]  = (current_value & (~write_mask)) | masked_data[1]; 
0      13    136   a case item of       134    `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]); 
0      14    137   a case item of       134    `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]); 
0      15    138   a case item of       134    `RGGEN_WRITE_CLEAR:     value[1]  = {WIDTH{1'b0}}; 
0      16    139   a case item of       134    `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0]; 
0      17    140   a case item of       134    `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1]; 
0      18    141   a case item of       134    `RGGEN_WRITE_SET:       value[1]  = {WIDTH{1'b1}}; 
0      19    142   a case item of       134    `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0]; 
0      20    143   a case item of       134    `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1]; 
0      21    144   a case item of       134    default:                value[1]  = current_value; 
0      22    147   code block           147    case (update)                  
0      23    148   a case item of       147    2'b01:    get_sw_next_value = value[0]; 
0      24    149   a case item of       147    2'b10:    get_sw_next_value = value[1]; 
0      25    150   a case item of       147    default:  get_sw_next_value = current_value; 
0      26    164   code block           155    begin                          
0      27    165   true part of         165    if (HW_SET_WIDTH == WIDTH) begin 
0      28    168   false part of        165    else begin                     
0      29    172   code block           172    if (HW_CLEAR_WIDTH == WIDTH) begin 
0      30    172   true part of         172    if (HW_CLEAR_WIDTH == WIDTH) begin 
0      31    175   false part of        172    else begin                     
0      32    179   code block           179    if (write_enable == HW_WRITE_ENABLE_POLARITY) begin 
0      33    179   true part of         179    if (write_enable == HW_WRITE_ENABLE_POLARITY) begin 
0      34    182   false part of        179    else begin                     
0      35    186   code block           186    get_hw_next_value = (value & (~set_clear[1])) | set_clear[0]; 

Uncovered Expression Detail Report, Instance Based
==================================================

Expression coverage Table Legend
---------------------
  -      don't care
  e      event for event-or expressions
  O (odd), E (even), B (both), X (not scored),
         I (marked ignore) for parity trees
  Y (covered), N (not covered), C (constant), 
  P (one or more inputs for this bit have been padded) for vector scoring, 
  d=== , b=== shows which bit differs in vector scoring 
  rval   Resulting value of the expression for coverage purposes given
         the input values
  <-n->  Shows the n-th term composition


Instance name: zmc_axi4_top.axi4_slave_inst
Type name: axi4_slave
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/AXI4_slave.sv
Number of uncovered expressions: 11 of 207
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 75.00% (3/4)  | 139    | awvalid ? awaddr : wr_addr_w1                      
6.1    | 66.67% (2/3)  | 214    | awvalid && awready                                 
8.1    | 33.33% (1/3)  | 228    | wvalid && wready                                   
10.1   | 50.00% (1/2)  | 247    | bresp == 2'b00                                     
29.1   | 83.33% (5/6)  | 551    | (awvalid && (awburst == 2'd2)) ? (wrap_bndry + (NO_OF_BYTES * (awlen + 1'b1))) : addr_n_r 
36.1   | 66.67% (2/3)  | 639    | arvalid && arready                                 
38.1   | 66.67% (2/3)  | 653    | rvalid && rready                                   
39.1   | 50.00% (1/2)  | 655    | rresp == 2'd0                                      
40.1   | 75.00% (3/4)  | 729    | (slave_rd_en_o ^ slave_rd_en_r) ? 1'b1 : 1'b0      
59.1   | 83.33% (5/6)  | 963    | (arvalid && (arburst == 2'd2)) ? (wrap_bndry_rd + (NO_OF_BYTES * (arlen + 1'b1))) : addr_n_w 

index: 1.1 grade: 75.00% (3/4) line: 139 source: assign wr_addr_w = (awvalid) ? awaddr : wr_addr_w1 ;

awvalid ? awaddr : wr_addr_w1
<--1-->   <-2-->   <---3---->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
1.1.4     | 0     | 0    | 1   0   -   

index: 6.1 grade: 66.67% (2/3) line: 214 source: if(awvalid && awready)

awvalid && awready
<--1-->    <--2-->

index     | hit   | <1> <2> 
---------------------------- '&&'
6.1.1     | 0     | 0   -   

index: 8.1 grade: 33.33% (1/3) line: 228 source: if(wvalid && wready)

wvalid && wready
<-1-->    <-2-->

index     | hit   | <1> <2> 
---------------------------- '&&'
8.1.1     | 0     | 0   -   
8.1.2     | 0     | -   0   

index: 10.1 grade: 50.00% (1/2) line: 247 source: if(bresp == 2'b00)

bresp == 2'b00
<-1->    <-2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
10.1.2    | 0     | lhs != rhs  

index: 29.1 grade: 83.33% (5/6) line: 551 source: assign addr_n_wr = (awvalid && awburst == 2'd2) ? (wrap_bndry + (NO_OF_BYTES*(awlen+1'b1))) : addr_n_r  ;

(awvalid && (awburst == 2'd2)) ? (wrap_bndry + (NO_OF_BYTES * (awlen + 1'b1))) : addr_n_r
 <--1-->    <-------2------->    <---------------------3--------------------->   <--4--->

index     | hit   | rval | <1> <2> <3> <4> 
-------------------------------------------
29.1.4    | 0     | 0    | 1   1   0   -   

index: 36.1 grade: 66.67% (2/3) line: 639 source: if(arvalid && arready)

arvalid && arready
<--1-->    <--2-->

index     | hit   | <1> <2> 
---------------------------- '&&'
36.1.1    | 0     | 0   -   

index: 38.1 grade: 66.67% (2/3) line: 653 source: if(rvalid && rready)

rvalid && rready
<-1-->    <-2-->

index     | hit   | <1> <2> 
---------------------------- '&&'
38.1.1    | 0     | 0   -   

index: 39.1 grade: 50.00% (1/2) line: 655 source: if(rresp == 2'd0)

rresp == 2'd0
<-1->    <2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
39.1.2    | 0     | lhs != rhs  

index: 40.1 grade: 75.00% (3/4) line: 729 source: rlast            =    (slave_rd_en_o ^ slave_rd_en_r) ? 1'b1 : 1'b0;

(slave_rd_en_o ^ slave_rd_en_r) ? 1'b1 : 1'b0
 <-----1----->   <-----2----->

index     | hit   | rval | <1> <2> 
-----------------------------------
40.1.1    | 0     | 1    | 1   0   

index: 59.1 grade: 83.33% (5/6) line: 963 source: assign addr_n_rd = (arvalid && arburst == 2'd2) ? (wrap_bndry_rd + (NO_OF_BYTES*(arlen+1'b1))) : addr_n_w  ;

(arvalid && (arburst == 2'd2)) ? (wrap_bndry_rd + (NO_OF_BYTES * (arlen + 1'b1))) : addr_n_w
 <--1-->    <-------2------->    <----------------------3----------------------->   <--4--->

index     | hit   | rval | <1> <2> <3> <4> 
-------------------------------------------
59.1.4    | 0     | 0    | 1   1   0   -   


Instance name: zmc_axi4_top.mem_ctrl_inst
Type name: mem_ctrl
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv
Number of uncovered expressions: 33 of 102
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 33.33% (1/3)  | 108    | (MEM_ctrl_wr_addr_bus >= 14'd0) && (MEM_ctrl_wr_addr_bus <= 14'd16383) 
1.2    | 50.00% (1/2)  | 108    | (MEM_ctrl_wr_addr_bus >= 14'd0)                    
1.3    | 50.00% (1/2)  | 108    | (MEM_ctrl_wr_addr_bus <= 14'd16383)                
3.1    | 50.00% (1/2)  | 121    | ! wr_addr_valid                                    
4.1    | 66.67% (2/3)  | 132    | wr_addr_valid ? MEM_ctrl_wr_en : 1'b0              
5.1    | 66.67% (2/3/1) | 133    | wr_addr_valid ? MEM_ctrl_wr_addr_bus : {ADDR_WIDTH{1'b0}} 
6.1    | 50.00% (2/4)  | 135    | MEM_ctrl_wr_en ? wr_resp_r : wr_resp_reg           
8.1    | 33.33% (1/3)  | 158    | (MEM_ctrl_rd_addr_bus >= 14'd0) && (MEM_ctrl_rd_addr_bus < 14'd16383) 
8.2    | 50.00% (1/2)  | 158    | (MEM_ctrl_rd_addr_bus >= 14'd0)                    
8.3    | 50.00% (1/2)  | 158    | (MEM_ctrl_rd_addr_bus < 14'd16383)                 
10.1   | 50.00% (1/2)  | 171    | ! rd_addr_valid                                    
11.1   | 66.67% (2/3)  | 182    | rd_addr_valid ? MEM_ctrl_rd_en : 1'b0              
12.1   | 66.67% (2/3/1) | 183    | rd_addr_valid ? MEM_ctrl_rd_addr_bus : {ADDR_WIDTH{1'b0}} 
13.1   | 50.00% (2/4)  | 185    | MEM_ctrl_rd_en ? rd_resp_r : rd_resp_reg           
16.1   | 66.67% (2/3/2) | 217    | (((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter < DEPTH) 
16.3   | 50.00% (1/2)  | 217    | (counter < DEPTH)                                  
19.1   | 66.67% (2/3)  | 258    | wr_addr_valid || rd_addr_valid                     
20.1   | 66.67% (2/3/2) | 260    | (((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter < DEPTH) 
20.3   | 50.00% (1/2)  | 260    | (counter < DEPTH)                                  
22.1   | 66.67% (2/3/2) | 282    | (((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter < DEPTH) 
22.3   | 50.00% (1/2)  | 282    | (counter < DEPTH)                                  
23.1   | 66.67% (2/3/2) | 319    | (((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter < DEPTH) 
23.3   | 50.00% (1/2)  | 319    | (counter < DEPTH)                                  
24.1   | 66.67% (2/3/1) | 336    | ((GLOBAL_MEM_INIT == 0) && MEM_ctrl_mem_init) && (counter < DEPTH) 
24.2   | 50.00% (1/2)  | 336    | (counter < DEPTH)                                  
25.1   | 66.67% (2/3/1) | 340    | ((GLOBAL_MEM_INIT == 1) && MEM_ctrl_mem_init) && (counter < DEPTH) 
25.3   | 50.00% (1/2)  | 340    | (counter < DEPTH)                                  
26.1   | 66.67% (2/3/1) | 346    | wr_addr_valid ? BRAM_wr_data_w : {DATA_WIDTH{1'b0}} 
27.1   | 66.67% (2/3)  | 427    | i_pwrite && (i_paddr == 10'd0)                     

index: 1.1 grade: 33.33% (1/3) line: 108 source: assign wr_addr_valid = ((MEM_ctrl_wr_addr_bus >= 14'd0) && (MEM_ctrl_wr_addr_bus <= 14'd16383))   ;

(MEM_ctrl_wr_addr_bus >= 14'd0) && (MEM_ctrl_wr_addr_bus <= 14'd16383)
<--------------1-------------->    <----------------2---------------->

index     | hit   | <1> <2> 
---------------------------- '&&'
1.1.1     | 0     | 0   -   
1.1.2     | 0     | -   0   

index: 1.2 grade: 50.00% (1/2) line: 108 source: assign wr_addr_valid = ((MEM_ctrl_wr_addr_bus >= 14'd0) && (MEM_ctrl_wr_addr_bus <= 14'd16383))   ;

(MEM_ctrl_wr_addr_bus >= 14'd0)
 <--------3--------->    <-4->

index     | hit   | <3>   <4>   
-------------------------------- '>='
1.2.1     | 0     | lhs < rhs   

index: 1.3 grade: 50.00% (1/2) line: 108 source: assign wr_addr_valid = ((MEM_ctrl_wr_addr_bus >= 14'd0) && (MEM_ctrl_wr_addr_bus <= 14'd16383))   ;

(MEM_ctrl_wr_addr_bus <= 14'd16383)
 <--------5--------->    <---6--->

index     | hit   | <5>   <6>   
-------------------------------- '<='
1.3.1     | 0     | lhs > rhs   

index: 3.1 grade: 50.00% (1/2) line: 121 source: else if(!wr_addr_valid)

! wr_addr_valid
  <-----1----->

index     | hit   | <1> 
------------------------ '!'
3.1.2     | 0     | 0   

index: 4.1 grade: 66.67% (2/3) line: 132 source: assign MEM_ctrl_wr_en_w       = wr_addr_valid ? MEM_ctrl_wr_en       : 1'b0                 ;

wr_addr_valid ? MEM_ctrl_wr_en : 1'b0
<-----1----->   <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
4.1.3     | 0     | 0    | 0   -   

index: 5.1 grade: 66.67% (2/3/1) line: 133 source: assign MEM_ctrl_wr_addr_bus_w = wr_addr_valid ? MEM_ctrl_wr_addr_bus : {ADDR_WIDTH{1'b0}}   ;

wr_addr_valid ? MEM_ctrl_wr_addr_bus : {ADDR_WIDTH{1'b0}}
<-----1----->   <--------2--------->   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
5.1.3     | 0     | 0    | 0   -   0   

index: 6.1 grade: 50.00% (2/4) line: 135 source: assign wr_resp = MEM_ctrl_wr_en ? wr_resp_r : wr_resp_reg       ;

MEM_ctrl_wr_en ? wr_resp_r : wr_resp_reg
<-----1------>   <---2--->   <----3---->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
6.1.1     | 0     | 1    | 0   -   1   
6.1.2     | 0     | 1    | 1   1   -   

index: 8.1 grade: 33.33% (1/3) line: 158 source: assign rd_addr_valid = ((MEM_ctrl_rd_addr_bus >= 14'd0) && (MEM_ctrl_rd_addr_bus < 14'd16383))   ;

(MEM_ctrl_rd_addr_bus >= 14'd0) && (MEM_ctrl_rd_addr_bus < 14'd16383)
<--------------1-------------->    <---------------2---------------->

index     | hit   | <1> <2> 
---------------------------- '&&'
8.1.1     | 0     | 0   -   
8.1.2     | 0     | -   0   

index: 8.2 grade: 50.00% (1/2) line: 158 source: assign rd_addr_valid = ((MEM_ctrl_rd_addr_bus >= 14'd0) && (MEM_ctrl_rd_addr_bus < 14'd16383))   ;

(MEM_ctrl_rd_addr_bus >= 14'd0)
 <--------3--------->    <-4->

index     | hit   | <3>   <4>   
-------------------------------- '>='
8.2.1     | 0     | lhs < rhs   

index: 8.3 grade: 50.00% (1/2) line: 158 source: assign rd_addr_valid = ((MEM_ctrl_rd_addr_bus >= 14'd0) && (MEM_ctrl_rd_addr_bus < 14'd16383))   ;

(MEM_ctrl_rd_addr_bus < 14'd16383)
 <--------5--------->   <---6--->

index     | hit   | <5>   <6>   
-------------------------------- '<'
8.3.2     | 0     | lhs >= rhs  

index: 10.1 grade: 50.00% (1/2) line: 171 source: else if(!rd_addr_valid)

! rd_addr_valid
  <-----1----->

index     | hit   | <1> 
------------------------ '!'
10.1.2    | 0     | 0   

index: 11.1 grade: 66.67% (2/3) line: 182 source: assign MEM_ctrl_rd_en_w       = rd_addr_valid ? MEM_ctrl_rd_en       : 1'b0                 ;

rd_addr_valid ? MEM_ctrl_rd_en : 1'b0
<-----1----->   <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
11.1.3    | 0     | 0    | 0   -   

index: 12.1 grade: 66.67% (2/3/1) line: 183 source: assign MEM_ctrl_rd_addr_bus_w = rd_addr_valid ? MEM_ctrl_rd_addr_bus : {ADDR_WIDTH{1'b0}}   ;

rd_addr_valid ? MEM_ctrl_rd_addr_bus : {ADDR_WIDTH{1'b0}}
<-----1----->   <--------2--------->   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
12.1.3    | 0     | 0    | 0   -   0   

index: 13.1 grade: 50.00% (2/4) line: 185 source: assign rd_resp = MEM_ctrl_rd_en ? rd_resp_r : rd_resp_reg       ;

MEM_ctrl_rd_en ? rd_resp_r : rd_resp_reg
<-----1------>   <---2--->   <----3---->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
13.1.1    | 0     | 1    | 0   -   1   
13.1.2    | 0     | 1    | 1   1   -   

index: 16.1 grade: 66.67% (2/3/2) line: 217 source: else if(((GLOBAL_MEM_INIT==1) || (GLOBAL_MEM_INIT==0))  && (MEM_ctrl_mem_init) && (counter<DEPTH))

(((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter < DEPTH)
  <---------1---------->     <------2------>           <-------4------->     <-------5------->

index     | hit   | rval | <1> <2> <4> <5> 
-------------------------------------------
16.1.3    | 0     | 0    | -   -   -   0   

index: 16.3 grade: 50.00% (1/2) line: 217 source: else if(((GLOBAL_MEM_INIT==1) || (GLOBAL_MEM_INIT==0))  && (MEM_ctrl_mem_init) && (counter<DEPTH))

(counter < DEPTH)
 <--8-->   <-9->

index     | hit   | <8>   <9>   
-------------------------------- '<'
16.3.2    | 0     | lhs >= rhs  

index: 19.1 grade: 66.67% (2/3) line: 258 source: if(wr_addr_valid || rd_addr_valid)

wr_addr_valid || rd_addr_valid
<-----1----->    <-----2----->

index     | hit   | <1> <2> 
---------------------------- '||'
19.1.3    | 0     | 0   0   

index: 20.1 grade: 66.67% (2/3/2) line: 260 source: if(((GLOBAL_MEM_INIT==1)||(GLOBAL_MEM_INIT==0)) && (MEM_ctrl_mem_init)  && (counter<DEPTH))

(((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter < DEPTH)
  <---------1---------->     <------2------>           <-------4------->     <-------5------->

index     | hit   | rval | <1> <2> <4> <5> 
-------------------------------------------
20.1.3    | 0     | 0    | -   -   -   0   

index: 20.3 grade: 50.00% (1/2) line: 260 source: if(((GLOBAL_MEM_INIT==1)||(GLOBAL_MEM_INIT==0)) && (MEM_ctrl_mem_init)  && (counter<DEPTH))

(counter < DEPTH)
 <--8-->   <-9->

index     | hit   | <8>   <9>   
-------------------------------- '<'
20.3.2    | 0     | lhs >= rhs  

index: 22.1 grade: 66.67% (2/3/2) line: 282 source: if(((GLOBAL_MEM_INIT==1)||(GLOBAL_MEM_INIT==0)) && (MEM_ctrl_mem_init) && (counter<DEPTH))

(((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter < DEPTH)
  <---------1---------->     <------2------>           <-------4------->     <-------5------->

index     | hit   | rval | <1> <2> <4> <5> 
-------------------------------------------
22.1.3    | 0     | 0    | -   -   -   0   

index: 22.3 grade: 50.00% (1/2) line: 282 source: if(((GLOBAL_MEM_INIT==1)||(GLOBAL_MEM_INIT==0)) && (MEM_ctrl_mem_init) && (counter<DEPTH))

(counter < DEPTH)
 <--8-->   <-9->

index     | hit   | <8>   <9>   
-------------------------------- '<'
22.3.2    | 0     | lhs >= rhs  

index: 23.1 grade: 66.67% (2/3/2) line: 319 source: if(((GLOBAL_MEM_INIT==1)||(GLOBAL_MEM_INIT==0)) && (MEM_ctrl_mem_init) && (counter<DEPTH))

(((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter < DEPTH)
  <---------1---------->     <------2------>           <-------4------->     <-------5------->

index     | hit   | rval | <1> <2> <4> <5> 
-------------------------------------------
23.1.3    | 0     | 0    | -   -   -   0   

index: 23.3 grade: 50.00% (1/2) line: 319 source: if(((GLOBAL_MEM_INIT==1)||(GLOBAL_MEM_INIT==0)) && (MEM_ctrl_mem_init) && (counter<DEPTH))

(counter < DEPTH)
 <--8-->   <-9->

index     | hit   | <8>   <9>   
-------------------------------- '<'
23.3.2    | 0     | lhs >= rhs  

index: 24.1 grade: 66.67% (2/3/1) line: 336 source: if((GLOBAL_MEM_INIT==0) && (MEM_ctrl_mem_init) && (counter<DEPTH))

((GLOBAL_MEM_INIT == 0) && MEM_ctrl_mem_init) && (counter < DEPTH)
  <------1------>          <-------3------->     <-------4------->

index     | hit   | rval | <1> <3> <4> 
---------------------------------------
24.1.2    | 0     | 0    | -   -   0   

index: 24.2 grade: 50.00% (1/2) line: 336 source: if((GLOBAL_MEM_INIT==0) && (MEM_ctrl_mem_init) && (counter<DEPTH))

(counter < DEPTH)
 <--5-->   <-6->

index     | hit   | <5>   <6>   
-------------------------------- '<'
24.2.2    | 0     | lhs >= rhs  

index: 25.1 grade: 66.67% (2/3/1) line: 340 source: else if((GLOBAL_MEM_INIT==1) && (MEM_ctrl_mem_init) && (counter<DEPTH))

((GLOBAL_MEM_INIT == 1) && MEM_ctrl_mem_init) && (counter < DEPTH)
 <---------1---------->    <-------2------->     <-------3------->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
25.1.3    | 0     | -   -   0   

index: 25.3 grade: 50.00% (1/2) line: 340 source: else if((GLOBAL_MEM_INIT==1) && (MEM_ctrl_mem_init) && (counter<DEPTH))

(counter < DEPTH)
 <--6-->   <-7->

index     | hit   | <6>   <7>   
-------------------------------- '<'
25.3.2    | 0     | lhs >= rhs  

index: 26.1 grade: 66.67% (2/3/1) line: 346 source: BRAM_wr_data   =  wr_addr_valid ? BRAM_wr_data_w   : {DATA_WIDTH{1'b0}}       ;

wr_addr_valid ? BRAM_wr_data_w : {DATA_WIDTH{1'b0}}
<-----1----->   <-----2------>   <-------3-------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
26.1.3    | 0     | 0    | 0   -   0   

index: 27.1 grade: 66.67% (2/3) line: 427 source: if(i_pwrite && (i_paddr==10'd0))

i_pwrite && (i_paddr == 10'd0)
<--1--->     <--2-->

index     | hit   | rval | <1> <2> 
-----------------------------------
27.1.1    | 0     | 1    | 1   0   


Instance name: zmc_axi4_top.mem_ctrl_inst.ECC_encoding_inst.parity_calculator_inst
Type name: parity_calculator
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/parity_calculator_wr.sv
Number of uncovered expressions: 7 of 195
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (1/2)  | 29     | wr_strobe == 4'b0001                               
2.1    | 50.00% (1/2)  | 34     | wr_strobe == 4'b0010                               
3.1    | 50.00% (1/2)  | 39     | wr_strobe == 4'b0100                               
4.1    | 50.00% (1/2)  | 44     | wr_strobe == 4'b1000                               
5.1    | 50.00% (1/2)  | 50     | wr_strobe == 4'b0011                               
6.1    | 50.00% (1/2)  | 55     | wr_strobe == 4'b0110                               
7.1    | 50.00% (1/2)  | 60     | wr_strobe == 4'b1100                               

index: 1.1 grade: 50.00% (1/2) line: 29 source: if(wr_strobe == 4'b0001)        // BYTE

wr_strobe == 4'b0001
<---1--->    <--2-->

index     | hit   | <1>   <2>   
-------------------------------- '=='
1.1.1     | 0     | lhs == rhs  

index: 2.1 grade: 50.00% (1/2) line: 34 source: else if(wr_strobe == 4'b0010)    // BYTE

wr_strobe == 4'b0010
<---1--->    <--2-->

index     | hit   | <1>   <2>   
-------------------------------- '=='
2.1.1     | 0     | lhs == rhs  

index: 3.1 grade: 50.00% (1/2) line: 39 source: else if(wr_strobe == 4'b0100)    // BYTE

wr_strobe == 4'b0100
<---1--->    <--2-->

index     | hit   | <1>   <2>   
-------------------------------- '=='
3.1.1     | 0     | lhs == rhs  

index: 4.1 grade: 50.00% (1/2) line: 44 source: else if(wr_strobe == 4'b1000)    // BYTE

wr_strobe == 4'b1000
<---1--->    <--2-->

index     | hit   | <1>   <2>   
-------------------------------- '=='
4.1.1     | 0     | lhs == rhs  

index: 5.1 grade: 50.00% (1/2) line: 50 source: else if(wr_strobe == 4'b0011)   // HALF WORD

wr_strobe == 4'b0011
<---1--->    <--2-->

index     | hit   | <1>   <2>   
-------------------------------- '=='
5.1.1     | 0     | lhs == rhs  

index: 6.1 grade: 50.00% (1/2) line: 55 source: else if (wr_strobe == 4'b0110)  // HALF WORD

wr_strobe == 4'b0110
<---1--->    <--2-->

index     | hit   | <1>   <2>   
-------------------------------- '=='
6.1.1     | 0     | lhs == rhs  

index: 7.1 grade: 50.00% (1/2) line: 60 source: else if (wr_strobe == 4'b1100) // HALF WORD

wr_strobe == 4'b1100
<---1--->    <--2-->

index     | hit   | <1>   <2>   
-------------------------------- '=='
7.1.1     | 0     | lhs == rhs  


Instance name: zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst.parity_calc_rd_inst
Type name: parity_calc_rd
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/parity_calculator_rd.sv
Number of uncovered expressions: 1 of 269
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
9.1    | 92.31% (12/13) | 140    | (((((rd_data_i[26] ^ rd_data_i[29]) ^ rd_data_i[27]) ^ rd_data_i[30]) ^ rd_data_i[28]) ^ rd_data_i[31]) ^ parity_in_rd[6] 

index: 9.1 grade: 92.31% (12/13) line: 140 source: rd_data_i[28]  ^ rd_data_i[31]  ^

(((((rd_data_i[26] ^ rd_data_i[29]) ^ rd_data_i[27]) ^ rd_data_i[30]) ^ rd_data_i[28]) ^ rd_data_i[31]) ^ parity_in_rd[6]
     <-----1----->   <-----2----->    <-----3----->    <-----4----->    <-----5----->    <-----6----->    <------7------>

Parity Tree for operator '^'
============================

<1> <2> <3> <4> <5> <6> <7> 
 B...B   B...B   B...B   B
   B.......B       B.....'
       B..............B
              E


Instance name: zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst.err_det_corr_inst
Type name: err_det_corr
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv
Number of uncovered expressions: 5 of 28
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
3.1    | 66.67% (2/3)  | 66     | (parity_rd_in[0] == 1'b1) && (parity_rd_in[6:1] != 6'd0) 
4.1    | 33.33% (1/3)  | 84     | (parity_rd_in[0] == 1'b0) && (parity_rd_in[6:1] != 6'd0) 
6.1    | 75.00% (6/8)  | 153    | (bit_swap_en && (ECC_en[0] == 1'b1)) ? (rd_data_r ^ mask) : rd_data_r1 

index: 3.1 grade: 66.67% (2/3) line: 66 source: else if((parity_rd_in[0]==1'b1) && (parity_rd_in[6:1]!=6'd0))           // DETECTING SINGLE BIT ERROR

(parity_rd_in[0] == 1'b1) && (parity_rd_in[6:1] != 6'd0)
<-----------1----------->     <-------2------->

index     | hit   | rval | <1> <2> 
-----------------------------------
3.1.2     | 0     | 0    | -   0   

index: 4.1 grade: 33.33% (1/3) line: 84 source: else if((parity_rd_in[0]==1'b0) && (parity_rd_in[6:1]!=6'd0))           // DETECTING DOUBLE BIT ERROR

(parity_rd_in[0] == 1'b0) && (parity_rd_in[6:1] != 6'd0)
 <------1------>              <-------3------->

index     | hit   | rval | <1> <3> 
-----------------------------------
4.1.2     | 0     | 0    | -   0   
4.1.3     | 0     | 0    | 1   -   

index: 6.1 grade: 75.00% (6/8) line: 153 source: assign rd_data_r2 = (bit_swap_en && ECC_en[0]==1'b1) ? (rd_data_r ^ mask) : rd_data_r1   ;

(bit_swap_en && (ECC_en[0] == 1'b1)) ? (rd_data_r ^ mask) : rd_data_r1
 <----1---->    <--------2-------->     <---3--->   <4->    <---5---->

index     | hit   | rval | <1> <2> <3> <4> <5> 
-----------------------------------------------
6.1.1     | 0     | 1    | 1   1   1   0   -   
6.1.5     | 0     | 0    | 1   1   0   0   -   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter
Type name: rggen_apb_adapter
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_apb_adapter.v
Number of uncovered expressions: 2 of 11
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
3.1    | 66.67% (2/3)  | 61     | w_bus_valid && w_bus_ready                         
4.1    | 66.67% (2/3)  | 66     | w_bus_valid && w_bus_ready                         

index: 3.1 grade: 66.67% (2/3) line: 61 source: r_pready  <= w_bus_valid && w_bus_ready;

w_bus_valid && w_bus_ready
<----1---->    <----2---->

index     | hit   | <1> <2> 
---------------------------- '&&'
3.1.2     | 0     | -   0   

index: 4.1 grade: 66.67% (2/3) line: 66 source: if (w_bus_valid && w_bus_ready) begin

w_bus_valid && w_bus_ready
<----1---->    <----2---->

index     | hit   | <1> <2> 
---------------------------- '&&'
4.1.2     | 0     | -   0   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common
Type name: rggen_adapter_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v
Number of uncovered expressions: 19 of 31
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
2.1    | 50.00% (1/2/1) | 57     | (PRE_DECODE != 0) ? pre_decode() : 1'b1            
3.1    | 0.00% (0/3)   | 67     | (address >= begin_address) && (address <= end_address) 
3.2    | 0.00% (0/2)   | 67     | (address >= begin_address)                         
3.3    | 0.00% (0/2)   | 67     | (address <= end_address)                           
4.1    | 50.00% (2/4)  | 72     | (i_bus_valid && w_inside_range) && (! r_busy)      
5.1    | 33.33% (1/3/1) | 80     | w_register_inactive ? DEFAULT_STATUS : w_register_status 
6.1    | 66.67% (2/3/1) | 81     | w_register_inactive ? DEFAULT_READ_DATA : w_register_read_data 
7.1    | 33.33% (1/3)  | 83     | (i_register_active == {REGISTERS{1'b0}}) || (! w_inside_range) 
7.2    | 50.00% (1/2)  | 83     | (i_register_active == {REGISTERS{1'b0}})           
8.1    | 50.00% (1/2)  | 84     | i_register_ready != {REGISTERS{1'b0}}              
9.1    | 33.33% (1/3)  | 85     | w_register_ready || w_register_inactive            

index: 2.1 grade: 50.00% (1/2/1) line: 57 source: assign  w_inside_range  = (PRE_DECODE != 0) ? pre_decode(i_bus_address) : 1'b1;

(PRE_DECODE != 0) ? pre_decode() : 1'b1
 <---1---->         <----3----->

index     | hit   | rval | <1> <3> 
-----------------------------------
2.1.1     | 0     | 1    | -   1   

index: 3.1 grade: 0.00% (0/3) line: 67 source: pre_decode    = (address >= begin_address) && (address <= end_address);

(address >= begin_address) && (address <= end_address)
<-----------1------------>    <----------2----------->

index     | hit   | <1> <2> 
---------------------------- '&&'
3.1.1     | 0     | 0   -   
3.1.2     | 0     | -   0   
3.1.3     | 0     | 1   1   

index: 3.2 grade: 0.00% (0/2) line: 67 source: pre_decode    = (address >= begin_address) && (address <= end_address);

(address >= begin_address)
 <--3-->    <-----4----->

index     | hit   | <3>   <4>   
-------------------------------- '>='
3.2.1     | 0     | lhs < rhs   
3.2.2     | 0     | lhs >= rhs  

index: 3.3 grade: 0.00% (0/2) line: 67 source: pre_decode    = (address >= begin_address) && (address <= end_address);

(address <= end_address)
 <--5-->    <----6---->

index     | hit   | <5>   <6>   
-------------------------------- '<='
3.3.1     | 0     | lhs > rhs   
3.3.2     | 0     | lhs <= rhs  

index: 4.1 grade: 50.00% (2/4) line: 72 source: assign  o_register_valid      = i_bus_valid && w_inside_range && (!r_busy);

(i_bus_valid && w_inside_range) && (! r_busy)
 <----1---->    <-----2------>        <-3-->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.2     | 0     | 0    | -   -   1   
4.1.3     | 0     | 0    | -   0   -   

index: 5.1 grade: 33.33% (1/3/1) line: 80 source: assign  o_bus_status    = (w_register_inactive) ? DEFAULT_STATUS    : w_register_status;

w_register_inactive ? DEFAULT_STATUS : w_register_status
<--------1-------->   <-----2------>   <-------3------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
5.1.1     | 0     | 1    | 0   -   1   
5.1.4     | 0     | 0    | 1   0   -   

index: 6.1 grade: 66.67% (2/3/1) line: 81 source: assign  o_bus_read_data = (w_register_inactive) ? DEFAULT_READ_DATA : w_register_read_data;

w_register_inactive ? DEFAULT_READ_DATA : w_register_read_data
<--------1-------->   <-------2------->   <--------3--------->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
6.1.4     | 0     | 0    | 1   0   -   

index: 7.1 grade: 33.33% (1/3) line: 83 source: assign  w_register_inactive = (i_register_active == {REGISTERS{1'b0}}) || (!w_inside_range);

(i_register_active == {REGISTERS{1'b0}}) || (! w_inside_range)
<------------------1------------------->       <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
7.1.1     | 0     | 1    | -   0   
7.1.2     | 0     | 1    | 1   -   

index: 7.2 grade: 50.00% (1/2) line: 83 source: assign  w_register_inactive = (i_register_active == {REGISTERS{1'b0}}) || (!w_inside_range);

(i_register_active == {REGISTERS{1'b0}})
 <-------3------->    <-------4------->

index     | hit   | <3>   <4>   
-------------------------------- '=='
7.2.1     | 0     | lhs == rhs  

index: 8.1 grade: 50.00% (1/2) line: 84 source: assign  w_register_ready    = (i_register_ready  != {REGISTERS{1'b0}});

i_register_ready != {REGISTERS{1'b0}}
<------1------->    <-------2------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
8.1.1     | 0     | lhs == rhs  

index: 9.1 grade: 33.33% (1/3) line: 85 source: assign  w_bus_ready         = w_register_ready || w_register_inactive;

w_register_ready || w_register_inactive
<------1------->    <--------2-------->

index     | hit   | <1> <2> 
---------------------------- '||'
9.1.2     | 0     | -   1   
9.1.3     | 0     | 0   0   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.g[0]
Type name: rggen_mux.g_T.g
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered expressions: 1 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 66.67% (2/3)  | 15     | i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}  

index: 1.1 grade: 66.67% (2/3) line: 15 source: assign  masked_data[WIDTH*i+:WIDTH] = i_data[WIDTH*i+:WIDTH] & {WIDTH{i_select[i]}};

i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}
<-----------1------------>   <--------2--------->

index     | hit   | <1> <2> 
---------------------------- '&'
1.1.3     | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.g[1]
Type name: rggen_mux.g_T.g
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered expressions: 1 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 66.67% (2/3)  | 15     | i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}  

index: 1.1 grade: 66.67% (2/3) line: 15 source: assign  masked_data[WIDTH*i+:WIDTH] = i_data[WIDTH*i+:WIDTH] & {WIDTH{i_select[i]}};

i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}
<-----------1------------>   <--------2--------->

index     | hit   | <1> <2> 
---------------------------- '&'
1.1.3     | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.g[2]
Type name: rggen_mux.g_T.g
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered expressions: 1 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 66.67% (2/3)  | 15     | i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}  

index: 1.1 grade: 66.67% (2/3) line: 15 source: assign  masked_data[WIDTH*i+:WIDTH] = i_data[WIDTH*i+:WIDTH] & {WIDTH{i_select[i]}};

i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}
<-----------1------------>   <--------2--------->

index     | hit   | <1> <2> 
---------------------------- '&'
1.1.3     | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.g[3]
Type name: rggen_mux.g_T.g
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered expressions: 1 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 66.67% (2/3)  | 15     | i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}  

index: 1.1 grade: 66.67% (2/3) line: 15 source: assign  masked_data[WIDTH*i+:WIDTH] = i_data[WIDTH*i+:WIDTH] & {WIDTH{i_select[i]}};

i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}
<-----------1------------>   <--------2--------->

index     | hit   | <1> <2> 
---------------------------- '&'
1.1.3     | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.g[4]
Type name: rggen_mux.g_T.g
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered expressions: 1 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 66.67% (2/3)  | 15     | i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}  

index: 1.1 grade: 66.67% (2/3) line: 15 source: assign  masked_data[WIDTH*i+:WIDTH] = i_data[WIDTH*i+:WIDTH] & {WIDTH{i_select[i]}};

i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}
<-----------1------------>   <--------2--------->

index     | hit   | <1> <2> 
---------------------------- '&'
1.1.3     | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.g[5]
Type name: rggen_mux.g_T.g
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered expressions: 1 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 66.67% (2/3)  | 15     | i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}  

index: 1.1 grade: 66.67% (2/3) line: 15 source: assign  masked_data[WIDTH*i+:WIDTH] = i_data[WIDTH*i+:WIDTH] & {WIDTH{i_select[i]}};

i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}
<-----------1------------>   <--------2--------->

index     | hit   | <1> <2> 
---------------------------- '&'
1.1.3     | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.g[6]
Type name: rggen_mux.g_T.g
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered expressions: 1 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 66.67% (2/3)  | 15     | i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}  

index: 1.1 grade: 66.67% (2/3) line: 15 source: assign  masked_data[WIDTH*i+:WIDTH] = i_data[WIDTH*i+:WIDTH] & {WIDTH{i_select[i]}};

i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}
<-----------1------------>   <--------2--------->

index     | hit   | <1> <2> 
---------------------------- '&'
1.1.3     | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.g[7]
Type name: rggen_mux.g_T.g
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered expressions: 1 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 66.67% (2/3)  | 15     | i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}  

index: 1.1 grade: 66.67% (2/3) line: 15 source: assign  masked_data[WIDTH*i+:WIDTH] = i_data[WIDTH*i+:WIDTH] & {WIDTH{i_select[i]}};

i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}
<-----------1------------>   <--------2--------->

index     | hit   | <1> <2> 
---------------------------- '&'
1.1.3     | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer
Type name: rggen_or_reducer
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered expressions: 21 of 21
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 0.00% (0/2)   | 18     | current_n > 0                                      
2.1    | 0.00% (0/3)   | 20     | (current_n > 4) && (half_n <= 4)                   
2.2    | 0.00% (0/2)   | 20     | (current_n > 4)                                    
2.3    | 0.00% (0/2)   | 20     | (half_n <= 4)                                      
3.1    | 0.00% (0/2)   | 23     | current_n >= 4                                     
4.1    | 0.00% (0/2)   | 34     | list_index < N                                     
5.1    | 0.00% (0/2)   | 49     | i < N                                              
6.1    | 0.00% (0/2)   | 50     | i == 0                                             
7.1    | 0.00% (0/2)   | 69     | i < N                                              
8.1    | 0.00% (0/2)   | 70     | ((sub_n_list[(16 * i)+:16] != 0) ? 1 : 0)          

index: 1.1 grade: 0.00% (0/2) line: 18 source: while (current_n > 0) begin

current_n > 0
<---1--->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '>'
1.1.1     | 0     | lhs > rhs   
1.1.2     | 0     | lhs <= rhs  

index: 2.1 grade: 0.00% (0/3) line: 20 source: if ((current_n > 4) && (half_n <= 4)) begin

(current_n > 4) && (half_n <= 4)
<------1------>    <-----2----->

index     | hit   | <1> <2> 
---------------------------- '&&'
2.1.1     | 0     | 0   -   
2.1.2     | 0     | -   0   
2.1.3     | 0     | 1   1   

index: 2.2 grade: 0.00% (0/2) line: 20 source: if ((current_n > 4) && (half_n <= 4)) begin

(current_n > 4)
 <---3--->   <4>

index     | hit   | <3>   <4>   
-------------------------------- '>'
2.2.1     | 0     | lhs > rhs   
2.2.2     | 0     | lhs <= rhs  

index: 2.3 grade: 0.00% (0/2) line: 20 source: if ((current_n > 4) && (half_n <= 4)) begin

(half_n <= 4)
 <-5-->    <6>

index     | hit   | <5>   <6>   
-------------------------------- '<='
2.3.1     | 0     | lhs > rhs   
2.3.2     | 0     | lhs <= rhs  

index: 3.1 grade: 0.00% (0/2) line: 23 source: else if (current_n >= 4) begin

current_n >= 4
<---1--->    <2>

index     | hit   | <1>   <2>   
-------------------------------- '>='
3.1.1     | 0     | lhs < rhs   
3.1.2     | 0     | lhs >= rhs  

index: 4.1 grade: 0.00% (0/2) line: 34 source: while (list_index < N) begin

list_index < N
<---1---->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '<'
4.1.1     | 0     | lhs < rhs   
4.1.2     | 0     | lhs >= rhs  

index: 5.1 grade: 0.00% (0/2) line: 49 source: for (i = 0;i < N;i = i + 1) begin

i < N
<1> <2>

index     | hit   | <1>   <2>   
-------------------------------- '<'
5.1.1     | 0     | lhs < rhs   
5.1.2     | 0     | lhs >= rhs  

index: 6.1 grade: 0.00% (0/2) line: 50 source: if (i == 0) begin

i == 0
<1>  <2>

index     | hit   | <1>   <2>   
-------------------------------- '=='
6.1.1     | 0     | lhs == rhs  
6.1.2     | 0     | lhs != rhs  

index: 7.1 grade: 0.00% (0/2) line: 69 source: for (i = 0;i < N;i = i + 1) begin

i < N
<1> <2>

index     | hit   | <1>   <2>   
-------------------------------- '<'
7.1.1     | 0     | lhs < rhs   
7.1.2     | 0     | lhs >= rhs  

index: 8.1 grade: 0.00% (0/2) line: 70 source: next_n  = next_n + ((sub_n_list[16*i+:16] != 0) ? 1 : 0);

((sub_n_list[(16 * i)+:16] != 0) ? 1 : 0)
  <----------1----------->

index     | hit   | rval | <1> 
-------------------------------
8.1.1     | 0     | 1    | 1   
8.1.2     | 0     | 0    | 0   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer.g_or_loop[0].g
Type name: rggen_or_reducer.g_or_loop.g_T
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered expressions: 4 of 5
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 20.00% (1/5)  | 88     | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH]) | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 2))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 3))+:WIDTH]) 

index: 1.1 grade: 20.00% (1/5) line: 88 source: | (i_data[WIDTH*(OFFSET_LIST[16*i+:16]+2)+:WIDTH] | i_data[WIDTH*(OFFSET_LIST[16*i+:16]+3)+:WIDTH]);

(i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH]) | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 2))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 3))+:WIDTH])
 <--------------------------1--------------------------->   <--------------------------2--------------------------->     <--------------------------3--------------------------->   <--------------------------4--------------------------->

index     | hit   | <1> <2> <3> <4> 
------------------------------------ '|'
1.1.1     | 0     | 1   -   -   -   
1.1.2     | 0     | -   1   -   -   
1.1.3     | 0     | -   -   1   -   
1.1.4     | 0     | -   -   -   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer.g_or_loop[1].g
Type name: rggen_or_reducer.g_or_loop.g_T
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered expressions: 4 of 5
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 20.00% (1/5)  | 88     | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH]) | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 2))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 3))+:WIDTH]) 

index: 1.1 grade: 20.00% (1/5) line: 88 source: | (i_data[WIDTH*(OFFSET_LIST[16*i+:16]+2)+:WIDTH] | i_data[WIDTH*(OFFSET_LIST[16*i+:16]+3)+:WIDTH]);

(i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH]) | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 2))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 3))+:WIDTH])
 <--------------------------1--------------------------->   <--------------------------2--------------------------->     <--------------------------3--------------------------->   <--------------------------4--------------------------->

index     | hit   | <1> <2> <3> <4> 
------------------------------------ '|'
1.1.1     | 0     | 1   -   -   -   
1.1.2     | 0     | -   1   -   -   
1.1.3     | 0     | -   -   1   -   
1.1.4     | 0     | -   -   -   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer.g_reduce.u_reducer
Type name: rggen_or_reducer
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered expressions: 21 of 21
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 0.00% (0/2)   | 18     | current_n > 0                                      
2.1    | 0.00% (0/3)   | 20     | (current_n > 4) && (half_n <= 4)                   
2.2    | 0.00% (0/2)   | 20     | (current_n > 4)                                    
2.3    | 0.00% (0/2)   | 20     | (half_n <= 4)                                      
3.1    | 0.00% (0/2)   | 23     | current_n >= 4                                     
4.1    | 0.00% (0/2)   | 34     | list_index < N                                     
5.1    | 0.00% (0/2)   | 49     | i < N                                              
6.1    | 0.00% (0/2)   | 50     | i == 0                                             
7.1    | 0.00% (0/2)   | 69     | i < N                                              
8.1    | 0.00% (0/2)   | 70     | ((sub_n_list[(16 * i)+:16] != 0) ? 1 : 0)          

index: 1.1 grade: 0.00% (0/2) line: 18 source: while (current_n > 0) begin

current_n > 0
<---1--->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '>'
1.1.1     | 0     | lhs > rhs   
1.1.2     | 0     | lhs <= rhs  

index: 2.1 grade: 0.00% (0/3) line: 20 source: if ((current_n > 4) && (half_n <= 4)) begin

(current_n > 4) && (half_n <= 4)
<------1------>    <-----2----->

index     | hit   | <1> <2> 
---------------------------- '&&'
2.1.1     | 0     | 0   -   
2.1.2     | 0     | -   0   
2.1.3     | 0     | 1   1   

index: 2.2 grade: 0.00% (0/2) line: 20 source: if ((current_n > 4) && (half_n <= 4)) begin

(current_n > 4)
 <---3--->   <4>

index     | hit   | <3>   <4>   
-------------------------------- '>'
2.2.1     | 0     | lhs > rhs   
2.2.2     | 0     | lhs <= rhs  

index: 2.3 grade: 0.00% (0/2) line: 20 source: if ((current_n > 4) && (half_n <= 4)) begin

(half_n <= 4)
 <-5-->    <6>

index     | hit   | <5>   <6>   
-------------------------------- '<='
2.3.1     | 0     | lhs > rhs   
2.3.2     | 0     | lhs <= rhs  

index: 3.1 grade: 0.00% (0/2) line: 23 source: else if (current_n >= 4) begin

current_n >= 4
<---1--->    <2>

index     | hit   | <1>   <2>   
-------------------------------- '>='
3.1.1     | 0     | lhs < rhs   
3.1.2     | 0     | lhs >= rhs  

index: 4.1 grade: 0.00% (0/2) line: 34 source: while (list_index < N) begin

list_index < N
<---1---->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '<'
4.1.1     | 0     | lhs < rhs   
4.1.2     | 0     | lhs >= rhs  

index: 5.1 grade: 0.00% (0/2) line: 49 source: for (i = 0;i < N;i = i + 1) begin

i < N
<1> <2>

index     | hit   | <1>   <2>   
-------------------------------- '<'
5.1.1     | 0     | lhs < rhs   
5.1.2     | 0     | lhs >= rhs  

index: 6.1 grade: 0.00% (0/2) line: 50 source: if (i == 0) begin

i == 0
<1>  <2>

index     | hit   | <1>   <2>   
-------------------------------- '=='
6.1.1     | 0     | lhs == rhs  
6.1.2     | 0     | lhs != rhs  

index: 7.1 grade: 0.00% (0/2) line: 69 source: for (i = 0;i < N;i = i + 1) begin

i < N
<1> <2>

index     | hit   | <1>   <2>   
-------------------------------- '<'
7.1.1     | 0     | lhs < rhs   
7.1.2     | 0     | lhs >= rhs  

index: 8.1 grade: 0.00% (0/2) line: 70 source: next_n  = next_n + ((sub_n_list[16*i+:16] != 0) ? 1 : 0);

((sub_n_list[(16 * i)+:16] != 0) ? 1 : 0)
  <----------1----------->

index     | hit   | rval | <1> 
-------------------------------
8.1.1     | 0     | 1    | 1   
8.1.2     | 0     | 0    | 0   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer.g_reduce.u_reducer.g_or_loop[0].g
Type name: rggen_or_reducer.g_or_loop.g_T_F_F
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered expressions: 2 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 33.33% (1/3)  | 95     | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH] 

index: 1.1 grade: 33.33% (1/3) line: 95 source: assign  next_data[WIDTH*i+:WIDTH] = i_data[WIDTH*(OFFSET_LIST[16*i+:16]+0)+:WIDTH] | i_data[WIDTH*(OFFSET_LIST[16*i+:16]+1)+:WIDTH];

i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH]
<--------------------------1--------------------------->   <--------------------------2--------------------------->

index     | hit   | <1> <2> 
---------------------------- '|'
1.1.1     | 0     | 1   -   
1.1.2     | 0     | -   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.g[3]
Type name: rggen_mux.g_T.g
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered expressions: 1 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 66.67% (2/3)  | 15     | i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}  

index: 1.1 grade: 66.67% (2/3) line: 15 source: assign  masked_data[WIDTH*i+:WIDTH] = i_data[WIDTH*i+:WIDTH] & {WIDTH{i_select[i]}};

i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}
<-----------1------------>   <--------2--------->

index     | hit   | <1> <2> 
---------------------------- '&'
1.1.3     | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.g[4]
Type name: rggen_mux.g_T.g
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered expressions: 2 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 33.33% (1/3)  | 15     | i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}  

index: 1.1 grade: 33.33% (1/3) line: 15 source: assign  masked_data[WIDTH*i+:WIDTH] = i_data[WIDTH*i+:WIDTH] & {WIDTH{i_select[i]}};

i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}
<-----------1------------>   <--------2--------->

index     | hit   | <1> <2> 
---------------------------- '&'
1.1.1     | 0     | 0   -   
1.1.3     | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.g[5]
Type name: rggen_mux.g_T.g
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered expressions: 2 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 33.33% (1/3)  | 15     | i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}  

index: 1.1 grade: 33.33% (1/3) line: 15 source: assign  masked_data[WIDTH*i+:WIDTH] = i_data[WIDTH*i+:WIDTH] & {WIDTH{i_select[i]}};

i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}
<-----------1------------>   <--------2--------->

index     | hit   | <1> <2> 
---------------------------- '&'
1.1.1     | 0     | 0   -   
1.1.3     | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.g[6]
Type name: rggen_mux.g_T.g
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered expressions: 2 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 33.33% (1/3)  | 15     | i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}  

index: 1.1 grade: 33.33% (1/3) line: 15 source: assign  masked_data[WIDTH*i+:WIDTH] = i_data[WIDTH*i+:WIDTH] & {WIDTH{i_select[i]}};

i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}
<-----------1------------>   <--------2--------->

index     | hit   | <1> <2> 
---------------------------- '&'
1.1.1     | 0     | 0   -   
1.1.3     | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.g[7]
Type name: rggen_mux.g_T.g
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered expressions: 2 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 33.33% (1/3)  | 15     | i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}  

index: 1.1 grade: 33.33% (1/3) line: 15 source: assign  masked_data[WIDTH*i+:WIDTH] = i_data[WIDTH*i+:WIDTH] & {WIDTH{i_select[i]}};

i_data[(WIDTH * i)+:WIDTH] & {WIDTH{i_select[i]}}
<-----------1------------>   <--------2--------->

index     | hit   | <1> <2> 
---------------------------- '&'
1.1.1     | 0     | 0   -   
1.1.3     | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.u_reducer
Type name: rggen_or_reducer
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered expressions: 21 of 21
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 0.00% (0/2)   | 18     | current_n > 0                                      
2.1    | 0.00% (0/3)   | 20     | (current_n > 4) && (half_n <= 4)                   
2.2    | 0.00% (0/2)   | 20     | (current_n > 4)                                    
2.3    | 0.00% (0/2)   | 20     | (half_n <= 4)                                      
3.1    | 0.00% (0/2)   | 23     | current_n >= 4                                     
4.1    | 0.00% (0/2)   | 34     | list_index < N                                     
5.1    | 0.00% (0/2)   | 49     | i < N                                              
6.1    | 0.00% (0/2)   | 50     | i == 0                                             
7.1    | 0.00% (0/2)   | 69     | i < N                                              
8.1    | 0.00% (0/2)   | 70     | ((sub_n_list[(16 * i)+:16] != 0) ? 1 : 0)          

index: 1.1 grade: 0.00% (0/2) line: 18 source: while (current_n > 0) begin

current_n > 0
<---1--->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '>'
1.1.1     | 0     | lhs > rhs   
1.1.2     | 0     | lhs <= rhs  

index: 2.1 grade: 0.00% (0/3) line: 20 source: if ((current_n > 4) && (half_n <= 4)) begin

(current_n > 4) && (half_n <= 4)
<------1------>    <-----2----->

index     | hit   | <1> <2> 
---------------------------- '&&'
2.1.1     | 0     | 0   -   
2.1.2     | 0     | -   0   
2.1.3     | 0     | 1   1   

index: 2.2 grade: 0.00% (0/2) line: 20 source: if ((current_n > 4) && (half_n <= 4)) begin

(current_n > 4)
 <---3--->   <4>

index     | hit   | <3>   <4>   
-------------------------------- '>'
2.2.1     | 0     | lhs > rhs   
2.2.2     | 0     | lhs <= rhs  

index: 2.3 grade: 0.00% (0/2) line: 20 source: if ((current_n > 4) && (half_n <= 4)) begin

(half_n <= 4)
 <-5-->    <6>

index     | hit   | <5>   <6>   
-------------------------------- '<='
2.3.1     | 0     | lhs > rhs   
2.3.2     | 0     | lhs <= rhs  

index: 3.1 grade: 0.00% (0/2) line: 23 source: else if (current_n >= 4) begin

current_n >= 4
<---1--->    <2>

index     | hit   | <1>   <2>   
-------------------------------- '>='
3.1.1     | 0     | lhs < rhs   
3.1.2     | 0     | lhs >= rhs  

index: 4.1 grade: 0.00% (0/2) line: 34 source: while (list_index < N) begin

list_index < N
<---1---->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '<'
4.1.1     | 0     | lhs < rhs   
4.1.2     | 0     | lhs >= rhs  

index: 5.1 grade: 0.00% (0/2) line: 49 source: for (i = 0;i < N;i = i + 1) begin

i < N
<1> <2>

index     | hit   | <1>   <2>   
-------------------------------- '<'
5.1.1     | 0     | lhs < rhs   
5.1.2     | 0     | lhs >= rhs  

index: 6.1 grade: 0.00% (0/2) line: 50 source: if (i == 0) begin

i == 0
<1>  <2>

index     | hit   | <1>   <2>   
-------------------------------- '=='
6.1.1     | 0     | lhs == rhs  
6.1.2     | 0     | lhs != rhs  

index: 7.1 grade: 0.00% (0/2) line: 69 source: for (i = 0;i < N;i = i + 1) begin

i < N
<1> <2>

index     | hit   | <1>   <2>   
-------------------------------- '<'
7.1.1     | 0     | lhs < rhs   
7.1.2     | 0     | lhs >= rhs  

index: 8.1 grade: 0.00% (0/2) line: 70 source: next_n  = next_n + ((sub_n_list[16*i+:16] != 0) ? 1 : 0);

((sub_n_list[(16 * i)+:16] != 0) ? 1 : 0)
  <----------1----------->

index     | hit   | rval | <1> 
-------------------------------
8.1.1     | 0     | 1    | 1   
8.1.2     | 0     | 0    | 0   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.u_reducer.g_or_loop[0].g
Type name: rggen_or_reducer.g_or_loop.g_T
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered expressions: 1 of 5
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 80.00% (4/5)  | 88     | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH]) | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 2))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 3))+:WIDTH]) 

index: 1.1 grade: 80.00% (4/5) line: 88 source: | (i_data[WIDTH*(OFFSET_LIST[16*i+:16]+2)+:WIDTH] | i_data[WIDTH*(OFFSET_LIST[16*i+:16]+3)+:WIDTH]);

(i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH]) | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 2))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 3))+:WIDTH])
 <--------------------------1--------------------------->   <--------------------------2--------------------------->     <--------------------------3--------------------------->   <--------------------------4--------------------------->

index     | hit   | <1> <2> <3> <4> 
------------------------------------ '|'
1.1.4     | 0     | -   -   -   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.u_reducer.g_or_loop[1].g
Type name: rggen_or_reducer.g_or_loop.g_T
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered expressions: 4 of 5
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 20.00% (1/5)  | 88     | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH]) | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 2))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 3))+:WIDTH]) 

index: 1.1 grade: 20.00% (1/5) line: 88 source: | (i_data[WIDTH*(OFFSET_LIST[16*i+:16]+2)+:WIDTH] | i_data[WIDTH*(OFFSET_LIST[16*i+:16]+3)+:WIDTH]);

(i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH]) | (i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 2))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 3))+:WIDTH])
 <--------------------------1--------------------------->   <--------------------------2--------------------------->     <--------------------------3--------------------------->   <--------------------------4--------------------------->

index     | hit   | <1> <2> <3> <4> 
------------------------------------ '|'
1.1.1     | 0     | 1   -   -   -   
1.1.2     | 0     | -   1   -   -   
1.1.3     | 0     | -   -   1   -   
1.1.4     | 0     | -   -   -   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.u_reducer.g_reduce.u_reducer
Type name: rggen_or_reducer
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered expressions: 21 of 21
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 0.00% (0/2)   | 18     | current_n > 0                                      
2.1    | 0.00% (0/3)   | 20     | (current_n > 4) && (half_n <= 4)                   
2.2    | 0.00% (0/2)   | 20     | (current_n > 4)                                    
2.3    | 0.00% (0/2)   | 20     | (half_n <= 4)                                      
3.1    | 0.00% (0/2)   | 23     | current_n >= 4                                     
4.1    | 0.00% (0/2)   | 34     | list_index < N                                     
5.1    | 0.00% (0/2)   | 49     | i < N                                              
6.1    | 0.00% (0/2)   | 50     | i == 0                                             
7.1    | 0.00% (0/2)   | 69     | i < N                                              
8.1    | 0.00% (0/2)   | 70     | ((sub_n_list[(16 * i)+:16] != 0) ? 1 : 0)          

index: 1.1 grade: 0.00% (0/2) line: 18 source: while (current_n > 0) begin

current_n > 0
<---1--->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '>'
1.1.1     | 0     | lhs > rhs   
1.1.2     | 0     | lhs <= rhs  

index: 2.1 grade: 0.00% (0/3) line: 20 source: if ((current_n > 4) && (half_n <= 4)) begin

(current_n > 4) && (half_n <= 4)
<------1------>    <-----2----->

index     | hit   | <1> <2> 
---------------------------- '&&'
2.1.1     | 0     | 0   -   
2.1.2     | 0     | -   0   
2.1.3     | 0     | 1   1   

index: 2.2 grade: 0.00% (0/2) line: 20 source: if ((current_n > 4) && (half_n <= 4)) begin

(current_n > 4)
 <---3--->   <4>

index     | hit   | <3>   <4>   
-------------------------------- '>'
2.2.1     | 0     | lhs > rhs   
2.2.2     | 0     | lhs <= rhs  

index: 2.3 grade: 0.00% (0/2) line: 20 source: if ((current_n > 4) && (half_n <= 4)) begin

(half_n <= 4)
 <-5-->    <6>

index     | hit   | <5>   <6>   
-------------------------------- '<='
2.3.1     | 0     | lhs > rhs   
2.3.2     | 0     | lhs <= rhs  

index: 3.1 grade: 0.00% (0/2) line: 23 source: else if (current_n >= 4) begin

current_n >= 4
<---1--->    <2>

index     | hit   | <1>   <2>   
-------------------------------- '>='
3.1.1     | 0     | lhs < rhs   
3.1.2     | 0     | lhs >= rhs  

index: 4.1 grade: 0.00% (0/2) line: 34 source: while (list_index < N) begin

list_index < N
<---1---->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '<'
4.1.1     | 0     | lhs < rhs   
4.1.2     | 0     | lhs >= rhs  

index: 5.1 grade: 0.00% (0/2) line: 49 source: for (i = 0;i < N;i = i + 1) begin

i < N
<1> <2>

index     | hit   | <1>   <2>   
-------------------------------- '<'
5.1.1     | 0     | lhs < rhs   
5.1.2     | 0     | lhs >= rhs  

index: 6.1 grade: 0.00% (0/2) line: 50 source: if (i == 0) begin

i == 0
<1>  <2>

index     | hit   | <1>   <2>   
-------------------------------- '=='
6.1.1     | 0     | lhs == rhs  
6.1.2     | 0     | lhs != rhs  

index: 7.1 grade: 0.00% (0/2) line: 69 source: for (i = 0;i < N;i = i + 1) begin

i < N
<1> <2>

index     | hit   | <1>   <2>   
-------------------------------- '<'
7.1.1     | 0     | lhs < rhs   
7.1.2     | 0     | lhs >= rhs  

index: 8.1 grade: 0.00% (0/2) line: 70 source: next_n  = next_n + ((sub_n_list[16*i+:16] != 0) ? 1 : 0);

((sub_n_list[(16 * i)+:16] != 0) ? 1 : 0)
  <----------1----------->

index     | hit   | rval | <1> 
-------------------------------
8.1.1     | 0     | 1    | 1   
8.1.2     | 0     | 0    | 0   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.u_reducer.g_reduce.u_reducer.g_or_loop[0].g
Type name: rggen_or_reducer.g_or_loop.g_T_F_F
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered expressions: 1 of 3
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 66.67% (2/3)  | 95     | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH] 

index: 1.1 grade: 66.67% (2/3) line: 95 source: assign  next_data[WIDTH*i+:WIDTH] = i_data[WIDTH*(OFFSET_LIST[16*i+:16]+0)+:WIDTH] | i_data[WIDTH*(OFFSET_LIST[16*i+:16]+1)+:WIDTH];

i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 0))+:WIDTH] | i_data[(WIDTH * (OFFSET_LIST[(16 * i)+:16] + 1))+:WIDTH]
<--------------------------1--------------------------->   <--------------------------2--------------------------->

index     | hit   | <1> <2> 
---------------------------- '|'
1.1.2     | 0     | -   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered expressions: 10 of 34
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
2.1    | 50.00% (2/4)  | 81     | (w_frontdoor_valid || w_backdoor_valid) || w_pending_valid 
3.1    | 50.00% (2/4)  | 82     | w_backdoor_valid ? w_read_mask[1] : w_read_mask[0] 
4.1    | 50.00% (2/4)  | 83     | w_backdoor_valid ? w_write_mask[1] : w_write_mask[0] 
5.1    | 50.00% (2/4)  | 84     | w_backdoor_valid ? w_write_data[1] : w_write_data[0] 
9.1    | 75.00% (3/4)  | 103    | (accessible && (write_access == bus_access[0])) && match[i] 
10.1   | 66.67% (2/3)  | 120    | (! w_backdoor_valid) && w_active                   

index: 2.1 grade: 50.00% (2/4) line: 81 source: assign  o_bit_field_valid       = w_frontdoor_valid || w_backdoor_valid || w_pending_valid;

(w_frontdoor_valid || w_backdoor_valid) || w_pending_valid
 <-------1------->    <------2------->     <------3------>

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
2.1.2     | 0     | -   1   -   
2.1.3     | 0     | -   -   1   

index: 3.1 grade: 50.00% (2/4) line: 82 source: assign  o_bit_field_read_mask   = (w_backdoor_valid) ? w_read_mask[1]  : w_read_mask[0];

w_backdoor_valid ? w_read_mask[1] : w_read_mask[0]
<------1------->   <-----2------>   <-----3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
3.1.2     | 0     | 1    | 1   1   -   
3.1.4     | 0     | 0    | 1   0   -   

index: 4.1 grade: 50.00% (2/4) line: 83 source: assign  o_bit_field_write_mask  = (w_backdoor_valid) ? w_write_mask[1] : w_write_mask[0];

w_backdoor_valid ? w_write_mask[1] : w_write_mask[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.2     | 0     | 1    | 1   1   -   
4.1.4     | 0     | 0    | 1   0   -   

index: 5.1 grade: 50.00% (2/4) line: 84 source: assign  o_bit_field_write_data  = (w_backdoor_valid) ? w_write_data[1] : w_write_data[0];

w_backdoor_valid ? w_write_data[1] : w_write_data[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
5.1.2     | 0     | 1    | 1   1   -   
5.1.4     | 0     | 0    | 1   0   -   

index: 9.1 grade: 75.00% (3/4) line: 103 source: if (accessible && (write_access == bus_access[0]) && match[i]) begin

(accessible && (write_access == bus_access[0])) && match[i]
 <---1---->    <--------------2-------------->     <--3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
9.1.1     | 0     | 0   -   -   

index: 10.1 grade: 66.67% (2/3) line: 120 source: assign  o_register_ready      = (!w_backdoor_valid) && w_active;

(! w_backdoor_valid) && w_active
   <------1------->     <--2--->

index     | hit   | rval | <1> <2> 
-----------------------------------
10.1.3    | 0     | 0    | 1   -   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered expressions: 13 of 19
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (2/4)  | 22     | (w_address_match && w_access_match) && i_additional_match 
2.1    | 0.00% (0/2)   | 32     | value > 0                                          
5.1    | 0.00% (0/3)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 
5.2    | 0.00% (0/2)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) 
5.3    | 0.00% (0/2)   | 49     | (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 
7.1    | 0.00% (0/2)   | 61     | ! access[ACCESS_BIT]                               

index: 1.1 grade: 50.00% (2/4) line: 22 source: assign  o_match         = w_address_match && w_access_match && i_additional_match;

(w_address_match && w_access_match) && i_additional_match
 <------1------>    <-----2------>     <-------3-------->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
1.1.2     | 0     | -   0   -   
1.1.3     | 0     | -   -   0   

index: 2.1 grade: 0.00% (0/2) line: 32 source: while (value > 0) begin

value > 0
<-1->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '>'
2.1.1     | 0     | lhs > rhs   
2.1.2     | 0     | lhs <= rhs  

index: 5.1 grade: 0.00% (0/3) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
<----------------------------1----------------------------->    <---------------------------2---------------------------->

index     | hit   | <1> <2> 
---------------------------- '&&'
5.1.1     | 0     | 0   -   
5.1.2     | 0     | -   0   
5.1.3     | 0     | 1   1   

index: 5.2 grade: 0.00% (0/2) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB])
 <----------3----------->    <-------------4-------------->

index     | hit   | <3>   <4>   
-------------------------------- '>='
5.2.1     | 0     | lhs < rhs   
5.2.2     | 0     | lhs >= rhs  

index: 5.3 grade: 0.00% (0/2) line: 49 source: (address[WIDTH-1:LSB] <= END_ADDRESS[WIDTH-1:LSB]  );

(address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
 <----------5----------->    <------------6------------->

index     | hit   | <5>   <6>   
-------------------------------- '<='
5.3.1     | 0     | lhs > rhs   
5.3.2     | 0     | lhs <= rhs  

index: 7.1 grade: 0.00% (0/2) line: 61 source: match_access  = !access[ACCESS_BIT];

! access[ACCESS_BIT]
  <-------1-------->

index     | hit   | <1> 
------------------------ '!'
7.1.1     | 0     | 1   
7.1.2     | 0     | 0   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.g_ECC_STATUS.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered expressions: 36 of 77
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
4.1    | 50.00% (2/4)  | 57     | ((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done) 
4.3    | 50.00% (1/2)  | 57     | (write_enable == SW_WRITE_ENABLE_POLARITY)         
5.1    | 75.00% (3/4)  | 59     | (valid && action[0]) && access[0]                  
6.1    | 75.00% (3/4)  | 60     | (valid && action[1]) && access[1]                  
7.1    | 50.00% (1/2)  | 71     | write_enable == HW_WRITE_ENABLE_POLARITY           
8.1    | 50.00% (1/2)  | 72     | set != {HW_SET_WIDTH{1'b0}}                        
9.1    | 50.00% (1/2)  | 73     | clear != {HW_CLEAR_WIDTH{1'b0}}                    
10.1   | 25.00% (1/4)  | 74     | (update[0] || update[1]) || update[2]              
15.1   | 0.00% (0/3)   | 136    | current_value & (~ masked_data[0])                 
16.1   | 0.00% (0/3)   | 137    | current_value & (~ masked_data[1])                 
17.1   | 0.00% (0/3)   | 139    | current_value | masked_data[0]                     
18.1   | 0.00% (0/3)   | 140    | current_value | masked_data[1]                     
19.1   | 0.00% (0/4)   | 142    | current_value ^ masked_data[0]                     
20.1   | 0.00% (0/4)   | 143    | current_value ^ masked_data[1]                     
23.1   | 50.00% (1/2)  | 179    | write_enable == HW_WRITE_ENABLE_POLARITY           
24.1   | 50.00% (2/4)  | 186    | (value & (~ set_clear[1])) | set_clear[0]          
25.1   | 66.67% (2/3)  | 202    | w_read_data & i_mask                               
26.1   | 66.67% (2/3)  | 206    | w_value & i_mask                                   

index: 4.1 grade: 50.00% (2/4) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done)
 <-------------1------------->    <-------------------2-------------------->        <---3---->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.2     | 0     | 0    | -   -   1   
4.1.3     | 0     | 0    | -   0   -   

index: 4.3 grade: 50.00% (1/2) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

(write_enable == SW_WRITE_ENABLE_POLARITY)
 <----6----->    <----------7----------->

index     | hit   | <6>   <7>   
-------------------------------- '=='
4.3.2     | 0     | lhs != rhs  

index: 5.1 grade: 75.00% (3/4) line: 59 source: get_sw_update[0]  = valid && action[0] && access[0];

(valid && action[0]) && access[0]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
5.1.4     | 0     | 1   1   1   

index: 6.1 grade: 75.00% (3/4) line: 60 source: get_sw_update[1]  = valid && action[1] && access[1];

(valid && action[1]) && access[1]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
6.1.2     | 0     | -   0   -   

index: 7.1 grade: 50.00% (1/2) line: 71 source: update[0]     = write_enable == HW_WRITE_ENABLE_POLARITY;

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
7.1.1     | 0     | lhs == rhs  

index: 8.1 grade: 50.00% (1/2) line: 72 source: update[1]     = set   != {HW_SET_WIDTH{1'b0}};

set != {HW_SET_WIDTH{1'b0}}
<1>    <--------2--------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
8.1.2     | 0     | lhs != rhs  

index: 9.1 grade: 50.00% (1/2) line: 73 source: update[2]     = clear != {HW_CLEAR_WIDTH{1'b0}};

clear != {HW_CLEAR_WIDTH{1'b0}}
<-1->    <---------2---------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
9.1.2     | 0     | lhs != rhs  

index: 10.1 grade: 25.00% (1/4) line: 74 source: get_hw_update = update[0] || update[1] || update[2];

(update[0] || update[1]) || update[2]
 <---1--->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
10.1.1    | 0     | 1   -   -   
10.1.2    | 0     | -   1   -   
10.1.3    | 0     | -   -   1   

index: 15.1 grade: 0.00% (0/3) line: 136 source: `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]);

current_value & (~ masked_data[0])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
15.1.1    | 0     | 1    | 1   0   
15.1.2    | 0     | 0    | -   1   
15.1.3    | 0     | 0    | 0   -   

index: 16.1 grade: 0.00% (0/3) line: 137 source: `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]);

current_value & (~ masked_data[1])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
16.1.1    | 0     | 1    | 1   0   
16.1.2    | 0     | 0    | -   1   
16.1.3    | 0     | 0    | 0   -   

index: 17.1 grade: 0.00% (0/3) line: 139 source: `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0];

current_value | masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
17.1.1    | 0     | 1   -   
17.1.2    | 0     | -   1   
17.1.3    | 0     | 0   0   

index: 18.1 grade: 0.00% (0/3) line: 140 source: `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1];

current_value | masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
18.1.1    | 0     | 1   -   
18.1.2    | 0     | -   1   
18.1.3    | 0     | 0   0   

index: 19.1 grade: 0.00% (0/4) line: 142 source: `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0];

current_value ^ masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
19.1.1    | 0     | 0   0   
19.1.2    | 0     | 0   1   
19.1.3    | 0     | 1   0   
19.1.4    | 0     | 1   1   

index: 20.1 grade: 0.00% (0/4) line: 143 source: `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1];

current_value ^ masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
20.1.1    | 0     | 0   0   
20.1.2    | 0     | 0   1   
20.1.3    | 0     | 1   0   
20.1.4    | 0     | 1   1   

index: 23.1 grade: 50.00% (1/2) line: 179 source: if (write_enable == HW_WRITE_ENABLE_POLARITY) begin

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
23.1.1    | 0     | lhs == rhs  

index: 24.1 grade: 50.00% (2/4) line: 186 source: get_hw_next_value = (value & (~set_clear[1])) | set_clear[0];

(value & (~ set_clear[1])) | set_clear[0]
 <-1->      <----2----->     <----3----->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
24.1.1    | 0     | 1    | -   -   1   
24.1.3    | 0     | 0    | -   1   0   

index: 25.1 grade: 66.67% (2/3) line: 202 source: assign  o_sw_read_data    = w_read_data & i_mask;

w_read_data & i_mask
<----1---->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
25.1.2    | 0     | -   0   

index: 26.1 grade: 66.67% (2/3) line: 206 source: assign  o_value           = w_value & i_mask;

w_value & i_mask
<--1-->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
26.1.2    | 0     | -   0   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.g_ECC_STATUS.u_bit_field.g_value
Type name: rggen_bit_field.g_value_T
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered expressions: 2 of 6
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
2.1    | 50.00% (2/4)  | 288    | (w_sw_update[0] || w_sw_update[1]) || w_hw_update  

index: 2.1 grade: 50.00% (2/4) line: 288 source: else if (w_sw_update[0] || w_sw_update[1] || w_hw_update) begin

(w_sw_update[0] || w_sw_update[1]) || w_hw_update
 <-----1------>    <-----2------>     <----3---->

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
2.1.1     | 0     | 1   -   -   
2.1.3     | 0     | -   -   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_EN_IRQ_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered expressions: 10 of 34
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
2.1    | 50.00% (2/4)  | 81     | (w_frontdoor_valid || w_backdoor_valid) || w_pending_valid 
3.1    | 50.00% (2/4)  | 82     | w_backdoor_valid ? w_read_mask[1] : w_read_mask[0] 
4.1    | 50.00% (2/4)  | 83     | w_backdoor_valid ? w_write_mask[1] : w_write_mask[0] 
5.1    | 50.00% (2/4)  | 84     | w_backdoor_valid ? w_write_data[1] : w_write_data[0] 
9.1    | 75.00% (3/4)  | 103    | (accessible && (write_access == bus_access[0])) && match[i] 
10.1   | 66.67% (2/3)  | 120    | (! w_backdoor_valid) && w_active                   

index: 2.1 grade: 50.00% (2/4) line: 81 source: assign  o_bit_field_valid       = w_frontdoor_valid || w_backdoor_valid || w_pending_valid;

(w_frontdoor_valid || w_backdoor_valid) || w_pending_valid
 <-------1------->    <------2------->     <------3------>

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
2.1.2     | 0     | -   1   -   
2.1.3     | 0     | -   -   1   

index: 3.1 grade: 50.00% (2/4) line: 82 source: assign  o_bit_field_read_mask   = (w_backdoor_valid) ? w_read_mask[1]  : w_read_mask[0];

w_backdoor_valid ? w_read_mask[1] : w_read_mask[0]
<------1------->   <-----2------>   <-----3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
3.1.2     | 0     | 1    | 1   1   -   
3.1.4     | 0     | 0    | 1   0   -   

index: 4.1 grade: 50.00% (2/4) line: 83 source: assign  o_bit_field_write_mask  = (w_backdoor_valid) ? w_write_mask[1] : w_write_mask[0];

w_backdoor_valid ? w_write_mask[1] : w_write_mask[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.2     | 0     | 1    | 1   1   -   
4.1.4     | 0     | 0    | 1   0   -   

index: 5.1 grade: 50.00% (2/4) line: 84 source: assign  o_bit_field_write_data  = (w_backdoor_valid) ? w_write_data[1] : w_write_data[0];

w_backdoor_valid ? w_write_data[1] : w_write_data[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
5.1.2     | 0     | 1    | 1   1   -   
5.1.4     | 0     | 0    | 1   0   -   

index: 9.1 grade: 75.00% (3/4) line: 103 source: if (accessible && (write_access == bus_access[0]) && match[i]) begin

(accessible && (write_access == bus_access[0])) && match[i]
 <---1---->    <--------------2-------------->     <--3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
9.1.1     | 0     | 0   -   -   

index: 10.1 grade: 66.67% (2/3) line: 120 source: assign  o_register_ready      = (!w_backdoor_valid) && w_active;

(! w_backdoor_valid) && w_active
   <------1------->     <--2--->

index     | hit   | rval | <1> <2> 
-----------------------------------
10.1.3    | 0     | 0    | 1   -   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_EN_IRQ_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered expressions: 13 of 19
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (2/4)  | 22     | (w_address_match && w_access_match) && i_additional_match 
2.1    | 0.00% (0/2)   | 32     | value > 0                                          
5.1    | 0.00% (0/3)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 
5.2    | 0.00% (0/2)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) 
5.3    | 0.00% (0/2)   | 49     | (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 
7.1    | 0.00% (0/2)   | 61     | ! access[ACCESS_BIT]                               

index: 1.1 grade: 50.00% (2/4) line: 22 source: assign  o_match         = w_address_match && w_access_match && i_additional_match;

(w_address_match && w_access_match) && i_additional_match
 <------1------>    <-----2------>     <-------3-------->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
1.1.2     | 0     | -   0   -   
1.1.3     | 0     | -   -   0   

index: 2.1 grade: 0.00% (0/2) line: 32 source: while (value > 0) begin

value > 0
<-1->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '>'
2.1.1     | 0     | lhs > rhs   
2.1.2     | 0     | lhs <= rhs  

index: 5.1 grade: 0.00% (0/3) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
<----------------------------1----------------------------->    <---------------------------2---------------------------->

index     | hit   | <1> <2> 
---------------------------- '&&'
5.1.1     | 0     | 0   -   
5.1.2     | 0     | -   0   
5.1.3     | 0     | 1   1   

index: 5.2 grade: 0.00% (0/2) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB])
 <----------3----------->    <-------------4-------------->

index     | hit   | <3>   <4>   
-------------------------------- '>='
5.2.1     | 0     | lhs < rhs   
5.2.2     | 0     | lhs >= rhs  

index: 5.3 grade: 0.00% (0/2) line: 49 source: (address[WIDTH-1:LSB] <= END_ADDRESS[WIDTH-1:LSB]  );

(address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
 <----------5----------->    <------------6------------->

index     | hit   | <5>   <6>   
-------------------------------- '<='
5.3.1     | 0     | lhs > rhs   
5.3.2     | 0     | lhs <= rhs  

index: 7.1 grade: 0.00% (0/2) line: 61 source: match_access  = !access[ACCESS_BIT];

! access[ACCESS_BIT]
  <-------1-------->

index     | hit   | <1> 
------------------------ '!'
7.1.1     | 0     | 1   
7.1.2     | 0     | 0   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_EN_IRQ_REG.g_ECC_EN_IRQ_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered expressions: 36 of 77
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
4.1    | 50.00% (2/4)  | 57     | ((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done) 
4.3    | 50.00% (1/2)  | 57     | (write_enable == SW_WRITE_ENABLE_POLARITY)         
5.1    | 75.00% (3/4)  | 59     | (valid && action[0]) && access[0]                  
6.1    | 75.00% (3/4)  | 60     | (valid && action[1]) && access[1]                  
7.1    | 50.00% (1/2)  | 71     | write_enable == HW_WRITE_ENABLE_POLARITY           
8.1    | 50.00% (1/2)  | 72     | set != {HW_SET_WIDTH{1'b0}}                        
9.1    | 50.00% (1/2)  | 73     | clear != {HW_CLEAR_WIDTH{1'b0}}                    
10.1   | 25.00% (1/4)  | 74     | (update[0] || update[1]) || update[2]              
15.1   | 0.00% (0/3)   | 136    | current_value & (~ masked_data[0])                 
16.1   | 0.00% (0/3)   | 137    | current_value & (~ masked_data[1])                 
17.1   | 0.00% (0/3)   | 139    | current_value | masked_data[0]                     
18.1   | 0.00% (0/3)   | 140    | current_value | masked_data[1]                     
19.1   | 0.00% (0/4)   | 142    | current_value ^ masked_data[0]                     
20.1   | 0.00% (0/4)   | 143    | current_value ^ masked_data[1]                     
23.1   | 50.00% (1/2)  | 179    | write_enable == HW_WRITE_ENABLE_POLARITY           
24.1   | 50.00% (2/4)  | 186    | (value & (~ set_clear[1])) | set_clear[0]          
25.1   | 66.67% (2/3)  | 202    | w_read_data & i_mask                               
26.1   | 66.67% (2/3)  | 206    | w_value & i_mask                                   

index: 4.1 grade: 50.00% (2/4) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done)
 <-------------1------------->    <-------------------2-------------------->        <---3---->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.2     | 0     | 0    | -   -   1   
4.1.3     | 0     | 0    | -   0   -   

index: 4.3 grade: 50.00% (1/2) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

(write_enable == SW_WRITE_ENABLE_POLARITY)
 <----6----->    <----------7----------->

index     | hit   | <6>   <7>   
-------------------------------- '=='
4.3.2     | 0     | lhs != rhs  

index: 5.1 grade: 75.00% (3/4) line: 59 source: get_sw_update[0]  = valid && action[0] && access[0];

(valid && action[0]) && access[0]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
5.1.4     | 0     | 1   1   1   

index: 6.1 grade: 75.00% (3/4) line: 60 source: get_sw_update[1]  = valid && action[1] && access[1];

(valid && action[1]) && access[1]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
6.1.2     | 0     | -   0   -   

index: 7.1 grade: 50.00% (1/2) line: 71 source: update[0]     = write_enable == HW_WRITE_ENABLE_POLARITY;

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
7.1.1     | 0     | lhs == rhs  

index: 8.1 grade: 50.00% (1/2) line: 72 source: update[1]     = set   != {HW_SET_WIDTH{1'b0}};

set != {HW_SET_WIDTH{1'b0}}
<1>    <--------2--------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
8.1.2     | 0     | lhs != rhs  

index: 9.1 grade: 50.00% (1/2) line: 73 source: update[2]     = clear != {HW_CLEAR_WIDTH{1'b0}};

clear != {HW_CLEAR_WIDTH{1'b0}}
<-1->    <---------2---------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
9.1.2     | 0     | lhs != rhs  

index: 10.1 grade: 25.00% (1/4) line: 74 source: get_hw_update = update[0] || update[1] || update[2];

(update[0] || update[1]) || update[2]
 <---1--->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
10.1.1    | 0     | 1   -   -   
10.1.2    | 0     | -   1   -   
10.1.3    | 0     | -   -   1   

index: 15.1 grade: 0.00% (0/3) line: 136 source: `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]);

current_value & (~ masked_data[0])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
15.1.1    | 0     | 1    | 1   0   
15.1.2    | 0     | 0    | -   1   
15.1.3    | 0     | 0    | 0   -   

index: 16.1 grade: 0.00% (0/3) line: 137 source: `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]);

current_value & (~ masked_data[1])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
16.1.1    | 0     | 1    | 1   0   
16.1.2    | 0     | 0    | -   1   
16.1.3    | 0     | 0    | 0   -   

index: 17.1 grade: 0.00% (0/3) line: 139 source: `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0];

current_value | masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
17.1.1    | 0     | 1   -   
17.1.2    | 0     | -   1   
17.1.3    | 0     | 0   0   

index: 18.1 grade: 0.00% (0/3) line: 140 source: `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1];

current_value | masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
18.1.1    | 0     | 1   -   
18.1.2    | 0     | -   1   
18.1.3    | 0     | 0   0   

index: 19.1 grade: 0.00% (0/4) line: 142 source: `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0];

current_value ^ masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
19.1.1    | 0     | 0   0   
19.1.2    | 0     | 0   1   
19.1.3    | 0     | 1   0   
19.1.4    | 0     | 1   1   

index: 20.1 grade: 0.00% (0/4) line: 143 source: `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1];

current_value ^ masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
20.1.1    | 0     | 0   0   
20.1.2    | 0     | 0   1   
20.1.3    | 0     | 1   0   
20.1.4    | 0     | 1   1   

index: 23.1 grade: 50.00% (1/2) line: 179 source: if (write_enable == HW_WRITE_ENABLE_POLARITY) begin

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
23.1.1    | 0     | lhs == rhs  

index: 24.1 grade: 50.00% (2/4) line: 186 source: get_hw_next_value = (value & (~set_clear[1])) | set_clear[0];

(value & (~ set_clear[1])) | set_clear[0]
 <-1->      <----2----->     <----3----->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
24.1.1    | 0     | 1    | -   -   1   
24.1.3    | 0     | 0    | -   1   0   

index: 25.1 grade: 66.67% (2/3) line: 202 source: assign  o_sw_read_data    = w_read_data & i_mask;

w_read_data & i_mask
<----1---->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
25.1.2    | 0     | -   0   

index: 26.1 grade: 66.67% (2/3) line: 206 source: assign  o_value           = w_value & i_mask;

w_value & i_mask
<--1-->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
26.1.2    | 0     | -   0   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_EN_IRQ_REG.g_ECC_EN_IRQ_REG.u_bit_field.g_value
Type name: rggen_bit_field.g_value_T
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered expressions: 2 of 6
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
2.1    | 50.00% (2/4)  | 288    | (w_sw_update[0] || w_sw_update[1]) || w_hw_update  

index: 2.1 grade: 50.00% (2/4) line: 288 source: else if (w_sw_update[0] || w_sw_update[1] || w_hw_update) begin

(w_sw_update[0] || w_sw_update[1]) || w_hw_update
 <-----1------>    <-----2------>     <----3---->

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
2.1.1     | 0     | 1   -   -   
2.1.3     | 0     | -   -   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_ONOFF_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered expressions: 10 of 34
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
2.1    | 50.00% (2/4)  | 81     | (w_frontdoor_valid || w_backdoor_valid) || w_pending_valid 
3.1    | 50.00% (2/4)  | 82     | w_backdoor_valid ? w_read_mask[1] : w_read_mask[0] 
4.1    | 50.00% (2/4)  | 83     | w_backdoor_valid ? w_write_mask[1] : w_write_mask[0] 
5.1    | 50.00% (2/4)  | 84     | w_backdoor_valid ? w_write_data[1] : w_write_data[0] 
9.1    | 75.00% (3/4)  | 103    | (accessible && (write_access == bus_access[0])) && match[i] 
10.1   | 66.67% (2/3)  | 120    | (! w_backdoor_valid) && w_active                   

index: 2.1 grade: 50.00% (2/4) line: 81 source: assign  o_bit_field_valid       = w_frontdoor_valid || w_backdoor_valid || w_pending_valid;

(w_frontdoor_valid || w_backdoor_valid) || w_pending_valid
 <-------1------->    <------2------->     <------3------>

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
2.1.2     | 0     | -   1   -   
2.1.3     | 0     | -   -   1   

index: 3.1 grade: 50.00% (2/4) line: 82 source: assign  o_bit_field_read_mask   = (w_backdoor_valid) ? w_read_mask[1]  : w_read_mask[0];

w_backdoor_valid ? w_read_mask[1] : w_read_mask[0]
<------1------->   <-----2------>   <-----3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
3.1.2     | 0     | 1    | 1   1   -   
3.1.4     | 0     | 0    | 1   0   -   

index: 4.1 grade: 50.00% (2/4) line: 83 source: assign  o_bit_field_write_mask  = (w_backdoor_valid) ? w_write_mask[1] : w_write_mask[0];

w_backdoor_valid ? w_write_mask[1] : w_write_mask[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.2     | 0     | 1    | 1   1   -   
4.1.4     | 0     | 0    | 1   0   -   

index: 5.1 grade: 50.00% (2/4) line: 84 source: assign  o_bit_field_write_data  = (w_backdoor_valid) ? w_write_data[1] : w_write_data[0];

w_backdoor_valid ? w_write_data[1] : w_write_data[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
5.1.2     | 0     | 1    | 1   1   -   
5.1.4     | 0     | 0    | 1   0   -   

index: 9.1 grade: 75.00% (3/4) line: 103 source: if (accessible && (write_access == bus_access[0]) && match[i]) begin

(accessible && (write_access == bus_access[0])) && match[i]
 <---1---->    <--------------2-------------->     <--3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
9.1.1     | 0     | 0   -   -   

index: 10.1 grade: 66.67% (2/3) line: 120 source: assign  o_register_ready      = (!w_backdoor_valid) && w_active;

(! w_backdoor_valid) && w_active
   <------1------->     <--2--->

index     | hit   | rval | <1> <2> 
-----------------------------------
10.1.3    | 0     | 0    | 1   -   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_ONOFF_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered expressions: 13 of 19
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (2/4)  | 22     | (w_address_match && w_access_match) && i_additional_match 
2.1    | 0.00% (0/2)   | 32     | value > 0                                          
5.1    | 0.00% (0/3)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 
5.2    | 0.00% (0/2)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) 
5.3    | 0.00% (0/2)   | 49     | (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 
7.1    | 0.00% (0/2)   | 61     | ! access[ACCESS_BIT]                               

index: 1.1 grade: 50.00% (2/4) line: 22 source: assign  o_match         = w_address_match && w_access_match && i_additional_match;

(w_address_match && w_access_match) && i_additional_match
 <------1------>    <-----2------>     <-------3-------->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
1.1.2     | 0     | -   0   -   
1.1.3     | 0     | -   -   0   

index: 2.1 grade: 0.00% (0/2) line: 32 source: while (value > 0) begin

value > 0
<-1->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '>'
2.1.1     | 0     | lhs > rhs   
2.1.2     | 0     | lhs <= rhs  

index: 5.1 grade: 0.00% (0/3) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
<----------------------------1----------------------------->    <---------------------------2---------------------------->

index     | hit   | <1> <2> 
---------------------------- '&&'
5.1.1     | 0     | 0   -   
5.1.2     | 0     | -   0   
5.1.3     | 0     | 1   1   

index: 5.2 grade: 0.00% (0/2) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB])
 <----------3----------->    <-------------4-------------->

index     | hit   | <3>   <4>   
-------------------------------- '>='
5.2.1     | 0     | lhs < rhs   
5.2.2     | 0     | lhs >= rhs  

index: 5.3 grade: 0.00% (0/2) line: 49 source: (address[WIDTH-1:LSB] <= END_ADDRESS[WIDTH-1:LSB]  );

(address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
 <----------5----------->    <------------6------------->

index     | hit   | <5>   <6>   
-------------------------------- '<='
5.3.1     | 0     | lhs > rhs   
5.3.2     | 0     | lhs <= rhs  

index: 7.1 grade: 0.00% (0/2) line: 61 source: match_access  = !access[ACCESS_BIT];

! access[ACCESS_BIT]
  <-------1-------->

index     | hit   | <1> 
------------------------ '!'
7.1.1     | 0     | 1   
7.1.2     | 0     | 0   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_ONOFF_REG.g_ECC_ONOFF_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered expressions: 36 of 77
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
4.1    | 50.00% (2/4)  | 57     | ((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done) 
4.3    | 50.00% (1/2)  | 57     | (write_enable == SW_WRITE_ENABLE_POLARITY)         
5.1    | 75.00% (3/4)  | 59     | (valid && action[0]) && access[0]                  
6.1    | 75.00% (3/4)  | 60     | (valid && action[1]) && access[1]                  
7.1    | 50.00% (1/2)  | 71     | write_enable == HW_WRITE_ENABLE_POLARITY           
8.1    | 50.00% (1/2)  | 72     | set != {HW_SET_WIDTH{1'b0}}                        
9.1    | 50.00% (1/2)  | 73     | clear != {HW_CLEAR_WIDTH{1'b0}}                    
10.1   | 25.00% (1/4)  | 74     | (update[0] || update[1]) || update[2]              
15.1   | 0.00% (0/3)   | 136    | current_value & (~ masked_data[0])                 
16.1   | 0.00% (0/3)   | 137    | current_value & (~ masked_data[1])                 
17.1   | 0.00% (0/3)   | 139    | current_value | masked_data[0]                     
18.1   | 0.00% (0/3)   | 140    | current_value | masked_data[1]                     
19.1   | 0.00% (0/4)   | 142    | current_value ^ masked_data[0]                     
20.1   | 0.00% (0/4)   | 143    | current_value ^ masked_data[1]                     
23.1   | 50.00% (1/2)  | 179    | write_enable == HW_WRITE_ENABLE_POLARITY           
24.1   | 50.00% (2/4)  | 186    | (value & (~ set_clear[1])) | set_clear[0]          
25.1   | 66.67% (2/3)  | 202    | w_read_data & i_mask                               
26.1   | 66.67% (2/3)  | 206    | w_value & i_mask                                   

index: 4.1 grade: 50.00% (2/4) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done)
 <-------------1------------->    <-------------------2-------------------->        <---3---->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.2     | 0     | 0    | -   -   1   
4.1.3     | 0     | 0    | -   0   -   

index: 4.3 grade: 50.00% (1/2) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

(write_enable == SW_WRITE_ENABLE_POLARITY)
 <----6----->    <----------7----------->

index     | hit   | <6>   <7>   
-------------------------------- '=='
4.3.2     | 0     | lhs != rhs  

index: 5.1 grade: 75.00% (3/4) line: 59 source: get_sw_update[0]  = valid && action[0] && access[0];

(valid && action[0]) && access[0]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
5.1.4     | 0     | 1   1   1   

index: 6.1 grade: 75.00% (3/4) line: 60 source: get_sw_update[1]  = valid && action[1] && access[1];

(valid && action[1]) && access[1]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
6.1.2     | 0     | -   0   -   

index: 7.1 grade: 50.00% (1/2) line: 71 source: update[0]     = write_enable == HW_WRITE_ENABLE_POLARITY;

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
7.1.1     | 0     | lhs == rhs  

index: 8.1 grade: 50.00% (1/2) line: 72 source: update[1]     = set   != {HW_SET_WIDTH{1'b0}};

set != {HW_SET_WIDTH{1'b0}}
<1>    <--------2--------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
8.1.2     | 0     | lhs != rhs  

index: 9.1 grade: 50.00% (1/2) line: 73 source: update[2]     = clear != {HW_CLEAR_WIDTH{1'b0}};

clear != {HW_CLEAR_WIDTH{1'b0}}
<-1->    <---------2---------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
9.1.2     | 0     | lhs != rhs  

index: 10.1 grade: 25.00% (1/4) line: 74 source: get_hw_update = update[0] || update[1] || update[2];

(update[0] || update[1]) || update[2]
 <---1--->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
10.1.1    | 0     | 1   -   -   
10.1.2    | 0     | -   1   -   
10.1.3    | 0     | -   -   1   

index: 15.1 grade: 0.00% (0/3) line: 136 source: `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]);

current_value & (~ masked_data[0])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
15.1.1    | 0     | 1    | 1   0   
15.1.2    | 0     | 0    | -   1   
15.1.3    | 0     | 0    | 0   -   

index: 16.1 grade: 0.00% (0/3) line: 137 source: `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]);

current_value & (~ masked_data[1])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
16.1.1    | 0     | 1    | 1   0   
16.1.2    | 0     | 0    | -   1   
16.1.3    | 0     | 0    | 0   -   

index: 17.1 grade: 0.00% (0/3) line: 139 source: `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0];

current_value | masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
17.1.1    | 0     | 1   -   
17.1.2    | 0     | -   1   
17.1.3    | 0     | 0   0   

index: 18.1 grade: 0.00% (0/3) line: 140 source: `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1];

current_value | masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
18.1.1    | 0     | 1   -   
18.1.2    | 0     | -   1   
18.1.3    | 0     | 0   0   

index: 19.1 grade: 0.00% (0/4) line: 142 source: `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0];

current_value ^ masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
19.1.1    | 0     | 0   0   
19.1.2    | 0     | 0   1   
19.1.3    | 0     | 1   0   
19.1.4    | 0     | 1   1   

index: 20.1 grade: 0.00% (0/4) line: 143 source: `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1];

current_value ^ masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
20.1.1    | 0     | 0   0   
20.1.2    | 0     | 0   1   
20.1.3    | 0     | 1   0   
20.1.4    | 0     | 1   1   

index: 23.1 grade: 50.00% (1/2) line: 179 source: if (write_enable == HW_WRITE_ENABLE_POLARITY) begin

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
23.1.1    | 0     | lhs == rhs  

index: 24.1 grade: 50.00% (2/4) line: 186 source: get_hw_next_value = (value & (~set_clear[1])) | set_clear[0];

(value & (~ set_clear[1])) | set_clear[0]
 <-1->      <----2----->     <----3----->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
24.1.1    | 0     | 1    | -   -   1   
24.1.3    | 0     | 0    | -   1   0   

index: 25.1 grade: 66.67% (2/3) line: 202 source: assign  o_sw_read_data    = w_read_data & i_mask;

w_read_data & i_mask
<----1---->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
25.1.2    | 0     | -   0   

index: 26.1 grade: 66.67% (2/3) line: 206 source: assign  o_value           = w_value & i_mask;

w_value & i_mask
<--1-->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
26.1.2    | 0     | -   0   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_ONOFF_REG.g_ECC_ONOFF_REG.u_bit_field.g_value
Type name: rggen_bit_field.g_value_T
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered expressions: 2 of 6
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
2.1    | 50.00% (2/4)  | 288    | (w_sw_update[0] || w_sw_update[1]) || w_hw_update  

index: 2.1 grade: 50.00% (2/4) line: 288 source: else if (w_sw_update[0] || w_sw_update[1] || w_hw_update) begin

(w_sw_update[0] || w_sw_update[1]) || w_hw_update
 <-----1------>    <-----2------>     <----3---->

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
2.1.1     | 0     | 1   -   -   
2.1.3     | 0     | -   -   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_CNT_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered expressions: 17 of 34
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (1/2)  | 40     | | {1'b0,w_match}                                   
2.1    | 25.00% (1/4)  | 81     | (w_frontdoor_valid || w_backdoor_valid) || w_pending_valid 
3.1    | 25.00% (1/4)  | 82     | w_backdoor_valid ? w_read_mask[1] : w_read_mask[0] 
4.1    | 25.00% (1/4)  | 83     | w_backdoor_valid ? w_write_mask[1] : w_write_mask[0] 
5.1    | 50.00% (2/4)  | 84     | w_backdoor_valid ? w_write_data[1] : w_write_data[0] 
6.1    | 66.67% (2/3)  | 86     | i_register_valid && w_active                       
9.1    | 50.00% (2/4)  | 103    | (accessible && (write_access == bus_access[0])) && match[i] 
10.1   | 33.33% (1/3)  | 120    | (! w_backdoor_valid) && w_active                   

index: 1.1 grade: 50.00% (1/2) line: 40 source: assign  w_active  = |{1'b0, w_match};

| {1'b0,w_match}
<------1------->

index     | hit   | <1> 
------------------------ '|'
1.1.1     | 0     | 1   

index: 2.1 grade: 25.00% (1/4) line: 81 source: assign  o_bit_field_valid       = w_frontdoor_valid || w_backdoor_valid || w_pending_valid;

(w_frontdoor_valid || w_backdoor_valid) || w_pending_valid
 <-------1------->    <------2------->     <------3------>

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
2.1.1     | 0     | 1   -   -   
2.1.2     | 0     | -   1   -   
2.1.3     | 0     | -   -   1   

index: 3.1 grade: 25.00% (1/4) line: 82 source: assign  o_bit_field_read_mask   = (w_backdoor_valid) ? w_read_mask[1]  : w_read_mask[0];

w_backdoor_valid ? w_read_mask[1] : w_read_mask[0]
<------1------->   <-----2------>   <-----3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
3.1.1     | 0     | 1    | 0   -   1   
3.1.2     | 0     | 1    | 1   1   -   
3.1.4     | 0     | 0    | 1   0   -   

index: 4.1 grade: 25.00% (1/4) line: 83 source: assign  o_bit_field_write_mask  = (w_backdoor_valid) ? w_write_mask[1] : w_write_mask[0];

w_backdoor_valid ? w_write_mask[1] : w_write_mask[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.1     | 0     | 1    | 0   -   1   
4.1.2     | 0     | 1    | 1   1   -   
4.1.4     | 0     | 0    | 1   0   -   

index: 5.1 grade: 50.00% (2/4) line: 84 source: assign  o_bit_field_write_data  = (w_backdoor_valid) ? w_write_data[1] : w_write_data[0];

w_backdoor_valid ? w_write_data[1] : w_write_data[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
5.1.2     | 0     | 1    | 1   1   -   
5.1.4     | 0     | 0    | 1   0   -   

index: 6.1 grade: 66.67% (2/3) line: 86 source: assign  w_frontdoor_valid = i_register_valid && w_active;

i_register_valid && w_active
<------1------->    <--2--->

index     | hit   | <1> <2> 
---------------------------- '&&'
6.1.3     | 0     | 1   1   

index: 9.1 grade: 50.00% (2/4) line: 103 source: if (accessible && (write_access == bus_access[0]) && match[i]) begin

(accessible && (write_access == bus_access[0])) && match[i]
 <---1---->    <--------------2-------------->     <--3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
9.1.1     | 0     | 0   -   -   
9.1.4     | 0     | 1   1   1   

index: 10.1 grade: 33.33% (1/3) line: 120 source: assign  o_register_ready      = (!w_backdoor_valid) && w_active;

(! w_backdoor_valid) && w_active
   <------1------->     <--2--->

index     | hit   | rval | <1> <2> 
-----------------------------------
10.1.1    | 0     | 1    | 0   1   
10.1.3    | 0     | 0    | 1   -   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_CNT_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered expressions: 15 of 19
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 25.00% (1/4)  | 22     | (w_address_match && w_access_match) && i_additional_match 
2.1    | 0.00% (0/2)   | 32     | value > 0                                          
4.1    | 50.00% (1/2)  | 44     | address[(WIDTH - 1):LSB] == START_ADDRESS[(WIDTH - 1):LSB] 
5.1    | 0.00% (0/3)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 
5.2    | 0.00% (0/2)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) 
5.3    | 0.00% (0/2)   | 49     | (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 
7.1    | 0.00% (0/2)   | 61     | ! access[ACCESS_BIT]                               

index: 1.1 grade: 25.00% (1/4) line: 22 source: assign  o_match         = w_address_match && w_access_match && i_additional_match;

(w_address_match && w_access_match) && i_additional_match
 <------1------>    <-----2------>     <-------3-------->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
1.1.2     | 0     | -   0   -   
1.1.3     | 0     | -   -   0   
1.1.4     | 0     | 1   1   1   

index: 2.1 grade: 0.00% (0/2) line: 32 source: while (value > 0) begin

value > 0
<-1->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '>'
2.1.1     | 0     | lhs > rhs   
2.1.2     | 0     | lhs <= rhs  

index: 4.1 grade: 50.00% (1/2) line: 44 source: match_address = (address[WIDTH-1:LSB] == START_ADDRESS[WIDTH-1:LSB]);

address[(WIDTH - 1):LSB] == START_ADDRESS[(WIDTH - 1):LSB]
<----------1----------->    <-------------2-------------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
4.1.1     | 0     | lhs == rhs  

index: 5.1 grade: 0.00% (0/3) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
<----------------------------1----------------------------->    <---------------------------2---------------------------->

index     | hit   | <1> <2> 
---------------------------- '&&'
5.1.1     | 0     | 0   -   
5.1.2     | 0     | -   0   
5.1.3     | 0     | 1   1   

index: 5.2 grade: 0.00% (0/2) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB])
 <----------3----------->    <-------------4-------------->

index     | hit   | <3>   <4>   
-------------------------------- '>='
5.2.1     | 0     | lhs < rhs   
5.2.2     | 0     | lhs >= rhs  

index: 5.3 grade: 0.00% (0/2) line: 49 source: (address[WIDTH-1:LSB] <= END_ADDRESS[WIDTH-1:LSB]  );

(address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
 <----------5----------->    <------------6------------->

index     | hit   | <5>   <6>   
-------------------------------- '<='
5.3.1     | 0     | lhs > rhs   
5.3.2     | 0     | lhs <= rhs  

index: 7.1 grade: 0.00% (0/2) line: 61 source: match_access  = !access[ACCESS_BIT];

! access[ACCESS_BIT]
  <-------1-------->

index     | hit   | <1> 
------------------------ '!'
7.1.1     | 0     | 1   
7.1.2     | 0     | 0   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_CNT_REG.g_CE_CNT_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered expressions: 48 of 77
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
3.1    | 50.00% (1/2)  | 56     | read_mask != {WIDTH{1'b0}}                         
4.1    | 25.00% (1/4)  | 57     | ((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done) 
4.2    | 50.00% (1/2)  | 57     | (write_mask != {WIDTH{1'b0}})                      
4.3    | 50.00% (1/2)  | 57     | (write_enable == SW_WRITE_ENABLE_POLARITY)         
5.1    | 75.00% (3/4)  | 59     | (valid && action[0]) && access[0]                  
6.1    | 50.00% (2/4)  | 60     | (valid && action[1]) && access[1]                  
7.1    | 50.00% (1/2)  | 71     | write_enable == HW_WRITE_ENABLE_POLARITY           
8.1    | 50.00% (1/2)  | 72     | set != {HW_SET_WIDTH{1'b0}}                        
9.1    | 50.00% (1/2)  | 73     | clear != {HW_CLEAR_WIDTH{1'b0}}                    
10.1   | 25.00% (1/4)  | 74     | (update[0] || update[1]) || update[2]              
12.1   | 66.67% (2/3)  | 132    | write_mask & (~ write_data)                        
13.1   | 66.67% (2/3)  | 133    | write_mask & write_data                            
14.1   | 25.00% (1/4)  | 135    | (current_value & (~ write_mask)) | masked_data[1]  
15.1   | 0.00% (0/3)   | 136    | current_value & (~ masked_data[0])                 
16.1   | 0.00% (0/3)   | 137    | current_value & (~ masked_data[1])                 
17.1   | 0.00% (0/3)   | 139    | current_value | masked_data[0]                     
18.1   | 0.00% (0/3)   | 140    | current_value | masked_data[1]                     
19.1   | 0.00% (0/4)   | 142    | current_value ^ masked_data[0]                     
20.1   | 0.00% (0/4)   | 143    | current_value ^ masked_data[1]                     
23.1   | 50.00% (1/2)  | 179    | write_enable == HW_WRITE_ENABLE_POLARITY           
24.1   | 25.00% (1/4)  | 186    | (value & (~ set_clear[1])) | set_clear[0]          
25.1   | 33.33% (1/3)  | 202    | w_read_data & i_mask                               
26.1   | 33.33% (1/3)  | 206    | w_value & i_mask                                   

index: 3.1 grade: 50.00% (1/2) line: 56 source: access[0] = (read_mask  != {WIDTH{1'b0}});

read_mask != {WIDTH{1'b0}}
<---1--->    <-----2----->

index     | hit   | <1>   <2>   
-------------------------------- '!='
3.1.2     | 0     | lhs != rhs  

index: 4.1 grade: 25.00% (1/4) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done)
 <-------------1------------->    <-------------------2-------------------->        <---3---->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.1     | 0     | 1    | 1   1   0   
4.1.2     | 0     | 0    | -   -   1   
4.1.3     | 0     | 0    | -   0   -   

index: 4.2 grade: 50.00% (1/2) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

(write_mask != {WIDTH{1'b0}})
 <---4---->    <-----5----->

index     | hit   | <4>   <5>   
-------------------------------- '!='
4.2.2     | 0     | lhs != rhs  

index: 4.3 grade: 50.00% (1/2) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

(write_enable == SW_WRITE_ENABLE_POLARITY)
 <----6----->    <----------7----------->

index     | hit   | <6>   <7>   
-------------------------------- '=='
4.3.2     | 0     | lhs != rhs  

index: 5.1 grade: 75.00% (3/4) line: 59 source: get_sw_update[0]  = valid && action[0] && access[0];

(valid && action[0]) && access[0]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
5.1.4     | 0     | 1   1   1   

index: 6.1 grade: 50.00% (2/4) line: 60 source: get_sw_update[1]  = valid && action[1] && access[1];

(valid && action[1]) && access[1]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
6.1.2     | 0     | -   0   -   
6.1.4     | 0     | 1   1   1   

index: 7.1 grade: 50.00% (1/2) line: 71 source: update[0]     = write_enable == HW_WRITE_ENABLE_POLARITY;

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
7.1.1     | 0     | lhs == rhs  

index: 8.1 grade: 50.00% (1/2) line: 72 source: update[1]     = set   != {HW_SET_WIDTH{1'b0}};

set != {HW_SET_WIDTH{1'b0}}
<1>    <--------2--------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
8.1.2     | 0     | lhs != rhs  

index: 9.1 grade: 50.00% (1/2) line: 73 source: update[2]     = clear != {HW_CLEAR_WIDTH{1'b0}};

clear != {HW_CLEAR_WIDTH{1'b0}}
<-1->    <---------2---------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
9.1.2     | 0     | lhs != rhs  

index: 10.1 grade: 25.00% (1/4) line: 74 source: get_hw_update = update[0] || update[1] || update[2];

(update[0] || update[1]) || update[2]
 <---1--->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
10.1.1    | 0     | 1   -   -   
10.1.2    | 0     | -   1   -   
10.1.3    | 0     | -   -   1   

index: 12.1 grade: 66.67% (2/3) line: 132 source: masked_data[0]  = write_mask & (~write_data);

write_mask & (~ write_data)
<---1---->      <---2---->

index     | hit   | rval | <1> <2> 
-----------------------------------
12.1.1    | 0     | 1    | 1   0   

index: 13.1 grade: 66.67% (2/3) line: 133 source: masked_data[1]  = write_mask & ( write_data);

write_mask & write_data
<---1---->   <---2---->

index     | hit   | <1> <2> 
---------------------------- '&'
13.1.3    | 0     | 1   1   

index: 14.1 grade: 25.00% (1/4) line: 135 source: `RGGEN_WRITE_DEFAULT:   value[1]  = (current_value & (~write_mask)) | masked_data[1];

(current_value & (~ write_mask)) | masked_data[1]
 <-----1----->      <---2---->     <-----3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
14.1.1    | 0     | 1    | -   -   1   
14.1.2    | 0     | 1    | 1   0   -   
14.1.3    | 0     | 0    | -   1   0   

index: 15.1 grade: 0.00% (0/3) line: 136 source: `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]);

current_value & (~ masked_data[0])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
15.1.1    | 0     | 1    | 1   0   
15.1.2    | 0     | 0    | -   1   
15.1.3    | 0     | 0    | 0   -   

index: 16.1 grade: 0.00% (0/3) line: 137 source: `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]);

current_value & (~ masked_data[1])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
16.1.1    | 0     | 1    | 1   0   
16.1.2    | 0     | 0    | -   1   
16.1.3    | 0     | 0    | 0   -   

index: 17.1 grade: 0.00% (0/3) line: 139 source: `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0];

current_value | masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
17.1.1    | 0     | 1   -   
17.1.2    | 0     | -   1   
17.1.3    | 0     | 0   0   

index: 18.1 grade: 0.00% (0/3) line: 140 source: `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1];

current_value | masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
18.1.1    | 0     | 1   -   
18.1.2    | 0     | -   1   
18.1.3    | 0     | 0   0   

index: 19.1 grade: 0.00% (0/4) line: 142 source: `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0];

current_value ^ masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
19.1.1    | 0     | 0   0   
19.1.2    | 0     | 0   1   
19.1.3    | 0     | 1   0   
19.1.4    | 0     | 1   1   

index: 20.1 grade: 0.00% (0/4) line: 143 source: `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1];

current_value ^ masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
20.1.1    | 0     | 0   0   
20.1.2    | 0     | 0   1   
20.1.3    | 0     | 1   0   
20.1.4    | 0     | 1   1   

index: 23.1 grade: 50.00% (1/2) line: 179 source: if (write_enable == HW_WRITE_ENABLE_POLARITY) begin

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
23.1.1    | 0     | lhs == rhs  

index: 24.1 grade: 25.00% (1/4) line: 186 source: get_hw_next_value = (value & (~set_clear[1])) | set_clear[0];

(value & (~ set_clear[1])) | set_clear[0]
 <-1->      <----2----->     <----3----->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
24.1.1    | 0     | 1    | -   -   1   
24.1.2    | 0     | 1    | 1   0   -   
24.1.3    | 0     | 0    | -   1   0   

index: 25.1 grade: 33.33% (1/3) line: 202 source: assign  o_sw_read_data    = w_read_data & i_mask;

w_read_data & i_mask
<----1---->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
25.1.2    | 0     | -   0   
25.1.3    | 0     | 1   1   

index: 26.1 grade: 33.33% (1/3) line: 206 source: assign  o_value           = w_value & i_mask;

w_value & i_mask
<--1-->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
26.1.2    | 0     | -   0   
26.1.3    | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_CNT_REG.g_CE_CNT_REG.u_bit_field.g_value
Type name: rggen_bit_field.g_value_T
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered expressions: 3 of 6
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
2.1    | 25.00% (1/4)  | 288    | (w_sw_update[0] || w_sw_update[1]) || w_hw_update  

index: 2.1 grade: 25.00% (1/4) line: 288 source: else if (w_sw_update[0] || w_sw_update[1] || w_hw_update) begin

(w_sw_update[0] || w_sw_update[1]) || w_hw_update
 <-----1------>    <-----2------>     <----3---->

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
2.1.1     | 0     | 1   -   -   
2.1.2     | 0     | -   1   -   
2.1.3     | 0     | -   -   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFD_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered expressions: 16 of 34
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (1/2)  | 40     | | {1'b0,w_match}                                   
2.1    | 25.00% (1/4)  | 81     | (w_frontdoor_valid || w_backdoor_valid) || w_pending_valid 
3.1    | 25.00% (1/4)  | 82     | w_backdoor_valid ? w_read_mask[1] : w_read_mask[0] 
4.1    | 25.00% (1/4)  | 83     | w_backdoor_valid ? w_write_mask[1] : w_write_mask[0] 
5.1    | 50.00% (2/4)  | 84     | w_backdoor_valid ? w_write_data[1] : w_write_data[0] 
6.1    | 66.67% (2/3)  | 86     | i_register_valid && w_active                       
9.1    | 75.00% (3/4)  | 103    | (accessible && (write_access == bus_access[0])) && match[i] 
10.1   | 33.33% (1/3)  | 120    | (! w_backdoor_valid) && w_active                   

index: 1.1 grade: 50.00% (1/2) line: 40 source: assign  w_active  = |{1'b0, w_match};

| {1'b0,w_match}
<------1------->

index     | hit   | <1> 
------------------------ '|'
1.1.1     | 0     | 1   

index: 2.1 grade: 25.00% (1/4) line: 81 source: assign  o_bit_field_valid       = w_frontdoor_valid || w_backdoor_valid || w_pending_valid;

(w_frontdoor_valid || w_backdoor_valid) || w_pending_valid
 <-------1------->    <------2------->     <------3------>

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
2.1.1     | 0     | 1   -   -   
2.1.2     | 0     | -   1   -   
2.1.3     | 0     | -   -   1   

index: 3.1 grade: 25.00% (1/4) line: 82 source: assign  o_bit_field_read_mask   = (w_backdoor_valid) ? w_read_mask[1]  : w_read_mask[0];

w_backdoor_valid ? w_read_mask[1] : w_read_mask[0]
<------1------->   <-----2------>   <-----3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
3.1.1     | 0     | 1    | 0   -   1   
3.1.2     | 0     | 1    | 1   1   -   
3.1.4     | 0     | 0    | 1   0   -   

index: 4.1 grade: 25.00% (1/4) line: 83 source: assign  o_bit_field_write_mask  = (w_backdoor_valid) ? w_write_mask[1] : w_write_mask[0];

w_backdoor_valid ? w_write_mask[1] : w_write_mask[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.1     | 0     | 1    | 0   -   1   
4.1.2     | 0     | 1    | 1   1   -   
4.1.4     | 0     | 0    | 1   0   -   

index: 5.1 grade: 50.00% (2/4) line: 84 source: assign  o_bit_field_write_data  = (w_backdoor_valid) ? w_write_data[1] : w_write_data[0];

w_backdoor_valid ? w_write_data[1] : w_write_data[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
5.1.2     | 0     | 1    | 1   1   -   
5.1.4     | 0     | 0    | 1   0   -   

index: 6.1 grade: 66.67% (2/3) line: 86 source: assign  w_frontdoor_valid = i_register_valid && w_active;

i_register_valid && w_active
<------1------->    <--2--->

index     | hit   | <1> <2> 
---------------------------- '&&'
6.1.3     | 0     | 1   1   

index: 9.1 grade: 75.00% (3/4) line: 103 source: if (accessible && (write_access == bus_access[0]) && match[i]) begin

(accessible && (write_access == bus_access[0])) && match[i]
 <---1---->    <--------------2-------------->     <--3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
9.1.4     | 0     | 1   1   1   

index: 10.1 grade: 33.33% (1/3) line: 120 source: assign  o_register_ready      = (!w_backdoor_valid) && w_active;

(! w_backdoor_valid) && w_active
   <------1------->     <--2--->

index     | hit   | rval | <1> <2> 
-----------------------------------
10.1.1    | 0     | 1    | 0   1   
10.1.3    | 0     | 0    | 1   -   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFD_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered expressions: 12 of 19
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (2/4)  | 22     | (w_address_match && w_access_match) && i_additional_match 
2.1    | 0.00% (0/2)   | 32     | value > 0                                          
4.1    | 50.00% (1/2)  | 44     | address[(WIDTH - 1):LSB] == START_ADDRESS[(WIDTH - 1):LSB] 
5.1    | 0.00% (0/3)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 
5.2    | 0.00% (0/2)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) 
5.3    | 0.00% (0/2)   | 49     | (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 

index: 1.1 grade: 50.00% (2/4) line: 22 source: assign  o_match         = w_address_match && w_access_match && i_additional_match;

(w_address_match && w_access_match) && i_additional_match
 <------1------>    <-----2------>     <-------3-------->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
1.1.3     | 0     | -   -   0   
1.1.4     | 0     | 1   1   1   

index: 2.1 grade: 0.00% (0/2) line: 32 source: while (value > 0) begin

value > 0
<-1->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '>'
2.1.1     | 0     | lhs > rhs   
2.1.2     | 0     | lhs <= rhs  

index: 4.1 grade: 50.00% (1/2) line: 44 source: match_address = (address[WIDTH-1:LSB] == START_ADDRESS[WIDTH-1:LSB]);

address[(WIDTH - 1):LSB] == START_ADDRESS[(WIDTH - 1):LSB]
<----------1----------->    <-------------2-------------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
4.1.1     | 0     | lhs == rhs  

index: 5.1 grade: 0.00% (0/3) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
<----------------------------1----------------------------->    <---------------------------2---------------------------->

index     | hit   | <1> <2> 
---------------------------- '&&'
5.1.1     | 0     | 0   -   
5.1.2     | 0     | -   0   
5.1.3     | 0     | 1   1   

index: 5.2 grade: 0.00% (0/2) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB])
 <----------3----------->    <-------------4-------------->

index     | hit   | <3>   <4>   
-------------------------------- '>='
5.2.1     | 0     | lhs < rhs   
5.2.2     | 0     | lhs >= rhs  

index: 5.3 grade: 0.00% (0/2) line: 49 source: (address[WIDTH-1:LSB] <= END_ADDRESS[WIDTH-1:LSB]  );

(address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
 <----------5----------->    <------------6------------->

index     | hit   | <5>   <6>   
-------------------------------- '<='
5.3.1     | 0     | lhs > rhs   
5.3.2     | 0     | lhs <= rhs  


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFD_REG.g_CE_FFD_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered expressions: 59 of 77
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
3.1    | 50.00% (1/2)  | 56     | read_mask != {WIDTH{1'b0}}                         
4.1    | 50.00% (2/4)  | 57     | ((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done) 
4.2    | 50.00% (1/2)  | 57     | (write_mask != {WIDTH{1'b0}})                      
4.3    | 50.00% (1/2)  | 57     | (write_enable == SW_WRITE_ENABLE_POLARITY)         
5.1    | 75.00% (3/4)  | 59     | (valid && action[0]) && access[0]                  
6.1    | 50.00% (2/4)  | 60     | (valid && action[1]) && access[1]                  
7.1    | 50.00% (1/2)  | 71     | write_enable == HW_WRITE_ENABLE_POLARITY           
8.1    | 50.00% (1/2)  | 72     | set != {HW_SET_WIDTH{1'b0}}                        
9.1    | 50.00% (1/2)  | 73     | clear != {HW_CLEAR_WIDTH{1'b0}}                    
10.1   | 25.00% (1/4)  | 74     | (update[0] || update[1]) || update[2]              
11.1   | 0.00% (0/1/1) | 90     | PRECEDENCE_ACCESS == 0                             
12.1   | 0.00% (0/3)   | 132    | write_mask & (~ write_data)                        
13.1   | 0.00% (0/3)   | 133    | write_mask & write_data                            
14.1   | 0.00% (0/4)   | 135    | (current_value & (~ write_mask)) | masked_data[1]  
15.1   | 0.00% (0/3)   | 136    | current_value & (~ masked_data[0])                 
16.1   | 0.00% (0/3)   | 137    | current_value & (~ masked_data[1])                 
17.1   | 0.00% (0/3)   | 139    | current_value | masked_data[0]                     
18.1   | 0.00% (0/3)   | 140    | current_value | masked_data[1]                     
19.1   | 0.00% (0/4)   | 142    | current_value ^ masked_data[0]                     
20.1   | 0.00% (0/4)   | 143    | current_value ^ masked_data[1]                     
21.1   | 0.00% (0/1/1) | 165    | HW_SET_WIDTH == WIDTH                              
22.1   | 0.00% (0/1/1) | 172    | HW_CLEAR_WIDTH == WIDTH                            
23.1   | 0.00% (0/2)   | 179    | write_enable == HW_WRITE_ENABLE_POLARITY           
24.1   | 0.00% (0/4)   | 186    | (value & (~ set_clear[1])) | set_clear[0]          
25.1   | 0.00% (0/3)   | 202    | w_read_data & i_mask                               
26.1   | 0.00% (0/3)   | 206    | w_value & i_mask                                   

index: 3.1 grade: 50.00% (1/2) line: 56 source: access[0] = (read_mask  != {WIDTH{1'b0}});

read_mask != {WIDTH{1'b0}}
<---1--->    <-----2----->

index     | hit   | <1>   <2>   
-------------------------------- '!='
3.1.2     | 0     | lhs != rhs  

index: 4.1 grade: 50.00% (2/4) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done)
 <-------------1------------->    <-------------------2-------------------->        <---3---->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.1     | 0     | 1    | 1   1   0   
4.1.2     | 0     | 0    | -   -   1   

index: 4.2 grade: 50.00% (1/2) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

(write_mask != {WIDTH{1'b0}})
 <---4---->    <-----5----->

index     | hit   | <4>   <5>   
-------------------------------- '!='
4.2.2     | 0     | lhs != rhs  

index: 4.3 grade: 50.00% (1/2) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

(write_enable == SW_WRITE_ENABLE_POLARITY)
 <----6----->    <----------7----------->

index     | hit   | <6>   <7>   
-------------------------------- '=='
4.3.1     | 0     | lhs == rhs  

index: 5.1 grade: 75.00% (3/4) line: 59 source: get_sw_update[0]  = valid && action[0] && access[0];

(valid && action[0]) && access[0]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
5.1.4     | 0     | 1   1   1   

index: 6.1 grade: 50.00% (2/4) line: 60 source: get_sw_update[1]  = valid && action[1] && access[1];

(valid && action[1]) && access[1]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
6.1.2     | 0     | -   0   -   
6.1.4     | 0     | 1   1   1   

index: 7.1 grade: 50.00% (1/2) line: 71 source: update[0]     = write_enable == HW_WRITE_ENABLE_POLARITY;

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
7.1.1     | 0     | lhs == rhs  

index: 8.1 grade: 50.00% (1/2) line: 72 source: update[1]     = set   != {HW_SET_WIDTH{1'b0}};

set != {HW_SET_WIDTH{1'b0}}
<1>    <--------2--------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
8.1.2     | 0     | lhs != rhs  

index: 9.1 grade: 50.00% (1/2) line: 73 source: update[2]     = clear != {HW_CLEAR_WIDTH{1'b0}};

clear != {HW_CLEAR_WIDTH{1'b0}}
<-1->    <---------2---------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
9.1.2     | 0     | lhs != rhs  

index: 10.1 grade: 25.00% (1/4) line: 74 source: get_hw_update = update[0] || update[1] || update[2];

(update[0] || update[1]) || update[2]
 <---1--->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
10.1.1    | 0     | 1   -   -   
10.1.2    | 0     | -   1   -   
10.1.3    | 0     | -   -   1   

index: 11.1 grade: 0.00% (0/1/1) line: 90 source: if (PRECEDENCE_ACCESS == `RGGEN_SW_ACCESS) begin

PRECEDENCE_ACCESS == 0
<-------1------->    <2>

index     | hit   | <1>   <2>   
-------------------------------- '=='
11.1.2    | 0     | lhs != rhs  

index: 12.1 grade: 0.00% (0/3) line: 132 source: masked_data[0]  = write_mask & (~write_data);

write_mask & (~ write_data)
<---1---->      <---2---->

index     | hit   | rval | <1> <2> 
-----------------------------------
12.1.1    | 0     | 1    | 1   0   
12.1.2    | 0     | 0    | -   1   
12.1.3    | 0     | 0    | 0   -   

index: 13.1 grade: 0.00% (0/3) line: 133 source: masked_data[1]  = write_mask & ( write_data);

write_mask & write_data
<---1---->   <---2---->

index     | hit   | <1> <2> 
---------------------------- '&'
13.1.1    | 0     | 0   -   
13.1.2    | 0     | -   0   
13.1.3    | 0     | 1   1   

index: 14.1 grade: 0.00% (0/4) line: 135 source: `RGGEN_WRITE_DEFAULT:   value[1]  = (current_value & (~write_mask)) | masked_data[1];

(current_value & (~ write_mask)) | masked_data[1]
 <-----1----->      <---2---->     <-----3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
14.1.1    | 0     | 1    | -   -   1   
14.1.2    | 0     | 1    | 1   0   -   
14.1.3    | 0     | 0    | -   1   0   
14.1.4    | 0     | 0    | 0   -   0   

index: 15.1 grade: 0.00% (0/3) line: 136 source: `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]);

current_value & (~ masked_data[0])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
15.1.1    | 0     | 1    | 1   0   
15.1.2    | 0     | 0    | -   1   
15.1.3    | 0     | 0    | 0   -   

index: 16.1 grade: 0.00% (0/3) line: 137 source: `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]);

current_value & (~ masked_data[1])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
16.1.1    | 0     | 1    | 1   0   
16.1.2    | 0     | 0    | -   1   
16.1.3    | 0     | 0    | 0   -   

index: 17.1 grade: 0.00% (0/3) line: 139 source: `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0];

current_value | masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
17.1.1    | 0     | 1   -   
17.1.2    | 0     | -   1   
17.1.3    | 0     | 0   0   

index: 18.1 grade: 0.00% (0/3) line: 140 source: `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1];

current_value | masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
18.1.1    | 0     | 1   -   
18.1.2    | 0     | -   1   
18.1.3    | 0     | 0   0   

index: 19.1 grade: 0.00% (0/4) line: 142 source: `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0];

current_value ^ masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
19.1.1    | 0     | 0   0   
19.1.2    | 0     | 0   1   
19.1.3    | 0     | 1   0   
19.1.4    | 0     | 1   1   

index: 20.1 grade: 0.00% (0/4) line: 143 source: `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1];

current_value ^ masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
20.1.1    | 0     | 0   0   
20.1.2    | 0     | 0   1   
20.1.3    | 0     | 1   0   
20.1.4    | 0     | 1   1   

index: 21.1 grade: 0.00% (0/1/1) line: 165 source: if (HW_SET_WIDTH == WIDTH) begin

HW_SET_WIDTH == WIDTH
<----1----->    <-2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
21.1.1    | 0     | lhs == rhs  

index: 22.1 grade: 0.00% (0/1/1) line: 172 source: if (HW_CLEAR_WIDTH == WIDTH) begin

HW_CLEAR_WIDTH == WIDTH
<-----1------>    <-2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
22.1.1    | 0     | lhs == rhs  

index: 23.1 grade: 0.00% (0/2) line: 179 source: if (write_enable == HW_WRITE_ENABLE_POLARITY) begin

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
23.1.1    | 0     | lhs == rhs  
23.1.2    | 0     | lhs != rhs  

index: 24.1 grade: 0.00% (0/4) line: 186 source: get_hw_next_value = (value & (~set_clear[1])) | set_clear[0];

(value & (~ set_clear[1])) | set_clear[0]
 <-1->      <----2----->     <----3----->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
24.1.1    | 0     | 1    | -   -   1   
24.1.2    | 0     | 1    | 1   0   -   
24.1.3    | 0     | 0    | -   1   0   
24.1.4    | 0     | 0    | 0   -   0   

index: 25.1 grade: 0.00% (0/3) line: 202 source: assign  o_sw_read_data    = w_read_data & i_mask;

w_read_data & i_mask
<----1---->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
25.1.1    | 0     | 0   -   
25.1.2    | 0     | -   0   
25.1.3    | 0     | 1   1   

index: 26.1 grade: 0.00% (0/3) line: 206 source: assign  o_value           = w_value & i_mask;

w_value & i_mask
<--1-->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
26.1.1    | 0     | 0   -   
26.1.2    | 0     | -   0   
26.1.3    | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFE_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered expressions: 16 of 34
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (1/2)  | 40     | | {1'b0,w_match}                                   
2.1    | 25.00% (1/4)  | 81     | (w_frontdoor_valid || w_backdoor_valid) || w_pending_valid 
3.1    | 25.00% (1/4)  | 82     | w_backdoor_valid ? w_read_mask[1] : w_read_mask[0] 
4.1    | 25.00% (1/4)  | 83     | w_backdoor_valid ? w_write_mask[1] : w_write_mask[0] 
5.1    | 50.00% (2/4)  | 84     | w_backdoor_valid ? w_write_data[1] : w_write_data[0] 
6.1    | 66.67% (2/3)  | 86     | i_register_valid && w_active                       
9.1    | 75.00% (3/4)  | 103    | (accessible && (write_access == bus_access[0])) && match[i] 
10.1   | 33.33% (1/3)  | 120    | (! w_backdoor_valid) && w_active                   

index: 1.1 grade: 50.00% (1/2) line: 40 source: assign  w_active  = |{1'b0, w_match};

| {1'b0,w_match}
<------1------->

index     | hit   | <1> 
------------------------ '|'
1.1.1     | 0     | 1   

index: 2.1 grade: 25.00% (1/4) line: 81 source: assign  o_bit_field_valid       = w_frontdoor_valid || w_backdoor_valid || w_pending_valid;

(w_frontdoor_valid || w_backdoor_valid) || w_pending_valid
 <-------1------->    <------2------->     <------3------>

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
2.1.1     | 0     | 1   -   -   
2.1.2     | 0     | -   1   -   
2.1.3     | 0     | -   -   1   

index: 3.1 grade: 25.00% (1/4) line: 82 source: assign  o_bit_field_read_mask   = (w_backdoor_valid) ? w_read_mask[1]  : w_read_mask[0];

w_backdoor_valid ? w_read_mask[1] : w_read_mask[0]
<------1------->   <-----2------>   <-----3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
3.1.1     | 0     | 1    | 0   -   1   
3.1.2     | 0     | 1    | 1   1   -   
3.1.4     | 0     | 0    | 1   0   -   

index: 4.1 grade: 25.00% (1/4) line: 83 source: assign  o_bit_field_write_mask  = (w_backdoor_valid) ? w_write_mask[1] : w_write_mask[0];

w_backdoor_valid ? w_write_mask[1] : w_write_mask[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.1     | 0     | 1    | 0   -   1   
4.1.2     | 0     | 1    | 1   1   -   
4.1.4     | 0     | 0    | 1   0   -   

index: 5.1 grade: 50.00% (2/4) line: 84 source: assign  o_bit_field_write_data  = (w_backdoor_valid) ? w_write_data[1] : w_write_data[0];

w_backdoor_valid ? w_write_data[1] : w_write_data[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
5.1.2     | 0     | 1    | 1   1   -   
5.1.4     | 0     | 0    | 1   0   -   

index: 6.1 grade: 66.67% (2/3) line: 86 source: assign  w_frontdoor_valid = i_register_valid && w_active;

i_register_valid && w_active
<------1------->    <--2--->

index     | hit   | <1> <2> 
---------------------------- '&&'
6.1.3     | 0     | 1   1   

index: 9.1 grade: 75.00% (3/4) line: 103 source: if (accessible && (write_access == bus_access[0]) && match[i]) begin

(accessible && (write_access == bus_access[0])) && match[i]
 <---1---->    <--------------2-------------->     <--3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
9.1.4     | 0     | 1   1   1   

index: 10.1 grade: 33.33% (1/3) line: 120 source: assign  o_register_ready      = (!w_backdoor_valid) && w_active;

(! w_backdoor_valid) && w_active
   <------1------->     <--2--->

index     | hit   | rval | <1> <2> 
-----------------------------------
10.1.1    | 0     | 1    | 0   1   
10.1.3    | 0     | 0    | 1   -   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFE_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered expressions: 12 of 19
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (2/4)  | 22     | (w_address_match && w_access_match) && i_additional_match 
2.1    | 0.00% (0/2)   | 32     | value > 0                                          
4.1    | 50.00% (1/2)  | 44     | address[(WIDTH - 1):LSB] == START_ADDRESS[(WIDTH - 1):LSB] 
5.1    | 0.00% (0/3)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 
5.2    | 0.00% (0/2)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) 
5.3    | 0.00% (0/2)   | 49     | (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 

index: 1.1 grade: 50.00% (2/4) line: 22 source: assign  o_match         = w_address_match && w_access_match && i_additional_match;

(w_address_match && w_access_match) && i_additional_match
 <------1------>    <-----2------>     <-------3-------->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
1.1.3     | 0     | -   -   0   
1.1.4     | 0     | 1   1   1   

index: 2.1 grade: 0.00% (0/2) line: 32 source: while (value > 0) begin

value > 0
<-1->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '>'
2.1.1     | 0     | lhs > rhs   
2.1.2     | 0     | lhs <= rhs  

index: 4.1 grade: 50.00% (1/2) line: 44 source: match_address = (address[WIDTH-1:LSB] == START_ADDRESS[WIDTH-1:LSB]);

address[(WIDTH - 1):LSB] == START_ADDRESS[(WIDTH - 1):LSB]
<----------1----------->    <-------------2-------------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
4.1.1     | 0     | lhs == rhs  

index: 5.1 grade: 0.00% (0/3) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
<----------------------------1----------------------------->    <---------------------------2---------------------------->

index     | hit   | <1> <2> 
---------------------------- '&&'
5.1.1     | 0     | 0   -   
5.1.2     | 0     | -   0   
5.1.3     | 0     | 1   1   

index: 5.2 grade: 0.00% (0/2) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB])
 <----------3----------->    <-------------4-------------->

index     | hit   | <3>   <4>   
-------------------------------- '>='
5.2.1     | 0     | lhs < rhs   
5.2.2     | 0     | lhs >= rhs  

index: 5.3 grade: 0.00% (0/2) line: 49 source: (address[WIDTH-1:LSB] <= END_ADDRESS[WIDTH-1:LSB]  );

(address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
 <----------5----------->    <------------6------------->

index     | hit   | <5>   <6>   
-------------------------------- '<='
5.3.1     | 0     | lhs > rhs   
5.3.2     | 0     | lhs <= rhs  


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFE_REG.g_CE_FFE_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered expressions: 59 of 77
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
3.1    | 50.00% (1/2)  | 56     | read_mask != {WIDTH{1'b0}}                         
4.1    | 50.00% (2/4)  | 57     | ((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done) 
4.2    | 50.00% (1/2)  | 57     | (write_mask != {WIDTH{1'b0}})                      
4.3    | 50.00% (1/2)  | 57     | (write_enable == SW_WRITE_ENABLE_POLARITY)         
5.1    | 75.00% (3/4)  | 59     | (valid && action[0]) && access[0]                  
6.1    | 50.00% (2/4)  | 60     | (valid && action[1]) && access[1]                  
7.1    | 50.00% (1/2)  | 71     | write_enable == HW_WRITE_ENABLE_POLARITY           
8.1    | 50.00% (1/2)  | 72     | set != {HW_SET_WIDTH{1'b0}}                        
9.1    | 50.00% (1/2)  | 73     | clear != {HW_CLEAR_WIDTH{1'b0}}                    
10.1   | 25.00% (1/4)  | 74     | (update[0] || update[1]) || update[2]              
11.1   | 0.00% (0/1/1) | 90     | PRECEDENCE_ACCESS == 0                             
12.1   | 0.00% (0/3)   | 132    | write_mask & (~ write_data)                        
13.1   | 0.00% (0/3)   | 133    | write_mask & write_data                            
14.1   | 0.00% (0/4)   | 135    | (current_value & (~ write_mask)) | masked_data[1]  
15.1   | 0.00% (0/3)   | 136    | current_value & (~ masked_data[0])                 
16.1   | 0.00% (0/3)   | 137    | current_value & (~ masked_data[1])                 
17.1   | 0.00% (0/3)   | 139    | current_value | masked_data[0]                     
18.1   | 0.00% (0/3)   | 140    | current_value | masked_data[1]                     
19.1   | 0.00% (0/4)   | 142    | current_value ^ masked_data[0]                     
20.1   | 0.00% (0/4)   | 143    | current_value ^ masked_data[1]                     
21.1   | 0.00% (0/1/1) | 165    | HW_SET_WIDTH == WIDTH                              
22.1   | 0.00% (0/1/1) | 172    | HW_CLEAR_WIDTH == WIDTH                            
23.1   | 0.00% (0/2)   | 179    | write_enable == HW_WRITE_ENABLE_POLARITY           
24.1   | 0.00% (0/4)   | 186    | (value & (~ set_clear[1])) | set_clear[0]          
25.1   | 0.00% (0/3)   | 202    | w_read_data & i_mask                               
26.1   | 0.00% (0/3)   | 206    | w_value & i_mask                                   

index: 3.1 grade: 50.00% (1/2) line: 56 source: access[0] = (read_mask  != {WIDTH{1'b0}});

read_mask != {WIDTH{1'b0}}
<---1--->    <-----2----->

index     | hit   | <1>   <2>   
-------------------------------- '!='
3.1.2     | 0     | lhs != rhs  

index: 4.1 grade: 50.00% (2/4) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done)
 <-------------1------------->    <-------------------2-------------------->        <---3---->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.1     | 0     | 1    | 1   1   0   
4.1.2     | 0     | 0    | -   -   1   

index: 4.2 grade: 50.00% (1/2) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

(write_mask != {WIDTH{1'b0}})
 <---4---->    <-----5----->

index     | hit   | <4>   <5>   
-------------------------------- '!='
4.2.2     | 0     | lhs != rhs  

index: 4.3 grade: 50.00% (1/2) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

(write_enable == SW_WRITE_ENABLE_POLARITY)
 <----6----->    <----------7----------->

index     | hit   | <6>   <7>   
-------------------------------- '=='
4.3.1     | 0     | lhs == rhs  

index: 5.1 grade: 75.00% (3/4) line: 59 source: get_sw_update[0]  = valid && action[0] && access[0];

(valid && action[0]) && access[0]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
5.1.4     | 0     | 1   1   1   

index: 6.1 grade: 50.00% (2/4) line: 60 source: get_sw_update[1]  = valid && action[1] && access[1];

(valid && action[1]) && access[1]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
6.1.2     | 0     | -   0   -   
6.1.4     | 0     | 1   1   1   

index: 7.1 grade: 50.00% (1/2) line: 71 source: update[0]     = write_enable == HW_WRITE_ENABLE_POLARITY;

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
7.1.1     | 0     | lhs == rhs  

index: 8.1 grade: 50.00% (1/2) line: 72 source: update[1]     = set   != {HW_SET_WIDTH{1'b0}};

set != {HW_SET_WIDTH{1'b0}}
<1>    <--------2--------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
8.1.2     | 0     | lhs != rhs  

index: 9.1 grade: 50.00% (1/2) line: 73 source: update[2]     = clear != {HW_CLEAR_WIDTH{1'b0}};

clear != {HW_CLEAR_WIDTH{1'b0}}
<-1->    <---------2---------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
9.1.2     | 0     | lhs != rhs  

index: 10.1 grade: 25.00% (1/4) line: 74 source: get_hw_update = update[0] || update[1] || update[2];

(update[0] || update[1]) || update[2]
 <---1--->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
10.1.1    | 0     | 1   -   -   
10.1.2    | 0     | -   1   -   
10.1.3    | 0     | -   -   1   

index: 11.1 grade: 0.00% (0/1/1) line: 90 source: if (PRECEDENCE_ACCESS == `RGGEN_SW_ACCESS) begin

PRECEDENCE_ACCESS == 0
<-------1------->    <2>

index     | hit   | <1>   <2>   
-------------------------------- '=='
11.1.2    | 0     | lhs != rhs  

index: 12.1 grade: 0.00% (0/3) line: 132 source: masked_data[0]  = write_mask & (~write_data);

write_mask & (~ write_data)
<---1---->      <---2---->

index     | hit   | rval | <1> <2> 
-----------------------------------
12.1.1    | 0     | 1    | 1   0   
12.1.2    | 0     | 0    | -   1   
12.1.3    | 0     | 0    | 0   -   

index: 13.1 grade: 0.00% (0/3) line: 133 source: masked_data[1]  = write_mask & ( write_data);

write_mask & write_data
<---1---->   <---2---->

index     | hit   | <1> <2> 
---------------------------- '&'
13.1.1    | 0     | 0   -   
13.1.2    | 0     | -   0   
13.1.3    | 0     | 1   1   

index: 14.1 grade: 0.00% (0/4) line: 135 source: `RGGEN_WRITE_DEFAULT:   value[1]  = (current_value & (~write_mask)) | masked_data[1];

(current_value & (~ write_mask)) | masked_data[1]
 <-----1----->      <---2---->     <-----3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
14.1.1    | 0     | 1    | -   -   1   
14.1.2    | 0     | 1    | 1   0   -   
14.1.3    | 0     | 0    | -   1   0   
14.1.4    | 0     | 0    | 0   -   0   

index: 15.1 grade: 0.00% (0/3) line: 136 source: `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]);

current_value & (~ masked_data[0])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
15.1.1    | 0     | 1    | 1   0   
15.1.2    | 0     | 0    | -   1   
15.1.3    | 0     | 0    | 0   -   

index: 16.1 grade: 0.00% (0/3) line: 137 source: `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]);

current_value & (~ masked_data[1])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
16.1.1    | 0     | 1    | 1   0   
16.1.2    | 0     | 0    | -   1   
16.1.3    | 0     | 0    | 0   -   

index: 17.1 grade: 0.00% (0/3) line: 139 source: `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0];

current_value | masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
17.1.1    | 0     | 1   -   
17.1.2    | 0     | -   1   
17.1.3    | 0     | 0   0   

index: 18.1 grade: 0.00% (0/3) line: 140 source: `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1];

current_value | masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
18.1.1    | 0     | 1   -   
18.1.2    | 0     | -   1   
18.1.3    | 0     | 0   0   

index: 19.1 grade: 0.00% (0/4) line: 142 source: `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0];

current_value ^ masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
19.1.1    | 0     | 0   0   
19.1.2    | 0     | 0   1   
19.1.3    | 0     | 1   0   
19.1.4    | 0     | 1   1   

index: 20.1 grade: 0.00% (0/4) line: 143 source: `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1];

current_value ^ masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
20.1.1    | 0     | 0   0   
20.1.2    | 0     | 0   1   
20.1.3    | 0     | 1   0   
20.1.4    | 0     | 1   1   

index: 21.1 grade: 0.00% (0/1/1) line: 165 source: if (HW_SET_WIDTH == WIDTH) begin

HW_SET_WIDTH == WIDTH
<----1----->    <-2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
21.1.1    | 0     | lhs == rhs  

index: 22.1 grade: 0.00% (0/1/1) line: 172 source: if (HW_CLEAR_WIDTH == WIDTH) begin

HW_CLEAR_WIDTH == WIDTH
<-----1------>    <-2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
22.1.1    | 0     | lhs == rhs  

index: 23.1 grade: 0.00% (0/2) line: 179 source: if (write_enable == HW_WRITE_ENABLE_POLARITY) begin

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
23.1.1    | 0     | lhs == rhs  
23.1.2    | 0     | lhs != rhs  

index: 24.1 grade: 0.00% (0/4) line: 186 source: get_hw_next_value = (value & (~set_clear[1])) | set_clear[0];

(value & (~ set_clear[1])) | set_clear[0]
 <-1->      <----2----->     <----3----->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
24.1.1    | 0     | 1    | -   -   1   
24.1.2    | 0     | 1    | 1   0   -   
24.1.3    | 0     | 0    | -   1   0   
24.1.4    | 0     | 0    | 0   -   0   

index: 25.1 grade: 0.00% (0/3) line: 202 source: assign  o_sw_read_data    = w_read_data & i_mask;

w_read_data & i_mask
<----1---->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
25.1.1    | 0     | 0   -   
25.1.2    | 0     | -   0   
25.1.3    | 0     | 1   1   

index: 26.1 grade: 0.00% (0/3) line: 206 source: assign  o_value           = w_value & i_mask;

w_value & i_mask
<--1-->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
26.1.1    | 0     | 0   -   
26.1.2    | 0     | -   0   
26.1.3    | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered expressions: 16 of 34
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (1/2)  | 40     | | {1'b0,w_match}                                   
2.1    | 25.00% (1/4)  | 81     | (w_frontdoor_valid || w_backdoor_valid) || w_pending_valid 
3.1    | 25.00% (1/4)  | 82     | w_backdoor_valid ? w_read_mask[1] : w_read_mask[0] 
4.1    | 25.00% (1/4)  | 83     | w_backdoor_valid ? w_write_mask[1] : w_write_mask[0] 
5.1    | 50.00% (2/4)  | 84     | w_backdoor_valid ? w_write_data[1] : w_write_data[0] 
6.1    | 66.67% (2/3)  | 86     | i_register_valid && w_active                       
9.1    | 75.00% (3/4)  | 103    | (accessible && (write_access == bus_access[0])) && match[i] 
10.1   | 33.33% (1/3)  | 120    | (! w_backdoor_valid) && w_active                   

index: 1.1 grade: 50.00% (1/2) line: 40 source: assign  w_active  = |{1'b0, w_match};

| {1'b0,w_match}
<------1------->

index     | hit   | <1> 
------------------------ '|'
1.1.1     | 0     | 1   

index: 2.1 grade: 25.00% (1/4) line: 81 source: assign  o_bit_field_valid       = w_frontdoor_valid || w_backdoor_valid || w_pending_valid;

(w_frontdoor_valid || w_backdoor_valid) || w_pending_valid
 <-------1------->    <------2------->     <------3------>

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
2.1.1     | 0     | 1   -   -   
2.1.2     | 0     | -   1   -   
2.1.3     | 0     | -   -   1   

index: 3.1 grade: 25.00% (1/4) line: 82 source: assign  o_bit_field_read_mask   = (w_backdoor_valid) ? w_read_mask[1]  : w_read_mask[0];

w_backdoor_valid ? w_read_mask[1] : w_read_mask[0]
<------1------->   <-----2------>   <-----3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
3.1.1     | 0     | 1    | 0   -   1   
3.1.2     | 0     | 1    | 1   1   -   
3.1.4     | 0     | 0    | 1   0   -   

index: 4.1 grade: 25.00% (1/4) line: 83 source: assign  o_bit_field_write_mask  = (w_backdoor_valid) ? w_write_mask[1] : w_write_mask[0];

w_backdoor_valid ? w_write_mask[1] : w_write_mask[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.1     | 0     | 1    | 0   -   1   
4.1.2     | 0     | 1    | 1   1   -   
4.1.4     | 0     | 0    | 1   0   -   

index: 5.1 grade: 50.00% (2/4) line: 84 source: assign  o_bit_field_write_data  = (w_backdoor_valid) ? w_write_data[1] : w_write_data[0];

w_backdoor_valid ? w_write_data[1] : w_write_data[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
5.1.2     | 0     | 1    | 1   1   -   
5.1.4     | 0     | 0    | 1   0   -   

index: 6.1 grade: 66.67% (2/3) line: 86 source: assign  w_frontdoor_valid = i_register_valid && w_active;

i_register_valid && w_active
<------1------->    <--2--->

index     | hit   | <1> <2> 
---------------------------- '&&'
6.1.3     | 0     | 1   1   

index: 9.1 grade: 75.00% (3/4) line: 103 source: if (accessible && (write_access == bus_access[0]) && match[i]) begin

(accessible && (write_access == bus_access[0])) && match[i]
 <---1---->    <--------------2-------------->     <--3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
9.1.4     | 0     | 1   1   1   

index: 10.1 grade: 33.33% (1/3) line: 120 source: assign  o_register_ready      = (!w_backdoor_valid) && w_active;

(! w_backdoor_valid) && w_active
   <------1------->     <--2--->

index     | hit   | rval | <1> <2> 
-----------------------------------
10.1.1    | 0     | 1    | 0   1   
10.1.3    | 0     | 0    | 1   -   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered expressions: 12 of 19
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (2/4)  | 22     | (w_address_match && w_access_match) && i_additional_match 
2.1    | 0.00% (0/2)   | 32     | value > 0                                          
4.1    | 50.00% (1/2)  | 44     | address[(WIDTH - 1):LSB] == START_ADDRESS[(WIDTH - 1):LSB] 
5.1    | 0.00% (0/3)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 
5.2    | 0.00% (0/2)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) 
5.3    | 0.00% (0/2)   | 49     | (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 

index: 1.1 grade: 50.00% (2/4) line: 22 source: assign  o_match         = w_address_match && w_access_match && i_additional_match;

(w_address_match && w_access_match) && i_additional_match
 <------1------>    <-----2------>     <-------3-------->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
1.1.3     | 0     | -   -   0   
1.1.4     | 0     | 1   1   1   

index: 2.1 grade: 0.00% (0/2) line: 32 source: while (value > 0) begin

value > 0
<-1->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '>'
2.1.1     | 0     | lhs > rhs   
2.1.2     | 0     | lhs <= rhs  

index: 4.1 grade: 50.00% (1/2) line: 44 source: match_address = (address[WIDTH-1:LSB] == START_ADDRESS[WIDTH-1:LSB]);

address[(WIDTH - 1):LSB] == START_ADDRESS[(WIDTH - 1):LSB]
<----------1----------->    <-------------2-------------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
4.1.1     | 0     | lhs == rhs  

index: 5.1 grade: 0.00% (0/3) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
<----------------------------1----------------------------->    <---------------------------2---------------------------->

index     | hit   | <1> <2> 
---------------------------- '&&'
5.1.1     | 0     | 0   -   
5.1.2     | 0     | -   0   
5.1.3     | 0     | 1   1   

index: 5.2 grade: 0.00% (0/2) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB])
 <----------3----------->    <-------------4-------------->

index     | hit   | <3>   <4>   
-------------------------------- '>='
5.2.1     | 0     | lhs < rhs   
5.2.2     | 0     | lhs >= rhs  

index: 5.3 grade: 0.00% (0/2) line: 49 source: (address[WIDTH-1:LSB] <= END_ADDRESS[WIDTH-1:LSB]  );

(address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
 <----------5----------->    <------------6------------->

index     | hit   | <5>   <6>   
-------------------------------- '<='
5.3.1     | 0     | lhs > rhs   
5.3.2     | 0     | lhs <= rhs  


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.g_UE_FFE_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered expressions: 59 of 77
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
3.1    | 50.00% (1/2)  | 56     | read_mask != {WIDTH{1'b0}}                         
4.1    | 50.00% (2/4)  | 57     | ((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done) 
4.2    | 50.00% (1/2)  | 57     | (write_mask != {WIDTH{1'b0}})                      
4.3    | 50.00% (1/2)  | 57     | (write_enable == SW_WRITE_ENABLE_POLARITY)         
5.1    | 75.00% (3/4)  | 59     | (valid && action[0]) && access[0]                  
6.1    | 50.00% (2/4)  | 60     | (valid && action[1]) && access[1]                  
7.1    | 50.00% (1/2)  | 71     | write_enable == HW_WRITE_ENABLE_POLARITY           
8.1    | 50.00% (1/2)  | 72     | set != {HW_SET_WIDTH{1'b0}}                        
9.1    | 50.00% (1/2)  | 73     | clear != {HW_CLEAR_WIDTH{1'b0}}                    
10.1   | 25.00% (1/4)  | 74     | (update[0] || update[1]) || update[2]              
11.1   | 0.00% (0/1/1) | 90     | PRECEDENCE_ACCESS == 0                             
12.1   | 0.00% (0/3)   | 132    | write_mask & (~ write_data)                        
13.1   | 0.00% (0/3)   | 133    | write_mask & write_data                            
14.1   | 0.00% (0/4)   | 135    | (current_value & (~ write_mask)) | masked_data[1]  
15.1   | 0.00% (0/3)   | 136    | current_value & (~ masked_data[0])                 
16.1   | 0.00% (0/3)   | 137    | current_value & (~ masked_data[1])                 
17.1   | 0.00% (0/3)   | 139    | current_value | masked_data[0]                     
18.1   | 0.00% (0/3)   | 140    | current_value | masked_data[1]                     
19.1   | 0.00% (0/4)   | 142    | current_value ^ masked_data[0]                     
20.1   | 0.00% (0/4)   | 143    | current_value ^ masked_data[1]                     
21.1   | 0.00% (0/1/1) | 165    | HW_SET_WIDTH == WIDTH                              
22.1   | 0.00% (0/1/1) | 172    | HW_CLEAR_WIDTH == WIDTH                            
23.1   | 0.00% (0/2)   | 179    | write_enable == HW_WRITE_ENABLE_POLARITY           
24.1   | 0.00% (0/4)   | 186    | (value & (~ set_clear[1])) | set_clear[0]          
25.1   | 0.00% (0/3)   | 202    | w_read_data & i_mask                               
26.1   | 0.00% (0/3)   | 206    | w_value & i_mask                                   

index: 3.1 grade: 50.00% (1/2) line: 56 source: access[0] = (read_mask  != {WIDTH{1'b0}});

read_mask != {WIDTH{1'b0}}
<---1--->    <-----2----->

index     | hit   | <1>   <2>   
-------------------------------- '!='
3.1.2     | 0     | lhs != rhs  

index: 4.1 grade: 50.00% (2/4) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done)
 <-------------1------------->    <-------------------2-------------------->        <---3---->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.1     | 0     | 1    | 1   1   0   
4.1.2     | 0     | 0    | -   -   1   

index: 4.2 grade: 50.00% (1/2) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

(write_mask != {WIDTH{1'b0}})
 <---4---->    <-----5----->

index     | hit   | <4>   <5>   
-------------------------------- '!='
4.2.2     | 0     | lhs != rhs  

index: 4.3 grade: 50.00% (1/2) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

(write_enable == SW_WRITE_ENABLE_POLARITY)
 <----6----->    <----------7----------->

index     | hit   | <6>   <7>   
-------------------------------- '=='
4.3.1     | 0     | lhs == rhs  

index: 5.1 grade: 75.00% (3/4) line: 59 source: get_sw_update[0]  = valid && action[0] && access[0];

(valid && action[0]) && access[0]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
5.1.4     | 0     | 1   1   1   

index: 6.1 grade: 50.00% (2/4) line: 60 source: get_sw_update[1]  = valid && action[1] && access[1];

(valid && action[1]) && access[1]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
6.1.2     | 0     | -   0   -   
6.1.4     | 0     | 1   1   1   

index: 7.1 grade: 50.00% (1/2) line: 71 source: update[0]     = write_enable == HW_WRITE_ENABLE_POLARITY;

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
7.1.1     | 0     | lhs == rhs  

index: 8.1 grade: 50.00% (1/2) line: 72 source: update[1]     = set   != {HW_SET_WIDTH{1'b0}};

set != {HW_SET_WIDTH{1'b0}}
<1>    <--------2--------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
8.1.2     | 0     | lhs != rhs  

index: 9.1 grade: 50.00% (1/2) line: 73 source: update[2]     = clear != {HW_CLEAR_WIDTH{1'b0}};

clear != {HW_CLEAR_WIDTH{1'b0}}
<-1->    <---------2---------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
9.1.2     | 0     | lhs != rhs  

index: 10.1 grade: 25.00% (1/4) line: 74 source: get_hw_update = update[0] || update[1] || update[2];

(update[0] || update[1]) || update[2]
 <---1--->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
10.1.1    | 0     | 1   -   -   
10.1.2    | 0     | -   1   -   
10.1.3    | 0     | -   -   1   

index: 11.1 grade: 0.00% (0/1/1) line: 90 source: if (PRECEDENCE_ACCESS == `RGGEN_SW_ACCESS) begin

PRECEDENCE_ACCESS == 0
<-------1------->    <2>

index     | hit   | <1>   <2>   
-------------------------------- '=='
11.1.2    | 0     | lhs != rhs  

index: 12.1 grade: 0.00% (0/3) line: 132 source: masked_data[0]  = write_mask & (~write_data);

write_mask & (~ write_data)
<---1---->      <---2---->

index     | hit   | rval | <1> <2> 
-----------------------------------
12.1.1    | 0     | 1    | 1   0   
12.1.2    | 0     | 0    | -   1   
12.1.3    | 0     | 0    | 0   -   

index: 13.1 grade: 0.00% (0/3) line: 133 source: masked_data[1]  = write_mask & ( write_data);

write_mask & write_data
<---1---->   <---2---->

index     | hit   | <1> <2> 
---------------------------- '&'
13.1.1    | 0     | 0   -   
13.1.2    | 0     | -   0   
13.1.3    | 0     | 1   1   

index: 14.1 grade: 0.00% (0/4) line: 135 source: `RGGEN_WRITE_DEFAULT:   value[1]  = (current_value & (~write_mask)) | masked_data[1];

(current_value & (~ write_mask)) | masked_data[1]
 <-----1----->      <---2---->     <-----3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
14.1.1    | 0     | 1    | -   -   1   
14.1.2    | 0     | 1    | 1   0   -   
14.1.3    | 0     | 0    | -   1   0   
14.1.4    | 0     | 0    | 0   -   0   

index: 15.1 grade: 0.00% (0/3) line: 136 source: `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]);

current_value & (~ masked_data[0])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
15.1.1    | 0     | 1    | 1   0   
15.1.2    | 0     | 0    | -   1   
15.1.3    | 0     | 0    | 0   -   

index: 16.1 grade: 0.00% (0/3) line: 137 source: `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]);

current_value & (~ masked_data[1])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
16.1.1    | 0     | 1    | 1   0   
16.1.2    | 0     | 0    | -   1   
16.1.3    | 0     | 0    | 0   -   

index: 17.1 grade: 0.00% (0/3) line: 139 source: `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0];

current_value | masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
17.1.1    | 0     | 1   -   
17.1.2    | 0     | -   1   
17.1.3    | 0     | 0   0   

index: 18.1 grade: 0.00% (0/3) line: 140 source: `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1];

current_value | masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
18.1.1    | 0     | 1   -   
18.1.2    | 0     | -   1   
18.1.3    | 0     | 0   0   

index: 19.1 grade: 0.00% (0/4) line: 142 source: `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0];

current_value ^ masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
19.1.1    | 0     | 0   0   
19.1.2    | 0     | 0   1   
19.1.3    | 0     | 1   0   
19.1.4    | 0     | 1   1   

index: 20.1 grade: 0.00% (0/4) line: 143 source: `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1];

current_value ^ masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
20.1.1    | 0     | 0   0   
20.1.2    | 0     | 0   1   
20.1.3    | 0     | 1   0   
20.1.4    | 0     | 1   1   

index: 21.1 grade: 0.00% (0/1/1) line: 165 source: if (HW_SET_WIDTH == WIDTH) begin

HW_SET_WIDTH == WIDTH
<----1----->    <-2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
21.1.1    | 0     | lhs == rhs  

index: 22.1 grade: 0.00% (0/1/1) line: 172 source: if (HW_CLEAR_WIDTH == WIDTH) begin

HW_CLEAR_WIDTH == WIDTH
<-----1------>    <-2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
22.1.1    | 0     | lhs == rhs  

index: 23.1 grade: 0.00% (0/2) line: 179 source: if (write_enable == HW_WRITE_ENABLE_POLARITY) begin

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
23.1.1    | 0     | lhs == rhs  
23.1.2    | 0     | lhs != rhs  

index: 24.1 grade: 0.00% (0/4) line: 186 source: get_hw_next_value = (value & (~set_clear[1])) | set_clear[0];

(value & (~ set_clear[1])) | set_clear[0]
 <-1->      <----2----->     <----3----->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
24.1.1    | 0     | 1    | -   -   1   
24.1.2    | 0     | 1    | 1   0   -   
24.1.3    | 0     | 0    | -   1   0   
24.1.4    | 0     | 0    | 0   -   0   

index: 25.1 grade: 0.00% (0/3) line: 202 source: assign  o_sw_read_data    = w_read_data & i_mask;

w_read_data & i_mask
<----1---->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
25.1.1    | 0     | 0   -   
25.1.2    | 0     | -   0   
25.1.3    | 0     | 1   1   

index: 26.1 grade: 0.00% (0/3) line: 206 source: assign  o_value           = w_value & i_mask;

w_value & i_mask
<--1-->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
26.1.1    | 0     | 0   -   
26.1.2    | 0     | -   0   
26.1.3    | 0     | 1   1   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFD_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered expressions: 16 of 34
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (1/2)  | 40     | | {1'b0,w_match}                                   
2.1    | 25.00% (1/4)  | 81     | (w_frontdoor_valid || w_backdoor_valid) || w_pending_valid 
3.1    | 25.00% (1/4)  | 82     | w_backdoor_valid ? w_read_mask[1] : w_read_mask[0] 
4.1    | 25.00% (1/4)  | 83     | w_backdoor_valid ? w_write_mask[1] : w_write_mask[0] 
5.1    | 50.00% (2/4)  | 84     | w_backdoor_valid ? w_write_data[1] : w_write_data[0] 
6.1    | 66.67% (2/3)  | 86     | i_register_valid && w_active                       
9.1    | 75.00% (3/4)  | 103    | (accessible && (write_access == bus_access[0])) && match[i] 
10.1   | 33.33% (1/3)  | 120    | (! w_backdoor_valid) && w_active                   

index: 1.1 grade: 50.00% (1/2) line: 40 source: assign  w_active  = |{1'b0, w_match};

| {1'b0,w_match}
<------1------->

index     | hit   | <1> 
------------------------ '|'
1.1.1     | 0     | 1   

index: 2.1 grade: 25.00% (1/4) line: 81 source: assign  o_bit_field_valid       = w_frontdoor_valid || w_backdoor_valid || w_pending_valid;

(w_frontdoor_valid || w_backdoor_valid) || w_pending_valid
 <-------1------->    <------2------->     <------3------>

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
2.1.1     | 0     | 1   -   -   
2.1.2     | 0     | -   1   -   
2.1.3     | 0     | -   -   1   

index: 3.1 grade: 25.00% (1/4) line: 82 source: assign  o_bit_field_read_mask   = (w_backdoor_valid) ? w_read_mask[1]  : w_read_mask[0];

w_backdoor_valid ? w_read_mask[1] : w_read_mask[0]
<------1------->   <-----2------>   <-----3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
3.1.1     | 0     | 1    | 0   -   1   
3.1.2     | 0     | 1    | 1   1   -   
3.1.4     | 0     | 0    | 1   0   -   

index: 4.1 grade: 25.00% (1/4) line: 83 source: assign  o_bit_field_write_mask  = (w_backdoor_valid) ? w_write_mask[1] : w_write_mask[0];

w_backdoor_valid ? w_write_mask[1] : w_write_mask[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.1     | 0     | 1    | 0   -   1   
4.1.2     | 0     | 1    | 1   1   -   
4.1.4     | 0     | 0    | 1   0   -   

index: 5.1 grade: 50.00% (2/4) line: 84 source: assign  o_bit_field_write_data  = (w_backdoor_valid) ? w_write_data[1] : w_write_data[0];

w_backdoor_valid ? w_write_data[1] : w_write_data[0]
<------1------->   <------2------>   <------3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
5.1.2     | 0     | 1    | 1   1   -   
5.1.4     | 0     | 0    | 1   0   -   

index: 6.1 grade: 66.67% (2/3) line: 86 source: assign  w_frontdoor_valid = i_register_valid && w_active;

i_register_valid && w_active
<------1------->    <--2--->

index     | hit   | <1> <2> 
---------------------------- '&&'
6.1.3     | 0     | 1   1   

index: 9.1 grade: 75.00% (3/4) line: 103 source: if (accessible && (write_access == bus_access[0]) && match[i]) begin

(accessible && (write_access == bus_access[0])) && match[i]
 <---1---->    <--------------2-------------->     <--3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
9.1.4     | 0     | 1   1   1   

index: 10.1 grade: 33.33% (1/3) line: 120 source: assign  o_register_ready      = (!w_backdoor_valid) && w_active;

(! w_backdoor_valid) && w_active
   <------1------->     <--2--->

index     | hit   | rval | <1> <2> 
-----------------------------------
10.1.1    | 0     | 1    | 0   1   
10.1.3    | 0     | 0    | 1   -   


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFD_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered expressions: 12 of 19
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (2/4)  | 22     | (w_address_match && w_access_match) && i_additional_match 
2.1    | 0.00% (0/2)   | 32     | value > 0                                          
4.1    | 50.00% (1/2)  | 44     | address[(WIDTH - 1):LSB] == START_ADDRESS[(WIDTH - 1):LSB] 
5.1    | 0.00% (0/3)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 
5.2    | 0.00% (0/2)   | 48     | (address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) 
5.3    | 0.00% (0/2)   | 49     | (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB]) 

index: 1.1 grade: 50.00% (2/4) line: 22 source: assign  o_match         = w_address_match && w_access_match && i_additional_match;

(w_address_match && w_access_match) && i_additional_match
 <------1------>    <-----2------>     <-------3-------->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
1.1.3     | 0     | -   -   0   
1.1.4     | 0     | 1   1   1   

index: 2.1 grade: 0.00% (0/2) line: 32 source: while (value > 0) begin

value > 0
<-1->   <2>

index     | hit   | <1>   <2>   
-------------------------------- '>'
2.1.1     | 0     | lhs > rhs   
2.1.2     | 0     | lhs <= rhs  

index: 4.1 grade: 50.00% (1/2) line: 44 source: match_address = (address[WIDTH-1:LSB] == START_ADDRESS[WIDTH-1:LSB]);

address[(WIDTH - 1):LSB] == START_ADDRESS[(WIDTH - 1):LSB]
<----------1----------->    <-------------2-------------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
4.1.1     | 0     | lhs == rhs  

index: 5.1 grade: 0.00% (0/3) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB]) && (address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
<----------------------------1----------------------------->    <---------------------------2---------------------------->

index     | hit   | <1> <2> 
---------------------------- '&&'
5.1.1     | 0     | 0   -   
5.1.2     | 0     | -   0   
5.1.3     | 0     | 1   1   

index: 5.2 grade: 0.00% (0/2) line: 48 source: (address[WIDTH-1:LSB] >= START_ADDRESS[WIDTH-1:LSB]) &&

(address[(WIDTH - 1):LSB] >= START_ADDRESS[(WIDTH - 1):LSB])
 <----------3----------->    <-------------4-------------->

index     | hit   | <3>   <4>   
-------------------------------- '>='
5.2.1     | 0     | lhs < rhs   
5.2.2     | 0     | lhs >= rhs  

index: 5.3 grade: 0.00% (0/2) line: 49 source: (address[WIDTH-1:LSB] <= END_ADDRESS[WIDTH-1:LSB]  );

(address[(WIDTH - 1):LSB] <= END_ADDRESS[(WIDTH - 1):LSB])
 <----------5----------->    <------------6------------->

index     | hit   | <5>   <6>   
-------------------------------- '<='
5.3.1     | 0     | lhs > rhs   
5.3.2     | 0     | lhs <= rhs  


Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFD_REG.g_UE_FFD_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered expressions: 59 of 77
Number of unreachable expressions: 0

index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
3.1    | 50.00% (1/2)  | 56     | read_mask != {WIDTH{1'b0}}                         
4.1    | 50.00% (2/4)  | 57     | ((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done) 
4.2    | 50.00% (1/2)  | 57     | (write_mask != {WIDTH{1'b0}})                      
4.3    | 50.00% (1/2)  | 57     | (write_enable == SW_WRITE_ENABLE_POLARITY)         
5.1    | 75.00% (3/4)  | 59     | (valid && action[0]) && access[0]                  
6.1    | 50.00% (2/4)  | 60     | (valid && action[1]) && access[1]                  
7.1    | 50.00% (1/2)  | 71     | write_enable == HW_WRITE_ENABLE_POLARITY           
8.1    | 50.00% (1/2)  | 72     | set != {HW_SET_WIDTH{1'b0}}                        
9.1    | 50.00% (1/2)  | 73     | clear != {HW_CLEAR_WIDTH{1'b0}}                    
10.1   | 25.00% (1/4)  | 74     | (update[0] || update[1]) || update[2]              
11.1   | 0.00% (0/1/1) | 90     | PRECEDENCE_ACCESS == 0                             
12.1   | 0.00% (0/3)   | 132    | write_mask & (~ write_data)                        
13.1   | 0.00% (0/3)   | 133    | write_mask & write_data                            
14.1   | 0.00% (0/4)   | 135    | (current_value & (~ write_mask)) | masked_data[1]  
15.1   | 0.00% (0/3)   | 136    | current_value & (~ masked_data[0])                 
16.1   | 0.00% (0/3)   | 137    | current_value & (~ masked_data[1])                 
17.1   | 0.00% (0/3)   | 139    | current_value | masked_data[0]                     
18.1   | 0.00% (0/3)   | 140    | current_value | masked_data[1]                     
19.1   | 0.00% (0/4)   | 142    | current_value ^ masked_data[0]                     
20.1   | 0.00% (0/4)   | 143    | current_value ^ masked_data[1]                     
21.1   | 0.00% (0/1/1) | 165    | HW_SET_WIDTH == WIDTH                              
22.1   | 0.00% (0/1/1) | 172    | HW_CLEAR_WIDTH == WIDTH                            
23.1   | 0.00% (0/2)   | 179    | write_enable == HW_WRITE_ENABLE_POLARITY           
24.1   | 0.00% (0/4)   | 186    | (value & (~ set_clear[1])) | set_clear[0]          
25.1   | 0.00% (0/3)   | 202    | w_read_data & i_mask                               
26.1   | 0.00% (0/3)   | 206    | w_value & i_mask                                   

index: 3.1 grade: 50.00% (1/2) line: 56 source: access[0] = (read_mask  != {WIDTH{1'b0}});

read_mask != {WIDTH{1'b0}}
<---1--->    <-----2----->

index     | hit   | <1>   <2>   
-------------------------------- '!='
3.1.2     | 0     | lhs != rhs  

index: 4.1 grade: 50.00% (2/4) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

((write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY)) && (! write_done)
 <-------------1------------->    <-------------------2-------------------->        <---3---->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
4.1.1     | 0     | 1    | 1   1   0   
4.1.2     | 0     | 0    | -   -   1   

index: 4.2 grade: 50.00% (1/2) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

(write_mask != {WIDTH{1'b0}})
 <---4---->    <-----5----->

index     | hit   | <4>   <5>   
-------------------------------- '!='
4.2.2     | 0     | lhs != rhs  

index: 4.3 grade: 50.00% (1/2) line: 57 source: access[1] = (write_mask != {WIDTH{1'b0}}) && (write_enable == SW_WRITE_ENABLE_POLARITY) && (!write_done);

(write_enable == SW_WRITE_ENABLE_POLARITY)
 <----6----->    <----------7----------->

index     | hit   | <6>   <7>   
-------------------------------- '=='
4.3.1     | 0     | lhs == rhs  

index: 5.1 grade: 75.00% (3/4) line: 59 source: get_sw_update[0]  = valid && action[0] && access[0];

(valid && action[0]) && access[0]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
5.1.4     | 0     | 1   1   1   

index: 6.1 grade: 50.00% (2/4) line: 60 source: get_sw_update[1]  = valid && action[1] && access[1];

(valid && action[1]) && access[1]
 <-1->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '&&'
6.1.2     | 0     | -   0   -   
6.1.4     | 0     | 1   1   1   

index: 7.1 grade: 50.00% (1/2) line: 71 source: update[0]     = write_enable == HW_WRITE_ENABLE_POLARITY;

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
7.1.1     | 0     | lhs == rhs  

index: 8.1 grade: 50.00% (1/2) line: 72 source: update[1]     = set   != {HW_SET_WIDTH{1'b0}};

set != {HW_SET_WIDTH{1'b0}}
<1>    <--------2--------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
8.1.2     | 0     | lhs != rhs  

index: 9.1 grade: 50.00% (1/2) line: 73 source: update[2]     = clear != {HW_CLEAR_WIDTH{1'b0}};

clear != {HW_CLEAR_WIDTH{1'b0}}
<-1->    <---------2---------->

index     | hit   | <1>   <2>   
-------------------------------- '!='
9.1.2     | 0     | lhs != rhs  

index: 10.1 grade: 25.00% (1/4) line: 74 source: get_hw_update = update[0] || update[1] || update[2];

(update[0] || update[1]) || update[2]
 <---1--->    <---2--->     <---3--->

index     | hit   | <1> <2> <3> 
-------------------------------- '||'
10.1.1    | 0     | 1   -   -   
10.1.2    | 0     | -   1   -   
10.1.3    | 0     | -   -   1   

index: 11.1 grade: 0.00% (0/1/1) line: 90 source: if (PRECEDENCE_ACCESS == `RGGEN_SW_ACCESS) begin

PRECEDENCE_ACCESS == 0
<-------1------->    <2>

index     | hit   | <1>   <2>   
-------------------------------- '=='
11.1.2    | 0     | lhs != rhs  

index: 12.1 grade: 0.00% (0/3) line: 132 source: masked_data[0]  = write_mask & (~write_data);

write_mask & (~ write_data)
<---1---->      <---2---->

index     | hit   | rval | <1> <2> 
-----------------------------------
12.1.1    | 0     | 1    | 1   0   
12.1.2    | 0     | 0    | -   1   
12.1.3    | 0     | 0    | 0   -   

index: 13.1 grade: 0.00% (0/3) line: 133 source: masked_data[1]  = write_mask & ( write_data);

write_mask & write_data
<---1---->   <---2---->

index     | hit   | <1> <2> 
---------------------------- '&'
13.1.1    | 0     | 0   -   
13.1.2    | 0     | -   0   
13.1.3    | 0     | 1   1   

index: 14.1 grade: 0.00% (0/4) line: 135 source: `RGGEN_WRITE_DEFAULT:   value[1]  = (current_value & (~write_mask)) | masked_data[1];

(current_value & (~ write_mask)) | masked_data[1]
 <-----1----->      <---2---->     <-----3------>

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
14.1.1    | 0     | 1    | -   -   1   
14.1.2    | 0     | 1    | 1   0   -   
14.1.3    | 0     | 0    | -   1   0   
14.1.4    | 0     | 0    | 0   -   0   

index: 15.1 grade: 0.00% (0/3) line: 136 source: `RGGEN_WRITE_0_CLEAR:   value[1]  = current_value & (~masked_data[0]);

current_value & (~ masked_data[0])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
15.1.1    | 0     | 1    | 1   0   
15.1.2    | 0     | 0    | -   1   
15.1.3    | 0     | 0    | 0   -   

index: 16.1 grade: 0.00% (0/3) line: 137 source: `RGGEN_WRITE_1_CLEAR:   value[1]  = current_value & (~masked_data[1]);

current_value & (~ masked_data[1])
<-----1----->      <-----2------>

index     | hit   | rval | <1> <2> 
-----------------------------------
16.1.1    | 0     | 1    | 1   0   
16.1.2    | 0     | 0    | -   1   
16.1.3    | 0     | 0    | 0   -   

index: 17.1 grade: 0.00% (0/3) line: 139 source: `RGGEN_WRITE_0_SET:     value[1]  = current_value | masked_data[0];

current_value | masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
17.1.1    | 0     | 1   -   
17.1.2    | 0     | -   1   
17.1.3    | 0     | 0   0   

index: 18.1 grade: 0.00% (0/3) line: 140 source: `RGGEN_WRITE_1_SET:     value[1]  = current_value | masked_data[1];

current_value | masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '|'
18.1.1    | 0     | 1   -   
18.1.2    | 0     | -   1   
18.1.3    | 0     | 0   0   

index: 19.1 grade: 0.00% (0/4) line: 142 source: `RGGEN_WRITE_0_TOGGLE:  value[1]  = current_value ^ masked_data[0];

current_value ^ masked_data[0]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
19.1.1    | 0     | 0   0   
19.1.2    | 0     | 0   1   
19.1.3    | 0     | 1   0   
19.1.4    | 0     | 1   1   

index: 20.1 grade: 0.00% (0/4) line: 143 source: `RGGEN_WRITE_1_TOGGLE:  value[1]  = current_value ^ masked_data[1];

current_value ^ masked_data[1]
<-----1----->   <-----2------>

index     | hit   | <1> <2> 
---------------------------- '^'
20.1.1    | 0     | 0   0   
20.1.2    | 0     | 0   1   
20.1.3    | 0     | 1   0   
20.1.4    | 0     | 1   1   

index: 21.1 grade: 0.00% (0/1/1) line: 165 source: if (HW_SET_WIDTH == WIDTH) begin

HW_SET_WIDTH == WIDTH
<----1----->    <-2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
21.1.1    | 0     | lhs == rhs  

index: 22.1 grade: 0.00% (0/1/1) line: 172 source: if (HW_CLEAR_WIDTH == WIDTH) begin

HW_CLEAR_WIDTH == WIDTH
<-----1------>    <-2->

index     | hit   | <1>   <2>   
-------------------------------- '=='
22.1.1    | 0     | lhs == rhs  

index: 23.1 grade: 0.00% (0/2) line: 179 source: if (write_enable == HW_WRITE_ENABLE_POLARITY) begin

write_enable == HW_WRITE_ENABLE_POLARITY
<----1----->    <----------2----------->

index     | hit   | <1>   <2>   
-------------------------------- '=='
23.1.1    | 0     | lhs == rhs  
23.1.2    | 0     | lhs != rhs  

index: 24.1 grade: 0.00% (0/4) line: 186 source: get_hw_next_value = (value & (~set_clear[1])) | set_clear[0];

(value & (~ set_clear[1])) | set_clear[0]
 <-1->      <----2----->     <----3----->

index     | hit   | rval | <1> <2> <3> 
---------------------------------------
24.1.1    | 0     | 1    | -   -   1   
24.1.2    | 0     | 1    | 1   0   -   
24.1.3    | 0     | 0    | -   1   0   
24.1.4    | 0     | 0    | 0   -   0   

index: 25.1 grade: 0.00% (0/3) line: 202 source: assign  o_sw_read_data    = w_read_data & i_mask;

w_read_data & i_mask
<----1---->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
25.1.1    | 0     | 0   -   
25.1.2    | 0     | -   0   
25.1.3    | 0     | 1   1   

index: 26.1 grade: 0.00% (0/3) line: 206 source: assign  o_value           = w_value & i_mask;

w_value & i_mask
<--1-->   <-2-->

index     | hit   | <1> <2> 
---------------------------- '&'
26.1.1    | 0     | 0   -   
26.1.2    | 0     | -   0   
26.1.3    | 0     | 1   1   


Uncovered Toggle Detail Report, Instance Based
==============================================

Instance name: zmc_axi4_top
Type name: zmc_axi4_top
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Zilla_mem_ctrl_Top.sv
Number of uncovered signal bits: 84 of 523
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 3 of 523
Number of signal bits partially toggled(fall): 1 of 523

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          zmc_top_rstn              
0          0          0          bresp[1]                  
0          0          0          bresp[0]                  
0          0          0          rresp[1]                  
0          0          0          rresp[0]                  
0          0          0          o_ECC_STAUS_REG[31]       
0          0          0          o_ECC_STAUS_REG[30]       
0          0          0          o_ECC_STAUS_REG[29]       
0          0          0          o_ECC_STAUS_REG[28]       
0          0          0          o_ECC_STAUS_REG[27]       
0          0          0          o_ECC_STAUS_REG[26]       
0          0          0          o_ECC_STAUS_REG[25]       
0          0          0          o_ECC_STAUS_REG[24]       
0          0          0          o_ECC_STAUS_REG[23]       
0          0          0          o_ECC_STAUS_REG[22]       
0          0          0          o_ECC_STAUS_REG[21]       
0          0          0          o_ECC_STAUS_REG[20]       
0          0          0          o_ECC_STAUS_REG[19]       
0          0          0          o_ECC_STAUS_REG[18]       
0          0          0          o_ECC_STAUS_REG[17]       
0          0          0          o_ECC_STAUS_REG[16]       
0          0          0          o_ECC_STAUS_REG[15]       
0          0          0          o_ECC_STAUS_REG[14]       
0          0          0          o_ECC_STAUS_REG[13]       
0          0          0          o_ECC_STAUS_REG[12]       
0          0          0          o_ECC_STAUS_REG[11]       
0          0          0          o_ECC_STAUS_REG[10]       
0          0          0          o_ECC_STAUS_REG[9]        
0          0          0          o_ECC_STAUS_REG[8]        
0          0          0          o_ECC_STAUS_REG[7]        
0          0          0          o_ECC_STAUS_REG[6]        
0          0          0          o_ECC_STAUS_REG[5]        
0          0          0          o_ECC_STAUS_REG[4]        
0          0          0          o_ECC_STAUS_REG[3]        
0          0          0          o_ECC_STAUS_REG[2]        
0          1          0          o_ECC_STAUS_REG[1]        
0          1          0          o_ECC_STAUS_REG[0]        
0          0          0          i_pwdata[31]              
0          0          0          i_pwdata[30]              
0          0          0          i_pwdata[29]              
0          0          0          i_pwdata[28]              
0          0          0          i_pwdata[27]              
0          0          0          i_pwdata[26]              
0          0          0          i_pwdata[25]              
0          0          0          i_pwdata[24]              
0          0          0          i_pwdata[23]              
0          0          0          i_pwdata[22]              
0          0          0          i_pwdata[21]              
0          0          0          i_pwdata[20]              
0          0          0          i_pwdata[19]              
0          0          0          i_pwdata[18]              
0          0          0          i_pwdata[17]              
0          0          0          i_pwdata[16]              
0          0          0          i_pwdata[15]              
0          0          0          i_pwdata[14]              
0          0          0          i_pwdata[13]              
0          0          0          i_pwdata[12]              
0          0          0          i_pwdata[11]              
0          0          0          i_pwdata[10]              
0          0          0          i_pwdata[9]               
0          0          0          i_pwdata[8]               
0          0          0          i_pwdata[7]               
0          0          0          i_pwdata[6]               
0          0          0          i_pwdata[5]               
0          0          0          i_pwdata[4]               
0          0          0          i_pwdata[3]               
0          0          0          i_pwdata[2]               
0          0          0          i_pwdata[1]               
0          0          0          i_paddr[9]                
0          0          0          i_paddr[8]                
0          0          0          i_paddr[7]                
0          0          0          i_paddr[6]                
0          0          0          i_paddr[5]                
0          0          0          i_paddr[4]                
0          0          1          i_paddr[3]                
0          0          0          i_paddr[1]                
0          0          0          i_paddr[0]                
0          0          0          i_ECC_STAUS_REG_clear     
0          0          0          wr_resp_w[1]              
0          0          0          wr_resp_w[0]              
0          0          0          rd_resp_w[1]              
0          0          0          rd_resp_w[0]              
0          0          0          RAM_rd_addr_w[13]         
0          0          0          RAM_rd_addr_w[12]         

Instance name: zmc_axi4_top.axi4_slave_inst
Type name: axi4_slave
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/AXI4_slave.sv
Number of uncovered signal bits: 103 of 856
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 9 of 856
Number of signal bits partially toggled(fall): 0 of 856

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          axi4_slave_rstn           
0          0          0          bresp[1]                  
0          0          0          bresp[0]                  
0          0          0          rresp[1]                  
0          0          0          rresp[0]                  
0          0          0          slave_wr_resp[1]          
0          0          0          slave_wr_resp[0]          
0          0          0          slave_rd_resp[1]          
0          0          0          slave_rd_resp[0]          
0          0          0          addr_n_wr[1]              
0          0          0          addr_n_wr[0]              
0          0          0          addr_n_r[5]               
0          0          0          addr_n_r[4]               
0          0          0          addr_n_r[3]               
0          0          0          addr_n_r[2]               
0          0          0          addr_n_r[1]               
0          0          0          addr_n_r[0]               
0          0          0          wrap_bndry[1]             
0          0          0          wrap_bndry[0]             
0          0          0          wrap_bndry_r[5]           
0          0          0          wrap_bndry_r[4]           
0          0          0          wrap_bndry_r[3]           
0          0          0          wrap_bndry_r[2]           
0          0          0          wrap_bndry_r[1]           
0          0          0          wrap_bndry_r[0]           
0          0          0          add_wr[31]                
0          0          0          add_wr[30]                
0          0          0          add_wr[29]                
0          0          0          add_wr[28]                
0          0          0          add_wr[27]                
0          0          0          add_wr[26]                
0          0          0          add_wr[25]                
0          0          0          add_wr[24]                
0          0          0          add_wr[23]                
0          0          0          add_wr[22]                
0          0          0          add_wr[21]                
0          0          0          add_wr[20]                
0          0          0          add_wr[19]                
0          0          0          add_wr[18]                
0          0          0          add_wr[17]                
0          0          0          add_wr[16]                
0          0          0          add_wr[15]                
0          0          0          add_wr[14]                
0          0          0          add_wr[13]                
0          0          0          add_wr[12]                
0          0          0          add_wr[11]                
0          0          0          add_wr[10]                
0          0          0          add_wr[9]                 
0          0          0          add_wr[8]                 
0          0          0          add_wr[7]                 
0          0          0          add_wr[1]                 
0          0          0          add_wr[0]                 
0          1          0          awlen_reg[3]              
0          1          0          awlen_reg[2]              
0          1          0          awlen_reg[1]              
0          1          0          awlen_reg[0]              
0          0          0          addr_n_rd[1]              
0          0          0          addr_n_rd[0]              
0          0          0          addr_n_w[5]               
0          0          0          addr_n_w[4]               
0          0          0          addr_n_w[3]               
0          0          0          addr_n_w[2]               
0          0          0          addr_n_w[1]               
0          0          0          addr_n_w[0]               
0          0          0          wrap_bndry_rd[1]          
0          0          0          wrap_bndry_rd[0]          
0          0          0          wrap_bndry_w[5]           
0          0          0          wrap_bndry_w[4]           
0          0          0          wrap_bndry_w[3]           
0          0          0          wrap_bndry_w[2]           
0          0          0          wrap_bndry_w[1]           
0          0          0          wrap_bndry_w[0]           
0          0          0          add_rd[31]                
0          0          0          add_rd[30]                
0          0          0          add_rd[29]                
0          0          0          add_rd[28]                
0          0          0          add_rd[27]                
0          0          0          add_rd[26]                
0          0          0          add_rd[25]                
0          0          0          add_rd[24]                
0          0          0          add_rd[23]                
0          0          0          add_rd[22]                
0          0          0          add_rd[21]                
0          0          0          add_rd[20]                
0          0          0          add_rd[19]                
0          0          0          add_rd[18]                
0          0          0          add_rd[17]                
0          0          0          add_rd[16]                
0          0          0          add_rd[15]                
0          0          0          add_rd[14]                
0          0          0          add_rd[13]                
0          0          0          add_rd[12]                
0          0          0          add_rd[11]                
0          0          0          add_rd[10]                
0          0          0          add_rd[9]                 
0          0          0          add_rd[8]                 
0          0          0          add_rd[7]                 
0          0          0          add_rd[1]                 
0          0          0          add_rd[0]                 
0          1          0          arlen_reg[3]              
0          1          0          arlen_reg[2]              
0          1          0          arlen_reg[1]              
0          1          0          arlen_reg[0]              

Instance name: zmc_axi4_top.mem_ctrl_inst
Type name: mem_ctrl
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv
Number of uncovered signal bits: 233 of 646
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 5 of 646
Number of signal bits partially toggled(fall): 1 of 646

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          MEM_ctrl_rstn             
0          0          0          wr_resp[1]                
0          0          0          wr_resp[0]                
0          0          0          rd_resp[1]                
0          0          0          rd_resp[0]                
0          0          0          BRAM_rd_addr[13]          
0          0          0          BRAM_rd_addr[12]          
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[31] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[30] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[29] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[28] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[27] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[26] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[25] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[24] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[23] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[22] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[21] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[20] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[19] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[18] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[17] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[16] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[15] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[14] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[13] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[12] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[11] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[10] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[9] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[8] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[7] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[6] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[5] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[4] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[3] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[2] 
0          1          0          o_ECC_STAUS_REG_ECC_STATUS[1] 
0          1          0          o_ECC_STAUS_REG_ECC_STATUS[0] 
0          0          0          i_pwdata[31]              
0          0          0          i_pwdata[30]              
0          0          0          i_pwdata[29]              
0          0          0          i_pwdata[28]              
0          0          0          i_pwdata[27]              
0          0          0          i_pwdata[26]              
0          0          0          i_pwdata[25]              
0          0          0          i_pwdata[24]              
0          0          0          i_pwdata[23]              
0          0          0          i_pwdata[22]              
0          0          0          i_pwdata[21]              
0          0          0          i_pwdata[20]              
0          0          0          i_pwdata[19]              
0          0          0          i_pwdata[18]              
0          0          0          i_pwdata[17]              
0          0          0          i_pwdata[16]              
0          0          0          i_pwdata[15]              
0          0          0          i_pwdata[14]              
0          0          0          i_pwdata[13]              
0          0          0          i_pwdata[12]              
0          0          0          i_pwdata[11]              
0          0          0          i_pwdata[10]              
0          0          0          i_pwdata[9]               
0          0          0          i_pwdata[8]               
0          0          0          i_pwdata[7]               
0          0          0          i_pwdata[6]               
0          0          0          i_pwdata[5]               
0          0          0          i_pwdata[4]               
0          0          0          i_pwdata[3]               
0          0          0          i_pwdata[2]               
0          0          0          i_pwdata[1]               
0          0          0          i_paddr[9]                
0          0          0          i_paddr[8]                
0          0          0          i_paddr[7]                
0          0          0          i_paddr[6]                
0          0          0          i_paddr[5]                
0          0          0          i_paddr[4]                
0          0          1          i_paddr[3]                
0          0          0          i_paddr[1]                
0          0          0          i_paddr[0]                
0          0          0          i_ECC_STAUS_REG_ECC_STATUS_clear 
0          0          0          wr_addr_w[13]             
0          0          0          wr_addr_w[12]             
0          0          0          rd_addr_w[13]             
0          0          0          rd_addr_w[12]             
0          0          0          ECC_en_w[31]              
0          0          0          ECC_en_w[30]              
0          0          0          ECC_en_w[29]              
0          0          0          ECC_en_w[28]              
0          0          0          ECC_en_w[27]              
0          0          0          ECC_en_w[26]              
0          0          0          ECC_en_w[25]              
0          0          0          ECC_en_w[24]              
0          0          0          ECC_en_w[23]              
0          0          0          ECC_en_w[22]              
0          0          0          ECC_en_w[21]              
0          0          0          ECC_en_w[20]              
0          0          0          ECC_en_w[19]              
0          0          0          ECC_en_w[18]              
0          0          0          ECC_en_w[17]              
0          0          0          ECC_en_w[16]              
0          0          0          ECC_en_w[15]              
0          0          0          ECC_en_w[14]              
0          0          0          ECC_en_w[13]              
0          0          0          ECC_en_w[12]              
0          0          0          ECC_en_w[11]              
0          0          0          ECC_en_w[10]              
0          0          0          ECC_en_w[9]               
0          0          0          ECC_en_w[8]               
0          0          0          ECC_en_w[7]               
0          0          0          ECC_en_w[6]               
0          0          0          ECC_en_w[5]               
0          0          0          ECC_en_w[4]               
0          0          0          ECC_en_w[3]               
0          0          0          ECC_en_w[2]               
0          0          0          ECC_en_w[1]               
0          1          0          ECC_en_w[0]               
0          0          0          ECC_status_w[31]          
0          0          0          ECC_status_w[30]          
0          0          0          ECC_status_w[29]          
0          0          0          ECC_status_w[28]          
0          0          0          ECC_status_w[27]          
0          0          0          ECC_status_w[26]          
0          0          0          ECC_status_w[25]          
0          0          0          ECC_status_w[24]          
0          0          0          ECC_status_w[23]          
0          0          0          ECC_status_w[22]          
0          0          0          ECC_status_w[21]          
0          0          0          ECC_status_w[20]          
0          0          0          ECC_status_w[19]          
0          0          0          ECC_status_w[18]          
0          0          0          ECC_status_w[17]          
0          0          0          ECC_status_w[16]          
0          0          0          ECC_status_w[15]          
0          0          0          ECC_status_w[14]          
0          0          0          ECC_status_w[13]          
0          0          0          ECC_status_w[12]          
0          0          0          ECC_status_w[11]          
0          0          0          ECC_status_w[10]          
0          0          0          ECC_status_w[9]           
0          0          0          ECC_status_w[8]           
0          0          0          ECC_status_w[7]           
0          0          0          ECC_status_w[6]           
0          0          0          ECC_status_w[5]           
0          0          0          ECC_status_w[4]           
0          0          0          ECC_status_w[3]           
0          0          0          ECC_status_w[2]           
0          0          0          data_valid_w              
0          0          0          i_paddr_w[9]              
0          0          0          i_paddr_w[8]              
0          0          0          i_paddr_w[7]              
0          0          0          i_paddr_w[6]              
0          0          0          i_paddr_w[5]              
0          0          0          i_paddr_w[4]              
0          0          0          i_paddr_w[3]              
0          0          0          i_paddr_w[2]              
0          0          0          i_paddr_w[1]              
0          0          0          i_paddr_w[0]              
0          0          0          i_paddr_w2[9]             
0          0          0          i_paddr_w2[8]             
0          0          0          i_paddr_w2[7]             
0          0          0          i_paddr_w2[6]             
0          0          0          i_paddr_w2[5]             
0          0          0          i_paddr_w2[4]             
0          0          0          i_paddr_w2[1]             
0          0          0          i_paddr_w2[0]             
0          0          0          i_pwdata_w2[31]           
0          0          0          i_pwdata_w2[30]           
0          0          0          i_pwdata_w2[29]           
0          0          0          i_pwdata_w2[28]           
0          0          0          i_pwdata_w2[27]           
0          0          0          i_pwdata_w2[26]           
0          0          0          i_pwdata_w2[25]           
0          0          0          i_pwdata_w2[24]           
0          0          0          i_pwdata_w2[23]           
0          0          0          i_pwdata_w2[22]           
0          0          0          i_pwdata_w2[21]           
0          0          0          i_pwdata_w2[20]           
0          0          0          i_pwdata_w2[19]           
0          0          0          i_pwdata_w2[18]           
0          0          0          i_pwdata_w2[17]           
0          0          0          i_pwdata_w2[16]           
0          0          0          i_pwdata_w2[15]           
0          0          0          i_pwdata_w2[14]           
0          0          0          i_pwdata_w2[13]           
0          0          0          i_pwdata_w2[12]           
0          0          0          i_pwdata_w2[11]           
0          0          0          i_pwdata_w2[10]           
0          0          0          i_pwdata_w2[9]            
0          0          0          i_pwdata_w2[8]            
0          0          0          i_pwdata_w2[7]            
0          0          0          i_pwdata_w2[6]            
0          0          0          i_pwdata_w2[5]            
0          0          0          i_pwdata_w2[4]            
0          0          0          i_pwdata_w2[3]            
0          0          0          i_pwdata_w2[2]            
0          0          0          ECC_irq_en_w[31]          
0          0          0          ECC_irq_en_w[30]          
0          0          0          ECC_irq_en_w[29]          
0          0          0          ECC_irq_en_w[28]          
0          0          0          ECC_irq_en_w[27]          
0          0          0          ECC_irq_en_w[26]          
0          0          0          ECC_irq_en_w[25]          
0          0          0          ECC_irq_en_w[24]          
0          0          0          ECC_irq_en_w[23]          
0          0          0          ECC_irq_en_w[22]          
0          0          0          ECC_irq_en_w[21]          
0          0          0          ECC_irq_en_w[20]          
0          0          0          ECC_irq_en_w[19]          
0          0          0          ECC_irq_en_w[18]          
0          0          0          ECC_irq_en_w[17]          
0          0          0          ECC_irq_en_w[16]          
0          0          0          ECC_irq_en_w[15]          
0          0          0          ECC_irq_en_w[14]          
0          0          0          ECC_irq_en_w[13]          
0          0          0          ECC_irq_en_w[12]          
0          0          0          ECC_irq_en_w[11]          
0          0          0          ECC_irq_en_w[10]          
0          0          0          ECC_irq_en_w[9]           
0          0          0          ECC_irq_en_w[8]           
0          0          0          ECC_irq_en_w[7]           
0          0          0          ECC_irq_en_w[6]           
0          0          0          ECC_irq_en_w[5]           
0          0          0          ECC_irq_en_w[4]           
0          0          0          ECC_irq_en_w[3]           
0          0          0          ECC_irq_en_w[2]           
0          0          0          ECC_irq_en_w[1]           
0          1          0          ECC_irq_en_w[0]           
0          0          0          wr_addr_valid             
0          0          0          rd_addr_valid             
0          0          0          wr_resp_r                 
0          0          0          wr_resp_reg               
0          0          0          rd_resp_r                 
0          0          0          rd_resp_reg               

Instance name: zmc_axi4_top.mem_ctrl_inst.ECC_encoding_inst
Type name: ECC_encoding
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_encoding_top.sv
Number of uncovered signal bits: 36 of 194
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 3 of 194
Number of signal bits partially toggled(fall): 0 of 194

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          ecc_enc_rstn              
0          0          0          ECC_en[31]                
0          0          0          ECC_en[30]                
0          0          0          ECC_en[29]                
0          0          0          ECC_en[28]                
0          0          0          ECC_en[27]                
0          0          0          ECC_en[26]                
0          0          0          ECC_en[25]                
0          0          0          ECC_en[24]                
0          0          0          ECC_en[23]                
0          0          0          ECC_en[22]                
0          0          0          ECC_en[21]                
0          0          0          ECC_en[20]                
0          0          0          ECC_en[19]                
0          0          0          ECC_en[18]                
0          0          0          ECC_en[17]                
0          0          0          ECC_en[16]                
0          0          0          ECC_en[15]                
0          0          0          ECC_en[14]                
0          0          0          ECC_en[13]                
0          0          0          ECC_en[12]                
0          0          0          ECC_en[11]                
0          0          0          ECC_en[10]                
0          0          0          ECC_en[9]                 
0          0          0          ECC_en[8]                 
0          0          0          ECC_en[7]                 
0          0          0          ECC_en[6]                 
0          0          0          ECC_en[5]                 
0          0          0          ECC_en[4]                 
0          0          0          ECC_en[3]                 
0          0          0          ECC_en[2]                 
0          0          0          ECC_en[1]                 
0          1          0          ECC_en[0]                 
0          0          0          wr_addr_o[13]             
0          0          0          wr_addr_o[12]             
0          1          0          ecc_en_w                  

Instance name: zmc_axi4_top.mem_ctrl_inst.ECC_encoding_inst.parity_calculator_inst
Type name: parity_calculator
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/parity_calculator_wr.sv
Number of uncovered signal bits: 32 of 169
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 169
Number of signal bits partially toggled(fall): 0 of 169

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          ECC_en[31]                
0          0          0          ECC_en[30]                
0          0          0          ECC_en[29]                
0          0          0          ECC_en[28]                
0          0          0          ECC_en[27]                
0          0          0          ECC_en[26]                
0          0          0          ECC_en[25]                
0          0          0          ECC_en[24]                
0          0          0          ECC_en[23]                
0          0          0          ECC_en[22]                
0          0          0          ECC_en[21]                
0          0          0          ECC_en[20]                
0          0          0          ECC_en[19]                
0          0          0          ECC_en[18]                
0          0          0          ECC_en[17]                
0          0          0          ECC_en[16]                
0          0          0          ECC_en[15]                
0          0          0          ECC_en[14]                
0          0          0          ECC_en[13]                
0          0          0          ECC_en[12]                
0          0          0          ECC_en[11]                
0          0          0          ECC_en[10]                
0          0          0          ECC_en[9]                 
0          0          0          ECC_en[8]                 
0          0          0          ECC_en[7]                 
0          0          0          ECC_en[6]                 
0          0          0          ECC_en[5]                 
0          0          0          ECC_en[4]                 
0          0          0          ECC_en[3]                 
0          0          0          ECC_en[2]                 
0          0          0          ECC_en[1]                 
0          1          0          ECC_en[0]                 

Instance name: zmc_axi4_top.mem_ctrl_inst.ECC_encoding_inst.data_enc_inst
Type name: data_enc
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/data_encoding.sv
Number of uncovered signal bits: 7 of 137
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 137
Number of signal bits partially toggled(fall): 0 of 137

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          ECC_en                    
0          0          0          wr_addr_o[13]             
0          0          0          wr_addr_o[12]             
0          0          0          wr_addr_w[1]              
0          0          0          wr_addr_w[0]              
0          0          0          wr_addr_w1[13]            
0          0          0          wr_addr_w1[12]            

Instance name: zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst
Type name: ECC_decoding
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/ECC_decoding_top.sv
Number of uncovered signal bits: 152 of 372
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 3 of 372
Number of signal bits partially toggled(fall): 0 of 372

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          ECC_decoding_rstn         
0          0          0          ECC_en[31]                
0          0          0          ECC_en[30]                
0          0          0          ECC_en[29]                
0          0          0          ECC_en[28]                
0          0          0          ECC_en[27]                
0          0          0          ECC_en[26]                
0          0          0          ECC_en[25]                
0          0          0          ECC_en[24]                
0          0          0          ECC_en[23]                
0          0          0          ECC_en[22]                
0          0          0          ECC_en[21]                
0          0          0          ECC_en[20]                
0          0          0          ECC_en[19]                
0          0          0          ECC_en[18]                
0          0          0          ECC_en[17]                
0          0          0          ECC_en[16]                
0          0          0          ECC_en[15]                
0          0          0          ECC_en[14]                
0          0          0          ECC_en[13]                
0          0          0          ECC_en[12]                
0          0          0          ECC_en[11]                
0          0          0          ECC_en[10]                
0          0          0          ECC_en[9]                 
0          0          0          ECC_en[8]                 
0          0          0          ECC_en[7]                 
0          0          0          ECC_en[6]                 
0          0          0          ECC_en[5]                 
0          0          0          ECC_en[4]                 
0          0          0          ECC_en[3]                 
0          0          0          ECC_en[2]                 
0          0          0          ECC_en[1]                 
0          1          0          ECC_en[0]                 
0          0          0          ECC_irq_en[31]            
0          0          0          ECC_irq_en[30]            
0          0          0          ECC_irq_en[29]            
0          0          0          ECC_irq_en[28]            
0          0          0          ECC_irq_en[27]            
0          0          0          ECC_irq_en[26]            
0          0          0          ECC_irq_en[25]            
0          0          0          ECC_irq_en[24]            
0          0          0          ECC_irq_en[23]            
0          0          0          ECC_irq_en[22]            
0          0          0          ECC_irq_en[21]            
0          0          0          ECC_irq_en[20]            
0          0          0          ECC_irq_en[19]            
0          0          0          ECC_irq_en[18]            
0          0          0          ECC_irq_en[17]            
0          0          0          ECC_irq_en[16]            
0          0          0          ECC_irq_en[15]            
0          0          0          ECC_irq_en[14]            
0          0          0          ECC_irq_en[13]            
0          0          0          ECC_irq_en[12]            
0          0          0          ECC_irq_en[11]            
0          0          0          ECC_irq_en[10]            
0          0          0          ECC_irq_en[9]             
0          0          0          ECC_irq_en[8]             
0          0          0          ECC_irq_en[7]             
0          0          0          ECC_irq_en[6]             
0          0          0          ECC_irq_en[5]             
0          0          0          ECC_irq_en[4]             
0          0          0          ECC_irq_en[3]             
0          0          0          ECC_irq_en[2]             
0          0          0          ECC_irq_en[1]             
0          1          0          ECC_irq_en[0]             
0          0          0          rd_addr_o[13]             
0          0          0          rd_addr_o[12]             
0          0          0          data_valid                
0          0          0          error_type[31]            
0          0          0          error_type[30]            
0          0          0          error_type[29]            
0          0          0          error_type[28]            
0          0          0          error_type[27]            
0          0          0          error_type[26]            
0          0          0          error_type[25]            
0          0          0          error_type[24]            
0          0          0          error_type[23]            
0          0          0          error_type[22]            
0          0          0          error_type[21]            
0          0          0          error_type[20]            
0          0          0          error_type[19]            
0          0          0          error_type[18]            
0          0          0          error_type[17]            
0          0          0          error_type[16]            
0          0          0          error_type[15]            
0          0          0          error_type[14]            
0          0          0          error_type[13]            
0          0          0          error_type[12]            
0          0          0          error_type[11]            
0          0          0          error_type[10]            
0          0          0          error_type[9]             
0          0          0          error_type[8]             
0          0          0          error_type[7]             
0          0          0          error_type[6]             
0          0          0          error_type[5]             
0          0          0          error_type[4]             
0          0          0          error_type[3]             
0          0          0          error_type[2]             
0          0          0          i_paddr[9]                
0          0          0          i_paddr[8]                
0          0          0          i_paddr[7]                
0          0          0          i_paddr[6]                
0          0          0          i_paddr[5]                
0          0          0          i_paddr[4]                
0          0          0          i_paddr[3]                
0          0          0          i_paddr[2]                
0          0          0          i_paddr[1]                
0          0          0          i_paddr[0]                
0          0          0          rd_data_w2[38]            
0          0          0          rd_data_w2[37]            
0          0          0          rd_data_w2[36]            
0          0          0          rd_data_w2[35]            
0          0          0          rd_data_w2[34]            
0          0          0          rd_data_w2[33]            
0          0          0          rd_data_w2[32]            
0          0          0          rd_data_w2[31]            
0          0          0          rd_data_w2[30]            
0          0          0          rd_data_w2[29]            
0          0          0          rd_data_w2[28]            
0          0          0          rd_data_w2[27]            
0          0          0          rd_data_w2[26]            
0          0          0          rd_data_w2[25]            
0          0          0          rd_data_w2[24]            
0          0          0          rd_data_w2[23]            
0          0          0          rd_data_w2[22]            
0          0          0          rd_data_w2[21]            
0          0          0          rd_data_w2[20]            
0          0          0          rd_data_w2[19]            
0          0          0          rd_data_w2[18]            
0          0          0          rd_data_w2[17]            
0          0          0          rd_data_w2[16]            
0          0          0          rd_data_w2[15]            
0          0          0          rd_data_w2[14]            
0          0          0          rd_data_w2[13]            
0          0          0          rd_data_w2[12]            
0          0          0          rd_data_w2[11]            
0          0          0          rd_data_w2[10]            
0          0          0          rd_data_w2[9]             
0          0          0          rd_data_w2[8]             
0          0          0          rd_data_w2[7]             
0          0          0          rd_data_w2[6]             
0          0          0          rd_data_w2[5]             
0          0          0          rd_data_w2[4]             
0          0          0          rd_data_w2[3]             
0          0          0          rd_data_w2[2]             
0          0          0          rd_data_w2[1]             
0          0          0          rd_data_w2[0]             
0          0          0          parity_bits_w[6]          
0          0          0          rd_addr_w[1]              
0          0          0          rd_addr_w[0]              
0          0          0          rd_addr_w1[13]            
0          0          0          rd_addr_w1[12]            

Instance name: zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst.parity_calc_rd_inst
Type name: parity_calc_rd
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/parity_calculator_rd.sv
Number of uncovered signal bits: 34 of 85
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 2 of 85
Number of signal bits partially toggled(fall): 0 of 85

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          parity_calc_rd_rstn       
0          0          0          ECC_en[31]                
0          0          0          ECC_en[30]                
0          0          0          ECC_en[29]                
0          0          0          ECC_en[28]                
0          0          0          ECC_en[27]                
0          0          0          ECC_en[26]                
0          0          0          ECC_en[25]                
0          0          0          ECC_en[24]                
0          0          0          ECC_en[23]                
0          0          0          ECC_en[22]                
0          0          0          ECC_en[21]                
0          0          0          ECC_en[20]                
0          0          0          ECC_en[19]                
0          0          0          ECC_en[18]                
0          0          0          ECC_en[17]                
0          0          0          ECC_en[16]                
0          0          0          ECC_en[15]                
0          0          0          ECC_en[14]                
0          0          0          ECC_en[13]                
0          0          0          ECC_en[12]                
0          0          0          ECC_en[11]                
0          0          0          ECC_en[10]                
0          0          0          ECC_en[9]                 
0          0          0          ECC_en[8]                 
0          0          0          ECC_en[7]                 
0          0          0          ECC_en[6]                 
0          0          0          ECC_en[5]                 
0          0          0          ECC_en[4]                 
0          0          0          ECC_en[3]                 
0          0          0          ECC_en[2]                 
0          0          0          ECC_en[1]                 
0          1          0          ECC_en[0]                 
0          0          0          parity_out_rd[6]          

Instance name: zmc_axi4_top.mem_ctrl_inst.ECC_decoding_inst.err_det_corr_inst
Type name: err_det_corr
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/err_det_corr.sv
Number of uncovered signal bits: 151 of 389
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 2 of 389
Number of signal bits partially toggled(fall): 0 of 389

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          ECC_en[31]                
0          0          0          ECC_en[30]                
0          0          0          ECC_en[29]                
0          0          0          ECC_en[28]                
0          0          0          ECC_en[27]                
0          0          0          ECC_en[26]                
0          0          0          ECC_en[25]                
0          0          0          ECC_en[24]                
0          0          0          ECC_en[23]                
0          0          0          ECC_en[22]                
0          0          0          ECC_en[21]                
0          0          0          ECC_en[20]                
0          0          0          ECC_en[19]                
0          0          0          ECC_en[18]                
0          0          0          ECC_en[17]                
0          0          0          ECC_en[16]                
0          0          0          ECC_en[15]                
0          0          0          ECC_en[14]                
0          0          0          ECC_en[13]                
0          0          0          ECC_en[12]                
0          0          0          ECC_en[11]                
0          0          0          ECC_en[10]                
0          0          0          ECC_en[9]                 
0          0          0          ECC_en[8]                 
0          0          0          ECC_en[7]                 
0          0          0          ECC_en[6]                 
0          0          0          ECC_en[5]                 
0          0          0          ECC_en[4]                 
0          0          0          ECC_en[3]                 
0          0          0          ECC_en[2]                 
0          0          0          ECC_en[1]                 
0          1          0          ECC_en[0]                 
0          0          0          ECC_irq_en[31]            
0          0          0          ECC_irq_en[30]            
0          0          0          ECC_irq_en[29]            
0          0          0          ECC_irq_en[28]            
0          0          0          ECC_irq_en[27]            
0          0          0          ECC_irq_en[26]            
0          0          0          ECC_irq_en[25]            
0          0          0          ECC_irq_en[24]            
0          0          0          ECC_irq_en[23]            
0          0          0          ECC_irq_en[22]            
0          0          0          ECC_irq_en[21]            
0          0          0          ECC_irq_en[20]            
0          0          0          ECC_irq_en[19]            
0          0          0          ECC_irq_en[18]            
0          0          0          ECC_irq_en[17]            
0          0          0          ECC_irq_en[16]            
0          0          0          ECC_irq_en[15]            
0          0          0          ECC_irq_en[14]            
0          0          0          ECC_irq_en[13]            
0          0          0          ECC_irq_en[12]            
0          0          0          ECC_irq_en[11]            
0          0          0          ECC_irq_en[10]            
0          0          0          ECC_irq_en[9]             
0          0          0          ECC_irq_en[8]             
0          0          0          ECC_irq_en[7]             
0          0          0          ECC_irq_en[6]             
0          0          0          ECC_irq_en[5]             
0          0          0          ECC_irq_en[4]             
0          0          0          ECC_irq_en[3]             
0          0          0          ECC_irq_en[2]             
0          0          0          ECC_irq_en[1]             
0          1          0          ECC_irq_en[0]             
0          0          0          parity_rd_in[6]           
0          0          0          data_valid                
0          0          0          error_type[31]            
0          0          0          error_type[30]            
0          0          0          error_type[29]            
0          0          0          error_type[28]            
0          0          0          error_type[27]            
0          0          0          error_type[26]            
0          0          0          error_type[25]            
0          0          0          error_type[24]            
0          0          0          error_type[23]            
0          0          0          error_type[22]            
0          0          0          error_type[21]            
0          0          0          error_type[20]            
0          0          0          error_type[19]            
0          0          0          error_type[18]            
0          0          0          error_type[17]            
0          0          0          error_type[16]            
0          0          0          error_type[15]            
0          0          0          error_type[14]            
0          0          0          error_type[13]            
0          0          0          error_type[12]            
0          0          0          error_type[11]            
0          0          0          error_type[10]            
0          0          0          error_type[9]             
0          0          0          error_type[8]             
0          0          0          error_type[7]             
0          0          0          error_type[6]             
0          0          0          error_type[5]             
0          0          0          error_type[4]             
0          0          0          error_type[3]             
0          0          0          error_type[2]             
0          0          0          i_paddr[9]                
0          0          0          i_paddr[8]                
0          0          0          i_paddr[7]                
0          0          0          i_paddr[6]                
0          0          0          i_paddr[5]                
0          0          0          i_paddr[4]                
0          0          0          i_paddr[3]                
0          0          0          i_paddr[2]                
0          0          0          i_paddr[1]                
0          0          0          i_paddr[0]                
0          0          0          rd_data_r1[32]            
0          0          0          rd_data_r1[16]            
0          0          0          rd_data_r1[8]             
0          0          0          rd_data_r1[4]             
0          0          0          rd_data_r1[2]             
0          0          0          rd_data_r1[1]             
0          0          0          rd_data_r1[0]             
0          0          0          bit_position[5]           
0          0          0          bit_position[1]           
0          0          0          mask[38]                  
0          0          0          mask[37]                  
0          0          0          mask[36]                  
0          0          0          mask[35]                  
0          0          0          mask[34]                  
0          0          0          mask[33]                  
0          0          0          mask[32]                  
0          0          0          mask[31]                  
0          0          0          mask[30]                  
0          0          0          mask[29]                  
0          0          0          mask[28]                  
0          0          0          mask[27]                  
0          0          0          mask[26]                  
0          0          0          mask[25]                  
0          0          0          mask[24]                  
0          0          0          mask[23]                  
0          0          0          mask[22]                  
0          0          0          mask[20]                  
0          0          0          mask[19]                  
0          0          0          mask[18]                  
0          0          0          mask[17]                  
0          0          0          mask[16]                  
0          0          0          mask[15]                  
0          0          0          mask[14]                  
0          0          0          mask[12]                  
0          0          0          mask[11]                  
0          0          0          mask[10]                  
0          0          0          mask[9]                   
0          0          0          mask[8]                   
0          0          0          mask[7]                   
0          0          0          mask[6]                   
0          0          0          mask[5]                   
0          0          0          mask[4]                   
0          0          0          mask[3]                   
0          0          0          mask[2]                   
0          0          0          mask[1]                   

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst
Type name: CSR_registers
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/MC_CSR_reg.sv
Number of uncovered signal bits: 909 of 938
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 14 of 938
Number of signal bits partially toggled(fall): 0 of 938

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_paddr[9]                
0          0          0          i_paddr[8]                
0          0          0          i_paddr[7]                
0          0          0          i_paddr[6]                
0          0          0          i_paddr[5]                
0          0          0          i_paddr[4]                
0          0          0          i_paddr[1]                
0          0          0          i_paddr[0]                
0          0          0          i_pprot[2]                
0          0          0          i_pprot[1]                
0          0          0          i_pprot[0]                
0          0          0          i_pwdata[31]              
0          0          0          i_pwdata[30]              
0          0          0          i_pwdata[29]              
0          0          0          i_pwdata[28]              
0          0          0          i_pwdata[27]              
0          0          0          i_pwdata[26]              
0          0          0          i_pwdata[25]              
0          0          0          i_pwdata[24]              
0          0          0          i_pwdata[23]              
0          0          0          i_pwdata[22]              
0          0          0          i_pwdata[21]              
0          0          0          i_pwdata[20]              
0          0          0          i_pwdata[19]              
0          0          0          i_pwdata[18]              
0          0          0          i_pwdata[17]              
0          0          0          i_pwdata[16]              
0          0          0          i_pwdata[15]              
0          0          0          i_pwdata[14]              
0          0          0          i_pwdata[13]              
0          0          0          i_pwdata[12]              
0          0          0          i_pwdata[11]              
0          0          0          i_pwdata[10]              
0          0          0          i_pwdata[9]               
0          0          0          i_pwdata[8]               
0          0          0          i_pwdata[7]               
0          0          0          i_pwdata[6]               
0          0          0          i_pwdata[5]               
0          0          0          i_pwdata[4]               
0          0          0          i_pwdata[3]               
0          0          0          i_pwdata[2]               
0          0          0          o_prdata[31]              
0          0          0          o_prdata[30]              
0          0          0          o_prdata[29]              
0          0          0          o_prdata[28]              
0          0          0          o_prdata[27]              
0          0          0          o_prdata[26]              
0          0          0          o_prdata[25]              
0          0          0          o_prdata[24]              
0          0          0          o_prdata[23]              
0          0          0          o_prdata[22]              
0          0          0          o_prdata[21]              
0          0          0          o_prdata[20]              
0          0          0          o_prdata[19]              
0          0          0          o_prdata[18]              
0          0          0          o_prdata[17]              
0          0          0          o_prdata[16]              
0          0          0          o_prdata[15]              
0          0          0          o_prdata[14]              
0          0          0          o_prdata[13]              
0          0          0          o_prdata[12]              
0          0          0          o_prdata[11]              
0          0          0          o_prdata[10]              
0          0          0          o_prdata[9]               
0          0          0          o_prdata[8]               
0          0          0          o_prdata[7]               
0          0          0          o_prdata[6]               
0          0          0          o_prdata[5]               
0          0          0          o_prdata[4]               
0          0          0          o_prdata[3]               
0          0          0          o_prdata[2]               
0          1          0          o_prdata[1]               
0          0          0          o_prdata[0]               
0          0          0          o_pslverr                 
0          0          0          i_ECC_STAUS_REG_ECC_STATUS_clear 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[31] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[30] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[29] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[28] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[27] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[26] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[25] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[24] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[23] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[22] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[21] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[20] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[19] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[18] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[17] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[16] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[15] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[14] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[13] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[12] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[11] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[10] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[9] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[8] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[7] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[6] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[5] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[4] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[3] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[2] 
0          1          0          o_ECC_STAUS_REG_ECC_STATUS[1] 
0          1          0          o_ECC_STAUS_REG_ECC_STATUS[0] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[31] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[30] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[29] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[28] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[27] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[26] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[25] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[24] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[23] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[22] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[21] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[20] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[19] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[18] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[17] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[16] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[15] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[14] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[13] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[12] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[11] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[10] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[9] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[8] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[7] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[6] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[5] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[4] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[3] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[2] 
0          0          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[1] 
0          1          0          o_ECC_EN_IRQ_REG_ECC_EN_IRQ_REG[0] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[31] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[30] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[29] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[28] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[27] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[26] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[25] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[24] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[23] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[22] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[21] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[20] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[19] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[18] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[17] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[16] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[15] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[14] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[13] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[12] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[11] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[10] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[9] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[8] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[7] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[6] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[5] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[4] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[3] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[2] 
0          0          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[1] 
0          1          0          o_ECC_ONOFF_REG_ECC_ONOFF_REG[0] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[31] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[30] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[29] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[28] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[27] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[26] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[25] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[24] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[23] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[22] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[21] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[20] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[19] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[18] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[17] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[16] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[15] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[14] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[13] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[12] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[11] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[10] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[9] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[8] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[7] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[6] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[5] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[4] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[3] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[2] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[1] 
0          0          0          o_CE_CNT_REG_CE_CNT_REG[0] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[31] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[30] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[29] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[28] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[27] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[26] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[25] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[24] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[23] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[22] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[21] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[20] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[19] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[18] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[17] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[16] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[15] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[14] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[13] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[12] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[11] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[10] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[9] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[8] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[7] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[6] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[5] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[4] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[3] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[2] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[1] 
0          0          0          i_CE_FFD_REG_CE_FFD_REG[0] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[31] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[30] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[29] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[28] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[27] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[26] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[25] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[24] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[23] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[22] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[21] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[20] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[19] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[18] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[17] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[16] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[15] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[14] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[13] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[12] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[11] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[10] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[9] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[8] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[7] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[6] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[5] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[4] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[3] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[2] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[1] 
0          0          0          i_CE_FFE_REG_CE_FFE_REG[0] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[31] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[30] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[29] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[28] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[27] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[26] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[25] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[24] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[23] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[22] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[21] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[20] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[19] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[18] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[17] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[16] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[15] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[14] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[13] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[12] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[11] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[10] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[9] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[8] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[7] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[6] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[5] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[4] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[3] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[2] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[1] 
0          0          0          i_UE_FFE_REG_UE_FFE_REG[0] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[31] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[30] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[29] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[28] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[27] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[26] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[25] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[24] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[23] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[22] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[21] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[20] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[19] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[18] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[17] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[16] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[15] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[14] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[13] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[12] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[11] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[10] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[9] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[8] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[7] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[6] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[5] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[4] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[3] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[2] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[1] 
0          0          0          i_UE_FFD_REG_UE_FFD_REG[0] 
0          0          0          w_register_access[1]      
0          0          0          w_register_address[9]     
0          0          0          w_register_address[8]     
0          0          0          w_register_address[7]     
0          0          0          w_register_address[6]     
0          0          0          w_register_address[5]     
0          0          0          w_register_address[4]     
0          0          0          w_register_address[1]     
0          0          0          w_register_address[0]     
0          0          0          w_register_write_data[31] 
0          0          0          w_register_write_data[30] 
0          0          0          w_register_write_data[29] 
0          0          0          w_register_write_data[28] 
0          0          0          w_register_write_data[27] 
0          0          0          w_register_write_data[26] 
0          0          0          w_register_write_data[25] 
0          0          0          w_register_write_data[24] 
0          0          0          w_register_write_data[23] 
0          0          0          w_register_write_data[22] 
0          0          0          w_register_write_data[21] 
0          0          0          w_register_write_data[20] 
0          0          0          w_register_write_data[19] 
0          0          0          w_register_write_data[18] 
0          0          0          w_register_write_data[17] 
0          0          0          w_register_write_data[16] 
0          0          0          w_register_write_data[15] 
0          0          0          w_register_write_data[14] 
0          0          0          w_register_write_data[13] 
0          0          0          w_register_write_data[12] 
0          0          0          w_register_write_data[11] 
0          0          0          w_register_write_data[10] 
0          0          0          w_register_write_data[9]  
0          0          0          w_register_write_data[8]  
0          0          0          w_register_write_data[7]  
0          0          0          w_register_write_data[6]  
0          0          0          w_register_write_data[5]  
0          0          0          w_register_write_data[4]  
0          0          0          w_register_write_data[3]  
0          0          0          w_register_write_data[2]  
0          0          0          w_register_active[7]      
0          0          0          w_register_active[6]      
0          0          0          w_register_active[5]      
0          0          0          w_register_active[4]      
0          0          0          w_register_active[3]      
0          0          0          w_register_ready[7]       
0          0          0          w_register_ready[6]       
0          0          0          w_register_ready[5]       
0          0          0          w_register_ready[4]       
0          0          0          w_register_ready[3]       
0          0          0          w_register_status[15]     
0          0          0          w_register_status[14]     
0          0          0          w_register_status[13]     
0          0          0          w_register_status[12]     
0          0          0          w_register_status[11]     
0          0          0          w_register_status[10]     
0          0          0          w_register_status[9]      
0          0          0          w_register_status[8]      
0          0          0          w_register_status[7]      
0          0          0          w_register_status[6]      
0          0          0          w_register_status[5]      
0          0          0          w_register_status[4]      
0          0          0          w_register_status[3]      
0          0          0          w_register_status[2]      
0          0          0          w_register_status[1]      
0          0          0          w_register_status[0]      
0          0          0          w_register_read_data[255] 
0          0          0          w_register_read_data[254] 
0          0          0          w_register_read_data[253] 
0          0          0          w_register_read_data[252] 
0          0          0          w_register_read_data[251] 
0          0          0          w_register_read_data[250] 
0          0          0          w_register_read_data[249] 
0          0          0          w_register_read_data[248] 
0          0          0          w_register_read_data[247] 
0          0          0          w_register_read_data[246] 
0          0          0          w_register_read_data[245] 
0          0          0          w_register_read_data[244] 
0          0          0          w_register_read_data[243] 
0          0          0          w_register_read_data[242] 
0          0          0          w_register_read_data[241] 
0          0          0          w_register_read_data[240] 
0          0          0          w_register_read_data[239] 
0          0          0          w_register_read_data[238] 
0          0          0          w_register_read_data[237] 
0          0          0          w_register_read_data[236] 
0          0          0          w_register_read_data[235] 
0          0          0          w_register_read_data[234] 
0          0          0          w_register_read_data[233] 
0          0          0          w_register_read_data[232] 
0          0          0          w_register_read_data[231] 
0          0          0          w_register_read_data[230] 
0          0          0          w_register_read_data[229] 
0          0          0          w_register_read_data[228] 
0          0          0          w_register_read_data[227] 
0          0          0          w_register_read_data[226] 
0          0          0          w_register_read_data[225] 
0          0          0          w_register_read_data[224] 
0          0          0          w_register_read_data[223] 
0          0          0          w_register_read_data[222] 
0          0          0          w_register_read_data[221] 
0          0          0          w_register_read_data[220] 
0          0          0          w_register_read_data[219] 
0          0          0          w_register_read_data[218] 
0          0          0          w_register_read_data[217] 
0          0          0          w_register_read_data[216] 
0          0          0          w_register_read_data[215] 
0          0          0          w_register_read_data[214] 
0          0          0          w_register_read_data[213] 
0          0          0          w_register_read_data[212] 
0          0          0          w_register_read_data[211] 
0          0          0          w_register_read_data[210] 
0          0          0          w_register_read_data[209] 
0          0          0          w_register_read_data[208] 
0          0          0          w_register_read_data[207] 
0          0          0          w_register_read_data[206] 
0          0          0          w_register_read_data[205] 
0          0          0          w_register_read_data[204] 
0          0          0          w_register_read_data[203] 
0          0          0          w_register_read_data[202] 
0          0          0          w_register_read_data[201] 
0          0          0          w_register_read_data[200] 
0          0          0          w_register_read_data[199] 
0          0          0          w_register_read_data[198] 
0          0          0          w_register_read_data[197] 
0          0          0          w_register_read_data[196] 
0          0          0          w_register_read_data[195] 
0          0          0          w_register_read_data[194] 
0          0          0          w_register_read_data[193] 
0          0          0          w_register_read_data[192] 
0          0          0          w_register_read_data[191] 
0          0          0          w_register_read_data[190] 
0          0          0          w_register_read_data[189] 
0          0          0          w_register_read_data[188] 
0          0          0          w_register_read_data[187] 
0          0          0          w_register_read_data[186] 
0          0          0          w_register_read_data[185] 
0          0          0          w_register_read_data[184] 
0          0          0          w_register_read_data[183] 
0          0          0          w_register_read_data[182] 
0          0          0          w_register_read_data[181] 
0          0          0          w_register_read_data[180] 
0          0          0          w_register_read_data[179] 
0          0          0          w_register_read_data[178] 
0          0          0          w_register_read_data[177] 
0          0          0          w_register_read_data[176] 
0          0          0          w_register_read_data[175] 
0          0          0          w_register_read_data[174] 
0          0          0          w_register_read_data[173] 
0          0          0          w_register_read_data[172] 
0          0          0          w_register_read_data[171] 
0          0          0          w_register_read_data[170] 
0          0          0          w_register_read_data[169] 
0          0          0          w_register_read_data[168] 
0          0          0          w_register_read_data[167] 
0          0          0          w_register_read_data[166] 
0          0          0          w_register_read_data[165] 
0          0          0          w_register_read_data[164] 
0          0          0          w_register_read_data[163] 
0          0          0          w_register_read_data[162] 
0          0          0          w_register_read_data[161] 
0          0          0          w_register_read_data[160] 
0          0          0          w_register_read_data[159] 
0          0          0          w_register_read_data[158] 
0          0          0          w_register_read_data[157] 
0          0          0          w_register_read_data[156] 
0          0          0          w_register_read_data[155] 
0          0          0          w_register_read_data[154] 
0          0          0          w_register_read_data[153] 
0          0          0          w_register_read_data[152] 
0          0          0          w_register_read_data[151] 
0          0          0          w_register_read_data[150] 
0          0          0          w_register_read_data[149] 
0          0          0          w_register_read_data[148] 
0          0          0          w_register_read_data[147] 
0          0          0          w_register_read_data[146] 
0          0          0          w_register_read_data[145] 
0          0          0          w_register_read_data[144] 
0          0          0          w_register_read_data[143] 
0          0          0          w_register_read_data[142] 
0          0          0          w_register_read_data[141] 
0          0          0          w_register_read_data[140] 
0          0          0          w_register_read_data[139] 
0          0          0          w_register_read_data[138] 
0          0          0          w_register_read_data[137] 
0          0          0          w_register_read_data[136] 
0          0          0          w_register_read_data[135] 
0          0          0          w_register_read_data[134] 
0          0          0          w_register_read_data[133] 
0          0          0          w_register_read_data[132] 
0          0          0          w_register_read_data[131] 
0          0          0          w_register_read_data[130] 
0          0          0          w_register_read_data[129] 
0          0          0          w_register_read_data[128] 
0          0          0          w_register_read_data[127] 
0          0          0          w_register_read_data[126] 
0          0          0          w_register_read_data[125] 
0          0          0          w_register_read_data[124] 
0          0          0          w_register_read_data[123] 
0          0          0          w_register_read_data[122] 
0          0          0          w_register_read_data[121] 
0          0          0          w_register_read_data[120] 
0          0          0          w_register_read_data[119] 
0          0          0          w_register_read_data[118] 
0          0          0          w_register_read_data[117] 
0          0          0          w_register_read_data[116] 
0          0          0          w_register_read_data[115] 
0          0          0          w_register_read_data[114] 
0          0          0          w_register_read_data[113] 
0          0          0          w_register_read_data[112] 
0          0          0          w_register_read_data[111] 
0          0          0          w_register_read_data[110] 
0          0          0          w_register_read_data[109] 
0          0          0          w_register_read_data[108] 
0          0          0          w_register_read_data[107] 
0          0          0          w_register_read_data[106] 
0          0          0          w_register_read_data[105] 
0          0          0          w_register_read_data[104] 
0          0          0          w_register_read_data[103] 
0          0          0          w_register_read_data[102] 
0          0          0          w_register_read_data[101] 
0          0          0          w_register_read_data[100] 
0          0          0          w_register_read_data[99]  
0          0          0          w_register_read_data[98]  
0          0          0          w_register_read_data[97]  
0          0          0          w_register_read_data[96]  
0          0          0          w_register_read_data[95]  
0          0          0          w_register_read_data[94]  
0          0          0          w_register_read_data[93]  
0          0          0          w_register_read_data[92]  
0          0          0          w_register_read_data[91]  
0          0          0          w_register_read_data[90]  
0          0          0          w_register_read_data[89]  
0          0          0          w_register_read_data[88]  
0          0          0          w_register_read_data[87]  
0          0          0          w_register_read_data[86]  
0          0          0          w_register_read_data[85]  
0          0          0          w_register_read_data[84]  
0          0          0          w_register_read_data[83]  
0          0          0          w_register_read_data[82]  
0          0          0          w_register_read_data[81]  
0          0          0          w_register_read_data[80]  
0          0          0          w_register_read_data[79]  
0          0          0          w_register_read_data[78]  
0          0          0          w_register_read_data[77]  
0          0          0          w_register_read_data[76]  
0          0          0          w_register_read_data[75]  
0          0          0          w_register_read_data[74]  
0          0          0          w_register_read_data[73]  
0          0          0          w_register_read_data[72]  
0          0          0          w_register_read_data[71]  
0          0          0          w_register_read_data[70]  
0          0          0          w_register_read_data[69]  
0          0          0          w_register_read_data[68]  
0          0          0          w_register_read_data[67]  
0          0          0          w_register_read_data[66]  
0          0          0          w_register_read_data[65]  
0          1          0          w_register_read_data[64]  
0          0          0          w_register_read_data[63]  
0          0          0          w_register_read_data[62]  
0          0          0          w_register_read_data[61]  
0          0          0          w_register_read_data[60]  
0          0          0          w_register_read_data[59]  
0          0          0          w_register_read_data[58]  
0          0          0          w_register_read_data[57]  
0          0          0          w_register_read_data[56]  
0          0          0          w_register_read_data[55]  
0          0          0          w_register_read_data[54]  
0          0          0          w_register_read_data[53]  
0          0          0          w_register_read_data[52]  
0          0          0          w_register_read_data[51]  
0          0          0          w_register_read_data[50]  
0          0          0          w_register_read_data[49]  
0          0          0          w_register_read_data[48]  
0          0          0          w_register_read_data[47]  
0          0          0          w_register_read_data[46]  
0          0          0          w_register_read_data[45]  
0          0          0          w_register_read_data[44]  
0          0          0          w_register_read_data[43]  
0          0          0          w_register_read_data[42]  
0          0          0          w_register_read_data[41]  
0          0          0          w_register_read_data[40]  
0          0          0          w_register_read_data[39]  
0          0          0          w_register_read_data[38]  
0          0          0          w_register_read_data[37]  
0          0          0          w_register_read_data[36]  
0          0          0          w_register_read_data[35]  
0          0          0          w_register_read_data[34]  
0          0          0          w_register_read_data[33]  
0          1          0          w_register_read_data[32]  
0          0          0          w_register_read_data[31]  
0          0          0          w_register_read_data[30]  
0          0          0          w_register_read_data[29]  
0          0          0          w_register_read_data[28]  
0          0          0          w_register_read_data[27]  
0          0          0          w_register_read_data[26]  
0          0          0          w_register_read_data[25]  
0          0          0          w_register_read_data[24]  
0          0          0          w_register_read_data[23]  
0          0          0          w_register_read_data[22]  
0          0          0          w_register_read_data[21]  
0          0          0          w_register_read_data[20]  
0          0          0          w_register_read_data[19]  
0          0          0          w_register_read_data[18]  
0          0          0          w_register_read_data[17]  
0          0          0          w_register_read_data[16]  
0          0          0          w_register_read_data[15]  
0          0          0          w_register_read_data[14]  
0          0          0          w_register_read_data[13]  
0          0          0          w_register_read_data[12]  
0          0          0          w_register_read_data[11]  
0          0          0          w_register_read_data[10]  
0          0          0          w_register_read_data[9]   
0          0          0          w_register_read_data[8]   
0          0          0          w_register_read_data[7]   
0          0          0          w_register_read_data[6]   
0          0          0          w_register_read_data[5]   
0          0          0          w_register_read_data[4]   
0          0          0          w_register_read_data[3]   
0          0          0          w_register_read_data[2]   
0          1          0          w_register_read_data[1]   
0          1          0          w_register_read_data[0]   
0          0          0          w_register_value[255]     
0          0          0          w_register_value[254]     
0          0          0          w_register_value[253]     
0          0          0          w_register_value[252]     
0          0          0          w_register_value[251]     
0          0          0          w_register_value[250]     
0          0          0          w_register_value[249]     
0          0          0          w_register_value[248]     
0          0          0          w_register_value[247]     
0          0          0          w_register_value[246]     
0          0          0          w_register_value[245]     
0          0          0          w_register_value[244]     
0          0          0          w_register_value[243]     
0          0          0          w_register_value[242]     
0          0          0          w_register_value[241]     
0          0          0          w_register_value[240]     
0          0          0          w_register_value[239]     
0          0          0          w_register_value[238]     
0          0          0          w_register_value[237]     
0          0          0          w_register_value[236]     
0          0          0          w_register_value[235]     
0          0          0          w_register_value[234]     
0          0          0          w_register_value[233]     
0          0          0          w_register_value[232]     
0          0          0          w_register_value[231]     
0          0          0          w_register_value[230]     
0          0          0          w_register_value[229]     
0          0          0          w_register_value[228]     
0          0          0          w_register_value[227]     
0          0          0          w_register_value[226]     
0          0          0          w_register_value[225]     
0          0          0          w_register_value[224]     
0          0          0          w_register_value[223]     
0          0          0          w_register_value[222]     
0          0          0          w_register_value[221]     
0          0          0          w_register_value[220]     
0          0          0          w_register_value[219]     
0          0          0          w_register_value[218]     
0          0          0          w_register_value[217]     
0          0          0          w_register_value[216]     
0          0          0          w_register_value[215]     
0          0          0          w_register_value[214]     
0          0          0          w_register_value[213]     
0          0          0          w_register_value[212]     
0          0          0          w_register_value[211]     
0          0          0          w_register_value[210]     
0          0          0          w_register_value[209]     
0          0          0          w_register_value[208]     
0          0          0          w_register_value[207]     
0          0          0          w_register_value[206]     
0          0          0          w_register_value[205]     
0          0          0          w_register_value[204]     
0          0          0          w_register_value[203]     
0          0          0          w_register_value[202]     
0          0          0          w_register_value[201]     
0          0          0          w_register_value[200]     
0          0          0          w_register_value[199]     
0          0          0          w_register_value[198]     
0          0          0          w_register_value[197]     
0          0          0          w_register_value[196]     
0          0          0          w_register_value[195]     
0          0          0          w_register_value[194]     
0          0          0          w_register_value[193]     
0          0          0          w_register_value[192]     
0          0          0          w_register_value[191]     
0          0          0          w_register_value[190]     
0          0          0          w_register_value[189]     
0          0          0          w_register_value[188]     
0          0          0          w_register_value[187]     
0          0          0          w_register_value[186]     
0          0          0          w_register_value[185]     
0          0          0          w_register_value[184]     
0          0          0          w_register_value[183]     
0          0          0          w_register_value[182]     
0          0          0          w_register_value[181]     
0          0          0          w_register_value[180]     
0          0          0          w_register_value[179]     
0          0          0          w_register_value[178]     
0          0          0          w_register_value[177]     
0          0          0          w_register_value[176]     
0          0          0          w_register_value[175]     
0          0          0          w_register_value[174]     
0          0          0          w_register_value[173]     
0          0          0          w_register_value[172]     
0          0          0          w_register_value[171]     
0          0          0          w_register_value[170]     
0          0          0          w_register_value[169]     
0          0          0          w_register_value[168]     
0          0          0          w_register_value[167]     
0          0          0          w_register_value[166]     
0          0          0          w_register_value[165]     
0          0          0          w_register_value[164]     
0          0          0          w_register_value[163]     
0          0          0          w_register_value[162]     
0          0          0          w_register_value[161]     
0          0          0          w_register_value[160]     
0          0          0          w_register_value[159]     
0          0          0          w_register_value[158]     
0          0          0          w_register_value[157]     
0          0          0          w_register_value[156]     
0          0          0          w_register_value[155]     
0          0          0          w_register_value[154]     
0          0          0          w_register_value[153]     
0          0          0          w_register_value[152]     
0          0          0          w_register_value[151]     
0          0          0          w_register_value[150]     
0          0          0          w_register_value[149]     
0          0          0          w_register_value[148]     
0          0          0          w_register_value[147]     
0          0          0          w_register_value[146]     
0          0          0          w_register_value[145]     
0          0          0          w_register_value[144]     
0          0          0          w_register_value[143]     
0          0          0          w_register_value[142]     
0          0          0          w_register_value[141]     
0          0          0          w_register_value[140]     
0          0          0          w_register_value[139]     
0          0          0          w_register_value[138]     
0          0          0          w_register_value[137]     
0          0          0          w_register_value[136]     
0          0          0          w_register_value[135]     
0          0          0          w_register_value[134]     
0          0          0          w_register_value[133]     
0          0          0          w_register_value[132]     
0          0          0          w_register_value[131]     
0          0          0          w_register_value[130]     
0          0          0          w_register_value[129]     
0          0          0          w_register_value[128]     
0          0          0          w_register_value[127]     
0          0          0          w_register_value[126]     
0          0          0          w_register_value[125]     
0          0          0          w_register_value[124]     
0          0          0          w_register_value[123]     
0          0          0          w_register_value[122]     
0          0          0          w_register_value[121]     
0          0          0          w_register_value[120]     
0          0          0          w_register_value[119]     
0          0          0          w_register_value[118]     
0          0          0          w_register_value[117]     
0          0          0          w_register_value[116]     
0          0          0          w_register_value[115]     
0          0          0          w_register_value[114]     
0          0          0          w_register_value[113]     
0          0          0          w_register_value[112]     
0          0          0          w_register_value[111]     
0          0          0          w_register_value[110]     
0          0          0          w_register_value[109]     
0          0          0          w_register_value[108]     
0          0          0          w_register_value[107]     
0          0          0          w_register_value[106]     
0          0          0          w_register_value[105]     
0          0          0          w_register_value[104]     
0          0          0          w_register_value[103]     
0          0          0          w_register_value[102]     
0          0          0          w_register_value[101]     
0          0          0          w_register_value[100]     
0          0          0          w_register_value[99]      
0          0          0          w_register_value[98]      
0          0          0          w_register_value[97]      
0          0          0          w_register_value[96]      
0          0          0          w_register_value[95]      
0          0          0          w_register_value[94]      
0          0          0          w_register_value[93]      
0          0          0          w_register_value[92]      
0          0          0          w_register_value[91]      
0          0          0          w_register_value[90]      
0          0          0          w_register_value[89]      
0          0          0          w_register_value[88]      
0          0          0          w_register_value[87]      
0          0          0          w_register_value[86]      
0          0          0          w_register_value[85]      
0          0          0          w_register_value[84]      
0          0          0          w_register_value[83]      
0          0          0          w_register_value[82]      
0          0          0          w_register_value[81]      
0          0          0          w_register_value[80]      
0          0          0          w_register_value[79]      
0          0          0          w_register_value[78]      
0          0          0          w_register_value[77]      
0          0          0          w_register_value[76]      
0          0          0          w_register_value[75]      
0          0          0          w_register_value[74]      
0          0          0          w_register_value[73]      
0          0          0          w_register_value[72]      
0          0          0          w_register_value[71]      
0          0          0          w_register_value[70]      
0          0          0          w_register_value[69]      
0          0          0          w_register_value[68]      
0          0          0          w_register_value[67]      
0          0          0          w_register_value[66]      
0          0          0          w_register_value[65]      
0          1          0          w_register_value[64]      
0          0          0          w_register_value[63]      
0          0          0          w_register_value[62]      
0          0          0          w_register_value[61]      
0          0          0          w_register_value[60]      
0          0          0          w_register_value[59]      
0          0          0          w_register_value[58]      
0          0          0          w_register_value[57]      
0          0          0          w_register_value[56]      
0          0          0          w_register_value[55]      
0          0          0          w_register_value[54]      
0          0          0          w_register_value[53]      
0          0          0          w_register_value[52]      
0          0          0          w_register_value[51]      
0          0          0          w_register_value[50]      
0          0          0          w_register_value[49]      
0          0          0          w_register_value[48]      
0          0          0          w_register_value[47]      
0          0          0          w_register_value[46]      
0          0          0          w_register_value[45]      
0          0          0          w_register_value[44]      
0          0          0          w_register_value[43]      
0          0          0          w_register_value[42]      
0          0          0          w_register_value[41]      
0          0          0          w_register_value[40]      
0          0          0          w_register_value[39]      
0          0          0          w_register_value[38]      
0          0          0          w_register_value[37]      
0          0          0          w_register_value[36]      
0          0          0          w_register_value[35]      
0          0          0          w_register_value[34]      
0          0          0          w_register_value[33]      
0          1          0          w_register_value[32]      
0          0          0          w_register_value[31]      
0          0          0          w_register_value[30]      
0          0          0          w_register_value[29]      
0          0          0          w_register_value[28]      
0          0          0          w_register_value[27]      
0          0          0          w_register_value[26]      
0          0          0          w_register_value[25]      
0          0          0          w_register_value[24]      
0          0          0          w_register_value[23]      
0          0          0          w_register_value[22]      
0          0          0          w_register_value[21]      
0          0          0          w_register_value[20]      
0          0          0          w_register_value[19]      
0          0          0          w_register_value[18]      
0          0          0          w_register_value[17]      
0          0          0          w_register_value[16]      
0          0          0          w_register_value[15]      
0          0          0          w_register_value[14]      
0          0          0          w_register_value[13]      
0          0          0          w_register_value[12]      
0          0          0          w_register_value[11]      
0          0          0          w_register_value[10]      
0          0          0          w_register_value[9]       
0          0          0          w_register_value[8]       
0          0          0          w_register_value[7]       
0          0          0          w_register_value[6]       
0          0          0          w_register_value[5]       
0          0          0          w_register_value[4]       
0          0          0          w_register_value[3]       
0          0          0          w_register_value[2]       
0          1          0          w_register_value[1]       
0          1          0          w_register_value[0]       

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter
Type name: rggen_apb_adapter
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_apb_adapter.v
Number of uncovered signal bits: 502 of 543
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 8 of 543
Number of signal bits partially toggled(fall): 0 of 543

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_paddr[9]                
0          0          0          i_paddr[8]                
0          0          0          i_paddr[7]                
0          0          0          i_paddr[6]                
0          0          0          i_paddr[5]                
0          0          0          i_paddr[4]                
0          0          0          i_paddr[1]                
0          0          0          i_paddr[0]                
0          0          0          i_pprot[2]                
0          0          0          i_pprot[1]                
0          0          0          i_pprot[0]                
0          0          0          i_pwdata[31]              
0          0          0          i_pwdata[30]              
0          0          0          i_pwdata[29]              
0          0          0          i_pwdata[28]              
0          0          0          i_pwdata[27]              
0          0          0          i_pwdata[26]              
0          0          0          i_pwdata[25]              
0          0          0          i_pwdata[24]              
0          0          0          i_pwdata[23]              
0          0          0          i_pwdata[22]              
0          0          0          i_pwdata[21]              
0          0          0          i_pwdata[20]              
0          0          0          i_pwdata[19]              
0          0          0          i_pwdata[18]              
0          0          0          i_pwdata[17]              
0          0          0          i_pwdata[16]              
0          0          0          i_pwdata[15]              
0          0          0          i_pwdata[14]              
0          0          0          i_pwdata[13]              
0          0          0          i_pwdata[12]              
0          0          0          i_pwdata[11]              
0          0          0          i_pwdata[10]              
0          0          0          i_pwdata[9]               
0          0          0          i_pwdata[8]               
0          0          0          i_pwdata[7]               
0          0          0          i_pwdata[6]               
0          0          0          i_pwdata[5]               
0          0          0          i_pwdata[4]               
0          0          0          i_pwdata[3]               
0          0          0          i_pwdata[2]               
0          0          0          o_prdata[31]              
0          0          0          o_prdata[30]              
0          0          0          o_prdata[29]              
0          0          0          o_prdata[28]              
0          0          0          o_prdata[27]              
0          0          0          o_prdata[26]              
0          0          0          o_prdata[25]              
0          0          0          o_prdata[24]              
0          0          0          o_prdata[23]              
0          0          0          o_prdata[22]              
0          0          0          o_prdata[21]              
0          0          0          o_prdata[20]              
0          0          0          o_prdata[19]              
0          0          0          o_prdata[18]              
0          0          0          o_prdata[17]              
0          0          0          o_prdata[16]              
0          0          0          o_prdata[15]              
0          0          0          o_prdata[14]              
0          0          0          o_prdata[13]              
0          0          0          o_prdata[12]              
0          0          0          o_prdata[11]              
0          0          0          o_prdata[10]              
0          0          0          o_prdata[9]               
0          0          0          o_prdata[8]               
0          0          0          o_prdata[7]               
0          0          0          o_prdata[6]               
0          0          0          o_prdata[5]               
0          0          0          o_prdata[4]               
0          0          0          o_prdata[3]               
0          0          0          o_prdata[2]               
0          1          0          o_prdata[1]               
0          0          0          o_prdata[0]               
0          0          0          o_pslverr                 
0          0          0          o_register_access[1]      
0          0          0          o_register_address[9]     
0          0          0          o_register_address[8]     
0          0          0          o_register_address[7]     
0          0          0          o_register_address[6]     
0          0          0          o_register_address[5]     
0          0          0          o_register_address[4]     
0          0          0          o_register_address[1]     
0          0          0          o_register_address[0]     
0          0          0          o_register_write_data[31] 
0          0          0          o_register_write_data[30] 
0          0          0          o_register_write_data[29] 
0          0          0          o_register_write_data[28] 
0          0          0          o_register_write_data[27] 
0          0          0          o_register_write_data[26] 
0          0          0          o_register_write_data[25] 
0          0          0          o_register_write_data[24] 
0          0          0          o_register_write_data[23] 
0          0          0          o_register_write_data[22] 
0          0          0          o_register_write_data[21] 
0          0          0          o_register_write_data[20] 
0          0          0          o_register_write_data[19] 
0          0          0          o_register_write_data[18] 
0          0          0          o_register_write_data[17] 
0          0          0          o_register_write_data[16] 
0          0          0          o_register_write_data[15] 
0          0          0          o_register_write_data[14] 
0          0          0          o_register_write_data[13] 
0          0          0          o_register_write_data[12] 
0          0          0          o_register_write_data[11] 
0          0          0          o_register_write_data[10] 
0          0          0          o_register_write_data[9]  
0          0          0          o_register_write_data[8]  
0          0          0          o_register_write_data[7]  
0          0          0          o_register_write_data[6]  
0          0          0          o_register_write_data[5]  
0          0          0          o_register_write_data[4]  
0          0          0          o_register_write_data[3]  
0          0          0          o_register_write_data[2]  
0          0          0          i_register_active[7]      
0          0          0          i_register_active[6]      
0          0          0          i_register_active[5]      
0          0          0          i_register_active[4]      
0          0          0          i_register_active[3]      
0          0          0          i_register_ready[7]       
0          0          0          i_register_ready[6]       
0          0          0          i_register_ready[5]       
0          0          0          i_register_ready[4]       
0          0          0          i_register_ready[3]       
0          0          0          i_register_status[15]     
0          0          0          i_register_status[14]     
0          0          0          i_register_status[13]     
0          0          0          i_register_status[12]     
0          0          0          i_register_status[11]     
0          0          0          i_register_status[10]     
0          0          0          i_register_status[9]      
0          0          0          i_register_status[8]      
0          0          0          i_register_status[7]      
0          0          0          i_register_status[6]      
0          0          0          i_register_status[5]      
0          0          0          i_register_status[4]      
0          0          0          i_register_status[3]      
0          0          0          i_register_status[2]      
0          0          0          i_register_status[1]      
0          0          0          i_register_status[0]      
0          0          0          i_register_read_data[255] 
0          0          0          i_register_read_data[254] 
0          0          0          i_register_read_data[253] 
0          0          0          i_register_read_data[252] 
0          0          0          i_register_read_data[251] 
0          0          0          i_register_read_data[250] 
0          0          0          i_register_read_data[249] 
0          0          0          i_register_read_data[248] 
0          0          0          i_register_read_data[247] 
0          0          0          i_register_read_data[246] 
0          0          0          i_register_read_data[245] 
0          0          0          i_register_read_data[244] 
0          0          0          i_register_read_data[243] 
0          0          0          i_register_read_data[242] 
0          0          0          i_register_read_data[241] 
0          0          0          i_register_read_data[240] 
0          0          0          i_register_read_data[239] 
0          0          0          i_register_read_data[238] 
0          0          0          i_register_read_data[237] 
0          0          0          i_register_read_data[236] 
0          0          0          i_register_read_data[235] 
0          0          0          i_register_read_data[234] 
0          0          0          i_register_read_data[233] 
0          0          0          i_register_read_data[232] 
0          0          0          i_register_read_data[231] 
0          0          0          i_register_read_data[230] 
0          0          0          i_register_read_data[229] 
0          0          0          i_register_read_data[228] 
0          0          0          i_register_read_data[227] 
0          0          0          i_register_read_data[226] 
0          0          0          i_register_read_data[225] 
0          0          0          i_register_read_data[224] 
0          0          0          i_register_read_data[223] 
0          0          0          i_register_read_data[222] 
0          0          0          i_register_read_data[221] 
0          0          0          i_register_read_data[220] 
0          0          0          i_register_read_data[219] 
0          0          0          i_register_read_data[218] 
0          0          0          i_register_read_data[217] 
0          0          0          i_register_read_data[216] 
0          0          0          i_register_read_data[215] 
0          0          0          i_register_read_data[214] 
0          0          0          i_register_read_data[213] 
0          0          0          i_register_read_data[212] 
0          0          0          i_register_read_data[211] 
0          0          0          i_register_read_data[210] 
0          0          0          i_register_read_data[209] 
0          0          0          i_register_read_data[208] 
0          0          0          i_register_read_data[207] 
0          0          0          i_register_read_data[206] 
0          0          0          i_register_read_data[205] 
0          0          0          i_register_read_data[204] 
0          0          0          i_register_read_data[203] 
0          0          0          i_register_read_data[202] 
0          0          0          i_register_read_data[201] 
0          0          0          i_register_read_data[200] 
0          0          0          i_register_read_data[199] 
0          0          0          i_register_read_data[198] 
0          0          0          i_register_read_data[197] 
0          0          0          i_register_read_data[196] 
0          0          0          i_register_read_data[195] 
0          0          0          i_register_read_data[194] 
0          0          0          i_register_read_data[193] 
0          0          0          i_register_read_data[192] 
0          0          0          i_register_read_data[191] 
0          0          0          i_register_read_data[190] 
0          0          0          i_register_read_data[189] 
0          0          0          i_register_read_data[188] 
0          0          0          i_register_read_data[187] 
0          0          0          i_register_read_data[186] 
0          0          0          i_register_read_data[185] 
0          0          0          i_register_read_data[184] 
0          0          0          i_register_read_data[183] 
0          0          0          i_register_read_data[182] 
0          0          0          i_register_read_data[181] 
0          0          0          i_register_read_data[180] 
0          0          0          i_register_read_data[179] 
0          0          0          i_register_read_data[178] 
0          0          0          i_register_read_data[177] 
0          0          0          i_register_read_data[176] 
0          0          0          i_register_read_data[175] 
0          0          0          i_register_read_data[174] 
0          0          0          i_register_read_data[173] 
0          0          0          i_register_read_data[172] 
0          0          0          i_register_read_data[171] 
0          0          0          i_register_read_data[170] 
0          0          0          i_register_read_data[169] 
0          0          0          i_register_read_data[168] 
0          0          0          i_register_read_data[167] 
0          0          0          i_register_read_data[166] 
0          0          0          i_register_read_data[165] 
0          0          0          i_register_read_data[164] 
0          0          0          i_register_read_data[163] 
0          0          0          i_register_read_data[162] 
0          0          0          i_register_read_data[161] 
0          0          0          i_register_read_data[160] 
0          0          0          i_register_read_data[159] 
0          0          0          i_register_read_data[158] 
0          0          0          i_register_read_data[157] 
0          0          0          i_register_read_data[156] 
0          0          0          i_register_read_data[155] 
0          0          0          i_register_read_data[154] 
0          0          0          i_register_read_data[153] 
0          0          0          i_register_read_data[152] 
0          0          0          i_register_read_data[151] 
0          0          0          i_register_read_data[150] 
0          0          0          i_register_read_data[149] 
0          0          0          i_register_read_data[148] 
0          0          0          i_register_read_data[147] 
0          0          0          i_register_read_data[146] 
0          0          0          i_register_read_data[145] 
0          0          0          i_register_read_data[144] 
0          0          0          i_register_read_data[143] 
0          0          0          i_register_read_data[142] 
0          0          0          i_register_read_data[141] 
0          0          0          i_register_read_data[140] 
0          0          0          i_register_read_data[139] 
0          0          0          i_register_read_data[138] 
0          0          0          i_register_read_data[137] 
0          0          0          i_register_read_data[136] 
0          0          0          i_register_read_data[135] 
0          0          0          i_register_read_data[134] 
0          0          0          i_register_read_data[133] 
0          0          0          i_register_read_data[132] 
0          0          0          i_register_read_data[131] 
0          0          0          i_register_read_data[130] 
0          0          0          i_register_read_data[129] 
0          0          0          i_register_read_data[128] 
0          0          0          i_register_read_data[127] 
0          0          0          i_register_read_data[126] 
0          0          0          i_register_read_data[125] 
0          0          0          i_register_read_data[124] 
0          0          0          i_register_read_data[123] 
0          0          0          i_register_read_data[122] 
0          0          0          i_register_read_data[121] 
0          0          0          i_register_read_data[120] 
0          0          0          i_register_read_data[119] 
0          0          0          i_register_read_data[118] 
0          0          0          i_register_read_data[117] 
0          0          0          i_register_read_data[116] 
0          0          0          i_register_read_data[115] 
0          0          0          i_register_read_data[114] 
0          0          0          i_register_read_data[113] 
0          0          0          i_register_read_data[112] 
0          0          0          i_register_read_data[111] 
0          0          0          i_register_read_data[110] 
0          0          0          i_register_read_data[109] 
0          0          0          i_register_read_data[108] 
0          0          0          i_register_read_data[107] 
0          0          0          i_register_read_data[106] 
0          0          0          i_register_read_data[105] 
0          0          0          i_register_read_data[104] 
0          0          0          i_register_read_data[103] 
0          0          0          i_register_read_data[102] 
0          0          0          i_register_read_data[101] 
0          0          0          i_register_read_data[100] 
0          0          0          i_register_read_data[99]  
0          0          0          i_register_read_data[98]  
0          0          0          i_register_read_data[97]  
0          0          0          i_register_read_data[96]  
0          0          0          i_register_read_data[95]  
0          0          0          i_register_read_data[94]  
0          0          0          i_register_read_data[93]  
0          0          0          i_register_read_data[92]  
0          0          0          i_register_read_data[91]  
0          0          0          i_register_read_data[90]  
0          0          0          i_register_read_data[89]  
0          0          0          i_register_read_data[88]  
0          0          0          i_register_read_data[87]  
0          0          0          i_register_read_data[86]  
0          0          0          i_register_read_data[85]  
0          0          0          i_register_read_data[84]  
0          0          0          i_register_read_data[83]  
0          0          0          i_register_read_data[82]  
0          0          0          i_register_read_data[81]  
0          0          0          i_register_read_data[80]  
0          0          0          i_register_read_data[79]  
0          0          0          i_register_read_data[78]  
0          0          0          i_register_read_data[77]  
0          0          0          i_register_read_data[76]  
0          0          0          i_register_read_data[75]  
0          0          0          i_register_read_data[74]  
0          0          0          i_register_read_data[73]  
0          0          0          i_register_read_data[72]  
0          0          0          i_register_read_data[71]  
0          0          0          i_register_read_data[70]  
0          0          0          i_register_read_data[69]  
0          0          0          i_register_read_data[68]  
0          0          0          i_register_read_data[67]  
0          0          0          i_register_read_data[66]  
0          0          0          i_register_read_data[65]  
0          1          0          i_register_read_data[64]  
0          0          0          i_register_read_data[63]  
0          0          0          i_register_read_data[62]  
0          0          0          i_register_read_data[61]  
0          0          0          i_register_read_data[60]  
0          0          0          i_register_read_data[59]  
0          0          0          i_register_read_data[58]  
0          0          0          i_register_read_data[57]  
0          0          0          i_register_read_data[56]  
0          0          0          i_register_read_data[55]  
0          0          0          i_register_read_data[54]  
0          0          0          i_register_read_data[53]  
0          0          0          i_register_read_data[52]  
0          0          0          i_register_read_data[51]  
0          0          0          i_register_read_data[50]  
0          0          0          i_register_read_data[49]  
0          0          0          i_register_read_data[48]  
0          0          0          i_register_read_data[47]  
0          0          0          i_register_read_data[46]  
0          0          0          i_register_read_data[45]  
0          0          0          i_register_read_data[44]  
0          0          0          i_register_read_data[43]  
0          0          0          i_register_read_data[42]  
0          0          0          i_register_read_data[41]  
0          0          0          i_register_read_data[40]  
0          0          0          i_register_read_data[39]  
0          0          0          i_register_read_data[38]  
0          0          0          i_register_read_data[37]  
0          0          0          i_register_read_data[36]  
0          0          0          i_register_read_data[35]  
0          0          0          i_register_read_data[34]  
0          0          0          i_register_read_data[33]  
0          1          0          i_register_read_data[32]  
0          0          0          i_register_read_data[31]  
0          0          0          i_register_read_data[30]  
0          0          0          i_register_read_data[29]  
0          0          0          i_register_read_data[28]  
0          0          0          i_register_read_data[27]  
0          0          0          i_register_read_data[26]  
0          0          0          i_register_read_data[25]  
0          0          0          i_register_read_data[24]  
0          0          0          i_register_read_data[23]  
0          0          0          i_register_read_data[22]  
0          0          0          i_register_read_data[21]  
0          0          0          i_register_read_data[20]  
0          0          0          i_register_read_data[19]  
0          0          0          i_register_read_data[18]  
0          0          0          i_register_read_data[17]  
0          0          0          i_register_read_data[16]  
0          0          0          i_register_read_data[15]  
0          0          0          i_register_read_data[14]  
0          0          0          i_register_read_data[13]  
0          0          0          i_register_read_data[12]  
0          0          0          i_register_read_data[11]  
0          0          0          i_register_read_data[10]  
0          0          0          i_register_read_data[9]   
0          0          0          i_register_read_data[8]   
0          0          0          i_register_read_data[7]   
0          0          0          i_register_read_data[6]   
0          0          0          i_register_read_data[5]   
0          0          0          i_register_read_data[4]   
0          0          0          i_register_read_data[3]   
0          0          0          i_register_read_data[2]   
0          1          0          i_register_read_data[1]   
0          1          0          i_register_read_data[0]   
0          0          0          w_bus_access[1]           
0          0          0          w_bus_address[9]          
0          0          0          w_bus_address[8]          
0          0          0          w_bus_address[7]          
0          0          0          w_bus_address[6]          
0          0          0          w_bus_address[5]          
0          0          0          w_bus_address[4]          
0          0          0          w_bus_address[1]          
0          0          0          w_bus_address[0]          
0          0          0          w_bus_write_data[31]      
0          0          0          w_bus_write_data[30]      
0          0          0          w_bus_write_data[29]      
0          0          0          w_bus_write_data[28]      
0          0          0          w_bus_write_data[27]      
0          0          0          w_bus_write_data[26]      
0          0          0          w_bus_write_data[25]      
0          0          0          w_bus_write_data[24]      
0          0          0          w_bus_write_data[23]      
0          0          0          w_bus_write_data[22]      
0          0          0          w_bus_write_data[21]      
0          0          0          w_bus_write_data[20]      
0          0          0          w_bus_write_data[19]      
0          0          0          w_bus_write_data[18]      
0          0          0          w_bus_write_data[17]      
0          0          0          w_bus_write_data[16]      
0          0          0          w_bus_write_data[15]      
0          0          0          w_bus_write_data[14]      
0          0          0          w_bus_write_data[13]      
0          0          0          w_bus_write_data[12]      
0          0          0          w_bus_write_data[11]      
0          0          0          w_bus_write_data[10]      
0          0          0          w_bus_write_data[9]       
0          0          0          w_bus_write_data[8]       
0          0          0          w_bus_write_data[7]       
0          0          0          w_bus_write_data[6]       
0          0          0          w_bus_write_data[5]       
0          0          0          w_bus_write_data[4]       
0          0          0          w_bus_write_data[3]       
0          0          0          w_bus_write_data[2]       
0          0          0          w_bus_ready               
0          0          0          w_bus_status[1]           
0          0          0          w_bus_status[0]           
0          0          0          w_bus_read_data[31]       
0          0          0          w_bus_read_data[30]       
0          0          0          w_bus_read_data[29]       
0          0          0          w_bus_read_data[28]       
0          0          0          w_bus_read_data[27]       
0          0          0          w_bus_read_data[26]       
0          0          0          w_bus_read_data[25]       
0          0          0          w_bus_read_data[24]       
0          0          0          w_bus_read_data[23]       
0          0          0          w_bus_read_data[22]       
0          0          0          w_bus_read_data[21]       
0          0          0          w_bus_read_data[20]       
0          0          0          w_bus_read_data[19]       
0          0          0          w_bus_read_data[18]       
0          0          0          w_bus_read_data[17]       
0          0          0          w_bus_read_data[16]       
0          0          0          w_bus_read_data[15]       
0          0          0          w_bus_read_data[14]       
0          0          0          w_bus_read_data[13]       
0          0          0          w_bus_read_data[12]       
0          0          0          w_bus_read_data[11]       
0          0          0          w_bus_read_data[10]       
0          0          0          w_bus_read_data[9]        
0          0          0          w_bus_read_data[8]        
0          0          0          w_bus_read_data[7]        
0          0          0          w_bus_read_data[6]        
0          0          0          w_bus_read_data[5]        
0          0          0          w_bus_read_data[4]        
0          0          0          w_bus_read_data[3]        
0          0          0          w_bus_read_data[2]        
0          1          0          w_bus_read_data[1]        
0          0          0          r_prdata[31]              
0          0          0          r_prdata[30]              
0          0          0          r_prdata[29]              
0          0          0          r_prdata[28]              
0          0          0          r_prdata[27]              
0          0          0          r_prdata[26]              
0          0          0          r_prdata[25]              
0          0          0          r_prdata[24]              
0          0          0          r_prdata[23]              
0          0          0          r_prdata[22]              
0          0          0          r_prdata[21]              
0          0          0          r_prdata[20]              
0          0          0          r_prdata[19]              
0          0          0          r_prdata[18]              
0          0          0          r_prdata[17]              
0          0          0          r_prdata[16]              
0          0          0          r_prdata[15]              
0          0          0          r_prdata[14]              
0          0          0          r_prdata[13]              
0          0          0          r_prdata[12]              
0          0          0          r_prdata[11]              
0          0          0          r_prdata[10]              
0          0          0          r_prdata[9]               
0          0          0          r_prdata[8]               
0          0          0          r_prdata[7]               
0          0          0          r_prdata[6]               
0          0          0          r_prdata[5]               
0          0          0          r_prdata[4]               
0          0          0          r_prdata[3]               
0          0          0          r_prdata[2]               
0          1          0          r_prdata[1]               
0          0          0          r_prdata[0]               
0          0          0          r_pslverr                 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common
Type name: rggen_adapter_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_adapter_common.v
Number of uncovered signal bits: 433 of 462
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 7 of 462
Number of signal bits partially toggled(fall): 0 of 462

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_bus_access[1]           
0          0          0          i_bus_address[9]          
0          0          0          i_bus_address[8]          
0          0          0          i_bus_address[7]          
0          0          0          i_bus_address[6]          
0          0          0          i_bus_address[5]          
0          0          0          i_bus_address[4]          
0          0          0          i_bus_address[1]          
0          0          0          i_bus_address[0]          
0          0          0          i_bus_write_data[31]      
0          0          0          i_bus_write_data[30]      
0          0          0          i_bus_write_data[29]      
0          0          0          i_bus_write_data[28]      
0          0          0          i_bus_write_data[27]      
0          0          0          i_bus_write_data[26]      
0          0          0          i_bus_write_data[25]      
0          0          0          i_bus_write_data[24]      
0          0          0          i_bus_write_data[23]      
0          0          0          i_bus_write_data[22]      
0          0          0          i_bus_write_data[21]      
0          0          0          i_bus_write_data[20]      
0          0          0          i_bus_write_data[19]      
0          0          0          i_bus_write_data[18]      
0          0          0          i_bus_write_data[17]      
0          0          0          i_bus_write_data[16]      
0          0          0          i_bus_write_data[15]      
0          0          0          i_bus_write_data[14]      
0          0          0          i_bus_write_data[13]      
0          0          0          i_bus_write_data[12]      
0          0          0          i_bus_write_data[11]      
0          0          0          i_bus_write_data[10]      
0          0          0          i_bus_write_data[9]       
0          0          0          i_bus_write_data[8]       
0          0          0          i_bus_write_data[7]       
0          0          0          i_bus_write_data[6]       
0          0          0          i_bus_write_data[5]       
0          0          0          i_bus_write_data[4]       
0          0          0          i_bus_write_data[3]       
0          0          0          i_bus_write_data[2]       
0          0          0          o_bus_ready               
0          0          0          o_bus_status[1]           
0          0          0          o_bus_status[0]           
0          0          0          o_bus_read_data[31]       
0          0          0          o_bus_read_data[30]       
0          0          0          o_bus_read_data[29]       
0          0          0          o_bus_read_data[28]       
0          0          0          o_bus_read_data[27]       
0          0          0          o_bus_read_data[26]       
0          0          0          o_bus_read_data[25]       
0          0          0          o_bus_read_data[24]       
0          0          0          o_bus_read_data[23]       
0          0          0          o_bus_read_data[22]       
0          0          0          o_bus_read_data[21]       
0          0          0          o_bus_read_data[20]       
0          0          0          o_bus_read_data[19]       
0          0          0          o_bus_read_data[18]       
0          0          0          o_bus_read_data[17]       
0          0          0          o_bus_read_data[16]       
0          0          0          o_bus_read_data[15]       
0          0          0          o_bus_read_data[14]       
0          0          0          o_bus_read_data[13]       
0          0          0          o_bus_read_data[12]       
0          0          0          o_bus_read_data[11]       
0          0          0          o_bus_read_data[10]       
0          0          0          o_bus_read_data[9]        
0          0          0          o_bus_read_data[8]        
0          0          0          o_bus_read_data[7]        
0          0          0          o_bus_read_data[6]        
0          0          0          o_bus_read_data[5]        
0          0          0          o_bus_read_data[4]        
0          0          0          o_bus_read_data[3]        
0          0          0          o_bus_read_data[2]        
0          1          0          o_bus_read_data[1]        
0          0          0          o_register_access[1]      
0          0          0          o_register_address[9]     
0          0          0          o_register_address[8]     
0          0          0          o_register_address[7]     
0          0          0          o_register_address[6]     
0          0          0          o_register_address[5]     
0          0          0          o_register_address[4]     
0          0          0          o_register_address[1]     
0          0          0          o_register_address[0]     
0          0          0          o_register_write_data[31] 
0          0          0          o_register_write_data[30] 
0          0          0          o_register_write_data[29] 
0          0          0          o_register_write_data[28] 
0          0          0          o_register_write_data[27] 
0          0          0          o_register_write_data[26] 
0          0          0          o_register_write_data[25] 
0          0          0          o_register_write_data[24] 
0          0          0          o_register_write_data[23] 
0          0          0          o_register_write_data[22] 
0          0          0          o_register_write_data[21] 
0          0          0          o_register_write_data[20] 
0          0          0          o_register_write_data[19] 
0          0          0          o_register_write_data[18] 
0          0          0          o_register_write_data[17] 
0          0          0          o_register_write_data[16] 
0          0          0          o_register_write_data[15] 
0          0          0          o_register_write_data[14] 
0          0          0          o_register_write_data[13] 
0          0          0          o_register_write_data[12] 
0          0          0          o_register_write_data[11] 
0          0          0          o_register_write_data[10] 
0          0          0          o_register_write_data[9]  
0          0          0          o_register_write_data[8]  
0          0          0          o_register_write_data[7]  
0          0          0          o_register_write_data[6]  
0          0          0          o_register_write_data[5]  
0          0          0          o_register_write_data[4]  
0          0          0          o_register_write_data[3]  
0          0          0          o_register_write_data[2]  
0          0          0          i_register_active[7]      
0          0          0          i_register_active[6]      
0          0          0          i_register_active[5]      
0          0          0          i_register_active[4]      
0          0          0          i_register_active[3]      
0          0          0          i_register_ready[7]       
0          0          0          i_register_ready[6]       
0          0          0          i_register_ready[5]       
0          0          0          i_register_ready[4]       
0          0          0          i_register_ready[3]       
0          0          0          i_register_status[15]     
0          0          0          i_register_status[14]     
0          0          0          i_register_status[13]     
0          0          0          i_register_status[12]     
0          0          0          i_register_status[11]     
0          0          0          i_register_status[10]     
0          0          0          i_register_status[9]      
0          0          0          i_register_status[8]      
0          0          0          i_register_status[7]      
0          0          0          i_register_status[6]      
0          0          0          i_register_status[5]      
0          0          0          i_register_status[4]      
0          0          0          i_register_status[3]      
0          0          0          i_register_status[2]      
0          0          0          i_register_status[1]      
0          0          0          i_register_status[0]      
0          0          0          i_register_read_data[255] 
0          0          0          i_register_read_data[254] 
0          0          0          i_register_read_data[253] 
0          0          0          i_register_read_data[252] 
0          0          0          i_register_read_data[251] 
0          0          0          i_register_read_data[250] 
0          0          0          i_register_read_data[249] 
0          0          0          i_register_read_data[248] 
0          0          0          i_register_read_data[247] 
0          0          0          i_register_read_data[246] 
0          0          0          i_register_read_data[245] 
0          0          0          i_register_read_data[244] 
0          0          0          i_register_read_data[243] 
0          0          0          i_register_read_data[242] 
0          0          0          i_register_read_data[241] 
0          0          0          i_register_read_data[240] 
0          0          0          i_register_read_data[239] 
0          0          0          i_register_read_data[238] 
0          0          0          i_register_read_data[237] 
0          0          0          i_register_read_data[236] 
0          0          0          i_register_read_data[235] 
0          0          0          i_register_read_data[234] 
0          0          0          i_register_read_data[233] 
0          0          0          i_register_read_data[232] 
0          0          0          i_register_read_data[231] 
0          0          0          i_register_read_data[230] 
0          0          0          i_register_read_data[229] 
0          0          0          i_register_read_data[228] 
0          0          0          i_register_read_data[227] 
0          0          0          i_register_read_data[226] 
0          0          0          i_register_read_data[225] 
0          0          0          i_register_read_data[224] 
0          0          0          i_register_read_data[223] 
0          0          0          i_register_read_data[222] 
0          0          0          i_register_read_data[221] 
0          0          0          i_register_read_data[220] 
0          0          0          i_register_read_data[219] 
0          0          0          i_register_read_data[218] 
0          0          0          i_register_read_data[217] 
0          0          0          i_register_read_data[216] 
0          0          0          i_register_read_data[215] 
0          0          0          i_register_read_data[214] 
0          0          0          i_register_read_data[213] 
0          0          0          i_register_read_data[212] 
0          0          0          i_register_read_data[211] 
0          0          0          i_register_read_data[210] 
0          0          0          i_register_read_data[209] 
0          0          0          i_register_read_data[208] 
0          0          0          i_register_read_data[207] 
0          0          0          i_register_read_data[206] 
0          0          0          i_register_read_data[205] 
0          0          0          i_register_read_data[204] 
0          0          0          i_register_read_data[203] 
0          0          0          i_register_read_data[202] 
0          0          0          i_register_read_data[201] 
0          0          0          i_register_read_data[200] 
0          0          0          i_register_read_data[199] 
0          0          0          i_register_read_data[198] 
0          0          0          i_register_read_data[197] 
0          0          0          i_register_read_data[196] 
0          0          0          i_register_read_data[195] 
0          0          0          i_register_read_data[194] 
0          0          0          i_register_read_data[193] 
0          0          0          i_register_read_data[192] 
0          0          0          i_register_read_data[191] 
0          0          0          i_register_read_data[190] 
0          0          0          i_register_read_data[189] 
0          0          0          i_register_read_data[188] 
0          0          0          i_register_read_data[187] 
0          0          0          i_register_read_data[186] 
0          0          0          i_register_read_data[185] 
0          0          0          i_register_read_data[184] 
0          0          0          i_register_read_data[183] 
0          0          0          i_register_read_data[182] 
0          0          0          i_register_read_data[181] 
0          0          0          i_register_read_data[180] 
0          0          0          i_register_read_data[179] 
0          0          0          i_register_read_data[178] 
0          0          0          i_register_read_data[177] 
0          0          0          i_register_read_data[176] 
0          0          0          i_register_read_data[175] 
0          0          0          i_register_read_data[174] 
0          0          0          i_register_read_data[173] 
0          0          0          i_register_read_data[172] 
0          0          0          i_register_read_data[171] 
0          0          0          i_register_read_data[170] 
0          0          0          i_register_read_data[169] 
0          0          0          i_register_read_data[168] 
0          0          0          i_register_read_data[167] 
0          0          0          i_register_read_data[166] 
0          0          0          i_register_read_data[165] 
0          0          0          i_register_read_data[164] 
0          0          0          i_register_read_data[163] 
0          0          0          i_register_read_data[162] 
0          0          0          i_register_read_data[161] 
0          0          0          i_register_read_data[160] 
0          0          0          i_register_read_data[159] 
0          0          0          i_register_read_data[158] 
0          0          0          i_register_read_data[157] 
0          0          0          i_register_read_data[156] 
0          0          0          i_register_read_data[155] 
0          0          0          i_register_read_data[154] 
0          0          0          i_register_read_data[153] 
0          0          0          i_register_read_data[152] 
0          0          0          i_register_read_data[151] 
0          0          0          i_register_read_data[150] 
0          0          0          i_register_read_data[149] 
0          0          0          i_register_read_data[148] 
0          0          0          i_register_read_data[147] 
0          0          0          i_register_read_data[146] 
0          0          0          i_register_read_data[145] 
0          0          0          i_register_read_data[144] 
0          0          0          i_register_read_data[143] 
0          0          0          i_register_read_data[142] 
0          0          0          i_register_read_data[141] 
0          0          0          i_register_read_data[140] 
0          0          0          i_register_read_data[139] 
0          0          0          i_register_read_data[138] 
0          0          0          i_register_read_data[137] 
0          0          0          i_register_read_data[136] 
0          0          0          i_register_read_data[135] 
0          0          0          i_register_read_data[134] 
0          0          0          i_register_read_data[133] 
0          0          0          i_register_read_data[132] 
0          0          0          i_register_read_data[131] 
0          0          0          i_register_read_data[130] 
0          0          0          i_register_read_data[129] 
0          0          0          i_register_read_data[128] 
0          0          0          i_register_read_data[127] 
0          0          0          i_register_read_data[126] 
0          0          0          i_register_read_data[125] 
0          0          0          i_register_read_data[124] 
0          0          0          i_register_read_data[123] 
0          0          0          i_register_read_data[122] 
0          0          0          i_register_read_data[121] 
0          0          0          i_register_read_data[120] 
0          0          0          i_register_read_data[119] 
0          0          0          i_register_read_data[118] 
0          0          0          i_register_read_data[117] 
0          0          0          i_register_read_data[116] 
0          0          0          i_register_read_data[115] 
0          0          0          i_register_read_data[114] 
0          0          0          i_register_read_data[113] 
0          0          0          i_register_read_data[112] 
0          0          0          i_register_read_data[111] 
0          0          0          i_register_read_data[110] 
0          0          0          i_register_read_data[109] 
0          0          0          i_register_read_data[108] 
0          0          0          i_register_read_data[107] 
0          0          0          i_register_read_data[106] 
0          0          0          i_register_read_data[105] 
0          0          0          i_register_read_data[104] 
0          0          0          i_register_read_data[103] 
0          0          0          i_register_read_data[102] 
0          0          0          i_register_read_data[101] 
0          0          0          i_register_read_data[100] 
0          0          0          i_register_read_data[99]  
0          0          0          i_register_read_data[98]  
0          0          0          i_register_read_data[97]  
0          0          0          i_register_read_data[96]  
0          0          0          i_register_read_data[95]  
0          0          0          i_register_read_data[94]  
0          0          0          i_register_read_data[93]  
0          0          0          i_register_read_data[92]  
0          0          0          i_register_read_data[91]  
0          0          0          i_register_read_data[90]  
0          0          0          i_register_read_data[89]  
0          0          0          i_register_read_data[88]  
0          0          0          i_register_read_data[87]  
0          0          0          i_register_read_data[86]  
0          0          0          i_register_read_data[85]  
0          0          0          i_register_read_data[84]  
0          0          0          i_register_read_data[83]  
0          0          0          i_register_read_data[82]  
0          0          0          i_register_read_data[81]  
0          0          0          i_register_read_data[80]  
0          0          0          i_register_read_data[79]  
0          0          0          i_register_read_data[78]  
0          0          0          i_register_read_data[77]  
0          0          0          i_register_read_data[76]  
0          0          0          i_register_read_data[75]  
0          0          0          i_register_read_data[74]  
0          0          0          i_register_read_data[73]  
0          0          0          i_register_read_data[72]  
0          0          0          i_register_read_data[71]  
0          0          0          i_register_read_data[70]  
0          0          0          i_register_read_data[69]  
0          0          0          i_register_read_data[68]  
0          0          0          i_register_read_data[67]  
0          0          0          i_register_read_data[66]  
0          0          0          i_register_read_data[65]  
0          1          0          i_register_read_data[64]  
0          0          0          i_register_read_data[63]  
0          0          0          i_register_read_data[62]  
0          0          0          i_register_read_data[61]  
0          0          0          i_register_read_data[60]  
0          0          0          i_register_read_data[59]  
0          0          0          i_register_read_data[58]  
0          0          0          i_register_read_data[57]  
0          0          0          i_register_read_data[56]  
0          0          0          i_register_read_data[55]  
0          0          0          i_register_read_data[54]  
0          0          0          i_register_read_data[53]  
0          0          0          i_register_read_data[52]  
0          0          0          i_register_read_data[51]  
0          0          0          i_register_read_data[50]  
0          0          0          i_register_read_data[49]  
0          0          0          i_register_read_data[48]  
0          0          0          i_register_read_data[47]  
0          0          0          i_register_read_data[46]  
0          0          0          i_register_read_data[45]  
0          0          0          i_register_read_data[44]  
0          0          0          i_register_read_data[43]  
0          0          0          i_register_read_data[42]  
0          0          0          i_register_read_data[41]  
0          0          0          i_register_read_data[40]  
0          0          0          i_register_read_data[39]  
0          0          0          i_register_read_data[38]  
0          0          0          i_register_read_data[37]  
0          0          0          i_register_read_data[36]  
0          0          0          i_register_read_data[35]  
0          0          0          i_register_read_data[34]  
0          0          0          i_register_read_data[33]  
0          1          0          i_register_read_data[32]  
0          0          0          i_register_read_data[31]  
0          0          0          i_register_read_data[30]  
0          0          0          i_register_read_data[29]  
0          0          0          i_register_read_data[28]  
0          0          0          i_register_read_data[27]  
0          0          0          i_register_read_data[26]  
0          0          0          i_register_read_data[25]  
0          0          0          i_register_read_data[24]  
0          0          0          i_register_read_data[23]  
0          0          0          i_register_read_data[22]  
0          0          0          i_register_read_data[21]  
0          0          0          i_register_read_data[20]  
0          0          0          i_register_read_data[19]  
0          0          0          i_register_read_data[18]  
0          0          0          i_register_read_data[17]  
0          0          0          i_register_read_data[16]  
0          0          0          i_register_read_data[15]  
0          0          0          i_register_read_data[14]  
0          0          0          i_register_read_data[13]  
0          0          0          i_register_read_data[12]  
0          0          0          i_register_read_data[11]  
0          0          0          i_register_read_data[10]  
0          0          0          i_register_read_data[9]   
0          0          0          i_register_read_data[8]   
0          0          0          i_register_read_data[7]   
0          0          0          i_register_read_data[6]   
0          0          0          i_register_read_data[5]   
0          0          0          i_register_read_data[4]   
0          0          0          i_register_read_data[3]   
0          0          0          i_register_read_data[2]   
0          1          0          i_register_read_data[1]   
0          1          0          i_register_read_data[0]   
0          0          0          r_busy                    
0          0          0          w_inside_range            
0          0          0          w_register_ready          
0          0          0          w_register_inactive       
0          0          0          w_register_status[1]      
0          0          0          w_register_status[0]      
0          0          0          w_register_read_data[31]  
0          0          0          w_register_read_data[30]  
0          0          0          w_register_read_data[29]  
0          0          0          w_register_read_data[28]  
0          0          0          w_register_read_data[27]  
0          0          0          w_register_read_data[26]  
0          0          0          w_register_read_data[25]  
0          0          0          w_register_read_data[24]  
0          0          0          w_register_read_data[23]  
0          0          0          w_register_read_data[22]  
0          0          0          w_register_read_data[21]  
0          0          0          w_register_read_data[20]  
0          0          0          w_register_read_data[19]  
0          0          0          w_register_read_data[18]  
0          0          0          w_register_read_data[17]  
0          0          0          w_register_read_data[16]  
0          0          0          w_register_read_data[15]  
0          0          0          w_register_read_data[14]  
0          0          0          w_register_read_data[13]  
0          0          0          w_register_read_data[12]  
0          0          0          w_register_read_data[11]  
0          0          0          w_register_read_data[10]  
0          0          0          w_register_read_data[9]   
0          0          0          w_register_read_data[8]   
0          0          0          w_register_read_data[7]   
0          0          0          w_register_read_data[6]   
0          0          0          w_register_read_data[5]   
0          0          0          w_register_read_data[4]   
0          0          0          w_register_read_data[3]   
0          0          0          w_register_read_data[2]   
0          1          0          w_register_read_data[1]   
0          0          0          w_bus_ready               

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux
Type name: rggen_mux
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered signal bits: 23 of 26
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 26
Number of signal bits partially toggled(fall): 0 of 26

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_select[7]               
0          0          0          i_select[6]               
0          0          0          i_select[5]               
0          0          0          i_select[4]               
0          0          0          i_select[3]               
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          0          0          i_data[1]                 
0          0          0          i_data[0]                 
0          0          0          o_data[1]                 
0          0          0          o_data[0]                 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer
Type name: rggen_or_reducer
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered signal bits: 22 of 22
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 22
Number of signal bits partially toggled(fall): 0 of 22

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          0          0          i_data[1]                 
0          0          0          i_data[0]                 
0          0          0          o_result[1]               
0          0          0          o_result[0]               
0          0          0          next_data[3]              
0          0          0          next_data[2]              
0          0          0          next_data[1]              
0          0          0          next_data[0]              

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_status_mux.g.u_reducer.g_reduce.u_reducer
Type name: rggen_or_reducer
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered signal bits: 8 of 8
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 8
Number of signal bits partially toggled(fall): 0 of 8

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          0          0          i_data[1]                 
0          0          0          i_data[0]                 
0          0          0          o_result[1]               
0          0          0          o_result[0]               
0          0          0          next_data[1]              
0          0          0          next_data[0]              

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux
Type name: rggen_mux
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered signal bits: 292 of 296
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 5 of 296
Number of signal bits partially toggled(fall): 0 of 296

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_select[7]               
0          0          0          i_select[6]               
0          0          0          i_select[5]               
0          0          0          i_select[4]               
0          0          0          i_select[3]               
0          0          0          i_data[255]               
0          0          0          i_data[254]               
0          0          0          i_data[253]               
0          0          0          i_data[252]               
0          0          0          i_data[251]               
0          0          0          i_data[250]               
0          0          0          i_data[249]               
0          0          0          i_data[248]               
0          0          0          i_data[247]               
0          0          0          i_data[246]               
0          0          0          i_data[245]               
0          0          0          i_data[244]               
0          0          0          i_data[243]               
0          0          0          i_data[242]               
0          0          0          i_data[241]               
0          0          0          i_data[240]               
0          0          0          i_data[239]               
0          0          0          i_data[238]               
0          0          0          i_data[237]               
0          0          0          i_data[236]               
0          0          0          i_data[235]               
0          0          0          i_data[234]               
0          0          0          i_data[233]               
0          0          0          i_data[232]               
0          0          0          i_data[231]               
0          0          0          i_data[230]               
0          0          0          i_data[229]               
0          0          0          i_data[228]               
0          0          0          i_data[227]               
0          0          0          i_data[226]               
0          0          0          i_data[225]               
0          0          0          i_data[224]               
0          0          0          i_data[223]               
0          0          0          i_data[222]               
0          0          0          i_data[221]               
0          0          0          i_data[220]               
0          0          0          i_data[219]               
0          0          0          i_data[218]               
0          0          0          i_data[217]               
0          0          0          i_data[216]               
0          0          0          i_data[215]               
0          0          0          i_data[214]               
0          0          0          i_data[213]               
0          0          0          i_data[212]               
0          0          0          i_data[211]               
0          0          0          i_data[210]               
0          0          0          i_data[209]               
0          0          0          i_data[208]               
0          0          0          i_data[207]               
0          0          0          i_data[206]               
0          0          0          i_data[205]               
0          0          0          i_data[204]               
0          0          0          i_data[203]               
0          0          0          i_data[202]               
0          0          0          i_data[201]               
0          0          0          i_data[200]               
0          0          0          i_data[199]               
0          0          0          i_data[198]               
0          0          0          i_data[197]               
0          0          0          i_data[196]               
0          0          0          i_data[195]               
0          0          0          i_data[194]               
0          0          0          i_data[193]               
0          0          0          i_data[192]               
0          0          0          i_data[191]               
0          0          0          i_data[190]               
0          0          0          i_data[189]               
0          0          0          i_data[188]               
0          0          0          i_data[187]               
0          0          0          i_data[186]               
0          0          0          i_data[185]               
0          0          0          i_data[184]               
0          0          0          i_data[183]               
0          0          0          i_data[182]               
0          0          0          i_data[181]               
0          0          0          i_data[180]               
0          0          0          i_data[179]               
0          0          0          i_data[178]               
0          0          0          i_data[177]               
0          0          0          i_data[176]               
0          0          0          i_data[175]               
0          0          0          i_data[174]               
0          0          0          i_data[173]               
0          0          0          i_data[172]               
0          0          0          i_data[171]               
0          0          0          i_data[170]               
0          0          0          i_data[169]               
0          0          0          i_data[168]               
0          0          0          i_data[167]               
0          0          0          i_data[166]               
0          0          0          i_data[165]               
0          0          0          i_data[164]               
0          0          0          i_data[163]               
0          0          0          i_data[162]               
0          0          0          i_data[161]               
0          0          0          i_data[160]               
0          0          0          i_data[159]               
0          0          0          i_data[158]               
0          0          0          i_data[157]               
0          0          0          i_data[156]               
0          0          0          i_data[155]               
0          0          0          i_data[154]               
0          0          0          i_data[153]               
0          0          0          i_data[152]               
0          0          0          i_data[151]               
0          0          0          i_data[150]               
0          0          0          i_data[149]               
0          0          0          i_data[148]               
0          0          0          i_data[147]               
0          0          0          i_data[146]               
0          0          0          i_data[145]               
0          0          0          i_data[144]               
0          0          0          i_data[143]               
0          0          0          i_data[142]               
0          0          0          i_data[141]               
0          0          0          i_data[140]               
0          0          0          i_data[139]               
0          0          0          i_data[138]               
0          0          0          i_data[137]               
0          0          0          i_data[136]               
0          0          0          i_data[135]               
0          0          0          i_data[134]               
0          0          0          i_data[133]               
0          0          0          i_data[132]               
0          0          0          i_data[131]               
0          0          0          i_data[130]               
0          0          0          i_data[129]               
0          0          0          i_data[128]               
0          0          0          i_data[127]               
0          0          0          i_data[126]               
0          0          0          i_data[125]               
0          0          0          i_data[124]               
0          0          0          i_data[123]               
0          0          0          i_data[122]               
0          0          0          i_data[121]               
0          0          0          i_data[120]               
0          0          0          i_data[119]               
0          0          0          i_data[118]               
0          0          0          i_data[117]               
0          0          0          i_data[116]               
0          0          0          i_data[115]               
0          0          0          i_data[114]               
0          0          0          i_data[113]               
0          0          0          i_data[112]               
0          0          0          i_data[111]               
0          0          0          i_data[110]               
0          0          0          i_data[109]               
0          0          0          i_data[108]               
0          0          0          i_data[107]               
0          0          0          i_data[106]               
0          0          0          i_data[105]               
0          0          0          i_data[104]               
0          0          0          i_data[103]               
0          0          0          i_data[102]               
0          0          0          i_data[101]               
0          0          0          i_data[100]               
0          0          0          i_data[99]                
0          0          0          i_data[98]                
0          0          0          i_data[97]                
0          0          0          i_data[96]                
0          0          0          i_data[95]                
0          0          0          i_data[94]                
0          0          0          i_data[93]                
0          0          0          i_data[92]                
0          0          0          i_data[91]                
0          0          0          i_data[90]                
0          0          0          i_data[89]                
0          0          0          i_data[88]                
0          0          0          i_data[87]                
0          0          0          i_data[86]                
0          0          0          i_data[85]                
0          0          0          i_data[84]                
0          0          0          i_data[83]                
0          0          0          i_data[82]                
0          0          0          i_data[81]                
0          0          0          i_data[80]                
0          0          0          i_data[79]                
0          0          0          i_data[78]                
0          0          0          i_data[77]                
0          0          0          i_data[76]                
0          0          0          i_data[75]                
0          0          0          i_data[74]                
0          0          0          i_data[73]                
0          0          0          i_data[72]                
0          0          0          i_data[71]                
0          0          0          i_data[70]                
0          0          0          i_data[69]                
0          0          0          i_data[68]                
0          0          0          i_data[67]                
0          0          0          i_data[66]                
0          0          0          i_data[65]                
0          1          0          i_data[64]                
0          0          0          i_data[63]                
0          0          0          i_data[62]                
0          0          0          i_data[61]                
0          0          0          i_data[60]                
0          0          0          i_data[59]                
0          0          0          i_data[58]                
0          0          0          i_data[57]                
0          0          0          i_data[56]                
0          0          0          i_data[55]                
0          0          0          i_data[54]                
0          0          0          i_data[53]                
0          0          0          i_data[52]                
0          0          0          i_data[51]                
0          0          0          i_data[50]                
0          0          0          i_data[49]                
0          0          0          i_data[48]                
0          0          0          i_data[47]                
0          0          0          i_data[46]                
0          0          0          i_data[45]                
0          0          0          i_data[44]                
0          0          0          i_data[43]                
0          0          0          i_data[42]                
0          0          0          i_data[41]                
0          0          0          i_data[40]                
0          0          0          i_data[39]                
0          0          0          i_data[38]                
0          0          0          i_data[37]                
0          0          0          i_data[36]                
0          0          0          i_data[35]                
0          0          0          i_data[34]                
0          0          0          i_data[33]                
0          1          0          i_data[32]                
0          0          0          i_data[31]                
0          0          0          i_data[30]                
0          0          0          i_data[29]                
0          0          0          i_data[28]                
0          0          0          i_data[27]                
0          0          0          i_data[26]                
0          0          0          i_data[25]                
0          0          0          i_data[24]                
0          0          0          i_data[23]                
0          0          0          i_data[22]                
0          0          0          i_data[21]                
0          0          0          i_data[20]                
0          0          0          i_data[19]                
0          0          0          i_data[18]                
0          0          0          i_data[17]                
0          0          0          i_data[16]                
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          1          0          i_data[1]                 
0          1          0          i_data[0]                 
0          0          0          o_data[31]                
0          0          0          o_data[30]                
0          0          0          o_data[29]                
0          0          0          o_data[28]                
0          0          0          o_data[27]                
0          0          0          o_data[26]                
0          0          0          o_data[25]                
0          0          0          o_data[24]                
0          0          0          o_data[23]                
0          0          0          o_data[22]                
0          0          0          o_data[21]                
0          0          0          o_data[20]                
0          0          0          o_data[19]                
0          0          0          o_data[18]                
0          0          0          o_data[17]                
0          0          0          o_data[16]                
0          0          0          o_data[15]                
0          0          0          o_data[14]                
0          0          0          o_data[13]                
0          0          0          o_data[12]                
0          0          0          o_data[11]                
0          0          0          o_data[10]                
0          0          0          o_data[9]                 
0          0          0          o_data[8]                 
0          0          0          o_data[7]                 
0          0          0          o_data[6]                 
0          0          0          o_data[5]                 
0          0          0          o_data[4]                 
0          0          0          o_data[3]                 
0          0          0          o_data[2]                 
0          1          0          o_data[1]                 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.u_reducer
Type name: rggen_or_reducer
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered signal bits: 348 of 352
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 4 of 352
Number of signal bits partially toggled(fall): 0 of 352

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_data[255]               
0          0          0          i_data[254]               
0          0          0          i_data[253]               
0          0          0          i_data[252]               
0          0          0          i_data[251]               
0          0          0          i_data[250]               
0          0          0          i_data[249]               
0          0          0          i_data[248]               
0          0          0          i_data[247]               
0          0          0          i_data[246]               
0          0          0          i_data[245]               
0          0          0          i_data[244]               
0          0          0          i_data[243]               
0          0          0          i_data[242]               
0          0          0          i_data[241]               
0          0          0          i_data[240]               
0          0          0          i_data[239]               
0          0          0          i_data[238]               
0          0          0          i_data[237]               
0          0          0          i_data[236]               
0          0          0          i_data[235]               
0          0          0          i_data[234]               
0          0          0          i_data[233]               
0          0          0          i_data[232]               
0          0          0          i_data[231]               
0          0          0          i_data[230]               
0          0          0          i_data[229]               
0          0          0          i_data[228]               
0          0          0          i_data[227]               
0          0          0          i_data[226]               
0          0          0          i_data[225]               
0          0          0          i_data[224]               
0          0          0          i_data[223]               
0          0          0          i_data[222]               
0          0          0          i_data[221]               
0          0          0          i_data[220]               
0          0          0          i_data[219]               
0          0          0          i_data[218]               
0          0          0          i_data[217]               
0          0          0          i_data[216]               
0          0          0          i_data[215]               
0          0          0          i_data[214]               
0          0          0          i_data[213]               
0          0          0          i_data[212]               
0          0          0          i_data[211]               
0          0          0          i_data[210]               
0          0          0          i_data[209]               
0          0          0          i_data[208]               
0          0          0          i_data[207]               
0          0          0          i_data[206]               
0          0          0          i_data[205]               
0          0          0          i_data[204]               
0          0          0          i_data[203]               
0          0          0          i_data[202]               
0          0          0          i_data[201]               
0          0          0          i_data[200]               
0          0          0          i_data[199]               
0          0          0          i_data[198]               
0          0          0          i_data[197]               
0          0          0          i_data[196]               
0          0          0          i_data[195]               
0          0          0          i_data[194]               
0          0          0          i_data[193]               
0          0          0          i_data[192]               
0          0          0          i_data[191]               
0          0          0          i_data[190]               
0          0          0          i_data[189]               
0          0          0          i_data[188]               
0          0          0          i_data[187]               
0          0          0          i_data[186]               
0          0          0          i_data[185]               
0          0          0          i_data[184]               
0          0          0          i_data[183]               
0          0          0          i_data[182]               
0          0          0          i_data[181]               
0          0          0          i_data[180]               
0          0          0          i_data[179]               
0          0          0          i_data[178]               
0          0          0          i_data[177]               
0          0          0          i_data[176]               
0          0          0          i_data[175]               
0          0          0          i_data[174]               
0          0          0          i_data[173]               
0          0          0          i_data[172]               
0          0          0          i_data[171]               
0          0          0          i_data[170]               
0          0          0          i_data[169]               
0          0          0          i_data[168]               
0          0          0          i_data[167]               
0          0          0          i_data[166]               
0          0          0          i_data[165]               
0          0          0          i_data[164]               
0          0          0          i_data[163]               
0          0          0          i_data[162]               
0          0          0          i_data[161]               
0          0          0          i_data[160]               
0          0          0          i_data[159]               
0          0          0          i_data[158]               
0          0          0          i_data[157]               
0          0          0          i_data[156]               
0          0          0          i_data[155]               
0          0          0          i_data[154]               
0          0          0          i_data[153]               
0          0          0          i_data[152]               
0          0          0          i_data[151]               
0          0          0          i_data[150]               
0          0          0          i_data[149]               
0          0          0          i_data[148]               
0          0          0          i_data[147]               
0          0          0          i_data[146]               
0          0          0          i_data[145]               
0          0          0          i_data[144]               
0          0          0          i_data[143]               
0          0          0          i_data[142]               
0          0          0          i_data[141]               
0          0          0          i_data[140]               
0          0          0          i_data[139]               
0          0          0          i_data[138]               
0          0          0          i_data[137]               
0          0          0          i_data[136]               
0          0          0          i_data[135]               
0          0          0          i_data[134]               
0          0          0          i_data[133]               
0          0          0          i_data[132]               
0          0          0          i_data[131]               
0          0          0          i_data[130]               
0          0          0          i_data[129]               
0          0          0          i_data[128]               
0          0          0          i_data[127]               
0          0          0          i_data[126]               
0          0          0          i_data[125]               
0          0          0          i_data[124]               
0          0          0          i_data[123]               
0          0          0          i_data[122]               
0          0          0          i_data[121]               
0          0          0          i_data[120]               
0          0          0          i_data[119]               
0          0          0          i_data[118]               
0          0          0          i_data[117]               
0          0          0          i_data[116]               
0          0          0          i_data[115]               
0          0          0          i_data[114]               
0          0          0          i_data[113]               
0          0          0          i_data[112]               
0          0          0          i_data[111]               
0          0          0          i_data[110]               
0          0          0          i_data[109]               
0          0          0          i_data[108]               
0          0          0          i_data[107]               
0          0          0          i_data[106]               
0          0          0          i_data[105]               
0          0          0          i_data[104]               
0          0          0          i_data[103]               
0          0          0          i_data[102]               
0          0          0          i_data[101]               
0          0          0          i_data[100]               
0          0          0          i_data[99]                
0          0          0          i_data[98]                
0          0          0          i_data[97]                
0          0          0          i_data[96]                
0          0          0          i_data[95]                
0          0          0          i_data[94]                
0          0          0          i_data[93]                
0          0          0          i_data[92]                
0          0          0          i_data[91]                
0          0          0          i_data[90]                
0          0          0          i_data[89]                
0          0          0          i_data[88]                
0          0          0          i_data[87]                
0          0          0          i_data[86]                
0          0          0          i_data[85]                
0          0          0          i_data[84]                
0          0          0          i_data[83]                
0          0          0          i_data[82]                
0          0          0          i_data[81]                
0          0          0          i_data[80]                
0          0          0          i_data[79]                
0          0          0          i_data[78]                
0          0          0          i_data[77]                
0          0          0          i_data[76]                
0          0          0          i_data[75]                
0          0          0          i_data[74]                
0          0          0          i_data[73]                
0          0          0          i_data[72]                
0          0          0          i_data[71]                
0          0          0          i_data[70]                
0          0          0          i_data[69]                
0          0          0          i_data[68]                
0          0          0          i_data[67]                
0          0          0          i_data[66]                
0          0          0          i_data[65]                
0          0          0          i_data[63]                
0          0          0          i_data[62]                
0          0          0          i_data[61]                
0          0          0          i_data[60]                
0          0          0          i_data[59]                
0          0          0          i_data[58]                
0          0          0          i_data[57]                
0          0          0          i_data[56]                
0          0          0          i_data[55]                
0          0          0          i_data[54]                
0          0          0          i_data[53]                
0          0          0          i_data[52]                
0          0          0          i_data[51]                
0          0          0          i_data[50]                
0          0          0          i_data[49]                
0          0          0          i_data[48]                
0          0          0          i_data[47]                
0          0          0          i_data[46]                
0          0          0          i_data[45]                
0          0          0          i_data[44]                
0          0          0          i_data[43]                
0          0          0          i_data[42]                
0          0          0          i_data[41]                
0          0          0          i_data[40]                
0          0          0          i_data[39]                
0          0          0          i_data[38]                
0          0          0          i_data[37]                
0          0          0          i_data[36]                
0          0          0          i_data[35]                
0          0          0          i_data[34]                
0          0          0          i_data[33]                
0          0          0          i_data[31]                
0          0          0          i_data[30]                
0          0          0          i_data[29]                
0          0          0          i_data[28]                
0          0          0          i_data[27]                
0          0          0          i_data[26]                
0          0          0          i_data[25]                
0          0          0          i_data[24]                
0          0          0          i_data[23]                
0          0          0          i_data[22]                
0          0          0          i_data[21]                
0          0          0          i_data[20]                
0          0          0          i_data[19]                
0          0          0          i_data[18]                
0          0          0          i_data[17]                
0          0          0          i_data[16]                
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          1          0          i_data[1]                 
0          1          0          i_data[0]                 
0          0          0          o_result[31]              
0          0          0          o_result[30]              
0          0          0          o_result[29]              
0          0          0          o_result[28]              
0          0          0          o_result[27]              
0          0          0          o_result[26]              
0          0          0          o_result[25]              
0          0          0          o_result[24]              
0          0          0          o_result[23]              
0          0          0          o_result[22]              
0          0          0          o_result[21]              
0          0          0          o_result[20]              
0          0          0          o_result[19]              
0          0          0          o_result[18]              
0          0          0          o_result[17]              
0          0          0          o_result[16]              
0          0          0          o_result[15]              
0          0          0          o_result[14]              
0          0          0          o_result[13]              
0          0          0          o_result[12]              
0          0          0          o_result[11]              
0          0          0          o_result[10]              
0          0          0          o_result[9]               
0          0          0          o_result[8]               
0          0          0          o_result[7]               
0          0          0          o_result[6]               
0          0          0          o_result[5]               
0          0          0          o_result[4]               
0          0          0          o_result[3]               
0          0          0          o_result[2]               
0          1          0          o_result[1]               
0          0          0          next_data[63]             
0          0          0          next_data[62]             
0          0          0          next_data[61]             
0          0          0          next_data[60]             
0          0          0          next_data[59]             
0          0          0          next_data[58]             
0          0          0          next_data[57]             
0          0          0          next_data[56]             
0          0          0          next_data[55]             
0          0          0          next_data[54]             
0          0          0          next_data[53]             
0          0          0          next_data[52]             
0          0          0          next_data[51]             
0          0          0          next_data[50]             
0          0          0          next_data[49]             
0          0          0          next_data[48]             
0          0          0          next_data[47]             
0          0          0          next_data[46]             
0          0          0          next_data[45]             
0          0          0          next_data[44]             
0          0          0          next_data[43]             
0          0          0          next_data[42]             
0          0          0          next_data[41]             
0          0          0          next_data[40]             
0          0          0          next_data[39]             
0          0          0          next_data[38]             
0          0          0          next_data[37]             
0          0          0          next_data[36]             
0          0          0          next_data[35]             
0          0          0          next_data[34]             
0          0          0          next_data[33]             
0          0          0          next_data[32]             
0          0          0          next_data[31]             
0          0          0          next_data[30]             
0          0          0          next_data[29]             
0          0          0          next_data[28]             
0          0          0          next_data[27]             
0          0          0          next_data[26]             
0          0          0          next_data[25]             
0          0          0          next_data[24]             
0          0          0          next_data[23]             
0          0          0          next_data[22]             
0          0          0          next_data[21]             
0          0          0          next_data[20]             
0          0          0          next_data[19]             
0          0          0          next_data[18]             
0          0          0          next_data[17]             
0          0          0          next_data[16]             
0          0          0          next_data[15]             
0          0          0          next_data[14]             
0          0          0          next_data[13]             
0          0          0          next_data[12]             
0          0          0          next_data[11]             
0          0          0          next_data[10]             
0          0          0          next_data[9]              
0          0          0          next_data[8]              
0          0          0          next_data[7]              
0          0          0          next_data[6]              
0          0          0          next_data[5]              
0          0          0          next_data[4]              
0          0          0          next_data[3]              
0          0          0          next_data[2]              
0          1          0          next_data[1]              

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.u_adapter.u_adapter_common.u_read_data_mux.g.u_reducer.g_reduce.u_reducer
Type name: rggen_or_reducer
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_or_reducer.v
Number of uncovered signal bits: 125 of 128
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 3 of 128
Number of signal bits partially toggled(fall): 0 of 128

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_data[63]                
0          0          0          i_data[62]                
0          0          0          i_data[61]                
0          0          0          i_data[60]                
0          0          0          i_data[59]                
0          0          0          i_data[58]                
0          0          0          i_data[57]                
0          0          0          i_data[56]                
0          0          0          i_data[55]                
0          0          0          i_data[54]                
0          0          0          i_data[53]                
0          0          0          i_data[52]                
0          0          0          i_data[51]                
0          0          0          i_data[50]                
0          0          0          i_data[49]                
0          0          0          i_data[48]                
0          0          0          i_data[47]                
0          0          0          i_data[46]                
0          0          0          i_data[45]                
0          0          0          i_data[44]                
0          0          0          i_data[43]                
0          0          0          i_data[42]                
0          0          0          i_data[41]                
0          0          0          i_data[40]                
0          0          0          i_data[39]                
0          0          0          i_data[38]                
0          0          0          i_data[37]                
0          0          0          i_data[36]                
0          0          0          i_data[35]                
0          0          0          i_data[34]                
0          0          0          i_data[33]                
0          0          0          i_data[32]                
0          0          0          i_data[31]                
0          0          0          i_data[30]                
0          0          0          i_data[29]                
0          0          0          i_data[28]                
0          0          0          i_data[27]                
0          0          0          i_data[26]                
0          0          0          i_data[25]                
0          0          0          i_data[24]                
0          0          0          i_data[23]                
0          0          0          i_data[22]                
0          0          0          i_data[21]                
0          0          0          i_data[20]                
0          0          0          i_data[19]                
0          0          0          i_data[18]                
0          0          0          i_data[17]                
0          0          0          i_data[16]                
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          1          0          i_data[1]                 
0          0          0          o_result[31]              
0          0          0          o_result[30]              
0          0          0          o_result[29]              
0          0          0          o_result[28]              
0          0          0          o_result[27]              
0          0          0          o_result[26]              
0          0          0          o_result[25]              
0          0          0          o_result[24]              
0          0          0          o_result[23]              
0          0          0          o_result[22]              
0          0          0          o_result[21]              
0          0          0          o_result[20]              
0          0          0          o_result[19]              
0          0          0          o_result[18]              
0          0          0          o_result[17]              
0          0          0          o_result[16]              
0          0          0          o_result[15]              
0          0          0          o_result[14]              
0          0          0          o_result[13]              
0          0          0          o_result[12]              
0          0          0          o_result[11]              
0          0          0          o_result[10]              
0          0          0          o_result[9]               
0          0          0          o_result[8]               
0          0          0          o_result[7]               
0          0          0          o_result[6]               
0          0          0          o_result[5]               
0          0          0          o_result[4]               
0          0          0          o_result[3]               
0          0          0          o_result[2]               
0          1          0          o_result[1]               
0          0          0          next_data[31]             
0          0          0          next_data[30]             
0          0          0          next_data[29]             
0          0          0          next_data[28]             
0          0          0          next_data[27]             
0          0          0          next_data[26]             
0          0          0          next_data[25]             
0          0          0          next_data[24]             
0          0          0          next_data[23]             
0          0          0          next_data[22]             
0          0          0          next_data[21]             
0          0          0          next_data[20]             
0          0          0          next_data[19]             
0          0          0          next_data[18]             
0          0          0          next_data[17]             
0          0          0          next_data[16]             
0          0          0          next_data[15]             
0          0          0          next_data[14]             
0          0          0          next_data[13]             
0          0          0          next_data[12]             
0          0          0          next_data[11]             
0          0          0          next_data[10]             
0          0          0          next_data[9]              
0          0          0          next_data[8]              
0          0          0          next_data[7]              
0          0          0          next_data[6]              
0          0          0          next_data[5]              
0          0          0          next_data[4]              
0          0          0          next_data[3]              
0          0          0          next_data[2]              
0          1          0          next_data[1]              

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register
Type name: rggen_default_register
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_default_register.v
Number of uncovered signal bits: 200 of 280
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 9 of 280
Number of signal bits partially toggled(fall): 0 of 280

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          1          0          o_register_read_data[1]   
0          1          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          1          0          o_register_value[1]       
0          1          0          o_register_value[0]       
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          1          0          i_bit_field_read_data[1]  
0          1          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          1          0          i_bit_field_value[1]      
0          1          0          i_bit_field_value[0]      

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered signal bits: 235 of 318
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 11 of 318
Number of signal bits partially toggled(fall): 0 of 318

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          1          0          o_register_read_data[1]   
0          1          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          1          0          o_register_value[1]       
0          1          0          o_register_value[0]       
0          0          0          i_additional_match        
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          1          0          i_bit_field_read_data[1]  
0          1          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          1          0          i_bit_field_value[1]      
0          1          0          i_bit_field_value[0]      
0          0          0          w_backdoor_valid          
0          0          0          w_pending_valid           
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          1          0          w_read_data[1]            
0          1          0          w_read_data[0]            

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered signal bits: 11 of 16
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 16
Number of signal bits partially toggled(fall): 0 of 16

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_address[9]              
0          0          0          i_address[8]              
0          0          0          i_address[7]              
0          0          0          i_address[6]              
0          0          0          i_address[5]              
0          0          0          i_address[4]              
0          0          0          i_address[1]              
0          0          0          i_address[0]              
0          0          0          i_access[1]               
0          0          0          i_additional_match        
0          0          0          w_access_match            

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.u_register.u_register_common.u_read_data_mux
Type name: rggen_mux
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered signal bits: 64 of 65
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 4 of 65
Number of signal bits partially toggled(fall): 0 of 65

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_data[31]                
0          0          0          i_data[30]                
0          0          0          i_data[29]                
0          0          0          i_data[28]                
0          0          0          i_data[27]                
0          0          0          i_data[26]                
0          0          0          i_data[25]                
0          0          0          i_data[24]                
0          0          0          i_data[23]                
0          0          0          i_data[22]                
0          0          0          i_data[21]                
0          0          0          i_data[20]                
0          0          0          i_data[19]                
0          0          0          i_data[18]                
0          0          0          i_data[17]                
0          0          0          i_data[16]                
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          1          0          i_data[1]                 
0          1          0          i_data[0]                 
0          0          0          o_data[31]                
0          0          0          o_data[30]                
0          0          0          o_data[29]                
0          0          0          o_data[28]                
0          0          0          o_data[27]                
0          0          0          o_data[26]                
0          0          0          o_data[25]                
0          0          0          o_data[24]                
0          0          0          o_data[23]                
0          0          0          o_data[22]                
0          0          0          o_data[21]                
0          0          0          o_data[20]                
0          0          0          o_data[19]                
0          0          0          o_data[18]                
0          0          0          o_data[17]                
0          0          0          o_data[16]                
0          0          0          o_data[15]                
0          0          0          o_data[14]                
0          0          0          o_data[13]                
0          0          0          o_data[12]                
0          0          0          o_data[11]                
0          0          0          o_data[10]                
0          0          0          o_data[9]                 
0          0          0          o_data[8]                 
0          0          0          o_data[7]                 
0          0          0          o_data[6]                 
0          0          0          o_data[5]                 
0          0          0          o_data[4]                 
0          0          0          o_data[3]                 
0          0          0          o_data[2]                 
0          1          0          o_data[1]                 
0          1          0          o_data[0]                 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_STAUS_REG.g_ECC_STATUS.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered signal bits: 361 of 430
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 13 of 430
Number of signal bits partially toggled(fall): 0 of 430

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_sw_write_enable         
0          0          0          i_sw_write_data[31]       
0          0          0          i_sw_write_data[30]       
0          0          0          i_sw_write_data[29]       
0          0          0          i_sw_write_data[28]       
0          0          0          i_sw_write_data[27]       
0          0          0          i_sw_write_data[26]       
0          0          0          i_sw_write_data[25]       
0          0          0          i_sw_write_data[24]       
0          0          0          i_sw_write_data[23]       
0          0          0          i_sw_write_data[22]       
0          0          0          i_sw_write_data[21]       
0          0          0          i_sw_write_data[20]       
0          0          0          i_sw_write_data[19]       
0          0          0          i_sw_write_data[18]       
0          0          0          i_sw_write_data[17]       
0          0          0          i_sw_write_data[16]       
0          0          0          i_sw_write_data[15]       
0          0          0          i_sw_write_data[14]       
0          0          0          i_sw_write_data[13]       
0          0          0          i_sw_write_data[12]       
0          0          0          i_sw_write_data[11]       
0          0          0          i_sw_write_data[10]       
0          0          0          i_sw_write_data[9]        
0          0          0          i_sw_write_data[8]        
0          0          0          i_sw_write_data[7]        
0          0          0          i_sw_write_data[6]        
0          0          0          i_sw_write_data[5]        
0          0          0          i_sw_write_data[4]        
0          0          0          i_sw_write_data[3]        
0          0          0          i_sw_write_data[2]        
0          0          0          o_sw_read_data[31]        
0          0          0          o_sw_read_data[30]        
0          0          0          o_sw_read_data[29]        
0          0          0          o_sw_read_data[28]        
0          0          0          o_sw_read_data[27]        
0          0          0          o_sw_read_data[26]        
0          0          0          o_sw_read_data[25]        
0          0          0          o_sw_read_data[24]        
0          0          0          o_sw_read_data[23]        
0          0          0          o_sw_read_data[22]        
0          0          0          o_sw_read_data[21]        
0          0          0          o_sw_read_data[20]        
0          0          0          o_sw_read_data[19]        
0          0          0          o_sw_read_data[18]        
0          0          0          o_sw_read_data[17]        
0          0          0          o_sw_read_data[16]        
0          0          0          o_sw_read_data[15]        
0          0          0          o_sw_read_data[14]        
0          0          0          o_sw_read_data[13]        
0          0          0          o_sw_read_data[12]        
0          0          0          o_sw_read_data[11]        
0          0          0          o_sw_read_data[10]        
0          0          0          o_sw_read_data[9]         
0          0          0          o_sw_read_data[8]         
0          0          0          o_sw_read_data[7]         
0          0          0          o_sw_read_data[6]         
0          0          0          o_sw_read_data[5]         
0          0          0          o_sw_read_data[4]         
0          0          0          o_sw_read_data[3]         
0          0          0          o_sw_read_data[2]         
0          1          0          o_sw_read_data[1]         
0          1          0          o_sw_read_data[0]         
0          0          0          o_sw_value[31]            
0          0          0          o_sw_value[30]            
0          0          0          o_sw_value[29]            
0          0          0          o_sw_value[28]            
0          0          0          o_sw_value[27]            
0          0          0          o_sw_value[26]            
0          0          0          o_sw_value[25]            
0          0          0          o_sw_value[24]            
0          0          0          o_sw_value[23]            
0          0          0          o_sw_value[22]            
0          0          0          o_sw_value[21]            
0          0          0          o_sw_value[20]            
0          0          0          o_sw_value[19]            
0          0          0          o_sw_value[18]            
0          0          0          o_sw_value[17]            
0          0          0          o_sw_value[16]            
0          0          0          o_sw_value[15]            
0          0          0          o_sw_value[14]            
0          0          0          o_sw_value[13]            
0          0          0          o_sw_value[12]            
0          0          0          o_sw_value[11]            
0          0          0          o_sw_value[10]            
0          0          0          o_sw_value[9]             
0          0          0          o_sw_value[8]             
0          0          0          o_sw_value[7]             
0          0          0          o_sw_value[6]             
0          0          0          o_sw_value[5]             
0          0          0          o_sw_value[4]             
0          0          0          o_sw_value[3]             
0          0          0          o_sw_value[2]             
0          1          0          o_sw_value[1]             
0          1          0          o_sw_value[0]             
0          0          0          o_write_trigger           
0          0          0          o_read_trigger            
0          0          0          i_hw_write_enable         
0          0          0          i_hw_write_data[31]       
0          0          0          i_hw_write_data[30]       
0          0          0          i_hw_write_data[29]       
0          0          0          i_hw_write_data[28]       
0          0          0          i_hw_write_data[27]       
0          0          0          i_hw_write_data[26]       
0          0          0          i_hw_write_data[25]       
0          0          0          i_hw_write_data[24]       
0          0          0          i_hw_write_data[23]       
0          0          0          i_hw_write_data[22]       
0          0          0          i_hw_write_data[21]       
0          0          0          i_hw_write_data[20]       
0          0          0          i_hw_write_data[19]       
0          0          0          i_hw_write_data[18]       
0          0          0          i_hw_write_data[17]       
0          0          0          i_hw_write_data[16]       
0          0          0          i_hw_write_data[15]       
0          0          0          i_hw_write_data[14]       
0          0          0          i_hw_write_data[13]       
0          0          0          i_hw_write_data[12]       
0          0          0          i_hw_write_data[11]       
0          0          0          i_hw_write_data[10]       
0          0          0          i_hw_write_data[9]        
0          0          0          i_hw_write_data[8]        
0          0          0          i_hw_write_data[7]        
0          0          0          i_hw_write_data[6]        
0          0          0          i_hw_write_data[5]        
0          0          0          i_hw_write_data[4]        
0          0          0          i_hw_write_data[3]        
0          0          0          i_hw_write_data[2]        
0          0          0          i_hw_write_data[1]        
0          0          0          i_hw_write_data[0]        
0          0          0          i_hw_set[31]              
0          0          0          i_hw_set[30]              
0          0          0          i_hw_set[29]              
0          0          0          i_hw_set[28]              
0          0          0          i_hw_set[27]              
0          0          0          i_hw_set[26]              
0          0          0          i_hw_set[25]              
0          0          0          i_hw_set[24]              
0          0          0          i_hw_set[23]              
0          0          0          i_hw_set[22]              
0          0          0          i_hw_set[21]              
0          0          0          i_hw_set[20]              
0          0          0          i_hw_set[19]              
0          0          0          i_hw_set[18]              
0          0          0          i_hw_set[17]              
0          0          0          i_hw_set[16]              
0          0          0          i_hw_set[15]              
0          0          0          i_hw_set[14]              
0          0          0          i_hw_set[13]              
0          0          0          i_hw_set[12]              
0          0          0          i_hw_set[11]              
0          0          0          i_hw_set[10]              
0          0          0          i_hw_set[9]               
0          0          0          i_hw_set[8]               
0          0          0          i_hw_set[7]               
0          0          0          i_hw_set[6]               
0          0          0          i_hw_set[5]               
0          0          0          i_hw_set[4]               
0          0          0          i_hw_set[3]               
0          0          0          i_hw_set[2]               
0          0          0          i_hw_set[1]               
0          0          0          i_hw_set[0]               
0          0          0          i_hw_clear                
0          0          0          i_value[31]               
0          0          0          i_value[30]               
0          0          0          i_value[29]               
0          0          0          i_value[28]               
0          0          0          i_value[27]               
0          0          0          i_value[26]               
0          0          0          i_value[25]               
0          0          0          i_value[24]               
0          0          0          i_value[23]               
0          0          0          i_value[22]               
0          0          0          i_value[21]               
0          0          0          i_value[20]               
0          0          0          i_value[19]               
0          0          0          i_value[18]               
0          0          0          i_value[17]               
0          0          0          i_value[16]               
0          0          0          i_value[15]               
0          0          0          i_value[14]               
0          0          0          i_value[13]               
0          0          0          i_value[12]               
0          0          0          i_value[11]               
0          0          0          i_value[10]               
0          0          0          i_value[9]                
0          0          0          i_value[8]                
0          0          0          i_value[7]                
0          0          0          i_value[6]                
0          0          0          i_value[5]                
0          0          0          i_value[4]                
0          0          0          i_value[3]                
0          0          0          i_value[2]                
0          0          0          i_value[1]                
0          0          0          i_value[0]                
0          0          0          i_mask[31]                
0          0          0          i_mask[30]                
0          0          0          i_mask[29]                
0          0          0          i_mask[28]                
0          0          0          i_mask[27]                
0          0          0          i_mask[26]                
0          0          0          i_mask[25]                
0          0          0          i_mask[24]                
0          0          0          i_mask[23]                
0          0          0          i_mask[22]                
0          0          0          i_mask[21]                
0          0          0          i_mask[20]                
0          0          0          i_mask[19]                
0          0          0          i_mask[18]                
0          0          0          i_mask[17]                
0          0          0          i_mask[16]                
0          0          0          i_mask[15]                
0          0          0          i_mask[14]                
0          0          0          i_mask[13]                
0          0          0          i_mask[12]                
0          0          0          i_mask[11]                
0          0          0          i_mask[10]                
0          0          0          i_mask[9]                 
0          0          0          i_mask[8]                 
0          0          0          i_mask[7]                 
0          0          0          i_mask[6]                 
0          0          0          i_mask[5]                 
0          0          0          i_mask[4]                 
0          0          0          i_mask[3]                 
0          0          0          i_mask[2]                 
0          0          0          i_mask[1]                 
0          0          0          i_mask[0]                 
0          0          0          o_value[31]               
0          0          0          o_value[30]               
0          0          0          o_value[29]               
0          0          0          o_value[28]               
0          0          0          o_value[27]               
0          0          0          o_value[26]               
0          0          0          o_value[25]               
0          0          0          o_value[24]               
0          0          0          o_value[23]               
0          0          0          o_value[22]               
0          0          0          o_value[21]               
0          0          0          o_value[20]               
0          0          0          o_value[19]               
0          0          0          o_value[18]               
0          0          0          o_value[17]               
0          0          0          o_value[16]               
0          0          0          o_value[15]               
0          0          0          o_value[14]               
0          0          0          o_value[13]               
0          0          0          o_value[12]               
0          0          0          o_value[11]               
0          0          0          o_value[10]               
0          0          0          o_value[9]                
0          0          0          o_value[8]                
0          0          0          o_value[7]                
0          0          0          o_value[6]                
0          0          0          o_value[5]                
0          0          0          o_value[4]                
0          0          0          o_value[3]                
0          0          0          o_value[2]                
0          1          0          o_value[1]                
0          1          0          o_value[0]                
0          0          0          o_value_unmasked[31]      
0          0          0          o_value_unmasked[30]      
0          0          0          o_value_unmasked[29]      
0          0          0          o_value_unmasked[28]      
0          0          0          o_value_unmasked[27]      
0          0          0          o_value_unmasked[26]      
0          0          0          o_value_unmasked[25]      
0          0          0          o_value_unmasked[24]      
0          0          0          o_value_unmasked[23]      
0          0          0          o_value_unmasked[22]      
0          0          0          o_value_unmasked[21]      
0          0          0          o_value_unmasked[20]      
0          0          0          o_value_unmasked[19]      
0          0          0          o_value_unmasked[18]      
0          0          0          o_value_unmasked[17]      
0          0          0          o_value_unmasked[16]      
0          0          0          o_value_unmasked[15]      
0          0          0          o_value_unmasked[14]      
0          0          0          o_value_unmasked[13]      
0          0          0          o_value_unmasked[12]      
0          0          0          o_value_unmasked[11]      
0          0          0          o_value_unmasked[10]      
0          0          0          o_value_unmasked[9]       
0          0          0          o_value_unmasked[8]       
0          0          0          o_value_unmasked[7]       
0          0          0          o_value_unmasked[6]       
0          0          0          o_value_unmasked[5]       
0          0          0          o_value_unmasked[4]       
0          0          0          o_value_unmasked[3]       
0          0          0          o_value_unmasked[2]       
0          1          0          o_value_unmasked[1]       
0          1          0          o_value_unmasked[0]       
0          0          0          w_sw_update[0]            
0          0          0          w_sw_write_done           
0          0          0          w_hw_update               
0          0          0          w_trigger[1]              
0          0          0          w_trigger[0]              
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          1          0          w_read_data[1]            
0          1          0          w_read_data[0]            
0          0          0          w_value[31]               
0          0          0          w_value[30]               
0          0          0          w_value[29]               
0          0          0          w_value[28]               
0          0          0          w_value[27]               
0          0          0          w_value[26]               
0          0          0          w_value[25]               
0          0          0          w_value[24]               
0          0          0          w_value[23]               
0          0          0          w_value[22]               
0          0          0          w_value[21]               
0          0          0          w_value[20]               
0          0          0          w_value[19]               
0          0          0          w_value[18]               
0          0          0          w_value[17]               
0          0          0          w_value[16]               
0          0          0          w_value[15]               
0          0          0          w_value[14]               
0          0          0          w_value[13]               
0          0          0          w_value[12]               
0          0          0          w_value[11]               
0          0          0          w_value[10]               
0          0          0          w_value[9]                
0          0          0          w_value[8]                
0          0          0          w_value[7]                
0          0          0          w_value[6]                
0          0          0          w_value[5]                
0          0          0          w_value[4]                
0          0          0          w_value[3]                
0          0          0          w_value[2]                
0          1          0          w_value[1]                
0          1          0          w_value[0]                

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_EN_IRQ_REG.u_register
Type name: rggen_default_register
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_default_register.v
Number of uncovered signal bits: 200 of 280
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 5 of 280
Number of signal bits partially toggled(fall): 0 of 280

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          1          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          1          0          o_register_value[0]       
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          1          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          1          0          i_bit_field_value[0]      

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_EN_IRQ_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered signal bits: 235 of 318
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 6 of 318
Number of signal bits partially toggled(fall): 0 of 318

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          1          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          1          0          o_register_value[0]       
0          0          0          i_additional_match        
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          1          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          1          0          i_bit_field_value[0]      
0          0          0          w_backdoor_valid          
0          0          0          w_pending_valid           
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          1          0          w_read_data[0]            

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_EN_IRQ_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered signal bits: 11 of 16
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 16
Number of signal bits partially toggled(fall): 0 of 16

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_address[9]              
0          0          0          i_address[8]              
0          0          0          i_address[7]              
0          0          0          i_address[6]              
0          0          0          i_address[5]              
0          0          0          i_address[4]              
0          0          0          i_address[1]              
0          0          0          i_address[0]              
0          0          0          i_access[1]               
0          0          0          i_additional_match        
0          0          0          w_access_match            

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_EN_IRQ_REG.u_register.u_register_common.u_read_data_mux
Type name: rggen_mux
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered signal bits: 64 of 65
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 2 of 65
Number of signal bits partially toggled(fall): 0 of 65

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_data[31]                
0          0          0          i_data[30]                
0          0          0          i_data[29]                
0          0          0          i_data[28]                
0          0          0          i_data[27]                
0          0          0          i_data[26]                
0          0          0          i_data[25]                
0          0          0          i_data[24]                
0          0          0          i_data[23]                
0          0          0          i_data[22]                
0          0          0          i_data[21]                
0          0          0          i_data[20]                
0          0          0          i_data[19]                
0          0          0          i_data[18]                
0          0          0          i_data[17]                
0          0          0          i_data[16]                
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          0          0          i_data[1]                 
0          1          0          i_data[0]                 
0          0          0          o_data[31]                
0          0          0          o_data[30]                
0          0          0          o_data[29]                
0          0          0          o_data[28]                
0          0          0          o_data[27]                
0          0          0          o_data[26]                
0          0          0          o_data[25]                
0          0          0          o_data[24]                
0          0          0          o_data[23]                
0          0          0          o_data[22]                
0          0          0          o_data[21]                
0          0          0          o_data[20]                
0          0          0          o_data[19]                
0          0          0          o_data[18]                
0          0          0          o_data[17]                
0          0          0          o_data[16]                
0          0          0          o_data[15]                
0          0          0          o_data[14]                
0          0          0          o_data[13]                
0          0          0          o_data[12]                
0          0          0          o_data[11]                
0          0          0          o_data[10]                
0          0          0          o_data[9]                 
0          0          0          o_data[8]                 
0          0          0          o_data[7]                 
0          0          0          o_data[6]                 
0          0          0          o_data[5]                 
0          0          0          o_data[4]                 
0          0          0          o_data[3]                 
0          0          0          o_data[2]                 
0          0          0          o_data[1]                 
0          1          0          o_data[0]                 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_EN_IRQ_REG.g_ECC_EN_IRQ_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered signal bits: 392 of 461
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 7 of 461
Number of signal bits partially toggled(fall): 0 of 461

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_sw_write_enable         
0          0          0          i_sw_write_data[31]       
0          0          0          i_sw_write_data[30]       
0          0          0          i_sw_write_data[29]       
0          0          0          i_sw_write_data[28]       
0          0          0          i_sw_write_data[27]       
0          0          0          i_sw_write_data[26]       
0          0          0          i_sw_write_data[25]       
0          0          0          i_sw_write_data[24]       
0          0          0          i_sw_write_data[23]       
0          0          0          i_sw_write_data[22]       
0          0          0          i_sw_write_data[21]       
0          0          0          i_sw_write_data[20]       
0          0          0          i_sw_write_data[19]       
0          0          0          i_sw_write_data[18]       
0          0          0          i_sw_write_data[17]       
0          0          0          i_sw_write_data[16]       
0          0          0          i_sw_write_data[15]       
0          0          0          i_sw_write_data[14]       
0          0          0          i_sw_write_data[13]       
0          0          0          i_sw_write_data[12]       
0          0          0          i_sw_write_data[11]       
0          0          0          i_sw_write_data[10]       
0          0          0          i_sw_write_data[9]        
0          0          0          i_sw_write_data[8]        
0          0          0          i_sw_write_data[7]        
0          0          0          i_sw_write_data[6]        
0          0          0          i_sw_write_data[5]        
0          0          0          i_sw_write_data[4]        
0          0          0          i_sw_write_data[3]        
0          0          0          i_sw_write_data[2]        
0          0          0          o_sw_read_data[31]        
0          0          0          o_sw_read_data[30]        
0          0          0          o_sw_read_data[29]        
0          0          0          o_sw_read_data[28]        
0          0          0          o_sw_read_data[27]        
0          0          0          o_sw_read_data[26]        
0          0          0          o_sw_read_data[25]        
0          0          0          o_sw_read_data[24]        
0          0          0          o_sw_read_data[23]        
0          0          0          o_sw_read_data[22]        
0          0          0          o_sw_read_data[21]        
0          0          0          o_sw_read_data[20]        
0          0          0          o_sw_read_data[19]        
0          0          0          o_sw_read_data[18]        
0          0          0          o_sw_read_data[17]        
0          0          0          o_sw_read_data[16]        
0          0          0          o_sw_read_data[15]        
0          0          0          o_sw_read_data[14]        
0          0          0          o_sw_read_data[13]        
0          0          0          o_sw_read_data[12]        
0          0          0          o_sw_read_data[11]        
0          0          0          o_sw_read_data[10]        
0          0          0          o_sw_read_data[9]         
0          0          0          o_sw_read_data[8]         
0          0          0          o_sw_read_data[7]         
0          0          0          o_sw_read_data[6]         
0          0          0          o_sw_read_data[5]         
0          0          0          o_sw_read_data[4]         
0          0          0          o_sw_read_data[3]         
0          0          0          o_sw_read_data[2]         
0          0          0          o_sw_read_data[1]         
0          1          0          o_sw_read_data[0]         
0          0          0          o_sw_value[31]            
0          0          0          o_sw_value[30]            
0          0          0          o_sw_value[29]            
0          0          0          o_sw_value[28]            
0          0          0          o_sw_value[27]            
0          0          0          o_sw_value[26]            
0          0          0          o_sw_value[25]            
0          0          0          o_sw_value[24]            
0          0          0          o_sw_value[23]            
0          0          0          o_sw_value[22]            
0          0          0          o_sw_value[21]            
0          0          0          o_sw_value[20]            
0          0          0          o_sw_value[19]            
0          0          0          o_sw_value[18]            
0          0          0          o_sw_value[17]            
0          0          0          o_sw_value[16]            
0          0          0          o_sw_value[15]            
0          0          0          o_sw_value[14]            
0          0          0          o_sw_value[13]            
0          0          0          o_sw_value[12]            
0          0          0          o_sw_value[11]            
0          0          0          o_sw_value[10]            
0          0          0          o_sw_value[9]             
0          0          0          o_sw_value[8]             
0          0          0          o_sw_value[7]             
0          0          0          o_sw_value[6]             
0          0          0          o_sw_value[5]             
0          0          0          o_sw_value[4]             
0          0          0          o_sw_value[3]             
0          0          0          o_sw_value[2]             
0          0          0          o_sw_value[1]             
0          1          0          o_sw_value[0]             
0          0          0          o_write_trigger           
0          0          0          o_read_trigger            
0          0          0          i_hw_write_enable         
0          0          0          i_hw_write_data[31]       
0          0          0          i_hw_write_data[30]       
0          0          0          i_hw_write_data[29]       
0          0          0          i_hw_write_data[28]       
0          0          0          i_hw_write_data[27]       
0          0          0          i_hw_write_data[26]       
0          0          0          i_hw_write_data[25]       
0          0          0          i_hw_write_data[24]       
0          0          0          i_hw_write_data[23]       
0          0          0          i_hw_write_data[22]       
0          0          0          i_hw_write_data[21]       
0          0          0          i_hw_write_data[20]       
0          0          0          i_hw_write_data[19]       
0          0          0          i_hw_write_data[18]       
0          0          0          i_hw_write_data[17]       
0          0          0          i_hw_write_data[16]       
0          0          0          i_hw_write_data[15]       
0          0          0          i_hw_write_data[14]       
0          0          0          i_hw_write_data[13]       
0          0          0          i_hw_write_data[12]       
0          0          0          i_hw_write_data[11]       
0          0          0          i_hw_write_data[10]       
0          0          0          i_hw_write_data[9]        
0          0          0          i_hw_write_data[8]        
0          0          0          i_hw_write_data[7]        
0          0          0          i_hw_write_data[6]        
0          0          0          i_hw_write_data[5]        
0          0          0          i_hw_write_data[4]        
0          0          0          i_hw_write_data[3]        
0          0          0          i_hw_write_data[2]        
0          0          0          i_hw_write_data[1]        
0          0          0          i_hw_write_data[0]        
0          0          0          i_hw_set[31]              
0          0          0          i_hw_set[30]              
0          0          0          i_hw_set[29]              
0          0          0          i_hw_set[28]              
0          0          0          i_hw_set[27]              
0          0          0          i_hw_set[26]              
0          0          0          i_hw_set[25]              
0          0          0          i_hw_set[24]              
0          0          0          i_hw_set[23]              
0          0          0          i_hw_set[22]              
0          0          0          i_hw_set[21]              
0          0          0          i_hw_set[20]              
0          0          0          i_hw_set[19]              
0          0          0          i_hw_set[18]              
0          0          0          i_hw_set[17]              
0          0          0          i_hw_set[16]              
0          0          0          i_hw_set[15]              
0          0          0          i_hw_set[14]              
0          0          0          i_hw_set[13]              
0          0          0          i_hw_set[12]              
0          0          0          i_hw_set[11]              
0          0          0          i_hw_set[10]              
0          0          0          i_hw_set[9]               
0          0          0          i_hw_set[8]               
0          0          0          i_hw_set[7]               
0          0          0          i_hw_set[6]               
0          0          0          i_hw_set[5]               
0          0          0          i_hw_set[4]               
0          0          0          i_hw_set[3]               
0          0          0          i_hw_set[2]               
0          0          0          i_hw_set[1]               
0          0          0          i_hw_set[0]               
0          0          0          i_hw_clear[31]            
0          0          0          i_hw_clear[30]            
0          0          0          i_hw_clear[29]            
0          0          0          i_hw_clear[28]            
0          0          0          i_hw_clear[27]            
0          0          0          i_hw_clear[26]            
0          0          0          i_hw_clear[25]            
0          0          0          i_hw_clear[24]            
0          0          0          i_hw_clear[23]            
0          0          0          i_hw_clear[22]            
0          0          0          i_hw_clear[21]            
0          0          0          i_hw_clear[20]            
0          0          0          i_hw_clear[19]            
0          0          0          i_hw_clear[18]            
0          0          0          i_hw_clear[17]            
0          0          0          i_hw_clear[16]            
0          0          0          i_hw_clear[15]            
0          0          0          i_hw_clear[14]            
0          0          0          i_hw_clear[13]            
0          0          0          i_hw_clear[12]            
0          0          0          i_hw_clear[11]            
0          0          0          i_hw_clear[10]            
0          0          0          i_hw_clear[9]             
0          0          0          i_hw_clear[8]             
0          0          0          i_hw_clear[7]             
0          0          0          i_hw_clear[6]             
0          0          0          i_hw_clear[5]             
0          0          0          i_hw_clear[4]             
0          0          0          i_hw_clear[3]             
0          0          0          i_hw_clear[2]             
0          0          0          i_hw_clear[1]             
0          0          0          i_hw_clear[0]             
0          0          0          i_value[31]               
0          0          0          i_value[30]               
0          0          0          i_value[29]               
0          0          0          i_value[28]               
0          0          0          i_value[27]               
0          0          0          i_value[26]               
0          0          0          i_value[25]               
0          0          0          i_value[24]               
0          0          0          i_value[23]               
0          0          0          i_value[22]               
0          0          0          i_value[21]               
0          0          0          i_value[20]               
0          0          0          i_value[19]               
0          0          0          i_value[18]               
0          0          0          i_value[17]               
0          0          0          i_value[16]               
0          0          0          i_value[15]               
0          0          0          i_value[14]               
0          0          0          i_value[13]               
0          0          0          i_value[12]               
0          0          0          i_value[11]               
0          0          0          i_value[10]               
0          0          0          i_value[9]                
0          0          0          i_value[8]                
0          0          0          i_value[7]                
0          0          0          i_value[6]                
0          0          0          i_value[5]                
0          0          0          i_value[4]                
0          0          0          i_value[3]                
0          0          0          i_value[2]                
0          0          0          i_value[1]                
0          0          0          i_value[0]                
0          0          0          i_mask[31]                
0          0          0          i_mask[30]                
0          0          0          i_mask[29]                
0          0          0          i_mask[28]                
0          0          0          i_mask[27]                
0          0          0          i_mask[26]                
0          0          0          i_mask[25]                
0          0          0          i_mask[24]                
0          0          0          i_mask[23]                
0          0          0          i_mask[22]                
0          0          0          i_mask[21]                
0          0          0          i_mask[20]                
0          0          0          i_mask[19]                
0          0          0          i_mask[18]                
0          0          0          i_mask[17]                
0          0          0          i_mask[16]                
0          0          0          i_mask[15]                
0          0          0          i_mask[14]                
0          0          0          i_mask[13]                
0          0          0          i_mask[12]                
0          0          0          i_mask[11]                
0          0          0          i_mask[10]                
0          0          0          i_mask[9]                 
0          0          0          i_mask[8]                 
0          0          0          i_mask[7]                 
0          0          0          i_mask[6]                 
0          0          0          i_mask[5]                 
0          0          0          i_mask[4]                 
0          0          0          i_mask[3]                 
0          0          0          i_mask[2]                 
0          0          0          i_mask[1]                 
0          0          0          i_mask[0]                 
0          0          0          o_value[31]               
0          0          0          o_value[30]               
0          0          0          o_value[29]               
0          0          0          o_value[28]               
0          0          0          o_value[27]               
0          0          0          o_value[26]               
0          0          0          o_value[25]               
0          0          0          o_value[24]               
0          0          0          o_value[23]               
0          0          0          o_value[22]               
0          0          0          o_value[21]               
0          0          0          o_value[20]               
0          0          0          o_value[19]               
0          0          0          o_value[18]               
0          0          0          o_value[17]               
0          0          0          o_value[16]               
0          0          0          o_value[15]               
0          0          0          o_value[14]               
0          0          0          o_value[13]               
0          0          0          o_value[12]               
0          0          0          o_value[11]               
0          0          0          o_value[10]               
0          0          0          o_value[9]                
0          0          0          o_value[8]                
0          0          0          o_value[7]                
0          0          0          o_value[6]                
0          0          0          o_value[5]                
0          0          0          o_value[4]                
0          0          0          o_value[3]                
0          0          0          o_value[2]                
0          0          0          o_value[1]                
0          1          0          o_value[0]                
0          0          0          o_value_unmasked[31]      
0          0          0          o_value_unmasked[30]      
0          0          0          o_value_unmasked[29]      
0          0          0          o_value_unmasked[28]      
0          0          0          o_value_unmasked[27]      
0          0          0          o_value_unmasked[26]      
0          0          0          o_value_unmasked[25]      
0          0          0          o_value_unmasked[24]      
0          0          0          o_value_unmasked[23]      
0          0          0          o_value_unmasked[22]      
0          0          0          o_value_unmasked[21]      
0          0          0          o_value_unmasked[20]      
0          0          0          o_value_unmasked[19]      
0          0          0          o_value_unmasked[18]      
0          0          0          o_value_unmasked[17]      
0          0          0          o_value_unmasked[16]      
0          0          0          o_value_unmasked[15]      
0          0          0          o_value_unmasked[14]      
0          0          0          o_value_unmasked[13]      
0          0          0          o_value_unmasked[12]      
0          0          0          o_value_unmasked[11]      
0          0          0          o_value_unmasked[10]      
0          0          0          o_value_unmasked[9]       
0          0          0          o_value_unmasked[8]       
0          0          0          o_value_unmasked[7]       
0          0          0          o_value_unmasked[6]       
0          0          0          o_value_unmasked[5]       
0          0          0          o_value_unmasked[4]       
0          0          0          o_value_unmasked[3]       
0          0          0          o_value_unmasked[2]       
0          0          0          o_value_unmasked[1]       
0          1          0          o_value_unmasked[0]       
0          0          0          w_sw_update[0]            
0          0          0          w_sw_write_done           
0          0          0          w_hw_update               
0          0          0          w_trigger[1]              
0          0          0          w_trigger[0]              
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          1          0          w_read_data[0]            
0          0          0          w_value[31]               
0          0          0          w_value[30]               
0          0          0          w_value[29]               
0          0          0          w_value[28]               
0          0          0          w_value[27]               
0          0          0          w_value[26]               
0          0          0          w_value[25]               
0          0          0          w_value[24]               
0          0          0          w_value[23]               
0          0          0          w_value[22]               
0          0          0          w_value[21]               
0          0          0          w_value[20]               
0          0          0          w_value[19]               
0          0          0          w_value[18]               
0          0          0          w_value[17]               
0          0          0          w_value[16]               
0          0          0          w_value[15]               
0          0          0          w_value[14]               
0          0          0          w_value[13]               
0          0          0          w_value[12]               
0          0          0          w_value[11]               
0          0          0          w_value[10]               
0          0          0          w_value[9]                
0          0          0          w_value[8]                
0          0          0          w_value[7]                
0          0          0          w_value[6]                
0          0          0          w_value[5]                
0          0          0          w_value[4]                
0          0          0          w_value[3]                
0          0          0          w_value[2]                
0          0          0          w_value[1]                
0          1          0          w_value[0]                

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_ONOFF_REG.u_register
Type name: rggen_default_register
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_default_register.v
Number of uncovered signal bits: 200 of 280
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 5 of 280
Number of signal bits partially toggled(fall): 0 of 280

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          1          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          1          0          o_register_value[0]       
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          1          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          1          0          i_bit_field_value[0]      

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_ONOFF_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered signal bits: 235 of 318
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 6 of 318
Number of signal bits partially toggled(fall): 0 of 318

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          1          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          1          0          o_register_value[0]       
0          0          0          i_additional_match        
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          1          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          1          0          i_bit_field_value[0]      
0          0          0          w_backdoor_valid          
0          0          0          w_pending_valid           
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          1          0          w_read_data[0]            

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_ONOFF_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered signal bits: 11 of 16
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 16
Number of signal bits partially toggled(fall): 0 of 16

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_address[9]              
0          0          0          i_address[8]              
0          0          0          i_address[7]              
0          0          0          i_address[6]              
0          0          0          i_address[5]              
0          0          0          i_address[4]              
0          0          0          i_address[1]              
0          0          0          i_address[0]              
0          0          0          i_access[1]               
0          0          0          i_additional_match        
0          0          0          w_access_match            

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_ONOFF_REG.u_register.u_register_common.u_read_data_mux
Type name: rggen_mux
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered signal bits: 64 of 65
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 2 of 65
Number of signal bits partially toggled(fall): 0 of 65

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_data[31]                
0          0          0          i_data[30]                
0          0          0          i_data[29]                
0          0          0          i_data[28]                
0          0          0          i_data[27]                
0          0          0          i_data[26]                
0          0          0          i_data[25]                
0          0          0          i_data[24]                
0          0          0          i_data[23]                
0          0          0          i_data[22]                
0          0          0          i_data[21]                
0          0          0          i_data[20]                
0          0          0          i_data[19]                
0          0          0          i_data[18]                
0          0          0          i_data[17]                
0          0          0          i_data[16]                
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          0          0          i_data[1]                 
0          1          0          i_data[0]                 
0          0          0          o_data[31]                
0          0          0          o_data[30]                
0          0          0          o_data[29]                
0          0          0          o_data[28]                
0          0          0          o_data[27]                
0          0          0          o_data[26]                
0          0          0          o_data[25]                
0          0          0          o_data[24]                
0          0          0          o_data[23]                
0          0          0          o_data[22]                
0          0          0          o_data[21]                
0          0          0          o_data[20]                
0          0          0          o_data[19]                
0          0          0          o_data[18]                
0          0          0          o_data[17]                
0          0          0          o_data[16]                
0          0          0          o_data[15]                
0          0          0          o_data[14]                
0          0          0          o_data[13]                
0          0          0          o_data[12]                
0          0          0          o_data[11]                
0          0          0          o_data[10]                
0          0          0          o_data[9]                 
0          0          0          o_data[8]                 
0          0          0          o_data[7]                 
0          0          0          o_data[6]                 
0          0          0          o_data[5]                 
0          0          0          o_data[4]                 
0          0          0          o_data[3]                 
0          0          0          o_data[2]                 
0          0          0          o_data[1]                 
0          1          0          o_data[0]                 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_ECC_ONOFF_REG.g_ECC_ONOFF_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered signal bits: 392 of 461
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 7 of 461
Number of signal bits partially toggled(fall): 0 of 461

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_sw_write_enable         
0          0          0          i_sw_write_data[31]       
0          0          0          i_sw_write_data[30]       
0          0          0          i_sw_write_data[29]       
0          0          0          i_sw_write_data[28]       
0          0          0          i_sw_write_data[27]       
0          0          0          i_sw_write_data[26]       
0          0          0          i_sw_write_data[25]       
0          0          0          i_sw_write_data[24]       
0          0          0          i_sw_write_data[23]       
0          0          0          i_sw_write_data[22]       
0          0          0          i_sw_write_data[21]       
0          0          0          i_sw_write_data[20]       
0          0          0          i_sw_write_data[19]       
0          0          0          i_sw_write_data[18]       
0          0          0          i_sw_write_data[17]       
0          0          0          i_sw_write_data[16]       
0          0          0          i_sw_write_data[15]       
0          0          0          i_sw_write_data[14]       
0          0          0          i_sw_write_data[13]       
0          0          0          i_sw_write_data[12]       
0          0          0          i_sw_write_data[11]       
0          0          0          i_sw_write_data[10]       
0          0          0          i_sw_write_data[9]        
0          0          0          i_sw_write_data[8]        
0          0          0          i_sw_write_data[7]        
0          0          0          i_sw_write_data[6]        
0          0          0          i_sw_write_data[5]        
0          0          0          i_sw_write_data[4]        
0          0          0          i_sw_write_data[3]        
0          0          0          i_sw_write_data[2]        
0          0          0          o_sw_read_data[31]        
0          0          0          o_sw_read_data[30]        
0          0          0          o_sw_read_data[29]        
0          0          0          o_sw_read_data[28]        
0          0          0          o_sw_read_data[27]        
0          0          0          o_sw_read_data[26]        
0          0          0          o_sw_read_data[25]        
0          0          0          o_sw_read_data[24]        
0          0          0          o_sw_read_data[23]        
0          0          0          o_sw_read_data[22]        
0          0          0          o_sw_read_data[21]        
0          0          0          o_sw_read_data[20]        
0          0          0          o_sw_read_data[19]        
0          0          0          o_sw_read_data[18]        
0          0          0          o_sw_read_data[17]        
0          0          0          o_sw_read_data[16]        
0          0          0          o_sw_read_data[15]        
0          0          0          o_sw_read_data[14]        
0          0          0          o_sw_read_data[13]        
0          0          0          o_sw_read_data[12]        
0          0          0          o_sw_read_data[11]        
0          0          0          o_sw_read_data[10]        
0          0          0          o_sw_read_data[9]         
0          0          0          o_sw_read_data[8]         
0          0          0          o_sw_read_data[7]         
0          0          0          o_sw_read_data[6]         
0          0          0          o_sw_read_data[5]         
0          0          0          o_sw_read_data[4]         
0          0          0          o_sw_read_data[3]         
0          0          0          o_sw_read_data[2]         
0          0          0          o_sw_read_data[1]         
0          1          0          o_sw_read_data[0]         
0          0          0          o_sw_value[31]            
0          0          0          o_sw_value[30]            
0          0          0          o_sw_value[29]            
0          0          0          o_sw_value[28]            
0          0          0          o_sw_value[27]            
0          0          0          o_sw_value[26]            
0          0          0          o_sw_value[25]            
0          0          0          o_sw_value[24]            
0          0          0          o_sw_value[23]            
0          0          0          o_sw_value[22]            
0          0          0          o_sw_value[21]            
0          0          0          o_sw_value[20]            
0          0          0          o_sw_value[19]            
0          0          0          o_sw_value[18]            
0          0          0          o_sw_value[17]            
0          0          0          o_sw_value[16]            
0          0          0          o_sw_value[15]            
0          0          0          o_sw_value[14]            
0          0          0          o_sw_value[13]            
0          0          0          o_sw_value[12]            
0          0          0          o_sw_value[11]            
0          0          0          o_sw_value[10]            
0          0          0          o_sw_value[9]             
0          0          0          o_sw_value[8]             
0          0          0          o_sw_value[7]             
0          0          0          o_sw_value[6]             
0          0          0          o_sw_value[5]             
0          0          0          o_sw_value[4]             
0          0          0          o_sw_value[3]             
0          0          0          o_sw_value[2]             
0          0          0          o_sw_value[1]             
0          1          0          o_sw_value[0]             
0          0          0          o_write_trigger           
0          0          0          o_read_trigger            
0          0          0          i_hw_write_enable         
0          0          0          i_hw_write_data[31]       
0          0          0          i_hw_write_data[30]       
0          0          0          i_hw_write_data[29]       
0          0          0          i_hw_write_data[28]       
0          0          0          i_hw_write_data[27]       
0          0          0          i_hw_write_data[26]       
0          0          0          i_hw_write_data[25]       
0          0          0          i_hw_write_data[24]       
0          0          0          i_hw_write_data[23]       
0          0          0          i_hw_write_data[22]       
0          0          0          i_hw_write_data[21]       
0          0          0          i_hw_write_data[20]       
0          0          0          i_hw_write_data[19]       
0          0          0          i_hw_write_data[18]       
0          0          0          i_hw_write_data[17]       
0          0          0          i_hw_write_data[16]       
0          0          0          i_hw_write_data[15]       
0          0          0          i_hw_write_data[14]       
0          0          0          i_hw_write_data[13]       
0          0          0          i_hw_write_data[12]       
0          0          0          i_hw_write_data[11]       
0          0          0          i_hw_write_data[10]       
0          0          0          i_hw_write_data[9]        
0          0          0          i_hw_write_data[8]        
0          0          0          i_hw_write_data[7]        
0          0          0          i_hw_write_data[6]        
0          0          0          i_hw_write_data[5]        
0          0          0          i_hw_write_data[4]        
0          0          0          i_hw_write_data[3]        
0          0          0          i_hw_write_data[2]        
0          0          0          i_hw_write_data[1]        
0          0          0          i_hw_write_data[0]        
0          0          0          i_hw_set[31]              
0          0          0          i_hw_set[30]              
0          0          0          i_hw_set[29]              
0          0          0          i_hw_set[28]              
0          0          0          i_hw_set[27]              
0          0          0          i_hw_set[26]              
0          0          0          i_hw_set[25]              
0          0          0          i_hw_set[24]              
0          0          0          i_hw_set[23]              
0          0          0          i_hw_set[22]              
0          0          0          i_hw_set[21]              
0          0          0          i_hw_set[20]              
0          0          0          i_hw_set[19]              
0          0          0          i_hw_set[18]              
0          0          0          i_hw_set[17]              
0          0          0          i_hw_set[16]              
0          0          0          i_hw_set[15]              
0          0          0          i_hw_set[14]              
0          0          0          i_hw_set[13]              
0          0          0          i_hw_set[12]              
0          0          0          i_hw_set[11]              
0          0          0          i_hw_set[10]              
0          0          0          i_hw_set[9]               
0          0          0          i_hw_set[8]               
0          0          0          i_hw_set[7]               
0          0          0          i_hw_set[6]               
0          0          0          i_hw_set[5]               
0          0          0          i_hw_set[4]               
0          0          0          i_hw_set[3]               
0          0          0          i_hw_set[2]               
0          0          0          i_hw_set[1]               
0          0          0          i_hw_set[0]               
0          0          0          i_hw_clear[31]            
0          0          0          i_hw_clear[30]            
0          0          0          i_hw_clear[29]            
0          0          0          i_hw_clear[28]            
0          0          0          i_hw_clear[27]            
0          0          0          i_hw_clear[26]            
0          0          0          i_hw_clear[25]            
0          0          0          i_hw_clear[24]            
0          0          0          i_hw_clear[23]            
0          0          0          i_hw_clear[22]            
0          0          0          i_hw_clear[21]            
0          0          0          i_hw_clear[20]            
0          0          0          i_hw_clear[19]            
0          0          0          i_hw_clear[18]            
0          0          0          i_hw_clear[17]            
0          0          0          i_hw_clear[16]            
0          0          0          i_hw_clear[15]            
0          0          0          i_hw_clear[14]            
0          0          0          i_hw_clear[13]            
0          0          0          i_hw_clear[12]            
0          0          0          i_hw_clear[11]            
0          0          0          i_hw_clear[10]            
0          0          0          i_hw_clear[9]             
0          0          0          i_hw_clear[8]             
0          0          0          i_hw_clear[7]             
0          0          0          i_hw_clear[6]             
0          0          0          i_hw_clear[5]             
0          0          0          i_hw_clear[4]             
0          0          0          i_hw_clear[3]             
0          0          0          i_hw_clear[2]             
0          0          0          i_hw_clear[1]             
0          0          0          i_hw_clear[0]             
0          0          0          i_value[31]               
0          0          0          i_value[30]               
0          0          0          i_value[29]               
0          0          0          i_value[28]               
0          0          0          i_value[27]               
0          0          0          i_value[26]               
0          0          0          i_value[25]               
0          0          0          i_value[24]               
0          0          0          i_value[23]               
0          0          0          i_value[22]               
0          0          0          i_value[21]               
0          0          0          i_value[20]               
0          0          0          i_value[19]               
0          0          0          i_value[18]               
0          0          0          i_value[17]               
0          0          0          i_value[16]               
0          0          0          i_value[15]               
0          0          0          i_value[14]               
0          0          0          i_value[13]               
0          0          0          i_value[12]               
0          0          0          i_value[11]               
0          0          0          i_value[10]               
0          0          0          i_value[9]                
0          0          0          i_value[8]                
0          0          0          i_value[7]                
0          0          0          i_value[6]                
0          0          0          i_value[5]                
0          0          0          i_value[4]                
0          0          0          i_value[3]                
0          0          0          i_value[2]                
0          0          0          i_value[1]                
0          0          0          i_value[0]                
0          0          0          i_mask[31]                
0          0          0          i_mask[30]                
0          0          0          i_mask[29]                
0          0          0          i_mask[28]                
0          0          0          i_mask[27]                
0          0          0          i_mask[26]                
0          0          0          i_mask[25]                
0          0          0          i_mask[24]                
0          0          0          i_mask[23]                
0          0          0          i_mask[22]                
0          0          0          i_mask[21]                
0          0          0          i_mask[20]                
0          0          0          i_mask[19]                
0          0          0          i_mask[18]                
0          0          0          i_mask[17]                
0          0          0          i_mask[16]                
0          0          0          i_mask[15]                
0          0          0          i_mask[14]                
0          0          0          i_mask[13]                
0          0          0          i_mask[12]                
0          0          0          i_mask[11]                
0          0          0          i_mask[10]                
0          0          0          i_mask[9]                 
0          0          0          i_mask[8]                 
0          0          0          i_mask[7]                 
0          0          0          i_mask[6]                 
0          0          0          i_mask[5]                 
0          0          0          i_mask[4]                 
0          0          0          i_mask[3]                 
0          0          0          i_mask[2]                 
0          0          0          i_mask[1]                 
0          0          0          i_mask[0]                 
0          0          0          o_value[31]               
0          0          0          o_value[30]               
0          0          0          o_value[29]               
0          0          0          o_value[28]               
0          0          0          o_value[27]               
0          0          0          o_value[26]               
0          0          0          o_value[25]               
0          0          0          o_value[24]               
0          0          0          o_value[23]               
0          0          0          o_value[22]               
0          0          0          o_value[21]               
0          0          0          o_value[20]               
0          0          0          o_value[19]               
0          0          0          o_value[18]               
0          0          0          o_value[17]               
0          0          0          o_value[16]               
0          0          0          o_value[15]               
0          0          0          o_value[14]               
0          0          0          o_value[13]               
0          0          0          o_value[12]               
0          0          0          o_value[11]               
0          0          0          o_value[10]               
0          0          0          o_value[9]                
0          0          0          o_value[8]                
0          0          0          o_value[7]                
0          0          0          o_value[6]                
0          0          0          o_value[5]                
0          0          0          o_value[4]                
0          0          0          o_value[3]                
0          0          0          o_value[2]                
0          0          0          o_value[1]                
0          1          0          o_value[0]                
0          0          0          o_value_unmasked[31]      
0          0          0          o_value_unmasked[30]      
0          0          0          o_value_unmasked[29]      
0          0          0          o_value_unmasked[28]      
0          0          0          o_value_unmasked[27]      
0          0          0          o_value_unmasked[26]      
0          0          0          o_value_unmasked[25]      
0          0          0          o_value_unmasked[24]      
0          0          0          o_value_unmasked[23]      
0          0          0          o_value_unmasked[22]      
0          0          0          o_value_unmasked[21]      
0          0          0          o_value_unmasked[20]      
0          0          0          o_value_unmasked[19]      
0          0          0          o_value_unmasked[18]      
0          0          0          o_value_unmasked[17]      
0          0          0          o_value_unmasked[16]      
0          0          0          o_value_unmasked[15]      
0          0          0          o_value_unmasked[14]      
0          0          0          o_value_unmasked[13]      
0          0          0          o_value_unmasked[12]      
0          0          0          o_value_unmasked[11]      
0          0          0          o_value_unmasked[10]      
0          0          0          o_value_unmasked[9]       
0          0          0          o_value_unmasked[8]       
0          0          0          o_value_unmasked[7]       
0          0          0          o_value_unmasked[6]       
0          0          0          o_value_unmasked[5]       
0          0          0          o_value_unmasked[4]       
0          0          0          o_value_unmasked[3]       
0          0          0          o_value_unmasked[2]       
0          0          0          o_value_unmasked[1]       
0          1          0          o_value_unmasked[0]       
0          0          0          w_sw_update[0]            
0          0          0          w_sw_write_done           
0          0          0          w_hw_update               
0          0          0          w_trigger[1]              
0          0          0          w_trigger[0]              
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          1          0          w_read_data[0]            
0          0          0          w_value[31]               
0          0          0          w_value[30]               
0          0          0          w_value[29]               
0          0          0          w_value[28]               
0          0          0          w_value[27]               
0          0          0          w_value[26]               
0          0          0          w_value[25]               
0          0          0          w_value[24]               
0          0          0          w_value[23]               
0          0          0          w_value[22]               
0          0          0          w_value[21]               
0          0          0          w_value[20]               
0          0          0          w_value[19]               
0          0          0          w_value[18]               
0          0          0          w_value[17]               
0          0          0          w_value[16]               
0          0          0          w_value[15]               
0          0          0          w_value[14]               
0          0          0          w_value[13]               
0          0          0          w_value[12]               
0          0          0          w_value[11]               
0          0          0          w_value[10]               
0          0          0          w_value[9]                
0          0          0          w_value[8]                
0          0          0          w_value[7]                
0          0          0          w_value[6]                
0          0          0          w_value[5]                
0          0          0          w_value[4]                
0          0          0          w_value[3]                
0          0          0          w_value[2]                
0          0          0          w_value[1]                
0          1          0          w_value[0]                

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_CNT_REG.u_register
Type name: rggen_default_register
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_default_register.v
Number of uncovered signal bits: 267 of 280
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 280
Number of signal bits partially toggled(fall): 0 of 280

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_active         
0          0          0          o_register_ready          
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          0          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          0          0          o_register_value[0]       
0          0          0          o_bit_field_valid         
0          0          0          o_bit_field_read_mask[31] 
0          0          0          o_bit_field_read_mask[30] 
0          0          0          o_bit_field_read_mask[29] 
0          0          0          o_bit_field_read_mask[28] 
0          0          0          o_bit_field_read_mask[27] 
0          0          0          o_bit_field_read_mask[26] 
0          0          0          o_bit_field_read_mask[25] 
0          0          0          o_bit_field_read_mask[24] 
0          0          0          o_bit_field_read_mask[23] 
0          0          0          o_bit_field_read_mask[22] 
0          0          0          o_bit_field_read_mask[21] 
0          0          0          o_bit_field_read_mask[20] 
0          0          0          o_bit_field_read_mask[19] 
0          0          0          o_bit_field_read_mask[18] 
0          0          0          o_bit_field_read_mask[17] 
0          0          0          o_bit_field_read_mask[16] 
0          0          0          o_bit_field_read_mask[15] 
0          0          0          o_bit_field_read_mask[14] 
0          0          0          o_bit_field_read_mask[13] 
0          0          0          o_bit_field_read_mask[12] 
0          0          0          o_bit_field_read_mask[11] 
0          0          0          o_bit_field_read_mask[10] 
0          0          0          o_bit_field_read_mask[9]  
0          0          0          o_bit_field_read_mask[8]  
0          0          0          o_bit_field_read_mask[7]  
0          0          0          o_bit_field_read_mask[6]  
0          0          0          o_bit_field_read_mask[5]  
0          0          0          o_bit_field_read_mask[4]  
0          0          0          o_bit_field_read_mask[3]  
0          0          0          o_bit_field_read_mask[2]  
0          0          0          o_bit_field_read_mask[1]  
0          0          0          o_bit_field_read_mask[0]  
0          0          0          o_bit_field_write_mask[31] 
0          0          0          o_bit_field_write_mask[30] 
0          0          0          o_bit_field_write_mask[29] 
0          0          0          o_bit_field_write_mask[28] 
0          0          0          o_bit_field_write_mask[27] 
0          0          0          o_bit_field_write_mask[26] 
0          0          0          o_bit_field_write_mask[25] 
0          0          0          o_bit_field_write_mask[24] 
0          0          0          o_bit_field_write_mask[23] 
0          0          0          o_bit_field_write_mask[22] 
0          0          0          o_bit_field_write_mask[21] 
0          0          0          o_bit_field_write_mask[20] 
0          0          0          o_bit_field_write_mask[19] 
0          0          0          o_bit_field_write_mask[18] 
0          0          0          o_bit_field_write_mask[17] 
0          0          0          o_bit_field_write_mask[16] 
0          0          0          o_bit_field_write_mask[15] 
0          0          0          o_bit_field_write_mask[14] 
0          0          0          o_bit_field_write_mask[13] 
0          0          0          o_bit_field_write_mask[12] 
0          0          0          o_bit_field_write_mask[11] 
0          0          0          o_bit_field_write_mask[10] 
0          0          0          o_bit_field_write_mask[9] 
0          0          0          o_bit_field_write_mask[8] 
0          0          0          o_bit_field_write_mask[7] 
0          0          0          o_bit_field_write_mask[6] 
0          0          0          o_bit_field_write_mask[5] 
0          0          0          o_bit_field_write_mask[4] 
0          0          0          o_bit_field_write_mask[3] 
0          0          0          o_bit_field_write_mask[2] 
0          0          0          o_bit_field_write_mask[1] 
0          0          0          o_bit_field_write_mask[0] 
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          0          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          0          0          i_bit_field_value[0]      

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_CNT_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered signal bits: 305 of 318
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 318
Number of signal bits partially toggled(fall): 0 of 318

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_active         
0          0          0          o_register_ready          
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          0          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          0          0          o_register_value[0]       
0          0          0          i_additional_match        
0          0          0          o_bit_field_valid         
0          0          0          o_bit_field_read_mask[31] 
0          0          0          o_bit_field_read_mask[30] 
0          0          0          o_bit_field_read_mask[29] 
0          0          0          o_bit_field_read_mask[28] 
0          0          0          o_bit_field_read_mask[27] 
0          0          0          o_bit_field_read_mask[26] 
0          0          0          o_bit_field_read_mask[25] 
0          0          0          o_bit_field_read_mask[24] 
0          0          0          o_bit_field_read_mask[23] 
0          0          0          o_bit_field_read_mask[22] 
0          0          0          o_bit_field_read_mask[21] 
0          0          0          o_bit_field_read_mask[20] 
0          0          0          o_bit_field_read_mask[19] 
0          0          0          o_bit_field_read_mask[18] 
0          0          0          o_bit_field_read_mask[17] 
0          0          0          o_bit_field_read_mask[16] 
0          0          0          o_bit_field_read_mask[15] 
0          0          0          o_bit_field_read_mask[14] 
0          0          0          o_bit_field_read_mask[13] 
0          0          0          o_bit_field_read_mask[12] 
0          0          0          o_bit_field_read_mask[11] 
0          0          0          o_bit_field_read_mask[10] 
0          0          0          o_bit_field_read_mask[9]  
0          0          0          o_bit_field_read_mask[8]  
0          0          0          o_bit_field_read_mask[7]  
0          0          0          o_bit_field_read_mask[6]  
0          0          0          o_bit_field_read_mask[5]  
0          0          0          o_bit_field_read_mask[4]  
0          0          0          o_bit_field_read_mask[3]  
0          0          0          o_bit_field_read_mask[2]  
0          0          0          o_bit_field_read_mask[1]  
0          0          0          o_bit_field_read_mask[0]  
0          0          0          o_bit_field_write_mask[31] 
0          0          0          o_bit_field_write_mask[30] 
0          0          0          o_bit_field_write_mask[29] 
0          0          0          o_bit_field_write_mask[28] 
0          0          0          o_bit_field_write_mask[27] 
0          0          0          o_bit_field_write_mask[26] 
0          0          0          o_bit_field_write_mask[25] 
0          0          0          o_bit_field_write_mask[24] 
0          0          0          o_bit_field_write_mask[23] 
0          0          0          o_bit_field_write_mask[22] 
0          0          0          o_bit_field_write_mask[21] 
0          0          0          o_bit_field_write_mask[20] 
0          0          0          o_bit_field_write_mask[19] 
0          0          0          o_bit_field_write_mask[18] 
0          0          0          o_bit_field_write_mask[17] 
0          0          0          o_bit_field_write_mask[16] 
0          0          0          o_bit_field_write_mask[15] 
0          0          0          o_bit_field_write_mask[14] 
0          0          0          o_bit_field_write_mask[13] 
0          0          0          o_bit_field_write_mask[12] 
0          0          0          o_bit_field_write_mask[11] 
0          0          0          o_bit_field_write_mask[10] 
0          0          0          o_bit_field_write_mask[9] 
0          0          0          o_bit_field_write_mask[8] 
0          0          0          o_bit_field_write_mask[7] 
0          0          0          o_bit_field_write_mask[6] 
0          0          0          o_bit_field_write_mask[5] 
0          0          0          o_bit_field_write_mask[4] 
0          0          0          o_bit_field_write_mask[3] 
0          0          0          o_bit_field_write_mask[2] 
0          0          0          o_bit_field_write_mask[1] 
0          0          0          o_bit_field_write_mask[0] 
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          0          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          0          0          i_bit_field_value[0]      
0          0          0          w_match                   
0          0          0          w_active                  
0          0          0          w_frontdoor_valid         
0          0          0          w_backdoor_valid          
0          0          0          w_pending_valid           
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          0          0          w_read_data[0]            

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_CNT_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered signal bits: 13 of 16
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 16
Number of signal bits partially toggled(fall): 0 of 16

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_address[9]              
0          0          0          i_address[8]              
0          0          0          i_address[7]              
0          0          0          i_address[6]              
0          0          0          i_address[5]              
0          0          0          i_address[4]              
0          0          0          i_address[1]              
0          0          0          i_address[0]              
0          0          0          i_access[1]               
0          0          0          i_additional_match        
0          0          0          o_match                   
0          0          0          w_address_match           
0          0          0          w_access_match            

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_CNT_REG.u_register.u_register_common.u_read_data_mux
Type name: rggen_mux
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered signal bits: 65 of 65
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 65
Number of signal bits partially toggled(fall): 0 of 65

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_select                  
0          0          0          i_data[31]                
0          0          0          i_data[30]                
0          0          0          i_data[29]                
0          0          0          i_data[28]                
0          0          0          i_data[27]                
0          0          0          i_data[26]                
0          0          0          i_data[25]                
0          0          0          i_data[24]                
0          0          0          i_data[23]                
0          0          0          i_data[22]                
0          0          0          i_data[21]                
0          0          0          i_data[20]                
0          0          0          i_data[19]                
0          0          0          i_data[18]                
0          0          0          i_data[17]                
0          0          0          i_data[16]                
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          0          0          i_data[1]                 
0          0          0          i_data[0]                 
0          0          0          o_data[31]                
0          0          0          o_data[30]                
0          0          0          o_data[29]                
0          0          0          o_data[28]                
0          0          0          o_data[27]                
0          0          0          o_data[26]                
0          0          0          o_data[25]                
0          0          0          o_data[24]                
0          0          0          o_data[23]                
0          0          0          o_data[22]                
0          0          0          o_data[21]                
0          0          0          o_data[20]                
0          0          0          o_data[19]                
0          0          0          o_data[18]                
0          0          0          o_data[17]                
0          0          0          o_data[16]                
0          0          0          o_data[15]                
0          0          0          o_data[14]                
0          0          0          o_data[13]                
0          0          0          o_data[12]                
0          0          0          o_data[11]                
0          0          0          o_data[10]                
0          0          0          o_data[9]                 
0          0          0          o_data[8]                 
0          0          0          o_data[7]                 
0          0          0          o_data[6]                 
0          0          0          o_data[5]                 
0          0          0          o_data[4]                 
0          0          0          o_data[3]                 
0          0          0          o_data[2]                 
0          0          0          o_data[1]                 
0          0          0          o_data[0]                 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_CNT_REG.g_CE_CNT_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered signal bits: 458 of 461
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 461
Number of signal bits partially toggled(fall): 0 of 461

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_sw_valid                
0          0          0          i_sw_read_mask[31]        
0          0          0          i_sw_read_mask[30]        
0          0          0          i_sw_read_mask[29]        
0          0          0          i_sw_read_mask[28]        
0          0          0          i_sw_read_mask[27]        
0          0          0          i_sw_read_mask[26]        
0          0          0          i_sw_read_mask[25]        
0          0          0          i_sw_read_mask[24]        
0          0          0          i_sw_read_mask[23]        
0          0          0          i_sw_read_mask[22]        
0          0          0          i_sw_read_mask[21]        
0          0          0          i_sw_read_mask[20]        
0          0          0          i_sw_read_mask[19]        
0          0          0          i_sw_read_mask[18]        
0          0          0          i_sw_read_mask[17]        
0          0          0          i_sw_read_mask[16]        
0          0          0          i_sw_read_mask[15]        
0          0          0          i_sw_read_mask[14]        
0          0          0          i_sw_read_mask[13]        
0          0          0          i_sw_read_mask[12]        
0          0          0          i_sw_read_mask[11]        
0          0          0          i_sw_read_mask[10]        
0          0          0          i_sw_read_mask[9]         
0          0          0          i_sw_read_mask[8]         
0          0          0          i_sw_read_mask[7]         
0          0          0          i_sw_read_mask[6]         
0          0          0          i_sw_read_mask[5]         
0          0          0          i_sw_read_mask[4]         
0          0          0          i_sw_read_mask[3]         
0          0          0          i_sw_read_mask[2]         
0          0          0          i_sw_read_mask[1]         
0          0          0          i_sw_read_mask[0]         
0          0          0          i_sw_write_enable         
0          0          0          i_sw_write_mask[31]       
0          0          0          i_sw_write_mask[30]       
0          0          0          i_sw_write_mask[29]       
0          0          0          i_sw_write_mask[28]       
0          0          0          i_sw_write_mask[27]       
0          0          0          i_sw_write_mask[26]       
0          0          0          i_sw_write_mask[25]       
0          0          0          i_sw_write_mask[24]       
0          0          0          i_sw_write_mask[23]       
0          0          0          i_sw_write_mask[22]       
0          0          0          i_sw_write_mask[21]       
0          0          0          i_sw_write_mask[20]       
0          0          0          i_sw_write_mask[19]       
0          0          0          i_sw_write_mask[18]       
0          0          0          i_sw_write_mask[17]       
0          0          0          i_sw_write_mask[16]       
0          0          0          i_sw_write_mask[15]       
0          0          0          i_sw_write_mask[14]       
0          0          0          i_sw_write_mask[13]       
0          0          0          i_sw_write_mask[12]       
0          0          0          i_sw_write_mask[11]       
0          0          0          i_sw_write_mask[10]       
0          0          0          i_sw_write_mask[9]        
0          0          0          i_sw_write_mask[8]        
0          0          0          i_sw_write_mask[7]        
0          0          0          i_sw_write_mask[6]        
0          0          0          i_sw_write_mask[5]        
0          0          0          i_sw_write_mask[4]        
0          0          0          i_sw_write_mask[3]        
0          0          0          i_sw_write_mask[2]        
0          0          0          i_sw_write_mask[1]        
0          0          0          i_sw_write_mask[0]        
0          0          0          i_sw_write_data[31]       
0          0          0          i_sw_write_data[30]       
0          0          0          i_sw_write_data[29]       
0          0          0          i_sw_write_data[28]       
0          0          0          i_sw_write_data[27]       
0          0          0          i_sw_write_data[26]       
0          0          0          i_sw_write_data[25]       
0          0          0          i_sw_write_data[24]       
0          0          0          i_sw_write_data[23]       
0          0          0          i_sw_write_data[22]       
0          0          0          i_sw_write_data[21]       
0          0          0          i_sw_write_data[20]       
0          0          0          i_sw_write_data[19]       
0          0          0          i_sw_write_data[18]       
0          0          0          i_sw_write_data[17]       
0          0          0          i_sw_write_data[16]       
0          0          0          i_sw_write_data[15]       
0          0          0          i_sw_write_data[14]       
0          0          0          i_sw_write_data[13]       
0          0          0          i_sw_write_data[12]       
0          0          0          i_sw_write_data[11]       
0          0          0          i_sw_write_data[10]       
0          0          0          i_sw_write_data[9]        
0          0          0          i_sw_write_data[8]        
0          0          0          i_sw_write_data[7]        
0          0          0          i_sw_write_data[6]        
0          0          0          i_sw_write_data[5]        
0          0          0          i_sw_write_data[4]        
0          0          0          i_sw_write_data[3]        
0          0          0          i_sw_write_data[2]        
0          0          0          o_sw_read_data[31]        
0          0          0          o_sw_read_data[30]        
0          0          0          o_sw_read_data[29]        
0          0          0          o_sw_read_data[28]        
0          0          0          o_sw_read_data[27]        
0          0          0          o_sw_read_data[26]        
0          0          0          o_sw_read_data[25]        
0          0          0          o_sw_read_data[24]        
0          0          0          o_sw_read_data[23]        
0          0          0          o_sw_read_data[22]        
0          0          0          o_sw_read_data[21]        
0          0          0          o_sw_read_data[20]        
0          0          0          o_sw_read_data[19]        
0          0          0          o_sw_read_data[18]        
0          0          0          o_sw_read_data[17]        
0          0          0          o_sw_read_data[16]        
0          0          0          o_sw_read_data[15]        
0          0          0          o_sw_read_data[14]        
0          0          0          o_sw_read_data[13]        
0          0          0          o_sw_read_data[12]        
0          0          0          o_sw_read_data[11]        
0          0          0          o_sw_read_data[10]        
0          0          0          o_sw_read_data[9]         
0          0          0          o_sw_read_data[8]         
0          0          0          o_sw_read_data[7]         
0          0          0          o_sw_read_data[6]         
0          0          0          o_sw_read_data[5]         
0          0          0          o_sw_read_data[4]         
0          0          0          o_sw_read_data[3]         
0          0          0          o_sw_read_data[2]         
0          0          0          o_sw_read_data[1]         
0          0          0          o_sw_read_data[0]         
0          0          0          o_sw_value[31]            
0          0          0          o_sw_value[30]            
0          0          0          o_sw_value[29]            
0          0          0          o_sw_value[28]            
0          0          0          o_sw_value[27]            
0          0          0          o_sw_value[26]            
0          0          0          o_sw_value[25]            
0          0          0          o_sw_value[24]            
0          0          0          o_sw_value[23]            
0          0          0          o_sw_value[22]            
0          0          0          o_sw_value[21]            
0          0          0          o_sw_value[20]            
0          0          0          o_sw_value[19]            
0          0          0          o_sw_value[18]            
0          0          0          o_sw_value[17]            
0          0          0          o_sw_value[16]            
0          0          0          o_sw_value[15]            
0          0          0          o_sw_value[14]            
0          0          0          o_sw_value[13]            
0          0          0          o_sw_value[12]            
0          0          0          o_sw_value[11]            
0          0          0          o_sw_value[10]            
0          0          0          o_sw_value[9]             
0          0          0          o_sw_value[8]             
0          0          0          o_sw_value[7]             
0          0          0          o_sw_value[6]             
0          0          0          o_sw_value[5]             
0          0          0          o_sw_value[4]             
0          0          0          o_sw_value[3]             
0          0          0          o_sw_value[2]             
0          0          0          o_sw_value[1]             
0          0          0          o_sw_value[0]             
0          0          0          o_write_trigger           
0          0          0          o_read_trigger            
0          0          0          i_hw_write_enable         
0          0          0          i_hw_write_data[31]       
0          0          0          i_hw_write_data[30]       
0          0          0          i_hw_write_data[29]       
0          0          0          i_hw_write_data[28]       
0          0          0          i_hw_write_data[27]       
0          0          0          i_hw_write_data[26]       
0          0          0          i_hw_write_data[25]       
0          0          0          i_hw_write_data[24]       
0          0          0          i_hw_write_data[23]       
0          0          0          i_hw_write_data[22]       
0          0          0          i_hw_write_data[21]       
0          0          0          i_hw_write_data[20]       
0          0          0          i_hw_write_data[19]       
0          0          0          i_hw_write_data[18]       
0          0          0          i_hw_write_data[17]       
0          0          0          i_hw_write_data[16]       
0          0          0          i_hw_write_data[15]       
0          0          0          i_hw_write_data[14]       
0          0          0          i_hw_write_data[13]       
0          0          0          i_hw_write_data[12]       
0          0          0          i_hw_write_data[11]       
0          0          0          i_hw_write_data[10]       
0          0          0          i_hw_write_data[9]        
0          0          0          i_hw_write_data[8]        
0          0          0          i_hw_write_data[7]        
0          0          0          i_hw_write_data[6]        
0          0          0          i_hw_write_data[5]        
0          0          0          i_hw_write_data[4]        
0          0          0          i_hw_write_data[3]        
0          0          0          i_hw_write_data[2]        
0          0          0          i_hw_write_data[1]        
0          0          0          i_hw_write_data[0]        
0          0          0          i_hw_set[31]              
0          0          0          i_hw_set[30]              
0          0          0          i_hw_set[29]              
0          0          0          i_hw_set[28]              
0          0          0          i_hw_set[27]              
0          0          0          i_hw_set[26]              
0          0          0          i_hw_set[25]              
0          0          0          i_hw_set[24]              
0          0          0          i_hw_set[23]              
0          0          0          i_hw_set[22]              
0          0          0          i_hw_set[21]              
0          0          0          i_hw_set[20]              
0          0          0          i_hw_set[19]              
0          0          0          i_hw_set[18]              
0          0          0          i_hw_set[17]              
0          0          0          i_hw_set[16]              
0          0          0          i_hw_set[15]              
0          0          0          i_hw_set[14]              
0          0          0          i_hw_set[13]              
0          0          0          i_hw_set[12]              
0          0          0          i_hw_set[11]              
0          0          0          i_hw_set[10]              
0          0          0          i_hw_set[9]               
0          0          0          i_hw_set[8]               
0          0          0          i_hw_set[7]               
0          0          0          i_hw_set[6]               
0          0          0          i_hw_set[5]               
0          0          0          i_hw_set[4]               
0          0          0          i_hw_set[3]               
0          0          0          i_hw_set[2]               
0          0          0          i_hw_set[1]               
0          0          0          i_hw_set[0]               
0          0          0          i_hw_clear[31]            
0          0          0          i_hw_clear[30]            
0          0          0          i_hw_clear[29]            
0          0          0          i_hw_clear[28]            
0          0          0          i_hw_clear[27]            
0          0          0          i_hw_clear[26]            
0          0          0          i_hw_clear[25]            
0          0          0          i_hw_clear[24]            
0          0          0          i_hw_clear[23]            
0          0          0          i_hw_clear[22]            
0          0          0          i_hw_clear[21]            
0          0          0          i_hw_clear[20]            
0          0          0          i_hw_clear[19]            
0          0          0          i_hw_clear[18]            
0          0          0          i_hw_clear[17]            
0          0          0          i_hw_clear[16]            
0          0          0          i_hw_clear[15]            
0          0          0          i_hw_clear[14]            
0          0          0          i_hw_clear[13]            
0          0          0          i_hw_clear[12]            
0          0          0          i_hw_clear[11]            
0          0          0          i_hw_clear[10]            
0          0          0          i_hw_clear[9]             
0          0          0          i_hw_clear[8]             
0          0          0          i_hw_clear[7]             
0          0          0          i_hw_clear[6]             
0          0          0          i_hw_clear[5]             
0          0          0          i_hw_clear[4]             
0          0          0          i_hw_clear[3]             
0          0          0          i_hw_clear[2]             
0          0          0          i_hw_clear[1]             
0          0          0          i_hw_clear[0]             
0          0          0          i_value[31]               
0          0          0          i_value[30]               
0          0          0          i_value[29]               
0          0          0          i_value[28]               
0          0          0          i_value[27]               
0          0          0          i_value[26]               
0          0          0          i_value[25]               
0          0          0          i_value[24]               
0          0          0          i_value[23]               
0          0          0          i_value[22]               
0          0          0          i_value[21]               
0          0          0          i_value[20]               
0          0          0          i_value[19]               
0          0          0          i_value[18]               
0          0          0          i_value[17]               
0          0          0          i_value[16]               
0          0          0          i_value[15]               
0          0          0          i_value[14]               
0          0          0          i_value[13]               
0          0          0          i_value[12]               
0          0          0          i_value[11]               
0          0          0          i_value[10]               
0          0          0          i_value[9]                
0          0          0          i_value[8]                
0          0          0          i_value[7]                
0          0          0          i_value[6]                
0          0          0          i_value[5]                
0          0          0          i_value[4]                
0          0          0          i_value[3]                
0          0          0          i_value[2]                
0          0          0          i_value[1]                
0          0          0          i_value[0]                
0          0          0          i_mask[31]                
0          0          0          i_mask[30]                
0          0          0          i_mask[29]                
0          0          0          i_mask[28]                
0          0          0          i_mask[27]                
0          0          0          i_mask[26]                
0          0          0          i_mask[25]                
0          0          0          i_mask[24]                
0          0          0          i_mask[23]                
0          0          0          i_mask[22]                
0          0          0          i_mask[21]                
0          0          0          i_mask[20]                
0          0          0          i_mask[19]                
0          0          0          i_mask[18]                
0          0          0          i_mask[17]                
0          0          0          i_mask[16]                
0          0          0          i_mask[15]                
0          0          0          i_mask[14]                
0          0          0          i_mask[13]                
0          0          0          i_mask[12]                
0          0          0          i_mask[11]                
0          0          0          i_mask[10]                
0          0          0          i_mask[9]                 
0          0          0          i_mask[8]                 
0          0          0          i_mask[7]                 
0          0          0          i_mask[6]                 
0          0          0          i_mask[5]                 
0          0          0          i_mask[4]                 
0          0          0          i_mask[3]                 
0          0          0          i_mask[2]                 
0          0          0          i_mask[1]                 
0          0          0          i_mask[0]                 
0          0          0          o_value[31]               
0          0          0          o_value[30]               
0          0          0          o_value[29]               
0          0          0          o_value[28]               
0          0          0          o_value[27]               
0          0          0          o_value[26]               
0          0          0          o_value[25]               
0          0          0          o_value[24]               
0          0          0          o_value[23]               
0          0          0          o_value[22]               
0          0          0          o_value[21]               
0          0          0          o_value[20]               
0          0          0          o_value[19]               
0          0          0          o_value[18]               
0          0          0          o_value[17]               
0          0          0          o_value[16]               
0          0          0          o_value[15]               
0          0          0          o_value[14]               
0          0          0          o_value[13]               
0          0          0          o_value[12]               
0          0          0          o_value[11]               
0          0          0          o_value[10]               
0          0          0          o_value[9]                
0          0          0          o_value[8]                
0          0          0          o_value[7]                
0          0          0          o_value[6]                
0          0          0          o_value[5]                
0          0          0          o_value[4]                
0          0          0          o_value[3]                
0          0          0          o_value[2]                
0          0          0          o_value[1]                
0          0          0          o_value[0]                
0          0          0          o_value_unmasked[31]      
0          0          0          o_value_unmasked[30]      
0          0          0          o_value_unmasked[29]      
0          0          0          o_value_unmasked[28]      
0          0          0          o_value_unmasked[27]      
0          0          0          o_value_unmasked[26]      
0          0          0          o_value_unmasked[25]      
0          0          0          o_value_unmasked[24]      
0          0          0          o_value_unmasked[23]      
0          0          0          o_value_unmasked[22]      
0          0          0          o_value_unmasked[21]      
0          0          0          o_value_unmasked[20]      
0          0          0          o_value_unmasked[19]      
0          0          0          o_value_unmasked[18]      
0          0          0          o_value_unmasked[17]      
0          0          0          o_value_unmasked[16]      
0          0          0          o_value_unmasked[15]      
0          0          0          o_value_unmasked[14]      
0          0          0          o_value_unmasked[13]      
0          0          0          o_value_unmasked[12]      
0          0          0          o_value_unmasked[11]      
0          0          0          o_value_unmasked[10]      
0          0          0          o_value_unmasked[9]       
0          0          0          o_value_unmasked[8]       
0          0          0          o_value_unmasked[7]       
0          0          0          o_value_unmasked[6]       
0          0          0          o_value_unmasked[5]       
0          0          0          o_value_unmasked[4]       
0          0          0          o_value_unmasked[3]       
0          0          0          o_value_unmasked[2]       
0          0          0          o_value_unmasked[1]       
0          0          0          o_value_unmasked[0]       
0          0          0          w_sw_update[1]            
0          0          0          w_sw_update[0]            
0          0          0          w_sw_write_done           
0          0          0          w_hw_update               
0          0          0          w_trigger[1]              
0          0          0          w_trigger[0]              
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          0          0          w_read_data[0]            
0          0          0          w_value[31]               
0          0          0          w_value[30]               
0          0          0          w_value[29]               
0          0          0          w_value[28]               
0          0          0          w_value[27]               
0          0          0          w_value[26]               
0          0          0          w_value[25]               
0          0          0          w_value[24]               
0          0          0          w_value[23]               
0          0          0          w_value[22]               
0          0          0          w_value[21]               
0          0          0          w_value[20]               
0          0          0          w_value[19]               
0          0          0          w_value[18]               
0          0          0          w_value[17]               
0          0          0          w_value[16]               
0          0          0          w_value[15]               
0          0          0          w_value[14]               
0          0          0          w_value[13]               
0          0          0          w_value[12]               
0          0          0          w_value[11]               
0          0          0          w_value[10]               
0          0          0          w_value[9]                
0          0          0          w_value[8]                
0          0          0          w_value[7]                
0          0          0          w_value[6]                
0          0          0          w_value[5]                
0          0          0          w_value[4]                
0          0          0          w_value[3]                
0          0          0          w_value[2]                
0          0          0          w_value[1]                
0          0          0          w_value[0]                

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFD_REG.u_register
Type name: rggen_default_register
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_default_register.v
Number of uncovered signal bits: 267 of 280
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 280
Number of signal bits partially toggled(fall): 0 of 280

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_active         
0          0          0          o_register_ready          
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          0          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          0          0          o_register_value[0]       
0          0          0          o_bit_field_valid         
0          0          0          o_bit_field_read_mask[31] 
0          0          0          o_bit_field_read_mask[30] 
0          0          0          o_bit_field_read_mask[29] 
0          0          0          o_bit_field_read_mask[28] 
0          0          0          o_bit_field_read_mask[27] 
0          0          0          o_bit_field_read_mask[26] 
0          0          0          o_bit_field_read_mask[25] 
0          0          0          o_bit_field_read_mask[24] 
0          0          0          o_bit_field_read_mask[23] 
0          0          0          o_bit_field_read_mask[22] 
0          0          0          o_bit_field_read_mask[21] 
0          0          0          o_bit_field_read_mask[20] 
0          0          0          o_bit_field_read_mask[19] 
0          0          0          o_bit_field_read_mask[18] 
0          0          0          o_bit_field_read_mask[17] 
0          0          0          o_bit_field_read_mask[16] 
0          0          0          o_bit_field_read_mask[15] 
0          0          0          o_bit_field_read_mask[14] 
0          0          0          o_bit_field_read_mask[13] 
0          0          0          o_bit_field_read_mask[12] 
0          0          0          o_bit_field_read_mask[11] 
0          0          0          o_bit_field_read_mask[10] 
0          0          0          o_bit_field_read_mask[9]  
0          0          0          o_bit_field_read_mask[8]  
0          0          0          o_bit_field_read_mask[7]  
0          0          0          o_bit_field_read_mask[6]  
0          0          0          o_bit_field_read_mask[5]  
0          0          0          o_bit_field_read_mask[4]  
0          0          0          o_bit_field_read_mask[3]  
0          0          0          o_bit_field_read_mask[2]  
0          0          0          o_bit_field_read_mask[1]  
0          0          0          o_bit_field_read_mask[0]  
0          0          0          o_bit_field_write_mask[31] 
0          0          0          o_bit_field_write_mask[30] 
0          0          0          o_bit_field_write_mask[29] 
0          0          0          o_bit_field_write_mask[28] 
0          0          0          o_bit_field_write_mask[27] 
0          0          0          o_bit_field_write_mask[26] 
0          0          0          o_bit_field_write_mask[25] 
0          0          0          o_bit_field_write_mask[24] 
0          0          0          o_bit_field_write_mask[23] 
0          0          0          o_bit_field_write_mask[22] 
0          0          0          o_bit_field_write_mask[21] 
0          0          0          o_bit_field_write_mask[20] 
0          0          0          o_bit_field_write_mask[19] 
0          0          0          o_bit_field_write_mask[18] 
0          0          0          o_bit_field_write_mask[17] 
0          0          0          o_bit_field_write_mask[16] 
0          0          0          o_bit_field_write_mask[15] 
0          0          0          o_bit_field_write_mask[14] 
0          0          0          o_bit_field_write_mask[13] 
0          0          0          o_bit_field_write_mask[12] 
0          0          0          o_bit_field_write_mask[11] 
0          0          0          o_bit_field_write_mask[10] 
0          0          0          o_bit_field_write_mask[9] 
0          0          0          o_bit_field_write_mask[8] 
0          0          0          o_bit_field_write_mask[7] 
0          0          0          o_bit_field_write_mask[6] 
0          0          0          o_bit_field_write_mask[5] 
0          0          0          o_bit_field_write_mask[4] 
0          0          0          o_bit_field_write_mask[3] 
0          0          0          o_bit_field_write_mask[2] 
0          0          0          o_bit_field_write_mask[1] 
0          0          0          o_bit_field_write_mask[0] 
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          0          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          0          0          i_bit_field_value[0]      

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFD_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered signal bits: 305 of 318
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 318
Number of signal bits partially toggled(fall): 0 of 318

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_active         
0          0          0          o_register_ready          
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          0          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          0          0          o_register_value[0]       
0          0          0          i_additional_match        
0          0          0          o_bit_field_valid         
0          0          0          o_bit_field_read_mask[31] 
0          0          0          o_bit_field_read_mask[30] 
0          0          0          o_bit_field_read_mask[29] 
0          0          0          o_bit_field_read_mask[28] 
0          0          0          o_bit_field_read_mask[27] 
0          0          0          o_bit_field_read_mask[26] 
0          0          0          o_bit_field_read_mask[25] 
0          0          0          o_bit_field_read_mask[24] 
0          0          0          o_bit_field_read_mask[23] 
0          0          0          o_bit_field_read_mask[22] 
0          0          0          o_bit_field_read_mask[21] 
0          0          0          o_bit_field_read_mask[20] 
0          0          0          o_bit_field_read_mask[19] 
0          0          0          o_bit_field_read_mask[18] 
0          0          0          o_bit_field_read_mask[17] 
0          0          0          o_bit_field_read_mask[16] 
0          0          0          o_bit_field_read_mask[15] 
0          0          0          o_bit_field_read_mask[14] 
0          0          0          o_bit_field_read_mask[13] 
0          0          0          o_bit_field_read_mask[12] 
0          0          0          o_bit_field_read_mask[11] 
0          0          0          o_bit_field_read_mask[10] 
0          0          0          o_bit_field_read_mask[9]  
0          0          0          o_bit_field_read_mask[8]  
0          0          0          o_bit_field_read_mask[7]  
0          0          0          o_bit_field_read_mask[6]  
0          0          0          o_bit_field_read_mask[5]  
0          0          0          o_bit_field_read_mask[4]  
0          0          0          o_bit_field_read_mask[3]  
0          0          0          o_bit_field_read_mask[2]  
0          0          0          o_bit_field_read_mask[1]  
0          0          0          o_bit_field_read_mask[0]  
0          0          0          o_bit_field_write_mask[31] 
0          0          0          o_bit_field_write_mask[30] 
0          0          0          o_bit_field_write_mask[29] 
0          0          0          o_bit_field_write_mask[28] 
0          0          0          o_bit_field_write_mask[27] 
0          0          0          o_bit_field_write_mask[26] 
0          0          0          o_bit_field_write_mask[25] 
0          0          0          o_bit_field_write_mask[24] 
0          0          0          o_bit_field_write_mask[23] 
0          0          0          o_bit_field_write_mask[22] 
0          0          0          o_bit_field_write_mask[21] 
0          0          0          o_bit_field_write_mask[20] 
0          0          0          o_bit_field_write_mask[19] 
0          0          0          o_bit_field_write_mask[18] 
0          0          0          o_bit_field_write_mask[17] 
0          0          0          o_bit_field_write_mask[16] 
0          0          0          o_bit_field_write_mask[15] 
0          0          0          o_bit_field_write_mask[14] 
0          0          0          o_bit_field_write_mask[13] 
0          0          0          o_bit_field_write_mask[12] 
0          0          0          o_bit_field_write_mask[11] 
0          0          0          o_bit_field_write_mask[10] 
0          0          0          o_bit_field_write_mask[9] 
0          0          0          o_bit_field_write_mask[8] 
0          0          0          o_bit_field_write_mask[7] 
0          0          0          o_bit_field_write_mask[6] 
0          0          0          o_bit_field_write_mask[5] 
0          0          0          o_bit_field_write_mask[4] 
0          0          0          o_bit_field_write_mask[3] 
0          0          0          o_bit_field_write_mask[2] 
0          0          0          o_bit_field_write_mask[1] 
0          0          0          o_bit_field_write_mask[0] 
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          0          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          0          0          i_bit_field_value[0]      
0          0          0          w_match                   
0          0          0          w_active                  
0          0          0          w_frontdoor_valid         
0          0          0          w_backdoor_valid          
0          0          0          w_pending_valid           
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          0          0          w_read_data[0]            

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFD_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered signal bits: 12 of 16
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 16
Number of signal bits partially toggled(fall): 0 of 16

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_address[9]              
0          0          0          i_address[8]              
0          0          0          i_address[7]              
0          0          0          i_address[6]              
0          0          0          i_address[5]              
0          0          0          i_address[4]              
0          0          0          i_address[1]              
0          0          0          i_address[0]              
0          0          0          i_access[1]               
0          0          0          i_additional_match        
0          0          0          o_match                   
0          0          0          w_address_match           

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFD_REG.u_register.u_register_common.u_read_data_mux
Type name: rggen_mux
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered signal bits: 65 of 65
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 65
Number of signal bits partially toggled(fall): 0 of 65

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_select                  
0          0          0          i_data[31]                
0          0          0          i_data[30]                
0          0          0          i_data[29]                
0          0          0          i_data[28]                
0          0          0          i_data[27]                
0          0          0          i_data[26]                
0          0          0          i_data[25]                
0          0          0          i_data[24]                
0          0          0          i_data[23]                
0          0          0          i_data[22]                
0          0          0          i_data[21]                
0          0          0          i_data[20]                
0          0          0          i_data[19]                
0          0          0          i_data[18]                
0          0          0          i_data[17]                
0          0          0          i_data[16]                
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          0          0          i_data[1]                 
0          0          0          i_data[0]                 
0          0          0          o_data[31]                
0          0          0          o_data[30]                
0          0          0          o_data[29]                
0          0          0          o_data[28]                
0          0          0          o_data[27]                
0          0          0          o_data[26]                
0          0          0          o_data[25]                
0          0          0          o_data[24]                
0          0          0          o_data[23]                
0          0          0          o_data[22]                
0          0          0          o_data[21]                
0          0          0          o_data[20]                
0          0          0          o_data[19]                
0          0          0          o_data[18]                
0          0          0          o_data[17]                
0          0          0          o_data[16]                
0          0          0          o_data[15]                
0          0          0          o_data[14]                
0          0          0          o_data[13]                
0          0          0          o_data[12]                
0          0          0          o_data[11]                
0          0          0          o_data[10]                
0          0          0          o_data[9]                 
0          0          0          o_data[8]                 
0          0          0          o_data[7]                 
0          0          0          o_data[6]                 
0          0          0          o_data[5]                 
0          0          0          o_data[4]                 
0          0          0          o_data[3]                 
0          0          0          o_data[2]                 
0          0          0          o_data[1]                 
0          0          0          o_data[0]                 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFD_REG.g_CE_FFD_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered signal bits: 458 of 461
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 461
Number of signal bits partially toggled(fall): 0 of 461

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_sw_valid                
0          0          0          i_sw_read_mask[31]        
0          0          0          i_sw_read_mask[30]        
0          0          0          i_sw_read_mask[29]        
0          0          0          i_sw_read_mask[28]        
0          0          0          i_sw_read_mask[27]        
0          0          0          i_sw_read_mask[26]        
0          0          0          i_sw_read_mask[25]        
0          0          0          i_sw_read_mask[24]        
0          0          0          i_sw_read_mask[23]        
0          0          0          i_sw_read_mask[22]        
0          0          0          i_sw_read_mask[21]        
0          0          0          i_sw_read_mask[20]        
0          0          0          i_sw_read_mask[19]        
0          0          0          i_sw_read_mask[18]        
0          0          0          i_sw_read_mask[17]        
0          0          0          i_sw_read_mask[16]        
0          0          0          i_sw_read_mask[15]        
0          0          0          i_sw_read_mask[14]        
0          0          0          i_sw_read_mask[13]        
0          0          0          i_sw_read_mask[12]        
0          0          0          i_sw_read_mask[11]        
0          0          0          i_sw_read_mask[10]        
0          0          0          i_sw_read_mask[9]         
0          0          0          i_sw_read_mask[8]         
0          0          0          i_sw_read_mask[7]         
0          0          0          i_sw_read_mask[6]         
0          0          0          i_sw_read_mask[5]         
0          0          0          i_sw_read_mask[4]         
0          0          0          i_sw_read_mask[3]         
0          0          0          i_sw_read_mask[2]         
0          0          0          i_sw_read_mask[1]         
0          0          0          i_sw_read_mask[0]         
0          0          0          i_sw_write_enable         
0          0          0          i_sw_write_mask[31]       
0          0          0          i_sw_write_mask[30]       
0          0          0          i_sw_write_mask[29]       
0          0          0          i_sw_write_mask[28]       
0          0          0          i_sw_write_mask[27]       
0          0          0          i_sw_write_mask[26]       
0          0          0          i_sw_write_mask[25]       
0          0          0          i_sw_write_mask[24]       
0          0          0          i_sw_write_mask[23]       
0          0          0          i_sw_write_mask[22]       
0          0          0          i_sw_write_mask[21]       
0          0          0          i_sw_write_mask[20]       
0          0          0          i_sw_write_mask[19]       
0          0          0          i_sw_write_mask[18]       
0          0          0          i_sw_write_mask[17]       
0          0          0          i_sw_write_mask[16]       
0          0          0          i_sw_write_mask[15]       
0          0          0          i_sw_write_mask[14]       
0          0          0          i_sw_write_mask[13]       
0          0          0          i_sw_write_mask[12]       
0          0          0          i_sw_write_mask[11]       
0          0          0          i_sw_write_mask[10]       
0          0          0          i_sw_write_mask[9]        
0          0          0          i_sw_write_mask[8]        
0          0          0          i_sw_write_mask[7]        
0          0          0          i_sw_write_mask[6]        
0          0          0          i_sw_write_mask[5]        
0          0          0          i_sw_write_mask[4]        
0          0          0          i_sw_write_mask[3]        
0          0          0          i_sw_write_mask[2]        
0          0          0          i_sw_write_mask[1]        
0          0          0          i_sw_write_mask[0]        
0          0          0          i_sw_write_data[31]       
0          0          0          i_sw_write_data[30]       
0          0          0          i_sw_write_data[29]       
0          0          0          i_sw_write_data[28]       
0          0          0          i_sw_write_data[27]       
0          0          0          i_sw_write_data[26]       
0          0          0          i_sw_write_data[25]       
0          0          0          i_sw_write_data[24]       
0          0          0          i_sw_write_data[23]       
0          0          0          i_sw_write_data[22]       
0          0          0          i_sw_write_data[21]       
0          0          0          i_sw_write_data[20]       
0          0          0          i_sw_write_data[19]       
0          0          0          i_sw_write_data[18]       
0          0          0          i_sw_write_data[17]       
0          0          0          i_sw_write_data[16]       
0          0          0          i_sw_write_data[15]       
0          0          0          i_sw_write_data[14]       
0          0          0          i_sw_write_data[13]       
0          0          0          i_sw_write_data[12]       
0          0          0          i_sw_write_data[11]       
0          0          0          i_sw_write_data[10]       
0          0          0          i_sw_write_data[9]        
0          0          0          i_sw_write_data[8]        
0          0          0          i_sw_write_data[7]        
0          0          0          i_sw_write_data[6]        
0          0          0          i_sw_write_data[5]        
0          0          0          i_sw_write_data[4]        
0          0          0          i_sw_write_data[3]        
0          0          0          i_sw_write_data[2]        
0          0          0          o_sw_read_data[31]        
0          0          0          o_sw_read_data[30]        
0          0          0          o_sw_read_data[29]        
0          0          0          o_sw_read_data[28]        
0          0          0          o_sw_read_data[27]        
0          0          0          o_sw_read_data[26]        
0          0          0          o_sw_read_data[25]        
0          0          0          o_sw_read_data[24]        
0          0          0          o_sw_read_data[23]        
0          0          0          o_sw_read_data[22]        
0          0          0          o_sw_read_data[21]        
0          0          0          o_sw_read_data[20]        
0          0          0          o_sw_read_data[19]        
0          0          0          o_sw_read_data[18]        
0          0          0          o_sw_read_data[17]        
0          0          0          o_sw_read_data[16]        
0          0          0          o_sw_read_data[15]        
0          0          0          o_sw_read_data[14]        
0          0          0          o_sw_read_data[13]        
0          0          0          o_sw_read_data[12]        
0          0          0          o_sw_read_data[11]        
0          0          0          o_sw_read_data[10]        
0          0          0          o_sw_read_data[9]         
0          0          0          o_sw_read_data[8]         
0          0          0          o_sw_read_data[7]         
0          0          0          o_sw_read_data[6]         
0          0          0          o_sw_read_data[5]         
0          0          0          o_sw_read_data[4]         
0          0          0          o_sw_read_data[3]         
0          0          0          o_sw_read_data[2]         
0          0          0          o_sw_read_data[1]         
0          0          0          o_sw_read_data[0]         
0          0          0          o_sw_value[31]            
0          0          0          o_sw_value[30]            
0          0          0          o_sw_value[29]            
0          0          0          o_sw_value[28]            
0          0          0          o_sw_value[27]            
0          0          0          o_sw_value[26]            
0          0          0          o_sw_value[25]            
0          0          0          o_sw_value[24]            
0          0          0          o_sw_value[23]            
0          0          0          o_sw_value[22]            
0          0          0          o_sw_value[21]            
0          0          0          o_sw_value[20]            
0          0          0          o_sw_value[19]            
0          0          0          o_sw_value[18]            
0          0          0          o_sw_value[17]            
0          0          0          o_sw_value[16]            
0          0          0          o_sw_value[15]            
0          0          0          o_sw_value[14]            
0          0          0          o_sw_value[13]            
0          0          0          o_sw_value[12]            
0          0          0          o_sw_value[11]            
0          0          0          o_sw_value[10]            
0          0          0          o_sw_value[9]             
0          0          0          o_sw_value[8]             
0          0          0          o_sw_value[7]             
0          0          0          o_sw_value[6]             
0          0          0          o_sw_value[5]             
0          0          0          o_sw_value[4]             
0          0          0          o_sw_value[3]             
0          0          0          o_sw_value[2]             
0          0          0          o_sw_value[1]             
0          0          0          o_sw_value[0]             
0          0          0          o_write_trigger           
0          0          0          o_read_trigger            
0          0          0          i_hw_write_enable         
0          0          0          i_hw_write_data[31]       
0          0          0          i_hw_write_data[30]       
0          0          0          i_hw_write_data[29]       
0          0          0          i_hw_write_data[28]       
0          0          0          i_hw_write_data[27]       
0          0          0          i_hw_write_data[26]       
0          0          0          i_hw_write_data[25]       
0          0          0          i_hw_write_data[24]       
0          0          0          i_hw_write_data[23]       
0          0          0          i_hw_write_data[22]       
0          0          0          i_hw_write_data[21]       
0          0          0          i_hw_write_data[20]       
0          0          0          i_hw_write_data[19]       
0          0          0          i_hw_write_data[18]       
0          0          0          i_hw_write_data[17]       
0          0          0          i_hw_write_data[16]       
0          0          0          i_hw_write_data[15]       
0          0          0          i_hw_write_data[14]       
0          0          0          i_hw_write_data[13]       
0          0          0          i_hw_write_data[12]       
0          0          0          i_hw_write_data[11]       
0          0          0          i_hw_write_data[10]       
0          0          0          i_hw_write_data[9]        
0          0          0          i_hw_write_data[8]        
0          0          0          i_hw_write_data[7]        
0          0          0          i_hw_write_data[6]        
0          0          0          i_hw_write_data[5]        
0          0          0          i_hw_write_data[4]        
0          0          0          i_hw_write_data[3]        
0          0          0          i_hw_write_data[2]        
0          0          0          i_hw_write_data[1]        
0          0          0          i_hw_write_data[0]        
0          0          0          i_hw_set[31]              
0          0          0          i_hw_set[30]              
0          0          0          i_hw_set[29]              
0          0          0          i_hw_set[28]              
0          0          0          i_hw_set[27]              
0          0          0          i_hw_set[26]              
0          0          0          i_hw_set[25]              
0          0          0          i_hw_set[24]              
0          0          0          i_hw_set[23]              
0          0          0          i_hw_set[22]              
0          0          0          i_hw_set[21]              
0          0          0          i_hw_set[20]              
0          0          0          i_hw_set[19]              
0          0          0          i_hw_set[18]              
0          0          0          i_hw_set[17]              
0          0          0          i_hw_set[16]              
0          0          0          i_hw_set[15]              
0          0          0          i_hw_set[14]              
0          0          0          i_hw_set[13]              
0          0          0          i_hw_set[12]              
0          0          0          i_hw_set[11]              
0          0          0          i_hw_set[10]              
0          0          0          i_hw_set[9]               
0          0          0          i_hw_set[8]               
0          0          0          i_hw_set[7]               
0          0          0          i_hw_set[6]               
0          0          0          i_hw_set[5]               
0          0          0          i_hw_set[4]               
0          0          0          i_hw_set[3]               
0          0          0          i_hw_set[2]               
0          0          0          i_hw_set[1]               
0          0          0          i_hw_set[0]               
0          0          0          i_hw_clear[31]            
0          0          0          i_hw_clear[30]            
0          0          0          i_hw_clear[29]            
0          0          0          i_hw_clear[28]            
0          0          0          i_hw_clear[27]            
0          0          0          i_hw_clear[26]            
0          0          0          i_hw_clear[25]            
0          0          0          i_hw_clear[24]            
0          0          0          i_hw_clear[23]            
0          0          0          i_hw_clear[22]            
0          0          0          i_hw_clear[21]            
0          0          0          i_hw_clear[20]            
0          0          0          i_hw_clear[19]            
0          0          0          i_hw_clear[18]            
0          0          0          i_hw_clear[17]            
0          0          0          i_hw_clear[16]            
0          0          0          i_hw_clear[15]            
0          0          0          i_hw_clear[14]            
0          0          0          i_hw_clear[13]            
0          0          0          i_hw_clear[12]            
0          0          0          i_hw_clear[11]            
0          0          0          i_hw_clear[10]            
0          0          0          i_hw_clear[9]             
0          0          0          i_hw_clear[8]             
0          0          0          i_hw_clear[7]             
0          0          0          i_hw_clear[6]             
0          0          0          i_hw_clear[5]             
0          0          0          i_hw_clear[4]             
0          0          0          i_hw_clear[3]             
0          0          0          i_hw_clear[2]             
0          0          0          i_hw_clear[1]             
0          0          0          i_hw_clear[0]             
0          0          0          i_value[31]               
0          0          0          i_value[30]               
0          0          0          i_value[29]               
0          0          0          i_value[28]               
0          0          0          i_value[27]               
0          0          0          i_value[26]               
0          0          0          i_value[25]               
0          0          0          i_value[24]               
0          0          0          i_value[23]               
0          0          0          i_value[22]               
0          0          0          i_value[21]               
0          0          0          i_value[20]               
0          0          0          i_value[19]               
0          0          0          i_value[18]               
0          0          0          i_value[17]               
0          0          0          i_value[16]               
0          0          0          i_value[15]               
0          0          0          i_value[14]               
0          0          0          i_value[13]               
0          0          0          i_value[12]               
0          0          0          i_value[11]               
0          0          0          i_value[10]               
0          0          0          i_value[9]                
0          0          0          i_value[8]                
0          0          0          i_value[7]                
0          0          0          i_value[6]                
0          0          0          i_value[5]                
0          0          0          i_value[4]                
0          0          0          i_value[3]                
0          0          0          i_value[2]                
0          0          0          i_value[1]                
0          0          0          i_value[0]                
0          0          0          i_mask[31]                
0          0          0          i_mask[30]                
0          0          0          i_mask[29]                
0          0          0          i_mask[28]                
0          0          0          i_mask[27]                
0          0          0          i_mask[26]                
0          0          0          i_mask[25]                
0          0          0          i_mask[24]                
0          0          0          i_mask[23]                
0          0          0          i_mask[22]                
0          0          0          i_mask[21]                
0          0          0          i_mask[20]                
0          0          0          i_mask[19]                
0          0          0          i_mask[18]                
0          0          0          i_mask[17]                
0          0          0          i_mask[16]                
0          0          0          i_mask[15]                
0          0          0          i_mask[14]                
0          0          0          i_mask[13]                
0          0          0          i_mask[12]                
0          0          0          i_mask[11]                
0          0          0          i_mask[10]                
0          0          0          i_mask[9]                 
0          0          0          i_mask[8]                 
0          0          0          i_mask[7]                 
0          0          0          i_mask[6]                 
0          0          0          i_mask[5]                 
0          0          0          i_mask[4]                 
0          0          0          i_mask[3]                 
0          0          0          i_mask[2]                 
0          0          0          i_mask[1]                 
0          0          0          i_mask[0]                 
0          0          0          o_value[31]               
0          0          0          o_value[30]               
0          0          0          o_value[29]               
0          0          0          o_value[28]               
0          0          0          o_value[27]               
0          0          0          o_value[26]               
0          0          0          o_value[25]               
0          0          0          o_value[24]               
0          0          0          o_value[23]               
0          0          0          o_value[22]               
0          0          0          o_value[21]               
0          0          0          o_value[20]               
0          0          0          o_value[19]               
0          0          0          o_value[18]               
0          0          0          o_value[17]               
0          0          0          o_value[16]               
0          0          0          o_value[15]               
0          0          0          o_value[14]               
0          0          0          o_value[13]               
0          0          0          o_value[12]               
0          0          0          o_value[11]               
0          0          0          o_value[10]               
0          0          0          o_value[9]                
0          0          0          o_value[8]                
0          0          0          o_value[7]                
0          0          0          o_value[6]                
0          0          0          o_value[5]                
0          0          0          o_value[4]                
0          0          0          o_value[3]                
0          0          0          o_value[2]                
0          0          0          o_value[1]                
0          0          0          o_value[0]                
0          0          0          o_value_unmasked[31]      
0          0          0          o_value_unmasked[30]      
0          0          0          o_value_unmasked[29]      
0          0          0          o_value_unmasked[28]      
0          0          0          o_value_unmasked[27]      
0          0          0          o_value_unmasked[26]      
0          0          0          o_value_unmasked[25]      
0          0          0          o_value_unmasked[24]      
0          0          0          o_value_unmasked[23]      
0          0          0          o_value_unmasked[22]      
0          0          0          o_value_unmasked[21]      
0          0          0          o_value_unmasked[20]      
0          0          0          o_value_unmasked[19]      
0          0          0          o_value_unmasked[18]      
0          0          0          o_value_unmasked[17]      
0          0          0          o_value_unmasked[16]      
0          0          0          o_value_unmasked[15]      
0          0          0          o_value_unmasked[14]      
0          0          0          o_value_unmasked[13]      
0          0          0          o_value_unmasked[12]      
0          0          0          o_value_unmasked[11]      
0          0          0          o_value_unmasked[10]      
0          0          0          o_value_unmasked[9]       
0          0          0          o_value_unmasked[8]       
0          0          0          o_value_unmasked[7]       
0          0          0          o_value_unmasked[6]       
0          0          0          o_value_unmasked[5]       
0          0          0          o_value_unmasked[4]       
0          0          0          o_value_unmasked[3]       
0          0          0          o_value_unmasked[2]       
0          0          0          o_value_unmasked[1]       
0          0          0          o_value_unmasked[0]       
0          0          0          w_sw_update[1]            
0          0          0          w_sw_update[0]            
0          0          0          w_sw_write_done           
0          0          0          w_hw_update               
0          0          0          w_trigger[1]              
0          0          0          w_trigger[0]              
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          0          0          w_read_data[0]            
0          0          0          w_value[31]               
0          0          0          w_value[30]               
0          0          0          w_value[29]               
0          0          0          w_value[28]               
0          0          0          w_value[27]               
0          0          0          w_value[26]               
0          0          0          w_value[25]               
0          0          0          w_value[24]               
0          0          0          w_value[23]               
0          0          0          w_value[22]               
0          0          0          w_value[21]               
0          0          0          w_value[20]               
0          0          0          w_value[19]               
0          0          0          w_value[18]               
0          0          0          w_value[17]               
0          0          0          w_value[16]               
0          0          0          w_value[15]               
0          0          0          w_value[14]               
0          0          0          w_value[13]               
0          0          0          w_value[12]               
0          0          0          w_value[11]               
0          0          0          w_value[10]               
0          0          0          w_value[9]                
0          0          0          w_value[8]                
0          0          0          w_value[7]                
0          0          0          w_value[6]                
0          0          0          w_value[5]                
0          0          0          w_value[4]                
0          0          0          w_value[3]                
0          0          0          w_value[2]                
0          0          0          w_value[1]                
0          0          0          w_value[0]                

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFE_REG.u_register
Type name: rggen_default_register
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_default_register.v
Number of uncovered signal bits: 267 of 280
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 280
Number of signal bits partially toggled(fall): 0 of 280

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_active         
0          0          0          o_register_ready          
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          0          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          0          0          o_register_value[0]       
0          0          0          o_bit_field_valid         
0          0          0          o_bit_field_read_mask[31] 
0          0          0          o_bit_field_read_mask[30] 
0          0          0          o_bit_field_read_mask[29] 
0          0          0          o_bit_field_read_mask[28] 
0          0          0          o_bit_field_read_mask[27] 
0          0          0          o_bit_field_read_mask[26] 
0          0          0          o_bit_field_read_mask[25] 
0          0          0          o_bit_field_read_mask[24] 
0          0          0          o_bit_field_read_mask[23] 
0          0          0          o_bit_field_read_mask[22] 
0          0          0          o_bit_field_read_mask[21] 
0          0          0          o_bit_field_read_mask[20] 
0          0          0          o_bit_field_read_mask[19] 
0          0          0          o_bit_field_read_mask[18] 
0          0          0          o_bit_field_read_mask[17] 
0          0          0          o_bit_field_read_mask[16] 
0          0          0          o_bit_field_read_mask[15] 
0          0          0          o_bit_field_read_mask[14] 
0          0          0          o_bit_field_read_mask[13] 
0          0          0          o_bit_field_read_mask[12] 
0          0          0          o_bit_field_read_mask[11] 
0          0          0          o_bit_field_read_mask[10] 
0          0          0          o_bit_field_read_mask[9]  
0          0          0          o_bit_field_read_mask[8]  
0          0          0          o_bit_field_read_mask[7]  
0          0          0          o_bit_field_read_mask[6]  
0          0          0          o_bit_field_read_mask[5]  
0          0          0          o_bit_field_read_mask[4]  
0          0          0          o_bit_field_read_mask[3]  
0          0          0          o_bit_field_read_mask[2]  
0          0          0          o_bit_field_read_mask[1]  
0          0          0          o_bit_field_read_mask[0]  
0          0          0          o_bit_field_write_mask[31] 
0          0          0          o_bit_field_write_mask[30] 
0          0          0          o_bit_field_write_mask[29] 
0          0          0          o_bit_field_write_mask[28] 
0          0          0          o_bit_field_write_mask[27] 
0          0          0          o_bit_field_write_mask[26] 
0          0          0          o_bit_field_write_mask[25] 
0          0          0          o_bit_field_write_mask[24] 
0          0          0          o_bit_field_write_mask[23] 
0          0          0          o_bit_field_write_mask[22] 
0          0          0          o_bit_field_write_mask[21] 
0          0          0          o_bit_field_write_mask[20] 
0          0          0          o_bit_field_write_mask[19] 
0          0          0          o_bit_field_write_mask[18] 
0          0          0          o_bit_field_write_mask[17] 
0          0          0          o_bit_field_write_mask[16] 
0          0          0          o_bit_field_write_mask[15] 
0          0          0          o_bit_field_write_mask[14] 
0          0          0          o_bit_field_write_mask[13] 
0          0          0          o_bit_field_write_mask[12] 
0          0          0          o_bit_field_write_mask[11] 
0          0          0          o_bit_field_write_mask[10] 
0          0          0          o_bit_field_write_mask[9] 
0          0          0          o_bit_field_write_mask[8] 
0          0          0          o_bit_field_write_mask[7] 
0          0          0          o_bit_field_write_mask[6] 
0          0          0          o_bit_field_write_mask[5] 
0          0          0          o_bit_field_write_mask[4] 
0          0          0          o_bit_field_write_mask[3] 
0          0          0          o_bit_field_write_mask[2] 
0          0          0          o_bit_field_write_mask[1] 
0          0          0          o_bit_field_write_mask[0] 
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          0          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          0          0          i_bit_field_value[0]      

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFE_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered signal bits: 305 of 318
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 318
Number of signal bits partially toggled(fall): 0 of 318

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_active         
0          0          0          o_register_ready          
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          0          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          0          0          o_register_value[0]       
0          0          0          i_additional_match        
0          0          0          o_bit_field_valid         
0          0          0          o_bit_field_read_mask[31] 
0          0          0          o_bit_field_read_mask[30] 
0          0          0          o_bit_field_read_mask[29] 
0          0          0          o_bit_field_read_mask[28] 
0          0          0          o_bit_field_read_mask[27] 
0          0          0          o_bit_field_read_mask[26] 
0          0          0          o_bit_field_read_mask[25] 
0          0          0          o_bit_field_read_mask[24] 
0          0          0          o_bit_field_read_mask[23] 
0          0          0          o_bit_field_read_mask[22] 
0          0          0          o_bit_field_read_mask[21] 
0          0          0          o_bit_field_read_mask[20] 
0          0          0          o_bit_field_read_mask[19] 
0          0          0          o_bit_field_read_mask[18] 
0          0          0          o_bit_field_read_mask[17] 
0          0          0          o_bit_field_read_mask[16] 
0          0          0          o_bit_field_read_mask[15] 
0          0          0          o_bit_field_read_mask[14] 
0          0          0          o_bit_field_read_mask[13] 
0          0          0          o_bit_field_read_mask[12] 
0          0          0          o_bit_field_read_mask[11] 
0          0          0          o_bit_field_read_mask[10] 
0          0          0          o_bit_field_read_mask[9]  
0          0          0          o_bit_field_read_mask[8]  
0          0          0          o_bit_field_read_mask[7]  
0          0          0          o_bit_field_read_mask[6]  
0          0          0          o_bit_field_read_mask[5]  
0          0          0          o_bit_field_read_mask[4]  
0          0          0          o_bit_field_read_mask[3]  
0          0          0          o_bit_field_read_mask[2]  
0          0          0          o_bit_field_read_mask[1]  
0          0          0          o_bit_field_read_mask[0]  
0          0          0          o_bit_field_write_mask[31] 
0          0          0          o_bit_field_write_mask[30] 
0          0          0          o_bit_field_write_mask[29] 
0          0          0          o_bit_field_write_mask[28] 
0          0          0          o_bit_field_write_mask[27] 
0          0          0          o_bit_field_write_mask[26] 
0          0          0          o_bit_field_write_mask[25] 
0          0          0          o_bit_field_write_mask[24] 
0          0          0          o_bit_field_write_mask[23] 
0          0          0          o_bit_field_write_mask[22] 
0          0          0          o_bit_field_write_mask[21] 
0          0          0          o_bit_field_write_mask[20] 
0          0          0          o_bit_field_write_mask[19] 
0          0          0          o_bit_field_write_mask[18] 
0          0          0          o_bit_field_write_mask[17] 
0          0          0          o_bit_field_write_mask[16] 
0          0          0          o_bit_field_write_mask[15] 
0          0          0          o_bit_field_write_mask[14] 
0          0          0          o_bit_field_write_mask[13] 
0          0          0          o_bit_field_write_mask[12] 
0          0          0          o_bit_field_write_mask[11] 
0          0          0          o_bit_field_write_mask[10] 
0          0          0          o_bit_field_write_mask[9] 
0          0          0          o_bit_field_write_mask[8] 
0          0          0          o_bit_field_write_mask[7] 
0          0          0          o_bit_field_write_mask[6] 
0          0          0          o_bit_field_write_mask[5] 
0          0          0          o_bit_field_write_mask[4] 
0          0          0          o_bit_field_write_mask[3] 
0          0          0          o_bit_field_write_mask[2] 
0          0          0          o_bit_field_write_mask[1] 
0          0          0          o_bit_field_write_mask[0] 
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          0          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          0          0          i_bit_field_value[0]      
0          0          0          w_match                   
0          0          0          w_active                  
0          0          0          w_frontdoor_valid         
0          0          0          w_backdoor_valid          
0          0          0          w_pending_valid           
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          0          0          w_read_data[0]            

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFE_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered signal bits: 12 of 16
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 16
Number of signal bits partially toggled(fall): 0 of 16

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_address[9]              
0          0          0          i_address[8]              
0          0          0          i_address[7]              
0          0          0          i_address[6]              
0          0          0          i_address[5]              
0          0          0          i_address[4]              
0          0          0          i_address[1]              
0          0          0          i_address[0]              
0          0          0          i_access[1]               
0          0          0          i_additional_match        
0          0          0          o_match                   
0          0          0          w_address_match           

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFE_REG.u_register.u_register_common.u_read_data_mux
Type name: rggen_mux
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered signal bits: 65 of 65
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 65
Number of signal bits partially toggled(fall): 0 of 65

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_select                  
0          0          0          i_data[31]                
0          0          0          i_data[30]                
0          0          0          i_data[29]                
0          0          0          i_data[28]                
0          0          0          i_data[27]                
0          0          0          i_data[26]                
0          0          0          i_data[25]                
0          0          0          i_data[24]                
0          0          0          i_data[23]                
0          0          0          i_data[22]                
0          0          0          i_data[21]                
0          0          0          i_data[20]                
0          0          0          i_data[19]                
0          0          0          i_data[18]                
0          0          0          i_data[17]                
0          0          0          i_data[16]                
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          0          0          i_data[1]                 
0          0          0          i_data[0]                 
0          0          0          o_data[31]                
0          0          0          o_data[30]                
0          0          0          o_data[29]                
0          0          0          o_data[28]                
0          0          0          o_data[27]                
0          0          0          o_data[26]                
0          0          0          o_data[25]                
0          0          0          o_data[24]                
0          0          0          o_data[23]                
0          0          0          o_data[22]                
0          0          0          o_data[21]                
0          0          0          o_data[20]                
0          0          0          o_data[19]                
0          0          0          o_data[18]                
0          0          0          o_data[17]                
0          0          0          o_data[16]                
0          0          0          o_data[15]                
0          0          0          o_data[14]                
0          0          0          o_data[13]                
0          0          0          o_data[12]                
0          0          0          o_data[11]                
0          0          0          o_data[10]                
0          0          0          o_data[9]                 
0          0          0          o_data[8]                 
0          0          0          o_data[7]                 
0          0          0          o_data[6]                 
0          0          0          o_data[5]                 
0          0          0          o_data[4]                 
0          0          0          o_data[3]                 
0          0          0          o_data[2]                 
0          0          0          o_data[1]                 
0          0          0          o_data[0]                 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_CE_FFE_REG.g_CE_FFE_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered signal bits: 458 of 461
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 461
Number of signal bits partially toggled(fall): 0 of 461

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_sw_valid                
0          0          0          i_sw_read_mask[31]        
0          0          0          i_sw_read_mask[30]        
0          0          0          i_sw_read_mask[29]        
0          0          0          i_sw_read_mask[28]        
0          0          0          i_sw_read_mask[27]        
0          0          0          i_sw_read_mask[26]        
0          0          0          i_sw_read_mask[25]        
0          0          0          i_sw_read_mask[24]        
0          0          0          i_sw_read_mask[23]        
0          0          0          i_sw_read_mask[22]        
0          0          0          i_sw_read_mask[21]        
0          0          0          i_sw_read_mask[20]        
0          0          0          i_sw_read_mask[19]        
0          0          0          i_sw_read_mask[18]        
0          0          0          i_sw_read_mask[17]        
0          0          0          i_sw_read_mask[16]        
0          0          0          i_sw_read_mask[15]        
0          0          0          i_sw_read_mask[14]        
0          0          0          i_sw_read_mask[13]        
0          0          0          i_sw_read_mask[12]        
0          0          0          i_sw_read_mask[11]        
0          0          0          i_sw_read_mask[10]        
0          0          0          i_sw_read_mask[9]         
0          0          0          i_sw_read_mask[8]         
0          0          0          i_sw_read_mask[7]         
0          0          0          i_sw_read_mask[6]         
0          0          0          i_sw_read_mask[5]         
0          0          0          i_sw_read_mask[4]         
0          0          0          i_sw_read_mask[3]         
0          0          0          i_sw_read_mask[2]         
0          0          0          i_sw_read_mask[1]         
0          0          0          i_sw_read_mask[0]         
0          0          0          i_sw_write_enable         
0          0          0          i_sw_write_mask[31]       
0          0          0          i_sw_write_mask[30]       
0          0          0          i_sw_write_mask[29]       
0          0          0          i_sw_write_mask[28]       
0          0          0          i_sw_write_mask[27]       
0          0          0          i_sw_write_mask[26]       
0          0          0          i_sw_write_mask[25]       
0          0          0          i_sw_write_mask[24]       
0          0          0          i_sw_write_mask[23]       
0          0          0          i_sw_write_mask[22]       
0          0          0          i_sw_write_mask[21]       
0          0          0          i_sw_write_mask[20]       
0          0          0          i_sw_write_mask[19]       
0          0          0          i_sw_write_mask[18]       
0          0          0          i_sw_write_mask[17]       
0          0          0          i_sw_write_mask[16]       
0          0          0          i_sw_write_mask[15]       
0          0          0          i_sw_write_mask[14]       
0          0          0          i_sw_write_mask[13]       
0          0          0          i_sw_write_mask[12]       
0          0          0          i_sw_write_mask[11]       
0          0          0          i_sw_write_mask[10]       
0          0          0          i_sw_write_mask[9]        
0          0          0          i_sw_write_mask[8]        
0          0          0          i_sw_write_mask[7]        
0          0          0          i_sw_write_mask[6]        
0          0          0          i_sw_write_mask[5]        
0          0          0          i_sw_write_mask[4]        
0          0          0          i_sw_write_mask[3]        
0          0          0          i_sw_write_mask[2]        
0          0          0          i_sw_write_mask[1]        
0          0          0          i_sw_write_mask[0]        
0          0          0          i_sw_write_data[31]       
0          0          0          i_sw_write_data[30]       
0          0          0          i_sw_write_data[29]       
0          0          0          i_sw_write_data[28]       
0          0          0          i_sw_write_data[27]       
0          0          0          i_sw_write_data[26]       
0          0          0          i_sw_write_data[25]       
0          0          0          i_sw_write_data[24]       
0          0          0          i_sw_write_data[23]       
0          0          0          i_sw_write_data[22]       
0          0          0          i_sw_write_data[21]       
0          0          0          i_sw_write_data[20]       
0          0          0          i_sw_write_data[19]       
0          0          0          i_sw_write_data[18]       
0          0          0          i_sw_write_data[17]       
0          0          0          i_sw_write_data[16]       
0          0          0          i_sw_write_data[15]       
0          0          0          i_sw_write_data[14]       
0          0          0          i_sw_write_data[13]       
0          0          0          i_sw_write_data[12]       
0          0          0          i_sw_write_data[11]       
0          0          0          i_sw_write_data[10]       
0          0          0          i_sw_write_data[9]        
0          0          0          i_sw_write_data[8]        
0          0          0          i_sw_write_data[7]        
0          0          0          i_sw_write_data[6]        
0          0          0          i_sw_write_data[5]        
0          0          0          i_sw_write_data[4]        
0          0          0          i_sw_write_data[3]        
0          0          0          i_sw_write_data[2]        
0          0          0          o_sw_read_data[31]        
0          0          0          o_sw_read_data[30]        
0          0          0          o_sw_read_data[29]        
0          0          0          o_sw_read_data[28]        
0          0          0          o_sw_read_data[27]        
0          0          0          o_sw_read_data[26]        
0          0          0          o_sw_read_data[25]        
0          0          0          o_sw_read_data[24]        
0          0          0          o_sw_read_data[23]        
0          0          0          o_sw_read_data[22]        
0          0          0          o_sw_read_data[21]        
0          0          0          o_sw_read_data[20]        
0          0          0          o_sw_read_data[19]        
0          0          0          o_sw_read_data[18]        
0          0          0          o_sw_read_data[17]        
0          0          0          o_sw_read_data[16]        
0          0          0          o_sw_read_data[15]        
0          0          0          o_sw_read_data[14]        
0          0          0          o_sw_read_data[13]        
0          0          0          o_sw_read_data[12]        
0          0          0          o_sw_read_data[11]        
0          0          0          o_sw_read_data[10]        
0          0          0          o_sw_read_data[9]         
0          0          0          o_sw_read_data[8]         
0          0          0          o_sw_read_data[7]         
0          0          0          o_sw_read_data[6]         
0          0          0          o_sw_read_data[5]         
0          0          0          o_sw_read_data[4]         
0          0          0          o_sw_read_data[3]         
0          0          0          o_sw_read_data[2]         
0          0          0          o_sw_read_data[1]         
0          0          0          o_sw_read_data[0]         
0          0          0          o_sw_value[31]            
0          0          0          o_sw_value[30]            
0          0          0          o_sw_value[29]            
0          0          0          o_sw_value[28]            
0          0          0          o_sw_value[27]            
0          0          0          o_sw_value[26]            
0          0          0          o_sw_value[25]            
0          0          0          o_sw_value[24]            
0          0          0          o_sw_value[23]            
0          0          0          o_sw_value[22]            
0          0          0          o_sw_value[21]            
0          0          0          o_sw_value[20]            
0          0          0          o_sw_value[19]            
0          0          0          o_sw_value[18]            
0          0          0          o_sw_value[17]            
0          0          0          o_sw_value[16]            
0          0          0          o_sw_value[15]            
0          0          0          o_sw_value[14]            
0          0          0          o_sw_value[13]            
0          0          0          o_sw_value[12]            
0          0          0          o_sw_value[11]            
0          0          0          o_sw_value[10]            
0          0          0          o_sw_value[9]             
0          0          0          o_sw_value[8]             
0          0          0          o_sw_value[7]             
0          0          0          o_sw_value[6]             
0          0          0          o_sw_value[5]             
0          0          0          o_sw_value[4]             
0          0          0          o_sw_value[3]             
0          0          0          o_sw_value[2]             
0          0          0          o_sw_value[1]             
0          0          0          o_sw_value[0]             
0          0          0          o_write_trigger           
0          0          0          o_read_trigger            
0          0          0          i_hw_write_enable         
0          0          0          i_hw_write_data[31]       
0          0          0          i_hw_write_data[30]       
0          0          0          i_hw_write_data[29]       
0          0          0          i_hw_write_data[28]       
0          0          0          i_hw_write_data[27]       
0          0          0          i_hw_write_data[26]       
0          0          0          i_hw_write_data[25]       
0          0          0          i_hw_write_data[24]       
0          0          0          i_hw_write_data[23]       
0          0          0          i_hw_write_data[22]       
0          0          0          i_hw_write_data[21]       
0          0          0          i_hw_write_data[20]       
0          0          0          i_hw_write_data[19]       
0          0          0          i_hw_write_data[18]       
0          0          0          i_hw_write_data[17]       
0          0          0          i_hw_write_data[16]       
0          0          0          i_hw_write_data[15]       
0          0          0          i_hw_write_data[14]       
0          0          0          i_hw_write_data[13]       
0          0          0          i_hw_write_data[12]       
0          0          0          i_hw_write_data[11]       
0          0          0          i_hw_write_data[10]       
0          0          0          i_hw_write_data[9]        
0          0          0          i_hw_write_data[8]        
0          0          0          i_hw_write_data[7]        
0          0          0          i_hw_write_data[6]        
0          0          0          i_hw_write_data[5]        
0          0          0          i_hw_write_data[4]        
0          0          0          i_hw_write_data[3]        
0          0          0          i_hw_write_data[2]        
0          0          0          i_hw_write_data[1]        
0          0          0          i_hw_write_data[0]        
0          0          0          i_hw_set[31]              
0          0          0          i_hw_set[30]              
0          0          0          i_hw_set[29]              
0          0          0          i_hw_set[28]              
0          0          0          i_hw_set[27]              
0          0          0          i_hw_set[26]              
0          0          0          i_hw_set[25]              
0          0          0          i_hw_set[24]              
0          0          0          i_hw_set[23]              
0          0          0          i_hw_set[22]              
0          0          0          i_hw_set[21]              
0          0          0          i_hw_set[20]              
0          0          0          i_hw_set[19]              
0          0          0          i_hw_set[18]              
0          0          0          i_hw_set[17]              
0          0          0          i_hw_set[16]              
0          0          0          i_hw_set[15]              
0          0          0          i_hw_set[14]              
0          0          0          i_hw_set[13]              
0          0          0          i_hw_set[12]              
0          0          0          i_hw_set[11]              
0          0          0          i_hw_set[10]              
0          0          0          i_hw_set[9]               
0          0          0          i_hw_set[8]               
0          0          0          i_hw_set[7]               
0          0          0          i_hw_set[6]               
0          0          0          i_hw_set[5]               
0          0          0          i_hw_set[4]               
0          0          0          i_hw_set[3]               
0          0          0          i_hw_set[2]               
0          0          0          i_hw_set[1]               
0          0          0          i_hw_set[0]               
0          0          0          i_hw_clear[31]            
0          0          0          i_hw_clear[30]            
0          0          0          i_hw_clear[29]            
0          0          0          i_hw_clear[28]            
0          0          0          i_hw_clear[27]            
0          0          0          i_hw_clear[26]            
0          0          0          i_hw_clear[25]            
0          0          0          i_hw_clear[24]            
0          0          0          i_hw_clear[23]            
0          0          0          i_hw_clear[22]            
0          0          0          i_hw_clear[21]            
0          0          0          i_hw_clear[20]            
0          0          0          i_hw_clear[19]            
0          0          0          i_hw_clear[18]            
0          0          0          i_hw_clear[17]            
0          0          0          i_hw_clear[16]            
0          0          0          i_hw_clear[15]            
0          0          0          i_hw_clear[14]            
0          0          0          i_hw_clear[13]            
0          0          0          i_hw_clear[12]            
0          0          0          i_hw_clear[11]            
0          0          0          i_hw_clear[10]            
0          0          0          i_hw_clear[9]             
0          0          0          i_hw_clear[8]             
0          0          0          i_hw_clear[7]             
0          0          0          i_hw_clear[6]             
0          0          0          i_hw_clear[5]             
0          0          0          i_hw_clear[4]             
0          0          0          i_hw_clear[3]             
0          0          0          i_hw_clear[2]             
0          0          0          i_hw_clear[1]             
0          0          0          i_hw_clear[0]             
0          0          0          i_value[31]               
0          0          0          i_value[30]               
0          0          0          i_value[29]               
0          0          0          i_value[28]               
0          0          0          i_value[27]               
0          0          0          i_value[26]               
0          0          0          i_value[25]               
0          0          0          i_value[24]               
0          0          0          i_value[23]               
0          0          0          i_value[22]               
0          0          0          i_value[21]               
0          0          0          i_value[20]               
0          0          0          i_value[19]               
0          0          0          i_value[18]               
0          0          0          i_value[17]               
0          0          0          i_value[16]               
0          0          0          i_value[15]               
0          0          0          i_value[14]               
0          0          0          i_value[13]               
0          0          0          i_value[12]               
0          0          0          i_value[11]               
0          0          0          i_value[10]               
0          0          0          i_value[9]                
0          0          0          i_value[8]                
0          0          0          i_value[7]                
0          0          0          i_value[6]                
0          0          0          i_value[5]                
0          0          0          i_value[4]                
0          0          0          i_value[3]                
0          0          0          i_value[2]                
0          0          0          i_value[1]                
0          0          0          i_value[0]                
0          0          0          i_mask[31]                
0          0          0          i_mask[30]                
0          0          0          i_mask[29]                
0          0          0          i_mask[28]                
0          0          0          i_mask[27]                
0          0          0          i_mask[26]                
0          0          0          i_mask[25]                
0          0          0          i_mask[24]                
0          0          0          i_mask[23]                
0          0          0          i_mask[22]                
0          0          0          i_mask[21]                
0          0          0          i_mask[20]                
0          0          0          i_mask[19]                
0          0          0          i_mask[18]                
0          0          0          i_mask[17]                
0          0          0          i_mask[16]                
0          0          0          i_mask[15]                
0          0          0          i_mask[14]                
0          0          0          i_mask[13]                
0          0          0          i_mask[12]                
0          0          0          i_mask[11]                
0          0          0          i_mask[10]                
0          0          0          i_mask[9]                 
0          0          0          i_mask[8]                 
0          0          0          i_mask[7]                 
0          0          0          i_mask[6]                 
0          0          0          i_mask[5]                 
0          0          0          i_mask[4]                 
0          0          0          i_mask[3]                 
0          0          0          i_mask[2]                 
0          0          0          i_mask[1]                 
0          0          0          i_mask[0]                 
0          0          0          o_value[31]               
0          0          0          o_value[30]               
0          0          0          o_value[29]               
0          0          0          o_value[28]               
0          0          0          o_value[27]               
0          0          0          o_value[26]               
0          0          0          o_value[25]               
0          0          0          o_value[24]               
0          0          0          o_value[23]               
0          0          0          o_value[22]               
0          0          0          o_value[21]               
0          0          0          o_value[20]               
0          0          0          o_value[19]               
0          0          0          o_value[18]               
0          0          0          o_value[17]               
0          0          0          o_value[16]               
0          0          0          o_value[15]               
0          0          0          o_value[14]               
0          0          0          o_value[13]               
0          0          0          o_value[12]               
0          0          0          o_value[11]               
0          0          0          o_value[10]               
0          0          0          o_value[9]                
0          0          0          o_value[8]                
0          0          0          o_value[7]                
0          0          0          o_value[6]                
0          0          0          o_value[5]                
0          0          0          o_value[4]                
0          0          0          o_value[3]                
0          0          0          o_value[2]                
0          0          0          o_value[1]                
0          0          0          o_value[0]                
0          0          0          o_value_unmasked[31]      
0          0          0          o_value_unmasked[30]      
0          0          0          o_value_unmasked[29]      
0          0          0          o_value_unmasked[28]      
0          0          0          o_value_unmasked[27]      
0          0          0          o_value_unmasked[26]      
0          0          0          o_value_unmasked[25]      
0          0          0          o_value_unmasked[24]      
0          0          0          o_value_unmasked[23]      
0          0          0          o_value_unmasked[22]      
0          0          0          o_value_unmasked[21]      
0          0          0          o_value_unmasked[20]      
0          0          0          o_value_unmasked[19]      
0          0          0          o_value_unmasked[18]      
0          0          0          o_value_unmasked[17]      
0          0          0          o_value_unmasked[16]      
0          0          0          o_value_unmasked[15]      
0          0          0          o_value_unmasked[14]      
0          0          0          o_value_unmasked[13]      
0          0          0          o_value_unmasked[12]      
0          0          0          o_value_unmasked[11]      
0          0          0          o_value_unmasked[10]      
0          0          0          o_value_unmasked[9]       
0          0          0          o_value_unmasked[8]       
0          0          0          o_value_unmasked[7]       
0          0          0          o_value_unmasked[6]       
0          0          0          o_value_unmasked[5]       
0          0          0          o_value_unmasked[4]       
0          0          0          o_value_unmasked[3]       
0          0          0          o_value_unmasked[2]       
0          0          0          o_value_unmasked[1]       
0          0          0          o_value_unmasked[0]       
0          0          0          w_sw_update[1]            
0          0          0          w_sw_update[0]            
0          0          0          w_sw_write_done           
0          0          0          w_hw_update               
0          0          0          w_trigger[1]              
0          0          0          w_trigger[0]              
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          0          0          w_read_data[0]            
0          0          0          w_value[31]               
0          0          0          w_value[30]               
0          0          0          w_value[29]               
0          0          0          w_value[28]               
0          0          0          w_value[27]               
0          0          0          w_value[26]               
0          0          0          w_value[25]               
0          0          0          w_value[24]               
0          0          0          w_value[23]               
0          0          0          w_value[22]               
0          0          0          w_value[21]               
0          0          0          w_value[20]               
0          0          0          w_value[19]               
0          0          0          w_value[18]               
0          0          0          w_value[17]               
0          0          0          w_value[16]               
0          0          0          w_value[15]               
0          0          0          w_value[14]               
0          0          0          w_value[13]               
0          0          0          w_value[12]               
0          0          0          w_value[11]               
0          0          0          w_value[10]               
0          0          0          w_value[9]                
0          0          0          w_value[8]                
0          0          0          w_value[7]                
0          0          0          w_value[6]                
0          0          0          w_value[5]                
0          0          0          w_value[4]                
0          0          0          w_value[3]                
0          0          0          w_value[2]                
0          0          0          w_value[1]                
0          0          0          w_value[0]                

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register
Type name: rggen_default_register
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_default_register.v
Number of uncovered signal bits: 267 of 280
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 280
Number of signal bits partially toggled(fall): 0 of 280

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_active         
0          0          0          o_register_ready          
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          0          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          0          0          o_register_value[0]       
0          0          0          o_bit_field_valid         
0          0          0          o_bit_field_read_mask[31] 
0          0          0          o_bit_field_read_mask[30] 
0          0          0          o_bit_field_read_mask[29] 
0          0          0          o_bit_field_read_mask[28] 
0          0          0          o_bit_field_read_mask[27] 
0          0          0          o_bit_field_read_mask[26] 
0          0          0          o_bit_field_read_mask[25] 
0          0          0          o_bit_field_read_mask[24] 
0          0          0          o_bit_field_read_mask[23] 
0          0          0          o_bit_field_read_mask[22] 
0          0          0          o_bit_field_read_mask[21] 
0          0          0          o_bit_field_read_mask[20] 
0          0          0          o_bit_field_read_mask[19] 
0          0          0          o_bit_field_read_mask[18] 
0          0          0          o_bit_field_read_mask[17] 
0          0          0          o_bit_field_read_mask[16] 
0          0          0          o_bit_field_read_mask[15] 
0          0          0          o_bit_field_read_mask[14] 
0          0          0          o_bit_field_read_mask[13] 
0          0          0          o_bit_field_read_mask[12] 
0          0          0          o_bit_field_read_mask[11] 
0          0          0          o_bit_field_read_mask[10] 
0          0          0          o_bit_field_read_mask[9]  
0          0          0          o_bit_field_read_mask[8]  
0          0          0          o_bit_field_read_mask[7]  
0          0          0          o_bit_field_read_mask[6]  
0          0          0          o_bit_field_read_mask[5]  
0          0          0          o_bit_field_read_mask[4]  
0          0          0          o_bit_field_read_mask[3]  
0          0          0          o_bit_field_read_mask[2]  
0          0          0          o_bit_field_read_mask[1]  
0          0          0          o_bit_field_read_mask[0]  
0          0          0          o_bit_field_write_mask[31] 
0          0          0          o_bit_field_write_mask[30] 
0          0          0          o_bit_field_write_mask[29] 
0          0          0          o_bit_field_write_mask[28] 
0          0          0          o_bit_field_write_mask[27] 
0          0          0          o_bit_field_write_mask[26] 
0          0          0          o_bit_field_write_mask[25] 
0          0          0          o_bit_field_write_mask[24] 
0          0          0          o_bit_field_write_mask[23] 
0          0          0          o_bit_field_write_mask[22] 
0          0          0          o_bit_field_write_mask[21] 
0          0          0          o_bit_field_write_mask[20] 
0          0          0          o_bit_field_write_mask[19] 
0          0          0          o_bit_field_write_mask[18] 
0          0          0          o_bit_field_write_mask[17] 
0          0          0          o_bit_field_write_mask[16] 
0          0          0          o_bit_field_write_mask[15] 
0          0          0          o_bit_field_write_mask[14] 
0          0          0          o_bit_field_write_mask[13] 
0          0          0          o_bit_field_write_mask[12] 
0          0          0          o_bit_field_write_mask[11] 
0          0          0          o_bit_field_write_mask[10] 
0          0          0          o_bit_field_write_mask[9] 
0          0          0          o_bit_field_write_mask[8] 
0          0          0          o_bit_field_write_mask[7] 
0          0          0          o_bit_field_write_mask[6] 
0          0          0          o_bit_field_write_mask[5] 
0          0          0          o_bit_field_write_mask[4] 
0          0          0          o_bit_field_write_mask[3] 
0          0          0          o_bit_field_write_mask[2] 
0          0          0          o_bit_field_write_mask[1] 
0          0          0          o_bit_field_write_mask[0] 
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          0          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          0          0          i_bit_field_value[0]      

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered signal bits: 305 of 318
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 318
Number of signal bits partially toggled(fall): 0 of 318

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_active         
0          0          0          o_register_ready          
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          0          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          0          0          o_register_value[0]       
0          0          0          i_additional_match        
0          0          0          o_bit_field_valid         
0          0          0          o_bit_field_read_mask[31] 
0          0          0          o_bit_field_read_mask[30] 
0          0          0          o_bit_field_read_mask[29] 
0          0          0          o_bit_field_read_mask[28] 
0          0          0          o_bit_field_read_mask[27] 
0          0          0          o_bit_field_read_mask[26] 
0          0          0          o_bit_field_read_mask[25] 
0          0          0          o_bit_field_read_mask[24] 
0          0          0          o_bit_field_read_mask[23] 
0          0          0          o_bit_field_read_mask[22] 
0          0          0          o_bit_field_read_mask[21] 
0          0          0          o_bit_field_read_mask[20] 
0          0          0          o_bit_field_read_mask[19] 
0          0          0          o_bit_field_read_mask[18] 
0          0          0          o_bit_field_read_mask[17] 
0          0          0          o_bit_field_read_mask[16] 
0          0          0          o_bit_field_read_mask[15] 
0          0          0          o_bit_field_read_mask[14] 
0          0          0          o_bit_field_read_mask[13] 
0          0          0          o_bit_field_read_mask[12] 
0          0          0          o_bit_field_read_mask[11] 
0          0          0          o_bit_field_read_mask[10] 
0          0          0          o_bit_field_read_mask[9]  
0          0          0          o_bit_field_read_mask[8]  
0          0          0          o_bit_field_read_mask[7]  
0          0          0          o_bit_field_read_mask[6]  
0          0          0          o_bit_field_read_mask[5]  
0          0          0          o_bit_field_read_mask[4]  
0          0          0          o_bit_field_read_mask[3]  
0          0          0          o_bit_field_read_mask[2]  
0          0          0          o_bit_field_read_mask[1]  
0          0          0          o_bit_field_read_mask[0]  
0          0          0          o_bit_field_write_mask[31] 
0          0          0          o_bit_field_write_mask[30] 
0          0          0          o_bit_field_write_mask[29] 
0          0          0          o_bit_field_write_mask[28] 
0          0          0          o_bit_field_write_mask[27] 
0          0          0          o_bit_field_write_mask[26] 
0          0          0          o_bit_field_write_mask[25] 
0          0          0          o_bit_field_write_mask[24] 
0          0          0          o_bit_field_write_mask[23] 
0          0          0          o_bit_field_write_mask[22] 
0          0          0          o_bit_field_write_mask[21] 
0          0          0          o_bit_field_write_mask[20] 
0          0          0          o_bit_field_write_mask[19] 
0          0          0          o_bit_field_write_mask[18] 
0          0          0          o_bit_field_write_mask[17] 
0          0          0          o_bit_field_write_mask[16] 
0          0          0          o_bit_field_write_mask[15] 
0          0          0          o_bit_field_write_mask[14] 
0          0          0          o_bit_field_write_mask[13] 
0          0          0          o_bit_field_write_mask[12] 
0          0          0          o_bit_field_write_mask[11] 
0          0          0          o_bit_field_write_mask[10] 
0          0          0          o_bit_field_write_mask[9] 
0          0          0          o_bit_field_write_mask[8] 
0          0          0          o_bit_field_write_mask[7] 
0          0          0          o_bit_field_write_mask[6] 
0          0          0          o_bit_field_write_mask[5] 
0          0          0          o_bit_field_write_mask[4] 
0          0          0          o_bit_field_write_mask[3] 
0          0          0          o_bit_field_write_mask[2] 
0          0          0          o_bit_field_write_mask[1] 
0          0          0          o_bit_field_write_mask[0] 
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          0          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          0          0          i_bit_field_value[0]      
0          0          0          w_match                   
0          0          0          w_active                  
0          0          0          w_frontdoor_valid         
0          0          0          w_backdoor_valid          
0          0          0          w_pending_valid           
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          0          0          w_read_data[0]            

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered signal bits: 12 of 16
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 16
Number of signal bits partially toggled(fall): 0 of 16

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_address[9]              
0          0          0          i_address[8]              
0          0          0          i_address[7]              
0          0          0          i_address[6]              
0          0          0          i_address[5]              
0          0          0          i_address[4]              
0          0          0          i_address[1]              
0          0          0          i_address[0]              
0          0          0          i_access[1]               
0          0          0          i_additional_match        
0          0          0          o_match                   
0          0          0          w_address_match           

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register.u_register_common.u_read_data_mux
Type name: rggen_mux
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered signal bits: 65 of 65
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 65
Number of signal bits partially toggled(fall): 0 of 65

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_select                  
0          0          0          i_data[31]                
0          0          0          i_data[30]                
0          0          0          i_data[29]                
0          0          0          i_data[28]                
0          0          0          i_data[27]                
0          0          0          i_data[26]                
0          0          0          i_data[25]                
0          0          0          i_data[24]                
0          0          0          i_data[23]                
0          0          0          i_data[22]                
0          0          0          i_data[21]                
0          0          0          i_data[20]                
0          0          0          i_data[19]                
0          0          0          i_data[18]                
0          0          0          i_data[17]                
0          0          0          i_data[16]                
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          0          0          i_data[1]                 
0          0          0          i_data[0]                 
0          0          0          o_data[31]                
0          0          0          o_data[30]                
0          0          0          o_data[29]                
0          0          0          o_data[28]                
0          0          0          o_data[27]                
0          0          0          o_data[26]                
0          0          0          o_data[25]                
0          0          0          o_data[24]                
0          0          0          o_data[23]                
0          0          0          o_data[22]                
0          0          0          o_data[21]                
0          0          0          o_data[20]                
0          0          0          o_data[19]                
0          0          0          o_data[18]                
0          0          0          o_data[17]                
0          0          0          o_data[16]                
0          0          0          o_data[15]                
0          0          0          o_data[14]                
0          0          0          o_data[13]                
0          0          0          o_data[12]                
0          0          0          o_data[11]                
0          0          0          o_data[10]                
0          0          0          o_data[9]                 
0          0          0          o_data[8]                 
0          0          0          o_data[7]                 
0          0          0          o_data[6]                 
0          0          0          o_data[5]                 
0          0          0          o_data[4]                 
0          0          0          o_data[3]                 
0          0          0          o_data[2]                 
0          0          0          o_data[1]                 
0          0          0          o_data[0]                 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.g_UE_FFE_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered signal bits: 458 of 461
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 461
Number of signal bits partially toggled(fall): 0 of 461

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_sw_valid                
0          0          0          i_sw_read_mask[31]        
0          0          0          i_sw_read_mask[30]        
0          0          0          i_sw_read_mask[29]        
0          0          0          i_sw_read_mask[28]        
0          0          0          i_sw_read_mask[27]        
0          0          0          i_sw_read_mask[26]        
0          0          0          i_sw_read_mask[25]        
0          0          0          i_sw_read_mask[24]        
0          0          0          i_sw_read_mask[23]        
0          0          0          i_sw_read_mask[22]        
0          0          0          i_sw_read_mask[21]        
0          0          0          i_sw_read_mask[20]        
0          0          0          i_sw_read_mask[19]        
0          0          0          i_sw_read_mask[18]        
0          0          0          i_sw_read_mask[17]        
0          0          0          i_sw_read_mask[16]        
0          0          0          i_sw_read_mask[15]        
0          0          0          i_sw_read_mask[14]        
0          0          0          i_sw_read_mask[13]        
0          0          0          i_sw_read_mask[12]        
0          0          0          i_sw_read_mask[11]        
0          0          0          i_sw_read_mask[10]        
0          0          0          i_sw_read_mask[9]         
0          0          0          i_sw_read_mask[8]         
0          0          0          i_sw_read_mask[7]         
0          0          0          i_sw_read_mask[6]         
0          0          0          i_sw_read_mask[5]         
0          0          0          i_sw_read_mask[4]         
0          0          0          i_sw_read_mask[3]         
0          0          0          i_sw_read_mask[2]         
0          0          0          i_sw_read_mask[1]         
0          0          0          i_sw_read_mask[0]         
0          0          0          i_sw_write_enable         
0          0          0          i_sw_write_mask[31]       
0          0          0          i_sw_write_mask[30]       
0          0          0          i_sw_write_mask[29]       
0          0          0          i_sw_write_mask[28]       
0          0          0          i_sw_write_mask[27]       
0          0          0          i_sw_write_mask[26]       
0          0          0          i_sw_write_mask[25]       
0          0          0          i_sw_write_mask[24]       
0          0          0          i_sw_write_mask[23]       
0          0          0          i_sw_write_mask[22]       
0          0          0          i_sw_write_mask[21]       
0          0          0          i_sw_write_mask[20]       
0          0          0          i_sw_write_mask[19]       
0          0          0          i_sw_write_mask[18]       
0          0          0          i_sw_write_mask[17]       
0          0          0          i_sw_write_mask[16]       
0          0          0          i_sw_write_mask[15]       
0          0          0          i_sw_write_mask[14]       
0          0          0          i_sw_write_mask[13]       
0          0          0          i_sw_write_mask[12]       
0          0          0          i_sw_write_mask[11]       
0          0          0          i_sw_write_mask[10]       
0          0          0          i_sw_write_mask[9]        
0          0          0          i_sw_write_mask[8]        
0          0          0          i_sw_write_mask[7]        
0          0          0          i_sw_write_mask[6]        
0          0          0          i_sw_write_mask[5]        
0          0          0          i_sw_write_mask[4]        
0          0          0          i_sw_write_mask[3]        
0          0          0          i_sw_write_mask[2]        
0          0          0          i_sw_write_mask[1]        
0          0          0          i_sw_write_mask[0]        
0          0          0          i_sw_write_data[31]       
0          0          0          i_sw_write_data[30]       
0          0          0          i_sw_write_data[29]       
0          0          0          i_sw_write_data[28]       
0          0          0          i_sw_write_data[27]       
0          0          0          i_sw_write_data[26]       
0          0          0          i_sw_write_data[25]       
0          0          0          i_sw_write_data[24]       
0          0          0          i_sw_write_data[23]       
0          0          0          i_sw_write_data[22]       
0          0          0          i_sw_write_data[21]       
0          0          0          i_sw_write_data[20]       
0          0          0          i_sw_write_data[19]       
0          0          0          i_sw_write_data[18]       
0          0          0          i_sw_write_data[17]       
0          0          0          i_sw_write_data[16]       
0          0          0          i_sw_write_data[15]       
0          0          0          i_sw_write_data[14]       
0          0          0          i_sw_write_data[13]       
0          0          0          i_sw_write_data[12]       
0          0          0          i_sw_write_data[11]       
0          0          0          i_sw_write_data[10]       
0          0          0          i_sw_write_data[9]        
0          0          0          i_sw_write_data[8]        
0          0          0          i_sw_write_data[7]        
0          0          0          i_sw_write_data[6]        
0          0          0          i_sw_write_data[5]        
0          0          0          i_sw_write_data[4]        
0          0          0          i_sw_write_data[3]        
0          0          0          i_sw_write_data[2]        
0          0          0          o_sw_read_data[31]        
0          0          0          o_sw_read_data[30]        
0          0          0          o_sw_read_data[29]        
0          0          0          o_sw_read_data[28]        
0          0          0          o_sw_read_data[27]        
0          0          0          o_sw_read_data[26]        
0          0          0          o_sw_read_data[25]        
0          0          0          o_sw_read_data[24]        
0          0          0          o_sw_read_data[23]        
0          0          0          o_sw_read_data[22]        
0          0          0          o_sw_read_data[21]        
0          0          0          o_sw_read_data[20]        
0          0          0          o_sw_read_data[19]        
0          0          0          o_sw_read_data[18]        
0          0          0          o_sw_read_data[17]        
0          0          0          o_sw_read_data[16]        
0          0          0          o_sw_read_data[15]        
0          0          0          o_sw_read_data[14]        
0          0          0          o_sw_read_data[13]        
0          0          0          o_sw_read_data[12]        
0          0          0          o_sw_read_data[11]        
0          0          0          o_sw_read_data[10]        
0          0          0          o_sw_read_data[9]         
0          0          0          o_sw_read_data[8]         
0          0          0          o_sw_read_data[7]         
0          0          0          o_sw_read_data[6]         
0          0          0          o_sw_read_data[5]         
0          0          0          o_sw_read_data[4]         
0          0          0          o_sw_read_data[3]         
0          0          0          o_sw_read_data[2]         
0          0          0          o_sw_read_data[1]         
0          0          0          o_sw_read_data[0]         
0          0          0          o_sw_value[31]            
0          0          0          o_sw_value[30]            
0          0          0          o_sw_value[29]            
0          0          0          o_sw_value[28]            
0          0          0          o_sw_value[27]            
0          0          0          o_sw_value[26]            
0          0          0          o_sw_value[25]            
0          0          0          o_sw_value[24]            
0          0          0          o_sw_value[23]            
0          0          0          o_sw_value[22]            
0          0          0          o_sw_value[21]            
0          0          0          o_sw_value[20]            
0          0          0          o_sw_value[19]            
0          0          0          o_sw_value[18]            
0          0          0          o_sw_value[17]            
0          0          0          o_sw_value[16]            
0          0          0          o_sw_value[15]            
0          0          0          o_sw_value[14]            
0          0          0          o_sw_value[13]            
0          0          0          o_sw_value[12]            
0          0          0          o_sw_value[11]            
0          0          0          o_sw_value[10]            
0          0          0          o_sw_value[9]             
0          0          0          o_sw_value[8]             
0          0          0          o_sw_value[7]             
0          0          0          o_sw_value[6]             
0          0          0          o_sw_value[5]             
0          0          0          o_sw_value[4]             
0          0          0          o_sw_value[3]             
0          0          0          o_sw_value[2]             
0          0          0          o_sw_value[1]             
0          0          0          o_sw_value[0]             
0          0          0          o_write_trigger           
0          0          0          o_read_trigger            
0          0          0          i_hw_write_enable         
0          0          0          i_hw_write_data[31]       
0          0          0          i_hw_write_data[30]       
0          0          0          i_hw_write_data[29]       
0          0          0          i_hw_write_data[28]       
0          0          0          i_hw_write_data[27]       
0          0          0          i_hw_write_data[26]       
0          0          0          i_hw_write_data[25]       
0          0          0          i_hw_write_data[24]       
0          0          0          i_hw_write_data[23]       
0          0          0          i_hw_write_data[22]       
0          0          0          i_hw_write_data[21]       
0          0          0          i_hw_write_data[20]       
0          0          0          i_hw_write_data[19]       
0          0          0          i_hw_write_data[18]       
0          0          0          i_hw_write_data[17]       
0          0          0          i_hw_write_data[16]       
0          0          0          i_hw_write_data[15]       
0          0          0          i_hw_write_data[14]       
0          0          0          i_hw_write_data[13]       
0          0          0          i_hw_write_data[12]       
0          0          0          i_hw_write_data[11]       
0          0          0          i_hw_write_data[10]       
0          0          0          i_hw_write_data[9]        
0          0          0          i_hw_write_data[8]        
0          0          0          i_hw_write_data[7]        
0          0          0          i_hw_write_data[6]        
0          0          0          i_hw_write_data[5]        
0          0          0          i_hw_write_data[4]        
0          0          0          i_hw_write_data[3]        
0          0          0          i_hw_write_data[2]        
0          0          0          i_hw_write_data[1]        
0          0          0          i_hw_write_data[0]        
0          0          0          i_hw_set[31]              
0          0          0          i_hw_set[30]              
0          0          0          i_hw_set[29]              
0          0          0          i_hw_set[28]              
0          0          0          i_hw_set[27]              
0          0          0          i_hw_set[26]              
0          0          0          i_hw_set[25]              
0          0          0          i_hw_set[24]              
0          0          0          i_hw_set[23]              
0          0          0          i_hw_set[22]              
0          0          0          i_hw_set[21]              
0          0          0          i_hw_set[20]              
0          0          0          i_hw_set[19]              
0          0          0          i_hw_set[18]              
0          0          0          i_hw_set[17]              
0          0          0          i_hw_set[16]              
0          0          0          i_hw_set[15]              
0          0          0          i_hw_set[14]              
0          0          0          i_hw_set[13]              
0          0          0          i_hw_set[12]              
0          0          0          i_hw_set[11]              
0          0          0          i_hw_set[10]              
0          0          0          i_hw_set[9]               
0          0          0          i_hw_set[8]               
0          0          0          i_hw_set[7]               
0          0          0          i_hw_set[6]               
0          0          0          i_hw_set[5]               
0          0          0          i_hw_set[4]               
0          0          0          i_hw_set[3]               
0          0          0          i_hw_set[2]               
0          0          0          i_hw_set[1]               
0          0          0          i_hw_set[0]               
0          0          0          i_hw_clear[31]            
0          0          0          i_hw_clear[30]            
0          0          0          i_hw_clear[29]            
0          0          0          i_hw_clear[28]            
0          0          0          i_hw_clear[27]            
0          0          0          i_hw_clear[26]            
0          0          0          i_hw_clear[25]            
0          0          0          i_hw_clear[24]            
0          0          0          i_hw_clear[23]            
0          0          0          i_hw_clear[22]            
0          0          0          i_hw_clear[21]            
0          0          0          i_hw_clear[20]            
0          0          0          i_hw_clear[19]            
0          0          0          i_hw_clear[18]            
0          0          0          i_hw_clear[17]            
0          0          0          i_hw_clear[16]            
0          0          0          i_hw_clear[15]            
0          0          0          i_hw_clear[14]            
0          0          0          i_hw_clear[13]            
0          0          0          i_hw_clear[12]            
0          0          0          i_hw_clear[11]            
0          0          0          i_hw_clear[10]            
0          0          0          i_hw_clear[9]             
0          0          0          i_hw_clear[8]             
0          0          0          i_hw_clear[7]             
0          0          0          i_hw_clear[6]             
0          0          0          i_hw_clear[5]             
0          0          0          i_hw_clear[4]             
0          0          0          i_hw_clear[3]             
0          0          0          i_hw_clear[2]             
0          0          0          i_hw_clear[1]             
0          0          0          i_hw_clear[0]             
0          0          0          i_value[31]               
0          0          0          i_value[30]               
0          0          0          i_value[29]               
0          0          0          i_value[28]               
0          0          0          i_value[27]               
0          0          0          i_value[26]               
0          0          0          i_value[25]               
0          0          0          i_value[24]               
0          0          0          i_value[23]               
0          0          0          i_value[22]               
0          0          0          i_value[21]               
0          0          0          i_value[20]               
0          0          0          i_value[19]               
0          0          0          i_value[18]               
0          0          0          i_value[17]               
0          0          0          i_value[16]               
0          0          0          i_value[15]               
0          0          0          i_value[14]               
0          0          0          i_value[13]               
0          0          0          i_value[12]               
0          0          0          i_value[11]               
0          0          0          i_value[10]               
0          0          0          i_value[9]                
0          0          0          i_value[8]                
0          0          0          i_value[7]                
0          0          0          i_value[6]                
0          0          0          i_value[5]                
0          0          0          i_value[4]                
0          0          0          i_value[3]                
0          0          0          i_value[2]                
0          0          0          i_value[1]                
0          0          0          i_value[0]                
0          0          0          i_mask[31]                
0          0          0          i_mask[30]                
0          0          0          i_mask[29]                
0          0          0          i_mask[28]                
0          0          0          i_mask[27]                
0          0          0          i_mask[26]                
0          0          0          i_mask[25]                
0          0          0          i_mask[24]                
0          0          0          i_mask[23]                
0          0          0          i_mask[22]                
0          0          0          i_mask[21]                
0          0          0          i_mask[20]                
0          0          0          i_mask[19]                
0          0          0          i_mask[18]                
0          0          0          i_mask[17]                
0          0          0          i_mask[16]                
0          0          0          i_mask[15]                
0          0          0          i_mask[14]                
0          0          0          i_mask[13]                
0          0          0          i_mask[12]                
0          0          0          i_mask[11]                
0          0          0          i_mask[10]                
0          0          0          i_mask[9]                 
0          0          0          i_mask[8]                 
0          0          0          i_mask[7]                 
0          0          0          i_mask[6]                 
0          0          0          i_mask[5]                 
0          0          0          i_mask[4]                 
0          0          0          i_mask[3]                 
0          0          0          i_mask[2]                 
0          0          0          i_mask[1]                 
0          0          0          i_mask[0]                 
0          0          0          o_value[31]               
0          0          0          o_value[30]               
0          0          0          o_value[29]               
0          0          0          o_value[28]               
0          0          0          o_value[27]               
0          0          0          o_value[26]               
0          0          0          o_value[25]               
0          0          0          o_value[24]               
0          0          0          o_value[23]               
0          0          0          o_value[22]               
0          0          0          o_value[21]               
0          0          0          o_value[20]               
0          0          0          o_value[19]               
0          0          0          o_value[18]               
0          0          0          o_value[17]               
0          0          0          o_value[16]               
0          0          0          o_value[15]               
0          0          0          o_value[14]               
0          0          0          o_value[13]               
0          0          0          o_value[12]               
0          0          0          o_value[11]               
0          0          0          o_value[10]               
0          0          0          o_value[9]                
0          0          0          o_value[8]                
0          0          0          o_value[7]                
0          0          0          o_value[6]                
0          0          0          o_value[5]                
0          0          0          o_value[4]                
0          0          0          o_value[3]                
0          0          0          o_value[2]                
0          0          0          o_value[1]                
0          0          0          o_value[0]                
0          0          0          o_value_unmasked[31]      
0          0          0          o_value_unmasked[30]      
0          0          0          o_value_unmasked[29]      
0          0          0          o_value_unmasked[28]      
0          0          0          o_value_unmasked[27]      
0          0          0          o_value_unmasked[26]      
0          0          0          o_value_unmasked[25]      
0          0          0          o_value_unmasked[24]      
0          0          0          o_value_unmasked[23]      
0          0          0          o_value_unmasked[22]      
0          0          0          o_value_unmasked[21]      
0          0          0          o_value_unmasked[20]      
0          0          0          o_value_unmasked[19]      
0          0          0          o_value_unmasked[18]      
0          0          0          o_value_unmasked[17]      
0          0          0          o_value_unmasked[16]      
0          0          0          o_value_unmasked[15]      
0          0          0          o_value_unmasked[14]      
0          0          0          o_value_unmasked[13]      
0          0          0          o_value_unmasked[12]      
0          0          0          o_value_unmasked[11]      
0          0          0          o_value_unmasked[10]      
0          0          0          o_value_unmasked[9]       
0          0          0          o_value_unmasked[8]       
0          0          0          o_value_unmasked[7]       
0          0          0          o_value_unmasked[6]       
0          0          0          o_value_unmasked[5]       
0          0          0          o_value_unmasked[4]       
0          0          0          o_value_unmasked[3]       
0          0          0          o_value_unmasked[2]       
0          0          0          o_value_unmasked[1]       
0          0          0          o_value_unmasked[0]       
0          0          0          w_sw_update[1]            
0          0          0          w_sw_update[0]            
0          0          0          w_sw_write_done           
0          0          0          w_hw_update               
0          0          0          w_trigger[1]              
0          0          0          w_trigger[0]              
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          0          0          w_read_data[0]            
0          0          0          w_value[31]               
0          0          0          w_value[30]               
0          0          0          w_value[29]               
0          0          0          w_value[28]               
0          0          0          w_value[27]               
0          0          0          w_value[26]               
0          0          0          w_value[25]               
0          0          0          w_value[24]               
0          0          0          w_value[23]               
0          0          0          w_value[22]               
0          0          0          w_value[21]               
0          0          0          w_value[20]               
0          0          0          w_value[19]               
0          0          0          w_value[18]               
0          0          0          w_value[17]               
0          0          0          w_value[16]               
0          0          0          w_value[15]               
0          0          0          w_value[14]               
0          0          0          w_value[13]               
0          0          0          w_value[12]               
0          0          0          w_value[11]               
0          0          0          w_value[10]               
0          0          0          w_value[9]                
0          0          0          w_value[8]                
0          0          0          w_value[7]                
0          0          0          w_value[6]                
0          0          0          w_value[5]                
0          0          0          w_value[4]                
0          0          0          w_value[3]                
0          0          0          w_value[2]                
0          0          0          w_value[1]                
0          0          0          w_value[0]                

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFD_REG.u_register
Type name: rggen_default_register
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_default_register.v
Number of uncovered signal bits: 267 of 280
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 280
Number of signal bits partially toggled(fall): 0 of 280

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_active         
0          0          0          o_register_ready          
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          0          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          0          0          o_register_value[0]       
0          0          0          o_bit_field_valid         
0          0          0          o_bit_field_read_mask[31] 
0          0          0          o_bit_field_read_mask[30] 
0          0          0          o_bit_field_read_mask[29] 
0          0          0          o_bit_field_read_mask[28] 
0          0          0          o_bit_field_read_mask[27] 
0          0          0          o_bit_field_read_mask[26] 
0          0          0          o_bit_field_read_mask[25] 
0          0          0          o_bit_field_read_mask[24] 
0          0          0          o_bit_field_read_mask[23] 
0          0          0          o_bit_field_read_mask[22] 
0          0          0          o_bit_field_read_mask[21] 
0          0          0          o_bit_field_read_mask[20] 
0          0          0          o_bit_field_read_mask[19] 
0          0          0          o_bit_field_read_mask[18] 
0          0          0          o_bit_field_read_mask[17] 
0          0          0          o_bit_field_read_mask[16] 
0          0          0          o_bit_field_read_mask[15] 
0          0          0          o_bit_field_read_mask[14] 
0          0          0          o_bit_field_read_mask[13] 
0          0          0          o_bit_field_read_mask[12] 
0          0          0          o_bit_field_read_mask[11] 
0          0          0          o_bit_field_read_mask[10] 
0          0          0          o_bit_field_read_mask[9]  
0          0          0          o_bit_field_read_mask[8]  
0          0          0          o_bit_field_read_mask[7]  
0          0          0          o_bit_field_read_mask[6]  
0          0          0          o_bit_field_read_mask[5]  
0          0          0          o_bit_field_read_mask[4]  
0          0          0          o_bit_field_read_mask[3]  
0          0          0          o_bit_field_read_mask[2]  
0          0          0          o_bit_field_read_mask[1]  
0          0          0          o_bit_field_read_mask[0]  
0          0          0          o_bit_field_write_mask[31] 
0          0          0          o_bit_field_write_mask[30] 
0          0          0          o_bit_field_write_mask[29] 
0          0          0          o_bit_field_write_mask[28] 
0          0          0          o_bit_field_write_mask[27] 
0          0          0          o_bit_field_write_mask[26] 
0          0          0          o_bit_field_write_mask[25] 
0          0          0          o_bit_field_write_mask[24] 
0          0          0          o_bit_field_write_mask[23] 
0          0          0          o_bit_field_write_mask[22] 
0          0          0          o_bit_field_write_mask[21] 
0          0          0          o_bit_field_write_mask[20] 
0          0          0          o_bit_field_write_mask[19] 
0          0          0          o_bit_field_write_mask[18] 
0          0          0          o_bit_field_write_mask[17] 
0          0          0          o_bit_field_write_mask[16] 
0          0          0          o_bit_field_write_mask[15] 
0          0          0          o_bit_field_write_mask[14] 
0          0          0          o_bit_field_write_mask[13] 
0          0          0          o_bit_field_write_mask[12] 
0          0          0          o_bit_field_write_mask[11] 
0          0          0          o_bit_field_write_mask[10] 
0          0          0          o_bit_field_write_mask[9] 
0          0          0          o_bit_field_write_mask[8] 
0          0          0          o_bit_field_write_mask[7] 
0          0          0          o_bit_field_write_mask[6] 
0          0          0          o_bit_field_write_mask[5] 
0          0          0          o_bit_field_write_mask[4] 
0          0          0          o_bit_field_write_mask[3] 
0          0          0          o_bit_field_write_mask[2] 
0          0          0          o_bit_field_write_mask[1] 
0          0          0          o_bit_field_write_mask[0] 
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          0          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          0          0          i_bit_field_value[0]      

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFD_REG.u_register.u_register_common
Type name: rggen_register_common
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v
Number of uncovered signal bits: 305 of 318
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 318
Number of signal bits partially toggled(fall): 0 of 318

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_active         
0          0          0          o_register_ready          
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          0          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          0          0          o_register_value[0]       
0          0          0          i_additional_match        
0          0          0          o_bit_field_valid         
0          0          0          o_bit_field_read_mask[31] 
0          0          0          o_bit_field_read_mask[30] 
0          0          0          o_bit_field_read_mask[29] 
0          0          0          o_bit_field_read_mask[28] 
0          0          0          o_bit_field_read_mask[27] 
0          0          0          o_bit_field_read_mask[26] 
0          0          0          o_bit_field_read_mask[25] 
0          0          0          o_bit_field_read_mask[24] 
0          0          0          o_bit_field_read_mask[23] 
0          0          0          o_bit_field_read_mask[22] 
0          0          0          o_bit_field_read_mask[21] 
0          0          0          o_bit_field_read_mask[20] 
0          0          0          o_bit_field_read_mask[19] 
0          0          0          o_bit_field_read_mask[18] 
0          0          0          o_bit_field_read_mask[17] 
0          0          0          o_bit_field_read_mask[16] 
0          0          0          o_bit_field_read_mask[15] 
0          0          0          o_bit_field_read_mask[14] 
0          0          0          o_bit_field_read_mask[13] 
0          0          0          o_bit_field_read_mask[12] 
0          0          0          o_bit_field_read_mask[11] 
0          0          0          o_bit_field_read_mask[10] 
0          0          0          o_bit_field_read_mask[9]  
0          0          0          o_bit_field_read_mask[8]  
0          0          0          o_bit_field_read_mask[7]  
0          0          0          o_bit_field_read_mask[6]  
0          0          0          o_bit_field_read_mask[5]  
0          0          0          o_bit_field_read_mask[4]  
0          0          0          o_bit_field_read_mask[3]  
0          0          0          o_bit_field_read_mask[2]  
0          0          0          o_bit_field_read_mask[1]  
0          0          0          o_bit_field_read_mask[0]  
0          0          0          o_bit_field_write_mask[31] 
0          0          0          o_bit_field_write_mask[30] 
0          0          0          o_bit_field_write_mask[29] 
0          0          0          o_bit_field_write_mask[28] 
0          0          0          o_bit_field_write_mask[27] 
0          0          0          o_bit_field_write_mask[26] 
0          0          0          o_bit_field_write_mask[25] 
0          0          0          o_bit_field_write_mask[24] 
0          0          0          o_bit_field_write_mask[23] 
0          0          0          o_bit_field_write_mask[22] 
0          0          0          o_bit_field_write_mask[21] 
0          0          0          o_bit_field_write_mask[20] 
0          0          0          o_bit_field_write_mask[19] 
0          0          0          o_bit_field_write_mask[18] 
0          0          0          o_bit_field_write_mask[17] 
0          0          0          o_bit_field_write_mask[16] 
0          0          0          o_bit_field_write_mask[15] 
0          0          0          o_bit_field_write_mask[14] 
0          0          0          o_bit_field_write_mask[13] 
0          0          0          o_bit_field_write_mask[12] 
0          0          0          o_bit_field_write_mask[11] 
0          0          0          o_bit_field_write_mask[10] 
0          0          0          o_bit_field_write_mask[9] 
0          0          0          o_bit_field_write_mask[8] 
0          0          0          o_bit_field_write_mask[7] 
0          0          0          o_bit_field_write_mask[6] 
0          0          0          o_bit_field_write_mask[5] 
0          0          0          o_bit_field_write_mask[4] 
0          0          0          o_bit_field_write_mask[3] 
0          0          0          o_bit_field_write_mask[2] 
0          0          0          o_bit_field_write_mask[1] 
0          0          0          o_bit_field_write_mask[0] 
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          0          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          0          0          i_bit_field_value[0]      
0          0          0          w_match                   
0          0          0          w_active                  
0          0          0          w_frontdoor_valid         
0          0          0          w_backdoor_valid          
0          0          0          w_pending_valid           
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          0          0          w_read_data[0]            

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFD_REG.u_register.u_register_common.g_decoder[0].u_decoder
Type name: rggen_address_decoder
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_address_decoder.v
Number of uncovered signal bits: 12 of 16
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 16
Number of signal bits partially toggled(fall): 0 of 16

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_address[9]              
0          0          0          i_address[8]              
0          0          0          i_address[7]              
0          0          0          i_address[6]              
0          0          0          i_address[5]              
0          0          0          i_address[4]              
0          0          0          i_address[1]              
0          0          0          i_address[0]              
0          0          0          i_access[1]               
0          0          0          i_additional_match        
0          0          0          o_match                   
0          0          0          w_address_match           

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFD_REG.u_register.u_register_common.u_read_data_mux
Type name: rggen_mux
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_mux.v
Number of uncovered signal bits: 65 of 65
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 0 of 65
Number of signal bits partially toggled(fall): 0 of 65

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          i_select                  
0          0          0          i_data[31]                
0          0          0          i_data[30]                
0          0          0          i_data[29]                
0          0          0          i_data[28]                
0          0          0          i_data[27]                
0          0          0          i_data[26]                
0          0          0          i_data[25]                
0          0          0          i_data[24]                
0          0          0          i_data[23]                
0          0          0          i_data[22]                
0          0          0          i_data[21]                
0          0          0          i_data[20]                
0          0          0          i_data[19]                
0          0          0          i_data[18]                
0          0          0          i_data[17]                
0          0          0          i_data[16]                
0          0          0          i_data[15]                
0          0          0          i_data[14]                
0          0          0          i_data[13]                
0          0          0          i_data[12]                
0          0          0          i_data[11]                
0          0          0          i_data[10]                
0          0          0          i_data[9]                 
0          0          0          i_data[8]                 
0          0          0          i_data[7]                 
0          0          0          i_data[6]                 
0          0          0          i_data[5]                 
0          0          0          i_data[4]                 
0          0          0          i_data[3]                 
0          0          0          i_data[2]                 
0          0          0          i_data[1]                 
0          0          0          i_data[0]                 
0          0          0          o_data[31]                
0          0          0          o_data[30]                
0          0          0          o_data[29]                
0          0          0          o_data[28]                
0          0          0          o_data[27]                
0          0          0          o_data[26]                
0          0          0          o_data[25]                
0          0          0          o_data[24]                
0          0          0          o_data[23]                
0          0          0          o_data[22]                
0          0          0          o_data[21]                
0          0          0          o_data[20]                
0          0          0          o_data[19]                
0          0          0          o_data[18]                
0          0          0          o_data[17]                
0          0          0          o_data[16]                
0          0          0          o_data[15]                
0          0          0          o_data[14]                
0          0          0          o_data[13]                
0          0          0          o_data[12]                
0          0          0          o_data[11]                
0          0          0          o_data[10]                
0          0          0          o_data[9]                 
0          0          0          o_data[8]                 
0          0          0          o_data[7]                 
0          0          0          o_data[6]                 
0          0          0          o_data[5]                 
0          0          0          o_data[4]                 
0          0          0          o_data[3]                 
0          0          0          o_data[2]                 
0          0          0          o_data[1]                 
0          0          0          o_data[0]                 

Instance name: zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFD_REG.g_UE_FFD_REG.u_bit_field
Type name: rggen_bit_field
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_bit_field.v
Number of uncovered signal bits: 458 of 461
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 461
Number of signal bits partially toggled(fall): 0 of 461

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_sw_valid                
0          0          0          i_sw_read_mask[31]        
0          0          0          i_sw_read_mask[30]        
0          0          0          i_sw_read_mask[29]        
0          0          0          i_sw_read_mask[28]        
0          0          0          i_sw_read_mask[27]        
0          0          0          i_sw_read_mask[26]        
0          0          0          i_sw_read_mask[25]        
0          0          0          i_sw_read_mask[24]        
0          0          0          i_sw_read_mask[23]        
0          0          0          i_sw_read_mask[22]        
0          0          0          i_sw_read_mask[21]        
0          0          0          i_sw_read_mask[20]        
0          0          0          i_sw_read_mask[19]        
0          0          0          i_sw_read_mask[18]        
0          0          0          i_sw_read_mask[17]        
0          0          0          i_sw_read_mask[16]        
0          0          0          i_sw_read_mask[15]        
0          0          0          i_sw_read_mask[14]        
0          0          0          i_sw_read_mask[13]        
0          0          0          i_sw_read_mask[12]        
0          0          0          i_sw_read_mask[11]        
0          0          0          i_sw_read_mask[10]        
0          0          0          i_sw_read_mask[9]         
0          0          0          i_sw_read_mask[8]         
0          0          0          i_sw_read_mask[7]         
0          0          0          i_sw_read_mask[6]         
0          0          0          i_sw_read_mask[5]         
0          0          0          i_sw_read_mask[4]         
0          0          0          i_sw_read_mask[3]         
0          0          0          i_sw_read_mask[2]         
0          0          0          i_sw_read_mask[1]         
0          0          0          i_sw_read_mask[0]         
0          0          0          i_sw_write_enable         
0          0          0          i_sw_write_mask[31]       
0          0          0          i_sw_write_mask[30]       
0          0          0          i_sw_write_mask[29]       
0          0          0          i_sw_write_mask[28]       
0          0          0          i_sw_write_mask[27]       
0          0          0          i_sw_write_mask[26]       
0          0          0          i_sw_write_mask[25]       
0          0          0          i_sw_write_mask[24]       
0          0          0          i_sw_write_mask[23]       
0          0          0          i_sw_write_mask[22]       
0          0          0          i_sw_write_mask[21]       
0          0          0          i_sw_write_mask[20]       
0          0          0          i_sw_write_mask[19]       
0          0          0          i_sw_write_mask[18]       
0          0          0          i_sw_write_mask[17]       
0          0          0          i_sw_write_mask[16]       
0          0          0          i_sw_write_mask[15]       
0          0          0          i_sw_write_mask[14]       
0          0          0          i_sw_write_mask[13]       
0          0          0          i_sw_write_mask[12]       
0          0          0          i_sw_write_mask[11]       
0          0          0          i_sw_write_mask[10]       
0          0          0          i_sw_write_mask[9]        
0          0          0          i_sw_write_mask[8]        
0          0          0          i_sw_write_mask[7]        
0          0          0          i_sw_write_mask[6]        
0          0          0          i_sw_write_mask[5]        
0          0          0          i_sw_write_mask[4]        
0          0          0          i_sw_write_mask[3]        
0          0          0          i_sw_write_mask[2]        
0          0          0          i_sw_write_mask[1]        
0          0          0          i_sw_write_mask[0]        
0          0          0          i_sw_write_data[31]       
0          0          0          i_sw_write_data[30]       
0          0          0          i_sw_write_data[29]       
0          0          0          i_sw_write_data[28]       
0          0          0          i_sw_write_data[27]       
0          0          0          i_sw_write_data[26]       
0          0          0          i_sw_write_data[25]       
0          0          0          i_sw_write_data[24]       
0          0          0          i_sw_write_data[23]       
0          0          0          i_sw_write_data[22]       
0          0          0          i_sw_write_data[21]       
0          0          0          i_sw_write_data[20]       
0          0          0          i_sw_write_data[19]       
0          0          0          i_sw_write_data[18]       
0          0          0          i_sw_write_data[17]       
0          0          0          i_sw_write_data[16]       
0          0          0          i_sw_write_data[15]       
0          0          0          i_sw_write_data[14]       
0          0          0          i_sw_write_data[13]       
0          0          0          i_sw_write_data[12]       
0          0          0          i_sw_write_data[11]       
0          0          0          i_sw_write_data[10]       
0          0          0          i_sw_write_data[9]        
0          0          0          i_sw_write_data[8]        
0          0          0          i_sw_write_data[7]        
0          0          0          i_sw_write_data[6]        
0          0          0          i_sw_write_data[5]        
0          0          0          i_sw_write_data[4]        
0          0          0          i_sw_write_data[3]        
0          0          0          i_sw_write_data[2]        
0          0          0          o_sw_read_data[31]        
0          0          0          o_sw_read_data[30]        
0          0          0          o_sw_read_data[29]        
0          0          0          o_sw_read_data[28]        
0          0          0          o_sw_read_data[27]        
0          0          0          o_sw_read_data[26]        
0          0          0          o_sw_read_data[25]        
0          0          0          o_sw_read_data[24]        
0          0          0          o_sw_read_data[23]        
0          0          0          o_sw_read_data[22]        
0          0          0          o_sw_read_data[21]        
0          0          0          o_sw_read_data[20]        
0          0          0          o_sw_read_data[19]        
0          0          0          o_sw_read_data[18]        
0          0          0          o_sw_read_data[17]        
0          0          0          o_sw_read_data[16]        
0          0          0          o_sw_read_data[15]        
0          0          0          o_sw_read_data[14]        
0          0          0          o_sw_read_data[13]        
0          0          0          o_sw_read_data[12]        
0          0          0          o_sw_read_data[11]        
0          0          0          o_sw_read_data[10]        
0          0          0          o_sw_read_data[9]         
0          0          0          o_sw_read_data[8]         
0          0          0          o_sw_read_data[7]         
0          0          0          o_sw_read_data[6]         
0          0          0          o_sw_read_data[5]         
0          0          0          o_sw_read_data[4]         
0          0          0          o_sw_read_data[3]         
0          0          0          o_sw_read_data[2]         
0          0          0          o_sw_read_data[1]         
0          0          0          o_sw_read_data[0]         
0          0          0          o_sw_value[31]            
0          0          0          o_sw_value[30]            
0          0          0          o_sw_value[29]            
0          0          0          o_sw_value[28]            
0          0          0          o_sw_value[27]            
0          0          0          o_sw_value[26]            
0          0          0          o_sw_value[25]            
0          0          0          o_sw_value[24]            
0          0          0          o_sw_value[23]            
0          0          0          o_sw_value[22]            
0          0          0          o_sw_value[21]            
0          0          0          o_sw_value[20]            
0          0          0          o_sw_value[19]            
0          0          0          o_sw_value[18]            
0          0          0          o_sw_value[17]            
0          0          0          o_sw_value[16]            
0          0          0          o_sw_value[15]            
0          0          0          o_sw_value[14]            
0          0          0          o_sw_value[13]            
0          0          0          o_sw_value[12]            
0          0          0          o_sw_value[11]            
0          0          0          o_sw_value[10]            
0          0          0          o_sw_value[9]             
0          0          0          o_sw_value[8]             
0          0          0          o_sw_value[7]             
0          0          0          o_sw_value[6]             
0          0          0          o_sw_value[5]             
0          0          0          o_sw_value[4]             
0          0          0          o_sw_value[3]             
0          0          0          o_sw_value[2]             
0          0          0          o_sw_value[1]             
0          0          0          o_sw_value[0]             
0          0          0          o_write_trigger           
0          0          0          o_read_trigger            
0          0          0          i_hw_write_enable         
0          0          0          i_hw_write_data[31]       
0          0          0          i_hw_write_data[30]       
0          0          0          i_hw_write_data[29]       
0          0          0          i_hw_write_data[28]       
0          0          0          i_hw_write_data[27]       
0          0          0          i_hw_write_data[26]       
0          0          0          i_hw_write_data[25]       
0          0          0          i_hw_write_data[24]       
0          0          0          i_hw_write_data[23]       
0          0          0          i_hw_write_data[22]       
0          0          0          i_hw_write_data[21]       
0          0          0          i_hw_write_data[20]       
0          0          0          i_hw_write_data[19]       
0          0          0          i_hw_write_data[18]       
0          0          0          i_hw_write_data[17]       
0          0          0          i_hw_write_data[16]       
0          0          0          i_hw_write_data[15]       
0          0          0          i_hw_write_data[14]       
0          0          0          i_hw_write_data[13]       
0          0          0          i_hw_write_data[12]       
0          0          0          i_hw_write_data[11]       
0          0          0          i_hw_write_data[10]       
0          0          0          i_hw_write_data[9]        
0          0          0          i_hw_write_data[8]        
0          0          0          i_hw_write_data[7]        
0          0          0          i_hw_write_data[6]        
0          0          0          i_hw_write_data[5]        
0          0          0          i_hw_write_data[4]        
0          0          0          i_hw_write_data[3]        
0          0          0          i_hw_write_data[2]        
0          0          0          i_hw_write_data[1]        
0          0          0          i_hw_write_data[0]        
0          0          0          i_hw_set[31]              
0          0          0          i_hw_set[30]              
0          0          0          i_hw_set[29]              
0          0          0          i_hw_set[28]              
0          0          0          i_hw_set[27]              
0          0          0          i_hw_set[26]              
0          0          0          i_hw_set[25]              
0          0          0          i_hw_set[24]              
0          0          0          i_hw_set[23]              
0          0          0          i_hw_set[22]              
0          0          0          i_hw_set[21]              
0          0          0          i_hw_set[20]              
0          0          0          i_hw_set[19]              
0          0          0          i_hw_set[18]              
0          0          0          i_hw_set[17]              
0          0          0          i_hw_set[16]              
0          0          0          i_hw_set[15]              
0          0          0          i_hw_set[14]              
0          0          0          i_hw_set[13]              
0          0          0          i_hw_set[12]              
0          0          0          i_hw_set[11]              
0          0          0          i_hw_set[10]              
0          0          0          i_hw_set[9]               
0          0          0          i_hw_set[8]               
0          0          0          i_hw_set[7]               
0          0          0          i_hw_set[6]               
0          0          0          i_hw_set[5]               
0          0          0          i_hw_set[4]               
0          0          0          i_hw_set[3]               
0          0          0          i_hw_set[2]               
0          0          0          i_hw_set[1]               
0          0          0          i_hw_set[0]               
0          0          0          i_hw_clear[31]            
0          0          0          i_hw_clear[30]            
0          0          0          i_hw_clear[29]            
0          0          0          i_hw_clear[28]            
0          0          0          i_hw_clear[27]            
0          0          0          i_hw_clear[26]            
0          0          0          i_hw_clear[25]            
0          0          0          i_hw_clear[24]            
0          0          0          i_hw_clear[23]            
0          0          0          i_hw_clear[22]            
0          0          0          i_hw_clear[21]            
0          0          0          i_hw_clear[20]            
0          0          0          i_hw_clear[19]            
0          0          0          i_hw_clear[18]            
0          0          0          i_hw_clear[17]            
0          0          0          i_hw_clear[16]            
0          0          0          i_hw_clear[15]            
0          0          0          i_hw_clear[14]            
0          0          0          i_hw_clear[13]            
0          0          0          i_hw_clear[12]            
0          0          0          i_hw_clear[11]            
0          0          0          i_hw_clear[10]            
0          0          0          i_hw_clear[9]             
0          0          0          i_hw_clear[8]             
0          0          0          i_hw_clear[7]             
0          0          0          i_hw_clear[6]             
0          0          0          i_hw_clear[5]             
0          0          0          i_hw_clear[4]             
0          0          0          i_hw_clear[3]             
0          0          0          i_hw_clear[2]             
0          0          0          i_hw_clear[1]             
0          0          0          i_hw_clear[0]             
0          0          0          i_value[31]               
0          0          0          i_value[30]               
0          0          0          i_value[29]               
0          0          0          i_value[28]               
0          0          0          i_value[27]               
0          0          0          i_value[26]               
0          0          0          i_value[25]               
0          0          0          i_value[24]               
0          0          0          i_value[23]               
0          0          0          i_value[22]               
0          0          0          i_value[21]               
0          0          0          i_value[20]               
0          0          0          i_value[19]               
0          0          0          i_value[18]               
0          0          0          i_value[17]               
0          0          0          i_value[16]               
0          0          0          i_value[15]               
0          0          0          i_value[14]               
0          0          0          i_value[13]               
0          0          0          i_value[12]               
0          0          0          i_value[11]               
0          0          0          i_value[10]               
0          0          0          i_value[9]                
0          0          0          i_value[8]                
0          0          0          i_value[7]                
0          0          0          i_value[6]                
0          0          0          i_value[5]                
0          0          0          i_value[4]                
0          0          0          i_value[3]                
0          0          0          i_value[2]                
0          0          0          i_value[1]                
0          0          0          i_value[0]                
0          0          0          i_mask[31]                
0          0          0          i_mask[30]                
0          0          0          i_mask[29]                
0          0          0          i_mask[28]                
0          0          0          i_mask[27]                
0          0          0          i_mask[26]                
0          0          0          i_mask[25]                
0          0          0          i_mask[24]                
0          0          0          i_mask[23]                
0          0          0          i_mask[22]                
0          0          0          i_mask[21]                
0          0          0          i_mask[20]                
0          0          0          i_mask[19]                
0          0          0          i_mask[18]                
0          0          0          i_mask[17]                
0          0          0          i_mask[16]                
0          0          0          i_mask[15]                
0          0          0          i_mask[14]                
0          0          0          i_mask[13]                
0          0          0          i_mask[12]                
0          0          0          i_mask[11]                
0          0          0          i_mask[10]                
0          0          0          i_mask[9]                 
0          0          0          i_mask[8]                 
0          0          0          i_mask[7]                 
0          0          0          i_mask[6]                 
0          0          0          i_mask[5]                 
0          0          0          i_mask[4]                 
0          0          0          i_mask[3]                 
0          0          0          i_mask[2]                 
0          0          0          i_mask[1]                 
0          0          0          i_mask[0]                 
0          0          0          o_value[31]               
0          0          0          o_value[30]               
0          0          0          o_value[29]               
0          0          0          o_value[28]               
0          0          0          o_value[27]               
0          0          0          o_value[26]               
0          0          0          o_value[25]               
0          0          0          o_value[24]               
0          0          0          o_value[23]               
0          0          0          o_value[22]               
0          0          0          o_value[21]               
0          0          0          o_value[20]               
0          0          0          o_value[19]               
0          0          0          o_value[18]               
0          0          0          o_value[17]               
0          0          0          o_value[16]               
0          0          0          o_value[15]               
0          0          0          o_value[14]               
0          0          0          o_value[13]               
0          0          0          o_value[12]               
0          0          0          o_value[11]               
0          0          0          o_value[10]               
0          0          0          o_value[9]                
0          0          0          o_value[8]                
0          0          0          o_value[7]                
0          0          0          o_value[6]                
0          0          0          o_value[5]                
0          0          0          o_value[4]                
0          0          0          o_value[3]                
0          0          0          o_value[2]                
0          0          0          o_value[1]                
0          0          0          o_value[0]                
0          0          0          o_value_unmasked[31]      
0          0          0          o_value_unmasked[30]      
0          0          0          o_value_unmasked[29]      
0          0          0          o_value_unmasked[28]      
0          0          0          o_value_unmasked[27]      
0          0          0          o_value_unmasked[26]      
0          0          0          o_value_unmasked[25]      
0          0          0          o_value_unmasked[24]      
0          0          0          o_value_unmasked[23]      
0          0          0          o_value_unmasked[22]      
0          0          0          o_value_unmasked[21]      
0          0          0          o_value_unmasked[20]      
0          0          0          o_value_unmasked[19]      
0          0          0          o_value_unmasked[18]      
0          0          0          o_value_unmasked[17]      
0          0          0          o_value_unmasked[16]      
0          0          0          o_value_unmasked[15]      
0          0          0          o_value_unmasked[14]      
0          0          0          o_value_unmasked[13]      
0          0          0          o_value_unmasked[12]      
0          0          0          o_value_unmasked[11]      
0          0          0          o_value_unmasked[10]      
0          0          0          o_value_unmasked[9]       
0          0          0          o_value_unmasked[8]       
0          0          0          o_value_unmasked[7]       
0          0          0          o_value_unmasked[6]       
0          0          0          o_value_unmasked[5]       
0          0          0          o_value_unmasked[4]       
0          0          0          o_value_unmasked[3]       
0          0          0          o_value_unmasked[2]       
0          0          0          o_value_unmasked[1]       
0          0          0          o_value_unmasked[0]       
0          0          0          w_sw_update[1]            
0          0          0          w_sw_update[0]            
0          0          0          w_sw_write_done           
0          0          0          w_hw_update               
0          0          0          w_trigger[1]              
0          0          0          w_trigger[0]              
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          0          0          w_read_data[0]            
0          0          0          w_value[31]               
0          0          0          w_value[30]               
0          0          0          w_value[29]               
0          0          0          w_value[28]               
0          0          0          w_value[27]               
0          0          0          w_value[26]               
0          0          0          w_value[25]               
0          0          0          w_value[24]               
0          0          0          w_value[23]               
0          0          0          w_value[22]               
0          0          0          w_value[21]               
0          0          0          w_value[20]               
0          0          0          w_value[19]               
0          0          0          w_value[18]               
0          0          0          w_value[17]               
0          0          0          w_value[16]               
0          0          0          w_value[15]               
0          0          0          w_value[14]               
0          0          0          w_value[13]               
0          0          0          w_value[12]               
0          0          0          w_value[11]               
0          0          0          w_value[10]               
0          0          0          w_value[9]                
0          0          0          w_value[8]                
0          0          0          w_value[7]                
0          0          0          w_value[6]                
0          0          0          w_value[5]                
0          0          0          w_value[4]                
0          0          0          w_value[3]                
0          0          0          w_value[2]                
0          0          0          w_value[1]                
0          0          0          w_value[0]                

Instance name: zmc_axi4_top.dual_port_ram_inst
Type name: dual_port_ram
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/dual_port_ram.sv
Number of uncovered signal bits: 3 of 111
Number of unreachable signal bits: 0
Number of signal bits partially toggled(rise): 1 of 111
Number of signal bits partially toggled(fall): 0 of 111

Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          RAM_rstn                  
0          0          0          RAM_rd_addr[13]           
0          0          0          RAM_rd_addr[12]           

Uncovered Fsm Detail Report, Instance Based
===========================================

Instance name: zmc_axi4_top.axi4_slave_inst
Type name: axi4_slave
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/AXI4_slave.sv
State register: wr_present_state
Number of uncovered states: 0 of 4
Number of uncovered transitions: 1 of 5

Transition Coverage:
====================
P-State              N-State              Visits 
-------------------------------------------------
WR_RESP              WR_DATA              0      


Uncovered Assertion Detail Report, Instance Based
=================================================

Uncovered CoverGroup Detail Report, Instance Based
==================================================

Instance name: uvm_pkg.uvm_test_top.env.cov1
Type name: mc_uvm_pkg
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/Verification/UVME/uvm_pkg/mc_uvm_pkg.sv
Include Files:
    /home/sgeuser33/Prajwal/memory_controller_with_ECC/Verification/UVME/env/mc_coverage_collector.sv
Number of uncovered cover bins: 6 of 41

Name                           Average, Covered Grade         Line  Source Code                    
---------------------------------------------------------------------------------------------------
input_signals_cg               89.22%, 84.62% (22/26)         9 (mc_coverage_collector.sv) covergroup input_signals_cg(); 
|--cp_rst                      50.00% (1/2)                   13 (mc_coverage_collector.sv) cp_rst: coverpoint axi_seq_item.zmc_top_rstn 
| |--low                       0.00% (0/1)                    15 (mc_coverage_collector.sv) bins low    = {0};             
|--cp_soft_reset               50.00% (1/2)                   19 (mc_coverage_collector.sv) cp_soft_reset: coverpoint axi_seq_item.zmc_top_sw_rst 
| |--active                    0.00% (0/1)                    20 (mc_coverage_collector.sv) {bins active = {1};            
|--cp_mem_init                 50.00% (1/2)                   24 (mc_coverage_collector.sv) cp_mem_init: coverpoint axi_seq_item.zmc_top_mem_init 
| |--high                      0.00% (0/1)                    26 (mc_coverage_collector.sv) bins high = {1};               
|--cp_awaddr                   66.67% (2/3)                   30 (mc_coverage_collector.sv) cp_awaddr: coverpoint axi_seq_item.awaddr 
| |--low_range                 0.00% (0/1)                    31 (mc_coverage_collector.sv) {bins low_range   = {[32'h0000_0000 : 32'h0000_FFFF]}; 
output_signals_cg              93.06%, 86.67% (13/15)         91 (mc_coverage_collector.sv) covergroup output_signals_cg(); 
|--cp_mem_init_ack             50.00% (1/2)                   135 (mc_coverage_collector.sv) cp_mem_init_ack: coverpoint axi_seq_item.MEM_init_ACK 
| |--ack_received              0.00% (0/1)                    136 (mc_coverage_collector.sv) {bins  ack_received = {1};     
|--cp_ecc_status               66.67% (2/3)                   141 (mc_coverage_collector.sv) cp_ecc_status: coverpoint  axi_seq_item.o_ECC_STAUS_REG 
| |--single_bit_error          0.00% (0/1)                    143 (mc_coverage_collector.sv) bins single_bit_error = {32'h00000001}; 

Instance name: uvm_pkg.uvm_test_top.env.cov2
Type name: mc_uvm_pkg
File name: /home/sgeuser33/Prajwal/memory_controller_with_ECC/Verification/UVME/uvm_pkg/mc_uvm_pkg.sv
Include Files:
    /home/sgeuser33/Prajwal/memory_controller_with_ECC/Verification/UVME/env/mc_coverage_collector.sv
Number of uncovered cover bins: 10 of 10

Name                           Average, Covered Grade         Line  Source Code                    
---------------------------------------------------------------------------------------------------
apb_config_regs_cg             0.00%, 0.00% (0/10)            174 (mc_coverage_collector.sv) covergroup apb_config_regs_cg(); 
|--cp_apb_sel                  0.00% (0/1)                    177 (mc_coverage_collector.sv) cp_apb_sel: coverpoint apb_seq_item.i_psel 
| |--select                    0.00% (0/1)                    178 (mc_coverage_collector.sv) {bins select = {1'b1};         
|--cp_apb_enable               0.00% (0/2)                    181 (mc_coverage_collector.sv) cp_apb_enable: coverpoint apb_seq_item.i_penable 
| |--enable                    0.00% (0/1)                    182 (mc_coverage_collector.sv) {bins enable = {1'b1};         
| |--disabled                  0.00% (0/1)                    183 (mc_coverage_collector.sv) bins disabled ={1'b0};         
|--cp_apb_write                0.00% (0/1)                    186 (mc_coverage_collector.sv) cp_apb_write: coverpoint apb_seq_item.i_pwrite 
| |--write                     0.00% (0/1)                    187 (mc_coverage_collector.sv) {bins write = {1};             
|--cp_apb_wdata                0.00% (0/2)                    190 (mc_coverage_collector.sv) cp_apb_wdata: coverpoint apb_seq_item.i_pwdata 
| |--enable                    0.00% (0/1)                    191 (mc_coverage_collector.sv) {bins enable = {32'b00000001}; 
| |--disabled                  0.00% (0/1)                    192 (mc_coverage_collector.sv) bins disabled = {32'b00000000}; 
|--cp_apb_addr                 0.00% (0/2)                    195 (mc_coverage_collector.sv) cp_apb_addr: coverpoint apb_seq_item.i_paddr 
| |--addr_0x04                 0.00% (0/1)                    197 (mc_coverage_collector.sv) bins addr_0x04 = {32'h00000004}; 
| |--addr_0x08                 0.00% (0/1)                    198 (mc_coverage_collector.sv) bins addr_0x08 = {32'h00000008}; 
|--cp_apb_strobe               0.00% (0/1)                    201 (mc_coverage_collector.sv) cp_apb_strobe: coverpoint apb_seq_item.i_pstrb 
| |--fullword                  0.00% (0/1)                    202 (mc_coverage_collector.sv) {bins fullword  = {4'b1111};   
|--cp_ecc_clear                0.00% (0/1)                    205 (mc_coverage_collector.sv) cp_ecc_clear:coverpoint apb_seq_item.i_ECC_STAUS_REG_clear 
| |--disabled                  0.00% (0/1)                    206 (mc_coverage_collector.sv) {bins disabled ={1'b0};        

