<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="UART_loop_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="UART_loop_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000000000 ms"></ZoomStartTime>
      <ZoomEndTime time="5.488742821 ms"></ZoomEndTime>
      <Cursor1Time time="10.001000000 ms"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="314"></NameColumnWidth>
      <ValueColumnWidth column_width="127"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="19" />
   <wvobject fp_name="/UART_loop_tb/inst/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/rst_n" type="logic">
      <obj_property name="ElementShortName">rst_n</obj_property>
      <obj_property name="ObjectShortName">rst_n</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/uart_rx" type="logic">
      <obj_property name="ElementShortName">uart_rx</obj_property>
      <obj_property name="ObjectShortName">uart_rx</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/uart_tx" type="logic">
      <obj_property name="ElementShortName">uart_tx</obj_property>
      <obj_property name="ObjectShortName">uart_tx</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/rx_frame" type="array">
      <obj_property name="ElementShortName">rx_frame[7:0]</obj_property>
      <obj_property name="ObjectShortName">rx_frame[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/frame_en" type="logic">
      <obj_property name="ElementShortName">frame_en</obj_property>
      <obj_property name="ObjectShortName">frame_en</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/tx_done" type="logic">
      <obj_property name="ElementShortName">tx_done</obj_property>
      <obj_property name="ObjectShortName">tx_done</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/rx_done" type="logic">
      <obj_property name="ElementShortName">rx_done</obj_property>
      <obj_property name="ObjectShortName">rx_done</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/dout" type="array">
      <obj_property name="ElementShortName">dout[7:0]</obj_property>
      <obj_property name="ObjectShortName">dout[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/frame_error" type="logic">
      <obj_property name="ElementShortName">frame_error</obj_property>
      <obj_property name="ObjectShortName">frame_error</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/wr_en" type="logic">
      <obj_property name="ElementShortName">wr_en</obj_property>
      <obj_property name="ObjectShortName">wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/rd_en" type="logic">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/full" type="logic">
      <obj_property name="ElementShortName">full</obj_property>
      <obj_property name="ObjectShortName">full</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/wr_ack" type="logic">
      <obj_property name="ElementShortName">wr_ack</obj_property>
      <obj_property name="ObjectShortName">wr_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/empty" type="logic">
      <obj_property name="ElementShortName">empty</obj_property>
      <obj_property name="ObjectShortName">empty</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_loop_tb/inst/fifo_inst/din" type="array">
      <obj_property name="ElementShortName">din[7:0]</obj_property>
      <obj_property name="ObjectShortName">din[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group17" type="group">
      <obj_property name="label">rxd</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/rst_n" type="logic">
         <obj_property name="ElementShortName">rst_n</obj_property>
         <obj_property name="ObjectShortName">rst_n</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/uart_rx" type="logic">
         <obj_property name="ElementShortName">uart_rx</obj_property>
         <obj_property name="ObjectShortName">uart_rx</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/rx_frame" type="array">
         <obj_property name="ElementShortName">rx_frame[7:0]</obj_property>
         <obj_property name="ObjectShortName">rx_frame[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/rx_done" type="logic">
         <obj_property name="ElementShortName">rx_done</obj_property>
         <obj_property name="ObjectShortName">rx_done</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/frame_error" type="logic">
         <obj_property name="ElementShortName">frame_error</obj_property>
         <obj_property name="ObjectShortName">frame_error</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/sample_clk" type="logic">
         <obj_property name="ElementShortName">sample_clk</obj_property>
         <obj_property name="ObjectShortName">sample_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/frame_en" type="logic">
         <obj_property name="ElementShortName">frame_en</obj_property>
         <obj_property name="ObjectShortName">frame_en</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/cnt_en" type="logic">
         <obj_property name="ElementShortName">cnt_en</obj_property>
         <obj_property name="ObjectShortName">cnt_en</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/sample_clk_cnt" type="array">
         <obj_property name="ElementShortName">sample_clk_cnt[3:0]</obj_property>
         <obj_property name="ObjectShortName">sample_clk_cnt[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/sample_bit_cnt" type="array">
         <obj_property name="ElementShortName">sample_bit_cnt[3:0]</obj_property>
         <obj_property name="ObjectShortName">sample_bit_cnt[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/baud_rate_clk" type="logic">
         <obj_property name="ElementShortName">baud_rate_clk</obj_property>
         <obj_property name="ObjectShortName">baud_rate_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/verify_mode" type="array">
         <obj_property name="ElementShortName">verify_mode[1:0]</obj_property>
         <obj_property name="ObjectShortName">verify_mode[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/c_state" type="array">
         <obj_property name="ElementShortName">c_state[4:0]</obj_property>
         <obj_property name="ObjectShortName">c_state[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/n_state" type="array">
         <obj_property name="ElementShortName">n_state[4:0]</obj_property>
         <obj_property name="ObjectShortName">n_state[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/uart_rx0" type="logic">
         <obj_property name="ElementShortName">uart_rx0</obj_property>
         <obj_property name="ObjectShortName">uart_rx0</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/uart_rx1" type="logic">
         <obj_property name="ElementShortName">uart_rx1</obj_property>
         <obj_property name="ObjectShortName">uart_rx1</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/uart_rx2" type="logic">
         <obj_property name="ElementShortName">uart_rx2</obj_property>
         <obj_property name="ObjectShortName">uart_rx2</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/uart_rx3" type="logic">
         <obj_property name="ElementShortName">uart_rx3</obj_property>
         <obj_property name="ObjectShortName">uart_rx3</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_rx_inst/sample_result" type="array">
         <obj_property name="ElementShortName">sample_result[1:0]</obj_property>
         <obj_property name="ObjectShortName">sample_result[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group18" type="group">
      <obj_property name="label">txd</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/UART_loop_tb/inst/UART_tx_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_tx_inst/rst_n" type="logic">
         <obj_property name="ElementShortName">rst_n</obj_property>
         <obj_property name="ObjectShortName">rst_n</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_tx_inst/frame_en" type="logic">
         <obj_property name="ElementShortName">frame_en</obj_property>
         <obj_property name="ObjectShortName">frame_en</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_tx_inst/data_frame" type="array">
         <obj_property name="ElementShortName">data_frame[7:0]</obj_property>
         <obj_property name="ObjectShortName">data_frame[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_tx_inst/tx_done" type="logic">
         <obj_property name="ElementShortName">tx_done</obj_property>
         <obj_property name="ObjectShortName">tx_done</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_tx_inst/uart_tx" type="logic">
         <obj_property name="ElementShortName">uart_tx</obj_property>
         <obj_property name="ObjectShortName">uart_tx</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_tx_inst/bps_clk" type="logic">
         <obj_property name="ElementShortName">bps_clk</obj_property>
         <obj_property name="ObjectShortName">bps_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_tx_inst/verify_mode" type="array">
         <obj_property name="ElementShortName">verify_mode[1:0]</obj_property>
         <obj_property name="ObjectShortName">verify_mode[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_tx_inst/data_reg" type="array">
         <obj_property name="ElementShortName">data_reg[7:0]</obj_property>
         <obj_property name="ObjectShortName">data_reg[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_tx_inst/cnt" type="array">
         <obj_property name="ElementShortName">cnt[2:0]</obj_property>
         <obj_property name="ObjectShortName">cnt[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_tx_inst/parity_bit" type="logic">
         <obj_property name="ElementShortName">parity_bit</obj_property>
         <obj_property name="ObjectShortName">parity_bit</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_tx_inst/c_state" type="array">
         <obj_property name="ElementShortName">c_state[5:0]</obj_property>
         <obj_property name="ObjectShortName">c_state[5:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/UART_tx_inst/n_state" type="array">
         <obj_property name="ElementShortName">n_state[5:0]</obj_property>
         <obj_property name="ObjectShortName">n_state[5:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group52" type="group">
      <obj_property name="label">fifo</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/UART_loop_tb/inst/fifo_inst/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/fifo_inst/din" type="array">
         <obj_property name="ElementShortName">din[7:0]</obj_property>
         <obj_property name="ObjectShortName">din[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/fifo_inst/dout" type="array">
         <obj_property name="ElementShortName">dout[7:0]</obj_property>
         <obj_property name="ObjectShortName">dout[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/fifo_inst/empty" type="logic">
         <obj_property name="ElementShortName">empty</obj_property>
         <obj_property name="ObjectShortName">empty</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/fifo_inst/full" type="logic">
         <obj_property name="ElementShortName">full</obj_property>
         <obj_property name="ObjectShortName">full</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/fifo_inst/rd_en" type="logic">
         <obj_property name="ElementShortName">rd_en</obj_property>
         <obj_property name="ObjectShortName">rd_en</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/fifo_inst/srst" type="logic">
         <obj_property name="ElementShortName">srst</obj_property>
         <obj_property name="ObjectShortName">srst</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/fifo_inst/valid" type="logic">
         <obj_property name="ElementShortName">valid</obj_property>
         <obj_property name="ObjectShortName">valid</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/fifo_inst/wr_ack" type="logic">
         <obj_property name="ElementShortName">wr_ack</obj_property>
         <obj_property name="ObjectShortName">wr_ack</obj_property>
      </wvobject>
      <wvobject fp_name="/UART_loop_tb/inst/fifo_inst/wr_en" type="logic">
         <obj_property name="ElementShortName">wr_en</obj_property>
         <obj_property name="ObjectShortName">wr_en</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
