vendor_name = ModelSim
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/cache_set_assoc.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/program_sequencer.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/program_memory.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/microprocessor.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/instruction_decoder.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/data_memory.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/computational_unit.v
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/computational_test_for_cache_Lab5.hex
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/cache_ram.qip
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/cache_ram.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/db/altsyncram_54q1.tdf
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/db/altsyncram_93g1.tdf
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/db/altsyncram_plc1.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/chris/Dropbox/School/CME433/Labs/433Labs/Lab5/set_assoc_cache/db/mult_j8t.tdf
design_name = microprocessor
instance = comp, \o_reg[0]~output , o_reg[0]~output, microprocessor, 1
instance = comp, \o_reg[1]~output , o_reg[1]~output, microprocessor, 1
instance = comp, \o_reg[2]~output , o_reg[2]~output, microprocessor, 1
instance = comp, \o_reg[3]~output , o_reg[3]~output, microprocessor, 1
instance = comp, \zero_flag~output , zero_flag~output, microprocessor, 1
instance = comp, \pm_data[0]~output , pm_data[0]~output, microprocessor, 1
instance = comp, \pm_data[1]~output , pm_data[1]~output, microprocessor, 1
instance = comp, \pm_data[2]~output , pm_data[2]~output, microprocessor, 1
instance = comp, \pm_data[3]~output , pm_data[3]~output, microprocessor, 1
instance = comp, \pm_data[4]~output , pm_data[4]~output, microprocessor, 1
instance = comp, \pm_data[5]~output , pm_data[5]~output, microprocessor, 1
instance = comp, \pm_data[6]~output , pm_data[6]~output, microprocessor, 1
instance = comp, \pm_data[7]~output , pm_data[7]~output, microprocessor, 1
instance = comp, \reg_enables[0]~output , reg_enables[0]~output, microprocessor, 1
instance = comp, \reg_enables[1]~output , reg_enables[1]~output, microprocessor, 1
instance = comp, \reg_enables[2]~output , reg_enables[2]~output, microprocessor, 1
instance = comp, \reg_enables[3]~output , reg_enables[3]~output, microprocessor, 1
instance = comp, \reg_enables[4]~output , reg_enables[4]~output, microprocessor, 1
instance = comp, \reg_enables[5]~output , reg_enables[5]~output, microprocessor, 1
instance = comp, \reg_enables[6]~output , reg_enables[6]~output, microprocessor, 1
instance = comp, \reg_enables[7]~output , reg_enables[7]~output, microprocessor, 1
instance = comp, \reg_enables[8]~output , reg_enables[8]~output, microprocessor, 1
instance = comp, \from_CU[0]~output , from_CU[0]~output, microprocessor, 1
instance = comp, \from_CU[1]~output , from_CU[1]~output, microprocessor, 1
instance = comp, \from_CU[2]~output , from_CU[2]~output, microprocessor, 1
instance = comp, \from_CU[3]~output , from_CU[3]~output, microprocessor, 1
instance = comp, \from_CU[4]~output , from_CU[4]~output, microprocessor, 1
instance = comp, \from_CU[5]~output , from_CU[5]~output, microprocessor, 1
instance = comp, \from_CU[6]~output , from_CU[6]~output, microprocessor, 1
instance = comp, \from_CU[7]~output , from_CU[7]~output, microprocessor, 1
instance = comp, \x0[0]~output , x0[0]~output, microprocessor, 1
instance = comp, \x0[1]~output , x0[1]~output, microprocessor, 1
instance = comp, \x0[2]~output , x0[2]~output, microprocessor, 1
instance = comp, \x0[3]~output , x0[3]~output, microprocessor, 1
instance = comp, \x1[0]~output , x1[0]~output, microprocessor, 1
instance = comp, \x1[1]~output , x1[1]~output, microprocessor, 1
instance = comp, \x1[2]~output , x1[2]~output, microprocessor, 1
instance = comp, \x1[3]~output , x1[3]~output, microprocessor, 1
instance = comp, \y0[0]~output , y0[0]~output, microprocessor, 1
instance = comp, \y0[1]~output , y0[1]~output, microprocessor, 1
instance = comp, \y0[2]~output , y0[2]~output, microprocessor, 1
instance = comp, \y0[3]~output , y0[3]~output, microprocessor, 1
instance = comp, \y1[0]~output , y1[0]~output, microprocessor, 1
instance = comp, \y1[1]~output , y1[1]~output, microprocessor, 1
instance = comp, \y1[2]~output , y1[2]~output, microprocessor, 1
instance = comp, \y1[3]~output , y1[3]~output, microprocessor, 1
instance = comp, \m[0]~output , m[0]~output, microprocessor, 1
instance = comp, \m[1]~output , m[1]~output, microprocessor, 1
instance = comp, \m[2]~output , m[2]~output, microprocessor, 1
instance = comp, \m[3]~output , m[3]~output, microprocessor, 1
instance = comp, \r[0]~output , r[0]~output, microprocessor, 1
instance = comp, \r[1]~output , r[1]~output, microprocessor, 1
instance = comp, \r[2]~output , r[2]~output, microprocessor, 1
instance = comp, \r[3]~output , r[3]~output, microprocessor, 1
instance = comp, \i[0]~output , i[0]~output, microprocessor, 1
instance = comp, \i[1]~output , i[1]~output, microprocessor, 1
instance = comp, \i[2]~output , i[2]~output, microprocessor, 1
instance = comp, \i[3]~output , i[3]~output, microprocessor, 1
instance = comp, \ir[0]~output , ir[0]~output, microprocessor, 1
instance = comp, \ir[1]~output , ir[1]~output, microprocessor, 1
instance = comp, \ir[2]~output , ir[2]~output, microprocessor, 1
instance = comp, \ir[3]~output , ir[3]~output, microprocessor, 1
instance = comp, \ir[4]~output , ir[4]~output, microprocessor, 1
instance = comp, \ir[5]~output , ir[5]~output, microprocessor, 1
instance = comp, \ir[6]~output , ir[6]~output, microprocessor, 1
instance = comp, \ir[7]~output , ir[7]~output, microprocessor, 1
instance = comp, \from_ID[0]~output , from_ID[0]~output, microprocessor, 1
instance = comp, \from_ID[1]~output , from_ID[1]~output, microprocessor, 1
instance = comp, \from_ID[2]~output , from_ID[2]~output, microprocessor, 1
instance = comp, \from_ID[3]~output , from_ID[3]~output, microprocessor, 1
instance = comp, \from_ID[4]~output , from_ID[4]~output, microprocessor, 1
instance = comp, \from_ID[5]~output , from_ID[5]~output, microprocessor, 1
instance = comp, \from_ID[6]~output , from_ID[6]~output, microprocessor, 1
instance = comp, \from_ID[7]~output , from_ID[7]~output, microprocessor, 1
instance = comp, \NOPC8~output , NOPC8~output, microprocessor, 1
instance = comp, \NOPCF~output , NOPCF~output, microprocessor, 1
instance = comp, \NOPD8~output , NOPD8~output, microprocessor, 1
instance = comp, \NOPDF~output , NOPDF~output, microprocessor, 1
instance = comp, \pc[0]~output , pc[0]~output, microprocessor, 1
instance = comp, \pc[1]~output , pc[1]~output, microprocessor, 1
instance = comp, \pc[2]~output , pc[2]~output, microprocessor, 1
instance = comp, \pc[3]~output , pc[3]~output, microprocessor, 1
instance = comp, \pc[4]~output , pc[4]~output, microprocessor, 1
instance = comp, \pc[5]~output , pc[5]~output, microprocessor, 1
instance = comp, \pc[6]~output , pc[6]~output, microprocessor, 1
instance = comp, \pc[7]~output , pc[7]~output, microprocessor, 1
instance = comp, \from_PS[0]~output , from_PS[0]~output, microprocessor, 1
instance = comp, \from_PS[1]~output , from_PS[1]~output, microprocessor, 1
instance = comp, \from_PS[2]~output , from_PS[2]~output, microprocessor, 1
instance = comp, \from_PS[3]~output , from_PS[3]~output, microprocessor, 1
instance = comp, \from_PS[4]~output , from_PS[4]~output, microprocessor, 1
instance = comp, \from_PS[5]~output , from_PS[5]~output, microprocessor, 1
instance = comp, \from_PS[6]~output , from_PS[6]~output, microprocessor, 1
instance = comp, \from_PS[7]~output , from_PS[7]~output, microprocessor, 1
instance = comp, \rom_address[0]~output , rom_address[0]~output, microprocessor, 1
instance = comp, \rom_address[1]~output , rom_address[1]~output, microprocessor, 1
instance = comp, \rom_address[2]~output , rom_address[2]~output, microprocessor, 1
instance = comp, \rom_address[3]~output , rom_address[3]~output, microprocessor, 1
instance = comp, \rom_address[4]~output , rom_address[4]~output, microprocessor, 1
instance = comp, \rom_address[5]~output , rom_address[5]~output, microprocessor, 1
instance = comp, \rom_address[6]~output , rom_address[6]~output, microprocessor, 1
instance = comp, \rom_address[7]~output , rom_address[7]~output, microprocessor, 1
instance = comp, \wroffset[0]~output , wroffset[0]~output, microprocessor, 1
instance = comp, \wroffset[1]~output , wroffset[1]~output, microprocessor, 1
instance = comp, \wroffset[2]~output , wroffset[2]~output, microprocessor, 1
instance = comp, \rdoffset[0]~output , rdoffset[0]~output, microprocessor, 1
instance = comp, \rdoffset[1]~output , rdoffset[1]~output, microprocessor, 1
instance = comp, \rdoffset[2]~output , rdoffset[2]~output, microprocessor, 1
instance = comp, \wren~output , wren~output, microprocessor, 1
instance = comp, \cache_out[0]~output , cache_out[0]~output, microprocessor, 1
instance = comp, \cache_out[1]~output , cache_out[1]~output, microprocessor, 1
instance = comp, \cache_out[2]~output , cache_out[2]~output, microprocessor, 1
instance = comp, \cache_out[3]~output , cache_out[3]~output, microprocessor, 1
instance = comp, \cache_out[4]~output , cache_out[4]~output, microprocessor, 1
instance = comp, \cache_out[5]~output , cache_out[5]~output, microprocessor, 1
instance = comp, \cache_out[6]~output , cache_out[6]~output, microprocessor, 1
instance = comp, \cache_out[7]~output , cache_out[7]~output, microprocessor, 1
instance = comp, \cache_wrline[0]~output , cache_wrline[0]~output, microprocessor, 1
instance = comp, \cache_wrline[1]~output , cache_wrline[1]~output, microprocessor, 1
instance = comp, \cache_rdline[0]~output , cache_rdline[0]~output, microprocessor, 1
instance = comp, \cache_rdline[1]~output , cache_rdline[1]~output, microprocessor, 1
instance = comp, \cache_rdentry~output , cache_rdentry~output, microprocessor, 1
instance = comp, \cache_wrentry~output , cache_wrentry~output, microprocessor, 1
instance = comp, \start_hold~output , start_hold~output, microprocessor, 1
instance = comp, \end_hold~output , end_hold~output, microprocessor, 1
instance = comp, \hold_out~output , hold_out~output, microprocessor, 1
instance = comp, \hold~output , hold~output, microprocessor, 1
instance = comp, \hold_count[0]~output , hold_count[0]~output, microprocessor, 1
instance = comp, \hold_count[1]~output , hold_count[1]~output, microprocessor, 1
instance = comp, \hold_count[2]~output , hold_count[2]~output, microprocessor, 1
instance = comp, \sync_reset~output , sync_reset~output, microprocessor, 1
instance = comp, \sync_reset_1~output , sync_reset_1~output, microprocessor, 1
instance = comp, \reset_1shot~output , reset_1shot~output, microprocessor, 1
instance = comp, \show_pm_addr[0]~output , show_pm_addr[0]~output, microprocessor, 1
instance = comp, \show_pm_addr[1]~output , show_pm_addr[1]~output, microprocessor, 1
instance = comp, \show_pm_addr[2]~output , show_pm_addr[2]~output, microprocessor, 1
instance = comp, \show_pm_addr[3]~output , show_pm_addr[3]~output, microprocessor, 1
instance = comp, \show_pm_addr[4]~output , show_pm_addr[4]~output, microprocessor, 1
instance = comp, \show_pm_addr[5]~output , show_pm_addr[5]~output, microprocessor, 1
instance = comp, \show_pm_addr[6]~output , show_pm_addr[6]~output, microprocessor, 1
instance = comp, \show_pm_addr[7]~output , show_pm_addr[7]~output, microprocessor, 1
instance = comp, \clk~input , clk~input, microprocessor, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, microprocessor, 1
instance = comp, \reset~input , reset~input, microprocessor, 1
instance = comp, \sync_reset~reg0 , sync_reset~reg0, microprocessor, 1
instance = comp, \prog_sequencer|sync_reset_1~feeder , prog_sequencer|sync_reset_1~feeder, microprocessor, 1
instance = comp, \prog_sequencer|sync_reset_1 , prog_sequencer|sync_reset_1, microprocessor, 1
instance = comp, \prog_sequencer|always2~0 , prog_sequencer|always2~0, microprocessor, 1
instance = comp, \prog_sequencer|reset_1shot , prog_sequencer|reset_1shot, microprocessor, 1
instance = comp, \prog_sequencer|hold~clkctrl , prog_sequencer|hold~clkctrl, microprocessor, 1
instance = comp, \prog_sequencer|cache_rdline[0] , prog_sequencer|cache_rdline[0], microprocessor, 1
instance = comp, \prog_sequencer|lastused~1 , prog_sequencer|lastused~1, microprocessor, 1
instance = comp, \prog_sequencer|lastused~0 , prog_sequencer|lastused~0, microprocessor, 1
instance = comp, \prog_sequencer|lastused~2 , prog_sequencer|lastused~2, microprocessor, 1
instance = comp, \prog_sequencer|lastused[0]~feeder , prog_sequencer|lastused[0]~feeder, microprocessor, 1
instance = comp, \prog_sequencer|lastused[0] , prog_sequencer|lastused[0], microprocessor, 1
instance = comp, \prog_sequencer|lastused~3 , prog_sequencer|lastused~3, microprocessor, 1
instance = comp, \prog_sequencer|lastused~4 , prog_sequencer|lastused~4, microprocessor, 1
instance = comp, \prog_sequencer|lastused[1]~feeder , prog_sequencer|lastused[1]~feeder, microprocessor, 1
instance = comp, \prog_sequencer|lastused[1] , prog_sequencer|lastused[1], microprocessor, 1
instance = comp, \prog_sequencer|cache_wren , prog_sequencer|cache_wren, microprocessor, 1
instance = comp, \c|comb~1 , c|comb~1, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[0]~0 , prog_sequencer|rom_address[0]~0, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[1]~1 , prog_sequencer|rom_address[1]~1, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[2]~2 , prog_sequencer|rom_address[2]~2, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[3]~3 , prog_sequencer|rom_address[3]~3, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[3]~4 , prog_sequencer|rom_address[3]~4, microprocessor, 1
instance = comp, \prog_sequencer|rom_address~5 , prog_sequencer|rom_address~5, microprocessor, 1
instance = comp, \c|comb~0 , c|comb~0, microprocessor, 1
instance = comp, \prog_sequencer|cache_wrline[0]~feeder , prog_sequencer|cache_wrline[0]~feeder, microprocessor, 1
instance = comp, \prog_sequencer|cache_wrline[0] , prog_sequencer|cache_wrline[0], microprocessor, 1
instance = comp, \prog_sequencer|cache_wroffset[1] , prog_sequencer|cache_wroffset[1], microprocessor, 1
instance = comp, \prog_sequencer|cache_wroffset[0] , prog_sequencer|cache_wroffset[0], microprocessor, 1
instance = comp, \prog_sequencer|cache_wroffset[2] , prog_sequencer|cache_wroffset[2], microprocessor, 1
instance = comp, \c|ShiftLeft0~2 , c|ShiftLeft0~2, microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][0][2]~0 , prog_sequencer|tagID[1][0][2]~0, microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][0][2] , prog_sequencer|tagID[1][0][2], microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][1][2]~0 , prog_sequencer|tagID[1][1][2]~0, microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][1][2] , prog_sequencer|tagID[1][1][2], microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][1][2]~0 , prog_sequencer|tagID[0][1][2]~0, microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][1][2] , prog_sequencer|tagID[0][1][2], microprocessor, 1
instance = comp, \prog_sequencer|rom_address[6]~14 , prog_sequencer|rom_address[6]~14, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[6]~15 , prog_sequencer|rom_address[6]~15, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[6]~16 , prog_sequencer|rom_address[6]~16, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[6]~17 , prog_sequencer|rom_address[6]~17, microprocessor, 1
instance = comp, \prog_sequencer|pc[7] , prog_sequencer|pc[7], microprocessor, 1
instance = comp, \prog_sequencer|pc[6] , prog_sequencer|pc[6], microprocessor, 1
instance = comp, \prog_sequencer|pc[5] , prog_sequencer|pc[5], microprocessor, 1
instance = comp, \prog_sequencer|pc[4] , prog_sequencer|pc[4], microprocessor, 1
instance = comp, \prog_sequencer|Add1~6 , prog_sequencer|Add1~6, microprocessor, 1
instance = comp, \prog_sequencer|Add1~9 , prog_sequencer|Add1~9, microprocessor, 1
instance = comp, \prog_sequencer|Add1~12 , prog_sequencer|Add1~12, microprocessor, 1
instance = comp, \prog_sequencer|Add1~15 , prog_sequencer|Add1~15, microprocessor, 1
instance = comp, \prog_sequencer|Add1~18 , prog_sequencer|Add1~18, microprocessor, 1
instance = comp, \prog_sequencer|Add1~20 , prog_sequencer|Add1~20, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[7] , prog_sequencer|pm_addr[7], microprocessor, 1
instance = comp, \prog_sequencer|tagID~3 , prog_sequencer|tagID~3, microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][1][3] , prog_sequencer|tagID[1][1][3], microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][1][3] , prog_sequencer|tagID[0][1][3], microprocessor, 1
instance = comp, \prog_sequencer|rom_address[7]~18 , prog_sequencer|rom_address[7]~18, microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][0][3] , prog_sequencer|tagID[1][0][3], microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][0][3]~feeder , prog_sequencer|tagID[0][0][3]~feeder, microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][0][1]~0 , prog_sequencer|tagID[0][0][1]~0, microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][0][3] , prog_sequencer|tagID[0][0][3], microprocessor, 1
instance = comp, \prog_sequencer|rom_address[7]~19 , prog_sequencer|rom_address[7]~19, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[7]~20 , prog_sequencer|rom_address[7]~20, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[7]~21 , prog_sequencer|rom_address[7]~21, microprocessor, 1
instance = comp, \prog_memory|altsyncram_component|auto_generated|ram_block1a0 , prog_memory|altsyncram_component|auto_generated|ram_block1a0, microprocessor, 1
instance = comp, \c|ShiftLeft0~0 , c|ShiftLeft0~0, microprocessor, 1
instance = comp, \c|ShiftLeft0~1 , c|ShiftLeft0~1, microprocessor, 1
instance = comp, \c|ShiftLeft0~3 , c|ShiftLeft0~3, microprocessor, 1
instance = comp, \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32 , c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a32, microprocessor, 1
instance = comp, \c|ShiftLeft0~6 , c|ShiftLeft0~6, microprocessor, 1
instance = comp, \c|ShiftLeft0~4 , c|ShiftLeft0~4, microprocessor, 1
instance = comp, \c|ShiftLeft0~5 , c|ShiftLeft0~5, microprocessor, 1
instance = comp, \c|ShiftLeft0~7 , c|ShiftLeft0~7, microprocessor, 1
instance = comp, \c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0 , c|cache_ram_inst_1|altsyncram_component|auto_generated|ram_block1a0, microprocessor, 1
instance = comp, \c|q[1]~17 , c|q[1]~17, microprocessor, 1
instance = comp, \c|q[1]~18 , c|q[1]~18, microprocessor, 1
instance = comp, \prog_sequencer|Add1~0 , prog_sequencer|Add1~0, microprocessor, 1
instance = comp, \prog_sequencer|Add1~21 , prog_sequencer|Add1~21, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[0] , prog_sequencer|pm_addr[0], microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[0]~feeder , prog_sequencer|cache_rdoffset[0]~feeder, microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[0] , prog_sequencer|cache_rdoffset[0], microprocessor, 1
instance = comp, \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32 , c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a32, microprocessor, 1
instance = comp, \c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0 , c|cache_ram_inst_0|altsyncram_component|auto_generated|ram_block1a0, microprocessor, 1
instance = comp, \c|q[1]~10 , c|q[1]~10, microprocessor, 1
instance = comp, \c|q[1]~11 , c|q[1]~11, microprocessor, 1
instance = comp, \c|q[1]~12 , c|q[1]~12, microprocessor, 1
instance = comp, \c|q[1]~13 , c|q[1]~13, microprocessor, 1
instance = comp, \c|q[1]~14 , c|q[1]~14, microprocessor, 1
instance = comp, \c|q[1]~15 , c|q[1]~15, microprocessor, 1
instance = comp, \c|q[1]~16 , c|q[1]~16, microprocessor, 1
instance = comp, \c|q[1]~19 , c|q[1]~19, microprocessor, 1
instance = comp, \inst_decoder|ir~13 , inst_decoder|ir~13, microprocessor, 1
instance = comp, \inst_decoder|ir[1] , inst_decoder|ir[1], microprocessor, 1
instance = comp, \prog_sequencer|Add1~14 , prog_sequencer|Add1~14, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[5] , prog_sequencer|pm_addr[5], microprocessor, 1
instance = comp, \prog_sequencer|tagID~1 , prog_sequencer|tagID~1, microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][0][1]~feeder , prog_sequencer|tagID[0][0][1]~feeder, microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][0][1] , prog_sequencer|tagID[0][0][1], microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][0][1] , prog_sequencer|tagID[1][0][1], microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][1][1] , prog_sequencer|tagID[1][1][1], microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][1][1] , prog_sequencer|tagID[0][1][1], microprocessor, 1
instance = comp, \prog_sequencer|rom_address[5]~10 , prog_sequencer|rom_address[5]~10, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[5]~11 , prog_sequencer|rom_address[5]~11, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[5]~12 , prog_sequencer|rom_address[5]~12, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[5]~13 , prog_sequencer|rom_address[5]~13, microprocessor, 1
instance = comp, \c|q[0]~0 , c|q[0]~0, microprocessor, 1
instance = comp, \c|q[0]~1 , c|q[0]~1, microprocessor, 1
instance = comp, \c|q[0]~7 , c|q[0]~7, microprocessor, 1
instance = comp, \c|q[0]~8 , c|q[0]~8, microprocessor, 1
instance = comp, \c|q[0]~2 , c|q[0]~2, microprocessor, 1
instance = comp, \c|q[0]~3 , c|q[0]~3, microprocessor, 1
instance = comp, \c|q[0]~4 , c|q[0]~4, microprocessor, 1
instance = comp, \c|q[0]~5 , c|q[0]~5, microprocessor, 1
instance = comp, \c|q[0]~6 , c|q[0]~6, microprocessor, 1
instance = comp, \c|q[0]~9 , c|q[0]~9, microprocessor, 1
instance = comp, \inst_decoder|ir~19 , inst_decoder|ir~19, microprocessor, 1
instance = comp, \inst_decoder|ir[0] , inst_decoder|ir[0], microprocessor, 1
instance = comp, \prog_sequencer|Add1~11 , prog_sequencer|Add1~11, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[4] , prog_sequencer|pm_addr[4], microprocessor, 1
instance = comp, \prog_sequencer|tagID~0 , prog_sequencer|tagID~0, microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][0][0] , prog_sequencer|tagID[1][0][0], microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][0][0]~feeder , prog_sequencer|tagID[0][0][0]~feeder, microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][0][0] , prog_sequencer|tagID[0][0][0], microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][1][0] , prog_sequencer|tagID[1][1][0], microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][1][0] , prog_sequencer|tagID[0][1][0], microprocessor, 1
instance = comp, \prog_sequencer|rom_address[4]~6 , prog_sequencer|rom_address[4]~6, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[4]~7 , prog_sequencer|rom_address[4]~7, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[4]~8 , prog_sequencer|rom_address[4]~8, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[4]~9 , prog_sequencer|rom_address[4]~9, microprocessor, 1
instance = comp, \c|q[2]~20 , c|q[2]~20, microprocessor, 1
instance = comp, \c|q[2]~21 , c|q[2]~21, microprocessor, 1
instance = comp, \c|q[2]~27 , c|q[2]~27, microprocessor, 1
instance = comp, \c|q[2]~28 , c|q[2]~28, microprocessor, 1
instance = comp, \c|q[2]~22 , c|q[2]~22, microprocessor, 1
instance = comp, \c|q[2]~23 , c|q[2]~23, microprocessor, 1
instance = comp, \c|q[2]~24 , c|q[2]~24, microprocessor, 1
instance = comp, \c|q[2]~25 , c|q[2]~25, microprocessor, 1
instance = comp, \c|q[2]~26 , c|q[2]~26, microprocessor, 1
instance = comp, \c|q[2]~29 , c|q[2]~29, microprocessor, 1
instance = comp, \inst_decoder|ir~18 , inst_decoder|ir~18, microprocessor, 1
instance = comp, \inst_decoder|ir[2] , inst_decoder|ir[2], microprocessor, 1
instance = comp, \prog_sequencer|Add1~17 , prog_sequencer|Add1~17, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[6] , prog_sequencer|pm_addr[6], microprocessor, 1
instance = comp, \prog_sequencer|tagID~2 , prog_sequencer|tagID~2, microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][0][2]~feeder , prog_sequencer|tagID[0][0][2]~feeder, microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][0][2] , prog_sequencer|tagID[0][0][2], microprocessor, 1
instance = comp, \prog_sequencer|Equal0~1 , prog_sequencer|Equal0~1, microprocessor, 1
instance = comp, \prog_sequencer|Equal0~0 , prog_sequencer|Equal0~0, microprocessor, 1
instance = comp, \prog_sequencer|currdentry , prog_sequencer|currdentry, microprocessor, 1
instance = comp, \c|q[6]~60 , c|q[6]~60, microprocessor, 1
instance = comp, \c|q[6]~61 , c|q[6]~61, microprocessor, 1
instance = comp, \c|q[6]~67 , c|q[6]~67, microprocessor, 1
instance = comp, \c|q[6]~68 , c|q[6]~68, microprocessor, 1
instance = comp, \c|q[6]~64 , c|q[6]~64, microprocessor, 1
instance = comp, \c|q[6]~65 , c|q[6]~65, microprocessor, 1
instance = comp, \c|q[6]~62 , c|q[6]~62, microprocessor, 1
instance = comp, \c|q[6]~63 , c|q[6]~63, microprocessor, 1
instance = comp, \c|q[6]~66 , c|q[6]~66, microprocessor, 1
instance = comp, \c|q[6]~69 , c|q[6]~69, microprocessor, 1
instance = comp, \inst_decoder|ir~12 , inst_decoder|ir~12, microprocessor, 1
instance = comp, \inst_decoder|ir[6] , inst_decoder|ir[6], microprocessor, 1
instance = comp, \c|q[5]~50 , c|q[5]~50, microprocessor, 1
instance = comp, \c|q[5]~51 , c|q[5]~51, microprocessor, 1
instance = comp, \c|q[5]~57 , c|q[5]~57, microprocessor, 1
instance = comp, \c|q[5]~58 , c|q[5]~58, microprocessor, 1
instance = comp, \c|q[5]~52 , c|q[5]~52, microprocessor, 1
instance = comp, \c|q[5]~53 , c|q[5]~53, microprocessor, 1
instance = comp, \c|q[5]~54 , c|q[5]~54, microprocessor, 1
instance = comp, \c|q[5]~55 , c|q[5]~55, microprocessor, 1
instance = comp, \c|q[5]~56 , c|q[5]~56, microprocessor, 1
instance = comp, \c|q[5]~59 , c|q[5]~59, microprocessor, 1
instance = comp, \inst_decoder|ir~16 , inst_decoder|ir~16, microprocessor, 1
instance = comp, \inst_decoder|ir[5] , inst_decoder|ir[5], microprocessor, 1
instance = comp, \c|q[7]~70 , c|q[7]~70, microprocessor, 1
instance = comp, \c|q[7]~71 , c|q[7]~71, microprocessor, 1
instance = comp, \c|q[7]~77 , c|q[7]~77, microprocessor, 1
instance = comp, \c|q[7]~78 , c|q[7]~78, microprocessor, 1
instance = comp, \c|q[7]~72 , c|q[7]~72, microprocessor, 1
instance = comp, \c|q[7]~73 , c|q[7]~73, microprocessor, 1
instance = comp, \c|q[7]~74 , c|q[7]~74, microprocessor, 1
instance = comp, \c|q[7]~75 , c|q[7]~75, microprocessor, 1
instance = comp, \c|q[7]~76 , c|q[7]~76, microprocessor, 1
instance = comp, \c|q[7]~79 , c|q[7]~79, microprocessor, 1
instance = comp, \inst_decoder|ir~14 , inst_decoder|ir~14, microprocessor, 1
instance = comp, \inst_decoder|ir[7] , inst_decoder|ir[7], microprocessor, 1
instance = comp, \inst_decoder|reg_en[4]~8 , inst_decoder|reg_en[4]~8, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~10 , comp_unit|alu_out[3]~10, microprocessor, 1
instance = comp, \c|q[4]~47 , c|q[4]~47, microprocessor, 1
instance = comp, \c|q[4]~48 , c|q[4]~48, microprocessor, 1
instance = comp, \c|q[4]~40 , c|q[4]~40, microprocessor, 1
instance = comp, \c|q[4]~41 , c|q[4]~41, microprocessor, 1
instance = comp, \c|q[4]~44 , c|q[4]~44, microprocessor, 1
instance = comp, \c|q[4]~45 , c|q[4]~45, microprocessor, 1
instance = comp, \c|q[4]~42 , c|q[4]~42, microprocessor, 1
instance = comp, \c|q[4]~43 , c|q[4]~43, microprocessor, 1
instance = comp, \c|q[4]~46 , c|q[4]~46, microprocessor, 1
instance = comp, \c|q[4]~49 , c|q[4]~49, microprocessor, 1
instance = comp, \inst_decoder|ir~17 , inst_decoder|ir~17, microprocessor, 1
instance = comp, \inst_decoder|ir[4] , inst_decoder|ir[4], microprocessor, 1
instance = comp, \inst_decoder|reg_en[5]~9 , inst_decoder|reg_en[5]~9, microprocessor, 1
instance = comp, \inst_decoder|reg_en[5]~10 , inst_decoder|reg_en[5]~10, microprocessor, 1
instance = comp, \comp_unit|m[1] , comp_unit|m[1], microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~3 , comp_unit|data_bus[0]~3, microprocessor, 1
instance = comp, \inst_decoder|reg_en[0]~0 , inst_decoder|reg_en[0]~0, microprocessor, 1
instance = comp, \inst_decoder|reg_en[0]~1 , inst_decoder|reg_en[0]~1, microprocessor, 1
instance = comp, \comp_unit|x0[1] , comp_unit|x0[1], microprocessor, 1
instance = comp, \inst_decoder|reg_en[3]~6 , inst_decoder|reg_en[3]~6, microprocessor, 1
instance = comp, \inst_decoder|reg_en[3]~7 , inst_decoder|reg_en[3]~7, microprocessor, 1
instance = comp, \comp_unit|y1[1] , comp_unit|y1[1], microprocessor, 1
instance = comp, \inst_decoder|reg_en[2]~4 , inst_decoder|reg_en[2]~4, microprocessor, 1
instance = comp, \inst_decoder|reg_en[2]~5 , inst_decoder|reg_en[2]~5, microprocessor, 1
instance = comp, \comp_unit|y0[1] , comp_unit|y0[1], microprocessor, 1
instance = comp, \comp_unit|m[0] , comp_unit|m[0], microprocessor, 1
instance = comp, \comp_unit|i[0]~4 , comp_unit|i[0]~4, microprocessor, 1
instance = comp, \inst_decoder|Equal25~0 , inst_decoder|Equal25~0, microprocessor, 1
instance = comp, \inst_decoder|reg_en[6]~11 , inst_decoder|reg_en[6]~11, microprocessor, 1
instance = comp, \inst_decoder|Equal19~0 , inst_decoder|Equal19~0, microprocessor, 1
instance = comp, \inst_decoder|reg_en[6]~12 , inst_decoder|reg_en[6]~12, microprocessor, 1
instance = comp, \comp_unit|always6~0 , comp_unit|always6~0, microprocessor, 1
instance = comp, \comp_unit|always6~1 , comp_unit|always6~1, microprocessor, 1
instance = comp, \comp_unit|i[0] , comp_unit|i[0], microprocessor, 1
instance = comp, \comp_unit|i[1]~6 , comp_unit|i[1]~6, microprocessor, 1
instance = comp, \comp_unit|i[1] , comp_unit|i[1], microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~13 , comp_unit|data_bus[1]~13, microprocessor, 1
instance = comp, \inst_decoder|reg_en[7]~13 , inst_decoder|reg_en[7]~13, microprocessor, 1
instance = comp, \inst_decoder|reg_en[7]~14 , inst_decoder|reg_en[7]~14, microprocessor, 1
instance = comp, \comp_unit|always13~0 , comp_unit|always13~0, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~6 , comp_unit|data_bus[0]~6, microprocessor, 1
instance = comp, \comp_unit|y0[3] , comp_unit|y0[3], microprocessor, 1
instance = comp, \comp_unit|m[3] , comp_unit|m[3], microprocessor, 1
instance = comp, \comp_unit|i[2]~8 , comp_unit|i[2]~8, microprocessor, 1
instance = comp, \comp_unit|i[3]~10 , comp_unit|i[3]~10, microprocessor, 1
instance = comp, \comp_unit|i[3] , comp_unit|i[3], microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~27 , comp_unit|data_bus[3]~27, microprocessor, 1
instance = comp, \data_mem|altsyncram_component|auto_generated|ram_block1a0 , data_mem|altsyncram_component|auto_generated|ram_block1a0, microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~28 , comp_unit|data_bus[3]~28, microprocessor, 1
instance = comp, \comp_unit|x0[3] , comp_unit|x0[3], microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~2 , comp_unit|data_bus[0]~2, microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~29 , comp_unit|data_bus[3]~29, microprocessor, 1
instance = comp, \inst_decoder|reg_en[1]~2 , inst_decoder|reg_en[1]~2, microprocessor, 1
instance = comp, \inst_decoder|reg_en[1]~3 , inst_decoder|reg_en[1]~3, microprocessor, 1
instance = comp, \comp_unit|x1[3] , comp_unit|x1[3], microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~30 , comp_unit|data_bus[3]~30, microprocessor, 1
instance = comp, \comp_unit|x[3]~1 , comp_unit|x[3]~1, microprocessor, 1
instance = comp, \comp_unit|alu_out~16 , comp_unit|alu_out~16, microprocessor, 1
instance = comp, \comp_unit|y1[2]~feeder , comp_unit|y1[2]~feeder, microprocessor, 1
instance = comp, \comp_unit|y1[2] , comp_unit|y1[2], microprocessor, 1
instance = comp, \comp_unit|y0[2] , comp_unit|y0[2], microprocessor, 1
instance = comp, \comp_unit|y[2]~2 , comp_unit|y[2]~2, microprocessor, 1
instance = comp, \comp_unit|x1[2] , comp_unit|x1[2], microprocessor, 1
instance = comp, \comp_unit|x0[2] , comp_unit|x0[2], microprocessor, 1
instance = comp, \comp_unit|x[2]~2 , comp_unit|x[2]~2, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[5] , comp_unit|Mult0|auto_generated|le3a[5], microprocessor, 1
instance = comp, \comp_unit|x0[0] , comp_unit|x0[0], microprocessor, 1
instance = comp, \comp_unit|x1[0] , comp_unit|x1[0], microprocessor, 1
instance = comp, \comp_unit|x[0]~0 , comp_unit|x[0]~0, microprocessor, 1
instance = comp, \comp_unit|y1[0] , comp_unit|y1[0], microprocessor, 1
instance = comp, \comp_unit|y0[0] , comp_unit|y0[0], microprocessor, 1
instance = comp, \comp_unit|y[0]~0 , comp_unit|y[0]~0, microprocessor, 1
instance = comp, \comp_unit|Add2~0 , comp_unit|Add2~0, microprocessor, 1
instance = comp, \comp_unit|Add2~2 , comp_unit|Add2~2, microprocessor, 1
instance = comp, \comp_unit|Add2~4 , comp_unit|Add2~4, microprocessor, 1
instance = comp, \comp_unit|Add2~6 , comp_unit|Add2~6, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~11 , comp_unit|alu_out[3]~11, microprocessor, 1
instance = comp, \comp_unit|Add3~0 , comp_unit|Add3~0, microprocessor, 1
instance = comp, \comp_unit|Add3~2 , comp_unit|Add3~2, microprocessor, 1
instance = comp, \comp_unit|Add3~4 , comp_unit|Add3~4, microprocessor, 1
instance = comp, \comp_unit|Add3~6 , comp_unit|Add3~6, microprocessor, 1
instance = comp, \comp_unit|Add1~0 , comp_unit|Add1~0, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~12 , comp_unit|alu_out[3]~12, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~13 , comp_unit|alu_out[3]~13, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~14 , comp_unit|alu_out[3]~14, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~15 , comp_unit|alu_out[3]~15, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~17 , comp_unit|alu_out[3]~17, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[5] , comp_unit|Mult0|auto_generated|le4a[5], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|cs2a[1]~0 , comp_unit|Mult0|auto_generated|cs2a[1]~0, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[1] , comp_unit|Mult0|auto_generated|le4a[1], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[3] , comp_unit|Mult0|auto_generated|le3a[3], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[2] , comp_unit|Mult0|auto_generated|le3a[2], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~0 , comp_unit|Mult0|auto_generated|op_1~0, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~2 , comp_unit|Mult0|auto_generated|op_1~2, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[1] , comp_unit|Mult0|auto_generated|le3a[1], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[0] , comp_unit|Mult0|auto_generated|le3a[0], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~0 , comp_unit|Mult0|auto_generated|op_3~0, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~2 , comp_unit|Mult0|auto_generated|op_3~2, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~4 , comp_unit|Mult0|auto_generated|op_3~4, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~6 , comp_unit|Mult0|auto_generated|op_3~6, microprocessor, 1
instance = comp, \comp_unit|always11~0 , comp_unit|always11~0, microprocessor, 1
instance = comp, \comp_unit|always11~0clkctrl , comp_unit|always11~0clkctrl, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[3] , comp_unit|alu_out_temp[3], microprocessor, 1
instance = comp, \comp_unit|r[3]~3 , comp_unit|r[3]~3, microprocessor, 1
instance = comp, \comp_unit|r[3]~feeder , comp_unit|r[3]~feeder, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le5a[3] , comp_unit|Mult0|auto_generated|le5a[3], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[4] , comp_unit|Mult0|auto_generated|le4a[4], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le5a[2] , comp_unit|Mult0|auto_generated|le5a[2], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le5a[1] , comp_unit|Mult0|auto_generated|le5a[1], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[3] , comp_unit|Mult0|auto_generated|le4a[3], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[4] , comp_unit|Mult0|auto_generated|le3a[4], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[2] , comp_unit|Mult0|auto_generated|le4a[2], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~4 , comp_unit|Mult0|auto_generated|op_1~4, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~6 , comp_unit|Mult0|auto_generated|op_1~6, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~8 , comp_unit|Mult0|auto_generated|op_1~8, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~10 , comp_unit|Mult0|auto_generated|op_1~10, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le5a[0] , comp_unit|Mult0|auto_generated|le5a[0], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~8 , comp_unit|Mult0|auto_generated|op_3~8, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~10 , comp_unit|Mult0|auto_generated|op_3~10, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~12 , comp_unit|Mult0|auto_generated|op_3~12, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~14 , comp_unit|Mult0|auto_generated|op_3~14, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[7] , comp_unit|alu_out_temp[7], microprocessor, 1
instance = comp, \comp_unit|always13~1 , comp_unit|always13~1, microprocessor, 1
instance = comp, \comp_unit|r[3] , comp_unit|r[3], microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~7 , comp_unit|data_bus[0]~7, microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~31 , comp_unit|data_bus[3]~31, microprocessor, 1
instance = comp, \i_pins[3]~input , i_pins[3]~input, microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~32 , comp_unit|data_bus[3]~32, microprocessor, 1
instance = comp, \comp_unit|data_bus[3]~33 , comp_unit|data_bus[3]~33, microprocessor, 1
instance = comp, \comp_unit|y1[3] , comp_unit|y1[3], microprocessor, 1
instance = comp, \comp_unit|y[3]~1 , comp_unit|y[3]~1, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[0] , comp_unit|Mult0|auto_generated|le4a[0], microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[2] , comp_unit|alu_out_temp[2], microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~29 , comp_unit|alu_out[2]~29, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~18 , comp_unit|alu_out[2]~18, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~19 , comp_unit|alu_out[2]~19, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~30 , comp_unit|alu_out[2]~30, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~20 , comp_unit|alu_out[2]~20, microprocessor, 1
instance = comp, \comp_unit|alu_out~21 , comp_unit|alu_out~21, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~22 , comp_unit|alu_out[2]~22, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~28 , comp_unit|alu_out[2]~28, microprocessor, 1
instance = comp, \comp_unit|r[2]~2 , comp_unit|r[2]~2, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[6] , comp_unit|alu_out_temp[6], microprocessor, 1
instance = comp, \comp_unit|r[2] , comp_unit|r[2], microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~24 , comp_unit|data_bus[2]~24, microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~22 , comp_unit|data_bus[2]~22, microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~20 , comp_unit|data_bus[2]~20, microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~21 , comp_unit|data_bus[2]~21, microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~23 , comp_unit|data_bus[2]~23, microprocessor, 1
instance = comp, \i_pins[2]~input , i_pins[2]~input, microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~25 , comp_unit|data_bus[2]~25, microprocessor, 1
instance = comp, \comp_unit|data_bus[2]~26 , comp_unit|data_bus[2]~26, microprocessor, 1
instance = comp, \comp_unit|m[2] , comp_unit|m[2], microprocessor, 1
instance = comp, \comp_unit|i[2] , comp_unit|i[2], microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~14 , comp_unit|data_bus[1]~14, microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~15 , comp_unit|data_bus[1]~15, microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~16 , comp_unit|data_bus[1]~16, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[1] , comp_unit|alu_out_temp[1], microprocessor, 1
instance = comp, \comp_unit|r[1]~1 , comp_unit|r[1]~1, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[5] , comp_unit|alu_out_temp[5], microprocessor, 1
instance = comp, \comp_unit|r[1] , comp_unit|r[1], microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~17 , comp_unit|data_bus[1]~17, microprocessor, 1
instance = comp, \i_pins[1]~input , i_pins[1]~input, microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~18 , comp_unit|data_bus[1]~18, microprocessor, 1
instance = comp, \comp_unit|data_bus[1]~19 , comp_unit|data_bus[1]~19, microprocessor, 1
instance = comp, \comp_unit|x1[1] , comp_unit|x1[1], microprocessor, 1
instance = comp, \comp_unit|x[1]~3 , comp_unit|x[1]~3, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~23 , comp_unit|alu_out[1]~23, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~24 , comp_unit|alu_out[1]~24, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~25 , comp_unit|alu_out[1]~25, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~26 , comp_unit|alu_out[1]~26, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~31 , comp_unit|alu_out[1]~31, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~32 , comp_unit|alu_out[1]~32, microprocessor, 1
instance = comp, \comp_unit|alu_out~6 , comp_unit|alu_out~6, microprocessor, 1
instance = comp, \comp_unit|alu_out~7 , comp_unit|alu_out~7, microprocessor, 1
instance = comp, \comp_unit|alu_out~8 , comp_unit|alu_out~8, microprocessor, 1
instance = comp, \comp_unit|alu_out~4 , comp_unit|alu_out~4, microprocessor, 1
instance = comp, \comp_unit|alu_out~27 , comp_unit|alu_out~27, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[0] , comp_unit|alu_out_temp[0], microprocessor, 1
instance = comp, \comp_unit|r[0]~0 , comp_unit|r[0]~0, microprocessor, 1
instance = comp, \comp_unit|alu_out_temp[4] , comp_unit|alu_out_temp[4], microprocessor, 1
instance = comp, \comp_unit|r[0] , comp_unit|r[0], microprocessor, 1
instance = comp, \comp_unit|alu_out~5 , comp_unit|alu_out~5, microprocessor, 1
instance = comp, \comp_unit|alu_out~9 , comp_unit|alu_out~9, microprocessor, 1
instance = comp, \comp_unit|r_eq_0~0 , comp_unit|r_eq_0~0, microprocessor, 1
instance = comp, \comp_unit|r_eq_0~1 , comp_unit|r_eq_0~1, microprocessor, 1
instance = comp, \comp_unit|r_eq_0 , comp_unit|r_eq_0, microprocessor, 1
instance = comp, \inst_decoder|Equal9~0 , inst_decoder|Equal9~0, microprocessor, 1
instance = comp, \prog_sequencer|always14~0 , prog_sequencer|always14~0, microprocessor, 1
instance = comp, \prog_sequencer|Add1~2 , prog_sequencer|Add1~2, microprocessor, 1
instance = comp, \prog_sequencer|Add1~22 , prog_sequencer|Add1~22, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[1] , prog_sequencer|pm_addr[1], microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[1]~feeder , prog_sequencer|cache_rdoffset[1]~feeder, microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[1] , prog_sequencer|cache_rdoffset[1], microprocessor, 1
instance = comp, \prog_sequencer|Add1~4 , prog_sequencer|Add1~4, microprocessor, 1
instance = comp, \prog_sequencer|Add1~23 , prog_sequencer|Add1~23, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[2] , prog_sequencer|pm_addr[2], microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[2] , prog_sequencer|cache_rdoffset[2], microprocessor, 1
instance = comp, \prog_sequencer|Add1~8 , prog_sequencer|Add1~8, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[3] , prog_sequencer|pm_addr[3], microprocessor, 1
instance = comp, \prog_sequencer|valid~3 , prog_sequencer|valid~3, microprocessor, 1
instance = comp, \prog_sequencer|valid[1][1] , prog_sequencer|valid[1][1], microprocessor, 1
instance = comp, \prog_sequencer|valid~0 , prog_sequencer|valid~0, microprocessor, 1
instance = comp, \prog_sequencer|valid[1][0] , prog_sequencer|valid[1][0], microprocessor, 1
instance = comp, \prog_sequencer|valid~2 , prog_sequencer|valid~2, microprocessor, 1
instance = comp, \prog_sequencer|valid[0][0] , prog_sequencer|valid[0][0], microprocessor, 1
instance = comp, \prog_sequencer|valid~1 , prog_sequencer|valid~1, microprocessor, 1
instance = comp, \prog_sequencer|valid[0][1] , prog_sequencer|valid[0][1], microprocessor, 1
instance = comp, \prog_sequencer|always9~8 , prog_sequencer|always9~8, microprocessor, 1
instance = comp, \prog_sequencer|always9~9 , prog_sequencer|always9~9, microprocessor, 1
instance = comp, \prog_sequencer|always9~4 , prog_sequencer|always9~4, microprocessor, 1
instance = comp, \prog_sequencer|always9~5 , prog_sequencer|always9~5, microprocessor, 1
instance = comp, \prog_sequencer|always9~6 , prog_sequencer|always9~6, microprocessor, 1
instance = comp, \prog_sequencer|always9~7 , prog_sequencer|always9~7, microprocessor, 1
instance = comp, \prog_sequencer|start_hold~1 , prog_sequencer|start_hold~1, microprocessor, 1
instance = comp, \prog_sequencer|always9~0 , prog_sequencer|always9~0, microprocessor, 1
instance = comp, \prog_sequencer|always9~1 , prog_sequencer|always9~1, microprocessor, 1
instance = comp, \prog_sequencer|always9~2 , prog_sequencer|always9~2, microprocessor, 1
instance = comp, \prog_sequencer|always9~3 , prog_sequencer|always9~3, microprocessor, 1
instance = comp, \prog_sequencer|start_hold~0 , prog_sequencer|start_hold~0, microprocessor, 1
instance = comp, \prog_sequencer|start_hold~2 , prog_sequencer|start_hold~2, microprocessor, 1
instance = comp, \prog_sequencer|start_hold~feeder , prog_sequencer|start_hold~feeder, microprocessor, 1
instance = comp, \prog_sequencer|start_hold , prog_sequencer|start_hold, microprocessor, 1
instance = comp, \prog_sequencer|hold_out~0 , prog_sequencer|hold_out~0, microprocessor, 1
instance = comp, \prog_sequencer|hold , prog_sequencer|hold, microprocessor, 1
instance = comp, \prog_sequencer|hold_count~0 , prog_sequencer|hold_count~0, microprocessor, 1
instance = comp, \prog_sequencer|hold_count[0] , prog_sequencer|hold_count[0], microprocessor, 1
instance = comp, \prog_sequencer|hold_count~1 , prog_sequencer|hold_count~1, microprocessor, 1
instance = comp, \prog_sequencer|hold_count[1] , prog_sequencer|hold_count[1], microprocessor, 1
instance = comp, \prog_sequencer|Add0~0 , prog_sequencer|Add0~0, microprocessor, 1
instance = comp, \prog_sequencer|hold_count~2 , prog_sequencer|hold_count~2, microprocessor, 1
instance = comp, \prog_sequencer|hold_count[2] , prog_sequencer|hold_count[2], microprocessor, 1
instance = comp, \prog_sequencer|always12~0 , prog_sequencer|always12~0, microprocessor, 1
instance = comp, \prog_sequencer|end_hold , prog_sequencer|end_hold, microprocessor, 1
instance = comp, \c|q[3]~30 , c|q[3]~30, microprocessor, 1
instance = comp, \c|q[3]~31 , c|q[3]~31, microprocessor, 1
instance = comp, \c|q[3]~37 , c|q[3]~37, microprocessor, 1
instance = comp, \c|q[3]~38 , c|q[3]~38, microprocessor, 1
instance = comp, \c|q[3]~34 , c|q[3]~34, microprocessor, 1
instance = comp, \c|q[3]~35 , c|q[3]~35, microprocessor, 1
instance = comp, \c|q[3]~32 , c|q[3]~32, microprocessor, 1
instance = comp, \c|q[3]~33 , c|q[3]~33, microprocessor, 1
instance = comp, \c|q[3]~36 , c|q[3]~36, microprocessor, 1
instance = comp, \c|q[3]~39 , c|q[3]~39, microprocessor, 1
instance = comp, \inst_decoder|ir~15 , inst_decoder|ir~15, microprocessor, 1
instance = comp, \inst_decoder|ir[3] , inst_decoder|ir[3], microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~8 , comp_unit|data_bus[0]~8, microprocessor, 1
instance = comp, \inst_decoder|Equal17~0 , inst_decoder|Equal17~0, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~9 , comp_unit|data_bus[0]~9, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~10 , comp_unit|data_bus[0]~10, microprocessor, 1
instance = comp, \i_pins[0]~input , i_pins[0]~input, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~0 , comp_unit|data_bus[0]~0, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~1 , comp_unit|data_bus[0]~1, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~4 , comp_unit|data_bus[0]~4, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~5 , comp_unit|data_bus[0]~5, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~11 , comp_unit|data_bus[0]~11, microprocessor, 1
instance = comp, \comp_unit|data_bus[0]~12 , comp_unit|data_bus[0]~12, microprocessor, 1
instance = comp, \inst_decoder|reg_en[8]~15 , inst_decoder|reg_en[8]~15, microprocessor, 1
instance = comp, \inst_decoder|reg_en[8]~16 , inst_decoder|reg_en[8]~16, microprocessor, 1
instance = comp, \comp_unit|o_reg[0] , comp_unit|o_reg[0], microprocessor, 1
instance = comp, \comp_unit|o_reg[1]~feeder , comp_unit|o_reg[1]~feeder, microprocessor, 1
instance = comp, \comp_unit|o_reg[1] , comp_unit|o_reg[1], microprocessor, 1
instance = comp, \comp_unit|o_reg[2]~feeder , comp_unit|o_reg[2]~feeder, microprocessor, 1
instance = comp, \comp_unit|o_reg[2] , comp_unit|o_reg[2], microprocessor, 1
instance = comp, \comp_unit|o_reg[3]~feeder , comp_unit|o_reg[3]~feeder, microprocessor, 1
instance = comp, \comp_unit|o_reg[3] , comp_unit|o_reg[3], microprocessor, 1
instance = comp, \inst_decoder|Equal24~0 , inst_decoder|Equal24~0, microprocessor, 1
instance = comp, \inst_decoder|Equal24~1 , inst_decoder|Equal24~1, microprocessor, 1
instance = comp, \inst_decoder|Equal24~2 , inst_decoder|Equal24~2, microprocessor, 1
instance = comp, \inst_decoder|Equal25~1 , inst_decoder|Equal25~1, microprocessor, 1
instance = comp, \inst_decoder|Equal26~0 , inst_decoder|Equal26~0, microprocessor, 1
instance = comp, \inst_decoder|Equal27~0 , inst_decoder|Equal27~0, microprocessor, 1
instance = comp, \prog_sequencer|cache_wrentry~0 , prog_sequencer|cache_wrentry~0, microprocessor, 1
instance = comp, \prog_sequencer|show_pm_addr[0] , prog_sequencer|show_pm_addr[0], microprocessor, 1
instance = comp, \prog_sequencer|show_pm_addr[1] , prog_sequencer|show_pm_addr[1], microprocessor, 1
instance = comp, \prog_sequencer|show_pm_addr[2] , prog_sequencer|show_pm_addr[2], microprocessor, 1
instance = comp, \prog_sequencer|show_pm_addr[3]~feeder , prog_sequencer|show_pm_addr[3]~feeder, microprocessor, 1
instance = comp, \prog_sequencer|show_pm_addr[3] , prog_sequencer|show_pm_addr[3], microprocessor, 1
instance = comp, \prog_sequencer|show_pm_addr[4] , prog_sequencer|show_pm_addr[4], microprocessor, 1
instance = comp, \prog_sequencer|show_pm_addr[5]~feeder , prog_sequencer|show_pm_addr[5]~feeder, microprocessor, 1
instance = comp, \prog_sequencer|show_pm_addr[5] , prog_sequencer|show_pm_addr[5], microprocessor, 1
instance = comp, \prog_sequencer|show_pm_addr[6] , prog_sequencer|show_pm_addr[6], microprocessor, 1
instance = comp, \prog_sequencer|show_pm_addr[7]~feeder , prog_sequencer|show_pm_addr[7]~feeder, microprocessor, 1
instance = comp, \prog_sequencer|show_pm_addr[7] , prog_sequencer|show_pm_addr[7], microprocessor, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
