Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/tb_isim_beh.exe -prj /home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/tb_beh.prj work.tb work.glbl 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/addbit.v" into library work
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/twos_comp.v" into library work
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/sixteen_bit_adder.v" into library work
WARNING:HDLCompiler:248 - "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/sixteen_bit_adder.v" Line 20: Block identifier is required on this block
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/sixteen_bit_subtract.v" into library work
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/logical_shift_right.v" into library work
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/logical_shift_left.v" into library work
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/bitwise_or.v" into library work
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/bitwise_inv.v" into library work
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/bitwise_and.v" into library work
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/async_mux.v" into library work
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/arithmetic_shift_right.v" into library work
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/arithmetic_shift_left.v" into library work
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/sixteen_bit_alu.v" into library work
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/register_file.v" into library work
Analyzing Verilog file "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/tb.v" into library work
WARNING:HDLCompiler:568 - "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/tb.v" Line 119: Constant value is truncated to fit in <4> bits.
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/twos_comp.v" Line 11: Size mismatch in connection of port <a>. Formal port size is 1-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/twos_comp.v" Line 12: Size mismatch in connection of port <b>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/twos_comp.v" Line 13: Size mismatch in connection of port <ci>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/twos_comp.v" Line 14: Size mismatch in connection of port <sum>. Formal port size is 1-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/sixteen_bit_alu.v" Line 45: Size mismatch in connection of port <b>. Formal port size is 16-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/sixteen_bit_alu.v" Line 48: Size mismatch in connection of port <ci>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 95340 KB
Fuse CPU Usage: 1190 ms
Compiling module addbit
Compiling module twos_comp
Compiling module sixteen_bit_adder_signed
Compiling module sixteen_bit_subtract
Compiling module bitwise_or
Compiling module bitwise_and
Compiling module bitwise_inv
Compiling module logical_shift_left
Compiling module logical_shift_right
Compiling module arithmetic_shift_left
Compiling module arithmetic_shift_right
Compiling module _2to1_mux
Compiling module sixteen_bit_alu_default
Compiling module register_file
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 16 Verilog Units
Built simulation executable /home/ise/Michael/Documents/Senior Year 18/CS 152B/cs152b/Lab1/tb_isim_beh.exe
Fuse Memory Usage: 98620 KB
Fuse CPU Usage: 1320 ms
GCC CPU Usage: 790 ms
