
<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Publications - NECRL</title>
    <script src="https://cdn.tailwindcss.com"></script>
    <link rel="stylesheet" href="css/main.css">
    <style>
        body { font-family: 'Open Sans', sans-serif; background-color: #F9FAFB; color: #333; line-height: 1.7; }
        header { background-color: #1E3A8A; color: white; padding: 15px 0; }
        nav a { background-color: #4F8FF7; color: white; padding: 10px 15px; border-radius: 6px; margin-right: 5px; transition: all 0.3s ease; }
        nav a:hover { background-color: #2563EB; }
        section { background: white; margin: 20px 0; border-radius: 10px; box-shadow: 0 4px 10px rgba(0,0,0,0.1); padding: 20px; }
        h2 { font-size: 1.75rem; font-weight: bold; margin-bottom: 15px; border-bottom: 2px solid #1E3A8A; padding-bottom: 5px; }
        .footer { background-color: #2E2E2E; color: white; text-align: center; padding: 20px 0; margin-top: 40px; }
        ul { list-style: disc; margin-left: 20px; }
    </style>
</head>
<body>

<header>
    <div class="container mx-auto flex justify-between items-center px-6">
        <div class="text-2xl font-bold">NECRL</div>
        <nav class="flex space-x-2">
            <a href="index.html">Home</a>
            <a href="projects.html">Projects</a>
            <a href="people.html">People</a>
            <a href="courses.html">Courses</a>
            <a href="publications.html">Publications</a>
            <a href="resources.html">Resources</a>
            <a href="events.html">Events</a>
            <a href="gallery.html">Gallery</a>
            <a href="contact.html">Contact</a>
        </nav>
    </div>
</header>

<main class="container mx-auto py-10 px-6">
    <div id="content">
<!-- Perex -->
<div class="box" id="perex">
<h1>Publications</h1>
</div>
<!-- /perex -->
<div class="box" id="content-in">
<p> </p>
<a href="http://www.ieee.org"> IEEE </a> has copyright on papers published in IEEE journals and conferences. IEEE papers are available in <a href="http://ieeexplore.ieee.org"> IEEE Xplore Digital Library </a>.

            <table bgcolor="#000000" border="1" bordercolor="#000000" cellpadding="1" cellspacing="1" height="35" width="684">
<tr>
<td bgcolor="#D4E7F7" bordercolor="#D4E7F7" width="326"><div align="center" class="style5"><a class="style7" href="#papers">Conference Papers</a></div></td>
<td bgcolor="#D4E7F7" bordercolor="#D4E7F7" width="345"><div align="center" class="style5"><a class="style7" href="#journals">Journal Papers </a></div></td>
<td bgcolor="#D4E7F7" bordercolor="#D4E7F7" width="345"><div align="center" class="style5"><a class="style7" href="#thesis">Thesis Reports </a></div></td>
</tr>
</table>
<h2 align="center"> </h2>
<h2 align="center"><a id="papers" name="papers"></a>Conference Papers </h2>
<ul type="disc">
<li>T. Winograd, H. Salmani, H. Mahmoodi, and H. Homayoun, “STT-CMOS Hybrid Designs for Reverse-engineering Prevention,” Accepted for IEEE Design Automation Conference, June 2016</li>
<li>R. Kuttappa, H. Homayoun, H. Salmani, and H. Mahmoodi, “Comparative Analysis of Robustness of Spin Transfer Torque based Look up Tables under Process Variations” Accepted for IEEE International Symposium on Circuits and Systems, May 2016 </li>
<li>T. Winograd, H. Salmani, H. Mahmoodi, and H. Homayoun, “Preventing Design Reverse Engineering with Reconfigurable Spin Transfer Torque LUT Gates,” Accepted for IEEE International Symposium on Quality Electronics Design, Mar. 2016 </li>
<li>T. Winograd, H. Salmani, H. Mahmoodi, and H. Homayoun, “STT-CMOS Hybrid Designs for Reverse-engineering Prevention,” Accepted for Government Microcircuit Applications and Critical Technology Conference, Mar. 2016 </li>
<li>R. Melgar, A. Nash, M. Sun, C. T. Yoc, M. Amir, C. Chen, A. G. Enriquez, H. Jiang, W. Pong, H. Shanasser, K.S. Teh, and X. Zhang, “Teaching Brain-Inspired Visual Signal Processing via Undergraduate Research Experience,” American Society for Engineering Education Zone IV Conference, Apr. 2015</li>
<li>A. R. Asmhamagari, H. Mahmoodi, T. Mohsenin, H. Homayoun, “Reconfigurable STT-NV LUT-based Functional Units to Improve Performance in General-Purpose Processors,” Great Lake Symposium on VLSI, pp. 1-6, May 2014</li>
<li>H. Prado-Guerrero, N. Ettedgui, A. Koushkebaghi, R. Melgar, and H. Mahmoodi, “Modeling and Implementation of Brain-Inspired Neural Network for Edge Detection and Object Recognition,” American Society for Engineering Education Zone IV Conference, Apr. 2014</li>
<li>A. R. Ashammagari, H. Mahmoodi, H. Homayoun, “Exploiting STT-NV Technology for Reconfigurable, High Performance, Low Power, and Low Temperature Functional Unit Design,” Design, Automation &amp; Test in Europe Conference and Exhibition (DATE), pp. 1-6, Mar. 2014</li>
<li>V. Gourisetty, H. Mahmoodi, V. Melikyan, E. Babayan, R. Goldman, K. Holcomb, T. Wood, “Low Power Design Flow based on Unified Power Format and Synopsys Tool Chain,” Interdisciplinary Engineering Design Education Conference, pp. 28-31, Mar. 2013</li>
<li>H. Mahmoodi, J. Garcia, J. Lohse, J. Paulino, H. Prado, A. Balani, S. Lakshmipuram, C. Chen, A. G. Enriquez, H. Jiang, W. Pong, and H. Shanasser, “Engaging Undergraduate Students in Nano-Scale Circuit Research using Summer Internship,” Interdisciplinary Engineering Design Education Conference, pp. 139-143, Mar. 2013</li>
<li>J. Paulino, J. Garcia, J. Lohse, H. Prado, A. Balani, S. Lakshmipuram, C. Chen, A. G. Enriquez, H. Jiang, H. Mahmoodi, W. Pong, and H. Shanasser, “Engaging Community College Students in Research using Summer Internship on Analysis of Performance Degradation of Integrated Circuits Due to Transistor Aging Effects in Nano-Scale,” PSW American Society for Engineering Education Conference, Apr. 2013</li>
<li>H. Mahmoodi, “Reliability Enhancement of Power Gating Transistor under Time Dependent Dielectric Breakdown,” IEEE/IFIP International Conference on Very Large Scale Integration, pp. 189-194, Oct. 2012</li>
<li>A. Guar and H. Mahmoodi, “Impact of Technology Scaling on Performance of Domino Logic in Nano-Scale CMOS,” IEEE/IFIP International Conference on Very Large Scale Integration, pp. 295-298, Oct. 2012</li>
<li>H. Mahmoodi, A. Montoya, J. Franco, C. Rodriguez, J. Carrillo, A. Goel, C. Chen, A. G. Enriquez, H. Jiang, W. Pong, H. Shanasser, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C74.pdf">Hands-on Teaching of Embedded Systems Design Using FPGA-Based tPad Development Kit</a>,” Interdisciplinary Engineering Design Education Conference, pp. 1-6, Mar. 2012</li>
<li>R. Manchaca and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C73.pdf">Impact of Transistor Aging Effects on Sense Amplifier Reliability in Nano-Scale CMOS</a>,” IEEE International Symposium on Quality Electronic Design, pp. 342-346, Mar. 2012</li>
<li>V. Ganti and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C72.pdf">Comparative Analysis of Copper and CNT Interconnects for H-Tree Clock Distribution</a>,” IEEE International Conference on Computer Design, pp. 447-448, Oct. 2011</li>
<li>V. G. Rao and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C71.pdf">Analysis of Reliability of Flip-Flops under Transistor Aging Effects in Nano-scale CMOS Technology</a>,” IEEE International Conference on Computer Design, pp. 439-440, Oct. 2011</li>
<li>F. Moradi, G. Panagopoulos, G. Karakonstantis, D. Wisland, H. Mahmoodi, J.K. Madsen, and K. Roy “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C70.pdf">Multi-level wordline driver for low power SRAMs in nano-scale CMOS technology</a>,” IEEE International Conference on Computer Design, pp. 439-440, pp. 326-331, Oct. 2011</li>
<li>F. Moradi, T. V. Cao, D. T. Wisland, S. Aunet, and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C69.pdf">Optimal Body Biasing for Maximizing Circuit Performance in 65nm CMOS Technology</a>,” IEEE International Midwest Symposium on Circuits and Systems, pp. 1-4, Aug. 2011</li>
<li>W. Pong, A. G. Enriquez, H. Shahnasser, C. C. Cheng, N. M. Ozer, A. S. Cheng, H. Jiang, and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C68.pdf">Enhancing the Interest, Participation, and Retention of Underrepresented Students in Engineering through a Summer Engineering Institute</a>,” American Society for Engineering Education Annual Conference, June 2011 </li>
<li>S. K. Krishnappa and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C67.pdf">Comparative BTI Reliability Analysis of SRAM Cell Designs in Nano-Scale CMOS Technology</a>,” IEEE International Symposium on Quality Electronic Design, pp. 1-6, Mar. 2011 </li>
<li>F. Moradi, C. Augustine, A. Goel, G. Karakonstantis, T. V. Cao, D. Wisland, H. Mahmoodi, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C66.pdf">Data- Dependant Sense-Amplifier Flip-Flop for Low Power Applications</a>,” IEEE Custom Integrated Circuits Conference, pp. 1-4, Sep. 2010 </li>
<li>A. Pushkarna, S. Raghavan, and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C65.pdf">Comparison of Performance Parameters of SRAM Designs in 16nm CMOS and CNTFET Technologies</a>,” IEEE International System-on-Chip Conference, pp. 339-342, Sep. 2010 </li>
<li>A. Shah and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C64.pdf">Thermal Estimation for Accurate Estimation of Impact of BTI Aging Effects on Nano-Scale SRAM Circuits</a>,” IEEE International System-on-Chip Conference, pp. 230-235, Sep. 2010 </li>
<li>L. Liu and H. Mahmoodi, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C60.pdf">Evaluation of Power Gating under Transistor Aging Effect Issues in 22nm CMOS Technology</a>," International Conference on Mixed Design of Integrated Circuits and Systems, pp. 477-481, June 2010  </li>
<li>H. Singh and H. Mahmoodi, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C59.pdf">Analysis of SRAM Reliability under Combined Effect of NBTI, Process and Temperature Variations in Nano-Scale CMOS</a>," International Conference on Future Information Technology (FutureTech), pp. 1-4, May 2010 </li>
<li>A. Pushkarna and H. Mahmoodi, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C61.pdf">Reliability Analysis of Power Gated SRAM under Combined Effects of NBTI and PBTI in Nano-Scale CMOS</a>,"; Great Lake Symposium on VLSI, May 2010 </li>
<li>S. K. Krishnappa, H. Singh, and H. Mahmoodi, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C57.pdf">Incorporating Effects of Process, Voltage, and Temperature Variation in BTI Model for Circuit Design</a>," IEEE Latin American Symposium on Circuits and Systems, pp. 236-239, Feb. 2010 </li>
<li>F. Moradi, D. Wisland, H. Mahmoodi, Y. Berg, and T. V. Cao "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C62.pdf">New SRAM Design Using Body Bias Technique for Ultra Low Power Applications</a>," IEEE International Symposium on Quality Electronic Design, pp. 468-471, Mar. 2010 </li>
<li>F. Moradi, D. T. Wisland, H. Mahmoodi, and T. V. Cao, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C56.pdf">Improved Write Margin 6T-SRAM for Low Supply Voltage Applications</a>," IEEE International System-On-Chip Conference, pp. 223-226, Sep. 2009 </li>
<li>E. Lyons, V. Ganti, R. Goldman, V. Melikyan, and H. Mahmoodi, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C55.pdf">Full-Custom Design Project for Digital VLSI and IC Design Courses using Synopsys Generic 90nm CMOS Library</a>," International Conference on Microelectronic Systems Education, pp. 45-48, July 2009 </li>
<li>F. Moradi, D. Wisland, H. Mahmoodi, T. V. Cao, and M. Zarre Dooghabadi, "<a href="http://online.sfsu.edu/~mahmoodi/papers/papers/paper_C54.pdf">Adaptive Supply Voltage Circuit using Body Biasing Technique,</a>" International Conference on Mixed Design of Integrated Circuits and Systems, pp. 215-219, June 2009 </li>
<li>F. Moradi, D. T. Wisland, H. Mahmoodi, S. Aunet, T. V. Cao, and A. Peiravi "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C53.pdf">Ultra Low Power Full Adder Topologies</a>,"; IEEE International Symposium on Circuits and Systems, pp. 3158-3161, May 2009 </li>
<li>H. Mahmoodi and A. Jalali, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C52.pdf">Virtual Age: Enabling Technologies and Trends</a>," International Conference on Information Technology: New Generations, pp. 999-1004, April 2009</li>
<li>F. Moradi, D. T. Wisland, H. Mahmoodi, A. Peiravi, S. Aunet, and T. V. Cao, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C51.pdf">New Subthreshold Design Concepts in 65nm CMOS Technology</a>," IEEE International Symposium on Quality Electronic Design, pp. 162-166, Mar. 2009</li>
<li>F.       Moradi, D. T. Wisland, T. V. Cao, A. Peiravi, and H. Mahmoodi “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C58.pdf">1-Bit Sub       Threshold Full Adders in 65nm CMOS Technology</a>,” International       Conference on Microelectronics, pp. 268-271, Dec. 2008</li>
<li>A.       Jalali and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C50.pdf">Virtual Age:       Next Wave of Change in Society</a>,” International Conference on       e-Commerce, e-Administration, e-Society, and e-Education, pp. 1593-1605,       Jan. 2009</li>
<li>F.       Moradi, D. T. Wisland, S. Aunet, H.       Mahmoodi, T. V. Cao, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C49.pdf">65nm       Sub-Threshold 11T-SRAM for Ultra Low Voltage Applications</a>,” IEEE       International Systems-On-Chip Conference, pp. 113-118, Sep. 2008</li>
<li>F.       Moradi, D. T. Wisland, H. Mahmoodi, T. V. Cao, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C48.pdf">High Speed       and Leakage-Tolerant Domino Circuits for High Fan-in Applications in 70nm       CMOS Technology</a>,” International Caribbean Conference on Device,       Circuits, and Systems, pp.1-5, April 2008</li>
<li>F.       Moradi, H. Mahmoodi, and H. Alimohammadi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C47.pdf">A       Leakage-tolerant CMOS Comparator in Ultra Deep Submicron CMOS Technology</a>,”       XXII Conference on Design of Circuits and Integrated Systems, pp. 415-418,       Nov. 2007</li>
<li>S.       Paul, S. Bhunia, and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C46.pdf">Low-Overhead       Design Technique for Calibration of Maximum Frequency at Multiple       Operating Points</a>,” IEEE International Conference on Computer Aided       Design, pp. 401-404, Nov. 2007</li>
<li>K.       Kim, H. Mahmoodi, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C45.pdf">A Low-Power       SRAM Using Bit-Line Charge-Recycling Technique</a>,” International       Symposium on Low Power Electronic Design, pp. 177 – 182, Aug. 2007</li>
<li>V.       Tirumalashetty and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C44.pdf">Clock Gating       and Negative Edge Triggering for Energy Recovery Clock</a>,” IEEE       International Symposium on Circuits and Systems, pp. 1141-1144, May 2007 </li>
<li>Rajani       Kuchipudi and Hamid Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C43.pdf">Strain       Silicon Optimization for Memory and Logic in Nano-Scale CMOS</a>,” IEEE       International Symposium on Quality Electronic Design, pp. 27-32, Mar. 2007 </li>
<li>J.       Yeung and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C42.pdf">Robust Sense       Amplifier Design under Random Dopant Fluctuations in Nano-Scale CMOS       Technologies</a>,” IEEE International Systems-On-Chip Conference, pp.       261-264, Sep. 2006 </li>
<li>F.       Moradi, A. Peiravi, and H. Mahmoodi “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C41.pdf">A Novel       Leakage-Tolerant Domino Logic Circuit with Feedback from Footer Transistor       in Ultra Deep Submicron CMOS</a>,” IEEE International Conference on Mixed       Design of Integrated Circuits and Systems, pp. 210-213, June 2006 </li>
<li>S.       Mukhopadhyay, K. Kim, H. Mahmoodi, A. Datta, D. Park, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C40.pdf">Self-Repairing       SRAM for Reducing parametric Failures in Nanoscaled Memory</a>,” Symposium       on VLSI Circuits, pp. 132-133, June. 2006 </li>
<li>N.       Banerjee, S. Bhunia, H. Mahmoodi, and K. Roy, <strong>“</strong><a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C39.pdf">Low Power       Synthesis of Dynamic Logic Circuits Using Fine-Grained Clock Gating</a>”       Design, Automation, and Test in Europe, vol. 1, pp. 1 – 6, Mar. 2006</li>
<li>K.       Roy, H. Mahmoodi, S. Mukhopadhyay, H. Ananthan, A. Bansal, and T. Cakici,       “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C38.pdf">Double-Gate       SOI Devices for Low-Power and High-Performance Applications</a>,”       International Conference on VLSI Design, pp. 8, Jan. 2006</li>
<li>A.       Goel, S. Bhunia, H. Mahmoodi, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C37.pdf">Low-Overhead       Design of Soft-Error-Tolerant Scan Flip-Flops with Enhanced-Scan       Capability</a>,” Asia and South Pacific       Design Automation Conference, pp. 6, Jan. 2006</li>
<li>K.       Roy, H. Mahmoodi, S. Mukhopadhyay, H. Ananthan, A. Bansal, and T. Cakici,       “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C36.pdf">Double-Gate       SOI Devices for Low-Power and High-Performance Applications</a>,” IEEE/ACM       International Conference on Computer Aided Design, pp. 217-224, Nov. 2005</li>
<li>S.       Mukhopadhyay, A. Raychowdhury, H. Mahmoodi, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C35.pdf">Leakage       Current Based Stabilization Scheme for Robust Sense-Amplifier Design for       Yield Enhancement in Nano-scale SRAM</a>,” IEEE Asian Test Symposium, pp.       176-181, Dec. 2005</li>
<li>T.       Cakici, H. Mahmoodi, S. Mukhopadhyay, and       K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C34.pdf">Independent       Gate Skewed Logic in Double-Gate SOI Technology</a>,” IEEE International       SOI Conference, pp. 83-84, Oct. 2005</li>
<li>N.       Banerjee, A. Raychowdhury, S. Bhunia, H. Mahmoodi, and K. Roy, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C33.pdf">Novel       Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis</a>,"       IEEE International Conference on Computer Design, pp. 206-211, Oct. 2005</li>
<li>S.       Mukhopadhayay, K. Kang, H. Mahmoodi, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C32.pdf">Reliable and       Self-Repairing SRAM in Nano-scale Technologies using Leakage and Delay       Monitoring</a>,” International Test Conference, pp. 10, Nov. 2005</li>
<li>M.       Meterelliyoz, H. Mahmoodi, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_C31.pdf">A Leakage       Control System for Thermal Stability During Burn-In Test</a>,”       International Test Conference, pp. 10, Nov. 2005</li>
</ul>
<h2> </h2>
<p align="right"> </p>
<p align="right"><a href="#top">Top</a></p>
<p align="right"> </p>
<h2 align="center"><a id="journals" name="journals"></a>Journal Papers </h2>
<ul type="disc">
<li>
         R. Kuttappa, H. Homayoun, H. Salmani, H. Mahmoodi, “Reliability Analysis of Spin Transfer Torque based Look up Tables under Process Variations and NBTI Aging,” accepted for  Elsevier Microelectronics Reliability Journal, Mar. 2016
        </li>
<li>
           B. Ebrahimi,
            A. Afzali-Kusha, H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J31.pdf">Robust
            FinFET SRAM Design based on Dynamic Back-Gate Voltage Adjustment</a>,”
            Elsevier Microelectronics Reliability Journal, DOI: 10.1016/j.microrel.2014.04.015,
            vol. 54, no. 11, Nov. 2014
        </li>
<li>
          F. Moradi,
            G. Panagopoulos, G. Karakonstantis, H. Farkhani, D. T. Wisland, J.
            K. Madsen, H. Mahmoodi, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J30.pdf">Multi-level
            Wordline Driver for Robust SRAM Design in Nano-scale CMOS Technology</a>,”
            Elsevier Microelectronics Journal, DOI:10.1016/j.mejo.2013.09.009,
            vol. 45, no. 1, pp. 23-34, Jan. 2014
        </li>
<li>
          H. Mahmoodi,
            S. Lakshmipuram, M. Arora, Y. Asgarieh, H. Homayoun, B. lin, and D.
            Tullsen, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J29.pdf">Resistive Computation:
            a Critique</a>,” IEEE Computer Architecture Letters, DOI: 10.1109/L-CA.2013.23,
            vol. 13, no. 2, pp. 89-92, Feb. 2014
        </li>
<li>F. Moradi, T. V. Cao, E.
          I. Vatajelu, A. Peiravi, H. Mahmoodi, and D. T. Wisland, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J28.pdf">Domino
          Logic Designs for High-Performance and Leakage-Tolerant Applications</a>,"
          Elsevier Integration, the VLSI Journal, DOI:10.1016/j.vlsi.2012.04.005,
          vol. 46, no. 3, pp. 247-254, June 2013</li>
<li>
          B. Afzal,
            B. Ebrahimi, A. Afzali-Kusha, and H. Mahmoodi, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J27.pdf">An
            Analytical Model for Read Static Noise Margin including Soft Oxide
            Breakdown, Negative and Positive Bias Temperature Instabilities</a>,"
            Elsevier Microelectronics Reliability Journal, DOI:10.1016/j.microrel.2013.01.009,
            vol. 53, no. 5, pp. 670-675, May 2013
        </li>
<li>
          B. Afzal,
            B. Ebrahimi, A. Afzali-Kusha, and H. Mahmoodi, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J26.pdf">Modeling
            Read SNM Considering Both Soft Oxide Breakdown and Negative Bias Temperature
            Instability</a>" Elsevier Microelectronics Reliability Journal,
            DOI:10.1016/j.microrel.2012.07.026, vol. 52, no. 12, pp. 2948-2954,
            Dec. 2012
        </li>
<li> M. Houshmand Kaffashian, R. Lotfi, K. Mafinezhadand, and H. Mahmoodi, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J25.pdf">Impacts of NBTI/PBTI on Performance of Domino Logic Circuits with High-k Metal-Gate Devices in Nanoscale CMOS</a>," Elsevier Microelectronics Reliability Journal, DOI: 10.1016/j.microrel.2012.03.012, vol. 52, no. 8, pp. 1655-1659, Aug. 2012 </li>
<li>M. Houshmand Kaffashian, R. Lotfi, K. Mafinezhadand, and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J24.pdf">Impact of NBTI on Performance of Domino Logic Circuits in Nano-Scale CMOS</a>,” Elsevier Microelectronics Journal, DOI: 10.1016/j.mejo.2011.09.009, vo.l 42, no. 12, pp. 1327-1334, Dec. 2011.</li>
<li>F. Morado, S. K. Gupta, G. Panagopoulos, D. T. Wisland, H. Mahmoodi, and K. Roy “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J23.pdf">Asymmetrically-Doped FinFETs for Low-Power Robust SRAMs</a>,” IEEE Transactions on Electron Devices, DOI: 10.1109/TED.2011.2169678, vol. 58, no. 12, Dec. 2011.</li>
<li>M. Houshmand Kaffashian, R. Lotfi, K. Mafinezhadand, and H. Mahmoodi, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J22.pdf">An Optimization Method for NBTI-Aware Design of Domino Logic Circuits in Nano-Scale CMOS</a>,” IEICE Electronics Express, vol. 8, no. 17, pp. 1406-1411, Aug. 2011 </li>
<li>M. Cho, J. Schlessman, H. Mahmoodi, M. Wolf, and S. Mukhopadhyay, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J21.pdf">Post-Silicon Adaptation for Low-Power SRM under Process Variation</a>,” IEEE Design and Test of Computers, DOI: 10.1109/MDT.2010.137, vol. 27, no. 6, pp. 26-35, Nov. 2010 </li>
<li>S. Paul, H. Mahmoodi, and S. Bhunia, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J20.pdf">Low-Overhead Fmax Calibration at Multiple Operating Points Using Delay Sensitive Based Path Selection</a>,” ACM Transactions on Design Automation of Electronic Systems, DOI: 10.1145/1698759.1698769, vol. 15, no. 2, pp. , Feb. 2010 </li>
<li>H.       Mahmoodi, V. Tirumalashetty, M. Cooke, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J17.pdf">Ultra Low       Power Clocking Scheme Using Energy Recovery and Clock Gating</a>,"       IEEE Transactions on Very Large Scale Integration Systems, DOI: 10.1109/TVLSI.2008.2008453, vol. 17, no. 1,       pp. 33-44, Jan 2009</li>
<li>Y. Wang, H. Mahmoodi, L-Y. Chiou, H. Choo, J. Park, W.       Jeong, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J19.pdf">Energy-efficient       Hardware Architecture and VLSI Implementation of a Polyphase Channelizer       with Applications to Subband Adaptive Filtering</a>,” Journal of Signal       Processing Systems, DOI: 10.1007/s11265-008-0323-2, Dec. 2008</li>
<li>S.       Bhunia, H. Mahmoodi, A. Raychowdhury, and K. Roy, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J18.pdf">Arbitrary       Two-Pattern Delay Testing Using A Low-Overhead Supply Gating</a>,"       Journal of Electronic Testing Theory and Applications, DOI: 10.1007/s10836-008-5072-4, June 2008</li>
<li>K.       Kim, H. Mahmoodi, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J16.pdf">A Low-Power       SRAM Using Bit-Line Charge-Recycling</a>,” IEEE Journal of Solid-State       Circuits, DOI: 10.1109/JSSC.2007.914294, vol. 43, no. 2, pp. 446-458, Feb. 2008</li>
<li>S.       Mukhopadhyay, H. Mahmoodi, and K. Roy, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J15.pdf">Reduction of       Parametric Failures in Sub-100nm SRAM Array using Body Bias</a>,"       IEEE Transactions on Computer-Aided Design of Integrated Circuits and       Systems, DOI: 10.1109/TCAD.2007.906995, vol. 27, no. 1, pp. 174-183, Jan. 2008</li>
<li>A.       Datta, A. Goel, T. Cakici, H. Mahmoodi, D. Lekshmanan, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J14.pdf">Modeling and       Circuit Synthesis for Independently Controlled Double Gate FinFET Devices</a>”,       IEEE Transactions on Computer-Aided Design of Integrated Circuits and       Systems, DOI: 10.1109/TCAD.2007.896320, vol. 26, no. 11, pp. 1957-1966, Nov. 2007</li>
<li>S.       Mukhopadhyay, K. Kim, H. Mahmoodi, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J13.pdf">Design of a       Process Variation Tolerant Self-Repairing SRAM for Yield Enhancement in       Nanoscaled CMOS</a>,” IEEE Journal of Solid-State Circuits, DOI: 10.1109/JSSC.2007.897161, vol. 42, no.       6, pp. 1370-1382, June 2007</li>
<li>N.       Banerjee, A. Raychowdhury, S. Bhunia, H. Mahmoodi, and K. Roy, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J12.pdf">A Novel       Low-Overhead Operand Isolation Technique for Low-Power Datapath Synthesis</a>,"       IEEE Transactions on Very Large Scale Integration Systems, DOI: 10.1109/TVLSI.2006.884054, vol. 14, no. 9,       pp. 1034-1039, Sep. 2006</li>
<li>S.       Mukhopadhyay, H. Mahmoodi, and K. Roy, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J11.pdf">A Novel High       Performance and Robust Sense Amplifier Using Independent Gate Control in       Sub-50nm Double-Gate MOSFET</a>," IEEE Transactions on Very Large       Scale Integration Systems, DOI: 10.1109/TVLSI.2005.863743, vol. 14, no. 2, pp. 183-192, Feb. 2006</li>
<li>Q.       Chen, H. Mahmoodi, S. Bhunia, and K. Roy, “<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J10.pdf">Efficient       Testing of SRAM with Optimized March Sequences and a Novel DFT Technique       for Emerging Failures due to Process Variations</a>,” IEEE Transactions on       Very Large Scale Integration Systems, DOI: 10.1109/TVLSI.2005.859565, vol. 13, no. 11, pp. 1286-1295, Nov.       2005</li>
<li>H.       Mahmoodi, S. Mukhopadhyay, and K. Roy, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J9.pdf">Estimation of       Delay Variations Due to Random-Dopant Fluctuations in Nanoscale CMOS       Circuits</a>," IEEE Journal of Solid-State Circuits, DOI: 10.1109/JSSC.2005.852164, vol. 40, no. 9,       pp. 1787-1796, Sep. 2005</li>
<li>S.       Mukhopadhyay, H. Mahmoodi, and K. Roy, "<a href="http://online.sfsu.edu/~mahmoodi/papers/paper_J8.pdf">Modeling of       Failure Probability and Statistical Design of SRAM Array for Yield       Enhancement in Nano-Scaled CMOS</a>," IEEE Transactions on       Computer-Aided Design of Integrated Circuits and Systems, DOI: 10.1109/TCAD.2005.852295, vol. 24, no. 12,       pp. 1859-1880, Dec. 2005</li>
</ul>
<h2> </h2>
<p align="right"> </p>
<p align="right"><a href="#top">Top</a></p>
<p align="right"> </p>
<h2 align="center"><a id="thesis" name="thesis"></a>Thesis Reports </h2>
<ul type="disc">
<li>E. Pataky “<a href="files/thesis/thesis3.pdf">Design of an Application-Specific Instruction Processor for the GFM Scuba Diving Algorithm</a>,” Dec. 2009 </li>
<li>H. Singh “<a href="files/thesis/thesis2.pdf">Analysis of SRAM Reliability under Combined Effect of Transistor Aging, Process and Temperature Variations in Nano-Scale CMOS</a>,” Dec. 2009 </li>
<li>V. Tirumalashetty “<a href="files/thesis/thesis1.pdf">Low Power Design Of Digital Systems Using Energy Recovery Clocking and Clock Gating</a>,” Oct. 2007 </li>
</ul>
<p> </p>
<p> </p>
<p> </p>
<p align="right"><a href="#top">Top</a></p>
</div>
<!-- /content-in -->
</div>
</main>

<footer class="footer">
    <p>&copy; 2025 NECRL - San Francisco State University | All Rights Reserved</p>
    <p><a href="https://facebook.com" class="text-yellow-300">Follow us on Facebook</a></p>
</footer>

</body>
</html>
