============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/run.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     1
   Run Date =   Sat Sep 27 21:18:10 2025

   Run on =     LAPTOP-EUGMKLPQ
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
RUN-1001 : Using default speed grade: NA
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "open_project UDP_EXAMPLE.prj"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file ../../al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file ../../al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file ../../al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file ../../al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file ../../al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file ../../al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file ../../al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file ../../al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in ../../al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in ../../al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in ../../al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in ../../al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in ../../al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in ../../al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in ../../al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in ../../al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in ../../al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in ../../al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in ../../al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in ../../al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file ../../al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in ../../al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in ../../al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in ../../al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in ../../al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in ../../al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in ../../al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in ../../al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in ../../al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in ../../al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in ../../al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in ../../al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in ../../al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file '../../al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in ../../al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file ../../al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in ../../al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file '../../al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in ../../al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file ../../al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in ../../al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file '../../al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in ../../al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file ../../al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../../../source_code/rtl/UDP_Example_Top.v(38)
HDL-1007 : back to file '../../../../source_code/rtl/UDP_Example_Top.v' in ../../../../source_code/rtl/UDP_Example_Top.v(38)
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze VHDL file ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/ETH/udp_top.v
HDL-1007 : analyze verilog file ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v
PRJ-1401 : Successfully analyzed 56 source files.
RUN-1002 : start command "set_param flow readback_eram_speed 1"
RUN-1002 : start command "set_param gate map_opt_area high"
RUN-1002 : start command "set_param gate mapmacro_opt_timing high"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
RUN-1002 : start command "elaborate -top UDP_Example_Top"
HDL-1007 : elaborate module UDP_Example_Top in ../../../../source_code/rtl/UDP_Example_Top.v(39)
HDL-1007 : port 'sda_dg' remains unconnected for this instance in ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(98)
HDL-1007 : elaborate module uicfg5640(CLK_DIV=239) in ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(29)
HDL-1007 : elaborate module uii2c(WMEN_LEN=5,RMEN_LEN=1,CLK_DIV=239) in ../../../../source_code/rtl/uiov5640cfg/uii2c.v(27)
HDL-5314 WARNING: net 'sda_i' does not have a driver in ../../../../source_code/rtl/uiov5640cfg/uii2c.v(82)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 40 for port 'wr_data' in ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(110)
HDL-1007 : elaborate module ui5640reg in ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(28)
HDL-5007 WARNING: actual bit length 24 differs from formal bit length 32 for port 'REG_DATA' in ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(125)
HDL-1007 : elaborate module uiSensorRGB565 in ../../../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v(30)
HDL-1007 : elaborate module fdma_pll in ../../al_ip/fdma_pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(5)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000000",FBCLK_DIV=3,CLKC0_DIV=7,CLKC1_DIV=7,CLKC2_DIV=7,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=6,CLKC2_FPHASE=4,CLKC0_CPHASE=6,CLKC1_CPHASE=7,CLKC2_CPHASE=2,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(889)
HDL-1007 : port 'W_full' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(145)
HDL-1007 : port 'fdma_wready' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(145)
HDL-1007 : port 'fmda_wbuf' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(145)
HDL-1007 : port 'fdma_wirq' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(145)
HDL-1007 : port 'R_sync_cnt_o' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(145)
HDL-1007 : port 'R_empty' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(145)
HDL-1007 : port 'fdma_rready' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(145)
HDL-1007 : port 'fmda_rbuf' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(145)
HDL-1007 : port 'fdma_rirq' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(145)
HDL-1007 : port 'W_full' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'fdma_wready' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'fmda_wbuf' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'fdma_wirq' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'R_data_o' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'R_sync_cnt_o' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'R_buf_i' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'R_empty' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'fdma_raddr' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'fdma_rareq' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'fdma_rsize' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'fdma_rbusy' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'fdma_rready' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'fmda_rbuf' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'fdma_rirq' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(208)
HDL-1007 : port 'W_full' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'fdma_wready' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'fmda_wbuf' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'fdma_wirq' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'R_data_o' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'R_sync_cnt_o' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'R_buf_i' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'R_empty' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'fdma_raddr' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'fdma_rareq' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'fdma_rsize' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'fdma_rbusy' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'fdma_rready' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'fmda_rbuf' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'fdma_rirq' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(249)
HDL-1007 : port 'W_full' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'fdma_wready' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'fmda_wbuf' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'fdma_wirq' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'R_data_o' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'R_sync_cnt_o' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'R_buf_i' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'R_empty' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'fdma_raddr' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'fdma_rareq' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'fdma_rsize' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'fdma_rbusy' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'fdma_rready' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'fmda_rbuf' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : port 'fdma_rirq' remains unconnected for this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(290)
HDL-1007 : elaborate module four_channel_video_splicer in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(1)
HDL-1007 : elaborate module uisetvbuf in ../../../../source_code/rtl/uisetvbuf/uisetvbuf.v(29)
HDL-1007 : elaborate module uidbuf(AXI_ADDR_WIDTH=23,W_DSIZEBITS=21,W_BUFSIZE=32'b011,W_XSTRIDE=512,R_BUFDEPTH=2048,R_DSIZEBITS=21,R_XSIZE=1024,R_YSIZE=768,R_BUFSIZE=32'b011) in ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(29)
HDL-1007 : elaborate module fs_cap in ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(30)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=16,DATA_WIDTH_R=32,DATA_DEPTH_R=512,AF=511,F=1024,ENDIAN="BIG") in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(136)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=32,DATA_WIDTH_R=16,DATA_DEPTH_R=2048,AE=511,F=1024,ENDIAN="BIG") in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(136)
HDL-1007 : elaborate module uidbuf(ENABLE_READ=0,AXI_ADDR_WIDTH=23,W_BASEADDR=1024,W_DSIZEBITS=21,W_BUFSIZE=32'b011,W_XSTRIDE=512) in ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(29)
HDL-1007 : elaborate module uidbuf(ENABLE_READ=0,AXI_ADDR_WIDTH=23,W_BUFDEPTH=2048,W_BASEADDR=786432,W_DSIZEBITS=21,W_XSIZE=1024,W_BUFSIZE=32'b011) in ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(29)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=16,DATA_WIDTH_R=32,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,AF=511,F=2048,ENDIAN="BIG") in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(136)
HDL-1007 : elaborate module uidbuf(ENABLE_READ=0,AXI_ADDR_WIDTH=23,W_BASEADDR=1572864,W_DSIZEBITS=21,W_BUFSIZE=32'b011) in ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(29)
HDL-1007 : elaborate module uidbufw_interconnect(AXI_ADDR_WIDTH=23) in ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(8)
HDL-5317 WARNING: input port 'R_rclk_i' is not connected on this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(224)
HDL-5317 WARNING: input port 'R_rclk_i' is not connected on this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(265)
HDL-5317 WARNING: input port 'R_rclk_i' is not connected on this instance in ../../../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v(306)
HDL-1007 : elaborate module app_fdma in ../../../../source_code/rtl/uiappfdma/uiappfdma.v(31)
HDL-1007 : elaborate module sdr_as_ram(self_refresh_open=1'b1) in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(21)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : elaborate module sdr_init_ref(self_refresh_open=1'b1) in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(20)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(3)
HDL-5317 WARNING: input port '**' is not connected on this instance in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(683)
HDL-1007 : elaborate module PLL_HDMI_CLK in ../../al_ip/PLL_HDMI_CLK.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000000",REFCLK_DIV=4,FBCLK_DIV=5,CLKC0_DIV=15,CLKC1_DIV=3,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=14,CLKC1_CPHASE=2,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(889)
HDL-1007 : elaborate module uivtc(H_FrameSize=1344,H_SyncStart=1184,H_SyncEnd=1320,V_ActiveSize=768,V_FrameSize=806,V_SyncStart=797,V_SyncEnd=803,H2_ActiveSize=32'b01111111111,V2_ActiveSize=32'b01100000000) in ../../../../source_code/rtl/uivtc/uivtc.v(30)
HDL-1007 : elaborate module ui565_888 in ../../../../source_code/rtl/uiwidth_conv/ui565_888.v(10)
HDL-1007 : switch to vhdl to elaborate module uihdmitx in ../../../../source_code/rtl/UDP_Example_Top.v(429)
HDL-1007 : elaborate uihdmitx(1,3)(Behavioral) in ../../../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : elaborate DVITransmitter(1,3)(Behavioral) in ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : elaborate **(**) in ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : elaborate **(**) in ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : elaborate EG_LOGIC_ODDR(1,6)(rtl) in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.vhd(1399)
HDL-1007 : elaborate **(**) in ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : back to vlog to elaborate in ../../../../source_code/rtl/UDP_Example_Top.v(429)
HDL-1007 : port 'afull' remains unconnected for this instance in ../../../../source_code/rtl/ETH/udp_loopback.v(75)
HDL-1007 : port 'aempty' remains unconnected for this instance in ../../../../source_code/rtl/ETH/udp_loopback.v(75)
HDL-1007 : elaborate module udp_loopback in ../../../../source_code/rtl/ETH/udp_loopback.v(44)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2405)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2482)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=12,ADDR_WIDTH_B=12,DATA_DEPTH_A=4096,DATA_DEPTH_B=4096,MODE="PDPW",RESETMODE="ASYNC") in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(986)
HDL-5007 WARNING: actual bit length ** differs from formal bit length *** for port '**' in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2666)
HDL-5007 WARNING: actual bit length ** differs from formal bit length *** for port '**' in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2671)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(3068)
HDL-5007 WARNING: actual bit length 12 differs from formal bit length 13 for port 'rdusedw' in ../../../../source_code/rtl/ETH/udp_loopback.v(96)
HDL-1007 : elaborate module udp_rx_buf in ../../../../source_code/rtl/UDP_RX/udp_rx_buf.v(12)
HDL-1007 : port 'tri_speed' remains unconnected for this instance in ../../../../source_code/rtl/ETH/udp_top.v(221)
HDL-1007 : port 'mdio_o' remains unconnected for this instance in ../../../../source_code/rtl/ETH/udp_top.v(221)
HDL-1007 : port 'mdio_oen' remains unconnected for this instance in ../../../../source_code/rtl/ETH/udp_top.v(221)
HDL-1007 : port 'mdio_clk' remains unconnected for this instance in ../../../../source_code/rtl/ETH/udp_top.v(221)
HDL-1007 : elaborate module udp_top in ../../../../source_code/rtl/ETH/udp_top.v(8)
HDL-1007 : elaborate module clk_gen_rst_gen in ../../../../source_code/rtl/ETH/clk_gen_rst_gen.v(48)
HDL-1007 : elaborate module pll_gen in ../../al_ip/pll_gen.v(26)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000000",REFCLK_DIV=2,FBCLK_DIV=5,CLKC0_DIV=8,CLKC1_DIV=8,CLKC2_DIV=80,CLKC3_DIV=40,CLKC4_DIV=8,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=7,CLKC1_CPHASE=7,CLKC2_CPHASE=79,CLKC3_CPHASE=39,GMC_GAIN=2,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(889)
HDL-1007 : elaborate module div_clk_gen in ../../../../source_code/rtl/ETH/div_clk_gen.v(31)
HDL-1007 : elaborate module udp_clk_gen in ../../../../source_code/rtl/ETH/temac_clk_gen.v(30)
HDL-1007 : port '**' remains unconnected for this instance in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(284)
HDL-1007 : port '**' remains unconnected for this instance in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(284)
HDL-1007 : port '**' remains unconnected for this instance in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(284)
HDL-1007 : elaborate module udp_ip_protocol_stack(LOCAL_UDP_PORT_NUM=16'b01,LOCAL_IP_ADDRESS=32'b11000000101010001111000000000001) in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(3861)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(4077)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(3465)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(3963)
HDL-1007 : port '**' remains unconnected for this instance in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(1251)
HDL-1007 : port '**' remains unconnected for this instance in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(1251)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(1172)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2405)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2482)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="PDPW",RESETMODE="ASYNC") in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(986)
HDL-5007 WARNING: actual bit length ** differs from formal bit length *** for port '**' in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2666)
HDL-5007 WARNING: actual bit length ** differs from formal bit length *** for port '**' in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2671)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(3068)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(1601)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(3465)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(909)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(1374)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(1079)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(713)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(26)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(436)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(223)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(1920)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(3190)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(3113)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(3537)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(3465)
HDL-1007 : elaborate module ** in ../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(3465)
HDL-1007 : elaborate module temac_block in ../../../../source_code/rtl/ETH/temac_block.v(2)
HDL-1007 : elaborate module tx_clk_en_gen in ../../../../source_code/rtl/ETH/tx_clk_en_gen.v(16)
HDL-1007 : elaborate module rgmii_interface in ../../../../source_code/rtl/ETH/rgmii_interface.v(14)
HDL-1007 : elaborate module ODDR in ../../../../source_code/rtl/ETH/ODDR.v(23)
HDL-1007 : elaborate module EG_LOGIC_ODDR in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(66)
HDL-1007 : elaborate module IDDR(DEVICE="EG4") in ../../../../source_code/rtl/ETH/IDDR.v(23)
HDL-1007 : elaborate module EG_LOGIC_IDDR in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(57)
HDL-1007 : elaborate module TEMAC_CORE in ../../al_ip/TEMAC_CORE/TEMAC_CORE.v(9)
HDL-1007 : elaborate module mac_core_aead6cd6dadd(P_HOST_EN=1'b0,P_ADD_FILT_LIST=0) in ../../al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v(14)
HDL-1007 : elaborate module TEMAC_CORE_aead6cd6dadd(P_HALF_DUPLEX=1'b1) in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(1)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9306)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(186)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5470)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6852)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(7513)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3818)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3754)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3865)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3808)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3829)
HDL-5007 WARNING: specify block is ignored for synthesis in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3840)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(7839)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(1251)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(8904)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6199)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(4813)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3988)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(225)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3844)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(4444)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6947)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6270)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(8504)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(8272)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(4209)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(4055)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(253)
HDL-1007 : elaborate module ** in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(4147)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(353)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9517)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9520)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9525)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9526)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9527)
HDL-5314 WARNING: net '**' does not have a driver in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(9528)
HDL-5007 WARNING: actual bit length 20 differs from formal bit length 85 for port 'mac_cfg_vector' in ../../../../source_code/rtl/ETH/temac_block.v(360)
HDL-5323 WARNING: input port 'mac_has_sgmii' remains unconnected for this instance in ../../../../source_code/rtl/ETH/temac_block.v(294)
HDL-1007 : elaborate module tx_client_fifo(DEVICE="EG4") in ../../../../source_code/rtl/ETH/tx_client_fifo.v(14)
HDL-1007 : elaborate module RAMB16_S9_S9(DEVICE="EG4") in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(4)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_B=9,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,WRITEMODE_A="WRITETHROUGH",WRITEMODE_B="WRITETHROUGH") in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/eagle_macro.v(986)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'cea' in ../../../../source_code/rtl/ETH/tx_client_fifo.v(1293)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'web' in ../../../../source_code/rtl/ETH/tx_client_fifo.v(1303)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'cea' in ../../../../source_code/rtl/ETH/tx_client_fifo.v(1315)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'web' in ../../../../source_code/rtl/ETH/tx_client_fifo.v(1325)
HDL-5323 WARNING: input port 'dib[8]' remains unconnected for this instance in ../../../../source_code/rtl/ETH/tx_client_fifo.v(1291)
HDL-5323 WARNING: input port 'dib[8]' remains unconnected for this instance in ../../../../source_code/rtl/ETH/tx_client_fifo.v(1312)
HDL-1007 : elaborate module rx_client_fifo(DEVICE="EG4") in ../../../../source_code/rtl/ETH/rx_client_fifo.v(14)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'cea' in ../../../../source_code/rtl/ETH/rx_client_fifo.v(873)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'web' in ../../../../source_code/rtl/ETH/rx_client_fifo.v(883)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'cea' in ../../../../source_code/rtl/ETH/rx_client_fifo.v(894)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 1 for port 'web' in ../../../../source_code/rtl/ETH/rx_client_fifo.v(904)
HDL-5323 WARNING: input port 'dib[8]' remains unconnected for this instance in ../../../../source_code/rtl/ETH/rx_client_fifo.v(871)
HDL-5323 WARNING: input port 'dib[8]' remains unconnected for this instance in ../../../../source_code/rtl/ETH/rx_client_fifo.v(892)
HDL-5323 WARNING: input port 'mdio_i' remains unconnected for this instance in ../../../../source_code/rtl/ETH/udp_top.v(224)
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-1200 : Current top model is UDP_Example_Top
HDL-5106 WARNING: Initial value omitted on non-DFF net "scl_r" in ../../../../source_code/rtl/uiov5640cfg/uii2c.v(90) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "sda_o" in ../../../../source_code/rtl/uiov5640cfg/uii2c.v(97) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[4]" in ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[3]" in ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[2]" in ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[1]" in ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "cnt_t[0]" in ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "dc_bias[4]" in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "dc_bias[3]" in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071) 
HDL-5106 WARNING: Initial value omitted on non-DFF net "dc_bias[2]" in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071) 
HDL-5106 Similar messages will be suppressed.
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc ../../../../source_code/constraints/UDP.adc"
RUN-1002 : start command "set_pin_assignment  HDMI_CLK_N   LOCATION = K1; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_CLK_P   LOCATION = C3; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_D0_N   LOCATION = F5; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_D0_P   LOCATION = G5; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_D1_N   LOCATION = E3; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_D1_P   LOCATION = F1; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_D2_N   LOCATION = B3; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  HDMI_D2_P   LOCATION = E1; IOSTANDARD = LVDS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  clk_50   LOCATION = R7; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  cmos_data[0]   LOCATION = E15; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  cmos_data[1]   LOCATION = G16; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  cmos_data[2]   LOCATION = F15; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  cmos_data[3]   LOCATION = K15; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  cmos_data[4]   LOCATION = G14; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  cmos_data[5]   LOCATION = H15; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  cmos_data[6]   LOCATION = J16; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  cmos_data[7]   LOCATION = K16; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  cmos_href   LOCATION = D16; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  cmos_pclk   LOCATION = H16; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  cmos_pwdn   LOCATION = M16; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  cmos_reset   LOCATION = F14; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  cmos_scl   LOCATION = P11; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  cmos_sda   LOCATION = M10; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 8; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  cmos_vsync   LOCATION = L10; IOSTANDARD = LVCMOS33; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  rstn   LOCATION = B2; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_rx_clk   LOCATION = T14; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; INDEL = 1; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_rx_ctl   LOCATION = T13; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_rx_data[0]   LOCATION = P6; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_rx_data[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_rx_data[2]   LOCATION = T9; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_rx_data[3]   LOCATION = N9; IOSTANDARD = LVCMOS33; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_tx_clk   LOCATION = T12; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 16; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_tx_ctl   LOCATION = T7; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 16; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_tx_data[0]   LOCATION = T4; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 16; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_tx_data[1]   LOCATION = T6; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 16; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_tx_data[2]   LOCATION = M7; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 16; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  phy1_rgmii_tx_data[3]   LOCATION = T8; IOSTANDARD = LVCMOS33; DRIVESTRENGTH = 16; PULLTYPE = NONE; SLEWRATE = FAST; "
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
RUN-1002 : start command "read_sdc ../../../../source_code/constraints/UDP.sdc"
RUN-1002 : start command "read_sdc -ip TEMAC_CORE ../../al_ip/TEMAC_CORE/TEMAC_CORE.sdc"
RUN-1002 : start command "export_db UDP_EXAMPLE_elaborate.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "commit_param -step rtl"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1002 : start command "set_param rtl min_ripple_len 12"
RUN-1001 : Print Rtl Property
RUN-1001 : -------------------------------------------------------------------
RUN-1001 :         Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------------------
RUN-1001 :        fix_undriven       |     0      |        0         |        
RUN-1001 :   gated_clock_conversion  |    off     |       off        |        
RUN-1001 :         infer_fsm         |    auto    |       auto       |        
RUN-1001 :         infer_gsr         |    off     |       off        |        
RUN-1001 :         infer_rom         |     on     |        on        |        
RUN-1001 :       keep_hierarchy      |    auto    |       auto       |        
RUN-1001 :        merge_equal        |     on     |        on        |        
RUN-1001 :      min_control_set      |     8      |        8         |        
RUN-1001 :       min_ripple_len      |     12     |       auto       |   *    
RUN-1001 :          seq_syn          |     on     |        on        |        
RUN-1001 : -------------------------------------------------------------------
RUN-1002 : start command "insert_debugger ../../chip_debugger"
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/license/Anlogic.lic
SYN-1001 : Stage 1 | Optimize RTL
SYN-1001 : Stage 1.1 | Check Design Sanity
SYN-1001 : End Stage 1.1 | Check Design Sanity; Time: 0.007086s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 287, reserved = 393, peak = 287;

SYN-1079 : finish stage Check Design Sanity. Total instances: 32363, Total nets: 70598.

SYN-1001 : Stage 1.2 | Initialize Design
SYN-1001 : End Stage 1.2 | Initialize Design; Time: 1.049053s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (58.1%); Memory(MB): used = 287, reserved = 393, peak = 287;

SYN-1079 : finish stage Initialize Design. Total instances: 6795, Total nets: 39053.

SYN-1001 : Stage 1.3 | Flatten Module
SYN-1011 : Flatten model UDP_Example_Top
SYN-1001 : End Stage 1.3 | Flatten Module; Time: 0.169394s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (36.9%); Memory(MB): used = 288, reserved = 393, peak = 288;

SYN-1079 : finish stage Flatten Module. Total instances: 7397, Total nets: 31139.

SYN-1001 : Stage 1.4 | Uniform Instance
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u2_ram/u2_wrrd/Sdr_init_ref_ba[1]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
		the net's pin: pin "i1[1]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u2_ram/u2_wrrd/Sdr_init_ref_ba[0]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
		the net's pin: pin "i1[0]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/mac_has_sgmii" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(20)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
		the net's pin: pin "sel" in ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u_udp_top/u6_tx_fifo/ramgen_l/dib[8]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[8]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u_udp_top/u6_tx_fifo/ramgen_l/dib[7]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[7]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u_udp_top/u6_tx_fifo/ramgen_l/dib[6]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[6]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u_udp_top/u6_tx_fifo/ramgen_l/dib[5]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[5]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u_udp_top/u6_tx_fifo/ramgen_l/dib[4]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[4]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u_udp_top/u6_tx_fifo/ramgen_l/dib[3]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[3]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
SYN-5013 WARNING: Undriven net: model "UDP_Example_Top" / net "u_udp_top/u6_tx_fifo/ramgen_l/dib[2]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(16)
		the net's pin: pin "dib[2]" in ../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45)
SYN-5013 Similar messages will be suppressed.
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1001 : End Stage 1.4 | Uniform Instance; Time: 0.033922s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (46.1%); Memory(MB): used = 271, reserved = 377, peak = 288;

SYN-1079 : finish stage Uniform Instance. Total instances: 6863, Total nets: 30556.

SYN-1001 : Stage 1.5 | Optimize Design
SYN-1066 : Inferred FSM for state register 'app_fdma_inst/state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    10             0010
                    11             0100
                    01             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'app_fdma_inst/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u2_ram/u2_wrrd/state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000              001
                  0001              010
                  0010              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u2_ram/u2_wrrd/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u2_udp_loopback/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u2_udp_loopback/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_four_channel_video_splicer/u_uidbufw_interconnect/state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000            00001
                   100            00010
                   011            00100
                   010            01000
                   001            10000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_four_channel_video_splicer/u_uidbufw_interconnect/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_rx_buf/state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    01               01
                    10               10
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_rx_buf/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00               01
                    01               10
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg' in module 'UDP_Example_Top'
------------------------------------------------------------
     Previous Encoding                     New Encoding
------------------------------------------------------------
                 00000     0000000000000000000000000001
                 00001     0000000000000000000000000010
                 00010     0000000000000000000000000100
                 00011     0000000000000000000000001000
                 00100     0000000000000000000000010000
                 00101     0000000000000000000000100000
                 00110     0000000000000000000001000000
                 00111     0000000000000000000010000000
                 01000     0000000000000000000100000000
                 01001     0000000000000000001000000000
                 01010     0000000000000000010000000000
                 01011     0000000000000000100000000000
                 01100     0000000000000001000000000000
                 01101     0000000000000010000000000000
                 01110     0000000000000100000000000000
                 01111     0000000000001000000000000000
                 10000     0000000000010000000000000000
                 10001     0000000000100000000000000000
                 10010     0000000001000000000000000000
                 10011     0000000010000000000000000000
                 10100     0000000100000000000000000000
                 10101     0000001000000000000000000000
                 10110     0000010000000000000000000000
                 10111     0000100000000000000000000000
                 11000     0001000000000000000000000000
                 11001     0010000000000000000000000000
                 11010     0100000000000000000000000000
                 11011     1000000000000000000000000000
------------------------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/arp_layer/arp_receive_module/arp_rx_cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/cnt_reg' in module 'UDP_Example_Top'
---------------------------------------------------
     Previous Encoding            New Encoding
---------------------------------------------------
                 00000     0000000000000000001
                 00001     0000000000000000010
                 00010     0000000000000000100
                 00011     0000000000000001000
                 00100     0000000000000010000
                 00101     0000000000000100000
                 00110     0000000000001000000
                 00111     0000000000010000000
                 01000     0000000000100000000
                 01001     0000000001000000000
                 01010     0000000010000000000
                 01011     0000000100000000000
                 01100     0000001000000000000
                 01101     0000010000000000000
                 01110     0000100000000000000
                 01111     0001000000000000000
                 10000     0010000000000000000
                 10001     0100000000000000000
                 10010     1000000000000000000
---------------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/checksum_state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/checksum_state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/cnt_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000        000000001
                  0001        000000010
                  0010        000000100
                  0011        000001000
                  0100        000010000
                  0101        000100000
                  0110        001000000
                  0111        010000000
                  1000        100000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_header_checksum_check_module/state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/ip_header_checksum_check_module/state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000            00001
                   001            00010
                   010            00100
                   100            01000
                   011            10000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/cnt_reg' in module 'UDP_Example_Top'
----------------------------------------------------
     Previous Encoding             New Encoding
----------------------------------------------------
                 00000     00000000000000000001
                 00001     00000000000000000010
                 00010     00000000000000000100
                 00011     00000000000000001000
                 00100     00000000000000010000
                 00101     00000000000000100000
                 00110     00000000000001000000
                 00111     00000000000010000000
                 01000     00000000000100000000
                 01001     00000000001000000000
                 01010     00000000010000000000
                 01011     00000000100000000000
                 01100     00000001000000000000
                 01101     00000010000000000000
                 01110     00000100000000000000
                 01111     00001000000000000000
                 10000     00010000000000000000
                 10001     00100000000000000000
                 10010     01000000000000000000
                 10011     10000000000000000000
----------------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/cnt1_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000        000000001
                  0001        000000010
                  0010        000000100
                  0011        000001000
                  0100        000010000
                  0101        000100000
                  0110        001000000
                  0111        010000000
                  1000        100000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/icmp_packet_send_module/cnt1_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/send_buffer/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000          0000001
                   011          0000010
                   100          0000100
                   010          0001000
                   001          0010000
                   101          0100000
                   110          1000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/send_buffer/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/RX_STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/TX_STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/TX_STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_rx_cnt_reg' in module 'UDP_Example_Top'
----------------------------------------------
     Previous Encoding       New Encoding
----------------------------------------------
                  0000     00000000000001
                  0001     00000000000010
                  0010     00000000000100
                  0011     00000000001000
                  0100     00000000010000
                  0101     00000000100000
                  0110     00000001000000
                  0111     00000010000000
                  1000     00000100000000
                  1001     00001000000000
                  1010     00010000000000
                  1011     00100000000000
                  1100     01000000000000
                  1101     10000000000000
----------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_rx_cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_cnt_reg' in module 'UDP_Example_Top'
-----------------------------------------------
     Previous Encoding        New Encoding
-----------------------------------------------
                  0000     000000000000001
                  0001     000000000000010
                  0010     000000000000100
                  0011     000000000001000
                  0100     000000000010000
                  0101     000000000100000
                  0110     000000001000000
                  0111     000000010000000
                  1000     000000100000000
                  1001     000001000000000
                  1010     000010000000000
                  1011     000100000000000
                  1100     001000000000000
                  1101     010000000000000
                  1110     100000000000000
-----------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000      00000000001
                  0001      00000000010
                  0010      00000000100
                  0011      00000001000
                  0100      00000010000
                  0101      00000100000
                  0110      00001000000
                  0111      00010000000
                  1000      00100000000
                  1001      01000000000
                  1010      10000000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_send_module/STATE_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000         00000001
                  0001         00000010
                  0010         00000100
                  0011         00001000
                  0100         00010000
                  0101         00100000
                  0110         01000000
                  0111         10000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u3_udp_ip_protocol_stack/udp_layer/udp_send_module/cnt_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_FvxPC15R$al102_NkBI8S2N/al102_sGgJ2iOw_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00              001
                    01              010
                    10              100
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_FvxPC15R$al102_NkBI8S2N/al102_sGgJ2iOw_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_FvxPC15R$al102_ORYeWAza/al102_sGgJ2iOw_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000                1
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_FvxPC15R$al102_ORYeWAza/al102_sGgJ2iOw_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u6_tx_fifo/rd_state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                  0000          0000001
                  0001          0000010
                  0010          0000100
                  0011          0001000
                  0100          0010000
                  0101          0100000
                  0110          1000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u6_tx_fifo/rd_state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u6_tx_fifo/wr_state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    11             0100
                    10             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u6_tx_fifo/wr_state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u7_rx_fifo/rd_state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000         00000001
                   001         00000010
                   010         00000100
                   011         00001000
                   100         00010000
                   110         00100000
                   111         01000000
                   101         10000000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u7_rx_fifo/rd_state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_udp_top/u7_rx_fifo/wr_state_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                   000           000001
                   001           000010
                   101           000100
                   010           001000
                   100           010000
                   011           100000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_udp_top/u7_rx_fifo/wr_state_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1066 : Inferred FSM for state register 'u_uicfg5640/TS_S_reg' in module 'UDP_Example_Top'
--------------------------------------------
     Previous Encoding     New Encoding
--------------------------------------------
                    00             0001
                    01             0010
                    10             0100
                    11             1000
--------------------------------------------
SYN-1067 : encoded FSM with state register 'u_uicfg5640/TS_S_reg' using encoding 'one_hot' in model 'UDP_Example_Top'
SYN-1057 : Inferred 31 FSM(s)
SYN-1032 : 28161/729 useful/useless nets, 6153/57 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1068 : Optimized 26 binary mux instances.
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1016 : Merged 512 instances.
USR-1002 : Derived clock:  create_generated_clock -name {u_PLL_HDMI_CLK/pll_inst.clkc[0]} -source [get_ports {clk_50}] -master_clock {clk_in} -multiply_by 1.2500 -duty_cycle 50.0000 [get_pins {u_PLL_HDMI_CLK/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_PLL_HDMI_CLK/pll_inst.clkc[1]} -source [get_ports {clk_50}] -master_clock {clk_in} -multiply_by 6.2500 -duty_cycle 50.0000 [get_pins {u_PLL_HDMI_CLK/pll_inst.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_clk/pll_inst.clkc[0]} -source [get_ports {clk_50}] -master_clock {clk_in} -multiply_by 3.0000 -duty_cycle 50.0000 [get_pins {u_clk/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_clk/pll_inst.clkc[2]} -source [get_ports {clk_50}] -master_clock {clk_in} -multiply_by 3.0000 -phase 180 -duty_cycle 50.0000 [get_pins {u_clk/pll_inst.clkc[2]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]} -source [get_ports {clk_50}] -master_clock {clk_in} -multiply_by 2.5000 -duty_cycle 50.0000 [get_pins {u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]} -source [get_ports {clk_50}] -master_clock {clk_in} -multiply_by 2.5000 -duty_cycle 50.0000 [get_pins {u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]}]
USR-1002 : Derived clock:  create_generated_clock -name {u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]} -source [get_ports {clk_50}] -master_clock {clk_in} -multiply_by 2.5000 -phase 90 -duty_cycle 50.0000 [get_pins {u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]}]
USR-6001 WARNING: No pins matched 'get_pins u_clk_gen/u_pll_0/pll_inst.clkc[1]'
USR-8130 CRITICAL-WARNING: No clock match the pattern: u_clk_gen/u_pll_0/pll_inst.clkc\[0\].
USR-8124 CRITICAL-WARNING: Rename_clock: please specify object list.
USR-8159 CRITICAL-WARNING: Command rename_clock -name {pll_inst_125M_0} [get_clocks {u_clk_gen/u_pll_0/pll_inst.clkc[0]}] in D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc(5) fails.
USR-8130 CRITICAL-WARNING: No clock match the pattern: u_clk_gen/u_pll_0/pll_inst.clkc\[1\].
USR-8124 CRITICAL-WARNING: Rename_clock: please specify object list.
USR-8159 CRITICAL-WARNING: Command rename_clock -name {pll_inst_125M_1} [get_clocks {u_clk_gen/u_pll_0/pll_inst.clkc[1]}] in D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc(6) fails.
USR-8130 CRITICAL-WARNING: No clock match the pattern: u_clk_gen/u_pll_0/pll_inst.clkc\[3\].
USR-8124 CRITICAL-WARNING: Rename_clock: please specify object list.
USR-8159 CRITICAL-WARNING: Command rename_clock -name {pll_inst_25M} [get_clocks {u_clk_gen/u_pll_0/pll_inst.clkc[3]}] in D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc(8) fails.
USR-6001 WARNING: No pins matched 'get_pins u_clk_gen/u_pll_0/pll_inst.clkc[1]'
USR-8171 CRITICAL-WARNING: create_generated_clock: master clock pll_inst_125M_1 is not found. Please specify valid master clock name.
USR-8159 CRITICAL-WARNING: Command create_generated_clock -name {udp_clk_125m} -source [get_pins {u_clk_gen/u_pll_0/pll_inst.clkc[1]}] -master_clock {pll_inst_125M_1} -divide_by 1.000 -phase 0.000 -add [get_nets {udp_clk}] in D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc(10) fails.
USR-8130 CRITICAL-WARNING: No clock match the pattern: udp_clk_125m.
USR-8208 CRITICAL-WARNING: Clock group is empty.
USR-8159 CRITICAL-WARNING: Command set_clock_groups -exclusive -group [get_clocks {udp_clk_125m}] in D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc(13) fails.
SYN-1016 : Merged 663 instances.
SYN-1001 : End Stage 1.5 | Optimize Design; Time: 3.371149s wall, 1.750000s user + 0.015625s system = 1.765625s CPU (52.4%); Memory(MB): used = 367, reserved = 351, peak = 367;

SYN-1079 : finish stage Optimize Design. Total instances: 15036, Total nets: 16739.

SYN-1001 : Stage 1.6 | Optimize Iteratively
SYN-1018 : Transformed 4 mux instances.
SYN-1019 : Optimized 13 mux instances.
SYN-1021 : Optimized 788 onehot mux instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 30 inv instances.
SYN-1017 : Remove 38 const input seq instances
SYN-1019 : Optimized 46 mux instances.
SYN-1020 : Optimized 178 distributor mux.
SYN-1001 : Optimize 25 less-than instances
SYN-5084 WARNING: Register "app_fdma_inst/rburst_len[0]" in ../../../../source_code/rtl/uiappfdma/uiappfdma.v(148) is described with both an asynchronous reset/set and an initialization value of the opposite polarity. Ignore the initialization value '0'
SYN-5084 WARNING: Register "app_fdma_inst/wburst_len[0]" in ../../../../source_code/rtl/uiappfdma/uiappfdma.v(84) is described with both an asynchronous reset/set and an initialization value of the opposite polarity. Ignore the initialization value '0'
SYN-1019 : Optimized 256 mux instances.
SYN-2595 : bram inst: u_udp_top/u6_tx_fifo/ramgen_l/inst is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: u_udp_top/u6_tx_fifo/ramgen_u/inst is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: u_udp_top/u7_rx_fifo/ramgen_l/inst is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: u_udp_top/u7_rx_fifo/ramgen_u/inst is set to PDPW/SP from DP for resource saving
SYN-1016 : Merged 12118 instances.
SYN-1015 : Optimize round 1, 21616 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 12 inv instances.
SYN-1017 : Remove 11 const input seq instances
SYN-1019 : Optimized 272 mux instances.
SYN-1020 : Optimized 9 distributor mux.
SYN-1001 : Optimize 1 less-than instances
SYN-1019 : Optimized 449 mux instances.
SYN-1016 : Merged 60 instances.
SYN-1015 : Optimize round 2, 1013 better
SYN-3010 : Optimized 296 DFF(s)
SYN-1014 : Optimize round 1
SYN-1017 : Remove 1 const input seq instances
SYN-1020 : Optimized 181 distributor mux.
SYN-1016 : Merged 937 instances.
SYN-1015 : Optimize round 1, 1182 better
SYN-1014 : Optimize round 2
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 79 instances.
SYN-1015 : Optimize round 2, 122 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1001 : End Stage 1.6 | Optimize Iteratively; Time: 8.731054s wall, 2.703125s user + 0.062500s system = 2.765625s CPU (31.7%); Memory(MB): used = 372, reserved = 365, peak = 425;

SYN-1079 : finish stage Optimize Iteratively. Total instances: 20080, Total nets: 21375.

SYN-1001 : Stage 1.7 | Check Design
SYN-1001 : End Stage 1.7 | Check Design; Time: 0.003374s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 372, reserved = 365, peak = 425;

SYN-1079 : finish stage Check Design. Total instances: 20080, Total nets: 21375.

SYN-1001 : End Stage 1 | Optimize RTL; Time: 13.366029s wall, 5.140625s user + 0.078125s system = 5.218750s CPU (39.0%); Memory(MB): used = 372, reserved = 365, peak = 425;

SYN-1079 : finish stage Optimize RTL. Total instances: 20080, Total nets: 21375.

RUN-1003 : finish command "optimize_rtl" in  13.374432s wall, 5.140625s user + 0.078125s system = 5.218750s CPU (39.0%)

RUN-1004 : used memory is 372 MB, reserved memory is 365 MB, peak memory is 425 MB
RUN-1002 : start command "report_area -file UDP_EXAMPLE_rtl.area"
RUN-1001 : standard
***Report Model: UDP_Example_Top Device: EG4S20BG256***

IO Statistics
#IO                        37
  #input                   19
  #output                  17
  #inout                    1

Gate Statistics
#Basic gates            16206
  #and                   3968
  #nand                     0
  #or                    4133
  #nor                      0
  #xor                    473
  #xnor                    12
  #buf                      0
  #not                    710
  #bufif1                  33
  #MX21                   945
  #FADD                     0
  #DFF                   5932
  #LATCH                    0
#MACRO_ADD                225
#MACRO_EQ                 126
#MACRO_MUX               3254
#MACRO_OTHERS              30

RUN-1002 : start command "export_db UDP_EXAMPLE_rtl.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "commit_param -step gate"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : -----------------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -----------------------------------------------------------
RUN-1001 :     eram_init     |    off     |       off        |        
RUN-1001 :      map_mode     |    auto    |       auto       |        
RUN-1001 :    pack_effort    |   medium   |      medium      |        
RUN-1001 :   pack_seq_in_io  |    auto    |       auto       |        
RUN-1001 :       report      |  standard  |     standard     |        
RUN-1001 : -----------------------------------------------------------
RUN-1002 : start command "optimize_gate -packarea UDP_EXAMPLE_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/license/Anlogic.lic
SYN-1001 : Stage 2 | Optimize Gate
SYN-1001 : Stage 2.1 | Map Reg
SYN-1001 : End Stage 2.1 | Map Reg; Time: 0.339158s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (41.5%); Memory(MB): used = 396, reserved = 502, peak = 425;

SYN-1079 : finish stage Map Reg. Total instances: 20080, Total nets: 21375.

SYN-1001 : Stage 2.2 | Map IO
SYN-2002 : EG_PHY_SDRAM_2M_32 instance sdram.
SYN-2001 : Map 92 IOs to PADs of model 'UDP_Example_Top'
SYN-1001 : End Stage 2.2 | Map IO; Time: 0.198938s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (39.3%); Memory(MB): used = 396, reserved = 502, peak = 425;

SYN-1001 : Stage 2.3 | Map Macro
RUN-1002 : start command "update_pll_param -module UDP_Example_Top"
SYN-6577 WARNING: The clock signal "u2_ram/SDRAM_CLK" is added with the synthetic instruction (keep/mark_debug/dont_touch/max_fanout), which may create additional logic on this net
SYN-6577 WARNING: The clock signal "u_udp_top/temac_clk" is added with the synthetic instruction (keep/mark_debug/dont_touch/max_fanout), which may create additional logic on this net
SYN-6577 WARNING: The clock signal "u_udp_top/udp_clk" is added with the synthetic instruction (keep/mark_debug/dont_touch/max_fanout), which may create additional logic on this net
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 4 BUFG to GCLK
SYN-6562 WARNING: The init value of "u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst(../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0))" will be ignored since gate eram_init is set to off
SYN-6562 WARNING: The init value of "u_udp_top/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst(../../../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(0))" will be ignored since gate eram_init is set to off
SYN-6562 WARNING: The init value of "u_udp_top/u6_tx_fifo/ramgen_l/inst(../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45))" will be ignored since gate eram_init is set to off
SYN-6562 WARNING: The init value of "u_udp_top/u6_tx_fifo/ramgen_u/inst(../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45))" will be ignored since gate eram_init is set to off
SYN-6562 WARNING: The init value of "u_udp_top/u7_rx_fifo/ramgen_l/inst(../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45))" will be ignored since gate eram_init is set to off
SYN-6562 WARNING: The init value of "u_udp_top/u7_rx_fifo/ramgen_u/inst(../../../../source_code/rtl/ETH/RAMB16_S9_S9.v(45))" will be ignored since gate eram_init is set to off
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 8 instances.
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 340 control mux instances
SYN-1001 : Generate 14 bigger adders
SYN-1001 : Optimize 30 adders
SYN-1001 : Optimize 3 less-than instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 164 instances.
SYN-2501 : Optimize round 1, 984 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 1 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 192 macro adder(s)
SYN-1019 : Optimized 2103 mux instances.
SYN-1016 : Merged 396 instances.
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u2_ram/u2_wrrd/Sdr_rd_dout_reg[0]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u2_ram/u2_wrrd/Sdr_rd_dout_reg[1]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u2_ram/u2_wrrd/Sdr_rd_dout_reg[2]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u2_ram/u2_wrrd/Sdr_rd_dout_reg[3]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u2_ram/u2_wrrd/Sdr_rd_dout_reg[4]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u2_ram/u2_wrrd/Sdr_rd_dout_reg[5]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u2_ram/u2_wrrd/Sdr_rd_dout_reg[6]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u2_ram/u2_wrrd/Sdr_rd_dout_reg[7]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u2_ram/u2_wrrd/Sdr_rd_dout_reg[8]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 WARNING: Undriven pin: model "UDP_Example_Top" / inst "u2_ram/u2_wrrd/Sdr_rd_dout_reg[9]" in ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0) / pin "clk"
SYN-5011 Similar messages will be suppressed.
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1001 : End Stage 2.3 | Map Macro; Time: 4.106215s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (25.9%); Memory(MB): used = 273, reserved = 516, peak = 425;

SYN-1079 : finish stage Map Macro. Total instances: 24771, Total nets: 26009.

SYN-1001 : Stage 2.4 | Map Gate
SYN-3001 : Collect 4549 PI 3148 PO (44 timing unconstrained) for mapping
SYN-2581 : Mapping with K=5, #lut = 4921 (3.37), #lev = 8 (2.27), #crit_level = 1
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4763 (3.31), #lev = 6 (2.34), #crit_level = 0
SYN-3001 : Logic optimization opt = 1.66 sec, map = 0.42 sec, post map opt = 11.09 sec.
SYN-1001 : End Stage 2.4 | Map Gate; Time: 15.821162s wall, 6.015625s user + 0.015625s system = 6.031250s CPU (38.1%); Memory(MB): used = 334, reserved = 538, peak = 425;

SYN-1001 : Packing model "UDP_Example_Top" ...
SYN-4010 : Pack lib has 57 rtl pack models with 26 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 5875 DFF/LATCH to SEQ ...
SYN-4009 : Pack 23 carry chain into lslice
SYN-4007 : Packing 426 adder to BLE ...
SYN-4008 : Packed 426 adder and 99 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
RUN-1002 : start command "report_qor -step gate -file gate.qor"
RUN-1002 : start command "start_timer"
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        -5958                |
|     Setup TNS             |      -333064                |
|     Num of violated S-EP  |          314                |
|     Hold WNS              |          471                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Utilization               |                             |
|     #registers            |         5776                |
|     #luts                 |         4764                |
|     #lut1                 |           59                |
|     #lut1(~A)             |           58                |
|     #slices               |          350                |
|     slices percentage     |        3.57%                |
|     #RAMs                 |           28                |
|     #DSPs                 |            0                |
|     #f7mux                |        0.00%                |
|     #MACROs               |           53                |
|     #insts in MACRO       |          350                |
-----------------------------------------------------------
| kept_net                  |                             |
|     #syn_keep             |           89                |
|     #keep_hier            |            0                |
|     #dont_touch           |            0                |
|     #mark_debug           |            0                |
|     #max_fanout_keep      |            0                |
|     #async_reg            |           27                |
-----------------------------------------------------------
| Top 10% datanet fanout#   |        39.22                |
| dff(single fanout)->dff   |         1625                |
| dff(single fanout)->dram  |            0                |
-----------------------------------------------------------
| Over-quota path num*      |                             |
|     u_clk/pl...           |            2                |
|     Total                 |            2                |
-----------------------------------------------------------
| Rent**                    |                             |
-----------------------------------------------------------
Note*: Over-quota path shows the over-path-level-threshold path number of each clock.
       The clock will not be shown if no path is with path level over the threshold.
       The threshold is defined as worst path_margin / 800ps.
Note**: Rent shows the rent exponent value of the modules whose rent value exceeds the threshold.
        Only modules under top are reported, and the threshold is defined as 0.7.

Over-quota Path Details
----------------------------------------------------------------------------------------------------------------------------
          Clock           |  Index  |  Budget(Period)  |  Level(Quota)  |  Cell Type List  |        Reason        |  Slack  
----------------------------------------------------------------------------------------------------------------------------
  u_clk/pll_inst.clkc[0]  |    1    |    680(6666)     |      1(1)      |  FIFO,LUT5,SEQ   |  large launch delay  |  -1102  
                          |    2    |    680(6666)     |      1(1)      |  FIFO,LUT5,SEQ   |  large launch delay  |  -1102  
----------------------------------------------------------------------------------------------------------------------------
Note: Table only show top 5 paths for each clock group in default

Logic Level Distribution
---------------------------------------------------------------------------------------------------------------------------------------
  Clock                                         |  Period            |  0     |  1     |  2     |  3    |  4    |  5    |  6    |  7
---------------------------------------------------------------------------------------------------------------------------------------
  clk_in                                        |  20.000ns (50MHz)  |  40    |  44    |  21    |  7    |  11   |  13   |  1    |  0
  phy1_rgmii_rx_clk                             |  8.000ns (125MHz)  |  518   |  141   |  112   |  61   |  29   |  2    |  0    |  0
  u_PLL_HDMI_CLK/pll_inst.clkc[0]               |  16.000ns (62MHz)  |  89    |  15    |  41    |  24   |  16   |  28   |  24   |  0
  u_PLL_HDMI_CLK/pll_inst.clkc[1]               |  3.200ns (312MHz)  |  43    |  27    |  0     |  0    |  0    |  0    |  0    |  0
  u_clk/pll_inst.clkc[0]                        |  6.666ns (150MHz)  |  827   |  401   |  249   |  157  |  104  |  5    |  1    |  0
  u_clk/pll_inst.clkc[2]                        |  6.666ns (150MHz)  |  16    |  32    |  0     |  0    |  0    |  0    |  0    |  0
  u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[0]  |  8.000ns (125MHz)  |  323   |  100   |  131   |  77   |  38   |  5    |  2    |  0
  u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[1]  |  8.000ns (125MHz)  |  2163  |  1182  |  4625  |  544  |  421  |  532  |  522  |  23
  u_udp_top/u_clk_gen/u_pll_0/pll_inst.clkc[4]  |  8.000ns (125MHz)  |  2     |  0     |  0     |  0    |  0    |  0    |  0    |  0
  Total                                         |  NA                |  4021  |  1942  |  5179  |  870  |  619  |  585  |  550  |  23
---------------------------------------------------------------------------------------------------------------------------------------
Note: The table count the worst 100000 paths, each endpoint count only one time.(13789 paths analyzed)

Hierarchical Rent Exponent Report
+-----------------------------------------------------------------------+
|Inst           |Model           |Rent     |Cell     |Pin     |Term     |
+-----------------------------------------------------------------------+
|top            |UDP_Example_Top |0.19     |11250    |43918   |24       |
|  u_udp_rx_buf |udp_rx_buf_7    |0.36     |1168     |3701    |41       |
|  u_udp_top    |udp_top_8       |0.36     |6859     |27970   |95       |
+-----------------------------------------------------------------------+
Note: Cell represents total number of cells inside module; Pin represents total number of pins
      which have net connection inside module; Term represents total number of PIs and POs of module.
      Rent represents the relationship between number of terms and number of cells in module.
      A module with higher rent corresponds to highly connected logic and strong connectivity with others.
Report gate stage QoR done.

RUN-1003 : finish command "report_qor -step gate -file gate.qor" in  1.814582s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (30.1%)

RUN-1004 : used memory is 337 MB, reserved memory is 538 MB, peak memory is 425 MB
RUN-1002 : start command "report_area -file UDP_EXAMPLE_gate.area"
RUN-1001 : standard
***Report Model: UDP_Example_Top Device: EG4S20BG256***

IO Statistics
#IO                        37   out of    188   19.68%
  #input                   19
  #output                  17
  #inout                    1

LUT Statistics
#Total_luts              4764
  #lut4                  4029
  #lut5                   735
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b               0

Utilization Statistics
#lut                     5464   out of  19600   27.88%
#reg                     5875   out of  19600   29.97%
#bram                      28   out of     64   43.75%
  #bram9k                  14
  #fifo9k                  14
#bram32k                    0   out of     16    0.00%
#dsp                        0   out of     29    0.00%
#pad                       45   out of    188   23.94%
  #ireg                    14
  #oreg                    15
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       4   out of     16   25.00%

SYN-1001 : End Stage 2 | Optimize Gate; Time: 23.249868s wall, 7.906250s user + 0.171875s system = 8.078125s CPU (34.7%); Memory(MB): used = 337, reserved = 538, peak = 425;

RUN-1003 : finish command "optimize_gate -packarea UDP_EXAMPLE_gate.area" in  23.258248s wall, 7.906250s user + 0.171875s system = 8.078125s CPU (34.7%)

RUN-1004 : used memory is 337 MB, reserved memory is 538 MB, peak memory is 425 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1001 : Stage 3 | Legalize Phy Inst
SYN-1011 : Flatten model UDP_Example_Top
SYN-1001 : End Stage 3 | Legalize Phy Inst; Time: 0.027312s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.2%); Memory(MB): used = 337, reserved = 538, peak = 425;

RUN-1002 : start command "update_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "report_timing_status -file UDP_EXAMPLE_gate.ts"
RUN-1002 : start command "report_timing_summary -file UDP_EXAMPLE_gate.timing"
RUN-1002 : start command "flow_status -file flow.status"
Location         : D:\University\AL_Proj\anlu\anlu\prj\UDP_EXAMPLE\UDP_EXAMPLE_Runs\syn_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : UDP_Example_Top
Device           : EG4S20BG256
Speed            : NA

Timing Mode      : basic
Setup            : WNS -5958ps  TNS  -333064ps  NUM_FEPS   314
Hold             : WNS   471ps  TNS        0ps  NUM_FEPS     0

Flow Statistics  :
RUN-1001 : Flow Statistics:
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :   optimize_gate  |    1     |  23s(63%)   |    7(58%)     |        337        |        425        
RUN-1001 :   optimize_rtl   |    1     |  13s(36%)   |    5(41%)     |        372        |        425        
RUN-1001 :   import_device  |    1     |   0s(0%)    |     0(0%)     |        82         |        82         
RUN-1001 :     read_adc     |    1     |   0s(0%)    |     0(0%)     |        268        |        268        
RUN-1001 :     read_sdc     |    2     |   0s(0%)    |     0(0%)     |        268        |        268        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    6     |     36s     |      12       |        372        |        425        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1002 : start command "export_db UDP_EXAMPLE_gate.db"
RUN-1001 : Exported flow parameters
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported packer
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported ATMR Setting
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_flow_status -s read_design -e opt_gate"
RUN-1002 : start command "flow_status"

Location         : D:\University\AL_Proj\anlu\anlu\prj\UDP_EXAMPLE\UDP_EXAMPLE_Runs\syn_1
Running with     : Tang Dynasty v6.2.168116
                   Copyright (c) 2012-2025 Anlogic Inc.
Top Model        : UDP_Example_Top
Device           : EG4S20BG256
Speed            : NA

Timing Mode      : basic
Setup            : WNS -5958ps  TNS  -333064ps  NUM_FEPS   314
Hold             : WNS   471ps  TNS        0ps  NUM_FEPS     0

RUN-1001 : Flow Statistics:
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :      command     |  #calls  |  wall time  |  cpu time(s)  |  used memory(mb)  |  peak memory(mb)  
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :   optimize_gate  |    1     |  23s(63%)   |    7(58%)     |        337        |        425        
RUN-1001 :   optimize_rtl   |    1     |  13s(36%)   |    5(41%)     |        372        |        425        
RUN-1001 :   import_device  |    1     |   0s(0%)    |     0(0%)     |        82         |        82         
RUN-1001 :     read_adc     |    1     |   0s(0%)    |     0(0%)     |        268        |        268        
RUN-1001 :     read_sdc     |    2     |   0s(0%)    |     0(0%)     |        268        |        268        
RUN-1001 : --------------------------------------------------------------------------------------------------
RUN-1001 :       total      |    6     |     36s     |      12       |        372        |        425        
RUN-1001 : --------------------------------------------------------------------------------------------------
