Release 13.4 Map O.87xd (nt64)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -w -pr b -ol high -timing -detail
system.ngd system.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Nov 17 22:00:46 2016

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'2100@xilinxlic1.ee.byu.edu'.
INFO:Security:54 - 'xc6slx45' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_CLK_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_CLK_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_2_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_2_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_1_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_1_N_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_P_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_P_pin has been removed.
WARNING:MapLib:701 - Signal axi_hdmi_0_TMDS_RX_0_N_pin connected to top level
   port axi_hdmi_0_TMDS_RX_0_N_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
WARNING:Timing:3159 - The DCM, axi_hdmi_0/axi_hdmi_0/USE_HDMI_OUT.Inst_AxiHDMITransmitter/Inst_DynClkGen/DCM_CLKGEN_inst, has the attribute
   DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of
   this DCM. Data paths between these clock domains must be constrained using FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 24 secs 
Total CPU  time at the beginning of Placer: 23 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5e6c93a2) REAL time: 26 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 105 IOs, 93 are locked
   and 12 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
ERROR:Place:864 - Incompatible IOB's are locked to the same bank 3
   Conflicting IO Standards are:
   IO Standard 1: Name = LVCMOS18_JEDEC, VREF = NR, VCCO = 1.80, TERM = NONE,
   DIR = BIDIR, DRIVE_STR = 12
   List of locked IOB's:
   	zio
   	rzq

   IO Standard 2: Name = LVCMOS33, VREF = NR, VCCO = 3.30, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	arduino_0_SWITCHES_pin<7>

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 3
   Conflicting IO Standards are:
   IO Standard 1: Name = SSTL18_II, VREF = 0.90, VCCO = 1.80, TERM = NONE, DIR =
   BIDIR, DRIVE_STR = NR
   List of locked IOB's:
   	mcbx_dram_dq<10>
   	mcbx_dram_dq<11>
   	mcbx_dram_dq<12>
   	mcbx_dram_dq<13>
   	mcbx_dram_dq<14>
   	mcbx_dram_dq<15>
   	mcbx_dram_dq<0>
   	mcbx_dram_dq<1>
   	mcbx_dram_dq<2>
   	mcbx_dram_dq<3>
   	mcbx_dram_dq<4>
   	mcbx_dram_dq<5>
   	mcbx_dram_dq<6>
   	mcbx_dram_dq<7>
   	mcbx_dram_dq<8>
   	mcbx_dram_dq<9>

   IO Standard 2: Name = LVCMOS33, VREF = NR, VCCO = 3.30, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	arduino_0_SWITCHES_pin<7>

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 3
   Conflicting IO Standards are:
   IO Standard 1: Name = DIFF_SSTL18_II, VREF = NR, VCCO = 1.80, TERM = NONE,
   DIR = BIDIR, DRIVE_STR = NR
   List of locked IOB's:
   	mcbx_dram_udqs_n
   	mcbx_dram_dqs
   	mcbx_dram_udqs
   	mcbx_dram_dqs_n

   IO Standard 2: Name = LVCMOS33, VREF = NR, VCCO = 3.30, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	arduino_0_SWITCHES_pin<7>

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 3
   Conflicting IO Standards are:
   IO Standard 1: Name = SSTL18_II, VREF = NR, VCCO = 1.80, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	mcbx_dram_addr<5>
   	mcbx_dram_addr<6>
   	mcbx_dram_addr<7>
   	mcbx_dram_addr<8>
   	mcbx_dram_addr<9>
   	mcbx_dram_cke
   	mcbx_dram_ldm
   	mcbx_dram_odt
   	mcbx_dram_udm
   	mcbx_dram_we_n
   	mcbx_dram_ba<0>
   	mcbx_dram_ba<1>
   	mcbx_dram_ba<2>
   	mcbx_dram_cas_n
   	mcbx_dram_ras_n
   	mcbx_dram_addr<10>
   	mcbx_dram_addr<11>
   	mcbx_dram_addr<12>
   	mcbx_dram_addr<0>
   	mcbx_dram_addr<1>
   	mcbx_dram_addr<2>
   	mcbx_dram_addr<3>
   	mcbx_dram_addr<4>

   IO Standard 2: Name = LVCMOS33, VREF = NR, VCCO = 3.30, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	arduino_0_SWITCHES_pin<7>

   These IO Standards are incompatible due to VCCO mismatch.

ERROR:Place:864 - Incompatible IOB's are locked to the same bank 3
   Conflicting IO Standards are:
   IO Standard 1: Name = DIFF_SSTL18_II, VREF = NR, VCCO = 1.80, TERM = NONE,
   DIR = OUTPUT, DRIVE_STR = NR
   List of locked IOB's:
   	mcbx_dram_clk
   	mcbx_dram_clk_n

   IO Standard 2: Name = LVCMOS33, VREF = NR, VCCO = 3.30, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   List of locked IOB's:
   	arduino_0_SWITCHES_pin<7>

   These IO Standards are incompatible due to VCCO mismatch.

Phase 2.7  Design Feasibility Check (Checksum:5e6c93a2) REAL time: 26 secs 

Total REAL time to Placer completion: 26 secs 
Total CPU  time to Placer completion: 26 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   6
Number of warnings :  10
