{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Full Version " "Info: Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 16 16:59:01 2014 " "Info: Processing started: Wed Apr 16 16:59:01 2014" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off TEST_ON_Memory_Unit_1Byte -c TEST_ON_Memory_Unit_1Byte " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off TEST_ON_Memory_Unit_1Byte -c TEST_ON_Memory_Unit_1Byte" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "TEST_ON_Memory_Unit_1Byte EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"TEST_ON_Memory_Unit_1Byte\"" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "T2 Global clock " "Info: Automatically promoted signal \"T2\" to use Global clock" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 408 -512 -344 424 "T2" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "T2 " "Info: Pin \"T2\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 408 -512 -344 424 "T2" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "T2" } } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { T2 } "NODE_NAME" } "" } } { "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" "" { T2 } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "inst10 Global clock " "Info: Automatically promoted signal \"inst10\" to use Global clock" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 304 -32 16 368 "inst10" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.888 ns register register " "Info: Estimated most critical path is register to register delay of 0.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_quanternary:inst6\|inst 1 REG LAB_X2_Y15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y15; Fanout = 3; REG Node = 'counter_quanternary:inst6\|inst'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { counter_quanternary:inst6|inst } "NODE_NAME" } "" } } { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 280 344 280 "inst" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.150 ns) + CELL(0.738 ns) 0.888 ns counter_quanternary:inst6\|inst 2 REG LAB_X2_Y15 3 " "Info: 2: + IC(0.150 ns) + CELL(0.738 ns) = 0.888 ns; Loc. = LAB_X2_Y15; Fanout = 3; REG Node = 'counter_quanternary:inst6\|inst'" {  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "0.888 ns" { counter_quanternary:inst6|inst counter_quanternary:inst6|inst } "NODE_NAME" } "" } } { "counter_quanternary.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/counter_quanternary.bdf" { { 200 280 344 280 "inst" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.738 ns 83.11 % " "Info: Total cell delay = 0.738 ns ( 83.11 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.150 ns 16.89 % " "Info: Total interconnect delay = 0.150 ns ( 16.89 % )" {  } {  } 0}  } { { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "0.888 ns" { counter_quanternary:inst6|inst counter_quanternary:inst6|inst } "NODE_NAME" } "" } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Estimated interconnect usage is 1% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "0 " "Info: Fitter placement operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "0 " "Info: Fitter routing operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "9 " "Warning: Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MR GND " "Info: Pin MR has GND driving its datain port" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 512 368 544 528 "MR" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "MR" } } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { MR } "NODE_NAME" } "" } } { "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" "" { MR } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D\[0\] VCC " "Info: Pin D\[0\] has VCC driving its datain port" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 256 616 792 272 "D\[0..7\]" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { D[0] } "NODE_NAME" } "" } } { "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" "" { D[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D\[1\] VCC " "Info: Pin D\[1\] has VCC driving its datain port" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 256 616 792 272 "D\[0..7\]" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { D[1] } "NODE_NAME" } "" } } { "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" "" { D[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D\[2\] VCC " "Info: Pin D\[2\] has VCC driving its datain port" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 256 616 792 272 "D\[0..7\]" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { D[2] } "NODE_NAME" } "" } } { "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" "" { D[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D\[3\] VCC " "Info: Pin D\[3\] has VCC driving its datain port" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 256 616 792 272 "D\[0..7\]" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { D[3] } "NODE_NAME" } "" } } { "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" "" { D[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D\[4\] VCC " "Info: Pin D\[4\] has VCC driving its datain port" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 256 616 792 272 "D\[0..7\]" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { D[4] } "NODE_NAME" } "" } } { "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" "" { D[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D\[5\] VCC " "Info: Pin D\[5\] has VCC driving its datain port" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 256 616 792 272 "D\[0..7\]" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { D[5] } "NODE_NAME" } "" } } { "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" "" { D[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D\[6\] VCC " "Info: Pin D\[6\] has VCC driving its datain port" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 256 616 792 272 "D\[0..7\]" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { D[6] } "NODE_NAME" } "" } } { "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" "" { D[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D\[7\] VCC " "Info: Pin D\[7\] has VCC driving its datain port" {  } { { "the_cache.bdf" "" { Schematic "F:/ComputerOrganizationExperiment/Lesson4/the_cache.bdf" { { 256 616 792 272 "D\[0..7\]" "" } } } } { "c:/altera/quartus42/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus42/bin/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" "" { Report "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte_cmp.qrpt" Compiler "TEST_ON_Memory_Unit_1Byte" "UNKNOWN" "V1" "F:/ComputerOrganizationExperiment/Lesson4/db/TEST_ON_Memory_Unit_1Byte.quartus_db" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/" "" "" { D[7] } "NODE_NAME" } "" } } { "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" { Floorplan "F:/ComputerOrganizationExperiment/Lesson4/TEST_ON_Memory_Unit_1Byte.fld" "" "" { D[7] } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 16 16:59:04 2014 " "Info: Processing ended: Wed Apr 16 16:59:04 2014" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0}
