===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.8240 seconds

  ----Wall Time----  ----Name----
    4.5523 ( 12.4%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    3.7852 ( 10.3%)    Parse modules
    0.7349 (  2.0%)    Verify circuit
   27.8530 ( 75.6%)  'firrtl.circuit' Pipeline
    0.7161 (  1.9%)    LowerFIRRTLAnnotations
    2.5214 (  6.8%)    'firrtl.module' Pipeline
    0.8044 (  2.2%)      DropName
    1.7170 (  4.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0751 (  0.2%)    'firrtl.module' Pipeline
    0.0750 (  0.2%)      LowerCHIRRTLPass
    0.1213 (  0.3%)    InferWidths
    0.6994 (  1.9%)    MemToRegOfVec
    0.9422 (  2.6%)    InferResets
    0.0615 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0964 (  0.3%)    WireDFT
    0.6116 (  1.7%)    'firrtl.module' Pipeline
    0.6115 (  1.7%)      FlattenMemory
    0.8404 (  2.3%)    LowerFIRRTLTypes
    0.9009 (  2.4%)    'firrtl.module' Pipeline
    0.8664 (  2.4%)      ExpandWhens
    0.0344 (  0.1%)      SFCCompat
    0.8156 (  2.2%)    Inliner
    0.9160 (  2.5%)    'firrtl.module' Pipeline
    0.9160 (  2.5%)      RandomizeRegisterInit
    0.4461 (  1.2%)    CheckCombCycles
    0.0611 (  0.2%)      (A) circt::firrtl::InstanceGraph
    7.8792 ( 21.4%)    'firrtl.module' Pipeline
    7.4219 ( 20.2%)      Canonicalizer
    0.4573 (  1.2%)      InferReadWrite
    0.1691 (  0.5%)    PrefixModules
    0.0700 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.4001 (  3.8%)    IMConstProp
    0.0685 (  0.2%)    AddSeqMemPorts
    0.0684 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4595 (  1.2%)    CreateSiFiveMetadata
    0.0346 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0445 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.6363 (  1.7%)    SymbolDCE
    0.0700 (  0.2%)    BlackBoxReader
    0.0700 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.6025 ( 15.2%)    'firrtl.module' Pipeline
    0.3792 (  1.0%)      DropName
    5.2233 ( 14.2%)      Canonicalizer
    0.5981 (  1.6%)    IMDeadCodeElim
    0.0663 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0341 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1989 (  0.5%)    LowerXMR
    0.0238 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6194 (  1.7%)  LowerFIRRTLToHW
    0.0153 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.9526 (  2.6%)  'hw.module' Pipeline
    0.1509 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2404 (  0.7%)    Canonicalizer
    0.1331 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.4282 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.9466 (  2.6%)  'hw.module' Pipeline
    0.2870 (  0.8%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3255 (  0.9%)    Canonicalizer
    0.1441 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1899 (  0.5%)    HWCleanup
    0.2221 (  0.6%)  'hw.module' Pipeline
    0.0243 (  0.1%)    HWLegalizeModules
    0.1978 (  0.5%)    PrettifyVerilog
    0.1948 (  0.5%)  StripDebugInfoWithPred
    1.3951 (  3.8%)  ExportVerilog
    0.4403 (  1.2%)  'builtin.module' Pipeline
    0.4031 (  1.1%)    'hw.module' Pipeline
    0.4031 (  1.1%)      PrepareForEmission
   -0.4367 ( -1.2%)  Rest
   36.8240 (100.0%)  Total

{
  totalTime: 36.854,
  maxMemory: 613814272
}
