PLLX_MISC2_DEFAULT_VALUE	,	V_105
PLLDSS_BASE_IDDQ	,	V_62
PLLRE_MISC0_LOCK_ENABLE	,	V_89
PLLX_MISC3_IDDQ	,	V_108
tegra210_pllre_set_defaults	,	F_22
PLLDSS_MISC1_CFG_EN_SDM	,	V_69
PLLU_HW_PWRDN_CFG0_CLK_SWITCH_SWCTL	,	V_190
PLLP_MISC0_LOCK_ENABLE	,	V_128
PLL_EXPO_PDIV_MAX	,	V_181
PLLCX_MISC0_DEFAULT_VALUE	,	V_23
ARRAY_SIZE	,	F_58
plldp	,	V_77
PLLX_MISC1_WRITE_MASK	,	V_104
tegra_pll_get_fixed_mdiv	,	F_27
"emc_mux"	,	L_35
tegra210_pllu_set_defaults	,	F_36
TEGRA210_CAR_BANK_COUNT	,	V_309
UTMIP_PLL_CFG2_STABLE_COUNT	,	F_59
__clk_get_name	,	F_42
UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN	,	V_202
UTMIP_PLL_CFG2_FORCE_PD_SAMP_D_POWERDOWN	,	V_210
TEGRA210_CLK_PLL_U_60M	,	V_268
tegra210_xusb_pll_hw_sequence_start	,	F_4
pllcx	,	V_35
pr_err	,	F_28
tegra_cpu_car_ops	,	V_319
init_table	,	V_301
plld	,	V_46
PLLMB_MISC1_IDDQ	,	V_121
PLLRE_BASE_DEFAULT_MASK	,	V_85
PLL_SDM_COEFF	,	V_176
"pll_c4_out2"	,	L_69
plla	,	V_38
PLLA_MISC0_LOCK_OVERRIDE	,	V_42
tegra210_plld_set_defaults	,	F_17
PLLP_MISC1_WRITE_MASK	,	V_134
tegra_clk_register_pllxc_tegra210	,	F_73
PLLX_MISC2_DYNRAMP_STEPB_MASK	,	V_116
boot_val	,	V_20
UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE	,	V_195
tegra210_cpu_clk_sctx	,	V_298
tegra_clk_register_periph_fixed	,	F_65
tegra_clk_pll_freq_table	,	V_150
"pll_d"	,	L_61
"cml1"	,	L_39
PLLX_MISC2_NDIV_NEW_SHIFT	,	V_155
plld2	,	V_72
cf	,	V_163
"pll_c4_out3"	,	L_71
cfg	,	V_151
xtal_freq_count	,	V_201
"ioremap tegra210 CAR failed\n"	,	L_76
PLLX_MISC1_DEFAULT_VALUE	,	V_103
PLLP_MISC1_DEFAULT_VALUE	,	V_131
i	,	V_146
XUSBIO_PLL_CFG0_PADPLL_USE_LOCKDET	,	V_6
fls	,	F_55
m	,	V_158
"pll_c4_out3_div"	,	L_70
tegra210_clock_init	,	F_96
n	,	V_156
pmc_match	,	V_308
p	,	V_159
s	,	V_175
TEGRA210_CLK_PLL_MB	,	V_254
UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERUP	,	V_206
PLLP_MISC0_DEFAULT_VALUE	,	V_126
"pll_d2_out0"	,	L_74
of_iomap	,	F_97
UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN	,	V_209
"cml0"	,	L_37
"pll_e"	,	L_38
TEGRA210_CLK_PLL_M_OUT1	,	V_255
"pllre boot base 0x%x : expected 0x%x\n"	,	L_16
pllc4	,	V_82
pllcx_check_defaults	,	F_9
tegra210_plldp_set_defaults	,	F_20
misc3_val	,	V_61
PLLU_MISC0_DEFAULT_VALUE	,	V_137
pll_m_params	,	V_251
pll_e_params	,	V_280
SATA_PLL_CFG0_PADPLL_USE_LOCKDET	,	V_11
"pll_d_dsi_out"	,	L_31
pll_mb_params	,	V_253
reg	,	V_145
clk_register_clkdev	,	F_70
plldss	,	V_57
rem	,	V_173
"dpaux"	,	L_27
"boot misc%d 0x%x: expected 0x%x\n"	,	L_1
PLLA_BASE_IDDQ	,	V_39
SATA_PLL_CFG0_PADPLL_SLEEP_IDDQ	,	V_12
tegra210_pllx_set_defaults	,	F_31
tegra_clk_register_pll_out	,	F_77
"pll_c"	,	L_40
TEGRA210_CLK_PLL_C_UD	,	V_245
TEGRA210_CLK_CLK_MAX	,	V_302
pll_re_lock	,	V_274
PLLU_BASE	,	V_192
pllu	,	V_144
readl_relaxed	,	F_2
pllp	,	V_135
tegra_super_clk_gen5_init	,	F_107
clk_register_mux	,	F_68
"pll_re_vco"	,	L_62
PLLU_MISC0_LOCK_ENABLE	,	V_139
pllx	,	V_114
tegra_clk_register_pllss_tegra210	,	F_88
PLLC4_MISC0_DEFAULT_VALUE	,	V_83
hw_control	,	V_136
tegra210_cpu_clock_suspend	,	F_92
PLLDSS_MISC2_CTRL1_WRITE_MASK	,	V_67
UTMIPLL_HW_PWRDN_CFG0	,	V_194
tegra_clk_pll	,	V_34
"Can't map pmc registers\n"	,	L_78
pll_d_lock	,	V_223
rate	,	V_162
clk_register_gate	,	F_66
UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE	,	V_215
"PLL_C"	,	L_4
tegra_register_devclks	,	F_109
tegra210_pllx_dyn_ramp	,	F_38
periph_clk_enb_refcnt	,	V_225
PLLU_MISC1_DEFAULT_VALUE	,	V_141
TEGRA210_CLK_PLL_M	,	V_252
sdin_data_to_din	,	F_50
PLLP_MISC1_HSIO_EN	,	V_132
PLLP_MISC1_XUSB_EN	,	V_133
BIT	,	F_105
TEGRA210_CLK_PLL_U_480M	,	V_267
TEGRA210_CLK_PLL_E	,	V_281
TEGRA210_CLK_PLL_D	,	V_271
"pll_dp"	,	L_72
"PLL_P already enabled. Postponing set full defaults\n"	,	L_21
TEGRA210_CLK_PLL_C	,	V_240
"pll_mb"	,	L_49
PLLD_MISC0_WRITE_MASK	,	V_55
PLLD2_MISC3_CTRL2_DEFAULT_VALUE	,	V_76
PLLDSS_BASE_LOCK_OVERRIDE	,	V_70
PLLD_MISC0	,	V_222
SPARE_REG0	,	V_310
PLLCX_MISC1_DEFAULT_VALUE	,	V_26
tegra_clk_register_plle_tegra210	,	F_87
TEGRA210_CLK_PLL_U	,	V_261
PLLD_MISC0_EN_SDM	,	V_54
pr_debug	,	F_41
"plldss boot enabled with IDDQ set\n"	,	L_11
"pll_c_out1_div"	,	L_42
tegra210_plld2_set_defaults	,	F_19
PLLDSS_MISC3_CTRL2_WRITE_MASK	,	V_68
XUSB_PLL_CFG0	,	V_213
TEGRA210_CLK_PLL_D2	,	V_293
hw	,	V_93
" (comparison mask = 0x%x)\n"	,	L_2
ssc_ctrl_reg	,	V_174
PLLX_MISC2_DYNRAMP_STEPA_SHIFT	,	V_117
"%s: dynamic ramp to m = %u n = %u p = %u, Fout = %lu kHz\n"	,	L_23
"pll_d_out0"	,	L_32
PLLCX_MISC2_DEFAULT_VALUE	,	V_29
PLLA_MISC2_EN_DYNRAMP	,	V_45
"xusb_ss_src"	,	L_26
clk	,	V_97
"PLL_A1"	,	L_7
PLLC_OUT	,	V_241
tegra_pmc_clk_init	,	F_104
params	,	V_16
TEGRA210_CLK_PLL_C2	,	V_247
TEGRA210_CLK_PLL_C3	,	V_249
PLLDP_MISC0_DEFAULT_VALUE	,	V_78
TEGRA210_CLK_PLL_C4	,	V_283
PLLCX_MISC3_WRITE_MASK	,	V_32
tegra_clk_register_pllre	,	F_83
PLLD_MISC0_DEFAULT_VALUE	,	V_49
ext_misc_reg	,	V_21
"PLL_C4"	,	L_14
TEGRA210_CLK_CML0	,	V_234
TEGRA210_CLK_CML1	,	V_235
PLLU_OUTA	,	V_264
tegra210_pllmb_set_defaults	,	F_32
CLK_SOURCE_EMC	,	V_229
tegra_clk_register_pll	,	F_85
_pllc_set_defaults	,	F_12
ndiv_new_mask	,	V_152
CLK_SOURCE_CSITE	,	V_300
tegra_clk_register_pllre_tegra210	,	F_86
PLLDSS_MISC1_CFG_WRITE_MASK	,	V_66
step_b	,	V_95
step_a	,	V_94
"xusb_ss_div2"	,	L_25
"PLL_C3"	,	L_6
to_clk_pll	,	F_44
active_delay_count	,	V_198
pll_u_lock	,	V_259
_pllc2_set_defaults	,	F_13
"%s: Unexpected oscillator freq %lu\n"	,	L_24
TEGRA210_CLK_PLL_DP	,	V_291
clk_writel	,	F_106
tegra_osc_clk_init	,	F_101
CLK_SET_RATE_PARENT	,	V_243
TEGRA210_CLK_PLL_P_OUT2	,	V_295
PLLD_MISC0_DSI_CLKENABLE	,	V_51
"pll_u_out2_div"	,	L_56
tegra210_clks	,	V_236
"pll_c4_out0"	,	L_67
tegra210_sata_pll_hw_control_enable	,	F_5
enable_delay_count	,	V_200
clk_register_divider_table	,	F_84
tegra_clk_register_mc	,	F_69
"PLL_C2"	,	L_5
PLLMB_MISC1_DEFAULT_VALUE	,	V_120
of_find_matching_node	,	F_98
TEGRA210_CLK_PLL_RE_OUT	,	V_277
UTMIPLL_HW_PWRDN_CFG0_USE_LOCKDET	,	V_211
PLLMB_MISC1_LOCK_OVERRIDE	,	V_123
"PLL_A boot enabled with IDDQ set\n"	,	L_8
u32	,	T_1
pll_expo_p_to_pdiv	,	F_54
pll_re_vco_params	,	V_273
CLK_M_DIVISOR_MASK	,	V_312
TEGRA210_CLK_PLL_RE_VCO	,	V_275
clk_m_div	,	V_307
plldss_defaults	,	F_18
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN	,	V_203
"pll_c4_out1"	,	L_68
UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN	,	V_208
pll_c4_vco_params	,	V_282
PLLX_MISC2_DYNRAMP_STEPB_SHIFT	,	V_118
tegra210_wait_cpu_in_reset	,	F_89
tegra_clk_register_pllmb	,	F_80
cpu	,	V_296
lock_delay	,	V_147
"Failed to find pmc node\n"	,	L_77
UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT	,	F_60
_plla1_set_defaults	,	F_15
"pll_u_vco"	,	L_52
TEGRA210_CLK_PLL_C4_OUT2	,	V_287
TEGRA210_CLK_PLL_C4_OUT1	,	V_286
TEGRA210_CLK_PLL_C4_OUT0	,	V_285
np	,	V_304
"PLL_D2"	,	L_12
tegra210_pll_init	,	F_72
TEGRA210_CLK_PLL_C4_OUT3	,	V_289
PLLD2_MISC0_DEFAULT_VALUE	,	V_73
tegra_clk_register_divider	,	F_76
devclks	,	V_318
TEGRA_PLL_VCO_OUT	,	V_167
pllmb	,	V_119
default_val	,	V_18
"pll_c_out1"	,	L_43
pll_d2_params	,	V_292
divn_shift	,	V_154
PLLU_BASE_CLKENABLE_USB	,	V_193
divn_mask_shifted	,	F_40
TEGRA210_CLK_PLL_U_OUT	,	V_263
TEGRA210_CLK_PLL_U_OUT2	,	V_266
PLLRE_MISC0_DEFAULT_VALUE	,	V_87
TEGRA210_CLK_PLL_U_OUT1	,	V_265
PLLC4_OUT	,	V_288
writel	,	F_82
PLLD_MISC1_WRITE_MASK	,	V_48
tegra210_wait_for_mask	,	F_37
tegra_pll_p_div_to_hw	,	F_46
PLLP_MISC0_LOCK_OVERRIDE	,	V_129
PLLU_HW_PWRDN_CFG0	,	V_185
pll	,	V_99
u64	,	T_4
PLLX_MISC3_WRITE_MASK	,	V_109
"mc"	,	L_36
_pll_misc_chk_default	,	F_7
XUSBIO_PLL_CFG0_CLK_ENABLE_SWCTL	,	V_4
UTMIP_PLL_CFG1_ENABLE_DLY_COUNT	,	F_61
IS_ERR	,	F_75
TEGRA210_CLK_PLL_D_DSI_OUT	,	V_224
XUSBIO_PLL_CFG0_PADPLL_RESET_SWCTL	,	V_5
PLLMB_MISC1_LOCK_ENABLE	,	V_122
DIV_ROUND_UP	,	F_45
pmc	,	V_238
tegra_clk_register_pllc_tegra210	,	F_78
writel_relaxed	,	F_3
TEGRA210_CLK_DPAUX	,	V_219
"pll_u_out"	,	L_53
emc_lock	,	V_230
pdiv	,	V_161
pr_warn	,	F_8
PLLCX_MISC0_WRITE_MASK	,	V_25
"%s: Unexpected reference rate %lu\n"	,	L_18
"PLL_DP"	,	L_13
TEGRA210_CLK_PLL_RE_OUT1	,	V_279
pll_name	,	V_56
tegra210_pllc4_set_defaults	,	F_21
div_nmp	,	V_153
UTMIP_PLL_CFG1	,	V_199
UTMIP_PLL_CFG2	,	V_196
"sor_safe"	,	L_30
CLK_SET_RATE_GATE	,	V_250
do_div	,	F_47
"pll_re_out"	,	L_63
PLLU_MISC0_IDDQ	,	V_138
node	,	V_305
PLLU_MISC0_WRITE_MASK	,	V_140
"osc"	,	L_48
PLLP_MISC0_WRITE_MASK	,	V_130
tegra_audio_clk_init	,	F_103
PLLRE_MISC0_WRITE_MASK	,	V_91
CLK_M_DIVISOR_SHIFT	,	V_311
tegra210_cpu_car_ops	,	V_320
PLLRE_MISC0_LOCK_OVERRIDE	,	V_90
TEGRA210_CLK_PLL_D2_OUT0	,	V_294
PLLD_BASE	,	V_315
sdm_data	,	V_171
device_node	,	V_303
tegra_fixed_clk_init	,	F_102
pll_dp_params	,	V_290
PLLRE_MISC0_IDDQ	,	V_88
min	,	F_52
pll_u_vco_params	,	V_257
BUG	,	F_29
"pll_m_out1"	,	L_50
PLLC4_BASE	,	V_284
clk_csite_src	,	V_299
clk_hw	,	V_92
vco_max	,	V_170
u8	,	T_3
tegra210_input_freq	,	V_313
mux_pllmcp_clkm	,	V_228
TEGRA210_CLK_PLL_D_OUT0	,	V_272
PLLDSS_MISC0_WRITE_MASK	,	V_63
IS_ERR_OR_NULL	,	F_24
"PLL_MB already enabled. Postponing set full defaults\n"	,	L_20
tegra_clk_pll_params	,	V_15
PLLP_MISC0_IDDQ	,	V_127
"PLL_D already enabled. Postponing set full defaults\n"	,	L_10
"pll_re_out1_div"	,	L_64
clk_readl	,	F_100
round_p_to_pdiv	,	V_169
pllre	,	V_84
PLLD2_MISC2_CTRL1_DEFAULT_VALUE	,	V_75
"PLL_RE already enabled. Postponing set full defaults\n"	,	L_15
__iomem	,	T_2
pll_c3_params	,	V_248
misc0_val	,	V_58
pll_c2_params	,	V_246
input_rate	,	V_96
SATA_PLL_CFG0	,	V_9
pll_c_params	,	V_239
pll_p_params	,	V_237
misc_num	,	V_17
PLLDP_MISC2_CTRL1_DEFAULT_VALUE	,	V_80
PLLD_MISC1_DEFAULT_VALUE	,	V_47
tegra210_clock_apply_init_table	,	F_94
pll_x_params	,	V_317
tegra210_disable_cpu_clock	,	F_91
tegra_clk_register_periph_gate	,	F_67
PLLMB_MISC1_WRITE_MASK	,	V_124
tegra_init_from_table	,	F_95
PLLRE_BASE_DEFAULT_VALUE	,	V_86
vco_min	,	V_168
PLLD_MISC0_IDDQ	,	V_50
XUSBIO_PLL_CFG0_PADPLL_SLEEP_IDDQ	,	V_7
PLLU_BASE_OVERRIDE	,	V_258
ETIMEDOUT	,	V_149
tegra210_pllcx_set_defaults	,	F_10
PLLX_MISC0_WRITE_MASK	,	V_101
PLLCX_MISC0_RESET	,	V_24
XUSB_PLL_CFG0_UTMIPLL_LOCK_DLY	,	V_214
tegra_clk_init	,	F_99
divn_mask	,	F_39
name	,	V_33
sdm_ctrl_reg	,	V_172
PLLDSS_MISC0_LOCK_ENABLE	,	V_64
defaults_set	,	V_22
PLLCX_MISC3_DEFAULT_VALUE	,	V_31
"pll_u_out2"	,	L_57
TEGRA210_CLK_PLL_U_48M	,	V_269
pll_qlin_pdiv_to_hw	,	V_180
TEGRA210_CLK_XUSB_SS_DIV2	,	V_218
pll_e_lock	,	V_233
"pll_u_60M"	,	L_59
PLLA_MISC0_WRITE_MASK	,	V_43
PLLCX_MISC2_WRITE_MASK	,	V_30
PLLA_MISC0_LOCK_ENABLE	,	V_41
UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERUP	,	V_205
"%s already enabled. Postponing set full defaults\n"	,	L_3
pllx_check_defaults	,	F_30
"pll_p"	,	L_28
PLLDSS_MISC1_CFG_EN_SSC	,	V_71
"pll_c4_vco"	,	L_66
CLK_RST_CONTROLLER_CPU_CMPLX_STATUS	,	V_297
mask	,	V_19
PLLA_MISC0_DEFAULT_VALUE	,	V_40
clk_hw_get_rate	,	F_25
TEGRA210_CLK_SOR_SAFE	,	V_221
"pll_re_out1"	,	L_65
"dpaux1"	,	L_29
_pllc3_set_defaults	,	F_14
PLLX_MISC4_WRITE_MASK	,	V_111
PLLU_HW_PWRDN_CFG0_USE_SWITCH_DETECT	,	V_187
tegra210_cpu_clock_resume	,	F_93
clk_base	,	V_2
PLLX_MISC2_DYNRAMP_DONE	,	V_157
UTMIP_PLL_CFG2_FORCE_PD_SAMP_D_POWERUP	,	V_207
base	,	V_14
XUSBIO_PLL_CFG0_SEQ_ENABLE	,	V_8
tegra210_plla_set_defaults	,	F_16
PLLD_MISC0_LOCK_OVERRIDE	,	V_53
stable_count	,	V_197
tegra210_sata_pll_hw_sequence_start	,	F_6
pdiv_tohw	,	V_160
SATA_PLL_CFG0_PADPLL_RESET_SWCTL	,	V_10
PLLDP_MISC3_CTRL2_DEFAULT_VALUE	,	V_81
tegra210_utmi_param_configure	,	F_57
PLLD_MISC0_LOCK_ENABLE	,	V_52
clk_hw_get_parent	,	F_26
misc1_val	,	V_59
val	,	V_1
UTMIP_PLL_CFG1_XTAL_FREQ_COUNT	,	F_62
"PLL_X already enabled. Postponing set full defaults\n"	,	L_19
"pll_c_ud"	,	L_44
PLLA_MISC2_DEFAULT_VALUE	,	V_44
PLLX_MISC4_DEFAULT_VALUE	,	V_110
__func__	,	V_98
pll_ref_freq	,	V_260
PLLX_MISC2_EN_DYNRAMP	,	V_106
tegra210_clk_adjust_vco_min	,	F_51
osc_frequency	,	V_184
ssc_ctrl_en_mask	,	V_65
tegra_add_of_provider	,	F_108
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERUP	,	V_204
PLLX_MISC0_DEFAULT_VALUE	,	V_100
flags	,	V_166
pllp_check_defaults	,	F_33
PLLU_MISC1_LOCK_OVERRIDE	,	V_142
PLL_LOCKDET_DELAY	,	V_148
enabled	,	V_125
base_reg	,	V_36
TEGRA210_CLK_MC	,	V_231
tegra210_pllp_set_defaults	,	F_34
TEGRA210_CLK_DPAUX1	,	V_220
tegra210_clk_pll_set_gain	,	F_49
pllx_get_dyn_steps	,	F_23
clk_register_fixed_factor	,	F_64
"pll_u_out1"	,	L_55
tegra210_periph_clk_init	,	F_63
tegra210_pll_fixed_mdiv_cfg	,	F_43
tegra210_audio_plls	,	V_314
pll_vco_post_div_table	,	V_262
PLL_ENABLE	,	V_37
SATA_PLL_CFG0_SEQ_ENABLE	,	V_13
pll_qlin_p_to_pdiv	,	F_53
"pll_d2"	,	L_73
EINVAL	,	V_165
"pll_m"	,	L_47
TEGRA210_CLK_PLL_M_UD	,	V_256
UTMIPLL_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL	,	V_212
"pll_ref"	,	L_41
tegra_clk_apply_init_table	,	V_316
__init	,	T_5
udelay	,	F_11
PLLRE_BASE	,	V_276
PLLX_MISC0_LOCK_ENABLE	,	V_102
pllu_check_defaults	,	F_35
"dsia"	,	L_33
output_rate	,	V_177
PLLRE_OUT1	,	V_278
"pll_p_out2"	,	L_75
XUSBIO_PLL_CFG0	,	V_3
"(comparison mask = 0x%x)\n"	,	L_17
PLLU_MISC1_WRITE_MASK	,	V_143
pmc_base	,	V_216
"pll_u_out1_div"	,	L_54
"PLL_A already enabled. Postponing set full defaults\n"	,	L_9
utmi_parameters	,	V_182
pll_d_params	,	V_270
"pll_u_48M"	,	L_60
PLLX_MISC3_DEFAULT_VALUE	,	V_107
TEGRA210_CLK_DSIB	,	V_227
PLLCX_MISC1_WRITE_MASK	,	V_28
PLLU_HW_PWRDN_CFG0_USE_LOCKDET	,	V_188
"pll_c2"	,	L_45
"pll_m_ud"	,	L_51
tegra210_xusb_pll_hw_control_enable	,	F_1
sdin_din_to_data	,	F_48
TEGRA210_CLK_DSIA	,	V_226
tegra_clk_register_pllm	,	F_79
ffs	,	F_56
PLLDP_MISC1_CFG_DEFAULT_VALUE	,	V_79
PLLE_AUX	,	V_232
clks	,	V_217
p_rate	,	V_164
TEGRA210_CLK_PLL_C_OUT1	,	V_244
"pll_c3"	,	L_46
PLLU_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL	,	V_189
osc_freq	,	V_183
PLLX_MISC5_DEFAULT_VALUE	,	V_112
parent_rate	,	V_178
PLL_QLIN_PDIV_MAX	,	V_179
PLLX_MISC2_DYNRAMP_STEPA_MASK	,	V_115
"PLL_U already enabled. Postponing set full defaults\n"	,	L_22
TEGRA_DIVIDER_ROUND_UP	,	V_242
PLLX_MISC5_WRITE_MASK	,	V_113
value	,	V_306
misc2_val	,	V_60
"dsib"	,	L_34
readl	,	F_81
PLLU_HW_PWRDN_CFG0_IDDQ_PD_INCLUDE	,	V_186
WARN_ON	,	F_74
tegra_periph_clk_init	,	F_71
PLLD2_MISC1_CFG_DEFAULT_VALUE	,	V_74
"pll_u_480M"	,	L_58
PLLCX_MISC1_IDDQ	,	V_27
PLLU_HW_PWRDN_CFG0_SEQ_ENABLE	,	V_191
cpu_relax	,	F_90
