// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "12/02/2017 05:06:39"

// 
// Device: Altera EP4CE115F29I7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module decoder (
	IR,
	lm_sm_start,
	lm_detected,
	sm_detected,
	op_code,
	ari_bits,
	mux_add2,
	mux_7sh,
	mux_a1,
	mux_a2,
	mux_a3,
	mux_d1,
	mux_d2,
	mux_op1,
	mux_op2,
	mux_dr,
	mux_rfd,
	mux_z2,
	alu_op_sel,
	wr_dmem,
	wr_rf);
input 	[15:0] IR;
input 	lm_sm_start;
output 	lm_detected;
output 	sm_detected;
output 	[3:0] op_code;
output 	[1:0] ari_bits;
output 	mux_add2;
output 	mux_7sh;
output 	[1:0] mux_a1;
output 	mux_a2;
output 	[1:0] mux_a3;
output 	[1:0] mux_d1;
output 	[1:0] mux_d2;
output 	[1:0] mux_op1;
output 	[1:0] mux_op2;
output 	mux_dr;
output 	[1:0] mux_rfd;
output 	mux_z2;
output 	alu_op_sel;
output 	wr_dmem;
output 	wr_rf;

// Design Ports Information
// IR[2]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[3]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[4]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[5]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lm_detected	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sm_detected	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_code[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_code[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_code[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_code[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ari_bits[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ari_bits[1]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_add2	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_7sh	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_a1[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_a1[1]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_a2	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_a3[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_a3[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_d1[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_d1[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_d2[0]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_d2[1]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_op1[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_op1[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_op2[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_op2[1]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_dr	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_rfd[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_rfd[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mux_z2	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_sel	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_dmem	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wr_rf	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[12]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[13]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[14]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[15]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[0]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[1]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[10]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[11]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[9]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[6]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[7]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IR[8]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lm_sm_start	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test_min_1200mv_-40c_v_fast.sdo");
// synopsys translate_on

wire \IR[2]~input_o ;
wire \IR[3]~input_o ;
wire \IR[4]~input_o ;
wire \IR[5]~input_o ;
wire \lm_detected~output_o ;
wire \sm_detected~output_o ;
wire \op_code[0]~output_o ;
wire \op_code[1]~output_o ;
wire \op_code[2]~output_o ;
wire \op_code[3]~output_o ;
wire \ari_bits[0]~output_o ;
wire \ari_bits[1]~output_o ;
wire \mux_add2~output_o ;
wire \mux_7sh~output_o ;
wire \mux_a1[0]~output_o ;
wire \mux_a1[1]~output_o ;
wire \mux_a2~output_o ;
wire \mux_a3[0]~output_o ;
wire \mux_a3[1]~output_o ;
wire \mux_d1[0]~output_o ;
wire \mux_d1[1]~output_o ;
wire \mux_d2[0]~output_o ;
wire \mux_d2[1]~output_o ;
wire \mux_op1[0]~output_o ;
wire \mux_op1[1]~output_o ;
wire \mux_op2[0]~output_o ;
wire \mux_op2[1]~output_o ;
wire \mux_dr~output_o ;
wire \mux_rfd[0]~output_o ;
wire \mux_rfd[1]~output_o ;
wire \mux_z2~output_o ;
wire \alu_op_sel~output_o ;
wire \wr_dmem~output_o ;
wire \wr_rf~output_o ;
wire \IR[12]~input_o ;
wire \IR[14]~input_o ;
wire \IR[13]~input_o ;
wire \Mux12~0_combout ;
wire \IR[15]~input_o ;
wire \Mux13~0_combout ;
wire \Mux13~0clkctrl_outclk ;
wire \lm_detected$latch~combout ;
wire \Mux11~0_combout ;
wire \sm_detected$latch~combout ;
wire \IR[0]~input_o ;
wire \IR[1]~input_o ;
wire \Mux1~0_combout ;
wire \mux_add2$latch~combout ;
wire \Mux7~0_combout ;
wire \mux_7sh$latch~combout ;
wire \Mux29~0_combout ;
wire \Mux30~0_combout ;
wire \Mux30~0clkctrl_outclk ;
wire \mux_a2$latch~combout ;
wire \Mux26~0_combout ;
wire \Mux28~0_combout ;
wire \Mux28~0clkctrl_outclk ;
wire \mux_a3[0]$latch~combout ;
wire \Mux27~0_combout ;
wire \mux_a3[1]$latch~combout ;
wire \IR[9]~input_o ;
wire \IR[10]~input_o ;
wire \IR[11]~input_o ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \Mux32~0_combout ;
wire \mux_d1[0]$latch~combout ;
wire \IR[8]~input_o ;
wire \IR[7]~input_o ;
wire \IR[6]~input_o ;
wire \Mux4~0_combout ;
wire \mux_d2[0]$latch~combout ;
wire \Mux23~0_combout ;
wire \Mux25~0_combout ;
wire \Mux25~0clkctrl_outclk ;
wire \mux_op1[0]$latch~combout ;
wire \lm_sm_start~input_o ;
wire \Mux24~0_combout ;
wire \mux_op1[1]$latch~combout ;
wire \Mux21~0_combout ;
wire \mux_op2[0]$latch~combout ;
wire \Mux12~1_combout ;
wire \mux_op2[1]$latch~combout ;
wire \Mux5~0_combout ;
wire \mux_dr$latch~combout ;
wire \Mux19~0_combout ;
wire \mux_rfd[0]$latch~combout ;
wire \mux_rfd[1]$latch~combout ;
wire \Mux18~0_combout ;
wire \mux_z2$latch~combout ;
wire \Mux23~1_combout ;
wire \alu_op_sel$latch~combout ;
wire \Mux5~1_combout ;
wire \wr_dmem$latch~combout ;
wire \Mux14~0_combout ;
wire \wr_rf$latch~combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \lm_detected~output (
	.i(\lm_detected$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lm_detected~output_o ),
	.obar());
// synopsys translate_off
defparam \lm_detected~output .bus_hold = "false";
defparam \lm_detected~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \sm_detected~output (
	.i(\sm_detected$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sm_detected~output_o ),
	.obar());
// synopsys translate_off
defparam \sm_detected~output .bus_hold = "false";
defparam \sm_detected~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \op_code[0]~output (
	.i(\IR[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op_code[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \op_code[0]~output .bus_hold = "false";
defparam \op_code[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \op_code[1]~output (
	.i(\IR[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op_code[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \op_code[1]~output .bus_hold = "false";
defparam \op_code[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \op_code[2]~output (
	.i(\IR[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op_code[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \op_code[2]~output .bus_hold = "false";
defparam \op_code[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \op_code[3]~output (
	.i(\IR[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op_code[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \op_code[3]~output .bus_hold = "false";
defparam \op_code[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \ari_bits[0]~output (
	.i(\IR[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ari_bits[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ari_bits[0]~output .bus_hold = "false";
defparam \ari_bits[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \ari_bits[1]~output (
	.i(\IR[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ari_bits[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ari_bits[1]~output .bus_hold = "false";
defparam \ari_bits[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \mux_add2~output (
	.i(\mux_add2$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_add2~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_add2~output .bus_hold = "false";
defparam \mux_add2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \mux_7sh~output (
	.i(\mux_7sh$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_7sh~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_7sh~output .bus_hold = "false";
defparam \mux_7sh~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \mux_a1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_a1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_a1[0]~output .bus_hold = "false";
defparam \mux_a1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \mux_a1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_a1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_a1[1]~output .bus_hold = "false";
defparam \mux_a1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \mux_a2~output (
	.i(\mux_a2$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_a2~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_a2~output .bus_hold = "false";
defparam \mux_a2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \mux_a3[0]~output (
	.i(\mux_a3[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_a3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_a3[0]~output .bus_hold = "false";
defparam \mux_a3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \mux_a3[1]~output (
	.i(\mux_a3[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_a3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_a3[1]~output .bus_hold = "false";
defparam \mux_a3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \mux_d1[0]~output (
	.i(\mux_d1[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_d1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_d1[0]~output .bus_hold = "false";
defparam \mux_d1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \mux_d1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_d1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_d1[1]~output .bus_hold = "false";
defparam \mux_d1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \mux_d2[0]~output (
	.i(\mux_d2[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_d2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_d2[0]~output .bus_hold = "false";
defparam \mux_d2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \mux_d2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_d2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_d2[1]~output .bus_hold = "false";
defparam \mux_d2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \mux_op1[0]~output (
	.i(\mux_op1[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_op1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_op1[0]~output .bus_hold = "false";
defparam \mux_op1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \mux_op1[1]~output (
	.i(\mux_op1[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_op1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_op1[1]~output .bus_hold = "false";
defparam \mux_op1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \mux_op2[0]~output (
	.i(\mux_op2[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_op2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_op2[0]~output .bus_hold = "false";
defparam \mux_op2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \mux_op2[1]~output (
	.i(\mux_op2[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_op2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_op2[1]~output .bus_hold = "false";
defparam \mux_op2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \mux_dr~output (
	.i(\mux_dr$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_dr~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_dr~output .bus_hold = "false";
defparam \mux_dr~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \mux_rfd[0]~output (
	.i(\mux_rfd[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_rfd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_rfd[0]~output .bus_hold = "false";
defparam \mux_rfd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \mux_rfd[1]~output (
	.i(\mux_rfd[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_rfd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_rfd[1]~output .bus_hold = "false";
defparam \mux_rfd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \mux_z2~output (
	.i(\mux_z2$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_z2~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_z2~output .bus_hold = "false";
defparam \mux_z2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \alu_op_sel~output (
	.i(\alu_op_sel$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_op_sel~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_op_sel~output .bus_hold = "false";
defparam \alu_op_sel~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \wr_dmem~output (
	.i(\wr_dmem$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wr_dmem~output_o ),
	.obar());
// synopsys translate_off
defparam \wr_dmem~output .bus_hold = "false";
defparam \wr_dmem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \wr_rf~output (
	.i(\wr_rf$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wr_rf~output_o ),
	.obar());
// synopsys translate_off
defparam \wr_rf~output .bus_hold = "false";
defparam \wr_rf~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \IR[12]~input (
	.i(IR[12]),
	.ibar(gnd),
	.o(\IR[12]~input_o ));
// synopsys translate_off
defparam \IR[12]~input .bus_hold = "false";
defparam \IR[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
cycloneive_io_ibuf \IR[14]~input (
	.i(IR[14]),
	.ibar(gnd),
	.o(\IR[14]~input_o ));
// synopsys translate_off
defparam \IR[14]~input .bus_hold = "false";
defparam \IR[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \IR[13]~input (
	.i(IR[13]),
	.ibar(gnd),
	.o(\IR[13]~input_o ));
// synopsys translate_off
defparam \IR[13]~input .bus_hold = "false";
defparam \IR[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N24
cycloneive_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (!\IR[12]~input_o  & (\IR[14]~input_o  & \IR[13]~input_o ))

	.dataa(\IR[12]~input_o ),
	.datab(gnd),
	.datac(\IR[14]~input_o ),
	.datad(\IR[13]~input_o ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'h5000;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \IR[15]~input (
	.i(IR[15]),
	.ibar(gnd),
	.o(\IR[15]~input_o ));
// synopsys translate_off
defparam \IR[15]~input .bus_hold = "false";
defparam \IR[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N0
cycloneive_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\IR[15]~input_o  & ((\IR[13]~input_o ) # ((\IR[14]~input_o  & \IR[12]~input_o ))))

	.dataa(\IR[13]~input_o ),
	.datab(\IR[14]~input_o ),
	.datac(\IR[12]~input_o ),
	.datad(\IR[15]~input_o ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hEA00;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \Mux13~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Mux13~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux13~0clkctrl_outclk ));
// synopsys translate_off
defparam \Mux13~0clkctrl .clock_type = "global clock";
defparam \Mux13~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N14
cycloneive_lcell_comb lm_detected$latch(
// Equation(s):
// \lm_detected$latch~combout  = (GLOBAL(\Mux13~0clkctrl_outclk ) & ((\lm_detected$latch~combout ))) # (!GLOBAL(\Mux13~0clkctrl_outclk ) & (\Mux12~0_combout ))

	.dataa(gnd),
	.datab(\Mux12~0_combout ),
	.datac(\lm_detected$latch~combout ),
	.datad(\Mux13~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\lm_detected$latch~combout ),
	.cout());
// synopsys translate_off
defparam lm_detected$latch.lut_mask = 16'hF0CC;
defparam lm_detected$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N10
cycloneive_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\IR[12]~input_o  & (\IR[13]~input_o  & \IR[14]~input_o ))

	.dataa(\IR[12]~input_o ),
	.datab(\IR[13]~input_o ),
	.datac(\IR[14]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'h8080;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N4
cycloneive_lcell_comb sm_detected$latch(
// Equation(s):
// \sm_detected$latch~combout  = (GLOBAL(\Mux13~0clkctrl_outclk ) & ((\sm_detected$latch~combout ))) # (!GLOBAL(\Mux13~0clkctrl_outclk ) & (\Mux11~0_combout ))

	.dataa(\Mux11~0_combout ),
	.datab(gnd),
	.datac(\sm_detected$latch~combout ),
	.datad(\Mux13~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\sm_detected$latch~combout ),
	.cout());
// synopsys translate_off
defparam sm_detected$latch.lut_mask = 16'hF0AA;
defparam sm_detected$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \IR[0]~input (
	.i(IR[0]),
	.ibar(gnd),
	.o(\IR[0]~input_o ));
// synopsys translate_off
defparam \IR[0]~input .bus_hold = "false";
defparam \IR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N1
cycloneive_io_ibuf \IR[1]~input (
	.i(IR[1]),
	.ibar(gnd),
	.o(\IR[1]~input_o ));
// synopsys translate_off
defparam \IR[1]~input .bus_hold = "false";
defparam \IR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N28
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (!\IR[13]~input_o  & (\IR[15]~input_o  & !\IR[12]~input_o ))

	.dataa(\IR[13]~input_o ),
	.datab(\IR[15]~input_o ),
	.datac(\IR[12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'h0404;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N14
cycloneive_lcell_comb mux_add2$latch(
// Equation(s):
// \mux_add2$latch~combout  = (\Mux1~0_combout  & (\IR[14]~input_o )) # (!\Mux1~0_combout  & ((\mux_add2$latch~combout )))

	.dataa(gnd),
	.datab(\IR[14]~input_o ),
	.datac(\mux_add2$latch~combout ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\mux_add2$latch~combout ),
	.cout());
// synopsys translate_off
defparam mux_add2$latch.lut_mask = 16'hCCF0;
defparam mux_add2$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N10
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (!\IR[14]~input_o  & ((\IR[13]~input_o  & (\IR[12]~input_o  & !\IR[15]~input_o )) # (!\IR[13]~input_o  & ((\IR[15]~input_o )))))

	.dataa(\IR[13]~input_o ),
	.datab(\IR[14]~input_o ),
	.datac(\IR[12]~input_o ),
	.datad(\IR[15]~input_o ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'h1120;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N22
cycloneive_lcell_comb mux_7sh$latch(
// Equation(s):
// \mux_7sh$latch~combout  = (\Mux7~0_combout  & (!\IR[13]~input_o )) # (!\Mux7~0_combout  & ((\mux_7sh$latch~combout )))

	.dataa(\IR[13]~input_o ),
	.datab(gnd),
	.datac(\mux_7sh$latch~combout ),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\mux_7sh$latch~combout ),
	.cout());
// synopsys translate_off
defparam mux_7sh$latch.lut_mask = 16'h55F0;
defparam mux_7sh$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N4
cycloneive_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\IR[12]~input_o  & \IR[13]~input_o )

	.dataa(\IR[12]~input_o ),
	.datab(\IR[13]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'h8888;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N16
cycloneive_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\IR[14]~input_o  & ((\IR[12]~input_o  & ((\IR[15]~input_o ))) # (!\IR[12]~input_o  & (\IR[13]~input_o )))) # (!\IR[14]~input_o  & ((\IR[12]~input_o  & ((\IR[13]~input_o ) # (!\IR[15]~input_o ))) # (!\IR[12]~input_o  & 
// ((\IR[15]~input_o )))))

	.dataa(\IR[13]~input_o ),
	.datab(\IR[14]~input_o ),
	.datac(\IR[12]~input_o ),
	.datad(\IR[15]~input_o ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hEB38;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \Mux30~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Mux30~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux30~0clkctrl_outclk ));
// synopsys translate_off
defparam \Mux30~0clkctrl .clock_type = "global clock";
defparam \Mux30~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N22
cycloneive_lcell_comb mux_a2$latch(
// Equation(s):
// \mux_a2$latch~combout  = (GLOBAL(\Mux30~0clkctrl_outclk ) & ((\mux_a2$latch~combout ))) # (!GLOBAL(\Mux30~0clkctrl_outclk ) & (\Mux29~0_combout ))

	.dataa(gnd),
	.datab(\Mux29~0_combout ),
	.datac(\mux_a2$latch~combout ),
	.datad(\Mux30~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_a2$latch~combout ),
	.cout());
// synopsys translate_off
defparam mux_a2$latch.lut_mask = 16'hF0CC;
defparam mux_a2$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N22
cycloneive_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (!\IR[15]~input_o  & ((\IR[13]~input_o  & (\IR[14]~input_o )) # (!\IR[13]~input_o  & ((\IR[12]~input_o )))))

	.dataa(\IR[14]~input_o ),
	.datab(\IR[13]~input_o ),
	.datac(\IR[15]~input_o ),
	.datad(\IR[12]~input_o ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'h0B08;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N4
cycloneive_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\IR[14]~input_o  & (((\IR[12]~input_o ) # (\IR[15]~input_o )))) # (!\IR[14]~input_o  & (\IR[13]~input_o  & ((\IR[15]~input_o ))))

	.dataa(\IR[13]~input_o ),
	.datab(\IR[14]~input_o ),
	.datac(\IR[12]~input_o ),
	.datad(\IR[15]~input_o ),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hEEC0;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \Mux28~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Mux28~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux28~0clkctrl_outclk ));
// synopsys translate_off
defparam \Mux28~0clkctrl .clock_type = "global clock";
defparam \Mux28~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N12
cycloneive_lcell_comb \mux_a3[0]$latch (
// Equation(s):
// \mux_a3[0]$latch~combout  = (GLOBAL(\Mux28~0clkctrl_outclk ) & (\mux_a3[0]$latch~combout )) # (!GLOBAL(\Mux28~0clkctrl_outclk ) & ((!\Mux26~0_combout )))

	.dataa(\mux_a3[0]$latch~combout ),
	.datab(gnd),
	.datac(\Mux26~0_combout ),
	.datad(\Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_a3[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_a3[0]$latch .lut_mask = 16'hAA0F;
defparam \mux_a3[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N20
cycloneive_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\IR[15]~input_o ) # ((\IR[14]~input_o ) # ((\IR[13]~input_o  & \IR[12]~input_o )))

	.dataa(\IR[13]~input_o ),
	.datab(\IR[15]~input_o ),
	.datac(\IR[12]~input_o ),
	.datad(\IR[14]~input_o ),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hFFEC;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y72_N0
cycloneive_lcell_comb \mux_a3[1]$latch (
// Equation(s):
// \mux_a3[1]$latch~combout  = (GLOBAL(\Mux28~0clkctrl_outclk ) & ((\mux_a3[1]$latch~combout ))) # (!GLOBAL(\Mux28~0clkctrl_outclk ) & (!\Mux27~0_combout ))

	.dataa(\Mux27~0_combout ),
	.datab(gnd),
	.datac(\Mux28~0clkctrl_outclk ),
	.datad(\mux_a3[1]$latch~combout ),
	.cin(gnd),
	.combout(\mux_a3[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_a3[1]$latch .lut_mask = 16'hF505;
defparam \mux_a3[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \IR[9]~input (
	.i(IR[9]),
	.ibar(gnd),
	.o(\IR[9]~input_o ));
// synopsys translate_off
defparam \IR[9]~input .bus_hold = "false";
defparam \IR[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \IR[10]~input (
	.i(IR[10]),
	.ibar(gnd),
	.o(\IR[10]~input_o ));
// synopsys translate_off
defparam \IR[10]~input .bus_hold = "false";
defparam \IR[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \IR[11]~input (
	.i(IR[11]),
	.ibar(gnd),
	.o(\IR[11]~input_o ));
// synopsys translate_off
defparam \IR[11]~input .bus_hold = "false";
defparam \IR[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y72_N24
cycloneive_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\IR[9]~input_o  & (\IR[10]~input_o  & \IR[11]~input_o ))

	.dataa(\IR[9]~input_o ),
	.datab(gnd),
	.datac(\IR[10]~input_o ),
	.datad(\IR[11]~input_o ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hA000;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N18
cycloneive_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\Mux10~0_combout  & (((\IR[14]~input_o ) # (!\IR[12]~input_o )) # (!\IR[13]~input_o )))

	.dataa(\IR[13]~input_o ),
	.datab(\Mux10~0_combout ),
	.datac(\IR[12]~input_o ),
	.datad(\IR[14]~input_o ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hCC4C;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N12
cycloneive_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = (\IR[13]~input_o  & ((\IR[15]~input_o ) # ((!\IR[14]~input_o  & \IR[12]~input_o )))) # (!\IR[13]~input_o  & (\IR[15]~input_o  $ (((\IR[14]~input_o  & !\IR[12]~input_o )))))

	.dataa(\IR[13]~input_o ),
	.datab(\IR[14]~input_o ),
	.datac(\IR[12]~input_o ),
	.datad(\IR[15]~input_o ),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'hFB24;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N30
cycloneive_lcell_comb \mux_d1[0]$latch (
// Equation(s):
// \mux_d1[0]$latch~combout  = (\Mux32~0_combout  & ((\mux_d1[0]$latch~combout ))) # (!\Mux32~0_combout  & (\Mux10~1_combout ))

	.dataa(\Mux10~1_combout ),
	.datab(gnd),
	.datac(\mux_d1[0]$latch~combout ),
	.datad(\Mux32~0_combout ),
	.cin(gnd),
	.combout(\mux_d1[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_d1[0]$latch .lut_mask = 16'hF0AA;
defparam \mux_d1[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y19_N1
cycloneive_io_ibuf \IR[8]~input (
	.i(IR[8]),
	.ibar(gnd),
	.o(\IR[8]~input_o ));
// synopsys translate_off
defparam \IR[8]~input .bus_hold = "false";
defparam \IR[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \IR[7]~input (
	.i(IR[7]),
	.ibar(gnd),
	.o(\IR[7]~input_o ));
// synopsys translate_off
defparam \IR[7]~input .bus_hold = "false";
defparam \IR[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y19_N8
cycloneive_io_ibuf \IR[6]~input (
	.i(IR[6]),
	.ibar(gnd),
	.o(\IR[6]~input_o ));
// synopsys translate_off
defparam \IR[6]~input .bus_hold = "false";
defparam \IR[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N8
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\IR[8]~input_o  & (\IR[7]~input_o  & \IR[6]~input_o ))

	.dataa(\IR[8]~input_o ),
	.datab(gnd),
	.datac(\IR[7]~input_o ),
	.datad(\IR[6]~input_o ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hA000;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N20
cycloneive_lcell_comb \mux_d2[0]$latch (
// Equation(s):
// \mux_d2[0]$latch~combout  = (GLOBAL(\Mux30~0clkctrl_outclk ) & ((\mux_d2[0]$latch~combout ))) # (!GLOBAL(\Mux30~0clkctrl_outclk ) & (\Mux4~0_combout ))

	.dataa(\Mux4~0_combout ),
	.datab(gnd),
	.datac(\Mux30~0clkctrl_outclk ),
	.datad(\mux_d2[0]$latch~combout ),
	.cin(gnd),
	.combout(\mux_d2[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_d2[0]$latch .lut_mask = 16'hFA0A;
defparam \mux_d2[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N28
cycloneive_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\IR[14]~input_o  & !\IR[13]~input_o )

	.dataa(\IR[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR[13]~input_o ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'h00AA;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N6
cycloneive_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\IR[15]~input_o ) # ((\IR[13]~input_o  & (!\IR[14]~input_o  & \IR[12]~input_o )))

	.dataa(\IR[13]~input_o ),
	.datab(\IR[14]~input_o ),
	.datac(\IR[12]~input_o ),
	.datad(\IR[15]~input_o ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hFF20;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \Mux25~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Mux25~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux25~0clkctrl_outclk ));
// synopsys translate_off
defparam \Mux25~0clkctrl .clock_type = "global clock";
defparam \Mux25~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N2
cycloneive_lcell_comb \mux_op1[0]$latch (
// Equation(s):
// \mux_op1[0]$latch~combout  = (GLOBAL(\Mux25~0clkctrl_outclk ) & ((\mux_op1[0]$latch~combout ))) # (!GLOBAL(\Mux25~0clkctrl_outclk ) & (\Mux23~0_combout ))

	.dataa(gnd),
	.datab(\Mux23~0_combout ),
	.datac(\Mux25~0clkctrl_outclk ),
	.datad(\mux_op1[0]$latch~combout ),
	.cin(gnd),
	.combout(\mux_op1[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_op1[0]$latch .lut_mask = 16'hFC0C;
defparam \mux_op1[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \lm_sm_start~input (
	.i(lm_sm_start),
	.ibar(gnd),
	.o(\lm_sm_start~input_o ));
// synopsys translate_off
defparam \lm_sm_start~input .bus_hold = "false";
defparam \lm_sm_start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N26
cycloneive_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ((\lm_sm_start~input_o ) # (!\IR[13]~input_o )) # (!\IR[14]~input_o )

	.dataa(\IR[14]~input_o ),
	.datab(gnd),
	.datac(\lm_sm_start~input_o ),
	.datad(\IR[13]~input_o ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hF5FF;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N12
cycloneive_lcell_comb \mux_op1[1]$latch (
// Equation(s):
// \mux_op1[1]$latch~combout  = (GLOBAL(\Mux25~0clkctrl_outclk ) & ((\mux_op1[1]$latch~combout ))) # (!GLOBAL(\Mux25~0clkctrl_outclk ) & (!\Mux24~0_combout ))

	.dataa(\Mux24~0_combout ),
	.datab(gnd),
	.datac(\Mux25~0clkctrl_outclk ),
	.datad(\mux_op1[1]$latch~combout ),
	.cin(gnd),
	.combout(\mux_op1[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_op1[1]$latch .lut_mask = 16'hF505;
defparam \mux_op1[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N4
cycloneive_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\IR[12]~input_o  & !\IR[14]~input_o )

	.dataa(gnd),
	.datab(\IR[12]~input_o ),
	.datac(gnd),
	.datad(\IR[14]~input_o ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'h00CC;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y72_N0
cycloneive_lcell_comb \mux_op2[0]$latch (
// Equation(s):
// \mux_op2[0]$latch~combout  = (GLOBAL(\Mux25~0clkctrl_outclk ) & ((\mux_op2[0]$latch~combout ))) # (!GLOBAL(\Mux25~0clkctrl_outclk ) & (\Mux21~0_combout ))

	.dataa(gnd),
	.datab(\Mux21~0_combout ),
	.datac(\Mux25~0clkctrl_outclk ),
	.datad(\mux_op2[0]$latch~combout ),
	.cin(gnd),
	.combout(\mux_op2[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_op2[0]$latch .lut_mask = 16'hFC0C;
defparam \mux_op2[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N22
cycloneive_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\IR[14]~input_o  & \IR[13]~input_o )

	.dataa(\IR[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR[13]~input_o ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hAA00;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N6
cycloneive_lcell_comb \mux_op2[1]$latch (
// Equation(s):
// \mux_op2[1]$latch~combout  = (GLOBAL(\Mux25~0clkctrl_outclk ) & ((\mux_op2[1]$latch~combout ))) # (!GLOBAL(\Mux25~0clkctrl_outclk ) & (\Mux12~1_combout ))

	.dataa(\Mux12~1_combout ),
	.datab(gnd),
	.datac(\Mux25~0clkctrl_outclk ),
	.datad(\mux_op2[1]$latch~combout ),
	.cin(gnd),
	.combout(\mux_op2[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_op2[1]$latch .lut_mask = 16'hFA0A;
defparam \mux_op2[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N2
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (!\IR[15]~input_o  & (\IR[12]~input_o  & \IR[14]~input_o ))

	.dataa(gnd),
	.datab(\IR[15]~input_o ),
	.datac(\IR[12]~input_o ),
	.datad(\IR[14]~input_o ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'h3000;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N8
cycloneive_lcell_comb mux_dr$latch(
// Equation(s):
// \mux_dr$latch~combout  = (\Mux5~0_combout  & (!\IR[13]~input_o )) # (!\Mux5~0_combout  & ((\mux_dr$latch~combout )))

	.dataa(\IR[13]~input_o ),
	.datab(gnd),
	.datac(\mux_dr$latch~combout ),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\mux_dr$latch~combout ),
	.cout());
// synopsys translate_off
defparam mux_dr$latch.lut_mask = 16'h55F0;
defparam mux_dr$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N8
cycloneive_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\IR[15]~input_o ) # ((\IR[12]~input_o  & \IR[13]~input_o ))

	.dataa(\IR[12]~input_o ),
	.datab(\IR[13]~input_o ),
	.datac(gnd),
	.datad(\IR[15]~input_o ),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hFF88;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N28
cycloneive_lcell_comb \mux_rfd[0]$latch (
// Equation(s):
// \mux_rfd[0]$latch~combout  = (GLOBAL(\Mux28~0clkctrl_outclk ) & ((\mux_rfd[0]$latch~combout ))) # (!GLOBAL(\Mux28~0clkctrl_outclk ) & (\Mux19~0_combout ))

	.dataa(gnd),
	.datab(\Mux19~0_combout ),
	.datac(\Mux28~0clkctrl_outclk ),
	.datad(\mux_rfd[0]$latch~combout ),
	.cin(gnd),
	.combout(\mux_rfd[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_rfd[0]$latch .lut_mask = 16'hFC0C;
defparam \mux_rfd[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N8
cycloneive_lcell_comb \mux_rfd[1]$latch (
// Equation(s):
// \mux_rfd[1]$latch~combout  = (GLOBAL(\Mux28~0clkctrl_outclk ) & ((\mux_rfd[1]$latch~combout ))) # (!GLOBAL(\Mux28~0clkctrl_outclk ) & (\IR[14]~input_o ))

	.dataa(\IR[14]~input_o ),
	.datab(gnd),
	.datac(\mux_rfd[1]$latch~combout ),
	.datad(\Mux28~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_rfd[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \mux_rfd[1]$latch .lut_mask = 16'hF0AA;
defparam \mux_rfd[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N24
cycloneive_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\IR[15]~input_o ) # ((\IR[13]~input_o  & ((\IR[14]~input_o ) # (\IR[12]~input_o ))) # (!\IR[13]~input_o  & (\IR[14]~input_o  & \IR[12]~input_o )))

	.dataa(\IR[13]~input_o ),
	.datab(\IR[14]~input_o ),
	.datac(\IR[12]~input_o ),
	.datad(\IR[15]~input_o ),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hFFE8;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N26
cycloneive_lcell_comb mux_z2$latch(
// Equation(s):
// \mux_z2$latch~combout  = (\Mux18~0_combout  & ((\mux_z2$latch~combout ))) # (!\Mux18~0_combout  & (\IR[14]~input_o ))

	.dataa(gnd),
	.datab(\IR[14]~input_o ),
	.datac(\mux_z2$latch~combout ),
	.datad(\Mux18~0_combout ),
	.cin(gnd),
	.combout(\mux_z2$latch~combout ),
	.cout());
// synopsys translate_off
defparam mux_z2$latch.lut_mask = 16'hF0CC;
defparam mux_z2$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N16
cycloneive_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (!\IR[14]~input_o  & \IR[13]~input_o )

	.dataa(\IR[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR[13]~input_o ),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'h5500;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y72_N10
cycloneive_lcell_comb alu_op_sel$latch(
// Equation(s):
// \alu_op_sel$latch~combout  = (GLOBAL(\Mux25~0clkctrl_outclk ) & ((\alu_op_sel$latch~combout ))) # (!GLOBAL(\Mux25~0clkctrl_outclk ) & (\Mux23~1_combout ))

	.dataa(gnd),
	.datab(\Mux23~1_combout ),
	.datac(\Mux25~0clkctrl_outclk ),
	.datad(\alu_op_sel$latch~combout ),
	.cin(gnd),
	.combout(\alu_op_sel$latch~combout ),
	.cout());
// synopsys translate_off
defparam alu_op_sel$latch.lut_mask = 16'hFC0C;
defparam alu_op_sel$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N26
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\IR[14]~input_o  & \IR[12]~input_o )

	.dataa(\IR[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\IR[12]~input_o ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hAA00;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N30
cycloneive_lcell_comb wr_dmem$latch(
// Equation(s):
// \wr_dmem$latch~combout  = (GLOBAL(\Mux13~0clkctrl_outclk ) & (\wr_dmem$latch~combout )) # (!GLOBAL(\Mux13~0clkctrl_outclk ) & ((\Mux5~1_combout )))

	.dataa(\wr_dmem$latch~combout ),
	.datab(gnd),
	.datac(\Mux5~1_combout ),
	.datad(\Mux13~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\wr_dmem$latch~combout ),
	.cout());
// synopsys translate_off
defparam wr_dmem$latch.lut_mask = 16'hAAF0;
defparam wr_dmem$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y72_N28
cycloneive_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ((!\IR[12]~input_o  & !\IR[15]~input_o )) # (!\IR[14]~input_o )

	.dataa(\IR[14]~input_o ),
	.datab(\IR[12]~input_o ),
	.datac(gnd),
	.datad(\IR[15]~input_o ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h5577;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N14
cycloneive_lcell_comb wr_rf$latch(
// Equation(s):
// \wr_rf$latch~combout  = (GLOBAL(\Mux13~0clkctrl_outclk ) & ((\wr_rf$latch~combout ))) # (!GLOBAL(\Mux13~0clkctrl_outclk ) & (\Mux14~0_combout ))

	.dataa(gnd),
	.datab(\Mux14~0_combout ),
	.datac(\wr_rf$latch~combout ),
	.datad(\Mux13~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\wr_rf$latch~combout ),
	.cout());
// synopsys translate_off
defparam wr_rf$latch.lut_mask = 16'hF0CC;
defparam wr_rf$latch.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \IR[2]~input (
	.i(IR[2]),
	.ibar(gnd),
	.o(\IR[2]~input_o ));
// synopsys translate_off
defparam \IR[2]~input .bus_hold = "false";
defparam \IR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneive_io_ibuf \IR[3]~input (
	.i(IR[3]),
	.ibar(gnd),
	.o(\IR[3]~input_o ));
// synopsys translate_off
defparam \IR[3]~input .bus_hold = "false";
defparam \IR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y73_N8
cycloneive_io_ibuf \IR[4]~input (
	.i(IR[4]),
	.ibar(gnd),
	.o(\IR[4]~input_o ));
// synopsys translate_off
defparam \IR[4]~input .bus_hold = "false";
defparam \IR[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y73_N8
cycloneive_io_ibuf \IR[5]~input (
	.i(IR[5]),
	.ibar(gnd),
	.o(\IR[5]~input_o ));
// synopsys translate_off
defparam \IR[5]~input .bus_hold = "false";
defparam \IR[5]~input .simulate_z_as = "z";
// synopsys translate_on

assign lm_detected = \lm_detected~output_o ;

assign sm_detected = \sm_detected~output_o ;

assign op_code[0] = \op_code[0]~output_o ;

assign op_code[1] = \op_code[1]~output_o ;

assign op_code[2] = \op_code[2]~output_o ;

assign op_code[3] = \op_code[3]~output_o ;

assign ari_bits[0] = \ari_bits[0]~output_o ;

assign ari_bits[1] = \ari_bits[1]~output_o ;

assign mux_add2 = \mux_add2~output_o ;

assign mux_7sh = \mux_7sh~output_o ;

assign mux_a1[0] = \mux_a1[0]~output_o ;

assign mux_a1[1] = \mux_a1[1]~output_o ;

assign mux_a2 = \mux_a2~output_o ;

assign mux_a3[0] = \mux_a3[0]~output_o ;

assign mux_a3[1] = \mux_a3[1]~output_o ;

assign mux_d1[0] = \mux_d1[0]~output_o ;

assign mux_d1[1] = \mux_d1[1]~output_o ;

assign mux_d2[0] = \mux_d2[0]~output_o ;

assign mux_d2[1] = \mux_d2[1]~output_o ;

assign mux_op1[0] = \mux_op1[0]~output_o ;

assign mux_op1[1] = \mux_op1[1]~output_o ;

assign mux_op2[0] = \mux_op2[0]~output_o ;

assign mux_op2[1] = \mux_op2[1]~output_o ;

assign mux_dr = \mux_dr~output_o ;

assign mux_rfd[0] = \mux_rfd[0]~output_o ;

assign mux_rfd[1] = \mux_rfd[1]~output_o ;

assign mux_z2 = \mux_z2~output_o ;

assign alu_op_sel = \alu_op_sel~output_o ;

assign wr_dmem = \wr_dmem~output_o ;

assign wr_rf = \wr_rf~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
