To access the design code go to processor designing.srcs -> sources_1 -> new -> top.v
To access the testbed code go to processor designing.srcs -> sim_1 -> new -> tb.v