           
           Efinix FPGA Placement and Routing.
           Version: 2024.1.163 
           Compiled: Jun 25 2024.
           
           Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.

           
           The Tool Is Based on VPR of University of Toronto,
           a free open source code under MIT license.
           
           
INFO     : Running Placement and Routing for Family "Trion", Device "T120F324" ...
           
           ***** Beginning stage routing graph generation ... *****
INFO     : Read ipin pattern from /home/trinity/Downloads/efinity/2024.1/arch/./ipin_oph.xml
INFO     : Finished parsing ipin pattern file '/home/trinity/Downloads/efinity/2024.1/arch/./ipin_oph.xdb'.
INFO     : Finished parsing switch_block file '/home/trinity/Downloads/efinity/2024.1/arch/./sb_connectivity_subset.xdb'.
INFO     : BuildGraph process took 14.283 seconds.
INFO     : 	BuildGraph process took 14 seconds (approximately) in total CPU time.
INFO     : BuildGraph process virtual memory usage: begin = 733.496 MB, end = 2154.82 MB, delta = 1421.32 MB
INFO     : BuildGraph process resident set memory usage: begin = 531.332 MB, end = 1946.78 MB, delta = 1415.45 MB
INFO     : 	BuildGraph process peak resident set memory usage = 2252.63 MB
INFO     : check rr_graph process took 0.464835 seconds.
INFO     : 	check rr_graph process took 0.46 seconds (approximately) in total CPU time.
INFO     : check rr_graph process virtual memory usage: begin = 2310.76 MB, end = 2343.26 MB, delta = 32.496 MB
INFO     : check rr_graph process resident set memory usage: begin = 2102.72 MB, end = 2135.67 MB, delta = 32.952 MB
INFO     : 	check rr_graph process peak resident set memory usage = 2252.63 MB
INFO     : Generated 6653427 RR nodes and 25233955 RR edges
INFO     : This design has 0 global control net(s). See /home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.route.rpt for details.
INFO     : Routing graph took 15.0117 seconds.
INFO     : 	Routing graph took 14.7 seconds (approximately) in total CPU time.
INFO     : Routing graph virtual memory usage: begin = 733.496 MB, end = 2343.26 MB, delta = 1609.76 MB
INFO     : Routing graph resident set memory usage: begin = 530.964 MB, end = 2135.8 MB, delta = 1604.83 MB
INFO     : 	Routing graph peak resident set memory usage = 2252.63 MB
           ***** Ending stage routing graph generation *****
           
           ***** Beginning stage routing ... *****
INFO     : No SDC file found.  Using default timing constraint of 1 ns.
INFO     : NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.
INFO     : Creating clock 'clk_in' with 1 sources
INFO     :  ---------      -------     --------------      -------------
INFO     :  Iteration      Overuse     Crit Path (ns)      Calc Time (s)
INFO     :  ---------      -------     --------------      -------------
INFO     :          1           23              3.219              0.128
INFO     :          2           18              3.143             0.0975
INFO     :          3           10              3.143             0.0984
INFO     :          4            4              3.143              0.095
INFO     :          5            3              3.143              0.098
INFO     :          6            1              3.143              0.094
INFO     :          7            2              3.143             0.0902
INFO     :          8            1              3.143              0.092
INFO     :          9            0              3.479              0.096
           
INFO     : Successfully routed netlist after 9 routing iterations and 112656 heapops
INFO     : Completed net delay value cross check successfully.
           ***** Beginning stage routing check ... *****
           ***** Ending stage routing check *****
           
INFO     : Serial number (magic cookie) for the routing is: 389894631
INFO     : Netlist fully routed.
INFO     : Successfully created FPGA route file '/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.route'
INFO     : Routing took 1.54487 seconds.
INFO     : 	Routing took 1.97 seconds (approximately) in total CPU time.
INFO     : Routing virtual memory usage: begin = 2343.26 MB, end = 2707.12 MB, delta = 363.864 MB
INFO     : Routing resident set memory usage: begin = 2135.8 MB, end = 2467.87 MB, delta = 332.076 MB
INFO     : 	Routing peak resident set memory usage = 2467.87 MB
           ***** Ending stage routing *****
           
           ***** Beginning stage final timing analysis ... *****
INFO     : No SDC file found.  Using default timing constraint of 1 ns.
INFO     : NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.
INFO     : Creating clock 'clk_in' with 1 sources
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
   clk_in       3.635        275.103         (R-R)

Geomean max period: 3.635

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     clk_in           clk_in           1.000            -2.635           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     clk_in           clk_in           0.000            0.307            (R-R)

WARNING  : Clock domain between clk_in (rising) and clk_in (rising) may not meet (slack: -2.635 ns) the setup (max) timing requirement
INFO     : Write Timing Report to "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.timing.rpt" ...
INFO     : final timing analysis took 0.0788692 seconds.
INFO     : 	final timing analysis took 0.07 seconds (approximately) in total CPU time.
INFO     : final timing analysis virtual memory usage: begin = 2707.12 MB, end = 2707.12 MB, delta = 0 MB
INFO     : final timing analysis resident set memory usage: begin = 2468 MB, end = 2468.26 MB, delta = 0.256 MB
INFO     : 	final timing analysis peak resident set memory usage = 2468.26 MB
           ***** Ending stage final timing analysis *****
           
           ***** Beginning stage bitstream generation ... *****
INFO     : Reading core interface constraints file "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.interface.csv"
INFO     : Successfully read core interface constraints file "/home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/outflow/LED_BLINKING_DEMO.interface.csv"
INFO     : Finished writing bitstream file /home/trinity/Downloads/efinity/2024.1/project/LED_BLINKING_DEMO/work_pnr/LED_BLINKING_DEMO.lbf.
INFO     : Bitstream generation took 2.78572 seconds.
INFO     : 	Bitstream generation took 2.7 seconds (approximately) in total CPU time.
INFO     : Bitstream generation virtual memory usage: begin = 2707.12 MB, end = 2707.12 MB, delta = 0 MB
INFO     : Bitstream generation resident set memory usage: begin = 2468.26 MB, end = 2469.33 MB, delta = 1.076 MB
INFO     : 	Bitstream generation peak resident set memory usage = 2469.33 MB
           ***** Ending stage bitstream generation *****
           
INFO     : The entire flow of EFX_PNR took 28.3203 seconds.
INFO     : 	The entire flow of EFX_PNR took 29.63 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_PNR virtual memory usage: begin = 182.62 MB, end = 2707.12 MB, delta = 2524.5 MB
INFO     : The entire flow of EFX_PNR resident set memory usage: begin = 35.648 MB, end = 2469.33 MB, delta = 2433.68 MB
INFO     : 	The entire flow of EFX_PNR peak resident set memory usage = 2469.33 MB
