Timing Analyzer report for VGA-FRAMEBUFFER
Sat Aug 06 20:02:36 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                   ;
+-----------------------+-------------------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                            ;
; Revision Name         ; VGA-FRAMEBUFFER                                                   ;
; Device Family         ; Cyclone IV E                                                      ;
; Device Name           ; EP4CE10E22C8                                                      ;
; Timing Models         ; Final                                                             ;
; Delay Model           ; Combined                                                          ;
; Rise/Fall Delays      ; Enabled                                                           ;
+-----------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.7%      ;
;     Processor 3            ;   3.4%      ;
;     Processor 4            ;   2.5%      ;
;     Processors 5-6         ;   2.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 34.37 MHz ; 34.37 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.904 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.858  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.715 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 10.904 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.464     ; 28.633     ;
; 10.934 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.464     ; 28.603     ;
; 11.559 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.464     ; 27.978     ;
; 12.314 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.464     ; 27.223     ;
; 12.350 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.464     ; 27.187     ;
; 12.363 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 27.550     ;
; 12.393 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 27.520     ;
; 12.524 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.454     ; 27.023     ;
; 12.566 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 27.346     ;
; 12.576 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 27.336     ;
; 12.596 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 27.316     ;
; 12.606 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 27.306     ;
; 12.720 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.454     ; 26.827     ;
; 12.933 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 26.979     ;
; 12.952 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 26.960     ;
; 12.963 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 26.949     ;
; 12.982 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 26.930     ;
; 13.018 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 26.895     ;
; 13.028 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.464     ; 26.509     ;
; 13.173 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 26.743     ;
; 13.174 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 26.742     ;
; 13.203 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 26.713     ;
; 13.204 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 26.712     ;
; 13.209 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 26.732     ;
; 13.221 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 26.691     ;
; 13.231 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 26.681     ;
; 13.239 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 26.702     ;
; 13.338 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.577     ;
; 13.349 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.566     ;
; 13.368 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.547     ;
; 13.379 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.536     ;
; 13.401 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 26.515     ;
; 13.431 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 26.485     ;
; 13.531 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 26.410     ;
; 13.545 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 26.371     ;
; 13.545 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 26.396     ;
; 13.561 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 26.380     ;
; 13.575 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 26.341     ;
; 13.575 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 26.366     ;
; 13.588 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 26.324     ;
; 13.607 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 26.305     ;
; 13.704 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 26.212     ;
; 13.707 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.208     ;
; 13.725 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.190     ;
; 13.734 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 26.182     ;
; 13.737 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.178     ;
; 13.755 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 26.160     ;
; 13.773 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 26.140     ;
; 13.794 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 26.146     ;
; 13.809 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 26.104     ;
; 13.824 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 26.116     ;
; 13.828 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 26.088     ;
; 13.829 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 26.087     ;
; 13.864 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 26.077     ;
; 13.976 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 25.936     ;
; 13.983 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 25.940     ;
; 13.986 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 25.926     ;
; 13.993 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 25.922     ;
; 14.004 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 25.911     ;
; 14.012 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 25.900     ;
; 14.022 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 25.890     ;
; 14.056 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 25.860     ;
; 14.179 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 25.744     ;
; 14.186 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 25.755     ;
; 14.200 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 25.716     ;
; 14.200 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 25.741     ;
; 14.263 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 25.659     ;
; 14.267 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 25.655     ;
; 14.343 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 25.569     ;
; 14.359 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 25.557     ;
; 14.362 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 25.550     ;
; 14.362 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 25.553     ;
; 14.379 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 25.533     ;
; 14.380 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 25.535     ;
; 14.398 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 25.514     ;
; 14.449 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 25.491     ;
; 14.458 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 25.482     ;
; 14.459 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 25.463     ;
; 14.463 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 25.459     ;
; 14.487 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 25.426     ;
; 14.488 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 25.452     ;
; 14.583 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 25.333     ;
; 14.584 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 25.332     ;
; 14.619 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 25.297     ;
; 14.619 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 25.322     ;
; 14.620 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 25.296     ;
; 14.630 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 25.292     ;
; 14.649 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 25.273     ;
; 14.655 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 25.286     ;
; 14.690 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 25.222     ;
; 14.700 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 25.212     ;
; 14.748 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 25.167     ;
; 14.759 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 25.156     ;
; 14.784 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 25.131     ;
; 14.793 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 25.133     ;
; 14.794 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 25.132     ;
; 14.795 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 25.120     ;
; 14.811 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 25.105     ;
; 14.826 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 25.096     ;
; 14.845 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 25.077     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.452 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga:i_vga|vpos[0]                                                    ; vga:i_vga|vpos[0]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga:i_vga|vpos[2]                                                    ; vga:i_vga|vpos[2]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga:i_vga|vpos[3]                                                    ; vga:i_vga|vpos[3]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga:i_vga|vpos[1]                                                    ; vga:i_vga|vpos[1]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; button_debouncer:Debouncer|states_of_button_0[2]                     ; button_debouncer:Debouncer|states_of_button_0[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_debouncer:Debouncer|states_of_button_2[2]                     ; button_debouncer:Debouncer|states_of_button_2[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; brush:Painting_Brush|counterclk[0]                                   ; brush:Painting_Brush|counterclk[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_debouncer:Debouncer|states_of_button_1[2]                     ; button_debouncer:Debouncer|states_of_button_1[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]     ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|memenable                                  ; memsyncreset:memsyncreset|memenable                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|stp.10                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[9]                                 ; memsyncreset:memsyncreset|counter[9]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[10]                                ; memsyncreset:memsyncreset|counter[10]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[7]                                 ; memsyncreset:memsyncreset|counter[7]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[6]                                 ; memsyncreset:memsyncreset|counter[6]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[5]                                 ; memsyncreset:memsyncreset|counter[5]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[4]                                 ; memsyncreset:memsyncreset|counter[4]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[3]                                 ; memsyncreset:memsyncreset|counter[3]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[2]                                 ; memsyncreset:memsyncreset|counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[1]                                 ; memsyncreset:memsyncreset|counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[0]                                 ; memsyncreset:memsyncreset|counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; memsyncreset:memsyncreset|counter[8]                                 ; memsyncreset:memsyncreset|counter[8]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.509 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.511 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.526 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.011                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.588 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[9]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.881      ;
; 0.588 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[10]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.881      ;
; 0.589 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.882      ;
; 0.605 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[3]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.898      ;
; 0.605 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.898      ;
; 0.606 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|memenable                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.899      ;
; 0.606 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[8]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.899      ;
; 0.607 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.900      ;
; 0.629 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[3] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.364      ;
; 0.631 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|pop                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.925      ;
; 0.633 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[5] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.368      ;
; 0.640 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[1] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.375      ;
; 0.640 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[2] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.375      ;
; 0.641 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[1]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.936      ;
; 0.644 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect[1] ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_r[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.650 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[1] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.387      ;
; 0.662 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[0] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.397      ;
; 0.681 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[5]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.974      ;
; 0.684 ; button_debouncer:Debouncer|counter[2][10]                            ; button_debouncer:Debouncer|counter[2][10]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.977      ;
; 0.686 ; button_debouncer:Debouncer|counter[1][10]                            ; button_debouncer:Debouncer|counter[1][10]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.979      ;
; 0.707 ; button_debouncer:Debouncer|states_of_button_1[0]                     ; button_debouncer:Debouncer|states_of_button_1[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.710 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[0]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.003      ;
; 0.723 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect[2] ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_r[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.015      ;
; 0.725 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[2]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.020      ;
; 0.725 ; button_debouncer:Debouncer|states_of_button_0[1]                     ; button_debouncer:Debouncer|states_of_button_0[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.725 ; button_debouncer:Debouncer|states_of_button_1[1]                     ; button_debouncer:Debouncer|states_of_button_1[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.018      ;
; 0.733 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[4] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.468      ;
; 0.734 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[3] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.469      ;
; 0.735 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[0] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.470      ;
; 0.740 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.034      ;
; 0.744 ; button_debouncer:Debouncer|counter[2][9]                             ; button_debouncer:Debouncer|counter[2][9]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; button_debouncer:Debouncer|counter[2][7]                             ; button_debouncer:Debouncer|counter[2][7]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; button_debouncer:Debouncer|counter[1][9]                             ; button_debouncer:Debouncer|counter[1][9]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; button_debouncer:Debouncer|counter[1][7]                             ; button_debouncer:Debouncer|counter[1][7]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; button_debouncer:Debouncer|counter[0][9]                             ; button_debouncer:Debouncer|counter[0][9]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; button_debouncer:Debouncer|counter[0][8]                             ; button_debouncer:Debouncer|counter[0][8]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; button_debouncer:Debouncer|counter[0][7]                             ; button_debouncer:Debouncer|counter[0][7]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; button_debouncer:Debouncer|counter[2][1]                             ; button_debouncer:Debouncer|counter[2][1]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; button_debouncer:Debouncer|counter[1][1]                             ; button_debouncer:Debouncer|counter[1][1]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[3] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.481      ;
; 0.746 ; button_debouncer:Debouncer|counter[0][6]                             ; button_debouncer:Debouncer|counter[0][6]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; button_debouncer:Debouncer|counter[0][5]                             ; button_debouncer:Debouncer|counter[0][5]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; button_debouncer:Debouncer|counter[2][5]                             ; button_debouncer:Debouncer|counter[2][5]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; button_debouncer:Debouncer|counter[1][5]                             ; button_debouncer:Debouncer|counter[1][5]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; button_debouncer:Debouncer|counter[0][3]                             ; button_debouncer:Debouncer|counter[0][3]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; button_debouncer:Debouncer|counter[2][3]                             ; button_debouncer:Debouncer|counter[2][3]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; button_debouncer:Debouncer|counter[2][2]                             ; button_debouncer:Debouncer|counter[2][2]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; button_debouncer:Debouncer|counter[1][3]                             ; button_debouncer:Debouncer|counter[1][3]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; button_debouncer:Debouncer|counter[1][2]                             ; button_debouncer:Debouncer|counter[1][2]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; button_debouncer:Debouncer|counter[2][8]                             ; button_debouncer:Debouncer|counter[2][8]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; button_debouncer:Debouncer|counter[1][8]                             ; button_debouncer:Debouncer|counter[1][8]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; button_debouncer:Debouncer|counter[0][2]                             ; button_debouncer:Debouncer|counter[0][2]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; button_debouncer:Debouncer|counter[2][4]                             ; button_debouncer:Debouncer|counter[2][4]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; button_debouncer:Debouncer|counter[1][4]                             ; button_debouncer:Debouncer|counter[1][4]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.751 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.045      ;
; 0.752 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.046      ;
; 0.753 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.047      ;
; 0.761 ; brush:Painting_Brush|counterclk[4]                                   ; brush:Painting_Brush|counterclk[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; brush:Painting_Brush|counterclk[14]                                  ; brush:Painting_Brush|counterclk[14]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; brush:Painting_Brush|counterclk[12]                                  ; brush:Painting_Brush|counterclk[12]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; brush:Painting_Brush|counterclk[6]                                   ; brush:Painting_Brush|counterclk[6]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; brush:Painting_Brush|counterclk[2]                                   ; brush:Painting_Brush|counterclk[2]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ROM_top:ROM|counter[5]                                               ; ROM_top:ROM|counter[5]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+-----------+-----------------+-------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note ;
+-----------+-----------------+-------------------------------------------------+------+
; 37.64 MHz ; 37.64 MHz       ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 13.432 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.855  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.715 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 13.432 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.409     ; 26.161     ;
; 13.462 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.409     ; 26.131     ;
; 13.989 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.409     ; 25.604     ;
; 14.618 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.303     ;
; 14.627 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.409     ; 24.966     ;
; 14.648 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.273     ;
; 14.708 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.398     ; 24.896     ;
; 14.725 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.409     ; 24.868     ;
; 14.884 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.398     ; 24.720     ;
; 14.891 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.030     ;
; 14.894 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.027     ;
; 14.921 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 25.000     ;
; 14.924 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.997     ;
; 15.175 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.746     ;
; 15.216 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.705     ;
; 15.246 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.675     ;
; 15.282 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.639     ;
; 15.308 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.409     ; 24.285     ;
; 15.312 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.609     ;
; 15.439 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 24.484     ;
; 15.440 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 24.483     ;
; 15.448 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.473     ;
; 15.451 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.470     ;
; 15.469 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 24.454     ;
; 15.470 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 24.453     ;
; 15.497 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 24.450     ;
; 15.527 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 24.420     ;
; 15.653 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.269     ;
; 15.657 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 24.266     ;
; 15.669 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.253     ;
; 15.683 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.239     ;
; 15.687 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 24.236     ;
; 15.699 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 24.223     ;
; 15.771 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 24.176     ;
; 15.773 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.148     ;
; 15.791 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 24.132     ;
; 15.801 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 24.146     ;
; 15.813 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.108     ;
; 15.821 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 24.102     ;
; 15.836 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 24.111     ;
; 15.839 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.082     ;
; 15.866 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 24.081     ;
; 15.894 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 24.038     ;
; 15.911 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 24.010     ;
; 15.922 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 24.001     ;
; 15.941 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.981     ;
; 15.952 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 23.971     ;
; 15.971 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.951     ;
; 15.990 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 23.956     ;
; 15.996 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 23.927     ;
; 15.997 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 23.926     ;
; 16.006 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.916     ;
; 16.020 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 23.926     ;
; 16.036 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.886     ;
; 16.054 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 23.893     ;
; 16.070 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 23.862     ;
; 16.086 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.835     ;
; 16.089 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.832     ;
; 16.184 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.737     ;
; 16.187 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.734     ;
; 16.210 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.712     ;
; 16.214 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 23.709     ;
; 16.226 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.696     ;
; 16.227 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 23.705     ;
; 16.230 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 23.702     ;
; 16.328 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 23.619     ;
; 16.348 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 23.575     ;
; 16.393 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 23.554     ;
; 16.403 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 23.529     ;
; 16.406 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 23.526     ;
; 16.411 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.510     ;
; 16.477 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.444     ;
; 16.479 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 23.444     ;
; 16.494 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.427     ;
; 16.498 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.424     ;
; 16.509 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.412     ;
; 16.547 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 23.399     ;
; 16.552 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 23.380     ;
; 16.563 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.359     ;
; 16.575 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.346     ;
; 16.618 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 23.314     ;
; 16.634 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 23.289     ;
; 16.635 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 23.288     ;
; 16.666 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 23.280     ;
; 16.692 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 23.255     ;
; 16.696 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 23.250     ;
; 16.715 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 23.219     ;
; 16.716 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 23.218     ;
; 16.728 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 23.204     ;
; 16.732 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 23.191     ;
; 16.733 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 23.190     ;
; 16.767 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.154     ;
; 16.770 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 23.151     ;
; 16.790 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 23.157     ;
; 16.794 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 23.138     ;
; 16.833 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 23.125     ;
; 16.848 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.074     ;
; 16.852 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 23.071     ;
; 16.864 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 23.058     ;
; 16.891 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 23.043     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.400 ; vga:i_vga|vpos[0]                                                    ; vga:i_vga|vpos[0]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga:i_vga|vpos[2]                                                    ; vga:i_vga|vpos[2]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga:i_vga|vpos[3]                                                    ; vga:i_vga|vpos[3]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga:i_vga|vpos[1]                                                    ; vga:i_vga|vpos[1]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; button_debouncer:Debouncer|states_of_button_0[2]                     ; button_debouncer:Debouncer|states_of_button_0[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; brush:Painting_Brush|counterclk[0]                                   ; brush:Painting_Brush|counterclk[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_debouncer:Debouncer|states_of_button_1[2]                     ; button_debouncer:Debouncer|states_of_button_1[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]     ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[7]                                 ; memsyncreset:memsyncreset|counter[7]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[6]                                 ; memsyncreset:memsyncreset|counter[6]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[5]                                 ; memsyncreset:memsyncreset|counter[5]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; memsyncreset:memsyncreset|counter[4]                                 ; memsyncreset:memsyncreset|counter[4]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; button_debouncer:Debouncer|states_of_button_2[2]                     ; button_debouncer:Debouncer|states_of_button_2[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|memenable                                  ; memsyncreset:memsyncreset|memenable                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|stp.10                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[9]                                 ; memsyncreset:memsyncreset|counter[9]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[10]                                ; memsyncreset:memsyncreset|counter[10]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[3]                                 ; memsyncreset:memsyncreset|counter[3]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[2]                                 ; memsyncreset:memsyncreset|counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[1]                                 ; memsyncreset:memsyncreset|counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[0]                                 ; memsyncreset:memsyncreset|counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; memsyncreset:memsyncreset|counter[8]                                 ; memsyncreset:memsyncreset|counter[8]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.471 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.480 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.490 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.011                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.556 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[9]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.823      ;
; 0.557 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[10]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.824      ;
; 0.557 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.824      ;
; 0.567 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[3]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.567 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.568 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|memenable                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.569 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.569 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[8]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.586 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|pop                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.854      ;
; 0.597 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[1] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.255      ;
; 0.598 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[1]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.600 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect[1] ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_r[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.603 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[5]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.871      ;
; 0.619 ; button_debouncer:Debouncer|counter[1][10]                            ; button_debouncer:Debouncer|counter[1][10]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.887      ;
; 0.620 ; button_debouncer:Debouncer|counter[2][10]                            ; button_debouncer:Debouncer|counter[2][10]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
; 0.622 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[3] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.277      ;
; 0.623 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[1] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.278      ;
; 0.623 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[2] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.278      ;
; 0.627 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[0]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.895      ;
; 0.629 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[5] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.284      ;
; 0.641 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[2]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.913      ;
; 0.643 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect[2] ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_r[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.910      ;
; 0.645 ; button_debouncer:Debouncer|states_of_button_0[1]                     ; button_debouncer:Debouncer|states_of_button_0[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; button_debouncer:Debouncer|states_of_button_1[1]                     ; button_debouncer:Debouncer|states_of_button_1[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.654 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[0] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.309      ;
; 0.655 ; button_debouncer:Debouncer|states_of_button_1[0]                     ; button_debouncer:Debouncer|states_of_button_1[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.922      ;
; 0.688 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.691 ; button_debouncer:Debouncer|counter[1][1]                             ; button_debouncer:Debouncer|counter[1][1]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; button_debouncer:Debouncer|counter[2][9]                             ; button_debouncer:Debouncer|counter[2][9]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; button_debouncer:Debouncer|counter[1][9]                             ; button_debouncer:Debouncer|counter[1][9]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; button_debouncer:Debouncer|counter[1][7]                             ; button_debouncer:Debouncer|counter[1][7]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; button_debouncer:Debouncer|counter[0][9]                             ; button_debouncer:Debouncer|counter[0][9]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; button_debouncer:Debouncer|counter[0][6]                             ; button_debouncer:Debouncer|counter[0][6]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; button_debouncer:Debouncer|counter[2][7]                             ; button_debouncer:Debouncer|counter[2][7]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; button_debouncer:Debouncer|counter[0][8]                             ; button_debouncer:Debouncer|counter[0][8]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; button_debouncer:Debouncer|counter[0][7]                             ; button_debouncer:Debouncer|counter[0][7]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; button_debouncer:Debouncer|counter[0][5]                             ; button_debouncer:Debouncer|counter[0][5]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; button_debouncer:Debouncer|counter[0][3]                             ; button_debouncer:Debouncer|counter[0][3]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; button_debouncer:Debouncer|counter[2][2]                             ; button_debouncer:Debouncer|counter[2][2]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; button_debouncer:Debouncer|counter[2][1]                             ; button_debouncer:Debouncer|counter[2][1]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; button_debouncer:Debouncer|counter[1][5]                             ; button_debouncer:Debouncer|counter[1][5]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; button_debouncer:Debouncer|counter[1][2]                             ; button_debouncer:Debouncer|counter[1][2]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; button_debouncer:Debouncer|counter[2][5]                             ; button_debouncer:Debouncer|counter[2][5]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; button_debouncer:Debouncer|counter[1][8]                             ; button_debouncer:Debouncer|counter[1][8]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; button_debouncer:Debouncer|counter[1][3]                             ; button_debouncer:Debouncer|counter[1][3]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; button_debouncer:Debouncer|counter[2][8]                             ; button_debouncer:Debouncer|counter[2][8]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; button_debouncer:Debouncer|counter[2][3]                             ; button_debouncer:Debouncer|counter[2][3]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; button_debouncer:Debouncer|counter[1][4]                             ; button_debouncer:Debouncer|counter[1][4]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; button_debouncer:Debouncer|counter[0][2]                             ; button_debouncer:Debouncer|counter[0][2]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; button_debouncer:Debouncer|counter[2][4]                             ; button_debouncer:Debouncer|counter[2][4]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[0] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.354      ;
; 0.699 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[3] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.354      ;
; 0.699 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[4] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.354      ;
; 0.700 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[3] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.355      ;
; 0.701 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.702 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.702 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.706 ; brush:Painting_Brush|counterclk[14]                                  ; brush:Painting_Brush|counterclk[14]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; brush:Painting_Brush|counterclk[6]                                   ; brush:Painting_Brush|counterclk[6]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; brush:Painting_Brush|counterclk[4]                                   ; brush:Painting_Brush|counterclk[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; brush:Painting_Brush|counterclk[12]                                  ; brush:Painting_Brush|counterclk[12]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; brush:Painting_Brush|counterclk[2]                                   ; brush:Painting_Brush|counterclk[2]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; ROM_top:ROM|counter[5]                                               ; ROM_top:ROM|counter[5]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 27.642 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; clk                                             ; 9.423  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.734 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 27.642 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.221     ; 12.124     ;
; 27.646 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.221     ; 12.120     ;
; 27.931 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.221     ; 11.835     ;
; 28.095 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 11.850     ;
; 28.099 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 11.846     ;
; 28.110 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.830     ;
; 28.114 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.826     ;
; 28.115 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.825     ;
; 28.119 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.821     ;
; 28.265 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.675     ;
; 28.268 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.221     ; 11.498     ;
; 28.269 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.671     ;
; 28.272 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.221     ; 11.494     ;
; 28.278 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.662     ;
; 28.282 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.658     ;
; 28.376 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.209     ; 11.402     ;
; 28.384 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 11.561     ;
; 28.399 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.541     ;
; 28.404 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.536     ;
; 28.417 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 11.542     ;
; 28.421 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 11.538     ;
; 28.471 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.209     ; 11.307     ;
; 28.475 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.466     ;
; 28.476 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.465     ;
; 28.479 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.462     ;
; 28.480 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.461     ;
; 28.507 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 11.435     ;
; 28.511 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 11.431     ;
; 28.514 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 11.428     ;
; 28.518 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 11.424     ;
; 28.554 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.386     ;
; 28.557 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|altsyncram:data_rtl_0|altsyncram_acc1:auto_generated|ram_block1a0~portb_address_reg0 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.221     ; 11.209     ;
; 28.567 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.373     ;
; 28.567 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 11.392     ;
; 28.571 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 11.388     ;
; 28.589 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 11.370     ;
; 28.593 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 11.366     ;
; 28.611 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 11.331     ;
; 28.615 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 11.327     ;
; 28.631 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.310     ;
; 28.635 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.306     ;
; 28.643 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.298     ;
; 28.647 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.294     ;
; 28.663 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 11.279     ;
; 28.667 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 11.275     ;
; 28.680 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 11.262     ;
; 28.684 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 11.258     ;
; 28.706 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 11.253     ;
; 28.721 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 11.224     ;
; 28.725 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 11.220     ;
; 28.736 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.204     ;
; 28.740 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.200     ;
; 28.741 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.199     ;
; 28.745 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.195     ;
; 28.764 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.177     ;
; 28.765 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.176     ;
; 28.789 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.169     ;
; 28.793 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 11.165     ;
; 28.796 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 11.146     ;
; 28.798 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 11.159     ;
; 28.803 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 11.139     ;
; 28.844 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 11.108     ;
; 28.849 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 11.103     ;
; 28.856 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[10]                                                                ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 11.103     ;
; 28.878 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[0]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 11.081     ;
; 28.891 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.049     ;
; 28.893 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 11.064     ;
; 28.895 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.045     ;
; 28.900 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 11.042     ;
; 28.904 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.036     ;
; 28.908 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 11.032     ;
; 28.920 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[2]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.021     ;
; 28.932 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[4]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 11.009     ;
; 28.939 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 11.013     ;
; 28.944 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 11.008     ;
; 28.952 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[0]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 10.990     ;
; 28.967 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[9]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 10.991     ;
; 28.969 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[4]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 10.973     ;
; 28.971 ; vga:i_vga|vpos[9]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[8]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 10.987     ;
; 28.999 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 10.953     ;
; 29.010 ; vga:i_vga|display_on                                                                                                        ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 10.935     ;
; 29.012 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 10.940     ;
; 29.025 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[6]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 10.915     ;
; 29.030 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[5]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 10.910     ;
; 29.043 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 10.916     ;
; 29.047 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 10.912     ;
; 29.078 ; vga:i_vga|vpos[8]                                                                                                           ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[7]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 10.880     ;
; 29.094 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 10.858     ;
; 29.101 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 10.840     ;
; 29.102 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 10.839     ;
; 29.105 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[3]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 10.836     ;
; 29.106 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[1]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 10.835     ;
; 29.107 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 10.845     ;
; 29.133 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 10.809     ;
; 29.137 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 10.805     ;
; 29.140 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[6]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 10.802     ;
; 29.144 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                               ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[5]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.045     ; 10.798     ;
; 29.151 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[9]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_w[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.016     ; 10.820     ;
; 29.180 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[7]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 10.760     ;
; 29.193 ; FIFO_top:FIFO|flip_flop_fifo:VPOS_FIFO|data_rtl_0_bypass[8]                                                                 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[4]       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.047     ; 10.747     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.186 ; button_debouncer:Debouncer|states_of_button_1[2]                     ; button_debouncer:Debouncer|states_of_button_1[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]     ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|addr_w[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[3]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0]                     ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|rd_ptr[0]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|counter[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FIFO_top:FIFO|counter[1]                                             ; FIFO_top:FIFO|counter[1]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:i_vga|vpos[0]                                                    ; vga:i_vga|vpos[0]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:i_vga|vpos[2]                                                    ; vga:i_vga|vpos[2]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:i_vga|vpos[3]                                                    ; vga:i_vga|vpos[3]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:i_vga|vpos[1]                                                    ; vga:i_vga|vpos[1]                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[7]                                 ; memsyncreset:memsyncreset|counter[7]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[6]                                 ; memsyncreset:memsyncreset|counter[6]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[5]                                 ; memsyncreset:memsyncreset|counter[5]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memsyncreset:memsyncreset|counter[4]                                 ; memsyncreset:memsyncreset|counter[4]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; button_debouncer:Debouncer|states_of_button_0[2]                     ; button_debouncer:Debouncer|states_of_button_0[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_debouncer:Debouncer|states_of_button_2[2]                     ; button_debouncer:Debouncer|states_of_button_2[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; brush:Painting_Brush|counterclk[0]                                   ; brush:Painting_Brush|counterclk[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|memenable                                  ; memsyncreset:memsyncreset|memenable                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|stp.10                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[9]                                 ; memsyncreset:memsyncreset|counter[9]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[10]                                ; memsyncreset:memsyncreset|counter[10]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[3]                                 ; memsyncreset:memsyncreset|counter[3]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[2]                                 ; memsyncreset:memsyncreset|counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[1]                                 ; memsyncreset:memsyncreset|counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[0]                                 ; memsyncreset:memsyncreset|counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; memsyncreset:memsyncreset|counter[8]                                 ; memsyncreset:memsyncreset|counter[8]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; FIFO_top:FIFO|counter[0]                                             ; FIFO_top:FIFO|counter[0]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.200 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.001   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.204 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.010   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.011                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.209 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.100   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|w_state.000                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.211 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[3] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.536      ;
; 0.213 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[5] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.538      ;
; 0.215 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[1] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.540      ;
; 0.215 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[2] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.540      ;
; 0.222 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[0] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.547      ;
; 0.222 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Bdatatomem[1] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.550      ;
; 0.239 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[10]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.359      ;
; 0.240 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[9]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.360      ;
; 0.240 ; memsyncreset:memsyncreset|stp.10                                     ; memsyncreset:memsyncreset|counter[0]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.360      ;
; 0.246 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|memenable                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.366      ;
; 0.246 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[3]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.366      ;
; 0.246 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[2]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.366      ;
; 0.247 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[8]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.367      ;
; 0.248 ; memsyncreset:memsyncreset|stp.01                                     ; memsyncreset:memsyncreset|counter[1]                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.368      ;
; 0.253 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect[1] ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_r[1]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[1]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[1]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[4] ; RGBMemory_top:FrameBuffer|single_port_ram:B_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.580      ;
; 0.256 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[3] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.581      ;
; 0.256 ; FIFO_top:FIFO|counter[2]                                             ; FIFO_top:FIFO|pop                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.377      ;
; 0.258 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[5]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[5]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[0] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.584      ;
; 0.261 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[3] ; RGBMemory_top:FrameBuffer|single_port_ram:G_MEMORY|altsyncram:ramblock_rtl_0|altsyncram_1of1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.586      ;
; 0.263 ; button_debouncer:Debouncer|counter[1][10]                            ; button_debouncer:Debouncer|counter[1][10]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; button_debouncer:Debouncer|counter[2][10]                            ; button_debouncer:Debouncer|counter[2][10]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.268 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[0]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[0]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect[2] ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|dataselect_r[2]                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatabuf[2]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Rdatatomem[2]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; button_debouncer:Debouncer|states_of_button_1[0]                     ; button_debouncer:Debouncer|states_of_button_1[1]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; button_debouncer:Debouncer|states_of_button_1[1]                     ; button_debouncer:Debouncer|states_of_button_1[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; button_debouncer:Debouncer|states_of_button_0[1]                     ; button_debouncer:Debouncer|states_of_button_0[2]                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.294 ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatabuf[3]   ; RGBMemory_top:FrameBuffer|RGBmemcoderdecoderv2:FBCODEC|Gdatatomem[3]                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.297 ; button_debouncer:Debouncer|counter[2][9]                             ; button_debouncer:Debouncer|counter[2][9]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; button_debouncer:Debouncer|counter[1][9]                             ; button_debouncer:Debouncer|counter[1][9]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; button_debouncer:Debouncer|counter[1][7]                             ; button_debouncer:Debouncer|counter[1][7]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; button_debouncer:Debouncer|counter[1][1]                             ; button_debouncer:Debouncer|counter[1][1]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; button_debouncer:Debouncer|counter[0][9]                             ; button_debouncer:Debouncer|counter[0][9]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; button_debouncer:Debouncer|counter[2][7]                             ; button_debouncer:Debouncer|counter[2][7]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; button_debouncer:Debouncer|counter[1][3]                             ; button_debouncer:Debouncer|counter[1][3]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; button_debouncer:Debouncer|counter[0][8]                             ; button_debouncer:Debouncer|counter[0][8]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; button_debouncer:Debouncer|counter[0][7]                             ; button_debouncer:Debouncer|counter[0][7]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; button_debouncer:Debouncer|counter[0][6]                             ; button_debouncer:Debouncer|counter[0][6]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; button_debouncer:Debouncer|counter[0][5]                             ; button_debouncer:Debouncer|counter[0][5]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; button_debouncer:Debouncer|counter[0][3]                             ; button_debouncer:Debouncer|counter[0][3]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; button_debouncer:Debouncer|counter[2][3]                             ; button_debouncer:Debouncer|counter[2][3]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; button_debouncer:Debouncer|counter[2][2]                             ; button_debouncer:Debouncer|counter[2][2]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; button_debouncer:Debouncer|counter[2][1]                             ; button_debouncer:Debouncer|counter[2][1]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; button_debouncer:Debouncer|counter[1][8]                             ; button_debouncer:Debouncer|counter[1][8]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; button_debouncer:Debouncer|counter[1][5]                             ; button_debouncer:Debouncer|counter[1][5]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; button_debouncer:Debouncer|counter[1][4]                             ; button_debouncer:Debouncer|counter[1][4]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; button_debouncer:Debouncer|counter[1][2]                             ; button_debouncer:Debouncer|counter[1][2]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; button_debouncer:Debouncer|counter[0][2]                             ; button_debouncer:Debouncer|counter[0][2]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; button_debouncer:Debouncer|counter[2][8]                             ; button_debouncer:Debouncer|counter[2][8]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; button_debouncer:Debouncer|counter[2][5]                             ; button_debouncer:Debouncer|counter[2][5]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; button_debouncer:Debouncer|counter[2][4]                             ; button_debouncer:Debouncer|counter[2][4]                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                        ; FIFO_top:FIFO|flip_flop_fifo:HPOS_FIFO|cnt[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; brush:Painting_Brush|counterclk[16]                                  ; brush:Painting_Brush|counterclk[16]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; ROM_top:ROM|counter[5]                                               ; ROM_top:ROM|counter[5]                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; button_debouncer:Debouncer|counter[0][10]                            ; button_debouncer:Debouncer|counter[0][10]                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; brush:Painting_Brush|counterclk[14]                                  ; brush:Painting_Brush|counterclk[14]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; brush:Painting_Brush|counterclk[12]                                  ; brush:Painting_Brush|counterclk[12]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; brush:Painting_Brush|counterclk[6]                                   ; brush:Painting_Brush|counterclk[6]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 10.904 ; 0.186 ; N/A      ; N/A     ; 9.423               ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 10.904 ; 0.186 ; N/A      ; N/A     ; 19.715              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; abcdefgh[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digit[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digit[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digit[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; digit[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; buzzer        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key_sw[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key_sw[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key_sw[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key_sw[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset_n                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; abcdefgh[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; abcdefgh[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; digit[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; digit[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; digit[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; digit[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; buzzer        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; abcdefgh[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; abcdefgh[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; digit[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; digit[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; digit[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; digit[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; buzzer        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; abcdefgh[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; abcdefgh[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; digit[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; digit[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; digit[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; digit[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; buzzer        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1097548982 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1097548982 ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 327   ; 327  ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key_sw[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; key_sw[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key_sw[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rgb[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition
    Info: Processing started: Sat Aug 06 20:02:34 2022
Info: Command: quartus_sta VGA-FRAMEBUFFER -c VGA-FRAMEBUFFER
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA-FRAMEBUFFER.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 10.904
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.904               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.715               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.432               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.715               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 27.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    27.642               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):    19.734               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Sat Aug 06 20:02:36 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


