$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 4 # inp_1 [3:0] $end
  $var wire 4 $ inp_2 [3:0] $end
  $var wire 1 % eq $end
  $var wire 1 & gt $end
  $var wire 1 ' lt $end
  $scope module comparator $end
   $var wire 4 # inp_1 [3:0] $end
   $var wire 4 $ inp_2 [3:0] $end
   $var wire 1 % eq $end
   $var wire 1 & gt $end
   $var wire 1 ' lt $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b0100 $
0%
0&
1'
#1
b0010 #
b0110 $
#2
b1000 #
b0010 $
1&
0'
#3
b1001 $
0&
1'
#4
b0010 #
b0010 $
1%
0'
#5
b0110 #
b0101 $
0%
1&
#6
b1100 #
b0001 $
#9
