/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_int.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 2/2/10 7:22p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Feb  1 16:35:46 2010
 *                 MD5 Checksum         db70f79a01ba8d8eb2f9421f260a9754
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_int.h $
 * 
 * Hydra_Software_Devel/2   2/2/10 7:22p albertl
 * SW7125-98: Updated to match RDB.
 *
 ***************************************************************************/

#ifndef BCHP_INT_H__
#define BCHP_INT_H__

/***************************************************************************
 *INT - Interrupt Control Block Registers
 ***************************************************************************/
#define BCHP_INT_REVID                           0x04e00000 /* Revision ID Register */
#define BCHP_INT_CLKCONTROL                      0x04e00004 /* Clock Control Register */
#define BCHP_INT_TIMER_CONTROL                   0x04e00010 /* Timer Control Register */
#define BCHP_INT_DocsisIRQMASK0                  0x04e00014 /* Docsis Interrupt Mask Register0 */
#define BCHP_INT_DocsisIRQSTATUS0                0x04e00018 /* Docsis Interrupt Status Register0 */
#define BCHP_INT_DocsisIRQMASK1                  0x04e0001c /* Docsis Interrupt Mask Register1 */
#define BCHP_INT_DocsisIRQSTATUS1                0x04e00020 /* Docsis Interrupt Status Register1 */
#define BCHP_INT_DocsisIRQMASK2                  0x04e00024 /* Docsis Interrupt Mask Register2 */
#define BCHP_INT_DocsisIRQSTATUS2                0x04e00028 /* Docsis Interrupt Status Register2 */
#define BCHP_INT_IntPeriphIRQSTATUS              0x04e0002c /* Internal Periph IRQ Status Register */
#define BCHP_INT_PeriphIRQMASK0                  0x04e00030 /* Periph Interrupt Mask Register0 */
#define BCHP_INT_PeriphIRQSTATUS0                0x04e00034 /* Periph Interrupt Status Register0 */
#define BCHP_INT_PeriphIRQMASK1                  0x04e00038 /* Periph Interrupt Mask Register1 */
#define BCHP_INT_PeriphIRQSTATUS1                0x04e0003c /* Periph Interrupt Status Register1 */
#define BCHP_INT_PeriphIRQMASK2                  0x04e00040 /* Periph Interrupt Mask Register2 */
#define BCHP_INT_PeriphIRQSTATUS2                0x04e00044 /* Periph Interrupt Status Register2 */
#define BCHP_INT_PeriphIRQMASK3                  0x04e00048 /* Periph Interrupt Mask Register3 */
#define BCHP_INT_PeriphIRQSTATUS3                0x04e0004c /* Periph Interrupt Status Register3 */
#define BCHP_INT_IOPIRQMASK0                     0x04e00050 /* IOP Interrupt Mask Register0 */
#define BCHP_INT_IOPIRQSTATUS0                   0x04e00054 /* IOP Interrupt Status Register0 */
#define BCHP_INT_IOPIRQMASK1                     0x04e00058 /* IOP Interrupt Mask Register1 */
#define BCHP_INT_IOPIRQSTATUS1                   0x04e0005c /* IOP Interrupt Status Register1 */
#define BCHP_INT_DocsisIRQSense                  0x04e00060 /* Docsis Interrupt Sense Register */
#define BCHP_INT_PeriphIRQSense                  0x04e00064 /* Periph Interrupt Sense Register */
#define BCHP_INT_IOPIRQSense                     0x04e00068 /* IOP Interrupt Sense Register */
#define BCHP_INT_EXTIRQCONTROL_GPIO              0x04e0006c /* External GPIO Interrupt Configuration Register */
#define BCHP_INT_DIAGCONTROL                     0x04e00070 /* Diagnostic and MBIST Control Register */
#define BCHP_INT_EXTIRQCONTROL                   0x04e00074 /* External Interrupt Configuration Register */
#define BCHP_INT_IRQOutMask                      0x04e00078 /* Interrupt Out Mask Register */
#define BCHP_INT_DIAGSELCONTROL                  0x04e0007c /* Diagnostic Select Control Register */
#define BCHP_INT_DIAGREADBACK                    0x04e00080 /* Diagnostic Readback Register */
#define BCHP_INT_DIAGREADBACKHI                  0x04e00084 /* Diagnostic High Readback Register */
#define BCHP_INT_DIAGMISCCONTROL                 0x04e00088 /* Miscellaneous Control Register */
#define BCHP_INT_SOFTRESETB                      0x04e0008c /* Soft ResetB Register */
#define BCHP_INT_SOFTRESET                       0x04e00094 /* Soft Reset Register */
#define BCHP_INT_EXTIRQMUXSEL0                   0x04e00098 /* Soft Reset Register */

/***************************************************************************
 *REVID - Revision ID Register
 ***************************************************************************/
/* INT :: REVID :: CHIPID [31:16] */
#define BCHP_INT_REVID_CHIPID_MASK                                 0xffff0000
#define BCHP_INT_REVID_CHIPID_SHIFT                                16

/* INT :: REVID :: REVID [15:00] */
#define BCHP_INT_REVID_REVID_MASK                                  0x0000ffff
#define BCHP_INT_REVID_REVID_SHIFT                                 0

/***************************************************************************
 *CLKCONTROL - Clock Control Register
 ***************************************************************************/
/* INT :: CLKCONTROL :: reserved0 [31:30] */
#define BCHP_INT_CLKCONTROL_reserved0_MASK                         0xc0000000
#define BCHP_INT_CLKCONTROL_reserved0_SHIFT                        30

/* INT :: CLKCONTROL :: PER_UNIMAC_ARB_CLK_EN [29:29] */
#define BCHP_INT_CLKCONTROL_PER_UNIMAC_ARB_CLK_EN_MASK             0x20000000
#define BCHP_INT_CLKCONTROL_PER_UNIMAC_ARB_CLK_EN_SHIFT            29

/* INT :: CLKCONTROL :: DS_TUNER_CLK_EN [28:28] */
#define BCHP_INT_CLKCONTROL_DS_TUNER_CLK_EN_MASK                   0x10000000
#define BCHP_INT_CLKCONTROL_DS_TUNER_CLK_EN_SHIFT                  28

/* INT :: CLKCONTROL :: OB_CLK_EN [27:27] */
#define BCHP_INT_CLKCONTROL_OB_CLK_EN_MASK                         0x08000000
#define BCHP_INT_CLKCONTROL_OB_CLK_EN_SHIFT                        27

/* INT :: CLKCONTROL :: US_TOP_CLK_EN [26:26] */
#define BCHP_INT_CLKCONTROL_US_TOP_CLK_EN_MASK                     0x04000000
#define BCHP_INT_CLKCONTROL_US_TOP_CLK_EN_SHIFT                    26

/* INT :: CLKCONTROL :: USMAC_TC_TOP_CLK_EN [25:25] */
#define BCHP_INT_CLKCONTROL_USMAC_TC_TOP_CLK_EN_MASK               0x02000000
#define BCHP_INT_CLKCONTROL_USMAC_TC_TOP_CLK_EN_SHIFT              25

/* INT :: CLKCONTROL :: reserved1 [24:24] */
#define BCHP_INT_CLKCONTROL_reserved1_MASK                         0x01000000
#define BCHP_INT_CLKCONTROL_reserved1_SHIFT                        24

/* INT :: CLKCONTROL :: MIPS_CLK_EN [23:23] */
#define BCHP_INT_CLKCONTROL_MIPS_CLK_EN_MASK                       0x00800000
#define BCHP_INT_CLKCONTROL_MIPS_CLK_EN_SHIFT                      23

/* INT :: CLKCONTROL :: reserved2 [22:20] */
#define BCHP_INT_CLKCONTROL_reserved2_MASK                         0x00700000
#define BCHP_INT_CLKCONTROL_reserved2_SHIFT                        20

/* INT :: CLKCONTROL :: UNIMAC0_CLK_EN [19:19] */
#define BCHP_INT_CLKCONTROL_UNIMAC0_CLK_EN_MASK                    0x00080000
#define BCHP_INT_CLKCONTROL_UNIMAC0_CLK_EN_SHIFT                   19

/* INT :: CLKCONTROL :: reserved3 [18:17] */
#define BCHP_INT_CLKCONTROL_reserved3_MASK                         0x00060000
#define BCHP_INT_CLKCONTROL_reserved3_SHIFT                        17

/* INT :: CLKCONTROL :: DSMAC_FPM_TOP_CLKEN [16:16] */
#define BCHP_INT_CLKCONTROL_DSMAC_FPM_TOP_CLKEN_MASK               0x00010000
#define BCHP_INT_CLKCONTROL_DSMAC_FPM_TOP_CLKEN_SHIFT              16

/* INT :: CLKCONTROL :: DS1_CLK_EN [15:15] */
#define BCHP_INT_CLKCONTROL_DS1_CLK_EN_MASK                        0x00008000
#define BCHP_INT_CLKCONTROL_DS1_CLK_EN_SHIFT                       15

/* INT :: CLKCONTROL :: DS0_CLK_EN [14:14] */
#define BCHP_INT_CLKCONTROL_DS0_CLK_EN_MASK                        0x00004000
#define BCHP_INT_CLKCONTROL_DS0_CLK_EN_SHIFT                       14

/* INT :: CLKCONTROL :: reserved4 [13:09] */
#define BCHP_INT_CLKCONTROL_reserved4_MASK                         0x00003e00
#define BCHP_INT_CLKCONTROL_reserved4_SHIFT                        9

/* INT :: CLKCONTROL :: D3DSMAC_CLK_EN [08:08] */
#define BCHP_INT_CLKCONTROL_D3DSMAC_CLK_EN_MASK                    0x00000100
#define BCHP_INT_CLKCONTROL_D3DSMAC_CLK_EN_SHIFT                   8

/* INT :: CLKCONTROL :: reserved5 [07:07] */
#define BCHP_INT_CLKCONTROL_reserved5_MASK                         0x00000080
#define BCHP_INT_CLKCONTROL_reserved5_SHIFT                        7

/* INT :: CLKCONTROL :: MIPS_UBUS_CLK_EN [06:06] */
#define BCHP_INT_CLKCONTROL_MIPS_UBUS_CLK_EN_MASK                  0x00000040
#define BCHP_INT_CLKCONTROL_MIPS_UBUS_CLK_EN_SHIFT                 6

/* INT :: CLKCONTROL :: reserved6 [05:05] */
#define BCHP_INT_CLKCONTROL_reserved6_MASK                         0x00000020
#define BCHP_INT_CLKCONTROL_reserved6_SHIFT                        5

/* INT :: CLKCONTROL :: ENET25_CLK_EN [04:04] */
#define BCHP_INT_CLKCONTROL_ENET25_CLK_EN_MASK                     0x00000010
#define BCHP_INT_CLKCONTROL_ENET25_CLK_EN_SHIFT                    4

/* INT :: CLKCONTROL :: DTP_CLK_EN [03:03] */
#define BCHP_INT_CLKCONTROL_DTP_CLK_EN_MASK                        0x00000008
#define BCHP_INT_CLKCONTROL_DTP_CLK_EN_SHIFT                       3

/* INT :: CLKCONTROL :: PCM_EN [02:02] */
#define BCHP_INT_CLKCONTROL_PCM_EN_MASK                            0x00000004
#define BCHP_INT_CLKCONTROL_PCM_EN_SHIFT                           2

/* INT :: CLKCONTROL :: FPM_CLK_EN [01:01] */
#define BCHP_INT_CLKCONTROL_FPM_CLK_EN_MASK                        0x00000002
#define BCHP_INT_CLKCONTROL_FPM_CLK_EN_SHIFT                       1

/* INT :: CLKCONTROL :: reserved7 [00:00] */
#define BCHP_INT_CLKCONTROL_reserved7_MASK                         0x00000001
#define BCHP_INT_CLKCONTROL_reserved7_SHIFT                        0

/***************************************************************************
 *TIMER_CONTROL - Timer Control Register
 ***************************************************************************/
/* INT :: TIMER_CONTROL :: reserved0 [31:01] */
#define BCHP_INT_TIMER_CONTROL_reserved0_MASK                      0xfffffffe
#define BCHP_INT_TIMER_CONTROL_reserved0_SHIFT                     1

/* INT :: TIMER_CONTROL :: SoftRst [00:00] */
#define BCHP_INT_TIMER_CONTROL_SoftRst_MASK                        0x00000001
#define BCHP_INT_TIMER_CONTROL_SoftRst_SHIFT                       0

/***************************************************************************
 *DocsisIRQMASK0 - Docsis Interrupt Mask Register0
 ***************************************************************************/
/* INT :: DocsisIRQMASK0 :: reserved0 [31:15] */
#define BCHP_INT_DocsisIRQMASK0_reserved0_MASK                     0xffff8000
#define BCHP_INT_DocsisIRQMASK0_reserved0_SHIFT                    15

/* INT :: DocsisIRQMASK0 :: US_IRQ [14:14] */
#define BCHP_INT_DocsisIRQMASK0_US_IRQ_MASK                        0x00004000
#define BCHP_INT_DocsisIRQMASK0_US_IRQ_SHIFT                       14

/* INT :: DocsisIRQMASK0 :: DS_TOP_MICRO_IRQ1_DS0 [13:13] */
#define BCHP_INT_DocsisIRQMASK0_DS_TOP_MICRO_IRQ1_DS0_MASK         0x00002000
#define BCHP_INT_DocsisIRQMASK0_DS_TOP_MICRO_IRQ1_DS0_SHIFT        13

/* INT :: DocsisIRQMASK0 :: DS_TOP_MICRO_IRQ2_DS0 [12:12] */
#define BCHP_INT_DocsisIRQMASK0_DS_TOP_MICRO_IRQ2_DS0_MASK         0x00001000
#define BCHP_INT_DocsisIRQMASK0_DS_TOP_MICRO_IRQ2_DS0_SHIFT        12

/* INT :: DocsisIRQMASK0 :: DS_TOP_MICRO_IRQ1_DS1 [11:11] */
#define BCHP_INT_DocsisIRQMASK0_DS_TOP_MICRO_IRQ1_DS1_MASK         0x00000800
#define BCHP_INT_DocsisIRQMASK0_DS_TOP_MICRO_IRQ1_DS1_SHIFT        11

/* INT :: DocsisIRQMASK0 :: DS_TOP_MICRO_IRQ2_DS1 [10:10] */
#define BCHP_INT_DocsisIRQMASK0_DS_TOP_MICRO_IRQ2_DS1_MASK         0x00000400
#define BCHP_INT_DocsisIRQMASK0_DS_TOP_MICRO_IRQ2_DS1_SHIFT        10

/* INT :: DocsisIRQMASK0 :: HFB_WOL_IRQ [09:09] */
#define BCHP_INT_DocsisIRQMASK0_HFB_WOL_IRQ_MASK                   0x00000200
#define BCHP_INT_DocsisIRQMASK0_HFB_WOL_IRQ_SHIFT                  9

/* INT :: DocsisIRQMASK0 :: MPD_WOL_IRQ [08:08] */
#define BCHP_INT_DocsisIRQMASK0_MPD_WOL_IRQ_MASK                   0x00000100
#define BCHP_INT_DocsisIRQMASK0_MPD_WOL_IRQ_SHIFT                  8

/* INT :: DocsisIRQMASK0 :: D3MAC_IRQ [07:07] */
#define BCHP_INT_DocsisIRQMASK0_D3MAC_IRQ_MASK                     0x00000080
#define BCHP_INT_DocsisIRQMASK0_D3MAC_IRQ_SHIFT                    7

/* INT :: DocsisIRQMASK0 :: D3MAC_DSA_IRQ [06:06] */
#define BCHP_INT_DocsisIRQMASK0_D3MAC_DSA_IRQ_MASK                 0x00000040
#define BCHP_INT_DocsisIRQMASK0_D3MAC_DSA_IRQ_SHIFT                6

/* INT :: DocsisIRQMASK0 :: D3MAC_DSB_IRQ [05:05] */
#define BCHP_INT_DocsisIRQMASK0_D3MAC_DSB_IRQ_MASK                 0x00000020
#define BCHP_INT_DocsisIRQMASK0_D3MAC_DSB_IRQ_SHIFT                5

/* INT :: DocsisIRQMASK0 :: D3MAC_TOKA_IRQ [04:04] */
#define BCHP_INT_DocsisIRQMASK0_D3MAC_TOKA_IRQ_MASK                0x00000010
#define BCHP_INT_DocsisIRQMASK0_D3MAC_TOKA_IRQ_SHIFT               4

/* INT :: DocsisIRQMASK0 :: D3MAC_TOKB_IRQ [03:03] */
#define BCHP_INT_DocsisIRQMASK0_D3MAC_TOKB_IRQ_MASK                0x00000008
#define BCHP_INT_DocsisIRQMASK0_D3MAC_TOKB_IRQ_SHIFT               3

/* INT :: DocsisIRQMASK0 :: USMAC_MAC_IRQB [02:02] */
#define BCHP_INT_DocsisIRQMASK0_USMAC_MAC_IRQB_MASK                0x00000004
#define BCHP_INT_DocsisIRQMASK0_USMAC_MAC_IRQB_SHIFT               2

/* INT :: DocsisIRQMASK0 :: TC_IRQ [01:01] */
#define BCHP_INT_DocsisIRQMASK0_TC_IRQ_MASK                        0x00000002
#define BCHP_INT_DocsisIRQMASK0_TC_IRQ_SHIFT                       1

/* INT :: DocsisIRQMASK0 :: reserved1 [00:00] */
#define BCHP_INT_DocsisIRQMASK0_reserved1_MASK                     0x00000001
#define BCHP_INT_DocsisIRQMASK0_reserved1_SHIFT                    0

/***************************************************************************
 *DocsisIRQSTATUS0 - Docsis Interrupt Status Register0
 ***************************************************************************/
/* INT :: DocsisIRQSTATUS0 :: reserved0 [31:15] */
#define BCHP_INT_DocsisIRQSTATUS0_reserved0_MASK                   0xffff8000
#define BCHP_INT_DocsisIRQSTATUS0_reserved0_SHIFT                  15

/* INT :: DocsisIRQSTATUS0 :: US_IRQ [14:14] */
#define BCHP_INT_DocsisIRQSTATUS0_US_IRQ_MASK                      0x00004000
#define BCHP_INT_DocsisIRQSTATUS0_US_IRQ_SHIFT                     14

/* INT :: DocsisIRQSTATUS0 :: DS_TOP_MICRO_IRQ1_DS0 [13:13] */
#define BCHP_INT_DocsisIRQSTATUS0_DS_TOP_MICRO_IRQ1_DS0_MASK       0x00002000
#define BCHP_INT_DocsisIRQSTATUS0_DS_TOP_MICRO_IRQ1_DS0_SHIFT      13

/* INT :: DocsisIRQSTATUS0 :: DS_TOP_MICRO_IRQ2_DS0 [12:12] */
#define BCHP_INT_DocsisIRQSTATUS0_DS_TOP_MICRO_IRQ2_DS0_MASK       0x00001000
#define BCHP_INT_DocsisIRQSTATUS0_DS_TOP_MICRO_IRQ2_DS0_SHIFT      12

/* INT :: DocsisIRQSTATUS0 :: DS_TOP_MICRO_IRQ1_DS1 [11:11] */
#define BCHP_INT_DocsisIRQSTATUS0_DS_TOP_MICRO_IRQ1_DS1_MASK       0x00000800
#define BCHP_INT_DocsisIRQSTATUS0_DS_TOP_MICRO_IRQ1_DS1_SHIFT      11

/* INT :: DocsisIRQSTATUS0 :: DS_TOP_MICRO_IRQ2_DS1 [10:10] */
#define BCHP_INT_DocsisIRQSTATUS0_DS_TOP_MICRO_IRQ2_DS1_MASK       0x00000400
#define BCHP_INT_DocsisIRQSTATUS0_DS_TOP_MICRO_IRQ2_DS1_SHIFT      10

/* INT :: DocsisIRQSTATUS0 :: HFB_WOL_IRQ [09:09] */
#define BCHP_INT_DocsisIRQSTATUS0_HFB_WOL_IRQ_MASK                 0x00000200
#define BCHP_INT_DocsisIRQSTATUS0_HFB_WOL_IRQ_SHIFT                9

/* INT :: DocsisIRQSTATUS0 :: MPD_WOL_IRQ [08:08] */
#define BCHP_INT_DocsisIRQSTATUS0_MPD_WOL_IRQ_MASK                 0x00000100
#define BCHP_INT_DocsisIRQSTATUS0_MPD_WOL_IRQ_SHIFT                8

/* INT :: DocsisIRQSTATUS0 :: D3MAC_IRQ [07:07] */
#define BCHP_INT_DocsisIRQSTATUS0_D3MAC_IRQ_MASK                   0x00000080
#define BCHP_INT_DocsisIRQSTATUS0_D3MAC_IRQ_SHIFT                  7

/* INT :: DocsisIRQSTATUS0 :: D3MAC_DSA_IRQ [06:06] */
#define BCHP_INT_DocsisIRQSTATUS0_D3MAC_DSA_IRQ_MASK               0x00000040
#define BCHP_INT_DocsisIRQSTATUS0_D3MAC_DSA_IRQ_SHIFT              6

/* INT :: DocsisIRQSTATUS0 :: D3MAC_DSB_IRQ [05:05] */
#define BCHP_INT_DocsisIRQSTATUS0_D3MAC_DSB_IRQ_MASK               0x00000020
#define BCHP_INT_DocsisIRQSTATUS0_D3MAC_DSB_IRQ_SHIFT              5

/* INT :: DocsisIRQSTATUS0 :: D3MAC_TOKA_IRQ [04:04] */
#define BCHP_INT_DocsisIRQSTATUS0_D3MAC_TOKA_IRQ_MASK              0x00000010
#define BCHP_INT_DocsisIRQSTATUS0_D3MAC_TOKA_IRQ_SHIFT             4

/* INT :: DocsisIRQSTATUS0 :: D3MAC_TOKB_IRQ [03:03] */
#define BCHP_INT_DocsisIRQSTATUS0_D3MAC_TOKB_IRQ_MASK              0x00000008
#define BCHP_INT_DocsisIRQSTATUS0_D3MAC_TOKB_IRQ_SHIFT             3

/* INT :: DocsisIRQSTATUS0 :: USMAC_MAC_IRQB [02:02] */
#define BCHP_INT_DocsisIRQSTATUS0_USMAC_MAC_IRQB_MASK              0x00000004
#define BCHP_INT_DocsisIRQSTATUS0_USMAC_MAC_IRQB_SHIFT             2

/* INT :: DocsisIRQSTATUS0 :: TC_IRQ [01:01] */
#define BCHP_INT_DocsisIRQSTATUS0_TC_IRQ_MASK                      0x00000002
#define BCHP_INT_DocsisIRQSTATUS0_TC_IRQ_SHIFT                     1

/* INT :: DocsisIRQSTATUS0 :: reserved1 [00:00] */
#define BCHP_INT_DocsisIRQSTATUS0_reserved1_MASK                   0x00000001
#define BCHP_INT_DocsisIRQSTATUS0_reserved1_SHIFT                  0

/***************************************************************************
 *DocsisIRQMASK1 - Docsis Interrupt Mask Register1
 ***************************************************************************/
/* INT :: DocsisIRQMASK1 :: reserved0 [31:15] */
#define BCHP_INT_DocsisIRQMASK1_reserved0_MASK                     0xffff8000
#define BCHP_INT_DocsisIRQMASK1_reserved0_SHIFT                    15

/* INT :: DocsisIRQMASK1 :: US_IRQ [14:14] */
#define BCHP_INT_DocsisIRQMASK1_US_IRQ_MASK                        0x00004000
#define BCHP_INT_DocsisIRQMASK1_US_IRQ_SHIFT                       14

/* INT :: DocsisIRQMASK1 :: DS_TOP_MICRO_IRQ1_DS0 [13:13] */
#define BCHP_INT_DocsisIRQMASK1_DS_TOP_MICRO_IRQ1_DS0_MASK         0x00002000
#define BCHP_INT_DocsisIRQMASK1_DS_TOP_MICRO_IRQ1_DS0_SHIFT        13

/* INT :: DocsisIRQMASK1 :: DS_TOP_MICRO_IRQ2_DS0 [12:12] */
#define BCHP_INT_DocsisIRQMASK1_DS_TOP_MICRO_IRQ2_DS0_MASK         0x00001000
#define BCHP_INT_DocsisIRQMASK1_DS_TOP_MICRO_IRQ2_DS0_SHIFT        12

/* INT :: DocsisIRQMASK1 :: DS_TOP_MICRO_IRQ1_DS1 [11:11] */
#define BCHP_INT_DocsisIRQMASK1_DS_TOP_MICRO_IRQ1_DS1_MASK         0x00000800
#define BCHP_INT_DocsisIRQMASK1_DS_TOP_MICRO_IRQ1_DS1_SHIFT        11

/* INT :: DocsisIRQMASK1 :: DS_TOP_MICRO_IRQ2_DS1 [10:10] */
#define BCHP_INT_DocsisIRQMASK1_DS_TOP_MICRO_IRQ2_DS1_MASK         0x00000400
#define BCHP_INT_DocsisIRQMASK1_DS_TOP_MICRO_IRQ2_DS1_SHIFT        10

/* INT :: DocsisIRQMASK1 :: HFB_WOL_IRQ [09:09] */
#define BCHP_INT_DocsisIRQMASK1_HFB_WOL_IRQ_MASK                   0x00000200
#define BCHP_INT_DocsisIRQMASK1_HFB_WOL_IRQ_SHIFT                  9

/* INT :: DocsisIRQMASK1 :: MPD_WOL_IRQ [08:08] */
#define BCHP_INT_DocsisIRQMASK1_MPD_WOL_IRQ_MASK                   0x00000100
#define BCHP_INT_DocsisIRQMASK1_MPD_WOL_IRQ_SHIFT                  8

/* INT :: DocsisIRQMASK1 :: D3MAC_IRQ [07:07] */
#define BCHP_INT_DocsisIRQMASK1_D3MAC_IRQ_MASK                     0x00000080
#define BCHP_INT_DocsisIRQMASK1_D3MAC_IRQ_SHIFT                    7

/* INT :: DocsisIRQMASK1 :: D3MAC_DSA_IRQ [06:06] */
#define BCHP_INT_DocsisIRQMASK1_D3MAC_DSA_IRQ_MASK                 0x00000040
#define BCHP_INT_DocsisIRQMASK1_D3MAC_DSA_IRQ_SHIFT                6

/* INT :: DocsisIRQMASK1 :: D3MAC_DSB_IRQ [05:05] */
#define BCHP_INT_DocsisIRQMASK1_D3MAC_DSB_IRQ_MASK                 0x00000020
#define BCHP_INT_DocsisIRQMASK1_D3MAC_DSB_IRQ_SHIFT                5

/* INT :: DocsisIRQMASK1 :: D3MAC_TOKA_IRQ [04:04] */
#define BCHP_INT_DocsisIRQMASK1_D3MAC_TOKA_IRQ_MASK                0x00000010
#define BCHP_INT_DocsisIRQMASK1_D3MAC_TOKA_IRQ_SHIFT               4

/* INT :: DocsisIRQMASK1 :: D3MAC_TOKB_IRQ [03:03] */
#define BCHP_INT_DocsisIRQMASK1_D3MAC_TOKB_IRQ_MASK                0x00000008
#define BCHP_INT_DocsisIRQMASK1_D3MAC_TOKB_IRQ_SHIFT               3

/* INT :: DocsisIRQMASK1 :: USMAC_MAC_IRQB [02:02] */
#define BCHP_INT_DocsisIRQMASK1_USMAC_MAC_IRQB_MASK                0x00000004
#define BCHP_INT_DocsisIRQMASK1_USMAC_MAC_IRQB_SHIFT               2

/* INT :: DocsisIRQMASK1 :: TC_IRQ [01:01] */
#define BCHP_INT_DocsisIRQMASK1_TC_IRQ_MASK                        0x00000002
#define BCHP_INT_DocsisIRQMASK1_TC_IRQ_SHIFT                       1

/* INT :: DocsisIRQMASK1 :: reserved1 [00:00] */
#define BCHP_INT_DocsisIRQMASK1_reserved1_MASK                     0x00000001
#define BCHP_INT_DocsisIRQMASK1_reserved1_SHIFT                    0

/***************************************************************************
 *DocsisIRQSTATUS1 - Docsis Interrupt Status Register1
 ***************************************************************************/
/* INT :: DocsisIRQSTATUS1 :: reserved0 [31:15] */
#define BCHP_INT_DocsisIRQSTATUS1_reserved0_MASK                   0xffff8000
#define BCHP_INT_DocsisIRQSTATUS1_reserved0_SHIFT                  15

/* INT :: DocsisIRQSTATUS1 :: US_IRQ [14:14] */
#define BCHP_INT_DocsisIRQSTATUS1_US_IRQ_MASK                      0x00004000
#define BCHP_INT_DocsisIRQSTATUS1_US_IRQ_SHIFT                     14

/* INT :: DocsisIRQSTATUS1 :: DS_TOP_MICRO_IRQ1_DS0 [13:13] */
#define BCHP_INT_DocsisIRQSTATUS1_DS_TOP_MICRO_IRQ1_DS0_MASK       0x00002000
#define BCHP_INT_DocsisIRQSTATUS1_DS_TOP_MICRO_IRQ1_DS0_SHIFT      13

/* INT :: DocsisIRQSTATUS1 :: DS_TOP_MICRO_IRQ2_DS0 [12:12] */
#define BCHP_INT_DocsisIRQSTATUS1_DS_TOP_MICRO_IRQ2_DS0_MASK       0x00001000
#define BCHP_INT_DocsisIRQSTATUS1_DS_TOP_MICRO_IRQ2_DS0_SHIFT      12

/* INT :: DocsisIRQSTATUS1 :: DS_TOP_MICRO_IRQ1_DS1 [11:11] */
#define BCHP_INT_DocsisIRQSTATUS1_DS_TOP_MICRO_IRQ1_DS1_MASK       0x00000800
#define BCHP_INT_DocsisIRQSTATUS1_DS_TOP_MICRO_IRQ1_DS1_SHIFT      11

/* INT :: DocsisIRQSTATUS1 :: DS_TOP_MICRO_IRQ2_DS1 [10:10] */
#define BCHP_INT_DocsisIRQSTATUS1_DS_TOP_MICRO_IRQ2_DS1_MASK       0x00000400
#define BCHP_INT_DocsisIRQSTATUS1_DS_TOP_MICRO_IRQ2_DS1_SHIFT      10

/* INT :: DocsisIRQSTATUS1 :: HFB_WOL_IRQ [09:09] */
#define BCHP_INT_DocsisIRQSTATUS1_HFB_WOL_IRQ_MASK                 0x00000200
#define BCHP_INT_DocsisIRQSTATUS1_HFB_WOL_IRQ_SHIFT                9

/* INT :: DocsisIRQSTATUS1 :: MPD_WOL_IRQ [08:08] */
#define BCHP_INT_DocsisIRQSTATUS1_MPD_WOL_IRQ_MASK                 0x00000100
#define BCHP_INT_DocsisIRQSTATUS1_MPD_WOL_IRQ_SHIFT                8

/* INT :: DocsisIRQSTATUS1 :: D3MAC_IRQ [07:07] */
#define BCHP_INT_DocsisIRQSTATUS1_D3MAC_IRQ_MASK                   0x00000080
#define BCHP_INT_DocsisIRQSTATUS1_D3MAC_IRQ_SHIFT                  7

/* INT :: DocsisIRQSTATUS1 :: D3MAC_DSA_IRQ [06:06] */
#define BCHP_INT_DocsisIRQSTATUS1_D3MAC_DSA_IRQ_MASK               0x00000040
#define BCHP_INT_DocsisIRQSTATUS1_D3MAC_DSA_IRQ_SHIFT              6

/* INT :: DocsisIRQSTATUS1 :: D3MAC_DSB_IRQ [05:05] */
#define BCHP_INT_DocsisIRQSTATUS1_D3MAC_DSB_IRQ_MASK               0x00000020
#define BCHP_INT_DocsisIRQSTATUS1_D3MAC_DSB_IRQ_SHIFT              5

/* INT :: DocsisIRQSTATUS1 :: D3MAC_TOKA_IRQ [04:04] */
#define BCHP_INT_DocsisIRQSTATUS1_D3MAC_TOKA_IRQ_MASK              0x00000010
#define BCHP_INT_DocsisIRQSTATUS1_D3MAC_TOKA_IRQ_SHIFT             4

/* INT :: DocsisIRQSTATUS1 :: D3MAC_TOKB_IRQ [03:03] */
#define BCHP_INT_DocsisIRQSTATUS1_D3MAC_TOKB_IRQ_MASK              0x00000008
#define BCHP_INT_DocsisIRQSTATUS1_D3MAC_TOKB_IRQ_SHIFT             3

/* INT :: DocsisIRQSTATUS1 :: USMAC_MAC_IRQB [02:02] */
#define BCHP_INT_DocsisIRQSTATUS1_USMAC_MAC_IRQB_MASK              0x00000004
#define BCHP_INT_DocsisIRQSTATUS1_USMAC_MAC_IRQB_SHIFT             2

/* INT :: DocsisIRQSTATUS1 :: TC_IRQ [01:01] */
#define BCHP_INT_DocsisIRQSTATUS1_TC_IRQ_MASK                      0x00000002
#define BCHP_INT_DocsisIRQSTATUS1_TC_IRQ_SHIFT                     1

/* INT :: DocsisIRQSTATUS1 :: reserved1 [00:00] */
#define BCHP_INT_DocsisIRQSTATUS1_reserved1_MASK                   0x00000001
#define BCHP_INT_DocsisIRQSTATUS1_reserved1_SHIFT                  0

/***************************************************************************
 *DocsisIRQMASK2 - Docsis Interrupt Mask Register2
 ***************************************************************************/
/* INT :: DocsisIRQMASK2 :: reserved0 [31:15] */
#define BCHP_INT_DocsisIRQMASK2_reserved0_MASK                     0xffff8000
#define BCHP_INT_DocsisIRQMASK2_reserved0_SHIFT                    15

/* INT :: DocsisIRQMASK2 :: US_IRQ [14:14] */
#define BCHP_INT_DocsisIRQMASK2_US_IRQ_MASK                        0x00004000
#define BCHP_INT_DocsisIRQMASK2_US_IRQ_SHIFT                       14

/* INT :: DocsisIRQMASK2 :: DS_TOP_MICRO_IRQ1_DS0 [13:13] */
#define BCHP_INT_DocsisIRQMASK2_DS_TOP_MICRO_IRQ1_DS0_MASK         0x00002000
#define BCHP_INT_DocsisIRQMASK2_DS_TOP_MICRO_IRQ1_DS0_SHIFT        13

/* INT :: DocsisIRQMASK2 :: DS_TOP_MICRO_IRQ2_DS0 [12:12] */
#define BCHP_INT_DocsisIRQMASK2_DS_TOP_MICRO_IRQ2_DS0_MASK         0x00001000
#define BCHP_INT_DocsisIRQMASK2_DS_TOP_MICRO_IRQ2_DS0_SHIFT        12

/* INT :: DocsisIRQMASK2 :: DS_TOP_MICRO_IRQ1_DS1 [11:11] */
#define BCHP_INT_DocsisIRQMASK2_DS_TOP_MICRO_IRQ1_DS1_MASK         0x00000800
#define BCHP_INT_DocsisIRQMASK2_DS_TOP_MICRO_IRQ1_DS1_SHIFT        11

/* INT :: DocsisIRQMASK2 :: DS_TOP_MICRO_IRQ2_DS1 [10:10] */
#define BCHP_INT_DocsisIRQMASK2_DS_TOP_MICRO_IRQ2_DS1_MASK         0x00000400
#define BCHP_INT_DocsisIRQMASK2_DS_TOP_MICRO_IRQ2_DS1_SHIFT        10

/* INT :: DocsisIRQMASK2 :: HFB_WOL_IRQ [09:09] */
#define BCHP_INT_DocsisIRQMASK2_HFB_WOL_IRQ_MASK                   0x00000200
#define BCHP_INT_DocsisIRQMASK2_HFB_WOL_IRQ_SHIFT                  9

/* INT :: DocsisIRQMASK2 :: MPD_WOL_IRQ [08:08] */
#define BCHP_INT_DocsisIRQMASK2_MPD_WOL_IRQ_MASK                   0x00000100
#define BCHP_INT_DocsisIRQMASK2_MPD_WOL_IRQ_SHIFT                  8

/* INT :: DocsisIRQMASK2 :: D3MAC_IRQ [07:07] */
#define BCHP_INT_DocsisIRQMASK2_D3MAC_IRQ_MASK                     0x00000080
#define BCHP_INT_DocsisIRQMASK2_D3MAC_IRQ_SHIFT                    7

/* INT :: DocsisIRQMASK2 :: D3MAC_DSA_IRQ [06:06] */
#define BCHP_INT_DocsisIRQMASK2_D3MAC_DSA_IRQ_MASK                 0x00000040
#define BCHP_INT_DocsisIRQMASK2_D3MAC_DSA_IRQ_SHIFT                6

/* INT :: DocsisIRQMASK2 :: D3MAC_DSB_IRQ [05:05] */
#define BCHP_INT_DocsisIRQMASK2_D3MAC_DSB_IRQ_MASK                 0x00000020
#define BCHP_INT_DocsisIRQMASK2_D3MAC_DSB_IRQ_SHIFT                5

/* INT :: DocsisIRQMASK2 :: D3MAC_TOKA_IRQ [04:04] */
#define BCHP_INT_DocsisIRQMASK2_D3MAC_TOKA_IRQ_MASK                0x00000010
#define BCHP_INT_DocsisIRQMASK2_D3MAC_TOKA_IRQ_SHIFT               4

/* INT :: DocsisIRQMASK2 :: D3MAC_TOKB_IRQ [03:03] */
#define BCHP_INT_DocsisIRQMASK2_D3MAC_TOKB_IRQ_MASK                0x00000008
#define BCHP_INT_DocsisIRQMASK2_D3MAC_TOKB_IRQ_SHIFT               3

/* INT :: DocsisIRQMASK2 :: USMAC_MAC_IRQB [02:02] */
#define BCHP_INT_DocsisIRQMASK2_USMAC_MAC_IRQB_MASK                0x00000004
#define BCHP_INT_DocsisIRQMASK2_USMAC_MAC_IRQB_SHIFT               2

/* INT :: DocsisIRQMASK2 :: TC_IRQ [01:01] */
#define BCHP_INT_DocsisIRQMASK2_TC_IRQ_MASK                        0x00000002
#define BCHP_INT_DocsisIRQMASK2_TC_IRQ_SHIFT                       1

/* INT :: DocsisIRQMASK2 :: reserved1 [00:00] */
#define BCHP_INT_DocsisIRQMASK2_reserved1_MASK                     0x00000001
#define BCHP_INT_DocsisIRQMASK2_reserved1_SHIFT                    0

/***************************************************************************
 *DocsisIRQSTATUS2 - Docsis Interrupt Status Register2
 ***************************************************************************/
/* INT :: DocsisIRQSTATUS2 :: reserved0 [31:15] */
#define BCHP_INT_DocsisIRQSTATUS2_reserved0_MASK                   0xffff8000
#define BCHP_INT_DocsisIRQSTATUS2_reserved0_SHIFT                  15

/* INT :: DocsisIRQSTATUS2 :: US_IRQ [14:14] */
#define BCHP_INT_DocsisIRQSTATUS2_US_IRQ_MASK                      0x00004000
#define BCHP_INT_DocsisIRQSTATUS2_US_IRQ_SHIFT                     14

/* INT :: DocsisIRQSTATUS2 :: DS_TOP_MICRO_IRQ1_DS0 [13:13] */
#define BCHP_INT_DocsisIRQSTATUS2_DS_TOP_MICRO_IRQ1_DS0_MASK       0x00002000
#define BCHP_INT_DocsisIRQSTATUS2_DS_TOP_MICRO_IRQ1_DS0_SHIFT      13

/* INT :: DocsisIRQSTATUS2 :: DS_TOP_MICRO_IRQ2_DS0 [12:12] */
#define BCHP_INT_DocsisIRQSTATUS2_DS_TOP_MICRO_IRQ2_DS0_MASK       0x00001000
#define BCHP_INT_DocsisIRQSTATUS2_DS_TOP_MICRO_IRQ2_DS0_SHIFT      12

/* INT :: DocsisIRQSTATUS2 :: DS_TOP_MICRO_IRQ1_DS1 [11:11] */
#define BCHP_INT_DocsisIRQSTATUS2_DS_TOP_MICRO_IRQ1_DS1_MASK       0x00000800
#define BCHP_INT_DocsisIRQSTATUS2_DS_TOP_MICRO_IRQ1_DS1_SHIFT      11

/* INT :: DocsisIRQSTATUS2 :: DS_TOP_MICRO_IRQ2_DS1 [10:10] */
#define BCHP_INT_DocsisIRQSTATUS2_DS_TOP_MICRO_IRQ2_DS1_MASK       0x00000400
#define BCHP_INT_DocsisIRQSTATUS2_DS_TOP_MICRO_IRQ2_DS1_SHIFT      10

/* INT :: DocsisIRQSTATUS2 :: HFB_WOL_IRQ [09:09] */
#define BCHP_INT_DocsisIRQSTATUS2_HFB_WOL_IRQ_MASK                 0x00000200
#define BCHP_INT_DocsisIRQSTATUS2_HFB_WOL_IRQ_SHIFT                9

/* INT :: DocsisIRQSTATUS2 :: MPD_WOL_IRQ [08:08] */
#define BCHP_INT_DocsisIRQSTATUS2_MPD_WOL_IRQ_MASK                 0x00000100
#define BCHP_INT_DocsisIRQSTATUS2_MPD_WOL_IRQ_SHIFT                8

/* INT :: DocsisIRQSTATUS2 :: D3MAC_IRQ [07:07] */
#define BCHP_INT_DocsisIRQSTATUS2_D3MAC_IRQ_MASK                   0x00000080
#define BCHP_INT_DocsisIRQSTATUS2_D3MAC_IRQ_SHIFT                  7

/* INT :: DocsisIRQSTATUS2 :: D3MAC_DSA_IRQ [06:06] */
#define BCHP_INT_DocsisIRQSTATUS2_D3MAC_DSA_IRQ_MASK               0x00000040
#define BCHP_INT_DocsisIRQSTATUS2_D3MAC_DSA_IRQ_SHIFT              6

/* INT :: DocsisIRQSTATUS2 :: D3MAC_DSB_IRQ [05:05] */
#define BCHP_INT_DocsisIRQSTATUS2_D3MAC_DSB_IRQ_MASK               0x00000020
#define BCHP_INT_DocsisIRQSTATUS2_D3MAC_DSB_IRQ_SHIFT              5

/* INT :: DocsisIRQSTATUS2 :: D3MAC_TOKA_IRQ [04:04] */
#define BCHP_INT_DocsisIRQSTATUS2_D3MAC_TOKA_IRQ_MASK              0x00000010
#define BCHP_INT_DocsisIRQSTATUS2_D3MAC_TOKA_IRQ_SHIFT             4

/* INT :: DocsisIRQSTATUS2 :: D3MAC_TOKB_IRQ [03:03] */
#define BCHP_INT_DocsisIRQSTATUS2_D3MAC_TOKB_IRQ_MASK              0x00000008
#define BCHP_INT_DocsisIRQSTATUS2_D3MAC_TOKB_IRQ_SHIFT             3

/* INT :: DocsisIRQSTATUS2 :: USMAC_MAC_IRQB [02:02] */
#define BCHP_INT_DocsisIRQSTATUS2_USMAC_MAC_IRQB_MASK              0x00000004
#define BCHP_INT_DocsisIRQSTATUS2_USMAC_MAC_IRQB_SHIFT             2

/* INT :: DocsisIRQSTATUS2 :: TC_IRQ [01:01] */
#define BCHP_INT_DocsisIRQSTATUS2_TC_IRQ_MASK                      0x00000002
#define BCHP_INT_DocsisIRQSTATUS2_TC_IRQ_SHIFT                     1

/* INT :: DocsisIRQSTATUS2 :: reserved1 [00:00] */
#define BCHP_INT_DocsisIRQSTATUS2_reserved1_MASK                   0x00000001
#define BCHP_INT_DocsisIRQSTATUS2_reserved1_SHIFT                  0

/***************************************************************************
 *IntPeriphIRQSTATUS - Internal Periph IRQ Status Register
 ***************************************************************************/
/* INT :: IntPeriphIRQSTATUS :: reserved0 [31:09] */
#define BCHP_INT_IntPeriphIRQSTATUS_reserved0_MASK                 0xfffffe00
#define BCHP_INT_IntPeriphIRQSTATUS_reserved0_SHIFT                9

/* INT :: IntPeriphIRQSTATUS :: DIAG_IRQ_IRQ [08:08] */
#define BCHP_INT_IntPeriphIRQSTATUS_DIAG_IRQ_IRQ_MASK              0x00000100
#define BCHP_INT_IntPeriphIRQSTATUS_DIAG_IRQ_IRQ_SHIFT             8

/* INT :: IntPeriphIRQSTATUS :: RBUS_ERROR_IRQ [07:07] */
#define BCHP_INT_IntPeriphIRQSTATUS_RBUS_ERROR_IRQ_MASK            0x00000080
#define BCHP_INT_IntPeriphIRQSTATUS_RBUS_ERROR_IRQ_SHIFT           7

/* INT :: IntPeriphIRQSTATUS :: BRIDGE_TIMEOUT_ERROR_IRQ [06:06] */
#define BCHP_INT_IntPeriphIRQSTATUS_BRIDGE_TIMEOUT_ERROR_IRQ_MASK  0x00000040
#define BCHP_INT_IntPeriphIRQSTATUS_BRIDGE_TIMEOUT_ERROR_IRQ_SHIFT 6

/* INT :: IntPeriphIRQSTATUS :: REQOUT_PLEN_ERROR_IRQ [05:05] */
#define BCHP_INT_IntPeriphIRQSTATUS_REQOUT_PLEN_ERROR_IRQ_MASK     0x00000020
#define BCHP_INT_IntPeriphIRQSTATUS_REQOUT_PLEN_ERROR_IRQ_SHIFT    5

/* INT :: IntPeriphIRQSTATUS :: UBUS2RBUS_REPOUT_ERROR_IRQ [04:04] */
#define BCHP_INT_IntPeriphIRQSTATUS_UBUS2RBUS_REPOUT_ERROR_IRQ_MASK 0x00000010
#define BCHP_INT_IntPeriphIRQSTATUS_UBUS2RBUS_REPOUT_ERROR_IRQ_SHIFT 4

/* INT :: IntPeriphIRQSTATUS :: BRIDGE_UBUS_ERROR_IRQ [03:03] */
#define BCHP_INT_IntPeriphIRQSTATUS_BRIDGE_UBUS_ERROR_IRQ_MASK     0x00000008
#define BCHP_INT_IntPeriphIRQSTATUS_BRIDGE_UBUS_ERROR_IRQ_SHIFT    3

/* INT :: IntPeriphIRQSTATUS :: DEVTIMEOUT_IRQ [02:02] */
#define BCHP_INT_IntPeriphIRQSTATUS_DEVTIMEOUT_IRQ_MASK            0x00000004
#define BCHP_INT_IntPeriphIRQSTATUS_DEVTIMEOUT_IRQ_SHIFT           2

/* INT :: IntPeriphIRQSTATUS :: ERROR_PORT_XACTION_IRQ [01:01] */
#define BCHP_INT_IntPeriphIRQSTATUS_ERROR_PORT_XACTION_IRQ_MASK    0x00000002
#define BCHP_INT_IntPeriphIRQSTATUS_ERROR_PORT_XACTION_IRQ_SHIFT   1

/* INT :: IntPeriphIRQSTATUS :: BAD_BOOT_LOC_IRQ [00:00] */
#define BCHP_INT_IntPeriphIRQSTATUS_BAD_BOOT_LOC_IRQ_MASK          0x00000001
#define BCHP_INT_IntPeriphIRQSTATUS_BAD_BOOT_LOC_IRQ_SHIFT         0

/***************************************************************************
 *PeriphIRQMASK0 - Periph Interrupt Mask Register0
 ***************************************************************************/
/* INT :: PeriphIRQMASK0 :: EXT_IRQ [31:31] */
#define BCHP_INT_PeriphIRQMASK0_EXT_IRQ_MASK                       0x80000000
#define BCHP_INT_PeriphIRQMASK0_EXT_IRQ_SHIFT                      31

/* INT :: PeriphIRQMASK0 :: reserved0 [30:24] */
#define BCHP_INT_PeriphIRQMASK0_reserved0_MASK                     0x7f000000
#define BCHP_INT_PeriphIRQMASK0_reserved0_SHIFT                    24

/* INT :: PeriphIRQMASK0 :: EPHY_IRQB [23:23] */
#define BCHP_INT_PeriphIRQMASK0_EPHY_IRQB_MASK                     0x00800000
#define BCHP_INT_PeriphIRQMASK0_EPHY_IRQB_SHIFT                    23

/* INT :: PeriphIRQMASK0 :: OB_OB_IRQ [22:22] */
#define BCHP_INT_PeriphIRQMASK0_OB_OB_IRQ_MASK                     0x00400000
#define BCHP_INT_PeriphIRQMASK0_OB_OB_IRQ_SHIFT                    22

/* INT :: PeriphIRQMASK0 :: DAVIC_IRQ [21:21] */
#define BCHP_INT_PeriphIRQMASK0_DAVIC_IRQ_MASK                     0x00200000
#define BCHP_INT_PeriphIRQMASK0_DAVIC_IRQ_SHIFT                    21

/* INT :: PeriphIRQMASK0 :: FPM_IRQ [20:20] */
#define BCHP_INT_PeriphIRQMASK0_FPM_IRQ_MASK                       0x00100000
#define BCHP_INT_PeriphIRQMASK0_FPM_IRQ_SHIFT                      20

/* INT :: PeriphIRQMASK0 :: PCM_IRQ [19:19] */
#define BCHP_INT_PeriphIRQMASK0_PCM_IRQ_MASK                       0x00080000
#define BCHP_INT_PeriphIRQMASK0_PCM_IRQ_SHIFT                      19

/* INT :: PeriphIRQMASK0 :: PCM_IUDMA_IRQ1 [18:18] */
#define BCHP_INT_PeriphIRQMASK0_PCM_IUDMA_IRQ1_MASK                0x00040000
#define BCHP_INT_PeriphIRQMASK0_PCM_IUDMA_IRQ1_SHIFT               18

/* INT :: PeriphIRQMASK0 :: PCM_IUDMA_IRQ0 [17:17] */
#define BCHP_INT_PeriphIRQMASK0_PCM_IUDMA_IRQ0_MASK                0x00020000
#define BCHP_INT_PeriphIRQMASK0_PCM_IUDMA_IRQ0_SHIFT               17

/* INT :: PeriphIRQMASK0 :: BNM_SCB_BRIDGE_IRQ [16:16] */
#define BCHP_INT_PeriphIRQMASK0_BNM_SCB_BRIDGE_IRQ_MASK            0x00010000
#define BCHP_INT_PeriphIRQMASK0_BNM_SCB_BRIDGE_IRQ_SHIFT           16

/* INT :: PeriphIRQMASK0 :: UNI_IRQ [15:15] */
#define BCHP_INT_PeriphIRQMASK0_UNI_IRQ_MASK                       0x00008000
#define BCHP_INT_PeriphIRQMASK0_UNI_IRQ_SHIFT                      15

/* INT :: PeriphIRQMASK0 :: reserved1 [14:11] */
#define BCHP_INT_PeriphIRQMASK0_reserved1_MASK                     0x00007800
#define BCHP_INT_PeriphIRQMASK0_reserved1_SHIFT                    11

/* INT :: PeriphIRQMASK0 :: UBUS_STAT_IRQ [10:10] */
#define BCHP_INT_PeriphIRQMASK0_UBUS_STAT_IRQ_MASK                 0x00000400
#define BCHP_INT_PeriphIRQMASK0_UBUS_STAT_IRQ_SHIFT                10

/* INT :: PeriphIRQMASK0 :: PERIPH_ERROR_DETECT [09:09] */
#define BCHP_INT_PeriphIRQMASK0_PERIPH_ERROR_DETECT_MASK           0x00000200
#define BCHP_INT_PeriphIRQMASK0_PERIPH_ERROR_DETECT_SHIFT          9

/* INT :: PeriphIRQMASK0 :: RING_OSC_IRQ [08:08] */
#define BCHP_INT_PeriphIRQMASK0_RING_OSC_IRQ_MASK                  0x00000100
#define BCHP_INT_PeriphIRQMASK0_RING_OSC_IRQ_SHIFT                 8

/* INT :: PeriphIRQMASK0 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PeriphIRQMASK0_HS_SPI_IRQ_MASK                    0x00000080
#define BCHP_INT_PeriphIRQMASK0_HS_SPI_IRQ_SHIFT                   7

/* INT :: PeriphIRQMASK0 :: I2C1_IRQ [06:06] */
#define BCHP_INT_PeriphIRQMASK0_I2C1_IRQ_MASK                      0x00000040
#define BCHP_INT_PeriphIRQMASK0_I2C1_IRQ_SHIFT                     6

/* INT :: PeriphIRQMASK0 :: I2C0_IRQ [05:05] */
#define BCHP_INT_PeriphIRQMASK0_I2C0_IRQ_MASK                      0x00000020
#define BCHP_INT_PeriphIRQMASK0_I2C0_IRQ_SHIFT                     5

/* INT :: PeriphIRQMASK0 :: reserved2 [04:03] */
#define BCHP_INT_PeriphIRQMASK0_reserved2_MASK                     0x00000018
#define BCHP_INT_PeriphIRQMASK0_reserved2_SHIFT                    3

/* INT :: PeriphIRQMASK0 :: UARTIRQ [02:02] */
#define BCHP_INT_PeriphIRQMASK0_UARTIRQ_MASK                       0x00000004
#define BCHP_INT_PeriphIRQMASK0_UARTIRQ_SHIFT                      2

/* INT :: PeriphIRQMASK0 :: reserved3 [01:01] */
#define BCHP_INT_PeriphIRQMASK0_reserved3_MASK                     0x00000002
#define BCHP_INT_PeriphIRQMASK0_reserved3_SHIFT                    1

/* INT :: PeriphIRQMASK0 :: TIMRIRQ [00:00] */
#define BCHP_INT_PeriphIRQMASK0_TIMRIRQ_MASK                       0x00000001
#define BCHP_INT_PeriphIRQMASK0_TIMRIRQ_SHIFT                      0

/***************************************************************************
 *PeriphIRQSTATUS0 - Periph Interrupt Status Register0
 ***************************************************************************/
/* INT :: PeriphIRQSTATUS0 :: EXT_IRQ [31:31] */
#define BCHP_INT_PeriphIRQSTATUS0_EXT_IRQ_MASK                     0x80000000
#define BCHP_INT_PeriphIRQSTATUS0_EXT_IRQ_SHIFT                    31

/* INT :: PeriphIRQSTATUS0 :: reserved0 [30:24] */
#define BCHP_INT_PeriphIRQSTATUS0_reserved0_MASK                   0x7f000000
#define BCHP_INT_PeriphIRQSTATUS0_reserved0_SHIFT                  24

/* INT :: PeriphIRQSTATUS0 :: EPHY_IRQB [23:23] */
#define BCHP_INT_PeriphIRQSTATUS0_EPHY_IRQB_MASK                   0x00800000
#define BCHP_INT_PeriphIRQSTATUS0_EPHY_IRQB_SHIFT                  23

/* INT :: PeriphIRQSTATUS0 :: OB_OB_IRQ [22:22] */
#define BCHP_INT_PeriphIRQSTATUS0_OB_OB_IRQ_MASK                   0x00400000
#define BCHP_INT_PeriphIRQSTATUS0_OB_OB_IRQ_SHIFT                  22

/* INT :: PeriphIRQSTATUS0 :: DAVIC_IRQ [21:21] */
#define BCHP_INT_PeriphIRQSTATUS0_DAVIC_IRQ_MASK                   0x00200000
#define BCHP_INT_PeriphIRQSTATUS0_DAVIC_IRQ_SHIFT                  21

/* INT :: PeriphIRQSTATUS0 :: FPM_IRQ [20:20] */
#define BCHP_INT_PeriphIRQSTATUS0_FPM_IRQ_MASK                     0x00100000
#define BCHP_INT_PeriphIRQSTATUS0_FPM_IRQ_SHIFT                    20

/* INT :: PeriphIRQSTATUS0 :: PCM_IRQ [19:19] */
#define BCHP_INT_PeriphIRQSTATUS0_PCM_IRQ_MASK                     0x00080000
#define BCHP_INT_PeriphIRQSTATUS0_PCM_IRQ_SHIFT                    19

/* INT :: PeriphIRQSTATUS0 :: PCM_IUDMA_IRQ1 [18:18] */
#define BCHP_INT_PeriphIRQSTATUS0_PCM_IUDMA_IRQ1_MASK              0x00040000
#define BCHP_INT_PeriphIRQSTATUS0_PCM_IUDMA_IRQ1_SHIFT             18

/* INT :: PeriphIRQSTATUS0 :: PCM_IUDMA_IRQ0 [17:17] */
#define BCHP_INT_PeriphIRQSTATUS0_PCM_IUDMA_IRQ0_MASK              0x00020000
#define BCHP_INT_PeriphIRQSTATUS0_PCM_IUDMA_IRQ0_SHIFT             17

/* INT :: PeriphIRQSTATUS0 :: BNM_SCB_BRIDGE_IRQ [16:16] */
#define BCHP_INT_PeriphIRQSTATUS0_BNM_SCB_BRIDGE_IRQ_MASK          0x00010000
#define BCHP_INT_PeriphIRQSTATUS0_BNM_SCB_BRIDGE_IRQ_SHIFT         16

/* INT :: PeriphIRQSTATUS0 :: UNI_IRQ [15:15] */
#define BCHP_INT_PeriphIRQSTATUS0_UNI_IRQ_MASK                     0x00008000
#define BCHP_INT_PeriphIRQSTATUS0_UNI_IRQ_SHIFT                    15

/* INT :: PeriphIRQSTATUS0 :: reserved1 [14:11] */
#define BCHP_INT_PeriphIRQSTATUS0_reserved1_MASK                   0x00007800
#define BCHP_INT_PeriphIRQSTATUS0_reserved1_SHIFT                  11

/* INT :: PeriphIRQSTATUS0 :: UBUS_STAT_IRQ [10:10] */
#define BCHP_INT_PeriphIRQSTATUS0_UBUS_STAT_IRQ_MASK               0x00000400
#define BCHP_INT_PeriphIRQSTATUS0_UBUS_STAT_IRQ_SHIFT              10

/* INT :: PeriphIRQSTATUS0 :: PERIPH_ERROR_DETECT [09:09] */
#define BCHP_INT_PeriphIRQSTATUS0_PERIPH_ERROR_DETECT_MASK         0x00000200
#define BCHP_INT_PeriphIRQSTATUS0_PERIPH_ERROR_DETECT_SHIFT        9

/* INT :: PeriphIRQSTATUS0 :: RING_OSC_IRQ [08:08] */
#define BCHP_INT_PeriphIRQSTATUS0_RING_OSC_IRQ_MASK                0x00000100
#define BCHP_INT_PeriphIRQSTATUS0_RING_OSC_IRQ_SHIFT               8

/* INT :: PeriphIRQSTATUS0 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PeriphIRQSTATUS0_HS_SPI_IRQ_MASK                  0x00000080
#define BCHP_INT_PeriphIRQSTATUS0_HS_SPI_IRQ_SHIFT                 7

/* INT :: PeriphIRQSTATUS0 :: I2C1_IRQ [06:06] */
#define BCHP_INT_PeriphIRQSTATUS0_I2C1_IRQ_MASK                    0x00000040
#define BCHP_INT_PeriphIRQSTATUS0_I2C1_IRQ_SHIFT                   6

/* INT :: PeriphIRQSTATUS0 :: I2C0_IRQ [05:05] */
#define BCHP_INT_PeriphIRQSTATUS0_I2C0_IRQ_MASK                    0x00000020
#define BCHP_INT_PeriphIRQSTATUS0_I2C0_IRQ_SHIFT                   5

/* INT :: PeriphIRQSTATUS0 :: reserved2 [04:03] */
#define BCHP_INT_PeriphIRQSTATUS0_reserved2_MASK                   0x00000018
#define BCHP_INT_PeriphIRQSTATUS0_reserved2_SHIFT                  3

/* INT :: PeriphIRQSTATUS0 :: UARTIRQ [02:02] */
#define BCHP_INT_PeriphIRQSTATUS0_UARTIRQ_MASK                     0x00000004
#define BCHP_INT_PeriphIRQSTATUS0_UARTIRQ_SHIFT                    2

/* INT :: PeriphIRQSTATUS0 :: reserved3 [01:01] */
#define BCHP_INT_PeriphIRQSTATUS0_reserved3_MASK                   0x00000002
#define BCHP_INT_PeriphIRQSTATUS0_reserved3_SHIFT                  1

/* INT :: PeriphIRQSTATUS0 :: TIMRIRQ [00:00] */
#define BCHP_INT_PeriphIRQSTATUS0_TIMRIRQ_MASK                     0x00000001
#define BCHP_INT_PeriphIRQSTATUS0_TIMRIRQ_SHIFT                    0

/***************************************************************************
 *PeriphIRQMASK1 - Periph Interrupt Mask Register1
 ***************************************************************************/
/* INT :: PeriphIRQMASK1 :: EXT_IRQ [31:31] */
#define BCHP_INT_PeriphIRQMASK1_EXT_IRQ_MASK                       0x80000000
#define BCHP_INT_PeriphIRQMASK1_EXT_IRQ_SHIFT                      31

/* INT :: PeriphIRQMASK1 :: reserved0 [30:24] */
#define BCHP_INT_PeriphIRQMASK1_reserved0_MASK                     0x7f000000
#define BCHP_INT_PeriphIRQMASK1_reserved0_SHIFT                    24

/* INT :: PeriphIRQMASK1 :: EPHY_IRQB [23:23] */
#define BCHP_INT_PeriphIRQMASK1_EPHY_IRQB_MASK                     0x00800000
#define BCHP_INT_PeriphIRQMASK1_EPHY_IRQB_SHIFT                    23

/* INT :: PeriphIRQMASK1 :: OB_OB_IRQ [22:22] */
#define BCHP_INT_PeriphIRQMASK1_OB_OB_IRQ_MASK                     0x00400000
#define BCHP_INT_PeriphIRQMASK1_OB_OB_IRQ_SHIFT                    22

/* INT :: PeriphIRQMASK1 :: DAVIC_IRQ [21:21] */
#define BCHP_INT_PeriphIRQMASK1_DAVIC_IRQ_MASK                     0x00200000
#define BCHP_INT_PeriphIRQMASK1_DAVIC_IRQ_SHIFT                    21

/* INT :: PeriphIRQMASK1 :: FPM_IRQ [20:20] */
#define BCHP_INT_PeriphIRQMASK1_FPM_IRQ_MASK                       0x00100000
#define BCHP_INT_PeriphIRQMASK1_FPM_IRQ_SHIFT                      20

/* INT :: PeriphIRQMASK1 :: PCM_IRQ [19:19] */
#define BCHP_INT_PeriphIRQMASK1_PCM_IRQ_MASK                       0x00080000
#define BCHP_INT_PeriphIRQMASK1_PCM_IRQ_SHIFT                      19

/* INT :: PeriphIRQMASK1 :: PCM_IUDMA_IRQ1 [18:18] */
#define BCHP_INT_PeriphIRQMASK1_PCM_IUDMA_IRQ1_MASK                0x00040000
#define BCHP_INT_PeriphIRQMASK1_PCM_IUDMA_IRQ1_SHIFT               18

/* INT :: PeriphIRQMASK1 :: PCM_IUDMA_IRQ0 [17:17] */
#define BCHP_INT_PeriphIRQMASK1_PCM_IUDMA_IRQ0_MASK                0x00020000
#define BCHP_INT_PeriphIRQMASK1_PCM_IUDMA_IRQ0_SHIFT               17

/* INT :: PeriphIRQMASK1 :: BNM_SCB_BRIDGE_IRQ [16:16] */
#define BCHP_INT_PeriphIRQMASK1_BNM_SCB_BRIDGE_IRQ_MASK            0x00010000
#define BCHP_INT_PeriphIRQMASK1_BNM_SCB_BRIDGE_IRQ_SHIFT           16

/* INT :: PeriphIRQMASK1 :: UNI_IRQ [15:15] */
#define BCHP_INT_PeriphIRQMASK1_UNI_IRQ_MASK                       0x00008000
#define BCHP_INT_PeriphIRQMASK1_UNI_IRQ_SHIFT                      15

/* INT :: PeriphIRQMASK1 :: reserved1 [14:11] */
#define BCHP_INT_PeriphIRQMASK1_reserved1_MASK                     0x00007800
#define BCHP_INT_PeriphIRQMASK1_reserved1_SHIFT                    11

/* INT :: PeriphIRQMASK1 :: UBUS_STAT_IRQ [10:10] */
#define BCHP_INT_PeriphIRQMASK1_UBUS_STAT_IRQ_MASK                 0x00000400
#define BCHP_INT_PeriphIRQMASK1_UBUS_STAT_IRQ_SHIFT                10

/* INT :: PeriphIRQMASK1 :: PERIPH_ERROR_DETECT [09:09] */
#define BCHP_INT_PeriphIRQMASK1_PERIPH_ERROR_DETECT_MASK           0x00000200
#define BCHP_INT_PeriphIRQMASK1_PERIPH_ERROR_DETECT_SHIFT          9

/* INT :: PeriphIRQMASK1 :: RING_OSC_IRQ [08:08] */
#define BCHP_INT_PeriphIRQMASK1_RING_OSC_IRQ_MASK                  0x00000100
#define BCHP_INT_PeriphIRQMASK1_RING_OSC_IRQ_SHIFT                 8

/* INT :: PeriphIRQMASK1 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PeriphIRQMASK1_HS_SPI_IRQ_MASK                    0x00000080
#define BCHP_INT_PeriphIRQMASK1_HS_SPI_IRQ_SHIFT                   7

/* INT :: PeriphIRQMASK1 :: I2C1_IRQ [06:06] */
#define BCHP_INT_PeriphIRQMASK1_I2C1_IRQ_MASK                      0x00000040
#define BCHP_INT_PeriphIRQMASK1_I2C1_IRQ_SHIFT                     6

/* INT :: PeriphIRQMASK1 :: I2C0_IRQ [05:05] */
#define BCHP_INT_PeriphIRQMASK1_I2C0_IRQ_MASK                      0x00000020
#define BCHP_INT_PeriphIRQMASK1_I2C0_IRQ_SHIFT                     5

/* INT :: PeriphIRQMASK1 :: reserved2 [04:03] */
#define BCHP_INT_PeriphIRQMASK1_reserved2_MASK                     0x00000018
#define BCHP_INT_PeriphIRQMASK1_reserved2_SHIFT                    3

/* INT :: PeriphIRQMASK1 :: UARTIRQ [02:02] */
#define BCHP_INT_PeriphIRQMASK1_UARTIRQ_MASK                       0x00000004
#define BCHP_INT_PeriphIRQMASK1_UARTIRQ_SHIFT                      2

/* INT :: PeriphIRQMASK1 :: reserved3 [01:01] */
#define BCHP_INT_PeriphIRQMASK1_reserved3_MASK                     0x00000002
#define BCHP_INT_PeriphIRQMASK1_reserved3_SHIFT                    1

/* INT :: PeriphIRQMASK1 :: TIMRIRQ [00:00] */
#define BCHP_INT_PeriphIRQMASK1_TIMRIRQ_MASK                       0x00000001
#define BCHP_INT_PeriphIRQMASK1_TIMRIRQ_SHIFT                      0

/***************************************************************************
 *PeriphIRQSTATUS1 - Periph Interrupt Status Register1
 ***************************************************************************/
/* INT :: PeriphIRQSTATUS1 :: EXT_IRQ [31:31] */
#define BCHP_INT_PeriphIRQSTATUS1_EXT_IRQ_MASK                     0x80000000
#define BCHP_INT_PeriphIRQSTATUS1_EXT_IRQ_SHIFT                    31

/* INT :: PeriphIRQSTATUS1 :: reserved0 [30:24] */
#define BCHP_INT_PeriphIRQSTATUS1_reserved0_MASK                   0x7f000000
#define BCHP_INT_PeriphIRQSTATUS1_reserved0_SHIFT                  24

/* INT :: PeriphIRQSTATUS1 :: EPHY_IRQB [23:23] */
#define BCHP_INT_PeriphIRQSTATUS1_EPHY_IRQB_MASK                   0x00800000
#define BCHP_INT_PeriphIRQSTATUS1_EPHY_IRQB_SHIFT                  23

/* INT :: PeriphIRQSTATUS1 :: OB_OB_IRQ [22:22] */
#define BCHP_INT_PeriphIRQSTATUS1_OB_OB_IRQ_MASK                   0x00400000
#define BCHP_INT_PeriphIRQSTATUS1_OB_OB_IRQ_SHIFT                  22

/* INT :: PeriphIRQSTATUS1 :: DAVIC_IRQ [21:21] */
#define BCHP_INT_PeriphIRQSTATUS1_DAVIC_IRQ_MASK                   0x00200000
#define BCHP_INT_PeriphIRQSTATUS1_DAVIC_IRQ_SHIFT                  21

/* INT :: PeriphIRQSTATUS1 :: FPM_IRQ [20:20] */
#define BCHP_INT_PeriphIRQSTATUS1_FPM_IRQ_MASK                     0x00100000
#define BCHP_INT_PeriphIRQSTATUS1_FPM_IRQ_SHIFT                    20

/* INT :: PeriphIRQSTATUS1 :: PCM_IRQ [19:19] */
#define BCHP_INT_PeriphIRQSTATUS1_PCM_IRQ_MASK                     0x00080000
#define BCHP_INT_PeriphIRQSTATUS1_PCM_IRQ_SHIFT                    19

/* INT :: PeriphIRQSTATUS1 :: PCM_IUDMA_IRQ1 [18:18] */
#define BCHP_INT_PeriphIRQSTATUS1_PCM_IUDMA_IRQ1_MASK              0x00040000
#define BCHP_INT_PeriphIRQSTATUS1_PCM_IUDMA_IRQ1_SHIFT             18

/* INT :: PeriphIRQSTATUS1 :: PCM_IUDMA_IRQ0 [17:17] */
#define BCHP_INT_PeriphIRQSTATUS1_PCM_IUDMA_IRQ0_MASK              0x00020000
#define BCHP_INT_PeriphIRQSTATUS1_PCM_IUDMA_IRQ0_SHIFT             17

/* INT :: PeriphIRQSTATUS1 :: BNM_SCB_BRIDGE_IRQ [16:16] */
#define BCHP_INT_PeriphIRQSTATUS1_BNM_SCB_BRIDGE_IRQ_MASK          0x00010000
#define BCHP_INT_PeriphIRQSTATUS1_BNM_SCB_BRIDGE_IRQ_SHIFT         16

/* INT :: PeriphIRQSTATUS1 :: UNI_IRQ [15:15] */
#define BCHP_INT_PeriphIRQSTATUS1_UNI_IRQ_MASK                     0x00008000
#define BCHP_INT_PeriphIRQSTATUS1_UNI_IRQ_SHIFT                    15

/* INT :: PeriphIRQSTATUS1 :: reserved1 [14:11] */
#define BCHP_INT_PeriphIRQSTATUS1_reserved1_MASK                   0x00007800
#define BCHP_INT_PeriphIRQSTATUS1_reserved1_SHIFT                  11

/* INT :: PeriphIRQSTATUS1 :: UBUS_STAT_IRQ [10:10] */
#define BCHP_INT_PeriphIRQSTATUS1_UBUS_STAT_IRQ_MASK               0x00000400
#define BCHP_INT_PeriphIRQSTATUS1_UBUS_STAT_IRQ_SHIFT              10

/* INT :: PeriphIRQSTATUS1 :: PERIPH_ERROR_DETECT [09:09] */
#define BCHP_INT_PeriphIRQSTATUS1_PERIPH_ERROR_DETECT_MASK         0x00000200
#define BCHP_INT_PeriphIRQSTATUS1_PERIPH_ERROR_DETECT_SHIFT        9

/* INT :: PeriphIRQSTATUS1 :: RING_OSC_IRQ [08:08] */
#define BCHP_INT_PeriphIRQSTATUS1_RING_OSC_IRQ_MASK                0x00000100
#define BCHP_INT_PeriphIRQSTATUS1_RING_OSC_IRQ_SHIFT               8

/* INT :: PeriphIRQSTATUS1 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PeriphIRQSTATUS1_HS_SPI_IRQ_MASK                  0x00000080
#define BCHP_INT_PeriphIRQSTATUS1_HS_SPI_IRQ_SHIFT                 7

/* INT :: PeriphIRQSTATUS1 :: I2C1_IRQ [06:06] */
#define BCHP_INT_PeriphIRQSTATUS1_I2C1_IRQ_MASK                    0x00000040
#define BCHP_INT_PeriphIRQSTATUS1_I2C1_IRQ_SHIFT                   6

/* INT :: PeriphIRQSTATUS1 :: I2C0_IRQ [05:05] */
#define BCHP_INT_PeriphIRQSTATUS1_I2C0_IRQ_MASK                    0x00000020
#define BCHP_INT_PeriphIRQSTATUS1_I2C0_IRQ_SHIFT                   5

/* INT :: PeriphIRQSTATUS1 :: reserved2 [04:03] */
#define BCHP_INT_PeriphIRQSTATUS1_reserved2_MASK                   0x00000018
#define BCHP_INT_PeriphIRQSTATUS1_reserved2_SHIFT                  3

/* INT :: PeriphIRQSTATUS1 :: UARTIRQ [02:02] */
#define BCHP_INT_PeriphIRQSTATUS1_UARTIRQ_MASK                     0x00000004
#define BCHP_INT_PeriphIRQSTATUS1_UARTIRQ_SHIFT                    2

/* INT :: PeriphIRQSTATUS1 :: reserved3 [01:01] */
#define BCHP_INT_PeriphIRQSTATUS1_reserved3_MASK                   0x00000002
#define BCHP_INT_PeriphIRQSTATUS1_reserved3_SHIFT                  1

/* INT :: PeriphIRQSTATUS1 :: TIMRIRQ [00:00] */
#define BCHP_INT_PeriphIRQSTATUS1_TIMRIRQ_MASK                     0x00000001
#define BCHP_INT_PeriphIRQSTATUS1_TIMRIRQ_SHIFT                    0

/***************************************************************************
 *PeriphIRQMASK2 - Periph Interrupt Mask Register2
 ***************************************************************************/
/* INT :: PeriphIRQMASK2 :: EXT_IRQ [31:31] */
#define BCHP_INT_PeriphIRQMASK2_EXT_IRQ_MASK                       0x80000000
#define BCHP_INT_PeriphIRQMASK2_EXT_IRQ_SHIFT                      31

/* INT :: PeriphIRQMASK2 :: reserved0 [30:24] */
#define BCHP_INT_PeriphIRQMASK2_reserved0_MASK                     0x7f000000
#define BCHP_INT_PeriphIRQMASK2_reserved0_SHIFT                    24

/* INT :: PeriphIRQMASK2 :: EPHY_IRQB [23:23] */
#define BCHP_INT_PeriphIRQMASK2_EPHY_IRQB_MASK                     0x00800000
#define BCHP_INT_PeriphIRQMASK2_EPHY_IRQB_SHIFT                    23

/* INT :: PeriphIRQMASK2 :: OB_OB_IRQ [22:22] */
#define BCHP_INT_PeriphIRQMASK2_OB_OB_IRQ_MASK                     0x00400000
#define BCHP_INT_PeriphIRQMASK2_OB_OB_IRQ_SHIFT                    22

/* INT :: PeriphIRQMASK2 :: DAVIC_IRQ [21:21] */
#define BCHP_INT_PeriphIRQMASK2_DAVIC_IRQ_MASK                     0x00200000
#define BCHP_INT_PeriphIRQMASK2_DAVIC_IRQ_SHIFT                    21

/* INT :: PeriphIRQMASK2 :: FPM_IRQ [20:20] */
#define BCHP_INT_PeriphIRQMASK2_FPM_IRQ_MASK                       0x00100000
#define BCHP_INT_PeriphIRQMASK2_FPM_IRQ_SHIFT                      20

/* INT :: PeriphIRQMASK2 :: PCM_IRQ [19:19] */
#define BCHP_INT_PeriphIRQMASK2_PCM_IRQ_MASK                       0x00080000
#define BCHP_INT_PeriphIRQMASK2_PCM_IRQ_SHIFT                      19

/* INT :: PeriphIRQMASK2 :: PCM_IUDMA_IRQ1 [18:18] */
#define BCHP_INT_PeriphIRQMASK2_PCM_IUDMA_IRQ1_MASK                0x00040000
#define BCHP_INT_PeriphIRQMASK2_PCM_IUDMA_IRQ1_SHIFT               18

/* INT :: PeriphIRQMASK2 :: PCM_IUDMA_IRQ0 [17:17] */
#define BCHP_INT_PeriphIRQMASK2_PCM_IUDMA_IRQ0_MASK                0x00020000
#define BCHP_INT_PeriphIRQMASK2_PCM_IUDMA_IRQ0_SHIFT               17

/* INT :: PeriphIRQMASK2 :: BNM_SCB_BRIDGE_IRQ [16:16] */
#define BCHP_INT_PeriphIRQMASK2_BNM_SCB_BRIDGE_IRQ_MASK            0x00010000
#define BCHP_INT_PeriphIRQMASK2_BNM_SCB_BRIDGE_IRQ_SHIFT           16

/* INT :: PeriphIRQMASK2 :: UNI_IRQ [15:15] */
#define BCHP_INT_PeriphIRQMASK2_UNI_IRQ_MASK                       0x00008000
#define BCHP_INT_PeriphIRQMASK2_UNI_IRQ_SHIFT                      15

/* INT :: PeriphIRQMASK2 :: reserved1 [14:11] */
#define BCHP_INT_PeriphIRQMASK2_reserved1_MASK                     0x00007800
#define BCHP_INT_PeriphIRQMASK2_reserved1_SHIFT                    11

/* INT :: PeriphIRQMASK2 :: UBUS_STAT_IRQ [10:10] */
#define BCHP_INT_PeriphIRQMASK2_UBUS_STAT_IRQ_MASK                 0x00000400
#define BCHP_INT_PeriphIRQMASK2_UBUS_STAT_IRQ_SHIFT                10

/* INT :: PeriphIRQMASK2 :: PERIPH_ERROR_DETECT [09:09] */
#define BCHP_INT_PeriphIRQMASK2_PERIPH_ERROR_DETECT_MASK           0x00000200
#define BCHP_INT_PeriphIRQMASK2_PERIPH_ERROR_DETECT_SHIFT          9

/* INT :: PeriphIRQMASK2 :: RING_OSC_IRQ [08:08] */
#define BCHP_INT_PeriphIRQMASK2_RING_OSC_IRQ_MASK                  0x00000100
#define BCHP_INT_PeriphIRQMASK2_RING_OSC_IRQ_SHIFT                 8

/* INT :: PeriphIRQMASK2 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PeriphIRQMASK2_HS_SPI_IRQ_MASK                    0x00000080
#define BCHP_INT_PeriphIRQMASK2_HS_SPI_IRQ_SHIFT                   7

/* INT :: PeriphIRQMASK2 :: I2C1_IRQ [06:06] */
#define BCHP_INT_PeriphIRQMASK2_I2C1_IRQ_MASK                      0x00000040
#define BCHP_INT_PeriphIRQMASK2_I2C1_IRQ_SHIFT                     6

/* INT :: PeriphIRQMASK2 :: I2C0_IRQ [05:05] */
#define BCHP_INT_PeriphIRQMASK2_I2C0_IRQ_MASK                      0x00000020
#define BCHP_INT_PeriphIRQMASK2_I2C0_IRQ_SHIFT                     5

/* INT :: PeriphIRQMASK2 :: reserved2 [04:03] */
#define BCHP_INT_PeriphIRQMASK2_reserved2_MASK                     0x00000018
#define BCHP_INT_PeriphIRQMASK2_reserved2_SHIFT                    3

/* INT :: PeriphIRQMASK2 :: UARTIRQ [02:02] */
#define BCHP_INT_PeriphIRQMASK2_UARTIRQ_MASK                       0x00000004
#define BCHP_INT_PeriphIRQMASK2_UARTIRQ_SHIFT                      2

/* INT :: PeriphIRQMASK2 :: reserved3 [01:01] */
#define BCHP_INT_PeriphIRQMASK2_reserved3_MASK                     0x00000002
#define BCHP_INT_PeriphIRQMASK2_reserved3_SHIFT                    1

/* INT :: PeriphIRQMASK2 :: TIMRIRQ [00:00] */
#define BCHP_INT_PeriphIRQMASK2_TIMRIRQ_MASK                       0x00000001
#define BCHP_INT_PeriphIRQMASK2_TIMRIRQ_SHIFT                      0

/***************************************************************************
 *PeriphIRQSTATUS2 - Periph Interrupt Status Register2
 ***************************************************************************/
/* INT :: PeriphIRQSTATUS2 :: EXT_IRQ [31:31] */
#define BCHP_INT_PeriphIRQSTATUS2_EXT_IRQ_MASK                     0x80000000
#define BCHP_INT_PeriphIRQSTATUS2_EXT_IRQ_SHIFT                    31

/* INT :: PeriphIRQSTATUS2 :: reserved0 [30:24] */
#define BCHP_INT_PeriphIRQSTATUS2_reserved0_MASK                   0x7f000000
#define BCHP_INT_PeriphIRQSTATUS2_reserved0_SHIFT                  24

/* INT :: PeriphIRQSTATUS2 :: EPHY_IRQB [23:23] */
#define BCHP_INT_PeriphIRQSTATUS2_EPHY_IRQB_MASK                   0x00800000
#define BCHP_INT_PeriphIRQSTATUS2_EPHY_IRQB_SHIFT                  23

/* INT :: PeriphIRQSTATUS2 :: OB_OB_IRQ [22:22] */
#define BCHP_INT_PeriphIRQSTATUS2_OB_OB_IRQ_MASK                   0x00400000
#define BCHP_INT_PeriphIRQSTATUS2_OB_OB_IRQ_SHIFT                  22

/* INT :: PeriphIRQSTATUS2 :: DAVIC_IRQ [21:21] */
#define BCHP_INT_PeriphIRQSTATUS2_DAVIC_IRQ_MASK                   0x00200000
#define BCHP_INT_PeriphIRQSTATUS2_DAVIC_IRQ_SHIFT                  21

/* INT :: PeriphIRQSTATUS2 :: FPM_IRQ [20:20] */
#define BCHP_INT_PeriphIRQSTATUS2_FPM_IRQ_MASK                     0x00100000
#define BCHP_INT_PeriphIRQSTATUS2_FPM_IRQ_SHIFT                    20

/* INT :: PeriphIRQSTATUS2 :: PCM_IRQ [19:19] */
#define BCHP_INT_PeriphIRQSTATUS2_PCM_IRQ_MASK                     0x00080000
#define BCHP_INT_PeriphIRQSTATUS2_PCM_IRQ_SHIFT                    19

/* INT :: PeriphIRQSTATUS2 :: PCM_IUDMA_IRQ1 [18:18] */
#define BCHP_INT_PeriphIRQSTATUS2_PCM_IUDMA_IRQ1_MASK              0x00040000
#define BCHP_INT_PeriphIRQSTATUS2_PCM_IUDMA_IRQ1_SHIFT             18

/* INT :: PeriphIRQSTATUS2 :: PCM_IUDMA_IRQ0 [17:17] */
#define BCHP_INT_PeriphIRQSTATUS2_PCM_IUDMA_IRQ0_MASK              0x00020000
#define BCHP_INT_PeriphIRQSTATUS2_PCM_IUDMA_IRQ0_SHIFT             17

/* INT :: PeriphIRQSTATUS2 :: BNM_SCB_BRIDGE_IRQ [16:16] */
#define BCHP_INT_PeriphIRQSTATUS2_BNM_SCB_BRIDGE_IRQ_MASK          0x00010000
#define BCHP_INT_PeriphIRQSTATUS2_BNM_SCB_BRIDGE_IRQ_SHIFT         16

/* INT :: PeriphIRQSTATUS2 :: UNI_IRQ [15:15] */
#define BCHP_INT_PeriphIRQSTATUS2_UNI_IRQ_MASK                     0x00008000
#define BCHP_INT_PeriphIRQSTATUS2_UNI_IRQ_SHIFT                    15

/* INT :: PeriphIRQSTATUS2 :: reserved1 [14:11] */
#define BCHP_INT_PeriphIRQSTATUS2_reserved1_MASK                   0x00007800
#define BCHP_INT_PeriphIRQSTATUS2_reserved1_SHIFT                  11

/* INT :: PeriphIRQSTATUS2 :: UBUS_STAT_IRQ [10:10] */
#define BCHP_INT_PeriphIRQSTATUS2_UBUS_STAT_IRQ_MASK               0x00000400
#define BCHP_INT_PeriphIRQSTATUS2_UBUS_STAT_IRQ_SHIFT              10

/* INT :: PeriphIRQSTATUS2 :: PERIPH_ERROR_DETECT [09:09] */
#define BCHP_INT_PeriphIRQSTATUS2_PERIPH_ERROR_DETECT_MASK         0x00000200
#define BCHP_INT_PeriphIRQSTATUS2_PERIPH_ERROR_DETECT_SHIFT        9

/* INT :: PeriphIRQSTATUS2 :: RING_OSC_IRQ [08:08] */
#define BCHP_INT_PeriphIRQSTATUS2_RING_OSC_IRQ_MASK                0x00000100
#define BCHP_INT_PeriphIRQSTATUS2_RING_OSC_IRQ_SHIFT               8

/* INT :: PeriphIRQSTATUS2 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PeriphIRQSTATUS2_HS_SPI_IRQ_MASK                  0x00000080
#define BCHP_INT_PeriphIRQSTATUS2_HS_SPI_IRQ_SHIFT                 7

/* INT :: PeriphIRQSTATUS2 :: I2C1_IRQ [06:06] */
#define BCHP_INT_PeriphIRQSTATUS2_I2C1_IRQ_MASK                    0x00000040
#define BCHP_INT_PeriphIRQSTATUS2_I2C1_IRQ_SHIFT                   6

/* INT :: PeriphIRQSTATUS2 :: I2C0_IRQ [05:05] */
#define BCHP_INT_PeriphIRQSTATUS2_I2C0_IRQ_MASK                    0x00000020
#define BCHP_INT_PeriphIRQSTATUS2_I2C0_IRQ_SHIFT                   5

/* INT :: PeriphIRQSTATUS2 :: reserved2 [04:03] */
#define BCHP_INT_PeriphIRQSTATUS2_reserved2_MASK                   0x00000018
#define BCHP_INT_PeriphIRQSTATUS2_reserved2_SHIFT                  3

/* INT :: PeriphIRQSTATUS2 :: UARTIRQ [02:02] */
#define BCHP_INT_PeriphIRQSTATUS2_UARTIRQ_MASK                     0x00000004
#define BCHP_INT_PeriphIRQSTATUS2_UARTIRQ_SHIFT                    2

/* INT :: PeriphIRQSTATUS2 :: reserved3 [01:01] */
#define BCHP_INT_PeriphIRQSTATUS2_reserved3_MASK                   0x00000002
#define BCHP_INT_PeriphIRQSTATUS2_reserved3_SHIFT                  1

/* INT :: PeriphIRQSTATUS2 :: TIMRIRQ [00:00] */
#define BCHP_INT_PeriphIRQSTATUS2_TIMRIRQ_MASK                     0x00000001
#define BCHP_INT_PeriphIRQSTATUS2_TIMRIRQ_SHIFT                    0

/***************************************************************************
 *PeriphIRQMASK3 - Periph Interrupt Mask Register3
 ***************************************************************************/
/* INT :: PeriphIRQMASK3 :: EXT_IRQ [31:31] */
#define BCHP_INT_PeriphIRQMASK3_EXT_IRQ_MASK                       0x80000000
#define BCHP_INT_PeriphIRQMASK3_EXT_IRQ_SHIFT                      31

/* INT :: PeriphIRQMASK3 :: reserved0 [30:24] */
#define BCHP_INT_PeriphIRQMASK3_reserved0_MASK                     0x7f000000
#define BCHP_INT_PeriphIRQMASK3_reserved0_SHIFT                    24

/* INT :: PeriphIRQMASK3 :: EPHY_IRQB [23:23] */
#define BCHP_INT_PeriphIRQMASK3_EPHY_IRQB_MASK                     0x00800000
#define BCHP_INT_PeriphIRQMASK3_EPHY_IRQB_SHIFT                    23

/* INT :: PeriphIRQMASK3 :: OB_OB_IRQ [22:22] */
#define BCHP_INT_PeriphIRQMASK3_OB_OB_IRQ_MASK                     0x00400000
#define BCHP_INT_PeriphIRQMASK3_OB_OB_IRQ_SHIFT                    22

/* INT :: PeriphIRQMASK3 :: DAVIC_IRQ [21:21] */
#define BCHP_INT_PeriphIRQMASK3_DAVIC_IRQ_MASK                     0x00200000
#define BCHP_INT_PeriphIRQMASK3_DAVIC_IRQ_SHIFT                    21

/* INT :: PeriphIRQMASK3 :: FPM_IRQ [20:20] */
#define BCHP_INT_PeriphIRQMASK3_FPM_IRQ_MASK                       0x00100000
#define BCHP_INT_PeriphIRQMASK3_FPM_IRQ_SHIFT                      20

/* INT :: PeriphIRQMASK3 :: PCM_IRQ [19:19] */
#define BCHP_INT_PeriphIRQMASK3_PCM_IRQ_MASK                       0x00080000
#define BCHP_INT_PeriphIRQMASK3_PCM_IRQ_SHIFT                      19

/* INT :: PeriphIRQMASK3 :: PCM_IUDMA_IRQ1 [18:18] */
#define BCHP_INT_PeriphIRQMASK3_PCM_IUDMA_IRQ1_MASK                0x00040000
#define BCHP_INT_PeriphIRQMASK3_PCM_IUDMA_IRQ1_SHIFT               18

/* INT :: PeriphIRQMASK3 :: PCM_IUDMA_IRQ0 [17:17] */
#define BCHP_INT_PeriphIRQMASK3_PCM_IUDMA_IRQ0_MASK                0x00020000
#define BCHP_INT_PeriphIRQMASK3_PCM_IUDMA_IRQ0_SHIFT               17

/* INT :: PeriphIRQMASK3 :: BNM_SCB_BRIDGE_IRQ [16:16] */
#define BCHP_INT_PeriphIRQMASK3_BNM_SCB_BRIDGE_IRQ_MASK            0x00010000
#define BCHP_INT_PeriphIRQMASK3_BNM_SCB_BRIDGE_IRQ_SHIFT           16

/* INT :: PeriphIRQMASK3 :: UNI_IRQ [15:15] */
#define BCHP_INT_PeriphIRQMASK3_UNI_IRQ_MASK                       0x00008000
#define BCHP_INT_PeriphIRQMASK3_UNI_IRQ_SHIFT                      15

/* INT :: PeriphIRQMASK3 :: reserved1 [14:11] */
#define BCHP_INT_PeriphIRQMASK3_reserved1_MASK                     0x00007800
#define BCHP_INT_PeriphIRQMASK3_reserved1_SHIFT                    11

/* INT :: PeriphIRQMASK3 :: UBUS_STAT_IRQ [10:10] */
#define BCHP_INT_PeriphIRQMASK3_UBUS_STAT_IRQ_MASK                 0x00000400
#define BCHP_INT_PeriphIRQMASK3_UBUS_STAT_IRQ_SHIFT                10

/* INT :: PeriphIRQMASK3 :: PERIPH_ERROR_DETECT [09:09] */
#define BCHP_INT_PeriphIRQMASK3_PERIPH_ERROR_DETECT_MASK           0x00000200
#define BCHP_INT_PeriphIRQMASK3_PERIPH_ERROR_DETECT_SHIFT          9

/* INT :: PeriphIRQMASK3 :: RING_OSC_IRQ [08:08] */
#define BCHP_INT_PeriphIRQMASK3_RING_OSC_IRQ_MASK                  0x00000100
#define BCHP_INT_PeriphIRQMASK3_RING_OSC_IRQ_SHIFT                 8

/* INT :: PeriphIRQMASK3 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PeriphIRQMASK3_HS_SPI_IRQ_MASK                    0x00000080
#define BCHP_INT_PeriphIRQMASK3_HS_SPI_IRQ_SHIFT                   7

/* INT :: PeriphIRQMASK3 :: I2C1_IRQ [06:06] */
#define BCHP_INT_PeriphIRQMASK3_I2C1_IRQ_MASK                      0x00000040
#define BCHP_INT_PeriphIRQMASK3_I2C1_IRQ_SHIFT                     6

/* INT :: PeriphIRQMASK3 :: I2C0_IRQ [05:05] */
#define BCHP_INT_PeriphIRQMASK3_I2C0_IRQ_MASK                      0x00000020
#define BCHP_INT_PeriphIRQMASK3_I2C0_IRQ_SHIFT                     5

/* INT :: PeriphIRQMASK3 :: reserved2 [04:03] */
#define BCHP_INT_PeriphIRQMASK3_reserved2_MASK                     0x00000018
#define BCHP_INT_PeriphIRQMASK3_reserved2_SHIFT                    3

/* INT :: PeriphIRQMASK3 :: UARTIRQ [02:02] */
#define BCHP_INT_PeriphIRQMASK3_UARTIRQ_MASK                       0x00000004
#define BCHP_INT_PeriphIRQMASK3_UARTIRQ_SHIFT                      2

/* INT :: PeriphIRQMASK3 :: reserved3 [01:01] */
#define BCHP_INT_PeriphIRQMASK3_reserved3_MASK                     0x00000002
#define BCHP_INT_PeriphIRQMASK3_reserved3_SHIFT                    1

/* INT :: PeriphIRQMASK3 :: TIMRIRQ [00:00] */
#define BCHP_INT_PeriphIRQMASK3_TIMRIRQ_MASK                       0x00000001
#define BCHP_INT_PeriphIRQMASK3_TIMRIRQ_SHIFT                      0

/***************************************************************************
 *PeriphIRQSTATUS3 - Periph Interrupt Status Register3
 ***************************************************************************/
/* INT :: PeriphIRQSTATUS3 :: EXT_IRQ [31:31] */
#define BCHP_INT_PeriphIRQSTATUS3_EXT_IRQ_MASK                     0x80000000
#define BCHP_INT_PeriphIRQSTATUS3_EXT_IRQ_SHIFT                    31

/* INT :: PeriphIRQSTATUS3 :: reserved0 [30:24] */
#define BCHP_INT_PeriphIRQSTATUS3_reserved0_MASK                   0x7f000000
#define BCHP_INT_PeriphIRQSTATUS3_reserved0_SHIFT                  24

/* INT :: PeriphIRQSTATUS3 :: EPHY_IRQB [23:23] */
#define BCHP_INT_PeriphIRQSTATUS3_EPHY_IRQB_MASK                   0x00800000
#define BCHP_INT_PeriphIRQSTATUS3_EPHY_IRQB_SHIFT                  23

/* INT :: PeriphIRQSTATUS3 :: OB_OB_IRQ [22:22] */
#define BCHP_INT_PeriphIRQSTATUS3_OB_OB_IRQ_MASK                   0x00400000
#define BCHP_INT_PeriphIRQSTATUS3_OB_OB_IRQ_SHIFT                  22

/* INT :: PeriphIRQSTATUS3 :: DAVIC_IRQ [21:21] */
#define BCHP_INT_PeriphIRQSTATUS3_DAVIC_IRQ_MASK                   0x00200000
#define BCHP_INT_PeriphIRQSTATUS3_DAVIC_IRQ_SHIFT                  21

/* INT :: PeriphIRQSTATUS3 :: FPM_IRQ [20:20] */
#define BCHP_INT_PeriphIRQSTATUS3_FPM_IRQ_MASK                     0x00100000
#define BCHP_INT_PeriphIRQSTATUS3_FPM_IRQ_SHIFT                    20

/* INT :: PeriphIRQSTATUS3 :: PCM_IRQ [19:19] */
#define BCHP_INT_PeriphIRQSTATUS3_PCM_IRQ_MASK                     0x00080000
#define BCHP_INT_PeriphIRQSTATUS3_PCM_IRQ_SHIFT                    19

/* INT :: PeriphIRQSTATUS3 :: PCM_IUDMA_IRQ1 [18:18] */
#define BCHP_INT_PeriphIRQSTATUS3_PCM_IUDMA_IRQ1_MASK              0x00040000
#define BCHP_INT_PeriphIRQSTATUS3_PCM_IUDMA_IRQ1_SHIFT             18

/* INT :: PeriphIRQSTATUS3 :: PCM_IUDMA_IRQ0 [17:17] */
#define BCHP_INT_PeriphIRQSTATUS3_PCM_IUDMA_IRQ0_MASK              0x00020000
#define BCHP_INT_PeriphIRQSTATUS3_PCM_IUDMA_IRQ0_SHIFT             17

/* INT :: PeriphIRQSTATUS3 :: BNM_SCB_BRIDGE_IRQ [16:16] */
#define BCHP_INT_PeriphIRQSTATUS3_BNM_SCB_BRIDGE_IRQ_MASK          0x00010000
#define BCHP_INT_PeriphIRQSTATUS3_BNM_SCB_BRIDGE_IRQ_SHIFT         16

/* INT :: PeriphIRQSTATUS3 :: UNI_IRQ [15:15] */
#define BCHP_INT_PeriphIRQSTATUS3_UNI_IRQ_MASK                     0x00008000
#define BCHP_INT_PeriphIRQSTATUS3_UNI_IRQ_SHIFT                    15

/* INT :: PeriphIRQSTATUS3 :: reserved1 [14:11] */
#define BCHP_INT_PeriphIRQSTATUS3_reserved1_MASK                   0x00007800
#define BCHP_INT_PeriphIRQSTATUS3_reserved1_SHIFT                  11

/* INT :: PeriphIRQSTATUS3 :: UBUS_STAT_IRQ [10:10] */
#define BCHP_INT_PeriphIRQSTATUS3_UBUS_STAT_IRQ_MASK               0x00000400
#define BCHP_INT_PeriphIRQSTATUS3_UBUS_STAT_IRQ_SHIFT              10

/* INT :: PeriphIRQSTATUS3 :: PERIPH_ERROR_DETECT [09:09] */
#define BCHP_INT_PeriphIRQSTATUS3_PERIPH_ERROR_DETECT_MASK         0x00000200
#define BCHP_INT_PeriphIRQSTATUS3_PERIPH_ERROR_DETECT_SHIFT        9

/* INT :: PeriphIRQSTATUS3 :: RING_OSC_IRQ [08:08] */
#define BCHP_INT_PeriphIRQSTATUS3_RING_OSC_IRQ_MASK                0x00000100
#define BCHP_INT_PeriphIRQSTATUS3_RING_OSC_IRQ_SHIFT               8

/* INT :: PeriphIRQSTATUS3 :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PeriphIRQSTATUS3_HS_SPI_IRQ_MASK                  0x00000080
#define BCHP_INT_PeriphIRQSTATUS3_HS_SPI_IRQ_SHIFT                 7

/* INT :: PeriphIRQSTATUS3 :: I2C1_IRQ [06:06] */
#define BCHP_INT_PeriphIRQSTATUS3_I2C1_IRQ_MASK                    0x00000040
#define BCHP_INT_PeriphIRQSTATUS3_I2C1_IRQ_SHIFT                   6

/* INT :: PeriphIRQSTATUS3 :: I2C0_IRQ [05:05] */
#define BCHP_INT_PeriphIRQSTATUS3_I2C0_IRQ_MASK                    0x00000020
#define BCHP_INT_PeriphIRQSTATUS3_I2C0_IRQ_SHIFT                   5

/* INT :: PeriphIRQSTATUS3 :: reserved2 [04:03] */
#define BCHP_INT_PeriphIRQSTATUS3_reserved2_MASK                   0x00000018
#define BCHP_INT_PeriphIRQSTATUS3_reserved2_SHIFT                  3

/* INT :: PeriphIRQSTATUS3 :: UARTIRQ [02:02] */
#define BCHP_INT_PeriphIRQSTATUS3_UARTIRQ_MASK                     0x00000004
#define BCHP_INT_PeriphIRQSTATUS3_UARTIRQ_SHIFT                    2

/* INT :: PeriphIRQSTATUS3 :: reserved3 [01:01] */
#define BCHP_INT_PeriphIRQSTATUS3_reserved3_MASK                   0x00000002
#define BCHP_INT_PeriphIRQSTATUS3_reserved3_SHIFT                  1

/* INT :: PeriphIRQSTATUS3 :: TIMRIRQ [00:00] */
#define BCHP_INT_PeriphIRQSTATUS3_TIMRIRQ_MASK                     0x00000001
#define BCHP_INT_PeriphIRQSTATUS3_TIMRIRQ_SHIFT                    0

/***************************************************************************
 *IOPIRQMASK0 - IOP Interrupt Mask Register0
 ***************************************************************************/
/* INT :: IOPIRQMASK0 :: reserved0 [31:01] */
#define BCHP_INT_IOPIRQMASK0_reserved0_MASK                        0xfffffffe
#define BCHP_INT_IOPIRQMASK0_reserved0_SHIFT                       1

/* INT :: IOPIRQMASK0 :: DTPIRQ [00:00] */
#define BCHP_INT_IOPIRQMASK0_DTPIRQ_MASK                           0x00000001
#define BCHP_INT_IOPIRQMASK0_DTPIRQ_SHIFT                          0

/***************************************************************************
 *IOPIRQSTATUS0 - IOP Interrupt Status Register0
 ***************************************************************************/
/* INT :: IOPIRQSTATUS0 :: reserved0 [31:01] */
#define BCHP_INT_IOPIRQSTATUS0_reserved0_MASK                      0xfffffffe
#define BCHP_INT_IOPIRQSTATUS0_reserved0_SHIFT                     1

/* INT :: IOPIRQSTATUS0 :: DTP_IRQ [00:00] */
#define BCHP_INT_IOPIRQSTATUS0_DTP_IRQ_MASK                        0x00000001
#define BCHP_INT_IOPIRQSTATUS0_DTP_IRQ_SHIFT                       0

/***************************************************************************
 *IOPIRQMASK1 - IOP Interrupt Mask Register1
 ***************************************************************************/
/* INT :: IOPIRQMASK1 :: reserved0 [31:01] */
#define BCHP_INT_IOPIRQMASK1_reserved0_MASK                        0xfffffffe
#define BCHP_INT_IOPIRQMASK1_reserved0_SHIFT                       1

/* INT :: IOPIRQMASK1 :: DTPIRQ [00:00] */
#define BCHP_INT_IOPIRQMASK1_DTPIRQ_MASK                           0x00000001
#define BCHP_INT_IOPIRQMASK1_DTPIRQ_SHIFT                          0

/***************************************************************************
 *IOPIRQSTATUS1 - IOP Interrupt Status Register1
 ***************************************************************************/
/* INT :: IOPIRQSTATUS1 :: reserved0 [31:01] */
#define BCHP_INT_IOPIRQSTATUS1_reserved0_MASK                      0xfffffffe
#define BCHP_INT_IOPIRQSTATUS1_reserved0_SHIFT                     1

/* INT :: IOPIRQSTATUS1 :: DTP_IRQ [00:00] */
#define BCHP_INT_IOPIRQSTATUS1_DTP_IRQ_MASK                        0x00000001
#define BCHP_INT_IOPIRQSTATUS1_DTP_IRQ_SHIFT                       0

/***************************************************************************
 *DocsisIRQSense - Docsis Interrupt Sense Register
 ***************************************************************************/
/* INT :: DocsisIRQSense :: reserved0 [31:15] */
#define BCHP_INT_DocsisIRQSense_reserved0_MASK                     0xffff8000
#define BCHP_INT_DocsisIRQSense_reserved0_SHIFT                    15

/* INT :: DocsisIRQSense :: US_IRQ [14:14] */
#define BCHP_INT_DocsisIRQSense_US_IRQ_MASK                        0x00004000
#define BCHP_INT_DocsisIRQSense_US_IRQ_SHIFT                       14

/* INT :: DocsisIRQSense :: DS_TOP_MICRO_IRQ1_DS0 [13:13] */
#define BCHP_INT_DocsisIRQSense_DS_TOP_MICRO_IRQ1_DS0_MASK         0x00002000
#define BCHP_INT_DocsisIRQSense_DS_TOP_MICRO_IRQ1_DS0_SHIFT        13

/* INT :: DocsisIRQSense :: DS_TOP_MICRO_IRQ2_DS0 [12:12] */
#define BCHP_INT_DocsisIRQSense_DS_TOP_MICRO_IRQ2_DS0_MASK         0x00001000
#define BCHP_INT_DocsisIRQSense_DS_TOP_MICRO_IRQ2_DS0_SHIFT        12

/* INT :: DocsisIRQSense :: DS_TOP_MICRO_IRQ1_DS1 [11:11] */
#define BCHP_INT_DocsisIRQSense_DS_TOP_MICRO_IRQ1_DS1_MASK         0x00000800
#define BCHP_INT_DocsisIRQSense_DS_TOP_MICRO_IRQ1_DS1_SHIFT        11

/* INT :: DocsisIRQSense :: DS_TOP_MICRO_IRQ2_DS1 [10:10] */
#define BCHP_INT_DocsisIRQSense_DS_TOP_MICRO_IRQ2_DS1_MASK         0x00000400
#define BCHP_INT_DocsisIRQSense_DS_TOP_MICRO_IRQ2_DS1_SHIFT        10

/* INT :: DocsisIRQSense :: HFB_WOL_IRQ [09:09] */
#define BCHP_INT_DocsisIRQSense_HFB_WOL_IRQ_MASK                   0x00000200
#define BCHP_INT_DocsisIRQSense_HFB_WOL_IRQ_SHIFT                  9

/* INT :: DocsisIRQSense :: MPD_WOL_IRQ [08:08] */
#define BCHP_INT_DocsisIRQSense_MPD_WOL_IRQ_MASK                   0x00000100
#define BCHP_INT_DocsisIRQSense_MPD_WOL_IRQ_SHIFT                  8

/* INT :: DocsisIRQSense :: D3MAC_IRQ [07:07] */
#define BCHP_INT_DocsisIRQSense_D3MAC_IRQ_MASK                     0x00000080
#define BCHP_INT_DocsisIRQSense_D3MAC_IRQ_SHIFT                    7

/* INT :: DocsisIRQSense :: D3MAC_DSA_IRQ [06:06] */
#define BCHP_INT_DocsisIRQSense_D3MAC_DSA_IRQ_MASK                 0x00000040
#define BCHP_INT_DocsisIRQSense_D3MAC_DSA_IRQ_SHIFT                6

/* INT :: DocsisIRQSense :: D3MAC_DSB_IRQ [05:05] */
#define BCHP_INT_DocsisIRQSense_D3MAC_DSB_IRQ_MASK                 0x00000020
#define BCHP_INT_DocsisIRQSense_D3MAC_DSB_IRQ_SHIFT                5

/* INT :: DocsisIRQSense :: D3MAC_TOKA_IRQ [04:04] */
#define BCHP_INT_DocsisIRQSense_D3MAC_TOKA_IRQ_MASK                0x00000010
#define BCHP_INT_DocsisIRQSense_D3MAC_TOKA_IRQ_SHIFT               4

/* INT :: DocsisIRQSense :: D3MAC_TOKB_IRQ [03:03] */
#define BCHP_INT_DocsisIRQSense_D3MAC_TOKB_IRQ_MASK                0x00000008
#define BCHP_INT_DocsisIRQSense_D3MAC_TOKB_IRQ_SHIFT               3

/* INT :: DocsisIRQSense :: USMAC_MAC_IRQB [02:02] */
#define BCHP_INT_DocsisIRQSense_USMAC_MAC_IRQB_MASK                0x00000004
#define BCHP_INT_DocsisIRQSense_USMAC_MAC_IRQB_SHIFT               2

/* INT :: DocsisIRQSense :: TC_IRQ [01:01] */
#define BCHP_INT_DocsisIRQSense_TC_IRQ_MASK                        0x00000002
#define BCHP_INT_DocsisIRQSense_TC_IRQ_SHIFT                       1

/* INT :: DocsisIRQSense :: reserved1 [00:00] */
#define BCHP_INT_DocsisIRQSense_reserved1_MASK                     0x00000001
#define BCHP_INT_DocsisIRQSense_reserved1_SHIFT                    0

/***************************************************************************
 *PeriphIRQSense - Periph Interrupt Sense Register
 ***************************************************************************/
/* INT :: PeriphIRQSense :: EXT_IRQ [31:31] */
#define BCHP_INT_PeriphIRQSense_EXT_IRQ_MASK                       0x80000000
#define BCHP_INT_PeriphIRQSense_EXT_IRQ_SHIFT                      31

/* INT :: PeriphIRQSense :: reserved0 [30:24] */
#define BCHP_INT_PeriphIRQSense_reserved0_MASK                     0x7f000000
#define BCHP_INT_PeriphIRQSense_reserved0_SHIFT                    24

/* INT :: PeriphIRQSense :: EPHY_IRQB [23:23] */
#define BCHP_INT_PeriphIRQSense_EPHY_IRQB_MASK                     0x00800000
#define BCHP_INT_PeriphIRQSense_EPHY_IRQB_SHIFT                    23

/* INT :: PeriphIRQSense :: OB_OB_IRQ [22:22] */
#define BCHP_INT_PeriphIRQSense_OB_OB_IRQ_MASK                     0x00400000
#define BCHP_INT_PeriphIRQSense_OB_OB_IRQ_SHIFT                    22

/* INT :: PeriphIRQSense :: DAVIC_IRQ [21:21] */
#define BCHP_INT_PeriphIRQSense_DAVIC_IRQ_MASK                     0x00200000
#define BCHP_INT_PeriphIRQSense_DAVIC_IRQ_SHIFT                    21

/* INT :: PeriphIRQSense :: FPM_IRQ [20:20] */
#define BCHP_INT_PeriphIRQSense_FPM_IRQ_MASK                       0x00100000
#define BCHP_INT_PeriphIRQSense_FPM_IRQ_SHIFT                      20

/* INT :: PeriphIRQSense :: PCM_IRQ [19:19] */
#define BCHP_INT_PeriphIRQSense_PCM_IRQ_MASK                       0x00080000
#define BCHP_INT_PeriphIRQSense_PCM_IRQ_SHIFT                      19

/* INT :: PeriphIRQSense :: PCM_IUDMA_IRQ1 [18:18] */
#define BCHP_INT_PeriphIRQSense_PCM_IUDMA_IRQ1_MASK                0x00040000
#define BCHP_INT_PeriphIRQSense_PCM_IUDMA_IRQ1_SHIFT               18

/* INT :: PeriphIRQSense :: PCM_IUDMA_IRQ0 [17:17] */
#define BCHP_INT_PeriphIRQSense_PCM_IUDMA_IRQ0_MASK                0x00020000
#define BCHP_INT_PeriphIRQSense_PCM_IUDMA_IRQ0_SHIFT               17

/* INT :: PeriphIRQSense :: BNM_SCB_BRIDGE_IRQ [16:16] */
#define BCHP_INT_PeriphIRQSense_BNM_SCB_BRIDGE_IRQ_MASK            0x00010000
#define BCHP_INT_PeriphIRQSense_BNM_SCB_BRIDGE_IRQ_SHIFT           16

/* INT :: PeriphIRQSense :: UNI_IRQ [15:15] */
#define BCHP_INT_PeriphIRQSense_UNI_IRQ_MASK                       0x00008000
#define BCHP_INT_PeriphIRQSense_UNI_IRQ_SHIFT                      15

/* INT :: PeriphIRQSense :: reserved1 [14:11] */
#define BCHP_INT_PeriphIRQSense_reserved1_MASK                     0x00007800
#define BCHP_INT_PeriphIRQSense_reserved1_SHIFT                    11

/* INT :: PeriphIRQSense :: UBUS_STAT_IRQ [10:10] */
#define BCHP_INT_PeriphIRQSense_UBUS_STAT_IRQ_MASK                 0x00000400
#define BCHP_INT_PeriphIRQSense_UBUS_STAT_IRQ_SHIFT                10

/* INT :: PeriphIRQSense :: PERIPH_ERROR_DETECT [09:09] */
#define BCHP_INT_PeriphIRQSense_PERIPH_ERROR_DETECT_MASK           0x00000200
#define BCHP_INT_PeriphIRQSense_PERIPH_ERROR_DETECT_SHIFT          9

/* INT :: PeriphIRQSense :: RING_OSC_IRQ [08:08] */
#define BCHP_INT_PeriphIRQSense_RING_OSC_IRQ_MASK                  0x00000100
#define BCHP_INT_PeriphIRQSense_RING_OSC_IRQ_SHIFT                 8

/* INT :: PeriphIRQSense :: HS_SPI_IRQ [07:07] */
#define BCHP_INT_PeriphIRQSense_HS_SPI_IRQ_MASK                    0x00000080
#define BCHP_INT_PeriphIRQSense_HS_SPI_IRQ_SHIFT                   7

/* INT :: PeriphIRQSense :: I2C1_IRQ [06:06] */
#define BCHP_INT_PeriphIRQSense_I2C1_IRQ_MASK                      0x00000040
#define BCHP_INT_PeriphIRQSense_I2C1_IRQ_SHIFT                     6

/* INT :: PeriphIRQSense :: I2C0_IRQ [05:05] */
#define BCHP_INT_PeriphIRQSense_I2C0_IRQ_MASK                      0x00000020
#define BCHP_INT_PeriphIRQSense_I2C0_IRQ_SHIFT                     5

/* INT :: PeriphIRQSense :: reserved2 [04:03] */
#define BCHP_INT_PeriphIRQSense_reserved2_MASK                     0x00000018
#define BCHP_INT_PeriphIRQSense_reserved2_SHIFT                    3

/* INT :: PeriphIRQSense :: UARTIRQ [02:02] */
#define BCHP_INT_PeriphIRQSense_UARTIRQ_MASK                       0x00000004
#define BCHP_INT_PeriphIRQSense_UARTIRQ_SHIFT                      2

/* INT :: PeriphIRQSense :: reserved3 [01:01] */
#define BCHP_INT_PeriphIRQSense_reserved3_MASK                     0x00000002
#define BCHP_INT_PeriphIRQSense_reserved3_SHIFT                    1

/* INT :: PeriphIRQSense :: TIMRIRQ [00:00] */
#define BCHP_INT_PeriphIRQSense_TIMRIRQ_MASK                       0x00000001
#define BCHP_INT_PeriphIRQSense_TIMRIRQ_SHIFT                      0

/***************************************************************************
 *IOPIRQSense - IOP Interrupt Sense Register
 ***************************************************************************/
/* INT :: IOPIRQSense :: reserved0 [31:01] */
#define BCHP_INT_IOPIRQSense_reserved0_MASK                        0xfffffffe
#define BCHP_INT_IOPIRQSense_reserved0_SHIFT                       1

/* INT :: IOPIRQSense :: DTPIRQ [00:00] */
#define BCHP_INT_IOPIRQSense_DTPIRQ_MASK                           0x00000001
#define BCHP_INT_IOPIRQSense_DTPIRQ_SHIFT                          0

/***************************************************************************
 *EXTIRQCONTROL_GPIO - External GPIO Interrupt Configuration Register
 ***************************************************************************/
/* INT :: EXTIRQCONTROL_GPIO :: reserved0 [31:30] */
#define BCHP_INT_EXTIRQCONTROL_GPIO_reserved0_MASK                 0xc0000000
#define BCHP_INT_EXTIRQCONTROL_GPIO_reserved0_SHIFT                30

/* INT :: EXTIRQCONTROL_GPIO :: ExtIrqLevelSense [29:24] */
#define BCHP_INT_EXTIRQCONTROL_GPIO_ExtIrqLevelSense_MASK          0x3f000000
#define BCHP_INT_EXTIRQCONTROL_GPIO_ExtIrqLevelSense_SHIFT         24

/* INT :: EXTIRQCONTROL_GPIO :: EdgeInsensitive [23:18] */
#define BCHP_INT_EXTIRQCONTROL_GPIO_EdgeInsensitive_MASK           0x00fc0000
#define BCHP_INT_EXTIRQCONTROL_GPIO_EdgeInsensitive_SHIFT          18

/* INT :: EXTIRQCONTROL_GPIO :: ExtIrqMask [17:12] */
#define BCHP_INT_EXTIRQCONTROL_GPIO_ExtIrqMask_MASK                0x0003f000
#define BCHP_INT_EXTIRQCONTROL_GPIO_ExtIrqMask_SHIFT               12

/* INT :: EXTIRQCONTROL_GPIO :: ExtIrqStatus [11:06] */
#define BCHP_INT_EXTIRQCONTROL_GPIO_ExtIrqStatus_MASK              0x00000fc0
#define BCHP_INT_EXTIRQCONTROL_GPIO_ExtIrqStatus_SHIFT             6

/* INT :: EXTIRQCONTROL_GPIO :: ExtIrqSense [05:00] */
#define BCHP_INT_EXTIRQCONTROL_GPIO_ExtIrqSense_MASK               0x0000003f
#define BCHP_INT_EXTIRQCONTROL_GPIO_ExtIrqSense_SHIFT              0

/***************************************************************************
 *DIAGCONTROL - Diagnostic and MBIST Control Register
 ***************************************************************************/
/* INT :: DIAGCONTROL :: reserved0 [31:25] */
#define BCHP_INT_DIAGCONTROL_reserved0_MASK                        0xfe000000
#define BCHP_INT_DIAGCONTROL_reserved0_SHIFT                       25

/* INT :: DIAGCONTROL :: DiagMbistCntl [24:00] */
#define BCHP_INT_DIAGCONTROL_DiagMbistCntl_MASK                    0x01ffffff
#define BCHP_INT_DIAGCONTROL_DiagMbistCntl_SHIFT                   0

/***************************************************************************
 *EXTIRQCONTROL - External Interrupt Configuration Register
 ***************************************************************************/
/* INT :: EXTIRQCONTROL :: reserved0 [31:30] */
#define BCHP_INT_EXTIRQCONTROL_reserved0_MASK                      0xc0000000
#define BCHP_INT_EXTIRQCONTROL_reserved0_SHIFT                     30

/* INT :: EXTIRQCONTROL :: ExtIrqLevelSense [29:24] */
#define BCHP_INT_EXTIRQCONTROL_ExtIrqLevelSense_MASK               0x3f000000
#define BCHP_INT_EXTIRQCONTROL_ExtIrqLevelSense_SHIFT              24

/* INT :: EXTIRQCONTROL :: EdgeInsensitive [23:18] */
#define BCHP_INT_EXTIRQCONTROL_EdgeInsensitive_MASK                0x00fc0000
#define BCHP_INT_EXTIRQCONTROL_EdgeInsensitive_SHIFT               18

/* INT :: EXTIRQCONTROL :: ExtIrqMask [17:12] */
#define BCHP_INT_EXTIRQCONTROL_ExtIrqMask_MASK                     0x0003f000
#define BCHP_INT_EXTIRQCONTROL_ExtIrqMask_SHIFT                    12

/* INT :: EXTIRQCONTROL :: ExtIrqStatus [11:06] */
#define BCHP_INT_EXTIRQCONTROL_ExtIrqStatus_MASK                   0x00000fc0
#define BCHP_INT_EXTIRQCONTROL_ExtIrqStatus_SHIFT                  6

/* INT :: EXTIRQCONTROL :: ExtIrqSense [05:00] */
#define BCHP_INT_EXTIRQCONTROL_ExtIrqSense_MASK                    0x0000003f
#define BCHP_INT_EXTIRQCONTROL_ExtIrqSense_SHIFT                   0

/***************************************************************************
 *IRQOutMask - Interrupt Out Mask Register
 ***************************************************************************/
/* INT :: IRQOutMask :: reserved0 [31:24] */
#define BCHP_INT_IRQOutMask_reserved0_MASK                         0xff000000
#define BCHP_INT_IRQOutMask_reserved0_SHIFT                        24

/* INT :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK7 [23:23] */
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK7_MASK             0x00800000
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK7_SHIFT            23

/* INT :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK6 [22:22] */
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK6_MASK             0x00400000
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK6_SHIFT            22

/* INT :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK5 [21:21] */
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK5_MASK             0x00200000
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK5_SHIFT            21

/* INT :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK4 [20:20] */
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK4_MASK             0x00100000
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK4_SHIFT            20

/* INT :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK3 [19:19] */
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK3_MASK             0x00080000
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK3_SHIFT            19

/* INT :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK2 [18:18] */
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK2_MASK             0x00040000
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK2_SHIFT            18

/* INT :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK1 [17:17] */
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK1_MASK             0x00020000
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK1_SHIFT            17

/* INT :: IRQOutMask :: UBUSCAPTURE_IRQ_MASK0 [16:16] */
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK0_MASK             0x00010000
#define BCHP_INT_IRQOutMask_UBUSCAPTURE_IRQ_MASK0_SHIFT            16

/* INT :: IRQOutMask :: TESTBUS_IRQ_MASK7 [15:15] */
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK7_MASK                 0x00008000
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK7_SHIFT                15

/* INT :: IRQOutMask :: TESTBUS_IRQ_MASK6 [14:14] */
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK6_MASK                 0x00004000
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK6_SHIFT                14

/* INT :: IRQOutMask :: TESTBUS_IRQ_MASK5 [13:13] */
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK5_MASK                 0x00002000
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK5_SHIFT                13

/* INT :: IRQOutMask :: TESTBUS_IRQ_MASK4 [12:12] */
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK4_MASK                 0x00001000
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK4_SHIFT                12

/* INT :: IRQOutMask :: TESTBUS_IRQ_MASK3 [11:11] */
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK3_MASK                 0x00000800
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK3_SHIFT                11

/* INT :: IRQOutMask :: TESTBUS_IRQ_MASK2 [10:10] */
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK2_MASK                 0x00000400
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK2_SHIFT                10

/* INT :: IRQOutMask :: TESTBUS_IRQ_MASK1 [09:09] */
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK1_MASK                 0x00000200
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK1_SHIFT                9

/* INT :: IRQOutMask :: TESTBUS_IRQ_MASK0 [08:08] */
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK0_MASK                 0x00000100
#define BCHP_INT_IRQOutMask_TESTBUS_IRQ_MASK0_SHIFT                8

/* INT :: IRQOutMask :: SYSIRQ_IRQ_MASK7 [07:07] */
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK7_MASK                  0x00000080
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK7_SHIFT                 7

/* INT :: IRQOutMask :: SYSIRQ_IRQ_MASK6 [06:06] */
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK6_MASK                  0x00000040
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK6_SHIFT                 6

/* INT :: IRQOutMask :: SYSIRQ_IRQ_MASK5 [05:05] */
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK5_MASK                  0x00000020
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK5_SHIFT                 5

/* INT :: IRQOutMask :: SYSIRQ_IRQ_MASK4 [04:04] */
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK4_MASK                  0x00000010
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK4_SHIFT                 4

/* INT :: IRQOutMask :: SYSIRQ_IRQ_MASK3 [03:03] */
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK3_MASK                  0x00000008
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK3_SHIFT                 3

/* INT :: IRQOutMask :: SYSIRQ_IRQ_MASK2 [02:02] */
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK2_MASK                  0x00000004
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK2_SHIFT                 2

/* INT :: IRQOutMask :: SYSIRQ_IRQ_MASK1 [01:01] */
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK1_MASK                  0x00000002
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK1_SHIFT                 1

/* INT :: IRQOutMask :: SYSIRQ_IRQ_MASK0 [00:00] */
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK0_MASK                  0x00000001
#define BCHP_INT_IRQOutMask_SYSIRQ_IRQ_MASK0_SHIFT                 0

/***************************************************************************
 *DIAGSELCONTROL - Diagnostic Select Control Register
 ***************************************************************************/
/* INT :: DIAGSELCONTROL :: reserved0 [31:29] */
#define BCHP_INT_DIAGSELCONTROL_reserved0_MASK                     0xe0000000
#define BCHP_INT_DIAGSELCONTROL_reserved0_SHIFT                    29

/* INT :: DIAGSELCONTROL :: UbusObservabilityEn [28:28] */
#define BCHP_INT_DIAGSELCONTROL_UbusObservabilityEn_MASK           0x10000000
#define BCHP_INT_DIAGSELCONTROL_UbusObservabilityEn_SHIFT          28

/* INT :: DIAGSELCONTROL :: reserved1 [27:22] */
#define BCHP_INT_DIAGSELCONTROL_reserved1_MASK                     0x0fc00000
#define BCHP_INT_DIAGSELCONTROL_reserved1_SHIFT                    22

/* INT :: DIAGSELCONTROL :: DiagClkPhsSel [21:16] */
#define BCHP_INT_DIAGSELCONTROL_DiagClkPhsSel_MASK                 0x003f0000
#define BCHP_INT_DIAGSELCONTROL_DiagClkPhsSel_SHIFT                16

/* INT :: DIAGSELCONTROL :: reserved2 [15:00] */
#define BCHP_INT_DIAGSELCONTROL_reserved2_MASK                     0x0000ffff
#define BCHP_INT_DIAGSELCONTROL_reserved2_SHIFT                    0

/***************************************************************************
 *DIAGREADBACK - Diagnostic Readback Register
 ***************************************************************************/
/* INT :: DIAGREADBACK :: diagReadBack [31:00] */
#define BCHP_INT_DIAGREADBACK_diagReadBack_MASK                    0xffffffff
#define BCHP_INT_DIAGREADBACK_diagReadBack_SHIFT                   0

/***************************************************************************
 *DIAGREADBACKHI - Diagnostic High Readback Register
 ***************************************************************************/
/* INT :: DIAGREADBACKHI :: reserved0 [31:08] */
#define BCHP_INT_DIAGREADBACKHI_reserved0_MASK                     0xffffff00
#define BCHP_INT_DIAGREADBACKHI_reserved0_SHIFT                    8

/* INT :: DIAGREADBACKHI :: diagReadBackHi [07:00] */
#define BCHP_INT_DIAGREADBACKHI_diagReadBackHi_MASK                0x000000ff
#define BCHP_INT_DIAGREADBACKHI_diagReadBackHi_SHIFT               0

/***************************************************************************
 *DIAGMISCCONTROL - Miscellaneous Control Register
 ***************************************************************************/
/* INT :: DIAGMISCCONTROL :: reserved0 [31:02] */
#define BCHP_INT_DIAGMISCCONTROL_reserved0_MASK                    0xfffffffc
#define BCHP_INT_DIAGMISCCONTROL_reserved0_SHIFT                   2

/* INT :: DIAGMISCCONTROL :: DSPHY_BYP [01:01] */
#define BCHP_INT_DIAGMISCCONTROL_DSPHY_BYP_MASK                    0x00000002
#define BCHP_INT_DIAGMISCCONTROL_DSPHY_BYP_SHIFT                   1

/* INT :: DIAGMISCCONTROL :: reserved1 [00:00] */
#define BCHP_INT_DIAGMISCCONTROL_reserved1_MASK                    0x00000001
#define BCHP_INT_DIAGMISCCONTROL_reserved1_SHIFT                   0

/***************************************************************************
 *SOFTRESETB - Soft ResetB Register
 ***************************************************************************/
/* INT :: SOFTRESETB :: reserved0 [31:15] */
#define BCHP_INT_SOFTRESETB_reserved0_MASK                         0xffff8000
#define BCHP_INT_SOFTRESETB_reserved0_SHIFT                        15

/* INT :: SOFTRESETB :: SOFT_RST_HS_SPI_PLL [14:14] */
#define BCHP_INT_SOFTRESETB_SOFT_RST_HS_SPI_PLL_MASK               0x00004000
#define BCHP_INT_SOFTRESETB_SOFT_RST_HS_SPI_PLL_SHIFT              14

/* INT :: SOFTRESETB :: SOFT_RST_HS_SPI [13:13] */
#define BCHP_INT_SOFTRESETB_SOFT_RST_HS_SPI_MASK                   0x00002000
#define BCHP_INT_SOFTRESETB_SOFT_RST_HS_SPI_SHIFT                  13

/* INT :: SOFTRESETB :: SOFT_RST_DAV_IUDMA [12:12] */
#define BCHP_INT_SOFTRESETB_SOFT_RST_DAV_IUDMA_MASK                0x00001000
#define BCHP_INT_SOFTRESETB_SOFT_RST_DAV_IUDMA_SHIFT               12

/* INT :: SOFTRESETB :: SOFT_RST_DAV [11:11] */
#define BCHP_INT_SOFTRESETB_SOFT_RST_DAV_MASK                      0x00000800
#define BCHP_INT_SOFTRESETB_SOFT_RST_DAV_SHIFT                     11

/* INT :: SOFTRESETB :: SOFT_RST_DTP [10:10] */
#define BCHP_INT_SOFTRESETB_SOFT_RST_DTP_MASK                      0x00000400
#define BCHP_INT_SOFTRESETB_SOFT_RST_DTP_SHIFT                     10

/* INT :: SOFTRESETB :: SOFT_RST_D3MAC [09:09] */
#define BCHP_INT_SOFTRESETB_SOFT_RST_D3MAC_MASK                    0x00000200
#define BCHP_INT_SOFTRESETB_SOFT_RST_D3MAC_SHIFT                   9

/* INT :: SOFTRESETB :: SOFT_RST_PCM [08:08] */
#define BCHP_INT_SOFTRESETB_SOFT_RST_PCM_MASK                      0x00000100
#define BCHP_INT_SOFTRESETB_SOFT_RST_PCM_SHIFT                     8

/* INT :: SOFTRESETB :: reserved1 [07:05] */
#define BCHP_INT_SOFTRESETB_reserved1_MASK                         0x000000e0
#define BCHP_INT_SOFTRESETB_reserved1_SHIFT                        5

/* INT :: SOFTRESETB :: SOFT_RST_FPM [04:04] */
#define BCHP_INT_SOFTRESETB_SOFT_RST_FPM_MASK                      0x00000010
#define BCHP_INT_SOFTRESETB_SOFT_RST_FPM_SHIFT                     4

/* INT :: SOFTRESETB :: SOFT_RST_USMAC [03:03] */
#define BCHP_INT_SOFTRESETB_SOFT_RST_USMAC_MASK                    0x00000008
#define BCHP_INT_SOFTRESETB_SOFT_RST_USMAC_SHIFT                   3

/* INT :: SOFTRESETB :: SOFT_RST_TC [02:02] */
#define BCHP_INT_SOFTRESETB_SOFT_RST_TC_MASK                       0x00000004
#define BCHP_INT_SOFTRESETB_SOFT_RST_TC_SHIFT                      2

/* INT :: SOFTRESETB :: SOFT_RST_UNIMAC0 [01:01] */
#define BCHP_INT_SOFTRESETB_SOFT_RST_UNIMAC0_MASK                  0x00000002
#define BCHP_INT_SOFTRESETB_SOFT_RST_UNIMAC0_SHIFT                 1

/* INT :: SOFTRESETB :: reserved2 [00:00] */
#define BCHP_INT_SOFTRESETB_reserved2_MASK                         0x00000001
#define BCHP_INT_SOFTRESETB_reserved2_SHIFT                        0

/***************************************************************************
 *SOFTRESET - Soft Reset Register
 ***************************************************************************/
/* INT :: SOFTRESET :: reserved0 [31:00] */
#define BCHP_INT_SOFTRESET_reserved0_MASK                          0xffffffff
#define BCHP_INT_SOFTRESET_reserved0_SHIFT                         0

/***************************************************************************
 *EXTIRQMUXSEL0 - Soft Reset Register
 ***************************************************************************/
/* INT :: EXTIRQMUXSEL0 :: reserved0 [31:28] */
#define BCHP_INT_EXTIRQMUXSEL0_reserved0_MASK                      0xf0000000
#define BCHP_INT_EXTIRQMUXSEL0_reserved0_SHIFT                     28

/* INT :: EXTIRQMUXSEL0 :: EXT_IRQ5_SEL [27:25] */
#define BCHP_INT_EXTIRQMUXSEL0_EXT_IRQ5_SEL_MASK                   0x0e000000
#define BCHP_INT_EXTIRQMUXSEL0_EXT_IRQ5_SEL_SHIFT                  25

/* INT :: EXTIRQMUXSEL0 :: reserved1 [24:23] */
#define BCHP_INT_EXTIRQMUXSEL0_reserved1_MASK                      0x01800000
#define BCHP_INT_EXTIRQMUXSEL0_reserved1_SHIFT                     23

/* INT :: EXTIRQMUXSEL0 :: EXT_IRQ4_SEL [22:20] */
#define BCHP_INT_EXTIRQMUXSEL0_EXT_IRQ4_SEL_MASK                   0x00700000
#define BCHP_INT_EXTIRQMUXSEL0_EXT_IRQ4_SEL_SHIFT                  20

/* INT :: EXTIRQMUXSEL0 :: reserved2 [19:18] */
#define BCHP_INT_EXTIRQMUXSEL0_reserved2_MASK                      0x000c0000
#define BCHP_INT_EXTIRQMUXSEL0_reserved2_SHIFT                     18

/* INT :: EXTIRQMUXSEL0 :: EXT_IRQ3_SEL [17:15] */
#define BCHP_INT_EXTIRQMUXSEL0_EXT_IRQ3_SEL_MASK                   0x00038000
#define BCHP_INT_EXTIRQMUXSEL0_EXT_IRQ3_SEL_SHIFT                  15

/* INT :: EXTIRQMUXSEL0 :: reserved3 [14:13] */
#define BCHP_INT_EXTIRQMUXSEL0_reserved3_MASK                      0x00006000
#define BCHP_INT_EXTIRQMUXSEL0_reserved3_SHIFT                     13

/* INT :: EXTIRQMUXSEL0 :: EXT_IRQ2_SEL [12:10] */
#define BCHP_INT_EXTIRQMUXSEL0_EXT_IRQ2_SEL_MASK                   0x00001c00
#define BCHP_INT_EXTIRQMUXSEL0_EXT_IRQ2_SEL_SHIFT                  10

/* INT :: EXTIRQMUXSEL0 :: reserved4 [09:08] */
#define BCHP_INT_EXTIRQMUXSEL0_reserved4_MASK                      0x00000300
#define BCHP_INT_EXTIRQMUXSEL0_reserved4_SHIFT                     8

/* INT :: EXTIRQMUXSEL0 :: EXT_IRQ1_SEL [07:05] */
#define BCHP_INT_EXTIRQMUXSEL0_EXT_IRQ1_SEL_MASK                   0x000000e0
#define BCHP_INT_EXTIRQMUXSEL0_EXT_IRQ1_SEL_SHIFT                  5

/* INT :: EXTIRQMUXSEL0 :: reserved5 [04:03] */
#define BCHP_INT_EXTIRQMUXSEL0_reserved5_MASK                      0x00000018
#define BCHP_INT_EXTIRQMUXSEL0_reserved5_SHIFT                     3

/* INT :: EXTIRQMUXSEL0 :: EXT_IRQ0_SEL [02:00] */
#define BCHP_INT_EXTIRQMUXSEL0_EXT_IRQ0_SEL_MASK                   0x00000007
#define BCHP_INT_EXTIRQMUXSEL0_EXT_IRQ0_SEL_SHIFT                  0

#endif /* #ifndef BCHP_INT_H__ */

/* End of File */
