{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528874218519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528874218523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 04:16:58 2018 " "Processing started: Wed Jun 13 04:16:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528874218523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528874218523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stock_component -c stock_component " "Command: quartus_map --read_settings_files=on --write_settings_files=off stock_component -c stock_component" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528874218523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528874218806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528874218806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stock_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stock_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stock_component-Behavior " "Found design unit 1: stock_component-Behavior" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528874227265 ""} { "Info" "ISGN_ENTITY_NAME" "1 stock_component " "Found entity 1: stock_component" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528874227265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528874227265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-Behavior " "Found design unit 1: bin2hex-Behavior" {  } { { "bin2hex.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/bin2hex.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528874227267 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528874227267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528874227267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stock_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stock_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stock_controller-Behavior " "Found design unit 1: stock_controller-Behavior" {  } { { "stock_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528874227268 ""} { "Info" "ISGN_ENTITY_NAME" "1 stock_controller " "Found entity 1: stock_controller" {  } { { "stock_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528874227268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528874227268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stock_controller " "Elaborating entity \"stock_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528874227318 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "total_value stock_controller.vhd(12) " "VHDL Signal Declaration warning at stock_controller.vhd(12): used implicit default value for signal \"total_value\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stock_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528874227319 "|stock_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stock_component stock_component:stock0 " "Elaborating entity \"stock_component\" for hierarchy \"stock_component:stock0\"" {  } { { "stock_controller.vhd" "stock0" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528874227330 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable stock_component.vhd(27) " "VHDL Process Statement warning at stock_component.vhd(27): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528874227330 "|money_controller_component|stock_component:fiftycents"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_value stock_component.vhd(29) " "VHDL Process Statement warning at stock_component.vhd(29): signal \"input_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528874227330 "|money_controller_component|stock_component:fiftycents"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load stock_component.vhd(31) " "VHDL Process Statement warning at stock_component.vhd(31): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528874227330 "|money_controller_component|stock_component:fiftycents"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:hexseg0 " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:hexseg0\"" {  } { { "stock_controller.vhd" "hexseg0" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528874227332 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock0\|total\[0\] stock_component:stock0\|total\[0\]~_emulated stock_component:stock0\|total\[0\]~1 " "Register \"stock_component:stock0\|total\[0\]\" is converted into an equivalent circuit using register \"stock_component:stock0\|total\[0\]~_emulated\" and latch \"stock_component:stock0\|total\[0\]~1\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock0|total[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock1\|total\[0\] stock_component:stock1\|total\[0\]~_emulated stock_component:stock1\|total\[0\]~1 " "Register \"stock_component:stock1\|total\[0\]\" is converted into an equivalent circuit using register \"stock_component:stock1\|total\[0\]~_emulated\" and latch \"stock_component:stock1\|total\[0\]~1\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock1|total[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock2\|total\[0\] stock_component:stock2\|total\[0\]~_emulated stock_component:stock2\|total\[0\]~1 " "Register \"stock_component:stock2\|total\[0\]\" is converted into an equivalent circuit using register \"stock_component:stock2\|total\[0\]~_emulated\" and latch \"stock_component:stock2\|total\[0\]~1\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock2|total[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock3\|total\[0\] stock_component:stock3\|total\[0\]~_emulated stock_component:stock3\|total\[0\]~1 " "Register \"stock_component:stock3\|total\[0\]\" is converted into an equivalent circuit using register \"stock_component:stock3\|total\[0\]~_emulated\" and latch \"stock_component:stock3\|total\[0\]~1\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock3|total[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock0\|total\[1\] stock_component:stock0\|total\[1\]~_emulated stock_component:stock0\|total\[1\]~5 " "Register \"stock_component:stock0\|total\[1\]\" is converted into an equivalent circuit using register \"stock_component:stock0\|total\[1\]~_emulated\" and latch \"stock_component:stock0\|total\[1\]~5\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock0|total[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock1\|total\[1\] stock_component:stock1\|total\[1\]~_emulated stock_component:stock1\|total\[1\]~5 " "Register \"stock_component:stock1\|total\[1\]\" is converted into an equivalent circuit using register \"stock_component:stock1\|total\[1\]~_emulated\" and latch \"stock_component:stock1\|total\[1\]~5\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock1|total[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock2\|total\[1\] stock_component:stock2\|total\[1\]~_emulated stock_component:stock2\|total\[1\]~5 " "Register \"stock_component:stock2\|total\[1\]\" is converted into an equivalent circuit using register \"stock_component:stock2\|total\[1\]~_emulated\" and latch \"stock_component:stock2\|total\[1\]~5\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock2|total[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock3\|total\[1\] stock_component:stock3\|total\[1\]~_emulated stock_component:stock3\|total\[1\]~5 " "Register \"stock_component:stock3\|total\[1\]\" is converted into an equivalent circuit using register \"stock_component:stock3\|total\[1\]~_emulated\" and latch \"stock_component:stock3\|total\[1\]~5\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock3|total[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock0\|total\[2\] stock_component:stock0\|total\[2\]~_emulated stock_component:stock0\|total\[2\]~9 " "Register \"stock_component:stock0\|total\[2\]\" is converted into an equivalent circuit using register \"stock_component:stock0\|total\[2\]~_emulated\" and latch \"stock_component:stock0\|total\[2\]~9\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock0|total[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock1\|total\[2\] stock_component:stock1\|total\[2\]~_emulated stock_component:stock1\|total\[2\]~9 " "Register \"stock_component:stock1\|total\[2\]\" is converted into an equivalent circuit using register \"stock_component:stock1\|total\[2\]~_emulated\" and latch \"stock_component:stock1\|total\[2\]~9\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock1|total[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock2\|total\[2\] stock_component:stock2\|total\[2\]~_emulated stock_component:stock2\|total\[2\]~9 " "Register \"stock_component:stock2\|total\[2\]\" is converted into an equivalent circuit using register \"stock_component:stock2\|total\[2\]~_emulated\" and latch \"stock_component:stock2\|total\[2\]~9\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock2|total[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock3\|total\[2\] stock_component:stock3\|total\[2\]~_emulated stock_component:stock3\|total\[2\]~9 " "Register \"stock_component:stock3\|total\[2\]\" is converted into an equivalent circuit using register \"stock_component:stock3\|total\[2\]~_emulated\" and latch \"stock_component:stock3\|total\[2\]~9\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock3|total[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock0\|total\[3\] stock_component:stock0\|total\[3\]~_emulated stock_component:stock0\|total\[3\]~13 " "Register \"stock_component:stock0\|total\[3\]\" is converted into an equivalent circuit using register \"stock_component:stock0\|total\[3\]~_emulated\" and latch \"stock_component:stock0\|total\[3\]~13\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock0|total[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock1\|total\[3\] stock_component:stock1\|total\[3\]~_emulated stock_component:stock1\|total\[3\]~13 " "Register \"stock_component:stock1\|total\[3\]\" is converted into an equivalent circuit using register \"stock_component:stock1\|total\[3\]~_emulated\" and latch \"stock_component:stock1\|total\[3\]~13\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock1|total[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock2\|total\[3\] stock_component:stock2\|total\[3\]~_emulated stock_component:stock2\|total\[3\]~13 " "Register \"stock_component:stock2\|total\[3\]\" is converted into an equivalent circuit using register \"stock_component:stock2\|total\[3\]~_emulated\" and latch \"stock_component:stock2\|total\[3\]~13\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock2|total[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock3\|total\[3\] stock_component:stock3\|total\[3\]~_emulated stock_component:stock3\|total\[3\]~13 " "Register \"stock_component:stock3\|total\[3\]\" is converted into an equivalent circuit using register \"stock_component:stock3\|total\[3\]~_emulated\" and latch \"stock_component:stock3\|total\[3\]~13\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock3|total[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock0\|total\[4\] stock_component:stock0\|total\[4\]~_emulated stock_component:stock0\|total\[4\]~17 " "Register \"stock_component:stock0\|total\[4\]\" is converted into an equivalent circuit using register \"stock_component:stock0\|total\[4\]~_emulated\" and latch \"stock_component:stock0\|total\[4\]~17\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock0|total[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock1\|total\[4\] stock_component:stock1\|total\[4\]~_emulated stock_component:stock1\|total\[4\]~17 " "Register \"stock_component:stock1\|total\[4\]\" is converted into an equivalent circuit using register \"stock_component:stock1\|total\[4\]~_emulated\" and latch \"stock_component:stock1\|total\[4\]~17\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock1|total[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock2\|total\[4\] stock_component:stock2\|total\[4\]~_emulated stock_component:stock2\|total\[4\]~17 " "Register \"stock_component:stock2\|total\[4\]\" is converted into an equivalent circuit using register \"stock_component:stock2\|total\[4\]~_emulated\" and latch \"stock_component:stock2\|total\[4\]~17\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock2|total[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock3\|total\[4\] stock_component:stock3\|total\[4\]~_emulated stock_component:stock3\|total\[4\]~17 " "Register \"stock_component:stock3\|total\[4\]\" is converted into an equivalent circuit using register \"stock_component:stock3\|total\[4\]~_emulated\" and latch \"stock_component:stock3\|total\[4\]~17\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock3|total[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock0\|total\[5\] stock_component:stock0\|total\[5\]~_emulated stock_component:stock0\|total\[5\]~21 " "Register \"stock_component:stock0\|total\[5\]\" is converted into an equivalent circuit using register \"stock_component:stock0\|total\[5\]~_emulated\" and latch \"stock_component:stock0\|total\[5\]~21\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock0|total[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock1\|total\[5\] stock_component:stock1\|total\[5\]~_emulated stock_component:stock1\|total\[5\]~21 " "Register \"stock_component:stock1\|total\[5\]\" is converted into an equivalent circuit using register \"stock_component:stock1\|total\[5\]~_emulated\" and latch \"stock_component:stock1\|total\[5\]~21\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock1|total[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock2\|total\[5\] stock_component:stock2\|total\[5\]~_emulated stock_component:stock2\|total\[5\]~21 " "Register \"stock_component:stock2\|total\[5\]\" is converted into an equivalent circuit using register \"stock_component:stock2\|total\[5\]~_emulated\" and latch \"stock_component:stock2\|total\[5\]~21\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock2|total[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock3\|total\[5\] stock_component:stock3\|total\[5\]~_emulated stock_component:stock3\|total\[5\]~21 " "Register \"stock_component:stock3\|total\[5\]\" is converted into an equivalent circuit using register \"stock_component:stock3\|total\[5\]~_emulated\" and latch \"stock_component:stock3\|total\[5\]~21\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock3|total[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock0\|total\[6\] stock_component:stock0\|total\[6\]~_emulated stock_component:stock0\|total\[6\]~25 " "Register \"stock_component:stock0\|total\[6\]\" is converted into an equivalent circuit using register \"stock_component:stock0\|total\[6\]~_emulated\" and latch \"stock_component:stock0\|total\[6\]~25\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock0|total[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock1\|total\[6\] stock_component:stock1\|total\[6\]~_emulated stock_component:stock1\|total\[6\]~25 " "Register \"stock_component:stock1\|total\[6\]\" is converted into an equivalent circuit using register \"stock_component:stock1\|total\[6\]~_emulated\" and latch \"stock_component:stock1\|total\[6\]~25\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock1|total[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock2\|total\[6\] stock_component:stock2\|total\[6\]~_emulated stock_component:stock2\|total\[6\]~25 " "Register \"stock_component:stock2\|total\[6\]\" is converted into an equivalent circuit using register \"stock_component:stock2\|total\[6\]~_emulated\" and latch \"stock_component:stock2\|total\[6\]~25\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock2|total[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock3\|total\[6\] stock_component:stock3\|total\[6\]~_emulated stock_component:stock3\|total\[6\]~25 " "Register \"stock_component:stock3\|total\[6\]\" is converted into an equivalent circuit using register \"stock_component:stock3\|total\[6\]~_emulated\" and latch \"stock_component:stock3\|total\[6\]~25\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock3|total[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock0\|total\[7\] stock_component:stock0\|total\[7\]~_emulated stock_component:stock0\|total\[7\]~29 " "Register \"stock_component:stock0\|total\[7\]\" is converted into an equivalent circuit using register \"stock_component:stock0\|total\[7\]~_emulated\" and latch \"stock_component:stock0\|total\[7\]~29\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock0|total[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock1\|total\[7\] stock_component:stock1\|total\[7\]~_emulated stock_component:stock1\|total\[7\]~29 " "Register \"stock_component:stock1\|total\[7\]\" is converted into an equivalent circuit using register \"stock_component:stock1\|total\[7\]~_emulated\" and latch \"stock_component:stock1\|total\[7\]~29\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock1|total[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock2\|total\[7\] stock_component:stock2\|total\[7\]~_emulated stock_component:stock2\|total\[7\]~29 " "Register \"stock_component:stock2\|total\[7\]\" is converted into an equivalent circuit using register \"stock_component:stock2\|total\[7\]~_emulated\" and latch \"stock_component:stock2\|total\[7\]~29\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock2|total[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "stock_component:stock3\|total\[7\] stock_component:stock3\|total\[7\]~_emulated stock_component:stock3\|total\[7\]~29 " "Register \"stock_component:stock3\|total\[7\]\" is converted into an equivalent circuit using register \"stock_component:stock3\|total\[7\]~_emulated\" and latch \"stock_component:stock3\|total\[7\]~29\"" {  } { { "stock_component.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_component.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1528874227767 "|stock_controller|stock_component:stock3|total[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1528874227767 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "total_value\[0\] GND " "Pin \"total_value\[0\]\" is stuck at GND" {  } { { "stock_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528874227783 "|stock_controller|total_value[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "total_value\[1\] GND " "Pin \"total_value\[1\]\" is stuck at GND" {  } { { "stock_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528874227783 "|stock_controller|total_value[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "total_value\[2\] GND " "Pin \"total_value\[2\]\" is stuck at GND" {  } { { "stock_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528874227783 "|stock_controller|total_value[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "total_value\[3\] GND " "Pin \"total_value\[3\]\" is stuck at GND" {  } { { "stock_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528874227783 "|stock_controller|total_value[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "total_value\[4\] GND " "Pin \"total_value\[4\]\" is stuck at GND" {  } { { "stock_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528874227783 "|stock_controller|total_value[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "total_value\[5\] GND " "Pin \"total_value\[5\]\" is stuck at GND" {  } { { "stock_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528874227783 "|stock_controller|total_value[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "total_value\[6\] GND " "Pin \"total_value\[6\]\" is stuck at GND" {  } { { "stock_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528874227783 "|stock_controller|total_value[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "total_value\[7\] GND " "Pin \"total_value\[7\]\" is stuck at GND" {  } { { "stock_controller.vhd" "" { Text "/home/ec2014/ra156531/disciplinas/MC613/MC613-GIT/Projeto/ItemCounter/stock_controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528874227783 "|stock_controller|total_value[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528874227783 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528874227856 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528874228168 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528874228168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528874228234 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528874228234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "162 " "Implemented 162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528874228234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528874228234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1185 " "Peak virtual memory: 1185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528874228254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 13 04:17:08 2018 " "Processing ended: Wed Jun 13 04:17:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528874228254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528874228254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528874228254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528874228254 ""}
