/* Generated by Yosys 0.9 (git sha1 1979e0b) */

module comparison_rtl(i_argA, i_argB, o_result);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  input [3:0] i_argA;
  input [3:0] i_argB;
  output [3:0] o_result;
  assign _00_ = ~i_argA[3];
  assign _01_ = ~i_argB[2];
  assign _02_ = ~i_argB[1];
  assign _03_ = ~i_argB[0];
  assign _04_ = i_argB[3] & _00_;
  assign _05_ = _02_ | i_argA[1];
  assign _06_ = _03_ | i_argA[0];
  assign _07_ = _05_ & _06_;
  assign _08_ = _01_ & i_argA[2];
  assign _09_ = _02_ & i_argA[1];
  assign _10_ = _08_ | _09_;
  assign _11_ = _07_ | _10_;
  assign _12_ = i_argB[3] | _00_;
  assign _13_ = _01_ | i_argA[2];
  assign _14_ = _12_ & _13_;
  assign _15_ = _11_ & _14_;
  assign o_result[0] = _04_ | _15_;
  assign o_result[3:1] = 3'h0;
endmodule
