// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Multirate_v4_FIR_filter_transposed (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_n,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] x_n;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
reg   [31:0] p_ZL10H_accu_FIR_0;
reg   [31:0] p_ZL10H_accu_FIR_1;
reg   [31:0] p_ZL10H_accu_FIR_2;
reg   [31:0] p_ZL10H_accu_FIR_3;
reg   [31:0] p_ZL10H_accu_FIR_4;
reg   [31:0] p_ZL10H_accu_FIR_5;
reg   [31:0] p_ZL10H_accu_FIR_6;
reg   [31:0] p_ZL10H_accu_FIR_7;
reg   [31:0] p_ZL10H_accu_FIR_8;
reg   [31:0] p_ZL10H_accu_FIR_9;
reg   [31:0] p_ZL10H_accu_FIR_10;
reg   [31:0] p_ZL10H_accu_FIR_11;
reg   [31:0] p_ZL10H_accu_FIR_12;
reg   [31:0] p_ZL10H_accu_FIR_13;
reg   [31:0] p_ZL10H_accu_FIR_14;
reg   [31:0] p_ZL10H_accu_FIR_15;
reg   [31:0] p_ZL10H_accu_FIR_16;
reg   [31:0] p_ZL10H_accu_FIR_17;
reg   [31:0] p_ZL10H_accu_FIR_18;
reg   [31:0] p_ZL10H_accu_FIR_19;
reg   [31:0] p_ZL10H_accu_FIR_20;
reg   [31:0] p_ZL10H_accu_FIR_21;
reg   [31:0] p_ZL10H_accu_FIR_22;
reg   [31:0] p_ZL10H_accu_FIR_23;
reg   [31:0] p_ZL10H_accu_FIR_24;
reg   [31:0] p_ZL10H_accu_FIR_25;
reg   [31:0] p_ZL10H_accu_FIR_26;
reg   [31:0] p_ZL10H_accu_FIR_27;
reg   [31:0] p_ZL10H_accu_FIR_28;
reg   [31:0] p_ZL10H_accu_FIR_29;
reg   [31:0] p_ZL10H_accu_FIR_30;
reg   [31:0] p_ZL10H_accu_FIR_31;
reg   [31:0] p_ZL10H_accu_FIR_32;
reg   [31:0] p_ZL10H_accu_FIR_33;
reg   [31:0] p_ZL10H_accu_FIR_34;
reg   [31:0] p_ZL10H_accu_FIR_35;
reg   [31:0] p_ZL10H_accu_FIR_36;
reg   [31:0] p_ZL10H_accu_FIR_37;
reg   [31:0] p_ZL10H_accu_FIR_38;
reg   [31:0] p_ZL10H_accu_FIR_39;
reg   [31:0] p_ZL10H_accu_FIR_40;
reg   [31:0] p_ZL10H_accu_FIR_41;
reg   [31:0] p_ZL10H_accu_FIR_42;
reg   [31:0] p_ZL10H_accu_FIR_43;
reg   [31:0] p_ZL10H_accu_FIR_44;
reg   [31:0] p_ZL10H_accu_FIR_45;
reg   [31:0] p_ZL10H_accu_FIR_46;
reg   [31:0] p_ZL10H_accu_FIR_47;
reg   [31:0] p_ZL10H_accu_FIR_48;
reg   [31:0] p_ZL10H_accu_FIR_49;
reg   [31:0] p_ZL10H_accu_FIR_50;
reg   [31:0] p_ZL10H_accu_FIR_51;
reg   [31:0] p_ZL10H_accu_FIR_52;
reg   [31:0] p_ZL10H_accu_FIR_53;
reg   [31:0] p_ZL10H_accu_FIR_54;
reg   [31:0] p_ZL10H_accu_FIR_55;
reg   [31:0] p_ZL10H_accu_FIR_56;
reg   [31:0] p_ZL10H_accu_FIR_57;
reg   [31:0] p_ZL10H_accu_FIR_58;
reg   [31:0] p_ZL10H_accu_FIR_59;
reg   [31:0] p_ZL10H_accu_FIR_60;
reg   [31:0] p_ZL10H_accu_FIR_61;
reg   [31:0] p_ZL10H_accu_FIR_62;
reg   [31:0] p_ZL10H_accu_FIR_63;
reg   [31:0] p_ZL10H_accu_FIR_64;
reg   [31:0] p_ZL10H_accu_FIR_65;
reg   [31:0] p_ZL10H_accu_FIR_66;
reg   [31:0] p_ZL10H_accu_FIR_67;
reg   [31:0] p_ZL10H_accu_FIR_68;
reg   [31:0] p_ZL10H_accu_FIR_69;
reg   [31:0] p_ZL10H_accu_FIR_70;
reg   [31:0] p_ZL10H_accu_FIR_71;
reg   [31:0] p_ZL10H_accu_FIR_72;
reg   [31:0] p_ZL10H_accu_FIR_73;
reg   [31:0] p_ZL10H_accu_FIR_74;
reg   [31:0] p_ZL10H_accu_FIR_75;
reg   [31:0] p_ZL10H_accu_FIR_76;
reg   [31:0] p_ZL10H_accu_FIR_77;
reg   [31:0] p_ZL10H_accu_FIR_78;
reg   [31:0] p_ZL10H_accu_FIR_79;
reg   [31:0] p_ZL10H_accu_FIR_80;
reg   [31:0] p_ZL10H_accu_FIR_81;
reg   [31:0] p_ZL10H_accu_FIR_82;
reg   [31:0] p_ZL10H_accu_FIR_83;
reg   [31:0] p_ZL10H_accu_FIR_84;
reg   [31:0] p_ZL10H_accu_FIR_85;
reg   [31:0] p_ZL10H_accu_FIR_86;
reg   [31:0] p_ZL10H_accu_FIR_87;
reg   [31:0] p_ZL10H_accu_FIR_88;
reg   [31:0] p_ZL10H_accu_FIR_89;
reg   [31:0] p_ZL10H_accu_FIR_90;
reg   [31:0] p_ZL10H_accu_FIR_91;
reg   [31:0] p_ZL10H_accu_FIR_92;
reg   [31:0] p_ZL10H_accu_FIR_93;
reg   [31:0] p_ZL10H_accu_FIR_94;
reg   [31:0] p_ZL10H_accu_FIR_95;
reg   [31:0] p_ZL10H_accu_FIR_96;
reg   [31:0] p_ZL10H_accu_FIR_97;
reg   [31:0] p_ZL10H_accu_FIR_98;
reg   [31:0] p_ZL10H_accu_FIR_99;
reg   [31:0] p_ZL10H_accu_FIR_100;
reg   [31:0] p_ZL10H_accu_FIR_101;
reg   [31:0] p_ZL10H_accu_FIR_102;
reg   [31:0] p_ZL10H_accu_FIR_103;
reg   [31:0] p_ZL10H_accu_FIR_104;
reg   [31:0] p_ZL10H_accu_FIR_105;
reg   [30:0] p_ZL10H_accu_FIR_106;
reg   [29:0] p_ZL10H_accu_FIR_107;
reg   [28:0] p_ZL10H_accu_FIR_108;
reg   [27:0] p_ZL10H_accu_FIR_109;
reg   [26:0] p_ZL10H_accu_FIR_110;
reg   [25:0] p_ZL10H_accu_FIR_111;
reg   [25:0] p_ZL10H_accu_FIR_112;
reg   [24:0] p_ZL10H_accu_FIR_113;
reg   [24:0] p_ZL10H_accu_FIR_114;
reg   [22:0] p_ZL10H_accu_FIR_115;
reg  signed [15:0] x_n_read_reg_2948;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] x_n_read_reg_2948_pp0_iter1_reg;
wire  signed [31:0] sext_ln84_fu_384_p1;
reg  signed [31:0] sext_ln84_reg_2969;
reg  signed [31:0] sext_ln84_reg_2969_pp0_iter1_reg;
wire   [22:0] sub_ln84_fu_433_p2;
reg   [22:0] sub_ln84_reg_2975;
wire  signed [24:0] mul_ln87_fu_439_p2;
reg  signed [24:0] mul_ln87_reg_2980;
wire  signed [17:0] tmp_fu_454_p3;
reg  signed [17:0] tmp_reg_2985;
wire  signed [23:0] mul_ln87_6_fu_466_p2;
reg  signed [23:0] mul_ln87_6_reg_2990;
wire  signed [21:0] sub_ln87_1_fu_487_p2;
reg  signed [21:0] sub_ln87_1_reg_2995;
wire  signed [23:0] mul_ln87_7_fu_497_p2;
reg  signed [23:0] mul_ln87_7_reg_3000;
wire  signed [21:0] mul_ln87_8_fu_507_p2;
reg  signed [21:0] mul_ln87_8_reg_3005;
wire  signed [23:0] mul_ln87_9_fu_517_p2;
reg  signed [23:0] mul_ln87_9_reg_3010;
wire  signed [31:0] sext_ln87_19_fu_533_p1;
reg  signed [31:0] sext_ln87_19_reg_3015;
wire  signed [24:0] sub_ln87_3_fu_562_p2;
reg  signed [24:0] sub_ln87_3_reg_3021;
wire  signed [31:0] sext_ln87_21_fu_579_p1;
reg  signed [31:0] sext_ln87_21_reg_3026;
wire  signed [31:0] sext_ln87_22_fu_589_p1;
reg  signed [31:0] sext_ln87_22_reg_3032;
wire  signed [31:0] sext_ln87_23_fu_599_p1;
reg  signed [31:0] sext_ln87_23_reg_3037;
wire  signed [31:0] sext_ln87_24_fu_609_p1;
reg  signed [31:0] sext_ln87_24_reg_3042;
wire  signed [31:0] sext_ln87_25_fu_627_p1;
reg  signed [31:0] sext_ln87_25_reg_3047;
wire  signed [31:0] sext_ln87_26_fu_641_p1;
reg  signed [31:0] sext_ln87_26_reg_3052;
wire  signed [31:0] sext_ln87_27_fu_651_p1;
reg  signed [31:0] sext_ln87_27_reg_3057;
wire  signed [31:0] sext_ln87_28_fu_661_p1;
reg  signed [31:0] sext_ln87_28_reg_3062;
wire  signed [31:0] sext_ln87_29_fu_671_p1;
reg  signed [31:0] sext_ln87_29_reg_3067;
wire  signed [31:0] sext_ln87_30_fu_681_p1;
reg  signed [31:0] sext_ln87_30_reg_3072;
wire  signed [31:0] sext_ln87_31_fu_691_p1;
reg  signed [31:0] sext_ln87_31_reg_3077;
wire  signed [31:0] sext_ln87_32_fu_712_p1;
reg  signed [31:0] sext_ln87_32_reg_3082;
wire  signed [31:0] sext_ln87_33_fu_722_p1;
reg  signed [31:0] sext_ln87_33_reg_3087;
wire  signed [31:0] sext_ln87_34_fu_736_p1;
reg  signed [31:0] sext_ln87_34_reg_3092;
wire  signed [31:0] sext_ln87_35_fu_746_p1;
reg  signed [31:0] sext_ln87_35_reg_3097;
wire  signed [31:0] sext_ln87_36_fu_756_p1;
reg  signed [31:0] sext_ln87_36_reg_3102;
wire  signed [31:0] sext_ln87_37_fu_766_p1;
reg  signed [31:0] sext_ln87_37_reg_3107;
wire  signed [31:0] sext_ln87_38_fu_776_p1;
reg  signed [31:0] sext_ln87_38_reg_3112;
wire  signed [31:0] sext_ln87_39_fu_800_p1;
reg  signed [31:0] sext_ln87_39_reg_3117;
wire  signed [31:0] sext_ln87_40_fu_810_p1;
reg  signed [31:0] sext_ln87_40_reg_3122;
wire  signed [31:0] sext_ln87_41_fu_820_p1;
reg  signed [31:0] sext_ln87_41_reg_3127;
wire  signed [31:0] sext_ln87_42_fu_841_p1;
reg  signed [31:0] sext_ln87_42_reg_3132;
wire  signed [31:0] sext_ln87_43_fu_851_p1;
reg  signed [31:0] sext_ln87_43_reg_3137;
wire  signed [31:0] sext_ln87_44_fu_861_p1;
reg  signed [31:0] sext_ln87_44_reg_3142;
wire  signed [31:0] sext_ln87_45_fu_871_p1;
reg  signed [31:0] sext_ln87_45_reg_3147;
wire  signed [31:0] sext_ln87_46_fu_881_p1;
reg  signed [31:0] sext_ln87_46_reg_3152;
wire  signed [31:0] sext_ln87_47_fu_891_p1;
reg  signed [31:0] sext_ln87_47_reg_3157;
wire  signed [31:0] sext_ln87_48_fu_901_p1;
reg  signed [31:0] sext_ln87_48_reg_3162;
wire  signed [31:0] sext_ln87_49_fu_911_p1;
reg  signed [31:0] sext_ln87_49_reg_3167;
wire  signed [31:0] sext_ln87_50_fu_921_p1;
reg  signed [31:0] sext_ln87_50_reg_3172;
wire  signed [31:0] sext_ln87_51_fu_931_p1;
reg  signed [31:0] sext_ln87_51_reg_3177;
wire  signed [31:0] sext_ln87_52_fu_941_p1;
reg  signed [31:0] sext_ln87_52_reg_3182;
wire  signed [31:0] sext_ln87_53_fu_951_p1;
reg  signed [31:0] sext_ln87_53_reg_3187;
wire  signed [31:0] sext_ln87_54_fu_961_p1;
reg  signed [31:0] sext_ln87_54_reg_3192;
wire  signed [31:0] sext_ln87_55_fu_971_p1;
reg  signed [31:0] sext_ln87_55_reg_3198;
wire  signed [31:0] sext_ln87_56_fu_981_p1;
reg  signed [31:0] sext_ln87_56_reg_3203;
wire  signed [31:0] sext_ln87_57_fu_991_p1;
reg  signed [31:0] sext_ln87_57_reg_3208;
wire  signed [31:0] sext_ln87_58_fu_1001_p1;
reg  signed [31:0] sext_ln87_58_reg_3213;
wire  signed [31:0] sext_ln87_59_fu_1011_p1;
reg  signed [31:0] sext_ln87_59_reg_3218;
wire  signed [31:0] sext_ln87_60_fu_1021_p1;
reg  signed [31:0] sext_ln87_60_reg_3223;
wire  signed [31:0] sext_ln87_61_fu_1031_p1;
reg  signed [31:0] sext_ln87_61_reg_3228;
wire  signed [31:0] sext_ln87_62_fu_1041_p1;
reg  signed [31:0] sext_ln87_62_reg_3233;
wire  signed [31:0] sext_ln87_63_fu_1051_p1;
reg  signed [31:0] sext_ln87_63_reg_3238;
wire  signed [31:0] sext_ln87_64_fu_1061_p1;
reg  signed [31:0] sext_ln87_64_reg_3243;
wire   [31:0] mul_ln87_49_fu_1065_p2;
reg   [31:0] mul_ln87_49_reg_3248;
wire   [31:0] add_ln87_fu_2054_p2;
wire    ap_block_pp0_stage0;
wire   [31:0] add_ln87_6_fu_2085_p2;
wire   [31:0] add_ln87_7_fu_2095_p2;
wire   [31:0] add_ln87_8_fu_2105_p2;
wire   [31:0] add_ln87_9_fu_2115_p2;
wire   [31:0] add_ln87_10_fu_2125_p2;
wire   [31:0] add_ln87_11_fu_2135_p2;
wire   [31:0] add_ln87_12_fu_2145_p2;
wire   [31:0] add_ln87_13_fu_2154_p2;
wire   [31:0] add_ln87_14_fu_2164_p2;
wire   [31:0] add_ln87_15_fu_2173_p2;
wire   [31:0] add_ln87_16_fu_2182_p2;
wire   [31:0] add_ln87_17_fu_2191_p2;
wire   [31:0] add_ln87_18_fu_2200_p2;
wire   [31:0] add_ln87_19_fu_2209_p2;
wire   [31:0] add_ln87_20_fu_2218_p2;
wire   [31:0] add_ln87_21_fu_2227_p2;
wire   [31:0] add_ln87_22_fu_2236_p2;
wire   [31:0] add_ln87_23_fu_2245_p2;
wire   [31:0] add_ln87_24_fu_2254_p2;
wire   [31:0] add_ln87_25_fu_2263_p2;
wire   [31:0] add_ln87_26_fu_2272_p2;
wire   [31:0] add_ln87_27_fu_2281_p2;
wire   [31:0] add_ln87_28_fu_2290_p2;
wire   [31:0] add_ln87_29_fu_2299_p2;
wire   [31:0] add_ln87_30_fu_2308_p2;
wire   [31:0] add_ln87_31_fu_2317_p2;
wire   [31:0] add_ln87_32_fu_2326_p2;
wire   [31:0] add_ln87_33_fu_2335_p2;
wire   [31:0] add_ln87_34_fu_2344_p2;
wire   [31:0] add_ln87_35_fu_2353_p2;
wire   [31:0] add_ln87_36_fu_2362_p2;
wire   [31:0] add_ln87_37_fu_2371_p2;
wire   [31:0] add_ln87_38_fu_2380_p2;
wire   [31:0] add_ln87_39_fu_2389_p2;
wire   [31:0] add_ln87_40_fu_2398_p2;
wire   [31:0] add_ln87_41_fu_2407_p2;
wire   [31:0] add_ln87_42_fu_2416_p2;
wire   [31:0] add_ln87_43_fu_2425_p2;
wire   [31:0] add_ln87_44_fu_2434_p2;
wire   [31:0] add_ln87_45_fu_2443_p2;
wire   [31:0] add_ln87_46_fu_2452_p2;
wire   [31:0] add_ln87_47_fu_2461_p2;
wire   [31:0] add_ln87_48_fu_2470_p2;
wire   [31:0] add_ln87_49_fu_2479_p2;
wire   [31:0] add_ln87_50_fu_2488_p2;
wire   [31:0] add_ln87_51_fu_2497_p2;
wire   [31:0] add_ln87_52_fu_2506_p2;
wire   [31:0] add_ln87_53_fu_2515_p2;
wire   [31:0] add_ln87_54_fu_2524_p2;
wire   [31:0] add_ln87_55_fu_2533_p2;
wire   [31:0] add_ln87_56_fu_2542_p2;
wire   [31:0] add_ln87_57_fu_2551_p2;
wire   [31:0] add_ln87_58_fu_2560_p2;
wire   [31:0] add_ln87_59_fu_2569_p2;
wire   [31:0] add_ln87_60_fu_2578_p2;
wire   [31:0] add_ln87_61_fu_2587_p2;
wire   [31:0] grp_fu_2939_p3;
wire   [31:0] add_ln87_63_fu_1078_p2;
wire   [31:0] add_ln87_64_fu_1088_p2;
wire   [31:0] add_ln87_65_fu_1098_p2;
wire   [31:0] add_ln87_66_fu_1108_p2;
wire   [31:0] add_ln87_67_fu_1118_p2;
wire   [31:0] add_ln87_68_fu_1128_p2;
wire   [31:0] add_ln87_69_fu_1138_p2;
wire   [31:0] add_ln87_70_fu_1148_p2;
wire   [31:0] add_ln87_71_fu_1158_p2;
wire   [31:0] add_ln87_72_fu_1168_p2;
wire   [31:0] add_ln87_73_fu_1178_p2;
wire   [31:0] add_ln87_74_fu_1188_p2;
wire   [31:0] add_ln87_75_fu_1198_p2;
wire   [31:0] add_ln87_76_fu_1208_p2;
wire   [31:0] add_ln87_77_fu_1218_p2;
wire   [31:0] add_ln87_78_fu_1228_p2;
wire   [31:0] add_ln87_79_fu_1238_p2;
wire   [31:0] add_ln87_80_fu_1248_p2;
wire   [31:0] add_ln87_81_fu_1258_p2;
wire   [31:0] add_ln87_82_fu_1268_p2;
wire   [31:0] add_ln87_83_fu_1278_p2;
wire   [31:0] add_ln87_84_fu_1288_p2;
wire   [31:0] add_ln87_85_fu_1298_p2;
wire   [31:0] add_ln87_86_fu_1308_p2;
wire   [31:0] add_ln87_87_fu_1318_p2;
wire   [31:0] add_ln87_88_fu_1328_p2;
wire   [31:0] add_ln87_89_fu_1338_p2;
wire   [31:0] add_ln87_90_fu_1348_p2;
wire   [31:0] add_ln87_91_fu_1358_p2;
wire   [31:0] add_ln87_92_fu_1368_p2;
wire   [31:0] add_ln87_93_fu_1378_p2;
wire   [31:0] add_ln87_94_fu_1388_p2;
wire   [31:0] add_ln87_95_fu_1398_p2;
wire   [31:0] add_ln87_96_fu_1408_p2;
wire   [31:0] add_ln87_97_fu_1418_p2;
wire   [31:0] add_ln87_98_fu_1428_p2;
wire   [31:0] add_ln87_99_fu_1438_p2;
wire   [31:0] add_ln87_100_fu_1448_p2;
wire   [31:0] add_ln87_101_fu_1458_p2;
wire   [31:0] add_ln87_102_fu_1468_p2;
wire   [31:0] add_ln87_103_fu_1478_p2;
wire   [31:0] add_ln87_104_fu_1488_p2;
wire   [31:0] add_ln87_105_fu_1498_p2;
wire   [31:0] add_ln87_106_fu_1508_p2;
wire   [31:0] add_ln87_107_fu_1518_p2;
wire   [31:0] add_ln87_108_fu_1528_p2;
wire   [31:0] add_ln87_109_fu_1538_p2;
wire   [31:0] add_ln87_110_fu_1552_p2;
wire   [30:0] add_ln87_111_fu_1566_p2;
wire   [29:0] add_ln87_112_fu_1580_p2;
wire   [28:0] add_ln87_113_fu_1594_p2;
wire   [27:0] add_ln87_114_fu_1608_p2;
wire   [26:0] add_ln87_115_fu_1622_p2;
wire   [25:0] add_ln87_116_fu_1632_p2;
wire   [25:0] add_ln87_117_fu_1646_p2;
wire   [24:0] add_ln87_118_fu_1656_p2;
wire   [24:0] add_ln87_119_fu_1670_p2;
wire   [22:0] trunc_ln87_fu_631_p1;
wire  signed [15:0] sext_ln84_fu_384_p0;
wire  signed [17:0] tmp_1_fu_422_p3;
wire  signed [22:0] p_shl_fu_415_p3;
wire  signed [22:0] sext_ln84_17_fu_429_p1;
wire  signed [15:0] mul_ln87_fu_439_p0;
wire  signed [24:0] sext_ln84_14_fu_409_p1;
wire  signed [8:0] mul_ln87_fu_439_p1;
wire  signed [16:0] sext_ln87_12_fu_445_p1;
wire   [16:0] sub_ln87_fu_448_p2;
wire  signed [15:0] mul_ln87_6_fu_466_p0;
wire  signed [23:0] sext_ln84_13_fu_406_p1;
wire   [7:0] mul_ln87_6_fu_466_p1;
wire   [20:0] tmp_2_fu_476_p3;
wire  signed [21:0] sext_ln87_68_fu_483_p1;
wire  signed [15:0] mul_ln87_7_fu_497_p0;
wire  signed [7:0] mul_ln87_7_fu_497_p1;
wire   [5:0] mul_ln87_8_fu_507_p1;
wire  signed [15:0] mul_ln87_9_fu_517_p0;
wire   [7:0] mul_ln87_9_fu_517_p1;
wire  signed [6:0] mul_ln87_10_fu_527_p1;
wire  signed [22:0] mul_ln87_10_fu_527_p2;
wire  signed [24:0] sext_ln87_74_fu_541_p1;
wire  signed [16:0] tmp_3_fu_551_p3;
wire   [24:0] sub_ln87_2_fu_545_p2;
wire  signed [24:0] sext_ln87_75_fu_558_p1;
wire   [21:0] shl_ln87_1_fu_572_p3;
wire  signed [15:0] mul_ln87_11_fu_583_p0;
wire   [8:0] mul_ln87_11_fu_583_p1;
wire   [24:0] mul_ln87_11_fu_583_p2;
wire  signed [15:0] mul_ln87_12_fu_593_p0;
wire  signed [7:0] mul_ln87_12_fu_593_p1;
wire   [23:0] mul_ln87_12_fu_593_p2;
wire  signed [15:0] mul_ln87_13_fu_603_p0;
wire  signed [8:0] mul_ln87_13_fu_603_p1;
wire   [24:0] mul_ln87_13_fu_603_p2;
wire  signed [23:0] sext_ln87_77_fu_613_p1;
wire  signed [23:0] sext_ln87_78_fu_617_p1;
wire  signed [23:0] sub_ln87_4_fu_621_p2;
wire  signed [15:0] mul_ln87_14_fu_635_p0;
wire   [8:0] mul_ln87_14_fu_635_p1;
wire   [24:0] mul_ln87_14_fu_635_p2;
wire  signed [15:0] mul_ln87_15_fu_645_p0;
wire  signed [8:0] mul_ln87_15_fu_645_p1;
wire   [24:0] mul_ln87_15_fu_645_p2;
wire  signed [15:0] mul_ln87_16_fu_655_p0;
wire  signed [8:0] mul_ln87_16_fu_655_p1;
wire   [24:0] mul_ln87_16_fu_655_p2;
wire  signed [15:0] mul_ln87_17_fu_665_p0;
wire   [8:0] mul_ln87_17_fu_665_p1;
wire   [24:0] mul_ln87_17_fu_665_p2;
wire  signed [15:0] mul_ln87_18_fu_675_p0;
wire   [8:0] mul_ln87_18_fu_675_p1;
wire   [24:0] mul_ln87_18_fu_675_p2;
wire  signed [15:0] mul_ln87_19_fu_685_p0;
wire  signed [8:0] mul_ln87_19_fu_685_p1;
wire   [24:0] mul_ln87_19_fu_685_p2;
wire  signed [19:0] tmp_4_fu_695_p3;
wire  signed [24:0] sext_ln87_79_fu_702_p1;
wire   [24:0] sub_ln87_5_fu_706_p2;
wire  signed [15:0] mul_ln87_20_fu_716_p0;
wire  signed [25:0] sext_ln84_11_fu_400_p1;
wire   [9:0] mul_ln87_20_fu_716_p1;
wire   [25:0] mul_ln87_20_fu_716_p2;
wire  signed [23:0] sext_ln87_80_fu_726_p1;
wire   [23:0] sub_ln87_6_fu_730_p2;
wire  signed [15:0] mul_ln87_21_fu_740_p0;
wire  signed [9:0] mul_ln87_21_fu_740_p1;
wire   [25:0] mul_ln87_21_fu_740_p2;
wire  signed [15:0] mul_ln87_22_fu_750_p0;
wire  signed [7:0] mul_ln87_22_fu_750_p1;
wire   [23:0] mul_ln87_22_fu_750_p2;
wire  signed [15:0] mul_ln87_23_fu_760_p0;
wire   [9:0] mul_ln87_23_fu_760_p1;
wire   [25:0] mul_ln87_23_fu_760_p2;
wire  signed [15:0] mul_ln87_24_fu_770_p0;
wire  signed [9:0] mul_ln87_24_fu_770_p1;
wire   [25:0] mul_ln87_24_fu_770_p2;
wire  signed [21:0] sext_ln87_81_fu_780_p1;
wire   [21:0] sub_ln87_7_fu_784_p2;
wire  signed [21:0] sext_ln87_82_fu_790_p1;
wire   [21:0] sub_ln87_8_fu_794_p2;
wire  signed [15:0] mul_ln87_25_fu_804_p0;
wire  signed [26:0] sext_ln84_10_fu_397_p1;
wire   [10:0] mul_ln87_25_fu_804_p1;
wire   [26:0] mul_ln87_25_fu_804_p2;
wire  signed [15:0] mul_ln87_26_fu_814_p0;
wire  signed [10:0] mul_ln87_26_fu_814_p1;
wire   [26:0] mul_ln87_26_fu_814_p2;
wire   [18:0] tmp_5_fu_824_p3;
wire  signed [23:0] sext_ln87_83_fu_831_p1;
wire   [23:0] sub_ln87_9_fu_835_p2;
wire  signed [15:0] mul_ln87_27_fu_845_p0;
wire   [10:0] mul_ln87_27_fu_845_p1;
wire   [26:0] mul_ln87_27_fu_845_p2;
wire  signed [15:0] mul_ln87_28_fu_855_p0;
wire  signed [8:0] mul_ln87_28_fu_855_p1;
wire   [24:0] mul_ln87_28_fu_855_p2;
wire  signed [15:0] mul_ln87_29_fu_865_p0;
wire  signed [10:0] mul_ln87_29_fu_865_p1;
wire   [26:0] mul_ln87_29_fu_865_p2;
wire  signed [15:0] mul_ln87_30_fu_875_p0;
wire   [9:0] mul_ln87_30_fu_875_p1;
wire   [25:0] mul_ln87_30_fu_875_p2;
wire  signed [15:0] mul_ln87_31_fu_885_p0;
wire   [10:0] mul_ln87_31_fu_885_p1;
wire   [26:0] mul_ln87_31_fu_885_p2;
wire  signed [15:0] mul_ln87_32_fu_895_p0;
wire  signed [9:0] mul_ln87_32_fu_895_p1;
wire   [25:0] mul_ln87_32_fu_895_p2;
wire  signed [15:0] mul_ln87_33_fu_905_p0;
wire  signed [10:0] mul_ln87_33_fu_905_p1;
wire   [26:0] mul_ln87_33_fu_905_p2;
wire  signed [15:0] mul_ln87_34_fu_915_p0;
wire   [10:0] mul_ln87_34_fu_915_p1;
wire   [26:0] mul_ln87_34_fu_915_p2;
wire  signed [15:0] mul_ln87_35_fu_925_p0;
wire   [10:0] mul_ln87_35_fu_925_p1;
wire   [26:0] mul_ln87_35_fu_925_p2;
wire  signed [15:0] mul_ln87_36_fu_935_p0;
wire  signed [10:0] mul_ln87_36_fu_935_p1;
wire   [26:0] mul_ln87_36_fu_935_p2;
wire  signed [15:0] mul_ln87_37_fu_945_p0;
wire  signed [10:0] mul_ln87_37_fu_945_p1;
wire   [26:0] mul_ln87_37_fu_945_p2;
wire  signed [15:0] mul_ln87_38_fu_955_p0;
wire  signed [27:0] sext_ln84_9_fu_394_p1;
wire   [11:0] mul_ln87_38_fu_955_p1;
wire   [27:0] mul_ln87_38_fu_955_p2;
wire  signed [15:0] mul_ln87_39_fu_965_p0;
wire   [10:0] mul_ln87_39_fu_965_p1;
wire   [26:0] mul_ln87_39_fu_965_p2;
wire  signed [15:0] mul_ln87_40_fu_975_p0;
wire  signed [11:0] mul_ln87_40_fu_975_p1;
wire   [27:0] mul_ln87_40_fu_975_p2;
wire  signed [15:0] mul_ln87_41_fu_985_p0;
wire  signed [11:0] mul_ln87_41_fu_985_p1;
wire   [27:0] mul_ln87_41_fu_985_p2;
wire  signed [15:0] mul_ln87_42_fu_995_p0;
wire   [11:0] mul_ln87_42_fu_995_p1;
wire   [27:0] mul_ln87_42_fu_995_p2;
wire  signed [15:0] mul_ln87_43_fu_1005_p0;
wire   [11:0] mul_ln87_43_fu_1005_p1;
wire   [27:0] mul_ln87_43_fu_1005_p2;
wire  signed [15:0] mul_ln87_44_fu_1015_p0;
wire  signed [28:0] sext_ln84_8_fu_391_p1;
wire  signed [12:0] mul_ln87_44_fu_1015_p1;
wire   [28:0] mul_ln87_44_fu_1015_p2;
wire  signed [15:0] mul_ln87_45_fu_1025_p0;
wire  signed [11:0] mul_ln87_45_fu_1025_p1;
wire   [27:0] mul_ln87_45_fu_1025_p2;
wire  signed [15:0] mul_ln87_46_fu_1035_p0;
wire   [12:0] mul_ln87_46_fu_1035_p1;
wire   [28:0] mul_ln87_46_fu_1035_p2;
wire  signed [13:0] mul_ln87_47_fu_1045_p1;
wire   [29:0] mul_ln87_47_fu_1045_p2;
wire  signed [15:0] mul_ln87_48_fu_1055_p0;
wire  signed [11:0] mul_ln87_48_fu_1055_p1;
wire   [27:0] mul_ln87_48_fu_1055_p2;
wire  signed [15:0] mul_ln87_49_fu_1065_p0;
wire   [15:0] mul_ln87_49_fu_1065_p1;
wire  signed [30:0] sext_ln87_84_fu_1548_p0;
wire  signed [31:0] sext_ln87_84_fu_1548_p1;
wire  signed [29:0] sext_ln87_85_fu_1562_p0;
wire  signed [30:0] sext_ln87_85_fu_1562_p1;
wire  signed [30:0] sext_ln87_76_fu_568_p1;
wire  signed [28:0] sext_ln87_86_fu_1576_p0;
wire  signed [29:0] sext_ln87_86_fu_1576_p1;
wire  signed [29:0] sext_ln87_73_fu_537_p1;
wire  signed [27:0] sext_ln87_87_fu_1590_p0;
wire  signed [28:0] sext_ln87_87_fu_1590_p1;
wire  signed [28:0] sext_ln87_72_fu_523_p1;
wire  signed [26:0] sext_ln87_88_fu_1604_p0;
wire  signed [27:0] sext_ln87_88_fu_1604_p1;
wire  signed [27:0] sext_ln87_71_fu_513_p1;
wire  signed [25:0] sext_ln87_89_fu_1618_p0;
wire  signed [26:0] sext_ln87_89_fu_1618_p1;
wire  signed [26:0] sext_ln87_70_fu_503_p1;
wire  signed [25:0] sext_ln87_69_fu_493_p1;
wire  signed [24:0] sext_ln87_90_fu_1642_p0;
wire  signed [25:0] sext_ln87_90_fu_1642_p1;
wire  signed [25:0] sext_ln87_67_fu_472_p1;
wire  signed [24:0] sext_ln87_65_fu_462_p1;
wire  signed [22:0] sext_ln87_66_fu_1666_p0;
wire  signed [24:0] sext_ln87_66_fu_1666_p1;
wire  signed [31:0] sext_ln84_16_fu_2028_p1;
wire   [31:0] add_ln84_fu_2031_p2;
wire  signed [31:0] sext_ln87_fu_2051_p1;
wire  signed [31:0] sext_ln87_13_fu_2060_p1;
wire  signed [31:0] sext_ln87_14_fu_2063_p1;
wire  signed [31:0] sext_ln87_15_fu_2066_p1;
wire  signed [31:0] sext_ln87_16_fu_2069_p1;
wire  signed [31:0] sext_ln87_17_fu_2072_p1;
wire  signed [31:0] sext_ln87_18_fu_2075_p1;
wire  signed [31:0] sext_ln87_20_fu_2078_p1;
wire   [15:0] grp_fu_2939_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 p_ZL10H_accu_FIR_0 = 32'd0;
#0 p_ZL10H_accu_FIR_1 = 32'd0;
#0 p_ZL10H_accu_FIR_2 = 32'd0;
#0 p_ZL10H_accu_FIR_3 = 32'd0;
#0 p_ZL10H_accu_FIR_4 = 32'd0;
#0 p_ZL10H_accu_FIR_5 = 32'd0;
#0 p_ZL10H_accu_FIR_6 = 32'd0;
#0 p_ZL10H_accu_FIR_7 = 32'd0;
#0 p_ZL10H_accu_FIR_8 = 32'd0;
#0 p_ZL10H_accu_FIR_9 = 32'd0;
#0 p_ZL10H_accu_FIR_10 = 32'd0;
#0 p_ZL10H_accu_FIR_11 = 32'd0;
#0 p_ZL10H_accu_FIR_12 = 32'd0;
#0 p_ZL10H_accu_FIR_13 = 32'd0;
#0 p_ZL10H_accu_FIR_14 = 32'd0;
#0 p_ZL10H_accu_FIR_15 = 32'd0;
#0 p_ZL10H_accu_FIR_16 = 32'd0;
#0 p_ZL10H_accu_FIR_17 = 32'd0;
#0 p_ZL10H_accu_FIR_18 = 32'd0;
#0 p_ZL10H_accu_FIR_19 = 32'd0;
#0 p_ZL10H_accu_FIR_20 = 32'd0;
#0 p_ZL10H_accu_FIR_21 = 32'd0;
#0 p_ZL10H_accu_FIR_22 = 32'd0;
#0 p_ZL10H_accu_FIR_23 = 32'd0;
#0 p_ZL10H_accu_FIR_24 = 32'd0;
#0 p_ZL10H_accu_FIR_25 = 32'd0;
#0 p_ZL10H_accu_FIR_26 = 32'd0;
#0 p_ZL10H_accu_FIR_27 = 32'd0;
#0 p_ZL10H_accu_FIR_28 = 32'd0;
#0 p_ZL10H_accu_FIR_29 = 32'd0;
#0 p_ZL10H_accu_FIR_30 = 32'd0;
#0 p_ZL10H_accu_FIR_31 = 32'd0;
#0 p_ZL10H_accu_FIR_32 = 32'd0;
#0 p_ZL10H_accu_FIR_33 = 32'd0;
#0 p_ZL10H_accu_FIR_34 = 32'd0;
#0 p_ZL10H_accu_FIR_35 = 32'd0;
#0 p_ZL10H_accu_FIR_36 = 32'd0;
#0 p_ZL10H_accu_FIR_37 = 32'd0;
#0 p_ZL10H_accu_FIR_38 = 32'd0;
#0 p_ZL10H_accu_FIR_39 = 32'd0;
#0 p_ZL10H_accu_FIR_40 = 32'd0;
#0 p_ZL10H_accu_FIR_41 = 32'd0;
#0 p_ZL10H_accu_FIR_42 = 32'd0;
#0 p_ZL10H_accu_FIR_43 = 32'd0;
#0 p_ZL10H_accu_FIR_44 = 32'd0;
#0 p_ZL10H_accu_FIR_45 = 32'd0;
#0 p_ZL10H_accu_FIR_46 = 32'd0;
#0 p_ZL10H_accu_FIR_47 = 32'd0;
#0 p_ZL10H_accu_FIR_48 = 32'd0;
#0 p_ZL10H_accu_FIR_49 = 32'd0;
#0 p_ZL10H_accu_FIR_50 = 32'd0;
#0 p_ZL10H_accu_FIR_51 = 32'd0;
#0 p_ZL10H_accu_FIR_52 = 32'd0;
#0 p_ZL10H_accu_FIR_53 = 32'd0;
#0 p_ZL10H_accu_FIR_54 = 32'd0;
#0 p_ZL10H_accu_FIR_55 = 32'd0;
#0 p_ZL10H_accu_FIR_56 = 32'd0;
#0 p_ZL10H_accu_FIR_57 = 32'd0;
#0 p_ZL10H_accu_FIR_58 = 32'd0;
#0 p_ZL10H_accu_FIR_59 = 32'd0;
#0 p_ZL10H_accu_FIR_60 = 32'd0;
#0 p_ZL10H_accu_FIR_61 = 32'd0;
#0 p_ZL10H_accu_FIR_62 = 32'd0;
#0 p_ZL10H_accu_FIR_63 = 32'd0;
#0 p_ZL10H_accu_FIR_64 = 32'd0;
#0 p_ZL10H_accu_FIR_65 = 32'd0;
#0 p_ZL10H_accu_FIR_66 = 32'd0;
#0 p_ZL10H_accu_FIR_67 = 32'd0;
#0 p_ZL10H_accu_FIR_68 = 32'd0;
#0 p_ZL10H_accu_FIR_69 = 32'd0;
#0 p_ZL10H_accu_FIR_70 = 32'd0;
#0 p_ZL10H_accu_FIR_71 = 32'd0;
#0 p_ZL10H_accu_FIR_72 = 32'd0;
#0 p_ZL10H_accu_FIR_73 = 32'd0;
#0 p_ZL10H_accu_FIR_74 = 32'd0;
#0 p_ZL10H_accu_FIR_75 = 32'd0;
#0 p_ZL10H_accu_FIR_76 = 32'd0;
#0 p_ZL10H_accu_FIR_77 = 32'd0;
#0 p_ZL10H_accu_FIR_78 = 32'd0;
#0 p_ZL10H_accu_FIR_79 = 32'd0;
#0 p_ZL10H_accu_FIR_80 = 32'd0;
#0 p_ZL10H_accu_FIR_81 = 32'd0;
#0 p_ZL10H_accu_FIR_82 = 32'd0;
#0 p_ZL10H_accu_FIR_83 = 32'd0;
#0 p_ZL10H_accu_FIR_84 = 32'd0;
#0 p_ZL10H_accu_FIR_85 = 32'd0;
#0 p_ZL10H_accu_FIR_86 = 32'd0;
#0 p_ZL10H_accu_FIR_87 = 32'd0;
#0 p_ZL10H_accu_FIR_88 = 32'd0;
#0 p_ZL10H_accu_FIR_89 = 32'd0;
#0 p_ZL10H_accu_FIR_90 = 32'd0;
#0 p_ZL10H_accu_FIR_91 = 32'd0;
#0 p_ZL10H_accu_FIR_92 = 32'd0;
#0 p_ZL10H_accu_FIR_93 = 32'd0;
#0 p_ZL10H_accu_FIR_94 = 32'd0;
#0 p_ZL10H_accu_FIR_95 = 32'd0;
#0 p_ZL10H_accu_FIR_96 = 32'd0;
#0 p_ZL10H_accu_FIR_97 = 32'd0;
#0 p_ZL10H_accu_FIR_98 = 32'd0;
#0 p_ZL10H_accu_FIR_99 = 32'd0;
#0 p_ZL10H_accu_FIR_100 = 32'd0;
#0 p_ZL10H_accu_FIR_101 = 32'd0;
#0 p_ZL10H_accu_FIR_102 = 32'd0;
#0 p_ZL10H_accu_FIR_103 = 32'd0;
#0 p_ZL10H_accu_FIR_104 = 32'd0;
#0 p_ZL10H_accu_FIR_105 = 32'd0;
#0 p_ZL10H_accu_FIR_106 = 31'd0;
#0 p_ZL10H_accu_FIR_107 = 30'd0;
#0 p_ZL10H_accu_FIR_108 = 29'd0;
#0 p_ZL10H_accu_FIR_109 = 28'd0;
#0 p_ZL10H_accu_FIR_110 = 27'd0;
#0 p_ZL10H_accu_FIR_111 = 26'd0;
#0 p_ZL10H_accu_FIR_112 = 26'd0;
#0 p_ZL10H_accu_FIR_113 = 25'd0;
#0 p_ZL10H_accu_FIR_114 = 25'd0;
#0 p_ZL10H_accu_FIR_115 = 23'd0;
end

Multirate_v4_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U33(
    .din0(mul_ln87_fu_439_p0),
    .din1(mul_ln87_fu_439_p1),
    .dout(mul_ln87_fu_439_p2)
);

Multirate_v4_mul_16s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_1_U34(
    .din0(mul_ln87_6_fu_466_p0),
    .din1(mul_ln87_6_fu_466_p1),
    .dout(mul_ln87_6_fu_466_p2)
);

Multirate_v4_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U35(
    .din0(mul_ln87_7_fu_497_p0),
    .din1(mul_ln87_7_fu_497_p1),
    .dout(mul_ln87_7_fu_497_p2)
);

Multirate_v4_mul_16s_6ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
mul_16s_6ns_22_1_1_U36(
    .din0(x_n_read_reg_2948_pp0_iter1_reg),
    .din1(mul_ln87_8_fu_507_p1),
    .dout(mul_ln87_8_fu_507_p2)
);

Multirate_v4_mul_16s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_1_U37(
    .din0(mul_ln87_9_fu_517_p0),
    .din1(mul_ln87_9_fu_517_p1),
    .dout(mul_ln87_9_fu_517_p2)
);

Multirate_v4_mul_16s_7s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
mul_16s_7s_23_1_1_U38(
    .din0(x_n_read_reg_2948_pp0_iter1_reg),
    .din1(mul_ln87_10_fu_527_p1),
    .dout(mul_ln87_10_fu_527_p2)
);

Multirate_v4_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_1_1_U39(
    .din0(mul_ln87_11_fu_583_p0),
    .din1(mul_ln87_11_fu_583_p1),
    .dout(mul_ln87_11_fu_583_p2)
);

Multirate_v4_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U40(
    .din0(mul_ln87_12_fu_593_p0),
    .din1(mul_ln87_12_fu_593_p1),
    .dout(mul_ln87_12_fu_593_p2)
);

Multirate_v4_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U41(
    .din0(mul_ln87_13_fu_603_p0),
    .din1(mul_ln87_13_fu_603_p1),
    .dout(mul_ln87_13_fu_603_p2)
);

Multirate_v4_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_1_1_U42(
    .din0(mul_ln87_14_fu_635_p0),
    .din1(mul_ln87_14_fu_635_p1),
    .dout(mul_ln87_14_fu_635_p2)
);

Multirate_v4_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U43(
    .din0(mul_ln87_15_fu_645_p0),
    .din1(mul_ln87_15_fu_645_p1),
    .dout(mul_ln87_15_fu_645_p2)
);

Multirate_v4_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U44(
    .din0(mul_ln87_16_fu_655_p0),
    .din1(mul_ln87_16_fu_655_p1),
    .dout(mul_ln87_16_fu_655_p2)
);

Multirate_v4_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_1_1_U45(
    .din0(mul_ln87_17_fu_665_p0),
    .din1(mul_ln87_17_fu_665_p1),
    .dout(mul_ln87_17_fu_665_p2)
);

Multirate_v4_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_1_1_U46(
    .din0(mul_ln87_18_fu_675_p0),
    .din1(mul_ln87_18_fu_675_p1),
    .dout(mul_ln87_18_fu_675_p2)
);

Multirate_v4_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U47(
    .din0(mul_ln87_19_fu_685_p0),
    .din1(mul_ln87_19_fu_685_p1),
    .dout(mul_ln87_19_fu_685_p2)
);

Multirate_v4_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U48(
    .din0(mul_ln87_20_fu_716_p0),
    .din1(mul_ln87_20_fu_716_p1),
    .dout(mul_ln87_20_fu_716_p2)
);

Multirate_v4_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U49(
    .din0(mul_ln87_21_fu_740_p0),
    .din1(mul_ln87_21_fu_740_p1),
    .dout(mul_ln87_21_fu_740_p2)
);

Multirate_v4_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U50(
    .din0(mul_ln87_22_fu_750_p0),
    .din1(mul_ln87_22_fu_750_p1),
    .dout(mul_ln87_22_fu_750_p2)
);

Multirate_v4_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U51(
    .din0(mul_ln87_23_fu_760_p0),
    .din1(mul_ln87_23_fu_760_p1),
    .dout(mul_ln87_23_fu_760_p2)
);

Multirate_v4_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U52(
    .din0(mul_ln87_24_fu_770_p0),
    .din1(mul_ln87_24_fu_770_p1),
    .dout(mul_ln87_24_fu_770_p2)
);

Multirate_v4_mul_16s_11ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11ns_27_1_1_U53(
    .din0(mul_ln87_25_fu_804_p0),
    .din1(mul_ln87_25_fu_804_p1),
    .dout(mul_ln87_25_fu_804_p2)
);

Multirate_v4_mul_16s_11s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11s_27_1_1_U54(
    .din0(mul_ln87_26_fu_814_p0),
    .din1(mul_ln87_26_fu_814_p1),
    .dout(mul_ln87_26_fu_814_p2)
);

Multirate_v4_mul_16s_11ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11ns_27_1_1_U55(
    .din0(mul_ln87_27_fu_845_p0),
    .din1(mul_ln87_27_fu_845_p1),
    .dout(mul_ln87_27_fu_845_p2)
);

Multirate_v4_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U56(
    .din0(mul_ln87_28_fu_855_p0),
    .din1(mul_ln87_28_fu_855_p1),
    .dout(mul_ln87_28_fu_855_p2)
);

Multirate_v4_mul_16s_11s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11s_27_1_1_U57(
    .din0(mul_ln87_29_fu_865_p0),
    .din1(mul_ln87_29_fu_865_p1),
    .dout(mul_ln87_29_fu_865_p2)
);

Multirate_v4_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U58(
    .din0(mul_ln87_30_fu_875_p0),
    .din1(mul_ln87_30_fu_875_p1),
    .dout(mul_ln87_30_fu_875_p2)
);

Multirate_v4_mul_16s_11ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11ns_27_1_1_U59(
    .din0(mul_ln87_31_fu_885_p0),
    .din1(mul_ln87_31_fu_885_p1),
    .dout(mul_ln87_31_fu_885_p2)
);

Multirate_v4_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U60(
    .din0(mul_ln87_32_fu_895_p0),
    .din1(mul_ln87_32_fu_895_p1),
    .dout(mul_ln87_32_fu_895_p2)
);

Multirate_v4_mul_16s_11s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11s_27_1_1_U61(
    .din0(mul_ln87_33_fu_905_p0),
    .din1(mul_ln87_33_fu_905_p1),
    .dout(mul_ln87_33_fu_905_p2)
);

Multirate_v4_mul_16s_11ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11ns_27_1_1_U62(
    .din0(mul_ln87_34_fu_915_p0),
    .din1(mul_ln87_34_fu_915_p1),
    .dout(mul_ln87_34_fu_915_p2)
);

Multirate_v4_mul_16s_11ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11ns_27_1_1_U63(
    .din0(mul_ln87_35_fu_925_p0),
    .din1(mul_ln87_35_fu_925_p1),
    .dout(mul_ln87_35_fu_925_p2)
);

Multirate_v4_mul_16s_11s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11s_27_1_1_U64(
    .din0(mul_ln87_36_fu_935_p0),
    .din1(mul_ln87_36_fu_935_p1),
    .dout(mul_ln87_36_fu_935_p2)
);

Multirate_v4_mul_16s_11s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11s_27_1_1_U65(
    .din0(mul_ln87_37_fu_945_p0),
    .din1(mul_ln87_37_fu_945_p1),
    .dout(mul_ln87_37_fu_945_p2)
);

Multirate_v4_mul_16s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12ns_28_1_1_U66(
    .din0(mul_ln87_38_fu_955_p0),
    .din1(mul_ln87_38_fu_955_p1),
    .dout(mul_ln87_38_fu_955_p2)
);

Multirate_v4_mul_16s_11ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
mul_16s_11ns_27_1_1_U67(
    .din0(mul_ln87_39_fu_965_p0),
    .din1(mul_ln87_39_fu_965_p1),
    .dout(mul_ln87_39_fu_965_p2)
);

Multirate_v4_mul_16s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12s_28_1_1_U68(
    .din0(mul_ln87_40_fu_975_p0),
    .din1(mul_ln87_40_fu_975_p1),
    .dout(mul_ln87_40_fu_975_p2)
);

Multirate_v4_mul_16s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12s_28_1_1_U69(
    .din0(mul_ln87_41_fu_985_p0),
    .din1(mul_ln87_41_fu_985_p1),
    .dout(mul_ln87_41_fu_985_p2)
);

Multirate_v4_mul_16s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12ns_28_1_1_U70(
    .din0(mul_ln87_42_fu_995_p0),
    .din1(mul_ln87_42_fu_995_p1),
    .dout(mul_ln87_42_fu_995_p2)
);

Multirate_v4_mul_16s_12ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12ns_28_1_1_U71(
    .din0(mul_ln87_43_fu_1005_p0),
    .din1(mul_ln87_43_fu_1005_p1),
    .dout(mul_ln87_43_fu_1005_p2)
);

Multirate_v4_mul_16s_13s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13s_29_1_1_U72(
    .din0(mul_ln87_44_fu_1015_p0),
    .din1(mul_ln87_44_fu_1015_p1),
    .dout(mul_ln87_44_fu_1015_p2)
);

Multirate_v4_mul_16s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12s_28_1_1_U73(
    .din0(mul_ln87_45_fu_1025_p0),
    .din1(mul_ln87_45_fu_1025_p1),
    .dout(mul_ln87_45_fu_1025_p2)
);

Multirate_v4_mul_16s_13ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mul_16s_13ns_29_1_1_U74(
    .din0(mul_ln87_46_fu_1035_p0),
    .din1(mul_ln87_46_fu_1035_p1),
    .dout(mul_ln87_46_fu_1035_p2)
);

Multirate_v4_mul_16s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_16s_14s_30_1_1_U75(
    .din0(x_n_read_reg_2948_pp0_iter1_reg),
    .din1(mul_ln87_47_fu_1045_p1),
    .dout(mul_ln87_47_fu_1045_p2)
);

Multirate_v4_mul_16s_12s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 28 ))
mul_16s_12s_28_1_1_U76(
    .din0(mul_ln87_48_fu_1055_p0),
    .din1(mul_ln87_48_fu_1055_p1),
    .dout(mul_ln87_48_fu_1055_p2)
);

Multirate_v4_mul_16s_16ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16ns_32_1_1_U77(
    .din0(mul_ln87_49_fu_1065_p0),
    .din1(mul_ln87_49_fu_1065_p1),
    .dout(mul_ln87_49_fu_1065_p2)
);

Multirate_v4_mac_muladd_16s_16ns_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16ns_32ns_32_4_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sext_ln84_fu_384_p0),
    .din1(grp_fu_2939_p1),
    .din2(p_ZL10H_accu_FIR_58),
    .ce(1'b1),
    .dout(grp_fu_2939_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        mul_ln87_49_reg_3248 <= mul_ln87_49_fu_1065_p2;
        mul_ln87_6_reg_2990 <= mul_ln87_6_fu_466_p2;
        mul_ln87_7_reg_3000 <= mul_ln87_7_fu_497_p2;
        mul_ln87_8_reg_3005 <= mul_ln87_8_fu_507_p2;
        mul_ln87_9_reg_3010 <= mul_ln87_9_fu_517_p2;
        mul_ln87_reg_2980 <= mul_ln87_fu_439_p2;
        sext_ln87_19_reg_3015 <= sext_ln87_19_fu_533_p1;
        sext_ln87_21_reg_3026[31 : 6] <= sext_ln87_21_fu_579_p1[31 : 6];
        sext_ln87_22_reg_3032 <= sext_ln87_22_fu_589_p1;
        sext_ln87_23_reg_3037 <= sext_ln87_23_fu_599_p1;
        sext_ln87_24_reg_3042 <= sext_ln87_24_fu_609_p1;
        sext_ln87_25_reg_3047[31 : 2] <= sext_ln87_25_fu_627_p1[31 : 2];
        sext_ln87_26_reg_3052 <= sext_ln87_26_fu_641_p1;
        sext_ln87_27_reg_3057 <= sext_ln87_27_fu_651_p1;
        sext_ln87_28_reg_3062 <= sext_ln87_28_fu_661_p1;
        sext_ln87_29_reg_3067 <= sext_ln87_29_fu_671_p1;
        sext_ln87_30_reg_3072 <= sext_ln87_30_fu_681_p1;
        sext_ln87_31_reg_3077 <= sext_ln87_31_fu_691_p1;
        sext_ln87_32_reg_3082[31 : 4] <= sext_ln87_32_fu_712_p1[31 : 4];
        sext_ln87_33_reg_3087 <= sext_ln87_33_fu_722_p1;
        sext_ln87_34_reg_3092[31 : 1] <= sext_ln87_34_fu_736_p1[31 : 1];
        sext_ln87_35_reg_3097 <= sext_ln87_35_fu_746_p1;
        sext_ln87_36_reg_3102 <= sext_ln87_36_fu_756_p1;
        sext_ln87_37_reg_3107 <= sext_ln87_37_fu_766_p1;
        sext_ln87_38_reg_3112 <= sext_ln87_38_fu_776_p1;
        sext_ln87_39_reg_3117[31 : 1] <= sext_ln87_39_fu_800_p1[31 : 1];
        sext_ln87_40_reg_3122 <= sext_ln87_40_fu_810_p1;
        sext_ln87_41_reg_3127 <= sext_ln87_41_fu_820_p1;
        sext_ln87_42_reg_3132[31 : 3] <= sext_ln87_42_fu_841_p1[31 : 3];
        sext_ln87_43_reg_3137 <= sext_ln87_43_fu_851_p1;
        sext_ln87_44_reg_3142 <= sext_ln87_44_fu_861_p1;
        sext_ln87_45_reg_3147 <= sext_ln87_45_fu_871_p1;
        sext_ln87_46_reg_3152 <= sext_ln87_46_fu_881_p1;
        sext_ln87_47_reg_3157 <= sext_ln87_47_fu_891_p1;
        sext_ln87_48_reg_3162 <= sext_ln87_48_fu_901_p1;
        sext_ln87_49_reg_3167 <= sext_ln87_49_fu_911_p1;
        sext_ln87_50_reg_3172 <= sext_ln87_50_fu_921_p1;
        sext_ln87_51_reg_3177 <= sext_ln87_51_fu_931_p1;
        sext_ln87_52_reg_3182 <= sext_ln87_52_fu_941_p1;
        sext_ln87_53_reg_3187 <= sext_ln87_53_fu_951_p1;
        sext_ln87_54_reg_3192 <= sext_ln87_54_fu_961_p1;
        sext_ln87_55_reg_3198 <= sext_ln87_55_fu_971_p1;
        sext_ln87_56_reg_3203 <= sext_ln87_56_fu_981_p1;
        sext_ln87_57_reg_3208 <= sext_ln87_57_fu_991_p1;
        sext_ln87_58_reg_3213 <= sext_ln87_58_fu_1001_p1;
        sext_ln87_59_reg_3218 <= sext_ln87_59_fu_1011_p1;
        sext_ln87_60_reg_3223 <= sext_ln87_60_fu_1021_p1;
        sext_ln87_61_reg_3228 <= sext_ln87_61_fu_1031_p1;
        sext_ln87_62_reg_3233 <= sext_ln87_62_fu_1041_p1;
        sext_ln87_63_reg_3238 <= sext_ln87_63_fu_1051_p1;
        sext_ln87_64_reg_3243 <= sext_ln87_64_fu_1061_p1;
        sub_ln84_reg_2975[22 : 2] <= sub_ln84_fu_433_p2[22 : 2];
        sub_ln87_1_reg_2995[21 : 5] <= sub_ln87_1_fu_487_p2[21 : 5];
        sub_ln87_3_reg_3021[24 : 1] <= sub_ln87_3_fu_562_p2[24 : 1];
        tmp_reg_2985[17 : 1] <= tmp_fu_454_p3[17 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZL10H_accu_FIR_0 <= add_ln87_fu_2054_p2;
        p_ZL10H_accu_FIR_1 <= add_ln87_6_fu_2085_p2;
        p_ZL10H_accu_FIR_10 <= add_ln87_15_fu_2173_p2;
        p_ZL10H_accu_FIR_11 <= add_ln87_16_fu_2182_p2;
        p_ZL10H_accu_FIR_12 <= add_ln87_17_fu_2191_p2;
        p_ZL10H_accu_FIR_13 <= add_ln87_18_fu_2200_p2;
        p_ZL10H_accu_FIR_14 <= add_ln87_19_fu_2209_p2;
        p_ZL10H_accu_FIR_15 <= add_ln87_20_fu_2218_p2;
        p_ZL10H_accu_FIR_16 <= add_ln87_21_fu_2227_p2;
        p_ZL10H_accu_FIR_17 <= add_ln87_22_fu_2236_p2;
        p_ZL10H_accu_FIR_18 <= add_ln87_23_fu_2245_p2;
        p_ZL10H_accu_FIR_19 <= add_ln87_24_fu_2254_p2;
        p_ZL10H_accu_FIR_2 <= add_ln87_7_fu_2095_p2;
        p_ZL10H_accu_FIR_20 <= add_ln87_25_fu_2263_p2;
        p_ZL10H_accu_FIR_21 <= add_ln87_26_fu_2272_p2;
        p_ZL10H_accu_FIR_22 <= add_ln87_27_fu_2281_p2;
        p_ZL10H_accu_FIR_23 <= add_ln87_28_fu_2290_p2;
        p_ZL10H_accu_FIR_24 <= add_ln87_29_fu_2299_p2;
        p_ZL10H_accu_FIR_25 <= add_ln87_30_fu_2308_p2;
        p_ZL10H_accu_FIR_26 <= add_ln87_31_fu_2317_p2;
        p_ZL10H_accu_FIR_27 <= add_ln87_32_fu_2326_p2;
        p_ZL10H_accu_FIR_28 <= add_ln87_33_fu_2335_p2;
        p_ZL10H_accu_FIR_29 <= add_ln87_34_fu_2344_p2;
        p_ZL10H_accu_FIR_3 <= add_ln87_8_fu_2105_p2;
        p_ZL10H_accu_FIR_30 <= add_ln87_35_fu_2353_p2;
        p_ZL10H_accu_FIR_31 <= add_ln87_36_fu_2362_p2;
        p_ZL10H_accu_FIR_32 <= add_ln87_37_fu_2371_p2;
        p_ZL10H_accu_FIR_33 <= add_ln87_38_fu_2380_p2;
        p_ZL10H_accu_FIR_34 <= add_ln87_39_fu_2389_p2;
        p_ZL10H_accu_FIR_35 <= add_ln87_40_fu_2398_p2;
        p_ZL10H_accu_FIR_36 <= add_ln87_41_fu_2407_p2;
        p_ZL10H_accu_FIR_37 <= add_ln87_42_fu_2416_p2;
        p_ZL10H_accu_FIR_38 <= add_ln87_43_fu_2425_p2;
        p_ZL10H_accu_FIR_39 <= add_ln87_44_fu_2434_p2;
        p_ZL10H_accu_FIR_4 <= add_ln87_9_fu_2115_p2;
        p_ZL10H_accu_FIR_40 <= add_ln87_45_fu_2443_p2;
        p_ZL10H_accu_FIR_41 <= add_ln87_46_fu_2452_p2;
        p_ZL10H_accu_FIR_42 <= add_ln87_47_fu_2461_p2;
        p_ZL10H_accu_FIR_43 <= add_ln87_48_fu_2470_p2;
        p_ZL10H_accu_FIR_44 <= add_ln87_49_fu_2479_p2;
        p_ZL10H_accu_FIR_45 <= add_ln87_50_fu_2488_p2;
        p_ZL10H_accu_FIR_46 <= add_ln87_51_fu_2497_p2;
        p_ZL10H_accu_FIR_47 <= add_ln87_52_fu_2506_p2;
        p_ZL10H_accu_FIR_48 <= add_ln87_53_fu_2515_p2;
        p_ZL10H_accu_FIR_49 <= add_ln87_54_fu_2524_p2;
        p_ZL10H_accu_FIR_5 <= add_ln87_10_fu_2125_p2;
        p_ZL10H_accu_FIR_50 <= add_ln87_55_fu_2533_p2;
        p_ZL10H_accu_FIR_51 <= add_ln87_56_fu_2542_p2;
        p_ZL10H_accu_FIR_52 <= add_ln87_57_fu_2551_p2;
        p_ZL10H_accu_FIR_53 <= add_ln87_58_fu_2560_p2;
        p_ZL10H_accu_FIR_54 <= add_ln87_59_fu_2569_p2;
        p_ZL10H_accu_FIR_55 <= add_ln87_60_fu_2578_p2;
        p_ZL10H_accu_FIR_56 <= add_ln87_61_fu_2587_p2;
        p_ZL10H_accu_FIR_57 <= grp_fu_2939_p3;
        p_ZL10H_accu_FIR_6 <= add_ln87_11_fu_2135_p2;
        p_ZL10H_accu_FIR_7 <= add_ln87_12_fu_2145_p2;
        p_ZL10H_accu_FIR_8 <= add_ln87_13_fu_2154_p2;
        p_ZL10H_accu_FIR_9 <= add_ln87_14_fu_2164_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZL10H_accu_FIR_100 <= add_ln87_105_fu_1498_p2;
        p_ZL10H_accu_FIR_101 <= add_ln87_106_fu_1508_p2;
        p_ZL10H_accu_FIR_102 <= add_ln87_107_fu_1518_p2;
        p_ZL10H_accu_FIR_103 <= add_ln87_108_fu_1528_p2;
        p_ZL10H_accu_FIR_104 <= add_ln87_109_fu_1538_p2;
        p_ZL10H_accu_FIR_105 <= add_ln87_110_fu_1552_p2;
        p_ZL10H_accu_FIR_106 <= add_ln87_111_fu_1566_p2;
        p_ZL10H_accu_FIR_107 <= add_ln87_112_fu_1580_p2;
        p_ZL10H_accu_FIR_108 <= add_ln87_113_fu_1594_p2;
        p_ZL10H_accu_FIR_109 <= add_ln87_114_fu_1608_p2;
        p_ZL10H_accu_FIR_110 <= add_ln87_115_fu_1622_p2;
        p_ZL10H_accu_FIR_111 <= add_ln87_116_fu_1632_p2;
        p_ZL10H_accu_FIR_112 <= add_ln87_117_fu_1646_p2;
        p_ZL10H_accu_FIR_113 <= add_ln87_118_fu_1656_p2;
        p_ZL10H_accu_FIR_114 <= add_ln87_119_fu_1670_p2;
        p_ZL10H_accu_FIR_115[22 : 2] <= trunc_ln87_fu_631_p1[22 : 2];
        p_ZL10H_accu_FIR_58 <= add_ln87_63_fu_1078_p2;
        p_ZL10H_accu_FIR_59 <= add_ln87_64_fu_1088_p2;
        p_ZL10H_accu_FIR_60 <= add_ln87_65_fu_1098_p2;
        p_ZL10H_accu_FIR_61 <= add_ln87_66_fu_1108_p2;
        p_ZL10H_accu_FIR_62 <= add_ln87_67_fu_1118_p2;
        p_ZL10H_accu_FIR_63 <= add_ln87_68_fu_1128_p2;
        p_ZL10H_accu_FIR_64 <= add_ln87_69_fu_1138_p2;
        p_ZL10H_accu_FIR_65 <= add_ln87_70_fu_1148_p2;
        p_ZL10H_accu_FIR_66 <= add_ln87_71_fu_1158_p2;
        p_ZL10H_accu_FIR_67 <= add_ln87_72_fu_1168_p2;
        p_ZL10H_accu_FIR_68 <= add_ln87_73_fu_1178_p2;
        p_ZL10H_accu_FIR_69 <= add_ln87_74_fu_1188_p2;
        p_ZL10H_accu_FIR_70 <= add_ln87_75_fu_1198_p2;
        p_ZL10H_accu_FIR_71 <= add_ln87_76_fu_1208_p2;
        p_ZL10H_accu_FIR_72 <= add_ln87_77_fu_1218_p2;
        p_ZL10H_accu_FIR_73 <= add_ln87_78_fu_1228_p2;
        p_ZL10H_accu_FIR_74 <= add_ln87_79_fu_1238_p2;
        p_ZL10H_accu_FIR_75 <= add_ln87_80_fu_1248_p2;
        p_ZL10H_accu_FIR_76 <= add_ln87_81_fu_1258_p2;
        p_ZL10H_accu_FIR_77 <= add_ln87_82_fu_1268_p2;
        p_ZL10H_accu_FIR_78 <= add_ln87_83_fu_1278_p2;
        p_ZL10H_accu_FIR_79 <= add_ln87_84_fu_1288_p2;
        p_ZL10H_accu_FIR_80 <= add_ln87_85_fu_1298_p2;
        p_ZL10H_accu_FIR_81 <= add_ln87_86_fu_1308_p2;
        p_ZL10H_accu_FIR_82 <= add_ln87_87_fu_1318_p2;
        p_ZL10H_accu_FIR_83 <= add_ln87_88_fu_1328_p2;
        p_ZL10H_accu_FIR_84 <= add_ln87_89_fu_1338_p2;
        p_ZL10H_accu_FIR_85 <= add_ln87_90_fu_1348_p2;
        p_ZL10H_accu_FIR_86 <= add_ln87_91_fu_1358_p2;
        p_ZL10H_accu_FIR_87 <= add_ln87_92_fu_1368_p2;
        p_ZL10H_accu_FIR_88 <= add_ln87_93_fu_1378_p2;
        p_ZL10H_accu_FIR_89 <= add_ln87_94_fu_1388_p2;
        p_ZL10H_accu_FIR_90 <= add_ln87_95_fu_1398_p2;
        p_ZL10H_accu_FIR_91 <= add_ln87_96_fu_1408_p2;
        p_ZL10H_accu_FIR_92 <= add_ln87_97_fu_1418_p2;
        p_ZL10H_accu_FIR_93 <= add_ln87_98_fu_1428_p2;
        p_ZL10H_accu_FIR_94 <= add_ln87_99_fu_1438_p2;
        p_ZL10H_accu_FIR_95 <= add_ln87_100_fu_1448_p2;
        p_ZL10H_accu_FIR_96 <= add_ln87_101_fu_1458_p2;
        p_ZL10H_accu_FIR_97 <= add_ln87_102_fu_1468_p2;
        p_ZL10H_accu_FIR_98 <= add_ln87_103_fu_1478_p2;
        p_ZL10H_accu_FIR_99 <= add_ln87_104_fu_1488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sext_ln84_reg_2969 <= sext_ln84_fu_384_p1;
        sext_ln84_reg_2969_pp0_iter1_reg <= sext_ln84_reg_2969;
        x_n_read_reg_2948 <= x_n;
        x_n_read_reg_2948_pp0_iter1_reg <= x_n_read_reg_2948;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln84_fu_2031_p2 = ($signed(sext_ln84_16_fu_2028_p1) + $signed(p_ZL10H_accu_FIR_0));

assign add_ln87_100_fu_1448_p2 = ($signed(p_ZL10H_accu_FIR_96) + $signed(sext_ln87_31_fu_691_p1));

assign add_ln87_101_fu_1458_p2 = ($signed(p_ZL10H_accu_FIR_97) + $signed(sext_ln87_30_fu_681_p1));

assign add_ln87_102_fu_1468_p2 = ($signed(p_ZL10H_accu_FIR_98) + $signed(sext_ln87_29_fu_671_p1));

assign add_ln87_103_fu_1478_p2 = ($signed(p_ZL10H_accu_FIR_99) + $signed(sext_ln87_28_fu_661_p1));

assign add_ln87_104_fu_1488_p2 = ($signed(p_ZL10H_accu_FIR_100) + $signed(sext_ln87_27_fu_651_p1));

assign add_ln87_105_fu_1498_p2 = ($signed(p_ZL10H_accu_FIR_101) + $signed(sext_ln87_26_fu_641_p1));

assign add_ln87_106_fu_1508_p2 = ($signed(p_ZL10H_accu_FIR_102) + $signed(sext_ln87_25_fu_627_p1));

assign add_ln87_107_fu_1518_p2 = ($signed(p_ZL10H_accu_FIR_103) + $signed(sext_ln87_24_fu_609_p1));

assign add_ln87_108_fu_1528_p2 = ($signed(p_ZL10H_accu_FIR_104) + $signed(sext_ln87_23_fu_599_p1));

assign add_ln87_109_fu_1538_p2 = ($signed(p_ZL10H_accu_FIR_105) + $signed(sext_ln87_22_fu_589_p1));

assign add_ln87_10_fu_2125_p2 = ($signed(p_ZL10H_accu_FIR_6) + $signed(sext_ln87_17_fu_2072_p1));

assign add_ln87_110_fu_1552_p2 = ($signed(sext_ln87_84_fu_1548_p1) + $signed(sext_ln87_21_fu_579_p1));

assign add_ln87_111_fu_1566_p2 = ($signed(sext_ln87_85_fu_1562_p1) + $signed(sext_ln87_76_fu_568_p1));

assign add_ln87_112_fu_1580_p2 = ($signed(sext_ln87_86_fu_1576_p1) + $signed(sext_ln87_73_fu_537_p1));

assign add_ln87_113_fu_1594_p2 = ($signed(sext_ln87_87_fu_1590_p1) + $signed(sext_ln87_72_fu_523_p1));

assign add_ln87_114_fu_1608_p2 = ($signed(sext_ln87_88_fu_1604_p1) + $signed(sext_ln87_71_fu_513_p1));

assign add_ln87_115_fu_1622_p2 = ($signed(sext_ln87_89_fu_1618_p1) + $signed(sext_ln87_70_fu_503_p1));

assign add_ln87_116_fu_1632_p2 = ($signed(p_ZL10H_accu_FIR_112) + $signed(sext_ln87_69_fu_493_p1));

assign add_ln87_117_fu_1646_p2 = ($signed(sext_ln87_90_fu_1642_p1) + $signed(sext_ln87_67_fu_472_p1));

assign add_ln87_118_fu_1656_p2 = ($signed(p_ZL10H_accu_FIR_114) + $signed(sext_ln87_65_fu_462_p1));

assign add_ln87_119_fu_1670_p2 = ($signed(sext_ln87_66_fu_1666_p1) + $signed(mul_ln87_fu_439_p2));

assign add_ln87_11_fu_2135_p2 = ($signed(p_ZL10H_accu_FIR_7) + $signed(sext_ln87_18_fu_2075_p1));

assign add_ln87_12_fu_2145_p2 = ($signed(p_ZL10H_accu_FIR_8) + $signed(sext_ln87_19_reg_3015));

assign add_ln87_13_fu_2154_p2 = ($signed(p_ZL10H_accu_FIR_9) + $signed(sext_ln87_20_fu_2078_p1));

assign add_ln87_14_fu_2164_p2 = ($signed(p_ZL10H_accu_FIR_10) + $signed(sext_ln87_21_reg_3026));

assign add_ln87_15_fu_2173_p2 = ($signed(p_ZL10H_accu_FIR_11) + $signed(sext_ln87_22_reg_3032));

assign add_ln87_16_fu_2182_p2 = ($signed(p_ZL10H_accu_FIR_12) + $signed(sext_ln87_23_reg_3037));

assign add_ln87_17_fu_2191_p2 = ($signed(p_ZL10H_accu_FIR_13) + $signed(sext_ln87_24_reg_3042));

assign add_ln87_18_fu_2200_p2 = ($signed(p_ZL10H_accu_FIR_14) + $signed(sext_ln87_25_reg_3047));

assign add_ln87_19_fu_2209_p2 = ($signed(p_ZL10H_accu_FIR_15) + $signed(sext_ln87_26_reg_3052));

assign add_ln87_20_fu_2218_p2 = ($signed(p_ZL10H_accu_FIR_16) + $signed(sext_ln87_27_reg_3057));

assign add_ln87_21_fu_2227_p2 = ($signed(p_ZL10H_accu_FIR_17) + $signed(sext_ln87_28_reg_3062));

assign add_ln87_22_fu_2236_p2 = ($signed(p_ZL10H_accu_FIR_18) + $signed(sext_ln87_29_reg_3067));

assign add_ln87_23_fu_2245_p2 = ($signed(p_ZL10H_accu_FIR_19) + $signed(sext_ln87_30_reg_3072));

assign add_ln87_24_fu_2254_p2 = ($signed(p_ZL10H_accu_FIR_20) + $signed(sext_ln87_31_reg_3077));

assign add_ln87_25_fu_2263_p2 = ($signed(p_ZL10H_accu_FIR_21) + $signed(sext_ln87_32_reg_3082));

assign add_ln87_26_fu_2272_p2 = ($signed(p_ZL10H_accu_FIR_22) + $signed(sext_ln87_33_reg_3087));

assign add_ln87_27_fu_2281_p2 = ($signed(p_ZL10H_accu_FIR_23) + $signed(sext_ln87_34_reg_3092));

assign add_ln87_28_fu_2290_p2 = ($signed(p_ZL10H_accu_FIR_24) + $signed(sext_ln87_35_reg_3097));

assign add_ln87_29_fu_2299_p2 = ($signed(p_ZL10H_accu_FIR_25) + $signed(sext_ln87_36_reg_3102));

assign add_ln87_30_fu_2308_p2 = ($signed(p_ZL10H_accu_FIR_26) + $signed(sext_ln87_37_reg_3107));

assign add_ln87_31_fu_2317_p2 = ($signed(p_ZL10H_accu_FIR_27) + $signed(sext_ln87_21_reg_3026));

assign add_ln87_32_fu_2326_p2 = ($signed(p_ZL10H_accu_FIR_28) + $signed(sext_ln87_38_reg_3112));

assign add_ln87_33_fu_2335_p2 = ($signed(p_ZL10H_accu_FIR_29) + $signed(sext_ln87_39_reg_3117));

assign add_ln87_34_fu_2344_p2 = ($signed(p_ZL10H_accu_FIR_30) + $signed(sext_ln87_40_reg_3122));

assign add_ln87_35_fu_2353_p2 = ($signed(p_ZL10H_accu_FIR_31) + $signed(sext_ln87_19_reg_3015));

assign add_ln87_36_fu_2362_p2 = ($signed(p_ZL10H_accu_FIR_32) + $signed(sext_ln87_41_reg_3127));

assign add_ln87_37_fu_2371_p2 = ($signed(p_ZL10H_accu_FIR_33) + $signed(sext_ln87_42_reg_3132));

assign add_ln87_38_fu_2380_p2 = ($signed(p_ZL10H_accu_FIR_34) + $signed(sext_ln87_43_reg_3137));

assign add_ln87_39_fu_2389_p2 = ($signed(p_ZL10H_accu_FIR_35) + $signed(sext_ln87_44_reg_3142));

assign add_ln87_40_fu_2398_p2 = ($signed(p_ZL10H_accu_FIR_36) + $signed(sext_ln87_45_reg_3147));

assign add_ln87_41_fu_2407_p2 = ($signed(p_ZL10H_accu_FIR_37) + $signed(sext_ln87_46_reg_3152));

assign add_ln87_42_fu_2416_p2 = ($signed(p_ZL10H_accu_FIR_38) + $signed(sext_ln87_47_reg_3157));

assign add_ln87_43_fu_2425_p2 = ($signed(p_ZL10H_accu_FIR_39) + $signed(sext_ln87_48_reg_3162));

assign add_ln87_44_fu_2434_p2 = ($signed(p_ZL10H_accu_FIR_40) + $signed(sext_ln87_49_reg_3167));

assign add_ln87_45_fu_2443_p2 = ($signed(p_ZL10H_accu_FIR_41) + $signed(sext_ln87_50_reg_3172));

assign add_ln87_46_fu_2452_p2 = ($signed(p_ZL10H_accu_FIR_42) + $signed(sext_ln87_51_reg_3177));

assign add_ln87_47_fu_2461_p2 = ($signed(p_ZL10H_accu_FIR_43) + $signed(sext_ln87_52_reg_3182));

assign add_ln87_48_fu_2470_p2 = ($signed(p_ZL10H_accu_FIR_44) + $signed(sext_ln87_53_reg_3187));

assign add_ln87_49_fu_2479_p2 = ($signed(p_ZL10H_accu_FIR_45) + $signed(sext_ln87_54_reg_3192));

assign add_ln87_50_fu_2488_p2 = ($signed(p_ZL10H_accu_FIR_46) + $signed(sext_ln87_55_reg_3198));

assign add_ln87_51_fu_2497_p2 = ($signed(p_ZL10H_accu_FIR_47) + $signed(sext_ln87_56_reg_3203));

assign add_ln87_52_fu_2506_p2 = ($signed(p_ZL10H_accu_FIR_48) + $signed(sext_ln87_57_reg_3208));

assign add_ln87_53_fu_2515_p2 = ($signed(p_ZL10H_accu_FIR_49) + $signed(sext_ln87_58_reg_3213));

assign add_ln87_54_fu_2524_p2 = ($signed(p_ZL10H_accu_FIR_50) + $signed(sext_ln87_59_reg_3218));

assign add_ln87_55_fu_2533_p2 = ($signed(p_ZL10H_accu_FIR_51) + $signed(sext_ln87_60_reg_3223));

assign add_ln87_56_fu_2542_p2 = ($signed(p_ZL10H_accu_FIR_52) + $signed(sext_ln87_61_reg_3228));

assign add_ln87_57_fu_2551_p2 = ($signed(p_ZL10H_accu_FIR_53) + $signed(sext_ln87_62_reg_3233));

assign add_ln87_58_fu_2560_p2 = ($signed(p_ZL10H_accu_FIR_54) + $signed(sext_ln87_54_reg_3192));

assign add_ln87_59_fu_2569_p2 = ($signed(p_ZL10H_accu_FIR_55) + $signed(sext_ln87_63_reg_3238));

assign add_ln87_60_fu_2578_p2 = ($signed(p_ZL10H_accu_FIR_56) + $signed(sext_ln87_64_reg_3243));

assign add_ln87_61_fu_2587_p2 = (p_ZL10H_accu_FIR_57 + mul_ln87_49_reg_3248);

assign add_ln87_63_fu_1078_p2 = (p_ZL10H_accu_FIR_59 + mul_ln87_49_fu_1065_p2);

assign add_ln87_64_fu_1088_p2 = ($signed(p_ZL10H_accu_FIR_60) + $signed(sext_ln87_64_fu_1061_p1));

assign add_ln87_65_fu_1098_p2 = ($signed(p_ZL10H_accu_FIR_61) + $signed(sext_ln87_63_fu_1051_p1));

assign add_ln87_66_fu_1108_p2 = ($signed(p_ZL10H_accu_FIR_62) + $signed(sext_ln87_54_fu_961_p1));

assign add_ln87_67_fu_1118_p2 = ($signed(p_ZL10H_accu_FIR_63) + $signed(sext_ln87_62_fu_1041_p1));

assign add_ln87_68_fu_1128_p2 = ($signed(p_ZL10H_accu_FIR_64) + $signed(sext_ln87_61_fu_1031_p1));

assign add_ln87_69_fu_1138_p2 = ($signed(p_ZL10H_accu_FIR_65) + $signed(sext_ln87_60_fu_1021_p1));

assign add_ln87_6_fu_2085_p2 = ($signed(p_ZL10H_accu_FIR_2) + $signed(sext_ln87_13_fu_2060_p1));

assign add_ln87_70_fu_1148_p2 = ($signed(p_ZL10H_accu_FIR_66) + $signed(sext_ln87_59_fu_1011_p1));

assign add_ln87_71_fu_1158_p2 = ($signed(p_ZL10H_accu_FIR_67) + $signed(sext_ln87_58_fu_1001_p1));

assign add_ln87_72_fu_1168_p2 = ($signed(p_ZL10H_accu_FIR_68) + $signed(sext_ln87_57_fu_991_p1));

assign add_ln87_73_fu_1178_p2 = ($signed(p_ZL10H_accu_FIR_69) + $signed(sext_ln87_56_fu_981_p1));

assign add_ln87_74_fu_1188_p2 = ($signed(p_ZL10H_accu_FIR_70) + $signed(sext_ln87_55_fu_971_p1));

assign add_ln87_75_fu_1198_p2 = ($signed(p_ZL10H_accu_FIR_71) + $signed(sext_ln87_54_fu_961_p1));

assign add_ln87_76_fu_1208_p2 = ($signed(p_ZL10H_accu_FIR_72) + $signed(sext_ln87_53_fu_951_p1));

assign add_ln87_77_fu_1218_p2 = ($signed(p_ZL10H_accu_FIR_73) + $signed(sext_ln87_52_fu_941_p1));

assign add_ln87_78_fu_1228_p2 = ($signed(p_ZL10H_accu_FIR_74) + $signed(sext_ln87_51_fu_931_p1));

assign add_ln87_79_fu_1238_p2 = ($signed(p_ZL10H_accu_FIR_75) + $signed(sext_ln87_50_fu_921_p1));

assign add_ln87_7_fu_2095_p2 = ($signed(p_ZL10H_accu_FIR_3) + $signed(sext_ln87_14_fu_2063_p1));

assign add_ln87_80_fu_1248_p2 = ($signed(p_ZL10H_accu_FIR_76) + $signed(sext_ln87_49_fu_911_p1));

assign add_ln87_81_fu_1258_p2 = ($signed(p_ZL10H_accu_FIR_77) + $signed(sext_ln87_48_fu_901_p1));

assign add_ln87_82_fu_1268_p2 = ($signed(p_ZL10H_accu_FIR_78) + $signed(sext_ln87_47_fu_891_p1));

assign add_ln87_83_fu_1278_p2 = ($signed(p_ZL10H_accu_FIR_79) + $signed(sext_ln87_46_fu_881_p1));

assign add_ln87_84_fu_1288_p2 = ($signed(p_ZL10H_accu_FIR_80) + $signed(sext_ln87_45_fu_871_p1));

assign add_ln87_85_fu_1298_p2 = ($signed(p_ZL10H_accu_FIR_81) + $signed(sext_ln87_44_fu_861_p1));

assign add_ln87_86_fu_1308_p2 = ($signed(p_ZL10H_accu_FIR_82) + $signed(sext_ln87_43_fu_851_p1));

assign add_ln87_87_fu_1318_p2 = ($signed(p_ZL10H_accu_FIR_83) + $signed(sext_ln87_42_fu_841_p1));

assign add_ln87_88_fu_1328_p2 = ($signed(p_ZL10H_accu_FIR_84) + $signed(sext_ln87_41_fu_820_p1));

assign add_ln87_89_fu_1338_p2 = ($signed(p_ZL10H_accu_FIR_85) + $signed(sext_ln87_19_fu_533_p1));

assign add_ln87_8_fu_2105_p2 = ($signed(p_ZL10H_accu_FIR_4) + $signed(sext_ln87_15_fu_2066_p1));

assign add_ln87_90_fu_1348_p2 = ($signed(p_ZL10H_accu_FIR_86) + $signed(sext_ln87_40_fu_810_p1));

assign add_ln87_91_fu_1358_p2 = ($signed(p_ZL10H_accu_FIR_87) + $signed(sext_ln87_39_fu_800_p1));

assign add_ln87_92_fu_1368_p2 = ($signed(p_ZL10H_accu_FIR_88) + $signed(sext_ln87_38_fu_776_p1));

assign add_ln87_93_fu_1378_p2 = ($signed(p_ZL10H_accu_FIR_89) + $signed(sext_ln87_21_fu_579_p1));

assign add_ln87_94_fu_1388_p2 = ($signed(p_ZL10H_accu_FIR_90) + $signed(sext_ln87_37_fu_766_p1));

assign add_ln87_95_fu_1398_p2 = ($signed(p_ZL10H_accu_FIR_91) + $signed(sext_ln87_36_fu_756_p1));

assign add_ln87_96_fu_1408_p2 = ($signed(p_ZL10H_accu_FIR_92) + $signed(sext_ln87_35_fu_746_p1));

assign add_ln87_97_fu_1418_p2 = ($signed(p_ZL10H_accu_FIR_93) + $signed(sext_ln87_34_fu_736_p1));

assign add_ln87_98_fu_1428_p2 = ($signed(p_ZL10H_accu_FIR_94) + $signed(sext_ln87_33_fu_722_p1));

assign add_ln87_99_fu_1438_p2 = ($signed(p_ZL10H_accu_FIR_95) + $signed(sext_ln87_32_fu_712_p1));

assign add_ln87_9_fu_2115_p2 = ($signed(p_ZL10H_accu_FIR_5) + $signed(sext_ln87_16_fu_2069_p1));

assign add_ln87_fu_2054_p2 = ($signed(p_ZL10H_accu_FIR_1) + $signed(sext_ln87_fu_2051_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = {{add_ln84_fu_2031_p2[31:16]}};

assign grp_fu_2939_p1 = 32'd33914;

assign mul_ln87_10_fu_527_p1 = 23'd8388562;

assign mul_ln87_11_fu_583_p0 = sext_ln84_14_fu_409_p1;

assign mul_ln87_11_fu_583_p1 = 25'd138;

assign mul_ln87_12_fu_593_p0 = sext_ln84_13_fu_406_p1;

assign mul_ln87_12_fu_593_p1 = 24'd16777122;

assign mul_ln87_13_fu_603_p0 = sext_ln84_14_fu_409_p1;

assign mul_ln87_13_fu_603_p1 = 25'd33554282;

assign mul_ln87_14_fu_635_p0 = sext_ln84_14_fu_409_p1;

assign mul_ln87_14_fu_635_p1 = 25'd154;

assign mul_ln87_15_fu_645_p0 = sext_ln84_14_fu_409_p1;

assign mul_ln87_15_fu_645_p1 = 25'd33554270;

assign mul_ln87_16_fu_655_p0 = sext_ln84_14_fu_409_p1;

assign mul_ln87_16_fu_655_p1 = 25'd33554274;

assign mul_ln87_17_fu_665_p0 = sext_ln84_14_fu_409_p1;

assign mul_ln87_17_fu_665_p1 = 25'd202;

assign mul_ln87_18_fu_675_p0 = sext_ln84_14_fu_409_p1;

assign mul_ln87_18_fu_675_p1 = 25'd152;

assign mul_ln87_19_fu_685_p0 = sext_ln84_14_fu_409_p1;

assign mul_ln87_19_fu_685_p1 = 25'd33554182;

assign mul_ln87_20_fu_716_p0 = sext_ln84_11_fu_400_p1;

assign mul_ln87_20_fu_716_p1 = 26'd298;

assign mul_ln87_21_fu_740_p0 = sext_ln84_11_fu_400_p1;

assign mul_ln87_21_fu_740_p1 = 26'd67108510;

assign mul_ln87_22_fu_750_p0 = sext_ln84_13_fu_406_p1;

assign mul_ln87_22_fu_750_p1 = 24'd16777114;

assign mul_ln87_23_fu_760_p0 = sext_ln84_11_fu_400_p1;

assign mul_ln87_23_fu_760_p1 = 26'd410;

assign mul_ln87_24_fu_770_p0 = sext_ln84_11_fu_400_p1;

assign mul_ln87_24_fu_770_p1 = 26'd67108392;

assign mul_ln87_25_fu_804_p0 = sext_ln84_10_fu_397_p1;

assign mul_ln87_25_fu_804_p1 = 27'd532;

assign mul_ln87_26_fu_814_p0 = sext_ln84_10_fu_397_p1;

assign mul_ln87_26_fu_814_p1 = 27'd134217130;

assign mul_ln87_27_fu_845_p0 = sext_ln84_10_fu_397_p1;

assign mul_ln87_27_fu_845_p1 = 27'd660;

assign mul_ln87_28_fu_855_p0 = sext_ln84_14_fu_409_p1;

assign mul_ln87_28_fu_855_p1 = 25'd33554214;

assign mul_ln87_29_fu_865_p0 = sext_ln84_10_fu_397_p1;

assign mul_ln87_29_fu_865_p1 = 27'd134217002;

assign mul_ln87_30_fu_875_p0 = sext_ln84_11_fu_400_p1;

assign mul_ln87_30_fu_875_p1 = 26'd330;

assign mul_ln87_31_fu_885_p0 = sext_ln84_10_fu_397_p1;

assign mul_ln87_31_fu_885_p1 = 27'd786;

assign mul_ln87_32_fu_895_p0 = sext_ln84_11_fu_400_p1;

assign mul_ln87_32_fu_895_p1 = 26'd67108390;

assign mul_ln87_33_fu_905_p0 = sext_ln84_10_fu_397_p1;

assign mul_ln87_33_fu_905_p1 = 27'd134216880;

assign mul_ln87_34_fu_915_p0 = sext_ln84_10_fu_397_p1;

assign mul_ln87_34_fu_915_p1 = 27'd644;

assign mul_ln87_35_fu_925_p0 = sext_ln84_10_fu_397_p1;

assign mul_ln87_35_fu_925_p1 = 27'd902;

assign mul_ln87_36_fu_935_p0 = sext_ln84_10_fu_397_p1;

assign mul_ln87_36_fu_935_p1 = 27'd134216868;

assign mul_ln87_37_fu_945_p0 = sext_ln84_10_fu_397_p1;

assign mul_ln87_37_fu_945_p1 = 27'd134216770;

assign mul_ln87_38_fu_955_p0 = sext_ln84_9_fu_394_p1;

assign mul_ln87_38_fu_955_p1 = 28'd1128;

assign mul_ln87_39_fu_965_p0 = sext_ln84_10_fu_397_p1;

assign mul_ln87_39_fu_965_p1 = 27'd1004;

assign mul_ln87_40_fu_975_p0 = sext_ln84_9_fu_394_p1;

assign mul_ln87_40_fu_975_p1 = 28'd268433972;

assign mul_ln87_41_fu_985_p0 = sext_ln84_9_fu_394_p1;

assign mul_ln87_41_fu_985_p1 = 28'd268434410;

assign mul_ln87_42_fu_995_p0 = sext_ln84_9_fu_394_p1;

assign mul_ln87_42_fu_995_p1 = 28'd1972;

assign mul_ln87_43_fu_1005_p0 = sext_ln84_9_fu_394_p1;

assign mul_ln87_43_fu_1005_p1 = 28'd1080;

assign mul_ln87_44_fu_1015_p0 = sext_ln84_8_fu_391_p1;

assign mul_ln87_44_fu_1015_p1 = 29'd536868204;

assign mul_ln87_45_fu_1025_p0 = sext_ln84_9_fu_394_p1;

assign mul_ln87_45_fu_1025_p1 = 28'd268434346;

assign mul_ln87_46_fu_1035_p0 = sext_ln84_8_fu_391_p1;

assign mul_ln87_46_fu_1035_p1 = 29'd3974;

assign mul_ln87_47_fu_1045_p1 = 30'd1073734990;

assign mul_ln87_48_fu_1055_p0 = sext_ln84_9_fu_394_p1;

assign mul_ln87_48_fu_1055_p1 = 28'd268434312;

assign mul_ln87_49_fu_1065_p0 = sext_ln84_reg_2969_pp0_iter1_reg;

assign mul_ln87_49_fu_1065_p1 = 32'd20820;

assign mul_ln87_6_fu_466_p0 = sext_ln84_13_fu_406_p1;

assign mul_ln87_6_fu_466_p1 = 24'd76;

assign mul_ln87_7_fu_497_p0 = sext_ln84_13_fu_406_p1;

assign mul_ln87_7_fu_497_p1 = 24'd16777106;

assign mul_ln87_8_fu_507_p1 = 22'd22;

assign mul_ln87_9_fu_517_p0 = sext_ln84_13_fu_406_p1;

assign mul_ln87_9_fu_517_p1 = 24'd110;

assign mul_ln87_fu_439_p0 = sext_ln84_14_fu_409_p1;

assign mul_ln87_fu_439_p1 = 25'd33554222;

assign p_shl_fu_415_p3 = {{x_n_read_reg_2948_pp0_iter1_reg}, {7'd0}};

assign sext_ln84_10_fu_397_p1 = x_n_read_reg_2948_pp0_iter1_reg;

assign sext_ln84_11_fu_400_p1 = x_n_read_reg_2948_pp0_iter1_reg;

assign sext_ln84_13_fu_406_p1 = x_n_read_reg_2948_pp0_iter1_reg;

assign sext_ln84_14_fu_409_p1 = x_n_read_reg_2948_pp0_iter1_reg;

assign sext_ln84_16_fu_2028_p1 = $signed(sub_ln84_reg_2975);

assign sext_ln84_17_fu_429_p1 = tmp_1_fu_422_p3;

assign sext_ln84_8_fu_391_p1 = x_n_read_reg_2948_pp0_iter1_reg;

assign sext_ln84_9_fu_394_p1 = x_n_read_reg_2948_pp0_iter1_reg;

assign sext_ln84_fu_384_p0 = x_n;

assign sext_ln84_fu_384_p1 = sext_ln84_fu_384_p0;

assign sext_ln87_12_fu_445_p1 = x_n_read_reg_2948_pp0_iter1_reg;

assign sext_ln87_13_fu_2060_p1 = tmp_reg_2985;

assign sext_ln87_14_fu_2063_p1 = mul_ln87_6_reg_2990;

assign sext_ln87_15_fu_2066_p1 = sub_ln87_1_reg_2995;

assign sext_ln87_16_fu_2069_p1 = mul_ln87_7_reg_3000;

assign sext_ln87_17_fu_2072_p1 = mul_ln87_8_reg_3005;

assign sext_ln87_18_fu_2075_p1 = mul_ln87_9_reg_3010;

assign sext_ln87_19_fu_533_p1 = mul_ln87_10_fu_527_p2;

assign sext_ln87_20_fu_2078_p1 = sub_ln87_3_reg_3021;

assign sext_ln87_21_fu_579_p1 = $signed(shl_ln87_1_fu_572_p3);

assign sext_ln87_22_fu_589_p1 = $signed(mul_ln87_11_fu_583_p2);

assign sext_ln87_23_fu_599_p1 = $signed(mul_ln87_12_fu_593_p2);

assign sext_ln87_24_fu_609_p1 = $signed(mul_ln87_13_fu_603_p2);

assign sext_ln87_25_fu_627_p1 = sub_ln87_4_fu_621_p2;

assign sext_ln87_26_fu_641_p1 = $signed(mul_ln87_14_fu_635_p2);

assign sext_ln87_27_fu_651_p1 = $signed(mul_ln87_15_fu_645_p2);

assign sext_ln87_28_fu_661_p1 = $signed(mul_ln87_16_fu_655_p2);

assign sext_ln87_29_fu_671_p1 = $signed(mul_ln87_17_fu_665_p2);

assign sext_ln87_30_fu_681_p1 = $signed(mul_ln87_18_fu_675_p2);

assign sext_ln87_31_fu_691_p1 = $signed(mul_ln87_19_fu_685_p2);

assign sext_ln87_32_fu_712_p1 = $signed(sub_ln87_5_fu_706_p2);

assign sext_ln87_33_fu_722_p1 = $signed(mul_ln87_20_fu_716_p2);

assign sext_ln87_34_fu_736_p1 = $signed(sub_ln87_6_fu_730_p2);

assign sext_ln87_35_fu_746_p1 = $signed(mul_ln87_21_fu_740_p2);

assign sext_ln87_36_fu_756_p1 = $signed(mul_ln87_22_fu_750_p2);

assign sext_ln87_37_fu_766_p1 = $signed(mul_ln87_23_fu_760_p2);

assign sext_ln87_38_fu_776_p1 = $signed(mul_ln87_24_fu_770_p2);

assign sext_ln87_39_fu_800_p1 = $signed(sub_ln87_8_fu_794_p2);

assign sext_ln87_40_fu_810_p1 = $signed(mul_ln87_25_fu_804_p2);

assign sext_ln87_41_fu_820_p1 = $signed(mul_ln87_26_fu_814_p2);

assign sext_ln87_42_fu_841_p1 = $signed(sub_ln87_9_fu_835_p2);

assign sext_ln87_43_fu_851_p1 = $signed(mul_ln87_27_fu_845_p2);

assign sext_ln87_44_fu_861_p1 = $signed(mul_ln87_28_fu_855_p2);

assign sext_ln87_45_fu_871_p1 = $signed(mul_ln87_29_fu_865_p2);

assign sext_ln87_46_fu_881_p1 = $signed(mul_ln87_30_fu_875_p2);

assign sext_ln87_47_fu_891_p1 = $signed(mul_ln87_31_fu_885_p2);

assign sext_ln87_48_fu_901_p1 = $signed(mul_ln87_32_fu_895_p2);

assign sext_ln87_49_fu_911_p1 = $signed(mul_ln87_33_fu_905_p2);

assign sext_ln87_50_fu_921_p1 = $signed(mul_ln87_34_fu_915_p2);

assign sext_ln87_51_fu_931_p1 = $signed(mul_ln87_35_fu_925_p2);

assign sext_ln87_52_fu_941_p1 = $signed(mul_ln87_36_fu_935_p2);

assign sext_ln87_53_fu_951_p1 = $signed(mul_ln87_37_fu_945_p2);

assign sext_ln87_54_fu_961_p1 = $signed(mul_ln87_38_fu_955_p2);

assign sext_ln87_55_fu_971_p1 = $signed(mul_ln87_39_fu_965_p2);

assign sext_ln87_56_fu_981_p1 = $signed(mul_ln87_40_fu_975_p2);

assign sext_ln87_57_fu_991_p1 = $signed(mul_ln87_41_fu_985_p2);

assign sext_ln87_58_fu_1001_p1 = $signed(mul_ln87_42_fu_995_p2);

assign sext_ln87_59_fu_1011_p1 = $signed(mul_ln87_43_fu_1005_p2);

assign sext_ln87_60_fu_1021_p1 = $signed(mul_ln87_44_fu_1015_p2);

assign sext_ln87_61_fu_1031_p1 = $signed(mul_ln87_45_fu_1025_p2);

assign sext_ln87_62_fu_1041_p1 = $signed(mul_ln87_46_fu_1035_p2);

assign sext_ln87_63_fu_1051_p1 = $signed(mul_ln87_47_fu_1045_p2);

assign sext_ln87_64_fu_1061_p1 = $signed(mul_ln87_48_fu_1055_p2);

assign sext_ln87_65_fu_462_p1 = tmp_fu_454_p3;

assign sext_ln87_66_fu_1666_p0 = p_ZL10H_accu_FIR_115;

assign sext_ln87_66_fu_1666_p1 = sext_ln87_66_fu_1666_p0;

assign sext_ln87_67_fu_472_p1 = mul_ln87_6_fu_466_p2;

assign sext_ln87_68_fu_483_p1 = $signed(tmp_2_fu_476_p3);

assign sext_ln87_69_fu_493_p1 = sub_ln87_1_fu_487_p2;

assign sext_ln87_70_fu_503_p1 = mul_ln87_7_fu_497_p2;

assign sext_ln87_71_fu_513_p1 = mul_ln87_8_fu_507_p2;

assign sext_ln87_72_fu_523_p1 = mul_ln87_9_fu_517_p2;

assign sext_ln87_73_fu_537_p1 = mul_ln87_10_fu_527_p2;

assign sext_ln87_74_fu_541_p1 = p_shl_fu_415_p3;

assign sext_ln87_75_fu_558_p1 = tmp_3_fu_551_p3;

assign sext_ln87_76_fu_568_p1 = sub_ln87_3_fu_562_p2;

assign sext_ln87_77_fu_613_p1 = p_shl_fu_415_p3;

assign sext_ln87_78_fu_617_p1 = tmp_1_fu_422_p3;

assign sext_ln87_79_fu_702_p1 = tmp_4_fu_695_p3;

assign sext_ln87_80_fu_726_p1 = tmp_3_fu_551_p3;

assign sext_ln87_81_fu_780_p1 = tmp_4_fu_695_p3;

assign sext_ln87_82_fu_790_p1 = tmp_3_fu_551_p3;

assign sext_ln87_83_fu_831_p1 = $signed(tmp_5_fu_824_p3);

assign sext_ln87_84_fu_1548_p0 = p_ZL10H_accu_FIR_106;

assign sext_ln87_84_fu_1548_p1 = sext_ln87_84_fu_1548_p0;

assign sext_ln87_85_fu_1562_p0 = p_ZL10H_accu_FIR_107;

assign sext_ln87_85_fu_1562_p1 = sext_ln87_85_fu_1562_p0;

assign sext_ln87_86_fu_1576_p0 = p_ZL10H_accu_FIR_108;

assign sext_ln87_86_fu_1576_p1 = sext_ln87_86_fu_1576_p0;

assign sext_ln87_87_fu_1590_p0 = p_ZL10H_accu_FIR_109;

assign sext_ln87_87_fu_1590_p1 = sext_ln87_87_fu_1590_p0;

assign sext_ln87_88_fu_1604_p0 = p_ZL10H_accu_FIR_110;

assign sext_ln87_88_fu_1604_p1 = sext_ln87_88_fu_1604_p0;

assign sext_ln87_89_fu_1618_p0 = p_ZL10H_accu_FIR_111;

assign sext_ln87_89_fu_1618_p1 = sext_ln87_89_fu_1618_p0;

assign sext_ln87_90_fu_1642_p0 = p_ZL10H_accu_FIR_113;

assign sext_ln87_90_fu_1642_p1 = sext_ln87_90_fu_1642_p0;

assign sext_ln87_fu_2051_p1 = mul_ln87_reg_2980;

assign shl_ln87_1_fu_572_p3 = {{x_n_read_reg_2948_pp0_iter1_reg}, {6'd0}};

assign sub_ln84_fu_433_p2 = ($signed(p_shl_fu_415_p3) - $signed(sext_ln84_17_fu_429_p1));

assign sub_ln87_1_fu_487_p2 = ($signed(22'd0) - $signed(sext_ln87_68_fu_483_p1));

assign sub_ln87_2_fu_545_p2 = ($signed(25'd0) - $signed(sext_ln87_74_fu_541_p1));

assign sub_ln87_3_fu_562_p2 = ($signed(sub_ln87_2_fu_545_p2) - $signed(sext_ln87_75_fu_558_p1));

assign sub_ln87_4_fu_621_p2 = ($signed(sext_ln87_77_fu_613_p1) - $signed(sext_ln87_78_fu_617_p1));

assign sub_ln87_5_fu_706_p2 = ($signed(sub_ln87_2_fu_545_p2) - $signed(sext_ln87_79_fu_702_p1));

assign sub_ln87_6_fu_730_p2 = ($signed(sext_ln87_77_fu_613_p1) - $signed(sext_ln87_80_fu_726_p1));

assign sub_ln87_7_fu_784_p2 = ($signed(22'd0) - $signed(sext_ln87_81_fu_780_p1));

assign sub_ln87_8_fu_794_p2 = ($signed(sub_ln87_7_fu_784_p2) - $signed(sext_ln87_82_fu_790_p1));

assign sub_ln87_9_fu_835_p2 = ($signed(sext_ln87_77_fu_613_p1) - $signed(sext_ln87_83_fu_831_p1));

assign sub_ln87_fu_448_p2 = ($signed(17'd0) - $signed(sext_ln87_12_fu_445_p1));

assign tmp_1_fu_422_p3 = {{x_n_read_reg_2948_pp0_iter1_reg}, {2'd0}};

assign tmp_2_fu_476_p3 = {{x_n_read_reg_2948_pp0_iter1_reg}, {5'd0}};

assign tmp_3_fu_551_p3 = {{x_n_read_reg_2948_pp0_iter1_reg}, {1'd0}};

assign tmp_4_fu_695_p3 = {{x_n_read_reg_2948_pp0_iter1_reg}, {4'd0}};

assign tmp_5_fu_824_p3 = {{x_n_read_reg_2948_pp0_iter1_reg}, {3'd0}};

assign tmp_fu_454_p3 = {{sub_ln87_fu_448_p2}, {1'd0}};

assign trunc_ln87_fu_631_p1 = sub_ln87_4_fu_621_p2[22:0];

always @ (posedge ap_clk) begin
    p_ZL10H_accu_FIR_115[1:0] <= 2'b00;
    sub_ln84_reg_2975[1:0] <= 2'b00;
    tmp_reg_2985[0] <= 1'b0;
    sub_ln87_1_reg_2995[4:0] <= 5'b00000;
    sub_ln87_3_reg_3021[0] <= 1'b0;
    sext_ln87_21_reg_3026[5:0] <= 6'b000000;
    sext_ln87_25_reg_3047[1:0] <= 2'b00;
    sext_ln87_32_reg_3082[3:0] <= 4'b0000;
    sext_ln87_34_reg_3092[0] <= 1'b0;
    sext_ln87_39_reg_3117[0] <= 1'b0;
    sext_ln87_42_reg_3132[2:0] <= 3'b000;
end

endmodule //Multirate_v4_FIR_filter_transposed
