Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\altera\design\syscondemo\mspconnect.qsys --block-symbol-file --output-directory=C:\altera\design\syscondemo\mspconnect --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading syscondemo/mspconnect.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module master_0
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module rs232_0
Progress: Adding rs232_1 [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module rs232_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mspconnect.rs232_0: Interrupt sender rs232_0.interrupt is not connected to an interrupt receiver
Warning: mspconnect.rs232_1: Interrupt sender rs232_1.interrupt is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\altera\design\syscondemo\mspconnect.qsys --synthesis=VERILOG --output-directory=C:\altera\design\syscondemo\mspconnect\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading syscondemo/mspconnect.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 15.0]
Progress: Parameterizing module master_0
Progress: Adding pio_0 [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module rs232_0
Progress: Adding rs232_1 [altera_up_avalon_rs232 15.0]
Progress: Parameterizing module rs232_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mspconnect.rs232_0: Interrupt sender rs232_0.interrupt is not connected to an interrupt receiver
Warning: mspconnect.rs232_1: Interrupt sender rs232_1.interrupt is not connected to an interrupt receiver
Info: mspconnect: Generating mspconnect "mspconnect" for QUARTUS_SYNTH
Info: master_0: "mspconnect" instantiated altera_jtag_avalon_master "master_0"
Info: pio_0: Starting RTL generation for module 'mspconnect_pio_0'
Info: pio_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mspconnect_pio_0 --dir=C:/Users/PATRIC~1/AppData/Local/Temp/alt6953_7646217435450751407.dir/0001_pio_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/PATRIC~1/AppData/Local/Temp/alt6953_7646217435450751407.dir/0001_pio_0_gen//mspconnect_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'mspconnect_pio_0'
Info: pio_0: "mspconnect" instantiated altera_avalon_pio "pio_0"
Info: rs232_0: Starting Generation of RS232 UART
Info: rs232_0: "mspconnect" instantiated altera_up_avalon_rs232 "rs232_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "mspconnect" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "mspconnect" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: rs232_0_avalon_rs232_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "rs232_0_avalon_rs232_slave_translator"
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: rs232_0_avalon_rs232_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "rs232_0_avalon_rs232_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: master_0_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_0_master_limiter"
Info: Reusing file C:/altera/design/syscondemo/mspconnect/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/altera/design/syscondemo/mspconnect/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/altera/design/syscondemo/mspconnect/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: mspconnect: Done "mspconnect" with 27 modules, 45 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
