$date
	Sat Oct 22 19:25:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#379933
b1100 !
1"
#379934
b1100 &
b1100 %
1$
#379935
0"
#379938
b110 &
b110 %
#379942
b11 &
b11 %
#379946
b1010 &
b1010 %
#379950
b101 &
b101 %
#379954
b10000 &
b10000 %
#379958
b1000 &
b1000 %
#379962
b100 &
b100 %
#379966
b10 &
b10 %
#379970
b1 &
b1 %
1#
#379974
b0 &
0#
b0 %
0$
#1318139
b10111 !
1"
#1318142
b10111 &
b10111 %
1$
#1318143
0"
#1318146
b1000110 &
b1000110 %
#1318150
b100011 &
b100011 %
#1318154
b1101010 &
b1101010 %
#1318158
b110101 &
b110101 %
#1318162
b10100000 &
b10100000 %
#1318166
b1010000 &
b1010000 %
#1318170
b101000 &
b101000 %
#1318174
b10100 &
b10100 %
#1318178
b1010 &
b1010 %
#1318182
b101 &
b101 %
#1318186
b10000 &
b10000 %
#1318190
b1000 &
b1000 %
#1318194
b100 &
b100 %
#1318198
b10 &
b10 %
#1318202
b1 &
b1 %
1#
#1318206
b0 &
0#
b0 %
0$
#2334224
b101 !
1"
#2334226
b101 &
b101 %
1$
#2334227
0"
#2334230
b10000 &
b10000 %
#2334234
b1000 &
b1000 %
#2334238
b100 &
b100 %
#2334242
b10 &
b10 %
#2334246
b1 &
1#
b1 %
#2334250
b0 &
b0 %
0#
0$
#4500012
