{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446780231469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446780231470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 22:23:49 2015 " "Processing started: Thu Nov 05 22:23:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446780231470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446780231470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446780231470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1446780232193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_7_segment_decoder-behaviour " "Found design unit 1: g10_7_segment_decoder-behaviour" {  } { { "g10_7_segment_decoder.vhd" "" { Text "P:/DSD/Lab3/g10_7_segment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446780232741 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_7_segment_decoder " "Found entity 1: g10_7_segment_decoder" {  } { { "g10_7_segment_decoder.vhd" "" { Text "P:/DSD/Lab3/g10_7_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446780232741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446780232741 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" g10_possibility_table.vhd(70) " "VHDL syntax error at g10_possibility_table.vhd(70) near text \"process\";  expecting \"if\"" {  } { { "g10_possibility_table.vhd" "" { Text "P:/DSD/Lab3/g10_possibility_table.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1446780232752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" g10_possibility_table.vhd(74) " "VHDL syntax error at g10_possibility_table.vhd(74) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "g10_possibility_table.vhd" "" { Text "P:/DSD/Lab3/g10_possibility_table.vhd" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1446780232752 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" g10_possibility_table.vhd(84) " "VHDL syntax error at g10_possibility_table.vhd(84) near text \"process\";  expecting \"if\"" {  } { { "g10_possibility_table.vhd" "" { Text "P:/DSD/Lab3/g10_possibility_table.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1446780232752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_possibility_table.vhd 0 0 " "Found 0 design units, including 0 entities, in source file g10_possibility_table.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446780232753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g10_7_seg_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g10_7_seg_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g10_7_seg_test-behaviour " "Found design unit 1: g10_7_seg_test-behaviour" {  } { { "g10_7_seg_test.vhd" "" { Text "P:/DSD/Lab3/g10_7_seg_test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446780232776 ""} { "Info" "ISGN_ENTITY_NAME" "1 g10_7_seg_test " "Found entity 1: g10_7_seg_test" {  } { { "g10_7_seg_test.vhd" "" { Text "P:/DSD/Lab3/g10_7_seg_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446780232776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446780232776 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446780233149 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 05 22:23:53 2015 " "Processing ended: Thu Nov 05 22:23:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446780233149 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446780233149 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446780233149 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446780233149 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446780233982 ""}
