Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Dec  2 17:58:58 2019
| Host         : cygnus running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file TeaTop_timing_summary_routed.rpt -pb TeaTop_timing_summary_routed.pb -rpx TeaTop_timing_summary_routed.rpx -warn_on_violation
| Design       : TeaTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 661 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[0]/Q (HIGH)

 There are 660 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[1]/Q (HIGH)

 There are 662 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[2]/Q (HIGH)

 There are 340 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[3]/Q (HIGH)

 There are 317 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[3]_rep/Q (HIGH)

 There are 657 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[4]/Q (HIGH)

 There are 625 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[15]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1378 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.119        0.000                      0                   81        0.131        0.000                      0                   81        2.633        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                              ------------       ----------      --------------
VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0                                  {0.000 19.922}     39.844          25.098          
  clkfbout_clk_wiz_0                               {0.000 25.000}     50.000          20.000          
sys_clk_pin                                        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk25_clk_wiz_0                                       30.648        0.000                      0                   41        0.197        0.000                      0                   41       19.422        0.000                       0                    34  
  clkfbout_clk_wiz_0                                                                                                                                                                                 2.633        0.000                       0                     3  
sys_clk_pin                                              6.119        0.000                      0                   40        0.131        0.000                      0                   40        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
  To Clock:  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.648ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 1.530ns (17.159%)  route 7.386ns (82.841%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 37.845 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.160ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066    -3.463    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.124    -3.339 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.179    -2.160    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X30Y78         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518    -1.642 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=178, routed)         4.264     2.622    VGA_CONTROL/VGA_INITIALS/PROM_out/rom_addr4[2]
    SLICE_X30Y89         LUT6 (Prop_lut6_I0_O)        0.124     2.746 r  VGA_CONTROL/VGA_INITIALS/PROM_out/R_i_184/O
                         net (fo=1, routed)           0.873     3.620    DECIPHERER/R_reg_i_35_1
    SLICE_X31Y89         LUT6 (Prop_lut6_I1_O)        0.124     3.744 r  DECIPHERER/R_i_83/O
                         net (fo=1, routed)           0.000     3.744    DECIPHERER/R_i_83_n_11
    SLICE_X31Y89         MUXF7 (Prop_muxf7_I1_O)      0.217     3.961 r  DECIPHERER/R_reg_i_35/O
                         net (fo=1, routed)           1.015     4.976    DECIPHERER/R_reg_i_35_n_11
    SLICE_X32Y83         LUT6 (Prop_lut6_I5_O)        0.299     5.275 r  DECIPHERER/R_i_14__0/O
                         net (fo=1, routed)           0.800     6.076    DECIPHERER/R_i_14__0_n_11
    SLICE_X35Y81         LUT6 (Prop_lut6_I3_O)        0.124     6.200 r  DECIPHERER/R_i_4__0/O
                         net (fo=1, routed)           0.433     6.632    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_2
    SLICE_X35Y81         LUT6 (Prop_lut6_I2_O)        0.124     6.756 r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_i_1__1/O
                         net (fo=1, routed)           0.000     6.756    VGA_CONTROL/VGA_INITIALS/INIT_out/R_i_1__1_n_11
    SLICE_X35Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    36.752    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.100    36.852 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.993    37.845    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_0
    SLICE_X35Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/C
                         clock pessimism             -0.348    37.497    
                         clock uncertainty           -0.122    37.376    
    SLICE_X35Y81         FDRE (Setup_fdre_C_D)        0.029    37.405    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg
  -------------------------------------------------------------------
                         required time                         37.405    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                 30.648    

Slack (MET) :             32.431ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 1.685ns (22.499%)  route 5.804ns (77.501%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.287 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.071ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066    -3.463    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.124    -3.339 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.268    -2.071    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X31Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.615 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=190, routed)         3.460     1.845    VGA_CONTROL/vc[0]
    SLICE_X35Y73         LUT3 (Prop_lut3_I1_O)        0.152     1.997 r  VGA_CONTROL/R_i_25/O
                         net (fo=2, routed)           1.010     3.007    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_4_0[3]
    SLICE_X38Y75         LUT6 (Prop_lut6_I5_O)        0.326     3.333 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_41/O
                         net (fo=1, routed)           1.024     4.357    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_41_n_11
    SLICE_X36Y75         LUT5 (Prop_lut5_I4_O)        0.124     4.481 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_30__0/O
                         net (fo=1, routed)           0.000     4.481    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_30__0_n_11
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     4.698 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_15__0/O
                         net (fo=1, routed)           0.000     4.698    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_15__0_n_11
    SLICE_X36Y75         MUXF8 (Prop_muxf8_I1_O)      0.094     4.792 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_4/O
                         net (fo=1, routed)           0.310     5.102    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_4_n_11
    SLICE_X35Y76         LUT6 (Prop_lut6_I2_O)        0.316     5.418 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_1__0/O
                         net (fo=1, routed)           0.000     5.418    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg_0
    SLICE_X35Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    36.752    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.100    36.852 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.435    38.287    VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]_0
    SLICE_X35Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/C
                         clock pessimism             -0.348    37.939    
                         clock uncertainty           -0.122    37.818    
    SLICE_X35Y76         FDRE (Setup_fdre_C_D)        0.031    37.849    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg
  -------------------------------------------------------------------
                         required time                         37.849    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                 32.431    

Slack (MET) :             33.431ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 1.350ns (21.847%)  route 4.829ns (78.153%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns = ( 37.980 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.071ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066    -3.463    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.124    -3.339 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.268    -2.071    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X31Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.615 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=187, routed)         3.806     2.191    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[1]
    SLICE_X29Y77         LUT1 (Prop_lut1_I0_O)        0.124     2.315 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_25__0/O
                         net (fo=1, routed)           0.000     2.315    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_25__0_n_11
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.847 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.847    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_9_n_11
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.961 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_3/CO[3]
                         net (fo=1, routed)           1.023     3.984    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_3_n_11
    SLICE_X29Y76         LUT4 (Prop_lut4_I1_O)        0.124     4.108 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_1/O
                         net (fo=1, routed)           0.000     4.108    VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon0
    SLICE_X29Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    36.752    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.100    36.852 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.127    37.980    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X29Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/C
                         clock pessimism             -0.348    37.632    
                         clock uncertainty           -0.122    37.510    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)        0.029    37.539    VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg
  -------------------------------------------------------------------
                         required time                         37.539    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                 33.431    

Slack (MET) :             33.467ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 1.756ns (28.844%)  route 4.332ns (71.156%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 37.924 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.071ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066    -3.463    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.124    -3.339 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.268    -2.071    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X31Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.615 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=190, routed)         3.383     1.767    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[0]
    SLICE_X31Y77         LUT2 (Prop_lut2_I0_O)        0.124     1.891 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_31__1/O
                         net (fo=1, routed)           0.000     1.891    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_31__1_n_11
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.423 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.423    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_12_n_11
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.694 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_4__0/CO[0]
                         net (fo=1, routed)           0.949     3.644    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/INIT_key/geqOp
    SLICE_X35Y78         LUT4 (Prop_lut4_I2_O)        0.373     4.017 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_1__0/O
                         net (fo=1, routed)           0.000     4.017    VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon0
    SLICE_X35Y78         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    36.752    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.100    36.852 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.072    37.924    VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]_0
    SLICE_X35Y78         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/C
                         clock pessimism             -0.348    37.577    
                         clock uncertainty           -0.122    37.455    
    SLICE_X35Y78         FDRE (Setup_fdre_C_D)        0.029    37.484    VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg
  -------------------------------------------------------------------
                         required time                         37.484    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                 33.467    

Slack (MET) :             33.676ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 1.947ns (32.921%)  route 3.967ns (67.079%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.378 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066    -3.463    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.124    -3.339 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.689    -1.651    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X35Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.195 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=21, routed)          1.699     0.504    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_0[1]
    SLICE_X33Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.628 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_23__0/O
                         net (fo=1, routed)           0.000     0.628    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_23__0_n_11
    SLICE_X33Y74         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.052 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_7/O[1]
                         net (fo=11, routed)          1.067     2.120    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_7_n_17
    SLICE_X35Y74         LUT6 (Prop_lut6_I0_O)        0.303     2.423 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_19/O
                         net (fo=1, routed)           0.000     2.423    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_19_n_11
    SLICE_X35Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     2.640 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_6/O
                         net (fo=1, routed)           0.436     3.076    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_6_n_11
    SLICE_X35Y74         LUT5 (Prop_lut5_I2_O)        0.299     3.375 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_2/O
                         net (fo=1, routed)           0.764     4.140    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_2_n_11
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.124     4.264 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_1/O
                         net (fo=1, routed)           0.000     4.264    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_1
    SLICE_X33Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    36.752    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.100    36.852 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.525    38.378    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X33Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/C
                         clock pessimism             -0.348    38.030    
                         clock uncertainty           -0.122    37.908    
    SLICE_X33Y76         FDRE (Setup_fdre_C_D)        0.031    37.939    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg
  -------------------------------------------------------------------
                         required time                         37.939    
                         arrival time                          -4.264    
  -------------------------------------------------------------------
                         slack                                 33.676    

Slack (MET) :             34.040ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 0.573ns (11.145%)  route 4.568ns (88.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.982ns = ( 37.862 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.071ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066    -3.463    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.124    -3.339 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.268    -2.071    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X31Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.456    -1.615 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=187, routed)         3.743     2.128    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[1]
    SLICE_X30Y79         LUT3 (Prop_lut3_I0_O)        0.117     2.245 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[2]_i_1/O
                         net (fo=1, routed)           0.825     3.070    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__1[2]
    SLICE_X30Y78         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    36.752    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.100    36.852 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.009    37.862    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X30Y78         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/C
                         clock pessimism             -0.348    37.514    
                         clock uncertainty           -0.122    37.392    
    SLICE_X30Y78         FDRE (Setup_fdre_C_D)       -0.282    37.110    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                          -3.070    
  -------------------------------------------------------------------
                         slack                                 34.040    

Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.856ns (37.315%)  route 3.118ns (62.685%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 37.845 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066    -3.463    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.124    -3.339 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.789    -1.550    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X38Y75         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.518    -1.032 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=89, routed)          2.504     1.472    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.052 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.052    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_34_n_11
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.166 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     2.166    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_15__0_n_11
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.437 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_5__1/CO[0]
                         net (fo=1, routed)           0.614     3.051    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_5__1_n_14
    SLICE_X34Y81         LUT4 (Prop_lut4_I3_O)        0.373     3.424 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_1__1/O
                         net (fo=1, routed)           0.000     3.424    VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon0
    SLICE_X34Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    36.752    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.100    36.852 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.993    37.845    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_0
    SLICE_X34Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/C
                         clock pessimism             -0.322    37.523    
                         clock uncertainty           -0.122    37.402    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)        0.079    37.481    VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg
  -------------------------------------------------------------------
                         required time                         37.481    
                         arrival time                          -3.424    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.058ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.828ns (17.082%)  route 4.019ns (82.918%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 37.843 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.500ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066    -3.463    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.124    -3.339 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.839    -1.500    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X31Y74         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y74         FDRE (Prop_fdre_C_Q)         0.456    -1.044 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/Q
                         net (fo=28, routed)          2.561     1.518    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc[3]
    SLICE_X34Y77         LUT6 (Prop_lut6_I0_O)        0.124     1.642 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_3/O
                         net (fo=1, routed)           0.494     2.136    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_3_n_11
    SLICE_X34Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.260 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_2/O
                         net (fo=1, routed)           0.964     3.223    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_2_n_11
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124     3.347 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_1/O
                         net (fo=1, routed)           0.000     3.347    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_1_n_11
    SLICE_X33Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    36.752    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.100    36.852 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.991    37.843    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X33Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg/C
                         clock pessimism             -0.348    37.496    
                         clock uncertainty           -0.122    37.374    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)        0.031    37.405    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg
  -------------------------------------------------------------------
                         required time                         37.405    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                 34.058    

Slack (MET) :             34.191ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.996ns (18.869%)  route 4.282ns (81.131%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 37.882 - 39.844 ) 
    Source Clock Delay      (SCD):    -2.160ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066    -3.463    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.124    -3.339 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.179    -2.160    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X30Y78         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.518    -1.642 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=178, routed)         3.029     1.387    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[2]
    SLICE_X33Y81         LUT5 (Prop_lut5_I1_O)        0.152     1.539 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[8]_i_2/O
                         net (fo=4, routed)           0.676     2.215    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[8]_i_2_n_11
    SLICE_X33Y81         LUT3 (Prop_lut3_I1_O)        0.326     2.541 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[6]_i_1/O
                         net (fo=1, routed)           0.577     3.119    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__1[6]
    SLICE_X32Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    36.752    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.100    36.852 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.030    37.882    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X32Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[6]/C
                         clock pessimism             -0.348    37.534    
                         clock uncertainty           -0.122    37.413    
    SLICE_X32Y79         FDRE (Setup_fdre_C_D)       -0.103    37.310    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         37.310    
                         arrival time                          -3.119    
  -------------------------------------------------------------------
                         slack                                 34.191    

Slack (MET) :             34.684ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.934ns (20.858%)  route 3.544ns (79.142%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.894ns = ( 37.950 - 39.844 ) 
    Source Clock Delay      (SCD):    -1.651ns
    Clock Pessimism Removal (CPR):    -0.348ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066    -3.463    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.124    -3.339 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.689    -1.651    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X35Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -1.195 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=21, routed)          2.180     0.985    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_0[1]
    SLICE_X31Y74         LUT5 (Prop_lut5_I1_O)        0.152     1.137 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg[9]_i_3/O
                         net (fo=6, routed)           1.364     2.501    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg[9]_i_3_n_11
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_i_1/O
                         net (fo=1, routed)           0.000     2.827    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/load
    SLICE_X32Y77         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    36.752    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.100    36.852 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          1.097    37.950    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X32Y77         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg/C
                         clock pessimism             -0.348    37.602    
                         clock uncertainty           -0.122    37.480    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.031    37.511    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg
  -------------------------------------------------------------------
                         required time                         37.511    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                 34.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.739%)  route 0.400ns (68.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.714    -0.648    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.045    -0.603 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.569    -0.034    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X29Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     0.107 r  VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/Q
                         net (fo=2, routed)           0.400     0.507    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.552 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_1/O
                         net (fo=1, routed)           0.000     0.552    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_1
    SLICE_X33Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.014    -0.575    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.056    -0.519 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.866     0.347    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X33Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/C
                         clock pessimism             -0.084     0.263    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.092     0.355    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.970%)  route 0.159ns (46.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.075ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.714    -0.648    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.045    -0.603 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.528    -0.075    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X31Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     0.066 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=187, routed)         0.159     0.225    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[1]
    SLICE_X30Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.270 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.270    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__1[5]
    SLICE_X30Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.014    -0.575    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.056    -0.519 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.612     0.093    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X30Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/C
                         clock pessimism             -0.155    -0.062    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.121     0.059    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.272%)  route 0.177ns (48.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.075ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.714    -0.648    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.045    -0.603 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.528    -0.075    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X31Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     0.066 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=190, routed)         0.177     0.243    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[0]
    SLICE_X30Y79         LUT4 (Prop_lut4_I0_O)        0.045     0.288 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.288    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[3]_i_1_n_11
    SLICE_X30Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.014    -0.575    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.056    -0.519 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.612     0.093    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X30Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/C
                         clock pessimism             -0.155    -0.062    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.121     0.059    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.362%)  route 0.447ns (70.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.347ns
    Source Clock Delay      (SCD):    -0.034ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.714    -0.648    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.045    -0.603 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.569    -0.034    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X29Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     0.107 r  VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/Q
                         net (fo=2, routed)           0.447     0.555    VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon
    SLICE_X33Y76         LUT4 (Prop_lut4_I1_O)        0.045     0.600 r  VGA_CONTROL/VGA_INITIALS/INIT_in/red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.600    VGA_CONTROL/VGA_INITIALS/INIT_in/red[2]_i_1_n_11
    SLICE_X33Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.014    -0.575    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.056    -0.519 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.866     0.347    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X33Y76         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]/C
                         clock pessimism             -0.084     0.263    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.092     0.355    VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.335%)  route 0.149ns (41.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.073ns
    Source Clock Delay      (SCD):    -0.087ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.714    -0.648    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.045    -0.603 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.516    -0.087    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_0
    SLICE_X34Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.164     0.077 r  VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/Q
                         net (fo=2, routed)           0.149     0.226    VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon
    SLICE_X35Y81         LUT6 (Prop_lut6_I3_O)        0.045     0.271 r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_i_1__1/O
                         net (fo=1, routed)           0.000     0.271    VGA_CONTROL/VGA_INITIALS/INIT_out/R_i_1__1_n_11
    SLICE_X35Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.014    -0.575    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.056    -0.519 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.592     0.073    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_0
    SLICE_X35Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/C
                         clock pessimism             -0.147    -0.074    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.091     0.017    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_out/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.535%)  route 0.174ns (45.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.073ns
    Source Clock Delay      (SCD):    -0.087ns
    Clock Pessimism Removal (CPR):    0.160ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.714    -0.648    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.045    -0.603 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.516    -0.087    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_0
    SLICE_X34Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.164     0.077 r  VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/Q
                         net (fo=2, routed)           0.174     0.251    VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon
    SLICE_X34Y81         LUT4 (Prop_lut4_I1_O)        0.045     0.296 r  VGA_CONTROL/VGA_INITIALS/INIT_out/red[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.296    VGA_CONTROL/VGA_INITIALS/INIT_out/red[2]_i_1__1_n_11
    SLICE_X34Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.014    -0.575    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.056    -0.519 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.592     0.073    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_0
    SLICE_X34Y81         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/red_reg[2]/C
                         clock pessimism             -0.160    -0.087    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121     0.034    VGA_CONTROL/VGA_INITIALS/INIT_out/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.116ns
    Source Clock Delay      (SCD):    -0.058ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.714    -0.648    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.045    -0.603 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.545    -0.058    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X32Y77         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     0.083 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/Q
                         net (fo=23, routed)          0.197     0.280    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc[0]
    SLICE_X32Y77         LUT4 (Prop_lut4_I0_O)        0.042     0.322 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.322    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__0[3]
    SLICE_X32Y77         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.014    -0.575    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.056    -0.519 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.635     0.116    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X32Y77         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
                         clock pessimism             -0.174    -0.058    
    SLICE_X32Y77         FDRE (Hold_fdre_C_D)         0.107     0.049    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.116ns
    Source Clock Delay      (SCD):    -0.058ns
    Clock Pessimism Removal (CPR):    0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.714    -0.648    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.045    -0.603 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.545    -0.058    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X32Y77         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     0.083 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/Q
                         net (fo=23, routed)          0.197     0.280    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc[0]
    SLICE_X32Y77         LUT3 (Prop_lut3_I2_O)        0.045     0.325 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.325    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__0[2]
    SLICE_X32Y77         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.014    -0.575    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.056    -0.519 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.635     0.116    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X32Y77         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
                         clock pessimism             -0.174    -0.058    
    SLICE_X32Y77         FDRE (Hold_fdre_C_D)         0.091     0.033    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.538%)  route 0.169ns (54.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.071ns
    Source Clock Delay      (SCD):    -0.058ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.714    -0.648    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.045    -0.603 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.545    -0.058    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X32Y77         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     0.083 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg/Q
                         net (fo=9, routed)           0.169     0.252    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable
    SLICE_X30Y78         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.014    -0.575    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.056    -0.519 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.590     0.071    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X30Y78         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]/C
                         clock pessimism             -0.099    -0.028    
    SLICE_X30Y78         FDRE (Hold_fdre_C_CE)       -0.016    -0.044    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.207ns (48.266%)  route 0.222ns (51.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    -0.075ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.714    -0.648    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.045    -0.603 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.528    -0.075    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X30Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164     0.089 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]/Q
                         net (fo=18, routed)          0.222     0.311    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[5]_0[5]
    SLICE_X30Y79         LUT5 (Prop_lut5_I0_O)        0.043     0.354 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.354    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__1[8]
    SLICE_X30Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=42, routed)          0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.014    -0.575    VGA_CONTROL/clk25
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.056    -0.519 r  VGA_CONTROL/hc_reg[9]_i_2/O
                         net (fo=32, routed)          0.612     0.093    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]_0
    SLICE_X30Y79         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]/C
                         clock pessimism             -0.168    -0.075    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.131     0.056    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 19.922 }
Period(ns):         39.844
Sources:            { VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.844      37.689     BUFGCTRL_X0Y17  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.844      38.595     PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X38Y75    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X35Y76    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X32Y77    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X32Y77    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X31Y74    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X31Y74    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X35Y76    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X35Y76    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.844      120.156    PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X35Y76    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X31Y74    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X31Y74    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X35Y76    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X35Y76    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X31Y74    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X31Y74    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X30Y81    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hsync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X32Y79    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X32Y79    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X32Y77    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X32Y77    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X32Y77    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X35Y78    VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X38Y75    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X38Y75    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X35Y76    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X32Y77    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X32Y77    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X31Y74    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.960ns (29.997%)  route 2.240ns (70.003%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.992     4.474    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     4.930 f  DECIPHERER/curr_state_reg[2]/Q
                         net (fo=146, routed)         0.849     5.779    DECIPHERER/curr_state[2]
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.150     5.929 f  DECIPHERER/curr_state[4]_i_3/O
                         net (fo=3, routed)           0.819     6.748    DECIPHERER/curr_state[4]_i_3_n_11
    SLICE_X39Y82         LUT5 (Prop_lut5_I1_O)        0.354     7.102 r  DECIPHERER/curr_state[4]_i_1/O
                         net (fo=1, routed)           0.572     7.674    DECIPHERER/next_state[4]
    SLICE_X39Y82         FDRE                                         r  DECIPHERER/curr_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.385    13.796    DECIPHERER/clk
    SLICE_X39Y82         FDRE                                         r  DECIPHERER/curr_state_reg[4]/C
                         clock pessimism              0.296    14.092    
                         clock uncertainty           -0.035    14.056    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)       -0.263    13.793    DECIPHERER/curr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.999ns (31.752%)  route 2.147ns (68.248%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.953     4.434    DECIPHERER/clk
    SLICE_X38Y89         FDRE                                         r  DECIPHERER/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     4.952 f  DECIPHERER/curr_state_reg[1]/Q
                         net (fo=88, routed)          1.114     6.066    DECIPHERER/curr_state[1]
    SLICE_X39Y82         LUT3 (Prop_lut3_I0_O)        0.154     6.220 r  DECIPHERER/curr_state[4]_i_4/O
                         net (fo=3, routed)           0.421     6.641    DECIPHERER/curr_state[4]_i_4_n_11
    SLICE_X39Y82         LUT5 (Prop_lut5_I3_O)        0.327     6.968 r  DECIPHERER/curr_state[3]_rep_i_1/O
                         net (fo=1, routed)           0.613     7.581    DECIPHERER/curr_state[3]_rep_i_1_n_11
    SLICE_X39Y82         FDRE                                         r  DECIPHERER/curr_state_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.385    13.796    DECIPHERER/clk
    SLICE_X39Y82         FDRE                                         r  DECIPHERER/curr_state_reg[3]_rep/C
                         clock pessimism              0.348    14.144    
                         clock uncertainty           -0.035    14.108    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)       -0.062    14.046    DECIPHERER/curr_state_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.932ns (35.837%)  route 1.669ns (64.163%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.474ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.992     4.474    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     4.930 f  DECIPHERER/curr_state_reg[2]/Q
                         net (fo=146, routed)         0.849     5.779    DECIPHERER/curr_state[2]
    SLICE_X39Y84         LUT4 (Prop_lut4_I2_O)        0.150     5.929 f  DECIPHERER/curr_state[4]_i_3/O
                         net (fo=3, routed)           0.819     6.748    DECIPHERER/curr_state[4]_i_3_n_11
    SLICE_X39Y82         LUT5 (Prop_lut5_I0_O)        0.326     7.074 r  DECIPHERER/curr_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.074    DECIPHERER/next_state[3]
    SLICE_X39Y82         FDRE                                         r  DECIPHERER/curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.385    13.796    DECIPHERER/clk
    SLICE_X39Y82         FDRE                                         r  DECIPHERER/curr_state_reg[3]/C
                         clock pessimism              0.296    14.092    
                         clock uncertainty           -0.035    14.056    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)        0.029    14.085    DECIPHERER/curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.085    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  7.011    

Slack (MET) :             7.090ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.580ns (19.958%)  route 2.326ns (80.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 13.796 - 10.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.799     4.281    DECIPHERER/clk
    SLICE_X39Y82         FDRE                                         r  DECIPHERER/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.456     4.737 f  DECIPHERER/curr_state_reg[0]/Q
                         net (fo=55, routed)          2.326     7.063    DECIPHERER/curr_state[0]
    SLICE_X39Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.187 r  DECIPHERER/curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.187    DECIPHERER/next_state[0]
    SLICE_X39Y82         FDRE                                         r  DECIPHERER/curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.385    13.796    DECIPHERER/clk
    SLICE_X39Y82         FDRE                                         r  DECIPHERER/curr_state_reg[0]/C
                         clock pessimism              0.485    14.281    
                         clock uncertainty           -0.035    14.245    
    SLICE_X39Y82         FDRE (Setup_fdre_C_D)        0.031    14.276    DECIPHERER/curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.276    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  7.090    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.667ns (29.671%)  route 1.581ns (70.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 13.982 - 10.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.953     4.434    DECIPHERER/clk
    SLICE_X38Y89         FDRE                                         r  DECIPHERER/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.518     4.952 r  DECIPHERER/curr_state_reg[1]/Q
                         net (fo=88, routed)          1.190     6.143    DECIPHERER/curr_state[1]
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.149     6.292 r  DECIPHERER/curr_state[2]_i_1/O
                         net (fo=1, routed)           0.391     6.682    DECIPHERER/next_state[2]
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.571    13.982    DECIPHERER/clk
    SLICE_X44Y87         FDRE                                         r  DECIPHERER/curr_state_reg[2]/C
                         clock pessimism              0.296    14.278    
                         clock uncertainty           -0.035    14.242    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)       -0.275    13.967    DECIPHERER/curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.967    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 DECIPHERER/curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.606ns (22.966%)  route 2.033ns (77.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 13.933 - 10.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.799     4.281    DECIPHERER/clk
    SLICE_X39Y82         FDRE                                         r  DECIPHERER/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.456     4.737 r  DECIPHERER/curr_state_reg[0]/Q
                         net (fo=55, routed)          2.033     6.769    DECIPHERER/curr_state[0]
    SLICE_X38Y89         LUT4 (Prop_lut4_I1_O)        0.150     6.919 r  DECIPHERER/curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.919    DECIPHERER/next_state[1]
    SLICE_X38Y89         FDRE                                         r  DECIPHERER/curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.522    13.933    DECIPHERER/clk
    SLICE_X38Y89         FDRE                                         r  DECIPHERER/curr_state_reg[1]/C
                         clock pessimism              0.348    14.280    
                         clock uncertainty           -0.035    14.245    
    SLICE_X38Y89         FDRE (Setup_fdre_C_D)        0.092    14.337    DECIPHERER/curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.456ns (23.206%)  route 1.509ns (76.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.648ns = ( 13.648 - 10.000 ) 
    Source Clock Delay      (SCD):    4.214ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.732     4.214    ENCIPHERER/clk
    SLICE_X36Y99         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.456     4.670 r  ENCIPHERER/FSM_onehot_curr_state_reg[17]/Q
                         net (fo=34, routed)          1.509     6.179    ENCIPHERER/FSM_onehot_curr_state_reg_n_11_[17]
    SLICE_X45Y94         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.237    13.648    ENCIPHERER/clk
    SLICE_X45Y94         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[18]/C
                         clock pessimism              0.348    13.996    
                         clock uncertainty           -0.035    13.961    
    SLICE_X45Y94         FDRE (Setup_fdre_C_D)       -0.105    13.856    ENCIPHERER/FSM_onehot_curr_state_reg[18]
  -------------------------------------------------------------------
                         required time                         13.856    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.518ns (28.971%)  route 1.270ns (71.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 13.385 - 10.000 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.390     3.872    ENCIPHERER/clk
    SLICE_X56Y100        FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.518     4.390 r  ENCIPHERER/FSM_onehot_curr_state_reg[7]/Q
                         net (fo=30, routed)          1.270     5.660    ENCIPHERER/FSM_onehot_curr_state_reg_n_11_[7]
    SLICE_X52Y97         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.974    13.385    ENCIPHERER/clk
    SLICE_X52Y97         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[8]/C
                         clock pessimism              0.123    13.508    
                         clock uncertainty           -0.035    13.472    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)       -0.061    13.411    ENCIPHERER/FSM_onehot_curr_state_reg[8]
  -------------------------------------------------------------------
                         required time                         13.411    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.831ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.580ns (31.222%)  route 1.278ns (68.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 14.184 - 10.000 ) 
    Source Clock Delay      (SCD):    4.993ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=42, routed)          3.511     4.993    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X31Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.449 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/Q
                         net (fo=7, routed)           1.278     6.727    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_11_[0]
    SLICE_X32Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.851 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     6.851    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[1]
    SLICE_X32Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.773    14.184    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X32Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/C
                         clock pessimism              0.504    14.688    
                         clock uncertainty           -0.035    14.652    
    SLICE_X32Y73         FDRE (Setup_fdre_C_D)        0.029    14.681    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  7.831    

Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.608ns (32.243%)  route 1.278ns (67.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 14.184 - 10.000 ) 
    Source Clock Delay      (SCD):    4.993ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=42, routed)          3.511     4.993    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X31Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.456     5.449 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/Q
                         net (fo=7, routed)           1.278     6.727    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_11_[0]
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.152     6.879 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     6.879    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[2]
    SLICE_X32Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=42, routed)          2.773    14.184    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X32Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]/C
                         clock pessimism              0.504    14.688    
                         clock uncertainty           -0.035    14.652    
    SLICE_X32Y73         FDRE (Setup_fdre_C_D)        0.075    14.727    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                  7.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.026%)  route 0.455ns (70.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.020     1.270    ENCIPHERER/clk
    SLICE_X52Y97         FDSE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDSE (Prop_fdse_C_Q)         0.141     1.411 r  ENCIPHERER/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=71, routed)          0.455     1.865    ENCIPHERER/FSM_onehot_curr_state_reg_n_11_[0]
    SLICE_X53Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.910 r  ENCIPHERER/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.910    ENCIPHERER/FSM_onehot_curr_state[1]_i_1_n_11
    SLICE_X53Y88         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.470     1.907    ENCIPHERER/clk
    SLICE_X53Y88         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[1]/C
                         clock pessimism             -0.219     1.689    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.091     1.780    ENCIPHERER/FSM_onehot_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.665%)  route 0.319ns (69.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.020     1.270    ENCIPHERER/clk
    SLICE_X52Y97         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  ENCIPHERER/FSM_onehot_curr_state_reg[6]/Q
                         net (fo=29, routed)          0.319     1.729    ENCIPHERER/FSM_onehot_curr_state_reg_n_11_[6]
    SLICE_X56Y100        FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.264     1.702    ENCIPHERER/clk
    SLICE_X56Y100        FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[7]/C
                         clock pessimism             -0.219     1.483    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.059     1.542    ENCIPHERER/FSM_onehot_curr_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.410     1.660    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X33Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[6]/Q
                         net (fo=6, routed)           0.179     1.980    VGA_CONTROL/VGA_INITIALS/COUNT/sel0[0]
    SLICE_X33Y73         LUT3 (Prop_lut3_I1_O)        0.042     2.022 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     2.022    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[7]
    SLICE_X33Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.636     2.073    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X33Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[7]/C
                         clock pessimism             -0.414     1.660    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.107     1.767    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.410     1.660    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X33Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[6]/Q
                         net (fo=6, routed)           0.181     1.982    VGA_CONTROL/VGA_INITIALS/COUNT/sel0[0]
    SLICE_X33Y73         LUT5 (Prop_lut5_I2_O)        0.043     2.025 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     2.025    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[9]
    SLICE_X33Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.636     2.073    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X33Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[9]/C
                         clock pessimism             -0.414     1.660    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.107     1.767    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.141ns (20.023%)  route 0.563ns (79.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.020     1.270    ENCIPHERER/clk
    SLICE_X52Y97         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  ENCIPHERER/FSM_onehot_curr_state_reg[9]/Q
                         net (fo=34, routed)          0.563     1.974    ENCIPHERER/FSM_onehot_curr_state_reg_n_11_[9]
    SLICE_X47Y98         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.432     1.869    ENCIPHERER/clk
    SLICE_X47Y98         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[10]/C
                         clock pessimism             -0.219     1.650    
    SLICE_X47Y98         FDRE (Hold_fdre_C_D)         0.063     1.713    ENCIPHERER/FSM_onehot_curr_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.113%)  route 0.186ns (56.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.173     1.423    ENCIPHERER/clk
    SLICE_X36Y99         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     1.564 r  ENCIPHERER/FSM_onehot_curr_state_reg[16]/Q
                         net (fo=31, routed)          0.186     1.750    ENCIPHERER/FSM_onehot_curr_state_reg_n_11_[16]
    SLICE_X36Y99         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.357     1.794    ENCIPHERER/clk
    SLICE_X36Y99         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[17]/C
                         clock pessimism             -0.372     1.423    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.066     1.489    ENCIPHERER/FSM_onehot_curr_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.410     1.660    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X32Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     1.801 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/Q
                         net (fo=6, routed)           0.185     1.985    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_11_[1]
    SLICE_X32Y73         LUT5 (Prop_lut5_I2_O)        0.043     2.028 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.028    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[4]
    SLICE_X32Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.636     2.073    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X32Y73         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]/C
                         clock pessimism             -0.414     1.660    
    SLICE_X32Y73         FDRE (Hold_fdre_C_D)         0.107     1.767    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DECIPHERER/curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DECIPHERER/curr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.189ns (34.387%)  route 0.361ns (65.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.181     1.430    DECIPHERER/clk
    SLICE_X39Y82         FDRE                                         r  DECIPHERER/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     1.571 f  DECIPHERER/curr_state_reg[4]/Q
                         net (fo=204, routed)         0.361     1.932    DECIPHERER/curr_state[4]
    SLICE_X38Y89         LUT4 (Prop_lut4_I2_O)        0.048     1.980 r  DECIPHERER/curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.980    DECIPHERER/next_state[1]
    SLICE_X38Y89         FDRE                                         r  DECIPHERER/curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.466     1.903    DECIPHERER/clk
    SLICE_X38Y89         FDRE                                         r  DECIPHERER/curr_state_reg[1]/C
                         clock pessimism             -0.320     1.583    
    SLICE_X38Y89         FDRE (Hold_fdre_C_D)         0.133     1.716    DECIPHERER/curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.533%)  route 0.292ns (67.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.264     1.513    ENCIPHERER/clk
    SLICE_X52Y92         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ENCIPHERER/FSM_onehot_curr_state_reg[20]/Q
                         net (fo=34, routed)          0.292     1.947    ENCIPHERER/FSM_onehot_curr_state_reg_n_11_[20]
    SLICE_X53Y88         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.470     1.907    ENCIPHERER/clk
    SLICE_X53Y88         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[21]/C
                         clock pessimism             -0.297     1.611    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.066     1.677    ENCIPHERER/FSM_onehot_curr_state_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.187ns (49.448%)  route 0.191ns (50.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.285     1.535    ENCIPHERER/clk
    SLICE_X53Y88         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  ENCIPHERER/FSM_onehot_curr_state_reg[23]/Q
                         net (fo=2, routed)           0.191     1.867    ENCIPHERER/FSM_onehot_curr_state_reg_n_11_[23]
    SLICE_X53Y88         LUT3 (Prop_lut3_I2_O)        0.046     1.913 r  ENCIPHERER/FSM_onehot_curr_state[24]_i_1/O
                         net (fo=1, routed)           0.000     1.913    ENCIPHERER/FSM_onehot_curr_state[24]_i_1_n_11
    SLICE_X53Y88         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=42, routed)          1.470     1.907    ENCIPHERER/clk
    SLICE_X53Y88         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[24]/C
                         clock pessimism             -0.373     1.535    
    SLICE_X53Y88         FDRE (Hold_fdre_C_D)         0.107     1.642    ENCIPHERER/FSM_onehot_curr_state_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y82  DECIPHERER/curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y89  DECIPHERER/curr_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y87  DECIPHERER/curr_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y82  DECIPHERER/curr_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y82  DECIPHERER/curr_state_reg[3]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y82  DECIPHERER/curr_state_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97  ENCIPHERER/FSM_onehot_curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y98  ENCIPHERER/FSM_onehot_curr_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y98  ENCIPHERER/FSM_onehot_curr_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y96  ENCIPHERER/FSM_onehot_curr_state_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97  ENCIPHERER/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y94  ENCIPHERER/FSM_onehot_curr_state_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y94  ENCIPHERER/FSM_onehot_curr_state_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y94  ENCIPHERER/FSM_onehot_curr_state_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y94  ENCIPHERER/FSM_onehot_curr_state_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y88  ENCIPHERER/FSM_onehot_curr_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92  ENCIPHERER/FSM_onehot_curr_state_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y88  ENCIPHERER/FSM_onehot_curr_state_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y88  ENCIPHERER/FSM_onehot_curr_state_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y88  ENCIPHERER/FSM_onehot_curr_state_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y82  DECIPHERER/curr_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y87  DECIPHERER/curr_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y82  DECIPHERER/curr_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y82  DECIPHERER/curr_state_reg[3]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y82  DECIPHERER/curr_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y92  ENCIPHERER/FSM_onehot_curr_state_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y73  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y73  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[3]/C



