# vsim -c -do "run.do" work.mpsoc_mpram_testbench 
# Start time: 01:07:55 on Apr 02,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.mpsoc_mpram_ahb3_pkg
# Loading work.mpsoc_mpram_testbench(rtl)
# Loading work.mpsoc_ahb3_mpram(rtl)
# Loading work.mpsoc_ram_1r1w(rtl)
# Loading work.mpsoc_mpram_wb_pkg(body)
# Loading work.mpsoc_ram_1r1w_generic(rtl)
# Loading work.mpsoc_wb_mpram(rtl)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "wb_adr_i".
#    Time: 0 ps  Iteration: 0  Instance: /mpsoc_mpram_testbench/wb_mpram File: ../../../../rtl/vhdl/wb/mpsoc_wb_mpram.vhd Line: 69
# FATAL ERROR while loading design
# Error loading design
# End time: 01:07:55 on Apr 02,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
