

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      0 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
503228a84c5acce04febe5a767a6866d  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_NJhRir
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_EOUHis"
Running: cat _ptx_EOUHis | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Ncyzit
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Ncyzit --output-file  /dev/null 2> _ptx_EOUHisinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_EOUHis _ptx2_Ncyzit _ptx_EOUHisinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [1024, 1024]
border:[2, 2]
blockGrid:[86, 86]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 8030516
gpu_sim_insn = 415466464
gpu_ipc =      51.7360
gpu_tot_sim_cycle = 8252666
gpu_tot_sim_insn = 415466464
gpu_tot_ipc =      50.3433
gpu_tot_issued_cta = 7396
max_total_param_size = 0
gpu_stall_dramfull = 190
gpu_stall_icnt2sh    = 258317
partiton_reqs_in_parallel = 176671162
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      21.4078
partiton_reqs_in_parallel_util = 176671162
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 8030516
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 456444
partiton_replys_in_parallel_total    = 0
L2_BW  =       5.3874 GB/Sec
L2_BW_total  =       5.2424 GB/Sec
gpu_total_sim_rate=49584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7740000
	L1I_total_cache_misses = 8689
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 769184
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0029
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 766989
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7731311
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8689
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 769184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7740000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
9431, 11923, 11930, 11917, 11928, 11917, 11937, 9570, 9466, 11941, 11944, 11934, 11952, 11937, 11956, 9577, 9486, 11946, 11963, 11806, 11818, 11795, 11824, 9503, 9561, 11930, 11963, 11777, 11820, 11766, 11819, 9470, 9556, 11911, 11960, 11766, 11808, 11761, 11815, 9476, 9280, 11590, 11614, 11578, 11613, 11570, 11613, 9274, 9257, 11567, 11593, 11557, 11593, 11579, 11613, 9281, 
gpgpu_n_tot_thrd_icount = 485326208
gpgpu_n_tot_w_icount = 15166444
gpgpu_n_stall_shd_mem = 313512
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 346456
gpgpu_n_mem_write_global = 109568
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 3720992
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = 24940324
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24613888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 307000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1626
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:624523	W0_Idle:172409442	W0_Scoreboard:263929594	W1:0	W2:0	W3:0	W4:0	W5:8500	W6:0	W7:0	W8:28160	W9:0	W10:25600	W11:0	W12:12958	W13:8500	W14:714000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:3517792	W25:0	W26:25600	W27:0	W28:3287550	W29:0	W30:0	W31:0	W32:7537784
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2771648 {8:346456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7856128 {40:44032,72:44032,136:21504,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28785856 {40:114576,72:114576,136:117304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 876544 {8:109568,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 148 
maxdqlatency = 0 
maxmflatency = 98987 
averagemflatency = 36589 
max_icnt2mem_latency = 98724 
max_icnt2sh_latency = 8252665 
mrq_lat_table:94365 	7847 	6065 	23295 	41709 	28026 	5098 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106858 	31342 	0 	0 	5187 	10028 	21098 	39701 	173092 	68774 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	108994 	16044 	2901 	32 	10494 	99 	0 	0 	318 	4869 	10028 	21100 	39718 	173141 	68706 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	123973 	202961 	19558 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3852 	5136 	15408 	29532 	55640 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	137 	30 	27 	12 	11 	90 	126 	322 	1846 	862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[1]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[2]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[3]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[4]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[5]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[6]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[7]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[8]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[9]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[10]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
maximum service time to same row:
dram[0]:    407245    407244    404131    404129    401525    396823    409850    409850    406732    406732    412455    412456    407246    407241    433429    433429 
dram[1]:    407245    407244    397031    404132    401527    396822    396317    409849    406733    406733    412457    412454    407248    407239    433429    433431 
dram[2]:    407245    407244    386609    404128    401525    396823    396316    396316    406733    406733    412457    412456    407247    407242    433430    433430 
dram[3]:    407245    407244    402238    397029    401524    396822    396316    396316    406734    406732    412455    412456    407247    407241    433431    433429 
dram[4]:    407245    407244    404130    386607    401526    391103    396317    407244    406734    406732    412457    412454    407250    407239    433430    433431 
dram[5]:    407244    407244    404129    402241    401526    396825    409852    409853    406734    406736    412457    412457    407249    407242    433427    433429 
dram[6]:    407245    407245    404128    404127    401527    396824    409854    409854    406733    406733    412457    412457    407248    407242    328996    339221 
dram[7]:    407245    407245    386100    404127    401527    396824    396321    396321    406736    406732    412458    412456    407249    407241    339224    339222 
dram[8]:    407246    407244    399637    389216    401529    396825    396315    396317    406733    406735    412458    412456    407248    407242    339222    383290 
dram[9]:    407245    407245    404127    386128    401526    396824    396827    396829    406737    406737    412456    412458    407246    407242    396318    383291 
dram[10]:    407246    407247    404128    399637    401527    341816    396318    409856    406742    406737    412457    412459    407247    407244    406736    433430 
average row accesses per activate:
dram[0]: 19.689655 20.175438 22.799999 21.735849 18.451612 17.968750 19.850000 19.241936 21.636364 21.672728 18.903225 18.092308 24.770834 22.603773 18.873016 18.968254 
dram[1]: 19.655172 18.269842 21.148148 20.945454 20.763636 19.827587 20.894737 20.186441 21.267857 20.964912 18.296875 16.619719 23.840000 22.603773 19.816668 19.557377 
dram[2]: 21.055555 18.852459 21.942308 21.314816 19.066668 17.723078 20.186441 20.947369 22.490566 20.947369 18.634920 18.406250 22.903847 21.464285 20.894737 18.593750 
dram[3]: 20.672728 18.467741 21.129629 20.535715 19.100000 18.301588 19.866667 21.709091 21.600000 21.303572 18.107693 17.338236 22.961538 23.607843 19.193548 18.920635 
dram[4]: 19.620689 19.100000 22.799999 19.810345 19.741379 17.223881 19.850000 20.947369 22.055555 21.375000 19.583334 18.390625 23.392157 23.115385 19.209677 17.850746 
dram[5]: 18.672131 19.491526 20.709091 20.909090 19.389830 17.968750 20.894737 20.929825 22.923077 20.947369 19.245901 18.092308 22.884615 22.166666 19.866667 18.151516 
dram[6]: 19.672413 19.166666 22.372549 20.571428 20.105263 19.593220 20.894737 22.092592 21.285715 22.092592 18.603174 17.352942 24.346939 21.763636 19.193548 20.288136 
dram[7]: 20.303572 17.968750 21.528301 22.134615 19.758621 19.233334 22.055555 21.285715 22.509434 21.321428 19.245901 18.138462 23.352942 22.240740 20.894737 19.225807 
dram[8]: 21.471699 19.457626 20.339285 20.192982 18.483871 18.062500 22.055555 23.860001 21.600000 22.074074 18.714285 18.138462 23.372549 23.153847 20.186441 19.850000 
dram[9]: 20.339285 17.906250 22.820000 20.535715 19.150000 18.333334 21.285715 21.690908 22.000000 20.237288 19.245901 18.390625 23.392157 24.059999 19.850000 18.984127 
dram[10]: 19.305084 20.140350 21.509434 19.827587 20.122807 18.078125 20.877193 24.367348 22.903847 21.375000 19.566668 17.294117 23.840000 23.509804 20.551723 18.671875 
average row locality = 206527/10173 = 20.301485
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       561       560       560       560       560       560       560       560       560       560       548       548       560       560       560       560 
dram[1]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[2]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[3]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       560       560 
dram[4]:       560       560       560       560       560       560       560       560       560       560       549       549       560       560       561       561 
dram[5]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[6]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[7]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[8]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[9]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       561 
dram[10]:       560       560       560       560       560       560       560       560       560       560       548       548       560       560       561       560 
total reads: 98318
bank skew: 561/548 = 1.02
chip skew: 8940/8937 = 1.00
number of total write accesses:
dram[0]:       581       590       580       592       584       590       631       633       630       632       624       628       629       638       629       635 
dram[1]:       580       591       582       592       582       590       631       631       631       635       622       631       632       638       629       633 
dram[2]:       577       590       581       591       584       592       631       634       632       634       625       629       631       642       631       630 
dram[3]:       577       585       581       590       586       593       632       634       628       633       628       630       634       644       630       632 
dram[4]:       578       586       580       589       585       594       631       634       631       637       626       628       633       642       630       635 
dram[5]:       579       590       579       590       584       590       631       633       632       634       626       628       630       637       631       637 
dram[6]:       581       590       581       592       586       596       631       633       632       633       624       632       633       637       629       636 
dram[7]:       577       590       581       591       586       594       631       632       633       634       626       631       631       641       630       631 
dram[8]:       578       588       579       591       586       596       631       633       628       632       631       631       632       644       630       630 
dram[9]:       579       586       581       590       589       595       632       633       628       634       626       629       633       643       630       635 
dram[10]:       579       588       580       590       587       597       630       634       631       637       626       628       632       639       631       635 
total reads: 108209
bank skew: 644/577 = 1.12
chip skew: 9846/9826 = 1.00
average mf latency per bank:
dram[0]:      88878     88400     87903     87403     79554     78761     82773     82793     76515     76761     74093     73118     80463     79963     78935     78711
dram[1]:      89267     88530     88867     88432     78914     78300     82336     82538     77515     77540     73387     72514     80443     80278     78516     77987
dram[2]:      89461     88769     88613     88132     79206     78271     82034     81785     78284     78031     72124     71450     81321     80991     77803     77395
dram[3]:      90101     89253     88552     87953     79479     78662     81827     81697     78497     78462     72291     71844     81489     81015     76588     76772
dram[4]:      90355     89449     87193     85958     79748     79478     81814     81865     78324     77733     72777     72964     81575     81061     76797     76783
dram[5]:      90006     89647     86489     85752     80777     79860     81815     81759     78144     78124     73676     73414     81717     81332     76533     75953
dram[6]:      88801     87887     87345     87010     80144     79109     82199     82131     78096     78029     73489     72492     81889     82339     76735     76075
dram[7]:      89084     88456     88215     87650     78695     77700     82006     81917     78453     78482     72953     72364     82009     81266     76736     76822
dram[8]:      88800     88147     88446     87870     79062     78203     82075     81764     77829     76957     72813     72734     82133     81586     77054     77206
dram[9]:      89670     89336     88087     86912     78453     77694     81945     82370     76953     76514     74179     73809     81304     80606     77149     77327
dram[10]:      89187     88448     87582     87185     78957     78515     82305     82042     75508     74845     74672     74461     80978     80560     78100     77950
maximum mf latency per bank:
dram[0]:      98963     98973     98987     98981     98962     98965     98963     98963     93758     93762     93776     93777     93757     93762     93772     93771
dram[1]:      98969     98967     98973     98976     98962     98963     98963     98967     93765     93757     93768     93775     93760     93759     93770     93777
dram[2]:      98972     98966     98984     98982     98963     98965     98963     98963     93764     93759     93770     93770     93756     93768     93776     93773
dram[3]:      98964     98970     98986     98982     98963     98963     98963     98963     93763     93769     93771     93774     93765     93763     93778     93769
dram[4]:      98970     98973     98976     98985     98962     98967     98969     98967     93764     93761     93773     93770     93765     93758     93770     93785
dram[5]:      98969     98968     98976     98977     98963     98970     96359     96359     93765     93772     93770     93762     93770     93763     93767     93776
dram[6]:      98968     98971     98978     98979     98964     98967     96359     96359     93769     93762     93766     93771     93770     93763     93765     93768
dram[7]:      98967     98968     98982     98982     98968     98968     96359     96363     93765     93765     93764     93766     93765     93766     93773     93766
dram[8]:      98964     98967     98979     98982     98964     98966     96359     96359     93768     93759     93766     93769     93762     93762     93771     93768
dram[9]:      98961     98970     98976     98976     98969     98967     98954     98961     93755     93757     93765     93765     93762     93762     93765     93774
dram[10]:      98962     98971     98980     98973     98963     98965     98963     98963     93755     93758     93772     93775     93758     93760     93769     93772
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14911490 n_nop=14854168 n_act=931 n_pre=915 n_req=18763 n_rd=35748 n_write=19728 bw_util=0.007441
n_activity=187126 dram_eff=0.5929
bk0: 2244a 14897009i bk1: 2240a 14894110i bk2: 2240a 14897341i bk3: 2240a 14894109i bk4: 2240a 14897041i bk5: 2240a 14893922i bk6: 2240a 14896694i bk7: 2240a 14893645i bk8: 2240a 14896590i bk9: 2240a 14893662i bk10: 2192a 14896399i bk11: 2192a 14893505i bk12: 2240a 14896912i bk13: 2240a 14893356i bk14: 2240a 14896235i bk15: 2240a 14893218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0340501
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14911490 n_nop=14854127 n_act=931 n_pre=915 n_req=18768 n_rd=35752 n_write=19765 bw_util=0.007446
n_activity=187900 dram_eff=0.5909
bk0: 2240a 14897029i bk1: 2240a 14894042i bk2: 2240a 14897158i bk3: 2240a 14894221i bk4: 2240a 14897050i bk5: 2240a 14894074i bk6: 2240a 14896547i bk7: 2240a 14893652i bk8: 2240a 14896215i bk9: 2240a 14893601i bk10: 2196a 14896257i bk11: 2196a 14893401i bk12: 2240a 14896336i bk13: 2240a 14893059i bk14: 2240a 14896167i bk15: 2240a 14893072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0336394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14911490 n_nop=14854133 n_act=928 n_pre=912 n_req=18772 n_rd=35752 n_write=19765 bw_util=0.007446
n_activity=187552 dram_eff=0.592
bk0: 2240a 14897055i bk1: 2240a 14893965i bk2: 2240a 14897278i bk3: 2240a 14894201i bk4: 2240a 14897172i bk5: 2240a 14893968i bk6: 2240a 14896354i bk7: 2240a 14893626i bk8: 2240a 14896571i bk9: 2240a 14893598i bk10: 2196a 14896297i bk11: 2196a 14893426i bk12: 2240a 14896377i bk13: 2240a 14893133i bk14: 2240a 14895986i bk15: 2240a 14892846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0334951
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14911490 n_nop=14854126 n_act=937 n_pre=921 n_req=18775 n_rd=35752 n_write=19754 bw_util=0.007445
n_activity=187419 dram_eff=0.5923
bk0: 2240a 14896934i bk1: 2240a 14893781i bk2: 2240a 14897242i bk3: 2240a 14894043i bk4: 2240a 14896845i bk5: 2240a 14893854i bk6: 2240a 14896294i bk7: 2240a 14893623i bk8: 2240a 14896599i bk9: 2240a 14893455i bk10: 2196a 14896119i bk11: 2196a 14893432i bk12: 2240a 14896587i bk13: 2240a 14893341i bk14: 2240a 14895994i bk15: 2240a 14892824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.033591
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14911490 n_nop=14854119 n_act=934 n_pre=918 n_req=18779 n_rd=35760 n_write=19759 bw_util=0.007446
n_activity=187812 dram_eff=0.5912
bk0: 2240a 14896721i bk1: 2240a 14893742i bk2: 2240a 14897231i bk3: 2240a 14894002i bk4: 2240a 14897012i bk5: 2240a 14893843i bk6: 2240a 14896563i bk7: 2240a 14893713i bk8: 2240a 14896498i bk9: 2240a 14893346i bk10: 2196a 14896385i bk11: 2196a 14893488i bk12: 2240a 14896772i bk13: 2240a 14893529i bk14: 2244a 14895974i bk15: 2244a 14892880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0337967
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14911490 n_nop=14854129 n_act=934 n_pre=918 n_req=18769 n_rd=35752 n_write=19757 bw_util=0.007445
n_activity=187662 dram_eff=0.5916
bk0: 2240a 14896767i bk1: 2240a 14893872i bk2: 2240a 14897150i bk3: 2240a 14894164i bk4: 2240a 14897419i bk5: 2240a 14894249i bk6: 2240a 14896575i bk7: 2240a 14893762i bk8: 2240a 14896501i bk9: 2240a 14893493i bk10: 2192a 14896451i bk11: 2192a 14893468i bk12: 2240a 14896838i bk13: 2240a 14893602i bk14: 2244a 14896300i bk15: 2244a 14893127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0338495
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14911490 n_nop=14854144 n_act=918 n_pre=902 n_req=18784 n_rd=35752 n_write=19774 bw_util=0.007447
n_activity=187935 dram_eff=0.5909
bk0: 2240a 14896941i bk1: 2240a 14893915i bk2: 2240a 14897398i bk3: 2240a 14894141i bk4: 2240a 14896938i bk5: 2240a 14894106i bk6: 2240a 14896761i bk7: 2240a 14893615i bk8: 2240a 14896368i bk9: 2240a 14893616i bk10: 2192a 14896465i bk11: 2192a 14893494i bk12: 2240a 14896501i bk13: 2240a 14893136i bk14: 2244a 14895961i bk15: 2244a 14893007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0330406
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14911490 n_nop=14854162 n_act=912 n_pre=896 n_req=18777 n_rd=35752 n_write=19768 bw_util=0.007447
n_activity=188036 dram_eff=0.5905
bk0: 2240a 14896999i bk1: 2240a 14893902i bk2: 2240a 14897314i bk3: 2240a 14894150i bk4: 2240a 14896974i bk5: 2240a 14893938i bk6: 2240a 14896793i bk7: 2240a 14893685i bk8: 2240a 14896648i bk9: 2240a 14893700i bk10: 2192a 14896284i bk11: 2192a 14893488i bk12: 2240a 14896490i bk13: 2240a 14893253i bk14: 2244a 14895928i bk15: 2244a 14892872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0329716
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14911490 n_nop=14854152 n_act=914 n_pre=898 n_req=18778 n_rd=35752 n_write=19774 bw_util=0.007447
n_activity=187807 dram_eff=0.5913
bk0: 2240a 14896942i bk1: 2240a 14894181i bk2: 2240a 14897251i bk3: 2240a 14894240i bk4: 2240a 14896789i bk5: 2240a 14893964i bk6: 2240a 14896441i bk7: 2240a 14893697i bk8: 2240a 14896498i bk9: 2240a 14893659i bk10: 2192a 14896104i bk11: 2192a 14893570i bk12: 2240a 14896461i bk13: 2240a 14893497i bk14: 2244a 14895899i bk15: 2244a 14892865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0330705
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14911490 n_nop=14854140 n_act=922 n_pre=906 n_req=18781 n_rd=35752 n_write=19770 bw_util=0.007447
n_activity=188586 dram_eff=0.5888
bk0: 2240a 14897012i bk1: 2240a 14893861i bk2: 2240a 14897204i bk3: 2240a 14894252i bk4: 2240a 14896672i bk5: 2240a 14893860i bk6: 2240a 14896524i bk7: 2240a 14893675i bk8: 2240a 14896603i bk9: 2240a 14893333i bk10: 2192a 14896474i bk11: 2192a 14893706i bk12: 2240a 14896727i bk13: 2240a 14893297i bk14: 2244a 14895997i bk15: 2244a 14893142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0329119
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14911490 n_nop=14854166 n_act=913 n_pre=897 n_req=18781 n_rd=35748 n_write=19766 bw_util=0.007446
n_activity=187810 dram_eff=0.5912
bk0: 2240a 14896880i bk1: 2240a 14893831i bk2: 2240a 14897363i bk3: 2240a 14894348i bk4: 2240a 14897230i bk5: 2240a 14894137i bk6: 2240a 14896510i bk7: 2240a 14893964i bk8: 2240a 14896533i bk9: 2240a 14893318i bk10: 2192a 14896379i bk11: 2192a 14893343i bk12: 2240a 14896742i bk13: 2240a 14893720i bk14: 2244a 14896085i bk15: 2240a 14893260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0335424

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20620, Miss = 4469, Miss_rate = 0.217, Pending_hits = 13223, Reservation_fails = 0
L2_cache_bank[1]: Access = 20905, Miss = 4468, Miss_rate = 0.214, Pending_hits = 13389, Reservation_fails = 2
L2_cache_bank[2]: Access = 20570, Miss = 4469, Miss_rate = 0.217, Pending_hits = 13207, Reservation_fails = 2
L2_cache_bank[3]: Access = 20910, Miss = 4469, Miss_rate = 0.214, Pending_hits = 13387, Reservation_fails = 1
L2_cache_bank[4]: Access = 20562, Miss = 4469, Miss_rate = 0.217, Pending_hits = 13207, Reservation_fails = 0
L2_cache_bank[5]: Access = 20901, Miss = 4469, Miss_rate = 0.214, Pending_hits = 13384, Reservation_fails = 0
L2_cache_bank[6]: Access = 20556, Miss = 4469, Miss_rate = 0.217, Pending_hits = 13226, Reservation_fails = 1
L2_cache_bank[7]: Access = 20897, Miss = 4469, Miss_rate = 0.214, Pending_hits = 13392, Reservation_fails = 0
L2_cache_bank[8]: Access = 20582, Miss = 4470, Miss_rate = 0.217, Pending_hits = 13244, Reservation_fails = 3
L2_cache_bank[9]: Access = 20926, Miss = 4470, Miss_rate = 0.214, Pending_hits = 13410, Reservation_fails = 0
L2_cache_bank[10]: Access = 20583, Miss = 4469, Miss_rate = 0.217, Pending_hits = 13240, Reservation_fails = 2
L2_cache_bank[11]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 13420, Reservation_fails = 2
L2_cache_bank[12]: Access = 20590, Miss = 4469, Miss_rate = 0.217, Pending_hits = 13246, Reservation_fails = 1
L2_cache_bank[13]: Access = 20929, Miss = 4469, Miss_rate = 0.214, Pending_hits = 13414, Reservation_fails = 0
L2_cache_bank[14]: Access = 20586, Miss = 4469, Miss_rate = 0.217, Pending_hits = 13225, Reservation_fails = 1
L2_cache_bank[15]: Access = 20925, Miss = 4469, Miss_rate = 0.214, Pending_hits = 13419, Reservation_fails = 0
L2_cache_bank[16]: Access = 20580, Miss = 4469, Miss_rate = 0.217, Pending_hits = 13228, Reservation_fails = 2
L2_cache_bank[17]: Access = 20920, Miss = 4469, Miss_rate = 0.214, Pending_hits = 13391, Reservation_fails = 0
L2_cache_bank[18]: Access = 20578, Miss = 4469, Miss_rate = 0.217, Pending_hits = 13246, Reservation_fails = 0
L2_cache_bank[19]: Access = 20921, Miss = 4469, Miss_rate = 0.214, Pending_hits = 13404, Reservation_fails = 0
L2_cache_bank[20]: Access = 20581, Miss = 4469, Miss_rate = 0.217, Pending_hits = 13238, Reservation_fails = 4
L2_cache_bank[21]: Access = 20897, Miss = 4468, Miss_rate = 0.214, Pending_hits = 13390, Reservation_fails = 0
L2_total_cache_accesses = 456444
L2_total_cache_misses = 98318
L2_total_cache_miss_rate = 0.2154
L2_total_cache_pending_hits = 292930
L2_total_cache_reservation_fails = 21
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62698
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 218222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2461
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74339
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 21
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 346456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 109568
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1270956
icnt_total_pkts_simt_to_mem=674556
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.7968
	minimum = 6
	maximum = 82
Network latency average = 10.9896
	minimum = 6
	maximum = 70
Slowest packet = 27
Flit latency average = 10.336
	minimum = 6
	maximum = 69
Slowest flit = 1151658
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00113677
	minimum = 0.000984682 (at node 25)
	maximum = 0.00130309 (at node 41)
Accepted packet rate average = 0.00113677
	minimum = 0.000984682 (at node 25)
	maximum = 0.00130309 (at node 41)
Injected flit rate average = 0.00242265
	minimum = 0.00147531 (at node 0)
	maximum = 0.00362617 (at node 37)
Accepted flit rate average= 0.00242265
	minimum = 0.00189982 (at node 34)
	maximum = 0.00284932 (at node 3)
Injected packet length average = 2.13116
Accepted packet length average = 2.13116
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.7968 (1 samples)
	minimum = 6 (1 samples)
	maximum = 82 (1 samples)
Network latency average = 10.9896 (1 samples)
	minimum = 6 (1 samples)
	maximum = 70 (1 samples)
Flit latency average = 10.336 (1 samples)
	minimum = 6 (1 samples)
	maximum = 69 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00113677 (1 samples)
	minimum = 0.000984682 (1 samples)
	maximum = 0.00130309 (1 samples)
Accepted packet rate average = 0.00113677 (1 samples)
	minimum = 0.000984682 (1 samples)
	maximum = 0.00130309 (1 samples)
Injected flit rate average = 0.00242265 (1 samples)
	minimum = 0.00147531 (1 samples)
	maximum = 0.00362617 (1 samples)
Accepted flit rate average = 0.00242265 (1 samples)
	minimum = 0.00189982 (1 samples)
	maximum = 0.00284932 (1 samples)
Injected packet size average = 2.13116 (1 samples)
Accepted packet size average = 2.13116 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 19 min, 39 sec (8379 sec)
gpgpu_simulation_rate = 49584 (inst/sec)
gpgpu_simulation_rate = 984 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 278409
gpu_sim_insn = 415466464
gpu_ipc =    1492.2882
gpu_tot_sim_cycle = 8753225
gpu_tot_sim_insn = 830932928
gpu_tot_ipc =      94.9288
gpu_tot_issued_cta = 14792
max_total_param_size = 0
gpu_stall_dramfull = 5900
gpu_stall_icnt2sh    = 541102
partiton_reqs_in_parallel = 6119288
partiton_reqs_in_parallel_total    = 176671162
partiton_level_parallism =      21.9795
partiton_level_parallism_total  =      20.8826
partiton_reqs_in_parallel_util = 6119288
partiton_reqs_in_parallel_util_total    = 176671162
gpu_sim_cycle_parition_util = 278409
gpu_tot_sim_cycle_parition_util    = 8030516
partiton_level_parallism_util =      21.9795
partiton_level_parallism_util_total  =      21.9993
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 456444
L2_BW  =     155.2528 GB/Sec
L2_BW_total  =       9.8806 GB/Sec
gpu_total_sim_rate=82778

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15480000
	L1I_total_cache_misses = 8689
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1538368
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0014
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1536173
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15471311
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8689
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1538368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15480000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
18919, 23874, 23918, 23853, 23908, 23845, 23916, 19153, 18958, 23895, 23947, 23882, 23955, 23898, 23957, 19176, 18976, 23905, 23960, 23608, 23668, 23596, 23672, 19020, 19129, 23868, 23957, 23560, 23658, 23539, 23644, 18976, 19119, 23860, 23951, 23551, 23653, 23537, 23655, 18971, 18829, 23528, 23589, 23351, 23447, 23339, 23448, 18763, 18814, 23523, 23582, 23343, 23428, 23350, 23446, 18777, 
gpgpu_n_tot_thrd_icount = 970652416
gpgpu_n_tot_w_icount = 30332888
gpgpu_n_stall_shd_mem = 658290
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 692912
gpgpu_n_mem_write_global = 219136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 7441984
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 49880648
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49227776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 651769
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1635
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1153381	W0_Idle:172729467	W0_Scoreboard:265896354	W1:0	W2:0	W3:0	W4:0	W5:17000	W6:0	W7:0	W8:56320	W9:0	W10:51200	W11:0	W12:25916	W13:17000	W14:1428000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:7035584	W25:0	W26:51200	W27:0	W28:6575100	W29:0	W30:0	W31:0	W32:15075568
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5543296 {8:692912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15712256 {40:88064,72:88064,136:43008,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57571712 {40:229152,72:229152,136:234608,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1753088 {8:219136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 530 
maxdqlatency = 0 
maxmflatency = 98987 
averagemflatency = 18398 
max_icnt2mem_latency = 98724 
max_icnt2sh_latency = 8753224 
mrq_lat_table:227399 	16266 	14737 	41667 	58664 	36361 	6903 	759 	829 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	474587 	118663 	974 	0 	5187 	10028 	21098 	39701 	173092 	68774 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	460124 	115708 	6574 	591 	11314 	277 	0 	0 	318 	4869 	10028 	21100 	39718 	173141 	68706 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	256981 	352841 	79498 	3643 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3852 	5136 	15408 	29532 	55640 	109568 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	681 	34 	27 	12 	11 	90 	127 	322 	1846 	862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[1]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[2]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[3]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[4]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[5]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[6]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[7]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[8]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[9]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[10]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
maximum service time to same row:
dram[0]:    407245    407244    404131    404129    401525    396823    409850    409850    406732    406732    412455    412456    407246    407241    433429    433429 
dram[1]:    407245    407244    397031    404132    401527    396822    396317    409849    406733    406733    412457    412454    407248    407239    433429    433431 
dram[2]:    407245    407244    386609    404128    401525    396823    396316    396316    406733    406733    412457    412456    407247    407242    433430    433430 
dram[3]:    407245    407244    402238    397029    401524    396822    396316    396316    406734    406732    412455    412456    407247    407241    433431    433429 
dram[4]:    407245    407244    404130    386607    401526    391103    396317    407244    406734    406732    412457    412454    407250    407239    433430    433431 
dram[5]:    407244    407244    404129    402241    401526    396825    409852    409853    406734    406736    412457    412457    407249    407242    433427    433429 
dram[6]:    407245    407245    404128    404127    401527    396824    409854    409854    406733    406733    412457    412457    407248    407242    328996    339221 
dram[7]:    407245    407245    386100    404127    401527    396824    396321    396321    406736    406732    412458    412456    407249    407241    339224    339222 
dram[8]:    407246    407244    399637    389216    401529    396825    396315    396317    406733    406735    412458    412456    407248    407242    339222    383290 
dram[9]:    407245    407245    404127    386128    401526    396824    396827    396829    406737    406737    412456    412458    407246    407242    396318    383291 
dram[10]:    407246    407247    404128    399637    401527    341816    396318    409856    406742    406737    412457    412459    407247    407244    406736    433430 
average row accesses per activate:
dram[0]:  9.344398  8.803846  9.112000  9.031496  8.913043  8.835938  8.477777  8.793893  8.528090  8.595506  8.444030  8.028369  8.926923  9.453815  9.185771  8.722222 
dram[1]:  9.121457  8.647727  8.984252  8.674242  9.200820  9.502110  9.287450  8.961089  8.929412  9.192000  8.121863  7.906574  9.262948  8.768657  9.584362  8.860902 
dram[2]:  8.913043  9.123015  9.506276  8.918288  9.820961  9.460251  9.360656  9.067194  8.837210  9.520833  8.602273  8.784616  9.687500  8.530910  9.530612  8.514493 
dram[3]:  9.092369  8.875969  8.627377  8.902723  9.133603  9.056000  9.760684  9.023623  9.752137  9.651260  8.451492  8.294545  9.149607  8.685185  8.844697  8.329787 
dram[4]:  8.767442  8.815385  8.913726  8.968627  8.835938  8.583333  9.099602  8.550186  9.206478  9.007843  8.779070  8.567669  8.733083  8.636029  9.038759  8.567273 
dram[5]:  8.766537  8.823077  8.333333  8.670455  8.785993  8.547170  9.099602  9.477366  8.836576  8.574627  8.304029  8.198556  8.416667  8.448029  8.896947  8.472924 
dram[6]:  8.782102  8.274368  9.564854  8.748092  8.831372  9.351239  9.075397  9.058824  8.909804  9.274194  8.587121  8.434944  8.583026  8.691450  9.294821  8.879700 
dram[7]:  8.800781  8.898832  9.104000  8.513011  9.453781  9.236734  9.569037  8.910852  8.698473  9.969565  8.851562  8.765385  9.473470  8.639706  9.856540  8.693727 
dram[8]:  9.649572  8.837838  8.678161  8.833977  9.000000  9.410789  9.697872  8.891473  9.776824  9.790598  9.023905  9.352459  9.512295  8.908745  9.265873  8.753732 
dram[9]:  8.706564  8.197133  8.988142  8.789272  9.092369  8.723077  9.334694  8.876448  9.043651  9.167331  9.023905  8.933594  9.695833  9.252964  9.395162  8.563637 
dram[10]:  8.545455  9.279352  8.524344  9.051383  8.813230  8.412640  8.891050  9.110672  9.079681  8.891891  8.645039  8.114285  8.631970  8.580292  9.188976  8.875472 
average row locality = 403594/45238 = 8.921571
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1121      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1120      1120 
dram[1]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[2]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[3]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1120      1120 
dram[4]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1098      1098      1120      1120      1121      1121 
dram[5]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[6]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[7]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[8]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[9]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1121 
dram[10]:      1120      1120      1120      1120      1120      1120      1120      1120      1120      1120      1096      1096      1120      1120      1121      1120 
total reads: 196622
bank skew: 1121/1096 = 1.02
chip skew: 17878/17873 = 1.00
number of total write accesses:
dram[0]:      1131      1169      1158      1174      1135      1142      1169      1184      1157      1175      1167      1168      1201      1234      1204      1235 
dram[1]:      1133      1163      1162      1170      1125      1132      1174      1183      1157      1178      1168      1187      1205      1230      1209      1237 
dram[2]:      1135      1179      1152      1172      1129      1141      1164      1174      1160      1165      1173      1186      1205      1226      1215      1230 
dram[3]:      1144      1170      1149      1168      1136      1144      1164      1172      1162      1177      1167      1183      1204      1225      1215      1229 
dram[4]:      1142      1172      1153      1167      1142      1146      1164      1180      1154      1177      1167      1181      1203      1229      1211      1235 
dram[5]:      1133      1174      1155      1169      1138      1145      1164      1183      1151      1178      1171      1175      1203      1237      1210      1226 
dram[6]:      1137      1172      1166      1172      1132      1143      1167      1190      1152      1180      1171      1173      1206      1218      1212      1241 
dram[7]:      1133      1167      1156      1170      1130      1143      1167      1179      1159      1173      1170      1183      1201      1230      1215      1235 
dram[8]:      1138      1169      1145      1168      1139      1148      1159      1174      1158      1171      1169      1186      1201      1223      1214      1225 
dram[9]:      1135      1167      1154      1174      1144      1148      1167      1179      1159      1181      1169      1191      1207      1221      1209      1234 
dram[10]:      1136      1172      1156      1170      1145      1143      1165      1185      1159      1183      1169      1176      1202      1231      1213      1232 
total reads: 206972
bank skew: 1241/1125 = 1.10
chip skew: 18839/18787 = 1.00
average mf latency per bank:
dram[0]:      45299     44641     44218     44124     40588     40276     43298     43100     40216     40098     38599     38209     41444     40919     40614     40171
dram[1]:      45398     44862     44701     44716     40373     40217     42976     42917     40772     40552     38149     37674     41464     41148     40313     39703
dram[2]:      45338     44633     44732     44491     40523     40112     43006     42800     41158     41005     37511     37077     41880     41722     39912     39420
dram[3]:      45479     44856     44757     44439     40606     40292     42934     42790     41092     40983     37792     37361     42090     41821     39260     39188
dram[4]:      45685     44954     43959     43415     40598     40707     42890     42728     41251     40738     37980     37911     42116     41704     39450     39208
dram[5]:      45732     45170     43528     43313     41156     40779     42892     42585     41244     40822     38379     38244     42085     41530     39365     39001
dram[6]:      45122     44328     43823     43965     41012     40643     43037     42648     41201     40705     38217     37928     42223     42379     39369     38783
dram[7]:      45187     44711     44452     44285     40313     39854     42935     42706     41297     41096     38021     37664     42305     41756     39351     39098
dram[8]:      44984     44438     44704     44437     40340     40092     43122     42754     40817     40271     38127     37805     42402     42148     39532     39424
dram[9]:      45522     44996     44428     43799     40047     39797     42939     42976     40342     39934     38674     38213     41905     41647     39663     39502
dram[10]:      45258     44530     44095     44015     40213     40376     43095     42730     39688     39132     38929     38772     41792     41310     40117     39837
maximum mf latency per bank:
dram[0]:      98963     98973     98987     98981     98962     98965     98963     98963     93758     93762     93776     93777     93757     93762     93772     93771
dram[1]:      98969     98967     98973     98976     98962     98963     98963     98967     93765     93757     93768     93775     93760     93759     93770     93777
dram[2]:      98972     98966     98984     98982     98963     98965     98963     98963     93764     93759     93770     93770     93756     93768     93776     93773
dram[3]:      98964     98970     98986     98982     98963     98963     98963     98963     93763     93769     93771     93774     93765     93763     93778     93769
dram[4]:      98970     98973     98976     98985     98962     98967     98969     98967     93764     93761     93773     93770     93765     93758     93770     93785
dram[5]:      98969     98968     98976     98977     98963     98970     96359     96359     93765     93772     93770     93762     93770     93763     93767     93776
dram[6]:      98968     98971     98978     98979     98964     98967     96359     96359     93769     93762     93766     93771     93770     93763     93765     93768
dram[7]:      98967     98968     98982     98982     98968     98968     96359     96363     93765     93765     93764     93766     93765     93766     93773     93766
dram[8]:      98964     98967     98979     98982     98964     98966     96359     96359     93768     93759     93766     93769     93762     93762     93771     93768
dram[9]:      98961     98970     98976     98976     98969     98967     98954     98961     93755     93757     93765     93765     93762     93762     93765     93774
dram[10]:      98962     98971     98980     98973     98963     98965     98963     98963     93755     93758     93772     93775     93758     93760     93769     93772
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15428453 n_nop=15308248 n_act=4163 n_pre=4147 n_req=36676 n_rd=71492 n_write=40403 bw_util=0.01451
n_activity=422404 dram_eff=0.5298
bk0: 4484a 15393378i bk1: 4480a 15389130i bk2: 4480a 15393368i bk3: 4480a 15389095i bk4: 4480a 15392845i bk5: 4480a 15389176i bk6: 4480a 15393289i bk7: 4480a 15389701i bk8: 4480a 15392589i bk9: 4480a 15389159i bk10: 4384a 15392199i bk11: 4384a 15388093i bk12: 4480a 15391423i bk13: 4480a 15387884i bk14: 4480a 15391840i bk15: 4480a 15387425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0505331
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15428453 n_nop=15308212 n_act=4115 n_pre=4099 n_req=36689 n_rd=71504 n_write=40523 bw_util=0.01452
n_activity=423946 dram_eff=0.5285
bk0: 4480a 15392642i bk1: 4480a 15389174i bk2: 4480a 15392594i bk3: 4480a 15388813i bk4: 4480a 15393002i bk5: 4480a 15389499i bk6: 4480a 15393822i bk7: 4480a 15389539i bk8: 4480a 15392902i bk9: 4480a 15389999i bk10: 4392a 15392183i bk11: 4392a 15389034i bk12: 4480a 15391431i bk13: 4480a 15387121i bk14: 4480a 15391702i bk15: 4480a 15386797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.049398
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15428453 n_nop=15308482 n_act=4024 n_pre=4008 n_req=36682 n_rd=71504 n_write=40435 bw_util=0.01451
n_activity=423510 dram_eff=0.5286
bk0: 4480a 15392839i bk1: 4480a 15388965i bk2: 4480a 15393497i bk3: 4480a 15388930i bk4: 4480a 15393096i bk5: 4480a 15389938i bk6: 4480a 15393243i bk7: 4480a 15389295i bk8: 4480a 15393174i bk9: 4480a 15389529i bk10: 4392a 15393141i bk11: 4392a 15389869i bk12: 4480a 15391692i bk13: 4480a 15387363i bk14: 4480a 15391517i bk15: 4480a 15386809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0489932
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15428453 n_nop=15308279 n_act=4097 n_pre=4081 n_req=36685 n_rd=71504 n_write=40492 bw_util=0.01452
n_activity=424291 dram_eff=0.5279
bk0: 4480a 15392299i bk1: 4480a 15388643i bk2: 4480a 15392970i bk3: 4480a 15389646i bk4: 4480a 15393098i bk5: 4480a 15389575i bk6: 4480a 15393791i bk7: 4480a 15389771i bk8: 4480a 15393433i bk9: 4480a 15389946i bk10: 4392a 15392689i bk11: 4392a 15389303i bk12: 4480a 15391447i bk13: 4480a 15387835i bk14: 4480a 15390832i bk15: 4480a 15386681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0492397
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15428453 n_nop=15308131 n_act=4165 n_pre=4149 n_req=36701 n_rd=71512 n_write=40496 bw_util=0.01452
n_activity=424070 dram_eff=0.5283
bk0: 4480a 15392994i bk1: 4480a 15388431i bk2: 4480a 15392990i bk3: 4480a 15389502i bk4: 4480a 15393072i bk5: 4480a 15388566i bk6: 4480a 15393525i bk7: 4480a 15389646i bk8: 4480a 15393567i bk9: 4480a 15389497i bk10: 4392a 15392261i bk11: 4392a 15389100i bk12: 4480a 15392292i bk13: 4480a 15387602i bk14: 4484a 15391068i bk15: 4484a 15387281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0493899
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15428453 n_nop=15308051 n_act=4239 n_pre=4223 n_req=36686 n_rd=71496 n_write=40444 bw_util=0.01451
n_activity=424278 dram_eff=0.5277
bk0: 4480a 15392375i bk1: 4480a 15388550i bk2: 4480a 15392196i bk3: 4480a 15389196i bk4: 4480a 15392580i bk5: 4480a 15389382i bk6: 4480a 15393156i bk7: 4480a 15389514i bk8: 4480a 15393303i bk9: 4480a 15389253i bk10: 4384a 15392618i bk11: 4384a 15388671i bk12: 4480a 15390752i bk13: 4480a 15387422i bk14: 4484a 15391733i bk15: 4484a 15387863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0502044
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15428453 n_nop=15308195 n_act=4132 n_pre=4116 n_req=36706 n_rd=71496 n_write=40514 bw_util=0.01452
n_activity=422857 dram_eff=0.5298
bk0: 4480a 15392171i bk1: 4480a 15388394i bk2: 4480a 15393443i bk3: 4480a 15389367i bk4: 4480a 15392465i bk5: 4480a 15389979i bk6: 4480a 15393853i bk7: 4480a 15389692i bk8: 4480a 15393077i bk9: 4480a 15390212i bk10: 4384a 15392964i bk11: 4384a 15388549i bk12: 4480a 15390973i bk13: 4480a 15387642i bk14: 4484a 15391520i bk15: 4484a 15386974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0495077
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15428453 n_nop=15308437 n_act=4045 n_pre=4029 n_req=36685 n_rd=71496 n_write=40446 bw_util=0.01451
n_activity=423934 dram_eff=0.5281
bk0: 4480a 15392099i bk1: 4480a 15389060i bk2: 4480a 15393400i bk3: 4480a 15388807i bk4: 4480a 15393193i bk5: 4480a 15390219i bk6: 4480a 15394467i bk7: 4480a 15389134i bk8: 4480a 15393374i bk9: 4480a 15390126i bk10: 4384a 15393109i bk11: 4384a 15389896i bk12: 4480a 15391856i bk13: 4480a 15387307i bk14: 4484a 15391322i bk15: 4484a 15386878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0487021
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15428453 n_nop=15308556 n_act=3987 n_pre=3971 n_req=36661 n_rd=71496 n_write=40443 bw_util=0.01451
n_activity=422148 dram_eff=0.5303
bk0: 4480a 15393014i bk1: 4480a 15389081i bk2: 4480a 15392778i bk3: 4480a 15389774i bk4: 4480a 15391931i bk5: 4480a 15389953i bk6: 4480a 15393574i bk7: 4480a 15389161i bk8: 4480a 15394338i bk9: 4480a 15390153i bk10: 4384a 15393071i bk11: 4384a 15389905i bk12: 4480a 15392183i bk13: 4480a 15387821i bk14: 4484a 15391320i bk15: 4484a 15386328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0492948
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15428453 n_nop=15308333 n_act=4091 n_pre=4075 n_req=36713 n_rd=71496 n_write=40458 bw_util=0.01451
n_activity=424084 dram_eff=0.528
bk0: 4480a 15393317i bk1: 4480a 15388531i bk2: 4480a 15393028i bk3: 4480a 15389546i bk4: 4480a 15392853i bk5: 4480a 15389262i bk6: 4480a 15394037i bk7: 4480a 15389181i bk8: 4480a 15393605i bk9: 4480a 15389191i bk10: 4384a 15393113i bk11: 4384a 15389164i bk12: 4480a 15392227i bk13: 4480a 15387778i bk14: 4484a 15391853i bk15: 4484a 15387808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0486954
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15428453 n_nop=15308113 n_act=4181 n_pre=4165 n_req=36710 n_rd=71492 n_write=40502 bw_util=0.01452
n_activity=423798 dram_eff=0.5285
bk0: 4480a 15392236i bk1: 4480a 15389229i bk2: 4480a 15393491i bk3: 4480a 15389645i bk4: 4480a 15392759i bk5: 4480a 15388892i bk6: 4480a 15393039i bk7: 4480a 15389920i bk8: 4480a 15393213i bk9: 4480a 15389232i bk10: 4384a 15391679i bk11: 4384a 15388398i bk12: 4480a 15391412i bk13: 4480a 15387968i bk14: 4484a 15391122i bk15: 4480a 15387614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0500036

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41184, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21466, Reservation_fails = 5
L2_cache_bank[1]: Access = 41810, Miss = 8936, Miss_rate = 0.214, Pending_hits = 21797, Reservation_fails = 5
L2_cache_bank[2]: Access = 41138, Miss = 8938, Miss_rate = 0.217, Pending_hits = 21487, Reservation_fails = 7
L2_cache_bank[3]: Access = 41815, Miss = 8938, Miss_rate = 0.214, Pending_hits = 21759, Reservation_fails = 3
L2_cache_bank[4]: Access = 41118, Miss = 8938, Miss_rate = 0.217, Pending_hits = 21518, Reservation_fails = 4
L2_cache_bank[5]: Access = 41798, Miss = 8938, Miss_rate = 0.214, Pending_hits = 21797, Reservation_fails = 7
L2_cache_bank[6]: Access = 41110, Miss = 8938, Miss_rate = 0.217, Pending_hits = 21487, Reservation_fails = 5
L2_cache_bank[7]: Access = 41793, Miss = 8938, Miss_rate = 0.214, Pending_hits = 21783, Reservation_fails = 6
L2_cache_bank[8]: Access = 41136, Miss = 8939, Miss_rate = 0.217, Pending_hits = 21524, Reservation_fails = 6
L2_cache_bank[9]: Access = 41823, Miss = 8939, Miss_rate = 0.214, Pending_hits = 21782, Reservation_fails = 4
L2_cache_bank[10]: Access = 41141, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21498, Reservation_fails = 3
L2_cache_bank[11]: Access = 41826, Miss = 8937, Miss_rate = 0.214, Pending_hits = 21853, Reservation_fails = 4
L2_cache_bank[12]: Access = 41157, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21526, Reservation_fails = 2
L2_cache_bank[13]: Access = 41834, Miss = 8937, Miss_rate = 0.214, Pending_hits = 21821, Reservation_fails = 1
L2_cache_bank[14]: Access = 41145, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21451, Reservation_fails = 3
L2_cache_bank[15]: Access = 41823, Miss = 8937, Miss_rate = 0.214, Pending_hits = 21814, Reservation_fails = 4
L2_cache_bank[16]: Access = 41131, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21511, Reservation_fails = 5
L2_cache_bank[17]: Access = 41813, Miss = 8937, Miss_rate = 0.214, Pending_hits = 21784, Reservation_fails = 3
L2_cache_bank[18]: Access = 41129, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21489, Reservation_fails = 5
L2_cache_bank[19]: Access = 41814, Miss = 8937, Miss_rate = 0.214, Pending_hits = 21830, Reservation_fails = 6
L2_cache_bank[20]: Access = 41135, Miss = 8937, Miss_rate = 0.217, Pending_hits = 21584, Reservation_fails = 5
L2_cache_bank[21]: Access = 41795, Miss = 8936, Miss_rate = 0.214, Pending_hits = 21816, Reservation_fails = 5
L2_total_cache_accesses = 912468
L2_total_cache_misses = 196622
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 476377
L2_total_cache_reservation_fails = 98
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 213536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 348304
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 127704
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 98
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 692912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 219136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2539924
icnt_total_pkts_simt_to_mem=1348692
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.0061
	minimum = 6
	maximum = 306
Network latency average = 11.7439
	minimum = 6
	maximum = 306
Slowest packet = 926054
Flit latency average = 11.7454
	minimum = 6
	maximum = 306
Slowest flit = 1972186
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327594
	minimum = 0.0277937 (at node 11)
	maximum = 0.0375438 (at node 29)
Accepted packet rate average = 0.0327594
	minimum = 0.0277937 (at node 11)
	maximum = 0.0375438 (at node 29)
Injected flit rate average = 0.0697934
	minimum = 0.0421683 (at node 11)
	maximum = 0.104386 (at node 41)
Accepted flit rate average= 0.0697934
	minimum = 0.0547901 (at node 46)
	maximum = 0.0821384 (at node 0)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4014 (2 samples)
	minimum = 6 (2 samples)
	maximum = 194 (2 samples)
Network latency average = 11.3668 (2 samples)
	minimum = 6 (2 samples)
	maximum = 188 (2 samples)
Flit latency average = 11.0407 (2 samples)
	minimum = 6 (2 samples)
	maximum = 187.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0169481 (2 samples)
	minimum = 0.0143892 (2 samples)
	maximum = 0.0194235 (2 samples)
Accepted packet rate average = 0.0169481 (2 samples)
	minimum = 0.0143892 (2 samples)
	maximum = 0.0194235 (2 samples)
Injected flit rate average = 0.036108 (2 samples)
	minimum = 0.0218218 (2 samples)
	maximum = 0.0540063 (2 samples)
Accepted flit rate average = 0.036108 (2 samples)
	minimum = 0.028345 (2 samples)
	maximum = 0.0424939 (2 samples)
Injected packet size average = 2.13051 (2 samples)
Accepted packet size average = 2.13051 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 47 min, 18 sec (10038 sec)
gpgpu_simulation_rate = 82778 (inst/sec)
gpgpu_simulation_rate = 872 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 278245
gpu_sim_insn = 415466464
gpu_ipc =    1493.1677
gpu_tot_sim_cycle = 9253620
gpu_tot_sim_insn = 1246399392
gpu_tot_ipc =     134.6932
gpu_tot_issued_cta = 22188
max_total_param_size = 0
gpu_stall_dramfull = 12758
gpu_stall_icnt2sh    = 777327
partiton_reqs_in_parallel = 6114532
partiton_reqs_in_parallel_total    = 182790450
partiton_level_parallism =      21.9754
partiton_level_parallism_total  =      20.4142
partiton_reqs_in_parallel_util = 6114532
partiton_reqs_in_parallel_util_total    = 182790450
gpu_sim_cycle_parition_util = 278245
gpu_tot_sim_cycle_parition_util    = 8308925
partiton_level_parallism_util =      21.9754
partiton_level_parallism_util_total  =      21.9985
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 912468
L2_BW  =     155.3443 GB/Sec
L2_BW_total  =      14.0173 GB/Sec
gpu_total_sim_rate=105968

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23220000
	L1I_total_cache_misses = 8689
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2307552
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0010
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2305357
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23211311
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8689
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2307552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23220000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
28409, 35819, 35915, 35781, 35900, 35781, 35898, 28737, 28450, 35857, 35954, 35692, 35816, 35720, 35814, 28690, 28469, 35856, 35963, 35394, 35527, 35385, 35519, 28524, 28691, 35810, 35949, 35332, 35507, 35325, 35481, 28474, 28674, 35800, 35931, 35325, 35487, 35309, 35478, 28452, 28376, 35474, 35566, 35124, 35270, 35111, 35270, 28247, 28101, 35143, 35240, 34940, 35078, 34935, 35093, 28088, 
gpgpu_n_tot_thrd_icount = 1455978624
gpgpu_n_tot_w_icount = 45499332
gpgpu_n_stall_shd_mem = 1002628
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1039368
gpgpu_n_mem_write_global = 328704
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 11162976
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 74820972
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 73841664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996107
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1635
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1676659	W0_Idle:173040606	W0_Scoreboard:267869503	W1:0	W2:0	W3:0	W4:0	W5:25500	W6:0	W7:0	W8:84480	W9:0	W10:76800	W11:0	W12:38874	W13:25500	W14:2142000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:10553376	W25:0	W26:76800	W27:0	W28:9862650	W29:0	W30:0	W31:0	W32:22613352
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8314944 {8:1039368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23568384 {40:132096,72:132096,136:64512,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86357568 {40:343728,72:343728,136:351912,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2629632 {8:328704,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 640 
maxdqlatency = 0 
maxmflatency = 98987 
averagemflatency = 12332 
max_icnt2mem_latency = 98724 
max_icnt2sh_latency = 9253619 
mrq_lat_table:374173 	23573 	22248 	58013 	71399 	42742 	8489 	1271 	1640 	216 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	851699 	196562 	1987 	0 	5187 	10028 	21098 	39701 	173092 	68774 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	812793 	213721 	10194 	1194 	12082 	618 	10 	0 	318 	4869 	10028 	21100 	39718 	173141 	68706 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	394111 	501806 	136085 	7407 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3852 	5136 	15408 	29532 	55640 	219136 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1227 	39 	27 	12 	11 	90 	127 	322 	1846 	862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[1]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[2]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[3]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[4]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[5]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[6]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[7]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[8]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[9]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[10]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
maximum service time to same row:
dram[0]:    407245    407244    404131    404129    401525    396823    409850    409850    406732    406732    412455    412456    407246    407241    433429    433429 
dram[1]:    407245    407244    397031    404132    401527    396822    396317    409849    406733    406733    412457    412454    407248    407239    433429    433431 
dram[2]:    407245    407244    386609    404128    401525    396823    396316    396316    406733    406733    412457    412456    407247    407242    433430    433430 
dram[3]:    407245    407244    402238    397029    401524    396822    396316    396316    406734    406732    412455    412456    407247    407241    433431    433429 
dram[4]:    407245    407244    404130    386607    401526    391103    396317    407244    406734    406732    412457    412454    407250    407239    433430    433431 
dram[5]:    407244    407244    404129    402241    401526    396825    409852    409853    406734    406736    412457    412457    407249    407242    433427    433429 
dram[6]:    407245    407245    404128    404127    401527    396824    409854    409854    406733    406733    412457    412457    407248    407242    328996    339221 
dram[7]:    407245    407245    386100    404127    401527    396824    396321    396321    406736    406732    412458    412456    407249    407241    339224    339222 
dram[8]:    407246    407244    399637    389216    401529    396825    396315    396317    406733    406735    412458    412456    407248    407242    339222    383290 
dram[9]:    407245    407245    404127    386128    401526    396824    396827    396829    406737    406737    412456    412458    407246    407242    396318    383291 
dram[10]:    407246    407247    404128    399637    401527    341816    396318    409856    406742    406737    412457    412459    407247    407244    406736    433430 
average row accesses per activate:
dram[0]:  8.541772  8.152744  8.730570  8.989418  8.430000  8.120193  8.522277  8.426829  8.516129  8.318945  8.197591  7.897912  8.400000  8.746268  8.529556  8.177986 
dram[1]:  8.897098  8.246377  8.939154  8.744845  8.336634  8.620513  9.094987  8.568238  9.097883  8.857142  8.007059  7.724605  9.091623  8.547215  9.054831  8.705000 
dram[2]:  8.788511  8.950392  9.377778  9.156334  8.889182  8.629156  9.179145  9.339674  8.758883  9.307278  8.613636  8.772379  9.425474  8.805000  9.758427  9.086162 
dram[3]:  8.962766  8.793815  8.871391  8.952632  8.651282  8.486216 10.150887  9.302703  9.620111  9.480874  8.309756  8.318735  9.343163  8.734491  9.266666  8.664179 
dram[4]:  8.493703  8.261501  8.897368  8.978836  8.335802  8.281863  9.170667  9.049869  9.071240  8.864450  8.507500  8.317961  8.840507  8.896202  9.334231  8.455206 
dram[5]:  8.179176  8.032941  8.305419  8.405941  8.390547  7.895105  9.200535  8.891752  8.551123  8.323741  8.287105  8.007042  8.121212  8.383333  8.397095  8.022988 
dram[6]:  8.546836  7.962704  9.308540  8.950000  8.226277  8.423940  9.076316  8.892031  8.947781  8.814721  8.325183  8.284672  8.446602  8.322275  9.078534  8.507318 
dram[7]:  8.530457  8.870130  9.034760  8.792747  8.705426  8.361386  9.522099  9.108465  8.868895 10.096210  9.047873  8.721939  9.336021  8.749380  9.764045  9.093995 
dram[8]:  9.358334  8.721939  8.986667  9.107239  8.540404  8.724227  9.813753  9.252688  9.695775  9.531680  8.829016  8.926893  9.549451  9.000000  9.612188  8.923077 
dram[9]:  8.553300  8.042453  9.037434  8.702564  8.366337  7.992908  9.582172  9.320755  8.947917  8.902564  8.703325  8.686076  9.585165  9.164922  9.595568  8.457627 
dram[10]:  8.019002  8.228915  8.468672  8.434243  8.266503  7.988207  8.795397  8.795918  8.782609  8.419903  8.496260  8.007026  8.669154  8.617647  8.799493  8.450363 
average row locality = 603764/69124 = 8.734506
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1681      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1680      1680 
dram[1]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[2]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[3]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1680      1680 
dram[4]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1647      1647      1680      1680      1681      1681 
dram[5]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[6]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[7]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[8]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[9]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1681 
dram[10]:      1680      1680      1680      1680      1680      1680      1680      1680      1680      1680      1644      1644      1680      1680      1681      1680 
total reads: 294926
bank skew: 1681/1644 = 1.02
chip skew: 26816/26809 = 1.00
number of total write accesses:
dram[0]:      1693      1736      1690      1718      1692      1698      1763      1775      1752      1789      1758      1760      1806      1836      1783      1812 
dram[1]:      1692      1734      1699      1713      1688      1682      1767      1773      1759      1792      1756      1775      1793      1850      1788      1802 
dram[2]:      1686      1748      1696      1717      1689      1694      1753      1757      1771      1773      1764      1783      1798      1842      1794      1800 
dram[3]:      1690      1732      1700      1722      1694      1706      1751      1762      1764      1790      1760      1772      1805      1840      1795      1803 
dram[4]:      1692      1732      1701      1714      1696      1699      1759      1768      1758      1786      1756      1780      1812      1834      1782      1811 
dram[5]:      1698      1734      1692      1716      1693      1707      1761      1770      1749      1791      1762      1767      1804      1841      1787      1809 
dram[6]:      1696      1736      1699      1721      1701      1698      1769      1779      1747      1793      1761      1761      1800      1832      1787      1807 
dram[7]:      1681      1735      1699      1714      1689      1698      1767      1763      1770      1783      1758      1775      1793      1846      1795      1802 
dram[8]:      1689      1739      1690      1717      1702      1705      1745      1762      1762      1780      1764      1775      1796      1839      1789      1799 
dram[9]:      1690      1730      1700      1714      1700      1701      1760      1778      1756      1792      1759      1787      1809      1821      1783      1812 
dram[10]:      1696      1735      1699      1719      1701      1707      1759      1768      1754      1789      1763      1775      1805      1836      1786      1810 
total reads: 308838
bank skew: 1850/1681 = 1.10
chip skew: 28102/28053 = 1.00
average mf latency per bank:
dram[0]:      30390     30070     30046     29946     27297     27126     28936     28894     26836     26686     25823     25563     27743     27546     27406     27242
dram[1]:      30486     30155     30343     30337     27066     27096     28751     28776     27150     26996     25552     25307     27906     27542     27222     27026
dram[2]:      30527     30089     30258     30176     27207     27039     28762     28719     27345     27292     25122     24839     28144     27940     26973     26771
dram[3]:      30707     30261     30200     30043     27305     27097     28730     28645     27381     27286     25272     25076     28216     28011     26528     26578
dram[4]:      30800     30353     29708     29412     27354     27456     28635     28654     27438     27155     25427     25362     28166     28027     26713     26603
dram[5]:      30657     30509     29521     29352     27705     27429     28621     28580     27469     27185     25692     25613     28210     27951     26608     26378
dram[6]:      30320     29898     29801     29786     27471     27385     28688     28634     27470     27113     25591     25425     28370     28362     26633     26414
dram[7]:      30446     30098     30096     30037     27079     26857     28636     28669     27434     27368     25473     25256     28420     27978     26593     26598
dram[8]:      30303     29907     30200     30086     27099     27020     28843     28646     27169     26822     25488     25382     28460     28213     26749     26728
dram[9]:      30615     30334     30045     29762     26978     26853     28697     28723     26911     26622     25889     25622     28096     27998     26828     26783
dram[10]:      30398     30042     29855     29809     27092     27134     28783     28718     26493     26135     26029     25916     27994     27771     27155     26997
maximum mf latency per bank:
dram[0]:      98963     98973     98987     98981     98962     98965     98963     98963     93758     93762     93776     93777     93757     93762     93772     93771
dram[1]:      98969     98967     98973     98976     98962     98963     98963     98967     93765     93757     93768     93775     93760     93759     93770     93777
dram[2]:      98972     98966     98984     98982     98963     98965     98963     98963     93764     93759     93770     93770     93756     93768     93776     93773
dram[3]:      98964     98970     98986     98982     98963     98963     98963     98963     93763     93769     93771     93774     93765     93763     93778     93769
dram[4]:      98970     98973     98976     98985     98962     98967     98969     98967     93764     93761     93773     93770     93765     93758     93770     93785
dram[5]:      98969     98968     98976     98977     98963     98970     96359     96359     93765     93772     93770     93762     93770     93763     93767     93776
dram[6]:      98968     98971     98978     98979     98964     98967     96359     96359     93769     93762     93766     93771     93770     93763     93765     93768
dram[7]:      98967     98968     98982     98982     98968     98968     96359     96363     93765     93765     93764     93766     93765     93766     93773     93766
dram[8]:      98964     98967     98979     98982     98964     98966     96359     96359     93768     93759     93766     93769     93762     93762     93771     93768
dram[9]:      98961     98970     98976     98976     98969     98967     98954     98961     93755     93757     93765     93765     93762     93762     93765     93774
dram[10]:      98962     98971     98980     98973     98963     98965     98963     98963     93755     93758     93772     93775     93758     93760     93769     93772
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945112 n_nop=15762543 n_act=6525 n_pre=6509 n_req=54870 n_rd=107236 n_write=62299 bw_util=0.02126
n_activity=660913 dram_eff=0.513
bk0: 6724a 15889047i bk1: 6720a 15884354i bk2: 6720a 15890854i bk3: 6720a 15886160i bk4: 6720a 15889665i bk5: 6720a 15885193i bk6: 6720a 15889228i bk7: 6720a 15884895i bk8: 6720a 15888260i bk9: 6720a 15883757i bk10: 6576a 15888354i bk11: 6576a 15883753i bk12: 6720a 15887018i bk13: 6720a 15882808i bk14: 6720a 15888295i bk15: 6720a 15882892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0639953
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945112 n_nop=15762740 n_act=6351 n_pre=6335 n_req=54877 n_rd=107256 n_write=62430 bw_util=0.02128
n_activity=662349 dram_eff=0.5124
bk0: 6720a 15889482i bk1: 6720a 15884727i bk2: 6720a 15889523i bk3: 6720a 15885576i bk4: 6720a 15888646i bk5: 6720a 15885474i bk6: 6720a 15890067i bk7: 6720a 15885857i bk8: 6720a 15888836i bk9: 6720a 15885117i bk10: 6588a 15887527i bk11: 6588a 15884564i bk12: 6720a 15887576i bk13: 6720a 15882684i bk14: 6720a 15888681i bk15: 6720a 15883111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.062426
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945112 n_nop=15763377 n_act=6069 n_pre=6053 n_req=54879 n_rd=107256 n_write=62357 bw_util=0.02127
n_activity=660250 dram_eff=0.5138
bk0: 6720a 15889650i bk1: 6720a 15885167i bk2: 6720a 15890483i bk3: 6720a 15886180i bk4: 6720a 15889703i bk5: 6720a 15885779i bk6: 6720a 15889728i bk7: 6720a 15885998i bk8: 6720a 15888952i bk9: 6720a 15885220i bk10: 6588a 15888923i bk11: 6588a 15885959i bk12: 6720a 15888245i bk13: 6720a 15882853i bk14: 6720a 15889335i bk15: 6720a 15883506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0622581
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945112 n_nop=15763161 n_act=6120 n_pre=6104 n_req=54900 n_rd=107256 n_write=62471 bw_util=0.02129
n_activity=660976 dram_eff=0.5136
bk0: 6720a 15889795i bk1: 6720a 15885217i bk2: 6720a 15890217i bk3: 6720a 15886219i bk4: 6720a 15889934i bk5: 6720a 15885472i bk6: 6720a 15890710i bk7: 6720a 15886065i bk8: 6720a 15889365i bk9: 6720a 15885080i bk10: 6588a 15888361i bk11: 6588a 15883848i bk12: 6720a 15888391i bk13: 6720a 15884123i bk14: 6720a 15888606i bk15: 6720a 15883373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0624238
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945112 n_nop=15762905 n_act=6293 n_pre=6277 n_req=54896 n_rd=107264 n_write=62373 bw_util=0.02128
n_activity=661188 dram_eff=0.5131
bk0: 6720a 15890697i bk1: 6720a 15884104i bk2: 6720a 15890022i bk3: 6720a 15886035i bk4: 6720a 15890144i bk5: 6720a 15884702i bk6: 6720a 15889951i bk7: 6720a 15885891i bk8: 6720a 15889115i bk9: 6720a 15885355i bk10: 6588a 15888642i bk11: 6588a 15883652i bk12: 6720a 15888657i bk13: 6720a 15883884i bk14: 6724a 15888281i bk15: 6724a 15883361i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.062806
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945112 n_nop=15762338 n_act=6593 n_pre=6577 n_req=54891 n_rd=107240 n_write=62364 bw_util=0.02127
n_activity=662229 dram_eff=0.5122
bk0: 6720a 15888138i bk1: 6720a 15884112i bk2: 6720a 15889042i bk3: 6720a 15885603i bk4: 6720a 15889961i bk5: 6720a 15884992i bk6: 6720a 15889708i bk7: 6720a 15884793i bk8: 6720a 15889417i bk9: 6720a 15884194i bk10: 6576a 15888661i bk11: 6576a 15884028i bk12: 6720a 15886577i bk13: 6720a 15882583i bk14: 6724a 15887881i bk15: 6724a 15883419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0640231
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945112 n_nop=15762724 n_act=6371 n_pre=6355 n_req=54897 n_rd=107240 n_write=62422 bw_util=0.02128
n_activity=661828 dram_eff=0.5127
bk0: 6720a 15888942i bk1: 6720a 15884390i bk2: 6720a 15891342i bk3: 6720a 15886432i bk4: 6720a 15888389i bk5: 6720a 15885642i bk6: 6720a 15890566i bk7: 6720a 15884649i bk8: 6720a 15889365i bk9: 6720a 15885090i bk10: 6576a 15889040i bk11: 6576a 15884453i bk12: 6720a 15887236i bk13: 6720a 15882953i bk14: 6724a 15889137i bk15: 6724a 15883559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0626963
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945112 n_nop=15763353 n_act=6084 n_pre=6068 n_req=54878 n_rd=107240 n_write=62367 bw_util=0.02127
n_activity=660807 dram_eff=0.5133
bk0: 6720a 15888819i bk1: 6720a 15885212i bk2: 6720a 15890050i bk3: 6720a 15885762i bk4: 6720a 15889985i bk5: 6720a 15885960i bk6: 6720a 15891066i bk7: 6720a 15885452i bk8: 6720a 15889365i bk9: 6720a 15885483i bk10: 6576a 15889884i bk11: 6576a 15884770i bk12: 6720a 15887731i bk13: 6720a 15883386i bk14: 6724a 15889090i bk15: 6724a 15884089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0625862
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945112 n_nop=15763505 n_act=5998 n_pre=5982 n_req=54863 n_rd=107240 n_write=62387 bw_util=0.02128
n_activity=658058 dram_eff=0.5155
bk0: 6720a 15890025i bk1: 6720a 15885201i bk2: 6720a 15890054i bk3: 6720a 15886598i bk4: 6720a 15888566i bk5: 6720a 15886153i bk6: 6720a 15890740i bk7: 6720a 15885088i bk8: 6720a 15890392i bk9: 6720a 15885053i bk10: 6576a 15888358i bk11: 6576a 15884834i bk12: 6720a 15889242i bk13: 6720a 15883726i bk14: 6724a 15888552i bk15: 6724a 15882743i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.063363
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945112 n_nop=15763117 n_act=6219 n_pre=6203 n_req=54902 n_rd=107240 n_write=62333 bw_util=0.02127
n_activity=660842 dram_eff=0.5132
bk0: 6720a 15890635i bk1: 6720a 15884509i bk2: 6720a 15890491i bk3: 6720a 15885961i bk4: 6720a 15889014i bk5: 6720a 15884589i bk6: 6720a 15890185i bk7: 6720a 15885386i bk8: 6720a 15889877i bk9: 6720a 15884580i bk10: 6576a 15888637i bk11: 6576a 15884699i bk12: 6720a 15889042i bk13: 6720a 15883277i bk14: 6724a 15889300i bk15: 6724a 15883822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0621903
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15945112 n_nop=15762480 n_act=6502 n_pre=6486 n_req=54911 n_rd=107236 n_write=62408 bw_util=0.02128
n_activity=662829 dram_eff=0.5119
bk0: 6720a 15888579i bk1: 6720a 15884733i bk2: 6720a 15890405i bk3: 6720a 15885501i bk4: 6720a 15889639i bk5: 6720a 15885090i bk6: 6720a 15889457i bk7: 6720a 15885092i bk8: 6720a 15889263i bk9: 6720a 15884413i bk10: 6576a 15887317i bk11: 6576a 15883174i bk12: 6720a 15887972i bk13: 6720a 15883921i bk14: 6724a 15887412i bk15: 6720a 15883477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0632312

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61748, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29793, Reservation_fails = 12
L2_cache_bank[1]: Access = 62715, Miss = 13404, Miss_rate = 0.214, Pending_hits = 30334, Reservation_fails = 12
L2_cache_bank[2]: Access = 61708, Miss = 13407, Miss_rate = 0.217, Pending_hits = 29763, Reservation_fails = 12
L2_cache_bank[3]: Access = 62725, Miss = 13407, Miss_rate = 0.214, Pending_hits = 30312, Reservation_fails = 8
L2_cache_bank[4]: Access = 61680, Miss = 13407, Miss_rate = 0.217, Pending_hits = 29834, Reservation_fails = 5
L2_cache_bank[5]: Access = 62699, Miss = 13407, Miss_rate = 0.214, Pending_hits = 30372, Reservation_fails = 11
L2_cache_bank[6]: Access = 61666, Miss = 13407, Miss_rate = 0.217, Pending_hits = 29747, Reservation_fails = 7
L2_cache_bank[7]: Access = 62690, Miss = 13407, Miss_rate = 0.214, Pending_hits = 30317, Reservation_fails = 11
L2_cache_bank[8]: Access = 61690, Miss = 13408, Miss_rate = 0.217, Pending_hits = 29811, Reservation_fails = 9
L2_cache_bank[9]: Access = 62721, Miss = 13408, Miss_rate = 0.214, Pending_hits = 30352, Reservation_fails = 7
L2_cache_bank[10]: Access = 61696, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29833, Reservation_fails = 9
L2_cache_bank[11]: Access = 62723, Miss = 13405, Miss_rate = 0.214, Pending_hits = 30391, Reservation_fails = 8
L2_cache_bank[12]: Access = 61719, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29811, Reservation_fails = 6
L2_cache_bank[13]: Access = 62735, Miss = 13405, Miss_rate = 0.214, Pending_hits = 30363, Reservation_fails = 7
L2_cache_bank[14]: Access = 61703, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29758, Reservation_fails = 10
L2_cache_bank[15]: Access = 62720, Miss = 13405, Miss_rate = 0.214, Pending_hits = 30335, Reservation_fails = 7
L2_cache_bank[16]: Access = 61683, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29832, Reservation_fails = 7
L2_cache_bank[17]: Access = 62705, Miss = 13405, Miss_rate = 0.214, Pending_hits = 30313, Reservation_fails = 6
L2_cache_bank[18]: Access = 61679, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29740, Reservation_fails = 8
L2_cache_bank[19]: Access = 62707, Miss = 13405, Miss_rate = 0.214, Pending_hits = 30346, Reservation_fails = 13
L2_cache_bank[20]: Access = 61688, Miss = 13405, Miss_rate = 0.217, Pending_hits = 29909, Reservation_fails = 7
L2_cache_bank[21]: Access = 62692, Miss = 13404, Miss_rate = 0.214, Pending_hits = 30367, Reservation_fails = 8
L2_total_cache_accesses = 1368492
L2_total_cache_misses = 294926
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 661633
L2_total_cache_reservation_fails = 190
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 362323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 480437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49573
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 180827
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 98304
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1039368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 328704
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=3808892
icnt_total_pkts_simt_to_mem=2022828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8982
	minimum = 6
	maximum = 502
Network latency average = 11.7103
	minimum = 6
	maximum = 486
Slowest packet = 1835436
Flit latency average = 11.7012
	minimum = 6
	maximum = 486
Slowest flit = 3909107
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327787
	minimum = 0.0281623 (at node 1)
	maximum = 0.0375749 (at node 31)
Accepted packet rate average = 0.0327787
	minimum = 0.0281623 (at node 1)
	maximum = 0.0375749 (at node 31)
Injected flit rate average = 0.0698345
	minimum = 0.0422147 (at node 25)
	maximum = 0.104471 (at node 31)
Accepted flit rate average= 0.0698345
	minimum = 0.0548296 (at node 36)
	maximum = 0.0821869 (at node 15)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.567 (3 samples)
	minimum = 6 (3 samples)
	maximum = 296.667 (3 samples)
Network latency average = 11.4813 (3 samples)
	minimum = 6 (3 samples)
	maximum = 287.333 (3 samples)
Flit latency average = 11.2609 (3 samples)
	minimum = 6 (3 samples)
	maximum = 287 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.022225 (3 samples)
	minimum = 0.0189803 (3 samples)
	maximum = 0.0254739 (3 samples)
Accepted packet rate average = 0.022225 (3 samples)
	minimum = 0.0189803 (3 samples)
	maximum = 0.0254739 (3 samples)
Injected flit rate average = 0.0473502 (3 samples)
	minimum = 0.0286195 (3 samples)
	maximum = 0.0708279 (3 samples)
Accepted flit rate average = 0.0473502 (3 samples)
	minimum = 0.0371732 (3 samples)
	maximum = 0.0557249 (3 samples)
Injected packet size average = 2.1305 (3 samples)
Accepted packet size average = 2.1305 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 16 min, 2 sec (11762 sec)
gpgpu_simulation_rate = 105968 (inst/sec)
gpgpu_simulation_rate = 786 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (86,86,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 278748
gpu_sim_insn = 415466464
gpu_ipc =    1490.4734
gpu_tot_sim_cycle = 9754518
gpu_tot_sim_insn = 1661865856
gpu_tot_ipc =     170.3688
gpu_tot_issued_cta = 29584
max_total_param_size = 0
gpu_stall_dramfull = 20714
gpu_stall_icnt2sh    = 1033251
partiton_reqs_in_parallel = 6124500
partiton_reqs_in_parallel_total    = 188904982
partiton_level_parallism =      21.9715
partiton_level_parallism_total  =      19.9938
partiton_reqs_in_parallel_util = 6124500
partiton_reqs_in_parallel_util_total    = 188904982
gpu_sim_cycle_parition_util = 278727
gpu_tot_sim_cycle_parition_util    = 8587170
partiton_level_parallism_util =      21.9731
partiton_level_parallism_util_total  =      21.9977
partiton_replys_in_parallel = 456024
partiton_replys_in_parallel_total    = 1368492
L2_BW  =     155.0640 GB/Sec
L2_BW_total  =      17.7287 GB/Sec
gpu_total_sim_rate=123366

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30960000
	L1I_total_cache_misses = 8689
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3076736
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3074541
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30951311
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8689
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3076736
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 30960000
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
37895, 47762, 47904, 47715, 47889, 47719, 47881, 38316, 37945, 47831, 47960, 47652, 47819, 47685, 47812, 38280, 37950, 47811, 47952, 47188, 47368, 47179, 47348, 38020, 38255, 47757, 47940, 47120, 47350, 47113, 47323, 37974, 38240, 47741, 47920, 47107, 47331, 47086, 47307, 37951, 37935, 47420, 47532, 46893, 47086, 46881, 47086, 37748, 37672, 47106, 47240, 46745, 46928, 46727, 46936, 37597, 
gpgpu_n_tot_thrd_icount = 1941304832
gpgpu_n_tot_w_icount = 60665776
gpgpu_n_stall_shd_mem = 1348146
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1385824
gpgpu_n_mem_write_global = 438272
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 14883968
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 99761296
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98455552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1341625
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1635
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2199969	W0_Idle:173351188	W0_Scoreboard:269846042	W1:0	W2:0	W3:0	W4:0	W5:34000	W6:0	W7:0	W8:112640	W9:0	W10:102400	W11:0	W12:51832	W13:34000	W14:2856000	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:14071168	W25:0	W26:102400	W27:0	W28:13150200	W29:0	W30:0	W31:0	W32:30151136
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11086592 {8:1385824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31424512 {40:176128,72:176128,136:86016,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 115143424 {40:458304,72:458304,136:469216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3506176 {8:438272,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 640 
maxdqlatency = 0 
maxmflatency = 98987 
averagemflatency = 9300 
max_icnt2mem_latency = 98724 
max_icnt2sh_latency = 9754517 
mrq_lat_table:507069 	32792 	30971 	76416 	89521 	52373 	11384 	2012 	2563 	311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1215913 	286756 	3603 	0 	5187 	10028 	21098 	39701 	173092 	68774 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	1164591 	312476 	13854 	1674 	12805 	1222 	12 	0 	318 	4869 	10028 	21100 	39718 	173141 	68706 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	528189 	655615 	191474 	10579 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3852 	5136 	15408 	29532 	55640 	328704 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1775 	43 	27 	12 	11 	90 	127 	322 	1846 	862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[1]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[2]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[3]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[4]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[5]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[6]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[7]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[8]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[9]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
dram[10]:        69        70        69        70        69        70        69        70        69        70        69        70        69        70        69        70 
maximum service time to same row:
dram[0]:    407245    407244    404131    404129    401525    396823    409850    409850    406732    406732    412455    412456    407246    407241    433429    433429 
dram[1]:    407245    407244    397031    404132    401527    396822    396317    409849    406733    406733    412457    412454    407248    407239    433429    433431 
dram[2]:    407245    407244    386609    404128    401525    396823    396316    396316    406733    406733    412457    412456    407247    407242    433430    433430 
dram[3]:    407245    407244    402238    397029    401524    396822    396316    396316    406734    406732    412455    412456    407247    407241    433431    433429 
dram[4]:    407245    407244    404130    386607    401526    391103    396317    407244    406734    406732    412457    412454    407250    407239    433430    433431 
dram[5]:    407244    407244    404129    402241    401526    396825    409852    409853    406734    406736    412457    412457    407249    407242    433427    433429 
dram[6]:    407245    407245    404128    404127    401527    396824    409854    409854    406733    406733    412457    412457    407248    407242    328996    339221 
dram[7]:    407245    407245    386100    404127    401527    396824    396321    396321    406736    406732    412458    412456    407249    407241    339224    339222 
dram[8]:    407246    407244    399637    389216    401529    396825    396315    396317    406733    406735    412458    412456    407248    407242    339222    383290 
dram[9]:    407245    407245    404127    386128    401526    396824    396827    396829    406737    406737    412456    412458    407246    407242    396318    383291 
dram[10]:    407246    407247    404128    399637    401527    341816    396318    409856    406742    406737    412457    412459    407247    407244    406736    433430 
average row accesses per activate:
dram[0]:  7.607383  7.370968  7.343598  7.579734  6.992248  6.872727  7.211690  7.103555  7.419250  7.078704  7.067187  6.833837  7.200000  7.310937  6.881129  6.870778 
dram[1]:  7.822107  7.256370  7.587646  7.682968  7.138095  7.443163  7.920415  7.389068  7.567388  7.491028  7.020186  6.706922  7.424679  7.316693  7.357143  7.229102 
dram[2]:  7.879791  7.648829  7.963158  7.852234  7.585859  7.618487  7.799657  7.881239  7.446078  7.789115  7.388255  7.370130  7.620690  7.671031  7.689884  7.568182 
dram[3]:  8.005301  7.637730  7.657673  7.608333  7.262480  7.266026  8.348624  7.832479  8.017574  8.073813  7.386252  6.895137  7.981132  7.413902  7.589198  7.241057 
dram[4]:  7.506645  7.277512  7.774359  7.735593  6.990698  6.993827  7.748299  7.533662  7.672269  7.627907  7.403279  7.071540  7.457600  7.473684  7.694352  7.159509 
dram[5]:  7.323102  7.224329  7.117739  7.187697  6.738806  6.812594  7.555555  7.327476  7.265176  7.075501  7.079937  6.793413  6.855457  7.146565  7.033384  6.875000 
dram[6]:  7.692699  7.102804  7.822414  7.825043  7.037442  7.381107  7.676175  7.488599  7.597990  7.515548  7.313409  7.007728  7.084098  6.892171  7.263323  7.019519 
dram[7]:  7.602694  7.582363  7.895652  7.760204  7.513333  7.193651  8.234234  7.817717  7.605000  8.351548  7.709898  7.164297  7.570261  7.520064  7.803361  7.559871 
dram[8]:  8.048042  7.510673  7.717206  7.562189  7.376835  7.473684  8.159784  7.807823  8.069027  8.040351  7.480929  7.224522  7.839527  7.549114  7.676617  7.387301 
dram[9]:  7.500000  7.185827  7.742760  7.466448  6.964506  6.791291  7.996491  7.739057  7.730508  7.599338  7.438944  7.229300  7.730897  7.824121  7.658940  7.258165 
dram[10]:  7.166402  7.214850  7.268800  7.212025  6.805430  6.821321  7.406504  7.277338  7.654362  7.358974  7.331169  6.878788  7.288401  7.163859  7.358730  7.004498 
average row locality = 805412/108506 = 7.422741
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2241      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2240      2240 
dram[1]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[2]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[3]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2240      2240 
dram[4]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2196      2196      2240      2240      2241      2241 
dram[5]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[6]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[7]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[8]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[9]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2241 
dram[10]:      2240      2240      2240      2240      2240      2240      2240      2240      2240      2240      2192      2192      2240      2240      2241      2240 
total reads: 393230
bank skew: 2241/2192 = 1.02
chip skew: 35754/35745 = 1.00
number of total write accesses:
dram[0]:      2293      2330      2291      2323      2270      2296      2325      2356      2308      2347      2331      2332      2404      2439      2391      2439 
dram[1]:      2289      2317      2305      2316      2257      2278      2338      2356      2308      2352      2325      2358      2393      2450      2395      2430 
dram[2]:      2283      2334      2299      2330      2266      2293      2315      2339      2317      2340      2333      2344      2401      2447      2397      2422 
dram[3]:      2291      2335      2301      2325      2270      2294      2310      2342      2322      2354      2317      2341      2413      2453      2397      2416 
dram[4]:      2279      2323      2308      2324      2269      2292      2316      2348      2325      2352      2320      2351      2421      2446      2391      2427 
dram[5]:      2293      2333      2294      2317      2275      2304      2316      2347      2308      2352      2325      2346      2408      2441      2394      2434 
dram[6]:      2291      2320      2297      2322      2271      2292      2335      2358      2296      2352      2335      2342      2393      2426      2393      2434 
dram[7]:      2276      2317      2300      2323      2268      2292      2330      2349      2323      2345      2326      2343      2393      2445      2402      2431 
dram[8]:      2283      2334      2290      2320      2282      2304      2305      2351      2319      2343      2319      2345      2401      2448      2388      2413 
dram[9]:      2290      2323      2305      2322      2273      2283      2318      2357      2321      2350      2316      2348      2414      2431      2385      2426 
dram[10]:      2282      2327      2303      2318      2272      2303      2315      2352      2322      2352      2324      2348      2410      2438      2395      2432 
total reads: 412182
bank skew: 2453/2257 = 1.09
chip skew: 37493/37445 = 1.00
average mf latency per bank:
dram[0]:      22732     22593     22464     22417     20527     20319     21940     21838     20366     20298     19538     19350     20938     20813     20612     20450
dram[1]:      22814     22708     22675     22712     20387     20282     21763     21736     20644     20528     19347     19132     21032     20844     20486     20269
dram[2]:      22835     22667     22621     22547     20459     20244     21793     21674     20823     20694     19035     18881     21205     21109     20326     20102
dram[3]:      22956     22685     22595     22507     20543     20355     21780     21635     20786     20726     19192     19012     21246     21124     19998     19999
dram[4]:      23099     22813     22200     21989     20597     20588     21730     21651     20780     20613     19274     19230     21215     21132     20088     20019
dram[5]:      22962     22893     22071     21990     20815     20563     21732     21613     20826     20665     19487     19367     21258     21139     20025     19811
dram[6]:      22707     22514     22310     22323     20706     20530     21742     21658     20870     20623     19363     19209     21423     21462     20049     19826
dram[7]:      22776     22673     22516     22459     20354     20136     21715     21626     20858     20789     19294     19157     21418     21171     20027     19947
dram[8]:      22688     22471     22583     22529     20383     20246     21852     21594     20627     20367     19370     19243     21430     21292     20169     20105
dram[9]:      22892     22786     22459     22258     20321     20190     21774     21722     20388     20254     19656     19478     21176     21100     20207     20164
dram[10]:      22811     22581     22321     22346     20417     20346     21847     21680     20058     19859     19750     19631     21093     20987     20426     20285
maximum mf latency per bank:
dram[0]:      98963     98973     98987     98981     98962     98965     98963     98963     93758     93762     93776     93777     93757     93762     93772     93771
dram[1]:      98969     98967     98973     98976     98962     98963     98963     98967     93765     93757     93768     93775     93760     93759     93770     93777
dram[2]:      98972     98966     98984     98982     98963     98965     98963     98963     93764     93759     93770     93770     93756     93768     93776     93773
dram[3]:      98964     98970     98986     98982     98963     98963     98963     98963     93763     93769     93771     93774     93765     93763     93778     93769
dram[4]:      98970     98973     98976     98985     98962     98967     98969     98967     93764     93761     93773     93770     93765     93758     93770     93785
dram[5]:      98969     98968     98976     98977     98963     98970     96359     96359     93765     93772     93770     93762     93770     93763     93767     93776
dram[6]:      98968     98971     98978     98979     98964     98967     96359     96359     93769     93762     93766     93771     93770     93763     93765     93768
dram[7]:      98967     98968     98982     98982     98968     98968     96359     96363     93765     93765     93764     93766     93765     93766     93773     93766
dram[8]:      98964     98967     98979     98982     98964     98966     96359     96359     93768     93759     93766     93769     93762     93762     93771     93768
dram[9]:      98961     98970     98976     98976     98969     98967     98954     98961     93755     93757     93765     93765     93762     93762     93765     93774
dram[10]:      98962     98971     98980     98973     98963     98965     98963     98963     93755     93758     93772     93775     93758     93760     93769     93772
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16462705 n_nop=16214826 n_act=10223 n_pre=10207 n_req=73220 n_rd=142980 n_write=84469 bw_util=0.02763
n_activity=903487 dram_eff=0.5035
bk0: 8964a 16384306i bk1: 8960a 16379508i bk2: 8960a 16386036i bk3: 8960a 16380288i bk4: 8960a 16384610i bk5: 8960a 16379345i bk6: 8960a 16385204i bk7: 8960a 16380048i bk8: 8960a 16384340i bk9: 8960a 16378633i bk10: 8768a 16383795i bk11: 8768a 16377731i bk12: 8960a 16381606i bk13: 8960a 16376630i bk14: 8960a 16381040i bk15: 8960a 16375551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0817228
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16462705 n_nop=16215308 n_act=9914 n_pre=9898 n_req=73219 n_rd=143008 n_write=84577 bw_util=0.02765
n_activity=904774 dram_eff=0.5031
bk0: 8960a 16385429i bk1: 8960a 16379872i bk2: 8960a 16384366i bk3: 8960a 16379292i bk4: 8960a 16383313i bk5: 8960a 16380201i bk6: 8960a 16386591i bk7: 8960a 16380829i bk8: 8960a 16385152i bk9: 8960a 16381338i bk10: 8784a 16384160i bk11: 8784a 16379782i bk12: 8960a 16381968i bk13: 8960a 16377042i bk14: 8960a 16382338i bk15: 8960a 16376000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0797039
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16462705 n_nop=16216154 n_act=9546 n_pre=9530 n_req=73212 n_rd=143008 n_write=84467 bw_util=0.02764
n_activity=901742 dram_eff=0.5045
bk0: 8960a 16385657i bk1: 8960a 16380443i bk2: 8960a 16385837i bk3: 8960a 16380979i bk4: 8960a 16385403i bk5: 8960a 16380666i bk6: 8960a 16386217i bk7: 8960a 16381369i bk8: 8960a 16385649i bk9: 8960a 16381557i bk10: 8784a 16384780i bk11: 8784a 16381581i bk12: 8960a 16382585i bk13: 8960a 16376754i bk14: 8960a 16382524i bk15: 8960a 16377392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0791611
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16462705 n_nop=16215882 n_act=9610 n_pre=9594 n_req=73233 n_rd=143008 n_write=84611 bw_util=0.02765
n_activity=902505 dram_eff=0.5044
bk0: 8960a 16385221i bk1: 8960a 16379467i bk2: 8960a 16385965i bk3: 8960a 16379976i bk4: 8960a 16384662i bk5: 8960a 16379971i bk6: 8960a 16386945i bk7: 8960a 16381121i bk8: 8960a 16386240i bk9: 8960a 16380857i bk10: 8784a 16384871i bk11: 8784a 16378775i bk12: 8960a 16383596i bk13: 8960a 16378164i bk14: 8960a 16382542i bk15: 8960a 16376855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0793884
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16462705 n_nop=16215441 n_act=9850 n_pre=9834 n_req=73246 n_rd=143016 n_write=84564 bw_util=0.02765
n_activity=903976 dram_eff=0.5035
bk0: 8960a 16386243i bk1: 8960a 16379259i bk2: 8960a 16385973i bk3: 8960a 16380873i bk4: 8960a 16385035i bk5: 8960a 16379260i bk6: 8960a 16386713i bk7: 8960a 16381216i bk8: 8960a 16384614i bk9: 8960a 16380384i bk10: 8784a 16385368i bk11: 8784a 16377963i bk12: 8960a 16383154i bk13: 8960a 16377380i bk14: 8964a 16382312i bk15: 8964a 16376757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0794014
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16462705 n_nop=16214504 n_act=10342 n_pre=10326 n_req=73233 n_rd=142984 n_write=84549 bw_util=0.02764
n_activity=905147 dram_eff=0.5028
bk0: 8960a 16383278i bk1: 8960a 16379313i bk2: 8960a 16383650i bk3: 8960a 16379771i bk4: 8960a 16384220i bk5: 8960a 16379258i bk6: 8960a 16385785i bk7: 8960a 16379972i bk8: 8960a 16384867i bk9: 8960a 16379115i bk10: 8768a 16384197i bk11: 8768a 16378111i bk12: 8960a 16380684i bk13: 8960a 16376662i bk14: 8964a 16382135i bk15: 8964a 16376345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0809399
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16462705 n_nop=16215258 n_act=9968 n_pre=9952 n_req=73203 n_rd=142984 n_write=84543 bw_util=0.02764
n_activity=904104 dram_eff=0.5033
bk0: 8960a 16384410i bk1: 8960a 16379418i bk2: 8960a 16385882i bk3: 8960a 16380493i bk4: 8960a 16383307i bk5: 8960a 16380851i bk6: 8960a 16386218i bk7: 8960a 16379971i bk8: 8960a 16385784i bk9: 8960a 16380652i bk10: 8768a 16385021i bk11: 8768a 16378918i bk12: 8960a 16382052i bk13: 8960a 16376376i bk14: 8964a 16382664i bk15: 8964a 16376208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0795468
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16462705 n_nop=16216153 n_act=9546 n_pre=9530 n_req=73209 n_rd=142984 n_write=84492 bw_util=0.02764
n_activity=902200 dram_eff=0.5043
bk0: 8960a 16384794i bk1: 8960a 16380467i bk2: 8960a 16385440i bk3: 8960a 16381022i bk4: 8960a 16385731i bk5: 8960a 16380849i bk6: 8960a 16388029i bk7: 8960a 16381377i bk8: 8960a 16385805i bk9: 8960a 16381240i bk10: 8768a 16385959i bk11: 8768a 16379327i bk12: 8960a 16381949i bk13: 8960a 16377468i bk14: 8964a 16382773i bk15: 8964a 16377026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0798408
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16462705 n_nop=16216117 n_act=9539 n_pre=9523 n_req=73191 n_rd=142984 n_write=84542 bw_util=0.02764
n_activity=899357 dram_eff=0.506
bk0: 8960a 16386405i bk1: 8960a 16380177i bk2: 8960a 16385905i bk3: 8960a 16381373i bk4: 8960a 16384667i bk5: 8960a 16380644i bk6: 8960a 16386804i bk7: 8960a 16379834i bk8: 8960a 16387180i bk9: 8960a 16380399i bk10: 8768a 16384656i bk11: 8768a 16379940i bk12: 8960a 16383844i bk13: 8960a 16377736i bk14: 8964a 16382311i bk15: 8964a 16375952i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0804304
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16462705 n_nop=16215728 n_act=9789 n_pre=9773 n_req=73208 n_rd=142984 n_write=84431 bw_util=0.02763
n_activity=904013 dram_eff=0.5031
bk0: 8960a 16385687i bk1: 8960a 16379154i bk2: 8960a 16386238i bk3: 8960a 16380242i bk4: 8960a 16384314i bk5: 8960a 16378807i bk6: 8960a 16386740i bk7: 8960a 16380630i bk8: 8960a 16386500i bk9: 8960a 16380603i bk10: 8768a 16385469i bk11: 8768a 16379323i bk12: 8960a 16382869i bk13: 8960a 16377481i bk14: 8964a 16382779i bk15: 8964a 16377083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0790715
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16462705 n_nop=16214852 n_act=10180 n_pre=10164 n_req=73238 n_rd=142980 n_write=84529 bw_util=0.02764
n_activity=904852 dram_eff=0.5029
bk0: 8960a 16383979i bk1: 8960a 16379207i bk2: 8960a 16386399i bk3: 8960a 16380135i bk4: 8960a 16383839i bk5: 8960a 16379646i bk6: 8960a 16385791i bk7: 8960a 16380169i bk8: 8960a 16385012i bk9: 8960a 16379258i bk10: 8768a 16383644i bk11: 8768a 16377968i bk12: 8960a 16381775i bk13: 8960a 16377797i bk14: 8964a 16381009i bk15: 8960a 16375744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.08035

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82312, Miss = 17873, Miss_rate = 0.217, Pending_hits = 38429, Reservation_fails = 18
L2_cache_bank[1]: Access = 83620, Miss = 17872, Miss_rate = 0.214, Pending_hits = 39190, Reservation_fails = 20
L2_cache_bank[2]: Access = 82276, Miss = 17876, Miss_rate = 0.217, Pending_hits = 38329, Reservation_fails = 17
L2_cache_bank[3]: Access = 83630, Miss = 17876, Miss_rate = 0.214, Pending_hits = 39090, Reservation_fails = 15
L2_cache_bank[4]: Access = 82236, Miss = 17876, Miss_rate = 0.217, Pending_hits = 38510, Reservation_fails = 14
L2_cache_bank[5]: Access = 83596, Miss = 17876, Miss_rate = 0.214, Pending_hits = 39177, Reservation_fails = 18
L2_cache_bank[6]: Access = 82220, Miss = 17876, Miss_rate = 0.217, Pending_hits = 38335, Reservation_fails = 17
L2_cache_bank[7]: Access = 83586, Miss = 17876, Miss_rate = 0.214, Pending_hits = 39071, Reservation_fails = 22
L2_cache_bank[8]: Access = 82244, Miss = 17877, Miss_rate = 0.217, Pending_hits = 38467, Reservation_fails = 16
L2_cache_bank[9]: Access = 83618, Miss = 17877, Miss_rate = 0.214, Pending_hits = 39110, Reservation_fails = 14
L2_cache_bank[10]: Access = 82254, Miss = 17873, Miss_rate = 0.217, Pending_hits = 38441, Reservation_fails = 10
L2_cache_bank[11]: Access = 83624, Miss = 17873, Miss_rate = 0.214, Pending_hits = 39156, Reservation_fails = 23
L2_cache_bank[12]: Access = 82286, Miss = 17873, Miss_rate = 0.217, Pending_hits = 38397, Reservation_fails = 16
L2_cache_bank[13]: Access = 83640, Miss = 17873, Miss_rate = 0.214, Pending_hits = 39156, Reservation_fails = 18
L2_cache_bank[14]: Access = 82262, Miss = 17873, Miss_rate = 0.217, Pending_hits = 38384, Reservation_fails = 13
L2_cache_bank[15]: Access = 83618, Miss = 17873, Miss_rate = 0.214, Pending_hits = 39113, Reservation_fails = 13
L2_cache_bank[16]: Access = 82234, Miss = 17873, Miss_rate = 0.217, Pending_hits = 38473, Reservation_fails = 13
L2_cache_bank[17]: Access = 83598, Miss = 17873, Miss_rate = 0.214, Pending_hits = 39101, Reservation_fails = 18
L2_cache_bank[18]: Access = 82230, Miss = 17873, Miss_rate = 0.217, Pending_hits = 38337, Reservation_fails = 10
L2_cache_bank[19]: Access = 83600, Miss = 17873, Miss_rate = 0.214, Pending_hits = 39109, Reservation_fails = 20
L2_cache_bank[20]: Access = 82242, Miss = 17873, Miss_rate = 0.217, Pending_hits = 38565, Reservation_fails = 11
L2_cache_bank[21]: Access = 83590, Miss = 17872, Miss_rate = 0.214, Pending_hits = 39058, Reservation_fails = 12
L2_total_cache_accesses = 1824516
L2_total_cache_misses = 393230
L2_total_cache_miss_rate = 0.2155
L2_total_cache_pending_hits = 852998
L2_total_cache_reservation_fails = 348
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 506311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 617369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 71940
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 235260
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 339
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 9
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 342
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1385824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438272
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5077860
icnt_total_pkts_simt_to_mem=2696964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.8731
	minimum = 6
	maximum = 446
Network latency average = 11.6561
	minimum = 6
	maximum = 434
Slowest packet = 2749072
Flit latency average = 11.5987
	minimum = 6
	maximum = 434
Slowest flit = 5855974
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327196
	minimum = 0.0281043 (at node 0)
	maximum = 0.0374982 (at node 29)
Accepted packet rate average = 0.0327196
	minimum = 0.0281043 (at node 0)
	maximum = 0.0374982 (at node 29)
Injected flit rate average = 0.0697085
	minimum = 0.0424399 (at node 7)
	maximum = 0.104259 (at node 41)
Accepted flit rate average= 0.0697085
	minimum = 0.0547235 (at node 46)
	maximum = 0.0821821 (at node 19)
Injected packet length average = 2.13048
Accepted packet length average = 2.13048
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6435 (4 samples)
	minimum = 6 (4 samples)
	maximum = 334 (4 samples)
Network latency average = 11.525 (4 samples)
	minimum = 6 (4 samples)
	maximum = 324 (4 samples)
Flit latency average = 11.3453 (4 samples)
	minimum = 6 (4 samples)
	maximum = 323.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0248486 (4 samples)
	minimum = 0.0212613 (4 samples)
	maximum = 0.02848 (4 samples)
Accepted packet rate average = 0.0248486 (4 samples)
	minimum = 0.0212613 (4 samples)
	maximum = 0.02848 (4 samples)
Injected flit rate average = 0.0529398 (4 samples)
	minimum = 0.0320746 (4 samples)
	maximum = 0.0791858 (4 samples)
Accepted flit rate average = 0.0529398 (4 samples)
	minimum = 0.0415607 (4 samples)
	maximum = 0.0623392 (4 samples)
Injected packet size average = 2.13049 (4 samples)
Accepted packet size average = 2.13049 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 44 min, 31 sec (13471 sec)
gpgpu_simulation_rate = 123366 (inst/sec)
gpgpu_simulation_rate = 724 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 64996 Tlb_hit: 53656 Tlb_miss: 11340 Tlb_hit_rate: 0.825528
Shader1: Tlb_access: 64780 Tlb_hit: 53311 Tlb_miss: 11469 Tlb_hit_rate: 0.822955
Shader2: Tlb_access: 64468 Tlb_hit: 52978 Tlb_miss: 11490 Tlb_hit_rate: 0.821772
Shader3: Tlb_access: 65216 Tlb_hit: 53372 Tlb_miss: 11844 Tlb_hit_rate: 0.818388
Shader4: Tlb_access: 63808 Tlb_hit: 52532 Tlb_miss: 11276 Tlb_hit_rate: 0.823282
Shader5: Tlb_access: 65980 Tlb_hit: 54560 Tlb_miss: 11420 Tlb_hit_rate: 0.826917
Shader6: Tlb_access: 65660 Tlb_hit: 53876 Tlb_miss: 11784 Tlb_hit_rate: 0.820530
Shader7: Tlb_access: 64292 Tlb_hit: 52586 Tlb_miss: 11706 Tlb_hit_rate: 0.817924
Shader8: Tlb_access: 65404 Tlb_hit: 53860 Tlb_miss: 11544 Tlb_hit_rate: 0.823497
Shader9: Tlb_access: 65888 Tlb_hit: 54300 Tlb_miss: 11588 Tlb_hit_rate: 0.824126
Shader10: Tlb_access: 64856 Tlb_hit: 52804 Tlb_miss: 12052 Tlb_hit_rate: 0.814173
Shader11: Tlb_access: 64416 Tlb_hit: 52586 Tlb_miss: 11830 Tlb_hit_rate: 0.816350
Shader12: Tlb_access: 65264 Tlb_hit: 53614 Tlb_miss: 11650 Tlb_hit_rate: 0.821494
Shader13: Tlb_access: 65212 Tlb_hit: 53259 Tlb_miss: 11953 Tlb_hit_rate: 0.816706
Shader14: Tlb_access: 65552 Tlb_hit: 53900 Tlb_miss: 11652 Tlb_hit_rate: 0.822248
Shader15: Tlb_access: 65604 Tlb_hit: 53173 Tlb_miss: 12431 Tlb_hit_rate: 0.810515
Shader16: Tlb_access: 63776 Tlb_hit: 52428 Tlb_miss: 11348 Tlb_hit_rate: 0.822065
Shader17: Tlb_access: 65832 Tlb_hit: 54285 Tlb_miss: 11547 Tlb_hit_rate: 0.824599
Shader18: Tlb_access: 65072 Tlb_hit: 53498 Tlb_miss: 11574 Tlb_hit_rate: 0.822136
Shader19: Tlb_access: 64768 Tlb_hit: 53003 Tlb_miss: 11765 Tlb_hit_rate: 0.818352
Shader20: Tlb_access: 65356 Tlb_hit: 53294 Tlb_miss: 12062 Tlb_hit_rate: 0.815442
Shader21: Tlb_access: 65112 Tlb_hit: 53184 Tlb_miss: 11928 Tlb_hit_rate: 0.816808
Shader22: Tlb_access: 64396 Tlb_hit: 52794 Tlb_miss: 11602 Tlb_hit_rate: 0.819834
Shader23: Tlb_access: 66136 Tlb_hit: 53952 Tlb_miss: 12184 Tlb_hit_rate: 0.815774
Shader24: Tlb_access: 65972 Tlb_hit: 54120 Tlb_miss: 11852 Tlb_hit_rate: 0.820348
Shader25: Tlb_access: 64920 Tlb_hit: 53296 Tlb_miss: 11624 Tlb_hit_rate: 0.820949
Shader26: Tlb_access: 65756 Tlb_hit: 53590 Tlb_miss: 12166 Tlb_hit_rate: 0.814983
Shader27: Tlb_access: 65604 Tlb_hit: 53746 Tlb_miss: 11858 Tlb_hit_rate: 0.819249
Tlb_tot_access: 1824096 Tlb_tot_hit: 1495557, Tlb_tot_miss: 328539, Tlb_tot_hit_rate: 0.819889
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader1: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader2: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader3: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader4: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader5: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader6: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader7: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader8: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader9: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader10: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader11: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader12: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader13: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader14: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader15: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader16: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader17: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader18: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader19: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader20: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader21: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader22: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader23: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader24: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader25: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader26: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Shader27: Tlb_validate: 3072 Tlb_invalidate: 2048 Tlb_evict: 0 Tlb_page_evict: 2048
Tlb_tot_valiate: 86016 Tlb_invalidate: 57344, Tlb_tot_evict: 0, Tlb_tot_evict page: 57344
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:11340 Page_hit: 392 Page_miss: 10948 Page_hit_rate: 0.034568
Shader1: Page_table_access:11469 Page_hit: 425 Page_miss: 11044 Page_hit_rate: 0.037056
Shader2: Page_table_access:11490 Page_hit: 382 Page_miss: 11108 Page_hit_rate: 0.033246
Shader3: Page_table_access:11844 Page_hit: 388 Page_miss: 11456 Page_hit_rate: 0.032759
Shader4: Page_table_access:11276 Page_hit: 384 Page_miss: 10892 Page_hit_rate: 0.034055
Shader5: Page_table_access:11420 Page_hit: 240 Page_miss: 11180 Page_hit_rate: 0.021016
Shader6: Page_table_access:11784 Page_hit: 308 Page_miss: 11476 Page_hit_rate: 0.026137
Shader7: Page_table_access:11706 Page_hit: 466 Page_miss: 11240 Page_hit_rate: 0.039809
Shader8: Page_table_access:11544 Page_hit: 432 Page_miss: 11112 Page_hit_rate: 0.037422
Shader9: Page_table_access:11588 Page_hit: 300 Page_miss: 11288 Page_hit_rate: 0.025889
Shader10: Page_table_access:12052 Page_hit: 540 Page_miss: 11512 Page_hit_rate: 0.044806
Shader11: Page_table_access:11830 Page_hit: 278 Page_miss: 11552 Page_hit_rate: 0.023500
Shader12: Page_table_access:11650 Page_hit: 242 Page_miss: 11408 Page_hit_rate: 0.020773
Shader13: Page_table_access:11953 Page_hit: 413 Page_miss: 11540 Page_hit_rate: 0.034552
Shader14: Page_table_access:11652 Page_hit: 316 Page_miss: 11336 Page_hit_rate: 0.027120
Shader15: Page_table_access:12431 Page_hit: 519 Page_miss: 11912 Page_hit_rate: 0.041750
Shader16: Page_table_access:11348 Page_hit: 372 Page_miss: 10976 Page_hit_rate: 0.032781
Shader17: Page_table_access:11547 Page_hit: 371 Page_miss: 11176 Page_hit_rate: 0.032130
Shader18: Page_table_access:11574 Page_hit: 494 Page_miss: 11080 Page_hit_rate: 0.042682
Shader19: Page_table_access:11765 Page_hit: 421 Page_miss: 11344 Page_hit_rate: 0.035784
Shader20: Page_table_access:12062 Page_hit: 470 Page_miss: 11592 Page_hit_rate: 0.038965
Shader21: Page_table_access:11928 Page_hit: 412 Page_miss: 11516 Page_hit_rate: 0.034541
Shader22: Page_table_access:11602 Page_hit: 270 Page_miss: 11332 Page_hit_rate: 0.023272
Shader23: Page_table_access:12184 Page_hit: 348 Page_miss: 11836 Page_hit_rate: 0.028562
Shader24: Page_table_access:11852 Page_hit: 352 Page_miss: 11500 Page_hit_rate: 0.029700
Shader25: Page_table_access:11624 Page_hit: 476 Page_miss: 11148 Page_hit_rate: 0.040950
Shader26: Page_table_access:12166 Page_hit: 410 Page_miss: 11756 Page_hit_rate: 0.033700
Shader27: Page_table_access:11858 Page_hit: 238 Page_miss: 11620 Page_hit_rate: 0.020071
Page_table_tot_access: 328539 Page_tot_hit: 10659, Page_tot_miss 317880, Page_tot_hit_rate: 0.032444 Page_tot_fault: 3072 Page_tot_pending: 314808
Total_memory_access_page_fault: 3072, Average_latency: 4237793.500000
========================================Page thrashing statistics==============================
Page_validate: 3072 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.131663
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  8252666 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(5422.360352)
F:   223848----T:   226453 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   226453----T:   229058 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   229058----T:   231663 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   231663----T:   234268 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   234268----T:   236873 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236873----T:   239478 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   239478----T:   242083 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   242083----T:   244688 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   244688----T:   247293 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247293----T:   249898 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249898----T:   252503 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   252503----T:   255108 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   255108----T:   257713 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   257713----T:   260318 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260318----T:   262923 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   262923----T:   265528 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   265528----T:   268133 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   268133----T:   270738 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270738----T:   273343 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   273343----T:   275948 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275948----T:   278553 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   278553----T:   281158 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281158----T:   283763 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   283763----T:   286368 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   286368----T:   288973 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288973----T:   291578 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   291578----T:   294183 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   294183----T:   296788 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   296788----T:   299393 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   299393----T:   301998 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   301998----T:   304603 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   304603----T:   307208 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   307208----T:   309813 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309813----T:   312418 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   312418----T:   315023 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   315023----T:   317628 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   317628----T:   320233 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   320233----T:   322838 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   322838----T:   325443 	 St: c080a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   325443----T:   328048 	 St: c080b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   328048----T:   330653 	 St: c0816000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   330653----T:   333258 	 St: c0817000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   333258----T:   335863 	 St: c080e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   335863----T:   338468 	 St: c080f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   338468----T:   341073 	 St: c0812000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   341073----T:   343678 	 St: c0813000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   343678----T:   346283 	 St: c0802000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   346283----T:   348888 	 St: c0803000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   348888----T:   351493 	 St: c0806000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   351493----T:   354098 	 St: c0807000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   354098----T:   356703 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   356703----T:   359308 	 St: c0801000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   359308----T:   361913 	 St: c0804000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   361913----T:   364518 	 St: c0805000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   364518----T:   367123 	 St: c080c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   367123----T:   369728 	 St: c080d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   369728----T:   372333 	 St: c0808000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   372333----T:   374938 	 St: c0809000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   374938----T:   377543 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   377543----T:   380148 	 St: c0811000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   380148----T:   382753 	 St: c081a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   382753----T:   385358 	 St: c081b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385358----T:   387963 	 St: c081e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   387963----T:   390568 	 St: c081f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   390568----T:   393173 	 St: c0822000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   393173----T:   395778 	 St: c0823000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395778----T:   398383 	 St: c0818000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   398383----T:   400988 	 St: c0819000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   400988----T:   403593 	 St: c0814000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   403593----T:   406198 	 St: c0815000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   406198----T:   408803 	 St: c081c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   408803----T:   411408 	 St: c081d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   411408----T:   414013 	 St: c0820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   414013----T:   416618 	 St: c0821000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   416618----T:   419223 	 St: c0824000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   419223----T:   421828 	 St: c0825000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   421828----T:   424433 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   424433----T:   427038 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   427038----T:   429643 	 St: c0402000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   429643----T:   432248 	 St: c0403000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   432248----T:   434853 	 St: c0404000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   434853----T:   437458 	 St: c0405000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   437458----T:   440063 	 St: c040a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   440063----T:   442668 	 St: c040b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442668----T:   445273 	 St: c0406000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   445273----T:   447878 	 St: c0407000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   447878----T:   450483 	 St: c0408000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   450483----T:   453088 	 St: c0409000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   453088----T:   455693 	 St: c040e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   455693----T:   458298 	 St: c040f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   458298----T:   460903 	 St: c0412000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   460903----T:   463508 	 St: c0413000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   463508----T:   466113 	 St: c040c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   466113----T:   468718 	 St: c040d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   468718----T:   471323 	 St: c0410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   471323----T:   473928 	 St: c0411000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   473928----T:   476533 	 St: c0414000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   476533----T:   479138 	 St: c0415000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   479138----T:   481743 	 St: c0416000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   481743----T:   484348 	 St: c0417000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   484348----T:   486953 	 St: c0418000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   486953----T:   489558 	 St: c0419000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   489558----T:   492163 	 St: c041c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   492163----T:   494768 	 St: c041d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   494768----T:   497373 	 St: c041e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   497373----T:   499978 	 St: c041f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   499978----T:   502583 	 St: c0420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   502583----T:   505188 	 St: c0421000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   505188----T:   507793 	 St: c0422000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   507793----T:   510398 	 St: c0423000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   510398----T:   513003 	 St: c041a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   513003----T:   515608 	 St: c041b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   516605----T:   519210 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   519210----T:   521815 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   521815----T:   524420 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   524420----T:   527025 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   527025----T:   529630 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   529630----T:   532235 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   532235----T:   534840 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   534840----T:   537445 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   537445----T:   540050 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   540050----T:   542655 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   542655----T:   545260 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   545260----T:   547865 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   547865----T:   550470 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   550470----T:   553075 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   553075----T:   555680 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   555680----T:   558285 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   558285----T:   560890 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   560890----T:   563495 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   563495----T:   566100 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   566100----T:   568705 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   568705----T:   571310 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   571310----T:   573915 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   573915----T:   576520 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   576520----T:   579125 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   579125----T:   581730 	 St: c0826000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   581730----T:   584335 	 St: c0827000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   584335----T:   586940 	 St: c082a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   586940----T:   589545 	 St: c082b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   589545----T:   592150 	 St: c082e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   592150----T:   594755 	 St: c082f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   594755----T:   597360 	 St: c0828000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   597360----T:   599965 	 St: c0829000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   599965----T:   602570 	 St: c082c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   602570----T:   605175 	 St: c082d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   605175----T:   607780 	 St: c0830000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   607780----T:   610385 	 St: c0831000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   610385----T:   612990 	 St: c0832000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   612990----T:   615595 	 St: c0833000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   615595----T:   618200 	 St: c0836000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   618200----T:   620805 	 St: c0837000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   620805----T:   623410 	 St: c083a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   623410----T:   626015 	 St: c083b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   626015----T:   628620 	 St: c0834000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   628620----T:   631225 	 St: c0835000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   631225----T:   633830 	 St: c0838000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   633830----T:   636435 	 St: c0839000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   636435----T:   639040 	 St: c083c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   639040----T:   641645 	 St: c083d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   641645----T:   644250 	 St: c0424000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   644250----T:   646855 	 St: c0425000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   646855----T:   649460 	 St: c0426000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   649460----T:   652065 	 St: c0427000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   652065----T:   654670 	 St: c0428000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   654670----T:   657275 	 St: c0429000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   657275----T:   659880 	 St: c042a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   659880----T:   662485 	 St: c042b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   662485----T:   665090 	 St: c042e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   665090----T:   667695 	 St: c042f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   667695----T:   670300 	 St: c042c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   670300----T:   672905 	 St: c042d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   672905----T:   675510 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   675510----T:   678115 	 St: c0431000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   678115----T:   680720 	 St: c0434000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   680720----T:   683325 	 St: c0435000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   683325----T:   685930 	 St: c0436000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   685930----T:   688535 	 St: c0437000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   688535----T:   691140 	 St: c0438000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   691140----T:   693745 	 St: c0439000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   693745----T:   696350 	 St: c043a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   696350----T:   698955 	 St: c043b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   698955----T:   701560 	 St: c0432000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   701560----T:   704165 	 St: c0433000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   704734----T:   707339 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   707339----T:   709944 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   709944----T:   712549 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   712549----T:   715154 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   715154----T:   717759 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   717759----T:   720364 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   720364----T:   722969 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   722969----T:   725574 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   725574----T:   728179 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   728179----T:   730784 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   730784----T:   733389 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   733389----T:   735994 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   735994----T:   738599 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   738599----T:   741204 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   741204----T:   743809 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   743809----T:   746414 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   746414----T:   749019 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   749019----T:   751624 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   751624----T:   754229 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   754229----T:   756834 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   756834----T:   759439 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   759439----T:   762044 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   762044----T:   764649 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   764649----T:   767254 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   767254----T:   769859 	 St: c083e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   769859----T:   772464 	 St: c083f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   772464----T:   775069 	 St: c0842000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   775069----T:   777674 	 St: c0843000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   777674----T:   780279 	 St: c0846000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780279----T:   782884 	 St: c0847000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   782884----T:   785489 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   785489----T:   788094 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   788094----T:   790699 	 St: c0844000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   790699----T:   793304 	 St: c0845000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   793304----T:   795909 	 St: c0848000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   795909----T:   798514 	 St: c0849000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   798514----T:   801119 	 St: c084a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   801119----T:   803724 	 St: c084b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   803724----T:   806329 	 St: c084e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   806329----T:   808934 	 St: c084f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   808934----T:   811539 	 St: c0852000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   811539----T:   814144 	 St: c0853000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   814144----T:   816749 	 St: c084c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   816749----T:   819354 	 St: c084d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   819354----T:   821959 	 St: c0850000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   821959----T:   824564 	 St: c0851000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824564----T:   827169 	 St: c0854000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   827169----T:   829774 	 St: c0855000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   829774----T:   832379 	 St: c043e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   832379----T:   834984 	 St: c043f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   834984----T:   837589 	 St: c0442000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   837589----T:   840194 	 St: c0443000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   840194----T:   842799 	 St: c043c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   842799----T:   845404 	 St: c043d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   845404----T:   848009 	 St: c0446000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   848009----T:   850614 	 St: c0447000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   850614----T:   853219 	 St: c0440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   853219----T:   855824 	 St: c0441000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   855824----T:   858429 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   858429----T:   861034 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   861034----T:   863639 	 St: c0448000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863639----T:   866244 	 St: c0449000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   866244----T:   868849 	 St: c0450000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   868849----T:   871454 	 St: c0451000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   871454----T:   874059 	 St: c044a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   874059----T:   876664 	 St: c044c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   876664----T:   879269 	 St: c044d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   879269----T:   881874 	 St: c044b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   881874----T:   884479 	 St: c044e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   884479----T:   887084 	 St: c044f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887084----T:   889689 	 St: c0452000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   889689----T:   892294 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   892646----T:   895251 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   895251----T:   897856 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897856----T:   900461 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   900461----T:   903066 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   903066----T:   905671 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   905671----T:   908276 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   908276----T:   910881 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   910881----T:   913486 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   913486----T:   916091 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   916091----T:   918696 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   918696----T:   921301 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   921301----T:   923906 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   923906----T:   926511 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   926511----T:   929116 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   929116----T:   931721 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   931721----T:   934326 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934326----T:   936931 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   936931----T:   939536 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   939536----T:   942141 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942141----T:   944746 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   944746----T:   947351 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   947351----T:   949956 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   949956----T:   952561 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   952561----T:   955166 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   955166----T:   957771 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   957771----T:   960376 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   960376----T:   962981 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   962981----T:   965586 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   965586----T:   968191 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   968191----T:   970796 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   970796----T:   973401 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   973401----T:   976006 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   976006----T:   978611 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   978611----T:   981216 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   981216----T:   983821 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   983821----T:   986426 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   986426----T:   989031 	 St: c0856000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   989031----T:   991636 	 St: c0857000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   991636----T:   994241 	 St: c085a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   994241----T:   996846 	 St: c085b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   996846----T:   999451 	 St: c085e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   999451----T:  1002056 	 St: c085f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1002056----T:  1004661 	 St: c0858000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1004661----T:  1007266 	 St: c0859000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1007266----T:  1009871 	 St: c085c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1009871----T:  1012476 	 St: c085d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1012476----T:  1015081 	 St: c0860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1015081----T:  1017686 	 St: c0861000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1017686----T:  1020291 	 St: c0862000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1020291----T:  1022896 	 St: c0863000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1022896----T:  1025501 	 St: c0866000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1025501----T:  1028106 	 St: c0867000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1028106----T:  1030711 	 St: c086a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1030711----T:  1033316 	 St: c086b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1033316----T:  1035921 	 St: c0864000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1035921----T:  1038526 	 St: c0865000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1038526----T:  1041131 	 St: c0868000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1041131----T:  1043736 	 St: c0869000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1043736----T:  1046341 	 St: c086c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1046341----T:  1048946 	 St: c086d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1048946----T:  1051551 	 St: c086e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1051551----T:  1054156 	 St: c086f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1054156----T:  1056761 	 St: c0872000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1056761----T:  1059366 	 St: c0873000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1059366----T:  1061971 	 St: c0876000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1061971----T:  1064576 	 St: c0877000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1064576----T:  1067181 	 St: c0870000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1067181----T:  1069786 	 St: c0871000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1069786----T:  1072391 	 St: c0874000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1072391----T:  1074996 	 St: c0875000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1074996----T:  1077601 	 St: c0878000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1077601----T:  1080206 	 St: c0879000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1080206----T:  1082811 	 St: c0454000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1082811----T:  1085416 	 St: c0455000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1085416----T:  1088021 	 St: c0456000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1088021----T:  1090626 	 St: c0457000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1090626----T:  1093231 	 St: c0458000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1093231----T:  1095836 	 St: c0459000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1095836----T:  1098441 	 St: c045a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1098441----T:  1101046 	 St: c045b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1101046----T:  1103651 	 St: c045c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1103651----T:  1106256 	 St: c045d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1106256----T:  1108861 	 St: c045e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1108861----T:  1111466 	 St: c045f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1111466----T:  1114071 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1114071----T:  1116676 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1116676----T:  1119281 	 St: c0462000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1119281----T:  1121886 	 St: c0463000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1121886----T:  1124491 	 St: c0464000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1124491----T:  1127096 	 St: c0465000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1127096----T:  1129701 	 St: c0466000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1129701----T:  1132306 	 St: c0467000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1132306----T:  1134911 	 St: c0468000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1134911----T:  1137516 	 St: c0469000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1137516----T:  1140121 	 St: c046a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1140121----T:  1142726 	 St: c046b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1142726----T:  1145331 	 St: c046c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1145331----T:  1147936 	 St: c046d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1147936----T:  1150541 	 St: c0470000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1150541----T:  1153146 	 St: c0471000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1153146----T:  1155751 	 St: c0474000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1155751----T:  1158356 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1158356----T:  1160961 	 St: c046e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1160961----T:  1163566 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1163566----T:  1166171 	 St: c0472000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1166171----T:  1168776 	 St: c0473000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1168776----T:  1171381 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1171381----T:  1173986 	 St: c0477000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1174846----T:  1177451 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1177451----T:  1180056 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1180056----T:  1182661 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1182661----T:  1185266 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1185266----T:  1187871 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1187871----T:  1190476 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1190476----T:  1193081 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193081----T:  1195686 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1195686----T:  1198291 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1198291----T:  1200896 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1200896----T:  1203501 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1203501----T:  1206106 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1206106----T:  1208711 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1208711----T:  1211316 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1211316----T:  1213921 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1213921----T:  1216526 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1216526----T:  1219131 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1219131----T:  1221736 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1221736----T:  1224341 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1224341----T:  1226946 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1226946----T:  1229551 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1229551----T:  1232156 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1232156----T:  1234761 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1234761----T:  1237366 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1237366----T:  1239971 	 St: c087a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1239971----T:  1242576 	 St: c087b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1242576----T:  1245181 	 St: c087e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1245181----T:  1247786 	 St: c087f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1247786----T:  1250391 	 St: c0882000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1250391----T:  1252996 	 St: c0883000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1252996----T:  1255601 	 St: c087c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1255601----T:  1258206 	 St: c087d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1258206----T:  1260811 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1260811----T:  1263416 	 St: c0881000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1263416----T:  1266021 	 St: c0884000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1266021----T:  1268626 	 St: c0885000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1268626----T:  1271231 	 St: c0886000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1271231----T:  1273836 	 St: c0887000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1273836----T:  1276441 	 St: c088a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1276441----T:  1279046 	 St: c088b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1279046----T:  1281651 	 St: c088e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1281651----T:  1284256 	 St: c088f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1284256----T:  1286861 	 St: c0888000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1286861----T:  1289466 	 St: c0889000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1289466----T:  1292071 	 St: c088c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1292071----T:  1294676 	 St: c088d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1294676----T:  1297281 	 St: c0890000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1297281----T:  1299886 	 St: c0891000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1299886----T:  1302491 	 St: c0478000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1302491----T:  1305096 	 St: c0479000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1305096----T:  1307701 	 St: c047a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1307701----T:  1310306 	 St: c047b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1310306----T:  1312911 	 St: c047c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1312911----T:  1315516 	 St: c047d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1315516----T:  1318121 	 St: c047e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1318121----T:  1320726 	 St: c047f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1320726----T:  1323331 	 St: c0482000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1323331----T:  1325936 	 St: c0483000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1325936----T:  1328541 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1328541----T:  1331146 	 St: c0481000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1331146----T:  1333751 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1333751----T:  1336356 	 St: c0485000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1336356----T:  1338961 	 St: c0488000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1338961----T:  1341566 	 St: c0489000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1341566----T:  1344171 	 St: c048a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1344171----T:  1346776 	 St: c048b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1346776----T:  1349381 	 St: c048c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1349381----T:  1351986 	 St: c048d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1351986----T:  1354591 	 St: c048e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1354591----T:  1357196 	 St: c048f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1357196----T:  1359801 	 St: c0486000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1359801----T:  1362406 	 St: c0487000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1362981----T:  1365586 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1365586----T:  1368191 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1368191----T:  1370796 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1370796----T:  1373401 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1373401----T:  1376006 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1376006----T:  1378611 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1378611----T:  1381216 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1381216----T:  1383821 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1383821----T:  1386426 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1386426----T:  1389031 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1389031----T:  1391636 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1391636----T:  1394241 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1394241----T:  1396846 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1396846----T:  1399451 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1399451----T:  1402056 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1402056----T:  1404661 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1404661----T:  1407266 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1407266----T:  1409871 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1409871----T:  1412476 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1412476----T:  1415081 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1415081----T:  1417686 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1417686----T:  1420291 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1420291----T:  1422896 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1422896----T:  1425501 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1425501----T:  1428106 	 St: c0892000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1428106----T:  1430711 	 St: c0893000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1430711----T:  1433316 	 St: c0896000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1433316----T:  1435921 	 St: c0897000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1435921----T:  1438526 	 St: c089a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1438526----T:  1441131 	 St: c089b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1441131----T:  1443736 	 St: c0894000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1443736----T:  1446341 	 St: c0895000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1446341----T:  1448946 	 St: c089c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1448946----T:  1451551 	 St: c089d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1451551----T:  1454156 	 St: c0898000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1454156----T:  1456761 	 St: c0899000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1456761----T:  1459366 	 St: c089e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1459366----T:  1461971 	 St: c089f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1461971----T:  1464576 	 St: c08a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1464576----T:  1467181 	 St: c08a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1467181----T:  1469786 	 St: c08a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1469786----T:  1472391 	 St: c08a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1472391----T:  1474996 	 St: c08a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1474996----T:  1477601 	 St: c08a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1477601----T:  1480206 	 St: c08a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1480206----T:  1482811 	 St: c08a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1482811----T:  1485416 	 St: c08a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1485416----T:  1488021 	 St: c08a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1488021----T:  1490626 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1490626----T:  1493231 	 St: c0491000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1493231----T:  1495836 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1495836----T:  1498441 	 St: c0493000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1498441----T:  1501046 	 St: c0494000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1501046----T:  1503651 	 St: c0495000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1503651----T:  1506256 	 St: c0496000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1506256----T:  1508861 	 St: c0497000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1508861----T:  1511466 	 St: c049a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1511466----T:  1514071 	 St: c049b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1514071----T:  1516676 	 St: c0498000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1516676----T:  1519281 	 St: c0499000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1519281----T:  1521886 	 St: c049c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1521886----T:  1524491 	 St: c049d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1524491----T:  1527096 	 St: c04a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1527096----T:  1529701 	 St: c04a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1529701----T:  1532306 	 St: c04a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1532306----T:  1534911 	 St: c04a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1534911----T:  1537516 	 St: c049e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1537516----T:  1540121 	 St: c049f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1540121----T:  1542726 	 St: c04a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1542726----T:  1545331 	 St: c04a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1545331----T:  1547936 	 St: c04a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1547936----T:  1550541 	 St: c04a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1551097----T:  1553702 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1553702----T:  1556307 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1556307----T:  1558912 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1558912----T:  1561517 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1561517----T:  1564122 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1564122----T:  1566727 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1566727----T:  1569332 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1569332----T:  1571937 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1571937----T:  1574542 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1574542----T:  1577147 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1577147----T:  1579752 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1579752----T:  1582357 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1582357----T:  1584962 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1584962----T:  1587567 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1587567----T:  1590172 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1590172----T:  1592777 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1592777----T:  1595382 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1595382----T:  1597987 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1597987----T:  1600592 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1600592----T:  1603197 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1603197----T:  1605802 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1605802----T:  1608407 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1608407----T:  1611012 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1611012----T:  1613617 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1613617----T:  1616222 	 St: c08aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1616222----T:  1618827 	 St: c08ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1618827----T:  1621432 	 St: c08ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1621432----T:  1624037 	 St: c08af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1624037----T:  1626642 	 St: c08b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1626642----T:  1629247 	 St: c08b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1629247----T:  1631852 	 St: c08ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1631852----T:  1634457 	 St: c08ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1634457----T:  1637062 	 St: c08b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1637062----T:  1639667 	 St: c08b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1639667----T:  1642272 	 St: c08b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1642272----T:  1644877 	 St: c08b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1644877----T:  1647482 	 St: c08b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1647482----T:  1650087 	 St: c08b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1650087----T:  1652692 	 St: c08ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1652692----T:  1655297 	 St: c08bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1655297----T:  1657902 	 St: c08be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1657902----T:  1660507 	 St: c08bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1660507----T:  1663112 	 St: c08b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1663112----T:  1665717 	 St: c08b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1665717----T:  1668322 	 St: c08bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1668322----T:  1670927 	 St: c08bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1670927----T:  1673532 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1673532----T:  1676137 	 St: c08c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1676137----T:  1678742 	 St: c04a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1678742----T:  1681347 	 St: c04a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1681347----T:  1683952 	 St: c04aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1683952----T:  1686557 	 St: c04ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1686557----T:  1689162 	 St: c04ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1689162----T:  1691767 	 St: c04af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1691767----T:  1694372 	 St: c04ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1694372----T:  1696977 	 St: c04ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1696977----T:  1699582 	 St: c04b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1699582----T:  1702187 	 St: c04b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1702187----T:  1704792 	 St: c04b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1704792----T:  1707397 	 St: c04b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1707397----T:  1710002 	 St: c04b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1710002----T:  1712607 	 St: c04b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1712607----T:  1715212 	 St: c04b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1715212----T:  1717817 	 St: c04b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1717817----T:  1720422 	 St: c04b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1720422----T:  1723027 	 St: c04b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1723027----T:  1725632 	 St: c04ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1725632----T:  1728237 	 St: c04bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1728237----T:  1730842 	 St: c04be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1730842----T:  1733447 	 St: c04bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1733447----T:  1736052 	 St: c04bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1736052----T:  1738657 	 St: c04bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1739012----T:  1741617 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1741617----T:  1744222 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1744222----T:  1746827 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1746827----T:  1749432 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1749432----T:  1752037 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1752037----T:  1754642 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1754642----T:  1757247 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1757247----T:  1759852 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1759852----T:  1762457 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1762457----T:  1765062 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1765062----T:  1767667 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1767667----T:  1770272 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1770272----T:  1772877 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1772877----T:  1775482 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1775482----T:  1778087 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1778087----T:  1780692 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1780692----T:  1783297 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1783297----T:  1785902 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1785902----T:  1788507 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1788507----T:  1791112 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1791112----T:  1793717 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1793717----T:  1796322 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1796322----T:  1798927 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1798927----T:  1801532 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1801532----T:  1804137 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1804137----T:  1806742 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1806742----T:  1809347 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1809347----T:  1811952 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1811952----T:  1814557 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1814557----T:  1817162 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1817162----T:  1819767 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1819767----T:  1822372 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1822372----T:  1824977 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1824977----T:  1827582 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1827582----T:  1830187 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1830187----T:  1832792 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1832792----T:  1835397 	 St: c08c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1835397----T:  1838002 	 St: c08c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1838002----T:  1840607 	 St: c08c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1840607----T:  1843212 	 St: c08c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1843212----T:  1845817 	 St: c08ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1845817----T:  1848422 	 St: c08cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1848422----T:  1851027 	 St: c08c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1851027----T:  1853632 	 St: c08c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1853632----T:  1856237 	 St: c08c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1856237----T:  1858842 	 St: c08c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1858842----T:  1861447 	 St: c08cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1861447----T:  1864052 	 St: c08cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1864052----T:  1866657 	 St: c08ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1866657----T:  1869262 	 St: c08cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1869262----T:  1871867 	 St: c08d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1871867----T:  1874472 	 St: c08d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1874472----T:  1877077 	 St: c08d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1877077----T:  1879682 	 St: c08d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1879682----T:  1882287 	 St: c08da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1882287----T:  1884892 	 St: c08db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1884892----T:  1887497 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1887497----T:  1890102 	 St: c08d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1890102----T:  1892707 	 St: c08d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1892707----T:  1895312 	 St: c08d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1895312----T:  1897917 	 St: c08de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1897917----T:  1900522 	 St: c08df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1900522----T:  1903127 	 St: c08e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1903127----T:  1905732 	 St: c08e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1905732----T:  1908337 	 St: c08d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1908337----T:  1910942 	 St: c08d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1910942----T:  1913547 	 St: c08dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1913547----T:  1916152 	 St: c08dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1916152----T:  1918757 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1918757----T:  1921362 	 St: c08e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1921362----T:  1923967 	 St: c08e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1923967----T:  1926572 	 St: c08e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1926572----T:  1929177 	 St: c04c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1929177----T:  1931782 	 St: c04c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1931782----T:  1934387 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1934387----T:  1936992 	 St: c04c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1936992----T:  1939597 	 St: c04c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1939597----T:  1942202 	 St: c04c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1942202----T:  1944807 	 St: c04c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1944807----T:  1947412 	 St: c04c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1947412----T:  1950017 	 St: c04ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1950017----T:  1952622 	 St: c04c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1952622----T:  1955227 	 St: c04cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1955227----T:  1957832 	 St: c04c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1957832----T:  1960437 	 St: c04cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1960437----T:  1963042 	 St: c04cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1963042----T:  1965647 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1965647----T:  1968252 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1968252----T:  1970857 	 St: c04d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1970857----T:  1973462 	 St: c04d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1973462----T:  1976067 	 St: c04d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1976067----T:  1978672 	 St: c04d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1978672----T:  1981277 	 St: c04d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1981277----T:  1983882 	 St: c04d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1983882----T:  1986487 	 St: c04ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1986487----T:  1989092 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1989092----T:  1991697 	 St: c04d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1991697----T:  1994302 	 St: c04d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1994302----T:  1996907 	 St: c04dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1996907----T:  1999512 	 St: c04dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1999512----T:  2002117 	 St: c04de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2002117----T:  2004722 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2004722----T:  2007327 	 St: c04df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2007327----T:  2009932 	 St: c04e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2009932----T:  2012537 	 St: c04e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2012537----T:  2015142 	 St: c04da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2015142----T:  2017747 	 St: c04e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2017747----T:  2020352 	 St: c04db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2021215----T:  2023820 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2023820----T:  2026425 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2026425----T:  2029030 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2029030----T:  2031635 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2031635----T:  2034240 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2034240----T:  2036845 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2036845----T:  2039450 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2039450----T:  2042055 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2042055----T:  2044660 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2044660----T:  2047265 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2047265----T:  2049870 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2049870----T:  2052475 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2052475----T:  2055080 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2055080----T:  2057685 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2057685----T:  2060290 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2060290----T:  2062895 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2062895----T:  2065500 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2065500----T:  2068105 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2068105----T:  2070710 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2070710----T:  2073315 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2073315----T:  2075920 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2075920----T:  2078525 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2078525----T:  2081130 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2081130----T:  2083735 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2083735----T:  2086340 	 St: c08e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2086340----T:  2088945 	 St: c08e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2088945----T:  2091550 	 St: c08ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2091550----T:  2094155 	 St: c08eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2094155----T:  2096760 	 St: c08ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2096760----T:  2099365 	 St: c08ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2099365----T:  2101970 	 St: c08e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2101970----T:  2104575 	 St: c08e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2104575----T:  2107180 	 St: c08ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2107180----T:  2109785 	 St: c08ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2109785----T:  2112390 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2112390----T:  2114995 	 St: c08f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2114995----T:  2117600 	 St: c08f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2117600----T:  2120205 	 St: c08f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2120205----T:  2122810 	 St: c08f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2122810----T:  2125415 	 St: c08f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2125415----T:  2128020 	 St: c08fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2128020----T:  2130625 	 St: c08fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2130625----T:  2133230 	 St: c08f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2133230----T:  2135835 	 St: c08f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2135835----T:  2138440 	 St: c08f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2138440----T:  2141045 	 St: c08f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2141045----T:  2143650 	 St: c08fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2143650----T:  2146255 	 St: c08fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2146255----T:  2148860 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2148860----T:  2151465 	 St: c04e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2151465----T:  2154070 	 St: c04e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2154070----T:  2156675 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2156675----T:  2159280 	 St: c04e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2159280----T:  2161885 	 St: c04e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2161885----T:  2164490 	 St: c04ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2164490----T:  2167095 	 St: c04eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2167095----T:  2169700 	 St: c04ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2169700----T:  2172305 	 St: c04ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2172305----T:  2174910 	 St: c04ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2174910----T:  2177515 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2177515----T:  2180120 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2180120----T:  2182725 	 St: c04f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2182725----T:  2185330 	 St: c04f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2185330----T:  2187935 	 St: c04f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2187935----T:  2190540 	 St: c04f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2190540----T:  2193145 	 St: c04f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2193145----T:  2195750 	 St: c04f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2195750----T:  2198355 	 St: c04f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2198355----T:  2200960 	 St: c04fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2200960----T:  2203565 	 St: c04fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2203565----T:  2206170 	 St: c04f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2206170----T:  2208775 	 St: c04f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2209342----T:  2211947 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2211947----T:  2214552 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2214552----T:  2217157 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2217157----T:  2219762 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2219762----T:  2222367 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2222367----T:  2224972 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2224972----T:  2227577 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2227577----T:  2230182 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2230182----T:  2232787 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2232787----T:  2235392 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2235392----T:  2237997 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2237997----T:  2240602 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2240602----T:  2243207 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2243207----T:  2245812 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2245812----T:  2248417 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2248417----T:  2251022 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2251022----T:  2253627 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2253627----T:  2256232 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2256232----T:  2258837 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2258837----T:  2261442 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2261442----T:  2264047 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2264047----T:  2266652 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2266652----T:  2269257 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2269257----T:  2271862 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2271862----T:  2274467 	 St: c08fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2274467----T:  2277072 	 St: c08ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2277072----T:  2279677 	 St: c0902000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2279677----T:  2282282 	 St: c0903000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2282282----T:  2284887 	 St: c0906000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2284887----T:  2287492 	 St: c0907000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2287492----T:  2290097 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2290097----T:  2292702 	 St: c0901000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2292702----T:  2295307 	 St: c0904000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2295307----T:  2297912 	 St: c0905000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2297912----T:  2300517 	 St: c0908000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2300517----T:  2303122 	 St: c0909000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2303122----T:  2305727 	 St: c090a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2305727----T:  2308332 	 St: c090b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2308332----T:  2310937 	 St: c090e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2310937----T:  2313542 	 St: c090f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2313542----T:  2316147 	 St: c0912000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2316147----T:  2318752 	 St: c0913000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2318752----T:  2321357 	 St: c090c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2321357----T:  2323962 	 St: c090d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2323962----T:  2326567 	 St: c0910000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2326567----T:  2329172 	 St: c0911000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2329172----T:  2331777 	 St: c0914000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2331777----T:  2334382 	 St: c0915000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2334382----T:  2336987 	 St: c04fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2336987----T:  2339592 	 St: c04fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2339592----T:  2342197 	 St: c04fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2342197----T:  2344802 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2344802----T:  2347407 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2347407----T:  2350012 	 St: c0501000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2350012----T:  2352617 	 St: c0502000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2352617----T:  2355222 	 St: c0503000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2355222----T:  2357827 	 St: c0506000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2357827----T:  2360432 	 St: c0507000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2360432----T:  2363037 	 St: c0504000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2363037----T:  2365642 	 St: c0505000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2365642----T:  2368247 	 St: c0508000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2368247----T:  2370852 	 St: c0509000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2370852----T:  2373457 	 St: c050a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2373457----T:  2376062 	 St: c050b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2376062----T:  2378667 	 St: c050e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2378667----T:  2381272 	 St: c050f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2381272----T:  2383877 	 St: c050c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2383877----T:  2386482 	 St: c050d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2386482----T:  2389087 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2389087----T:  2391692 	 St: c0511000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2391692----T:  2394297 	 St: c0512000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2394297----T:  2396902 	 St: c0513000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2397291----T:  2399896 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2399896----T:  2402501 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2402501----T:  2405106 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2405106----T:  2407711 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2407711----T:  2410316 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2410316----T:  2412921 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2412921----T:  2415526 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2415526----T:  2418131 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2418131----T:  2420736 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2420736----T:  2423341 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2423341----T:  2425946 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2425946----T:  2428551 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2428551----T:  2431156 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2431156----T:  2433761 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2433761----T:  2436366 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2436366----T:  2438971 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2438971----T:  2441576 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2441576----T:  2444181 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2444181----T:  2446786 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2446786----T:  2449391 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2449391----T:  2451996 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2451996----T:  2454601 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2454601----T:  2457206 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2457206----T:  2459811 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2459811----T:  2462416 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2462416----T:  2465021 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2465021----T:  2467626 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2467626----T:  2470231 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2470231----T:  2472836 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2472836----T:  2475441 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2475441----T:  2478046 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2478046----T:  2480651 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2480651----T:  2483256 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2483256----T:  2485861 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2485861----T:  2488466 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2488466----T:  2491071 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2491071----T:  2493676 	 St: c0916000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2493676----T:  2496281 	 St: c0917000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2496281----T:  2498886 	 St: c091a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2498886----T:  2501491 	 St: c091b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2501491----T:  2504096 	 St: c091e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2504096----T:  2506701 	 St: c091f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2506701----T:  2509306 	 St: c0918000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2509306----T:  2511911 	 St: c0919000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2511911----T:  2514516 	 St: c091c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2514516----T:  2517121 	 St: c091d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2517121----T:  2519726 	 St: c0920000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2519726----T:  2522331 	 St: c0921000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2522331----T:  2524936 	 St: c0922000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2524936----T:  2527541 	 St: c0923000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2527541----T:  2530146 	 St: c0926000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2530146----T:  2532751 	 St: c0927000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2532751----T:  2535356 	 St: c092a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2535356----T:  2537961 	 St: c092b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2537961----T:  2540566 	 St: c0924000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2540566----T:  2543171 	 St: c0925000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2543171----T:  2545776 	 St: c0928000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2545776----T:  2548381 	 St: c0929000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2548381----T:  2550986 	 St: c092c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2550986----T:  2553591 	 St: c092d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2553591----T:  2556196 	 St: c092e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2556196----T:  2558801 	 St: c092f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2558801----T:  2561406 	 St: c0932000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2561406----T:  2564011 	 St: c0933000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2564011----T:  2566616 	 St: c0936000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2566616----T:  2569221 	 St: c0937000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2569221----T:  2571826 	 St: c0930000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2571826----T:  2574431 	 St: c0931000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2574431----T:  2577036 	 St: c0934000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2577036----T:  2579641 	 St: c0935000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2579641----T:  2582246 	 St: c0938000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2582246----T:  2584851 	 St: c0939000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2584851----T:  2587456 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2587456----T:  2590061 	 St: c0517000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2590061----T:  2592666 	 St: c051a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2592666----T:  2595271 	 St: c051b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2595271----T:  2597876 	 St: c0514000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2597876----T:  2600481 	 St: c0515000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2600481----T:  2603086 	 St: c0518000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2603086----T:  2605691 	 St: c0519000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2605691----T:  2608296 	 St: c051e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2608296----T:  2610901 	 St: c051f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2610901----T:  2613506 	 St: c051c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2613506----T:  2616111 	 St: c051d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2616111----T:  2618716 	 St: c0520000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2618716----T:  2621321 	 St: c0521000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2621321----T:  2623926 	 St: c0526000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2623926----T:  2626531 	 St: c0527000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2626531----T:  2629136 	 St: c0524000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2629136----T:  2631741 	 St: c0525000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2631741----T:  2634346 	 St: c0522000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2634346----T:  2636951 	 St: c0523000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2636951----T:  2639556 	 St: c0528000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2639556----T:  2642161 	 St: c0529000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2642161----T:  2644766 	 St: c052a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2644766----T:  2647371 	 St: c052b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2647371----T:  2649976 	 St: c052c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2649976----T:  2652581 	 St: c052d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2652581----T:  2655186 	 St: c0530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2655186----T:  2657791 	 St: c0531000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2657791----T:  2660396 	 St: c0532000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2660396----T:  2663001 	 St: c0533000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2663001----T:  2665606 	 St: c0534000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2665606----T:  2668211 	 St: c0535000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2668211----T:  2670816 	 St: c0536000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2670816----T:  2673421 	 St: c0537000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2673421----T:  2676026 	 St: c052e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2676026----T:  2678631 	 St: c052f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2679496----T:  2682101 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2682101----T:  2684706 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2684706----T:  2687311 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2687311----T:  2689916 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2689916----T:  2692521 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2692521----T:  2695126 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2695126----T:  2697731 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2697731----T:  2700336 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2700336----T:  2702941 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2702941----T:  2705546 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2705546----T:  2708151 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2708151----T:  2710756 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2710756----T:  2713361 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2713361----T:  2715966 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2715966----T:  2718571 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2718571----T:  2721176 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2721176----T:  2723781 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2723781----T:  2726386 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2726386----T:  2728991 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2728991----T:  2731596 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2731596----T:  2734201 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2734201----T:  2736806 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2736806----T:  2739411 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739411----T:  2742016 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2742016----T:  2744621 	 St: c093a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2744621----T:  2747226 	 St: c093b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2747226----T:  2749831 	 St: c093e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2749831----T:  2752436 	 St: c093f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752436----T:  2755041 	 St: c0942000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2755041----T:  2757646 	 St: c0943000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2757646----T:  2760251 	 St: c093c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2760251----T:  2762856 	 St: c093d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2762856----T:  2765461 	 St: c0940000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2765461----T:  2768066 	 St: c0941000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2768066----T:  2770671 	 St: c0944000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2770671----T:  2773276 	 St: c0945000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2773276----T:  2775881 	 St: c0946000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2775881----T:  2778486 	 St: c0947000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2778486----T:  2781091 	 St: c094a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2781091----T:  2783696 	 St: c094b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2783696----T:  2786301 	 St: c094e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2786301----T:  2788906 	 St: c094f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2788906----T:  2791511 	 St: c0948000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2791511----T:  2794116 	 St: c0949000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2794116----T:  2796721 	 St: c094c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2796721----T:  2799326 	 St: c094d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2799326----T:  2801931 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2801931----T:  2804536 	 St: c0951000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2804536----T:  2807141 	 St: c0538000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2807141----T:  2809746 	 St: c0539000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2809746----T:  2812351 	 St: c053a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2812351----T:  2814956 	 St: c053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2814956----T:  2817561 	 St: c053c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2817561----T:  2820166 	 St: c053d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2820166----T:  2822771 	 St: c053e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2822771----T:  2825376 	 St: c053f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2825376----T:  2827981 	 St: c0540000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2827981----T:  2830586 	 St: c0541000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2830586----T:  2833191 	 St: c0542000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2833191----T:  2835796 	 St: c0543000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2835796----T:  2838401 	 St: c0544000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2838401----T:  2841006 	 St: c0545000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2841006----T:  2843611 	 St: c0548000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2843611----T:  2846216 	 St: c0549000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2846216----T:  2848821 	 St: c054a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2848821----T:  2851426 	 St: c054b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2851426----T:  2854031 	 St: c054c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2854031----T:  2856636 	 St: c054d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2856636----T:  2859241 	 St: c0546000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2859241----T:  2861846 	 St: c0547000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2861846----T:  2864451 	 St: c054e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2864451----T:  2867056 	 St: c054f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2867987----T:  2870592 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2870592----T:  2873197 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2873197----T:  2875802 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2875802----T:  2878407 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2878407----T:  2881012 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2881012----T:  2883617 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2883617----T:  2886222 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2886222----T:  2888827 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2888827----T:  2891432 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2891432----T:  2894037 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2894037----T:  2896642 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2896642----T:  2899247 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2899247----T:  2901852 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2901852----T:  2904457 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2904457----T:  2907062 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2907062----T:  2909667 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2909667----T:  2912272 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2912272----T:  2914877 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2914877----T:  2917482 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2917482----T:  2920087 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2920087----T:  2922692 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2922692----T:  2925297 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2925297----T:  2927902 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2927902----T:  2930507 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2930507----T:  2933112 	 St: c0952000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2933112----T:  2935717 	 St: c0953000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2935717----T:  2938322 	 St: c0956000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2938322----T:  2940927 	 St: c0957000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2940927----T:  2943532 	 St: c095a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2943532----T:  2946137 	 St: c095b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2946137----T:  2948742 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2948742----T:  2951347 	 St: c0955000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2951347----T:  2953952 	 St: c0958000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2953952----T:  2956557 	 St: c0959000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2956557----T:  2959162 	 St: c095c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2959162----T:  2961767 	 St: c095d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2961767----T:  2964372 	 St: c095e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2964372----T:  2966977 	 St: c095f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2966977----T:  2969582 	 St: c0962000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2969582----T:  2972187 	 St: c0963000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2972187----T:  2974792 	 St: c0966000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2974792----T:  2977397 	 St: c0967000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2977397----T:  2980002 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2980002----T:  2982607 	 St: c0961000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2982607----T:  2985212 	 St: c0964000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2985212----T:  2987817 	 St: c0965000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2987817----T:  2990422 	 St: c0968000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2990422----T:  2993027 	 St: c0969000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2993027----T:  2995632 	 St: c0552000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2995632----T:  2998237 	 St: c0553000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2998237----T:  3000842 	 St: c0556000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3000842----T:  3003447 	 St: c0557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3003447----T:  3006052 	 St: c0554000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3006052----T:  3008657 	 St: c0555000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3008657----T:  3011262 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3011262----T:  3013867 	 St: c0551000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3013867----T:  3016472 	 St: c0558000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3016472----T:  3019077 	 St: c055a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3019077----T:  3021682 	 St: c0559000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3021682----T:  3024287 	 St: c055b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3024287----T:  3026892 	 St: c055c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3026892----T:  3029497 	 St: c055d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3029497----T:  3032102 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3032102----T:  3034707 	 St: c0561000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3034707----T:  3037312 	 St: c0562000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3037312----T:  3039917 	 St: c0563000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3039917----T:  3042522 	 St: c0564000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3042522----T:  3045127 	 St: c0565000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3045127----T:  3047732 	 St: c0566000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3047732----T:  3050337 	 St: c0567000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3050337----T:  3052942 	 St: c055e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3052942----T:  3055547 	 St: c055f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3056116----T:  3058721 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3058721----T:  3061326 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3061326----T:  3063931 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3063931----T:  3066536 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3066536----T:  3069141 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3069141----T:  3071746 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3071746----T:  3074351 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3074351----T:  3076956 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3076956----T:  3079561 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3079561----T:  3082166 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3082166----T:  3084771 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3084771----T:  3087376 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3087376----T:  3089981 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3089981----T:  3092586 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3092586----T:  3095191 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3095191----T:  3097796 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3097796----T:  3100401 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3100401----T:  3103006 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3103006----T:  3105611 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3105611----T:  3108216 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3108216----T:  3110821 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3110821----T:  3113426 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3113426----T:  3116031 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3116031----T:  3118636 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3118636----T:  3121241 	 St: c096a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3121241----T:  3123846 	 St: c096b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3123846----T:  3126451 	 St: c096e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3126451----T:  3129056 	 St: c096f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3129056----T:  3131661 	 St: c0972000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3131661----T:  3134266 	 St: c0973000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3134266----T:  3136871 	 St: c096c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3136871----T:  3139476 	 St: c096d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3139476----T:  3142081 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3142081----T:  3144686 	 St: c0971000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3144686----T:  3147291 	 St: c0974000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3147291----T:  3149896 	 St: c0975000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3149896----T:  3152501 	 St: c0976000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3152501----T:  3155106 	 St: c0977000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3155106----T:  3157711 	 St: c097a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3157711----T:  3160316 	 St: c097b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3160316----T:  3162921 	 St: c097e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3162921----T:  3165526 	 St: c097f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3165526----T:  3168131 	 St: c0978000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3168131----T:  3170736 	 St: c0979000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3170736----T:  3173341 	 St: c097c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3173341----T:  3175946 	 St: c097d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3175946----T:  3178551 	 St: c0980000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3178551----T:  3181156 	 St: c0981000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3181156----T:  3183761 	 St: c0568000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3183761----T:  3186366 	 St: c0569000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3186366----T:  3188971 	 St: c056a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3188971----T:  3191576 	 St: c056b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3191576----T:  3194181 	 St: c056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3194181----T:  3196786 	 St: c056d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3196786----T:  3199391 	 St: c056e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3199391----T:  3201996 	 St: c056f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3201996----T:  3204601 	 St: c0572000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3204601----T:  3207206 	 St: c0573000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3207206----T:  3209811 	 St: c0570000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3209811----T:  3212416 	 St: c0571000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3212416----T:  3215021 	 St: c0574000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3215021----T:  3217626 	 St: c0575000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3217626----T:  3220231 	 St: c0576000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3220231----T:  3222836 	 St: c0577000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3222836----T:  3225441 	 St: c0578000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3225441----T:  3228046 	 St: c057a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3228046----T:  3230651 	 St: c0579000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3230651----T:  3233256 	 St: c057b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3233256----T:  3235861 	 St: c057c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3235861----T:  3238466 	 St: c057d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3238466----T:  3241071 	 St: c057e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3241071----T:  3243676 	 St: c057f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3244031----T:  3246636 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3246636----T:  3249241 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3249241----T:  3251846 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3251846----T:  3254451 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3254451----T:  3257056 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3257056----T:  3259661 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3259661----T:  3262266 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3262266----T:  3264871 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3264871----T:  3267476 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3267476----T:  3270081 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3270081----T:  3272686 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3272686----T:  3275291 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3275291----T:  3277896 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3277896----T:  3280501 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3280501----T:  3283106 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3283106----T:  3285711 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3285711----T:  3288316 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3288316----T:  3290921 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3290921----T:  3293526 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3293526----T:  3296131 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3296131----T:  3298736 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3298736----T:  3301341 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3301341----T:  3303946 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3303946----T:  3306551 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3306551----T:  3309156 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3309156----T:  3311761 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3311761----T:  3314366 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3314366----T:  3316971 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3316971----T:  3319576 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3319576----T:  3322181 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3322181----T:  3324786 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3324786----T:  3327391 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3327391----T:  3329996 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3329996----T:  3332601 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3332601----T:  3335206 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3335206----T:  3337811 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3337811----T:  3340416 	 St: c0982000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3340416----T:  3343021 	 St: c0983000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3343021----T:  3345626 	 St: c0986000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3345626----T:  3348231 	 St: c0987000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3348231----T:  3350836 	 St: c098a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3350836----T:  3353441 	 St: c098b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3353441----T:  3356046 	 St: c0984000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3356046----T:  3358651 	 St: c0985000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3358651----T:  3361256 	 St: c0988000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3361256----T:  3363861 	 St: c0989000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3363861----T:  3366466 	 St: c098c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3366466----T:  3369071 	 St: c098d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3369071----T:  3371676 	 St: c098e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3371676----T:  3374281 	 St: c098f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3374281----T:  3376886 	 St: c0992000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3376886----T:  3379491 	 St: c0993000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3379491----T:  3382096 	 St: c0996000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3382096----T:  3384701 	 St: c0997000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3384701----T:  3387306 	 St: c099a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3387306----T:  3389911 	 St: c099b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3389911----T:  3392516 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3392516----T:  3395121 	 St: c0991000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3395121----T:  3397726 	 St: c099e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3397726----T:  3400331 	 St: c099f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3400331----T:  3402936 	 St: c09a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3402936----T:  3405541 	 St: c09a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3405541----T:  3408146 	 St: c0994000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3408146----T:  3410751 	 St: c0995000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3410751----T:  3413356 	 St: c0998000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3413356----T:  3415961 	 St: c0999000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3415961----T:  3418566 	 St: c099c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3418566----T:  3421171 	 St: c099d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3421171----T:  3423776 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3423776----T:  3426381 	 St: c09a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3426381----T:  3428986 	 St: c09a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3428986----T:  3431591 	 St: c09a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3431591----T:  3434196 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3434196----T:  3436801 	 St: c0581000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3436801----T:  3439406 	 St: c0582000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3439406----T:  3442011 	 St: c0583000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3442011----T:  3444616 	 St: c0584000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3444616----T:  3447221 	 St: c0585000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3447221----T:  3449826 	 St: c0586000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3449826----T:  3452431 	 St: c0587000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3452431----T:  3455036 	 St: c058a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3455036----T:  3457641 	 St: c058b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3457641----T:  3460246 	 St: c0588000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3460246----T:  3462851 	 St: c0589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3462851----T:  3465456 	 St: c058c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3465456----T:  3468061 	 St: c058d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3468061----T:  3470666 	 St: c058e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3470666----T:  3473271 	 St: c058f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3473271----T:  3475876 	 St: c0592000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3475876----T:  3478481 	 St: c0593000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3478481----T:  3481086 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3481086----T:  3483691 	 St: c0591000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3483691----T:  3486296 	 St: c0594000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3486296----T:  3488901 	 St: c0595000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3488901----T:  3491506 	 St: c0596000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3491506----T:  3494111 	 St: c0597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3494111----T:  3496716 	 St: c0598000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3496716----T:  3499321 	 St: c0599000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3499321----T:  3501926 	 St: c059c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3501926----T:  3504531 	 St: c059d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3504531----T:  3507136 	 St: c059e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3507136----T:  3509741 	 St: c059f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3509741----T:  3512346 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3512346----T:  3514951 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3514951----T:  3517556 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3517556----T:  3520161 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3520161----T:  3522766 	 St: c059a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3522766----T:  3525371 	 St: c059b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3526233----T:  3528838 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3528838----T:  3531443 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3531443----T:  3534048 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3534048----T:  3536653 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3536653----T:  3539258 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3539258----T:  3541863 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3541863----T:  3544468 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3544468----T:  3547073 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3547073----T:  3549678 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3549678----T:  3552283 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3552283----T:  3554888 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3554888----T:  3557493 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3557493----T:  3560098 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3560098----T:  3562703 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3562703----T:  3565308 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3565308----T:  3567913 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3567913----T:  3570518 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3570518----T:  3573123 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3573123----T:  3575728 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3575728----T:  3578333 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3578333----T:  3580938 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3580938----T:  3583543 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3583543----T:  3586148 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3586148----T:  3588753 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3588753----T:  3591358 	 St: c09a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3591358----T:  3593963 	 St: c09a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3593963----T:  3596568 	 St: c09aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3596568----T:  3599173 	 St: c09ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3599173----T:  3601778 	 St: c09ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3601778----T:  3604383 	 St: c09af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3604383----T:  3606988 	 St: c09a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3606988----T:  3609593 	 St: c09a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3609593----T:  3612198 	 St: c09ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3612198----T:  3614803 	 St: c09ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3614803----T:  3617408 	 St: c09b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3617408----T:  3620013 	 St: c09b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3620013----T:  3622618 	 St: c09b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3622618----T:  3625223 	 St: c09b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3625223----T:  3627828 	 St: c09b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3627828----T:  3630433 	 St: c09b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3630433----T:  3633038 	 St: c09ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3633038----T:  3635643 	 St: c09bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3635643----T:  3638248 	 St: c09b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3638248----T:  3640853 	 St: c09b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3640853----T:  3643458 	 St: c09b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3643458----T:  3646063 	 St: c09b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3646063----T:  3648668 	 St: c09bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3648668----T:  3651273 	 St: c09bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3651273----T:  3653878 	 St: c05a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3653878----T:  3656483 	 St: c05a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3656483----T:  3659088 	 St: c05a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3659088----T:  3661693 	 St: c05aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3661693----T:  3664298 	 St: c05a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3664298----T:  3666903 	 St: c05ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3666903----T:  3669508 	 St: c05a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3669508----T:  3672113 	 St: c05a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3672113----T:  3674718 	 St: c05ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3674718----T:  3677323 	 St: c05af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3677323----T:  3679928 	 St: c05ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3679928----T:  3682533 	 St: c05ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3682533----T:  3685138 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3685138----T:  3687743 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3687743----T:  3690348 	 St: c05b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3690348----T:  3692953 	 St: c05b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3692953----T:  3695558 	 St: c05b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3695558----T:  3698163 	 St: c05b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3698163----T:  3700768 	 St: c05b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3700768----T:  3703373 	 St: c05b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3703373----T:  3705978 	 St: c05ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3705978----T:  3708583 	 St: c05bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3708583----T:  3711188 	 St: c05b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3711188----T:  3713793 	 St: c05b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3714366----T:  3716971 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3716971----T:  3719576 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3719576----T:  3722181 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3722181----T:  3724786 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3724786----T:  3727391 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3727391----T:  3729996 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3729996----T:  3732601 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3732601----T:  3735206 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3735206----T:  3737811 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3737811----T:  3740416 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3740416----T:  3743021 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3743021----T:  3745626 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3745626----T:  3748231 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3748231----T:  3750836 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3750836----T:  3753441 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3753441----T:  3756046 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3756046----T:  3758651 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3758651----T:  3761256 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3761256----T:  3763861 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3763861----T:  3766466 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3766466----T:  3769071 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3769071----T:  3771676 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3771676----T:  3774281 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3774281----T:  3776886 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3776886----T:  3779491 	 St: c09be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3779491----T:  3782096 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3782096----T:  3784701 	 St: c09c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3784701----T:  3787306 	 St: c09c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3787306----T:  3789911 	 St: c09c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3789911----T:  3792516 	 St: c09c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3792516----T:  3795121 	 St: c09c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3795121----T:  3797726 	 St: c09c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3797726----T:  3800331 	 St: c09c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3800331----T:  3802936 	 St: c09c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3802936----T:  3805541 	 St: c09c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3805541----T:  3808146 	 St: c09c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3808146----T:  3810751 	 St: c09ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3810751----T:  3813356 	 St: c09cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3813356----T:  3815961 	 St: c09ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3815961----T:  3818566 	 St: c09cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3818566----T:  3821171 	 St: c09d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3821171----T:  3823776 	 St: c09d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3823776----T:  3826381 	 St: c09cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3826381----T:  3828986 	 St: c09cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3828986----T:  3831591 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3831591----T:  3834196 	 St: c09d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3834196----T:  3836801 	 St: c09d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3836801----T:  3839406 	 St: c09d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3839406----T:  3842011 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3842011----T:  3844616 	 St: c05c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3844616----T:  3847221 	 St: c05bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3847221----T:  3849826 	 St: c05bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3849826----T:  3852431 	 St: c05c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3852431----T:  3855036 	 St: c05c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3855036----T:  3857641 	 St: c05c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3857641----T:  3860246 	 St: c05c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3860246----T:  3862851 	 St: c05be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3862851----T:  3865456 	 St: c05bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3865456----T:  3868061 	 St: c05c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3868061----T:  3870666 	 St: c05c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3870666----T:  3873271 	 St: c05ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3873271----T:  3875876 	 St: c05cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3875876----T:  3878481 	 St: c05cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3878481----T:  3881086 	 St: c05cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3881086----T:  3883691 	 St: c05c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3883691----T:  3886296 	 St: c05c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3886296----T:  3888901 	 St: c05ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3888901----T:  3891506 	 St: c05cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3891506----T:  3894111 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3894111----T:  3896716 	 St: c05d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3896716----T:  3899321 	 St: c05d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3899321----T:  3901926 	 St: c05d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3902278----T:  3904883 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3904883----T:  3907488 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3907488----T:  3910093 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3910093----T:  3912698 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3912698----T:  3915303 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3915303----T:  3917908 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3917908----T:  3920513 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3920513----T:  3923118 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3923118----T:  3925723 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3925723----T:  3928328 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3928328----T:  3930933 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3930933----T:  3933538 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3933538----T:  3936143 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3936143----T:  3938748 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3938748----T:  3941353 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3941353----T:  3943958 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3943958----T:  3946563 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3946563----T:  3949168 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3949168----T:  3951773 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3951773----T:  3954378 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3954378----T:  3956983 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3956983----T:  3959588 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3959588----T:  3962193 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3962193----T:  3964798 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3964798----T:  3967403 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3967403----T:  3970008 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3970008----T:  3972613 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3972613----T:  3975218 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3975218----T:  3977823 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3977823----T:  3980428 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3980428----T:  3983033 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3983033----T:  3985638 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3985638----T:  3988243 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3988243----T:  3990848 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3990848----T:  3993453 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3993453----T:  3996058 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3996058----T:  3998663 	 St: c09d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3998663----T:  4001268 	 St: c09d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4001268----T:  4003873 	 St: c09da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4003873----T:  4006478 	 St: c09db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4006478----T:  4009083 	 St: c09de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4009083----T:  4011688 	 St: c09df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4011688----T:  4014293 	 St: c09d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4014293----T:  4016898 	 St: c09d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4016898----T:  4019503 	 St: c09dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4019503----T:  4022108 	 St: c09dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4022108----T:  4024713 	 St: c09e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4024713----T:  4027318 	 St: c09e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4027318----T:  4029923 	 St: c09e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4029923----T:  4032528 	 St: c09e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4032528----T:  4035133 	 St: c09e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4035133----T:  4037738 	 St: c09e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4037738----T:  4040343 	 St: c09ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4040343----T:  4042948 	 St: c09eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4042948----T:  4045553 	 St: c09e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4045553----T:  4048158 	 St: c09e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4048158----T:  4050763 	 St: c09e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4050763----T:  4053368 	 St: c09e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4053368----T:  4055973 	 St: c09ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4055973----T:  4058578 	 St: c09ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4058578----T:  4061183 	 St: c09ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4061183----T:  4063788 	 St: c09ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4063788----T:  4066393 	 St: c09f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4066393----T:  4068998 	 St: c09f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4068998----T:  4071603 	 St: c09f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4071603----T:  4074208 	 St: c09f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4074208----T:  4076813 	 St: c09f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4076813----T:  4079418 	 St: c09f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4079418----T:  4082023 	 St: c09f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4082023----T:  4084628 	 St: c09f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4084628----T:  4087233 	 St: c09f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4087233----T:  4089838 	 St: c09f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4089838----T:  4092443 	 St: c05d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4092443----T:  4095048 	 St: c05d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4095048----T:  4097653 	 St: c05d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4097653----T:  4100258 	 St: c05d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4100258----T:  4102863 	 St: c05de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4102863----T:  4105468 	 St: c05df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4105468----T:  4108073 	 St: c05d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4108073----T:  4110678 	 St: c05d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4110678----T:  4113283 	 St: c05da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4113283----T:  4115888 	 St: c05db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4115888----T:  4118493 	 St: c05dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4118493----T:  4121098 	 St: c05dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4121098----T:  4123703 	 St: c05e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4123703----T:  4126308 	 St: c05e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4126308----T:  4128913 	 St: c05e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4128913----T:  4131518 	 St: c05e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4131518----T:  4134123 	 St: c05e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4134123----T:  4136728 	 St: c05e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4136728----T:  4139333 	 St: c05e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4139333----T:  4141938 	 St: c05e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4141938----T:  4144543 	 St: c05ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4144543----T:  4147148 	 St: c05eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4147148----T:  4149753 	 St: c05e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4149753----T:  4152358 	 St: c05e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4152358----T:  4154963 	 St: c05ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4154963----T:  4157568 	 St: c05ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4157568----T:  4160173 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4160173----T:  4162778 	 St: c05f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4162778----T:  4165383 	 St: c05f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4165383----T:  4167988 	 St: c05f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4167988----T:  4170593 	 St: c05f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4170593----T:  4173198 	 St: c05f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4173198----T:  4175803 	 St: c05f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4175803----T:  4178408 	 St: c05f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4178408----T:  4181013 	 St: c05ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4181013----T:  4183618 	 St: c05ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4184687----T:  4187292 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4187292----T:  4189897 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4189897----T:  4192502 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4192502----T:  4195107 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4195107----T:  4197712 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4197712----T:  4200317 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4200317----T:  4202922 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4202922----T:  4205527 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4205527----T:  4208132 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4208132----T:  4210737 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4210737----T:  4213342 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4213342----T:  4215947 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4215947----T:  4218552 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4218552----T:  4221157 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4221157----T:  4223762 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4223762----T:  4226367 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4226367----T:  4228972 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4228972----T:  4231577 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4231577----T:  4234182 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4234182----T:  4236787 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4236787----T:  4239392 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4239392----T:  4241997 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4241997----T:  4244602 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4244602----T:  4247207 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4247207----T:  4249812 	 St: c09fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4249812----T:  4252417 	 St: c09fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4252417----T:  4255022 	 St: c09fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4255022----T:  4257627 	 St: c09ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4257627----T:  4260232 	 St: c0a02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4260232----T:  4262837 	 St: c0a03000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4262837----T:  4265442 	 St: c09fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4265442----T:  4268047 	 St: c09fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4268047----T:  4270652 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4270652----T:  4273257 	 St: c0a01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4273257----T:  4275862 	 St: c0a04000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4275862----T:  4278467 	 St: c0a05000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4278467----T:  4281072 	 St: c0a06000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4281072----T:  4283677 	 St: c0a07000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4283677----T:  4286282 	 St: c0a0a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4286282----T:  4288887 	 St: c0a0b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4288887----T:  4291492 	 St: c0a0e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4291492----T:  4294097 	 St: c0a0f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4294097----T:  4296702 	 St: c0a08000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4296702----T:  4299307 	 St: c0a09000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4299307----T:  4301912 	 St: c0a0c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4301912----T:  4304517 	 St: c0a0d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4304517----T:  4307122 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4307122----T:  4309727 	 St: c0a11000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4309727----T:  4312332 	 St: c05fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4312332----T:  4314937 	 St: c05fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4314937----T:  4317542 	 St: c05fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4317542----T:  4320147 	 St: c05ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4320147----T:  4322752 	 St: c05f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4322752----T:  4325357 	 St: c05fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4325357----T:  4327962 	 St: c05f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4327962----T:  4330567 	 St: c05fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4330567----T:  4333172 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4333172----T:  4335777 	 St: c0601000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4335777----T:  4338382 	 St: c0602000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4338382----T:  4340987 	 St: c0603000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4340987----T:  4343592 	 St: c0604000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4343592----T:  4346197 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4346197----T:  4348802 	 St: c0608000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4348802----T:  4351407 	 St: c0609000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4351407----T:  4354012 	 St: c060a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4354012----T:  4356617 	 St: c060b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4356617----T:  4359222 	 St: c060c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4359222----T:  4361827 	 St: c060d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4361827----T:  4364432 	 St: c060e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4364432----T:  4367037 	 St: c060f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4367037----T:  4369642 	 St: c0606000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4369642----T:  4372247 	 St: c0607000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4373117----T:  4375722 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4375722----T:  4378327 	 St: c0213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4378327----T:  4380932 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4380932----T:  4383537 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4383537----T:  4386142 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4386142----T:  4388747 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4388747----T:  4391352 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4391352----T:  4393957 	 St: c0215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4393957----T:  4396562 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4396562----T:  4399167 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4399167----T:  4401772 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4401772----T:  4404377 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4404377----T:  4406982 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4406982----T:  4409587 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4409587----T:  4412192 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4412192----T:  4414797 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4414797----T:  4417402 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4417402----T:  4420007 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4420007----T:  4422612 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4422612----T:  4425217 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4425217----T:  4427822 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4427822----T:  4430427 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4430427----T:  4433032 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4433032----T:  4435637 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4435637----T:  4438242 	 St: c0a12000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4438242----T:  4440847 	 St: c0a13000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4440847----T:  4443452 	 St: c0a16000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4443452----T:  4446057 	 St: c0a17000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4446057----T:  4448662 	 St: c0a1a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4448662----T:  4451267 	 St: c0a1b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4451267----T:  4453872 	 St: c0a14000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4453872----T:  4456477 	 St: c0a15000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4456477----T:  4459082 	 St: c0a18000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4459082----T:  4461687 	 St: c0a19000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4461687----T:  4464292 	 St: c0a1c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4464292----T:  4466897 	 St: c0a1d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4466897----T:  4469502 	 St: c0a1e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4469502----T:  4472107 	 St: c0a1f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4472107----T:  4474712 	 St: c0a22000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4474712----T:  4477317 	 St: c0a23000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4477317----T:  4479922 	 St: c0a26000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4479922----T:  4482527 	 St: c0a27000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4482527----T:  4485132 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4485132----T:  4487737 	 St: c0a21000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4487737----T:  4490342 	 St: c0a28000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4490342----T:  4492947 	 St: c0a29000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4492947----T:  4495552 	 St: c0a24000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4495552----T:  4498157 	 St: c0a25000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4498157----T:  4500762 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4500762----T:  4503367 	 St: c0611000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4503367----T:  4505972 	 St: c0612000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4505972----T:  4508577 	 St: c0613000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4508577----T:  4511182 	 St: c061a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4511182----T:  4513787 	 St: c061b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4513787----T:  4516392 	 St: c0614000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4516392----T:  4518997 	 St: c0615000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4518997----T:  4521602 	 St: c0616000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4521602----T:  4524207 	 St: c0617000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4524207----T:  4526812 	 St: c0618000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4526812----T:  4529417 	 St: c0619000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4529417----T:  4532022 	 St: c061c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4532022----T:  4534627 	 St: c061d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4534627----T:  4537232 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4537232----T:  4539837 	 St: c0621000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4539837----T:  4542442 	 St: c0622000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4542442----T:  4545047 	 St: c0623000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4545047----T:  4547652 	 St: c0624000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4547652----T:  4550257 	 St: c0625000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4550257----T:  4552862 	 St: c0626000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4552862----T:  4555467 	 St: c0627000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4555467----T:  4558072 	 St: c061e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4558072----T:  4560677 	 St: c061f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4561247----T:  4563852 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4563852----T:  4566457 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4566457----T:  4569062 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4569062----T:  4571667 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4571667----T:  4574272 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4574272----T:  4576877 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4576877----T:  4579482 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4579482----T:  4582087 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4582087----T:  4584692 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4584692----T:  4587297 	 St: c0231000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4587297----T:  4589902 	 St: c0234000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4589902----T:  4592507 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4592507----T:  4595112 	 St: c0236000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4595112----T:  4597717 	 St: c0237000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4597717----T:  4600322 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4600322----T:  4602927 	 St: c023b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4602927----T:  4605532 	 St: c023e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4605532----T:  4608137 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4608137----T:  4610742 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4610742----T:  4613347 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4613347----T:  4615952 	 St: c023c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4615952----T:  4618557 	 St: c023d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4618557----T:  4621162 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4621162----T:  4623767 	 St: c0241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4623767----T:  4626372 	 St: c0a2a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4626372----T:  4628977 	 St: c0a2b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4628977----T:  4631582 	 St: c0a2e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4631582----T:  4634187 	 St: c0a2f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4634187----T:  4636792 	 St: c0a32000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4636792----T:  4639397 	 St: c0a33000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4639397----T:  4642002 	 St: c0a2c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4642002----T:  4644607 	 St: c0a2d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4644607----T:  4647212 	 St: c0a30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4647212----T:  4649817 	 St: c0a31000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4649817----T:  4652422 	 St: c0a34000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4652422----T:  4655027 	 St: c0a35000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4655027----T:  4657632 	 St: c0a36000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4657632----T:  4660237 	 St: c0a37000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4660237----T:  4662842 	 St: c0a3a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4662842----T:  4665447 	 St: c0a3b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4665447----T:  4668052 	 St: c0a3e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4668052----T:  4670657 	 St: c0a3f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4670657----T:  4673262 	 St: c0a38000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4673262----T:  4675867 	 St: c0a39000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4675867----T:  4678472 	 St: c0a3c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4678472----T:  4681077 	 St: c0a3d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4681077----T:  4683682 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4683682----T:  4686287 	 St: c0a41000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4686287----T:  4688892 	 St: c062a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4688892----T:  4691497 	 St: c062b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4691497----T:  4694102 	 St: c0628000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4694102----T:  4696707 	 St: c0629000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4696707----T:  4699312 	 St: c062c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4699312----T:  4701917 	 St: c062d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4701917----T:  4704522 	 St: c062e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4704522----T:  4707127 	 St: c062f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4707127----T:  4709732 	 St: c0632000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4709732----T:  4712337 	 St: c0633000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4712337----T:  4714942 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4714942----T:  4717547 	 St: c0631000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4717547----T:  4720152 	 St: c0636000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4720152----T:  4722757 	 St: c0637000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4722757----T:  4725362 	 St: c063a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4725362----T:  4727967 	 St: c063b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4727967----T:  4730572 	 St: c0634000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4730572----T:  4733177 	 St: c0635000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4733177----T:  4735782 	 St: c0638000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4735782----T:  4738387 	 St: c0639000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4738387----T:  4740992 	 St: c063c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4740992----T:  4743597 	 St: c063d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4743597----T:  4746202 	 St: c063e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4746202----T:  4748807 	 St: c063f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4749159----T:  4751764 	 St: c0242000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4751764----T:  4754369 	 St: c0243000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4754369----T:  4756974 	 St: c0246000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4756974----T:  4759579 	 St: c0247000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4759579----T:  4762184 	 St: c024a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4762184----T:  4764789 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4764789----T:  4767394 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4767394----T:  4769999 	 St: c0245000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4769999----T:  4772604 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4772604----T:  4775209 	 St: c0249000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4775209----T:  4777814 	 St: c024c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4777814----T:  4780419 	 St: c024d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4780419----T:  4783024 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4783024----T:  4785629 	 St: c024f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4785629----T:  4788234 	 St: c0252000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4788234----T:  4790839 	 St: c0253000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4790839----T:  4793444 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4793444----T:  4796049 	 St: c0257000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4796049----T:  4798654 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4798654----T:  4801259 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4801259----T:  4803864 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4803864----T:  4806469 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4806469----T:  4809074 	 St: c0262000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4809074----T:  4811679 	 St: c0263000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4811679----T:  4814284 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4814284----T:  4816889 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4816889----T:  4819494 	 St: c0254000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4819494----T:  4822099 	 St: c0255000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4822099----T:  4824704 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4824704----T:  4827309 	 St: c0259000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4827309----T:  4829914 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4829914----T:  4832519 	 St: c025d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4832519----T:  4835124 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4835124----T:  4837729 	 St: c0261000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4837729----T:  4840334 	 St: c0264000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4840334----T:  4842939 	 St: c0265000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4842939----T:  4845544 	 St: c0a42000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4845544----T:  4848149 	 St: c0a43000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4848149----T:  4850754 	 St: c0a46000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4850754----T:  4853359 	 St: c0a47000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4853359----T:  4855964 	 St: c0a4a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4855964----T:  4858569 	 St: c0a4b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4858569----T:  4861174 	 St: c0a44000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4861174----T:  4863779 	 St: c0a45000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4863779----T:  4866384 	 St: c0a48000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4866384----T:  4868989 	 St: c0a49000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4868989----T:  4871594 	 St: c0a4c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4871594----T:  4874199 	 St: c0a4d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4874199----T:  4876804 	 St: c0a4e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4876804----T:  4879409 	 St: c0a4f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4879409----T:  4882014 	 St: c0a52000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4882014----T:  4884619 	 St: c0a53000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4884619----T:  4887224 	 St: c0a56000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4887224----T:  4889829 	 St: c0a57000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4889829----T:  4892434 	 St: c0a5a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4892434----T:  4895039 	 St: c0a5b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4895039----T:  4897644 	 St: c0a5e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4897644----T:  4900249 	 St: c0a5f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4900249----T:  4902854 	 St: c0a62000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4902854----T:  4905459 	 St: c0a63000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4905459----T:  4908064 	 St: c0a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4908064----T:  4910669 	 St: c0a51000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4910669----T:  4913274 	 St: c0a54000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4913274----T:  4915879 	 St: c0a55000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4915879----T:  4918484 	 St: c0a58000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4918484----T:  4921089 	 St: c0a59000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4921089----T:  4923694 	 St: c0a5c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4923694----T:  4926299 	 St: c0a5d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4926299----T:  4928904 	 St: c0a60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4928904----T:  4931509 	 St: c0a61000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4931509----T:  4934114 	 St: c0a64000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4934114----T:  4936719 	 St: c0a65000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4936719----T:  4939324 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4939324----T:  4941929 	 St: c0641000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4941929----T:  4944534 	 St: c0644000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4944534----T:  4947139 	 St: c0645000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4947139----T:  4949744 	 St: c0642000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4949744----T:  4952349 	 St: c0643000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4952349----T:  4954954 	 St: c0646000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4954954----T:  4957559 	 St: c0647000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4957559----T:  4960164 	 St: c0648000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4960164----T:  4962769 	 St: c0649000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4962769----T:  4965374 	 St: c064a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4965374----T:  4967979 	 St: c064b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4967979----T:  4970584 	 St: c064c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4970584----T:  4973189 	 St: c064d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4973189----T:  4975794 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4975794----T:  4978399 	 St: c0651000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4978399----T:  4981004 	 St: c0654000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4981004----T:  4983609 	 St: c0655000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4983609----T:  4986214 	 St: c0656000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4986214----T:  4988819 	 St: c0657000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4988819----T:  4991424 	 St: c064e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4991424----T:  4994029 	 St: c064f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4994029----T:  4996634 	 St: c0652000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4996634----T:  4999239 	 St: c0653000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4999239----T:  5001844 	 St: c0658000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5001844----T:  5004449 	 St: c0659000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5004449----T:  5007054 	 St: c065c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5007054----T:  5009659 	 St: c065d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5009659----T:  5012264 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5012264----T:  5014869 	 St: c0661000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5014869----T:  5017474 	 St: c065a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5017474----T:  5020079 	 St: c065b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5020079----T:  5022684 	 St: c065e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5022684----T:  5025289 	 St: c0662000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5025289----T:  5027894 	 St: c065f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5027894----T:  5030499 	 St: c0663000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5031365----T:  5033970 	 St: c0266000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5033970----T:  5036575 	 St: c0267000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5036575----T:  5039180 	 St: c026a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5039180----T:  5041785 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5041785----T:  5044390 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5044390----T:  5046995 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5046995----T:  5049600 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5049600----T:  5052205 	 St: c0269000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5052205----T:  5054810 	 St: c0272000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5054810----T:  5057415 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5057415----T:  5060020 	 St: c0276000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5060020----T:  5062625 	 St: c0277000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5062625----T:  5065230 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5065230----T:  5067835 	 St: c026d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5067835----T:  5070440 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5070440----T:  5073045 	 St: c027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5073045----T:  5075650 	 St: c027b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5075650----T:  5078255 	 St: c0271000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5078255----T:  5080860 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5080860----T:  5083465 	 St: c0275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5083465----T:  5086070 	 St: c0278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5086070----T:  5088675 	 St: c0279000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5088675----T:  5091280 	 St: c027c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5091280----T:  5093885 	 St: c027d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5093885----T:  5096490 	 St: c0a66000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5096490----T:  5099095 	 St: c0a67000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5099095----T:  5101700 	 St: c0a6a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5101700----T:  5104305 	 St: c0a6b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5104305----T:  5106910 	 St: c0a6e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5106910----T:  5109515 	 St: c0a6f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5109515----T:  5112120 	 St: c0a68000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5112120----T:  5114725 	 St: c0a69000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5114725----T:  5117330 	 St: c0a72000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5117330----T:  5119935 	 St: c0a73000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5119935----T:  5122540 	 St: c0a76000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5122540----T:  5125145 	 St: c0a77000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5125145----T:  5127750 	 St: c0a6c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5127750----T:  5130355 	 St: c0a6d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5130355----T:  5132960 	 St: c0a7a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5132960----T:  5135565 	 St: c0a7b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5135565----T:  5138170 	 St: c0a70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5138170----T:  5140775 	 St: c0a71000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5140775----T:  5143380 	 St: c0a74000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5143380----T:  5145985 	 St: c0a75000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5145985----T:  5148590 	 St: c0a78000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5148590----T:  5151195 	 St: c0a79000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5151195----T:  5153800 	 St: c0a7c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5153800----T:  5156405 	 St: c0a7d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5156405----T:  5159010 	 St: c0664000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5159010----T:  5161615 	 St: c0665000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5161615----T:  5164220 	 St: c0666000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5164220----T:  5166825 	 St: c0667000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5166825----T:  5169430 	 St: c0668000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5169430----T:  5172035 	 St: c0669000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5172035----T:  5174640 	 St: c066a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5174640----T:  5177245 	 St: c066b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5177245----T:  5179850 	 St: c066c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5179850----T:  5182455 	 St: c066d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5182455----T:  5185060 	 St: c066e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5185060----T:  5187665 	 St: c066f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5187665----T:  5190270 	 St: c0670000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5190270----T:  5192875 	 St: c0671000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5192875----T:  5195480 	 St: c0674000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5195480----T:  5198085 	 St: c0675000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5198085----T:  5200690 	 St: c0676000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5200690----T:  5203295 	 St: c0677000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5203295----T:  5205900 	 St: c0678000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5205900----T:  5208505 	 St: c0679000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5208505----T:  5211110 	 St: c067a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5211110----T:  5213715 	 St: c067b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5213715----T:  5216320 	 St: c0672000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5216320----T:  5218925 	 St: c0673000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5219498----T:  5222103 	 St: c027e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5222103----T:  5224708 	 St: c027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5224708----T:  5227313 	 St: c0282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5227313----T:  5229918 	 St: c0283000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5229918----T:  5232523 	 St: c0286000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5232523----T:  5235128 	 St: c0287000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5235128----T:  5237733 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5237733----T:  5240338 	 St: c0281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5240338----T:  5242943 	 St: c0284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5242943----T:  5245548 	 St: c0285000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5245548----T:  5248153 	 St: c0288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5248153----T:  5250758 	 St: c0289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5250758----T:  5253363 	 St: c028a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5253363----T:  5255968 	 St: c028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5255968----T:  5258573 	 St: c028e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5258573----T:  5261178 	 St: c028f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5261178----T:  5263783 	 St: c0292000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5263783----T:  5266388 	 St: c0293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5266388----T:  5268993 	 St: c028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5268993----T:  5271598 	 St: c028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5271598----T:  5274203 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5274203----T:  5276808 	 St: c0291000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5276808----T:  5279413 	 St: c0294000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5279413----T:  5282018 	 St: c0295000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5282018----T:  5284623 	 St: c0a7e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5284623----T:  5287228 	 St: c0a7f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5287228----T:  5289833 	 St: c0a82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5289833----T:  5292438 	 St: c0a83000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5292438----T:  5295043 	 St: c0a86000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5295043----T:  5297648 	 St: c0a87000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5297648----T:  5300253 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5300253----T:  5302858 	 St: c0a81000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5302858----T:  5305463 	 St: c0a84000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5305463----T:  5308068 	 St: c0a85000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5308068----T:  5310673 	 St: c0a88000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5310673----T:  5313278 	 St: c0a89000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5313278----T:  5315883 	 St: c0a8a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5315883----T:  5318488 	 St: c0a8b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5318488----T:  5321093 	 St: c0a8e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5321093----T:  5323698 	 St: c0a8f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5323698----T:  5326303 	 St: c0a92000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5326303----T:  5328908 	 St: c0a93000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5328908----T:  5331513 	 St: c0a8c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5331513----T:  5334118 	 St: c0a8d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5334118----T:  5336723 	 St: c0a90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5336723----T:  5339328 	 St: c0a91000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5339328----T:  5341933 	 St: c0a94000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5341933----T:  5344538 	 St: c0a95000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5344538----T:  5347143 	 St: c067c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5347143----T:  5349748 	 St: c067d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5349748----T:  5352353 	 St: c067e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5352353----T:  5354958 	 St: c067f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5354958----T:  5357563 	 St: c0686000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5357563----T:  5360168 	 St: c0687000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5360168----T:  5362773 	 St: c0680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5362773----T:  5365378 	 St: c0681000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5365378----T:  5367983 	 St: c0682000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5367983----T:  5370588 	 St: c0683000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5370588----T:  5373193 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5373193----T:  5375798 	 St: c0685000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5375798----T:  5378403 	 St: c0688000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5378403----T:  5381008 	 St: c0689000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5381008----T:  5383613 	 St: c068a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5383613----T:  5386218 	 St: c068b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5386218----T:  5388823 	 St: c068c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5388823----T:  5391428 	 St: c068d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5391428----T:  5394033 	 St: c068e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5394033----T:  5396638 	 St: c068f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5396638----T:  5399243 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5399243----T:  5401848 	 St: c0690000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5401848----T:  5404453 	 St: c0693000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5404453----T:  5407058 	 St: c0691000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5407447----T:  5410052 	 St: c0296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5410052----T:  5412657 	 St: c0297000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5412657----T:  5415262 	 St: c029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5415262----T:  5417867 	 St: c029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5417867----T:  5420472 	 St: c029e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5420472----T:  5423077 	 St: c029f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5423077----T:  5425682 	 St: c0298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5425682----T:  5428287 	 St: c0299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5428287----T:  5430892 	 St: c029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5430892----T:  5433497 	 St: c029d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5433497----T:  5436102 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5436102----T:  5438707 	 St: c02a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5438707----T:  5441312 	 St: c02a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5441312----T:  5443917 	 St: c02a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5443917----T:  5446522 	 St: c02a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5446522----T:  5449127 	 St: c02a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5449127----T:  5451732 	 St: c02aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5451732----T:  5454337 	 St: c02ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5454337----T:  5456942 	 St: c02a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5456942----T:  5459547 	 St: c02a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5459547----T:  5462152 	 St: c02a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5462152----T:  5464757 	 St: c02a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5464757----T:  5467362 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5467362----T:  5469967 	 St: c02ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5469967----T:  5472572 	 St: c0a96000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5472572----T:  5475177 	 St: c0a97000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5475177----T:  5477782 	 St: c0a9a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5477782----T:  5480387 	 St: c0a9b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5480387----T:  5482992 	 St: c0a9e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5482992----T:  5485597 	 St: c0a9f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5485597----T:  5488202 	 St: c0a98000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5488202----T:  5490807 	 St: c0a99000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5490807----T:  5493412 	 St: c0a9c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5493412----T:  5496017 	 St: c0a9d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5496017----T:  5498622 	 St: c0aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5498622----T:  5501227 	 St: c0aa1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5501227----T:  5503832 	 St: c0aa2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5503832----T:  5506437 	 St: c0aa3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5506437----T:  5509042 	 St: c0aa6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5509042----T:  5511647 	 St: c0aa7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5511647----T:  5514252 	 St: c0aaa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5514252----T:  5516857 	 St: c0aab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5516857----T:  5519462 	 St: c0aa4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5519462----T:  5522067 	 St: c0aa5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5522067----T:  5524672 	 St: c0aa8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5524672----T:  5527277 	 St: c0aa9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5527277----T:  5529882 	 St: c0aac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5529882----T:  5532487 	 St: c0aad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5532487----T:  5535092 	 St: c0694000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5535092----T:  5537697 	 St: c0695000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5537697----T:  5540302 	 St: c0696000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5540302----T:  5542907 	 St: c0697000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5542907----T:  5545512 	 St: c0698000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5545512----T:  5548117 	 St: c0699000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5548117----T:  5550722 	 St: c069a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5550722----T:  5553327 	 St: c069b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5553327----T:  5555932 	 St: c069c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5555932----T:  5558537 	 St: c069d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5558537----T:  5561142 	 St: c069e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5561142----T:  5563747 	 St: c069f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5563747----T:  5566352 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5566352----T:  5568957 	 St: c06a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5568957----T:  5571562 	 St: c06a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5571562----T:  5574167 	 St: c06a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5574167----T:  5576772 	 St: c06a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5576772----T:  5579377 	 St: c06a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5579377----T:  5581982 	 St: c06a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5581982----T:  5584587 	 St: c06a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5584587----T:  5587192 	 St: c06aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5587192----T:  5589797 	 St: c06ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5589797----T:  5592402 	 St: c06a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5592402----T:  5595007 	 St: c06a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5595362----T:  5597967 	 St: c02ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5597967----T:  5600572 	 St: c02af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5600572----T:  5603177 	 St: c02b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5603177----T:  5605782 	 St: c02b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5605782----T:  5608387 	 St: c02b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5608387----T:  5610992 	 St: c02b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5610992----T:  5613597 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5613597----T:  5616202 	 St: c02b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5616202----T:  5618807 	 St: c02b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5618807----T:  5621412 	 St: c02b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5621412----T:  5624017 	 St: c02b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5624017----T:  5626622 	 St: c02b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5626622----T:  5629227 	 St: c02ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5629227----T:  5631832 	 St: c02bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5631832----T:  5634437 	 St: c02be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5634437----T:  5637042 	 St: c02bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5637042----T:  5639647 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5639647----T:  5642252 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5642252----T:  5644857 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5644857----T:  5647462 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5647462----T:  5650067 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5650067----T:  5652672 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5652672----T:  5655277 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5655277----T:  5657882 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5657882----T:  5660487 	 St: c02bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5660487----T:  5663092 	 St: c02bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5663092----T:  5665697 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5665697----T:  5668302 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5668302----T:  5670907 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5670907----T:  5673512 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5673512----T:  5676117 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5676117----T:  5678722 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5678722----T:  5681327 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5681327----T:  5683932 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5683932----T:  5686537 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5686537----T:  5689142 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5689142----T:  5691747 	 St: c0aae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5691747----T:  5694352 	 St: c0aaf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5694352----T:  5696957 	 St: c0ab2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5696957----T:  5699562 	 St: c0ab3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5699562----T:  5702167 	 St: c0ab6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5702167----T:  5704772 	 St: c0ab7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5704772----T:  5707377 	 St: c0ab0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5707377----T:  5709982 	 St: c0ab1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5709982----T:  5712587 	 St: c0ab4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5712587----T:  5715192 	 St: c0ab5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5715192----T:  5717797 	 St: c0ab8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5717797----T:  5720402 	 St: c0ab9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5720402----T:  5723007 	 St: c0aba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5723007----T:  5725612 	 St: c0abb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5725612----T:  5728217 	 St: c0abe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5728217----T:  5730822 	 St: c0abf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5730822----T:  5733427 	 St: c0ac2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5733427----T:  5736032 	 St: c0ac3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5736032----T:  5738637 	 St: c0ac6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5738637----T:  5741242 	 St: c0ac7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5741242----T:  5743847 	 St: c0aca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5743847----T:  5746452 	 St: c0acb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5746452----T:  5749057 	 St: c0ace000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5749057----T:  5751662 	 St: c0acf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5751662----T:  5754267 	 St: c0abc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5754267----T:  5756872 	 St: c0abd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5756872----T:  5759477 	 St: c0ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5759477----T:  5762082 	 St: c0ac1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5762082----T:  5764687 	 St: c0ac4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5764687----T:  5767292 	 St: c0ac5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5767292----T:  5769897 	 St: c0ac8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5769897----T:  5772502 	 St: c0ac9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5772502----T:  5775107 	 St: c0acc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5775107----T:  5777712 	 St: c0acd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5777712----T:  5780317 	 St: c0ad0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5780317----T:  5782922 	 St: c0ad1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5782922----T:  5785527 	 St: c06ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5785527----T:  5788132 	 St: c06ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5788132----T:  5790737 	 St: c06ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5790737----T:  5793342 	 St: c06af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5793342----T:  5795947 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5795947----T:  5798552 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5798552----T:  5801157 	 St: c06b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5801157----T:  5803762 	 St: c06b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5803762----T:  5806367 	 St: c06b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5806367----T:  5808972 	 St: c06b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5808972----T:  5811577 	 St: c06b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5811577----T:  5814182 	 St: c06b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5814182----T:  5816787 	 St: c06b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5816787----T:  5819392 	 St: c06b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5819392----T:  5821997 	 St: c06bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5821997----T:  5824602 	 St: c06bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5824602----T:  5827207 	 St: c06be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5827207----T:  5829812 	 St: c06bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5829812----T:  5832417 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5832417----T:  5835022 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5835022----T:  5837627 	 St: c06c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5837627----T:  5840232 	 St: c06c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5840232----T:  5842837 	 St: c06ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5842837----T:  5845442 	 St: c06bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5845442----T:  5848047 	 St: c06c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5848047----T:  5850652 	 St: c06c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5850652----T:  5853257 	 St: c06c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5853257----T:  5855862 	 St: c06c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5855862----T:  5858467 	 St: c06ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5858467----T:  5861072 	 St: c06cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5861072----T:  5863677 	 St: c06cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5863677----T:  5866282 	 St: c06cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5866282----T:  5868887 	 St: c06ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5868887----T:  5871492 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5871492----T:  5874097 	 St: c06c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5874097----T:  5876702 	 St: c06c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5877567----T:  5880172 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5880172----T:  5882777 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5882777----T:  5885382 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5885382----T:  5887987 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5887987----T:  5890592 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5890592----T:  5893197 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5893197----T:  5895802 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5895802----T:  5898407 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5898407----T:  5901012 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5901012----T:  5903617 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5903617----T:  5906222 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5906222----T:  5908827 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5908827----T:  5911432 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5911432----T:  5914037 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5914037----T:  5916642 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5916642----T:  5919247 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5919247----T:  5921852 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5921852----T:  5924457 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5924457----T:  5927062 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5927062----T:  5929667 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5929667----T:  5932272 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5932272----T:  5934877 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5934877----T:  5937482 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5937482----T:  5940087 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5940087----T:  5942692 	 St: c0ad2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5942692----T:  5945297 	 St: c0ad3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5945297----T:  5947902 	 St: c0ad6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5947902----T:  5950507 	 St: c0ad7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5950507----T:  5953112 	 St: c0ada000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5953112----T:  5955717 	 St: c0adb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5955717----T:  5958322 	 St: c0ad4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5958322----T:  5960927 	 St: c0ad5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5960927----T:  5963532 	 St: c0ade000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5963532----T:  5966137 	 St: c0adf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5966137----T:  5968742 	 St: c0ae2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5968742----T:  5971347 	 St: c0ae3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5971347----T:  5973952 	 St: c0ad8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5973952----T:  5976557 	 St: c0ad9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5976557----T:  5979162 	 St: c0adc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5979162----T:  5981767 	 St: c0add000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5981767----T:  5984372 	 St: c0ae6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5984372----T:  5986977 	 St: c0ae7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5986977----T:  5989582 	 St: c0ae0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5989582----T:  5992187 	 St: c0ae1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5992187----T:  5994792 	 St: c0ae4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5994792----T:  5997397 	 St: c0ae5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5997397----T:  6000002 	 St: c0ae8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6000002----T:  6002607 	 St: c0ae9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6002607----T:  6005212 	 St: c06d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6005212----T:  6007817 	 St: c06d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6007817----T:  6010422 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6010422----T:  6013027 	 St: c06d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6013027----T:  6015632 	 St: c06d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6015632----T:  6018237 	 St: c06d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6018237----T:  6020842 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6020842----T:  6023447 	 St: c06d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6023447----T:  6026052 	 St: c06da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6026052----T:  6028657 	 St: c06db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6028657----T:  6031262 	 St: c06d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6031262----T:  6033867 	 St: c06d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6033867----T:  6036472 	 St: c06dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6036472----T:  6039077 	 St: c06dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6039077----T:  6041682 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6041682----T:  6044287 	 St: c06e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6044287----T:  6046892 	 St: c06e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6046892----T:  6049497 	 St: c06e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6049497----T:  6052102 	 St: c06e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6052102----T:  6054707 	 St: c06e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6054707----T:  6057312 	 St: c06e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6057312----T:  6059917 	 St: c06de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6059917----T:  6062522 	 St: c06e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6062522----T:  6065127 	 St: c06df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6065686----T:  6068291 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6068291----T:  6070896 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6070896----T:  6073501 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6073501----T:  6076106 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6076106----T:  6078711 	 St: c02f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6078711----T:  6081316 	 St: c02f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6081316----T:  6083921 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6083921----T:  6086526 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6086526----T:  6089131 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6089131----T:  6091736 	 St: c02f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6091736----T:  6094341 	 St: c02f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6094341----T:  6096946 	 St: c02f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6096946----T:  6099551 	 St: c02f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6099551----T:  6102156 	 St: c02f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6102156----T:  6104761 	 St: c02fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6104761----T:  6107366 	 St: c02fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6107366----T:  6109971 	 St: c02fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6109971----T:  6112576 	 St: c02ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6112576----T:  6115181 	 St: c02f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6115181----T:  6117786 	 St: c02f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6117786----T:  6120391 	 St: c02fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6120391----T:  6122996 	 St: c02fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6122996----T:  6125601 	 St: c0300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6125601----T:  6128206 	 St: c0301000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6128206----T:  6130811 	 St: c0aea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6130811----T:  6133416 	 St: c0aeb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6133416----T:  6136021 	 St: c0aee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6136021----T:  6138626 	 St: c0aef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6138626----T:  6141231 	 St: c0af2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6141231----T:  6143836 	 St: c0af3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6143836----T:  6146441 	 St: c0aec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6146441----T:  6149046 	 St: c0aed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6149046----T:  6151651 	 St: c0af0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6151651----T:  6154256 	 St: c0af1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6154256----T:  6156861 	 St: c0af4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6156861----T:  6159466 	 St: c0af5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6159466----T:  6162071 	 St: c0af6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6162071----T:  6164676 	 St: c0af7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6164676----T:  6167281 	 St: c0afa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6167281----T:  6169886 	 St: c0afb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6169886----T:  6172491 	 St: c0afe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6172491----T:  6175096 	 St: c0aff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6175096----T:  6177701 	 St: c0af8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6177701----T:  6180306 	 St: c0af9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6180306----T:  6182911 	 St: c0afc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6182911----T:  6185516 	 St: c0afd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6185516----T:  6188121 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6188121----T:  6190726 	 St: c0b01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6190726----T:  6193331 	 St: c06e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6193331----T:  6195936 	 St: c06e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6195936----T:  6198541 	 St: c06ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6198541----T:  6201146 	 St: c06eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6201146----T:  6203751 	 St: c06ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6203751----T:  6206356 	 St: c06ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6206356----T:  6208961 	 St: c06ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6208961----T:  6211566 	 St: c06ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6211566----T:  6214171 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6214171----T:  6216776 	 St: c06f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6216776----T:  6219381 	 St: c06f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6219381----T:  6221986 	 St: c06f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6221986----T:  6224591 	 St: c06f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6224591----T:  6227196 	 St: c06f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6227196----T:  6229801 	 St: c06f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6229801----T:  6232406 	 St: c06f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6232406----T:  6235011 	 St: c06fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6235011----T:  6237616 	 St: c06fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6237616----T:  6240221 	 St: c06f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6240221----T:  6242826 	 St: c06f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6242826----T:  6245431 	 St: c06fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6245431----T:  6248036 	 St: c06fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6248036----T:  6250641 	 St: c06fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6250641----T:  6253246 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6253601----T:  6256206 	 St: c0302000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6256206----T:  6258811 	 St: c0303000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6258811----T:  6261416 	 St: c0306000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6261416----T:  6264021 	 St: c0307000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6264021----T:  6266626 	 St: c030a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6266626----T:  6269231 	 St: c030b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6269231----T:  6271836 	 St: c0304000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6271836----T:  6274441 	 St: c0305000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6274441----T:  6277046 	 St: c0308000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6277046----T:  6279651 	 St: c0309000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6279651----T:  6282256 	 St: c030c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6282256----T:  6284861 	 St: c030d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6284861----T:  6287466 	 St: c030e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6287466----T:  6290071 	 St: c030f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6290071----T:  6292676 	 St: c0312000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6292676----T:  6295281 	 St: c0313000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6295281----T:  6297886 	 St: c0316000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6297886----T:  6300491 	 St: c0317000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6300491----T:  6303096 	 St: c031a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6303096----T:  6305701 	 St: c031b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6305701----T:  6308306 	 St: c031e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6308306----T:  6310911 	 St: c031f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6310911----T:  6313516 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6313516----T:  6316121 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6316121----T:  6318726 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6318726----T:  6321331 	 St: c0311000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6321331----T:  6323936 	 St: c0314000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6323936----T:  6326541 	 St: c0315000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6326541----T:  6329146 	 St: c0318000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6329146----T:  6331751 	 St: c0319000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6331751----T:  6334356 	 St: c031c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6334356----T:  6336961 	 St: c031d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6336961----T:  6339566 	 St: c0320000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6339566----T:  6342171 	 St: c0321000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6342171----T:  6344776 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6344776----T:  6347381 	 St: c0325000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6347381----T:  6349986 	 St: c0b02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6349986----T:  6352591 	 St: c0b03000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6352591----T:  6355196 	 St: c0b06000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6355196----T:  6357801 	 St: c0b07000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6357801----T:  6360406 	 St: c0b0a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6360406----T:  6363011 	 St: c0b0b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6363011----T:  6365616 	 St: c0b04000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6365616----T:  6368221 	 St: c0b05000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6368221----T:  6370826 	 St: c0b08000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6370826----T:  6373431 	 St: c0b09000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6373431----T:  6376036 	 St: c0b0c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6376036----T:  6378641 	 St: c0b0d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6378641----T:  6381246 	 St: c0b0e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6381246----T:  6383851 	 St: c0b0f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6383851----T:  6386456 	 St: c0b12000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6386456----T:  6389061 	 St: c0b13000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6389061----T:  6391666 	 St: c0b16000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6391666----T:  6394271 	 St: c0b17000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6394271----T:  6396876 	 St: c0b1a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6396876----T:  6399481 	 St: c0b1b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6399481----T:  6402086 	 St: c0b1e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6402086----T:  6404691 	 St: c0b1f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6404691----T:  6407296 	 St: c0b22000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6407296----T:  6409901 	 St: c0b23000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6409901----T:  6412506 	 St: c0b10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6412506----T:  6415111 	 St: c0b11000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6415111----T:  6417716 	 St: c0b14000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6417716----T:  6420321 	 St: c0b15000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6420321----T:  6422926 	 St: c0b18000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6422926----T:  6425531 	 St: c0b19000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6425531----T:  6428136 	 St: c0b1c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6428136----T:  6430741 	 St: c0b1d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6430741----T:  6433346 	 St: c0b20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6433346----T:  6435951 	 St: c0b21000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6435951----T:  6438556 	 St: c0b24000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6438556----T:  6441161 	 St: c0b25000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6441161----T:  6443766 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6443766----T:  6446371 	 St: c0701000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6446371----T:  6448976 	 St: c0702000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6448976----T:  6451581 	 St: c0703000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6451581----T:  6454186 	 St: c0704000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6454186----T:  6456791 	 St: c0705000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6456791----T:  6459396 	 St: c0706000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6459396----T:  6462001 	 St: c0707000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6462001----T:  6464606 	 St: c070a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6464606----T:  6467211 	 St: c070b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6467211----T:  6469816 	 St: c0708000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6469816----T:  6472421 	 St: c0709000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6472421----T:  6475026 	 St: c070c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6475026----T:  6477631 	 St: c070d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6477631----T:  6480236 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6480236----T:  6482841 	 St: c0711000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6482841----T:  6485446 	 St: c0712000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6485446----T:  6488051 	 St: c0713000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6488051----T:  6490656 	 St: c0714000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6490656----T:  6493261 	 St: c0715000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6493261----T:  6495866 	 St: c0716000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6495866----T:  6498471 	 St: c0717000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6498471----T:  6501076 	 St: c070e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6501076----T:  6503681 	 St: c070f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6503681----T:  6506286 	 St: c0718000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6506286----T:  6508891 	 St: c0719000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6508891----T:  6511496 	 St: c071c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6511496----T:  6514101 	 St: c071d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6514101----T:  6516706 	 St: c0720000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6516706----T:  6519311 	 St: c0721000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6519311----T:  6521916 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6521916----T:  6524521 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6524521----T:  6527126 	 St: c071a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6527126----T:  6529731 	 St: c071b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6529731----T:  6532336 	 St: c071e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6532336----T:  6534941 	 St: c071f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6535800----T:  6538405 	 St: c0326000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6538405----T:  6541010 	 St: c0327000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6541010----T:  6543615 	 St: c032a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6543615----T:  6546220 	 St: c032b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6546220----T:  6548825 	 St: c032e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6548825----T:  6551430 	 St: c032f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6551430----T:  6554035 	 St: c0328000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6554035----T:  6556640 	 St: c0329000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6556640----T:  6559245 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6559245----T:  6561850 	 St: c0333000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6561850----T:  6564455 	 St: c032c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6564455----T:  6567060 	 St: c032d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6567060----T:  6569665 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6569665----T:  6572270 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6572270----T:  6574875 	 St: c0336000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6574875----T:  6577480 	 St: c0337000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6577480----T:  6580085 	 St: c033a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6580085----T:  6582690 	 St: c033b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6582690----T:  6585295 	 St: c0334000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6585295----T:  6587900 	 St: c0335000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6587900----T:  6590505 	 St: c0338000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6590505----T:  6593110 	 St: c0339000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6593110----T:  6595715 	 St: c033c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6595715----T:  6598320 	 St: c033d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6598320----T:  6600925 	 St: c0b26000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6600925----T:  6603530 	 St: c0b27000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6603530----T:  6606135 	 St: c0b2a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6606135----T:  6608740 	 St: c0b2b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6608740----T:  6611345 	 St: c0b2e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6611345----T:  6613950 	 St: c0b2f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6613950----T:  6616555 	 St: c0b28000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6616555----T:  6619160 	 St: c0b29000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6619160----T:  6621765 	 St: c0b32000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6621765----T:  6624370 	 St: c0b33000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6624370----T:  6626975 	 St: c0b2c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6626975----T:  6629580 	 St: c0b2d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6629580----T:  6632185 	 St: c0b30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6632185----T:  6634790 	 St: c0b31000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6634790----T:  6637395 	 St: c0b36000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6637395----T:  6640000 	 St: c0b37000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6640000----T:  6642605 	 St: c0b3a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6642605----T:  6645210 	 St: c0b3b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6645210----T:  6647815 	 St: c0b34000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6647815----T:  6650420 	 St: c0b35000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6650420----T:  6653025 	 St: c0b38000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6653025----T:  6655630 	 St: c0b39000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6655630----T:  6658235 	 St: c0b3c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6658235----T:  6660840 	 St: c0b3d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6660840----T:  6663445 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6663445----T:  6666050 	 St: c0725000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6666050----T:  6668655 	 St: c0728000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6668655----T:  6671260 	 St: c0729000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6671260----T:  6673865 	 St: c072a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6673865----T:  6676470 	 St: c072b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6676470----T:  6679075 	 St: c072c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6679075----T:  6681680 	 St: c072d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6681680----T:  6684285 	 St: c072e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6684285----T:  6686890 	 St: c072f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6686890----T:  6689495 	 St: c0726000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6689495----T:  6692100 	 St: c0727000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6692100----T:  6694705 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6694705----T:  6697310 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6697310----T:  6699915 	 St: c0734000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6699915----T:  6702520 	 St: c0735000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6702520----T:  6705125 	 St: c0736000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6705125----T:  6707730 	 St: c0737000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6707730----T:  6710335 	 St: c0738000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6710335----T:  6712940 	 St: c0739000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6712940----T:  6715545 	 St: c073a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6715545----T:  6718150 	 St: c073b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6718150----T:  6720755 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6720755----T:  6723360 	 St: c0733000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6723933----T:  6726538 	 St: c033e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6726538----T:  6729143 	 St: c033f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6729143----T:  6731748 	 St: c0342000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6731748----T:  6734353 	 St: c0343000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6734353----T:  6736958 	 St: c0346000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6736958----T:  6739563 	 St: c0347000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6739563----T:  6742168 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6742168----T:  6744773 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6744773----T:  6747378 	 St: c0348000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6747378----T:  6749983 	 St: c0349000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6749983----T:  6752588 	 St: c0344000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6752588----T:  6755193 	 St: c0345000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6755193----T:  6757798 	 St: c034a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6757798----T:  6760403 	 St: c034b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6760403----T:  6763008 	 St: c034e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6763008----T:  6765613 	 St: c034f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6765613----T:  6768218 	 St: c0352000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6768218----T:  6770823 	 St: c0353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6770823----T:  6773428 	 St: c034c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6773428----T:  6776033 	 St: c034d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6776033----T:  6778638 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6778638----T:  6781243 	 St: c0351000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6781243----T:  6783848 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6783848----T:  6786453 	 St: c0355000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6786453----T:  6789058 	 St: c0b3e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6789058----T:  6791663 	 St: c0b3f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6791663----T:  6794268 	 St: c0b42000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6794268----T:  6796873 	 St: c0b43000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6796873----T:  6799478 	 St: c0b46000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6799478----T:  6802083 	 St: c0b47000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6802083----T:  6804688 	 St: c0b40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6804688----T:  6807293 	 St: c0b41000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6807293----T:  6809898 	 St: c0b48000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6809898----T:  6812503 	 St: c0b49000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6812503----T:  6815108 	 St: c0b44000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6815108----T:  6817713 	 St: c0b45000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6817713----T:  6820318 	 St: c0b4a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6820318----T:  6822923 	 St: c0b4b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6822923----T:  6825528 	 St: c0b4e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6825528----T:  6828133 	 St: c0b4f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6828133----T:  6830738 	 St: c0b52000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6830738----T:  6833343 	 St: c0b53000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6833343----T:  6835948 	 St: c0b4c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6835948----T:  6838553 	 St: c0b4d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6838553----T:  6841158 	 St: c0b50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6841158----T:  6843763 	 St: c0b51000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6843763----T:  6846368 	 St: c0b54000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6846368----T:  6848973 	 St: c0b55000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6848973----T:  6851578 	 St: c073c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6851578----T:  6854183 	 St: c073d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6854183----T:  6856788 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6856788----T:  6859393 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6859393----T:  6861998 	 St: c0744000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6861998----T:  6864603 	 St: c0745000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6864603----T:  6867208 	 St: c073e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6867208----T:  6869813 	 St: c073f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6869813----T:  6872418 	 St: c0742000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6872418----T:  6875023 	 St: c0743000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6875023----T:  6877628 	 St: c0746000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6877628----T:  6880233 	 St: c0747000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6880233----T:  6882838 	 St: c0748000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6882838----T:  6885443 	 St: c0749000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6885443----T:  6888048 	 St: c074c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6888048----T:  6890653 	 St: c074d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6890653----T:  6893258 	 St: c074e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6893258----T:  6895863 	 St: c074f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6895863----T:  6898468 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6898468----T:  6901073 	 St: c0751000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6901073----T:  6903678 	 St: c0752000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6903678----T:  6906283 	 St: c0753000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6906283----T:  6908888 	 St: c074a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6908888----T:  6911493 	 St: c074b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6912062----T:  6914667 	 St: c0356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6914667----T:  6917272 	 St: c0357000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6917272----T:  6919877 	 St: c035a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6919877----T:  6922482 	 St: c035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6922482----T:  6925087 	 St: c035e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6925087----T:  6927692 	 St: c035f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6927692----T:  6930297 	 St: c0358000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6930297----T:  6932902 	 St: c0359000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6932902----T:  6935507 	 St: c035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6935507----T:  6938112 	 St: c035d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6938112----T:  6940717 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6940717----T:  6943322 	 St: c0361000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6943322----T:  6945927 	 St: c0362000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6945927----T:  6948532 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6948532----T:  6951137 	 St: c0366000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6951137----T:  6953742 	 St: c0367000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6953742----T:  6956347 	 St: c036a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6956347----T:  6958952 	 St: c036b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6958952----T:  6961557 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6961557----T:  6964162 	 St: c0365000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6964162----T:  6966767 	 St: c0368000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6966767----T:  6969372 	 St: c0369000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6969372----T:  6971977 	 St: c036c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6971977----T:  6974582 	 St: c036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6974582----T:  6977187 	 St: c0b56000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6977187----T:  6979792 	 St: c0b57000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6979792----T:  6982397 	 St: c0b5a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6982397----T:  6985002 	 St: c0b5b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6985002----T:  6987607 	 St: c0b5e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6987607----T:  6990212 	 St: c0b5f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6990212----T:  6992817 	 St: c0b58000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6992817----T:  6995422 	 St: c0b59000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6995422----T:  6998027 	 St: c0b5c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6998027----T:  7000632 	 St: c0b5d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7000632----T:  7003237 	 St: c0b60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7003237----T:  7005842 	 St: c0b61000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7005842----T:  7008447 	 St: c0b62000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7008447----T:  7011052 	 St: c0b63000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7011052----T:  7013657 	 St: c0b66000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7013657----T:  7016262 	 St: c0b67000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7016262----T:  7018867 	 St: c0b6a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7018867----T:  7021472 	 St: c0b6b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7021472----T:  7024077 	 St: c0b64000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7024077----T:  7026682 	 St: c0b65000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7026682----T:  7029287 	 St: c0b68000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7029287----T:  7031892 	 St: c0b69000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7031892----T:  7034497 	 St: c0b6c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7034497----T:  7037102 	 St: c0b6d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7037102----T:  7039707 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7039707----T:  7042312 	 St: c0755000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7042312----T:  7044917 	 St: c0756000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7044917----T:  7047522 	 St: c0757000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7047522----T:  7050127 	 St: c075a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7050127----T:  7052732 	 St: c075b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7052732----T:  7055337 	 St: c075c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7055337----T:  7057942 	 St: c075d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7057942----T:  7060547 	 St: c0758000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7060547----T:  7063152 	 St: c0759000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7063152----T:  7065757 	 St: c075e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7065757----T:  7068362 	 St: c075f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7068362----T:  7070967 	 St: c0760000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7070967----T:  7073572 	 St: c0761000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7073572----T:  7076177 	 St: c0764000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7076177----T:  7078782 	 St: c0765000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7078782----T:  7081387 	 St: c0768000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7081387----T:  7083992 	 St: c0769000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7083992----T:  7086597 	 St: c0762000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7086597----T:  7089202 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7089202----T:  7091807 	 St: c076a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7091807----T:  7094412 	 St: c0766000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7094412----T:  7097017 	 St: c076b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7097017----T:  7099622 	 St: c0767000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7099974----T:  7102579 	 St: c036e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7102579----T:  7105184 	 St: c036f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7105184----T:  7107789 	 St: c0372000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7107789----T:  7110394 	 St: c0373000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7110394----T:  7112999 	 St: c0376000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7112999----T:  7115604 	 St: c0377000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7115604----T:  7118209 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7118209----T:  7120814 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7120814----T:  7123419 	 St: c0374000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7123419----T:  7126024 	 St: c0375000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7126024----T:  7128629 	 St: c0378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7128629----T:  7131234 	 St: c0379000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7131234----T:  7133839 	 St: c037a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7133839----T:  7136444 	 St: c037b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7136444----T:  7139049 	 St: c037e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7139049----T:  7141654 	 St: c037f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7141654----T:  7144259 	 St: c0382000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7144259----T:  7146864 	 St: c0383000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7146864----T:  7149469 	 St: c0386000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7149469----T:  7152074 	 St: c0387000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7152074----T:  7154679 	 St: c038a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7154679----T:  7157284 	 St: c038b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7157284----T:  7159889 	 St: c038e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7159889----T:  7162494 	 St: c038f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7162494----T:  7165099 	 St: c037c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7165099----T:  7167704 	 St: c037d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7167704----T:  7170309 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7170309----T:  7172914 	 St: c0381000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7172914----T:  7175519 	 St: c0384000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7175519----T:  7178124 	 St: c0385000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7178124----T:  7180729 	 St: c0388000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7180729----T:  7183334 	 St: c0389000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7183334----T:  7185939 	 St: c038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7185939----T:  7188544 	 St: c038d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7188544----T:  7191149 	 St: c0390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7191149----T:  7193754 	 St: c0391000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7193754----T:  7196359 	 St: c0b6e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7196359----T:  7198964 	 St: c0b6f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7198964----T:  7201569 	 St: c0b72000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7201569----T:  7204174 	 St: c0b73000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7204174----T:  7206779 	 St: c0b76000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7206779----T:  7209384 	 St: c0b77000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7209384----T:  7211989 	 St: c0b70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7211989----T:  7214594 	 St: c0b71000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7214594----T:  7217199 	 St: c0b74000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7217199----T:  7219804 	 St: c0b75000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7219804----T:  7222409 	 St: c0b78000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7222409----T:  7225014 	 St: c0b79000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7225014----T:  7227619 	 St: c0b7a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7227619----T:  7230224 	 St: c0b7b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7230224----T:  7232829 	 St: c0b7e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7232829----T:  7235434 	 St: c0b7f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7235434----T:  7238039 	 St: c0b82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7238039----T:  7240644 	 St: c0b83000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7240644----T:  7243249 	 St: c0b86000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7243249----T:  7245854 	 St: c0b87000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7245854----T:  7248459 	 St: c0b8a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7248459----T:  7251064 	 St: c0b8b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7251064----T:  7253669 	 St: c0b8e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7253669----T:  7256274 	 St: c0b8f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7256274----T:  7258879 	 St: c0b7c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7258879----T:  7261484 	 St: c0b7d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7261484----T:  7264089 	 St: c0b80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7264089----T:  7266694 	 St: c0b81000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7266694----T:  7269299 	 St: c0b84000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7269299----T:  7271904 	 St: c0b85000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7271904----T:  7274509 	 St: c0b88000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7274509----T:  7277114 	 St: c0b89000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7277114----T:  7279719 	 St: c0b8c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7279719----T:  7282324 	 St: c0b8d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7282324----T:  7284929 	 St: c0b90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7284929----T:  7287534 	 St: c0b91000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7287534----T:  7290139 	 St: c076e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7290139----T:  7292744 	 St: c076f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7292744----T:  7295349 	 St: c076c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7295349----T:  7297954 	 St: c076d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7297954----T:  7300559 	 St: c0774000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7300559----T:  7303164 	 St: c0775000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7303164----T:  7305769 	 St: c0772000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7305769----T:  7308374 	 St: c0773000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7308374----T:  7310979 	 St: c0776000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7310979----T:  7313584 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7313584----T:  7316189 	 St: c0777000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7316189----T:  7318794 	 St: c0771000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7318794----T:  7321399 	 St: c0778000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7321399----T:  7324004 	 St: c0779000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7324004----T:  7326609 	 St: c077c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7326609----T:  7329214 	 St: c077d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7329214----T:  7331819 	 St: c077e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7331819----T:  7334424 	 St: c077f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7334424----T:  7337029 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7337029----T:  7339634 	 St: c0781000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7339634----T:  7342239 	 St: c0782000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7342239----T:  7344844 	 St: c0783000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7344844----T:  7347449 	 St: c077a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7347449----T:  7350054 	 St: c077b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7350054----T:  7352659 	 St: c0784000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7352659----T:  7355264 	 St: c0785000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7355264----T:  7357869 	 St: c0788000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7357869----T:  7360474 	 St: c0789000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7360474----T:  7363079 	 St: c078a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7363079----T:  7365684 	 St: c078b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7365684----T:  7368289 	 St: c078c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7368289----T:  7370894 	 St: c078d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7370894----T:  7373499 	 St: c078e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7373499----T:  7376104 	 St: c078f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7376104----T:  7378709 	 St: c0786000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7378709----T:  7381314 	 St: c0787000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7382173----T:  7384778 	 St: c0392000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7384778----T:  7387383 	 St: c0393000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7387383----T:  7389988 	 St: c0396000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7389988----T:  7392593 	 St: c0397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7392593----T:  7395198 	 St: c039a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7395198----T:  7397803 	 St: c039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7397803----T:  7400408 	 St: c0394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7400408----T:  7403013 	 St: c0395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7403013----T:  7405618 	 St: c039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7405618----T:  7408223 	 St: c039f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7408223----T:  7410828 	 St: c03a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7410828----T:  7413433 	 St: c03a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7413433----T:  7416038 	 St: c0398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7416038----T:  7418643 	 St: c0399000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7418643----T:  7421248 	 St: c039c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7421248----T:  7423853 	 St: c039d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7423853----T:  7426458 	 St: c03a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7426458----T:  7429063 	 St: c03a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7429063----T:  7431668 	 St: c03a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7431668----T:  7434273 	 St: c03a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7434273----T:  7436878 	 St: c03a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7436878----T:  7439483 	 St: c03a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7439483----T:  7442088 	 St: c03a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7442088----T:  7444693 	 St: c03a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7444693----T:  7447298 	 St: c0b92000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7447298----T:  7449903 	 St: c0b93000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7449903----T:  7452508 	 St: c0b96000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7452508----T:  7455113 	 St: c0b97000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7455113----T:  7457718 	 St: c0b9a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7457718----T:  7460323 	 St: c0b9b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7460323----T:  7462928 	 St: c0b94000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7462928----T:  7465533 	 St: c0b95000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7465533----T:  7468138 	 St: c0b9e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7468138----T:  7470743 	 St: c0b9f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7470743----T:  7473348 	 St: c0ba2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7473348----T:  7475953 	 St: c0ba3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7475953----T:  7478558 	 St: c0b98000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7478558----T:  7481163 	 St: c0b99000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7481163----T:  7483768 	 St: c0b9c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7483768----T:  7486373 	 St: c0b9d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7486373----T:  7488978 	 St: c0ba6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7488978----T:  7491583 	 St: c0ba7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7491583----T:  7494188 	 St: c0ba0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7494188----T:  7496793 	 St: c0ba1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7496793----T:  7499398 	 St: c0ba4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7499398----T:  7502003 	 St: c0ba5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7502003----T:  7504608 	 St: c0ba8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7504608----T:  7507213 	 St: c0ba9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7507213----T:  7509818 	 St: c0790000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7509818----T:  7512423 	 St: c0791000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7512423----T:  7515028 	 St: c0792000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7515028----T:  7517633 	 St: c0793000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7517633----T:  7520238 	 St: c0794000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7520238----T:  7522843 	 St: c0795000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7522843----T:  7525448 	 St: c0796000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7525448----T:  7528053 	 St: c0797000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7528053----T:  7530658 	 St: c079a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7530658----T:  7533263 	 St: c079b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7533263----T:  7535868 	 St: c0798000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7535868----T:  7538473 	 St: c0799000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7538473----T:  7541078 	 St: c079c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7541078----T:  7543683 	 St: c079d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7543683----T:  7546288 	 St: c07a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7546288----T:  7548893 	 St: c07a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7548893----T:  7551498 	 St: c07a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7551498----T:  7554103 	 St: c07a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7554103----T:  7556708 	 St: c07a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7556708----T:  7559313 	 St: c07a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7559313----T:  7561918 	 St: c07a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7561918----T:  7564523 	 St: c07a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7564523----T:  7567128 	 St: c079e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7567128----T:  7569733 	 St: c079f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7570292----T:  7572897 	 St: c03aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7572897----T:  7575502 	 St: c03ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7575502----T:  7578107 	 St: c03ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7578107----T:  7580712 	 St: c03af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7580712----T:  7583317 	 St: c03b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7583317----T:  7585922 	 St: c03b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7585922----T:  7588527 	 St: c03ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7588527----T:  7591132 	 St: c03ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7591132----T:  7593737 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7593737----T:  7596342 	 St: c03b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7596342----T:  7598947 	 St: c03b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7598947----T:  7601552 	 St: c03b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7601552----T:  7604157 	 St: c03b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7604157----T:  7606762 	 St: c03b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7606762----T:  7609367 	 St: c03ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7609367----T:  7611972 	 St: c03bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7611972----T:  7614577 	 St: c03be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7614577----T:  7617182 	 St: c03bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7617182----T:  7619787 	 St: c03b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7619787----T:  7622392 	 St: c03b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7622392----T:  7624997 	 St: c03bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7624997----T:  7627602 	 St: c03bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7627602----T:  7630207 	 St: c03c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7630207----T:  7632812 	 St: c03c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7632812----T:  7635417 	 St: c0baa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7635417----T:  7638022 	 St: c0bab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7638022----T:  7640627 	 St: c0bae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7640627----T:  7643232 	 St: c0baf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7643232----T:  7645837 	 St: c0bb2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7645837----T:  7648442 	 St: c0bb3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7648442----T:  7651047 	 St: c0bac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7651047----T:  7653652 	 St: c0bad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7653652----T:  7656257 	 St: c0bb0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7656257----T:  7658862 	 St: c0bb1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7658862----T:  7661467 	 St: c0bb4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7661467----T:  7664072 	 St: c0bb5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7664072----T:  7666677 	 St: c0bb6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7666677----T:  7669282 	 St: c0bb7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7669282----T:  7671887 	 St: c0bba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7671887----T:  7674492 	 St: c0bbb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7674492----T:  7677097 	 St: c0bbe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7677097----T:  7679702 	 St: c0bbf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7679702----T:  7682307 	 St: c0bb8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7682307----T:  7684912 	 St: c0bb9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7684912----T:  7687517 	 St: c0bbc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7687517----T:  7690122 	 St: c0bbd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7690122----T:  7692727 	 St: c0bc0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7692727----T:  7695332 	 St: c0bc1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7695332----T:  7697937 	 St: c07a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7697937----T:  7700542 	 St: c07a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7700542----T:  7703147 	 St: c07aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7703147----T:  7705752 	 St: c07ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7705752----T:  7708357 	 St: c07ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7708357----T:  7710962 	 St: c07af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7710962----T:  7713567 	 St: c07ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7713567----T:  7716172 	 St: c07ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7716172----T:  7718777 	 St: c07b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7718777----T:  7721382 	 St: c07b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7721382----T:  7723987 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7723987----T:  7726592 	 St: c07b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7726592----T:  7729197 	 St: c07b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7729197----T:  7731802 	 St: c07b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7731802----T:  7734407 	 St: c07b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7734407----T:  7737012 	 St: c07b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7737012----T:  7739617 	 St: c07b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7739617----T:  7742222 	 St: c07b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7742222----T:  7744827 	 St: c07ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7744827----T:  7747432 	 St: c07bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7747432----T:  7750037 	 St: c07be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7750037----T:  7752642 	 St: c07bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7752642----T:  7755247 	 St: c07bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7755247----T:  7757852 	 St: c07bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7758207----T:  7760812 	 St: c03c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7760812----T:  7763417 	 St: c03c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7763417----T:  7766022 	 St: c03c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7766022----T:  7768627 	 St: c03c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7768627----T:  7771232 	 St: c03ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7771232----T:  7773837 	 St: c03cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7773837----T:  7776442 	 St: c03c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7776442----T:  7779047 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7779047----T:  7781652 	 St: c03c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7781652----T:  7784257 	 St: c03c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7784257----T:  7786862 	 St: c03cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7786862----T:  7789467 	 St: c03cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7789467----T:  7792072 	 St: c03ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7792072----T:  7794677 	 St: c03cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7794677----T:  7797282 	 St: c03d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7797282----T:  7799887 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7799887----T:  7802492 	 St: c03d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7802492----T:  7805097 	 St: c03d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7805097----T:  7807702 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7807702----T:  7810307 	 St: c03d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7810307----T:  7812912 	 St: c03d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7812912----T:  7815517 	 St: c03d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7815517----T:  7818122 	 St: c03d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7818122----T:  7820727 	 St: c03d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7820727----T:  7823332 	 St: c03da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7823332----T:  7825937 	 St: c03db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7825937----T:  7828542 	 St: c03de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7828542----T:  7831147 	 St: c03df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7831147----T:  7833752 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7833752----T:  7836357 	 St: c03e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7836357----T:  7838962 	 St: c03dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7838962----T:  7841567 	 St: c03dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7841567----T:  7844172 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7844172----T:  7846777 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7846777----T:  7849382 	 St: c03e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7849382----T:  7851987 	 St: c03e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7851987----T:  7854592 	 St: c0bc2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7854592----T:  7857197 	 St: c0bc3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7857197----T:  7859802 	 St: c0bc6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7859802----T:  7862407 	 St: c0bc7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7862407----T:  7865012 	 St: c0bca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7865012----T:  7867617 	 St: c0bcb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7867617----T:  7870222 	 St: c0bc4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7870222----T:  7872827 	 St: c0bc5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7872827----T:  7875432 	 St: c0bc8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7875432----T:  7878037 	 St: c0bc9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7878037----T:  7880642 	 St: c0bcc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7880642----T:  7883247 	 St: c0bcd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7883247----T:  7885852 	 St: c0bce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7885852----T:  7888457 	 St: c0bcf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7888457----T:  7891062 	 St: c0bd2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7891062----T:  7893667 	 St: c0bd3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7893667----T:  7896272 	 St: c0bd6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7896272----T:  7898877 	 St: c0bd7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7898877----T:  7901482 	 St: c0bd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7901482----T:  7904087 	 St: c0bd1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7904087----T:  7906692 	 St: c0bd4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7906692----T:  7909297 	 St: c0bd5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7909297----T:  7911902 	 St: c0bd8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7911902----T:  7914507 	 St: c0bd9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7914507----T:  7917112 	 St: c0bda000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7917112----T:  7919717 	 St: c0bdb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7919717----T:  7922322 	 St: c0bde000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7922322----T:  7924927 	 St: c0bdf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7924927----T:  7927532 	 St: c0be2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7927532----T:  7930137 	 St: c0be3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7930137----T:  7932742 	 St: c0bdc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7932742----T:  7935347 	 St: c0bdd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7935347----T:  7937952 	 St: c0be0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7937952----T:  7940557 	 St: c0be1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7940557----T:  7943162 	 St: c0be4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7943162----T:  7945767 	 St: c0be5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7945767----T:  7948372 	 St: c07c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7948372----T:  7950977 	 St: c07c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7950977----T:  7953582 	 St: c07c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7953582----T:  7956187 	 St: c07c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7956187----T:  7958792 	 St: c07c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7958792----T:  7961397 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7961397----T:  7964002 	 St: c07c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7964002----T:  7966607 	 St: c07c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7966607----T:  7969212 	 St: c07ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7969212----T:  7971817 	 St: c07cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7971817----T:  7974422 	 St: c07c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7974422----T:  7977027 	 St: c07c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7977027----T:  7979632 	 St: c07ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7979632----T:  7982237 	 St: c07cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7982237----T:  7984842 	 St: c07cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7984842----T:  7987447 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7987447----T:  7990052 	 St: c07cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7990052----T:  7992657 	 St: c07d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7992657----T:  7995262 	 St: c07d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7995262----T:  7997867 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7997867----T:  8000472 	 St: c07d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8000472----T:  8003077 	 St: c07d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8003077----T:  8005682 	 St: c07d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8005682----T:  8008287 	 St: c07d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8008287----T:  8010892 	 St: c07d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8010892----T:  8013497 	 St: c07d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8013497----T:  8016102 	 St: c07dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8016102----T:  8018707 	 St: c07dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8018707----T:  8021312 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8021312----T:  8023917 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8023917----T:  8026522 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8026522----T:  8029127 	 St: c07e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8029127----T:  8031732 	 St: c07da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8031732----T:  8034337 	 St: c07db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8034337----T:  8036942 	 St: c07de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8036942----T:  8039547 	 St: c07df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8040413----T:  8043018 	 St: c03e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8043018----T:  8045623 	 St: c03e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8045623----T:  8048228 	 St: c03ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8048228----T:  8050833 	 St: c03eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8050833----T:  8053438 	 St: c03ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8053438----T:  8056043 	 St: c03ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8056043----T:  8058648 	 St: c03e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8058648----T:  8061253 	 St: c03e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8061253----T:  8063858 	 St: c03ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8063858----T:  8066463 	 St: c03ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8066463----T:  8069068 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8069068----T:  8071673 	 St: c03f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8071673----T:  8074278 	 St: c03f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8074278----T:  8076883 	 St: c03f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8076883----T:  8079488 	 St: c03f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8079488----T:  8082093 	 St: c03f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8082093----T:  8084698 	 St: c03fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8084698----T:  8087303 	 St: c03fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8087303----T:  8089908 	 St: c03f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8089908----T:  8092513 	 St: c03f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8092513----T:  8095118 	 St: c03f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8095118----T:  8097723 	 St: c03f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8097723----T:  8100328 	 St: c03fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8100328----T:  8102933 	 St: c03fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8102933----T:  8105538 	 St: c0be6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8105538----T:  8108143 	 St: c0be7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8108143----T:  8110748 	 St: c0bea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8110748----T:  8113353 	 St: c0beb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8113353----T:  8115958 	 St: c0bee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8115958----T:  8118563 	 St: c0bef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8118563----T:  8121168 	 St: c0be8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8121168----T:  8123773 	 St: c0be9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8123773----T:  8126378 	 St: c0bec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8126378----T:  8128983 	 St: c0bed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8128983----T:  8131588 	 St: c0bf0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8131588----T:  8134193 	 St: c0bf1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8134193----T:  8136798 	 St: c0bf2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8136798----T:  8139403 	 St: c0bf3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8139403----T:  8142008 	 St: c0bf6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8142008----T:  8144613 	 St: c0bf7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8144613----T:  8147218 	 St: c0bfa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8147218----T:  8149823 	 St: c0bfb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8149823----T:  8152428 	 St: c0bf4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8152428----T:  8155033 	 St: c0bf5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8155033----T:  8157638 	 St: c0bf8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8157638----T:  8160243 	 St: c0bf9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8160243----T:  8162848 	 St: c0bfc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8162848----T:  8165453 	 St: c0bfd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8165453----T:  8168058 	 St: c07e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8168058----T:  8170663 	 St: c07e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8170663----T:  8173268 	 St: c07e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8173268----T:  8175873 	 St: c07e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8175873----T:  8178478 	 St: c07ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8178478----T:  8181083 	 St: c07ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8181083----T:  8183688 	 St: c07ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8183688----T:  8186293 	 St: c07ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8186293----T:  8188898 	 St: c07e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8188898----T:  8191503 	 St: c07e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8191503----T:  8194108 	 St: c07ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8194108----T:  8196713 	 St: c07eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8196713----T:  8199318 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8199318----T:  8201923 	 St: c07f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8201923----T:  8204528 	 St: c07f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8204528----T:  8207133 	 St: c07f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8207133----T:  8209738 	 St: c07f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8209738----T:  8212343 	 St: c07f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8212343----T:  8214948 	 St: c07f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8214948----T:  8217553 	 St: c07f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8217553----T:  8220158 	 St: c07fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8220158----T:  8222763 	 St: c07fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8222763----T:  8225368 	 St: c07f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8225368----T:  8227973 	 St: c07f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8228787----T:  8231392 	 St: c03fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8231392----T:  8233997 	 St: c03ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8234371----T:  8236976 	 St: c0bfe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8236976----T:  8239581 	 St: c0bff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8241943----T:  8244548 	 St: c07fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8244548----T:  8247153 	 St: c07fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8247153----T:  8249758 	 St: c07fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8249758----T:  8252363 	 St: c07ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8474816----T:  8753225 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(187.987167)
F:  8975375----T:  9253620 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(187.876434)
F:  9475770----T:  9754518 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(188.216064)
F:  9754518----T:  9757123 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9754518----T:  9762758 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  9765363----T:  9767968 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9765363----T:  9773603 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  9776208----T:  9778813 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9776208----T:  9791903 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  9794508----T:  9797113 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9794508----T:  9825231 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  9827836----T:  9830441 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9827836----T:  9888672 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  9891277----T:  9893882 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  9891277----T: 10012366 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 10014971----T: 10017576 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10014971----T: 10023211 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10025816----T: 10028421 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10025816----T: 10034056 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10036661----T: 10039266 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10036661----T: 10052356 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10054961----T: 10057566 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10054961----T: 10085684 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 10088289----T: 10090894 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10088289----T: 10149125 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 10151730----T: 10154335 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10151730----T: 10272819 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 10275424----T: 10278029 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10275424----T: 10283664 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10286269----T: 10288874 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10286269----T: 10294509 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10297114----T: 10299719 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10297114----T: 10312809 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10315414----T: 10318019 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10315414----T: 10346137 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 10348742----T: 10351347 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10348742----T: 10409578 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 10412183----T: 10414788 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10412183----T: 10533272 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 10535877----T: 10538482 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10535877----T: 10544117 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10546722----T: 10549327 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10546722----T: 10554962 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 10557567----T: 10560172 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10557567----T: 10573262 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 10575867----T: 10578472 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10575867----T: 10606590 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 10609195----T: 10611800 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10609195----T: 10670031 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 10672636----T: 10675241 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 10672636----T: 10793725 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 8865918(cycle), 5986.440430(us)
Tot_kernel_exec_time_and_fault_time: 213599358(cycle), 144226.437500(us)
Tot_memcpy_h2d_time: 8002560(cycle), 5403.484375(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 8002560(cycle), 5403.484375(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 1041812(cycle), 703.451721(us)
GPGPU-Sim: *** exit detected ***
