// Seed: 2945088659
macromodule module_0 (
    output wire id_0,
    output wor  id_1
);
  integer id_3;
  id_4(
      .id_0(id_5), .id_1(1'b0), .id_2(-1)
  );
  wire id_6, id_7, id_8, id_9;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    output wire  id_2
);
  wire id_5, id_6;
  assign id_4[-1][1 :-1'b0] = id_4;
  bit id_7;
  always id_1 <= id_7;
  wire id_8;
  logic [7:0] id_9 = id_4;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  genvar id_10;
  assign id_0 = -1'b0;
endmodule
