[["An Efficient Critical Race-Free State Assignment Technique for Asynchronous Finite State Machines.", ["Tam Anh Chu", "Narayana Mani", "Clement K. C. Leung"], "https://doi.org/10.1145/157485.157569", 5], ["Elimination of Dynamic hazards by Factoring.", ["Cho W. Moon", "Robert K. Brayton"], "https://doi.org/10.1145/157485.164551", 7], ["Optimized State Assignment of single fault Tolerant FSMs Based on SEC Codes.", ["Regis Leveugle"], "https://doi.org/10.1145/157485.164552", 5], ["Minimal Shift Counters and Frequency Division.", ["Alice M. Tokarnia"], "https://doi.org/10.1145/157485.164554", 6], ["Algorithms for Approximate FSM Traversal.", ["Hyunwoo Cho", "Gary D. Hachtel", "Enrico Macii", "Bernard Plessier", "Fabio Somenzi"], "https://doi.org/10.1145/157485.164555", 6], ["SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm.", ["Miles Ohlrich", "Carl Ebeling", "Eka Ginting", "Lisa Sather"], "https://doi.org/10.1145/157485.164556", 7], ["Resistance Extraction using a Routing Algorithm.", ["Lorenz Ladage", "Rainer Leupers"], "https://doi.org/10.1145/157485.164559", 5], ["HV/VH Trees: A New Spatial Data Structure for Fast Region Queries.", ["Glenn G. Lai", "Donald S. Fussell", "D. F. Wong"], "https://doi.org/10.1145/157485.164562", 5], ["Increasing Design Quality and Engineering Productivity through Design Reuse.", ["Emil F. Girczyc", "Steve Carlson"], "https://doi.org/10.1145/157485.164565", 6], ["Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping.", ["Edmund M. Clarke", "Kenneth L. McMillan", "Xudong Zhao", "Masahiro Fujita", "Jerry Chih-Yuan Yang"], "https://doi.org/10.1145/157485.164569", 7], ["Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs.", ["Polly Siegel", "Giovanni De Micheli", "David L. Dill"], "https://doi.org/10.1145/157485.164573", 7], ["Technology Decomposition and Mapping Targeting Low Power Dissipation.", ["Chi-Ying Tsui", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1145/157485.164577", 6], ["Technology Mapping for Lower Power.", ["Vivek Tiwari", "Pranav Ashar", "Sharad Malik"], "https://doi.org/10.1145/157485.164581", 6], ["INCREDYBLE-TG: INCREmental DYnamic test generation based on LEarning.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/157485.164583", 6], ["Automatic Functional Test Generation Using the Extended Finite State Machine Model.", ["Kwang-Ting Cheng", "A. S. Krishnakumar"], "https://doi.org/10.1145/157485.164585", 6], ["Speed up of Behavioral A.T.P.G. using a Heuristic Criterion.", ["Jean Francois Santucci", "Anne-Lise Courbis", "Norbert Giambiasi"], "https://doi.org/10.1145/157485.164587", 5], ["A State Traversal Algorithm Using a State Covariance Matrix.", ["Akira Motohara", "Toshinori Hosokawa", "Michiaki Muraoka", "Hidetsugu Maekawa", "Kazuhiro Kayashima", "Yasuharu Shimeki", "Seichi Shin"], "https://doi.org/10.1145/157485.164590", 5], ["Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits.", ["Seiji Kajihara", "Irith Pomeranz", "Kozo Kinoshita", "Sudhakar M. Reddy"], "https://doi.org/10.1145/157485.164617", 5], ["Sequential Circuit Test Generation on a Distributed System.", ["Prathima Agrawal", "Vishwani D. Agrawal", "Joan Villoldo"], "https://doi.org/10.1145/157485.164762", 5], ["VIPER: An Efficient Vigorously Sensitizable Path Extractor.", ["Hoon Chang", "Jacob A. Abraham"], "https://doi.org/10.1145/157485.158845", 6], ["A Polynomial-Time Heuristic Approach to Approximate a Solution to the False Path Problem.", ["Shiang-Tang Huang", "Tai-Ming Parng", "Jyuo-Min Shyu"], "https://doi.org/10.1145/157485.164622", 5], ["A Verification Technique for Gated Clock.", ["Masamichi Kawarabayashi", "Narendra V. Shenoy", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164624", 5], ["Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions.", ["William K. C. Lam", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164625", 7], ["Timing Optimization By Gate Resizing And Critical Path Identification.", ["Wen-Ben Jone", "Chen-Liang Fang"], "https://doi.org/10.1145/157485.164637", 6], ["What is the Next Big Productivity Boost for Designers? (Panel Abstract).", ["Kurt Keutzer"], "https://doi.org/10.1145/157485.164639", 0], ["Improved Methods for Worst-Case Analysis and Optimization Incorporating Operating Tolerances.", ["Helmut E. Graeb", "Claudia U. Wieser", "Kurt Antreich"], "https://doi.org/10.1145/157485.164641", 6], ["A New Optimizer for Performance Optimization of Analog Integrated Circuits.", ["N. S. Nagaraj"], "https://doi.org/10.1145/157485.164643", 6], ["Performance-Constrained Worst-Case Variability Minimization of VLSI Circuits.", ["Abhijit Dharchoudhury", "Sung-Mo Kang"], "https://doi.org/10.1145/157485.164647", 5], ["Analog System Verification in the Presence of Parasitics Using Behavioral Simulation.", ["Edward W. Y. Liu", "Henry C. Chang", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164648", 5], ["Logic Emulation: A Niche or a Future Standard for Design Verification? (Panel Abstract).", ["Jonathan Rose"], "https://doi.org/10.1145/157485.164649", 0], ["Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization.", ["Satyamurthy Pullela", "Noel Menezes", "Lawrence T. Pillage"], "https://doi.org/10.1145/157485.164653", 6], ["Performance Oriented Rectilinear Steiner Trees.", ["Andrew Lim", "Siu-Wing Cheng", "Ching-Ting Wu"], "https://doi.org/10.1145/157485.164656", 6], ["Performance-Driven Steiner Tree Algorithm for Global Routing.", ["Xianlong Hong", "Tianxiong Xue", "Ernest S. Kuh", "Chung-Kuan Cheng", "Jin Huang"], "https://doi.org/10.1145/157485.164658", 5], ["High-Performance Routing Trees With Identified Critical Sinks.", ["Kenneth D. Boese", "Andrew B. Kahng", "Gabriel Robins"], "https://doi.org/10.1145/157485.164662", 6], ["The Sea-of-Wires Array Aynthesis System.", ["Ing-Yi Chen", "Geng-Lin Chen", "Fredrick J. Hill", "Sy-Yen Kuo"], "https://doi.org/10.1145/157485.164664", 6], ["Experiences in Functional Validation of a High Level Synthesis System.", ["Ranga Vemuri", "Paddy Mamtora", "Praveen Sinha", "Nand Kumar", "Jayanta Roy", "Raghu Vutukuru"], "https://doi.org/10.1145/157485.164667", 8], ["An Efficient Method of Partitioning Circuits for Multiple-FPGA Implementation..", ["Nam Sung Woo", "Jaeseok Kim"], "https://doi.org/10.1145/157485.164669", 6], ["Performance Directed Technology Mapping for Look-Up Table Based FPGAs.", ["Prashant Sawkar", "Donald E. Thomas"], "https://doi.org/10.1145/157485.164672", 5], ["On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping.", ["Jason Cong", "Yuzheng Ding"], "https://doi.org/10.1145/157485.164675", 6], ["MIM: Logic Module Independent Technology Mapping for Design and Evaluation of Antifuse-based FPGAs.", ["Mahesh Mehendale"], "https://doi.org/10.1145/157485.164678", 5], ["Sequential Synthesis for Table Look Up Programmable Gate Arrays.", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164681", 6], ["Routability-Driven Fanout Optimization.", ["Hirendu Vaishnav", "Massoud Pedram"], "https://doi.org/10.1145/157485.164684", 6], ["Non-Scan Design-for-Testability Techniques for Sequential Circuits.", ["Vivek Chickermane", "Elizabeth M. Rudnick", "Prithviraj Banerjee", "Janak H. Patel"], "https://doi.org/10.1145/157485.164686", 6], ["An Efficient Partitioning Strategy for Pseudo-Exhaustive Testing.", ["Rajagopalan Srinivasan", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/157485.164880", 7], ["Partial Scan with Retiming.", ["Dimitrios Kagaris", "Spyros Tragoudas"], "https://doi.org/10.1145/157485.164881", 6], ["A Cost-Based Approach to Partial Scan.", ["Prashant S. Parikh", "Miron Abramovici"], "https://doi.org/10.1145/157485.164882", 5], ["On Computing the Transitive Closure of a State Transition Relation.", ["Yusuke Matsunaga", "Patrick C. McGeer", "Robert K. Brayton"], "https://doi.org/10.1145/157485.164884", 6], ["Reducing BDD Size by Exploiting Functional Dependencies.", ["Alan J. Hu", "David L. Dill"], "https://doi.org/10.1145/157485.164888", 6], ["Zero-Suppressed BDDs for Set Manipulation in Combinatorial Problems.", ["Shin-ichi Minato"], "https://doi.org/10.1145/157485.164890", 6], ["Information Modelling of EDIF.", ["Rachel Y. W. Lau", "Hilary J. Kahn"], "https://doi.org/10.1145/157485.164892", 6], ["Life Expectancy of Standards (Panel Abstract).", ["Stephen R. Pollock"], "https://doi.org/10.1145/157485.164893", 0], ["A Layout Estimation Algorithm for RTL Datapaths.", ["Mehrdad Nourani", "Christos A. Papachristou"], "https://doi.org/10.1145/157485.164895", 7], ["Behavioral Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments.", ["Tien-Chien Lee", "Niraj K. Jha", "Wayne H. Wolf"], "https://doi.org/10.1145/157485.164897", 6], ["Utilization of Multiport Memories in Data Path Synthesis.", ["Taewhan Kim", "C. L. Liu"], "https://doi.org/10.1145/157485.164900", 5], ["Architectural Synthesis of Performance-Driven Multipliers with Accumulator Interleaving.", ["Debabrata Ghosh", "S. K. Nandy", "P. Sadayappan", "K. Parthasarathy"], "https://doi.org/10.1145/157485.164902", 5], ["Embedded Systems and Hardware-Software Co-Design: Panacea or Pandora's Box? (Panel Abstract).", ["Wayne H. Wolf"], "https://doi.org/10.1145/157485.164905", 0], ["Optimal Clustering for Delay Minimization.", ["Rajmohan Rajaraman", "D. F. Wong"], "https://doi.org/10.1145/157485.164907", 6], ["Cost Minimization of Partitions into Multiple Devices.", ["Roman Kuznar", "Franc Brglez", "Krzysztof Kozminski"], "https://doi.org/10.1145/157485.164910", 6], ["Iterative Wirability and Performance Improvement for FPGAs.", ["Sudip Nag", "Kaushik Roy"], "https://doi.org/10.1145/157485.164913", 5], ["On Routability Prediction for Field-Programmable Gate Arrays.", ["Pak K. Chan", "Martine D. F. Schlag", "Jason Y. Zien"], "https://doi.org/10.1145/157485.164915", 5], ["The Clinton/Gore Technology Policies.", ["Ralph D. Nurnberger"], "https://doi.org/10.1145/157485.164918", 5], ["High-Level Synthesis of Scalable Architectures for IIR Filters using Multichip Modules.", ["Haigeng Wang", "Nikil D. Dutt", "Alexandru Nicolau", "Kai-Yeung Siu"], "https://doi.org/10.1145/157485.164920", 7], ["An Architectural Transformation Program for Optimization of Digital Systems by Multi-Level Decomposition.", ["Abhijit Chatterjee", "Rabindra K. Roy"], "https://doi.org/10.1145/157485.164923", 6], ["InSyn: Integrated Scheduling for DSP Applications.", ["Alok Sharma", "Rajiv Jain"], "https://doi.org/10.1145/157485.164926", 6], ["Estimating Architectural Resources and Performance for High-Level Synthesis Applications.", ["Alok Sharma", "Rajiv Jain"], "https://doi.org/10.1145/157485.164929", 6], ["Performance Enhancement of CMOS VLSI Circuits by Transistor Reordering.", ["Bradley S. Carlson", "C. Y. Roger Chen"], "https://doi.org/10.1145/157485.164931", 6], ["Evaluation of Parts by Mixed-Level DC-Connected Components in Logic Simulation.", ["Dah-Cherng Yuan", "Lawrence T. Pillage", "Joseph T. Rahmeh"], "https://doi.org/10.1145/157485.164934", 6], ["Comparative Design Validation Based on Event Pattern Mappings.", ["Benoit A. Gennart"], "https://doi.org/10.1145/157485.164936", 6], ["Improved Techniques for Probabilistic Simulation Including Signal Correlation Effects.", ["Georgios I. Stamoulis", "Ibrahim N. Hajj"], "https://doi.org/10.1145/157485.164939", 5], ["Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits.", ["Harish Kriplani", "Farid N. Najm", "Ping Yang", "Ibrahim N. Hajj"], "https://doi.org/10.1145/157485.164941", 5], ["MSTC: A Method for Identifying Overconstraints during Hierarchical Compaction.", ["Cyrus Bamji", "Ravi Varadarajan"], "https://doi.org/10.1145/157485.164944", 6], ["Cell-Based Hierarchical Pitchmatching Compaction Using Minimal LP.", ["So-Zen Yao", "Chung-Kuan Cheng", "Debaprosad Dutt", "Surendra Nahar", "Chi-Yuan Lo"], "https://doi.org/10.1145/157485.164947", 6], ["Optimal Graph Constraint Reduction for Symbolic Layout Compaction.", ["Peichen Pan", "Sai-keung Dong", "C. L. Liu"], "https://doi.org/10.1145/157485.164950", 6], ["A Compaction Method for Full Chip VLSI Layouts.", ["Joseph Dao", "Nobu Matsumoto", "Tsuneo Hamai", "Chusei Ogawa", "Shojiro Mori"], "https://doi.org/10.1145/157485.164953", 6], ["High-Level Transformations for Minimizing Syntactic Variances.", ["Viraphol Chaiyakul", "Daniel Gajski", "Loganath Ramachandran"], "https://doi.org/10.1145/157485.164956", 6], ["An Approach for Redesigning in Data Path Synthesis.", ["Christos A. Papachristou", "Haidar Harmanani", "Mehrdad Nourani"], "https://doi.org/10.1145/157485.164958", 5], ["High-Level Symbolic Construction Technique for High Performance Sequential Synthesis.", ["Andrew Seawright", "Forrest Brewer"], "https://doi.org/10.1145/157485.164961", 5], ["High-Level Synthesis of Fault-Secure Microarchitectures.", ["Ramesh Karri", "Alex Orailoglu"], "https://doi.org/10.1145/157485.164963", 5], ["Towards Optimal System-Level Design.", ["Manjote S. Haworth", "William P. Birmingham"], "https://doi.org/10.1145/157485.164965", 5], ["NEST: A Non-Enumerative Test Generation Method for Path Delay Faults in Combinational Circuits.", ["Irith Pomeranz", "Sudhakar M. Reddy", "Prasanti Uppaluri"], "https://doi.org/10.1145/157485.164967", 7], ["Delay Fault Coverage and Performance Tradeoffs.", ["William K. C. Lam", "Alexander Saldanha", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164970", 7], ["Design for Testability for Path Delay faults in Sequential Circuits.", ["Tapan J. Chakraborty", "Vishwani D. Agrawal", "Michael L. Bushnell"], "https://doi.org/10.1145/157485.164973", 5], ["Bridge Fault simulation strategies for CMOS integrated Circuits.", ["Brian Chess", "Tracy Larrabee"], "https://doi.org/10.1145/157485.164976", 5], ["Minimum Length Synchronizing Sequences of Finite State Machine.", ["June-Kyung Rho", "Fabio Somenzi", "Carl Pixley"], "https://doi.org/10.1145/157485.164978", 6], ["Linking BDD-Based Symbolic Evaluation to Interactive Theorem-Proving.", ["Jeffrey J. Joyce", "Carl-Johan H. Seger"], "https://doi.org/10.1145/157485.164981", 6], ["A Unified Approach to Language Containment and Fair CTL Model Checking.", ["Ramin Hojati", "Thomas R. Shiple", "Robert K. Brayton", "Robert P. Kurshan"], "https://doi.org/10.1145/157485.164985", 7], ["Are EDA Platform Preferences About to Shift? (Panel Abstract).", ["William S. Johnson"], "https://doi.org/10.1145/157485.164988", 0], ["Sequential Circuit Delay optimization Using Global Path Delays.", ["Srimat T. Chakradhar", "Sujit Dey", "Miodrag Potkonjak", "Steven G. Rothweiler"], "https://doi.org/10.1145/157485.164991", 7], ["Resynthesis of Multi-Phase Pipelines.", ["Narendra V. Shenoy", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.164995", 7], ["TIM: A Timing Package for Two-Phase, Level-Clocked Circuitry.", ["Marios C. Papaefthymiou", "Keith H. Randall"], "https://doi.org/10.1145/157485.164998", 6], ["Diagnosis and Correction of Logic Design Errors in Digital Circuits.", ["Pi-Yu Chung", "Yi-Min Wang", "Ibrahim N. Hajj"], "https://doi.org/10.1145/157485.165003", 6], ["DRAFTS: Discretized Analog Circuit Fault Simulator.", ["Naveena Nagi", "Abhijit Chatterjee", "Jacob A. Abraham"], "https://doi.org/10.1145/157485.165008", 6], ["Fast Hierarchical Multi-Level Fault Simulation of Sequential Circuits with Switch-Level Accuracy.", ["Wolfgang Meyer", "Raul Camposano"], "https://doi.org/10.1145/157485.165011", 5], ["An Algorithm for Diagnosing Two-Line Bridging Faults in Combinational Circuits.", ["Sreejit Chakravarty", "Yiming Gong"], "https://doi.org/10.1145/157485.165012", 5], ["A Bounded 2D Contour Searching Algorithm for Floorplan Design with Arbitrarily Shaped Rectilinear and Soft Modules.", ["Tsu-Chang Lee"], "https://doi.org/10.1145/157485.165014", 6], ["Prime: A Timing-Driven Placement Tool using A Piecewise Linear Resistive Network Approach.", ["Takeo Hamada", "Chung-Kuan Cheng", "Paul M. Chau"], "https://doi.org/10.1145/157485.165015", 6], ["A Nuffer Distribution Algorithm for High-Speed Clock Routing.", ["Jun Dong Cho", "Majid Sarrafzadeh"], "https://doi.org/10.1145/157485.165019", 7], ["Cooperative Approach to a Practical Analog LSI Layout System.", ["Masato Mogaki", "Yoichi Shiraishi", "Mitsuyuki Kimura", "Tetsuro Hino"], "https://doi.org/10.1145/157485.165027", 6], ["Selective Pseudo Scan: Combinational ATPG with Reduced Scan in a Full Custom RISC Microprocessor.", ["Gopi Ganapathy", "Jacob A. Abraham"], "https://doi.org/10.1145/157485.165030", 6], ["ABLE: AMD Backplane for Layout Engines.", ["Kenneth W. Wan", "Roshan A. Gidwani"], "https://doi.org/10.1145/157485.165034", 5], ["Practical Statistical Design of Complex Integrated Circuit Products.", ["Steven G. Duvall"], "https://doi.org/10.1145/157485.165037", 5], ["Rotation Scheduling: A Loop Pipelining Algorithm.", ["Liang-Fang Chao", "Andrea S. LaPaugh", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/157485.165042", 7], ["Critical Path Minimization Using Retiming and Algebraic Speed-Up.", ["Zia Iqbal", "Miodrag Potkonjak", "Sujit Dey", "Alice C. Parker"], "https://doi.org/10.1145/157485.165046", 5], ["A Tree-Based Scheduling Algorithm for Control-Dominated Circuits.", ["S. H. Huang", "Y. L. Jeang", "C. T. Hwang", "Y. C. Hsu", "J. F. Wang"], "https://doi.org/10.1145/157485.165051", 5], ["Synthesis of Pipelined Instruction Set Processors.", ["Richard J. Cloutier", "Donald E. Thomas"], "https://doi.org/10.1145/157485.165053", 6], ["Military to Commercial Conversion: Is it Necessary, Is it Practical, Is it Possible? (Panel Abstract).", ["Michael C. McFarland"], "https://doi.org/10.1145/157485.165056", 0], ["An Efficient Multilayer MCM Router Based on Four-Via Routing.", ["Kei-Yong Khoo", "Jason Cong"], "https://doi.org/10.1145/157485.165059", 6], ["An Efficient Timing-Driven Global Routing Algorithm.", ["Jin Huang", "Xianlong Hong", "Chung-Kuan Cheng", "Ernest S. Kuh"], "https://doi.org/10.1145/157485.165063", 5], ["A Negative Reinforcement Method for PGA Routing.", ["Forbes D. Lewis", "Wang Chia-Chi Pong"], "https://doi.org/10.1145/157485.165064", 5], ["Performance-Driven Interconnect Design Based on Distributed RC Delay Model.", ["Jason Cong", "Kwok-Shing Leung", "Dian Zhou"], "https://doi.org/10.1145/157485.165065", 6], ["A Clustering-Based Optimization Algorithm in Zero-Skew Routings.", ["Masato Edahiro"], "https://doi.org/10.1145/157485.165066", 5], ["Multi-vendor Tool Integration Experiences (Panel Abstract).", ["Ronald Collett"], "https://doi.org/10.1145/157485.165068", 0], ["Espresso-Signature: A New Exact Minimizer for Logic Functions.", ["Patrick C. McGeer", "Jagesh V. Sanghavi", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/157485.165069", 7], ["A New Viewpoint on Two-Level Logic Minimization.", ["Olivier Coudert", "Jean Christophe Madre", "Henri Fraisse"], "https://doi.org/10.1145/157485.165071", 6], ["Optimization of Combinational Logic Circuits Based on Compatible Gates.", ["Maurizio Damiani", "Jerry Chih-Yuan Yang", "Giovanni De Micheli"], "https://doi.org/10.1145/157485.165073", 6], ["Optimization and Resynthesis of Complex Data-Paths.", ["Hans Eveking", "Stefan Horeth"], "https://doi.org/10.1145/157485.165075", 5], ["BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis.", ["Yung-Te Lai", "Massoud Pedram", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/157485.165078", 6], ["Design Management Using Dynamically Defined Flows.", ["Peter R. Sutton", "Jay B. Brockman", "Stephen W. Director"], "https://doi.org/10.1145/157485.165080", 6], ["Active Documentation: A New Interface for VLSI Design.", ["Mario J. Silva", "Randy H. Katz"], "https://doi.org/10.1145/157485.165083", 7], ["Performance Specification Using Attributed Grammars.", ["Ram Mandayam", "Ranga Vemuri"], "https://doi.org/10.1145/157485.165085", 7], ["An Information Model of Time.", ["Cristian A. Giumale", "Hilary J. Kahn"], "https://doi.org/10.1145/157485.165087", 5], ["A Cross-Debugging Method for Hardware/Software Co-design Environments.", ["Yehuda Kra"], "https://doi.org/10.1145/157485.165088", 5], ["FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program.", ["Mattan Kamon", "Michael J. Tsuk", "Jacob White"], "https://doi.org/10.1145/157485.165090", 6], ["High-Speed Interconnect Modeling and High-Accuracy Simulation Using SPICE and Finite Element Methods.", ["Tai-Yu Chou", "Jay Cosentino", "Zoltan J. Cendes"], "https://doi.org/10.1145/157485.165091", 7], ["Fast Approximation of the Transient Response of Lossy Transmision Line Trees.", ["Mysore Sriram", "Sung-Mo Kang"], "https://doi.org/10.1145/157485.165093", 6], ["Analysis and Reliable Design of ECL Circuits with Distributed RLC Interconnections.", ["Monjurul Haque", "Salim Chowdhury"], "https://doi.org/10.1145/157485.165095", 5], ["Frequency Domain Microwave Modeling Using Retarded Partial Element Equivalent Circuits.", ["Hansruedi Heeb", "Saila Ponnapalli", "Albert E. Ruehli"], "https://doi.org/10.1145/157485.165097", 5], ["The State of CAD and VLSI in Russia.", ["Valery Yarnikh"], "https://doi.org/10.1145/157485.165100", 2], ["The State of VHDL in Russia.", ["Yuri Tatarnikov"], "https://doi.org/10.1145/157485.165102", 3], ["The State of Simulation in Russia.", ["Alexander Birger"], "https://doi.org/10.1145/157485.165103", 4], ["The State of EDA in Russian Universities.", ["Valery M. Mikhov"], "https://doi.org/10.1145/157485.165105", 4], ["An Efficient Non-Quasi-Static Diode Model for Circuit Simulation.", ["Andrew T. Yang", "Yu Liu", "Jack T. Yao", "R. R. Daniels"], "https://doi.org/10.1145/157485.165107", 6], ["S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function.", ["Haifang Liao", "Wayne Wei-Ming Dai", "Rui Wang", "Fung-Yuel Chang"], "https://doi.org/10.1145/157485.165108", 6], ["Addressing High-Speed Interconnect Issues in Asymptotic Waveform Evaluation.", ["Eli Chiprout", "Michel S. Nakhla"], "https://doi.org/10.1145/157485.165110", 5], ["Incremental Event-Driven Simulation of Digital FET Circuits.", ["Chandramouli Visweswariah", "Jalal A. Wehbeh"], "https://doi.org/10.1145/157485.165111", 5], ["Where in the World Should CAD Software be Made? (Panel Abstract).", ["John A. Darringer"], "https://doi.org/10.1145/157485.165114", 0], ["Geometric Embeddings for Faster and Better Multi-Way Netlist Partitioning.", ["Charles J. Alpert", "Andrew B. Kahng"], "https://doi.org/10.1145/157485.165115", 6], ["Spectral K-Way Ratio-Cut Partitioning and Clustering.", ["Pak K. Chan", "Martine D. F. Schlag", "Jason Y. Zien"], "https://doi.org/10.1145/157485.165117", 6], ["A Parallel Bottom-Up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design.", ["Jason Cong", "MLissa Smith"], "https://doi.org/10.1145/157485.165119", 6], ["Quadratic Boolean Programming for Performance-Driven System Partitioning.", ["Minshine Shih", "Ernest S. Kuh"], "https://doi.org/10.1145/157485.165121", 5], ["The Key to EDA Results: Component & Library Management (Panel Abstract).", ["Romesh Wadhwani"], "https://doi.org/10.1145/157485.165122", 0]]