0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/l3853/Documents/TCSS600/FPGA_projects/FPGA_projects/bram_image_process/bram_image_process.gen/sources_1/ip/bram_image/sim/bram_image.v,1716153856,verilog,,C:/Users/l3853/Documents/TCSS600/FPGA_projects/FPGA_projects/bram_image_process/bram_image_process.srcs/sources_1/new/image_processing.v,,bram_image,,,,,,,,
C:/Users/l3853/Documents/TCSS600/FPGA_projects/FPGA_projects/bram_image_process/bram_image_process.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/l3853/Documents/TCSS600/FPGA_projects/FPGA_projects/bram_image_process/bram_image_process.srcs/sim_1/new/tb_image_bram.v,1716851220,verilog,,,,tb_top,,,,,,,,
C:/Users/l3853/Documents/TCSS600/FPGA_projects/FPGA_projects/bram_image_process/bram_image_process.srcs/sources_1/new/image_processing.v,1716144262,verilog,,C:/Users/l3853/Documents/TCSS600/FPGA_projects/FPGA_projects/bram_image_process/bram_image_process.srcs/sources_1/new/top.v,,image_processing,,,,,,,,
C:/Users/l3853/Documents/TCSS600/FPGA_projects/FPGA_projects/bram_image_process/bram_image_process.srcs/sources_1/new/top.v,1716857199,verilog,,C:/Users/l3853/Documents/TCSS600/FPGA_projects/FPGA_projects/bram_image_process/bram_image_process.srcs/sim_1/new/tb_image_bram.v,,top,,,,,,,,
