# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do fsm_table_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/fsm_table/fsm_table.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:00 on Jun 06,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/fsm_table/fsm_table.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity fsm_table
# -- Compiling architecture rtl of fsm_table
# End time: 15:44:00 on Jun 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.fsm_table
# vsim work.fsm_table 
# Start time: 15:44:02 on Jun 06,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fsm_table(rtl)
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/fsm_table/clk
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps sim:/fsm_table/reset
wave modify -driver freeze -pattern constant -value 0 -starttime 100ps -endtime 1000ps Edit:/fsm_table/reset
wave create -driver freeze -pattern clock -initialvalue 0 -period 200ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/fsm_table/w
add wave -position end  sim:/fsm_table/state
add wave -position end  sim:/fsm_table/z
restart
run
wave modify -driver freeze -pattern clock -initialvalue 0 -period 400ps -dutycycle 50 -starttime 0ps -endtime 1000ps Edit:/fsm_table/w
wave modify -driver freeze -pattern clock -initialvalue 0 -period 800ps -dutycycle 50 -starttime 0ps -endtime 1000ps Edit:/fsm_table/w
restart
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/17.1/fsm_table/simulation/modelsim/wave.do
wave editwrite -file C:/intelFPGA_lite/17.1/fsm_table/simulation/modelsim/wave.do -append
# End time: 15:49:28 on Jun 06,2020, Elapsed time: 0:05:26
# Errors: 0, Warnings: 0
