{
  "name": "core::core_arch::aarch64::neon::generated::vdupq_lane_f64",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/aarch64/neon/generated.rs:9763:1: 9763:67",
  "mir": "fn core::core_arch::aarch64::neon::generated::vdupq_lane_f64(_1: core_arch::aarch64::neon::float64x1_t) -> core_arch::aarch64::neon::float64x2_t {\n    let mut _0: core_arch::aarch64::neon::float64x2_t;\n    debug a => _1;\n    bb0: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::aarch64::neon::float64x1_t, core_arch::macros::SimdShuffleIdx<2>, core_arch::aarch64::neon::float64x2_t>(_1, _1, core_arch::aarch64::neon::generated::vdupq_lane_f64::<N>::{constant#1}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n"
}