Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Wed Apr 16 12:58:09 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.575        0.000                      0                 3534        0.115        0.000                      0                 3534       49.500        0.000                       0                  1294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              76.575        0.000                      0                 3534        0.115        0.000                      0                 3534       49.500        0.000                       0                  1294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       76.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.575ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.227ns  (logic 7.447ns (32.062%)  route 15.780ns (67.938%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.637     5.221    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        7.325    13.002    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.126 r  game_datapath/game_cu/out_sig0_i_69/O
                         net (fo=32, routed)          2.618    15.744    game_datapath/game_cu/M_game_cu_regfile_ra2[3]
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  game_datapath/game_cu/out_sig0_i_22/O
                         net (fo=12, routed)          0.930    16.798    game_datapath/game_alu/A[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.649 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.651    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    22.169 r  game_datapath/game_alu/out_sig0__1/P[5]
                         net (fo=2, routed)           1.208    23.377    game_datapath/game_alu/out_sig0__1_n_100
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124    23.501 r  game_datapath/game_alu/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    23.501    game_datapath/game_alu/i__carry__0_i_2__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.881 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.881    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.196 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.158    25.355    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[3]
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.307    25.662 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_4/O
                         net (fo=1, routed)           0.430    26.092    game_datapath/game_cu/D_correct_button_reg_q[27]_i_4_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.216 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_2/O
                         net (fo=1, routed)           0.263    26.479    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.603 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_1/O
                         net (fo=10, routed)          1.845    28.448    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[27]
    SLICE_X53Y44         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.452   104.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[27]/C
                         clock pessimism              0.259   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X53Y44         FDRE (Setup_fdre_C_D)       -0.058   105.023    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.023    
                         arrival time                         -28.448    
  -------------------------------------------------------------------
                         slack                                 76.575    

Slack (MET) :             76.611ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.205ns  (logic 7.447ns (32.093%)  route 15.758ns (67.907%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 104.856 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.637     5.221    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        7.325    13.002    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.126 r  game_datapath/game_cu/out_sig0_i_69/O
                         net (fo=32, routed)          2.618    15.744    game_datapath/game_cu/M_game_cu_regfile_ra2[3]
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  game_datapath/game_cu/out_sig0_i_22/O
                         net (fo=12, routed)          0.930    16.798    game_datapath/game_alu/A[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.649 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.651    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.169 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           0.925    23.095    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    23.219 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    23.219    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.599 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.599    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.914 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.945    24.859    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[3]
    SLICE_X51Y33         LUT5 (Prop_lut5_I0_O)        0.307    25.166 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_4/O
                         net (fo=1, routed)           0.564    25.730    game_datapath/game_cu/D_correct_button_reg_q[23]_i_4_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    25.854 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_2/O
                         net (fo=1, routed)           0.162    26.016    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.140 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_1/O
                         net (fo=10, routed)          2.286    28.426    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[23]
    SLICE_X49Y44         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.451   104.856    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[23]/C
                         clock pessimism              0.259   105.115    
                         clock uncertainty           -0.035   105.080    
    SLICE_X49Y44         FDRE (Setup_fdre_C_D)       -0.043   105.037    game_datapath/game_regfiles/D_data_reg_q_reg[23]
  -------------------------------------------------------------------
                         required time                        105.037    
                         arrival time                         -28.426    
  -------------------------------------------------------------------
                         slack                                 76.611    

Slack (MET) :             76.745ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.086ns  (logic 7.447ns (32.257%)  route 15.639ns (67.742%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 104.856 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.637     5.221    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        7.325    13.002    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.126 r  game_datapath/game_cu/out_sig0_i_69/O
                         net (fo=32, routed)          2.618    15.744    game_datapath/game_cu/M_game_cu_regfile_ra2[3]
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  game_datapath/game_cu/out_sig0_i_22/O
                         net (fo=12, routed)          0.930    16.798    game_datapath/game_alu/A[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.649 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.651    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    22.169 r  game_datapath/game_alu/out_sig0__1/P[5]
                         net (fo=2, routed)           1.208    23.377    game_datapath/game_alu/out_sig0__1_n_100
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124    23.501 r  game_datapath/game_alu/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    23.501    game_datapath/game_alu/i__carry__0_i_2__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.881 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.881    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.196 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.158    25.355    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_0[3]
    SLICE_X50Y34         LUT5 (Prop_lut5_I0_O)        0.307    25.662 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_4/O
                         net (fo=1, routed)           0.430    26.092    game_datapath/game_cu/D_correct_button_reg_q[27]_i_4_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.216 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_2/O
                         net (fo=1, routed)           0.263    26.479    game_datapath/game_cu/D_correct_button_reg_q[27]_i_2_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.603 r  game_datapath/game_cu/D_correct_button_reg_q[27]_i_1/O
                         net (fo=10, routed)          1.704    28.308    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[27]
    SLICE_X52Y41         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.451   104.856    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X52Y41         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[27]/C
                         clock pessimism              0.259   105.115    
                         clock uncertainty           -0.035   105.080    
    SLICE_X52Y41         FDRE (Setup_fdre_C_D)       -0.028   105.052    game_datapath/game_regfiles/D_counter_reg_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.052    
                         arrival time                         -28.308    
  -------------------------------------------------------------------
                         slack                                 76.745    

Slack (MET) :             76.747ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_reg_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.065ns  (logic 7.456ns (32.326%)  route 15.609ns (67.674%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 104.856 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.637     5.221    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        7.325    13.002    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.126 r  game_datapath/game_cu/out_sig0_i_69/O
                         net (fo=32, routed)          2.618    15.744    game_datapath/game_cu/M_game_cu_regfile_ra2[3]
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  game_datapath/game_cu/out_sig0_i_22/O
                         net (fo=12, routed)          0.930    16.798    game_datapath/game_alu/A[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.649 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.651    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    22.169 r  game_datapath/game_alu/out_sig0__1/P[5]
                         net (fo=2, routed)           1.208    23.377    game_datapath/game_alu/out_sig0__1_n_100
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124    23.501 r  game_datapath/game_alu/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    23.501    game_datapath/game_alu/i__carry__0_i_2__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.881 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.881    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.998 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.998    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.217 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.594    24.811    game_datapath/game_cu/D_correct_button_reg_q[31]_i_3_0[0]
    SLICE_X54Y35         LUT5 (Prop_lut5_I0_O)        0.295    25.106 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_4/O
                         net (fo=1, routed)           0.165    25.271    game_datapath/game_cu/D_correct_button_reg_q[28]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124    25.395 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_2/O
                         net (fo=1, routed)           0.967    26.362    game_datapath/game_cu/D_correct_button_reg_q[28]_i_2_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124    26.486 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_1/O
                         net (fo=10, routed)          1.801    28.287    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[28]
    SLICE_X51Y42         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.451   104.856    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[28]/C
                         clock pessimism              0.259   105.115    
                         clock uncertainty           -0.035   105.080    
    SLICE_X51Y42         FDRE (Setup_fdre_C_D)       -0.047   105.033    game_datapath/game_regfiles/D_temp_reg_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.033    
                         arrival time                         -28.287    
  -------------------------------------------------------------------
                         slack                                 76.747    

Slack (MET) :             76.773ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        23.042ns  (logic 7.104ns (30.831%)  route 15.938ns (69.169%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.637     5.221    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        7.325    13.002    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.126 r  game_datapath/game_cu/out_sig0_i_69/O
                         net (fo=32, routed)          2.618    15.744    game_datapath/game_cu/M_game_cu_regfile_ra2[3]
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  game_datapath/game_cu/out_sig0_i_22/O
                         net (fo=12, routed)          0.930    16.798    game_datapath/game_alu/A[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.649 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.651    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.169 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           0.925    23.095    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    23.219 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    23.219    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.571 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.150    24.721    game_datapath/game_cu/D_correct_button_reg_q[19]_i_2_0[3]
    SLICE_X51Y33         LUT5 (Prop_lut5_I0_O)        0.307    25.028 r  game_datapath/game_cu/D_correct_button_reg_q[19]_i_4/O
                         net (fo=1, routed)           0.309    25.337    game_datapath/game_cu/D_correct_button_reg_q[19]_i_4_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124    25.461 r  game_datapath/game_cu/D_correct_button_reg_q[19]_i_2/O
                         net (fo=1, routed)           0.444    25.905    game_datapath/game_cu/D_correct_button_reg_q[19]_i_2_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.124    26.029 r  game_datapath/game_cu/D_correct_button_reg_q[19]_i_1/O
                         net (fo=10, routed)          2.234    28.263    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[19]
    SLICE_X54Y44         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.452   104.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[19]/C
                         clock pessimism              0.259   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X54Y44         FDRE (Setup_fdre_C_D)       -0.045   105.036    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.036    
                         arrival time                         -28.263    
  -------------------------------------------------------------------
                         slack                                 76.773    

Slack (MET) :             76.849ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.966ns  (logic 7.564ns (32.936%)  route 15.402ns (67.064%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.637     5.221    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        7.325    13.002    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.126 r  game_datapath/game_cu/out_sig0_i_69/O
                         net (fo=32, routed)          2.618    15.744    game_datapath/game_cu/M_game_cu_regfile_ra2[3]
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  game_datapath/game_cu/out_sig0_i_22/O
                         net (fo=12, routed)          0.930    16.798    game_datapath/game_alu/A[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.649 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.651    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    22.169 r  game_datapath/game_alu/out_sig0__1/P[5]
                         net (fo=2, routed)           1.208    23.377    game_datapath/game_alu/out_sig0__1_n_100
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124    23.501 r  game_datapath/game_alu/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    23.501    game_datapath/game_alu/i__carry__0_i_2__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.881 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.881    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.998 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.998    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.313 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.794    25.108    game_datapath/game_cu/D_correct_button_reg_q[31]_i_3_0[3]
    SLICE_X54Y35         LUT5 (Prop_lut5_I0_O)        0.307    25.415 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_11/O
                         net (fo=1, routed)           0.670    26.085    game_datapath/game_cu/D_correct_button_reg_q[31]_i_11_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.209 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_3/O
                         net (fo=1, routed)           0.482    26.691    game_datapath/game_cu/D_correct_button_reg_q[31]_i_3_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.815 r  game_datapath/game_cu/D_correct_button_reg_q[31]_i_2/O
                         net (fo=10, routed)          1.372    28.187    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[31]
    SLICE_X50Y44         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.452   104.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]/C
                         clock pessimism              0.259   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X50Y44         FDRE (Setup_fdre_C_D)       -0.045   105.036    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.036    
                         arrival time                         -28.187    
  -------------------------------------------------------------------
                         slack                                 76.849    

Slack (MET) :             76.852ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.950ns  (logic 7.104ns (30.954%)  route 15.846ns (69.046%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.637     5.221    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        7.325    13.002    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.126 r  game_datapath/game_cu/out_sig0_i_69/O
                         net (fo=32, routed)          2.618    15.744    game_datapath/game_cu/M_game_cu_regfile_ra2[3]
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  game_datapath/game_cu/out_sig0_i_22/O
                         net (fo=12, routed)          0.930    16.798    game_datapath/game_alu/A[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.649 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.651    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.169 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           0.925    23.095    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    23.219 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    23.219    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.571 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.150    24.721    game_datapath/game_cu/D_correct_button_reg_q[19]_i_2_0[3]
    SLICE_X51Y33         LUT5 (Prop_lut5_I0_O)        0.307    25.028 r  game_datapath/game_cu/D_correct_button_reg_q[19]_i_4/O
                         net (fo=1, routed)           0.309    25.337    game_datapath/game_cu/D_correct_button_reg_q[19]_i_4_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124    25.461 r  game_datapath/game_cu/D_correct_button_reg_q[19]_i_2/O
                         net (fo=1, routed)           0.444    25.905    game_datapath/game_cu/D_correct_button_reg_q[19]_i_2_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.124    26.029 r  game_datapath/game_cu/D_correct_button_reg_q[19]_i_1/O
                         net (fo=10, routed)          2.143    28.171    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[19]
    SLICE_X55Y43         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.452   104.857    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y43         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[19]/C
                         clock pessimism              0.259   105.116    
                         clock uncertainty           -0.035   105.081    
    SLICE_X55Y43         FDRE (Setup_fdre_C_D)       -0.058   105.023    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.023    
                         arrival time                         -28.171    
  -------------------------------------------------------------------
                         slack                                 76.852    

Slack (MET) :             76.858ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.918ns  (logic 7.456ns (32.533%)  route 15.462ns (67.467%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 104.855 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.637     5.221    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        7.325    13.002    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.126 r  game_datapath/game_cu/out_sig0_i_69/O
                         net (fo=32, routed)          2.618    15.744    game_datapath/game_cu/M_game_cu_regfile_ra2[3]
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  game_datapath/game_cu/out_sig0_i_22/O
                         net (fo=12, routed)          0.930    16.798    game_datapath/game_alu/A[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.649 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.651    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    22.169 r  game_datapath/game_alu/out_sig0__1/P[5]
                         net (fo=2, routed)           1.208    23.377    game_datapath/game_alu/out_sig0__1_n_100
    SLICE_X54Y32         LUT2 (Prop_lut2_I0_O)        0.124    23.501 r  game_datapath/game_alu/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    23.501    game_datapath/game_alu/i__carry__0_i_2__0_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.881 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.881    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.998 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.998    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.217 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.594    24.811    game_datapath/game_cu/D_correct_button_reg_q[31]_i_3_0[0]
    SLICE_X54Y35         LUT5 (Prop_lut5_I0_O)        0.295    25.106 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_4/O
                         net (fo=1, routed)           0.165    25.271    game_datapath/game_cu/D_correct_button_reg_q[28]_i_4_n_0
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124    25.395 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_2/O
                         net (fo=1, routed)           0.967    26.362    game_datapath/game_cu/D_correct_button_reg_q[28]_i_2_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124    26.486 r  game_datapath/game_cu/D_correct_button_reg_q[28]_i_1/O
                         net (fo=10, routed)          1.654    28.140    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[28]
    SLICE_X48Y42         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.450   104.855    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]/C
                         clock pessimism              0.259   105.114    
                         clock uncertainty           -0.035   105.079    
    SLICE_X48Y42         FDRE (Setup_fdre_C_D)       -0.081   104.998    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]
  -------------------------------------------------------------------
                         required time                        104.998    
                         arrival time                         -28.140    
  -------------------------------------------------------------------
                         slack                                 76.858    

Slack (MET) :             76.879ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.898ns  (logic 7.454ns (32.553%)  route 15.444ns (67.447%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 104.855 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.637     5.221    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        7.325    13.002    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.126 r  game_datapath/game_cu/out_sig0_i_69/O
                         net (fo=32, routed)          2.618    15.744    game_datapath/game_cu/M_game_cu_regfile_ra2[3]
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  game_datapath/game_cu/out_sig0_i_22/O
                         net (fo=12, routed)          0.930    16.798    game_datapath/game_alu/A[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.649 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.651    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.169 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           0.925    23.095    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    23.219 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    23.219    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.599 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.599    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.922 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           1.147    25.069    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[1]
    SLICE_X50Y33         LUT5 (Prop_lut5_I0_O)        0.306    25.375 r  game_datapath/game_cu/D_correct_button_reg_q[21]_i_4/O
                         net (fo=1, routed)           0.608    25.983    game_datapath/game_cu/D_correct_button_reg_q[21]_i_4_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124    26.107 r  game_datapath/game_cu/D_correct_button_reg_q[21]_i_2/O
                         net (fo=1, routed)           0.444    26.551    game_datapath/game_cu/D_correct_button_reg_q[21]_i_2_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.675 r  game_datapath/game_cu/D_correct_button_reg_q[21]_i_1/O
                         net (fo=10, routed)          1.444    28.119    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[21]
    SLICE_X53Y39         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.450   104.855    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y39         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[21]/C
                         clock pessimism              0.259   105.114    
                         clock uncertainty           -0.035   105.079    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)       -0.081   104.998    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[21]
  -------------------------------------------------------------------
                         required time                        104.998    
                         arrival time                         -28.119    
  -------------------------------------------------------------------
                         slack                                 76.879    

Slack (MET) :             76.904ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.893ns  (logic 7.104ns (31.032%)  route 15.789ns (68.968%))
  Logic Levels:           9  (CARRY4=1 DSP48E1=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 104.855 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.637     5.221    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDSE (Prop_fdse_C_Q)         0.456     5.677 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1100, routed)        7.325    13.002    game_datapath/game_cu/D_game_fsm_q_reg[4]_1[0]
    SLICE_X58Y36         LUT6 (Prop_lut6_I1_O)        0.124    13.126 r  game_datapath/game_cu/out_sig0_i_69/O
                         net (fo=32, routed)          2.618    15.744    game_datapath/game_cu/M_game_cu_regfile_ra2[3]
    SLICE_X49Y33         LUT6 (Prop_lut6_I3_O)        0.124    15.868 r  game_datapath/game_cu/out_sig0_i_22/O
                         net (fo=12, routed)          0.930    16.798    game_datapath/game_alu/A[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    20.649 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.651    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    22.169 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           0.925    23.095    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y31         LUT2 (Prop_lut2_I0_O)        0.124    23.219 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    23.219    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    23.571 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.150    24.721    game_datapath/game_cu/D_correct_button_reg_q[19]_i_2_0[3]
    SLICE_X51Y33         LUT5 (Prop_lut5_I0_O)        0.307    25.028 r  game_datapath/game_cu/D_correct_button_reg_q[19]_i_4/O
                         net (fo=1, routed)           0.309    25.337    game_datapath/game_cu/D_correct_button_reg_q[19]_i_4_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I5_O)        0.124    25.461 r  game_datapath/game_cu/D_correct_button_reg_q[19]_i_2/O
                         net (fo=1, routed)           0.444    25.905    game_datapath/game_cu/D_correct_button_reg_q[19]_i_2_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.124    26.029 r  game_datapath/game_cu/D_correct_button_reg_q[19]_i_1/O
                         net (fo=10, routed)          2.086    28.114    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[19]
    SLICE_X55Y40         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.450   104.855    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[19]/C
                         clock pessimism              0.259   105.114    
                         clock uncertainty           -0.035   105.079    
    SLICE_X55Y40         FDRE (Setup_fdre_C_D)       -0.061   105.018    game_datapath/game_regfiles/D_correct_button_reg_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.018    
                         arrival time                         -28.114    
  -------------------------------------------------------------------
                         slack                                 76.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_temp1_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_temp1_dff_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y35         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_temp1_reg_q_reg[4]/Q
                         net (fo=2, routed)           0.063     1.712    debugger/D_temp1_dff_q_reg[31]_0[4]
    SLICE_X56Y35         FDRE                                         r  debugger/D_temp1_dff_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.832     2.022    debugger/clk_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  debugger/D_temp1_dff_q_reg[4]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X56Y35         FDRE (Hold_fdre_C_D)         0.076     1.597    debugger/D_temp1_dff_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p1_score_dff_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.679%)  route 0.064ns (31.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.566     1.510    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[18]/Q
                         net (fo=3, routed)           0.064     1.715    debugger/D_p1_score_dff_q_reg[31]_0[18]
    SLICE_X56Y39         FDRE                                         r  debugger/D_p1_score_dff_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X56Y39         FDRE                                         r  debugger/D_p1_score_dff_q_reg[18]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y39         FDRE (Hold_fdre_C_D)         0.076     1.599    debugger/D_p1_score_dff_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/pn_gen/D_x_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/pn_gen/D_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.558     1.502    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X57Y27         FDSE                                         r  game_datapath/rng_1/pn_gen/D_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDSE (Prop_fdse_C_Q)         0.141     1.643 r  game_datapath/rng_1/pn_gen/D_x_q_reg[3]/Q
                         net (fo=3, routed)           0.066     1.709    game_datapath/rng_1/pn_gen/D_x_q[3]
    SLICE_X56Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.754 r  game_datapath/rng_1/pn_gen/D_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.754    game_datapath/rng_1/pn_gen/D_w_d[3]
    SLICE_X56Y27         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.824     2.014    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[3]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.121     1.636    game_datapath/rng_1/pn_gen/D_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_datapath/rng_500/pn_gen/D_x_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_500/pn_gen/D_w_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.555     1.499    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  game_datapath/rng_500/pn_gen/D_x_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  game_datapath/rng_500/pn_gen/D_x_q_reg[16]/Q
                         net (fo=4, routed)           0.066     1.706    game_datapath/rng_500/pn_gen/D_x_q[16]
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.751 r  game_datapath/rng_500/pn_gen/D_w_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.751    game_datapath/rng_500/pn_gen/D_w_d[16]
    SLICE_X56Y25         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.821     2.011    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[16]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.121     1.633    game_datapath/rng_500/pn_gen/D_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 game_datapath/rng_500/pn_gen/D_w_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_500/pn_gen/D_w_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.669%)  route 0.077ns (29.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.555     1.499    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  game_datapath/rng_500/pn_gen/D_w_q_reg[21]/Q
                         net (fo=3, routed)           0.077     1.717    game_datapath/rng_500/pn_gen/D_w_q_reg_n_0_[21]
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.762 r  game_datapath/rng_500/pn_gen/D_w_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.762    game_datapath/rng_500/pn_gen/D_w_d[2]
    SLICE_X56Y24         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.821     2.011    game_datapath/rng_500/pn_gen/clk_IBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  game_datapath/rng_500/pn_gen/D_w_q_reg[2]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.121     1.633    game_datapath/rng_500/pn_gen/D_w_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.595     1.539    forLoop_idx_0_474455867[0].p1_button_cond/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.829    forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[6]
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.985    forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.025 r  forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     2.026    forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.079 r  forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.079    forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[12]_i_1__3_n_7
    SLICE_X60Y50         FDRE                                         r  forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.052    forLoop_idx_0_474455867[0].p1_button_cond/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    forLoop_idx_0_474455867[0].p1_button_cond/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.670%)  route 0.117ns (45.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.585     1.529    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  game_datapath/game_regfiles/D_data_reg_q_reg[9]/Q
                         net (fo=1, routed)           0.117     1.787    debugger/D_data_dff_q_reg[31]_0[9]
    SLICE_X62Y28         FDRE                                         r  debugger/D_data_dff_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.854     2.044    debugger/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  debugger/D_data_dff_q_reg[9]/C
                         clock pessimism             -0.480     1.564    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.072     1.636    debugger/D_data_dff_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/pn_gen/D_x_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/pn_gen/D_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.584     1.528    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  game_datapath/rng_1/pn_gen/D_x_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  game_datapath/rng_1/pn_gen/D_x_q_reg[18]/Q
                         net (fo=4, routed)           0.099     1.768    game_datapath/rng_1/pn_gen/D_x_q[18]
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  game_datapath/rng_1/pn_gen/D_w_q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.813    game_datapath/rng_1/pn_gen/D_w_d[18]
    SLICE_X60Y22         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.851     2.041    game_datapath/rng_1/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  game_datapath/rng_1/pn_gen/D_w_q_reg[18]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.120     1.661    game_datapath/rng_1/pn_gen/D_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p1_score_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.530%)  route 0.074ns (34.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.591     1.535    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.074     1.750    debugger/D_p1_score_dff_q_reg[31]_0[1]
    SLICE_X59Y37         FDRE                                         r  debugger/D_p1_score_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.860     2.050    debugger/clk_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  debugger/D_p1_score_dff_q_reg[1]/C
                         clock pessimism             -0.502     1.548    
    SLICE_X59Y37         FDRE (Hold_fdre_C_D)         0.047     1.595    debugger/D_p1_score_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_data_reg_q_reg[27]/Q
                         net (fo=1, routed)           0.106     1.755    debugger/D_data_dff_q_reg[31]_0[27]
    SLICE_X46Y44         FDRE                                         r  debugger/D_data_dff_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  debugger/D_data_dff_q_reg[27]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.076     1.600    debugger/D_data_dff_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y47   center_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y49   center_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y49   center_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y50   center_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y50   center_button_cond/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y47   center_button_cond/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y47   center_button_cond/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y47   center_button_cond/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y48   center_button_cond/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y47   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y47   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y49   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y49   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y49   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y49   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y50   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y50   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y50   center_button_cond/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y50   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y47   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y47   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y49   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y49   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y49   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y49   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y50   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y50   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y50   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y50   center_button_cond/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/D_cur_value_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.927ns  (logic 5.026ns (50.626%)  route 4.901ns (49.374%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.635     5.219    motor/pwm/clk_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  motor/pwm/D_cur_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  motor/pwm/D_cur_value_q_reg[2]/Q
                         net (fo=2, routed)           0.975     6.651    motor/pwm/ctr/Q[1]
    SLICE_X63Y38         LUT4 (Prop_lut4_I0_O)        0.124     6.775 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.775    motor/pwm/ctr_n_4
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.325 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           1.107     8.431    motor/pwm/ctr/CO[0]
    SLICE_X63Y40         LUT2 (Prop_lut2_I0_O)        0.152     8.583 r  motor/pwm/ctr/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.819    11.403    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.744    15.146 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    15.146    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/D_cur_value_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.722ns  (logic 4.795ns (49.322%)  route 4.927ns (50.678%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.635     5.219    motor/pwm/clk_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  motor/pwm/D_cur_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  motor/pwm/D_cur_value_q_reg[2]/Q
                         net (fo=2, routed)           0.975     6.651    motor/pwm/ctr/Q[1]
    SLICE_X63Y38         LUT4 (Prop_lut4_I0_O)        0.124     6.775 r  motor/pwm/ctr/pulse0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.775    motor/pwm/ctr_n_4
    SLICE_X63Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.325 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           1.107     8.431    game_datapath/game_regfiles/CO[0]
    SLICE_X63Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.555 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.845    11.400    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    14.941 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    14.941    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.082ns  (logic 4.233ns (46.606%)  route 4.849ns (53.394%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.633     5.217    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.518     5.735 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.685     6.421    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[1]
    SLICE_X60Y37         LUT2 (Prop_lut2_I1_O)        0.124     6.545 r  game_datapath/game_regfiles/p0_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.164    10.709    p0_score_OBUF[0]
    M6                   OBUF (Prop_obuf_I_O)         3.591    14.299 r  p0_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.299    p0_score[0]
    M6                                                                r  p0_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.014ns  (logic 4.169ns (46.249%)  route 4.845ns (53.751%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.633     5.217    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.681     6.355    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[1]
    SLICE_X58Y37         LUT2 (Prop_lut2_I1_O)        0.124     6.479 r  game_datapath/game_regfiles/p1_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.164    10.643    p1_score_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         3.589    14.232 r  p1_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.232    p1_score[0]
    N6                                                                r  p1_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 4.409ns (59.516%)  route 2.999ns (40.484%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.633     5.217    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.518     5.735 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.685     6.421    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[1]
    SLICE_X60Y37         LUT2 (Prop_lut2_I1_O)        0.146     6.567 r  game_datapath/game_regfiles/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.314     8.881    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.745    12.626 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.626    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.343ns  (logic 4.354ns (59.292%)  route 2.989ns (40.708%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.633     5.217    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.681     6.355    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[1]
    SLICE_X58Y37         LUT2 (Prop_lut2_I1_O)        0.152     6.507 r  game_datapath/game_regfiles/p1_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.308     8.815    p1_score_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         3.746    12.560 r  p1_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.560    p1_score[2]
    H3                                                                r  p1_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 4.002ns (58.710%)  route 2.815ns (41.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.564     5.148    tx/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           2.815     8.419    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    11.965 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.965    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.406ns  (logic 3.997ns (62.400%)  route 2.409ns (37.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.638     5.222    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.409     8.087    lopt
    H5                   OBUF (Prop_obuf_I_O)         3.541    11.628 r  p0_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.628    p0_score[1]
    H5                                                                r  p0_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.329ns  (logic 4.049ns (63.976%)  route 2.280ns (36.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.637     5.221    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.518     5.739 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.280     8.019    lopt_5
    H4                   OBUF (Prop_obuf_I_O)         3.531    11.550 r  p1_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.550    p1_score[1]
    H4                                                                r  p1_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 3.990ns (63.911%)  route 2.253ns (36.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.637     5.221    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.253     7.930    lopt_3
    K1                   OBUF (Prop_obuf_I_O)         3.534    11.464 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000    11.464    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.387ns (80.268%)  route 0.341ns (19.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.341     2.041    lopt_2
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.264 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.264    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.386ns (77.303%)  route 0.407ns (22.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.407     2.107    lopt_1
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.329 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.329    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.370ns (72.655%)  route 0.516ns (27.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.594     1.538    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.516     2.194    lopt_4
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.424 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.424    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.376ns (70.926%)  route 0.564ns (29.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.594     1.538    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.564     2.243    lopt_3
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.477 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.477    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.396ns (70.151%)  route 0.594ns (29.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.594     1.538    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.594     2.296    lopt_5
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.527 r  p1_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.527    p1_score[1]
    H4                                                                r  p1_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.383ns (67.708%)  route 0.660ns (32.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.595     1.539    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.660     2.339    lopt
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.581 r  p0_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.581    p0_score[1]
    H5                                                                r  p0_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.388ns (60.095%)  route 0.922ns (39.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.561     1.505    tx/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           0.922     2.567    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     3.814 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.814    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.490ns (65.004%)  route 0.802ns (34.996%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.591     1.535    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.197     1.873    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[0]
    SLICE_X58Y37         LUT2 (Prop_lut2_I0_O)        0.042     1.915 r  game_datapath/game_regfiles/p1_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.605     2.520    p1_score_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.307     3.826 r  p1_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.826    p1_score[2]
    H3                                                                r  p1_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.515ns (65.409%)  route 0.801ns (34.591%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.591     1.535    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.187     1.886    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[0]
    SLICE_X60Y37         LUT2 (Prop_lut2_I0_O)        0.043     1.929 r  game_datapath/game_regfiles/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.614     2.543    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.308     3.851 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.851    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.428ns (58.805%)  route 1.000ns (41.195%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.594     1.538    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.168     1.847    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_0[0]
    SLICE_X63Y40         LUT2 (Prop_lut2_I0_O)        0.045     1.892 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.832     2.724    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.966 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.966    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.809ns  (logic 1.634ns (28.128%)  route 4.175ns (71.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.594     5.104    reset_cond/rst_n_IBUF
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.228 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     5.809    reset_cond/M_reset_cond_in
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.809ns  (logic 1.634ns (28.128%)  route 4.175ns (71.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.594     5.104    reset_cond/rst_n_IBUF
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.228 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     5.809    reset_cond/M_reset_cond_in
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.809ns  (logic 1.634ns (28.128%)  route 4.175ns (71.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.594     5.104    reset_cond/rst_n_IBUF
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.228 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     5.809    reset_cond/M_reset_cond_in
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.809ns  (logic 1.634ns (28.128%)  route 4.175ns (71.872%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.594     5.104    reset_cond/rst_n_IBUF
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.124     5.228 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     5.809    reset_cond/M_reset_cond_in
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.299ns  (logic 1.495ns (34.786%)  route 2.803ns (65.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           2.803     4.299    rx/usb_rx_IBUF
    SLICE_X54Y47         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.453     4.858    rx/clk_IBUF_BUFG
    SLICE_X54Y47         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.491ns (38.584%)  route 2.373ns (61.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           2.373     3.864    center_button_cond/sync/D[0]
    SLICE_X62Y53         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.509     4.913    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_474455867[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.845ns  (logic 1.496ns (38.906%)  route 2.349ns (61.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.349     3.845    forLoop_idx_0_474455867[2].p1_button_cond/sync/D[0]
    SLICE_X62Y53         FDRE                                         r  forLoop_idx_0_474455867[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.509     4.913    forLoop_idx_0_474455867[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  forLoop_idx_0_474455867[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1201551748[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.748ns  (logic 1.501ns (40.037%)  route 2.248ns (59.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.248     3.748    forLoop_idx_0_1201551748[2].p0_button_cond/sync/D[0]
    SLICE_X63Y53         FDRE                                         r  forLoop_idx_0_1201551748[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.509     4.913    forLoop_idx_0_1201551748[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  forLoop_idx_0_1201551748[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1201551748[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 1.492ns (40.152%)  route 2.224ns (59.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           2.224     3.716    forLoop_idx_0_1201551748[1].p0_button_cond/sync/D[0]
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1201551748[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.510     4.914    forLoop_idx_0_1201551748[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1201551748[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1201551748[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.360ns  (logic 1.489ns (44.319%)  route 1.871ns (55.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.871     3.360    forLoop_idx_0_1201551748[0].p0_button_cond/sync/D[0]
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_1201551748[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.509     4.913    forLoop_idx_0_1201551748[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_1201551748[0].p0_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_474455867[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.254ns (30.029%)  route 0.592ns (69.971%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.592     0.846    forLoop_idx_0_474455867[1].p1_button_cond/sync/D[0]
    SLICE_X63Y47         FDRE                                         r  forLoop_idx_0_474455867[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.867     2.057    forLoop_idx_0_474455867[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  forLoop_idx_0_474455867[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_474455867[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.253ns (26.925%)  route 0.687ns (73.075%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.687     0.941    forLoop_idx_0_474455867[0].p1_button_cond/sync/D[0]
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_474455867[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.864     2.054    forLoop_idx_0_474455867[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_474455867[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1201551748[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.257ns (25.658%)  route 0.744ns (74.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.744     1.000    forLoop_idx_0_1201551748[0].p0_button_cond/sync/D[0]
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_1201551748[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.053    forLoop_idx_0_1201551748[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_1201551748[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1201551748[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.268ns (23.076%)  route 0.895ns (76.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.895     1.163    forLoop_idx_0_1201551748[2].p0_button_cond/sync/D[0]
    SLICE_X63Y53         FDRE                                         r  forLoop_idx_0_1201551748[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.053    forLoop_idx_0_1201551748[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  forLoop_idx_0_1201551748[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1201551748[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.260ns (22.003%)  route 0.921ns (77.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.921     1.181    forLoop_idx_0_1201551748[1].p0_button_cond/sync/D[0]
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1201551748[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.864     2.054    forLoop_idx_0_1201551748[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_1201551748[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.259ns (20.979%)  route 0.974ns (79.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           0.974     1.233    center_button_cond/sync/D[0]
    SLICE_X62Y53         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.053    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_474455867[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.264ns (21.371%)  route 0.970ns (78.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.970     1.234    forLoop_idx_0_474455867[2].p1_button_cond/sync/D[0]
    SLICE_X62Y53         FDRE                                         r  forLoop_idx_0_474455867[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.863     2.053    forLoop_idx_0_474455867[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  forLoop_idx_0_474455867[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.263ns (16.967%)  route 1.287ns (83.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.287     1.550    rx/usb_rx_IBUF
    SLICE_X54Y47         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.838     2.028    rx/clk_IBUF_BUFG
    SLICE_X54Y47         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.322ns (15.120%)  route 1.810ns (84.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.626     1.904    reset_cond/rst_n_IBUF
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.949 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.132    reset_cond/M_reset_cond_in
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.322ns (15.120%)  route 1.810ns (84.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.626     1.904    reset_cond/rst_n_IBUF
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.949 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.132    reset_cond/M_reset_cond_in
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C





