\hypertarget{wire_8c}{}\section{src/utils/wire.c File Reference}
\label{wire_8c}\index{src/utils/wire.\+c@{src/utils/wire.\+c}}
{\ttfamily \#include \char`\"{}wire.\+h\char`\"{}}\\*
{\ttfamily \#include $<$arpa/inet.\+h$>$}\\*
Include dependency graph for wire.\+c\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=206pt]{wire_8c__incl}
\end{center}
\end{figure}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \hyperlink{wire_8c_a10ef4c253acf4398f036532af399a543}{nn\+\_\+gets} (const uint8\+\_\+t $\ast$buf)
\item 
void \hyperlink{wire_8c_a50ab0b210c0f710da59cc5c99e181a60}{nn\+\_\+puts} (uint8\+\_\+t $\ast$buf, uint16\+\_\+t val)
\item 
uint32\+\_\+t \hyperlink{wire_8c_a3230cb84cde247bb990be4852a608b96}{nn\+\_\+getl} (const uint8\+\_\+t $\ast$buf)
\item 
void \hyperlink{wire_8c_a7fcc4bc39ba378d0d4024755a98a49ea}{nn\+\_\+putl} (uint8\+\_\+t $\ast$buf, uint32\+\_\+t val)
\item 
uint64\+\_\+t \hyperlink{wire_8c_a5d556fa8073c7af780d89187a4a19afa}{nn\+\_\+getll} (const uint8\+\_\+t $\ast$buf)
\item 
void \hyperlink{wire_8c_a32a67e540507100125ae46303bbc8d83}{nn\+\_\+putll} (uint8\+\_\+t $\ast$buf, uint64\+\_\+t val)
\end{DoxyCompactItemize}


\subsection{Function Documentation}
\index{wire.\+c@{wire.\+c}!nn\+\_\+getl@{nn\+\_\+getl}}
\index{nn\+\_\+getl@{nn\+\_\+getl}!wire.\+c@{wire.\+c}}
\subsubsection[{nn\+\_\+getl(const uint8\+\_\+t $\ast$buf)}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t nn\+\_\+getl (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t $\ast$}]{buf}
\end{DoxyParamCaption}
)}\hypertarget{wire_8c_a3230cb84cde247bb990be4852a608b96}{}\label{wire_8c_a3230cb84cde247bb990be4852a608b96}
\index{wire.\+c@{wire.\+c}!nn\+\_\+getll@{nn\+\_\+getll}}
\index{nn\+\_\+getll@{nn\+\_\+getll}!wire.\+c@{wire.\+c}}
\subsubsection[{nn\+\_\+getll(const uint8\+\_\+t $\ast$buf)}]{\setlength{\rightskip}{0pt plus 5cm}uint64\+\_\+t nn\+\_\+getll (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t $\ast$}]{buf}
\end{DoxyParamCaption}
)}\hypertarget{wire_8c_a5d556fa8073c7af780d89187a4a19afa}{}\label{wire_8c_a5d556fa8073c7af780d89187a4a19afa}
\index{wire.\+c@{wire.\+c}!nn\+\_\+gets@{nn\+\_\+gets}}
\index{nn\+\_\+gets@{nn\+\_\+gets}!wire.\+c@{wire.\+c}}
\subsubsection[{nn\+\_\+gets(const uint8\+\_\+t $\ast$buf)}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t nn\+\_\+gets (
\begin{DoxyParamCaption}
\item[{const uint8\+\_\+t $\ast$}]{buf}
\end{DoxyParamCaption}
)}\hypertarget{wire_8c_a10ef4c253acf4398f036532af399a543}{}\label{wire_8c_a10ef4c253acf4398f036532af399a543}
\index{wire.\+c@{wire.\+c}!nn\+\_\+putl@{nn\+\_\+putl}}
\index{nn\+\_\+putl@{nn\+\_\+putl}!wire.\+c@{wire.\+c}}
\subsubsection[{nn\+\_\+putl(uint8\+\_\+t $\ast$buf, uint32\+\_\+t val)}]{\setlength{\rightskip}{0pt plus 5cm}void nn\+\_\+putl (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t $\ast$}]{buf, }
\item[{uint32\+\_\+t}]{val}
\end{DoxyParamCaption}
)}\hypertarget{wire_8c_a7fcc4bc39ba378d0d4024755a98a49ea}{}\label{wire_8c_a7fcc4bc39ba378d0d4024755a98a49ea}
\index{wire.\+c@{wire.\+c}!nn\+\_\+putll@{nn\+\_\+putll}}
\index{nn\+\_\+putll@{nn\+\_\+putll}!wire.\+c@{wire.\+c}}
\subsubsection[{nn\+\_\+putll(uint8\+\_\+t $\ast$buf, uint64\+\_\+t val)}]{\setlength{\rightskip}{0pt plus 5cm}void nn\+\_\+putll (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t $\ast$}]{buf, }
\item[{uint64\+\_\+t}]{val}
\end{DoxyParamCaption}
)}\hypertarget{wire_8c_a32a67e540507100125ae46303bbc8d83}{}\label{wire_8c_a32a67e540507100125ae46303bbc8d83}
\index{wire.\+c@{wire.\+c}!nn\+\_\+puts@{nn\+\_\+puts}}
\index{nn\+\_\+puts@{nn\+\_\+puts}!wire.\+c@{wire.\+c}}
\subsubsection[{nn\+\_\+puts(uint8\+\_\+t $\ast$buf, uint16\+\_\+t val)}]{\setlength{\rightskip}{0pt plus 5cm}void nn\+\_\+puts (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t $\ast$}]{buf, }
\item[{uint16\+\_\+t}]{val}
\end{DoxyParamCaption}
)}\hypertarget{wire_8c_a50ab0b210c0f710da59cc5c99e181a60}{}\label{wire_8c_a50ab0b210c0f710da59cc5c99e181a60}
