Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 11:18:38 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     84.840        0.000                      0                 1554        0.024        0.000                      0                 1554       54.305        0.000                       0                   576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              84.840        0.000                      0                 1550        0.024        0.000                      0                 1550       54.305        0.000                       0                   576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.031        0.000                      0                    4        0.841        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       84.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.840ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.005ns  (logic 5.691ns (21.884%)  route 20.314ns (78.116%))
  Logic Levels:           23  (LUT5=13 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 116.022 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=221, routed)         3.325     8.990    sm/D_states_q[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.114 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.494     9.608    sm/ram_reg_i_128_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  sm/ram_reg_i_113/O
                         net (fo=1, routed)           0.786    10.518    sm/ram_reg_i_113_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.642 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.942    12.584    L_reg/M_sm_ra1[2]
    SLICE_X44Y55         MUXF7 (Prop_muxf7_S_O)       0.276    12.860 r  L_reg/ram_reg_i_40/O
                         net (fo=11, routed)          1.036    13.896    sm/M_alum_a[2]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.299    14.195 r  sm/D_registers_q[7][6]_i_10/O
                         net (fo=1, routed)           0.424    14.620    sm/alum/adder/rca/M_fa_cin[3]
    SLICE_X45Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.744 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=4, routed)           0.565    15.309    sm/alum/adder/rca/M_fa_cin[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.118    15.427 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=4, routed)           0.969    16.396    sm/alum/adder/rca/M_fa_cin[7]
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.326    16.722 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=4, routed)           0.741    17.462    sm/alum/adder/rca/M_fa_cin[9]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.118    17.580 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=4, routed)           0.587    18.168    sm/alum/adder/rca/M_fa_cin[11]
    SLICE_X40Y61         LUT5 (Prop_lut5_I2_O)        0.321    18.489 r  sm/D_registers_q[7][14]_i_7/O
                         net (fo=4, routed)           0.570    19.059    sm/alum/adder/rca/M_fa_cin[13]
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.326    19.385 r  sm/D_registers_q[7][16]_i_7/O
                         net (fo=4, routed)           0.572    19.957    sm/alum/adder/rca/M_fa_cin[15]
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.320    20.277 r  sm/D_registers_q[7][18]_i_7/O
                         net (fo=4, routed)           0.412    20.689    sm/alum/adder/rca/M_fa_cin[17]
    SLICE_X43Y58         LUT5 (Prop_lut5_I2_O)        0.321    21.010 r  sm/D_registers_q[7][20]_i_7/O
                         net (fo=4, routed)           0.834    21.844    sm/alum/adder/rca/M_fa_cin[19]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.332    22.176 r  sm/D_registers_q[7][22]_i_7/O
                         net (fo=4, routed)           0.435    22.611    sm/alum/adder/rca/M_fa_cin[21]
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.117    22.728 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=4, routed)           0.423    23.151    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.342    23.493 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=4, routed)           0.484    23.977    sm/alum/adder/rca/M_fa_cin[25]
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.321    24.298 r  sm/D_registers_q[7][28]_i_6/O
                         net (fo=4, routed)           0.705    25.003    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X49Y59         LUT6 (Prop_lut6_I3_O)        0.332    25.335 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=8, routed)           0.571    25.906    sm/D_states_q_reg[0]_rep__1_0[0]
    SLICE_X46Y60         LUT5 (Prop_lut5_I3_O)        0.124    26.030 f  sm/D_states_q[7]_i_51/O
                         net (fo=1, routed)           0.452    26.482    sm/D_states_q[7]_i_51_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.606 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.815    27.421    sm/D_states_q[7]_i_28_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    27.545 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.292    28.837    sm/D_states_q[7]_i_13_n_0
    SLICE_X54Y52         LUT5 (Prop_lut5_I4_O)        0.150    28.987 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.836    29.823    sm/D_states_q[7]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.348    30.171 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          1.043    31.214    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.507   116.022    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.272   116.294    
                         clock uncertainty           -0.035   116.259    
    SLICE_X58Y57         FDRE (Setup_fdre_C_CE)      -0.205   116.054    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.054    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 84.840    

Slack (MET) :             84.840ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.005ns  (logic 5.691ns (21.884%)  route 20.314ns (78.116%))
  Logic Levels:           23  (LUT5=13 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 116.022 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=221, routed)         3.325     8.990    sm/D_states_q[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.114 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.494     9.608    sm/ram_reg_i_128_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  sm/ram_reg_i_113/O
                         net (fo=1, routed)           0.786    10.518    sm/ram_reg_i_113_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.642 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.942    12.584    L_reg/M_sm_ra1[2]
    SLICE_X44Y55         MUXF7 (Prop_muxf7_S_O)       0.276    12.860 r  L_reg/ram_reg_i_40/O
                         net (fo=11, routed)          1.036    13.896    sm/M_alum_a[2]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.299    14.195 r  sm/D_registers_q[7][6]_i_10/O
                         net (fo=1, routed)           0.424    14.620    sm/alum/adder/rca/M_fa_cin[3]
    SLICE_X45Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.744 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=4, routed)           0.565    15.309    sm/alum/adder/rca/M_fa_cin[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.118    15.427 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=4, routed)           0.969    16.396    sm/alum/adder/rca/M_fa_cin[7]
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.326    16.722 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=4, routed)           0.741    17.462    sm/alum/adder/rca/M_fa_cin[9]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.118    17.580 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=4, routed)           0.587    18.168    sm/alum/adder/rca/M_fa_cin[11]
    SLICE_X40Y61         LUT5 (Prop_lut5_I2_O)        0.321    18.489 r  sm/D_registers_q[7][14]_i_7/O
                         net (fo=4, routed)           0.570    19.059    sm/alum/adder/rca/M_fa_cin[13]
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.326    19.385 r  sm/D_registers_q[7][16]_i_7/O
                         net (fo=4, routed)           0.572    19.957    sm/alum/adder/rca/M_fa_cin[15]
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.320    20.277 r  sm/D_registers_q[7][18]_i_7/O
                         net (fo=4, routed)           0.412    20.689    sm/alum/adder/rca/M_fa_cin[17]
    SLICE_X43Y58         LUT5 (Prop_lut5_I2_O)        0.321    21.010 r  sm/D_registers_q[7][20]_i_7/O
                         net (fo=4, routed)           0.834    21.844    sm/alum/adder/rca/M_fa_cin[19]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.332    22.176 r  sm/D_registers_q[7][22]_i_7/O
                         net (fo=4, routed)           0.435    22.611    sm/alum/adder/rca/M_fa_cin[21]
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.117    22.728 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=4, routed)           0.423    23.151    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.342    23.493 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=4, routed)           0.484    23.977    sm/alum/adder/rca/M_fa_cin[25]
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.321    24.298 r  sm/D_registers_q[7][28]_i_6/O
                         net (fo=4, routed)           0.705    25.003    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X49Y59         LUT6 (Prop_lut6_I3_O)        0.332    25.335 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=8, routed)           0.571    25.906    sm/D_states_q_reg[0]_rep__1_0[0]
    SLICE_X46Y60         LUT5 (Prop_lut5_I3_O)        0.124    26.030 f  sm/D_states_q[7]_i_51/O
                         net (fo=1, routed)           0.452    26.482    sm/D_states_q[7]_i_51_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.606 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.815    27.421    sm/D_states_q[7]_i_28_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    27.545 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.292    28.837    sm/D_states_q[7]_i_13_n_0
    SLICE_X54Y52         LUT5 (Prop_lut5_I4_O)        0.150    28.987 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.836    29.823    sm/D_states_q[7]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.348    30.171 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          1.043    31.214    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.507   116.022    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.272   116.294    
                         clock uncertainty           -0.035   116.259    
    SLICE_X58Y57         FDRE (Setup_fdre_C_CE)      -0.205   116.054    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.054    
                         arrival time                         -31.214    
  -------------------------------------------------------------------
                         slack                                 84.840    

Slack (MET) :             84.981ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.865ns  (logic 5.691ns (22.003%)  route 20.174ns (77.997%))
  Logic Levels:           23  (LUT5=13 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=221, routed)         3.325     8.990    sm/D_states_q[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.114 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.494     9.608    sm/ram_reg_i_128_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  sm/ram_reg_i_113/O
                         net (fo=1, routed)           0.786    10.518    sm/ram_reg_i_113_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.642 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.942    12.584    L_reg/M_sm_ra1[2]
    SLICE_X44Y55         MUXF7 (Prop_muxf7_S_O)       0.276    12.860 r  L_reg/ram_reg_i_40/O
                         net (fo=11, routed)          1.036    13.896    sm/M_alum_a[2]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.299    14.195 r  sm/D_registers_q[7][6]_i_10/O
                         net (fo=1, routed)           0.424    14.620    sm/alum/adder/rca/M_fa_cin[3]
    SLICE_X45Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.744 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=4, routed)           0.565    15.309    sm/alum/adder/rca/M_fa_cin[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.118    15.427 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=4, routed)           0.969    16.396    sm/alum/adder/rca/M_fa_cin[7]
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.326    16.722 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=4, routed)           0.741    17.462    sm/alum/adder/rca/M_fa_cin[9]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.118    17.580 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=4, routed)           0.587    18.168    sm/alum/adder/rca/M_fa_cin[11]
    SLICE_X40Y61         LUT5 (Prop_lut5_I2_O)        0.321    18.489 r  sm/D_registers_q[7][14]_i_7/O
                         net (fo=4, routed)           0.570    19.059    sm/alum/adder/rca/M_fa_cin[13]
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.326    19.385 r  sm/D_registers_q[7][16]_i_7/O
                         net (fo=4, routed)           0.572    19.957    sm/alum/adder/rca/M_fa_cin[15]
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.320    20.277 r  sm/D_registers_q[7][18]_i_7/O
                         net (fo=4, routed)           0.412    20.689    sm/alum/adder/rca/M_fa_cin[17]
    SLICE_X43Y58         LUT5 (Prop_lut5_I2_O)        0.321    21.010 r  sm/D_registers_q[7][20]_i_7/O
                         net (fo=4, routed)           0.834    21.844    sm/alum/adder/rca/M_fa_cin[19]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.332    22.176 r  sm/D_registers_q[7][22]_i_7/O
                         net (fo=4, routed)           0.435    22.611    sm/alum/adder/rca/M_fa_cin[21]
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.117    22.728 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=4, routed)           0.423    23.151    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.342    23.493 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=4, routed)           0.484    23.977    sm/alum/adder/rca/M_fa_cin[25]
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.321    24.298 r  sm/D_registers_q[7][28]_i_6/O
                         net (fo=4, routed)           0.705    25.003    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X49Y59         LUT6 (Prop_lut6_I3_O)        0.332    25.335 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=8, routed)           0.571    25.906    sm/D_states_q_reg[0]_rep__1_0[0]
    SLICE_X46Y60         LUT5 (Prop_lut5_I3_O)        0.124    26.030 f  sm/D_states_q[7]_i_51/O
                         net (fo=1, routed)           0.452    26.482    sm/D_states_q[7]_i_51_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.606 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.815    27.421    sm/D_states_q[7]_i_28_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    27.545 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.292    28.837    sm/D_states_q[7]_i_13_n_0
    SLICE_X54Y52         LUT5 (Prop_lut5_I4_O)        0.150    28.987 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.836    29.823    sm/D_states_q[7]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.348    30.171 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.903    31.074    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y56         FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.508   116.023    sm/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.272   116.295    
                         clock uncertainty           -0.035   116.260    
    SLICE_X58Y56         FDRE (Setup_fdre_C_CE)      -0.205   116.055    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.055    
                         arrival time                         -31.074    
  -------------------------------------------------------------------
                         slack                                 84.981    

Slack (MET) :             84.981ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.865ns  (logic 5.691ns (22.003%)  route 20.174ns (77.997%))
  Logic Levels:           23  (LUT5=13 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=221, routed)         3.325     8.990    sm/D_states_q[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.114 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.494     9.608    sm/ram_reg_i_128_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  sm/ram_reg_i_113/O
                         net (fo=1, routed)           0.786    10.518    sm/ram_reg_i_113_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.642 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.942    12.584    L_reg/M_sm_ra1[2]
    SLICE_X44Y55         MUXF7 (Prop_muxf7_S_O)       0.276    12.860 r  L_reg/ram_reg_i_40/O
                         net (fo=11, routed)          1.036    13.896    sm/M_alum_a[2]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.299    14.195 r  sm/D_registers_q[7][6]_i_10/O
                         net (fo=1, routed)           0.424    14.620    sm/alum/adder/rca/M_fa_cin[3]
    SLICE_X45Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.744 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=4, routed)           0.565    15.309    sm/alum/adder/rca/M_fa_cin[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.118    15.427 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=4, routed)           0.969    16.396    sm/alum/adder/rca/M_fa_cin[7]
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.326    16.722 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=4, routed)           0.741    17.462    sm/alum/adder/rca/M_fa_cin[9]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.118    17.580 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=4, routed)           0.587    18.168    sm/alum/adder/rca/M_fa_cin[11]
    SLICE_X40Y61         LUT5 (Prop_lut5_I2_O)        0.321    18.489 r  sm/D_registers_q[7][14]_i_7/O
                         net (fo=4, routed)           0.570    19.059    sm/alum/adder/rca/M_fa_cin[13]
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.326    19.385 r  sm/D_registers_q[7][16]_i_7/O
                         net (fo=4, routed)           0.572    19.957    sm/alum/adder/rca/M_fa_cin[15]
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.320    20.277 r  sm/D_registers_q[7][18]_i_7/O
                         net (fo=4, routed)           0.412    20.689    sm/alum/adder/rca/M_fa_cin[17]
    SLICE_X43Y58         LUT5 (Prop_lut5_I2_O)        0.321    21.010 r  sm/D_registers_q[7][20]_i_7/O
                         net (fo=4, routed)           0.834    21.844    sm/alum/adder/rca/M_fa_cin[19]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.332    22.176 r  sm/D_registers_q[7][22]_i_7/O
                         net (fo=4, routed)           0.435    22.611    sm/alum/adder/rca/M_fa_cin[21]
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.117    22.728 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=4, routed)           0.423    23.151    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.342    23.493 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=4, routed)           0.484    23.977    sm/alum/adder/rca/M_fa_cin[25]
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.321    24.298 r  sm/D_registers_q[7][28]_i_6/O
                         net (fo=4, routed)           0.705    25.003    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X49Y59         LUT6 (Prop_lut6_I3_O)        0.332    25.335 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=8, routed)           0.571    25.906    sm/D_states_q_reg[0]_rep__1_0[0]
    SLICE_X46Y60         LUT5 (Prop_lut5_I3_O)        0.124    26.030 f  sm/D_states_q[7]_i_51/O
                         net (fo=1, routed)           0.452    26.482    sm/D_states_q[7]_i_51_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.606 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.815    27.421    sm/D_states_q[7]_i_28_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    27.545 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.292    28.837    sm/D_states_q[7]_i_13_n_0
    SLICE_X54Y52         LUT5 (Prop_lut5_I4_O)        0.150    28.987 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.836    29.823    sm/D_states_q[7]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.348    30.171 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.903    31.074    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y56         FDRE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.508   116.023    sm/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.272   116.295    
                         clock uncertainty           -0.035   116.260    
    SLICE_X58Y56         FDRE (Setup_fdre_C_CE)      -0.205   116.055    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.055    
                         arrival time                         -31.074    
  -------------------------------------------------------------------
                         slack                                 84.981    

Slack (MET) :             84.981ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.865ns  (logic 5.691ns (22.003%)  route 20.174ns (77.997%))
  Logic Levels:           23  (LUT5=13 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=221, routed)         3.325     8.990    sm/D_states_q[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.114 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.494     9.608    sm/ram_reg_i_128_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  sm/ram_reg_i_113/O
                         net (fo=1, routed)           0.786    10.518    sm/ram_reg_i_113_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.642 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.942    12.584    L_reg/M_sm_ra1[2]
    SLICE_X44Y55         MUXF7 (Prop_muxf7_S_O)       0.276    12.860 r  L_reg/ram_reg_i_40/O
                         net (fo=11, routed)          1.036    13.896    sm/M_alum_a[2]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.299    14.195 r  sm/D_registers_q[7][6]_i_10/O
                         net (fo=1, routed)           0.424    14.620    sm/alum/adder/rca/M_fa_cin[3]
    SLICE_X45Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.744 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=4, routed)           0.565    15.309    sm/alum/adder/rca/M_fa_cin[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.118    15.427 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=4, routed)           0.969    16.396    sm/alum/adder/rca/M_fa_cin[7]
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.326    16.722 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=4, routed)           0.741    17.462    sm/alum/adder/rca/M_fa_cin[9]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.118    17.580 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=4, routed)           0.587    18.168    sm/alum/adder/rca/M_fa_cin[11]
    SLICE_X40Y61         LUT5 (Prop_lut5_I2_O)        0.321    18.489 r  sm/D_registers_q[7][14]_i_7/O
                         net (fo=4, routed)           0.570    19.059    sm/alum/adder/rca/M_fa_cin[13]
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.326    19.385 r  sm/D_registers_q[7][16]_i_7/O
                         net (fo=4, routed)           0.572    19.957    sm/alum/adder/rca/M_fa_cin[15]
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.320    20.277 r  sm/D_registers_q[7][18]_i_7/O
                         net (fo=4, routed)           0.412    20.689    sm/alum/adder/rca/M_fa_cin[17]
    SLICE_X43Y58         LUT5 (Prop_lut5_I2_O)        0.321    21.010 r  sm/D_registers_q[7][20]_i_7/O
                         net (fo=4, routed)           0.834    21.844    sm/alum/adder/rca/M_fa_cin[19]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.332    22.176 r  sm/D_registers_q[7][22]_i_7/O
                         net (fo=4, routed)           0.435    22.611    sm/alum/adder/rca/M_fa_cin[21]
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.117    22.728 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=4, routed)           0.423    23.151    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.342    23.493 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=4, routed)           0.484    23.977    sm/alum/adder/rca/M_fa_cin[25]
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.321    24.298 r  sm/D_registers_q[7][28]_i_6/O
                         net (fo=4, routed)           0.705    25.003    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X49Y59         LUT6 (Prop_lut6_I3_O)        0.332    25.335 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=8, routed)           0.571    25.906    sm/D_states_q_reg[0]_rep__1_0[0]
    SLICE_X46Y60         LUT5 (Prop_lut5_I3_O)        0.124    26.030 f  sm/D_states_q[7]_i_51/O
                         net (fo=1, routed)           0.452    26.482    sm/D_states_q[7]_i_51_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.606 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.815    27.421    sm/D_states_q[7]_i_28_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    27.545 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.292    28.837    sm/D_states_q[7]_i_13_n_0
    SLICE_X54Y52         LUT5 (Prop_lut5_I4_O)        0.150    28.987 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.836    29.823    sm/D_states_q[7]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.348    30.171 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.903    31.074    sm/D_states_q[7]_i_1_n_0
    SLICE_X58Y56         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.508   116.023    sm/clk_IBUF_BUFG
    SLICE_X58Y56         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.272   116.295    
                         clock uncertainty           -0.035   116.260    
    SLICE_X58Y56         FDSE (Setup_fdse_C_CE)      -0.205   116.055    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.055    
                         arrival time                         -31.074    
  -------------------------------------------------------------------
                         slack                                 84.981    

Slack (MET) :             85.121ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.712ns  (logic 5.691ns (22.133%)  route 20.021ns (77.867%))
  Logic Levels:           23  (LUT5=13 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 116.025 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=221, routed)         3.325     8.990    sm/D_states_q[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.114 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.494     9.608    sm/ram_reg_i_128_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  sm/ram_reg_i_113/O
                         net (fo=1, routed)           0.786    10.518    sm/ram_reg_i_113_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.642 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.942    12.584    L_reg/M_sm_ra1[2]
    SLICE_X44Y55         MUXF7 (Prop_muxf7_S_O)       0.276    12.860 r  L_reg/ram_reg_i_40/O
                         net (fo=11, routed)          1.036    13.896    sm/M_alum_a[2]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.299    14.195 r  sm/D_registers_q[7][6]_i_10/O
                         net (fo=1, routed)           0.424    14.620    sm/alum/adder/rca/M_fa_cin[3]
    SLICE_X45Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.744 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=4, routed)           0.565    15.309    sm/alum/adder/rca/M_fa_cin[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.118    15.427 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=4, routed)           0.969    16.396    sm/alum/adder/rca/M_fa_cin[7]
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.326    16.722 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=4, routed)           0.741    17.462    sm/alum/adder/rca/M_fa_cin[9]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.118    17.580 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=4, routed)           0.587    18.168    sm/alum/adder/rca/M_fa_cin[11]
    SLICE_X40Y61         LUT5 (Prop_lut5_I2_O)        0.321    18.489 r  sm/D_registers_q[7][14]_i_7/O
                         net (fo=4, routed)           0.570    19.059    sm/alum/adder/rca/M_fa_cin[13]
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.326    19.385 r  sm/D_registers_q[7][16]_i_7/O
                         net (fo=4, routed)           0.572    19.957    sm/alum/adder/rca/M_fa_cin[15]
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.320    20.277 r  sm/D_registers_q[7][18]_i_7/O
                         net (fo=4, routed)           0.412    20.689    sm/alum/adder/rca/M_fa_cin[17]
    SLICE_X43Y58         LUT5 (Prop_lut5_I2_O)        0.321    21.010 r  sm/D_registers_q[7][20]_i_7/O
                         net (fo=4, routed)           0.834    21.844    sm/alum/adder/rca/M_fa_cin[19]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.332    22.176 r  sm/D_registers_q[7][22]_i_7/O
                         net (fo=4, routed)           0.435    22.611    sm/alum/adder/rca/M_fa_cin[21]
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.117    22.728 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=4, routed)           0.423    23.151    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.342    23.493 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=4, routed)           0.484    23.977    sm/alum/adder/rca/M_fa_cin[25]
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.321    24.298 r  sm/D_registers_q[7][28]_i_6/O
                         net (fo=4, routed)           0.705    25.003    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X49Y59         LUT6 (Prop_lut6_I3_O)        0.332    25.335 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=8, routed)           0.571    25.906    sm/D_states_q_reg[0]_rep__1_0[0]
    SLICE_X46Y60         LUT5 (Prop_lut5_I3_O)        0.124    26.030 f  sm/D_states_q[7]_i_51/O
                         net (fo=1, routed)           0.452    26.482    sm/D_states_q[7]_i_51_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.606 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.815    27.421    sm/D_states_q[7]_i_28_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    27.545 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.292    28.837    sm/D_states_q[7]_i_13_n_0
    SLICE_X54Y52         LUT5 (Prop_lut5_I4_O)        0.150    28.987 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.836    29.823    sm/D_states_q[7]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.348    30.171 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.750    30.921    sm/D_states_q[7]_i_1_n_0
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.510   116.025    sm/clk_IBUF_BUFG
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.258   116.283    
                         clock uncertainty           -0.035   116.248    
    SLICE_X62Y51         FDSE (Setup_fdse_C_CE)      -0.205   116.043    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.043    
                         arrival time                         -30.921    
  -------------------------------------------------------------------
                         slack                                 85.121    

Slack (MET) :             85.121ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.712ns  (logic 5.691ns (22.133%)  route 20.021ns (77.867%))
  Logic Levels:           23  (LUT5=13 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 116.025 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=221, routed)         3.325     8.990    sm/D_states_q[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.114 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.494     9.608    sm/ram_reg_i_128_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  sm/ram_reg_i_113/O
                         net (fo=1, routed)           0.786    10.518    sm/ram_reg_i_113_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.642 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.942    12.584    L_reg/M_sm_ra1[2]
    SLICE_X44Y55         MUXF7 (Prop_muxf7_S_O)       0.276    12.860 r  L_reg/ram_reg_i_40/O
                         net (fo=11, routed)          1.036    13.896    sm/M_alum_a[2]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.299    14.195 r  sm/D_registers_q[7][6]_i_10/O
                         net (fo=1, routed)           0.424    14.620    sm/alum/adder/rca/M_fa_cin[3]
    SLICE_X45Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.744 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=4, routed)           0.565    15.309    sm/alum/adder/rca/M_fa_cin[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.118    15.427 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=4, routed)           0.969    16.396    sm/alum/adder/rca/M_fa_cin[7]
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.326    16.722 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=4, routed)           0.741    17.462    sm/alum/adder/rca/M_fa_cin[9]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.118    17.580 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=4, routed)           0.587    18.168    sm/alum/adder/rca/M_fa_cin[11]
    SLICE_X40Y61         LUT5 (Prop_lut5_I2_O)        0.321    18.489 r  sm/D_registers_q[7][14]_i_7/O
                         net (fo=4, routed)           0.570    19.059    sm/alum/adder/rca/M_fa_cin[13]
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.326    19.385 r  sm/D_registers_q[7][16]_i_7/O
                         net (fo=4, routed)           0.572    19.957    sm/alum/adder/rca/M_fa_cin[15]
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.320    20.277 r  sm/D_registers_q[7][18]_i_7/O
                         net (fo=4, routed)           0.412    20.689    sm/alum/adder/rca/M_fa_cin[17]
    SLICE_X43Y58         LUT5 (Prop_lut5_I2_O)        0.321    21.010 r  sm/D_registers_q[7][20]_i_7/O
                         net (fo=4, routed)           0.834    21.844    sm/alum/adder/rca/M_fa_cin[19]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.332    22.176 r  sm/D_registers_q[7][22]_i_7/O
                         net (fo=4, routed)           0.435    22.611    sm/alum/adder/rca/M_fa_cin[21]
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.117    22.728 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=4, routed)           0.423    23.151    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.342    23.493 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=4, routed)           0.484    23.977    sm/alum/adder/rca/M_fa_cin[25]
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.321    24.298 r  sm/D_registers_q[7][28]_i_6/O
                         net (fo=4, routed)           0.705    25.003    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X49Y59         LUT6 (Prop_lut6_I3_O)        0.332    25.335 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=8, routed)           0.571    25.906    sm/D_states_q_reg[0]_rep__1_0[0]
    SLICE_X46Y60         LUT5 (Prop_lut5_I3_O)        0.124    26.030 f  sm/D_states_q[7]_i_51/O
                         net (fo=1, routed)           0.452    26.482    sm/D_states_q[7]_i_51_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.606 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.815    27.421    sm/D_states_q[7]_i_28_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    27.545 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.292    28.837    sm/D_states_q[7]_i_13_n_0
    SLICE_X54Y52         LUT5 (Prop_lut5_I4_O)        0.150    28.987 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.836    29.823    sm/D_states_q[7]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.348    30.171 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.750    30.921    sm/D_states_q[7]_i_1_n_0
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.510   116.025    sm/clk_IBUF_BUFG
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.258   116.283    
                         clock uncertainty           -0.035   116.248    
    SLICE_X62Y51         FDSE (Setup_fdse_C_CE)      -0.205   116.043    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.043    
                         arrival time                         -30.921    
  -------------------------------------------------------------------
                         slack                                 85.121    

Slack (MET) :             85.121ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.712ns  (logic 5.691ns (22.133%)  route 20.021ns (77.867%))
  Logic Levels:           23  (LUT5=13 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 116.025 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=221, routed)         3.325     8.990    sm/D_states_q[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.114 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.494     9.608    sm/ram_reg_i_128_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  sm/ram_reg_i_113/O
                         net (fo=1, routed)           0.786    10.518    sm/ram_reg_i_113_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.642 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.942    12.584    L_reg/M_sm_ra1[2]
    SLICE_X44Y55         MUXF7 (Prop_muxf7_S_O)       0.276    12.860 r  L_reg/ram_reg_i_40/O
                         net (fo=11, routed)          1.036    13.896    sm/M_alum_a[2]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.299    14.195 r  sm/D_registers_q[7][6]_i_10/O
                         net (fo=1, routed)           0.424    14.620    sm/alum/adder/rca/M_fa_cin[3]
    SLICE_X45Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.744 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=4, routed)           0.565    15.309    sm/alum/adder/rca/M_fa_cin[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.118    15.427 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=4, routed)           0.969    16.396    sm/alum/adder/rca/M_fa_cin[7]
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.326    16.722 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=4, routed)           0.741    17.462    sm/alum/adder/rca/M_fa_cin[9]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.118    17.580 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=4, routed)           0.587    18.168    sm/alum/adder/rca/M_fa_cin[11]
    SLICE_X40Y61         LUT5 (Prop_lut5_I2_O)        0.321    18.489 r  sm/D_registers_q[7][14]_i_7/O
                         net (fo=4, routed)           0.570    19.059    sm/alum/adder/rca/M_fa_cin[13]
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.326    19.385 r  sm/D_registers_q[7][16]_i_7/O
                         net (fo=4, routed)           0.572    19.957    sm/alum/adder/rca/M_fa_cin[15]
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.320    20.277 r  sm/D_registers_q[7][18]_i_7/O
                         net (fo=4, routed)           0.412    20.689    sm/alum/adder/rca/M_fa_cin[17]
    SLICE_X43Y58         LUT5 (Prop_lut5_I2_O)        0.321    21.010 r  sm/D_registers_q[7][20]_i_7/O
                         net (fo=4, routed)           0.834    21.844    sm/alum/adder/rca/M_fa_cin[19]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.332    22.176 r  sm/D_registers_q[7][22]_i_7/O
                         net (fo=4, routed)           0.435    22.611    sm/alum/adder/rca/M_fa_cin[21]
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.117    22.728 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=4, routed)           0.423    23.151    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.342    23.493 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=4, routed)           0.484    23.977    sm/alum/adder/rca/M_fa_cin[25]
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.321    24.298 r  sm/D_registers_q[7][28]_i_6/O
                         net (fo=4, routed)           0.705    25.003    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X49Y59         LUT6 (Prop_lut6_I3_O)        0.332    25.335 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=8, routed)           0.571    25.906    sm/D_states_q_reg[0]_rep__1_0[0]
    SLICE_X46Y60         LUT5 (Prop_lut5_I3_O)        0.124    26.030 f  sm/D_states_q[7]_i_51/O
                         net (fo=1, routed)           0.452    26.482    sm/D_states_q[7]_i_51_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.606 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.815    27.421    sm/D_states_q[7]_i_28_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    27.545 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.292    28.837    sm/D_states_q[7]_i_13_n_0
    SLICE_X54Y52         LUT5 (Prop_lut5_I4_O)        0.150    28.987 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.836    29.823    sm/D_states_q[7]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.348    30.171 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.750    30.921    sm/D_states_q[7]_i_1_n_0
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.510   116.025    sm/clk_IBUF_BUFG
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.258   116.283    
                         clock uncertainty           -0.035   116.248    
    SLICE_X62Y51         FDSE (Setup_fdse_C_CE)      -0.205   116.043    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.043    
                         arrival time                         -30.921    
  -------------------------------------------------------------------
                         slack                                 85.121    

Slack (MET) :             85.121ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.712ns  (logic 5.691ns (22.133%)  route 20.021ns (77.867%))
  Logic Levels:           23  (LUT5=13 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 116.025 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=221, routed)         3.325     8.990    sm/D_states_q[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.114 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.494     9.608    sm/ram_reg_i_128_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  sm/ram_reg_i_113/O
                         net (fo=1, routed)           0.786    10.518    sm/ram_reg_i_113_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.642 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.942    12.584    L_reg/M_sm_ra1[2]
    SLICE_X44Y55         MUXF7 (Prop_muxf7_S_O)       0.276    12.860 r  L_reg/ram_reg_i_40/O
                         net (fo=11, routed)          1.036    13.896    sm/M_alum_a[2]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.299    14.195 r  sm/D_registers_q[7][6]_i_10/O
                         net (fo=1, routed)           0.424    14.620    sm/alum/adder/rca/M_fa_cin[3]
    SLICE_X45Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.744 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=4, routed)           0.565    15.309    sm/alum/adder/rca/M_fa_cin[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.118    15.427 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=4, routed)           0.969    16.396    sm/alum/adder/rca/M_fa_cin[7]
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.326    16.722 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=4, routed)           0.741    17.462    sm/alum/adder/rca/M_fa_cin[9]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.118    17.580 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=4, routed)           0.587    18.168    sm/alum/adder/rca/M_fa_cin[11]
    SLICE_X40Y61         LUT5 (Prop_lut5_I2_O)        0.321    18.489 r  sm/D_registers_q[7][14]_i_7/O
                         net (fo=4, routed)           0.570    19.059    sm/alum/adder/rca/M_fa_cin[13]
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.326    19.385 r  sm/D_registers_q[7][16]_i_7/O
                         net (fo=4, routed)           0.572    19.957    sm/alum/adder/rca/M_fa_cin[15]
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.320    20.277 r  sm/D_registers_q[7][18]_i_7/O
                         net (fo=4, routed)           0.412    20.689    sm/alum/adder/rca/M_fa_cin[17]
    SLICE_X43Y58         LUT5 (Prop_lut5_I2_O)        0.321    21.010 r  sm/D_registers_q[7][20]_i_7/O
                         net (fo=4, routed)           0.834    21.844    sm/alum/adder/rca/M_fa_cin[19]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.332    22.176 r  sm/D_registers_q[7][22]_i_7/O
                         net (fo=4, routed)           0.435    22.611    sm/alum/adder/rca/M_fa_cin[21]
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.117    22.728 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=4, routed)           0.423    23.151    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.342    23.493 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=4, routed)           0.484    23.977    sm/alum/adder/rca/M_fa_cin[25]
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.321    24.298 r  sm/D_registers_q[7][28]_i_6/O
                         net (fo=4, routed)           0.705    25.003    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X49Y59         LUT6 (Prop_lut6_I3_O)        0.332    25.335 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=8, routed)           0.571    25.906    sm/D_states_q_reg[0]_rep__1_0[0]
    SLICE_X46Y60         LUT5 (Prop_lut5_I3_O)        0.124    26.030 f  sm/D_states_q[7]_i_51/O
                         net (fo=1, routed)           0.452    26.482    sm/D_states_q[7]_i_51_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.606 f  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.815    27.421    sm/D_states_q[7]_i_28_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    27.545 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.292    28.837    sm/D_states_q[7]_i_13_n_0
    SLICE_X54Y52         LUT5 (Prop_lut5_I4_O)        0.150    28.987 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.836    29.823    sm/D_states_q[7]_i_4_n_0
    SLICE_X57Y52         LUT6 (Prop_lut6_I1_O)        0.348    30.171 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.750    30.921    sm/D_states_q[7]_i_1_n_0
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.510   116.025    sm/clk_IBUF_BUFG
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.258   116.283    
                         clock uncertainty           -0.035   116.248    
    SLICE_X62Y51         FDSE (Setup_fdse_C_CE)      -0.205   116.043    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        116.043    
                         arrival time                         -30.921    
  -------------------------------------------------------------------
                         slack                                 85.121    

Slack (MET) :             85.164ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.633ns  (logic 5.658ns (22.074%)  route 19.975ns (77.926%))
  Logic Levels:           24  (LUT5=11 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 116.025 - 111.111 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDSE (Prop_fdse_C_Q)         0.456     5.665 r  sm/D_states_q_reg[5]/Q
                         net (fo=221, routed)         3.325     8.990    sm/D_states_q[5]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.114 r  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.494     9.608    sm/ram_reg_i_128_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  sm/ram_reg_i_113/O
                         net (fo=1, routed)           0.786    10.518    sm/ram_reg_i_113_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I2_O)        0.124    10.642 r  sm/ram_reg_i_53/O
                         net (fo=32, routed)          1.942    12.584    L_reg/M_sm_ra1[2]
    SLICE_X44Y55         MUXF7 (Prop_muxf7_S_O)       0.276    12.860 r  L_reg/ram_reg_i_40/O
                         net (fo=11, routed)          1.036    13.896    sm/M_alum_a[2]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.299    14.195 r  sm/D_registers_q[7][6]_i_10/O
                         net (fo=1, routed)           0.424    14.620    sm/alum/adder/rca/M_fa_cin[3]
    SLICE_X45Y57         LUT5 (Prop_lut5_I2_O)        0.124    14.744 r  sm/D_registers_q[7][6]_i_6/O
                         net (fo=4, routed)           0.565    15.309    sm/alum/adder/rca/M_fa_cin[5]
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.118    15.427 r  sm/D_registers_q[7][8]_i_6/O
                         net (fo=4, routed)           0.969    16.396    sm/alum/adder/rca/M_fa_cin[7]
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.326    16.722 r  sm/D_registers_q[7][10]_i_6/O
                         net (fo=4, routed)           0.741    17.462    sm/alum/adder/rca/M_fa_cin[9]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.118    17.580 r  sm/D_registers_q[7][12]_i_6/O
                         net (fo=4, routed)           0.587    18.168    sm/alum/adder/rca/M_fa_cin[11]
    SLICE_X40Y61         LUT5 (Prop_lut5_I2_O)        0.321    18.489 r  sm/D_registers_q[7][14]_i_7/O
                         net (fo=4, routed)           0.570    19.059    sm/alum/adder/rca/M_fa_cin[13]
    SLICE_X41Y59         LUT5 (Prop_lut5_I2_O)        0.326    19.385 r  sm/D_registers_q[7][16]_i_7/O
                         net (fo=4, routed)           0.572    19.957    sm/alum/adder/rca/M_fa_cin[15]
    SLICE_X41Y58         LUT5 (Prop_lut5_I2_O)        0.320    20.277 r  sm/D_registers_q[7][18]_i_7/O
                         net (fo=4, routed)           0.412    20.689    sm/alum/adder/rca/M_fa_cin[17]
    SLICE_X43Y58         LUT5 (Prop_lut5_I2_O)        0.321    21.010 r  sm/D_registers_q[7][20]_i_7/O
                         net (fo=4, routed)           0.834    21.844    sm/alum/adder/rca/M_fa_cin[19]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.332    22.176 r  sm/D_registers_q[7][22]_i_7/O
                         net (fo=4, routed)           0.435    22.611    sm/alum/adder/rca/M_fa_cin[21]
    SLICE_X46Y59         LUT5 (Prop_lut5_I2_O)        0.117    22.728 r  sm/D_registers_q[7][24]_i_7/O
                         net (fo=4, routed)           0.423    23.151    sm/alum/adder/rca/M_fa_cin[23]
    SLICE_X44Y60         LUT5 (Prop_lut5_I2_O)        0.342    23.493 r  sm/D_registers_q[7][26]_i_7/O
                         net (fo=4, routed)           0.484    23.977    sm/alum/adder/rca/M_fa_cin[25]
    SLICE_X44Y61         LUT5 (Prop_lut5_I2_O)        0.321    24.298 r  sm/D_registers_q[7][28]_i_6/O
                         net (fo=4, routed)           0.708    25.006    sm/alum/adder/rca/M_fa_cin[27]
    SLICE_X49Y59         LUT6 (Prop_lut6_I4_O)        0.332    25.338 r  sm/D_registers_q[7][28]_i_3/O
                         net (fo=2, routed)           0.816    26.154    sm/alum/M_adder_out[28]
    SLICE_X51Y59         LUT6 (Prop_lut6_I1_O)        0.124    26.278 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.661    26.939    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X52Y58         LUT6 (Prop_lut6_I0_O)        0.124    27.063 f  sm/D_states_q[2]_i_7/O
                         net (fo=21, routed)          1.472    28.535    sm/D_states_q[2]_i_7_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I2_O)        0.124    28.659 f  sm/D_states_q[0]_i_33/O
                         net (fo=1, routed)           0.444    29.103    sm/D_states_q[0]_i_33_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.227 r  sm/D_states_q[0]_i_11/O
                         net (fo=1, routed)           0.303    29.530    sm/D_states_q[0]_i_11_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I4_O)        0.124    29.654 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000    29.654    sm/D_states_q[0]_i_3_n_0
    SLICE_X62Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    29.871 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           0.971    30.842    sm/D_states_d__0[0]
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.510   116.025    sm/clk_IBUF_BUFG
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.258   116.283    
                         clock uncertainty           -0.035   116.248    
    SLICE_X62Y51         FDSE (Setup_fdse_C_D)       -0.242   116.006    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.006    
                         arrival time                         -30.842    
  -------------------------------------------------------------------
                         slack                                 85.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.885    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.861    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.885    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.861    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.885    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.861    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.885    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y51         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.861    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.904    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.806    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.904    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.806    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.904    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.806    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.594     1.538    sr3/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.904    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.551    
    SLICE_X64Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.806    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.930    aseg_driver/ctr/D_ctr_q_reg[0]_i_2_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    aseg_driver/ctr/D_ctr_q_reg[4]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    aseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_game_tick_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.231ns (49.163%)  route 0.239ns (50.837%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.596     1.540    gameclk/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  gameclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 f  gameclk/D_last_q_reg/Q
                         net (fo=3, routed)           0.188     1.868    sm/D_last_q_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.913 r  sm/D_game_tick_q_i_5/O
                         net (fo=1, routed)           0.051     1.965    sm/D_game_tick_q_i_5_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I3_O)        0.045     2.010 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     2.010    sm/D_game_tick_q_i_1_n_0
    SLICE_X63Y50         FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.864     2.054    sm/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  sm/D_game_tick_q_reg/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.091     1.900    sm/D_game_tick_q_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y54   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y59   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y61   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X37Y60   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X37Y56   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X37Y57   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X40Y61   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y57   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y57   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y57   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y57   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y57   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y57   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y57   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X56Y57   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y57   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y57   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y57   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y57   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y57   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y57   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y57   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y57   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y57   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X56Y57   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y57   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y57   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.031ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.704ns (15.116%)  route 3.953ns (84.884%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 116.024 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.627     5.211    sm/clk_IBUF_BUFG
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDSE (Prop_fdse_C_Q)         0.456     5.667 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=93, routed)          2.266     7.933    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X54Y54         LUT2 (Prop_lut2_I1_O)        0.124     8.057 r  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.023     9.080    sm/D_stage_q[3]_i_2_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.204 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.665     9.868    fifo_reset_cond/AS[0]
    SLICE_X64Y56         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.509   116.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272   116.296    
                         clock uncertainty           -0.035   116.261    
    SLICE_X64Y56         FDPE (Recov_fdpe_C_PRE)     -0.361   115.900    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.900    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                106.031    

Slack (MET) :             106.031ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.704ns (15.116%)  route 3.953ns (84.884%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 116.024 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.627     5.211    sm/clk_IBUF_BUFG
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDSE (Prop_fdse_C_Q)         0.456     5.667 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=93, routed)          2.266     7.933    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X54Y54         LUT2 (Prop_lut2_I1_O)        0.124     8.057 r  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.023     9.080    sm/D_stage_q[3]_i_2_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.204 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.665     9.868    fifo_reset_cond/AS[0]
    SLICE_X64Y56         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.509   116.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272   116.296    
                         clock uncertainty           -0.035   116.261    
    SLICE_X64Y56         FDPE (Recov_fdpe_C_PRE)     -0.361   115.900    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.900    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                106.031    

Slack (MET) :             106.031ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.704ns (15.116%)  route 3.953ns (84.884%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 116.024 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.627     5.211    sm/clk_IBUF_BUFG
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDSE (Prop_fdse_C_Q)         0.456     5.667 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=93, routed)          2.266     7.933    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X54Y54         LUT2 (Prop_lut2_I1_O)        0.124     8.057 r  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.023     9.080    sm/D_stage_q[3]_i_2_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.204 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.665     9.868    fifo_reset_cond/AS[0]
    SLICE_X64Y56         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.509   116.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272   116.296    
                         clock uncertainty           -0.035   116.261    
    SLICE_X64Y56         FDPE (Recov_fdpe_C_PRE)     -0.361   115.900    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.900    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                106.031    

Slack (MET) :             106.031ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.704ns (15.116%)  route 3.953ns (84.884%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 116.024 - 111.111 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.627     5.211    sm/clk_IBUF_BUFG
    SLICE_X62Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDSE (Prop_fdse_C_Q)         0.456     5.667 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=93, routed)          2.266     7.933    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X54Y54         LUT2 (Prop_lut2_I1_O)        0.124     8.057 r  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.023     9.080    sm/D_stage_q[3]_i_2_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.124     9.204 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.665     9.868    fifo_reset_cond/AS[0]
    SLICE_X64Y56         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.509   116.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272   116.296    
                         clock uncertainty           -0.035   116.261    
    SLICE_X64Y56         FDPE (Recov_fdpe_C_PRE)     -0.361   115.900    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.900    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                106.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.025%)  route 0.622ns (76.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          0.292     1.969    sm/D_states_q_reg[2]_rep_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.014 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.330     2.344    fifo_reset_cond/AS[0]
    SLICE_X64Y56         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.863     2.053    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X64Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     1.503    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.025%)  route 0.622ns (76.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          0.292     1.969    sm/D_states_q_reg[2]_rep_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.014 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.330     2.344    fifo_reset_cond/AS[0]
    SLICE_X64Y56         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.863     2.053    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X64Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     1.503    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.025%)  route 0.622ns (76.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          0.292     1.969    sm/D_states_q_reg[2]_rep_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.014 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.330     2.344    fifo_reset_cond/AS[0]
    SLICE_X64Y56         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.863     2.053    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X64Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     1.503    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.025%)  route 0.622ns (76.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          0.292     1.969    sm/D_states_q_reg[2]_rep_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I4_O)        0.045     2.014 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.330     2.344    fifo_reset_cond/AS[0]
    SLICE_X64Y56         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.863     2.053    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X64Y56         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X64Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     1.503    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.841    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.114ns  (logic 11.064ns (31.510%)  route 24.049ns (68.490%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.322     6.976    L_reg/M_sm_pac[10]
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.152     7.128 r  L_reg/L_14b7b96c_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.841     7.968    L_reg/L_14b7b96c_remainder0_carry_i_21_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.326     8.294 f  L_reg/L_14b7b96c_remainder0_carry_i_17/O
                         net (fo=4, routed)           1.124     9.418    L_reg/L_14b7b96c_remainder0_carry_i_17_n_0
    SLICE_X35Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.542 f  L_reg/L_14b7b96c_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.845    10.387    L_reg/L_14b7b96c_remainder0_carry_i_19_n_0
    SLICE_X35Y58         LUT4 (Prop_lut4_I2_O)        0.152    10.539 r  L_reg/L_14b7b96c_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.995    11.534    L_reg/L_14b7b96c_remainder0_carry__0_i_10_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I2_O)        0.332    11.866 r  L_reg/L_14b7b96c_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.866    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X34Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.242 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.242    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.565 f  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.034    13.598    L_reg/L_14b7b96c_remainder0[9]
    SLICE_X31Y59         LUT5 (Prop_lut5_I1_O)        0.306    13.904 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.838    14.742    L_reg/i__carry__1_i_10_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124    14.866 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.831    15.697    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.821 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.956    16.778    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.152    16.930 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.740    17.669    L_reg/i__carry_i_20__0_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I1_O)        0.350    18.019 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.857    18.876    L_reg/i__carry_i_11_n_0
    SLICE_X31Y54         LUT2 (Prop_lut2_I1_O)        0.328    19.204 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    19.815    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X30Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.335 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.335    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.452    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.691 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.114    21.805    L_reg/L_14b7b96c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y54         LUT5 (Prop_lut5_I1_O)        0.301    22.106 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.539    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y54         LUT5 (Prop_lut5_I0_O)        0.124    22.663 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.579    23.242    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124    23.366 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.029    24.396    L_reg/i__carry_i_13_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I1_O)        0.124    24.520 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.952    25.472    L_reg/i__carry_i_18_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.596 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.457    26.053    L_reg/i__carry_i_13_n_0
    SLICE_X31Y51         LUT3 (Prop_lut3_I1_O)        0.150    26.203 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.672    26.875    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y52         LUT5 (Prop_lut5_I0_O)        0.326    27.201 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.201    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.734 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.734    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.851 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.851    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.070 f  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    28.929    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X31Y54         LUT6 (Prop_lut6_I1_O)        0.295    29.224 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    29.637    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.761 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    30.590    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I1_O)        0.124    30.714 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.949    31.663    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.787 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.261    33.047    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    33.171 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.510    36.681    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.250 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.250    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.939ns  (logic 11.302ns (32.347%)  route 23.637ns (67.653%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.322     6.976    L_reg/M_sm_pac[10]
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.152     7.128 r  L_reg/L_14b7b96c_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.841     7.968    L_reg/L_14b7b96c_remainder0_carry_i_21_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.326     8.294 f  L_reg/L_14b7b96c_remainder0_carry_i_17/O
                         net (fo=4, routed)           1.124     9.418    L_reg/L_14b7b96c_remainder0_carry_i_17_n_0
    SLICE_X35Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.542 f  L_reg/L_14b7b96c_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.845    10.387    L_reg/L_14b7b96c_remainder0_carry_i_19_n_0
    SLICE_X35Y58         LUT4 (Prop_lut4_I2_O)        0.152    10.539 r  L_reg/L_14b7b96c_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.995    11.534    L_reg/L_14b7b96c_remainder0_carry__0_i_10_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I2_O)        0.332    11.866 r  L_reg/L_14b7b96c_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.866    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X34Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.242 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.242    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.565 f  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.034    13.598    L_reg/L_14b7b96c_remainder0[9]
    SLICE_X31Y59         LUT5 (Prop_lut5_I1_O)        0.306    13.904 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.838    14.742    L_reg/i__carry__1_i_10_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124    14.866 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.831    15.697    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.821 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.956    16.778    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.152    16.930 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.740    17.669    L_reg/i__carry_i_20__0_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I1_O)        0.350    18.019 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.857    18.876    L_reg/i__carry_i_11_n_0
    SLICE_X31Y54         LUT2 (Prop_lut2_I1_O)        0.328    19.204 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    19.815    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X30Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.335 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.335    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.452    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.691 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.114    21.805    L_reg/L_14b7b96c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y54         LUT5 (Prop_lut5_I1_O)        0.301    22.106 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.539    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y54         LUT5 (Prop_lut5_I0_O)        0.124    22.663 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.579    23.242    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124    23.366 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.029    24.396    L_reg/i__carry_i_13_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I1_O)        0.124    24.520 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.952    25.472    L_reg/i__carry_i_18_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.596 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.457    26.053    L_reg/i__carry_i_13_n_0
    SLICE_X31Y51         LUT3 (Prop_lut3_I1_O)        0.150    26.203 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.672    26.875    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y52         LUT5 (Prop_lut5_I0_O)        0.326    27.201 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.201    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.734 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.734    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.851 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.851    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.070 f  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    28.929    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X31Y54         LUT6 (Prop_lut6_I1_O)        0.295    29.224 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    29.637    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.761 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    30.590    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I1_O)        0.124    30.714 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.949    31.663    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.787 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.261    33.047    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X28Y52         LUT4 (Prop_lut4_I2_O)        0.152    33.199 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.098    36.297    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.075 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.075    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.741ns  (logic 12.210ns (35.144%)  route 22.532ns (64.856%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.903     7.457    L_reg/M_sm_pbc[8]
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.325     7.782 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.437     8.219    L_reg/i__carry_i_14__3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.332     8.551 f  L_reg/L_14b7b96c_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.100     9.651    L_reg/L_14b7b96c_remainder0_carry_i_16__0_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.152     9.803 f  L_reg/L_14b7b96c_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.472    L_reg/L_14b7b96c_remainder0_carry_i_19__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I3_O)        0.360    10.832 r  L_reg/L_14b7b96c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.815    11.647    L_reg/L_14b7b96c_remainder0_carry_i_10__0_n_0
    SLICE_X38Y52         LUT4 (Prop_lut4_I1_O)        0.326    11.973 r  L_reg/L_14b7b96c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.973    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.506 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.506    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.623    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.862 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.850    13.712    L_reg/L_14b7b96c_remainder0_1[10]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.301    14.013 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.169    15.182    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124    15.306 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.741    16.047    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.171 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.201    17.372    L_reg/i__carry_i_16__2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.152    17.524 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.729    18.253    L_reg/i__carry_i_20__2_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I1_O)        0.350    18.603 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.821    19.424    L_reg/i__carry_i_11__1_n_0
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.328    19.752 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.323    20.076    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.583 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.583    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.697 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.697    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.031 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.818    21.848    L_reg/L_14b7b96c_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.303    22.151 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.808    22.959    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.083 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.962    24.045    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.124    24.169 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.855    25.024    L_reg/i__carry_i_13__1_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.152    25.176 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.484    25.660    L_reg/i__carry_i_18__1_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.326    25.986 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.825    26.810    L_reg/i__carry_i_13__1_n_0
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.152    26.962 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.611    27.573    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.326    27.899 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.899    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.432 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.432    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.549 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.549    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.864 f  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.723    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.307    30.030 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.295    30.325    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.124    30.449 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    31.279    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    31.403 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.835    32.238    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.124    32.362 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.072    33.434    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.152    33.586 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.521    36.107    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    39.876 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.876    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.735ns  (logic 11.275ns (32.459%)  route 23.461ns (67.541%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.322     6.976    L_reg/M_sm_pac[10]
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.152     7.128 r  L_reg/L_14b7b96c_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.841     7.968    L_reg/L_14b7b96c_remainder0_carry_i_21_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.326     8.294 f  L_reg/L_14b7b96c_remainder0_carry_i_17/O
                         net (fo=4, routed)           1.124     9.418    L_reg/L_14b7b96c_remainder0_carry_i_17_n_0
    SLICE_X35Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.542 f  L_reg/L_14b7b96c_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.845    10.387    L_reg/L_14b7b96c_remainder0_carry_i_19_n_0
    SLICE_X35Y58         LUT4 (Prop_lut4_I2_O)        0.152    10.539 r  L_reg/L_14b7b96c_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.995    11.534    L_reg/L_14b7b96c_remainder0_carry__0_i_10_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I2_O)        0.332    11.866 r  L_reg/L_14b7b96c_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.866    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X34Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.242 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.242    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.565 f  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.034    13.598    L_reg/L_14b7b96c_remainder0[9]
    SLICE_X31Y59         LUT5 (Prop_lut5_I1_O)        0.306    13.904 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.838    14.742    L_reg/i__carry__1_i_10_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124    14.866 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.831    15.697    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.821 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.956    16.778    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.152    16.930 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.740    17.669    L_reg/i__carry_i_20__0_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I1_O)        0.350    18.019 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.857    18.876    L_reg/i__carry_i_11_n_0
    SLICE_X31Y54         LUT2 (Prop_lut2_I1_O)        0.328    19.204 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    19.815    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X30Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.335 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.335    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.452    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.691 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.114    21.805    L_reg/L_14b7b96c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y54         LUT5 (Prop_lut5_I1_O)        0.301    22.106 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.539    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y54         LUT5 (Prop_lut5_I0_O)        0.124    22.663 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.579    23.242    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124    23.366 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.029    24.396    L_reg/i__carry_i_13_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I1_O)        0.124    24.520 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.952    25.472    L_reg/i__carry_i_18_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.596 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.457    26.053    L_reg/i__carry_i_13_n_0
    SLICE_X31Y51         LUT3 (Prop_lut3_I1_O)        0.150    26.203 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.672    26.875    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y52         LUT5 (Prop_lut5_I0_O)        0.326    27.201 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.201    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.734 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.734    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.851 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.851    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.070 f  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    28.929    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X31Y54         LUT6 (Prop_lut6_I1_O)        0.295    29.224 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    29.637    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.761 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    30.590    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I1_O)        0.124    30.714 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.949    31.663    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.787 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.295    33.082    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.150    33.232 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.887    36.119    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    39.872 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.872    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.627ns  (logic 11.215ns (32.388%)  route 23.412ns (67.612%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.322     6.976    L_reg/M_sm_pac[10]
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.152     7.128 r  L_reg/L_14b7b96c_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.841     7.968    L_reg/L_14b7b96c_remainder0_carry_i_21_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.326     8.294 f  L_reg/L_14b7b96c_remainder0_carry_i_17/O
                         net (fo=4, routed)           1.124     9.418    L_reg/L_14b7b96c_remainder0_carry_i_17_n_0
    SLICE_X35Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.542 f  L_reg/L_14b7b96c_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.845    10.387    L_reg/L_14b7b96c_remainder0_carry_i_19_n_0
    SLICE_X35Y58         LUT4 (Prop_lut4_I2_O)        0.152    10.539 r  L_reg/L_14b7b96c_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.995    11.534    L_reg/L_14b7b96c_remainder0_carry__0_i_10_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I2_O)        0.332    11.866 r  L_reg/L_14b7b96c_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.866    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X34Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.242 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.242    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.565 f  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.034    13.598    L_reg/L_14b7b96c_remainder0[9]
    SLICE_X31Y59         LUT5 (Prop_lut5_I1_O)        0.306    13.904 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.838    14.742    L_reg/i__carry__1_i_10_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124    14.866 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.831    15.697    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.821 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.956    16.778    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.152    16.930 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.740    17.669    L_reg/i__carry_i_20__0_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I1_O)        0.350    18.019 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.857    18.876    L_reg/i__carry_i_11_n_0
    SLICE_X31Y54         LUT2 (Prop_lut2_I1_O)        0.328    19.204 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    19.815    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X30Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.335 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.335    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.452    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.691 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.114    21.805    L_reg/L_14b7b96c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y54         LUT5 (Prop_lut5_I1_O)        0.301    22.106 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.539    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y54         LUT5 (Prop_lut5_I0_O)        0.124    22.663 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.579    23.242    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124    23.366 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.029    24.396    L_reg/i__carry_i_13_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I1_O)        0.124    24.520 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.952    25.472    L_reg/i__carry_i_18_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.596 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.457    26.053    L_reg/i__carry_i_13_n_0
    SLICE_X31Y51         LUT3 (Prop_lut3_I1_O)        0.150    26.203 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.672    26.875    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y52         LUT5 (Prop_lut5_I0_O)        0.326    27.201 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.201    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.734 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.734    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.851 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.851    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.070 f  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    28.929    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X31Y54         LUT6 (Prop_lut6_I1_O)        0.295    29.224 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    29.637    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.761 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    30.590    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I1_O)        0.124    30.714 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.949    31.663    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.787 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.051    32.838    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I2_O)        0.116    32.954 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.083    36.036    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    39.763 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.763    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.556ns  (logic 11.956ns (34.598%)  route 22.600ns (65.402%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.903     7.457    L_reg/M_sm_pbc[8]
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.325     7.782 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.437     8.219    L_reg/i__carry_i_14__3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.332     8.551 f  L_reg/L_14b7b96c_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.100     9.651    L_reg/L_14b7b96c_remainder0_carry_i_16__0_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.152     9.803 f  L_reg/L_14b7b96c_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.472    L_reg/L_14b7b96c_remainder0_carry_i_19__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I3_O)        0.360    10.832 r  L_reg/L_14b7b96c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.815    11.647    L_reg/L_14b7b96c_remainder0_carry_i_10__0_n_0
    SLICE_X38Y52         LUT4 (Prop_lut4_I1_O)        0.326    11.973 r  L_reg/L_14b7b96c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.973    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.506 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.506    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.623    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.862 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.850    13.712    L_reg/L_14b7b96c_remainder0_1[10]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.301    14.013 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.169    15.182    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124    15.306 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.741    16.047    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.171 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.201    17.372    L_reg/i__carry_i_16__2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.152    17.524 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.729    18.253    L_reg/i__carry_i_20__2_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I1_O)        0.350    18.603 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.821    19.424    L_reg/i__carry_i_11__1_n_0
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.328    19.752 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.323    20.076    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.583 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.583    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.697 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.697    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.031 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.818    21.848    L_reg/L_14b7b96c_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.303    22.151 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.808    22.959    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.083 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.962    24.045    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.124    24.169 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.855    25.024    L_reg/i__carry_i_13__1_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.152    25.176 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.484    25.660    L_reg/i__carry_i_18__1_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.326    25.986 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.825    26.810    L_reg/i__carry_i_13__1_n_0
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.152    26.962 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.611    27.573    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.326    27.899 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.899    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.432 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.432    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.549 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.549    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.864 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.723    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.307    30.030 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.295    30.325    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.124    30.449 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    31.279    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    31.403 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.337    31.740    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I4_O)        0.124    31.864 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.462    33.326    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I1_O)        0.124    33.450 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.697    36.147    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.691 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.691    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.537ns  (logic 11.790ns (34.136%)  route 22.748ns (65.864%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.524     7.116    L_reg/M_sm_timer[8]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.150     7.266 r  L_reg/L_14b7b96c_remainder0_carry_i_26__1/O
                         net (fo=1, routed)           0.452     7.718    L_reg/L_14b7b96c_remainder0_carry_i_26__1_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I4_O)        0.328     8.046 f  L_reg/L_14b7b96c_remainder0_carry_i_13__1/O
                         net (fo=8, routed)           1.431     9.478    L_reg/L_14b7b96c_remainder0_carry_i_13__1_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I1_O)        0.152     9.630 f  L_reg/L_14b7b96c_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.669    10.298    L_reg/L_14b7b96c_remainder0_carry_i_19__1_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I3_O)        0.360    10.658 r  L_reg/L_14b7b96c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.529    L_reg/L_14b7b96c_remainder0_carry_i_10__1_n_0
    SLICE_X40Y44         LUT4 (Prop_lut4_I1_O)        0.326    11.855 r  L_reg/L_14b7b96c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.855    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.495 r  timerseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.959    13.454    L_reg/L_14b7b96c_remainder0_3[3]
    SLICE_X40Y47         LUT4 (Prop_lut4_I1_O)        0.306    13.760 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.437    15.197    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I3_O)        0.124    15.321 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.469    15.790    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X39Y45         LUT5 (Prop_lut5_I3_O)        0.118    15.908 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.049    16.957    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I4_O)        0.352    17.309 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.816    18.125    L_reg/i__carry_i_19__3_n_0
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.352    18.477 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.968    19.445    L_reg/i__carry_i_11__3_n_0
    SLICE_X45Y45         LUT2 (Prop_lut2_I1_O)        0.328    19.773 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.338    20.111    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X43Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.618 r  timerseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.618    timerseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.732 r  timerseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.732    timerseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.066 f  timerseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.826    21.892    L_reg/L_14b7b96c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X45Y47         LUT5 (Prop_lut5_I4_O)        0.303    22.195 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.641    22.836    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.124    22.960 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.797    23.757    L_reg/i__carry_i_14__1_0
    SLICE_X47Y45         LUT3 (Prop_lut3_I0_O)        0.124    23.881 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    24.561    L_reg/i__carry_i_25__3_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124    24.685 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.672    25.357    L_reg/i__carry_i_20__3_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I2_O)        0.124    25.481 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.575    26.056    L_reg/i__carry_i_13__3_n_0
    SLICE_X45Y45         LUT3 (Prop_lut3_I1_O)        0.153    26.209 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    26.713    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X44Y45         LUT5 (Prop_lut5_I0_O)        0.327    27.040 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.040    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.590 r  timerseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.590    timerseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.704 r  timerseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.704    timerseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.017 r  timerseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.858    28.875    timerseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.306    29.181 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    29.474    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124    29.598 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.305    29.903    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I2_O)        0.124    30.027 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.811    30.838    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I5_O)        0.124    30.962 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.354    32.316    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y49         LUT4 (Prop_lut4_I1_O)        0.146    32.462 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.449    35.911    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    39.673 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.673    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.536ns  (logic 12.149ns (35.177%)  route 22.387ns (64.823%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.903     7.457    L_reg/M_sm_pbc[8]
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.325     7.782 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.437     8.219    L_reg/i__carry_i_14__3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.332     8.551 f  L_reg/L_14b7b96c_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.100     9.651    L_reg/L_14b7b96c_remainder0_carry_i_16__0_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.152     9.803 f  L_reg/L_14b7b96c_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.472    L_reg/L_14b7b96c_remainder0_carry_i_19__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I3_O)        0.360    10.832 r  L_reg/L_14b7b96c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.815    11.647    L_reg/L_14b7b96c_remainder0_carry_i_10__0_n_0
    SLICE_X38Y52         LUT4 (Prop_lut4_I1_O)        0.326    11.973 r  L_reg/L_14b7b96c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.973    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.506 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.506    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.623    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.862 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.850    13.712    L_reg/L_14b7b96c_remainder0_1[10]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.301    14.013 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.169    15.182    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124    15.306 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.741    16.047    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.171 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.201    17.372    L_reg/i__carry_i_16__2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.152    17.524 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.729    18.253    L_reg/i__carry_i_20__2_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I1_O)        0.350    18.603 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.821    19.424    L_reg/i__carry_i_11__1_n_0
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.328    19.752 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.323    20.076    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.583 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.583    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.697 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.697    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.031 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.818    21.848    L_reg/L_14b7b96c_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.303    22.151 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.808    22.959    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.083 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.962    24.045    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.124    24.169 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.855    25.024    L_reg/i__carry_i_13__1_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.152    25.176 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.484    25.660    L_reg/i__carry_i_18__1_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.326    25.986 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.825    26.810    L_reg/i__carry_i_13__1_n_0
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.152    26.962 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.611    27.573    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.326    27.899 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.899    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.432 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.432    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.549 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.549    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.864 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.723    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.307    30.030 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.295    30.325    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.124    30.449 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    31.279    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    31.403 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.337    31.740    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I4_O)        0.124    31.864 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.462    33.326    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.150    33.476 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.485    35.960    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    39.671 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.671    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.532ns  (logic 11.957ns (34.626%)  route 22.575ns (65.374%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.903     7.457    L_reg/M_sm_pbc[8]
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.325     7.782 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.437     8.219    L_reg/i__carry_i_14__3_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.332     8.551 f  L_reg/L_14b7b96c_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.100     9.651    L_reg/L_14b7b96c_remainder0_carry_i_16__0_n_0
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.152     9.803 f  L_reg/L_14b7b96c_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.472    L_reg/L_14b7b96c_remainder0_carry_i_19__0_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I3_O)        0.360    10.832 r  L_reg/L_14b7b96c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.815    11.647    L_reg/L_14b7b96c_remainder0_carry_i_10__0_n_0
    SLICE_X38Y52         LUT4 (Prop_lut4_I1_O)        0.326    11.973 r  L_reg/L_14b7b96c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.973    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.506 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.506    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.623 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.623    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.862 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.850    13.712    L_reg/L_14b7b96c_remainder0_1[10]
    SLICE_X40Y53         LUT5 (Prop_lut5_I0_O)        0.301    14.013 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.169    15.182    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I0_O)        0.124    15.306 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.741    16.047    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.171 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           1.201    17.372    L_reg/i__carry_i_16__2_n_0
    SLICE_X39Y50         LUT3 (Prop_lut3_I0_O)        0.152    17.524 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.729    18.253    L_reg/i__carry_i_20__2_n_0
    SLICE_X38Y50         LUT3 (Prop_lut3_I1_O)        0.350    18.603 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.821    19.424    L_reg/i__carry_i_11__1_n_0
    SLICE_X43Y50         LUT2 (Prop_lut2_I1_O)        0.328    19.752 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.323    20.076    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.583 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.583    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.697 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.697    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.031 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.818    21.848    L_reg/L_14b7b96c_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.303    22.151 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.808    22.959    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X43Y51         LUT5 (Prop_lut5_I0_O)        0.124    23.083 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.962    24.045    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.124    24.169 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.855    25.024    L_reg/i__carry_i_13__1_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.152    25.176 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.484    25.660    L_reg/i__carry_i_18__1_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.326    25.986 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.825    26.810    L_reg/i__carry_i_13__1_n_0
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.152    26.962 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.611    27.573    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.326    27.899 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.899    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.432 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.432    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.549 r  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.549    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.864 f  bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.723    bseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.307    30.030 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.295    30.325    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.124    30.449 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.830    31.279    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.124    31.403 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.835    32.238    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I3_O)        0.124    32.362 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.089    33.451    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y47         LUT4 (Prop_lut4_I2_O)        0.124    33.575 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.547    36.122    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.667 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.667    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.453ns  (logic 11.032ns (32.021%)  route 23.421ns (67.979%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  L_reg/D_registers_q_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  L_reg/D_registers_q_reg[2][10]/Q
                         net (fo=12, routed)          1.322     6.976    L_reg/M_sm_pac[10]
    SLICE_X33Y58         LUT3 (Prop_lut3_I0_O)        0.152     7.128 r  L_reg/L_14b7b96c_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.841     7.968    L_reg/L_14b7b96c_remainder0_carry_i_21_n_0
    SLICE_X33Y56         LUT6 (Prop_lut6_I5_O)        0.326     8.294 f  L_reg/L_14b7b96c_remainder0_carry_i_17/O
                         net (fo=4, routed)           1.124     9.418    L_reg/L_14b7b96c_remainder0_carry_i_17_n_0
    SLICE_X35Y58         LUT3 (Prop_lut3_I2_O)        0.124     9.542 f  L_reg/L_14b7b96c_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.845    10.387    L_reg/L_14b7b96c_remainder0_carry_i_19_n_0
    SLICE_X35Y58         LUT4 (Prop_lut4_I2_O)        0.152    10.539 r  L_reg/L_14b7b96c_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.995    11.534    L_reg/L_14b7b96c_remainder0_carry__0_i_10_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I2_O)        0.332    11.866 r  L_reg/L_14b7b96c_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.866    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X34Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.242 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.242    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__0_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.565 f  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.034    13.598    L_reg/L_14b7b96c_remainder0[9]
    SLICE_X31Y59         LUT5 (Prop_lut5_I1_O)        0.306    13.904 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.838    14.742    L_reg/i__carry__1_i_10_n_0
    SLICE_X31Y58         LUT4 (Prop_lut4_I0_O)        0.124    14.866 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.831    15.697    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.821 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.956    16.778    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.152    16.930 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.740    17.669    L_reg/i__carry_i_20__0_n_0
    SLICE_X30Y59         LUT3 (Prop_lut3_I1_O)        0.350    18.019 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.857    18.876    L_reg/i__carry_i_11_n_0
    SLICE_X31Y54         LUT2 (Prop_lut2_I1_O)        0.328    19.204 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    19.815    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X30Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.335 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.335    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.452 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.452    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.691 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.114    21.805    L_reg/L_14b7b96c_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y54         LUT5 (Prop_lut5_I1_O)        0.301    22.106 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.539    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y54         LUT5 (Prop_lut5_I0_O)        0.124    22.663 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.579    23.242    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__0/i__carry__0_0
    SLICE_X29Y53         LUT2 (Prop_lut2_I0_O)        0.124    23.366 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.029    24.396    L_reg/i__carry_i_13_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I1_O)        0.124    24.520 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.952    25.472    L_reg/i__carry_i_18_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I5_O)        0.124    25.596 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.457    26.053    L_reg/i__carry_i_13_n_0
    SLICE_X31Y51         LUT3 (Prop_lut3_I1_O)        0.150    26.203 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.672    26.875    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y52         LUT5 (Prop_lut5_I0_O)        0.326    27.201 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.201    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.734 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.734    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.851 r  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.851    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.070 f  aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    28.929    aseg_driver/decimal_renderer/L_14b7b96c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X31Y54         LUT6 (Prop_lut6_I1_O)        0.295    29.224 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    29.637    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I1_O)        0.124    29.761 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.829    30.590    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I1_O)        0.124    30.714 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.949    31.663    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.124    31.787 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.051    32.838    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X30Y51         LUT4 (Prop_lut4_I3_O)        0.124    32.962 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.091    36.053    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    39.589 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.589    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.433ns (77.252%)  route 0.422ns (22.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.148     1.684 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.422     2.106    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.391 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.391    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.350ns (67.589%)  route 0.647ns (32.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.647     2.296    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.504 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.504    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.406ns (69.764%)  route 0.609ns (30.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.609     2.277    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.519 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.519    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_118968997[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.994ns  (logic 1.460ns (73.233%)  route 0.534ns (26.767%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.592     1.536    forLoop_idx_0_118968997[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  forLoop_idx_0_118968997[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_118968997[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.076     1.753    forLoop_idx_0_118968997[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X64Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  forLoop_idx_0_118968997[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.850    forLoop_idx_0_118968997[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X64Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.895 r  forLoop_idx_0_118968997[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=10, routed)          0.406     2.301    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.530 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.530    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_756715693[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.458ns (72.971%)  route 0.540ns (27.029%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.591     1.535    forLoop_idx_0_756715693[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_756715693[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_756715693[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.075     1.751    forLoop_idx_0_756715693[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X63Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  forLoop_idx_0_756715693[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.848    forLoop_idx_0_756715693[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X63Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.893 r  forLoop_idx_0_756715693[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.413     2.306    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.532 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.532    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_756715693[0].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.457ns (69.761%)  route 0.631ns (30.239%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.590     1.534    forLoop_idx_0_756715693[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_756715693[0].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_756715693[0].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.128     1.803    forLoop_idx_0_756715693[0].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.848 r  forLoop_idx_0_756715693[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.054     1.902    forLoop_idx_0_756715693[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.947 r  forLoop_idx_0_756715693[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=12, routed)          0.449     2.396    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.622 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.622    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.373ns (63.821%)  route 0.778ns (36.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.778     2.421    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.653 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.653    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_756715693[3].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.454ns (65.575%)  route 0.763ns (34.425%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.588     1.532    forLoop_idx_0_756715693[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  forLoop_idx_0_756715693[3].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_756715693[3].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.752    forLoop_idx_0_756715693[3].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  forLoop_idx_0_756715693[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.857    forLoop_idx_0_756715693[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X58Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.902 r  forLoop_idx_0_756715693[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.625     2.526    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.749 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.749    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.502ns (65.844%)  route 0.779ns (34.156%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=9, routed)           0.110     1.755    display/D_pixel_idx_q_reg_n_0_[9]
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.049     1.804 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.669     2.473    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.312     3.784 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.784    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.458ns (63.861%)  route 0.825ns (36.139%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X49Y62         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDRE (Prop_fdre_C_Q)         0.128     1.633 f  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=18, routed)          0.199     1.832    display/D_pixel_idx_q_reg_n_0_[6]
    SLICE_X49Y62         LUT1 (Prop_lut1_I0_O)        0.099     1.931 r  display/mataddr_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.626     2.557    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.787 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.787    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_756715693[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.184ns  (logic 1.502ns (28.976%)  route 3.682ns (71.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.682     5.184    forLoop_idx_0_756715693[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_756715693[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.506     4.910    forLoop_idx_0_756715693[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_756715693[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_756715693[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.940ns  (logic 1.500ns (30.364%)  route 3.440ns (69.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.440     4.940    forLoop_idx_0_756715693[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_756715693[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.505     4.909    forLoop_idx_0_756715693[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_756715693[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_756715693[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.488ns (30.407%)  route 3.405ns (69.593%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.405     4.892    forLoop_idx_0_756715693[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_756715693[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.503     4.907    forLoop_idx_0_756715693[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  forLoop_idx_0_756715693[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_756715693[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.764ns  (logic 1.490ns (31.268%)  route 3.275ns (68.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.275     4.764    forLoop_idx_0_756715693[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_756715693[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.440     4.844    forLoop_idx_0_756715693[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_756715693[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 1.496ns (39.875%)  route 2.255ns (60.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.255     3.751    reset_cond/AS[0]
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 1.496ns (39.875%)  route 2.255ns (60.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.255     3.751    reset_cond/AS[0]
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 1.496ns (39.875%)  route 2.255ns (60.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.255     3.751    reset_cond/AS[0]
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 1.496ns (39.875%)  route 2.255ns (60.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.255     3.751    reset_cond/AS[0]
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.751ns  (logic 1.496ns (39.875%)  route 2.255ns (60.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.255     3.751    reset_cond/AS[0]
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.458ns  (logic 1.493ns (43.189%)  route 1.964ns (56.811%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.964     3.458    cond_butt_next_play/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         1.505     4.909    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_118968997[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.230ns (34.261%)  route 0.441ns (65.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.441     0.671    forLoop_idx_0_118968997[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_118968997[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.862     2.052    forLoop_idx_0_118968997[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_118968997[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_118968997[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.236ns (28.104%)  route 0.604ns (71.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.604     0.839    forLoop_idx_0_118968997[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X62Y49         FDRE                                         r  forLoop_idx_0_118968997[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.867     2.057    forLoop_idx_0_118968997[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  forLoop_idx_0_118968997[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.261ns (24.231%)  route 0.816ns (75.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.816     1.077    cond_butt_next_play/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.860     2.049    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.263ns (22.059%)  route 0.930ns (77.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.930     1.193    reset_cond/AS[0]
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.263ns (22.059%)  route 0.930ns (77.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.930     1.193    reset_cond/AS[0]
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.263ns (22.059%)  route 0.930ns (77.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.930     1.193    reset_cond/AS[0]
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.263ns (22.059%)  route 0.930ns (77.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.930     1.193    reset_cond/AS[0]
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.263ns (22.059%)  route 0.930ns (77.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.930     1.193    reset_cond/AS[0]
    SLICE_X64Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_756715693[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.257ns (14.520%)  route 1.516ns (85.480%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.516     1.773    forLoop_idx_0_756715693[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_756715693[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.832     2.022    forLoop_idx_0_756715693[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_756715693[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_756715693[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.268ns (14.585%)  route 1.567ns (85.415%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.567     1.834    forLoop_idx_0_756715693[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_756715693[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=575, routed)         0.860     2.049    forLoop_idx_0_756715693[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_756715693[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





