-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Mon Dec 17 16:21:15 2018
-- Host        : ASUSANTI running 64-bit major release  (build 9200)
-- Command     : write_vhdl -mode funcsim -nolib -force -file {C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y
--               Vivado/ArtificialNeuron/ArtificialNeuron.sim/sim_1/synth/func/xsim/Neural_Network_tb_func_synth.vhd}
-- Design      : Neural_Network
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Twos_complement_input is
  port (
    b_trans : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end Twos_complement_input;

architecture STRUCTURE of Twos_complement_input is
  signal p_trans_i_39_n_0 : STD_LOGIC;
  signal p_trans_i_40_n_0 : STD_LOGIC;
  signal p_trans_i_41_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_trans_i_21 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of p_trans_i_22 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of p_trans_i_23 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of p_trans_i_34 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of p_trans_i_40 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of p_trans_i_41 : label is "soft_lutpair78";
begin
p_trans_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66AE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(6),
      I3 => p_trans_i_39_n_0,
      O => b_trans(5)
    );
p_trans_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FF0"
    )
        port map (
      I0 => p_trans_i_39_n_0,
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(6),
      O => b_trans(6)
    );
p_trans_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF1F0F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(4),
      I3 => p_trans_i_40_n_0,
      I4 => Q(7),
      O => b_trans(4)
    );
p_trans_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333ECCCCCCCE"
    )
        port map (
      I0 => p_trans_i_41_n_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(7),
      O => b_trans(3)
    );
p_trans_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0FF2F0F0F0F2"
    )
        port map (
      I0 => p_trans_i_41_n_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(7),
      O => b_trans(2)
    );
p_trans_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF02FF00FF02"
    )
        port map (
      I0 => p_trans_i_41_n_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(7),
      O => b_trans(1)
    );
p_trans_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => p_trans_i_41_n_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => b_trans(0)
    );
p_trans_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => p_trans_i_39_n_0
    );
p_trans_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => p_trans_i_40_n_0
    );
p_trans_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(4),
      O => p_trans_i_41_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Twos_complement_input_1 is
  port (
    C : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Twos_complement_input_1 : entity is "Twos_complement_input";
end Twos_complement_input_1;

architecture STRUCTURE of Twos_complement_input_1 is
  signal p_trans_i_10_n_0 : STD_LOGIC;
  signal p_trans_i_11_n_0 : STD_LOGIC;
  signal p_trans_i_8_n_0 : STD_LOGIC;
  signal p_trans_i_9_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_trans_i_8 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of p_trans_i_9 : label is "soft_lutpair39";
begin
p_trans_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FF0"
    )
        port map (
      I0 => p_trans_i_8_n_0,
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(6),
      O => C(6)
    );
p_trans_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => p_trans_i_10_n_0
    );
p_trans_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(4),
      O => p_trans_i_11_n_0
    );
p_trans_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66AE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(6),
      I3 => p_trans_i_8_n_0,
      O => C(5)
    );
p_trans_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF1F0F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(4),
      I3 => p_trans_i_9_n_0,
      I4 => Q(7),
      O => C(4)
    );
p_trans_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF01FF00FF00"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(3),
      I4 => p_trans_i_10_n_0,
      I5 => Q(7),
      O => C(3)
    );
p_trans_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0FF2F0F0F0F2"
    )
        port map (
      I0 => p_trans_i_11_n_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(7),
      O => C(2)
    );
p_trans_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF02FF02FF02"
    )
        port map (
      I0 => p_trans_i_11_n_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(7),
      O => C(1)
    );
p_trans_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => p_trans_i_11_n_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => C(0)
    );
p_trans_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => p_trans_i_8_n_0
    );
p_trans_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => p_trans_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Twos_complement_input_3 is
  port (
    C : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of Twos_complement_input_3 : entity is "Twos_complement_input";
end Twos_complement_input_3;

architecture STRUCTURE of Twos_complement_input_3 is
  signal p_trans_i_10_n_0 : STD_LOGIC;
  signal p_trans_i_11_n_0 : STD_LOGIC;
  signal p_trans_i_8_n_0 : STD_LOGIC;
  signal p_trans_i_9_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_trans_i_8 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of p_trans_i_9 : label is "soft_lutpair0";
begin
p_trans_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FF0"
    )
        port map (
      I0 => p_trans_i_8_n_0,
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(6),
      O => C(6)
    );
p_trans_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => p_trans_i_10_n_0
    );
p_trans_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(5),
      I3 => Q(4),
      O => p_trans_i_11_n_0
    );
p_trans_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"66AE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(7),
      I2 => Q(6),
      I3 => p_trans_i_8_n_0,
      O => C(5)
    );
p_trans_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF1F0F0"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(4),
      I3 => p_trans_i_9_n_0,
      I4 => Q(7),
      O => C(4)
    );
p_trans_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF01FF00FF00"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(3),
      I4 => p_trans_i_10_n_0,
      I5 => Q(7),
      O => C(3)
    );
p_trans_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0FF2F0F0F0F2"
    )
        port map (
      I0 => p_trans_i_11_n_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(7),
      O => C(2)
    );
p_trans_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF02FF02FF02"
    )
        port map (
      I0 => p_trans_i_11_n_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(7),
      O => C(1)
    );
p_trans_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => p_trans_i_11_n_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => C(0)
    );
p_trans_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => p_trans_i_8_n_0
    );
p_trans_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => p_trans_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a21__blk_mem_gen_prim_wrapper_init\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a21__blk_mem_gen_prim_wrapper_init\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_weights_a21__blk_mem_gen_prim_wrapper_init\;

architecture STRUCTURE of \ROM_weights_a21__blk_mem_gen_prim_wrapper_init\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000010101010101010102000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"00000",
      ADDRARDADDR(8 downto 5) => addra(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 9) => B"00000",
      ADDRBWRADDR(8 downto 5) => addra(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\,
      DOADO(9 downto 8) => douta(3 downto 2),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\,
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\,
      DOBDO(9 downto 8) => douta(7 downto 6),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\,
      DOBDO(1 downto 0) => douta(5 downto 4),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rsta,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a22__blk_mem_gen_prim_wrapper_init\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a22__blk_mem_gen_prim_wrapper_init\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_weights_a22__blk_mem_gen_prim_wrapper_init\;

architecture STRUCTURE of \ROM_weights_a22__blk_mem_gen_prim_wrapper_init\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000020202030202020300020203",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"00000",
      ADDRARDADDR(8 downto 5) => addra(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 9) => B"00000",
      ADDRBWRADDR(8 downto 5) => addra(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\,
      DOADO(9 downto 8) => douta(3 downto 2),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\,
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\,
      DOBDO(9 downto 8) => douta(7 downto 6),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\,
      DOBDO(1 downto 0) => douta(5 downto 4),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rsta,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a31__blk_mem_gen_prim_wrapper_init\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a31__blk_mem_gen_prim_wrapper_init\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_weights_a31__blk_mem_gen_prim_wrapper_init\;

architecture STRUCTURE of \ROM_weights_a31__blk_mem_gen_prim_wrapper_init\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000010101010101010103010101",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"00000",
      ADDRARDADDR(8 downto 5) => addra(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 9) => B"00000",
      ADDRBWRADDR(8 downto 5) => addra(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3\,
      DOADO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4\,
      DOADO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5\,
      DOADO(9 downto 8) => douta(3 downto 2),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11\,
      DOADO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12\,
      DOADO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13\,
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21\,
      DOBDO(9 downto 8) => douta(7 downto 6),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28\,
      DOBDO(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29\,
      DOBDO(1 downto 0) => douta(5 downto 4),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => rsta,
      RSTRAMB => rsta,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dadda_multi is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \count_reg_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    finish : in STD_LOGIC;
    finished_reg_reg : in STD_LOGIC;
    \input_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end dadda_multi;

architecture STRUCTURE of dadda_multi is
  signal \OUTPUT/p_0_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \OUTPUT/plusOp\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal and_8b050_out : STD_LOGIC;
  signal and_8b059_out : STD_LOGIC;
  signal and_8b068_out : STD_LOGIC;
  signal and_8b069_out : STD_LOGIC;
  signal b_trans : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_reg_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg[12]_i_2__1_n_1\ : STD_LOGIC;
  signal \p_reg_reg[12]_i_2__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \p_reg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \p_reg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \p_reg_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg[4]_i_2__1_n_1\ : STD_LOGIC;
  signal \p_reg_reg[4]_i_2__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \p_reg_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \p_reg_reg[8]_i_2__1_n_1\ : STD_LOGIC;
  signal \p_reg_reg[8]_i_2__1_n_2\ : STD_LOGIC;
  signal \p_reg_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal p_trans_i_25_n_0 : STD_LOGIC;
  signal p_trans_i_26_n_0 : STD_LOGIC;
  signal p_trans_i_27_n_0 : STD_LOGIC;
  signal p_trans_i_28_n_0 : STD_LOGIC;
  signal p_trans_i_29_n_0 : STD_LOGIC;
  signal p_trans_i_30_n_0 : STD_LOGIC;
  signal p_trans_i_32_n_0 : STD_LOGIC;
  signal p_trans_i_35_n_0 : STD_LOGIC;
  signal p_trans_i_36_n_0 : STD_LOGIC;
  signal p_trans_i_37_n_0 : STD_LOGIC;
  signal p_trans_i_38_n_0 : STD_LOGIC;
  signal p_trans_n_100 : STD_LOGIC;
  signal p_trans_n_101 : STD_LOGIC;
  signal p_trans_n_102 : STD_LOGIC;
  signal p_trans_n_103 : STD_LOGIC;
  signal p_trans_n_104 : STD_LOGIC;
  signal p_trans_n_105 : STD_LOGIC;
  signal p_trans_n_90 : STD_LOGIC;
  signal p_trans_n_91 : STD_LOGIC;
  signal p_trans_n_92 : STD_LOGIC;
  signal p_trans_n_93 : STD_LOGIC;
  signal p_trans_n_94 : STD_LOGIC;
  signal p_trans_n_95 : STD_LOGIC;
  signal p_trans_n_96 : STD_LOGIC;
  signal p_trans_n_97 : STD_LOGIC;
  signal p_trans_n_98 : STD_LOGIC;
  signal p_trans_n_99 : STD_LOGIC;
  signal s4_1 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal s4_2 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal \NLW_p_reg_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_trans_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_trans_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_trans_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_trans_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_trans_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_trans : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_trans_i_28 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of p_trans_i_32 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of p_trans_i_35 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of p_trans_i_37 : label is "soft_lutpair81";
begin
INPUT_B: entity work.Twos_complement_input
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      b_trans(6 downto 0) => b_trans(6 downto 0)
    );
\p_reg[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => p_trans_n_105,
      I2 => finish,
      I3 => finished_reg_reg,
      O => D(0)
    );
\p_reg[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(10),
      I2 => p_trans_n_95,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(10)
    );
\p_reg[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(11),
      I2 => p_trans_n_94,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(11)
    );
\p_reg[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(12),
      I2 => p_trans_n_93,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(12)
    );
\p_reg[12]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_93,
      O => \OUTPUT/p_0_in\(12)
    );
\p_reg[12]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_94,
      O => \OUTPUT/p_0_in\(11)
    );
\p_reg[12]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_95,
      O => \OUTPUT/p_0_in\(10)
    );
\p_reg[12]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_96,
      O => \OUTPUT/p_0_in\(9)
    );
\p_reg[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(13),
      I2 => p_trans_n_92,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(13)
    );
\p_reg[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(14),
      I2 => p_trans_n_91,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(14)
    );
\p_reg[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(15),
      I2 => p_trans_n_90,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(15)
    );
\p_reg[15]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_90,
      O => \OUTPUT/p_0_in\(15)
    );
\p_reg[15]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_91,
      O => \OUTPUT/p_0_in\(14)
    );
\p_reg[15]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_92,
      O => \OUTPUT/p_0_in\(13)
    );
\p_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(1),
      I2 => p_trans_n_104,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(1)
    );
\p_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(2),
      I2 => p_trans_n_103,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(2)
    );
\p_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(3),
      I2 => p_trans_n_102,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(3)
    );
\p_reg[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(4),
      I2 => p_trans_n_101,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(4)
    );
\p_reg[4]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_105,
      O => \OUTPUT/p_0_in\(0)
    );
\p_reg[4]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_101,
      O => \OUTPUT/p_0_in\(4)
    );
\p_reg[4]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_102,
      O => \OUTPUT/p_0_in\(3)
    );
\p_reg[4]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_103,
      O => \OUTPUT/p_0_in\(2)
    );
\p_reg[4]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_104,
      O => \OUTPUT/p_0_in\(1)
    );
\p_reg[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(5),
      I2 => p_trans_n_100,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(5)
    );
\p_reg[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(6),
      I2 => p_trans_n_99,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(6)
    );
\p_reg[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(7),
      I2 => p_trans_n_98,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(7)
    );
\p_reg[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(8),
      I2 => p_trans_n_97,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(8)
    );
\p_reg[8]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_97,
      O => \OUTPUT/p_0_in\(8)
    );
\p_reg[8]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_98,
      O => \OUTPUT/p_0_in\(7)
    );
\p_reg[8]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_99,
      O => \OUTPUT/p_0_in\(6)
    );
\p_reg[8]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_100,
      O => \OUTPUT/p_0_in\(5)
    );
\p_reg[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => \count_reg_reg[2]\,
      I1 => \OUTPUT/plusOp\(9),
      I2 => p_trans_n_96,
      I3 => Q(7),
      I4 => finish,
      I5 => finished_reg_reg,
      O => D(9)
    );
\p_reg_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg[8]_i_2__1_n_0\,
      CO(3) => \p_reg_reg[12]_i_2__1_n_0\,
      CO(2) => \p_reg_reg[12]_i_2__1_n_1\,
      CO(1) => \p_reg_reg[12]_i_2__1_n_2\,
      CO(0) => \p_reg_reg[12]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \OUTPUT/plusOp\(12 downto 9),
      S(3 downto 0) => \OUTPUT/p_0_in\(12 downto 9)
    );
\p_reg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg[12]_i_2__1_n_0\,
      CO(3 downto 2) => \NLW_p_reg_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_reg_reg[15]_i_3_n_2\,
      CO(0) => \p_reg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_p_reg_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \OUTPUT/plusOp\(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \OUTPUT/p_0_in\(15 downto 13)
    );
\p_reg_reg[4]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg[4]_i_2__1_n_0\,
      CO(2) => \p_reg_reg[4]_i_2__1_n_1\,
      CO(1) => \p_reg_reg[4]_i_2__1_n_2\,
      CO(0) => \p_reg_reg[4]_i_2__1_n_3\,
      CYINIT => \OUTPUT/p_0_in\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \OUTPUT/plusOp\(4 downto 1),
      S(3 downto 0) => \OUTPUT/p_0_in\(4 downto 1)
    );
\p_reg_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg[4]_i_2__1_n_0\,
      CO(3) => \p_reg_reg[8]_i_2__1_n_0\,
      CO(2) => \p_reg_reg[8]_i_2__1_n_1\,
      CO(1) => \p_reg_reg[8]_i_2__1_n_2\,
      CO(0) => \p_reg_reg[8]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \OUTPUT/plusOp\(8 downto 5),
      S(3 downto 0) => \OUTPUT/p_0_in\(8 downto 5)
    );
p_trans: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_trans_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 3) => s4_2(9 downto 3),
      B(2) => and_8b050_out,
      B(1) => and_8b059_out,
      B(0) => '0',
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_trans_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 11) => B"0000000000000000000000000000000000000",
      C(10 downto 2) => s4_1(10 downto 2),
      C(1) => and_8b069_out,
      C(0) => and_8b068_out,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_trans_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_trans_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_trans_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110011",
      OVERFLOW => NLW_p_trans_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_trans_P_UNCONNECTED(47 downto 16),
      P(15) => p_trans_n_90,
      P(14) => p_trans_n_91,
      P(13) => p_trans_n_92,
      P(12) => p_trans_n_93,
      P(11) => p_trans_n_94,
      P(10) => p_trans_n_95,
      P(9) => p_trans_n_96,
      P(8) => p_trans_n_97,
      P(7) => p_trans_n_98,
      P(6) => p_trans_n_99,
      P(5) => p_trans_n_100,
      P(4) => p_trans_n_101,
      P(3) => p_trans_n_102,
      P(2) => p_trans_n_103,
      P(1) => p_trans_n_104,
      P(0) => p_trans_n_105,
      PATTERNBDETECT => NLW_p_trans_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_trans_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_trans_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_trans_UNDERFLOW_UNCONNECTED
    );
p_trans_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800800008000000"
    )
        port map (
      I0 => \input_reg_reg[3]\(1),
      I1 => b_trans(5),
      I2 => \input_reg_reg[3]\(3),
      I3 => b_trans(6),
      I4 => \input_reg_reg[3]\(2),
      I5 => b_trans(4),
      O => s4_2(9)
    );
p_trans_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => b_trans(5),
      I1 => \input_reg_reg[3]\(3),
      I2 => b_trans(6),
      I3 => \input_reg_reg[3]\(2),
      O => s4_1(10)
    );
p_trans_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F008000"
    )
        port map (
      I0 => b_trans(4),
      I1 => \input_reg_reg[3]\(2),
      I2 => b_trans(5),
      I3 => \input_reg_reg[3]\(3),
      I4 => b_trans(6),
      O => s4_1(9)
    );
p_trans_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D70060C0B7C0C0C0"
    )
        port map (
      I0 => \input_reg_reg[3]\(1),
      I1 => b_trans(5),
      I2 => \input_reg_reg[3]\(3),
      I3 => b_trans(6),
      I4 => \input_reg_reg[3]\(2),
      I5 => b_trans(4),
      O => s4_1(8)
    );
p_trans_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => p_trans_i_25_n_0,
      I1 => \input_reg_reg[3]\(3),
      I2 => b_trans(3),
      I3 => p_trans_i_26_n_0,
      I4 => p_trans_i_27_n_0,
      O => s4_1(7)
    );
p_trans_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800080007FFF"
    )
        port map (
      I0 => \input_reg_reg[3]\(2),
      I1 => b_trans(4),
      I2 => \input_reg_reg[3]\(1),
      I3 => b_trans(3),
      I4 => p_trans_i_38_n_0,
      I5 => p_trans_i_29_n_0,
      O => s4_1(6)
    );
p_trans_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A6A6A959595"
    )
        port map (
      I0 => p_trans_i_30_n_0,
      I1 => b_trans(2),
      I2 => \input_reg_reg[3]\(3),
      I3 => b_trans(5),
      I4 => \input_reg_reg[3]\(0),
      I5 => p_trans_i_32_n_0,
      O => s4_1(5)
    );
p_trans_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955555556AAAAAAA"
    )
        port map (
      I0 => p_trans_i_35_n_0,
      I1 => \input_reg_reg[3]\(3),
      I2 => b_trans(1),
      I3 => b_trans(0),
      I4 => \input_reg_reg[3]\(2),
      I5 => p_trans_i_36_n_0,
      O => s4_1(4)
    );
p_trans_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787878"
    )
        port map (
      I0 => b_trans(3),
      I1 => \input_reg_reg[3]\(0),
      I2 => p_trans_i_37_n_0,
      I3 => \input_reg_reg[3]\(1),
      I4 => b_trans(2),
      O => s4_1(3)
    );
p_trans_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CA0"
    )
        port map (
      I0 => \input_reg_reg[3]\(1),
      I1 => b_trans(0),
      I2 => b_trans(1),
      I3 => \input_reg_reg[3]\(2),
      O => s4_1(2)
    );
p_trans_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_reg_reg[3]\(1),
      I1 => b_trans(0),
      O => and_8b069_out
    );
p_trans_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000080FF"
    )
        port map (
      I0 => b_trans(3),
      I1 => \input_reg_reg[3]\(3),
      I2 => p_trans_i_25_n_0,
      I3 => p_trans_i_26_n_0,
      I4 => p_trans_i_27_n_0,
      O => s4_2(8)
    );
p_trans_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_reg_reg[3]\(0),
      I1 => b_trans(0),
      O => and_8b068_out
    );
p_trans_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => b_trans(5),
      I1 => \input_reg_reg[3]\(1),
      I2 => \input_reg_reg[3]\(0),
      I3 => b_trans(6),
      I4 => \input_reg_reg[3]\(2),
      I5 => b_trans(4),
      O => p_trans_i_25_n_0
    );
p_trans_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07777FFF7FFF7FFF"
    )
        port map (
      I0 => b_trans(4),
      I1 => \input_reg_reg[3]\(2),
      I2 => b_trans(6),
      I3 => \input_reg_reg[3]\(0),
      I4 => \input_reg_reg[3]\(1),
      I5 => b_trans(5),
      O => p_trans_i_26_n_0
    );
p_trans_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => b_trans(6),
      I1 => \input_reg_reg[3]\(1),
      I2 => \input_reg_reg[3]\(3),
      I3 => b_trans(4),
      I4 => \input_reg_reg[3]\(2),
      I5 => b_trans(5),
      O => p_trans_i_27_n_0
    );
p_trans_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_reg_reg[3]\(2),
      I1 => b_trans(4),
      O => p_trans_i_28_n_0
    );
p_trans_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"077F7F7F"
    )
        port map (
      I0 => \input_reg_reg[3]\(0),
      I1 => b_trans(5),
      I2 => p_trans_i_32_n_0,
      I3 => \input_reg_reg[3]\(3),
      I4 => b_trans(2),
      O => p_trans_i_29_n_0
    );
p_trans_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28000000FA787878"
    )
        port map (
      I0 => b_trans(3),
      I1 => \input_reg_reg[3]\(3),
      I2 => p_trans_i_25_n_0,
      I3 => p_trans_i_28_n_0,
      I4 => \input_reg_reg[3]\(1),
      I5 => p_trans_i_29_n_0,
      O => s4_2(7)
    );
p_trans_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07777FFF7FFF7FFF"
    )
        port map (
      I0 => \input_reg_reg[3]\(1),
      I1 => b_trans(3),
      I2 => \input_reg_reg[3]\(2),
      I3 => b_trans(2),
      I4 => b_trans(1),
      I5 => \input_reg_reg[3]\(3),
      O => p_trans_i_30_n_0
    );
p_trans_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => b_trans(3),
      I1 => \input_reg_reg[3]\(2),
      I2 => b_trans(4),
      I3 => \input_reg_reg[3]\(1),
      O => p_trans_i_32_n_0
    );
p_trans_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \input_reg_reg[3]\(0),
      I1 => b_trans(4),
      O => p_trans_i_35_n_0
    );
p_trans_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => b_trans(3),
      I1 => \input_reg_reg[3]\(1),
      I2 => \input_reg_reg[3]\(2),
      I3 => b_trans(2),
      I4 => b_trans(1),
      I5 => \input_reg_reg[3]\(3),
      O => p_trans_i_36_n_0
    );
p_trans_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \input_reg_reg[3]\(2),
      I1 => b_trans(1),
      I2 => b_trans(0),
      I3 => \input_reg_reg[3]\(3),
      O => p_trans_i_37_n_0
    );
p_trans_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => b_trans(3),
      I1 => \input_reg_reg[3]\(3),
      I2 => p_trans_i_25_n_0,
      O => p_trans_i_38_n_0
    );
p_trans_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4015151515404040"
    )
        port map (
      I0 => p_trans_i_30_n_0,
      I1 => b_trans(2),
      I2 => \input_reg_reg[3]\(3),
      I3 => b_trans(5),
      I4 => \input_reg_reg[3]\(0),
      I5 => p_trans_i_32_n_0,
      O => s4_2(6)
    );
p_trans_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080008000FFFF"
    )
        port map (
      I0 => \input_reg_reg[3]\(3),
      I1 => b_trans(1),
      I2 => b_trans(0),
      I3 => \input_reg_reg[3]\(2),
      I4 => p_trans_i_35_n_0,
      I5 => p_trans_i_36_n_0,
      O => s4_2(5)
    );
p_trans_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888000"
    )
        port map (
      I0 => \input_reg_reg[3]\(0),
      I1 => b_trans(3),
      I2 => b_trans(2),
      I3 => \input_reg_reg[3]\(1),
      I4 => p_trans_i_37_n_0,
      O => s4_2(4)
    );
p_trans_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \input_reg_reg[3]\(2),
      I1 => b_trans(1),
      I2 => b_trans(0),
      I3 => \input_reg_reg[3]\(1),
      O => s4_2(3)
    );
p_trans_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \input_reg_reg[3]\(0),
      I1 => b_trans(2),
      O => and_8b050_out
    );
p_trans_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => b_trans(1),
      I1 => \input_reg_reg[3]\(0),
      O => and_8b059_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dadda_multi_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    started_reg_reg : in STD_LOGIC;
    start_IBUF : in STD_LOGIC;
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dadda_multi_0 : entity is "dadda_multi";
end dadda_multi_0;

architecture STRUCTURE of dadda_multi_0 is
  signal \OUTPUT/p_0_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \OUTPUT/plusOp\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal b_trans : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_reg_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \p_reg_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \p_reg_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \p_reg_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal p_trans_n_100 : STD_LOGIC;
  signal p_trans_n_101 : STD_LOGIC;
  signal p_trans_n_102 : STD_LOGIC;
  signal p_trans_n_103 : STD_LOGIC;
  signal p_trans_n_104 : STD_LOGIC;
  signal p_trans_n_105 : STD_LOGIC;
  signal p_trans_n_90 : STD_LOGIC;
  signal p_trans_n_91 : STD_LOGIC;
  signal p_trans_n_92 : STD_LOGIC;
  signal p_trans_n_93 : STD_LOGIC;
  signal p_trans_n_94 : STD_LOGIC;
  signal p_trans_n_95 : STD_LOGIC;
  signal p_trans_n_96 : STD_LOGIC;
  signal p_trans_n_97 : STD_LOGIC;
  signal p_trans_n_98 : STD_LOGIC;
  signal p_trans_n_99 : STD_LOGIC;
  signal \NLW_p_reg_reg[15]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg[15]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_trans_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_trans_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_trans_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_trans_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_trans_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_trans : label is "{SYNTH-13 {cell *THIS*}}";
begin
INPUT_B: entity work.Twos_complement_input_1
     port map (
      C(6 downto 0) => b_trans(6 downto 0),
      Q(7 downto 0) => Q(7 downto 0)
    );
\p_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_trans_n_105,
      I1 => started_reg_reg,
      I2 => start_IBUF,
      O => D(0)
    );
\p_reg[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(10),
      I1 => p_trans_n_95,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(10)
    );
\p_reg[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(11),
      I1 => p_trans_n_94,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(11)
    );
\p_reg[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(12),
      I1 => p_trans_n_93,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(12)
    );
\p_reg[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_93,
      O => \OUTPUT/p_0_in\(12)
    );
\p_reg[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_94,
      O => \OUTPUT/p_0_in\(11)
    );
\p_reg[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_95,
      O => \OUTPUT/p_0_in\(10)
    );
\p_reg[12]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_96,
      O => \OUTPUT/p_0_in\(9)
    );
\p_reg[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(13),
      I1 => p_trans_n_92,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(13)
    );
\p_reg[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(14),
      I1 => p_trans_n_91,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(14)
    );
\p_reg[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(15),
      I1 => p_trans_n_90,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(15)
    );
\p_reg[15]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_90,
      O => \OUTPUT/p_0_in\(15)
    );
\p_reg[15]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_91,
      O => \OUTPUT/p_0_in\(14)
    );
\p_reg[15]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_92,
      O => \OUTPUT/p_0_in\(13)
    );
\p_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(1),
      I1 => p_trans_n_104,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(1)
    );
\p_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(2),
      I1 => p_trans_n_103,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(2)
    );
\p_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(3),
      I1 => p_trans_n_102,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(3)
    );
\p_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(4),
      I1 => p_trans_n_101,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(4)
    );
\p_reg[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_105,
      O => \OUTPUT/p_0_in\(0)
    );
\p_reg[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_101,
      O => \OUTPUT/p_0_in\(4)
    );
\p_reg[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_102,
      O => \OUTPUT/p_0_in\(3)
    );
\p_reg[4]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_103,
      O => \OUTPUT/p_0_in\(2)
    );
\p_reg[4]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_104,
      O => \OUTPUT/p_0_in\(1)
    );
\p_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(5),
      I1 => p_trans_n_100,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(5)
    );
\p_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(6),
      I1 => p_trans_n_99,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(6)
    );
\p_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(7),
      I1 => p_trans_n_98,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(7)
    );
\p_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(8),
      I1 => p_trans_n_97,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(8)
    );
\p_reg[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_97,
      O => \OUTPUT/p_0_in\(8)
    );
\p_reg[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_98,
      O => \OUTPUT/p_0_in\(7)
    );
\p_reg[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_99,
      O => \OUTPUT/p_0_in\(6)
    );
\p_reg[8]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_100,
      O => \OUTPUT/p_0_in\(5)
    );
\p_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(9),
      I1 => p_trans_n_96,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(9)
    );
\p_reg_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg[8]_i_2__0_n_0\,
      CO(3) => \p_reg_reg[12]_i_2__0_n_0\,
      CO(2) => \p_reg_reg[12]_i_2__0_n_1\,
      CO(1) => \p_reg_reg[12]_i_2__0_n_2\,
      CO(0) => \p_reg_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \OUTPUT/plusOp\(12 downto 9),
      S(3 downto 0) => \OUTPUT/p_0_in\(12 downto 9)
    );
\p_reg_reg[15]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg[12]_i_2__0_n_0\,
      CO(3 downto 2) => \NLW_p_reg_reg[15]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_reg_reg[15]_i_2__0_n_2\,
      CO(0) => \p_reg_reg[15]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_p_reg_reg[15]_i_2__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \OUTPUT/plusOp\(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \OUTPUT/p_0_in\(15 downto 13)
    );
\p_reg_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg[4]_i_2__0_n_0\,
      CO(2) => \p_reg_reg[4]_i_2__0_n_1\,
      CO(1) => \p_reg_reg[4]_i_2__0_n_2\,
      CO(0) => \p_reg_reg[4]_i_2__0_n_3\,
      CYINIT => \OUTPUT/p_0_in\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \OUTPUT/plusOp\(4 downto 1),
      S(3 downto 0) => \OUTPUT/p_0_in\(4 downto 1)
    );
\p_reg_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg[4]_i_2__0_n_0\,
      CO(3) => \p_reg_reg[8]_i_2__0_n_0\,
      CO(2) => \p_reg_reg[8]_i_2__0_n_1\,
      CO(1) => \p_reg_reg[8]_i_2__0_n_2\,
      CO(0) => \p_reg_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \OUTPUT/plusOp\(8 downto 5),
      S(3 downto 0) => \OUTPUT/p_0_in\(8 downto 5)
    );
p_trans: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_trans_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_trans_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 10) => B"00000000000000000000000000000000000000",
      C(9 downto 3) => b_trans(6 downto 0),
      C(2 downto 0) => B"000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_trans_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_trans_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_trans_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0011",
      OVERFLOW => NLW_p_trans_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_trans_P_UNCONNECTED(47 downto 16),
      P(15) => p_trans_n_90,
      P(14) => p_trans_n_91,
      P(13) => p_trans_n_92,
      P(12) => p_trans_n_93,
      P(11) => p_trans_n_94,
      P(10) => p_trans_n_95,
      P(9) => p_trans_n_96,
      P(8) => p_trans_n_97,
      P(7) => p_trans_n_98,
      P(6) => p_trans_n_99,
      P(5) => p_trans_n_100,
      P(4) => p_trans_n_101,
      P(3) => p_trans_n_102,
      P(2) => p_trans_n_103,
      P(1) => p_trans_n_104,
      P(0) => p_trans_n_105,
      PATTERNBDETECT => NLW_p_trans_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_trans_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_trans_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_trans_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dadda_multi_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    started_reg_reg : in STD_LOGIC;
    start_IBUF : in STD_LOGIC;
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of dadda_multi_2 : entity is "dadda_multi";
end dadda_multi_2;

architecture STRUCTURE of dadda_multi_2 is
  signal \OUTPUT/p_0_in\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \OUTPUT/plusOp\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal b_trans : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \p_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \p_reg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \p_reg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \p_reg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \p_reg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \p_reg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \p_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_reg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \p_reg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \p_reg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \p_reg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \p_reg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \p_reg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \p_reg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal p_trans_n_100 : STD_LOGIC;
  signal p_trans_n_101 : STD_LOGIC;
  signal p_trans_n_102 : STD_LOGIC;
  signal p_trans_n_103 : STD_LOGIC;
  signal p_trans_n_104 : STD_LOGIC;
  signal p_trans_n_105 : STD_LOGIC;
  signal p_trans_n_90 : STD_LOGIC;
  signal p_trans_n_91 : STD_LOGIC;
  signal p_trans_n_92 : STD_LOGIC;
  signal p_trans_n_93 : STD_LOGIC;
  signal p_trans_n_94 : STD_LOGIC;
  signal p_trans_n_95 : STD_LOGIC;
  signal p_trans_n_96 : STD_LOGIC;
  signal p_trans_n_97 : STD_LOGIC;
  signal p_trans_n_98 : STD_LOGIC;
  signal p_trans_n_99 : STD_LOGIC;
  signal \NLW_p_reg_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_reg_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_trans_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_trans_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_trans_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_trans_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_trans_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal NLW_p_trans_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_trans : label is "{SYNTH-13 {cell *THIS*}}";
begin
INPUT_B: entity work.Twos_complement_input_3
     port map (
      C(6 downto 0) => b_trans(6 downto 0),
      Q(7 downto 0) => Q(7 downto 0)
    );
\p_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_trans_n_105,
      I1 => started_reg_reg,
      I2 => start_IBUF,
      O => D(0)
    );
\p_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(10),
      I1 => p_trans_n_95,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(10)
    );
\p_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(11),
      I1 => p_trans_n_94,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(11)
    );
\p_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(12),
      I1 => p_trans_n_93,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(12)
    );
\p_reg[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_93,
      O => \OUTPUT/p_0_in\(12)
    );
\p_reg[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_94,
      O => \OUTPUT/p_0_in\(11)
    );
\p_reg[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_95,
      O => \OUTPUT/p_0_in\(10)
    );
\p_reg[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_96,
      O => \OUTPUT/p_0_in\(9)
    );
\p_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(13),
      I1 => p_trans_n_92,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(13)
    );
\p_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(14),
      I1 => p_trans_n_91,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(14)
    );
\p_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(15),
      I1 => p_trans_n_90,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(15)
    );
\p_reg[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_90,
      O => \OUTPUT/p_0_in\(15)
    );
\p_reg[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_91,
      O => \OUTPUT/p_0_in\(14)
    );
\p_reg[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_92,
      O => \OUTPUT/p_0_in\(13)
    );
\p_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(1),
      I1 => p_trans_n_104,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(1)
    );
\p_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(2),
      I1 => p_trans_n_103,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(2)
    );
\p_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(3),
      I1 => p_trans_n_102,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(3)
    );
\p_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(4),
      I1 => p_trans_n_101,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(4)
    );
\p_reg[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_105,
      O => \OUTPUT/p_0_in\(0)
    );
\p_reg[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_101,
      O => \OUTPUT/p_0_in\(4)
    );
\p_reg[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_102,
      O => \OUTPUT/p_0_in\(3)
    );
\p_reg[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_103,
      O => \OUTPUT/p_0_in\(2)
    );
\p_reg[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_104,
      O => \OUTPUT/p_0_in\(1)
    );
\p_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(5),
      I1 => p_trans_n_100,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(5)
    );
\p_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(6),
      I1 => p_trans_n_99,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(6)
    );
\p_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(7),
      I1 => p_trans_n_98,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(7)
    );
\p_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(8),
      I1 => p_trans_n_97,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(8)
    );
\p_reg[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_97,
      O => \OUTPUT/p_0_in\(8)
    );
\p_reg[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_98,
      O => \OUTPUT/p_0_in\(7)
    );
\p_reg[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_99,
      O => \OUTPUT/p_0_in\(6)
    );
\p_reg[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_trans_n_100,
      O => \OUTPUT/p_0_in\(5)
    );
\p_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AC00"
    )
        port map (
      I0 => \OUTPUT/plusOp\(9),
      I1 => p_trans_n_96,
      I2 => Q(7),
      I3 => started_reg_reg,
      I4 => start_IBUF,
      O => D(9)
    );
\p_reg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg[8]_i_2_n_0\,
      CO(3) => \p_reg_reg[12]_i_2_n_0\,
      CO(2) => \p_reg_reg[12]_i_2_n_1\,
      CO(1) => \p_reg_reg[12]_i_2_n_2\,
      CO(0) => \p_reg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \OUTPUT/plusOp\(12 downto 9),
      S(3 downto 0) => \OUTPUT/p_0_in\(12 downto 9)
    );
\p_reg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_p_reg_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_reg_reg[15]_i_2_n_2\,
      CO(0) => \p_reg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_p_reg_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \OUTPUT/plusOp\(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => \OUTPUT/p_0_in\(15 downto 13)
    );
\p_reg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg[4]_i_2_n_0\,
      CO(2) => \p_reg_reg[4]_i_2_n_1\,
      CO(1) => \p_reg_reg[4]_i_2_n_2\,
      CO(0) => \p_reg_reg[4]_i_2_n_3\,
      CYINIT => \OUTPUT/p_0_in\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \OUTPUT/plusOp\(4 downto 1),
      S(3 downto 0) => \OUTPUT/p_0_in\(4 downto 1)
    );
\p_reg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg[4]_i_2_n_0\,
      CO(3) => \p_reg_reg[8]_i_2_n_0\,
      CO(2) => \p_reg_reg[8]_i_2_n_1\,
      CO(1) => \p_reg_reg[8]_i_2_n_2\,
      CO(0) => \p_reg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \OUTPUT/plusOp\(8 downto 5),
      S(3 downto 0) => \OUTPUT/p_0_in\(8 downto 5)
    );
p_trans: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_trans_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_trans_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 10) => B"00000000000000000000000000000000000000",
      C(9 downto 3) => b_trans(6 downto 0),
      C(2 downto 0) => B"000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_trans_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_trans_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_trans_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0011",
      OVERFLOW => NLW_p_trans_OVERFLOW_UNCONNECTED,
      P(47 downto 16) => NLW_p_trans_P_UNCONNECTED(47 downto 16),
      P(15) => p_trans_n_90,
      P(14) => p_trans_n_91,
      P(13) => p_trans_n_92,
      P(12) => p_trans_n_93,
      P(11) => p_trans_n_94,
      P(10) => p_trans_n_95,
      P(9) => p_trans_n_96,
      P(8) => p_trans_n_97,
      P(7) => p_trans_n_98,
      P(6) => p_trans_n_99,
      P(5) => p_trans_n_100,
      P(4) => p_trans_n_101,
      P(3) => p_trans_n_102,
      P(2) => p_trans_n_103,
      P(1) => p_trans_n_104,
      P(0) => p_trans_n_105,
      PATTERNBDETECT => NLW_p_trans_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_trans_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_trans_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_trans_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a21__blk_mem_gen_prim_width\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a21__blk_mem_gen_prim_width\ : entity is "blk_mem_gen_prim_width";
end \ROM_weights_a21__blk_mem_gen_prim_width\;

architecture STRUCTURE of \ROM_weights_a21__blk_mem_gen_prim_width\ is
begin
\prim_init.ram\: entity work.\ROM_weights_a21__blk_mem_gen_prim_wrapper_init\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a22__blk_mem_gen_prim_width\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a22__blk_mem_gen_prim_width\ : entity is "blk_mem_gen_prim_width";
end \ROM_weights_a22__blk_mem_gen_prim_width\;

architecture STRUCTURE of \ROM_weights_a22__blk_mem_gen_prim_width\ is
begin
\prim_init.ram\: entity work.\ROM_weights_a22__blk_mem_gen_prim_wrapper_init\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a31__blk_mem_gen_prim_width\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a31__blk_mem_gen_prim_width\ : entity is "blk_mem_gen_prim_width";
end \ROM_weights_a31__blk_mem_gen_prim_width\;

architecture STRUCTURE of \ROM_weights_a31__blk_mem_gen_prim_width\ is
begin
\prim_init.ram\: entity work.\ROM_weights_a31__blk_mem_gen_prim_wrapper_init\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a21__blk_mem_gen_generic_cstr\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a21__blk_mem_gen_generic_cstr\ : entity is "blk_mem_gen_generic_cstr";
end \ROM_weights_a21__blk_mem_gen_generic_cstr\;

architecture STRUCTURE of \ROM_weights_a21__blk_mem_gen_generic_cstr\ is
begin
\ramloop[0].ram.r\: entity work.\ROM_weights_a21__blk_mem_gen_prim_width\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a22__blk_mem_gen_generic_cstr\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a22__blk_mem_gen_generic_cstr\ : entity is "blk_mem_gen_generic_cstr";
end \ROM_weights_a22__blk_mem_gen_generic_cstr\;

architecture STRUCTURE of \ROM_weights_a22__blk_mem_gen_generic_cstr\ is
begin
\ramloop[0].ram.r\: entity work.\ROM_weights_a22__blk_mem_gen_prim_width\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a31__blk_mem_gen_generic_cstr\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a31__blk_mem_gen_generic_cstr\ : entity is "blk_mem_gen_generic_cstr";
end \ROM_weights_a31__blk_mem_gen_generic_cstr\;

architecture STRUCTURE of \ROM_weights_a31__blk_mem_gen_generic_cstr\ is
begin
\ramloop[0].ram.r\: entity work.\ROM_weights_a31__blk_mem_gen_prim_width\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a21__blk_mem_gen_top\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a21__blk_mem_gen_top\ : entity is "blk_mem_gen_top";
end \ROM_weights_a21__blk_mem_gen_top\;

architecture STRUCTURE of \ROM_weights_a21__blk_mem_gen_top\ is
begin
\valid.cstr\: entity work.\ROM_weights_a21__blk_mem_gen_generic_cstr\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a22__blk_mem_gen_top\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a22__blk_mem_gen_top\ : entity is "blk_mem_gen_top";
end \ROM_weights_a22__blk_mem_gen_top\;

architecture STRUCTURE of \ROM_weights_a22__blk_mem_gen_top\ is
begin
\valid.cstr\: entity work.\ROM_weights_a22__blk_mem_gen_generic_cstr\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a31__blk_mem_gen_top\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a31__blk_mem_gen_top\ : entity is "blk_mem_gen_top";
end \ROM_weights_a31__blk_mem_gen_top\;

architecture STRUCTURE of \ROM_weights_a31__blk_mem_gen_top\ is
begin
\valid.cstr\: entity work.\ROM_weights_a31__blk_mem_gen_generic_cstr\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a21__blk_mem_gen_v8_4_1_synth\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a21__blk_mem_gen_v8_4_1_synth\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ROM_weights_a21__blk_mem_gen_v8_4_1_synth\;

architecture STRUCTURE of \ROM_weights_a21__blk_mem_gen_v8_4_1_synth\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ROM_weights_a21__blk_mem_gen_top\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a22__blk_mem_gen_v8_4_1_synth\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a22__blk_mem_gen_v8_4_1_synth\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ROM_weights_a22__blk_mem_gen_v8_4_1_synth\;

architecture STRUCTURE of \ROM_weights_a22__blk_mem_gen_v8_4_1_synth\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ROM_weights_a22__blk_mem_gen_top\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a31__blk_mem_gen_v8_4_1_synth\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a31__blk_mem_gen_v8_4_1_synth\ : entity is "blk_mem_gen_v8_4_1_synth";
end \ROM_weights_a31__blk_mem_gen_v8_4_1_synth\;

architecture STRUCTURE of \ROM_weights_a31__blk_mem_gen_v8_4_1_synth\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\ROM_weights_a31__blk_mem_gen_top\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a21__blk_mem_gen_v8_4_1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 4;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 4;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "Estimated Power for IP     :     2.3768 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "ROM_weights_a21.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "ROM_weights_a21.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 16;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 16;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 16;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 16;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \ROM_weights_a21__blk_mem_gen_v8_4_1\ : entity is "yes";
end \ROM_weights_a21__blk_mem_gen_v8_4_1\;

architecture STRUCTURE of \ROM_weights_a21__blk_mem_gen_v8_4_1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\ROM_weights_a21__blk_mem_gen_v8_4_1_synth\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a22__blk_mem_gen_v8_4_1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 4;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 4;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "Estimated Power for IP     :     2.3768 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "ROM_weights_a22.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "ROM_weights_a22.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 16;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 16;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 16;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 16;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \ROM_weights_a22__blk_mem_gen_v8_4_1\ : entity is "yes";
end \ROM_weights_a22__blk_mem_gen_v8_4_1\;

architecture STRUCTURE of \ROM_weights_a22__blk_mem_gen_v8_4_1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\ROM_weights_a22__blk_mem_gen_v8_4_1_synth\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_weights_a31__blk_mem_gen_v8_4_1\ is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 4;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 4;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "Estimated Power for IP     :     2.3768 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "ROM_weights_a31.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "ROM_weights_a31.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 16;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 16;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 16;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 16;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of \ROM_weights_a31__blk_mem_gen_v8_4_1\ : entity is "yes";
end \ROM_weights_a31__blk_mem_gen_v8_4_1\;

architecture STRUCTURE of \ROM_weights_a31__blk_mem_gen_v8_4_1\ is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.\ROM_weights_a31__blk_mem_gen_v8_4_1_synth\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      clka => clka,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_weights_a21 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ROM_weights_a21 : entity is "ROM_weights_a21,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_weights_a21 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ROM_weights_a21 : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end ROM_weights_a21;

architecture STRUCTURE of ROM_weights_a21 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 4;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 4;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.3768 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 1;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ROM_weights_a21.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_weights_a21.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of rsta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA RST";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\ROM_weights_a21__blk_mem_gen_v8_4_1\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      addrb(3 downto 0) => B"0000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(3 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(3 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(3 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(3 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_weights_a22 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ROM_weights_a22 : entity is "ROM_weights_a22,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_weights_a22 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ROM_weights_a22 : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end ROM_weights_a22;

architecture STRUCTURE of ROM_weights_a22 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 4;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 4;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.3768 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 1;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ROM_weights_a22.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_weights_a22.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of rsta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA RST";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\ROM_weights_a22__blk_mem_gen_v8_4_1\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      addrb(3 downto 0) => B"0000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(3 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(3 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(3 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(3 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_weights_a31 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ROM_weights_a31 : entity is "ROM_weights_a31,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_weights_a31 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ROM_weights_a31 : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end ROM_weights_a31;

architecture STRUCTURE of ROM_weights_a31 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 4;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 4;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.3768 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 1;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ROM_weights_a31.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_weights_a31.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 8;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 8;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 8;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 8;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of rsta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA RST";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.\ROM_weights_a31__blk_mem_gen_v8_4_1\
     port map (
      addra(3 downto 0) => addra(3 downto 0),
      addrb(3 downto 0) => B"0000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(7 downto 0) => B"00000000",
      dinb(7 downto 0) => B"00000000",
      douta(7 downto 0) => douta(7 downto 0),
      doutb(7 downto 0) => NLW_U0_doutb_UNCONNECTED(7 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(3 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(3 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => rsta,
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(3 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(3 downto 0),
      s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(7 downto 0) => B"00000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Artificial_Neuron_a21 is
  port (
    start_a31 : out STD_LOGIC;
    finish : out STD_LOGIC;
    a21_output : out STD_LOGIC_VECTOR ( 3 downto 0 );
    finished_reg_reg_0 : in STD_LOGIC;
    start_IBUF : in STD_LOGIC;
    clk_IBUF_BUFG : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_in_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end Artificial_Neuron_a21;

architecture STRUCTURE of Artificial_Neuron_a21 is
  signal \CSAdd/RCA_03_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/RCA_03_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/RCA_03_0/carry_2\ : STD_LOGIC;
  signal \CSAdd/RCA_N4N1_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/RCA_N4N1_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/RCA_N4N1_0/carry_2\ : STD_LOGIC;
  signal \CSAdd/carry_0_0\ : STD_LOGIC;
  signal \CSAdd/carry_0_1\ : STD_LOGIC;
  signal \CSAdd/carry_0_2\ : STD_LOGIC;
  signal \CSAdd/carry_0_3\ : STD_LOGIC;
  signal \CSAdd/gen_stage[1].RCA_X_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/gen_stage[1].RCA_X_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/gen_stage[1].RCA_X_0/carry_2\ : STD_LOGIC;
  signal \CSAdd/gen_stage[2].RCA_X_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/gen_stage[2].RCA_X_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/gen_stage[2].RCA_X_0/carry_2\ : STD_LOGIC;
  signal \CSAdd/gen_stage[3].RCA_X_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/gen_stage[3].RCA_X_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/gen_stage[3].RCA_X_0/carry_2\ : STD_LOGIC;
  signal address_next : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal address_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \address_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal count_next : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^finish\ : STD_LOGIC;
  signal finished_next : STD_LOGIC;
  signal input_next : STD_LOGIC_VECTOR ( 3 to 3 );
  signal input_next_next : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \input_next_next[0]_i_6_n_0\ : STD_LOGIC;
  signal \input_next_next[0]_i_7_n_0\ : STD_LOGIC;
  signal \input_next_next[0]_i_9_n_0\ : STD_LOGIC;
  signal \input_next_next[1]_i_10_n_0\ : STD_LOGIC;
  signal \input_next_next[1]_i_11_n_0\ : STD_LOGIC;
  signal \input_next_next[1]_i_8_n_0\ : STD_LOGIC;
  signal \input_next_next[1]_i_9_n_0\ : STD_LOGIC;
  signal \input_next_next[2]_i_6_n_0\ : STD_LOGIC;
  signal \input_next_next[2]_i_7_n_0\ : STD_LOGIC;
  signal \input_next_next[3]_i_10_n_0\ : STD_LOGIC;
  signal \input_next_next[3]_i_2_n_0\ : STD_LOGIC;
  signal \input_next_next[3]_i_6_n_0\ : STD_LOGIC;
  signal \input_next_next[3]_i_9_n_0\ : STD_LOGIC;
  signal input_next_next_next : STD_LOGIC_VECTOR ( 3 to 3 );
  signal input_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in8_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_next : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \plusOp__0_n_102\ : STD_LOGIC;
  signal \plusOp__0_n_103\ : STD_LOGIC;
  signal \plusOp__0_n_104\ : STD_LOGIC;
  signal \plusOp__0_n_105\ : STD_LOGIC;
  signal plusOp_n_102 : STD_LOGIC;
  signal plusOp_n_103 : STD_LOGIC;
  signal plusOp_n_104 : STD_LOGIC;
  signal plusOp_n_105 : STD_LOGIC;
  signal s_next : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal \s_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \s_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \s_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal started_reg : STD_LOGIC;
  signal started_reg_i_1_n_0 : STD_LOGIC;
  signal weight_next : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal weight_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_plusOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_plusOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_plusOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_plusOp_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 4 );
  signal NLW_plusOp_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_plusOp__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_plusOp__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_plusOp__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 4 );
  signal \NLW_plusOp__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute USE_DSP : string;
  attribute USE_DSP of ROM : label is "yes";
  attribute syn_black_box : string;
  attribute syn_black_box of ROM : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of ROM : label is "blk_mem_gen_v8_4_1,Vivado 2018.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \address_reg[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \address_reg[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \address_reg[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \address_reg[3]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_reg[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_reg[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_reg[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \count_reg[3]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \input_next_next[1]_i_9\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \input_next_next[2]_i_6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \input_next_next[3]_i_1\ : label is "soft_lutpair24";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_reg[0]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_reg[0]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_reg[10]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_reg[10]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \s_reg[10]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s_reg[11]_i_1__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_reg[11]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \s_reg[11]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \s_reg[12]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_reg[12]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \s_reg[12]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \s_reg[13]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_reg[13]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \s_reg[13]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \s_reg[14]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_reg[14]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \s_reg[14]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \s_reg[15]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_reg[15]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \s_reg[15]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \s_reg[16]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_reg[16]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \s_reg[16]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \s_reg[17]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_reg[17]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \s_reg[18]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \s_reg[18]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \s_reg[18]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \s_reg[19]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s_reg[19]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \s_reg[19]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \s_reg[1]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_reg[1]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_reg[1]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_reg[2]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_reg[2]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_reg[2]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \s_reg[3]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_reg[3]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_reg[3]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \s_reg[4]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_reg[4]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \s_reg[5]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_reg[5]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_reg[5]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \s_reg[6]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_reg[6]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \s_reg[6]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \s_reg[7]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_reg[7]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \s_reg[7]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \s_reg[8]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_reg[8]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \s_reg[8]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \s_reg[9]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_reg[9]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \s_reg[9]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \weight_reg[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \weight_reg[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \weight_reg[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \weight_reg[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \weight_reg[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \weight_reg[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \weight_reg[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \weight_reg[7]_i_1\ : label is "soft_lutpair23";
begin
  finish <= \^finish\;
DADDA: entity work.dadda_multi_2
     port map (
      D(15 downto 0) => p_next(15 downto 0),
      OPMODE(0) => input_reg(3),
      Q(7 downto 0) => weight_reg(7 downto 0),
      start_IBUF => start_IBUF,
      started_reg_reg => \p_reg[15]_i_3_n_0\
    );
ROM: entity work.ROM_weights_a21
     port map (
      addra(3 downto 0) => address_reg(3 downto 0),
      clka => clk_IBUF_BUFG,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => AR(0)
    );
\address_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp__0_n_105\,
      I1 => start_IBUF,
      O => address_next(0)
    );
\address_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp__0_n_104\,
      I1 => start_IBUF,
      O => address_next(1)
    );
\address_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp__0_n_103\,
      I1 => start_IBUF,
      O => address_next(2)
    );
\address_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01110000"
    )
        port map (
      I0 => count_reg(2),
      I1 => count_reg(3),
      I2 => count_reg(0),
      I3 => count_reg(1),
      I4 => started_reg,
      I5 => start_IBUF,
      O => \address_reg[3]_i_1_n_0\
    );
\address_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp__0_n_102\,
      I1 => start_IBUF,
      O => address_next(3)
    );
\address_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \address_reg[3]_i_1_n_0\,
      CLR => AR(0),
      D => address_next(0),
      Q => address_reg(0)
    );
\address_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \address_reg[3]_i_1_n_0\,
      CLR => AR(0),
      D => address_next(1),
      Q => address_reg(1)
    );
\address_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \address_reg[3]_i_1_n_0\,
      CLR => AR(0),
      D => address_next(2),
      Q => address_reg(2)
    );
\address_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \address_reg[3]_i_1_n_0\,
      CLR => AR(0),
      D => address_next(3),
      Q => address_reg(3)
    );
\count_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => plusOp_n_105,
      I1 => start_IBUF,
      O => count_next(0)
    );
\count_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp_n_104,
      I1 => start_IBUF,
      O => count_next(1)
    );
\count_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp_n_103,
      I1 => start_IBUF,
      O => count_next(2)
    );
\count_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04444444"
    )
        port map (
      I0 => count_reg(3),
      I1 => started_reg,
      I2 => count_reg(2),
      I3 => count_reg(1),
      I4 => count_reg(0),
      I5 => start_IBUF,
      O => \count_reg[3]_i_1_n_0\
    );
\count_reg[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp_n_102,
      I1 => start_IBUF,
      O => count_next(3)
    );
\count_reg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^finish\,
      I1 => finished_reg_reg_0,
      O => start_a31
    );
\count_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \count_reg[3]_i_1_n_0\,
      CLR => AR(0),
      D => count_next(0),
      Q => count_reg(0)
    );
\count_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \count_reg[3]_i_1_n_0\,
      CLR => AR(0),
      D => count_next(1),
      Q => count_reg(1)
    );
\count_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \count_reg[3]_i_1_n_0\,
      CLR => AR(0),
      D => count_next(2),
      Q => count_reg(2)
    );
\count_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \count_reg[3]_i_1_n_0\,
      CLR => AR(0),
      D => count_next(3),
      Q => count_reg(3)
    );
finished_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => count_reg(2),
      I1 => count_reg(3),
      I2 => count_reg(1),
      I3 => count_reg(0),
      I4 => started_reg,
      I5 => start_IBUF,
      O => finished_next
    );
finished_reg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => finished_next,
      Q => \^finish\
    );
\input_next_next[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888800F0"
    )
        port map (
      I0 => \input_next_next[0]_i_6_n_0\,
      I1 => \input_next_next[1]_i_10_n_0\,
      I2 => \input_next_next[0]_i_7_n_0\,
      I3 => \input_next_next[3]_i_6_n_0\,
      I4 => p_0_in8_in,
      O => a21_output(0)
    );
\input_next_next[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => p_4_in(5),
      I4 => p_4_in(4),
      I5 => \input_next_next[0]_i_9_n_0\,
      O => \input_next_next[0]_i_6_n_0\
    );
\input_next_next[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C607C607C607CC"
    )
        port map (
      I0 => p_4_in(0),
      I1 => p_4_in(1),
      I2 => p_4_in(2),
      I3 => p_4_in(3),
      I4 => \s_reg_reg_n_0_[3]\,
      I5 => \s_reg_reg_n_0_[2]\,
      O => \input_next_next[0]_i_7_n_0\
    );
\input_next_next[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C985C985C9858B8"
    )
        port map (
      I0 => p_4_in(1),
      I1 => p_4_in(2),
      I2 => p_4_in(3),
      I3 => p_4_in(0),
      I4 => \s_reg_reg_n_0_[3]\,
      I5 => \s_reg_reg_n_0_[2]\,
      O => \input_next_next[0]_i_9_n_0\
    );
\input_next_next[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(6),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      I4 => p_0_in(8),
      I5 => p_0_in(7),
      O => \input_next_next[1]_i_10_n_0\
    );
\input_next_next[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_4_in(5),
      I1 => p_0_in(0),
      I2 => p_4_in(3),
      I3 => p_4_in(4),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \input_next_next[1]_i_11_n_0\
    );
\input_next_next[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022002200220022"
    )
        port map (
      I0 => \input_next_next[1]_i_8_n_0\,
      I1 => \input_next_next[3]_i_6_n_0\,
      I2 => \input_next_next[1]_i_9_n_0\,
      I3 => p_0_in8_in,
      I4 => \input_next_next[1]_i_10_n_0\,
      I5 => \input_next_next[1]_i_11_n_0\,
      O => a21_output(1)
    );
\input_next_next[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556A6A6A2A"
    )
        port map (
      I0 => p_4_in(3),
      I1 => p_4_in(0),
      I2 => p_4_in(1),
      I3 => \s_reg_reg_n_0_[2]\,
      I4 => \s_reg_reg_n_0_[3]\,
      I5 => p_4_in(2),
      O => \input_next_next[1]_i_8_n_0\
    );
\input_next_next[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7A7A7A78"
    )
        port map (
      I0 => p_4_in(1),
      I1 => p_4_in(0),
      I2 => p_4_in(2),
      I3 => \s_reg_reg_n_0_[3]\,
      I4 => \s_reg_reg_n_0_[2]\,
      O => \input_next_next[1]_i_9_n_0\
    );
\input_next_next[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001151"
    )
        port map (
      I0 => \input_next_next[3]_i_6_n_0\,
      I1 => p_4_in(3),
      I2 => \input_next_next[2]_i_6_n_0\,
      I3 => p_4_in(2),
      I4 => p_0_in8_in,
      I5 => \input_next_next[2]_i_7_n_0\,
      O => a21_output(2)
    );
\input_next_next[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_4_in(0),
      I1 => p_4_in(1),
      O => \input_next_next[2]_i_6_n_0\
    );
\input_next_next[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \input_next_next[1]_i_10_n_0\,
      I1 => p_0_in8_in,
      I2 => p_4_in(2),
      I3 => p_4_in(1),
      I4 => p_4_in(0),
      I5 => \input_next_next[1]_i_11_n_0\,
      O => \input_next_next[2]_i_7_n_0\
    );
\input_next_next[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => count_reg(2),
      I1 => \input_next_next[3]_i_2_n_0\,
      I2 => start_IBUF,
      O => input_next_next_next(3)
    );
\input_next_next[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_4_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      O => \input_next_next[3]_i_10_n_0\
    );
\input_next_next[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022303300000000"
    )
        port map (
      I0 => data_in_IBUF(1),
      I1 => count_reg(3),
      I2 => data_in_IBUF(0),
      I3 => count_reg(0),
      I4 => count_reg(1),
      I5 => started_reg,
      O => \input_next_next[3]_i_2_n_0\
    );
\input_next_next[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000F800"
    )
        port map (
      I0 => p_4_in(1),
      I1 => p_4_in(0),
      I2 => p_4_in(2),
      I3 => p_4_in(3),
      I4 => p_0_in8_in,
      I5 => \input_next_next[3]_i_6_n_0\,
      O => a21_output(3)
    );
\input_next_next[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_0_in(7),
      I2 => p_4_in(4),
      I3 => \input_next_next[3]_i_9_n_0\,
      I4 => \input_next_next[3]_i_10_n_0\,
      O => \input_next_next[3]_i_6_n_0\
    );
\input_next_next[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(6),
      I3 => p_0_in(5),
      O => \input_next_next[3]_i_9_n_0\
    );
\input_next_next_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next_next_next(3),
      Q => input_next_next(3)
    );
\input_next_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next_next(3),
      Q => input_next(3)
    );
\input_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next(3),
      Q => input_reg(3)
    );
\p_reg[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000037FF"
    )
        port map (
      I0 => started_reg,
      I1 => count_reg(1),
      I2 => count_reg(0),
      I3 => count_reg(2),
      I4 => count_reg(3),
      O => \p_reg[15]_i_3_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(0),
      Q => p_reg(0)
    );
\p_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(10),
      Q => p_reg(10)
    );
\p_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(11),
      Q => p_reg(11)
    );
\p_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(12),
      Q => p_reg(12)
    );
\p_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(13),
      Q => p_reg(13)
    );
\p_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(14),
      Q => p_reg(14)
    );
\p_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(15),
      Q => p_reg(15)
    );
\p_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(1),
      Q => p_reg(1)
    );
\p_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(2),
      Q => p_reg(2)
    );
\p_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(3),
      Q => p_reg(3)
    );
\p_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(4),
      Q => p_reg(4)
    );
\p_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(5),
      Q => p_reg(5)
    );
\p_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(6),
      Q => p_reg(6)
    );
\p_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(7),
      Q => p_reg(7)
    );
\p_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(8),
      Q => p_reg(8)
    );
\p_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(9),
      Q => p_reg(9)
    );
plusOp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"111111111111111111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_plusOp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_plusOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => count_reg(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_plusOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_plusOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_plusOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110000",
      OVERFLOW => NLW_plusOp_OVERFLOW_UNCONNECTED,
      P(47 downto 4) => NLW_plusOp_P_UNCONNECTED(47 downto 4),
      P(3) => plusOp_n_102,
      P(2) => plusOp_n_103,
      P(1) => plusOp_n_104,
      P(0) => plusOp_n_105,
      PATTERNBDETECT => NLW_plusOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_plusOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_plusOp_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_plusOp_UNDERFLOW_UNCONNECTED
    );
\plusOp__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"111111111111111111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_plusOp__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_plusOp__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => address_reg(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_plusOp__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_plusOp__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_plusOp__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110000",
      OVERFLOW => \NLW_plusOp__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 4) => \NLW_plusOp__0_P_UNCONNECTED\(47 downto 4),
      P(3) => \plusOp__0_n_102\,
      P(2) => \plusOp__0_n_103\,
      P(1) => \plusOp__0_n_104\,
      P(0) => \plusOp__0_n_105\,
      PATTERNBDETECT => \NLW_plusOp__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_plusOp__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_plusOp__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_plusOp__0_UNDERFLOW_UNCONNECTED\
    );
\s_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[0]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[0]_i_1__1_n_0\
    );
\s_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_reg_reg_n_0_[0]\,
      I1 => p_reg(0),
      O => \s_reg[0]_i_2_n_0\
    );
\s_reg[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[10]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[10]_i_1__1_n_0\
    );
\s_reg[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_1\,
      I1 => p_reg(10),
      I2 => p_0_in(0),
      O => \s_reg[10]_i_2_n_0\
    );
\s_reg[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_0\,
      I1 => p_4_in(5),
      I2 => p_reg(9),
      O => \CSAdd/gen_stage[2].RCA_X_0/carry_1\
    );
\s_reg[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[11]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[11]_i_1__1_n_0\
    );
\s_reg[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_2\,
      I1 => p_reg(11),
      I2 => p_0_in(1),
      O => \s_reg[11]_i_2_n_0\
    );
\s_reg[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_1\,
      I1 => p_0_in(0),
      I2 => p_reg(10),
      O => \CSAdd/gen_stage[2].RCA_X_0/carry_2\
    );
\s_reg[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[12]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[12]_i_1__1_n_0\
    );
\s_reg[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/carry_0_2\,
      I1 => p_reg(12),
      I2 => p_0_in(2),
      O => \s_reg[12]_i_2_n_0\
    );
\s_reg[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_2\,
      I1 => p_0_in(1),
      I2 => p_reg(11),
      O => \CSAdd/carry_0_2\
    );
\s_reg[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[13]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[13]_i_1__1_n_0\
    );
\s_reg[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_0\,
      I1 => p_reg(13),
      I2 => p_0_in(3),
      O => \s_reg[13]_i_2_n_0\
    );
\s_reg[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/carry_0_2\,
      I1 => p_0_in(2),
      I2 => p_reg(12),
      O => \CSAdd/gen_stage[3].RCA_X_0/carry_0\
    );
\s_reg[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[14]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[14]_i_1__1_n_0\
    );
\s_reg[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_1\,
      I1 => p_reg(14),
      I2 => p_0_in(4),
      O => \s_reg[14]_i_2_n_0\
    );
\s_reg[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_0\,
      I1 => p_0_in(3),
      I2 => p_reg(13),
      O => \CSAdd/gen_stage[3].RCA_X_0/carry_1\
    );
\s_reg[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[15]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[15]_i_1__1_n_0\
    );
\s_reg[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_2\,
      I1 => p_reg(15),
      I2 => p_0_in(5),
      O => \s_reg[15]_i_2_n_0\
    );
\s_reg[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_1\,
      I1 => p_0_in(4),
      I2 => p_reg(14),
      O => \CSAdd/gen_stage[3].RCA_X_0/carry_2\
    );
\s_reg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[16]_i_2_n_0\,
      I1 => start_IBUF,
      O => s_next(16)
    );
\s_reg[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/carry_0_3\,
      I1 => p_reg(15),
      I2 => p_0_in(6),
      O => \s_reg[16]_i_2_n_0\
    );
\s_reg[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_2\,
      I1 => p_0_in(5),
      I2 => p_reg(15),
      O => \CSAdd/carry_0_3\
    );
\s_reg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[17]_i_2_n_0\,
      I1 => start_IBUF,
      O => s_next(17)
    );
\s_reg[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_0\,
      I1 => p_reg(15),
      I2 => p_0_in(7),
      O => \s_reg[17]_i_2_n_0\
    );
\s_reg[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/carry_0_3\,
      I1 => p_0_in(6),
      I2 => p_reg(15),
      O => \CSAdd/RCA_N4N1_0/carry_0\
    );
\s_reg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[18]_i_2_n_0\,
      I1 => start_IBUF,
      O => s_next(18)
    );
\s_reg[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_1\,
      I1 => p_reg(15),
      I2 => p_0_in(8),
      O => \s_reg[18]_i_2_n_0\
    );
\s_reg[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_0\,
      I1 => p_0_in(7),
      I2 => p_reg(15),
      O => \CSAdd/RCA_N4N1_0/carry_1\
    );
\s_reg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[19]_i_2_n_0\,
      I1 => start_IBUF,
      O => s_next(19)
    );
\s_reg[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_2\,
      I1 => p_reg(15),
      I2 => p_0_in8_in,
      O => \s_reg[19]_i_2_n_0\
    );
\s_reg[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_1\,
      I1 => p_0_in(8),
      I2 => p_reg(15),
      O => \CSAdd/RCA_N4N1_0/carry_2\
    );
\s_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[1]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[1]_i_1__1_n_0\
    );
\s_reg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_0\,
      I1 => p_reg(1),
      I2 => \s_reg_reg_n_0_[1]\,
      O => \s_reg[1]_i_2_n_0\
    );
\s_reg[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_reg(0),
      I1 => \s_reg_reg_n_0_[0]\,
      O => \CSAdd/RCA_03_0/carry_0\
    );
\s_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[2]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[2]_i_1__1_n_0\
    );
\s_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_1\,
      I1 => p_reg(2),
      I2 => \s_reg_reg_n_0_[2]\,
      O => \s_reg[2]_i_2_n_0\
    );
\s_reg[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_0\,
      I1 => \s_reg_reg_n_0_[1]\,
      I2 => p_reg(1),
      O => \CSAdd/RCA_03_0/carry_1\
    );
\s_reg[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[3]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[3]_i_1__1_n_0\
    );
\s_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_2\,
      I1 => p_reg(3),
      I2 => \s_reg_reg_n_0_[3]\,
      O => \s_reg[3]_i_2_n_0\
    );
\s_reg[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_1\,
      I1 => \s_reg_reg_n_0_[2]\,
      I2 => p_reg(2),
      O => \CSAdd/RCA_03_0/carry_2\
    );
\s_reg[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[4]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[4]_i_1__1_n_0\
    );
\s_reg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/carry_0_0\,
      I1 => p_reg(4),
      I2 => p_4_in(0),
      O => \s_reg[4]_i_2_n_0\
    );
\s_reg[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_2\,
      I1 => \s_reg_reg_n_0_[3]\,
      I2 => p_reg(3),
      O => \CSAdd/carry_0_0\
    );
\s_reg[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[5]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[5]_i_1__1_n_0\
    );
\s_reg[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_0\,
      I1 => p_reg(5),
      I2 => p_4_in(1),
      O => \s_reg[5]_i_2_n_0\
    );
\s_reg[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/carry_0_0\,
      I1 => p_4_in(0),
      I2 => p_reg(4),
      O => \CSAdd/gen_stage[1].RCA_X_0/carry_0\
    );
\s_reg[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[6]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[6]_i_1__1_n_0\
    );
\s_reg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_1\,
      I1 => p_reg(6),
      I2 => p_4_in(2),
      O => \s_reg[6]_i_2_n_0\
    );
\s_reg[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_0\,
      I1 => p_4_in(1),
      I2 => p_reg(5),
      O => \CSAdd/gen_stage[1].RCA_X_0/carry_1\
    );
\s_reg[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[7]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[7]_i_1__1_n_0\
    );
\s_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_2\,
      I1 => p_reg(7),
      I2 => p_4_in(3),
      O => \s_reg[7]_i_2_n_0\
    );
\s_reg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_1\,
      I1 => p_4_in(2),
      I2 => p_reg(6),
      O => \CSAdd/gen_stage[1].RCA_X_0/carry_2\
    );
\s_reg[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[8]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[8]_i_1__1_n_0\
    );
\s_reg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/carry_0_1\,
      I1 => p_reg(8),
      I2 => p_4_in(4),
      O => \s_reg[8]_i_2_n_0\
    );
\s_reg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_2\,
      I1 => p_4_in(3),
      I2 => p_reg(7),
      O => \CSAdd/carry_0_1\
    );
\s_reg[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[9]_i_2_n_0\,
      I1 => start_IBUF,
      O => \s_reg[9]_i_1__1_n_0\
    );
\s_reg[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_0\,
      I1 => p_reg(9),
      I2 => p_4_in(5),
      O => \s_reg[9]_i_2_n_0\
    );
\s_reg[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/carry_0_1\,
      I1 => p_4_in(4),
      I2 => p_reg(8),
      O => \CSAdd/gen_stage[2].RCA_X_0/carry_0\
    );
\s_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[0]_i_1__1_n_0\,
      Q => \s_reg_reg_n_0_[0]\
    );
\s_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[10]_i_1__1_n_0\,
      Q => p_0_in(0)
    );
\s_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[11]_i_1__1_n_0\,
      Q => p_0_in(1)
    );
\s_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[12]_i_1__1_n_0\,
      Q => p_0_in(2)
    );
\s_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[13]_i_1__1_n_0\,
      Q => p_0_in(3)
    );
\s_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[14]_i_1__1_n_0\,
      Q => p_0_in(4)
    );
\s_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[15]_i_1__1_n_0\,
      Q => p_0_in(5)
    );
\s_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(16),
      Q => p_0_in(6)
    );
\s_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(17),
      Q => p_0_in(7)
    );
\s_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(18),
      Q => p_0_in(8)
    );
\s_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(19),
      Q => p_0_in8_in
    );
\s_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[1]_i_1__1_n_0\,
      Q => \s_reg_reg_n_0_[1]\
    );
\s_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[2]_i_1__1_n_0\,
      Q => \s_reg_reg_n_0_[2]\
    );
\s_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[3]_i_1__1_n_0\,
      Q => \s_reg_reg_n_0_[3]\
    );
\s_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[4]_i_1__1_n_0\,
      Q => p_4_in(0)
    );
\s_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[5]_i_1__1_n_0\,
      Q => p_4_in(1)
    );
\s_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[6]_i_1__1_n_0\,
      Q => p_4_in(2)
    );
\s_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[7]_i_1__1_n_0\,
      Q => p_4_in(3)
    );
\s_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[8]_i_1__1_n_0\,
      Q => p_4_in(4)
    );
\s_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[9]_i_1__1_n_0\,
      Q => p_4_in(5)
    );
started_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0222"
    )
        port map (
      I0 => started_reg,
      I1 => count_reg(3),
      I2 => count_reg(2),
      I3 => count_reg(1),
      I4 => start_IBUF,
      O => started_reg_i_1_n_0
    );
started_reg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => started_reg_i_1_n_0,
      Q => started_reg
    );
\weight_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3_n_0\,
      I2 => douta(0),
      O => weight_next(0)
    );
\weight_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3_n_0\,
      I2 => douta(1),
      O => weight_next(1)
    );
\weight_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3_n_0\,
      I2 => douta(2),
      O => weight_next(2)
    );
\weight_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3_n_0\,
      I2 => douta(3),
      O => weight_next(3)
    );
\weight_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3_n_0\,
      I2 => douta(4),
      O => weight_next(4)
    );
\weight_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3_n_0\,
      I2 => douta(5),
      O => weight_next(5)
    );
\weight_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3_n_0\,
      I2 => douta(6),
      O => weight_next(6)
    );
\weight_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3_n_0\,
      I2 => douta(7),
      O => weight_next(7)
    );
\weight_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(0),
      Q => weight_reg(0)
    );
\weight_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(1),
      Q => weight_reg(1)
    );
\weight_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(2),
      Q => weight_reg(2)
    );
\weight_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(3),
      Q => weight_reg(3)
    );
\weight_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(4),
      Q => weight_reg(4)
    );
\weight_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(5),
      Q => weight_reg(5)
    );
\weight_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(6),
      Q => weight_reg(6)
    );
\weight_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(7),
      Q => weight_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Artificial_Neuron_a22 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    finish : out STD_LOGIC;
    a22_output : out STD_LOGIC_VECTOR ( 3 downto 0 );
    finished_reg_reg_0 : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_IBUF : in STD_LOGIC;
    clk_IBUF_BUFG : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_in_IBUF : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end Artificial_Neuron_a22;

architecture STRUCTURE of Artificial_Neuron_a22 is
  signal \CSAdd/RCA_03_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/RCA_03_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/RCA_03_0/carry_2\ : STD_LOGIC;
  signal \CSAdd/RCA_N4N1_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/RCA_N4N1_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/RCA_N4N1_0/carry_2\ : STD_LOGIC;
  signal \CSAdd/carry_0_0\ : STD_LOGIC;
  signal \CSAdd/carry_0_1\ : STD_LOGIC;
  signal \CSAdd/carry_0_2\ : STD_LOGIC;
  signal \CSAdd/carry_0_3\ : STD_LOGIC;
  signal \CSAdd/gen_stage[1].RCA_X_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/gen_stage[1].RCA_X_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/gen_stage[1].RCA_X_0/carry_2\ : STD_LOGIC;
  signal \CSAdd/gen_stage[2].RCA_X_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/gen_stage[2].RCA_X_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/gen_stage[2].RCA_X_0/carry_2\ : STD_LOGIC;
  signal \CSAdd/gen_stage[3].RCA_X_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/gen_stage[3].RCA_X_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/gen_stage[3].RCA_X_0/carry_2\ : STD_LOGIC;
  signal address_next : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal address_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \address_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal count_next : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^finish\ : STD_LOGIC;
  signal finished_next : STD_LOGIC;
  signal input_next : STD_LOGIC_VECTOR ( 3 to 3 );
  signal input_next_next : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \input_next_next[0]_i_4_n_0\ : STD_LOGIC;
  signal \input_next_next[0]_i_5_n_0\ : STD_LOGIC;
  signal \input_next_next[0]_i_8_n_0\ : STD_LOGIC;
  signal \input_next_next[1]_i_4_n_0\ : STD_LOGIC;
  signal \input_next_next[1]_i_5_n_0\ : STD_LOGIC;
  signal \input_next_next[1]_i_6_n_0\ : STD_LOGIC;
  signal \input_next_next[1]_i_7_n_0\ : STD_LOGIC;
  signal \input_next_next[2]_i_4_n_0\ : STD_LOGIC;
  signal \input_next_next[2]_i_5_n_0\ : STD_LOGIC;
  signal \input_next_next[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \input_next_next[3]_i_5_n_0\ : STD_LOGIC;
  signal \input_next_next[3]_i_7_n_0\ : STD_LOGIC;
  signal \input_next_next[3]_i_8_n_0\ : STD_LOGIC;
  signal input_next_next_next : STD_LOGIC_VECTOR ( 3 to 3 );
  signal input_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in8_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_next : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \plusOp__0_n_102\ : STD_LOGIC;
  signal \plusOp__0_n_103\ : STD_LOGIC;
  signal \plusOp__0_n_104\ : STD_LOGIC;
  signal \plusOp__0_n_105\ : STD_LOGIC;
  signal plusOp_n_102 : STD_LOGIC;
  signal plusOp_n_103 : STD_LOGIC;
  signal plusOp_n_104 : STD_LOGIC;
  signal plusOp_n_105 : STD_LOGIC;
  signal s_next : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal \s_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \s_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \s_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal started_reg : STD_LOGIC;
  signal \started_reg_i_1__0_n_0\ : STD_LOGIC;
  signal weight_next : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal weight_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_plusOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_plusOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_plusOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_plusOp_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 4 );
  signal NLW_plusOp_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_plusOp__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_plusOp__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_plusOp__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 4 );
  signal \NLW_plusOp__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute USE_DSP : string;
  attribute USE_DSP of ROM : label is "yes";
  attribute syn_black_box : string;
  attribute syn_black_box of ROM : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of ROM : label is "blk_mem_gen_v8_4_1,Vivado 2018.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \address_reg[0]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \address_reg[1]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \address_reg[2]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \address_reg[3]_i_2__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \count_reg[0]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \count_reg[1]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \count_reg[2]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_reg[3]_i_2__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \input_next_next[1]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \input_next_next[2]_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \input_next_next[3]_i_1__0\ : label is "soft_lutpair63";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_reg[0]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \s_reg[0]_i_2__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \s_reg[10]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \s_reg[10]_i_2__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_reg[10]_i_3__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \s_reg[11]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \s_reg[11]_i_2__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_reg[11]_i_3__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_reg[12]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \s_reg[12]_i_2__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s_reg[12]_i_3__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_reg[13]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \s_reg[13]_i_2__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_reg[13]_i_3__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s_reg[14]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \s_reg[14]_i_2__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_reg[14]_i_3__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_reg[15]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \s_reg[15]_i_2__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_reg[15]_i_3__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_reg[16]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_reg[16]_i_2__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \s_reg[16]_i_3__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_reg[17]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \s_reg[17]_i_3__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \s_reg[18]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \s_reg[18]_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_reg[18]_i_3__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s_reg[19]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \s_reg[19]_i_2__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s_reg[19]_i_3__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_reg[1]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \s_reg[1]_i_2__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \s_reg[1]_i_3__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \s_reg[2]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \s_reg[2]_i_2__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \s_reg[2]_i_3__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \s_reg[3]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \s_reg[3]_i_2__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \s_reg[3]_i_3__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \s_reg[4]_i_2__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \s_reg[4]_i_3__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \s_reg[5]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_reg[5]_i_2__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \s_reg[5]_i_3__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \s_reg[6]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \s_reg[6]_i_2__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s_reg[6]_i_3__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \s_reg[7]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \s_reg[7]_i_2__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s_reg[7]_i_3__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s_reg[8]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \s_reg[8]_i_2__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_reg[8]_i_3__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s_reg[9]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \s_reg[9]_i_2__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \s_reg[9]_i_3__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \weight_reg[0]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \weight_reg[1]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \weight_reg[2]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \weight_reg[3]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \weight_reg[4]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \weight_reg[5]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \weight_reg[6]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \weight_reg[7]_i_1__0\ : label is "soft_lutpair62";
begin
  finish <= \^finish\;
DADDA: entity work.dadda_multi_0
     port map (
      D(15 downto 0) => p_next(15 downto 0),
      OPMODE(0) => input_reg(3),
      Q(7 downto 0) => weight_reg(7 downto 0),
      start_IBUF => start_IBUF,
      started_reg_reg => \p_reg[15]_i_3__0_n_0\
    );
ROM: entity work.ROM_weights_a22
     port map (
      addra(3 downto 0) => address_reg(3 downto 0),
      clka => clk_IBUF_BUFG,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => AR(0)
    );
\address_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp__0_n_105\,
      I1 => start_IBUF,
      O => address_next(0)
    );
\address_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp__0_n_104\,
      I1 => start_IBUF,
      O => address_next(1)
    );
\address_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp__0_n_103\,
      I1 => start_IBUF,
      O => address_next(2)
    );
\address_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01110000"
    )
        port map (
      I0 => count_reg(2),
      I1 => count_reg(3),
      I2 => count_reg(0),
      I3 => count_reg(1),
      I4 => started_reg,
      I5 => start_IBUF,
      O => \address_reg[3]_i_1__0_n_0\
    );
\address_reg[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \plusOp__0_n_102\,
      I1 => start_IBUF,
      O => address_next(3)
    );
\address_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \address_reg[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => address_next(0),
      Q => address_reg(0)
    );
\address_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \address_reg[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => address_next(1),
      Q => address_reg(1)
    );
\address_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \address_reg[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => address_next(2),
      Q => address_reg(2)
    );
\address_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \address_reg[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => address_next(3),
      Q => address_reg(3)
    );
\count_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => plusOp_n_105,
      I1 => start_IBUF,
      O => count_next(0)
    );
\count_reg[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^finish\,
      I1 => finished_reg_reg_0,
      I2 => P(0),
      O => D(0)
    );
\count_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp_n_104,
      I1 => start_IBUF,
      O => count_next(1)
    );
\count_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp_n_103,
      I1 => start_IBUF,
      O => count_next(2)
    );
\count_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04444444"
    )
        port map (
      I0 => count_reg(3),
      I1 => started_reg,
      I2 => count_reg(2),
      I3 => count_reg(1),
      I4 => count_reg(0),
      I5 => start_IBUF,
      O => \count_reg[3]_i_1__0_n_0\
    );
\count_reg[3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => plusOp_n_102,
      I1 => start_IBUF,
      O => count_next(3)
    );
\count_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \count_reg[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => count_next(0),
      Q => count_reg(0)
    );
\count_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \count_reg[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => count_next(1),
      Q => count_reg(1)
    );
\count_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \count_reg[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => count_next(2),
      Q => count_reg(2)
    );
\count_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \count_reg[3]_i_1__0_n_0\,
      CLR => AR(0),
      D => count_next(3),
      Q => count_reg(3)
    );
\finished_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => count_reg(2),
      I1 => count_reg(3),
      I2 => count_reg(1),
      I3 => count_reg(0),
      I4 => started_reg,
      I5 => start_IBUF,
      O => finished_next
    );
finished_reg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => finished_next,
      Q => \^finish\
    );
\input_next_next[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888800F0"
    )
        port map (
      I0 => \input_next_next[0]_i_4_n_0\,
      I1 => \input_next_next[1]_i_6_n_0\,
      I2 => \input_next_next[0]_i_5_n_0\,
      I3 => \input_next_next[3]_i_5_n_0\,
      I4 => p_0_in8_in,
      O => a22_output(0)
    );
\input_next_next[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => p_4_in(5),
      I4 => p_4_in(4),
      I5 => \input_next_next[0]_i_8_n_0\,
      O => \input_next_next[0]_i_4_n_0\
    );
\input_next_next[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C607C607C607CC"
    )
        port map (
      I0 => p_4_in(0),
      I1 => p_4_in(1),
      I2 => p_4_in(2),
      I3 => p_4_in(3),
      I4 => \s_reg_reg_n_0_[3]\,
      I5 => \s_reg_reg_n_0_[2]\,
      O => \input_next_next[0]_i_5_n_0\
    );
\input_next_next[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C985C985C9858B8"
    )
        port map (
      I0 => p_4_in(1),
      I1 => p_4_in(2),
      I2 => p_4_in(3),
      I3 => p_4_in(0),
      I4 => \s_reg_reg_n_0_[3]\,
      I5 => \s_reg_reg_n_0_[2]\,
      O => \input_next_next[0]_i_8_n_0\
    );
\input_next_next[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022002200220022"
    )
        port map (
      I0 => \input_next_next[1]_i_4_n_0\,
      I1 => \input_next_next[3]_i_5_n_0\,
      I2 => \input_next_next[1]_i_5_n_0\,
      I3 => p_0_in8_in,
      I4 => \input_next_next[1]_i_6_n_0\,
      I5 => \input_next_next[1]_i_7_n_0\,
      O => a22_output(1)
    );
\input_next_next[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556A6A6A2A"
    )
        port map (
      I0 => p_4_in(3),
      I1 => p_4_in(0),
      I2 => p_4_in(1),
      I3 => \s_reg_reg_n_0_[2]\,
      I4 => \s_reg_reg_n_0_[3]\,
      I5 => p_4_in(2),
      O => \input_next_next[1]_i_4_n_0\
    );
\input_next_next[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7A7A7A78"
    )
        port map (
      I0 => p_4_in(1),
      I1 => p_4_in(0),
      I2 => p_4_in(2),
      I3 => \s_reg_reg_n_0_[3]\,
      I4 => \s_reg_reg_n_0_[2]\,
      O => \input_next_next[1]_i_5_n_0\
    );
\input_next_next[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(6),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      I4 => p_0_in(8),
      I5 => p_0_in(7),
      O => \input_next_next[1]_i_6_n_0\
    );
\input_next_next[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_4_in(5),
      I1 => p_0_in(0),
      I2 => p_4_in(3),
      I3 => p_4_in(4),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \input_next_next[1]_i_7_n_0\
    );
\input_next_next[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001151"
    )
        port map (
      I0 => \input_next_next[3]_i_5_n_0\,
      I1 => p_4_in(3),
      I2 => \input_next_next[2]_i_4_n_0\,
      I3 => p_4_in(2),
      I4 => p_0_in8_in,
      I5 => \input_next_next[2]_i_5_n_0\,
      O => a22_output(2)
    );
\input_next_next[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_4_in(0),
      I1 => p_4_in(1),
      O => \input_next_next[2]_i_4_n_0\
    );
\input_next_next[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \input_next_next[1]_i_6_n_0\,
      I1 => p_0_in8_in,
      I2 => p_4_in(2),
      I3 => p_4_in(1),
      I4 => p_4_in(0),
      I5 => \input_next_next[1]_i_7_n_0\,
      O => \input_next_next[2]_i_5_n_0\
    );
\input_next_next[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => count_reg(2),
      I1 => \input_next_next[3]_i_2__0_n_0\,
      I2 => start_IBUF,
      O => input_next_next_next(3)
    );
\input_next_next[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022303300000000"
    )
        port map (
      I0 => data_in_IBUF(1),
      I1 => count_reg(3),
      I2 => data_in_IBUF(0),
      I3 => count_reg(0),
      I4 => count_reg(1),
      I5 => started_reg,
      O => \input_next_next[3]_i_2__0_n_0\
    );
\input_next_next[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000F800"
    )
        port map (
      I0 => p_4_in(1),
      I1 => p_4_in(0),
      I2 => p_4_in(2),
      I3 => p_4_in(3),
      I4 => p_0_in8_in,
      I5 => \input_next_next[3]_i_5_n_0\,
      O => a22_output(3)
    );
\input_next_next[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_0_in(7),
      I2 => p_4_in(4),
      I3 => \input_next_next[3]_i_7_n_0\,
      I4 => \input_next_next[3]_i_8_n_0\,
      O => \input_next_next[3]_i_5_n_0\
    );
\input_next_next[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(6),
      I3 => p_0_in(5),
      O => \input_next_next[3]_i_7_n_0\
    );
\input_next_next[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_4_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      O => \input_next_next[3]_i_8_n_0\
    );
\input_next_next_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next_next_next(3),
      Q => input_next_next(3)
    );
\input_next_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next_next(3),
      Q => input_next(3)
    );
\input_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next(3),
      Q => input_reg(3)
    );
\p_reg[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000037FF"
    )
        port map (
      I0 => started_reg,
      I1 => count_reg(1),
      I2 => count_reg(0),
      I3 => count_reg(2),
      I4 => count_reg(3),
      O => \p_reg[15]_i_3__0_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(0),
      Q => p_reg(0)
    );
\p_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(10),
      Q => p_reg(10)
    );
\p_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(11),
      Q => p_reg(11)
    );
\p_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(12),
      Q => p_reg(12)
    );
\p_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(13),
      Q => p_reg(13)
    );
\p_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(14),
      Q => p_reg(14)
    );
\p_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(15),
      Q => p_reg(15)
    );
\p_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(1),
      Q => p_reg(1)
    );
\p_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(2),
      Q => p_reg(2)
    );
\p_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(3),
      Q => p_reg(3)
    );
\p_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(4),
      Q => p_reg(4)
    );
\p_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(5),
      Q => p_reg(5)
    );
\p_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(6),
      Q => p_reg(6)
    );
\p_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(7),
      Q => p_reg(7)
    );
\p_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(8),
      Q => p_reg(8)
    );
\p_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(9),
      Q => p_reg(9)
    );
plusOp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"111111111111111111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_plusOp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_plusOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => count_reg(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_plusOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_plusOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_plusOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110000",
      OVERFLOW => NLW_plusOp_OVERFLOW_UNCONNECTED,
      P(47 downto 4) => NLW_plusOp_P_UNCONNECTED(47 downto 4),
      P(3) => plusOp_n_102,
      P(2) => plusOp_n_103,
      P(1) => plusOp_n_104,
      P(0) => plusOp_n_105,
      PATTERNBDETECT => NLW_plusOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_plusOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_plusOp_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_plusOp_UNDERFLOW_UNCONNECTED
    );
\plusOp__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"111111111111111111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_plusOp__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_plusOp__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => address_reg(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_plusOp__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_plusOp__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_plusOp__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110000",
      OVERFLOW => \NLW_plusOp__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 4) => \NLW_plusOp__0_P_UNCONNECTED\(47 downto 4),
      P(3) => \plusOp__0_n_102\,
      P(2) => \plusOp__0_n_103\,
      P(1) => \plusOp__0_n_104\,
      P(0) => \plusOp__0_n_105\,
      PATTERNBDETECT => \NLW_plusOp__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_plusOp__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_plusOp__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_plusOp__0_UNDERFLOW_UNCONNECTED\
    );
\s_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[0]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[0]_i_1__0_n_0\
    );
\s_reg[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_reg_reg_n_0_[0]\,
      I1 => p_reg(0),
      O => \s_reg[0]_i_2__0_n_0\
    );
\s_reg[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[10]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[10]_i_1__0_n_0\
    );
\s_reg[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_1\,
      I1 => p_reg(10),
      I2 => p_0_in(0),
      O => \s_reg[10]_i_2__0_n_0\
    );
\s_reg[10]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_0\,
      I1 => p_4_in(5),
      I2 => p_reg(9),
      O => \CSAdd/gen_stage[2].RCA_X_0/carry_1\
    );
\s_reg[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[11]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[11]_i_1__0_n_0\
    );
\s_reg[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_2\,
      I1 => p_reg(11),
      I2 => p_0_in(1),
      O => \s_reg[11]_i_2__0_n_0\
    );
\s_reg[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_1\,
      I1 => p_0_in(0),
      I2 => p_reg(10),
      O => \CSAdd/gen_stage[2].RCA_X_0/carry_2\
    );
\s_reg[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[12]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[12]_i_1__0_n_0\
    );
\s_reg[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/carry_0_2\,
      I1 => p_reg(12),
      I2 => p_0_in(2),
      O => \s_reg[12]_i_2__0_n_0\
    );
\s_reg[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_2\,
      I1 => p_0_in(1),
      I2 => p_reg(11),
      O => \CSAdd/carry_0_2\
    );
\s_reg[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[13]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[13]_i_1__0_n_0\
    );
\s_reg[13]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_0\,
      I1 => p_reg(13),
      I2 => p_0_in(3),
      O => \s_reg[13]_i_2__0_n_0\
    );
\s_reg[13]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/carry_0_2\,
      I1 => p_0_in(2),
      I2 => p_reg(12),
      O => \CSAdd/gen_stage[3].RCA_X_0/carry_0\
    );
\s_reg[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[14]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[14]_i_1__0_n_0\
    );
\s_reg[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_1\,
      I1 => p_reg(14),
      I2 => p_0_in(4),
      O => \s_reg[14]_i_2__0_n_0\
    );
\s_reg[14]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_0\,
      I1 => p_0_in(3),
      I2 => p_reg(13),
      O => \CSAdd/gen_stage[3].RCA_X_0/carry_1\
    );
\s_reg[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[15]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[15]_i_1__0_n_0\
    );
\s_reg[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_2\,
      I1 => p_reg(15),
      I2 => p_0_in(5),
      O => \s_reg[15]_i_2__0_n_0\
    );
\s_reg[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_1\,
      I1 => p_0_in(4),
      I2 => p_reg(14),
      O => \CSAdd/gen_stage[3].RCA_X_0/carry_2\
    );
\s_reg[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[16]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => s_next(16)
    );
\s_reg[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/carry_0_3\,
      I1 => p_reg(15),
      I2 => p_0_in(6),
      O => \s_reg[16]_i_2__0_n_0\
    );
\s_reg[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_2\,
      I1 => p_0_in(5),
      I2 => p_reg(15),
      O => \CSAdd/carry_0_3\
    );
\s_reg[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[17]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => s_next(17)
    );
\s_reg[17]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_0\,
      I1 => p_reg(15),
      I2 => p_0_in(7),
      O => \s_reg[17]_i_2__0_n_0\
    );
\s_reg[17]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/carry_0_3\,
      I1 => p_0_in(6),
      I2 => p_reg(15),
      O => \CSAdd/RCA_N4N1_0/carry_0\
    );
\s_reg[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[18]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => s_next(18)
    );
\s_reg[18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_1\,
      I1 => p_reg(15),
      I2 => p_0_in(8),
      O => \s_reg[18]_i_2__0_n_0\
    );
\s_reg[18]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_0\,
      I1 => p_0_in(7),
      I2 => p_reg(15),
      O => \CSAdd/RCA_N4N1_0/carry_1\
    );
\s_reg[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[19]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => s_next(19)
    );
\s_reg[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_2\,
      I1 => p_reg(15),
      I2 => p_0_in8_in,
      O => \s_reg[19]_i_2__0_n_0\
    );
\s_reg[19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_1\,
      I1 => p_0_in(8),
      I2 => p_reg(15),
      O => \CSAdd/RCA_N4N1_0/carry_2\
    );
\s_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[1]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[1]_i_1__0_n_0\
    );
\s_reg[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_0\,
      I1 => p_reg(1),
      I2 => \s_reg_reg_n_0_[1]\,
      O => \s_reg[1]_i_2__0_n_0\
    );
\s_reg[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_reg(0),
      I1 => \s_reg_reg_n_0_[0]\,
      O => \CSAdd/RCA_03_0/carry_0\
    );
\s_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[2]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[2]_i_1__0_n_0\
    );
\s_reg[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_1\,
      I1 => p_reg(2),
      I2 => \s_reg_reg_n_0_[2]\,
      O => \s_reg[2]_i_2__0_n_0\
    );
\s_reg[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_0\,
      I1 => \s_reg_reg_n_0_[1]\,
      I2 => p_reg(1),
      O => \CSAdd/RCA_03_0/carry_1\
    );
\s_reg[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[3]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[3]_i_1__0_n_0\
    );
\s_reg[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_2\,
      I1 => p_reg(3),
      I2 => \s_reg_reg_n_0_[3]\,
      O => \s_reg[3]_i_2__0_n_0\
    );
\s_reg[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_1\,
      I1 => \s_reg_reg_n_0_[2]\,
      I2 => p_reg(2),
      O => \CSAdd/RCA_03_0/carry_2\
    );
\s_reg[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[4]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[4]_i_1__0_n_0\
    );
\s_reg[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/carry_0_0\,
      I1 => p_reg(4),
      I2 => p_4_in(0),
      O => \s_reg[4]_i_2__0_n_0\
    );
\s_reg[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_2\,
      I1 => \s_reg_reg_n_0_[3]\,
      I2 => p_reg(3),
      O => \CSAdd/carry_0_0\
    );
\s_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[5]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[5]_i_1__0_n_0\
    );
\s_reg[5]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_0\,
      I1 => p_reg(5),
      I2 => p_4_in(1),
      O => \s_reg[5]_i_2__0_n_0\
    );
\s_reg[5]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/carry_0_0\,
      I1 => p_4_in(0),
      I2 => p_reg(4),
      O => \CSAdd/gen_stage[1].RCA_X_0/carry_0\
    );
\s_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[6]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[6]_i_1__0_n_0\
    );
\s_reg[6]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_1\,
      I1 => p_reg(6),
      I2 => p_4_in(2),
      O => \s_reg[6]_i_2__0_n_0\
    );
\s_reg[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_0\,
      I1 => p_4_in(1),
      I2 => p_reg(5),
      O => \CSAdd/gen_stage[1].RCA_X_0/carry_1\
    );
\s_reg[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[7]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[7]_i_1__0_n_0\
    );
\s_reg[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_2\,
      I1 => p_reg(7),
      I2 => p_4_in(3),
      O => \s_reg[7]_i_2__0_n_0\
    );
\s_reg[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_1\,
      I1 => p_4_in(2),
      I2 => p_reg(6),
      O => \CSAdd/gen_stage[1].RCA_X_0/carry_2\
    );
\s_reg[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[8]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[8]_i_1__0_n_0\
    );
\s_reg[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/carry_0_1\,
      I1 => p_reg(8),
      I2 => p_4_in(4),
      O => \s_reg[8]_i_2__0_n_0\
    );
\s_reg[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_2\,
      I1 => p_4_in(3),
      I2 => p_reg(7),
      O => \CSAdd/carry_0_1\
    );
\s_reg[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_reg[9]_i_2__0_n_0\,
      I1 => start_IBUF,
      O => \s_reg[9]_i_1__0_n_0\
    );
\s_reg[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_0\,
      I1 => p_reg(9),
      I2 => p_4_in(5),
      O => \s_reg[9]_i_2__0_n_0\
    );
\s_reg[9]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/carry_0_1\,
      I1 => p_4_in(4),
      I2 => p_reg(8),
      O => \CSAdd/gen_stage[2].RCA_X_0/carry_0\
    );
\s_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[0]_i_1__0_n_0\,
      Q => \s_reg_reg_n_0_[0]\
    );
\s_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[10]_i_1__0_n_0\,
      Q => p_0_in(0)
    );
\s_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[11]_i_1__0_n_0\,
      Q => p_0_in(1)
    );
\s_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[12]_i_1__0_n_0\,
      Q => p_0_in(2)
    );
\s_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[13]_i_1__0_n_0\,
      Q => p_0_in(3)
    );
\s_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[14]_i_1__0_n_0\,
      Q => p_0_in(4)
    );
\s_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[15]_i_1__0_n_0\,
      Q => p_0_in(5)
    );
\s_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(16),
      Q => p_0_in(6)
    );
\s_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(17),
      Q => p_0_in(7)
    );
\s_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(18),
      Q => p_0_in(8)
    );
\s_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(19),
      Q => p_0_in8_in
    );
\s_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[1]_i_1__0_n_0\,
      Q => \s_reg_reg_n_0_[1]\
    );
\s_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[2]_i_1__0_n_0\,
      Q => \s_reg_reg_n_0_[2]\
    );
\s_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[3]_i_1__0_n_0\,
      Q => \s_reg_reg_n_0_[3]\
    );
\s_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[4]_i_1__0_n_0\,
      Q => p_4_in(0)
    );
\s_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[5]_i_1__0_n_0\,
      Q => p_4_in(1)
    );
\s_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[6]_i_1__0_n_0\,
      Q => p_4_in(2)
    );
\s_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[7]_i_1__0_n_0\,
      Q => p_4_in(3)
    );
\s_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[8]_i_1__0_n_0\,
      Q => p_4_in(4)
    );
\s_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \s_reg[9]_i_1__0_n_0\,
      Q => p_4_in(5)
    );
\started_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0222"
    )
        port map (
      I0 => started_reg,
      I1 => count_reg(3),
      I2 => count_reg(2),
      I3 => count_reg(1),
      I4 => start_IBUF,
      O => \started_reg_i_1__0_n_0\
    );
started_reg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \started_reg_i_1__0_n_0\,
      Q => started_reg
    );
\weight_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3__0_n_0\,
      I2 => douta(0),
      O => weight_next(0)
    );
\weight_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3__0_n_0\,
      I2 => douta(1),
      O => weight_next(1)
    );
\weight_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3__0_n_0\,
      I2 => douta(2),
      O => weight_next(2)
    );
\weight_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3__0_n_0\,
      I2 => douta(3),
      O => weight_next(3)
    );
\weight_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3__0_n_0\,
      I2 => douta(4),
      O => weight_next(4)
    );
\weight_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3__0_n_0\,
      I2 => douta(5),
      O => weight_next(5)
    );
\weight_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3__0_n_0\,
      I2 => douta(6),
      O => weight_next(6)
    );
\weight_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => start_IBUF,
      I1 => \p_reg[15]_i_3__0_n_0\,
      I2 => douta(7),
      O => weight_next(7)
    );
\weight_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(0),
      Q => weight_reg(0)
    );
\weight_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(1),
      Q => weight_reg(1)
    );
\weight_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(2),
      Q => weight_reg(2)
    );
\weight_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(3),
      Q => weight_reg(3)
    );
\weight_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(4),
      Q => weight_reg(4)
    );
\weight_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(5),
      Q => weight_reg(5)
    );
\weight_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(6),
      Q => weight_reg(6)
    );
\weight_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(7),
      Q => weight_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Artificial_Neuron_a31 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    finish_OBUF : out STD_LOGIC;
    seg_OBUF : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_OBUF : out STD_LOGIC;
    clk_IBUF_BUFG : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_a31 : in STD_LOGIC;
    a22_output : in STD_LOGIC_VECTOR ( 3 downto 0 );
    a21_output : in STD_LOGIC_VECTOR ( 3 downto 0 );
    finish : in STD_LOGIC;
    finished_reg_reg_0 : in STD_LOGIC;
    aux5_reg : in STD_LOGIC;
    an_OBUF : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end Artificial_Neuron_a31;

architecture STRUCTURE of Artificial_Neuron_a31 is
  signal \CSAdd/RCA_03_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/RCA_03_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/RCA_03_0/carry_2\ : STD_LOGIC;
  signal \CSAdd/RCA_N4N1_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/RCA_N4N1_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/RCA_N4N1_0/carry_2\ : STD_LOGIC;
  signal \CSAdd/carry_0_0\ : STD_LOGIC;
  signal \CSAdd/carry_0_1\ : STD_LOGIC;
  signal \CSAdd/carry_0_2\ : STD_LOGIC;
  signal \CSAdd/carry_0_3\ : STD_LOGIC;
  signal \CSAdd/gen_stage[1].RCA_X_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/gen_stage[1].RCA_X_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/gen_stage[1].RCA_X_0/carry_2\ : STD_LOGIC;
  signal \CSAdd/gen_stage[2].RCA_X_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/gen_stage[2].RCA_X_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/gen_stage[2].RCA_X_0/carry_2\ : STD_LOGIC;
  signal \CSAdd/gen_stage[3].RCA_X_0/carry_0\ : STD_LOGIC;
  signal \CSAdd/gen_stage[3].RCA_X_0/carry_1\ : STD_LOGIC;
  signal \CSAdd/gen_stage[3].RCA_X_0/carry_2\ : STD_LOGIC;
  signal a31_output : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal address_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \address_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \address_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \address_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \address_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \address_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal data_out_OBUF_inst_i_2_n_0 : STD_LOGIC;
  signal douta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal finished_next : STD_LOGIC;
  signal input_next : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal input_next_next : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \input_next_next[0]_i_1_n_0\ : STD_LOGIC;
  signal \input_next_next[1]_i_1_n_0\ : STD_LOGIC;
  signal \input_next_next[2]_i_1_n_0\ : STD_LOGIC;
  signal input_next_next_next : STD_LOGIC_VECTOR ( 3 to 3 );
  signal input_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in8_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_next : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__0_n_102\ : STD_LOGIC;
  signal \plusOp__0_n_103\ : STD_LOGIC;
  signal \plusOp__0_n_104\ : STD_LOGIC;
  signal \plusOp__0_n_105\ : STD_LOGIC;
  signal plusOp_n_102 : STD_LOGIC;
  signal plusOp_n_103 : STD_LOGIC;
  signal plusOp_n_104 : STD_LOGIC;
  signal s_next : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \s_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \s_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_11_n_0\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_12_n_0\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_13_n_0\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_14_n_0\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_15_n_0\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_16_n_0\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_17_n_0\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_18_n_0\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_19_n_0\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_4_n_0\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_6_n_0\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_7_n_0\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_8_n_0\ : STD_LOGIC;
  signal \seg_OBUF[5]_inst_i_9_n_0\ : STD_LOGIC;
  signal started_next17_out : STD_LOGIC;
  signal started_reg : STD_LOGIC;
  signal \started_reg_i_1__1_n_0\ : STD_LOGIC;
  signal weight_next : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal weight_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \weight_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal NLW_plusOp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_plusOp_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_plusOp_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_plusOp_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_plusOp_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 4 );
  signal NLW_plusOp_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_plusOp__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_plusOp__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_plusOp__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_plusOp__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 4 );
  signal \NLW_plusOp__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute USE_DSP : string;
  attribute USE_DSP of ROM : label is "yes";
  attribute syn_black_box : string;
  attribute syn_black_box of ROM : label is "TRUE";
  attribute x_core_info : string;
  attribute x_core_info of ROM : label is "blk_mem_gen_v8_4_1,Vivado 2018.2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \address_reg[0]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \address_reg[1]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \address_reg[2]_i_1__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \address_reg[3]_i_2__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \count_reg[1]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \count_reg[2]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of data_out_OBUF_inst_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \input_next_next[3]_i_4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \p_reg[15]_i_2\ : label is "soft_lutpair83";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_reg[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \s_reg[0]_i_2__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \s_reg[10]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \s_reg[10]_i_2__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \s_reg[10]_i_3__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \s_reg[11]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \s_reg[11]_i_2__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \s_reg[11]_i_3__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \s_reg[12]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \s_reg[12]_i_2__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \s_reg[12]_i_3__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \s_reg[13]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \s_reg[13]_i_2__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \s_reg[13]_i_3__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \s_reg[14]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \s_reg[14]_i_2__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \s_reg[14]_i_3__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \s_reg[15]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \s_reg[15]_i_2__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \s_reg[15]_i_3__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \s_reg[16]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \s_reg[16]_i_2__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \s_reg[16]_i_3__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \s_reg[17]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \s_reg[17]_i_2__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \s_reg[17]_i_3__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \s_reg[18]_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \s_reg[18]_i_2__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \s_reg[18]_i_3__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \s_reg[19]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \s_reg[19]_i_2__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \s_reg[19]_i_3__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \s_reg[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \s_reg[1]_i_2__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \s_reg[1]_i_3__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \s_reg[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \s_reg[2]_i_2__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \s_reg[2]_i_3__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \s_reg[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \s_reg[3]_i_2__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \s_reg[3]_i_3__1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \s_reg[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \s_reg[4]_i_2__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \s_reg[4]_i_3__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \s_reg[5]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \s_reg[5]_i_2__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \s_reg[5]_i_3__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \s_reg[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \s_reg[6]_i_2__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \s_reg[6]_i_3__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \s_reg[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \s_reg[7]_i_2__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \s_reg[7]_i_3__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \s_reg[8]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \s_reg[8]_i_2__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \s_reg[8]_i_3__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \s_reg[9]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \s_reg[9]_i_2__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \s_reg[9]_i_3__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \seg_OBUF[5]_inst_i_13\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \seg_OBUF[5]_inst_i_18\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \seg_OBUF[5]_inst_i_19\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \seg_OBUF[5]_inst_i_9\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \weight_reg[0]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \weight_reg[1]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \weight_reg[2]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \weight_reg[3]_i_1__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \weight_reg[4]_i_1__1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \weight_reg[5]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \weight_reg[6]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \weight_reg[7]_i_1__1\ : label is "soft_lutpair121";
begin
DADDA: entity work.dadda_multi
     port map (
      D(15 downto 0) => p_next(15 downto 0),
      Q(7 downto 0) => weight_reg(7 downto 0),
      \count_reg_reg[2]\ => \p_reg[15]_i_2_n_0\,
      finish => finish,
      finished_reg_reg => finished_reg_reg_0,
      \input_reg_reg[3]\(3 downto 0) => input_reg(3 downto 0)
    );
ROM: entity work.ROM_weights_a31
     port map (
      addra(3 downto 0) => address_reg(3 downto 0),
      clka => clk_IBUF_BUFG,
      douta(7 downto 0) => douta(7 downto 0),
      rsta => AR(0)
    );
\address_reg[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \plusOp__0_n_105\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => \address_reg[0]_i_1__1_n_0\
    );
\address_reg[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \plusOp__0_n_104\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => \address_reg[1]_i_1__1_n_0\
    );
\address_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \plusOp__0_n_103\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => \address_reg[2]_i_1__1_n_0\
    );
\address_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01110000"
    )
        port map (
      I0 => count_reg(2),
      I1 => count_reg(3),
      I2 => count_reg(0),
      I3 => count_reg(1),
      I4 => started_reg,
      I5 => start_a31,
      O => \address_reg[3]_i_1__1_n_0\
    );
\address_reg[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \plusOp__0_n_102\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => \address_reg[3]_i_2__1_n_0\
    );
\address_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \address_reg[3]_i_1__1_n_0\,
      CLR => AR(0),
      D => \address_reg[0]_i_1__1_n_0\,
      Q => address_reg(0)
    );
\address_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \address_reg[3]_i_1__1_n_0\,
      CLR => AR(0),
      D => \address_reg[1]_i_1__1_n_0\,
      Q => address_reg(1)
    );
\address_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \address_reg[3]_i_1__1_n_0\,
      CLR => AR(0),
      D => \address_reg[2]_i_1__1_n_0\,
      Q => address_reg(2)
    );
\address_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \address_reg[3]_i_1__1_n_0\,
      CLR => AR(0),
      D => \address_reg[3]_i_2__1_n_0\,
      Q => address_reg(3)
    );
\count_reg[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => plusOp_n_104,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => \count_reg[1]_i_1__1_n_0\
    );
\count_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => plusOp_n_103,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => \count_reg[2]_i_1__1_n_0\
    );
\count_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAEAEAEAEAEAE"
    )
        port map (
      I0 => start_a31,
      I1 => started_reg,
      I2 => count_reg(3),
      I3 => count_reg(0),
      I4 => count_reg(1),
      I5 => count_reg(2),
      O => \count_reg[3]_i_1__1_n_0\
    );
\count_reg[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => plusOp_n_102,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => \count_reg[3]_i_2__1_n_0\
    );
\count_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \count_reg[3]_i_1__1_n_0\,
      CLR => AR(0),
      D => D(0),
      Q => count_reg(0)
    );
\count_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \count_reg[3]_i_1__1_n_0\,
      CLR => AR(0),
      D => \count_reg[1]_i_1__1_n_0\,
      Q => count_reg(1)
    );
\count_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \count_reg[3]_i_1__1_n_0\,
      CLR => AR(0),
      D => \count_reg[2]_i_1__1_n_0\,
      Q => count_reg(2)
    );
\count_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => \count_reg[3]_i_1__1_n_0\,
      CLR => AR(0),
      D => \count_reg[3]_i_2__1_n_0\,
      Q => count_reg(3)
    );
data_out_OBUF_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => data_out_OBUF_inst_i_2_n_0,
      I1 => p_0_in8_in,
      O => data_out_OBUF
    );
data_out_OBUF_inst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \seg_OBUF[5]_inst_i_7_n_0\,
      I1 => p_0_in8_in,
      I2 => p_4_in(2),
      I3 => p_4_in(1),
      I4 => p_4_in(0),
      I5 => \seg_OBUF[5]_inst_i_14_n_0\,
      O => data_out_OBUF_inst_i_2_n_0
    );
\finished_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => start_a31,
      I1 => count_reg(2),
      I2 => count_reg(1),
      I3 => count_reg(0),
      I4 => count_reg(3),
      I5 => started_reg,
      O => finished_next
    );
finished_reg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => finished_next,
      Q => finish_OBUF
    );
\input_next_next[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002C200000"
    )
        port map (
      I0 => a22_output(0),
      I1 => count_reg(0),
      I2 => count_reg(1),
      I3 => a21_output(0),
      I4 => started_next17_out,
      I5 => start_a31,
      O => \input_next_next[0]_i_1_n_0\
    );
\input_next_next[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002C200000"
    )
        port map (
      I0 => a22_output(1),
      I1 => count_reg(0),
      I2 => count_reg(1),
      I3 => a21_output(1),
      I4 => started_next17_out,
      I5 => start_a31,
      O => \input_next_next[1]_i_1_n_0\
    );
\input_next_next[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002C200000"
    )
        port map (
      I0 => a22_output(2),
      I1 => count_reg(0),
      I2 => count_reg(1),
      I3 => a21_output(2),
      I4 => started_next17_out,
      I5 => start_a31,
      O => \input_next_next[2]_i_1_n_0\
    );
\input_next_next[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAFAAAAAAAA"
    )
        port map (
      I0 => start_a31,
      I1 => a22_output(3),
      I2 => count_reg(0),
      I3 => count_reg(1),
      I4 => a21_output(3),
      I5 => started_next17_out,
      O => input_next_next_next(3)
    );
\input_next_next[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01110000"
    )
        port map (
      I0 => count_reg(2),
      I1 => count_reg(3),
      I2 => count_reg(0),
      I3 => count_reg(1),
      I4 => started_reg,
      O => started_next17_out
    );
\input_next_next_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \input_next_next[0]_i_1_n_0\,
      Q => input_next_next(0)
    );
\input_next_next_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \input_next_next[1]_i_1_n_0\,
      Q => input_next_next(1)
    );
\input_next_next_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \input_next_next[2]_i_1_n_0\,
      Q => input_next_next(2)
    );
\input_next_next_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next_next_next(3),
      Q => input_next_next(3)
    );
\input_next_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next_next(0),
      Q => input_next(0)
    );
\input_next_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next_next(1),
      Q => input_next(1)
    );
\input_next_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next_next(2),
      Q => input_next(2)
    );
\input_next_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next_next(3),
      Q => input_next(3)
    );
\input_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next(0),
      Q => input_reg(0)
    );
\input_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next(1),
      Q => input_reg(1)
    );
\input_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next(2),
      Q => input_reg(2)
    );
\input_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => input_next(3),
      Q => input_reg(3)
    );
\p_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11331333"
    )
        port map (
      I0 => count_reg(2),
      I1 => count_reg(3),
      I2 => count_reg(0),
      I3 => count_reg(1),
      I4 => started_reg,
      O => \p_reg[15]_i_2_n_0\
    );
\p_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(0),
      Q => p_reg(0)
    );
\p_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(10),
      Q => p_reg(10)
    );
\p_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(11),
      Q => p_reg(11)
    );
\p_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(12),
      Q => p_reg(12)
    );
\p_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(13),
      Q => p_reg(13)
    );
\p_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(14),
      Q => p_reg(14)
    );
\p_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(15),
      Q => p_reg(15)
    );
\p_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(1),
      Q => p_reg(1)
    );
\p_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(2),
      Q => p_reg(2)
    );
\p_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(3),
      Q => p_reg(3)
    );
\p_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(4),
      Q => p_reg(4)
    );
\p_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(5),
      Q => p_reg(5)
    );
\p_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(6),
      Q => p_reg(6)
    );
\p_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(7),
      Q => p_reg(7)
    );
\p_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(8),
      Q => p_reg(8)
    );
\p_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => p_next(9),
      Q => p_reg(9)
    );
plusOp: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"111111111111111111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_plusOp_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_plusOp_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => count_reg(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_plusOp_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_plusOp_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_plusOp_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110000",
      OVERFLOW => NLW_plusOp_OVERFLOW_UNCONNECTED,
      P(47 downto 4) => NLW_plusOp_P_UNCONNECTED(47 downto 4),
      P(3) => plusOp_n_102,
      P(2) => plusOp_n_103,
      P(1) => plusOp_n_104,
      P(0) => P(0),
      PATTERNBDETECT => NLW_plusOp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_plusOp_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_plusOp_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_plusOp_UNDERFLOW_UNCONNECTED
    );
\plusOp__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"111111111111111111111111111111",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_plusOp__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_plusOp__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 4) => B"00000000000000000000000000000000000000000000",
      C(3 downto 0) => address_reg(3 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_plusOp__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_plusOp__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_plusOp__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110000",
      OVERFLOW => \NLW_plusOp__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 4) => \NLW_plusOp__0_P_UNCONNECTED\(47 downto 4),
      P(3) => \plusOp__0_n_102\,
      P(2) => \plusOp__0_n_103\,
      P(1) => \plusOp__0_n_104\,
      P(0) => \plusOp__0_n_105\,
      PATTERNBDETECT => \NLW_plusOp__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_plusOp__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_plusOp__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_plusOp__0_UNDERFLOW_UNCONNECTED\
    );
\s_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[0]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(0)
    );
\s_reg[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \s_reg_reg_n_0_[0]\,
      I1 => p_reg(0),
      O => \s_reg[0]_i_2__1_n_0\
    );
\s_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[10]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(10)
    );
\s_reg[10]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_1\,
      I1 => p_reg(10),
      I2 => p_0_in(0),
      O => \s_reg[10]_i_2__1_n_0\
    );
\s_reg[10]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_0\,
      I1 => p_4_in(5),
      I2 => p_reg(9),
      O => \CSAdd/gen_stage[2].RCA_X_0/carry_1\
    );
\s_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[11]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(11)
    );
\s_reg[11]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_2\,
      I1 => p_reg(11),
      I2 => p_0_in(1),
      O => \s_reg[11]_i_2__1_n_0\
    );
\s_reg[11]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_1\,
      I1 => p_0_in(0),
      I2 => p_reg(10),
      O => \CSAdd/gen_stage[2].RCA_X_0/carry_2\
    );
\s_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[12]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(12)
    );
\s_reg[12]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/carry_0_2\,
      I1 => p_reg(12),
      I2 => p_0_in(2),
      O => \s_reg[12]_i_2__1_n_0\
    );
\s_reg[12]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_2\,
      I1 => p_0_in(1),
      I2 => p_reg(11),
      O => \CSAdd/carry_0_2\
    );
\s_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[13]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(13)
    );
\s_reg[13]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_0\,
      I1 => p_reg(13),
      I2 => p_0_in(3),
      O => \s_reg[13]_i_2__1_n_0\
    );
\s_reg[13]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/carry_0_2\,
      I1 => p_0_in(2),
      I2 => p_reg(12),
      O => \CSAdd/gen_stage[3].RCA_X_0/carry_0\
    );
\s_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[14]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(14)
    );
\s_reg[14]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_1\,
      I1 => p_reg(14),
      I2 => p_0_in(4),
      O => \s_reg[14]_i_2__1_n_0\
    );
\s_reg[14]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_0\,
      I1 => p_0_in(3),
      I2 => p_reg(13),
      O => \CSAdd/gen_stage[3].RCA_X_0/carry_1\
    );
\s_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[15]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(15)
    );
\s_reg[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_2\,
      I1 => p_reg(15),
      I2 => p_0_in(5),
      O => \s_reg[15]_i_2__1_n_0\
    );
\s_reg[15]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_1\,
      I1 => p_0_in(4),
      I2 => p_reg(14),
      O => \CSAdd/gen_stage[3].RCA_X_0/carry_2\
    );
\s_reg[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[16]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(16)
    );
\s_reg[16]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/carry_0_3\,
      I1 => p_reg(15),
      I2 => p_0_in(6),
      O => \s_reg[16]_i_2__1_n_0\
    );
\s_reg[16]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[3].RCA_X_0/carry_2\,
      I1 => p_0_in(5),
      I2 => p_reg(15),
      O => \CSAdd/carry_0_3\
    );
\s_reg[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[17]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(17)
    );
\s_reg[17]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_0\,
      I1 => p_reg(15),
      I2 => p_0_in(7),
      O => \s_reg[17]_i_2__1_n_0\
    );
\s_reg[17]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/carry_0_3\,
      I1 => p_0_in(6),
      I2 => p_reg(15),
      O => \CSAdd/RCA_N4N1_0/carry_0\
    );
\s_reg[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[18]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(18)
    );
\s_reg[18]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_1\,
      I1 => p_reg(15),
      I2 => p_0_in(8),
      O => \s_reg[18]_i_2__1_n_0\
    );
\s_reg[18]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_0\,
      I1 => p_0_in(7),
      I2 => p_reg(15),
      O => \CSAdd/RCA_N4N1_0/carry_1\
    );
\s_reg[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[19]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(19)
    );
\s_reg[19]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_2\,
      I1 => p_reg(15),
      I2 => p_0_in8_in,
      O => \s_reg[19]_i_2__1_n_0\
    );
\s_reg[19]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_N4N1_0/carry_1\,
      I1 => p_0_in(8),
      I2 => p_reg(15),
      O => \CSAdd/RCA_N4N1_0/carry_2\
    );
\s_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[1]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(1)
    );
\s_reg[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_0\,
      I1 => p_reg(1),
      I2 => \s_reg_reg_n_0_[1]\,
      O => \s_reg[1]_i_2__1_n_0\
    );
\s_reg[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_reg(0),
      I1 => \s_reg_reg_n_0_[0]\,
      O => \CSAdd/RCA_03_0/carry_0\
    );
\s_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[2]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(2)
    );
\s_reg[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_1\,
      I1 => p_reg(2),
      I2 => \s_reg_reg_n_0_[2]\,
      O => \s_reg[2]_i_2__1_n_0\
    );
\s_reg[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_0\,
      I1 => \s_reg_reg_n_0_[1]\,
      I2 => p_reg(1),
      O => \CSAdd/RCA_03_0/carry_1\
    );
\s_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[3]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(3)
    );
\s_reg[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_2\,
      I1 => p_reg(3),
      I2 => \s_reg_reg_n_0_[3]\,
      O => \s_reg[3]_i_2__1_n_0\
    );
\s_reg[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_1\,
      I1 => \s_reg_reg_n_0_[2]\,
      I2 => p_reg(2),
      O => \CSAdd/RCA_03_0/carry_2\
    );
\s_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[4]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(4)
    );
\s_reg[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/carry_0_0\,
      I1 => p_reg(4),
      I2 => p_4_in(0),
      O => \s_reg[4]_i_2__1_n_0\
    );
\s_reg[4]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/RCA_03_0/carry_2\,
      I1 => \s_reg_reg_n_0_[3]\,
      I2 => p_reg(3),
      O => \CSAdd/carry_0_0\
    );
\s_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[5]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(5)
    );
\s_reg[5]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_0\,
      I1 => p_reg(5),
      I2 => p_4_in(1),
      O => \s_reg[5]_i_2__1_n_0\
    );
\s_reg[5]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/carry_0_0\,
      I1 => p_4_in(0),
      I2 => p_reg(4),
      O => \CSAdd/gen_stage[1].RCA_X_0/carry_0\
    );
\s_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[6]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(6)
    );
\s_reg[6]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_1\,
      I1 => p_reg(6),
      I2 => p_4_in(2),
      O => \s_reg[6]_i_2__1_n_0\
    );
\s_reg[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_0\,
      I1 => p_4_in(1),
      I2 => p_reg(5),
      O => \CSAdd/gen_stage[1].RCA_X_0/carry_1\
    );
\s_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[7]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(7)
    );
\s_reg[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_2\,
      I1 => p_reg(7),
      I2 => p_4_in(3),
      O => \s_reg[7]_i_2__1_n_0\
    );
\s_reg[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_1\,
      I1 => p_4_in(2),
      I2 => p_reg(6),
      O => \CSAdd/gen_stage[1].RCA_X_0/carry_2\
    );
\s_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[8]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(8)
    );
\s_reg[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/carry_0_1\,
      I1 => p_reg(8),
      I2 => p_4_in(4),
      O => \s_reg[8]_i_2__1_n_0\
    );
\s_reg[8]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/gen_stage[1].RCA_X_0/carry_2\,
      I1 => p_4_in(3),
      I2 => p_reg(7),
      O => \CSAdd/carry_0_1\
    );
\s_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \s_reg[9]_i_2__1_n_0\,
      I1 => finished_reg_reg_0,
      I2 => finish,
      O => s_next(9)
    );
\s_reg[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \CSAdd/gen_stage[2].RCA_X_0/carry_0\,
      I1 => p_reg(9),
      I2 => p_4_in(5),
      O => \s_reg[9]_i_2__1_n_0\
    );
\s_reg[9]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \CSAdd/carry_0_1\,
      I1 => p_4_in(4),
      I2 => p_reg(8),
      O => \CSAdd/gen_stage[2].RCA_X_0/carry_0\
    );
\s_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(0),
      Q => \s_reg_reg_n_0_[0]\
    );
\s_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(10),
      Q => p_0_in(0)
    );
\s_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(11),
      Q => p_0_in(1)
    );
\s_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(12),
      Q => p_0_in(2)
    );
\s_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(13),
      Q => p_0_in(3)
    );
\s_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(14),
      Q => p_0_in(4)
    );
\s_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(15),
      Q => p_0_in(5)
    );
\s_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(16),
      Q => p_0_in(6)
    );
\s_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(17),
      Q => p_0_in(7)
    );
\s_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(18),
      Q => p_0_in(8)
    );
\s_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(19),
      Q => p_0_in8_in
    );
\s_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(1),
      Q => \s_reg_reg_n_0_[1]\
    );
\s_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(2),
      Q => \s_reg_reg_n_0_[2]\
    );
\s_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(3),
      Q => \s_reg_reg_n_0_[3]\
    );
\s_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(4),
      Q => p_4_in(0)
    );
\s_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(5),
      Q => p_4_in(1)
    );
\s_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(6),
      Q => p_4_in(2)
    );
\s_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(7),
      Q => p_4_in(3)
    );
\s_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(8),
      Q => p_4_in(4)
    );
\s_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => s_next(9),
      Q => p_4_in(5)
    );
\seg_OBUF[5]_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA8AFAFA0A8A0A"
    )
        port map (
      I0 => a31_output(0),
      I1 => aux5_reg,
      I2 => an_OBUF(3),
      I3 => an_OBUF(2),
      I4 => \seg_OBUF[5]_inst_i_4_n_0\,
      I5 => a31_output(1),
      O => seg_OBUF(0)
    );
\seg_OBUF[5]_inst_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0F04"
    )
        port map (
      I0 => \seg_OBUF[5]_inst_i_18_n_0\,
      I1 => p_4_in(3),
      I2 => p_0_in8_in,
      I3 => \seg_OBUF[5]_inst_i_19_n_0\,
      I4 => \seg_OBUF[5]_inst_i_16_n_0\,
      I5 => \seg_OBUF[5]_inst_i_17_n_0\,
      O => a31_output(3)
    );
\seg_OBUF[5]_inst_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000557F"
    )
        port map (
      I0 => p_4_in(3),
      I1 => p_4_in(1),
      I2 => p_4_in(0),
      I3 => p_4_in(2),
      I4 => p_0_in8_in,
      O => \seg_OBUF[5]_inst_i_11_n_0\
    );
\seg_OBUF[5]_inst_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556A6A6A2A"
    )
        port map (
      I0 => p_4_in(3),
      I1 => p_4_in(0),
      I2 => p_4_in(1),
      I3 => \s_reg_reg_n_0_[2]\,
      I4 => \s_reg_reg_n_0_[3]\,
      I5 => p_4_in(2),
      O => \seg_OBUF[5]_inst_i_12_n_0\
    );
\seg_OBUF[5]_inst_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7A7A7A78"
    )
        port map (
      I0 => p_4_in(1),
      I1 => p_4_in(0),
      I2 => p_4_in(2),
      I3 => \s_reg_reg_n_0_[3]\,
      I4 => \s_reg_reg_n_0_[2]\,
      O => \seg_OBUF[5]_inst_i_13_n_0\
    );
\seg_OBUF[5]_inst_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_4_in(5),
      I1 => p_0_in(0),
      I2 => p_4_in(3),
      I3 => p_4_in(4),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \seg_OBUF[5]_inst_i_14_n_0\
    );
\seg_OBUF[5]_inst_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C985C985C9858B8"
    )
        port map (
      I0 => p_4_in(1),
      I1 => p_4_in(2),
      I2 => p_4_in(3),
      I3 => p_4_in(0),
      I4 => \s_reg_reg_n_0_[3]\,
      I5 => \s_reg_reg_n_0_[2]\,
      O => \seg_OBUF[5]_inst_i_15_n_0\
    );
\seg_OBUF[5]_inst_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(6),
      I3 => p_0_in(5),
      O => \seg_OBUF[5]_inst_i_16_n_0\
    );
\seg_OBUF[5]_inst_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_4_in(5),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      O => \seg_OBUF[5]_inst_i_17_n_0\
    );
\seg_OBUF[5]_inst_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => p_4_in(1),
      I1 => p_4_in(0),
      I2 => p_4_in(2),
      O => \seg_OBUF[5]_inst_i_18_n_0\
    );
\seg_OBUF[5]_inst_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_0_in(7),
      I2 => p_4_in(4),
      O => \seg_OBUF[5]_inst_i_19_n_0\
    );
\seg_OBUF[5]_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888800F0"
    )
        port map (
      I0 => \seg_OBUF[5]_inst_i_6_n_0\,
      I1 => \seg_OBUF[5]_inst_i_7_n_0\,
      I2 => \seg_OBUF[5]_inst_i_8_n_0\,
      I3 => \seg_OBUF[5]_inst_i_9_n_0\,
      I4 => p_0_in8_in,
      O => a31_output(0)
    );
\seg_OBUF[5]_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2F202F2020"
    )
        port map (
      I0 => a31_output(3),
      I1 => an_OBUF(0),
      I2 => an_OBUF(1),
      I3 => \seg_OBUF[5]_inst_i_9_n_0\,
      I4 => \seg_OBUF[5]_inst_i_11_n_0\,
      I5 => data_out_OBUF_inst_i_2_n_0,
      O => \seg_OBUF[5]_inst_i_4_n_0\
    );
\seg_OBUF[5]_inst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F022002200220022"
    )
        port map (
      I0 => \seg_OBUF[5]_inst_i_12_n_0\,
      I1 => \seg_OBUF[5]_inst_i_9_n_0\,
      I2 => \seg_OBUF[5]_inst_i_13_n_0\,
      I3 => p_0_in8_in,
      I4 => \seg_OBUF[5]_inst_i_7_n_0\,
      I5 => \seg_OBUF[5]_inst_i_14_n_0\,
      O => a31_output(1)
    );
\seg_OBUF[5]_inst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => p_4_in(5),
      I4 => p_4_in(4),
      I5 => \seg_OBUF[5]_inst_i_15_n_0\,
      O => \seg_OBUF[5]_inst_i_6_n_0\
    );
\seg_OBUF[5]_inst_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(6),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      I4 => p_0_in(8),
      I5 => p_0_in(7),
      O => \seg_OBUF[5]_inst_i_7_n_0\
    );
\seg_OBUF[5]_inst_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C607C607C607CC"
    )
        port map (
      I0 => p_4_in(0),
      I1 => p_4_in(1),
      I2 => p_4_in(2),
      I3 => p_4_in(3),
      I4 => \s_reg_reg_n_0_[3]\,
      I5 => \s_reg_reg_n_0_[2]\,
      O => \seg_OBUF[5]_inst_i_8_n_0\
    );
\seg_OBUF[5]_inst_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(8),
      I1 => p_0_in(7),
      I2 => p_4_in(4),
      I3 => \seg_OBUF[5]_inst_i_16_n_0\,
      I4 => \seg_OBUF[5]_inst_i_17_n_0\,
      O => \seg_OBUF[5]_inst_i_9_n_0\
    );
\started_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAEAE"
    )
        port map (
      I0 => start_a31,
      I1 => started_reg,
      I2 => count_reg(3),
      I3 => count_reg(1),
      I4 => count_reg(2),
      O => \started_reg_i_1__1_n_0\
    );
started_reg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => \started_reg_i_1__1_n_0\,
      Q => started_reg
    );
\weight_reg[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => douta(0),
      I1 => \weight_reg[7]_i_2_n_0\,
      O => weight_next(0)
    );
\weight_reg[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => douta(1),
      I1 => \weight_reg[7]_i_2_n_0\,
      O => weight_next(1)
    );
\weight_reg[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => douta(2),
      I1 => \weight_reg[7]_i_2_n_0\,
      O => weight_next(2)
    );
\weight_reg[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => douta(3),
      I1 => \weight_reg[7]_i_2_n_0\,
      O => weight_next(3)
    );
\weight_reg[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => douta(4),
      I1 => \weight_reg[7]_i_2_n_0\,
      O => weight_next(4)
    );
\weight_reg[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => douta(5),
      I1 => \weight_reg[7]_i_2_n_0\,
      O => weight_next(5)
    );
\weight_reg[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => douta(6),
      I1 => \weight_reg[7]_i_2_n_0\,
      O => weight_next(6)
    );
\weight_reg[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => douta(7),
      I1 => \weight_reg[7]_i_2_n_0\,
      O => weight_next(7)
    );
\weight_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555550400000"
    )
        port map (
      I0 => start_a31,
      I1 => started_reg,
      I2 => count_reg(2),
      I3 => count_reg(0),
      I4 => count_reg(1),
      I5 => count_reg(3),
      O => \weight_reg[7]_i_2_n_0\
    );
\weight_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(0),
      Q => weight_reg(0)
    );
\weight_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(1),
      Q => weight_reg(1)
    );
\weight_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(2),
      Q => weight_reg(2)
    );
\weight_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(3),
      Q => weight_reg(3)
    );
\weight_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(4),
      Q => weight_reg(4)
    );
\weight_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(5),
      Q => weight_reg(5)
    );
\weight_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(6),
      Q => weight_reg(6)
    );
\weight_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      CLR => AR(0),
      D => weight_next(7),
      Q => weight_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity Neural_Network is
  port (
    data_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    start : in STD_LOGIC;
    finish : out STD_LOGIC;
    an : out STD_LOGIC_VECTOR ( 7 downto 0 );
    seg : out STD_LOGIC_VECTOR ( 6 downto 0 );
    data_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of Neural_Network : entity is true;
  attribute ninputs : integer;
  attribute ninputs of Neural_Network : entity is 3;
end Neural_Network;

architecture STRUCTURE of Neural_Network is
  signal a21_output : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal a22_output : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal a31_n_0 : STD_LOGIC;
  signal an_OBUF : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal aux0_i_1_n_0 : STD_LOGIC;
  signal aux1_i_1_n_0 : STD_LOGIC;
  signal aux2_i_1_n_0 : STD_LOGIC;
  signal aux3_i_1_n_0 : STD_LOGIC;
  signal aux4_i_1_n_0 : STD_LOGIC;
  signal aux5_i_1_n_0 : STD_LOGIC;
  signal aux6_i_1_n_0 : STD_LOGIC;
  signal aux7_i_1_n_0 : STD_LOGIC;
  signal clk_IBUF : STD_LOGIC;
  signal clk_IBUF_BUFG : STD_LOGIC;
  signal count_next : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_temporal_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_temporal_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_temporal_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \count_temporal_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \count_temporal_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \count_temporal_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \count_temporal_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \count_temporal_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \count_temporal_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \count_temporal_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_temporal_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_temporal_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_temporal_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_temporal_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_temporal_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_temporal_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_temporal_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_temporal_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_temporal_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_temporal_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_temporal_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_temporal_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_temporal_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_temporal_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_temporal_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_temporal_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_temporal_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_temporal_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_temporal_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_temporal_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_temporal_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_temporal_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_temporal_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_temporal_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_temporal_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_temporal_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_temporal_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_temporal_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_temporal_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_temporal_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_temporal_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_temporal_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_temporal_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_temporal_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_temporal_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_temporal_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_temporal_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_temporal_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \count_temporal_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_temporal_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_temporal_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_temporal_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_temporal_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_temporal_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_temporal_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_temporal_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_temporal_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_temporal_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_temporal_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_temporal_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_temporal_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_temporal_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_temporal_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_temporal_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_temporal_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \count_temporal_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_temporal_reg_n_0_[9]\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \counter[16]_i_6_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal data_in_IBUF : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_out_OBUF : STD_LOGIC;
  signal finish_OBUF : STD_LOGIC;
  signal finished_a21 : STD_LOGIC;
  signal finished_a22 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reset_IBUF : STD_LOGIC;
  signal seg_OBUF : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \seg_OBUF[5]_inst_i_3_n_0\ : STD_LOGIC;
  signal start_IBUF : STD_LOGIC;
  signal start_a31 : STD_LOGIC;
  signal temporal : STD_LOGIC;
  signal temporal_i_1_n_0 : STD_LOGIC;
  signal temporal_reg_n_0_BUFG : STD_LOGIC;
  signal temporal_reg_n_0_BUFG_inst_n_0 : STD_LOGIC;
  signal \NLW_count_temporal_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of aux0_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of aux1_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of aux2_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of aux3_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of aux4_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of aux5_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of aux6_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of aux7_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \counter[16]_i_4\ : label is "soft_lutpair123";
begin
a21: entity work.Artificial_Neuron_a21
     port map (
      AR(0) => reset_IBUF,
      a21_output(3 downto 0) => a21_output(3 downto 0),
      clk_IBUF_BUFG => clk_IBUF_BUFG,
      data_in_IBUF(1 downto 0) => data_in_IBUF(1 downto 0),
      finish => finished_a21,
      finished_reg_reg_0 => finished_a22,
      start_IBUF => start_IBUF,
      start_a31 => start_a31
    );
a22: entity work.Artificial_Neuron_a22
     port map (
      AR(0) => reset_IBUF,
      D(0) => count_next(0),
      P(0) => a31_n_0,
      a22_output(3 downto 0) => a22_output(3 downto 0),
      clk_IBUF_BUFG => clk_IBUF_BUFG,
      data_in_IBUF(1 downto 0) => data_in_IBUF(1 downto 0),
      finish => finished_a22,
      finished_reg_reg_0 => finished_a21,
      start_IBUF => start_IBUF
    );
a31: entity work.Artificial_Neuron_a31
     port map (
      AR(0) => reset_IBUF,
      D(0) => count_next(0),
      P(0) => a31_n_0,
      a21_output(3 downto 0) => a21_output(3 downto 0),
      a22_output(3 downto 0) => a22_output(3 downto 0),
      an_OBUF(3 downto 0) => an_OBUF(7 downto 4),
      aux5_reg => \seg_OBUF[5]_inst_i_3_n_0\,
      clk_IBUF_BUFG => clk_IBUF_BUFG,
      data_out_OBUF => data_out_OBUF,
      finish => finished_a21,
      finish_OBUF => finish_OBUF,
      finished_reg_reg_0 => finished_a22,
      seg_OBUF(0) => seg_OBUF(0),
      start_a31 => start_a31
    );
\an_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => an_OBUF(0),
      O => an(0)
    );
\an_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => an_OBUF(1),
      O => an(1)
    );
\an_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => an_OBUF(2),
      O => an(2)
    );
\an_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => an_OBUF(3),
      O => an(3)
    );
\an_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => an_OBUF(4),
      O => an(4)
    );
\an_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => an_OBUF(5),
      O => an(5)
    );
\an_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => an_OBUF(6),
      O => an(6)
    );
\an_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => an_OBUF(7),
      O => an(7)
    );
aux0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => count_temporal_reg(2),
      I1 => count_temporal_reg(0),
      I2 => count_temporal_reg(1),
      O => aux0_i_1_n_0
    );
aux0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => aux0_i_1_n_0,
      Q => an_OBUF(7),
      R => '0'
    );
aux1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \count_temporal_reg__0\(31),
      I1 => count_temporal_reg(2),
      I2 => count_temporal_reg(0),
      I3 => count_temporal_reg(1),
      O => aux1_i_1_n_0
    );
aux1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => aux1_i_1_n_0,
      Q => an_OBUF(6),
      R => '0'
    );
aux2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => count_temporal_reg(2),
      I1 => count_temporal_reg(0),
      I2 => count_temporal_reg(1),
      O => aux2_i_1_n_0
    );
aux2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => aux2_i_1_n_0,
      Q => an_OBUF(5),
      S => \count_temporal_reg__0\(31)
    );
aux3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => count_temporal_reg(2),
      I1 => count_temporal_reg(0),
      I2 => count_temporal_reg(1),
      O => aux3_i_1_n_0
    );
aux3_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => aux3_i_1_n_0,
      Q => an_OBUF(4),
      S => \count_temporal_reg__0\(31)
    );
aux4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => count_temporal_reg(0),
      I1 => count_temporal_reg(1),
      I2 => count_temporal_reg(2),
      O => aux4_i_1_n_0
    );
aux4_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => aux4_i_1_n_0,
      Q => an_OBUF(3),
      S => \count_temporal_reg__0\(31)
    );
aux5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => count_temporal_reg(2),
      I1 => count_temporal_reg(0),
      I2 => count_temporal_reg(1),
      O => aux5_i_1_n_0
    );
aux5_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => aux5_i_1_n_0,
      Q => an_OBUF(2),
      S => \count_temporal_reg__0\(31)
    );
aux6_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => count_temporal_reg(2),
      I1 => count_temporal_reg(0),
      I2 => count_temporal_reg(1),
      O => aux6_i_1_n_0
    );
aux6_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => aux6_i_1_n_0,
      Q => an_OBUF(1),
      S => \count_temporal_reg__0\(31)
    );
aux7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => count_temporal_reg(2),
      I1 => count_temporal_reg(0),
      I2 => count_temporal_reg(1),
      O => aux7_i_1_n_0
    );
aux7_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => aux7_i_1_n_0,
      Q => an_OBUF(0),
      S => \count_temporal_reg__0\(31)
    );
clk_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => clk_IBUF,
      O => clk_IBUF_BUFG
    );
clk_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => clk,
      O => clk_IBUF
    );
\count_temporal[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_temporal_reg(0),
      O => p_0_in(0)
    );
\count_temporal_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[0]_i_1_n_7\,
      Q => count_temporal_reg(0),
      R => '0'
    );
\count_temporal_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_temporal_reg[0]_i_1_n_0\,
      CO(2) => \count_temporal_reg[0]_i_1_n_1\,
      CO(1) => \count_temporal_reg[0]_i_1_n_2\,
      CO(0) => \count_temporal_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_temporal_reg[0]_i_1_n_4\,
      O(2) => \count_temporal_reg[0]_i_1_n_5\,
      O(1) => \count_temporal_reg[0]_i_1_n_6\,
      O(0) => \count_temporal_reg[0]_i_1_n_7\,
      S(3) => \count_temporal_reg_n_0_[3]\,
      S(2 downto 1) => count_temporal_reg(2 downto 1),
      S(0) => p_0_in(0)
    );
\count_temporal_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[8]_i_1_n_5\,
      Q => \count_temporal_reg_n_0_[10]\,
      R => '0'
    );
\count_temporal_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[8]_i_1_n_4\,
      Q => \count_temporal_reg_n_0_[11]\,
      R => '0'
    );
\count_temporal_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[12]_i_1_n_7\,
      Q => \count_temporal_reg_n_0_[12]\,
      R => '0'
    );
\count_temporal_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_temporal_reg[8]_i_1_n_0\,
      CO(3) => \count_temporal_reg[12]_i_1_n_0\,
      CO(2) => \count_temporal_reg[12]_i_1_n_1\,
      CO(1) => \count_temporal_reg[12]_i_1_n_2\,
      CO(0) => \count_temporal_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_temporal_reg[12]_i_1_n_4\,
      O(2) => \count_temporal_reg[12]_i_1_n_5\,
      O(1) => \count_temporal_reg[12]_i_1_n_6\,
      O(0) => \count_temporal_reg[12]_i_1_n_7\,
      S(3) => \count_temporal_reg_n_0_[15]\,
      S(2) => \count_temporal_reg_n_0_[14]\,
      S(1) => \count_temporal_reg_n_0_[13]\,
      S(0) => \count_temporal_reg_n_0_[12]\
    );
\count_temporal_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[12]_i_1_n_6\,
      Q => \count_temporal_reg_n_0_[13]\,
      R => '0'
    );
\count_temporal_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[12]_i_1_n_5\,
      Q => \count_temporal_reg_n_0_[14]\,
      R => '0'
    );
\count_temporal_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[12]_i_1_n_4\,
      Q => \count_temporal_reg_n_0_[15]\,
      R => '0'
    );
\count_temporal_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[16]_i_1_n_7\,
      Q => \count_temporal_reg_n_0_[16]\,
      R => '0'
    );
\count_temporal_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_temporal_reg[12]_i_1_n_0\,
      CO(3) => \count_temporal_reg[16]_i_1_n_0\,
      CO(2) => \count_temporal_reg[16]_i_1_n_1\,
      CO(1) => \count_temporal_reg[16]_i_1_n_2\,
      CO(0) => \count_temporal_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_temporal_reg[16]_i_1_n_4\,
      O(2) => \count_temporal_reg[16]_i_1_n_5\,
      O(1) => \count_temporal_reg[16]_i_1_n_6\,
      O(0) => \count_temporal_reg[16]_i_1_n_7\,
      S(3) => \count_temporal_reg_n_0_[19]\,
      S(2) => \count_temporal_reg_n_0_[18]\,
      S(1) => \count_temporal_reg_n_0_[17]\,
      S(0) => \count_temporal_reg_n_0_[16]\
    );
\count_temporal_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[16]_i_1_n_6\,
      Q => \count_temporal_reg_n_0_[17]\,
      R => '0'
    );
\count_temporal_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[16]_i_1_n_5\,
      Q => \count_temporal_reg_n_0_[18]\,
      R => '0'
    );
\count_temporal_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[16]_i_1_n_4\,
      Q => \count_temporal_reg_n_0_[19]\,
      R => '0'
    );
\count_temporal_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[0]_i_1_n_6\,
      Q => count_temporal_reg(1),
      R => '0'
    );
\count_temporal_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[20]_i_1_n_7\,
      Q => \count_temporal_reg_n_0_[20]\,
      R => '0'
    );
\count_temporal_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_temporal_reg[16]_i_1_n_0\,
      CO(3) => \count_temporal_reg[20]_i_1_n_0\,
      CO(2) => \count_temporal_reg[20]_i_1_n_1\,
      CO(1) => \count_temporal_reg[20]_i_1_n_2\,
      CO(0) => \count_temporal_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_temporal_reg[20]_i_1_n_4\,
      O(2) => \count_temporal_reg[20]_i_1_n_5\,
      O(1) => \count_temporal_reg[20]_i_1_n_6\,
      O(0) => \count_temporal_reg[20]_i_1_n_7\,
      S(3) => \count_temporal_reg_n_0_[23]\,
      S(2) => \count_temporal_reg_n_0_[22]\,
      S(1) => \count_temporal_reg_n_0_[21]\,
      S(0) => \count_temporal_reg_n_0_[20]\
    );
\count_temporal_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[20]_i_1_n_6\,
      Q => \count_temporal_reg_n_0_[21]\,
      R => '0'
    );
\count_temporal_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[20]_i_1_n_5\,
      Q => \count_temporal_reg_n_0_[22]\,
      R => '0'
    );
\count_temporal_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[20]_i_1_n_4\,
      Q => \count_temporal_reg_n_0_[23]\,
      R => '0'
    );
\count_temporal_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[24]_i_1_n_7\,
      Q => \count_temporal_reg_n_0_[24]\,
      R => '0'
    );
\count_temporal_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_temporal_reg[20]_i_1_n_0\,
      CO(3) => \count_temporal_reg[24]_i_1_n_0\,
      CO(2) => \count_temporal_reg[24]_i_1_n_1\,
      CO(1) => \count_temporal_reg[24]_i_1_n_2\,
      CO(0) => \count_temporal_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_temporal_reg[24]_i_1_n_4\,
      O(2) => \count_temporal_reg[24]_i_1_n_5\,
      O(1) => \count_temporal_reg[24]_i_1_n_6\,
      O(0) => \count_temporal_reg[24]_i_1_n_7\,
      S(3) => \count_temporal_reg_n_0_[27]\,
      S(2) => \count_temporal_reg_n_0_[26]\,
      S(1) => \count_temporal_reg_n_0_[25]\,
      S(0) => \count_temporal_reg_n_0_[24]\
    );
\count_temporal_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[24]_i_1_n_6\,
      Q => \count_temporal_reg_n_0_[25]\,
      R => '0'
    );
\count_temporal_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[24]_i_1_n_5\,
      Q => \count_temporal_reg_n_0_[26]\,
      R => '0'
    );
\count_temporal_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[24]_i_1_n_4\,
      Q => \count_temporal_reg_n_0_[27]\,
      R => '0'
    );
\count_temporal_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[28]_i_1_n_7\,
      Q => \count_temporal_reg_n_0_[28]\,
      R => '0'
    );
\count_temporal_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_temporal_reg[24]_i_1_n_0\,
      CO(3) => \NLW_count_temporal_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_temporal_reg[28]_i_1_n_1\,
      CO(1) => \count_temporal_reg[28]_i_1_n_2\,
      CO(0) => \count_temporal_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_temporal_reg[28]_i_1_n_4\,
      O(2) => \count_temporal_reg[28]_i_1_n_5\,
      O(1) => \count_temporal_reg[28]_i_1_n_6\,
      O(0) => \count_temporal_reg[28]_i_1_n_7\,
      S(3 downto 2) => \count_temporal_reg__0\(31 downto 30),
      S(1) => \count_temporal_reg_n_0_[29]\,
      S(0) => \count_temporal_reg_n_0_[28]\
    );
\count_temporal_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[28]_i_1_n_6\,
      Q => \count_temporal_reg_n_0_[29]\,
      R => '0'
    );
\count_temporal_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[0]_i_1_n_5\,
      Q => count_temporal_reg(2),
      R => '0'
    );
\count_temporal_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[28]_i_1_n_5\,
      Q => \count_temporal_reg__0\(30),
      R => '0'
    );
\count_temporal_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[28]_i_1_n_4\,
      Q => \count_temporal_reg__0\(31),
      R => '0'
    );
\count_temporal_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[0]_i_1_n_4\,
      Q => \count_temporal_reg_n_0_[3]\,
      R => '0'
    );
\count_temporal_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[4]_i_1_n_7\,
      Q => \count_temporal_reg_n_0_[4]\,
      R => '0'
    );
\count_temporal_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_temporal_reg[0]_i_1_n_0\,
      CO(3) => \count_temporal_reg[4]_i_1_n_0\,
      CO(2) => \count_temporal_reg[4]_i_1_n_1\,
      CO(1) => \count_temporal_reg[4]_i_1_n_2\,
      CO(0) => \count_temporal_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_temporal_reg[4]_i_1_n_4\,
      O(2) => \count_temporal_reg[4]_i_1_n_5\,
      O(1) => \count_temporal_reg[4]_i_1_n_6\,
      O(0) => \count_temporal_reg[4]_i_1_n_7\,
      S(3) => \count_temporal_reg_n_0_[7]\,
      S(2) => \count_temporal_reg_n_0_[6]\,
      S(1) => \count_temporal_reg_n_0_[5]\,
      S(0) => \count_temporal_reg_n_0_[4]\
    );
\count_temporal_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[4]_i_1_n_6\,
      Q => \count_temporal_reg_n_0_[5]\,
      R => '0'
    );
\count_temporal_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[4]_i_1_n_5\,
      Q => \count_temporal_reg_n_0_[6]\,
      R => '0'
    );
\count_temporal_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[4]_i_1_n_4\,
      Q => \count_temporal_reg_n_0_[7]\,
      R => '0'
    );
\count_temporal_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[8]_i_1_n_7\,
      Q => \count_temporal_reg_n_0_[8]\,
      R => '0'
    );
\count_temporal_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_temporal_reg[4]_i_1_n_0\,
      CO(3) => \count_temporal_reg[8]_i_1_n_0\,
      CO(2) => \count_temporal_reg[8]_i_1_n_1\,
      CO(1) => \count_temporal_reg[8]_i_1_n_2\,
      CO(0) => \count_temporal_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_temporal_reg[8]_i_1_n_4\,
      O(2) => \count_temporal_reg[8]_i_1_n_5\,
      O(1) => \count_temporal_reg[8]_i_1_n_6\,
      O(0) => \count_temporal_reg[8]_i_1_n_7\,
      S(3) => \count_temporal_reg_n_0_[11]\,
      S(2) => \count_temporal_reg_n_0_[10]\,
      S(1) => \count_temporal_reg_n_0_[9]\,
      S(0) => \count_temporal_reg_n_0_[8]\
    );
\count_temporal_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temporal_reg_n_0_BUFG,
      CE => '1',
      D => \count_temporal_reg[8]_i_1_n_6\,
      Q => \count_temporal_reg_n_0_[9]\,
      R => '0'
    );
\counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      O => counter(0)
    );
\counter[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter[16]_i_3_n_0\,
      O => temporal
    );
\counter[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \counter_reg_n_0_[4]\,
      I1 => \counter_reg_n_0_[3]\,
      I2 => \counter_reg_n_0_[6]\,
      I3 => \counter_reg_n_0_[5]\,
      I4 => \counter[16]_i_4_n_0\,
      I5 => \counter[16]_i_5_n_0\,
      O => \counter[16]_i_3_n_0\
    );
\counter[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \counter_reg_n_0_[0]\,
      I1 => \counter_reg_n_0_[15]\,
      I2 => \counter_reg_n_0_[16]\,
      I3 => \counter_reg_n_0_[1]\,
      I4 => \counter_reg_n_0_[2]\,
      O => \counter[16]_i_4_n_0\
    );
\counter[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \counter_reg_n_0_[9]\,
      I1 => \counter_reg_n_0_[10]\,
      I2 => \counter_reg_n_0_[7]\,
      I3 => \counter_reg_n_0_[8]\,
      I4 => \counter[16]_i_6_n_0\,
      O => \counter[16]_i_5_n_0\
    );
\counter[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \counter_reg_n_0_[12]\,
      I1 => \counter_reg_n_0_[11]\,
      I2 => \counter_reg_n_0_[14]\,
      I3 => \counter_reg_n_0_[13]\,
      O => \counter[16]_i_6_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => counter(0),
      Q => \counter_reg_n_0_[0]\,
      R => '0'
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(10),
      Q => \counter_reg_n_0_[10]\,
      R => temporal
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(11),
      Q => \counter_reg_n_0_[11]\,
      R => temporal
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(12),
      Q => \counter_reg_n_0_[12]\,
      R => temporal
    );
\counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CO(3) => \counter_reg[12]_i_1_n_0\,
      CO(2) => \counter_reg[12]_i_1_n_1\,
      CO(1) => \counter_reg[12]_i_1_n_2\,
      CO(0) => \counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \counter_reg_n_0_[12]\,
      S(2) => \counter_reg_n_0_[11]\,
      S(1) => \counter_reg_n_0_[10]\,
      S(0) => \counter_reg_n_0_[9]\
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(13),
      Q => \counter_reg_n_0_[13]\,
      R => temporal
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(14),
      Q => \counter_reg_n_0_[14]\,
      R => temporal
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(15),
      Q => \counter_reg_n_0_[15]\,
      R => temporal
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(16),
      Q => \counter_reg_n_0_[16]\,
      R => temporal
    );
\counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1_n_0\,
      CO(3) => \NLW_counter_reg[16]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[16]_i_2_n_1\,
      CO(1) => \counter_reg[16]_i_2_n_2\,
      CO(0) => \counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \counter_reg_n_0_[16]\,
      S(2) => \counter_reg_n_0_[15]\,
      S(1) => \counter_reg_n_0_[14]\,
      S(0) => \counter_reg_n_0_[13]\
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(1),
      Q => \counter_reg_n_0_[1]\,
      R => temporal
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(2),
      Q => \counter_reg_n_0_[2]\,
      R => temporal
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(3),
      Q => \counter_reg_n_0_[3]\,
      R => temporal
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(4),
      Q => \counter_reg_n_0_[4]\,
      R => temporal
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_1_n_0\,
      CO(2) => \counter_reg[4]_i_1_n_1\,
      CO(1) => \counter_reg[4]_i_1_n_2\,
      CO(0) => \counter_reg[4]_i_1_n_3\,
      CYINIT => \counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \counter_reg_n_0_[4]\,
      S(2) => \counter_reg_n_0_[3]\,
      S(1) => \counter_reg_n_0_[2]\,
      S(0) => \counter_reg_n_0_[1]\
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(5),
      Q => \counter_reg_n_0_[5]\,
      R => temporal
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(6),
      Q => \counter_reg_n_0_[6]\,
      R => temporal
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(7),
      Q => \counter_reg_n_0_[7]\,
      R => temporal
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(8),
      Q => \counter_reg_n_0_[8]\,
      R => temporal
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_1_n_0\,
      CO(2) => \counter_reg[8]_i_1_n_1\,
      CO(1) => \counter_reg[8]_i_1_n_2\,
      CO(0) => \counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \counter_reg_n_0_[8]\,
      S(2) => \counter_reg_n_0_[7]\,
      S(1) => \counter_reg_n_0_[6]\,
      S(0) => \counter_reg_n_0_[5]\
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => data0(9),
      Q => \counter_reg_n_0_[9]\,
      R => temporal
    );
\data_in_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => data_in(0),
      O => data_in_IBUF(0)
    );
\data_in_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => data_in(1),
      O => data_in_IBUF(1)
    );
data_out_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => data_out_OBUF,
      O => data_out
    );
finish_OBUF_inst: unisim.vcomponents.OBUF
     port map (
      I => finish_OBUF,
      O => finish
    );
reset_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => reset,
      O => reset_IBUF
    );
\seg_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => seg_OBUF(0),
      O => seg(0)
    );
\seg_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => seg(1)
    );
\seg_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => '0',
      O => seg(2)
    );
\seg_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => seg_OBUF(0),
      O => seg(3)
    );
\seg_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => seg_OBUF(0),
      O => seg(4)
    );
\seg_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => seg_OBUF(0),
      O => seg(5)
    );
\seg_OBUF[5]_inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => an_OBUF(2),
      I1 => an_OBUF(3),
      I2 => an_OBUF(0),
      I3 => an_OBUF(1),
      I4 => an_OBUF(5),
      I5 => an_OBUF(4),
      O => \seg_OBUF[5]_inst_i_3_n_0\
    );
\seg_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => '1',
      O => seg(6)
    );
start_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => start,
      O => start_IBUF
    );
temporal_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \counter[16]_i_3_n_0\,
      I1 => temporal_reg_n_0_BUFG_inst_n_0,
      O => temporal_i_1_n_0
    );
temporal_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_IBUF_BUFG,
      CE => '1',
      D => temporal_i_1_n_0,
      Q => temporal_reg_n_0_BUFG_inst_n_0,
      R => '0'
    );
temporal_reg_n_0_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => temporal_reg_n_0_BUFG_inst_n_0,
      O => temporal_reg_n_0_BUFG
    );
end STRUCTURE;
