// Seed: 1561826992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  assign module_1.id_4 = 0;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_0  = 32'd21,
    parameter id_10 = 32'd60,
    parameter id_4  = 32'd83
) (
    input wor _id_0,
    input wand id_1,
    output tri0 id_2,
    input wire id_3,
    input tri0 _id_4,
    input wand id_5,
    output supply0 id_6,
    output wand id_7,
    output uwire id_8,
    input uwire id_9,
    input supply0 _id_10,
    input supply1 id_11
);
  wire [id_10  &  id_0 : id_4  ==  1 'b0] id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
