[07/07 23:58:54      0s] 
[07/07 23:58:54      0s] Cadence Innovus(TM) Implementation System.
[07/07 23:58:54      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/07 23:58:54      0s] 
[07/07 23:58:54      0s] Version:	v23.14-s088_1, built Fri Feb 28 12:25:44 PST 2025
[07/07 23:58:54      0s] Options:	
[07/07 23:58:54      0s] Date:		Mon Jul  7 23:58:54 2025
[07/07 23:58:54      0s] Host:		ei-vm-018.othr.de (x86_64 w/Linux 4.18.0-553.58.1.el8_10.x86_64) (32cores*32cpus*AMD Ryzen Threadripper PRO 5965WX 24-Cores 512KB)
[07/07 23:58:54      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[07/07 23:58:54      0s] 
[07/07 23:58:54      0s] License:
[07/07 23:58:54      0s] 		[23:58:54.432604] Configured Lic search path (23.02-s006): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[07/07 23:58:54      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[07/07 23:58:54      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/07 23:59:05     11s] Memory management switch to non-aggressive memory release mode.
[07/07 23:59:05     11s] 
[07/07 23:59:05     11s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[07/07 23:59:05     11s] 
[07/07 23:59:06     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.14-s088_1 (64bit) 02/28/2025 12:25 (Linux 3.10.0-693.el7.x86_64)
[07/07 23:59:09     14s] @(#)CDS: NanoRoute 23.14-s088_1 NR250219-0822/23_14-UB (database version 18.20.661) {superthreading v2.20}
[07/07 23:59:09     14s] @(#)CDS: AAE 23.14-s018 (64bit) 02/28/2025 (Linux 3.10.0-693.el7.x86_64)
[07/07 23:59:09     14s] @(#)CDS: CTE 23.14-s036_1 () Feb 22 2025 01:17:26 ( )
[07/07 23:59:09     14s] @(#)CDS: SYNTECH 23.14-s010_1 () Feb 19 2025 23:56:49 ( )
[07/07 23:59:09     14s] @(#)CDS: CPE v23.14-s082
[07/07 23:59:09     14s] @(#)CDS: IQuantus/TQuantus 23.1.1-s336 (64bit) Mon Jan 20 22:11:00 PST 2025 (Linux 3.10.0-693.el7.x86_64)
[07/07 23:59:09     14s] @(#)CDS: OA 22.61-p020 Fri Nov  1 12:14:48 2024
[07/07 23:59:09     14s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[07/07 23:59:09     14s] @(#)CDS: RCDB 11.15.0
[07/07 23:59:09     14s] @(#)CDS: STYLUS 23.16-e002_1 (01/09/2025 16:47 PST)
[07/07 23:59:09     14s] @(#)CDS: IntegrityPlanner-23.14-17034 (23.14) (2025-02-20 15:50:05+0800)
[07/07 23:59:09     14s] @(#)CDS: SYNTHESIS_ENGINE 23.14-s090
[07/07 23:59:09     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_428641_907b76bf-c166-4ea2-a085-e298d8e6bd6a_ei-vm-018.othr.de_bas33767_K5bRsZ.

[07/07 23:59:09     14s] Change the soft stacksize limit to 0.2%RAM (386 mbytes). Set global soft_stack_size_limit to change the value.
[07/07 23:59:10     15s] Info: Process UID = 428641 / 907b76bf-c166-4ea2-a085-e298d8e6bd6a / ovF1YXufyi
[07/07 23:59:10     15s] 
[07/07 23:59:10     15s] **INFO:  MMMC transition support version v31-84 
[07/07 23:59:10     15s] 
[07/07 23:59:10     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/07 23:59:10     15s] <CMD> suppressMessage ENCEXT-2799
[07/07 23:59:10     15s] <CMD> getVersion
[07/07 23:59:10     15s] <CMD> getVersion
[07/07 23:59:11     16s] <CMD> getVersion
[07/07 23:59:11     16s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[07/07 23:59:13     16s] [INFO] Loading Pegasus 24.10 fill procedures
[07/07 23:59:13     16s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[07/07 23:59:13     16s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[07/07 23:59:13     16s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[07/07 23:59:13     16s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[07/07 23:59:13     16s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[07/07 23:59:13     16s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[07/07 23:59:13     16s] <CMD> win
[07/08 00:04:18     30s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_constraint_efficient_block_write_sdc 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_constraint_enable_improved_timing_update_flow 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_constraint_improve_collection_hash_function 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_constraint_performance_statistics_precision 2
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_efficient_set_timing_derate 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_backward_compatible_arrival_mode 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_dump_reset_clock 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_eco_group_based_worst_path 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_efficient_clocks_collection 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_efficient_get_lib_objects 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_efficient_hier_obj 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_efficient_save_mode 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_ignore_group_path_from_sdc 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_input_port_path_group_tag 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_input_port_path_group_tag 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_new_hierarchical_startpoints 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_enable_view_pruning_enhancements 4
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_is_imm_info_cached 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_latch_period_based_threshold 0.0001
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_report_disable_calculate_arrival_assert 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_report_enable_efficient_float_to_string_converter 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_report_enable_mtiohandler_efficient_register 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_report_enable_multithread_drv_reporting 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
[07/08 00:04:18     30s] <CMD> set dbgDualViewAwareXTree 1
[07/08 00:04:18     30s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[07/08 00:04:18     30s] <CMD> set defHierChar /
[07/08 00:04:18     30s] <CMD> set distributed_client_message_echo 1
[07/08 00:04:18     30s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[07/08 00:04:18     30s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[07/08 00:04:18     30s] <CMD> set enc_before_startup_file 0
[07/08 00:04:18     30s] <CMD> set enc_check_rename_command_name 1
[07/08 00:04:18     30s] <CMD> set enc_enable_print_mode_command_reset_options 1
[07/08 00:04:18     30s] <CMD> set init_design_settop 0
[07/08 00:04:18     30s] <CMD> set init_gnd_net {VSS iovss vss}
[07/08 00:04:18     30s] <CMD> setImportMode -discardFloatingVNets 0 -keepEmptyModule 1
[07/08 00:04:18     30s] <CMD> set init_import_mode { -discardFloatingVNets 0 -keepEmptyModule 1}
[07/08 00:04:18     30s] <CMD> set init_lef_file {/eda/cadence/pdks/ihp_sg13g2/ixc013g2ng_stdcell/lef/ixc013g2ng_tech.lef /eda/cadence/pdks/ihp_sg13g2/ixc013g2ng_stdcell/lef/ixc013g2ng_stdcell_v5p7.lef /eda/cadence/pdks/ihp_sg13g2/ixc013g2ng_stdcell/lef/ixc013g2ng_phys.lef ../../../../../IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef ../../../../../IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_sram/lef/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef}
[07/08 00:04:18     30s] <CMD> set init_mmmc_file Fabric_MMMC.view
[07/08 00:04:18     30s] <CMD> set init_pwr_net {VDD iovdd vdd}
[07/08 00:04:18     30s] <CMD> set init_verilog SRC/fabric_netlists.v
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set latch_time_borrow_mode max_borrow
[07/08 00:04:18     30s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
[07/08 00:04:18     30s] <CMD> set pegDefaultResScaleFactor 1
[07/08 00:04:18     30s] <CMD> set pegDetailResScaleFactor 1
[07/08 00:04:18     30s] <CMD> set pegEnableDualViewForTQuantus 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[07/08 00:04:18     30s] <CMD> set spgUnflattenIlmInCheckPlace 2
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_aocv_efficient_accurate_mode 1
[07/08 00:04:18     30s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/08 00:04:18     30s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/08 00:04:18     30s] <CMD> set timing_aocv_enable_gba_combine_launch_capture 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_clock_root_frequency_compatibility 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_constraint_efficient_lib_pin 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_constraint_enable_add_brackets_name 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_constraint_enable_efficient_mode 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_constraint_enable_multi_thread_timing_update 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_disable_backward_compatible_hierarchical_skip_pin_mode 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_disable_backward_compatible_save_restore_flow 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_disable_efficient_derate_mode 1
[07/08 00:04:18     30s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/08 00:04:18     30s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/08 00:04:18     30s] <CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[07/08 00:04:18     30s] <CMD> set timing_enable_backward_compatible_mmmc_mode 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_enable_efficient_unconstrained_report_timing 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_enable_new_power_view_mode 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_enable_view_based_tlatch_mode 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_enable_warning_on_partially_search_failure 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_extract_model_clock_style_backward_compatible 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_extract_model_disable_3d_arcs 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_extract_model_improved_waveform_cache 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_extract_model_internal_power_ground_rails 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_extract_model_invalidate_auto_validation 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_extract_model_validate_unconstrained_paths 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_extract_model_write_asymmetric_lvf 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
[07/08 00:04:18     30s] <CMD> set timing_library_ca_derate_data_consistency 0
[07/08 00:04:18     30s] <CMD> set timing_library_derate_thermal_lower_bound -2.14748e+09
[07/08 00:04:18     30s] <CMD> set timing_library_derate_thermal_upper_bound 2.14748e+09
[07/08 00:04:18     30s] <CMD> set timing_library_refactor_db_arc_processing 1
[07/08 00:04:18     30s] <CMD> set timing_library_refactor_db_arc_processing3 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_path_based_enable_high_slack_threshold 1e+30
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_path_based_override_distance 1e+30
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_pba_coverage_mode_depth_limit 10
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_report_backward_compatible_to_adjust 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_report_enable_eco_socv_derating_guardband 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_report_enable_efficient_collection_handling 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_report_enable_efficient_cone_marking 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_report_enable_improved_drv_reporting 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_report_enable_variable_verbose_fields 0
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_report_latch_analysis_compatibility 1
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> get_message -id GLOBAL-100 -suppress
[07/08 00:04:18     30s] <CMD> set timing_report_property_is_clock_new_flow_efficient 0
[07/08 00:04:18     30s] <CMD> set defStreamOutCheckUncolored false
[07/08 00:04:18     30s] <CMD> set init_lef_check_antenna 1
[07/08 00:04:18     30s] <CMD> set init_verilog_tolerate_port_mismatch 0
[07/08 00:04:18     30s] <CMD> set lefdefInputCheckColoredShape 0
[07/08 00:04:18     30s] <CMD> set load_netlist_ignore_undefined_cell 1
[07/08 00:04:20     30s] <CMD> init_design
[07/08 00:04:20     30s] #% Begin Load MMMC data ... (date=07/08 00:04:20, mem=1907.5M)
[07/08 00:04:20     30s] #% End Load MMMC data ... (date=07/08 00:04:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1908.9M, current mem=1908.9M)
[07/08 00:04:20     30s] 
[07/08 00:04:20     30s] Loading LEF file /eda/cadence/pdks/ihp_sg13g2/ixc013g2ng_stdcell/lef/ixc013g2ng_tech.lef ...
[07/08 00:04:20     30s] 
[07/08 00:04:20     30s] Loading LEF file /eda/cadence/pdks/ihp_sg13g2/ixc013g2ng_stdcell/lef/ixc013g2ng_stdcell_v5p7.lef ...
[07/08 00:04:20     30s] Set DBUPerIGU to M2 pitch 420.
[07/08 00:04:20     30s] 
[07/08 00:04:20     30s] Loading LEF file /eda/cadence/pdks/ihp_sg13g2/ixc013g2ng_stdcell/lef/ixc013g2ng_phys.lef ...
[07/08 00:04:20     30s] 
[07/08 00:04:20     30s] Loading LEF file ../../../../../IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef ...
[07/08 00:04:20     30s] 
[07/08 00:04:20     30s] Loading LEF file ../../../../../IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_sram/lef/RM_IHPSG13_1P_1024x8_c2_bm_bist.lef ...
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-200' for more detail.
[07/08 00:04:20     30s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[07/08 00:04:20     30s] To increase the message display limit, refer to the product command reference manual.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/08 00:04:20     30s] Type 'man IMPLF-201' for more detail.
[07/08 00:04:20     30s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/08 00:04:20     30s] Loading view definition file from Fabric_MMMC.view
[07/08 00:04:20     30s] Reading MAX_TIMING timing library '/mnt/cae_storage_sw/eda/cadence/pdks/ihp_sg13g2/ixc013g2ng_stdcell/lib/ixc013g2ng_stdcell_slow_1p08V_125C.lib' ...
[07/08 00:04:20     31s] Read 264 cells in library 'ixc013g2ng_stdcell_slow_1p08V_125C' 
[07/08 00:04:20     31s] Reading MAX_TIMING timing library '/home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_slow_1p08V_3p0V_125C.lib' ...
[07/08 00:04:20     31s] Read 14 cells in library 'sg13g2_io_slow_1p08V_3p0V_125C' 
[07/08 00:04:20     31s] Reading MAX_TIMING timing library '/home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib' ...
[07/08 00:04:20     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C.lib)
[07/08 00:04:20     31s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_slow_1p08V_125C' 
[07/08 00:04:20     31s] Reading MIN_TIMING timing library '/mnt/cae_storage_sw/eda/cadence/pdks/ihp_sg13g2/ixc013g2ng_stdcell/lib/ixc013g2ng_stdcell_fast_1p32V_m40C.lib' ...
[07/08 00:04:21     31s] Read 264 cells in library 'ixc013g2ng_stdcell_fast_1p32V_m40C' 
[07/08 00:04:21     31s] Reading MIN_TIMING timing library '/home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fast_1p32V_3p6V_m40C.lib' ...
[07/08 00:04:21     31s] Read 14 cells in library 'sg13g2_io_fast_1p32V_3p6V_m40C' 
[07/08 00:04:21     31s] Reading MIN_TIMING timing library '/home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib' ...
[07/08 00:04:21     31s] **WARN: (TECHLIB-302):	No function defined for cell 'RM_IHPSG13_1P_1024x8_c2_bm_bist'. The cell will only be used for analysis. (File /home/bas33767/Desktop/IHP-Open-PDK/ihp-sg13g2/libs.ref/sg13g2_sram/lib/RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C.lib)
[07/08 00:04:21     31s] Read 1 cells in library 'RM_IHPSG13_1P_1024x8_c2_bm_bist_fast_1p32V_m55C' 
[07/08 00:04:21     31s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=1993.4M, current mem=1927.0M)
[07/08 00:04:21     31s] *** End library_loading (cpu=0.01min, real=0.02min, mem=82.0M, fe_cpu=0.54min, fe_real=5.45min, fe_mem=1870.2M) ***
[07/08 00:04:21     31s] #% Begin Load netlist data ... (date=07/08 00:04:21, mem=1927.0M)
[07/08 00:04:21     31s] *** Begin netlist parsing (mem=1870.2M) ***
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ANTENNACELLP2JI' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ANTENNACELLP2JI' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SIGNALHOLDJI' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SIGNALHOLDJI' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFRSQJIX2' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFRSQJIX2' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFRSQJIX1' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFRSQJIX1' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFRRSQJIX2' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFRRSQJIX2' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFRRSQJIX1' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFRRSQJIX1' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFRRSJIX2' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFRRSJIX2' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFRRSJIX1' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFRRSJIX1' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFRRQJIX2' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFRRQJIX2' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SDFRRQJIX1' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SDFRRQJIX1' is defined in LEF but not in the timing library.
[07/08 00:04:21     31s] Type 'man IMPVL-159' for more detail.
[07/08 00:04:21     31s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[07/08 00:04:21     31s] To increase the message display limit, refer to the product command reference manual.
[07/08 00:04:21     31s] Created 279 new cells from 6 timing libraries.
[07/08 00:04:21     31s] Reading netlist ...
[07/08 00:04:21     31s] Backslashed names will retain backslash and a trailing blank character.
[07/08 00:04:21     31s] Reading verilog netlist 'SRC/fabric_netlists.v'
[07/08 00:04:21     31s] **WARN: (IMPVL-209):	In Verilog file './SRC/routing/sb_2__0_.v', check line 1728 near the text ; for the issue: 'Continuous assign statement with a multiply-driven net.'.  Update the text accordingly.
[07/08 00:04:21     31s] Type 'man IMPVL-209' for more detail.
[07/08 00:04:21     31s] 	included from	[SRC/fabric_netlists.v:63]
[07/08 00:04:21     31s] **WARN: (IMPVL-209):	In Verilog file './SRC/routing/sb_2__0_.v', check line 1729 near the text ; for the issue: 'Continuous assign statement with a multiply-driven net.'.  Update the text accordingly.
[07/08 00:04:21     31s] Type 'man IMPVL-209' for more detail.
[07/08 00:04:21     31s] 	included from	[SRC/fabric_netlists.v:63]
[07/08 00:04:21     32s] 
[07/08 00:04:21     32s] *** Memory Usage v#2 (Current mem = 1921.164M, initial mem = 847.773M) ***
[07/08 00:04:21     32s] *** End netlist parsing (cpu=0:00:00.6, real=0:00:00.0, mem=1921.2M) ***
[07/08 00:04:21     32s] #% End Load netlist data ... (date=07/08 00:04:21, total cpu=0:00:00.6, real=0:00:00.0, peak res=2024.4M, current mem=2023.6M)
[07/08 00:04:21     32s] Top level cell is fpga_top.
[07/08 00:04:21     32s] Hooked 558 DB cells to tlib cells.
[07/08 00:04:21     32s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2029.1M, current mem=2029.1M)
[07/08 00:04:21     32s] Starting recursive module instantiation check.
[07/08 00:04:21     32s] No recursion found.
[07/08 00:04:21     32s] Building hierarchical netlist for Cell fpga_top ...
[07/08 00:04:21     32s] ***** UseNewTieNetMode *****.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'ADDF' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'DFFR' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'DFFSRQ' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_11__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_2__2_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_2__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_0__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_2__10_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_2__2_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_2__0_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__11_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__0_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'sb_11__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'sb_6__2_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'sb_3__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'sb_3__0_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'sb_2__11_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'sb_2__10_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[07/08 00:04:35    132s] Type 'man IMPECO-560' for more detail.
[07/08 00:04:35    132s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[07/08 00:04:35    132s] To increase the message display limit, refer to the product command reference manual.
[07/08 00:04:35    132s] *** Netlist is NOT unique.
[07/08 00:04:35    133s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[07/08 00:04:35    133s] ** info: there are 691 modules.
[07/08 00:04:35    133s] ** info: there are 4214090 stdCell insts.
[07/08 00:04:35    133s] ** info: there are 4214090 stdCell insts with at least one signal pin.
[07/08 00:04:35    133s] ** info: there are 359 Pad insts.
[07/08 00:04:35    133s] ** info: there are 20 macros.
[07/08 00:04:36    133s] 
[07/08 00:04:36    133s] *** Memory Usage v#2 (Current mem = 9400.188M, initial mem = 847.773M) ***
[07/08 00:04:42    140s] Initializing I/O assignment ...
[07/08 00:04:42    140s] Adjusting Core to Left to: 0.1800. Core to Bottom to: 0.1800.
[07/08 00:04:42    140s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/08 00:04:42    140s] Type 'man IMPFP-3961' for more detail.
[07/08 00:04:43    141s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.21.
[07/08 00:04:43    141s] Start create_tracks
[07/08 00:04:43    141s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[07/08 00:04:46    144s] Extraction setup Started for TopCell fpga_top 
[07/08 00:04:46    144s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/08 00:04:46    144s] Reading Capacitance Table File /eda/cadence/pdks/ihp_sg13g2/ixc013g2ng_stdcell/lef/captable/SG13.captable ...
[07/08 00:04:46    144s] Process name: SG13_typ.
[07/08 00:04:46    144s] Reading Capacitance Table File /eda/cadence/pdks/ihp_sg13g2/ixc013g2ng_stdcell/lef/captable/SG13.captable ...
[07/08 00:04:46    144s] Process name: SG13_typ.
[07/08 00:04:46    144s] Importing multi-corner RC tables ... 
[07/08 00:04:46    144s] Summary of Active RC-Corners : 
[07/08 00:04:46    144s]  
[07/08 00:04:46    144s]  Analysis View: WORST_CASE
[07/08 00:04:46    144s]     RC-Corner Name        : RC_BEST
[07/08 00:04:46    144s]     RC-Corner Index       : 0
[07/08 00:04:46    144s]     RC-Corner Temperature : 40 Celsius
[07/08 00:04:46    144s]     RC-Corner Cap Table   : '/eda/cadence/pdks/ihp_sg13g2/ixc013g2ng_stdcell/lef/captable/SG13.captable'
[07/08 00:04:46    144s]     RC-Corner PreRoute Res Factor         : 1
[07/08 00:04:46    144s]     RC-Corner PreRoute Cap Factor         : 1
[07/08 00:04:46    144s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/08 00:04:46    144s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/08 00:04:46    144s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/08 00:04:46    144s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/08 00:04:46    144s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/08 00:04:46    144s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/08 00:04:46    144s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/08 00:04:46    144s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/08 00:04:46    144s]  
[07/08 00:04:46    144s]  Analysis View: Best_CASE
[07/08 00:04:46    144s]     RC-Corner Name        : RC_WORST
[07/08 00:04:46    144s]     RC-Corner Index       : 1
[07/08 00:04:46    144s]     RC-Corner Temperature : 125 Celsius
[07/08 00:04:46    144s]     RC-Corner Cap Table   : '/eda/cadence/pdks/ihp_sg13g2/ixc013g2ng_stdcell/lef/captable/SG13.captable'
[07/08 00:04:46    144s]     RC-Corner PreRoute Res Factor         : 1
[07/08 00:04:46    144s]     RC-Corner PreRoute Cap Factor         : 1
[07/08 00:04:46    144s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/08 00:04:46    144s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/08 00:04:46    144s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/08 00:04:46    144s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/08 00:04:46    144s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/08 00:04:46    144s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/08 00:04:46    144s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/08 00:04:46    144s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/08 00:04:46    144s] eee: RC Grid memory allocated = 4214784 (224 X 224 X 7 X 12b)
[07/08 00:04:46    144s] Updating RC Grid density data for preRoute extraction ...
[07/08 00:04:46    144s] eee: pegSigSF=1.070000
[07/08 00:04:46    144s] Initializing multi-corner capacitance tables ... 
[07/08 00:04:46    144s] Initializing multi-corner resistance tables ...
[07/08 00:04:46    144s] eee: Grid unit RC data computation started
[07/08 00:04:46    144s] eee: Grid unit RC data computation completed
[07/08 00:04:46    144s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/08 00:04:46    144s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/08 00:04:46    144s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/08 00:04:46    144s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/08 00:04:46    144s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/08 00:04:46    144s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/08 00:04:46    144s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/08 00:04:46    144s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/08 00:04:46    144s] eee: LAM-FP: thresh=1 ; dimX=20065.226190 ; dimY=20054.571429 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/08 00:04:46    144s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.531800 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.329500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/08 00:04:46    144s] eee: NetCapCache creation started. (Current Mem: 9392.188M) 
[07/08 00:04:47    145s] eee: NetCapCache completed. (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  Curr Mem: 9610.234M) 
[07/08 00:04:47    145s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(8427.395000, 8422.920000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (223 X 223)
[07/08 00:04:47    145s] eee: Metal Layers Info:
[07/08 00:04:47    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/08 00:04:47    145s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/08 00:04:47    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/08 00:04:47    145s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.420 |  0.234 |   0.69 | H | 0 |  4 |
[07/08 00:04:47    145s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.296 |   0.44 | V | 0 |  4 |
[07/08 00:04:47    145s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.420 |  0.296 |   0.44 | H | 0 |  4 |
[07/08 00:04:47    145s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.296 |   0.44 | V | 0 |  4 |
[07/08 00:04:47    145s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.420 |  0.288 |   0.44 | H | 0 |  4 |
[07/08 00:04:47    145s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.375 |   0.01 | V | 0 |  4 |
[07/08 00:04:47    145s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.197 |   0.01 | H | 0 |  2 |
[07/08 00:04:47    145s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/08 00:04:47    145s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/08 00:04:47    145s] eee: +-----------------------NDR Info-----------------------+
[07/08 00:04:47    145s] eee: NDR Count = 0, Fake NDR = 0
[07/08 00:04:47    145s] *Info: initialize multi-corner CTS.
[07/08 00:04:47    145s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=9675.9M, current mem=8955.4M)
[07/08 00:04:48    146s] Reading timing constraints file 'SDC/cbx_1__0_.sdc' ...
[07/08 00:04:48    146s] Current (total cpu=0:02:27, real=0:05:54, peak res=9675.9M, current mem=9341.5M)
[07/08 00:04:48    146s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__0_.sdc, Line 13).
[07/08 00:04:48    146s] 
[07/08 00:04:49    147s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__0_.sdc completed, with 1 WARNING
[07/08 00:04:49    147s] Ending "Constraint file reading stats" (total cpu=0:00:01.0, real=0:00:01.0, peak res=9416.7M, current mem=9416.7M)
[07/08 00:04:49    147s] Current (total cpu=0:02:28, real=0:05:55, peak res=9675.9M, current mem=9416.7M)
[07/08 00:04:49    147s] Reading timing constraints file 'SDC/cbx_1__11_.sdc' ...
[07/08 00:04:49    147s] Current (total cpu=0:02:28, real=0:05:55, peak res=9675.9M, current mem=9416.7M)
[07/08 00:04:49    147s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__11_.sdc, Line 13).
[07/08 00:04:49    147s] 
[07/08 00:04:49    147s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__11_.sdc completed, with 1 WARNING
[07/08 00:04:49    147s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=9417.1M, current mem=9417.1M)
[07/08 00:04:49    147s] Current (total cpu=0:02:29, real=0:05:55, peak res=9675.9M, current mem=9417.1M)
[07/08 00:04:49    147s] Reading timing constraints file 'SDC/cbx_1__1_.sdc' ...
[07/08 00:04:50    147s] Current (total cpu=0:02:29, real=0:05:56, peak res=9675.9M, current mem=9417.1M)
[07/08 00:04:50    147s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__1_.sdc, Line 13).
[07/08 00:04:50    147s] 
[07/08 00:04:50    147s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__1_.sdc completed, with 1 WARNING
[07/08 00:04:50    147s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=9418.2M, current mem=9418.2M)
[07/08 00:04:50    147s] Current (total cpu=0:02:29, real=0:05:56, peak res=9675.9M, current mem=9418.2M)
[07/08 00:04:50    147s] Reading timing constraints file 'SDC/cbx_2__0_.sdc' ...
[07/08 00:04:50    147s] Current (total cpu=0:02:29, real=0:05:56, peak res=9675.9M, current mem=9418.2M)
[07/08 00:04:50    147s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_2__0_.sdc, Line 13).
[07/08 00:04:50    147s] 
[07/08 00:04:50    148s] INFO (CTE): Reading of timing constraints file SDC/cbx_2__0_.sdc completed, with 1 WARNING
[07/08 00:04:50    148s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=9418.8M, current mem=9418.8M)
[07/08 00:04:50    148s] Current (total cpu=0:02:29, real=0:05:56, peak res=9675.9M, current mem=9418.8M)
[07/08 00:04:50    148s] Reading timing constraints file 'SDC/cbx_2__10_.sdc' ...
[07/08 00:04:50    148s] Current (total cpu=0:02:29, real=0:05:56, peak res=9675.9M, current mem=9418.9M)
[07/08 00:04:50    148s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_2__10_.sdc, Line 13).
[07/08 00:04:50    148s] 
[07/08 00:04:50    148s] INFO (CTE): Reading of timing constraints file SDC/cbx_2__10_.sdc completed, with 1 WARNING
[07/08 00:04:50    148s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=9419.4M, current mem=9419.4M)
[07/08 00:04:50    148s] Current (total cpu=0:02:29, real=0:05:56, peak res=9675.9M, current mem=9419.4M)
[07/08 00:04:50    148s] Reading timing constraints file 'SDC/cbx_2__2_.sdc' ...
[07/08 00:04:50    148s] Current (total cpu=0:02:30, real=0:05:56, peak res=9675.9M, current mem=9419.4M)
[07/08 00:04:50    148s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_2__2_.sdc, Line 13).
[07/08 00:04:50    148s] 
[07/08 00:04:50    148s] INFO (CTE): Reading of timing constraints file SDC/cbx_2__2_.sdc completed, with 1 WARNING
[07/08 00:04:51    148s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=9419.9M, current mem=9419.9M)
[07/08 00:04:51    148s] Current (total cpu=0:02:30, real=0:05:57, peak res=9675.9M, current mem=9419.9M)
[07/08 00:04:51    148s] Reading timing constraints file 'SDC/cbx_6__0_.sdc' ...
[07/08 00:04:51    148s] Current (total cpu=0:02:30, real=0:05:57, peak res=9675.9M, current mem=9419.9M)
[07/08 00:04:51    148s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_6__0_.sdc, Line 13).
[07/08 00:04:51    148s] 
[07/08 00:04:51    148s] INFO (CTE): Reading of timing constraints file SDC/cbx_6__0_.sdc completed, with 1 WARNING
[07/08 00:04:51    148s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=9420.8M, current mem=9420.8M)
[07/08 00:04:51    149s] Current (total cpu=0:02:30, real=0:05:57, peak res=9675.9M, current mem=9420.8M)
[07/08 00:04:51    149s] Reading timing constraints file 'SDC/cby_0__1_.sdc' ...
[07/08 00:04:51    149s] Current (total cpu=0:02:30, real=0:05:57, peak res=9675.9M, current mem=9420.8M)
[07/08 00:04:51    149s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_0__1_.sdc, Line 13).
[07/08 00:04:51    149s] 
[07/08 00:04:51    149s] INFO (CTE): Reading of timing constraints file SDC/cby_0__1_.sdc completed, with 1 WARNING
[07/08 00:04:51    149s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=9421.3M, current mem=9421.3M)
[07/08 00:04:51    149s] Current (total cpu=0:02:30, real=0:05:57, peak res=9675.9M, current mem=9421.3M)
[07/08 00:04:51    149s] Reading timing constraints file 'SDC/cby_11__1_.sdc' ...
[07/08 00:04:51    149s] Current (total cpu=0:02:30, real=0:05:57, peak res=9675.9M, current mem=9421.4M)
[07/08 00:04:51    149s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_11__1_.sdc, Line 13).
[07/08 00:04:51    149s] 
[07/08 00:04:51    149s] INFO (CTE): Reading of timing constraints file SDC/cby_11__1_.sdc completed, with 1 WARNING
[07/08 00:04:51    149s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=9422.8M, current mem=9422.8M)
[07/08 00:04:51    149s] Current (total cpu=0:02:31, real=0:05:57, peak res=9675.9M, current mem=9422.8M)
[07/08 00:04:51    149s] Reading timing constraints file 'SDC/cby_1__1_.sdc' ...
[07/08 00:04:52    149s] Current (total cpu=0:02:31, real=0:05:58, peak res=9675.9M, current mem=9422.8M)
[07/08 00:04:52    149s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_1__1_.sdc, Line 13).
[07/08 00:04:52    149s] 
[07/08 00:04:52    149s] INFO (CTE): Reading of timing constraints file SDC/cby_1__1_.sdc completed, with 1 WARNING
[07/08 00:04:52    149s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=9423.3M, current mem=9423.3M)
[07/08 00:04:52    149s] Current (total cpu=0:02:31, real=0:05:58, peak res=9675.9M, current mem=9423.3M)
[07/08 00:04:52    149s] Reading timing constraints file 'SDC/cby_2__1_.sdc' ...
[07/08 00:04:52    149s] Current (total cpu=0:02:31, real=0:05:58, peak res=9675.9M, current mem=9423.3M)
[07/08 00:04:52    149s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_2__1_.sdc, Line 13).
[07/08 00:04:52    149s] 
[07/08 00:04:52    150s] INFO (CTE): Reading of timing constraints file SDC/cby_2__1_.sdc completed, with 1 WARNING
[07/08 00:04:52    150s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=9423.8M, current mem=9423.8M)
[07/08 00:04:52    150s] Current (total cpu=0:02:31, real=0:05:58, peak res=9675.9M, current mem=9423.8M)
[07/08 00:04:52    150s] Reading timing constraints file 'SDC/cby_2__2_.sdc' ...
[07/08 00:04:52    150s] Current (total cpu=0:02:31, real=0:05:58, peak res=9675.9M, current mem=9423.8M)
[07/08 00:04:52    150s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_2__2_.sdc, Line 13).
[07/08 00:04:52    150s] 
[07/08 00:04:52    150s] INFO (CTE): Reading of timing constraints file SDC/cby_2__2_.sdc completed, with 1 WARNING
[07/08 00:04:52    150s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=9424.8M, current mem=9424.8M)
[07/08 00:04:52    150s] Current (total cpu=0:02:31, real=0:05:58, peak res=9675.9M, current mem=9424.8M)
[07/08 00:04:52    150s] Reading timing constraints file 'SDC/cby_5__1_.sdc' ...
[07/08 00:04:52    150s] Current (total cpu=0:02:32, real=0:05:58, peak res=9675.9M, current mem=9424.8M)
[07/08 00:04:52    150s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_5__1_.sdc, Line 13).
[07/08 00:04:52    150s] 
[07/08 00:04:53    150s] INFO (CTE): Reading of timing constraints file SDC/cby_5__1_.sdc completed, with 1 WARNING
[07/08 00:04:53    150s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=9428.3M, current mem=9428.3M)
[07/08 00:04:53    150s] Current (total cpu=0:02:32, real=0:05:59, peak res=9675.9M, current mem=9428.3M)
[07/08 00:04:53    150s] Reading timing constraints file 'SDC/cby_6__1_.sdc' ...
[07/08 00:04:53    150s] Current (total cpu=0:02:32, real=0:05:59, peak res=9675.9M, current mem=9428.3M)
[07/08 00:04:53    150s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_6__1_.sdc, Line 13).
[07/08 00:04:53    150s] 
[07/08 00:04:53    151s] INFO (CTE): Reading of timing constraints file SDC/cby_6__1_.sdc completed, with 1 WARNING
[07/08 00:04:53    151s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=9429.5M, current mem=9429.5M)
[07/08 00:04:53    151s] Current (total cpu=0:02:32, real=0:05:59, peak res=9675.9M, current mem=9429.5M)
[07/08 00:04:53    151s] Reading timing constraints file 'SDC/disable_configurable_memory_outputs.sdc' ...
[07/08 00:04:53    151s] Current (total cpu=0:02:32, real=0:05:59, peak res=9675.9M, current mem=9429.6M)
[07/08 00:08:54    392s] INFO (CTE): Constraints read successfully.
[07/08 00:08:54    393s] Ending "Constraint file reading stats" (total cpu=0:04:02, real=0:04:01, peak res=10680.5M, current mem=10679.8M)
[07/08 00:08:54    393s] Current (total cpu=0:06:34, real=0:10:00, peak res=10680.5M, current mem=10679.8M)
[07/08 00:08:54    393s] Reading timing constraints file 'SDC/disable_configure_ports.sdc' ...
[07/08 00:08:55    393s] Current (total cpu=0:06:34, real=0:10:01, peak res=10680.5M, current mem=10679.9M)
[07/08 00:12:08    587s] INFO (CTE): Constraints read successfully.
[07/08 00:12:08    587s] Ending "Constraint file reading stats" (total cpu=0:03:14, real=0:03:13, peak res=11191.5M, current mem=11191.0M)
[07/08 00:12:08    587s] Current (total cpu=0:09:48, real=0:13:14, peak res=11191.5M, current mem=11191.0M)
[07/08 00:12:08    587s] Reading timing constraints file 'SDC/disable_routing_multiplexer_outputs.sdc' ...
[07/08 00:12:08    587s] Current (total cpu=0:09:49, real=0:13:14, peak res=11191.5M, current mem=11191.0M)
[07/08 00:12:27    606s] INFO (CTE): Constraints read successfully.
[07/08 00:12:27    606s] Ending "Constraint file reading stats" (total cpu=0:00:18.8, real=0:00:19.0, peak res=11234.1M, current mem=11234.1M)
[07/08 00:12:27    606s] Current (total cpu=0:10:07, real=0:13:33, peak res=11234.1M, current mem=11234.1M)
[07/08 00:12:27    606s] Reading timing constraints file 'SDC/disable_sb_outputs.sdc' ...
[07/08 00:12:27    606s] Current (total cpu=0:10:08, real=0:13:33, peak res=11234.1M, current mem=11234.1M)
[07/08 00:12:33    611s] INFO (CTE): Constraints read successfully.
[07/08 00:12:33    611s] Ending "Constraint file reading stats" (total cpu=0:00:05.4, real=0:00:06.0, peak res=11289.9M, current mem=11289.6M)
[07/08 00:12:33    612s] Current (total cpu=0:10:13, real=0:13:39, peak res=11289.9M, current mem=11289.6M)
[07/08 00:12:33    612s] Reading timing constraints file 'SDC/global_ports.sdc' ...
[07/08 00:12:33    612s] Current (total cpu=0:10:13, real=0:13:39, peak res=11289.9M, current mem=11289.6M)
[07/08 00:12:33    612s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/global_ports.sdc, Line 13).
[07/08 00:12:33    612s] 
[07/08 00:12:33    612s] INFO (CTE): Reading of timing constraints file SDC/global_ports.sdc completed, with 1 WARNING
[07/08 00:12:33    612s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11290.4M, current mem=11290.4M)
[07/08 00:12:33    612s] Current (total cpu=0:10:13, real=0:13:39, peak res=11290.4M, current mem=11290.4M)
[07/08 00:12:33    612s] Reading timing constraints file 'SDC/logical_tile_clb_mode_clb_.sdc' ...
[07/08 00:12:33    612s] Current (total cpu=0:10:13, real=0:13:39, peak res=11290.4M, current mem=11290.4M)
[07/08 00:12:33    612s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_clb_.sdc, Line 13).
[07/08 00:12:33    612s] 
[07/08 00:13:01    640s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_clb_.sdc completed, with 1 WARNING
[07/08 00:13:01    640s] Ending "Constraint file reading stats" (total cpu=0:00:28.3, real=0:00:28.0, peak res=11358.4M, current mem=11358.4M)
[07/08 00:13:01    640s] Current (total cpu=0:10:42, real=0:14:07, peak res=11358.4M, current mem=11358.4M)
[07/08 00:13:01    640s] Message <TA-968> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[07/08 00:13:01    640s] Current (total cpu=0:10:42, real=0:14:07, peak res=11358.4M, current mem=11358.4M)
[07/08 00:13:01    640s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 13).
[07/08 00:13:01    640s] 
[07/08 00:13:01    640s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_a[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 15).
[07/08 00:13:01    640s] 
[07/08 00:13:02    640s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_sumout[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 15).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 15).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_a[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 16).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_sumout[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 16).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **ERROR: (TCLCMD-1170):	Invalid path description specified for command set_min_delay (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 16).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_a[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 17).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_cout[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 17).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 17).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_a[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 18).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_cout[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 18).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **ERROR: (TCLCMD-1170):	Invalid path description specified for command set_min_delay (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_b[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 19).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_sumout[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 19).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_b[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 20).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_sumout[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 20).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **ERROR: (TCLCMD-1170):	Invalid path description specified for command set_min_delay (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_b[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 21).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_cout[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 21).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_b[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 22).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_cout[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 22).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **ERROR: (TCLCMD-1170):	Invalid path description specified for command set_min_delay (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_cin[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 23).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_sumout[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 23).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_cin[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 24).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'grid_clb_*__*_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder/adder_sumout[0]' (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 24).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **ERROR: (TCLCMD-1170):	Invalid path description specified for command set_min_delay (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 24).

Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 25).
[07/08 00:13:02    640s] 
[07/08 00:13:02    640s] **ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 25).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_min_delay (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc, Line 26).

INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.sdc completed, with 21 Warnings and 12 Errors.
[07/08 00:13:02    640s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=11358.8M, current mem=11358.8M)
[07/08 00:13:02    641s] Current (total cpu=0:10:42, real=0:14:08, peak res=11358.8M, current mem=11358.8M)
[07/08 00:13:02    641s] Current (total cpu=0:10:42, real=0:14:08, peak res=11358.8M, current mem=11358.8M)
[07/08 00:13:02    641s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc, Line 13).
[07/08 00:13:02    641s] 
[07/08 00:13:02    641s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc completed, with 1 WARNING
[07/08 00:13:02    641s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11359.2M, current mem=11359.2M)
[07/08 00:13:02    641s] Current (total cpu=0:10:42, real=0:14:08, peak res=11359.2M, current mem=11359.2M)
[07/08 00:13:02    641s] Current (total cpu=0:10:42, real=0:14:08, peak res=11359.2M, current mem=11359.2M)
[07/08 00:13:02    641s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc, Line 13).
[07/08 00:13:02    641s] 
[07/08 00:13:02    641s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc completed, with 1 WARNING
[07/08 00:13:02    641s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11359.5M, current mem=11359.5M)
[07/08 00:13:02    641s] Current (total cpu=0:10:43, real=0:14:08, peak res=11359.5M, current mem=11359.5M)
[07/08 00:13:02    641s] Current (total cpu=0:10:43, real=0:14:08, peak res=11359.5M, current mem=11359.5M)
[07/08 00:13:02    641s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc, Line 13).
[07/08 00:13:02    641s] 
[07/08 00:13:02    641s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc completed, with 1 WARNING
[07/08 00:13:03    641s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=11360.0M, current mem=11360.0M)
[07/08 00:13:03    641s] Current (total cpu=0:10:43, real=0:14:09, peak res=11360.0M, current mem=11360.0M)
[07/08 00:13:03    642s] Current (total cpu=0:10:43, real=0:14:09, peak res=11360.0M, current mem=11360.0M)
[07/08 00:13:03    642s] Message <TCLCMD-1461> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File SDC/logical_tile_clb_mode_default__fle.sdc, Line 13).
[07/08 00:13:03    642s] 
[07/08 00:13:03    642s] INFO (CTE): Constraints read successfully.
[07/08 00:13:03    642s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11360.4M, current mem=11360.4M)
[07/08 00:13:03    642s] Current (total cpu=0:10:43, real=0:14:09, peak res=11360.4M, current mem=11360.4M)
[07/08 00:13:03    642s] Current (total cpu=0:10:43, real=0:14:09, peak res=11360.4M, current mem=11360.4M)
[07/08 00:13:03    642s] **ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_io_mode_io_.sdc, Line 15).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_io_mode_io_.sdc, Line 16).

INFO (CTE): Reading of timing constraints file SDC/logical_tile_io_mode_io_.sdc completed, with 0 Warnings and 2 Errors.
[07/08 00:13:03    642s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11360.8M, current mem=11360.8M)
[07/08 00:13:03    642s] Current (total cpu=0:10:43, real=0:14:09, peak res=11360.8M, current mem=11360.8M)
[07/08 00:13:03    642s] Current (total cpu=0:10:44, real=0:14:09, peak res=11360.8M, current mem=11360.8M)
[07/08 00:13:03    642s] INFO (CTE): Constraints read successfully.
[07/08 00:13:03    642s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11361.2M, current mem=11361.2M)
[07/08 00:13:03    642s] Current (total cpu=0:10:44, real=0:14:09, peak res=11361.2M, current mem=11361.2M)
[07/08 00:13:03    642s] Current (total cpu=0:10:44, real=0:14:09, peak res=11361.2M, current mem=11361.2M)
[07/08 00:13:03    642s] **ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_memory_mode_memory_.sdc, Line 15).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_memory_mode_memory_.sdc, Line 16).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_memory_mode_memory_.sdc, Line 17).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_memory_mode_memory_.sdc, Line 18).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_memory_mode_memory_.sdc, Line 19).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_max_delay (File SDC/logical_tile_memory_mode_memory_.sdc, Line 20).

Message <TCLCMD-1170> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File SDC/logical_tile_memory_mode_memory_.sdc, Line 21).
[07/08 00:13:03    642s] 
[07/08 00:13:03    642s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_memory_mode_memory_.sdc completed, with 0 Warnings and 6 Errors.
[07/08 00:13:04    642s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=11361.5M, current mem=11361.5M)
[07/08 00:13:04    642s] Current (total cpu=0:10:44, real=0:14:10, peak res=11361.5M, current mem=11361.5M)
[07/08 00:13:04    643s] Current (total cpu=0:10:44, real=0:14:10, peak res=11361.5M, current mem=11361.5M)
[07/08 00:13:04    643s] INFO (CTE): Constraints read successfully.
[07/08 00:13:04    643s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11361.9M, current mem=11361.9M)
[07/08 00:13:04    643s] Current (total cpu=0:10:44, real=0:14:10, peak res=11361.9M, current mem=11361.9M)
[07/08 00:13:04    643s] Current (total cpu=0:10:44, real=0:14:10, peak res=11361.9M, current mem=11361.9M)
[07/08 00:13:05    643s] INFO (CTE): Constraints read successfully.
[07/08 00:13:05    644s] Ending "Constraint file reading stats" (total cpu=0:00:00.7, real=0:00:01.0, peak res=11362.6M, current mem=11362.6M)
[07/08 00:13:05    644s] Current (total cpu=0:10:45, real=0:14:11, peak res=11362.6M, current mem=11362.6M)
[07/08 00:13:05    644s] Current (total cpu=0:10:45, real=0:14:11, peak res=11362.6M, current mem=11362.6M)
[07/08 00:13:05    644s] INFO (CTE): Constraints read successfully.
[07/08 00:13:05    644s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11363.0M, current mem=11363.0M)
[07/08 00:13:05    644s] Current (total cpu=0:10:45, real=0:14:11, peak res=11363.0M, current mem=11363.0M)
[07/08 00:13:05    644s] Current (total cpu=0:10:45, real=0:14:11, peak res=11363.0M, current mem=11363.0M)
[07/08 00:13:05    644s] INFO (CTE): Constraints read successfully.
[07/08 00:13:05    644s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11364.2M, current mem=11364.2M)
[07/08 00:13:05    644s] Current (total cpu=0:10:46, real=0:14:11, peak res=11364.2M, current mem=11364.2M)
[07/08 00:13:05    644s] Current (total cpu=0:10:46, real=0:14:11, peak res=11364.2M, current mem=11364.2M)
[07/08 00:13:06    644s] INFO (CTE): Constraints read successfully.
[07/08 00:13:06    644s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=11365.4M, current mem=11365.4M)
[07/08 00:13:06    644s] Current (total cpu=0:10:46, real=0:14:12, peak res=11365.4M, current mem=11365.4M)
[07/08 00:13:06    645s] Current (total cpu=0:10:46, real=0:14:12, peak res=11365.4M, current mem=11365.4M)
[07/08 00:13:06    645s] INFO (CTE): Constraints read successfully.
[07/08 00:13:06    645s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11366.1M, current mem=11366.1M)
[07/08 00:13:06    645s] Current (total cpu=0:10:46, real=0:14:12, peak res=11366.1M, current mem=11366.1M)
[07/08 00:13:06    645s] Current (total cpu=0:10:46, real=0:14:12, peak res=11366.1M, current mem=11366.1M)
[07/08 00:13:06    645s] INFO (CTE): Constraints read successfully.
[07/08 00:13:06    645s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11366.9M, current mem=11366.9M)
[07/08 00:13:06    645s] Current (total cpu=0:10:47, real=0:14:12, peak res=11366.9M, current mem=11366.9M)
[07/08 00:13:06    645s] Current (total cpu=0:10:47, real=0:14:12, peak res=11366.9M, current mem=11366.9M)
[07/08 00:13:06    645s] INFO (CTE): Constraints read successfully.
[07/08 00:13:07    645s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=11367.8M, current mem=11367.8M)
[07/08 00:13:07    645s] Current (total cpu=0:10:47, real=0:14:13, peak res=11367.8M, current mem=11367.8M)
[07/08 00:13:07    646s] Current (total cpu=0:10:47, real=0:14:13, peak res=11367.8M, current mem=11367.8M)
[07/08 00:13:07    646s] INFO (CTE): Constraints read successfully.
[07/08 00:13:07    646s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11368.7M, current mem=11368.7M)
[07/08 00:13:07    646s] Current (total cpu=0:10:47, real=0:14:13, peak res=11368.7M, current mem=11368.7M)
[07/08 00:13:07    646s] Current (total cpu=0:10:47, real=0:14:13, peak res=11368.7M, current mem=11368.7M)
[07/08 00:13:07    646s] INFO (CTE): Constraints read successfully.
[07/08 00:13:07    646s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11369.6M, current mem=11369.6M)
[07/08 00:13:07    646s] Current (total cpu=0:10:48, real=0:14:13, peak res=11369.6M, current mem=11369.6M)
[07/08 00:13:07    646s] Current (total cpu=0:10:48, real=0:14:13, peak res=11369.6M, current mem=11369.6M)
[07/08 00:13:07    646s] INFO (CTE): Constraints read successfully.
[07/08 00:13:07    646s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11373.8M, current mem=11373.8M)
[07/08 00:13:08    646s] Current (total cpu=0:10:48, real=0:14:14, peak res=11373.8M, current mem=11373.8M)
[07/08 00:13:08    646s] Current (total cpu=0:10:48, real=0:14:14, peak res=11373.8M, current mem=11373.8M)
[07/08 00:13:08    647s] INFO (CTE): Constraints read successfully.
[07/08 00:13:08    647s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=11374.6M, current mem=11374.6M)
[07/08 00:13:08    647s] Current (total cpu=0:10:48, real=0:14:14, peak res=11374.6M, current mem=11374.6M)
[07/08 00:13:08    647s] Current (total cpu=0:10:48, real=0:14:14, peak res=11374.6M, current mem=11374.6M)
[07/08 00:13:08    647s] INFO (CTE): Constraints read successfully.
[07/08 00:13:08    647s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11375.0M, current mem=11375.0M)
[07/08 00:13:08    647s] Current (total cpu=0:10:48, real=0:14:14, peak res=11375.0M, current mem=11375.0M)
[07/08 00:13:08    647s] Current (total cpu=0:10:49, real=0:14:14, peak res=11375.0M, current mem=11375.0M)
[07/08 00:13:08    647s] INFO (CTE): Constraints read successfully.
[07/08 00:13:08    647s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=11375.8M, current mem=11375.8M)
[07/08 00:13:09    647s] Current (total cpu=0:10:49, real=0:14:15, peak res=11375.8M, current mem=11375.8M)
[07/08 00:13:09    647s] Current (total cpu=0:10:49, real=0:14:15, peak res=11375.8M, current mem=11375.8M)
[07/08 00:13:09    647s] INFO (CTE): Constraints read successfully.
[07/08 00:13:09    648s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11376.4M, current mem=11376.4M)
[07/08 00:13:09    648s] Current (total cpu=0:10:49, real=0:14:15, peak res=11376.4M, current mem=11376.4M)
[07/08 00:13:09    648s] Current (total cpu=0:10:49, real=0:14:15, peak res=11376.4M, current mem=11376.4M)
[07/08 00:13:09    648s] INFO (CTE): Constraints read successfully.
[07/08 00:13:09    648s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=11377.3M, current mem=11377.3M)
[07/08 00:13:09    648s] Current (total cpu=0:10:49, real=0:14:15, peak res=11377.3M, current mem=11377.3M)
[07/08 00:13:09    648s] Current (total cpu=0:10:50, real=0:14:15, peak res=11377.3M, current mem=11377.3M)
[07/08 00:13:09    648s] INFO (CTE): Constraints read successfully.
[07/08 00:13:09    648s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11378.0M, current mem=11378.0M)
[07/08 00:13:10    648s] Current (total cpu=0:10:50, real=0:14:16, peak res=11378.0M, current mem=11378.0M)
[07/08 00:13:10    648s] Current (total cpu=0:10:50, real=0:14:16, peak res=11378.0M, current mem=11378.0M)
[07/08 00:13:10    648s] INFO (CTE): Constraints read successfully.
[07/08 00:13:10    649s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11378.6M, current mem=11378.6M)
[07/08 00:13:10    649s] Current (total cpu=0:10:50, real=0:14:16, peak res=11378.6M, current mem=11378.6M)
[07/08 00:13:10    649s] Current (total cpu=0:10:50, real=0:14:16, peak res=11378.6M, current mem=11378.6M)
[07/08 00:13:10    649s] INFO (CTE): Constraints read successfully.
[07/08 00:13:10    649s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=11382.1M, current mem=11382.1M)
[07/08 00:13:10    649s] Current (total cpu=0:10:50, real=0:14:16, peak res=11382.1M, current mem=11382.1M)
[07/08 00:13:10    649s] Current (total cpu=0:10:51, real=0:14:16, peak res=11382.1M, current mem=11382.1M)
[07/08 00:13:10    649s] INFO (CTE): Constraints read successfully.
[07/08 00:13:10    649s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11382.5M, current mem=11382.5M)
[07/08 00:13:11    649s] Current (total cpu=0:10:51, real=0:14:17, peak res=11382.5M, current mem=11382.5M)
[07/08 00:13:11    649s] Current (total cpu=0:10:51, real=0:14:17, peak res=11382.5M, current mem=11382.5M)
[07/08 00:13:11    649s] INFO (CTE): Constraints read successfully.
[07/08 00:13:11    650s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=11383.5M, current mem=11383.5M)
[07/08 00:13:11    650s] Current (total cpu=0:10:51, real=0:14:17, peak res=11383.5M, current mem=11383.5M)
[07/08 00:13:11    650s] Current (total cpu=0:10:51, real=0:14:17, peak res=11383.5M, current mem=11383.5M)
[07/08 00:13:11    650s] INFO (CTE): Constraints read successfully.
[07/08 00:13:11    650s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=11384.1M, current mem=11384.1M)
[07/08 00:13:11    650s] Current (total cpu=0:10:51, real=0:14:17, peak res=11384.1M, current mem=11384.1M)
[07/08 00:13:11    650s] Current (total cpu=0:10:52, real=0:14:17, peak res=11384.1M, current mem=11384.1M)
[07/08 00:13:11    650s] INFO (CTE): Constraints read successfully.
[07/08 00:13:11    650s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=11385.1M, current mem=11385.1M)
[07/08 00:13:12    650s] Current (total cpu=0:10:52, real=0:14:18, peak res=11385.1M, current mem=11385.1M)
[07/08 00:13:12    650s] Current (total cpu=0:10:52, real=0:14:18, peak res=11385.1M, current mem=11385.1M)
[07/08 00:13:12    650s] INFO (CTE): Constraints read successfully.
[07/08 00:13:12    651s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=11385.7M, current mem=11385.7M)
[07/08 00:13:12    651s] Current (total cpu=0:10:52, real=0:14:18, peak res=11385.7M, current mem=11385.7M)
[07/08 00:13:12    651s] Current (total cpu=0:10:52, real=0:14:18, peak res=11385.7M, current mem=11385.7M)
[07/08 00:13:12    651s] INFO (CTE): Constraints read successfully.
[07/08 00:13:12    651s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11386.5M, current mem=11386.5M)
[07/08 00:13:12    651s] Current (total cpu=0:10:52, real=0:14:18, peak res=11386.5M, current mem=11386.5M)
[07/08 00:13:12    651s] Current (total cpu=0:10:53, real=0:14:18, peak res=11386.5M, current mem=11386.5M)
[07/08 00:13:12    651s] INFO (CTE): Constraints read successfully.
[07/08 00:13:12    651s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11387.1M, current mem=11387.1M)
[07/08 00:13:13    651s] Current (total cpu=0:10:53, real=0:14:19, peak res=11387.1M, current mem=11387.1M)
[07/08 00:13:13    651s] Current (total cpu=0:10:53, real=0:14:19, peak res=11387.1M, current mem=11387.1M)
[07/08 00:13:13    651s] INFO (CTE): Constraints read successfully.
[07/08 00:13:13    652s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=11388.0M, current mem=11388.0M)
[07/08 00:13:13    652s] Current (total cpu=0:10:53, real=0:14:19, peak res=11388.0M, current mem=11388.0M)
[07/08 00:13:19    658s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/08 00:13:19    658s] 
[07/08 00:13:19    658s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/08 00:13:19    658s] Summary for sequential cells identification: 
[07/08 00:13:19    658s]   Identified SBFF number: 18
[07/08 00:13:19    658s]   Identified MBFF number: 0
[07/08 00:13:19    658s]   Identified SB Latch number: 16
[07/08 00:13:19    658s]   Identified MB Latch number: 0
[07/08 00:13:19    658s]   Not identified SBFF number: 0
[07/08 00:13:19    658s]   Not identified MBFF number: 0
[07/08 00:13:19    658s]   Not identified SB Latch number: 0
[07/08 00:13:19    658s]   Not identified MB Latch number: 0
[07/08 00:13:19    658s]   Number of sequential cells which are not FFs: 4
[07/08 00:13:19    658s] Total number of combinational cells: 208
[07/08 00:13:19    658s] Total number of sequential cells: 38
[07/08 00:13:19    658s] Total number of tristate cells: 8
[07/08 00:13:19    658s] Total number of level shifter cells: 0
[07/08 00:13:19    658s] Total number of power gating cells: 0
[07/08 00:13:19    658s] Total number of isolation cells: 0
[07/08 00:13:19    658s] Total number of power switch cells: 0
[07/08 00:13:19    658s] Total number of pulse generator cells: 0
[07/08 00:13:19    658s] Total number of always on buffers: 0
[07/08 00:13:19    658s] Total number of retention cells: 0
[07/08 00:13:19    658s] Total number of physical cells: 10
[07/08 00:13:19    658s] List of usable buffers: BUFJIX1 BUFJIX2 BUFJIX12 BUFJIX16 BUFJIX20 BUFJIX4 BUFJIX8 BUJIX1 BUJIX2 BUJIX12 BUJIX16 BUJIX20 BUJIX4 BUJIX8
[07/08 00:13:19    658s] Total number of usable buffers: 14
[07/08 00:13:19    658s] List of unusable buffers:
[07/08 00:13:19    658s] Total number of unusable buffers: 0
[07/08 00:13:19    658s] List of usable inverters: INJIX1 INJIX0 INJIX2 INJIX12 INJIX16 INJIX20 INJIX4 INJIX8 INVJIX1 INVJIX0 INVJIX2 INVJIX12 INVJIX16 INVJIX20 INVJIX4 INVJIX8
[07/08 00:13:19    658s] Total number of usable inverters: 16
[07/08 00:13:19    658s] List of unusable inverters:
[07/08 00:13:19    658s] Total number of unusable inverters: 0
[07/08 00:13:19    658s] List of identified usable delay cells: DLY1JIX1 DLY2JIX1 DLY4JIX1 DLY8JIX1
[07/08 00:13:19    658s] Total number of identified usable delay cells: 4
[07/08 00:13:19    658s] List of identified unusable delay cells:
[07/08 00:13:19    658s] Total number of identified unusable delay cells: 0
[07/08 00:13:19    658s] 
[07/08 00:13:19    658s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/08 00:13:19    658s] 
[07/08 00:13:19    658s] TimeStamp Deleting Cell Server Begin ...
[07/08 00:13:19    658s] 
[07/08 00:13:19    658s] TimeStamp Deleting Cell Server End ...
[07/08 00:13:19    658s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=11478.3M, current mem=11379.9M)
[07/08 00:13:19    658s] 
[07/08 00:13:19    658s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/08 00:13:19    658s] Summary for sequential cells identification: 
[07/08 00:13:19    658s]   Identified SBFF number: 18
[07/08 00:13:19    658s]   Identified MBFF number: 0
[07/08 00:13:19    658s]   Identified SB Latch number: 16
[07/08 00:13:19    658s]   Identified MB Latch number: 0
[07/08 00:13:19    658s]   Not identified SBFF number: 0
[07/08 00:13:19    658s]   Not identified MBFF number: 0
[07/08 00:13:19    658s]   Not identified SB Latch number: 0
[07/08 00:13:19    658s]   Not identified MB Latch number: 0
[07/08 00:13:19    658s]   Number of sequential cells which are not FFs: 4
[07/08 00:13:19    658s]  Visiting view : WORST_CASE
[07/08 00:13:19    658s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[07/08 00:13:19    658s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = -1
[07/08 00:13:19    658s]  Visiting view : Best_CASE
[07/08 00:13:19    658s]    : PowerDomain = none : Weighted F : unweighted  = 15.20 (1.000) with rcCorner = 1
[07/08 00:13:19    658s]    : PowerDomain = none : Weighted F : unweighted  = 14.20 (1.000) with rcCorner = -1
[07/08 00:13:19    658s] TLC MultiMap info (StdDelay):
[07/08 00:13:19    658s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 14.2ps
[07/08 00:13:19    658s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 15.2ps
[07/08 00:13:19    658s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 33.1ps
[07/08 00:13:19    658s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 34.8ps
[07/08 00:13:19    658s]  Setting StdDelay to: 34.8ps
[07/08 00:13:19    658s] 
[07/08 00:13:19    658s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/08 00:13:19    658s] 
[07/08 00:13:19    658s] TimeStamp Deleting Cell Server Begin ...
[07/08 00:13:19    658s] 
[07/08 00:13:19    658s] TimeStamp Deleting Cell Server End ...
[07/08 00:13:20    659s] 
[07/08 00:13:20    659s] *** Summary of all messages that are not suppressed in this session:
[07/08 00:13:20    659s] Severity  ID               Count  Summary                                  
[07/08 00:13:20    659s] WARNING   IMPLF-200           30  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/08 00:13:20    659s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/08 00:13:20    659s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[07/08 00:13:20    659s] WARNING   IMPVL-209            2  In Verilog file '%s', check line %d near...
[07/08 00:13:20    659s] WARNING   IMPVL-159          531  Pin '%s' of cell '%s' is defined in LEF ...
[07/08 00:13:20    659s] WARNING   IMPECO-560         102  The netlist is not unique, because the m...
[07/08 00:13:20    659s] WARNING   TCLCMD-513       21128  The software could not find a matching o...
[07/08 00:13:20    659s] ERROR     TCLCMD-1170      10564  Invalid path description specified for c...
[07/08 00:13:20    659s] WARNING   TCLCMD-1461         51  Skipped unsupported command: %s          
[07/08 00:13:20    659s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[07/08 00:13:20    659s] *** Message Summary: 21863 warning(s), 10564 error(s)
[07/08 00:13:20    659s] 
[07/08 00:16:48    669s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'grid*'
**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'grid_*'
**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'grid_*'
**ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'grid_memory/*'
**ERROR: (TCLCMD-917):	Cannot find 'cells' that match 'grid_memory/*'
**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'grid_memory_*__*_/logical_tile_memory_mode_memory__*/logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp_*/*'

--------------------------------------------------------------------------------
Exiting Innovus on Tue Jul  8 10:41:00 2025
  Total CPU time:     0:38:26
  Total real time:    10:42:09
  Peak memory (main): 11724.82MB

[07/08 10:41:00   2303s] 
[07/08 10:41:00   2303s] *** Memory Usage v#2 (Current mem = 11748.246M, initial mem = 847.773M) ***
[07/08 10:41:00   2303s] 
[07/08 10:41:00   2303s] *** Summary of all messages that are not suppressed in this session:
[07/08 10:41:00   2303s] Severity  ID               Count  Summary                                  
[07/08 10:41:00   2303s] WARNING   IMPLF-200           30  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/08 10:41:00   2303s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/08 10:41:00   2303s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[07/08 10:41:00   2303s] WARNING   IMPVL-209            2  In Verilog file '%s', check line %d near...
[07/08 10:41:00   2303s] WARNING   IMPVL-159          531  Pin '%s' of cell '%s' is defined in LEF ...
[07/08 10:41:00   2303s] WARNING   IMPECO-560         102  The netlist is not unique, because the m...
[07/08 10:41:00   2303s] WARNING   IMPUDM-33            4  Global variable "%s" is obsolete and wil...
[07/08 10:41:00   2303s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[07/08 10:41:00   2303s] WARNING   TCLCMD-513       21134  The software could not find a matching o...
[07/08 10:41:00   2303s] ERROR     TCLCMD-917           6  Cannot find '%s' that match '%s'         
[07/08 10:41:00   2303s] ERROR     TCLCMD-1170      10564  Invalid path description specified for c...
[07/08 10:41:00   2303s] WARNING   TCLCMD-1461         51  Skipped unsupported command: %s          
[07/08 10:41:00   2303s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[07/08 10:41:00   2303s] *** Message Summary: 21875 warning(s), 10570 error(s)
[07/08 10:41:00   2303s] 
[07/08 10:41:00   2303s] --- Ending "Innovus" (totcpu=0:38:24, real=10:42:06, mem=11748.2M) ---
