{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:18:14 2014 " "Info: Processing started: Fri Jan 24 19:18:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tutor3 -c tutor3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tutor3 -c tutor3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/lpm_counter0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_DIV.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLK_DIV.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Info: Found design unit 1: clk_div-a" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEBOUNCE.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file DEBOUNCE.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-a " "Info: Found design unit 1: debounce-a" {  } { { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LCD_Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Info: Found design unit 1: LCD_Display-a" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Info: Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tutor3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tutor3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tutor3 " "Info: Found entity 1: tutor3" {  } { { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "tutor3 " "Info: Elaborating entity \"tutor3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:inst1 " "Info: Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:inst1\"" {  } { { "tutor3.bdf" "inst1" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 328 70 414 456 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst2 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst2\"" {  } { { "tutor3.bdf" "inst2" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 8 432 576 104 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/lpm_counter0.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/lpm_counter0.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_counter0.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/lpm_counter0.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u2i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_u2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u2i " "Info: Found entity 1: cntr_u2i" {  } { { "db/cntr_u2i.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/db/cntr_u2i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u2i lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated " "Info: Elaborating entity \"cntr_u2i\" for hierarchy \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst3 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:inst3\"" {  } { { "tutor3.bdf" "inst3" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 8 112 296 104 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst\"" {  } { { "tutor3.bdf" "inst" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 136 120 304 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 44 -1 0 } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 104 -1 0 } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Info: Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Info: Implemented 158 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:18:19 2014 " "Info: Processing ended: Fri Jan 24 19:18:19 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:18:20 2014 " "Info: Processing started: Fri Jan 24 19:18:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tutor3 -c tutor3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "tutor3 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"tutor3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_48Mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_48Mhz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CLK_400HZ " "Info: Destination node LCD_Display:inst1\|CLK_400HZ" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 62 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_100Hz " "Info: Destination node clk_div:inst\|clock_100Hz" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 15 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Hz } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_1Khz_reg " "Info: Destination node clk_div:inst\|clock_1Khz_reg" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Khz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_10Khz_reg " "Info: Destination node clk_div:inst\|clock_10Khz_reg" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_10Khz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_100Khz_reg " "Info: Destination node clk_div:inst\|clock_100Khz_reg" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Khz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst\|clock_1Mhz_reg " "Info: Destination node clk_div:inst\|clock_1Mhz_reg" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Mhz_reg } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { CLK_48Mhz } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_48Mhz" } } } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Display:inst1\|CLK_400HZ  " "Info: Automatically promoted node LCD_Display:inst1\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CLK_400HZ~100 " "Info: Destination node LCD_Display:inst1\|CLK_400HZ~100" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 62 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_400HZ~100 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 62 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst3\|pb_debounced  " "Info: Automatically promoted node debounce:inst3\|pb_debounced " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 7 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst3|pb_debounced } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_100Hz  " "Info: Automatically promoted node clk_div:inst\|clock_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst3\|pb_debounced " "Info: Destination node debounce:inst3\|pb_debounced" {  } { { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 7 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst3|pb_debounced } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 15 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Hz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_100Khz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_100Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100Khz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_10Khz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_10Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_10Khz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_1Khz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_1Khz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Khz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst\|clock_1Mhz_reg  " "Info: Automatically promoted node clk_div:inst\|clock_1Mhz_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_1Mhz_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY3_ACLR (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Info: Automatically promoted node KEY3_ACLR (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CLK_400HZ " "Info: Destination node LCD_Display:inst1\|CLK_400HZ" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 62 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[4\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[4\]" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 61 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[1\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[1\]" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 61 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[2\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[2\]" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 61 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[0\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[0\]" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 61 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CHAR_COUNT\[3\] " "Info: Destination node LCD_Display:inst1\|CHAR_COUNT\[3\]" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 61 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CHAR_COUNT[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display:inst1\|CLK_COUNT_400HZ\[3\]~312 " "Info: Destination node LCD_Display:inst1\|CLK_COUNT_400HZ\[3\]~312" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 60 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|CLK_COUNT_400HZ[3]~312 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { KEY3_ACLR } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY3_ACLR" } } } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 352 -136 32 368 "KEY3_ACLR" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3_ACLR } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.309 ns register register " "Info: Estimated most critical path is register to register delay of 3.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[6\] 1 REG LAB_X36_Y29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y29; Fanout = 3; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[6\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.420 ns) 0.814 ns LCD_Display:inst1\|Mux4~366 2 COMB LAB_X35_Y29 1 " "Info: 2: + IC(0.394 ns) + CELL(0.420 ns) = 0.814 ns; Loc. = LAB_X35_Y29; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Mux4~366'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] LCD_Display:inst1|Mux4~366 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 1.379 ns LCD_Display:inst1\|Mux4~367 3 COMB LAB_X35_Y29 4 " "Info: 3: + IC(0.415 ns) + CELL(0.150 ns) = 1.379 ns; Loc. = LAB_X35_Y29; Fanout = 4; COMB Node = 'LCD_Display:inst1\|Mux4~367'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst1|Mux4~366 LCD_Display:inst1|Mux4~367 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 1.944 ns LCD_Display:inst1\|Selector6~260 4 COMB LAB_X35_Y29 1 " "Info: 4: + IC(0.290 ns) + CELL(0.275 ns) = 1.944 ns; Loc. = LAB_X35_Y29; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Selector6~260'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst1|Mux4~367 LCD_Display:inst1|Selector6~260 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 2.509 ns LCD_Display:inst1\|Selector6~261 5 COMB LAB_X35_Y29 1 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 2.509 ns; Loc. = LAB_X35_Y29; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Selector6~261'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { LCD_Display:inst1|Selector6~260 LCD_Display:inst1|Selector6~261 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.398 ns) 3.225 ns LCD_Display:inst1\|Selector6~264 6 COMB LAB_X34_Y29 1 " "Info: 6: + IC(0.318 ns) + CELL(0.398 ns) = 3.225 ns; Loc. = LAB_X34_Y29; Fanout = 1; COMB Node = 'LCD_Display:inst1\|Selector6~264'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { LCD_Display:inst1|Selector6~261 LCD_Display:inst1|Selector6~264 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.309 ns LCD_Display:inst1\|DATA_BUS_VALUE\[3\] 7 REG LAB_X34_Y29 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.309 ns; Loc. = LAB_X34_Y29; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst1|Selector6~264 LCD_Display:inst1|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.477 ns ( 44.64 % ) " "Info: Total cell delay = 1.477 ns ( 44.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.832 ns ( 55.36 % ) " "Info: Total interconnect delay = 1.832 ns ( 55.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[6] LCD_Display:inst1|Mux4~366 LCD_Display:inst1|Mux4~367 LCD_Display:inst1|Selector6~260 LCD_Display:inst1|Selector6~261 LCD_Display:inst1|Selector6~264 LCD_Display:inst1|DATA_BUS_VALUE[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Info: Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Info: Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Info: Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Info: Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Info: Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Info: Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Info: Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Info: Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Info: Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "LCD_Display:inst1\|LCD_RW_INT " "Info: Following pins have the same output enable: LCD_Display:inst1\|LCD_RW_INT" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[6] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[6\]" } } } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 400 456 633 416 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[4] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[4\]" } } } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 400 456 633 416 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[2] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[2\]" } } } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 400 456 633 416 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[0] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[0\]" } } } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 400 456 633 416 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[7] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[7\]" } } } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 400 456 633 416 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[5] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[5\]" } } } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 400 456 633 416 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[3] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[3\]" } } } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 400 456 633 416 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DATA_BUS\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin DATA_BUS\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { DATA_BUS[1] } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_BUS\[1\]" } } } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 400 456 633 416 "DATA_BUS\[7..0\]" "" } } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:18:30 2014 " "Info: Processing ended: Fri Jan 24 19:18:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:18:32 2014 " "Info: Processing started: Fri Jan 24 19:18:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tutor3 -c tutor3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:18:36 2014 " "Info: Processing ended: Fri Jan 24 19:18:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:18:38 2014 " "Info: Processing started: Fri Jan 24 19:18:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_48Mhz " "Info: Assuming node \"CLK_48Mhz\" is an undefined clock" {  } { { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_48Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Mhz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Mhz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Mhz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_10Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_100Hz\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 15 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst3\|pb_debounced " "Info: Detected ripple clock \"debounce:inst3\|pb_debounced\" as buffer" {  } { { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 7 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst3\|pb_debounced" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:inst1\|CLK_400HZ " "Info: Detected ripple clock \"LCD_Display:inst1\|CLK_400HZ\" as buffer" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 62 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:inst1\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_48Mhz register clk_div:inst\|clock_100hz_int register clk_div:inst\|clock_100hz_reg 188.57 MHz 5.303 ns Internal " "Info: Clock \"CLK_48Mhz\" has Internal fmax of 188.57 MHz between source register \"clk_div:inst\|clock_100hz_int\" and destination register \"clk_div:inst\|clock_100hz_reg\" (period= 5.303 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.941 ns + Longest register register " "Info: + Longest register to register delay is 0.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:inst\|clock_100hz_int 1 REG LCFF_X17_Y23_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y23_N17; Fanout = 2; REG Node = 'clk_div:inst\|clock_100hz_int'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.149 ns) 0.857 ns clk_div:inst\|clock_100hz_reg~feeder 2 COMB LCCOMB_X19_Y23_N18 1 " "Info: 2: + IC(0.708 ns) + CELL(0.149 ns) = 0.857 ns; Loc. = LCCOMB_X19_Y23_N18; Fanout = 1; COMB Node = 'clk_div:inst\|clock_100hz_reg~feeder'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { clk_div:inst|clock_100hz_int clk_div:inst|clock_100hz_reg~feeder } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.941 ns clk_div:inst\|clock_100hz_reg 3 REG LCFF_X19_Y23_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.941 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 1; REG Node = 'clk_div:inst\|clock_100hz_reg'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_div:inst|clock_100hz_reg~feeder clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 24.76 % ) " "Info: Total cell delay = 0.233 ns ( 24.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.708 ns ( 75.24 % ) " "Info: Total interconnect delay = 0.708 ns ( 75.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { clk_div:inst|clock_100hz_int clk_div:inst|clock_100hz_reg~feeder clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.941 ns" { clk_div:inst|clock_100hz_int {} clk_div:inst|clock_100hz_reg~feeder {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.708ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.148 ns - Smallest " "Info: - Smallest clock skew is -4.148 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_48Mhz\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_48Mhz~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLK_48Mhz~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_48Mhz CLK_48Mhz~clkctrl } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns clk_div:inst\|clock_100hz_reg 3 REG LCFF_X19_Y23_N19 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 1; REG Node = 'clk_div:inst\|clock_100hz_reg'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { CLK_48Mhz~clkctrl clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK_48Mhz CLK_48Mhz~clkctrl clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} CLK_48Mhz~clkctrl {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz source 6.822 ns - Longest register " "Info: - Longest clock path from clock \"CLK_48Mhz\" to source register is 6.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.787 ns) 3.130 ns clk_div:inst\|clock_1Khz_reg 2 REG LCFF_X19_Y23_N3 1 " "Info: 2: + IC(1.344 ns) + CELL(0.787 ns) = 3.130 ns; Loc. = LCFF_X19_Y23_N3; Fanout = 1; REG Node = 'clk_div:inst\|clock_1Khz_reg'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { CLK_48Mhz clk_div:inst|clock_1Khz_reg } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.000 ns) 5.277 ns clk_div:inst\|clock_1Khz_reg~clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(2.147 ns) + CELL(0.000 ns) = 5.277 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'clk_div:inst\|clock_1Khz_reg~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg~clkctrl } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 6.822 ns clk_div:inst\|clock_100hz_int 4 REG LCFF_X17_Y23_N17 2 " "Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.822 ns; Loc. = LCFF_X17_Y23_N17; Fanout = 2; REG Node = 'clk_div:inst\|clock_100hz_int'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clk_div:inst|clock_1Khz_reg~clkctrl clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.05 % ) " "Info: Total cell delay = 2.323 ns ( 34.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.499 ns ( 65.95 % ) " "Info: Total interconnect delay = 4.499 ns ( 65.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { CLK_48Mhz clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg~clkctrl clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.822 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} clk_div:inst|clock_1Khz_reg {} clk_div:inst|clock_1Khz_reg~clkctrl {} clk_div:inst|clock_100hz_int {} } { 0.000ns 0.000ns 1.344ns 2.147ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK_48Mhz CLK_48Mhz~clkctrl clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} CLK_48Mhz~clkctrl {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { CLK_48Mhz clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg~clkctrl clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.822 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} clk_div:inst|clock_1Khz_reg {} clk_div:inst|clock_1Khz_reg~clkctrl {} clk_div:inst|clock_100hz_int {} } { 0.000ns 0.000ns 1.344ns 2.147ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { clk_div:inst|clock_100hz_int clk_div:inst|clock_100hz_reg~feeder clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.941 ns" { clk_div:inst|clock_100hz_int {} clk_div:inst|clock_100hz_reg~feeder {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.708ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK_48Mhz CLK_48Mhz~clkctrl clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} CLK_48Mhz~clkctrl {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { CLK_48Mhz clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg~clkctrl clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.822 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} clk_div:inst|clock_1Khz_reg {} clk_div:inst|clock_1Khz_reg~clkctrl {} clk_div:inst|clock_100hz_int {} } { 0.000ns 0.000ns 1.344ns 2.147ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] KEY3_ACLR CLK_48Mhz 6.214 ns register " "Info: tsu for register \"LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]\" (data pin = \"KEY3_ACLR\", clock pin = \"CLK_48Mhz\") is 6.214 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.931 ns + Longest pin register " "Info: + Longest pin to register delay is 8.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY3_ACLR 1 PIN PIN_W26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY3_ACLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3_ACLR } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 352 -136 32 368 "KEY3_ACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.452 ns) + CELL(0.438 ns) 7.752 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[3\]~312 2 COMB LCCOMB_X2_Y17_N22 20 " "Info: 2: + IC(6.452 ns) + CELL(0.438 ns) = 7.752 ns; Loc. = LCCOMB_X2_Y17_N22; Fanout = 20; COMB Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[3\]~312'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.890 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[3]~312 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.510 ns) 8.931 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X2_Y18_N31 3 " "Info: 3: + IC(0.669 ns) + CELL(0.510 ns) = 8.931 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { LCD_Display:inst1|CLK_COUNT_400HZ[3]~312 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 20.27 % ) " "Info: Total cell delay = 1.810 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.121 ns ( 79.73 % ) " "Info: Total interconnect delay = 7.121 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[3]~312 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[3]~312 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.452ns 0.669ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_48Mhz\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_48Mhz~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLK_48Mhz~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_48Mhz CLK_48Mhz~clkctrl } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X2_Y18_N31 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK_48Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK_48Mhz CLK_48Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} CLK_48Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[3]~312 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[3]~312 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.452ns 0.669ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK_48Mhz CLK_48Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} CLK_48Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_48Mhz DATA_BUS\[6\] LCD_Display:inst1\|DATA_BUS_VALUE\[6\] 13.976 ns register " "Info: tco from clock \"CLK_48Mhz\" to destination pin \"DATA_BUS\[6\]\" through register \"LCD_Display:inst1\|DATA_BUS_VALUE\[6\]\" is 13.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz source 7.552 ns + Longest register " "Info: + Longest clock path from clock \"CLK_48Mhz\" to source register is 7.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X1_Y18_N25 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N25; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.904 ns) + CELL(0.000 ns) 6.021 ns LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 39 " "Info: 3: + IC(3.904 ns) + CELL(0.000 ns) = 6.021 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.904 ns" { LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 7.552 ns LCD_Display:inst1\|DATA_BUS_VALUE\[6\] 4 REG LCFF_X35_Y29_N17 2 " "Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 7.552 ns; Loc. = LCFF_X35_Y29_N17; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[6\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.76 % ) " "Info: Total cell delay = 2.323 ns ( 30.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.229 ns ( 69.24 % ) " "Info: Total interconnect delay = 5.229 ns ( 69.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.552 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.552 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[6] {} } { 0.000ns 0.000ns 0.331ns 3.904ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.174 ns + Longest register pin " "Info: + Longest register to pin delay is 6.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst1\|DATA_BUS_VALUE\[6\] 1 REG LCFF_X35_Y29_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y29_N17; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[6\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.522 ns) + CELL(2.652 ns) 6.174 ns DATA_BUS\[6\] 2 PIN PIN_H4 0 " "Info: 2: + IC(3.522 ns) + CELL(2.652 ns) = 6.174 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = 'DATA_BUS\[6\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { LCD_Display:inst1|DATA_BUS_VALUE[6] DATA_BUS[6] } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 400 456 633 416 "DATA_BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 42.95 % ) " "Info: Total cell delay = 2.652 ns ( 42.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.522 ns ( 57.05 % ) " "Info: Total interconnect delay = 3.522 ns ( 57.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { LCD_Display:inst1|DATA_BUS_VALUE[6] DATA_BUS[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.174 ns" { LCD_Display:inst1|DATA_BUS_VALUE[6] {} DATA_BUS[6] {} } { 0.000ns 3.522ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.552 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.552 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[6] {} } { 0.000ns 0.000ns 0.331ns 3.904ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { LCD_Display:inst1|DATA_BUS_VALUE[6] DATA_BUS[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.174 ns" { LCD_Display:inst1|DATA_BUS_VALUE[6] {} DATA_BUS[6] {} } { 0.000ns 3.522ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "debounce:inst3\|SHIFT_PB\[3\] SW0_PULSE CLK_48Mhz 5.390 ns register " "Info: th for register \"debounce:inst3\|SHIFT_PB\[3\]\" (data pin = \"SW0_PULSE\", clock pin = \"CLK_48Mhz\") is 5.390 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz destination 6.836 ns + Longest register " "Info: + Longest clock path from clock \"CLK_48Mhz\" to destination register is 6.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.787 ns) 3.130 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X19_Y23_N25 2 " "Info: 2: + IC(1.344 ns) + CELL(0.787 ns) = 3.130 ns; Loc. = LCFF_X19_Y23_N25; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { CLK_48Mhz clk_div:inst|clock_100Hz } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.000 ns) 5.276 ns clk_div:inst\|clock_100Hz~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(2.146 ns) + CELL(0.000 ns) = 5.276 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'clk_div:inst\|clock_100Hz~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 6.836 ns debounce:inst3\|SHIFT_PB\[3\] 4 REG LCFF_X64_Y19_N1 2 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 6.836 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'debounce:inst3\|SHIFT_PB\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_div:inst|clock_100Hz~clkctrl debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.98 % ) " "Info: Total cell delay = 2.323 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.513 ns ( 66.02 % ) " "Info: Total interconnect delay = 4.513 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { CLK_48Mhz clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} clk_div:inst|clock_100Hz {} clk_div:inst|clock_100Hz~clkctrl {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 1.344ns 2.146ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.712 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW0_PULSE 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'SW0_PULSE'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0_PULSE } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 32 -144 24 48 "SW0_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.275 ns) 1.628 ns debounce:inst3\|SHIFT_PB\[3\]~8 2 COMB LCCOMB_X64_Y19_N0 1 " "Info: 2: + IC(0.354 ns) + CELL(0.275 ns) = 1.628 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'debounce:inst3\|SHIFT_PB\[3\]~8'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { SW0_PULSE debounce:inst3|SHIFT_PB[3]~8 } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.712 ns debounce:inst3\|SHIFT_PB\[3\] 3 REG LCFF_X64_Y19_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.712 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'debounce:inst3\|SHIFT_PB\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { debounce:inst3|SHIFT_PB[3]~8 debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.358 ns ( 79.32 % ) " "Info: Total cell delay = 1.358 ns ( 79.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.354 ns ( 20.68 % ) " "Info: Total interconnect delay = 0.354 ns ( 20.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { SW0_PULSE debounce:inst3|SHIFT_PB[3]~8 debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.712 ns" { SW0_PULSE {} SW0_PULSE~combout {} debounce:inst3|SHIFT_PB[3]~8 {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 0.354ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { CLK_48Mhz clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} clk_div:inst|clock_100Hz {} clk_div:inst|clock_100Hz~clkctrl {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 1.344ns 2.146ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { SW0_PULSE debounce:inst3|SHIFT_PB[3]~8 debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.712 ns" { SW0_PULSE {} SW0_PULSE~combout {} debounce:inst3|SHIFT_PB[3]~8 {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 0.354ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:18:40 2014 " "Info: Processing ended: Fri Jan 24 19:18:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
