[23:45:37.62] /o 
              /c                          PrimeWave Design Environment 
              /c 
              /c                Version W-2024.09-SP1-2 for linux64 - Jan 15, 2025
              /c              Based on Custom Infrastructure
              /c Version W-2024.09-SP1-2
              /c 
              /c                     Copyright (c) 2004 - 2025 Synopsys, Inc.
              /c    This software and the associated documentation are proprietary to Synopsys,
              /c  Inc. This software may only be used in accordance with the terms and conditions
              /c  of a written license agreement with Synopsys, Inc. All other use, reproduction,
              /c    or distribution of this software is strictly prohibited.  Licensed Products
              /c      communicate with Synopsys servers for the purpose of providing software
              /c     updates, detecting software piracy and verifying that customers are using
              /c     Licensed Products in conformity with the applicable License Key for such
              /c   Licensed Products. Synopsys will use information gathered in connection with
              /c     this process to deliver software updates and pursue software pirates and
              /c                                    infringers.
              /c 
              /c  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
              /c             Inclusivity and Diversity" (Refer to article 000036315 at
              /c                         https://solvnetplus.synopsys.com)
              /c 
              /c Build  (OPT) Config 11252589 compiled on Wed Jan 15 11:01:36 2025 for AlmaLinux 8.4
              /c Invocation: /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/linux64/platform/bin/custom_shell -application primewave -gui 0 -uniqueString 424077b79e1069ee38309584560f0273f03d3135d99f0755c1cb7792ad94754251ce2fdbd581031bdfcf52b231665276 -python 0 -command "source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.write_logic.schematic.session0/sim_server_init.tcl" -log /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/primewave_session0_sim_server_job1 -libDefFile /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/lib.defs
              /c Execution time: Tue Mar 25 23:45:32 2025
              /c Host: hydra11.ece.ncsu.edu
              /c Working directory: /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project
              /c 
[23:45:45.93] /m Information: Registering ICV PERC package...
[23:45:46.11] /w Warning: In file /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/lib.defs: Unable to open library proj_common at path /mnt/coe/workspace/ece/ece546-common/proj_common : No access permission. (DATA_MANAGEMENT-014)
[23:45:46.57] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[23:45:46.65] /o 
[23:45:46.70] /i source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.write_logic.schematic.session0/sim_server_init.tcl
[23:45:47.76] /o SimServer socket started on hydra11.ece.ncsu.edu:40501
[23:45:48.05] /m Information: Launching Waveform Viewer "cd /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.write_logic.schematic.session0/logs &&  /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/../linux64/swv/bin/swv  -bg_gui -k -cdesigner -ptype wv -spxkey /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/waveform/sae.spxkey -spxrc /tmp/tmp_sae_spxrc_4ETtcw -unique_string 424077b79e1069ee48e962f503db728ff03d3135d99f0755c1cb7792ad94754215911dea03ed9e14ca768c82caa6c5b9d3162e2bb66a5bb9 -lic_type 2   -parent_cc_pid 979582  > /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.write_logic.schematic.session0/logs/viewer.log 2>&1"
[23:45:48.14] /o ==== Received Msg ====
              /c len=209 sourceSoc=sock43df24d0 msgIndex=1 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.write_logic.schematic.session0/task0/sim_script0.tcl 0 saeSession0 1 overwrite
[23:45:48.14] /o 
[23:45:49.25] /w Warning: In file /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/lib.defs: Unable to open library proj_common at path /mnt/coe/workspace/ece/ece546-common/proj_common : No access permission. (DATA_MANAGEMENT-014)
[23:45:50.30] /m Information: "Starting incremental netlisting for design "group8/write_logic/schematic"..." (NETLISTING-010)
[23:45:50.37] /o Loading: Callback files...
[23:45:50.39] /o Loading: scripts/callbacks/callbacks.tcl
[23:45:50.39] /o 
              /c [INFO] : Loading display.drf from /mnt/designkits/ncsu/FreePDK3/syncust/NCSU_TechLib_FreePDK3
              /c 
              /c  if you wish to Load other display.drf, please set shell environment valiable "iPDK_load_display_NCSU_TechLib_FreePDK3" to value = 0
[23:45:50.39] /o 
[23:45:50.44] /w Warning: Could not set the value of preference xtDRCTool because it does not exist. (PREFERENCE-016)
[23:45:50.45] /w Warning: Could not set the value of preference xtDRCICVRunsetFile because it does not exist. (PREFERENCE-016)
[23:45:50.45] /w Warning: Could not set the value of preference xtDRCICVIncludePaths because it does not exist. (PREFERENCE-016)
[23:45:50.45] /w Warning: Could not set the value of preference xtDRCLayDBFormat because it does not exist. (PREFERENCE-016)
[23:45:50.45] /w Warning: Could not set the value of preference xtLVSTool because it does not exist. (PREFERENCE-016)
[23:45:50.45] /w Warning: Could not set the value of preference xtLVSICVRunsetFile because it does not exist. (PREFERENCE-016)
[23:45:50.45] /w Warning: Could not set the value of preference xtLVSICVIncludePaths because it does not exist. (PREFERENCE-016)
[23:45:50.45] /w Warning: Could not set the value of preference xtLVSLayDBFormat because it does not exist. (PREFERENCE-016)
[23:45:50.45] /w Warning: Could not set the value of preference xtLPELVSTool because it does not exist. (PREFERENCE-016)
[23:45:50.45] /w Warning: Could not set the value of preference xtLPETool because it does not exist. (PREFERENCE-016)
[23:45:50.45] /w Warning: Could not set the value of preference xtLPEOpenParasiticView because it does not exist. (PREFERENCE-016)
[23:45:50.45] /w Warning: Could not set the value of preference xtStarTcadGrdFile because it does not exist. (PREFERENCE-016)
[23:45:50.45] /w Warning: Could not set the value of preference xtLPEStarOADeviceMappingFile because it does not exist. (PREFERENCE-016)
[23:45:50.45] /w Warning: Could not set the value of preference xtStarOALayerMappingFile because it does not exist. (PREFERENCE-016)
[23:45:50.45] /o 	#######################################
[23:45:50.45] /o 	CC-PDK Library Name	: FreePDK3
[23:45:50.45] /o 	#######################################
[23:45:50.45] /o 
[23:45:50.49] /o Netlisting
[23:45:50.49] /o Creating output directories
[23:45:50.81] /o No Design Integrity rule violations found in "group8/write_logic/schematic"
[23:45:50.81] /o Scanning: group8/write_logic/schematic
[23:45:50.95] /o Scanning: FreePDK3_examples/inverter/schematic
[23:45:51.11] /o Computing terminal lists
[23:45:51.11] /o Processing terminals of module FreePDK3_examples/inverter/schematic
[23:45:51.12] /o Processing terminals of module group8/write_logic/schematic
[23:45:51.12] /o Starting netlisting
[23:45:51.28] /o Formatting group8/write_logic/schematic
[23:45:51.31] /m Information: "group8 write_logic schematic" renetlisted. (NETLISTING-056)
[23:45:51.41] /m Information: "Netlisting design "group8/write_logic/schematic" finished successfully." (NETLISTING-012)
[23:45:51.48] /# Composing simulator input file for design "group8/write_logic/schematic"...
[23:45:52.40] /# Simulator input file composed successfully for design "group8/write_logic/schematic"
[23:45:52.53] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,write_logic,schematic/history_1/simulation/default/PrimeSimHSPICE/nominal/results/outputs.tcl for AVA evaluation.
[23:45:53.71] /o 
[23:45:54.75] /o                                          Composing Nominal                                         
[23:45:55.09] /o                             Launching jobs for testbench default started                            
[23:45:55.10] /# Starting PrimeSimHSPICE simulation for design: group8/write_logic/schematic
[23:45:55.17] /o                             Creating jobs for testbench default (0 / 1)                            
[23:45:55.23] /o                                Launching 1 jobs for testbench default                               
[23:45:55.57] /o                            Launching jobs for testbench default finished                           
[23:45:56.07] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[23:45:58.03] /m Information: Job distribution master (saeSession0,default.Simulation_Simulation session:session0 testbench:default) : up to 1 job running workers.
[23:46:27.94] /# Simulation completed successfully for design: group8/write_logic/schematic  (PW-651)
[23:46:28.02] /# Netlisting and simulation completed for testbench: default in 39s
[23:46:28.03] /# Evaluating and plotting outputs...
[23:46:32.33] /m Information: Jobs distribution master quit! (PW_GUI-822)
[23:46:33.29] /# Evaluating and plotting completed for testbench: default in 5s
[23:46:33.40] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[23:48:17.51] /o ==== Received Msg ====
              /c len=209 sourceSoc=sock4358bef0 msgIndex=2 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.write_logic.schematic.session0/task1/sim_script1.tcl 1 saeSession0 1 overwrite
[23:48:17.51] /o 
[23:48:17.61] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[23:48:17.64] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[23:48:18.61] /w Warning: In file /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/lib.defs: Unable to open library proj_common at path /mnt/coe/workspace/ece/ece546-common/proj_common : No access permission. (DATA_MANAGEMENT-014)
[23:48:19.72] /m Information: "Starting incremental netlisting for design "group8/write_logic/schematic"..." (NETLISTING-010)
[23:48:19.77] /o Netlisting
[23:48:19.77] /o Creating output directories
[23:48:19.91] /o No Design Integrity rule violations found in "group8/write_logic/schematic"
[23:48:19.91] /o Scanning: group8/write_logic/schematic
[23:48:19.99] /o Scanning: group8/inv/schematic
[23:48:20.13] /o Computing terminal lists
[23:48:20.13] /o Processing terminals of module group8/inv/schematic
[23:48:20.14] /o Processing terminals of module group8/write_logic/schematic
[23:48:20.14] /o Starting netlisting
[23:48:20.23] /o Formatting group8/inv/schematic
[23:48:20.24] /m Information: "group8 inv schematic" renetlisted. (NETLISTING-056)
[23:48:20.29] /o Formatting group8/write_logic/schematic
[23:48:20.32] /m Information: "group8 write_logic schematic" renetlisted. (NETLISTING-056)
[23:48:20.41] /m Information: "Netlisting design "group8/write_logic/schematic" finished successfully." (NETLISTING-012)
[23:48:20.46] /# Composing simulator input file for design "group8/write_logic/schematic"...
[23:48:21.34] /# Simulator input file composed successfully for design "group8/write_logic/schematic"
[23:48:21.46] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,write_logic,schematic/history_1/simulation/default/PrimeSimHSPICE/nominal/results/outputs.tcl for AVA evaluation.
[23:48:22.58] /o 
[23:48:23.52] /o                                          Composing Nominal                                         
[23:48:23.83] /o                             Launching jobs for testbench default started                            
[23:48:23.85] /# Starting PrimeSimHSPICE simulation for design: group8/write_logic/schematic
[23:48:23.91] /o                             Creating jobs for testbench default (0 / 1)                            
[23:48:23.97] /o                                Launching 1 jobs for testbench default                               
[23:48:24.28] /o                            Launching jobs for testbench default finished                           
[23:48:24.29] /o 
[23:48:24.53] /m Information: 1 of 2 testbench(es) done. (PW_GUI-714)
[23:48:27.07] /m Information: Job distribution master (saeSession0,default.Simulation_Simulation session:session1 testbench:default) : up to 1 job running workers.
[23:48:57.33] /# Simulation completed successfully for design: group8/write_logic/schematic  (PW-651)
[23:48:57.42] /# Netlisting and simulation completed for testbench: default in 39s
[23:48:57.43] /# Evaluating and plotting outputs...
[23:49:00.51] /m Information: Jobs distribution master quit! (PW_GUI-822)
[23:49:01.14] /# Evaluating and plotting completed for testbench: default in 4s
[23:49:01.24] /m Information: 2 of 2 testbench(es) done. (PW_GUI-714)
[23:50:31.50] /o ==== Received Msg ====
              /c len=209 sourceSoc=sock4948ecc0 msgIndex=3 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.write_logic.schematic.session0/task2/sim_script2.tcl 2 saeSession0 1 overwrite
[23:50:31.50] /o 
[23:50:31.60] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[23:50:31.63] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[23:50:32.58] /w Warning: In file /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/lib.defs: Unable to open library proj_common at path /mnt/coe/workspace/ece/ece546-common/proj_common : No access permission. (DATA_MANAGEMENT-014)
[23:50:33.63] /m Information: "Starting incremental netlisting for design "group8/write_logic/schematic"..." (NETLISTING-010)
[23:50:33.68] /o Netlisting
[23:50:33.68] /o Creating output directories
[23:50:33.82] /o No Design Integrity rule violations found in "group8/write_logic/schematic"
[23:50:33.82] /o Scanning: group8/write_logic/schematic
[23:50:33.88] /o Scanning: group8/inv/schematic
[23:50:34.01] /o Computing terminal lists
[23:50:34.01] /o Processing terminals of module group8/inv/schematic
[23:50:34.02] /o Processing terminals of module group8/write_logic/schematic
[23:50:34.03] /o Starting netlisting
[23:50:34.15] /o Formatting group8/write_logic/schematic
[23:50:34.18] /m Information: "group8 write_logic schematic" renetlisted. (NETLISTING-056)
[23:50:34.26] /m Information: "Netlisting design "group8/write_logic/schematic" finished successfully." (NETLISTING-012)
[23:50:34.32] /# Composing simulator input file for design "group8/write_logic/schematic"...
[23:50:35.17] /# Simulator input file composed successfully for design "group8/write_logic/schematic"
[23:50:35.28] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,write_logic,schematic/history_1/simulation/default/PrimeSimHSPICE/nominal/results/outputs.tcl for AVA evaluation.
[23:50:36.38] /o 
[23:50:37.31] /o                                          Composing Nominal                                         
[23:50:37.61] /o                             Launching jobs for testbench default started                            
[23:50:37.63] /# Starting PrimeSimHSPICE simulation for design: group8/write_logic/schematic
[23:50:37.69] /o                             Creating jobs for testbench default (0 / 1)                            
[23:50:37.75] /o                                Launching 1 jobs for testbench default                               
[23:50:38.32] /o                            Launching jobs for testbench default finished                           
[23:50:38.33] /o 
[23:50:38.34] /o ==== Received Msg ====
              /c len=8 sourceSoc=sock4948ecc0 msgIndex=3 rawMsg=idleExit
[23:50:38.34] /o 
[23:50:38.56] /m Information: 2 of 3 testbench(es) done. (PW_GUI-714)
[23:50:41.03] /m Information: Job distribution master (saeSession0,default.Simulation_Simulation session:session2 testbench:default) : up to 1 job running workers.
[23:51:11.04] /# Simulation completed successfully for design: group8/write_logic/schematic  (PW-651)
[23:51:11.12] /# Netlisting and simulation completed for testbench: default in 39s
[23:51:11.13] /# Evaluating and plotting outputs...
[23:51:15.22] /m Information: Jobs distribution master quit! (PW_GUI-822)
[23:51:15.91] /# Evaluating and plotting completed for testbench: default in 4s
[23:51:15.99] /m Information: 3 of 3 testbench(es) done. (PW_GUI-714)
[23:51:16.00] /m Information: Exiting simulation server process. (PW_GUI-984)
[23:51:19.23] /o Shutdown time: Tue Mar 25 23:51:19 2025
[23:51:19.23] /o Elapsed session real time: 5.76 minutes
[23:51:19.23] /o Session terminated. Log is at /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/logs/primewave.hrajesh.2025_3_25_234532_979582.log
