[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"src"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ChiselTop|ChiselTop>io_uo_out",
    "sources":[
      "~ChiselTop|ChiselTop>io_ui_in",
      "~ChiselTop|ChiselTop>io_uio_in"
    ]
  }
]