;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	SPL 700, <722
	SPL 700, <722
	SPL 700, <722
	ADD @-30, -69
	JMN 12, #10
	JMN 12, #10
	SUB @121, 106
	JMP 0, <792
	SUB @3, 6
	SUB @3, 6
	JMP <-127, 100
	SPL 0, <792
	SUB #12, @200
	JMP @12, #200
	ADD #270, <1
	ADD 3, 220
	SPL 0, <6
	SUB @127, 106
	ADD 30, 9
	JMN @5, <792
	SPL 0, <2
	SLT #-30, 9
	SUB 3, 920
	MOV -1, <-20
	SUB @121, 106
	SUB @0, -79
	MOV -1, <-20
	MOV -1, <-20
	SUB @3, 6
	SUB @0, -79
	SUB 3, 220
	ADD 210, 30
	MOV -7, <-20
	SLT 12, @10
	SLT @93, 6
	DJN 300, <792
	SLT 12, @10
	MOV 0, 795
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	ADD #-30, 9
	MOV -1, <-20
	ADD 210, 30
	ADD #270, <1
	DJN -1, @-20
	DJN -1, @-20
