16:01:16 INFO  : Registering command handlers for SDK TCF services
16:01:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\temp_xsdb_launch_script.tcl
16:01:19 INFO  : XSCT server has started successfully.
16:01:19 INFO  : Successfully done setting XSCT server connection channel  
16:01:21 INFO  : Successfully done setting SDK workspace  
16:02:13 INFO  : Project 'system_wrapper_hw_platform_0' created. You can now create BSPs and application projects targeting this hardware platform.
16:02:44 ERROR : Failed to closesw "C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest_bsp/system.mss"
Reason: Cannot close sw design 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest_bsp/system.mss'.
Design is not opened in the current session.


16:04:41 INFO  : No changes in MSS file content so not generating sources.
16:05:51 INFO  : Project 'system_wrapper_hw_platform_0' created. You can now create BSPs and application projects targeting this hardware platform.
16:06:46 INFO  : Refreshed build settings on project zycapTest
16:07:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:21 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/bitstreams/config2/config2.bit"
16:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:45 INFO  : 'fpga -state' command is executed.
16:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:45 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
16:07:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:47 INFO  : 'jtag frequency' command is executed.
16:07:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:47 INFO  : Context for 'APU' is selected.
16:07:47 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:07:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:47 INFO  : Context for 'APU' is selected.
16:07:48 INFO  : 'stop' command is executed.
16:07:55 INFO  : 'ps7_init' command is executed.
16:07:55 INFO  : 'ps7_post_config' command is executed.
16:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:58 ERROR : Memory write error at 0x100000. AP transaction timeout
16:07:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
----------------End of Script----------------

16:08:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:08:30 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/bitstreams/config2/config2.bit"
16:08:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:08:38 INFO  : 'fpga -state' command is executed.
16:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:38 WARN  : SDK version '2017.4' doesn't match hw_server version '2020.1'. Some debug features may not work.
16:08:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:08:39 INFO  : 'jtag frequency' command is executed.
16:08:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:39 INFO  : Context for 'APU' is selected.
16:08:39 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:39 INFO  : Context for 'APU' is selected.
16:08:39 INFO  : 'stop' command is executed.
16:08:40 INFO  : 'ps7_init' command is executed.
16:08:40 INFO  : 'ps7_post_config' command is executed.
16:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:40 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/imageProcessingVideoDisplay.sdk/zycapTest/Debug/zycapTest.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:40 INFO  : Memory regions updated for context APU
16:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:40 INFO  : 'con' command is executed.
16:08:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:08:40 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\PRwithZycap\imageProcessingVideoDisplay.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zycaptest.elf_on_local.tcl'
16:09:54 INFO  : Disconnected from the channel tcfchan#1.
