ARM GAS  /tmp/ccQaTrvH.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32e10x_dbg.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.dbg_id_get,"ax",%progbits
  18              		.align	1
  19              		.global	dbg_id_get
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	dbg_id_get:
  27              	.LFB116:
  28              		.file 1 "../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c"
   1:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** /*!
   2:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \file    gd32e10x_dbg.c
   3:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \brief   DBG driver
   4:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     
   5:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \version 2017-12-26, V1.0.0, firmware for GD32E10x
   6:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** */
   7:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
   8:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** /*
   9:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     Copyright (c) 2017, GigaDevice Semiconductor Inc.
  10:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
  11:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     All rights reserved.
  12:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
  13:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     Redistribution and use in source and binary forms, with or without modification, 
  14:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** are permitted provided that the following conditions are met:
  15:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
  16:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  17:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****        list of conditions and the following disclaimer.
  18:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  19:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****        this list of conditions and the following disclaimer in the documentation 
  20:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****        and/or other materials provided with the distribution.
  21:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  22:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****        may be used to endorse or promote products derived from this software without 
  23:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****        specific prior written permission.
  24:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
  25:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  26:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  27:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  28:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  29:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  30:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
ARM GAS  /tmp/ccQaTrvH.s 			page 2


  31:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  32:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  33:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  34:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** OF SUCH DAMAGE.
  35:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** */
  36:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
  37:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** #include "gd32e10x_dbg.h"
  38:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
  39:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** /*!
  40:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \brief      read DBG_ID code register
  41:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[in]  none
  42:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[out] none
  43:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \retval     DBG_ID code
  44:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** */
  45:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** uint32_t dbg_id_get(void)
  46:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** {
  29              		.loc 1 46 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  47:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     return DBG_ID;
  34              		.loc 1 47 5 view .LVU1
  35              		.loc 1 47 12 is_stmt 0 view .LVU2
  36 0000 014B     		ldr	r3, .L2
  37 0002 1868     		ldr	r0, [r3]
  48:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** }
  38              		.loc 1 48 1 view .LVU3
  39 0004 7047     		bx	lr
  40              	.L3:
  41 0006 00BF     		.align	2
  42              	.L2:
  43 0008 002004E0 		.word	-536600576
  44              		.cfi_endproc
  45              	.LFE116:
  47              		.section	.text.dbg_low_power_enable,"ax",%progbits
  48              		.align	1
  49              		.global	dbg_low_power_enable
  50              		.syntax unified
  51              		.thumb
  52              		.thumb_func
  53              		.fpu fpv4-sp-d16
  55              	dbg_low_power_enable:
  56              	.LVL0:
  57              	.LFB117:
  49:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
  50:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** /*!
  51:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \brief      enable low power behavior when the mcu is in debug mode
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[in]  dbg_low_power:
  53:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****                 one or more parameters can be selected which are shown as below:
  54:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_LOW_POWER_SLEEP: keep debugger connection during sleep mode
  55:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_LOW_POWER_DEEPSLEEP: keep debugger connection during deepsleep mode
  56:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_LOW_POWER_STANDBY: keep debugger connection during standby mode
  57:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[out] none
  58:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \retval     none
  59:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** */
  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** void dbg_low_power_enable(uint32_t dbg_low_power)
ARM GAS  /tmp/ccQaTrvH.s 			page 3


  61:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** {
  58              		.loc 1 61 1 is_stmt 1 view -0
  59              		.cfi_startproc
  60              		@ args = 0, pretend = 0, frame = 0
  61              		@ frame_needed = 0, uses_anonymous_args = 0
  62              		@ link register save eliminated.
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     DBG_CTL |= dbg_low_power;
  63              		.loc 1 62 5 view .LVU5
  64              		.loc 1 62 13 is_stmt 0 view .LVU6
  65 0000 024A     		ldr	r2, .L5
  66 0002 5368     		ldr	r3, [r2, #4]
  67 0004 0343     		orrs	r3, r3, r0
  68 0006 5360     		str	r3, [r2, #4]
  63:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** }
  69              		.loc 1 63 1 view .LVU7
  70 0008 7047     		bx	lr
  71              	.L6:
  72 000a 00BF     		.align	2
  73              	.L5:
  74 000c 002004E0 		.word	-536600576
  75              		.cfi_endproc
  76              	.LFE117:
  78              		.section	.text.dbg_low_power_disable,"ax",%progbits
  79              		.align	1
  80              		.global	dbg_low_power_disable
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  84              		.fpu fpv4-sp-d16
  86              	dbg_low_power_disable:
  87              	.LVL1:
  88              	.LFB118:
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** /*!
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \brief      disable low power behavior when the mcu is in debug mode
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[in]  dbg_low_power:
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****                 one or more parameters can be selected which are shown as below:
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_LOW_POWER_SLEEP: donot keep debugger connection during sleep mode
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_LOW_POWER_DEEPSLEEP: donot keep debugger connection during deepsleep mode
  71:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_LOW_POWER_STANDBY: donot keep debugger connection during standby mode
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[out] none
  73:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \retval     none
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** */
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** void dbg_low_power_disable(uint32_t dbg_low_power)
  76:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** {
  89              		.loc 1 76 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     DBG_CTL &= ~dbg_low_power;
  94              		.loc 1 77 5 view .LVU9
  95              		.loc 1 77 13 is_stmt 0 view .LVU10
  96 0000 024A     		ldr	r2, .L8
  97 0002 5368     		ldr	r3, [r2, #4]
  98 0004 23EA0003 		bic	r3, r3, r0
  99 0008 5360     		str	r3, [r2, #4]
ARM GAS  /tmp/ccQaTrvH.s 			page 4


  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** }
 100              		.loc 1 78 1 view .LVU11
 101 000a 7047     		bx	lr
 102              	.L9:
 103              		.align	2
 104              	.L8:
 105 000c 002004E0 		.word	-536600576
 106              		.cfi_endproc
 107              	.LFE118:
 109              		.section	.text.dbg_periph_enable,"ax",%progbits
 110              		.align	1
 111              		.global	dbg_periph_enable
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 115              		.fpu fpv4-sp-d16
 117              	dbg_periph_enable:
 118              	.LVL2:
 119              	.LFB119:
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** /*!
  81:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \brief      enable peripheral behavior when the mcu is in debug mode
  82:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[in]  dbg_periph: refer to dbg_periph_enum
  83:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****                 one or more parameters can be selected which are shown as below:
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_FWDGT_HOLD : debug FWDGT kept when core is halted
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_WWDGT_HOLD : debug WWDGT kept when core is halted
  86:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_CANx_HOLD (x=0,1,CAN1 is only available for CL series): hold CANx counter whe
  87:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_I2Cx_HOLD (x=0,1): hold I2Cx smbus when core is halted
  88:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_TIMERx_HOLD (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available f
  89:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[out] none
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \retval     none
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** */
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** void dbg_periph_enable(dbg_periph_enum dbg_periph)
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** {
 120              		.loc 1 93 1 is_stmt 1 view -0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124              		@ link register save eliminated.
  94:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     DBG_CTL |= (uint32_t)dbg_periph;
 125              		.loc 1 94 5 view .LVU13
 126              		.loc 1 94 13 is_stmt 0 view .LVU14
 127 0000 024A     		ldr	r2, .L11
 128 0002 5368     		ldr	r3, [r2, #4]
 129 0004 0343     		orrs	r3, r3, r0
 130 0006 5360     		str	r3, [r2, #4]
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** }
 131              		.loc 1 95 1 view .LVU15
 132 0008 7047     		bx	lr
 133              	.L12:
 134 000a 00BF     		.align	2
 135              	.L11:
 136 000c 002004E0 		.word	-536600576
 137              		.cfi_endproc
 138              	.LFE119:
 140              		.section	.text.dbg_periph_disable,"ax",%progbits
 141              		.align	1
ARM GAS  /tmp/ccQaTrvH.s 			page 5


 142              		.global	dbg_periph_disable
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu fpv4-sp-d16
 148              	dbg_periph_disable:
 149              	.LVL3:
 150              	.LFB120:
  96:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
  97:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** /*!
  98:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \brief      disable peripheral behavior when the mcu is in debug mode
  99:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[in]  dbg_periph: refer to dbg_periph_enum
 100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****                 one or more parameters can be selected which are shown as below:
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_FWDGT_HOLD : debug FWDGT kept when core is halted
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_WWDGT_HOLD : debug WWDGT kept when core is halted
 103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_CANx_HOLD (x=0,1,CAN1 is only available for CL series): hold CAN0 counter whe
 104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_I2Cx_HOLD (x=0,1): hold I2Cx smbus when core is halted
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        DBG_TIMERx_HOLD (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13): hold TIMERx counter when cor
 106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[out] none
 107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \retval     none
 108:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** */
 109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** void dbg_periph_disable(dbg_periph_enum dbg_periph)
 110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** {
 151              		.loc 1 110 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		@ link register save eliminated.
 111:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     DBG_CTL &= ~(uint32_t)dbg_periph;
 156              		.loc 1 111 5 view .LVU17
 157              		.loc 1 111 13 is_stmt 0 view .LVU18
 158 0000 024A     		ldr	r2, .L14
 159 0002 5368     		ldr	r3, [r2, #4]
 160 0004 23EA0003 		bic	r3, r3, r0
 161 0008 5360     		str	r3, [r2, #4]
 112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** }
 162              		.loc 1 112 1 view .LVU19
 163 000a 7047     		bx	lr
 164              	.L15:
 165              		.align	2
 166              	.L14:
 167 000c 002004E0 		.word	-536600576
 168              		.cfi_endproc
 169              	.LFE120:
 171              		.section	.text.dbg_trace_pin_enable,"ax",%progbits
 172              		.align	1
 173              		.global	dbg_trace_pin_enable
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 177              		.fpu fpv4-sp-d16
 179              	dbg_trace_pin_enable:
 180              	.LFB121:
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** /*!
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \brief      enable trace pin assignment
 116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[in]  none
ARM GAS  /tmp/ccQaTrvH.s 			page 6


 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[out] none
 118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \retval     none
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** */
 120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** void dbg_trace_pin_enable(void)
 121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** {
 181              		.loc 1 121 1 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		@ link register save eliminated.
 122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     DBG_CTL |= DBG_CTL_TRACE_IOEN;
 186              		.loc 1 122 5 view .LVU21
 187              		.loc 1 122 13 is_stmt 0 view .LVU22
 188 0000 024A     		ldr	r2, .L17
 189 0002 5368     		ldr	r3, [r2, #4]
 190 0004 43F02003 		orr	r3, r3, #32
 191 0008 5360     		str	r3, [r2, #4]
 123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** }
 192              		.loc 1 123 1 view .LVU23
 193 000a 7047     		bx	lr
 194              	.L18:
 195              		.align	2
 196              	.L17:
 197 000c 002004E0 		.word	-536600576
 198              		.cfi_endproc
 199              	.LFE121:
 201              		.section	.text.dbg_trace_pin_disable,"ax",%progbits
 202              		.align	1
 203              		.global	dbg_trace_pin_disable
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 207              		.fpu fpv4-sp-d16
 209              	dbg_trace_pin_disable:
 210              	.LFB122:
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** /*!
 126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \brief      disable trace pin assignment
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[in]  none
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[out] none
 129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \retval     none
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** */
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** void dbg_trace_pin_disable(void)
 132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** {
 211              		.loc 1 132 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		@ link register save eliminated.
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     DBG_CTL &= ~DBG_CTL_TRACE_IOEN;
 216              		.loc 1 133 5 view .LVU25
 217              		.loc 1 133 13 is_stmt 0 view .LVU26
 218 0000 024A     		ldr	r2, .L20
 219 0002 5368     		ldr	r3, [r2, #4]
 220 0004 23F02003 		bic	r3, r3, #32
 221 0008 5360     		str	r3, [r2, #4]
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** }
ARM GAS  /tmp/ccQaTrvH.s 			page 7


 222              		.loc 1 134 1 view .LVU27
 223 000a 7047     		bx	lr
 224              	.L21:
 225              		.align	2
 226              	.L20:
 227 000c 002004E0 		.word	-536600576
 228              		.cfi_endproc
 229              	.LFE122:
 231              		.section	.text.dbg_trace_pin_mode_set,"ax",%progbits
 232              		.align	1
 233              		.global	dbg_trace_pin_mode_set
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 237              		.fpu fpv4-sp-d16
 239              	dbg_trace_pin_mode_set:
 240              	.LVL4:
 241              	.LFB123:
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** 
 136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** /*!
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \brief      trace pin mode selection 
 138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[in]  trace_mode:
 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****                 only one parameter can be selected which is shown as below:
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        TRACE_MODE_ASYNC: trace pin used for async mode 
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        TRACE_MODE_SYNC_DATASIZE_1: trace pin used for sync mode and data size is 1
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        TRACE_MODE_SYNC_DATASIZE_2: trace pin used for sync mode and data size is 2
 143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****       \arg        TRACE_MODE_SYNC_DATASIZE_4: trace pin used for sync mode and data size is 4
 144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \param[out] none
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     \retval     none
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** */
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** void dbg_trace_pin_mode_set(uint32_t trace_mode)
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** {
 242              		.loc 1 148 1 is_stmt 1 view -0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 0
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246              		@ link register save eliminated.
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     DBG_CTL &= ~DBG_CTL_TRACE_MODE;
 247              		.loc 1 149 5 view .LVU29
 248              		.loc 1 149 13 is_stmt 0 view .LVU30
 249 0000 044B     		ldr	r3, .L23
 250 0002 5968     		ldr	r1, [r3, #4]
 251 0004 21F0C001 		bic	r1, r1, #192
 252 0008 5960     		str	r1, [r3, #4]
 150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c ****     DBG_CTL |= trace_mode;
 253              		.loc 1 150 5 is_stmt 1 view .LVU31
 254              		.loc 1 150 13 is_stmt 0 view .LVU32
 255 000a 5A68     		ldr	r2, [r3, #4]
 256 000c 0243     		orrs	r2, r2, r0
 257 000e 5A60     		str	r2, [r3, #4]
 151:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_dbg.c **** }
 258              		.loc 1 151 1 view .LVU33
 259 0010 7047     		bx	lr
 260              	.L24:
 261 0012 00BF     		.align	2
 262              	.L23:
 263 0014 002004E0 		.word	-536600576
ARM GAS  /tmp/ccQaTrvH.s 			page 8


 264              		.cfi_endproc
 265              	.LFE123:
 267              		.text
 268              	.Letext0:
 269              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 270              		.file 3 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_dbg.h"
ARM GAS  /tmp/ccQaTrvH.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32e10x_dbg.c
     /tmp/ccQaTrvH.s:18     .text.dbg_id_get:0000000000000000 $t
     /tmp/ccQaTrvH.s:26     .text.dbg_id_get:0000000000000000 dbg_id_get
     /tmp/ccQaTrvH.s:43     .text.dbg_id_get:0000000000000008 $d
     /tmp/ccQaTrvH.s:48     .text.dbg_low_power_enable:0000000000000000 $t
     /tmp/ccQaTrvH.s:55     .text.dbg_low_power_enable:0000000000000000 dbg_low_power_enable
     /tmp/ccQaTrvH.s:74     .text.dbg_low_power_enable:000000000000000c $d
     /tmp/ccQaTrvH.s:79     .text.dbg_low_power_disable:0000000000000000 $t
     /tmp/ccQaTrvH.s:86     .text.dbg_low_power_disable:0000000000000000 dbg_low_power_disable
     /tmp/ccQaTrvH.s:105    .text.dbg_low_power_disable:000000000000000c $d
     /tmp/ccQaTrvH.s:110    .text.dbg_periph_enable:0000000000000000 $t
     /tmp/ccQaTrvH.s:117    .text.dbg_periph_enable:0000000000000000 dbg_periph_enable
     /tmp/ccQaTrvH.s:136    .text.dbg_periph_enable:000000000000000c $d
     /tmp/ccQaTrvH.s:141    .text.dbg_periph_disable:0000000000000000 $t
     /tmp/ccQaTrvH.s:148    .text.dbg_periph_disable:0000000000000000 dbg_periph_disable
     /tmp/ccQaTrvH.s:167    .text.dbg_periph_disable:000000000000000c $d
     /tmp/ccQaTrvH.s:172    .text.dbg_trace_pin_enable:0000000000000000 $t
     /tmp/ccQaTrvH.s:179    .text.dbg_trace_pin_enable:0000000000000000 dbg_trace_pin_enable
     /tmp/ccQaTrvH.s:197    .text.dbg_trace_pin_enable:000000000000000c $d
     /tmp/ccQaTrvH.s:202    .text.dbg_trace_pin_disable:0000000000000000 $t
     /tmp/ccQaTrvH.s:209    .text.dbg_trace_pin_disable:0000000000000000 dbg_trace_pin_disable
     /tmp/ccQaTrvH.s:227    .text.dbg_trace_pin_disable:000000000000000c $d
     /tmp/ccQaTrvH.s:232    .text.dbg_trace_pin_mode_set:0000000000000000 $t
     /tmp/ccQaTrvH.s:239    .text.dbg_trace_pin_mode_set:0000000000000000 dbg_trace_pin_mode_set
     /tmp/ccQaTrvH.s:263    .text.dbg_trace_pin_mode_set:0000000000000014 $d

NO UNDEFINED SYMBOLS
