
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max 7.24

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count_cycle[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: count_cycle[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
     1    1.09    0.01    0.06    0.06 ^ count_cycle[0]$_SDFF_PN0_/QN (DFF_X1)
                                         _00070_ (net)
                  0.01    0.00    0.06 ^ _15471_/A2 (AND2_X1)
     1    1.28    0.01    0.03    0.09 ^ _15471_/ZN (AND2_X1)
                                         _00072_ (net)
                  0.01    0.00    0.09 ^ count_cycle[0]$_SDFF_PN0_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: mem_rdata[31] (input port clocked by clk)
Endpoint: reg_out[26]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1   35.25    0.00    0.00    2.00 v mem_rdata[31] (in)
                                         mem_rdata[31] (net)
                  0.02    0.02    2.02 v wire505/A (BUF_X4)
     1   35.01    0.01    0.04    2.05 v wire505/Z (BUF_X4)
                                         net505 (net)
                  0.02    0.02    2.07 v wire460/A (BUF_X8)
     1   36.08    0.01    0.03    2.11 v wire460/Z (BUF_X8)
                                         net460 (net)
                  0.02    0.02    2.13 v wire490/A (BUF_X4)
     1   30.82    0.01    0.04    2.16 v wire490/Z (BUF_X4)
                                         net490 (net)
                  0.02    0.02    2.18 v wire425/A (BUF_X1)
     1    3.75    0.01    0.04    2.22 v wire425/Z (BUF_X1)
                                         net425 (net)
                  0.01    0.00    2.22 v wire347/A (BUF_X2)
     1   11.06    0.01    0.03    2.25 v wire347/Z (BUF_X2)
                                         net347 (net)
                  0.01    0.00    2.25 v wire346/A (BUF_X8)
     1   42.98    0.01    0.03    2.28 v wire346/Z (BUF_X8)
                                         net346 (net)
                  0.03    0.03    2.30 v wire345/A (BUF_X2)
     4   10.08    0.01    0.04    2.35 v wire345/Z (BUF_X2)
                                         net345 (net)
                  0.01    0.00    2.35 v _10392_/B (MUX2_X1)
     1    1.58    0.01    0.06    2.41 v _10392_/Z (MUX2_X1)
                                         _03483_ (net)
                  0.01    0.00    2.41 v _10393_/B1 (AOI22_X1)
     2    4.70    0.04    0.06    2.46 ^ _10393_/ZN (AOI22_X1)
                                         _03484_ (net)
                  0.04    0.00    2.46 ^ _10394_/B (MUX2_X2)
     2    5.51    0.01    0.04    2.51 ^ _10394_/Z (MUX2_X2)
                                         _03485_ (net)
                  0.01    0.00    2.51 ^ _10415_/A2 (AND2_X4)
     6   12.22    0.01    0.03    2.54 ^ _10415_/ZN (AND2_X4)
                                         _03505_ (net)
                  0.01    0.00    2.54 ^ _10416_/A (BUF_X4)
    10   17.50    0.01    0.03    2.57 ^ _10416_/Z (BUF_X4)
                                         _03506_ (net)
                  0.01    0.00    2.57 ^ _10605_/A (AOI21_X1)
     1    2.21    0.01    0.01    2.58 v _10605_/ZN (AOI21_X1)
                                         _03685_ (net)
                  0.01    0.00    2.58 v _10612_/A (AOI221_X1)
     1    6.09    0.07    0.11    2.69 ^ _10612_/ZN (AOI221_X1)
                                         _03692_ (net)
                  0.07    0.00    2.69 ^ _10621_/A (OAI21_X1)
     1    1.33    0.02    0.03    2.72 v _10621_/ZN (OAI21_X1)
                                         _07482_ (net)
                  0.02    0.00    2.72 v reg_out[26]$_DFF_P_/D (DFF_X1)
                                  2.72   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ reg_out[26]$_DFF_P_/CK (DFF_X1)
                         -0.04    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: mem_rdata[31] (input port clocked by clk)
Endpoint: reg_out[26]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1   35.25    0.00    0.00    2.00 v mem_rdata[31] (in)
                                         mem_rdata[31] (net)
                  0.02    0.02    2.02 v wire505/A (BUF_X4)
     1   35.01    0.01    0.04    2.05 v wire505/Z (BUF_X4)
                                         net505 (net)
                  0.02    0.02    2.07 v wire460/A (BUF_X8)
     1   36.08    0.01    0.03    2.11 v wire460/Z (BUF_X8)
                                         net460 (net)
                  0.02    0.02    2.13 v wire490/A (BUF_X4)
     1   30.82    0.01    0.04    2.16 v wire490/Z (BUF_X4)
                                         net490 (net)
                  0.02    0.02    2.18 v wire425/A (BUF_X1)
     1    3.75    0.01    0.04    2.22 v wire425/Z (BUF_X1)
                                         net425 (net)
                  0.01    0.00    2.22 v wire347/A (BUF_X2)
     1   11.06    0.01    0.03    2.25 v wire347/Z (BUF_X2)
                                         net347 (net)
                  0.01    0.00    2.25 v wire346/A (BUF_X8)
     1   42.98    0.01    0.03    2.28 v wire346/Z (BUF_X8)
                                         net346 (net)
                  0.03    0.03    2.30 v wire345/A (BUF_X2)
     4   10.08    0.01    0.04    2.35 v wire345/Z (BUF_X2)
                                         net345 (net)
                  0.01    0.00    2.35 v _10392_/B (MUX2_X1)
     1    1.58    0.01    0.06    2.41 v _10392_/Z (MUX2_X1)
                                         _03483_ (net)
                  0.01    0.00    2.41 v _10393_/B1 (AOI22_X1)
     2    4.70    0.04    0.06    2.46 ^ _10393_/ZN (AOI22_X1)
                                         _03484_ (net)
                  0.04    0.00    2.46 ^ _10394_/B (MUX2_X2)
     2    5.51    0.01    0.04    2.51 ^ _10394_/Z (MUX2_X2)
                                         _03485_ (net)
                  0.01    0.00    2.51 ^ _10415_/A2 (AND2_X4)
     6   12.22    0.01    0.03    2.54 ^ _10415_/ZN (AND2_X4)
                                         _03505_ (net)
                  0.01    0.00    2.54 ^ _10416_/A (BUF_X4)
    10   17.50    0.01    0.03    2.57 ^ _10416_/Z (BUF_X4)
                                         _03506_ (net)
                  0.01    0.00    2.57 ^ _10605_/A (AOI21_X1)
     1    2.21    0.01    0.01    2.58 v _10605_/ZN (AOI21_X1)
                                         _03685_ (net)
                  0.01    0.00    2.58 v _10612_/A (AOI221_X1)
     1    6.09    0.07    0.11    2.69 ^ _10612_/ZN (AOI221_X1)
                                         _03692_ (net)
                  0.07    0.00    2.69 ^ _10621_/A (OAI21_X1)
     1    1.33    0.02    0.03    2.72 v _10621_/ZN (OAI21_X1)
                                         _07482_ (net)
                  0.02    0.00    2.72 v reg_out[26]$_DFF_P_/D (DFF_X1)
                                  2.72   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ reg_out[26]$_DFF_P_/CK (DFF_X1)
                         -0.04    9.96   library setup time
                                  9.96   data required time
-----------------------------------------------------------------------------
                                  9.96   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  7.24   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.0875222310423851

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4408

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
3.5236892700195312

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3069

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: latched_stalu$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: reg_next_pc[30]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ latched_stalu$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ latched_stalu$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.12 ^ _09507_/Z (BUF_X4)
   0.03    0.16 ^ _09508_/Z (BUF_X8)
   0.08    0.24 v _09751_/Z (MUX2_X2)
   0.06    0.30 v _09752_/Z (MUX2_X1)
   0.03    0.33 v _09753_/Z (BUF_X4)
   0.05    0.38 v _17149_/S (HA_X1)
   0.03    0.42 v _16237_/Z (BUF_X2)
   0.05    0.47 ^ _16260_/ZN (AOI21_X2)
   0.03    0.50 v _16278_/ZN (OAI211_X2)
   0.07    0.57 ^ _16279_/ZN (AOI211_X2)
   0.04    0.61 v _16280_/ZN (OAI211_X2)
   0.09    0.69 ^ _16322_/ZN (AOI221_X2)
   0.04    0.73 v _16373_/ZN (OAI21_X1)
   0.08    0.82 ^ _16447_/ZN (AOI221_X1)
   0.02    0.84 v _16449_/ZN (OAI21_X1)
   0.06    0.90 v _16450_/Z (XOR2_X1)
   0.03    0.93 ^ _16451_/ZN (NOR2_X1)
   0.02    0.95 v _16452_/ZN (OAI21_X1)
   0.00    0.95 v reg_next_pc[30]$_SDFFE_PN0P_/D (DFF_X1)
           0.95   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ reg_next_pc[30]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    9.96   library setup time
           9.96   data required time
---------------------------------------------------------
           9.96   data required time
          -0.95   data arrival time
---------------------------------------------------------
           9.01   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count_cycle[0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: count_cycle[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
   0.06    0.06 ^ count_cycle[0]$_SDFF_PN0_/QN (DFF_X1)
   0.03    0.09 ^ _15471_/ZN (AND2_X1)
   0.00    0.09 ^ count_cycle[0]$_SDFF_PN0_/D (DFF_X1)
           0.09   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ count_cycle[0]$_SDFF_PN0_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.7171

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.2400

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
266.460565

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.25e-03   1.39e-04   1.22e-04   1.51e-03  40.6%
Combinational          8.77e-04   9.78e-04   3.56e-04   2.21e-03  59.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.13e-03   1.12e-03   4.78e-04   3.72e-03 100.0%
                          57.2%      30.0%      12.8%
