02000054 // LOAD TEST 0000 0010 0000 0000 0000 0000 0101 0100 : 02000054 ld r4, 0x54
03100063 // 0000 0011 0001 0000 0000 0000 0101 0011 : 03100063 ld r6, 0x63(r2)
00000078 //contents of r2
0A000054 // LOADI TEST 0000 1010 0000 0000 0000 0000 0101 0100 : ldi r4, 0x54
0B100063 // 0000 1011 0001 0000 0000 0000 0101 0011 : ldi r6, 0x63(r2)
00000078 //contents of r2
11800034 // STORE TEST 0001 0001 1000 0000 0000 0000 0011 0100 : st 0x34,r3
000000B6 //contents of r3
11980034 // 0001 0001 1001 1000 0000 0000 0011 0100 : st 0x34(r3),r3
08800000 // BRANCH if zero TEST 0000 1000 1000 0000 0000 0000 0000 0000 : ldi r1, 0x0
98800027 // 1001 1000 1000 0000 0000 0000 0020 0111 brzr R1, 27 branch 27 if r1 is zero
08800000 // BRANCH if not zero TEST 0000 1000 1000 0000 0000 0000 0000 0000 : ldi r1, 0x0
98880027 // 1001 1000 1000 1000 0000 0000 0020 0111 brnz R1, 27 branch 27 if r1 is non zero
08800001 // BRANCH if positive TEST 0000 1000 1000 0000 0000 0000 0000 0001 : ldi r1, 0x1
98900027 // 1001 1000 1001 0000 0000 0000 0020 0111 brpl R1, 27 branch 27 if r1 is pos
08800001 // BRANCH if neg TEST 0000 1000 1000 0000 0000 0000 0000 0001 : ldi r1, 0x1
98980027 // 1001 1000 1001 1000 0000 0000 0020 0111 brim R1, 27 branch 27 if r1 is neg
0B000000 // ADDI Test 0000 1011 0000 0000 0000 0000 0000 0000 : ldi r6, 0x0 
62B7FFF9 // ADDI 0110 0010 1011 0111 1111 1111 1111 1001: addi r5, r6, -7
0B000001 //ANDI Test 0000 1011 0000 0000 0000 0000 0000 0001 : ldi r6, 0x1 
6AB00095 // ANDI 0110 1010 1011 0000 0000 0000 1001 0101 andi R5, R6, 0x95
0B000001 //ORI test 0000 1011 0000 0000 0000 0000 0000 0001 : ldi r6, 0x1 
72B00095 // ORI 0111 0010 1100 0000 0000 0000 1001 0101 : ori R5, R6, 0x95
0C000095 //JR test: 0000 1100 0000 0000 0000 0000 1001 0101 : ldi r8, 0x95
AC000000 // 1010 1100 0000 0000 0000 0000 0000 0000 : jr r8
0A800095 //JAL test: 0000 1010 1000 0000 0000 0000 1001 0101 : ldi r5, 0x95
A2C00000 // 1010 0010 1000 0000 0000 0000 0000 0000 : jal r5 store return address into r8 through simulation signal
08000001 //MFHI test: 0000 1000 0000 0000 0000 0000 0000 0001 : ldi hi, 0x1 //start here
C9800000 // 1100 1001 1000 0000 0000 0000 0000 0000 : mfhi r3 
08000001 //MFLO test: 0000 1000 0000 0000 0000 0000 0000 0001 : ldi lo, 0x1
C1000000  // 1100 0001 0000 0000 0000 0000 0000 0000 : mflo r2
0B000001 //OUT test: 0000 1011 0000 0000 0000 0000 0000 0001 : ldi r6, 0x1
BB000000 // 1011 1011 0000 0000 0000 0000 0000 0000 : out r6
B1800000 //IN test: 1011 0001 1000 0000 0000 0000 0000 0000 : in r3
CB000000
82A00000
D200001
DAFFFFE
E300000
EB80003
AE000000
B2000000
102000AA
880002E
B800001
A800028
BA000000
AFFFFFF
98A00008
30000F0
B37FFFF
D0000000
00000025
2A238000
9A0FFFF7
A0800000
A0000055
BA000000 
D8000000
1CD60000
245E8000
24CC0000
A7800000
0
0
0
0
0
0
0
5555555
0
94
0
0
0
0
0
0
0
0
0
0
0
00000097
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
2222222
0
0
0
0
0
0
0
0
0
0
0
0
0
55555555
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
34
0
3478
0
0
0
0
12
0
0
0
0
0
0
0
0
0
0
0
0
1CD60000
245E8000
24CC0000
A7800000
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
00000046
0
0
0
0
0
0
0
0
0
0
0
0
0
0
00000019
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0