PPA Report for tdm_parity_gen.v (Module: tdm_parity_gen)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 5
IO Count: 20
Cell Count: 73

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 898.47 MHz
Reg-to-Reg Critical Path Delay: 0.977 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
