//Copyright (C)2014-2021 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-Place file
//GOWIN Version: V1.9.7.05Beta
//Part Number: GW2A-LV55PG484C8/I7
//Device: GW2A-55C
//Created Time: Tue May 25 10:45:12 2021

u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_0_s PLACE_BSRAM_R36[6]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_1_s PLACE_BSRAM_R36[7]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_2_s PLACE_BSRAM_R36[8]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_3_s PLACE_BSRAM_R36[9]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_4_s PLACE_BSRAM_R45[10]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_5_s PLACE_BSRAM_R10[10]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_6_s PLACE_BSRAM_R36[10]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem3_mem3_0_7_s PLACE_BSRAM_R45[11]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_0_s PLACE_BSRAM_R10[11]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_1_s PLACE_BSRAM_R36[11]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_2_s PLACE_BSRAM_R45[12]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_3_s PLACE_BSRAM_R10[12]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_4_s PLACE_BSRAM_R36[12]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_5_s PLACE_BSRAM_R45[13]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_6_s PLACE_BSRAM_R54[13]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem2_mem2_0_7_s PLACE_BSRAM_R10[13]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_0_s PLACE_BSRAM_R36[13]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_1_s PLACE_BSRAM_R54[14]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_2_s PLACE_BSRAM_R10[14]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_3_s PLACE_BSRAM_R36[14]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_4_s PLACE_BSRAM_R54[15]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_5_s PLACE_BSRAM_R10[15]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_6_s PLACE_BSRAM_R36[15]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem1_mem1_0_7_s PLACE_BSRAM_R45[14]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_0_s PLACE_BSRAM_R10[16]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_1_s PLACE_BSRAM_R36[16]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_2_s PLACE_BSRAM_R45[15]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_3_s PLACE_BSRAM_R36[17]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_4_s PLACE_BSRAM_R45[16]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_5_s PLACE_BSRAM_R36[18]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_6_s PLACE_BSRAM_R36[19]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_dtcm/mem0_mem0_0_7_s PLACE_BSRAM_R36[20]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem3_mem3_0_0_s PLACE_BSRAM_R36[2]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem3_mem3_0_1_s PLACE_BSRAM_R36[3]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem3_mem3_0_2_s PLACE_BSRAM_R36[4]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem3_mem3_0_3_s PLACE_BSRAM_R36[5]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem3_mem3_0_4_s PLACE_BSRAM_R45[6]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem3_mem3_0_5_s PLACE_BSRAM_R10[6]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem3_mem3_0_6_s PLACE_BSRAM_R45[7]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem3_mem3_0_7_s PLACE_BSRAM_R10[7]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem2_mem2_0_0_s PLACE_BSRAM_R45[8]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem2_mem2_0_1_s PLACE_BSRAM_R10[8]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem2_mem2_0_2_s PLACE_BSRAM_R45[9]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem2_mem2_0_3_s PLACE_BSRAM_R54[9]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem2_mem2_0_4_s PLACE_BSRAM_R10[9]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem2_mem2_0_5_s PLACE_BSRAM_R54[10]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem2_mem2_0_6_s PLACE_BSRAM_R54[11]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem2_mem2_0_7_s PLACE_BSRAM_R54[12]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem1_mem1_0_0_s PLACE_BSRAM_R54[16]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem1_mem1_0_1_s PLACE_BSRAM_R54[17]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem1_mem1_0_2_s PLACE_BSRAM_R10[17]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem1_mem1_0_3_s PLACE_BSRAM_R54[18]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem1_mem1_0_4_s PLACE_BSRAM_R10[18]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem1_mem1_0_5_s PLACE_BSRAM_R45[17]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem1_mem1_0_6_s PLACE_BSRAM_R54[19]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem1_mem1_0_7_s PLACE_BSRAM_R10[19]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem0_mem0_0_0_s PLACE_BSRAM_R45[18]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem0_mem0_0_1_s PLACE_BSRAM_R10[20]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem0_mem0_0_2_s PLACE_BSRAM_R45[19]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem0_mem0_0_3_s PLACE_BSRAM_R36[21]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem0_mem0_0_4_s PLACE_BSRAM_R45[20]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem0_mem0_0_5_s PLACE_BSRAM_R36[22]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem0_mem0_0_6_s PLACE_BSRAM_R36[23]
u_Gowin_EMPU_M1_Top/M1_inst/u_CortexM1Integration/u_itcm/mem0_mem0_0_7_s PLACE_BSRAM_R36[24]
