Line 384: activeStackId %d phych type does not belong to Sccpch : cctrchnr %d, phychNr %d, phych Type %d
Line 829: TFCI: guiding_trch_nr = %d, tbSize %d 
Line 842: TFCI: guided_trch_nr = %d 
Line 889: uhal_HmcpBtfdFindChannelTypes:  tfc_num %d,	trch number %d, tf %d, tb_number %d, tb size %d
Line 984: Warning !! BTFD format not found
Line 1024: uhal_HmcpDlCctrchBtfdSetTfiValues, cfn %d, guiding channel is %d 
Line 1193: Power Ratio Btfd: Pd %d Pc %d Ptpc %d
Line 1338: activeStackId %d phychStr is NULL
Line 1422: Warning !! activeStackId=%d,  trch_num=%d 
Line 1435: activeStackId %d uhal_HmcpDlCctrchUpdateStaticInfo Array out of bound %d 
Line 1540: activeStackId %d Changing TF format for BTFD: trch_nr %d, %th TF
Line 1602: activeStackId %d uhal_HmcpDlCctrchUpdateStaticInfo: Not arranged : trch number %d,  tf %d,  tb_number %d, tb_size %d 
Line 1609: activeStackId %d uhal_HmcpDlCctrchUpdateStaticInfo: Arranged: trch number %d,  tf %d,  tb_number %d, tb_size %d 
Line 1640: static_pars.trch_num %d, zeroby336_configured %d, trch_num %d, tb_number %d, tb_size %d
Line 1679: activeStackId %d uhal_HmcpDlCctrchUpdateStaticInfo: tfc %d, trchNr %d, tfi %d, tb_number %d, tb_size %3d, ctfc_value %d
Line 1710: static_pars.trch_num %d, zeroby336_configured %d, trch_num %d, tb_number %d, tb_size %d, amr_configured %d
Line 1734: Before srbTfci %d j %d
Line 1737: After srbTfci %d j %d
Line 1774: [AMR Slot Decoding::uhal_HmcpDlCctrchUpdateStaticInfo] isAmrSlotDecodingRegistryOn %d, secScrCodeUsed %d, SrbTrchNo %d, SrbTrchTTI %d, btfd_on %d
Line 1793: [CHECK] btfd_on %d, rmc12_2KbpsConfigured %d, hsdpaStarted %d, amr_configured %d, trch_num %d
Line 2041: [RegWrite] uhal_HmcpDlCctrchCalcStaticPars 	Max TF : %d (%d)
Line 2059: uhal_HmcpDlCctrchCalcStaticPars 	Array out of bound%d 
Line 2113: Max number of TFs for explicitly detectable channels exceeds 16!!!
Line 2146: uhal_HmcpDlCctrchCalcStaticPars:Array index out of bound hmcpCctrchPtr->static_pars.trch_num=%d 
Line 2177: [RegWrite]  LVIT TrCH0 : %d (tb size : %d) 
Line 2184: [RegWrite]  LVIT TrCH1 : %d (tb size : %d) 
Line 2209: [AMR Slot Decoding::uhal_HmcpDlCctrchUpdateStaticInfo] isAmrSlotDecodingRegistryOn %d, isAmrSlotDecodingEnabled %d, amrNData %d, slot_format %d, MinBtfdTrchNum %d
Line 2393: [uhal_HmcpDlCctrchWriteBtfdPars] btfd_trch_nr %d, n_tf %d, code_len0 %d, code_len1 %d, code_len2 %d
Line 2514: [RegWrite] List Viterbi TrCH Selection2 : %i
Line 2518: Set PCDRS only cctrch_nr=%d 
Line 2529: [TTI] CcTrCH %d - trch_nr: %d, hw trch_nr: %d, tti: %d, dlTrchString: %x
Line 2560: uhal_HmcpDlCctrchSetOlpcCtrlCh trChIdTemp: %d, quality Targets[trChIdTemp]:%d, qualityTargetTrChId:%d
Line 2565: uhal_HmcpDlCctrchSetOlpcCtrlCh Setting the DL OLPC Control channel here as TrCH ID:%d
Line 2671: activeStackId %d [AMR Slot Decoding::uhal_HmcpAmrSlotDecodingInfoInit] uhal_HmcpAmrSlotDecodingInfoInit called
Line 2709: [AMR Slot Decoding::uhal_HmcpAmrSlotDecodingInfoAndRegReset] uhal_HmcpAmrSlotDecodingInfoAndRegReset called
Line 2731: activeStackId %d [AMR Slot Decoding::uhal_HmcpAmrSlotDecodingModeOff] uhal_HmcpAmrSlotDecodingModeOff called
Line 2760: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingSync10InterruptHandler] even frame, cfn=%d, isCrcGoodForAmr = %d, slotDecodingUpToSlotNumberTTI = %d
Line 2766: activeStackId %d [AMR Slot Decoding::(Even)] slot decoding success at slotNumber %d of previous TTI (or this is first frame of AMR)
Line 2784: activeStackId %d [AMR Slot Decoding::(Even)] slot decoding fail at prev frame up to %d. full slot decoding start, skip=%d
Line 2791: activeStackId %d [AMR Slot Decoding::(Even)] uhal_CHmcpIsAmrSlotDecodingEnabledTTI is changed ( FALSE -> TRUE ) normal decoding will start.
Line 2797: activeStackId %d [AMR Slot Decoding::(Even)] RF is on. buffer start.
Line 2803: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingSync10InterruptHandler] odd frame, cfn=%d, isCrcGoodForAmr = %d, slotDecodingUpToSlotNumberTTI = %d
Line 2811: activeStackId %d [AMR Slot Decoding::(Odd)] decoding already successed at previous even frame, uhal_CHmcpIsAmrSlotDecodingEnabled() == TRUE, SP_START will be omitted
Line 2819: activeStackId %d [AMR Slot Decoding::(Odd)] decoding already successed at previous even frame, uhal_CHmcpIsAmrSlotDecodingEnabled() == FALSE
Line 2828: activeStackId %d [AMR Slot Decoding::(Odd)] isCrcGoodForAmr is FALSE at slotNumber %d
Line 2853: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] Slot Dec to Normal Dec transition 
Line 2873: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] Full slot (Prev 30 Slot) decoding done
Line 2900: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] AMR slot decoding Done
Line 2915: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] RF will be off at slot %2d
Line 2922: [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] RF will not off (isSlotDectoNormalDecTransition = %d)
Line 2927: [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] RF will not off (slotDecodingUpToSlotNumberTTI = %2d , isAmrSlotDecodingEnabled = %d , isSrchBuffering = %d, isSlotDectoNormalDecTransition = %d)
Line 2931: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] Good CRC at slotNumber: %2d
Line 2937: activeStackId %d [AMR Slot Decoding::AmrSlotDecodingDecodingDoneInterruptHandler] isCrcGoodForAmr = FALSE up to SlotNumber=%d, Retry slot decoding including the next slot
Line 2983: DifModeSetStart 
Line 3002: [AMR Slot Decoding::uhal_HmcpAmrSlotDecoding_RfOff] Intr_WakeupVoice status %d
Line 3042: [AMR Slot Decoding::uhal_CHmcpIsAmrSlotDecodingEnabled] isAmrSlotDecodingEnabled %d, isNormalBchOrBchForRefCellConfigured %d, isHspaOrCompressedModeConfigured %d, isHHOorRollbackTakingPlace %d, isSrbDetected %d, isWeakSignalArea %d, result %d
Line 3047: [AMR Slot Decoding::uhal_CHmcpIsAmrSlotDecodingEnabled] isAmrSlotDecodingEnabled %d, isFirstSRBReceive %d, result %d
Line 3060: activeStackId %d [AMR Slot Decoding::uhal_CHmcpIsAmrSlotDecodingEnabledTTI] uhal_CHmcpIsAmrSlotDecodingEnabledTTI %d
Line 3075: activeStackId %d [AMR Slot Decoding::uhal_CHmcpIsAmrSlotDecodingParmSet] type %d, value %d
Line 3133: activeStackId %d [AMR Slot Decoding::uhal_CHmcpIsAmrSlotDecodingParmSet] Unknown flagType %d, value %d
Line 3203: [AMR Slot Decoding::uhal_CHmcpIsAmrSlotDecodingParmGet] Unknown flagType %d
Line 3368: [AMR Slot Decoding::uhal_CHmcpIsSRBPwrAvailable] SRBDetection[0] %d, SRBDetection[1] %d, ConsecutiveSRBDetectionTrueCnt %d, ConsecutiveSRBDetectionFalseCnt %d, FQMSRBDetectionEnable %d 
Line 3519: [UHAL_test] rdm_out_size = N_tti[%d] is %d, delta_Nij = delta_n_max[%d] is %d, rdm[%d] is %d 
Line 3586: [UHAL_test] N_tti[%d] is %d, delta_Nij is %d, tmp_mul is %d 
Line 3590: [UHAL_test] rdmmax[%d] is %d, 8*rdmmax[] is %d, tmp_div is %d 
Line 3594: [UHAL_test] rdmdiff[%d] is %d, 1/2*eplus[%d] is %d, 1/2*eminus[%d] is %d 
Line 3687: [UHAL_test] fdint_out[%d] is %d, dN_tti is %d, q is %d, r is %d
Line 3699: [UHAL_test]  fdint_dtx_num[][0] is %d, fdint_dtx_num[][1] is %d, fdint_dtx_num[][2] is %d, fdint_dtx_num[][3] is %d
Line 3702: [UHAL_test]  fdint_dtx_num[][4] is %d, fdint_dtx_num[][5] is %d, fdint_dtx_num[][6] is %d, fdint_dtx_num[][7] is %d
Line 3765: [DEC ibuf Viterbi] trch %d, rdm_out_off[%d] is %d
Line 3782: [DEC ibuf Turbo] cctrchNr %d,  trch %d, rdm_out_off[%d] is %d
Line 3806: [DEC obuf] cctrchNr %d, trch %d, tfi is %d, dec_out_buf[%d] is %d (64 bit)
Line 3816: [DEC obuf] cctrch_nr %d, rdm_out_off %d
Line 3865: uhal_HmcpDlCctrchWriteChDecoderPars_1 - cctrch_nr %d, trch_nr %d, reg_nr %d, trch_tfi %d, tb_number %d, tb_size %d, crc_size %d
Line 3874: uhal_HmcpDlCctrchWriteChDecoderPars_2 - code_unit %d, code_len %d, filler_bits %d, codeType %d, code_rate %d
Line 4084: [IPC:IPC_CONSUMER_ACTION_ID_DSP_CMINFO_UPDATE_REQUEST] execution=%d
Line 4088: Next frame is GAP and send IPC(with tgl):	%d 
Line 4119: activeStackId %d TGNR Error!
Line 4148: activeStackId %d TGPosition Error!
Line 4166: tgNr=%d tgsn=%d tgl=%d cm_method=%d frameCompressionMode=%d
Line 4175: uhal_HmcpDlCctrchCalcCmPcdrs: cm_N_tr=%d dlFrameType=%d, ulDlCompressedMode=%d
Line 4201: cm_slot_format=%d n_data1=%d n_data2=%d n_tpc=%d n_tfci=%d n_pilot=%d
Line 4256: uhal_HmcpDlCctrchWriteCmPcdrs: dpch_data_gap=0x%x, n_tfci_slot_cm =%d
Line 4293: activeStackId %d synch_buf_ptr is %d
Line 4311: activeStackId %d uhal_HmcpDlCctrchWriteCmPcdrs	Array index out of bound %d 
Line 4320: activeStackId %d [Before Start ASCC] Abnormal operation has detected for ALT SCR CODE Change scheme
Line 4341: activeStackId %d uhal_HmcpDlCctrchWriteCmPcdrs: RL=%d sf=%d ovsf_code=%d current_cfn=%d
Line 4370: activeStackId %d Wrong phyChNr (%d). Compressed mode is possible in a dedicated mode when phyChNr is 0
Line 4420: U-HAL DL BTFD: Could not detect tfci value! Force tfci to 0!
Line 4465: [RegWrite] CcTrCH%d - (data1, data2, tfci, tpc, pl) : %x, %x, %x, %x, %x 
Line 4507: activeStackId %d Restore: RL%d - slotformat=%d sf=%d ovsf_code=%d
Line 4520: activeStackId %d [DBG ALT SCC] Come in by scramblingCodeChange %d, scramblingCodeChangeDone %d & StopAltScrCodeChange %d
Line 4548: activeStackId %d [DEBUG SIR DROP] Restore is not working correctly due to wrong PhychStr 0x%x
Line 4651: DLPC: targetSIR=%d(%d[dBx1000]), delta_i=%d(dBx1000), targetSIR in CM=%d[dB*1000], sir_offset=%d sir_target=%d
Line 4655: frameCompressionMode %d, tgNr %d, P1_coding %d, P2_coding %d, delta_i %d
Line 4688: SYNC10_0_HISR execution failure
Line 4694: SYNC10_0_HISR execution failure
Line 4709: SYNC10_1_HISR execution failure
Line 4716: SYNC10_1_HISR execution failure
Line 4732: SYNC10_2_HISR execution failure
Line 4739: SYNC10_2_HISR execution failure
Line 4753: SYNC10_3_HISR execution failure
Line 4759: SYNC10_3_HISR execution failure
Line 4774: SYNC10_14_HISR execution failure
Line 4781: SYNC10_14_HISR execution failure
Line 4795: SYNC10_15_HISR execution failure
Line 4801: SYNC10_15_HISR execution failure
Line 4817: DSDS_SYNC10_0_HISR execution failure
Line 4823: DSDS_SYNC10_0_HISR execution failure
Line 4837: DSDS_SYNC10_1_HISR execution failure
Line 4843: DSDS_SYNC10_1_HISR execution failure
Line 4857: DSDS_SYNC10_2_HISR execution failure
Line 4863: DSDS_SYNC10_2_HISR execution failure
Line 4878: WAKEUP_AFTER_SLOT_DECODING_HISR execution failure
Line 4884: WAKEUP_AFTER_SLOT_DECODING_HISR execution failure
Line 4891: activeStackId %d uhal_SetDchRfPauseReceived : %d
Line 4932: activeStackId %d sync10_0, cctrch 0, PCH / FACH / DCH / CBS 0
Line 4941: activeStackId %d, Warning !! Phych released but sync10_0 was triggered. rx_dpc_tg_en=%d, isDCHReleaseMsgRcvd=%d
Line 4970: activeStackId %d frame_boundary_toggle=%d, isBtfdInterruptEnabled=%d
Line 5021: activeStackId %d [Debugging] uhal_HmcpSync10_0_HISR isFdpchUsed CFN %d
Line 5026: activeStackId %d Set CFN: DOFF %d, HW SFN %d, HW CFN %d, New CFN %d
Line 5071: activeStackId %d Sync10 Int.   current_hw_cfn %d current_sw_cfn %d
Line 5087: activeStackId %d Check CFN-SFN:  HW SFN %d, HW CFN %d, SW SFN %d
Line 5106: activeStackId %d Sync10_0 HISR: current_hw_cfn %d current_sw_cfn %d
Line 5117: activeStackId %d [Debugging] uhal_HmcpSync10_0_HISR CFN upper %d
Line 5125: Set CFN: isDOFF %d, DOFF %d, HW SFN %d(chip_count %d), HW CFN %d, SW SFN %d, SW CFN %d
Line 5135: activeStackId %d CFN is mismatched: current_hw_cfn = %d rx_dpc_tm_cfn =%d
Line 5168: activeStackId %d sync10_0: Token scheduled for stop decoding currentSFN = %d currentRSN = %d
Line 5172: activeStackId %d sync10_0: cbsLevel2FrameCount = %d
Line 5231: DLA:  rlStr_active=0x%x, nRl_active=%d, rlStr_nbr=0x%x, nRl_nbr=%d, rlStr_total=0x%x, nRl_total=%d
Line 5236: DLA: nRl_total (%d) is over range: active RL(rlStr=%x0x, nRl=%d, rlStr_nbr=%x0x, nRl_nbr=%d
Line 5313: activeStackId: %d sync10_14_HISR_sw_10ms_decoding_for_RMC12_2k
Line 5334: activeStackId %d sync10_1, cctrch 3, BCH
Line 5348: DLA:  rlStr_active=0x%x, nRl_total=%d, rlStr_total=0x%x
Line 5353: DLA: nRl_total (%d) is over range: active RL(rlStr=%x0x)
Line 5368: sync10_2
Line 5374: sync10_3 is called 
Line 5386: activeStackId %d sync10_14, cctrch 1, BG_PCH / CBS 1
Line 5414: activeStackId %d sync10_1: Token scheduled for stop decoding currentSFN = %d currentRSN = %d
Line 5418: activeStackId %d sync10_1: cbsLevel2FrameCount = %d
Line 5435: activeStackId %d sync10_15,  cctrch 2, CBS 2 
Line 5448: activeStackId %d dsds_sync10_0, cctrch 4, SUB_SIM PCH 
Line 5457: uhal_HmcpDsdsSync10_1_HISR is called 
Line 5464: activeStackId %d dsds_sync10_2, cctrch 5, SUB_SIM BCH 
Line 5578: uhal_HmcpDecoderParamSet: uhal_HmcpHpcm_GetUmtsModemStatus() is FALSE
Line 5588: Warning!!! cctrch_index is %d at uhal_HmcpDecoderParamSet
Line 5603: activeStackId %d Set static param at first sync10 = %d
Line 5624: uhal_HmcpDecoderParamSet: cctrch_nr %d,	frameIndex : %d 
Line 5676: activeStackId %d uhal_HmcpDecoderParamSet: In case of EUmtsDlCctrchType_Bch, proper parameters have already been configured in uhal_CHmcpDlCctrchEnable_request().
Line 5720: activeStackId %d uhal_HmcpDecoderParamSet: NULL synch_buf_ptr for SF by 2
Line 5774: activeStackId %d uhal_HmcpDecoderParamSet: NULL synch_buf_ptr for HLS
Line 5786: previous frame is compressed (HLS) : cm_N_tr=%d,  n_data1=%d,	n_data2=%d, n_data_frame_for_hls=%d 
Line 5794: previous frame is normal : n_data1=%d,  n_data2=%d,  n_tfci=%d
Line 5856: ******TFCI Error at Cfn %d SMC fwk %d: cctrch %d: TFCI Error =  %d: TFCI reset to %d, TFCI correlation energy : %d
Line 5885: CcTrCH Nr: %d, CcTrCH Type: %d, sw tfci: %d, hw tfci: %d, prev tfci: %d, tfci_max %d, tfci energy: %d
Line 5907: BTFD sccpch CcTrCH Nr: %d, CcTrCH Type: %d, SW TFCI: %d, current_sfn: %d
Line 6089: activeStackId %d [AMR Slot Decoding::uhal_HmcpDecoderParamSet] isAmrSlotDecodingEnabledGet %d, isAmrSlotDecodingEnabled %d, skip %d, frameIndex %d
Line 6128: activeStackId %d ******cctrch0 decoding is now getting started: normailized data_pwr_acc_rd %d, normailized pilot_pwr_acc_rd %d, tpc_pwr_acc_rd %d
Line 6132: activeStackId %d ******cctrch0 decoding is now getting started: symAccValue0_dch %d,  hwSfn0 %d,  cfn0 %d,  frameIndex0 %d,  frame count0 %d,  hwSfnMod8AndFramdIndexDiff0 %d
Line 6139: activeStackId %d ******cctrch0 decoding is now getting started: sccpchRMS %d,  symAccValue_sccpch %d,  hwSfn0 %d, frameIndex0 %d,  frame count0 %d,  hwSfnMod8AndFramdIndexDiff0 %d
Line 6144: activeStackId %d ******cctrch1 decoding is now getting started: symAccValue1=%d,  hwSfn1 %d,  hwSfn1 mod 8 %d,  frameIndex1 %d,  hwSfnMod8AndFramdIndexDiff1 %d,  frame count1 %d
Line 6148: activeStackId %d ******cctrch2 decoding is now getting started: symAccValue2=%d,  hwSfn2 %d,  frameIndex2 %d,  trch[7] %d, pmBufRdPhchAddress 0x%x, pmBufRdTrchAddress 0x%x
Line 6156: activeStackId %d ******cctrch4 decoding is now getting started: sccpchRMS %d,  symAccValue_sccpch %d,  hwSfn0 %d, frameIndex0 %d,  frame count0 %d,	hwSfnMod8AndFramdIndexDiff0 %d
Line 6160: ******cctrch5 decoding is now getting started: symAccValue5 %d, hwSfn5 %d, frameIndex5 %d, pccpchPwr %d
Line 6165: ******cctrch3 decoding is now getting started: symAccValue3=%d, hwSfn3 %d,  frameIndex3 %d,  pccpchPwr %d
Line 6171: uhal_HmcpDecoderParamSet: channel configuration has just begun, decoding will get started at next frame,  cctrch nr %d,  sfn %d,  cfn %d,  hwSfn mod 8 %d,  frame index %d,  hwSfnMod8AndFramdIndexDiff %d
Line 6250: activeStackId %d ******cctrch1 decoding is now getting started:
Line 6255: uhal_HmcpDecoderParamSet: channel configuration has just begun, decoding will get started at next frame
Line 6331: activeStackId %d Waring !! BTFD status buffer values are the same.  Trch Number %d, TF %d, btfdRegValue[%d] is  0x%x, btfdRegValue[%d] is 0x%x
Line 6346: activeStackId %d SRB: Trch Number %d, TF is %d, TB number: %d, TB size: %d, crc of candidate tf: %d, 
Line 6347: activeStackId %d SRB: Zm: %d, maxPm: %d, ZeroPm: %d, minPm: %d, FQM: %d, listIdx: %d 
Line 6351: activeStackId %d AMR: Trch Number %d, TF is %d, TB number: %d, TB size: %d, crc of candidate tf: %d, 
Line 6352: activeStackId %d AMR: Zm: %d, maxPm: %d, ZeroPm: %d, minPm: %d, FQM: %d, listIdx: %d 
Line 6386: activeStackId %d Warning !!: all the Zm's are less than or equal to 0.  max Zm is %d and good crc, forcely assign TFI %d
Line 6392: Best TF index : %d (good crcs : %d) : Zm : %d,  maxPm : %d,   zeroPm : %d,  minPm : %d
Line 6400: BTFD (No good crcs) : TF %d,  Zm: %d,  maxPm: %d,  minPm: %d,  zeroPm: %d
Line 6423: [AMR Slot Decoding::uhal_HmcpBtfdDoneHISR] numOfConsecutiveGoodCrcsForAmr %d,  pAmrSlotDecodingInfo->bestTfIdxCmp %d, bestTfIdx %d
Line 6450: [AMR Slot Decoding::uhal_HmcpBtfdDoneHISR] numOfConsecutiveGoodCrcsForAmr %d, numOfConsecutiveCrcCheck %d, dynamic_pars.sumOfCrcBtfd[guidingTrchNo] %d, slotDecodingUpToSlotNumberTTI %d, isCrcGoodForAmr %d
Line 6507: [AMR Slot Decoding::uhal_HmcpBtfdDoneHISR] check other explictily detectable channel trch[%d], btfd_ch_type 0x%x, slot_dec_mode 0x%x
Line 6537: [AMR Slot Decoding::uhal_HmcpBtfdDoneHISR] guidingTrchNo %d, static_pars.guiding_trch_nr %d slot_dec_mode_guiding_trch_nr %d
Line 6565: [3GF SLP] uhal_HmcpEntireDecoderBlockReset (SP_CS_SW_RESET, SP_CCH_3G_SW_RESET)
Line 6582: activeStackId %d Clear DCH flag
Line 6673: CM reset buf CFN=%d num=%d synchro buf set to false
Line 6693: CheckIsAllBadOnBch : received_trbks=  %d good_crc = %d	bad_crc = %d trch_nr = %d
Line 6715: [uhal_HmcpSrbDetection] activeStackId %d, SrbTrchNo %d, isAmrSlotModeOn %d, isCrcGoodForAmr %d, slotDecodingUpToSlotNumberTTI %d 
Line 6731: [uhal_HmcpSrbDetection] PM_BUF_RD_DATA_EVEN %d, PM_BUF_RD_DATA_ODD %d
Line 6747: [uhal_HmcpSrbDetection] slotDecodingUpToSlotNumberTTI %d, accumulated_SRB_power %d, PM_BUF_RD_DATA %d
Line 6761: [uhal_HmcpSrbDetection] PM_BUF_RD_DATA %d, RDM_IN %d, SrbTrchTTI %d, P_srb %d, P_pilot %d, isSRB %d
Line 6780: [uhal_HmcpSrbDetection] FQM %d, APM %d, isSRB %d
Line 6814: [uhal_HmcpSrbTrchNoDetection] Warning! SrbTrchNo %d
Line 6849: [AMR Slot Decoding::uhal_HmcpChConditionDetection] fa0ant0_rssi %d, ecIo %d, RSSI_IND %d, EcIo_IND %d, isWeakSignal %d
Line 6877: DifModeSetDone 
Line 6916: [AMR Slot Decoding::uhal_HmcpAmrSlotDecoding_RfOn] numOfWakeupAfterSlotDecodingInterrupt %d
Line 7061: isSingleFormatDetectionWithMoreThanOneTrch = %d
Line 7090: Wrong code type for RDM mode
Line 7162: activeStackId = %d, remainingFrames = %d, current_Cfn = %d, srbTTI = %d, srbTfci = 0x%x, swTfci = %d
Line 7222: uhal_set_cfn_afterresume: refRl %d, frameOffset %d hwSlot %d offset %d updated_cfn %d, PauseReceived %d
Line 7241: activeStackId %d Adjust UL CFN with DL CFN:  DL_CFN=%d, nextUlCfn=%d
