// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_toe_check_ipv4_checksum_32_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        subSumFifo_dout,
        subSumFifo_num_data_valid,
        subSumFifo_fifo_cap,
        subSumFifo_empty_n,
        subSumFifo_read,
        rxEng_checksumValidFifo_din,
        rxEng_checksumValidFifo_num_data_valid,
        rxEng_checksumValidFifo_fifo_cap,
        rxEng_checksumValidFifo_full_n,
        rxEng_checksumValidFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] subSumFifo_dout;
input  [1:0] subSumFifo_num_data_valid;
input  [1:0] subSumFifo_fifo_cap;
input   subSumFifo_empty_n;
output   subSumFifo_read;
output  [0:0] rxEng_checksumValidFifo_din;
input  [1:0] rxEng_checksumValidFifo_num_data_valid;
input  [1:0] rxEng_checksumValidFifo_fifo_cap;
input   rxEng_checksumValidFifo_full_n;
output   rxEng_checksumValidFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg subSumFifo_read;
reg rxEng_checksumValidFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_292_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] tmp_i_reg_2859;
reg   [0:0] tmp_i_reg_2859_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
reg    subSumFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rxEng_checksumValidFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_2859_pp0_iter1_reg;
reg   [0:0] tmp_i_reg_2859_pp0_iter2_reg;
reg   [0:0] tmp_i_reg_2859_pp0_iter3_reg;
reg   [7:0] trunc_ln145_i2_reg_2863;
reg   [7:0] trunc_ln145_1_i3_reg_2868;
reg   [7:0] trunc_ln145_2_i4_reg_2873;
reg   [7:0] trunc_ln145_3_i5_reg_2878;
reg   [7:0] trunc_ln145_4_i6_reg_2883;
reg   [7:0] trunc_ln145_5_i7_reg_2888;
reg   [7:0] trunc_ln145_6_i8_reg_2893;
reg   [7:0] trunc_ln145_7_i9_reg_2898;
reg   [7:0] trunc_ln145_8_i_reg_2903;
reg   [7:0] trunc_ln145_9_i_reg_2908;
reg   [7:0] trunc_ln145_10_i_reg_2913;
reg   [7:0] trunc_ln145_11_i_reg_2918;
reg   [7:0] trunc_ln145_12_i_reg_2923;
reg   [7:0] trunc_ln145_13_i_reg_2928;
reg   [7:0] trunc_ln145_14_i_reg_2933;
reg   [7:0] trunc_ln145_15_i_reg_2938;
reg   [7:0] trunc_ln145_16_i_reg_2943;
reg   [7:0] trunc_ln145_17_i_reg_2948;
reg   [7:0] trunc_ln145_18_i_reg_2953;
reg   [7:0] trunc_ln145_19_i_reg_2958;
reg   [7:0] trunc_ln145_20_i_reg_2963;
reg   [7:0] trunc_ln145_21_i_reg_2968;
reg   [7:0] trunc_ln145_22_i_reg_2973;
reg   [7:0] trunc_ln145_23_i_reg_2978;
reg   [7:0] trunc_ln145_24_i_reg_2983;
reg   [7:0] trunc_ln145_25_i_reg_2988;
reg   [7:0] trunc_ln145_26_i_reg_2993;
wire   [7:0] trunc_ln886_fu_627_p1;
reg   [7:0] trunc_ln886_reg_2998;
reg   [7:0] tmp_75_i_reg_3003;
wire   [15:0] trunc_ln886_63_fu_641_p1;
reg   [15:0] trunc_ln886_63_reg_3008;
reg   [15:0] tmp_s_reg_3013;
reg   [0:0] tmp_reg_3018;
reg   [15:0] tmp_1_reg_3024;
reg   [7:0] tmp_77_i_reg_3029;
reg   [15:0] tmp_2_reg_3034;
reg   [0:0] tmp_205_reg_3039;
reg   [15:0] tmp_3_reg_3045;
reg   [7:0] tmp_79_i_reg_3050;
reg   [15:0] tmp_4_reg_3055;
reg   [0:0] tmp_206_reg_3060;
reg   [15:0] tmp_5_reg_3066;
reg   [7:0] tmp_81_i_reg_3071;
reg   [15:0] tmp_6_reg_3076;
reg   [0:0] tmp_207_reg_3081;
reg   [15:0] tmp_7_reg_3087;
reg   [15:0] tmp_8_reg_3092;
reg   [0:0] tmp_208_reg_3097;
reg   [15:0] tmp_9_reg_3103;
reg   [15:0] tmp_10_reg_3108;
reg   [0:0] tmp_209_reg_3113;
reg   [15:0] tmp_11_reg_3119;
reg   [15:0] tmp_12_reg_3124;
reg   [0:0] tmp_210_reg_3129;
reg   [15:0] tmp_13_reg_3135;
reg   [15:0] tmp_14_reg_3140;
reg   [0:0] tmp_211_reg_3145;
reg   [15:0] tmp_15_reg_3151;
reg   [15:0] tmp_16_reg_3156;
reg   [0:0] tmp_212_reg_3161;
reg   [15:0] tmp_17_reg_3167;
reg   [15:0] tmp_18_reg_3172;
reg   [0:0] tmp_213_reg_3177;
reg   [15:0] tmp_19_reg_3183;
reg   [15:0] tmp_20_reg_3188;
reg   [0:0] tmp_214_reg_3193;
reg   [15:0] tmp_21_reg_3199;
reg   [15:0] tmp_22_reg_3204;
reg   [0:0] tmp_215_reg_3209;
reg   [15:0] tmp_23_reg_3215;
reg   [15:0] tmp_24_reg_3220;
reg   [0:0] tmp_216_reg_3225;
reg   [15:0] tmp_25_reg_3231;
reg   [15:0] tmp_26_reg_3236;
reg   [0:0] tmp_217_reg_3241;
reg   [15:0] tmp_27_reg_3247;
reg   [15:0] tmp_28_reg_3252;
reg   [0:0] tmp_218_reg_3257;
reg   [15:0] tmp_29_reg_3263;
reg   [15:0] tmp_30_reg_3268;
reg   [0:0] tmp_219_reg_3273;
wire   [7:0] add_ln385_fu_1500_p2;
reg   [7:0] add_ln385_reg_3279;
wire   [7:0] add_ln385_1_fu_1536_p2;
reg   [7:0] add_ln385_1_reg_3284;
wire   [7:0] add_ln385_2_fu_1572_p2;
reg   [7:0] add_ln385_2_reg_3289;
wire   [7:0] add_ln385_3_fu_1608_p2;
reg   [7:0] add_ln385_3_reg_3294;
wire   [7:0] add_ln385_8_fu_1788_p2;
reg   [7:0] add_ln385_8_reg_3299;
wire   [7:0] add_ln385_9_fu_1824_p2;
reg   [7:0] add_ln385_9_reg_3304;
wire   [7:0] add_ln385_10_fu_1860_p2;
reg   [7:0] add_ln385_10_reg_3309;
wire   [7:0] add_ln385_11_fu_1896_p2;
reg   [7:0] add_ln385_11_reg_3314;
wire   [0:0] tmp_220_fu_2085_p3;
reg   [0:0] tmp_220_reg_3319;
reg   [7:0] trunc_ln6_reg_3324;
wire   [0:0] tmp_221_fu_2149_p3;
reg   [0:0] tmp_221_reg_3329;
reg   [7:0] trunc_ln395_1_reg_3334;
wire   [0:0] tmp_222_fu_2213_p3;
reg   [0:0] tmp_222_reg_3339;
reg   [7:0] trunc_ln395_2_reg_3344;
wire   [0:0] tmp_223_fu_2277_p3;
reg   [0:0] tmp_223_reg_3349;
reg   [7:0] trunc_ln395_3_reg_3354;
wire   [15:0] add_ln232_108_fu_2359_p2;
reg   [15:0] add_ln232_108_reg_3359;
wire   [15:0] add_ln232_110_fu_2413_p2;
reg   [15:0] add_ln232_110_reg_3365;
wire   [15:0] add_ln232_112_fu_2467_p2;
reg   [15:0] add_ln232_112_reg_3371;
wire   [15:0] add_ln232_114_fu_2521_p2;
reg   [15:0] add_ln232_114_reg_3377;
wire   [15:0] add_ln232_116_fu_2625_p2;
reg   [15:0] add_ln232_116_reg_3383;
wire   [15:0] add_ln232_118_fu_2665_p2;
reg   [15:0] add_ln232_118_reg_3389;
wire   [15:0] add_ln232_120_fu_2705_p2;
reg   [15:0] add_ln232_120_reg_3395;
wire   [15:0] add_ln232_122_fu_2745_p2;
reg   [15:0] add_ln232_122_reg_3401;
wire   [15:0] add_ln232_124_fu_2792_p2;
reg   [15:0] add_ln232_124_reg_3407;
wire   [15:0] add_ln232_126_fu_2814_p2;
reg   [15:0] add_ln232_126_reg_3413;
wire   [0:0] icmp_ln1065_fu_2853_p2;
reg   [0:0] icmp_ln1065_reg_3419;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] tmp_sum_V_fu_467_p4;
wire   [16:0] trunc_ln145_fu_313_p1;
wire   [16:0] add_ln886_fu_655_p2;
wire   [16:0] tmp_sum_V_1_fu_477_p4;
wire   [16:0] or_ln_fu_679_p4;
wire   [16:0] add_ln886_127_fu_709_p2;
wire   [16:0] tmp_sum_V_2_fu_487_p4;
wire   [16:0] or_ln886_1_fu_733_p4;
wire   [16:0] add_ln886_128_fu_763_p2;
wire   [16:0] tmp_sum_V_3_fu_497_p4;
wire   [16:0] or_ln886_2_fu_787_p4;
wire   [16:0] add_ln886_129_fu_817_p2;
wire   [16:0] or_ln886_3_fu_841_p4;
wire   [16:0] or_ln886_4_fu_861_p4;
wire   [16:0] add_ln886_130_fu_871_p2;
wire   [16:0] or_ln886_5_fu_895_p4;
wire   [16:0] or_ln886_6_fu_915_p4;
wire   [16:0] add_ln886_131_fu_925_p2;
wire   [16:0] or_ln886_7_fu_949_p4;
wire   [16:0] or_ln886_8_fu_969_p4;
wire   [16:0] add_ln886_132_fu_979_p2;
wire   [16:0] or_ln886_9_fu_1003_p4;
wire   [16:0] or_ln886_s_fu_1023_p4;
wire   [16:0] add_ln886_133_fu_1033_p2;
wire   [16:0] or_ln886_10_fu_1057_p4;
wire   [16:0] or_ln886_11_fu_1077_p4;
wire   [16:0] add_ln886_134_fu_1087_p2;
wire   [16:0] or_ln886_12_fu_1111_p4;
wire   [16:0] or_ln886_13_fu_1131_p4;
wire   [16:0] add_ln886_135_fu_1141_p2;
wire   [16:0] or_ln886_14_fu_1165_p4;
wire   [16:0] or_ln886_15_fu_1185_p4;
wire   [16:0] add_ln886_136_fu_1195_p2;
wire   [16:0] or_ln886_16_fu_1219_p4;
wire   [16:0] or_ln886_17_fu_1239_p4;
wire   [16:0] add_ln886_137_fu_1249_p2;
wire   [16:0] or_ln886_18_fu_1273_p4;
wire   [16:0] or_ln886_19_fu_1293_p4;
wire   [16:0] add_ln886_138_fu_1303_p2;
wire   [16:0] or_ln886_20_fu_1327_p4;
wire   [16:0] or_ln886_21_fu_1347_p4;
wire   [16:0] add_ln886_139_fu_1357_p2;
wire   [16:0] or_ln886_22_fu_1381_p4;
wire   [16:0] or_ln886_23_fu_1401_p4;
wire   [16:0] add_ln886_140_fu_1411_p2;
wire   [16:0] or_ln886_24_fu_1435_p4;
wire   [16:0] or_ln886_25_fu_1455_p4;
wire   [16:0] add_ln886_141_fu_1465_p2;
wire   [15:0] zext_ln1715_fu_1479_p1;
wire   [15:0] add_ln232_fu_1485_p2;
wire   [7:0] zext_ln232_fu_1482_p1;
wire   [7:0] add_ln385_16_fu_1495_p2;
wire   [15:0] add_ln232_68_fu_1490_p2;
wire   [15:0] zext_ln1715_63_fu_1515_p1;
wire   [15:0] add_ln232_69_fu_1521_p2;
wire   [7:0] zext_ln232_4_fu_1518_p1;
wire   [7:0] add_ln385_17_fu_1531_p2;
wire   [15:0] add_ln232_70_fu_1526_p2;
wire   [15:0] zext_ln1715_64_fu_1551_p1;
wire   [15:0] add_ln232_71_fu_1557_p2;
wire   [7:0] zext_ln232_5_fu_1554_p1;
wire   [7:0] add_ln385_18_fu_1567_p2;
wire   [15:0] add_ln232_72_fu_1562_p2;
wire   [15:0] zext_ln1715_65_fu_1587_p1;
wire   [15:0] add_ln232_73_fu_1593_p2;
wire   [7:0] zext_ln232_6_fu_1590_p1;
wire   [7:0] add_ln385_19_fu_1603_p2;
wire   [15:0] add_ln232_74_fu_1598_p2;
wire   [15:0] zext_ln1715_66_fu_1623_p1;
wire   [15:0] add_ln232_75_fu_1629_p2;
wire   [7:0] zext_ln232_7_fu_1626_p1;
wire   [7:0] add_ln385_20_fu_1639_p2;
wire   [15:0] add_ln232_76_fu_1634_p2;
wire   [15:0] zext_ln1715_67_fu_1659_p1;
wire   [15:0] add_ln232_77_fu_1665_p2;
wire   [7:0] zext_ln232_8_fu_1662_p1;
wire   [7:0] add_ln385_21_fu_1675_p2;
wire   [15:0] add_ln232_78_fu_1670_p2;
wire   [15:0] zext_ln1715_68_fu_1695_p1;
wire   [15:0] add_ln232_79_fu_1701_p2;
wire   [7:0] zext_ln232_9_fu_1698_p1;
wire   [7:0] add_ln385_22_fu_1711_p2;
wire   [15:0] add_ln232_80_fu_1706_p2;
wire   [15:0] zext_ln1715_69_fu_1731_p1;
wire   [15:0] add_ln232_81_fu_1737_p2;
wire   [7:0] zext_ln232_10_fu_1734_p1;
wire   [7:0] add_ln385_23_fu_1747_p2;
wire   [15:0] add_ln232_82_fu_1742_p2;
wire   [15:0] zext_ln1715_70_fu_1767_p1;
wire   [15:0] add_ln232_83_fu_1773_p2;
wire   [7:0] zext_ln232_11_fu_1770_p1;
wire   [7:0] add_ln385_24_fu_1783_p2;
wire   [15:0] add_ln232_84_fu_1778_p2;
wire   [15:0] zext_ln1715_71_fu_1803_p1;
wire   [15:0] add_ln232_85_fu_1809_p2;
wire   [7:0] zext_ln232_12_fu_1806_p1;
wire   [7:0] add_ln385_25_fu_1819_p2;
wire   [15:0] add_ln232_86_fu_1814_p2;
wire   [15:0] zext_ln1715_72_fu_1839_p1;
wire   [15:0] add_ln232_87_fu_1845_p2;
wire   [7:0] zext_ln232_13_fu_1842_p1;
wire   [7:0] add_ln385_26_fu_1855_p2;
wire   [15:0] add_ln232_88_fu_1850_p2;
wire   [15:0] zext_ln1715_73_fu_1875_p1;
wire   [15:0] add_ln232_89_fu_1881_p2;
wire   [7:0] zext_ln232_14_fu_1878_p1;
wire   [7:0] add_ln385_27_fu_1891_p2;
wire   [15:0] add_ln232_90_fu_1886_p2;
wire   [15:0] zext_ln1715_74_fu_1911_p1;
wire   [15:0] add_ln232_91_fu_1917_p2;
wire   [7:0] zext_ln232_15_fu_1914_p1;
wire   [7:0] add_ln385_28_fu_1927_p2;
wire   [15:0] add_ln232_92_fu_1922_p2;
wire   [15:0] zext_ln1715_75_fu_1947_p1;
wire   [15:0] add_ln232_93_fu_1953_p2;
wire   [7:0] zext_ln232_16_fu_1950_p1;
wire   [7:0] add_ln385_29_fu_1963_p2;
wire   [15:0] add_ln232_94_fu_1958_p2;
wire   [15:0] zext_ln1715_76_fu_1983_p1;
wire   [15:0] add_ln232_95_fu_1989_p2;
wire   [7:0] zext_ln232_17_fu_1986_p1;
wire   [7:0] add_ln385_30_fu_1999_p2;
wire   [15:0] add_ln232_96_fu_1994_p2;
wire   [15:0] zext_ln1715_77_fu_2019_p1;
wire   [15:0] add_ln232_97_fu_2025_p2;
wire   [7:0] zext_ln232_18_fu_2022_p1;
wire   [7:0] add_ln385_31_fu_2035_p2;
wire   [15:0] add_ln232_98_fu_2030_p2;
wire   [7:0] trunc_ln385_8_fu_1793_p4;
wire   [15:0] tmp_106_i_fu_2055_p3;
wire   [7:0] trunc_ln5_fu_1505_p4;
wire   [15:0] tmp_107_i_fu_2067_p3;
wire   [16:0] zext_ln886_fu_2063_p1;
wire   [16:0] zext_ln886_127_fu_2075_p1;
wire   [16:0] add_ln886_142_fu_2079_p2;
wire   [15:0] zext_ln1715_78_fu_2093_p1;
wire   [15:0] add_ln232_99_fu_2097_p2;
wire   [15:0] add_ln232_100_fu_2103_p2;
wire   [7:0] trunc_ln385_9_fu_1829_p4;
wire   [15:0] tmp_108_i_fu_2119_p3;
wire   [7:0] trunc_ln385_1_fu_1541_p4;
wire   [15:0] tmp_109_i_fu_2131_p3;
wire   [16:0] zext_ln886_128_fu_2127_p1;
wire   [16:0] zext_ln886_129_fu_2139_p1;
wire   [16:0] add_ln886_143_fu_2143_p2;
wire   [15:0] zext_ln1715_79_fu_2157_p1;
wire   [15:0] add_ln232_101_fu_2161_p2;
wire   [15:0] add_ln232_102_fu_2167_p2;
wire   [7:0] trunc_ln385_s_fu_1865_p4;
wire   [15:0] tmp_110_i_fu_2183_p3;
wire   [7:0] trunc_ln385_2_fu_1577_p4;
wire   [15:0] tmp_111_i_fu_2195_p3;
wire   [16:0] zext_ln886_130_fu_2191_p1;
wire   [16:0] zext_ln886_131_fu_2203_p1;
wire   [16:0] add_ln886_144_fu_2207_p2;
wire   [15:0] zext_ln1715_80_fu_2221_p1;
wire   [15:0] add_ln232_103_fu_2225_p2;
wire   [15:0] add_ln232_104_fu_2231_p2;
wire   [7:0] trunc_ln385_10_fu_1901_p4;
wire   [15:0] tmp_112_i_fu_2247_p3;
wire   [7:0] trunc_ln385_3_fu_1613_p4;
wire   [15:0] tmp_113_i_fu_2259_p3;
wire   [16:0] zext_ln886_132_fu_2255_p1;
wire   [16:0] zext_ln886_133_fu_2267_p1;
wire   [16:0] add_ln886_145_fu_2271_p2;
wire   [15:0] zext_ln1715_81_fu_2285_p1;
wire   [15:0] add_ln232_105_fu_2289_p2;
wire   [15:0] add_ln232_106_fu_2295_p2;
wire   [7:0] trunc_ln385_11_fu_1937_p4;
wire   [7:0] add_ln385_12_fu_1932_p2;
wire   [15:0] tmp_114_i_fu_2311_p3;
wire   [7:0] trunc_ln385_4_fu_1649_p4;
wire   [7:0] add_ln385_4_fu_1644_p2;
wire   [15:0] tmp_115_i_fu_2323_p3;
wire   [16:0] zext_ln886_134_fu_2319_p1;
wire   [16:0] zext_ln886_135_fu_2331_p1;
wire   [16:0] add_ln886_146_fu_2335_p2;
wire   [0:0] tmp_224_fu_2341_p3;
wire   [15:0] zext_ln1715_82_fu_2349_p1;
wire   [15:0] add_ln232_107_fu_2353_p2;
wire   [7:0] trunc_ln385_12_fu_1973_p4;
wire   [7:0] add_ln385_13_fu_1968_p2;
wire   [15:0] tmp_116_i_fu_2365_p3;
wire   [7:0] trunc_ln385_5_fu_1685_p4;
wire   [7:0] add_ln385_5_fu_1680_p2;
wire   [15:0] tmp_117_i_fu_2377_p3;
wire   [16:0] zext_ln886_137_fu_2373_p1;
wire   [16:0] zext_ln886_138_fu_2385_p1;
wire   [16:0] add_ln886_147_fu_2389_p2;
wire   [0:0] tmp_225_fu_2395_p3;
wire   [15:0] zext_ln1715_83_fu_2403_p1;
wire   [15:0] add_ln232_109_fu_2407_p2;
wire   [7:0] trunc_ln385_13_fu_2009_p4;
wire   [7:0] add_ln385_14_fu_2004_p2;
wire   [15:0] tmp_118_i_fu_2419_p3;
wire   [7:0] trunc_ln385_6_fu_1721_p4;
wire   [7:0] add_ln385_6_fu_1716_p2;
wire   [15:0] tmp_119_i_fu_2431_p3;
wire   [16:0] zext_ln886_140_fu_2427_p1;
wire   [16:0] zext_ln886_141_fu_2439_p1;
wire   [16:0] add_ln886_148_fu_2443_p2;
wire   [0:0] tmp_226_fu_2449_p3;
wire   [15:0] zext_ln1715_84_fu_2457_p1;
wire   [15:0] add_ln232_111_fu_2461_p2;
wire   [7:0] trunc_ln385_14_fu_2045_p4;
wire   [7:0] add_ln385_15_fu_2040_p2;
wire   [15:0] tmp_120_i_fu_2473_p3;
wire   [7:0] trunc_ln385_7_fu_1757_p4;
wire   [7:0] add_ln385_7_fu_1752_p2;
wire   [15:0] tmp_121_i_fu_2485_p3;
wire   [16:0] zext_ln886_143_fu_2481_p1;
wire   [16:0] zext_ln886_144_fu_2493_p1;
wire   [16:0] add_ln886_149_fu_2497_p2;
wire   [0:0] tmp_227_fu_2503_p3;
wire   [15:0] zext_ln1715_85_fu_2511_p1;
wire   [15:0] add_ln232_113_fu_2515_p2;
wire   [7:0] zext_ln232_19_fu_2527_p1;
wire   [7:0] add_ln395_4_fu_2530_p2;
wire   [7:0] zext_ln232_20_fu_2540_p1;
wire   [7:0] add_ln395_5_fu_2543_p2;
wire   [7:0] zext_ln232_21_fu_2553_p1;
wire   [7:0] add_ln395_6_fu_2556_p2;
wire   [7:0] zext_ln232_22_fu_2566_p1;
wire   [7:0] add_ln395_7_fu_2569_p2;
wire   [7:0] add_ln395_fu_2535_p2;
wire   [15:0] tmp_122_i_fu_2591_p3;
wire   [16:0] zext_ln886_146_fu_2598_p1;
wire   [16:0] zext_ln886_136_fu_2579_p1;
wire   [16:0] add_ln886_150_fu_2602_p2;
wire   [0:0] tmp_228_fu_2608_p3;
wire   [15:0] zext_ln1715_86_fu_2616_p1;
wire   [15:0] add_ln232_115_fu_2620_p2;
wire   [7:0] add_ln395_1_fu_2548_p2;
wire   [15:0] tmp_123_i_fu_2631_p3;
wire   [16:0] zext_ln886_148_fu_2638_p1;
wire   [16:0] zext_ln886_139_fu_2582_p1;
wire   [16:0] add_ln886_151_fu_2642_p2;
wire   [0:0] tmp_229_fu_2648_p3;
wire   [15:0] zext_ln1715_87_fu_2656_p1;
wire   [15:0] add_ln232_117_fu_2660_p2;
wire   [7:0] add_ln395_2_fu_2561_p2;
wire   [15:0] tmp_124_i_fu_2671_p3;
wire   [16:0] zext_ln886_150_fu_2678_p1;
wire   [16:0] zext_ln886_142_fu_2585_p1;
wire   [16:0] add_ln886_152_fu_2682_p2;
wire   [0:0] tmp_230_fu_2688_p3;
wire   [15:0] zext_ln1715_88_fu_2696_p1;
wire   [15:0] add_ln232_119_fu_2700_p2;
wire   [7:0] add_ln395_3_fu_2574_p2;
wire   [15:0] tmp_125_i_fu_2711_p3;
wire   [16:0] zext_ln886_152_fu_2718_p1;
wire   [16:0] zext_ln886_145_fu_2588_p1;
wire   [16:0] add_ln886_153_fu_2722_p2;
wire   [0:0] tmp_231_fu_2728_p3;
wire   [15:0] zext_ln1715_89_fu_2736_p1;
wire   [15:0] add_ln232_121_fu_2740_p2;
wire   [16:0] zext_ln886_151_fu_2757_p1;
wire   [16:0] zext_ln886_147_fu_2751_p1;
wire   [16:0] zext_ln886_153_fu_2760_p1;
wire   [16:0] zext_ln886_149_fu_2754_p1;
wire   [16:0] add_ln886_154_fu_2763_p2;
wire   [0:0] tmp_232_fu_2775_p3;
wire   [15:0] zext_ln1715_90_fu_2783_p1;
wire   [15:0] add_ln232_123_fu_2787_p2;
wire   [16:0] add_ln886_155_fu_2769_p2;
wire   [0:0] tmp_233_fu_2797_p3;
wire   [15:0] zext_ln1715_92_fu_2805_p1;
wire   [15:0] add_ln232_125_fu_2809_p2;
wire   [16:0] zext_ln886_154_fu_2822_p1;
wire   [16:0] zext_ln1715_91_fu_2819_p1;
wire   [16:0] add_ln886_156_fu_2825_p2;
wire   [0:0] tmp_234_fu_2831_p3;
wire   [15:0] zext_ln1715_93_fu_2839_p1;
wire   [15:0] add_ln232_127_fu_2843_p2;
wire   [15:0] add_ln232_128_fu_2848_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2859 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln232_108_reg_3359 <= add_ln232_108_fu_2359_p2;
        add_ln232_110_reg_3365 <= add_ln232_110_fu_2413_p2;
        add_ln232_112_reg_3371 <= add_ln232_112_fu_2467_p2;
        add_ln232_114_reg_3377 <= add_ln232_114_fu_2521_p2;
        add_ln385_10_reg_3309 <= add_ln385_10_fu_1860_p2;
        add_ln385_11_reg_3314 <= add_ln385_11_fu_1896_p2;
        add_ln385_1_reg_3284 <= add_ln385_1_fu_1536_p2;
        add_ln385_2_reg_3289 <= add_ln385_2_fu_1572_p2;
        add_ln385_3_reg_3294 <= add_ln385_3_fu_1608_p2;
        add_ln385_8_reg_3299 <= add_ln385_8_fu_1788_p2;
        add_ln385_9_reg_3304 <= add_ln385_9_fu_1824_p2;
        add_ln385_reg_3279 <= add_ln385_fu_1500_p2;
        tmp_220_reg_3319 <= add_ln886_142_fu_2079_p2[32'd16];
        tmp_221_reg_3329 <= add_ln886_143_fu_2143_p2[32'd16];
        tmp_222_reg_3339 <= add_ln886_144_fu_2207_p2[32'd16];
        tmp_223_reg_3349 <= add_ln886_145_fu_2271_p2[32'd16];
        trunc_ln395_1_reg_3334 <= {{add_ln232_102_fu_2167_p2[15:8]}};
        trunc_ln395_2_reg_3344 <= {{add_ln232_104_fu_2231_p2[15:8]}};
        trunc_ln395_3_reg_3354 <= {{add_ln232_106_fu_2295_p2[15:8]}};
        trunc_ln6_reg_3324 <= {{add_ln232_100_fu_2103_p2[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2859_pp0_iter1_reg == 1'd1))) begin
        add_ln232_116_reg_3383 <= add_ln232_116_fu_2625_p2;
        add_ln232_118_reg_3389 <= add_ln232_118_fu_2665_p2;
        add_ln232_120_reg_3395 <= add_ln232_120_fu_2705_p2;
        add_ln232_122_reg_3401 <= add_ln232_122_fu_2745_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2859_pp0_iter2_reg == 1'd1))) begin
        add_ln232_124_reg_3407 <= add_ln232_124_fu_2792_p2;
        add_ln232_126_reg_3413 <= add_ln232_126_fu_2814_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2859_pp0_iter3_reg == 1'd1))) begin
        icmp_ln1065_reg_3419 <= icmp_ln1065_fu_2853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_10_reg_3108 <= {{subSumFifo_dout[175:160]}};
        tmp_11_reg_3119 <= {{subSumFifo_dout[719:704]}};
        tmp_12_reg_3124 <= {{subSumFifo_dout[207:192]}};
        tmp_13_reg_3135 <= {{subSumFifo_dout[751:736]}};
        tmp_14_reg_3140 <= {{subSumFifo_dout[239:224]}};
        tmp_15_reg_3151 <= {{subSumFifo_dout[783:768]}};
        tmp_16_reg_3156 <= {{subSumFifo_dout[271:256]}};
        tmp_17_reg_3167 <= {{subSumFifo_dout[815:800]}};
        tmp_18_reg_3172 <= {{subSumFifo_dout[303:288]}};
        tmp_19_reg_3183 <= {{subSumFifo_dout[847:832]}};
        tmp_1_reg_3024 <= {{subSumFifo_dout[47:32]}};
        tmp_205_reg_3039 <= add_ln886_127_fu_709_p2[32'd16];
        tmp_206_reg_3060 <= add_ln886_128_fu_763_p2[32'd16];
        tmp_207_reg_3081 <= add_ln886_129_fu_817_p2[32'd16];
        tmp_208_reg_3097 <= add_ln886_130_fu_871_p2[32'd16];
        tmp_209_reg_3113 <= add_ln886_131_fu_925_p2[32'd16];
        tmp_20_reg_3188 <= {{subSumFifo_dout[335:320]}};
        tmp_210_reg_3129 <= add_ln886_132_fu_979_p2[32'd16];
        tmp_211_reg_3145 <= add_ln886_133_fu_1033_p2[32'd16];
        tmp_212_reg_3161 <= add_ln886_134_fu_1087_p2[32'd16];
        tmp_213_reg_3177 <= add_ln886_135_fu_1141_p2[32'd16];
        tmp_214_reg_3193 <= add_ln886_136_fu_1195_p2[32'd16];
        tmp_215_reg_3209 <= add_ln886_137_fu_1249_p2[32'd16];
        tmp_216_reg_3225 <= add_ln886_138_fu_1303_p2[32'd16];
        tmp_217_reg_3241 <= add_ln886_139_fu_1357_p2[32'd16];
        tmp_218_reg_3257 <= add_ln886_140_fu_1411_p2[32'd16];
        tmp_219_reg_3273 <= add_ln886_141_fu_1465_p2[32'd16];
        tmp_21_reg_3199 <= {{subSumFifo_dout[879:864]}};
        tmp_22_reg_3204 <= {{subSumFifo_dout[367:352]}};
        tmp_23_reg_3215 <= {{subSumFifo_dout[911:896]}};
        tmp_24_reg_3220 <= {{subSumFifo_dout[399:384]}};
        tmp_25_reg_3231 <= {{subSumFifo_dout[943:928]}};
        tmp_26_reg_3236 <= {{subSumFifo_dout[431:416]}};
        tmp_27_reg_3247 <= {{subSumFifo_dout[975:960]}};
        tmp_28_reg_3252 <= {{subSumFifo_dout[463:448]}};
        tmp_29_reg_3263 <= {{subSumFifo_dout[1007:992]}};
        tmp_2_reg_3034 <= {{subSumFifo_dout[559:544]}};
        tmp_30_reg_3268 <= {{subSumFifo_dout[495:480]}};
        tmp_3_reg_3045 <= {{subSumFifo_dout[79:64]}};
        tmp_4_reg_3055 <= {{subSumFifo_dout[591:576]}};
        tmp_5_reg_3066 <= {{subSumFifo_dout[111:96]}};
        tmp_6_reg_3076 <= {{subSumFifo_dout[623:608]}};
        tmp_75_i_reg_3003 <= {{subSumFifo_dout[519:512]}};
        tmp_77_i_reg_3029 <= {{subSumFifo_dout[551:544]}};
        tmp_79_i_reg_3050 <= {{subSumFifo_dout[583:576]}};
        tmp_7_reg_3087 <= {{subSumFifo_dout[655:640]}};
        tmp_81_i_reg_3071 <= {{subSumFifo_dout[615:608]}};
        tmp_8_reg_3092 <= {{subSumFifo_dout[143:128]}};
        tmp_9_reg_3103 <= {{subSumFifo_dout[687:672]}};
        tmp_reg_3018 <= add_ln886_fu_655_p2[32'd16];
        tmp_s_reg_3013 <= {{subSumFifo_dout[527:512]}};
        trunc_ln145_10_i_reg_2913 <= {{subSumFifo_dout[359:352]}};
        trunc_ln145_11_i_reg_2918 <= {{subSumFifo_dout[391:384]}};
        trunc_ln145_12_i_reg_2923 <= {{subSumFifo_dout[423:416]}};
        trunc_ln145_13_i_reg_2928 <= {{subSumFifo_dout[455:448]}};
        trunc_ln145_14_i_reg_2933 <= {{subSumFifo_dout[487:480]}};
        trunc_ln145_15_i_reg_2938 <= {{subSumFifo_dout[647:640]}};
        trunc_ln145_16_i_reg_2943 <= {{subSumFifo_dout[679:672]}};
        trunc_ln145_17_i_reg_2948 <= {{subSumFifo_dout[711:704]}};
        trunc_ln145_18_i_reg_2953 <= {{subSumFifo_dout[743:736]}};
        trunc_ln145_19_i_reg_2958 <= {{subSumFifo_dout[775:768]}};
        trunc_ln145_1_i3_reg_2868 <= {{subSumFifo_dout[71:64]}};
        trunc_ln145_20_i_reg_2963 <= {{subSumFifo_dout[807:800]}};
        trunc_ln145_21_i_reg_2968 <= {{subSumFifo_dout[839:832]}};
        trunc_ln145_22_i_reg_2973 <= {{subSumFifo_dout[871:864]}};
        trunc_ln145_23_i_reg_2978 <= {{subSumFifo_dout[903:896]}};
        trunc_ln145_24_i_reg_2983 <= {{subSumFifo_dout[935:928]}};
        trunc_ln145_25_i_reg_2988 <= {{subSumFifo_dout[967:960]}};
        trunc_ln145_26_i_reg_2993 <= {{subSumFifo_dout[999:992]}};
        trunc_ln145_2_i4_reg_2873 <= {{subSumFifo_dout[103:96]}};
        trunc_ln145_3_i5_reg_2878 <= {{subSumFifo_dout[135:128]}};
        trunc_ln145_4_i6_reg_2883 <= {{subSumFifo_dout[167:160]}};
        trunc_ln145_5_i7_reg_2888 <= {{subSumFifo_dout[199:192]}};
        trunc_ln145_6_i8_reg_2893 <= {{subSumFifo_dout[231:224]}};
        trunc_ln145_7_i9_reg_2898 <= {{subSumFifo_dout[263:256]}};
        trunc_ln145_8_i_reg_2903 <= {{subSumFifo_dout[295:288]}};
        trunc_ln145_9_i_reg_2908 <= {{subSumFifo_dout[327:320]}};
        trunc_ln145_i2_reg_2863 <= {{subSumFifo_dout[39:32]}};
        trunc_ln886_63_reg_3008 <= trunc_ln886_63_fu_641_p1;
        trunc_ln886_reg_2998 <= trunc_ln886_fu_627_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_2859 <= tmp_i_nbreadreq_fu_292_p3;
        tmp_i_reg_2859_pp0_iter1_reg <= tmp_i_reg_2859;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_i_reg_2859_pp0_iter2_reg <= tmp_i_reg_2859_pp0_iter1_reg;
        tmp_i_reg_2859_pp0_iter3_reg <= tmp_i_reg_2859_pp0_iter2_reg;
        tmp_i_reg_2859_pp0_iter4_reg <= tmp_i_reg_2859_pp0_iter3_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_2859_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        rxEng_checksumValidFifo_blk_n = rxEng_checksumValidFifo_full_n;
    end else begin
        rxEng_checksumValidFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2859_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        rxEng_checksumValidFifo_write = 1'b1;
    end else begin
        rxEng_checksumValidFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        subSumFifo_blk_n = subSumFifo_empty_n;
    end else begin
        subSumFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        subSumFifo_read = 1'b1;
    end else begin
        subSumFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln232_100_fu_2103_p2 = (add_ln232_99_fu_2097_p2 + tmp_106_i_fu_2055_p3);

assign add_ln232_101_fu_2161_p2 = (tmp_109_i_fu_2131_p3 + zext_ln1715_79_fu_2157_p1);

assign add_ln232_102_fu_2167_p2 = (add_ln232_101_fu_2161_p2 + tmp_108_i_fu_2119_p3);

assign add_ln232_103_fu_2225_p2 = (tmp_111_i_fu_2195_p3 + zext_ln1715_80_fu_2221_p1);

assign add_ln232_104_fu_2231_p2 = (add_ln232_103_fu_2225_p2 + tmp_110_i_fu_2183_p3);

assign add_ln232_105_fu_2289_p2 = (tmp_113_i_fu_2259_p3 + zext_ln1715_81_fu_2285_p1);

assign add_ln232_106_fu_2295_p2 = (add_ln232_105_fu_2289_p2 + tmp_112_i_fu_2247_p3);

assign add_ln232_107_fu_2353_p2 = (tmp_115_i_fu_2323_p3 + zext_ln1715_82_fu_2349_p1);

assign add_ln232_108_fu_2359_p2 = (add_ln232_107_fu_2353_p2 + tmp_114_i_fu_2311_p3);

assign add_ln232_109_fu_2407_p2 = (tmp_117_i_fu_2377_p3 + zext_ln1715_83_fu_2403_p1);

assign add_ln232_110_fu_2413_p2 = (add_ln232_109_fu_2407_p2 + tmp_116_i_fu_2365_p3);

assign add_ln232_111_fu_2461_p2 = (tmp_119_i_fu_2431_p3 + zext_ln1715_84_fu_2457_p1);

assign add_ln232_112_fu_2467_p2 = (add_ln232_111_fu_2461_p2 + tmp_118_i_fu_2419_p3);

assign add_ln232_113_fu_2515_p2 = (tmp_121_i_fu_2485_p3 + zext_ln1715_85_fu_2511_p1);

assign add_ln232_114_fu_2521_p2 = (add_ln232_113_fu_2515_p2 + tmp_120_i_fu_2473_p3);

assign add_ln232_115_fu_2620_p2 = (add_ln232_108_reg_3359 + zext_ln1715_86_fu_2616_p1);

assign add_ln232_116_fu_2625_p2 = (add_ln232_115_fu_2620_p2 + tmp_122_i_fu_2591_p3);

assign add_ln232_117_fu_2660_p2 = (add_ln232_110_reg_3365 + zext_ln1715_87_fu_2656_p1);

assign add_ln232_118_fu_2665_p2 = (add_ln232_117_fu_2660_p2 + tmp_123_i_fu_2631_p3);

assign add_ln232_119_fu_2700_p2 = (add_ln232_112_reg_3371 + zext_ln1715_88_fu_2696_p1);

assign add_ln232_120_fu_2705_p2 = (add_ln232_119_fu_2700_p2 + tmp_124_i_fu_2671_p3);

assign add_ln232_121_fu_2740_p2 = (add_ln232_114_reg_3377 + zext_ln1715_89_fu_2736_p1);

assign add_ln232_122_fu_2745_p2 = (add_ln232_121_fu_2740_p2 + tmp_125_i_fu_2711_p3);

assign add_ln232_123_fu_2787_p2 = (add_ln232_116_reg_3383 + zext_ln1715_90_fu_2783_p1);

assign add_ln232_124_fu_2792_p2 = (add_ln232_123_fu_2787_p2 + add_ln232_120_reg_3395);

assign add_ln232_125_fu_2809_p2 = (add_ln232_118_reg_3389 + zext_ln1715_92_fu_2805_p1);

assign add_ln232_126_fu_2814_p2 = (add_ln232_125_fu_2809_p2 + add_ln232_122_reg_3401);

assign add_ln232_127_fu_2843_p2 = (add_ln232_124_reg_3407 + zext_ln1715_93_fu_2839_p1);

assign add_ln232_128_fu_2848_p2 = (add_ln232_127_fu_2843_p2 + add_ln232_126_reg_3413);

assign add_ln232_68_fu_1490_p2 = (add_ln232_fu_1485_p2 + tmp_s_reg_3013);

assign add_ln232_69_fu_1521_p2 = (tmp_1_reg_3024 + zext_ln1715_63_fu_1515_p1);

assign add_ln232_70_fu_1526_p2 = (add_ln232_69_fu_1521_p2 + tmp_2_reg_3034);

assign add_ln232_71_fu_1557_p2 = (tmp_3_reg_3045 + zext_ln1715_64_fu_1551_p1);

assign add_ln232_72_fu_1562_p2 = (add_ln232_71_fu_1557_p2 + tmp_4_reg_3055);

assign add_ln232_73_fu_1593_p2 = (tmp_5_reg_3066 + zext_ln1715_65_fu_1587_p1);

assign add_ln232_74_fu_1598_p2 = (add_ln232_73_fu_1593_p2 + tmp_6_reg_3076);

assign add_ln232_75_fu_1629_p2 = (tmp_8_reg_3092 + zext_ln1715_66_fu_1623_p1);

assign add_ln232_76_fu_1634_p2 = (add_ln232_75_fu_1629_p2 + tmp_7_reg_3087);

assign add_ln232_77_fu_1665_p2 = (tmp_10_reg_3108 + zext_ln1715_67_fu_1659_p1);

assign add_ln232_78_fu_1670_p2 = (add_ln232_77_fu_1665_p2 + tmp_9_reg_3103);

assign add_ln232_79_fu_1701_p2 = (tmp_12_reg_3124 + zext_ln1715_68_fu_1695_p1);

assign add_ln232_80_fu_1706_p2 = (add_ln232_79_fu_1701_p2 + tmp_11_reg_3119);

assign add_ln232_81_fu_1737_p2 = (tmp_14_reg_3140 + zext_ln1715_69_fu_1731_p1);

assign add_ln232_82_fu_1742_p2 = (add_ln232_81_fu_1737_p2 + tmp_13_reg_3135);

assign add_ln232_83_fu_1773_p2 = (tmp_16_reg_3156 + zext_ln1715_70_fu_1767_p1);

assign add_ln232_84_fu_1778_p2 = (add_ln232_83_fu_1773_p2 + tmp_15_reg_3151);

assign add_ln232_85_fu_1809_p2 = (tmp_18_reg_3172 + zext_ln1715_71_fu_1803_p1);

assign add_ln232_86_fu_1814_p2 = (add_ln232_85_fu_1809_p2 + tmp_17_reg_3167);

assign add_ln232_87_fu_1845_p2 = (tmp_20_reg_3188 + zext_ln1715_72_fu_1839_p1);

assign add_ln232_88_fu_1850_p2 = (add_ln232_87_fu_1845_p2 + tmp_19_reg_3183);

assign add_ln232_89_fu_1881_p2 = (tmp_22_reg_3204 + zext_ln1715_73_fu_1875_p1);

assign add_ln232_90_fu_1886_p2 = (add_ln232_89_fu_1881_p2 + tmp_21_reg_3199);

assign add_ln232_91_fu_1917_p2 = (tmp_24_reg_3220 + zext_ln1715_74_fu_1911_p1);

assign add_ln232_92_fu_1922_p2 = (add_ln232_91_fu_1917_p2 + tmp_23_reg_3215);

assign add_ln232_93_fu_1953_p2 = (tmp_26_reg_3236 + zext_ln1715_75_fu_1947_p1);

assign add_ln232_94_fu_1958_p2 = (add_ln232_93_fu_1953_p2 + tmp_25_reg_3231);

assign add_ln232_95_fu_1989_p2 = (tmp_28_reg_3252 + zext_ln1715_76_fu_1983_p1);

assign add_ln232_96_fu_1994_p2 = (add_ln232_95_fu_1989_p2 + tmp_27_reg_3247);

assign add_ln232_97_fu_2025_p2 = (tmp_30_reg_3268 + zext_ln1715_77_fu_2019_p1);

assign add_ln232_98_fu_2030_p2 = (add_ln232_97_fu_2025_p2 + tmp_29_reg_3263);

assign add_ln232_99_fu_2097_p2 = (tmp_107_i_fu_2067_p3 + zext_ln1715_78_fu_2093_p1);

assign add_ln232_fu_1485_p2 = (trunc_ln886_63_reg_3008 + zext_ln1715_fu_1479_p1);

assign add_ln385_10_fu_1860_p2 = (add_ln385_26_fu_1855_p2 + trunc_ln145_21_i_reg_2968);

assign add_ln385_11_fu_1896_p2 = (add_ln385_27_fu_1891_p2 + trunc_ln145_22_i_reg_2973);

assign add_ln385_12_fu_1932_p2 = (add_ln385_28_fu_1927_p2 + trunc_ln145_23_i_reg_2978);

assign add_ln385_13_fu_1968_p2 = (add_ln385_29_fu_1963_p2 + trunc_ln145_24_i_reg_2983);

assign add_ln385_14_fu_2004_p2 = (add_ln385_30_fu_1999_p2 + trunc_ln145_25_i_reg_2988);

assign add_ln385_15_fu_2040_p2 = (add_ln385_31_fu_2035_p2 + trunc_ln145_26_i_reg_2993);

assign add_ln385_16_fu_1495_p2 = (trunc_ln886_reg_2998 + zext_ln232_fu_1482_p1);

assign add_ln385_17_fu_1531_p2 = (trunc_ln145_i2_reg_2863 + zext_ln232_4_fu_1518_p1);

assign add_ln385_18_fu_1567_p2 = (trunc_ln145_1_i3_reg_2868 + zext_ln232_5_fu_1554_p1);

assign add_ln385_19_fu_1603_p2 = (trunc_ln145_2_i4_reg_2873 + zext_ln232_6_fu_1590_p1);

assign add_ln385_1_fu_1536_p2 = (add_ln385_17_fu_1531_p2 + tmp_77_i_reg_3029);

assign add_ln385_20_fu_1639_p2 = (trunc_ln145_3_i5_reg_2878 + zext_ln232_7_fu_1626_p1);

assign add_ln385_21_fu_1675_p2 = (trunc_ln145_4_i6_reg_2883 + zext_ln232_8_fu_1662_p1);

assign add_ln385_22_fu_1711_p2 = (trunc_ln145_5_i7_reg_2888 + zext_ln232_9_fu_1698_p1);

assign add_ln385_23_fu_1747_p2 = (trunc_ln145_6_i8_reg_2893 + zext_ln232_10_fu_1734_p1);

assign add_ln385_24_fu_1783_p2 = (trunc_ln145_7_i9_reg_2898 + zext_ln232_11_fu_1770_p1);

assign add_ln385_25_fu_1819_p2 = (trunc_ln145_8_i_reg_2903 + zext_ln232_12_fu_1806_p1);

assign add_ln385_26_fu_1855_p2 = (trunc_ln145_9_i_reg_2908 + zext_ln232_13_fu_1842_p1);

assign add_ln385_27_fu_1891_p2 = (trunc_ln145_10_i_reg_2913 + zext_ln232_14_fu_1878_p1);

assign add_ln385_28_fu_1927_p2 = (trunc_ln145_11_i_reg_2918 + zext_ln232_15_fu_1914_p1);

assign add_ln385_29_fu_1963_p2 = (trunc_ln145_12_i_reg_2923 + zext_ln232_16_fu_1950_p1);

assign add_ln385_2_fu_1572_p2 = (add_ln385_18_fu_1567_p2 + tmp_79_i_reg_3050);

assign add_ln385_30_fu_1999_p2 = (trunc_ln145_13_i_reg_2928 + zext_ln232_17_fu_1986_p1);

assign add_ln385_31_fu_2035_p2 = (trunc_ln145_14_i_reg_2933 + zext_ln232_18_fu_2022_p1);

assign add_ln385_3_fu_1608_p2 = (add_ln385_19_fu_1603_p2 + tmp_81_i_reg_3071);

assign add_ln385_4_fu_1644_p2 = (add_ln385_20_fu_1639_p2 + trunc_ln145_15_i_reg_2938);

assign add_ln385_5_fu_1680_p2 = (add_ln385_21_fu_1675_p2 + trunc_ln145_16_i_reg_2943);

assign add_ln385_6_fu_1716_p2 = (add_ln385_22_fu_1711_p2 + trunc_ln145_17_i_reg_2948);

assign add_ln385_7_fu_1752_p2 = (add_ln385_23_fu_1747_p2 + trunc_ln145_18_i_reg_2953);

assign add_ln385_8_fu_1788_p2 = (add_ln385_24_fu_1783_p2 + trunc_ln145_19_i_reg_2958);

assign add_ln385_9_fu_1824_p2 = (add_ln385_25_fu_1819_p2 + trunc_ln145_20_i_reg_2963);

assign add_ln385_fu_1500_p2 = (add_ln385_16_fu_1495_p2 + tmp_75_i_reg_3003);

assign add_ln395_1_fu_2548_p2 = (add_ln395_5_fu_2543_p2 + add_ln385_9_reg_3304);

assign add_ln395_2_fu_2561_p2 = (add_ln395_6_fu_2556_p2 + add_ln385_10_reg_3309);

assign add_ln395_3_fu_2574_p2 = (add_ln395_7_fu_2569_p2 + add_ln385_11_reg_3314);

assign add_ln395_4_fu_2530_p2 = (add_ln385_reg_3279 + zext_ln232_19_fu_2527_p1);

assign add_ln395_5_fu_2543_p2 = (add_ln385_1_reg_3284 + zext_ln232_20_fu_2540_p1);

assign add_ln395_6_fu_2556_p2 = (add_ln385_2_reg_3289 + zext_ln232_21_fu_2553_p1);

assign add_ln395_7_fu_2569_p2 = (add_ln385_3_reg_3294 + zext_ln232_22_fu_2566_p1);

assign add_ln395_fu_2535_p2 = (add_ln395_4_fu_2530_p2 + add_ln385_8_reg_3299);

assign add_ln886_127_fu_709_p2 = (tmp_sum_V_1_fu_477_p4 + or_ln_fu_679_p4);

assign add_ln886_128_fu_763_p2 = (tmp_sum_V_2_fu_487_p4 + or_ln886_1_fu_733_p4);

assign add_ln886_129_fu_817_p2 = (tmp_sum_V_3_fu_497_p4 + or_ln886_2_fu_787_p4);

assign add_ln886_130_fu_871_p2 = (or_ln886_3_fu_841_p4 + or_ln886_4_fu_861_p4);

assign add_ln886_131_fu_925_p2 = (or_ln886_5_fu_895_p4 + or_ln886_6_fu_915_p4);

assign add_ln886_132_fu_979_p2 = (or_ln886_7_fu_949_p4 + or_ln886_8_fu_969_p4);

assign add_ln886_133_fu_1033_p2 = (or_ln886_9_fu_1003_p4 + or_ln886_s_fu_1023_p4);

assign add_ln886_134_fu_1087_p2 = (or_ln886_10_fu_1057_p4 + or_ln886_11_fu_1077_p4);

assign add_ln886_135_fu_1141_p2 = (or_ln886_12_fu_1111_p4 + or_ln886_13_fu_1131_p4);

assign add_ln886_136_fu_1195_p2 = (or_ln886_14_fu_1165_p4 + or_ln886_15_fu_1185_p4);

assign add_ln886_137_fu_1249_p2 = (or_ln886_16_fu_1219_p4 + or_ln886_17_fu_1239_p4);

assign add_ln886_138_fu_1303_p2 = (or_ln886_18_fu_1273_p4 + or_ln886_19_fu_1293_p4);

assign add_ln886_139_fu_1357_p2 = (or_ln886_20_fu_1327_p4 + or_ln886_21_fu_1347_p4);

assign add_ln886_140_fu_1411_p2 = (or_ln886_22_fu_1381_p4 + or_ln886_23_fu_1401_p4);

assign add_ln886_141_fu_1465_p2 = (or_ln886_24_fu_1435_p4 + or_ln886_25_fu_1455_p4);

assign add_ln886_142_fu_2079_p2 = (zext_ln886_fu_2063_p1 + zext_ln886_127_fu_2075_p1);

assign add_ln886_143_fu_2143_p2 = (zext_ln886_128_fu_2127_p1 + zext_ln886_129_fu_2139_p1);

assign add_ln886_144_fu_2207_p2 = (zext_ln886_130_fu_2191_p1 + zext_ln886_131_fu_2203_p1);

assign add_ln886_145_fu_2271_p2 = (zext_ln886_132_fu_2255_p1 + zext_ln886_133_fu_2267_p1);

assign add_ln886_146_fu_2335_p2 = (zext_ln886_134_fu_2319_p1 + zext_ln886_135_fu_2331_p1);

assign add_ln886_147_fu_2389_p2 = (zext_ln886_137_fu_2373_p1 + zext_ln886_138_fu_2385_p1);

assign add_ln886_148_fu_2443_p2 = (zext_ln886_140_fu_2427_p1 + zext_ln886_141_fu_2439_p1);

assign add_ln886_149_fu_2497_p2 = (zext_ln886_143_fu_2481_p1 + zext_ln886_144_fu_2493_p1);

assign add_ln886_150_fu_2602_p2 = (zext_ln886_146_fu_2598_p1 + zext_ln886_136_fu_2579_p1);

assign add_ln886_151_fu_2642_p2 = (zext_ln886_148_fu_2638_p1 + zext_ln886_139_fu_2582_p1);

assign add_ln886_152_fu_2682_p2 = (zext_ln886_150_fu_2678_p1 + zext_ln886_142_fu_2585_p1);

assign add_ln886_153_fu_2722_p2 = (zext_ln886_152_fu_2718_p1 + zext_ln886_145_fu_2588_p1);

assign add_ln886_154_fu_2763_p2 = (zext_ln886_151_fu_2757_p1 + zext_ln886_147_fu_2751_p1);

assign add_ln886_155_fu_2769_p2 = (zext_ln886_153_fu_2760_p1 + zext_ln886_149_fu_2754_p1);

assign add_ln886_156_fu_2825_p2 = (zext_ln886_154_fu_2822_p1 + zext_ln1715_91_fu_2819_p1);

assign add_ln886_fu_655_p2 = (tmp_sum_V_fu_467_p4 + trunc_ln145_fu_313_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2859_pp0_iter4_reg == 1'd1) & (rxEng_checksumValidFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2859_pp0_iter4_reg == 1'd1) & (rxEng_checksumValidFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2859_pp0_iter4_reg == 1'd1) & (rxEng_checksumValidFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_292_p3 == 1'd1) & (subSumFifo_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((tmp_i_reg_2859_pp0_iter4_reg == 1'd1) & (rxEng_checksumValidFifo_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign icmp_ln1065_fu_2853_p2 = ((add_ln232_128_fu_2848_p2 == 16'd65535) ? 1'b1 : 1'b0);

assign or_ln886_10_fu_1057_p4 = {{subSumFifo_dout[784:768]}};

assign or_ln886_11_fu_1077_p4 = {{subSumFifo_dout[272:256]}};

assign or_ln886_12_fu_1111_p4 = {{subSumFifo_dout[816:800]}};

assign or_ln886_13_fu_1131_p4 = {{subSumFifo_dout[304:288]}};

assign or_ln886_14_fu_1165_p4 = {{subSumFifo_dout[848:832]}};

assign or_ln886_15_fu_1185_p4 = {{subSumFifo_dout[336:320]}};

assign or_ln886_16_fu_1219_p4 = {{subSumFifo_dout[880:864]}};

assign or_ln886_17_fu_1239_p4 = {{subSumFifo_dout[368:352]}};

assign or_ln886_18_fu_1273_p4 = {{subSumFifo_dout[912:896]}};

assign or_ln886_19_fu_1293_p4 = {{subSumFifo_dout[400:384]}};

assign or_ln886_1_fu_733_p4 = {{subSumFifo_dout[80:64]}};

assign or_ln886_20_fu_1327_p4 = {{subSumFifo_dout[944:928]}};

assign or_ln886_21_fu_1347_p4 = {{subSumFifo_dout[432:416]}};

assign or_ln886_22_fu_1381_p4 = {{subSumFifo_dout[976:960]}};

assign or_ln886_23_fu_1401_p4 = {{subSumFifo_dout[464:448]}};

assign or_ln886_24_fu_1435_p4 = {{subSumFifo_dout[1008:992]}};

assign or_ln886_25_fu_1455_p4 = {{subSumFifo_dout[496:480]}};

assign or_ln886_2_fu_787_p4 = {{subSumFifo_dout[112:96]}};

assign or_ln886_3_fu_841_p4 = {{subSumFifo_dout[656:640]}};

assign or_ln886_4_fu_861_p4 = {{subSumFifo_dout[144:128]}};

assign or_ln886_5_fu_895_p4 = {{subSumFifo_dout[688:672]}};

assign or_ln886_6_fu_915_p4 = {{subSumFifo_dout[176:160]}};

assign or_ln886_7_fu_949_p4 = {{subSumFifo_dout[720:704]}};

assign or_ln886_8_fu_969_p4 = {{subSumFifo_dout[208:192]}};

assign or_ln886_9_fu_1003_p4 = {{subSumFifo_dout[752:736]}};

assign or_ln886_s_fu_1023_p4 = {{subSumFifo_dout[240:224]}};

assign or_ln_fu_679_p4 = {{subSumFifo_dout[48:32]}};

assign rxEng_checksumValidFifo_din = icmp_ln1065_reg_3419;

assign tmp_106_i_fu_2055_p3 = {{trunc_ln385_8_fu_1793_p4}, {add_ln385_8_fu_1788_p2}};

assign tmp_107_i_fu_2067_p3 = {{trunc_ln5_fu_1505_p4}, {add_ln385_fu_1500_p2}};

assign tmp_108_i_fu_2119_p3 = {{trunc_ln385_9_fu_1829_p4}, {add_ln385_9_fu_1824_p2}};

assign tmp_109_i_fu_2131_p3 = {{trunc_ln385_1_fu_1541_p4}, {add_ln385_1_fu_1536_p2}};

assign tmp_110_i_fu_2183_p3 = {{trunc_ln385_s_fu_1865_p4}, {add_ln385_10_fu_1860_p2}};

assign tmp_111_i_fu_2195_p3 = {{trunc_ln385_2_fu_1577_p4}, {add_ln385_2_fu_1572_p2}};

assign tmp_112_i_fu_2247_p3 = {{trunc_ln385_10_fu_1901_p4}, {add_ln385_11_fu_1896_p2}};

assign tmp_113_i_fu_2259_p3 = {{trunc_ln385_3_fu_1613_p4}, {add_ln385_3_fu_1608_p2}};

assign tmp_114_i_fu_2311_p3 = {{trunc_ln385_11_fu_1937_p4}, {add_ln385_12_fu_1932_p2}};

assign tmp_115_i_fu_2323_p3 = {{trunc_ln385_4_fu_1649_p4}, {add_ln385_4_fu_1644_p2}};

assign tmp_116_i_fu_2365_p3 = {{trunc_ln385_12_fu_1973_p4}, {add_ln385_13_fu_1968_p2}};

assign tmp_117_i_fu_2377_p3 = {{trunc_ln385_5_fu_1685_p4}, {add_ln385_5_fu_1680_p2}};

assign tmp_118_i_fu_2419_p3 = {{trunc_ln385_13_fu_2009_p4}, {add_ln385_14_fu_2004_p2}};

assign tmp_119_i_fu_2431_p3 = {{trunc_ln385_6_fu_1721_p4}, {add_ln385_6_fu_1716_p2}};

assign tmp_120_i_fu_2473_p3 = {{trunc_ln385_14_fu_2045_p4}, {add_ln385_15_fu_2040_p2}};

assign tmp_121_i_fu_2485_p3 = {{trunc_ln385_7_fu_1757_p4}, {add_ln385_7_fu_1752_p2}};

assign tmp_122_i_fu_2591_p3 = {{trunc_ln6_reg_3324}, {add_ln395_fu_2535_p2}};

assign tmp_123_i_fu_2631_p3 = {{trunc_ln395_1_reg_3334}, {add_ln395_1_fu_2548_p2}};

assign tmp_124_i_fu_2671_p3 = {{trunc_ln395_2_reg_3344}, {add_ln395_2_fu_2561_p2}};

assign tmp_125_i_fu_2711_p3 = {{trunc_ln395_3_reg_3354}, {add_ln395_3_fu_2574_p2}};

assign tmp_220_fu_2085_p3 = add_ln886_142_fu_2079_p2[32'd16];

assign tmp_221_fu_2149_p3 = add_ln886_143_fu_2143_p2[32'd16];

assign tmp_222_fu_2213_p3 = add_ln886_144_fu_2207_p2[32'd16];

assign tmp_223_fu_2277_p3 = add_ln886_145_fu_2271_p2[32'd16];

assign tmp_224_fu_2341_p3 = add_ln886_146_fu_2335_p2[32'd16];

assign tmp_225_fu_2395_p3 = add_ln886_147_fu_2389_p2[32'd16];

assign tmp_226_fu_2449_p3 = add_ln886_148_fu_2443_p2[32'd16];

assign tmp_227_fu_2503_p3 = add_ln886_149_fu_2497_p2[32'd16];

assign tmp_228_fu_2608_p3 = add_ln886_150_fu_2602_p2[32'd16];

assign tmp_229_fu_2648_p3 = add_ln886_151_fu_2642_p2[32'd16];

assign tmp_230_fu_2688_p3 = add_ln886_152_fu_2682_p2[32'd16];

assign tmp_231_fu_2728_p3 = add_ln886_153_fu_2722_p2[32'd16];

assign tmp_232_fu_2775_p3 = add_ln886_154_fu_2763_p2[32'd16];

assign tmp_233_fu_2797_p3 = add_ln886_155_fu_2769_p2[32'd16];

assign tmp_234_fu_2831_p3 = add_ln886_156_fu_2825_p2[32'd16];

assign tmp_i_nbreadreq_fu_292_p3 = subSumFifo_empty_n;

assign tmp_sum_V_1_fu_477_p4 = {{subSumFifo_dout[560:544]}};

assign tmp_sum_V_2_fu_487_p4 = {{subSumFifo_dout[592:576]}};

assign tmp_sum_V_3_fu_497_p4 = {{subSumFifo_dout[624:608]}};

assign tmp_sum_V_fu_467_p4 = {{subSumFifo_dout[528:512]}};

assign trunc_ln145_fu_313_p1 = subSumFifo_dout[16:0];

assign trunc_ln385_10_fu_1901_p4 = {{add_ln232_90_fu_1886_p2[15:8]}};

assign trunc_ln385_11_fu_1937_p4 = {{add_ln232_92_fu_1922_p2[15:8]}};

assign trunc_ln385_12_fu_1973_p4 = {{add_ln232_94_fu_1958_p2[15:8]}};

assign trunc_ln385_13_fu_2009_p4 = {{add_ln232_96_fu_1994_p2[15:8]}};

assign trunc_ln385_14_fu_2045_p4 = {{add_ln232_98_fu_2030_p2[15:8]}};

assign trunc_ln385_1_fu_1541_p4 = {{add_ln232_70_fu_1526_p2[15:8]}};

assign trunc_ln385_2_fu_1577_p4 = {{add_ln232_72_fu_1562_p2[15:8]}};

assign trunc_ln385_3_fu_1613_p4 = {{add_ln232_74_fu_1598_p2[15:8]}};

assign trunc_ln385_4_fu_1649_p4 = {{add_ln232_76_fu_1634_p2[15:8]}};

assign trunc_ln385_5_fu_1685_p4 = {{add_ln232_78_fu_1670_p2[15:8]}};

assign trunc_ln385_6_fu_1721_p4 = {{add_ln232_80_fu_1706_p2[15:8]}};

assign trunc_ln385_7_fu_1757_p4 = {{add_ln232_82_fu_1742_p2[15:8]}};

assign trunc_ln385_8_fu_1793_p4 = {{add_ln232_84_fu_1778_p2[15:8]}};

assign trunc_ln385_9_fu_1829_p4 = {{add_ln232_86_fu_1814_p2[15:8]}};

assign trunc_ln385_s_fu_1865_p4 = {{add_ln232_88_fu_1850_p2[15:8]}};

assign trunc_ln5_fu_1505_p4 = {{add_ln232_68_fu_1490_p2[15:8]}};

assign trunc_ln886_63_fu_641_p1 = subSumFifo_dout[15:0];

assign trunc_ln886_fu_627_p1 = subSumFifo_dout[7:0];

assign zext_ln1715_63_fu_1515_p1 = tmp_205_reg_3039;

assign zext_ln1715_64_fu_1551_p1 = tmp_206_reg_3060;

assign zext_ln1715_65_fu_1587_p1 = tmp_207_reg_3081;

assign zext_ln1715_66_fu_1623_p1 = tmp_208_reg_3097;

assign zext_ln1715_67_fu_1659_p1 = tmp_209_reg_3113;

assign zext_ln1715_68_fu_1695_p1 = tmp_210_reg_3129;

assign zext_ln1715_69_fu_1731_p1 = tmp_211_reg_3145;

assign zext_ln1715_70_fu_1767_p1 = tmp_212_reg_3161;

assign zext_ln1715_71_fu_1803_p1 = tmp_213_reg_3177;

assign zext_ln1715_72_fu_1839_p1 = tmp_214_reg_3193;

assign zext_ln1715_73_fu_1875_p1 = tmp_215_reg_3209;

assign zext_ln1715_74_fu_1911_p1 = tmp_216_reg_3225;

assign zext_ln1715_75_fu_1947_p1 = tmp_217_reg_3241;

assign zext_ln1715_76_fu_1983_p1 = tmp_218_reg_3257;

assign zext_ln1715_77_fu_2019_p1 = tmp_219_reg_3273;

assign zext_ln1715_78_fu_2093_p1 = tmp_220_fu_2085_p3;

assign zext_ln1715_79_fu_2157_p1 = tmp_221_fu_2149_p3;

assign zext_ln1715_80_fu_2221_p1 = tmp_222_fu_2213_p3;

assign zext_ln1715_81_fu_2285_p1 = tmp_223_fu_2277_p3;

assign zext_ln1715_82_fu_2349_p1 = tmp_224_fu_2341_p3;

assign zext_ln1715_83_fu_2403_p1 = tmp_225_fu_2395_p3;

assign zext_ln1715_84_fu_2457_p1 = tmp_226_fu_2449_p3;

assign zext_ln1715_85_fu_2511_p1 = tmp_227_fu_2503_p3;

assign zext_ln1715_86_fu_2616_p1 = tmp_228_fu_2608_p3;

assign zext_ln1715_87_fu_2656_p1 = tmp_229_fu_2648_p3;

assign zext_ln1715_88_fu_2696_p1 = tmp_230_fu_2688_p3;

assign zext_ln1715_89_fu_2736_p1 = tmp_231_fu_2728_p3;

assign zext_ln1715_90_fu_2783_p1 = tmp_232_fu_2775_p3;

assign zext_ln1715_91_fu_2819_p1 = add_ln232_124_reg_3407;

assign zext_ln1715_92_fu_2805_p1 = tmp_233_fu_2797_p3;

assign zext_ln1715_93_fu_2839_p1 = tmp_234_fu_2831_p3;

assign zext_ln1715_fu_1479_p1 = tmp_reg_3018;

assign zext_ln232_10_fu_1734_p1 = tmp_211_reg_3145;

assign zext_ln232_11_fu_1770_p1 = tmp_212_reg_3161;

assign zext_ln232_12_fu_1806_p1 = tmp_213_reg_3177;

assign zext_ln232_13_fu_1842_p1 = tmp_214_reg_3193;

assign zext_ln232_14_fu_1878_p1 = tmp_215_reg_3209;

assign zext_ln232_15_fu_1914_p1 = tmp_216_reg_3225;

assign zext_ln232_16_fu_1950_p1 = tmp_217_reg_3241;

assign zext_ln232_17_fu_1986_p1 = tmp_218_reg_3257;

assign zext_ln232_18_fu_2022_p1 = tmp_219_reg_3273;

assign zext_ln232_19_fu_2527_p1 = tmp_220_reg_3319;

assign zext_ln232_20_fu_2540_p1 = tmp_221_reg_3329;

assign zext_ln232_21_fu_2553_p1 = tmp_222_reg_3339;

assign zext_ln232_22_fu_2566_p1 = tmp_223_reg_3349;

assign zext_ln232_4_fu_1518_p1 = tmp_205_reg_3039;

assign zext_ln232_5_fu_1554_p1 = tmp_206_reg_3060;

assign zext_ln232_6_fu_1590_p1 = tmp_207_reg_3081;

assign zext_ln232_7_fu_1626_p1 = tmp_208_reg_3097;

assign zext_ln232_8_fu_1662_p1 = tmp_209_reg_3113;

assign zext_ln232_9_fu_1698_p1 = tmp_210_reg_3129;

assign zext_ln232_fu_1482_p1 = tmp_reg_3018;

assign zext_ln886_127_fu_2075_p1 = tmp_107_i_fu_2067_p3;

assign zext_ln886_128_fu_2127_p1 = tmp_108_i_fu_2119_p3;

assign zext_ln886_129_fu_2139_p1 = tmp_109_i_fu_2131_p3;

assign zext_ln886_130_fu_2191_p1 = tmp_110_i_fu_2183_p3;

assign zext_ln886_131_fu_2203_p1 = tmp_111_i_fu_2195_p3;

assign zext_ln886_132_fu_2255_p1 = tmp_112_i_fu_2247_p3;

assign zext_ln886_133_fu_2267_p1 = tmp_113_i_fu_2259_p3;

assign zext_ln886_134_fu_2319_p1 = tmp_114_i_fu_2311_p3;

assign zext_ln886_135_fu_2331_p1 = tmp_115_i_fu_2323_p3;

assign zext_ln886_136_fu_2579_p1 = add_ln232_108_reg_3359;

assign zext_ln886_137_fu_2373_p1 = tmp_116_i_fu_2365_p3;

assign zext_ln886_138_fu_2385_p1 = tmp_117_i_fu_2377_p3;

assign zext_ln886_139_fu_2582_p1 = add_ln232_110_reg_3365;

assign zext_ln886_140_fu_2427_p1 = tmp_118_i_fu_2419_p3;

assign zext_ln886_141_fu_2439_p1 = tmp_119_i_fu_2431_p3;

assign zext_ln886_142_fu_2585_p1 = add_ln232_112_reg_3371;

assign zext_ln886_143_fu_2481_p1 = tmp_120_i_fu_2473_p3;

assign zext_ln886_144_fu_2493_p1 = tmp_121_i_fu_2485_p3;

assign zext_ln886_145_fu_2588_p1 = add_ln232_114_reg_3377;

assign zext_ln886_146_fu_2598_p1 = tmp_122_i_fu_2591_p3;

assign zext_ln886_147_fu_2751_p1 = add_ln232_116_reg_3383;

assign zext_ln886_148_fu_2638_p1 = tmp_123_i_fu_2631_p3;

assign zext_ln886_149_fu_2754_p1 = add_ln232_118_reg_3389;

assign zext_ln886_150_fu_2678_p1 = tmp_124_i_fu_2671_p3;

assign zext_ln886_151_fu_2757_p1 = add_ln232_120_reg_3395;

assign zext_ln886_152_fu_2718_p1 = tmp_125_i_fu_2711_p3;

assign zext_ln886_153_fu_2760_p1 = add_ln232_122_reg_3401;

assign zext_ln886_154_fu_2822_p1 = add_ln232_126_reg_3413;

assign zext_ln886_fu_2063_p1 = tmp_106_i_fu_2055_p3;

endmodule //toe_top_toe_check_ipv4_checksum_32_s
