Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Tue Dec 15 09:38:36 2020
| Host         : RaZeragon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (487)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (86)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (487)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: CNT_reg[15]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV1_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV1_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV1_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV1_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV2_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV2_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV2_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV2_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV3_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV3_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV3_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV3_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV4_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV4_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV4_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: input/CV4_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ttt_logic/GAME_STATE_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (86)
-------------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.830        0.000                      0                  256        0.252        0.000                      0                  256        3.000        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.830        0.000                      0                   16        0.252        0.000                      0                   16        3.000        0.000                       0                    18  
  clk_out1_clk_wiz_0       15.567        0.000                      0                  240        0.255        0.000                      0                  240       12.000        0.000                       0                   144  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.219    clk_in_IBUF_BUFG
    SLICE_X65Y144        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.156    CNT_reg_n_0_[1]
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    CNT_reg[0]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    CNT_reg[4]_i_1_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    CNT_reg[8]_i_1_n_0
    SLICE_X65Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.392 r  CNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.392    CNT_reg[12]_i_1_n_6
    SLICE_X65Y147        FDRE                                         r  CNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.497    14.919    clk_in_IBUF_BUFG
    SLICE_X65Y147        FDRE                                         r  CNT_reg[13]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X65Y147        FDRE (Setup_fdre_C_D)        0.062    15.222    CNT_reg[13]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             7.851ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.219    clk_in_IBUF_BUFG
    SLICE_X65Y144        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.156    CNT_reg_n_0_[1]
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    CNT_reg[0]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    CNT_reg[4]_i_1_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    CNT_reg[8]_i_1_n_0
    SLICE_X65Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.371 r  CNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.371    CNT_reg[12]_i_1_n_4
    SLICE_X65Y147        FDRE                                         r  CNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.497    14.919    clk_in_IBUF_BUFG
    SLICE_X65Y147        FDRE                                         r  CNT_reg[15]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X65Y147        FDRE (Setup_fdre_C_D)        0.062    15.222    CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  7.851    

Slack (MET) :             7.925ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.219    clk_in_IBUF_BUFG
    SLICE_X65Y144        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.156    CNT_reg_n_0_[1]
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    CNT_reg[0]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    CNT_reg[4]_i_1_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    CNT_reg[8]_i_1_n_0
    SLICE_X65Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.297 r  CNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.297    CNT_reg[12]_i_1_n_5
    SLICE_X65Y147        FDRE                                         r  CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.497    14.919    clk_in_IBUF_BUFG
    SLICE_X65Y147        FDRE                                         r  CNT_reg[14]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X65Y147        FDRE (Setup_fdre_C_D)        0.062    15.222    CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  7.925    

Slack (MET) :             7.941ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.219    clk_in_IBUF_BUFG
    SLICE_X65Y144        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.156    CNT_reg_n_0_[1]
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    CNT_reg[0]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    CNT_reg[4]_i_1_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.058    CNT_reg[8]_i_1_n_0
    SLICE_X65Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.281 r  CNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.281    CNT_reg[12]_i_1_n_7
    SLICE_X65Y147        FDRE                                         r  CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.497    14.919    clk_in_IBUF_BUFG
    SLICE_X65Y147        FDRE                                         r  CNT_reg[12]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X65Y147        FDRE (Setup_fdre_C_D)        0.062    15.222    CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  7.941    

Slack (MET) :             7.943ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.219    clk_in_IBUF_BUFG
    SLICE_X65Y144        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.156    CNT_reg_n_0_[1]
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    CNT_reg[0]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    CNT_reg[4]_i_1_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.278 r  CNT_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.278    CNT_reg[8]_i_1_n_6
    SLICE_X65Y146        FDRE                                         r  CNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.496    14.918    clk_in_IBUF_BUFG
    SLICE_X65Y146        FDRE                                         r  CNT_reg[9]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X65Y146        FDRE (Setup_fdre_C_D)        0.062    15.221    CNT_reg[9]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  7.943    

Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.219    clk_in_IBUF_BUFG
    SLICE_X65Y144        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.156    CNT_reg_n_0_[1]
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    CNT_reg[0]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    CNT_reg[4]_i_1_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.257 r  CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.257    CNT_reg[8]_i_1_n_4
    SLICE_X65Y146        FDRE                                         r  CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.496    14.918    clk_in_IBUF_BUFG
    SLICE_X65Y146        FDRE                                         r  CNT_reg[11]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X65Y146        FDRE (Setup_fdre_C_D)        0.062    15.221    CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             8.038ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 1.483ns (75.529%)  route 0.480ns (24.471%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.219    clk_in_IBUF_BUFG
    SLICE_X65Y144        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.156    CNT_reg_n_0_[1]
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    CNT_reg[0]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    CNT_reg[4]_i_1_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.183 r  CNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.183    CNT_reg[8]_i_1_n_5
    SLICE_X65Y146        FDRE                                         r  CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.496    14.918    clk_in_IBUF_BUFG
    SLICE_X65Y146        FDRE                                         r  CNT_reg[10]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X65Y146        FDRE (Setup_fdre_C_D)        0.062    15.221    CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  8.038    

Slack (MET) :             8.054ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 1.467ns (75.328%)  route 0.480ns (24.672%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.219    clk_in_IBUF_BUFG
    SLICE_X65Y144        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.156    CNT_reg_n_0_[1]
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    CNT_reg[0]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    CNT_reg[4]_i_1_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.167 r  CNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.167    CNT_reg[8]_i_1_n_7
    SLICE_X65Y146        FDRE                                         r  CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.496    14.918    clk_in_IBUF_BUFG
    SLICE_X65Y146        FDRE                                         r  CNT_reg[8]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X65Y146        FDRE (Setup_fdre_C_D)        0.062    15.221    CNT_reg[8]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  8.054    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 1.464ns (75.290%)  route 0.480ns (24.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.219    clk_in_IBUF_BUFG
    SLICE_X65Y144        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.156    CNT_reg_n_0_[1]
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    CNT_reg[0]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.164 r  CNT_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.164    CNT_reg[4]_i_1_n_6
    SLICE_X65Y145        FDRE                                         r  CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.496    14.918    clk_in_IBUF_BUFG
    SLICE_X65Y145        FDRE                                         r  CNT_reg[5]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X65Y145        FDRE (Setup_fdre_C_D)        0.062    15.221    CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.078ns  (required time - arrival time)
  Source:                 CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.443ns (75.020%)  route 0.480ns (24.980%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.219    clk_in_IBUF_BUFG
    SLICE_X65Y144        FDRE                                         r  CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.456     5.675 r  CNT_reg[1]/Q
                         net (fo=1, routed)           0.480     6.156    CNT_reg_n_0_[1]
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.830 r  CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.830    CNT_reg[0]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.143 r  CNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.143    CNT_reg[4]_i_1_n_4
    SLICE_X65Y145        FDRE                                         r  CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.496    14.918    clk_in_IBUF_BUFG
    SLICE_X65Y145        FDRE                                         r  CNT_reg[7]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X65Y145        FDRE (Setup_fdre_C_D)        0.062    15.221    CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  8.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X65Y146        FDRE                                         r  CNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CNT_reg[11]/Q
                         net (fo=1, routed)           0.108     1.731    CNT_reg_n_0_[11]
    SLICE_X65Y146        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    CNT_reg[8]_i_1_n_4
    SLICE_X65Y146        FDRE                                         r  CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clk_in_IBUF_BUFG
    SLICE_X65Y146        FDRE                                         r  CNT_reg[11]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X65Y146        FDRE (Hold_fdre_C_D)         0.105     1.586    CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X65Y144        FDRE                                         r  CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CNT_reg[3]/Q
                         net (fo=1, routed)           0.108     1.731    CNT_reg_n_0_[3]
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  CNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    CNT_reg[0]_i_1_n_4
    SLICE_X65Y144        FDRE                                         r  CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clk_in_IBUF_BUFG
    SLICE_X65Y144        FDRE                                         r  CNT_reg[3]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X65Y144        FDRE (Hold_fdre_C_D)         0.105     1.586    CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X65Y145        FDRE                                         r  CNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y145        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CNT_reg[7]/Q
                         net (fo=1, routed)           0.108     1.731    CNT_reg_n_0_[7]
    SLICE_X65Y145        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  CNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    CNT_reg[4]_i_1_n_4
    SLICE_X65Y145        FDRE                                         r  CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clk_in_IBUF_BUFG
    SLICE_X65Y145        FDRE                                         r  CNT_reg[7]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X65Y145        FDRE (Hold_fdre_C_D)         0.105     1.586    CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.482    clk_in_IBUF_BUFG
    SLICE_X65Y147        FDRE                                         r  CNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y147        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  CNT_reg[12]/Q
                         net (fo=1, routed)           0.105     1.729    CNT_reg_n_0_[12]
    SLICE_X65Y147        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  CNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    CNT_reg[12]_i_1_n_7
    SLICE_X65Y147        FDRE                                         r  CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    clk_in_IBUF_BUFG
    SLICE_X65Y147        FDRE                                         r  CNT_reg[12]/C
                         clock pessimism             -0.517     1.482    
    SLICE_X65Y147        FDRE (Hold_fdre_C_D)         0.105     1.587    CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X65Y145        FDRE                                         r  CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y145        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CNT_reg[4]/Q
                         net (fo=1, routed)           0.105     1.728    CNT_reg_n_0_[4]
    SLICE_X65Y145        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  CNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    CNT_reg[4]_i_1_n_7
    SLICE_X65Y145        FDRE                                         r  CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clk_in_IBUF_BUFG
    SLICE_X65Y145        FDRE                                         r  CNT_reg[4]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X65Y145        FDRE (Hold_fdre_C_D)         0.105     1.586    CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X65Y146        FDRE                                         r  CNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CNT_reg[8]/Q
                         net (fo=1, routed)           0.105     1.728    CNT_reg_n_0_[8]
    SLICE_X65Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  CNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    CNT_reg[8]_i_1_n_7
    SLICE_X65Y146        FDRE                                         r  CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clk_in_IBUF_BUFG
    SLICE_X65Y146        FDRE                                         r  CNT_reg[8]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X65Y146        FDRE (Hold_fdre_C_D)         0.105     1.586    CNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X65Y146        FDRE                                         r  CNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CNT_reg[10]/Q
                         net (fo=1, routed)           0.109     1.732    CNT_reg_n_0_[10]
    SLICE_X65Y146        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  CNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    CNT_reg[8]_i_1_n_5
    SLICE_X65Y146        FDRE                                         r  CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clk_in_IBUF_BUFG
    SLICE_X65Y146        FDRE                                         r  CNT_reg[10]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X65Y146        FDRE (Hold_fdre_C_D)         0.105     1.586    CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X65Y145        FDRE                                         r  CNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y145        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CNT_reg[6]/Q
                         net (fo=1, routed)           0.109     1.732    CNT_reg_n_0_[6]
    SLICE_X65Y145        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  CNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    CNT_reg[4]_i_1_n_5
    SLICE_X65Y145        FDRE                                         r  CNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clk_in_IBUF_BUFG
    SLICE_X65Y145        FDRE                                         r  CNT_reg[6]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X65Y145        FDRE (Hold_fdre_C_D)         0.105     1.586    CNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 CNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.563     1.482    clk_in_IBUF_BUFG
    SLICE_X65Y147        FDRE                                         r  CNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y147        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  CNT_reg[12]/Q
                         net (fo=1, routed)           0.105     1.729    CNT_reg_n_0_[12]
    SLICE_X65Y147        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.880 r  CNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.880    CNT_reg[12]_i_1_n_6
    SLICE_X65Y147        FDRE                                         r  CNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.835     2.000    clk_in_IBUF_BUFG
    SLICE_X65Y147        FDRE                                         r  CNT_reg[13]/C
                         clock pessimism             -0.517     1.482    
    SLICE_X65Y147        FDRE (Hold_fdre_C_D)         0.105     1.587    CNT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.292ns (73.520%)  route 0.105ns (26.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.481    clk_in_IBUF_BUFG
    SLICE_X65Y145        FDRE                                         r  CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y145        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CNT_reg[4]/Q
                         net (fo=1, routed)           0.105     1.728    CNT_reg_n_0_[4]
    SLICE_X65Y145        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.879 r  CNT_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.879    CNT_reg[4]_i_1_n_6
    SLICE_X65Y145        FDRE                                         r  CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.834     1.999    clk_in_IBUF_BUFG
    SLICE_X65Y145        FDRE                                         r  CNT_reg[5]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X65Y145        FDRE (Hold_fdre_C_D)         0.105     1.586    CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y144    CNT_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y146    CNT_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y146    CNT_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y147    CNT_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y147    CNT_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y147    CNT_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y147    CNT_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y144    CNT_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y144    CNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y146    CNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y146    CNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y147    CNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y147    CNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y147    CNT_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y147    CNT_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y144    CNT_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y144    CNT_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y144    CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y146    CNT_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y146    CNT_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y146    CNT_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y146    CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y147    CNT_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y147    CNT_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.567ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.799ns (31.469%)  route 6.095ns (68.531%))
  Logic Levels:           11  (CARRY4=8 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 30.004 - 25.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.699     5.303    vga_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.456     5.759 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.830     6.589    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.713 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.713    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.245 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    vga_driver/HPOS1_carry_n_0
    SLICE_X72Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    vga_driver/HPOS1_carry__0_n_0
    SLICE_X72Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    vga_driver/HPOS1_carry__1_n_0
    SLICE_X72Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.955    10.585    vga_driver/HPOS1_carry__2_n_2
    SLICE_X67Y129        LUT4 (Prop_lut4_I2_O)        0.329    10.914 r  vga_driver/VSYNC1_carry_i_2/O
                         net (fo=1, routed)           0.858    11.772    vga_driver/VSYNC1_carry_i_2_n_0
    SLICE_X73Y132        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.279 r  vga_driver/VSYNC1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.279    vga_driver/VSYNC1_carry_n_0
    SLICE_X73Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.393 r  vga_driver/VSYNC1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.393    vga_driver/VSYNC1_carry__0_n_0
    SLICE_X73Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.507 r  vga_driver/VSYNC1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.507    vga_driver/VSYNC1_carry__1_n_0
    SLICE_X73Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.621 r  vga_driver/VSYNC1_carry__2/CO[3]
                         net (fo=1, routed)           0.896    13.517    vga_driver/VSYNC1
    SLICE_X73Y137        LUT2 (Prop_lut2_I1_O)        0.124    13.641 r  vga_driver/VSYNC_i_1/O
                         net (fo=1, routed)           0.557    14.198    vga_driver/VSYNC0
    SLICE_X72Y138        FDRE                                         r  vga_driver/VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.579    30.004    vga_driver/clk_out1
    SLICE_X72Y138        FDRE                                         r  vga_driver/VSYNC_reg/C
                         clock pessimism              0.273    30.277    
                         clock uncertainty           -0.084    30.193    
    SLICE_X72Y138        FDRE (Setup_fdre_C_R)       -0.429    29.764    vga_driver/VSYNC_reg
  -------------------------------------------------------------------
                         required time                         29.764    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                 15.567    

Slack (MET) :             16.916ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 3.660ns (46.121%)  route 4.276ns (53.879%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 29.919 - 25.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.699     5.303    vga_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.456     5.759 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.830     6.589    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.713 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.713    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.245 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    vga_driver/HPOS1_carry_n_0
    SLICE_X72Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    vga_driver/HPOS1_carry__0_n_0
    SLICE_X72Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    vga_driver/HPOS1_carry__1_n_0
    SLICE_X72Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.955    10.585    vga_driver/HPOS1_carry__2_n_2
    SLICE_X67Y129        LUT3 (Prop_lut3_I0_O)        0.357    10.942 r  vga_driver/Y_POS[4]_i_2/O
                         net (fo=1, routed)           0.491    11.433    vga_driver/VPOS[0]
    SLICE_X71Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    12.221 r  vga_driver/Y_POS_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.221    vga_driver/Y_POS_reg[4]_i_1_n_0
    SLICE_X71Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.335 r  vga_driver/Y_POS_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.335    vga_driver/Y_POS_reg[8]_i_1_n_0
    SLICE_X71Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.449 r  vga_driver/Y_POS_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.449    vga_driver/Y_POS_reg[12]_i_1_n_0
    SLICE_X71Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  vga_driver/Y_POS_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    vga_driver/Y_POS_reg[16]_i_1_n_0
    SLICE_X71Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  vga_driver/Y_POS_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.677    vga_driver/Y_POS_reg[20]_i_1_n_0
    SLICE_X71Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  vga_driver/Y_POS_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.791    vga_driver/Y_POS_reg[24]_i_1_n_0
    SLICE_X71Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  vga_driver/Y_POS_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.905    vga_driver/Y_POS_reg[28]_i_1_n_0
    SLICE_X71Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.239 r  vga_driver/Y_POS_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.239    vga_driver/Y_POS0[30]
    SLICE_X71Y136        FDRE                                         r  vga_driver/Y_POS_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.494    29.919    vga_driver/clk_out1
    SLICE_X71Y136        FDRE                                         r  vga_driver/Y_POS_reg[30]/C
                         clock pessimism              0.257    30.176    
                         clock uncertainty           -0.084    30.092    
    SLICE_X71Y136        FDRE (Setup_fdre_C_D)        0.062    30.154    vga_driver/Y_POS_reg[30]
  -------------------------------------------------------------------
                         required time                         30.154    
                         arrival time                         -13.239    
  -------------------------------------------------------------------
                         slack                                 16.916    

Slack (MET) :             16.973ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/G_OUT_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.674ns  (logic 2.864ns (37.322%)  route 4.810ns (62.678%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 30.009 - 25.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.699     5.303    vga_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.456     5.759 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.830     6.589    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.713 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.713    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.245 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    vga_driver/HPOS1_carry_n_0
    SLICE_X72Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    vga_driver/HPOS1_carry__0_n_0
    SLICE_X72Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    vga_driver/HPOS1_carry__1_n_0
    SLICE_X72Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.023     9.653    vga_driver/HPOS1_carry__2_n_2
    SLICE_X71Y143        LUT3 (Prop_lut3_I2_O)        0.329     9.982 r  vga_driver/R_OUT[3]_i_35/O
                         net (fo=1, routed)           0.000     9.982    vga_driver/R_OUT[3]_i_35_n_0
    SLICE_X71Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.532 r  vga_driver/R_OUT_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.532    vga_driver/R_OUT_reg[3]_i_21_n_0
    SLICE_X71Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  vga_driver/R_OUT_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.646    vga_driver/R_OUT_reg[3]_i_12_n_0
    SLICE_X71Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  vga_driver/R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.760    vga_driver/R_OUT_reg[3]_i_3_n_0
    SLICE_X71Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  vga_driver/R_OUT_reg[3]_i_2/CO[3]
                         net (fo=3, routed)           1.370    12.244    vga_driver/R_OUT20_in
    SLICE_X74Y145        LUT3 (Prop_lut3_I1_O)        0.146    12.390 r  vga_driver/G_OUT[3]_i_1/O
                         net (fo=4, routed)           0.587    12.977    vga_driver/G_OUT[3]_i_1_n_0
    SLICE_X74Y145        FDRE                                         r  vga_driver/G_OUT_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.584    30.009    vga_driver/clk_out1
    SLICE_X74Y145        FDRE                                         r  vga_driver/G_OUT_reg[3]_lopt_replica_3/C
                         clock pessimism              0.257    30.266    
                         clock uncertainty           -0.084    30.182    
    SLICE_X74Y145        FDRE (Setup_fdre_C_D)       -0.232    29.950    vga_driver/G_OUT_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         29.950    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                 16.973    

Slack (MET) :             16.997ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/G_OUT_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 2.864ns (37.519%)  route 4.770ns (62.481%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 30.009 - 25.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.699     5.303    vga_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.456     5.759 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.830     6.589    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.713 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.713    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.245 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    vga_driver/HPOS1_carry_n_0
    SLICE_X72Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    vga_driver/HPOS1_carry__0_n_0
    SLICE_X72Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    vga_driver/HPOS1_carry__1_n_0
    SLICE_X72Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.023     9.653    vga_driver/HPOS1_carry__2_n_2
    SLICE_X71Y143        LUT3 (Prop_lut3_I2_O)        0.329     9.982 r  vga_driver/R_OUT[3]_i_35/O
                         net (fo=1, routed)           0.000     9.982    vga_driver/R_OUT[3]_i_35_n_0
    SLICE_X71Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.532 r  vga_driver/R_OUT_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.532    vga_driver/R_OUT_reg[3]_i_21_n_0
    SLICE_X71Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  vga_driver/R_OUT_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.646    vga_driver/R_OUT_reg[3]_i_12_n_0
    SLICE_X71Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  vga_driver/R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.760    vga_driver/R_OUT_reg[3]_i_3_n_0
    SLICE_X71Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  vga_driver/R_OUT_reg[3]_i_2/CO[3]
                         net (fo=3, routed)           1.370    12.244    vga_driver/R_OUT20_in
    SLICE_X74Y145        LUT3 (Prop_lut3_I1_O)        0.146    12.390 r  vga_driver/G_OUT[3]_i_1/O
                         net (fo=4, routed)           0.547    12.937    vga_driver/G_OUT[3]_i_1_n_0
    SLICE_X74Y143        FDRE                                         r  vga_driver/G_OUT_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.584    30.009    vga_driver/clk_out1
    SLICE_X74Y143        FDRE                                         r  vga_driver/G_OUT_reg[3]_lopt_replica_2/C
                         clock pessimism              0.257    30.266    
                         clock uncertainty           -0.084    30.182    
    SLICE_X74Y143        FDRE (Setup_fdre_C_D)       -0.249    29.933    vga_driver/G_OUT_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         29.933    
                         arrival time                         -12.937    
  -------------------------------------------------------------------
                         slack                                 16.997    

Slack (MET) :             17.011ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 3.565ns (45.469%)  route 4.276ns (54.531%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 29.919 - 25.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.699     5.303    vga_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.456     5.759 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.830     6.589    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.713 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.713    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.245 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    vga_driver/HPOS1_carry_n_0
    SLICE_X72Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    vga_driver/HPOS1_carry__0_n_0
    SLICE_X72Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    vga_driver/HPOS1_carry__1_n_0
    SLICE_X72Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.955    10.585    vga_driver/HPOS1_carry__2_n_2
    SLICE_X67Y129        LUT3 (Prop_lut3_I0_O)        0.357    10.942 r  vga_driver/Y_POS[4]_i_2/O
                         net (fo=1, routed)           0.491    11.433    vga_driver/VPOS[0]
    SLICE_X71Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    12.221 r  vga_driver/Y_POS_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.221    vga_driver/Y_POS_reg[4]_i_1_n_0
    SLICE_X71Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.335 r  vga_driver/Y_POS_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.335    vga_driver/Y_POS_reg[8]_i_1_n_0
    SLICE_X71Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.449 r  vga_driver/Y_POS_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.449    vga_driver/Y_POS_reg[12]_i_1_n_0
    SLICE_X71Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  vga_driver/Y_POS_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    vga_driver/Y_POS_reg[16]_i_1_n_0
    SLICE_X71Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  vga_driver/Y_POS_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.677    vga_driver/Y_POS_reg[20]_i_1_n_0
    SLICE_X71Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  vga_driver/Y_POS_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.791    vga_driver/Y_POS_reg[24]_i_1_n_0
    SLICE_X71Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  vga_driver/Y_POS_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.905    vga_driver/Y_POS_reg[28]_i_1_n_0
    SLICE_X71Y136        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.144 r  vga_driver/Y_POS_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.144    vga_driver/Y_POS0[31]
    SLICE_X71Y136        FDRE                                         r  vga_driver/Y_POS_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.494    29.919    vga_driver/clk_out1
    SLICE_X71Y136        FDRE                                         r  vga_driver/Y_POS_reg[31]/C
                         clock pessimism              0.257    30.176    
                         clock uncertainty           -0.084    30.092    
    SLICE_X71Y136        FDRE (Setup_fdre_C_D)        0.062    30.154    vga_driver/Y_POS_reg[31]
  -------------------------------------------------------------------
                         required time                         30.154    
                         arrival time                         -13.144    
  -------------------------------------------------------------------
                         slack                                 17.011    

Slack (MET) :             17.011ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/G_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 2.864ns (37.519%)  route 4.770ns (62.481%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 30.009 - 25.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.699     5.303    vga_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.456     5.759 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.830     6.589    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.713 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.713    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.245 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    vga_driver/HPOS1_carry_n_0
    SLICE_X72Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    vga_driver/HPOS1_carry__0_n_0
    SLICE_X72Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    vga_driver/HPOS1_carry__1_n_0
    SLICE_X72Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.023     9.653    vga_driver/HPOS1_carry__2_n_2
    SLICE_X71Y143        LUT3 (Prop_lut3_I2_O)        0.329     9.982 r  vga_driver/R_OUT[3]_i_35/O
                         net (fo=1, routed)           0.000     9.982    vga_driver/R_OUT[3]_i_35_n_0
    SLICE_X71Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.532 r  vga_driver/R_OUT_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.532    vga_driver/R_OUT_reg[3]_i_21_n_0
    SLICE_X71Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  vga_driver/R_OUT_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.646    vga_driver/R_OUT_reg[3]_i_12_n_0
    SLICE_X71Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  vga_driver/R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.760    vga_driver/R_OUT_reg[3]_i_3_n_0
    SLICE_X71Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  vga_driver/R_OUT_reg[3]_i_2/CO[3]
                         net (fo=3, routed)           1.370    12.244    vga_driver/R_OUT20_in
    SLICE_X74Y145        LUT3 (Prop_lut3_I1_O)        0.146    12.390 r  vga_driver/G_OUT[3]_i_1/O
                         net (fo=4, routed)           0.547    12.937    vga_driver/G_OUT[3]_i_1_n_0
    SLICE_X74Y143        FDRE                                         r  vga_driver/G_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.584    30.009    vga_driver/clk_out1
    SLICE_X74Y143        FDRE                                         r  vga_driver/G_OUT_reg[3]/C
                         clock pessimism              0.257    30.266    
                         clock uncertainty           -0.084    30.182    
    SLICE_X74Y143        FDRE (Setup_fdre_C_D)       -0.235    29.947    vga_driver/G_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         29.947    
                         arrival time                         -12.937    
  -------------------------------------------------------------------
                         slack                                 17.011    

Slack (MET) :             17.027ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 3.549ns (45.357%)  route 4.276ns (54.643%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 29.919 - 25.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.699     5.303    vga_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.456     5.759 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.830     6.589    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.713 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.713    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.245 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    vga_driver/HPOS1_carry_n_0
    SLICE_X72Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    vga_driver/HPOS1_carry__0_n_0
    SLICE_X72Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    vga_driver/HPOS1_carry__1_n_0
    SLICE_X72Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.955    10.585    vga_driver/HPOS1_carry__2_n_2
    SLICE_X67Y129        LUT3 (Prop_lut3_I0_O)        0.357    10.942 r  vga_driver/Y_POS[4]_i_2/O
                         net (fo=1, routed)           0.491    11.433    vga_driver/VPOS[0]
    SLICE_X71Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    12.221 r  vga_driver/Y_POS_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.221    vga_driver/Y_POS_reg[4]_i_1_n_0
    SLICE_X71Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.335 r  vga_driver/Y_POS_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.335    vga_driver/Y_POS_reg[8]_i_1_n_0
    SLICE_X71Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.449 r  vga_driver/Y_POS_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.449    vga_driver/Y_POS_reg[12]_i_1_n_0
    SLICE_X71Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  vga_driver/Y_POS_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    vga_driver/Y_POS_reg[16]_i_1_n_0
    SLICE_X71Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  vga_driver/Y_POS_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.677    vga_driver/Y_POS_reg[20]_i_1_n_0
    SLICE_X71Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  vga_driver/Y_POS_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.791    vga_driver/Y_POS_reg[24]_i_1_n_0
    SLICE_X71Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  vga_driver/Y_POS_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.905    vga_driver/Y_POS_reg[28]_i_1_n_0
    SLICE_X71Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.128 r  vga_driver/Y_POS_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.128    vga_driver/Y_POS0[29]
    SLICE_X71Y136        FDRE                                         r  vga_driver/Y_POS_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.494    29.919    vga_driver/clk_out1
    SLICE_X71Y136        FDRE                                         r  vga_driver/Y_POS_reg[29]/C
                         clock pessimism              0.257    30.176    
                         clock uncertainty           -0.084    30.092    
    SLICE_X71Y136        FDRE (Setup_fdre_C_D)        0.062    30.154    vga_driver/Y_POS_reg[29]
  -------------------------------------------------------------------
                         required time                         30.154    
                         arrival time                         -13.128    
  -------------------------------------------------------------------
                         slack                                 17.027    

Slack (MET) :             17.030ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 3.546ns (45.336%)  route 4.276ns (54.664%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 29.919 - 25.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.699     5.303    vga_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.456     5.759 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.830     6.589    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.713 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.713    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.245 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    vga_driver/HPOS1_carry_n_0
    SLICE_X72Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    vga_driver/HPOS1_carry__0_n_0
    SLICE_X72Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    vga_driver/HPOS1_carry__1_n_0
    SLICE_X72Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.955    10.585    vga_driver/HPOS1_carry__2_n_2
    SLICE_X67Y129        LUT3 (Prop_lut3_I0_O)        0.357    10.942 r  vga_driver/Y_POS[4]_i_2/O
                         net (fo=1, routed)           0.491    11.433    vga_driver/VPOS[0]
    SLICE_X71Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    12.221 r  vga_driver/Y_POS_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.221    vga_driver/Y_POS_reg[4]_i_1_n_0
    SLICE_X71Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.335 r  vga_driver/Y_POS_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.335    vga_driver/Y_POS_reg[8]_i_1_n_0
    SLICE_X71Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.449 r  vga_driver/Y_POS_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.449    vga_driver/Y_POS_reg[12]_i_1_n_0
    SLICE_X71Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  vga_driver/Y_POS_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    vga_driver/Y_POS_reg[16]_i_1_n_0
    SLICE_X71Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  vga_driver/Y_POS_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.677    vga_driver/Y_POS_reg[20]_i_1_n_0
    SLICE_X71Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  vga_driver/Y_POS_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.791    vga_driver/Y_POS_reg[24]_i_1_n_0
    SLICE_X71Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.125 r  vga_driver/Y_POS_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.125    vga_driver/Y_POS0[26]
    SLICE_X71Y135        FDRE                                         r  vga_driver/Y_POS_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.494    29.919    vga_driver/clk_out1
    SLICE_X71Y135        FDRE                                         r  vga_driver/Y_POS_reg[26]/C
                         clock pessimism              0.257    30.176    
                         clock uncertainty           -0.084    30.092    
    SLICE_X71Y135        FDRE (Setup_fdre_C_D)        0.062    30.154    vga_driver/Y_POS_reg[26]
  -------------------------------------------------------------------
                         required time                         30.154    
                         arrival time                         -13.125    
  -------------------------------------------------------------------
                         slack                                 17.030    

Slack (MET) :             17.051ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.801ns  (logic 3.525ns (45.189%)  route 4.276ns (54.811%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 29.919 - 25.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.699     5.303    vga_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.456     5.759 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.830     6.589    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.713 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.713    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.245 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    vga_driver/HPOS1_carry_n_0
    SLICE_X72Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    vga_driver/HPOS1_carry__0_n_0
    SLICE_X72Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    vga_driver/HPOS1_carry__1_n_0
    SLICE_X72Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.955    10.585    vga_driver/HPOS1_carry__2_n_2
    SLICE_X67Y129        LUT3 (Prop_lut3_I0_O)        0.357    10.942 r  vga_driver/Y_POS[4]_i_2/O
                         net (fo=1, routed)           0.491    11.433    vga_driver/VPOS[0]
    SLICE_X71Y129        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    12.221 r  vga_driver/Y_POS_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.221    vga_driver/Y_POS_reg[4]_i_1_n_0
    SLICE_X71Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.335 r  vga_driver/Y_POS_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.335    vga_driver/Y_POS_reg[8]_i_1_n_0
    SLICE_X71Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.449 r  vga_driver/Y_POS_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.449    vga_driver/Y_POS_reg[12]_i_1_n_0
    SLICE_X71Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.563 r  vga_driver/Y_POS_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.563    vga_driver/Y_POS_reg[16]_i_1_n_0
    SLICE_X71Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.677 r  vga_driver/Y_POS_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.677    vga_driver/Y_POS_reg[20]_i_1_n_0
    SLICE_X71Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  vga_driver/Y_POS_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.791    vga_driver/Y_POS_reg[24]_i_1_n_0
    SLICE_X71Y135        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.104 r  vga_driver/Y_POS_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.104    vga_driver/Y_POS0[28]
    SLICE_X71Y135        FDRE                                         r  vga_driver/Y_POS_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.494    29.919    vga_driver/clk_out1
    SLICE_X71Y135        FDRE                                         r  vga_driver/Y_POS_reg[28]/C
                         clock pessimism              0.257    30.176    
                         clock uncertainty           -0.084    30.092    
    SLICE_X71Y135        FDRE (Setup_fdre_C_D)        0.062    30.154    vga_driver/Y_POS_reg[28]
  -------------------------------------------------------------------
                         required time                         30.154    
                         arrival time                         -13.104    
  -------------------------------------------------------------------
                         slack                                 17.051    

Slack (MET) :             17.105ns  (required time - arrival time)
  Source:                 vga_driver/HPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/R_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 2.842ns (36.710%)  route 4.900ns (63.290%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 30.008 - 25.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.699     5.303    vga_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  vga_driver/HPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.456     5.759 f  vga_driver/HPOS_reg[4]/Q
                         net (fo=2, routed)           0.830     6.589    vga_driver/HPOS_reg_n_0_[4]
    SLICE_X72Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.713 r  vga_driver/HPOS1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.713    vga_driver/HPOS1_carry_i_6_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.245 r  vga_driver/HPOS1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.245    vga_driver/HPOS1_carry_n_0
    SLICE_X72Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  vga_driver/HPOS1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.359    vga_driver/HPOS1_carry__0_n_0
    SLICE_X72Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  vga_driver/HPOS1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.473    vga_driver/HPOS1_carry__1_n_0
    SLICE_X72Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.630 r  vga_driver/HPOS1_carry__2/CO[1]
                         net (fo=219, routed)         2.023     9.653    vga_driver/HPOS1_carry__2_n_2
    SLICE_X71Y143        LUT3 (Prop_lut3_I2_O)        0.329     9.982 r  vga_driver/R_OUT[3]_i_35/O
                         net (fo=1, routed)           0.000     9.982    vga_driver/R_OUT[3]_i_35_n_0
    SLICE_X71Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.532 r  vga_driver/R_OUT_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.532    vga_driver/R_OUT_reg[3]_i_21_n_0
    SLICE_X71Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  vga_driver/R_OUT_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.646    vga_driver/R_OUT_reg[3]_i_12_n_0
    SLICE_X71Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.760 r  vga_driver/R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.760    vga_driver/R_OUT_reg[3]_i_3_n_0
    SLICE_X71Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.874 r  vga_driver/R_OUT_reg[3]_i_2/CO[3]
                         net (fo=3, routed)           1.362    12.236    vga_driver/R_OUT20_in
    SLICE_X74Y145        LUT3 (Prop_lut3_I1_O)        0.124    12.360 r  vga_driver/R_OUT[3]_i_1/O
                         net (fo=4, routed)           0.685    13.045    vga_driver/R_OUT[3]_i_1_n_0
    SLICE_X74Y142        FDRE                                         r  vga_driver/R_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.683    30.105    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.411 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.334    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    28.425 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         1.583    30.008    vga_driver/clk_out1
    SLICE_X74Y142        FDRE                                         r  vga_driver/R_OUT_reg[3]/C
                         clock pessimism              0.257    30.265    
                         clock uncertainty           -0.084    30.181    
    SLICE_X74Y142        FDRE (Setup_fdre_C_D)       -0.031    30.150    vga_driver/R_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         30.150    
                         arrival time                         -13.045    
  -------------------------------------------------------------------
                         slack                                 17.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.279ns (74.751%)  route 0.094ns (25.249%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.560     1.481    vga_driver/clk_out1
    SLICE_X70Y135        FDRE                                         r  vga_driver/VPOS_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDRE (Prop_fdre_C_Q)         0.164     1.645 f  vga_driver/VPOS_reg[25]/Q
                         net (fo=6, routed)           0.094     1.740    vga_driver/VPOS_reg_n_0_[25]
    SLICE_X71Y135        LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  vga_driver/Y_POS[28]_i_5/O
                         net (fo=1, routed)           0.000     1.785    vga_driver/Y_POS[28]_i_5_n_0
    SLICE_X71Y135        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.855 r  vga_driver/Y_POS_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.855    vga_driver/Y_POS0[25]
    SLICE_X71Y135        FDRE                                         r  vga_driver/Y_POS_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.831     1.998    vga_driver/clk_out1
    SLICE_X71Y135        FDRE                                         r  vga_driver/Y_POS_reg[25]/C
                         clock pessimism             -0.503     1.494    
    SLICE_X71Y135        FDRE (Hold_fdre_C_D)         0.105     1.599    vga_driver/Y_POS_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.279ns (74.738%)  route 0.094ns (25.262%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.556     1.477    vga_driver/clk_out1
    SLICE_X70Y130        FDRE                                         r  vga_driver/VPOS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.164     1.641 f  vga_driver/VPOS_reg[5]/Q
                         net (fo=8, routed)           0.094     1.736    vga_driver/VPOS_reg_n_0_[5]
    SLICE_X71Y130        LUT4 (Prop_lut4_I3_O)        0.045     1.781 r  vga_driver/Y_POS[8]_i_5/O
                         net (fo=1, routed)           0.000     1.781    vga_driver/Y_POS[8]_i_5_n_0
    SLICE_X71Y130        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.851 r  vga_driver/Y_POS_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.851    vga_driver/Y_POS0[5]
    SLICE_X71Y130        FDRE                                         r  vga_driver/Y_POS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.826     1.993    vga_driver/clk_out1
    SLICE_X71Y130        FDRE                                         r  vga_driver/Y_POS_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X71Y130        FDRE (Hold_fdre_C_D)         0.105     1.595    vga_driver/Y_POS_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.279ns (74.738%)  route 0.094ns (25.262%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.558     1.479    vga_driver/clk_out1
    SLICE_X70Y132        FDRE                                         r  vga_driver/VPOS_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y132        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  vga_driver/VPOS_reg[13]/Q
                         net (fo=6, routed)           0.094     1.738    vga_driver/VPOS_reg_n_0_[13]
    SLICE_X71Y132        LUT4 (Prop_lut4_I3_O)        0.045     1.783 r  vga_driver/Y_POS[16]_i_5/O
                         net (fo=1, routed)           0.000     1.783    vga_driver/Y_POS[16]_i_5_n_0
    SLICE_X71Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.853 r  vga_driver/Y_POS_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.853    vga_driver/Y_POS0[13]
    SLICE_X71Y132        FDRE                                         r  vga_driver/Y_POS_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.827     1.995    vga_driver/clk_out1
    SLICE_X71Y132        FDRE                                         r  vga_driver/Y_POS_reg[13]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X71Y132        FDRE (Hold_fdre_C_D)         0.105     1.597    vga_driver/Y_POS_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_driver/HPOS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/HPOS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.590     1.511    vga_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  vga_driver/HPOS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  vga_driver/HPOS_reg[3]/Q
                         net (fo=1, routed)           0.109     1.762    vga_driver/HPOS_reg_n_0_[3]
    SLICE_X73Y140        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  vga_driver/HPOS0_carry/O[2]
                         net (fo=10, routed)          0.000     1.873    vga_driver/HPOS0_carry_n_5
    SLICE_X73Y140        FDRE                                         r  vga_driver/HPOS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.861     2.029    vga_driver/clk_out1
    SLICE_X73Y140        FDRE                                         r  vga_driver/HPOS_reg[3]/C
                         clock pessimism             -0.517     1.511    
    SLICE_X73Y140        FDRE (Hold_fdre_C_D)         0.102     1.613    vga_driver/HPOS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.272ns (71.887%)  route 0.106ns (28.113%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.560     1.481    vga_driver/clk_out1
    SLICE_X70Y134        FDRE                                         r  vga_driver/VPOS_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.164     1.645 f  vga_driver/VPOS_reg[24]/Q
                         net (fo=6, routed)           0.106     1.752    vga_driver/VPOS_reg_n_0_[24]
    SLICE_X71Y134        LUT4 (Prop_lut4_I3_O)        0.045     1.797 r  vga_driver/Y_POS[24]_i_2/O
                         net (fo=1, routed)           0.000     1.797    vga_driver/Y_POS[24]_i_2_n_0
    SLICE_X71Y134        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.860 r  vga_driver/Y_POS_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    vga_driver/Y_POS0[24]
    SLICE_X71Y134        FDRE                                         r  vga_driver/Y_POS_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.830     1.997    vga_driver/clk_out1
    SLICE_X71Y134        FDRE                                         r  vga_driver/Y_POS_reg[24]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X71Y134        FDRE (Hold_fdre_C_D)         0.105     1.599    vga_driver/Y_POS_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.272ns (71.875%)  route 0.106ns (28.125%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.557     1.478    vga_driver/clk_out1
    SLICE_X70Y131        FDRE                                         r  vga_driver/VPOS_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y131        FDRE (Prop_fdre_C_Q)         0.164     1.642 f  vga_driver/VPOS_reg[12]/Q
                         net (fo=6, routed)           0.106     1.749    vga_driver/VPOS_reg_n_0_[12]
    SLICE_X71Y131        LUT4 (Prop_lut4_I3_O)        0.045     1.794 r  vga_driver/Y_POS[12]_i_2/O
                         net (fo=1, routed)           0.000     1.794    vga_driver/Y_POS[12]_i_2_n_0
    SLICE_X71Y131        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.857 r  vga_driver/Y_POS_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    vga_driver/Y_POS0[12]
    SLICE_X71Y131        FDRE                                         r  vga_driver/Y_POS_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.827     1.994    vga_driver/clk_out1
    SLICE_X71Y131        FDRE                                         r  vga_driver/Y_POS_reg[12]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X71Y131        FDRE (Hold_fdre_C_D)         0.105     1.596    vga_driver/Y_POS_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.272ns (71.875%)  route 0.106ns (28.125%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.559     1.480    vga_driver/clk_out1
    SLICE_X70Y133        FDRE                                         r  vga_driver/VPOS_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y133        FDRE (Prop_fdre_C_Q)         0.164     1.644 f  vga_driver/VPOS_reg[20]/Q
                         net (fo=6, routed)           0.106     1.751    vga_driver/VPOS_reg_n_0_[20]
    SLICE_X71Y133        LUT4 (Prop_lut4_I3_O)        0.045     1.796 r  vga_driver/Y_POS[20]_i_2/O
                         net (fo=1, routed)           0.000     1.796    vga_driver/Y_POS[20]_i_2_n_0
    SLICE_X71Y133        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.859 r  vga_driver/Y_POS_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    vga_driver/Y_POS0[20]
    SLICE_X71Y133        FDRE                                         r  vga_driver/Y_POS_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.829     1.996    vga_driver/clk_out1
    SLICE_X71Y133        FDRE                                         r  vga_driver/Y_POS_reg[20]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X71Y133        FDRE (Hold_fdre_C_D)         0.105     1.598    vga_driver/Y_POS_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.272ns (71.875%)  route 0.106ns (28.125%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.558     1.479    vga_driver/clk_out1
    SLICE_X70Y132        FDRE                                         r  vga_driver/VPOS_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y132        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  vga_driver/VPOS_reg[16]/Q
                         net (fo=6, routed)           0.106     1.750    vga_driver/VPOS_reg_n_0_[16]
    SLICE_X71Y132        LUT4 (Prop_lut4_I3_O)        0.045     1.795 r  vga_driver/Y_POS[16]_i_2/O
                         net (fo=1, routed)           0.000     1.795    vga_driver/Y_POS[16]_i_2_n_0
    SLICE_X71Y132        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.858 r  vga_driver/Y_POS_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    vga_driver/Y_POS0[16]
    SLICE_X71Y132        FDRE                                         r  vga_driver/Y_POS_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.827     1.995    vga_driver/clk_out1
    SLICE_X71Y132        FDRE                                         r  vga_driver/Y_POS_reg[16]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X71Y132        FDRE (Hold_fdre_C_D)         0.105     1.597    vga_driver/Y_POS_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.272ns (71.863%)  route 0.107ns (28.137%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.556     1.477    vga_driver/clk_out1
    SLICE_X70Y130        FDRE                                         r  vga_driver/VPOS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y130        FDRE (Prop_fdre_C_Q)         0.164     1.641 f  vga_driver/VPOS_reg[8]/Q
                         net (fo=6, routed)           0.107     1.748    vga_driver/VPOS_reg_n_0_[8]
    SLICE_X71Y130        LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  vga_driver/Y_POS[8]_i_2/O
                         net (fo=1, routed)           0.000     1.793    vga_driver/Y_POS[8]_i_2_n_0
    SLICE_X71Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.856 r  vga_driver/Y_POS_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    vga_driver/Y_POS0[8]
    SLICE_X71Y130        FDRE                                         r  vga_driver/Y_POS_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.826     1.993    vga_driver/clk_out1
    SLICE_X71Y130        FDRE                                         r  vga_driver/Y_POS_reg[8]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X71Y130        FDRE (Hold_fdre_C_D)         0.105     1.595    vga_driver/Y_POS_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_driver/VPOS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/Y_POS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.272ns (71.863%)  route 0.107ns (28.137%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.555     1.476    vga_driver/clk_out1
    SLICE_X70Y129        FDRE                                         r  vga_driver/VPOS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y129        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vga_driver/VPOS_reg[4]/Q
                         net (fo=8, routed)           0.107     1.747    vga_driver/VPOS_reg_n_0_[4]
    SLICE_X71Y129        LUT4 (Prop_lut4_I0_O)        0.045     1.792 r  vga_driver/Y_POS[4]_i_3/O
                         net (fo=1, routed)           0.000     1.792    vga_driver/VPOS[4]
    SLICE_X71Y129        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.855 r  vga_driver/Y_POS_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    vga_driver/Y_POS0[4]
    SLICE_X71Y129        FDRE                                         r  vga_driver/Y_POS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=142, routed)         0.825     1.992    vga_driver/clk_out1
    SLICE_X71Y129        FDRE                                         r  vga_driver/Y_POS_reg[4]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X71Y129        FDRE (Hold_fdre_C_D)         0.105     1.594    vga_driver/Y_POS_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y146    vga_driver/HPOS_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y147    vga_driver/HPOS_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y140    vga_driver/HPOS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y147    vga_driver/HPOS_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y147    vga_driver/HPOS_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y140    vga_driver/HPOS_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y140    vga_driver/HPOS_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X73Y141    vga_driver/HPOS_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y146    vga_driver/HPOS_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y147    vga_driver/HPOS_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y140    vga_driver/HPOS_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y147    vga_driver/HPOS_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y147    vga_driver/HPOS_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y140    vga_driver/HPOS_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y140    vga_driver/HPOS_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y141    vga_driver/HPOS_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y141    vga_driver/HPOS_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X73Y141    vga_driver/HPOS_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X70Y132    vga_driver/VPOS_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X70Y132    vga_driver/VPOS_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X70Y132    vga_driver/VPOS_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X70Y132    vga_driver/VPOS_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X71Y132    vga_driver/Y_POS_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X71Y132    vga_driver/Y_POS_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X71Y132    vga_driver/Y_POS_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X71Y132    vga_driver/Y_POS_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X70Y133    vga_driver/VPOS_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X70Y133    vga_driver/VPOS_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



