# Verilog Projects

Collection of RTL Verilog designs with testbenches and
simulation scripts.

## Structure
- rtl/ : Synthesizable Verilog modules
- tb/  : Testbenches
- sim/ : Simulation scripts

## Author
Sam Daniel A
B.Tech Electronics Engineering (VLSI Design and Technology)  
College of Engineering Guindy, Anna University
