#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002705620 .scope module, "train_tb" "train_tb" 2 3;
 .timescale -9 -12;
P_000000000272a910 .param/l "CONV1_BP" 0 2 15, +C4<00000000000000000000000000000001>;
P_000000000272a948 .param/l "CONV1_FW" 0 2 14, +C4<00000000000000000000000000000000>;
P_000000000272a980 .param/l "CONV2_BP" 0 2 17, +C4<00000000000000000000000000000011>;
P_000000000272a9b8 .param/l "CONV2_FW" 0 2 16, +C4<00000000000000000000000000000010>;
P_000000000272a9f0 .param/l "ERROR" 0 2 20, +C4<00000000000000000000000000000110>;
P_000000000272aa28 .param/l "FC_BP" 0 2 19, +C4<00000000000000000000000000000101>;
P_000000000272aa60 .param/l "FC_FW" 0 2 18, +C4<00000000000000000000000000000100>;
P_000000000272aa98 .param/l "WEIGHT_INIT" 0 2 21, +C4<00000000000000000000000000000111>;
L_0000000002794b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000278f080_0 .net *"_s5", 0 0, L_0000000002794b90;  1 drivers
v000000000278f120_0 .var "clk", 0 0;
v000000000278f1c0_0 .var "conv1_done", 0 0;
v000000000278f440_0 .var "conv1_i2_in", 2 0;
v000000000278f300_0 .var "conv1_i_in", 2 0;
v0000000002792170_0 .net "conv1_i_out", 3 0, L_00000000027ec950;  1 drivers
v0000000002790d70_0 .var "conv1_in", 31 0;
v0000000002791770_0 .net "conv1_out", 31 0, v000000000278b6f0_0;  1 drivers
v0000000002791630_0 .net "conv1_rdy", 0 0, v000000000278a430_0;  1 drivers
v00000000027914f0_0 .var "conv1_valid", 0 0;
v00000000027918b0_0 .var "conv1_x_in", 4 0;
v0000000002790a50_0 .net "conv1_x_out", 4 0, v000000000278a070_0;  1 drivers
v0000000002791090_0 .var "conv1_y_in", 4 0;
v0000000002790690_0 .net "conv1_y_out", 4 0, v000000000278b8d0_0;  1 drivers
v0000000002790550_0 .var "conv2_done", 0 0;
v00000000027922b0_0 .var "conv2_i2_in", 3 0;
v0000000002791bd0_0 .var "conv2_i_in", 3 0;
v0000000002792210_0 .net "conv2_i_out", 3 0, v000000000278cda0_0;  1 drivers
v0000000002791130_0 .var "conv2_in", 31 0;
v0000000002790910_0 .net "conv2_out", 31 0, v000000000278cd00_0;  1 drivers
v0000000002791e50_0 .net "conv2_rdy", 0 0, v000000000278d340_0;  1 drivers
v0000000002790c30_0 .var "conv2_valid", 0 0;
v0000000002790cd0_0 .var "conv2_x_in", 3 0;
v0000000002790af0_0 .net "conv2_x_out", 3 0, v000000000278cf80_0;  1 drivers
v0000000002791810_0 .var "conv2_y_in", 3 0;
v00000000027909b0_0 .net "conv2_y_out", 3 0, v000000000278d020_0;  1 drivers
v0000000002790b90_0 .var "fc_i2_in", 9 0;
v0000000002791310_0 .var "fc_i_in", 9 0;
v0000000002792350_0 .net "fc_i_out", 9 0, v000000000278f260_0;  1 drivers
v0000000002791ef0_0 .var "fc_in", 31 0;
v0000000002792030_0 .net "fc_out", 31 0, v000000000278e860_0;  1 drivers
v0000000002791f90_0 .net "fc_rdy", 0 0, v000000000278e9a0_0;  1 drivers
v0000000002790eb0_0 .var "fc_valid", 0 0;
v00000000027904b0_0 .var "fw", 0 0;
v00000000027905f0_0 .var/i "i", 31 0;
v00000000027920d0 .array "input_image", 783 0, 31 0;
v0000000002790730_0 .var/i "j", 31 0;
v00000000027907d0_0 .var "load_weights", 0 0;
v0000000002790f50 .array "output_value", 0 9, 31 0;
v0000000002790870_0 .net "rand", 15 0, v000000000278efe0_0;  1 drivers
v0000000002790e10_0 .var "state", 2 0;
v0000000002791a90_0 .var "temp", 31 0;
E_000000000271fa30 .event edge, v0000000002790e10_0;
L_00000000027ec950 .concat [ 3 1 0 0], v000000000278a6b0_0, L_0000000002794b90;
S_000000000090d640 .scope module, "conv1" "conv" 2 47, 3 1 0, S_0000000002705620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "out_rdy"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /INPUT 1 "forward"
    .port_info 4 /INPUT 1 "load_weights"
    .port_info 5 /INPUT 32 "conv_input"
    .port_info 6 /INPUT 3 "conv_input_idx"
    .port_info 7 /INPUT 3 "conv_input_idx2"
    .port_info 8 /INPUT 5 "conv_input_x"
    .port_info 9 /INPUT 5 "conv_input_y"
    .port_info 10 /OUTPUT 1 "in_rdy"
    .port_info 11 /OUTPUT 32 "conv_output"
    .port_info 12 /OUTPUT 3 "conv_output_idx"
    .port_info 13 /OUTPUT 5 "conv_output_x"
    .port_info 14 /OUTPUT 5 "conv_output_y"
P_00000000026650a0 .param/l "COORD_WIDTH" 0 3 5, +C4<00000000000000000000000000000101>;
P_00000000026650d8 .param/l "IDX_WIDTH" 0 3 4, +C4<00000000000000000000000000000011>;
P_0000000002665110 .param/l "INPUT_DEPTH" 0 3 2, +C4<00000000000000000000000000000001>;
P_0000000002665148 .param/l "INPUT_SIZE" 0 3 3, +C4<00000000000000000000000000011100>;
P_0000000002665180 .param/l "KERNEL_SIZE" 0 3 6, +C4<00000000000000000000000000000101>;
P_00000000026651b8 .param/l "MAXPOOL" 0 3 8, +C4<00000000000000000000000000000010>;
P_00000000026651f0 .param/l "OUTPUT_DEPTH" 0 3 9, +C4<00000000000000000000000000001000>;
P_0000000002665228 .param/l "OUTPUT_SIZE" 0 3 10, +C4<0000000000000000000000000000011000>;
P_0000000002665260 .param/l "RATE" 0 3 30, C4<00000000000000000000011001100110>;
P_0000000002665298 .param/l "STRIDE" 0 3 7, +C4<00000000000000000000000000000001>;
L_00000000026c6040 .functor AND 1, L_0000000002791d10, L_0000000002791950, C4<1>, C4<1>;
L_00000000026c5b70 .functor AND 1, L_00000000026c6040, L_0000000002791270, C4<1>, C4<1>;
L_00000000026c5c50 .functor AND 1, L_0000000002791590, L_0000000002791db0, C4<1>, C4<1>;
L_00000000026c5320 .functor AND 1, L_00000000026c5c50, L_0000000002791b30, C4<1>, C4<1>;
L_00000000026c5f60 .functor AND 1, L_00000000027ecef0, L_00000000027ecf90, C4<1>, C4<1>;
L_00000000026c5940 .functor AND 1, L_00000000026c5f60, L_00000000027ecd10, C4<1>, C4<1>;
L_00000000026c5da0 .functor AND 1, L_00000000027ee250, L_00000000027ed030, C4<1>, C4<1>;
L_00000000026c59b0 .functor AND 1, L_00000000026c5da0, L_00000000027edd50, C4<1>, C4<1>;
v000000000272c520_0 .net *"_s0", 31 0, L_0000000002791450;  1 drivers
v000000000272c840_0 .net *"_s100", 0 0, L_00000000026c5da0;  1 drivers
v000000000272cde0_0 .net *"_s102", 31 0, L_00000000027ed490;  1 drivers
L_0000000002794ab8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000272d920_0 .net *"_s105", 26 0, L_0000000002794ab8;  1 drivers
L_0000000002794b00 .functor BUFT 1, C4<00000000000000000000000000011011>, C4<0>, C4<0>, C4<0>;
v000000000272c3e0_0 .net/2u *"_s106", 31 0, L_0000000002794b00;  1 drivers
v000000000272cfc0_0 .net *"_s108", 0 0, L_00000000027edd50;  1 drivers
L_0000000002794518 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000272cc00_0 .net *"_s11", 26 0, L_0000000002794518;  1 drivers
L_0000000002794560 .functor BUFT 1, C4<00000000000000000000000000011011>, C4<0>, C4<0>, C4<0>;
v000000000272d7e0_0 .net/2u *"_s12", 31 0, L_0000000002794560;  1 drivers
v000000000272db00_0 .net *"_s14", 0 0, L_0000000002791950;  1 drivers
v000000000272cca0_0 .net *"_s16", 0 0, L_00000000026c6040;  1 drivers
v000000000272c2a0_0 .net *"_s18", 31 0, L_00000000027911d0;  1 drivers
L_00000000027945a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000272bda0_0 .net *"_s21", 26 0, L_00000000027945a8;  1 drivers
L_00000000027945f0 .functor BUFT 1, C4<00000000000000000000000000011011>, C4<0>, C4<0>, C4<0>;
v000000000272c5c0_0 .net/2u *"_s22", 31 0, L_00000000027945f0;  1 drivers
v000000000272c480_0 .net *"_s24", 0 0, L_0000000002791270;  1 drivers
v000000000272cd40_0 .net *"_s28", 31 0, L_00000000027913b0;  1 drivers
L_0000000002794488 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000272c8e0_0 .net *"_s3", 28 0, L_0000000002794488;  1 drivers
L_0000000002794638 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000272ce80_0 .net *"_s31", 28 0, L_0000000002794638;  1 drivers
L_0000000002794680 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000000000272bc60_0 .net/2u *"_s32", 31 0, L_0000000002794680;  1 drivers
v000000000272d880_0 .net *"_s34", 0 0, L_0000000002791590;  1 drivers
v000000000272c660_0 .net *"_s36", 33 0, L_00000000027916d0;  1 drivers
L_00000000027946c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000272d060_0 .net *"_s39", 28 0, L_00000000027946c8;  1 drivers
L_00000000027944d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000272d1a0_0 .net/2u *"_s4", 31 0, L_00000000027944d0;  1 drivers
L_0000000002794710 .functor BUFT 1, C4<0000000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v000000000272c980_0 .net/2u *"_s40", 33 0, L_0000000002794710;  1 drivers
v000000000272ca20_0 .net *"_s42", 0 0, L_0000000002791db0;  1 drivers
v000000000272cf20_0 .net *"_s44", 0 0, L_00000000026c5c50;  1 drivers
v000000000272d740_0 .net *"_s46", 33 0, L_00000000027919f0;  1 drivers
L_0000000002794758 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000272d100_0 .net *"_s49", 28 0, L_0000000002794758;  1 drivers
L_00000000027947a0 .functor BUFT 1, C4<0000000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v000000000272d560_0 .net/2u *"_s50", 33 0, L_00000000027947a0;  1 drivers
v000000000272c700_0 .net *"_s52", 0 0, L_0000000002791b30;  1 drivers
v000000000272be40_0 .net *"_s56", 31 0, L_0000000002791c70;  1 drivers
L_00000000027947e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000272c7a0_0 .net *"_s59", 28 0, L_00000000027947e8;  1 drivers
v000000000272bd00_0 .net *"_s6", 0 0, L_0000000002791d10;  1 drivers
L_0000000002794830 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000000000272d4c0_0 .net/2u *"_s60", 31 0, L_0000000002794830;  1 drivers
v000000000272d240_0 .net *"_s62", 0 0, L_00000000027ecef0;  1 drivers
v000000000272d2e0_0 .net *"_s64", 33 0, L_00000000027ed670;  1 drivers
L_0000000002794878 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000272d9c0_0 .net *"_s67", 28 0, L_0000000002794878;  1 drivers
L_00000000027948c0 .functor BUFT 1, C4<0000000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v000000000272d420_0 .net/2u *"_s68", 33 0, L_00000000027948c0;  1 drivers
v000000000272cac0_0 .net *"_s70", 0 0, L_00000000027ecf90;  1 drivers
v000000000272d380_0 .net *"_s72", 0 0, L_00000000026c5f60;  1 drivers
v000000000272d600_0 .net *"_s74", 33 0, L_00000000027ed5d0;  1 drivers
L_0000000002794908 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000272cb60_0 .net *"_s77", 28 0, L_0000000002794908;  1 drivers
L_0000000002794950 .functor BUFT 1, C4<0000000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v000000000272d6a0_0 .net/2u *"_s78", 33 0, L_0000000002794950;  1 drivers
v000000000272da60_0 .net *"_s8", 31 0, L_0000000002790ff0;  1 drivers
v000000000272bee0_0 .net *"_s80", 0 0, L_00000000027ecd10;  1 drivers
v000000000272bf80_0 .net *"_s84", 31 0, L_00000000027ecb30;  1 drivers
L_0000000002794998 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000272c020_0 .net *"_s87", 28 0, L_0000000002794998;  1 drivers
L_00000000027949e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000272c0c0_0 .net/2u *"_s88", 31 0, L_00000000027949e0;  1 drivers
v000000000272c160_0 .net *"_s90", 0 0, L_00000000027ee250;  1 drivers
v000000000272c200_0 .net *"_s92", 31 0, L_00000000027edc10;  1 drivers
L_0000000002794a28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000026c8720_0 .net *"_s95", 26 0, L_0000000002794a28;  1 drivers
L_0000000002794a70 .functor BUFT 1, C4<00000000000000000000000000011011>, C4<0>, C4<0>, C4<0>;
v00000000026c87c0_0 .net/2u *"_s96", 31 0, L_0000000002794a70;  1 drivers
v00000000026c8ae0_0 .net *"_s98", 0 0, L_00000000027ed030;  1 drivers
v00000000026c8ea0_0 .net "clk", 0 0, v000000000278f120_0;  1 drivers
v000000000278b790_0 .net "conv_input", 31 0, v0000000002790d70_0;  1 drivers
v000000000278b830_0 .net "conv_input_idx", 2 0, v000000000278f300_0;  1 drivers
v000000000278aed0_0 .net "conv_input_idx2", 2 0, v000000000278f440_0;  1 drivers
v000000000278be70_0 .net "conv_input_x", 4 0, v00000000027918b0_0;  1 drivers
v000000000278b3d0_0 .net "conv_input_y", 4 0, v0000000002791090_0;  1 drivers
v000000000278b6f0_0 .var "conv_output", 31 0;
v000000000278a6b0_0 .var "conv_output_idx", 2 0;
v000000000278a070_0 .var "conv_output_x", 4 0;
v000000000278b8d0_0 .var "conv_output_y", 4 0;
v000000000278bab0 .array "error_val", 783 0, 31 0;
v000000000278a570_0 .net "forward", 0 0, v00000000027904b0_0;  1 drivers
v000000000278b5b0_0 .var/i "i", 31 0;
v000000000278a430_0 .var "in_rdy", 0 0;
v000000000278a9d0_0 .net "in_valid", 0 0, v00000000027914f0_0;  1 drivers
v000000000278ae30_0 .var/i "j", 31 0;
v000000000278af70_0 .var/i "k", 31 0;
v000000000278bc90_0 .var/i "l", 31 0;
v000000000278b970_0 .net "last_in_idx", 0 0, L_00000000026c5b70;  1 drivers
v000000000278a610_0 .net "last_in_idxbp", 0 0, L_00000000026c5940;  1 drivers
v000000000278a110 .array "last_input", 783 0, 31 0;
v000000000278aa70_0 .var "last_input_idx", 2 0;
v000000000278b650_0 .var "last_input_x", 4 0;
v000000000278ba10_0 .var "last_input_y", 4 0;
v000000000278a390_0 .net "last_out_idx", 0 0, L_00000000026c5320;  1 drivers
v000000000278bb50_0 .net "last_out_idxbp", 0 0, L_00000000026c59b0;  1 drivers
v000000000278bbf0_0 .net "load_weights", 0 0, v00000000027907d0_0;  1 drivers
v000000000278ad90_0 .var/i "m", 31 0;
v000000000278a750_0 .var "offset_x", 0 0;
v000000000278ab10_0 .var "offset_y", 0 0;
L_0000000002794b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000278bd30_0 .net "out_rdy", 0 0, L_0000000002794b48;  1 drivers
v000000000278b330 .array "output_val", 4607 0, 31 0;
v000000000278b510_0 .var "rel_val", 31 0;
v000000000278bdd0_0 .var "temp", 47 0;
v000000000278b010 .array "weights", 199 0, 31 0;
E_000000000271fbb0 .event posedge, v00000000026c8ea0_0;
L_0000000002791450 .concat [ 3 29 0 0], v000000000278f300_0, L_0000000002794488;
L_0000000002791d10 .cmp/eq 32, L_0000000002791450, L_00000000027944d0;
L_0000000002790ff0 .concat [ 5 27 0 0], v00000000027918b0_0, L_0000000002794518;
L_0000000002791950 .cmp/eq 32, L_0000000002790ff0, L_0000000002794560;
L_00000000027911d0 .concat [ 5 27 0 0], v0000000002791090_0, L_00000000027945a8;
L_0000000002791270 .cmp/eq 32, L_00000000027911d0, L_00000000027945f0;
L_00000000027913b0 .concat [ 3 29 0 0], v000000000278a6b0_0, L_0000000002794638;
L_0000000002791590 .cmp/eq 32, L_00000000027913b0, L_0000000002794680;
L_00000000027916d0 .concat [ 5 29 0 0], v000000000278a070_0, L_00000000027946c8;
L_0000000002791db0 .cmp/eq 34, L_00000000027916d0, L_0000000002794710;
L_00000000027919f0 .concat [ 5 29 0 0], v000000000278b8d0_0, L_0000000002794758;
L_0000000002791b30 .cmp/eq 34, L_00000000027919f0, L_00000000027947a0;
L_0000000002791c70 .concat [ 3 29 0 0], v000000000278f300_0, L_00000000027947e8;
L_00000000027ecef0 .cmp/eq 32, L_0000000002791c70, L_0000000002794830;
L_00000000027ed670 .concat [ 5 29 0 0], v00000000027918b0_0, L_0000000002794878;
L_00000000027ecf90 .cmp/eq 34, L_00000000027ed670, L_00000000027948c0;
L_00000000027ed5d0 .concat [ 5 29 0 0], v0000000002791090_0, L_0000000002794908;
L_00000000027ecd10 .cmp/eq 34, L_00000000027ed5d0, L_0000000002794950;
L_00000000027ecb30 .concat [ 3 29 0 0], v000000000278a6b0_0, L_0000000002794998;
L_00000000027ee250 .cmp/eq 32, L_00000000027ecb30, L_00000000027949e0;
L_00000000027edc10 .concat [ 5 27 0 0], v000000000278a070_0, L_0000000002794a28;
L_00000000027ed030 .cmp/eq 32, L_00000000027edc10, L_0000000002794a70;
L_00000000027ed490 .concat [ 5 27 0 0], v000000000278b8d0_0, L_0000000002794ab8;
L_00000000027edd50 .cmp/eq 32, L_00000000027ed490, L_0000000002794b00;
S_00000000025f66b0 .scope module, "conv2" "conv" 2 50, 3 1 0, S_0000000002705620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "out_rdy"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /INPUT 1 "forward"
    .port_info 4 /INPUT 1 "load_weights"
    .port_info 5 /INPUT 32 "conv_input"
    .port_info 6 /INPUT 4 "conv_input_idx"
    .port_info 7 /INPUT 4 "conv_input_idx2"
    .port_info 8 /INPUT 4 "conv_input_x"
    .port_info 9 /INPUT 4 "conv_input_y"
    .port_info 10 /OUTPUT 1 "in_rdy"
    .port_info 11 /OUTPUT 32 "conv_output"
    .port_info 12 /OUTPUT 4 "conv_output_idx"
    .port_info 13 /OUTPUT 4 "conv_output_x"
    .port_info 14 /OUTPUT 4 "conv_output_y"
P_0000000002667b60 .param/l "COORD_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
P_0000000002667b98 .param/l "IDX_WIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
P_0000000002667bd0 .param/l "INPUT_DEPTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0000000002667c08 .param/l "INPUT_SIZE" 0 3 3, +C4<00000000000000000000000000001100>;
P_0000000002667c40 .param/l "KERNEL_SIZE" 0 3 6, +C4<00000000000000000000000000000101>;
P_0000000002667c78 .param/l "MAXPOOL" 0 3 8, +C4<00000000000000000000000000000001>;
P_0000000002667cb0 .param/l "OUTPUT_DEPTH" 0 3 9, +C4<00000000000000000000000000010000>;
P_0000000002667ce8 .param/l "OUTPUT_SIZE" 0 3 10, +C4<0000000000000000000000000000001000>;
P_0000000002667d20 .param/l "RATE" 0 3 30, C4<00000000000000000000011001100110>;
P_0000000002667d58 .param/l "STRIDE" 0 3 7, +C4<00000000000000000000000000000001>;
L_00000000026c5470 .functor AND 1, L_00000000027ee2f0, L_00000000027ed990, C4<1>, C4<1>;
L_00000000026c5cc0 .functor AND 1, L_00000000026c5470, L_00000000027eddf0, C4<1>, C4<1>;
L_00000000026c5e10 .functor AND 1, L_00000000027ed8f0, L_00000000027ed2b0, C4<1>, C4<1>;
L_00000000026c54e0 .functor AND 1, L_00000000026c5e10, L_00000000027ee390, C4<1>, C4<1>;
L_00000000026c5550 .functor AND 1, L_00000000027edcb0, L_00000000027ec810, C4<1>, C4<1>;
L_00000000026c56a0 .functor AND 1, L_00000000026c5550, L_00000000027eda30, C4<1>, C4<1>;
L_00000000026c5710 .functor AND 1, L_00000000027ed7b0, L_00000000027ede90, C4<1>, C4<1>;
L_00000000026c5fd0 .functor AND 1, L_00000000026c5710, L_00000000027ed530, C4<1>, C4<1>;
v000000000278b470_0 .net *"_s0", 31 0, L_00000000027edad0;  1 drivers
v000000000278a890_0 .net *"_s100", 0 0, L_00000000026c5710;  1 drivers
v000000000278bf10_0 .net *"_s102", 31 0, L_00000000027edb70;  1 drivers
L_0000000002795208 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278a7f0_0 .net *"_s105", 27 0, L_0000000002795208;  1 drivers
L_0000000002795250 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v000000000278b0b0_0 .net/2u *"_s106", 31 0, L_0000000002795250;  1 drivers
v000000000278abb0_0 .net *"_s108", 0 0, L_00000000027ed530;  1 drivers
L_0000000002794c68 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278a250_0 .net *"_s11", 27 0, L_0000000002794c68;  1 drivers
L_0000000002794cb0 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v000000000278ac50_0 .net/2u *"_s12", 31 0, L_0000000002794cb0;  1 drivers
v000000000278a1b0_0 .net *"_s14", 0 0, L_00000000027ed990;  1 drivers
v000000000278a2f0_0 .net *"_s16", 0 0, L_00000000026c5470;  1 drivers
v000000000278a4d0_0 .net *"_s18", 31 0, L_00000000027ec770;  1 drivers
L_0000000002794cf8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278a930_0 .net *"_s21", 27 0, L_0000000002794cf8;  1 drivers
L_0000000002794d40 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v000000000278acf0_0 .net/2u *"_s22", 31 0, L_0000000002794d40;  1 drivers
v000000000278b150_0 .net *"_s24", 0 0, L_00000000027eddf0;  1 drivers
v000000000278b1f0_0 .net *"_s28", 31 0, L_00000000027ed710;  1 drivers
L_0000000002794bd8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278b290_0 .net *"_s3", 27 0, L_0000000002794bd8;  1 drivers
L_0000000002794d88 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278ce40_0 .net *"_s31", 27 0, L_0000000002794d88;  1 drivers
L_0000000002794dd0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000000000278c620_0 .net/2u *"_s32", 31 0, L_0000000002794dd0;  1 drivers
v000000000278cee0_0 .net *"_s34", 0 0, L_00000000027ed8f0;  1 drivers
v000000000278c1c0_0 .net *"_s36", 33 0, L_00000000027ecc70;  1 drivers
L_0000000002794e18 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278dde0_0 .net *"_s39", 29 0, L_0000000002794e18;  1 drivers
L_0000000002794c20 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000000000278da20_0 .net/2u *"_s4", 31 0, L_0000000002794c20;  1 drivers
L_0000000002794e60 .functor BUFT 1, C4<0000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000000000278dc00_0 .net/2u *"_s40", 33 0, L_0000000002794e60;  1 drivers
v000000000278dac0_0 .net *"_s42", 0 0, L_00000000027ed2b0;  1 drivers
v000000000278ca80_0 .net *"_s44", 0 0, L_00000000026c5e10;  1 drivers
v000000000278de80_0 .net *"_s46", 33 0, L_00000000027ecdb0;  1 drivers
L_0000000002794ea8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278d3e0_0 .net *"_s49", 29 0, L_0000000002794ea8;  1 drivers
L_0000000002794ef0 .functor BUFT 1, C4<0000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000000000278db60_0 .net/2u *"_s50", 33 0, L_0000000002794ef0;  1 drivers
v000000000278d480_0 .net *"_s52", 0 0, L_00000000027ee390;  1 drivers
v000000000278c6c0_0 .net *"_s56", 31 0, L_00000000027ed0d0;  1 drivers
L_0000000002794f38 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278c080_0 .net *"_s59", 27 0, L_0000000002794f38;  1 drivers
v000000000278d7a0_0 .net *"_s6", 0 0, L_00000000027ee2f0;  1 drivers
L_0000000002794f80 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000000000278cbc0_0 .net/2u *"_s60", 31 0, L_0000000002794f80;  1 drivers
v000000000278c580_0 .net *"_s62", 0 0, L_00000000027edcb0;  1 drivers
v000000000278d5c0_0 .net *"_s64", 33 0, L_00000000027ed170;  1 drivers
L_0000000002794fc8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278c440_0 .net *"_s67", 29 0, L_0000000002794fc8;  1 drivers
L_0000000002795010 .functor BUFT 1, C4<0000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000000000278dd40_0 .net/2u *"_s68", 33 0, L_0000000002795010;  1 drivers
v000000000278c9e0_0 .net *"_s70", 0 0, L_00000000027ec810;  1 drivers
v000000000278c260_0 .net *"_s72", 0 0, L_00000000026c5550;  1 drivers
v000000000278dca0_0 .net *"_s74", 33 0, L_00000000027ed210;  1 drivers
L_0000000002795058 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278d840_0 .net *"_s77", 29 0, L_0000000002795058;  1 drivers
L_00000000027950a0 .functor BUFT 1, C4<0000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000000000278c300_0 .net/2u *"_s78", 33 0, L_00000000027950a0;  1 drivers
v000000000278cb20_0 .net *"_s8", 31 0, L_00000000027ee1b0;  1 drivers
v000000000278d660_0 .net *"_s80", 0 0, L_00000000027eda30;  1 drivers
v000000000278d520_0 .net *"_s84", 31 0, L_00000000027ed350;  1 drivers
L_00000000027950e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278df20_0 .net *"_s87", 27 0, L_00000000027950e8;  1 drivers
L_0000000002795130 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000000000278d700_0 .net/2u *"_s88", 31 0, L_0000000002795130;  1 drivers
v000000000278c3a0_0 .net *"_s90", 0 0, L_00000000027ed7b0;  1 drivers
v000000000278d2a0_0 .net *"_s92", 31 0, L_00000000027ec4f0;  1 drivers
L_0000000002795178 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000278c120_0 .net *"_s95", 27 0, L_0000000002795178;  1 drivers
L_00000000027951c0 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v000000000278c4e0_0 .net/2u *"_s96", 31 0, L_00000000027951c0;  1 drivers
v000000000278c760_0 .net *"_s98", 0 0, L_00000000027ede90;  1 drivers
v000000000278d8e0_0 .net "clk", 0 0, v000000000278f120_0;  alias, 1 drivers
v000000000278c800_0 .net "conv_input", 31 0, v0000000002791130_0;  1 drivers
v000000000278d980_0 .net "conv_input_idx", 3 0, v0000000002791bd0_0;  1 drivers
v000000000278cc60_0 .net "conv_input_idx2", 3 0, v00000000027922b0_0;  1 drivers
v000000000278c8a0_0 .net "conv_input_x", 3 0, v0000000002790cd0_0;  1 drivers
v000000000278c940_0 .net "conv_input_y", 3 0, v0000000002791810_0;  1 drivers
v000000000278cd00_0 .var "conv_output", 31 0;
v000000000278cda0_0 .var "conv_output_idx", 3 0;
v000000000278cf80_0 .var "conv_output_x", 3 0;
v000000000278d020_0 .var "conv_output_y", 3 0;
v000000000278d0c0 .array "error_val", 1151 0, 31 0;
v000000000278d160_0 .net "forward", 0 0, v00000000027904b0_0;  alias, 1 drivers
v000000000278d200_0 .var/i "i", 31 0;
v000000000278d340_0 .var "in_rdy", 0 0;
v000000000278ed60_0 .net "in_valid", 0 0, v0000000002790c30_0;  1 drivers
v000000000278e5e0_0 .var/i "j", 31 0;
v000000000278f940_0 .var/i "k", 31 0;
v000000000278ff80_0 .var/i "l", 31 0;
v000000000278e900_0 .net "last_in_idx", 0 0, L_00000000026c5cc0;  1 drivers
v000000000278f800_0 .net "last_in_idxbp", 0 0, L_00000000026c56a0;  1 drivers
v000000000278fbc0 .array "last_input", 1151 0, 31 0;
v000000000278f760_0 .var "last_input_idx", 3 0;
v000000000278f620_0 .var "last_input_x", 3 0;
v000000000278f4e0_0 .var "last_input_y", 3 0;
v000000000278fee0_0 .net "last_out_idx", 0 0, L_00000000026c54e0;  1 drivers
v000000000278ea40_0 .net "last_out_idxbp", 0 0, L_00000000026c5fd0;  1 drivers
v000000000278f9e0_0 .net "load_weights", 0 0, v00000000027907d0_0;  alias, 1 drivers
v000000000278fd00_0 .var/i "m", 31 0;
v000000000278ee00_0 .var "offset_x", 0 0;
v000000000278e540_0 .var "offset_y", 0 0;
L_0000000002795298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000027902a0_0 .net "out_rdy", 0 0, L_0000000002795298;  1 drivers
v000000000278e680 .array "output_val", 1023 0, 31 0;
v000000000278e4a0_0 .var "rel_val", 31 0;
v000000000278e720_0 .var "temp", 47 0;
v000000000278f3a0 .array "weights", 3199 0, 31 0;
L_00000000027edad0 .concat [ 4 28 0 0], v0000000002791bd0_0, L_0000000002794bd8;
L_00000000027ee2f0 .cmp/eq 32, L_00000000027edad0, L_0000000002794c20;
L_00000000027ee1b0 .concat [ 4 28 0 0], v0000000002790cd0_0, L_0000000002794c68;
L_00000000027ed990 .cmp/eq 32, L_00000000027ee1b0, L_0000000002794cb0;
L_00000000027ec770 .concat [ 4 28 0 0], v0000000002791810_0, L_0000000002794cf8;
L_00000000027eddf0 .cmp/eq 32, L_00000000027ec770, L_0000000002794d40;
L_00000000027ed710 .concat [ 4 28 0 0], v000000000278cda0_0, L_0000000002794d88;
L_00000000027ed8f0 .cmp/eq 32, L_00000000027ed710, L_0000000002794dd0;
L_00000000027ecc70 .concat [ 4 30 0 0], v000000000278cf80_0, L_0000000002794e18;
L_00000000027ed2b0 .cmp/eq 34, L_00000000027ecc70, L_0000000002794e60;
L_00000000027ecdb0 .concat [ 4 30 0 0], v000000000278d020_0, L_0000000002794ea8;
L_00000000027ee390 .cmp/eq 34, L_00000000027ecdb0, L_0000000002794ef0;
L_00000000027ed0d0 .concat [ 4 28 0 0], v0000000002791bd0_0, L_0000000002794f38;
L_00000000027edcb0 .cmp/eq 32, L_00000000027ed0d0, L_0000000002794f80;
L_00000000027ed170 .concat [ 4 30 0 0], v0000000002790cd0_0, L_0000000002794fc8;
L_00000000027ec810 .cmp/eq 34, L_00000000027ed170, L_0000000002795010;
L_00000000027ed210 .concat [ 4 30 0 0], v0000000002791810_0, L_0000000002795058;
L_00000000027eda30 .cmp/eq 34, L_00000000027ed210, L_00000000027950a0;
L_00000000027ed350 .concat [ 4 28 0 0], v000000000278cda0_0, L_00000000027950e8;
L_00000000027ed7b0 .cmp/eq 32, L_00000000027ed350, L_0000000002795130;
L_00000000027ec4f0 .concat [ 4 28 0 0], v000000000278cf80_0, L_0000000002795178;
L_00000000027ede90 .cmp/eq 32, L_00000000027ec4f0, L_00000000027951c0;
L_00000000027edb70 .concat [ 4 28 0 0], v000000000278d020_0, L_0000000002795208;
L_00000000027ed530 .cmp/eq 32, L_00000000027edb70, L_0000000002795250;
S_00000000025f6830 .scope module, "fc_inst" "fc" 2 53, 4 1 0, S_0000000002705620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "out_rdy"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /INPUT 1 "forward"
    .port_info 4 /INPUT 1 "load_weights"
    .port_info 5 /INPUT 32 "fc_input"
    .port_info 6 /INPUT 10 "fc_input_idx"
    .port_info 7 /INPUT 10 "fc_input_idx2"
    .port_info 8 /OUTPUT 1 "in_rdy"
    .port_info 9 /OUTPUT 32 "fc_output"
    .port_info 10 /OUTPUT 10 "fc_output_idx"
P_00000000026abb20 .param/l "IDX_WIDTH" 0 4 3, +C4<00000000000000000000000000001010>;
P_00000000026abb58 .param/l "INPUT_WIDTH" 0 4 2, +C4<00000000000000000000010000000000>;
P_00000000026abb90 .param/l "OUTPUT_WIDTH" 0 4 4, +C4<00000000000000000000000000001010>;
P_00000000026abbc8 .param/l "RATE" 0 4 20, C4<00000000000000000000011001100110>;
v0000000002790020_0 .net "clk", 0 0, v000000000278f120_0;  alias, 1 drivers
v00000000027900c0 .array "error_val", 0 1023, 31 0;
v000000000278f6c0_0 .net "fc_input", 31 0, v0000000002791ef0_0;  1 drivers
v0000000002790340_0 .net "fc_input_idx", 9 0, v0000000002791310_0;  1 drivers
v000000000278f580_0 .net "fc_input_idx2", 9 0, v0000000002790b90_0;  1 drivers
v000000000278e860_0 .var "fc_output", 31 0;
v000000000278f260_0 .var "fc_output_idx", 9 0;
v000000000278e7c0_0 .net "forward", 0 0, v00000000027904b0_0;  alias, 1 drivers
v000000000278eae0_0 .var/i "i", 31 0;
v000000000278e9a0_0 .var "in_rdy", 0 0;
v0000000002790160_0 .net "in_valid", 0 0, v0000000002790eb0_0;  1 drivers
v0000000002790200_0 .var/i "j", 31 0;
v000000000278eb80 .array "last_input", 0 1023, 31 0;
v000000000278eea0_0 .var "last_input_idx", 9 0;
v000000000278ec20_0 .net "load_weights", 0 0, v00000000027907d0_0;  alias, 1 drivers
L_00000000027952e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000278f8a0_0 .net "out_rdy", 0 0, L_00000000027952e0;  1 drivers
v000000000278ecc0 .array "output_val", 0 9, 31 0;
v000000000278fa80_0 .var "temp", 47 0;
v000000000278ef40 .array "weights", 10239 0, 31 0;
S_00000000026265b0 .scope module, "lsfr" "lfsr_rng" 2 55, 5 2 0, S_0000000002705620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "random_num"
v000000000278fda0_0 .net "clk", 0 0, v000000000278f120_0;  alias, 1 drivers
v000000000278fb20_0 .var "feedback", 0 0;
v000000000278fc60_0 .var/i "i", 31 0;
v000000000278fe40_0 .var "random_next", 15 0;
v000000000278efe0_0 .var "random_num", 15 0;
    .scope S_000000000090d640;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278a430_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000278a6b0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000278a070_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000278b8d0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000278aa70_0, 0, 3;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000000000278b650_0, 0, 5;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000000000278ba10_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b6f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000000000278b5b0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
T_0.2 ;
    %load/vec4 v000000000278ae30_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
T_0.4 ;
    %load/vec4 v000000000278af70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278bc90_0, 0, 32;
T_0.6 ;
    %load/vec4 v000000000278bc90_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.7, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 38;
    %pad/s 44;
    %muli 40, 0, 44;
    %pad/s 45;
    %load/vec4 v000000000278ae30_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 45;
    %add;
    %pad/s 46;
    %load/vec4 v000000000278af70_0;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v000000000278bc90_0;
    %pad/s 47;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000000000278b010, 4, 0;
    %load/vec4 v000000000278bc90_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278bc90_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %load/vec4 v000000000278af70_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v000000000278ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v000000000278b5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
T_0.8 ;
    %load/vec4 v000000000278b5b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
T_0.10 ;
    %load/vec4 v000000000278ae30_0;
    %pad/s 34;
    %cmpi/s 24, 0, 34;
    %jmp/0xz T_0.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
T_0.12 ;
    %load/vec4 v000000000278af70_0;
    %pad/s 34;
    %cmpi/s 24, 0, 34;
    %jmp/0xz T_0.13, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000278ae30_0;
    %pad/s 40;
    %pad/s 48;
    %muli 192, 0, 48;
    %pad/s 49;
    %load/vec4 v000000000278af70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 49;
    %add;
    %pad/s 50;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 50;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000000000278b330, 4, 0;
    %load/vec4 v000000000278af70_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
    %jmp T_0.12;
T_0.13 ;
    %load/vec4 v000000000278ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v000000000278b5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
T_0.14 ;
    %load/vec4 v000000000278b5b0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
T_0.16 ;
    %load/vec4 v000000000278ae30_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_0.17, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
T_0.18 ;
    %load/vec4 v000000000278af70_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_0.19, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000278ae30_0;
    %pad/s 37;
    %pad/s 42;
    %muli 28, 0, 42;
    %pad/s 43;
    %load/vec4 v000000000278af70_0;
    %pad/s 43;
    %add;
    %pad/s 44;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 44;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000000000278bab0, 4, 0;
    %load/vec4 v000000000278af70_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
    %jmp T_0.18;
T_0.19 ;
    %load/vec4 v000000000278ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
    %jmp T_0.16;
T_0.17 ;
    %load/vec4 v000000000278b5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
    %end;
    .thread T_0;
    .scope S_000000000090d640;
T_1 ;
    %wait E_000000000271fbb0;
    %load/vec4 v000000000278bbf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000000000278a9d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000000000278b790_0;
    %load/vec4 v000000000278be70_0;
    %pad/u 11;
    %pad/u 17;
    %muli 40, 0, 17;
    %pad/u 18;
    %load/vec4 v000000000278b3d0_0;
    %pad/u 9;
    %pad/u 12;
    %muli 8, 0, 12;
    %pad/u 18;
    %add;
    %pad/u 19;
    %load/vec4 v000000000278b830_0;
    %pad/u 5;
    %pad/u 19;
    %add;
    %pad/u 20;
    %load/vec4 v000000000278aed0_0;
    %pad/u 20;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278b010, 0, 4;
T_1.2 ;
T_1.0 ;
    %load/vec4 v000000000278a570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000000000278a9d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278a430_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000278b830_0;
    %load/vec4 v000000000278aa70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v000000000278be70_0;
    %load/vec4 v000000000278b650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %load/vec4 v000000000278b3d0_0;
    %load/vec4 v000000000278ba10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000000000278b830_0;
    %assign/vec4 v000000000278aa70_0, 0;
    %load/vec4 v000000000278be70_0;
    %assign/vec4 v000000000278b650_0, 0;
    %load/vec4 v000000000278b3d0_0;
    %assign/vec4 v000000000278ba10_0, 0;
    %load/vec4 v000000000278b790_0;
    %load/vec4 v000000000278be70_0;
    %pad/u 11;
    %pad/u 16;
    %muli 28, 0, 16;
    %pad/u 17;
    %load/vec4 v000000000278b3d0_0;
    %pad/u 6;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v000000000278b830_0;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278a110, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
T_1.8 ;
    %load/vec4 v000000000278b5b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
T_1.10 ;
    %load/vec4 v000000000278ae30_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_1.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
T_1.12 ;
    %load/vec4 v000000000278af70_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_1.13, 5;
    %load/vec4 v000000000278ae30_0;
    %load/vec4 v000000000278be70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000000000278be70_0;
    %pad/u 34;
    %load/vec4 v000000000278ae30_0;
    %pad/u 34;
    %sub;
    %cmpi/u 24, 0, 34;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000000000278af70_0;
    %load/vec4 v000000000278b3d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v000000000278b3d0_0;
    %pad/u 34;
    %load/vec4 v000000000278af70_0;
    %pad/u 34;
    %sub;
    %cmpi/u 24, 0, 34;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v000000000278ae30_0;
    %pad/s 38;
    %pad/s 44;
    %muli 40, 0, 44;
    %pad/s 45;
    %load/vec4 v000000000278af70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 45;
    %add;
    %pad/s 46;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 46;
    %add;
    %pad/s 47;
    %load/vec4 v000000000278b830_0;
    %pad/u 47;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b010, 4;
    %pad/u 48;
    %load/vec4 v000000000278b790_0;
    %pad/u 48;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000278bdd0_0, 0, 48;
    %load/vec4 v000000000278be70_0;
    %pad/u 33;
    %load/vec4 v000000000278ae30_0;
    %pad/u 33;
    %sub;
    %pad/u 41;
    %pad/u 49;
    %muli 192, 0, 49;
    %pad/u 50;
    %load/vec4 v000000000278b3d0_0;
    %pad/u 33;
    %load/vec4 v000000000278af70_0;
    %pad/u 33;
    %sub;
    %pad/u 37;
    %pad/u 40;
    %muli 8, 0, 40;
    %pad/u 50;
    %add;
    %pad/u 51;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 51;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b330, 4;
    %pad/u 48;
    %load/vec4 v000000000278bdd0_0;
    %add;
    %pad/u 32;
    %load/vec4 v000000000278be70_0;
    %pad/u 33;
    %load/vec4 v000000000278ae30_0;
    %pad/u 33;
    %sub;
    %pad/u 41;
    %pad/u 49;
    %muli 192, 0, 49;
    %pad/u 50;
    %load/vec4 v000000000278b3d0_0;
    %pad/u 33;
    %load/vec4 v000000000278af70_0;
    %pad/u 33;
    %sub;
    %pad/u 37;
    %pad/u 40;
    %muli 8, 0, 40;
    %pad/u 50;
    %add;
    %pad/u 51;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 51;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278b330, 0, 4;
T_1.14 ;
    %load/vec4 v000000000278af70_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
    %jmp T_1.12;
T_1.13 ;
    %load/vec4 v000000000278ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
    %jmp T_1.10;
T_1.11 ;
    %load/vec4 v000000000278b5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %load/vec4 v000000000278b970_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000278a430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000278a070_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000278b8d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000278a6b0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000278b330, 4;
    %assign/vec4 v000000000278b6f0_0, 0;
T_1.16 ;
T_1.6 ;
    %load/vec4 v000000000278a430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278bd30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %load/vec4 v000000000278b8d0_0;
    %pad/u 34;
    %cmpi/e 11, 0, 34;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v000000000278a070_0;
    %pad/u 34;
    %cmpi/e 11, 0, 34;
    %jmp/0xz  T_1.22, 4;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.24, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000278a430_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
T_1.26 ;
    %load/vec4 v000000000278b5b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.27, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
T_1.28 ;
    %load/vec4 v000000000278ae30_0;
    %pad/s 34;
    %cmpi/s 24, 0, 34;
    %jmp/0xz T_1.29, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
T_1.30 ;
    %load/vec4 v000000000278af70_0;
    %pad/s 34;
    %cmpi/s 24, 0, 34;
    %jmp/0xz T_1.31, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000278ae30_0;
    %pad/s 40;
    %pad/s 48;
    %muli 192, 0, 48;
    %pad/s 49;
    %load/vec4 v000000000278af70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 49;
    %add;
    %pad/s 50;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 50;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278b330, 0, 4;
    %load/vec4 v000000000278af70_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
    %jmp T_1.30;
T_1.31 ;
    %load/vec4 v000000000278ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
    %jmp T_1.28;
T_1.29 ;
    %load/vec4 v000000000278b5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
    %jmp T_1.26;
T_1.27 ;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v000000000278bdd0_0, 0, 48;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
T_1.32 ;
    %load/vec4 v000000000278b5b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.33, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
T_1.34 ;
    %load/vec4 v000000000278ae30_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.35, 5;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 40;
    %pad/s 48;
    %muli 192, 0, 48;
    %pad/s 49;
    %load/vec4 v000000000278ae30_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 49;
    %add;
    %pad/s 50;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pad/u 50;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b330, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278bdd0_0;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 40;
    %pad/s 48;
    %muli 192, 0, 48;
    %pad/s 49;
    %load/vec4 v000000000278ae30_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 49;
    %add;
    %pad/s 50;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pad/u 50;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b330, 4;
    %pad/u 48;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.36, 8;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 40;
    %pad/s 48;
    %muli 192, 0, 48;
    %pad/s 49;
    %load/vec4 v000000000278ae30_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 49;
    %add;
    %pad/s 50;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pad/u 50;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b330, 4;
    %pad/u 48;
    %store/vec4 v000000000278bdd0_0, 0, 48;
T_1.36 ;
    %load/vec4 v000000000278ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
    %jmp T_1.34;
T_1.35 ;
    %load/vec4 v000000000278b5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
    %jmp T_1.32;
T_1.33 ;
    %load/vec4 v000000000278bdd0_0;
    %pad/u 32;
    %assign/vec4 v000000000278b6f0_0, 0;
    %load/vec4 v000000000278a6b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000278a6b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000278a070_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000278b8d0_0, 0;
T_1.25 ;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v000000000278bdd0_0, 0, 48;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
T_1.38 ;
    %load/vec4 v000000000278b5b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.39, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
T_1.40 ;
    %load/vec4 v000000000278ae30_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.41, 5;
    %load/vec4 v000000000278a070_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %load/vec4 v000000000278b5b0_0;
    %pad/u 39;
    %add;
    %pad/u 47;
    %pad/u 55;
    %muli 192, 0, 55;
    %pad/u 56;
    %load/vec4 v000000000278ae30_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 56;
    %add;
    %pad/u 57;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 5;
    %pad/u 57;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b330, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278bdd0_0;
    %load/vec4 v000000000278a070_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %load/vec4 v000000000278b5b0_0;
    %pad/u 39;
    %add;
    %pad/u 47;
    %pad/u 55;
    %muli 192, 0, 55;
    %pad/u 56;
    %load/vec4 v000000000278ae30_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 56;
    %add;
    %pad/u 57;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 5;
    %pad/u 57;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b330, 4;
    %pad/u 48;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.42, 8;
    %load/vec4 v000000000278a070_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %load/vec4 v000000000278b5b0_0;
    %pad/u 39;
    %add;
    %pad/u 47;
    %pad/u 55;
    %muli 192, 0, 55;
    %pad/u 56;
    %load/vec4 v000000000278ae30_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 56;
    %add;
    %pad/u 57;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 5;
    %pad/u 57;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b330, 4;
    %pad/u 48;
    %store/vec4 v000000000278bdd0_0, 0, 48;
T_1.42 ;
    %load/vec4 v000000000278ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
    %jmp T_1.40;
T_1.41 ;
    %load/vec4 v000000000278b5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
    %jmp T_1.38;
T_1.39 ;
    %load/vec4 v000000000278bdd0_0;
    %pad/u 32;
    %assign/vec4 v000000000278b6f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000278b8d0_0, 0;
    %load/vec4 v000000000278a070_0;
    %addi 1, 0, 5;
    %assign/vec4 v000000000278a070_0, 0;
T_1.23 ;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
T_1.44 ;
    %load/vec4 v000000000278b5b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.45, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
T_1.46 ;
    %load/vec4 v000000000278ae30_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.47, 5;
    %load/vec4 v000000000278a070_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %load/vec4 v000000000278b5b0_0;
    %pad/u 38;
    %add;
    %pad/u 46;
    %pad/u 54;
    %muli 192, 0, 54;
    %pad/u 55;
    %load/vec4 v000000000278b8d0_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %load/vec4 v000000000278ae30_0;
    %pad/u 39;
    %add;
    %pad/u 43;
    %pad/u 46;
    %muli 8, 0, 46;
    %pad/u 55;
    %add;
    %pad/u 56;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 5;
    %pad/u 56;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b330, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278bdd0_0;
    %load/vec4 v000000000278a070_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %load/vec4 v000000000278b5b0_0;
    %pad/u 38;
    %add;
    %pad/u 46;
    %pad/u 54;
    %muli 192, 0, 54;
    %pad/u 55;
    %load/vec4 v000000000278b8d0_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %load/vec4 v000000000278ae30_0;
    %pad/u 39;
    %add;
    %pad/u 43;
    %pad/u 46;
    %muli 8, 0, 46;
    %pad/u 55;
    %add;
    %pad/u 56;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 5;
    %pad/u 56;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b330, 4;
    %pad/u 48;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.48, 8;
    %load/vec4 v000000000278a070_0;
    %pad/u 38;
    %muli 2, 0, 38;
    %load/vec4 v000000000278b5b0_0;
    %pad/u 38;
    %add;
    %pad/u 46;
    %pad/u 54;
    %muli 192, 0, 54;
    %pad/u 55;
    %load/vec4 v000000000278b8d0_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %addi 1, 0, 39;
    %load/vec4 v000000000278ae30_0;
    %pad/u 39;
    %add;
    %pad/u 43;
    %pad/u 46;
    %muli 8, 0, 46;
    %pad/u 55;
    %add;
    %pad/u 56;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 5;
    %pad/u 56;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b330, 4;
    %pad/u 48;
    %store/vec4 v000000000278bdd0_0, 0, 48;
T_1.48 ;
    %load/vec4 v000000000278ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
    %jmp T_1.46;
T_1.47 ;
    %load/vec4 v000000000278b5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
    %jmp T_1.44;
T_1.45 ;
    %load/vec4 v000000000278bdd0_0;
    %pad/u 32;
    %assign/vec4 v000000000278b6f0_0, 0;
    %load/vec4 v000000000278b8d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000000000278b8d0_0, 0;
T_1.21 ;
T_1.18 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000000000278a9d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278a430_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000278b830_0;
    %load/vec4 v000000000278aa70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000000000278be70_0;
    %load/vec4 v000000000278b650_0;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000278b3d0_0;
    %load/vec4 v000000000278ba10_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_1.50, 4;
    %load/vec4 v000000000278b830_0;
    %assign/vec4 v000000000278aa70_0, 0;
    %load/vec4 v000000000278be70_0;
    %assign/vec4 v000000000278b650_0, 0;
    %load/vec4 v000000000278b3d0_0;
    %assign/vec4 v000000000278ba10_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
T_1.52 ;
    %load/vec4 v000000000278b5b0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.53, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
T_1.54 ;
    %load/vec4 v000000000278ae30_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_1.55, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
T_1.56 ;
    %load/vec4 v000000000278af70_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_1.57, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278a750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278ab10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278bc90_0, 0, 32;
T_1.58 ;
    %load/vec4 v000000000278bc90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.59, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278ad90_0, 0, 32;
T_1.60 ;
    %load/vec4 v000000000278ad90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.61, 5;
    %load/vec4 v000000000278be70_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %load/vec4 v000000000278ae30_0;
    %pad/u 39;
    %add;
    %load/vec4 v000000000278bc90_0;
    %pad/u 39;
    %add;
    %pad/u 47;
    %pad/u 55;
    %muli 192, 0, 55;
    %pad/u 56;
    %load/vec4 v000000000278b3d0_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %load/vec4 v000000000278ae30_0;
    %pad/u 39;
    %add;
    %load/vec4 v000000000278ad90_0;
    %pad/u 39;
    %add;
    %pad/u 43;
    %pad/u 46;
    %muli 8, 0, 46;
    %pad/u 56;
    %add;
    %pad/u 57;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 57;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b330, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278b510_0;
    %load/vec4 v000000000278be70_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %load/vec4 v000000000278ae30_0;
    %pad/u 39;
    %add;
    %load/vec4 v000000000278bc90_0;
    %pad/u 39;
    %add;
    %pad/u 47;
    %pad/u 55;
    %muli 192, 0, 55;
    %pad/u 56;
    %load/vec4 v000000000278b3d0_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %load/vec4 v000000000278ae30_0;
    %pad/u 39;
    %add;
    %load/vec4 v000000000278ad90_0;
    %pad/u 39;
    %add;
    %pad/u 43;
    %pad/u 46;
    %muli 8, 0, 46;
    %pad/u 56;
    %add;
    %pad/u 57;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 57;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b330, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.62, 8;
    %load/vec4 v000000000278be70_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %load/vec4 v000000000278ae30_0;
    %pad/u 39;
    %add;
    %load/vec4 v000000000278bc90_0;
    %pad/u 39;
    %add;
    %pad/u 47;
    %pad/u 55;
    %muli 192, 0, 55;
    %pad/u 56;
    %load/vec4 v000000000278b3d0_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %load/vec4 v000000000278ae30_0;
    %pad/u 39;
    %add;
    %load/vec4 v000000000278ad90_0;
    %pad/u 39;
    %add;
    %pad/u 43;
    %pad/u 46;
    %muli 8, 0, 46;
    %pad/u 56;
    %add;
    %pad/u 57;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 57;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b330, 4;
    %store/vec4 v000000000278b510_0, 0, 32;
    %load/vec4 v000000000278bc90_0;
    %pad/s 1;
    %store/vec4 v000000000278a750_0, 0, 1;
    %load/vec4 v000000000278ad90_0;
    %pad/s 1;
    %store/vec4 v000000000278ab10_0, 0, 1;
T_1.62 ;
    %load/vec4 v000000000278ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278ad90_0, 0, 32;
    %jmp T_1.60;
T_1.61 ;
    %load/vec4 v000000000278bc90_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278bc90_0, 0, 32;
    %jmp T_1.58;
T_1.59 ;
    %load/vec4 v000000000278ae30_0;
    %pad/s 38;
    %pad/s 44;
    %muli 40, 0, 44;
    %pad/s 45;
    %load/vec4 v000000000278af70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 45;
    %add;
    %pad/s 46;
    %load/vec4 v000000000278b830_0;
    %pad/u 5;
    %pad/u 46;
    %add;
    %pad/u 47;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 47;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b010, 4;
    %pad/u 48;
    %load/vec4 v000000000278b790_0;
    %pad/u 48;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000278bdd0_0, 0, 48;
    %load/vec4 v000000000278be70_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %load/vec4 v000000000278ab10_0;
    %pad/u 39;
    %add;
    %load/vec4 v000000000278ae30_0;
    %pad/u 39;
    %add;
    %pad/u 44;
    %pad/u 49;
    %muli 28, 0, 49;
    %pad/u 50;
    %load/vec4 v000000000278b3d0_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %load/vec4 v000000000278ab10_0;
    %pad/u 39;
    %add;
    %load/vec4 v000000000278af70_0;
    %pad/u 39;
    %add;
    %pad/u 50;
    %add;
    %pad/u 51;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 51;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278bab0, 4;
    %pad/u 48;
    %load/vec4 v000000000278bdd0_0;
    %add;
    %pad/u 32;
    %load/vec4 v000000000278be70_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %load/vec4 v000000000278a750_0;
    %pad/u 39;
    %add;
    %load/vec4 v000000000278ae30_0;
    %pad/u 39;
    %add;
    %pad/u 44;
    %pad/u 49;
    %muli 28, 0, 49;
    %pad/u 50;
    %load/vec4 v000000000278b3d0_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %load/vec4 v000000000278ab10_0;
    %pad/u 39;
    %add;
    %load/vec4 v000000000278af70_0;
    %pad/u 39;
    %add;
    %pad/u 50;
    %add;
    %pad/u 51;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 51;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278bab0, 0, 4;
    %load/vec4 v000000000278b510_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.64, 4;
    %load/vec4 v000000000278be70_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %load/vec4 v000000000278a750_0;
    %pad/u 39;
    %add;
    %load/vec4 v000000000278ae30_0;
    %pad/u 39;
    %add;
    %pad/u 44;
    %pad/u 49;
    %muli 28, 0, 49;
    %pad/u 50;
    %load/vec4 v000000000278b3d0_0;
    %pad/u 39;
    %muli 2, 0, 39;
    %load/vec4 v000000000278ab10_0;
    %pad/u 39;
    %add;
    %load/vec4 v000000000278af70_0;
    %pad/u 39;
    %add;
    %pad/u 50;
    %add;
    %pad/u 51;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 51;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278a110, 4;
    %pad/u 48;
    %load/vec4 v000000000278b790_0;
    %pad/u 48;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000278bdd0_0, 0, 48;
    %load/vec4 v000000000278bdd0_0;
    %muli 1638, 0, 48;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000278bdd0_0, 0, 48;
    %load/vec4 v000000000278ae30_0;
    %pad/s 38;
    %pad/s 44;
    %muli 40, 0, 44;
    %pad/s 45;
    %load/vec4 v000000000278af70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 45;
    %add;
    %pad/s 46;
    %load/vec4 v000000000278b830_0;
    %pad/u 5;
    %pad/u 46;
    %add;
    %pad/u 47;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 47;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278b010, 4;
    %pad/u 48;
    %load/vec4 v000000000278bdd0_0;
    %sub;
    %pad/u 32;
    %load/vec4 v000000000278ae30_0;
    %pad/s 38;
    %pad/s 44;
    %muli 40, 0, 44;
    %pad/s 45;
    %load/vec4 v000000000278af70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 45;
    %add;
    %pad/s 46;
    %load/vec4 v000000000278b830_0;
    %pad/u 5;
    %pad/u 46;
    %add;
    %pad/u 47;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 47;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278b010, 0, 4;
T_1.64 ;
    %load/vec4 v000000000278af70_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
    %jmp T_1.56;
T_1.57 ;
    %load/vec4 v000000000278ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
    %jmp T_1.54;
T_1.55 ;
    %load/vec4 v000000000278b5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
    %jmp T_1.52;
T_1.53 ;
    %load/vec4 v000000000278a610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.66, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000278a430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000278a070_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000278b8d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000278a6b0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000278bab0, 4;
    %assign/vec4 v000000000278b6f0_0, 0;
T_1.66 ;
T_1.50 ;
    %load/vec4 v000000000278a430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278bd30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.68, 8;
    %load/vec4 v000000000278b8d0_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_1.70, 4;
    %load/vec4 v000000000278a070_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_1.72, 4;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.74, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000278a430_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
T_1.76 ;
    %load/vec4 v000000000278b5b0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.77, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
T_1.78 ;
    %load/vec4 v000000000278ae30_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_1.79, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
T_1.80 ;
    %load/vec4 v000000000278af70_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_1.81, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000278ae30_0;
    %pad/s 37;
    %pad/s 42;
    %muli 28, 0, 42;
    %pad/s 43;
    %load/vec4 v000000000278af70_0;
    %pad/s 43;
    %add;
    %pad/s 44;
    %load/vec4 v000000000278b5b0_0;
    %pad/s 44;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278bab0, 0, 4;
    %load/vec4 v000000000278af70_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278af70_0, 0, 32;
    %jmp T_1.80;
T_1.81 ;
    %load/vec4 v000000000278ae30_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278ae30_0, 0, 32;
    %jmp T_1.78;
T_1.79 ;
    %load/vec4 v000000000278b5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278b5b0_0, 0, 32;
    %jmp T_1.76;
T_1.77 ;
    %jmp T_1.75;
T_1.74 ;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000278bab0, 4;
    %assign/vec4 v000000000278b6f0_0, 0;
    %load/vec4 v000000000278a6b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000278a6b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000278a070_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000278b8d0_0, 0;
T_1.75 ;
    %jmp T_1.73;
T_1.72 ;
    %load/vec4 v000000000278a070_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pad/u 38;
    %pad/u 43;
    %muli 28, 0, 43;
    %pad/u 44;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 44;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278bab0, 4;
    %assign/vec4 v000000000278b6f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000278b8d0_0, 0;
    %load/vec4 v000000000278a070_0;
    %addi 1, 0, 5;
    %assign/vec4 v000000000278a070_0, 0;
T_1.73 ;
    %jmp T_1.71;
T_1.70 ;
    %load/vec4 v000000000278a070_0;
    %pad/u 11;
    %pad/u 16;
    %muli 28, 0, 16;
    %pad/u 17;
    %load/vec4 v000000000278b8d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v000000000278a6b0_0;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278bab0, 4;
    %assign/vec4 v000000000278b6f0_0, 0;
    %load/vec4 v000000000278b8d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000000000278b8d0_0, 0;
T_1.71 ;
T_1.68 ;
T_1.5 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000025f66b0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278d340_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000278cda0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000278cf80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000278d020_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000000000278f760_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000000000278f620_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000000000278f4e0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278cd00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
T_2.0 ;
    %load/vec4 v000000000278d200_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000000000278e5e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
T_2.4 ;
    %load/vec4 v000000000278f940_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278ff80_0, 0, 32;
T_2.6 ;
    %load/vec4 v000000000278ff80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000278d200_0;
    %pad/s 42;
    %pad/s 52;
    %muli 640, 0, 52;
    %pad/s 53;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 40;
    %pad/s 47;
    %muli 128, 0, 47;
    %pad/s 53;
    %add;
    %pad/s 54;
    %load/vec4 v000000000278f940_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 54;
    %add;
    %pad/s 55;
    %load/vec4 v000000000278ff80_0;
    %pad/s 55;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000000000278f3a0, 4, 0;
    %load/vec4 v000000000278ff80_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278ff80_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %load/vec4 v000000000278f940_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v000000000278e5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %load/vec4 v000000000278d200_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
T_2.8 ;
    %load/vec4 v000000000278d200_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
T_2.10 ;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 34;
    %cmpi/s 8, 0, 34;
    %jmp/0xz T_2.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
T_2.12 ;
    %load/vec4 v000000000278f940_0;
    %pad/s 34;
    %cmpi/s 8, 0, 34;
    %jmp/0xz T_2.13, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 40;
    %pad/s 47;
    %muli 128, 0, 47;
    %pad/s 48;
    %load/vec4 v000000000278f940_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 48;
    %add;
    %pad/s 49;
    %load/vec4 v000000000278d200_0;
    %pad/s 49;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000000000278e680, 4, 0;
    %load/vec4 v000000000278f940_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %load/vec4 v000000000278e5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
    %jmp T_2.10;
T_2.11 ;
    %load/vec4 v000000000278d200_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
T_2.14 ;
    %load/vec4 v000000000278d200_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
T_2.16 ;
    %load/vec4 v000000000278e5e0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_2.17, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
T_2.18 ;
    %load/vec4 v000000000278f940_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_2.19, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 39;
    %pad/s 46;
    %muli 96, 0, 46;
    %pad/s 47;
    %load/vec4 v000000000278f940_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 47;
    %add;
    %pad/s 48;
    %load/vec4 v000000000278d200_0;
    %pad/s 48;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000000000278d0c0, 4, 0;
    %load/vec4 v000000000278f940_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
    %jmp T_2.18;
T_2.19 ;
    %load/vec4 v000000000278e5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
    %jmp T_2.16;
T_2.17 ;
    %load/vec4 v000000000278d200_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
    %jmp T_2.14;
T_2.15 ;
    %end;
    .thread T_2;
    .scope S_00000000025f66b0;
T_3 ;
    %wait E_000000000271fbb0;
    %load/vec4 v000000000278f9e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000000000278ed60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000000000278c800_0;
    %load/vec4 v000000000278c8a0_0;
    %pad/u 14;
    %pad/u 24;
    %muli 640, 0, 24;
    %pad/u 25;
    %load/vec4 v000000000278c940_0;
    %pad/u 12;
    %pad/u 19;
    %muli 128, 0, 19;
    %pad/u 25;
    %add;
    %pad/u 26;
    %load/vec4 v000000000278d980_0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 26;
    %add;
    %pad/u 27;
    %load/vec4 v000000000278cc60_0;
    %pad/u 5;
    %pad/u 27;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278f3a0, 0, 4;
T_3.2 ;
T_3.0 ;
    %load/vec4 v000000000278d160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v000000000278ed60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278d340_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000278d980_0;
    %load/vec4 v000000000278f760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v000000000278c8a0_0;
    %load/vec4 v000000000278f620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %load/vec4 v000000000278c940_0;
    %load/vec4 v000000000278f4e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000000000278d980_0;
    %assign/vec4 v000000000278f760_0, 0;
    %load/vec4 v000000000278c8a0_0;
    %assign/vec4 v000000000278f620_0, 0;
    %load/vec4 v000000000278c940_0;
    %assign/vec4 v000000000278f4e0_0, 0;
    %load/vec4 v000000000278c800_0;
    %load/vec4 v000000000278c8a0_0;
    %pad/u 12;
    %pad/u 19;
    %muli 96, 0, 19;
    %pad/u 20;
    %load/vec4 v000000000278c940_0;
    %pad/u 9;
    %pad/u 12;
    %muli 8, 0, 12;
    %pad/u 20;
    %add;
    %pad/u 21;
    %load/vec4 v000000000278d980_0;
    %pad/u 5;
    %pad/u 21;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278fbc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
T_3.8 ;
    %load/vec4 v000000000278d200_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
T_3.10 ;
    %load/vec4 v000000000278e5e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_3.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
T_3.12 ;
    %load/vec4 v000000000278f940_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_3.13, 5;
    %load/vec4 v000000000278e5e0_0;
    %load/vec4 v000000000278c8a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000000000278c8a0_0;
    %pad/u 34;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 34;
    %sub;
    %cmpi/u 8, 0, 34;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000000000278f940_0;
    %load/vec4 v000000000278c940_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v000000000278c940_0;
    %pad/u 34;
    %load/vec4 v000000000278f940_0;
    %pad/u 34;
    %sub;
    %cmpi/u 8, 0, 34;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 42;
    %pad/s 52;
    %muli 640, 0, 52;
    %pad/s 53;
    %load/vec4 v000000000278f940_0;
    %pad/s 40;
    %pad/s 47;
    %muli 128, 0, 47;
    %pad/s 53;
    %add;
    %pad/s 54;
    %load/vec4 v000000000278d200_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 54;
    %add;
    %pad/s 55;
    %load/vec4 v000000000278d980_0;
    %pad/u 5;
    %pad/u 55;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278f3a0, 4;
    %pad/u 48;
    %load/vec4 v000000000278c800_0;
    %pad/u 48;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000278e720_0, 0, 48;
    %load/vec4 v000000000278c8a0_0;
    %pad/u 33;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 33;
    %sub;
    %pad/u 41;
    %pad/u 48;
    %muli 128, 0, 48;
    %pad/u 49;
    %load/vec4 v000000000278c940_0;
    %pad/u 33;
    %load/vec4 v000000000278f940_0;
    %pad/u 33;
    %sub;
    %pad/u 38;
    %pad/u 42;
    %muli 16, 0, 42;
    %pad/u 49;
    %add;
    %pad/u 50;
    %load/vec4 v000000000278d200_0;
    %pad/s 50;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278e680, 4;
    %pad/u 48;
    %load/vec4 v000000000278e720_0;
    %add;
    %pad/u 32;
    %load/vec4 v000000000278c8a0_0;
    %pad/u 33;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 33;
    %sub;
    %pad/u 41;
    %pad/u 48;
    %muli 128, 0, 48;
    %pad/u 49;
    %load/vec4 v000000000278c940_0;
    %pad/u 33;
    %load/vec4 v000000000278f940_0;
    %pad/u 33;
    %sub;
    %pad/u 38;
    %pad/u 42;
    %muli 16, 0, 42;
    %pad/u 49;
    %add;
    %pad/u 50;
    %load/vec4 v000000000278d200_0;
    %pad/s 50;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278e680, 0, 4;
T_3.14 ;
    %load/vec4 v000000000278f940_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %load/vec4 v000000000278e5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %load/vec4 v000000000278d200_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %load/vec4 v000000000278e900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000278d340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000278cf80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000278d020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000278cda0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000278e680, 4;
    %assign/vec4 v000000000278cd00_0, 0;
T_3.16 ;
T_3.6 ;
    %load/vec4 v000000000278d340_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027902a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v000000000278d020_0;
    %pad/u 34;
    %cmpi/e 7, 0, 34;
    %jmp/0xz  T_3.20, 4;
    %load/vec4 v000000000278cf80_0;
    %pad/u 34;
    %cmpi/e 7, 0, 34;
    %jmp/0xz  T_3.22, 4;
    %load/vec4 v000000000278cda0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000278d340_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
T_3.26 ;
    %load/vec4 v000000000278d200_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.27, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
T_3.28 ;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 34;
    %cmpi/s 8, 0, 34;
    %jmp/0xz T_3.29, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
T_3.30 ;
    %load/vec4 v000000000278f940_0;
    %pad/s 34;
    %cmpi/s 8, 0, 34;
    %jmp/0xz T_3.31, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 40;
    %pad/s 47;
    %muli 128, 0, 47;
    %pad/s 48;
    %load/vec4 v000000000278f940_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 48;
    %add;
    %pad/s 49;
    %load/vec4 v000000000278d200_0;
    %pad/s 49;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278e680, 0, 4;
    %load/vec4 v000000000278f940_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
    %jmp T_3.30;
T_3.31 ;
    %load/vec4 v000000000278e5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
    %jmp T_3.28;
T_3.29 ;
    %load/vec4 v000000000278d200_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
    %jmp T_3.26;
T_3.27 ;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v000000000278e720_0, 0, 48;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
T_3.32 ;
    %load/vec4 v000000000278d200_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_3.33, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
T_3.34 ;
    %load/vec4 v000000000278e5e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_3.35, 5;
    %load/vec4 v000000000278d200_0;
    %pad/s 40;
    %pad/s 47;
    %muli 128, 0, 47;
    %pad/s 48;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 48;
    %add;
    %pad/s 49;
    %load/vec4 v000000000278cda0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pad/u 49;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278e680, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278e720_0;
    %load/vec4 v000000000278d200_0;
    %pad/s 40;
    %pad/s 47;
    %muli 128, 0, 47;
    %pad/s 48;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 48;
    %add;
    %pad/s 49;
    %load/vec4 v000000000278cda0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pad/u 49;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278e680, 4;
    %pad/u 48;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.36, 8;
    %load/vec4 v000000000278d200_0;
    %pad/s 40;
    %pad/s 47;
    %muli 128, 0, 47;
    %pad/s 48;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 48;
    %add;
    %pad/s 49;
    %load/vec4 v000000000278cda0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pad/u 49;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278e680, 4;
    %pad/u 48;
    %store/vec4 v000000000278e720_0, 0, 48;
T_3.36 ;
    %load/vec4 v000000000278e5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
    %jmp T_3.34;
T_3.35 ;
    %load/vec4 v000000000278d200_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
    %jmp T_3.32;
T_3.33 ;
    %load/vec4 v000000000278e720_0;
    %pad/u 32;
    %assign/vec4 v000000000278cd00_0, 0;
    %load/vec4 v000000000278cda0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000278cda0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000278cf80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000278d020_0, 0;
T_3.25 ;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v000000000278e720_0, 0, 48;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
T_3.38 ;
    %load/vec4 v000000000278d200_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_3.39, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
T_3.40 ;
    %load/vec4 v000000000278e5e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_3.41, 5;
    %load/vec4 v000000000278cf80_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %addi 1, 0, 38;
    %load/vec4 v000000000278d200_0;
    %pad/u 38;
    %add;
    %pad/u 46;
    %pad/u 53;
    %muli 128, 0, 53;
    %pad/u 54;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 54;
    %add;
    %pad/u 55;
    %load/vec4 v000000000278cda0_0;
    %pad/u 6;
    %pad/u 55;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278e680, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278e720_0;
    %load/vec4 v000000000278cf80_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %addi 1, 0, 38;
    %load/vec4 v000000000278d200_0;
    %pad/u 38;
    %add;
    %pad/u 46;
    %pad/u 53;
    %muli 128, 0, 53;
    %pad/u 54;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 54;
    %add;
    %pad/u 55;
    %load/vec4 v000000000278cda0_0;
    %pad/u 6;
    %pad/u 55;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278e680, 4;
    %pad/u 48;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.42, 8;
    %load/vec4 v000000000278cf80_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %addi 1, 0, 38;
    %load/vec4 v000000000278d200_0;
    %pad/u 38;
    %add;
    %pad/u 46;
    %pad/u 53;
    %muli 128, 0, 53;
    %pad/u 54;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 54;
    %add;
    %pad/u 55;
    %load/vec4 v000000000278cda0_0;
    %pad/u 6;
    %pad/u 55;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278e680, 4;
    %pad/u 48;
    %store/vec4 v000000000278e720_0, 0, 48;
T_3.42 ;
    %load/vec4 v000000000278e5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
    %jmp T_3.40;
T_3.41 ;
    %load/vec4 v000000000278d200_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
    %jmp T_3.38;
T_3.39 ;
    %load/vec4 v000000000278e720_0;
    %pad/u 32;
    %assign/vec4 v000000000278cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000278d020_0, 0;
    %load/vec4 v000000000278cf80_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000278cf80_0, 0;
T_3.23 ;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
T_3.44 ;
    %load/vec4 v000000000278d200_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_3.45, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
T_3.46 ;
    %load/vec4 v000000000278e5e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_3.47, 5;
    %load/vec4 v000000000278cf80_0;
    %pad/u 37;
    %muli 1, 0, 37;
    %load/vec4 v000000000278d200_0;
    %pad/u 37;
    %add;
    %pad/u 45;
    %pad/u 52;
    %muli 128, 0, 52;
    %pad/u 53;
    %load/vec4 v000000000278d020_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %addi 1, 0, 38;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 38;
    %add;
    %pad/u 43;
    %pad/u 47;
    %muli 16, 0, 47;
    %pad/u 53;
    %add;
    %pad/u 54;
    %load/vec4 v000000000278cda0_0;
    %pad/u 6;
    %pad/u 54;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278e680, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278e720_0;
    %load/vec4 v000000000278cf80_0;
    %pad/u 37;
    %muli 1, 0, 37;
    %load/vec4 v000000000278d200_0;
    %pad/u 37;
    %add;
    %pad/u 45;
    %pad/u 52;
    %muli 128, 0, 52;
    %pad/u 53;
    %load/vec4 v000000000278d020_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %addi 1, 0, 38;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 38;
    %add;
    %pad/u 43;
    %pad/u 47;
    %muli 16, 0, 47;
    %pad/u 53;
    %add;
    %pad/u 54;
    %load/vec4 v000000000278cda0_0;
    %pad/u 6;
    %pad/u 54;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278e680, 4;
    %pad/u 48;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %load/vec4 v000000000278cf80_0;
    %pad/u 37;
    %muli 1, 0, 37;
    %load/vec4 v000000000278d200_0;
    %pad/u 37;
    %add;
    %pad/u 45;
    %pad/u 52;
    %muli 128, 0, 52;
    %pad/u 53;
    %load/vec4 v000000000278d020_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %addi 1, 0, 38;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 38;
    %add;
    %pad/u 43;
    %pad/u 47;
    %muli 16, 0, 47;
    %pad/u 53;
    %add;
    %pad/u 54;
    %load/vec4 v000000000278cda0_0;
    %pad/u 6;
    %pad/u 54;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278e680, 4;
    %pad/u 48;
    %store/vec4 v000000000278e720_0, 0, 48;
T_3.48 ;
    %load/vec4 v000000000278e5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
    %jmp T_3.46;
T_3.47 ;
    %load/vec4 v000000000278d200_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
    %jmp T_3.44;
T_3.45 ;
    %load/vec4 v000000000278e720_0;
    %pad/u 32;
    %assign/vec4 v000000000278cd00_0, 0;
    %load/vec4 v000000000278d020_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000278d020_0, 0;
T_3.21 ;
T_3.18 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000000000278ed60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278d340_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000278d980_0;
    %load/vec4 v000000000278f760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000000000278c8a0_0;
    %load/vec4 v000000000278f620_0;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000278c940_0;
    %load/vec4 v000000000278f4e0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_3.50, 4;
    %load/vec4 v000000000278d980_0;
    %assign/vec4 v000000000278f760_0, 0;
    %load/vec4 v000000000278c8a0_0;
    %assign/vec4 v000000000278f620_0, 0;
    %load/vec4 v000000000278c940_0;
    %assign/vec4 v000000000278f4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
T_3.52 ;
    %load/vec4 v000000000278d200_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.53, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
T_3.54 ;
    %load/vec4 v000000000278e5e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_3.55, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
T_3.56 ;
    %load/vec4 v000000000278f940_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_3.57, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278ee00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278e540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278e4a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278ff80_0, 0, 32;
T_3.58 ;
    %load/vec4 v000000000278ff80_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_3.59, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278fd00_0, 0, 32;
T_3.60 ;
    %load/vec4 v000000000278fd00_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_3.61, 5;
    %load/vec4 v000000000278c8a0_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 38;
    %add;
    %load/vec4 v000000000278ff80_0;
    %pad/u 38;
    %add;
    %pad/u 46;
    %pad/u 53;
    %muli 128, 0, 53;
    %pad/u 54;
    %load/vec4 v000000000278c940_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 38;
    %add;
    %load/vec4 v000000000278fd00_0;
    %pad/u 38;
    %add;
    %pad/u 43;
    %pad/u 47;
    %muli 16, 0, 47;
    %pad/u 54;
    %add;
    %pad/u 55;
    %load/vec4 v000000000278d200_0;
    %pad/s 55;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278e680, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278e4a0_0;
    %load/vec4 v000000000278c8a0_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 38;
    %add;
    %load/vec4 v000000000278ff80_0;
    %pad/u 38;
    %add;
    %pad/u 46;
    %pad/u 53;
    %muli 128, 0, 53;
    %pad/u 54;
    %load/vec4 v000000000278c940_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 38;
    %add;
    %load/vec4 v000000000278fd00_0;
    %pad/u 38;
    %add;
    %pad/u 43;
    %pad/u 47;
    %muli 16, 0, 47;
    %pad/u 54;
    %add;
    %pad/u 55;
    %load/vec4 v000000000278d200_0;
    %pad/s 55;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278e680, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.62, 8;
    %load/vec4 v000000000278c8a0_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 38;
    %add;
    %load/vec4 v000000000278ff80_0;
    %pad/u 38;
    %add;
    %pad/u 46;
    %pad/u 53;
    %muli 128, 0, 53;
    %pad/u 54;
    %load/vec4 v000000000278c940_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 38;
    %add;
    %load/vec4 v000000000278fd00_0;
    %pad/u 38;
    %add;
    %pad/u 43;
    %pad/u 47;
    %muli 16, 0, 47;
    %pad/u 54;
    %add;
    %pad/u 55;
    %load/vec4 v000000000278d200_0;
    %pad/s 55;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278e680, 4;
    %store/vec4 v000000000278e4a0_0, 0, 32;
    %load/vec4 v000000000278ff80_0;
    %pad/s 1;
    %store/vec4 v000000000278ee00_0, 0, 1;
    %load/vec4 v000000000278fd00_0;
    %pad/s 1;
    %store/vec4 v000000000278e540_0, 0, 1;
T_3.62 ;
    %load/vec4 v000000000278fd00_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278fd00_0, 0, 32;
    %jmp T_3.60;
T_3.61 ;
    %load/vec4 v000000000278ff80_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278ff80_0, 0, 32;
    %jmp T_3.58;
T_3.59 ;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 42;
    %pad/s 52;
    %muli 640, 0, 52;
    %pad/s 53;
    %load/vec4 v000000000278f940_0;
    %pad/s 40;
    %pad/s 47;
    %muli 128, 0, 47;
    %pad/s 53;
    %add;
    %pad/s 54;
    %load/vec4 v000000000278d980_0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 54;
    %add;
    %pad/u 55;
    %load/vec4 v000000000278d200_0;
    %pad/s 55;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278f3a0, 4;
    %pad/u 48;
    %load/vec4 v000000000278c800_0;
    %pad/u 48;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000278e720_0, 0, 48;
    %load/vec4 v000000000278c8a0_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %load/vec4 v000000000278e540_0;
    %pad/u 38;
    %add;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 38;
    %add;
    %pad/u 45;
    %pad/u 52;
    %muli 96, 0, 52;
    %pad/u 53;
    %load/vec4 v000000000278c940_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %load/vec4 v000000000278e540_0;
    %pad/u 38;
    %add;
    %load/vec4 v000000000278f940_0;
    %pad/u 38;
    %add;
    %pad/u 42;
    %pad/u 45;
    %muli 8, 0, 45;
    %pad/u 53;
    %add;
    %pad/u 54;
    %load/vec4 v000000000278d200_0;
    %pad/s 54;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278d0c0, 4;
    %pad/u 48;
    %load/vec4 v000000000278e720_0;
    %add;
    %pad/u 32;
    %load/vec4 v000000000278c8a0_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %load/vec4 v000000000278ee00_0;
    %pad/u 38;
    %add;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 38;
    %add;
    %pad/u 45;
    %pad/u 52;
    %muli 96, 0, 52;
    %pad/u 53;
    %load/vec4 v000000000278c940_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %load/vec4 v000000000278e540_0;
    %pad/u 38;
    %add;
    %load/vec4 v000000000278f940_0;
    %pad/u 38;
    %add;
    %pad/u 42;
    %pad/u 45;
    %muli 8, 0, 45;
    %pad/u 53;
    %add;
    %pad/u 54;
    %load/vec4 v000000000278d200_0;
    %pad/s 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278d0c0, 0, 4;
    %load/vec4 v000000000278e4a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.64, 4;
    %load/vec4 v000000000278c8a0_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %load/vec4 v000000000278ee00_0;
    %pad/u 38;
    %add;
    %load/vec4 v000000000278e5e0_0;
    %pad/u 38;
    %add;
    %pad/u 45;
    %pad/u 52;
    %muli 96, 0, 52;
    %pad/u 53;
    %load/vec4 v000000000278c940_0;
    %pad/u 38;
    %muli 1, 0, 38;
    %load/vec4 v000000000278e540_0;
    %pad/u 38;
    %add;
    %load/vec4 v000000000278f940_0;
    %pad/u 38;
    %add;
    %pad/u 42;
    %pad/u 45;
    %muli 8, 0, 45;
    %pad/u 53;
    %add;
    %pad/u 54;
    %load/vec4 v000000000278d200_0;
    %pad/s 54;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278fbc0, 4;
    %pad/u 48;
    %load/vec4 v000000000278c800_0;
    %pad/u 48;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000278e720_0, 0, 48;
    %load/vec4 v000000000278e720_0;
    %muli 1638, 0, 48;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000278e720_0, 0, 48;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 42;
    %pad/s 52;
    %muli 640, 0, 52;
    %pad/s 53;
    %load/vec4 v000000000278f940_0;
    %pad/s 40;
    %pad/s 47;
    %muli 128, 0, 47;
    %pad/s 53;
    %add;
    %pad/s 54;
    %load/vec4 v000000000278d980_0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 54;
    %add;
    %pad/u 55;
    %load/vec4 v000000000278d200_0;
    %pad/s 55;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278f3a0, 4;
    %pad/u 48;
    %load/vec4 v000000000278e720_0;
    %sub;
    %pad/u 32;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 42;
    %pad/s 52;
    %muli 640, 0, 52;
    %pad/s 53;
    %load/vec4 v000000000278f940_0;
    %pad/s 40;
    %pad/s 47;
    %muli 128, 0, 47;
    %pad/s 53;
    %add;
    %pad/s 54;
    %load/vec4 v000000000278d980_0;
    %pad/u 10;
    %pad/u 13;
    %muli 8, 0, 13;
    %pad/u 54;
    %add;
    %pad/u 55;
    %load/vec4 v000000000278d200_0;
    %pad/s 55;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278f3a0, 0, 4;
T_3.64 ;
    %load/vec4 v000000000278f940_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
    %jmp T_3.56;
T_3.57 ;
    %load/vec4 v000000000278e5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
    %jmp T_3.54;
T_3.55 ;
    %load/vec4 v000000000278d200_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
    %jmp T_3.52;
T_3.53 ;
    %load/vec4 v000000000278f800_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.66, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000278d340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000278cf80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000278d020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000278cda0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000278d0c0, 4;
    %assign/vec4 v000000000278cd00_0, 0;
T_3.66 ;
T_3.50 ;
    %load/vec4 v000000000278d340_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027902a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.68, 8;
    %load/vec4 v000000000278d020_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_3.70, 4;
    %load/vec4 v000000000278cf80_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_3.72, 4;
    %load/vec4 v000000000278cda0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.74, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000278d340_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
T_3.76 ;
    %load/vec4 v000000000278d200_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.77, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
T_3.78 ;
    %load/vec4 v000000000278e5e0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_3.79, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
T_3.80 ;
    %load/vec4 v000000000278f940_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_3.81, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000278e5e0_0;
    %pad/s 39;
    %pad/s 46;
    %muli 96, 0, 46;
    %pad/s 47;
    %load/vec4 v000000000278f940_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 47;
    %add;
    %pad/s 48;
    %load/vec4 v000000000278d200_0;
    %pad/s 48;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278d0c0, 0, 4;
    %load/vec4 v000000000278f940_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278f940_0, 0, 32;
    %jmp T_3.80;
T_3.81 ;
    %load/vec4 v000000000278e5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278e5e0_0, 0, 32;
    %jmp T_3.78;
T_3.79 ;
    %load/vec4 v000000000278d200_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278d200_0, 0, 32;
    %jmp T_3.76;
T_3.77 ;
    %jmp T_3.75;
T_3.74 ;
    %load/vec4 v000000000278cda0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000278d0c0, 4;
    %assign/vec4 v000000000278cd00_0, 0;
    %load/vec4 v000000000278cda0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000278cda0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000278cf80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000278d020_0, 0;
T_3.75 ;
    %jmp T_3.73;
T_3.72 ;
    %load/vec4 v000000000278cf80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pad/u 40;
    %pad/u 47;
    %muli 96, 0, 47;
    %pad/u 48;
    %load/vec4 v000000000278cda0_0;
    %pad/u 5;
    %pad/u 48;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278d0c0, 4;
    %assign/vec4 v000000000278cd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000278d020_0, 0;
    %load/vec4 v000000000278cf80_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000278cf80_0, 0;
T_3.73 ;
    %jmp T_3.71;
T_3.70 ;
    %load/vec4 v000000000278cf80_0;
    %pad/u 12;
    %pad/u 19;
    %muli 96, 0, 19;
    %pad/u 20;
    %load/vec4 v000000000278d020_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %pad/u 37;
    %pad/u 40;
    %muli 8, 0, 40;
    %pad/u 20;
    %add;
    %pad/u 21;
    %load/vec4 v000000000278cda0_0;
    %pad/u 5;
    %pad/u 21;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278d0c0, 4;
    %assign/vec4 v000000000278cd00_0, 0;
    %load/vec4 v000000000278d020_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000278d020_0, 0;
T_3.71 ;
T_3.68 ;
T_3.5 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000025f6830;
T_4 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000000000278f260_0, 0, 10;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v000000000278eea0_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278e860_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000278e9a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000000000278eae0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000000000278eae0_0;
    %store/vec4a v000000000278ecc0, 4, 0;
    %load/vec4 v000000000278eae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000000000278eae0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000000000278eae0_0;
    %store/vec4a v00000000027900c0, 4, 0;
    %load/vec4 v000000000278eae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
T_4.4 ;
    %load/vec4 v000000000278eae0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002790200_0, 0, 32;
T_4.6 ;
    %load/vec4 v0000000002790200_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000278eae0_0;
    %pad/s 43;
    %pad/s 53;
    %muli 1024, 0, 53;
    %pad/s 54;
    %load/vec4 v0000000002790200_0;
    %pad/s 54;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v000000000278ef40, 4, 0;
    %load/vec4 v0000000002790200_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002790200_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %load/vec4 v000000000278eae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .thread T_4;
    .scope S_00000000025f6830;
T_5 ;
    %wait E_000000000271fbb0;
    %load/vec4 v000000000278ec20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000000002790160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000000000278f6c0_0;
    %load/vec4 v0000000002790340_0;
    %pad/u 21;
    %pad/u 31;
    %muli 1024, 0, 31;
    %pad/u 32;
    %load/vec4 v000000000278f580_0;
    %pad/u 12;
    %pad/u 32;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278ef40, 0, 4;
T_5.2 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000278e7c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0000000002790160_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278e9a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000002790340_0;
    %load/vec4 v000000000278eea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0000000002790340_0;
    %assign/vec4 v000000000278eea0_0, 0;
    %load/vec4 v000000000278f6c0_0;
    %load/vec4 v0000000002790340_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278eb80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
T_5.8 ;
    %load/vec4 v000000000278eae0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.9, 5;
    %load/vec4 v000000000278eae0_0;
    %pad/s 43;
    %pad/s 53;
    %muli 1024, 0, 53;
    %pad/s 54;
    %load/vec4 v0000000002790340_0;
    %pad/u 12;
    %pad/u 54;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278ef40, 4;
    %pad/u 48;
    %load/vec4 v000000000278f6c0_0;
    %pad/u 48;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000278fa80_0, 0, 48;
    %ix/getv/s 4, v000000000278eae0_0;
    %load/vec4a v000000000278ecc0, 4;
    %pad/u 48;
    %load/vec4 v000000000278fa80_0;
    %add;
    %pad/u 32;
    %ix/getv/s 3, v000000000278eae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278ecc0, 0, 4;
    %load/vec4 v000000000278eae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %load/vec4 v0000000002790340_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000278e9a0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000278ecc0, 4;
    %ix/load 4, 1023, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000278ef40, 4;
    %load/vec4 v000000000278f6c0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v000000000278e860_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000278f260_0, 0;
T_5.10 ;
T_5.6 ;
    %load/vec4 v000000000278e9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278f8a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v000000000278f260_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000278e9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
T_5.16 ;
    %load/vec4 v000000000278eae0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.17, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000000000278eae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278ecc0, 0, 4;
    %load/vec4 v000000000278eae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
    %jmp T_5.16;
T_5.17 ;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v000000000278f260_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000278ecc0, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000278e860_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v000000000278f260_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000278ecc0, 4;
    %assign/vec4 v000000000278e860_0, 0;
T_5.19 ;
    %load/vec4 v000000000278f260_0;
    %addi 1, 0, 10;
    %assign/vec4 v000000000278f260_0, 0;
T_5.15 ;
T_5.12 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000000002790160_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278e9a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000002790340_0;
    %load/vec4 v000000000278eea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v0000000002790340_0;
    %assign/vec4 v000000000278eea0_0, 0;
    %ix/getv 4, v0000000002790340_0;
    %load/vec4a v000000000278ecc0, 4;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
T_5.24 ;
    %load/vec4 v000000000278eae0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_5.25, 5;
    %load/vec4 v0000000002790340_0;
    %pad/u 21;
    %pad/u 31;
    %muli 1024, 0, 31;
    %pad/u 32;
    %load/vec4 v000000000278eae0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278ef40, 4;
    %pad/u 48;
    %load/vec4 v000000000278f6c0_0;
    %pad/u 48;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000278fa80_0, 0, 48;
    %ix/getv/s 4, v000000000278eae0_0;
    %load/vec4a v00000000027900c0, 4;
    %pad/u 48;
    %load/vec4 v000000000278fa80_0;
    %add;
    %pad/u 32;
    %ix/getv/s 3, v000000000278eae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027900c0, 0, 4;
    %ix/getv/s 4, v000000000278eae0_0;
    %load/vec4a v000000000278eb80, 4;
    %pad/u 48;
    %load/vec4 v000000000278f6c0_0;
    %pad/u 48;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000278fa80_0, 0, 48;
    %load/vec4 v000000000278fa80_0;
    %muli 1638, 0, 48;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000278fa80_0, 0, 48;
    %load/vec4 v0000000002790340_0;
    %pad/u 21;
    %pad/u 31;
    %muli 1024, 0, 31;
    %pad/u 32;
    %load/vec4 v000000000278eae0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v000000000278ef40, 4;
    %pad/u 48;
    %load/vec4 v000000000278fa80_0;
    %sub;
    %pad/u 32;
    %load/vec4 v0000000002790340_0;
    %pad/u 21;
    %pad/u 31;
    %muli 1024, 0, 31;
    %pad/u 32;
    %load/vec4 v000000000278eae0_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000278ef40, 0, 4;
    %load/vec4 v000000000278eae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
    %jmp T_5.24;
T_5.25 ;
T_5.22 ;
    %load/vec4 v0000000002790340_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_5.26, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000278e9a0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000027900c0, 4;
    %ix/load 4, 9216, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000000000278ef40, 4;
    %load/vec4 v000000000278f6c0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v000000000278e860_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000278f260_0, 0;
T_5.26 ;
T_5.20 ;
    %load/vec4 v000000000278e9a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000278f8a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.28, 8;
    %load/vec4 v000000000278f260_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_5.30, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000278e9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
T_5.32 ;
    %load/vec4 v000000000278eae0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_5.33, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000000000278eae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027900c0, 0, 4;
    %load/vec4 v000000000278eae0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278eae0_0, 0, 32;
    %jmp T_5.32;
T_5.33 ;
    %jmp T_5.31;
T_5.30 ;
    %load/vec4 v000000000278f260_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000027900c0, 4;
    %assign/vec4 v000000000278e860_0, 0;
    %load/vec4 v000000000278f260_0;
    %addi 1, 0, 10;
    %assign/vec4 v000000000278f260_0, 0;
T_5.31 ;
T_5.28 ;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000026265b0;
T_6 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000278efe0_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_00000000026265b0;
T_7 ;
    %wait E_000000000271fbb0;
    %load/vec4 v000000000278efe0_0;
    %store/vec4 v000000000278fe40_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000278fc60_0, 0, 32;
T_7.0 ;
    %load/vec4 v000000000278fc60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v000000000278fe40_0;
    %parti/s 1, 10, 5;
    %load/vec4 v000000000278fe40_0;
    %parti/s 1, 12, 5;
    %xor;
    %load/vec4 v000000000278fe40_0;
    %parti/s 1, 13, 5;
    %xor;
    %load/vec4 v000000000278fe40_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v000000000278fb20_0, 0, 1;
    %load/vec4 v000000000278fe40_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000000000278fb20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000278fe40_0, 0, 16;
    %load/vec4 v000000000278fc60_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000278fc60_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v000000000278fe40_0;
    %assign/vec4 v000000000278efe0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002705620;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027905f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000000027905f0_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002790730_0, 0, 32;
T_8.2 ;
    %load/vec4 v0000000002790730_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000027905f0_0;
    %pad/s 37;
    %pad/s 42;
    %muli 28, 0, 42;
    %pad/s 43;
    %load/vec4 v0000000002790730_0;
    %pad/s 43;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000000027920d0, 4, 0;
    %load/vec4 v0000000002790730_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002790730_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %load/vec4 v00000000027905f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027905f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278f120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027904b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027907d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000278f1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002790550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027914f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002790c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002790eb0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000027920d0, 4;
    %store/vec4 v0000000002790d70_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000278f300_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000278f440_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000027918b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002791090_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000002790e10_0, 0, 3;
    %end;
    .thread T_8;
    .scope S_0000000002705620;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v000000000278f120_0;
    %inv;
    %assign/vec4 v000000000278f120_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000002705620;
T_10 ;
    %wait E_000000000271fbb0;
    %load/vec4 v0000000002790e10_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v00000000027914f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.9, 4;
    %vpi_call 2 85 "$display", "Initializing CONV1 weights: (%d,%d,%d,%d) %d", v000000000278f300_0, v000000000278f440_0, v00000000027918b0_0, v0000000002791090_0, v0000000002790870_0 {0 0 0};
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0000000002790c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.11, 4;
    %vpi_call 2 87 "$display", "Initializing CONV2 weights: (%d,%d,%d,%d) %d", v0000000002791bd0_0, v00000000027922b0_0, v0000000002790cd0_0, v0000000002791810_0, v0000000002790870_0 {0 0 0};
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0000000002790eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.13, 4;
    %vpi_call 2 89 "$display", "Initializing FC weights: (%d,%d) %d", v0000000002791310_0, v0000000002790b90_0, v0000000002790870_0 {0 0 0};
T_10.13 ;
T_10.12 ;
T_10.10 ;
    %load/vec4 v000000000278f440_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.15, 4;
    %load/vec4 v00000000027918b0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.17, 4;
    %load/vec4 v0000000002791090_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.19, 4;
    %load/vec4 v00000000027914f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027914f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002790c30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002791bd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000027922b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002790cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002791810_0, 0;
    %load/vec4 v0000000002790870_0;
    %parti/s 1, 15, 5;
    %concati/vec4 0, 0, 16;
    %load/vec4 v0000000002790870_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002791130_0, 0;
    %jmp T_10.22;
T_10.21 ;
    %load/vec4 v0000000002791bd0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v00000000027922b0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_10.25, 4;
    %load/vec4 v0000000002790cd0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0000000002791810_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0000000002790c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002790c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002790eb0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002791310_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002790b90_0, 0;
    %load/vec4 v0000000002790870_0;
    %parti/s 1, 15, 5;
    %concati/vec4 0, 0, 16;
    %load/vec4 v0000000002790870_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002791ef0_0, 0;
    %jmp T_10.32;
T_10.31 ;
    %load/vec4 v0000000002791310_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0000000002790b90_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027904b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027907d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027914f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002790eb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000027918b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002791090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002790e10_0, 0;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002791310_0, 0;
    %load/vec4 v0000000002790b90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000000002790b90_0, 0;
    %load/vec4 v0000000002790870_0;
    %parti/s 1, 15, 5;
    %concati/vec4 0, 0, 16;
    %load/vec4 v0000000002790870_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002791ef0_0, 0;
T_10.36 ;
    %jmp T_10.34;
T_10.33 ;
    %load/vec4 v0000000002791310_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000000002791310_0, 0;
    %load/vec4 v0000000002790870_0;
    %parti/s 1, 15, 5;
    %concati/vec4 0, 0, 16;
    %load/vec4 v0000000002790870_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002791ef0_0, 0;
T_10.34 ;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %load/vec4 v0000000002791810_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000002791810_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002791bd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000027922b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002790cd0_0, 0;
    %load/vec4 v0000000002790870_0;
    %parti/s 1, 15, 5;
    %concati/vec4 0, 0, 16;
    %load/vec4 v0000000002790870_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002791130_0, 0;
T_10.30 ;
    %jmp T_10.28;
T_10.27 ;
    %load/vec4 v0000000002790cd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000002790cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002791bd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000027922b0_0, 0;
    %load/vec4 v0000000002790870_0;
    %parti/s 1, 15, 5;
    %concati/vec4 0, 0, 16;
    %load/vec4 v0000000002790870_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002791130_0, 0;
T_10.28 ;
    %jmp T_10.26;
T_10.25 ;
    %load/vec4 v00000000027922b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000027922b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002791bd0_0, 0;
    %load/vec4 v0000000002790870_0;
    %parti/s 1, 15, 5;
    %concati/vec4 0, 0, 16;
    %load/vec4 v0000000002790870_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002791130_0, 0;
T_10.26 ;
    %jmp T_10.24;
T_10.23 ;
    %load/vec4 v0000000002791bd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000002791bd0_0, 0;
    %load/vec4 v0000000002790870_0;
    %parti/s 1, 15, 5;
    %concati/vec4 0, 0, 16;
    %load/vec4 v0000000002790870_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002791130_0, 0;
T_10.24 ;
T_10.22 ;
    %jmp T_10.20;
T_10.19 ;
    %load/vec4 v0000000002791090_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000002791090_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000027918b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000278f440_0, 0;
    %load/vec4 v0000000002790870_0;
    %parti/s 1, 15, 5;
    %concati/vec4 0, 0, 16;
    %load/vec4 v0000000002790870_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002790d70_0, 0;
T_10.20 ;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v00000000027918b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000000027918b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000278f440_0, 0;
    %load/vec4 v0000000002790870_0;
    %parti/s 1, 15, 5;
    %concati/vec4 0, 0, 16;
    %load/vec4 v0000000002790870_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002790d70_0, 0;
T_10.18 ;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v000000000278f440_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000278f440_0, 0;
    %load/vec4 v0000000002790870_0;
    %parti/s 1, 15, 5;
    %concati/vec4 0, 0, 16;
    %load/vec4 v0000000002790870_0;
    %parti/s 15, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002790d70_0, 0;
T_10.16 ;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v00000000027918b0_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_10.37, 4;
    %load/vec4 v0000000002791090_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_10.39, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027914f0_0, 0;
    %jmp T_10.40;
T_10.39 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000027918b0_0, 0;
    %load/vec4 v0000000002791090_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000002791090_0, 0;
T_10.40 ;
    %jmp T_10.38;
T_10.37 ;
    %load/vec4 v00000000027918b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000000027918b0_0, 0;
T_10.38 ;
    %load/vec4 v0000000002791630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002790c30_0, 0;
    %load/vec4 v0000000002791770_0;
    %assign/vec4 v0000000002791130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002791bd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002790cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002791810_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000002790e10_0, 0;
T_10.41 ;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0000000002791770_0;
    %assign/vec4 v0000000002791130_0, 0;
    %load/vec4 v0000000002791bd0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002790cd0_0;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000002791810_0;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.43, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002790c30_0, 0;
    %jmp T_10.44;
T_10.43 ;
    %load/vec4 v0000000002792170_0;
    %assign/vec4 v0000000002791bd0_0, 0;
    %load/vec4 v0000000002790a50_0;
    %pad/u 4;
    %assign/vec4 v0000000002790cd0_0, 0;
    %load/vec4 v0000000002790690_0;
    %pad/u 4;
    %assign/vec4 v0000000002791810_0, 0;
T_10.44 ;
    %load/vec4 v0000000002791e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.45, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002790eb0_0, 0;
    %load/vec4 v0000000002790910_0;
    %assign/vec4 v0000000002791ef0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002791310_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000002790e10_0, 0;
T_10.45 ;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0000000002790910_0;
    %assign/vec4 v0000000002791ef0_0, 0;
    %load/vec4 v0000000002791310_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_10.47, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002790eb0_0, 0;
    %jmp T_10.48;
T_10.47 ;
    %load/vec4 v0000000002792210_0;
    %pad/u 10;
    %muli 64, 0, 10;
    %load/vec4 v0000000002790af0_0;
    %pad/u 10;
    %muli 8, 0, 10;
    %add;
    %load/vec4 v00000000027909b0_0;
    %pad/u 10;
    %add;
    %assign/vec4 v0000000002791310_0, 0;
T_10.48 ;
    %load/vec4 v0000000002791f90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.49, 4;
    %load/vec4 v0000000002792030_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002790f50, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000000002790e10_0, 0;
T_10.49 ;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0000000002792030_0;
    %ix/getv 3, v0000000002792350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002790f50, 0, 4;
    %load/vec4 v0000000002792350_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.51, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000000002790e10_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000002790f50, 4;
    %subi 32768, 0, 32;
    %assign/vec4 v0000000002791ef0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002791310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027904b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002790eb0_0, 0;
T_10.51 ;
    %load/vec4 v0000000002792350_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.53, 4;
    %load/vec4 v0000000002792030_0;
    %subi 32768, 0, 32;
    %load/vec4 v0000000002792030_0;
    %subi 32768, 0, 32;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002791a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027905f0_0, 0, 32;
T_10.55 ;
    %load/vec4 v00000000027905f0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_10.56, 5;
    %load/vec4 v0000000002791a90_0;
    %ix/getv/s 4, v00000000027905f0_0;
    %load/vec4a v0000000002790f50, 4;
    %subi 32768, 0, 32;
    %ix/getv/s 4, v00000000027905f0_0;
    %load/vec4a v0000000002790f50, 4;
    %subi 32768, 0, 32;
    %mul;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002791a90_0, 0, 32;
    %load/vec4 v00000000027905f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027905f0_0, 0, 32;
    %jmp T_10.55;
T_10.56 ;
    %vpi_call 2 226 "$display", "Error: %d.%d", &PV<v0000000002791a90_0, 15, 16>, &PV<v0000000002791a90_0, 0, 15> {0 0 0};
T_10.53 ;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0000000002791310_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.57, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002790eb0_0, 0;
    %jmp T_10.58;
T_10.57 ;
    %load/vec4 v0000000002791310_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002790f50, 4;
    %subi 32768, 0, 32;
    %store/vec4 v0000000002791a90_0, 0, 32;
    %load/vec4 v0000000002791a90_0;
    %assign/vec4 v0000000002791ef0_0, 0;
    %load/vec4 v0000000002791310_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000000002791310_0, 0;
T_10.58 ;
    %load/vec4 v0000000002791f90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.59, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000002790e10_0, 0;
    %load/vec4 v0000000002792030_0;
    %assign/vec4 v0000000002791130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002791bd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002790cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002791810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002790c30_0, 0;
T_10.59 ;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0000000002791bd0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002790cd0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000002791810_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.61, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002790c30_0, 0;
    %jmp T_10.62;
T_10.61 ;
    %load/vec4 v0000000002792350_0;
    %pad/u 32;
    %pushi/vec4 960, 0, 32;
    %and;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 4;
    %assign/vec4 v0000000002791bd0_0, 0;
    %load/vec4 v0000000002792350_0;
    %pad/u 32;
    %pushi/vec4 56, 0, 32;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 4;
    %assign/vec4 v0000000002790cd0_0, 0;
    %load/vec4 v0000000002792350_0;
    %pushi/vec4 7, 0, 10;
    %and;
    %pad/u 4;
    %assign/vec4 v0000000002791810_0, 0;
    %load/vec4 v0000000002792030_0;
    %assign/vec4 v0000000002791130_0, 0;
T_10.62 ;
    %load/vec4 v0000000002791e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.63, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000002790e10_0, 0;
    %load/vec4 v0000000002790910_0;
    %assign/vec4 v0000000002790d70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000278f300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000027918b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002791090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027914f0_0, 0;
T_10.63 ;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v000000000278f300_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027918b0_0;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000002791090_0;
    %pad/u 32;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.65, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027914f0_0, 0;
    %jmp T_10.66;
T_10.65 ;
    %load/vec4 v0000000002792210_0;
    %pad/u 3;
    %assign/vec4 v000000000278f300_0, 0;
    %load/vec4 v0000000002790af0_0;
    %pad/u 5;
    %assign/vec4 v00000000027918b0_0, 0;
    %load/vec4 v00000000027909b0_0;
    %pad/u 5;
    %assign/vec4 v0000000002791090_0, 0;
    %load/vec4 v0000000002790910_0;
    %assign/vec4 v0000000002790d70_0, 0;
T_10.66 ;
    %load/vec4 v00000000027914f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002791630_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.67, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002790e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027904b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000278f300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000027918b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002791090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002790d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027914f0_0, 0;
T_10.67 ;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000002705620;
T_11 ;
    %wait E_000000000271fa30;
    %load/vec4 v0000000002790e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %vpi_call 2 288 "$display", "CONV1 Forward stage" {0 0 0};
    %jmp T_11.7;
T_11.1 ;
    %vpi_call 2 289 "$display", "CONV2 Forward stage" {0 0 0};
    %jmp T_11.7;
T_11.2 ;
    %vpi_call 2 290 "$display", "FC Forward stage" {0 0 0};
    %jmp T_11.7;
T_11.3 ;
    %vpi_call 2 291 "$display", "CONV1 Backprop stage" {0 0 0};
    %jmp T_11.7;
T_11.4 ;
    %vpi_call 2 292 "$display", "CONV2 Backprop stage" {0 0 0};
    %jmp T_11.7;
T_11.5 ;
    %vpi_call 2 293 "$display", "FC Backprop stage" {0 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call 2 294 "$display", "Computing Error" {0 0 0};
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "train_tb.v";
    "conv.v";
    "fc.v";
    "lfsr_rng.v";
