/*
 *  Copyright (C) 2017-2023 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
/**
 * \ingroup TISCI
 * \defgroup tisci_clocks tisci_clocks
 *
 * DMSC controls the power management, security and resource management
 * of the device.
 *
 *
 * @{
 */
/**
 *
 *  \brief  This file contains:
 *
 *          WARNING!!: Autogenerated file from SYSFW. DO NOT MODIFY!!
 * Data version: 211118_090221
 *
 */
#ifndef SOC_J7200_CLOCKS_H
#define SOC_J7200_CLOCKS_H

#define TISCI_DEV_MCU_ADC0_SYS_CLK 0
#define TISCI_DEV_MCU_ADC0_ADC_CLK 1
#define TISCI_DEV_MCU_ADC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_ADC0_ADC_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK 3
#define TISCI_DEV_MCU_ADC0_ADC_CLK_PARENT_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK 4
#define TISCI_DEV_MCU_ADC0_ADC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 5
#define TISCI_DEV_MCU_ADC0_VBUS_CLK 6

#define TISCI_DEV_MCU_ADC1_SYS_CLK 0
#define TISCI_DEV_MCU_ADC1_ADC_CLK 1
#define TISCI_DEV_MCU_ADC1_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_ADC1_ADC_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK 3
#define TISCI_DEV_MCU_ADC1_ADC_CLK_PARENT_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK 4
#define TISCI_DEV_MCU_ADC1_ADC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 5
#define TISCI_DEV_MCU_ADC1_VBUS_CLK 6

#define TISCI_DEV_ATL0_VBUS_CLK 0
#define TISCI_DEV_ATL0_ATL_CLK 1
#define TISCI_DEV_ATL0_ATL_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT1_CLK 2
#define TISCI_DEV_ATL0_ATL_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 3
#define TISCI_DEV_ATL0_ATL_CLK_PARENT_POSTDIV2_16FFT_MAIN_0_HSDIVOUT7_CLK 6
#define TISCI_DEV_ATL0_ATL_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_ATL0_ATL_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_1 10
#define TISCI_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_3 11
#define TISCI_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_2 12
#define TISCI_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT 13

#define TISCI_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF0_PLL_CTRL_CLK 0
#define TISCI_DEV_COMPUTE_CLUSTER0_TB_SOC_VBUSP_DBG_CLK 2
#define TISCI_DEV_COMPUTE_CLUSTER0_TB_SOC_GIC_CLK 3
#define TISCI_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF0_DDR_PLL_CLK 4
#define TISCI_DEV_COMPUTE_CLUSTER0_TB_SOC_VBUSP_CFG_CLK 5
#define TISCI_DEV_COMPUTE_CLUSTER0_TB_SOC_VBUSP_DMSC_CLK 6

#define TISCI_DEV_A72SS0_CORE0_ARM_CLK_CLK 0
#define TISCI_DEV_A72SS0_CORE0_MSMC_CLK 1
#define TISCI_DEV_A72SS0_CORE0_PLL_CTRL_CLK 2

#define TISCI_DEV_A72SS0_CORE0_0_ARM_CLK_CLK 2

#define TISCI_DEV_A72SS0_CORE0_1_ARM_CLK_CLK 0

#define TISCI_DEV_COMPUTE_CLUSTER0_PBIST_WRAP_DIVH_CLK4_CLK_CLK 4

#define TISCI_DEV_MCU_CPSW0_MDIO_MDCLK_O 0
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK 2
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 3
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV2_16FFT_MAIN_0_HSDIVOUT6_CLK 4
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 5
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 6
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN0_TXMCLK 9
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN1_TXMCLK 10
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN2_TXMCLK 11
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN3_TXMCLK 12
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 17
#define TISCI_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK2 18
#define TISCI_DEV_MCU_CPSW0_GMII1_MR_CLK 20
#define TISCI_DEV_MCU_CPSW0_CPPI_CLK_CLK 21
#define TISCI_DEV_MCU_CPSW0_CPTS_GENF0 22
#define TISCI_DEV_MCU_CPSW0_GMII_RFT_CLK 24
#define TISCI_DEV_MCU_CPSW0_GMII1_MT_CLK 27
#define TISCI_DEV_MCU_CPSW0_RGMII1_TXC_O 28
#define TISCI_DEV_MCU_CPSW0_RMII_MHZ_50_CLK 29
#define TISCI_DEV_MCU_CPSW0_RGMII_MHZ_5_CLK 30
#define TISCI_DEV_MCU_CPSW0_RGMII1_RXC_I 31
#define TISCI_DEV_MCU_CPSW0_RGMII_MHZ_250_CLK 32
#define TISCI_DEV_MCU_CPSW0_RGMII_MHZ_50_CLK 33

#define TISCI_DEV_CPSW0_MDIO_MDCLK_O 0
#define TISCI_DEV_CPSW0_GMII3_MT_CLK 1
#define TISCI_DEV_CPSW0_GMII2_MR_CLK 2
#define TISCI_DEV_CPSW0_SERDES4_RXCLK 3
#define TISCI_DEV_CPSW0_CPTS_GENF0 4
#define TISCI_DEV_CPSW0_PRE_RGMII4_TCLK 5
#define TISCI_DEV_CPSW0_RGMII3_RXC_I 6
#define TISCI_DEV_CPSW0_RGMII4_RXC_I 7
#define TISCI_DEV_CPSW0_PRE_RGMII3_TCLK 8
#define TISCI_DEV_CPSW0_RGMII1_RXC_I 9
#define TISCI_DEV_CPSW0_RGMII_MHZ_250_CLK 10
#define TISCI_DEV_CPSW0_GMII4_MT_CLK 11
#define TISCI_DEV_CPSW0_GMII3_MR_CLK 13
#define TISCI_DEV_CPSW0_SERDES4_RXFCLK 14
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK 15
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 16
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV2_16FFT_MAIN_0_HSDIVOUT6_CLK 17
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 18
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 19
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 20
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 21
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN0_TXMCLK 22
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN1_TXMCLK 23
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN2_TXMCLK 24
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN3_TXMCLK 25
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 30
#define TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 31
#define TISCI_DEV_CPSW0_SERDES1_TXCLK 32
#define TISCI_DEV_CPSW0_CPPI_CLK_CLK 33
#define TISCI_DEV_CPSW0_SERDES2_RXCLK 34
#define TISCI_DEV_CPSW0_SERDES1_RXFCLK 35
#define TISCI_DEV_CPSW0_GMII_RFT_CLK 36
#define TISCI_DEV_CPSW0_SERDES1_TXMCLK 37
#define TISCI_DEV_CPSW0_SERDES1_REFCLK 38
#define TISCI_DEV_CPSW0_RMII_MHZ_50_CLK 39
#define TISCI_DEV_CPSW0_GMII4_MR_CLK 40
#define TISCI_DEV_CPSW0_RGMII_MHZ_50_CLK 41
#define TISCI_DEV_CPSW0_SERDES3_TXFCLK 42
#define TISCI_DEV_CPSW0_SERDES3_RXFCLK 43
#define TISCI_DEV_CPSW0_PRE_RGMII2_TCLK 45
#define TISCI_DEV_CPSW0_SERDES2_TXCLK 46
#define TISCI_DEV_CPSW0_SERDES1_RXCLK 47
#define TISCI_DEV_CPSW0_SERDES1_TXFCLK 48
#define TISCI_DEV_CPSW0_RGMII2_RXC_I 49
#define TISCI_DEV_CPSW0_SERDES2_TXFCLK 50
#define TISCI_DEV_CPSW0_PRE_RGMII1_TCLK 51
#define TISCI_DEV_CPSW0_RGMII_MHZ_5_CLK 52
#define TISCI_DEV_CPSW0_GMII2_MT_CLK 53
#define TISCI_DEV_CPSW0_SERDES4_TXMCLK 54
#define TISCI_DEV_CPSW0_SERDES3_TXCLK 55
#define TISCI_DEV_CPSW0_SERDES2_TXMCLK 56
#define TISCI_DEV_CPSW0_GMII1_MR_CLK 57
#define TISCI_DEV_CPSW0_SERDES4_REFCLK 58
#define TISCI_DEV_CPSW0_SERDES3_TXMCLK 59
#define TISCI_DEV_CPSW0_SERDES2_REFCLK 60
#define TISCI_DEV_CPSW0_SERDES3_REFCLK 61
#define TISCI_DEV_CPSW0_SERDES3_RXCLK 62
#define TISCI_DEV_CPSW0_GMII1_MT_CLK 63
#define TISCI_DEV_CPSW0_SERDES2_RXFCLK 64
#define TISCI_DEV_CPSW0_SERDES4_TXCLK 66
#define TISCI_DEV_CPSW0_SERDES4_TXFCLK 67

#define TISCI_DEV_CPT2_AGGR2_VCLK_CLK 0

#define TISCI_DEV_CPT2_AGGR1_VCLK_CLK 0

#define TISCI_DEV_CPT2_AGGR3_VCLK_CLK 0

#define TISCI_DEV_CPT2_AGGR0_VCLK_CLK 0

#define TISCI_DEV_MCU_CPT2_AGGR0_VCLK_CLK 0

#define TISCI_DEV_STM0_CORE_CLK 0
#define TISCI_DEV_STM0_VBUSP_CLK 1
#define TISCI_DEV_STM0_ATB_CLK 2

#define TISCI_DEV_DCC0_DCC_INPUT10_CLK 0
#define TISCI_DEV_DCC0_DCC_INPUT01_CLK 1
#define TISCI_DEV_DCC0_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC0_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_DCC0_VBUS_CLK 5
#define TISCI_DEV_DCC0_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_DCC0_DCC_CLKSRC1_CLK 7
#define TISCI_DEV_DCC0_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_DCC0_DCC_INPUT00_CLK 9
#define TISCI_DEV_DCC0_DCC_CLKSRC5_CLK 10
#define TISCI_DEV_DCC0_DCC_CLKSRC6_CLK 11
#define TISCI_DEV_DCC0_DCC_INPUT02_CLK 12

#define TISCI_DEV_DCC1_DCC_INPUT10_CLK 0
#define TISCI_DEV_DCC1_DCC_INPUT01_CLK 1
#define TISCI_DEV_DCC1_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC1_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_DCC1_VBUS_CLK 5
#define TISCI_DEV_DCC1_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_DCC1_DCC_CLKSRC1_CLK 7
#define TISCI_DEV_DCC1_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_DCC1_DCC_INPUT00_CLK 9
#define TISCI_DEV_DCC1_DCC_CLKSRC5_CLK 10
#define TISCI_DEV_DCC1_DCC_CLKSRC6_CLK 11
#define TISCI_DEV_DCC1_DCC_INPUT02_CLK 12

#define TISCI_DEV_DCC2_DCC_INPUT10_CLK 0
#define TISCI_DEV_DCC2_DCC_INPUT01_CLK 1
#define TISCI_DEV_DCC2_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC2_DCC_CLKSRC7_CLK 3
#define TISCI_DEV_DCC2_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_DCC2_VBUS_CLK 5
#define TISCI_DEV_DCC2_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_DCC2_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_DCC2_DCC_INPUT00_CLK 9
#define TISCI_DEV_DCC2_DCC_CLKSRC5_CLK 10
#define TISCI_DEV_DCC2_DCC_CLKSRC6_CLK 11
#define TISCI_DEV_DCC2_DCC_INPUT02_CLK 12

#define TISCI_DEV_DCC3_DCC_INPUT10_CLK 0
#define TISCI_DEV_DCC3_DCC_INPUT01_CLK 1
#define TISCI_DEV_DCC3_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC3_DCC_CLKSRC7_CLK 3
#define TISCI_DEV_DCC3_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_DCC3_VBUS_CLK 5
#define TISCI_DEV_DCC3_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_DCC3_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_DCC3_DCC_INPUT00_CLK 9
#define TISCI_DEV_DCC3_DCC_CLKSRC5_CLK 10
#define TISCI_DEV_DCC3_DCC_CLKSRC6_CLK 11
#define TISCI_DEV_DCC3_DCC_INPUT02_CLK 12

#define TISCI_DEV_DCC4_DCC_INPUT10_CLK 0
#define TISCI_DEV_DCC4_DCC_INPUT01_CLK 1
#define TISCI_DEV_DCC4_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC4_DCC_CLKSRC7_CLK 3
#define TISCI_DEV_DCC4_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_DCC4_VBUS_CLK 5
#define TISCI_DEV_DCC4_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_DCC4_DCC_CLKSRC1_CLK 7
#define TISCI_DEV_DCC4_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_DCC4_DCC_INPUT00_CLK 9
#define TISCI_DEV_DCC4_DCC_CLKSRC5_CLK 10
#define TISCI_DEV_DCC4_DCC_CLKSRC6_CLK 11
#define TISCI_DEV_DCC4_DCC_INPUT02_CLK 12

#define TISCI_DEV_DCC5_DCC_INPUT10_CLK 0
#define TISCI_DEV_DCC5_DCC_INPUT01_CLK 1
#define TISCI_DEV_DCC5_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_DCC5_VBUS_CLK 5
#define TISCI_DEV_DCC5_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_DCC5_DCC_CLKSRC1_CLK 7
#define TISCI_DEV_DCC5_DCC_INPUT00_CLK 9
#define TISCI_DEV_DCC5_DCC_CLKSRC6_CLK 11
#define TISCI_DEV_DCC5_DCC_INPUT02_CLK 12

#define TISCI_DEV_DCC6_DCC_INPUT10_CLK 0
#define TISCI_DEV_DCC6_DCC_INPUT01_CLK 1
#define TISCI_DEV_DCC6_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_DCC6_DCC_CLKSRC7_CLK 3
#define TISCI_DEV_DCC6_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_DCC6_VBUS_CLK 5
#define TISCI_DEV_DCC6_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_DCC6_DCC_CLKSRC1_CLK 7
#define TISCI_DEV_DCC6_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_DCC6_DCC_INPUT00_CLK 9
#define TISCI_DEV_DCC6_DCC_CLKSRC5_CLK 10
#define TISCI_DEV_DCC6_DCC_CLKSRC6_CLK 11
#define TISCI_DEV_DCC6_DCC_INPUT02_CLK 12

#define TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK 0
#define TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK 1
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK 3
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_MCU_DCC0_VBUS_CLK 5
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK 7
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK 9
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC5_CLK 10
#define TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK 11
#define TISCI_DEV_MCU_DCC0_DCC_INPUT02_CLK 12

#define TISCI_DEV_MCU_DCC1_DCC_INPUT10_CLK 0
#define TISCI_DEV_MCU_DCC1_DCC_INPUT01_CLK 1
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC2_CLK 2
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC7_CLK 3
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_MCU_DCC1_VBUS_CLK 5
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC4_CLK 6
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC1_CLK 7
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_MCU_DCC1_DCC_INPUT00_CLK 9
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC5_CLK 10
#define TISCI_DEV_MCU_DCC1_DCC_CLKSRC6_CLK 11
#define TISCI_DEV_MCU_DCC1_DCC_INPUT02_CLK 12

#define TISCI_DEV_MCU_DCC2_DCC_INPUT10_CLK 0
#define TISCI_DEV_MCU_DCC2_DCC_INPUT01_CLK 1
#define TISCI_DEV_MCU_DCC2_DCC_CLKSRC7_CLK 3
#define TISCI_DEV_MCU_DCC2_DCC_CLKSRC0_CLK 4
#define TISCI_DEV_MCU_DCC2_VBUS_CLK 5
#define TISCI_DEV_MCU_DCC2_DCC_CLKSRC1_CLK 7
#define TISCI_DEV_MCU_DCC2_DCC_CLKSRC3_CLK 8
#define TISCI_DEV_MCU_DCC2_DCC_INPUT00_CLK 9
#define TISCI_DEV_MCU_DCC2_DCC_CLKSRC6_CLK 11
#define TISCI_DEV_MCU_DCC2_DCC_INPUT02_CLK 12

#define TISCI_DEV_DDR0_PLL_CTRL_CLK 0
#define TISCI_DEV_DDR0_DDRSS_DDR_PLL_CLK 5

#define TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK 5
#define TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK 9
#define TISCI_DEV_DEBUGSS_WRAP0_JTAG_TCK 25
#define TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK 34
#define TISCI_DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK 49

#define TISCI_DEV_TIMER0_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 3
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 4
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 6
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 9
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 10
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 12
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 13
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 14
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 15
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 16
#define TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 17
#define TISCI_DEV_TIMER0_TIMER_PWM 26

#define TISCI_DEV_TIMER1_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT1 2
#define TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM 3

#define TISCI_DEV_TIMER10_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 3
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 4
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 6
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 9
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 10
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 12
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 13
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 14
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 15
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 16
#define TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 17
#define TISCI_DEV_TIMER10_TIMER_PWM 26

#define TISCI_DEV_TIMER11_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT11 2
#define TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM 3

#define TISCI_DEV_TIMER12_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 3
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 4
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 6
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 9
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 10
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 12
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 13
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 14
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 15
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 16
#define TISCI_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 17
#define TISCI_DEV_TIMER12_TIMER_PWM 26

#define TISCI_DEV_TIMER13_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER13_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER13_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT13 2
#define TISCI_DEV_TIMER13_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM 3

#define TISCI_DEV_TIMER14_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 3
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 4
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 6
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 9
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 10
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 12
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 13
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 14
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 15
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 16
#define TISCI_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 17
#define TISCI_DEV_TIMER14_TIMER_PWM 26

#define TISCI_DEV_TIMER15_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER15_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER15_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT15 2
#define TISCI_DEV_TIMER15_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM 3

#define TISCI_DEV_TIMER16_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 3
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 4
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 6
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 9
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 10
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 12
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 13
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 14
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 15
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 16
#define TISCI_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 17
#define TISCI_DEV_TIMER16_TIMER_PWM 26

#define TISCI_DEV_TIMER17_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER17_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER17_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT17 2
#define TISCI_DEV_TIMER17_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM 3

#define TISCI_DEV_TIMER18_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 3
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 4
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 6
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 9
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 10
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 12
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 13
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 14
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 15
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 16
#define TISCI_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 17
#define TISCI_DEV_TIMER18_TIMER_PWM 26

#define TISCI_DEV_TIMER19_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER19_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER19_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT19 2
#define TISCI_DEV_TIMER19_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM 3

#define TISCI_DEV_TIMER2_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 3
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 4
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 6
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 9
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 10
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 12
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 13
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 14
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 15
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 16
#define TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 17
#define TISCI_DEV_TIMER2_TIMER_PWM 26

#define TISCI_DEV_TIMER3_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT3 2
#define TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM 3

#define TISCI_DEV_TIMER4_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 3
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 4
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 6
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 9
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 10
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 12
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 13
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 14
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 15
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 16
#define TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 17
#define TISCI_DEV_TIMER4_TIMER_PWM 26

#define TISCI_DEV_TIMER5_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT5 2
#define TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM 3

#define TISCI_DEV_TIMER6_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 3
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 4
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 6
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 9
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 10
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 12
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 13
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 14
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 15
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 16
#define TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 17
#define TISCI_DEV_TIMER6_TIMER_PWM 26

#define TISCI_DEV_TIMER7_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT7 2
#define TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM 3

#define TISCI_DEV_TIMER8_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 3
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 4
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 5
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 6
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 7
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 8
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 9
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 10
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 11
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 12
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 13
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 14
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 15
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 16
#define TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 17
#define TISCI_DEV_TIMER8_TIMER_PWM 26

#define TISCI_DEV_TIMER9_TIMER_HCLK_CLK 0
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK 1
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT9 2
#define TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM 3

#define TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 3
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 5
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 7
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 8
#define TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 9
#define TISCI_DEV_MCU_TIMER0_TIMER_PWM 11

#define TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT1 2
#define TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_0_TIMER_PWM 3

#define TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 3
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 5
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 7
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 8
#define TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 9
#define TISCI_DEV_MCU_TIMER2_TIMER_PWM 11

#define TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT3 2
#define TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_2_TIMER_PWM 3

#define TISCI_DEV_MCU_TIMER4_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 3
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 5
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 7
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 8
#define TISCI_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 9
#define TISCI_DEV_MCU_TIMER4_TIMER_PWM 11

#define TISCI_DEV_MCU_TIMER5_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER5_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER5_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT5 2
#define TISCI_DEV_MCU_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_4_TIMER_PWM 3

#define TISCI_DEV_MCU_TIMER6_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 3
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 5
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 7
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 8
#define TISCI_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 9
#define TISCI_DEV_MCU_TIMER6_TIMER_PWM 11

#define TISCI_DEV_MCU_TIMER7_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER7_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER7_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT7 2
#define TISCI_DEV_MCU_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_6_TIMER_PWM 3

#define TISCI_DEV_MCU_TIMER8_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 3
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 5
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 7
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 8
#define TISCI_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 9
#define TISCI_DEV_MCU_TIMER8_TIMER_PWM 11

#define TISCI_DEV_MCU_TIMER9_TIMER_HCLK_CLK 0
#define TISCI_DEV_MCU_TIMER9_TIMER_TCLK_CLK 1
#define TISCI_DEV_MCU_TIMER9_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT9 2
#define TISCI_DEV_MCU_TIMER9_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_8_TIMER_PWM 3

#define TISCI_DEV_ECAP0_VBUS_CLK 0

#define TISCI_DEV_ECAP1_VBUS_CLK 0

#define TISCI_DEV_ECAP2_VBUS_CLK 0

#define TISCI_DEV_EHRPWM0_VBUSP_CLK 0

#define TISCI_DEV_EHRPWM1_VBUSP_CLK 0

#define TISCI_DEV_EHRPWM2_VBUSP_CLK 0

#define TISCI_DEV_EHRPWM3_VBUSP_CLK 0

#define TISCI_DEV_EHRPWM4_VBUSP_CLK 0

#define TISCI_DEV_EHRPWM5_VBUSP_CLK 0

#define TISCI_DEV_ELM0_VBUSP_CLK 0

#define TISCI_DEV_MMCSD0_EMMCSS_VBUS_CLK 0
#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK 3
#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 4
#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 5
#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK 6
#define TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK_DUP0 7

#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I 0
#define TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK 1
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK 2
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK 3
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK 4
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK 5
#define TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK_DUP0 6
#define TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O 7

#define TISCI_DEV_EQEP0_VBUS_CLK 0

#define TISCI_DEV_EQEP1_VBUS_CLK 0

#define TISCI_DEV_EQEP2_VBUS_CLK 0

#define TISCI_DEV_ESM0_CLK 0

#define TISCI_DEV_WKUP_ESM0_CLK 0

#define TISCI_DEV_MCU_ESM0_CLK 0

#define TISCI_DEV_MCU_FSS0_FSAS_0_GCLK 0

#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_OUT_CLK_N 0
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX2_INV_CLK 1
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX1_INV_CLK 2
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_CBA_CLK 4
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX2_CLK 5
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX1_CLK 7
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_OUT_CLK_P 10

#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK 0
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK 1
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK 2
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_HCLK_CLK 3
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_DQS_CLK 4
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK 5
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_MCU_OSPI0_DQS_OUT 6
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK 7
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_PCLK_CLK 8
#define TISCI_DEV_MCU_FSS0_OSPI_0_OSPI_OCLK_CLK 9

#define TISCI_DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK 0
#define TISCI_DEV_MCU_FSS0_OSPI_1_OSPI_HCLK_CLK 1
#define TISCI_DEV_MCU_FSS0_OSPI_1_OSPI_PCLK_CLK 7

#define TISCI_DEV_GPIO0_MMR_CLK 0

#define TISCI_DEV_GPIO2_MMR_CLK 0

#define TISCI_DEV_GPIO4_MMR_CLK 0

#define TISCI_DEV_GPIO6_MMR_CLK 0

#define TISCI_DEV_WKUP_GPIO0_MMR_CLK 0
#define TISCI_DEV_WKUP_GPIO0_MMR_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK6 1
#define TISCI_DEV_WKUP_GPIO0_MMR_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK6_DUP0 2
#define TISCI_DEV_WKUP_GPIO0_MMR_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 3
#define TISCI_DEV_WKUP_GPIO0_MMR_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4

#define TISCI_DEV_WKUP_GPIO1_MMR_CLK 0
#define TISCI_DEV_WKUP_GPIO1_MMR_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK6 1
#define TISCI_DEV_WKUP_GPIO1_MMR_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK6_DUP0 2
#define TISCI_DEV_WKUP_GPIO1_MMR_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 3
#define TISCI_DEV_WKUP_GPIO1_MMR_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4

#define TISCI_DEV_GPMC0_FUNC_CLK 0
#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK 1
#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK6 2
#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK4 3
#define TISCI_DEV_GPMC0_FUNC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK4 4
#define TISCI_DEV_GPMC0_VBUSP_CLK 5
#define TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK 6
#define TISCI_DEV_GPMC0_PI_GPMC_RET_CLK 7

#define TISCI_DEV_GTC0_VBUSP_CLK 0
#define TISCI_DEV_GTC0_GTC_CLK 1
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 2
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV2_16FFT_MAIN_0_HSDIVOUT6_CLK 3
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 4
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 5
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN0_TXMCLK 8
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN1_TXMCLK 9
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN2_TXMCLK 10
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN3_TXMCLK 11
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 16
#define TISCI_DEV_GTC0_GTC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 17

#define TISCI_DEV_I3C0_I3C_SCL_DI 0
#define TISCI_DEV_I3C0_I3C_SCL_DO 1
#define TISCI_DEV_I3C0_I3C_PCLK_CLK 2
#define TISCI_DEV_I3C0_I3C_SCLK_CLK 4

#define TISCI_DEV_MCU_I3C0_I3C_SCL_DI 0
#define TISCI_DEV_MCU_I3C0_I3C_SCL_DO 1
#define TISCI_DEV_MCU_I3C0_I3C_PCLK_CLK 2
#define TISCI_DEV_MCU_I3C0_I3C_SCLK_CLK 4

#define TISCI_DEV_MCU_I3C1_I3C_PCLK_CLK 2
#define TISCI_DEV_MCU_I3C1_I3C_SCLK_CLK 4

#define TISCI_DEV_LED0_LED_CLK 0
#define TISCI_DEV_LED0_VBUS_CLK 1

#define TISCI_DEV_WKUP_PORZ_SYNC0_CLK_12M_RC_CLK 0

#define TISCI_DEV_PSC0_SLOW_CLK 0
#define TISCI_DEV_PSC0_CLK 1

#define TISCI_DEV_WKUP_PSC0_SLOW_CLK 0
#define TISCI_DEV_WKUP_PSC0_CLK 1

#define TISCI_DEV_GPIOMUX_INTRTR0_INTR_CLK 0

#define TISCI_DEV_WKUP_WAKEUP0_PLL_CTRL_WKUP_CLK24_CLK 0
#define TISCI_DEV_WKUP_WAKEUP0_WKUP_RCOSC_32K_CLK 1
#define TISCI_DEV_WKUP_WAKEUP0_WKUP_RCOSC_12P5M_CLK 2

#define TISCI_DEV_CMPEVENT_INTRTR0_INTR_CLK 0

#define TISCI_DEV_CPSW_TX_RGMII0_IO__RGMII4_TXC__A 0
#define TISCI_DEV_CPSW_TX_RGMII0_IO__RGMII3_TXC__A 1
#define TISCI_DEV_CPSW_TX_RGMII0_IO__RGMII2_TXC__A 2
#define TISCI_DEV_CPSW_TX_RGMII0_IO__RGMII1_TXC__A 3
#define TISCI_DEV_CPSW_TX_RGMII0_PRE_RGMII2_TCLK 4
#define TISCI_DEV_CPSW_TX_RGMII0_PRE_RGMII4_TCLK 5
#define TISCI_DEV_CPSW_TX_RGMII0_PRE_RGMII3_TCLK 6
#define TISCI_DEV_CPSW_TX_RGMII0_PRE_RGMII1_TCLK 7

#define TISCI_DEV_WKUP_DDPA0_DDPA_CLK 0

#define TISCI_DEV_PBIST0_CLK7_CLK 1
#define TISCI_DEV_PBIST0_CLK3_CLK 2
#define TISCI_DEV_PBIST0_CLK5_CLK 3
#define TISCI_DEV_PBIST0_CLK1_CLK 4
#define TISCI_DEV_PBIST0_CLK8_CLK 5
#define TISCI_DEV_PBIST0_CLK6_CLK 6
#define TISCI_DEV_PBIST0_CLK4_CLK 8
#define TISCI_DEV_PBIST0_CLK2_CLK 9

#define TISCI_DEV_PBIST1_CLK7_CLK 1
#define TISCI_DEV_PBIST1_CLK3_CLK 2
#define TISCI_DEV_PBIST1_CLK5_CLK 3
#define TISCI_DEV_PBIST1_CLK1_CLK 4
#define TISCI_DEV_PBIST1_CLK8_CLK 5
#define TISCI_DEV_PBIST1_CLK6_CLK 6
#define TISCI_DEV_PBIST1_CLK4_CLK 8
#define TISCI_DEV_PBIST1_CLK2_CLK 9

#define TISCI_DEV_PBIST2_CLK7_CLK 1
#define TISCI_DEV_PBIST2_CLK3_CLK 2
#define TISCI_DEV_PBIST2_CLK5_CLK 3
#define TISCI_DEV_PBIST2_CLK1_CLK 4
#define TISCI_DEV_PBIST2_CLK8_CLK 5
#define TISCI_DEV_PBIST2_CLK6_CLK 6
#define TISCI_DEV_PBIST2_CLK4_CLK 8
#define TISCI_DEV_PBIST2_CLK2_CLK 9

#define TISCI_DEV_MCU_PBIST0_CLK7_CLK 1
#define TISCI_DEV_MCU_PBIST0_CLK3_CLK 2
#define TISCI_DEV_MCU_PBIST0_CLK5_CLK 3
#define TISCI_DEV_MCU_PBIST0_CLK1_CLK 4
#define TISCI_DEV_MCU_PBIST0_CLK8_CLK 5
#define TISCI_DEV_MCU_PBIST0_CLK6_CLK 6
#define TISCI_DEV_MCU_PBIST0_CLK4_CLK 8
#define TISCI_DEV_MCU_PBIST0_CLK2_CLK 9

#define TISCI_DEV_MCU_PBIST1_CLK7_CLK 1
#define TISCI_DEV_MCU_PBIST1_CLK3_CLK 2
#define TISCI_DEV_MCU_PBIST1_CLK5_CLK 3
#define TISCI_DEV_MCU_PBIST1_CLK1_CLK 4
#define TISCI_DEV_MCU_PBIST1_CLK8_CLK 5
#define TISCI_DEV_MCU_PBIST1_CLK6_CLK 6
#define TISCI_DEV_MCU_PBIST1_CLK4_CLK 8
#define TISCI_DEV_MCU_PBIST1_CLK2_CLK 9

#define TISCI_DEV_MCU_PBIST2_CLK7_CLK 1
#define TISCI_DEV_MCU_PBIST2_CLK3_CLK 2
#define TISCI_DEV_MCU_PBIST2_CLK5_CLK 3
#define TISCI_DEV_MCU_PBIST2_CLK1_CLK 4
#define TISCI_DEV_MCU_PBIST2_CLK8_CLK 5
#define TISCI_DEV_MCU_PBIST2_CLK6_CLK 6
#define TISCI_DEV_MCU_PBIST2_CLK4_CLK 8
#define TISCI_DEV_MCU_PBIST2_CLK2_CLK 9

#define TISCI_DEV_WKUP_VTM0_FIX_REF2_CLK 0
#define TISCI_DEV_WKUP_VTM0_VBUSP_CLK 1
#define TISCI_DEV_WKUP_VTM0_FIX_REF_CLK 2

#define TISCI_DEV_MCAN0_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN1_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN10_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN10_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN11_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN11_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN12_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN12_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN13_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN13_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN14_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN14_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN15_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN15_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN16_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN16_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN17_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN17_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN2_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN2_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN3_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN3_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN4_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN4_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN5_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN5_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN6_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN6_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN7_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN7_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN8_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN8_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCAN9_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCAN9_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK 3
#define TISCI_DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 5
#define TISCI_DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCU_MCAN0_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK 3
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK 5
#define TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCU_MCAN1_MCANSS_HCLK_CLK 0
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK 2
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK 3
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 4
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK 5
#define TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 6

#define TISCI_DEV_MCASP0_MCASP_AHCLKX_POUT 0
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN 2
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 3
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 5
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 6
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 11
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 12
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 13
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 14
#define TISCI_DEV_MCASP0_MCASP_ACLKR_PIN 19
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN 21
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 22
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 23
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 24
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 25
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 30
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 31
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 32
#define TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 33
#define TISCI_DEV_MCASP0_MCASP_AHCLKR_POUT 38
#define TISCI_DEV_MCASP0_MCASP_ACLKX_PIN 39
#define TISCI_DEV_MCASP0_AUX_CLK 40
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 41
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 42
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 45
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 46
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 47
#define TISCI_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 48
#define TISCI_DEV_MCASP0_VBUSP_CLK 49
#define TISCI_DEV_MCASP0_MCASP_ACLKR_POUT 50
#define TISCI_DEV_MCASP0_MCASP_ACLKX_POUT 51

#define TISCI_DEV_MCASP1_MCASP_AHCLKX_POUT 0
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN 2
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 3
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 5
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 6
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 11
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 12
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 13
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 14
#define TISCI_DEV_MCASP1_MCASP_ACLKR_PIN 19
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN 21
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 22
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 23
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 24
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 25
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 30
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 31
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 32
#define TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 33
#define TISCI_DEV_MCASP1_MCASP_AHCLKR_POUT 38
#define TISCI_DEV_MCASP1_MCASP_ACLKX_PIN 39
#define TISCI_DEV_MCASP1_AUX_CLK 40
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 41
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 42
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 45
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 46
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 47
#define TISCI_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 48
#define TISCI_DEV_MCASP1_VBUSP_CLK 49
#define TISCI_DEV_MCASP1_MCASP_ACLKR_POUT 50
#define TISCI_DEV_MCASP1_MCASP_ACLKX_POUT 51

#define TISCI_DEV_MCASP2_MCASP_AHCLKX_POUT 0
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN 2
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 3
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 5
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 6
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 11
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 12
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 13
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 14
#define TISCI_DEV_MCASP2_MCASP_ACLKR_PIN 19
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN 21
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT 22
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 23
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT 24
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT 25
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 30
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 31
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 32
#define TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 33
#define TISCI_DEV_MCASP2_MCASP_AHCLKR_POUT 38
#define TISCI_DEV_MCASP2_MCASP_ACLKX_PIN 39
#define TISCI_DEV_MCASP2_AUX_CLK 40
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 41
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK 42
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 45
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 46
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 47
#define TISCI_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 48
#define TISCI_DEV_MCASP2_VBUSP_CLK 49
#define TISCI_DEV_MCASP2_MCASP_ACLKR_POUT 50
#define TISCI_DEV_MCASP2_MCASP_ACLKX_POUT 51

#define TISCI_DEV_I2C0_PISCL 0
#define TISCI_DEV_I2C0_PISYS_CLK 1
#define TISCI_DEV_I2C0_CLK 2
#define TISCI_DEV_I2C0_PORSCL 3

#define TISCI_DEV_I2C1_PISCL 0
#define TISCI_DEV_I2C1_PISYS_CLK 1
#define TISCI_DEV_I2C1_CLK 2
#define TISCI_DEV_I2C1_PORSCL 3

#define TISCI_DEV_I2C2_PISCL 0
#define TISCI_DEV_I2C2_PISYS_CLK 1
#define TISCI_DEV_I2C2_CLK 2
#define TISCI_DEV_I2C2_PORSCL 3

#define TISCI_DEV_I2C3_PISCL 0
#define TISCI_DEV_I2C3_PISYS_CLK 1
#define TISCI_DEV_I2C3_CLK 2
#define TISCI_DEV_I2C3_PORSCL 3

#define TISCI_DEV_I2C4_PISCL 0
#define TISCI_DEV_I2C4_PISYS_CLK 1
#define TISCI_DEV_I2C4_CLK 2
#define TISCI_DEV_I2C4_PORSCL 3

#define TISCI_DEV_I2C5_PISCL 0
#define TISCI_DEV_I2C5_PISYS_CLK 1
#define TISCI_DEV_I2C5_CLK 2
#define TISCI_DEV_I2C5_PORSCL 3

#define TISCI_DEV_I2C6_PISCL 0
#define TISCI_DEV_I2C6_PISYS_CLK 1
#define TISCI_DEV_I2C6_CLK 2
#define TISCI_DEV_I2C6_PORSCL 3

#define TISCI_DEV_MCU_I2C0_PISCL 0
#define TISCI_DEV_MCU_I2C0_PISYS_CLK 1
#define TISCI_DEV_MCU_I2C0_CLK 2

#define TISCI_DEV_MCU_I2C1_PISCL 0
#define TISCI_DEV_MCU_I2C1_PISYS_CLK 1
#define TISCI_DEV_MCU_I2C1_CLK 2
#define TISCI_DEV_MCU_I2C1_PORSCL 3

#define TISCI_DEV_WKUP_I2C0_PISCL 0
#define TISCI_DEV_WKUP_I2C0_PISYS_CLK 1
#define TISCI_DEV_WKUP_I2C0_CLK 2
#define TISCI_DEV_WKUP_I2C0_PORSCL 3

#define TISCI_DEV_NAVSS0_CPTS0_GENF2 0
#define TISCI_DEV_NAVSS0_CPTS0_GENF3 1
#define TISCI_DEV_NAVSS0_CPTS0_GENF4 2

#define TISCI_DEV_NAVSS0_CPTS_0_VBUSP_GCLK 0
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK 1
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 2
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_POSTDIV2_16FFT_MAIN_0_HSDIVOUT6_CLK 3
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 4
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 5
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN0_TXMCLK 8
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN1_TXMCLK 9
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN2_TXMCLK 10
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN3_TXMCLK 11
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 16
#define TISCI_DEV_NAVSS0_CPTS_0_RCLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 17
#define TISCI_DEV_NAVSS0_CPTS_0_TS_GENF0 20
#define TISCI_DEV_NAVSS0_CPTS_0_TS_GENF1 21

#define TISCI_DEV_NAVSS0_DTI_0_CLK_CLK 0

#define TISCI_DEV_NAVSS0_INTR_ROUTER_0_INTR_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_0_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_1_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_10_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_11_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_2_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_3_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_4_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_5_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_6_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_7_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_8_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MAILBOX_9_VCLK_CLK 0

#define TISCI_DEV_NAVSS0_MCRC_0_CLK 0

#define TISCI_DEV_NAVSS0_MODSS_VD2CLK 0

#define TISCI_DEV_NAVSS0_MODSS_INTA_0_SYS_CLK 0

#define TISCI_DEV_NAVSS0_MODSS_INTA_1_SYS_CLK 0

#define TISCI_DEV_NAVSS0_PROXY_0_CLK_CLK 0

#define TISCI_DEV_NAVSS0_RINGACC_0_SYS_CLK 0

#define TISCI_DEV_NAVSS0_SPINLOCK_0_CLK 0

#define TISCI_DEV_NAVSS0_TBU_0_CLK_CLK 0

#define TISCI_DEV_NAVSS0_TIMERMGR_0_VCLK_CLK 0
#define TISCI_DEV_NAVSS0_TIMERMGR_0_EON_TICK_EVT 1

#define TISCI_DEV_NAVSS0_TIMERMGR_1_VCLK_CLK 0
#define TISCI_DEV_NAVSS0_TIMERMGR_1_EON_TICK_EVT 1

#define TISCI_DEV_NAVSS0_UDMAP_0_SYS_CLK 0

#define TISCI_DEV_NAVSS0_UDMASS_VD2CLK 0

#define TISCI_DEV_NAVSS0_UDMASS_INTA_0_SYS_CLK 0

#define TISCI_DEV_NAVSS0_VIRTSS_VD2CLK 0

#define TISCI_DEV_MCU_NAVSS0_INTR_0_INTR_CLK 0

#define TISCI_DEV_MCU_NAVSS0_MCRC_0_CLK 0

#define TISCI_DEV_MCU_NAVSS0_MODSS_VD2CLK 0

#define TISCI_DEV_MCU_NAVSS0_PROXY0_CLK_CLK 0

#define TISCI_DEV_MCU_NAVSS0_RINGACC0_SYS_CLK 0

#define TISCI_DEV_MCU_NAVSS0_UDMAP_0_SYS_CLK 0

#define TISCI_DEV_MCU_NAVSS0_UDMASS_VD2CLK 0

#define TISCI_DEV_MCU_NAVSS0_UDMASS_INTA_0_SYS_CLK 0

#define TISCI_DEV_PCIE1_PCIE_LANE0_TXCLK 0
#define TISCI_DEV_PCIE1_PCIE_LANE1_TXMCLK 1
#define TISCI_DEV_PCIE1_PCIE_LANE0_TXMCLK 2
#define TISCI_DEV_PCIE1_PCIE_LANE0_TXFCLK 3
#define TISCI_DEV_PCIE1_PCIE_PM_CLK 4
#define TISCI_DEV_PCIE1_PCIE_LANE3_TXMCLK 5
#define TISCI_DEV_PCIE1_PCIE_CBA_CLK 6
#define TISCI_DEV_PCIE1_PCIE_LANE1_REFCLK 7
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK 8
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK 9
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_0_HSDIVOUT6_CLK 10
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT 11
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 12
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 13
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 14
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN0_TXMCLK 15
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN1_TXMCLK 16
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN2_TXMCLK 17
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP2_LN3_TXMCLK 18
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK 23
#define TISCI_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK 24
#define TISCI_DEV_PCIE1_PCIE_LANE1_RXFCLK 25
#define TISCI_DEV_PCIE1_PCIE_LANE2_RXCLK 27
#define TISCI_DEV_PCIE1_PCIE_LANE2_TXMCLK 28
#define TISCI_DEV_PCIE1_PCIE_LANE1_TXCLK 29
#define TISCI_DEV_PCIE1_PCIE_LANE3_TXFCLK 30
#define TISCI_DEV_PCIE1_PCIE_LANE2_TXFCLK 31
#define TISCI_DEV_PCIE1_PCIE_LANE1_RXCLK 32
#define TISCI_DEV_PCIE1_PCIE_LANE2_TXCLK 33
#define TISCI_DEV_PCIE1_PCIE_LANE1_TXFCLK 34
#define TISCI_DEV_PCIE1_PCIE_LANE0_REFCLK 35
#define TISCI_DEV_PCIE1_PCIE_LANE3_RXFCLK 36
#define TISCI_DEV_PCIE1_PCIE_LANE2_RXFCLK 37
#define TISCI_DEV_PCIE1_PCIE_LANE3_RXCLK 38
#define TISCI_DEV_PCIE1_PCIE_LANE3_REFCLK 39
#define TISCI_DEV_PCIE1_PCIE_LANE2_REFCLK 40
#define TISCI_DEV_PCIE1_PCIE_LANE0_RXFCLK 41
#define TISCI_DEV_PCIE1_PCIE_LANE3_TXCLK 42
#define TISCI_DEV_PCIE1_PCIE_LANE0_RXCLK 43

#define TISCI_DEV_R5FSS0_CORE0_CPU_CLK 0
#define TISCI_DEV_R5FSS0_CORE0_INTERFACE_CLK 1
#define TISCI_DEV_R5FSS0_CORE0_INTERFACE_PHASE 2

#define TISCI_DEV_R5FSS0_CORE1_CPU_CLK 0
#define TISCI_DEV_R5FSS0_CORE1_INTERFACE_CLK 1
#define TISCI_DEV_R5FSS0_CORE1_INTERFACE_PHASE 2

#define TISCI_DEV_MCU_R5FSS0_CORE0_CPU_CLK 0
#define TISCI_DEV_MCU_R5FSS0_CORE0_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK 1
#define TISCI_DEV_MCU_R5FSS0_CORE0_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK3 2
#define TISCI_DEV_MCU_R5FSS0_CORE0_INTERFACE_CLK 3
#define TISCI_DEV_MCU_R5FSS0_CORE0_INTERFACE_PHASE 4

#define TISCI_DEV_MCU_R5FSS0_CORE1_CPU_CLK 0
#define TISCI_DEV_MCU_R5FSS0_CORE1_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK 1
#define TISCI_DEV_MCU_R5FSS0_CORE1_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK3 2
#define TISCI_DEV_MCU_R5FSS0_CORE1_INTERFACE_CLK 3
#define TISCI_DEV_MCU_R5FSS0_CORE1_INTERFACE_PHASE 4

#define TISCI_DEV_RTI0_VBUSP_CLK 0
#define TISCI_DEV_RTI0_RTI_CLK 1
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 3
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 5
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 6
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 7
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 8
#define TISCI_DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 9

#define TISCI_DEV_RTI1_VBUSP_CLK 0
#define TISCI_DEV_RTI1_RTI_CLK 1
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 3
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 5
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 6
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 7
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 8
#define TISCI_DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 9

#define TISCI_DEV_RTI28_VBUSP_CLK 0
#define TISCI_DEV_RTI28_RTI_CLK 1
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 3
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 5
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 6
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 7
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 8
#define TISCI_DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 9

#define TISCI_DEV_RTI29_VBUSP_CLK 0
#define TISCI_DEV_RTI29_RTI_CLK 1
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 3
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 5
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 6
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0 7
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1 8
#define TISCI_DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2 9

#define TISCI_DEV_MCU_RTI0_VBUSP_CLK 0
#define TISCI_DEV_MCU_RTI0_RTI_CLK 1
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 3
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 5

#define TISCI_DEV_MCU_RTI1_VBUSP_CLK 0
#define TISCI_DEV_MCU_RTI1_RTI_CLK 1
#define TISCI_DEV_MCU_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 2
#define TISCI_DEV_MCU_RTI1_RTI_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 3
#define TISCI_DEV_MCU_RTI1_RTI_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_MCU_RTI1_RTI_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 5

#define TISCI_DEV_MCU_SA2_UL0_X2_CLK 0
#define TISCI_DEV_MCU_SA2_UL0_PKA_IN_CLK 1
#define TISCI_DEV_MCU_SA2_UL0_X1_CLK 2

#define TISCI_DEV_MCSPI0_VBUSP_CLK 3
#define TISCI_DEV_MCSPI0_CLKSPIREF_CLK 4
#define TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCSPI1_VBUSP_CLK 3
#define TISCI_DEV_MCSPI1_CLKSPIREF_CLK 4
#define TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCSPI2_VBUSP_CLK 3
#define TISCI_DEV_MCSPI2_CLKSPIREF_CLK 4
#define TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK 0
#define TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK 1
#define TISCI_DEV_MCSPI3_VBUSP_CLK 3
#define TISCI_DEV_MCSPI3_CLKSPIREF_CLK 4
#define TISCI_DEV_MCSPI3_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCSPI4_IO_CLKSPII_CLK 0
#define TISCI_DEV_MCSPI4_VBUSP_CLK 1
#define TISCI_DEV_MCSPI4_CLKSPIREF_CLK 2
#define TISCI_DEV_MCSPI4_IO_CLKSPIO_CLK 3

#define TISCI_DEV_MCSPI5_VBUSP_CLK 3
#define TISCI_DEV_MCSPI5_CLKSPIREF_CLK 4
#define TISCI_DEV_MCSPI5_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCSPI6_VBUSP_CLK 3
#define TISCI_DEV_MCSPI6_CLKSPIREF_CLK 4
#define TISCI_DEV_MCSPI6_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCSPI7_VBUSP_CLK 3
#define TISCI_DEV_MCSPI7_CLKSPIREF_CLK 4
#define TISCI_DEV_MCSPI7_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCU_MCSPI0_VBUSP_CLK 3
#define TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK 4
#define TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK 0
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK 1
#define TISCI_DEV_MCU_MCSPI1_VBUSP_CLK 3
#define TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK 4
#define TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK 5

#define TISCI_DEV_MCU_MCSPI2_IO_CLKSPII_CLK 0
#define TISCI_DEV_MCU_MCSPI2_VBUSP_CLK 1
#define TISCI_DEV_MCU_MCSPI2_CLKSPIREF_CLK 2
#define TISCI_DEV_MCU_MCSPI2_IO_CLKSPIO_CLK 3

#define TISCI_DEV_UART0_FCLK_CLK 2
#define TISCI_DEV_UART0_VBUSP_CLK 3

#define TISCI_DEV_UART1_FCLK_CLK 2
#define TISCI_DEV_UART1_VBUSP_CLK 3

#define TISCI_DEV_UART2_FCLK_CLK 2
#define TISCI_DEV_UART2_VBUSP_CLK 3

#define TISCI_DEV_UART3_FCLK_CLK 2
#define TISCI_DEV_UART3_VBUSP_CLK 3

#define TISCI_DEV_UART4_FCLK_CLK 2
#define TISCI_DEV_UART4_VBUSP_CLK 3

#define TISCI_DEV_UART5_FCLK_CLK 2
#define TISCI_DEV_UART5_VBUSP_CLK 3

#define TISCI_DEV_UART6_FCLK_CLK 2
#define TISCI_DEV_UART6_VBUSP_CLK 3

#define TISCI_DEV_UART7_FCLK_CLK 2
#define TISCI_DEV_UART7_VBUSP_CLK 3

#define TISCI_DEV_UART8_FCLK_CLK 2
#define TISCI_DEV_UART8_VBUSP_CLK 3

#define TISCI_DEV_UART9_FCLK_CLK 2
#define TISCI_DEV_UART9_VBUSP_CLK 3

#define TISCI_DEV_MCU_UART0_FCLK_CLK 2
#define TISCI_DEV_MCU_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK 3
#define TISCI_DEV_MCU_UART0_FCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_1_HSDIVOUT5_CLK 4
#define TISCI_DEV_MCU_UART0_VBUSP_CLK 5

#define TISCI_DEV_WKUP_UART0_FCLK_CLK 2
#define TISCI_DEV_WKUP_UART0_FCLK_CLK_PARENT_WKUPUSART_CLK_SEL_OUT0 3
#define TISCI_DEV_WKUP_UART0_FCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 4
#define TISCI_DEV_WKUP_UART0_VBUSP_CLK 5

#define TISCI_DEV_USB0_PIPE_REFCLK 0
#define TISCI_DEV_USB0_PIPE_REFCLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP3_LN1_REFCLK 1
#define TISCI_DEV_USB0_PIPE_REFCLK_PARENT_WIZ16B8M4CT2_MAIN_1_IP3_LN3_REFCLK 2
#define TISCI_DEV_USB0_CLK_LPM_CLK 3
#define TISCI_DEV_USB0_BUF_CLK 4
#define TISCI_DEV_USB0_PIPE_TXFCLK 5
#define TISCI_DEV_USB0_USB2_APB_PCLK_CLK 6
#define TISCI_DEV_USB0_PIPE_RXCLK 7
#define TISCI_DEV_USB0_PIPE_TXMCLK 8
#define TISCI_DEV_USB0_PIPE_RXFCLK 9
#define TISCI_DEV_USB0_PIPE_TXCLK 11
#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK 12
#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 13
#define TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 14
#define TISCI_DEV_USB0_PCLK_CLK 15
#define TISCI_DEV_USB0_ACLK_CLK 17

#define TISCI_DEV_SERDES_10G1_IP3_LN1_TXFCLK 1
#define TISCI_DEV_SERDES_10G1_IP2_LN2_REFCLK 3
#define TISCI_DEV_SERDES_10G1_IP1_LN0_TXMCLK 4
#define TISCI_DEV_SERDES_10G1_IP3_LN3_RXCLK 6
#define TISCI_DEV_SERDES_10G1_IP2_LN2_RXCLK 9
#define TISCI_DEV_SERDES_10G1_IP1_LN0_TXFCLK 10
#define TISCI_DEV_SERDES_10G1_CLK 11
#define TISCI_DEV_SERDES_10G1_IP1_LN3_RXCLK 13
#define TISCI_DEV_SERDES_10G1_IP1_LN1_TXMCLK 14
#define TISCI_DEV_SERDES_10G1_IP2_LN0_TXFCLK 15
#define TISCI_DEV_SERDES_10G1_IP2_LN2_TXMCLK 16
#define TISCI_DEV_SERDES_10G1_IP3_LN1_TXCLK 19
#define TISCI_DEV_SERDES_10G1_IP2_LN3_RXFCLK 21
#define TISCI_DEV_SERDES_10G1_IP1_LN2_TXCLK 22
#define TISCI_DEV_SERDES_10G1_IP2_LN1_RXCLK 24
#define TISCI_DEV_SERDES_10G1_IP2_LN1_TXCLK 25
#define TISCI_DEV_SERDES_10G1_IP1_LN2_TXMCLK 29
#define TISCI_DEV_SERDES_10G1_IP2_LN1_TXMCLK 32
#define TISCI_DEV_SERDES_10G1_IP2_LN1_TXFCLK 33
#define TISCI_DEV_SERDES_10G1_IP1_LN1_TXFCLK 34
#define TISCI_DEV_SERDES_10G1_IP1_LN2_RXCLK 38
#define TISCI_DEV_SERDES_10G1_IP2_LN1_REFCLK 40
#define TISCI_DEV_SERDES_10G1_IP2_LN0_TXMCLK 41
#define TISCI_DEV_SERDES_10G1_IP2_LN3_RXCLK 42
#define TISCI_DEV_SERDES_10G1_IP2_LN2_TXCLK 43
#define TISCI_DEV_SERDES_10G1_IP2_LN2_RXFCLK 44
#define TISCI_DEV_SERDES_10G1_IP1_LN1_RXFCLK 45
#define TISCI_DEV_SERDES_10G1_IP1_LN0_RXCLK 49
#define TISCI_DEV_SERDES_10G1_IP1_LN1_RXCLK 52
#define TISCI_DEV_SERDES_10G1_IP1_LN0_RXFCLK 55
#define TISCI_DEV_SERDES_10G1_IP3_LN3_TXCLK 56
#define TISCI_DEV_SERDES_10G1_IP2_LN3_REFCLK 59
#define TISCI_DEV_SERDES_10G1_IP2_LN0_TXCLK 61
#define TISCI_DEV_SERDES_10G1_IP2_LN3_TXMCLK 62
#define TISCI_DEV_SERDES_10G1_IP1_LN1_REFCLK 63
#define TISCI_DEV_SERDES_10G1_IP1_LN3_TXCLK 65
#define TISCI_DEV_SERDES_10G1_IP3_LN1_TXMCLK 66
#define TISCI_DEV_SERDES_10G1_IP2_LN2_TXFCLK 67
#define TISCI_DEV_SERDES_10G1_IP3_LN1_RXCLK 73
#define TISCI_DEV_SERDES_10G1_IP3_LN1_REFCLK 74
#define TISCI_DEV_SERDES_10G1_IP1_LN3_REFCLK 75
#define TISCI_DEV_SERDES_10G1_IP1_LN0_REFCLK 77
#define TISCI_DEV_SERDES_10G1_IP1_LN2_REFCLK 80
#define TISCI_DEV_SERDES_10G1_IP2_LN0_REFCLK 81
#define TISCI_DEV_SERDES_10G1_IP2_LN0_RXCLK 82
#define TISCI_DEV_SERDES_10G1_CORE_REF_CLK 85
#define TISCI_DEV_SERDES_10G1_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 86
#define TISCI_DEV_SERDES_10G1_CORE_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 87
#define TISCI_DEV_SERDES_10G1_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK 88
#define TISCI_DEV_SERDES_10G1_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK 89
#define TISCI_DEV_SERDES_10G1_IP1_LN3_TXMCLK 92
#define TISCI_DEV_SERDES_10G1_IP2_LN3_TXCLK 95
#define TISCI_DEV_SERDES_10G1_IP3_LN3_RXFCLK 96
#define TISCI_DEV_SERDES_10G1_IP3_LN3_REFCLK 98
#define TISCI_DEV_SERDES_10G1_IP2_LN1_RXFCLK 100
#define TISCI_DEV_SERDES_10G1_IP3_LN1_RXFCLK 102
#define TISCI_DEV_SERDES_10G1_IP1_LN1_TXCLK 104
#define TISCI_DEV_SERDES_10G1_IP3_LN3_TXFCLK 107
#define TISCI_DEV_SERDES_10G1_IP1_LN3_TXFCLK 108
#define TISCI_DEV_SERDES_10G1_IP2_LN3_TXFCLK 109
#define TISCI_DEV_SERDES_10G1_IP1_LN0_TXCLK 111
#define TISCI_DEV_SERDES_10G1_IP2_LN0_RXFCLK 112
#define TISCI_DEV_SERDES_10G1_IP1_LN2_RXFCLK 113
#define TISCI_DEV_SERDES_10G1_IP1_LN2_TXFCLK 118
#define TISCI_DEV_SERDES_10G1_IP1_LN3_RXFCLK 124
#define TISCI_DEV_SERDES_10G1_IP3_LN3_TXMCLK 126

#define TISCI_DEV_BOARD0_I2C1_SCL_OUT 1
#define TISCI_DEV_BOARD0_MCASP0_ACLKR_OUT 2
#define TISCI_DEV_BOARD0_SPI2_CLK_IN 3
#define TISCI_DEV_BOARD0_I2C3_SCL_OUT 4
#define TISCI_DEV_BOARD0_OBSCLK2_IN 5
#define TISCI_DEV_BOARD0_MCU_I3C0_SCL_IN 6
#define TISCI_DEV_BOARD0_MCU_HYPERBUS0_CKN_IN 7
#define TISCI_DEV_BOARD0_I2C4_SCL_OUT 8
#define TISCI_DEV_BOARD0_RGMII3_TXC_IN 9
#define TISCI_DEV_BOARD0_EXT_REFCLK1_OUT 11
#define TISCI_DEV_BOARD0_SPI1_CLK_IN 12
#define TISCI_DEV_BOARD0_GPMC0_CLKOUT_IN 13
#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN 14
#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0 15
#define TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 16
#define TISCI_DEV_BOARD0_MCU_I3C0_SCL_OUT 31
#define TISCI_DEV_BOARD0_SPI3_CLK_IN 32
#define TISCI_DEV_BOARD0_MCASP0_ACLKX_OUT 33
#define TISCI_DEV_BOARD0_MCASP1_ACLKR_IN 34
#define TISCI_DEV_BOARD0_CLKOUT_IN 35
#define TISCI_DEV_BOARD0_CLKOUT_IN_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK5 36
#define TISCI_DEV_BOARD0_CLKOUT_IN_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK10 37
#define TISCI_DEV_BOARD0_OBSCLK1_IN 38
#define TISCI_DEV_BOARD0_MCU_RMII1_REF_CLK_OUT 39
#define TISCI_DEV_BOARD0_GPMC0_CLK_OUT 40
#define TISCI_DEV_BOARD0_I3C0_SCL_OUT 41
#define TISCI_DEV_BOARD0_TCK_OUT 43
#define TISCI_DEV_BOARD0_HFOSC1_CLK_OUT 44
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT 45
#define TISCI_DEV_BOARD0_I2C6_SCL_OUT 46
#define TISCI_DEV_BOARD0_I2C5_SCL_OUT 48
#define TISCI_DEV_BOARD0_MCU_OSPI0_DQS_OUT 49
#define TISCI_DEV_BOARD0_RGMII2_RXC_OUT 52
#define TISCI_DEV_BOARD0_MCASP2_ACLKX_IN 53
#define TISCI_DEV_BOARD0_I2C0_SCL_OUT 54
#define TISCI_DEV_BOARD0_MCU_HYPERBUS0_CK_IN 57
#define TISCI_DEV_BOARD0_MCASP1_ACLKX_OUT 59
#define TISCI_DEV_BOARD0_MCU_CPTS0_RFT_CLK_OUT 61
#define TISCI_DEV_BOARD0_MDIO0_MDC_IN 62
#define TISCI_DEV_BOARD0_RGMII1_TXC_IN 63
#define TISCI_DEV_BOARD0_MMC1_CLK_IN 65
#define TISCI_DEV_BOARD0_MCASP2_ACLKR_IN 66
#define TISCI_DEV_BOARD0_WKUP_I2C0_SCL_OUT 68
#define TISCI_DEV_BOARD0_MCU_CLKOUT0_IN 69
#define TISCI_DEV_BOARD0_MCU_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK5 70
#define TISCI_DEV_BOARD0_MCU_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK10 71
#define TISCI_DEV_BOARD0_MCASP0_ACLKR_IN 73
#define TISCI_DEV_BOARD0_MCU_MDIO0_MDC_IN 74
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN 77
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT 78
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT 79
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT 80
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT 90
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT 91
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT 92
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 102
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 103
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 104
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 105
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 106
#define TISCI_DEV_BOARD0_MCU_OSPI0_CLK_IN 110
#define TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN 114
#define TISCI_DEV_BOARD0_RGMII1_RXC_OUT 115
#define TISCI_DEV_BOARD0_LED_CLK_OUT 116
#define TISCI_DEV_BOARD0_RGMII2_TXC_IN 118
#define TISCI_DEV_BOARD0_I3C0_SCL_IN 119
#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT 120
#define TISCI_DEV_BOARD0_SPI6_CLK_IN 122
#define TISCI_DEV_BOARD0_WKUP_I2C0_SCL_IN 123
#define TISCI_DEV_BOARD0_WKUP_LF_CLKIN_OUT 124
#define TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN 126
#define TISCI_DEV_BOARD0_MCASP0_ACLKX_IN 127
#define TISCI_DEV_BOARD0_MCASP1_ACLKX_IN 128
#define TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN 130
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN 131
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT 132
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT 133
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT 134
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT 144
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT 145
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT 146
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT 156
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1 157
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2 158
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3 159
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 160
#define TISCI_DEV_BOARD0_MCU_RGMII1_TXC_IN 164
#define TISCI_DEV_BOARD0_CPTS0_RFT_CLK_OUT 165
#define TISCI_DEV_BOARD0_MCU_I2C1_SCL_OUT 166
#define TISCI_DEV_BOARD0_MCASP2_ACLKR_OUT 168
#define TISCI_DEV_BOARD0_MCU_I2C0_SCL_IN 169
#define TISCI_DEV_BOARD0_RMII_REF_CLK_OUT 170
#define TISCI_DEV_BOARD0_GPMC0_CLK_IN 171
#define TISCI_DEV_BOARD0_TRC_CLK_IN 172
#define TISCI_DEV_BOARD0_MCASP2_ACLKX_OUT 174
#define TISCI_DEV_BOARD0_RGMII4_RXC_OUT 176
#define TISCI_DEV_BOARD0_SYSCLKOUT0_IN 177
#define TISCI_DEV_BOARD0_MCASP1_ACLKR_OUT 178
#define TISCI_DEV_BOARD0_SPI5_CLK_IN 179
#define TISCI_DEV_BOARD0_MCU_RGMII1_RXC_OUT 180
#define TISCI_DEV_BOARD0_RGMII3_RXC_OUT 181
#define TISCI_DEV_BOARD0_SPI0_CLK_IN 183
#define TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN 184
#define TISCI_DEV_BOARD0_I2C2_SCL_OUT 185
#define TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT 186
#define TISCI_DEV_BOARD0_MCU_OSPI0_LBCLKO_IN 187
#define TISCI_DEV_BOARD0_SPI7_CLK_IN 189
#define TISCI_DEV_BOARD0_RGMII4_TXC_IN 190
#define TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT 191
#define TISCI_DEV_BOARD0_OBSCLK0_IN 192
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK 193
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK 194
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK 195
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK 196
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK 197
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK 205
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_OBSCLK1_MUX_OUT0 206
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK 207
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 219
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 220
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 221
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0 222
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_BOARD_0_HFOSC1_CLK_OUT 223
#define TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT 224

#define TISCI_DEV_MCU_TIMER1_CLKSEL_VD_CLK 0
#define TISCI_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 2
#define TISCI_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 4
#define TISCI_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 5
#define TISCI_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 6
#define TISCI_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 7
#define TISCI_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 8

#define TISCI_DEV_MCU_TIMER3_CLKSEL_VD_CLK 0
#define TISCI_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 2
#define TISCI_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 4
#define TISCI_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 5
#define TISCI_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 6
#define TISCI_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 7
#define TISCI_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 8

#define TISCI_DEV_MCU_TIMER5_CLKSEL_VD_CLK 0
#define TISCI_DEV_MCU_TIMER5_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_MCU_TIMER5_CLKSEL_VD_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 2
#define TISCI_DEV_MCU_TIMER5_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_MCU_TIMER5_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 4
#define TISCI_DEV_MCU_TIMER5_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 5
#define TISCI_DEV_MCU_TIMER5_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 6
#define TISCI_DEV_MCU_TIMER5_CLKSEL_VD_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 7
#define TISCI_DEV_MCU_TIMER5_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 8

#define TISCI_DEV_MCU_TIMER7_CLKSEL_VD_CLK 0
#define TISCI_DEV_MCU_TIMER7_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_MCU_TIMER7_CLKSEL_VD_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 2
#define TISCI_DEV_MCU_TIMER7_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_MCU_TIMER7_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 4
#define TISCI_DEV_MCU_TIMER7_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 5
#define TISCI_DEV_MCU_TIMER7_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 6
#define TISCI_DEV_MCU_TIMER7_CLKSEL_VD_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 7
#define TISCI_DEV_MCU_TIMER7_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 8

#define TISCI_DEV_MCU_TIMER9_CLKSEL_VD_CLK 0
#define TISCI_DEV_MCU_TIMER9_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_MCU_TIMER9_CLKSEL_VD_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16 2
#define TISCI_DEV_MCU_TIMER9_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 3
#define TISCI_DEV_MCU_TIMER9_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK 4
#define TISCI_DEV_MCU_TIMER9_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 5
#define TISCI_DEV_MCU_TIMER9_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 6
#define TISCI_DEV_MCU_TIMER9_CLKSEL_VD_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0 7
#define TISCI_DEV_MCU_TIMER9_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK 8

#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK 0
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 2
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 3
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 5
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 8
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 9
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 10
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 11
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 12
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 13
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 14
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 15
#define TISCI_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 16

#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK 0
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 2
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 3
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 5
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 8
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 9
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 10
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 11
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 12
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 13
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 14
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 15
#define TISCI_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 16

#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK 0
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 2
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 3
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 5
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 8
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 9
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 10
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 11
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 12
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 13
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 14
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 15
#define TISCI_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 16

#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK 0
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 2
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 3
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 5
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 8
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 9
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 10
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 11
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 12
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 13
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 14
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 15
#define TISCI_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 16

#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK 0
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 2
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 3
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 5
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 8
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 9
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 10
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 11
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 12
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 13
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 14
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 15
#define TISCI_DEV_TIMER9_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 16

#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK 0
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 2
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 3
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 5
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 8
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 9
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 10
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 11
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 12
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 13
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 14
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 15
#define TISCI_DEV_TIMER11_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 16

#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK 0
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 2
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 3
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 5
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 8
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 9
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 10
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 11
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 12
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 13
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 14
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 15
#define TISCI_DEV_TIMER13_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 16

#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK 0
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 2
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 3
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 5
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 8
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 9
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 10
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 11
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 12
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 13
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 14
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 15
#define TISCI_DEV_TIMER15_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 16

#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK 0
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 2
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 3
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 5
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 8
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 9
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 10
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 11
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 12
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 13
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 14
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 15
#define TISCI_DEV_TIMER17_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 16

#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK 0
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT 1
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT 2
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK 3
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_J7VC_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK 4
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK 5
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT 6
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT 7
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_BOARD_0_WKUP_LF_CLKIN_OUT 8
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT 9
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK 10
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK 11
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK 12
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF2 13
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF3 14
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_CPSW_5XUSS_MAIN_0_CPTS_GENF0 15
#define TISCI_DEV_TIMER19_CLKSEL_VD_CLK_PARENT_NAVSS256VCL_MAIN_0_CPTS0_GENF4 16

#define TISCI_DEV_MAIN_PLL8_SEL_EXTWAVE_VD_CLK 0
#define TISCI_DEV_MAIN_PLL8_SEL_EXTWAVE_VD_CLK_PARENT_PLLFRACF_SSMOD_16FFT_MAIN_8_FOUTVCOP_CLK 1
#define TISCI_DEV_MAIN_PLL8_SEL_EXTWAVE_VD_CLK_PARENT_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK 2


#endif /* SOC_J7200_CLOCKS_H */

/* @} */
