// Seed: 3300158119
module module_0 ();
  wire id_2;
  wire id_3;
  wire id_5;
  assign id_1 = 1;
  assign id_3 = id_2;
  module_2();
  wire id_6;
  assign id_2 = id_5;
endmodule
module module_1 (
    output wor  id_0,
    input  tri  id_1,
    input  tri1 id_2,
    output tri1 id_3
);
  wire id_5;
  module_0();
endmodule
module module_2 ();
  initial {1} <= 1 === id_1[1 : (1)];
  timeunit 1ps;
endmodule
module module_3;
  wire id_1, id_2, id_3, id_4;
  wire id_5, id_6;
  module_2();
endmodule
