// Seed: 1392539105
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri1 id_4,
    output wire id_5,
    input uwire id_6,
    input wor id_7,
    input tri1 id_8,
    output wand id_9,
    output uwire id_10,
    output tri1 id_11,
    output wire id_12,
    output supply1 id_13,
    input tri id_14,
    output supply0 id_15
);
  wire id_17;
  wire id_18, id_19;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    output wand id_6,
    output supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    input wor id_10
);
  tri1 id_12;
  if (-1) begin
    begin
      assign id_6 = ~1;
      begin
        begin
          wire id_13;
        end
        assign id_12 = 1'h0;
      end
      tri id_14 = id_4;
    end
    wire id_15;
  end
  wire id_16;
  assign id_12 = 1;
  module_0(
      id_0,
      id_5,
      id_8,
      id_7,
      id_2,
      id_9,
      id_10,
      id_10,
      id_10,
      id_9,
      id_1,
      id_1,
      id_6,
      id_7,
      id_8,
      id_7
  );
endmodule
