
---------- Begin Simulation Statistics ----------
final_tick                               120515189302500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 844696                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793404                       # Number of bytes of host memory used
host_op_rate                                  1356788                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.84                       # Real time elapsed on the host
host_tick_rate                              823495338                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      16062736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009749                       # Number of seconds simulated
sim_ticks                                  9749226250                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.cc_regfile_writes                        4                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              31                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      1                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           65                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.015385                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.124035                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           64     98.46%     98.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            1      1.54%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           65                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         1                       # Number of committed integer instructions.
system.cpu.commit.loads                             1                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               1    100.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 1                       # Class of committed instruction
system.cpu.commit.refs                              1                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             1                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             364.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       364.000000                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                     3                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       60                       # Number of cycles decode is idle
system.cpu.decode.SquashCycles                      1                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           9                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         3                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     1                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             20                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 8                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       1                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.002747                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 56                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.054945                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 69                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.463768                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.787042                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       64     92.75%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      1.45%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      1.45%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      4.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   69                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.idleCycles                             295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.054945                       # Inst execution rate
system.cpu.iew.exec_refs                           13                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       3                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     9                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    3                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                    13                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    20                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      1                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            8                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            3                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         7                       # num instructions consuming a value
system.cpu.iew.wb_count                             8                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                            1                       # average fanout of values written-back
system.cpu.iew.wb_producers                         7                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.021978                       # insts written-back per cycle
system.cpu.iew.wb_sent                              8                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       68                       # number of integer regfile reads
system.cpu.int_regfile_writes                       8                       # number of integer regfile writes
system.cpu.ipc                               0.002747                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.002747                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     7     35.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     35.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                   13     65.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     20                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     20                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                113                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses            8                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                63                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        20                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              31                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                 4                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedOperandsExamined           93                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            69                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.289855                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.001491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  62     89.86%     89.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      1.45%     91.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   3      4.35%     95.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   1      1.45%     97.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      1.45%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%     98.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      1.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              69                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.054945                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           3                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    9                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   3                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      15                       # number of misc regfile reads
system.cpu.numCycles                              364                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                       3                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     1                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       60                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                   101                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  46                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         0                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      1                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       45                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               62                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           96                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2461                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                    724275                       # Number of branches fetched
system.switch_cpus.committedInsts            10000000                       # Number of instructions committed
system.switch_cpus.committedOps              16062735                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             3600182                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    34                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1393554                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    27                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000827                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            13419598                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    11                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999173                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 19482332                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       19466225.327339                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     13777578                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes      6894389                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts       615607                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses        1436910                       # Number of float alu accesses
system.switch_cpus.num_fp_insts               1436910                       # number of float instructions
system.switch_cpus.num_fp_register_reads      2568547                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes      1272617                       # number of times the floating registers were written
system.switch_cpus.num_func_calls               65602                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles       16106.672661                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      14834460                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             14834460                       # number of integer instructions
system.switch_cpus.num_int_register_reads     34739247                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     12585206                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             3595534                       # Number of load instructions
system.switch_cpus.num_mem_refs               4989088                       # number of memory refs
system.switch_cpus.num_store_insts            1393554                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         95086      0.59%      0.59% # Class of executed instruction
system.switch_cpus.op_class::IntAlu           9860252     61.39%     61.98% # Class of executed instruction
system.switch_cpus.op_class::IntMult            86584      0.54%     62.52% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     62.52% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           32605      0.20%     62.72% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     62.72% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     62.72% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     62.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd            20986      0.13%     62.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     62.85% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           329262      2.05%     64.90% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     64.90% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt           127366      0.79%     65.69% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          161050      1.00%     66.70% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.70% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShift          62958      0.39%     67.09% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.09% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.09% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.09% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd       110449      0.69%     67.78% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.78% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp           31      0.00%     67.78% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt       154150      0.96%     68.74% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        21677      0.13%     68.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.87% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult        11191      0.07%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.94% # Class of executed instruction
system.switch_cpus.op_class::MemRead          3367523     20.96%     89.90% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         1393220      8.67%     98.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead       228011      1.42%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          334      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           16062735                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        49533                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                571                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1890                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1890                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           571                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         4922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       157504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       157504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  157504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2461                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2461    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2461                       # Request fanout histogram
system.membus.reqLayer2.occupancy                9500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              42500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF   9749226250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18844                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          190                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19131                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           277                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5914                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        74111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 74855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2808896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2838784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25322                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25322    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25322                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               4000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy              7500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          187                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22674                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22861                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          187                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22674                       # number of overall hits
system.l2.overall_hits::total                   22861                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           87                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2366                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2461                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           87                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2366                       # number of overall misses
system.l2.overall_misses::total                  2461                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       224500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       469000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           693500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       224500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       469000                       # number of overall miss cycles
system.l2.overall_miss_latency::total          693500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          274                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25040                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25322                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          274                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25040                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25322                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.317518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.094489                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.097188                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.317518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.094489                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.097188                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data        93800                       # average overall miss latency
system.l2.demand_avg_miss_latency::total   281.796018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data        93800                       # average overall miss latency
system.l2.overall_avg_miss_latency::total   281.796018                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 8                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                8                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       194500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       419000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       613500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       194500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       419000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       613500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000316                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000316                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        83800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        83800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76687.500000                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18844                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18844                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18844                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18844                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          190                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              190                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          190                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          190                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        17241                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17241                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1890                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1890                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data        19131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.098793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.098793                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst          187                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                187                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           87                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               90                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       224500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       224500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          274                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.317518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.324910                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total  2494.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       194500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       194500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010830                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5433                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5433                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          476                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data       469000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       469000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5914                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.080555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        93800                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total   975.051975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       419000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       419000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        83800                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        83800                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2266.021023                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              120505440153000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         2.999954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.999894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    85.192781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2172.828394                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.132619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.138307                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2421                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.150208                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    398725                       # Number of tag accesses
system.l2.tags.data_accesses                   398725                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       151424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             157504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         5568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5760                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2461                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             19694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             32823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       571122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     15531899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16155538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        19694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       571122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           590816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            19694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            32823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       571122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     15531899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16155538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000052250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  18                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           8                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         8                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       132500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      40000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  282500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16562.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35312.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        3                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     8                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            5                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    102.400000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.582021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.243340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79            3     60.00%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            1     20.00%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-207            1     20.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            5                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                        176500                       # Total gap between requests
system.mem_ctrls.avgGap                      22062.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 19693.870577677895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 32823.117629463159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        71500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       211000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23833.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42200.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    37.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                 7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               14280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          3614940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3740658720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3744913515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.124178                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9741271000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      7695250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                28560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                15180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               42840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          3657120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3740623200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3744981540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.131155                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9741178500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      7787750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON         8060000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9741166250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     13419324                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13419324                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     13419324                       # number of overall hits
system.cpu.icache.overall_hits::total        13419324                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          274                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            277                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          274                       # number of overall misses
system.cpu.icache.overall_misses::total           277                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       232000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       232000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       232000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       232000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     13419598                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13419601                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     13419598                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13419601                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77333.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   837.545126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77333.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   837.545126                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          190                       # number of writebacks
system.cpu.icache.writebacks::total               190                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       229000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       229000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       229000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       229000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76333.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                    190                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     13419324                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13419324                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          274                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           277                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       232000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       232000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     13419598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13419601                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77333.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   837.545126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       229000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       229000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            85.360605                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              488407                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               190                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2570.563158                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440163500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999951                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    82.360654                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.160861                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.166720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.169922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26839479                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26839479                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4968696                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4968696                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4968696                       # number of overall hits
system.cpu.dcache.overall_hits::total         4968696                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        25040                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          25045                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        25040                       # number of overall misses
system.cpu.dcache.overall_misses::total         25045                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data       483000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total       483000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data       483000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total       483000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4993736                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4993741                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4993736                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4993741                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005014                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005015                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005014                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005015                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        96600                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total    19.285286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        96600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total    19.285286                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18844                       # number of writebacks
system.cpu.dcache.writebacks::total             18844                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data            5                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            5                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       478000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       478000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total       478000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        95600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        95600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        95600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        95600                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24021                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3594273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3594273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         5909                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5914                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       483000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       483000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3600182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3600187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001641                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        96600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total    81.670612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            5                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       478000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       478000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        95600                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        95600                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1374423                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1374423                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1393554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1393554                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013728                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013728                       # miss rate for WriteReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120515189302500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.432872                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2389592                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24021                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.479289                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440252500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     3.079027                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1005.353845                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.003007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.981791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984798                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10012527                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10012527                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               120544352733500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1126260                       # Simulator instruction rate (inst/s)
host_mem_usage                                 794080                       # Number of bytes of host memory used
host_op_rate                                  1805613                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    35.52                       # Real time elapsed on the host
host_tick_rate                              821133934                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000001                       # Number of instructions simulated
sim_ops                                      64128158                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029163                       # Number of seconds simulated
sim_ticks                                 29163431000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.committedInsts                    0                       # Number of instructions committed
system.cpu.commit.committedOps                      0                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         0                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0                       # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0                       # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0                       # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu.commit.op_class_0::total                 0                       # Class of committed instruction
system.cpu.commit.refs                              0                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           0                       # Number of Instructions Simulated
system.cpu.committedOps                             0                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                                    nan                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                              nan                       # CPI: Total CPI of All Threads
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.branchRate                       nan                       # Number of branch fetches per cycle
system.cpu.fetch.idleRate                         nan                       # Percent of cycles fetch was idle
system.cpu.fetch.rate                             nan                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                  0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean                   nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                    0                       # Number of instructions fetched each cycle (Total)
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                          nan                       # Inst execution rate
system.cpu.iew.exec_refs                            0                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                   0                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                     0                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      0                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_count                             0                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_rate                            nan                       # insts written-back per cycle
system.cpu.iew.wb_sent                              0                       # cumulative count of insts sent to commit
system.cpu.ipc                                    nan                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                              nan                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0                       # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0                       # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0                       # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0                       # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0                       # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0                       # Type of FU issued
system.cpu.iq.FU_type_0::total                      0                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                        nan                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                      0                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                  0                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                 0                       # Number of integer instruction queue writes
system.cpu.iq.issued_per_cycle::samples             0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean              nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev             nan                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total               0                       # Number of insts issued each cycle
system.cpu.iq.rate                                nan                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                            0                       # The number of ROB reads
system.cpu.rob.rob_writes                           0                       # The number of ROB writes
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           696                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                   2138524                       # Number of branches fetched
system.switch_cpus.committedInsts            30000000                       # Number of instructions committed
system.switch_cpus.committedOps              48065422                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            10848097                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    28                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4201352                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    23                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            40261439                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 58326862                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles           58326862                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     41327430                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     20685709                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      1821266                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses        4238931                       # Number of float alu accesses
system.switch_cpus.num_fp_insts               4238931                       # number of float instructions
system.switch_cpus.num_fp_register_reads      7586142                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes      3762025                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              190785                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      44429572                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             44429572                       # number of integer instructions
system.switch_cpus.num_int_register_reads    104279135                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     37706163                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            10834766                       # Number of load instructions
system.switch_cpus.num_mem_refs              15036118                       # number of memory refs
system.switch_cpus.num_store_insts            4201352                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass        284874      0.59%      0.59% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          29451027     61.27%     61.87% # Class of executed instruction
system.switch_cpus.op_class::IntMult           252240      0.52%     62.39% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     62.39% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           95953      0.20%     62.59% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     62.59% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     62.59% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     62.59% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     62.59% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     62.59% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     62.59% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd            63488      0.13%     62.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     62.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           981582      2.04%     64.76% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     64.76% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt           376484      0.78%     65.55% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          470617      0.98%     66.53% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.53% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus.op_class::SimdShift         190464      0.40%     66.92% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.92% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.92% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.92% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd       319732      0.67%     67.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp           90      0.00%     67.59% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt       447043      0.93%     68.52% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv        63150      0.13%     68.65% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.65% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult        32560      0.07%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.72% # Class of executed instruction
system.switch_cpus.op_class::MemRead         10167492     21.15%     89.87% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         4200427      8.74%     98.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead       667274      1.39%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          925      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           48065422                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        79700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       159403                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                100                       # Transaction distribution
system.membus.trans_dist::ReadExReq               596                       # Transaction distribution
system.membus.trans_dist::ReadExResp              596                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           100                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        44544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        44544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   44544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               696                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     696    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 696                       # Request fanout histogram
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  38912657250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120544352733500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 120544352733500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          546                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61039                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61039                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           549                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18115                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1644                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       237462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                239106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        70080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9062656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9132736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            79703                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  79703    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              79703                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          546                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        78461                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79007                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          546                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        78461                       # number of overall hits
system.l2.overall_hits::total                   79007                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          693                       # number of demand (read+write) misses
system.l2.demand_misses::total                    696                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          693                       # number of overall misses
system.l2.overall_misses::total                   696                       # number of overall misses
system.l2.demand_accesses::.switch_cpus.inst          549                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79154                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                79703                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          549                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79154                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               79703                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.005464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.008755                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008732                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.005464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.008755                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008732                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62450                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          546                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              546                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          546                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          546                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        60443                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60443                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          596                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 596                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.switch_cpus.data        61039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.009764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.009764                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.switch_cpus.inst          546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          549                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            549                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.005464                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005464                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.switch_cpus.data        18018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data           97                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              97                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.005355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005355                       # miss rate for ReadSharedReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2916.787098                       # Cycle average of tags in use
system.l2.tags.total_refs                      208936                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3157                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     66.181818                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst                3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                5                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    89.395892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2819.391206                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.172082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.178027                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2989                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.192688                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1275920                       # Number of tag accesses
system.l2.tags.data_accesses                  1275920                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        44352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              44544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 696                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         6584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      1520809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1527392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         6584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         6584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      1520809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1527392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11198757600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11198757600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.000003                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29163431000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11198757600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11198757600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.000003                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29163431000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::OFF    29163431000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst     40260890                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         40260890                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     40260890                       # number of overall hits
system.cpu.icache.overall_hits::total        40260890                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          549                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            549                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          549                       # number of overall misses
system.cpu.icache.overall_misses::total           549                       # number of overall misses
system.cpu.icache.demand_accesses::.switch_cpus.inst     40261439                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     40261439                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     40261439                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     40261439                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          546                       # number of writebacks
system.cpu.icache.writebacks::total               546                       # number of writebacks
system.cpu.icache.replacements                    546                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     40260890                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        40260890                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          549                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           549                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     40261439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     40261439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            89.395892                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            53192633                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               636                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          83636.215409                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            3                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    86.395892                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.168742                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.174601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.175781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          80523427                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         80523427                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     14970295                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14970295                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14970295                       # number of overall hits
system.cpu.dcache.overall_hits::total        14970295                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        79154                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79154                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        79154                       # number of overall misses
system.cpu.dcache.overall_misses::total         79154                       # number of overall misses
system.cpu.dcache.demand_accesses::.switch_cpus.data     15049449                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15049449                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     15049449                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15049449                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005260                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005260                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005260                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005260                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        62450                       # number of writebacks
system.cpu.dcache.writebacks::total             62450                       # number of writebacks
system.cpu.dcache.replacements                  79154                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10829982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10829982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        18115                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18115                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10848097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10848097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001670                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001670                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4140313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4140313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        61039                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        61039                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4201352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4201352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014528                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014528                       # miss rate for WriteReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29163431000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            17653598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             80178                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            220.180074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.199766                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1021.800234                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.002148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.997852                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30178052                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30178052                       # Number of data accesses

---------- End Simulation Statistics   ----------
