<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="controller/testbench/controller_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_rsp_xbar_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_002" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_002" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_cmd_xbar_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_002" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_id_router_002.sv"
   type="SYSTEM_VERILOG"
   library="id_router_002" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="nios2e_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2e_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="nios2e_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2e_instruction_master_translator_avalon_universal_master_0_agent" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2e_jtag_debug_module_translator" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2e_instruction_master_translator" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_rc1_control.v"
   type="VERILOG"
   library="rc1_control" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_uart1_dvsr.v"
   type="VERILOG"
   library="uart1_dvsr" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_leds_wr_val.v"
   type="VERILOG"
   library="leds_wr_val" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_sseg_counter_of.v"
   type="VERILOG"
   library="sseg_counter_of" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_sseg_wr_val.v"
   type="VERILOG"
   library="sseg_wr_val" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_status_led_en.v"
   type="VERILOG"
   library="status_led_en" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_bcd1_status.v"
   type="VERILOG"
   library="bcd1_status" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_bcd1_bcd.v"
   type="VERILOG"
   library="bcd1_bcd" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_bcd1_bin.v"
   type="VERILOG"
   library="bcd1_bin" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_uart1_status_control.v"
   type="VERILOG"
   library="uart1_status_control" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_uart1_tx_counter.v"
   type="VERILOG"
   library="uart1_tx_counter" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_uart1_r_data.v"
   type="VERILOG"
   library="uart1_r_data" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_uart1_baud_control.v"
   type="VERILOG"
   library="uart1_baud_control" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_uart1_wr_control.v"
   type="VERILOG"
   library="uart1_wr_control" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_uart1_reset_control.v"
   type="VERILOG"
   library="uart1_reset_control" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_uart1_w_data.v"
   type="VERILOG"
   library="uart1_w_data" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_tc1_status.v"
   type="VERILOG"
   library="tc1_status" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_tc_reset_control.v"
   type="VERILOG"
   library="tc_reset_control" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_tc1_m.v"
   type="VERILOG"
   library="tc1_m" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_daylight.v"
   type="VERILOG"
   library="daylight" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_onchip_ram.hex"
   type="HEX"
   library="onchip_ram" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_onchip_ram.v"
   type="VERILOG"
   library="onchip_ram" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e.sdc"
   type="SDC"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e.v"
   type="VERILOG"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_jtag_debug_module_tck.v"
   type="VERILOG"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_nios2_waves.do"
   type="OTHER"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_ociram_default_contents.dat"
   type="DAT"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_ociram_default_contents.hex"
   type="HEX"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_ociram_default_contents.mif"
   type="MIF"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_oci_test_bench.v"
   type="VERILOG"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_rf_ram_a.dat"
   type="DAT"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_rf_ram_a.hex"
   type="HEX"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_rf_ram_a.mif"
   type="MIF"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_rf_ram_b.dat"
   type="DAT"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_rf_ram_b.hex"
   type="HEX"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_rf_ram_b.mif"
   type="MIF"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_nios2e_test_bench.v"
   type="VERILOG"
   library="nios2e" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller_sysid_c001.vo"
   type="VERILOG"
   library="sysid_c001" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0017.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_rc1_control_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0016.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_uart1_dvsr_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0015.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_leds_wr_val_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0014.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_sseg_wr_val_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0013.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_bcd1_status_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0012.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_bcd1_bcd_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0011.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_bcd1_bin_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0010.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_uart1_tx_counter_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0009.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_uart1_r_data_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0008.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_uart1_baud_control_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0007.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_uart1_wr_control_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0006.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_uart1_reset_control_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0005.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_uart1_w_data_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0004.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_tc1_status_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0003.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_tc_reset_control_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_tc1_m_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_daylight_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_reset_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="controller_inst_clock_50_bfm" />
 <file
   path="controller/testbench/controller_tb/simulation/submodules/controller.v"
   type="VERILOG"
   library="controller_inst" />
 <file
   path="controller/testbench/controller_tb/simulation/controller_tb.v"
   type="VERILOG" />
 <topLevel name="controller_tb" />
 <deviceFamily name="cycloneiii" />
 <modelMap
   controllerPath="controller_tb.controller_inst.onchip_ram"
   modelPath="controller_tb.controller_inst.onchip_ram" />
</simPackage>
