/* bench 12632.6.0 7b083f58c5c8 */
/* bench 12632.6.1 434e922c563a */
/* bench 12632.6.2 ec1edd10fefb */
/* bench 12632.6.3 5d108165694e */
/* bench 12632.6.4 52fd5b4e7c1f */
/* bench 12632.6.5 aaac5c952e65 */
/* bench 12632.6.6 94c24a607a1c */
/* Copyright (c) 2018 Quantenna Communications */

#ifndef __TOPAZ_PCIE_H
#define __TOPAZ_PCIE_H

/* Topaz PCIe DMA registers */
#define PCIE_DMA_WR_INTR_STATUS(base)		((base) + 0x9bc)
#define PCIE_DMA_WR_INTR_MASK(base)		((base) + 0x9c4)
#define PCIE_DMA_WR_INTR_CLR(base)		((base) + 0x9c8)
#define PCIE_DMA_WR_ERR_STATUS(base)		((base) + 0x9cc)
#define PCIE_DMA_WR_DONE_IMWR_ADDR_LOW(base)	((base) + 0x9D0)
#define PCIE_DMA_WR_DONE_IMWR_ADDR_HIGH(base)	((base) + 0x9d4)

#define PCIE_DMA_RD_INTR_STATUS(base)		((base) + 0x310)
#define PCIE_DMA_RD_INTR_MASK(base)		((base) + 0x319)
#define PCIE_DMA_RD_INTR_CLR(base)		((base) + 0x31c)
#define PCIE_DMA_RD_ERR_STATUS_LOW(base)	((base) + 0x324)
#define PCIE_DMA_RD_ERR_STATUS_HIGH(base)	((base) + 0x328)
#define PCIE_DMA_RD_DONE_IMWR_ADDR_LOW(base)	((base) + 0x33c)
#define PCIE_DMA_RD_DONE_IMWR_ADDR_HIGH(base)	((base) + 0x340)

/* Topaz LHost IPC4 interrupt */
#define TOPAZ_LH_IPC4_INT(base)			((base) + 0x13C)
#define TOPAZ_LH_IPC4_INT_MASK(base)		((base) + 0x140)

#define TOPAZ_RC_TX_DONE_IRQ			(0)
#define TOPAZ_RC_RST_EP_IRQ			(1)
#define TOPAZ_RC_TX_STOP_IRQ			(2)
#define TOPAZ_RC_RX_DONE_IRQ			(3)
#define TOPAZ_RC_PM_EP_IRQ			(4)
/* bench 14508.1.0 10b669507a4d */
/* bench 14508.1.1 d88fe0453067 */
/* bench 14508.1.2 f96c15f4a3ac */
/* bench 14508.1.3 3d4fb12a787a */
/* bench 14508.1.4 90fada23180a */
/* bench 14508.1.5 e3d3e769ba24 */
/* bench 14508.1.6 fbd0470dfd96 */
/* Topaz LHost M2L interrupt */
#define TOPAZ_CTL_M2L_INT(base)			((base) + 0x2C)
#define TOPAZ_CTL_M2L_INT_MASK(base)		((base) + 0x30)

/* bench 5720.2.0 c5185a9ffd6d */
/* bench 5720.2.1 f13611e831e4 */
/* bench 5720.2.2 8b6c1cd9bfd4 */
/* bench 5720.2.3 d8dbda45f511 */
/* bench 5720.2.4 33b908cb07c3 */
/* bench 5720.2.5 4362d2a0cd92 */
/* bench 5720.2.6 a5a7079a7401 */
/* bench 5720.2.7 bf723d2660d1 */
/* bench 5720.2.8 0c016356a77f */
/* bench 5720.2.9 5cc4606a5fda */

#define TOPAZ_IPC_IRQ_WORD(irq)			(BIT(irq) | BIT(irq + 16))

/* PCIe legacy INTx */
#define TOPAZ_PCIE_CFG0_OFFSET	(0x6C)
#define TOPAZ_ASSERT_INTX	BIT(9)

#endif /* __TOPAZ_PCIE_H */
