Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct  7 00:23:26 2024
| Host         : WIN-H8ULN2I4VKL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file II_2_control_sets_placed.rpt
| Design       : II_2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      4 |            2 |
|      8 |            2 |
|     10 |            1 |
|     11 |            1 |
|     14 |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           22 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              27 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|   Clock Signal   |                                   Enable Signal                                   |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG |                                                                                   |                                                |                1 |              1 |
|  clock_IBUF_BUFG | key_change/key_in_debouncer/Output_filiter_i_1_n_0                                | reset_IBUF                                     |                1 |              1 |
|  clock_IBUF_BUFG | key_read/key_in_debouncer/Output_filiter_i_1__1_n_0                               | reset_IBUF                                     |                1 |              1 |
|  clock_IBUF_BUFG | key_write/key_in_debouncer/Output_filiter_i_1__0_n_0                              | reset_IBUF                                     |                1 |              1 |
|  clock_IBUF_BUFG | key_change/key_in_debouncer/E[0]                                                  | reset_IBUF                                     |                3 |              4 |
|  clock_IBUF_BUFG | key_read/key_in_debouncer/E[0]                                                    | reset_IBUF                                     |                1 |              4 |
|  clock_IBUF_BUFG | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | reset_IBUF                                     |                1 |              8 |
|  clock_IBUF_BUFG | FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | reset_IBUF                                     |                3 |              8 |
|  clock_IBUF_BUFG |                                                                                   | sel_cnt[9]_i_1_n_0                             |                3 |             10 |
|  clock_IBUF_BUFG |                                                                                   | reset_IBUF                                     |                7 |             11 |
|  clock_IBUF_BUFG |                                                                                   | key_change/key_in_debouncer/count[0]_i_1_n_0   |                4 |             14 |
|  clock_IBUF_BUFG |                                                                                   | key_read/key_in_debouncer/count[0]_i_1__1_n_0  |                4 |             14 |
|  clock_IBUF_BUFG |                                                                                   | key_write/key_in_debouncer/count[0]_i_1__0_n_0 |                4 |             14 |
+------------------+-----------------------------------------------------------------------------------+------------------------------------------------+------------------+----------------+


