INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Ajit/FPGA_Programming/7_segement_display/seven_segment_0_9/seven_segment_0_9/seven_segment_0_9.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
