From 32a68d581ef0904d5ae7073ff91e47d9abc631a5 Mon Sep 17 00:00:00 2001
From: Zbigniew Tuchewicz <zbyszekt@aldec.com>
Date: Thu, 18 Feb 2021 15:59:09 +0100
Subject: [PATCH 2/2] add Aldec TySOM-M support

---
 arch/riscv/Kconfig                       |   3 +
 arch/riscv/dts/Makefile                  |   1 +
 arch/riscv/dts/tysom-m-mpfs250t.dts      | 501 +++++++++++++++++++++++
 board/microchip/mpfs_icicle/Kconfig      |   2 +-
 configs/aldec_tysom_m_mpfs250t_defconfig |  15 +
 include/configs/aldec_tysom_m_mpfs250t.h |  37 ++
 6 files changed, 558 insertions(+), 1 deletion(-)
 create mode 100644 arch/riscv/dts/tysom-m-mpfs250t.dts
 create mode 100644 configs/aldec_tysom_m_mpfs250t_defconfig
 create mode 100644 include/configs/aldec_tysom_m_mpfs250t.h

diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig
index 55eaee2da6..7bebde48c4 100644
--- a/arch/riscv/Kconfig
+++ b/arch/riscv/Kconfig
@@ -14,6 +14,9 @@ config TARGET_AX25_AE350
 config TARGET_MICROCHIP_ICICLE
 	bool "Support Microchip PolarFire-SoC Icicle Board"
 
+config TARGET_ALDEC_TYSOM_M_MPFS250T
+       bool "Support Aldec TySOM-M-MPFS250T Board"
+
 config TARGET_QEMU_VIRT
 	bool "Support QEMU Virt Board"
 
diff --git a/arch/riscv/dts/Makefile b/arch/riscv/dts/Makefile
index 01331b0aa1..0777e90bc9 100644
--- a/arch/riscv/dts/Makefile
+++ b/arch/riscv/dts/Makefile
@@ -3,6 +3,7 @@
 dtb-$(CONFIG_TARGET_AX25_AE350) += ae350_32.dtb ae350_64.dtb
 dtb-$(CONFIG_TARGET_SIFIVE_FU540) += hifive-unleashed-a00.dtb
 dtb-$(CONFIG_TARGET_SIPEED_MAIX) += k210-maix-bit.dtb
+dtb-$(CONFIG_TARGET_ALDEC_TYSOM_M_MPFS250T) += tysom-m-mpfs250t.dtb
 dtb-$(CONFIG_TARGET_MICROCHIP_ICICLE) += microchip-mpfs-icicle-kit.dtb
 
 targets += $(dtb-y)
diff --git a/arch/riscv/dts/tysom-m-mpfs250t.dts b/arch/riscv/dts/tysom-m-mpfs250t.dts
new file mode 100644
index 0000000000..8d465e8605
--- /dev/null
+++ b/arch/riscv/dts/tysom-m-mpfs250t.dts
@@ -0,0 +1,501 @@
+// SPDX-License-Identifier: (GPL-2.0 OR MIT)
+
+/dts-v1/;
+#include "dt-bindings/clock/microchip,mpfs-clock.h"
+/ {
+	#address-cells = <2>;
+	#size-cells = <2>;
+	model = "Aldec TySOM-M-MPFS250T";
+	compatible = "aldec,tysom-m-mpfs250t";
+	L45: cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		timebase-frequency = <1000000>;
+		L8: cpu@0 {
+			compatible = "sifive,rocket0", "riscv";
+			device_type = "cpu";
+			i-cache-block-size = <64>;
+			i-cache-sets = <128>;
+			i-cache-size = <16384>;
+			reg = <0>;
+			riscv,isa = "rv64imac";
+			status = "disabled";
+			L4: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		L12: cpu@1 {
+			compatible = "sifive,rocket0", "riscv";
+			d-cache-block-size = <64>;
+			d-cache-sets = <64>;
+			d-cache-size = <32768>;
+			d-tlb-sets = <1>;
+			d-tlb-size = <32>;
+			device_type = "cpu";
+			i-cache-block-size = <64>;
+			i-cache-sets = <64>;
+			i-cache-size = <32768>;
+			i-tlb-sets = <1>;
+			i-tlb-size = <32>;
+			mmu-type = "riscv,sv39";
+			reg = <1>;
+			riscv,isa = "rv64imafdc";
+			tlb-split;
+			status = "okay";
+			L9: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		L16: cpu@2 {
+			compatible = "sifive,rocket0", "riscv";
+			d-cache-block-size = <64>;
+			d-cache-sets = <64>;
+			d-cache-size = <32768>;
+			d-tlb-sets = <1>;
+			d-tlb-size = <32>;
+			device_type = "cpu";
+			i-cache-block-size = <64>;
+			i-cache-sets = <64>;
+			i-cache-size = <32768>;
+			i-tlb-sets = <1>;
+			i-tlb-size = <32>;
+			mmu-type = "riscv,sv39";
+			reg = <2>;
+			riscv,isa = "rv64imafdc";
+			tlb-split;
+			status = "okay";
+			L13: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		L20: cpu@3 {
+			compatible = "sifive,rocket0", "riscv";
+			d-cache-block-size = <64>;
+			d-cache-sets = <64>;
+			d-cache-size = <32768>;
+			d-tlb-sets = <1>;
+			d-tlb-size = <32>;
+			device_type = "cpu";
+			i-cache-block-size = <64>;
+			i-cache-sets = <64>;
+			i-cache-size = <32768>;
+			i-tlb-sets = <1>;
+			i-tlb-size = <32>;
+			mmu-type = "riscv,sv39";
+			reg = <3>;
+			riscv,isa = "rv64imafdc";
+			tlb-split;
+			status = "okay";
+			L17: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+		L24: cpu@4 {
+			compatible = "sifive,rocket0", "riscv";
+			d-cache-block-size = <64>;
+			d-cache-sets = <64>;
+			d-cache-size = <32768>;
+			d-tlb-sets = <1>;
+			d-tlb-size = <32>;
+			device_type = "cpu";
+			i-cache-block-size = <64>;
+			i-cache-sets = <64>;
+			i-cache-size = <32768>;
+			i-tlb-sets = <1>;
+			i-tlb-size = <32>;
+			mmu-type = "riscv,sv39";
+			reg = <4>;
+			riscv,isa = "rv64imafdc";
+			tlb-split;
+			status = "okay";
+			L21: interrupt-controller {
+				#interrupt-cells = <1>;
+				compatible = "riscv,cpu-intc";
+				interrupt-controller;
+			};
+		};
+	};
+	L44: soc {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		compatible = "aldec,tysom-m-mpfs250t", "simple-bus";
+		ranges;
+		L40: memory@80000000 {
+			device_type = "memory";
+			reg = <0x0 0x80000000 0x0 0x40000000>;
+			clocks = <&clkcfg CLK_DDRC>;
+			status = "okay";
+		};
+		L0: cache-controller@2010000 {
+			compatible = "sifive,fu540-c000-ccache", "cache";
+			cache-block-size = <64>;
+			cache-level = <2>;
+			cache-sets = <1024>;
+			cache-size = <2097152>;
+			cache-unified;
+			interrupt-parent = <&L1>;
+			interrupts = <1 2 3>;
+			reg = <0x0 0x2010000 0x0 0x1000>;
+		};
+		L1: interrupt-controller@c000000 {
+			#interrupt-cells = <1>;
+			compatible = "sifive,plic-1.0.0";
+			reg = <0x0 0xc000000 0x0 0x4000000>;
+			riscv,ndev = <53>;
+			interrupt-controller;
+			interrupts-extended = <&L4 11 &L9 11 &L9 9 &L13 11 &L13 9 &L17 11 &L17 9 &L21 11 &L21 9>;
+		};
+		L27: dma@3000000 {
+			compatible = "sifive,fu540-c000-pdma";
+			reg = <0x0 0x3000000 0x0 0x8000>;
+			interrupt-parent = <&L1>;
+			interrupts = <23 24 25 26 27 28 29 30>;
+			#dma-cells = <1>;
+		};
+		refclk: refclk {
+			compatible = "fixed-clock";
+			#clock-cells = <0>;
+			clock-frequency = <600000000>;
+			clock-output-names = "msspllclk";
+		};
+		clkcfg: clkcfg@20002000 {
+			compatible = "microchip,pfsoc-clkcfg";
+			reg = <0x0 0x20002000 0x0 0x1000>;
+			reg-names = "mss_sysreg";
+			clocks = <&refclk>;
+			#clock-cells = <1>;
+			clock-output-names = "cpu", "axi", "ahb", "envm", "mac0", "mac1", "mmc",
+					     "timer", "uart0", "uart1", "uart2", "uart3", "uart4",
+					     "spi0", "spi1", "i2c0", "i2c1", "can0", "can1", "usb",
+					     "rsvd", "rtc", "qspi", "gpio0", "gpio1", "gpio2",
+					     "ddrc", "fic0", "fic1", "fic2", "fic3", "athena",
+					     "cfm";
+		};
+		serial0: serial@20000000 {
+			compatible = "ns16550a";
+			reg = <0x0 0x20000000 0x0 0x400>;
+			reg-io-width = <4>;
+			reg-shift = <2>;
+			interrupt-parent = <&L1>;
+			interrupts = <90>;
+			current-speed = <115200>;
+			clocks = <&clkcfg CLK_MMUART0>;
+			status = "disabled"; /* Reserved for the HSS */
+		};
+		serial1: serial@20100000 {
+			compatible = "ns16550a";
+			reg = <0x0 0x20100000 0x0 0x400>;
+			reg-io-width = <4>;
+			reg-shift = <2>;
+			interrupt-parent = <&L1>;
+			interrupts = <91>;
+			current-speed = <115200>;
+			clocks = <&clkcfg CLK_MMUART1>;
+			status = "okay";
+		};
+		serial2: serial@20102000 {
+			compatible = "ns16550a";
+			reg = <0x0 0x20102000 0x0 0x400>;
+			reg-io-width = <4>;
+			reg-shift = <2>;
+			interrupt-parent = <&L1>;
+			interrupts = <92>;
+			current-speed = <115200>;
+			clocks = <&clkcfg CLK_MMUART2>;
+			status = "okay";
+		};
+		serial3: serial@20104000 {
+			compatible = "ns16550a";
+			reg = <0x0 0x20104000 0x0 0x400>;
+			reg-io-width = <4>;
+			reg-shift = <2>;
+			interrupt-parent = <&L1>;
+			interrupts = <93>;
+			current-speed = <115200>;
+			clocks = <&clkcfg CLK_MMUART3>;
+			status = "okay";
+		};
+		emmc: mmc@20008000 {
+			compatible = "cdns,sd4hc";
+			reg = <0x0 0x20008000 0x0 0x1000>;
+			interrupt-parent = <&L1>;
+			interrupts = <88 89>;
+			pinctrl-names = "default";
+			clocks = <&clkcfg CLK_MMC>;
+			bus-width = <4>;
+			cap-mmc-highspeed;
+			mmc-ddr-3_3v; 
+			max-frequency = <200000000>;
+			non-removable;
+			no-sd;
+			no-sdio;
+			voltage-ranges = <3300 3300>;
+			status = "okay";
+		};
+                sdcard: sd@20008000 {
+                        compatible = "cdns,sd4hc";
+                        reg = <0x0 0x20008000 0x0 0x1000>;
+                        interrupt-parent = <&L1>;
+                        interrupts = <88>;
+                        pinctrl-names = "default";
+                        clocks = <&clkcfg CLK_MMC>;         
+                        bus-width = <4>;
+	                disable-wp;
+	                no-1-8-v;
+	                cap-mmc-highspeed;
+	                cap-sd-highspeed;
+	                card-detect-delay = <200>;
+                        sd-uhs-sdr12;
+	                sd-uhs-sdr25;
+	                sd-uhs-sdr50;
+	                sd-uhs-sdr104;  
+                        max-frequency = <200000000>;
+	                status = "disabled";     
+                };
+        //emac0: ethernet@20110000 {
+        //    compatible = "cdns,macb";
+        //    reg = <0x0 0x20110000 0x0 0x2000>;
+        //    interrupt-parent = <&L1>;
+        //    interrupts = <64 65 66 67>;
+        //    mac-address = [56 34 12 00 FC 00];
+        //    phy-mode = "sgmii";
+        //    clocks = <&clkcfg CLK_MAC0>, <&clkcfg 1>;
+        //    clock-names = "pclk", "hclk";   
+	    //    status = "okay";
+        //    #address-cells = <1>;
+        //    #size-cells = <0>;
+        //    phy0: ethernet-phy@0 {
+        //        reg = <0>;
+        //        ti,fifo-depth = <0x01>;
+        //    };
+        //    //phy1: ethernet-phy@1 {
+        //    //    reg = <00001>;
+        //    //    ti,fifo-depth = <0x01>;
+        //    //};
+        //};
+		emac1: ethernet@20112000 {
+			compatible = "cdns,macb";
+			reg = <0x0 0x20112000 0x0 0x2000>;
+			interrupt-parent = <&L1>;
+			interrupts = <70 71 72 73>;
+			mac-address = [56 34 12 00 FC 00];
+			phy-mode = "sgmii";
+			clocks = <&clkcfg CLK_MAC1>, <&clkcfg CLK_AHB>;
+			clock-names = "pclk", "hclk";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			phy1: ethernet-phy@0 {
+				reg = <0>;
+				ti,fifo-depth = <0x01>;
+			};
+		};
+		//pcie: pcie@70000000 {
+		//	#address-cells = <0x3>;
+		//	#interrupt-cells = <0x1>;
+		//	#size-cells = <0x2>;
+		//	compatible = "microchip,pcie-host-1.0";
+		//	device_type = "pci";
+		//	clocks = <&clkcfg CLK_FIC0>, <&clkcfg CLK_FIC1>, <&clkcfg CLK_FIC3>;
+		//	clock-names = "fic0", "fic1", "fic3";
+		//	bus-range = <0x00 0x7f>;
+		//	interrupt-map = <0 0 0 1 &pcie 0>, 
+		//			<0 0 0 2 &pcie 1>,
+		//			<0 0 0 3 &pcie 2>,
+		//			<0 0 0 4 &pcie 3>;
+		//	interrupt-map-mask = <0 0 0 7>;
+		//	interrupt-parent = <&L1>;
+		//	interrupts = <119>;
+		//	ranges = <0x03000000 0x0 0x78000000 0x0 0x78000000 0x0 0x04000000>;
+		//	reg = <0x0 0x70000000 0x0 0x08000000 0x0 0x43000000 0x0 0x00010000>;
+		//	reg-names = "cfg", "apb";
+		//	interrupt-controller;
+		//	status = "okay";
+		//};
+		i2c1: i2c@2010b000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "microsemi,ms-pf-mss-i2c";
+			reg = <0x0 0x2010b000 0x0 0x1000>;
+			interrupt-parent = <&L1>;
+			interrupts = <61>;
+			clock-frequency = <100000>;
+			clocks = <&clkcfg CLK_I2C1>;
+			status = "okay";
+            eeprom: eeprom@50 {
+                status = "okay";
+                compatible = "at,24c64";
+                reg = <0x50>;
+            };
+ 
+            si7021: si7021@40 {
+                status = "okay";
+                compatible = "silabs,si7020";
+                reg = <0x40>;
+            };
+ 
+            ina219: ina219@45 {
+                status = "okay";
+                compatible = "ti,ina219";
+                reg = <0x45>;
+                shunt-resistor = <0x7d0>;
+            };
+
+            mma_accel: mma8652fc@1d {
+                status = "okay";
+                compatible = "fsl,mma8652";
+                reg = <0x1d>;
+            };
+		};
+   
+        //i2c1:i2c@2010b000 {
+        //    #address-cells = <1>;
+        //    #size-cells = <0>;
+        //    compatible = "microsemi,ms-pf-mss-i2c";
+        //    reg = <0 0x2010b000 0 0x1000>;
+        //    interrupt-parent = <&L1>;
+        //    interrupts = <61>;
+        //    clocks = <&clkcfg CLK_I2C1>;
+        //    clock-frequency = <100000>; /* i2c bus frequency 400 KHz */
+        //    status = "okay";
+ 
+        //    eeprom: eeprom@50 {
+        //        status = "okay";
+        //        compatible = "at,24c64";
+        //        reg = <0x50>;
+        //    };
+ 
+        //    si7021: si7021@40 {
+        //        status = "okay";
+        //        compatible = "silabs,si7020";
+        //        reg = <0x40>;
+        //    };
+ 
+        //    ina219: ina219@45 {
+        //        status = "okay";
+        //        compatible = "ti,ina219";
+        //        reg = <0x45>;
+        //        shunt-resistor = <0x7d0>;
+        //    };
+
+        //    mma_accel: mma8652fc@1d {
+        //        status = "okay";
+        //        compatible = "fsl,mma8652";
+        //        reg = <0x1d>;
+        //    };
+        //};
+
+        spi1: spi@20109000 {
+              compatible = "microsemi,ms-pf-mss-spi";
+              reg = <0x0 0x20109000 0x0 0x1000>;
+              interrupt-parent = <&L1>;
+              interrupts = <55>;
+              clocks = <&clkcfg CLK_SPI1>;
+              spi-max-frequency = <10000000>;
+              #address-cells = <1>;
+              #size-cells = <1>;
+              num-cs = <1>;
+              status = "okay";
+              pseFlash@0 {
+                  #address-cells = <1>;
+                  #size-cells = <1>;
+                  compatible = "n25q128a11", "jedec,spi-nor";
+                  status = "okay";
+                  reg = <0x0>;
+                  spi-max-frequency = <10000000>;
+
+                  partition@test-0 { /* test purposes */
+                      label = "qspi-test-0";
+                      reg = <0x00000000 0x00800000>;
+                  };
+                  partition@test-1 { /* test purposes */
+                      label = "qspi-test-1";
+                      reg = <0x00800000 0x00800000>;
+                  };
+                  partition@test-2 { /* test purposes */
+                      label = "qspi-test-2";
+                      reg = <0x01000000 0x00800000>;
+                  };
+                  partition@test-3 { /* test purposes */
+                      label = "qspi-test-3";
+                      reg = <0x01800000 0x00800000>;
+                  };
+              };
+        };
+
+
+        gpio1:gpio@20121000 {
+            compatible = "microsemi,ms-pf-mss-gpio";
+            interrupt-parent = <&L1>;
+            interrupt-controller;
+            interrupts = <27 28 29 30 31 32 33 47 35 36 37 38 39 40 41 42 43 44 45 46 34 48 49 50>;
+            gpio-controller;
+			clocks = <&clkcfg CLK_GPIO1>;
+            reg = <0x0 0x20121000 0x0 0x1000>;
+            reg-names = "control";
+            #gpio-cells = <2>;
+            #interrupt-cells = <1>;
+            status = "okay";
+            
+        };
+
+        leds {
+            compatible = "gpio-leds";
+            status = "okay";
+ 
+            led0 {
+                gpios = <&gpio1 23 1>;
+                default-state = "on";
+                linux,default-trigger = "heartbeat";
+            };
+        };
+ 
+        gpio-keys {
+            compatible = "gpio-keys";
+            autorepeat;
+            status = "okay";
+ 
+            pb {
+                label = "pb";
+                linux,code = <0x67>;
+                interrupt-parent = <&gpio1>;
+                interrupts = <20>;
+                gpios = <&gpio1 20 0>;
+            };
+        };
+		//mssgpio: gpio@20122000 {
+		//	compatible = "microsemi,ms-pf-mss-gpio";
+		//	interrupt-parent = <&L1>;
+		//	interrupts = <13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44>;
+		//	gpio-controller;
+		//	clocks = <&clkcfg CLK_GPIO2>;
+		//	reg = <0x00 0x20122000 0x0 0x1000>;
+		//	reg-names = "control";
+		//	#gpio-cells = <2>;
+		//	status = "okay";
+		//};
+		mssusb: usb@20201000 {
+			compatible = "microsemi,ms-pf-usb-host";
+			reg = <0x0 0x20201000 0x00000000 0x00001000>;
+			reg-names = "mc", "control";
+			clocks = <&clkcfg CLK_USB>;
+			interrupt-parent = <&L1>;
+			interrupts = <86 87>;
+			interrupt-names = "mc", "dma";
+			dr_mode = "host";
+			multipoint = <1>;
+			num-eps = <8>;
+			ram-bits = <12>;
+			power = <500>;
+			status = "okay";
+		};
+	};
+};
+
diff --git a/board/microchip/mpfs_icicle/Kconfig b/board/microchip/mpfs_icicle/Kconfig
index 4678462378..0bb637b6cc 100644
--- a/board/microchip/mpfs_icicle/Kconfig
+++ b/board/microchip/mpfs_icicle/Kconfig
@@ -1,4 +1,4 @@
-if TARGET_MICROCHIP_ICICLE
+if TARGET_MICROCHIP_ICICLE || TARGET_ALDEC_TYSOM_M_MPFS250T
 
 config SYS_BOARD
 	default "mpfs_icicle"
diff --git a/configs/aldec_tysom_m_mpfs250t_defconfig b/configs/aldec_tysom_m_mpfs250t_defconfig
new file mode 100644
index 0000000000..ba747e105f
--- /dev/null
+++ b/configs/aldec_tysom_m_mpfs250t_defconfig
@@ -0,0 +1,15 @@
+CONFIG_RISCV=y
+CONFIG_SBI_V01=y
+CONFIG_ENV_SIZE=0x2000
+CONFIG_TARGET_ALDEC_TYSOM_M_MPFS250T=y
+CONFIG_ARCH_RV64I=y
+CONFIG_RISCV_SMODE=y
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_FIT=y
+CONFIG_DEFAULT_DEVICE_TREE="tysom-m-mpfs250t"
+CONFIG_SYS_PROMPT="RISC-V # "
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_DM_MTD=y
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+CONFIG_BOOTP_SEND_HOSTNAME=y
diff --git a/include/configs/aldec_tysom_m_mpfs250t.h b/include/configs/aldec_tysom_m_mpfs250t.h
new file mode 100644
index 0000000000..55f2672ada
--- /dev/null
+++ b/include/configs/aldec_tysom_m_mpfs250t.h
@@ -0,0 +1,37 @@
+#ifndef __CONFIG_H
+#define __CONFIG_H
+
+#include <linux/sizes.h>
+
+#define CONFIG_SYS_SDRAM_BASE       0x80000000
+#define CONFIG_SYS_INIT_SP_ADDR     (CONFIG_SYS_SDRAM_BASE + SZ_2M)
+
+#define CONFIG_SYS_LOAD_ADDR        (CONFIG_SYS_SDRAM_BASE + SZ_2M)
+
+#define CONFIG_SYS_MALLOC_LEN       SZ_8M
+
+#define CONFIG_SYS_BOOTM_LEN        SZ_64M
+
+#define CONFIG_STANDALONE_LOAD_ADDR 0x80200000
+/* GEM clock */
+#define PFSOC_GEM_CLK_FREQ 150000000
+
+/* Environment options */
+
+#define BOOT_TARGET_DEVICES(func) \
+    func(MMC, mmc, 0) \
+    func(DHCP, dhcp, na)
+
+#include <config_distro_bootcmd.h>
+
+#define CONFIG_EXTRA_ENV_SETTINGS \
+    "fdt_high=0xffffffffffffffff\0" \
+    "initrd_high=0xffffffffffffffff\0" \
+    "kernel_addr_r=0x84000000\0" \
+    "fdt_addr_r=0x88000000\0" \
+    "scriptaddr=0x88100000\0" \
+    "pxefile_addr_r=0x88200000\0" \
+    "ramdisk_addr_r=0x88300000\0" \
+    BOOTENV
+
+#endif /* __CONFIG_H */
-- 
2.36.1

