Analysis & Synthesis Status : Successful - Wed May 05 15:46:38 2021
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Lite Edition
Revision Name : FPGA_exam3
Top-level Entity Name : m
Family : MAX V
Total logic elements : 5
Total pins : 3
Total virtual pins : 0
UFM blocks : 0 / 1 ( 0 % )
