<stg><name>Context_layer</name>


<trans_list>

<trans id="301" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="4" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="20" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %v70_0 = phi i4 [ 0, %0 ], [ %v70, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="v70_0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %icmp_ln145 = icmp eq i4 %v70_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %v70 = add i4 %v70_0, 1

]]></Node>
<StgValue><ssdm name="v70"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln145, label %.preheader.preheader.preheader, label %.preheader232.preheader

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader232.preheader:0  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %v70_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="10">
<![CDATA[
.preheader232.preheader:1  %zext_ln146 = zext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
.preheader232.preheader:2  br label %.preheader232

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader232:0  %v71_0 = phi i7 [ %v71, %1 ], [ 0, %.preheader232.preheader ]

]]></Node>
<StgValue><ssdm name="v71_0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader232:1  %icmp_ln146 = icmp eq i7 %v71_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln146"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader232:2  %empty_446 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_446"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader232:3  %v71 = add i7 %v71_0, 1

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader232:4  br i1 %icmp_ln146, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="7">
<![CDATA[
:0  %zext_ln203 = zext i7 %v71_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln203 = add i11 %zext_ln146, %zext_ln203

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln203_6 = zext i11 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %v68_V_addr = getelementptr [768 x i24]* %v68_V, i64 0, i64 %zext_ln203_6

]]></Node>
<StgValue><ssdm name="v68_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
:4  store i24 0, i24* %v68_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader232

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten67 = phi i10 [ %add_ln150, %l_k2 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten67"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.preheader:1  %i_outer1_0 = phi i2 [ %select_ln150_1, %l_k2 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_outer1_0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.preheader:2  %indvar_flatten = phi i9 [ %select_ln151_6, %l_k2 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:3  %j_outer2_0 = phi i5 [ %select_ln151_5, %l_k2 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_outer2_0"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:4  %k2_0 = phi i4 [ %k2, %l_k2 ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k2_0"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="5">
<![CDATA[
.preheader.preheader:5  %trunc_ln156 = trunc i5 %j_outer2_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln156"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.preheader:6  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln156, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:7  %or_ln156 = or i6 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln156"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:8  %or_ln156_1 = or i6 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln156_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:9  %or_ln156_2 = or i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln156_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:10  %icmp_ln150 = icmp eq i10 %indvar_flatten67, -448

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:11  %add_ln150 = add i10 1, %indvar_flatten67

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:12  br i1 %icmp_ln150, label %2, label %l_k2

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
l_k2:0  %i_outer1 = add i2 1, %i_outer1_0

]]></Node>
<StgValue><ssdm name="i_outer1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k2:3  %icmp_ln151 = icmp eq i9 %indvar_flatten, 192

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
l_k2:4  %select_ln150 = select i1 %icmp_ln151, i5 0, i5 %j_outer2_0

]]></Node>
<StgValue><ssdm name="select_ln150"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_k2:5  %select_ln150_1 = select i1 %icmp_ln151, i2 %i_outer1, i2 %i_outer1_0

]]></Node>
<StgValue><ssdm name="select_ln150_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
l_k2:7  %tmp_21 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %select_ln150_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="8">
<![CDATA[
l_k2:8  %zext_ln158 = zext i8 %tmp_21 to i9

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
l_k2:9  %tmp_22 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln150_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="6">
<![CDATA[
l_k2:10  %zext_ln158_1 = zext i6 %tmp_22 to i9

]]></Node>
<StgValue><ssdm name="zext_ln158_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k2:11  %sub_ln158 = sub i9 %zext_ln158, %zext_ln158_1

]]></Node>
<StgValue><ssdm name="sub_ln158"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_k2:30  %xor_ln150 = xor i1 %icmp_ln151, true

]]></Node>
<StgValue><ssdm name="xor_ln150"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k2:31  %icmp_ln152 = icmp eq i4 %k2_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_k2:32  %and_ln150 = and i1 %icmp_ln152, %xor_ln150

]]></Node>
<StgValue><ssdm name="and_ln150"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
l_k2:33  %j_outer2 = add i5 1, %select_ln150

]]></Node>
<StgValue><ssdm name="j_outer2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
l_k2:35  %or_ln151 = or i1 %and_ln150, %icmp_ln151

]]></Node>
<StgValue><ssdm name="or_ln151"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k2:36  %select_ln151 = select i1 %or_ln151, i4 0, i4 %k2_0

]]></Node>
<StgValue><ssdm name="select_ln151"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="5">
<![CDATA[
l_k2:37  %trunc_ln156_1 = trunc i5 %j_outer2 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln156_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_k2:38  %shl_ln156_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln156_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln156_mid1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
l_k2:39  %select_ln150_2 = select i1 %icmp_ln151, i6 0, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln150_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
l_k2:40  %select_ln151_1 = select i1 %and_ln150, i6 %shl_ln156_mid1, i6 %select_ln150_2

]]></Node>
<StgValue><ssdm name="select_ln151_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
l_k2:49  %or_ln156_3 = or i6 %shl_ln156_mid1, 1

]]></Node>
<StgValue><ssdm name="or_ln156_3"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
l_k2:50  %select_ln150_3 = select i1 %icmp_ln151, i6 1, i6 %or_ln156

]]></Node>
<StgValue><ssdm name="select_ln150_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
l_k2:51  %select_ln151_2 = select i1 %and_ln150, i6 %or_ln156_3, i6 %select_ln150_3

]]></Node>
<StgValue><ssdm name="select_ln151_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
l_k2:60  %or_ln156_4 = or i6 %shl_ln156_mid1, 2

]]></Node>
<StgValue><ssdm name="or_ln156_4"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
l_k2:61  %select_ln150_4 = select i1 %icmp_ln151, i6 2, i6 %or_ln156_1

]]></Node>
<StgValue><ssdm name="select_ln150_4"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
l_k2:62  %select_ln151_3 = select i1 %and_ln150, i6 %or_ln156_4, i6 %select_ln150_4

]]></Node>
<StgValue><ssdm name="select_ln151_3"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
l_k2:71  %or_ln156_5 = or i6 %shl_ln156_mid1, 3

]]></Node>
<StgValue><ssdm name="or_ln156_5"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
l_k2:72  %select_ln150_5 = select i1 %icmp_ln151, i6 3, i6 %or_ln156_2

]]></Node>
<StgValue><ssdm name="select_ln150_5"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
l_k2:73  %select_ln151_4 = select i1 %and_ln150, i6 %or_ln156_5, i6 %select_ln150_5

]]></Node>
<StgValue><ssdm name="select_ln151_4"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
l_k2:82  %select_ln151_5 = select i1 %and_ln150, i5 %j_outer2, i5 %select_ln150

]]></Node>
<StgValue><ssdm name="select_ln151_5"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="9">
<![CDATA[
l_k2:87  %trunc_ln158 = trunc i9 %sub_ln158 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln158"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k2:88  %or_ln158 = or i4 %trunc_ln158, %select_ln151

]]></Node>
<StgValue><ssdm name="or_ln158"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:89  %tmp_57 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %sub_ln158, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
l_k2:90  %tmp_58 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_57, i4 %or_ln158)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="9">
<![CDATA[
l_k2:91  %sext_ln158 = sext i9 %tmp_58 to i64

]]></Node>
<StgValue><ssdm name="sext_ln158"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:92  %v66_V_addr = getelementptr [144 x i24]* %v66_V, i64 0, i64 %sext_ln158

]]></Node>
<StgValue><ssdm name="v66_V_addr"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="8">
<![CDATA[
l_k2:110  %v66_V_load = load i24* %v66_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v66_V_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k2:216  %add_ln151 = add i9 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
l_k2:217  %select_ln151_6 = select i1 %icmp_ln151, i9 1, i9 %add_ln151

]]></Node>
<StgValue><ssdm name="select_ln151_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
l_k2:6  %zext_ln158_1_mid2_v = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln150_1, i2 0)

]]></Node>
<StgValue><ssdm name="zext_ln158_1_mid2_v"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k2:12  %or_ln150 = or i4 %zext_ln158_1_mid2_v, 1

]]></Node>
<StgValue><ssdm name="or_ln150"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k2:13  %tmp_23 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln150, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="8">
<![CDATA[
l_k2:14  %zext_ln158_2 = zext i8 %tmp_23 to i9

]]></Node>
<StgValue><ssdm name="zext_ln158_2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_k2:15  %tmp_24 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln150, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="6">
<![CDATA[
l_k2:16  %zext_ln158_3 = zext i6 %tmp_24 to i9

]]></Node>
<StgValue><ssdm name="zext_ln158_3"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k2:17  %sub_ln158_1 = sub i9 %zext_ln158_2, %zext_ln158_3

]]></Node>
<StgValue><ssdm name="sub_ln158_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k2:18  %or_ln150_1 = or i4 %zext_ln158_1_mid2_v, 2

]]></Node>
<StgValue><ssdm name="or_ln150_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k2:19  %tmp_25 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln150_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="8">
<![CDATA[
l_k2:20  %zext_ln158_4 = zext i8 %tmp_25 to i9

]]></Node>
<StgValue><ssdm name="zext_ln158_4"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_k2:21  %tmp_26 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln150_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="6">
<![CDATA[
l_k2:22  %zext_ln158_5 = zext i6 %tmp_26 to i9

]]></Node>
<StgValue><ssdm name="zext_ln158_5"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k2:23  %sub_ln158_2 = sub i9 %zext_ln158_4, %zext_ln158_5

]]></Node>
<StgValue><ssdm name="sub_ln158_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="2" op_3_bw="2" op_4_bw="6">
<![CDATA[
l_k2:41  %tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i2.i2.i6(i54 0, i2 %select_ln150_1, i2 0, i6 %select_ln151_1)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:42  %v68_V_addr_1 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="v68_V_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="2" op_3_bw="2" op_4_bw="6">
<![CDATA[
l_k2:52  %tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i2.i2.i6(i54 0, i2 %select_ln150_1, i2 0, i6 %select_ln151_2)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:53  %v68_V_addr_5 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="v68_V_addr_5"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="4">
<![CDATA[
l_k2:86  %zext_ln158_8 = zext i4 %select_ln151 to i9

]]></Node>
<StgValue><ssdm name="zext_ln158_8"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k2:93  %add_ln158 = add i9 %zext_ln158_8, %sub_ln158_1

]]></Node>
<StgValue><ssdm name="add_ln158"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="9">
<![CDATA[
l_k2:94  %sext_ln158_1 = sext i9 %add_ln158 to i64

]]></Node>
<StgValue><ssdm name="sext_ln158_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:95  %v66_V_addr_1 = getelementptr [144 x i24]* %v66_V, i64 0, i64 %sext_ln158_1

]]></Node>
<StgValue><ssdm name="v66_V_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k2:96  %add_ln158_1 = add i9 %zext_ln158_8, %sub_ln158_2

]]></Node>
<StgValue><ssdm name="add_ln158_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="9">
<![CDATA[
l_k2:97  %sext_ln158_2 = sext i9 %add_ln158_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln158_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:98  %v66_V_addr_2 = getelementptr [144 x i24]* %v66_V, i64 0, i64 %sext_ln158_2

]]></Node>
<StgValue><ssdm name="v66_V_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:102  %tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %select_ln151, i6 %select_ln151_1)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:103  %v67_V_addr = getelementptr [768 x i24]* %v67_V, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="v67_V_addr"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:104  %tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %select_ln151, i6 %select_ln151_2)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:105  %v67_V_addr_1 = getelementptr [768 x i24]* %v67_V, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="v67_V_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="8">
<![CDATA[
l_k2:110  %v66_V_load = load i24* %v66_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v66_V_load"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="10">
<![CDATA[
l_k2:111  %v67_V_load = load i24* %v67_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v67_V_load"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="10">
<![CDATA[
l_k2:117  %v68_V_load = load i24* %v68_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="10">
<![CDATA[
l_k2:121  %v67_V_load_1 = load i24* %v67_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v67_V_load_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="10">
<![CDATA[
l_k2:125  %v68_V_load_1 = load i24* %v68_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="8">
<![CDATA[
l_k2:145  %v66_V_load_1 = load i24* %v66_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v66_V_load_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="8">
<![CDATA[
l_k2:168  %v66_V_load_2 = load i24* %v66_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v66_V_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k2:24  %or_ln150_2 = or i4 %zext_ln158_1_mid2_v, 3

]]></Node>
<StgValue><ssdm name="or_ln150_2"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_k2:25  %tmp_27 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln150_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="8">
<![CDATA[
l_k2:26  %zext_ln158_6 = zext i8 %tmp_27 to i9

]]></Node>
<StgValue><ssdm name="zext_ln158_6"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
l_k2:27  %tmp_28 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln150_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="6">
<![CDATA[
l_k2:28  %zext_ln158_7 = zext i6 %tmp_28 to i9

]]></Node>
<StgValue><ssdm name="zext_ln158_7"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k2:29  %sub_ln158_3 = sub i9 %zext_ln158_6, %zext_ln158_7

]]></Node>
<StgValue><ssdm name="sub_ln158_3"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="2" op_3_bw="2" op_4_bw="6">
<![CDATA[
l_k2:63  %tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i2.i2.i6(i54 0, i2 %select_ln150_1, i2 0, i6 %select_ln151_3)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:64  %v68_V_addr_9 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="v68_V_addr_9"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="2" op_3_bw="2" op_4_bw="6">
<![CDATA[
l_k2:74  %tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i2.i2.i6(i54 0, i2 %select_ln150_1, i2 0, i6 %select_ln151_4)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:75  %v68_V_addr_13 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="v68_V_addr_13"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_k2:99  %add_ln158_2 = add i9 %zext_ln158_8, %sub_ln158_3

]]></Node>
<StgValue><ssdm name="add_ln158_2"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="9">
<![CDATA[
l_k2:100  %sext_ln158_3 = sext i9 %add_ln158_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln158_3"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:101  %v66_V_addr_3 = getelementptr [144 x i24]* %v66_V, i64 0, i64 %sext_ln158_3

]]></Node>
<StgValue><ssdm name="v66_V_addr_3"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:106  %tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %select_ln151, i6 %select_ln151_3)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:107  %v67_V_addr_2 = getelementptr [768 x i24]* %v67_V, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="v67_V_addr_2"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:108  %tmp_48 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %select_ln151, i6 %select_ln151_4)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:109  %v67_V_addr_3 = getelementptr [768 x i24]* %v67_V, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="v67_V_addr_3"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="10">
<![CDATA[
l_k2:111  %v67_V_load = load i24* %v67_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v67_V_load"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="10">
<![CDATA[
l_k2:117  %v68_V_load = load i24* %v68_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="10">
<![CDATA[
l_k2:121  %v67_V_load_1 = load i24* %v67_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v67_V_load_1"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="10">
<![CDATA[
l_k2:125  %v68_V_load_1 = load i24* %v68_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="10">
<![CDATA[
l_k2:129  %v67_V_load_2 = load i24* %v67_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v67_V_load_2"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="10">
<![CDATA[
l_k2:133  %v68_V_load_2 = load i24* %v68_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_2"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="10">
<![CDATA[
l_k2:137  %v67_V_load_3 = load i24* %v67_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v67_V_load_3"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="10">
<![CDATA[
l_k2:141  %v68_V_load_3 = load i24* %v68_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_3"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="8">
<![CDATA[
l_k2:145  %v66_V_load_1 = load i24* %v66_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v66_V_load_1"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="8">
<![CDATA[
l_k2:168  %v66_V_load_2 = load i24* %v66_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v66_V_load_2"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="8">
<![CDATA[
l_k2:191  %v66_V_load_3 = load i24* %v66_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v66_V_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:43  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln150, i6 %select_ln151_1)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:44  %v68_V_addr_2 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="v68_V_addr_2"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:54  %tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln150, i6 %select_ln151_2)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:55  %v68_V_addr_6 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="v68_V_addr_6"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k2:112  %shl_ln2 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v66_V_load, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k2:113  %shl_ln728_s = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v67_V_load, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="72" op_0_bw="40">
<![CDATA[
l_k2:114  %sext_ln1118 = sext i40 %shl_ln2 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="72" op_0_bw="40">
<![CDATA[
l_k2:115  %sext_ln1118_93 = sext i40 %shl_ln728_s to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_93"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:116  %mul_ln1118 = mul i72 %sext_ln1118, %sext_ln1118_93

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:118  %trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k2:122  %shl_ln728_89 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v67_V_load_1, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_89"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="72" op_0_bw="40">
<![CDATA[
l_k2:123  %sext_ln1118_94 = sext i40 %shl_ln728_89 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_94"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:124  %mul_ln1118_573 = mul i72 %sext_ln1118, %sext_ln1118_94

]]></Node>
<StgValue><ssdm name="mul_ln1118_573"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:126  %trunc_ln708_s = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_573, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="10">
<![CDATA[
l_k2:129  %v67_V_load_2 = load i24* %v67_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v67_V_load_2"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="10">
<![CDATA[
l_k2:133  %v68_V_load_2 = load i24* %v68_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_2"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="10">
<![CDATA[
l_k2:137  %v67_V_load_3 = load i24* %v67_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v67_V_load_3"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="10">
<![CDATA[
l_k2:141  %v68_V_load_3 = load i24* %v68_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_3"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="10">
<![CDATA[
l_k2:149  %v68_V_load_4 = load i24* %v68_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_4"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="10">
<![CDATA[
l_k2:154  %v68_V_load_5 = load i24* %v68_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_5"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="8">
<![CDATA[
l_k2:191  %v66_V_load_3 = load i24* %v66_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v66_V_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:65  %tmp_38 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln150, i6 %select_ln151_3)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:66  %v68_V_addr_10 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="v68_V_addr_10"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:76  %tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln150, i6 %select_ln151_4)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:77  %v68_V_addr_14 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="v68_V_addr_14"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:119  %add_ln703 = add i24 %v68_V_load, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:127  %add_ln703_573 = add i24 %v68_V_load_1, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln703_573"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k2:130  %shl_ln728_90 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v67_V_load_2, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_90"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="72" op_0_bw="40">
<![CDATA[
l_k2:131  %sext_ln1118_95 = sext i40 %shl_ln728_90 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_95"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:132  %mul_ln1118_574 = mul i72 %sext_ln1118, %sext_ln1118_95

]]></Node>
<StgValue><ssdm name="mul_ln1118_574"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:134  %trunc_ln708_569 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_574, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_569"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k2:138  %shl_ln728_91 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v67_V_load_3, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_91"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="72" op_0_bw="40">
<![CDATA[
l_k2:139  %sext_ln1118_96 = sext i40 %shl_ln728_91 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_96"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:140  %mul_ln1118_575 = mul i72 %sext_ln1118, %sext_ln1118_96

]]></Node>
<StgValue><ssdm name="mul_ln1118_575"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:142  %trunc_ln708_570 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_575, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_570"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="10">
<![CDATA[
l_k2:149  %v68_V_load_4 = load i24* %v68_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_4"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="10">
<![CDATA[
l_k2:154  %v68_V_load_5 = load i24* %v68_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_5"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="10">
<![CDATA[
l_k2:159  %v68_V_load_6 = load i24* %v68_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_6"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="10">
<![CDATA[
l_k2:164  %v68_V_load_7 = load i24* %v68_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:45  %tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln150_1, i6 %select_ln151_1)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:46  %v68_V_addr_3 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="v68_V_addr_3"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:56  %tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln150_1, i6 %select_ln151_2)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:57  %v68_V_addr_7 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="v68_V_addr_7"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:135  %add_ln703_574 = add i24 %v68_V_load_2, %trunc_ln708_569

]]></Node>
<StgValue><ssdm name="add_ln703_574"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:143  %add_ln703_575 = add i24 %v68_V_load_3, %trunc_ln708_570

]]></Node>
<StgValue><ssdm name="add_ln703_575"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k2:146  %shl_ln728_92 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v66_V_load_1, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_92"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="72" op_0_bw="40">
<![CDATA[
l_k2:147  %sext_ln1118_97 = sext i40 %shl_ln728_92 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_97"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:148  %mul_ln1118_576 = mul i72 %sext_ln1118_97, %sext_ln1118_93

]]></Node>
<StgValue><ssdm name="mul_ln1118_576"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:150  %trunc_ln708_571 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_576, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_571"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:153  %mul_ln1118_577 = mul i72 %sext_ln1118_97, %sext_ln1118_94

]]></Node>
<StgValue><ssdm name="mul_ln1118_577"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:155  %trunc_ln708_572 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_577, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_572"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="10">
<![CDATA[
l_k2:159  %v68_V_load_6 = load i24* %v68_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_6"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="10">
<![CDATA[
l_k2:164  %v68_V_load_7 = load i24* %v68_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_7"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="10">
<![CDATA[
l_k2:172  %v68_V_load_8 = load i24* %v68_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_8"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="10">
<![CDATA[
l_k2:177  %v68_V_load_9 = load i24* %v68_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:67  %tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln150_1, i6 %select_ln151_3)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:68  %v68_V_addr_11 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="v68_V_addr_11"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:78  %tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln150_1, i6 %select_ln151_4)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:79  %v68_V_addr_15 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="v68_V_addr_15"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:151  %add_ln703_576 = add i24 %v68_V_load_4, %trunc_ln708_571

]]></Node>
<StgValue><ssdm name="add_ln703_576"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:156  %add_ln703_577 = add i24 %v68_V_load_5, %trunc_ln708_572

]]></Node>
<StgValue><ssdm name="add_ln703_577"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:158  %mul_ln1118_578 = mul i72 %sext_ln1118_97, %sext_ln1118_95

]]></Node>
<StgValue><ssdm name="mul_ln1118_578"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:160  %trunc_ln708_573 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_578, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_573"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:163  %mul_ln1118_579 = mul i72 %sext_ln1118_97, %sext_ln1118_96

]]></Node>
<StgValue><ssdm name="mul_ln1118_579"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:165  %trunc_ln708_574 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_579, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_574"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="10">
<![CDATA[
l_k2:172  %v68_V_load_8 = load i24* %v68_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_8"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="10">
<![CDATA[
l_k2:177  %v68_V_load_9 = load i24* %v68_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_9"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="10">
<![CDATA[
l_k2:182  %v68_V_load_10 = load i24* %v68_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_10"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="10">
<![CDATA[
l_k2:187  %v68_V_load_11 = load i24* %v68_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_11"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:47  %tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln150_2, i6 %select_ln151_1)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:48  %v68_V_addr_4 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="v68_V_addr_4"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:58  %tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln150_2, i6 %select_ln151_2)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:59  %v68_V_addr_8 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="v68_V_addr_8"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:161  %add_ln703_578 = add i24 %v68_V_load_6, %trunc_ln708_573

]]></Node>
<StgValue><ssdm name="add_ln703_578"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:166  %add_ln703_579 = add i24 %v68_V_load_7, %trunc_ln708_574

]]></Node>
<StgValue><ssdm name="add_ln703_579"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k2:169  %shl_ln728_93 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v66_V_load_2, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_93"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="72" op_0_bw="40">
<![CDATA[
l_k2:170  %sext_ln1118_98 = sext i40 %shl_ln728_93 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_98"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:171  %mul_ln1118_580 = mul i72 %sext_ln1118_98, %sext_ln1118_93

]]></Node>
<StgValue><ssdm name="mul_ln1118_580"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:173  %trunc_ln708_575 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_580, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_575"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:176  %mul_ln1118_581 = mul i72 %sext_ln1118_98, %sext_ln1118_94

]]></Node>
<StgValue><ssdm name="mul_ln1118_581"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:178  %trunc_ln708_576 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_581, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_576"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="10">
<![CDATA[
l_k2:182  %v68_V_load_10 = load i24* %v68_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_10"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="10">
<![CDATA[
l_k2:187  %v68_V_load_11 = load i24* %v68_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_11"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="10">
<![CDATA[
l_k2:195  %v68_V_load_12 = load i24* %v68_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_12"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="10">
<![CDATA[
l_k2:200  %v68_V_load_13 = load i24* %v68_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:69  %tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln150_2, i6 %select_ln151_3)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:70  %v68_V_addr_12 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="v68_V_addr_12"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="54" op_2_bw="4" op_3_bw="6">
<![CDATA[
l_k2:80  %tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln150_2, i6 %select_ln151_4)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_k2:81  %v68_V_addr_16 = getelementptr [768 x i24]* %v68_V, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="v68_V_addr_16"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:174  %add_ln703_580 = add i24 %v68_V_load_8, %trunc_ln708_575

]]></Node>
<StgValue><ssdm name="add_ln703_580"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:179  %add_ln703_581 = add i24 %v68_V_load_9, %trunc_ln708_576

]]></Node>
<StgValue><ssdm name="add_ln703_581"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:181  %mul_ln1118_582 = mul i72 %sext_ln1118_98, %sext_ln1118_95

]]></Node>
<StgValue><ssdm name="mul_ln1118_582"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:183  %trunc_ln708_577 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_582, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_577"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:186  %mul_ln1118_583 = mul i72 %sext_ln1118_98, %sext_ln1118_96

]]></Node>
<StgValue><ssdm name="mul_ln1118_583"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:188  %trunc_ln708_578 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_583, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_578"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="10">
<![CDATA[
l_k2:195  %v68_V_load_12 = load i24* %v68_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_12"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="10">
<![CDATA[
l_k2:200  %v68_V_load_13 = load i24* %v68_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_13"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="10">
<![CDATA[
l_k2:205  %v68_V_load_14 = load i24* %v68_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_14"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="10">
<![CDATA[
l_k2:210  %v68_V_load_15 = load i24* %v68_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_15"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="257" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:120  store i24 %add_ln703, i24* %v68_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:128  store i24 %add_ln703_573, i24* %v68_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:184  %add_ln703_582 = add i24 %v68_V_load_10, %trunc_ln708_577

]]></Node>
<StgValue><ssdm name="add_ln703_582"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:189  %add_ln703_583 = add i24 %v68_V_load_11, %trunc_ln708_578

]]></Node>
<StgValue><ssdm name="add_ln703_583"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
l_k2:192  %shl_ln728_94 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v66_V_load_3, i16 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_94"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="72" op_0_bw="40">
<![CDATA[
l_k2:193  %sext_ln1118_99 = sext i40 %shl_ln728_94 to i72

]]></Node>
<StgValue><ssdm name="sext_ln1118_99"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:194  %mul_ln1118_584 = mul i72 %sext_ln1118_99, %sext_ln1118_93

]]></Node>
<StgValue><ssdm name="mul_ln1118_584"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:196  %trunc_ln708_579 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_584, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_579"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:199  %mul_ln1118_585 = mul i72 %sext_ln1118_99, %sext_ln1118_94

]]></Node>
<StgValue><ssdm name="mul_ln1118_585"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:201  %trunc_ln708_580 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_585, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_580"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="10">
<![CDATA[
l_k2:205  %v68_V_load_14 = load i24* %v68_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_14"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="10">
<![CDATA[
l_k2:210  %v68_V_load_15 = load i24* %v68_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="v68_V_load_15"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="269" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:136  store i24 %add_ln703_574, i24* %v68_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:144  store i24 %add_ln703_575, i24* %v68_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:197  %add_ln703_584 = add i24 %v68_V_load_12, %trunc_ln708_579

]]></Node>
<StgValue><ssdm name="add_ln703_584"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:202  %add_ln703_585 = add i24 %v68_V_load_13, %trunc_ln708_580

]]></Node>
<StgValue><ssdm name="add_ln703_585"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:204  %mul_ln1118_586 = mul i72 %sext_ln1118_99, %sext_ln1118_95

]]></Node>
<StgValue><ssdm name="mul_ln1118_586"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:206  %trunc_ln708_581 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_586, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_581"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
l_k2:209  %mul_ln1118_587 = mul i72 %sext_ln1118_99, %sext_ln1118_96

]]></Node>
<StgValue><ssdm name="mul_ln1118_587"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_k2:211  %trunc_ln708_582 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_587, i32 48, i32 71)

]]></Node>
<StgValue><ssdm name="trunc_ln708_582"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="277" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:152  store i24 %add_ln703_576, i24* %v68_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:157  store i24 %add_ln703_577, i24* %v68_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:207  %add_ln703_586 = add i24 %v68_V_load_14, %trunc_ln708_581

]]></Node>
<StgValue><ssdm name="add_ln703_586"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
l_k2:212  %add_ln703_587 = add i24 %v68_V_load_15, %trunc_ln708_582

]]></Node>
<StgValue><ssdm name="add_ln703_587"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="281" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:162  store i24 %add_ln703_578, i24* %v68_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:167  store i24 %add_ln703_579, i24* %v68_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="283" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:175  store i24 %add_ln703_580, i24* %v68_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:180  store i24 %add_ln703_581, i24* %v68_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="285" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:185  store i24 %add_ln703_582, i24* %v68_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:190  store i24 %add_ln703_583, i24* %v68_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="287" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:198  store i24 %add_ln703_584, i24* %v68_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:203  store i24 %add_ln703_585, i24* %v68_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_k2:215  %k2 = add i4 1, %select_ln151

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_k2:1  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @l_gemm_i_outer1_l_j_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_k2:2  %empty_447 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)

]]></Node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_k2:34  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @l_j_outer2_l_k2_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_k2:83  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln152"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_k2:84  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_k2:85  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln153"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:208  store i24 %add_ln703_586, i24* %v68_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="24" op_1_bw="10" op_2_bw="24">
<![CDATA[
l_k2:213  store i24 %add_ln703_587, i24* %v68_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_k2:214  %empty_448 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str22, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
l_k2:218  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln172"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
