(kicad_pcb (version 20171130) (host pcbnew 5.0.0-fee4fd1~66~ubuntu16.04.1)

  (general
    (thickness 1.6)
    (drawings 1)
    (tracks 0)
    (zones 0)
    (modules 1)
    (nets 3)
  )

  (page USLetter)
  (title_block
    (title "3x4 CR2032 Coin Cell Battery Module")
    (date "19 Dec 2016")
    (rev v1.2)
    (company "CERN Open Hardware License v1.2.")
    (comment 1 help@browndoggadgets.com)
    (comment 2 http://browndoggadgets.com/)
    (comment 3 "Brown Dog Gadgets")
  )

  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (44 Edge.Cuts user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.254)
    (user_trace_width 0.1524)
    (user_trace_width 0.254)
    (user_trace_width 0.3302)
    (user_trace_width 0.508)
    (user_trace_width 0.762)
    (user_trace_width 1.27)
    (trace_clearance 0.254)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.1524)
    (segment_width 0.1524)
    (edge_width 0.1524)
    (via_size 0.6858)
    (via_drill 0.3302)
    (via_min_size 0.6858)
    (via_min_drill 0.3302)
    (user_via 0.6858 0.3302)
    (user_via 0.762 0.4064)
    (user_via 0.8636 0.508)
    (uvia_size 0.6858)
    (uvia_drill 0.3302)
    (uvias_allowed no)
    (uvia_min_size 0)
    (uvia_min_drill 0)
    (pcb_text_width 0.1524)
    (pcb_text_size 1.016 1.016)
    (mod_edge_width 0.1524)
    (mod_text_size 1.016 1.016)
    (mod_text_width 0.1524)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.0762)
    (solder_mask_min_width 0.1016)
    (pad_to_paste_clearance -0.0762)
    (aux_axis_origin 0 0)
    (visible_elements FFFEDF7D)
    (pcbplotparams
      (layerselection 0x310fc_80000001)
      (usegerberextensions true)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory "gerbers"))
  )

  (net 0 "")
  (net 1 GND)
  (net 2 VCC)

  (net_class Default "This is the default net class."
    (clearance 0.254)
    (trace_width 0.254)
    (via_dia 0.6858)
    (via_drill 0.3302)
    (uvia_dia 0.6858)
    (uvia_drill 0.3302)
    (add_net GND)
    (add_net VCC)
  )

  (module Crazy_Circuits:CR2032-3x4 (layer F.Cu) (tedit 5BA9DA60) (tstamp 587F2B2C)
    (at 21.7698 65.4314)
    (path /5858515E)
    (fp_text reference BT1 (at 4 -8 90) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Battery (at 25.9822 6.7046) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user 3V (at 13.05 3.9) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user 3V (at 13.15 3.9) (layer B.SilkS)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_line (start 0 0) (end 0 8) (layer F.SilkS) (width 8))
    (fp_line (start 0.1 -16) (end 0.2 -16) (layer B.SilkS) (width 8))
    (fp_line (start 7.85 -14.1) (end 8.6 -14.75) (layer F.Fab) (width 0.127))
    (fp_line (start 7.85 -14.1) (end 7.15 -14.75) (layer F.Fab) (width 0.127))
    (fp_line (start 7.85 -16.15) (end 7.85 -14.1) (layer F.Fab) (width 0.127))
    (fp_text user INSERT (at 7.9 -12.45) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_arc (start 8 -8.1) (end 5.450001 -10.999999) (angle -278.573592) (layer F.Fab) (width 0.127))
    (fp_line (start 0 -16.002) (end 7.874 -8.255) (layer F.Cu) (width 2.54))
    (fp_text user %R (at 8 -8) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 0) (end 0 8) (layer B.SilkS) (width 8))
    (fp_line (start 0.1 -16) (end 0.2 -16) (layer F.SilkS) (width 8))
    (fp_line (start -3.8 -16) (end -3.8 8) (layer Edge.Cuts) (width 0.08))
    (fp_line (start 19.8 -16) (end 19.8 8) (layer Edge.Cuts) (width 0.08))
    (fp_line (start 0 -19.8) (end 16 -19.8) (layer Edge.Cuts) (width 0.08))
    (fp_arc (start 0 -16) (end -3.8 -16) (angle 90) (layer Edge.Cuts) (width 0.08))
    (fp_arc (start 16 -16) (end 16 -19.8) (angle 90) (layer Edge.Cuts) (width 0.08))
    (fp_arc (start 16 8) (end 19.8 8) (angle 90) (layer Edge.Cuts) (width 0.08))
    (fp_arc (start 0 8) (end 0 11.8) (angle 90) (layer Edge.Cuts) (width 0.08))
    (fp_line (start 0 11.8) (end 16 11.8) (layer Edge.Cuts) (width 0.08))
    (fp_line (start -3.8 -16) (end -3.8 8) (layer F.Fab) (width 0.05))
    (fp_line (start 19.8 -16) (end 19.8 8) (layer F.Fab) (width 0.05))
    (fp_line (start 0 -19.8) (end 16 -19.8) (layer F.Fab) (width 0.05))
    (fp_arc (start 0 -16) (end -3.8 -16) (angle 90) (layer F.Fab) (width 0.05))
    (fp_arc (start 16 -16) (end 16 -19.8) (angle 90) (layer F.Fab) (width 0.05))
    (fp_arc (start 16 8) (end 19.8 8) (angle 90) (layer F.Fab) (width 0.05))
    (fp_arc (start 0 8) (end 0 11.8) (angle 90) (layer F.Fab) (width 0.05))
    (fp_line (start 0 11.8) (end 16 11.8) (layer F.Fab) (width 0.05))
    (fp_line (start 0.127 0) (end 7.874 -7.874) (layer F.Cu) (width 2.54))
    (fp_line (start 18.923 -10.16) (end 15.875 -16.002) (layer F.Cu) (width 1.016))
    (fp_line (start 18.95 -5.75) (end 16.029 -0.289) (layer F.Cu) (width 1.016))
    (fp_line (start 15.95 7.95) (end 15.95 -16.05) (layer F.SilkS) (width 0.762))
    (fp_line (start 15.95 6.8) (end 15.95 0.15) (layer F.Cu) (width 1.016))
    (fp_line (start 15.9 7.95) (end 15.9 -16.05) (layer B.SilkS) (width 0.762))
    (fp_line (start 0.127 0) (end 0.15 8.15) (layer F.Cu) (width 2.54))
    (fp_text user 3V (at 13.2 3.9) (layer B.SilkS)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (pad "" np_thru_hole circle (at 8 -8) (size 4.98 4.98) (drill 4.98) (layers *.Cu B.Mask))
    (pad "" np_thru_hole circle (at 0 -8) (size 4.98 4.98) (drill 4.98) (layers *.Cu B.Mask))
    (pad "" np_thru_hole circle (at 16 -8) (size 4.98 4.98) (drill 4.98) (layers *.Cu B.Mask))
    (pad + smd rect (at 18.2 -8) (size 2.6 5.56) (layers F.Cu F.Paste F.Mask)
      (net 2 VCC))
    (pad GND smd rect (at 7.996 -7.746) (size 9 13.8) (layers F.Cu F.Paste F.Mask)
      (net 1 GND))
    (pad + smd rect (at -2.2 -8) (size 2.6 5.56) (layers F.Cu F.Paste F.Mask)
      (net 2 VCC))
    (pad GND thru_hole circle (at 0 -16) (size 6 6) (drill 4.98) (layers *.Cu B.Mask)
      (net 1 GND))
    (pad "" np_thru_hole circle (at 8 -16) (size 4.98 4.98) (drill 4.98) (layers *.Cu B.Mask))
    (pad + thru_hole circle (at 16 -16) (size 6 6) (drill 4.98) (layers *.Cu B.Mask)
      (net 2 VCC))
    (pad GND thru_hole circle (at 0 0) (size 6 6) (drill 4.98) (layers *.Cu B.Mask)
      (net 1 GND))
    (pad "" np_thru_hole circle (at 8 0) (size 4.98 4.98) (drill 4.98) (layers *.Cu B.Mask))
    (pad + thru_hole circle (at 16 0) (size 6 6) (drill 4.98) (layers *.Cu B.Mask)
      (net 2 VCC))
    (pad GND thru_hole circle (at 0 8) (size 6 6) (drill 4.98) (layers *.Cu B.Mask)
      (net 1 GND))
    (pad "" np_thru_hole circle (at 8 8) (size 4.98 4.98) (drill 4.98) (layers *.Cu))
    (pad + thru_hole circle (at 16 8) (size 6 6) (drill 4.98) (layers *.Cu B.Mask)
      (net 2 VCC))
  )

  (gr_text "FABRICATION NOTES\n\n1. THIS IS A 2 LAYER BOARD. \n2. EXTERNAL LAYERS SHALL HAVE 1 OZ COPPER.\n3. MATERIAL: FR4 AND 0.062 INCH +/- 10% THICK.\n4. BOARDS SHALL BE ROHS COMPLIANT. \n5. MANUFACTURE IN ACCORDANCE WITH IPC-6012 CLASS 2\n6. MASK: BOTH SIDES OF THE BOARD SHALL HAVE \n   SOLDER MASK (ORANGE) OVER BARE COPPER. \n7. SILK: BOTH SIDES OF THE BOARD SHALL HAVE WHITE SILK. \n   DO NOT PLACE SILK OVER BARE COPPER.\n8. FINISH: ENIG.\n9. MINIMUM TRACE WIDTH - 0.006 INCH.\n   MINIMUM SPACE - 0.006 INCH.\n   MINIMUM HOLE DIA - 0.013 INCH. \n10. MAX HOLE PLACEMENT TOLERANCE OF +/- 0.003 INCH.\n11. MAX HOLE DIAMETER TOLERANCE OF +/- 0.003 INCH AFTER PLATING." (at 2.7686 126.6952) (layer Dwgs.User)
    (effects (font (size 2.54 2.54) (thickness 0.254)) (justify left))
  )

)
