1 11 decoder3to8 4 fast 63 D:/FPGA/verilog-labs/04-decoder-3to8/simulation/questa/rtl_work 0 0 180224 0 112 0
1 9 testbench 4 fast 63 D:/FPGA/verilog-labs/04-decoder-3to8/simulation/questa/rtl_work 0 0 0 0 52 0
