module write_mem(input[2:0]btn,
                output enable,
                output[14:0] addr,
                output[31:0] data);

always @(btn) begin

    case (btn)
        3'b110: begin
            enable = 1'b1;
            addr = 15'b1;
            data = 32'b3;
            end
        default:
            enable = 1'b0;
            addr = 15'b0;
            data = 32'b5; 
    endcase

    
end



endmodule 