Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 11 01:36:25 2025
| Host         : LAPTOP-MS0PAGLN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   242 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              99 |           30 |
| No           | No                    | Yes                    |              95 |           34 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            6275 |         2600 |
| Yes          | Yes                   | No                     |             992 |          584 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------------------------+--------------------+------------------+----------------+
|            Clock Signal            |          Enable Signal          |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------------------------+---------------------------------+--------------------+------------------+----------------+
| ~Clock/clk_generator/inst/clk_out1 | IFetch/led_reg[8][0]            | Tube/num0_reg[3]_0 |                1 |              1 |
| ~Clock/clk_generator/inst/clk_out1 | IFetch/led_reg[8][1]            | Tube/num0_reg[3]_0 |                1 |              1 |
| ~Clock/clk_generator/inst/clk_out1 |                                 |                    |                1 |              2 |
|  fpga_clk_IBUF_BUFG                |                                 |                    |                1 |              2 |
| ~Clock/clk_generator/inst/clk_out1 | IFetch/led_reg[8][2]            | Tube/num0_reg[3]_0 |                2 |              6 |
|  Tube/tube0_reg[7]_i_2_n_0         |                                 |                    |                2 |              7 |
|  Tube/tube1_reg[7]_i_1_n_0         |                                 |                    |                2 |              7 |
| ~Clock/clk_generator/inst/clk_out1 | IFetch/led_reg[8][3]            | Tube/num0_reg[3]_0 |                2 |              8 |
|  Tube/divclk_reg_n_0               |                                 | Tube/disp_bit[1]   |                2 |              8 |
|  Tube/divclk_reg_n_0               |                                 |                    |                4 |             15 |
| ~fpga_clk_IBUF_BUFG                | IFetch/switchrdata_reg[15]      | Tube/num0_reg[3]_0 |                6 |             16 |
|  fpga_clk_IBUF_BUFG                |                                 | Tube/divclk        |                5 |             18 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[28][31][0] | Tube/num0_reg[3]_0 |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[23][0][0]  | Tube/num0_reg[3]_0 |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[30][31][0] | Tube/num0_reg[3]_0 |               22 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[31][0][0]  | Tube/num0_reg[3]_0 |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[27][31][0] | Tube/num0_reg[3]_0 |               16 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[29][31][0] | Tube/num0_reg[3]_0 |               16 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[25][31][0] | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[14][31][0] | Tube/num0_reg[3]_0 |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[19][31][0] | Tube/num0_reg[3]_0 |               24 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[1][31][0]  | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[26][31][0] | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[20][31][0] | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[15][31][0] | Tube/num0_reg[3]_0 |               23 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[18][31][0] | Tube/num0_reg[3]_0 |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[22][31][0] | Tube/num0_reg[3]_0 |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[9][31][0]  | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[8][31][0]  | Tube/num0_reg[3]_0 |               21 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[4][31][0]  | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[3][31][0]  | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[113]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[6][31][0]  | Tube/num0_reg[3]_0 |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[7][31][0]  | Tube/num0_reg[3]_0 |               22 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[0]0           | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[100]0         | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[102]0         | Tube/num0_reg[3]_0 |                8 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[103]0         | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[104]0         | Tube/num0_reg[3]_0 |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[111]0         | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[107]0         | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[109]0         | Tube/num0_reg[3]_0 |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[112]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[105]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[10]0          | Tube/num0_reg[3]_0 |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[110]0         | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[101]0         | Tube/num0_reg[3]_0 |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[106]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[108]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[166]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[126]0         | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[167]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[16]0          | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[170]0         | Tube/num0_reg[3]_0 |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[169]0         | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[144]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[137]0         | Tube/num0_reg[3]_0 |               16 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[140]0         | Tube/num0_reg[3]_0 |               18 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[143]0         | Tube/num0_reg[3]_0 |               23 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[168]0         | Tube/num0_reg[3]_0 |               18 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[116]0         | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[123]0         | Tube/num0_reg[3]_0 |               16 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[138]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[146]0         | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[141]0         | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[147]0         | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[128]0         | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[125]0         | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[153]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[12]0          | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[151]0         | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[154]0         | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[156]0         | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[119]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[120]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[115]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[121]0         | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[122]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[124]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[132]0         | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[118]0         | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[11]0          | Tube/num0_reg[3]_0 |                8 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[130]0         | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[114]0         | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[134]0         | Tube/num0_reg[3]_0 |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[142]0         | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[148]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[145]0         | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[127]0         | Tube/num0_reg[3]_0 |               27 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[149]0         | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[129]0         | Tube/num0_reg[3]_0 |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[14]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[155]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[135]0         | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[150]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[157]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[136]0         | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[131]0         | Tube/num0_reg[3]_0 |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[133]0         | Tube/num0_reg[3]_0 |                8 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[139]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[158]0         | Tube/num0_reg[3]_0 |               24 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[159]0         | Tube/num0_reg[3]_0 |               21 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[15]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[160]0         | Tube/num0_reg[3]_0 |               16 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[161]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[162]0         | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[163]0         | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[164]0         | Tube/num0_reg[3]_0 |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[165]0         | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[117]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[13]0          | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[152]0         | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[181]0         | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[186]0         | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[185]0         | Tube/num0_reg[3]_0 |               16 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[3]0           | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[2]0           | Tube/num0_reg[3]_0 |               16 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[18]0          | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[25]0          | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[179]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[27]0          | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[45]0          | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[47]0          | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[29]0          | Tube/num0_reg[3]_0 |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[31]0          | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[52]0          | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[26]0          | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[37]0          | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[172]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[178]0         | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[34]0          | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[175]0         | Tube/num0_reg[3]_0 |               21 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[38]0          | Tube/num0_reg[3]_0 |                7 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[173]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[180]0         | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[183]0         | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[189]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[21]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[28]0          | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[39]0          | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[188]0         | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[19]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[23]0          | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[43]0          | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[4]0           | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[53]0          | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[24]0          | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[187]0         | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[42]0          | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[49]0          | Tube/num0_reg[3]_0 |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[54]0          | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[20]0          | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[36]0          | Tube/num0_reg[3]_0 |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[40]0          | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[17]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[174]0         | Tube/num0_reg[3]_0 |               21 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[182]0         | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[176]0         | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[22]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[48]0          | Tube/num0_reg[3]_0 |                8 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[46]0          | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[171]0         | Tube/num0_reg[3]_0 |               16 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[35]0          | Tube/num0_reg[3]_0 |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[191]0         | Tube/num0_reg[3]_0 |               22 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[44]0          | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[41]0          | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[184]0         | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[50]0          | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[51]0          | Tube/num0_reg[3]_0 |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[55]0          | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[30]0          | Tube/num0_reg[3]_0 |               25 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[33]0          | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[190]0         | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[1]0           | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[32]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[177]0         | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[76]0          | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[79]0          | Tube/num0_reg[3]_0 |               21 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[56]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[87]0          | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[81]0          | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[8]0           | Tube/num0_reg[3]_0 |               18 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[70]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[74]0          | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[92]0          | Tube/num0_reg[3]_0 |               16 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[68]0          | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[71]0          | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[72]0          | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[80]0          | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[82]0          | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[60]0          | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[57]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[69]0          | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[91]0          | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[93]0          | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[67]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[59]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[94]0          | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[95]0          | Tube/num0_reg[3]_0 |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[98]0          | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[99]0          | Tube/num0_reg[3]_0 |               25 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[88]0          | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[6]0           | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[66]0          | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[73]0          | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[62]0          | Tube/num0_reg[3]_0 |               16 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[83]0          | Tube/num0_reg[3]_0 |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[77]0          | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[64]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[58]0          | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[96]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[90]0          | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[86]0          | Tube/num0_reg[3]_0 |               11 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[7]0           | Tube/num0_reg[3]_0 |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[89]0          | Tube/num0_reg[3]_0 |               13 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[65]0          | Tube/num0_reg[3]_0 |               14 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[63]0          | Tube/num0_reg[3]_0 |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[78]0          | Tube/num0_reg[3]_0 |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[84]0          | Tube/num0_reg[3]_0 |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[9]0           | Tube/num0_reg[3]_0 |               18 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[97]0          | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[61]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[85]0          | Tube/num0_reg[3]_0 |               10 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[5]0           | Tube/num0_reg[3]_0 |               15 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[5][31][0]  | Tube/num0_reg[3]_0 |               19 |             32 |
| ~Clock/clk_generator/inst/clk_out1 |                                 | Tube/num0_reg[3]_0 |                8 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/E[0]                     | Tube/num0_reg[3]_0 |                8 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[2][0][0]   | Tube/num0_reg[3]_0 |               20 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[16][31][0] | Tube/num0_reg[3]_0 |               24 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[13][31][0] | Tube/num0_reg[3]_0 |               16 |             32 |
| ~Clock/clk_generator/inst/clk_out1 | Tube/num0[3]_i_1_n_0            | Tube/num0_reg[3]_0 |                5 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[17][31][0] | Tube/num0_reg[3]_0 |               23 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[21][31][0] | Tube/num0_reg[3]_0 |               17 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[10][31][0] | Tube/num0_reg[3]_0 |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[24][31][0] | Tube/num0_reg[3]_0 |               19 |             32 |
|  clk_div_2s_BUFG                   |                                 |                    |                9 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[11][31][0] | Tube/num0_reg[3]_0 |               19 |             32 |
|  Clock/clk_generator/inst/clk_out1 | IFetch/registers_reg[12][31][0] | Tube/num0_reg[3]_0 |               18 |             32 |
|  Clock/clk_generator/inst/clk_out1 | Tube/sequence_reg[75]0          | Tube/num0_reg[3]_0 |               12 |             32 |
|  Clock/clk_generator/inst/clk_out1 |                                 |                    |               11 |             34 |
|  clk_div_2s_BUFG                   | Tube/seq_read_index[0]_i_1_n_0  | Tube/num0_reg[3]_0 |                6 |             35 |
|  fpga_clk_IBUF_BUFG                |                                 | Tube/num0_reg[3]_0 |               26 |             63 |
+------------------------------------+---------------------------------+--------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 6      |                     1 |
| 7      |                     2 |
| 8      |                     2 |
| 15     |                     1 |
| 16+    |                   232 |
+--------+-----------------------+


