[2025-09-17 02:59:53] START suite=qualcomm_srv trace=srv572_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv572_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2575749 heartbeat IPC: 3.882 cumulative IPC: 3.882 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4990188 cumulative IPC: 4.008 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4990188 cumulative IPC: 4.008 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 4990189 heartbeat IPC: 4.142 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 13147337 heartbeat IPC: 1.226 cumulative IPC: 1.226 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 21283666 heartbeat IPC: 1.229 cumulative IPC: 1.227 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 29414756 heartbeat IPC: 1.23 cumulative IPC: 1.228 (Simulation time: 00 hr 04 min 30 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv572_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000015 cycles: 37597618 heartbeat IPC: 1.222 cumulative IPC: 1.227 (Simulation time: 00 hr 05 min 31 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 45799148 heartbeat IPC: 1.219 cumulative IPC: 1.225 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 54037115 heartbeat IPC: 1.214 cumulative IPC: 1.223 (Simulation time: 00 hr 07 min 44 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 62309053 heartbeat IPC: 1.209 cumulative IPC: 1.221 (Simulation time: 00 hr 08 min 51 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 70575284 heartbeat IPC: 1.21 cumulative IPC: 1.22 (Simulation time: 00 hr 09 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv572_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000024 cycles: 78695317 heartbeat IPC: 1.232 cumulative IPC: 1.221 (Simulation time: 00 hr 10 min 58 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 81755656 cumulative IPC: 1.223 (Simulation time: 00 hr 12 min 02 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 81755656 cumulative IPC: 1.223 (Simulation time: 00 hr 12 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv572_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.223 instructions: 100000000 cycles: 81755656
CPU 0 Branch Prediction Accuracy: 92.47% MPKI: 13.36 Average ROB Occupancy at Mispredict: 29.38
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08522
BRANCH_INDIRECT: 0.372
BRANCH_CONDITIONAL: 11.53
BRANCH_DIRECT_CALL: 0.4188
BRANCH_INDIRECT_CALL: 0.5431
BRANCH_RETURN: 0.4042


====Backend Stall Breakdown====
ROB_STALL: 16914
LQ_STALL: 0
SQ_STALL: 46660


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 3.535535

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 16914

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4784

cpu0->cpu0_STLB TOTAL        ACCESS:    2113058 HIT:    2112489 MISS:        569 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2113058 HIT:    2112489 MISS:        569 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 98.66 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9434748 HIT:    8923410 MISS:     511338 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7710647 HIT:    7243375 MISS:     467272 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     579194 HIT:     541633 MISS:      37561 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1143892 HIT:    1137906 MISS:       5986 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1015 HIT:        496 MISS:        519 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.01 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15836253 HIT:    7716236 MISS:    8120017 MSHR_MERGE:    2031090
cpu0->cpu0_L1I LOAD         ACCESS:   15836253 HIT:    7716236 MISS:    8120017 MSHR_MERGE:    2031090
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.78 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30529778 HIT:   26659053 MISS:    3870725 MSHR_MERGE:    1668793
cpu0->cpu0_L1D LOAD         ACCESS:   16667496 HIT:   14555337 MISS:    2112159 MSHR_MERGE:     490439
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13861144 HIT:   12103625 MISS:    1757519 MSHR_MERGE:    1178322
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1138 HIT:         91 MISS:       1047 MSHR_MERGE:         32
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.15 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12978695 HIT:   10700162 MISS:    2278533 MSHR_MERGE:    1150619
cpu0->cpu0_ITLB LOAD         ACCESS:   12978695 HIT:   10700162 MISS:    2278533 MSHR_MERGE:    1150619
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.008 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29010696 HIT:   27706305 MISS:    1304391 MSHR_MERGE:     319247
cpu0->cpu0_DTLB LOAD         ACCESS:   29010696 HIT:   27706305 MISS:    1304391 MSHR_MERGE:     319247
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.063 cycles
cpu0->LLC TOTAL        ACCESS:     588186 HIT:     582079 MISS:       6107 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     467272 HIT:     461306 MISS:       5966 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      37561 HIT:      37559 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      82834 HIT:      82832 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        519 HIT:        382 MISS:        137 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         14
  ROW_BUFFER_MISS:       6091
  AVG DBUS CONGESTED CYCLE: 2.995
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       6813

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542780       529756        52069          460
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           61           32            5
  STLB miss resolved @ L2C                0           41          340          176           25
  STLB miss resolved @ LLC                0           37          155          287           19
  STLB miss resolved @ MEM                0            0           55           77           72

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197887        48969      1585343        75463            2
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 03:11:55] END   suite=qualcomm_srv trace=srv572_ap (rc=0)
