<html><body><samp><pre>
<!@TC:1452059130>
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: /usr/local/diamond/3.4_x64/synpbase
#OS: Linux 
#Hostname: nick-laptop

#Implementation: impl1

<a name=compilerReport77>Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1452059131> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

/usr/local/diamond/3.4_x64/synpbase/bin/c_ver: 186: [: unexpected operator
/usr/local/diamond/3.4_x64/synpbase/bin/c_ver: 200: [: !=: argument expected
<a name=compilerReport78>Synopsys Verilog Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1452059131> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Running on host :nick-laptop
@N: : <!@TM:1452059131> | : Running Verilog Compiler in System Verilog mode 
@N: : <!@TM:1452059131> | : Running Verilog Compiler in Multiple File Compilation Unit mode 
@I::"/usr/local/diamond/3.4_x64/synpbase/lib/lucent/machxo2.v"
@I::"/usr/local/diamond/3.4_x64/synpbase/lib/lucent/pmi_def.v"
/usr/local/diamond/3.4_x64/synpbase/bin/s2o: 186: [: unexpected operator
/usr/local/diamond/3.4_x64/synpbase/bin/s2o: 200: [: !=: argument expected
@I::"/usr/local/diamond/3.4_x64/synpbase/lib/vlog/umr_capim.v"
@I::"/usr/local/diamond/3.4_x64/synpbase/lib/vlog/scemi_objects.v"
@I::"/usr/local/diamond/3.4_x64/synpbase/lib/vlog/scemi_pipes.svh"
@I::"/usr/local/diamond/3.4_x64/synpbase/lib/vlog/hypermods.v"
@I::"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv"
@I::"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv"
@I::"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/clk.sv"
@I::"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv"
@I::"/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv"
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module UniboardTop
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/clk.sv:6:7:6:20:@N:CG364:@XP_MSG">clk.sv(6)</a><!@TM:1452059131> | Synthesizing module ClockDividerP

	factor=32'b00000000000000000000000000001100
   Generated name = ClockDividerP_12s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv:7:7:7:19:@N:CG364:@XP_MSG">uart.sv(7)</a><!@TM:1452059131> | Synthesizing module UARTReceiver

	baud_div=32'b00000000000000000000000000001100
   Generated name = UARTReceiver_12s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uart.sv:87:7:87:22:@N:CG364:@XP_MSG">uart.sv(87)</a><!@TM:1452059131> | Synthesizing module UARTTransmitter

	baud_div=32'b00000000000000000000000000001100
   Generated name = UARTTransmitter_12s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:25:7:25:24:@N:CG364:@XP_MSG">uniboard.sv(25)</a><!@TM:1452059131> | Synthesizing module ProtocolInterface

	baud_div=32'b00000000000000000000000000001100
   Generated name = ProtocolInterface_12s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:334:7:334:22:@N:CG364:@XP_MSG">uniboard.sv(334)</a><!@TM:1452059131> | Synthesizing module DummyPeripheral

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/clk.sv:37:7:37:19:@N:CG364:@XP_MSG">clk.sv(37)</a><!@TM:1452059131> | Synthesizing module ClockDivider

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:7:7:7:19:@N:CG364:@XP_MSG">pwm.sv(7)</a><!@TM:1452059131> | Synthesizing module PWMGenerator

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:41:7:41:20:@N:CG364:@XP_MSG">pwm.sv(41)</a><!@TM:1452059131> | Synthesizing module PWMPeripheral

<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:65:1:65:7:@W:CL189:@XP_MSG">pwm.sv(65)</a><!@TM:1452059131> | Register bit read_size[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:65:1:65:7:@W:CL189:@XP_MSG">pwm.sv(65)</a><!@TM:1452059131> | Register bit read_size[2] is always 0, optimizing ...</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:7:7:7:20:@N:CG364:@XP_MSG">arm.sv(7)</a><!@TM:1452059131> | Synthesizing module ArmPeripheral

	axis_haddr=8'b00000000
   Generated name = ArmPeripheral_0

<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv:56:1:56:7:@W:CL189:@XP_MSG">arm.sv(56)</a><!@TM:1452059131> | Register bit read_size[1] is always 0, optimizing ...</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:114:7:114:18:@N:CG364:@XP_MSG">pwm.sv(114)</a><!@TM:1452059131> | Synthesizing module PWMReceiver

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:180:7:180:19:@N:CG364:@XP_MSG">pwm.sv(180)</a><!@TM:1452059131> | Synthesizing module RCPeripheral

<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:208:1:208:7:@W:CL189:@XP_MSG">pwm.sv(208)</a><!@TM:1452059131> | Register bit read_size[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:208:1:208:7:@W:CL189:@XP_MSG">pwm.sv(208)</a><!@TM:1452059131> | Register bit read_size[2] is always 0, optimizing ...</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:346:7:346:18:@N:CG364:@XP_MSG">uniboard.sv(346)</a><!@TM:1452059131> | Synthesizing module UniboardTop

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:384:13:384:18:@W:CL246:@XP_MSG">uniboard.sv(384)</a><!@TM:1452059131> | Input port bits 3 to 1 of limit[3:0] are unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:410:7:410:12:@W:CL247:@XP_MSG">uniboard.sv(410)</a><!@TM:1452059131> | Input port bit 6 of debug[8:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:366:16:366:32:@W:CL159:@XP_MSG">uniboard.sv(366)</a><!@TM:1452059131> | Input Stepper_Y_nFault is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:374:16:374:32:@W:CL159:@XP_MSG">uniboard.sv(374)</a><!@TM:1452059131> | Input Stepper_Z_nFault is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:382:16:382:32:@W:CL159:@XP_MSG">uniboard.sv(382)</a><!@TM:1452059131> | Input Stepper_A_nFault is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:392:13:392:23:@W:CL159:@XP_MSG">uniboard.sv(392)</a><!@TM:1452059131> | Input encoder_ra is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:393:13:393:23:@W:CL159:@XP_MSG">uniboard.sv(393)</a><!@TM:1452059131> | Input encoder_rb is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:394:13:394:23:@W:CL159:@XP_MSG">uniboard.sv(394)</a><!@TM:1452059131> | Input encoder_ri is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:395:13:395:23:@W:CL159:@XP_MSG">uniboard.sv(395)</a><!@TM:1452059131> | Input encoder_la is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:396:13:396:23:@W:CL159:@XP_MSG">uniboard.sv(396)</a><!@TM:1452059131> | Input encoder_lb is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:397:13:397:23:@W:CL159:@XP_MSG">uniboard.sv(397)</a><!@TM:1452059131> | Input encoder_li is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:408:13:408:23:@W:CL159:@XP_MSG">uniboard.sv(408)</a><!@TM:1452059131> | Input xbee_pause is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:181:13:181:22:@W:CL159:@XP_MSG">pwm.sv(181)</a><!@TM:1452059131> | Input clk_12MHz is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:127:1:127:7:@W:CL189:@XP_MSG">pwm.sv(127)</a><!@TM:1452059131> | Register bit count[14] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:127:1:127:7:@W:CL189:@XP_MSG">pwm.sv(127)</a><!@TM:1452059131> | Register bit count[15] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv:42:13:42:22:@W:CL159:@XP_MSG">pwm.sv(42)</a><!@TM:1452059131> | Input clk_12MHz is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv:70:1:70:7:@W:CL189:@XP_MSG">uniboard.sv(70)</a><!@TM:1452059131> | Register bit bufcount[3] is always 0, optimizing ...</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jan  5 21:45:30 2016

###########################################################]
/usr/local/diamond/3.4_x64/synpbase/bin/syn_nfilter: 186: [: unexpected operator
/usr/local/diamond/3.4_x64/synpbase/bin/syn_nfilter: 200: [: !=: argument expected
<a name=compilerReport79>Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1452059131> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jan  5 21:45:30 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jan  5 21:45:30 2016

###########################################################]

@A: : <!@TM:1452059131> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport80_head>Linked File: <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/synlog/impl1_multi_srs_gen.srr:@XP_FILE">impl1_multi_srs_gen.srr</a>

@A: : <!@TM:1452059131> | premap output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Pre-mapping Report
<a name=mapperReport81_head>Linked File: <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/synlog/impl1_premap.srr:@XP_FILE">impl1_premap.srr</a>

@A: : <!@TM:1452059132> | fpga_mapper output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Map & Optimize Report
<a name=mapperReport83_head>Linked File: <a href="/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/impl1/synlog/impl1_fpga_mapper.srr:@XP_FILE">impl1_fpga_mapper.srr</a>

</pre></samp></body></html>
