<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1753208056" />
    <testcase name="test_ldi_add_basic" classname="verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/core/verify.py" lineno="25" time="0.0016884803771972656" sim_time_ns="0.126" ratio_time="74.62331318836488" />
    <testcase name="test_addc" classname="verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/core/verify.py" lineno="74" time="0.0009264945983886719" sim_time_ns="0.15100000000000002" ratio_time="162.97990324240868" />
    <testcase name="test_subb" classname="verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/core/verify.py" lineno="96" time="0.0011026859283447266" sim_time_ns="0.21099999999999997" ratio_time="191.350950054054" />
    <testcase name="test_flags" classname="verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/core/verify.py" lineno="136" time="0.0008637905120849609" sim_time_ns="0.15100000000000002" ratio_time="174.8109036709909" />
    <testcase name="test_pc_jumps" classname="verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/core/verify.py" lineno="158" time="0.0008127689361572266" sim_time_ns="0.11099999999999999" ratio_time="136.57018011146963" />
    <testcase name="test_mem_load" classname="verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/core/verify.py" lineno="192" time="0.0004420280456542969" sim_time_ns="0.061000000000000054" ratio_time="138.00029341963335" />
    <testcase name="test_mem_store" classname="verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/core/verify.py" lineno="213" time="0.0006456375122070312" sim_time_ns="0.11099999999999999" ratio_time="171.92309601181682" />
  </testsuite>
</testsuites>
