{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526339292387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526339292403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 18:08:11 2018 " "Processing started: Mon May 14 18:08:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526339292403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339292403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta n-byte_uart -c n-byte_uart " "Command: quartus_sta n-byte_uart -c n-byte_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339292403 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1526339292690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339292973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339292973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293054 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "n-byte_uart.sdc " "Synopsys Design Constraints File file not found: 'n-byte_uart.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293671 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1526339293673 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293673 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~94\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293674 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~59\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add2~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293674 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~59\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293674 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~94\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293674 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293674 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~57\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293674 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~57\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293674 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~71\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~71\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293674 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~71\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293674 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293674 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~55\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293674 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~55\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293674 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~72\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293674 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~72\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293674 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293674 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~53\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293675 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~53\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293675 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~73\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293675 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~73\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293675 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293675 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~74\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293675 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~51\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293675 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~51\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293675 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~74\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~74\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293675 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293675 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~75\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293676 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~49\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293676 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~49\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293676 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~75\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add0~75\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293676 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293676 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~47\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293676 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~47\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293676 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~76\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~76\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293676 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~76\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293676 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293676 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~45\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293676 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~45\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293676 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~77\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293676 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~77\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293676 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293676 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~78\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~43\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~43\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~78\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293677 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~41\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~41\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~79\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~79\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~79\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293677 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~39\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~39\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~80\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~80\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~80\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293677 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~37\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~37\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~81\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~81\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293677 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~35\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~35\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~82\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~82\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~82\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293677 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293677 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~33\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293678 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~33\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293678 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~83\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~83\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293678 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~83\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293678 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293678 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~31\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293678 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~31\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293678 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~84\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~84\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293678 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~84\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293678 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293678 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~29\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293678 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~29\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293678 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~85\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~85\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293678 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~85\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~85\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293678 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293678 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~27\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~27\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~86\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~86\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293679 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~25\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~25\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~87\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~87\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~87\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293679 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~23\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~23\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~88\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~88\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~88\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293679 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~21\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~21\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~89\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~89\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293679 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293679 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~19\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293680 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~19\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293680 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~32\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293680 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~32\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293680 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293680 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~17\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293680 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~17\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293680 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~22\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293680 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~22\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293680 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293680 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~15\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293680 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~15\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293680 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~23\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293680 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~23\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293680 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293680 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~13\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293681 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~13\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293681 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~24\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add0~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293681 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~24\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293681 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293681 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~11\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293681 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~11\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293681 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~26\|datac " "Node \"UART_nByte_i\|UART_R_i\|Add0~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293681 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~26\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293681 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293681 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~9\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293682 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~9\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293682 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~25\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add0~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293682 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~25\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293682 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293682 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~7\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293684 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~7\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293684 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~27\|datad " "Node \"UART_nByte_i\|UART_R_i\|Add0~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293684 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~27\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293684 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293684 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~5\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293688 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~5\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293688 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~28\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add0~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293688 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~28\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293688 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293688 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~3\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add2~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293689 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~3\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293689 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~29\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add0~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293689 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~29\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293689 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293689 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~1\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293689 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add2~1\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293689 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~91\|dataa " "Node \"UART_nByte_i\|UART_R_i\|Add0~91\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293689 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~91\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293689 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 113 -1 0 } } { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293689 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~90\|combout " "Node \"UART_nByte_i\|UART_R_i\|Add0~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293689 ""} { "Warning" "WSTA_SCC_NODE" "UART_nByte_i\|UART_R_i\|Add0~90\|datab " "Node \"UART_nByte_i\|UART_R_i\|Add0~90\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526339293689 ""}  } { { "../../UART_R.vhd" "" { Text "D:/Drew/Northwestern/EECS392/Project/EECS-392-IK/vhdl/serial/UART_R.vhd" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293689 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293693 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293693 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1526339293694 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526339293708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1526339293791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -82.774 " "Worst-case setup slack is -82.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339293806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339293806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -82.774           -1805.153 clk  " "  -82.774           -1805.153 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339293806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339293822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339293822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk  " "    0.402               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339293822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339293877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339293877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -190.610 clk  " "   -3.000            -190.610 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339293877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293877 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526339293944 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293944 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526339293955 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339293988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294402 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294497 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1526339294517 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -75.046 " "Worst-case setup slack is -75.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -75.046           -1630.006 clk  " "  -75.046           -1630.006 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk  " "    0.354               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -190.610 clk  " "   -3.000            -190.610 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294588 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526339294712 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294712 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1526339294726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294886 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1526339294897 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -39.393 " "Worst-case setup slack is -39.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.393            -799.125 clk  " "  -39.393            -799.125 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk  " "    0.182               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294926 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -158.313 clk  " "   -3.000            -158.313 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1526339294981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339294981 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1526339295023 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339295023 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339295714 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339295715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 158 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526339295879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 18:08:15 2018 " "Processing ended: Mon May 14 18:08:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526339295879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526339295879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526339295879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1526339295879 ""}
