// Seed: 1612475059
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_12;
  wire id_13;
  wor  id_14;
  always @(posedge 1) if ($realtime) id_6 <= ($realtime) & $realtime;
  id_15(
      .id_0(id_11), .id_1(-1), .id_2(~id_14), .id_3(id_5), .id_4($realtime), .id_5()
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_16(
      id_7, (id_1), id_8
  );
  always @(negedge 1) if (1) id_15 <= -1'b0;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_5,
      id_10,
      id_15,
      id_8,
      id_10,
      id_17,
      id_17,
      id_9
  );
  wire id_18;
endmodule
