Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SPI_Slave_behav xil_defaultlib.tb_SPI_Slave xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <freq_divider> not found while processing module instance <divider_instance> [D:/Summer_Practice_2024/SPI-Protocol/SPI_SLAVE/SPI_SLAVE.srcs/sources_1/new/SPI_Slave.v:19]
ERROR: [VRFC 10-2063] Module <counter> not found while processing module instance <cnt_instance> [D:/Summer_Practice_2024/SPI-Protocol/SPI_SLAVE/SPI_SLAVE.srcs/sources_1/new/SPI_Slave.v:39]
ERROR: [VRFC 10-2063] Module <buffer> not found while processing module instance <rx_buff_instance> [D:/Summer_Practice_2024/SPI-Protocol/SPI_SLAVE/SPI_SLAVE.srcs/sources_1/new/SPI_Slave.v:47]
ERROR: [VRFC 10-2063] Module <shift_register> not found while processing module instance <shift_reg_instance> [D:/Summer_Practice_2024/SPI-Protocol/SPI_SLAVE/SPI_SLAVE.srcs/sources_1/new/SPI_Slave.v:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
