#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Development\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Development\iverilog\lib\ivl\va_math.vpi";
S_0000000000fe4690 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0000000001069610_0 .var "clk", 0 0;
v0000000001069bb0_0 .var "direction", 1 0;
v0000000001068e90_0 .net "outx", 4 0, v0000000001069930_0;  1 drivers
v0000000001068f30_0 .net "outy", 4 0, v00000000010692f0_0;  1 drivers
v000000000106a3d0_0 .var "steps", 1 0;
S_0000000001000030 .scope module, "uut" "grid" 2 7, 3 1 0, S_0000000000fe4690;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "direction";
    .port_info 1 /INPUT 2 "steps";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 5 "outx";
    .port_info 4 /OUTPUT 5 "outy";
v00000000010667a0_0 .var "a", 4 0;
v0000000001066840_0 .var "b", 4 0;
v0000000001066980_0 .net "carry", 0 0, L_000000000106b970;  1 drivers
v00000000010696b0_0 .net "clk", 0 0, v0000000001069610_0;  1 drivers
v0000000001069250_0 .net "direction", 1 0, v0000000001069bb0_0;  1 drivers
v00000000010688f0_0 .var "opcode", 0 0;
v00000000010694d0_0 .net "out", 4 0, L_000000000106a290;  1 drivers
v0000000001069930_0 .var "outx", 4 0;
v00000000010692f0_0 .var "outy", 4 0;
v0000000001069890_0 .net "over", 0 0, L_000000000106b740;  1 drivers
v0000000001068a30_0 .net "steps", 1 0, v000000000106a3d0_0;  1 drivers
E_000000000100ed70 .event negedge, v00000000010696b0_0;
E_000000000100dfb0 .event posedge, v00000000010696b0_0;
S_00000000010001c0 .scope module, "AS" "five_bit_as" 3 26, 4 1 0, S_0000000001000030;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "x";
    .port_info 1 /INPUT 5 "y";
    .port_info 2 /INPUT 1 "opcode";
    .port_info 3 /OUTPUT 5 "sum";
    .port_info 4 /OUTPUT 1 "carry_out";
    .port_info 5 /OUTPUT 1 "overflow";
L_000000000106b740 .functor XOR 1, L_000000000106b970, L_0000000001068c10, C4<0>, C4<0>;
v0000000001067f60_0 .net *"_ivl_49", 0 0, L_0000000001068c10;  1 drivers
v00000000010680a0_0 .net "carry_out", 0 0, L_000000000106b970;  alias, 1 drivers
v0000000001066660_0 .net "intermediate_carry", 3 0, L_0000000001068fd0;  1 drivers
v00000000010677e0_0 .net "opcode", 0 0, v00000000010688f0_0;  1 drivers
v0000000001068140_0 .net "overflow", 0 0, L_000000000106b740;  alias, 1 drivers
v00000000010681e0_0 .net "sum", 4 0, L_000000000106a290;  alias, 1 drivers
v0000000001068320_0 .net "x", 4 0, v00000000010667a0_0;  1 drivers
v00000000010683c0_0 .net "y", 4 0, v0000000001066840_0;  1 drivers
L_0000000001068ad0 .part v00000000010667a0_0, 0, 1;
L_0000000001069f70 .part v0000000001066840_0, 0, 1;
L_000000000106a150 .part v00000000010667a0_0, 1, 1;
L_00000000010685d0 .part v0000000001066840_0, 1, 1;
L_0000000001069390 .part L_0000000001068fd0, 0, 1;
L_0000000001068990 .part v00000000010667a0_0, 2, 1;
L_000000000106a330 .part v0000000001066840_0, 2, 1;
L_000000000106a470 .part L_0000000001068fd0, 1, 1;
L_0000000001068df0 .part v00000000010667a0_0, 3, 1;
L_0000000001068b70 .part v0000000001066840_0, 3, 1;
L_000000000106a1f0 .part L_0000000001068fd0, 2, 1;
L_0000000001068fd0 .concat8 [ 1 1 1 1], L_00000000010142c0, L_0000000001013f40, L_000000000106c230, L_000000000106bf90;
L_0000000001068d50 .part v00000000010667a0_0, 4, 1;
L_0000000001069750 .part v0000000001066840_0, 4, 1;
L_0000000001069070 .part L_0000000001068fd0, 3, 1;
LS_000000000106a290_0_0 .concat8 [ 1 1 1 1], L_0000000001013530, L_0000000001013a70, L_0000000001014020, L_000000000106b9e0;
LS_000000000106a290_0_4 .concat8 [ 1 0 0 0], L_000000000106b890;
L_000000000106a290 .concat8 [ 4 1 0 0], LS_000000000106a290_0_0, LS_000000000106a290_0_4;
L_0000000001068c10 .part L_0000000001068fd0, 3, 1;
S_0000000001000350 .scope module, "FA0" "one_bit_as" 4 16, 5 1 0, S_00000000010001c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_0000000001013df0 .functor XOR 1, v00000000010688f0_0, L_0000000001069f70, C4<0>, C4<0>;
L_0000000001013e60 .functor XOR 1, L_0000000001068ad0, L_0000000001013df0, C4<0>, C4<0>;
L_0000000001013530 .functor XOR 1, L_0000000001013e60, v00000000010688f0_0, C4<0>, C4<0>;
L_0000000001013840 .functor XOR 1, v00000000010688f0_0, L_0000000001069f70, C4<0>, C4<0>;
L_0000000001014330 .functor AND 1, L_0000000001068ad0, L_0000000001013840, C4<1>, C4<1>;
L_00000000010137d0 .functor XOR 1, v00000000010688f0_0, L_0000000001069f70, C4<0>, C4<0>;
L_0000000001013680 .functor AND 1, L_00000000010137d0, v00000000010688f0_0, C4<1>, C4<1>;
L_0000000001013990 .functor OR 1, L_0000000001014330, L_0000000001013680, C4<0>, C4<0>;
L_00000000010138b0 .functor AND 1, L_0000000001068ad0, v00000000010688f0_0, C4<1>, C4<1>;
L_00000000010142c0 .functor OR 1, L_0000000001013990, L_00000000010138b0, C4<0>, C4<0>;
v0000000001005a50_0 .net *"_ivl_0", 0 0, L_0000000001013df0;  1 drivers
v0000000001004510_0 .net *"_ivl_10", 0 0, L_00000000010137d0;  1 drivers
v0000000001004b50_0 .net *"_ivl_12", 0 0, L_0000000001013680;  1 drivers
v0000000001005af0_0 .net *"_ivl_14", 0 0, L_0000000001013990;  1 drivers
v0000000001004010_0 .net *"_ivl_16", 0 0, L_00000000010138b0;  1 drivers
v0000000001004150_0 .net *"_ivl_2", 0 0, L_0000000001013e60;  1 drivers
v0000000001005b90_0 .net *"_ivl_6", 0 0, L_0000000001013840;  1 drivers
v0000000001004d30_0 .net *"_ivl_8", 0 0, L_0000000001014330;  1 drivers
v00000000010046f0_0 .net "a", 0 0, L_0000000001068ad0;  1 drivers
v0000000001004dd0_0 .net "b", 0 0, L_0000000001069f70;  1 drivers
v0000000001004e70_0 .net "cin", 0 0, v00000000010688f0_0;  alias, 1 drivers
v0000000001005c30_0 .net "cout", 0 0, L_00000000010142c0;  1 drivers
v0000000001005cd0_0 .net "opcode", 0 0, v00000000010688f0_0;  alias, 1 drivers
v0000000001004f10_0 .net "sum", 0 0, L_0000000001013530;  1 drivers
S_0000000000ff9cc0 .scope module, "FA1" "one_bit_as" 4 17, 5 1 0, S_00000000010001c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_0000000001013a00 .functor XOR 1, v00000000010688f0_0, L_00000000010685d0, C4<0>, C4<0>;
L_00000000010135a0 .functor XOR 1, L_000000000106a150, L_0000000001013a00, C4<0>, C4<0>;
L_0000000001013a70 .functor XOR 1, L_00000000010135a0, L_0000000001069390, C4<0>, C4<0>;
L_0000000001013ae0 .functor XOR 1, v00000000010688f0_0, L_00000000010685d0, C4<0>, C4<0>;
L_0000000001013bc0 .functor AND 1, L_000000000106a150, L_0000000001013ae0, C4<1>, C4<1>;
L_0000000001013c30 .functor XOR 1, v00000000010688f0_0, L_00000000010685d0, C4<0>, C4<0>;
L_0000000001013ca0 .functor AND 1, L_0000000001013c30, L_0000000001069390, C4<1>, C4<1>;
L_0000000001013d10 .functor OR 1, L_0000000001013bc0, L_0000000001013ca0, C4<0>, C4<0>;
L_0000000001013ed0 .functor AND 1, L_000000000106a150, L_0000000001069390, C4<1>, C4<1>;
L_0000000001013f40 .functor OR 1, L_0000000001013d10, L_0000000001013ed0, C4<0>, C4<0>;
v00000000010041f0_0 .net *"_ivl_0", 0 0, L_0000000001013a00;  1 drivers
v0000000001004290_0 .net *"_ivl_10", 0 0, L_0000000001013c30;  1 drivers
v00000000010043d0_0 .net *"_ivl_12", 0 0, L_0000000001013ca0;  1 drivers
v00000000010045b0_0 .net *"_ivl_14", 0 0, L_0000000001013d10;  1 drivers
v0000000001004790_0 .net *"_ivl_16", 0 0, L_0000000001013ed0;  1 drivers
v0000000001004970_0 .net *"_ivl_2", 0 0, L_00000000010135a0;  1 drivers
v0000000001004a10_0 .net *"_ivl_6", 0 0, L_0000000001013ae0;  1 drivers
v0000000001004c90_0 .net *"_ivl_8", 0 0, L_0000000001013bc0;  1 drivers
v0000000001004fb0_0 .net "a", 0 0, L_000000000106a150;  1 drivers
v0000000001005050_0 .net "b", 0 0, L_00000000010685d0;  1 drivers
v00000000010050f0_0 .net "cin", 0 0, L_0000000001069390;  1 drivers
v00000000010052d0_0 .net "cout", 0 0, L_0000000001013f40;  1 drivers
v0000000000fdcd90_0 .net "opcode", 0 0, v00000000010688f0_0;  alias, 1 drivers
v0000000000fdd470_0 .net "sum", 0 0, L_0000000001013a70;  1 drivers
S_0000000000ff9e50 .scope module, "FA2" "one_bit_as" 4 18, 5 1 0, S_00000000010001c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_0000000001014250 .functor XOR 1, v00000000010688f0_0, L_000000000106a330, C4<0>, C4<0>;
L_0000000001013fb0 .functor XOR 1, L_0000000001068990, L_0000000001014250, C4<0>, C4<0>;
L_0000000001014020 .functor XOR 1, L_0000000001013fb0, L_000000000106a470, C4<0>, C4<0>;
L_0000000001014090 .functor XOR 1, v00000000010688f0_0, L_000000000106a330, C4<0>, C4<0>;
L_0000000001014100 .functor AND 1, L_0000000001068990, L_0000000001014090, C4<1>, C4<1>;
L_0000000001014170 .functor XOR 1, v00000000010688f0_0, L_000000000106a330, C4<0>, C4<0>;
L_00000000010143a0 .functor AND 1, L_0000000001014170, L_000000000106a470, C4<1>, C4<1>;
L_00000000010134c0 .functor OR 1, L_0000000001014100, L_00000000010143a0, C4<0>, C4<0>;
L_0000000001013610 .functor AND 1, L_0000000001068990, L_000000000106a470, C4<1>, C4<1>;
L_000000000106c230 .functor OR 1, L_00000000010134c0, L_0000000001013610, C4<0>, C4<0>;
v0000000000fdd5b0_0 .net *"_ivl_0", 0 0, L_0000000001014250;  1 drivers
v0000000000fdd650_0 .net *"_ivl_10", 0 0, L_0000000001014170;  1 drivers
v0000000000fdb600_0 .net *"_ivl_12", 0 0, L_00000000010143a0;  1 drivers
v0000000001066a20_0 .net *"_ivl_14", 0 0, L_00000000010134c0;  1 drivers
v0000000001066ac0_0 .net *"_ivl_16", 0 0, L_0000000001013610;  1 drivers
v0000000001068000_0 .net *"_ivl_2", 0 0, L_0000000001013fb0;  1 drivers
v00000000010665c0_0 .net *"_ivl_6", 0 0, L_0000000001014090;  1 drivers
v0000000001067c40_0 .net *"_ivl_8", 0 0, L_0000000001014100;  1 drivers
v0000000001066b60_0 .net "a", 0 0, L_0000000001068990;  1 drivers
v0000000001067060_0 .net "b", 0 0, L_000000000106a330;  1 drivers
v0000000001066f20_0 .net "cin", 0 0, L_000000000106a470;  1 drivers
v00000000010679c0_0 .net "cout", 0 0, L_000000000106c230;  1 drivers
v0000000001066c00_0 .net "opcode", 0 0, v00000000010688f0_0;  alias, 1 drivers
v0000000001067a60_0 .net "sum", 0 0, L_0000000001014020;  1 drivers
S_0000000000ff9fe0 .scope module, "FA3" "one_bit_as" 4 19, 5 1 0, S_00000000010001c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_000000000106bcf0 .functor XOR 1, v00000000010688f0_0, L_0000000001068b70, C4<0>, C4<0>;
L_000000000106b7b0 .functor XOR 1, L_0000000001068df0, L_000000000106bcf0, C4<0>, C4<0>;
L_000000000106b9e0 .functor XOR 1, L_000000000106b7b0, L_000000000106a1f0, C4<0>, C4<0>;
L_000000000106ba50 .functor XOR 1, v00000000010688f0_0, L_0000000001068b70, C4<0>, C4<0>;
L_000000000106b820 .functor AND 1, L_0000000001068df0, L_000000000106ba50, C4<1>, C4<1>;
L_000000000106c0e0 .functor XOR 1, v00000000010688f0_0, L_0000000001068b70, C4<0>, C4<0>;
L_000000000106b5f0 .functor AND 1, L_000000000106c0e0, L_000000000106a1f0, C4<1>, C4<1>;
L_000000000106c2a0 .functor OR 1, L_000000000106b820, L_000000000106b5f0, C4<0>, C4<0>;
L_000000000106b660 .functor AND 1, L_0000000001068df0, L_000000000106a1f0, C4<1>, C4<1>;
L_000000000106bf90 .functor OR 1, L_000000000106c2a0, L_000000000106b660, C4<0>, C4<0>;
v0000000001066e80_0 .net *"_ivl_0", 0 0, L_000000000106bcf0;  1 drivers
v00000000010674c0_0 .net *"_ivl_10", 0 0, L_000000000106c0e0;  1 drivers
v0000000001066fc0_0 .net *"_ivl_12", 0 0, L_000000000106b5f0;  1 drivers
v0000000001066700_0 .net *"_ivl_14", 0 0, L_000000000106c2a0;  1 drivers
v0000000001067b00_0 .net *"_ivl_16", 0 0, L_000000000106b660;  1 drivers
v0000000001066ca0_0 .net *"_ivl_2", 0 0, L_000000000106b7b0;  1 drivers
v0000000001067920_0 .net *"_ivl_6", 0 0, L_000000000106ba50;  1 drivers
v0000000001067100_0 .net *"_ivl_8", 0 0, L_000000000106b820;  1 drivers
v00000000010671a0_0 .net "a", 0 0, L_0000000001068df0;  1 drivers
v0000000001068280_0 .net "b", 0 0, L_0000000001068b70;  1 drivers
v0000000001067420_0 .net "cin", 0 0, L_000000000106a1f0;  1 drivers
v0000000001067380_0 .net "cout", 0 0, L_000000000106bf90;  1 drivers
v0000000001067ba0_0 .net "opcode", 0 0, v00000000010688f0_0;  alias, 1 drivers
v0000000001066d40_0 .net "sum", 0 0, L_000000000106b9e0;  1 drivers
S_000000000100d430 .scope module, "FA4" "one_bit_as" 4 20, 5 1 0, S_00000000010001c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "cout";
L_000000000106c1c0 .functor XOR 1, v00000000010688f0_0, L_0000000001069750, C4<0>, C4<0>;
L_000000000106c310 .functor XOR 1, L_0000000001068d50, L_000000000106c1c0, C4<0>, C4<0>;
L_000000000106b890 .functor XOR 1, L_000000000106c310, L_0000000001069070, C4<0>, C4<0>;
L_000000000106c070 .functor XOR 1, v00000000010688f0_0, L_0000000001069750, C4<0>, C4<0>;
L_000000000106c4d0 .functor AND 1, L_0000000001068d50, L_000000000106c070, C4<1>, C4<1>;
L_000000000106b900 .functor XOR 1, v00000000010688f0_0, L_0000000001069750, C4<0>, C4<0>;
L_000000000106c380 .functor AND 1, L_000000000106b900, L_0000000001069070, C4<1>, C4<1>;
L_000000000106bac0 .functor OR 1, L_000000000106c4d0, L_000000000106c380, C4<0>, C4<0>;
L_000000000106c150 .functor AND 1, L_0000000001068d50, L_0000000001069070, C4<1>, C4<1>;
L_000000000106b970 .functor OR 1, L_000000000106bac0, L_000000000106c150, C4<0>, C4<0>;
v0000000001067240_0 .net *"_ivl_0", 0 0, L_000000000106c1c0;  1 drivers
v0000000001067ce0_0 .net *"_ivl_10", 0 0, L_000000000106b900;  1 drivers
v00000000010672e0_0 .net *"_ivl_12", 0 0, L_000000000106c380;  1 drivers
v0000000001067880_0 .net *"_ivl_14", 0 0, L_000000000106bac0;  1 drivers
v0000000001067d80_0 .net *"_ivl_16", 0 0, L_000000000106c150;  1 drivers
v0000000001067560_0 .net *"_ivl_2", 0 0, L_000000000106c310;  1 drivers
v0000000001067600_0 .net *"_ivl_6", 0 0, L_000000000106c070;  1 drivers
v0000000001067e20_0 .net *"_ivl_8", 0 0, L_000000000106c4d0;  1 drivers
v00000000010668e0_0 .net "a", 0 0, L_0000000001068d50;  1 drivers
v0000000001066de0_0 .net "b", 0 0, L_0000000001069750;  1 drivers
v00000000010676a0_0 .net "cin", 0 0, L_0000000001069070;  1 drivers
v0000000001068460_0 .net "cout", 0 0, L_000000000106b970;  alias, 1 drivers
v0000000001067740_0 .net "opcode", 0 0, v00000000010688f0_0;  alias, 1 drivers
v0000000001067ec0_0 .net "sum", 0 0, L_000000000106b890;  1 drivers
    .scope S_0000000001000030;
T_0 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000001069930_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000010692f0_0, 0;
    %end;
    .thread T_0;
    .scope S_0000000001000030;
T_1 ;
    %wait E_000000000100dfb0;
    %load/vec4 v0000000001069250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000000001068a30_0;
    %pad/u 5;
    %assign/vec4 v0000000001066840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010688f0_0, 0;
    %load/vec4 v0000000001069930_0;
    %assign/vec4 v00000000010667a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001069250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000001068a30_0;
    %pad/u 5;
    %assign/vec4 v0000000001066840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010688f0_0, 0;
    %load/vec4 v0000000001069930_0;
    %assign/vec4 v00000000010667a0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000000001069250_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0000000001068a30_0;
    %pad/u 5;
    %assign/vec4 v0000000001066840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010688f0_0, 0;
    %load/vec4 v00000000010692f0_0;
    %assign/vec4 v00000000010667a0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000000001069250_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0000000001068a30_0;
    %pad/u 5;
    %assign/vec4 v0000000001066840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010688f0_0, 0;
    %load/vec4 v00000000010692f0_0;
    %assign/vec4 v00000000010667a0_0, 0;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001000030;
T_2 ;
    %wait E_000000000100ed70;
    %load/vec4 v0000000001069250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000000010694d0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000000001069930_0, 0, 5;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000010694d0_0;
    %store/vec4 v0000000001069930_0, 0, 5;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000001069250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v00000000010694d0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000001069930_0, 0, 5;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v00000000010694d0_0;
    %store/vec4 v0000000001069930_0, 0, 5;
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000000001069250_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v00000000010694d0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v00000000010692f0_0, 0, 5;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v00000000010694d0_0;
    %store/vec4 v00000000010692f0_0, 0, 5;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000000001069250_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000000010694d0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000010692f0_0, 0, 5;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000000010694d0_0;
    %store/vec4 v00000000010692f0_0, 0, 5;
T_2.15 ;
T_2.12 ;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000fe4690;
T_3 ;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001069610_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001069610_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001069610_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0000000000fe4690;
T_4 ;
    %delay 3, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000106a3d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000001069bb0_0, 0;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v0000000001068e90_0, v0000000001068f30_0, v000000000106a3d0_0, v0000000001069bb0_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000106a3d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001069bb0_0, 0;
    %delay 10, 0;
    %vpi_call 2 34 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v0000000001068e90_0, v0000000001068f30_0, v000000000106a3d0_0, v0000000001069bb0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000106a3d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000001069bb0_0, 0;
    %delay 10, 0;
    %vpi_call 2 38 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v0000000001068e90_0, v0000000001068f30_0, v000000000106a3d0_0, v0000000001069bb0_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000106a3d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001069bb0_0, 0;
    %delay 10, 0;
    %vpi_call 2 42 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v0000000001068e90_0, v0000000001068f30_0, v000000000106a3d0_0, v0000000001069bb0_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000106a3d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000000001069bb0_0, 0;
    %delay 10, 0;
    %vpi_call 2 46 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v0000000001068e90_0, v0000000001068f30_0, v000000000106a3d0_0, v0000000001069bb0_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000106a3d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001069bb0_0, 0;
    %delay 10, 0;
    %vpi_call 2 50 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v0000000001068e90_0, v0000000001068f30_0, v000000000106a3d0_0, v0000000001069bb0_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000106a3d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001069bb0_0, 0;
    %delay 10, 0;
    %vpi_call 2 54 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v0000000001068e90_0, v0000000001068f30_0, v000000000106a3d0_0, v0000000001069bb0_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000000000106a3d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001069bb0_0, 0;
    %delay 10, 0;
    %vpi_call 2 58 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v0000000001068e90_0, v0000000001068f30_0, v000000000106a3d0_0, v0000000001069bb0_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000106a3d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001069bb0_0, 0;
    %delay 10, 0;
    %vpi_call 2 62 "$display", "X: %d, Y: %d, Steps: %d, Direction: %d", v0000000001068e90_0, v0000000001068f30_0, v000000000106a3d0_0, v0000000001069bb0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000000fe4690;
T_5 ;
    %delay 100, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "A4_Q2_grid_top.v";
    "A4_Q2_grid.v";
    "A4_Q2_five_bit_as.v";
    "A4_Q2_one_bit_as.v";
