;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-120
	MOV -1, <-70
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ 0, #10
	SLT #300, 93
	SUB 12, @10
	SLT 311, 293
	DJN 210, 80
	JMZ 0, #10
	SLT 100, 51
	SUB @127, 100
	SUB @-127, 100
	SUB @127, 100
	SUB @127, 106
	SUB -207, <-120
	SUB -207, <-120
	SLT #300, 93
	SUB #72, @200
	MOV -7, <-20
	SLT 0, @-1
	SLT #300, <-1
	SUB #10, 5
	CMP 0, @3
	SUB -207, <-120
	ADD @127, 100
	JMZ 0, #10
	SUB #72, @200
	DJN 100, 51
	SUB -207, <-120
	SUB @-127, 100
	SUB -207, <-120
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-120
	SUB @127, 100
	SUB @127, 100
	SUB -7, <-20
	SPL 0, <501
	DAT #210, #60
	MOV -7, <-20
	SPL 0, <501
	MOV -1, <-70
	MOV -7, <-20
	DAT #210, #60
	DAT #210, #60
	DJN -1, @-20
	CMP 12, @10
	MOV -7, <-20
