
OLED_RXTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .intvec       000000c0  10040000  10040000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004144  100400c0  100400c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init         00000004  10044204  10044204  00005204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .fini         00000004  10044208  10044208  00005208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .ARM.exidx    00000008  1004420c  1004420c  0000520c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000003c  20000338  10044214  00005338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ram_preamble 0000002c  20000004  10044214  00006004  2**2
                  ALLOC
  7 .bss          00000304  20000034  20000034  00006034  2**2
                  ALLOC
  8 .noinit       00000000  20000374  10044250  00000000  2**0
                  ALLOC
  9 .heap         00000000  20000374  20000374  00005374  2**0
                  CONTENTS
 10 CSTACK        00000c00  20007400  20007400  00005400  2**0
                  ALLOC
 11 .rom_info     00000000  10000000  10000000  00005374  2**0
                  CONTENTS
 12 .ARM.attributes 00000028  00000000  00000000  00005374  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f188  00000000  00000000  0000539c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002494  00000000  00000000  00014524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e28  00000000  00000000  000169b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ade  00000000  00000000  000177e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d9eb  00000000  00000000  000182be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011125  00000000  00000000  00035ca9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cfdfe  00000000  00000000  00046dce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00116bcc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003248  00000000  00000000  00116c10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000081  00000000  00000000  00119e58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

100400c0 <__udivsi3>:
100400c0:	2200      	movs	r2, #0
100400c2:	0843      	lsrs	r3, r0, #1
100400c4:	428b      	cmp	r3, r1
100400c6:	d374      	bcc.n	100401b2 <__udivsi3+0xf2>
100400c8:	0903      	lsrs	r3, r0, #4
100400ca:	428b      	cmp	r3, r1
100400cc:	d35f      	bcc.n	1004018e <__udivsi3+0xce>
100400ce:	0a03      	lsrs	r3, r0, #8
100400d0:	428b      	cmp	r3, r1
100400d2:	d344      	bcc.n	1004015e <__udivsi3+0x9e>
100400d4:	0b03      	lsrs	r3, r0, #12
100400d6:	428b      	cmp	r3, r1
100400d8:	d328      	bcc.n	1004012c <__udivsi3+0x6c>
100400da:	0c03      	lsrs	r3, r0, #16
100400dc:	428b      	cmp	r3, r1
100400de:	d30d      	bcc.n	100400fc <__udivsi3+0x3c>
100400e0:	22ff      	movs	r2, #255	@ 0xff
100400e2:	0209      	lsls	r1, r1, #8
100400e4:	ba12      	rev	r2, r2
100400e6:	0c03      	lsrs	r3, r0, #16
100400e8:	428b      	cmp	r3, r1
100400ea:	d302      	bcc.n	100400f2 <__udivsi3+0x32>
100400ec:	1212      	asrs	r2, r2, #8
100400ee:	0209      	lsls	r1, r1, #8
100400f0:	d065      	beq.n	100401be <__udivsi3+0xfe>
100400f2:	0b03      	lsrs	r3, r0, #12
100400f4:	428b      	cmp	r3, r1
100400f6:	d319      	bcc.n	1004012c <__udivsi3+0x6c>
100400f8:	e000      	b.n	100400fc <__udivsi3+0x3c>
100400fa:	0a09      	lsrs	r1, r1, #8
100400fc:	0bc3      	lsrs	r3, r0, #15
100400fe:	428b      	cmp	r3, r1
10040100:	d301      	bcc.n	10040106 <__udivsi3+0x46>
10040102:	03cb      	lsls	r3, r1, #15
10040104:	1ac0      	subs	r0, r0, r3
10040106:	4152      	adcs	r2, r2
10040108:	0b83      	lsrs	r3, r0, #14
1004010a:	428b      	cmp	r3, r1
1004010c:	d301      	bcc.n	10040112 <__udivsi3+0x52>
1004010e:	038b      	lsls	r3, r1, #14
10040110:	1ac0      	subs	r0, r0, r3
10040112:	4152      	adcs	r2, r2
10040114:	0b43      	lsrs	r3, r0, #13
10040116:	428b      	cmp	r3, r1
10040118:	d301      	bcc.n	1004011e <__udivsi3+0x5e>
1004011a:	034b      	lsls	r3, r1, #13
1004011c:	1ac0      	subs	r0, r0, r3
1004011e:	4152      	adcs	r2, r2
10040120:	0b03      	lsrs	r3, r0, #12
10040122:	428b      	cmp	r3, r1
10040124:	d301      	bcc.n	1004012a <__udivsi3+0x6a>
10040126:	030b      	lsls	r3, r1, #12
10040128:	1ac0      	subs	r0, r0, r3
1004012a:	4152      	adcs	r2, r2
1004012c:	0ac3      	lsrs	r3, r0, #11
1004012e:	428b      	cmp	r3, r1
10040130:	d301      	bcc.n	10040136 <__udivsi3+0x76>
10040132:	02cb      	lsls	r3, r1, #11
10040134:	1ac0      	subs	r0, r0, r3
10040136:	4152      	adcs	r2, r2
10040138:	0a83      	lsrs	r3, r0, #10
1004013a:	428b      	cmp	r3, r1
1004013c:	d301      	bcc.n	10040142 <__udivsi3+0x82>
1004013e:	028b      	lsls	r3, r1, #10
10040140:	1ac0      	subs	r0, r0, r3
10040142:	4152      	adcs	r2, r2
10040144:	0a43      	lsrs	r3, r0, #9
10040146:	428b      	cmp	r3, r1
10040148:	d301      	bcc.n	1004014e <__udivsi3+0x8e>
1004014a:	024b      	lsls	r3, r1, #9
1004014c:	1ac0      	subs	r0, r0, r3
1004014e:	4152      	adcs	r2, r2
10040150:	0a03      	lsrs	r3, r0, #8
10040152:	428b      	cmp	r3, r1
10040154:	d301      	bcc.n	1004015a <__udivsi3+0x9a>
10040156:	020b      	lsls	r3, r1, #8
10040158:	1ac0      	subs	r0, r0, r3
1004015a:	4152      	adcs	r2, r2
1004015c:	d2cd      	bcs.n	100400fa <__udivsi3+0x3a>
1004015e:	09c3      	lsrs	r3, r0, #7
10040160:	428b      	cmp	r3, r1
10040162:	d301      	bcc.n	10040168 <__udivsi3+0xa8>
10040164:	01cb      	lsls	r3, r1, #7
10040166:	1ac0      	subs	r0, r0, r3
10040168:	4152      	adcs	r2, r2
1004016a:	0983      	lsrs	r3, r0, #6
1004016c:	428b      	cmp	r3, r1
1004016e:	d301      	bcc.n	10040174 <__udivsi3+0xb4>
10040170:	018b      	lsls	r3, r1, #6
10040172:	1ac0      	subs	r0, r0, r3
10040174:	4152      	adcs	r2, r2
10040176:	0943      	lsrs	r3, r0, #5
10040178:	428b      	cmp	r3, r1
1004017a:	d301      	bcc.n	10040180 <__udivsi3+0xc0>
1004017c:	014b      	lsls	r3, r1, #5
1004017e:	1ac0      	subs	r0, r0, r3
10040180:	4152      	adcs	r2, r2
10040182:	0903      	lsrs	r3, r0, #4
10040184:	428b      	cmp	r3, r1
10040186:	d301      	bcc.n	1004018c <__udivsi3+0xcc>
10040188:	010b      	lsls	r3, r1, #4
1004018a:	1ac0      	subs	r0, r0, r3
1004018c:	4152      	adcs	r2, r2
1004018e:	08c3      	lsrs	r3, r0, #3
10040190:	428b      	cmp	r3, r1
10040192:	d301      	bcc.n	10040198 <__udivsi3+0xd8>
10040194:	00cb      	lsls	r3, r1, #3
10040196:	1ac0      	subs	r0, r0, r3
10040198:	4152      	adcs	r2, r2
1004019a:	0883      	lsrs	r3, r0, #2
1004019c:	428b      	cmp	r3, r1
1004019e:	d301      	bcc.n	100401a4 <__udivsi3+0xe4>
100401a0:	008b      	lsls	r3, r1, #2
100401a2:	1ac0      	subs	r0, r0, r3
100401a4:	4152      	adcs	r2, r2
100401a6:	0843      	lsrs	r3, r0, #1
100401a8:	428b      	cmp	r3, r1
100401aa:	d301      	bcc.n	100401b0 <__udivsi3+0xf0>
100401ac:	004b      	lsls	r3, r1, #1
100401ae:	1ac0      	subs	r0, r0, r3
100401b0:	4152      	adcs	r2, r2
100401b2:	1a41      	subs	r1, r0, r1
100401b4:	d200      	bcs.n	100401b8 <__udivsi3+0xf8>
100401b6:	4601      	mov	r1, r0
100401b8:	4152      	adcs	r2, r2
100401ba:	4610      	mov	r0, r2
100401bc:	4770      	bx	lr
100401be:	e7ff      	b.n	100401c0 <__udivsi3+0x100>
100401c0:	b501      	push	{r0, lr}
100401c2:	2000      	movs	r0, #0
100401c4:	f000 f806 	bl	100401d4 <__aeabi_idiv0>
100401c8:	bd02      	pop	{r1, pc}
100401ca:	46c0      	nop			@ (mov r8, r8)

100401cc <__aeabi_uidivmod>:
100401cc:	2900      	cmp	r1, #0
100401ce:	d0f7      	beq.n	100401c0 <__udivsi3+0x100>
100401d0:	e776      	b.n	100400c0 <__udivsi3>
100401d2:	4770      	bx	lr

100401d4 <__aeabi_idiv0>:
100401d4:	4770      	bx	lr
100401d6:	46c0      	nop			@ (mov r8, r8)

100401d8 <__aeabi_uldivmod>:
100401d8:	2b00      	cmp	r3, #0
100401da:	d111      	bne.n	10040200 <__aeabi_uldivmod+0x28>
100401dc:	2a00      	cmp	r2, #0
100401de:	d10f      	bne.n	10040200 <__aeabi_uldivmod+0x28>
100401e0:	2900      	cmp	r1, #0
100401e2:	d100      	bne.n	100401e6 <__aeabi_uldivmod+0xe>
100401e4:	2800      	cmp	r0, #0
100401e6:	d002      	beq.n	100401ee <__aeabi_uldivmod+0x16>
100401e8:	2100      	movs	r1, #0
100401ea:	43c9      	mvns	r1, r1
100401ec:	0008      	movs	r0, r1
100401ee:	b407      	push	{r0, r1, r2}
100401f0:	4802      	ldr	r0, [pc, #8]	@ (100401fc <__aeabi_uldivmod+0x24>)
100401f2:	a102      	add	r1, pc, #8	@ (adr r1, 100401fc <__aeabi_uldivmod+0x24>)
100401f4:	1840      	adds	r0, r0, r1
100401f6:	9002      	str	r0, [sp, #8]
100401f8:	bd03      	pop	{r0, r1, pc}
100401fa:	46c0      	nop			@ (mov r8, r8)
100401fc:	ffffffd9 	.word	0xffffffd9
10040200:	b403      	push	{r0, r1}
10040202:	4668      	mov	r0, sp
10040204:	b501      	push	{r0, lr}
10040206:	9802      	ldr	r0, [sp, #8]
10040208:	f000 f806 	bl	10040218 <__udivmoddi4>
1004020c:	9b01      	ldr	r3, [sp, #4]
1004020e:	469e      	mov	lr, r3
10040210:	b002      	add	sp, #8
10040212:	bc0c      	pop	{r2, r3}
10040214:	4770      	bx	lr
10040216:	46c0      	nop			@ (mov r8, r8)

10040218 <__udivmoddi4>:
10040218:	b5f0      	push	{r4, r5, r6, r7, lr}
1004021a:	4657      	mov	r7, sl
1004021c:	464e      	mov	r6, r9
1004021e:	4645      	mov	r5, r8
10040220:	46de      	mov	lr, fp
10040222:	b5e0      	push	{r5, r6, r7, lr}
10040224:	0004      	movs	r4, r0
10040226:	000d      	movs	r5, r1
10040228:	4692      	mov	sl, r2
1004022a:	4699      	mov	r9, r3
1004022c:	b083      	sub	sp, #12
1004022e:	428b      	cmp	r3, r1
10040230:	d830      	bhi.n	10040294 <__udivmoddi4+0x7c>
10040232:	d02d      	beq.n	10040290 <__udivmoddi4+0x78>
10040234:	4649      	mov	r1, r9
10040236:	4650      	mov	r0, sl
10040238:	f000 f8d8 	bl	100403ec <__clzdi2>
1004023c:	0029      	movs	r1, r5
1004023e:	0006      	movs	r6, r0
10040240:	0020      	movs	r0, r4
10040242:	f000 f8d3 	bl	100403ec <__clzdi2>
10040246:	1a33      	subs	r3, r6, r0
10040248:	4698      	mov	r8, r3
1004024a:	3b20      	subs	r3, #32
1004024c:	d434      	bmi.n	100402b8 <__udivmoddi4+0xa0>
1004024e:	469b      	mov	fp, r3
10040250:	4653      	mov	r3, sl
10040252:	465a      	mov	r2, fp
10040254:	4093      	lsls	r3, r2
10040256:	4642      	mov	r2, r8
10040258:	001f      	movs	r7, r3
1004025a:	4653      	mov	r3, sl
1004025c:	4093      	lsls	r3, r2
1004025e:	001e      	movs	r6, r3
10040260:	42af      	cmp	r7, r5
10040262:	d83b      	bhi.n	100402dc <__udivmoddi4+0xc4>
10040264:	42af      	cmp	r7, r5
10040266:	d100      	bne.n	1004026a <__udivmoddi4+0x52>
10040268:	e079      	b.n	1004035e <__udivmoddi4+0x146>
1004026a:	465b      	mov	r3, fp
1004026c:	1ba4      	subs	r4, r4, r6
1004026e:	41bd      	sbcs	r5, r7
10040270:	2b00      	cmp	r3, #0
10040272:	da00      	bge.n	10040276 <__udivmoddi4+0x5e>
10040274:	e076      	b.n	10040364 <__udivmoddi4+0x14c>
10040276:	2200      	movs	r2, #0
10040278:	2300      	movs	r3, #0
1004027a:	9200      	str	r2, [sp, #0]
1004027c:	9301      	str	r3, [sp, #4]
1004027e:	2301      	movs	r3, #1
10040280:	465a      	mov	r2, fp
10040282:	4093      	lsls	r3, r2
10040284:	9301      	str	r3, [sp, #4]
10040286:	2301      	movs	r3, #1
10040288:	4642      	mov	r2, r8
1004028a:	4093      	lsls	r3, r2
1004028c:	9300      	str	r3, [sp, #0]
1004028e:	e029      	b.n	100402e4 <__udivmoddi4+0xcc>
10040290:	4282      	cmp	r2, r0
10040292:	d9cf      	bls.n	10040234 <__udivmoddi4+0x1c>
10040294:	2200      	movs	r2, #0
10040296:	2300      	movs	r3, #0
10040298:	9200      	str	r2, [sp, #0]
1004029a:	9301      	str	r3, [sp, #4]
1004029c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
1004029e:	2b00      	cmp	r3, #0
100402a0:	d001      	beq.n	100402a6 <__udivmoddi4+0x8e>
100402a2:	601c      	str	r4, [r3, #0]
100402a4:	605d      	str	r5, [r3, #4]
100402a6:	9800      	ldr	r0, [sp, #0]
100402a8:	9901      	ldr	r1, [sp, #4]
100402aa:	b003      	add	sp, #12
100402ac:	bcf0      	pop	{r4, r5, r6, r7}
100402ae:	46bb      	mov	fp, r7
100402b0:	46b2      	mov	sl, r6
100402b2:	46a9      	mov	r9, r5
100402b4:	46a0      	mov	r8, r4
100402b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
100402b8:	4642      	mov	r2, r8
100402ba:	469b      	mov	fp, r3
100402bc:	2320      	movs	r3, #32
100402be:	1a9b      	subs	r3, r3, r2
100402c0:	4652      	mov	r2, sl
100402c2:	40da      	lsrs	r2, r3
100402c4:	4641      	mov	r1, r8
100402c6:	0013      	movs	r3, r2
100402c8:	464a      	mov	r2, r9
100402ca:	408a      	lsls	r2, r1
100402cc:	0017      	movs	r7, r2
100402ce:	4642      	mov	r2, r8
100402d0:	431f      	orrs	r7, r3
100402d2:	4653      	mov	r3, sl
100402d4:	4093      	lsls	r3, r2
100402d6:	001e      	movs	r6, r3
100402d8:	42af      	cmp	r7, r5
100402da:	d9c3      	bls.n	10040264 <__udivmoddi4+0x4c>
100402dc:	2200      	movs	r2, #0
100402de:	2300      	movs	r3, #0
100402e0:	9200      	str	r2, [sp, #0]
100402e2:	9301      	str	r3, [sp, #4]
100402e4:	4643      	mov	r3, r8
100402e6:	2b00      	cmp	r3, #0
100402e8:	d0d8      	beq.n	1004029c <__udivmoddi4+0x84>
100402ea:	07fb      	lsls	r3, r7, #31
100402ec:	0872      	lsrs	r2, r6, #1
100402ee:	431a      	orrs	r2, r3
100402f0:	4646      	mov	r6, r8
100402f2:	087b      	lsrs	r3, r7, #1
100402f4:	e00e      	b.n	10040314 <__udivmoddi4+0xfc>
100402f6:	42ab      	cmp	r3, r5
100402f8:	d101      	bne.n	100402fe <__udivmoddi4+0xe6>
100402fa:	42a2      	cmp	r2, r4
100402fc:	d80c      	bhi.n	10040318 <__udivmoddi4+0x100>
100402fe:	1aa4      	subs	r4, r4, r2
10040300:	419d      	sbcs	r5, r3
10040302:	2001      	movs	r0, #1
10040304:	1924      	adds	r4, r4, r4
10040306:	416d      	adcs	r5, r5
10040308:	2100      	movs	r1, #0
1004030a:	3e01      	subs	r6, #1
1004030c:	1824      	adds	r4, r4, r0
1004030e:	414d      	adcs	r5, r1
10040310:	2e00      	cmp	r6, #0
10040312:	d006      	beq.n	10040322 <__udivmoddi4+0x10a>
10040314:	42ab      	cmp	r3, r5
10040316:	d9ee      	bls.n	100402f6 <__udivmoddi4+0xde>
10040318:	3e01      	subs	r6, #1
1004031a:	1924      	adds	r4, r4, r4
1004031c:	416d      	adcs	r5, r5
1004031e:	2e00      	cmp	r6, #0
10040320:	d1f8      	bne.n	10040314 <__udivmoddi4+0xfc>
10040322:	9800      	ldr	r0, [sp, #0]
10040324:	9901      	ldr	r1, [sp, #4]
10040326:	465b      	mov	r3, fp
10040328:	1900      	adds	r0, r0, r4
1004032a:	4169      	adcs	r1, r5
1004032c:	2b00      	cmp	r3, #0
1004032e:	db24      	blt.n	1004037a <__udivmoddi4+0x162>
10040330:	002b      	movs	r3, r5
10040332:	465a      	mov	r2, fp
10040334:	4644      	mov	r4, r8
10040336:	40d3      	lsrs	r3, r2
10040338:	002a      	movs	r2, r5
1004033a:	40e2      	lsrs	r2, r4
1004033c:	001c      	movs	r4, r3
1004033e:	465b      	mov	r3, fp
10040340:	0015      	movs	r5, r2
10040342:	2b00      	cmp	r3, #0
10040344:	db2a      	blt.n	1004039c <__udivmoddi4+0x184>
10040346:	0026      	movs	r6, r4
10040348:	409e      	lsls	r6, r3
1004034a:	0033      	movs	r3, r6
1004034c:	0026      	movs	r6, r4
1004034e:	4647      	mov	r7, r8
10040350:	40be      	lsls	r6, r7
10040352:	0032      	movs	r2, r6
10040354:	1a80      	subs	r0, r0, r2
10040356:	4199      	sbcs	r1, r3
10040358:	9000      	str	r0, [sp, #0]
1004035a:	9101      	str	r1, [sp, #4]
1004035c:	e79e      	b.n	1004029c <__udivmoddi4+0x84>
1004035e:	42a3      	cmp	r3, r4
10040360:	d8bc      	bhi.n	100402dc <__udivmoddi4+0xc4>
10040362:	e782      	b.n	1004026a <__udivmoddi4+0x52>
10040364:	4642      	mov	r2, r8
10040366:	2320      	movs	r3, #32
10040368:	2100      	movs	r1, #0
1004036a:	1a9b      	subs	r3, r3, r2
1004036c:	2200      	movs	r2, #0
1004036e:	9100      	str	r1, [sp, #0]
10040370:	9201      	str	r2, [sp, #4]
10040372:	2201      	movs	r2, #1
10040374:	40da      	lsrs	r2, r3
10040376:	9201      	str	r2, [sp, #4]
10040378:	e785      	b.n	10040286 <__udivmoddi4+0x6e>
1004037a:	4642      	mov	r2, r8
1004037c:	2320      	movs	r3, #32
1004037e:	1a9b      	subs	r3, r3, r2
10040380:	002a      	movs	r2, r5
10040382:	4646      	mov	r6, r8
10040384:	409a      	lsls	r2, r3
10040386:	0023      	movs	r3, r4
10040388:	40f3      	lsrs	r3, r6
1004038a:	4644      	mov	r4, r8
1004038c:	4313      	orrs	r3, r2
1004038e:	002a      	movs	r2, r5
10040390:	40e2      	lsrs	r2, r4
10040392:	001c      	movs	r4, r3
10040394:	465b      	mov	r3, fp
10040396:	0015      	movs	r5, r2
10040398:	2b00      	cmp	r3, #0
1004039a:	dad4      	bge.n	10040346 <__udivmoddi4+0x12e>
1004039c:	4642      	mov	r2, r8
1004039e:	002f      	movs	r7, r5
100403a0:	2320      	movs	r3, #32
100403a2:	0026      	movs	r6, r4
100403a4:	4097      	lsls	r7, r2
100403a6:	1a9b      	subs	r3, r3, r2
100403a8:	40de      	lsrs	r6, r3
100403aa:	003b      	movs	r3, r7
100403ac:	4333      	orrs	r3, r6
100403ae:	e7cd      	b.n	1004034c <__udivmoddi4+0x134>

100403b0 <__clzsi2>:
100403b0:	211c      	movs	r1, #28
100403b2:	2301      	movs	r3, #1
100403b4:	041b      	lsls	r3, r3, #16
100403b6:	4298      	cmp	r0, r3
100403b8:	d301      	bcc.n	100403be <__clzsi2+0xe>
100403ba:	0c00      	lsrs	r0, r0, #16
100403bc:	3910      	subs	r1, #16
100403be:	0a1b      	lsrs	r3, r3, #8
100403c0:	4298      	cmp	r0, r3
100403c2:	d301      	bcc.n	100403c8 <__clzsi2+0x18>
100403c4:	0a00      	lsrs	r0, r0, #8
100403c6:	3908      	subs	r1, #8
100403c8:	091b      	lsrs	r3, r3, #4
100403ca:	4298      	cmp	r0, r3
100403cc:	d301      	bcc.n	100403d2 <__clzsi2+0x22>
100403ce:	0900      	lsrs	r0, r0, #4
100403d0:	3904      	subs	r1, #4
100403d2:	a202      	add	r2, pc, #8	@ (adr r2, 100403dc <__clzsi2+0x2c>)
100403d4:	5c10      	ldrb	r0, [r2, r0]
100403d6:	1840      	adds	r0, r0, r1
100403d8:	4770      	bx	lr
100403da:	46c0      	nop			@ (mov r8, r8)
100403dc:	02020304 	.word	0x02020304
100403e0:	01010101 	.word	0x01010101
	...

100403ec <__clzdi2>:
100403ec:	b510      	push	{r4, lr}
100403ee:	2900      	cmp	r1, #0
100403f0:	d103      	bne.n	100403fa <__clzdi2+0xe>
100403f2:	f7ff ffdd 	bl	100403b0 <__clzsi2>
100403f6:	3020      	adds	r0, #32
100403f8:	e002      	b.n	10040400 <__clzdi2+0x14>
100403fa:	0008      	movs	r0, r1
100403fc:	f7ff ffd8 	bl	100403b0 <__clzsi2>
10040400:	bd10      	pop	{r4, pc}
10040402:	46c0      	nop			@ (mov r8, r8)

10040404 <LL_AHB1_GRP1_EnableClock>:
  * @arg LL_AHB1_GRP1_PERIPH_RNG
  * @arg LL_AHB1_GRP1_PERIPH_AES
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
10040404:	b580      	push	{r7, lr}
10040406:	b084      	sub	sp, #16
10040408:	af00      	add	r7, sp, #0
1004040a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
1004040c:	4b07      	ldr	r3, [pc, #28]	@ (1004042c <LL_AHB1_GRP1_EnableClock+0x28>)
1004040e:	6d19      	ldr	r1, [r3, #80]	@ 0x50
10040410:	4b06      	ldr	r3, [pc, #24]	@ (1004042c <LL_AHB1_GRP1_EnableClock+0x28>)
10040412:	687a      	ldr	r2, [r7, #4]
10040414:	430a      	orrs	r2, r1
10040416:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
10040418:	4b04      	ldr	r3, [pc, #16]	@ (1004042c <LL_AHB1_GRP1_EnableClock+0x28>)
1004041a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
1004041c:	687a      	ldr	r2, [r7, #4]
1004041e:	4013      	ands	r3, r2
10040420:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10040422:	68fb      	ldr	r3, [r7, #12]
}
10040424:	46c0      	nop			@ (mov r8, r8)
10040426:	46bd      	mov	sp, r7
10040428:	b004      	add	sp, #16
1004042a:	bd80      	pop	{r7, pc}
1004042c:	48400000 	.word	0x48400000

10040430 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
10040430:	b590      	push	{r4, r7, lr}
10040432:	b087      	sub	sp, #28
10040434:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
  char myText[] = "Hello OLED";
10040436:	1d3b      	adds	r3, r7, #4
10040438:	4a2b      	ldr	r2, [pc, #172]	@ (100404e8 <main+0xb8>)
1004043a:	ca03      	ldmia	r2!, {r0, r1}
1004043c:	c303      	stmia	r3!, {r0, r1}
1004043e:	8811      	ldrh	r1, [r2, #0]
10040440:	8019      	strh	r1, [r3, #0]
10040442:	7892      	ldrb	r2, [r2, #2]
10040444:	709a      	strb	r2, [r3, #2]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
10040446:	f001 f879 	bl	1004153c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
1004044a:	f000 f853 	bl	100404f4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
1004044e:	f000 f881 	bl	10040554 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
10040452:	f000 f8df 	bl	10040614 <MX_GPIO_Init>
  MX_I2C2_Init();
10040456:	f000 f89d 	bl	10040594 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
1004045a:	f000 fe2b 	bl	100410b4 <ssd1306_Init>
  ssd1306_SetCursor(5,5);
1004045e:	2105      	movs	r1, #5
10040460:	2005      	movs	r0, #5
10040462:	f001 f813 	bl	1004148c <ssd1306_SetCursor>
  retVal = ssd1306_WriteString(myText, Font_7x10, White);
10040466:	230f      	movs	r3, #15
10040468:	18fc      	adds	r4, r7, r3
1004046a:	4b20      	ldr	r3, [pc, #128]	@ (100404ec <main+0xbc>)
1004046c:	1d38      	adds	r0, r7, #4
1004046e:	2201      	movs	r2, #1
10040470:	9200      	str	r2, [sp, #0]
10040472:	6819      	ldr	r1, [r3, #0]
10040474:	685a      	ldr	r2, [r3, #4]
10040476:	689b      	ldr	r3, [r3, #8]
10040478:	f000 ffdc 	bl	10041434 <ssd1306_WriteString>
1004047c:	0003      	movs	r3, r0
1004047e:	7023      	strb	r3, [r4, #0]
  ssd1306_UpdateScreen();
10040480:	f000 fe9e 	bl	100411c0 <ssd1306_UpdateScreen>
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_BLUE);
10040484:	2000      	movs	r0, #0
10040486:	f000 fc11 	bl	10040cac <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);
1004048a:	2001      	movs	r0, #1
1004048c:	f000 fc0e 	bl	10040cac <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
10040490:	2002      	movs	r0, #2
10040492:	f000 fc0b 	bl	10040cac <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(B1, BUTTON_MODE_EXTI);
10040496:	2101      	movs	r1, #1
10040498:	2000      	movs	r0, #0
1004049a:	f000 fc7d 	bl	10040d98 <BSP_PB_Init>
  BSP_PB_Init(B2, BUTTON_MODE_EXTI);
1004049e:	2101      	movs	r1, #1
100404a0:	2001      	movs	r0, #1
100404a2:	f000 fc79 	bl	10040d98 <BSP_PB_Init>
  BSP_PB_Init(B3, BUTTON_MODE_EXTI);
100404a6:	2101      	movs	r1, #1
100404a8:	2002      	movs	r0, #2
100404aa:	f000 fc75 	bl	10040d98 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
100404ae:	4b10      	ldr	r3, [pc, #64]	@ (100404f0 <main+0xc0>)
100404b0:	22e1      	movs	r2, #225	@ 0xe1
100404b2:	0252      	lsls	r2, r2, #9
100404b4:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
100404b6:	4b0e      	ldr	r3, [pc, #56]	@ (100404f0 <main+0xc0>)
100404b8:	2200      	movs	r2, #0
100404ba:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
100404bc:	4b0c      	ldr	r3, [pc, #48]	@ (100404f0 <main+0xc0>)
100404be:	2200      	movs	r2, #0
100404c0:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
100404c2:	4b0b      	ldr	r3, [pc, #44]	@ (100404f0 <main+0xc0>)
100404c4:	2200      	movs	r2, #0
100404c6:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
100404c8:	4b09      	ldr	r3, [pc, #36]	@ (100404f0 <main+0xc0>)
100404ca:	2200      	movs	r2, #0
100404cc:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
100404ce:	4b08      	ldr	r3, [pc, #32]	@ (100404f0 <main+0xc0>)
100404d0:	0019      	movs	r1, r3
100404d2:	2000      	movs	r0, #0
100404d4:	f000 fcfc 	bl	10040ed0 <BSP_COM_Init>
100404d8:	1e03      	subs	r3, r0, #0
100404da:	d002      	beq.n	100404e2 <main+0xb2>
  {
    Error_Handler();
100404dc:	f000 f902 	bl	100406e4 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
100404e0:	46c0      	nop			@ (mov r8, r8)
100404e2:	46c0      	nop			@ (mov r8, r8)
100404e4:	e7fd      	b.n	100404e2 <main+0xb2>
100404e6:	46c0      	nop			@ (mov r8, r8)
100404e8:	10043a68 	.word	0x10043a68
100404ec:	100441e0 	.word	0x100441e0
100404f0:	20000034 	.word	0x20000034

100404f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
100404f4:	b590      	push	{r4, r7, lr}
100404f6:	b089      	sub	sp, #36	@ 0x24
100404f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
100404fa:	2408      	movs	r4, #8
100404fc:	193b      	adds	r3, r7, r4
100404fe:	0018      	movs	r0, r3
10040500:	2318      	movs	r3, #24
10040502:	001a      	movs	r2, r3
10040504:	2100      	movs	r1, #0
10040506:	f003 faa7 	bl	10043a58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
1004050a:	003b      	movs	r3, r7
1004050c:	0018      	movs	r0, r3
1004050e:	2308      	movs	r3, #8
10040510:	001a      	movs	r2, r3
10040512:	2100      	movs	r1, #0
10040514:	f003 faa0 	bl	10043a58 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
10040518:	193b      	adds	r3, r7, r4
1004051a:	2210      	movs	r2, #16
1004051c:	601a      	str	r2, [r3, #0]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
1004051e:	193b      	adds	r3, r7, r4
10040520:	0018      	movs	r0, r3
10040522:	f002 fb0d 	bl	10042b40 <HAL_RCC_OscConfig>
10040526:	1e03      	subs	r3, r0, #0
10040528:	d001      	beq.n	1004052e <SystemClock_Config+0x3a>
  {
    Error_Handler();
1004052a:	f000 f8db 	bl	100406e4 <Error_Handler>
  }

  /** Configure the SYSCLKSource and SYSCLKDivider
  */
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
1004052e:	003b      	movs	r3, r7
10040530:	2202      	movs	r2, #2
10040532:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_RC64MPLL_DIV1;
10040534:	003b      	movs	r3, r7
10040536:	2200      	movs	r2, #0
10040538:	605a      	str	r2, [r3, #4]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_WAIT_STATES_1) != HAL_OK)
1004053a:	003b      	movs	r3, r7
1004053c:	2110      	movs	r1, #16
1004053e:	0018      	movs	r0, r3
10040540:	f002 fc54 	bl	10042dec <HAL_RCC_ClockConfig>
10040544:	1e03      	subs	r3, r0, #0
10040546:	d001      	beq.n	1004054c <SystemClock_Config+0x58>
  {
    Error_Handler();
10040548:	f000 f8cc 	bl	100406e4 <Error_Handler>
  }
}
1004054c:	46c0      	nop			@ (mov r8, r8)
1004054e:	46bd      	mov	sp, r7
10040550:	b009      	add	sp, #36	@ 0x24
10040552:	bd90      	pop	{r4, r7, pc}

10040554 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
10040554:	b580      	push	{r7, lr}
10040556:	b086      	sub	sp, #24
10040558:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
1004055a:	003b      	movs	r3, r7
1004055c:	0018      	movs	r0, r3
1004055e:	2318      	movs	r3, #24
10040560:	001a      	movs	r2, r3
10040562:	2100      	movs	r1, #0
10040564:	f003 fa78 	bl	10043a58 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
10040568:	003b      	movs	r3, r7
1004056a:	2202      	movs	r2, #2
1004056c:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLK_DIV2;
1004056e:	003b      	movs	r3, r7
10040570:	2200      	movs	r2, #0
10040572:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.KRMRateMultiplier = 2;
10040574:	003b      	movs	r3, r7
10040576:	2202      	movs	r2, #2
10040578:	615a      	str	r2, [r3, #20]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
1004057a:	003b      	movs	r3, r7
1004057c:	0018      	movs	r0, r3
1004057e:	f002 fd9f 	bl	100430c0 <HAL_RCCEx_PeriphCLKConfig>
10040582:	1e03      	subs	r3, r0, #0
10040584:	d001      	beq.n	1004058a <PeriphCommonClock_Config+0x36>
  {
    Error_Handler();
10040586:	f000 f8ad 	bl	100406e4 <Error_Handler>
  }
}
1004058a:	46c0      	nop			@ (mov r8, r8)
1004058c:	46bd      	mov	sp, r7
1004058e:	b006      	add	sp, #24
10040590:	bd80      	pop	{r7, pc}
	...

10040594 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
10040594:	b580      	push	{r7, lr}
10040596:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
10040598:	4b1b      	ldr	r3, [pc, #108]	@ (10040608 <MX_I2C2_Init+0x74>)
1004059a:	4a1c      	ldr	r2, [pc, #112]	@ (1004060c <MX_I2C2_Init+0x78>)
1004059c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00503D58;
1004059e:	4b1a      	ldr	r3, [pc, #104]	@ (10040608 <MX_I2C2_Init+0x74>)
100405a0:	4a1b      	ldr	r2, [pc, #108]	@ (10040610 <MX_I2C2_Init+0x7c>)
100405a2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
100405a4:	4b18      	ldr	r3, [pc, #96]	@ (10040608 <MX_I2C2_Init+0x74>)
100405a6:	2200      	movs	r2, #0
100405a8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
100405aa:	4b17      	ldr	r3, [pc, #92]	@ (10040608 <MX_I2C2_Init+0x74>)
100405ac:	2201      	movs	r2, #1
100405ae:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
100405b0:	4b15      	ldr	r3, [pc, #84]	@ (10040608 <MX_I2C2_Init+0x74>)
100405b2:	2200      	movs	r2, #0
100405b4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
100405b6:	4b14      	ldr	r3, [pc, #80]	@ (10040608 <MX_I2C2_Init+0x74>)
100405b8:	2200      	movs	r2, #0
100405ba:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
100405bc:	4b12      	ldr	r3, [pc, #72]	@ (10040608 <MX_I2C2_Init+0x74>)
100405be:	2200      	movs	r2, #0
100405c0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
100405c2:	4b11      	ldr	r3, [pc, #68]	@ (10040608 <MX_I2C2_Init+0x74>)
100405c4:	2200      	movs	r2, #0
100405c6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
100405c8:	4b0f      	ldr	r3, [pc, #60]	@ (10040608 <MX_I2C2_Init+0x74>)
100405ca:	2200      	movs	r2, #0
100405cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
100405ce:	4b0e      	ldr	r3, [pc, #56]	@ (10040608 <MX_I2C2_Init+0x74>)
100405d0:	0018      	movs	r0, r3
100405d2:	f001 fb0d 	bl	10041bf0 <HAL_I2C_Init>
100405d6:	1e03      	subs	r3, r0, #0
100405d8:	d001      	beq.n	100405de <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
100405da:	f000 f883 	bl	100406e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
100405de:	4b0a      	ldr	r3, [pc, #40]	@ (10040608 <MX_I2C2_Init+0x74>)
100405e0:	2100      	movs	r1, #0
100405e2:	0018      	movs	r0, r3
100405e4:	f001 ff72 	bl	100424cc <HAL_I2CEx_ConfigAnalogFilter>
100405e8:	1e03      	subs	r3, r0, #0
100405ea:	d001      	beq.n	100405f0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
100405ec:	f000 f87a 	bl	100406e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
100405f0:	4b05      	ldr	r3, [pc, #20]	@ (10040608 <MX_I2C2_Init+0x74>)
100405f2:	2100      	movs	r1, #0
100405f4:	0018      	movs	r0, r3
100405f6:	f001 ffb5 	bl	10042564 <HAL_I2CEx_ConfigDigitalFilter>
100405fa:	1e03      	subs	r3, r0, #0
100405fc:	d001      	beq.n	10040602 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
100405fe:	f000 f871 	bl	100406e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
10040602:	46c0      	nop			@ (mov r8, r8)
10040604:	46bd      	mov	sp, r7
10040606:	bd80      	pop	{r7, pc}
10040608:	20000044 	.word	0x20000044
1004060c:	41001000 	.word	0x41001000
10040610:	00503d58 	.word	0x00503d58

10040614 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
10040614:	b580      	push	{r7, lr}
10040616:	b086      	sub	sp, #24
10040618:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
1004061a:	1d3b      	adds	r3, r7, #4
1004061c:	0018      	movs	r0, r3
1004061e:	2314      	movs	r3, #20
10040620:	001a      	movs	r2, r3
10040622:	2100      	movs	r1, #0
10040624:	f003 fa18 	bl	10043a58 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
10040628:	2004      	movs	r0, #4
1004062a:	f7ff feeb 	bl	10040404 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
1004062e:	2008      	movs	r0, #8
10040630:	f7ff fee8 	bl	10040404 <LL_AHB1_GRP1_EnableClock>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
10040634:	1d3b      	adds	r3, r7, #4
10040636:	2204      	movs	r2, #4
10040638:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1004063a:	1d3b      	adds	r3, r7, #4
1004063c:	2202      	movs	r2, #2
1004063e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
10040640:	1d3b      	adds	r3, r7, #4
10040642:	2201      	movs	r2, #1
10040644:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
10040646:	1d3b      	adds	r3, r7, #4
10040648:	2200      	movs	r2, #0
1004064a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_SWDIO;
1004064c:	1d3b      	adds	r3, r7, #4
1004064e:	2200      	movs	r2, #0
10040650:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
10040652:	1d3a      	adds	r2, r7, #4
10040654:	2390      	movs	r3, #144	@ 0x90
10040656:	05db      	lsls	r3, r3, #23
10040658:	0011      	movs	r1, r2
1004065a:	0018      	movs	r0, r3
1004065c:	f001 f8f6 	bl	1004184c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
10040660:	1d3b      	adds	r3, r7, #4
10040662:	2208      	movs	r2, #8
10040664:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
10040666:	1d3b      	adds	r3, r7, #4
10040668:	2202      	movs	r2, #2
1004066a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
1004066c:	1d3b      	adds	r3, r7, #4
1004066e:	2202      	movs	r2, #2
10040670:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
10040672:	1d3b      	adds	r3, r7, #4
10040674:	2203      	movs	r2, #3
10040676:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_SWCLK;
10040678:	1d3b      	adds	r3, r7, #4
1004067a:	2200      	movs	r2, #0
1004067c:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
1004067e:	1d3a      	adds	r2, r7, #4
10040680:	2390      	movs	r3, #144	@ 0x90
10040682:	05db      	lsls	r3, r3, #23
10040684:	0011      	movs	r1, r2
10040686:	0018      	movs	r0, r3
10040688:	f001 f8e0 	bl	1004184c <HAL_GPIO_Init>

  /*Configure GPIO pin : VCP_RX_Pin */
  GPIO_InitStruct.Pin = VCP_RX_Pin;
1004068c:	1d3b      	adds	r3, r7, #4
1004068e:	2280      	movs	r2, #128	@ 0x80
10040690:	0212      	lsls	r2, r2, #8
10040692:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
10040694:	1d3b      	adds	r3, r7, #4
10040696:	2202      	movs	r2, #2
10040698:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
1004069a:	1d3b      	adds	r3, r7, #4
1004069c:	2200      	movs	r2, #0
1004069e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
100406a0:	1d3b      	adds	r3, r7, #4
100406a2:	2200      	movs	r2, #0
100406a4:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
100406a6:	1d3b      	adds	r3, r7, #4
100406a8:	2201      	movs	r2, #1
100406aa:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
100406ac:	1d3a      	adds	r2, r7, #4
100406ae:	2390      	movs	r3, #144	@ 0x90
100406b0:	05db      	lsls	r3, r3, #23
100406b2:	0011      	movs	r1, r2
100406b4:	0018      	movs	r0, r3
100406b6:	f001 f8c9 	bl	1004184c <HAL_GPIO_Init>

  /**/
  HAL_PWREx_EnableGPIOPullUp(PWR_GPIO_A, PWR_GPIO_BIT_2);
100406ba:	2104      	movs	r1, #4
100406bc:	2000      	movs	r0, #0
100406be:	f001 ff9d 	bl	100425fc <HAL_PWREx_EnableGPIOPullUp>

  /**/
  HAL_PWREx_DisableGPIOPullUp(PWR_GPIO_A, PWR_GPIO_BIT_3|PWR_GPIO_BIT_15);
100406c2:	4b07      	ldr	r3, [pc, #28]	@ (100406e0 <MX_GPIO_Init+0xcc>)
100406c4:	0019      	movs	r1, r3
100406c6:	2000      	movs	r0, #0
100406c8:	f001 ffd2 	bl	10042670 <HAL_PWREx_DisableGPIOPullUp>

  /**/
  HAL_PWREx_DisableGPIOPullDown(PWR_GPIO_A, PWR_GPIO_BIT_3|PWR_GPIO_BIT_15);
100406cc:	4b04      	ldr	r3, [pc, #16]	@ (100406e0 <MX_GPIO_Init+0xcc>)
100406ce:	0019      	movs	r1, r3
100406d0:	2000      	movs	r0, #0
100406d2:	f001 fffb 	bl	100426cc <HAL_PWREx_DisableGPIOPullDown>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
100406d6:	46c0      	nop			@ (mov r8, r8)
100406d8:	46bd      	mov	sp, r7
100406da:	b006      	add	sp, #24
100406dc:	bd80      	pop	{r7, pc}
100406de:	46c0      	nop			@ (mov r8, r8)
100406e0:	00008008 	.word	0x00008008

100406e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
100406e4:	b580      	push	{r7, lr}
100406e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
100406e8:	b672      	cpsid	i
}
100406ea:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
100406ec:	46c0      	nop			@ (mov r8, r8)
100406ee:	e7fd      	b.n	100406ec <Error_Handler+0x8>

100406f0 <LL_AHB1_GRP1_EnableClock>:
{
100406f0:	b580      	push	{r7, lr}
100406f2:	b084      	sub	sp, #16
100406f4:	af00      	add	r7, sp, #0
100406f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
100406f8:	4b07      	ldr	r3, [pc, #28]	@ (10040718 <LL_AHB1_GRP1_EnableClock+0x28>)
100406fa:	6d19      	ldr	r1, [r3, #80]	@ 0x50
100406fc:	4b06      	ldr	r3, [pc, #24]	@ (10040718 <LL_AHB1_GRP1_EnableClock+0x28>)
100406fe:	687a      	ldr	r2, [r7, #4]
10040700:	430a      	orrs	r2, r1
10040702:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
10040704:	4b04      	ldr	r3, [pc, #16]	@ (10040718 <LL_AHB1_GRP1_EnableClock+0x28>)
10040706:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
10040708:	687a      	ldr	r2, [r7, #4]
1004070a:	4013      	ands	r3, r2
1004070c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
1004070e:	68fb      	ldr	r3, [r7, #12]
}
10040710:	46c0      	nop			@ (mov r8, r8)
10040712:	46bd      	mov	sp, r7
10040714:	b004      	add	sp, #16
10040716:	bd80      	pop	{r7, pc}
10040718:	48400000 	.word	0x48400000

1004071c <LL_APB0_GRP1_EnableClock>:
  * @arg LL_APB0_GRP1_PERIPH_WDG
  * @arg LL_APB0_GRP1_PERIPH_DBGMCU
  * @retval None
  */
__STATIC_INLINE void LL_APB0_GRP1_EnableClock(uint32_t Periphs)
{
1004071c:	b580      	push	{r7, lr}
1004071e:	b084      	sub	sp, #16
10040720:	af00      	add	r7, sp, #0
10040722:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB0ENR, Periphs);
10040724:	4b07      	ldr	r3, [pc, #28]	@ (10040744 <LL_APB0_GRP1_EnableClock+0x28>)
10040726:	6d59      	ldr	r1, [r3, #84]	@ 0x54
10040728:	4b06      	ldr	r3, [pc, #24]	@ (10040744 <LL_APB0_GRP1_EnableClock+0x28>)
1004072a:	687a      	ldr	r2, [r7, #4]
1004072c:	430a      	orrs	r2, r1
1004072e:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB0ENR, Periphs);
10040730:	4b04      	ldr	r3, [pc, #16]	@ (10040744 <LL_APB0_GRP1_EnableClock+0x28>)
10040732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
10040734:	687a      	ldr	r2, [r7, #4]
10040736:	4013      	ands	r3, r2
10040738:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
1004073a:	68fb      	ldr	r3, [r7, #12]
}
1004073c:	46c0      	nop			@ (mov r8, r8)
1004073e:	46bd      	mov	sp, r7
10040740:	b004      	add	sp, #16
10040742:	bd80      	pop	{r7, pc}
10040744:	48400000 	.word	0x48400000

10040748 <LL_APB1_GRP1_EnableClock>:
  * @arg LL_APB1_GRP1_PERIPH_I2C1
  * @arg LL_APB1_GRP1_PERIPH_I2C2
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
10040748:	b580      	push	{r7, lr}
1004074a:	b084      	sub	sp, #16
1004074c:	af00      	add	r7, sp, #0
1004074e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
10040750:	4b07      	ldr	r3, [pc, #28]	@ (10040770 <LL_APB1_GRP1_EnableClock+0x28>)
10040752:	6d99      	ldr	r1, [r3, #88]	@ 0x58
10040754:	4b06      	ldr	r3, [pc, #24]	@ (10040770 <LL_APB1_GRP1_EnableClock+0x28>)
10040756:	687a      	ldr	r2, [r7, #4]
10040758:	430a      	orrs	r2, r1
1004075a:	659a      	str	r2, [r3, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
1004075c:	4b04      	ldr	r3, [pc, #16]	@ (10040770 <LL_APB1_GRP1_EnableClock+0x28>)
1004075e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
10040760:	687a      	ldr	r2, [r7, #4]
10040762:	4013      	ands	r3, r2
10040764:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10040766:	68fb      	ldr	r3, [r7, #12]
}
10040768:	46c0      	nop			@ (mov r8, r8)
1004076a:	46bd      	mov	sp, r7
1004076c:	b004      	add	sp, #16
1004076e:	bd80      	pop	{r7, pc}
10040770:	48400000 	.word	0x48400000

10040774 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
10040774:	b580      	push	{r7, lr}
10040776:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
10040778:	2380      	movs	r3, #128	@ 0x80
1004077a:	005b      	lsls	r3, r3, #1
1004077c:	0018      	movs	r0, r3
1004077e:	f7ff ffcd 	bl	1004071c <LL_APB0_GRP1_EnableClock>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
10040782:	46c0      	nop			@ (mov r8, r8)
10040784:	46bd      	mov	sp, r7
10040786:	bd80      	pop	{r7, pc}

10040788 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
10040788:	b590      	push	{r4, r7, lr}
1004078a:	b089      	sub	sp, #36	@ 0x24
1004078c:	af00      	add	r7, sp, #0
1004078e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
10040790:	240c      	movs	r4, #12
10040792:	193b      	adds	r3, r7, r4
10040794:	0018      	movs	r0, r3
10040796:	2314      	movs	r3, #20
10040798:	001a      	movs	r2, r3
1004079a:	2100      	movs	r1, #0
1004079c:	f003 f95c 	bl	10043a58 <memset>
  if(hi2c->Instance==I2C2)
100407a0:	687b      	ldr	r3, [r7, #4]
100407a2:	681b      	ldr	r3, [r3, #0]
100407a4:	4a16      	ldr	r2, [pc, #88]	@ (10040800 <HAL_I2C_MspInit+0x78>)
100407a6:	4293      	cmp	r3, r2
100407a8:	d126      	bne.n	100407f8 <HAL_I2C_MspInit+0x70>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
100407aa:	2004      	movs	r0, #4
100407ac:	f7ff ffa0 	bl	100406f0 <LL_AHB1_GRP1_EnableClock>
    /**I2C2 GPIO Configuration
    PA6     ------> I2C2_SCL
    PA7     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
100407b0:	0021      	movs	r1, r4
100407b2:	187b      	adds	r3, r7, r1
100407b4:	22c0      	movs	r2, #192	@ 0xc0
100407b6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
100407b8:	187b      	adds	r3, r7, r1
100407ba:	2212      	movs	r2, #18
100407bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
100407be:	187b      	adds	r3, r7, r1
100407c0:	2200      	movs	r2, #0
100407c2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
100407c4:	187b      	adds	r3, r7, r1
100407c6:	2200      	movs	r2, #0
100407c8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_I2C2;
100407ca:	187b      	adds	r3, r7, r1
100407cc:	2200      	movs	r2, #0
100407ce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
100407d0:	187a      	adds	r2, r7, r1
100407d2:	2390      	movs	r3, #144	@ 0x90
100407d4:	05db      	lsls	r3, r3, #23
100407d6:	0011      	movs	r1, r2
100407d8:	0018      	movs	r0, r3
100407da:	f001 f837 	bl	1004184c <HAL_GPIO_Init>

    HAL_PWREx_DisableGPIOPullUp(PWR_GPIO_A, PWR_GPIO_BIT_6|PWR_GPIO_BIT_7);
100407de:	21c0      	movs	r1, #192	@ 0xc0
100407e0:	2000      	movs	r0, #0
100407e2:	f001 ff45 	bl	10042670 <HAL_PWREx_DisableGPIOPullUp>

    HAL_PWREx_DisableGPIOPullDown(PWR_GPIO_A, PWR_GPIO_BIT_6|PWR_GPIO_BIT_7);
100407e6:	21c0      	movs	r1, #192	@ 0xc0
100407e8:	2000      	movs	r0, #0
100407ea:	f001 ff6f 	bl	100426cc <HAL_PWREx_DisableGPIOPullDown>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
100407ee:	2380      	movs	r3, #128	@ 0x80
100407f0:	041b      	lsls	r3, r3, #16
100407f2:	0018      	movs	r0, r3
100407f4:	f7ff ffa8 	bl	10040748 <LL_APB1_GRP1_EnableClock>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
100407f8:	46c0      	nop			@ (mov r8, r8)
100407fa:	46bd      	mov	sp, r7
100407fc:	b009      	add	sp, #36	@ 0x24
100407fe:	bd90      	pop	{r4, r7, pc}
10040800:	41001000 	.word	0x41001000

10040804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
10040804:	b580      	push	{r7, lr}
10040806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
10040808:	46c0      	nop			@ (mov r8, r8)
1004080a:	e7fd      	b.n	10040808 <NMI_Handler+0x4>

1004080c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
1004080c:	b580      	push	{r7, lr}
1004080e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
10040810:	46c0      	nop			@ (mov r8, r8)
10040812:	e7fd      	b.n	10040810 <HardFault_Handler+0x4>

10040814 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
10040814:	b580      	push	{r7, lr}
10040816:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
10040818:	46c0      	nop			@ (mov r8, r8)
1004081a:	46bd      	mov	sp, r7
1004081c:	bd80      	pop	{r7, pc}

1004081e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
1004081e:	b580      	push	{r7, lr}
10040820:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
10040822:	46c0      	nop			@ (mov r8, r8)
10040824:	46bd      	mov	sp, r7
10040826:	bd80      	pop	{r7, pc}

10040828 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
10040828:	b580      	push	{r7, lr}
1004082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
1004082c:	f000 fee6 	bl	100415fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
10040830:	46c0      	nop			@ (mov r8, r8)
10040832:	46bd      	mov	sp, r7
10040834:	bd80      	pop	{r7, pc}
	...

10040838 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10040838:	b590      	push	{r4, r7, lr}
1004083a:	b083      	sub	sp, #12
1004083c:	af00      	add	r7, sp, #0
1004083e:	0002      	movs	r2, r0
10040840:	6039      	str	r1, [r7, #0]
10040842:	1dfb      	adds	r3, r7, #7
10040844:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10040846:	1dfb      	adds	r3, r7, #7
10040848:	781b      	ldrb	r3, [r3, #0]
1004084a:	2b7f      	cmp	r3, #127	@ 0x7f
1004084c:	d828      	bhi.n	100408a0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1004084e:	4a2f      	ldr	r2, [pc, #188]	@ (1004090c <__NVIC_SetPriority+0xd4>)
10040850:	1dfb      	adds	r3, r7, #7
10040852:	781b      	ldrb	r3, [r3, #0]
10040854:	b25b      	sxtb	r3, r3
10040856:	089b      	lsrs	r3, r3, #2
10040858:	33c0      	adds	r3, #192	@ 0xc0
1004085a:	009b      	lsls	r3, r3, #2
1004085c:	589b      	ldr	r3, [r3, r2]
1004085e:	1dfa      	adds	r2, r7, #7
10040860:	7812      	ldrb	r2, [r2, #0]
10040862:	0011      	movs	r1, r2
10040864:	2203      	movs	r2, #3
10040866:	400a      	ands	r2, r1
10040868:	00d2      	lsls	r2, r2, #3
1004086a:	21ff      	movs	r1, #255	@ 0xff
1004086c:	4091      	lsls	r1, r2
1004086e:	000a      	movs	r2, r1
10040870:	43d2      	mvns	r2, r2
10040872:	401a      	ands	r2, r3
10040874:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10040876:	683b      	ldr	r3, [r7, #0]
10040878:	019b      	lsls	r3, r3, #6
1004087a:	22ff      	movs	r2, #255	@ 0xff
1004087c:	401a      	ands	r2, r3
1004087e:	1dfb      	adds	r3, r7, #7
10040880:	781b      	ldrb	r3, [r3, #0]
10040882:	0018      	movs	r0, r3
10040884:	2303      	movs	r3, #3
10040886:	4003      	ands	r3, r0
10040888:	00db      	lsls	r3, r3, #3
1004088a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1004088c:	481f      	ldr	r0, [pc, #124]	@ (1004090c <__NVIC_SetPriority+0xd4>)
1004088e:	1dfb      	adds	r3, r7, #7
10040890:	781b      	ldrb	r3, [r3, #0]
10040892:	b25b      	sxtb	r3, r3
10040894:	089b      	lsrs	r3, r3, #2
10040896:	430a      	orrs	r2, r1
10040898:	33c0      	adds	r3, #192	@ 0xc0
1004089a:	009b      	lsls	r3, r3, #2
1004089c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
1004089e:	e031      	b.n	10040904 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100408a0:	4a1b      	ldr	r2, [pc, #108]	@ (10040910 <__NVIC_SetPriority+0xd8>)
100408a2:	1dfb      	adds	r3, r7, #7
100408a4:	781b      	ldrb	r3, [r3, #0]
100408a6:	0019      	movs	r1, r3
100408a8:	230f      	movs	r3, #15
100408aa:	400b      	ands	r3, r1
100408ac:	3b08      	subs	r3, #8
100408ae:	089b      	lsrs	r3, r3, #2
100408b0:	3306      	adds	r3, #6
100408b2:	009b      	lsls	r3, r3, #2
100408b4:	18d3      	adds	r3, r2, r3
100408b6:	3304      	adds	r3, #4
100408b8:	681b      	ldr	r3, [r3, #0]
100408ba:	1dfa      	adds	r2, r7, #7
100408bc:	7812      	ldrb	r2, [r2, #0]
100408be:	0011      	movs	r1, r2
100408c0:	2203      	movs	r2, #3
100408c2:	400a      	ands	r2, r1
100408c4:	00d2      	lsls	r2, r2, #3
100408c6:	21ff      	movs	r1, #255	@ 0xff
100408c8:	4091      	lsls	r1, r2
100408ca:	000a      	movs	r2, r1
100408cc:	43d2      	mvns	r2, r2
100408ce:	401a      	ands	r2, r3
100408d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100408d2:	683b      	ldr	r3, [r7, #0]
100408d4:	019b      	lsls	r3, r3, #6
100408d6:	22ff      	movs	r2, #255	@ 0xff
100408d8:	401a      	ands	r2, r3
100408da:	1dfb      	adds	r3, r7, #7
100408dc:	781b      	ldrb	r3, [r3, #0]
100408de:	0018      	movs	r0, r3
100408e0:	2303      	movs	r3, #3
100408e2:	4003      	ands	r3, r0
100408e4:	00db      	lsls	r3, r3, #3
100408e6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100408e8:	4809      	ldr	r0, [pc, #36]	@ (10040910 <__NVIC_SetPriority+0xd8>)
100408ea:	1dfb      	adds	r3, r7, #7
100408ec:	781b      	ldrb	r3, [r3, #0]
100408ee:	001c      	movs	r4, r3
100408f0:	230f      	movs	r3, #15
100408f2:	4023      	ands	r3, r4
100408f4:	3b08      	subs	r3, #8
100408f6:	089b      	lsrs	r3, r3, #2
100408f8:	430a      	orrs	r2, r1
100408fa:	3306      	adds	r3, #6
100408fc:	009b      	lsls	r3, r3, #2
100408fe:	18c3      	adds	r3, r0, r3
10040900:	3304      	adds	r3, #4
10040902:	601a      	str	r2, [r3, #0]
}
10040904:	46c0      	nop			@ (mov r8, r8)
10040906:	46bd      	mov	sp, r7
10040908:	b003      	add	sp, #12
1004090a:	bd90      	pop	{r4, r7, pc}
1004090c:	e000e100 	.word	0xe000e100
10040910:	e000ed00 	.word	0xe000ed00

10040914 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
10040914:	b580      	push	{r7, lr}
10040916:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
10040918:	f3bf 8f4f 	dsb	sy
}
1004091c:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1004091e:	4b04      	ldr	r3, [pc, #16]	@ (10040930 <__NVIC_SystemReset+0x1c>)
10040920:	4a04      	ldr	r2, [pc, #16]	@ (10040934 <__NVIC_SystemReset+0x20>)
10040922:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
10040924:	f3bf 8f4f 	dsb	sy
}
10040928:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
1004092a:	46c0      	nop			@ (mov r8, r8)
1004092c:	e7fd      	b.n	1004092a <__NVIC_SystemReset+0x16>
1004092e:	46c0      	nop			@ (mov r8, r8)
10040930:	e000ed00 	.word	0xe000ed00
10040934:	05fa0004 	.word	0x05fa0004

10040938 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
10040938:	b580      	push	{r7, lr}
1004093a:	b086      	sub	sp, #24
1004093c:	af00      	add	r7, sp, #0
  uint32_t mainRegulator, smpsOutVoltage, lsiBw, hsiCalib;
  uint8_t i;

  /* If the reset reason is a wakeup from power save restore the context */
  if ((RCC->CSR == 0) && ((PWR->IWUF != 0) || (PWR->WUFA != 0) || (PWR->WUFB != 0)))
1004093e:	4a5e      	ldr	r2, [pc, #376]	@ (10040ab8 <SystemInit+0x180>)
10040940:	2394      	movs	r3, #148	@ 0x94
10040942:	58d3      	ldr	r3, [r2, r3]
10040944:	2b00      	cmp	r3, #0
10040946:	d112      	bne.n	1004096e <SystemInit+0x36>
10040948:	4b5c      	ldr	r3, [pc, #368]	@ (10040abc <SystemInit+0x184>)
1004094a:	691b      	ldr	r3, [r3, #16]
1004094c:	2b00      	cmp	r3, #0
1004094e:	d107      	bne.n	10040960 <SystemInit+0x28>
10040950:	4b5a      	ldr	r3, [pc, #360]	@ (10040abc <SystemInit+0x184>)
10040952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
10040954:	2b00      	cmp	r3, #0
10040956:	d103      	bne.n	10040960 <SystemInit+0x28>
10040958:	4b58      	ldr	r3, [pc, #352]	@ (10040abc <SystemInit+0x184>)
1004095a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
1004095c:	2b00      	cmp	r3, #0
1004095e:	d006      	beq.n	1004096e <SystemInit+0x36>
  {
    RAM_VR.WakeupFromSleepFlag = 1; /* A wakeup from power save occurred */
10040960:	4b57      	ldr	r3, [pc, #348]	@ (10040ac0 <SystemInit+0x188>)
10040962:	2201      	movs	r2, #1
10040964:	609a      	str	r2, [r3, #8]
    CPUcontextRestore();            /* Restore the context */
10040966:	f000 f909 	bl	10040b7c <CPUcontextRestore>
    /* if the context restore worked properly, we should never return here */
    while(1)
    {
      NVIC_SystemReset();
1004096a:	f7ff ffd3 	bl	10040914 <__NVIC_SystemReset>

  /* Configure the Vector Table location */
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#else
  SCB->VTOR = (uint32_t) (__vector_table);
1004096e:	4b55      	ldr	r3, [pc, #340]	@ (10040ac4 <SystemInit+0x18c>)
10040970:	4a55      	ldr	r2, [pc, #340]	@ (10040ac8 <SystemInit+0x190>)
10040972:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */

  /* Store in RAM the AppBase information */
  RAM_VR.AppBase = (uint32_t) SCB->VTOR;
10040974:	4b53      	ldr	r3, [pc, #332]	@ (10040ac4 <SystemInit+0x18c>)
10040976:	689a      	ldr	r2, [r3, #8]
10040978:	4b51      	ldr	r3, [pc, #324]	@ (10040ac0 <SystemInit+0x188>)
1004097a:	611a      	str	r2, [r3, #16]

  /* Enable all the RAM banks in retention during power save */
  SET_BIT(PWR->CR2, PWR_CR2_RAMRET1);
1004097c:	4b4f      	ldr	r3, [pc, #316]	@ (10040abc <SystemInit+0x184>)
1004097e:	685a      	ldr	r2, [r3, #4]
10040980:	4b4e      	ldr	r3, [pc, #312]	@ (10040abc <SystemInit+0x184>)
10040982:	2120      	movs	r1, #32
10040984:	430a      	orrs	r2, r1
10040986:	605a      	str	r2, [r3, #4]

  /* Disable the GPIO retention in power save configuration */
  CLEAR_BIT(PWR->CR2, PWR_CR2_GPIORET);
10040988:	4b4c      	ldr	r3, [pc, #304]	@ (10040abc <SystemInit+0x184>)
1004098a:	685a      	ldr	r2, [r3, #4]
1004098c:	4b4b      	ldr	r3, [pc, #300]	@ (10040abc <SystemInit+0x184>)
1004098e:	494f      	ldr	r1, [pc, #316]	@ (10040acc <SystemInit+0x194>)
10040990:	400a      	ands	r2, r1
10040992:	605a      	str	r2, [r3, #4]

  /* SMPS setup */
  if ((CFG_HW_SMPS == SMPS_ON) || (CFG_HW_SMPS == SMPS_STATIC_BOF) || (CFG_HW_SMPS == SMPS_DYNAMIC_BOF))
  {
    while(READ_BIT(PWR->SR2, PWR_SR2_SMPSRDY) != PWR_SR2_SMPSRDY); // Wait until SMPS is ready
10040994:	46c0      	nop			@ (mov r8, r8)
10040996:	4b49      	ldr	r3, [pc, #292]	@ (10040abc <SystemInit+0x184>)
10040998:	695b      	ldr	r3, [r3, #20]
1004099a:	2204      	movs	r2, #4
1004099c:	4013      	ands	r3, r2
1004099e:	2b04      	cmp	r3, #4
100409a0:	d1f9      	bne.n	10040996 <SystemInit+0x5e>
    MODIFY_REG(PWR->CR5, PWR_CR5_SMPSBOMSEL, (CFG_HW_SMPS_BOM<<PWR_CR5_SMPSBOMSEL_Pos)); // Configure the SMPS BOM
100409a2:	4b46      	ldr	r3, [pc, #280]	@ (10040abc <SystemInit+0x184>)
100409a4:	69db      	ldr	r3, [r3, #28]
100409a6:	2230      	movs	r2, #48	@ 0x30
100409a8:	4393      	bics	r3, r2
100409aa:	001a      	movs	r2, r3
100409ac:	4b43      	ldr	r3, [pc, #268]	@ (10040abc <SystemInit+0x184>)
100409ae:	2120      	movs	r1, #32
100409b0:	430a      	orrs	r2, r1
100409b2:	61da      	str	r2, [r3, #28]
  }
  if ((CFG_HW_SMPS == SMPS_ON) || (CFG_HW_SMPS == SMPS_OFF))
  {
    MODIFY_REG(PWR->CR5, PWR_CR5_NOSMPS, (CFG_HW_SMPS<<PWR_CR5_NOSMPS_Pos)); // SMPS ON/OFF Configuration
100409b4:	4b41      	ldr	r3, [pc, #260]	@ (10040abc <SystemInit+0x184>)
100409b6:	69da      	ldr	r2, [r3, #28]
100409b8:	4b40      	ldr	r3, [pc, #256]	@ (10040abc <SystemInit+0x184>)
100409ba:	4945      	ldr	r1, [pc, #276]	@ (10040ad0 <SystemInit+0x198>)
100409bc:	400a      	ands	r2, r1
100409be:	61da      	str	r2, [r3, #28]
    /* The SMPS output voltage level and SMPS BOF tuning are set to 1.4V by default */
    SET_BIT(PWR->CR5, PWR_CR5_NOSMPS_BOF);
    CLEAR_BIT(PWR->CR5, PWR_CR5_SMPS_BOF_STATIC);
    SET_BIT(PWR->CR5, PWR_CR5_SMPS_BOF_DYN);
  }
  MODIFY_REG(PWR->CR5, PWR_CR5_SMPSLPOPEN, (CFG_HW_SMPS_LOW_POWER<<PWR_CR5_SMPSLPOPEN_Pos)); // SMPS configuration during power save
100409c0:	4b3e      	ldr	r3, [pc, #248]	@ (10040abc <SystemInit+0x184>)
100409c2:	69da      	ldr	r2, [r3, #28]
100409c4:	4b3d      	ldr	r3, [pc, #244]	@ (10040abc <SystemInit+0x184>)
100409c6:	2180      	movs	r1, #128	@ 0x80
100409c8:	0049      	lsls	r1, r1, #1
100409ca:	430a      	orrs	r2, r1
100409cc:	61da      	str	r2, [r3, #28]

  /* If Trimming values from engineering in flash locations are not present load default values */
  if (*(volatile uint32_t*)VALIDITY_LOCATION != VALIDITY_TAG)
100409ce:	4b41      	ldr	r3, [pc, #260]	@ (10040ad4 <SystemInit+0x19c>)
100409d0:	681b      	ldr	r3, [r3, #0]
100409d2:	4a41      	ldr	r2, [pc, #260]	@ (10040ad8 <SystemInit+0x1a0>)
100409d4:	4293      	cmp	r3, r2
100409d6:	d055      	beq.n	10040a84 <SystemInit+0x14c>
  {
    hsiCalib       = 0x21;
100409d8:	2321      	movs	r3, #33	@ 0x21
100409da:	617b      	str	r3, [r7, #20]
    lsiBw          = 8;
100409dc:	2308      	movs	r3, #8
100409de:	613b      	str	r3, [r7, #16]
    mainRegulator  = 0x03;
100409e0:	2303      	movs	r3, #3
100409e2:	60fb      	str	r3, [r7, #12]
    smpsOutVoltage = 0x03;
100409e4:	2303      	movs	r3, #3
100409e6:	60bb      	str	r3, [r7, #8]

    /* Set HSI Calibration Trimming value */
    MODIFY_REG(RCC->CSSWCR, RCC_CSSWCR_HSITRIMSW, hsiCalib << RCC_CSSWCR_HSITRIMSW_Pos);
100409e8:	4b33      	ldr	r3, [pc, #204]	@ (10040ab8 <SystemInit+0x180>)
100409ea:	68db      	ldr	r3, [r3, #12]
100409ec:	4a3b      	ldr	r2, [pc, #236]	@ (10040adc <SystemInit+0x1a4>)
100409ee:	4013      	ands	r3, r2
100409f0:	0019      	movs	r1, r3
100409f2:	697b      	ldr	r3, [r7, #20]
100409f4:	061a      	lsls	r2, r3, #24
100409f6:	4b30      	ldr	r3, [pc, #192]	@ (10040ab8 <SystemInit+0x180>)
100409f8:	430a      	orrs	r2, r1
100409fa:	60da      	str	r2, [r3, #12]
    SET_BIT(RCC->CSSWCR, RCC_CSSWCR_HSISWTRIMEN);
100409fc:	4b2e      	ldr	r3, [pc, #184]	@ (10040ab8 <SystemInit+0x180>)
100409fe:	68da      	ldr	r2, [r3, #12]
10040a00:	4b2d      	ldr	r3, [pc, #180]	@ (10040ab8 <SystemInit+0x180>)
10040a02:	2180      	movs	r1, #128	@ 0x80
10040a04:	0409      	lsls	r1, r1, #16
10040a06:	430a      	orrs	r2, r1
10040a08:	60da      	str	r2, [r3, #12]

    /* Low speed internal RC trimming value set by software */
    MODIFY_REG(RCC->CSSWCR, RCC_CSSWCR_LSISWBW, lsiBw << RCC_CSSWCR_LSISWBW_Pos);
10040a0a:	4b2b      	ldr	r3, [pc, #172]	@ (10040ab8 <SystemInit+0x180>)
10040a0c:	68db      	ldr	r3, [r3, #12]
10040a0e:	221e      	movs	r2, #30
10040a10:	4393      	bics	r3, r2
10040a12:	0019      	movs	r1, r3
10040a14:	693b      	ldr	r3, [r7, #16]
10040a16:	005a      	lsls	r2, r3, #1
10040a18:	4b27      	ldr	r3, [pc, #156]	@ (10040ab8 <SystemInit+0x180>)
10040a1a:	430a      	orrs	r2, r1
10040a1c:	60da      	str	r2, [r3, #12]
    SET_BIT(RCC->CSSWCR, RCC_CSSWCR_LSISWTRIMEN);
10040a1e:	4b26      	ldr	r3, [pc, #152]	@ (10040ab8 <SystemInit+0x180>)
10040a20:	68da      	ldr	r2, [r3, #12]
10040a22:	4b25      	ldr	r3, [pc, #148]	@ (10040ab8 <SystemInit+0x180>)
10040a24:	2101      	movs	r1, #1
10040a26:	430a      	orrs	r2, r1
10040a28:	60da      	str	r2, [r3, #12]

    /* Set Main Regulator voltage Trimming value */
    MODIFY_REG(PWR->ENGTRIM, PWR_ENGTRIM_TRIM_MR, ((mainRegulator << PWR_ENGTRIM_TRIM_MR_Pos) & PWR_ENGTRIM_TRIM_MR));
10040a2a:	4a24      	ldr	r2, [pc, #144]	@ (10040abc <SystemInit+0x184>)
10040a2c:	2394      	movs	r3, #148	@ 0x94
10040a2e:	58d3      	ldr	r3, [r2, r3]
10040a30:	4a2b      	ldr	r2, [pc, #172]	@ (10040ae0 <SystemInit+0x1a8>)
10040a32:	401a      	ands	r2, r3
10040a34:	68fb      	ldr	r3, [r7, #12]
10040a36:	0199      	lsls	r1, r3, #6
10040a38:	23f0      	movs	r3, #240	@ 0xf0
10040a3a:	009b      	lsls	r3, r3, #2
10040a3c:	400b      	ands	r3, r1
10040a3e:	491f      	ldr	r1, [pc, #124]	@ (10040abc <SystemInit+0x184>)
10040a40:	4313      	orrs	r3, r2
10040a42:	2294      	movs	r2, #148	@ 0x94
10040a44:	508b      	str	r3, [r1, r2]
    SET_BIT(PWR->ENGTRIM, PWR_ENGTRIM_TRIMMREN);
10040a46:	4a1d      	ldr	r2, [pc, #116]	@ (10040abc <SystemInit+0x184>)
10040a48:	2394      	movs	r3, #148	@ 0x94
10040a4a:	58d3      	ldr	r3, [r2, r3]
10040a4c:	491b      	ldr	r1, [pc, #108]	@ (10040abc <SystemInit+0x184>)
10040a4e:	2220      	movs	r2, #32
10040a50:	4313      	orrs	r3, r2
10040a52:	2294      	movs	r2, #148	@ 0x94
10040a54:	508b      	str	r3, [r1, r2]

    /* Set SMPS output voltage Trimming value */
    MODIFY_REG(PWR->ENGTRIM, PWR_ENGTRIM_SMPS_TRIM, ((smpsOutVoltage << PWR_ENGTRIM_SMPS_TRIM_Pos) & PWR_ENGTRIM_SMPS_TRIM));
10040a56:	4a19      	ldr	r2, [pc, #100]	@ (10040abc <SystemInit+0x184>)
10040a58:	2394      	movs	r3, #148	@ 0x94
10040a5a:	58d3      	ldr	r3, [r2, r3]
10040a5c:	4a21      	ldr	r2, [pc, #132]	@ (10040ae4 <SystemInit+0x1ac>)
10040a5e:	401a      	ands	r2, r3
10040a60:	68bb      	ldr	r3, [r7, #8]
10040a62:	02d9      	lsls	r1, r3, #11
10040a64:	23e0      	movs	r3, #224	@ 0xe0
10040a66:	019b      	lsls	r3, r3, #6
10040a68:	400b      	ands	r3, r1
10040a6a:	4914      	ldr	r1, [pc, #80]	@ (10040abc <SystemInit+0x184>)
10040a6c:	4313      	orrs	r3, r2
10040a6e:	2294      	movs	r2, #148	@ 0x94
10040a70:	508b      	str	r3, [r1, r2]
    SET_BIT(PWR->ENGTRIM, PWR_ENGTRIM_SMPSTRIMEN);
10040a72:	4a12      	ldr	r2, [pc, #72]	@ (10040abc <SystemInit+0x184>)
10040a74:	2394      	movs	r3, #148	@ 0x94
10040a76:	58d3      	ldr	r3, [r2, r3]
10040a78:	4910      	ldr	r1, [pc, #64]	@ (10040abc <SystemInit+0x184>)
10040a7a:	2280      	movs	r2, #128	@ 0x80
10040a7c:	00d2      	lsls	r2, r2, #3
10040a7e:	4313      	orrs	r3, r2
10040a80:	2294      	movs	r2, #148	@ 0x94
10040a82:	508b      	str	r3, [r1, r2]
  }

  /* Set all the interrupt with low priprity */
  for (i=0; i<32; i++)
10040a84:	1dfb      	adds	r3, r7, #7
10040a86:	2200      	movs	r2, #0
10040a88:	701a      	strb	r2, [r3, #0]
10040a8a:	e00b      	b.n	10040aa4 <SystemInit+0x16c>
  {
    NVIC_SetPriority((IRQn_Type)i, IRQ_LOW_PRIORITY);
10040a8c:	1dfb      	adds	r3, r7, #7
10040a8e:	781b      	ldrb	r3, [r3, #0]
10040a90:	b25b      	sxtb	r3, r3
10040a92:	2103      	movs	r1, #3
10040a94:	0018      	movs	r0, r3
10040a96:	f7ff fecf 	bl	10040838 <__NVIC_SetPriority>
  for (i=0; i<32; i++)
10040a9a:	1dfb      	adds	r3, r7, #7
10040a9c:	781a      	ldrb	r2, [r3, #0]
10040a9e:	1dfb      	adds	r3, r7, #7
10040aa0:	3201      	adds	r2, #1
10040aa2:	701a      	strb	r2, [r3, #0]
10040aa4:	1dfb      	adds	r3, r7, #7
10040aa6:	781b      	ldrb	r3, [r3, #0]
10040aa8:	2b1f      	cmp	r3, #31
10040aaa:	d9ef      	bls.n	10040a8c <SystemInit+0x154>
  __ASM volatile ("cpsie i" : : : "memory");
10040aac:	b662      	cpsie	i
}
10040aae:	46c0      	nop			@ (mov r8, r8)
  }

  /* Enable all the irqs */
  __enable_irq();
}
10040ab0:	46c0      	nop			@ (mov r8, r8)
10040ab2:	46bd      	mov	sp, r7
10040ab4:	b006      	add	sp, #24
10040ab6:	bd80      	pop	{r7, pc}
10040ab8:	48400000 	.word	0x48400000
10040abc:	48500000 	.word	0x48500000
10040ac0:	20000004 	.word	0x20000004
10040ac4:	e000ed00 	.word	0xe000ed00
10040ac8:	10040000 	.word	0x10040000
10040acc:	fffffeff 	.word	0xfffffeff
10040ad0:	fffffbff 	.word	0xfffffbff
10040ad4:	10001ef8 	.word	0x10001ef8
10040ad8:	fcbceccc 	.word	0xfcbceccc
10040adc:	c0ffffff 	.word	0xc0ffffff
10040ae0:	fffffc3f 	.word	0xfffffc3f
10040ae4:	ffffc7ff 	.word	0xffffc7ff

10040ae8 <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
10040ae8:	b580      	push	{r7, lr}
10040aea:	b082      	sub	sp, #8
10040aec:	af00      	add	r7, sp, #0
  uint8_t directHSE_enabled;
  uint8_t divPrescaler;

  /* Get SYSCLK source HSE or HSI+PLL64MHz */
  directHSE_enabled = (RCC->CFGR & RCC_CFGR_HSESEL) >> RCC_CFGR_HSESEL_Pos;
10040aee:	4b1e      	ldr	r3, [pc, #120]	@ (10040b68 <SystemCoreClockUpdate+0x80>)
10040af0:	689b      	ldr	r3, [r3, #8]
10040af2:	085b      	lsrs	r3, r3, #1
10040af4:	b2da      	uxtb	r2, r3
10040af6:	1dfb      	adds	r3, r7, #7
10040af8:	2101      	movs	r1, #1
10040afa:	400a      	ands	r2, r1
10040afc:	701a      	strb	r2, [r3, #0]

  /* Get the clock divider */
  divPrescaler = (RCC->CFGR & RCC_CFGR_CLKSYSDIV_STATUS) >> RCC_CFGR_CLKSYSDIV_STATUS_Pos;
10040afe:	4b1a      	ldr	r3, [pc, #104]	@ (10040b68 <SystemCoreClockUpdate+0x80>)
10040b00:	689b      	ldr	r3, [r3, #8]
10040b02:	0a1b      	lsrs	r3, r3, #8
10040b04:	b2da      	uxtb	r2, r3
10040b06:	1dbb      	adds	r3, r7, #6
10040b08:	2107      	movs	r1, #7
10040b0a:	400a      	ands	r2, r1
10040b0c:	701a      	strb	r2, [r3, #0]

  if (directHSE_enabled)
10040b0e:	1dfb      	adds	r3, r7, #7
10040b10:	781b      	ldrb	r3, [r3, #0]
10040b12:	2b00      	cmp	r3, #0
10040b14:	d01d      	beq.n	10040b52 <SystemCoreClockUpdate+0x6a>
  {
    switch(divPrescaler)
10040b16:	1dbb      	adds	r3, r7, #6
10040b18:	781b      	ldrb	r3, [r3, #0]
10040b1a:	2b00      	cmp	r3, #0
10040b1c:	d002      	beq.n	10040b24 <SystemCoreClockUpdate+0x3c>
10040b1e:	2b01      	cmp	r3, #1
10040b20:	d004      	beq.n	10040b2c <SystemCoreClockUpdate+0x44>
10040b22:	e007      	b.n	10040b34 <SystemCoreClockUpdate+0x4c>
    {
    case 0:
      SystemCoreClock = HSE_VALUE;
10040b24:	4b11      	ldr	r3, [pc, #68]	@ (10040b6c <SystemCoreClockUpdate+0x84>)
10040b26:	4a12      	ldr	r2, [pc, #72]	@ (10040b70 <SystemCoreClockUpdate+0x88>)
10040b28:	601a      	str	r2, [r3, #0]
      break;
10040b2a:	e019      	b.n	10040b60 <SystemCoreClockUpdate+0x78>
    case 1:
      SystemCoreClock = HSE_VALUE/2;
10040b2c:	4b0f      	ldr	r3, [pc, #60]	@ (10040b6c <SystemCoreClockUpdate+0x84>)
10040b2e:	4a11      	ldr	r2, [pc, #68]	@ (10040b74 <SystemCoreClockUpdate+0x8c>)
10040b30:	601a      	str	r2, [r3, #0]
      break;
10040b32:	e015      	b.n	10040b60 <SystemCoreClockUpdate+0x78>
    default:
      SystemCoreClock = HSE_VALUE/(3*(1<<(divPrescaler-2)));
10040b34:	1dbb      	adds	r3, r7, #6
10040b36:	781b      	ldrb	r3, [r3, #0]
10040b38:	3b02      	subs	r3, #2
10040b3a:	2203      	movs	r2, #3
10040b3c:	409a      	lsls	r2, r3
10040b3e:	0013      	movs	r3, r2
10040b40:	0019      	movs	r1, r3
10040b42:	480b      	ldr	r0, [pc, #44]	@ (10040b70 <SystemCoreClockUpdate+0x88>)
10040b44:	f7ff fabc 	bl	100400c0 <__udivsi3>
10040b48:	0003      	movs	r3, r0
10040b4a:	001a      	movs	r2, r3
10040b4c:	4b07      	ldr	r3, [pc, #28]	@ (10040b6c <SystemCoreClockUpdate+0x84>)
10040b4e:	601a      	str	r2, [r3, #0]
      break;
10040b50:	e006      	b.n	10040b60 <SystemCoreClockUpdate+0x78>
    }
  }
  else
  {
    SystemCoreClock = HSI_VALUE >> divPrescaler;
10040b52:	1dbb      	adds	r3, r7, #6
10040b54:	781b      	ldrb	r3, [r3, #0]
10040b56:	4a08      	ldr	r2, [pc, #32]	@ (10040b78 <SystemCoreClockUpdate+0x90>)
10040b58:	40da      	lsrs	r2, r3
10040b5a:	4b04      	ldr	r3, [pc, #16]	@ (10040b6c <SystemCoreClockUpdate+0x84>)
10040b5c:	601a      	str	r2, [r3, #0]
  }
}
10040b5e:	46c0      	nop			@ (mov r8, r8)
10040b60:	46c0      	nop			@ (mov r8, r8)
10040b62:	46bd      	mov	sp, r7
10040b64:	b002      	add	sp, #8
10040b66:	bd80      	pop	{r7, pc}
10040b68:	48400000 	.word	0x48400000
10040b6c:	20000338 	.word	0x20000338
10040b70:	02dc6c00 	.word	0x02dc6c00
10040b74:	016e3600 	.word	0x016e3600
10040b78:	03d09000 	.word	0x03d09000

10040b7c <CPUcontextRestore>:
  *         by popping it from the stack 
  * @param  None
  * @retval None
  */
__WEAK void CPUcontextRestore(void)
{
10040b7c:	b580      	push	{r7, lr}
10040b7e:	af00      	add	r7, sp, #0
}
10040b80:	46c0      	nop			@ (mov r8, r8)
10040b82:	46bd      	mov	sp, r7
10040b84:	bd80      	pop	{r7, pc}
	...

10040b88 <Reset_Handler>:

	.section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
10040b88:	480c      	ldr	r0, [pc, #48]	@ (10040bbc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
10040b8a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
10040b8c:	f7ff fed4 	bl	10040938 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
10040b90:	2100      	movs	r1, #0
  b  LoopCopyDataInit
10040b92:	e003      	b.n	10040b9c <LoopCopyDataInit>

10040b94 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
10040b94:	4b0a      	ldr	r3, [pc, #40]	@ (10040bc0 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
10040b96:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
10040b98:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
10040b9a:	3104      	adds	r1, #4

10040b9c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
10040b9c:	4809      	ldr	r0, [pc, #36]	@ (10040bc4 <LoopForever+0xa>)
  ldr  r3, =_edata
10040b9e:	4b0a      	ldr	r3, [pc, #40]	@ (10040bc8 <LoopForever+0xe>)
  adds  r2, r0, r1
10040ba0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
10040ba2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
10040ba4:	d3f6      	bcc.n	10040b94 <CopyDataInit>
  ldr  r2, =_sbss
10040ba6:	4a09      	ldr	r2, [pc, #36]	@ (10040bcc <LoopForever+0x12>)
  b  LoopFillZerobss
10040ba8:	e002      	b.n	10040bb0 <LoopFillZerobss>

10040baa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
10040baa:	2300      	movs	r3, #0
  str  r3, [r2]
10040bac:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
10040bae:	3204      	adds	r2, #4

10040bb0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
10040bb0:	4b07      	ldr	r3, [pc, #28]	@ (10040bd0 <LoopForever+0x16>)
  cmp  r2, r3
10040bb2:	429a      	cmp	r2, r3
  bcc  FillZerobss
10040bb4:	d3f9      	bcc.n	10040baa <FillZerobss>

/* Call the application's entry point.*/
  bl  main
10040bb6:	f7ff fc3b 	bl	10040430 <main>

10040bba <LoopForever>:

LoopForever:
    b LoopForever
10040bba:	e7fe      	b.n	10040bba <LoopForever>
   ldr   r0, =_estack
10040bbc:	20008000 	.word	0x20008000
  ldr  r3, =_sidata
10040bc0:	10044214 	.word	0x10044214
  ldr  r0, =_sdata
10040bc4:	20000338 	.word	0x20000338
  ldr  r3, =_edata
10040bc8:	20000374 	.word	0x20000374
  ldr  r2, =_sbss
10040bcc:	20000034 	.word	0x20000034
  ldr  r3, = _ebss
10040bd0:	20000338 	.word	0x20000338

10040bd4 <ADC_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
10040bd4:	e7fe      	b.n	10040bd4 <ADC_IRQHandler>
	...

10040bd8 <LL_PWR_IsEnabledPUPDCfg>:
  * @brief  Check if pull-up and pull-down configuration is enabled
  * @rmtoll CR1          APC           LL_PWR_IsEnabledPUPDCfg
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledPUPDCfg(void)
{
10040bd8:	b580      	push	{r7, lr}
10040bda:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_APC) == (PWR_CR1_APC)) ? 1UL : 0UL);
10040bdc:	4b05      	ldr	r3, [pc, #20]	@ (10040bf4 <LL_PWR_IsEnabledPUPDCfg+0x1c>)
10040bde:	681b      	ldr	r3, [r3, #0]
10040be0:	2210      	movs	r2, #16
10040be2:	4013      	ands	r3, r2
10040be4:	2b10      	cmp	r3, #16
10040be6:	d101      	bne.n	10040bec <LL_PWR_IsEnabledPUPDCfg+0x14>
10040be8:	2301      	movs	r3, #1
10040bea:	e000      	b.n	10040bee <LL_PWR_IsEnabledPUPDCfg+0x16>
10040bec:	2300      	movs	r3, #0
}
10040bee:	0018      	movs	r0, r3
10040bf0:	46bd      	mov	sp, r7
10040bf2:	bd80      	pop	{r7, pc}
10040bf4:	48500000 	.word	0x48500000

10040bf8 <LL_PWR_EnableGPIOPullUp>:
  * @retval None
  * @note   Please refer the user manual to know which IOs are able for this
  *         feature.
  */
__STATIC_INLINE void LL_PWR_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
{
10040bf8:	b580      	push	{r7, lr}
10040bfa:	b082      	sub	sp, #8
10040bfc:	af00      	add	r7, sp, #0
10040bfe:	6078      	str	r0, [r7, #4]
10040c00:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(*((__IO uint32_t *)(GPIO + 4UL)), GPIONumber);
10040c02:	687b      	ldr	r3, [r7, #4]
10040c04:	3304      	adds	r3, #4
10040c06:	681a      	ldr	r2, [r3, #0]
10040c08:	683b      	ldr	r3, [r7, #0]
10040c0a:	43d9      	mvns	r1, r3
10040c0c:	687b      	ldr	r3, [r7, #4]
10040c0e:	3304      	adds	r3, #4
10040c10:	400a      	ands	r2, r1
10040c12:	601a      	str	r2, [r3, #0]
  SET_BIT(*((__IO uint32_t *)GPIO), GPIONumber);
10040c14:	687b      	ldr	r3, [r7, #4]
10040c16:	6819      	ldr	r1, [r3, #0]
10040c18:	687b      	ldr	r3, [r7, #4]
10040c1a:	683a      	ldr	r2, [r7, #0]
10040c1c:	430a      	orrs	r2, r1
10040c1e:	601a      	str	r2, [r3, #0]
}
10040c20:	46c0      	nop			@ (mov r8, r8)
10040c22:	46bd      	mov	sp, r7
10040c24:	b002      	add	sp, #8
10040c26:	bd80      	pop	{r7, pc}

10040c28 <LL_AHB1_GRP1_EnableClock>:
{
10040c28:	b580      	push	{r7, lr}
10040c2a:	b084      	sub	sp, #16
10040c2c:	af00      	add	r7, sp, #0
10040c2e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
10040c30:	4b07      	ldr	r3, [pc, #28]	@ (10040c50 <LL_AHB1_GRP1_EnableClock+0x28>)
10040c32:	6d19      	ldr	r1, [r3, #80]	@ 0x50
10040c34:	4b06      	ldr	r3, [pc, #24]	@ (10040c50 <LL_AHB1_GRP1_EnableClock+0x28>)
10040c36:	687a      	ldr	r2, [r7, #4]
10040c38:	430a      	orrs	r2, r1
10040c3a:	651a      	str	r2, [r3, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
10040c3c:	4b04      	ldr	r3, [pc, #16]	@ (10040c50 <LL_AHB1_GRP1_EnableClock+0x28>)
10040c3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
10040c40:	687a      	ldr	r2, [r7, #4]
10040c42:	4013      	ands	r3, r2
10040c44:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10040c46:	68fb      	ldr	r3, [r7, #12]
}
10040c48:	46c0      	nop			@ (mov r8, r8)
10040c4a:	46bd      	mov	sp, r7
10040c4c:	b004      	add	sp, #16
10040c4e:	bd80      	pop	{r7, pc}
10040c50:	48400000 	.word	0x48400000

10040c54 <LL_APB0_GRP1_EnableClock>:
{
10040c54:	b580      	push	{r7, lr}
10040c56:	b084      	sub	sp, #16
10040c58:	af00      	add	r7, sp, #0
10040c5a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB0ENR, Periphs);
10040c5c:	4b07      	ldr	r3, [pc, #28]	@ (10040c7c <LL_APB0_GRP1_EnableClock+0x28>)
10040c5e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
10040c60:	4b06      	ldr	r3, [pc, #24]	@ (10040c7c <LL_APB0_GRP1_EnableClock+0x28>)
10040c62:	687a      	ldr	r2, [r7, #4]
10040c64:	430a      	orrs	r2, r1
10040c66:	655a      	str	r2, [r3, #84]	@ 0x54
  tmpreg = READ_BIT(RCC->APB0ENR, Periphs);
10040c68:	4b04      	ldr	r3, [pc, #16]	@ (10040c7c <LL_APB0_GRP1_EnableClock+0x28>)
10040c6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
10040c6c:	687a      	ldr	r2, [r7, #4]
10040c6e:	4013      	ands	r3, r2
10040c70:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10040c72:	68fb      	ldr	r3, [r7, #12]
}
10040c74:	46c0      	nop			@ (mov r8, r8)
10040c76:	46bd      	mov	sp, r7
10040c78:	b004      	add	sp, #16
10040c7a:	bd80      	pop	{r7, pc}
10040c7c:	48400000 	.word	0x48400000

10040c80 <LL_APB1_GRP1_EnableClock>:
{
10040c80:	b580      	push	{r7, lr}
10040c82:	b084      	sub	sp, #16
10040c84:	af00      	add	r7, sp, #0
10040c86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
10040c88:	4b07      	ldr	r3, [pc, #28]	@ (10040ca8 <LL_APB1_GRP1_EnableClock+0x28>)
10040c8a:	6d99      	ldr	r1, [r3, #88]	@ 0x58
10040c8c:	4b06      	ldr	r3, [pc, #24]	@ (10040ca8 <LL_APB1_GRP1_EnableClock+0x28>)
10040c8e:	687a      	ldr	r2, [r7, #4]
10040c90:	430a      	orrs	r2, r1
10040c92:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
10040c94:	4b04      	ldr	r3, [pc, #16]	@ (10040ca8 <LL_APB1_GRP1_EnableClock+0x28>)
10040c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
10040c98:	687a      	ldr	r2, [r7, #4]
10040c9a:	4013      	ands	r3, r2
10040c9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
10040c9e:	68fb      	ldr	r3, [r7, #12]
}
10040ca0:	46c0      	nop			@ (mov r8, r8)
10040ca2:	46bd      	mov	sp, r7
10040ca4:	b004      	add	sp, #16
10040ca6:	bd80      	pop	{r7, pc}
10040ca8:	48400000 	.word	0x48400000

10040cac <BSP_LED_Init>:
  *     @arg  LD2
  *     @arg  LD3
  * @retval BSP error code.
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
10040cac:	b590      	push	{r4, r7, lr}
10040cae:	b089      	sub	sp, #36	@ 0x24
10040cb0:	af00      	add	r7, sp, #0
10040cb2:	0002      	movs	r2, r0
10040cb4:	1dfb      	adds	r3, r7, #7
10040cb6:	701a      	strb	r2, [r3, #0]
  GPIO_InitTypeDef GPIO_Init;

  /* Enable the GPIO_LED Clock */
  if (Led == LD1)
10040cb8:	1dfb      	adds	r3, r7, #7
10040cba:	781b      	ldrb	r3, [r3, #0]
10040cbc:	2b00      	cmp	r3, #0
10040cbe:	d103      	bne.n	10040cc8 <BSP_LED_Init+0x1c>
  {
    LD1_GPIO_CLK_ENABLE();
10040cc0:	2004      	movs	r0, #4
10040cc2:	f7ff ffb1 	bl	10040c28 <LL_AHB1_GRP1_EnableClock>
10040cc6:	e00a      	b.n	10040cde <BSP_LED_Init+0x32>
  }
  else if (Led == LD2)
10040cc8:	1dfb      	adds	r3, r7, #7
10040cca:	781b      	ldrb	r3, [r3, #0]
10040ccc:	2b01      	cmp	r3, #1
10040cce:	d103      	bne.n	10040cd8 <BSP_LED_Init+0x2c>
  {
    LD2_GPIO_CLK_ENABLE();
10040cd0:	2008      	movs	r0, #8
10040cd2:	f7ff ffa9 	bl	10040c28 <LL_AHB1_GRP1_EnableClock>
10040cd6:	e002      	b.n	10040cde <BSP_LED_Init+0x32>
  }
  else /* Led = LD3 */
  {
    LD3_GPIO_CLK_ENABLE();
10040cd8:	2008      	movs	r0, #8
10040cda:	f7ff ffa5 	bl	10040c28 <LL_AHB1_GRP1_EnableClock>
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
10040cde:	1dfb      	adds	r3, r7, #7
10040ce0:	781a      	ldrb	r2, [r3, #0]
10040ce2:	4b28      	ldr	r3, [pc, #160]	@ (10040d84 <BSP_LED_Init+0xd8>)
10040ce4:	0052      	lsls	r2, r2, #1
10040ce6:	5ad3      	ldrh	r3, [r2, r3]
10040ce8:	001a      	movs	r2, r3
10040cea:	240c      	movs	r4, #12
10040cec:	193b      	adds	r3, r7, r4
10040cee:	601a      	str	r2, [r3, #0]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
10040cf0:	193b      	adds	r3, r7, r4
10040cf2:	2201      	movs	r2, #1
10040cf4:	605a      	str	r2, [r3, #4]
  GPIO_Init.Pull  = GPIO_PULLUP;
10040cf6:	193b      	adds	r3, r7, r4
10040cf8:	2201      	movs	r2, #1
10040cfa:	609a      	str	r2, [r3, #8]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
10040cfc:	193b      	adds	r3, r7, r4
10040cfe:	2202      	movs	r2, #2
10040d00:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
10040d02:	1dfb      	adds	r3, r7, #7
10040d04:	781a      	ldrb	r2, [r3, #0]
10040d06:	4b20      	ldr	r3, [pc, #128]	@ (10040d88 <BSP_LED_Init+0xdc>)
10040d08:	0092      	lsls	r2, r2, #2
10040d0a:	58d3      	ldr	r3, [r2, r3]
10040d0c:	193a      	adds	r2, r7, r4
10040d0e:	0011      	movs	r1, r2
10040d10:	0018      	movs	r0, r3
10040d12:	f000 fd9b 	bl	1004184c <HAL_GPIO_Init>

  if( LL_PWR_IsEnabledPUPDCfg() != 0)
10040d16:	f7ff ff5f 	bl	10040bd8 <LL_PWR_IsEnabledPUPDCfg>
10040d1a:	1e03      	subs	r3, r0, #0
10040d1c:	d01f      	beq.n	10040d5e <BSP_LED_Init+0xb2>
  {
    if (LED_PORT[Led] == GPIOA)
10040d1e:	1dfb      	adds	r3, r7, #7
10040d20:	781a      	ldrb	r2, [r3, #0]
10040d22:	4b19      	ldr	r3, [pc, #100]	@ (10040d88 <BSP_LED_Init+0xdc>)
10040d24:	0092      	lsls	r2, r2, #2
10040d26:	58d2      	ldr	r2, [r2, r3]
10040d28:	2390      	movs	r3, #144	@ 0x90
10040d2a:	05db      	lsls	r3, r3, #23
10040d2c:	429a      	cmp	r2, r3
10040d2e:	d106      	bne.n	10040d3e <BSP_LED_Init+0x92>
    {
      LL_PWR_EnableGPIOPullUp( LL_PWR_GPIO_A, GPIO_Init.Pin);
10040d30:	193b      	adds	r3, r7, r4
10040d32:	681b      	ldr	r3, [r3, #0]
10040d34:	4a15      	ldr	r2, [pc, #84]	@ (10040d8c <BSP_LED_Init+0xe0>)
10040d36:	0019      	movs	r1, r3
10040d38:	0010      	movs	r0, r2
10040d3a:	f7ff ff5d 	bl	10040bf8 <LL_PWR_EnableGPIOPullUp>
    }
     if (LED_PORT[Led] == GPIOB)
10040d3e:	1dfb      	adds	r3, r7, #7
10040d40:	781a      	ldrb	r2, [r3, #0]
10040d42:	4b11      	ldr	r3, [pc, #68]	@ (10040d88 <BSP_LED_Init+0xdc>)
10040d44:	0092      	lsls	r2, r2, #2
10040d46:	58d3      	ldr	r3, [r2, r3]
10040d48:	4a11      	ldr	r2, [pc, #68]	@ (10040d90 <BSP_LED_Init+0xe4>)
10040d4a:	4293      	cmp	r3, r2
10040d4c:	d107      	bne.n	10040d5e <BSP_LED_Init+0xb2>
    {
      LL_PWR_EnableGPIOPullUp( LL_PWR_GPIO_B, GPIO_Init.Pin);
10040d4e:	230c      	movs	r3, #12
10040d50:	18fb      	adds	r3, r7, r3
10040d52:	681b      	ldr	r3, [r3, #0]
10040d54:	4a0f      	ldr	r2, [pc, #60]	@ (10040d94 <BSP_LED_Init+0xe8>)
10040d56:	0019      	movs	r1, r3
10040d58:	0010      	movs	r0, r2
10040d5a:	f7ff ff4d 	bl	10040bf8 <LL_PWR_EnableGPIOPullUp>
    }
  }

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
10040d5e:	1dfb      	adds	r3, r7, #7
10040d60:	781a      	ldrb	r2, [r3, #0]
10040d62:	4b09      	ldr	r3, [pc, #36]	@ (10040d88 <BSP_LED_Init+0xdc>)
10040d64:	0092      	lsls	r2, r2, #2
10040d66:	58d0      	ldr	r0, [r2, r3]
10040d68:	1dfb      	adds	r3, r7, #7
10040d6a:	781a      	ldrb	r2, [r3, #0]
10040d6c:	4b05      	ldr	r3, [pc, #20]	@ (10040d84 <BSP_LED_Init+0xd8>)
10040d6e:	0052      	lsls	r2, r2, #1
10040d70:	5ad3      	ldrh	r3, [r2, r3]
10040d72:	2201      	movs	r2, #1
10040d74:	0019      	movs	r1, r3
10040d76:	f000 ff1e 	bl	10041bb6 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
10040d7a:	2300      	movs	r3, #0
}
10040d7c:	0018      	movs	r0, r3
10040d7e:	46bd      	mov	sp, r7
10040d80:	b009      	add	sp, #36	@ 0x24
10040d82:	bd90      	pop	{r4, r7, pc}
10040d84:	2000033c 	.word	0x2000033c
10040d88:	20000344 	.word	0x20000344
10040d8c:	48500020 	.word	0x48500020
10040d90:	48100000 	.word	0x48100000
10040d94:	48500028 	.word	0x48500028

10040d98 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code.
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
10040d98:	b580      	push	{r7, lr}
10040d9a:	b088      	sub	sp, #32
10040d9c:	af00      	add	r7, sp, #0
10040d9e:	0002      	movs	r2, r0
10040da0:	1dfb      	adds	r3, r7, #7
10040da2:	701a      	strb	r2, [r3, #0]
10040da4:	1dbb      	adds	r3, r7, #6
10040da6:	1c0a      	adds	r2, r1, #0
10040da8:	701a      	strb	r2, [r3, #0]
  int32_t               status = BSP_ERROR_NONE;
10040daa:	2300      	movs	r3, #0
10040dac:	61fb      	str	r3, [r7, #28]
  GPIO_InitTypeDef      GPIO_Init;

  /* Enable the BUTTON clock */
  if (Button == B1)
10040dae:	1dfb      	adds	r3, r7, #7
10040db0:	781b      	ldrb	r3, [r3, #0]
10040db2:	2b00      	cmp	r3, #0
10040db4:	d103      	bne.n	10040dbe <BSP_PB_Init+0x26>
  {
    B1_GPIO_CLK_ENABLE();
10040db6:	2004      	movs	r0, #4
10040db8:	f7ff ff36 	bl	10040c28 <LL_AHB1_GRP1_EnableClock>
10040dbc:	e00a      	b.n	10040dd4 <BSP_PB_Init+0x3c>
  }
  else if (Button == B2)
10040dbe:	1dfb      	adds	r3, r7, #7
10040dc0:	781b      	ldrb	r3, [r3, #0]
10040dc2:	2b01      	cmp	r3, #1
10040dc4:	d103      	bne.n	10040dce <BSP_PB_Init+0x36>
  {
    B2_GPIO_CLK_ENABLE();
10040dc6:	2008      	movs	r0, #8
10040dc8:	f7ff ff2e 	bl	10040c28 <LL_AHB1_GRP1_EnableClock>
10040dcc:	e002      	b.n	10040dd4 <BSP_PB_Init+0x3c>
  }
  else /* B3 */
  {
    B3_GPIO_CLK_ENABLE();
10040dce:	2008      	movs	r0, #8
10040dd0:	f7ff ff2a 	bl	10040c28 <LL_AHB1_GRP1_EnableClock>
  }

  GPIO_Init.Pin   = BUTTON_PIN[Button];
10040dd4:	1dfb      	adds	r3, r7, #7
10040dd6:	781a      	ldrb	r2, [r3, #0]
10040dd8:	4b37      	ldr	r3, [pc, #220]	@ (10040eb8 <BSP_PB_Init+0x120>)
10040dda:	0052      	lsls	r2, r2, #1
10040ddc:	5ad3      	ldrh	r3, [r2, r3]
10040dde:	001a      	movs	r2, r3
10040de0:	2108      	movs	r1, #8
10040de2:	187b      	adds	r3, r7, r1
10040de4:	601a      	str	r2, [r3, #0]
  GPIO_Init.Pull  = GPIO_PULLUP;
10040de6:	187b      	adds	r3, r7, r1
10040de8:	2201      	movs	r2, #1
10040dea:	609a      	str	r2, [r3, #8]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
10040dec:	187b      	adds	r3, r7, r1
10040dee:	2202      	movs	r2, #2
10040df0:	60da      	str	r2, [r3, #12]

  if (ButtonMode == BUTTON_MODE_GPIO)
10040df2:	1dbb      	adds	r3, r7, #6
10040df4:	781b      	ldrb	r3, [r3, #0]
10040df6:	2b00      	cmp	r3, #0
10040df8:	d10c      	bne.n	10040e14 <BSP_PB_Init+0x7c>
  {
    /* Configure Button pin as input */
    GPIO_Init.Mode = GPIO_MODE_INPUT;
10040dfa:	187b      	adds	r3, r7, r1
10040dfc:	2200      	movs	r2, #0
10040dfe:	605a      	str	r2, [r3, #4]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
10040e00:	1dfb      	adds	r3, r7, #7
10040e02:	781a      	ldrb	r2, [r3, #0]
10040e04:	4b2d      	ldr	r3, [pc, #180]	@ (10040ebc <BSP_PB_Init+0x124>)
10040e06:	0092      	lsls	r2, r2, #2
10040e08:	58d3      	ldr	r3, [r2, r3]
10040e0a:	187a      	adds	r2, r7, r1
10040e0c:	0011      	movs	r1, r2
10040e0e:	0018      	movs	r0, r3
10040e10:	f000 fd1c 	bl	1004184c <HAL_GPIO_Init>
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
10040e14:	1dbb      	adds	r3, r7, #6
10040e16:	781b      	ldrb	r3, [r3, #0]
10040e18:	2b01      	cmp	r3, #1
10040e1a:	d123      	bne.n	10040e64 <BSP_PB_Init+0xcc>
  {
    __HAL_RCC_SYSCFG_CLK_ENABLE();
10040e1c:	2380      	movs	r3, #128	@ 0x80
10040e1e:	005b      	lsls	r3, r3, #1
10040e20:	0018      	movs	r0, r3
10040e22:	f7ff ff17 	bl	10040c54 <LL_APB0_GRP1_EnableClock>

    /* Configure Button pin as input with External interrupt */
    GPIO_Init.Mode = GPIO_MODE_IT_FALLING;
10040e26:	2108      	movs	r1, #8
10040e28:	187b      	adds	r3, r7, r1
10040e2a:	2280      	movs	r2, #128	@ 0x80
10040e2c:	0252      	lsls	r2, r2, #9
10040e2e:	605a      	str	r2, [r3, #4]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
10040e30:	1dfb      	adds	r3, r7, #7
10040e32:	781a      	ldrb	r2, [r3, #0]
10040e34:	4b21      	ldr	r3, [pc, #132]	@ (10040ebc <BSP_PB_Init+0x124>)
10040e36:	0092      	lsls	r2, r2, #2
10040e38:	58d3      	ldr	r3, [r2, r3]
10040e3a:	187a      	adds	r2, r7, r1
10040e3c:	0011      	movs	r1, r2
10040e3e:	0018      	movs	r0, r3
10040e40:	f000 fd04 	bl	1004184c <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(BUTTON_IRQn[Button], 0x00, 0);
10040e44:	1dfb      	adds	r3, r7, #7
10040e46:	781b      	ldrb	r3, [r3, #0]
10040e48:	4a1d      	ldr	r2, [pc, #116]	@ (10040ec0 <BSP_PB_Init+0x128>)
10040e4a:	56d3      	ldrsb	r3, [r2, r3]
10040e4c:	2200      	movs	r2, #0
10040e4e:	2100      	movs	r1, #0
10040e50:	0018      	movs	r0, r3
10040e52:	f000 fcc9 	bl	100417e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(BUTTON_IRQn[Button]);
10040e56:	1dfb      	adds	r3, r7, #7
10040e58:	781b      	ldrb	r3, [r3, #0]
10040e5a:	4a19      	ldr	r2, [pc, #100]	@ (10040ec0 <BSP_PB_Init+0x128>)
10040e5c:	56d3      	ldrsb	r3, [r2, r3]
10040e5e:	0018      	movs	r0, r3
10040e60:	f000 fcd7 	bl	10041812 <HAL_NVIC_EnableIRQ>

  }
  if( LL_PWR_IsEnabledPUPDCfg() != 0)
10040e64:	f7ff feb8 	bl	10040bd8 <LL_PWR_IsEnabledPUPDCfg>
10040e68:	1e03      	subs	r3, r0, #0
10040e6a:	d020      	beq.n	10040eae <BSP_PB_Init+0x116>
  {
    if (BUTTON_PORT[Button] == GPIOA)
10040e6c:	1dfb      	adds	r3, r7, #7
10040e6e:	781a      	ldrb	r2, [r3, #0]
10040e70:	4b12      	ldr	r3, [pc, #72]	@ (10040ebc <BSP_PB_Init+0x124>)
10040e72:	0092      	lsls	r2, r2, #2
10040e74:	58d2      	ldr	r2, [r2, r3]
10040e76:	2390      	movs	r3, #144	@ 0x90
10040e78:	05db      	lsls	r3, r3, #23
10040e7a:	429a      	cmp	r2, r3
10040e7c:	d107      	bne.n	10040e8e <BSP_PB_Init+0xf6>
    {
      LL_PWR_EnableGPIOPullUp( LL_PWR_GPIO_A, GPIO_Init.Pin);
10040e7e:	2308      	movs	r3, #8
10040e80:	18fb      	adds	r3, r7, r3
10040e82:	681b      	ldr	r3, [r3, #0]
10040e84:	4a0f      	ldr	r2, [pc, #60]	@ (10040ec4 <BSP_PB_Init+0x12c>)
10040e86:	0019      	movs	r1, r3
10040e88:	0010      	movs	r0, r2
10040e8a:	f7ff feb5 	bl	10040bf8 <LL_PWR_EnableGPIOPullUp>
    }
     if (BUTTON_PORT[Button] == GPIOB)
10040e8e:	1dfb      	adds	r3, r7, #7
10040e90:	781a      	ldrb	r2, [r3, #0]
10040e92:	4b0a      	ldr	r3, [pc, #40]	@ (10040ebc <BSP_PB_Init+0x124>)
10040e94:	0092      	lsls	r2, r2, #2
10040e96:	58d3      	ldr	r3, [r2, r3]
10040e98:	4a0b      	ldr	r2, [pc, #44]	@ (10040ec8 <BSP_PB_Init+0x130>)
10040e9a:	4293      	cmp	r3, r2
10040e9c:	d107      	bne.n	10040eae <BSP_PB_Init+0x116>
    {
      LL_PWR_EnableGPIOPullUp( LL_PWR_GPIO_B, GPIO_Init.Pin);
10040e9e:	2308      	movs	r3, #8
10040ea0:	18fb      	adds	r3, r7, r3
10040ea2:	681b      	ldr	r3, [r3, #0]
10040ea4:	4a09      	ldr	r2, [pc, #36]	@ (10040ecc <BSP_PB_Init+0x134>)
10040ea6:	0019      	movs	r1, r3
10040ea8:	0010      	movs	r0, r2
10040eaa:	f7ff fea5 	bl	10040bf8 <LL_PWR_EnableGPIOPullUp>
    }
  }
  return status;
10040eae:	69fb      	ldr	r3, [r7, #28]
}
10040eb0:	0018      	movs	r0, r3
10040eb2:	46bd      	mov	sp, r7
10040eb4:	b008      	add	sp, #32
10040eb6:	bd80      	pop	{r7, pc}
10040eb8:	20000350 	.word	0x20000350
10040ebc:	20000358 	.word	0x20000358
10040ec0:	20000364 	.word	0x20000364
10040ec4:	48500020 	.word	0x48500020
10040ec8:	48100000 	.word	0x48100000
10040ecc:	48500028 	.word	0x48500028

10040ed0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a COM_InitTypeDef structure that contains the
  *                  configuration information for the specified COM peripheral.
  * @retval BSP error code.
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
10040ed0:	b580      	push	{r7, lr}
10040ed2:	b084      	sub	sp, #16
10040ed4:	af00      	add	r7, sp, #0
10040ed6:	0002      	movs	r2, r0
10040ed8:	6039      	str	r1, [r7, #0]
10040eda:	1dfb      	adds	r3, r7, #7
10040edc:	701a      	strb	r2, [r3, #0]
  int32_t status = BSP_ERROR_NONE;
10040ede:	2300      	movs	r3, #0
10040ee0:	60fb      	str	r3, [r7, #12]

  if (COM_Init == NULL)
10040ee2:	683b      	ldr	r3, [r7, #0]
10040ee4:	2b00      	cmp	r3, #0
10040ee6:	d103      	bne.n	10040ef0 <BSP_COM_Init+0x20>
  {
    status = BSP_ERROR_WRONG_PARAM;
10040ee8:	2302      	movs	r3, #2
10040eea:	425b      	negs	r3, r3
10040eec:	60fb      	str	r3, [r7, #12]
10040eee:	e026      	b.n	10040f3e <BSP_COM_Init+0x6e>
  }
  else
  {
    /* Initialize COM instance */
    hcom_uart[COM].Instance = COM_UART[COM];
10040ef0:	1dfb      	adds	r3, r7, #7
10040ef2:	7819      	ldrb	r1, [r3, #0]
10040ef4:	1dfb      	adds	r3, r7, #7
10040ef6:	781a      	ldrb	r2, [r3, #0]
10040ef8:	4b13      	ldr	r3, [pc, #76]	@ (10040f48 <BSP_COM_Init+0x78>)
10040efa:	0089      	lsls	r1, r1, #2
10040efc:	58c9      	ldr	r1, [r1, r3]
10040efe:	4b13      	ldr	r3, [pc, #76]	@ (10040f4c <BSP_COM_Init+0x7c>)
10040f00:	2094      	movs	r0, #148	@ 0x94
10040f02:	4342      	muls	r2, r0
10040f04:	50d1      	str	r1, [r2, r3]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    UART_MspInit(&hcom_uart[COM]);
10040f06:	1dfb      	adds	r3, r7, #7
10040f08:	781b      	ldrb	r3, [r3, #0]
10040f0a:	2294      	movs	r2, #148	@ 0x94
10040f0c:	435a      	muls	r2, r3
10040f0e:	4b0f      	ldr	r3, [pc, #60]	@ (10040f4c <BSP_COM_Init+0x7c>)
10040f10:	18d3      	adds	r3, r2, r3
10040f12:	0018      	movs	r0, r3
10040f14:	f000 f84e 	bl	10040fb4 <UART_MspInit>
        status = BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if (status == BSP_ERROR_NONE)
10040f18:	68fb      	ldr	r3, [r7, #12]
10040f1a:	2b00      	cmp	r3, #0
10040f1c:	d10f      	bne.n	10040f3e <BSP_COM_Init+0x6e>
    {
      if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
10040f1e:	1dfb      	adds	r3, r7, #7
10040f20:	781b      	ldrb	r3, [r3, #0]
10040f22:	2294      	movs	r2, #148	@ 0x94
10040f24:	435a      	muls	r2, r3
10040f26:	4b09      	ldr	r3, [pc, #36]	@ (10040f4c <BSP_COM_Init+0x7c>)
10040f28:	18d3      	adds	r3, r2, r3
10040f2a:	683a      	ldr	r2, [r7, #0]
10040f2c:	0011      	movs	r1, r2
10040f2e:	0018      	movs	r0, r3
10040f30:	f000 f80e 	bl	10040f50 <MX_USART1_Init>
10040f34:	1e03      	subs	r3, r0, #0
10040f36:	d002      	beq.n	10040f3e <BSP_COM_Init+0x6e>
      {
        status = BSP_ERROR_PERIPH_FAILURE;
10040f38:	2304      	movs	r3, #4
10040f3a:	425b      	negs	r3, r3
10040f3c:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  return status;
10040f3e:	68fb      	ldr	r3, [r7, #12]
}
10040f40:	0018      	movs	r0, r3
10040f42:	46bd      	mov	sp, r7
10040f44:	b004      	add	sp, #16
10040f46:	bd80      	pop	{r7, pc}
10040f48:	20000368 	.word	0x20000368
10040f4c:	20000098 	.word	0x20000098

10040f50 <MX_USART1_Init>:
  * @param  huart UART handle.
  * @param  MXInit UART initialization structure.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef* huart, MX_UART_InitTypeDef *MXInit)
{
10040f50:	b580      	push	{r7, lr}
10040f52:	b082      	sub	sp, #8
10040f54:	af00      	add	r7, sp, #0
10040f56:	6078      	str	r0, [r7, #4]
10040f58:	6039      	str	r1, [r7, #0]
  /* UART configuration */
  huart->Init.BaudRate       = MXInit->BaudRate;
10040f5a:	683b      	ldr	r3, [r7, #0]
10040f5c:	681a      	ldr	r2, [r3, #0]
10040f5e:	687b      	ldr	r3, [r7, #4]
10040f60:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength     = (uint32_t) MXInit->WordLength;
10040f62:	683b      	ldr	r3, [r7, #0]
10040f64:	685a      	ldr	r2, [r3, #4]
10040f66:	687b      	ldr	r3, [r7, #4]
10040f68:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits       = (uint32_t) MXInit->StopBits;
10040f6a:	683b      	ldr	r3, [r7, #0]
10040f6c:	891b      	ldrh	r3, [r3, #8]
10040f6e:	001a      	movs	r2, r3
10040f70:	687b      	ldr	r3, [r7, #4]
10040f72:	60da      	str	r2, [r3, #12]
  huart->Init.Parity         = (uint32_t) MXInit->Parity;
10040f74:	683b      	ldr	r3, [r7, #0]
10040f76:	895b      	ldrh	r3, [r3, #10]
10040f78:	001a      	movs	r2, r3
10040f7a:	687b      	ldr	r3, [r7, #4]
10040f7c:	611a      	str	r2, [r3, #16]
  huart->Init.Mode           = UART_MODE_TX_RX;
10040f7e:	687b      	ldr	r3, [r7, #4]
10040f80:	220c      	movs	r2, #12
10040f82:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl      = (uint32_t) MXInit->HwFlowCtl;
10040f84:	683b      	ldr	r3, [r7, #0]
10040f86:	899b      	ldrh	r3, [r3, #12]
10040f88:	001a      	movs	r2, r3
10040f8a:	687b      	ldr	r3, [r7, #4]
10040f8c:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling   = UART_OVERSAMPLING_8;
10040f8e:	687b      	ldr	r3, [r7, #4]
10040f90:	2280      	movs	r2, #128	@ 0x80
10040f92:	0212      	lsls	r2, r2, #8
10040f94:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
10040f96:	687b      	ldr	r3, [r7, #4]
10040f98:	2200      	movs	r2, #0
10040f9a:	621a      	str	r2, [r3, #32]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
10040f9c:	687b      	ldr	r3, [r7, #4]
10040f9e:	2200      	movs	r2, #0
10040fa0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_UART_Init(huart);
10040fa2:	687b      	ldr	r3, [r7, #4]
10040fa4:	0018      	movs	r0, r3
10040fa6:	f002 f95d 	bl	10043264 <HAL_UART_Init>
10040faa:	0003      	movs	r3, r0
}
10040fac:	0018      	movs	r0, r3
10040fae:	46bd      	mov	sp, r7
10040fb0:	b002      	add	sp, #8
10040fb2:	bd80      	pop	{r7, pc}

10040fb4 <UART_MspInit>:
  * @brief  Initialize UART MSP.
  * @param  huart UART handle.
  * @retval None.
  */
static void UART_MspInit(UART_HandleTypeDef *huart)
{
10040fb4:	b590      	push	{r4, r7, lr}
10040fb6:	b089      	sub	sp, #36	@ 0x24
10040fb8:	af00      	add	r7, sp, #0
10040fba:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable COM and GPIO clocks */
  COM1_TX_GPIO_CLK_ENABLE();
10040fbc:	2004      	movs	r0, #4
10040fbe:	f7ff fe33 	bl	10040c28 <LL_AHB1_GRP1_EnableClock>
  COM1_RX_GPIO_CLK_ENABLE();
10040fc2:	2004      	movs	r0, #4
10040fc4:	f7ff fe30 	bl	10040c28 <LL_AHB1_GRP1_EnableClock>
  COM1_CLK_ENABLE();
10040fc8:	2380      	movs	r3, #128	@ 0x80
10040fca:	00db      	lsls	r3, r3, #3
10040fcc:	0018      	movs	r0, r3
10040fce:	f7ff fe57 	bl	10040c80 <LL_APB1_GRP1_EnableClock>

  /* Configure COM Tx as alternate function */
  GPIO_Init.Pin       = COM1_TX_PIN;
10040fd2:	240c      	movs	r4, #12
10040fd4:	193b      	adds	r3, r7, r4
10040fd6:	2202      	movs	r2, #2
10040fd8:	601a      	str	r2, [r3, #0]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
10040fda:	193b      	adds	r3, r7, r4
10040fdc:	2202      	movs	r2, #2
10040fde:	605a      	str	r2, [r3, #4]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_HIGH;
10040fe0:	193b      	adds	r3, r7, r4
10040fe2:	2202      	movs	r2, #2
10040fe4:	60da      	str	r2, [r3, #12]
  GPIO_Init.Pull      = GPIO_PULLUP;
10040fe6:	193b      	adds	r3, r7, r4
10040fe8:	2201      	movs	r2, #1
10040fea:	609a      	str	r2, [r3, #8]
  GPIO_Init.Alternate = COM1_TX_AF;
10040fec:	193b      	adds	r3, r7, r4
10040fee:	2201      	movs	r2, #1
10040ff0:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &GPIO_Init);
10040ff2:	193a      	adds	r2, r7, r4
10040ff4:	2390      	movs	r3, #144	@ 0x90
10040ff6:	05db      	lsls	r3, r3, #23
10040ff8:	0011      	movs	r1, r2
10040ffa:	0018      	movs	r0, r3
10040ffc:	f000 fc26 	bl	1004184c <HAL_GPIO_Init>
  if( LL_PWR_IsEnabledPUPDCfg() != 0)
10041000:	f7ff fdea 	bl	10040bd8 <LL_PWR_IsEnabledPUPDCfg>
10041004:	1e03      	subs	r3, r0, #0
10041006:	d006      	beq.n	10041016 <UART_MspInit+0x62>
  {
    LL_PWR_EnableGPIOPullUp( LL_PWR_GPIO_A, GPIO_Init.Pin);
10041008:	193b      	adds	r3, r7, r4
1004100a:	681b      	ldr	r3, [r3, #0]
1004100c:	4a0b      	ldr	r2, [pc, #44]	@ (1004103c <UART_MspInit+0x88>)
1004100e:	0019      	movs	r1, r3
10041010:	0010      	movs	r0, r2
10041012:	f7ff fdf1 	bl	10040bf8 <LL_PWR_EnableGPIOPullUp>
  }
  /* Configure COM Rx as alternate function */
  GPIO_Init.Pin       = COM1_RX_PIN;
10041016:	210c      	movs	r1, #12
10041018:	187b      	adds	r3, r7, r1
1004101a:	2280      	movs	r2, #128	@ 0x80
1004101c:	0212      	lsls	r2, r2, #8
1004101e:	601a      	str	r2, [r3, #0]
  GPIO_Init.Alternate = COM1_RX_AF;
10041020:	187b      	adds	r3, r7, r1
10041022:	2201      	movs	r2, #1
10041024:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &GPIO_Init);
10041026:	187a      	adds	r2, r7, r1
10041028:	2390      	movs	r3, #144	@ 0x90
1004102a:	05db      	lsls	r3, r3, #23
1004102c:	0011      	movs	r1, r2
1004102e:	0018      	movs	r0, r3
10041030:	f000 fc0c 	bl	1004184c <HAL_GPIO_Init>
}
10041034:	46c0      	nop			@ (mov r8, r8)
10041036:	46bd      	mov	sp, r7
10041038:	b009      	add	sp, #36	@ 0x24
1004103a:	bd90      	pop	{r4, r7, pc}
1004103c:	48500020 	.word	0x48500020

10041040 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
10041040:	b580      	push	{r7, lr}
10041042:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
10041044:	46c0      	nop			@ (mov r8, r8)
10041046:	46bd      	mov	sp, r7
10041048:	bd80      	pop	{r7, pc}
	...

1004104c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
1004104c:	b580      	push	{r7, lr}
1004104e:	b086      	sub	sp, #24
10041050:	af04      	add	r7, sp, #16
10041052:	0002      	movs	r2, r0
10041054:	1dfb      	adds	r3, r7, #7
10041056:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
10041058:	4808      	ldr	r0, [pc, #32]	@ (1004107c <ssd1306_WriteCommand+0x30>)
1004105a:	2301      	movs	r3, #1
1004105c:	425b      	negs	r3, r3
1004105e:	9302      	str	r3, [sp, #8]
10041060:	2301      	movs	r3, #1
10041062:	9301      	str	r3, [sp, #4]
10041064:	1dfb      	adds	r3, r7, #7
10041066:	9300      	str	r3, [sp, #0]
10041068:	2301      	movs	r3, #1
1004106a:	2200      	movs	r2, #0
1004106c:	2178      	movs	r1, #120	@ 0x78
1004106e:	f000 fe65 	bl	10041d3c <HAL_I2C_Mem_Write>
}
10041072:	46c0      	nop			@ (mov r8, r8)
10041074:	46bd      	mov	sp, r7
10041076:	b002      	add	sp, #8
10041078:	bd80      	pop	{r7, pc}
1004107a:	46c0      	nop			@ (mov r8, r8)
1004107c:	20000044 	.word	0x20000044

10041080 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
10041080:	b580      	push	{r7, lr}
10041082:	b086      	sub	sp, #24
10041084:	af04      	add	r7, sp, #16
10041086:	6078      	str	r0, [r7, #4]
10041088:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
1004108a:	683b      	ldr	r3, [r7, #0]
1004108c:	b29b      	uxth	r3, r3
1004108e:	4808      	ldr	r0, [pc, #32]	@ (100410b0 <ssd1306_WriteData+0x30>)
10041090:	2201      	movs	r2, #1
10041092:	4252      	negs	r2, r2
10041094:	9202      	str	r2, [sp, #8]
10041096:	9301      	str	r3, [sp, #4]
10041098:	687b      	ldr	r3, [r7, #4]
1004109a:	9300      	str	r3, [sp, #0]
1004109c:	2301      	movs	r3, #1
1004109e:	2240      	movs	r2, #64	@ 0x40
100410a0:	2178      	movs	r1, #120	@ 0x78
100410a2:	f000 fe4b 	bl	10041d3c <HAL_I2C_Mem_Write>
}
100410a6:	46c0      	nop			@ (mov r8, r8)
100410a8:	46bd      	mov	sp, r7
100410aa:	b002      	add	sp, #8
100410ac:	bd80      	pop	{r7, pc}
100410ae:	46c0      	nop			@ (mov r8, r8)
100410b0:	20000044 	.word	0x20000044

100410b4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
100410b4:	b580      	push	{r7, lr}
100410b6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
100410b8:	f7ff ffc2 	bl	10041040 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
100410bc:	2064      	movs	r0, #100	@ 0x64
100410be:	f000 fac3 	bl	10041648 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
100410c2:	2000      	movs	r0, #0
100410c4:	f000 fa14 	bl	100414f0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
100410c8:	2020      	movs	r0, #32
100410ca:	f7ff ffbf 	bl	1004104c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
100410ce:	2000      	movs	r0, #0
100410d0:	f7ff ffbc 	bl	1004104c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
100410d4:	20b0      	movs	r0, #176	@ 0xb0
100410d6:	f7ff ffb9 	bl	1004104c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
100410da:	20c8      	movs	r0, #200	@ 0xc8
100410dc:	f7ff ffb6 	bl	1004104c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
100410e0:	2000      	movs	r0, #0
100410e2:	f7ff ffb3 	bl	1004104c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
100410e6:	2010      	movs	r0, #16
100410e8:	f7ff ffb0 	bl	1004104c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
100410ec:	2040      	movs	r0, #64	@ 0x40
100410ee:	f7ff ffad 	bl	1004104c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
100410f2:	20ff      	movs	r0, #255	@ 0xff
100410f4:	f000 f9e4 	bl	100414c0 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
100410f8:	20a1      	movs	r0, #161	@ 0xa1
100410fa:	f7ff ffa7 	bl	1004104c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
100410fe:	20a6      	movs	r0, #166	@ 0xa6
10041100:	f7ff ffa4 	bl	1004104c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
10041104:	20a8      	movs	r0, #168	@ 0xa8
10041106:	f7ff ffa1 	bl	1004104c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
1004110a:	201f      	movs	r0, #31
1004110c:	f7ff ff9e 	bl	1004104c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
10041110:	20a4      	movs	r0, #164	@ 0xa4
10041112:	f7ff ff9b 	bl	1004104c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
10041116:	20d3      	movs	r0, #211	@ 0xd3
10041118:	f7ff ff98 	bl	1004104c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
1004111c:	2000      	movs	r0, #0
1004111e:	f7ff ff95 	bl	1004104c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
10041122:	20d5      	movs	r0, #213	@ 0xd5
10041124:	f7ff ff92 	bl	1004104c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
10041128:	20f0      	movs	r0, #240	@ 0xf0
1004112a:	f7ff ff8f 	bl	1004104c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
1004112e:	20d9      	movs	r0, #217	@ 0xd9
10041130:	f7ff ff8c 	bl	1004104c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
10041134:	2022      	movs	r0, #34	@ 0x22
10041136:	f7ff ff89 	bl	1004104c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
1004113a:	20da      	movs	r0, #218	@ 0xda
1004113c:	f7ff ff86 	bl	1004104c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
10041140:	2002      	movs	r0, #2
10041142:	f7ff ff83 	bl	1004104c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
10041146:	20db      	movs	r0, #219	@ 0xdb
10041148:	f7ff ff80 	bl	1004104c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
1004114c:	2020      	movs	r0, #32
1004114e:	f7ff ff7d 	bl	1004104c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
10041152:	208d      	movs	r0, #141	@ 0x8d
10041154:	f7ff ff7a 	bl	1004104c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
10041158:	2014      	movs	r0, #20
1004115a:	f7ff ff77 	bl	1004104c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
1004115e:	2001      	movs	r0, #1
10041160:	f000 f9c6 	bl	100414f0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
10041164:	2000      	movs	r0, #0
10041166:	f000 f811 	bl	1004118c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
1004116a:	f000 f829 	bl	100411c0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
1004116e:	4b06      	ldr	r3, [pc, #24]	@ (10041188 <ssd1306_Init+0xd4>)
10041170:	2200      	movs	r2, #0
10041172:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
10041174:	4b04      	ldr	r3, [pc, #16]	@ (10041188 <ssd1306_Init+0xd4>)
10041176:	2200      	movs	r2, #0
10041178:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
1004117a:	4b03      	ldr	r3, [pc, #12]	@ (10041188 <ssd1306_Init+0xd4>)
1004117c:	2201      	movs	r2, #1
1004117e:	711a      	strb	r2, [r3, #4]
}
10041180:	46c0      	nop			@ (mov r8, r8)
10041182:	46bd      	mov	sp, r7
10041184:	bd80      	pop	{r7, pc}
10041186:	46c0      	nop			@ (mov r8, r8)
10041188:	2000032c 	.word	0x2000032c

1004118c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
1004118c:	b580      	push	{r7, lr}
1004118e:	b082      	sub	sp, #8
10041190:	af00      	add	r7, sp, #0
10041192:	0002      	movs	r2, r0
10041194:	1dfb      	adds	r3, r7, #7
10041196:	701a      	strb	r2, [r3, #0]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
10041198:	1dfb      	adds	r3, r7, #7
1004119a:	781b      	ldrb	r3, [r3, #0]
1004119c:	2b00      	cmp	r3, #0
1004119e:	d101      	bne.n	100411a4 <ssd1306_Fill+0x18>
100411a0:	2300      	movs	r3, #0
100411a2:	e000      	b.n	100411a6 <ssd1306_Fill+0x1a>
100411a4:	23ff      	movs	r3, #255	@ 0xff
100411a6:	2280      	movs	r2, #128	@ 0x80
100411a8:	0092      	lsls	r2, r2, #2
100411aa:	4804      	ldr	r0, [pc, #16]	@ (100411bc <ssd1306_Fill+0x30>)
100411ac:	0019      	movs	r1, r3
100411ae:	f002 fc53 	bl	10043a58 <memset>
}
100411b2:	46c0      	nop			@ (mov r8, r8)
100411b4:	46bd      	mov	sp, r7
100411b6:	b002      	add	sp, #8
100411b8:	bd80      	pop	{r7, pc}
100411ba:	46c0      	nop			@ (mov r8, r8)
100411bc:	2000012c 	.word	0x2000012c

100411c0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
100411c0:	b580      	push	{r7, lr}
100411c2:	b082      	sub	sp, #8
100411c4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
100411c6:	1dfb      	adds	r3, r7, #7
100411c8:	2200      	movs	r2, #0
100411ca:	701a      	strb	r2, [r3, #0]
100411cc:	e01a      	b.n	10041204 <ssd1306_UpdateScreen+0x44>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
100411ce:	1dfb      	adds	r3, r7, #7
100411d0:	781b      	ldrb	r3, [r3, #0]
100411d2:	3b50      	subs	r3, #80	@ 0x50
100411d4:	b2db      	uxtb	r3, r3
100411d6:	0018      	movs	r0, r3
100411d8:	f7ff ff38 	bl	1004104c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
100411dc:	2000      	movs	r0, #0
100411de:	f7ff ff35 	bl	1004104c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
100411e2:	2010      	movs	r0, #16
100411e4:	f7ff ff32 	bl	1004104c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
100411e8:	1dfb      	adds	r3, r7, #7
100411ea:	781b      	ldrb	r3, [r3, #0]
100411ec:	01da      	lsls	r2, r3, #7
100411ee:	4b0a      	ldr	r3, [pc, #40]	@ (10041218 <ssd1306_UpdateScreen+0x58>)
100411f0:	18d3      	adds	r3, r2, r3
100411f2:	2180      	movs	r1, #128	@ 0x80
100411f4:	0018      	movs	r0, r3
100411f6:	f7ff ff43 	bl	10041080 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
100411fa:	1dfb      	adds	r3, r7, #7
100411fc:	781a      	ldrb	r2, [r3, #0]
100411fe:	1dfb      	adds	r3, r7, #7
10041200:	3201      	adds	r2, #1
10041202:	701a      	strb	r2, [r3, #0]
10041204:	1dfb      	adds	r3, r7, #7
10041206:	781b      	ldrb	r3, [r3, #0]
10041208:	2b03      	cmp	r3, #3
1004120a:	d9e0      	bls.n	100411ce <ssd1306_UpdateScreen+0xe>
    }
}
1004120c:	46c0      	nop			@ (mov r8, r8)
1004120e:	46c0      	nop			@ (mov r8, r8)
10041210:	46bd      	mov	sp, r7
10041212:	b002      	add	sp, #8
10041214:	bd80      	pop	{r7, pc}
10041216:	46c0      	nop			@ (mov r8, r8)
10041218:	2000012c 	.word	0x2000012c

1004121c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
1004121c:	b590      	push	{r4, r7, lr}
1004121e:	b083      	sub	sp, #12
10041220:	af00      	add	r7, sp, #0
10041222:	0004      	movs	r4, r0
10041224:	0008      	movs	r0, r1
10041226:	0011      	movs	r1, r2
10041228:	1dfb      	adds	r3, r7, #7
1004122a:	1c22      	adds	r2, r4, #0
1004122c:	701a      	strb	r2, [r3, #0]
1004122e:	1dbb      	adds	r3, r7, #6
10041230:	1c02      	adds	r2, r0, #0
10041232:	701a      	strb	r2, [r3, #0]
10041234:	1d7b      	adds	r3, r7, #5
10041236:	1c0a      	adds	r2, r1, #0
10041238:	701a      	strb	r2, [r3, #0]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
1004123a:	1dfb      	adds	r3, r7, #7
1004123c:	781b      	ldrb	r3, [r3, #0]
1004123e:	b25b      	sxtb	r3, r3
10041240:	2b00      	cmp	r3, #0
10041242:	db47      	blt.n	100412d4 <ssd1306_DrawPixel+0xb8>
10041244:	1dbb      	adds	r3, r7, #6
10041246:	781b      	ldrb	r3, [r3, #0]
10041248:	2b1f      	cmp	r3, #31
1004124a:	d843      	bhi.n	100412d4 <ssd1306_DrawPixel+0xb8>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
1004124c:	1d7b      	adds	r3, r7, #5
1004124e:	781b      	ldrb	r3, [r3, #0]
10041250:	2b01      	cmp	r3, #1
10041252:	d11e      	bne.n	10041292 <ssd1306_DrawPixel+0x76>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
10041254:	1dfb      	adds	r3, r7, #7
10041256:	781a      	ldrb	r2, [r3, #0]
10041258:	1dbb      	adds	r3, r7, #6
1004125a:	781b      	ldrb	r3, [r3, #0]
1004125c:	08db      	lsrs	r3, r3, #3
1004125e:	b2d8      	uxtb	r0, r3
10041260:	0003      	movs	r3, r0
10041262:	01db      	lsls	r3, r3, #7
10041264:	18d3      	adds	r3, r2, r3
10041266:	4a1d      	ldr	r2, [pc, #116]	@ (100412dc <ssd1306_DrawPixel+0xc0>)
10041268:	5cd3      	ldrb	r3, [r2, r3]
1004126a:	b25a      	sxtb	r2, r3
1004126c:	1dbb      	adds	r3, r7, #6
1004126e:	781b      	ldrb	r3, [r3, #0]
10041270:	2107      	movs	r1, #7
10041272:	400b      	ands	r3, r1
10041274:	2101      	movs	r1, #1
10041276:	4099      	lsls	r1, r3
10041278:	000b      	movs	r3, r1
1004127a:	b25b      	sxtb	r3, r3
1004127c:	4313      	orrs	r3, r2
1004127e:	b259      	sxtb	r1, r3
10041280:	1dfb      	adds	r3, r7, #7
10041282:	781a      	ldrb	r2, [r3, #0]
10041284:	0003      	movs	r3, r0
10041286:	01db      	lsls	r3, r3, #7
10041288:	18d3      	adds	r3, r2, r3
1004128a:	b2c9      	uxtb	r1, r1
1004128c:	4a13      	ldr	r2, [pc, #76]	@ (100412dc <ssd1306_DrawPixel+0xc0>)
1004128e:	54d1      	strb	r1, [r2, r3]
10041290:	e021      	b.n	100412d6 <ssd1306_DrawPixel+0xba>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
10041292:	1dfb      	adds	r3, r7, #7
10041294:	781a      	ldrb	r2, [r3, #0]
10041296:	1dbb      	adds	r3, r7, #6
10041298:	781b      	ldrb	r3, [r3, #0]
1004129a:	08db      	lsrs	r3, r3, #3
1004129c:	b2d8      	uxtb	r0, r3
1004129e:	0003      	movs	r3, r0
100412a0:	01db      	lsls	r3, r3, #7
100412a2:	18d3      	adds	r3, r2, r3
100412a4:	4a0d      	ldr	r2, [pc, #52]	@ (100412dc <ssd1306_DrawPixel+0xc0>)
100412a6:	5cd3      	ldrb	r3, [r2, r3]
100412a8:	b25b      	sxtb	r3, r3
100412aa:	1dba      	adds	r2, r7, #6
100412ac:	7812      	ldrb	r2, [r2, #0]
100412ae:	2107      	movs	r1, #7
100412b0:	400a      	ands	r2, r1
100412b2:	2101      	movs	r1, #1
100412b4:	4091      	lsls	r1, r2
100412b6:	000a      	movs	r2, r1
100412b8:	b252      	sxtb	r2, r2
100412ba:	43d2      	mvns	r2, r2
100412bc:	b252      	sxtb	r2, r2
100412be:	4013      	ands	r3, r2
100412c0:	b259      	sxtb	r1, r3
100412c2:	1dfb      	adds	r3, r7, #7
100412c4:	781a      	ldrb	r2, [r3, #0]
100412c6:	0003      	movs	r3, r0
100412c8:	01db      	lsls	r3, r3, #7
100412ca:	18d3      	adds	r3, r2, r3
100412cc:	b2c9      	uxtb	r1, r1
100412ce:	4a03      	ldr	r2, [pc, #12]	@ (100412dc <ssd1306_DrawPixel+0xc0>)
100412d0:	54d1      	strb	r1, [r2, r3]
100412d2:	e000      	b.n	100412d6 <ssd1306_DrawPixel+0xba>
        return;
100412d4:	46c0      	nop			@ (mov r8, r8)
    }
}
100412d6:	46bd      	mov	sp, r7
100412d8:	b003      	add	sp, #12
100412da:	bd90      	pop	{r4, r7, pc}
100412dc:	2000012c 	.word	0x2000012c

100412e0 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
100412e0:	b590      	push	{r4, r7, lr}
100412e2:	b089      	sub	sp, #36	@ 0x24
100412e4:	af00      	add	r7, sp, #0
100412e6:	0004      	movs	r4, r0
100412e8:	0038      	movs	r0, r7
100412ea:	6001      	str	r1, [r0, #0]
100412ec:	6042      	str	r2, [r0, #4]
100412ee:	6083      	str	r3, [r0, #8]
100412f0:	210f      	movs	r1, #15
100412f2:	187b      	adds	r3, r7, r1
100412f4:	1c22      	adds	r2, r4, #0
100412f6:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
100412f8:	000a      	movs	r2, r1
100412fa:	18bb      	adds	r3, r7, r2
100412fc:	781b      	ldrb	r3, [r3, #0]
100412fe:	2b1f      	cmp	r3, #31
10041300:	d903      	bls.n	1004130a <ssd1306_WriteChar+0x2a>
10041302:	18bb      	adds	r3, r7, r2
10041304:	781b      	ldrb	r3, [r3, #0]
10041306:	2b7e      	cmp	r3, #126	@ 0x7e
10041308:	d901      	bls.n	1004130e <ssd1306_WriteChar+0x2e>
        return 0;
1004130a:	2300      	movs	r3, #0
1004130c:	e08b      	b.n	10041426 <ssd1306_WriteChar+0x146>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
1004130e:	003b      	movs	r3, r7
10041310:	689b      	ldr	r3, [r3, #8]
10041312:	2b00      	cmp	r3, #0
10041314:	d008      	beq.n	10041328 <ssd1306_WriteChar+0x48>
10041316:	003b      	movs	r3, r7
10041318:	689a      	ldr	r2, [r3, #8]
1004131a:	230f      	movs	r3, #15
1004131c:	18fb      	adds	r3, r7, r3
1004131e:	781b      	ldrb	r3, [r3, #0]
10041320:	3b20      	subs	r3, #32
10041322:	18d3      	adds	r3, r2, r3
10041324:	781b      	ldrb	r3, [r3, #0]
10041326:	e001      	b.n	1004132c <ssd1306_WriteChar+0x4c>
10041328:	003b      	movs	r3, r7
1004132a:	781b      	ldrb	r3, [r3, #0]
1004132c:	2117      	movs	r1, #23
1004132e:	187a      	adds	r2, r7, r1
10041330:	7013      	strb	r3, [r2, #0]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
10041332:	4b3f      	ldr	r3, [pc, #252]	@ (10041430 <ssd1306_WriteChar+0x150>)
10041334:	881b      	ldrh	r3, [r3, #0]
10041336:	001a      	movs	r2, r3
10041338:	187b      	adds	r3, r7, r1
1004133a:	781b      	ldrb	r3, [r3, #0]
1004133c:	18d3      	adds	r3, r2, r3
1004133e:	2b80      	cmp	r3, #128	@ 0x80
10041340:	dc07      	bgt.n	10041352 <ssd1306_WriteChar+0x72>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
10041342:	4b3b      	ldr	r3, [pc, #236]	@ (10041430 <ssd1306_WriteChar+0x150>)
10041344:	885b      	ldrh	r3, [r3, #2]
10041346:	001a      	movs	r2, r3
10041348:	003b      	movs	r3, r7
1004134a:	785b      	ldrb	r3, [r3, #1]
1004134c:	18d3      	adds	r3, r2, r3
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
1004134e:	2b20      	cmp	r3, #32
10041350:	dd01      	ble.n	10041356 <ssd1306_WriteChar+0x76>
    {
        // Not enough space on current line
        return 0;
10041352:	2300      	movs	r3, #0
10041354:	e067      	b.n	10041426 <ssd1306_WriteChar+0x146>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
10041356:	2300      	movs	r3, #0
10041358:	61fb      	str	r3, [r7, #28]
1004135a:	e051      	b.n	10041400 <ssd1306_WriteChar+0x120>
        b = Font.data[(ch - 32) * Font.height + i];
1004135c:	003b      	movs	r3, r7
1004135e:	685a      	ldr	r2, [r3, #4]
10041360:	230f      	movs	r3, #15
10041362:	18fb      	adds	r3, r7, r3
10041364:	781b      	ldrb	r3, [r3, #0]
10041366:	3b20      	subs	r3, #32
10041368:	0039      	movs	r1, r7
1004136a:	7849      	ldrb	r1, [r1, #1]
1004136c:	434b      	muls	r3, r1
1004136e:	0019      	movs	r1, r3
10041370:	69fb      	ldr	r3, [r7, #28]
10041372:	18cb      	adds	r3, r1, r3
10041374:	005b      	lsls	r3, r3, #1
10041376:	18d3      	adds	r3, r2, r3
10041378:	881b      	ldrh	r3, [r3, #0]
1004137a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
1004137c:	2300      	movs	r3, #0
1004137e:	61bb      	str	r3, [r7, #24]
10041380:	e035      	b.n	100413ee <ssd1306_WriteChar+0x10e>
            if((b << j) & 0x8000)  {
10041382:	693a      	ldr	r2, [r7, #16]
10041384:	69bb      	ldr	r3, [r7, #24]
10041386:	409a      	lsls	r2, r3
10041388:	2380      	movs	r3, #128	@ 0x80
1004138a:	021b      	lsls	r3, r3, #8
1004138c:	4013      	ands	r3, r2
1004138e:	d014      	beq.n	100413ba <ssd1306_WriteChar+0xda>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
10041390:	4b27      	ldr	r3, [pc, #156]	@ (10041430 <ssd1306_WriteChar+0x150>)
10041392:	881b      	ldrh	r3, [r3, #0]
10041394:	b2da      	uxtb	r2, r3
10041396:	69bb      	ldr	r3, [r7, #24]
10041398:	b2db      	uxtb	r3, r3
1004139a:	18d3      	adds	r3, r2, r3
1004139c:	b2d8      	uxtb	r0, r3
1004139e:	4b24      	ldr	r3, [pc, #144]	@ (10041430 <ssd1306_WriteChar+0x150>)
100413a0:	885b      	ldrh	r3, [r3, #2]
100413a2:	b2da      	uxtb	r2, r3
100413a4:	69fb      	ldr	r3, [r7, #28]
100413a6:	b2db      	uxtb	r3, r3
100413a8:	18d3      	adds	r3, r2, r3
100413aa:	b2d9      	uxtb	r1, r3
100413ac:	2330      	movs	r3, #48	@ 0x30
100413ae:	18fb      	adds	r3, r7, r3
100413b0:	781b      	ldrb	r3, [r3, #0]
100413b2:	001a      	movs	r2, r3
100413b4:	f7ff ff32 	bl	1004121c <ssd1306_DrawPixel>
100413b8:	e016      	b.n	100413e8 <ssd1306_WriteChar+0x108>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
100413ba:	4b1d      	ldr	r3, [pc, #116]	@ (10041430 <ssd1306_WriteChar+0x150>)
100413bc:	881b      	ldrh	r3, [r3, #0]
100413be:	b2da      	uxtb	r2, r3
100413c0:	69bb      	ldr	r3, [r7, #24]
100413c2:	b2db      	uxtb	r3, r3
100413c4:	18d3      	adds	r3, r2, r3
100413c6:	b2d8      	uxtb	r0, r3
100413c8:	4b19      	ldr	r3, [pc, #100]	@ (10041430 <ssd1306_WriteChar+0x150>)
100413ca:	885b      	ldrh	r3, [r3, #2]
100413cc:	b2da      	uxtb	r2, r3
100413ce:	69fb      	ldr	r3, [r7, #28]
100413d0:	b2db      	uxtb	r3, r3
100413d2:	18d3      	adds	r3, r2, r3
100413d4:	b2d9      	uxtb	r1, r3
100413d6:	2330      	movs	r3, #48	@ 0x30
100413d8:	18fb      	adds	r3, r7, r3
100413da:	781b      	ldrb	r3, [r3, #0]
100413dc:	425a      	negs	r2, r3
100413de:	4153      	adcs	r3, r2
100413e0:	b2db      	uxtb	r3, r3
100413e2:	001a      	movs	r2, r3
100413e4:	f7ff ff1a 	bl	1004121c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
100413e8:	69bb      	ldr	r3, [r7, #24]
100413ea:	3301      	adds	r3, #1
100413ec:	61bb      	str	r3, [r7, #24]
100413ee:	2317      	movs	r3, #23
100413f0:	18fb      	adds	r3, r7, r3
100413f2:	781b      	ldrb	r3, [r3, #0]
100413f4:	69ba      	ldr	r2, [r7, #24]
100413f6:	429a      	cmp	r2, r3
100413f8:	d3c3      	bcc.n	10041382 <ssd1306_WriteChar+0xa2>
    for(i = 0; i < Font.height; i++) {
100413fa:	69fb      	ldr	r3, [r7, #28]
100413fc:	3301      	adds	r3, #1
100413fe:	61fb      	str	r3, [r7, #28]
10041400:	003b      	movs	r3, r7
10041402:	785b      	ldrb	r3, [r3, #1]
10041404:	001a      	movs	r2, r3
10041406:	69fb      	ldr	r3, [r7, #28]
10041408:	4293      	cmp	r3, r2
1004140a:	d3a7      	bcc.n	1004135c <ssd1306_WriteChar+0x7c>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
1004140c:	4b08      	ldr	r3, [pc, #32]	@ (10041430 <ssd1306_WriteChar+0x150>)
1004140e:	881a      	ldrh	r2, [r3, #0]
10041410:	2317      	movs	r3, #23
10041412:	18fb      	adds	r3, r7, r3
10041414:	781b      	ldrb	r3, [r3, #0]
10041416:	b29b      	uxth	r3, r3
10041418:	18d3      	adds	r3, r2, r3
1004141a:	b29a      	uxth	r2, r3
1004141c:	4b04      	ldr	r3, [pc, #16]	@ (10041430 <ssd1306_WriteChar+0x150>)
1004141e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
10041420:	230f      	movs	r3, #15
10041422:	18fb      	adds	r3, r7, r3
10041424:	781b      	ldrb	r3, [r3, #0]
}
10041426:	0018      	movs	r0, r3
10041428:	46bd      	mov	sp, r7
1004142a:	b009      	add	sp, #36	@ 0x24
1004142c:	bd90      	pop	{r4, r7, pc}
1004142e:	46c0      	nop			@ (mov r8, r8)
10041430:	2000032c 	.word	0x2000032c

10041434 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
10041434:	b580      	push	{r7, lr}
10041436:	b086      	sub	sp, #24
10041438:	af02      	add	r7, sp, #8
1004143a:	60f8      	str	r0, [r7, #12]
1004143c:	0038      	movs	r0, r7
1004143e:	6001      	str	r1, [r0, #0]
10041440:	6042      	str	r2, [r0, #4]
10041442:	6083      	str	r3, [r0, #8]
    while (*str) {
10041444:	e017      	b.n	10041476 <ssd1306_WriteString+0x42>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
10041446:	68fb      	ldr	r3, [r7, #12]
10041448:	7818      	ldrb	r0, [r3, #0]
1004144a:	003b      	movs	r3, r7
1004144c:	2218      	movs	r2, #24
1004144e:	18ba      	adds	r2, r7, r2
10041450:	7812      	ldrb	r2, [r2, #0]
10041452:	9200      	str	r2, [sp, #0]
10041454:	6819      	ldr	r1, [r3, #0]
10041456:	685a      	ldr	r2, [r3, #4]
10041458:	689b      	ldr	r3, [r3, #8]
1004145a:	f7ff ff41 	bl	100412e0 <ssd1306_WriteChar>
1004145e:	0003      	movs	r3, r0
10041460:	001a      	movs	r2, r3
10041462:	68fb      	ldr	r3, [r7, #12]
10041464:	781b      	ldrb	r3, [r3, #0]
10041466:	429a      	cmp	r2, r3
10041468:	d002      	beq.n	10041470 <ssd1306_WriteString+0x3c>
            // Char could not be written
            return *str;
1004146a:	68fb      	ldr	r3, [r7, #12]
1004146c:	781b      	ldrb	r3, [r3, #0]
1004146e:	e008      	b.n	10041482 <ssd1306_WriteString+0x4e>
        }
        str++;
10041470:	68fb      	ldr	r3, [r7, #12]
10041472:	3301      	adds	r3, #1
10041474:	60fb      	str	r3, [r7, #12]
    while (*str) {
10041476:	68fb      	ldr	r3, [r7, #12]
10041478:	781b      	ldrb	r3, [r3, #0]
1004147a:	2b00      	cmp	r3, #0
1004147c:	d1e3      	bne.n	10041446 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
1004147e:	68fb      	ldr	r3, [r7, #12]
10041480:	781b      	ldrb	r3, [r3, #0]
}
10041482:	0018      	movs	r0, r3
10041484:	46bd      	mov	sp, r7
10041486:	b004      	add	sp, #16
10041488:	bd80      	pop	{r7, pc}
	...

1004148c <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
1004148c:	b580      	push	{r7, lr}
1004148e:	b082      	sub	sp, #8
10041490:	af00      	add	r7, sp, #0
10041492:	0002      	movs	r2, r0
10041494:	1dfb      	adds	r3, r7, #7
10041496:	701a      	strb	r2, [r3, #0]
10041498:	1dbb      	adds	r3, r7, #6
1004149a:	1c0a      	adds	r2, r1, #0
1004149c:	701a      	strb	r2, [r3, #0]
    SSD1306.CurrentX = x;
1004149e:	1dfb      	adds	r3, r7, #7
100414a0:	781b      	ldrb	r3, [r3, #0]
100414a2:	b29a      	uxth	r2, r3
100414a4:	4b05      	ldr	r3, [pc, #20]	@ (100414bc <ssd1306_SetCursor+0x30>)
100414a6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
100414a8:	1dbb      	adds	r3, r7, #6
100414aa:	781b      	ldrb	r3, [r3, #0]
100414ac:	b29a      	uxth	r2, r3
100414ae:	4b03      	ldr	r3, [pc, #12]	@ (100414bc <ssd1306_SetCursor+0x30>)
100414b0:	805a      	strh	r2, [r3, #2]
}
100414b2:	46c0      	nop			@ (mov r8, r8)
100414b4:	46bd      	mov	sp, r7
100414b6:	b002      	add	sp, #8
100414b8:	bd80      	pop	{r7, pc}
100414ba:	46c0      	nop			@ (mov r8, r8)
100414bc:	2000032c 	.word	0x2000032c

100414c0 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
100414c0:	b580      	push	{r7, lr}
100414c2:	b084      	sub	sp, #16
100414c4:	af00      	add	r7, sp, #0
100414c6:	0002      	movs	r2, r0
100414c8:	1dfb      	adds	r3, r7, #7
100414ca:	701a      	strb	r2, [r3, #0]
    const uint8_t kSetContrastControlRegister = 0x81;
100414cc:	210f      	movs	r1, #15
100414ce:	187b      	adds	r3, r7, r1
100414d0:	2281      	movs	r2, #129	@ 0x81
100414d2:	701a      	strb	r2, [r3, #0]
    ssd1306_WriteCommand(kSetContrastControlRegister);
100414d4:	187b      	adds	r3, r7, r1
100414d6:	781b      	ldrb	r3, [r3, #0]
100414d8:	0018      	movs	r0, r3
100414da:	f7ff fdb7 	bl	1004104c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
100414de:	1dfb      	adds	r3, r7, #7
100414e0:	781b      	ldrb	r3, [r3, #0]
100414e2:	0018      	movs	r0, r3
100414e4:	f7ff fdb2 	bl	1004104c <ssd1306_WriteCommand>
}
100414e8:	46c0      	nop			@ (mov r8, r8)
100414ea:	46bd      	mov	sp, r7
100414ec:	b004      	add	sp, #16
100414ee:	bd80      	pop	{r7, pc}

100414f0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
100414f0:	b580      	push	{r7, lr}
100414f2:	b084      	sub	sp, #16
100414f4:	af00      	add	r7, sp, #0
100414f6:	0002      	movs	r2, r0
100414f8:	1dfb      	adds	r3, r7, #7
100414fa:	701a      	strb	r2, [r3, #0]
    uint8_t value;
    if (on) {
100414fc:	1dfb      	adds	r3, r7, #7
100414fe:	781b      	ldrb	r3, [r3, #0]
10041500:	2b00      	cmp	r3, #0
10041502:	d007      	beq.n	10041514 <ssd1306_SetDisplayOn+0x24>
        value = 0xAF;   // Display on
10041504:	230f      	movs	r3, #15
10041506:	18fb      	adds	r3, r7, r3
10041508:	22af      	movs	r2, #175	@ 0xaf
1004150a:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 1;
1004150c:	4b0a      	ldr	r3, [pc, #40]	@ (10041538 <ssd1306_SetDisplayOn+0x48>)
1004150e:	2201      	movs	r2, #1
10041510:	715a      	strb	r2, [r3, #5]
10041512:	e006      	b.n	10041522 <ssd1306_SetDisplayOn+0x32>
    } else {
        value = 0xAE;   // Display off
10041514:	230f      	movs	r3, #15
10041516:	18fb      	adds	r3, r7, r3
10041518:	22ae      	movs	r2, #174	@ 0xae
1004151a:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 0;
1004151c:	4b06      	ldr	r3, [pc, #24]	@ (10041538 <ssd1306_SetDisplayOn+0x48>)
1004151e:	2200      	movs	r2, #0
10041520:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
10041522:	230f      	movs	r3, #15
10041524:	18fb      	adds	r3, r7, r3
10041526:	781b      	ldrb	r3, [r3, #0]
10041528:	0018      	movs	r0, r3
1004152a:	f7ff fd8f 	bl	1004104c <ssd1306_WriteCommand>
}
1004152e:	46c0      	nop			@ (mov r8, r8)
10041530:	46bd      	mov	sp, r7
10041532:	b004      	add	sp, #16
10041534:	bd80      	pop	{r7, pc}
10041536:	46c0      	nop			@ (mov r8, r8)
10041538:	2000032c 	.word	0x2000032c

1004153c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
1004153c:	b580      	push	{r7, lr}
1004153e:	b082      	sub	sp, #8
10041540:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
10041542:	1dfb      	adds	r3, r7, #7
10041544:	2200      	movs	r2, #0
10041546:	701a      	strb	r2, [r3, #0]

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
10041548:	2003      	movs	r0, #3
1004154a:	f000 f80f 	bl	1004156c <HAL_InitTick>
1004154e:	1e03      	subs	r3, r0, #0
10041550:	d003      	beq.n	1004155a <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
10041552:	1dfb      	adds	r3, r7, #7
10041554:	2201      	movs	r2, #1
10041556:	701a      	strb	r2, [r3, #0]
10041558:	e001      	b.n	1004155e <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
1004155a:	f7ff f90b 	bl	10040774 <HAL_MspInit>
  }

  /* Return function status */
  return status;
1004155e:	1dfb      	adds	r3, r7, #7
10041560:	781b      	ldrb	r3, [r3, #0]
}
10041562:	0018      	movs	r0, r3
10041564:	46bd      	mov	sp, r7
10041566:	b002      	add	sp, #8
10041568:	bd80      	pop	{r7, pc}
	...

1004156c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
1004156c:	b590      	push	{r4, r7, lr}
1004156e:	b085      	sub	sp, #20
10041570:	af00      	add	r7, sp, #0
10041572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
10041574:	230f      	movs	r3, #15
10041576:	18fb      	adds	r3, r7, r3
10041578:	2200      	movs	r2, #0
1004157a:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
1004157c:	4b1d      	ldr	r3, [pc, #116]	@ (100415f4 <HAL_InitTick+0x88>)
1004157e:	781b      	ldrb	r3, [r3, #0]
10041580:	2b00      	cmp	r3, #0
10041582:	d02c      	beq.n	100415de <HAL_InitTick+0x72>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetSysClockFreq() / (1000U / uwTickFreq)) == 0U)
10041584:	f001 fcd4 	bl	10042f30 <HAL_RCC_GetSysClockFreq>
10041588:	0004      	movs	r4, r0
1004158a:	4b1a      	ldr	r3, [pc, #104]	@ (100415f4 <HAL_InitTick+0x88>)
1004158c:	781b      	ldrb	r3, [r3, #0]
1004158e:	0019      	movs	r1, r3
10041590:	23fa      	movs	r3, #250	@ 0xfa
10041592:	0098      	lsls	r0, r3, #2
10041594:	f7fe fd94 	bl	100400c0 <__udivsi3>
10041598:	0003      	movs	r3, r0
1004159a:	0019      	movs	r1, r3
1004159c:	0020      	movs	r0, r4
1004159e:	f7fe fd8f 	bl	100400c0 <__udivsi3>
100415a2:	0003      	movs	r3, r0
100415a4:	0018      	movs	r0, r3
100415a6:	f000 f944 	bl	10041832 <HAL_SYSTICK_Config>
100415aa:	1e03      	subs	r3, r0, #0
100415ac:	d112      	bne.n	100415d4 <HAL_InitTick+0x68>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
100415ae:	687b      	ldr	r3, [r7, #4]
100415b0:	2b03      	cmp	r3, #3
100415b2:	d80a      	bhi.n	100415ca <HAL_InitTick+0x5e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
100415b4:	6879      	ldr	r1, [r7, #4]
100415b6:	2301      	movs	r3, #1
100415b8:	425b      	negs	r3, r3
100415ba:	2200      	movs	r2, #0
100415bc:	0018      	movs	r0, r3
100415be:	f000 f913 	bl	100417e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
100415c2:	4b0d      	ldr	r3, [pc, #52]	@ (100415f8 <HAL_InitTick+0x8c>)
100415c4:	687a      	ldr	r2, [r7, #4]
100415c6:	601a      	str	r2, [r3, #0]
100415c8:	e00d      	b.n	100415e6 <HAL_InitTick+0x7a>
      }
      else
      {
        status = HAL_ERROR;
100415ca:	230f      	movs	r3, #15
100415cc:	18fb      	adds	r3, r7, r3
100415ce:	2201      	movs	r2, #1
100415d0:	701a      	strb	r2, [r3, #0]
100415d2:	e008      	b.n	100415e6 <HAL_InitTick+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
100415d4:	230f      	movs	r3, #15
100415d6:	18fb      	adds	r3, r7, r3
100415d8:	2201      	movs	r2, #1
100415da:	701a      	strb	r2, [r3, #0]
100415dc:	e003      	b.n	100415e6 <HAL_InitTick+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
100415de:	230f      	movs	r3, #15
100415e0:	18fb      	adds	r3, r7, r3
100415e2:	2201      	movs	r2, #1
100415e4:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
100415e6:	230f      	movs	r3, #15
100415e8:	18fb      	adds	r3, r7, r3
100415ea:	781b      	ldrb	r3, [r3, #0]
}
100415ec:	0018      	movs	r0, r3
100415ee:	46bd      	mov	sp, r7
100415f0:	b005      	add	sp, #20
100415f2:	bd90      	pop	{r4, r7, pc}
100415f4:	20000370 	.word	0x20000370
100415f8:	2000036c 	.word	0x2000036c

100415fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
100415fc:	b580      	push	{r7, lr}
100415fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
10041600:	4b05      	ldr	r3, [pc, #20]	@ (10041618 <HAL_IncTick+0x1c>)
10041602:	781b      	ldrb	r3, [r3, #0]
10041604:	001a      	movs	r2, r3
10041606:	4b05      	ldr	r3, [pc, #20]	@ (1004161c <HAL_IncTick+0x20>)
10041608:	681b      	ldr	r3, [r3, #0]
1004160a:	18d2      	adds	r2, r2, r3
1004160c:	4b03      	ldr	r3, [pc, #12]	@ (1004161c <HAL_IncTick+0x20>)
1004160e:	601a      	str	r2, [r3, #0]
}
10041610:	46c0      	nop			@ (mov r8, r8)
10041612:	46bd      	mov	sp, r7
10041614:	bd80      	pop	{r7, pc}
10041616:	46c0      	nop			@ (mov r8, r8)
10041618:	20000370 	.word	0x20000370
1004161c:	20000334 	.word	0x20000334

10041620 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
10041620:	b580      	push	{r7, lr}
10041622:	af00      	add	r7, sp, #0
  return uwTick;
10041624:	4b02      	ldr	r3, [pc, #8]	@ (10041630 <HAL_GetTick+0x10>)
10041626:	681b      	ldr	r3, [r3, #0]
}
10041628:	0018      	movs	r0, r3
1004162a:	46bd      	mov	sp, r7
1004162c:	bd80      	pop	{r7, pc}
1004162e:	46c0      	nop			@ (mov r8, r8)
10041630:	20000334 	.word	0x20000334

10041634 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
10041634:	b580      	push	{r7, lr}
10041636:	af00      	add	r7, sp, #0
  return uwTickPrio;
10041638:	4b02      	ldr	r3, [pc, #8]	@ (10041644 <HAL_GetTickPrio+0x10>)
1004163a:	681b      	ldr	r3, [r3, #0]
}
1004163c:	0018      	movs	r0, r3
1004163e:	46bd      	mov	sp, r7
10041640:	bd80      	pop	{r7, pc}
10041642:	46c0      	nop			@ (mov r8, r8)
10041644:	2000036c 	.word	0x2000036c

10041648 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
10041648:	b580      	push	{r7, lr}
1004164a:	b084      	sub	sp, #16
1004164c:	af00      	add	r7, sp, #0
1004164e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
10041650:	f7ff ffe6 	bl	10041620 <HAL_GetTick>
10041654:	0003      	movs	r3, r0
10041656:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
10041658:	687b      	ldr	r3, [r7, #4]
1004165a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
1004165c:	68fb      	ldr	r3, [r7, #12]
1004165e:	3301      	adds	r3, #1
10041660:	d005      	beq.n	1004166e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
10041662:	4b0a      	ldr	r3, [pc, #40]	@ (1004168c <HAL_Delay+0x44>)
10041664:	781b      	ldrb	r3, [r3, #0]
10041666:	001a      	movs	r2, r3
10041668:	68fb      	ldr	r3, [r7, #12]
1004166a:	189b      	adds	r3, r3, r2
1004166c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
1004166e:	46c0      	nop			@ (mov r8, r8)
10041670:	f7ff ffd6 	bl	10041620 <HAL_GetTick>
10041674:	0002      	movs	r2, r0
10041676:	68bb      	ldr	r3, [r7, #8]
10041678:	1ad3      	subs	r3, r2, r3
1004167a:	68fa      	ldr	r2, [r7, #12]
1004167c:	429a      	cmp	r2, r3
1004167e:	d8f7      	bhi.n	10041670 <HAL_Delay+0x28>
  {
  }
}
10041680:	46c0      	nop			@ (mov r8, r8)
10041682:	46c0      	nop			@ (mov r8, r8)
10041684:	46bd      	mov	sp, r7
10041686:	b004      	add	sp, #16
10041688:	bd80      	pop	{r7, pc}
1004168a:	46c0      	nop			@ (mov r8, r8)
1004168c:	20000370 	.word	0x20000370

10041690 <__NVIC_EnableIRQ>:
{
10041690:	b580      	push	{r7, lr}
10041692:	b082      	sub	sp, #8
10041694:	af00      	add	r7, sp, #0
10041696:	0002      	movs	r2, r0
10041698:	1dfb      	adds	r3, r7, #7
1004169a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
1004169c:	1dfb      	adds	r3, r7, #7
1004169e:	781b      	ldrb	r3, [r3, #0]
100416a0:	2b7f      	cmp	r3, #127	@ 0x7f
100416a2:	d809      	bhi.n	100416b8 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
100416a4:	1dfb      	adds	r3, r7, #7
100416a6:	781b      	ldrb	r3, [r3, #0]
100416a8:	001a      	movs	r2, r3
100416aa:	231f      	movs	r3, #31
100416ac:	401a      	ands	r2, r3
100416ae:	4b04      	ldr	r3, [pc, #16]	@ (100416c0 <__NVIC_EnableIRQ+0x30>)
100416b0:	2101      	movs	r1, #1
100416b2:	4091      	lsls	r1, r2
100416b4:	000a      	movs	r2, r1
100416b6:	601a      	str	r2, [r3, #0]
}
100416b8:	46c0      	nop			@ (mov r8, r8)
100416ba:	46bd      	mov	sp, r7
100416bc:	b002      	add	sp, #8
100416be:	bd80      	pop	{r7, pc}
100416c0:	e000e100 	.word	0xe000e100

100416c4 <__NVIC_SetPriority>:
{
100416c4:	b590      	push	{r4, r7, lr}
100416c6:	b083      	sub	sp, #12
100416c8:	af00      	add	r7, sp, #0
100416ca:	0002      	movs	r2, r0
100416cc:	6039      	str	r1, [r7, #0]
100416ce:	1dfb      	adds	r3, r7, #7
100416d0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
100416d2:	1dfb      	adds	r3, r7, #7
100416d4:	781b      	ldrb	r3, [r3, #0]
100416d6:	2b7f      	cmp	r3, #127	@ 0x7f
100416d8:	d828      	bhi.n	1004172c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100416da:	4a2f      	ldr	r2, [pc, #188]	@ (10041798 <__NVIC_SetPriority+0xd4>)
100416dc:	1dfb      	adds	r3, r7, #7
100416de:	781b      	ldrb	r3, [r3, #0]
100416e0:	b25b      	sxtb	r3, r3
100416e2:	089b      	lsrs	r3, r3, #2
100416e4:	33c0      	adds	r3, #192	@ 0xc0
100416e6:	009b      	lsls	r3, r3, #2
100416e8:	589b      	ldr	r3, [r3, r2]
100416ea:	1dfa      	adds	r2, r7, #7
100416ec:	7812      	ldrb	r2, [r2, #0]
100416ee:	0011      	movs	r1, r2
100416f0:	2203      	movs	r2, #3
100416f2:	400a      	ands	r2, r1
100416f4:	00d2      	lsls	r2, r2, #3
100416f6:	21ff      	movs	r1, #255	@ 0xff
100416f8:	4091      	lsls	r1, r2
100416fa:	000a      	movs	r2, r1
100416fc:	43d2      	mvns	r2, r2
100416fe:	401a      	ands	r2, r3
10041700:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10041702:	683b      	ldr	r3, [r7, #0]
10041704:	019b      	lsls	r3, r3, #6
10041706:	22ff      	movs	r2, #255	@ 0xff
10041708:	401a      	ands	r2, r3
1004170a:	1dfb      	adds	r3, r7, #7
1004170c:	781b      	ldrb	r3, [r3, #0]
1004170e:	0018      	movs	r0, r3
10041710:	2303      	movs	r3, #3
10041712:	4003      	ands	r3, r0
10041714:	00db      	lsls	r3, r3, #3
10041716:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10041718:	481f      	ldr	r0, [pc, #124]	@ (10041798 <__NVIC_SetPriority+0xd4>)
1004171a:	1dfb      	adds	r3, r7, #7
1004171c:	781b      	ldrb	r3, [r3, #0]
1004171e:	b25b      	sxtb	r3, r3
10041720:	089b      	lsrs	r3, r3, #2
10041722:	430a      	orrs	r2, r1
10041724:	33c0      	adds	r3, #192	@ 0xc0
10041726:	009b      	lsls	r3, r3, #2
10041728:	501a      	str	r2, [r3, r0]
}
1004172a:	e031      	b.n	10041790 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1004172c:	4a1b      	ldr	r2, [pc, #108]	@ (1004179c <__NVIC_SetPriority+0xd8>)
1004172e:	1dfb      	adds	r3, r7, #7
10041730:	781b      	ldrb	r3, [r3, #0]
10041732:	0019      	movs	r1, r3
10041734:	230f      	movs	r3, #15
10041736:	400b      	ands	r3, r1
10041738:	3b08      	subs	r3, #8
1004173a:	089b      	lsrs	r3, r3, #2
1004173c:	3306      	adds	r3, #6
1004173e:	009b      	lsls	r3, r3, #2
10041740:	18d3      	adds	r3, r2, r3
10041742:	3304      	adds	r3, #4
10041744:	681b      	ldr	r3, [r3, #0]
10041746:	1dfa      	adds	r2, r7, #7
10041748:	7812      	ldrb	r2, [r2, #0]
1004174a:	0011      	movs	r1, r2
1004174c:	2203      	movs	r2, #3
1004174e:	400a      	ands	r2, r1
10041750:	00d2      	lsls	r2, r2, #3
10041752:	21ff      	movs	r1, #255	@ 0xff
10041754:	4091      	lsls	r1, r2
10041756:	000a      	movs	r2, r1
10041758:	43d2      	mvns	r2, r2
1004175a:	401a      	ands	r2, r3
1004175c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
1004175e:	683b      	ldr	r3, [r7, #0]
10041760:	019b      	lsls	r3, r3, #6
10041762:	22ff      	movs	r2, #255	@ 0xff
10041764:	401a      	ands	r2, r3
10041766:	1dfb      	adds	r3, r7, #7
10041768:	781b      	ldrb	r3, [r3, #0]
1004176a:	0018      	movs	r0, r3
1004176c:	2303      	movs	r3, #3
1004176e:	4003      	ands	r3, r0
10041770:	00db      	lsls	r3, r3, #3
10041772:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10041774:	4809      	ldr	r0, [pc, #36]	@ (1004179c <__NVIC_SetPriority+0xd8>)
10041776:	1dfb      	adds	r3, r7, #7
10041778:	781b      	ldrb	r3, [r3, #0]
1004177a:	001c      	movs	r4, r3
1004177c:	230f      	movs	r3, #15
1004177e:	4023      	ands	r3, r4
10041780:	3b08      	subs	r3, #8
10041782:	089b      	lsrs	r3, r3, #2
10041784:	430a      	orrs	r2, r1
10041786:	3306      	adds	r3, #6
10041788:	009b      	lsls	r3, r3, #2
1004178a:	18c3      	adds	r3, r0, r3
1004178c:	3304      	adds	r3, #4
1004178e:	601a      	str	r2, [r3, #0]
}
10041790:	46c0      	nop			@ (mov r8, r8)
10041792:	46bd      	mov	sp, r7
10041794:	b003      	add	sp, #12
10041796:	bd90      	pop	{r4, r7, pc}
10041798:	e000e100 	.word	0xe000e100
1004179c:	e000ed00 	.word	0xe000ed00

100417a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
100417a0:	b580      	push	{r7, lr}
100417a2:	b082      	sub	sp, #8
100417a4:	af00      	add	r7, sp, #0
100417a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
100417a8:	687b      	ldr	r3, [r7, #4]
100417aa:	1e5a      	subs	r2, r3, #1
100417ac:	2380      	movs	r3, #128	@ 0x80
100417ae:	045b      	lsls	r3, r3, #17
100417b0:	429a      	cmp	r2, r3
100417b2:	d301      	bcc.n	100417b8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
100417b4:	2301      	movs	r3, #1
100417b6:	e010      	b.n	100417da <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
100417b8:	4b0a      	ldr	r3, [pc, #40]	@ (100417e4 <SysTick_Config+0x44>)
100417ba:	687a      	ldr	r2, [r7, #4]
100417bc:	3a01      	subs	r2, #1
100417be:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
100417c0:	2301      	movs	r3, #1
100417c2:	425b      	negs	r3, r3
100417c4:	2103      	movs	r1, #3
100417c6:	0018      	movs	r0, r3
100417c8:	f7ff ff7c 	bl	100416c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
100417cc:	4b05      	ldr	r3, [pc, #20]	@ (100417e4 <SysTick_Config+0x44>)
100417ce:	2200      	movs	r2, #0
100417d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
100417d2:	4b04      	ldr	r3, [pc, #16]	@ (100417e4 <SysTick_Config+0x44>)
100417d4:	2207      	movs	r2, #7
100417d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
100417d8:	2300      	movs	r3, #0
}
100417da:	0018      	movs	r0, r3
100417dc:	46bd      	mov	sp, r7
100417de:	b002      	add	sp, #8
100417e0:	bd80      	pop	{r7, pc}
100417e2:	46c0      	nop			@ (mov r8, r8)
100417e4:	e000e010 	.word	0xe000e010

100417e8 <HAL_NVIC_SetPriority>:
  *         with stm32wl3x devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
100417e8:	b580      	push	{r7, lr}
100417ea:	b084      	sub	sp, #16
100417ec:	af00      	add	r7, sp, #0
100417ee:	60b9      	str	r1, [r7, #8]
100417f0:	607a      	str	r2, [r7, #4]
100417f2:	210f      	movs	r1, #15
100417f4:	187b      	adds	r3, r7, r1
100417f6:	1c02      	adds	r2, r0, #0
100417f8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
100417fa:	68ba      	ldr	r2, [r7, #8]
100417fc:	187b      	adds	r3, r7, r1
100417fe:	781b      	ldrb	r3, [r3, #0]
10041800:	b25b      	sxtb	r3, r3
10041802:	0011      	movs	r1, r2
10041804:	0018      	movs	r0, r3
10041806:	f7ff ff5d 	bl	100416c4 <__NVIC_SetPriority>
}
1004180a:	46c0      	nop			@ (mov r8, r8)
1004180c:	46bd      	mov	sp, r7
1004180e:	b004      	add	sp, #16
10041810:	bd80      	pop	{r7, pc}

10041812 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file)
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
10041812:	b580      	push	{r7, lr}
10041814:	b082      	sub	sp, #8
10041816:	af00      	add	r7, sp, #0
10041818:	0002      	movs	r2, r0
1004181a:	1dfb      	adds	r3, r7, #7
1004181c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
1004181e:	1dfb      	adds	r3, r7, #7
10041820:	781b      	ldrb	r3, [r3, #0]
10041822:	b25b      	sxtb	r3, r3
10041824:	0018      	movs	r0, r3
10041826:	f7ff ff33 	bl	10041690 <__NVIC_EnableIRQ>
}
1004182a:	46c0      	nop			@ (mov r8, r8)
1004182c:	46bd      	mov	sp, r7
1004182e:	b002      	add	sp, #8
10041830:	bd80      	pop	{r7, pc}

10041832 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
10041832:	b580      	push	{r7, lr}
10041834:	b082      	sub	sp, #8
10041836:	af00      	add	r7, sp, #0
10041838:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
1004183a:	687b      	ldr	r3, [r7, #4]
1004183c:	0018      	movs	r0, r3
1004183e:	f7ff ffaf 	bl	100417a0 <SysTick_Config>
10041842:	0003      	movs	r3, r0
}
10041844:	0018      	movs	r0, r3
10041846:	46bd      	mov	sp, r7
10041848:	b002      	add	sp, #8
1004184a:	bd80      	pop	{r7, pc}

1004184c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
1004184c:	b580      	push	{r7, lr}
1004184e:	b086      	sub	sp, #24
10041850:	af00      	add	r7, sp, #0
10041852:	6078      	str	r0, [r7, #4]
10041854:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
10041856:	2300      	movs	r3, #0
10041858:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
1004185a:	e1a0      	b.n	10041b9e <HAL_GPIO_Init+0x352>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
1004185c:	683b      	ldr	r3, [r7, #0]
1004185e:	681b      	ldr	r3, [r3, #0]
10041860:	2101      	movs	r1, #1
10041862:	697a      	ldr	r2, [r7, #20]
10041864:	4091      	lsls	r1, r2
10041866:	000a      	movs	r2, r1
10041868:	4013      	ands	r3, r2
1004186a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
1004186c:	68fb      	ldr	r3, [r7, #12]
1004186e:	2b00      	cmp	r3, #0
10041870:	d100      	bne.n	10041874 <HAL_GPIO_Init+0x28>
10041872:	e191      	b.n	10041b98 <HAL_GPIO_Init+0x34c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
10041874:	683b      	ldr	r3, [r7, #0]
10041876:	685b      	ldr	r3, [r3, #4]
10041878:	2203      	movs	r2, #3
1004187a:	4013      	ands	r3, r2
1004187c:	2b01      	cmp	r3, #1
1004187e:	d005      	beq.n	1004188c <HAL_GPIO_Init+0x40>
10041880:	683b      	ldr	r3, [r7, #0]
10041882:	685b      	ldr	r3, [r3, #4]
10041884:	2203      	movs	r2, #3
10041886:	4013      	ands	r3, r2
10041888:	2b02      	cmp	r3, #2
1004188a:	d130      	bne.n	100418ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
1004188c:	687b      	ldr	r3, [r7, #4]
1004188e:	689b      	ldr	r3, [r3, #8]
10041890:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
10041892:	697b      	ldr	r3, [r7, #20]
10041894:	005b      	lsls	r3, r3, #1
10041896:	2203      	movs	r2, #3
10041898:	409a      	lsls	r2, r3
1004189a:	0013      	movs	r3, r2
1004189c:	43da      	mvns	r2, r3
1004189e:	693b      	ldr	r3, [r7, #16]
100418a0:	4013      	ands	r3, r2
100418a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
100418a4:	683b      	ldr	r3, [r7, #0]
100418a6:	68da      	ldr	r2, [r3, #12]
100418a8:	697b      	ldr	r3, [r7, #20]
100418aa:	005b      	lsls	r3, r3, #1
100418ac:	409a      	lsls	r2, r3
100418ae:	0013      	movs	r3, r2
100418b0:	693a      	ldr	r2, [r7, #16]
100418b2:	4313      	orrs	r3, r2
100418b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
100418b6:	687b      	ldr	r3, [r7, #4]
100418b8:	693a      	ldr	r2, [r7, #16]
100418ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
100418bc:	687b      	ldr	r3, [r7, #4]
100418be:	685b      	ldr	r3, [r3, #4]
100418c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
100418c2:	2201      	movs	r2, #1
100418c4:	697b      	ldr	r3, [r7, #20]
100418c6:	409a      	lsls	r2, r3
100418c8:	0013      	movs	r3, r2
100418ca:	43da      	mvns	r2, r3
100418cc:	693b      	ldr	r3, [r7, #16]
100418ce:	4013      	ands	r3, r2
100418d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
100418d2:	683b      	ldr	r3, [r7, #0]
100418d4:	685b      	ldr	r3, [r3, #4]
100418d6:	091b      	lsrs	r3, r3, #4
100418d8:	2201      	movs	r2, #1
100418da:	401a      	ands	r2, r3
100418dc:	697b      	ldr	r3, [r7, #20]
100418de:	409a      	lsls	r2, r3
100418e0:	0013      	movs	r3, r2
100418e2:	693a      	ldr	r2, [r7, #16]
100418e4:	4313      	orrs	r3, r2
100418e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
100418e8:	687b      	ldr	r3, [r7, #4]
100418ea:	693a      	ldr	r2, [r7, #16]
100418ec:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
100418ee:	683b      	ldr	r3, [r7, #0]
100418f0:	685b      	ldr	r3, [r3, #4]
100418f2:	2203      	movs	r2, #3
100418f4:	4013      	ands	r3, r2
100418f6:	2b03      	cmp	r3, #3
100418f8:	d018      	beq.n	1004192c <HAL_GPIO_Init+0xe0>
      {
        temp = GPIOx->PUPDR;
100418fa:	687b      	ldr	r3, [r7, #4]
100418fc:	68db      	ldr	r3, [r3, #12]
100418fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
10041900:	697b      	ldr	r3, [r7, #20]
10041902:	005b      	lsls	r3, r3, #1
10041904:	2203      	movs	r2, #3
10041906:	409a      	lsls	r2, r3
10041908:	0013      	movs	r3, r2
1004190a:	43da      	mvns	r2, r3
1004190c:	693b      	ldr	r3, [r7, #16]
1004190e:	4013      	ands	r3, r2
10041910:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
10041912:	683b      	ldr	r3, [r7, #0]
10041914:	689a      	ldr	r2, [r3, #8]
10041916:	697b      	ldr	r3, [r7, #20]
10041918:	005b      	lsls	r3, r3, #1
1004191a:	409a      	lsls	r2, r3
1004191c:	0013      	movs	r3, r2
1004191e:	693a      	ldr	r2, [r7, #16]
10041920:	4313      	orrs	r3, r2
10041922:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
10041924:	687b      	ldr	r3, [r7, #4]
10041926:	693a      	ldr	r2, [r7, #16]
10041928:	60da      	str	r2, [r3, #12]
1004192a:	e00e      	b.n	1004194a <HAL_GPIO_Init+0xfe>
      }
      else
      {
        temp = GPIOx->PUPDR;
1004192c:	687b      	ldr	r3, [r7, #4]
1004192e:	68db      	ldr	r3, [r3, #12]
10041930:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
10041932:	697b      	ldr	r3, [r7, #20]
10041934:	005b      	lsls	r3, r3, #1
10041936:	2203      	movs	r2, #3
10041938:	409a      	lsls	r2, r3
1004193a:	0013      	movs	r3, r2
1004193c:	43da      	mvns	r2, r3
1004193e:	693b      	ldr	r3, [r7, #16]
10041940:	4013      	ands	r3, r2
10041942:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
10041944:	687b      	ldr	r3, [r7, #4]
10041946:	693a      	ldr	r2, [r7, #16]
10041948:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
1004194a:	683b      	ldr	r3, [r7, #0]
1004194c:	685b      	ldr	r3, [r3, #4]
1004194e:	2203      	movs	r2, #3
10041950:	4013      	ands	r3, r2
10041952:	2b02      	cmp	r3, #2
10041954:	d123      	bne.n	1004199e <HAL_GPIO_Init+0x152>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
10041956:	697b      	ldr	r3, [r7, #20]
10041958:	08da      	lsrs	r2, r3, #3
1004195a:	687b      	ldr	r3, [r7, #4]
1004195c:	3208      	adds	r2, #8
1004195e:	0092      	lsls	r2, r2, #2
10041960:	58d3      	ldr	r3, [r2, r3]
10041962:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
10041964:	697b      	ldr	r3, [r7, #20]
10041966:	2207      	movs	r2, #7
10041968:	4013      	ands	r3, r2
1004196a:	009b      	lsls	r3, r3, #2
1004196c:	220f      	movs	r2, #15
1004196e:	409a      	lsls	r2, r3
10041970:	0013      	movs	r3, r2
10041972:	43da      	mvns	r2, r3
10041974:	693b      	ldr	r3, [r7, #16]
10041976:	4013      	ands	r3, r2
10041978:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
1004197a:	683b      	ldr	r3, [r7, #0]
1004197c:	691a      	ldr	r2, [r3, #16]
1004197e:	697b      	ldr	r3, [r7, #20]
10041980:	2107      	movs	r1, #7
10041982:	400b      	ands	r3, r1
10041984:	009b      	lsls	r3, r3, #2
10041986:	409a      	lsls	r2, r3
10041988:	0013      	movs	r3, r2
1004198a:	693a      	ldr	r2, [r7, #16]
1004198c:	4313      	orrs	r3, r2
1004198e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
10041990:	697b      	ldr	r3, [r7, #20]
10041992:	08da      	lsrs	r2, r3, #3
10041994:	687b      	ldr	r3, [r7, #4]
10041996:	3208      	adds	r2, #8
10041998:	0092      	lsls	r2, r2, #2
1004199a:	6939      	ldr	r1, [r7, #16]
1004199c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
1004199e:	687b      	ldr	r3, [r7, #4]
100419a0:	681b      	ldr	r3, [r3, #0]
100419a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
100419a4:	697b      	ldr	r3, [r7, #20]
100419a6:	005b      	lsls	r3, r3, #1
100419a8:	2203      	movs	r2, #3
100419aa:	409a      	lsls	r2, r3
100419ac:	0013      	movs	r3, r2
100419ae:	43da      	mvns	r2, r3
100419b0:	693b      	ldr	r3, [r7, #16]
100419b2:	4013      	ands	r3, r2
100419b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
100419b6:	683b      	ldr	r3, [r7, #0]
100419b8:	685b      	ldr	r3, [r3, #4]
100419ba:	2203      	movs	r2, #3
100419bc:	401a      	ands	r2, r3
100419be:	697b      	ldr	r3, [r7, #20]
100419c0:	005b      	lsls	r3, r3, #1
100419c2:	409a      	lsls	r2, r3
100419c4:	0013      	movs	r3, r2
100419c6:	693a      	ldr	r2, [r7, #16]
100419c8:	4313      	orrs	r3, r2
100419ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
100419cc:	687b      	ldr	r3, [r7, #4]
100419ce:	693a      	ldr	r2, [r7, #16]
100419d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
100419d2:	683b      	ldr	r3, [r7, #0]
100419d4:	685a      	ldr	r2, [r3, #4]
100419d6:	23c0      	movs	r3, #192	@ 0xc0
100419d8:	029b      	lsls	r3, r3, #10
100419da:	4013      	ands	r3, r2
100419dc:	d100      	bne.n	100419e0 <HAL_GPIO_Init+0x194>
100419de:	e0db      	b.n	10041b98 <HAL_GPIO_Init+0x34c>
      {

        /* Edge/Level line configuration */
        if ((GPIO_Init->Mode & DETECTION_TYPE) != 0x00u)
100419e0:	683b      	ldr	r3, [r7, #0]
100419e2:	685a      	ldr	r2, [r3, #4]
100419e4:	2380      	movs	r3, #128	@ 0x80
100419e6:	02db      	lsls	r3, r3, #11
100419e8:	4013      	ands	r3, r2
100419ea:	d030      	beq.n	10041a4e <HAL_GPIO_Init+0x202>
        {
          temp = SYSCFG->IO_DTR;
100419ec:	2380      	movs	r3, #128	@ 0x80
100419ee:	05db      	lsls	r3, r3, #23
100419f0:	68db      	ldr	r3, [r3, #12]
100419f2:	613b      	str	r3, [r7, #16]
          if (GPIOx == GPIOA)
100419f4:	687a      	ldr	r2, [r7, #4]
100419f6:	2390      	movs	r3, #144	@ 0x90
100419f8:	05db      	lsls	r3, r3, #23
100419fa:	429a      	cmp	r2, r3
100419fc:	d111      	bne.n	10041a22 <HAL_GPIO_Init+0x1d6>
          {
            temp &= ~(1 << position);
100419fe:	2201      	movs	r2, #1
10041a00:	697b      	ldr	r3, [r7, #20]
10041a02:	409a      	lsls	r2, r3
10041a04:	0013      	movs	r3, r2
10041a06:	43db      	mvns	r3, r3
10041a08:	001a      	movs	r2, r3
10041a0a:	693b      	ldr	r3, [r7, #16]
10041a0c:	4013      	ands	r3, r2
10041a0e:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
10041a10:	2201      	movs	r2, #1
10041a12:	697b      	ldr	r3, [r7, #20]
10041a14:	409a      	lsls	r2, r3
10041a16:	0013      	movs	r3, r2
10041a18:	001a      	movs	r2, r3
10041a1a:	693b      	ldr	r3, [r7, #16]
10041a1c:	4313      	orrs	r3, r2
10041a1e:	613b      	str	r3, [r7, #16]
10041a20:	e011      	b.n	10041a46 <HAL_GPIO_Init+0x1fa>
          }
          else
          {
            temp &= ~((1 << position) << 16);
10041a22:	2201      	movs	r2, #1
10041a24:	697b      	ldr	r3, [r7, #20]
10041a26:	409a      	lsls	r2, r3
10041a28:	0013      	movs	r3, r2
10041a2a:	041b      	lsls	r3, r3, #16
10041a2c:	43db      	mvns	r3, r3
10041a2e:	001a      	movs	r2, r3
10041a30:	693b      	ldr	r3, [r7, #16]
10041a32:	4013      	ands	r3, r2
10041a34:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10041a36:	2201      	movs	r2, #1
10041a38:	697b      	ldr	r3, [r7, #20]
10041a3a:	409a      	lsls	r2, r3
10041a3c:	0013      	movs	r3, r2
10041a3e:	041b      	lsls	r3, r3, #16
10041a40:	693a      	ldr	r2, [r7, #16]
10041a42:	4313      	orrs	r3, r2
10041a44:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_DTR = temp;
10041a46:	2380      	movs	r3, #128	@ 0x80
10041a48:	05db      	lsls	r3, r3, #23
10041a4a:	693a      	ldr	r2, [r7, #16]
10041a4c:	60da      	str	r2, [r3, #12]
        }

		/* Edge selection configuration */
		if ((GPIO_Init->Mode & EDGE_SELECTION) != 0x00u)
10041a4e:	683b      	ldr	r3, [r7, #0]
10041a50:	685a      	ldr	r2, [r3, #4]
10041a52:	2380      	movs	r3, #128	@ 0x80
10041a54:	035b      	lsls	r3, r3, #13
10041a56:	4013      	ands	r3, r2
10041a58:	d030      	beq.n	10041abc <HAL_GPIO_Init+0x270>
        {
          temp = SYSCFG->IO_IBER;
10041a5a:	2380      	movs	r3, #128	@ 0x80
10041a5c:	05db      	lsls	r3, r3, #23
10041a5e:	691b      	ldr	r3, [r3, #16]
10041a60:	613b      	str	r3, [r7, #16]

          if (GPIOx == GPIOA)
10041a62:	687a      	ldr	r2, [r7, #4]
10041a64:	2390      	movs	r3, #144	@ 0x90
10041a66:	05db      	lsls	r3, r3, #23
10041a68:	429a      	cmp	r2, r3
10041a6a:	d111      	bne.n	10041a90 <HAL_GPIO_Init+0x244>
          {
            temp &= ~(1 << position);
10041a6c:	2201      	movs	r2, #1
10041a6e:	697b      	ldr	r3, [r7, #20]
10041a70:	409a      	lsls	r2, r3
10041a72:	0013      	movs	r3, r2
10041a74:	43db      	mvns	r3, r3
10041a76:	001a      	movs	r2, r3
10041a78:	693b      	ldr	r3, [r7, #16]
10041a7a:	4013      	ands	r3, r2
10041a7c:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
10041a7e:	2201      	movs	r2, #1
10041a80:	697b      	ldr	r3, [r7, #20]
10041a82:	409a      	lsls	r2, r3
10041a84:	0013      	movs	r3, r2
10041a86:	001a      	movs	r2, r3
10041a88:	693b      	ldr	r3, [r7, #16]
10041a8a:	4313      	orrs	r3, r2
10041a8c:	613b      	str	r3, [r7, #16]
10041a8e:	e011      	b.n	10041ab4 <HAL_GPIO_Init+0x268>
          }
          else
          {
            temp &= ~((1 << position) << 16);
10041a90:	2201      	movs	r2, #1
10041a92:	697b      	ldr	r3, [r7, #20]
10041a94:	409a      	lsls	r2, r3
10041a96:	0013      	movs	r3, r2
10041a98:	041b      	lsls	r3, r3, #16
10041a9a:	43db      	mvns	r3, r3
10041a9c:	001a      	movs	r2, r3
10041a9e:	693b      	ldr	r3, [r7, #16]
10041aa0:	4013      	ands	r3, r2
10041aa2:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10041aa4:	2201      	movs	r2, #1
10041aa6:	697b      	ldr	r3, [r7, #20]
10041aa8:	409a      	lsls	r2, r3
10041aaa:	0013      	movs	r3, r2
10041aac:	041b      	lsls	r3, r3, #16
10041aae:	693a      	ldr	r2, [r7, #16]
10041ab0:	4313      	orrs	r3, r2
10041ab2:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_IBER= temp;
10041ab4:	2380      	movs	r3, #128	@ 0x80
10041ab6:	05db      	lsls	r3, r3, #23
10041ab8:	693a      	ldr	r2, [r7, #16]
10041aba:	611a      	str	r2, [r3, #16]
        }

        /* Trigger mode configuration */
		if ((GPIO_Init->Mode & TRIGGER_MODE) != 0x00u)
10041abc:	683b      	ldr	r3, [r7, #0]
10041abe:	685a      	ldr	r2, [r3, #4]
10041ac0:	2380      	movs	r3, #128	@ 0x80
10041ac2:	03db      	lsls	r3, r3, #15
10041ac4:	4013      	ands	r3, r2
10041ac6:	d030      	beq.n	10041b2a <HAL_GPIO_Init+0x2de>
        {
          temp = SYSCFG->IO_IEVR;
10041ac8:	2380      	movs	r3, #128	@ 0x80
10041aca:	05db      	lsls	r3, r3, #23
10041acc:	695b      	ldr	r3, [r3, #20]
10041ace:	613b      	str	r3, [r7, #16]

          if (GPIOx == GPIOA)
10041ad0:	687a      	ldr	r2, [r7, #4]
10041ad2:	2390      	movs	r3, #144	@ 0x90
10041ad4:	05db      	lsls	r3, r3, #23
10041ad6:	429a      	cmp	r2, r3
10041ad8:	d111      	bne.n	10041afe <HAL_GPIO_Init+0x2b2>
          {
            temp &= ~(1 << position);
10041ada:	2201      	movs	r2, #1
10041adc:	697b      	ldr	r3, [r7, #20]
10041ade:	409a      	lsls	r2, r3
10041ae0:	0013      	movs	r3, r2
10041ae2:	43db      	mvns	r3, r3
10041ae4:	001a      	movs	r2, r3
10041ae6:	693b      	ldr	r3, [r7, #16]
10041ae8:	4013      	ands	r3, r2
10041aea:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
10041aec:	2201      	movs	r2, #1
10041aee:	697b      	ldr	r3, [r7, #20]
10041af0:	409a      	lsls	r2, r3
10041af2:	0013      	movs	r3, r2
10041af4:	001a      	movs	r2, r3
10041af6:	693b      	ldr	r3, [r7, #16]
10041af8:	4313      	orrs	r3, r2
10041afa:	613b      	str	r3, [r7, #16]
10041afc:	e011      	b.n	10041b22 <HAL_GPIO_Init+0x2d6>
          }
          else
          {
            temp &= ~((1 << position) << 16);
10041afe:	2201      	movs	r2, #1
10041b00:	697b      	ldr	r3, [r7, #20]
10041b02:	409a      	lsls	r2, r3
10041b04:	0013      	movs	r3, r2
10041b06:	041b      	lsls	r3, r3, #16
10041b08:	43db      	mvns	r3, r3
10041b0a:	001a      	movs	r2, r3
10041b0c:	693b      	ldr	r3, [r7, #16]
10041b0e:	4013      	ands	r3, r2
10041b10:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10041b12:	2201      	movs	r2, #1
10041b14:	697b      	ldr	r3, [r7, #20]
10041b16:	409a      	lsls	r2, r3
10041b18:	0013      	movs	r3, r2
10041b1a:	041b      	lsls	r3, r3, #16
10041b1c:	693a      	ldr	r2, [r7, #16]
10041b1e:	4313      	orrs	r3, r2
10041b20:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_IEVR= temp;
10041b22:	2380      	movs	r3, #128	@ 0x80
10041b24:	05db      	lsls	r3, r3, #23
10041b26:	693a      	ldr	r2, [r7, #16]
10041b28:	615a      	str	r2, [r3, #20]
        }

        /* Enable the specified EXTI interrupt line */
        if ((GPIO_Init->Mode & EXTI_IT) == EXTI_IT)
10041b2a:	683b      	ldr	r3, [r7, #0]
10041b2c:	685a      	ldr	r2, [r3, #4]
10041b2e:	2380      	movs	r3, #128	@ 0x80
10041b30:	025b      	lsls	r3, r3, #9
10041b32:	4013      	ands	r3, r2
10041b34:	d030      	beq.n	10041b98 <HAL_GPIO_Init+0x34c>
        {
          temp = SYSCFG->IO_IER;
10041b36:	2380      	movs	r3, #128	@ 0x80
10041b38:	05db      	lsls	r3, r3, #23
10041b3a:	699b      	ldr	r3, [r3, #24]
10041b3c:	613b      	str	r3, [r7, #16]

          if (GPIOx == GPIOA)
10041b3e:	687a      	ldr	r2, [r7, #4]
10041b40:	2390      	movs	r3, #144	@ 0x90
10041b42:	05db      	lsls	r3, r3, #23
10041b44:	429a      	cmp	r2, r3
10041b46:	d111      	bne.n	10041b6c <HAL_GPIO_Init+0x320>
          {
            temp &= ~(1 << position);
10041b48:	2201      	movs	r2, #1
10041b4a:	697b      	ldr	r3, [r7, #20]
10041b4c:	409a      	lsls	r2, r3
10041b4e:	0013      	movs	r3, r2
10041b50:	43db      	mvns	r3, r3
10041b52:	001a      	movs	r2, r3
10041b54:	693b      	ldr	r3, [r7, #16]
10041b56:	4013      	ands	r3, r2
10041b58:	613b      	str	r3, [r7, #16]
            temp |= (1 << position);
10041b5a:	2201      	movs	r2, #1
10041b5c:	697b      	ldr	r3, [r7, #20]
10041b5e:	409a      	lsls	r2, r3
10041b60:	0013      	movs	r3, r2
10041b62:	001a      	movs	r2, r3
10041b64:	693b      	ldr	r3, [r7, #16]
10041b66:	4313      	orrs	r3, r2
10041b68:	613b      	str	r3, [r7, #16]
10041b6a:	e011      	b.n	10041b90 <HAL_GPIO_Init+0x344>
          }
          else
          {
            temp &= ~((1 << position) << 16);
10041b6c:	2201      	movs	r2, #1
10041b6e:	697b      	ldr	r3, [r7, #20]
10041b70:	409a      	lsls	r2, r3
10041b72:	0013      	movs	r3, r2
10041b74:	041b      	lsls	r3, r3, #16
10041b76:	43db      	mvns	r3, r3
10041b78:	001a      	movs	r2, r3
10041b7a:	693b      	ldr	r3, [r7, #16]
10041b7c:	4013      	ands	r3, r2
10041b7e:	613b      	str	r3, [r7, #16]
            temp |= ((1 << position) << 16);
10041b80:	2201      	movs	r2, #1
10041b82:	697b      	ldr	r3, [r7, #20]
10041b84:	409a      	lsls	r2, r3
10041b86:	0013      	movs	r3, r2
10041b88:	041b      	lsls	r3, r3, #16
10041b8a:	693a      	ldr	r2, [r7, #16]
10041b8c:	4313      	orrs	r3, r2
10041b8e:	613b      	str	r3, [r7, #16]
          }
          SYSCFG->IO_IER= temp;
10041b90:	2380      	movs	r3, #128	@ 0x80
10041b92:	05db      	lsls	r3, r3, #23
10041b94:	693a      	ldr	r2, [r7, #16]
10041b96:	619a      	str	r2, [r3, #24]
        }
      }
    }

    position++;
10041b98:	697b      	ldr	r3, [r7, #20]
10041b9a:	3301      	adds	r3, #1
10041b9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
10041b9e:	683b      	ldr	r3, [r7, #0]
10041ba0:	681a      	ldr	r2, [r3, #0]
10041ba2:	697b      	ldr	r3, [r7, #20]
10041ba4:	40da      	lsrs	r2, r3
10041ba6:	1e13      	subs	r3, r2, #0
10041ba8:	d000      	beq.n	10041bac <HAL_GPIO_Init+0x360>
10041baa:	e657      	b.n	1004185c <HAL_GPIO_Init+0x10>
  }
}
10041bac:	46c0      	nop			@ (mov r8, r8)
10041bae:	46c0      	nop			@ (mov r8, r8)
10041bb0:	46bd      	mov	sp, r7
10041bb2:	b006      	add	sp, #24
10041bb4:	bd80      	pop	{r7, pc}

10041bb6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
10041bb6:	b580      	push	{r7, lr}
10041bb8:	b082      	sub	sp, #8
10041bba:	af00      	add	r7, sp, #0
10041bbc:	6078      	str	r0, [r7, #4]
10041bbe:	0008      	movs	r0, r1
10041bc0:	0011      	movs	r1, r2
10041bc2:	1cbb      	adds	r3, r7, #2
10041bc4:	1c02      	adds	r2, r0, #0
10041bc6:	801a      	strh	r2, [r3, #0]
10041bc8:	1c7b      	adds	r3, r7, #1
10041bca:	1c0a      	adds	r2, r1, #0
10041bcc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
10041bce:	1c7b      	adds	r3, r7, #1
10041bd0:	781b      	ldrb	r3, [r3, #0]
10041bd2:	2b00      	cmp	r3, #0
10041bd4:	d004      	beq.n	10041be0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
10041bd6:	1cbb      	adds	r3, r7, #2
10041bd8:	881a      	ldrh	r2, [r3, #0]
10041bda:	687b      	ldr	r3, [r7, #4]
10041bdc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
10041bde:	e003      	b.n	10041be8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
10041be0:	1cbb      	adds	r3, r7, #2
10041be2:	881a      	ldrh	r2, [r3, #0]
10041be4:	687b      	ldr	r3, [r7, #4]
10041be6:	629a      	str	r2, [r3, #40]	@ 0x28
}
10041be8:	46c0      	nop			@ (mov r8, r8)
10041bea:	46bd      	mov	sp, r7
10041bec:	b002      	add	sp, #8
10041bee:	bd80      	pop	{r7, pc}

10041bf0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
10041bf0:	b580      	push	{r7, lr}
10041bf2:	b082      	sub	sp, #8
10041bf4:	af00      	add	r7, sp, #0
10041bf6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
10041bf8:	687b      	ldr	r3, [r7, #4]
10041bfa:	2b00      	cmp	r3, #0
10041bfc:	d101      	bne.n	10041c02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
10041bfe:	2301      	movs	r3, #1
10041c00:	e08f      	b.n	10041d22 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
10041c02:	687b      	ldr	r3, [r7, #4]
10041c04:	2241      	movs	r2, #65	@ 0x41
10041c06:	5c9b      	ldrb	r3, [r3, r2]
10041c08:	b2db      	uxtb	r3, r3
10041c0a:	2b00      	cmp	r3, #0
10041c0c:	d107      	bne.n	10041c1e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
10041c0e:	687b      	ldr	r3, [r7, #4]
10041c10:	2240      	movs	r2, #64	@ 0x40
10041c12:	2100      	movs	r1, #0
10041c14:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
10041c16:	687b      	ldr	r3, [r7, #4]
10041c18:	0018      	movs	r0, r3
10041c1a:	f7fe fdb5 	bl	10040788 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
10041c1e:	687b      	ldr	r3, [r7, #4]
10041c20:	2241      	movs	r2, #65	@ 0x41
10041c22:	2124      	movs	r1, #36	@ 0x24
10041c24:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
10041c26:	687b      	ldr	r3, [r7, #4]
10041c28:	681b      	ldr	r3, [r3, #0]
10041c2a:	681a      	ldr	r2, [r3, #0]
10041c2c:	687b      	ldr	r3, [r7, #4]
10041c2e:	681b      	ldr	r3, [r3, #0]
10041c30:	2101      	movs	r1, #1
10041c32:	438a      	bics	r2, r1
10041c34:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
10041c36:	687b      	ldr	r3, [r7, #4]
10041c38:	685a      	ldr	r2, [r3, #4]
10041c3a:	687b      	ldr	r3, [r7, #4]
10041c3c:	681b      	ldr	r3, [r3, #0]
10041c3e:	493b      	ldr	r1, [pc, #236]	@ (10041d2c <HAL_I2C_Init+0x13c>)
10041c40:	400a      	ands	r2, r1
10041c42:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
10041c44:	687b      	ldr	r3, [r7, #4]
10041c46:	681b      	ldr	r3, [r3, #0]
10041c48:	689a      	ldr	r2, [r3, #8]
10041c4a:	687b      	ldr	r3, [r7, #4]
10041c4c:	681b      	ldr	r3, [r3, #0]
10041c4e:	4938      	ldr	r1, [pc, #224]	@ (10041d30 <HAL_I2C_Init+0x140>)
10041c50:	400a      	ands	r2, r1
10041c52:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
10041c54:	687b      	ldr	r3, [r7, #4]
10041c56:	68db      	ldr	r3, [r3, #12]
10041c58:	2b01      	cmp	r3, #1
10041c5a:	d108      	bne.n	10041c6e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
10041c5c:	687b      	ldr	r3, [r7, #4]
10041c5e:	689a      	ldr	r2, [r3, #8]
10041c60:	687b      	ldr	r3, [r7, #4]
10041c62:	681b      	ldr	r3, [r3, #0]
10041c64:	2180      	movs	r1, #128	@ 0x80
10041c66:	0209      	lsls	r1, r1, #8
10041c68:	430a      	orrs	r2, r1
10041c6a:	609a      	str	r2, [r3, #8]
10041c6c:	e007      	b.n	10041c7e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
10041c6e:	687b      	ldr	r3, [r7, #4]
10041c70:	689a      	ldr	r2, [r3, #8]
10041c72:	687b      	ldr	r3, [r7, #4]
10041c74:	681b      	ldr	r3, [r3, #0]
10041c76:	2184      	movs	r1, #132	@ 0x84
10041c78:	0209      	lsls	r1, r1, #8
10041c7a:	430a      	orrs	r2, r1
10041c7c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
10041c7e:	687b      	ldr	r3, [r7, #4]
10041c80:	68db      	ldr	r3, [r3, #12]
10041c82:	2b02      	cmp	r3, #2
10041c84:	d109      	bne.n	10041c9a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
10041c86:	687b      	ldr	r3, [r7, #4]
10041c88:	681b      	ldr	r3, [r3, #0]
10041c8a:	685a      	ldr	r2, [r3, #4]
10041c8c:	687b      	ldr	r3, [r7, #4]
10041c8e:	681b      	ldr	r3, [r3, #0]
10041c90:	2180      	movs	r1, #128	@ 0x80
10041c92:	0109      	lsls	r1, r1, #4
10041c94:	430a      	orrs	r2, r1
10041c96:	605a      	str	r2, [r3, #4]
10041c98:	e007      	b.n	10041caa <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
10041c9a:	687b      	ldr	r3, [r7, #4]
10041c9c:	681b      	ldr	r3, [r3, #0]
10041c9e:	685a      	ldr	r2, [r3, #4]
10041ca0:	687b      	ldr	r3, [r7, #4]
10041ca2:	681b      	ldr	r3, [r3, #0]
10041ca4:	4923      	ldr	r1, [pc, #140]	@ (10041d34 <HAL_I2C_Init+0x144>)
10041ca6:	400a      	ands	r2, r1
10041ca8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
10041caa:	687b      	ldr	r3, [r7, #4]
10041cac:	681b      	ldr	r3, [r3, #0]
10041cae:	685a      	ldr	r2, [r3, #4]
10041cb0:	687b      	ldr	r3, [r7, #4]
10041cb2:	681b      	ldr	r3, [r3, #0]
10041cb4:	4920      	ldr	r1, [pc, #128]	@ (10041d38 <HAL_I2C_Init+0x148>)
10041cb6:	430a      	orrs	r2, r1
10041cb8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
10041cba:	687b      	ldr	r3, [r7, #4]
10041cbc:	681b      	ldr	r3, [r3, #0]
10041cbe:	68da      	ldr	r2, [r3, #12]
10041cc0:	687b      	ldr	r3, [r7, #4]
10041cc2:	681b      	ldr	r3, [r3, #0]
10041cc4:	491a      	ldr	r1, [pc, #104]	@ (10041d30 <HAL_I2C_Init+0x140>)
10041cc6:	400a      	ands	r2, r1
10041cc8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
10041cca:	687b      	ldr	r3, [r7, #4]
10041ccc:	691a      	ldr	r2, [r3, #16]
10041cce:	687b      	ldr	r3, [r7, #4]
10041cd0:	695b      	ldr	r3, [r3, #20]
10041cd2:	431a      	orrs	r2, r3
10041cd4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
10041cd6:	687b      	ldr	r3, [r7, #4]
10041cd8:	699b      	ldr	r3, [r3, #24]
10041cda:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
10041cdc:	687b      	ldr	r3, [r7, #4]
10041cde:	681b      	ldr	r3, [r3, #0]
10041ce0:	430a      	orrs	r2, r1
10041ce2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
10041ce4:	687b      	ldr	r3, [r7, #4]
10041ce6:	69d9      	ldr	r1, [r3, #28]
10041ce8:	687b      	ldr	r3, [r7, #4]
10041cea:	6a1a      	ldr	r2, [r3, #32]
10041cec:	687b      	ldr	r3, [r7, #4]
10041cee:	681b      	ldr	r3, [r3, #0]
10041cf0:	430a      	orrs	r2, r1
10041cf2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
10041cf4:	687b      	ldr	r3, [r7, #4]
10041cf6:	681b      	ldr	r3, [r3, #0]
10041cf8:	681a      	ldr	r2, [r3, #0]
10041cfa:	687b      	ldr	r3, [r7, #4]
10041cfc:	681b      	ldr	r3, [r3, #0]
10041cfe:	2101      	movs	r1, #1
10041d00:	430a      	orrs	r2, r1
10041d02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
10041d04:	687b      	ldr	r3, [r7, #4]
10041d06:	2200      	movs	r2, #0
10041d08:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
10041d0a:	687b      	ldr	r3, [r7, #4]
10041d0c:	2241      	movs	r2, #65	@ 0x41
10041d0e:	2120      	movs	r1, #32
10041d10:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
10041d12:	687b      	ldr	r3, [r7, #4]
10041d14:	2200      	movs	r2, #0
10041d16:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
10041d18:	687b      	ldr	r3, [r7, #4]
10041d1a:	2242      	movs	r2, #66	@ 0x42
10041d1c:	2100      	movs	r1, #0
10041d1e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
10041d20:	2300      	movs	r3, #0
}
10041d22:	0018      	movs	r0, r3
10041d24:	46bd      	mov	sp, r7
10041d26:	b002      	add	sp, #8
10041d28:	bd80      	pop	{r7, pc}
10041d2a:	46c0      	nop			@ (mov r8, r8)
10041d2c:	f0ffffff 	.word	0xf0ffffff
10041d30:	ffff7fff 	.word	0xffff7fff
10041d34:	fffff7ff 	.word	0xfffff7ff
10041d38:	02008000 	.word	0x02008000

10041d3c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
10041d3c:	b590      	push	{r4, r7, lr}
10041d3e:	b089      	sub	sp, #36	@ 0x24
10041d40:	af02      	add	r7, sp, #8
10041d42:	60f8      	str	r0, [r7, #12]
10041d44:	000c      	movs	r4, r1
10041d46:	0010      	movs	r0, r2
10041d48:	0019      	movs	r1, r3
10041d4a:	230a      	movs	r3, #10
10041d4c:	18fb      	adds	r3, r7, r3
10041d4e:	1c22      	adds	r2, r4, #0
10041d50:	801a      	strh	r2, [r3, #0]
10041d52:	2308      	movs	r3, #8
10041d54:	18fb      	adds	r3, r7, r3
10041d56:	1c02      	adds	r2, r0, #0
10041d58:	801a      	strh	r2, [r3, #0]
10041d5a:	1dbb      	adds	r3, r7, #6
10041d5c:	1c0a      	adds	r2, r1, #0
10041d5e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
10041d60:	68fb      	ldr	r3, [r7, #12]
10041d62:	2241      	movs	r2, #65	@ 0x41
10041d64:	5c9b      	ldrb	r3, [r3, r2]
10041d66:	b2db      	uxtb	r3, r3
10041d68:	2b20      	cmp	r3, #32
10041d6a:	d000      	beq.n	10041d6e <HAL_I2C_Mem_Write+0x32>
10041d6c:	e10c      	b.n	10041f88 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
10041d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
10041d70:	2b00      	cmp	r3, #0
10041d72:	d004      	beq.n	10041d7e <HAL_I2C_Mem_Write+0x42>
10041d74:	232c      	movs	r3, #44	@ 0x2c
10041d76:	18fb      	adds	r3, r7, r3
10041d78:	881b      	ldrh	r3, [r3, #0]
10041d7a:	2b00      	cmp	r3, #0
10041d7c:	d105      	bne.n	10041d8a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
10041d7e:	68fb      	ldr	r3, [r7, #12]
10041d80:	2280      	movs	r2, #128	@ 0x80
10041d82:	0092      	lsls	r2, r2, #2
10041d84:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
10041d86:	2301      	movs	r3, #1
10041d88:	e0ff      	b.n	10041f8a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
10041d8a:	68fb      	ldr	r3, [r7, #12]
10041d8c:	2240      	movs	r2, #64	@ 0x40
10041d8e:	5c9b      	ldrb	r3, [r3, r2]
10041d90:	2b01      	cmp	r3, #1
10041d92:	d101      	bne.n	10041d98 <HAL_I2C_Mem_Write+0x5c>
10041d94:	2302      	movs	r3, #2
10041d96:	e0f8      	b.n	10041f8a <HAL_I2C_Mem_Write+0x24e>
10041d98:	68fb      	ldr	r3, [r7, #12]
10041d9a:	2240      	movs	r2, #64	@ 0x40
10041d9c:	2101      	movs	r1, #1
10041d9e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
10041da0:	f7ff fc3e 	bl	10041620 <HAL_GetTick>
10041da4:	0003      	movs	r3, r0
10041da6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
10041da8:	2380      	movs	r3, #128	@ 0x80
10041daa:	0219      	lsls	r1, r3, #8
10041dac:	68f8      	ldr	r0, [r7, #12]
10041dae:	697b      	ldr	r3, [r7, #20]
10041db0:	9300      	str	r3, [sp, #0]
10041db2:	2319      	movs	r3, #25
10041db4:	2201      	movs	r2, #1
10041db6:	f000 f975 	bl	100420a4 <I2C_WaitOnFlagUntilTimeout>
10041dba:	1e03      	subs	r3, r0, #0
10041dbc:	d001      	beq.n	10041dc2 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
10041dbe:	2301      	movs	r3, #1
10041dc0:	e0e3      	b.n	10041f8a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
10041dc2:	68fb      	ldr	r3, [r7, #12]
10041dc4:	2241      	movs	r2, #65	@ 0x41
10041dc6:	2121      	movs	r1, #33	@ 0x21
10041dc8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
10041dca:	68fb      	ldr	r3, [r7, #12]
10041dcc:	2242      	movs	r2, #66	@ 0x42
10041dce:	2140      	movs	r1, #64	@ 0x40
10041dd0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
10041dd2:	68fb      	ldr	r3, [r7, #12]
10041dd4:	2200      	movs	r2, #0
10041dd6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
10041dd8:	68fb      	ldr	r3, [r7, #12]
10041dda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
10041ddc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
10041dde:	68fb      	ldr	r3, [r7, #12]
10041de0:	222c      	movs	r2, #44	@ 0x2c
10041de2:	18ba      	adds	r2, r7, r2
10041de4:	8812      	ldrh	r2, [r2, #0]
10041de6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
10041de8:	68fb      	ldr	r3, [r7, #12]
10041dea:	2200      	movs	r2, #0
10041dec:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
10041dee:	1dbb      	adds	r3, r7, #6
10041df0:	881c      	ldrh	r4, [r3, #0]
10041df2:	2308      	movs	r3, #8
10041df4:	18fb      	adds	r3, r7, r3
10041df6:	881a      	ldrh	r2, [r3, #0]
10041df8:	230a      	movs	r3, #10
10041dfa:	18fb      	adds	r3, r7, r3
10041dfc:	8819      	ldrh	r1, [r3, #0]
10041dfe:	68f8      	ldr	r0, [r7, #12]
10041e00:	697b      	ldr	r3, [r7, #20]
10041e02:	9301      	str	r3, [sp, #4]
10041e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10041e06:	9300      	str	r3, [sp, #0]
10041e08:	0023      	movs	r3, r4
10041e0a:	f000 f8c5 	bl	10041f98 <I2C_RequestMemoryWrite>
10041e0e:	1e03      	subs	r3, r0, #0
10041e10:	d005      	beq.n	10041e1e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
10041e12:	68fb      	ldr	r3, [r7, #12]
10041e14:	2240      	movs	r2, #64	@ 0x40
10041e16:	2100      	movs	r1, #0
10041e18:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
10041e1a:	2301      	movs	r3, #1
10041e1c:	e0b5      	b.n	10041f8a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
10041e1e:	68fb      	ldr	r3, [r7, #12]
10041e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041e22:	b29b      	uxth	r3, r3
10041e24:	2bff      	cmp	r3, #255	@ 0xff
10041e26:	d911      	bls.n	10041e4c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
10041e28:	68fb      	ldr	r3, [r7, #12]
10041e2a:	22ff      	movs	r2, #255	@ 0xff
10041e2c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
10041e2e:	68fb      	ldr	r3, [r7, #12]
10041e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
10041e32:	b2da      	uxtb	r2, r3
10041e34:	2380      	movs	r3, #128	@ 0x80
10041e36:	045c      	lsls	r4, r3, #17
10041e38:	230a      	movs	r3, #10
10041e3a:	18fb      	adds	r3, r7, r3
10041e3c:	8819      	ldrh	r1, [r3, #0]
10041e3e:	68f8      	ldr	r0, [r7, #12]
10041e40:	2300      	movs	r3, #0
10041e42:	9300      	str	r3, [sp, #0]
10041e44:	0023      	movs	r3, r4
10041e46:	f000 fb07 	bl	10042458 <I2C_TransferConfig>
10041e4a:	e012      	b.n	10041e72 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
10041e4c:	68fb      	ldr	r3, [r7, #12]
10041e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041e50:	b29a      	uxth	r2, r3
10041e52:	68fb      	ldr	r3, [r7, #12]
10041e54:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
10041e56:	68fb      	ldr	r3, [r7, #12]
10041e58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
10041e5a:	b2da      	uxtb	r2, r3
10041e5c:	2380      	movs	r3, #128	@ 0x80
10041e5e:	049c      	lsls	r4, r3, #18
10041e60:	230a      	movs	r3, #10
10041e62:	18fb      	adds	r3, r7, r3
10041e64:	8819      	ldrh	r1, [r3, #0]
10041e66:	68f8      	ldr	r0, [r7, #12]
10041e68:	2300      	movs	r3, #0
10041e6a:	9300      	str	r3, [sp, #0]
10041e6c:	0023      	movs	r3, r4
10041e6e:	f000 faf3 	bl	10042458 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
10041e72:	697a      	ldr	r2, [r7, #20]
10041e74:	6b39      	ldr	r1, [r7, #48]	@ 0x30
10041e76:	68fb      	ldr	r3, [r7, #12]
10041e78:	0018      	movs	r0, r3
10041e7a:	f000 f96b 	bl	10042154 <I2C_WaitOnTXISFlagUntilTimeout>
10041e7e:	1e03      	subs	r3, r0, #0
10041e80:	d001      	beq.n	10041e86 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
10041e82:	2301      	movs	r3, #1
10041e84:	e081      	b.n	10041f8a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
10041e86:	68fb      	ldr	r3, [r7, #12]
10041e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10041e8a:	781a      	ldrb	r2, [r3, #0]
10041e8c:	68fb      	ldr	r3, [r7, #12]
10041e8e:	681b      	ldr	r3, [r3, #0]
10041e90:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
10041e92:	68fb      	ldr	r3, [r7, #12]
10041e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
10041e96:	1c5a      	adds	r2, r3, #1
10041e98:	68fb      	ldr	r3, [r7, #12]
10041e9a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
10041e9c:	68fb      	ldr	r3, [r7, #12]
10041e9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041ea0:	b29b      	uxth	r3, r3
10041ea2:	3b01      	subs	r3, #1
10041ea4:	b29a      	uxth	r2, r3
10041ea6:	68fb      	ldr	r3, [r7, #12]
10041ea8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
10041eaa:	68fb      	ldr	r3, [r7, #12]
10041eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
10041eae:	3b01      	subs	r3, #1
10041eb0:	b29a      	uxth	r2, r3
10041eb2:	68fb      	ldr	r3, [r7, #12]
10041eb4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
10041eb6:	68fb      	ldr	r3, [r7, #12]
10041eb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041eba:	b29b      	uxth	r3, r3
10041ebc:	2b00      	cmp	r3, #0
10041ebe:	d03a      	beq.n	10041f36 <HAL_I2C_Mem_Write+0x1fa>
10041ec0:	68fb      	ldr	r3, [r7, #12]
10041ec2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
10041ec4:	2b00      	cmp	r3, #0
10041ec6:	d136      	bne.n	10041f36 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
10041ec8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10041eca:	68f8      	ldr	r0, [r7, #12]
10041ecc:	697b      	ldr	r3, [r7, #20]
10041ece:	9300      	str	r3, [sp, #0]
10041ed0:	0013      	movs	r3, r2
10041ed2:	2200      	movs	r2, #0
10041ed4:	2180      	movs	r1, #128	@ 0x80
10041ed6:	f000 f8e5 	bl	100420a4 <I2C_WaitOnFlagUntilTimeout>
10041eda:	1e03      	subs	r3, r0, #0
10041edc:	d001      	beq.n	10041ee2 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
10041ede:	2301      	movs	r3, #1
10041ee0:	e053      	b.n	10041f8a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
10041ee2:	68fb      	ldr	r3, [r7, #12]
10041ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041ee6:	b29b      	uxth	r3, r3
10041ee8:	2bff      	cmp	r3, #255	@ 0xff
10041eea:	d911      	bls.n	10041f10 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
10041eec:	68fb      	ldr	r3, [r7, #12]
10041eee:	22ff      	movs	r2, #255	@ 0xff
10041ef0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
10041ef2:	68fb      	ldr	r3, [r7, #12]
10041ef4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
10041ef6:	b2da      	uxtb	r2, r3
10041ef8:	2380      	movs	r3, #128	@ 0x80
10041efa:	045c      	lsls	r4, r3, #17
10041efc:	230a      	movs	r3, #10
10041efe:	18fb      	adds	r3, r7, r3
10041f00:	8819      	ldrh	r1, [r3, #0]
10041f02:	68f8      	ldr	r0, [r7, #12]
10041f04:	2300      	movs	r3, #0
10041f06:	9300      	str	r3, [sp, #0]
10041f08:	0023      	movs	r3, r4
10041f0a:	f000 faa5 	bl	10042458 <I2C_TransferConfig>
10041f0e:	e012      	b.n	10041f36 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
10041f10:	68fb      	ldr	r3, [r7, #12]
10041f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041f14:	b29a      	uxth	r2, r3
10041f16:	68fb      	ldr	r3, [r7, #12]
10041f18:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
10041f1a:	68fb      	ldr	r3, [r7, #12]
10041f1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
10041f1e:	b2da      	uxtb	r2, r3
10041f20:	2380      	movs	r3, #128	@ 0x80
10041f22:	049c      	lsls	r4, r3, #18
10041f24:	230a      	movs	r3, #10
10041f26:	18fb      	adds	r3, r7, r3
10041f28:	8819      	ldrh	r1, [r3, #0]
10041f2a:	68f8      	ldr	r0, [r7, #12]
10041f2c:	2300      	movs	r3, #0
10041f2e:	9300      	str	r3, [sp, #0]
10041f30:	0023      	movs	r3, r4
10041f32:	f000 fa91 	bl	10042458 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
10041f36:	68fb      	ldr	r3, [r7, #12]
10041f38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
10041f3a:	b29b      	uxth	r3, r3
10041f3c:	2b00      	cmp	r3, #0
10041f3e:	d198      	bne.n	10041e72 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
10041f40:	697a      	ldr	r2, [r7, #20]
10041f42:	6b39      	ldr	r1, [r7, #48]	@ 0x30
10041f44:	68fb      	ldr	r3, [r7, #12]
10041f46:	0018      	movs	r0, r3
10041f48:	f000 f94a 	bl	100421e0 <I2C_WaitOnSTOPFlagUntilTimeout>
10041f4c:	1e03      	subs	r3, r0, #0
10041f4e:	d001      	beq.n	10041f54 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
10041f50:	2301      	movs	r3, #1
10041f52:	e01a      	b.n	10041f8a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
10041f54:	68fb      	ldr	r3, [r7, #12]
10041f56:	681b      	ldr	r3, [r3, #0]
10041f58:	2220      	movs	r2, #32
10041f5a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
10041f5c:	68fb      	ldr	r3, [r7, #12]
10041f5e:	681b      	ldr	r3, [r3, #0]
10041f60:	685a      	ldr	r2, [r3, #4]
10041f62:	68fb      	ldr	r3, [r7, #12]
10041f64:	681b      	ldr	r3, [r3, #0]
10041f66:	490b      	ldr	r1, [pc, #44]	@ (10041f94 <HAL_I2C_Mem_Write+0x258>)
10041f68:	400a      	ands	r2, r1
10041f6a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
10041f6c:	68fb      	ldr	r3, [r7, #12]
10041f6e:	2241      	movs	r2, #65	@ 0x41
10041f70:	2120      	movs	r1, #32
10041f72:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
10041f74:	68fb      	ldr	r3, [r7, #12]
10041f76:	2242      	movs	r2, #66	@ 0x42
10041f78:	2100      	movs	r1, #0
10041f7a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
10041f7c:	68fb      	ldr	r3, [r7, #12]
10041f7e:	2240      	movs	r2, #64	@ 0x40
10041f80:	2100      	movs	r1, #0
10041f82:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
10041f84:	2300      	movs	r3, #0
10041f86:	e000      	b.n	10041f8a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
10041f88:	2302      	movs	r3, #2
  }
}
10041f8a:	0018      	movs	r0, r3
10041f8c:	46bd      	mov	sp, r7
10041f8e:	b007      	add	sp, #28
10041f90:	bd90      	pop	{r4, r7, pc}
10041f92:	46c0      	nop			@ (mov r8, r8)
10041f94:	fe00e800 	.word	0xfe00e800

10041f98 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
10041f98:	b5b0      	push	{r4, r5, r7, lr}
10041f9a:	b086      	sub	sp, #24
10041f9c:	af02      	add	r7, sp, #8
10041f9e:	60f8      	str	r0, [r7, #12]
10041fa0:	000c      	movs	r4, r1
10041fa2:	0010      	movs	r0, r2
10041fa4:	0019      	movs	r1, r3
10041fa6:	250a      	movs	r5, #10
10041fa8:	197b      	adds	r3, r7, r5
10041faa:	1c22      	adds	r2, r4, #0
10041fac:	801a      	strh	r2, [r3, #0]
10041fae:	2308      	movs	r3, #8
10041fb0:	18fb      	adds	r3, r7, r3
10041fb2:	1c02      	adds	r2, r0, #0
10041fb4:	801a      	strh	r2, [r3, #0]
10041fb6:	1dbb      	adds	r3, r7, #6
10041fb8:	1c0a      	adds	r2, r1, #0
10041fba:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
10041fbc:	1dbb      	adds	r3, r7, #6
10041fbe:	881b      	ldrh	r3, [r3, #0]
10041fc0:	b2da      	uxtb	r2, r3
10041fc2:	2380      	movs	r3, #128	@ 0x80
10041fc4:	045c      	lsls	r4, r3, #17
10041fc6:	197b      	adds	r3, r7, r5
10041fc8:	8819      	ldrh	r1, [r3, #0]
10041fca:	68f8      	ldr	r0, [r7, #12]
10041fcc:	4b23      	ldr	r3, [pc, #140]	@ (1004205c <I2C_RequestMemoryWrite+0xc4>)
10041fce:	9300      	str	r3, [sp, #0]
10041fd0:	0023      	movs	r3, r4
10041fd2:	f000 fa41 	bl	10042458 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
10041fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
10041fd8:	6a39      	ldr	r1, [r7, #32]
10041fda:	68fb      	ldr	r3, [r7, #12]
10041fdc:	0018      	movs	r0, r3
10041fde:	f000 f8b9 	bl	10042154 <I2C_WaitOnTXISFlagUntilTimeout>
10041fe2:	1e03      	subs	r3, r0, #0
10041fe4:	d001      	beq.n	10041fea <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
10041fe6:	2301      	movs	r3, #1
10041fe8:	e033      	b.n	10042052 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
10041fea:	1dbb      	adds	r3, r7, #6
10041fec:	881b      	ldrh	r3, [r3, #0]
10041fee:	2b01      	cmp	r3, #1
10041ff0:	d107      	bne.n	10042002 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
10041ff2:	2308      	movs	r3, #8
10041ff4:	18fb      	adds	r3, r7, r3
10041ff6:	881b      	ldrh	r3, [r3, #0]
10041ff8:	b2da      	uxtb	r2, r3
10041ffa:	68fb      	ldr	r3, [r7, #12]
10041ffc:	681b      	ldr	r3, [r3, #0]
10041ffe:	629a      	str	r2, [r3, #40]	@ 0x28
10042000:	e019      	b.n	10042036 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
10042002:	2308      	movs	r3, #8
10042004:	18fb      	adds	r3, r7, r3
10042006:	881b      	ldrh	r3, [r3, #0]
10042008:	0a1b      	lsrs	r3, r3, #8
1004200a:	b29b      	uxth	r3, r3
1004200c:	b2da      	uxtb	r2, r3
1004200e:	68fb      	ldr	r3, [r7, #12]
10042010:	681b      	ldr	r3, [r3, #0]
10042012:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
10042014:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
10042016:	6a39      	ldr	r1, [r7, #32]
10042018:	68fb      	ldr	r3, [r7, #12]
1004201a:	0018      	movs	r0, r3
1004201c:	f000 f89a 	bl	10042154 <I2C_WaitOnTXISFlagUntilTimeout>
10042020:	1e03      	subs	r3, r0, #0
10042022:	d001      	beq.n	10042028 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
10042024:	2301      	movs	r3, #1
10042026:	e014      	b.n	10042052 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
10042028:	2308      	movs	r3, #8
1004202a:	18fb      	adds	r3, r7, r3
1004202c:	881b      	ldrh	r3, [r3, #0]
1004202e:	b2da      	uxtb	r2, r3
10042030:	68fb      	ldr	r3, [r7, #12]
10042032:	681b      	ldr	r3, [r3, #0]
10042034:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
10042036:	6a3a      	ldr	r2, [r7, #32]
10042038:	68f8      	ldr	r0, [r7, #12]
1004203a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004203c:	9300      	str	r3, [sp, #0]
1004203e:	0013      	movs	r3, r2
10042040:	2200      	movs	r2, #0
10042042:	2180      	movs	r1, #128	@ 0x80
10042044:	f000 f82e 	bl	100420a4 <I2C_WaitOnFlagUntilTimeout>
10042048:	1e03      	subs	r3, r0, #0
1004204a:	d001      	beq.n	10042050 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
1004204c:	2301      	movs	r3, #1
1004204e:	e000      	b.n	10042052 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
10042050:	2300      	movs	r3, #0
}
10042052:	0018      	movs	r0, r3
10042054:	46bd      	mov	sp, r7
10042056:	b004      	add	sp, #16
10042058:	bdb0      	pop	{r4, r5, r7, pc}
1004205a:	46c0      	nop			@ (mov r8, r8)
1004205c:	80002000 	.word	0x80002000

10042060 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
10042060:	b580      	push	{r7, lr}
10042062:	b082      	sub	sp, #8
10042064:	af00      	add	r7, sp, #0
10042066:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
10042068:	687b      	ldr	r3, [r7, #4]
1004206a:	681b      	ldr	r3, [r3, #0]
1004206c:	699b      	ldr	r3, [r3, #24]
1004206e:	2202      	movs	r2, #2
10042070:	4013      	ands	r3, r2
10042072:	2b02      	cmp	r3, #2
10042074:	d103      	bne.n	1004207e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
10042076:	687b      	ldr	r3, [r7, #4]
10042078:	681b      	ldr	r3, [r3, #0]
1004207a:	2200      	movs	r2, #0
1004207c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
1004207e:	687b      	ldr	r3, [r7, #4]
10042080:	681b      	ldr	r3, [r3, #0]
10042082:	699b      	ldr	r3, [r3, #24]
10042084:	2201      	movs	r2, #1
10042086:	4013      	ands	r3, r2
10042088:	2b01      	cmp	r3, #1
1004208a:	d007      	beq.n	1004209c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
1004208c:	687b      	ldr	r3, [r7, #4]
1004208e:	681b      	ldr	r3, [r3, #0]
10042090:	699a      	ldr	r2, [r3, #24]
10042092:	687b      	ldr	r3, [r7, #4]
10042094:	681b      	ldr	r3, [r3, #0]
10042096:	2101      	movs	r1, #1
10042098:	430a      	orrs	r2, r1
1004209a:	619a      	str	r2, [r3, #24]
  }
}
1004209c:	46c0      	nop			@ (mov r8, r8)
1004209e:	46bd      	mov	sp, r7
100420a0:	b002      	add	sp, #8
100420a2:	bd80      	pop	{r7, pc}

100420a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
100420a4:	b580      	push	{r7, lr}
100420a6:	b084      	sub	sp, #16
100420a8:	af00      	add	r7, sp, #0
100420aa:	60f8      	str	r0, [r7, #12]
100420ac:	60b9      	str	r1, [r7, #8]
100420ae:	603b      	str	r3, [r7, #0]
100420b0:	1dfb      	adds	r3, r7, #7
100420b2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
100420b4:	e03a      	b.n	1004212c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
100420b6:	69ba      	ldr	r2, [r7, #24]
100420b8:	6839      	ldr	r1, [r7, #0]
100420ba:	68fb      	ldr	r3, [r7, #12]
100420bc:	0018      	movs	r0, r3
100420be:	f000 f8d3 	bl	10042268 <I2C_IsErrorOccurred>
100420c2:	1e03      	subs	r3, r0, #0
100420c4:	d001      	beq.n	100420ca <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
100420c6:	2301      	movs	r3, #1
100420c8:	e040      	b.n	1004214c <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
100420ca:	683b      	ldr	r3, [r7, #0]
100420cc:	3301      	adds	r3, #1
100420ce:	d02d      	beq.n	1004212c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
100420d0:	f7ff faa6 	bl	10041620 <HAL_GetTick>
100420d4:	0002      	movs	r2, r0
100420d6:	69bb      	ldr	r3, [r7, #24]
100420d8:	1ad3      	subs	r3, r2, r3
100420da:	683a      	ldr	r2, [r7, #0]
100420dc:	429a      	cmp	r2, r3
100420de:	d302      	bcc.n	100420e6 <I2C_WaitOnFlagUntilTimeout+0x42>
100420e0:	683b      	ldr	r3, [r7, #0]
100420e2:	2b00      	cmp	r3, #0
100420e4:	d122      	bne.n	1004212c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
100420e6:	68fb      	ldr	r3, [r7, #12]
100420e8:	681b      	ldr	r3, [r3, #0]
100420ea:	699b      	ldr	r3, [r3, #24]
100420ec:	68ba      	ldr	r2, [r7, #8]
100420ee:	4013      	ands	r3, r2
100420f0:	68ba      	ldr	r2, [r7, #8]
100420f2:	1ad3      	subs	r3, r2, r3
100420f4:	425a      	negs	r2, r3
100420f6:	4153      	adcs	r3, r2
100420f8:	b2db      	uxtb	r3, r3
100420fa:	001a      	movs	r2, r3
100420fc:	1dfb      	adds	r3, r7, #7
100420fe:	781b      	ldrb	r3, [r3, #0]
10042100:	429a      	cmp	r2, r3
10042102:	d113      	bne.n	1004212c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
10042104:	68fb      	ldr	r3, [r7, #12]
10042106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
10042108:	2220      	movs	r2, #32
1004210a:	431a      	orrs	r2, r3
1004210c:	68fb      	ldr	r3, [r7, #12]
1004210e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
10042110:	68fb      	ldr	r3, [r7, #12]
10042112:	2241      	movs	r2, #65	@ 0x41
10042114:	2120      	movs	r1, #32
10042116:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
10042118:	68fb      	ldr	r3, [r7, #12]
1004211a:	2242      	movs	r2, #66	@ 0x42
1004211c:	2100      	movs	r1, #0
1004211e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
10042120:	68fb      	ldr	r3, [r7, #12]
10042122:	2240      	movs	r2, #64	@ 0x40
10042124:	2100      	movs	r1, #0
10042126:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
10042128:	2301      	movs	r3, #1
1004212a:	e00f      	b.n	1004214c <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
1004212c:	68fb      	ldr	r3, [r7, #12]
1004212e:	681b      	ldr	r3, [r3, #0]
10042130:	699b      	ldr	r3, [r3, #24]
10042132:	68ba      	ldr	r2, [r7, #8]
10042134:	4013      	ands	r3, r2
10042136:	68ba      	ldr	r2, [r7, #8]
10042138:	1ad3      	subs	r3, r2, r3
1004213a:	425a      	negs	r2, r3
1004213c:	4153      	adcs	r3, r2
1004213e:	b2db      	uxtb	r3, r3
10042140:	001a      	movs	r2, r3
10042142:	1dfb      	adds	r3, r7, #7
10042144:	781b      	ldrb	r3, [r3, #0]
10042146:	429a      	cmp	r2, r3
10042148:	d0b5      	beq.n	100420b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
1004214a:	2300      	movs	r3, #0
}
1004214c:	0018      	movs	r0, r3
1004214e:	46bd      	mov	sp, r7
10042150:	b004      	add	sp, #16
10042152:	bd80      	pop	{r7, pc}

10042154 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
10042154:	b580      	push	{r7, lr}
10042156:	b084      	sub	sp, #16
10042158:	af00      	add	r7, sp, #0
1004215a:	60f8      	str	r0, [r7, #12]
1004215c:	60b9      	str	r1, [r7, #8]
1004215e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
10042160:	e032      	b.n	100421c8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
10042162:	687a      	ldr	r2, [r7, #4]
10042164:	68b9      	ldr	r1, [r7, #8]
10042166:	68fb      	ldr	r3, [r7, #12]
10042168:	0018      	movs	r0, r3
1004216a:	f000 f87d 	bl	10042268 <I2C_IsErrorOccurred>
1004216e:	1e03      	subs	r3, r0, #0
10042170:	d001      	beq.n	10042176 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
10042172:	2301      	movs	r3, #1
10042174:	e030      	b.n	100421d8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
10042176:	68bb      	ldr	r3, [r7, #8]
10042178:	3301      	adds	r3, #1
1004217a:	d025      	beq.n	100421c8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
1004217c:	f7ff fa50 	bl	10041620 <HAL_GetTick>
10042180:	0002      	movs	r2, r0
10042182:	687b      	ldr	r3, [r7, #4]
10042184:	1ad3      	subs	r3, r2, r3
10042186:	68ba      	ldr	r2, [r7, #8]
10042188:	429a      	cmp	r2, r3
1004218a:	d302      	bcc.n	10042192 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
1004218c:	68bb      	ldr	r3, [r7, #8]
1004218e:	2b00      	cmp	r3, #0
10042190:	d11a      	bne.n	100421c8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
10042192:	68fb      	ldr	r3, [r7, #12]
10042194:	681b      	ldr	r3, [r3, #0]
10042196:	699b      	ldr	r3, [r3, #24]
10042198:	2202      	movs	r2, #2
1004219a:	4013      	ands	r3, r2
1004219c:	2b02      	cmp	r3, #2
1004219e:	d013      	beq.n	100421c8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
100421a0:	68fb      	ldr	r3, [r7, #12]
100421a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
100421a4:	2220      	movs	r2, #32
100421a6:	431a      	orrs	r2, r3
100421a8:	68fb      	ldr	r3, [r7, #12]
100421aa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
100421ac:	68fb      	ldr	r3, [r7, #12]
100421ae:	2241      	movs	r2, #65	@ 0x41
100421b0:	2120      	movs	r1, #32
100421b2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
100421b4:	68fb      	ldr	r3, [r7, #12]
100421b6:	2242      	movs	r2, #66	@ 0x42
100421b8:	2100      	movs	r1, #0
100421ba:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
100421bc:	68fb      	ldr	r3, [r7, #12]
100421be:	2240      	movs	r2, #64	@ 0x40
100421c0:	2100      	movs	r1, #0
100421c2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
100421c4:	2301      	movs	r3, #1
100421c6:	e007      	b.n	100421d8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
100421c8:	68fb      	ldr	r3, [r7, #12]
100421ca:	681b      	ldr	r3, [r3, #0]
100421cc:	699b      	ldr	r3, [r3, #24]
100421ce:	2202      	movs	r2, #2
100421d0:	4013      	ands	r3, r2
100421d2:	2b02      	cmp	r3, #2
100421d4:	d1c5      	bne.n	10042162 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
100421d6:	2300      	movs	r3, #0
}
100421d8:	0018      	movs	r0, r3
100421da:	46bd      	mov	sp, r7
100421dc:	b004      	add	sp, #16
100421de:	bd80      	pop	{r7, pc}

100421e0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
100421e0:	b580      	push	{r7, lr}
100421e2:	b084      	sub	sp, #16
100421e4:	af00      	add	r7, sp, #0
100421e6:	60f8      	str	r0, [r7, #12]
100421e8:	60b9      	str	r1, [r7, #8]
100421ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
100421ec:	e02f      	b.n	1004224e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
100421ee:	687a      	ldr	r2, [r7, #4]
100421f0:	68b9      	ldr	r1, [r7, #8]
100421f2:	68fb      	ldr	r3, [r7, #12]
100421f4:	0018      	movs	r0, r3
100421f6:	f000 f837 	bl	10042268 <I2C_IsErrorOccurred>
100421fa:	1e03      	subs	r3, r0, #0
100421fc:	d001      	beq.n	10042202 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
100421fe:	2301      	movs	r3, #1
10042200:	e02d      	b.n	1004225e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
10042202:	f7ff fa0d 	bl	10041620 <HAL_GetTick>
10042206:	0002      	movs	r2, r0
10042208:	687b      	ldr	r3, [r7, #4]
1004220a:	1ad3      	subs	r3, r2, r3
1004220c:	68ba      	ldr	r2, [r7, #8]
1004220e:	429a      	cmp	r2, r3
10042210:	d302      	bcc.n	10042218 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
10042212:	68bb      	ldr	r3, [r7, #8]
10042214:	2b00      	cmp	r3, #0
10042216:	d11a      	bne.n	1004224e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
10042218:	68fb      	ldr	r3, [r7, #12]
1004221a:	681b      	ldr	r3, [r3, #0]
1004221c:	699b      	ldr	r3, [r3, #24]
1004221e:	2220      	movs	r2, #32
10042220:	4013      	ands	r3, r2
10042222:	2b20      	cmp	r3, #32
10042224:	d013      	beq.n	1004224e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
10042226:	68fb      	ldr	r3, [r7, #12]
10042228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
1004222a:	2220      	movs	r2, #32
1004222c:	431a      	orrs	r2, r3
1004222e:	68fb      	ldr	r3, [r7, #12]
10042230:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
10042232:	68fb      	ldr	r3, [r7, #12]
10042234:	2241      	movs	r2, #65	@ 0x41
10042236:	2120      	movs	r1, #32
10042238:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
1004223a:	68fb      	ldr	r3, [r7, #12]
1004223c:	2242      	movs	r2, #66	@ 0x42
1004223e:	2100      	movs	r1, #0
10042240:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
10042242:	68fb      	ldr	r3, [r7, #12]
10042244:	2240      	movs	r2, #64	@ 0x40
10042246:	2100      	movs	r1, #0
10042248:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
1004224a:	2301      	movs	r3, #1
1004224c:	e007      	b.n	1004225e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
1004224e:	68fb      	ldr	r3, [r7, #12]
10042250:	681b      	ldr	r3, [r3, #0]
10042252:	699b      	ldr	r3, [r3, #24]
10042254:	2220      	movs	r2, #32
10042256:	4013      	ands	r3, r2
10042258:	2b20      	cmp	r3, #32
1004225a:	d1c8      	bne.n	100421ee <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
1004225c:	2300      	movs	r3, #0
}
1004225e:	0018      	movs	r0, r3
10042260:	46bd      	mov	sp, r7
10042262:	b004      	add	sp, #16
10042264:	bd80      	pop	{r7, pc}
	...

10042268 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
10042268:	b580      	push	{r7, lr}
1004226a:	b08a      	sub	sp, #40	@ 0x28
1004226c:	af00      	add	r7, sp, #0
1004226e:	60f8      	str	r0, [r7, #12]
10042270:	60b9      	str	r1, [r7, #8]
10042272:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
10042274:	2327      	movs	r3, #39	@ 0x27
10042276:	18fb      	adds	r3, r7, r3
10042278:	2200      	movs	r2, #0
1004227a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
1004227c:	68fb      	ldr	r3, [r7, #12]
1004227e:	681b      	ldr	r3, [r3, #0]
10042280:	699b      	ldr	r3, [r3, #24]
10042282:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
10042284:	2300      	movs	r3, #0
10042286:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
10042288:	687b      	ldr	r3, [r7, #4]
1004228a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
1004228c:	69bb      	ldr	r3, [r7, #24]
1004228e:	2210      	movs	r2, #16
10042290:	4013      	ands	r3, r2
10042292:	d100      	bne.n	10042296 <I2C_IsErrorOccurred+0x2e>
10042294:	e079      	b.n	1004238a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
10042296:	68fb      	ldr	r3, [r7, #12]
10042298:	681b      	ldr	r3, [r3, #0]
1004229a:	2210      	movs	r2, #16
1004229c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
1004229e:	e057      	b.n	10042350 <I2C_IsErrorOccurred+0xe8>
100422a0:	2227      	movs	r2, #39	@ 0x27
100422a2:	18bb      	adds	r3, r7, r2
100422a4:	18ba      	adds	r2, r7, r2
100422a6:	7812      	ldrb	r2, [r2, #0]
100422a8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
100422aa:	68bb      	ldr	r3, [r7, #8]
100422ac:	3301      	adds	r3, #1
100422ae:	d04f      	beq.n	10042350 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
100422b0:	f7ff f9b6 	bl	10041620 <HAL_GetTick>
100422b4:	0002      	movs	r2, r0
100422b6:	69fb      	ldr	r3, [r7, #28]
100422b8:	1ad3      	subs	r3, r2, r3
100422ba:	68ba      	ldr	r2, [r7, #8]
100422bc:	429a      	cmp	r2, r3
100422be:	d302      	bcc.n	100422c6 <I2C_IsErrorOccurred+0x5e>
100422c0:	68bb      	ldr	r3, [r7, #8]
100422c2:	2b00      	cmp	r3, #0
100422c4:	d144      	bne.n	10042350 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
100422c6:	68fb      	ldr	r3, [r7, #12]
100422c8:	681b      	ldr	r3, [r3, #0]
100422ca:	685a      	ldr	r2, [r3, #4]
100422cc:	2380      	movs	r3, #128	@ 0x80
100422ce:	01db      	lsls	r3, r3, #7
100422d0:	4013      	ands	r3, r2
100422d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
100422d4:	2013      	movs	r0, #19
100422d6:	183b      	adds	r3, r7, r0
100422d8:	68fa      	ldr	r2, [r7, #12]
100422da:	2142      	movs	r1, #66	@ 0x42
100422dc:	5c52      	ldrb	r2, [r2, r1]
100422de:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
100422e0:	68fb      	ldr	r3, [r7, #12]
100422e2:	681b      	ldr	r3, [r3, #0]
100422e4:	699a      	ldr	r2, [r3, #24]
100422e6:	2380      	movs	r3, #128	@ 0x80
100422e8:	021b      	lsls	r3, r3, #8
100422ea:	401a      	ands	r2, r3
100422ec:	2380      	movs	r3, #128	@ 0x80
100422ee:	021b      	lsls	r3, r3, #8
100422f0:	429a      	cmp	r2, r3
100422f2:	d126      	bne.n	10042342 <I2C_IsErrorOccurred+0xda>
100422f4:	697a      	ldr	r2, [r7, #20]
100422f6:	2380      	movs	r3, #128	@ 0x80
100422f8:	01db      	lsls	r3, r3, #7
100422fa:	429a      	cmp	r2, r3
100422fc:	d021      	beq.n	10042342 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
100422fe:	183b      	adds	r3, r7, r0
10042300:	781b      	ldrb	r3, [r3, #0]
10042302:	2b20      	cmp	r3, #32
10042304:	d01d      	beq.n	10042342 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
10042306:	68fb      	ldr	r3, [r7, #12]
10042308:	681b      	ldr	r3, [r3, #0]
1004230a:	685a      	ldr	r2, [r3, #4]
1004230c:	68fb      	ldr	r3, [r7, #12]
1004230e:	681b      	ldr	r3, [r3, #0]
10042310:	2180      	movs	r1, #128	@ 0x80
10042312:	01c9      	lsls	r1, r1, #7
10042314:	430a      	orrs	r2, r1
10042316:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
10042318:	f7ff f982 	bl	10041620 <HAL_GetTick>
1004231c:	0003      	movs	r3, r0
1004231e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
10042320:	e00f      	b.n	10042342 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
10042322:	f7ff f97d 	bl	10041620 <HAL_GetTick>
10042326:	0002      	movs	r2, r0
10042328:	69fb      	ldr	r3, [r7, #28]
1004232a:	1ad3      	subs	r3, r2, r3
1004232c:	2b19      	cmp	r3, #25
1004232e:	d908      	bls.n	10042342 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
10042330:	6a3b      	ldr	r3, [r7, #32]
10042332:	2220      	movs	r2, #32
10042334:	4313      	orrs	r3, r2
10042336:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
10042338:	2327      	movs	r3, #39	@ 0x27
1004233a:	18fb      	adds	r3, r7, r3
1004233c:	2201      	movs	r2, #1
1004233e:	701a      	strb	r2, [r3, #0]

              break;
10042340:	e006      	b.n	10042350 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
10042342:	68fb      	ldr	r3, [r7, #12]
10042344:	681b      	ldr	r3, [r3, #0]
10042346:	699b      	ldr	r3, [r3, #24]
10042348:	2220      	movs	r2, #32
1004234a:	4013      	ands	r3, r2
1004234c:	2b20      	cmp	r3, #32
1004234e:	d1e8      	bne.n	10042322 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
10042350:	68fb      	ldr	r3, [r7, #12]
10042352:	681b      	ldr	r3, [r3, #0]
10042354:	699b      	ldr	r3, [r3, #24]
10042356:	2220      	movs	r2, #32
10042358:	4013      	ands	r3, r2
1004235a:	2b20      	cmp	r3, #32
1004235c:	d004      	beq.n	10042368 <I2C_IsErrorOccurred+0x100>
1004235e:	2327      	movs	r3, #39	@ 0x27
10042360:	18fb      	adds	r3, r7, r3
10042362:	781b      	ldrb	r3, [r3, #0]
10042364:	2b00      	cmp	r3, #0
10042366:	d09b      	beq.n	100422a0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
10042368:	2327      	movs	r3, #39	@ 0x27
1004236a:	18fb      	adds	r3, r7, r3
1004236c:	781b      	ldrb	r3, [r3, #0]
1004236e:	2b00      	cmp	r3, #0
10042370:	d103      	bne.n	1004237a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
10042372:	68fb      	ldr	r3, [r7, #12]
10042374:	681b      	ldr	r3, [r3, #0]
10042376:	2220      	movs	r2, #32
10042378:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
1004237a:	6a3b      	ldr	r3, [r7, #32]
1004237c:	2204      	movs	r2, #4
1004237e:	4313      	orrs	r3, r2
10042380:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
10042382:	2327      	movs	r3, #39	@ 0x27
10042384:	18fb      	adds	r3, r7, r3
10042386:	2201      	movs	r2, #1
10042388:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
1004238a:	68fb      	ldr	r3, [r7, #12]
1004238c:	681b      	ldr	r3, [r3, #0]
1004238e:	699b      	ldr	r3, [r3, #24]
10042390:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
10042392:	69ba      	ldr	r2, [r7, #24]
10042394:	2380      	movs	r3, #128	@ 0x80
10042396:	005b      	lsls	r3, r3, #1
10042398:	4013      	ands	r3, r2
1004239a:	d00c      	beq.n	100423b6 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
1004239c:	6a3b      	ldr	r3, [r7, #32]
1004239e:	2201      	movs	r2, #1
100423a0:	4313      	orrs	r3, r2
100423a2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
100423a4:	68fb      	ldr	r3, [r7, #12]
100423a6:	681b      	ldr	r3, [r3, #0]
100423a8:	2280      	movs	r2, #128	@ 0x80
100423aa:	0052      	lsls	r2, r2, #1
100423ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
100423ae:	2327      	movs	r3, #39	@ 0x27
100423b0:	18fb      	adds	r3, r7, r3
100423b2:	2201      	movs	r2, #1
100423b4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
100423b6:	69ba      	ldr	r2, [r7, #24]
100423b8:	2380      	movs	r3, #128	@ 0x80
100423ba:	00db      	lsls	r3, r3, #3
100423bc:	4013      	ands	r3, r2
100423be:	d00c      	beq.n	100423da <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
100423c0:	6a3b      	ldr	r3, [r7, #32]
100423c2:	2208      	movs	r2, #8
100423c4:	4313      	orrs	r3, r2
100423c6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
100423c8:	68fb      	ldr	r3, [r7, #12]
100423ca:	681b      	ldr	r3, [r3, #0]
100423cc:	2280      	movs	r2, #128	@ 0x80
100423ce:	00d2      	lsls	r2, r2, #3
100423d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
100423d2:	2327      	movs	r3, #39	@ 0x27
100423d4:	18fb      	adds	r3, r7, r3
100423d6:	2201      	movs	r2, #1
100423d8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
100423da:	69ba      	ldr	r2, [r7, #24]
100423dc:	2380      	movs	r3, #128	@ 0x80
100423de:	009b      	lsls	r3, r3, #2
100423e0:	4013      	ands	r3, r2
100423e2:	d00c      	beq.n	100423fe <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
100423e4:	6a3b      	ldr	r3, [r7, #32]
100423e6:	2202      	movs	r2, #2
100423e8:	4313      	orrs	r3, r2
100423ea:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
100423ec:	68fb      	ldr	r3, [r7, #12]
100423ee:	681b      	ldr	r3, [r3, #0]
100423f0:	2280      	movs	r2, #128	@ 0x80
100423f2:	0092      	lsls	r2, r2, #2
100423f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
100423f6:	2327      	movs	r3, #39	@ 0x27
100423f8:	18fb      	adds	r3, r7, r3
100423fa:	2201      	movs	r2, #1
100423fc:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
100423fe:	2327      	movs	r3, #39	@ 0x27
10042400:	18fb      	adds	r3, r7, r3
10042402:	781b      	ldrb	r3, [r3, #0]
10042404:	2b00      	cmp	r3, #0
10042406:	d01d      	beq.n	10042444 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
10042408:	68fb      	ldr	r3, [r7, #12]
1004240a:	0018      	movs	r0, r3
1004240c:	f7ff fe28 	bl	10042060 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
10042410:	68fb      	ldr	r3, [r7, #12]
10042412:	681b      	ldr	r3, [r3, #0]
10042414:	685a      	ldr	r2, [r3, #4]
10042416:	68fb      	ldr	r3, [r7, #12]
10042418:	681b      	ldr	r3, [r3, #0]
1004241a:	490e      	ldr	r1, [pc, #56]	@ (10042454 <I2C_IsErrorOccurred+0x1ec>)
1004241c:	400a      	ands	r2, r1
1004241e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
10042420:	68fb      	ldr	r3, [r7, #12]
10042422:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
10042424:	6a3b      	ldr	r3, [r7, #32]
10042426:	431a      	orrs	r2, r3
10042428:	68fb      	ldr	r3, [r7, #12]
1004242a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
1004242c:	68fb      	ldr	r3, [r7, #12]
1004242e:	2241      	movs	r2, #65	@ 0x41
10042430:	2120      	movs	r1, #32
10042432:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
10042434:	68fb      	ldr	r3, [r7, #12]
10042436:	2242      	movs	r2, #66	@ 0x42
10042438:	2100      	movs	r1, #0
1004243a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
1004243c:	68fb      	ldr	r3, [r7, #12]
1004243e:	2240      	movs	r2, #64	@ 0x40
10042440:	2100      	movs	r1, #0
10042442:	5499      	strb	r1, [r3, r2]
  }

  return status;
10042444:	2327      	movs	r3, #39	@ 0x27
10042446:	18fb      	adds	r3, r7, r3
10042448:	781b      	ldrb	r3, [r3, #0]
}
1004244a:	0018      	movs	r0, r3
1004244c:	46bd      	mov	sp, r7
1004244e:	b00a      	add	sp, #40	@ 0x28
10042450:	bd80      	pop	{r7, pc}
10042452:	46c0      	nop			@ (mov r8, r8)
10042454:	fe00e800 	.word	0xfe00e800

10042458 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
10042458:	b590      	push	{r4, r7, lr}
1004245a:	b087      	sub	sp, #28
1004245c:	af00      	add	r7, sp, #0
1004245e:	60f8      	str	r0, [r7, #12]
10042460:	0008      	movs	r0, r1
10042462:	0011      	movs	r1, r2
10042464:	607b      	str	r3, [r7, #4]
10042466:	240a      	movs	r4, #10
10042468:	193b      	adds	r3, r7, r4
1004246a:	1c02      	adds	r2, r0, #0
1004246c:	801a      	strh	r2, [r3, #0]
1004246e:	2009      	movs	r0, #9
10042470:	183b      	adds	r3, r7, r0
10042472:	1c0a      	adds	r2, r1, #0
10042474:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
10042476:	193b      	adds	r3, r7, r4
10042478:	881b      	ldrh	r3, [r3, #0]
1004247a:	059b      	lsls	r3, r3, #22
1004247c:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
1004247e:	183b      	adds	r3, r7, r0
10042480:	781b      	ldrb	r3, [r3, #0]
10042482:	0419      	lsls	r1, r3, #16
10042484:	23ff      	movs	r3, #255	@ 0xff
10042486:	041b      	lsls	r3, r3, #16
10042488:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
1004248a:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
1004248c:	687b      	ldr	r3, [r7, #4]
1004248e:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
10042490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
10042492:	4313      	orrs	r3, r2
10042494:	005b      	lsls	r3, r3, #1
10042496:	085b      	lsrs	r3, r3, #1
10042498:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
1004249a:	68fb      	ldr	r3, [r7, #12]
1004249c:	681b      	ldr	r3, [r3, #0]
1004249e:	685b      	ldr	r3, [r3, #4]
100424a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
100424a2:	0d51      	lsrs	r1, r2, #21
100424a4:	2280      	movs	r2, #128	@ 0x80
100424a6:	00d2      	lsls	r2, r2, #3
100424a8:	400a      	ands	r2, r1
100424aa:	4907      	ldr	r1, [pc, #28]	@ (100424c8 <I2C_TransferConfig+0x70>)
100424ac:	430a      	orrs	r2, r1
100424ae:	43d2      	mvns	r2, r2
100424b0:	401a      	ands	r2, r3
100424b2:	0011      	movs	r1, r2
100424b4:	68fb      	ldr	r3, [r7, #12]
100424b6:	681b      	ldr	r3, [r3, #0]
100424b8:	697a      	ldr	r2, [r7, #20]
100424ba:	430a      	orrs	r2, r1
100424bc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
100424be:	46c0      	nop			@ (mov r8, r8)
100424c0:	46bd      	mov	sp, r7
100424c2:	b007      	add	sp, #28
100424c4:	bd90      	pop	{r4, r7, pc}
100424c6:	46c0      	nop			@ (mov r8, r8)
100424c8:	03ff63ff 	.word	0x03ff63ff

100424cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
100424cc:	b580      	push	{r7, lr}
100424ce:	b082      	sub	sp, #8
100424d0:	af00      	add	r7, sp, #0
100424d2:	6078      	str	r0, [r7, #4]
100424d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
100424d6:	687b      	ldr	r3, [r7, #4]
100424d8:	2241      	movs	r2, #65	@ 0x41
100424da:	5c9b      	ldrb	r3, [r3, r2]
100424dc:	b2db      	uxtb	r3, r3
100424de:	2b20      	cmp	r3, #32
100424e0:	d138      	bne.n	10042554 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
100424e2:	687b      	ldr	r3, [r7, #4]
100424e4:	2240      	movs	r2, #64	@ 0x40
100424e6:	5c9b      	ldrb	r3, [r3, r2]
100424e8:	2b01      	cmp	r3, #1
100424ea:	d101      	bne.n	100424f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
100424ec:	2302      	movs	r3, #2
100424ee:	e032      	b.n	10042556 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
100424f0:	687b      	ldr	r3, [r7, #4]
100424f2:	2240      	movs	r2, #64	@ 0x40
100424f4:	2101      	movs	r1, #1
100424f6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
100424f8:	687b      	ldr	r3, [r7, #4]
100424fa:	2241      	movs	r2, #65	@ 0x41
100424fc:	2124      	movs	r1, #36	@ 0x24
100424fe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
10042500:	687b      	ldr	r3, [r7, #4]
10042502:	681b      	ldr	r3, [r3, #0]
10042504:	681a      	ldr	r2, [r3, #0]
10042506:	687b      	ldr	r3, [r7, #4]
10042508:	681b      	ldr	r3, [r3, #0]
1004250a:	2101      	movs	r1, #1
1004250c:	438a      	bics	r2, r1
1004250e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
10042510:	687b      	ldr	r3, [r7, #4]
10042512:	681b      	ldr	r3, [r3, #0]
10042514:	681a      	ldr	r2, [r3, #0]
10042516:	687b      	ldr	r3, [r7, #4]
10042518:	681b      	ldr	r3, [r3, #0]
1004251a:	4911      	ldr	r1, [pc, #68]	@ (10042560 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
1004251c:	400a      	ands	r2, r1
1004251e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
10042520:	687b      	ldr	r3, [r7, #4]
10042522:	681b      	ldr	r3, [r3, #0]
10042524:	6819      	ldr	r1, [r3, #0]
10042526:	687b      	ldr	r3, [r7, #4]
10042528:	681b      	ldr	r3, [r3, #0]
1004252a:	683a      	ldr	r2, [r7, #0]
1004252c:	430a      	orrs	r2, r1
1004252e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
10042530:	687b      	ldr	r3, [r7, #4]
10042532:	681b      	ldr	r3, [r3, #0]
10042534:	681a      	ldr	r2, [r3, #0]
10042536:	687b      	ldr	r3, [r7, #4]
10042538:	681b      	ldr	r3, [r3, #0]
1004253a:	2101      	movs	r1, #1
1004253c:	430a      	orrs	r2, r1
1004253e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
10042540:	687b      	ldr	r3, [r7, #4]
10042542:	2241      	movs	r2, #65	@ 0x41
10042544:	2120      	movs	r1, #32
10042546:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
10042548:	687b      	ldr	r3, [r7, #4]
1004254a:	2240      	movs	r2, #64	@ 0x40
1004254c:	2100      	movs	r1, #0
1004254e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
10042550:	2300      	movs	r3, #0
10042552:	e000      	b.n	10042556 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
10042554:	2302      	movs	r3, #2
  }
}
10042556:	0018      	movs	r0, r3
10042558:	46bd      	mov	sp, r7
1004255a:	b002      	add	sp, #8
1004255c:	bd80      	pop	{r7, pc}
1004255e:	46c0      	nop			@ (mov r8, r8)
10042560:	ffffefff 	.word	0xffffefff

10042564 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
10042564:	b580      	push	{r7, lr}
10042566:	b084      	sub	sp, #16
10042568:	af00      	add	r7, sp, #0
1004256a:	6078      	str	r0, [r7, #4]
1004256c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
1004256e:	687b      	ldr	r3, [r7, #4]
10042570:	2241      	movs	r2, #65	@ 0x41
10042572:	5c9b      	ldrb	r3, [r3, r2]
10042574:	b2db      	uxtb	r3, r3
10042576:	2b20      	cmp	r3, #32
10042578:	d139      	bne.n	100425ee <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
1004257a:	687b      	ldr	r3, [r7, #4]
1004257c:	2240      	movs	r2, #64	@ 0x40
1004257e:	5c9b      	ldrb	r3, [r3, r2]
10042580:	2b01      	cmp	r3, #1
10042582:	d101      	bne.n	10042588 <HAL_I2CEx_ConfigDigitalFilter+0x24>
10042584:	2302      	movs	r3, #2
10042586:	e033      	b.n	100425f0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
10042588:	687b      	ldr	r3, [r7, #4]
1004258a:	2240      	movs	r2, #64	@ 0x40
1004258c:	2101      	movs	r1, #1
1004258e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
10042590:	687b      	ldr	r3, [r7, #4]
10042592:	2241      	movs	r2, #65	@ 0x41
10042594:	2124      	movs	r1, #36	@ 0x24
10042596:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
10042598:	687b      	ldr	r3, [r7, #4]
1004259a:	681b      	ldr	r3, [r3, #0]
1004259c:	681a      	ldr	r2, [r3, #0]
1004259e:	687b      	ldr	r3, [r7, #4]
100425a0:	681b      	ldr	r3, [r3, #0]
100425a2:	2101      	movs	r1, #1
100425a4:	438a      	bics	r2, r1
100425a6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
100425a8:	687b      	ldr	r3, [r7, #4]
100425aa:	681b      	ldr	r3, [r3, #0]
100425ac:	681b      	ldr	r3, [r3, #0]
100425ae:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
100425b0:	68fb      	ldr	r3, [r7, #12]
100425b2:	4a11      	ldr	r2, [pc, #68]	@ (100425f8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
100425b4:	4013      	ands	r3, r2
100425b6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
100425b8:	683b      	ldr	r3, [r7, #0]
100425ba:	021b      	lsls	r3, r3, #8
100425bc:	68fa      	ldr	r2, [r7, #12]
100425be:	4313      	orrs	r3, r2
100425c0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
100425c2:	687b      	ldr	r3, [r7, #4]
100425c4:	681b      	ldr	r3, [r3, #0]
100425c6:	68fa      	ldr	r2, [r7, #12]
100425c8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
100425ca:	687b      	ldr	r3, [r7, #4]
100425cc:	681b      	ldr	r3, [r3, #0]
100425ce:	681a      	ldr	r2, [r3, #0]
100425d0:	687b      	ldr	r3, [r7, #4]
100425d2:	681b      	ldr	r3, [r3, #0]
100425d4:	2101      	movs	r1, #1
100425d6:	430a      	orrs	r2, r1
100425d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
100425da:	687b      	ldr	r3, [r7, #4]
100425dc:	2241      	movs	r2, #65	@ 0x41
100425de:	2120      	movs	r1, #32
100425e0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
100425e2:	687b      	ldr	r3, [r7, #4]
100425e4:	2240      	movs	r2, #64	@ 0x40
100425e6:	2100      	movs	r1, #0
100425e8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
100425ea:	2300      	movs	r3, #0
100425ec:	e000      	b.n	100425f0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
100425ee:	2302      	movs	r3, #2
  }
}
100425f0:	0018      	movs	r0, r3
100425f2:	46bd      	mov	sp, r7
100425f4:	b004      	add	sp, #16
100425f6:	bd80      	pop	{r7, pc}
100425f8:	fffff0ff 	.word	0xfffff0ff

100425fc <HAL_PWREx_EnableGPIOPullUp>:
  *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 or the logical OR
  *         of several of them to setseveral bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
{
100425fc:	b580      	push	{r7, lr}
100425fe:	b084      	sub	sp, #16
10042600:	af00      	add	r7, sp, #0
10042602:	6078      	str	r0, [r7, #4]
10042604:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
10042606:	230f      	movs	r3, #15
10042608:	18fb      	adds	r3, r7, r3
1004260a:	2200      	movs	r2, #0
1004260c:	701a      	strb	r2, [r3, #0]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
1004260e:	687b      	ldr	r3, [r7, #4]
10042610:	2b00      	cmp	r3, #0
10042612:	d003      	beq.n	1004261c <HAL_PWREx_EnableGPIOPullUp+0x20>
10042614:	687b      	ldr	r3, [r7, #4]
10042616:	2b01      	cmp	r3, #1
10042618:	d00e      	beq.n	10042638 <HAL_PWREx_EnableGPIOPullUp+0x3c>
1004261a:	e01b      	b.n	10042654 <HAL_PWREx_EnableGPIOPullUp+0x58>
  {
    case PWR_GPIO_A:
      SET_BIT(PWR->PUCRA, GPIONumber);
1004261c:	4b13      	ldr	r3, [pc, #76]	@ (1004266c <HAL_PWREx_EnableGPIOPullUp+0x70>)
1004261e:	6a19      	ldr	r1, [r3, #32]
10042620:	4b12      	ldr	r3, [pc, #72]	@ (1004266c <HAL_PWREx_EnableGPIOPullUp+0x70>)
10042622:	683a      	ldr	r2, [r7, #0]
10042624:	430a      	orrs	r2, r1
10042626:	621a      	str	r2, [r3, #32]
      CLEAR_BIT(PWR->PDCRA, GPIONumber);
10042628:	4b10      	ldr	r3, [pc, #64]	@ (1004266c <HAL_PWREx_EnableGPIOPullUp+0x70>)
1004262a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
1004262c:	683b      	ldr	r3, [r7, #0]
1004262e:	43d9      	mvns	r1, r3
10042630:	4b0e      	ldr	r3, [pc, #56]	@ (1004266c <HAL_PWREx_EnableGPIOPullUp+0x70>)
10042632:	400a      	ands	r2, r1
10042634:	625a      	str	r2, [r3, #36]	@ 0x24
      break;
10042636:	e012      	b.n	1004265e <HAL_PWREx_EnableGPIOPullUp+0x62>
    case PWR_GPIO_B:
      SET_BIT(PWR->PUCRB, GPIONumber);
10042638:	4b0c      	ldr	r3, [pc, #48]	@ (1004266c <HAL_PWREx_EnableGPIOPullUp+0x70>)
1004263a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
1004263c:	4b0b      	ldr	r3, [pc, #44]	@ (1004266c <HAL_PWREx_EnableGPIOPullUp+0x70>)
1004263e:	683a      	ldr	r2, [r7, #0]
10042640:	430a      	orrs	r2, r1
10042642:	629a      	str	r2, [r3, #40]	@ 0x28
      CLEAR_BIT(PWR->PDCRB, GPIONumber);
10042644:	4b09      	ldr	r3, [pc, #36]	@ (1004266c <HAL_PWREx_EnableGPIOPullUp+0x70>)
10042646:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
10042648:	683b      	ldr	r3, [r7, #0]
1004264a:	43d9      	mvns	r1, r3
1004264c:	4b07      	ldr	r3, [pc, #28]	@ (1004266c <HAL_PWREx_EnableGPIOPullUp+0x70>)
1004264e:	400a      	ands	r2, r1
10042650:	62da      	str	r2, [r3, #44]	@ 0x2c
      break;
10042652:	e004      	b.n	1004265e <HAL_PWREx_EnableGPIOPullUp+0x62>
    default:
      status = HAL_ERROR;
10042654:	230f      	movs	r3, #15
10042656:	18fb      	adds	r3, r7, r3
10042658:	2201      	movs	r2, #1
1004265a:	701a      	strb	r2, [r3, #0]
      break;
1004265c:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
1004265e:	230f      	movs	r3, #15
10042660:	18fb      	adds	r3, r7, r3
10042662:	781b      	ldrb	r3, [r3, #0]
}
10042664:	0018      	movs	r0, r3
10042666:	46bd      	mov	sp, r7
10042668:	b004      	add	sp, #16
1004266a:	bd80      	pop	{r7, pc}
1004266c:	48500000 	.word	0x48500000

10042670 <HAL_PWREx_DisableGPIOPullUp>:
  *         or the logical OR of several of them to reset
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
{
10042670:	b580      	push	{r7, lr}
10042672:	b084      	sub	sp, #16
10042674:	af00      	add	r7, sp, #0
10042676:	6078      	str	r0, [r7, #4]
10042678:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
1004267a:	230f      	movs	r3, #15
1004267c:	18fb      	adds	r3, r7, r3
1004267e:	2200      	movs	r2, #0
10042680:	701a      	strb	r2, [r3, #0]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
10042682:	687b      	ldr	r3, [r7, #4]
10042684:	2b00      	cmp	r3, #0
10042686:	d003      	beq.n	10042690 <HAL_PWREx_DisableGPIOPullUp+0x20>
10042688:	687b      	ldr	r3, [r7, #4]
1004268a:	2b01      	cmp	r3, #1
1004268c:	d008      	beq.n	100426a0 <HAL_PWREx_DisableGPIOPullUp+0x30>
1004268e:	e00f      	b.n	100426b0 <HAL_PWREx_DisableGPIOPullUp+0x40>
  {
    case PWR_GPIO_A:
      CLEAR_BIT(PWR->PUCRA, GPIONumber);
10042690:	4b0d      	ldr	r3, [pc, #52]	@ (100426c8 <HAL_PWREx_DisableGPIOPullUp+0x58>)
10042692:	6a1a      	ldr	r2, [r3, #32]
10042694:	683b      	ldr	r3, [r7, #0]
10042696:	43d9      	mvns	r1, r3
10042698:	4b0b      	ldr	r3, [pc, #44]	@ (100426c8 <HAL_PWREx_DisableGPIOPullUp+0x58>)
1004269a:	400a      	ands	r2, r1
1004269c:	621a      	str	r2, [r3, #32]
      break;
1004269e:	e00c      	b.n	100426ba <HAL_PWREx_DisableGPIOPullUp+0x4a>
    case PWR_GPIO_B:
      CLEAR_BIT(PWR->PUCRB, GPIONumber);
100426a0:	4b09      	ldr	r3, [pc, #36]	@ (100426c8 <HAL_PWREx_DisableGPIOPullUp+0x58>)
100426a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
100426a4:	683b      	ldr	r3, [r7, #0]
100426a6:	43d9      	mvns	r1, r3
100426a8:	4b07      	ldr	r3, [pc, #28]	@ (100426c8 <HAL_PWREx_DisableGPIOPullUp+0x58>)
100426aa:	400a      	ands	r2, r1
100426ac:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
100426ae:	e004      	b.n	100426ba <HAL_PWREx_DisableGPIOPullUp+0x4a>
    default:
      status = HAL_ERROR;
100426b0:	230f      	movs	r3, #15
100426b2:	18fb      	adds	r3, r7, r3
100426b4:	2201      	movs	r2, #1
100426b6:	701a      	strb	r2, [r3, #0]
      break;
100426b8:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
100426ba:	230f      	movs	r3, #15
100426bc:	18fb      	adds	r3, r7, r3
100426be:	781b      	ldrb	r3, [r3, #0]
}
100426c0:	0018      	movs	r0, r3
100426c2:	46bd      	mov	sp, r7
100426c4:	b004      	add	sp, #16
100426c6:	bd80      	pop	{r7, pc}
100426c8:	48500000 	.word	0x48500000

100426cc <HAL_PWREx_DisableGPIOPullDown>:
  *         or the logical OR of several of them to reset
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
{
100426cc:	b580      	push	{r7, lr}
100426ce:	b084      	sub	sp, #16
100426d0:	af00      	add	r7, sp, #0
100426d2:	6078      	str	r0, [r7, #4]
100426d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
100426d6:	230f      	movs	r3, #15
100426d8:	18fb      	adds	r3, r7, r3
100426da:	2200      	movs	r2, #0
100426dc:	701a      	strb	r2, [r3, #0]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
100426de:	687b      	ldr	r3, [r7, #4]
100426e0:	2b00      	cmp	r3, #0
100426e2:	d003      	beq.n	100426ec <HAL_PWREx_DisableGPIOPullDown+0x20>
100426e4:	687b      	ldr	r3, [r7, #4]
100426e6:	2b01      	cmp	r3, #1
100426e8:	d008      	beq.n	100426fc <HAL_PWREx_DisableGPIOPullDown+0x30>
100426ea:	e00f      	b.n	1004270c <HAL_PWREx_DisableGPIOPullDown+0x40>
  {
    case PWR_GPIO_A:
      CLEAR_BIT(PWR->PDCRA, GPIONumber);
100426ec:	4b0d      	ldr	r3, [pc, #52]	@ (10042724 <HAL_PWREx_DisableGPIOPullDown+0x58>)
100426ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
100426f0:	683b      	ldr	r3, [r7, #0]
100426f2:	43d9      	mvns	r1, r3
100426f4:	4b0b      	ldr	r3, [pc, #44]	@ (10042724 <HAL_PWREx_DisableGPIOPullDown+0x58>)
100426f6:	400a      	ands	r2, r1
100426f8:	625a      	str	r2, [r3, #36]	@ 0x24
      break;
100426fa:	e00c      	b.n	10042716 <HAL_PWREx_DisableGPIOPullDown+0x4a>
    case PWR_GPIO_B:
      CLEAR_BIT(PWR->PDCRB, GPIONumber);
100426fc:	4b09      	ldr	r3, [pc, #36]	@ (10042724 <HAL_PWREx_DisableGPIOPullDown+0x58>)
100426fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
10042700:	683b      	ldr	r3, [r7, #0]
10042702:	43d9      	mvns	r1, r3
10042704:	4b07      	ldr	r3, [pc, #28]	@ (10042724 <HAL_PWREx_DisableGPIOPullDown+0x58>)
10042706:	400a      	ands	r2, r1
10042708:	62da      	str	r2, [r3, #44]	@ 0x2c
      break;
1004270a:	e004      	b.n	10042716 <HAL_PWREx_DisableGPIOPullDown+0x4a>
    default:
      status = HAL_ERROR;
1004270c:	230f      	movs	r3, #15
1004270e:	18fb      	adds	r3, r7, r3
10042710:	2201      	movs	r2, #1
10042712:	701a      	strb	r2, [r3, #0]
      break;
10042714:	46c0      	nop			@ (mov r8, r8)
  }

  return status;
10042716:	230f      	movs	r3, #15
10042718:	18fb      	adds	r3, r7, r3
1004271a:	781b      	ldrb	r3, [r3, #0]
}
1004271c:	0018      	movs	r0, r3
1004271e:	46bd      	mov	sp, r7
10042720:	b004      	add	sp, #16
10042722:	bd80      	pop	{r7, pc}
10042724:	48500000 	.word	0x48500000

10042728 <LL_PWR_SetNoPullB>:
  * @retval None
  * @note   Please refer the user manual to know which IOs are able for this
  *         feature.
  */
__STATIC_INLINE void LL_PWR_SetNoPullB(uint32_t IO)
{
10042728:	b580      	push	{r7, lr}
1004272a:	b082      	sub	sp, #8
1004272c:	af00      	add	r7, sp, #0
1004272e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(PWR->PUCRB, IO);
10042730:	4b08      	ldr	r3, [pc, #32]	@ (10042754 <LL_PWR_SetNoPullB+0x2c>)
10042732:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
10042734:	687b      	ldr	r3, [r7, #4]
10042736:	43d9      	mvns	r1, r3
10042738:	4b06      	ldr	r3, [pc, #24]	@ (10042754 <LL_PWR_SetNoPullB+0x2c>)
1004273a:	400a      	ands	r2, r1
1004273c:	629a      	str	r2, [r3, #40]	@ 0x28
  CLEAR_BIT(PWR->PDCRB, IO);
1004273e:	4b05      	ldr	r3, [pc, #20]	@ (10042754 <LL_PWR_SetNoPullB+0x2c>)
10042740:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
10042742:	687b      	ldr	r3, [r7, #4]
10042744:	43d9      	mvns	r1, r3
10042746:	4b03      	ldr	r3, [pc, #12]	@ (10042754 <LL_PWR_SetNoPullB+0x2c>)
10042748:	400a      	ands	r2, r1
1004274a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
1004274c:	46c0      	nop			@ (mov r8, r8)
1004274e:	46bd      	mov	sp, r7
10042750:	b002      	add	sp, #8
10042752:	bd80      	pop	{r7, pc}
10042754:	48500000 	.word	0x48500000

10042758 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
10042758:	b580      	push	{r7, lr}
1004275a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
1004275c:	4b04      	ldr	r3, [pc, #16]	@ (10042770 <LL_RCC_HSE_Enable+0x18>)
1004275e:	681a      	ldr	r2, [r3, #0]
10042760:	4b03      	ldr	r3, [pc, #12]	@ (10042770 <LL_RCC_HSE_Enable+0x18>)
10042762:	2180      	movs	r1, #128	@ 0x80
10042764:	0249      	lsls	r1, r1, #9
10042766:	430a      	orrs	r2, r1
10042768:	601a      	str	r2, [r3, #0]
}
1004276a:	46c0      	nop			@ (mov r8, r8)
1004276c:	46bd      	mov	sp, r7
1004276e:	bd80      	pop	{r7, pc}
10042770:	48400000 	.word	0x48400000

10042774 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
10042774:	b580      	push	{r7, lr}
10042776:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
10042778:	4b04      	ldr	r3, [pc, #16]	@ (1004278c <LL_RCC_HSE_Disable+0x18>)
1004277a:	681a      	ldr	r2, [r3, #0]
1004277c:	4b03      	ldr	r3, [pc, #12]	@ (1004278c <LL_RCC_HSE_Disable+0x18>)
1004277e:	4904      	ldr	r1, [pc, #16]	@ (10042790 <LL_RCC_HSE_Disable+0x1c>)
10042780:	400a      	ands	r2, r1
10042782:	601a      	str	r2, [r3, #0]
}
10042784:	46c0      	nop			@ (mov r8, r8)
10042786:	46bd      	mov	sp, r7
10042788:	bd80      	pop	{r7, pc}
1004278a:	46c0      	nop			@ (mov r8, r8)
1004278c:	48400000 	.word	0x48400000
10042790:	fffeffff 	.word	0xfffeffff

10042794 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
10042794:	b580      	push	{r7, lr}
10042796:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
10042798:	4b07      	ldr	r3, [pc, #28]	@ (100427b8 <LL_RCC_HSE_IsReady+0x24>)
1004279a:	681a      	ldr	r2, [r3, #0]
1004279c:	2380      	movs	r3, #128	@ 0x80
1004279e:	029b      	lsls	r3, r3, #10
100427a0:	401a      	ands	r2, r3
100427a2:	2380      	movs	r3, #128	@ 0x80
100427a4:	029b      	lsls	r3, r3, #10
100427a6:	429a      	cmp	r2, r3
100427a8:	d101      	bne.n	100427ae <LL_RCC_HSE_IsReady+0x1a>
100427aa:	2301      	movs	r3, #1
100427ac:	e000      	b.n	100427b0 <LL_RCC_HSE_IsReady+0x1c>
100427ae:	2300      	movs	r3, #0
}
100427b0:	0018      	movs	r0, r3
100427b2:	46bd      	mov	sp, r7
100427b4:	bd80      	pop	{r7, pc}
100427b6:	46c0      	nop			@ (mov r8, r8)
100427b8:	48400000 	.word	0x48400000

100427bc <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll RFSWHSECR        SWXOTUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
100427bc:	b580      	push	{r7, lr}
100427be:	b082      	sub	sp, #8
100427c0:	af00      	add	r7, sp, #0
100427c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->RFSWHSECR, RCC_RFSWHSECR_SWXOTUNE, Value << RCC_RFSWHSECR_SWXOTUNE_Pos);
100427c4:	4a0b      	ldr	r2, [pc, #44]	@ (100427f4 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
100427c6:	2398      	movs	r3, #152	@ 0x98
100427c8:	58d3      	ldr	r3, [r2, r3]
100427ca:	4a0b      	ldr	r2, [pc, #44]	@ (100427f8 <LL_RCC_HSE_SetCapacitorTuning+0x3c>)
100427cc:	401a      	ands	r2, r3
100427ce:	687b      	ldr	r3, [r7, #4]
100427d0:	021b      	lsls	r3, r3, #8
100427d2:	4908      	ldr	r1, [pc, #32]	@ (100427f4 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
100427d4:	4313      	orrs	r3, r2
100427d6:	2298      	movs	r2, #152	@ 0x98
100427d8:	508b      	str	r3, [r1, r2]
  SET_BIT(RCC->RFSWHSECR, RCC_RFSWHSECR_SWXOTUNEEN);
100427da:	4a06      	ldr	r2, [pc, #24]	@ (100427f4 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
100427dc:	2398      	movs	r3, #152	@ 0x98
100427de:	58d3      	ldr	r3, [r2, r3]
100427e0:	4904      	ldr	r1, [pc, #16]	@ (100427f4 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
100427e2:	2280      	movs	r2, #128	@ 0x80
100427e4:	4313      	orrs	r3, r2
100427e6:	2298      	movs	r2, #152	@ 0x98
100427e8:	508b      	str	r3, [r1, r2]
}
100427ea:	46c0      	nop			@ (mov r8, r8)
100427ec:	46bd      	mov	sp, r7
100427ee:	b002      	add	sp, #8
100427f0:	bd80      	pop	{r7, pc}
100427f2:	46c0      	nop			@ (mov r8, r8)
100427f4:	48400000 	.word	0x48400000
100427f8:	ffffc0ff 	.word	0xffffc0ff

100427fc <LL_RCC_HSE_SetCurrentControl>:
  *         Example GMC[6:0]=0b1111001=25*40uA
  * @rmtoll RFSWHSECR        GMC       LL_RCC_HSE_SetCurrentControl
  * @param  CurrentMax HSE current calculated with the previous formula
  */
__STATIC_INLINE void LL_RCC_HSE_SetCurrentControl(uint32_t CurrentMax)
{
100427fc:	b580      	push	{r7, lr}
100427fe:	b082      	sub	sp, #8
10042800:	af00      	add	r7, sp, #0
10042802:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(RCC->RFSWHSECR, RCC_RFSWHSECR_GMC, CurrentMax);
10042804:	4a08      	ldr	r2, [pc, #32]	@ (10042828 <LL_RCC_HSE_SetCurrentControl+0x2c>)
10042806:	2398      	movs	r3, #152	@ 0x98
10042808:	58d3      	ldr	r3, [r2, r3]
1004280a:	227f      	movs	r2, #127	@ 0x7f
1004280c:	4393      	bics	r3, r2
1004280e:	001a      	movs	r2, r3
10042810:	687b      	ldr	r3, [r7, #4]
10042812:	217f      	movs	r1, #127	@ 0x7f
10042814:	400b      	ands	r3, r1
10042816:	4904      	ldr	r1, [pc, #16]	@ (10042828 <LL_RCC_HSE_SetCurrentControl+0x2c>)
10042818:	4313      	orrs	r3, r2
1004281a:	2298      	movs	r2, #152	@ 0x98
1004281c:	508b      	str	r3, [r1, r2]
}
1004281e:	46c0      	nop			@ (mov r8, r8)
10042820:	46bd      	mov	sp, r7
10042822:	b002      	add	sp, #8
10042824:	bd80      	pop	{r7, pc}
10042826:	46c0      	nop			@ (mov r8, r8)
10042828:	48400000 	.word	0x48400000

1004282c <LL_RCC_HSE_SetStartupCurrent>:
  * @brief  Set HSE startup current
  * @rmtoll RFSWHSECR        ISTARTUP      LL_RCC_HSE_SetStartupCurrent
  * @param  StartupCurrent HSE startup current
  */
__STATIC_INLINE void LL_RCC_HSE_SetStartupCurrent(uint32_t StartupCurrent)
{
1004282c:	b580      	push	{r7, lr}
1004282e:	b082      	sub	sp, #8
10042830:	af00      	add	r7, sp, #0
10042832:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(RCC->RFSWHSECR, RCC_RFSWHSECR_ISTARTUP, StartupCurrent);
10042834:	4a08      	ldr	r2, [pc, #32]	@ (10042858 <LL_RCC_HSE_SetStartupCurrent+0x2c>)
10042836:	2398      	movs	r3, #152	@ 0x98
10042838:	58d3      	ldr	r3, [r2, r3]
1004283a:	4a08      	ldr	r2, [pc, #32]	@ (1004285c <LL_RCC_HSE_SetStartupCurrent+0x30>)
1004283c:	401a      	ands	r2, r3
1004283e:	687b      	ldr	r3, [r7, #4]
10042840:	039b      	lsls	r3, r3, #14
10042842:	041b      	lsls	r3, r3, #16
10042844:	0c1b      	lsrs	r3, r3, #16
10042846:	4904      	ldr	r1, [pc, #16]	@ (10042858 <LL_RCC_HSE_SetStartupCurrent+0x2c>)
10042848:	4313      	orrs	r3, r2
1004284a:	2298      	movs	r2, #152	@ 0x98
1004284c:	508b      	str	r3, [r1, r2]
}
1004284e:	46c0      	nop			@ (mov r8, r8)
10042850:	46bd      	mov	sp, r7
10042852:	b002      	add	sp, #8
10042854:	bd80      	pop	{r7, pc}
10042856:	46c0      	nop			@ (mov r8, r8)
10042858:	48400000 	.word	0x48400000
1004285c:	ffff3fff 	.word	0xffff3fff

10042860 <LL_RCC_HSE_SetAmplitudeThreshold>:
  * @brief  Set HSE Amplitude Control threshold
  * @rmtoll RFSWHSECR        AMPLTHRESH      LL_RCC_HSE_SetAmplitudeThreshold
  * @param  AmplThr HSE Amplitude Control threshold
  */
__STATIC_INLINE void LL_RCC_HSE_SetAmplitudeThreshold(uint32_t AmplThr)
{
10042860:	b580      	push	{r7, lr}
10042862:	b082      	sub	sp, #8
10042864:	af00      	add	r7, sp, #0
10042866:	6078      	str	r0, [r7, #4]
  MODIFY_REG_FIELD(RCC->RFSWHSECR, RCC_RFSWHSECR_AMPLTHRESH, AmplThr);
10042868:	4a08      	ldr	r2, [pc, #32]	@ (1004288c <LL_RCC_HSE_SetAmplitudeThreshold+0x2c>)
1004286a:	2398      	movs	r3, #152	@ 0x98
1004286c:	58d3      	ldr	r3, [r2, r3]
1004286e:	4a08      	ldr	r2, [pc, #32]	@ (10042890 <LL_RCC_HSE_SetAmplitudeThreshold+0x30>)
10042870:	401a      	ands	r2, r3
10042872:	687b      	ldr	r3, [r7, #4]
10042874:	0419      	lsls	r1, r3, #16
10042876:	23e0      	movs	r3, #224	@ 0xe0
10042878:	02db      	lsls	r3, r3, #11
1004287a:	400b      	ands	r3, r1
1004287c:	4903      	ldr	r1, [pc, #12]	@ (1004288c <LL_RCC_HSE_SetAmplitudeThreshold+0x2c>)
1004287e:	4313      	orrs	r3, r2
10042880:	2298      	movs	r2, #152	@ 0x98
10042882:	508b      	str	r3, [r1, r2]
}
10042884:	46c0      	nop			@ (mov r8, r8)
10042886:	46bd      	mov	sp, r7
10042888:	b002      	add	sp, #8
1004288a:	bd80      	pop	{r7, pc}
1004288c:	48400000 	.word	0x48400000
10042890:	fff8ffff 	.word	0xfff8ffff

10042894 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI
  * @rmtoll CFGR           STOPHSI        LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
10042894:	b580      	push	{r7, lr}
10042896:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CFGR, RCC_CFGR_STOPHSI);
10042898:	4b07      	ldr	r3, [pc, #28]	@ (100428b8 <LL_RCC_HSI_Enable+0x24>)
1004289a:	689a      	ldr	r2, [r3, #8]
1004289c:	4b06      	ldr	r3, [pc, #24]	@ (100428b8 <LL_RCC_HSI_Enable+0x24>)
1004289e:	2104      	movs	r1, #4
100428a0:	438a      	bics	r2, r1
100428a2:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(RCC->CFGR, RCC_CFGR_HSESEL);
100428a4:	4b04      	ldr	r3, [pc, #16]	@ (100428b8 <LL_RCC_HSI_Enable+0x24>)
100428a6:	689a      	ldr	r2, [r3, #8]
100428a8:	4b03      	ldr	r3, [pc, #12]	@ (100428b8 <LL_RCC_HSI_Enable+0x24>)
100428aa:	2102      	movs	r1, #2
100428ac:	438a      	bics	r2, r1
100428ae:	609a      	str	r2, [r3, #8]
}
100428b0:	46c0      	nop			@ (mov r8, r8)
100428b2:	46bd      	mov	sp, r7
100428b4:	bd80      	pop	{r7, pc}
100428b6:	46c0      	nop			@ (mov r8, r8)
100428b8:	48400000 	.word	0x48400000

100428bc <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI
  * @rmtoll CFGR           STOPHSI        LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
100428bc:	b580      	push	{r7, lr}
100428be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CFGR, RCC_CFGR_HSESEL);
100428c0:	4b07      	ldr	r3, [pc, #28]	@ (100428e0 <LL_RCC_HSI_Disable+0x24>)
100428c2:	689a      	ldr	r2, [r3, #8]
100428c4:	4b06      	ldr	r3, [pc, #24]	@ (100428e0 <LL_RCC_HSI_Disable+0x24>)
100428c6:	2102      	movs	r1, #2
100428c8:	430a      	orrs	r2, r1
100428ca:	609a      	str	r2, [r3, #8]
  SET_BIT(RCC->CFGR, RCC_CFGR_STOPHSI);
100428cc:	4b04      	ldr	r3, [pc, #16]	@ (100428e0 <LL_RCC_HSI_Disable+0x24>)
100428ce:	689a      	ldr	r2, [r3, #8]
100428d0:	4b03      	ldr	r3, [pc, #12]	@ (100428e0 <LL_RCC_HSI_Disable+0x24>)
100428d2:	2104      	movs	r1, #4
100428d4:	430a      	orrs	r2, r1
100428d6:	609a      	str	r2, [r3, #8]
}
100428d8:	46c0      	nop			@ (mov r8, r8)
100428da:	46bd      	mov	sp, r7
100428dc:	bd80      	pop	{r7, pc}
100428de:	46c0      	nop			@ (mov r8, r8)
100428e0:	48400000 	.word	0x48400000

100428e4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
100428e4:	b580      	push	{r7, lr}
100428e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
100428e8:	4b07      	ldr	r3, [pc, #28]	@ (10042908 <LL_RCC_HSI_IsReady+0x24>)
100428ea:	681a      	ldr	r2, [r3, #0]
100428ec:	2380      	movs	r3, #128	@ 0x80
100428ee:	00db      	lsls	r3, r3, #3
100428f0:	401a      	ands	r2, r3
100428f2:	2380      	movs	r3, #128	@ 0x80
100428f4:	00db      	lsls	r3, r3, #3
100428f6:	429a      	cmp	r2, r3
100428f8:	d101      	bne.n	100428fe <LL_RCC_HSI_IsReady+0x1a>
100428fa:	2301      	movs	r3, #1
100428fc:	e000      	b.n	10042900 <LL_RCC_HSI_IsReady+0x1c>
100428fe:	2300      	movs	r3, #0
}
10042900:	0018      	movs	r0, r3
10042902:	46bd      	mov	sp, r7
10042904:	bd80      	pop	{r7, pc}
10042906:	46c0      	nop			@ (mov r8, r8)
10042908:	48400000 	.word	0x48400000

1004290c <LL_RCC_DIRECT_HSE_Enable>:
  * @brief  Enable DIRECT_HSE mode
  * @rmtoll CFGR       HSESEL/STOPHSI         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_DIRECT_HSE_Enable(void)
{
1004290c:	b580      	push	{r7, lr}
1004290e:	b082      	sub	sp, #8
10042910:	af00      	add	r7, sp, #0
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0);
10042912:	46c0      	nop			@ (mov r8, r8)
10042914:	4b0f      	ldr	r3, [pc, #60]	@ (10042954 <LL_RCC_DIRECT_HSE_Enable+0x48>)
10042916:	681a      	ldr	r2, [r3, #0]
10042918:	2380      	movs	r3, #128	@ 0x80
1004291a:	029b      	lsls	r3, r3, #10
1004291c:	4013      	ands	r3, r2
1004291e:	d0f9      	beq.n	10042914 <LL_RCC_DIRECT_HSE_Enable+0x8>
  SET_BIT(RCC->CFGR, RCC_CFGR_HSESEL);
10042920:	4b0c      	ldr	r3, [pc, #48]	@ (10042954 <LL_RCC_DIRECT_HSE_Enable+0x48>)
10042922:	689a      	ldr	r2, [r3, #8]
10042924:	4b0b      	ldr	r3, [pc, #44]	@ (10042954 <LL_RCC_DIRECT_HSE_Enable+0x48>)
10042926:	2102      	movs	r1, #2
10042928:	430a      	orrs	r2, r1
1004292a:	609a      	str	r2, [r3, #8]
  for (volatile int i = 0; i < 6; i++)
1004292c:	2300      	movs	r3, #0
1004292e:	607b      	str	r3, [r7, #4]
10042930:	e003      	b.n	1004293a <LL_RCC_DIRECT_HSE_Enable+0x2e>
  {
    __asm("NOP");
10042932:	46c0      	nop			@ (mov r8, r8)
  for (volatile int i = 0; i < 6; i++)
10042934:	687b      	ldr	r3, [r7, #4]
10042936:	3301      	adds	r3, #1
10042938:	607b      	str	r3, [r7, #4]
1004293a:	687b      	ldr	r3, [r7, #4]
1004293c:	2b05      	cmp	r3, #5
1004293e:	ddf8      	ble.n	10042932 <LL_RCC_DIRECT_HSE_Enable+0x26>
  }
  SET_BIT(RCC->CFGR, RCC_CFGR_STOPHSI);
10042940:	4b04      	ldr	r3, [pc, #16]	@ (10042954 <LL_RCC_DIRECT_HSE_Enable+0x48>)
10042942:	689a      	ldr	r2, [r3, #8]
10042944:	4b03      	ldr	r3, [pc, #12]	@ (10042954 <LL_RCC_DIRECT_HSE_Enable+0x48>)
10042946:	2104      	movs	r1, #4
10042948:	430a      	orrs	r2, r1
1004294a:	609a      	str	r2, [r3, #8]
}
1004294c:	46c0      	nop			@ (mov r8, r8)
1004294e:	46bd      	mov	sp, r7
10042950:	b002      	add	sp, #8
10042952:	bd80      	pop	{r7, pc}
10042954:	48400000 	.word	0x48400000

10042958 <LL_RCC_LSCO_SetSource>:
  *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_LSCO_CLKSOURCE_HSI64M_DIV2048
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
{
10042958:	b580      	push	{r7, lr}
1004295a:	b082      	sub	sp, #8
1004295c:	af00      	add	r7, sp, #0
1004295e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_CLKSLOWSEL, Source);
10042960:	4b06      	ldr	r3, [pc, #24]	@ (1004297c <LL_RCC_LSCO_SetSource+0x24>)
10042962:	689b      	ldr	r3, [r3, #8]
10042964:	4a06      	ldr	r2, [pc, #24]	@ (10042980 <LL_RCC_LSCO_SetSource+0x28>)
10042966:	4013      	ands	r3, r2
10042968:	0019      	movs	r1, r3
1004296a:	4b04      	ldr	r3, [pc, #16]	@ (1004297c <LL_RCC_LSCO_SetSource+0x24>)
1004296c:	687a      	ldr	r2, [r7, #4]
1004296e:	430a      	orrs	r2, r1
10042970:	609a      	str	r2, [r3, #8]
}
10042972:	46c0      	nop			@ (mov r8, r8)
10042974:	46bd      	mov	sp, r7
10042976:	b002      	add	sp, #8
10042978:	bd80      	pop	{r7, pc}
1004297a:	46c0      	nop			@ (mov r8, r8)
1004297c:	48400000 	.word	0x48400000
10042980:	fffe7fff 	.word	0xfffe7fff

10042984 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll CR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
10042984:	b580      	push	{r7, lr}
10042986:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_LSEON);
10042988:	4b04      	ldr	r3, [pc, #16]	@ (1004299c <LL_RCC_LSE_Enable+0x18>)
1004298a:	681a      	ldr	r2, [r3, #0]
1004298c:	4b03      	ldr	r3, [pc, #12]	@ (1004299c <LL_RCC_LSE_Enable+0x18>)
1004298e:	2110      	movs	r1, #16
10042990:	430a      	orrs	r2, r1
10042992:	601a      	str	r2, [r3, #0]
}
10042994:	46c0      	nop			@ (mov r8, r8)
10042996:	46bd      	mov	sp, r7
10042998:	bd80      	pop	{r7, pc}
1004299a:	46c0      	nop			@ (mov r8, r8)
1004299c:	48400000 	.word	0x48400000

100429a0 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll CR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
100429a0:	b580      	push	{r7, lr}
100429a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_LSEON);
100429a4:	4b04      	ldr	r3, [pc, #16]	@ (100429b8 <LL_RCC_LSE_Disable+0x18>)
100429a6:	681a      	ldr	r2, [r3, #0]
100429a8:	4b03      	ldr	r3, [pc, #12]	@ (100429b8 <LL_RCC_LSE_Disable+0x18>)
100429aa:	2110      	movs	r1, #16
100429ac:	438a      	bics	r2, r1
100429ae:	601a      	str	r2, [r3, #0]
}
100429b0:	46c0      	nop			@ (mov r8, r8)
100429b2:	46bd      	mov	sp, r7
100429b4:	bd80      	pop	{r7, pc}
100429b6:	46c0      	nop			@ (mov r8, r8)
100429b8:	48400000 	.word	0x48400000

100429bc <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll CR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
100429bc:	b580      	push	{r7, lr}
100429be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_LSERDY) == (RCC_CR_LSERDY)) ? 1UL : 0UL);
100429c0:	4b05      	ldr	r3, [pc, #20]	@ (100429d8 <LL_RCC_LSE_IsReady+0x1c>)
100429c2:	681b      	ldr	r3, [r3, #0]
100429c4:	2220      	movs	r2, #32
100429c6:	4013      	ands	r3, r2
100429c8:	2b20      	cmp	r3, #32
100429ca:	d101      	bne.n	100429d0 <LL_RCC_LSE_IsReady+0x14>
100429cc:	2301      	movs	r3, #1
100429ce:	e000      	b.n	100429d2 <LL_RCC_LSE_IsReady+0x16>
100429d0:	2300      	movs	r3, #0
}
100429d2:	0018      	movs	r0, r3
100429d4:	46bd      	mov	sp, r7
100429d6:	bd80      	pop	{r7, pc}
100429d8:	48400000 	.word	0x48400000

100429dc <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll CR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
100429dc:	b580      	push	{r7, lr}
100429de:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_LSEBYP);
100429e0:	4b04      	ldr	r3, [pc, #16]	@ (100429f4 <LL_RCC_LSE_EnableBypass+0x18>)
100429e2:	681a      	ldr	r2, [r3, #0]
100429e4:	4b03      	ldr	r3, [pc, #12]	@ (100429f4 <LL_RCC_LSE_EnableBypass+0x18>)
100429e6:	2140      	movs	r1, #64	@ 0x40
100429e8:	430a      	orrs	r2, r1
100429ea:	601a      	str	r2, [r3, #0]
}
100429ec:	46c0      	nop			@ (mov r8, r8)
100429ee:	46bd      	mov	sp, r7
100429f0:	bd80      	pop	{r7, pc}
100429f2:	46c0      	nop			@ (mov r8, r8)
100429f4:	48400000 	.word	0x48400000

100429f8 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll CR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
100429f8:	b580      	push	{r7, lr}
100429fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_LSEBYP);
100429fc:	4b04      	ldr	r3, [pc, #16]	@ (10042a10 <LL_RCC_LSE_DisableBypass+0x18>)
100429fe:	681a      	ldr	r2, [r3, #0]
10042a00:	4b03      	ldr	r3, [pc, #12]	@ (10042a10 <LL_RCC_LSE_DisableBypass+0x18>)
10042a02:	2140      	movs	r1, #64	@ 0x40
10042a04:	438a      	bics	r2, r1
10042a06:	601a      	str	r2, [r3, #0]
}
10042a08:	46c0      	nop			@ (mov r8, r8)
10042a0a:	46bd      	mov	sp, r7
10042a0c:	bd80      	pop	{r7, pc}
10042a0e:	46c0      	nop			@ (mov r8, r8)
10042a10:	48400000 	.word	0x48400000

10042a14 <LL_RCC_LSE_IsBypassEnabled>:
  * @brief  Check if LSE bypass configuration is enabled.
  * @rmtoll CR         LSEBYP        LL_RCC_LSE_IsBypassEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsBypassEnabled(void)
{
10042a14:	b580      	push	{r7, lr}
10042a16:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_LSEBYP) == (RCC_CR_LSEBYP)) ? 1UL : 0UL);
10042a18:	4b05      	ldr	r3, [pc, #20]	@ (10042a30 <LL_RCC_LSE_IsBypassEnabled+0x1c>)
10042a1a:	681b      	ldr	r3, [r3, #0]
10042a1c:	2240      	movs	r2, #64	@ 0x40
10042a1e:	4013      	ands	r3, r2
10042a20:	2b40      	cmp	r3, #64	@ 0x40
10042a22:	d101      	bne.n	10042a28 <LL_RCC_LSE_IsBypassEnabled+0x14>
10042a24:	2301      	movs	r3, #1
10042a26:	e000      	b.n	10042a2a <LL_RCC_LSE_IsBypassEnabled+0x16>
10042a28:	2300      	movs	r3, #0
}
10042a2a:	0018      	movs	r0, r3
10042a2c:	46bd      	mov	sp, r7
10042a2e:	bd80      	pop	{r7, pc}
10042a30:	48400000 	.word	0x48400000

10042a34 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
10042a34:	b580      	push	{r7, lr}
10042a36:	b082      	sub	sp, #8
10042a38:	af00      	add	r7, sp, #0
10042a3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSSWCR, RCC_CSSWCR_LSEDRV, LSEDrive);
10042a3c:	4b06      	ldr	r3, [pc, #24]	@ (10042a58 <LL_RCC_LSE_SetDriveCapability+0x24>)
10042a3e:	68db      	ldr	r3, [r3, #12]
10042a40:	2260      	movs	r2, #96	@ 0x60
10042a42:	4393      	bics	r3, r2
10042a44:	0019      	movs	r1, r3
10042a46:	4b04      	ldr	r3, [pc, #16]	@ (10042a58 <LL_RCC_LSE_SetDriveCapability+0x24>)
10042a48:	687a      	ldr	r2, [r7, #4]
10042a4a:	430a      	orrs	r2, r1
10042a4c:	60da      	str	r2, [r3, #12]
}
10042a4e:	46c0      	nop			@ (mov r8, r8)
10042a50:	46bd      	mov	sp, r7
10042a52:	b002      	add	sp, #8
10042a54:	bd80      	pop	{r7, pc}
10042a56:	46c0      	nop			@ (mov r8, r8)
10042a58:	48400000 	.word	0x48400000

10042a5c <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
10042a5c:	b580      	push	{r7, lr}
10042a5e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_LSION);
10042a60:	4b04      	ldr	r3, [pc, #16]	@ (10042a74 <LL_RCC_LSI_Enable+0x18>)
10042a62:	681a      	ldr	r2, [r3, #0]
10042a64:	4b03      	ldr	r3, [pc, #12]	@ (10042a74 <LL_RCC_LSI_Enable+0x18>)
10042a66:	2104      	movs	r1, #4
10042a68:	430a      	orrs	r2, r1
10042a6a:	601a      	str	r2, [r3, #0]
}
10042a6c:	46c0      	nop			@ (mov r8, r8)
10042a6e:	46bd      	mov	sp, r7
10042a70:	bd80      	pop	{r7, pc}
10042a72:	46c0      	nop			@ (mov r8, r8)
10042a74:	48400000 	.word	0x48400000

10042a78 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
10042a78:	b580      	push	{r7, lr}
10042a7a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_LSION);
10042a7c:	4b04      	ldr	r3, [pc, #16]	@ (10042a90 <LL_RCC_LSI_Disable+0x18>)
10042a7e:	681a      	ldr	r2, [r3, #0]
10042a80:	4b03      	ldr	r3, [pc, #12]	@ (10042a90 <LL_RCC_LSI_Disable+0x18>)
10042a82:	2104      	movs	r1, #4
10042a84:	438a      	bics	r2, r1
10042a86:	601a      	str	r2, [r3, #0]
}
10042a88:	46c0      	nop			@ (mov r8, r8)
10042a8a:	46bd      	mov	sp, r7
10042a8c:	bd80      	pop	{r7, pc}
10042a8e:	46c0      	nop			@ (mov r8, r8)
10042a90:	48400000 	.word	0x48400000

10042a94 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
10042a94:	b580      	push	{r7, lr}
10042a96:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_LSIRDY) == (RCC_CR_LSIRDY)) ? 1UL : 0UL);
10042a98:	4b05      	ldr	r3, [pc, #20]	@ (10042ab0 <LL_RCC_LSI_IsReady+0x1c>)
10042a9a:	681b      	ldr	r3, [r3, #0]
10042a9c:	2208      	movs	r2, #8
10042a9e:	4013      	ands	r3, r2
10042aa0:	2b08      	cmp	r3, #8
10042aa2:	d101      	bne.n	10042aa8 <LL_RCC_LSI_IsReady+0x14>
10042aa4:	2301      	movs	r3, #1
10042aa6:	e000      	b.n	10042aaa <LL_RCC_LSI_IsReady+0x16>
10042aa8:	2300      	movs	r3, #0
}
10042aaa:	0018      	movs	r0, r3
10042aac:	46bd      	mov	sp, r7
10042aae:	bd80      	pop	{r7, pc}
10042ab0:	48400000 	.word	0x48400000

10042ab4 <LL_RCC_RC64MPLL_Enable>:
  * @brief  Enable RC64MPLL
  * @rmtoll CR           HSIPLLON         LL_RCC_RC64MPLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_RC64MPLL_Enable(void)
{
10042ab4:	b580      	push	{r7, lr}
10042ab6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSIPLLON);
10042ab8:	4b04      	ldr	r3, [pc, #16]	@ (10042acc <LL_RCC_RC64MPLL_Enable+0x18>)
10042aba:	681a      	ldr	r2, [r3, #0]
10042abc:	4b03      	ldr	r3, [pc, #12]	@ (10042acc <LL_RCC_RC64MPLL_Enable+0x18>)
10042abe:	2180      	movs	r1, #128	@ 0x80
10042ac0:	0189      	lsls	r1, r1, #6
10042ac2:	430a      	orrs	r2, r1
10042ac4:	601a      	str	r2, [r3, #0]
}
10042ac6:	46c0      	nop			@ (mov r8, r8)
10042ac8:	46bd      	mov	sp, r7
10042aca:	bd80      	pop	{r7, pc}
10042acc:	48400000 	.word	0x48400000

10042ad0 <LL_RCC_RC64MPLL_Disable>:
  * @note Cannot be disabled if the RC64MPLL clock is used as the system clock
  * @rmtoll CR           HSIPLLON         LL_RCC_RC64MPLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_RC64MPLL_Disable(void)
{
10042ad0:	b580      	push	{r7, lr}
10042ad2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSIPLLON);
10042ad4:	4b04      	ldr	r3, [pc, #16]	@ (10042ae8 <LL_RCC_RC64MPLL_Disable+0x18>)
10042ad6:	681a      	ldr	r2, [r3, #0]
10042ad8:	4b03      	ldr	r3, [pc, #12]	@ (10042ae8 <LL_RCC_RC64MPLL_Disable+0x18>)
10042ada:	4904      	ldr	r1, [pc, #16]	@ (10042aec <LL_RCC_RC64MPLL_Disable+0x1c>)
10042adc:	400a      	ands	r2, r1
10042ade:	601a      	str	r2, [r3, #0]
}
10042ae0:	46c0      	nop			@ (mov r8, r8)
10042ae2:	46bd      	mov	sp, r7
10042ae4:	bd80      	pop	{r7, pc}
10042ae6:	46c0      	nop			@ (mov r8, r8)
10042ae8:	48400000 	.word	0x48400000
10042aec:	ffffdfff 	.word	0xffffdfff

10042af0 <LL_RCC_RC64MPLL_IsReady>:
  * @brief  Check if RC64MPLL is Ready
  * @rmtoll CR           HSIPLLRDY        LL_RCC_RC64MPLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_RC64MPLL_IsReady(void)
{
10042af0:	b580      	push	{r7, lr}
10042af2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIPLLRDY) == (RCC_CR_HSIPLLRDY)) ? 1UL : 0UL);
10042af4:	4b07      	ldr	r3, [pc, #28]	@ (10042b14 <LL_RCC_RC64MPLL_IsReady+0x24>)
10042af6:	681a      	ldr	r2, [r3, #0]
10042af8:	2380      	movs	r3, #128	@ 0x80
10042afa:	01db      	lsls	r3, r3, #7
10042afc:	401a      	ands	r2, r3
10042afe:	2380      	movs	r3, #128	@ 0x80
10042b00:	01db      	lsls	r3, r3, #7
10042b02:	429a      	cmp	r2, r3
10042b04:	d101      	bne.n	10042b0a <LL_RCC_RC64MPLL_IsReady+0x1a>
10042b06:	2301      	movs	r3, #1
10042b08:	e000      	b.n	10042b0c <LL_RCC_RC64MPLL_IsReady+0x1c>
10042b0a:	2300      	movs	r3, #0
}
10042b0c:	0018      	movs	r0, r3
10042b0e:	46bd      	mov	sp, r7
10042b10:	bd80      	pop	{r7, pc}
10042b12:	46c0      	nop			@ (mov r8, r8)
10042b14:	48400000 	.word	0x48400000

10042b18 <LL_RCC_SetRC64MPLLPrescaler>:
  *         @arg @ref LL_RCC_RC64MPLL_DIV_32
  *         @arg @ref LL_RCC_RC64MPLL_DIV_64
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRC64MPLLPrescaler(uint32_t Prescaler)
{
10042b18:	b580      	push	{r7, lr}
10042b1a:	b082      	sub	sp, #8
10042b1c:	af00      	add	r7, sp, #0
10042b1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_CLKSYSDIV, Prescaler);
10042b20:	4b06      	ldr	r3, [pc, #24]	@ (10042b3c <LL_RCC_SetRC64MPLLPrescaler+0x24>)
10042b22:	689b      	ldr	r3, [r3, #8]
10042b24:	22e0      	movs	r2, #224	@ 0xe0
10042b26:	4393      	bics	r3, r2
10042b28:	0019      	movs	r1, r3
10042b2a:	4b04      	ldr	r3, [pc, #16]	@ (10042b3c <LL_RCC_SetRC64MPLLPrescaler+0x24>)
10042b2c:	687a      	ldr	r2, [r7, #4]
10042b2e:	430a      	orrs	r2, r1
10042b30:	609a      	str	r2, [r3, #8]
}
10042b32:	46c0      	nop			@ (mov r8, r8)
10042b34:	46bd      	mov	sp, r7
10042b36:	b002      	add	sp, #8
10042b38:	bd80      	pop	{r7, pc}
10042b3a:	46c0      	nop			@ (mov r8, r8)
10042b3c:	48400000 	.word	0x48400000

10042b40 <HAL_RCC_OscConfig>:
  * @param  RCC_OscInitStruct  pointer to a @ref RCC_OscInitTypeDef structure that
  *         contains the configuration information for the RCC Oscillators.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
10042b40:	b580      	push	{r7, lr}
10042b42:	b084      	sub	sp, #16
10042b44:	af00      	add	r7, sp, #0
10042b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
10042b48:	687b      	ldr	r3, [r7, #4]
10042b4a:	2b00      	cmp	r3, #0
10042b4c:	d101      	bne.n	10042b52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
10042b4e:	2301      	movs	r3, #1
10042b50:	e146      	b.n	10042de0 <HAL_RCC_OscConfig+0x2a0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSI Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
10042b52:	687b      	ldr	r3, [r7, #4]
10042b54:	681b      	ldr	r3, [r3, #0]
10042b56:	2210      	movs	r2, #16
10042b58:	4013      	ands	r3, r2
10042b5a:	d033      	beq.n	10042bc4 <HAL_RCC_OscConfig+0x84>
  {
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
10042b5c:	687b      	ldr	r3, [r7, #4]
10042b5e:	689b      	ldr	r3, [r3, #8]
10042b60:	2b00      	cmp	r3, #0
10042b62:	d102      	bne.n	10042b6a <HAL_RCC_OscConfig+0x2a>
10042b64:	f7ff fe96 	bl	10042894 <LL_RCC_HSI_Enable>
10042b68:	e001      	b.n	10042b6e <HAL_RCC_OscConfig+0x2e>
10042b6a:	f7ff fea7 	bl	100428bc <LL_RCC_HSI_Disable>

    if(RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
10042b6e:	687b      	ldr	r3, [r7, #4]
10042b70:	689b      	ldr	r3, [r3, #8]
10042b72:	2b04      	cmp	r3, #4
10042b74:	d113      	bne.n	10042b9e <HAL_RCC_OscConfig+0x5e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042b76:	f7fe fd53 	bl	10041620 <HAL_GetTick>
10042b7a:	0003      	movs	r3, r0
10042b7c:	60fb      	str	r3, [r7, #12]

      /* Wait till HSI is disabled */
      while (LL_RCC_HSI_IsReady() == 1U)
10042b7e:	e008      	b.n	10042b92 <HAL_RCC_OscConfig+0x52>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10042b80:	f7fe fd4e 	bl	10041620 <HAL_GetTick>
10042b84:	0002      	movs	r2, r0
10042b86:	68fb      	ldr	r3, [r7, #12]
10042b88:	1ad3      	subs	r3, r2, r3
10042b8a:	2b64      	cmp	r3, #100	@ 0x64
10042b8c:	d901      	bls.n	10042b92 <HAL_RCC_OscConfig+0x52>
        {
          return HAL_TIMEOUT;
10042b8e:	2303      	movs	r3, #3
10042b90:	e126      	b.n	10042de0 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_HSI_IsReady() == 1U)
10042b92:	f7ff fea7 	bl	100428e4 <LL_RCC_HSI_IsReady>
10042b96:	0003      	movs	r3, r0
10042b98:	2b01      	cmp	r3, #1
10042b9a:	d0f1      	beq.n	10042b80 <HAL_RCC_OscConfig+0x40>
10042b9c:	e012      	b.n	10042bc4 <HAL_RCC_OscConfig+0x84>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042b9e:	f7fe fd3f 	bl	10041620 <HAL_GetTick>
10042ba2:	0003      	movs	r3, r0
10042ba4:	60fb      	str	r3, [r7, #12]

      /* Wait till HSI is enabled */
      while (LL_RCC_HSI_IsReady() != 1U)
10042ba6:	e008      	b.n	10042bba <HAL_RCC_OscConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10042ba8:	f7fe fd3a 	bl	10041620 <HAL_GetTick>
10042bac:	0002      	movs	r2, r0
10042bae:	68fb      	ldr	r3, [r7, #12]
10042bb0:	1ad3      	subs	r3, r2, r3
10042bb2:	2b64      	cmp	r3, #100	@ 0x64
10042bb4:	d901      	bls.n	10042bba <HAL_RCC_OscConfig+0x7a>
        {
          return HAL_TIMEOUT;
10042bb6:	2303      	movs	r3, #3
10042bb8:	e112      	b.n	10042de0 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_HSI_IsReady() != 1U)
10042bba:	f7ff fe93 	bl	100428e4 <LL_RCC_HSI_IsReady>
10042bbe:	0003      	movs	r3, r0
10042bc0:	2b01      	cmp	r3, #1
10042bc2:	d1f1      	bne.n	10042ba8 <HAL_RCC_OscConfig+0x68>
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
10042bc4:	687b      	ldr	r3, [r7, #4]
10042bc6:	681b      	ldr	r3, [r3, #0]
10042bc8:	2201      	movs	r2, #1
10042bca:	4013      	ands	r3, r2
10042bcc:	d03f      	beq.n	10042c4e <HAL_RCC_OscConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* Set HSE Capacitor Tuning */
    LL_RCC_HSE_SetCapacitorTuning(CFG_HW_RCC_HSE_CAPACITOR_TUNE);
10042bce:	2020      	movs	r0, #32
10042bd0:	f7ff fdf4 	bl	100427bc <LL_RCC_HSE_SetCapacitorTuning>

    /* Set HSE startup Current */
    LL_RCC_HSE_SetStartupCurrent(0);
10042bd4:	2000      	movs	r0, #0
10042bd6:	f7ff fe29 	bl	1004282c <LL_RCC_HSE_SetStartupCurrent>

    /*  Set HSE Amplitude Threshold */
    LL_RCC_HSE_SetAmplitudeThreshold(0);
10042bda:	2000      	movs	r0, #0
10042bdc:	f7ff fe40 	bl	10042860 <LL_RCC_HSE_SetAmplitudeThreshold>

    /* Set HSE Current Control */
    LL_RCC_HSE_SetCurrentControl(40);
10042be0:	2028      	movs	r0, #40	@ 0x28
10042be2:	f7ff fe0b 	bl	100427fc <LL_RCC_HSE_SetCurrentControl>

    /* Set the new HSE configuration ---------------------------------------*/
    __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
10042be6:	687b      	ldr	r3, [r7, #4]
10042be8:	685a      	ldr	r2, [r3, #4]
10042bea:	2380      	movs	r3, #128	@ 0x80
10042bec:	025b      	lsls	r3, r3, #9
10042bee:	429a      	cmp	r2, r3
10042bf0:	d102      	bne.n	10042bf8 <HAL_RCC_OscConfig+0xb8>
10042bf2:	f7ff fdb1 	bl	10042758 <LL_RCC_HSE_Enable>
10042bf6:	e001      	b.n	10042bfc <HAL_RCC_OscConfig+0xbc>
10042bf8:	f7ff fdbc 	bl	10042774 <LL_RCC_HSE_Disable>

    /* Check the HSE State */
    if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
10042bfc:	687b      	ldr	r3, [r7, #4]
10042bfe:	685b      	ldr	r3, [r3, #4]
10042c00:	2b00      	cmp	r3, #0
10042c02:	d012      	beq.n	10042c2a <HAL_RCC_OscConfig+0xea>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042c04:	f7fe fd0c 	bl	10041620 <HAL_GetTick>
10042c08:	0003      	movs	r3, r0
10042c0a:	60fb      	str	r3, [r7, #12]

      /* Wait till HSE is ready */
      while (LL_RCC_HSE_IsReady() == 0U)
10042c0c:	e008      	b.n	10042c20 <HAL_RCC_OscConfig+0xe0>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10042c0e:	f7fe fd07 	bl	10041620 <HAL_GetTick>
10042c12:	0002      	movs	r2, r0
10042c14:	68fb      	ldr	r3, [r7, #12]
10042c16:	1ad3      	subs	r3, r2, r3
10042c18:	2b64      	cmp	r3, #100	@ 0x64
10042c1a:	d901      	bls.n	10042c20 <HAL_RCC_OscConfig+0xe0>
        {
          return HAL_TIMEOUT;
10042c1c:	2303      	movs	r3, #3
10042c1e:	e0df      	b.n	10042de0 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_HSE_IsReady() == 0U)
10042c20:	f7ff fdb8 	bl	10042794 <LL_RCC_HSE_IsReady>
10042c24:	1e03      	subs	r3, r0, #0
10042c26:	d0f2      	beq.n	10042c0e <HAL_RCC_OscConfig+0xce>
10042c28:	e011      	b.n	10042c4e <HAL_RCC_OscConfig+0x10e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042c2a:	f7fe fcf9 	bl	10041620 <HAL_GetTick>
10042c2e:	0003      	movs	r3, r0
10042c30:	60fb      	str	r3, [r7, #12]

      /* Wait till HSE is disabled */
      while (LL_RCC_HSE_IsReady() != 0U)
10042c32:	e008      	b.n	10042c46 <HAL_RCC_OscConfig+0x106>
      {
        if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
10042c34:	f7fe fcf4 	bl	10041620 <HAL_GetTick>
10042c38:	0002      	movs	r2, r0
10042c3a:	68fb      	ldr	r3, [r7, #12]
10042c3c:	1ad3      	subs	r3, r2, r3
10042c3e:	2b64      	cmp	r3, #100	@ 0x64
10042c40:	d901      	bls.n	10042c46 <HAL_RCC_OscConfig+0x106>
        {
          return HAL_TIMEOUT;
10042c42:	2303      	movs	r3, #3
10042c44:	e0cc      	b.n	10042de0 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_HSE_IsReady() != 0U)
10042c46:	f7ff fda5 	bl	10042794 <LL_RCC_HSE_IsReady>
10042c4a:	1e03      	subs	r3, r0, #0
10042c4c:	d1f2      	bne.n	10042c34 <HAL_RCC_OscConfig+0xf4>
      }
    }
  }

  /*--------------------------------- LSI Configuration -----------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
10042c4e:	687b      	ldr	r3, [r7, #4]
10042c50:	681b      	ldr	r3, [r3, #0]
10042c52:	2204      	movs	r2, #4
10042c54:	4013      	ands	r3, r2
10042c56:	d03a      	beq.n	10042cce <HAL_RCC_OscConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
10042c58:	687b      	ldr	r3, [r7, #4]
10042c5a:	691b      	ldr	r3, [r3, #16]
10042c5c:	2b00      	cmp	r3, #0
10042c5e:	d022      	beq.n	10042ca6 <HAL_RCC_OscConfig+0x166>
    {
      /* Disable the LSI */
      __HAL_RCC_LSI_DISABLE();
10042c60:	f7ff ff0a 	bl	10042a78 <LL_RCC_LSI_Disable>
      while (__HAL_RCC_GET_LSI_READYFLAG() != 0U);
10042c64:	46c0      	nop			@ (mov r8, r8)
10042c66:	f7ff ff15 	bl	10042a94 <LL_RCC_LSI_IsReady>
10042c6a:	1e03      	subs	r3, r0, #0
10042c6c:	d1fb      	bne.n	10042c66 <HAL_RCC_OscConfig+0x126>

      /* Disable the LSE */
      __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
10042c6e:	f7ff fe97 	bl	100429a0 <LL_RCC_LSE_Disable>

      /* Configure the Low Speed Clock to LSI */
      LL_RCC_LSCO_SetSource(LL_RCC_LSCO_CLKSOURCE_LSI);
10042c72:	2380      	movs	r3, #128	@ 0x80
10042c74:	025b      	lsls	r3, r3, #9
10042c76:	0018      	movs	r0, r3
10042c78:	f7ff fe6e 	bl	10042958 <LL_RCC_LSCO_SetSource>

      /*  Enable the Internal Low Speed oscillator (LSI)  */
      __HAL_RCC_LSI_ENABLE();
10042c7c:	f7ff feee 	bl	10042a5c <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042c80:	f7fe fcce 	bl	10041620 <HAL_GetTick>
10042c84:	0003      	movs	r3, r0
10042c86:	60fb      	str	r3, [r7, #12]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_LSI_READYFLAG() == 0U)
10042c88:	e008      	b.n	10042c9c <HAL_RCC_OscConfig+0x15c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
10042c8a:	f7fe fcc9 	bl	10041620 <HAL_GetTick>
10042c8e:	0002      	movs	r2, r0
10042c90:	68fb      	ldr	r3, [r7, #12]
10042c92:	1ad3      	subs	r3, r2, r3
10042c94:	2b02      	cmp	r3, #2
10042c96:	d901      	bls.n	10042c9c <HAL_RCC_OscConfig+0x15c>
        {
          return HAL_TIMEOUT;
10042c98:	2303      	movs	r3, #3
10042c9a:	e0a1      	b.n	10042de0 <HAL_RCC_OscConfig+0x2a0>
      while (__HAL_RCC_GET_LSI_READYFLAG() == 0U)
10042c9c:	f7ff fefa 	bl	10042a94 <LL_RCC_LSI_IsReady>
10042ca0:	1e03      	subs	r3, r0, #0
10042ca2:	d0f2      	beq.n	10042c8a <HAL_RCC_OscConfig+0x14a>
10042ca4:	e013      	b.n	10042cce <HAL_RCC_OscConfig+0x18e>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
10042ca6:	f7ff fee7 	bl	10042a78 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042caa:	f7fe fcb9 	bl	10041620 <HAL_GetTick>
10042cae:	0003      	movs	r3, r0
10042cb0:	60fb      	str	r3, [r7, #12]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_LSI_READYFLAG() != 0U)
10042cb2:	e008      	b.n	10042cc6 <HAL_RCC_OscConfig+0x186>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
10042cb4:	f7fe fcb4 	bl	10041620 <HAL_GetTick>
10042cb8:	0002      	movs	r2, r0
10042cba:	68fb      	ldr	r3, [r7, #12]
10042cbc:	1ad3      	subs	r3, r2, r3
10042cbe:	2b02      	cmp	r3, #2
10042cc0:	d901      	bls.n	10042cc6 <HAL_RCC_OscConfig+0x186>
        {
          return HAL_TIMEOUT;
10042cc2:	2303      	movs	r3, #3
10042cc4:	e08c      	b.n	10042de0 <HAL_RCC_OscConfig+0x2a0>
      while (__HAL_RCC_GET_LSI_READYFLAG() != 0U)
10042cc6:	f7ff fee5 	bl	10042a94 <LL_RCC_LSI_IsReady>
10042cca:	1e03      	subs	r3, r0, #0
10042ccc:	d1f2      	bne.n	10042cb4 <HAL_RCC_OscConfig+0x174>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
10042cce:	687b      	ldr	r3, [r7, #4]
10042cd0:	681b      	ldr	r3, [r3, #0]
10042cd2:	2202      	movs	r2, #2
10042cd4:	4013      	ands	r3, r2
10042cd6:	d049      	beq.n	10042d6c <HAL_RCC_OscConfig+0x22c>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Disable LSI */
    __HAL_RCC_LSI_DISABLE();
10042cd8:	f7ff fece 	bl	10042a78 <LL_RCC_LSI_Disable>

    /* Disable LSE */
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
10042cdc:	f7ff fe60 	bl	100429a0 <LL_RCC_LSE_Disable>
    while (__HAL_RCC_GET_LSE_READYFLAG() != 0);
10042ce0:	46c0      	nop			@ (mov r8, r8)
10042ce2:	f7ff fe6b 	bl	100429bc <LL_RCC_LSE_IsReady>
10042ce6:	1e03      	subs	r3, r0, #0
10042ce8:	d1fb      	bne.n	10042ce2 <HAL_RCC_OscConfig+0x1a2>

    /* Configure the PB12 and PB13 in NO PULL mode */
    LL_PWR_SetNoPullB(LL_PWR_GPIO_BIT_12 |
10042cea:	23c0      	movs	r3, #192	@ 0xc0
10042cec:	019b      	lsls	r3, r3, #6
10042cee:	0018      	movs	r0, r3
10042cf0:	f7ff fd1a 	bl	10042728 <LL_PWR_SetNoPullB>
                      LL_PWR_GPIO_BIT_13);

    /* Configure the Low Speed Clock to LSE */
    LL_RCC_LSCO_SetSource(LL_RCC_LSCO_CLKSOURCE_LSE);
10042cf4:	2380      	movs	r3, #128	@ 0x80
10042cf6:	021b      	lsls	r3, r3, #8
10042cf8:	0018      	movs	r0, r3
10042cfa:	f7ff fe2d 	bl	10042958 <LL_RCC_LSCO_SetSource>

    /* Set LSE oscillator drive capability */
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMLOW);
10042cfe:	2020      	movs	r0, #32
10042d00:	f7ff fe98 	bl	10042a34 <LL_RCC_LSE_SetDriveCapability>

    /* Set the new LSE state */
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
10042d04:	687b      	ldr	r3, [r7, #4]
10042d06:	68db      	ldr	r3, [r3, #12]
10042d08:	2b10      	cmp	r3, #16
10042d0a:	d102      	bne.n	10042d12 <HAL_RCC_OscConfig+0x1d2>
10042d0c:	f7ff fe3a 	bl	10042984 <LL_RCC_LSE_Enable>
10042d10:	e001      	b.n	10042d16 <HAL_RCC_OscConfig+0x1d6>
10042d12:	f7ff fe45 	bl	100429a0 <LL_RCC_LSE_Disable>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
10042d16:	687b      	ldr	r3, [r7, #4]
10042d18:	68db      	ldr	r3, [r3, #12]
10042d1a:	2b00      	cmp	r3, #0
10042d1c:	d013      	beq.n	10042d46 <HAL_RCC_OscConfig+0x206>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042d1e:	f7fe fc7f 	bl	10041620 <HAL_GetTick>
10042d22:	0003      	movs	r3, r0
10042d24:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_LSE_READYFLAG() == 0U)
10042d26:	e009      	b.n	10042d3c <HAL_RCC_OscConfig+0x1fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
10042d28:	f7fe fc7a 	bl	10041620 <HAL_GetTick>
10042d2c:	0002      	movs	r2, r0
10042d2e:	68fb      	ldr	r3, [r7, #12]
10042d30:	1ad3      	subs	r3, r2, r3
10042d32:	4a2d      	ldr	r2, [pc, #180]	@ (10042de8 <HAL_RCC_OscConfig+0x2a8>)
10042d34:	4293      	cmp	r3, r2
10042d36:	d901      	bls.n	10042d3c <HAL_RCC_OscConfig+0x1fc>
        {
          return HAL_TIMEOUT;
10042d38:	2303      	movs	r3, #3
10042d3a:	e051      	b.n	10042de0 <HAL_RCC_OscConfig+0x2a0>
      while (__HAL_RCC_GET_LSE_READYFLAG() == 0U)
10042d3c:	f7ff fe3e 	bl	100429bc <LL_RCC_LSE_IsReady>
10042d40:	1e03      	subs	r3, r0, #0
10042d42:	d0f1      	beq.n	10042d28 <HAL_RCC_OscConfig+0x1e8>
10042d44:	e012      	b.n	10042d6c <HAL_RCC_OscConfig+0x22c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042d46:	f7fe fc6b 	bl	10041620 <HAL_GetTick>
10042d4a:	0003      	movs	r3, r0
10042d4c:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_LSE_READYFLAG() != 0U)
10042d4e:	e009      	b.n	10042d64 <HAL_RCC_OscConfig+0x224>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
10042d50:	f7fe fc66 	bl	10041620 <HAL_GetTick>
10042d54:	0002      	movs	r2, r0
10042d56:	68fb      	ldr	r3, [r7, #12]
10042d58:	1ad3      	subs	r3, r2, r3
10042d5a:	4a23      	ldr	r2, [pc, #140]	@ (10042de8 <HAL_RCC_OscConfig+0x2a8>)
10042d5c:	4293      	cmp	r3, r2
10042d5e:	d901      	bls.n	10042d64 <HAL_RCC_OscConfig+0x224>
        {
          return HAL_TIMEOUT;
10042d60:	2303      	movs	r3, #3
10042d62:	e03d      	b.n	10042de0 <HAL_RCC_OscConfig+0x2a0>
      while (__HAL_RCC_GET_LSE_READYFLAG() != 0U)
10042d64:	f7ff fe2a 	bl	100429bc <LL_RCC_LSE_IsReady>
10042d68:	1e03      	subs	r3, r0, #0
10042d6a:	d1f1      	bne.n	10042d50 <HAL_RCC_OscConfig+0x210>
      }
    }
  }

  /*------------------------------ LSE Bypass Configuration ------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE_BYPASS) == RCC_OSCILLATORTYPE_LSE_BYPASS)
10042d6c:	687b      	ldr	r3, [r7, #4]
10042d6e:	681b      	ldr	r3, [r3, #0]
10042d70:	2208      	movs	r2, #8
10042d72:	4013      	ands	r3, r2
10042d74:	d033      	beq.n	10042dde <HAL_RCC_OscConfig+0x29e>

    /* Check the parameters */
    assert_param(IS_RCC_LSE_BYPASS(RCC_OscInitStruct->LSEBYPASSState));

    /* Set the new LSE Bypass configuration -----------------------------------------*/
    __HAL_RCC_LSE_BYPASS_CONFIG(RCC_OscInitStruct->LSEBYPASSState);
10042d76:	687b      	ldr	r3, [r7, #4]
10042d78:	695b      	ldr	r3, [r3, #20]
10042d7a:	2b40      	cmp	r3, #64	@ 0x40
10042d7c:	d102      	bne.n	10042d84 <HAL_RCC_OscConfig+0x244>
10042d7e:	f7ff fe2d 	bl	100429dc <LL_RCC_LSE_EnableBypass>
10042d82:	e001      	b.n	10042d88 <HAL_RCC_OscConfig+0x248>
10042d84:	f7ff fe38 	bl	100429f8 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE Bypass State */
    if (RCC_OscInitStruct->LSEBYPASSState != RCC_LSE_OFF)
10042d88:	687b      	ldr	r3, [r7, #4]
10042d8a:	695b      	ldr	r3, [r3, #20]
10042d8c:	2b00      	cmp	r3, #0
10042d8e:	d013      	beq.n	10042db8 <HAL_RCC_OscConfig+0x278>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042d90:	f7fe fc46 	bl	10041620 <HAL_GetTick>
10042d94:	0003      	movs	r3, r0
10042d96:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsBypassEnabled() == 0U)
10042d98:	e009      	b.n	10042dae <HAL_RCC_OscConfig+0x26e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
10042d9a:	f7fe fc41 	bl	10041620 <HAL_GetTick>
10042d9e:	0002      	movs	r2, r0
10042da0:	68fb      	ldr	r3, [r7, #12]
10042da2:	1ad3      	subs	r3, r2, r3
10042da4:	4a10      	ldr	r2, [pc, #64]	@ (10042de8 <HAL_RCC_OscConfig+0x2a8>)
10042da6:	4293      	cmp	r3, r2
10042da8:	d901      	bls.n	10042dae <HAL_RCC_OscConfig+0x26e>
        {
          return HAL_TIMEOUT;
10042daa:	2303      	movs	r3, #3
10042dac:	e018      	b.n	10042de0 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_LSE_IsBypassEnabled() == 0U)
10042dae:	f7ff fe31 	bl	10042a14 <LL_RCC_LSE_IsBypassEnabled>
10042db2:	1e03      	subs	r3, r0, #0
10042db4:	d0f1      	beq.n	10042d9a <HAL_RCC_OscConfig+0x25a>
10042db6:	e012      	b.n	10042dde <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
10042db8:	f7fe fc32 	bl	10041620 <HAL_GetTick>
10042dbc:	0003      	movs	r3, r0
10042dbe:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsBypassEnabled() != 0U)
10042dc0:	e009      	b.n	10042dd6 <HAL_RCC_OscConfig+0x296>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
10042dc2:	f7fe fc2d 	bl	10041620 <HAL_GetTick>
10042dc6:	0002      	movs	r2, r0
10042dc8:	68fb      	ldr	r3, [r7, #12]
10042dca:	1ad3      	subs	r3, r2, r3
10042dcc:	4a06      	ldr	r2, [pc, #24]	@ (10042de8 <HAL_RCC_OscConfig+0x2a8>)
10042dce:	4293      	cmp	r3, r2
10042dd0:	d901      	bls.n	10042dd6 <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
10042dd2:	2303      	movs	r3, #3
10042dd4:	e004      	b.n	10042de0 <HAL_RCC_OscConfig+0x2a0>
      while (LL_RCC_LSE_IsBypassEnabled() != 0U)
10042dd6:	f7ff fe1d 	bl	10042a14 <LL_RCC_LSE_IsBypassEnabled>
10042dda:	1e03      	subs	r3, r0, #0
10042ddc:	d1f1      	bne.n	10042dc2 <HAL_RCC_OscConfig+0x282>
        }
      }
    }
  }

  return HAL_OK;
10042dde:	2300      	movs	r3, #0
}
10042de0:	0018      	movs	r0, r3
10042de2:	46bd      	mov	sp, r7
10042de4:	b004      	add	sp, #16
10042de6:	bd80      	pop	{r7, pc}
10042de8:	00001388 	.word	0x00001388

10042dec <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
10042dec:	b580      	push	{r7, lr}
10042dee:	b084      	sub	sp, #16
10042df0:	af00      	add	r7, sp, #0
10042df2:	6078      	str	r0, [r7, #4]
10042df4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
10042df6:	687b      	ldr	r3, [r7, #4]
10042df8:	2b00      	cmp	r3, #0
10042dfa:	d101      	bne.n	10042e00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
10042dfc:	2301      	movs	r3, #1
10042dfe:	e08e      	b.n	10042f1e <HAL_RCC_ClockConfig+0x132>

  /* Check the parameters */
  assert_param(IS_FLASH_WAIT_STATES(FLatency));

  /* Set FALSH_WAIT_STATES_1 */
  __HAL_FLASH_SET_WAIT_STATES(FLatency);
10042e00:	4b49      	ldr	r3, [pc, #292]	@ (10042f28 <HAL_RCC_ClockConfig+0x13c>)
10042e02:	685b      	ldr	r3, [r3, #4]
10042e04:	2230      	movs	r2, #48	@ 0x30
10042e06:	4393      	bics	r3, r2
10042e08:	0019      	movs	r1, r3
10042e0a:	4b47      	ldr	r3, [pc, #284]	@ (10042f28 <HAL_RCC_ClockConfig+0x13c>)
10042e0c:	683a      	ldr	r2, [r7, #0]
10042e0e:	430a      	orrs	r2, r1
10042e10:	605a      	str	r2, [r3, #4]
  /*------------------------- SYSCLK Configuration ---------------------------*/
  assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
  assert_param(IS_RCC_SYSCLK_DIVIDER(RCC_ClkInitStruct->SYSCLKDivider));

  /* HSI is selected as System Clock Source */
  if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
10042e12:	687b      	ldr	r3, [r7, #4]
10042e14:	681b      	ldr	r3, [r3, #0]
10042e16:	2b02      	cmp	r3, #2
10042e18:	d10e      	bne.n	10042e38 <HAL_RCC_ClockConfig+0x4c>
  {
    LL_RCC_HSI_Enable();
10042e1a:	f7ff fd3b 	bl	10042894 <LL_RCC_HSI_Enable>
    
    /* Check the HSI ready flag */
    if (LL_RCC_HSI_IsReady() == 0U)
10042e1e:	f7ff fd61 	bl	100428e4 <LL_RCC_HSI_IsReady>
10042e22:	1e03      	subs	r3, r0, #0
10042e24:	d101      	bne.n	10042e2a <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
10042e26:	2301      	movs	r3, #1
10042e28:	e079      	b.n	10042f1e <HAL_RCC_ClockConfig+0x132>
    }

    /* Disable the RC64MPLL*/
    __HAL_RCC_RC64MPLL_DISABLE();
10042e2a:	f7ff fe51 	bl	10042ad0 <LL_RCC_RC64MPLL_Disable>
    
    /* Configure the RC64MPLL multiplication factor */
    __HAL_RCC_RC64MPLL_PRESC_CONFIG(RCC_ClkInitStruct->SYSCLKDivider);
10042e2e:	687b      	ldr	r3, [r7, #4]
10042e30:	685b      	ldr	r3, [r3, #4]
10042e32:	0018      	movs	r0, r3
10042e34:	f7ff fe70 	bl	10042b18 <LL_RCC_SetRC64MPLLPrescaler>
  }

  /* RC64MPLL is selected as System Clock Source */
  if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_RC64MPLL)
10042e38:	687b      	ldr	r3, [r7, #4]
10042e3a:	681b      	ldr	r3, [r3, #0]
10042e3c:	2b00      	cmp	r3, #0
10042e3e:	d124      	bne.n	10042e8a <HAL_RCC_ClockConfig+0x9e>
  {
    /* Check the HSI ready flag */
    if (LL_RCC_HSI_IsReady() == 0U)
10042e40:	f7ff fd50 	bl	100428e4 <LL_RCC_HSI_IsReady>
10042e44:	1e03      	subs	r3, r0, #0
10042e46:	d101      	bne.n	10042e4c <HAL_RCC_ClockConfig+0x60>
    {
      return HAL_ERROR;
10042e48:	2301      	movs	r3, #1
10042e4a:	e068      	b.n	10042f1e <HAL_RCC_ClockConfig+0x132>
    }

    /* Check the HSE ready flag */
    if (LL_RCC_HSE_IsReady() == 0U)
10042e4c:	f7ff fca2 	bl	10042794 <LL_RCC_HSE_IsReady>
10042e50:	1e03      	subs	r3, r0, #0
10042e52:	d101      	bne.n	10042e58 <HAL_RCC_ClockConfig+0x6c>
    {
      return HAL_ERROR;
10042e54:	2301      	movs	r3, #1
10042e56:	e062      	b.n	10042f1e <HAL_RCC_ClockConfig+0x132>
    }

    /* Enable the RC64MPLL*/
    __HAL_RCC_RC64MPLL_ENABLE();
10042e58:	f7ff fe2c 	bl	10042ab4 <LL_RCC_RC64MPLL_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10042e5c:	f7fe fbe0 	bl	10041620 <HAL_GetTick>
10042e60:	0003      	movs	r3, r0
10042e62:	60fb      	str	r3, [r7, #12]

    /* Wait till RC64MPLL is ready */
    while (LL_RCC_RC64MPLL_IsReady() == 0)
10042e64:	e008      	b.n	10042e78 <HAL_RCC_ClockConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
10042e66:	f7fe fbdb 	bl	10041620 <HAL_GetTick>
10042e6a:	0002      	movs	r2, r0
10042e6c:	68fb      	ldr	r3, [r7, #12]
10042e6e:	1ad3      	subs	r3, r2, r3
10042e70:	2b02      	cmp	r3, #2
10042e72:	d901      	bls.n	10042e78 <HAL_RCC_ClockConfig+0x8c>
      {
        return HAL_TIMEOUT;
10042e74:	2303      	movs	r3, #3
10042e76:	e052      	b.n	10042f1e <HAL_RCC_ClockConfig+0x132>
    while (LL_RCC_RC64MPLL_IsReady() == 0)
10042e78:	f7ff fe3a 	bl	10042af0 <LL_RCC_RC64MPLL_IsReady>
10042e7c:	1e03      	subs	r3, r0, #0
10042e7e:	d0f2      	beq.n	10042e66 <HAL_RCC_ClockConfig+0x7a>
      }
    }

    /* Configure the RC64MPLL multiplication factor */
    __HAL_RCC_RC64MPLL_PRESC_CONFIG(RCC_ClkInitStruct->SYSCLKDivider);
10042e80:	687b      	ldr	r3, [r7, #4]
10042e82:	685b      	ldr	r3, [r3, #4]
10042e84:	0018      	movs	r0, r3
10042e86:	f7ff fe47 	bl	10042b18 <LL_RCC_SetRC64MPLLPrescaler>
  }

  /* DIRECT_HSE is selected as System Clock Source */
  if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_DIRECT_HSE)
10042e8a:	687b      	ldr	r3, [r7, #4]
10042e8c:	681b      	ldr	r3, [r3, #0]
10042e8e:	2b01      	cmp	r3, #1
10042e90:	d117      	bne.n	10042ec2 <HAL_RCC_ClockConfig+0xd6>
  {
    /* Enable the DIRECT_HSE configuration */
    LL_RCC_DIRECT_HSE_Enable();
10042e92:	f7ff fd3b 	bl	1004290c <LL_RCC_DIRECT_HSE_Enable>

    /* Check the HSI ready flag */
    if (LL_RCC_HSI_IsReady() != 0U)
10042e96:	f7ff fd25 	bl	100428e4 <LL_RCC_HSI_IsReady>
10042e9a:	1e03      	subs	r3, r0, #0
10042e9c:	d001      	beq.n	10042ea2 <HAL_RCC_ClockConfig+0xb6>
    {
      return HAL_ERROR;
10042e9e:	2301      	movs	r3, #1
10042ea0:	e03d      	b.n	10042f1e <HAL_RCC_ClockConfig+0x132>
    }

    /* Check the HSE ready flag */
    if (LL_RCC_HSE_IsReady() == 0U)
10042ea2:	f7ff fc77 	bl	10042794 <LL_RCC_HSE_IsReady>
10042ea6:	1e03      	subs	r3, r0, #0
10042ea8:	d101      	bne.n	10042eae <HAL_RCC_ClockConfig+0xc2>
    {
      return HAL_ERROR;
10042eaa:	2301      	movs	r3, #1
10042eac:	e037      	b.n	10042f1e <HAL_RCC_ClockConfig+0x132>
    }

    /* Configure the DIRECT_HSE multiplication factor */
    __HAL_RCC_DIRECT_HSE_PRESC_CONFIG(RCC_ClkInitStruct->SYSCLKDivider);
10042eae:	4b1f      	ldr	r3, [pc, #124]	@ (10042f2c <HAL_RCC_ClockConfig+0x140>)
10042eb0:	689b      	ldr	r3, [r3, #8]
10042eb2:	22e0      	movs	r2, #224	@ 0xe0
10042eb4:	4393      	bics	r3, r2
10042eb6:	0019      	movs	r1, r3
10042eb8:	687b      	ldr	r3, [r7, #4]
10042eba:	685a      	ldr	r2, [r3, #4]
10042ebc:	4b1b      	ldr	r3, [pc, #108]	@ (10042f2c <HAL_RCC_ClockConfig+0x140>)
10042ebe:	430a      	orrs	r2, r1
10042ec0:	609a      	str	r2, [r3, #8]
  /*----------------------- FLASH Latency Configuration ------------------------*/
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the FLASH clock */

  /* Setup flash wait states because according the system clock frequency */
  if (FLatency != __HAL_FLASH_GET_WAIT_STATES())
10042ec2:	4b19      	ldr	r3, [pc, #100]	@ (10042f28 <HAL_RCC_ClockConfig+0x13c>)
10042ec4:	685b      	ldr	r3, [r3, #4]
10042ec6:	2230      	movs	r2, #48	@ 0x30
10042ec8:	4013      	ands	r3, r2
10042eca:	683a      	ldr	r2, [r7, #0]
10042ecc:	429a      	cmp	r2, r3
10042ece:	d01d      	beq.n	10042f0c <HAL_RCC_ClockConfig+0x120>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_CONFIG register */
    __HAL_FLASH_SET_WAIT_STATES(FLatency);
10042ed0:	4b15      	ldr	r3, [pc, #84]	@ (10042f28 <HAL_RCC_ClockConfig+0x13c>)
10042ed2:	685b      	ldr	r3, [r3, #4]
10042ed4:	2230      	movs	r2, #48	@ 0x30
10042ed6:	4393      	bics	r3, r2
10042ed8:	0019      	movs	r1, r3
10042eda:	4b13      	ldr	r3, [pc, #76]	@ (10042f28 <HAL_RCC_ClockConfig+0x13c>)
10042edc:	683a      	ldr	r2, [r7, #0]
10042ede:	430a      	orrs	r2, r1
10042ee0:	605a      	str	r2, [r3, #4]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
10042ee2:	f7fe fb9d 	bl	10041620 <HAL_GetTick>
10042ee6:	0003      	movs	r3, r0
10042ee8:	60fb      	str	r3, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_CONFIG register */
    while (__HAL_FLASH_GET_WAIT_STATES() != FLatency)
10042eea:	e008      	b.n	10042efe <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
10042eec:	f7fe fb98 	bl	10041620 <HAL_GetTick>
10042ef0:	0002      	movs	r2, r0
10042ef2:	68fb      	ldr	r3, [r7, #12]
10042ef4:	1ad3      	subs	r3, r2, r3
10042ef6:	2b02      	cmp	r3, #2
10042ef8:	d901      	bls.n	10042efe <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
10042efa:	2303      	movs	r3, #3
10042efc:	e00f      	b.n	10042f1e <HAL_RCC_ClockConfig+0x132>
    while (__HAL_FLASH_GET_WAIT_STATES() != FLatency)
10042efe:	4b0a      	ldr	r3, [pc, #40]	@ (10042f28 <HAL_RCC_ClockConfig+0x13c>)
10042f00:	685b      	ldr	r3, [r3, #4]
10042f02:	2230      	movs	r2, #48	@ 0x30
10042f04:	4013      	ands	r3, r2
10042f06:	683a      	ldr	r2, [r7, #0]
10042f08:	429a      	cmp	r2, r3
10042f0a:	d1ef      	bne.n	10042eec <HAL_RCC_ClockConfig+0x100>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClockUpdate();
10042f0c:	f7fd fdec 	bl	10040ae8 <SystemCoreClockUpdate>

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
10042f10:	f7fe fb90 	bl	10041634 <HAL_GetTickPrio>
10042f14:	0003      	movs	r3, r0
10042f16:	0018      	movs	r0, r3
10042f18:	f7fe fb28 	bl	1004156c <HAL_InitTick>
10042f1c:	0003      	movs	r3, r0
}
10042f1e:	0018      	movs	r0, r3
10042f20:	46bd      	mov	sp, r7
10042f22:	b004      	add	sp, #16
10042f24:	bd80      	pop	{r7, pc}
10042f26:	46c0      	nop			@ (mov r8, r8)
10042f28:	40001000 	.word	0x40001000
10042f2c:	48400000 	.word	0x48400000

10042f30 <HAL_RCC_GetSysClockFreq>:
  *         content of the SystemCoreClock CMSIS variable
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
10042f30:	b580      	push	{r7, lr}
10042f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
10042f34:	4b02      	ldr	r3, [pc, #8]	@ (10042f40 <HAL_RCC_GetSysClockFreq+0x10>)
10042f36:	681b      	ldr	r3, [r3, #0]
}
10042f38:	0018      	movs	r0, r3
10042f3a:	46bd      	mov	sp, r7
10042f3c:	bd80      	pop	{r7, pc}
10042f3e:	46c0      	nop			@ (mov r8, r8)
10042f40:	20000338 	.word	0x20000338

10042f44 <LL_RCC_DIRECT_HSE_IsEnabled>:
{
10042f44:	b580      	push	{r7, lr}
10042f46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HSESEL_STATUS) == (RCC_CFGR_HSESEL_STATUS)) ? 1UL : 0UL);
10042f48:	4b05      	ldr	r3, [pc, #20]	@ (10042f60 <LL_RCC_DIRECT_HSE_IsEnabled+0x1c>)
10042f4a:	689b      	ldr	r3, [r3, #8]
10042f4c:	2208      	movs	r2, #8
10042f4e:	4013      	ands	r3, r2
10042f50:	2b08      	cmp	r3, #8
10042f52:	d101      	bne.n	10042f58 <LL_RCC_DIRECT_HSE_IsEnabled+0x14>
10042f54:	2301      	movs	r3, #1
10042f56:	e000      	b.n	10042f5a <LL_RCC_DIRECT_HSE_IsEnabled+0x16>
10042f58:	2300      	movs	r3, #0
}
10042f5a:	0018      	movs	r0, r3
10042f5c:	46bd      	mov	sp, r7
10042f5e:	bd80      	pop	{r7, pc}
10042f60:	48400000 	.word	0x48400000

10042f64 <LL_RCC_LSCO_SetSource>:
{
10042f64:	b580      	push	{r7, lr}
10042f66:	b082      	sub	sp, #8
10042f68:	af00      	add	r7, sp, #0
10042f6a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_CLKSLOWSEL, Source);
10042f6c:	4b06      	ldr	r3, [pc, #24]	@ (10042f88 <LL_RCC_LSCO_SetSource+0x24>)
10042f6e:	689b      	ldr	r3, [r3, #8]
10042f70:	4a06      	ldr	r2, [pc, #24]	@ (10042f8c <LL_RCC_LSCO_SetSource+0x28>)
10042f72:	4013      	ands	r3, r2
10042f74:	0019      	movs	r1, r3
10042f76:	4b04      	ldr	r3, [pc, #16]	@ (10042f88 <LL_RCC_LSCO_SetSource+0x24>)
10042f78:	687a      	ldr	r2, [r7, #4]
10042f7a:	430a      	orrs	r2, r1
10042f7c:	609a      	str	r2, [r3, #8]
}
10042f7e:	46c0      	nop			@ (mov r8, r8)
10042f80:	46bd      	mov	sp, r7
10042f82:	b002      	add	sp, #8
10042f84:	bd80      	pop	{r7, pc}
10042f86:	46c0      	nop			@ (mov r8, r8)
10042f88:	48400000 	.word	0x48400000
10042f8c:	fffe7fff 	.word	0xfffe7fff

10042f90 <LL_RCC_SetSMPSPrescaler>:
{
10042f90:	b580      	push	{r7, lr}
10042f92:	b082      	sub	sp, #8
10042f94:	af00      	add	r7, sp, #0
10042f96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SMPSDIV, Prescaler);
10042f98:	4b06      	ldr	r3, [pc, #24]	@ (10042fb4 <LL_RCC_SetSMPSPrescaler+0x24>)
10042f9a:	689b      	ldr	r3, [r3, #8]
10042f9c:	4a06      	ldr	r2, [pc, #24]	@ (10042fb8 <LL_RCC_SetSMPSPrescaler+0x28>)
10042f9e:	4013      	ands	r3, r2
10042fa0:	0019      	movs	r1, r3
10042fa2:	4b04      	ldr	r3, [pc, #16]	@ (10042fb4 <LL_RCC_SetSMPSPrescaler+0x24>)
10042fa4:	687a      	ldr	r2, [r7, #4]
10042fa6:	430a      	orrs	r2, r1
10042fa8:	609a      	str	r2, [r3, #8]
}
10042faa:	46c0      	nop			@ (mov r8, r8)
10042fac:	46bd      	mov	sp, r7
10042fae:	b002      	add	sp, #8
10042fb0:	bd80      	pop	{r7, pc}
10042fb2:	46c0      	nop			@ (mov r8, r8)
10042fb4:	48400000 	.word	0x48400000
10042fb8:	ffffefff 	.word	0xffffefff

10042fbc <LL_RCC_GetSMPSPrescaler>:
{
10042fbc:	b580      	push	{r7, lr}
10042fbe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SMPSDIV));
10042fc0:	4b03      	ldr	r3, [pc, #12]	@ (10042fd0 <LL_RCC_GetSMPSPrescaler+0x14>)
10042fc2:	689a      	ldr	r2, [r3, #8]
10042fc4:	2380      	movs	r3, #128	@ 0x80
10042fc6:	015b      	lsls	r3, r3, #5
10042fc8:	4013      	ands	r3, r2
}
10042fca:	0018      	movs	r0, r3
10042fcc:	46bd      	mov	sp, r7
10042fce:	bd80      	pop	{r7, pc}
10042fd0:	48400000 	.word	0x48400000

10042fd4 <LL_RCC_KRM_IsEnabled>:
{
10042fd4:	b580      	push	{r7, lr}
10042fd6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->KRMR, RCC_KRMR_KRM_EN) == (RCC_KRMR_KRM_EN)) ? 1UL : 0UL);
10042fd8:	4b05      	ldr	r3, [pc, #20]	@ (10042ff0 <LL_RCC_KRM_IsEnabled+0x1c>)
10042fda:	691b      	ldr	r3, [r3, #16]
10042fdc:	2201      	movs	r2, #1
10042fde:	4013      	ands	r3, r2
10042fe0:	2b01      	cmp	r3, #1
10042fe2:	d101      	bne.n	10042fe8 <LL_RCC_KRM_IsEnabled+0x14>
10042fe4:	2301      	movs	r3, #1
10042fe6:	e000      	b.n	10042fea <LL_RCC_KRM_IsEnabled+0x16>
10042fe8:	2300      	movs	r3, #0
}
10042fea:	0018      	movs	r0, r3
10042fec:	46bd      	mov	sp, r7
10042fee:	bd80      	pop	{r7, pc}
10042ff0:	48400000 	.word	0x48400000

10042ff4 <LL_RCC_KRM_SetRateMultiplier>:
{
10042ff4:	b580      	push	{r7, lr}
10042ff6:	b082      	sub	sp, #8
10042ff8:	af00      	add	r7, sp, #0
10042ffa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->KRMR, RCC_KRMR_KRM, Value << RCC_KRMR_KRM_Pos);
10042ffc:	4b06      	ldr	r3, [pc, #24]	@ (10043018 <LL_RCC_KRM_SetRateMultiplier+0x24>)
10042ffe:	691b      	ldr	r3, [r3, #16]
10043000:	4a06      	ldr	r2, [pc, #24]	@ (1004301c <LL_RCC_KRM_SetRateMultiplier+0x28>)
10043002:	4013      	ands	r3, r2
10043004:	0019      	movs	r1, r3
10043006:	687b      	ldr	r3, [r7, #4]
10043008:	005a      	lsls	r2, r3, #1
1004300a:	4b03      	ldr	r3, [pc, #12]	@ (10043018 <LL_RCC_KRM_SetRateMultiplier+0x24>)
1004300c:	430a      	orrs	r2, r1
1004300e:	611a      	str	r2, [r3, #16]
}
10043010:	46c0      	nop			@ (mov r8, r8)
10043012:	46bd      	mov	sp, r7
10043014:	b002      	add	sp, #8
10043016:	bd80      	pop	{r7, pc}
10043018:	48400000 	.word	0x48400000
1004301c:	ffff0001 	.word	0xffff0001

10043020 <LL_RCC_KRM_GetRateMultiplier>:
{
10043020:	b580      	push	{r7, lr}
10043022:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->KRMR, RCC_KRMR_KRM) >> RCC_KRMR_KRM_Pos);
10043024:	4b03      	ldr	r3, [pc, #12]	@ (10043034 <LL_RCC_KRM_GetRateMultiplier+0x14>)
10043026:	691b      	ldr	r3, [r3, #16]
10043028:	085b      	lsrs	r3, r3, #1
1004302a:	045b      	lsls	r3, r3, #17
1004302c:	0c5b      	lsrs	r3, r3, #17
}
1004302e:	0018      	movs	r0, r3
10043030:	46bd      	mov	sp, r7
10043032:	bd80      	pop	{r7, pc}
10043034:	48400000 	.word	0x48400000

10043038 <LL_RCC_SetLPUARTClockSource>:
{
10043038:	b580      	push	{r7, lr}
1004303a:	b082      	sub	sp, #8
1004303c:	af00      	add	r7, sp, #0
1004303e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_LPUCLKSEL, Source);
10043040:	4b06      	ldr	r3, [pc, #24]	@ (1004305c <LL_RCC_SetLPUARTClockSource+0x24>)
10043042:	689b      	ldr	r3, [r3, #8]
10043044:	4a06      	ldr	r2, [pc, #24]	@ (10043060 <LL_RCC_SetLPUARTClockSource+0x28>)
10043046:	4013      	ands	r3, r2
10043048:	0019      	movs	r1, r3
1004304a:	4b04      	ldr	r3, [pc, #16]	@ (1004305c <LL_RCC_SetLPUARTClockSource+0x24>)
1004304c:	687a      	ldr	r2, [r7, #4]
1004304e:	430a      	orrs	r2, r1
10043050:	609a      	str	r2, [r3, #8]
}
10043052:	46c0      	nop			@ (mov r8, r8)
10043054:	46bd      	mov	sp, r7
10043056:	b002      	add	sp, #8
10043058:	bd80      	pop	{r7, pc}
1004305a:	46c0      	nop			@ (mov r8, r8)
1004305c:	48400000 	.word	0x48400000
10043060:	ffffdfff 	.word	0xffffdfff

10043064 <LL_RCC_GetLPUARTClockSource>:
{
10043064:	b580      	push	{r7, lr}
10043066:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_LPUCLKSEL));
10043068:	4b03      	ldr	r3, [pc, #12]	@ (10043078 <LL_RCC_GetLPUARTClockSource+0x14>)
1004306a:	689a      	ldr	r2, [r3, #8]
1004306c:	2380      	movs	r3, #128	@ 0x80
1004306e:	019b      	lsls	r3, r3, #6
10043070:	4013      	ands	r3, r2
}
10043072:	0018      	movs	r0, r3
10043074:	46bd      	mov	sp, r7
10043076:	bd80      	pop	{r7, pc}
10043078:	48400000 	.word	0x48400000

1004307c <LL_RCC_SetSPI3I2SClockSource>:
{
1004307c:	b580      	push	{r7, lr}
1004307e:	b082      	sub	sp, #8
10043080:	af00      	add	r7, sp, #0
10043082:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SPI3I2SCLKSEL, Source);
10043084:	4b06      	ldr	r3, [pc, #24]	@ (100430a0 <LL_RCC_SetSPI3I2SClockSource+0x24>)
10043086:	689b      	ldr	r3, [r3, #8]
10043088:	4a06      	ldr	r2, [pc, #24]	@ (100430a4 <LL_RCC_SetSPI3I2SClockSource+0x28>)
1004308a:	4013      	ands	r3, r2
1004308c:	0019      	movs	r1, r3
1004308e:	4b04      	ldr	r3, [pc, #16]	@ (100430a0 <LL_RCC_SetSPI3I2SClockSource+0x24>)
10043090:	687a      	ldr	r2, [r7, #4]
10043092:	430a      	orrs	r2, r1
10043094:	609a      	str	r2, [r3, #8]
}
10043096:	46c0      	nop			@ (mov r8, r8)
10043098:	46bd      	mov	sp, r7
1004309a:	b002      	add	sp, #8
1004309c:	bd80      	pop	{r7, pc}
1004309e:	46c0      	nop			@ (mov r8, r8)
100430a0:	48400000 	.word	0x48400000
100430a4:	ff3fffff 	.word	0xff3fffff

100430a8 <LL_RCC_GetSPI3I2SClockSource>:
{
100430a8:	b580      	push	{r7, lr}
100430aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SPI3I2SCLKSEL));
100430ac:	4b03      	ldr	r3, [pc, #12]	@ (100430bc <LL_RCC_GetSPI3I2SClockSource+0x14>)
100430ae:	689a      	ldr	r2, [r3, #8]
100430b0:	23c0      	movs	r3, #192	@ 0xc0
100430b2:	041b      	lsls	r3, r3, #16
100430b4:	4013      	ands	r3, r2
}
100430b6:	0018      	movs	r0, r3
100430b8:	46bd      	mov	sp, r7
100430ba:	bd80      	pop	{r7, pc}
100430bc:	48400000 	.word	0x48400000

100430c0 <HAL_RCCEx_PeriphCLKConfig>:
  *            @arg @ref RCC_PERIPHCLK_LPUART1           LPUART1 peripheral clock
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
100430c0:	b580      	push	{r7, lr}
100430c2:	b082      	sub	sp, #8
100430c4:	af00      	add	r7, sp, #0
100430c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));


  /*-------------------------- SMPS clock configuration -------------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS))
100430c8:	687b      	ldr	r3, [r7, #4]
100430ca:	681b      	ldr	r3, [r3, #0]
100430cc:	2202      	movs	r2, #2
100430ce:	4013      	ands	r3, r2
100430d0:	d009      	beq.n	100430e6 <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    assert_param(IS_RCC_SMPS_CLOCK_PRESC(PeriphClkInit->SmpsDivSelection));
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
100430d2:	687b      	ldr	r3, [r7, #4]
100430d4:	691b      	ldr	r3, [r3, #16]
100430d6:	0018      	movs	r0, r3
100430d8:	f7ff ff5a 	bl	10042f90 <LL_RCC_SetSMPSPrescaler>
    __HAL_RCC_KRM_RATE_MULTIPLIER_CONFIG(PeriphClkInit->KRMRateMultiplier);
100430dc:	687b      	ldr	r3, [r7, #4]
100430de:	695b      	ldr	r3, [r3, #20]
100430e0:	0018      	movs	r0, r3
100430e2:	f7ff ff87 	bl	10042ff4 <LL_RCC_KRM_SetRateMultiplier>
  }

  /*-------------------------- SPI3_I2S clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3_I2S) == RCC_PERIPHCLK_SPI3_I2S))
100430e6:	687b      	ldr	r3, [r7, #4]
100430e8:	681b      	ldr	r3, [r3, #0]
100430ea:	2208      	movs	r2, #8
100430ec:	4013      	ands	r3, r2
100430ee:	d004      	beq.n	100430fa <HAL_RCCEx_PeriphCLKConfig+0x3a>
  {
    assert_param(IS_RCC_SPI3I2S_CLOCK_SOURCE(PeriphClkInit->SPI3I2SClockSelection));
    __HAL_RCC_SPI3I2S_CLK_CONFIG(PeriphClkInit->SPI3I2SClockSelection);
100430f0:	687b      	ldr	r3, [r7, #4]
100430f2:	685b      	ldr	r3, [r3, #4]
100430f4:	0018      	movs	r0, r3
100430f6:	f7ff ffc1 	bl	1004307c <LL_RCC_SetSPI3I2SClockSource>
  }
#if defined(RCC_CFGR_LPUCLKSEL)
  /*-------------------------- LPUART1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1))
100430fa:	687b      	ldr	r3, [r7, #4]
100430fc:	681b      	ldr	r3, [r3, #0]
100430fe:	2210      	movs	r2, #16
10043100:	4013      	ands	r3, r2
10043102:	d004      	beq.n	1004310e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    assert_param(IS_RCC_LPUART1_CLOCK_SOURCE(PeriphClkInit->LPUART1ClockSelection));
    __HAL_RCC_LPUART1_CLK_CONFIG(PeriphClkInit->LPUART1ClockSelection);
10043104:	687b      	ldr	r3, [r7, #4]
10043106:	68db      	ldr	r3, [r3, #12]
10043108:	0018      	movs	r0, r3
1004310a:	f7ff ff95 	bl	10043038 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* RCC_CFGR_LPUCLKSEL */

  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC_WDG_SUBG_LPAWUR_LCD_LCSC) ==
1004310e:	687b      	ldr	r3, [r7, #4]
10043110:	681b      	ldr	r3, [r3, #0]
10043112:	2220      	movs	r2, #32
10043114:	4013      	ands	r3, r2
10043116:	d004      	beq.n	10043122 <HAL_RCCEx_PeriphCLKConfig+0x62>
       RCC_PERIPHCLK_RTC_WDG_SUBG_LPAWUR_LCD_LCSC))
  {
    assert_param(IS_RCC_RTC_WDG_SUBG_PAWUR_LCD_LCSC_CLOCK_SOURCE(PeriphClkInit->RTCWDGSUBGLPAWURLCDLCSCClockSelection));
    __HAL_RCC_RTC_SUBG_LPAWUR_LCD_LCSC_CLK_CONFIG(PeriphClkInit->RTCWDGSUBGLPAWURLCDLCSCClockSelection);
10043118:	687b      	ldr	r3, [r7, #4]
1004311a:	689b      	ldr	r3, [r3, #8]
1004311c:	0018      	movs	r0, r3
1004311e:	f7ff ff21 	bl	10042f64 <LL_RCC_LSCO_SetSource>
  }

  return HAL_OK;
10043122:	2300      	movs	r3, #0
}
10043124:	0018      	movs	r0, r3
10043126:	46bd      	mov	sp, r7
10043128:	b002      	add	sp, #8
1004312a:	bd80      	pop	{r7, pc}

1004312c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_LPUART1           LPUART1 peripheral clock
  * @retval Frequency in Hz
  * @note   (*) Peripherals are not available on all devices
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
1004312c:	b580      	push	{r7, lr}
1004312e:	b086      	sub	sp, #24
10043130:	af00      	add	r7, sp, #0
10043132:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  /* No if clausule is covered */
  frequency = 0;
10043134:	2300      	movs	r3, #0
10043136:	617b      	str	r3, [r7, #20]

  switch (PeriphClk)
10043138:	687b      	ldr	r3, [r7, #4]
1004313a:	2b10      	cmp	r3, #16
1004313c:	d100      	bne.n	10043140 <HAL_RCCEx_GetPeriphCLKFreq+0x14>
1004313e:	e06b      	b.n	10043218 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
10043140:	687b      	ldr	r3, [r7, #4]
10043142:	2b10      	cmp	r3, #16
10043144:	d900      	bls.n	10043148 <HAL_RCCEx_GetPeriphCLKFreq+0x1c>
10043146:	e076      	b.n	10043236 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
10043148:	687b      	ldr	r3, [r7, #4]
1004314a:	2b08      	cmp	r3, #8
1004314c:	d03a      	beq.n	100431c4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
1004314e:	687b      	ldr	r3, [r7, #4]
10043150:	2b08      	cmp	r3, #8
10043152:	d900      	bls.n	10043156 <HAL_RCCEx_GetPeriphCLKFreq+0x2a>
10043154:	e06f      	b.n	10043236 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
10043156:	687b      	ldr	r3, [r7, #4]
10043158:	2b01      	cmp	r3, #1
1004315a:	d003      	beq.n	10043164 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
1004315c:	687b      	ldr	r3, [r7, #4]
1004315e:	2b02      	cmp	r3, #2
10043160:	d003      	beq.n	1004316a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
          break;
      }
      break;
#endif /* RCC_CFGR_LPUCLKSEL */
    default :
      break;
10043162:	e068      	b.n	10043236 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      frequency = HSE_VALUE / 3;
10043164:	4b38      	ldr	r3, [pc, #224]	@ (10043248 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>)
10043166:	617b      	str	r3, [r7, #20]
      break;
10043168:	e068      	b.n	1004323c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
      if (__HAL_RCC_IS_KRM_ENABLED())
1004316a:	f7ff ff33 	bl	10042fd4 <LL_RCC_KRM_IsEnabled>
1004316e:	1e03      	subs	r3, r0, #0
10043170:	d018      	beq.n	100431a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78>
        if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_DIRECT_HSE)
10043172:	f7ff fee7 	bl	10042f44 <LL_RCC_DIRECT_HSE_IsEnabled>
10043176:	1e03      	subs	r3, r0, #0
10043178:	d002      	beq.n	10043180 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
          frequency = HSE_VALUE;
1004317a:	4b34      	ldr	r3, [pc, #208]	@ (1004324c <HAL_RCCEx_GetPeriphCLKFreq+0x120>)
1004317c:	617b      	str	r3, [r7, #20]
1004317e:	e001      	b.n	10043184 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          frequency = RC64MPLL_VALUE;
10043180:	4b33      	ldr	r3, [pc, #204]	@ (10043250 <HAL_RCCEx_GetPeriphCLKFreq+0x124>)
10043182:	617b      	str	r3, [r7, #20]
        krmValue = __HAL_RCC_GET_KRM_RATE_MULTIPLIER();
10043184:	f7ff ff4c 	bl	10043020 <LL_RCC_KRM_GetRateMultiplier>
10043188:	0003      	movs	r3, r0
1004318a:	613b      	str	r3, [r7, #16]
        if (krmValue < 8)
1004318c:	693b      	ldr	r3, [r7, #16]
1004318e:	2b07      	cmp	r3, #7
10043190:	d801      	bhi.n	10043196 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          krmValue = 8;
10043192:	2308      	movs	r3, #8
10043194:	613b      	str	r3, [r7, #16]
        frequency = frequency / krmValue;
10043196:	6939      	ldr	r1, [r7, #16]
10043198:	6978      	ldr	r0, [r7, #20]
1004319a:	f7fc ff91 	bl	100400c0 <__udivsi3>
1004319e:	0003      	movs	r3, r0
100431a0:	617b      	str	r3, [r7, #20]
      break;
100431a2:	e04b      	b.n	1004323c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        switch (__HAL_RCC_GET_SMPS_DIV())
100431a4:	f7ff ff0a 	bl	10042fbc <LL_RCC_GetSMPSPrescaler>
100431a8:	1e03      	subs	r3, r0, #0
100431aa:	d004      	beq.n	100431b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a>
100431ac:	2280      	movs	r2, #128	@ 0x80
100431ae:	0152      	lsls	r2, r2, #5
100431b0:	4293      	cmp	r3, r2
100431b2:	d003      	beq.n	100431bc <HAL_RCCEx_GetPeriphCLKFreq+0x90>
      break;
100431b4:	e042      	b.n	1004323c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
            frequency = RC64MPLL_VALUE / 8;
100431b6:	4b27      	ldr	r3, [pc, #156]	@ (10043254 <HAL_RCCEx_GetPeriphCLKFreq+0x128>)
100431b8:	617b      	str	r3, [r7, #20]
            break;
100431ba:	e002      	b.n	100431c2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
            frequency = RC64MPLL_VALUE / 16;
100431bc:	4b26      	ldr	r3, [pc, #152]	@ (10043258 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>)
100431be:	617b      	str	r3, [r7, #20]
            break;
100431c0:	46c0      	nop			@ (mov r8, r8)
      break;
100431c2:	e03b      	b.n	1004323c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
      spiFreqValue = __HAL_RCC_GET_SPI3I2S_CLK_CONFIG();
100431c4:	f7ff ff70 	bl	100430a8 <LL_RCC_GetSPI3I2SClockSource>
100431c8:	0003      	movs	r3, r0
100431ca:	60fb      	str	r3, [r7, #12]
      switch (spiFreqValue)
100431cc:	68fa      	ldr	r2, [r7, #12]
100431ce:	2380      	movs	r3, #128	@ 0x80
100431d0:	041b      	lsls	r3, r3, #16
100431d2:	429a      	cmp	r2, r3
100431d4:	d01a      	beq.n	1004320c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
100431d6:	68fa      	ldr	r2, [r7, #12]
100431d8:	2380      	movs	r3, #128	@ 0x80
100431da:	041b      	lsls	r3, r3, #16
100431dc:	429a      	cmp	r2, r3
100431de:	d82c      	bhi.n	1004323a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
100431e0:	68fb      	ldr	r3, [r7, #12]
100431e2:	2b00      	cmp	r3, #0
100431e4:	d005      	beq.n	100431f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
100431e6:	68fa      	ldr	r2, [r7, #12]
100431e8:	2380      	movs	r3, #128	@ 0x80
100431ea:	03db      	lsls	r3, r3, #15
100431ec:	429a      	cmp	r2, r3
100431ee:	d003      	beq.n	100431f8 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
      break;
100431f0:	e023      	b.n	1004323a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = RC64MPLL_VALUE / 4;
100431f2:	4b15      	ldr	r3, [pc, #84]	@ (10043248 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>)
100431f4:	617b      	str	r3, [r7, #20]
          break;
100431f6:	e00e      	b.n	10043216 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_DIRECT_HSE)
100431f8:	f7ff fea4 	bl	10042f44 <LL_RCC_DIRECT_HSE_IsEnabled>
100431fc:	1e03      	subs	r3, r0, #0
100431fe:	d002      	beq.n	10043206 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
            frequency = HSE_VALUE / 2;
10043200:	4b16      	ldr	r3, [pc, #88]	@ (1004325c <HAL_RCCEx_GetPeriphCLKFreq+0x130>)
10043202:	617b      	str	r3, [r7, #20]
          break;
10043204:	e007      	b.n	10043216 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
            frequency = RC64MPLL_VALUE / 2;
10043206:	4b16      	ldr	r3, [pc, #88]	@ (10043260 <HAL_RCCEx_GetPeriphCLKFreq+0x134>)
10043208:	617b      	str	r3, [r7, #20]
          break;
1004320a:	e004      	b.n	10043216 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          frequency = HAL_RCC_GetSysClockFreq() ;
1004320c:	f7ff fe90 	bl	10042f30 <HAL_RCC_GetSysClockFreq>
10043210:	0003      	movs	r3, r0
10043212:	617b      	str	r3, [r7, #20]
          break;
10043214:	46c0      	nop			@ (mov r8, r8)
      break;
10043216:	e010      	b.n	1004323a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
      switch (__HAL_RCC_GET_LPUART1_CLK_CONFIG())
10043218:	f7ff ff24 	bl	10043064 <LL_RCC_GetLPUARTClockSource>
1004321c:	0002      	movs	r2, r0
1004321e:	2380      	movs	r3, #128	@ 0x80
10043220:	019b      	lsls	r3, r3, #6
10043222:	429a      	cmp	r2, r3
10043224:	d103      	bne.n	1004322e <HAL_RCCEx_GetPeriphCLKFreq+0x102>
          frequency = LSE_VALUE;
10043226:	2380      	movs	r3, #128	@ 0x80
10043228:	021b      	lsls	r3, r3, #8
1004322a:	617b      	str	r3, [r7, #20]
          break;
1004322c:	e002      	b.n	10043234 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
          frequency = HSE_VALUE / 2;
1004322e:	4b0b      	ldr	r3, [pc, #44]	@ (1004325c <HAL_RCCEx_GetPeriphCLKFreq+0x130>)
10043230:	617b      	str	r3, [r7, #20]
          break;
10043232:	46c0      	nop			@ (mov r8, r8)
      break;
10043234:	e002      	b.n	1004323c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
      break;
10043236:	46c0      	nop			@ (mov r8, r8)
10043238:	e000      	b.n	1004323c <HAL_RCCEx_GetPeriphCLKFreq+0x110>
      break;
1004323a:	46c0      	nop			@ (mov r8, r8)
  }
  return (frequency);
1004323c:	697b      	ldr	r3, [r7, #20]
}
1004323e:	0018      	movs	r0, r3
10043240:	46bd      	mov	sp, r7
10043242:	b006      	add	sp, #24
10043244:	bd80      	pop	{r7, pc}
10043246:	46c0      	nop			@ (mov r8, r8)
10043248:	00f42400 	.word	0x00f42400
1004324c:	02dc6c00 	.word	0x02dc6c00
10043250:	03d09000 	.word	0x03d09000
10043254:	007a1200 	.word	0x007a1200
10043258:	003d0900 	.word	0x003d0900
1004325c:	016e3600 	.word	0x016e3600
10043260:	01e84800 	.word	0x01e84800

10043264 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
10043264:	b580      	push	{r7, lr}
10043266:	b082      	sub	sp, #8
10043268:	af00      	add	r7, sp, #0
1004326a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
1004326c:	687b      	ldr	r3, [r7, #4]
1004326e:	2b00      	cmp	r3, #0
10043270:	d101      	bne.n	10043276 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
10043272:	2301      	movs	r3, #1
10043274:	e046      	b.n	10043304 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
10043276:	687b      	ldr	r3, [r7, #4]
10043278:	2288      	movs	r2, #136	@ 0x88
1004327a:	589b      	ldr	r3, [r3, r2]
1004327c:	2b00      	cmp	r3, #0
1004327e:	d107      	bne.n	10043290 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
10043280:	687b      	ldr	r3, [r7, #4]
10043282:	2284      	movs	r2, #132	@ 0x84
10043284:	2100      	movs	r1, #0
10043286:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
10043288:	687b      	ldr	r3, [r7, #4]
1004328a:	0018      	movs	r0, r3
1004328c:	f000 f840 	bl	10043310 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
10043290:	687b      	ldr	r3, [r7, #4]
10043292:	2288      	movs	r2, #136	@ 0x88
10043294:	2124      	movs	r1, #36	@ 0x24
10043296:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
10043298:	687b      	ldr	r3, [r7, #4]
1004329a:	681b      	ldr	r3, [r3, #0]
1004329c:	681a      	ldr	r2, [r3, #0]
1004329e:	687b      	ldr	r3, [r7, #4]
100432a0:	681b      	ldr	r3, [r3, #0]
100432a2:	2101      	movs	r1, #1
100432a4:	438a      	bics	r2, r1
100432a6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
100432a8:	687b      	ldr	r3, [r7, #4]
100432aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100432ac:	2b00      	cmp	r3, #0
100432ae:	d003      	beq.n	100432b8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
100432b0:	687b      	ldr	r3, [r7, #4]
100432b2:	0018      	movs	r0, r3
100432b4:	f000 f99c 	bl	100435f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
100432b8:	687b      	ldr	r3, [r7, #4]
100432ba:	0018      	movs	r0, r3
100432bc:	f000 f830 	bl	10043320 <UART_SetConfig>
100432c0:	0003      	movs	r3, r0
100432c2:	2b01      	cmp	r3, #1
100432c4:	d101      	bne.n	100432ca <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
100432c6:	2301      	movs	r3, #1
100432c8:	e01c      	b.n	10043304 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
100432ca:	687b      	ldr	r3, [r7, #4]
100432cc:	681b      	ldr	r3, [r3, #0]
100432ce:	685a      	ldr	r2, [r3, #4]
100432d0:	687b      	ldr	r3, [r7, #4]
100432d2:	681b      	ldr	r3, [r3, #0]
100432d4:	490d      	ldr	r1, [pc, #52]	@ (1004330c <HAL_UART_Init+0xa8>)
100432d6:	400a      	ands	r2, r1
100432d8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
100432da:	687b      	ldr	r3, [r7, #4]
100432dc:	681b      	ldr	r3, [r3, #0]
100432de:	689a      	ldr	r2, [r3, #8]
100432e0:	687b      	ldr	r3, [r7, #4]
100432e2:	681b      	ldr	r3, [r3, #0]
100432e4:	212a      	movs	r1, #42	@ 0x2a
100432e6:	438a      	bics	r2, r1
100432e8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
100432ea:	687b      	ldr	r3, [r7, #4]
100432ec:	681b      	ldr	r3, [r3, #0]
100432ee:	681a      	ldr	r2, [r3, #0]
100432f0:	687b      	ldr	r3, [r7, #4]
100432f2:	681b      	ldr	r3, [r3, #0]
100432f4:	2101      	movs	r1, #1
100432f6:	430a      	orrs	r2, r1
100432f8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
100432fa:	687b      	ldr	r3, [r7, #4]
100432fc:	0018      	movs	r0, r3
100432fe:	f000 fa2b 	bl	10043758 <UART_CheckIdleState>
10043302:	0003      	movs	r3, r0
}
10043304:	0018      	movs	r0, r3
10043306:	46bd      	mov	sp, r7
10043308:	b002      	add	sp, #8
1004330a:	bd80      	pop	{r7, pc}
1004330c:	ffffb7ff 	.word	0xffffb7ff

10043310 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
10043310:	b580      	push	{r7, lr}
10043312:	b082      	sub	sp, #8
10043314:	af00      	add	r7, sp, #0
10043316:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
10043318:	46c0      	nop			@ (mov r8, r8)
1004331a:	46bd      	mov	sp, r7
1004331c:	b002      	add	sp, #8
1004331e:	bd80      	pop	{r7, pc}

10043320 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
10043320:	b5b0      	push	{r4, r5, r7, lr}
10043322:	b090      	sub	sp, #64	@ 0x40
10043324:	af00      	add	r7, sp, #0
10043326:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
10043328:	231b      	movs	r3, #27
1004332a:	2220      	movs	r2, #32
1004332c:	189b      	adds	r3, r3, r2
1004332e:	19db      	adds	r3, r3, r7
10043330:	2200      	movs	r2, #0
10043332:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
10043334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043336:	689a      	ldr	r2, [r3, #8]
10043338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004333a:	691b      	ldr	r3, [r3, #16]
1004333c:	431a      	orrs	r2, r3
1004333e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043340:	695b      	ldr	r3, [r3, #20]
10043342:	431a      	orrs	r2, r3
10043344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043346:	69db      	ldr	r3, [r3, #28]
10043348:	4313      	orrs	r3, r2
1004334a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
1004334c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004334e:	681b      	ldr	r3, [r3, #0]
10043350:	681b      	ldr	r3, [r3, #0]
10043352:	4aa1      	ldr	r2, [pc, #644]	@ (100435d8 <UART_SetConfig+0x2b8>)
10043354:	4013      	ands	r3, r2
10043356:	0019      	movs	r1, r3
10043358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004335a:	681a      	ldr	r2, [r3, #0]
1004335c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
1004335e:	430b      	orrs	r3, r1
10043360:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
10043362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043364:	681b      	ldr	r3, [r3, #0]
10043366:	685b      	ldr	r3, [r3, #4]
10043368:	4a9c      	ldr	r2, [pc, #624]	@ (100435dc <UART_SetConfig+0x2bc>)
1004336a:	4013      	ands	r3, r2
1004336c:	0018      	movs	r0, r3
1004336e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043370:	68d9      	ldr	r1, [r3, #12]
10043372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043374:	681a      	ldr	r2, [r3, #0]
10043376:	0003      	movs	r3, r0
10043378:	430b      	orrs	r3, r1
1004337a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
1004337c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004337e:	699b      	ldr	r3, [r3, #24]
10043380:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
10043382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043384:	681b      	ldr	r3, [r3, #0]
10043386:	4a96      	ldr	r2, [pc, #600]	@ (100435e0 <UART_SetConfig+0x2c0>)
10043388:	4293      	cmp	r3, r2
1004338a:	d004      	beq.n	10043396 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
1004338c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004338e:	6a1b      	ldr	r3, [r3, #32]
10043390:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
10043392:	4313      	orrs	r3, r2
10043394:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
10043396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043398:	681b      	ldr	r3, [r3, #0]
1004339a:	689b      	ldr	r3, [r3, #8]
1004339c:	4a91      	ldr	r2, [pc, #580]	@ (100435e4 <UART_SetConfig+0x2c4>)
1004339e:	4013      	ands	r3, r2
100433a0:	0019      	movs	r1, r3
100433a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100433a4:	681a      	ldr	r2, [r3, #0]
100433a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
100433a8:	430b      	orrs	r3, r1
100433aa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
100433ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100433ae:	681b      	ldr	r3, [r3, #0]
100433b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
100433b2:	220f      	movs	r2, #15
100433b4:	4393      	bics	r3, r2
100433b6:	0018      	movs	r0, r3
100433b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100433ba:	6a59      	ldr	r1, [r3, #36]	@ 0x24
100433bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100433be:	681a      	ldr	r2, [r3, #0]
100433c0:	0003      	movs	r3, r0
100433c2:	430b      	orrs	r3, r1
100433c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
100433c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100433c8:	681b      	ldr	r3, [r3, #0]
100433ca:	4a85      	ldr	r2, [pc, #532]	@ (100435e0 <UART_SetConfig+0x2c0>)
100433cc:	4293      	cmp	r3, r2
100433ce:	d16d      	bne.n	100434ac <UART_SetConfig+0x18c>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_LPUART1);
100433d0:	2010      	movs	r0, #16
100433d2:	f7ff feab 	bl	1004312c <HAL_RCCEx_GetPeriphCLKFreq>
100433d6:	0003      	movs	r3, r0
100433d8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* If proper clock source reported */
    if (pclk != 0U)
100433da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100433dc:	2b00      	cmp	r3, #0
100433de:	d100      	bne.n	100433e2 <UART_SetConfig+0xc2>
100433e0:	e0e3      	b.n	100435aa <UART_SetConfig+0x28a>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
100433e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100433e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
100433e6:	4b80      	ldr	r3, [pc, #512]	@ (100435e8 <UART_SetConfig+0x2c8>)
100433e8:	0052      	lsls	r2, r2, #1
100433ea:	5ad3      	ldrh	r3, [r2, r3]
100433ec:	0019      	movs	r1, r3
100433ee:	6b78      	ldr	r0, [r7, #52]	@ 0x34
100433f0:	f7fc fe66 	bl	100400c0 <__udivsi3>
100433f4:	0003      	movs	r3, r0
100433f6:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
100433f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100433fa:	685a      	ldr	r2, [r3, #4]
100433fc:	0013      	movs	r3, r2
100433fe:	005b      	lsls	r3, r3, #1
10043400:	189b      	adds	r3, r3, r2
10043402:	6aba      	ldr	r2, [r7, #40]	@ 0x28
10043404:	429a      	cmp	r2, r3
10043406:	d305      	bcc.n	10043414 <UART_SetConfig+0xf4>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
10043408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004340a:	685b      	ldr	r3, [r3, #4]
1004340c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
1004340e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
10043410:	429a      	cmp	r2, r3
10043412:	d906      	bls.n	10043422 <UART_SetConfig+0x102>
      {
        ret = HAL_ERROR;
10043414:	231b      	movs	r3, #27
10043416:	2220      	movs	r2, #32
10043418:	189b      	adds	r3, r3, r2
1004341a:	19db      	adds	r3, r3, r7
1004341c:	2201      	movs	r2, #1
1004341e:	701a      	strb	r2, [r3, #0]
10043420:	e0c3      	b.n	100435aa <UART_SetConfig+0x28a>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10043422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10043424:	61bb      	str	r3, [r7, #24]
10043426:	2300      	movs	r3, #0
10043428:	61fb      	str	r3, [r7, #28]
1004342a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004342c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
1004342e:	4b6e      	ldr	r3, [pc, #440]	@ (100435e8 <UART_SetConfig+0x2c8>)
10043430:	0052      	lsls	r2, r2, #1
10043432:	5ad3      	ldrh	r3, [r2, r3]
10043434:	613b      	str	r3, [r7, #16]
10043436:	2300      	movs	r3, #0
10043438:	617b      	str	r3, [r7, #20]
1004343a:	693a      	ldr	r2, [r7, #16]
1004343c:	697b      	ldr	r3, [r7, #20]
1004343e:	69b8      	ldr	r0, [r7, #24]
10043440:	69f9      	ldr	r1, [r7, #28]
10043442:	f7fc fec9 	bl	100401d8 <__aeabi_uldivmod>
10043446:	0002      	movs	r2, r0
10043448:	000b      	movs	r3, r1
1004344a:	0e11      	lsrs	r1, r2, #24
1004344c:	021d      	lsls	r5, r3, #8
1004344e:	430d      	orrs	r5, r1
10043450:	0214      	lsls	r4, r2, #8
10043452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043454:	685b      	ldr	r3, [r3, #4]
10043456:	085b      	lsrs	r3, r3, #1
10043458:	60bb      	str	r3, [r7, #8]
1004345a:	2300      	movs	r3, #0
1004345c:	60fb      	str	r3, [r7, #12]
1004345e:	68b8      	ldr	r0, [r7, #8]
10043460:	68f9      	ldr	r1, [r7, #12]
10043462:	1900      	adds	r0, r0, r4
10043464:	4169      	adcs	r1, r5
10043466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043468:	685b      	ldr	r3, [r3, #4]
1004346a:	603b      	str	r3, [r7, #0]
1004346c:	2300      	movs	r3, #0
1004346e:	607b      	str	r3, [r7, #4]
10043470:	683a      	ldr	r2, [r7, #0]
10043472:	687b      	ldr	r3, [r7, #4]
10043474:	f7fc feb0 	bl	100401d8 <__aeabi_uldivmod>
10043478:	0002      	movs	r2, r0
1004347a:	000b      	movs	r3, r1
1004347c:	0013      	movs	r3, r2
1004347e:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
10043480:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
10043482:	23c0      	movs	r3, #192	@ 0xc0
10043484:	009b      	lsls	r3, r3, #2
10043486:	429a      	cmp	r2, r3
10043488:	d309      	bcc.n	1004349e <UART_SetConfig+0x17e>
1004348a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
1004348c:	2380      	movs	r3, #128	@ 0x80
1004348e:	035b      	lsls	r3, r3, #13
10043490:	429a      	cmp	r2, r3
10043492:	d204      	bcs.n	1004349e <UART_SetConfig+0x17e>
        {
          huart->Instance->BRR = usartdiv;
10043494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043496:	681b      	ldr	r3, [r3, #0]
10043498:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
1004349a:	60da      	str	r2, [r3, #12]
1004349c:	e085      	b.n	100435aa <UART_SetConfig+0x28a>
        }
        else
        {
          ret = HAL_ERROR;
1004349e:	231b      	movs	r3, #27
100434a0:	2220      	movs	r2, #32
100434a2:	189b      	adds	r3, r3, r2
100434a4:	19db      	adds	r3, r3, r7
100434a6:	2201      	movs	r2, #1
100434a8:	701a      	strb	r2, [r3, #0]
100434aa:	e07e      	b.n	100435aa <UART_SetConfig+0x28a>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
100434ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100434ae:	69da      	ldr	r2, [r3, #28]
100434b0:	2380      	movs	r3, #128	@ 0x80
100434b2:	021b      	lsls	r3, r3, #8
100434b4:	429a      	cmp	r2, r3
100434b6:	d148      	bne.n	1004354a <UART_SetConfig+0x22a>
  {
    pclk = UART_PERIPHCLK;
100434b8:	4b4c      	ldr	r3, [pc, #304]	@ (100435ec <UART_SetConfig+0x2cc>)
100434ba:	637b      	str	r3, [r7, #52]	@ 0x34

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
100434bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100434be:	2b00      	cmp	r3, #0
100434c0:	d100      	bne.n	100434c4 <UART_SetConfig+0x1a4>
100434c2:	e072      	b.n	100435aa <UART_SetConfig+0x28a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
100434c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100434c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
100434c8:	4b47      	ldr	r3, [pc, #284]	@ (100435e8 <UART_SetConfig+0x2c8>)
100434ca:	0052      	lsls	r2, r2, #1
100434cc:	5ad3      	ldrh	r3, [r2, r3]
100434ce:	0019      	movs	r1, r3
100434d0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
100434d2:	f7fc fdf5 	bl	100400c0 <__udivsi3>
100434d6:	0003      	movs	r3, r0
100434d8:	005a      	lsls	r2, r3, #1
100434da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100434dc:	685b      	ldr	r3, [r3, #4]
100434de:	085b      	lsrs	r3, r3, #1
100434e0:	18d2      	adds	r2, r2, r3
100434e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100434e4:	685b      	ldr	r3, [r3, #4]
100434e6:	0019      	movs	r1, r3
100434e8:	0010      	movs	r0, r2
100434ea:	f7fc fde9 	bl	100400c0 <__udivsi3>
100434ee:	0003      	movs	r3, r0
100434f0:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
100434f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
100434f4:	2b0f      	cmp	r3, #15
100434f6:	d921      	bls.n	1004353c <UART_SetConfig+0x21c>
100434f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
100434fa:	2380      	movs	r3, #128	@ 0x80
100434fc:	025b      	lsls	r3, r3, #9
100434fe:	429a      	cmp	r2, r3
10043500:	d21c      	bcs.n	1004353c <UART_SetConfig+0x21c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
10043502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10043504:	b29a      	uxth	r2, r3
10043506:	200e      	movs	r0, #14
10043508:	2420      	movs	r4, #32
1004350a:	1903      	adds	r3, r0, r4
1004350c:	19db      	adds	r3, r3, r7
1004350e:	210f      	movs	r1, #15
10043510:	438a      	bics	r2, r1
10043512:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
10043514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10043516:	085b      	lsrs	r3, r3, #1
10043518:	b29b      	uxth	r3, r3
1004351a:	2207      	movs	r2, #7
1004351c:	4013      	ands	r3, r2
1004351e:	b299      	uxth	r1, r3
10043520:	1903      	adds	r3, r0, r4
10043522:	19db      	adds	r3, r3, r7
10043524:	1902      	adds	r2, r0, r4
10043526:	19d2      	adds	r2, r2, r7
10043528:	8812      	ldrh	r2, [r2, #0]
1004352a:	430a      	orrs	r2, r1
1004352c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
1004352e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043530:	681b      	ldr	r3, [r3, #0]
10043532:	1902      	adds	r2, r0, r4
10043534:	19d2      	adds	r2, r2, r7
10043536:	8812      	ldrh	r2, [r2, #0]
10043538:	60da      	str	r2, [r3, #12]
1004353a:	e036      	b.n	100435aa <UART_SetConfig+0x28a>
      }
      else
      {
        ret = HAL_ERROR;
1004353c:	231b      	movs	r3, #27
1004353e:	2220      	movs	r2, #32
10043540:	189b      	adds	r3, r3, r2
10043542:	19db      	adds	r3, r3, r7
10043544:	2201      	movs	r2, #1
10043546:	701a      	strb	r2, [r3, #0]
10043548:	e02f      	b.n	100435aa <UART_SetConfig+0x28a>
      }
    }
  }
  else
  {
    pclk = UART_PERIPHCLK;
1004354a:	4b28      	ldr	r3, [pc, #160]	@ (100435ec <UART_SetConfig+0x2cc>)
1004354c:	637b      	str	r3, [r7, #52]	@ 0x34

    if (pclk != 0U)
1004354e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10043550:	2b00      	cmp	r3, #0
10043552:	d02a      	beq.n	100435aa <UART_SetConfig+0x28a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
10043554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043556:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
10043558:	4b23      	ldr	r3, [pc, #140]	@ (100435e8 <UART_SetConfig+0x2c8>)
1004355a:	0052      	lsls	r2, r2, #1
1004355c:	5ad3      	ldrh	r3, [r2, r3]
1004355e:	0019      	movs	r1, r3
10043560:	6b78      	ldr	r0, [r7, #52]	@ 0x34
10043562:	f7fc fdad 	bl	100400c0 <__udivsi3>
10043566:	0003      	movs	r3, r0
10043568:	001a      	movs	r2, r3
1004356a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
1004356c:	685b      	ldr	r3, [r3, #4]
1004356e:	085b      	lsrs	r3, r3, #1
10043570:	18d2      	adds	r2, r2, r3
10043572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043574:	685b      	ldr	r3, [r3, #4]
10043576:	0019      	movs	r1, r3
10043578:	0010      	movs	r0, r2
1004357a:	f7fc fda1 	bl	100400c0 <__udivsi3>
1004357e:	0003      	movs	r3, r0
10043580:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
10043582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10043584:	2b0f      	cmp	r3, #15
10043586:	d90a      	bls.n	1004359e <UART_SetConfig+0x27e>
10043588:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
1004358a:	2380      	movs	r3, #128	@ 0x80
1004358c:	025b      	lsls	r3, r3, #9
1004358e:	429a      	cmp	r2, r3
10043590:	d205      	bcs.n	1004359e <UART_SetConfig+0x27e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
10043592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10043594:	b29a      	uxth	r2, r3
10043596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
10043598:	681b      	ldr	r3, [r3, #0]
1004359a:	60da      	str	r2, [r3, #12]
1004359c:	e005      	b.n	100435aa <UART_SetConfig+0x28a>
      }
      else
      {
        ret = HAL_ERROR;
1004359e:	231b      	movs	r3, #27
100435a0:	2220      	movs	r2, #32
100435a2:	189b      	adds	r3, r3, r2
100435a4:	19db      	adds	r3, r3, r7
100435a6:	2201      	movs	r2, #1
100435a8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
100435aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100435ac:	226a      	movs	r2, #106	@ 0x6a
100435ae:	2101      	movs	r1, #1
100435b0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
100435b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100435b4:	2268      	movs	r2, #104	@ 0x68
100435b6:	2101      	movs	r1, #1
100435b8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
100435ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100435bc:	2200      	movs	r2, #0
100435be:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
100435c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100435c2:	2200      	movs	r2, #0
100435c4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
100435c6:	231b      	movs	r3, #27
100435c8:	2220      	movs	r2, #32
100435ca:	189b      	adds	r3, r3, r2
100435cc:	19db      	adds	r3, r3, r7
100435ce:	781b      	ldrb	r3, [r3, #0]
}
100435d0:	0018      	movs	r0, r3
100435d2:	46bd      	mov	sp, r7
100435d4:	b010      	add	sp, #64	@ 0x40
100435d6:	bdb0      	pop	{r4, r5, r7, pc}
100435d8:	cfff69f3 	.word	0xcfff69f3
100435dc:	ffffcfff 	.word	0xffffcfff
100435e0:	41005000 	.word	0x41005000
100435e4:	11fff4ff 	.word	0x11fff4ff
100435e8:	100441ec 	.word	0x100441ec
100435ec:	00f42400 	.word	0x00f42400

100435f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
100435f0:	b580      	push	{r7, lr}
100435f2:	b082      	sub	sp, #8
100435f4:	af00      	add	r7, sp, #0
100435f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
100435f8:	687b      	ldr	r3, [r7, #4]
100435fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100435fc:	2208      	movs	r2, #8
100435fe:	4013      	ands	r3, r2
10043600:	d00b      	beq.n	1004361a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
10043602:	687b      	ldr	r3, [r7, #4]
10043604:	681b      	ldr	r3, [r3, #0]
10043606:	685b      	ldr	r3, [r3, #4]
10043608:	4a4a      	ldr	r2, [pc, #296]	@ (10043734 <UART_AdvFeatureConfig+0x144>)
1004360a:	4013      	ands	r3, r2
1004360c:	0019      	movs	r1, r3
1004360e:	687b      	ldr	r3, [r7, #4]
10043610:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
10043612:	687b      	ldr	r3, [r7, #4]
10043614:	681b      	ldr	r3, [r3, #0]
10043616:	430a      	orrs	r2, r1
10043618:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
1004361a:	687b      	ldr	r3, [r7, #4]
1004361c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
1004361e:	2201      	movs	r2, #1
10043620:	4013      	ands	r3, r2
10043622:	d00b      	beq.n	1004363c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
10043624:	687b      	ldr	r3, [r7, #4]
10043626:	681b      	ldr	r3, [r3, #0]
10043628:	685b      	ldr	r3, [r3, #4]
1004362a:	4a43      	ldr	r2, [pc, #268]	@ (10043738 <UART_AdvFeatureConfig+0x148>)
1004362c:	4013      	ands	r3, r2
1004362e:	0019      	movs	r1, r3
10043630:	687b      	ldr	r3, [r7, #4]
10043632:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
10043634:	687b      	ldr	r3, [r7, #4]
10043636:	681b      	ldr	r3, [r3, #0]
10043638:	430a      	orrs	r2, r1
1004363a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
1004363c:	687b      	ldr	r3, [r7, #4]
1004363e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043640:	2202      	movs	r2, #2
10043642:	4013      	ands	r3, r2
10043644:	d00b      	beq.n	1004365e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
10043646:	687b      	ldr	r3, [r7, #4]
10043648:	681b      	ldr	r3, [r3, #0]
1004364a:	685b      	ldr	r3, [r3, #4]
1004364c:	4a3b      	ldr	r2, [pc, #236]	@ (1004373c <UART_AdvFeatureConfig+0x14c>)
1004364e:	4013      	ands	r3, r2
10043650:	0019      	movs	r1, r3
10043652:	687b      	ldr	r3, [r7, #4]
10043654:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
10043656:	687b      	ldr	r3, [r7, #4]
10043658:	681b      	ldr	r3, [r3, #0]
1004365a:	430a      	orrs	r2, r1
1004365c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
1004365e:	687b      	ldr	r3, [r7, #4]
10043660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043662:	2204      	movs	r2, #4
10043664:	4013      	ands	r3, r2
10043666:	d00b      	beq.n	10043680 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
10043668:	687b      	ldr	r3, [r7, #4]
1004366a:	681b      	ldr	r3, [r3, #0]
1004366c:	685b      	ldr	r3, [r3, #4]
1004366e:	4a34      	ldr	r2, [pc, #208]	@ (10043740 <UART_AdvFeatureConfig+0x150>)
10043670:	4013      	ands	r3, r2
10043672:	0019      	movs	r1, r3
10043674:	687b      	ldr	r3, [r7, #4]
10043676:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
10043678:	687b      	ldr	r3, [r7, #4]
1004367a:	681b      	ldr	r3, [r3, #0]
1004367c:	430a      	orrs	r2, r1
1004367e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
10043680:	687b      	ldr	r3, [r7, #4]
10043682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
10043684:	2210      	movs	r2, #16
10043686:	4013      	ands	r3, r2
10043688:	d00b      	beq.n	100436a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
1004368a:	687b      	ldr	r3, [r7, #4]
1004368c:	681b      	ldr	r3, [r3, #0]
1004368e:	689b      	ldr	r3, [r3, #8]
10043690:	4a2c      	ldr	r2, [pc, #176]	@ (10043744 <UART_AdvFeatureConfig+0x154>)
10043692:	4013      	ands	r3, r2
10043694:	0019      	movs	r1, r3
10043696:	687b      	ldr	r3, [r7, #4]
10043698:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
1004369a:	687b      	ldr	r3, [r7, #4]
1004369c:	681b      	ldr	r3, [r3, #0]
1004369e:	430a      	orrs	r2, r1
100436a0:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
100436a2:	687b      	ldr	r3, [r7, #4]
100436a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100436a6:	2220      	movs	r2, #32
100436a8:	4013      	ands	r3, r2
100436aa:	d00b      	beq.n	100436c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
100436ac:	687b      	ldr	r3, [r7, #4]
100436ae:	681b      	ldr	r3, [r3, #0]
100436b0:	689b      	ldr	r3, [r3, #8]
100436b2:	4a25      	ldr	r2, [pc, #148]	@ (10043748 <UART_AdvFeatureConfig+0x158>)
100436b4:	4013      	ands	r3, r2
100436b6:	0019      	movs	r1, r3
100436b8:	687b      	ldr	r3, [r7, #4]
100436ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
100436bc:	687b      	ldr	r3, [r7, #4]
100436be:	681b      	ldr	r3, [r3, #0]
100436c0:	430a      	orrs	r2, r1
100436c2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
100436c4:	687b      	ldr	r3, [r7, #4]
100436c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
100436c8:	2240      	movs	r2, #64	@ 0x40
100436ca:	4013      	ands	r3, r2
100436cc:	d01d      	beq.n	1004370a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
100436ce:	687b      	ldr	r3, [r7, #4]
100436d0:	681b      	ldr	r3, [r3, #0]
100436d2:	685b      	ldr	r3, [r3, #4]
100436d4:	4a1d      	ldr	r2, [pc, #116]	@ (1004374c <UART_AdvFeatureConfig+0x15c>)
100436d6:	4013      	ands	r3, r2
100436d8:	0019      	movs	r1, r3
100436da:	687b      	ldr	r3, [r7, #4]
100436dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
100436de:	687b      	ldr	r3, [r7, #4]
100436e0:	681b      	ldr	r3, [r3, #0]
100436e2:	430a      	orrs	r2, r1
100436e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
100436e6:	687b      	ldr	r3, [r7, #4]
100436e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
100436ea:	2380      	movs	r3, #128	@ 0x80
100436ec:	035b      	lsls	r3, r3, #13
100436ee:	429a      	cmp	r2, r3
100436f0:	d10b      	bne.n	1004370a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
100436f2:	687b      	ldr	r3, [r7, #4]
100436f4:	681b      	ldr	r3, [r3, #0]
100436f6:	685b      	ldr	r3, [r3, #4]
100436f8:	4a15      	ldr	r2, [pc, #84]	@ (10043750 <UART_AdvFeatureConfig+0x160>)
100436fa:	4013      	ands	r3, r2
100436fc:	0019      	movs	r1, r3
100436fe:	687b      	ldr	r3, [r7, #4]
10043700:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
10043702:	687b      	ldr	r3, [r7, #4]
10043704:	681b      	ldr	r3, [r3, #0]
10043706:	430a      	orrs	r2, r1
10043708:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
1004370a:	687b      	ldr	r3, [r7, #4]
1004370c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
1004370e:	2280      	movs	r2, #128	@ 0x80
10043710:	4013      	ands	r3, r2
10043712:	d00b      	beq.n	1004372c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
10043714:	687b      	ldr	r3, [r7, #4]
10043716:	681b      	ldr	r3, [r3, #0]
10043718:	685b      	ldr	r3, [r3, #4]
1004371a:	4a0e      	ldr	r2, [pc, #56]	@ (10043754 <UART_AdvFeatureConfig+0x164>)
1004371c:	4013      	ands	r3, r2
1004371e:	0019      	movs	r1, r3
10043720:	687b      	ldr	r3, [r7, #4]
10043722:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
10043724:	687b      	ldr	r3, [r7, #4]
10043726:	681b      	ldr	r3, [r3, #0]
10043728:	430a      	orrs	r2, r1
1004372a:	605a      	str	r2, [r3, #4]
  }
}
1004372c:	46c0      	nop			@ (mov r8, r8)
1004372e:	46bd      	mov	sp, r7
10043730:	b002      	add	sp, #8
10043732:	bd80      	pop	{r7, pc}
10043734:	ffff7fff 	.word	0xffff7fff
10043738:	fffdffff 	.word	0xfffdffff
1004373c:	fffeffff 	.word	0xfffeffff
10043740:	fffbffff 	.word	0xfffbffff
10043744:	ffffefff 	.word	0xffffefff
10043748:	ffffdfff 	.word	0xffffdfff
1004374c:	ffefffff 	.word	0xffefffff
10043750:	ff9fffff 	.word	0xff9fffff
10043754:	fff7ffff 	.word	0xfff7ffff

10043758 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
10043758:	b580      	push	{r7, lr}
1004375a:	b092      	sub	sp, #72	@ 0x48
1004375c:	af02      	add	r7, sp, #8
1004375e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
10043760:	687b      	ldr	r3, [r7, #4]
10043762:	2290      	movs	r2, #144	@ 0x90
10043764:	2100      	movs	r1, #0
10043766:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
10043768:	f7fd ff5a 	bl	10041620 <HAL_GetTick>
1004376c:	0003      	movs	r3, r0
1004376e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
10043770:	687b      	ldr	r3, [r7, #4]
10043772:	681b      	ldr	r3, [r3, #0]
10043774:	681b      	ldr	r3, [r3, #0]
10043776:	2208      	movs	r2, #8
10043778:	4013      	ands	r3, r2
1004377a:	2b08      	cmp	r3, #8
1004377c:	d12d      	bne.n	100437da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
1004377e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
10043780:	2280      	movs	r2, #128	@ 0x80
10043782:	0391      	lsls	r1, r2, #14
10043784:	6878      	ldr	r0, [r7, #4]
10043786:	4a47      	ldr	r2, [pc, #284]	@ (100438a4 <UART_CheckIdleState+0x14c>)
10043788:	9200      	str	r2, [sp, #0]
1004378a:	2200      	movs	r2, #0
1004378c:	f000 f88e 	bl	100438ac <UART_WaitOnFlagUntilTimeout>
10043790:	1e03      	subs	r3, r0, #0
10043792:	d022      	beq.n	100437da <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10043794:	f3ef 8310 	mrs	r3, PRIMASK
10043798:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
1004379a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
1004379c:	63bb      	str	r3, [r7, #56]	@ 0x38
1004379e:	2301      	movs	r3, #1
100437a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100437a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
100437a4:	f383 8810 	msr	PRIMASK, r3
}
100437a8:	46c0      	nop			@ (mov r8, r8)
100437aa:	687b      	ldr	r3, [r7, #4]
100437ac:	681b      	ldr	r3, [r3, #0]
100437ae:	681a      	ldr	r2, [r3, #0]
100437b0:	687b      	ldr	r3, [r7, #4]
100437b2:	681b      	ldr	r3, [r3, #0]
100437b4:	2180      	movs	r1, #128	@ 0x80
100437b6:	438a      	bics	r2, r1
100437b8:	601a      	str	r2, [r3, #0]
100437ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
100437bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100437be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
100437c0:	f383 8810 	msr	PRIMASK, r3
}
100437c4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
100437c6:	687b      	ldr	r3, [r7, #4]
100437c8:	2288      	movs	r2, #136	@ 0x88
100437ca:	2120      	movs	r1, #32
100437cc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
100437ce:	687b      	ldr	r3, [r7, #4]
100437d0:	2284      	movs	r2, #132	@ 0x84
100437d2:	2100      	movs	r1, #0
100437d4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
100437d6:	2303      	movs	r3, #3
100437d8:	e060      	b.n	1004389c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
100437da:	687b      	ldr	r3, [r7, #4]
100437dc:	681b      	ldr	r3, [r3, #0]
100437de:	681b      	ldr	r3, [r3, #0]
100437e0:	2204      	movs	r2, #4
100437e2:	4013      	ands	r3, r2
100437e4:	2b04      	cmp	r3, #4
100437e6:	d146      	bne.n	10043876 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
100437e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
100437ea:	2280      	movs	r2, #128	@ 0x80
100437ec:	03d1      	lsls	r1, r2, #15
100437ee:	6878      	ldr	r0, [r7, #4]
100437f0:	4a2c      	ldr	r2, [pc, #176]	@ (100438a4 <UART_CheckIdleState+0x14c>)
100437f2:	9200      	str	r2, [sp, #0]
100437f4:	2200      	movs	r2, #0
100437f6:	f000 f859 	bl	100438ac <UART_WaitOnFlagUntilTimeout>
100437fa:	1e03      	subs	r3, r0, #0
100437fc:	d03b      	beq.n	10043876 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
100437fe:	f3ef 8310 	mrs	r3, PRIMASK
10043802:	60fb      	str	r3, [r7, #12]
  return(result);
10043804:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
10043806:	637b      	str	r3, [r7, #52]	@ 0x34
10043808:	2301      	movs	r3, #1
1004380a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1004380c:	693b      	ldr	r3, [r7, #16]
1004380e:	f383 8810 	msr	PRIMASK, r3
}
10043812:	46c0      	nop			@ (mov r8, r8)
10043814:	687b      	ldr	r3, [r7, #4]
10043816:	681b      	ldr	r3, [r3, #0]
10043818:	681a      	ldr	r2, [r3, #0]
1004381a:	687b      	ldr	r3, [r7, #4]
1004381c:	681b      	ldr	r3, [r3, #0]
1004381e:	4922      	ldr	r1, [pc, #136]	@ (100438a8 <UART_CheckIdleState+0x150>)
10043820:	400a      	ands	r2, r1
10043822:	601a      	str	r2, [r3, #0]
10043824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
10043826:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10043828:	697b      	ldr	r3, [r7, #20]
1004382a:	f383 8810 	msr	PRIMASK, r3
}
1004382e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10043830:	f3ef 8310 	mrs	r3, PRIMASK
10043834:	61bb      	str	r3, [r7, #24]
  return(result);
10043836:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
10043838:	633b      	str	r3, [r7, #48]	@ 0x30
1004383a:	2301      	movs	r3, #1
1004383c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1004383e:	69fb      	ldr	r3, [r7, #28]
10043840:	f383 8810 	msr	PRIMASK, r3
}
10043844:	46c0      	nop			@ (mov r8, r8)
10043846:	687b      	ldr	r3, [r7, #4]
10043848:	681b      	ldr	r3, [r3, #0]
1004384a:	689a      	ldr	r2, [r3, #8]
1004384c:	687b      	ldr	r3, [r7, #4]
1004384e:	681b      	ldr	r3, [r3, #0]
10043850:	2101      	movs	r1, #1
10043852:	438a      	bics	r2, r1
10043854:	609a      	str	r2, [r3, #8]
10043856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
10043858:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1004385a:	6a3b      	ldr	r3, [r7, #32]
1004385c:	f383 8810 	msr	PRIMASK, r3
}
10043860:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
10043862:	687b      	ldr	r3, [r7, #4]
10043864:	228c      	movs	r2, #140	@ 0x8c
10043866:	2120      	movs	r1, #32
10043868:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
1004386a:	687b      	ldr	r3, [r7, #4]
1004386c:	2284      	movs	r2, #132	@ 0x84
1004386e:	2100      	movs	r1, #0
10043870:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
10043872:	2303      	movs	r3, #3
10043874:	e012      	b.n	1004389c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
10043876:	687b      	ldr	r3, [r7, #4]
10043878:	2288      	movs	r2, #136	@ 0x88
1004387a:	2120      	movs	r1, #32
1004387c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
1004387e:	687b      	ldr	r3, [r7, #4]
10043880:	228c      	movs	r2, #140	@ 0x8c
10043882:	2120      	movs	r1, #32
10043884:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
10043886:	687b      	ldr	r3, [r7, #4]
10043888:	2200      	movs	r2, #0
1004388a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
1004388c:	687b      	ldr	r3, [r7, #4]
1004388e:	2200      	movs	r2, #0
10043890:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
10043892:	687b      	ldr	r3, [r7, #4]
10043894:	2284      	movs	r2, #132	@ 0x84
10043896:	2100      	movs	r1, #0
10043898:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
1004389a:	2300      	movs	r3, #0
}
1004389c:	0018      	movs	r0, r3
1004389e:	46bd      	mov	sp, r7
100438a0:	b010      	add	sp, #64	@ 0x40
100438a2:	bd80      	pop	{r7, pc}
100438a4:	01ffffff 	.word	0x01ffffff
100438a8:	fffffedf 	.word	0xfffffedf

100438ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
100438ac:	b580      	push	{r7, lr}
100438ae:	b084      	sub	sp, #16
100438b0:	af00      	add	r7, sp, #0
100438b2:	60f8      	str	r0, [r7, #12]
100438b4:	60b9      	str	r1, [r7, #8]
100438b6:	603b      	str	r3, [r7, #0]
100438b8:	1dfb      	adds	r3, r7, #7
100438ba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
100438bc:	e051      	b.n	10043962 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
100438be:	69bb      	ldr	r3, [r7, #24]
100438c0:	3301      	adds	r3, #1
100438c2:	d04e      	beq.n	10043962 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
100438c4:	f7fd feac 	bl	10041620 <HAL_GetTick>
100438c8:	0002      	movs	r2, r0
100438ca:	683b      	ldr	r3, [r7, #0]
100438cc:	1ad3      	subs	r3, r2, r3
100438ce:	69ba      	ldr	r2, [r7, #24]
100438d0:	429a      	cmp	r2, r3
100438d2:	d302      	bcc.n	100438da <UART_WaitOnFlagUntilTimeout+0x2e>
100438d4:	69bb      	ldr	r3, [r7, #24]
100438d6:	2b00      	cmp	r3, #0
100438d8:	d101      	bne.n	100438de <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
100438da:	2303      	movs	r3, #3
100438dc:	e051      	b.n	10043982 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
100438de:	68fb      	ldr	r3, [r7, #12]
100438e0:	681b      	ldr	r3, [r3, #0]
100438e2:	681b      	ldr	r3, [r3, #0]
100438e4:	2204      	movs	r2, #4
100438e6:	4013      	ands	r3, r2
100438e8:	d03b      	beq.n	10043962 <UART_WaitOnFlagUntilTimeout+0xb6>
100438ea:	68bb      	ldr	r3, [r7, #8]
100438ec:	2b80      	cmp	r3, #128	@ 0x80
100438ee:	d038      	beq.n	10043962 <UART_WaitOnFlagUntilTimeout+0xb6>
100438f0:	68bb      	ldr	r3, [r7, #8]
100438f2:	2b40      	cmp	r3, #64	@ 0x40
100438f4:	d035      	beq.n	10043962 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
100438f6:	68fb      	ldr	r3, [r7, #12]
100438f8:	681b      	ldr	r3, [r3, #0]
100438fa:	69db      	ldr	r3, [r3, #28]
100438fc:	2208      	movs	r2, #8
100438fe:	4013      	ands	r3, r2
10043900:	2b08      	cmp	r3, #8
10043902:	d111      	bne.n	10043928 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
10043904:	68fb      	ldr	r3, [r7, #12]
10043906:	681b      	ldr	r3, [r3, #0]
10043908:	2208      	movs	r2, #8
1004390a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
1004390c:	68fb      	ldr	r3, [r7, #12]
1004390e:	0018      	movs	r0, r3
10043910:	f000 f83c 	bl	1004398c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
10043914:	68fb      	ldr	r3, [r7, #12]
10043916:	2290      	movs	r2, #144	@ 0x90
10043918:	2108      	movs	r1, #8
1004391a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
1004391c:	68fb      	ldr	r3, [r7, #12]
1004391e:	2284      	movs	r2, #132	@ 0x84
10043920:	2100      	movs	r1, #0
10043922:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
10043924:	2301      	movs	r3, #1
10043926:	e02c      	b.n	10043982 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
10043928:	68fb      	ldr	r3, [r7, #12]
1004392a:	681b      	ldr	r3, [r3, #0]
1004392c:	69da      	ldr	r2, [r3, #28]
1004392e:	2380      	movs	r3, #128	@ 0x80
10043930:	011b      	lsls	r3, r3, #4
10043932:	401a      	ands	r2, r3
10043934:	2380      	movs	r3, #128	@ 0x80
10043936:	011b      	lsls	r3, r3, #4
10043938:	429a      	cmp	r2, r3
1004393a:	d112      	bne.n	10043962 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
1004393c:	68fb      	ldr	r3, [r7, #12]
1004393e:	681b      	ldr	r3, [r3, #0]
10043940:	2280      	movs	r2, #128	@ 0x80
10043942:	0112      	lsls	r2, r2, #4
10043944:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
10043946:	68fb      	ldr	r3, [r7, #12]
10043948:	0018      	movs	r0, r3
1004394a:	f000 f81f 	bl	1004398c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
1004394e:	68fb      	ldr	r3, [r7, #12]
10043950:	2290      	movs	r2, #144	@ 0x90
10043952:	2120      	movs	r1, #32
10043954:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
10043956:	68fb      	ldr	r3, [r7, #12]
10043958:	2284      	movs	r2, #132	@ 0x84
1004395a:	2100      	movs	r1, #0
1004395c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
1004395e:	2303      	movs	r3, #3
10043960:	e00f      	b.n	10043982 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
10043962:	68fb      	ldr	r3, [r7, #12]
10043964:	681b      	ldr	r3, [r3, #0]
10043966:	69db      	ldr	r3, [r3, #28]
10043968:	68ba      	ldr	r2, [r7, #8]
1004396a:	4013      	ands	r3, r2
1004396c:	68ba      	ldr	r2, [r7, #8]
1004396e:	1ad3      	subs	r3, r2, r3
10043970:	425a      	negs	r2, r3
10043972:	4153      	adcs	r3, r2
10043974:	b2db      	uxtb	r3, r3
10043976:	001a      	movs	r2, r3
10043978:	1dfb      	adds	r3, r7, #7
1004397a:	781b      	ldrb	r3, [r3, #0]
1004397c:	429a      	cmp	r2, r3
1004397e:	d09e      	beq.n	100438be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
10043980:	2300      	movs	r3, #0
}
10043982:	0018      	movs	r0, r3
10043984:	46bd      	mov	sp, r7
10043986:	b004      	add	sp, #16
10043988:	bd80      	pop	{r7, pc}
	...

1004398c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
1004398c:	b580      	push	{r7, lr}
1004398e:	b08e      	sub	sp, #56	@ 0x38
10043990:	af00      	add	r7, sp, #0
10043992:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10043994:	f3ef 8310 	mrs	r3, PRIMASK
10043998:	617b      	str	r3, [r7, #20]
  return(result);
1004399a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
1004399c:	637b      	str	r3, [r7, #52]	@ 0x34
1004399e:	2301      	movs	r3, #1
100439a0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100439a2:	69bb      	ldr	r3, [r7, #24]
100439a4:	f383 8810 	msr	PRIMASK, r3
}
100439a8:	46c0      	nop			@ (mov r8, r8)
100439aa:	687b      	ldr	r3, [r7, #4]
100439ac:	681b      	ldr	r3, [r3, #0]
100439ae:	681a      	ldr	r2, [r3, #0]
100439b0:	687b      	ldr	r3, [r7, #4]
100439b2:	681b      	ldr	r3, [r3, #0]
100439b4:	4926      	ldr	r1, [pc, #152]	@ (10043a50 <UART_EndRxTransfer+0xc4>)
100439b6:	400a      	ands	r2, r1
100439b8:	601a      	str	r2, [r3, #0]
100439ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
100439bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100439be:	69fb      	ldr	r3, [r7, #28]
100439c0:	f383 8810 	msr	PRIMASK, r3
}
100439c4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
100439c6:	f3ef 8310 	mrs	r3, PRIMASK
100439ca:	623b      	str	r3, [r7, #32]
  return(result);
100439cc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
100439ce:	633b      	str	r3, [r7, #48]	@ 0x30
100439d0:	2301      	movs	r3, #1
100439d2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100439d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
100439d6:	f383 8810 	msr	PRIMASK, r3
}
100439da:	46c0      	nop			@ (mov r8, r8)
100439dc:	687b      	ldr	r3, [r7, #4]
100439de:	681b      	ldr	r3, [r3, #0]
100439e0:	689a      	ldr	r2, [r3, #8]
100439e2:	687b      	ldr	r3, [r7, #4]
100439e4:	681b      	ldr	r3, [r3, #0]
100439e6:	491b      	ldr	r1, [pc, #108]	@ (10043a54 <UART_EndRxTransfer+0xc8>)
100439e8:	400a      	ands	r2, r1
100439ea:	609a      	str	r2, [r3, #8]
100439ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
100439ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
100439f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
100439f2:	f383 8810 	msr	PRIMASK, r3
}
100439f6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
100439f8:	687b      	ldr	r3, [r7, #4]
100439fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
100439fc:	2b01      	cmp	r3, #1
100439fe:	d118      	bne.n	10043a32 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10043a00:	f3ef 8310 	mrs	r3, PRIMASK
10043a04:	60bb      	str	r3, [r7, #8]
  return(result);
10043a06:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
10043a08:	62fb      	str	r3, [r7, #44]	@ 0x2c
10043a0a:	2301      	movs	r3, #1
10043a0c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10043a0e:	68fb      	ldr	r3, [r7, #12]
10043a10:	f383 8810 	msr	PRIMASK, r3
}
10043a14:	46c0      	nop			@ (mov r8, r8)
10043a16:	687b      	ldr	r3, [r7, #4]
10043a18:	681b      	ldr	r3, [r3, #0]
10043a1a:	681a      	ldr	r2, [r3, #0]
10043a1c:	687b      	ldr	r3, [r7, #4]
10043a1e:	681b      	ldr	r3, [r3, #0]
10043a20:	2110      	movs	r1, #16
10043a22:	438a      	bics	r2, r1
10043a24:	601a      	str	r2, [r3, #0]
10043a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
10043a28:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10043a2a:	693b      	ldr	r3, [r7, #16]
10043a2c:	f383 8810 	msr	PRIMASK, r3
}
10043a30:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
10043a32:	687b      	ldr	r3, [r7, #4]
10043a34:	228c      	movs	r2, #140	@ 0x8c
10043a36:	2120      	movs	r1, #32
10043a38:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
10043a3a:	687b      	ldr	r3, [r7, #4]
10043a3c:	2200      	movs	r2, #0
10043a3e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
10043a40:	687b      	ldr	r3, [r7, #4]
10043a42:	2200      	movs	r2, #0
10043a44:	675a      	str	r2, [r3, #116]	@ 0x74
}
10043a46:	46c0      	nop			@ (mov r8, r8)
10043a48:	46bd      	mov	sp, r7
10043a4a:	b00e      	add	sp, #56	@ 0x38
10043a4c:	bd80      	pop	{r7, pc}
10043a4e:	46c0      	nop			@ (mov r8, r8)
10043a50:	fffffedf 	.word	0xfffffedf
10043a54:	effffffe 	.word	0xeffffffe

10043a58 <memset>:
10043a58:	0003      	movs	r3, r0
10043a5a:	1882      	adds	r2, r0, r2
10043a5c:	4293      	cmp	r3, r2
10043a5e:	d100      	bne.n	10043a62 <memset+0xa>
10043a60:	4770      	bx	lr
10043a62:	7019      	strb	r1, [r3, #0]
10043a64:	3301      	adds	r3, #1
10043a66:	e7f9      	b.n	10043a5c <memset+0x4>
10043a68:	6c6c6548 	.word	0x6c6c6548
10043a6c:	4c4f206f 	.word	0x4c4f206f
10043a70:	00004445 	.word	0x00004445

10043a74 <Font7x10>:
	...
10043a88:	10001000 10001000 10001000 10000000     ................
10043a98:	00000000 28002800 00002800 00000000     .....(.(.(......
	...
10043ab0:	24002400 24007c00 7c004800 48004800     .$.$.|.$.H.|.H.H
10043ac0:	00000000 54003800 38005000 54001400     .....8.T.P.8...T
10043ad0:	38005400 00001000 54002000 30005800     .T.8..... .T.X.0
10043ae0:	54002800 08001400 00000000 28001000     .(.T...........(
10043af0:	10002800 48003400 34004800 00000000     .(...4.H.H.4....
10043b00:	10001000 00001000 00000000 00000000     ................
10043b10:	00000000 10000800 20002000 20002000     ......... . . . 
10043b20:	20002000 08001000 10002000 08000800     . . ..... ......
10043b30:	08000800 08000800 20001000 38001000     ........... ...8
10043b40:	28001000 00000000 00000000 00000000     ...(............
10043b50:	00000000 10001000 10007c00 00001000     .........|......
	...
10043b70:	10000000 10001000 00000000 00000000     ................
10043b80:	38000000 00000000 00000000 00000000     ...8............
	...
10043b98:	10000000 00000000 08000800 10001000     ................
10043ba8:	10001000 20002000 00000000 44003800     ..... . .....8.D
10043bb8:	54004400 44004400 38004400 00000000     .D.T.D.D.D.8....
10043bc8:	30001000 10005000 10001000 10001000     ...0.P..........
10043bd8:	00000000 44003800 04004400 10000800     .....8.D.D......
10043be8:	7c002000 00000000 44003800 18000400     . .|.....8.D....
10043bf8:	04000400 38004400 00000000 18000800     .....D.8........
10043c08:	28002800 7c004800 08000800 00000000     .(.(.H.|........
10043c18:	40007c00 78004000 04000400 38004400     .|.@.@.x.....D.8
10043c28:	00000000 44003800 78004000 44004400     .....8.D.@.x.D.D
10043c38:	38004400 00000000 04007c00 10000800     .D.8.....|......
10043c48:	20001000 20002000 00000000 44003800     ... . . .....8.D
10043c58:	38004400 44004400 38004400 00000000     .D.8.D.D.D.8....
10043c68:	44003800 44004400 04003c00 38004400     .8.D.D.D.<...D.8
	...
10043c80:	00001000 00000000 10000000 00000000     ................
10043c90:	00000000 10000000 00000000 10000000     ................
10043ca0:	10001000 00000000 30000c00 30004000     ...........0.@.0
10043cb0:	00000c00 00000000 00000000 7c000000     ...............|
10043cc0:	7c000000 00000000 00000000 00000000     ...|............
10043cd0:	18006000 18000400 00006000 00000000     .`.......`......
10043ce0:	44003800 08000400 10001000 10000000     .8.D............
10043cf0:	00000000 44003800 54004c00 40005c00     .....8.D.L.T.\.@
10043d00:	38004000 00000000 28001000 28002800     .@.8.......(.(.(
10043d10:	7c002800 44004400 00000000 44007800     .(.|.D.D.....x.D
10043d20:	78004400 44004400 78004400 00000000     .D.x.D.D.D.x....
10043d30:	44003800 40004000 40004000 38004400     .8.D.@.@.@.@.D.8
10043d40:	00000000 48007000 44004400 44004400     .....p.H.D.D.D.D
10043d50:	70004800 00000000 40007c00 7c004000     .H.p.....|.@.@.|
10043d60:	40004000 7c004000 00000000 40007c00     .@.@.@.|.....|.@
10043d70:	78004000 40004000 40004000 00000000     .@.x.@.@.@.@....
10043d80:	44003800 40004000 44005c00 38004400     .8.D.@.@.\.D.D.8
10043d90:	00000000 44004400 7c004400 44004400     .....D.D.D.|.D.D
10043da0:	44004400 00000000 10003800 10001000     .D.D.....8......
10043db0:	10001000 38001000 00000000 04000400     .......8........
10043dc0:	04000400 04000400 38004400 00000000     .........D.8....
10043dd0:	48004400 60005000 48005000 44004800     .D.H.P.`.P.H.H.D
10043de0:	00000000 40004000 40004000 40004000     .....@.@.@.@.@.@
10043df0:	7c004000 00000000 6c004400 54006c00     .@.|.....D.l.l.T
10043e00:	44004400 44004400 00000000 64004400     .D.D.D.D.....D.d
10043e10:	54006400 4c005400 44004c00 00000000     .d.T.T.L.L.D....
10043e20:	44003800 44004400 44004400 38004400     .8.D.D.D.D.D.D.8
10043e30:	00000000 44007800 44004400 40007800     .....x.D.D.D.x.@
10043e40:	40004000 00000000 44003800 44004400     .@.@.....8.D.D.D
10043e50:	44004400 38005400 00000400 44007800     .D.D.T.8.....x.D
10043e60:	44004400 48007800 44004800 00000000     .D.D.x.H.H.D....
10043e70:	44003800 30004000 04000800 38004400     .8.D.@.0.....D.8
10043e80:	00000000 10007c00 10001000 10001000     .....|..........
10043e90:	10001000 00000000 44004400 44004400     .........D.D.D.D
10043ea0:	44004400 38004400 00000000 44004400     .D.D.D.8.....D.D
10043eb0:	28004400 28002800 10001000 00000000     .D.(.(.(........
10043ec0:	44004400 54005400 6c005400 28002800     .D.D.T.T.T.l.(.(
10043ed0:	00000000 28004400 10002800 28001000     .....D.(.(.....(
10043ee0:	44002800 00000000 44004400 28002800     .(.D.....D.D.(.(
10043ef0:	10001000 10001000 00000000 04007c00     .............|..
10043f00:	10000800 20001000 7c004000 00000000     ....... .@.|....
10043f10:	10001800 10001000 10001000 10001000     ................
10043f20:	18001000 20002000 10001000 10001000     ..... . ........
10043f30:	08000800 00000000 10003000 10001000     .........0......
10043f40:	10001000 10001000 30001000 28001000     ...........0...(
10043f50:	44002800 00000000 00000000 00000000     .(.D............
	...
10043f70:	fe000000 10002000 00000000 00000000     ..... ..........
	...
10043f8c:	44003800 44003c00 34004c00 00000000     .8.D.<.D.L.4....
10043f9c:	40004000 64005800 44004400 58006400     .@.@.X.d.D.D.d.X
	...
10043fb4:	44003800 40004000 38004400 00000000     .8.D.@.@.D.8....
10043fc4:	04000400 4c003400 44004400 34004c00     .....4.L.D.D.L.4
	...
10043fdc:	44003800 40007c00 38004400 00000000     .8.D.|.@.D.8....
10043fec:	10000c00 10007c00 10001000 10001000     .....|..........
	...
10044004:	4c003400 44004400 34004c00 78000400     .4.L.D.D.L.4...x
10044014:	40004000 64005800 44004400 44004400     .@.@.X.d.D.D.D.D
10044024:	00000000 00001000 10007000 10001000     .........p......
10044034:	10001000 00000000 00001000 10007000     .............p..
10044044:	10001000 10001000 e0001000 40004000     .............@.@
10044054:	50004800 50006000 44004800 00000000     .H.P.`.P.H.D....
10044064:	10007000 10001000 10001000 10001000     .p..............
	...
1004407c:	54007800 54005400 54005400 00000000     .x.T.T.T.T.T....
1004408c:	00000000 64005800 44004400 44004400     .....X.d.D.D.D.D
	...
100440a4:	44003800 44004400 38004400 00000000     .8.D.D.D.D.8....
100440b4:	00000000 64005800 44004400 58006400     .....X.d.D.D.d.X
100440c4:	40004000 00000000 4c003400 44004400     .@.@.....4.L.D.D
100440d4:	34004c00 04000400 00000000 64005800     .L.4.........X.d
100440e4:	40004000 40004000 00000000 00000000     .@.@.@.@........
100440f4:	44003800 08003000 38004400 00000000     .8.D.0...D.8....
10044104:	20002000 20007800 20002000 18002000     . . .x. . . . ..
	...
1004411c:	44004400 44004400 34004c00 00000000     .D.D.D.D.L.4....
1004412c:	00000000 44004400 28002800 10002800     .....D.D.(.(.(..
	...
10044144:	54005400 6c005400 28002800 00000000     .T.T.T.l.(.(....
10044154:	00000000 28004400 10001000 44002800     .....D.(.....(.D
	...
1004416c:	44004400 28002800 10001000 60001000     .D.D.(.(.......`
1004417c:	00000000 08007c00 20001000 7c004000     .....|..... .@.|
1004418c:	00000000 10001800 10001000 20002000     ............. . 
1004419c:	10001000 18001000 10001000 10001000     ................
100441ac:	10001000 10001000 10001000 10003000     .............0..
100441bc:	10001000 08000800 10001000 30001000     ...............0
100441cc:	00000000 74000000 00004c00 00000000     .......t.L......
100441dc:	00000000                                ....

100441e0 <Font_7x10>:
100441e0:	00000a07 10043a74 00000000              ....t:......

100441ec <UARTPrescTable>:
100441ec:	00020001 00060004 000a0008 0010000c     ................
100441fc:	00400020 01000080                        .@.....

Disassembly of section .init:

10044204 <_init>:
10044204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10044206:	46c0      	nop			@ (mov r8, r8)

Disassembly of section .fini:

10044208 <_fini>:
10044208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1004420a:	46c0      	nop			@ (mov r8, r8)
