[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"APB_master$State",
    "definition":{
      "IDLE":0,
      "SETUP":1,
      "ACCESS":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"APB_master.APB_master.stateReg",
    "enumTypeName":"APB_master$State"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APB_master|APB_master>io_o_resp",
    "sources":[
      "~APB_master|APB_master>io_pSLVERR",
      "~APB_master|APB_master>io_pRDATA"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APB_master|APB_master>io_pWRITE",
    "sources":[
      "~APB_master|APB_master>io_i_cmd"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APB_master|APB_master>io_pADDR",
    "sources":[
      "~APB_master|APB_master>io_i_cmd"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APB_master|APB_master>io_pWDATA",
    "sources":[
      "~APB_master|APB_master>io_i_cmd"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APB_master|APB_master>io_o_ready",
    "sources":[
      "~APB_master|APB_master>io_pENABLE",
      "~APB_master|APB_master>io_pREADY"
    ]
  }
]