#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc966e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc96360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xcbe250 .functor NOT 1, L_0xce9210, C4<0>, C4<0>, C4<0>;
L_0xce8ff0 .functor XOR 2, L_0xce8eb0, L_0xce8f50, C4<00>, C4<00>;
L_0xce9100 .functor XOR 2, L_0xce8ff0, L_0xce9060, C4<00>, C4<00>;
v0xce5a80_0 .net "Y1_dut", 0 0, L_0xce7e90;  1 drivers
v0xce5b40_0 .net "Y1_ref", 0 0, L_0xc9aa50;  1 drivers
v0xce5be0_0 .net "Y3_dut", 0 0, L_0xce8c10;  1 drivers
v0xce5cb0_0 .net "Y3_ref", 0 0, L_0xce7110;  1 drivers
v0xce5d80_0 .net *"_ivl_10", 1 0, L_0xce9060;  1 drivers
v0xce5e70_0 .net *"_ivl_12", 1 0, L_0xce9100;  1 drivers
v0xce5f10_0 .net *"_ivl_2", 1 0, L_0xce8e10;  1 drivers
v0xce5fd0_0 .net *"_ivl_4", 1 0, L_0xce8eb0;  1 drivers
v0xce60b0_0 .net *"_ivl_6", 1 0, L_0xce8f50;  1 drivers
v0xce6190_0 .net *"_ivl_8", 1 0, L_0xce8ff0;  1 drivers
v0xce6270_0 .var "clk", 0 0;
v0xce6310_0 .var/2u "stats1", 223 0;
v0xce63d0_0 .var/2u "strobe", 0 0;
v0xce6490_0 .net "tb_match", 0 0, L_0xce9210;  1 drivers
v0xce6560_0 .net "tb_mismatch", 0 0, L_0xcbe250;  1 drivers
v0xce6600_0 .net "w", 0 0, v0xce3a80_0;  1 drivers
v0xce66a0_0 .net "y", 5 0, v0xce3b20_0;  1 drivers
L_0xce8e10 .concat [ 1 1 0 0], L_0xce7110, L_0xc9aa50;
L_0xce8eb0 .concat [ 1 1 0 0], L_0xce7110, L_0xc9aa50;
L_0xce8f50 .concat [ 1 1 0 0], L_0xce8c10, L_0xce7e90;
L_0xce9060 .concat [ 1 1 0 0], L_0xce7110, L_0xc9aa50;
L_0xce9210 .cmp/eeq 2, L_0xce8e10, L_0xce9100;
S_0xcaf1c0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xc96360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xc9aa50 .functor AND 1, L_0xce68c0, v0xce3a80_0, C4<1>, C4<1>;
L_0xcafe90 .functor OR 1, L_0xce6a80, L_0xce6b20, C4<0>, C4<0>;
L_0xcbe2c0 .functor OR 1, L_0xcafe90, L_0xce6c40, C4<0>, C4<0>;
L_0xce6f60 .functor OR 1, L_0xcbe2c0, L_0xce6db0, C4<0>, C4<0>;
L_0xce70a0 .functor NOT 1, v0xce3a80_0, C4<0>, C4<0>, C4<0>;
L_0xce7110 .functor AND 1, L_0xce6f60, L_0xce70a0, C4<1>, C4<1>;
v0xcbe3c0_0 .net "Y1", 0 0, L_0xc9aa50;  alias, 1 drivers
v0xcbe460_0 .net "Y3", 0 0, L_0xce7110;  alias, 1 drivers
v0xc9ab60_0 .net *"_ivl_1", 0 0, L_0xce68c0;  1 drivers
v0xc9ac30_0 .net *"_ivl_11", 0 0, L_0xce6c40;  1 drivers
v0xce2a90_0 .net *"_ivl_12", 0 0, L_0xcbe2c0;  1 drivers
v0xce2bc0_0 .net *"_ivl_15", 0 0, L_0xce6db0;  1 drivers
v0xce2ca0_0 .net *"_ivl_16", 0 0, L_0xce6f60;  1 drivers
v0xce2d80_0 .net *"_ivl_18", 0 0, L_0xce70a0;  1 drivers
v0xce2e60_0 .net *"_ivl_5", 0 0, L_0xce6a80;  1 drivers
v0xce2fd0_0 .net *"_ivl_7", 0 0, L_0xce6b20;  1 drivers
v0xce30b0_0 .net *"_ivl_8", 0 0, L_0xcafe90;  1 drivers
v0xce3190_0 .net "w", 0 0, v0xce3a80_0;  alias, 1 drivers
v0xce3250_0 .net "y", 5 0, v0xce3b20_0;  alias, 1 drivers
L_0xce68c0 .part v0xce3b20_0, 0, 1;
L_0xce6a80 .part v0xce3b20_0, 1, 1;
L_0xce6b20 .part v0xce3b20_0, 2, 1;
L_0xce6c40 .part v0xce3b20_0, 4, 1;
L_0xce6db0 .part v0xce3b20_0, 5, 1;
S_0xce33b0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xc96360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0xce3610_0 .net "clk", 0 0, v0xce6270_0;  1 drivers
v0xce36f0_0 .var/2s "errored1", 31 0;
v0xce37d0_0 .var/2s "onehot_error", 31 0;
v0xce3890_0 .net "tb_match", 0 0, L_0xce9210;  alias, 1 drivers
v0xce3950_0 .var/2s "temp", 31 0;
v0xce3a80_0 .var "w", 0 0;
v0xce3b20_0 .var "y", 5 0;
E_0xca9710/0 .event negedge, v0xce3610_0;
E_0xca9710/1 .event posedge, v0xce3610_0;
E_0xca9710 .event/or E_0xca9710/0, E_0xca9710/1;
S_0xce3c20 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xc96360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xce7350 .functor NOT 1, v0xce3a80_0, C4<0>, C4<0>, C4<0>;
L_0xce73c0 .functor AND 1, L_0xce72b0, L_0xce7350, C4<1>, C4<1>;
L_0xce7570 .functor AND 1, L_0xce74d0, v0xce3a80_0, C4<1>, C4<1>;
L_0xce7630 .functor OR 1, L_0xce73c0, L_0xce7570, C4<0>, C4<0>;
L_0xce7810 .functor NOT 1, v0xce3a80_0, C4<0>, C4<0>, C4<0>;
L_0xce7990 .functor AND 1, L_0xce7770, L_0xce7810, C4<1>, C4<1>;
L_0xce7ae0 .functor OR 1, L_0xce7630, L_0xce7990, C4<0>, C4<0>;
L_0xce7cc0 .functor NOT 1, v0xce3a80_0, C4<0>, C4<0>, C4<0>;
L_0xce7d80 .functor AND 1, L_0xce7bf0, L_0xce7cc0, C4<1>, C4<1>;
L_0xce7e90 .functor OR 1, L_0xce7ae0, L_0xce7d80, C4<0>, C4<0>;
L_0xce80f0 .functor NOT 1, v0xce3a80_0, C4<0>, C4<0>, C4<0>;
L_0xce8160 .functor AND 1, L_0xce8050, L_0xce80f0, C4<1>, C4<1>;
L_0xce8370 .functor AND 1, L_0xce8290, v0xce3a80_0, C4<1>, C4<1>;
L_0xce8430 .functor OR 1, L_0xce8160, L_0xce8370, C4<0>, C4<0>;
L_0xce8220 .functor AND 1, L_0xce85c0, v0xce3a80_0, C4<1>, C4<1>;
L_0xce86b0 .functor OR 1, L_0xce8430, L_0xce8220, C4<0>, C4<0>;
L_0xce8b50 .functor AND 1, L_0xce8850, v0xce3a80_0, C4<1>, C4<1>;
L_0xce8c10 .functor OR 1, L_0xce86b0, L_0xce8b50, C4<0>, C4<0>;
v0xce3ec0_0 .net "Y1", 0 0, L_0xce7e90;  alias, 1 drivers
v0xce3f80_0 .net "Y3", 0 0, L_0xce8c10;  alias, 1 drivers
v0xce4040_0 .net *"_ivl_1", 0 0, L_0xce72b0;  1 drivers
v0xce4130_0 .net *"_ivl_10", 0 0, L_0xce7630;  1 drivers
v0xce4210_0 .net *"_ivl_13", 0 0, L_0xce7770;  1 drivers
v0xce4340_0 .net *"_ivl_14", 0 0, L_0xce7810;  1 drivers
v0xce4420_0 .net *"_ivl_16", 0 0, L_0xce7990;  1 drivers
v0xce4500_0 .net *"_ivl_18", 0 0, L_0xce7ae0;  1 drivers
v0xce45e0_0 .net *"_ivl_2", 0 0, L_0xce7350;  1 drivers
v0xce4750_0 .net *"_ivl_21", 0 0, L_0xce7bf0;  1 drivers
v0xce4830_0 .net *"_ivl_22", 0 0, L_0xce7cc0;  1 drivers
v0xce4910_0 .net *"_ivl_24", 0 0, L_0xce7d80;  1 drivers
v0xce49f0_0 .net *"_ivl_29", 0 0, L_0xce8050;  1 drivers
v0xce4ad0_0 .net *"_ivl_30", 0 0, L_0xce80f0;  1 drivers
v0xce4bb0_0 .net *"_ivl_32", 0 0, L_0xce8160;  1 drivers
v0xce4c90_0 .net *"_ivl_35", 0 0, L_0xce8290;  1 drivers
v0xce4d70_0 .net *"_ivl_36", 0 0, L_0xce8370;  1 drivers
v0xce4e50_0 .net *"_ivl_38", 0 0, L_0xce8430;  1 drivers
v0xce4f30_0 .net *"_ivl_4", 0 0, L_0xce73c0;  1 drivers
v0xce5010_0 .net *"_ivl_41", 0 0, L_0xce85c0;  1 drivers
v0xce50f0_0 .net *"_ivl_42", 0 0, L_0xce8220;  1 drivers
v0xce51d0_0 .net *"_ivl_44", 0 0, L_0xce86b0;  1 drivers
v0xce52b0_0 .net *"_ivl_47", 0 0, L_0xce8850;  1 drivers
v0xce5390_0 .net *"_ivl_48", 0 0, L_0xce8b50;  1 drivers
v0xce5470_0 .net *"_ivl_7", 0 0, L_0xce74d0;  1 drivers
v0xce5550_0 .net *"_ivl_8", 0 0, L_0xce7570;  1 drivers
v0xce5630_0 .net "w", 0 0, v0xce3a80_0;  alias, 1 drivers
v0xce56d0_0 .net "y", 5 0, v0xce3b20_0;  alias, 1 drivers
L_0xce72b0 .part v0xce3b20_0, 0, 1;
L_0xce74d0 .part v0xce3b20_0, 1, 1;
L_0xce7770 .part v0xce3b20_0, 3, 1;
L_0xce7bf0 .part v0xce3b20_0, 5, 1;
L_0xce8050 .part v0xce3b20_0, 1, 1;
L_0xce8290 .part v0xce3b20_0, 2, 1;
L_0xce85c0 .part v0xce3b20_0, 3, 1;
L_0xce8850 .part v0xce3b20_0, 5, 1;
S_0xce5860 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xc96360;
 .timescale -12 -12;
E_0xca9260 .event anyedge, v0xce63d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xce63d0_0;
    %nor/r;
    %assign/vec4 v0xce63d0_0, 0;
    %wait E_0xca9260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xce33b0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xce36f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xce37d0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xce33b0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xca9710;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xce3b20_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xce3a80_0, 0;
    %load/vec4 v0xce3890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xce37d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xce37d0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xce36f0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xca9710;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0xce3950_0, 0, 32;
T_2.7 ;
    %load/vec4 v0xce3950_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0xce3950_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0xce3950_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xce3950_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0xce3950_0;
    %pad/s 6;
    %assign/vec4 v0xce3b20_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xce3a80_0, 0;
    %load/vec4 v0xce3890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xce36f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xce36f0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xce37d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xce36f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0xce37d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0xce36f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xc96360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xce6270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xce63d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xc96360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xce6270_0;
    %inv;
    %store/vec4 v0xce6270_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xc96360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xce3610_0, v0xce6560_0, v0xce66a0_0, v0xce6600_0, v0xce5b40_0, v0xce5a80_0, v0xce5cb0_0, v0xce5be0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xc96360;
T_6 ;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xce6310_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xc96360;
T_7 ;
    %wait E_0xca9710;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xce6310_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xce6310_0, 4, 32;
    %load/vec4 v0xce6490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xce6310_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xce6310_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xce6310_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xce5b40_0;
    %load/vec4 v0xce5b40_0;
    %load/vec4 v0xce5a80_0;
    %xor;
    %load/vec4 v0xce5b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xce6310_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xce6310_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xce5cb0_0;
    %load/vec4 v0xce5cb0_0;
    %load/vec4 v0xce5be0_0;
    %xor;
    %load/vec4 v0xce5cb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xce6310_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xce6310_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xce6310_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/2012_q2b/iter0/response35/top_module.sv";
