# QSFP-HDMI-OUT-NB7NQ621M

![Module Photo 1](./images/Module-Photo-1.jpg)

<p align="center">
    <a href="./README.md">English</a> |
    ä¸­æ–‡
</p>

---

[![GitHub Stars](https://img.shields.io/github/stars/SuperSodaSea/Plugcat.svg?style=social)](https://github.com/SuperSodaSea/Plugcat/stargazers)
[![GitHub License](https://img.shields.io/github/license/SuperSodaSea/Plugcat)](https://github.com/SuperSodaSea/Plugcat/blob/main/LICENSE)

è¿˜åœ¨ä¸º FPGA æ¿å¡ç¼ºå°‘è§†é¢‘è¾“å‡ºæ¥å£è€Œå‘æ„å—ï¼Ÿè¿™æ¬¾å°å·§ç²¾è‡´çš„åˆ›æ–°æ¨¡å—å¯ä»¥å¸®æ‚¨ï¼QSFP-HDMI-OUT-NB7NQ621M æ˜¯ä¸€æ¬¾å…·æœ‰ HDMI è¾“å‡ºæ¥å£çš„ QSFP æ¨¡å—ï¼šåªéœ€å°†å…¶æ’å…¥ FPGA æ¿å¡ä¸Šçš„ QSFP æ’æ§½ä¸­ï¼Œå³å¯ç«‹å³ä½¿æ¿å¡è·å¾— HDMI è¾“å‡ºåŠŸèƒ½ã€‚è¿™å°†æå¤§æé«˜æ‚¨ FPGA æ¿å¡çš„å¯æ‰©å±•æ€§ã€‚

## ç‰¹æ€§

- ä½¿ç”¨ [NB7NQ621M](https://www.onsemi.com/products/signal-conditioning-control/redrivers/NB7NQ621M) é‡é©±åŠ¨å™¨èŠ¯ç‰‡ï¼Œæ”¯æŒHDMI 2.1 è§†é¢‘ä¿¡å·è¾“å‡ºï¼Œå¸¦å®½é«˜è¾¾ 48Gbps
- æä¾› HDMI 2.0 TMDS ç¤ºä¾‹ä»£ç ï¼Œæ”¯æŒ 1920x1080@240Hzã€2560x1440@144Hzã€3840x2160@60Hz ç­‰æ˜¾ç¤ºæ¨¡å¼
- HDMI 2.1 FRL å¾…åç»­æä¾›ï¼Œæ‚¨å¯ä»¥ä½¿ç”¨ä»»æ„ HDMI 2.1 IP æ ¸

## å¼•è„šæè¿°

| åç§°    | æè¿°                              |
|---------|-----------------------------------|
| TX1p    | HDMI CK+                          |
| TX1n    | HDMI CK-                          |
| TX2p    | HDMI D0+                          |
| TX2n    | HDMI D0-                          |
| TX3p    | HDMI D1+                          |
| TX3n    | HDMI D1-                          |
| TX4p    | HDMI D2+                          |
| TX4n    | HDMI D2-                          |
| ModPrsL | ä¸ºä½ç”µå¹³æ—¶ï¼ŒHDMI çº¿ç¼†ä¸ºæ’å…¥çŠ¶æ€   |
| ResetL  | ä¸ºä½ç”µå¹³æ—¶ï¼Œé‡ç½® NB7NQ621M        |
| SCL     | NB7NQ621M å’Œ HDMI DDC çš„ I2C æ—¶é’Ÿ |
| SDA     | NB7NQ621M å’Œ HDMI DDC çš„ I2C æ•°æ® |

## PCB ä¿¡æ¯

- åšåº¦: 1.00mm
- å å±‚ç»“æ„: JLC04101H-3313

## å·²éªŒè¯çš„ FPGA æ¿å¡

<table>
  <thead>
    <tr>
      <th>FPGA</th>
      <th>æ¿å¡</th>
      <th>ç¤ºä¾‹ä»£ç </th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <th colspan="3" scope="rowgroup">Xilinx Zynq 7000 SoC</th>
    </tr>
    <tr>
      <td>XC7Z100</td>
      <td>å…¬å­å“¥ ç„æ­¦ ZYNQ7100 + FMC è½¬ QSFP å­æ¿</td>
      <td></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Xilinx Kintex Ultrascale</th>
    </tr>
    <tr>
      <td>XCKU060</td>
      <td>Alpha Data ADM-PCIE-KU3</td>
      <td align="center"><a href="./examples/ADM-PCIE-KU3/">ğŸ”—</a></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Xilinx Virtex Ultrascale</th>
    </tr>
    <tr>
      <td>XCVU095</td>
      <td>BittWare XUS-P3S</td>
      <td></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Xilinx Kintex UltraScale+</th>
    </tr>
    <tr>
      <td>XCKU5P</td>
      <td>åšå®¸ç²¾èŠ¯ KU5P</td>
      <td align="center"><a href="./examples/BoChenJingXin-KU5P/">ğŸ”—</a></td>
    </tr>
    <tr>
      <td>XCKU5P</td>
      <td>RIGUKE RK-XCKU5P-F</td>
      <td align="center"><a href="./examples/RK-XCKU5P-F/">ğŸ”—</a></td>
    </tr>
    <tr>
      <td>XCKU5P</td>
      <td>ç±³è”å®¢ MLK-H8-CU06-KU5P</td>
      <td align="center"><a href="./examples/MLK-H8-CU06-KU5P/">ğŸ”—</a></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Xilinx Virtex UltraScale+</th>
    </tr>
    <tr>
      <td>XCVU13P</td>
      <td>é˜¿é‡Œå·´å·´ VU13P</td>
      <td align="center"><a href="./examples/Alibaba-VU13P/">ğŸ”—</a></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Altera Stratix V GS</th>
    </tr>
    <tr>
      <td>5SGSKF40I3LNAC</td>
      <td>å¾®è½¯ Catapult v2 Storey Peak / X930613-001</td>
      <td align="center"><a href="./examples/Storey-Peak/">ğŸ”—</a></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Altera Arria 10 GX</th>
    </tr>
    <tr>
      <td>10AXF40AA</td>
      <td>å¾®è½¯ Catapult v3 Longs Peak / Model: 1768</td>
      <td align="center"><a href="./examples/Longs-Peak/">ğŸ”—</a></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">Altera Stratix 10 GX</th>
    </tr>
    <tr>
      <td>1SG280LN2F43E2VG</td>
      <td>å¾®è½¯ A-2020</td>
      <td align="center"><a href="./examples/Microsoft-A-2020/">ğŸ”—</a></td>
    </tr>
    <tr>
      <th colspan="3" scope="rowgroup">ç´«å…‰åŒåˆ› Titan-2</th>
    </tr>
    <tr>
      <td>PG2T390H</td>
      <td>å°çœ¼ç›æ³°å¦ 390H + FMC è½¬ QSFP å­æ¿</td>
      <td></td>
    </tr>
  </tbody>
</table>

## ç¤ºä¾‹ä»£ç 

ç¤ºä¾‹ä»£ç åœ¨ Windows ä¸ Linux ä¸‹å‡å¯æ„å»ºã€‚

### ä¾èµ–å·¥å…·

- [Python 3](https://www.python.org/)ï¼ˆç”¨äºæ„å»ºè„šæœ¬ï¼‰
- [Java](https://www.java.com/)ï¼ˆç”¨äº Chiselï¼‰
- [Mill](https://mill-build.org/mill/index.html)ï¼ˆç”¨äº Chiselï¼‰
- [Vivado](https://www.amd.com/en/products/software/adaptive-socs-and-fpgas/vivado.html)ï¼ˆç”¨äºæ„å»º Xilinx FPGA å·¥ç¨‹ï¼‰
- [Quartus Prime](https://www.intel.com/content/www/us/en/products/details/fpga/development-tools/quartus-prime.html)ï¼ˆç”¨äºæ„å»º Altera FPGA å·¥ç¨‹ï¼‰

### æ„å»ºç¤ºä¾‹ä»£ç 

åœ¨å¯¹åº”ç¤ºä¾‹ä»£ç ç›®å½•ä¸‹è¿è¡Œä»¥ä¸‹å‘½ä»¤å³å¯æ„å»ºç¤ºä¾‹ä»£ç ï¼š

```bash
python build.py build
```

ç¤ºä¾‹ä»£ç çš„é»˜è®¤è§†é¢‘æ¨¡å¼ä¸º `1920x1080@60Hz`ã€‚è‹¥éœ€è¦æ›´æ”¹åˆ†è¾¨ç‡å’Œåˆ·æ–°ç‡ï¼Œå¯é€šè¿‡å‘½ä»¤è¡Œå‚æ•°æŒ‡å®šï¼š

```bash
python build.py build --resolution 2560x1440 --refresh-rate 144
```

æ”¯æŒçš„è§†é¢‘æ¨¡å¼ï¼š
 - `1920x1080@30/60/120/144/240Hz`
 - `2560x1440@30/60/120/144Hz`
 - `3840x2160@30/60Hz`

å…¶ä»–åˆ†è¾¨ç‡å¯è‡ªè¡Œä¿®æ”¹ä»£ç å®ç°ã€‚

### ä¸‹è½½ä½æµ

```shell
python build.py program
```

### å›ºåŒ–ä½æµ

```shell
python build.py flash
```

## ç”»å»Š

![Module Photo 2](./images/Module-Photo-2.jpg)
![Module Photo 3](./images/Module-Photo-3.jpg)
