INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_x_order_fir_top glbl -prj x_order_fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s x_order_fir 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/AESL_axi_s_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/AESL_axi_s_y.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_y
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/x_order_fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_x_order_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/x_order_fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_order_fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/x_order_fir_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_order_fir_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/x_order_fir_coef.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_order_fir_coef_ram
INFO: [VRFC 10-311] analyzing module x_order_fir_coef
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/x_order_fir_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_order_fir_gmem_m_axi
INFO: [VRFC 10-311] analyzing module x_order_fir_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module x_order_fir_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module x_order_fir_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module x_order_fir_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module x_order_fir_gmem_m_axi_throttl
INFO: [VRFC 10-311] analyzing module x_order_fir_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module x_order_fir_gmem_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/x_order_fir_gmem_m_axi.v:2241]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.x_order_fir_coef_ram
Compiling module xil_defaultlib.x_order_fir_coef(DataWidth=32,Ad...
Compiling module xil_defaultlib.x_order_fir_AXILiteS_s_axi
Compiling module xil_defaultlib.x_order_fir_gmem_m_axi_throttl_d...
Compiling module xil_defaultlib.x_order_fir_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.x_order_fir_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.x_order_fir_gmem_m_axi_buffer(DA...
Compiling module xil_defaultlib.x_order_fir_gmem_m_axi_fifo(DEPT...
Compiling module xil_defaultlib.x_order_fir_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.x_order_fir_gmem_m_axi_fifo(DATA...
Compiling module xil_defaultlib.x_order_fir_gmem_m_axi_write(NUM...
Compiling module xil_defaultlib.x_order_fir_gmem_m_axi_buffer(DA...
Compiling module xil_defaultlib.x_order_fir_gmem_m_axi_reg_slice...
Compiling module xil_defaultlib.x_order_fir_gmem_m_axi_read(NUM_...
Compiling module xil_defaultlib.x_order_fir_gmem_m_axi(NUM_READ_...
Compiling module xil_defaultlib.x_order_fir
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_y
Compiling module xil_defaultlib.AESL_axi_s_x
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_x_order_fir_top
Compiling module work.glbl
Built simulation snapshot x_order_fir
