
Tuto_UART_REG_G031_002.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000005b4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000674  0800067c  0001067c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000674  08000674  0001067c  2**0
                  CONTENTS
  4 .ARM          00000000  08000674  08000674  0001067c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000674  0800067c  0001067c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000674  08000674  00010674  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000678  08000678  00010678  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001067c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000000  0800067c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000011c  0800067c  0002011c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001067c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000106a4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000008e7  00000000  00000000  000106e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002ca  00000000  00000000  00010fce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c8  00000000  00000000  00011298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000085  00000000  00000000  00011360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000c5e3  00000000  00000000  000113e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000013b9  00000000  00000000  0001d9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0004855e  00000000  00000000  0001ed81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000001cc  00000000  00000000  000672e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000674ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800065c 	.word	0x0800065c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	0800065c 	.word	0x0800065c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
uint8_t nmea_message[250] ;
uint8_t i_nmea = 0 ;


int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
	my_uart2_init () ;
 8000224:	f000 f926 	bl	8000474 <my_uart2_init>
	my_uart2_on ( MY_G031_SYSCLOCK , MY_UART2_BAUDRATE ) ;
 8000228:	23e1      	movs	r3, #225	; 0xe1
 800022a:	025b      	lsls	r3, r3, #9
 800022c:	4a1f      	ldr	r2, [pc, #124]	; (80002ac <main+0x8c>)
 800022e:	0019      	movs	r1, r3
 8000230:	0010      	movs	r0, r2
 8000232:	f000 f9bb 	bl	80005ac <my_uart2_on>
	my_uart1_init () ;
 8000236:	f000 f8ef 	bl	8000418 <my_uart1_init>
	my_uart1_on ( MY_G031_SYSCLOCK , MY_UART1_BAUDRATE ) ;
 800023a:	2396      	movs	r3, #150	; 0x96
 800023c:	019b      	lsls	r3, r3, #6
 800023e:	4a1b      	ldr	r2, [pc, #108]	; (80002ac <main+0x8c>)
 8000240:	0019      	movs	r1, r3
 8000242:	0010      	movs	r0, r2
 8000244:	f000 f97e 	bl	8000544 <my_uart1_on>
	while ( !( USART2->ISR & USART_ISR_TXE_TXFNF ) )
 8000248:	46c0      	nop			; (mov r8, r8)
 800024a:	4b19      	ldr	r3, [pc, #100]	; (80002b0 <main+0x90>)
 800024c:	69db      	ldr	r3, [r3, #28]
 800024e:	2280      	movs	r2, #128	; 0x80
 8000250:	4013      	ands	r3, r2
 8000252:	d0fa      	beq.n	800024a <main+0x2a>
	{
		;
	}
	USART2->TDR = '@' ; // TX test
 8000254:	4b16      	ldr	r3, [pc, #88]	; (80002b0 <main+0x90>)
 8000256:	2240      	movs	r2, #64	; 0x40
 8000258:	629a      	str	r2, [r3, #40]	; 0x28
	while ( !( USART1->ISR & USART_ISR_TXE_TXFNF ) )
 800025a:	46c0      	nop			; (mov r8, r8)
 800025c:	4b15      	ldr	r3, [pc, #84]	; (80002b4 <main+0x94>)
 800025e:	69db      	ldr	r3, [r3, #28]
 8000260:	2280      	movs	r2, #128	; 0x80
 8000262:	4013      	ands	r3, r2
 8000264:	d0fa      	beq.n	800025c <main+0x3c>
	{
		;
	}
	USART1->TDR = '@' ; // TX test
 8000266:	4b13      	ldr	r3, [pc, #76]	; (80002b4 <main+0x94>)
 8000268:	2240      	movs	r2, #64	; 0x40
 800026a:	629a      	str	r2, [r3, #40]	; 0x28
	rx_byte_uart1 = 0x00 ;
 800026c:	4b12      	ldr	r3, [pc, #72]	; (80002b8 <main+0x98>)
 800026e:	2200      	movs	r2, #0
 8000270:	701a      	strb	r2, [r3, #0]
	my_tim16_up = 0 ;
 8000272:	4b12      	ldr	r3, [pc, #72]	; (80002bc <main+0x9c>)
 8000274:	2200      	movs	r2, #0
 8000276:	701a      	strb	r2, [r3, #0]
	//config_my_tim16 ( MY_G031_SYSCLOCK ) ;
	//start_my_tim16 ( (uint16_t) 1000 ) ;
	/* Loop forever */
	while ( 1 )
	{
		rx_byte_my_uart1 ( &rx_byte_uart1 ) ;
 8000278:	4b0f      	ldr	r3, [pc, #60]	; (80002b8 <main+0x98>)
 800027a:	0018      	movs	r0, r3
 800027c:	f000 f93a 	bl	80004f4 <rx_byte_my_uart1>
		if ( rx_byte_uart1 )
 8000280:	4b0d      	ldr	r3, [pc, #52]	; (80002b8 <main+0x98>)
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	2b00      	cmp	r3, #0
 8000286:	d0f7      	beq.n	8000278 <main+0x58>
		{
			if ( my_nmea_message ( &rx_byte_uart1 , nmea_message , &i_nmea ) == 2 )
 8000288:	4a0d      	ldr	r2, [pc, #52]	; (80002c0 <main+0xa0>)
 800028a:	490e      	ldr	r1, [pc, #56]	; (80002c4 <main+0xa4>)
 800028c:	4b0a      	ldr	r3, [pc, #40]	; (80002b8 <main+0x98>)
 800028e:	0018      	movs	r0, r3
 8000290:	f000 f855 	bl	800033e <my_nmea_message>
 8000294:	0003      	movs	r3, r0
 8000296:	2b02      	cmp	r3, #2
 8000298:	d103      	bne.n	80002a2 <main+0x82>
			{
				tx_byte_my_uart2 ( &rx_byte_uart1 ) ;
 800029a:	4b07      	ldr	r3, [pc, #28]	; (80002b8 <main+0x98>)
 800029c:	0018      	movs	r0, r3
 800029e:	f000 f93d 	bl	800051c <tx_byte_my_uart2>
			}
			//tx_byte_my_uart2 ( &rx_byte_uart1 ) ;
			rx_byte_uart1 = 0x00 ;
 80002a2:	4b05      	ldr	r3, [pc, #20]	; (80002b8 <main+0x98>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	701a      	strb	r2, [r3, #0]
		rx_byte_my_uart1 ( &rx_byte_uart1 ) ;
 80002a8:	e7e6      	b.n	8000278 <main+0x58>
 80002aa:	46c0      	nop			; (mov r8, r8)
 80002ac:	00f42400 	.word	0x00f42400
 80002b0:	40004400 	.word	0x40004400
 80002b4:	40013800 	.word	0x40013800
 80002b8:	2000001d 	.word	0x2000001d
 80002bc:	2000001c 	.word	0x2000001c
 80002c0:	2000011a 	.word	0x2000011a
 80002c4:	20000020 	.word	0x20000020

080002c8 <TIM16_IRQHandler>:
		*/
	}
}

void TIM16_IRQHandler ( void )
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0
	my_tim16_up = 1 ;
 80002cc:	4b05      	ldr	r3, [pc, #20]	; (80002e4 <TIM16_IRQHandler+0x1c>)
 80002ce:	2201      	movs	r2, #1
 80002d0:	701a      	strb	r2, [r3, #0]
	TIM16->SR &= ~TIM_SR_UIF ;		//Clean UIF Flag
 80002d2:	4b05      	ldr	r3, [pc, #20]	; (80002e8 <TIM16_IRQHandler+0x20>)
 80002d4:	691a      	ldr	r2, [r3, #16]
 80002d6:	4b04      	ldr	r3, [pc, #16]	; (80002e8 <TIM16_IRQHandler+0x20>)
 80002d8:	2101      	movs	r1, #1
 80002da:	438a      	bics	r2, r1
 80002dc:	611a      	str	r2, [r3, #16]
}
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	2000001c 	.word	0x2000001c
 80002e8:	40014400 	.word	0x40014400

080002ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002ec:	480d      	ldr	r0, [pc, #52]	; (8000324 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002ee:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002f0:	e000      	b.n	80002f4 <Reset_Handler+0x8>
 80002f2:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002f4:	480c      	ldr	r0, [pc, #48]	; (8000328 <LoopForever+0x6>)
  ldr r1, =_edata
 80002f6:	490d      	ldr	r1, [pc, #52]	; (800032c <LoopForever+0xa>)
  ldr r2, =_sidata
 80002f8:	4a0d      	ldr	r2, [pc, #52]	; (8000330 <LoopForever+0xe>)
  movs r3, #0
 80002fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002fc:	e002      	b.n	8000304 <LoopCopyDataInit>

080002fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000300:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000302:	3304      	adds	r3, #4

08000304 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000304:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000306:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000308:	d3f9      	bcc.n	80002fe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800030a:	4a0a      	ldr	r2, [pc, #40]	; (8000334 <LoopForever+0x12>)
  ldr r4, =_ebss
 800030c:	4c0a      	ldr	r4, [pc, #40]	; (8000338 <LoopForever+0x16>)
  movs r3, #0
 800030e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000310:	e001      	b.n	8000316 <LoopFillZerobss>

08000312 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000312:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000314:	3204      	adds	r2, #4

08000316 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000316:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000318:	d3fb      	bcc.n	8000312 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800031a:	f000 f97b 	bl	8000614 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800031e:	f7ff ff7f 	bl	8000220 <main>

08000322 <LoopForever>:

LoopForever:
  b LoopForever
 8000322:	e7fe      	b.n	8000322 <LoopForever>
  ldr   r0, =_estack
 8000324:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000328:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800032c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000330:	0800067c 	.word	0x0800067c
  ldr r2, =_sbss
 8000334:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000338:	2000011c 	.word	0x2000011c

0800033c <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800033c:	e7fe      	b.n	800033c <ADC_COMP_IRQHandler>

0800033e <my_nmea_message>:
    return 0;
}
*/

int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 800033e:	b580      	push	{r7, lr}
 8000340:	b084      	sub	sp, #16
 8000342:	af00      	add	r7, sp, #0
 8000344:	60f8      	str	r0, [r7, #12]
 8000346:	60b9      	str	r1, [r7, #8]
 8000348:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 800034a:	68fb      	ldr	r3, [r7, #12]
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	2b24      	cmp	r3, #36	; 0x24
 8000350:	d117      	bne.n	8000382 <my_nmea_message+0x44>
    {
        *i = 0 ;
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	2200      	movs	r2, #0
 8000356:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	1c5a      	adds	r2, r3, #1
 800035e:	b2d1      	uxtb	r1, r2
 8000360:	687a      	ldr	r2, [r7, #4]
 8000362:	7011      	strb	r1, [r2, #0]
 8000364:	001a      	movs	r2, r3
 8000366:	68bb      	ldr	r3, [r7, #8]
 8000368:	189b      	adds	r3, r3, r2
 800036a:	68fa      	ldr	r2, [r7, #12]
 800036c:	7812      	ldrb	r2, [r2, #0]
 800036e:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	781b      	ldrb	r3, [r3, #0]
 8000374:	001a      	movs	r2, r3
 8000376:	68bb      	ldr	r3, [r7, #8]
 8000378:	189b      	adds	r3, r3, r2
 800037a:	2200      	movs	r2, #0
 800037c:	701a      	strb	r2, [r3, #0]
        return 0 ;
 800037e:	2300      	movs	r3, #0
 8000380:	e045      	b.n	800040e <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 8000382:	68fb      	ldr	r3, [r7, #12]
 8000384:	781b      	ldrb	r3, [r3, #0]
 8000386:	2b1f      	cmp	r3, #31
 8000388:	d907      	bls.n	800039a <my_nmea_message+0x5c>
 800038a:	68fb      	ldr	r3, [r7, #12]
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	2b7e      	cmp	r3, #126	; 0x7e
 8000390:	d803      	bhi.n	800039a <my_nmea_message+0x5c>
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	2b00      	cmp	r3, #0
 8000398:	d103      	bne.n	80003a2 <my_nmea_message+0x64>
 800039a:	68fb      	ldr	r3, [r7, #12]
 800039c:	781b      	ldrb	r3, [r3, #0]
 800039e:	2b0d      	cmp	r3, #13
 80003a0:	d114      	bne.n	80003cc <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	781b      	ldrb	r3, [r3, #0]
 80003a6:	1c5a      	adds	r2, r3, #1
 80003a8:	b2d1      	uxtb	r1, r2
 80003aa:	687a      	ldr	r2, [r7, #4]
 80003ac:	7011      	strb	r1, [r2, #0]
 80003ae:	001a      	movs	r2, r3
 80003b0:	68bb      	ldr	r3, [r7, #8]
 80003b2:	189b      	adds	r3, r3, r2
 80003b4:	68fa      	ldr	r2, [r7, #12]
 80003b6:	7812      	ldrb	r2, [r2, #0]
 80003b8:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	001a      	movs	r2, r3
 80003c0:	68bb      	ldr	r3, [r7, #8]
 80003c2:	189b      	adds	r3, r3, r2
 80003c4:	2200      	movs	r2, #0
 80003c6:	701a      	strb	r2, [r3, #0]
        return 1 ;
 80003c8:	2301      	movs	r3, #1
 80003ca:	e020      	b.n	800040e <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	2b0a      	cmp	r3, #10
 80003d2:	d11a      	bne.n	800040a <my_nmea_message+0xcc>
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	2b01      	cmp	r3, #1
 80003da:	d916      	bls.n	800040a <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	781b      	ldrb	r3, [r3, #0]
 80003e0:	3b01      	subs	r3, #1
 80003e2:	b2da      	uxtb	r2, r3
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	701a      	strb	r2, [r3, #0]
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	781b      	ldrb	r3, [r3, #0]
 80003ec:	001a      	movs	r2, r3
 80003ee:	68bb      	ldr	r3, [r7, #8]
 80003f0:	189b      	adds	r3, r3, r2
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	2b0d      	cmp	r3, #13
 80003f6:	d108      	bne.n	800040a <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	001a      	movs	r2, r3
 80003fe:	68bb      	ldr	r3, [r7, #8]
 8000400:	189b      	adds	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	701a      	strb	r2, [r3, #0]
            return 2 ;
 8000406:	2302      	movs	r3, #2
 8000408:	e001      	b.n	800040e <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 800040a:	2301      	movs	r3, #1
 800040c:	425b      	negs	r3, r3
}
 800040e:	0018      	movs	r0, r3
 8000410:	46bd      	mov	sp, r7
 8000412:	b004      	add	sp, #16
 8000414:	bd80      	pop	{r7, pc}
	...

08000418 <my_uart1_init>:
 */

#include "my_uart.h"

void my_uart1_init ( void )
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
	RCC->IOPENR 	|= RCC_IOPENR_GPIOBEN ;		// Activate clock in GPIOB
 800041c:	4b11      	ldr	r3, [pc, #68]	; (8000464 <my_uart1_init+0x4c>)
 800041e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000420:	4b10      	ldr	r3, [pc, #64]	; (8000464 <my_uart1_init+0x4c>)
 8000422:	2102      	movs	r1, #2
 8000424:	430a      	orrs	r2, r1
 8000426:	635a      	str	r2, [r3, #52]	; 0x34
	GPIOB->MODER 	&= ~GPIO_MODER_MODE6_0 ; 	// Set Alternate Function (AF) for USART1_TX
 8000428:	4b0f      	ldr	r3, [pc, #60]	; (8000468 <my_uart1_init+0x50>)
 800042a:	681a      	ldr	r2, [r3, #0]
 800042c:	4b0e      	ldr	r3, [pc, #56]	; (8000468 <my_uart1_init+0x50>)
 800042e:	490f      	ldr	r1, [pc, #60]	; (800046c <my_uart1_init+0x54>)
 8000430:	400a      	ands	r2, r1
 8000432:	601a      	str	r2, [r3, #0]
	GPIOB->MODER 	&= ~GPIO_MODER_MODE7_0 ; 	// Set Alternate Function (AF) for USART1_RX
 8000434:	4b0c      	ldr	r3, [pc, #48]	; (8000468 <my_uart1_init+0x50>)
 8000436:	681a      	ldr	r2, [r3, #0]
 8000438:	4b0b      	ldr	r3, [pc, #44]	; (8000468 <my_uart1_init+0x50>)
 800043a:	490d      	ldr	r1, [pc, #52]	; (8000470 <my_uart1_init+0x58>)
 800043c:	400a      	ands	r2, r1
 800043e:	601a      	str	r2, [r3, #0]
	//GPIOB->OTYPER	|= GPIO_OTYPER_OT7 ; 		// Choose Open_drain for RX to avoid P-MOS transistors problems and assuming push-pull expected on device
	GPIOB->PUPDR	|= GPIO_PUPDR_PUPD6_0 ;		// Tx Pull-up
 8000440:	4b09      	ldr	r3, [pc, #36]	; (8000468 <my_uart1_init+0x50>)
 8000442:	68da      	ldr	r2, [r3, #12]
 8000444:	4b08      	ldr	r3, [pc, #32]	; (8000468 <my_uart1_init+0x50>)
 8000446:	2180      	movs	r1, #128	; 0x80
 8000448:	0149      	lsls	r1, r1, #5
 800044a:	430a      	orrs	r2, r1
 800044c:	60da      	str	r2, [r3, #12]
	GPIOB->PUPDR	|= GPIO_PUPDR_PUPD7_0 ;		// Rx Pull-up
 800044e:	4b06      	ldr	r3, [pc, #24]	; (8000468 <my_uart1_init+0x50>)
 8000450:	68da      	ldr	r2, [r3, #12]
 8000452:	4b05      	ldr	r3, [pc, #20]	; (8000468 <my_uart1_init+0x50>)
 8000454:	2180      	movs	r1, #128	; 0x80
 8000456:	01c9      	lsls	r1, r1, #7
 8000458:	430a      	orrs	r2, r1
 800045a:	60da      	str	r2, [r3, #12]
}
 800045c:	46c0      	nop			; (mov r8, r8)
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	40021000 	.word	0x40021000
 8000468:	50000400 	.word	0x50000400
 800046c:	ffffefff 	.word	0xffffefff
 8000470:	ffffbfff 	.word	0xffffbfff

08000474 <my_uart2_init>:
	GPIOA->OTYPER	|= GPIO_OTYPER_OT10 ; 		// Choose Open_drain for RX to avoid P-MOS transistors problems and assuming push-pull expected on device
	//GPIOA->PUPDR	|= GPIO_PUPDR_PUPD10_1 ;	// Rx Pull-up
}
*/
void my_uart2_init ( void )
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
	RCC->IOPENR 	|= RCC_IOPENR_GPIOAEN ;		// Activate clock in GPIOA
 8000478:	4b1d      	ldr	r3, [pc, #116]	; (80004f0 <my_uart2_init+0x7c>)
 800047a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800047c:	4b1c      	ldr	r3, [pc, #112]	; (80004f0 <my_uart2_init+0x7c>)
 800047e:	2101      	movs	r1, #1
 8000480:	430a      	orrs	r2, r1
 8000482:	635a      	str	r2, [r3, #52]	; 0x34
	GPIOA->MODER 	&= ~GPIO_MODER_MODE2_0 ; 	// Set Alternate Function (AF) for USART2_TX
 8000484:	23a0      	movs	r3, #160	; 0xa0
 8000486:	05db      	lsls	r3, r3, #23
 8000488:	681a      	ldr	r2, [r3, #0]
 800048a:	23a0      	movs	r3, #160	; 0xa0
 800048c:	05db      	lsls	r3, r3, #23
 800048e:	2110      	movs	r1, #16
 8000490:	438a      	bics	r2, r1
 8000492:	601a      	str	r2, [r3, #0]
	GPIOA->MODER 	&= ~GPIO_MODER_MODE3_0 ; 	// Set Alternate Function (AF) for USART2_RX
 8000494:	23a0      	movs	r3, #160	; 0xa0
 8000496:	05db      	lsls	r3, r3, #23
 8000498:	681a      	ldr	r2, [r3, #0]
 800049a:	23a0      	movs	r3, #160	; 0xa0
 800049c:	05db      	lsls	r3, r3, #23
 800049e:	2140      	movs	r1, #64	; 0x40
 80004a0:	438a      	bics	r2, r1
 80004a2:	601a      	str	r2, [r3, #0]
	GPIOA->AFR[0]	|= GPIO_AFRL_AFSEL2_0 ;  	// ALERT! AFRL is AFR[0]. Choose AF1
 80004a4:	23a0      	movs	r3, #160	; 0xa0
 80004a6:	05db      	lsls	r3, r3, #23
 80004a8:	6a1a      	ldr	r2, [r3, #32]
 80004aa:	23a0      	movs	r3, #160	; 0xa0
 80004ac:	05db      	lsls	r3, r3, #23
 80004ae:	2180      	movs	r1, #128	; 0x80
 80004b0:	0049      	lsls	r1, r1, #1
 80004b2:	430a      	orrs	r2, r1
 80004b4:	621a      	str	r2, [r3, #32]
	GPIOA->AFR[0]	|= GPIO_AFRL_AFSEL3_0 ;  	// ALERT! AFRL is AFR[0]. Choose AF1
 80004b6:	23a0      	movs	r3, #160	; 0xa0
 80004b8:	05db      	lsls	r3, r3, #23
 80004ba:	6a1a      	ldr	r2, [r3, #32]
 80004bc:	23a0      	movs	r3, #160	; 0xa0
 80004be:	05db      	lsls	r3, r3, #23
 80004c0:	2180      	movs	r1, #128	; 0x80
 80004c2:	0149      	lsls	r1, r1, #5
 80004c4:	430a      	orrs	r2, r1
 80004c6:	621a      	str	r2, [r3, #32]
	//GPIOA->OTYPER	|= GPIO_OTYPER_OT3 ; 		// Choose Open_drain for RX to avoid P-MOS transistors problems and assuming push-pull expected on device
	GPIOA->PUPDR	|= GPIO_PUPDR_PUPD2_0 ;		// Tx Pull-up
 80004c8:	23a0      	movs	r3, #160	; 0xa0
 80004ca:	05db      	lsls	r3, r3, #23
 80004cc:	68da      	ldr	r2, [r3, #12]
 80004ce:	23a0      	movs	r3, #160	; 0xa0
 80004d0:	05db      	lsls	r3, r3, #23
 80004d2:	2110      	movs	r1, #16
 80004d4:	430a      	orrs	r2, r1
 80004d6:	60da      	str	r2, [r3, #12]
	GPIOA->PUPDR	|= GPIO_PUPDR_PUPD3_0 ;		// Rx Pull-up
 80004d8:	23a0      	movs	r3, #160	; 0xa0
 80004da:	05db      	lsls	r3, r3, #23
 80004dc:	68da      	ldr	r2, [r3, #12]
 80004de:	23a0      	movs	r3, #160	; 0xa0
 80004e0:	05db      	lsls	r3, r3, #23
 80004e2:	2140      	movs	r1, #64	; 0x40
 80004e4:	430a      	orrs	r2, r1
 80004e6:	60da      	str	r2, [r3, #12]
}
 80004e8:	46c0      	nop			; (mov r8, r8)
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	46c0      	nop			; (mov r8, r8)
 80004f0:	40021000 	.word	0x40021000

080004f4 <rx_byte_my_uart1>:

void rx_byte_my_uart1 ( uint8_t* rx_byte )
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	if ( USART1->ISR & USART_ISR_RXNE_RXFNE )
 80004fc:	4b06      	ldr	r3, [pc, #24]	; (8000518 <rx_byte_my_uart1+0x24>)
 80004fe:	69db      	ldr	r3, [r3, #28]
 8000500:	2220      	movs	r2, #32
 8000502:	4013      	ands	r3, r2
 8000504:	d004      	beq.n	8000510 <rx_byte_my_uart1+0x1c>
	{
		*rx_byte = USART1->RDR ;
 8000506:	4b04      	ldr	r3, [pc, #16]	; (8000518 <rx_byte_my_uart1+0x24>)
 8000508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800050a:	b2da      	uxtb	r2, r3
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	701a      	strb	r2, [r3, #0]
	}
	/*else
	{
		__NOP() ;
	}*/
}
 8000510:	46c0      	nop			; (mov r8, r8)
 8000512:	46bd      	mov	sp, r7
 8000514:	b002      	add	sp, #8
 8000516:	bd80      	pop	{r7, pc}
 8000518:	40013800 	.word	0x40013800

0800051c <tx_byte_my_uart2>:
		USART1->TDR = *tx_byte ;
	}
}

void tx_byte_my_uart2 ( uint8_t* tx_byte )
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
	if ( USART2->ISR & USART_ISR_TXE_TXFNF )
 8000524:	4b06      	ldr	r3, [pc, #24]	; (8000540 <tx_byte_my_uart2+0x24>)
 8000526:	69db      	ldr	r3, [r3, #28]
 8000528:	2280      	movs	r2, #128	; 0x80
 800052a:	4013      	ands	r3, r2
 800052c:	d003      	beq.n	8000536 <tx_byte_my_uart2+0x1a>
	{
		USART2->TDR = *tx_byte ;
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	781a      	ldrb	r2, [r3, #0]
 8000532:	4b03      	ldr	r3, [pc, #12]	; (8000540 <tx_byte_my_uart2+0x24>)
 8000534:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
 8000536:	46c0      	nop			; (mov r8, r8)
 8000538:	46bd      	mov	sp, r7
 800053a:	b002      	add	sp, #8
 800053c:	bd80      	pop	{r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	40004400 	.word	0x40004400

08000544 <my_uart1_on>:

void my_uart1_on ( uint32_t my_sysclock , uint32_t baudrate )
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	6039      	str	r1, [r7, #0]
	RCC->IOPENR 	|= RCC_IOPENR_GPIOBEN ;		// Activate clock in GPIOB
 800054e:	4b15      	ldr	r3, [pc, #84]	; (80005a4 <my_uart1_on+0x60>)
 8000550:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000552:	4b14      	ldr	r3, [pc, #80]	; (80005a4 <my_uart1_on+0x60>)
 8000554:	2102      	movs	r1, #2
 8000556:	430a      	orrs	r2, r1
 8000558:	635a      	str	r2, [r3, #52]	; 0x34
	RCC->APBENR2	|= RCC_APBENR2_USART1EN ;
 800055a:	4b12      	ldr	r3, [pc, #72]	; (80005a4 <my_uart1_on+0x60>)
 800055c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800055e:	4b11      	ldr	r3, [pc, #68]	; (80005a4 <my_uart1_on+0x60>)
 8000560:	2180      	movs	r1, #128	; 0x80
 8000562:	01c9      	lsls	r1, r1, #7
 8000564:	430a      	orrs	r2, r1
 8000566:	641a      	str	r2, [r3, #64]	; 0x40
	USART1->BRR 	=  (uint16_t) ( my_sysclock / baudrate ) ;			// Activate clock for UART
 8000568:	6839      	ldr	r1, [r7, #0]
 800056a:	6878      	ldr	r0, [r7, #4]
 800056c:	f7ff fdcc 	bl	8000108 <__udivsi3>
 8000570:	0003      	movs	r3, r0
 8000572:	b29a      	uxth	r2, r3
 8000574:	4b0c      	ldr	r3, [pc, #48]	; (80005a8 <my_uart1_on+0x64>)
 8000576:	60da      	str	r2, [r3, #12]
	USART1->CR1 	|=  USART_CR1_UE ;
 8000578:	4b0b      	ldr	r3, [pc, #44]	; (80005a8 <my_uart1_on+0x64>)
 800057a:	681a      	ldr	r2, [r3, #0]
 800057c:	4b0a      	ldr	r3, [pc, #40]	; (80005a8 <my_uart1_on+0x64>)
 800057e:	2101      	movs	r1, #1
 8000580:	430a      	orrs	r2, r1
 8000582:	601a      	str	r2, [r3, #0]
	USART1->CR1 	|=  USART_CR1_TE ;
 8000584:	4b08      	ldr	r3, [pc, #32]	; (80005a8 <my_uart1_on+0x64>)
 8000586:	681a      	ldr	r2, [r3, #0]
 8000588:	4b07      	ldr	r3, [pc, #28]	; (80005a8 <my_uart1_on+0x64>)
 800058a:	2108      	movs	r1, #8
 800058c:	430a      	orrs	r2, r1
 800058e:	601a      	str	r2, [r3, #0]
	USART1->CR1 	|=  USART_CR1_RE ;
 8000590:	4b05      	ldr	r3, [pc, #20]	; (80005a8 <my_uart1_on+0x64>)
 8000592:	681a      	ldr	r2, [r3, #0]
 8000594:	4b04      	ldr	r3, [pc, #16]	; (80005a8 <my_uart1_on+0x64>)
 8000596:	2104      	movs	r1, #4
 8000598:	430a      	orrs	r2, r1
 800059a:	601a      	str	r2, [r3, #0]
}
 800059c:	46c0      	nop			; (mov r8, r8)
 800059e:	46bd      	mov	sp, r7
 80005a0:	b002      	add	sp, #8
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	40021000 	.word	0x40021000
 80005a8:	40013800 	.word	0x40013800

080005ac <my_uart2_on>:
	USART1->CR1 	|=  USART_CR1_TE ;
	USART1->CR1 	|=  USART_CR1_RE ;
}
*/
void my_uart2_on ( uint32_t my_sysclock , uint32_t baudrate )
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
	RCC->IOPENR 	|= RCC_IOPENR_GPIOAEN ;		// Activate clock in GPIOA
 80005b6:	4b15      	ldr	r3, [pc, #84]	; (800060c <my_uart2_on+0x60>)
 80005b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005ba:	4b14      	ldr	r3, [pc, #80]	; (800060c <my_uart2_on+0x60>)
 80005bc:	2101      	movs	r1, #1
 80005be:	430a      	orrs	r2, r1
 80005c0:	635a      	str	r2, [r3, #52]	; 0x34
	RCC->APBENR1	|= RCC_APBENR1_USART2EN ;
 80005c2:	4b12      	ldr	r3, [pc, #72]	; (800060c <my_uart2_on+0x60>)
 80005c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80005c6:	4b11      	ldr	r3, [pc, #68]	; (800060c <my_uart2_on+0x60>)
 80005c8:	2180      	movs	r1, #128	; 0x80
 80005ca:	0289      	lsls	r1, r1, #10
 80005cc:	430a      	orrs	r2, r1
 80005ce:	63da      	str	r2, [r3, #60]	; 0x3c
	USART2->BRR 	= (uint16_t) ( my_sysclock / baudrate ) ;			// Activate clock for UART
 80005d0:	6839      	ldr	r1, [r7, #0]
 80005d2:	6878      	ldr	r0, [r7, #4]
 80005d4:	f7ff fd98 	bl	8000108 <__udivsi3>
 80005d8:	0003      	movs	r3, r0
 80005da:	b29a      	uxth	r2, r3
 80005dc:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <my_uart2_on+0x64>)
 80005de:	60da      	str	r2, [r3, #12]
	USART2->CR1 	|=  USART_CR1_UE ;
 80005e0:	4b0b      	ldr	r3, [pc, #44]	; (8000610 <my_uart2_on+0x64>)
 80005e2:	681a      	ldr	r2, [r3, #0]
 80005e4:	4b0a      	ldr	r3, [pc, #40]	; (8000610 <my_uart2_on+0x64>)
 80005e6:	2101      	movs	r1, #1
 80005e8:	430a      	orrs	r2, r1
 80005ea:	601a      	str	r2, [r3, #0]
	USART2->CR1 	|=  USART_CR1_TE ;
 80005ec:	4b08      	ldr	r3, [pc, #32]	; (8000610 <my_uart2_on+0x64>)
 80005ee:	681a      	ldr	r2, [r3, #0]
 80005f0:	4b07      	ldr	r3, [pc, #28]	; (8000610 <my_uart2_on+0x64>)
 80005f2:	2108      	movs	r1, #8
 80005f4:	430a      	orrs	r2, r1
 80005f6:	601a      	str	r2, [r3, #0]
	USART2->CR1 	|=  USART_CR1_RE ;
 80005f8:	4b05      	ldr	r3, [pc, #20]	; (8000610 <my_uart2_on+0x64>)
 80005fa:	681a      	ldr	r2, [r3, #0]
 80005fc:	4b04      	ldr	r3, [pc, #16]	; (8000610 <my_uart2_on+0x64>)
 80005fe:	2104      	movs	r1, #4
 8000600:	430a      	orrs	r2, r1
 8000602:	601a      	str	r2, [r3, #0]
}
 8000604:	46c0      	nop			; (mov r8, r8)
 8000606:	46bd      	mov	sp, r7
 8000608:	b002      	add	sp, #8
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40021000 	.word	0x40021000
 8000610:	40004400 	.word	0x40004400

08000614 <__libc_init_array>:
 8000614:	b570      	push	{r4, r5, r6, lr}
 8000616:	2600      	movs	r6, #0
 8000618:	4c0c      	ldr	r4, [pc, #48]	; (800064c <__libc_init_array+0x38>)
 800061a:	4d0d      	ldr	r5, [pc, #52]	; (8000650 <__libc_init_array+0x3c>)
 800061c:	1b64      	subs	r4, r4, r5
 800061e:	10a4      	asrs	r4, r4, #2
 8000620:	42a6      	cmp	r6, r4
 8000622:	d109      	bne.n	8000638 <__libc_init_array+0x24>
 8000624:	2600      	movs	r6, #0
 8000626:	f000 f819 	bl	800065c <_init>
 800062a:	4c0a      	ldr	r4, [pc, #40]	; (8000654 <__libc_init_array+0x40>)
 800062c:	4d0a      	ldr	r5, [pc, #40]	; (8000658 <__libc_init_array+0x44>)
 800062e:	1b64      	subs	r4, r4, r5
 8000630:	10a4      	asrs	r4, r4, #2
 8000632:	42a6      	cmp	r6, r4
 8000634:	d105      	bne.n	8000642 <__libc_init_array+0x2e>
 8000636:	bd70      	pop	{r4, r5, r6, pc}
 8000638:	00b3      	lsls	r3, r6, #2
 800063a:	58eb      	ldr	r3, [r5, r3]
 800063c:	4798      	blx	r3
 800063e:	3601      	adds	r6, #1
 8000640:	e7ee      	b.n	8000620 <__libc_init_array+0xc>
 8000642:	00b3      	lsls	r3, r6, #2
 8000644:	58eb      	ldr	r3, [r5, r3]
 8000646:	4798      	blx	r3
 8000648:	3601      	adds	r6, #1
 800064a:	e7f2      	b.n	8000632 <__libc_init_array+0x1e>
 800064c:	08000674 	.word	0x08000674
 8000650:	08000674 	.word	0x08000674
 8000654:	08000678 	.word	0x08000678
 8000658:	08000674 	.word	0x08000674

0800065c <_init>:
 800065c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800065e:	46c0      	nop			; (mov r8, r8)
 8000660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000662:	bc08      	pop	{r3}
 8000664:	469e      	mov	lr, r3
 8000666:	4770      	bx	lr

08000668 <_fini>:
 8000668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800066e:	bc08      	pop	{r3}
 8000670:	469e      	mov	lr, r3
 8000672:	4770      	bx	lr
