INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbrause/Lab6_Report/Lab6_Report.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbrause/Lab6_Report/Lab6_Report.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbrause/Lab6_Report/Lab6_Report.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
