<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1276" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1276{left:601px;bottom:68px;letter-spacing:0.11px;}
#t2_1276{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1276{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1276{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1276{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1276{left:359px;bottom:950px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1276{left:69px;bottom:861px;letter-spacing:0.13px;}
#t8_1276{left:69px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t9_1276{left:69px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#ta_1276{left:69px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_1276{left:69px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_1276{left:69px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_1276{left:69px;bottom:753px;letter-spacing:-0.19px;word-spacing:-0.36px;}
#te_1276{left:69px;bottom:729px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tf_1276{left:793px;bottom:727px;}
#tg_1276{left:807px;bottom:729px;letter-spacing:-0.09px;word-spacing:-0.73px;}
#th_1276{left:69px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_1276{left:69px;bottom:695px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_1276{left:69px;bottom:678px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_1276{left:69px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_1276{left:69px;bottom:627px;}
#tm_1276{left:95px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#tn_1276{left:95px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#to_1276{left:95px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_1276{left:69px;bottom:571px;}
#tq_1276{left:95px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.86px;}
#tr_1276{left:717px;bottom:573px;}
#ts_1276{left:730px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tt_1276{left:95px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#tu_1276{left:95px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tv_1276{left:95px;bottom:516px;}
#tw_1276{left:121px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_1276{left:121px;bottom:499px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#ty_1276{left:95px;bottom:475px;}
#tz_1276{left:121px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_1276{left:121px;bottom:458px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_1276{left:95px;bottom:434px;}
#t12_1276{left:121px;bottom:434px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t13_1276{left:121px;bottom:417px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_1276{left:69px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t15_1276{left:69px;bottom:376px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t16_1276{left:416px;bottom:382px;}
#t17_1276{left:431px;bottom:376px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_1276{left:69px;bottom:359px;letter-spacing:-0.26px;word-spacing:-0.32px;}
#t19_1276{left:69px;bottom:334px;letter-spacing:-0.13px;word-spacing:-1.05px;}
#t1a_1276{left:375px;bottom:334px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#t1b_1276{left:707px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t1c_1276{left:69px;bottom:318px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t1d_1276{left:69px;bottom:301px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1e_1276{left:69px;bottom:284px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1f_1276{left:69px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_1276{left:69px;bottom:243px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1h_1276{left:69px;bottom:226px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1i_1276{left:69px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_1276{left:69px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1k_1276{left:69px;bottom:168px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1l_1276{left:69px;bottom:151px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1m_1276{left:69px;bottom:127px;letter-spacing:-0.16px;word-spacing:-0.69px;}
#t1n_1276{left:69px;bottom:110px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_1276{left:74px;bottom:1065px;letter-spacing:-0.15px;}
#t1p_1276{left:224px;bottom:1065px;letter-spacing:-0.12px;}
#t1q_1276{left:395px;bottom:1065px;letter-spacing:-0.07px;}
#t1r_1276{left:395px;bottom:1050px;letter-spacing:-0.18px;}
#t1s_1276{left:433px;bottom:1065px;letter-spacing:-0.11px;}
#t1t_1276{left:433px;bottom:1050px;letter-spacing:-0.18px;}
#t1u_1276{left:506px;bottom:1065px;letter-spacing:-0.15px;}
#t1v_1276{left:506px;bottom:1050px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1w_1276{left:578px;bottom:1065px;letter-spacing:-0.13px;}
#t1x_1276{left:74px;bottom:1027px;letter-spacing:-0.13px;}
#t1y_1276{left:224px;bottom:1027px;letter-spacing:-0.13px;}
#t1z_1276{left:395px;bottom:1027px;letter-spacing:-0.19px;}
#t20_1276{left:433px;bottom:1027px;letter-spacing:-0.1px;}
#t21_1276{left:506px;bottom:1027px;letter-spacing:-0.1px;}
#t22_1276{left:578px;bottom:1027px;letter-spacing:-0.12px;}
#t23_1276{left:578px;bottom:1010px;letter-spacing:-0.12px;}
#t24_1276{left:83px;bottom:929px;letter-spacing:-0.13px;}
#t25_1276{left:188px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t26_1276{left:362px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t27_1276{left:541px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t28_1276{left:725px;bottom:929px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t29_1276{left:93px;bottom:904px;letter-spacing:-0.19px;}
#t2a_1276{left:209px;bottom:904px;letter-spacing:-0.14px;}
#t2b_1276{left:382px;bottom:904px;letter-spacing:-0.11px;}
#t2c_1276{left:562px;bottom:904px;letter-spacing:-0.14px;}
#t2d_1276{left:746px;bottom:904px;letter-spacing:-0.16px;}

.s1_1276{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1276{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1276{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1276{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1276{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1276{font-size:18px;font-family:Symbol_5kh;color:#000;}
.s7_1276{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s8_1276{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s9_1276{font-size:14px;font-family:Verdana-Bold_5ka;color:#000;}
.sa_1276{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sb_1276{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1276" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_5ka;
	src: url("fonts/Verdana-Bold_5ka.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1276Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1276" style="-webkit-user-select: none;"><object width="935" height="1210" data="1276/1276.svg" type="image/svg+xml" id="pdf1276" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1276" class="t s1_1276">RDPMC—Read Performance-Monitoring Counters </span>
<span id="t2_1276" class="t s2_1276">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1276" class="t s1_1276">4-542 </span><span id="t4_1276" class="t s1_1276">Vol. 2B </span>
<span id="t5_1276" class="t s3_1276">RDPMC—Read Performance-Monitoring Counters </span>
<span id="t6_1276" class="t s4_1276">Instruction Operand Encoding </span>
<span id="t7_1276" class="t s4_1276">Description </span>
<span id="t8_1276" class="t s5_1276">Reads the contents of the performance monitoring counter (PMC) specified in ECX register into registers EDX:EAX. </span>
<span id="t9_1276" class="t s5_1276">(On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The EDX register </span>
<span id="ta_1276" class="t s5_1276">is loaded with the high-order 32 bits of the PMC and the EAX register is loaded with the low-order 32 bits. (On </span>
<span id="tb_1276" class="t s5_1276">processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.) If </span>
<span id="tc_1276" class="t s5_1276">fewer than 64 bits are implemented in the PMC being read, unimplemented bits returned to EDX:EAX will have </span>
<span id="td_1276" class="t s5_1276">value zero. </span>
<span id="te_1276" class="t s5_1276">The width of PMCs on processors supporting architectural performance monitoring (CPUID.0AH:EAX[7:0] </span><span id="tf_1276" class="t s6_1276">≠ </span><span id="tg_1276" class="t s5_1276">0) are </span>
<span id="th_1276" class="t s5_1276">reported by CPUID.0AH:EAX[23:16]. On processors that do not support architectural performance monitoring </span>
<span id="ti_1276" class="t s5_1276">(CPUID.0AH:EAX[7:0]=0), the width of general-purpose performance PMCs is 40 bits, while the widths of special- </span>
<span id="tj_1276" class="t s5_1276">purpose PMCs are implementation specific. </span>
<span id="tk_1276" class="t s5_1276">Use of ECX to specify a PMC depends on whether the processor supports architectural performance monitoring: </span>
<span id="tl_1276" class="t s7_1276">• </span><span id="tm_1276" class="t s5_1276">If the processor does not support architectural performance monitoring (CPUID.0AH:EAX[7:0]=0), ECX[30:0] </span>
<span id="tn_1276" class="t s5_1276">specifies the index of the PMC to be read. Setting ECX[31] selects “fast” read mode if supported. In this mode, </span>
<span id="to_1276" class="t s5_1276">RDPMC returns bits 31:0 of the PMC in EAX while clearing EDX to zero. </span>
<span id="tp_1276" class="t s7_1276">• </span><span id="tq_1276" class="t s5_1276">If the processor does support architectural performance monitoring (CPUID.0AH:EAX[7:0] </span><span id="tr_1276" class="t s6_1276">≠ </span><span id="ts_1276" class="t s5_1276">0), ECX[31:16] </span>
<span id="tt_1276" class="t s5_1276">specifies type of PMC while ECX[15:0] specifies the index of the PMC to be read within that type. The following </span>
<span id="tu_1276" class="t s5_1276">PMC types are currently defined: </span>
<span id="tv_1276" class="t s5_1276">— </span><span id="tw_1276" class="t s5_1276">General-purpose counters use type 0. The index x (to read IA32_PMCx) must be less than the value </span>
<span id="tx_1276" class="t s5_1276">enumerated by CPUID.0AH.EAX[15:8] (thus ECX[15:8] must be zero). </span>
<span id="ty_1276" class="t s5_1276">— </span><span id="tz_1276" class="t s5_1276">Fixed-function counters use type 4000H. The index x (to read IA32_FIXED_CTRx) can be used if either </span>
<span id="t10_1276" class="t s5_1276">CPUID.0AH.EDX[4:0] &gt; x or CPUID.0AH.ECX[x] = 1 (thus ECX[15:5] must be 0). </span>
<span id="t11_1276" class="t s5_1276">— </span><span id="t12_1276" class="t s5_1276">Performance metrics use type 2000H. This type can be used only if IA32_PERF_CAPABILITIES.PERF_MET- </span>
<span id="t13_1276" class="t s5_1276">RICS_AVAILABLE[bit 15]=1. For this type, the index in ECX[15:0] is implementation specific. </span>
<span id="t14_1276" class="t s5_1276">Specifying an unsupported PMC encoding will cause a general protection exception #GP(0). For PMC details see </span>
<span id="t15_1276" class="t s5_1276">Chapter 20, “Performance Monitoring,” in the Intel </span>
<span id="t16_1276" class="t s8_1276">® </span>
<span id="t17_1276" class="t s5_1276">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t18_1276" class="t s5_1276">Volume 3B. </span>
<span id="t19_1276" class="t s5_1276">When in protected or virtual 8086 mode, the </span><span id="t1a_1276" class="t s9_1276">Performance-monitoring Counters Enabled </span><span id="t1b_1276" class="t s5_1276">(PCE) flag in register </span>
<span id="t1c_1276" class="t s5_1276">CR4 restricts the use of the RDPMC instruction. When the PCE flag is set, the RDPMC instruction can be executed at </span>
<span id="t1d_1276" class="t s5_1276">any privilege level; when the flag is clear, the instruction can only be executed at privilege level 0. (When in real- </span>
<span id="t1e_1276" class="t s5_1276">address mode, the RDPMC instruction is always enabled.) The PMCs can also be read with the RDMSR instruction, </span>
<span id="t1f_1276" class="t s5_1276">when executing at privilege level 0. </span>
<span id="t1g_1276" class="t s5_1276">The RDPMC instruction is not a serializing instruction; that is, it does not imply that all the events caused by the </span>
<span id="t1h_1276" class="t s5_1276">preceding instructions have been completed or that events caused by subsequent instructions have not begun. If </span>
<span id="t1i_1276" class="t s5_1276">an exact event count is desired, software must insert a serializing instruction (such as the CPUID instruction) </span>
<span id="t1j_1276" class="t s5_1276">before and/or after the RDPMC instruction. </span>
<span id="t1k_1276" class="t s5_1276">Performing back-to-back fast reads are not guaranteed to be monotonic. To guarantee monotonicity on back-to- </span>
<span id="t1l_1276" class="t s5_1276">back reads, a serializing instruction must be placed between the two RDPMC instructions. </span>
<span id="t1m_1276" class="t s5_1276">The RDPMC instruction can execute in 16-bit addressing mode or virtual-8086 mode; however, the full contents of </span>
<span id="t1n_1276" class="t s5_1276">the ECX register are used to select the PMC, and the event count is stored in the full EAX and EDX registers. The </span>
<span id="t1o_1276" class="t sa_1276">Opcode* </span><span id="t1p_1276" class="t sa_1276">Instruction </span><span id="t1q_1276" class="t sa_1276">Op/ </span>
<span id="t1r_1276" class="t sa_1276">En </span>
<span id="t1s_1276" class="t sa_1276">64-Bit </span>
<span id="t1t_1276" class="t sa_1276">Mode </span>
<span id="t1u_1276" class="t sa_1276">Compat/ </span>
<span id="t1v_1276" class="t sa_1276">Leg Mode </span>
<span id="t1w_1276" class="t sa_1276">Description </span>
<span id="t1x_1276" class="t sb_1276">0F 33 </span><span id="t1y_1276" class="t sb_1276">RDPMC </span><span id="t1z_1276" class="t sb_1276">ZO </span><span id="t20_1276" class="t sb_1276">Valid </span><span id="t21_1276" class="t sb_1276">Valid </span><span id="t22_1276" class="t sb_1276">Read performance-monitoring counter </span>
<span id="t23_1276" class="t sb_1276">specified by ECX into EDX:EAX. </span>
<span id="t24_1276" class="t sa_1276">Op/En </span><span id="t25_1276" class="t sa_1276">Operand 1 </span><span id="t26_1276" class="t sa_1276">Operand 2 </span><span id="t27_1276" class="t sa_1276">Operand 3 </span><span id="t28_1276" class="t sa_1276">Operand 4 </span>
<span id="t29_1276" class="t sb_1276">ZO </span><span id="t2a_1276" class="t sb_1276">N/A </span><span id="t2b_1276" class="t sb_1276">N/A </span><span id="t2c_1276" class="t sb_1276">N/A </span><span id="t2d_1276" class="t sb_1276">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
