0.6
2019.1
May 24 2019
15:06:07
D:/Verliog/RV32I/RV32I.sim/sim_1/synth/func/xsim/top_tb_func_synth.v,1666707809,verilog,,D:/Verliog/RV32I/RV32I.srcs/sources_1/new/instr_memory.v,,Top;glbl,,,,,,,,
D:/Verliog/RV32I/RV32I.srcs/sim_1/new/top_tb.v,1662036235,verilog,,,,top_tb,,,,,,,,
D:/Verliog/RV32I/RV32I.srcs/sources_1/new/instr_memory.v,1661428887,verilog,,D:/Verliog/RV32I/RV32I.srcs/sim_1/new/top_tb.v,,instr_memory,,,,,,,,
