/*
 * Copyright (c) 2024 EPAM Systems
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_RZG3_DMA_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_RZG3_DMA_H_

#define DMA_MEM_2_MEM			0
#define DMA_RS_GTM_OSTM0TINT		1
#define DMA_RS_GTM_OSTM1TINT		2
#define DMA_RS_GTM_OSTM2TINT		3
#define DMA_RS_GTM_OSTM3TINT		4
#define DMA_RS_GTM_OSTM4TINT		5
#define DMA_RS_GTM_OSTM5TINT		6
#define DMA_RS_GTM_OSTM6TINT		7
#define DMA_RS_GTM_OSTM7TINT		8
#define DMA_RS_MTU3_TGIA0		9
#define DMA_RS_MTU3_TGIB0		10
#define DMA_RS_MTU3_TGIC0		11
#define DMA_RS_MTU3_TGID0		12
#define DMA_RS_MTU3_TGIA1		13
#define DMA_RS_MTU3_TGIB1		14
#define DMA_RS_MTU3_TGIA2		15
#define DMA_RS_MTU3_TGIB2		16
#define DMA_RS_MTU3_TGIA3		17
#define DMA_RS_MTU3_TGIB3		18
#define DMA_RS_MTU3_TGIC3		19
#define DMA_RS_MTU3_TGID3		20
#define DMA_RS_MTU3_TGIA4		21
#define DMA_RS_MTU3_TGIB4		22
#define DMA_RS_MTU3_TGIC4		23
#define DMA_RS_MTU3_TGID4		24
#define DMA_RS_MTU3_TCIV4		25
#define DMA_RS_MTU3_TGIU5		26
#define DMA_RS_MTU3_TGIV5		27
#define DMA_RS_MTU3_TGIW5		28
#define DMA_RS_MTU3_TGIA6		29
#define DMA_RS_MTU3_TGIB6		30
#define DMA_RS_MTU3_TGIC6		31
#define DMA_RS_MTU3_TGID6		32
#define DMA_RS_MTU3_TGIA7		33
#define DMA_RS_MTU3_TGIB7		34
#define DMA_RS_MTU3_TGIC7		35
#define DMA_RS_MTU3_TGID7		36
#define DMA_RS_MTU3_TCIV7		37
#define DMA_RS_MTU3_TGIA8		38
#define DMA_RS_MTU3_TGIB8		39
#define DMA_RS_MTU3_TGIC8		40
#define DMA_RS_MTU3_TGID8		41
#define DMA_RS_GPT_CCMPA0		42
#define DMA_RS_GPT_CCMPB0		43
#define DMA_RS_GPT_CMPC0		44
#define DMA_RS_GPT_CMPD0		45
#define DMA_RS_GPT_CMPE0		46
#define DMA_RS_GPT_CMPF0		47
#define DMA_RS_GPT_ADTRGA0		48
#define DMA_RS_GPT_ADTRGB0		49
#define DMA_RS_GPT_OVF0			50
#define DMA_RS_GPT_UNF0			51
#define DMA_RS_GPT_CCMPA1		52
#define DMA_RS_GPT_CCMPB1		53
#define DMA_RS_GPT_CMPC1		54
#define DMA_RS_GPT_CMPD1		55
#define DMA_RS_GPT_CMPE1		56
#define DMA_RS_GPT_CMPF1		57
#define DMA_RS_GPT_ADTRGA1		58
#define DMA_RS_GPT_ADTRGB1		59
#define DMA_RS_GPT_OVF1			60
#define DMA_RS_GPT_UNF1			61
#define DMA_RS_GPT_CCMPA2		62
#define DMA_RS_GPT_CCMPB2		63
#define DMA_RS_GPT_CMPC2		64
#define DMA_RS_GPT_CMPD2		65
#define DMA_RS_GPT_CMPE2		66
#define DMA_RS_GPT_CMPF2		67
#define DMA_RS_GPT_ADTRGA2		68
#define DMA_RS_GPT_ADTRGB2		69
#define DMA_RS_GPT_OVF2			70
#define DMA_RS_GPT_UNF2			71
#define DMA_RS_GPT_CCMPA3		72
#define DMA_RS_GPT_CCMPB3		73
#define DMA_RS_GPT_CMPC3		74
#define DMA_RS_GPT_CMPD3		75
#define DMA_RS_GPT_CMPE3		76
#define DMA_RS_GPT_CMPF3		77
#define DMA_RS_GPT_ADTRGA3		78
#define DMA_RS_GPT_ADTRGB3		79
#define DMA_RS_GPT_OVF3			80
#define DMA_RS_GPT_UNF3			81
#define DMA_RS_GPT_CCMPA4		82
#define DMA_RS_GPT_CCMPB4		83
#define DMA_RS_GPT_CMPC4		84
#define DMA_RS_GPT_CMPD4		85
#define DMA_RS_GPT_CMPE4		86
#define DMA_RS_GPT_CMPF4		87
#define DMA_RS_GPT_ADTRGA4		88
#define DMA_RS_GPT_ADTRGB4		89
#define DMA_RS_GPT_OVF4			90
#define DMA_RS_GPT_UNF4			91
#define DMA_RS_GPT_CCMPA5		92
#define DMA_RS_GPT_CCMPB5		93
#define DMA_RS_GPT_CMPC5		94
#define DMA_RS_GPT_CMPD5		95
#define DMA_RS_GPT_CMPE5		96
#define DMA_RS_GPT_CMPF5		97
#define DMA_RS_GPT_ADTRGA5		98
#define DMA_RS_GPT_ADTRGB5		99
#define DMA_RS_GPT_OVF5			100
#define DMA_RS_GPT_UNF5			101
#define DMA_RS_GPT_CCMPA6		102
#define DMA_RS_GPT_CCMPB6		103
#define DMA_RS_GPT_CMPC6		104
#define DMA_RS_GPT_CMPD6		105
#define DMA_RS_GPT_CMPE6		106
#define DMA_RS_GPT_CMPF6		107
#define DMA_RS_GPT_ADTRGA6		108
#define DMA_RS_GPT_ADTRGB6		109
#define DMA_RS_GPT_OVF6			110
#define DMA_RS_GPT_UNF6			111
#define DMA_RS_GPT_CCMPA7		112
#define DMA_RS_GPT_CCMPB7		113
#define DMA_RS_GPT_CMPC7		114
#define DMA_RS_GPT_CMPD7		115
#define DMA_RS_GPT_CMPE7		116
#define DMA_RS_GPT_CMPF7		117
#define DMA_RS_GPT_ADTRGA7		118
#define DMA_RS_GPT_ADTRGB7		119
#define DMA_RS_GPT_OVF7			120
#define DMA_RS_GPT_UNF7			121
#define DMA_RS_SSIF_DMA_RX0		122
#define DMA_RS_SSIF_DMA_TX0		123
#define DMA_RS_SSIF_DMA_RX1		124
#define DMA_RS_SSIF_DMA_TX1		125
#define DMA_RS_SSIF_DMA_RX2		126
#define DMA_RS_SSIF_DMA_TX2		127
#define DMA_RS_SSIF_DMA_RX3		128
#define DMA_RS_SSIF_DMA_TX3		129
#define DMA_RS_SRC_IDEI			130
#define DMA_RS_SRC_ODFI			131
#define DMA_RS_I2C_INTRIIC_RI0		132
#define DMA_RS_I2C_INTRIIC_TI0		133
#define DMA_RS_I2C_INTRIIC_RI1		134
#define DMA_RS_I2C_INTRIIC_TI1		135
#define DMA_RS_I2C_INTRIIC_RI2		136
#define DMA_RS_I2C_INTRIIC_TI2		137
#define DMA_RS_I2C_INTRIIC_RI3		138
#define DMA_RS_I2C_INTRIIC_TI3		139
#define DMA_RS_I3C_INTRESP		140
#define DMA_RS_I3C_INTCMD		141
#define DMA_RS_I3C_INTIBI		142
#define DMA_RS_I3C_INTRX		143
#define DMA_RS_I3C_INTTX		144
#define DMA_RS_I3C_INTRCV		145
#define DMA_RS_I3C_INTHRESP		146
#define DMA_RS_I3C_INTHCMD		147
#define DMA_RS_I3C_INTHRX		148
#define DMA_RS_I3C_INTHTX		149
#define DMA_RS_SCIF_RXI0		150
#define DMA_RS_SCIF_TXI0		151
#define DMA_RS_SCIF_RXI1		152
#define DMA_RS_SCIF_TXI1		153
#define DMA_RS_SCIF_RXI2		154
#define DMA_RS_SCIF_TXI2		155
#define DMA_RS_SCIF_RXI3		156
#define DMA_RS_SCIF_TXI3		157
#define DMA_RS_SCIF_RXI4		158
#define DMA_RS_SCIF_TXI4		159
#define DMA_RS_SCIF_RXI5		160
#define DMA_RS_SCIF_TXI5		161
#define DMA_RS_SCIg_RXI0		162
#define DMA_RS_SCIg_TXI0		163
#define DMA_RS_SCIg_RXI1		164
#define DMA_RS_SCIg_TXI1		165
#define DMA_RS_RSPI_SPRI0		166
#define DMA_RS_RSPI_SPTI0		167
#define DMA_RS_RSPI_SPRI1		168
#define DMA_RS_RSPI_SPTI1		169
#define DMA_RS_RSPI_SPRI2		170
#define DMA_RS_RSPI_SPTI2		171
#define DMA_RS_RSPI_SPRI3		172
#define DMA_RS_RSPI_SPTI3		173
#define DMA_RS_RSPI_SPRI4		174
#define DMA_RS_RSPI_SPTI4		175
#define DMA_RS_CANFD_RXF_DMA0		176
#define DMA_RS_CANFD_RXF_DMA1		177
#define DMA_RS_CANFD_RXF_DMA2		178
#define DMA_RS_CANFD_RXF_DMA3		179
#define DMA_RS_CANFD_RXF_DMA4		180
#define DMA_RS_CANFD_RXF_DMA5		181
#define DMA_RS_CANFD_RXF_DMA6		182
#define DMA_RS_CANFD_RXF_DMA7		183
#define DMA_RS_CANFD_COM_DMA0		184
#define DMA_RS_CANFD_COM_DMA1		185
#define DMA_RS_SPDIF_RBDMAREQN_TX	186
#define DMA_RS_SPDIF_RBDMAREQN_RX	187
#define DMA_RS_PDM_INT_PDM_DAT0		188
#define DMA_RS_PDM_INT_PDM_DAT1		189
#define DMA_RS_PDM_INT_PDM_DAT2		190

#define LAST_RESOURCE_MARKER		191

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_RZG3_DMA_H_ */
