Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Ceas -c Num0_12 --vector_source="C:/Users/dan/Desktop/Ceas/SimulareFinala.vwf" --testbench_file="C:/Users/dan/Desktop/Ceas/simulation/qsim/SimulareFinala.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Feb 15 14:29:59 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Ceas -c Num0_12 --vector_source=C:/Users/dan/Desktop/Ceas/SimulareFinala.vwf --testbench_file=C:/Users/dan/Desktop/Ceas/simulation/qsim/SimulareFinala.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

n "uH[2]" in vector source file when writing test bench files

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/dan/Desktop/Ceas/simulation/qsim/" Ceas -c Num0_12

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Feb 15 14:30:00 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/dan/Desktop/Ceas/simulation/qsim/ Ceas -c Num0_12
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Num0_12_3_900mv_100c_slow.vho in folder "C:/Users/dan/Desktop/Ceas/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Num0_12_3_900mv_-40c_slow.vho in folder "C:/Users/dan/Desktop/Ceas/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Num0_12_min_900mv_-40c_fast.vho in folder "C:/Users/dan/Desktop/Ceas/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Num0_12.vho in folder "C:/Users/dan/Desktop/Ceas/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Num0_12_3_900mv_100c_vhd_slow.sdo in folder "C:/Users/dan/Desktop/Ceas/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Num0_12_3_900mv_-40c_vhd_slow.sdo in folder "C:/Users/dan/Desktop/Ceas/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Num0_12_min_900mv_-40c_vhd_fast.sdo in folder "C:/Users/dan/Desktop/Ceas/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file Num0_12_vhd.sdo in folder "C:/Users/dan/Desktop/Ceas/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4746 megabytes
    Info: Processing ended: Wed Feb 15 14:30:02 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/dan/Desktop/Ceas/simulation/qsim/Ceas.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/20.1/modelsim_ase/win32aloem//vsim -c -do Ceas.do

Reading pref.tcl

# 2020.1


# do Ceas.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:03 on Feb 15,2023
# vcom -work work Num0_12.vho 

# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package arriaii_atom_pack
# -- Loading package arriaii_components
# -- Compiling entity SchemaFinala
# -- Compiling architecture structure of SchemaFinala

# End time: 14:30:03 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:30:03 on Feb 15,2023
# vcom -work work SimulareFinala.vwf.vht 

# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SchemaFinala_vhd_vec_tst
# -- Compiling architecture SchemaFinala_arch of SchemaFinala_vhd_vec_tst

# End time: 14:30:03 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -sdfmax "SchemaFinala_vhd_vec_tst/i1=Num0_12_vhd.sdo" -L arriaii -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.SchemaFinala_vhd_vec_tst 
# Start time: 14:30:03 on Feb 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.schemafinala_vhd_vec_tst(schemafinala_arch)
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading arriaii.arriaii_atom_pack(body)
# Loading arriaii.arriaii_components
# Loading work.schemafinala(structure)
# Loading ieee.std_logic_arith(body)
# Loading arriaii.arriaii_io_obuf(arch)
# Loading arriaii.arriaii_io_ibuf(arch)
# Loading arriaii.arriaii_clkena(vital_clkena)
# Loading arriaii.arriaii_ena_reg(behave)
# Loading arriaii.arriaii_and2(altvital)
# Loading arriaii.arriaii_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading instances from Num0_12_vhd.sdo
# Loading timing data from Num0_12_vhd.sdo
# ** Warning: Design size of 30829 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /schemafinala_vhd_vec_tst File: SimulareFinala.vwf.vht
# after#33

# Simulation time: 3837855 ps

# Simulation time: 3837855 ps

# Simulation time: 3837855 ps

# Simulation time: 3837855 ps

# Simulation time: 3837855 ps

# Simulation time: 3837855 ps

# Simulation time: 3837855 ps

# Simulation time: 3837855 ps

# Simulation time: 60277914 ps

# Simulation time: 60277914 ps

# Simulation time: 60277914 ps

# Simulation time: 60277914 ps

# Simulation time: 60277914 ps

# Simulation time: 60277914 ps

# End time: 14:30:39 on Feb 15,2023, Elapsed time: 0:00:36
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/dan/Desktop/Ceas/SimulareFinala.vwf...

Reading C:/Users/dan/Desktop/Ceas/simulation/qsim/Ceas.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/dan/Desktop/Ceas/simulation/qsim/Ceas_20230215143040.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.