{"name":"verilog-arc","vers":"0.4.0","deps":[{"name":"log","req":"^0.4.8","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"open-vaf","req":"^0.4.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.18","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.6","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"4e6241b3a4b07da04f925b1da36eb98da54f512d30908edaff3a12ac20fff041","features":{"graph_debug":["open-vaf/graph_debug"]},"yanked":false}
{"name":"verilog-arc","vers":"0.4.1","deps":[{"name":"log","req":"^0.4.8","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"open-vaf","req":"^0.4.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.18","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.6","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"4694cec1cf80e703ba86700ad8a007176cceff7f97a1a570081320dd5f8a9d9d","features":{"graph_debug":["open-vaf/graph_debug"]},"yanked":false}
{"name":"verilog-arc","vers":"0.4.2","deps":[{"name":"log","req":"^0.4.8","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"open-vaf","req":"^0.4.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.18","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.7","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"6f466e21d7101e34310c7f74b936864c61b94873108dc0b971d4ce22bb10fc27","features":{"graph_debug":["open-vaf/graph_debug"]},"yanked":false}
