{
  "module_name": "ov9734.c",
  "hash_id": "d933817f9a55f2c3d5348298d8273196b0b08441e47137f0292c8e7983a1afa4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ov9734.c",
  "human_readable_source": "\n\n\n#include <asm/unaligned.h>\n#include <linux/acpi.h>\n#include <linux/delay.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-fwnode.h>\n\n#define OV9734_LINK_FREQ_180MHZ\t\t180000000ULL\n#define OV9734_SCLK\t\t\t36000000LL\n#define OV9734_MCLK\t\t\t19200000\n \n#define OV9734_DATA_LANES\t\t1\n#define OV9734_RGB_DEPTH\t\t10\n\n#define OV9734_REG_CHIP_ID\t\t0x300a\n#define OV9734_CHIP_ID\t\t\t0x9734\n\n#define OV9734_REG_MODE_SELECT\t\t0x0100\n#define OV9734_MODE_STANDBY\t\t0x00\n#define OV9734_MODE_STREAMING\t\t0x01\n\n \n#define OV9734_REG_VTS\t\t\t0x380e\n#define OV9734_VTS_30FPS\t\t0x0322\n#define OV9734_VTS_30FPS_MIN\t\t0x0322\n#define OV9734_VTS_MAX\t\t\t0x7fff\n\n \n#define OV9734_REG_HTS\t\t\t0x380c\n\n \n#define OV9734_REG_EXPOSURE\t\t0x3500\n#define OV9734_EXPOSURE_MIN\t\t4\n#define OV9734_EXPOSURE_MAX_MARGIN\t4\n#define\tOV9734_EXPOSURE_STEP\t\t1\n\n \n#define OV9734_REG_ANALOG_GAIN\t\t0x350a\n#define OV9734_ANAL_GAIN_MIN\t\t16\n#define OV9734_ANAL_GAIN_MAX\t\t248\n#define OV9734_ANAL_GAIN_STEP\t\t1\n\n \n#define OV9734_REG_MWB_R_GAIN\t\t0x5180\n#define OV9734_REG_MWB_G_GAIN\t\t0x5182\n#define OV9734_REG_MWB_B_GAIN\t\t0x5184\n#define OV9734_DGTL_GAIN_MIN\t\t256\n#define OV9734_DGTL_GAIN_MAX\t\t1023\n#define OV9734_DGTL_GAIN_STEP\t\t1\n#define OV9734_DGTL_GAIN_DEFAULT\t256\n\n \n#define OV9734_REG_TEST_PATTERN\t\t0x5080\n#define OV9734_TEST_PATTERN_ENABLE\tBIT(7)\n#define OV9734_TEST_PATTERN_BAR_SHIFT\t2\n\n \n#define OV9734_REG_GROUP_ACCESS\t\t0x3208\n#define OV9734_GROUP_HOLD_START\t\t0x0\n#define OV9734_GROUP_HOLD_END\t\t0x10\n#define OV9734_GROUP_HOLD_LAUNCH\t0xa0\n\nenum {\n\tOV9734_LINK_FREQ_180MHZ_INDEX,\n};\n\nstruct ov9734_reg {\n\tu16 address;\n\tu8 val;\n};\n\nstruct ov9734_reg_list {\n\tu32 num_of_regs;\n\tconst struct ov9734_reg *regs;\n};\n\nstruct ov9734_link_freq_config {\n\tconst struct ov9734_reg_list reg_list;\n};\n\nstruct ov9734_mode {\n\t \n\tu32 width;\n\n\t \n\tu32 height;\n\n\t \n\tu32 hts;\n\n\t \n\tu32 vts_def;\n\n\t \n\tu32 vts_min;\n\n\t \n\tu32 link_freq_index;\n\n\t \n\tconst struct ov9734_reg_list reg_list;\n};\n\nstatic const struct ov9734_reg mipi_data_rate_360mbps[] = {\n\t{0x3030, 0x19},\n\t{0x3080, 0x02},\n\t{0x3081, 0x4b},\n\t{0x3082, 0x04},\n\t{0x3083, 0x00},\n\t{0x3084, 0x02},\n\t{0x3085, 0x01},\n\t{0x3086, 0x01},\n\t{0x3089, 0x01},\n\t{0x308a, 0x00},\n\t{0x301e, 0x15},\n\t{0x3103, 0x01},\n};\n\nstatic const struct ov9734_reg mode_1296x734_regs[] = {\n\t{0x3001, 0x00},\n\t{0x3002, 0x00},\n\t{0x3007, 0x00},\n\t{0x3010, 0x00},\n\t{0x3011, 0x08},\n\t{0x3014, 0x22},\n\t{0x3600, 0x55},\n\t{0x3601, 0x02},\n\t{0x3605, 0x22},\n\t{0x3611, 0xe7},\n\t{0x3654, 0x10},\n\t{0x3655, 0x77},\n\t{0x3656, 0x77},\n\t{0x3657, 0x07},\n\t{0x3658, 0x22},\n\t{0x3659, 0x22},\n\t{0x365a, 0x02},\n\t{0x3784, 0x05},\n\t{0x3785, 0x55},\n\t{0x37c0, 0x07},\n\t{0x3800, 0x00},\n\t{0x3801, 0x04},\n\t{0x3802, 0x00},\n\t{0x3803, 0x04},\n\t{0x3804, 0x05},\n\t{0x3805, 0x0b},\n\t{0x3806, 0x02},\n\t{0x3807, 0xdb},\n\t{0x3808, 0x05},\n\t{0x3809, 0x00},\n\t{0x380a, 0x02},\n\t{0x380b, 0xd0},\n\t{0x380c, 0x05},\n\t{0x380d, 0xc6},\n\t{0x380e, 0x03},\n\t{0x380f, 0x22},\n\t{0x3810, 0x00},\n\t{0x3811, 0x04},\n\t{0x3812, 0x00},\n\t{0x3813, 0x04},\n\t{0x3816, 0x00},\n\t{0x3817, 0x00},\n\t{0x3818, 0x00},\n\t{0x3819, 0x04},\n\t{0x3820, 0x18},\n\t{0x3821, 0x00},\n\t{0x382c, 0x06},\n\t{0x3500, 0x00},\n\t{0x3501, 0x31},\n\t{0x3502, 0x00},\n\t{0x3503, 0x03},\n\t{0x3504, 0x00},\n\t{0x3505, 0x00},\n\t{0x3509, 0x10},\n\t{0x350a, 0x00},\n\t{0x350b, 0x40},\n\t{0x3d00, 0x00},\n\t{0x3d01, 0x00},\n\t{0x3d02, 0x00},\n\t{0x3d03, 0x00},\n\t{0x3d04, 0x00},\n\t{0x3d05, 0x00},\n\t{0x3d06, 0x00},\n\t{0x3d07, 0x00},\n\t{0x3d08, 0x00},\n\t{0x3d09, 0x00},\n\t{0x3d0a, 0x00},\n\t{0x3d0b, 0x00},\n\t{0x3d0c, 0x00},\n\t{0x3d0d, 0x00},\n\t{0x3d0e, 0x00},\n\t{0x3d0f, 0x00},\n\t{0x3d80, 0x00},\n\t{0x3d81, 0x00},\n\t{0x3d82, 0x38},\n\t{0x3d83, 0xa4},\n\t{0x3d84, 0x00},\n\t{0x3d85, 0x00},\n\t{0x3d86, 0x1f},\n\t{0x3d87, 0x03},\n\t{0x3d8b, 0x00},\n\t{0x3d8f, 0x00},\n\t{0x4001, 0xe0},\n\t{0x4009, 0x0b},\n\t{0x4300, 0x03},\n\t{0x4301, 0xff},\n\t{0x4304, 0x00},\n\t{0x4305, 0x00},\n\t{0x4309, 0x00},\n\t{0x4600, 0x00},\n\t{0x4601, 0x80},\n\t{0x4800, 0x00},\n\t{0x4805, 0x00},\n\t{0x4821, 0x50},\n\t{0x4823, 0x50},\n\t{0x4837, 0x2d},\n\t{0x4a00, 0x00},\n\t{0x4f00, 0x80},\n\t{0x4f01, 0x10},\n\t{0x4f02, 0x00},\n\t{0x4f03, 0x00},\n\t{0x4f04, 0x00},\n\t{0x4f05, 0x00},\n\t{0x4f06, 0x00},\n\t{0x4f07, 0x00},\n\t{0x4f08, 0x00},\n\t{0x4f09, 0x00},\n\t{0x5000, 0x2f},\n\t{0x500c, 0x00},\n\t{0x500d, 0x00},\n\t{0x500e, 0x00},\n\t{0x500f, 0x00},\n\t{0x5010, 0x00},\n\t{0x5011, 0x00},\n\t{0x5012, 0x00},\n\t{0x5013, 0x00},\n\t{0x5014, 0x00},\n\t{0x5015, 0x00},\n\t{0x5016, 0x00},\n\t{0x5017, 0x00},\n\t{0x5080, 0x00},\n\t{0x5180, 0x01},\n\t{0x5181, 0x00},\n\t{0x5182, 0x01},\n\t{0x5183, 0x00},\n\t{0x5184, 0x01},\n\t{0x5185, 0x00},\n\t{0x5708, 0x06},\n\t{0x380f, 0x2a},\n\t{0x5780, 0x3e},\n\t{0x5781, 0x0f},\n\t{0x5782, 0x44},\n\t{0x5783, 0x02},\n\t{0x5784, 0x01},\n\t{0x5785, 0x01},\n\t{0x5786, 0x00},\n\t{0x5787, 0x04},\n\t{0x5788, 0x02},\n\t{0x5789, 0x0f},\n\t{0x578a, 0xfd},\n\t{0x578b, 0xf5},\n\t{0x578c, 0xf5},\n\t{0x578d, 0x03},\n\t{0x578e, 0x08},\n\t{0x578f, 0x0c},\n\t{0x5790, 0x08},\n\t{0x5791, 0x04},\n\t{0x5792, 0x00},\n\t{0x5793, 0x52},\n\t{0x5794, 0xa3},\n\t{0x5000, 0x3f},\n\t{0x3801, 0x00},\n\t{0x3803, 0x00},\n\t{0x3805, 0x0f},\n\t{0x3807, 0xdf},\n\t{0x3809, 0x10},\n\t{0x380b, 0xde},\n\t{0x3811, 0x00},\n\t{0x3813, 0x01},\n};\n\nstatic const char * const ov9734_test_pattern_menu[] = {\n\t\"Disabled\",\n\t\"Standard Color Bar\",\n\t\"Top-Bottom Darker Color Bar\",\n\t\"Right-Left Darker Color Bar\",\n\t\"Bottom-Top Darker Color Bar\",\n};\n\nstatic const s64 link_freq_menu_items[] = {\n\tOV9734_LINK_FREQ_180MHZ,\n};\n\nstatic const struct ov9734_link_freq_config link_freq_configs[] = {\n\t[OV9734_LINK_FREQ_180MHZ_INDEX] = {\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mipi_data_rate_360mbps),\n\t\t\t.regs = mipi_data_rate_360mbps,\n\t\t}\n\t},\n};\n\nstatic const struct ov9734_mode supported_modes[] = {\n\t{\n\t\t.width = 1296,\n\t\t.height = 734,\n\t\t.hts = 0x5c6,\n\t\t.vts_def = OV9734_VTS_30FPS,\n\t\t.vts_min = OV9734_VTS_30FPS_MIN,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1296x734_regs),\n\t\t\t.regs = mode_1296x734_regs,\n\t\t},\n\t\t.link_freq_index = OV9734_LINK_FREQ_180MHZ_INDEX,\n\t},\n};\n\nstruct ov9734 {\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\n\t \n\tstruct v4l2_ctrl *link_freq;\n\tstruct v4l2_ctrl *pixel_rate;\n\tstruct v4l2_ctrl *vblank;\n\tstruct v4l2_ctrl *hblank;\n\tstruct v4l2_ctrl *exposure;\n\n\t \n\tconst struct ov9734_mode *cur_mode;\n\n\t \n\tstruct mutex mutex;\n\n\t \n\tbool streaming;\n};\n\nstatic inline struct ov9734 *to_ov9734(struct v4l2_subdev *subdev)\n{\n\treturn container_of(subdev, struct ov9734, sd);\n}\n\nstatic u64 to_pixel_rate(u32 f_index)\n{\n\tu64 pixel_rate = link_freq_menu_items[f_index] * 2 * OV9734_DATA_LANES;\n\n\tdo_div(pixel_rate, OV9734_RGB_DEPTH);\n\n\treturn pixel_rate;\n}\n\nstatic u64 to_pixels_per_line(u32 hts, u32 f_index)\n{\n\tu64 ppl = hts * to_pixel_rate(f_index);\n\n\tdo_div(ppl, OV9734_SCLK);\n\n\treturn ppl;\n}\n\nstatic int ov9734_read_reg(struct ov9734 *ov9734, u16 reg, u16 len, u32 *val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov9734->sd);\n\tstruct i2c_msg msgs[2];\n\tu8 addr_buf[2];\n\tu8 data_buf[4] = {0};\n\tint ret;\n\n\tif (len > sizeof(data_buf))\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, addr_buf);\n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = sizeof(addr_buf);\n\tmsgs[0].buf = addr_buf;\n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = &data_buf[sizeof(data_buf) - len];\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn ret < 0 ? ret : -EIO;\n\n\t*val = get_unaligned_be32(data_buf);\n\n\treturn 0;\n}\n\nstatic int ov9734_write_reg(struct ov9734 *ov9734, u16 reg, u16 len, u32 val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov9734->sd);\n\tu8 buf[6];\n\tint ret = 0;\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, buf);\n\tput_unaligned_be32(val << 8 * (4 - len), buf + 2);\n\n\tret = i2c_master_send(client, buf, len + 2);\n\tif (ret != len + 2)\n\t\treturn ret < 0 ? ret : -EIO;\n\n\treturn 0;\n}\n\nstatic int ov9734_write_reg_list(struct ov9734 *ov9734,\n\t\t\t\t const struct ov9734_reg_list *r_list)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov9734->sd);\n\tunsigned int i;\n\tint ret;\n\n\tfor (i = 0; i < r_list->num_of_regs; i++) {\n\t\tret = ov9734_write_reg(ov9734, r_list->regs[i].address, 1,\n\t\t\t\t       r_list->regs[i].val);\n\t\tif (ret) {\n\t\t\tdev_err_ratelimited(&client->dev,\n\t\t\t\t\t    \"write reg 0x%4.4x return err = %d\",\n\t\t\t\t\t    r_list->regs[i].address, ret);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int ov9734_update_digital_gain(struct ov9734 *ov9734, u32 d_gain)\n{\n\tint ret;\n\n\tret = ov9734_write_reg(ov9734, OV9734_REG_GROUP_ACCESS, 1,\n\t\t\t       OV9734_GROUP_HOLD_START);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov9734_write_reg(ov9734, OV9734_REG_MWB_R_GAIN, 2, d_gain);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov9734_write_reg(ov9734, OV9734_REG_MWB_G_GAIN, 2, d_gain);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov9734_write_reg(ov9734, OV9734_REG_MWB_B_GAIN, 2, d_gain);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov9734_write_reg(ov9734, OV9734_REG_GROUP_ACCESS, 1,\n\t\t\t       OV9734_GROUP_HOLD_END);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov9734_write_reg(ov9734, OV9734_REG_GROUP_ACCESS, 1,\n\t\t\t       OV9734_GROUP_HOLD_LAUNCH);\n\treturn ret;\n}\n\nstatic int ov9734_test_pattern(struct ov9734 *ov9734, u32 pattern)\n{\n\tif (pattern)\n\t\tpattern = (pattern - 1) << OV9734_TEST_PATTERN_BAR_SHIFT |\n\t\t\tOV9734_TEST_PATTERN_ENABLE;\n\n\treturn ov9734_write_reg(ov9734, OV9734_REG_TEST_PATTERN, 1, pattern);\n}\n\nstatic int ov9734_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct ov9734 *ov9734 = container_of(ctrl->handler,\n\t\t\t\t\t     struct ov9734, ctrl_handler);\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov9734->sd);\n\ts64 exposure_max;\n\tint ret = 0;\n\n\t \n\tif (ctrl->id == V4L2_CID_VBLANK) {\n\t\t \n\t\texposure_max = ov9734->cur_mode->height + ctrl->val -\n\t\t\tOV9734_EXPOSURE_MAX_MARGIN;\n\t\t__v4l2_ctrl_modify_range(ov9734->exposure,\n\t\t\t\t\t ov9734->exposure->minimum,\n\t\t\t\t\t exposure_max, ov9734->exposure->step,\n\t\t\t\t\t exposure_max);\n\t}\n\n\t \n\tif (!pm_runtime_get_if_in_use(&client->dev))\n\t\treturn 0;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_ANALOGUE_GAIN:\n\t\tret = ov9734_write_reg(ov9734, OV9734_REG_ANALOG_GAIN,\n\t\t\t\t       2, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_DIGITAL_GAIN:\n\t\tret = ov9734_update_digital_gain(ov9734, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_EXPOSURE:\n\t\t \n\t\tret = ov9734_write_reg(ov9734, OV9734_REG_EXPOSURE,\n\t\t\t\t       3, ctrl->val << 4);\n\t\tbreak;\n\n\tcase V4L2_CID_VBLANK:\n\t\tret = ov9734_write_reg(ov9734, OV9734_REG_VTS, 2,\n\t\t\t\t       ov9734->cur_mode->height + ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_TEST_PATTERN:\n\t\tret = ov9734_test_pattern(ov9734, ctrl->val);\n\t\tbreak;\n\n\tdefault:\n\t\tret = -EINVAL;\n\t\tbreak;\n\t}\n\n\tpm_runtime_put(&client->dev);\n\n\treturn ret;\n}\n\nstatic const struct v4l2_ctrl_ops ov9734_ctrl_ops = {\n\t.s_ctrl = ov9734_set_ctrl,\n};\n\nstatic int ov9734_init_controls(struct ov9734 *ov9734)\n{\n\tstruct v4l2_ctrl_handler *ctrl_hdlr;\n\tconst struct ov9734_mode *cur_mode;\n\ts64 exposure_max, h_blank, pixel_rate;\n\tu32 vblank_min, vblank_max, vblank_default;\n\tint ret, size;\n\n\tctrl_hdlr = &ov9734->ctrl_handler;\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 8);\n\tif (ret)\n\t\treturn ret;\n\n\tctrl_hdlr->lock = &ov9734->mutex;\n\tcur_mode = ov9734->cur_mode;\n\tsize = ARRAY_SIZE(link_freq_menu_items);\n\tov9734->link_freq = v4l2_ctrl_new_int_menu(ctrl_hdlr, &ov9734_ctrl_ops,\n\t\t\t\t\t\t   V4L2_CID_LINK_FREQ,\n\t\t\t\t\t\t   size - 1, 0,\n\t\t\t\t\t\t   link_freq_menu_items);\n\tif (ov9734->link_freq)\n\t\tov9734->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tpixel_rate = to_pixel_rate(OV9734_LINK_FREQ_180MHZ_INDEX);\n\tov9734->pixel_rate = v4l2_ctrl_new_std(ctrl_hdlr, &ov9734_ctrl_ops,\n\t\t\t\t\t       V4L2_CID_PIXEL_RATE, 0,\n\t\t\t\t\t       pixel_rate, 1, pixel_rate);\n\tvblank_min = cur_mode->vts_min - cur_mode->height;\n\tvblank_max = OV9734_VTS_MAX - cur_mode->height;\n\tvblank_default = cur_mode->vts_def - cur_mode->height;\n\tov9734->vblank = v4l2_ctrl_new_std(ctrl_hdlr, &ov9734_ctrl_ops,\n\t\t\t\t\t   V4L2_CID_VBLANK, vblank_min,\n\t\t\t\t\t   vblank_max, 1, vblank_default);\n\th_blank = to_pixels_per_line(cur_mode->hts, cur_mode->link_freq_index);\n\th_blank -= cur_mode->width;\n\tov9734->hblank = v4l2_ctrl_new_std(ctrl_hdlr, &ov9734_ctrl_ops,\n\t\t\t\t\t   V4L2_CID_HBLANK, h_blank, h_blank, 1,\n\t\t\t\t\t   h_blank);\n\tif (ov9734->hblank)\n\t\tov9734->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov9734_ctrl_ops, V4L2_CID_ANALOGUE_GAIN,\n\t\t\t  OV9734_ANAL_GAIN_MIN, OV9734_ANAL_GAIN_MAX,\n\t\t\t  OV9734_ANAL_GAIN_STEP, OV9734_ANAL_GAIN_MIN);\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov9734_ctrl_ops, V4L2_CID_DIGITAL_GAIN,\n\t\t\t  OV9734_DGTL_GAIN_MIN, OV9734_DGTL_GAIN_MAX,\n\t\t\t  OV9734_DGTL_GAIN_STEP, OV9734_DGTL_GAIN_DEFAULT);\n\texposure_max = ov9734->cur_mode->vts_def - OV9734_EXPOSURE_MAX_MARGIN;\n\tov9734->exposure = v4l2_ctrl_new_std(ctrl_hdlr, &ov9734_ctrl_ops,\n\t\t\t\t\t     V4L2_CID_EXPOSURE,\n\t\t\t\t\t     OV9734_EXPOSURE_MIN, exposure_max,\n\t\t\t\t\t     OV9734_EXPOSURE_STEP,\n\t\t\t\t\t     exposure_max);\n\tv4l2_ctrl_new_std_menu_items(ctrl_hdlr, &ov9734_ctrl_ops,\n\t\t\t\t     V4L2_CID_TEST_PATTERN,\n\t\t\t\t     ARRAY_SIZE(ov9734_test_pattern_menu) - 1,\n\t\t\t\t     0, 0, ov9734_test_pattern_menu);\n\tif (ctrl_hdlr->error)\n\t\treturn ctrl_hdlr->error;\n\n\tov9734->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\n}\n\nstatic void ov9734_update_pad_format(const struct ov9734_mode *mode,\n\t\t\t\t     struct v4l2_mbus_framefmt *fmt)\n{\n\tfmt->width = mode->width;\n\tfmt->height = mode->height;\n\tfmt->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\tfmt->field = V4L2_FIELD_NONE;\n}\n\nstatic int ov9734_start_streaming(struct ov9734 *ov9734)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov9734->sd);\n\tconst struct ov9734_reg_list *reg_list;\n\tint link_freq_index, ret;\n\n\tlink_freq_index = ov9734->cur_mode->link_freq_index;\n\treg_list = &link_freq_configs[link_freq_index].reg_list;\n\tret = ov9734_write_reg_list(ov9734, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set plls\");\n\t\treturn ret;\n\t}\n\n\treg_list = &ov9734->cur_mode->reg_list;\n\tret = ov9734_write_reg_list(ov9734, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set mode\");\n\t\treturn ret;\n\t}\n\n\tret = __v4l2_ctrl_handler_setup(ov9734->sd.ctrl_handler);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov9734_write_reg(ov9734, OV9734_REG_MODE_SELECT,\n\t\t\t       1, OV9734_MODE_STREAMING);\n\tif (ret)\n\t\tdev_err(&client->dev, \"failed to start stream\");\n\n\treturn ret;\n}\n\nstatic void ov9734_stop_streaming(struct ov9734 *ov9734)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov9734->sd);\n\n\tif (ov9734_write_reg(ov9734, OV9734_REG_MODE_SELECT,\n\t\t\t     1, OV9734_MODE_STANDBY))\n\t\tdev_err(&client->dev, \"failed to stop stream\");\n}\n\nstatic int ov9734_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct ov9734 *ov9734 = to_ov9734(sd);\n\tstruct i2c_client *client = v4l2_get_subdevdata(sd);\n\tint ret = 0;\n\n\tmutex_lock(&ov9734->mutex);\n\tif (ov9734->streaming == enable) {\n\t\tmutex_unlock(&ov9734->mutex);\n\t\treturn 0;\n\t}\n\n\tif (enable) {\n\t\tret = pm_runtime_resume_and_get(&client->dev);\n\t\tif (ret < 0) {\n\t\t\tmutex_unlock(&ov9734->mutex);\n\t\t\treturn ret;\n\t\t}\n\n\t\tret = ov9734_start_streaming(ov9734);\n\t\tif (ret) {\n\t\t\tenable = 0;\n\t\t\tov9734_stop_streaming(ov9734);\n\t\t\tpm_runtime_put(&client->dev);\n\t\t}\n\t} else {\n\t\tov9734_stop_streaming(ov9734);\n\t\tpm_runtime_put(&client->dev);\n\t}\n\n\tov9734->streaming = enable;\n\tmutex_unlock(&ov9734->mutex);\n\n\treturn ret;\n}\n\nstatic int __maybe_unused ov9734_suspend(struct device *dev)\n{\n\tstruct i2c_client *client = to_i2c_client(dev);\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov9734 *ov9734 = to_ov9734(sd);\n\n\tmutex_lock(&ov9734->mutex);\n\tif (ov9734->streaming)\n\t\tov9734_stop_streaming(ov9734);\n\n\tmutex_unlock(&ov9734->mutex);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused ov9734_resume(struct device *dev)\n{\n\tstruct i2c_client *client = to_i2c_client(dev);\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov9734 *ov9734 = to_ov9734(sd);\n\tint ret = 0;\n\n\tmutex_lock(&ov9734->mutex);\n\tif (!ov9734->streaming)\n\t\tgoto exit;\n\n\tret = ov9734_start_streaming(ov9734);\n\tif (ret) {\n\t\tov9734->streaming = false;\n\t\tov9734_stop_streaming(ov9734);\n\t}\n\nexit:\n\tmutex_unlock(&ov9734->mutex);\n\treturn ret;\n}\n\nstatic int ov9734_set_format(struct v4l2_subdev *sd,\n\t\t\t     struct v4l2_subdev_state *sd_state,\n\t\t\t     struct v4l2_subdev_format *fmt)\n{\n\tstruct ov9734 *ov9734 = to_ov9734(sd);\n\tconst struct ov9734_mode *mode;\n\ts32 vblank_def, h_blank;\n\n\tmode = v4l2_find_nearest_size(supported_modes,\n\t\t\t\t      ARRAY_SIZE(supported_modes), width,\n\t\t\t\t      height, fmt->format.width,\n\t\t\t\t      fmt->format.height);\n\n\tmutex_lock(&ov9734->mutex);\n\tov9734_update_pad_format(mode, &fmt->format);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\t*v4l2_subdev_get_try_format(sd, sd_state, fmt->pad) = fmt->format;\n\t} else {\n\t\tov9734->cur_mode = mode;\n\t\t__v4l2_ctrl_s_ctrl(ov9734->link_freq, mode->link_freq_index);\n\t\t__v4l2_ctrl_s_ctrl_int64(ov9734->pixel_rate,\n\t\t\t\t\t to_pixel_rate(mode->link_freq_index));\n\n\t\t \n\t\tvblank_def = mode->vts_def - mode->height;\n\t\t__v4l2_ctrl_modify_range(ov9734->vblank,\n\t\t\t\t\t mode->vts_min - mode->height,\n\t\t\t\t\t OV9734_VTS_MAX - mode->height, 1,\n\t\t\t\t\t vblank_def);\n\t\t__v4l2_ctrl_s_ctrl(ov9734->vblank, vblank_def);\n\t\th_blank = to_pixels_per_line(mode->hts, mode->link_freq_index) -\n\t\t\tmode->width;\n\t\t__v4l2_ctrl_modify_range(ov9734->hblank, h_blank, h_blank, 1,\n\t\t\t\t\t h_blank);\n\t}\n\n\tmutex_unlock(&ov9734->mutex);\n\n\treturn 0;\n}\n\nstatic int ov9734_get_format(struct v4l2_subdev *sd,\n\t\t\t     struct v4l2_subdev_state *sd_state,\n\t\t\t     struct v4l2_subdev_format *fmt)\n{\n\tstruct ov9734 *ov9734 = to_ov9734(sd);\n\n\tmutex_lock(&ov9734->mutex);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY)\n\t\tfmt->format = *v4l2_subdev_get_try_format(&ov9734->sd,\n\t\t\t\t\t\t\t  sd_state,\n\t\t\t\t\t\t\t  fmt->pad);\n\telse\n\t\tov9734_update_pad_format(ov9734->cur_mode, &fmt->format);\n\n\tmutex_unlock(&ov9734->mutex);\n\n\treturn 0;\n}\n\nstatic int ov9734_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_mbus_code_enum *code)\n{\n\tif (code->index > 0)\n\t\treturn -EINVAL;\n\n\tcode->code = MEDIA_BUS_FMT_SGRBG10_1X10;\n\n\treturn 0;\n}\n\nstatic int ov9734_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_frame_size_enum *fse)\n{\n\tif (fse->index >= ARRAY_SIZE(supported_modes))\n\t\treturn -EINVAL;\n\n\tif (fse->code != MEDIA_BUS_FMT_SGRBG10_1X10)\n\t\treturn -EINVAL;\n\n\tfse->min_width = supported_modes[fse->index].width;\n\tfse->max_width = fse->min_width;\n\tfse->min_height = supported_modes[fse->index].height;\n\tfse->max_height = fse->min_height;\n\n\treturn 0;\n}\n\nstatic int ov9734_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)\n{\n\tstruct ov9734 *ov9734 = to_ov9734(sd);\n\n\tmutex_lock(&ov9734->mutex);\n\tov9734_update_pad_format(&supported_modes[0],\n\t\t\t\t v4l2_subdev_get_try_format(sd, fh->state, 0));\n\tmutex_unlock(&ov9734->mutex);\n\n\treturn 0;\n}\n\nstatic const struct v4l2_subdev_video_ops ov9734_video_ops = {\n\t.s_stream = ov9734_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops ov9734_pad_ops = {\n\t.set_fmt = ov9734_set_format,\n\t.get_fmt = ov9734_get_format,\n\t.enum_mbus_code = ov9734_enum_mbus_code,\n\t.enum_frame_size = ov9734_enum_frame_size,\n};\n\nstatic const struct v4l2_subdev_ops ov9734_subdev_ops = {\n\t.video = &ov9734_video_ops,\n\t.pad = &ov9734_pad_ops,\n};\n\nstatic const struct media_entity_operations ov9734_subdev_entity_ops = {\n\t.link_validate = v4l2_subdev_link_validate,\n};\n\nstatic const struct v4l2_subdev_internal_ops ov9734_internal_ops = {\n\t.open = ov9734_open,\n};\n\nstatic int ov9734_identify_module(struct ov9734 *ov9734)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov9734->sd);\n\tint ret;\n\tu32 val;\n\n\tret = ov9734_read_reg(ov9734, OV9734_REG_CHIP_ID, 2, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (val != OV9734_CHIP_ID) {\n\t\tdev_err(&client->dev, \"chip id mismatch: %x!=%x\",\n\t\t\tOV9734_CHIP_ID, val);\n\t\treturn -ENXIO;\n\t}\n\n\treturn 0;\n}\n\nstatic int ov9734_check_hwcfg(struct device *dev)\n{\n\tstruct fwnode_handle *ep;\n\tstruct fwnode_handle *fwnode = dev_fwnode(dev);\n\tstruct v4l2_fwnode_endpoint bus_cfg = {\n\t\t.bus_type = V4L2_MBUS_CSI2_DPHY\n\t};\n\tu32 mclk;\n\tint ret;\n\tunsigned int i, j;\n\n\tif (!fwnode)\n\t\treturn -ENXIO;\n\n\tret = fwnode_property_read_u32(fwnode, \"clock-frequency\", &mclk);\n\tif (ret)\n\t\treturn ret;\n\n\tif (mclk != OV9734_MCLK) {\n\t\tdev_err(dev, \"external clock %d is not supported\", mclk);\n\t\treturn -EINVAL;\n\t}\n\n\tep = fwnode_graph_get_next_endpoint(fwnode, NULL);\n\tif (!ep)\n\t\treturn -ENXIO;\n\n\tret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg);\n\tfwnode_handle_put(ep);\n\tif (ret)\n\t\treturn ret;\n\n\tif (!bus_cfg.nr_of_link_frequencies) {\n\t\tdev_err(dev, \"no link frequencies defined\");\n\t\tret = -EINVAL;\n\t\tgoto check_hwcfg_error;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(link_freq_menu_items); i++) {\n\t\tfor (j = 0; j < bus_cfg.nr_of_link_frequencies; j++) {\n\t\t\tif (link_freq_menu_items[i] ==\n\t\t\t    bus_cfg.link_frequencies[j])\n\t\t\t\tbreak;\n\t\t}\n\n\t\tif (j == bus_cfg.nr_of_link_frequencies) {\n\t\t\tdev_err(dev, \"no link frequency %lld supported\",\n\t\t\t\tlink_freq_menu_items[i]);\n\t\t\tret = -EINVAL;\n\t\t\tgoto check_hwcfg_error;\n\t\t}\n\t}\n\ncheck_hwcfg_error:\n\tv4l2_fwnode_endpoint_free(&bus_cfg);\n\n\treturn ret;\n}\n\nstatic void ov9734_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov9734 *ov9734 = to_ov9734(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\tv4l2_ctrl_handler_free(sd->ctrl_handler);\n\tpm_runtime_disable(&client->dev);\n\tmutex_destroy(&ov9734->mutex);\n}\n\nstatic int ov9734_probe(struct i2c_client *client)\n{\n\tstruct ov9734 *ov9734;\n\tint ret;\n\n\tret = ov9734_check_hwcfg(&client->dev);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to check HW configuration: %d\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\tov9734 = devm_kzalloc(&client->dev, sizeof(*ov9734), GFP_KERNEL);\n\tif (!ov9734)\n\t\treturn -ENOMEM;\n\n\tv4l2_i2c_subdev_init(&ov9734->sd, client, &ov9734_subdev_ops);\n\tret = ov9734_identify_module(ov9734);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to find sensor: %d\", ret);\n\t\treturn ret;\n\t}\n\n\tmutex_init(&ov9734->mutex);\n\tov9734->cur_mode = &supported_modes[0];\n\tret = ov9734_init_controls(ov9734);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to init controls: %d\", ret);\n\t\tgoto probe_error_v4l2_ctrl_handler_free;\n\t}\n\n\tov9734->sd.internal_ops = &ov9734_internal_ops;\n\tov9734->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;\n\tov9734->sd.entity.ops = &ov9734_subdev_entity_ops;\n\tov9734->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\tov9734->pad.flags = MEDIA_PAD_FL_SOURCE;\n\tret = media_entity_pads_init(&ov9734->sd.entity, 1, &ov9734->pad);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to init entity pads: %d\", ret);\n\t\tgoto probe_error_v4l2_ctrl_handler_free;\n\t}\n\n\tret = v4l2_async_register_subdev_sensor(&ov9734->sd);\n\tif (ret < 0) {\n\t\tdev_err(&client->dev, \"failed to register V4L2 subdev: %d\",\n\t\t\tret);\n\t\tgoto probe_error_media_entity_cleanup;\n\t}\n\n\t \n\tpm_runtime_set_active(&client->dev);\n\tpm_runtime_enable(&client->dev);\n\tpm_runtime_idle(&client->dev);\n\n\treturn 0;\n\nprobe_error_media_entity_cleanup:\n\tmedia_entity_cleanup(&ov9734->sd.entity);\n\nprobe_error_v4l2_ctrl_handler_free:\n\tv4l2_ctrl_handler_free(ov9734->sd.ctrl_handler);\n\tmutex_destroy(&ov9734->mutex);\n\n\treturn ret;\n}\n\nstatic const struct dev_pm_ops ov9734_pm_ops = {\n\tSET_SYSTEM_SLEEP_PM_OPS(ov9734_suspend, ov9734_resume)\n};\n\nstatic const struct acpi_device_id ov9734_acpi_ids[] = {\n\t{ \"OVTI9734\", },\n\t{}\n};\n\nMODULE_DEVICE_TABLE(acpi, ov9734_acpi_ids);\n\nstatic struct i2c_driver ov9734_i2c_driver = {\n\t.driver = {\n\t\t.name = \"ov9734\",\n\t\t.pm = &ov9734_pm_ops,\n\t\t.acpi_match_table = ov9734_acpi_ids,\n\t},\n\t.probe = ov9734_probe,\n\t.remove = ov9734_remove,\n};\n\nmodule_i2c_driver(ov9734_i2c_driver);\n\nMODULE_AUTHOR(\"Qiu, Tianshu <tian.shu.qiu@intel.com>\");\nMODULE_AUTHOR(\"Bingbu Cao <bingbu.cao@intel.com>\");\nMODULE_DESCRIPTION(\"OmniVision OV9734 sensor driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}