/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:58:59 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_MEMDMA_XMEMIF_H__
#define BCHP_XPT_MEMDMA_XMEMIF_H__

/***************************************************************************
 *XPT_MEMDMA_XMEMIF
 ***************************************************************************/
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_WR_ARB_SEL_WDMA_DATA 0x00a6ff00 /* [RW] SCB Write Client select register for Write_DMA Data */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_WDMA_DESC 0x00a6ff14 /* [RW] SCB Read Client select register for RSBUFF */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_MCPB0_DESC 0x00a6ff2c /* [RW] SCB Read Client select register for Playback0 */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_MCPB0_DATA 0x00a6ff30 /* [RW] SCB Read Client select register for Playback1 */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_WR_ARB_MODE   0x00a6ff54 /* [RW] SCB Write Client Arbiter Mode Control */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_MODE   0x00a6ff58 /* [RW] SCB Read Client Arbiter Mode Control */
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG   0x00a6ff5c /* [RW] Interrupt Status Register */
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_EN 0x00a6ff60 /* [RW] Interrupt Status Enable Register */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_DEBUG          0x00a6ff6c /* [RW] Debug and Test register for XMEMIF write */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG0         0x00a6ff70 /* [RW] Debug and Test register for XMEMIF read */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG1         0x00a6ff74 /* [RW] Debug and Test register for XMEMIF read */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS 0x00a6ff78 /* [RO] Ready Accept Status On the Wr XMEM interface */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS 0x00a6ff7c /* [RO] Ready Accept Status On the RD XMEM interface */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM 0x00a6ff80 /* [RO] Ready Accept Status on the RD XMEM interface for Playback LC to xmem */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC 0x00a6ff84 /* [RO] Ready Accept Status On the RD XMEM interface for Playback xmem to LC */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL   0x00a6ff8c /* [RO] DRAM Secured Address Range1-7 status */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_START_LO 0x00a6ff90 /* [RO] DRAM Secured Address Range1 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_START_HI 0x00a6ff94 /* [RO] DRAM Secured Address Range1 Start (MSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_END_LO 0x00a6ff98 /* [RO] DRAM Secured Address Range1 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_END_HI 0x00a6ff9c /* [RO] DRAM Secured Address Range1 Start (MSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_START_LO 0x00a6ffa0 /* [RO] DRAM Secured Address Range2 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_START_HI 0x00a6ffa4 /* [RO] DRAM Secured Address Range2 Start (MSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_END_LO 0x00a6ffa8 /* [RO] DRAM Secured Address Range2 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_END_HI 0x00a6ffac /* [RO] DRAM Secured Address Range2 Start (MSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_START_LO 0x00a6ffb0 /* [RO] DRAM Secured Address Range3 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_START_HI 0x00a6ffb4 /* [RO] DRAM Secured Address Range3 Start (MSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_END_LO 0x00a6ffb8 /* [RO] DRAM Secured Address Range3 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_END_HI 0x00a6ffbc /* [RO] DRAM Secured Address Range3 Start (MSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_START_LO 0x00a6ffc0 /* [RO] DRAM Secured Address Range4 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_START_HI 0x00a6ffc4 /* [RO] DRAM Secured Address Range4 Start (MSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_END_LO 0x00a6ffc8 /* [RO] DRAM Secured Address Range4 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_END_HI 0x00a6ffcc /* [RO] DRAM Secured Address Range4 Start (MSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_START_LO 0x00a6ffd0 /* [RO] DRAM Secured Address Range5 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_START_HI 0x00a6ffd4 /* [RO] DRAM Secured Address Range5 Start (MSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_END_LO 0x00a6ffd8 /* [RO] DRAM Secured Address Range5 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_END_HI 0x00a6ffdc /* [RO] DRAM Secured Address Range5 Start (MSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_START_LO 0x00a6ffe0 /* [RO] DRAM Secured Address Range6 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_START_HI 0x00a6ffe4 /* [RO] DRAM Secured Address Range6 Start (MSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_END_LO 0x00a6ffe8 /* [RO] DRAM Secured Address Range6 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_END_HI 0x00a6ffec /* [RO] DRAM Secured Address Range6 Start (MSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_START_LO 0x00a6fff0 /* [RO] DRAM Secured Address Range7 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_START_HI 0x00a6fff4 /* [RO] DRAM Secured Address Range7 Start (MSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_END_LO 0x00a6fff8 /* [RO] DRAM Secured Address Range7 Start (LSbs) */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_END_HI 0x00a6fffc /* [RO] DRAM Secured Address Range7 Start (MSbs) */

/***************************************************************************
 *SCB_WR_ARB_SEL_WDMA_DATA - SCB Write Client select register for Write_DMA Data
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SCB_WR_ARB_SEL_WDMA_DATA :: reserved0 [31:02] */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_WR_ARB_SEL_WDMA_DATA_reserved0_MASK 0xfffffffc
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_WR_ARB_SEL_WDMA_DATA_reserved0_SHIFT 2

/* XPT_MEMDMA_XMEMIF :: SCB_WR_ARB_SEL_WDMA_DATA :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_WR_ARB_SEL_WDMA_DATA_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_WR_ARB_SEL_WDMA_DATA_SCB_WR_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_WR_ARB_SEL_WDMA_DATA_SCB_WR_CLIENT_SEL_DEFAULT 0x00000000

/***************************************************************************
 *SCB_RD_ARB_SEL_WDMA_DESC - SCB Read Client select register for RSBUFF
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SCB_RD_ARB_SEL_WDMA_DESC :: reserved0 [31:02] */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_WDMA_DESC_reserved0_MASK 0xfffffffc
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_WDMA_DESC_reserved0_SHIFT 2

/* XPT_MEMDMA_XMEMIF :: SCB_RD_ARB_SEL_WDMA_DESC :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_WDMA_DESC_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_WDMA_DESC_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_WDMA_DESC_SCB_RD_CLIENT_SEL_DEFAULT 0x00000000

/***************************************************************************
 *SCB_RD_ARB_SEL_MCPB0_DESC - SCB Read Client select register for Playback0
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SCB_RD_ARB_SEL_MCPB0_DESC :: reserved0 [31:02] */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_MCPB0_DESC_reserved0_MASK 0xfffffffc
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_MCPB0_DESC_reserved0_SHIFT 2

/* XPT_MEMDMA_XMEMIF :: SCB_RD_ARB_SEL_MCPB0_DESC :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_MCPB0_DESC_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_MCPB0_DESC_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_MCPB0_DESC_SCB_RD_CLIENT_SEL_DEFAULT 0x00000000

/***************************************************************************
 *SCB_RD_ARB_SEL_MCPB0_DATA - SCB Read Client select register for Playback1
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SCB_RD_ARB_SEL_MCPB0_DATA :: reserved0 [31:02] */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_MCPB0_DATA_reserved0_MASK 0xfffffffc
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_MCPB0_DATA_reserved0_SHIFT 2

/* XPT_MEMDMA_XMEMIF :: SCB_RD_ARB_SEL_MCPB0_DATA :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_MCPB0_DATA_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_MCPB0_DATA_SCB_RD_CLIENT_SEL_SHIFT 0
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_SEL_MCPB0_DATA_SCB_RD_CLIENT_SEL_DEFAULT 0x00000000

/***************************************************************************
 *SCB_WR_ARB_MODE - SCB Write Client Arbiter Mode Control
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SCB_WR_ARB_MODE :: reserved0 [31:02] */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_WR_ARB_MODE_reserved0_MASK      0xfffffffc
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_WR_ARB_MODE_reserved0_SHIFT     2

/* XPT_MEMDMA_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_0_ARB_MODE [01:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_MASK 0x00000003
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_SHIFT 0
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_DEFAULT 0x00000000

/***************************************************************************
 *SCB_RD_ARB_MODE - SCB Read Client Arbiter Mode Control
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SCB_RD_ARB_MODE :: reserved0 [31:02] */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_MODE_reserved0_MASK      0xfffffffc
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_MODE_reserved0_SHIFT     2

/* XPT_MEMDMA_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_0_ARB_MODE [01:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_MASK 0x00000003
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_SHIFT 0
#define BCHP_XPT_MEMDMA_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_DEFAULT 0x00000000

/***************************************************************************
 *INTR_STATUS_REG - Interrupt Status Register
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: INTR_STATUS_REG :: reserved0 [31:02] */
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_reserved0_MASK      0xfffffffc
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_reserved0_SHIFT     2

/* XPT_MEMDMA_XMEMIF :: INTR_STATUS_REG :: XMEMIF_WRITE_ERROR [01:01] */
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_MASK 0x00000002
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_SHIFT 1
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_DEFAULT 0x00000000

/* XPT_MEMDMA_XMEMIF :: INTR_STATUS_REG :: XMEMIF_READ_ERROR [00:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_MASK 0x00000001
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_SHIFT 0
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_DEFAULT 0x00000000

/***************************************************************************
 *INTR_STATUS_REG_EN - Interrupt Status Enable Register
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: INTR_STATUS_REG_EN :: reserved0 [31:02] */
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_EN_reserved0_MASK   0xfffffffc
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_EN_reserved0_SHIFT  2

/* XPT_MEMDMA_XMEMIF :: INTR_STATUS_REG_EN :: INTR_STATUS_REG_EN [01:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_MASK 0x00000003
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_SHIFT 0
#define BCHP_XPT_MEMDMA_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_DEFAULT 0x00000000

/***************************************************************************
 *WR_DEBUG - Debug and Test register for XMEMIF write
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: WR_DEBUG :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_DEBUG_reserved0_MASK             0xfffe0000
#define BCHP_XPT_MEMDMA_XMEMIF_WR_DEBUG_reserved0_SHIFT            17

/* XPT_MEMDMA_XMEMIF :: WR_DEBUG :: WR_LCIF_DATA_RDY [16:16] */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_MASK      0x00010000
#define BCHP_XPT_MEMDMA_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_SHIFT     16
#define BCHP_XPT_MEMDMA_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_DEFAULT   0x00000000

/* XPT_MEMDMA_XMEMIF :: WR_DEBUG :: reserved1 [15:01] */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_DEBUG_reserved1_MASK             0x0000fffe
#define BCHP_XPT_MEMDMA_XMEMIF_WR_DEBUG_reserved1_SHIFT            1

/* XPT_MEMDMA_XMEMIF :: WR_DEBUG :: WR_LCIF_ERROR [00:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_MASK         0x00000001
#define BCHP_XPT_MEMDMA_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_SHIFT        0
#define BCHP_XPT_MEMDMA_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_DEFAULT      0x00000000

/***************************************************************************
 *RD_DEBUG0 - Debug and Test register for XMEMIF read
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: RD_DEBUG0 :: reserved0 [31:03] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG0_reserved0_MASK            0xfffffff8
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG0_reserved0_SHIFT           3

/* XPT_MEMDMA_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR2 [02:02] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR2_MASK       0x00000004
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR2_SHIFT      2
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR2_DEFAULT    0x00000000

/* XPT_MEMDMA_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR1 [01:01] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR1_MASK       0x00000002
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR1_SHIFT      1
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR1_DEFAULT    0x00000000

/* XPT_MEMDMA_XMEMIF :: RD_DEBUG0 :: RD_LCIF_ERROR0 [00:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR0_MASK       0x00000001
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR0_SHIFT      0
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG0_RD_LCIF_ERROR0_DEFAULT    0x00000000

/***************************************************************************
 *RD_DEBUG1 - Debug and Test register for XMEMIF read
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: RD_DEBUG1 :: reserved0 [31:03] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG1_reserved0_MASK            0xfffffff8
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG1_reserved0_SHIFT           3

/* XPT_MEMDMA_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY2 [02:02] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY2_MASK    0x00000004
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY2_SHIFT   2
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY2_DEFAULT 0x00000000

/* XPT_MEMDMA_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY1 [01:01] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY1_MASK    0x00000002
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY1_SHIFT   1
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY1_DEFAULT 0x00000000

/* XPT_MEMDMA_XMEMIF :: RD_DEBUG1 :: RD_LCIF_DATA_RDY0 [00:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY0_MASK    0x00000001
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY0_SHIFT   0
#define BCHP_XPT_MEMDMA_XMEMIF_RD_DEBUG1_RD_LCIF_DATA_RDY0_DEFAULT 0x00000000

/***************************************************************************
 *WR_RDY_ACCEPT_STATUS - Ready Accept Status On the Wr XMEM interface
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: WR_RDY_ACCEPT_STATUS :: reserved0 [31:20] */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved0_MASK 0xfff00000
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved0_SHIFT 20

/* XPT_MEMDMA_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL0 [19:19] */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL0_MASK 0x00080000
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL0_SHIFT 19

/* XPT_MEMDMA_XMEMIF :: WR_RDY_ACCEPT_STATUS :: reserved1 [18:15] */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved1_MASK 0x00078000
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved1_SHIFT 15

/* XPT_MEMDMA_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL0 [14:14] */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL0_MASK 0x00004000
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL0_SHIFT 14

/* XPT_MEMDMA_XMEMIF :: WR_RDY_ACCEPT_STATUS :: reserved2 [13:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved2_MASK 0x00003c00
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved2_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL0 [09:09] */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL0_MASK 0x00000200
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL0_SHIFT 9

/* XPT_MEMDMA_XMEMIF :: WR_RDY_ACCEPT_STATUS :: reserved3 [08:05] */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved3_MASK 0x000001e0
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved3_SHIFT 5

/* XPT_MEMDMA_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL0 [04:04] */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL0_MASK 0x00000010
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL0_SHIFT 4

/* XPT_MEMDMA_XMEMIF :: WR_RDY_ACCEPT_STATUS :: reserved4 [03:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved4_MASK 0x0000000f
#define BCHP_XPT_MEMDMA_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved4_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_STATUS - Ready Accept Status On the RD XMEM interface
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_STATUS :: reserved0 [31:28] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_reserved0_MASK 0xf0000000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_reserved0_SHIFT 28

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_STATUS :: RDY_RD_CL0 [27:27] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_RDY_RD_CL0_MASK 0x08000000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_RDY_RD_CL0_SHIFT 27

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_STATUS :: reserved1 [26:21] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_reserved1_MASK 0x07e00000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_reserved1_SHIFT 21

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_STATUS :: ACPT_RD_CL0 [20:20] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_ACPT_RD_CL0_MASK 0x00100000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_ACPT_RD_CL0_SHIFT 20

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_STATUS :: reserved2 [19:14] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_reserved2_MASK 0x000fc000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_reserved2_SHIFT 14

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_STATUS :: RDY_RD_ACK_CL0 [13:13] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_RDY_RD_ACK_CL0_MASK 0x00002000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_RDY_RD_ACK_CL0_SHIFT 13

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_STATUS :: reserved3 [12:07] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_reserved3_MASK 0x00001f80
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_reserved3_SHIFT 7

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_STATUS :: ACPT_RD_ACK_CL0 [06:06] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_ACPT_RD_ACK_CL0_MASK 0x00000040
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_ACPT_RD_ACK_CL0_SHIFT 6

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_STATUS :: reserved4 [05:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_reserved4_MASK 0x0000003f
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_STATUS_reserved4_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_PB_LCTOXMEM - Ready Accept Status on the RD XMEM interface for Playback LC to xmem
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL6 [31:31] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL6_MASK 0x80000000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL6_SHIFT 31

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: RDY_RD_CL7 [30:30] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL7_MASK 0x40000000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_RDY_RD_CL7_SHIFT 30

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: reserved0 [29:16] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved0_MASK 0x3fff0000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved0_SHIFT 16

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL6 [15:15] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL6_MASK 0x00008000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL6_SHIFT 15

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: ACPT_RD_CL7 [14:14] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL7_MASK 0x00004000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_ACPT_RD_CL7_SHIFT 14

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_PB_LCTOXMEM :: reserved1 [13:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved1_MASK 0x00003fff
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM_reserved1_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_PB_XMEMTOLC - Ready Accept Status On the RD XMEM interface for Playback xmem to LC
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL6 [31:31] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL6_MASK 0x80000000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL6_SHIFT 31

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: RDY_RD_ACK_CL7 [30:30] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL7_MASK 0x40000000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_RDY_RD_ACK_CL7_SHIFT 30

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: reserved0 [29:16] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved0_MASK 0x3fff0000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved0_SHIFT 16

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL6 [15:15] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL6_MASK 0x00008000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL6_SHIFT 15

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: ACPT_RD_ACK_CL7 [14:14] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL7_MASK 0x00004000
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_ACPT_RD_ACK_CL7_SHIFT 14

/* XPT_MEMDMA_XMEMIF :: RD_RDY_ACCEPT_PB_XMEMTOLC :: reserved1 [13:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved1_MASK 0x00003fff
#define BCHP_XPT_MEMDMA_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC_reserved1_SHIFT 0

/***************************************************************************
 *SEC_REGION_CTRL - DRAM Secured Address Range1-7 status
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION_CTRL :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_reserved0_MASK      0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_reserved0_SHIFT     8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION_CTRL :: REGION7_EN [07:07] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION7_EN_MASK     0x00000080
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION7_EN_SHIFT    7
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION7_EN_DEFAULT  0x00000000

/* XPT_MEMDMA_XMEMIF :: SEC_REGION_CTRL :: REGION6_EN [06:06] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION6_EN_MASK     0x00000040
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION6_EN_SHIFT    6
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION6_EN_DEFAULT  0x00000000

/* XPT_MEMDMA_XMEMIF :: SEC_REGION_CTRL :: REGION5_EN [05:05] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION5_EN_MASK     0x00000020
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION5_EN_SHIFT    5
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION5_EN_DEFAULT  0x00000000

/* XPT_MEMDMA_XMEMIF :: SEC_REGION_CTRL :: REGION4_EN [04:04] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION4_EN_MASK     0x00000010
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION4_EN_SHIFT    4
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION4_EN_DEFAULT  0x00000000

/* XPT_MEMDMA_XMEMIF :: SEC_REGION_CTRL :: REGION3_EN [03:03] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION3_EN_MASK     0x00000008
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION3_EN_SHIFT    3
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION3_EN_DEFAULT  0x00000000

/* XPT_MEMDMA_XMEMIF :: SEC_REGION_CTRL :: REGION2_EN [02:02] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION2_EN_MASK     0x00000004
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION2_EN_SHIFT    2
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION2_EN_DEFAULT  0x00000000

/* XPT_MEMDMA_XMEMIF :: SEC_REGION_CTRL :: REGION1_EN [01:01] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION1_EN_MASK     0x00000002
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION1_EN_SHIFT    1
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_REGION1_EN_DEFAULT  0x00000000

/* XPT_MEMDMA_XMEMIF :: SEC_REGION_CTRL :: reserved1 [00:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_reserved1_MASK      0x00000001
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION_CTRL_reserved1_SHIFT     0

/***************************************************************************
 *SEC_REGION1_START_LO - DRAM Secured Address Range1 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION1_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION1_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_START_LO_reserved0_MASK 0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_START_LO_reserved0_SHIFT 0

/***************************************************************************
 *SEC_REGION1_START_HI - DRAM Secured Address Range1 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION1_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_START_HI_reserved0_MASK 0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_START_HI_reserved0_SHIFT 8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION1_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION1_END_LO - DRAM Secured Address Range1 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION1_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_END_LO_SEC_REGION_END_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION1_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_END_LO_reserved0_MASK   0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_END_LO_reserved0_SHIFT  0

/***************************************************************************
 *SEC_REGION1_END_HI - DRAM Secured Address Range1 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION1_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_END_HI_reserved0_MASK   0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_END_HI_reserved0_SHIFT  8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION1_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_END_HI_SEC_REGION_END_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION1_END_HI_SEC_REGION_END_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION2_START_LO - DRAM Secured Address Range2 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION2_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION2_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_START_LO_reserved0_MASK 0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_START_LO_reserved0_SHIFT 0

/***************************************************************************
 *SEC_REGION2_START_HI - DRAM Secured Address Range2 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION2_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_START_HI_reserved0_MASK 0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_START_HI_reserved0_SHIFT 8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION2_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION2_END_LO - DRAM Secured Address Range2 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION2_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_END_LO_SEC_REGION_END_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION2_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_END_LO_reserved0_MASK   0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_END_LO_reserved0_SHIFT  0

/***************************************************************************
 *SEC_REGION2_END_HI - DRAM Secured Address Range2 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION2_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_END_HI_reserved0_MASK   0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_END_HI_reserved0_SHIFT  8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION2_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_END_HI_SEC_REGION_END_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION2_END_HI_SEC_REGION_END_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION3_START_LO - DRAM Secured Address Range3 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION3_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION3_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_START_LO_reserved0_MASK 0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_START_LO_reserved0_SHIFT 0

/***************************************************************************
 *SEC_REGION3_START_HI - DRAM Secured Address Range3 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION3_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_START_HI_reserved0_MASK 0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_START_HI_reserved0_SHIFT 8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION3_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION3_END_LO - DRAM Secured Address Range3 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION3_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_END_LO_SEC_REGION_END_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION3_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_END_LO_reserved0_MASK   0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_END_LO_reserved0_SHIFT  0

/***************************************************************************
 *SEC_REGION3_END_HI - DRAM Secured Address Range3 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION3_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_END_HI_reserved0_MASK   0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_END_HI_reserved0_SHIFT  8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION3_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_END_HI_SEC_REGION_END_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION3_END_HI_SEC_REGION_END_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION4_START_LO - DRAM Secured Address Range4 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION4_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION4_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_START_LO_reserved0_MASK 0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_START_LO_reserved0_SHIFT 0

/***************************************************************************
 *SEC_REGION4_START_HI - DRAM Secured Address Range4 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION4_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_START_HI_reserved0_MASK 0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_START_HI_reserved0_SHIFT 8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION4_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION4_END_LO - DRAM Secured Address Range4 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION4_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_END_LO_SEC_REGION_END_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION4_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_END_LO_reserved0_MASK   0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_END_LO_reserved0_SHIFT  0

/***************************************************************************
 *SEC_REGION4_END_HI - DRAM Secured Address Range4 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION4_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_END_HI_reserved0_MASK   0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_END_HI_reserved0_SHIFT  8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION4_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_END_HI_SEC_REGION_END_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION4_END_HI_SEC_REGION_END_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION5_START_LO - DRAM Secured Address Range5 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION5_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION5_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_START_LO_reserved0_MASK 0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_START_LO_reserved0_SHIFT 0

/***************************************************************************
 *SEC_REGION5_START_HI - DRAM Secured Address Range5 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION5_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_START_HI_reserved0_MASK 0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_START_HI_reserved0_SHIFT 8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION5_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION5_END_LO - DRAM Secured Address Range5 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION5_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_END_LO_SEC_REGION_END_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION5_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_END_LO_reserved0_MASK   0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_END_LO_reserved0_SHIFT  0

/***************************************************************************
 *SEC_REGION5_END_HI - DRAM Secured Address Range5 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION5_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_END_HI_reserved0_MASK   0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_END_HI_reserved0_SHIFT  8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION5_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_END_HI_SEC_REGION_END_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION5_END_HI_SEC_REGION_END_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION6_START_LO - DRAM Secured Address Range6 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION6_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION6_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_START_LO_reserved0_MASK 0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_START_LO_reserved0_SHIFT 0

/***************************************************************************
 *SEC_REGION6_START_HI - DRAM Secured Address Range6 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION6_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_START_HI_reserved0_MASK 0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_START_HI_reserved0_SHIFT 8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION6_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION6_END_LO - DRAM Secured Address Range6 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION6_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_END_LO_SEC_REGION_END_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION6_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_END_LO_reserved0_MASK   0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_END_LO_reserved0_SHIFT  0

/***************************************************************************
 *SEC_REGION6_END_HI - DRAM Secured Address Range6 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION6_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_END_HI_reserved0_MASK   0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_END_HI_reserved0_SHIFT  8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION6_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_END_HI_SEC_REGION_END_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION6_END_HI_SEC_REGION_END_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION7_START_LO - DRAM Secured Address Range7 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION7_START_LO :: SEC_REGION_START_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_START_LO_SEC_REGION_START_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_START_LO_SEC_REGION_START_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION7_START_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_START_LO_reserved0_MASK 0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_START_LO_reserved0_SHIFT 0

/***************************************************************************
 *SEC_REGION7_START_HI - DRAM Secured Address Range7 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION7_START_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_START_HI_reserved0_MASK 0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_START_HI_reserved0_SHIFT 8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION7_START_HI :: SEC_REGION_START_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_START_HI_SEC_REGION_START_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_START_HI_SEC_REGION_START_HI_SHIFT 0

/***************************************************************************
 *SEC_REGION7_END_LO - DRAM Secured Address Range7 Start (LSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION7_END_LO :: SEC_REGION_END_LO [31:10] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_END_LO_SEC_REGION_END_LO_MASK 0xfffffc00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_END_LO_SEC_REGION_END_LO_SHIFT 10

/* XPT_MEMDMA_XMEMIF :: SEC_REGION7_END_LO :: reserved0 [09:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_END_LO_reserved0_MASK   0x000003ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_END_LO_reserved0_SHIFT  0

/***************************************************************************
 *SEC_REGION7_END_HI - DRAM Secured Address Range7 Start (MSbs)
 ***************************************************************************/
/* XPT_MEMDMA_XMEMIF :: SEC_REGION7_END_HI :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_END_HI_reserved0_MASK   0xffffff00
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_END_HI_reserved0_SHIFT  8

/* XPT_MEMDMA_XMEMIF :: SEC_REGION7_END_HI :: SEC_REGION_END_HI [07:00] */
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_END_HI_SEC_REGION_END_HI_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_XMEMIF_SEC_REGION7_END_HI_SEC_REGION_END_HI_SHIFT 0

#endif /* #ifndef BCHP_XPT_MEMDMA_XMEMIF_H__ */

/* End of File */
