# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

gen_specs_file: 'data/aib_ams/specs_ip/dll_delay_cell.yaml'

props:
  cell_description: "AIB DLL delay cell."
pwr_pins:
  VDD: VDDCORE
gnd_pins:
  VSS: VSS
stdcell_pwr_pins: [VDD, VSS]

input_pins_defaults:
  pwr_pin: VDD
  gnd_pin: VSS
  dw_rise: driver_waveform
  dw_fall: driver_waveform


input_pins:
  - name: in_p
  - name: bk
  - name: ci_p
  - name: ck
  - name: si
  - name: SE
  - name: RSTb

inout_pins_defaults: {}
inout_pins: {}

cond_defaults:
  in_p: 1
  bk: 1
  ci_p: 0
  ck: 1
  si: 1
  SE: 0
  RSTb: 1

output_pins_defaults:
  pwr_pin: VDD
  gnd_pin: VSS
  max_fanout: 20

output_pins:
  - name: out_p
    func: "!bk * in_p + bk * ci_p"
    cap_info:
      max_cap: 20.0e-15
    timing_info:
      - related: in_p
        sense: positive_unate
        cond:
          bk: 0
          ci_p: 1
  - name: co_p
    func: "!in_p + !bk"
    cap_info:
      max_cap: 20.0e-15
    timing_info:
      - related: in_p
        sense: negative_unate
        cond: {bk: 0}
        zero_delay: True
min_fanout: 0.5
input_cap_min: 1.0e-15
input_cap_range_scale: 0.2


