Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Sun Apr 21 17:53:13 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt FinalProject_impl_1.twr FinalProject_impl_1.udb -gui

-----------------------------------------
Design:          topvhd
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock Hello/lscc_pll_inst/clk
        2.2  Clock Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
Hola/add_188_add_4_33/B0	->	Hola/add_188_add_4_33/S0

++++ Loop2
Hola/add_188_add_4_31/B0	->	Hola/add_188_add_4_31/S0

++++ Loop3
Hola/add_188_add_4_31/B1	->	Hola/add_188_add_4_31/S1

++++ Loop4
Hola/add_188_add_4_29/B0	->	Hola/add_188_add_4_29/S0

++++ Loop5
Hola/add_188_add_4_29/B1	->	Hola/add_188_add_4_29/S1

++++ Loop6
Hola/add_188_add_4_27/B0	->	Hola/add_188_add_4_27/S0

++++ Loop7
Hola/add_188_add_4_27/B1	->	Hola/add_188_add_4_27/S1

++++ Loop8
Hola/add_188_add_4_25/B0	->	Hola/add_188_add_4_25/S0

++++ Loop9
Hola/add_188_add_4_25/B1	->	Hola/add_188_add_4_25/S1

++++ Loop10
Hola/add_188_add_4_23/B0	->	Hola/add_188_add_4_23/S0

++++ Loop11
Hola/add_188_add_4_23/B1	->	Hola/add_188_add_4_23/S1

++++ Loop12
Hola/add_188_add_4_21/B0	->	Hola/add_188_add_4_21/S0

++++ Loop13
Hola/add_188_add_4_21/B1	->	Hola/add_188_add_4_21/S1

++++ Loop14
Hola/add_188_add_4_19/B0	->	Hola/add_188_add_4_19/S0

++++ Loop15
Hola/add_188_add_4_19/B1	->	Hola/add_188_add_4_19/S1

++++ Loop16
Hola/add_188_add_4_17/B0	->	Hola/add_188_add_4_17/S0

++++ Loop17
Hola/add_188_add_4_17/B1	->	Hola/add_188_add_4_17/S1

++++ Loop18
Hola/add_188_add_4_15/B0	->	Hola/add_188_add_4_15/S0

++++ Loop19
Hola/add_188_add_4_15/B1	->	Hola/add_188_add_4_15/S1

++++ Loop20
Hola/add_188_add_4_13/B0	->	Hola/add_188_add_4_13/S0

++++ Loop21
Hola/add_188_add_4_13/B1	->	Hola/add_188_add_4_13/S1

++++ Loop22
Hola/add_188_add_4_11/B0	->	Hola/add_188_add_4_11/S0

++++ Loop23
Hola/add_188_add_4_11/B1	->	Hola/add_188_add_4_11/S1

++++ Loop24
Hola/add_188_add_4_9/B0	->	Hola/add_188_add_4_9/S0

++++ Loop25
Hola/add_188_add_4_9/B1	->	Hola/add_188_add_4_9/S1

++++ Loop26
Hola/add_188_add_4_7/B0	->	Hola/add_188_add_4_7/S0

++++ Loop27
Hola/add_188_add_4_7/B1	->	Hola/add_188_add_4_7/S1

++++ Loop28
Hola/add_188_add_4_5/B0	->	Hola/add_188_add_4_5/S0

++++ Loop29
Hola/add_188_add_4_5/B1	->	Hola/add_188_add_4_5/S1

++++ Loop30
Hola/add_188_add_4_3/B0	->	Hola/add_188_add_4_3/S0

++++ Loop31
Hola/add_188_add_4_3/B1	->	Hola/add_188_add_4_3/S1

++++ Loop32
Hola/add_188_add_4_1/B1	->	Hola/add_188_add_4_1/S1

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "Hello/lscc_pll_inst/clk"
=======================
create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
     Clock Hello/lscc_pll_inst/clk      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From Hello/lscc_pll_inst/clk           |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
     Clock Hello/lscc_pll_inst/clk      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
=======================
create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------
Clock Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------
 From Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL|             Target |          39.800 ns |         25.126 MHz 
                                           | Actual (all paths) |          19.787 ns |         50.538 MHz 
----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------
Clock Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------
 From Hello/lscc_pll_inst/clk              |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 52.5458%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {Hello/lscc_pll_inst                                                                                                    
/clk} -period 20.8333333333333 [get_net                                                                                                    
s clk]                                  |   20.833 ns |    0.003 ns |    0   |   20.830 ns |  48.008 MHz |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {Hello.lsc                                                                                                    
c_pll_inst.u_PLL_B/OUTGLOBAL} -source [                                                                                                    
get_pins {Hello/lscc_pll_inst/u_PLL_B/R                                                                                                    
EFERENCECLK}] -multiply_by 67 -divide_b                                                                                                    
y 128 [get_pins {Hello/lscc_pll_inst/u_                                                                                                    
PLL_B/OUTGLOBAL }]                      |   39.800 ns |   20.013 ns |    5   |   19.787 ns |  50.538 MHz |       163      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{Howdy/countr__i6/SR   Howdy/countr__i7/SR}              
                                         |   20.014 ns 
{Howdy/countr__i4/SR   Howdy/countr__i5/SR}              
                                         |   20.014 ns 
{Howdy/countr__i2/SR   Howdy/countr__i3/SR}              
                                         |   20.014 ns 
Howdy/countr__i1/SR                      |   20.014 ns 
Howdy/countr__i32/SR                     |   20.014 ns 
Howdy/hon_40/SR                          |   20.398 ns 
{Howdy/countc_266__i6/SR   Howdy/countc_266__i7/SR}              
                                         |   20.635 ns 
{Howdy/countc_266__i4/SR   Howdy/countc_266__i5/SR}              
                                         |   20.635 ns 
{Howdy/countc_266__i2/SR   Howdy/countc_266__i3/SR}              
                                         |   20.635 ns 
Howdy/countc_266__i1/SR                  |   20.635 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {Hello/lscc_pll_inst                                                                                                    
/clk} -period 20.8333333333333 [get_net                                                                                                    
s clk]                                  |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {Hello.lsc                                                                                                    
c_pll_inst.u_PLL_B/OUTGLOBAL} -source [                                                                                                    
get_pins {Hello/lscc_pll_inst/u_PLL_B/R                                                                                                    
EFERENCECLK}] -multiply_by 67 -divide_b                                                                                                    
y 128 [get_pins {Hello/lscc_pll_inst/u_                                                                                                    
PLL_B/OUTGLOBAL }]                      |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       163      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
NES/NEScount_i9/D                        |    3.112 ns 
NES/NEScount_i0/D                        |    3.112 ns 
NES/count_265__i17/D                     |    3.417 ns 
NES/count_265__i18/D                     |    3.417 ns 
NES/count_265__i15/D                     |    3.417 ns 
NES/count_265__i16/D                     |    3.417 ns 
NES/count_265__i13/D                     |    3.417 ns 
NES/count_265__i14/D                     |    3.417 ns 
NES/count_265__i0/D                      |    3.417 ns 
NES/count_265__i19/D                     |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
NES/NEScount_i0/Q                       |          No required time
NES/NEScount_i2/Q                       |          No required time
NES/NEScount_i1/Q                       |          No required time
NES/NEScount_i3/Q                       |          No required time
NES/button_i6/Q                         |    No arrival or required
NES/NEScount_i9/Q                       |          No required time
NES/NEScount_i6/Q                       |          No required time
NES/NEScount_i7/Q                       |          No required time
NES/NEScount_i4/Q                       |          No required time
NES/button_i5/Q                         |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        22
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 8 End Points          |           Type           
-------------------------------------------------------------------
NES/button_i6/D                         |          No required time
NES/button_i5/D                         |          No required time
NES/button_i3/D                         |          No required time
NES/button_i1/D                         |          No required time
NES/button_i2/D                         |          No required time
NES/button_i4/D                         |          No required time
NES/button_i0/D                         |          No required time
NES/button_i7/D                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         8
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
control                                 |                     input
HSYNC                                   |                    output
VSYNC                                   |                    output
rgbT[5]                                 |                    output
rgbT[4]                                 |                    output
rgbT[3]                                 |                    output
rgbT[2]                                 |                    output
rgbT[1]                                 |                    output
rgbT[0]                                 |                    output
latch                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
163 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_266__i15/Q
Path End         : {Howdy/countr__i6/SR   Howdy/countr__i7/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.013 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         19.257
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.884

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_266__i14/CK   Howdy/countc_266__i15/CK}->Howdy/countc_266__i15/Q
                                          SLICE_R11C4D    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[14]                                          NET DELAY        2.742        14.760  1       
Howdy/i15_4_lut_adj_40/A->Howdy/i15_4_lut_adj_40/Z
                                          SLICE_R12C6B    A1_TO_F1_DELAY   0.450        15.210  1       
Howdy/n36_adj_425                                         NET DELAY        2.768        17.978  1       
Howdy/i20_4_lut_adj_37/D->Howdy/i20_4_lut_adj_37/Z
                                          SLICE_R12C5B    D0_TO_F0_DELAY   0.450        18.428  3       
Howdy/n2382                                               NET DELAY        3.603        22.031  1       
Howdy/i1_4_lut_adj_36/B->Howdy/i1_4_lut_adj_36/Z
                                          SLICE_R18C5B    B0_TO_F0_DELAY   0.450        22.481  3       
Howdy/n62_adj_407                                         NET DELAY        3.695        26.176  1       
Howdy/i2_3_lut_4_lut/A->Howdy/i2_3_lut_4_lut/Z
                                          SLICE_R22C5C    A0_TO_F0_DELAY   0.450        26.626  17      
Howdy/row_9__N_187                                        NET DELAY        3.258        29.884  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_266__i15/Q
Path End         : {Howdy/countr__i4/SR   Howdy/countr__i5/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.013 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         19.257
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.884

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_266__i14/CK   Howdy/countc_266__i15/CK}->Howdy/countc_266__i15/Q
                                          SLICE_R11C4D    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[14]                                          NET DELAY        2.742        14.760  1       
Howdy/i15_4_lut_adj_40/A->Howdy/i15_4_lut_adj_40/Z
                                          SLICE_R12C6B    A1_TO_F1_DELAY   0.450        15.210  1       
Howdy/n36_adj_425                                         NET DELAY        2.768        17.978  1       
Howdy/i20_4_lut_adj_37/D->Howdy/i20_4_lut_adj_37/Z
                                          SLICE_R12C5B    D0_TO_F0_DELAY   0.450        18.428  3       
Howdy/n2382                                               NET DELAY        3.603        22.031  1       
Howdy/i1_4_lut_adj_36/B->Howdy/i1_4_lut_adj_36/Z
                                          SLICE_R18C5B    B0_TO_F0_DELAY   0.450        22.481  3       
Howdy/n62_adj_407                                         NET DELAY        3.695        26.176  1       
Howdy/i2_3_lut_4_lut/A->Howdy/i2_3_lut_4_lut/Z
                                          SLICE_R22C5C    A0_TO_F0_DELAY   0.450        26.626  17      
Howdy/row_9__N_187                                        NET DELAY        3.258        29.884  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_266__i15/Q
Path End         : {Howdy/countr__i2/SR   Howdy/countr__i3/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.013 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         19.257
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.884

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_266__i14/CK   Howdy/countc_266__i15/CK}->Howdy/countc_266__i15/Q
                                          SLICE_R11C4D    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[14]                                          NET DELAY        2.742        14.760  1       
Howdy/i15_4_lut_adj_40/A->Howdy/i15_4_lut_adj_40/Z
                                          SLICE_R12C6B    A1_TO_F1_DELAY   0.450        15.210  1       
Howdy/n36_adj_425                                         NET DELAY        2.768        17.978  1       
Howdy/i20_4_lut_adj_37/D->Howdy/i20_4_lut_adj_37/Z
                                          SLICE_R12C5B    D0_TO_F0_DELAY   0.450        18.428  3       
Howdy/n2382                                               NET DELAY        3.603        22.031  1       
Howdy/i1_4_lut_adj_36/B->Howdy/i1_4_lut_adj_36/Z
                                          SLICE_R18C5B    B0_TO_F0_DELAY   0.450        22.481  3       
Howdy/n62_adj_407                                         NET DELAY        3.695        26.176  1       
Howdy/i2_3_lut_4_lut/A->Howdy/i2_3_lut_4_lut/Z
                                          SLICE_R22C5C    A0_TO_F0_DELAY   0.450        26.626  17      
Howdy/row_9__N_187                                        NET DELAY        3.258        29.884  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_266__i15/Q
Path End         : Howdy/countr__i1/SR
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.013 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         19.257
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.884

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_266__i14/CK   Howdy/countc_266__i15/CK}->Howdy/countc_266__i15/Q
                                          SLICE_R11C4D    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[14]                                          NET DELAY        2.742        14.760  1       
Howdy/i15_4_lut_adj_40/A->Howdy/i15_4_lut_adj_40/Z
                                          SLICE_R12C6B    A1_TO_F1_DELAY   0.450        15.210  1       
Howdy/n36_adj_425                                         NET DELAY        2.768        17.978  1       
Howdy/i20_4_lut_adj_37/D->Howdy/i20_4_lut_adj_37/Z
                                          SLICE_R12C5B    D0_TO_F0_DELAY   0.450        18.428  3       
Howdy/n2382                                               NET DELAY        3.603        22.031  1       
Howdy/i1_4_lut_adj_36/B->Howdy/i1_4_lut_adj_36/Z
                                          SLICE_R18C5B    B0_TO_F0_DELAY   0.450        22.481  3       
Howdy/n62_adj_407                                         NET DELAY        3.695        26.176  1       
Howdy/i2_3_lut_4_lut/A->Howdy/i2_3_lut_4_lut/Z
                                          SLICE_R22C5C    A0_TO_F0_DELAY   0.450        26.626  17      
Howdy/row_9__N_187                                        NET DELAY        3.258        29.884  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_266__i15/Q
Path End         : Howdy/countr__i32/SR
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.013 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         19.257
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.884

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_266__i14/CK   Howdy/countc_266__i15/CK}->Howdy/countc_266__i15/Q
                                          SLICE_R11C4D    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[14]                                          NET DELAY        2.742        14.760  1       
Howdy/i15_4_lut_adj_40/A->Howdy/i15_4_lut_adj_40/Z
                                          SLICE_R12C6B    A1_TO_F1_DELAY   0.450        15.210  1       
Howdy/n36_adj_425                                         NET DELAY        2.768        17.978  1       
Howdy/i20_4_lut_adj_37/D->Howdy/i20_4_lut_adj_37/Z
                                          SLICE_R12C5B    D0_TO_F0_DELAY   0.450        18.428  3       
Howdy/n2382                                               NET DELAY        3.603        22.031  1       
Howdy/i1_4_lut_adj_36/B->Howdy/i1_4_lut_adj_36/Z
                                          SLICE_R18C5B    B0_TO_F0_DELAY   0.450        22.481  3       
Howdy/n62_adj_407                                         NET DELAY        3.695        26.176  1       
Howdy/i2_3_lut_4_lut/A->Howdy/i2_3_lut_4_lut/Z
                                          SLICE_R22C5C    A0_TO_F0_DELAY   0.450        26.626  17      
Howdy/row_9__N_187                                        NET DELAY        3.258        29.884  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_266__i15/Q
Path End         : Howdy/hon_40/SR
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 83.1% (route), 16.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.397 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.873
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.500

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_266__i14/CK   Howdy/countc_266__i15/CK}->Howdy/countc_266__i15/Q
                                          SLICE_R11C4D    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[14]                                          NET DELAY        2.742        14.760  1       
Howdy/i15_4_lut_adj_40/A->Howdy/i15_4_lut_adj_40/Z
                                          SLICE_R12C6B    A1_TO_F1_DELAY   0.450        15.210  1       
Howdy/n36_adj_425                                         NET DELAY        2.768        17.978  1       
Howdy/i20_4_lut_adj_37/D->Howdy/i20_4_lut_adj_37/Z
                                          SLICE_R12C5B    D0_TO_F0_DELAY   0.450        18.428  3       
Howdy/n2382                                               NET DELAY        3.603        22.031  1       
Howdy/i1_4_lut_adj_36/B->Howdy/i1_4_lut_adj_36/Z
                                          SLICE_R18C5B    B0_TO_F0_DELAY   0.450        22.481  3       
Howdy/n62_adj_407                                         NET DELAY        3.311        25.792  1       
Howdy/i1499_2_lut/D->Howdy/i1499_2_lut/Z  SLICE_R22C5C    D1_TO_F1_DELAY   0.450        26.242  1       
Howdy/n2085                                               NET DELAY        3.258        29.500  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_266__i15/Q
Path End         : {Howdy/countc_266__i6/SR   Howdy/countc_266__i7/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 82.7% (route), 17.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.634 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.636
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.263

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_266__i14/CK   Howdy/countc_266__i15/CK}->Howdy/countc_266__i15/Q
                                          SLICE_R11C4D    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[14]                                          NET DELAY        2.742        14.760  1       
Howdy/i15_4_lut_adj_40/A->Howdy/i15_4_lut_adj_40/Z
                                          SLICE_R12C6B    A1_TO_F1_DELAY   0.450        15.210  1       
Howdy/n36_adj_425                                         NET DELAY        2.768        17.978  1       
Howdy/i20_4_lut_adj_37/D->Howdy/i20_4_lut_adj_37/Z
                                          SLICE_R12C5B    D0_TO_F0_DELAY   0.450        18.428  3       
Howdy/n2382                                               NET DELAY        3.603        22.031  1       
Howdy/i1_4_lut_adj_36/B->Howdy/i1_4_lut_adj_36/Z
                                          SLICE_R18C5B    B0_TO_F0_DELAY   0.477        22.508  3       
Howdy/n62_adj_407                                         NET DELAY        0.305        22.813  1       
Howdy/i2705_2_lut/C->Howdy/i2705_2_lut/Z  SLICE_R18C5B    C1_TO_F1_DELAY   0.450        23.263  34      
Howdy/row_9__N_189                                        NET DELAY        6.000        29.263  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_266__i15/Q
Path End         : {Howdy/countc_266__i4/SR   Howdy/countc_266__i5/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 82.7% (route), 17.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.634 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.636
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.263

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_266__i14/CK   Howdy/countc_266__i15/CK}->Howdy/countc_266__i15/Q
                                          SLICE_R11C4D    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[14]                                          NET DELAY        2.742        14.760  1       
Howdy/i15_4_lut_adj_40/A->Howdy/i15_4_lut_adj_40/Z
                                          SLICE_R12C6B    A1_TO_F1_DELAY   0.450        15.210  1       
Howdy/n36_adj_425                                         NET DELAY        2.768        17.978  1       
Howdy/i20_4_lut_adj_37/D->Howdy/i20_4_lut_adj_37/Z
                                          SLICE_R12C5B    D0_TO_F0_DELAY   0.450        18.428  3       
Howdy/n2382                                               NET DELAY        3.603        22.031  1       
Howdy/i1_4_lut_adj_36/B->Howdy/i1_4_lut_adj_36/Z
                                          SLICE_R18C5B    B0_TO_F0_DELAY   0.477        22.508  3       
Howdy/n62_adj_407                                         NET DELAY        0.305        22.813  1       
Howdy/i2705_2_lut/C->Howdy/i2705_2_lut/Z  SLICE_R18C5B    C1_TO_F1_DELAY   0.450        23.263  34      
Howdy/row_9__N_189                                        NET DELAY        6.000        29.263  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_266__i15/Q
Path End         : {Howdy/countc_266__i2/SR   Howdy/countc_266__i3/SR}
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 82.7% (route), 17.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.634 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.636
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.263

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_266__i14/CK   Howdy/countc_266__i15/CK}->Howdy/countc_266__i15/Q
                                          SLICE_R11C4D    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[14]                                          NET DELAY        2.742        14.760  1       
Howdy/i15_4_lut_adj_40/A->Howdy/i15_4_lut_adj_40/Z
                                          SLICE_R12C6B    A1_TO_F1_DELAY   0.450        15.210  1       
Howdy/n36_adj_425                                         NET DELAY        2.768        17.978  1       
Howdy/i20_4_lut_adj_37/D->Howdy/i20_4_lut_adj_37/Z
                                          SLICE_R12C5B    D0_TO_F0_DELAY   0.450        18.428  3       
Howdy/n2382                                               NET DELAY        3.603        22.031  1       
Howdy/i1_4_lut_adj_36/B->Howdy/i1_4_lut_adj_36/Z
                                          SLICE_R18C5B    B0_TO_F0_DELAY   0.477        22.508  3       
Howdy/n62_adj_407                                         NET DELAY        0.305        22.813  1       
Howdy/i2705_2_lut/C->Howdy/i2705_2_lut/Z  SLICE_R18C5B    C1_TO_F1_DELAY   0.450        23.263  34      
Howdy/row_9__N_189                                        NET DELAY        6.000        29.263  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : Howdy/countc_266__i15/Q
Path End         : Howdy/countc_266__i1/SR
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 5
Delay Ratio      : 82.7% (route), 17.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.634 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                    0.000
- Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
- Setup Time                                                                     0.530
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 49.897

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                         18.636
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            29.263

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{Howdy/countc_266__i14/CK   Howdy/countc_266__i15/CK}->Howdy/countc_266__i15/Q
                                          SLICE_R11C4D    CLK_TO_Q1_DELAY  1.391        12.018  2       
Howdy/countc[14]                                          NET DELAY        2.742        14.760  1       
Howdy/i15_4_lut_adj_40/A->Howdy/i15_4_lut_adj_40/Z
                                          SLICE_R12C6B    A1_TO_F1_DELAY   0.450        15.210  1       
Howdy/n36_adj_425                                         NET DELAY        2.768        17.978  1       
Howdy/i20_4_lut_adj_37/D->Howdy/i20_4_lut_adj_37/Z
                                          SLICE_R12C5B    D0_TO_F0_DELAY   0.450        18.428  3       
Howdy/n2382                                               NET DELAY        3.603        22.031  1       
Howdy/i1_4_lut_adj_36/B->Howdy/i1_4_lut_adj_36/Z
                                          SLICE_R18C5B    B0_TO_F0_DELAY   0.477        22.508  3       
Howdy/n62_adj_407                                         NET DELAY        0.305        22.813  1       
Howdy/i2705_2_lut/C->Howdy/i2705_2_lut/Z  SLICE_R18C5B    C1_TO_F1_DELAY   0.450        23.263  34      
Howdy/row_9__N_189                                        NET DELAY        6.000        29.263  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {Hello/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
163 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_265__i19/Q
Path End         : NES/NEScount_i9/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.112
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
NES/count_265__i19/CK->NES/count_265__i19/Q
                                          SLICE_R17C10C   CLK_TO_Q0_DELAY  1.391        12.018  3       
NES/count[19]                                             NET DELAY        1.271        13.289  1       
SLICE_97/D0->SLICE_97/F0                  SLICE_R16C9C    D0_TO_F0_DELAY   0.450        13.739  1       
NES/count[19]/sig_000/FeedThruLUT                         NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_265__i10/Q
Path End         : NES/NEScount_i0/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.112
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            13.739

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_265__i9/CK   NES/count_265__i10/CK}->NES/count_265__i10/Q
                                          SLICE_R17C9B    CLK_TO_Q1_DELAY  1.391        12.018  3       
NES/count[10]                                             NET DELAY        1.271        13.289  1       
SLICE_108/D1->SLICE_108/F1                SLICE_R16C8C    D1_TO_F1_DELAY   0.450        13.739  1       
NES/count[10]/sig_009/FeedThruLUT                         NET DELAY        0.000        13.739  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_265__i19/Q
Path End         : NES/count_265__i19/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
NES/count_265__i19/CK->NES/count_265__i19/Q
                                          SLICE_R17C10C   CLK_TO_Q0_DELAY  1.391        12.018  3       
NES/count[19]                                             NET DELAY        1.576        13.594  1       
NES/count_265_add_4_21/C0->NES/count_265_add_4_21/S0
                                          SLICE_R17C10C   C0_TO_F0_DELAY   0.450        14.044  1       
NES/n85[19]                                               NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_265__i10/Q
Path End         : NES/count_265__i10/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_265__i9/CK   NES/count_265__i10/CK}->NES/count_265__i10/Q
                                          SLICE_R17C9B    CLK_TO_Q1_DELAY  1.391        12.018  3       
NES/count[10]                                             NET DELAY        1.576        13.594  1       
NES/count_265_add_4_11/C1->NES/count_265_add_4_11/S1
                                          SLICE_R17C9B    C1_TO_F1_DELAY   0.450        14.044  1       
NES/n85[10]                                               NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_265__i0/Q
Path End         : NES/count_265__i0/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
NES/count_265__i0/CK->NES/count_265__i0/Q
                                          SLICE_R17C8A    CLK_TO_Q1_DELAY  1.391        12.018  2       
NES/count[0]                                              NET DELAY        1.576        13.594  1       
NES/count_265_add_4_1/C1->NES/count_265_add_4_1/S1
                                          SLICE_R17C8A    C1_TO_F1_DELAY   0.450        14.044  1       
NES/n85[0]                                                NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_265__i3/Q
Path End         : NES/count_265__i3/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_265__i3/CK   NES/count_265__i4/CK}->NES/count_265__i3/Q
                                          SLICE_R17C8C    CLK_TO_Q0_DELAY  1.391        12.018  2       
NES/count[3]                                              NET DELAY        1.576        13.594  1       
NES/count_265_add_4_5/C0->NES/count_265_add_4_5/S0
                                          SLICE_R17C8C    C0_TO_F0_DELAY   0.450        14.044  1       
NES/n85[3]                                                NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_265__i9/Q
Path End         : NES/count_265__i9/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_265__i9/CK   NES/count_265__i10/CK}->NES/count_265__i9/Q
                                          SLICE_R17C9B    CLK_TO_Q0_DELAY  1.391        12.018  3       
NES/count[9]                                              NET DELAY        1.576        13.594  1       
NES/count_265_add_4_11/C0->NES/count_265_add_4_11/S0
                                          SLICE_R17C9B    C0_TO_F0_DELAY   0.450        14.044  1       
NES/n85[9]                                                NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_265__i11/Q
Path End         : NES/count_265__i11/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_265__i11/CK   NES/count_265__i12/CK}->NES/count_265__i11/Q
                                          SLICE_R17C9C    CLK_TO_Q0_DELAY  1.391        12.018  3       
NES/count[11]                                             NET DELAY        1.576        13.594  1       
NES/count_265_add_4_13/C0->NES/count_265_add_4_13/S0
                                          SLICE_R17C9C    C0_TO_F0_DELAY   0.450        14.044  1       
NES/n85[11]                                               NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_265__i16/Q
Path End         : NES/count_265__i16/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_265__i15/CK   NES/count_265__i16/CK}->NES/count_265__i16/Q
                                          SLICE_R17C10A   CLK_TO_Q1_DELAY  1.391        12.018  3       
NES/count[16]                                             NET DELAY        1.576        13.594  1       
NES/count_265_add_4_17/C1->NES/count_265_add_4_17/S1
                                          SLICE_R17C10A   C1_TO_F1_DELAY   0.450        14.044  1       
NES/n85[16]                                               NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : NES/count_265__i16/Q
Path End         : NES/NEScount_i6/D
Source Clock     : Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                    0.000
+ Destination Clock Uncertainty                                                  0.000
+ Destination Clock Path Delay                                                  10.627
+ Hold Time                                                                     -0.000
----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                 10.627

  Source Clock Arrival Time (Hello.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                 10.627
+ Data Path Delay                                                          3.417
-----------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                            14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{NES/count_265__i15/CK   NES/count_265__i16/CK}->NES/count_265__i16/Q
                                          SLICE_R17C10A   CLK_TO_Q1_DELAY  1.391        12.018  3       
NES/count[16]                                             NET DELAY        1.576        13.594  1       
SLICE_203/C1->SLICE_203/F1                SLICE_R16C10C   C1_TO_F1_DELAY   0.450        14.044  1       
NES/count[16]/sig_003/FeedThruLUT                         NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Hi/CLKHF                                  HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
clk                                                          NET DELAY      4.967         4.967  1       
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  58      
Hello/lscc_pll_inst/u_PLL_B/REFERENCECLK->Hello/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  58      
pll_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

