// Seed: 1984695472
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout supply1 id_1;
  wire id_4 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign id_1 = id_3 / -1;
  always disable id_5;
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    output supply0 id_6,
    input wand id_7,
    input supply1 id_8
    , id_17,
    input wand id_9,
    output wor id_10,
    input uwire id_11,
    output wand id_12,
    input wand id_13,
    output wire id_14,
    output uwire id_15
);
  assign id_10 = (1);
endmodule
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri1 module_3,
    output wire id_4,
    output logic id_5,
    input tri0 id_6,
    input wor id_7,
    output wand id_8,
    input tri1 id_9,
    input uwire id_10,
    output uwire id_11,
    output logic id_12
    , id_15,
    output wand id_13
);
  always @(posedge 1) begin : LABEL_0
    if (1 !=? -1) id_12 = id_6 == 1'b0;
    if (-1) begin : LABEL_1
      id_5 <= id_6;
    end else begin : LABEL_2
      id_15 <= id_3;
    end
  end
  module_2 modCall_1 (
      id_6,
      id_10,
      id_6,
      id_9,
      id_9,
      id_9,
      id_13,
      id_9,
      id_9,
      id_6,
      id_13,
      id_9,
      id_4,
      id_6,
      id_11,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
