#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 14 11:26:39 2021
# Process ID: 24964
# Current directory: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21812 D:\addam\Git\SDUP\zynq_fft_ip_core\module_sim\fft_module\fft_module.xpr
# Log file: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/vivado.log
# Journal file: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/ip_repo/fft_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 733.543 ; gain = 111.762
export_ip_user_files -of_objects  [get_files D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/hdl/FFT_Butterfly_Microblaze_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/hdl/FFT_Butterfly_Microblaze_wrapper.v
export_ip_user_files -of_objects  [get_files D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/FFT_Butterfly_Microblaze.bd] -no_script -reset -force -quiet
remove_files  D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Butterfly_Microblaze/FFT_Butterfly_Microblaze.bd
reset_run synth_1
reset_run Phase_Re_Factor_ROM_Memory_synth_1
reset_run Phase_Im_Factor_ROM_Memory_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Phase_Re_Factor_ROM_Memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Phase_Im_Factor_ROM_Memory'...
[Mon Jun 14 11:29:22 2021] Launched Phase_Re_Factor_ROM_Memory_synth_1, Phase_Im_Factor_ROM_Memory_synth_1, synth_1...
Run output will be captured here:
Phase_Re_Factor_ROM_Memory_synth_1: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.runs/Phase_Re_Factor_ROM_Memory_synth_1/runme.log
Phase_Im_Factor_ROM_Memory_synth_1: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.runs/Phase_Im_Factor_ROM_Memory_synth_1/runme.log
synth_1: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.runs/synth_1/runme.log
[Mon Jun 14 11:29:23 2021] Launched impl_1...
Run output will be captured here: D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.runs/impl_1/runme.log
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
file copy -force D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.runs/impl_1/FFT_Butterfly_Zynq_wrapper.sysdef D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sdk/FFT_Butterfly_Zynq_wrapper.hdf

launch_sdk -workspace D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sdk -hwspec D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sdk/FFT_Butterfly_Zynq_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sdk -hwspec D:/addam/Git/SDUP/zynq_fft_ip_core/module_sim/fft_module/fft_module.sdk/FFT_Butterfly_Zynq_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 14 12:06:54 2021...
