Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jan  6 21:38:48 2023
| Host         : Nikon-DSLR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HX8357_timing_summary_routed.rpt -pb HX8357_timing_summary_routed.pb -rpx HX8357_timing_summary_routed.rpx -warn_on_violation
| Design       : HX8357
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.437        0.000                      0                  218        0.236        0.000                      0                  218        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.437        0.000                      0                  218        0.236        0.000                      0                  218        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 lcd/ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/pixel_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.452ns  (logic 4.944ns (52.305%)  route 4.508ns (47.695%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.634     5.218    lcd/clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  lcd/ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.674 r  lcd/ctr_reg[5]/Q
                         net (fo=22, routed)          1.170     6.844    lcd/ctr[5]
    SLICE_X8Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.968 r  lcd/pixel1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.968    lcd/pixel1_carry__0_i_6_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.501 r  lcd/pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    lcd/pixel1_carry__0_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.816 r  lcd/pixel1_carry__1/O[3]
                         net (fo=3, routed)           0.466     8.282    lcd/pixel1_carry__1_n_4
    SLICE_X10Y39         LUT3 (Prop_lut3_I1_O)        0.307     8.589 f  lcd/pixel1__60_carry__0_i_8/O
                         net (fo=3, routed)           0.650     9.239    lcd/pixel1__60_carry__0_i_8_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I1_O)        0.150     9.389 r  lcd/pixel1__60_carry__1_i_4/O
                         net (fo=2, routed)           0.425     9.814    lcd/pixel1__60_carry__1_i_4_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I0_O)        0.348    10.162 r  lcd/pixel1__60_carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.162    lcd/pixel1__60_carry__1_i_8_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.694 r  lcd/pixel1__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.694    lcd/pixel1__60_carry__1_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.007 r  lcd/pixel1__60_carry__2/O[3]
                         net (fo=2, routed)           0.320    11.327    lcd/pixel1__60_carry__2_n_4
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    11.880 r  lcd/pixel1__97_carry/O[0]
                         net (fo=1, routed)           0.364    12.244    lcd/pixel1__97_carry_n_7
    SLICE_X10Y41         LUT2 (Prop_lut2_I1_O)        0.299    12.543 r  lcd/pixel1__103_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.543    lcd/pixel1__103_carry__0_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.919 r  lcd/pixel1__103_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.919    lcd/pixel1__103_carry__0_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.138 r  lcd/pixel1__103_carry__1/O[0]
                         net (fo=3, routed)           0.681    13.819    lcd/pixel1__103_carry__1_n_7
    SLICE_X11Y42         LUT6 (Prop_lut6_I2_O)        0.295    14.114 r  lcd/pixel[15]_i_2/O
                         net (fo=1, routed)           0.433    14.547    lcd/pixel[15]_i_2_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124    14.671 r  lcd/pixel[15]_i_1/O
                         net (fo=1, routed)           0.000    14.671    lcd/pixel[15]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  lcd/pixel_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.450    14.855    lcd/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  lcd/pixel_reg[15]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.029    15.108    lcd/pixel_reg[15]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 3.035ns (41.925%)  route 4.204ns (58.075%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.221    lcd/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  lcd/cmd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.419     5.640 r  lcd/cmd_ptr_reg[1]/Q
                         net (fo=20, routed)          0.783     6.424    lcd/cmd_ptr[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.325     6.749 r  lcd/g1_b5__0_i_1/O
                         net (fo=12, routed)          1.567     8.315    lcd/g1_b5__0_i_1_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.348     8.663 r  lcd/g1_b5__0/O
                         net (fo=1, routed)           0.000     8.663    lcd/g1_b5__0_n_0
    SLICE_X3Y36          MUXF7 (Prop_muxf7_I0_O)      0.212     8.875 r  lcd/i__carry_i_7/O
                         net (fo=1, routed)           0.575     9.450    lcd/i__carry_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.299     9.749 r  lcd/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.749    lcd/i__carry_i_3_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.299 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.299    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.684 f  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.766    11.450    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.373    11.823 r  lcd/state[7]_i_6/O
                         net (fo=2, routed)           0.514    12.336    lcd/state[7]_i_6_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124    12.460 r  lcd/state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.460    lcd/state[2]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  lcd/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.922    lcd/clk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  lcd/state_reg[2]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)        0.031    15.177    lcd/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -12.460    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 3.035ns (42.488%)  route 4.108ns (57.512%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.221    lcd/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  lcd/cmd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.419     5.640 r  lcd/cmd_ptr_reg[1]/Q
                         net (fo=20, routed)          0.783     6.424    lcd/cmd_ptr[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.325     6.749 r  lcd/g1_b5__0_i_1/O
                         net (fo=12, routed)          1.567     8.315    lcd/g1_b5__0_i_1_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.348     8.663 r  lcd/g1_b5__0/O
                         net (fo=1, routed)           0.000     8.663    lcd/g1_b5__0_n_0
    SLICE_X3Y36          MUXF7 (Prop_muxf7_I0_O)      0.212     8.875 r  lcd/i__carry_i_7/O
                         net (fo=1, routed)           0.575     9.450    lcd/i__carry_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.299     9.749 r  lcd/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.749    lcd/i__carry_i_3_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.299 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.299    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.684 f  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.766    11.450    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.373    11.823 r  lcd/state[7]_i_6/O
                         net (fo=2, routed)           0.418    12.241    lcd/state[7]_i_6_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124    12.365 r  lcd/state[7]_i_2/O
                         net (fo=1, routed)           0.000    12.365    lcd/state[7]_i_2_n_0
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.922    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.031    15.177    lcd/state_reg[7]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 2.911ns (42.889%)  route 3.876ns (57.111%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.221    lcd/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  lcd/cmd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.419     5.640 r  lcd/cmd_ptr_reg[1]/Q
                         net (fo=20, routed)          0.783     6.424    lcd/cmd_ptr[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.325     6.749 r  lcd/g1_b5__0_i_1/O
                         net (fo=12, routed)          1.567     8.315    lcd/g1_b5__0_i_1_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.348     8.663 r  lcd/g1_b5__0/O
                         net (fo=1, routed)           0.000     8.663    lcd/g1_b5__0_n_0
    SLICE_X3Y36          MUXF7 (Prop_muxf7_I0_O)      0.212     8.875 r  lcd/i__carry_i_7/O
                         net (fo=1, routed)           0.575     9.450    lcd/i__carry_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.299     9.749 r  lcd/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.749    lcd/i__carry_i_3_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.299 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.299    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.684 r  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.522    11.206    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.373    11.579 r  lcd/state[7]_i_1/O
                         net (fo=4, routed)           0.429    12.009    lcd/state[7]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.922    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.941    lcd/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 2.911ns (42.889%)  route 3.876ns (57.111%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.221    lcd/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  lcd/cmd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.419     5.640 r  lcd/cmd_ptr_reg[1]/Q
                         net (fo=20, routed)          0.783     6.424    lcd/cmd_ptr[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.325     6.749 r  lcd/g1_b5__0_i_1/O
                         net (fo=12, routed)          1.567     8.315    lcd/g1_b5__0_i_1_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.348     8.663 r  lcd/g1_b5__0/O
                         net (fo=1, routed)           0.000     8.663    lcd/g1_b5__0_n_0
    SLICE_X3Y36          MUXF7 (Prop_muxf7_I0_O)      0.212     8.875 r  lcd/i__carry_i_7/O
                         net (fo=1, routed)           0.575     9.450    lcd/i__carry_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.299     9.749 r  lcd/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.749    lcd/i__carry_i_3_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.299 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.299    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.684 r  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.522    11.206    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.373    11.579 r  lcd/state[7]_i_1/O
                         net (fo=4, routed)           0.429    12.009    lcd/state[7]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.922    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.941    lcd/state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 2.911ns (43.132%)  route 3.838ns (56.868%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.221    lcd/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  lcd/cmd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.419     5.640 r  lcd/cmd_ptr_reg[1]/Q
                         net (fo=20, routed)          0.783     6.424    lcd/cmd_ptr[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.325     6.749 r  lcd/g1_b5__0_i_1/O
                         net (fo=12, routed)          1.567     8.315    lcd/g1_b5__0_i_1_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.348     8.663 r  lcd/g1_b5__0/O
                         net (fo=1, routed)           0.000     8.663    lcd/g1_b5__0_n_0
    SLICE_X3Y36          MUXF7 (Prop_muxf7_I0_O)      0.212     8.875 r  lcd/i__carry_i_7/O
                         net (fo=1, routed)           0.575     9.450    lcd/i__carry_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.299     9.749 r  lcd/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.749    lcd/i__carry_i_3_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.299 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.299    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.684 r  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.522    11.206    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.373    11.579 r  lcd/state[7]_i_1/O
                         net (fo=4, routed)           0.391    11.970    lcd/state[7]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  lcd/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.922    lcd/clk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  lcd/state_reg[2]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y44          FDRE (Setup_fdre_C_CE)      -0.205    14.941    lcd/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 2.911ns (43.451%)  route 3.789ns (56.549%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.221    lcd/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  lcd/cmd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.419     5.640 r  lcd/cmd_ptr_reg[1]/Q
                         net (fo=20, routed)          0.783     6.424    lcd/cmd_ptr[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.325     6.749 r  lcd/g1_b5__0_i_1/O
                         net (fo=12, routed)          1.567     8.315    lcd/g1_b5__0_i_1_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.348     8.663 r  lcd/g1_b5__0/O
                         net (fo=1, routed)           0.000     8.663    lcd/g1_b5__0_n_0
    SLICE_X3Y36          MUXF7 (Prop_muxf7_I0_O)      0.212     8.875 r  lcd/i__carry_i_7/O
                         net (fo=1, routed)           0.575     9.450    lcd/i__carry_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.299     9.749 r  lcd/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.749    lcd/i__carry_i_3_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.299 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.299    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.684 r  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.522    11.206    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.373    11.579 r  lcd/state[7]_i_1/O
                         net (fo=4, routed)           0.342    11.921    lcd/state[7]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  lcd/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.922    lcd/clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  lcd/state_reg[0]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y45          FDRE (Setup_fdre_C_CE)      -0.205    14.941    lcd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -11.921    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 3.035ns (43.777%)  route 3.898ns (56.223%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.221    lcd/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  lcd/cmd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.419     5.640 r  lcd/cmd_ptr_reg[1]/Q
                         net (fo=20, routed)          0.783     6.424    lcd/cmd_ptr[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.325     6.749 r  lcd/g1_b5__0_i_1/O
                         net (fo=12, routed)          1.567     8.315    lcd/g1_b5__0_i_1_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.348     8.663 r  lcd/g1_b5__0/O
                         net (fo=1, routed)           0.000     8.663    lcd/g1_b5__0_n_0
    SLICE_X3Y36          MUXF7 (Prop_muxf7_I0_O)      0.212     8.875 r  lcd/i__carry_i_7/O
                         net (fo=1, routed)           0.575     9.450    lcd/i__carry_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.299     9.749 r  lcd/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.749    lcd/i__carry_i_3_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.299 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.299    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.684 r  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.682    11.366    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.373    11.739 r  lcd/state[0]_i_3/O
                         net (fo=1, routed)           0.291    12.030    lcd/state[0]_i_3_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124    12.154 r  lcd/state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.154    lcd/state[0]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  lcd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.922    lcd/clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  lcd/state_reg[0]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y45          FDRE (Setup_fdre_C_D)        0.031    15.177    lcd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 3.035ns (43.823%)  route 3.891ns (56.177%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.637     5.221    lcd/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  lcd/cmd_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.419     5.640 r  lcd/cmd_ptr_reg[1]/Q
                         net (fo=20, routed)          0.783     6.424    lcd/cmd_ptr[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.325     6.749 r  lcd/g1_b5__0_i_1/O
                         net (fo=12, routed)          1.567     8.315    lcd/g1_b5__0_i_1_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.348     8.663 r  lcd/g1_b5__0/O
                         net (fo=1, routed)           0.000     8.663    lcd/g1_b5__0_n_0
    SLICE_X3Y36          MUXF7 (Prop_muxf7_I0_O)      0.212     8.875 r  lcd/i__carry_i_7/O
                         net (fo=1, routed)           0.575     9.450    lcd/i__carry_i_7_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.299     9.749 r  lcd/i__carry_i_3/O
                         net (fo=1, routed)           0.000     9.749    lcd/i__carry_i_3_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.299 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.299    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.413 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.413    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.684 r  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=4, routed)           0.536    11.221    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.373    11.594 r  lcd/state[1]_i_7/O
                         net (fo=1, routed)           0.429    12.023    lcd/state[1]_i_7_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124    12.147 r  lcd/state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.147    lcd/state[1]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.922    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.029    15.175    lcd/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -12.147    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/cs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 3.082ns (47.004%)  route 3.475ns (52.996%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.613     5.197    lcd/clk_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  lcd/cmd_ptr_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.651 r  lcd/cmd_ptr_reg_rep/DOADO[5]
                         net (fo=7, routed)           1.058     8.709    lcd/cmd_ptr_reg_rep_n_10
    SLICE_X9Y45          LUT4 (Prop_lut4_I0_O)        0.124     8.833 f  lcd/state[1]_i_8/O
                         net (fo=3, routed)           1.128     9.961    lcd/state[1]_i_8_n_0
    SLICE_X7Y45          LUT5 (Prop_lut5_I4_O)        0.152    10.113 f  lcd/state[1]_i_3/O
                         net (fo=3, routed)           0.594    10.708    lcd/state[1]_i_3_n_0
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.352    11.060 r  lcd/cs_i_2/O
                         net (fo=1, routed)           0.694    11.754    lcd/cs_i_2_n_0
    SLICE_X9Y45          FDRE                                         r  lcd/cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.450    14.855    lcd/clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  lcd/cs_reg/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X9Y45          FDRE (Setup_fdre_C_D)       -0.275    14.818    lcd/cs_reg
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                  3.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 lcd/data_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.841%)  route 0.187ns (50.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.595     1.539    lcd/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  lcd/data_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  lcd/data_ctr_reg[0]/Q
                         net (fo=7, routed)           0.187     1.867    lcd/data_ctr[0]
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.045     1.912 r  lcd/data_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    lcd/data_ctr[1]_i_1_n_0
    SLICE_X2Y45          FDRE                                         r  lcd/data_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.056    lcd/clk_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  lcd/data_ctr_reg[1]/C
                         clock pessimism             -0.501     1.555    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.121     1.676    lcd/data_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 lcd/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/px_ptr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.189ns (48.151%)  route 0.204ns (51.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  lcd/state_reg[1]/Q
                         net (fo=47, routed)          0.204     1.881    lcd/state[1]
    SLICE_X6Y43          LUT5 (Prop_lut5_I1_O)        0.048     1.929 r  lcd/px_ptr_i_1/O
                         net (fo=1, routed)           0.000     1.929    lcd/px_ptr_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  lcd/px_ptr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.054    lcd/clk_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  lcd/px_ptr_reg/C
                         clock pessimism             -0.501     1.553    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.133     1.686    lcd/px_ptr_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 lcd/src_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/src_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.096%)  route 0.164ns (43.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    lcd/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  lcd/src_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.701 r  lcd/src_state_reg[1]/Q
                         net (fo=2, routed)           0.164     1.864    lcd/src_state[1]
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  lcd/src_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    lcd/src_state[1]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  lcd/src_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.054    lcd/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  lcd/src_state_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.121     1.658    lcd/src_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 lcd/cmd_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/cmd_ptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.993%)  route 0.202ns (52.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.594     1.538    lcd/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  lcd/cmd_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  lcd/cmd_ptr_reg[2]/Q
                         net (fo=16, routed)          0.202     1.880    lcd/cmd_ptr[2]
    SLICE_X4Y41          LUT6 (Prop_lut6_I2_O)        0.045     1.925 r  lcd/cmd_ptr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.925    lcd/sel[4]
    SLICE_X4Y41          FDRE                                         r  lcd/cmd_ptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     2.053    lcd/clk_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  lcd/cmd_ptr_reg[4]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.091     1.664    lcd/cmd_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 lcd/data_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.595     1.539    lcd/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  lcd/data_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  lcd/data_ctr_reg[5]/Q
                         net (fo=2, routed)           0.167     1.847    lcd/data_ctr[5]
    SLICE_X3Y46          LUT6 (Prop_lut6_I5_O)        0.045     1.892 r  lcd/data_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.892    lcd/data_ctr[5]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  lcd/data_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.056    lcd/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  lcd/data_ctr_reg[5]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.091     1.630    lcd/data_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 lcd/data_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.595     1.539    lcd/clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  lcd/data_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  lcd/data_ctr_reg[7]/Q
                         net (fo=2, routed)           0.167     1.847    lcd/data_ctr[7]
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.045     1.892 r  lcd/data_ctr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.892    lcd/data_ctr[7]_i_2_n_0
    SLICE_X1Y46          FDRE                                         r  lcd/data_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.056    lcd/clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  lcd/data_ctr_reg[7]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.091     1.630    lcd/data_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 lcd/data_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.595     1.539    lcd/clk_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  lcd/data_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  lcd/data_ctr_reg[2]/Q
                         net (fo=5, routed)           0.175     1.878    lcd/data_ctr[2]
    SLICE_X2Y45          LUT6 (Prop_lut6_I2_O)        0.045     1.923 r  lcd/data_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.923    lcd/data_ctr[3]_i_1_n_0
    SLICE_X2Y45          FDRE                                         r  lcd/data_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.866     2.056    lcd/clk_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  lcd/data_ctr_reg[3]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.121     1.660    lcd/data_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 lcd/src_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/src_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    lcd/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  lcd/src_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.701 r  lcd/src_state_reg[0]/Q
                         net (fo=2, routed)           0.175     1.876    lcd/src_state[0]
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.045     1.921 r  lcd/src_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.921    lcd/src_state[0]_i_1_n_0
    SLICE_X6Y45          FDRE                                         r  lcd/src_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.054    lcd/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  lcd/src_state_reg[0]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.120     1.657    lcd/src_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 lcd/pixel_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/pixel_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.565     1.509    lcd/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  lcd/pixel_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  lcd/pixel_reg[15]/Q
                         net (fo=9, routed)           0.170     1.820    lcd/pixel[15]
    SLICE_X11Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  lcd/pixel[15]_i_1/O
                         net (fo=1, routed)           0.000     1.865    lcd/pixel[15]_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  lcd/pixel_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.835     2.025    lcd/clk_IBUF_BUFG
    SLICE_X11Y42         FDRE                                         r  lcd/pixel_reg[15]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X11Y42         FDRE (Hold_fdre_C_D)         0.091     1.600    lcd/pixel_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 lcd/wait_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/wait_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.535    lcd/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  lcd/wait_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  lcd/wait_ctr_reg[7]/Q
                         net (fo=4, routed)           0.127     1.825    lcd/wait_ctr[7]
    SLICE_X2Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.935 r  lcd/wait_ctr0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.935    lcd/data0[7]
    SLICE_X2Y34          FDRE                                         r  lcd/wait_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     2.050    lcd/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  lcd/wait_ctr_reg[7]/C
                         clock pessimism             -0.515     1.535    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.134     1.669    lcd/wait_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18   lcd/cmd_ptr_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y41    lcd/cmd_ptr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y41    lcd/cmd_ptr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y42    lcd/cmd_ptr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y42    lcd/cmd_ptr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y41    lcd/cmd_ptr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y41    lcd/cmd_ptr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y41    lcd/cmd_ptr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y45    lcd/cs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41    lcd/cmd_ptr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41    lcd/cmd_ptr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41    lcd/cmd_ptr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41    lcd/cmd_ptr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y42    lcd/cmd_ptr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y42    lcd/cmd_ptr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y42    lcd/cmd_ptr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y42    lcd/cmd_ptr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y41    lcd/cmd_ptr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y41    lcd/cmd_ptr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41    lcd/cmd_ptr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41    lcd/cmd_ptr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41    lcd/cmd_ptr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y41    lcd/cmd_ptr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y42    lcd/cmd_ptr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y42    lcd/cmd_ptr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y42    lcd/cmd_ptr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y42    lcd/cmd_ptr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y41    lcd/cmd_ptr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y41    lcd/cmd_ptr_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/display_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.207ns  (logic 4.553ns (44.604%)  route 5.654ns (55.396%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.219    lcd/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  lcd/display_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     5.697 r  lcd/display_data_reg/Q
                         net (fo=9, routed)           1.260     6.958    lcd/display_data
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.324     7.282 r  lcd/data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.394    11.676    data_OBUF[7]
    C7                   OBUF (Prop_obuf_I_O)         3.751    15.426 r  data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.426    data[7]
    C7                                                                r  data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/display_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.944ns  (logic 4.548ns (45.734%)  route 5.396ns (54.266%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.219    lcd/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  lcd/display_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     5.697 r  lcd/display_data_reg/Q
                         net (fo=9, routed)           1.222     6.919    lcd/display_data
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.317     7.236 r  lcd/data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.175    11.411    data_OBUF[0]
    C1                   OBUF (Prop_obuf_I_O)         3.753    15.164 r  data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.164    data[0]
    C1                                                                r  data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/display_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.914ns  (logic 4.332ns (43.691%)  route 5.583ns (56.309%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.219    lcd/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  lcd/display_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     5.697 r  lcd/display_data_reg/Q
                         net (fo=9, routed)           1.222     6.919    lcd/display_data
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.295     7.214 r  lcd/data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.361    11.575    data_OBUF[1]
    C3                   OBUF (Prop_obuf_I_O)         3.559    15.134 r  data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.134    data[1]
    C3                                                                r  data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/display_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.913ns  (logic 4.302ns (43.394%)  route 5.611ns (56.606%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.219    lcd/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  lcd/display_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     5.697 r  lcd/display_data_reg/Q
                         net (fo=9, routed)           1.260     6.958    lcd/display_data
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.295     7.253 r  lcd/data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.351    11.604    data_OBUF[6]
    D6                   OBUF (Prop_obuf_I_O)         3.529    15.132 r  data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.132    data[6]
    D6                                                                r  data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/display_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.880ns  (logic 4.573ns (46.286%)  route 5.307ns (53.714%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.219    lcd/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  lcd/display_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     5.697 r  lcd/display_data_reg/Q
                         net (fo=9, routed)           1.063     6.760    lcd/display_data
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.317     7.077 r  lcd/data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.244    11.321    data_OBUF[3]
    D4                   OBUF (Prop_obuf_I_O)         3.778    15.099 r  data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.099    data[3]
    D4                                                                r  data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/display_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.633ns  (logic 4.320ns (44.847%)  route 5.313ns (55.153%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.219    lcd/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  lcd/display_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     5.697 r  lcd/display_data_reg/Q
                         net (fo=9, routed)           1.063     6.760    lcd/display_data
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.295     7.055 r  lcd/data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.250    11.305    data_OBUF[2]
    E3                   OBUF (Prop_obuf_I_O)         3.547    14.852 r  data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.852    data[2]
    E3                                                                r  data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/display_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.291ns  (logic 4.563ns (49.117%)  route 4.727ns (50.883%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.219    lcd/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  lcd/display_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     5.697 r  lcd/display_data_reg/Q
                         net (fo=9, routed)           1.010     6.707    lcd/display_data
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.321     7.028 r  lcd/data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.718    10.746    data_OBUF[5]
    F5                   OBUF (Prop_obuf_I_O)         3.764    14.510 r  data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.510    data[5]
    F5                                                                r  data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/display_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.885ns  (logic 4.296ns (48.346%)  route 4.590ns (51.654%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.219    lcd/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  lcd/display_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.478     5.697 r  lcd/display_data_reg/Q
                         net (fo=9, routed)           1.010     6.707    lcd/display_data
    SLICE_X8Y47          LUT3 (Prop_lut3_I1_O)        0.295     7.002 r  lcd/data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.580    10.582    data_OBUF[4]
    G5                   OBUF (Prop_obuf_I_O)         3.523    14.105 r  data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.105    data[4]
    G5                                                                r  data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.006ns  (logic 3.997ns (49.925%)  route 4.009ns (50.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.217    lcd/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  lcd/wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  lcd/wr_reg/Q
                         net (fo=1, routed)           4.009     9.683    wr_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.541    13.224 r  wr_OBUF_inst/O
                         net (fo=0)                   0.000    13.224    wr
    H5                                                                r  wr (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/dc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 3.997ns (51.020%)  route 3.837ns (48.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.635     5.219    lcd/clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  lcd/dc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  lcd/dc_reg/Q
                         net (fo=1, routed)           3.837     9.513    dc_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.541    13.054 r  dc_OBUF_inst/O
                         net (fo=0)                   0.000    13.054    dc
    J3                                                                r  dc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.348ns (74.221%)  route 0.468ns (25.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  lcd/state_reg[1]/Q
                         net (fo=47, routed)          0.468     2.146    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     3.352 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.352    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.380ns (74.116%)  route 0.482ns (25.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    lcd/clk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  lcd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  lcd/state_reg[2]/Q
                         net (fo=42, routed)          0.482     2.159    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.398 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.398    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.357ns (65.743%)  route 0.707ns (34.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  lcd/state_reg[7]/Q
                         net (fo=35, routed)          0.707     2.385    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     3.601 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.379ns (64.279%)  route 0.766ns (35.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  lcd/state_reg[7]/Q
                         net (fo=35, routed)          0.766     2.444    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.682 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.682    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.355ns (62.873%)  route 0.800ns (37.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    lcd/clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  lcd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  lcd/state_reg[0]/Q
                         net (fo=62, routed)          0.800     2.478    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.692 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.692    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.367ns (62.336%)  route 0.826ns (37.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  lcd/state_reg[7]/Q
                         net (fo=35, routed)          0.826     2.504    led_OBUF[3]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.730 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.730    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.403ns (61.217%)  route 0.889ns (38.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  lcd/state_reg[7]/Q
                         net (fo=35, routed)          0.889     2.567    led_OBUF[3]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.829 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.829    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.394ns (59.673%)  route 0.942ns (40.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  lcd/state_reg[7]/Q
                         net (fo=35, routed)          0.942     2.620    led_OBUF[3]
    N16                  OBUF (Prop_obuf_I_O)         1.253     3.873 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.873    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.754ns  (logic 1.372ns (49.812%)  route 1.382ns (50.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.566     1.510    lcd/clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  lcd/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  lcd/cs_reg/Q
                         net (fo=1, routed)           1.382     3.033    cs_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.231     4.263 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     4.263    cs
    J5                                                                r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/dc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.383ns (49.192%)  route 1.428ns (50.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.537    lcd/clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  lcd/dc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  lcd/dc_reg/Q
                         net (fo=1, routed)           1.428     3.106    dc_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.242     4.348 r  dc_OBUF_inst/O
                         net (fo=0)                   0.000     4.348    dc
    J3                                                                r  dc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.674ns  (logic 1.988ns (35.035%)  route 3.686ns (64.965%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=8, routed)           2.820     4.330    lcd/rst_IBUF
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.152     4.482 r  lcd/state[7]_i_3/O
                         net (fo=1, routed)           0.436     4.919    lcd/state[7]_i_3_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.326     5.245 r  lcd/state[7]_i_1/O
                         net (fo=4, routed)           0.429     5.674    lcd/state[7]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517     4.922    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.674ns  (logic 1.988ns (35.035%)  route 3.686ns (64.965%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=8, routed)           2.820     4.330    lcd/rst_IBUF
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.152     4.482 r  lcd/state[7]_i_3/O
                         net (fo=1, routed)           0.436     4.919    lcd/state[7]_i_3_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.326     5.245 r  lcd/state[7]_i_1/O
                         net (fo=4, routed)           0.429     5.674    lcd/state[7]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517     4.922    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.636ns  (logic 1.988ns (35.273%)  route 3.648ns (64.727%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=8, routed)           2.820     4.330    lcd/rst_IBUF
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.152     4.482 r  lcd/state[7]_i_3/O
                         net (fo=1, routed)           0.436     4.919    lcd/state[7]_i_3_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.326     5.245 r  lcd/state[7]_i_1/O
                         net (fo=4, routed)           0.391     5.636    lcd/state[7]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  lcd/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517     4.922    lcd/clk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  lcd/state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.586ns  (logic 1.988ns (35.585%)  route 3.598ns (64.415%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=8, routed)           2.820     4.330    lcd/rst_IBUF
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.152     4.482 r  lcd/state[7]_i_3/O
                         net (fo=1, routed)           0.436     4.919    lcd/state[7]_i_3_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.326     5.245 r  lcd/state[7]_i_1/O
                         net (fo=4, routed)           0.342     5.586    lcd/state[7]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  lcd/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517     4.922    lcd/clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  lcd/state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.576ns  (logic 2.085ns (37.388%)  route 3.491ns (62.612%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=8, routed)           2.243     3.753    lcd/rst_IBUF
    SLICE_X4Y44          LUT2 (Prop_lut2_I1_O)        0.119     3.872 f  lcd/state[7]_i_9/O
                         net (fo=2, routed)           0.819     4.691    lcd/state[7]_i_9_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.332     5.023 r  lcd/state[1]_i_7/O
                         net (fo=1, routed)           0.429     5.452    lcd/state[1]_i_7_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.124     5.576 r  lcd/state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.576    lcd/state[1]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517     4.922    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.361ns  (logic 2.085ns (38.891%)  route 3.276ns (61.109%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=8, routed)           2.243     3.753    lcd/rst_IBUF
    SLICE_X4Y44          LUT2 (Prop_lut2_I1_O)        0.119     3.872 f  lcd/state[7]_i_9/O
                         net (fo=2, routed)           0.519     4.391    lcd/state[7]_i_9_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.332     4.723 r  lcd/state[7]_i_6/O
                         net (fo=2, routed)           0.514     5.237    lcd/state[7]_i_6_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124     5.361 r  lcd/state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.361    lcd/state[2]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  lcd/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517     4.922    lcd/clk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  lcd/state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.265ns  (logic 2.085ns (39.599%)  route 3.180ns (60.401%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=8, routed)           2.243     3.753    lcd/rst_IBUF
    SLICE_X4Y44          LUT2 (Prop_lut2_I1_O)        0.119     3.872 f  lcd/state[7]_i_9/O
                         net (fo=2, routed)           0.519     4.391    lcd/state[7]_i_9_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.332     4.723 r  lcd/state[7]_i_6/O
                         net (fo=2, routed)           0.418     5.141    lcd/state[7]_i_6_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.124     5.265 r  lcd/state[7]_i_2/O
                         net (fo=1, routed)           0.000     5.265    lcd/state[7]_i_2_n_0
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517     4.922    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.480ns  (logic 1.758ns (39.235%)  route 2.722ns (60.765%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_IBUF_inst/O
                         net (fo=8, routed)           2.431     3.941    lcd/rst_IBUF
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.124     4.065 r  lcd/state[0]_i_3/O
                         net (fo=1, routed)           0.291     4.356    lcd/state[0]_i_3_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     4.480 r  lcd/state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.480    lcd/state[0]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  lcd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517     4.922    lcd/clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  lcd/state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.322ns (24.671%)  route 0.984ns (75.329%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.984     1.262    lcd/rst_IBUF
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.045     1.307 r  lcd/state[7]_i_2/O
                         net (fo=1, routed)           0.000     1.307    lcd/state[7]_i_2_n_0
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.054    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.367ns (27.442%)  route 0.971ns (72.558%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.889     1.167    lcd/rst_IBUF
    SLICE_X5Y45          LUT6 (Prop_lut6_I2_O)        0.045     1.212 r  lcd/state[0]_i_2/O
                         net (fo=1, routed)           0.082     1.294    lcd/state[0]_i_2_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.339 r  lcd/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.339    lcd/state[0]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  lcd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.054    lcd/clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  lcd/state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.322ns (23.456%)  route 1.052ns (76.544%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=8, routed)           1.052     1.329    lcd/rst_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I4_O)        0.045     1.374 r  lcd/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.374    lcd/state[2]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  lcd/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.054    lcd/clk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  lcd/state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.367ns (25.011%)  route 1.102ns (74.989%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=8, routed)           0.947     1.225    lcd/rst_IBUF
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.045     1.270 r  lcd/state[1]_i_6/O
                         net (fo=1, routed)           0.154     1.424    lcd/state[1]_i_6_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I4_O)        0.045     1.469 r  lcd/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.469    lcd/state[1]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.054    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.428ns (23.711%)  route 1.378ns (76.289%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_IBUF_inst/O
                         net (fo=8, routed)           1.117     1.395    lcd/rst_IBUF
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.044     1.439 r  lcd/state[7]_i_3/O
                         net (fo=1, routed)           0.140     1.579    lcd/state[7]_i_3_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.107     1.686 r  lcd/state[7]_i_1/O
                         net (fo=4, routed)           0.121     1.807    lcd/state[7]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  lcd/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.054    lcd/clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  lcd/state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.428ns (23.614%)  route 1.386ns (76.386%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_IBUF_inst/O
                         net (fo=8, routed)           1.117     1.395    lcd/rst_IBUF
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.044     1.439 r  lcd/state[7]_i_3/O
                         net (fo=1, routed)           0.140     1.579    lcd/state[7]_i_3_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.107     1.686 r  lcd/state[7]_i_1/O
                         net (fo=4, routed)           0.128     1.814    lcd/state[7]_i_1_n_0
    SLICE_X4Y44          FDRE                                         r  lcd/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.054    lcd/clk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  lcd/state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.845ns  (logic 0.428ns (23.215%)  route 1.417ns (76.785%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_IBUF_inst/O
                         net (fo=8, routed)           1.117     1.395    lcd/rst_IBUF
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.044     1.439 r  lcd/state[7]_i_3/O
                         net (fo=1, routed)           0.140     1.579    lcd/state[7]_i_3_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.107     1.686 r  lcd/state[7]_i_1/O
                         net (fo=4, routed)           0.159     1.845    lcd/state[7]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.054    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.845ns  (logic 0.428ns (23.215%)  route 1.417ns (76.785%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_IBUF_inst/O
                         net (fo=8, routed)           1.117     1.395    lcd/rst_IBUF
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.044     1.439 r  lcd/state[7]_i_3/O
                         net (fo=1, routed)           0.140     1.579    lcd/state[7]_i_3_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.107     1.686 r  lcd/state[7]_i_1/O
                         net (fo=4, routed)           0.159     1.845    lcd/state[7]_i_1_n_0
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     2.054    lcd/clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  lcd/state_reg[7]/C





