Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec 17 23:01:30 2022
| Host         : Omen-17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (3732)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: iRst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrHori_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/num_capture_4bit_0/inst/rFSM_Curr_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3732)
---------------------------------
 There are 3732 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.052        0.000                      0                 7449        0.074        0.000                      0                 7449        2.000        0.000                       0                  3738  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         25.052        0.000                      0                 7449        0.234        0.000                      0                 7449       19.500        0.000                       0                  3734  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       25.065        0.000                      0                 7449        0.234        0.000                      0                 7449       19.500        0.000                       0                  3734  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         25.052        0.000                      0                 7449        0.074        0.000                      0                 7449  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       25.052        0.000                      0                 7449        0.074        0.000                      0                 7449  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.052ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.585ns  (logic 1.445ns (9.908%)  route 13.140ns (90.092%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.662    12.125    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X85Y118        LUT5 (Prop_lut5_I0_O)        0.303    12.428 r  design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1/O
                         net (fo=6, routed)           1.153    13.581    design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1_n_0
    SLICE_X67Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.701    38.532    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]/C
                         clock pessimism              0.466    38.999    
                         clock uncertainty           -0.160    38.838    
    SLICE_X67Y122        FDRE (Setup_fdre_C_CE)      -0.205    38.633    design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]
  -------------------------------------------------------------------
                         required time                         38.633    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                 25.052    

Slack (MET) :             25.382ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.258ns  (logic 1.445ns (10.135%)  route 12.813ns (89.865%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.400    11.864    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.167 r  design_1_i/ScreenBufferMem_0/inst/rMem[478][11]_i_1/O
                         net (fo=6, routed)           1.088    13.254    design_1_i/ScreenBufferMem_0/inst/rMem[478][11]_i_1_n_0
    SLICE_X65Y120        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.704    38.535    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y120        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]/C
                         clock pessimism              0.466    39.002    
                         clock uncertainty           -0.160    38.841    
    SLICE_X65Y120        FDRE (Setup_fdre_C_CE)      -0.205    38.636    design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]
  -------------------------------------------------------------------
                         required time                         38.636    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                 25.382    

Slack (MET) :             25.442ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.238ns  (logic 1.445ns (10.149%)  route 12.793ns (89.851%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.294    11.758    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X82Y118        LUT5 (Prop_lut5_I0_O)        0.303    12.061 r  design_1_i/ScreenBufferMem_0/inst/rMem[477][11]_i_1/O
                         net (fo=6, routed)           1.174    13.235    design_1_i/ScreenBufferMem_0/inst/rMem[477][11]_i_1_n_0
    SLICE_X82Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.708    38.539    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]/C
                         clock pessimism              0.466    39.006    
                         clock uncertainty           -0.160    38.845    
    SLICE_X82Y121        FDRE (Setup_fdre_C_CE)      -0.169    38.676    design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                 25.442    

Slack (MET) :             25.456ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.981ns  (logic 1.471ns (10.522%)  route 12.510ns (89.478%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.065    11.529    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X85Y118        LUT5 (Prop_lut5_I0_O)        0.329    11.858 r  design_1_i/ScreenBufferMem_0/inst/rMem[468][11]_i_1/O
                         net (fo=6, routed)           1.119    12.977    design_1_i/ScreenBufferMem_0/inst/rMem[468][11]_i_1_n_0
    SLICE_X64Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.703    38.534    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X64Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]/C
                         clock pessimism              0.466    39.001    
                         clock uncertainty           -0.160    38.840    
    SLICE_X64Y121        FDRE (Setup_fdre_C_CE)      -0.407    38.433    design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                 25.456    

Slack (MET) :             25.461ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.178ns  (logic 1.445ns (10.192%)  route 12.733ns (89.808%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.529    11.993    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X81Y120        LUT5 (Prop_lut5_I0_O)        0.303    12.296 r  design_1_i/ScreenBufferMem_0/inst/rMem[476][11]_i_1/O
                         net (fo=6, routed)           0.879    13.175    design_1_i/ScreenBufferMem_0/inst/rMem[476][11]_i_1_n_0
    SLICE_X65Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.703    38.534    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]/C
                         clock pessimism              0.466    39.001    
                         clock uncertainty           -0.160    38.840    
    SLICE_X65Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.635    design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]
  -------------------------------------------------------------------
                         required time                         38.635    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                 25.461    

Slack (MET) :             25.518ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.160    38.842    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.518    

Slack (MET) :             25.518ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.160    38.842    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.518    

Slack (MET) :             25.518ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.160    38.842    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.518    

Slack (MET) :             25.518ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.160    38.842    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.518    

Slack (MET) :             25.565ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.077ns  (logic 1.445ns (10.265%)  route 12.632ns (89.735%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 38.537 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.662    12.125    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X85Y118        LUT5 (Prop_lut5_I0_O)        0.303    12.428 r  design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1/O
                         net (fo=6, routed)           0.645    13.074    design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1_n_0
    SLICE_X83Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.706    38.537    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]/C
                         clock pessimism              0.466    39.004    
                         clock uncertainty           -0.160    38.843    
    SLICE_X83Y122        FDRE (Setup_fdre_C_CE)      -0.205    38.638    design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                         -13.074    
  -------------------------------------------------------------------
                         slack                                 25.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.759%)  route 0.203ns (52.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.600    -0.631    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y82         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.203    -0.287    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X92Y83         LUT5 (Prop_lut5_I0_O)        0.045    -0.242 r  design_1_i/VGA_timings_0/inst/CountH[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/VGA_timings_0/inst/p_0_in[4]
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.869    -0.871    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                         clock pessimism              0.274    -0.596    
    SLICE_X92Y83         FDRE (Hold_fdre_C_D)         0.120    -0.476    design_1_i/VGA_timings_0/inst/CountH_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.404%)  route 0.176ns (48.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.600    -0.631    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y82         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.176    -0.315    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X91Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.869    -0.871    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X91Y83         FDRE (Hold_fdre_C_D)         0.091    -0.525    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.090%)  route 0.182ns (49.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.579    -0.652    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=7, routed)           0.182    -0.329    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X81Y84         LUT3 (Prop_lut3_I1_O)        0.042    -0.287 r  design_1_i/num_capture_4bit_0/inst/rCurrNum[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/num_capture_4bit_0/inst/p_0_in[2]
    SLICE_X81Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X81Y84         FDRE (Hold_fdre_C_D)         0.107    -0.545    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.868%)  route 0.172ns (45.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.601    -0.630    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/Q
                         net (fo=8, routed)           0.172    -0.295    design_1_i/VGA_timings_0/inst/oCountH[5]
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  design_1_i/VGA_timings_0/inst/CountH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/VGA_timings_0/inst/p_0_in[5]
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.869    -0.871    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                         clock pessimism              0.240    -0.630    
    SLICE_X92Y83         FDRE (Hold_fdre_C_D)         0.121    -0.509    design_1_i/VGA_timings_0/inst/CountH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.577    -0.654    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y82         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.395    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.287 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.287    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X83Y82         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.844    -0.896    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y82         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X83Y82         FDRE (Hold_fdre_C_D)         0.105    -0.549    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.578    -0.653    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.392    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X83Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.284 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.284    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X83Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.845    -0.895    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                         clock pessimism              0.241    -0.653    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.105    -0.548    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.575    -0.656    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y80         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.395    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
    SLICE_X83Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.287 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.287    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2_n_4
    SLICE_X83Y80         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.842    -0.898    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y80         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.241    -0.656    
    SLICE_X83Y80         FDRE (Hold_fdre_C_D)         0.105    -0.551    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.576    -0.655    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y81         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/Q
                         net (fo=3, routed)           0.120    -0.394    design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]
    SLICE_X83Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.286 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.286    design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]_i_1_n_4
    SLICE_X83Y81         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.843    -0.897    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y81         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
                         clock pessimism              0.241    -0.655    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.105    -0.550    design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.580    -0.651    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.362    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.252 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.252    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[16]_i_1_n_5
    SLICE_X86Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.849    -0.891    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/C
                         clock pessimism              0.239    -0.651    
    SLICE_X86Y87         FDRE (Hold_fdre_C_D)         0.134    -0.517    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.364    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.254 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.254    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[0]_i_2_n_5
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]/C
                         clock pessimism              0.240    -0.653    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)         0.134    -0.519    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X94Y106    design_1_i/ScreenBufferMem_0/inst/rMem_reg[165][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y106    design_1_i/ScreenBufferMem_0/inst/rMem_reg[165][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y106    design_1_i/ScreenBufferMem_0/inst/rMem_reg[165][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y109    design_1_i/ScreenBufferMem_0/inst/rMem_reg[166][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y109    design_1_i/ScreenBufferMem_0/inst/rMem_reg[166][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y109    design_1_i/ScreenBufferMem_0/inst/rMem_reg[166][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y109    design_1_i/ScreenBufferMem_0/inst/rMem_reg[166][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y109    design_1_i/ScreenBufferMem_0/inst/rMem_reg[166][8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y127    design_1_i/ScreenBufferMem_0/inst/rMem_reg[394][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y127    design_1_i/ScreenBufferMem_0/inst/rMem_reg[394][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y127    design_1_i/ScreenBufferMem_0/inst/rMem_reg[394][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y127    design_1_i/ScreenBufferMem_0/inst/rMem_reg[394][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y127    design_1_i/ScreenBufferMem_0/inst/rMem_reg[394][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y127    design_1_i/ScreenBufferMem_0/inst/rMem_reg[394][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y126    design_1_i/ScreenBufferMem_0/inst/rMem_reg[395][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y128    design_1_i/ScreenBufferMem_0/inst/rMem_reg[395][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y128    design_1_i/ScreenBufferMem_0/inst/rMem_reg[395][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y119    design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y116   design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y116   design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y116   design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y116   design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y116   design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y98    design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y98    design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.065ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.585ns  (logic 1.445ns (9.908%)  route 13.140ns (90.092%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.662    12.125    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X85Y118        LUT5 (Prop_lut5_I0_O)        0.303    12.428 r  design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1/O
                         net (fo=6, routed)           1.153    13.581    design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1_n_0
    SLICE_X67Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.701    38.532    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]/C
                         clock pessimism              0.466    38.999    
                         clock uncertainty           -0.147    38.851    
    SLICE_X67Y122        FDRE (Setup_fdre_C_CE)      -0.205    38.646    design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                 25.065    

Slack (MET) :             25.395ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.258ns  (logic 1.445ns (10.135%)  route 12.813ns (89.865%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.400    11.864    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.167 r  design_1_i/ScreenBufferMem_0/inst/rMem[478][11]_i_1/O
                         net (fo=6, routed)           1.088    13.254    design_1_i/ScreenBufferMem_0/inst/rMem[478][11]_i_1_n_0
    SLICE_X65Y120        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.704    38.535    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y120        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]/C
                         clock pessimism              0.466    39.002    
                         clock uncertainty           -0.147    38.854    
    SLICE_X65Y120        FDRE (Setup_fdre_C_CE)      -0.205    38.649    design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                 25.395    

Slack (MET) :             25.455ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.238ns  (logic 1.445ns (10.149%)  route 12.793ns (89.851%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.294    11.758    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X82Y118        LUT5 (Prop_lut5_I0_O)        0.303    12.061 r  design_1_i/ScreenBufferMem_0/inst/rMem[477][11]_i_1/O
                         net (fo=6, routed)           1.174    13.235    design_1_i/ScreenBufferMem_0/inst/rMem[477][11]_i_1_n_0
    SLICE_X82Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.708    38.539    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]/C
                         clock pessimism              0.466    39.006    
                         clock uncertainty           -0.147    38.858    
    SLICE_X82Y121        FDRE (Setup_fdre_C_CE)      -0.169    38.689    design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]
  -------------------------------------------------------------------
                         required time                         38.689    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                 25.455    

Slack (MET) :             25.469ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.981ns  (logic 1.471ns (10.522%)  route 12.510ns (89.478%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.065    11.529    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X85Y118        LUT5 (Prop_lut5_I0_O)        0.329    11.858 r  design_1_i/ScreenBufferMem_0/inst/rMem[468][11]_i_1/O
                         net (fo=6, routed)           1.119    12.977    design_1_i/ScreenBufferMem_0/inst/rMem[468][11]_i_1_n_0
    SLICE_X64Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.703    38.534    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X64Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]/C
                         clock pessimism              0.466    39.001    
                         clock uncertainty           -0.147    38.853    
    SLICE_X64Y121        FDRE (Setup_fdre_C_CE)      -0.407    38.446    design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]
  -------------------------------------------------------------------
                         required time                         38.446    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                 25.469    

Slack (MET) :             25.473ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.178ns  (logic 1.445ns (10.192%)  route 12.733ns (89.808%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.529    11.993    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X81Y120        LUT5 (Prop_lut5_I0_O)        0.303    12.296 r  design_1_i/ScreenBufferMem_0/inst/rMem[476][11]_i_1/O
                         net (fo=6, routed)           0.879    13.175    design_1_i/ScreenBufferMem_0/inst/rMem[476][11]_i_1_n_0
    SLICE_X65Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.703    38.534    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]/C
                         clock pessimism              0.466    39.001    
                         clock uncertainty           -0.147    38.853    
    SLICE_X65Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.648    design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]
  -------------------------------------------------------------------
                         required time                         38.648    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                 25.473    

Slack (MET) :             25.531ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.147    38.855    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.650    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.531    

Slack (MET) :             25.531ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.147    38.855    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.650    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.531    

Slack (MET) :             25.531ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.147    38.855    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.650    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.531    

Slack (MET) :             25.531ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.147    38.855    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.650    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]
  -------------------------------------------------------------------
                         required time                         38.650    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.531    

Slack (MET) :             25.578ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.077ns  (logic 1.445ns (10.265%)  route 12.632ns (89.735%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 38.537 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.662    12.125    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X85Y118        LUT5 (Prop_lut5_I0_O)        0.303    12.428 r  design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1/O
                         net (fo=6, routed)           0.645    13.074    design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1_n_0
    SLICE_X83Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.706    38.537    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]/C
                         clock pessimism              0.466    39.004    
                         clock uncertainty           -0.147    38.856    
    SLICE_X83Y122        FDRE (Setup_fdre_C_CE)      -0.205    38.651    design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]
  -------------------------------------------------------------------
                         required time                         38.651    
                         arrival time                         -13.074    
  -------------------------------------------------------------------
                         slack                                 25.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.759%)  route 0.203ns (52.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.600    -0.631    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y82         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.203    -0.287    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X92Y83         LUT5 (Prop_lut5_I0_O)        0.045    -0.242 r  design_1_i/VGA_timings_0/inst/CountH[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/VGA_timings_0/inst/p_0_in[4]
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.869    -0.871    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                         clock pessimism              0.274    -0.596    
    SLICE_X92Y83         FDRE (Hold_fdre_C_D)         0.120    -0.476    design_1_i/VGA_timings_0/inst/CountH_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.404%)  route 0.176ns (48.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.600    -0.631    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y82         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.176    -0.315    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X91Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.869    -0.871    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.254    -0.616    
    SLICE_X91Y83         FDRE (Hold_fdre_C_D)         0.091    -0.525    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.090%)  route 0.182ns (49.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.579    -0.652    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=7, routed)           0.182    -0.329    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X81Y84         LUT3 (Prop_lut3_I1_O)        0.042    -0.287 r  design_1_i/num_capture_4bit_0/inst/rCurrNum[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/num_capture_4bit_0/inst/p_0_in[2]
    SLICE_X81Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X81Y84         FDRE (Hold_fdre_C_D)         0.107    -0.545    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.868%)  route 0.172ns (45.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.601    -0.630    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/Q
                         net (fo=8, routed)           0.172    -0.295    design_1_i/VGA_timings_0/inst/oCountH[5]
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  design_1_i/VGA_timings_0/inst/CountH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/VGA_timings_0/inst/p_0_in[5]
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.869    -0.871    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                         clock pessimism              0.240    -0.630    
    SLICE_X92Y83         FDRE (Hold_fdre_C_D)         0.121    -0.509    design_1_i/VGA_timings_0/inst/CountH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.577    -0.654    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y82         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.395    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.287 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.287    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X83Y82         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.844    -0.896    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y82         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X83Y82         FDRE (Hold_fdre_C_D)         0.105    -0.549    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.578    -0.653    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.392    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X83Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.284 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.284    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X83Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.845    -0.895    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                         clock pessimism              0.241    -0.653    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.105    -0.548    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.575    -0.656    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y80         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.395    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
    SLICE_X83Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.287 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.287    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2_n_4
    SLICE_X83Y80         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.842    -0.898    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y80         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.241    -0.656    
    SLICE_X83Y80         FDRE (Hold_fdre_C_D)         0.105    -0.551    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.576    -0.655    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y81         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/Q
                         net (fo=3, routed)           0.120    -0.394    design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]
    SLICE_X83Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.286 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.286    design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]_i_1_n_4
    SLICE_X83Y81         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.843    -0.897    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y81         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
                         clock pessimism              0.241    -0.655    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.105    -0.550    design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.580    -0.651    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.362    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.252 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.252    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[16]_i_1_n_5
    SLICE_X86Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.849    -0.891    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/C
                         clock pessimism              0.239    -0.651    
    SLICE_X86Y87         FDRE (Hold_fdre_C_D)         0.134    -0.517    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.578    -0.653    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]/Q
                         net (fo=2, routed)           0.125    -0.364    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.254 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.254    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[0]_i_2_n_5
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]/C
                         clock pessimism              0.240    -0.653    
    SLICE_X86Y83         FDRE (Hold_fdre_C_D)         0.134    -0.519    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X94Y106    design_1_i/ScreenBufferMem_0/inst/rMem_reg[165][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y106    design_1_i/ScreenBufferMem_0/inst/rMem_reg[165][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X98Y106    design_1_i/ScreenBufferMem_0/inst/rMem_reg[165][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y109    design_1_i/ScreenBufferMem_0/inst/rMem_reg[166][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y109    design_1_i/ScreenBufferMem_0/inst/rMem_reg[166][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y109    design_1_i/ScreenBufferMem_0/inst/rMem_reg[166][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y109    design_1_i/ScreenBufferMem_0/inst/rMem_reg[166][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X95Y109    design_1_i/ScreenBufferMem_0/inst/rMem_reg[166][8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y127    design_1_i/ScreenBufferMem_0/inst/rMem_reg[394][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y127    design_1_i/ScreenBufferMem_0/inst/rMem_reg[394][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y127    design_1_i/ScreenBufferMem_0/inst/rMem_reg[394][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y127    design_1_i/ScreenBufferMem_0/inst/rMem_reg[394][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y127    design_1_i/ScreenBufferMem_0/inst/rMem_reg[394][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y127    design_1_i/ScreenBufferMem_0/inst/rMem_reg[394][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y126    design_1_i/ScreenBufferMem_0/inst/rMem_reg[395][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y128    design_1_i/ScreenBufferMem_0/inst/rMem_reg[395][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y128    design_1_i/ScreenBufferMem_0/inst/rMem_reg[395][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y119    design_1_i/ScreenBufferMem_0/inst/rMem_reg[470][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y99    design_1_i/ScreenBufferMem_0/inst/rMem_reg[176][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y116   design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y116   design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y116   design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y116   design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y116   design_1_i/ScreenBufferMem_0/inst/rMem_reg[480][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y98    design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y98    design_1_i/ScreenBufferMem_0/inst/rMem_reg[180][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.052ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.585ns  (logic 1.445ns (9.908%)  route 13.140ns (90.092%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.662    12.125    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X85Y118        LUT5 (Prop_lut5_I0_O)        0.303    12.428 r  design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1/O
                         net (fo=6, routed)           1.153    13.581    design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1_n_0
    SLICE_X67Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.701    38.532    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]/C
                         clock pessimism              0.466    38.999    
                         clock uncertainty           -0.160    38.838    
    SLICE_X67Y122        FDRE (Setup_fdre_C_CE)      -0.205    38.633    design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]
  -------------------------------------------------------------------
                         required time                         38.633    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                 25.052    

Slack (MET) :             25.382ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.258ns  (logic 1.445ns (10.135%)  route 12.813ns (89.865%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.400    11.864    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.167 r  design_1_i/ScreenBufferMem_0/inst/rMem[478][11]_i_1/O
                         net (fo=6, routed)           1.088    13.254    design_1_i/ScreenBufferMem_0/inst/rMem[478][11]_i_1_n_0
    SLICE_X65Y120        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.704    38.535    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y120        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]/C
                         clock pessimism              0.466    39.002    
                         clock uncertainty           -0.160    38.841    
    SLICE_X65Y120        FDRE (Setup_fdre_C_CE)      -0.205    38.636    design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]
  -------------------------------------------------------------------
                         required time                         38.636    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                 25.382    

Slack (MET) :             25.442ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.238ns  (logic 1.445ns (10.149%)  route 12.793ns (89.851%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.294    11.758    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X82Y118        LUT5 (Prop_lut5_I0_O)        0.303    12.061 r  design_1_i/ScreenBufferMem_0/inst/rMem[477][11]_i_1/O
                         net (fo=6, routed)           1.174    13.235    design_1_i/ScreenBufferMem_0/inst/rMem[477][11]_i_1_n_0
    SLICE_X82Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.708    38.539    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]/C
                         clock pessimism              0.466    39.006    
                         clock uncertainty           -0.160    38.845    
    SLICE_X82Y121        FDRE (Setup_fdre_C_CE)      -0.169    38.676    design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                 25.442    

Slack (MET) :             25.456ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        13.981ns  (logic 1.471ns (10.522%)  route 12.510ns (89.478%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.065    11.529    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X85Y118        LUT5 (Prop_lut5_I0_O)        0.329    11.858 r  design_1_i/ScreenBufferMem_0/inst/rMem[468][11]_i_1/O
                         net (fo=6, routed)           1.119    12.977    design_1_i/ScreenBufferMem_0/inst/rMem[468][11]_i_1_n_0
    SLICE_X64Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.703    38.534    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X64Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]/C
                         clock pessimism              0.466    39.001    
                         clock uncertainty           -0.160    38.840    
    SLICE_X64Y121        FDRE (Setup_fdre_C_CE)      -0.407    38.433    design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                 25.456    

Slack (MET) :             25.461ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.178ns  (logic 1.445ns (10.192%)  route 12.733ns (89.808%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.529    11.993    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X81Y120        LUT5 (Prop_lut5_I0_O)        0.303    12.296 r  design_1_i/ScreenBufferMem_0/inst/rMem[476][11]_i_1/O
                         net (fo=6, routed)           0.879    13.175    design_1_i/ScreenBufferMem_0/inst/rMem[476][11]_i_1_n_0
    SLICE_X65Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.703    38.534    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]/C
                         clock pessimism              0.466    39.001    
                         clock uncertainty           -0.160    38.840    
    SLICE_X65Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.635    design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]
  -------------------------------------------------------------------
                         required time                         38.635    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                 25.461    

Slack (MET) :             25.518ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.160    38.842    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.518    

Slack (MET) :             25.518ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.160    38.842    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.518    

Slack (MET) :             25.518ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.160    38.842    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.518    

Slack (MET) :             25.518ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.160    38.842    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.518    

Slack (MET) :             25.565ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        14.077ns  (logic 1.445ns (10.265%)  route 12.632ns (89.735%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 38.537 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.662    12.125    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X85Y118        LUT5 (Prop_lut5_I0_O)        0.303    12.428 r  design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1/O
                         net (fo=6, routed)           0.645    13.074    design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1_n_0
    SLICE_X83Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.706    38.537    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]/C
                         clock pessimism              0.466    39.004    
                         clock uncertainty           -0.160    38.843    
    SLICE_X83Y122        FDRE (Setup_fdre_C_CE)      -0.205    38.638    design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                         -13.074    
  -------------------------------------------------------------------
                         slack                                 25.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.759%)  route 0.203ns (52.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.600    -0.631    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y82         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.203    -0.287    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X92Y83         LUT5 (Prop_lut5_I0_O)        0.045    -0.242 r  design_1_i/VGA_timings_0/inst/CountH[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/VGA_timings_0/inst/p_0_in[4]
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.869    -0.871    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                         clock pessimism              0.274    -0.596    
                         clock uncertainty            0.160    -0.436    
    SLICE_X92Y83         FDRE (Hold_fdre_C_D)         0.120    -0.316    design_1_i/VGA_timings_0/inst/CountH_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.404%)  route 0.176ns (48.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.600    -0.631    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y82         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.176    -0.315    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X91Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.869    -0.871    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.254    -0.616    
                         clock uncertainty            0.160    -0.456    
    SLICE_X91Y83         FDRE (Hold_fdre_C_D)         0.091    -0.365    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.090%)  route 0.182ns (49.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.579    -0.652    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=7, routed)           0.182    -0.329    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X81Y84         LUT3 (Prop_lut3_I1_O)        0.042    -0.287 r  design_1_i/num_capture_4bit_0/inst/rCurrNum[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/num_capture_4bit_0/inst/p_0_in[2]
    SLICE_X81Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/C
                         clock pessimism              0.241    -0.652    
                         clock uncertainty            0.160    -0.492    
    SLICE_X81Y84         FDRE (Hold_fdre_C_D)         0.107    -0.385    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.868%)  route 0.172ns (45.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.601    -0.630    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/Q
                         net (fo=8, routed)           0.172    -0.295    design_1_i/VGA_timings_0/inst/oCountH[5]
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  design_1_i/VGA_timings_0/inst/CountH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/VGA_timings_0/inst/p_0_in[5]
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.869    -0.871    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.160    -0.470    
    SLICE_X92Y83         FDRE (Hold_fdre_C_D)         0.121    -0.349    design_1_i/VGA_timings_0/inst/CountH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.577    -0.654    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y82         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.395    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.287 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.287    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X83Y82         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.844    -0.896    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y82         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.160    -0.494    
    SLICE_X83Y82         FDRE (Hold_fdre_C_D)         0.105    -0.389    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.578    -0.653    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.392    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X83Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.284 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.284    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X83Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.845    -0.895    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                         clock pessimism              0.241    -0.653    
                         clock uncertainty            0.160    -0.493    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.105    -0.388    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.575    -0.656    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y80         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.395    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
    SLICE_X83Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.287 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.287    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2_n_4
    SLICE_X83Y80         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.842    -0.898    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y80         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.241    -0.656    
                         clock uncertainty            0.160    -0.496    
    SLICE_X83Y80         FDRE (Hold_fdre_C_D)         0.105    -0.391    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.576    -0.655    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y81         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/Q
                         net (fo=3, routed)           0.120    -0.394    design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]
    SLICE_X83Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.286 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.286    design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]_i_1_n_4
    SLICE_X83Y81         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.843    -0.897    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y81         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
                         clock pessimism              0.241    -0.655    
                         clock uncertainty            0.160    -0.495    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.105    -0.390    design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.580    -0.651    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.362    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.252 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.252    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[16]_i_1_n_5
    SLICE_X86Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.849    -0.891    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/C
                         clock pessimism              0.239    -0.651    
                         clock uncertainty            0.160    -0.491    
    SLICE_X86Y87         FDRE (Hold_fdre_C_D)         0.134    -0.357    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.581    -0.650    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.361    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.251 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.251    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[20]_i_1_n_5
    SLICE_X86Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.851    -0.889    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]/C
                         clock pessimism              0.238    -0.650    
                         clock uncertainty            0.160    -0.490    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.134    -0.356    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.052ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.585ns  (logic 1.445ns (9.908%)  route 13.140ns (90.092%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.662    12.125    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X85Y118        LUT5 (Prop_lut5_I0_O)        0.303    12.428 r  design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1/O
                         net (fo=6, routed)           1.153    13.581    design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1_n_0
    SLICE_X67Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.701    38.532    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X67Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]/C
                         clock pessimism              0.466    38.999    
                         clock uncertainty           -0.160    38.838    
    SLICE_X67Y122        FDRE (Setup_fdre_C_CE)      -0.205    38.633    design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][10]
  -------------------------------------------------------------------
                         required time                         38.633    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                 25.052    

Slack (MET) :             25.382ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.258ns  (logic 1.445ns (10.135%)  route 12.813ns (89.865%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 38.535 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.400    11.864    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.167 r  design_1_i/ScreenBufferMem_0/inst/rMem[478][11]_i_1/O
                         net (fo=6, routed)           1.088    13.254    design_1_i/ScreenBufferMem_0/inst/rMem[478][11]_i_1_n_0
    SLICE_X65Y120        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.704    38.535    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y120        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]/C
                         clock pessimism              0.466    39.002    
                         clock uncertainty           -0.160    38.841    
    SLICE_X65Y120        FDRE (Setup_fdre_C_CE)      -0.205    38.636    design_1_i/ScreenBufferMem_0/inst/rMem_reg[478][10]
  -------------------------------------------------------------------
                         required time                         38.636    
                         arrival time                         -13.254    
  -------------------------------------------------------------------
                         slack                                 25.382    

Slack (MET) :             25.442ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.238ns  (logic 1.445ns (10.149%)  route 12.793ns (89.851%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 38.539 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.294    11.758    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X82Y118        LUT5 (Prop_lut5_I0_O)        0.303    12.061 r  design_1_i/ScreenBufferMem_0/inst/rMem[477][11]_i_1/O
                         net (fo=6, routed)           1.174    13.235    design_1_i/ScreenBufferMem_0/inst/rMem[477][11]_i_1_n_0
    SLICE_X82Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.708    38.539    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X82Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]/C
                         clock pessimism              0.466    39.006    
                         clock uncertainty           -0.160    38.845    
    SLICE_X82Y121        FDRE (Setup_fdre_C_CE)      -0.169    38.676    design_1_i/ScreenBufferMem_0/inst/rMem_reg[477][5]
  -------------------------------------------------------------------
                         required time                         38.676    
                         arrival time                         -13.235    
  -------------------------------------------------------------------
                         slack                                 25.442    

Slack (MET) :             25.456ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.981ns  (logic 1.471ns (10.522%)  route 12.510ns (89.478%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.065    11.529    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X85Y118        LUT5 (Prop_lut5_I0_O)        0.329    11.858 r  design_1_i/ScreenBufferMem_0/inst/rMem[468][11]_i_1/O
                         net (fo=6, routed)           1.119    12.977    design_1_i/ScreenBufferMem_0/inst/rMem[468][11]_i_1_n_0
    SLICE_X64Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.703    38.534    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X64Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]/C
                         clock pessimism              0.466    39.001    
                         clock uncertainty           -0.160    38.840    
    SLICE_X64Y121        FDRE (Setup_fdre_C_CE)      -0.407    38.433    design_1_i/ScreenBufferMem_0/inst/rMem_reg[468][10]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -12.977    
  -------------------------------------------------------------------
                         slack                                 25.456    

Slack (MET) :             25.461ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.178ns  (logic 1.445ns (10.192%)  route 12.733ns (89.808%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.529    11.993    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X81Y120        LUT5 (Prop_lut5_I0_O)        0.303    12.296 r  design_1_i/ScreenBufferMem_0/inst/rMem[476][11]_i_1/O
                         net (fo=6, routed)           0.879    13.175    design_1_i/ScreenBufferMem_0/inst/rMem[476][11]_i_1_n_0
    SLICE_X65Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.703    38.534    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X65Y121        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]/C
                         clock pessimism              0.466    39.001    
                         clock uncertainty           -0.160    38.840    
    SLICE_X65Y121        FDRE (Setup_fdre_C_CE)      -0.205    38.635    design_1_i/ScreenBufferMem_0/inst/rMem_reg[476][10]
  -------------------------------------------------------------------
                         required time                         38.635    
                         arrival time                         -13.175    
  -------------------------------------------------------------------
                         slack                                 25.461    

Slack (MET) :             25.518ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.160    38.842    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][5]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.518    

Slack (MET) :             25.518ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.160    38.842    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][6]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.518    

Slack (MET) :             25.518ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.160    38.842    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][7]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.518    

Slack (MET) :             25.518ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.123ns  (logic 1.445ns (10.232%)  route 12.678ns (89.768%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.403    11.867    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X83Y119        LUT5 (Prop_lut5_I0_O)        0.303    12.170 r  design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1/O
                         net (fo=6, routed)           0.950    13.120    design_1_i/ScreenBufferMem_0/inst/rMem[473][11]_i_1_n_0
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.705    38.536    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y123        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]/C
                         clock pessimism              0.466    39.003    
                         clock uncertainty           -0.160    38.842    
    SLICE_X83Y123        FDRE (Setup_fdre_C_CE)      -0.205    38.637    design_1_i/ScreenBufferMem_0/inst/rMem_reg[473][8]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                 25.518    

Slack (MET) :             25.565ns  (required time - arrival time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.077ns  (logic 1.445ns (10.265%)  route 12.632ns (89.735%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 38.537 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.713    -1.003    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y83         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.419    -0.584 r  design_1_i/num_capture_4bit_0/inst/rCurrAddrVert_reg[0]/Q
                         net (fo=14, routed)          1.325     0.741    design_1_i/num_capture_4bit_0/inst/rCurrAddrVert[0]
    SLICE_X87Y86         LUT4 (Prop_lut4_I0_O)        0.299     1.040 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.040    design_1_i/num_capture_4bit_0/inst/oAddr0[6]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.464 r  design_1_i/num_capture_4bit_0/inst/oAddr[6]_INST_0/O[1]
                         net (fo=598, routed)        10.662    12.125    design_1_i/ScreenBufferMem_0/inst/iAddrB[7]
    SLICE_X85Y118        LUT5 (Prop_lut5_I0_O)        0.303    12.428 r  design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1/O
                         net (fo=6, routed)           0.645    13.074    design_1_i/ScreenBufferMem_0/inst/rMem[474][11]_i_1_n_0
    SLICE_X83Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        1.706    38.537    design_1_i/ScreenBufferMem_0/inst/iClk
    SLICE_X83Y122        FDRE                                         r  design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]/C
                         clock pessimism              0.466    39.004    
                         clock uncertainty           -0.160    38.843    
    SLICE_X83Y122        FDRE (Setup_fdre_C_CE)      -0.205    38.638    design_1_i/ScreenBufferMem_0/inst/rMem_reg[474][8]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                         -13.074    
  -------------------------------------------------------------------
                         slack                                 25.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.759%)  route 0.203ns (52.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.600    -0.631    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y82         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.203    -0.287    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X92Y83         LUT5 (Prop_lut5_I0_O)        0.045    -0.242 r  design_1_i/VGA_timings_0/inst/CountH[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/VGA_timings_0/inst/p_0_in[4]
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.869    -0.871    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                         clock pessimism              0.274    -0.596    
                         clock uncertainty            0.160    -0.436    
    SLICE_X92Y83         FDRE (Hold_fdre_C_D)         0.120    -0.316    design_1_i/VGA_timings_0/inst/CountH_reg[4]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.404%)  route 0.176ns (48.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.600    -0.631    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y82         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.176    -0.315    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X91Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.869    -0.871    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.254    -0.616    
                         clock uncertainty            0.160    -0.456    
    SLICE_X91Y83         FDRE (Hold_fdre_C_D)         0.091    -0.365    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.090%)  route 0.182ns (49.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.579    -0.652    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]/Q
                         net (fo=7, routed)           0.182    -0.329    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[0]
    SLICE_X81Y84         LUT3 (Prop_lut3_I1_O)        0.042    -0.287 r  design_1_i/num_capture_4bit_0/inst/rCurrNum[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    design_1_i/num_capture_4bit_0/inst/p_0_in[2]
    SLICE_X81Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.846    -0.894    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X81Y84         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]/C
                         clock pessimism              0.241    -0.652    
                         clock uncertainty            0.160    -0.492    
    SLICE_X81Y84         FDRE (Hold_fdre_C_D)         0.107    -0.385    design_1_i/num_capture_4bit_0/inst/rCurrNum_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.868%)  route 0.172ns (45.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.601    -0.630    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/Q
                         net (fo=8, routed)           0.172    -0.295    design_1_i/VGA_timings_0/inst/oCountH[5]
    SLICE_X92Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  design_1_i/VGA_timings_0/inst/CountH[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/VGA_timings_0/inst/p_0_in[5]
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.869    -0.871    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y83         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[5]/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.160    -0.470    
    SLICE_X92Y83         FDRE (Hold_fdre_C_D)         0.121    -0.349    design_1_i/VGA_timings_0/inst/CountH_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.577    -0.654    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y82         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.395    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
    SLICE_X83Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.287 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.287    design_1_i/Debounce_Switch_0/inst/r_Count_reg[8]_i_1_n_4
    SLICE_X83Y82         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.844    -0.896    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y82         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.160    -0.494    
    SLICE_X83Y82         FDRE (Hold_fdre_C_D)         0.105    -0.389    design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.578    -0.653    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           0.120    -0.392    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X83Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.284 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.284    design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]_i_1_n_4
    SLICE_X83Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.845    -0.895    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y83         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                         clock pessimism              0.241    -0.653    
                         clock uncertainty            0.160    -0.493    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.105    -0.388    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.575    -0.656    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y80         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.395    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
    SLICE_X83Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.287 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.287    design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]_i_2_n_4
    SLICE_X83Y80         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.842    -0.898    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y80         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
                         clock pessimism              0.241    -0.656    
                         clock uncertainty            0.160    -0.496    
    SLICE_X83Y80         FDRE (Hold_fdre_C_D)         0.105    -0.391    design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.576    -0.655    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y81         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/Q
                         net (fo=3, routed)           0.120    -0.394    design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]
    SLICE_X83Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.286 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.286    design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]_i_1_n_4
    SLICE_X83Y81         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.843    -0.897    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X83Y81         FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
                         clock pessimism              0.241    -0.655    
                         clock uncertainty            0.160    -0.495    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.105    -0.390    design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.580    -0.651    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.362    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.252 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.252    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[16]_i_1_n_5
    SLICE_X86Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.849    -0.891    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y87         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]/C
                         clock pessimism              0.239    -0.651    
                         clock uncertainty            0.160    -0.491    
    SLICE_X86Y87         FDRE (Hold_fdre_C_D)         0.134    -0.357    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.581    -0.650    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.361    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.251 r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.251    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[20]_i_1_n_5
    SLICE_X86Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3732, routed)        0.851    -0.889    design_1_i/num_capture_4bit_0/inst/iClk
    SLICE_X86Y88         FDRE                                         r  design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]/C
                         clock pessimism              0.238    -0.650    
                         clock uncertainty            0.160    -0.490    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.134    -0.356    design_1_i/num_capture_4bit_0/inst/rVisCountCurr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.105    





