

================================================================
== Vitis HLS Report for 'conv1_Pipeline_EXPORT_ROW_L'
================================================================
* Date:           Wed Nov  1 16:44:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30608|    30608|  0.306 ms|  0.306 ms|  30608|  30608|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- EXPORT_ROW_L  |    30606|    30606|         8|          1|          1|  30600|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loop_index_i42 = alloca i32 1"   --->   Operation 11 'alloca' 'loop_index_i42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bh_1 = alloca i32 1"   --->   Operation 12 'alloca' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten89 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 14 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten120 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln158_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %sext_ln158"   --->   Operation 16 'read' 'sext_ln158_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 17 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln141_mid2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln141_mid2"   --->   Operation 18 'read' 'trunc_ln141_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln158_cast = sext i19 %sext_ln158_read"   --->   Operation 19 'sext' 'sext_ln158_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_16, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten120"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %bout"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten89"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %bh_1"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_i42"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%br_ln0 = br void %load-store-loop.i43"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.29>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 %or_ln159_2, void %new.latch.load-store-loop.i43.split" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 27 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%first_iter_01 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.load-store-loop.i43.split"   --->   Operation 28 'phi' 'first_iter_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%bh = load i4 %bh_1" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 29 'load' 'bh' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten89_load = load i12 %indvar_flatten89" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 30 'load' 'indvar_flatten89_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten120_load = load i15 %indvar_flatten120" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 31 'load' 'indvar_flatten120_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i4 %bh" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 32 'trunc' 'trunc_ln159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %bh, i32 3" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 33 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.84ns)   --->   "%icmp_ln158 = icmp_eq  i15 %indvar_flatten120_load, i15 30600" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 35 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.84ns)   --->   "%add_ln158_4 = add i15 %indvar_flatten120_load, i15 1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 36 'add' 'add_ln158_4' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %for.inc64.i, void %BW.i47.preheader.exitStub" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 37 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%loop_index_i42_load = load i8 %loop_index_i42"   --->   Operation 38 'load' 'loop_index_i42_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bout_load = load i4 %bout" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 39 'load' 'bout_load' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%add_ln158 = add i4 %bout_load, i4 1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 40 'add' 'add_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.80ns)   --->   "%icmp_ln159 = icmp_eq  i12 %indvar_flatten89_load, i12 3825" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 41 'icmp' 'icmp_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln158 = select i1 %icmp_ln159, i4 0, i4 %bh" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 42 'select' 'select_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln159)   --->   "%or_ln158 = or i1 %icmp_ln159, i1 %first_iter_01" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 43 'or' 'or_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.39ns)   --->   "%select_ln158_1 = select i1 %icmp_ln159, i4 %add_ln158, i4 %bout_load" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 44 'select' 'select_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i4 %select_ln158_1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 45 'zext' 'zext_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln158_1 = add i6 %zext_ln158, i6 %trunc_ln141_mid2_read" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 46 'add' 'add_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i6 %add_ln158_1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 47 'zext' 'zext_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.49ns)   --->   "%mul_ln158 = mul i24 %zext_ln158_1, i24 260100" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 48 'mul' 'mul_ln158' <Predicate = (!icmp_ln158)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln158_2 = zext i24 %mul_ln158" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 49 'zext' 'zext_ln158_2' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln158_2 = add i64 %zext_ln158_2, i64 %output_ftmap_read" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 50 'add' 'add_ln158_2' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln158_3 = add i64 %add_ln158_2, i64 %sext_ln158_cast" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 51 'add' 'add_ln158_3' <Predicate = (!icmp_ln158)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln159_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln158_3, i32 2, i32 63" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 52 'partselect' 'sext_ln159_mid2_v' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln159_1)   --->   "%select_ln158_2 = select i1 %icmp_ln159, i3 0, i3 %trunc_ln159" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 53 'select' 'select_ln158_2' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln159_2)   --->   "%xor_ln158_1 = xor i1 %icmp_ln159, i1 1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 54 'xor' 'xor_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln159_2)   --->   "%and_ln158_1 = and i1 %tmp, i1 %xor_ln158_1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 55 'and' 'and_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln158)   --->   "%xor_ln158 = xor i1 %icmp_ln159, i1 1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 56 'xor' 'xor_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.76ns)   --->   "%exitcond142251005 = icmp_eq  i8 %loop_index_i42_load, i8 255"   --->   Operation 57 'icmp' 'exitcond142251005' <Predicate = (!icmp_ln158)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln158 = and i1 %exitcond142251005, i1 %xor_ln158" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 58 'and' 'and_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.79ns)   --->   "%add_ln159 = add i4 %select_ln158, i4 1" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 59 'add' 'add_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln159 = or i1 %and_ln158, i1 %or_ln158" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 60 'or' 'or_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln159)   --->   "%or_ln159_1 = or i1 %and_ln158, i1 %icmp_ln159" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 61 'or' 'or_ln159_1' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln159 = select i1 %or_ln159_1, i8 0, i8 %loop_index_i42_load" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 62 'select' 'select_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln159_1)   --->   "%trunc_ln159_1 = trunc i4 %add_ln159" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 63 'trunc' 'trunc_ln159_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.20ns) (out node of the LUT)   --->   "%select_ln159_1 = select i1 %and_ln158, i3 %trunc_ln159_1, i3 %select_ln158_2" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 64 'select' 'select_ln159_1' <Predicate = (!icmp_ln158)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln159_2)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %add_ln159, i32 3" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 65 'bitselect' 'tmp_17' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln159_2 = select i1 %and_ln158, i1 %tmp_17, i1 %and_ln158_1" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 66 'select' 'select_ln159_2' <Predicate = (!icmp_ln158)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%empty_101 = trunc i4 %select_ln158_1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 67 'trunc' 'empty_101' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i4.i1, i1 0, i4 %select_ln158_1, i1 %select_ln159_2" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 68 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i6 %tmp_s" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 69 'zext' 'tmp_38_cast' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i1.i8, i3 %empty_101, i1 %select_ln159_2, i8 0" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 70 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_102 = sub i12 %p_shl4, i12 %tmp_38_cast" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 71 'sub' 'empty_102' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln159_2)   --->   "%xor_ln159 = xor i1 %exitcond142251005, i1 1" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 72 'xor' 'xor_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln159_2)   --->   "%and_ln159 = and i1 %first_iter_0, i1 %xor_ln159" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 73 'and' 'and_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln159_2 = or i1 %icmp_ln159, i1 %and_ln159" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 74 'or' 'or_ln159_2' <Predicate = (!icmp_ln158)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.39ns)   --->   "%select_ln159_3 = select i1 %and_ln158, i4 %add_ln159, i4 %select_ln158" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 75 'select' 'select_ln159_3' <Predicate = (!icmp_ln158)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%select_ln159_cast = zext i8 %select_ln159" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 76 'zext' 'select_ln159_cast' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%empty_103 = add i12 %empty_102, i12 %select_ln159_cast" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 77 'add' 'empty_103' <Predicate = (!icmp_ln158)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast1 = zext i12 %empty_103" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 78 'zext' 'p_cast1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %p_cast1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 79 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %p_cast1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 80 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %p_cast1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 81 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %p_cast1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 82 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %p_cast1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 83 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %p_cast1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 84 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 85 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 86 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %or_ln159, void %load-store-loop.i43.split, void %new.body.for.body50.i" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 87 'br' 'br_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %or_ln159_2, void %for.first.iter.load-store-loop.i43, void %for.first.iter.for.body50.i" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 88 'br' 'br_ln159' <Predicate = (!icmp_ln158 & or_ln159)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i43.split"   --->   Operation 89 'br' 'br_ln0' <Predicate = (!icmp_ln158 & or_ln159)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 90 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8' <Predicate = (!icmp_ln158)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 91 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 91 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9' <Predicate = (!icmp_ln158)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 92 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 92 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10' <Predicate = (!icmp_ln158)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 93 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 93 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11' <Predicate = (!icmp_ln158)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 94 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 94 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12' <Predicate = (!icmp_ln158)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 95 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 95 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13' <Predicate = (!icmp_ln158)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 96 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 96 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14' <Predicate = (!icmp_ln158)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 97 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 97 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15' <Predicate = (!icmp_ln158)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_2 : Operation 98 [1/1] (0.76ns)   --->   "%empty_98 = add i8 %select_ln159, i8 1" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 98 'add' 'empty_98' <Predicate = (!icmp_ln158)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.76ns)   --->   "%empty_99 = icmp_eq  i8 %empty_98, i8 255" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 99 'icmp' 'empty_99' <Predicate = (!icmp_ln158)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.79ns)   --->   "%icmp_ln159_1 = icmp_eq  i4 %select_ln159_3, i4 14" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 100 'icmp' 'icmp_ln159_1' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %empty_99, void %new.latch.load-store-loop.i43.split, void %last.iter.load-store-loop.i43.split" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 101 'br' 'br_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159_1, void %new.latch.for.inc61.i, void %last.iter.for.inc61.i" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 102 'br' 'br_ln159' <Predicate = (!icmp_ln158 & empty_99)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %new.latch.load-store-loop.i43.split"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln158 & empty_99)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.80ns)   --->   "%add_ln159_1 = add i12 %indvar_flatten89_load, i12 1" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 104 'add' 'add_ln159_1' <Predicate = (!icmp_ln158)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.37ns)   --->   "%select_ln159_4 = select i1 %icmp_ln159, i12 1, i12 %add_ln159_1" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 105 'select' 'select_ln159_4' <Predicate = (!icmp_ln158)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln158 = store i15 %add_ln158_4, i15 %indvar_flatten120" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 106 'store' 'store_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.42>
ST_2 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln158 = store i4 %select_ln158_1, i4 %bout" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 107 'store' 'store_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.42>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln159 = store i12 %select_ln159_4, i12 %indvar_flatten89" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 108 'store' 'store_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln159 = store i4 %select_ln159_3, i4 %bh_1" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 109 'store' 'store_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln159 = store i8 %empty_98, i8 %loop_index_i42" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 110 'store' 'store_ln159' <Predicate = (!icmp_ln158)> <Delay = 0.42>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i43"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln158)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @EXPORT_ROW_L_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln158_1 = sext i62 %sext_ln159_mid2_v" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 114 'sext' 'sext_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 115 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_L_str"   --->   Operation 116 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 117 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%i2_addr94 = getelementptr i32 %i2, i64 %sext_ln158_1" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 118 'getelementptr' 'i2_addr94' <Predicate = (or_ln159 & or_ln159_2)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (7.30ns)   --->   "%empty_100 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr94, i32 3825" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 119 'writereq' 'empty_100' <Predicate = (or_ln159 & or_ln159_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.first.iter.load-store-loop.i43" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 120 'br' 'br_ln159' <Predicate = (or_ln159 & or_ln159_2)> <Delay = 0.00>
ST_3 : Operation 121 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 121 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_3 : Operation 122 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 122 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_3 : Operation 123 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 123 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_3 : Operation 124 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 124 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_3 : Operation 125 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 125 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_3 : Operation 126 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 126 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_3 : Operation 127 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 127 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_3 : Operation 128 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 128 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4080> <RAM>
ST_3 : Operation 129 [1/1] (0.72ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_8, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_9, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15, i3 %select_ln159_1" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 129 'mux' 'tmp_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%i2_addr93 = getelementptr i32 %i2, i64 %sext_ln158_1" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 130 'getelementptr' 'i2_addr93' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%empty_97 = bitcast i32 %tmp_4" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 131 'bitcast' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (7.30ns)   --->   "%write_ln159 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %i2_addr93, i32 %empty_97, i4 15" [src/conv1.cpp:159->src/conv1.cpp:70]   --->   Operation 132 'write' 'write_ln159' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 133 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr93" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 133 'writeresp' 'empty' <Predicate = (empty_99 & icmp_ln159_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 134 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr93" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 134 'writeresp' 'empty' <Predicate = (empty_99 & icmp_ln159_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 135 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr93" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 135 'writeresp' 'empty' <Predicate = (empty_99 & icmp_ln159_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 136 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr93" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 136 'writeresp' 'empty' <Predicate = (empty_99 & icmp_ln159_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln158)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 137 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr93" [src/conv1.cpp:158->src/conv1.cpp:70]   --->   Operation 137 'writeresp' 'empty' <Predicate = (empty_99 & icmp_ln159_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %new.latch.for.inc61.i"   --->   Operation 138 'br' 'br_ln0' <Predicate = (empty_99 & icmp_ln159_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten120') [17]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten120' [23]  (0.427 ns)

 <State 2>: 5.290ns
The critical path consists of the following:
	'load' operation ('indvar_flatten89_load', src/conv1.cpp:159->src/conv1.cpp:70) on local variable 'indvar_flatten89' [33]  (0.000 ns)
	'icmp' operation ('icmp_ln159', src/conv1.cpp:159->src/conv1.cpp:70) [47]  (0.809 ns)
	'select' operation ('select_ln158_1', src/conv1.cpp:158->src/conv1.cpp:70) [50]  (0.391 ns)
	'add' operation ('add_ln158_1', src/conv1.cpp:158->src/conv1.cpp:70) [52]  (0.781 ns)
	'mul' operation ('mul_ln158', src/conv1.cpp:158->src/conv1.cpp:70) [54]  (2.490 ns)
	'add' operation ('add_ln158_2', src/conv1.cpp:158->src/conv1.cpp:70) [56]  (0.000 ns)
	'add' operation ('add_ln158_3', src/conv1.cpp:158->src/conv1.cpp:70) [57]  (0.819 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i2_addr94', src/conv1.cpp:159->src/conv1.cpp:70) [101]  (0.000 ns)
	bus request operation ('empty_100', src/conv1.cpp:159->src/conv1.cpp:70) on port 'i2' (src/conv1.cpp:159->src/conv1.cpp:70) [102]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln159', src/conv1.cpp:159->src/conv1.cpp:70) on port 'i2' (src/conv1.cpp:159->src/conv1.cpp:70) [118]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', src/conv1.cpp:158->src/conv1.cpp:70) on port 'i2' (src/conv1.cpp:158->src/conv1.cpp:70) [126]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', src/conv1.cpp:158->src/conv1.cpp:70) on port 'i2' (src/conv1.cpp:158->src/conv1.cpp:70) [126]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', src/conv1.cpp:158->src/conv1.cpp:70) on port 'i2' (src/conv1.cpp:158->src/conv1.cpp:70) [126]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', src/conv1.cpp:158->src/conv1.cpp:70) on port 'i2' (src/conv1.cpp:158->src/conv1.cpp:70) [126]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', src/conv1.cpp:158->src/conv1.cpp:70) on port 'i2' (src/conv1.cpp:158->src/conv1.cpp:70) [126]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
