# verilog-calculator
ğŸ§® A modular, parameterized 12-digit digital calculator designed in Verilog HDL

made in https://edaplayground.com
for testing for yourself follow this setups in https://edaplayground.com :
Testbench + Design :
SystemVerilog/Verilog

Tools & Simulators :
Icarus Verilog 12.0

Compile Options
-Wall -g2012

design.sv is the right panel & testbench.sv is the left Panel

---

## ğŸ”¹ Version 01 â€” Base Calculator  
Basic 5-operation module + simple testbench  
ğŸ“ **Folder:** [01-calculator-base](https://github.com/Morteza-Asadi-Shalmaiy/SystemVerilog-calculator/tree/main/01-calculator-base)

<details>
  <summary><strong>Click to view more details</strong></summary>
  <br>

This is the initial version of the calculator.

### âœ¨ Features
- Supports 5 operations: `+`, `-`, `*`, `/`, `**`
- Signed inputs/outputs (`signed`)
- Parameterized width (`nb`)
- Basic testbench included
- No error or edge-case handling yet

This version is the foundation for all later improvements.

</details>

---

## ğŸ”¹ Version 02 â€” Division-by-Zero Handling  
Adds safe divide-by-zero protection  
ğŸ“ **Folder:** [02-calculator-division](https://github.com/Morteza-Asadi-Shalmaiy/SystemVerilog-calculator/tree/main/02-calculator-division)

<details>
  <summary><strong>Click to view details</strong></summary>
  <br>

This version enhances reliability for division operations.

### âœ¨ Improvements
- Detects division by zero (`b == 0`)
- Displays a simulation warning using `$display`
- Prevents undefined division results
- All other operations remain identical to Version 01

A safer and more robust design compared to the base version.

</details>

---


