-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_vxMagnitude is
port (
    grad_x_V_pixel_0_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_0_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_0_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_1_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_1_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_1_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_2_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_2_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_2_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_3_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_3_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_3_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_4_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_4_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_4_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_5_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_5_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_5_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_6_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_6_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_6_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_7_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_7_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_7_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_8_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_8_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_8_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_9_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_9_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_9_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_10_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_10_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_10_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_11_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_11_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_11_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_12_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_12_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_12_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_13_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_13_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_13_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_14_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_14_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_14_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_15_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_15_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_15_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_16_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_16_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_16_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_17_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_17_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_17_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_18_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_18_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_18_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_19_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_19_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_19_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_20_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_20_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_20_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_21_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_21_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_21_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_22_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_22_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_22_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_23_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_23_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_23_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_24_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_24_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_24_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_25_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_25_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_25_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_26_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_26_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_26_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_27_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_27_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_27_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_28_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_28_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_28_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_29_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_29_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_29_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_30_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_30_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_30_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_31_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_31_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_31_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_32_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_32_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_32_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_33_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_33_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_33_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_34_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_34_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_34_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_35_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_35_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_35_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_36_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_36_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_36_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_37_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_37_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_37_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_38_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_38_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_38_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_39_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_39_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_39_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_40_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_40_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_40_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_41_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_41_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_41_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_42_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_42_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_42_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_43_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_43_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_43_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_44_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_44_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_44_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_45_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_45_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_45_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_46_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_46_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_46_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_47_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_47_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_47_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_48_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_48_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_48_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_49_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_49_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_49_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_50_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_50_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_50_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_51_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_51_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_51_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_52_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_52_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_52_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_53_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_53_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_53_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_54_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_54_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_54_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_55_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_55_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_55_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_56_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_56_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_56_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_57_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_57_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_57_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_58_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_58_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_58_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_59_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_59_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_59_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_60_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_60_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_60_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_61_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_61_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_61_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_62_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_62_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_62_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_63_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_63_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_63_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_64_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_64_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_64_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_65_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_65_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_65_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_66_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_66_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_66_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_67_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_67_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_67_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_68_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_68_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_68_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_69_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_69_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_69_s_read : OUT STD_LOGIC;
    grad_x_V_pixel_70_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_x_V_pixel_70_s_empty_n : IN STD_LOGIC;
    grad_x_V_pixel_70_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_0_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_0_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_0_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_1_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_1_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_1_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_2_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_2_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_2_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_3_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_3_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_3_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_4_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_4_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_4_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_5_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_5_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_5_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_6_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_6_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_6_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_7_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_7_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_7_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_8_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_8_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_8_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_9_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_9_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_9_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_10_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_10_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_10_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_11_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_11_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_11_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_12_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_12_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_12_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_13_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_13_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_13_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_14_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_14_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_14_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_15_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_15_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_15_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_16_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_16_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_16_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_17_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_17_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_17_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_18_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_18_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_18_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_19_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_19_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_19_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_20_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_20_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_20_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_21_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_21_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_21_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_22_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_22_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_22_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_23_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_23_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_23_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_24_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_24_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_24_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_25_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_25_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_25_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_26_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_26_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_26_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_27_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_27_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_27_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_28_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_28_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_28_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_29_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_29_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_29_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_30_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_30_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_30_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_31_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_31_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_31_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_32_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_32_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_32_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_33_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_33_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_33_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_34_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_34_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_34_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_35_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_35_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_35_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_36_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_36_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_36_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_37_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_37_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_37_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_38_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_38_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_38_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_39_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_39_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_39_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_40_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_40_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_40_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_41_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_41_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_41_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_42_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_42_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_42_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_43_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_43_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_43_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_44_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_44_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_44_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_45_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_45_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_45_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_46_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_46_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_46_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_47_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_47_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_47_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_48_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_48_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_48_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_49_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_49_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_49_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_50_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_50_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_50_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_51_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_51_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_51_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_52_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_52_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_52_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_53_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_53_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_53_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_54_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_54_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_54_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_55_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_55_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_55_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_56_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_56_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_56_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_57_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_57_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_57_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_58_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_58_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_58_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_59_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_59_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_59_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_60_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_60_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_60_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_61_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_61_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_61_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_62_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_62_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_62_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_63_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_63_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_63_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_64_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_64_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_64_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_65_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_65_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_65_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_66_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_66_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_66_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_67_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_67_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_67_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_68_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_68_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_68_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_69_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_69_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_69_s_read : OUT STD_LOGIC;
    grad_y_V_pixel_70_s_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    grad_y_V_pixel_70_s_empty_n : IN STD_LOGIC;
    grad_y_V_pixel_70_s_read : OUT STD_LOGIC;
    output_V_pixel_0_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_1_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_2_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_3_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_4_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_5_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_6_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_7_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_8_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_9_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_10_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_11_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_12_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_13_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_14_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_15_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_16_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_17_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_18_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_19_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_20_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_21_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_22_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_23_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_24_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_25_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_26_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_27_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_28_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_29_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_30_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_31_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_32_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_33_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_34_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_35_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_36_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_37_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_38_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_39_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_40_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_41_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_42_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_43_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_44_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_45_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_46_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_47_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_48_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_49_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_50_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_51_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_52_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_53_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_54_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_55_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_56_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_57_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_58_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_59_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_60_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_61_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_62_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_63_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_64_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_65_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_66_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_67_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_68_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_69_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    output_V_pixel_70_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    output_V_pixel_0_TVALID : OUT STD_LOGIC;
    output_V_pixel_0_TREADY : IN STD_LOGIC;
    output_V_pixel_1_TVALID : OUT STD_LOGIC;
    output_V_pixel_1_TREADY : IN STD_LOGIC;
    output_V_pixel_2_TVALID : OUT STD_LOGIC;
    output_V_pixel_2_TREADY : IN STD_LOGIC;
    output_V_pixel_3_TVALID : OUT STD_LOGIC;
    output_V_pixel_3_TREADY : IN STD_LOGIC;
    output_V_pixel_4_TVALID : OUT STD_LOGIC;
    output_V_pixel_4_TREADY : IN STD_LOGIC;
    output_V_pixel_5_TVALID : OUT STD_LOGIC;
    output_V_pixel_5_TREADY : IN STD_LOGIC;
    output_V_pixel_6_TVALID : OUT STD_LOGIC;
    output_V_pixel_6_TREADY : IN STD_LOGIC;
    output_V_pixel_7_TVALID : OUT STD_LOGIC;
    output_V_pixel_7_TREADY : IN STD_LOGIC;
    output_V_pixel_8_TVALID : OUT STD_LOGIC;
    output_V_pixel_8_TREADY : IN STD_LOGIC;
    output_V_pixel_9_TVALID : OUT STD_LOGIC;
    output_V_pixel_9_TREADY : IN STD_LOGIC;
    output_V_pixel_10_TVALID : OUT STD_LOGIC;
    output_V_pixel_10_TREADY : IN STD_LOGIC;
    output_V_pixel_11_TVALID : OUT STD_LOGIC;
    output_V_pixel_11_TREADY : IN STD_LOGIC;
    output_V_pixel_12_TVALID : OUT STD_LOGIC;
    output_V_pixel_12_TREADY : IN STD_LOGIC;
    output_V_pixel_13_TVALID : OUT STD_LOGIC;
    output_V_pixel_13_TREADY : IN STD_LOGIC;
    output_V_pixel_14_TVALID : OUT STD_LOGIC;
    output_V_pixel_14_TREADY : IN STD_LOGIC;
    output_V_pixel_15_TVALID : OUT STD_LOGIC;
    output_V_pixel_15_TREADY : IN STD_LOGIC;
    output_V_pixel_16_TVALID : OUT STD_LOGIC;
    output_V_pixel_16_TREADY : IN STD_LOGIC;
    output_V_pixel_17_TVALID : OUT STD_LOGIC;
    output_V_pixel_17_TREADY : IN STD_LOGIC;
    output_V_pixel_18_TVALID : OUT STD_LOGIC;
    output_V_pixel_18_TREADY : IN STD_LOGIC;
    output_V_pixel_19_TVALID : OUT STD_LOGIC;
    output_V_pixel_19_TREADY : IN STD_LOGIC;
    output_V_pixel_20_TVALID : OUT STD_LOGIC;
    output_V_pixel_20_TREADY : IN STD_LOGIC;
    output_V_pixel_21_TVALID : OUT STD_LOGIC;
    output_V_pixel_21_TREADY : IN STD_LOGIC;
    output_V_pixel_22_TVALID : OUT STD_LOGIC;
    output_V_pixel_22_TREADY : IN STD_LOGIC;
    output_V_pixel_23_TVALID : OUT STD_LOGIC;
    output_V_pixel_23_TREADY : IN STD_LOGIC;
    output_V_pixel_24_TVALID : OUT STD_LOGIC;
    output_V_pixel_24_TREADY : IN STD_LOGIC;
    output_V_pixel_25_TVALID : OUT STD_LOGIC;
    output_V_pixel_25_TREADY : IN STD_LOGIC;
    output_V_pixel_26_TVALID : OUT STD_LOGIC;
    output_V_pixel_26_TREADY : IN STD_LOGIC;
    output_V_pixel_27_TVALID : OUT STD_LOGIC;
    output_V_pixel_27_TREADY : IN STD_LOGIC;
    output_V_pixel_28_TVALID : OUT STD_LOGIC;
    output_V_pixel_28_TREADY : IN STD_LOGIC;
    output_V_pixel_29_TVALID : OUT STD_LOGIC;
    output_V_pixel_29_TREADY : IN STD_LOGIC;
    output_V_pixel_30_TVALID : OUT STD_LOGIC;
    output_V_pixel_30_TREADY : IN STD_LOGIC;
    output_V_pixel_31_TVALID : OUT STD_LOGIC;
    output_V_pixel_31_TREADY : IN STD_LOGIC;
    output_V_pixel_32_TVALID : OUT STD_LOGIC;
    output_V_pixel_32_TREADY : IN STD_LOGIC;
    output_V_pixel_33_TVALID : OUT STD_LOGIC;
    output_V_pixel_33_TREADY : IN STD_LOGIC;
    output_V_pixel_34_TVALID : OUT STD_LOGIC;
    output_V_pixel_34_TREADY : IN STD_LOGIC;
    output_V_pixel_35_TVALID : OUT STD_LOGIC;
    output_V_pixel_35_TREADY : IN STD_LOGIC;
    output_V_pixel_36_TVALID : OUT STD_LOGIC;
    output_V_pixel_36_TREADY : IN STD_LOGIC;
    output_V_pixel_37_TVALID : OUT STD_LOGIC;
    output_V_pixel_37_TREADY : IN STD_LOGIC;
    output_V_pixel_38_TVALID : OUT STD_LOGIC;
    output_V_pixel_38_TREADY : IN STD_LOGIC;
    output_V_pixel_39_TVALID : OUT STD_LOGIC;
    output_V_pixel_39_TREADY : IN STD_LOGIC;
    output_V_pixel_40_TVALID : OUT STD_LOGIC;
    output_V_pixel_40_TREADY : IN STD_LOGIC;
    output_V_pixel_41_TVALID : OUT STD_LOGIC;
    output_V_pixel_41_TREADY : IN STD_LOGIC;
    output_V_pixel_42_TVALID : OUT STD_LOGIC;
    output_V_pixel_42_TREADY : IN STD_LOGIC;
    output_V_pixel_43_TVALID : OUT STD_LOGIC;
    output_V_pixel_43_TREADY : IN STD_LOGIC;
    output_V_pixel_44_TVALID : OUT STD_LOGIC;
    output_V_pixel_44_TREADY : IN STD_LOGIC;
    output_V_pixel_45_TVALID : OUT STD_LOGIC;
    output_V_pixel_45_TREADY : IN STD_LOGIC;
    output_V_pixel_46_TVALID : OUT STD_LOGIC;
    output_V_pixel_46_TREADY : IN STD_LOGIC;
    output_V_pixel_47_TVALID : OUT STD_LOGIC;
    output_V_pixel_47_TREADY : IN STD_LOGIC;
    output_V_pixel_48_TVALID : OUT STD_LOGIC;
    output_V_pixel_48_TREADY : IN STD_LOGIC;
    output_V_pixel_49_TVALID : OUT STD_LOGIC;
    output_V_pixel_49_TREADY : IN STD_LOGIC;
    output_V_pixel_50_TVALID : OUT STD_LOGIC;
    output_V_pixel_50_TREADY : IN STD_LOGIC;
    output_V_pixel_51_TVALID : OUT STD_LOGIC;
    output_V_pixel_51_TREADY : IN STD_LOGIC;
    output_V_pixel_52_TVALID : OUT STD_LOGIC;
    output_V_pixel_52_TREADY : IN STD_LOGIC;
    output_V_pixel_53_TVALID : OUT STD_LOGIC;
    output_V_pixel_53_TREADY : IN STD_LOGIC;
    output_V_pixel_54_TVALID : OUT STD_LOGIC;
    output_V_pixel_54_TREADY : IN STD_LOGIC;
    output_V_pixel_55_TVALID : OUT STD_LOGIC;
    output_V_pixel_55_TREADY : IN STD_LOGIC;
    output_V_pixel_56_TVALID : OUT STD_LOGIC;
    output_V_pixel_56_TREADY : IN STD_LOGIC;
    output_V_pixel_57_TVALID : OUT STD_LOGIC;
    output_V_pixel_57_TREADY : IN STD_LOGIC;
    output_V_pixel_58_TVALID : OUT STD_LOGIC;
    output_V_pixel_58_TREADY : IN STD_LOGIC;
    output_V_pixel_59_TVALID : OUT STD_LOGIC;
    output_V_pixel_59_TREADY : IN STD_LOGIC;
    output_V_pixel_60_TVALID : OUT STD_LOGIC;
    output_V_pixel_60_TREADY : IN STD_LOGIC;
    output_V_pixel_61_TVALID : OUT STD_LOGIC;
    output_V_pixel_61_TREADY : IN STD_LOGIC;
    output_V_pixel_62_TVALID : OUT STD_LOGIC;
    output_V_pixel_62_TREADY : IN STD_LOGIC;
    output_V_pixel_63_TVALID : OUT STD_LOGIC;
    output_V_pixel_63_TREADY : IN STD_LOGIC;
    output_V_pixel_64_TVALID : OUT STD_LOGIC;
    output_V_pixel_64_TREADY : IN STD_LOGIC;
    output_V_pixel_65_TVALID : OUT STD_LOGIC;
    output_V_pixel_65_TREADY : IN STD_LOGIC;
    output_V_pixel_66_TVALID : OUT STD_LOGIC;
    output_V_pixel_66_TREADY : IN STD_LOGIC;
    output_V_pixel_67_TVALID : OUT STD_LOGIC;
    output_V_pixel_67_TREADY : IN STD_LOGIC;
    output_V_pixel_68_TVALID : OUT STD_LOGIC;
    output_V_pixel_68_TREADY : IN STD_LOGIC;
    output_V_pixel_69_TVALID : OUT STD_LOGIC;
    output_V_pixel_69_TREADY : IN STD_LOGIC;
    output_V_pixel_70_TVALID : OUT STD_LOGIC;
    output_V_pixel_70_TREADY : IN STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of Sobel_vxMagnitude is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_true : BOOLEAN := true;

    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_start : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_done : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_continue : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_idle : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel1_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel2_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel3_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel4_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel5_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel6_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel7_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel8_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel9_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel10_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel11_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel12_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel13_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel14_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel15_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel16_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel17_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel18_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel19_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel20_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel21_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel22_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel23_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel24_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel25_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel26_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel27_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel28_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel29_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel30_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel31_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel32_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel33_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel34_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel35_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel36_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel37_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel38_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel39_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel40_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel41_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel42_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel43_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel44_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel45_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel46_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel47_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel48_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel49_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel50_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel51_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel52_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel53_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel54_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel55_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel56_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel57_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel58_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel59_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel60_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel61_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel62_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel63_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel64_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel65_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel66_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel67_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel68_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel69_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel70_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel71_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel71_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel72_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel72_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel73_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel73_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel74_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel74_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel75_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel75_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel76_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel76_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel77_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel77_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel78_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel78_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel79_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel79_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel80_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel80_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel81_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel81_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel82_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel82_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel83_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel83_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel84_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel84_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel85_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel85_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel86_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel86_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel87_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel87_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel88_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel88_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel89_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel89_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel90_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel90_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel91_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel91_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel92_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel92_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel93_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel93_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel94_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel94_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel95_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel95_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel96_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel96_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel97_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel97_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel98_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel98_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel99_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel99_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel100_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel100_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel101_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel101_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel102_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel102_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel103_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel103_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel104_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel104_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel105_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel105_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel106_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel106_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel107_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel107_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel108_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel108_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel109_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel109_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel110_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel110_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel111_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel111_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel112_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel112_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel113_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel113_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel114_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel114_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel115_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel115_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel116_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel116_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel117_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel117_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel118_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel118_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel119_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel119_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel120_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel120_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel121_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel121_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel122_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel122_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel123_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel123_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel124_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel124_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel125_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel125_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel126_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel126_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel127_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel127_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel128_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel128_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel129_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel129_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel130_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel130_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel131_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel131_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel132_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel132_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel133_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel133_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel134_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel134_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel135_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel135_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel136_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel136_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel137_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel137_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel138_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel138_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel139_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel139_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel140_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel140_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_start : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_done : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_continue : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_idle : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel1_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel2_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel3_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel4_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel5_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel6_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel7_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel8_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel9_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel10_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel11_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel12_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel13_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel14_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel15_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel16_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel17_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel18_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel19_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel20_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel21_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel22_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel23_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel24_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel25_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel26_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel27_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel28_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel29_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel30_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel31_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel32_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel33_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel34_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel35_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel36_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel37_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel38_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel39_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel40_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel41_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel42_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel43_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel44_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel45_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel46_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel47_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel48_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel49_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel50_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel51_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel52_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel53_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel54_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel55_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel56_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel57_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel58_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel59_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel60_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel61_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel62_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel63_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel64_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel65_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel66_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel67_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel68_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel69_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel70_read : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel71_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel71_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel72_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel72_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel73_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel73_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel74_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel74_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel75_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel75_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel76_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel76_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel77_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel77_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel78_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel78_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel79_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel79_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel80_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel80_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel81_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel81_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel82_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel82_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel83_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel83_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel84_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel84_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel85_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel85_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel86_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel86_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel87_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel87_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel88_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel88_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel89_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel89_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel90_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel90_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel91_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel91_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel92_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel92_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel93_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel93_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel94_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel94_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel95_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel95_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel96_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel96_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel97_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel97_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel98_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel98_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel99_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel99_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel100_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel100_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel101_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel101_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel102_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel102_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel103_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel103_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel104_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel104_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel105_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel105_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel106_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel106_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel107_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel107_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel108_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel108_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel109_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel109_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel110_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel110_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel111_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel111_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel112_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel112_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel113_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel113_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel114_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel114_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel115_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel115_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel116_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel116_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel117_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel117_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel118_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel118_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel119_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel119_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel120_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel120_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel121_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel121_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel122_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel122_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel123_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel123_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel124_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel124_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel125_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel125_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel126_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel126_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel127_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel127_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel128_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel128_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel129_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel129_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel130_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel130_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel131_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel131_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel132_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel132_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel133_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel133_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel134_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel134_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel135_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel135_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel136_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel136_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel137_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel137_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel138_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel138_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel139_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel139_write : STD_LOGIC;
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel140_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel140_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_ap_start : STD_LOGIC := '0';
    signal Sobel_magnitude_strm_U0_ap_done : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_ap_continue : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_ap_idle : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_ap_ready : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_0_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_1_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_2_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_3_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_4_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_5_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_6_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_7_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_8_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_9_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_10_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_11_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_12_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_13_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_14_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_15_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_16_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_17_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_18_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_19_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_20_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_21_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_22_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_23_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_24_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_25_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_26_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_27_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_28_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_29_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_30_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_31_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_32_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_33_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_34_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_35_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_36_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_37_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_38_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_39_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_40_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_41_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_42_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_43_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_44_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_45_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_46_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_47_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_48_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_49_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_50_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_51_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_52_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_53_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_54_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_55_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_56_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_57_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_58_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_59_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_60_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_61_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_62_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_63_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_64_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_65_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_66_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_67_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_68_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_69_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_x_V_pixel_70_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_0_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_1_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_2_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_3_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_4_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_5_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_6_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_7_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_8_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_9_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_10_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_11_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_12_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_13_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_14_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_15_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_16_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_17_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_18_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_19_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_20_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_21_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_22_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_23_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_24_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_25_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_26_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_27_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_28_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_29_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_30_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_31_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_32_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_33_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_34_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_35_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_36_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_37_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_38_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_39_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_40_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_41_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_42_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_43_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_44_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_45_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_46_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_47_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_48_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_49_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_50_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_51_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_52_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_53_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_54_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_55_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_56_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_57_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_58_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_59_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_60_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_61_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_62_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_63_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_64_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_65_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_66_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_67_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_68_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_69_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_grad_y_V_pixel_70_read : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_0_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_0_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_1_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_1_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_2_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_2_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_3_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_3_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_4_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_4_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_5_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_5_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_6_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_6_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_7_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_7_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_8_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_8_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_9_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_9_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_10_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_10_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_11_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_11_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_12_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_12_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_13_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_13_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_14_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_14_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_15_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_15_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_16_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_16_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_17_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_17_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_18_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_18_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_19_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_19_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_20_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_20_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_21_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_21_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_22_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_22_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_23_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_23_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_24_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_24_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_25_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_25_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_26_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_26_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_27_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_27_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_28_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_28_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_29_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_29_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_30_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_30_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_31_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_31_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_32_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_32_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_33_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_33_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_34_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_34_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_35_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_35_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_36_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_36_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_37_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_37_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_38_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_38_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_39_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_39_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_40_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_40_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_41_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_41_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_42_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_42_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_43_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_43_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_44_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_44_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_45_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_45_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_46_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_46_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_47_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_47_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_48_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_48_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_49_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_49_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_50_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_50_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_51_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_51_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_52_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_52_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_53_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_53_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_54_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_54_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_55_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_55_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_56_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_56_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_57_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_57_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_58_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_58_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_59_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_59_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_60_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_60_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_61_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_61_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_62_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_62_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_63_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_63_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_64_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_64_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_65_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_65_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_66_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_66_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_67_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_67_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_68_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_68_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_69_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_69_write : STD_LOGIC;
    signal Sobel_magnitude_strm_U0_output_V_pixel_70_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_magnitude_strm_U0_output_V_pixel_70_write : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_ap_start : STD_LOGIC := '0';
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_ap_done : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_ap_continue : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_ap_idle : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_ap_ready : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel1_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel2_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel3_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel4_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel5_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel6_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel7_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel8_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel9_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel10_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel11_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel12_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel13_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel14_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel15_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel16_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel17_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel18_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel19_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel20_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel21_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel22_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel23_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel24_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel25_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel26_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel27_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel28_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel29_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel30_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel31_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel32_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel33_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel34_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel35_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel36_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel37_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel38_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel39_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel40_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel41_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel42_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel43_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel44_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel45_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel46_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel47_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel48_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel49_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel50_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel51_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel52_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel53_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel54_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel55_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel56_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel57_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel58_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel59_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel60_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel61_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel62_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel63_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel64_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel65_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel66_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel67_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel68_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel69_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel70_read : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel71_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel71_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel72_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel72_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel73_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel73_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel74_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel74_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel75_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel75_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel76_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel76_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel77_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel77_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel78_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel78_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel79_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel79_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel80_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel80_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel81_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel81_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel82_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel82_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel83_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel83_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel84_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel84_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel85_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel85_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel86_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel86_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel87_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel87_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel88_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel88_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel89_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel89_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel90_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel90_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel91_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel91_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel92_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel92_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel93_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel93_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel94_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel94_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel95_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel95_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel96_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel96_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel97_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel97_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel98_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel98_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel99_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel99_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel100_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel100_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel101_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel101_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel102_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel102_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel103_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel103_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel104_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel104_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel105_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel105_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel106_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel106_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel107_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel107_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel108_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel108_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel109_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel109_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel110_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel110_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel111_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel111_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel112_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel112_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel113_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel113_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel114_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel114_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel115_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel115_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel116_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel116_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel117_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel117_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel118_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel118_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel119_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel119_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel120_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel120_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel121_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel121_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel122_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel122_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel123_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel123_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel124_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel124_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel125_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel125_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel126_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel126_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel127_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel127_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel128_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel128_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel129_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel129_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel130_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel130_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel131_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel131_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel132_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel132_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel133_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel133_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel134_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel134_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel135_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel135_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel136_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel136_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel137_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel137_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel138_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel138_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel139_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel139_TVALID : STD_LOGIC;
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel140_TDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel140_TVALID : STD_LOGIC;
    signal ap_sig_hs_continue : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_0_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_0_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_1_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_1_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_2_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_2_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_3_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_3_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_4_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_4_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_5_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_5_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_6_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_6_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_7_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_7_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_8_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_8_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_9_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_9_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_10_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_10_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_11_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_11_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_12_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_12_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_13_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_13_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_14_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_14_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_15_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_15_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_16_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_16_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_17_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_17_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_18_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_18_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_19_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_19_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_20_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_20_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_21_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_21_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_22_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_22_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_23_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_23_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_24_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_24_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_25_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_25_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_26_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_26_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_27_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_27_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_28_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_28_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_29_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_29_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_30_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_30_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_31_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_31_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_32_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_32_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_32_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_33_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_33_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_33_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_34_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_34_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_34_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_35_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_35_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_35_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_36_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_36_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_36_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_37_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_37_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_37_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_38_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_38_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_38_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_39_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_39_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_39_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_40_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_40_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_40_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_41_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_41_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_41_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_42_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_42_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_42_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_43_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_43_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_43_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_44_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_44_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_44_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_45_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_45_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_45_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_46_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_46_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_46_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_47_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_47_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_47_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_48_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_48_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_48_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_49_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_49_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_49_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_50_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_50_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_50_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_51_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_51_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_51_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_52_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_52_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_52_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_53_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_53_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_53_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_54_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_54_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_54_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_55_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_55_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_55_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_56_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_56_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_56_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_57_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_57_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_57_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_58_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_58_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_58_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_59_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_59_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_59_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_60_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_60_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_60_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_61_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_61_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_61_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_62_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_62_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_62_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_63_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_63_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_63_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_64_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_64_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_64_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_65_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_65_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_65_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_66_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_66_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_66_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_67_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_67_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_67_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_68_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_68_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_68_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_69_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_69_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_69_empty_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_70_full_n : STD_LOGIC;
    signal grad_x_strm_in_V_pixel_70_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_x_strm_in_V_pixel_70_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_0_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_0_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_1_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_1_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_2_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_2_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_3_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_3_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_4_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_4_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_5_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_5_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_6_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_6_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_7_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_7_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_8_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_8_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_9_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_9_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_10_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_10_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_11_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_11_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_12_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_12_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_13_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_13_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_14_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_14_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_15_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_15_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_16_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_16_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_17_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_17_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_18_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_18_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_19_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_19_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_20_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_20_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_21_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_21_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_22_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_22_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_23_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_23_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_24_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_24_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_25_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_25_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_26_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_26_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_27_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_27_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_28_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_28_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_29_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_29_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_30_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_30_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_31_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_31_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_32_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_32_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_32_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_33_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_33_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_33_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_34_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_34_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_34_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_35_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_35_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_35_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_36_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_36_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_36_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_37_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_37_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_37_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_38_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_38_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_38_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_39_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_39_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_39_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_40_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_40_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_40_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_41_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_41_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_41_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_42_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_42_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_42_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_43_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_43_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_43_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_44_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_44_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_44_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_45_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_45_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_45_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_46_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_46_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_46_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_47_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_47_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_47_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_48_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_48_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_48_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_49_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_49_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_49_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_50_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_50_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_50_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_51_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_51_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_51_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_52_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_52_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_52_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_53_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_53_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_53_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_54_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_54_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_54_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_55_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_55_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_55_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_56_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_56_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_56_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_57_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_57_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_57_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_58_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_58_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_58_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_59_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_59_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_59_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_60_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_60_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_60_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_61_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_61_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_61_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_62_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_62_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_62_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_63_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_63_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_63_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_64_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_64_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_64_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_65_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_65_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_65_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_66_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_66_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_66_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_67_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_67_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_67_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_68_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_68_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_68_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_69_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_69_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_69_empty_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_70_full_n : STD_LOGIC;
    signal grad_y_strm_in_V_pixel_70_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal grad_y_strm_in_V_pixel_70_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_0_full_n : STD_LOGIC;
    signal strm_out_V_pixel_0_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_0_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_1_full_n : STD_LOGIC;
    signal strm_out_V_pixel_1_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_1_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_2_full_n : STD_LOGIC;
    signal strm_out_V_pixel_2_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_2_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_3_full_n : STD_LOGIC;
    signal strm_out_V_pixel_3_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_3_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_4_full_n : STD_LOGIC;
    signal strm_out_V_pixel_4_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_4_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_5_full_n : STD_LOGIC;
    signal strm_out_V_pixel_5_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_5_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_6_full_n : STD_LOGIC;
    signal strm_out_V_pixel_6_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_6_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_7_full_n : STD_LOGIC;
    signal strm_out_V_pixel_7_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_7_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_8_full_n : STD_LOGIC;
    signal strm_out_V_pixel_8_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_8_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_9_full_n : STD_LOGIC;
    signal strm_out_V_pixel_9_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_9_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_10_full_n : STD_LOGIC;
    signal strm_out_V_pixel_10_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_10_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_11_full_n : STD_LOGIC;
    signal strm_out_V_pixel_11_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_11_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_12_full_n : STD_LOGIC;
    signal strm_out_V_pixel_12_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_12_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_13_full_n : STD_LOGIC;
    signal strm_out_V_pixel_13_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_13_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_14_full_n : STD_LOGIC;
    signal strm_out_V_pixel_14_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_14_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_15_full_n : STD_LOGIC;
    signal strm_out_V_pixel_15_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_15_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_16_full_n : STD_LOGIC;
    signal strm_out_V_pixel_16_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_16_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_17_full_n : STD_LOGIC;
    signal strm_out_V_pixel_17_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_17_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_18_full_n : STD_LOGIC;
    signal strm_out_V_pixel_18_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_18_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_19_full_n : STD_LOGIC;
    signal strm_out_V_pixel_19_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_19_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_20_full_n : STD_LOGIC;
    signal strm_out_V_pixel_20_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_20_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_21_full_n : STD_LOGIC;
    signal strm_out_V_pixel_21_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_21_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_22_full_n : STD_LOGIC;
    signal strm_out_V_pixel_22_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_22_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_23_full_n : STD_LOGIC;
    signal strm_out_V_pixel_23_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_23_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_24_full_n : STD_LOGIC;
    signal strm_out_V_pixel_24_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_24_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_25_full_n : STD_LOGIC;
    signal strm_out_V_pixel_25_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_25_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_26_full_n : STD_LOGIC;
    signal strm_out_V_pixel_26_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_26_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_27_full_n : STD_LOGIC;
    signal strm_out_V_pixel_27_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_27_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_28_full_n : STD_LOGIC;
    signal strm_out_V_pixel_28_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_28_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_29_full_n : STD_LOGIC;
    signal strm_out_V_pixel_29_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_29_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_30_full_n : STD_LOGIC;
    signal strm_out_V_pixel_30_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_30_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_31_full_n : STD_LOGIC;
    signal strm_out_V_pixel_31_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_31_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_32_full_n : STD_LOGIC;
    signal strm_out_V_pixel_32_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_32_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_33_full_n : STD_LOGIC;
    signal strm_out_V_pixel_33_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_33_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_34_full_n : STD_LOGIC;
    signal strm_out_V_pixel_34_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_34_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_35_full_n : STD_LOGIC;
    signal strm_out_V_pixel_35_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_35_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_36_full_n : STD_LOGIC;
    signal strm_out_V_pixel_36_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_36_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_37_full_n : STD_LOGIC;
    signal strm_out_V_pixel_37_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_37_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_38_full_n : STD_LOGIC;
    signal strm_out_V_pixel_38_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_38_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_39_full_n : STD_LOGIC;
    signal strm_out_V_pixel_39_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_39_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_40_full_n : STD_LOGIC;
    signal strm_out_V_pixel_40_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_40_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_41_full_n : STD_LOGIC;
    signal strm_out_V_pixel_41_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_41_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_42_full_n : STD_LOGIC;
    signal strm_out_V_pixel_42_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_42_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_43_full_n : STD_LOGIC;
    signal strm_out_V_pixel_43_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_43_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_44_full_n : STD_LOGIC;
    signal strm_out_V_pixel_44_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_44_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_45_full_n : STD_LOGIC;
    signal strm_out_V_pixel_45_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_45_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_46_full_n : STD_LOGIC;
    signal strm_out_V_pixel_46_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_46_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_47_full_n : STD_LOGIC;
    signal strm_out_V_pixel_47_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_47_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_48_full_n : STD_LOGIC;
    signal strm_out_V_pixel_48_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_48_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_49_full_n : STD_LOGIC;
    signal strm_out_V_pixel_49_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_49_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_50_full_n : STD_LOGIC;
    signal strm_out_V_pixel_50_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_50_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_51_full_n : STD_LOGIC;
    signal strm_out_V_pixel_51_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_51_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_52_full_n : STD_LOGIC;
    signal strm_out_V_pixel_52_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_52_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_53_full_n : STD_LOGIC;
    signal strm_out_V_pixel_53_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_53_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_54_full_n : STD_LOGIC;
    signal strm_out_V_pixel_54_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_54_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_55_full_n : STD_LOGIC;
    signal strm_out_V_pixel_55_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_55_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_56_full_n : STD_LOGIC;
    signal strm_out_V_pixel_56_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_56_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_57_full_n : STD_LOGIC;
    signal strm_out_V_pixel_57_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_57_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_58_full_n : STD_LOGIC;
    signal strm_out_V_pixel_58_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_58_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_59_full_n : STD_LOGIC;
    signal strm_out_V_pixel_59_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_59_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_60_full_n : STD_LOGIC;
    signal strm_out_V_pixel_60_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_60_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_61_full_n : STD_LOGIC;
    signal strm_out_V_pixel_61_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_61_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_62_full_n : STD_LOGIC;
    signal strm_out_V_pixel_62_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_62_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_63_full_n : STD_LOGIC;
    signal strm_out_V_pixel_63_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_63_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_64_full_n : STD_LOGIC;
    signal strm_out_V_pixel_64_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_64_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_65_full_n : STD_LOGIC;
    signal strm_out_V_pixel_65_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_65_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_66_full_n : STD_LOGIC;
    signal strm_out_V_pixel_66_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_66_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_67_full_n : STD_LOGIC;
    signal strm_out_V_pixel_67_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_67_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_68_full_n : STD_LOGIC;
    signal strm_out_V_pixel_68_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_68_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_69_full_n : STD_LOGIC;
    signal strm_out_V_pixel_69_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_69_empty_n : STD_LOGIC;
    signal strm_out_V_pixel_70_full_n : STD_LOGIC;
    signal strm_out_V_pixel_70_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal strm_out_V_pixel_70_empty_n : STD_LOGIC;
    signal ap_sig_hs_done : STD_LOGIC;
    signal ap_sig_hs_ready : STD_LOGIC;
    signal ap_reg_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sig_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready : STD_LOGIC;
    signal ap_reg_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sig_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready : STD_LOGIC;
    signal ap_sig_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_start : STD_LOGIC;
    signal ap_sig_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_start : STD_LOGIC;

    component Sobel_upstrm2downstrm_array_of_pixel_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_empty_n : IN STD_LOGIC;
        src_V_pixel_read : OUT STD_LOGIC;
        src_V_pixel1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel1_empty_n : IN STD_LOGIC;
        src_V_pixel1_read : OUT STD_LOGIC;
        src_V_pixel2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel2_empty_n : IN STD_LOGIC;
        src_V_pixel2_read : OUT STD_LOGIC;
        src_V_pixel3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel3_empty_n : IN STD_LOGIC;
        src_V_pixel3_read : OUT STD_LOGIC;
        src_V_pixel4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel4_empty_n : IN STD_LOGIC;
        src_V_pixel4_read : OUT STD_LOGIC;
        src_V_pixel5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel5_empty_n : IN STD_LOGIC;
        src_V_pixel5_read : OUT STD_LOGIC;
        src_V_pixel6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel6_empty_n : IN STD_LOGIC;
        src_V_pixel6_read : OUT STD_LOGIC;
        src_V_pixel7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel7_empty_n : IN STD_LOGIC;
        src_V_pixel7_read : OUT STD_LOGIC;
        src_V_pixel8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel8_empty_n : IN STD_LOGIC;
        src_V_pixel8_read : OUT STD_LOGIC;
        src_V_pixel9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel9_empty_n : IN STD_LOGIC;
        src_V_pixel9_read : OUT STD_LOGIC;
        src_V_pixel10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel10_empty_n : IN STD_LOGIC;
        src_V_pixel10_read : OUT STD_LOGIC;
        src_V_pixel11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel11_empty_n : IN STD_LOGIC;
        src_V_pixel11_read : OUT STD_LOGIC;
        src_V_pixel12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel12_empty_n : IN STD_LOGIC;
        src_V_pixel12_read : OUT STD_LOGIC;
        src_V_pixel13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel13_empty_n : IN STD_LOGIC;
        src_V_pixel13_read : OUT STD_LOGIC;
        src_V_pixel14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel14_empty_n : IN STD_LOGIC;
        src_V_pixel14_read : OUT STD_LOGIC;
        src_V_pixel15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel15_empty_n : IN STD_LOGIC;
        src_V_pixel15_read : OUT STD_LOGIC;
        src_V_pixel16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel16_empty_n : IN STD_LOGIC;
        src_V_pixel16_read : OUT STD_LOGIC;
        src_V_pixel17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel17_empty_n : IN STD_LOGIC;
        src_V_pixel17_read : OUT STD_LOGIC;
        src_V_pixel18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel18_empty_n : IN STD_LOGIC;
        src_V_pixel18_read : OUT STD_LOGIC;
        src_V_pixel19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel19_empty_n : IN STD_LOGIC;
        src_V_pixel19_read : OUT STD_LOGIC;
        src_V_pixel20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel20_empty_n : IN STD_LOGIC;
        src_V_pixel20_read : OUT STD_LOGIC;
        src_V_pixel21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel21_empty_n : IN STD_LOGIC;
        src_V_pixel21_read : OUT STD_LOGIC;
        src_V_pixel22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel22_empty_n : IN STD_LOGIC;
        src_V_pixel22_read : OUT STD_LOGIC;
        src_V_pixel23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel23_empty_n : IN STD_LOGIC;
        src_V_pixel23_read : OUT STD_LOGIC;
        src_V_pixel24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel24_empty_n : IN STD_LOGIC;
        src_V_pixel24_read : OUT STD_LOGIC;
        src_V_pixel25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel25_empty_n : IN STD_LOGIC;
        src_V_pixel25_read : OUT STD_LOGIC;
        src_V_pixel26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel26_empty_n : IN STD_LOGIC;
        src_V_pixel26_read : OUT STD_LOGIC;
        src_V_pixel27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel27_empty_n : IN STD_LOGIC;
        src_V_pixel27_read : OUT STD_LOGIC;
        src_V_pixel28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel28_empty_n : IN STD_LOGIC;
        src_V_pixel28_read : OUT STD_LOGIC;
        src_V_pixel29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel29_empty_n : IN STD_LOGIC;
        src_V_pixel29_read : OUT STD_LOGIC;
        src_V_pixel30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel30_empty_n : IN STD_LOGIC;
        src_V_pixel30_read : OUT STD_LOGIC;
        src_V_pixel31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel31_empty_n : IN STD_LOGIC;
        src_V_pixel31_read : OUT STD_LOGIC;
        src_V_pixel32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel32_empty_n : IN STD_LOGIC;
        src_V_pixel32_read : OUT STD_LOGIC;
        src_V_pixel33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel33_empty_n : IN STD_LOGIC;
        src_V_pixel33_read : OUT STD_LOGIC;
        src_V_pixel34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel34_empty_n : IN STD_LOGIC;
        src_V_pixel34_read : OUT STD_LOGIC;
        src_V_pixel35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel35_empty_n : IN STD_LOGIC;
        src_V_pixel35_read : OUT STD_LOGIC;
        src_V_pixel36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel36_empty_n : IN STD_LOGIC;
        src_V_pixel36_read : OUT STD_LOGIC;
        src_V_pixel37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel37_empty_n : IN STD_LOGIC;
        src_V_pixel37_read : OUT STD_LOGIC;
        src_V_pixel38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel38_empty_n : IN STD_LOGIC;
        src_V_pixel38_read : OUT STD_LOGIC;
        src_V_pixel39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel39_empty_n : IN STD_LOGIC;
        src_V_pixel39_read : OUT STD_LOGIC;
        src_V_pixel40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel40_empty_n : IN STD_LOGIC;
        src_V_pixel40_read : OUT STD_LOGIC;
        src_V_pixel41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel41_empty_n : IN STD_LOGIC;
        src_V_pixel41_read : OUT STD_LOGIC;
        src_V_pixel42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel42_empty_n : IN STD_LOGIC;
        src_V_pixel42_read : OUT STD_LOGIC;
        src_V_pixel43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel43_empty_n : IN STD_LOGIC;
        src_V_pixel43_read : OUT STD_LOGIC;
        src_V_pixel44_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel44_empty_n : IN STD_LOGIC;
        src_V_pixel44_read : OUT STD_LOGIC;
        src_V_pixel45_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel45_empty_n : IN STD_LOGIC;
        src_V_pixel45_read : OUT STD_LOGIC;
        src_V_pixel46_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel46_empty_n : IN STD_LOGIC;
        src_V_pixel46_read : OUT STD_LOGIC;
        src_V_pixel47_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel47_empty_n : IN STD_LOGIC;
        src_V_pixel47_read : OUT STD_LOGIC;
        src_V_pixel48_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel48_empty_n : IN STD_LOGIC;
        src_V_pixel48_read : OUT STD_LOGIC;
        src_V_pixel49_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel49_empty_n : IN STD_LOGIC;
        src_V_pixel49_read : OUT STD_LOGIC;
        src_V_pixel50_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel50_empty_n : IN STD_LOGIC;
        src_V_pixel50_read : OUT STD_LOGIC;
        src_V_pixel51_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel51_empty_n : IN STD_LOGIC;
        src_V_pixel51_read : OUT STD_LOGIC;
        src_V_pixel52_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel52_empty_n : IN STD_LOGIC;
        src_V_pixel52_read : OUT STD_LOGIC;
        src_V_pixel53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel53_empty_n : IN STD_LOGIC;
        src_V_pixel53_read : OUT STD_LOGIC;
        src_V_pixel54_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel54_empty_n : IN STD_LOGIC;
        src_V_pixel54_read : OUT STD_LOGIC;
        src_V_pixel55_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel55_empty_n : IN STD_LOGIC;
        src_V_pixel55_read : OUT STD_LOGIC;
        src_V_pixel56_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel56_empty_n : IN STD_LOGIC;
        src_V_pixel56_read : OUT STD_LOGIC;
        src_V_pixel57_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel57_empty_n : IN STD_LOGIC;
        src_V_pixel57_read : OUT STD_LOGIC;
        src_V_pixel58_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel58_empty_n : IN STD_LOGIC;
        src_V_pixel58_read : OUT STD_LOGIC;
        src_V_pixel59_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel59_empty_n : IN STD_LOGIC;
        src_V_pixel59_read : OUT STD_LOGIC;
        src_V_pixel60_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel60_empty_n : IN STD_LOGIC;
        src_V_pixel60_read : OUT STD_LOGIC;
        src_V_pixel61_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel61_empty_n : IN STD_LOGIC;
        src_V_pixel61_read : OUT STD_LOGIC;
        src_V_pixel62_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel62_empty_n : IN STD_LOGIC;
        src_V_pixel62_read : OUT STD_LOGIC;
        src_V_pixel63_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel63_empty_n : IN STD_LOGIC;
        src_V_pixel63_read : OUT STD_LOGIC;
        src_V_pixel64_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel64_empty_n : IN STD_LOGIC;
        src_V_pixel64_read : OUT STD_LOGIC;
        src_V_pixel65_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel65_empty_n : IN STD_LOGIC;
        src_V_pixel65_read : OUT STD_LOGIC;
        src_V_pixel66_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel66_empty_n : IN STD_LOGIC;
        src_V_pixel66_read : OUT STD_LOGIC;
        src_V_pixel67_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel67_empty_n : IN STD_LOGIC;
        src_V_pixel67_read : OUT STD_LOGIC;
        src_V_pixel68_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel68_empty_n : IN STD_LOGIC;
        src_V_pixel68_read : OUT STD_LOGIC;
        src_V_pixel69_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel69_empty_n : IN STD_LOGIC;
        src_V_pixel69_read : OUT STD_LOGIC;
        src_V_pixel70_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel70_empty_n : IN STD_LOGIC;
        src_V_pixel70_read : OUT STD_LOGIC;
        dst_V_pixel_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_full_n : IN STD_LOGIC;
        dst_V_pixel_write : OUT STD_LOGIC;
        dst_V_pixel71_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel71_full_n : IN STD_LOGIC;
        dst_V_pixel71_write : OUT STD_LOGIC;
        dst_V_pixel72_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel72_full_n : IN STD_LOGIC;
        dst_V_pixel72_write : OUT STD_LOGIC;
        dst_V_pixel73_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel73_full_n : IN STD_LOGIC;
        dst_V_pixel73_write : OUT STD_LOGIC;
        dst_V_pixel74_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel74_full_n : IN STD_LOGIC;
        dst_V_pixel74_write : OUT STD_LOGIC;
        dst_V_pixel75_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel75_full_n : IN STD_LOGIC;
        dst_V_pixel75_write : OUT STD_LOGIC;
        dst_V_pixel76_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel76_full_n : IN STD_LOGIC;
        dst_V_pixel76_write : OUT STD_LOGIC;
        dst_V_pixel77_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel77_full_n : IN STD_LOGIC;
        dst_V_pixel77_write : OUT STD_LOGIC;
        dst_V_pixel78_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel78_full_n : IN STD_LOGIC;
        dst_V_pixel78_write : OUT STD_LOGIC;
        dst_V_pixel79_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel79_full_n : IN STD_LOGIC;
        dst_V_pixel79_write : OUT STD_LOGIC;
        dst_V_pixel80_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel80_full_n : IN STD_LOGIC;
        dst_V_pixel80_write : OUT STD_LOGIC;
        dst_V_pixel81_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel81_full_n : IN STD_LOGIC;
        dst_V_pixel81_write : OUT STD_LOGIC;
        dst_V_pixel82_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel82_full_n : IN STD_LOGIC;
        dst_V_pixel82_write : OUT STD_LOGIC;
        dst_V_pixel83_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel83_full_n : IN STD_LOGIC;
        dst_V_pixel83_write : OUT STD_LOGIC;
        dst_V_pixel84_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel84_full_n : IN STD_LOGIC;
        dst_V_pixel84_write : OUT STD_LOGIC;
        dst_V_pixel85_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel85_full_n : IN STD_LOGIC;
        dst_V_pixel85_write : OUT STD_LOGIC;
        dst_V_pixel86_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel86_full_n : IN STD_LOGIC;
        dst_V_pixel86_write : OUT STD_LOGIC;
        dst_V_pixel87_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel87_full_n : IN STD_LOGIC;
        dst_V_pixel87_write : OUT STD_LOGIC;
        dst_V_pixel88_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel88_full_n : IN STD_LOGIC;
        dst_V_pixel88_write : OUT STD_LOGIC;
        dst_V_pixel89_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel89_full_n : IN STD_LOGIC;
        dst_V_pixel89_write : OUT STD_LOGIC;
        dst_V_pixel90_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel90_full_n : IN STD_LOGIC;
        dst_V_pixel90_write : OUT STD_LOGIC;
        dst_V_pixel91_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel91_full_n : IN STD_LOGIC;
        dst_V_pixel91_write : OUT STD_LOGIC;
        dst_V_pixel92_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel92_full_n : IN STD_LOGIC;
        dst_V_pixel92_write : OUT STD_LOGIC;
        dst_V_pixel93_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel93_full_n : IN STD_LOGIC;
        dst_V_pixel93_write : OUT STD_LOGIC;
        dst_V_pixel94_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel94_full_n : IN STD_LOGIC;
        dst_V_pixel94_write : OUT STD_LOGIC;
        dst_V_pixel95_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel95_full_n : IN STD_LOGIC;
        dst_V_pixel95_write : OUT STD_LOGIC;
        dst_V_pixel96_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel96_full_n : IN STD_LOGIC;
        dst_V_pixel96_write : OUT STD_LOGIC;
        dst_V_pixel97_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel97_full_n : IN STD_LOGIC;
        dst_V_pixel97_write : OUT STD_LOGIC;
        dst_V_pixel98_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel98_full_n : IN STD_LOGIC;
        dst_V_pixel98_write : OUT STD_LOGIC;
        dst_V_pixel99_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel99_full_n : IN STD_LOGIC;
        dst_V_pixel99_write : OUT STD_LOGIC;
        dst_V_pixel100_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel100_full_n : IN STD_LOGIC;
        dst_V_pixel100_write : OUT STD_LOGIC;
        dst_V_pixel101_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel101_full_n : IN STD_LOGIC;
        dst_V_pixel101_write : OUT STD_LOGIC;
        dst_V_pixel102_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel102_full_n : IN STD_LOGIC;
        dst_V_pixel102_write : OUT STD_LOGIC;
        dst_V_pixel103_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel103_full_n : IN STD_LOGIC;
        dst_V_pixel103_write : OUT STD_LOGIC;
        dst_V_pixel104_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel104_full_n : IN STD_LOGIC;
        dst_V_pixel104_write : OUT STD_LOGIC;
        dst_V_pixel105_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel105_full_n : IN STD_LOGIC;
        dst_V_pixel105_write : OUT STD_LOGIC;
        dst_V_pixel106_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel106_full_n : IN STD_LOGIC;
        dst_V_pixel106_write : OUT STD_LOGIC;
        dst_V_pixel107_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel107_full_n : IN STD_LOGIC;
        dst_V_pixel107_write : OUT STD_LOGIC;
        dst_V_pixel108_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel108_full_n : IN STD_LOGIC;
        dst_V_pixel108_write : OUT STD_LOGIC;
        dst_V_pixel109_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel109_full_n : IN STD_LOGIC;
        dst_V_pixel109_write : OUT STD_LOGIC;
        dst_V_pixel110_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel110_full_n : IN STD_LOGIC;
        dst_V_pixel110_write : OUT STD_LOGIC;
        dst_V_pixel111_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel111_full_n : IN STD_LOGIC;
        dst_V_pixel111_write : OUT STD_LOGIC;
        dst_V_pixel112_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel112_full_n : IN STD_LOGIC;
        dst_V_pixel112_write : OUT STD_LOGIC;
        dst_V_pixel113_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel113_full_n : IN STD_LOGIC;
        dst_V_pixel113_write : OUT STD_LOGIC;
        dst_V_pixel114_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel114_full_n : IN STD_LOGIC;
        dst_V_pixel114_write : OUT STD_LOGIC;
        dst_V_pixel115_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel115_full_n : IN STD_LOGIC;
        dst_V_pixel115_write : OUT STD_LOGIC;
        dst_V_pixel116_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel116_full_n : IN STD_LOGIC;
        dst_V_pixel116_write : OUT STD_LOGIC;
        dst_V_pixel117_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel117_full_n : IN STD_LOGIC;
        dst_V_pixel117_write : OUT STD_LOGIC;
        dst_V_pixel118_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel118_full_n : IN STD_LOGIC;
        dst_V_pixel118_write : OUT STD_LOGIC;
        dst_V_pixel119_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel119_full_n : IN STD_LOGIC;
        dst_V_pixel119_write : OUT STD_LOGIC;
        dst_V_pixel120_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel120_full_n : IN STD_LOGIC;
        dst_V_pixel120_write : OUT STD_LOGIC;
        dst_V_pixel121_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel121_full_n : IN STD_LOGIC;
        dst_V_pixel121_write : OUT STD_LOGIC;
        dst_V_pixel122_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel122_full_n : IN STD_LOGIC;
        dst_V_pixel122_write : OUT STD_LOGIC;
        dst_V_pixel123_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel123_full_n : IN STD_LOGIC;
        dst_V_pixel123_write : OUT STD_LOGIC;
        dst_V_pixel124_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel124_full_n : IN STD_LOGIC;
        dst_V_pixel124_write : OUT STD_LOGIC;
        dst_V_pixel125_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel125_full_n : IN STD_LOGIC;
        dst_V_pixel125_write : OUT STD_LOGIC;
        dst_V_pixel126_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel126_full_n : IN STD_LOGIC;
        dst_V_pixel126_write : OUT STD_LOGIC;
        dst_V_pixel127_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel127_full_n : IN STD_LOGIC;
        dst_V_pixel127_write : OUT STD_LOGIC;
        dst_V_pixel128_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel128_full_n : IN STD_LOGIC;
        dst_V_pixel128_write : OUT STD_LOGIC;
        dst_V_pixel129_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel129_full_n : IN STD_LOGIC;
        dst_V_pixel129_write : OUT STD_LOGIC;
        dst_V_pixel130_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel130_full_n : IN STD_LOGIC;
        dst_V_pixel130_write : OUT STD_LOGIC;
        dst_V_pixel131_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel131_full_n : IN STD_LOGIC;
        dst_V_pixel131_write : OUT STD_LOGIC;
        dst_V_pixel132_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel132_full_n : IN STD_LOGIC;
        dst_V_pixel132_write : OUT STD_LOGIC;
        dst_V_pixel133_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel133_full_n : IN STD_LOGIC;
        dst_V_pixel133_write : OUT STD_LOGIC;
        dst_V_pixel134_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel134_full_n : IN STD_LOGIC;
        dst_V_pixel134_write : OUT STD_LOGIC;
        dst_V_pixel135_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel135_full_n : IN STD_LOGIC;
        dst_V_pixel135_write : OUT STD_LOGIC;
        dst_V_pixel136_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel136_full_n : IN STD_LOGIC;
        dst_V_pixel136_write : OUT STD_LOGIC;
        dst_V_pixel137_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel137_full_n : IN STD_LOGIC;
        dst_V_pixel137_write : OUT STD_LOGIC;
        dst_V_pixel138_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel138_full_n : IN STD_LOGIC;
        dst_V_pixel138_write : OUT STD_LOGIC;
        dst_V_pixel139_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel139_full_n : IN STD_LOGIC;
        dst_V_pixel139_write : OUT STD_LOGIC;
        dst_V_pixel140_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel140_full_n : IN STD_LOGIC;
        dst_V_pixel140_write : OUT STD_LOGIC );
    end component;


    component Sobel_upstrm2downstrm_array_of_pixel_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_empty_n : IN STD_LOGIC;
        src_V_pixel_read : OUT STD_LOGIC;
        src_V_pixel1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel1_empty_n : IN STD_LOGIC;
        src_V_pixel1_read : OUT STD_LOGIC;
        src_V_pixel2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel2_empty_n : IN STD_LOGIC;
        src_V_pixel2_read : OUT STD_LOGIC;
        src_V_pixel3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel3_empty_n : IN STD_LOGIC;
        src_V_pixel3_read : OUT STD_LOGIC;
        src_V_pixel4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel4_empty_n : IN STD_LOGIC;
        src_V_pixel4_read : OUT STD_LOGIC;
        src_V_pixel5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel5_empty_n : IN STD_LOGIC;
        src_V_pixel5_read : OUT STD_LOGIC;
        src_V_pixel6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel6_empty_n : IN STD_LOGIC;
        src_V_pixel6_read : OUT STD_LOGIC;
        src_V_pixel7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel7_empty_n : IN STD_LOGIC;
        src_V_pixel7_read : OUT STD_LOGIC;
        src_V_pixel8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel8_empty_n : IN STD_LOGIC;
        src_V_pixel8_read : OUT STD_LOGIC;
        src_V_pixel9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel9_empty_n : IN STD_LOGIC;
        src_V_pixel9_read : OUT STD_LOGIC;
        src_V_pixel10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel10_empty_n : IN STD_LOGIC;
        src_V_pixel10_read : OUT STD_LOGIC;
        src_V_pixel11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel11_empty_n : IN STD_LOGIC;
        src_V_pixel11_read : OUT STD_LOGIC;
        src_V_pixel12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel12_empty_n : IN STD_LOGIC;
        src_V_pixel12_read : OUT STD_LOGIC;
        src_V_pixel13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel13_empty_n : IN STD_LOGIC;
        src_V_pixel13_read : OUT STD_LOGIC;
        src_V_pixel14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel14_empty_n : IN STD_LOGIC;
        src_V_pixel14_read : OUT STD_LOGIC;
        src_V_pixel15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel15_empty_n : IN STD_LOGIC;
        src_V_pixel15_read : OUT STD_LOGIC;
        src_V_pixel16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel16_empty_n : IN STD_LOGIC;
        src_V_pixel16_read : OUT STD_LOGIC;
        src_V_pixel17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel17_empty_n : IN STD_LOGIC;
        src_V_pixel17_read : OUT STD_LOGIC;
        src_V_pixel18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel18_empty_n : IN STD_LOGIC;
        src_V_pixel18_read : OUT STD_LOGIC;
        src_V_pixel19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel19_empty_n : IN STD_LOGIC;
        src_V_pixel19_read : OUT STD_LOGIC;
        src_V_pixel20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel20_empty_n : IN STD_LOGIC;
        src_V_pixel20_read : OUT STD_LOGIC;
        src_V_pixel21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel21_empty_n : IN STD_LOGIC;
        src_V_pixel21_read : OUT STD_LOGIC;
        src_V_pixel22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel22_empty_n : IN STD_LOGIC;
        src_V_pixel22_read : OUT STD_LOGIC;
        src_V_pixel23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel23_empty_n : IN STD_LOGIC;
        src_V_pixel23_read : OUT STD_LOGIC;
        src_V_pixel24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel24_empty_n : IN STD_LOGIC;
        src_V_pixel24_read : OUT STD_LOGIC;
        src_V_pixel25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel25_empty_n : IN STD_LOGIC;
        src_V_pixel25_read : OUT STD_LOGIC;
        src_V_pixel26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel26_empty_n : IN STD_LOGIC;
        src_V_pixel26_read : OUT STD_LOGIC;
        src_V_pixel27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel27_empty_n : IN STD_LOGIC;
        src_V_pixel27_read : OUT STD_LOGIC;
        src_V_pixel28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel28_empty_n : IN STD_LOGIC;
        src_V_pixel28_read : OUT STD_LOGIC;
        src_V_pixel29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel29_empty_n : IN STD_LOGIC;
        src_V_pixel29_read : OUT STD_LOGIC;
        src_V_pixel30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel30_empty_n : IN STD_LOGIC;
        src_V_pixel30_read : OUT STD_LOGIC;
        src_V_pixel31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel31_empty_n : IN STD_LOGIC;
        src_V_pixel31_read : OUT STD_LOGIC;
        src_V_pixel32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel32_empty_n : IN STD_LOGIC;
        src_V_pixel32_read : OUT STD_LOGIC;
        src_V_pixel33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel33_empty_n : IN STD_LOGIC;
        src_V_pixel33_read : OUT STD_LOGIC;
        src_V_pixel34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel34_empty_n : IN STD_LOGIC;
        src_V_pixel34_read : OUT STD_LOGIC;
        src_V_pixel35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel35_empty_n : IN STD_LOGIC;
        src_V_pixel35_read : OUT STD_LOGIC;
        src_V_pixel36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel36_empty_n : IN STD_LOGIC;
        src_V_pixel36_read : OUT STD_LOGIC;
        src_V_pixel37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel37_empty_n : IN STD_LOGIC;
        src_V_pixel37_read : OUT STD_LOGIC;
        src_V_pixel38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel38_empty_n : IN STD_LOGIC;
        src_V_pixel38_read : OUT STD_LOGIC;
        src_V_pixel39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel39_empty_n : IN STD_LOGIC;
        src_V_pixel39_read : OUT STD_LOGIC;
        src_V_pixel40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel40_empty_n : IN STD_LOGIC;
        src_V_pixel40_read : OUT STD_LOGIC;
        src_V_pixel41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel41_empty_n : IN STD_LOGIC;
        src_V_pixel41_read : OUT STD_LOGIC;
        src_V_pixel42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel42_empty_n : IN STD_LOGIC;
        src_V_pixel42_read : OUT STD_LOGIC;
        src_V_pixel43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel43_empty_n : IN STD_LOGIC;
        src_V_pixel43_read : OUT STD_LOGIC;
        src_V_pixel44_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel44_empty_n : IN STD_LOGIC;
        src_V_pixel44_read : OUT STD_LOGIC;
        src_V_pixel45_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel45_empty_n : IN STD_LOGIC;
        src_V_pixel45_read : OUT STD_LOGIC;
        src_V_pixel46_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel46_empty_n : IN STD_LOGIC;
        src_V_pixel46_read : OUT STD_LOGIC;
        src_V_pixel47_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel47_empty_n : IN STD_LOGIC;
        src_V_pixel47_read : OUT STD_LOGIC;
        src_V_pixel48_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel48_empty_n : IN STD_LOGIC;
        src_V_pixel48_read : OUT STD_LOGIC;
        src_V_pixel49_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel49_empty_n : IN STD_LOGIC;
        src_V_pixel49_read : OUT STD_LOGIC;
        src_V_pixel50_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel50_empty_n : IN STD_LOGIC;
        src_V_pixel50_read : OUT STD_LOGIC;
        src_V_pixel51_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel51_empty_n : IN STD_LOGIC;
        src_V_pixel51_read : OUT STD_LOGIC;
        src_V_pixel52_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel52_empty_n : IN STD_LOGIC;
        src_V_pixel52_read : OUT STD_LOGIC;
        src_V_pixel53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel53_empty_n : IN STD_LOGIC;
        src_V_pixel53_read : OUT STD_LOGIC;
        src_V_pixel54_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel54_empty_n : IN STD_LOGIC;
        src_V_pixel54_read : OUT STD_LOGIC;
        src_V_pixel55_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel55_empty_n : IN STD_LOGIC;
        src_V_pixel55_read : OUT STD_LOGIC;
        src_V_pixel56_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel56_empty_n : IN STD_LOGIC;
        src_V_pixel56_read : OUT STD_LOGIC;
        src_V_pixel57_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel57_empty_n : IN STD_LOGIC;
        src_V_pixel57_read : OUT STD_LOGIC;
        src_V_pixel58_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel58_empty_n : IN STD_LOGIC;
        src_V_pixel58_read : OUT STD_LOGIC;
        src_V_pixel59_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel59_empty_n : IN STD_LOGIC;
        src_V_pixel59_read : OUT STD_LOGIC;
        src_V_pixel60_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel60_empty_n : IN STD_LOGIC;
        src_V_pixel60_read : OUT STD_LOGIC;
        src_V_pixel61_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel61_empty_n : IN STD_LOGIC;
        src_V_pixel61_read : OUT STD_LOGIC;
        src_V_pixel62_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel62_empty_n : IN STD_LOGIC;
        src_V_pixel62_read : OUT STD_LOGIC;
        src_V_pixel63_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel63_empty_n : IN STD_LOGIC;
        src_V_pixel63_read : OUT STD_LOGIC;
        src_V_pixel64_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel64_empty_n : IN STD_LOGIC;
        src_V_pixel64_read : OUT STD_LOGIC;
        src_V_pixel65_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel65_empty_n : IN STD_LOGIC;
        src_V_pixel65_read : OUT STD_LOGIC;
        src_V_pixel66_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel66_empty_n : IN STD_LOGIC;
        src_V_pixel66_read : OUT STD_LOGIC;
        src_V_pixel67_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel67_empty_n : IN STD_LOGIC;
        src_V_pixel67_read : OUT STD_LOGIC;
        src_V_pixel68_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel68_empty_n : IN STD_LOGIC;
        src_V_pixel68_read : OUT STD_LOGIC;
        src_V_pixel69_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel69_empty_n : IN STD_LOGIC;
        src_V_pixel69_read : OUT STD_LOGIC;
        src_V_pixel70_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel70_empty_n : IN STD_LOGIC;
        src_V_pixel70_read : OUT STD_LOGIC;
        dst_V_pixel_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_full_n : IN STD_LOGIC;
        dst_V_pixel_write : OUT STD_LOGIC;
        dst_V_pixel71_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel71_full_n : IN STD_LOGIC;
        dst_V_pixel71_write : OUT STD_LOGIC;
        dst_V_pixel72_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel72_full_n : IN STD_LOGIC;
        dst_V_pixel72_write : OUT STD_LOGIC;
        dst_V_pixel73_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel73_full_n : IN STD_LOGIC;
        dst_V_pixel73_write : OUT STD_LOGIC;
        dst_V_pixel74_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel74_full_n : IN STD_LOGIC;
        dst_V_pixel74_write : OUT STD_LOGIC;
        dst_V_pixel75_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel75_full_n : IN STD_LOGIC;
        dst_V_pixel75_write : OUT STD_LOGIC;
        dst_V_pixel76_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel76_full_n : IN STD_LOGIC;
        dst_V_pixel76_write : OUT STD_LOGIC;
        dst_V_pixel77_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel77_full_n : IN STD_LOGIC;
        dst_V_pixel77_write : OUT STD_LOGIC;
        dst_V_pixel78_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel78_full_n : IN STD_LOGIC;
        dst_V_pixel78_write : OUT STD_LOGIC;
        dst_V_pixel79_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel79_full_n : IN STD_LOGIC;
        dst_V_pixel79_write : OUT STD_LOGIC;
        dst_V_pixel80_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel80_full_n : IN STD_LOGIC;
        dst_V_pixel80_write : OUT STD_LOGIC;
        dst_V_pixel81_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel81_full_n : IN STD_LOGIC;
        dst_V_pixel81_write : OUT STD_LOGIC;
        dst_V_pixel82_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel82_full_n : IN STD_LOGIC;
        dst_V_pixel82_write : OUT STD_LOGIC;
        dst_V_pixel83_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel83_full_n : IN STD_LOGIC;
        dst_V_pixel83_write : OUT STD_LOGIC;
        dst_V_pixel84_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel84_full_n : IN STD_LOGIC;
        dst_V_pixel84_write : OUT STD_LOGIC;
        dst_V_pixel85_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel85_full_n : IN STD_LOGIC;
        dst_V_pixel85_write : OUT STD_LOGIC;
        dst_V_pixel86_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel86_full_n : IN STD_LOGIC;
        dst_V_pixel86_write : OUT STD_LOGIC;
        dst_V_pixel87_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel87_full_n : IN STD_LOGIC;
        dst_V_pixel87_write : OUT STD_LOGIC;
        dst_V_pixel88_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel88_full_n : IN STD_LOGIC;
        dst_V_pixel88_write : OUT STD_LOGIC;
        dst_V_pixel89_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel89_full_n : IN STD_LOGIC;
        dst_V_pixel89_write : OUT STD_LOGIC;
        dst_V_pixel90_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel90_full_n : IN STD_LOGIC;
        dst_V_pixel90_write : OUT STD_LOGIC;
        dst_V_pixel91_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel91_full_n : IN STD_LOGIC;
        dst_V_pixel91_write : OUT STD_LOGIC;
        dst_V_pixel92_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel92_full_n : IN STD_LOGIC;
        dst_V_pixel92_write : OUT STD_LOGIC;
        dst_V_pixel93_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel93_full_n : IN STD_LOGIC;
        dst_V_pixel93_write : OUT STD_LOGIC;
        dst_V_pixel94_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel94_full_n : IN STD_LOGIC;
        dst_V_pixel94_write : OUT STD_LOGIC;
        dst_V_pixel95_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel95_full_n : IN STD_LOGIC;
        dst_V_pixel95_write : OUT STD_LOGIC;
        dst_V_pixel96_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel96_full_n : IN STD_LOGIC;
        dst_V_pixel96_write : OUT STD_LOGIC;
        dst_V_pixel97_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel97_full_n : IN STD_LOGIC;
        dst_V_pixel97_write : OUT STD_LOGIC;
        dst_V_pixel98_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel98_full_n : IN STD_LOGIC;
        dst_V_pixel98_write : OUT STD_LOGIC;
        dst_V_pixel99_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel99_full_n : IN STD_LOGIC;
        dst_V_pixel99_write : OUT STD_LOGIC;
        dst_V_pixel100_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel100_full_n : IN STD_LOGIC;
        dst_V_pixel100_write : OUT STD_LOGIC;
        dst_V_pixel101_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel101_full_n : IN STD_LOGIC;
        dst_V_pixel101_write : OUT STD_LOGIC;
        dst_V_pixel102_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel102_full_n : IN STD_LOGIC;
        dst_V_pixel102_write : OUT STD_LOGIC;
        dst_V_pixel103_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel103_full_n : IN STD_LOGIC;
        dst_V_pixel103_write : OUT STD_LOGIC;
        dst_V_pixel104_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel104_full_n : IN STD_LOGIC;
        dst_V_pixel104_write : OUT STD_LOGIC;
        dst_V_pixel105_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel105_full_n : IN STD_LOGIC;
        dst_V_pixel105_write : OUT STD_LOGIC;
        dst_V_pixel106_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel106_full_n : IN STD_LOGIC;
        dst_V_pixel106_write : OUT STD_LOGIC;
        dst_V_pixel107_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel107_full_n : IN STD_LOGIC;
        dst_V_pixel107_write : OUT STD_LOGIC;
        dst_V_pixel108_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel108_full_n : IN STD_LOGIC;
        dst_V_pixel108_write : OUT STD_LOGIC;
        dst_V_pixel109_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel109_full_n : IN STD_LOGIC;
        dst_V_pixel109_write : OUT STD_LOGIC;
        dst_V_pixel110_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel110_full_n : IN STD_LOGIC;
        dst_V_pixel110_write : OUT STD_LOGIC;
        dst_V_pixel111_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel111_full_n : IN STD_LOGIC;
        dst_V_pixel111_write : OUT STD_LOGIC;
        dst_V_pixel112_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel112_full_n : IN STD_LOGIC;
        dst_V_pixel112_write : OUT STD_LOGIC;
        dst_V_pixel113_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel113_full_n : IN STD_LOGIC;
        dst_V_pixel113_write : OUT STD_LOGIC;
        dst_V_pixel114_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel114_full_n : IN STD_LOGIC;
        dst_V_pixel114_write : OUT STD_LOGIC;
        dst_V_pixel115_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel115_full_n : IN STD_LOGIC;
        dst_V_pixel115_write : OUT STD_LOGIC;
        dst_V_pixel116_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel116_full_n : IN STD_LOGIC;
        dst_V_pixel116_write : OUT STD_LOGIC;
        dst_V_pixel117_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel117_full_n : IN STD_LOGIC;
        dst_V_pixel117_write : OUT STD_LOGIC;
        dst_V_pixel118_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel118_full_n : IN STD_LOGIC;
        dst_V_pixel118_write : OUT STD_LOGIC;
        dst_V_pixel119_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel119_full_n : IN STD_LOGIC;
        dst_V_pixel119_write : OUT STD_LOGIC;
        dst_V_pixel120_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel120_full_n : IN STD_LOGIC;
        dst_V_pixel120_write : OUT STD_LOGIC;
        dst_V_pixel121_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel121_full_n : IN STD_LOGIC;
        dst_V_pixel121_write : OUT STD_LOGIC;
        dst_V_pixel122_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel122_full_n : IN STD_LOGIC;
        dst_V_pixel122_write : OUT STD_LOGIC;
        dst_V_pixel123_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel123_full_n : IN STD_LOGIC;
        dst_V_pixel123_write : OUT STD_LOGIC;
        dst_V_pixel124_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel124_full_n : IN STD_LOGIC;
        dst_V_pixel124_write : OUT STD_LOGIC;
        dst_V_pixel125_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel125_full_n : IN STD_LOGIC;
        dst_V_pixel125_write : OUT STD_LOGIC;
        dst_V_pixel126_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel126_full_n : IN STD_LOGIC;
        dst_V_pixel126_write : OUT STD_LOGIC;
        dst_V_pixel127_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel127_full_n : IN STD_LOGIC;
        dst_V_pixel127_write : OUT STD_LOGIC;
        dst_V_pixel128_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel128_full_n : IN STD_LOGIC;
        dst_V_pixel128_write : OUT STD_LOGIC;
        dst_V_pixel129_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel129_full_n : IN STD_LOGIC;
        dst_V_pixel129_write : OUT STD_LOGIC;
        dst_V_pixel130_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel130_full_n : IN STD_LOGIC;
        dst_V_pixel130_write : OUT STD_LOGIC;
        dst_V_pixel131_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel131_full_n : IN STD_LOGIC;
        dst_V_pixel131_write : OUT STD_LOGIC;
        dst_V_pixel132_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel132_full_n : IN STD_LOGIC;
        dst_V_pixel132_write : OUT STD_LOGIC;
        dst_V_pixel133_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel133_full_n : IN STD_LOGIC;
        dst_V_pixel133_write : OUT STD_LOGIC;
        dst_V_pixel134_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel134_full_n : IN STD_LOGIC;
        dst_V_pixel134_write : OUT STD_LOGIC;
        dst_V_pixel135_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel135_full_n : IN STD_LOGIC;
        dst_V_pixel135_write : OUT STD_LOGIC;
        dst_V_pixel136_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel136_full_n : IN STD_LOGIC;
        dst_V_pixel136_write : OUT STD_LOGIC;
        dst_V_pixel137_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel137_full_n : IN STD_LOGIC;
        dst_V_pixel137_write : OUT STD_LOGIC;
        dst_V_pixel138_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel138_full_n : IN STD_LOGIC;
        dst_V_pixel138_write : OUT STD_LOGIC;
        dst_V_pixel139_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel139_full_n : IN STD_LOGIC;
        dst_V_pixel139_write : OUT STD_LOGIC;
        dst_V_pixel140_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel140_full_n : IN STD_LOGIC;
        dst_V_pixel140_write : OUT STD_LOGIC );
    end component;


    component Sobel_magnitude_strm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        grad_x_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_0_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_0_read : OUT STD_LOGIC;
        grad_x_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_1_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_1_read : OUT STD_LOGIC;
        grad_x_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_2_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_2_read : OUT STD_LOGIC;
        grad_x_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_3_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_3_read : OUT STD_LOGIC;
        grad_x_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_4_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_4_read : OUT STD_LOGIC;
        grad_x_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_5_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_5_read : OUT STD_LOGIC;
        grad_x_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_6_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_6_read : OUT STD_LOGIC;
        grad_x_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_7_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_7_read : OUT STD_LOGIC;
        grad_x_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_8_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_8_read : OUT STD_LOGIC;
        grad_x_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_9_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_9_read : OUT STD_LOGIC;
        grad_x_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_10_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_10_read : OUT STD_LOGIC;
        grad_x_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_11_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_11_read : OUT STD_LOGIC;
        grad_x_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_12_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_12_read : OUT STD_LOGIC;
        grad_x_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_13_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_13_read : OUT STD_LOGIC;
        grad_x_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_14_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_14_read : OUT STD_LOGIC;
        grad_x_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_15_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_15_read : OUT STD_LOGIC;
        grad_x_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_16_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_16_read : OUT STD_LOGIC;
        grad_x_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_17_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_17_read : OUT STD_LOGIC;
        grad_x_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_18_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_18_read : OUT STD_LOGIC;
        grad_x_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_19_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_19_read : OUT STD_LOGIC;
        grad_x_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_20_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_20_read : OUT STD_LOGIC;
        grad_x_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_21_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_21_read : OUT STD_LOGIC;
        grad_x_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_22_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_22_read : OUT STD_LOGIC;
        grad_x_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_23_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_23_read : OUT STD_LOGIC;
        grad_x_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_24_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_24_read : OUT STD_LOGIC;
        grad_x_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_25_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_25_read : OUT STD_LOGIC;
        grad_x_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_26_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_26_read : OUT STD_LOGIC;
        grad_x_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_27_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_27_read : OUT STD_LOGIC;
        grad_x_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_28_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_28_read : OUT STD_LOGIC;
        grad_x_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_29_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_29_read : OUT STD_LOGIC;
        grad_x_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_30_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_30_read : OUT STD_LOGIC;
        grad_x_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_31_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_31_read : OUT STD_LOGIC;
        grad_x_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_32_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_32_read : OUT STD_LOGIC;
        grad_x_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_33_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_33_read : OUT STD_LOGIC;
        grad_x_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_34_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_34_read : OUT STD_LOGIC;
        grad_x_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_35_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_35_read : OUT STD_LOGIC;
        grad_x_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_36_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_36_read : OUT STD_LOGIC;
        grad_x_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_37_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_37_read : OUT STD_LOGIC;
        grad_x_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_38_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_38_read : OUT STD_LOGIC;
        grad_x_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_39_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_39_read : OUT STD_LOGIC;
        grad_x_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_40_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_40_read : OUT STD_LOGIC;
        grad_x_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_41_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_41_read : OUT STD_LOGIC;
        grad_x_V_pixel_42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_42_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_42_read : OUT STD_LOGIC;
        grad_x_V_pixel_43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_43_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_43_read : OUT STD_LOGIC;
        grad_x_V_pixel_44_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_44_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_44_read : OUT STD_LOGIC;
        grad_x_V_pixel_45_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_45_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_45_read : OUT STD_LOGIC;
        grad_x_V_pixel_46_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_46_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_46_read : OUT STD_LOGIC;
        grad_x_V_pixel_47_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_47_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_47_read : OUT STD_LOGIC;
        grad_x_V_pixel_48_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_48_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_48_read : OUT STD_LOGIC;
        grad_x_V_pixel_49_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_49_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_49_read : OUT STD_LOGIC;
        grad_x_V_pixel_50_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_50_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_50_read : OUT STD_LOGIC;
        grad_x_V_pixel_51_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_51_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_51_read : OUT STD_LOGIC;
        grad_x_V_pixel_52_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_52_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_52_read : OUT STD_LOGIC;
        grad_x_V_pixel_53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_53_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_53_read : OUT STD_LOGIC;
        grad_x_V_pixel_54_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_54_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_54_read : OUT STD_LOGIC;
        grad_x_V_pixel_55_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_55_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_55_read : OUT STD_LOGIC;
        grad_x_V_pixel_56_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_56_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_56_read : OUT STD_LOGIC;
        grad_x_V_pixel_57_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_57_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_57_read : OUT STD_LOGIC;
        grad_x_V_pixel_58_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_58_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_58_read : OUT STD_LOGIC;
        grad_x_V_pixel_59_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_59_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_59_read : OUT STD_LOGIC;
        grad_x_V_pixel_60_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_60_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_60_read : OUT STD_LOGIC;
        grad_x_V_pixel_61_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_61_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_61_read : OUT STD_LOGIC;
        grad_x_V_pixel_62_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_62_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_62_read : OUT STD_LOGIC;
        grad_x_V_pixel_63_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_63_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_63_read : OUT STD_LOGIC;
        grad_x_V_pixel_64_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_64_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_64_read : OUT STD_LOGIC;
        grad_x_V_pixel_65_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_65_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_65_read : OUT STD_LOGIC;
        grad_x_V_pixel_66_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_66_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_66_read : OUT STD_LOGIC;
        grad_x_V_pixel_67_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_67_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_67_read : OUT STD_LOGIC;
        grad_x_V_pixel_68_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_68_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_68_read : OUT STD_LOGIC;
        grad_x_V_pixel_69_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_69_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_69_read : OUT STD_LOGIC;
        grad_x_V_pixel_70_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_x_V_pixel_70_empty_n : IN STD_LOGIC;
        grad_x_V_pixel_70_read : OUT STD_LOGIC;
        grad_y_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_0_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_0_read : OUT STD_LOGIC;
        grad_y_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_1_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_1_read : OUT STD_LOGIC;
        grad_y_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_2_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_2_read : OUT STD_LOGIC;
        grad_y_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_3_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_3_read : OUT STD_LOGIC;
        grad_y_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_4_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_4_read : OUT STD_LOGIC;
        grad_y_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_5_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_5_read : OUT STD_LOGIC;
        grad_y_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_6_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_6_read : OUT STD_LOGIC;
        grad_y_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_7_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_7_read : OUT STD_LOGIC;
        grad_y_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_8_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_8_read : OUT STD_LOGIC;
        grad_y_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_9_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_9_read : OUT STD_LOGIC;
        grad_y_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_10_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_10_read : OUT STD_LOGIC;
        grad_y_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_11_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_11_read : OUT STD_LOGIC;
        grad_y_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_12_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_12_read : OUT STD_LOGIC;
        grad_y_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_13_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_13_read : OUT STD_LOGIC;
        grad_y_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_14_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_14_read : OUT STD_LOGIC;
        grad_y_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_15_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_15_read : OUT STD_LOGIC;
        grad_y_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_16_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_16_read : OUT STD_LOGIC;
        grad_y_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_17_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_17_read : OUT STD_LOGIC;
        grad_y_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_18_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_18_read : OUT STD_LOGIC;
        grad_y_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_19_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_19_read : OUT STD_LOGIC;
        grad_y_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_20_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_20_read : OUT STD_LOGIC;
        grad_y_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_21_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_21_read : OUT STD_LOGIC;
        grad_y_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_22_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_22_read : OUT STD_LOGIC;
        grad_y_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_23_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_23_read : OUT STD_LOGIC;
        grad_y_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_24_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_24_read : OUT STD_LOGIC;
        grad_y_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_25_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_25_read : OUT STD_LOGIC;
        grad_y_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_26_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_26_read : OUT STD_LOGIC;
        grad_y_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_27_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_27_read : OUT STD_LOGIC;
        grad_y_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_28_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_28_read : OUT STD_LOGIC;
        grad_y_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_29_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_29_read : OUT STD_LOGIC;
        grad_y_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_30_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_30_read : OUT STD_LOGIC;
        grad_y_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_31_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_31_read : OUT STD_LOGIC;
        grad_y_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_32_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_32_read : OUT STD_LOGIC;
        grad_y_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_33_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_33_read : OUT STD_LOGIC;
        grad_y_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_34_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_34_read : OUT STD_LOGIC;
        grad_y_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_35_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_35_read : OUT STD_LOGIC;
        grad_y_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_36_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_36_read : OUT STD_LOGIC;
        grad_y_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_37_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_37_read : OUT STD_LOGIC;
        grad_y_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_38_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_38_read : OUT STD_LOGIC;
        grad_y_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_39_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_39_read : OUT STD_LOGIC;
        grad_y_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_40_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_40_read : OUT STD_LOGIC;
        grad_y_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_41_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_41_read : OUT STD_LOGIC;
        grad_y_V_pixel_42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_42_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_42_read : OUT STD_LOGIC;
        grad_y_V_pixel_43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_43_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_43_read : OUT STD_LOGIC;
        grad_y_V_pixel_44_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_44_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_44_read : OUT STD_LOGIC;
        grad_y_V_pixel_45_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_45_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_45_read : OUT STD_LOGIC;
        grad_y_V_pixel_46_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_46_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_46_read : OUT STD_LOGIC;
        grad_y_V_pixel_47_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_47_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_47_read : OUT STD_LOGIC;
        grad_y_V_pixel_48_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_48_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_48_read : OUT STD_LOGIC;
        grad_y_V_pixel_49_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_49_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_49_read : OUT STD_LOGIC;
        grad_y_V_pixel_50_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_50_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_50_read : OUT STD_LOGIC;
        grad_y_V_pixel_51_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_51_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_51_read : OUT STD_LOGIC;
        grad_y_V_pixel_52_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_52_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_52_read : OUT STD_LOGIC;
        grad_y_V_pixel_53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_53_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_53_read : OUT STD_LOGIC;
        grad_y_V_pixel_54_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_54_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_54_read : OUT STD_LOGIC;
        grad_y_V_pixel_55_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_55_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_55_read : OUT STD_LOGIC;
        grad_y_V_pixel_56_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_56_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_56_read : OUT STD_LOGIC;
        grad_y_V_pixel_57_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_57_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_57_read : OUT STD_LOGIC;
        grad_y_V_pixel_58_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_58_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_58_read : OUT STD_LOGIC;
        grad_y_V_pixel_59_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_59_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_59_read : OUT STD_LOGIC;
        grad_y_V_pixel_60_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_60_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_60_read : OUT STD_LOGIC;
        grad_y_V_pixel_61_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_61_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_61_read : OUT STD_LOGIC;
        grad_y_V_pixel_62_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_62_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_62_read : OUT STD_LOGIC;
        grad_y_V_pixel_63_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_63_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_63_read : OUT STD_LOGIC;
        grad_y_V_pixel_64_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_64_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_64_read : OUT STD_LOGIC;
        grad_y_V_pixel_65_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_65_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_65_read : OUT STD_LOGIC;
        grad_y_V_pixel_66_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_66_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_66_read : OUT STD_LOGIC;
        grad_y_V_pixel_67_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_67_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_67_read : OUT STD_LOGIC;
        grad_y_V_pixel_68_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_68_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_68_read : OUT STD_LOGIC;
        grad_y_V_pixel_69_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_69_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_69_read : OUT STD_LOGIC;
        grad_y_V_pixel_70_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        grad_y_V_pixel_70_empty_n : IN STD_LOGIC;
        grad_y_V_pixel_70_read : OUT STD_LOGIC;
        output_V_pixel_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_0_full_n : IN STD_LOGIC;
        output_V_pixel_0_write : OUT STD_LOGIC;
        output_V_pixel_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_1_full_n : IN STD_LOGIC;
        output_V_pixel_1_write : OUT STD_LOGIC;
        output_V_pixel_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_2_full_n : IN STD_LOGIC;
        output_V_pixel_2_write : OUT STD_LOGIC;
        output_V_pixel_3_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_3_full_n : IN STD_LOGIC;
        output_V_pixel_3_write : OUT STD_LOGIC;
        output_V_pixel_4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_4_full_n : IN STD_LOGIC;
        output_V_pixel_4_write : OUT STD_LOGIC;
        output_V_pixel_5_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_5_full_n : IN STD_LOGIC;
        output_V_pixel_5_write : OUT STD_LOGIC;
        output_V_pixel_6_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_6_full_n : IN STD_LOGIC;
        output_V_pixel_6_write : OUT STD_LOGIC;
        output_V_pixel_7_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_7_full_n : IN STD_LOGIC;
        output_V_pixel_7_write : OUT STD_LOGIC;
        output_V_pixel_8_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_8_full_n : IN STD_LOGIC;
        output_V_pixel_8_write : OUT STD_LOGIC;
        output_V_pixel_9_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_9_full_n : IN STD_LOGIC;
        output_V_pixel_9_write : OUT STD_LOGIC;
        output_V_pixel_10_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_10_full_n : IN STD_LOGIC;
        output_V_pixel_10_write : OUT STD_LOGIC;
        output_V_pixel_11_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_11_full_n : IN STD_LOGIC;
        output_V_pixel_11_write : OUT STD_LOGIC;
        output_V_pixel_12_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_12_full_n : IN STD_LOGIC;
        output_V_pixel_12_write : OUT STD_LOGIC;
        output_V_pixel_13_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_13_full_n : IN STD_LOGIC;
        output_V_pixel_13_write : OUT STD_LOGIC;
        output_V_pixel_14_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_14_full_n : IN STD_LOGIC;
        output_V_pixel_14_write : OUT STD_LOGIC;
        output_V_pixel_15_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_15_full_n : IN STD_LOGIC;
        output_V_pixel_15_write : OUT STD_LOGIC;
        output_V_pixel_16_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_16_full_n : IN STD_LOGIC;
        output_V_pixel_16_write : OUT STD_LOGIC;
        output_V_pixel_17_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_17_full_n : IN STD_LOGIC;
        output_V_pixel_17_write : OUT STD_LOGIC;
        output_V_pixel_18_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_18_full_n : IN STD_LOGIC;
        output_V_pixel_18_write : OUT STD_LOGIC;
        output_V_pixel_19_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_19_full_n : IN STD_LOGIC;
        output_V_pixel_19_write : OUT STD_LOGIC;
        output_V_pixel_20_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_20_full_n : IN STD_LOGIC;
        output_V_pixel_20_write : OUT STD_LOGIC;
        output_V_pixel_21_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_21_full_n : IN STD_LOGIC;
        output_V_pixel_21_write : OUT STD_LOGIC;
        output_V_pixel_22_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_22_full_n : IN STD_LOGIC;
        output_V_pixel_22_write : OUT STD_LOGIC;
        output_V_pixel_23_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_23_full_n : IN STD_LOGIC;
        output_V_pixel_23_write : OUT STD_LOGIC;
        output_V_pixel_24_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_24_full_n : IN STD_LOGIC;
        output_V_pixel_24_write : OUT STD_LOGIC;
        output_V_pixel_25_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_25_full_n : IN STD_LOGIC;
        output_V_pixel_25_write : OUT STD_LOGIC;
        output_V_pixel_26_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_26_full_n : IN STD_LOGIC;
        output_V_pixel_26_write : OUT STD_LOGIC;
        output_V_pixel_27_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_27_full_n : IN STD_LOGIC;
        output_V_pixel_27_write : OUT STD_LOGIC;
        output_V_pixel_28_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_28_full_n : IN STD_LOGIC;
        output_V_pixel_28_write : OUT STD_LOGIC;
        output_V_pixel_29_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_29_full_n : IN STD_LOGIC;
        output_V_pixel_29_write : OUT STD_LOGIC;
        output_V_pixel_30_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_30_full_n : IN STD_LOGIC;
        output_V_pixel_30_write : OUT STD_LOGIC;
        output_V_pixel_31_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_31_full_n : IN STD_LOGIC;
        output_V_pixel_31_write : OUT STD_LOGIC;
        output_V_pixel_32_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_32_full_n : IN STD_LOGIC;
        output_V_pixel_32_write : OUT STD_LOGIC;
        output_V_pixel_33_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_33_full_n : IN STD_LOGIC;
        output_V_pixel_33_write : OUT STD_LOGIC;
        output_V_pixel_34_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_34_full_n : IN STD_LOGIC;
        output_V_pixel_34_write : OUT STD_LOGIC;
        output_V_pixel_35_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_35_full_n : IN STD_LOGIC;
        output_V_pixel_35_write : OUT STD_LOGIC;
        output_V_pixel_36_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_36_full_n : IN STD_LOGIC;
        output_V_pixel_36_write : OUT STD_LOGIC;
        output_V_pixel_37_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_37_full_n : IN STD_LOGIC;
        output_V_pixel_37_write : OUT STD_LOGIC;
        output_V_pixel_38_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_38_full_n : IN STD_LOGIC;
        output_V_pixel_38_write : OUT STD_LOGIC;
        output_V_pixel_39_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_39_full_n : IN STD_LOGIC;
        output_V_pixel_39_write : OUT STD_LOGIC;
        output_V_pixel_40_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_40_full_n : IN STD_LOGIC;
        output_V_pixel_40_write : OUT STD_LOGIC;
        output_V_pixel_41_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_41_full_n : IN STD_LOGIC;
        output_V_pixel_41_write : OUT STD_LOGIC;
        output_V_pixel_42_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_42_full_n : IN STD_LOGIC;
        output_V_pixel_42_write : OUT STD_LOGIC;
        output_V_pixel_43_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_43_full_n : IN STD_LOGIC;
        output_V_pixel_43_write : OUT STD_LOGIC;
        output_V_pixel_44_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_44_full_n : IN STD_LOGIC;
        output_V_pixel_44_write : OUT STD_LOGIC;
        output_V_pixel_45_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_45_full_n : IN STD_LOGIC;
        output_V_pixel_45_write : OUT STD_LOGIC;
        output_V_pixel_46_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_46_full_n : IN STD_LOGIC;
        output_V_pixel_46_write : OUT STD_LOGIC;
        output_V_pixel_47_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_47_full_n : IN STD_LOGIC;
        output_V_pixel_47_write : OUT STD_LOGIC;
        output_V_pixel_48_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_48_full_n : IN STD_LOGIC;
        output_V_pixel_48_write : OUT STD_LOGIC;
        output_V_pixel_49_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_49_full_n : IN STD_LOGIC;
        output_V_pixel_49_write : OUT STD_LOGIC;
        output_V_pixel_50_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_50_full_n : IN STD_LOGIC;
        output_V_pixel_50_write : OUT STD_LOGIC;
        output_V_pixel_51_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_51_full_n : IN STD_LOGIC;
        output_V_pixel_51_write : OUT STD_LOGIC;
        output_V_pixel_52_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_52_full_n : IN STD_LOGIC;
        output_V_pixel_52_write : OUT STD_LOGIC;
        output_V_pixel_53_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_53_full_n : IN STD_LOGIC;
        output_V_pixel_53_write : OUT STD_LOGIC;
        output_V_pixel_54_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_54_full_n : IN STD_LOGIC;
        output_V_pixel_54_write : OUT STD_LOGIC;
        output_V_pixel_55_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_55_full_n : IN STD_LOGIC;
        output_V_pixel_55_write : OUT STD_LOGIC;
        output_V_pixel_56_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_56_full_n : IN STD_LOGIC;
        output_V_pixel_56_write : OUT STD_LOGIC;
        output_V_pixel_57_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_57_full_n : IN STD_LOGIC;
        output_V_pixel_57_write : OUT STD_LOGIC;
        output_V_pixel_58_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_58_full_n : IN STD_LOGIC;
        output_V_pixel_58_write : OUT STD_LOGIC;
        output_V_pixel_59_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_59_full_n : IN STD_LOGIC;
        output_V_pixel_59_write : OUT STD_LOGIC;
        output_V_pixel_60_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_60_full_n : IN STD_LOGIC;
        output_V_pixel_60_write : OUT STD_LOGIC;
        output_V_pixel_61_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_61_full_n : IN STD_LOGIC;
        output_V_pixel_61_write : OUT STD_LOGIC;
        output_V_pixel_62_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_62_full_n : IN STD_LOGIC;
        output_V_pixel_62_write : OUT STD_LOGIC;
        output_V_pixel_63_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_63_full_n : IN STD_LOGIC;
        output_V_pixel_63_write : OUT STD_LOGIC;
        output_V_pixel_64_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_64_full_n : IN STD_LOGIC;
        output_V_pixel_64_write : OUT STD_LOGIC;
        output_V_pixel_65_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_65_full_n : IN STD_LOGIC;
        output_V_pixel_65_write : OUT STD_LOGIC;
        output_V_pixel_66_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_66_full_n : IN STD_LOGIC;
        output_V_pixel_66_write : OUT STD_LOGIC;
        output_V_pixel_67_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_67_full_n : IN STD_LOGIC;
        output_V_pixel_67_write : OUT STD_LOGIC;
        output_V_pixel_68_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_68_full_n : IN STD_LOGIC;
        output_V_pixel_68_write : OUT STD_LOGIC;
        output_V_pixel_69_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_69_full_n : IN STD_LOGIC;
        output_V_pixel_69_write : OUT STD_LOGIC;
        output_V_pixel_70_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_pixel_70_full_n : IN STD_LOGIC;
        output_V_pixel_70_write : OUT STD_LOGIC );
    end component;


    component Sobel_downstrm2upstrm_array_of_pixel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_V_pixel_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel_empty_n : IN STD_LOGIC;
        src_V_pixel_read : OUT STD_LOGIC;
        src_V_pixel1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel1_empty_n : IN STD_LOGIC;
        src_V_pixel1_read : OUT STD_LOGIC;
        src_V_pixel2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel2_empty_n : IN STD_LOGIC;
        src_V_pixel2_read : OUT STD_LOGIC;
        src_V_pixel3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel3_empty_n : IN STD_LOGIC;
        src_V_pixel3_read : OUT STD_LOGIC;
        src_V_pixel4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel4_empty_n : IN STD_LOGIC;
        src_V_pixel4_read : OUT STD_LOGIC;
        src_V_pixel5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel5_empty_n : IN STD_LOGIC;
        src_V_pixel5_read : OUT STD_LOGIC;
        src_V_pixel6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel6_empty_n : IN STD_LOGIC;
        src_V_pixel6_read : OUT STD_LOGIC;
        src_V_pixel7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel7_empty_n : IN STD_LOGIC;
        src_V_pixel7_read : OUT STD_LOGIC;
        src_V_pixel8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel8_empty_n : IN STD_LOGIC;
        src_V_pixel8_read : OUT STD_LOGIC;
        src_V_pixel9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel9_empty_n : IN STD_LOGIC;
        src_V_pixel9_read : OUT STD_LOGIC;
        src_V_pixel10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel10_empty_n : IN STD_LOGIC;
        src_V_pixel10_read : OUT STD_LOGIC;
        src_V_pixel11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel11_empty_n : IN STD_LOGIC;
        src_V_pixel11_read : OUT STD_LOGIC;
        src_V_pixel12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel12_empty_n : IN STD_LOGIC;
        src_V_pixel12_read : OUT STD_LOGIC;
        src_V_pixel13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel13_empty_n : IN STD_LOGIC;
        src_V_pixel13_read : OUT STD_LOGIC;
        src_V_pixel14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel14_empty_n : IN STD_LOGIC;
        src_V_pixel14_read : OUT STD_LOGIC;
        src_V_pixel15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel15_empty_n : IN STD_LOGIC;
        src_V_pixel15_read : OUT STD_LOGIC;
        src_V_pixel16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel16_empty_n : IN STD_LOGIC;
        src_V_pixel16_read : OUT STD_LOGIC;
        src_V_pixel17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel17_empty_n : IN STD_LOGIC;
        src_V_pixel17_read : OUT STD_LOGIC;
        src_V_pixel18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel18_empty_n : IN STD_LOGIC;
        src_V_pixel18_read : OUT STD_LOGIC;
        src_V_pixel19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel19_empty_n : IN STD_LOGIC;
        src_V_pixel19_read : OUT STD_LOGIC;
        src_V_pixel20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel20_empty_n : IN STD_LOGIC;
        src_V_pixel20_read : OUT STD_LOGIC;
        src_V_pixel21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel21_empty_n : IN STD_LOGIC;
        src_V_pixel21_read : OUT STD_LOGIC;
        src_V_pixel22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel22_empty_n : IN STD_LOGIC;
        src_V_pixel22_read : OUT STD_LOGIC;
        src_V_pixel23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel23_empty_n : IN STD_LOGIC;
        src_V_pixel23_read : OUT STD_LOGIC;
        src_V_pixel24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel24_empty_n : IN STD_LOGIC;
        src_V_pixel24_read : OUT STD_LOGIC;
        src_V_pixel25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel25_empty_n : IN STD_LOGIC;
        src_V_pixel25_read : OUT STD_LOGIC;
        src_V_pixel26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel26_empty_n : IN STD_LOGIC;
        src_V_pixel26_read : OUT STD_LOGIC;
        src_V_pixel27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel27_empty_n : IN STD_LOGIC;
        src_V_pixel27_read : OUT STD_LOGIC;
        src_V_pixel28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel28_empty_n : IN STD_LOGIC;
        src_V_pixel28_read : OUT STD_LOGIC;
        src_V_pixel29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel29_empty_n : IN STD_LOGIC;
        src_V_pixel29_read : OUT STD_LOGIC;
        src_V_pixel30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel30_empty_n : IN STD_LOGIC;
        src_V_pixel30_read : OUT STD_LOGIC;
        src_V_pixel31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel31_empty_n : IN STD_LOGIC;
        src_V_pixel31_read : OUT STD_LOGIC;
        src_V_pixel32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel32_empty_n : IN STD_LOGIC;
        src_V_pixel32_read : OUT STD_LOGIC;
        src_V_pixel33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel33_empty_n : IN STD_LOGIC;
        src_V_pixel33_read : OUT STD_LOGIC;
        src_V_pixel34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel34_empty_n : IN STD_LOGIC;
        src_V_pixel34_read : OUT STD_LOGIC;
        src_V_pixel35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel35_empty_n : IN STD_LOGIC;
        src_V_pixel35_read : OUT STD_LOGIC;
        src_V_pixel36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel36_empty_n : IN STD_LOGIC;
        src_V_pixel36_read : OUT STD_LOGIC;
        src_V_pixel37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel37_empty_n : IN STD_LOGIC;
        src_V_pixel37_read : OUT STD_LOGIC;
        src_V_pixel38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel38_empty_n : IN STD_LOGIC;
        src_V_pixel38_read : OUT STD_LOGIC;
        src_V_pixel39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel39_empty_n : IN STD_LOGIC;
        src_V_pixel39_read : OUT STD_LOGIC;
        src_V_pixel40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel40_empty_n : IN STD_LOGIC;
        src_V_pixel40_read : OUT STD_LOGIC;
        src_V_pixel41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel41_empty_n : IN STD_LOGIC;
        src_V_pixel41_read : OUT STD_LOGIC;
        src_V_pixel42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel42_empty_n : IN STD_LOGIC;
        src_V_pixel42_read : OUT STD_LOGIC;
        src_V_pixel43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel43_empty_n : IN STD_LOGIC;
        src_V_pixel43_read : OUT STD_LOGIC;
        src_V_pixel44_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel44_empty_n : IN STD_LOGIC;
        src_V_pixel44_read : OUT STD_LOGIC;
        src_V_pixel45_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel45_empty_n : IN STD_LOGIC;
        src_V_pixel45_read : OUT STD_LOGIC;
        src_V_pixel46_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel46_empty_n : IN STD_LOGIC;
        src_V_pixel46_read : OUT STD_LOGIC;
        src_V_pixel47_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel47_empty_n : IN STD_LOGIC;
        src_V_pixel47_read : OUT STD_LOGIC;
        src_V_pixel48_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel48_empty_n : IN STD_LOGIC;
        src_V_pixel48_read : OUT STD_LOGIC;
        src_V_pixel49_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel49_empty_n : IN STD_LOGIC;
        src_V_pixel49_read : OUT STD_LOGIC;
        src_V_pixel50_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel50_empty_n : IN STD_LOGIC;
        src_V_pixel50_read : OUT STD_LOGIC;
        src_V_pixel51_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel51_empty_n : IN STD_LOGIC;
        src_V_pixel51_read : OUT STD_LOGIC;
        src_V_pixel52_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel52_empty_n : IN STD_LOGIC;
        src_V_pixel52_read : OUT STD_LOGIC;
        src_V_pixel53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel53_empty_n : IN STD_LOGIC;
        src_V_pixel53_read : OUT STD_LOGIC;
        src_V_pixel54_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel54_empty_n : IN STD_LOGIC;
        src_V_pixel54_read : OUT STD_LOGIC;
        src_V_pixel55_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel55_empty_n : IN STD_LOGIC;
        src_V_pixel55_read : OUT STD_LOGIC;
        src_V_pixel56_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel56_empty_n : IN STD_LOGIC;
        src_V_pixel56_read : OUT STD_LOGIC;
        src_V_pixel57_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel57_empty_n : IN STD_LOGIC;
        src_V_pixel57_read : OUT STD_LOGIC;
        src_V_pixel58_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel58_empty_n : IN STD_LOGIC;
        src_V_pixel58_read : OUT STD_LOGIC;
        src_V_pixel59_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel59_empty_n : IN STD_LOGIC;
        src_V_pixel59_read : OUT STD_LOGIC;
        src_V_pixel60_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel60_empty_n : IN STD_LOGIC;
        src_V_pixel60_read : OUT STD_LOGIC;
        src_V_pixel61_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel61_empty_n : IN STD_LOGIC;
        src_V_pixel61_read : OUT STD_LOGIC;
        src_V_pixel62_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel62_empty_n : IN STD_LOGIC;
        src_V_pixel62_read : OUT STD_LOGIC;
        src_V_pixel63_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel63_empty_n : IN STD_LOGIC;
        src_V_pixel63_read : OUT STD_LOGIC;
        src_V_pixel64_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel64_empty_n : IN STD_LOGIC;
        src_V_pixel64_read : OUT STD_LOGIC;
        src_V_pixel65_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel65_empty_n : IN STD_LOGIC;
        src_V_pixel65_read : OUT STD_LOGIC;
        src_V_pixel66_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel66_empty_n : IN STD_LOGIC;
        src_V_pixel66_read : OUT STD_LOGIC;
        src_V_pixel67_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel67_empty_n : IN STD_LOGIC;
        src_V_pixel67_read : OUT STD_LOGIC;
        src_V_pixel68_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel68_empty_n : IN STD_LOGIC;
        src_V_pixel68_read : OUT STD_LOGIC;
        src_V_pixel69_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel69_empty_n : IN STD_LOGIC;
        src_V_pixel69_read : OUT STD_LOGIC;
        src_V_pixel70_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        src_V_pixel70_empty_n : IN STD_LOGIC;
        src_V_pixel70_read : OUT STD_LOGIC;
        dst_V_pixel_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel_TVALID : OUT STD_LOGIC;
        dst_V_pixel_TREADY : IN STD_LOGIC;
        dst_V_pixel71_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel71_TVALID : OUT STD_LOGIC;
        dst_V_pixel71_TREADY : IN STD_LOGIC;
        dst_V_pixel72_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel72_TVALID : OUT STD_LOGIC;
        dst_V_pixel72_TREADY : IN STD_LOGIC;
        dst_V_pixel73_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel73_TVALID : OUT STD_LOGIC;
        dst_V_pixel73_TREADY : IN STD_LOGIC;
        dst_V_pixel74_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel74_TVALID : OUT STD_LOGIC;
        dst_V_pixel74_TREADY : IN STD_LOGIC;
        dst_V_pixel75_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel75_TVALID : OUT STD_LOGIC;
        dst_V_pixel75_TREADY : IN STD_LOGIC;
        dst_V_pixel76_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel76_TVALID : OUT STD_LOGIC;
        dst_V_pixel76_TREADY : IN STD_LOGIC;
        dst_V_pixel77_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel77_TVALID : OUT STD_LOGIC;
        dst_V_pixel77_TREADY : IN STD_LOGIC;
        dst_V_pixel78_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel78_TVALID : OUT STD_LOGIC;
        dst_V_pixel78_TREADY : IN STD_LOGIC;
        dst_V_pixel79_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel79_TVALID : OUT STD_LOGIC;
        dst_V_pixel79_TREADY : IN STD_LOGIC;
        dst_V_pixel80_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel80_TVALID : OUT STD_LOGIC;
        dst_V_pixel80_TREADY : IN STD_LOGIC;
        dst_V_pixel81_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel81_TVALID : OUT STD_LOGIC;
        dst_V_pixel81_TREADY : IN STD_LOGIC;
        dst_V_pixel82_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel82_TVALID : OUT STD_LOGIC;
        dst_V_pixel82_TREADY : IN STD_LOGIC;
        dst_V_pixel83_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel83_TVALID : OUT STD_LOGIC;
        dst_V_pixel83_TREADY : IN STD_LOGIC;
        dst_V_pixel84_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel84_TVALID : OUT STD_LOGIC;
        dst_V_pixel84_TREADY : IN STD_LOGIC;
        dst_V_pixel85_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel85_TVALID : OUT STD_LOGIC;
        dst_V_pixel85_TREADY : IN STD_LOGIC;
        dst_V_pixel86_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel86_TVALID : OUT STD_LOGIC;
        dst_V_pixel86_TREADY : IN STD_LOGIC;
        dst_V_pixel87_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel87_TVALID : OUT STD_LOGIC;
        dst_V_pixel87_TREADY : IN STD_LOGIC;
        dst_V_pixel88_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel88_TVALID : OUT STD_LOGIC;
        dst_V_pixel88_TREADY : IN STD_LOGIC;
        dst_V_pixel89_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel89_TVALID : OUT STD_LOGIC;
        dst_V_pixel89_TREADY : IN STD_LOGIC;
        dst_V_pixel90_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel90_TVALID : OUT STD_LOGIC;
        dst_V_pixel90_TREADY : IN STD_LOGIC;
        dst_V_pixel91_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel91_TVALID : OUT STD_LOGIC;
        dst_V_pixel91_TREADY : IN STD_LOGIC;
        dst_V_pixel92_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel92_TVALID : OUT STD_LOGIC;
        dst_V_pixel92_TREADY : IN STD_LOGIC;
        dst_V_pixel93_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel93_TVALID : OUT STD_LOGIC;
        dst_V_pixel93_TREADY : IN STD_LOGIC;
        dst_V_pixel94_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel94_TVALID : OUT STD_LOGIC;
        dst_V_pixel94_TREADY : IN STD_LOGIC;
        dst_V_pixel95_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel95_TVALID : OUT STD_LOGIC;
        dst_V_pixel95_TREADY : IN STD_LOGIC;
        dst_V_pixel96_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel96_TVALID : OUT STD_LOGIC;
        dst_V_pixel96_TREADY : IN STD_LOGIC;
        dst_V_pixel97_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel97_TVALID : OUT STD_LOGIC;
        dst_V_pixel97_TREADY : IN STD_LOGIC;
        dst_V_pixel98_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel98_TVALID : OUT STD_LOGIC;
        dst_V_pixel98_TREADY : IN STD_LOGIC;
        dst_V_pixel99_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel99_TVALID : OUT STD_LOGIC;
        dst_V_pixel99_TREADY : IN STD_LOGIC;
        dst_V_pixel100_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel100_TVALID : OUT STD_LOGIC;
        dst_V_pixel100_TREADY : IN STD_LOGIC;
        dst_V_pixel101_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel101_TVALID : OUT STD_LOGIC;
        dst_V_pixel101_TREADY : IN STD_LOGIC;
        dst_V_pixel102_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel102_TVALID : OUT STD_LOGIC;
        dst_V_pixel102_TREADY : IN STD_LOGIC;
        dst_V_pixel103_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel103_TVALID : OUT STD_LOGIC;
        dst_V_pixel103_TREADY : IN STD_LOGIC;
        dst_V_pixel104_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel104_TVALID : OUT STD_LOGIC;
        dst_V_pixel104_TREADY : IN STD_LOGIC;
        dst_V_pixel105_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel105_TVALID : OUT STD_LOGIC;
        dst_V_pixel105_TREADY : IN STD_LOGIC;
        dst_V_pixel106_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel106_TVALID : OUT STD_LOGIC;
        dst_V_pixel106_TREADY : IN STD_LOGIC;
        dst_V_pixel107_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel107_TVALID : OUT STD_LOGIC;
        dst_V_pixel107_TREADY : IN STD_LOGIC;
        dst_V_pixel108_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel108_TVALID : OUT STD_LOGIC;
        dst_V_pixel108_TREADY : IN STD_LOGIC;
        dst_V_pixel109_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel109_TVALID : OUT STD_LOGIC;
        dst_V_pixel109_TREADY : IN STD_LOGIC;
        dst_V_pixel110_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel110_TVALID : OUT STD_LOGIC;
        dst_V_pixel110_TREADY : IN STD_LOGIC;
        dst_V_pixel111_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel111_TVALID : OUT STD_LOGIC;
        dst_V_pixel111_TREADY : IN STD_LOGIC;
        dst_V_pixel112_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel112_TVALID : OUT STD_LOGIC;
        dst_V_pixel112_TREADY : IN STD_LOGIC;
        dst_V_pixel113_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel113_TVALID : OUT STD_LOGIC;
        dst_V_pixel113_TREADY : IN STD_LOGIC;
        dst_V_pixel114_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel114_TVALID : OUT STD_LOGIC;
        dst_V_pixel114_TREADY : IN STD_LOGIC;
        dst_V_pixel115_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel115_TVALID : OUT STD_LOGIC;
        dst_V_pixel115_TREADY : IN STD_LOGIC;
        dst_V_pixel116_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel116_TVALID : OUT STD_LOGIC;
        dst_V_pixel116_TREADY : IN STD_LOGIC;
        dst_V_pixel117_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel117_TVALID : OUT STD_LOGIC;
        dst_V_pixel117_TREADY : IN STD_LOGIC;
        dst_V_pixel118_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel118_TVALID : OUT STD_LOGIC;
        dst_V_pixel118_TREADY : IN STD_LOGIC;
        dst_V_pixel119_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel119_TVALID : OUT STD_LOGIC;
        dst_V_pixel119_TREADY : IN STD_LOGIC;
        dst_V_pixel120_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel120_TVALID : OUT STD_LOGIC;
        dst_V_pixel120_TREADY : IN STD_LOGIC;
        dst_V_pixel121_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel121_TVALID : OUT STD_LOGIC;
        dst_V_pixel121_TREADY : IN STD_LOGIC;
        dst_V_pixel122_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel122_TVALID : OUT STD_LOGIC;
        dst_V_pixel122_TREADY : IN STD_LOGIC;
        dst_V_pixel123_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel123_TVALID : OUT STD_LOGIC;
        dst_V_pixel123_TREADY : IN STD_LOGIC;
        dst_V_pixel124_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel124_TVALID : OUT STD_LOGIC;
        dst_V_pixel124_TREADY : IN STD_LOGIC;
        dst_V_pixel125_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel125_TVALID : OUT STD_LOGIC;
        dst_V_pixel125_TREADY : IN STD_LOGIC;
        dst_V_pixel126_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel126_TVALID : OUT STD_LOGIC;
        dst_V_pixel126_TREADY : IN STD_LOGIC;
        dst_V_pixel127_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel127_TVALID : OUT STD_LOGIC;
        dst_V_pixel127_TREADY : IN STD_LOGIC;
        dst_V_pixel128_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel128_TVALID : OUT STD_LOGIC;
        dst_V_pixel128_TREADY : IN STD_LOGIC;
        dst_V_pixel129_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel129_TVALID : OUT STD_LOGIC;
        dst_V_pixel129_TREADY : IN STD_LOGIC;
        dst_V_pixel130_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel130_TVALID : OUT STD_LOGIC;
        dst_V_pixel130_TREADY : IN STD_LOGIC;
        dst_V_pixel131_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel131_TVALID : OUT STD_LOGIC;
        dst_V_pixel131_TREADY : IN STD_LOGIC;
        dst_V_pixel132_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel132_TVALID : OUT STD_LOGIC;
        dst_V_pixel132_TREADY : IN STD_LOGIC;
        dst_V_pixel133_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel133_TVALID : OUT STD_LOGIC;
        dst_V_pixel133_TREADY : IN STD_LOGIC;
        dst_V_pixel134_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel134_TVALID : OUT STD_LOGIC;
        dst_V_pixel134_TREADY : IN STD_LOGIC;
        dst_V_pixel135_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel135_TVALID : OUT STD_LOGIC;
        dst_V_pixel135_TREADY : IN STD_LOGIC;
        dst_V_pixel136_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel136_TVALID : OUT STD_LOGIC;
        dst_V_pixel136_TREADY : IN STD_LOGIC;
        dst_V_pixel137_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel137_TVALID : OUT STD_LOGIC;
        dst_V_pixel137_TREADY : IN STD_LOGIC;
        dst_V_pixel138_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel138_TVALID : OUT STD_LOGIC;
        dst_V_pixel138_TREADY : IN STD_LOGIC;
        dst_V_pixel139_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel139_TVALID : OUT STD_LOGIC;
        dst_V_pixel139_TREADY : IN STD_LOGIC;
        dst_V_pixel140_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        dst_V_pixel140_TVALID : OUT STD_LOGIC;
        dst_V_pixel140_TREADY : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_5 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_7 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_9 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_10 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_11 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_12 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_14 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_15 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_16 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_17 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_18 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_19 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_20 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_21 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_22 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_23 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_24 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_25 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_26 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_27 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_28 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_29 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_30 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_31 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_32 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_33 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_34 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_35 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_36 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_37 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_38 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_39 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_40 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_41 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_42 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_43 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_44 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_45 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_46 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_47 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_48 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_49 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_50 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_51 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_52 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_53 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_54 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_55 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_56 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_57 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_58 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_59 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_60 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_61 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_62 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_63 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_64 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_65 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_66 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_67 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_68 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_69 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_70 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_5 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_7 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_9 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_10 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_11 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_12 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_14 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_15 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_16 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_17 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_18 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_19 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_20 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_21 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_22 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_23 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_24 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_25 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_26 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_27 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_28 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_29 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_30 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_31 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_32 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_33 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_34 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_35 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_36 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_37 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_38 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_39 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_40 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_41 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_42 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_43 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_44 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_45 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_46 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_47 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_48 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_49 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_50 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_51 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_52 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_53 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_54 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_55 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_56 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_57 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_58 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_59 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_60 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_61 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_62 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_63 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_64 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_65 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_66 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_67 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_68 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_69 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_70 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_3 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_4 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_5 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_6 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_7 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_9 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_10 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_11 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_12 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_13 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_14 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_15 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_16 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_17 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_18 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_19 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_20 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_21 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_22 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_23 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_24 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_25 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_26 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_27 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_28 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_29 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_30 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_31 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_32 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_33 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_34 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_35 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_36 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_37 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_38 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_39 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_40 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_41 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_42 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_43 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_44 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_45 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_46 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_47 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_48 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_49 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_50 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_51 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_52 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_53 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_54 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_55 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_56 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_57 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_58 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_59 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_60 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_61 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_62 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_63 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_64 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_65 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_66 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_67 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_68 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_69 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_70 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Sobel_upstrm2downstrm_array_of_pixel_2_U0 : component Sobel_upstrm2downstrm_array_of_pixel_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_start,
        ap_done => Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_done,
        ap_continue => Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_continue,
        ap_idle => Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_idle,
        ap_ready => Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready,
        src_V_pixel_dout => grad_x_V_pixel_0_s_dout,
        src_V_pixel_empty_n => grad_x_V_pixel_0_s_empty_n,
        src_V_pixel_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel_read,
        src_V_pixel1_dout => grad_x_V_pixel_1_s_dout,
        src_V_pixel1_empty_n => grad_x_V_pixel_1_s_empty_n,
        src_V_pixel1_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel1_read,
        src_V_pixel2_dout => grad_x_V_pixel_2_s_dout,
        src_V_pixel2_empty_n => grad_x_V_pixel_2_s_empty_n,
        src_V_pixel2_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel2_read,
        src_V_pixel3_dout => grad_x_V_pixel_3_s_dout,
        src_V_pixel3_empty_n => grad_x_V_pixel_3_s_empty_n,
        src_V_pixel3_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel3_read,
        src_V_pixel4_dout => grad_x_V_pixel_4_s_dout,
        src_V_pixel4_empty_n => grad_x_V_pixel_4_s_empty_n,
        src_V_pixel4_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel4_read,
        src_V_pixel5_dout => grad_x_V_pixel_5_s_dout,
        src_V_pixel5_empty_n => grad_x_V_pixel_5_s_empty_n,
        src_V_pixel5_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel5_read,
        src_V_pixel6_dout => grad_x_V_pixel_6_s_dout,
        src_V_pixel6_empty_n => grad_x_V_pixel_6_s_empty_n,
        src_V_pixel6_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel6_read,
        src_V_pixel7_dout => grad_x_V_pixel_7_s_dout,
        src_V_pixel7_empty_n => grad_x_V_pixel_7_s_empty_n,
        src_V_pixel7_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel7_read,
        src_V_pixel8_dout => grad_x_V_pixel_8_s_dout,
        src_V_pixel8_empty_n => grad_x_V_pixel_8_s_empty_n,
        src_V_pixel8_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel8_read,
        src_V_pixel9_dout => grad_x_V_pixel_9_s_dout,
        src_V_pixel9_empty_n => grad_x_V_pixel_9_s_empty_n,
        src_V_pixel9_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel9_read,
        src_V_pixel10_dout => grad_x_V_pixel_10_s_dout,
        src_V_pixel10_empty_n => grad_x_V_pixel_10_s_empty_n,
        src_V_pixel10_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel10_read,
        src_V_pixel11_dout => grad_x_V_pixel_11_s_dout,
        src_V_pixel11_empty_n => grad_x_V_pixel_11_s_empty_n,
        src_V_pixel11_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel11_read,
        src_V_pixel12_dout => grad_x_V_pixel_12_s_dout,
        src_V_pixel12_empty_n => grad_x_V_pixel_12_s_empty_n,
        src_V_pixel12_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel12_read,
        src_V_pixel13_dout => grad_x_V_pixel_13_s_dout,
        src_V_pixel13_empty_n => grad_x_V_pixel_13_s_empty_n,
        src_V_pixel13_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel13_read,
        src_V_pixel14_dout => grad_x_V_pixel_14_s_dout,
        src_V_pixel14_empty_n => grad_x_V_pixel_14_s_empty_n,
        src_V_pixel14_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel14_read,
        src_V_pixel15_dout => grad_x_V_pixel_15_s_dout,
        src_V_pixel15_empty_n => grad_x_V_pixel_15_s_empty_n,
        src_V_pixel15_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel15_read,
        src_V_pixel16_dout => grad_x_V_pixel_16_s_dout,
        src_V_pixel16_empty_n => grad_x_V_pixel_16_s_empty_n,
        src_V_pixel16_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel16_read,
        src_V_pixel17_dout => grad_x_V_pixel_17_s_dout,
        src_V_pixel17_empty_n => grad_x_V_pixel_17_s_empty_n,
        src_V_pixel17_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel17_read,
        src_V_pixel18_dout => grad_x_V_pixel_18_s_dout,
        src_V_pixel18_empty_n => grad_x_V_pixel_18_s_empty_n,
        src_V_pixel18_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel18_read,
        src_V_pixel19_dout => grad_x_V_pixel_19_s_dout,
        src_V_pixel19_empty_n => grad_x_V_pixel_19_s_empty_n,
        src_V_pixel19_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel19_read,
        src_V_pixel20_dout => grad_x_V_pixel_20_s_dout,
        src_V_pixel20_empty_n => grad_x_V_pixel_20_s_empty_n,
        src_V_pixel20_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel20_read,
        src_V_pixel21_dout => grad_x_V_pixel_21_s_dout,
        src_V_pixel21_empty_n => grad_x_V_pixel_21_s_empty_n,
        src_V_pixel21_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel21_read,
        src_V_pixel22_dout => grad_x_V_pixel_22_s_dout,
        src_V_pixel22_empty_n => grad_x_V_pixel_22_s_empty_n,
        src_V_pixel22_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel22_read,
        src_V_pixel23_dout => grad_x_V_pixel_23_s_dout,
        src_V_pixel23_empty_n => grad_x_V_pixel_23_s_empty_n,
        src_V_pixel23_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel23_read,
        src_V_pixel24_dout => grad_x_V_pixel_24_s_dout,
        src_V_pixel24_empty_n => grad_x_V_pixel_24_s_empty_n,
        src_V_pixel24_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel24_read,
        src_V_pixel25_dout => grad_x_V_pixel_25_s_dout,
        src_V_pixel25_empty_n => grad_x_V_pixel_25_s_empty_n,
        src_V_pixel25_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel25_read,
        src_V_pixel26_dout => grad_x_V_pixel_26_s_dout,
        src_V_pixel26_empty_n => grad_x_V_pixel_26_s_empty_n,
        src_V_pixel26_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel26_read,
        src_V_pixel27_dout => grad_x_V_pixel_27_s_dout,
        src_V_pixel27_empty_n => grad_x_V_pixel_27_s_empty_n,
        src_V_pixel27_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel27_read,
        src_V_pixel28_dout => grad_x_V_pixel_28_s_dout,
        src_V_pixel28_empty_n => grad_x_V_pixel_28_s_empty_n,
        src_V_pixel28_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel28_read,
        src_V_pixel29_dout => grad_x_V_pixel_29_s_dout,
        src_V_pixel29_empty_n => grad_x_V_pixel_29_s_empty_n,
        src_V_pixel29_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel29_read,
        src_V_pixel30_dout => grad_x_V_pixel_30_s_dout,
        src_V_pixel30_empty_n => grad_x_V_pixel_30_s_empty_n,
        src_V_pixel30_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel30_read,
        src_V_pixel31_dout => grad_x_V_pixel_31_s_dout,
        src_V_pixel31_empty_n => grad_x_V_pixel_31_s_empty_n,
        src_V_pixel31_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel31_read,
        src_V_pixel32_dout => grad_x_V_pixel_32_s_dout,
        src_V_pixel32_empty_n => grad_x_V_pixel_32_s_empty_n,
        src_V_pixel32_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel32_read,
        src_V_pixel33_dout => grad_x_V_pixel_33_s_dout,
        src_V_pixel33_empty_n => grad_x_V_pixel_33_s_empty_n,
        src_V_pixel33_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel33_read,
        src_V_pixel34_dout => grad_x_V_pixel_34_s_dout,
        src_V_pixel34_empty_n => grad_x_V_pixel_34_s_empty_n,
        src_V_pixel34_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel34_read,
        src_V_pixel35_dout => grad_x_V_pixel_35_s_dout,
        src_V_pixel35_empty_n => grad_x_V_pixel_35_s_empty_n,
        src_V_pixel35_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel35_read,
        src_V_pixel36_dout => grad_x_V_pixel_36_s_dout,
        src_V_pixel36_empty_n => grad_x_V_pixel_36_s_empty_n,
        src_V_pixel36_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel36_read,
        src_V_pixel37_dout => grad_x_V_pixel_37_s_dout,
        src_V_pixel37_empty_n => grad_x_V_pixel_37_s_empty_n,
        src_V_pixel37_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel37_read,
        src_V_pixel38_dout => grad_x_V_pixel_38_s_dout,
        src_V_pixel38_empty_n => grad_x_V_pixel_38_s_empty_n,
        src_V_pixel38_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel38_read,
        src_V_pixel39_dout => grad_x_V_pixel_39_s_dout,
        src_V_pixel39_empty_n => grad_x_V_pixel_39_s_empty_n,
        src_V_pixel39_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel39_read,
        src_V_pixel40_dout => grad_x_V_pixel_40_s_dout,
        src_V_pixel40_empty_n => grad_x_V_pixel_40_s_empty_n,
        src_V_pixel40_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel40_read,
        src_V_pixel41_dout => grad_x_V_pixel_41_s_dout,
        src_V_pixel41_empty_n => grad_x_V_pixel_41_s_empty_n,
        src_V_pixel41_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel41_read,
        src_V_pixel42_dout => grad_x_V_pixel_42_s_dout,
        src_V_pixel42_empty_n => grad_x_V_pixel_42_s_empty_n,
        src_V_pixel42_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel42_read,
        src_V_pixel43_dout => grad_x_V_pixel_43_s_dout,
        src_V_pixel43_empty_n => grad_x_V_pixel_43_s_empty_n,
        src_V_pixel43_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel43_read,
        src_V_pixel44_dout => grad_x_V_pixel_44_s_dout,
        src_V_pixel44_empty_n => grad_x_V_pixel_44_s_empty_n,
        src_V_pixel44_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel44_read,
        src_V_pixel45_dout => grad_x_V_pixel_45_s_dout,
        src_V_pixel45_empty_n => grad_x_V_pixel_45_s_empty_n,
        src_V_pixel45_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel45_read,
        src_V_pixel46_dout => grad_x_V_pixel_46_s_dout,
        src_V_pixel46_empty_n => grad_x_V_pixel_46_s_empty_n,
        src_V_pixel46_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel46_read,
        src_V_pixel47_dout => grad_x_V_pixel_47_s_dout,
        src_V_pixel47_empty_n => grad_x_V_pixel_47_s_empty_n,
        src_V_pixel47_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel47_read,
        src_V_pixel48_dout => grad_x_V_pixel_48_s_dout,
        src_V_pixel48_empty_n => grad_x_V_pixel_48_s_empty_n,
        src_V_pixel48_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel48_read,
        src_V_pixel49_dout => grad_x_V_pixel_49_s_dout,
        src_V_pixel49_empty_n => grad_x_V_pixel_49_s_empty_n,
        src_V_pixel49_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel49_read,
        src_V_pixel50_dout => grad_x_V_pixel_50_s_dout,
        src_V_pixel50_empty_n => grad_x_V_pixel_50_s_empty_n,
        src_V_pixel50_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel50_read,
        src_V_pixel51_dout => grad_x_V_pixel_51_s_dout,
        src_V_pixel51_empty_n => grad_x_V_pixel_51_s_empty_n,
        src_V_pixel51_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel51_read,
        src_V_pixel52_dout => grad_x_V_pixel_52_s_dout,
        src_V_pixel52_empty_n => grad_x_V_pixel_52_s_empty_n,
        src_V_pixel52_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel52_read,
        src_V_pixel53_dout => grad_x_V_pixel_53_s_dout,
        src_V_pixel53_empty_n => grad_x_V_pixel_53_s_empty_n,
        src_V_pixel53_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel53_read,
        src_V_pixel54_dout => grad_x_V_pixel_54_s_dout,
        src_V_pixel54_empty_n => grad_x_V_pixel_54_s_empty_n,
        src_V_pixel54_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel54_read,
        src_V_pixel55_dout => grad_x_V_pixel_55_s_dout,
        src_V_pixel55_empty_n => grad_x_V_pixel_55_s_empty_n,
        src_V_pixel55_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel55_read,
        src_V_pixel56_dout => grad_x_V_pixel_56_s_dout,
        src_V_pixel56_empty_n => grad_x_V_pixel_56_s_empty_n,
        src_V_pixel56_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel56_read,
        src_V_pixel57_dout => grad_x_V_pixel_57_s_dout,
        src_V_pixel57_empty_n => grad_x_V_pixel_57_s_empty_n,
        src_V_pixel57_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel57_read,
        src_V_pixel58_dout => grad_x_V_pixel_58_s_dout,
        src_V_pixel58_empty_n => grad_x_V_pixel_58_s_empty_n,
        src_V_pixel58_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel58_read,
        src_V_pixel59_dout => grad_x_V_pixel_59_s_dout,
        src_V_pixel59_empty_n => grad_x_V_pixel_59_s_empty_n,
        src_V_pixel59_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel59_read,
        src_V_pixel60_dout => grad_x_V_pixel_60_s_dout,
        src_V_pixel60_empty_n => grad_x_V_pixel_60_s_empty_n,
        src_V_pixel60_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel60_read,
        src_V_pixel61_dout => grad_x_V_pixel_61_s_dout,
        src_V_pixel61_empty_n => grad_x_V_pixel_61_s_empty_n,
        src_V_pixel61_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel61_read,
        src_V_pixel62_dout => grad_x_V_pixel_62_s_dout,
        src_V_pixel62_empty_n => grad_x_V_pixel_62_s_empty_n,
        src_V_pixel62_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel62_read,
        src_V_pixel63_dout => grad_x_V_pixel_63_s_dout,
        src_V_pixel63_empty_n => grad_x_V_pixel_63_s_empty_n,
        src_V_pixel63_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel63_read,
        src_V_pixel64_dout => grad_x_V_pixel_64_s_dout,
        src_V_pixel64_empty_n => grad_x_V_pixel_64_s_empty_n,
        src_V_pixel64_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel64_read,
        src_V_pixel65_dout => grad_x_V_pixel_65_s_dout,
        src_V_pixel65_empty_n => grad_x_V_pixel_65_s_empty_n,
        src_V_pixel65_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel65_read,
        src_V_pixel66_dout => grad_x_V_pixel_66_s_dout,
        src_V_pixel66_empty_n => grad_x_V_pixel_66_s_empty_n,
        src_V_pixel66_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel66_read,
        src_V_pixel67_dout => grad_x_V_pixel_67_s_dout,
        src_V_pixel67_empty_n => grad_x_V_pixel_67_s_empty_n,
        src_V_pixel67_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel67_read,
        src_V_pixel68_dout => grad_x_V_pixel_68_s_dout,
        src_V_pixel68_empty_n => grad_x_V_pixel_68_s_empty_n,
        src_V_pixel68_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel68_read,
        src_V_pixel69_dout => grad_x_V_pixel_69_s_dout,
        src_V_pixel69_empty_n => grad_x_V_pixel_69_s_empty_n,
        src_V_pixel69_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel69_read,
        src_V_pixel70_dout => grad_x_V_pixel_70_s_dout,
        src_V_pixel70_empty_n => grad_x_V_pixel_70_s_empty_n,
        src_V_pixel70_read => Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel70_read,
        dst_V_pixel_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel_din,
        dst_V_pixel_full_n => grad_x_strm_in_V_pixel_0_full_n,
        dst_V_pixel_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel_write,
        dst_V_pixel71_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel71_din,
        dst_V_pixel71_full_n => grad_x_strm_in_V_pixel_1_full_n,
        dst_V_pixel71_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel71_write,
        dst_V_pixel72_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel72_din,
        dst_V_pixel72_full_n => grad_x_strm_in_V_pixel_2_full_n,
        dst_V_pixel72_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel72_write,
        dst_V_pixel73_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel73_din,
        dst_V_pixel73_full_n => grad_x_strm_in_V_pixel_3_full_n,
        dst_V_pixel73_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel73_write,
        dst_V_pixel74_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel74_din,
        dst_V_pixel74_full_n => grad_x_strm_in_V_pixel_4_full_n,
        dst_V_pixel74_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel74_write,
        dst_V_pixel75_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel75_din,
        dst_V_pixel75_full_n => grad_x_strm_in_V_pixel_5_full_n,
        dst_V_pixel75_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel75_write,
        dst_V_pixel76_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel76_din,
        dst_V_pixel76_full_n => grad_x_strm_in_V_pixel_6_full_n,
        dst_V_pixel76_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel76_write,
        dst_V_pixel77_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel77_din,
        dst_V_pixel77_full_n => grad_x_strm_in_V_pixel_7_full_n,
        dst_V_pixel77_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel77_write,
        dst_V_pixel78_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel78_din,
        dst_V_pixel78_full_n => grad_x_strm_in_V_pixel_8_full_n,
        dst_V_pixel78_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel78_write,
        dst_V_pixel79_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel79_din,
        dst_V_pixel79_full_n => grad_x_strm_in_V_pixel_9_full_n,
        dst_V_pixel79_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel79_write,
        dst_V_pixel80_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel80_din,
        dst_V_pixel80_full_n => grad_x_strm_in_V_pixel_10_full_n,
        dst_V_pixel80_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel80_write,
        dst_V_pixel81_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel81_din,
        dst_V_pixel81_full_n => grad_x_strm_in_V_pixel_11_full_n,
        dst_V_pixel81_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel81_write,
        dst_V_pixel82_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel82_din,
        dst_V_pixel82_full_n => grad_x_strm_in_V_pixel_12_full_n,
        dst_V_pixel82_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel82_write,
        dst_V_pixel83_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel83_din,
        dst_V_pixel83_full_n => grad_x_strm_in_V_pixel_13_full_n,
        dst_V_pixel83_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel83_write,
        dst_V_pixel84_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel84_din,
        dst_V_pixel84_full_n => grad_x_strm_in_V_pixel_14_full_n,
        dst_V_pixel84_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel84_write,
        dst_V_pixel85_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel85_din,
        dst_V_pixel85_full_n => grad_x_strm_in_V_pixel_15_full_n,
        dst_V_pixel85_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel85_write,
        dst_V_pixel86_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel86_din,
        dst_V_pixel86_full_n => grad_x_strm_in_V_pixel_16_full_n,
        dst_V_pixel86_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel86_write,
        dst_V_pixel87_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel87_din,
        dst_V_pixel87_full_n => grad_x_strm_in_V_pixel_17_full_n,
        dst_V_pixel87_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel87_write,
        dst_V_pixel88_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel88_din,
        dst_V_pixel88_full_n => grad_x_strm_in_V_pixel_18_full_n,
        dst_V_pixel88_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel88_write,
        dst_V_pixel89_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel89_din,
        dst_V_pixel89_full_n => grad_x_strm_in_V_pixel_19_full_n,
        dst_V_pixel89_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel89_write,
        dst_V_pixel90_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel90_din,
        dst_V_pixel90_full_n => grad_x_strm_in_V_pixel_20_full_n,
        dst_V_pixel90_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel90_write,
        dst_V_pixel91_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel91_din,
        dst_V_pixel91_full_n => grad_x_strm_in_V_pixel_21_full_n,
        dst_V_pixel91_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel91_write,
        dst_V_pixel92_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel92_din,
        dst_V_pixel92_full_n => grad_x_strm_in_V_pixel_22_full_n,
        dst_V_pixel92_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel92_write,
        dst_V_pixel93_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel93_din,
        dst_V_pixel93_full_n => grad_x_strm_in_V_pixel_23_full_n,
        dst_V_pixel93_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel93_write,
        dst_V_pixel94_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel94_din,
        dst_V_pixel94_full_n => grad_x_strm_in_V_pixel_24_full_n,
        dst_V_pixel94_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel94_write,
        dst_V_pixel95_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel95_din,
        dst_V_pixel95_full_n => grad_x_strm_in_V_pixel_25_full_n,
        dst_V_pixel95_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel95_write,
        dst_V_pixel96_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel96_din,
        dst_V_pixel96_full_n => grad_x_strm_in_V_pixel_26_full_n,
        dst_V_pixel96_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel96_write,
        dst_V_pixel97_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel97_din,
        dst_V_pixel97_full_n => grad_x_strm_in_V_pixel_27_full_n,
        dst_V_pixel97_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel97_write,
        dst_V_pixel98_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel98_din,
        dst_V_pixel98_full_n => grad_x_strm_in_V_pixel_28_full_n,
        dst_V_pixel98_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel98_write,
        dst_V_pixel99_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel99_din,
        dst_V_pixel99_full_n => grad_x_strm_in_V_pixel_29_full_n,
        dst_V_pixel99_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel99_write,
        dst_V_pixel100_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel100_din,
        dst_V_pixel100_full_n => grad_x_strm_in_V_pixel_30_full_n,
        dst_V_pixel100_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel100_write,
        dst_V_pixel101_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel101_din,
        dst_V_pixel101_full_n => grad_x_strm_in_V_pixel_31_full_n,
        dst_V_pixel101_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel101_write,
        dst_V_pixel102_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel102_din,
        dst_V_pixel102_full_n => grad_x_strm_in_V_pixel_32_full_n,
        dst_V_pixel102_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel102_write,
        dst_V_pixel103_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel103_din,
        dst_V_pixel103_full_n => grad_x_strm_in_V_pixel_33_full_n,
        dst_V_pixel103_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel103_write,
        dst_V_pixel104_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel104_din,
        dst_V_pixel104_full_n => grad_x_strm_in_V_pixel_34_full_n,
        dst_V_pixel104_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel104_write,
        dst_V_pixel105_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel105_din,
        dst_V_pixel105_full_n => grad_x_strm_in_V_pixel_35_full_n,
        dst_V_pixel105_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel105_write,
        dst_V_pixel106_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel106_din,
        dst_V_pixel106_full_n => grad_x_strm_in_V_pixel_36_full_n,
        dst_V_pixel106_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel106_write,
        dst_V_pixel107_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel107_din,
        dst_V_pixel107_full_n => grad_x_strm_in_V_pixel_37_full_n,
        dst_V_pixel107_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel107_write,
        dst_V_pixel108_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel108_din,
        dst_V_pixel108_full_n => grad_x_strm_in_V_pixel_38_full_n,
        dst_V_pixel108_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel108_write,
        dst_V_pixel109_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel109_din,
        dst_V_pixel109_full_n => grad_x_strm_in_V_pixel_39_full_n,
        dst_V_pixel109_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel109_write,
        dst_V_pixel110_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel110_din,
        dst_V_pixel110_full_n => grad_x_strm_in_V_pixel_40_full_n,
        dst_V_pixel110_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel110_write,
        dst_V_pixel111_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel111_din,
        dst_V_pixel111_full_n => grad_x_strm_in_V_pixel_41_full_n,
        dst_V_pixel111_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel111_write,
        dst_V_pixel112_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel112_din,
        dst_V_pixel112_full_n => grad_x_strm_in_V_pixel_42_full_n,
        dst_V_pixel112_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel112_write,
        dst_V_pixel113_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel113_din,
        dst_V_pixel113_full_n => grad_x_strm_in_V_pixel_43_full_n,
        dst_V_pixel113_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel113_write,
        dst_V_pixel114_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel114_din,
        dst_V_pixel114_full_n => grad_x_strm_in_V_pixel_44_full_n,
        dst_V_pixel114_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel114_write,
        dst_V_pixel115_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel115_din,
        dst_V_pixel115_full_n => grad_x_strm_in_V_pixel_45_full_n,
        dst_V_pixel115_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel115_write,
        dst_V_pixel116_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel116_din,
        dst_V_pixel116_full_n => grad_x_strm_in_V_pixel_46_full_n,
        dst_V_pixel116_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel116_write,
        dst_V_pixel117_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel117_din,
        dst_V_pixel117_full_n => grad_x_strm_in_V_pixel_47_full_n,
        dst_V_pixel117_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel117_write,
        dst_V_pixel118_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel118_din,
        dst_V_pixel118_full_n => grad_x_strm_in_V_pixel_48_full_n,
        dst_V_pixel118_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel118_write,
        dst_V_pixel119_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel119_din,
        dst_V_pixel119_full_n => grad_x_strm_in_V_pixel_49_full_n,
        dst_V_pixel119_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel119_write,
        dst_V_pixel120_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel120_din,
        dst_V_pixel120_full_n => grad_x_strm_in_V_pixel_50_full_n,
        dst_V_pixel120_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel120_write,
        dst_V_pixel121_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel121_din,
        dst_V_pixel121_full_n => grad_x_strm_in_V_pixel_51_full_n,
        dst_V_pixel121_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel121_write,
        dst_V_pixel122_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel122_din,
        dst_V_pixel122_full_n => grad_x_strm_in_V_pixel_52_full_n,
        dst_V_pixel122_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel122_write,
        dst_V_pixel123_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel123_din,
        dst_V_pixel123_full_n => grad_x_strm_in_V_pixel_53_full_n,
        dst_V_pixel123_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel123_write,
        dst_V_pixel124_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel124_din,
        dst_V_pixel124_full_n => grad_x_strm_in_V_pixel_54_full_n,
        dst_V_pixel124_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel124_write,
        dst_V_pixel125_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel125_din,
        dst_V_pixel125_full_n => grad_x_strm_in_V_pixel_55_full_n,
        dst_V_pixel125_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel125_write,
        dst_V_pixel126_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel126_din,
        dst_V_pixel126_full_n => grad_x_strm_in_V_pixel_56_full_n,
        dst_V_pixel126_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel126_write,
        dst_V_pixel127_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel127_din,
        dst_V_pixel127_full_n => grad_x_strm_in_V_pixel_57_full_n,
        dst_V_pixel127_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel127_write,
        dst_V_pixel128_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel128_din,
        dst_V_pixel128_full_n => grad_x_strm_in_V_pixel_58_full_n,
        dst_V_pixel128_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel128_write,
        dst_V_pixel129_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel129_din,
        dst_V_pixel129_full_n => grad_x_strm_in_V_pixel_59_full_n,
        dst_V_pixel129_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel129_write,
        dst_V_pixel130_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel130_din,
        dst_V_pixel130_full_n => grad_x_strm_in_V_pixel_60_full_n,
        dst_V_pixel130_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel130_write,
        dst_V_pixel131_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel131_din,
        dst_V_pixel131_full_n => grad_x_strm_in_V_pixel_61_full_n,
        dst_V_pixel131_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel131_write,
        dst_V_pixel132_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel132_din,
        dst_V_pixel132_full_n => grad_x_strm_in_V_pixel_62_full_n,
        dst_V_pixel132_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel132_write,
        dst_V_pixel133_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel133_din,
        dst_V_pixel133_full_n => grad_x_strm_in_V_pixel_63_full_n,
        dst_V_pixel133_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel133_write,
        dst_V_pixel134_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel134_din,
        dst_V_pixel134_full_n => grad_x_strm_in_V_pixel_64_full_n,
        dst_V_pixel134_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel134_write,
        dst_V_pixel135_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel135_din,
        dst_V_pixel135_full_n => grad_x_strm_in_V_pixel_65_full_n,
        dst_V_pixel135_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel135_write,
        dst_V_pixel136_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel136_din,
        dst_V_pixel136_full_n => grad_x_strm_in_V_pixel_66_full_n,
        dst_V_pixel136_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel136_write,
        dst_V_pixel137_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel137_din,
        dst_V_pixel137_full_n => grad_x_strm_in_V_pixel_67_full_n,
        dst_V_pixel137_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel137_write,
        dst_V_pixel138_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel138_din,
        dst_V_pixel138_full_n => grad_x_strm_in_V_pixel_68_full_n,
        dst_V_pixel138_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel138_write,
        dst_V_pixel139_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel139_din,
        dst_V_pixel139_full_n => grad_x_strm_in_V_pixel_69_full_n,
        dst_V_pixel139_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel139_write,
        dst_V_pixel140_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel140_din,
        dst_V_pixel140_full_n => grad_x_strm_in_V_pixel_70_full_n,
        dst_V_pixel140_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel140_write);

    Sobel_upstrm2downstrm_array_of_pixel_1_U0 : component Sobel_upstrm2downstrm_array_of_pixel_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_start,
        ap_done => Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_done,
        ap_continue => Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_continue,
        ap_idle => Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_idle,
        ap_ready => Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready,
        src_V_pixel_dout => grad_y_V_pixel_0_s_dout,
        src_V_pixel_empty_n => grad_y_V_pixel_0_s_empty_n,
        src_V_pixel_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel_read,
        src_V_pixel1_dout => grad_y_V_pixel_1_s_dout,
        src_V_pixel1_empty_n => grad_y_V_pixel_1_s_empty_n,
        src_V_pixel1_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel1_read,
        src_V_pixel2_dout => grad_y_V_pixel_2_s_dout,
        src_V_pixel2_empty_n => grad_y_V_pixel_2_s_empty_n,
        src_V_pixel2_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel2_read,
        src_V_pixel3_dout => grad_y_V_pixel_3_s_dout,
        src_V_pixel3_empty_n => grad_y_V_pixel_3_s_empty_n,
        src_V_pixel3_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel3_read,
        src_V_pixel4_dout => grad_y_V_pixel_4_s_dout,
        src_V_pixel4_empty_n => grad_y_V_pixel_4_s_empty_n,
        src_V_pixel4_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel4_read,
        src_V_pixel5_dout => grad_y_V_pixel_5_s_dout,
        src_V_pixel5_empty_n => grad_y_V_pixel_5_s_empty_n,
        src_V_pixel5_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel5_read,
        src_V_pixel6_dout => grad_y_V_pixel_6_s_dout,
        src_V_pixel6_empty_n => grad_y_V_pixel_6_s_empty_n,
        src_V_pixel6_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel6_read,
        src_V_pixel7_dout => grad_y_V_pixel_7_s_dout,
        src_V_pixel7_empty_n => grad_y_V_pixel_7_s_empty_n,
        src_V_pixel7_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel7_read,
        src_V_pixel8_dout => grad_y_V_pixel_8_s_dout,
        src_V_pixel8_empty_n => grad_y_V_pixel_8_s_empty_n,
        src_V_pixel8_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel8_read,
        src_V_pixel9_dout => grad_y_V_pixel_9_s_dout,
        src_V_pixel9_empty_n => grad_y_V_pixel_9_s_empty_n,
        src_V_pixel9_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel9_read,
        src_V_pixel10_dout => grad_y_V_pixel_10_s_dout,
        src_V_pixel10_empty_n => grad_y_V_pixel_10_s_empty_n,
        src_V_pixel10_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel10_read,
        src_V_pixel11_dout => grad_y_V_pixel_11_s_dout,
        src_V_pixel11_empty_n => grad_y_V_pixel_11_s_empty_n,
        src_V_pixel11_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel11_read,
        src_V_pixel12_dout => grad_y_V_pixel_12_s_dout,
        src_V_pixel12_empty_n => grad_y_V_pixel_12_s_empty_n,
        src_V_pixel12_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel12_read,
        src_V_pixel13_dout => grad_y_V_pixel_13_s_dout,
        src_V_pixel13_empty_n => grad_y_V_pixel_13_s_empty_n,
        src_V_pixel13_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel13_read,
        src_V_pixel14_dout => grad_y_V_pixel_14_s_dout,
        src_V_pixel14_empty_n => grad_y_V_pixel_14_s_empty_n,
        src_V_pixel14_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel14_read,
        src_V_pixel15_dout => grad_y_V_pixel_15_s_dout,
        src_V_pixel15_empty_n => grad_y_V_pixel_15_s_empty_n,
        src_V_pixel15_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel15_read,
        src_V_pixel16_dout => grad_y_V_pixel_16_s_dout,
        src_V_pixel16_empty_n => grad_y_V_pixel_16_s_empty_n,
        src_V_pixel16_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel16_read,
        src_V_pixel17_dout => grad_y_V_pixel_17_s_dout,
        src_V_pixel17_empty_n => grad_y_V_pixel_17_s_empty_n,
        src_V_pixel17_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel17_read,
        src_V_pixel18_dout => grad_y_V_pixel_18_s_dout,
        src_V_pixel18_empty_n => grad_y_V_pixel_18_s_empty_n,
        src_V_pixel18_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel18_read,
        src_V_pixel19_dout => grad_y_V_pixel_19_s_dout,
        src_V_pixel19_empty_n => grad_y_V_pixel_19_s_empty_n,
        src_V_pixel19_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel19_read,
        src_V_pixel20_dout => grad_y_V_pixel_20_s_dout,
        src_V_pixel20_empty_n => grad_y_V_pixel_20_s_empty_n,
        src_V_pixel20_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel20_read,
        src_V_pixel21_dout => grad_y_V_pixel_21_s_dout,
        src_V_pixel21_empty_n => grad_y_V_pixel_21_s_empty_n,
        src_V_pixel21_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel21_read,
        src_V_pixel22_dout => grad_y_V_pixel_22_s_dout,
        src_V_pixel22_empty_n => grad_y_V_pixel_22_s_empty_n,
        src_V_pixel22_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel22_read,
        src_V_pixel23_dout => grad_y_V_pixel_23_s_dout,
        src_V_pixel23_empty_n => grad_y_V_pixel_23_s_empty_n,
        src_V_pixel23_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel23_read,
        src_V_pixel24_dout => grad_y_V_pixel_24_s_dout,
        src_V_pixel24_empty_n => grad_y_V_pixel_24_s_empty_n,
        src_V_pixel24_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel24_read,
        src_V_pixel25_dout => grad_y_V_pixel_25_s_dout,
        src_V_pixel25_empty_n => grad_y_V_pixel_25_s_empty_n,
        src_V_pixel25_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel25_read,
        src_V_pixel26_dout => grad_y_V_pixel_26_s_dout,
        src_V_pixel26_empty_n => grad_y_V_pixel_26_s_empty_n,
        src_V_pixel26_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel26_read,
        src_V_pixel27_dout => grad_y_V_pixel_27_s_dout,
        src_V_pixel27_empty_n => grad_y_V_pixel_27_s_empty_n,
        src_V_pixel27_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel27_read,
        src_V_pixel28_dout => grad_y_V_pixel_28_s_dout,
        src_V_pixel28_empty_n => grad_y_V_pixel_28_s_empty_n,
        src_V_pixel28_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel28_read,
        src_V_pixel29_dout => grad_y_V_pixel_29_s_dout,
        src_V_pixel29_empty_n => grad_y_V_pixel_29_s_empty_n,
        src_V_pixel29_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel29_read,
        src_V_pixel30_dout => grad_y_V_pixel_30_s_dout,
        src_V_pixel30_empty_n => grad_y_V_pixel_30_s_empty_n,
        src_V_pixel30_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel30_read,
        src_V_pixel31_dout => grad_y_V_pixel_31_s_dout,
        src_V_pixel31_empty_n => grad_y_V_pixel_31_s_empty_n,
        src_V_pixel31_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel31_read,
        src_V_pixel32_dout => grad_y_V_pixel_32_s_dout,
        src_V_pixel32_empty_n => grad_y_V_pixel_32_s_empty_n,
        src_V_pixel32_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel32_read,
        src_V_pixel33_dout => grad_y_V_pixel_33_s_dout,
        src_V_pixel33_empty_n => grad_y_V_pixel_33_s_empty_n,
        src_V_pixel33_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel33_read,
        src_V_pixel34_dout => grad_y_V_pixel_34_s_dout,
        src_V_pixel34_empty_n => grad_y_V_pixel_34_s_empty_n,
        src_V_pixel34_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel34_read,
        src_V_pixel35_dout => grad_y_V_pixel_35_s_dout,
        src_V_pixel35_empty_n => grad_y_V_pixel_35_s_empty_n,
        src_V_pixel35_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel35_read,
        src_V_pixel36_dout => grad_y_V_pixel_36_s_dout,
        src_V_pixel36_empty_n => grad_y_V_pixel_36_s_empty_n,
        src_V_pixel36_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel36_read,
        src_V_pixel37_dout => grad_y_V_pixel_37_s_dout,
        src_V_pixel37_empty_n => grad_y_V_pixel_37_s_empty_n,
        src_V_pixel37_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel37_read,
        src_V_pixel38_dout => grad_y_V_pixel_38_s_dout,
        src_V_pixel38_empty_n => grad_y_V_pixel_38_s_empty_n,
        src_V_pixel38_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel38_read,
        src_V_pixel39_dout => grad_y_V_pixel_39_s_dout,
        src_V_pixel39_empty_n => grad_y_V_pixel_39_s_empty_n,
        src_V_pixel39_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel39_read,
        src_V_pixel40_dout => grad_y_V_pixel_40_s_dout,
        src_V_pixel40_empty_n => grad_y_V_pixel_40_s_empty_n,
        src_V_pixel40_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel40_read,
        src_V_pixel41_dout => grad_y_V_pixel_41_s_dout,
        src_V_pixel41_empty_n => grad_y_V_pixel_41_s_empty_n,
        src_V_pixel41_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel41_read,
        src_V_pixel42_dout => grad_y_V_pixel_42_s_dout,
        src_V_pixel42_empty_n => grad_y_V_pixel_42_s_empty_n,
        src_V_pixel42_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel42_read,
        src_V_pixel43_dout => grad_y_V_pixel_43_s_dout,
        src_V_pixel43_empty_n => grad_y_V_pixel_43_s_empty_n,
        src_V_pixel43_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel43_read,
        src_V_pixel44_dout => grad_y_V_pixel_44_s_dout,
        src_V_pixel44_empty_n => grad_y_V_pixel_44_s_empty_n,
        src_V_pixel44_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel44_read,
        src_V_pixel45_dout => grad_y_V_pixel_45_s_dout,
        src_V_pixel45_empty_n => grad_y_V_pixel_45_s_empty_n,
        src_V_pixel45_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel45_read,
        src_V_pixel46_dout => grad_y_V_pixel_46_s_dout,
        src_V_pixel46_empty_n => grad_y_V_pixel_46_s_empty_n,
        src_V_pixel46_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel46_read,
        src_V_pixel47_dout => grad_y_V_pixel_47_s_dout,
        src_V_pixel47_empty_n => grad_y_V_pixel_47_s_empty_n,
        src_V_pixel47_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel47_read,
        src_V_pixel48_dout => grad_y_V_pixel_48_s_dout,
        src_V_pixel48_empty_n => grad_y_V_pixel_48_s_empty_n,
        src_V_pixel48_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel48_read,
        src_V_pixel49_dout => grad_y_V_pixel_49_s_dout,
        src_V_pixel49_empty_n => grad_y_V_pixel_49_s_empty_n,
        src_V_pixel49_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel49_read,
        src_V_pixel50_dout => grad_y_V_pixel_50_s_dout,
        src_V_pixel50_empty_n => grad_y_V_pixel_50_s_empty_n,
        src_V_pixel50_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel50_read,
        src_V_pixel51_dout => grad_y_V_pixel_51_s_dout,
        src_V_pixel51_empty_n => grad_y_V_pixel_51_s_empty_n,
        src_V_pixel51_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel51_read,
        src_V_pixel52_dout => grad_y_V_pixel_52_s_dout,
        src_V_pixel52_empty_n => grad_y_V_pixel_52_s_empty_n,
        src_V_pixel52_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel52_read,
        src_V_pixel53_dout => grad_y_V_pixel_53_s_dout,
        src_V_pixel53_empty_n => grad_y_V_pixel_53_s_empty_n,
        src_V_pixel53_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel53_read,
        src_V_pixel54_dout => grad_y_V_pixel_54_s_dout,
        src_V_pixel54_empty_n => grad_y_V_pixel_54_s_empty_n,
        src_V_pixel54_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel54_read,
        src_V_pixel55_dout => grad_y_V_pixel_55_s_dout,
        src_V_pixel55_empty_n => grad_y_V_pixel_55_s_empty_n,
        src_V_pixel55_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel55_read,
        src_V_pixel56_dout => grad_y_V_pixel_56_s_dout,
        src_V_pixel56_empty_n => grad_y_V_pixel_56_s_empty_n,
        src_V_pixel56_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel56_read,
        src_V_pixel57_dout => grad_y_V_pixel_57_s_dout,
        src_V_pixel57_empty_n => grad_y_V_pixel_57_s_empty_n,
        src_V_pixel57_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel57_read,
        src_V_pixel58_dout => grad_y_V_pixel_58_s_dout,
        src_V_pixel58_empty_n => grad_y_V_pixel_58_s_empty_n,
        src_V_pixel58_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel58_read,
        src_V_pixel59_dout => grad_y_V_pixel_59_s_dout,
        src_V_pixel59_empty_n => grad_y_V_pixel_59_s_empty_n,
        src_V_pixel59_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel59_read,
        src_V_pixel60_dout => grad_y_V_pixel_60_s_dout,
        src_V_pixel60_empty_n => grad_y_V_pixel_60_s_empty_n,
        src_V_pixel60_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel60_read,
        src_V_pixel61_dout => grad_y_V_pixel_61_s_dout,
        src_V_pixel61_empty_n => grad_y_V_pixel_61_s_empty_n,
        src_V_pixel61_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel61_read,
        src_V_pixel62_dout => grad_y_V_pixel_62_s_dout,
        src_V_pixel62_empty_n => grad_y_V_pixel_62_s_empty_n,
        src_V_pixel62_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel62_read,
        src_V_pixel63_dout => grad_y_V_pixel_63_s_dout,
        src_V_pixel63_empty_n => grad_y_V_pixel_63_s_empty_n,
        src_V_pixel63_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel63_read,
        src_V_pixel64_dout => grad_y_V_pixel_64_s_dout,
        src_V_pixel64_empty_n => grad_y_V_pixel_64_s_empty_n,
        src_V_pixel64_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel64_read,
        src_V_pixel65_dout => grad_y_V_pixel_65_s_dout,
        src_V_pixel65_empty_n => grad_y_V_pixel_65_s_empty_n,
        src_V_pixel65_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel65_read,
        src_V_pixel66_dout => grad_y_V_pixel_66_s_dout,
        src_V_pixel66_empty_n => grad_y_V_pixel_66_s_empty_n,
        src_V_pixel66_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel66_read,
        src_V_pixel67_dout => grad_y_V_pixel_67_s_dout,
        src_V_pixel67_empty_n => grad_y_V_pixel_67_s_empty_n,
        src_V_pixel67_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel67_read,
        src_V_pixel68_dout => grad_y_V_pixel_68_s_dout,
        src_V_pixel68_empty_n => grad_y_V_pixel_68_s_empty_n,
        src_V_pixel68_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel68_read,
        src_V_pixel69_dout => grad_y_V_pixel_69_s_dout,
        src_V_pixel69_empty_n => grad_y_V_pixel_69_s_empty_n,
        src_V_pixel69_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel69_read,
        src_V_pixel70_dout => grad_y_V_pixel_70_s_dout,
        src_V_pixel70_empty_n => grad_y_V_pixel_70_s_empty_n,
        src_V_pixel70_read => Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel70_read,
        dst_V_pixel_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel_din,
        dst_V_pixel_full_n => grad_y_strm_in_V_pixel_0_full_n,
        dst_V_pixel_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel_write,
        dst_V_pixel71_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel71_din,
        dst_V_pixel71_full_n => grad_y_strm_in_V_pixel_1_full_n,
        dst_V_pixel71_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel71_write,
        dst_V_pixel72_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel72_din,
        dst_V_pixel72_full_n => grad_y_strm_in_V_pixel_2_full_n,
        dst_V_pixel72_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel72_write,
        dst_V_pixel73_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel73_din,
        dst_V_pixel73_full_n => grad_y_strm_in_V_pixel_3_full_n,
        dst_V_pixel73_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel73_write,
        dst_V_pixel74_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel74_din,
        dst_V_pixel74_full_n => grad_y_strm_in_V_pixel_4_full_n,
        dst_V_pixel74_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel74_write,
        dst_V_pixel75_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel75_din,
        dst_V_pixel75_full_n => grad_y_strm_in_V_pixel_5_full_n,
        dst_V_pixel75_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel75_write,
        dst_V_pixel76_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel76_din,
        dst_V_pixel76_full_n => grad_y_strm_in_V_pixel_6_full_n,
        dst_V_pixel76_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel76_write,
        dst_V_pixel77_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel77_din,
        dst_V_pixel77_full_n => grad_y_strm_in_V_pixel_7_full_n,
        dst_V_pixel77_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel77_write,
        dst_V_pixel78_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel78_din,
        dst_V_pixel78_full_n => grad_y_strm_in_V_pixel_8_full_n,
        dst_V_pixel78_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel78_write,
        dst_V_pixel79_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel79_din,
        dst_V_pixel79_full_n => grad_y_strm_in_V_pixel_9_full_n,
        dst_V_pixel79_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel79_write,
        dst_V_pixel80_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel80_din,
        dst_V_pixel80_full_n => grad_y_strm_in_V_pixel_10_full_n,
        dst_V_pixel80_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel80_write,
        dst_V_pixel81_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel81_din,
        dst_V_pixel81_full_n => grad_y_strm_in_V_pixel_11_full_n,
        dst_V_pixel81_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel81_write,
        dst_V_pixel82_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel82_din,
        dst_V_pixel82_full_n => grad_y_strm_in_V_pixel_12_full_n,
        dst_V_pixel82_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel82_write,
        dst_V_pixel83_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel83_din,
        dst_V_pixel83_full_n => grad_y_strm_in_V_pixel_13_full_n,
        dst_V_pixel83_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel83_write,
        dst_V_pixel84_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel84_din,
        dst_V_pixel84_full_n => grad_y_strm_in_V_pixel_14_full_n,
        dst_V_pixel84_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel84_write,
        dst_V_pixel85_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel85_din,
        dst_V_pixel85_full_n => grad_y_strm_in_V_pixel_15_full_n,
        dst_V_pixel85_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel85_write,
        dst_V_pixel86_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel86_din,
        dst_V_pixel86_full_n => grad_y_strm_in_V_pixel_16_full_n,
        dst_V_pixel86_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel86_write,
        dst_V_pixel87_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel87_din,
        dst_V_pixel87_full_n => grad_y_strm_in_V_pixel_17_full_n,
        dst_V_pixel87_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel87_write,
        dst_V_pixel88_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel88_din,
        dst_V_pixel88_full_n => grad_y_strm_in_V_pixel_18_full_n,
        dst_V_pixel88_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel88_write,
        dst_V_pixel89_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel89_din,
        dst_V_pixel89_full_n => grad_y_strm_in_V_pixel_19_full_n,
        dst_V_pixel89_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel89_write,
        dst_V_pixel90_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel90_din,
        dst_V_pixel90_full_n => grad_y_strm_in_V_pixel_20_full_n,
        dst_V_pixel90_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel90_write,
        dst_V_pixel91_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel91_din,
        dst_V_pixel91_full_n => grad_y_strm_in_V_pixel_21_full_n,
        dst_V_pixel91_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel91_write,
        dst_V_pixel92_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel92_din,
        dst_V_pixel92_full_n => grad_y_strm_in_V_pixel_22_full_n,
        dst_V_pixel92_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel92_write,
        dst_V_pixel93_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel93_din,
        dst_V_pixel93_full_n => grad_y_strm_in_V_pixel_23_full_n,
        dst_V_pixel93_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel93_write,
        dst_V_pixel94_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel94_din,
        dst_V_pixel94_full_n => grad_y_strm_in_V_pixel_24_full_n,
        dst_V_pixel94_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel94_write,
        dst_V_pixel95_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel95_din,
        dst_V_pixel95_full_n => grad_y_strm_in_V_pixel_25_full_n,
        dst_V_pixel95_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel95_write,
        dst_V_pixel96_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel96_din,
        dst_V_pixel96_full_n => grad_y_strm_in_V_pixel_26_full_n,
        dst_V_pixel96_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel96_write,
        dst_V_pixel97_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel97_din,
        dst_V_pixel97_full_n => grad_y_strm_in_V_pixel_27_full_n,
        dst_V_pixel97_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel97_write,
        dst_V_pixel98_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel98_din,
        dst_V_pixel98_full_n => grad_y_strm_in_V_pixel_28_full_n,
        dst_V_pixel98_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel98_write,
        dst_V_pixel99_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel99_din,
        dst_V_pixel99_full_n => grad_y_strm_in_V_pixel_29_full_n,
        dst_V_pixel99_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel99_write,
        dst_V_pixel100_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel100_din,
        dst_V_pixel100_full_n => grad_y_strm_in_V_pixel_30_full_n,
        dst_V_pixel100_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel100_write,
        dst_V_pixel101_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel101_din,
        dst_V_pixel101_full_n => grad_y_strm_in_V_pixel_31_full_n,
        dst_V_pixel101_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel101_write,
        dst_V_pixel102_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel102_din,
        dst_V_pixel102_full_n => grad_y_strm_in_V_pixel_32_full_n,
        dst_V_pixel102_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel102_write,
        dst_V_pixel103_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel103_din,
        dst_V_pixel103_full_n => grad_y_strm_in_V_pixel_33_full_n,
        dst_V_pixel103_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel103_write,
        dst_V_pixel104_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel104_din,
        dst_V_pixel104_full_n => grad_y_strm_in_V_pixel_34_full_n,
        dst_V_pixel104_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel104_write,
        dst_V_pixel105_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel105_din,
        dst_V_pixel105_full_n => grad_y_strm_in_V_pixel_35_full_n,
        dst_V_pixel105_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel105_write,
        dst_V_pixel106_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel106_din,
        dst_V_pixel106_full_n => grad_y_strm_in_V_pixel_36_full_n,
        dst_V_pixel106_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel106_write,
        dst_V_pixel107_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel107_din,
        dst_V_pixel107_full_n => grad_y_strm_in_V_pixel_37_full_n,
        dst_V_pixel107_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel107_write,
        dst_V_pixel108_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel108_din,
        dst_V_pixel108_full_n => grad_y_strm_in_V_pixel_38_full_n,
        dst_V_pixel108_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel108_write,
        dst_V_pixel109_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel109_din,
        dst_V_pixel109_full_n => grad_y_strm_in_V_pixel_39_full_n,
        dst_V_pixel109_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel109_write,
        dst_V_pixel110_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel110_din,
        dst_V_pixel110_full_n => grad_y_strm_in_V_pixel_40_full_n,
        dst_V_pixel110_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel110_write,
        dst_V_pixel111_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel111_din,
        dst_V_pixel111_full_n => grad_y_strm_in_V_pixel_41_full_n,
        dst_V_pixel111_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel111_write,
        dst_V_pixel112_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel112_din,
        dst_V_pixel112_full_n => grad_y_strm_in_V_pixel_42_full_n,
        dst_V_pixel112_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel112_write,
        dst_V_pixel113_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel113_din,
        dst_V_pixel113_full_n => grad_y_strm_in_V_pixel_43_full_n,
        dst_V_pixel113_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel113_write,
        dst_V_pixel114_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel114_din,
        dst_V_pixel114_full_n => grad_y_strm_in_V_pixel_44_full_n,
        dst_V_pixel114_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel114_write,
        dst_V_pixel115_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel115_din,
        dst_V_pixel115_full_n => grad_y_strm_in_V_pixel_45_full_n,
        dst_V_pixel115_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel115_write,
        dst_V_pixel116_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel116_din,
        dst_V_pixel116_full_n => grad_y_strm_in_V_pixel_46_full_n,
        dst_V_pixel116_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel116_write,
        dst_V_pixel117_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel117_din,
        dst_V_pixel117_full_n => grad_y_strm_in_V_pixel_47_full_n,
        dst_V_pixel117_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel117_write,
        dst_V_pixel118_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel118_din,
        dst_V_pixel118_full_n => grad_y_strm_in_V_pixel_48_full_n,
        dst_V_pixel118_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel118_write,
        dst_V_pixel119_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel119_din,
        dst_V_pixel119_full_n => grad_y_strm_in_V_pixel_49_full_n,
        dst_V_pixel119_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel119_write,
        dst_V_pixel120_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel120_din,
        dst_V_pixel120_full_n => grad_y_strm_in_V_pixel_50_full_n,
        dst_V_pixel120_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel120_write,
        dst_V_pixel121_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel121_din,
        dst_V_pixel121_full_n => grad_y_strm_in_V_pixel_51_full_n,
        dst_V_pixel121_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel121_write,
        dst_V_pixel122_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel122_din,
        dst_V_pixel122_full_n => grad_y_strm_in_V_pixel_52_full_n,
        dst_V_pixel122_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel122_write,
        dst_V_pixel123_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel123_din,
        dst_V_pixel123_full_n => grad_y_strm_in_V_pixel_53_full_n,
        dst_V_pixel123_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel123_write,
        dst_V_pixel124_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel124_din,
        dst_V_pixel124_full_n => grad_y_strm_in_V_pixel_54_full_n,
        dst_V_pixel124_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel124_write,
        dst_V_pixel125_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel125_din,
        dst_V_pixel125_full_n => grad_y_strm_in_V_pixel_55_full_n,
        dst_V_pixel125_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel125_write,
        dst_V_pixel126_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel126_din,
        dst_V_pixel126_full_n => grad_y_strm_in_V_pixel_56_full_n,
        dst_V_pixel126_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel126_write,
        dst_V_pixel127_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel127_din,
        dst_V_pixel127_full_n => grad_y_strm_in_V_pixel_57_full_n,
        dst_V_pixel127_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel127_write,
        dst_V_pixel128_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel128_din,
        dst_V_pixel128_full_n => grad_y_strm_in_V_pixel_58_full_n,
        dst_V_pixel128_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel128_write,
        dst_V_pixel129_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel129_din,
        dst_V_pixel129_full_n => grad_y_strm_in_V_pixel_59_full_n,
        dst_V_pixel129_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel129_write,
        dst_V_pixel130_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel130_din,
        dst_V_pixel130_full_n => grad_y_strm_in_V_pixel_60_full_n,
        dst_V_pixel130_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel130_write,
        dst_V_pixel131_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel131_din,
        dst_V_pixel131_full_n => grad_y_strm_in_V_pixel_61_full_n,
        dst_V_pixel131_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel131_write,
        dst_V_pixel132_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel132_din,
        dst_V_pixel132_full_n => grad_y_strm_in_V_pixel_62_full_n,
        dst_V_pixel132_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel132_write,
        dst_V_pixel133_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel133_din,
        dst_V_pixel133_full_n => grad_y_strm_in_V_pixel_63_full_n,
        dst_V_pixel133_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel133_write,
        dst_V_pixel134_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel134_din,
        dst_V_pixel134_full_n => grad_y_strm_in_V_pixel_64_full_n,
        dst_V_pixel134_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel134_write,
        dst_V_pixel135_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel135_din,
        dst_V_pixel135_full_n => grad_y_strm_in_V_pixel_65_full_n,
        dst_V_pixel135_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel135_write,
        dst_V_pixel136_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel136_din,
        dst_V_pixel136_full_n => grad_y_strm_in_V_pixel_66_full_n,
        dst_V_pixel136_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel136_write,
        dst_V_pixel137_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel137_din,
        dst_V_pixel137_full_n => grad_y_strm_in_V_pixel_67_full_n,
        dst_V_pixel137_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel137_write,
        dst_V_pixel138_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel138_din,
        dst_V_pixel138_full_n => grad_y_strm_in_V_pixel_68_full_n,
        dst_V_pixel138_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel138_write,
        dst_V_pixel139_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel139_din,
        dst_V_pixel139_full_n => grad_y_strm_in_V_pixel_69_full_n,
        dst_V_pixel139_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel139_write,
        dst_V_pixel140_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel140_din,
        dst_V_pixel140_full_n => grad_y_strm_in_V_pixel_70_full_n,
        dst_V_pixel140_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel140_write);

    Sobel_magnitude_strm_U0 : component Sobel_magnitude_strm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_magnitude_strm_U0_ap_start,
        ap_done => Sobel_magnitude_strm_U0_ap_done,
        ap_continue => Sobel_magnitude_strm_U0_ap_continue,
        ap_idle => Sobel_magnitude_strm_U0_ap_idle,
        ap_ready => Sobel_magnitude_strm_U0_ap_ready,
        grad_x_V_pixel_0_dout => grad_x_strm_in_V_pixel_0_dout,
        grad_x_V_pixel_0_empty_n => grad_x_strm_in_V_pixel_0_empty_n,
        grad_x_V_pixel_0_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_0_read,
        grad_x_V_pixel_1_dout => grad_x_strm_in_V_pixel_1_dout,
        grad_x_V_pixel_1_empty_n => grad_x_strm_in_V_pixel_1_empty_n,
        grad_x_V_pixel_1_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_1_read,
        grad_x_V_pixel_2_dout => grad_x_strm_in_V_pixel_2_dout,
        grad_x_V_pixel_2_empty_n => grad_x_strm_in_V_pixel_2_empty_n,
        grad_x_V_pixel_2_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_2_read,
        grad_x_V_pixel_3_dout => grad_x_strm_in_V_pixel_3_dout,
        grad_x_V_pixel_3_empty_n => grad_x_strm_in_V_pixel_3_empty_n,
        grad_x_V_pixel_3_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_3_read,
        grad_x_V_pixel_4_dout => grad_x_strm_in_V_pixel_4_dout,
        grad_x_V_pixel_4_empty_n => grad_x_strm_in_V_pixel_4_empty_n,
        grad_x_V_pixel_4_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_4_read,
        grad_x_V_pixel_5_dout => grad_x_strm_in_V_pixel_5_dout,
        grad_x_V_pixel_5_empty_n => grad_x_strm_in_V_pixel_5_empty_n,
        grad_x_V_pixel_5_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_5_read,
        grad_x_V_pixel_6_dout => grad_x_strm_in_V_pixel_6_dout,
        grad_x_V_pixel_6_empty_n => grad_x_strm_in_V_pixel_6_empty_n,
        grad_x_V_pixel_6_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_6_read,
        grad_x_V_pixel_7_dout => grad_x_strm_in_V_pixel_7_dout,
        grad_x_V_pixel_7_empty_n => grad_x_strm_in_V_pixel_7_empty_n,
        grad_x_V_pixel_7_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_7_read,
        grad_x_V_pixel_8_dout => grad_x_strm_in_V_pixel_8_dout,
        grad_x_V_pixel_8_empty_n => grad_x_strm_in_V_pixel_8_empty_n,
        grad_x_V_pixel_8_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_8_read,
        grad_x_V_pixel_9_dout => grad_x_strm_in_V_pixel_9_dout,
        grad_x_V_pixel_9_empty_n => grad_x_strm_in_V_pixel_9_empty_n,
        grad_x_V_pixel_9_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_9_read,
        grad_x_V_pixel_10_dout => grad_x_strm_in_V_pixel_10_dout,
        grad_x_V_pixel_10_empty_n => grad_x_strm_in_V_pixel_10_empty_n,
        grad_x_V_pixel_10_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_10_read,
        grad_x_V_pixel_11_dout => grad_x_strm_in_V_pixel_11_dout,
        grad_x_V_pixel_11_empty_n => grad_x_strm_in_V_pixel_11_empty_n,
        grad_x_V_pixel_11_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_11_read,
        grad_x_V_pixel_12_dout => grad_x_strm_in_V_pixel_12_dout,
        grad_x_V_pixel_12_empty_n => grad_x_strm_in_V_pixel_12_empty_n,
        grad_x_V_pixel_12_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_12_read,
        grad_x_V_pixel_13_dout => grad_x_strm_in_V_pixel_13_dout,
        grad_x_V_pixel_13_empty_n => grad_x_strm_in_V_pixel_13_empty_n,
        grad_x_V_pixel_13_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_13_read,
        grad_x_V_pixel_14_dout => grad_x_strm_in_V_pixel_14_dout,
        grad_x_V_pixel_14_empty_n => grad_x_strm_in_V_pixel_14_empty_n,
        grad_x_V_pixel_14_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_14_read,
        grad_x_V_pixel_15_dout => grad_x_strm_in_V_pixel_15_dout,
        grad_x_V_pixel_15_empty_n => grad_x_strm_in_V_pixel_15_empty_n,
        grad_x_V_pixel_15_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_15_read,
        grad_x_V_pixel_16_dout => grad_x_strm_in_V_pixel_16_dout,
        grad_x_V_pixel_16_empty_n => grad_x_strm_in_V_pixel_16_empty_n,
        grad_x_V_pixel_16_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_16_read,
        grad_x_V_pixel_17_dout => grad_x_strm_in_V_pixel_17_dout,
        grad_x_V_pixel_17_empty_n => grad_x_strm_in_V_pixel_17_empty_n,
        grad_x_V_pixel_17_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_17_read,
        grad_x_V_pixel_18_dout => grad_x_strm_in_V_pixel_18_dout,
        grad_x_V_pixel_18_empty_n => grad_x_strm_in_V_pixel_18_empty_n,
        grad_x_V_pixel_18_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_18_read,
        grad_x_V_pixel_19_dout => grad_x_strm_in_V_pixel_19_dout,
        grad_x_V_pixel_19_empty_n => grad_x_strm_in_V_pixel_19_empty_n,
        grad_x_V_pixel_19_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_19_read,
        grad_x_V_pixel_20_dout => grad_x_strm_in_V_pixel_20_dout,
        grad_x_V_pixel_20_empty_n => grad_x_strm_in_V_pixel_20_empty_n,
        grad_x_V_pixel_20_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_20_read,
        grad_x_V_pixel_21_dout => grad_x_strm_in_V_pixel_21_dout,
        grad_x_V_pixel_21_empty_n => grad_x_strm_in_V_pixel_21_empty_n,
        grad_x_V_pixel_21_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_21_read,
        grad_x_V_pixel_22_dout => grad_x_strm_in_V_pixel_22_dout,
        grad_x_V_pixel_22_empty_n => grad_x_strm_in_V_pixel_22_empty_n,
        grad_x_V_pixel_22_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_22_read,
        grad_x_V_pixel_23_dout => grad_x_strm_in_V_pixel_23_dout,
        grad_x_V_pixel_23_empty_n => grad_x_strm_in_V_pixel_23_empty_n,
        grad_x_V_pixel_23_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_23_read,
        grad_x_V_pixel_24_dout => grad_x_strm_in_V_pixel_24_dout,
        grad_x_V_pixel_24_empty_n => grad_x_strm_in_V_pixel_24_empty_n,
        grad_x_V_pixel_24_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_24_read,
        grad_x_V_pixel_25_dout => grad_x_strm_in_V_pixel_25_dout,
        grad_x_V_pixel_25_empty_n => grad_x_strm_in_V_pixel_25_empty_n,
        grad_x_V_pixel_25_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_25_read,
        grad_x_V_pixel_26_dout => grad_x_strm_in_V_pixel_26_dout,
        grad_x_V_pixel_26_empty_n => grad_x_strm_in_V_pixel_26_empty_n,
        grad_x_V_pixel_26_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_26_read,
        grad_x_V_pixel_27_dout => grad_x_strm_in_V_pixel_27_dout,
        grad_x_V_pixel_27_empty_n => grad_x_strm_in_V_pixel_27_empty_n,
        grad_x_V_pixel_27_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_27_read,
        grad_x_V_pixel_28_dout => grad_x_strm_in_V_pixel_28_dout,
        grad_x_V_pixel_28_empty_n => grad_x_strm_in_V_pixel_28_empty_n,
        grad_x_V_pixel_28_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_28_read,
        grad_x_V_pixel_29_dout => grad_x_strm_in_V_pixel_29_dout,
        grad_x_V_pixel_29_empty_n => grad_x_strm_in_V_pixel_29_empty_n,
        grad_x_V_pixel_29_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_29_read,
        grad_x_V_pixel_30_dout => grad_x_strm_in_V_pixel_30_dout,
        grad_x_V_pixel_30_empty_n => grad_x_strm_in_V_pixel_30_empty_n,
        grad_x_V_pixel_30_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_30_read,
        grad_x_V_pixel_31_dout => grad_x_strm_in_V_pixel_31_dout,
        grad_x_V_pixel_31_empty_n => grad_x_strm_in_V_pixel_31_empty_n,
        grad_x_V_pixel_31_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_31_read,
        grad_x_V_pixel_32_dout => grad_x_strm_in_V_pixel_32_dout,
        grad_x_V_pixel_32_empty_n => grad_x_strm_in_V_pixel_32_empty_n,
        grad_x_V_pixel_32_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_32_read,
        grad_x_V_pixel_33_dout => grad_x_strm_in_V_pixel_33_dout,
        grad_x_V_pixel_33_empty_n => grad_x_strm_in_V_pixel_33_empty_n,
        grad_x_V_pixel_33_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_33_read,
        grad_x_V_pixel_34_dout => grad_x_strm_in_V_pixel_34_dout,
        grad_x_V_pixel_34_empty_n => grad_x_strm_in_V_pixel_34_empty_n,
        grad_x_V_pixel_34_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_34_read,
        grad_x_V_pixel_35_dout => grad_x_strm_in_V_pixel_35_dout,
        grad_x_V_pixel_35_empty_n => grad_x_strm_in_V_pixel_35_empty_n,
        grad_x_V_pixel_35_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_35_read,
        grad_x_V_pixel_36_dout => grad_x_strm_in_V_pixel_36_dout,
        grad_x_V_pixel_36_empty_n => grad_x_strm_in_V_pixel_36_empty_n,
        grad_x_V_pixel_36_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_36_read,
        grad_x_V_pixel_37_dout => grad_x_strm_in_V_pixel_37_dout,
        grad_x_V_pixel_37_empty_n => grad_x_strm_in_V_pixel_37_empty_n,
        grad_x_V_pixel_37_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_37_read,
        grad_x_V_pixel_38_dout => grad_x_strm_in_V_pixel_38_dout,
        grad_x_V_pixel_38_empty_n => grad_x_strm_in_V_pixel_38_empty_n,
        grad_x_V_pixel_38_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_38_read,
        grad_x_V_pixel_39_dout => grad_x_strm_in_V_pixel_39_dout,
        grad_x_V_pixel_39_empty_n => grad_x_strm_in_V_pixel_39_empty_n,
        grad_x_V_pixel_39_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_39_read,
        grad_x_V_pixel_40_dout => grad_x_strm_in_V_pixel_40_dout,
        grad_x_V_pixel_40_empty_n => grad_x_strm_in_V_pixel_40_empty_n,
        grad_x_V_pixel_40_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_40_read,
        grad_x_V_pixel_41_dout => grad_x_strm_in_V_pixel_41_dout,
        grad_x_V_pixel_41_empty_n => grad_x_strm_in_V_pixel_41_empty_n,
        grad_x_V_pixel_41_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_41_read,
        grad_x_V_pixel_42_dout => grad_x_strm_in_V_pixel_42_dout,
        grad_x_V_pixel_42_empty_n => grad_x_strm_in_V_pixel_42_empty_n,
        grad_x_V_pixel_42_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_42_read,
        grad_x_V_pixel_43_dout => grad_x_strm_in_V_pixel_43_dout,
        grad_x_V_pixel_43_empty_n => grad_x_strm_in_V_pixel_43_empty_n,
        grad_x_V_pixel_43_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_43_read,
        grad_x_V_pixel_44_dout => grad_x_strm_in_V_pixel_44_dout,
        grad_x_V_pixel_44_empty_n => grad_x_strm_in_V_pixel_44_empty_n,
        grad_x_V_pixel_44_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_44_read,
        grad_x_V_pixel_45_dout => grad_x_strm_in_V_pixel_45_dout,
        grad_x_V_pixel_45_empty_n => grad_x_strm_in_V_pixel_45_empty_n,
        grad_x_V_pixel_45_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_45_read,
        grad_x_V_pixel_46_dout => grad_x_strm_in_V_pixel_46_dout,
        grad_x_V_pixel_46_empty_n => grad_x_strm_in_V_pixel_46_empty_n,
        grad_x_V_pixel_46_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_46_read,
        grad_x_V_pixel_47_dout => grad_x_strm_in_V_pixel_47_dout,
        grad_x_V_pixel_47_empty_n => grad_x_strm_in_V_pixel_47_empty_n,
        grad_x_V_pixel_47_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_47_read,
        grad_x_V_pixel_48_dout => grad_x_strm_in_V_pixel_48_dout,
        grad_x_V_pixel_48_empty_n => grad_x_strm_in_V_pixel_48_empty_n,
        grad_x_V_pixel_48_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_48_read,
        grad_x_V_pixel_49_dout => grad_x_strm_in_V_pixel_49_dout,
        grad_x_V_pixel_49_empty_n => grad_x_strm_in_V_pixel_49_empty_n,
        grad_x_V_pixel_49_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_49_read,
        grad_x_V_pixel_50_dout => grad_x_strm_in_V_pixel_50_dout,
        grad_x_V_pixel_50_empty_n => grad_x_strm_in_V_pixel_50_empty_n,
        grad_x_V_pixel_50_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_50_read,
        grad_x_V_pixel_51_dout => grad_x_strm_in_V_pixel_51_dout,
        grad_x_V_pixel_51_empty_n => grad_x_strm_in_V_pixel_51_empty_n,
        grad_x_V_pixel_51_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_51_read,
        grad_x_V_pixel_52_dout => grad_x_strm_in_V_pixel_52_dout,
        grad_x_V_pixel_52_empty_n => grad_x_strm_in_V_pixel_52_empty_n,
        grad_x_V_pixel_52_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_52_read,
        grad_x_V_pixel_53_dout => grad_x_strm_in_V_pixel_53_dout,
        grad_x_V_pixel_53_empty_n => grad_x_strm_in_V_pixel_53_empty_n,
        grad_x_V_pixel_53_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_53_read,
        grad_x_V_pixel_54_dout => grad_x_strm_in_V_pixel_54_dout,
        grad_x_V_pixel_54_empty_n => grad_x_strm_in_V_pixel_54_empty_n,
        grad_x_V_pixel_54_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_54_read,
        grad_x_V_pixel_55_dout => grad_x_strm_in_V_pixel_55_dout,
        grad_x_V_pixel_55_empty_n => grad_x_strm_in_V_pixel_55_empty_n,
        grad_x_V_pixel_55_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_55_read,
        grad_x_V_pixel_56_dout => grad_x_strm_in_V_pixel_56_dout,
        grad_x_V_pixel_56_empty_n => grad_x_strm_in_V_pixel_56_empty_n,
        grad_x_V_pixel_56_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_56_read,
        grad_x_V_pixel_57_dout => grad_x_strm_in_V_pixel_57_dout,
        grad_x_V_pixel_57_empty_n => grad_x_strm_in_V_pixel_57_empty_n,
        grad_x_V_pixel_57_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_57_read,
        grad_x_V_pixel_58_dout => grad_x_strm_in_V_pixel_58_dout,
        grad_x_V_pixel_58_empty_n => grad_x_strm_in_V_pixel_58_empty_n,
        grad_x_V_pixel_58_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_58_read,
        grad_x_V_pixel_59_dout => grad_x_strm_in_V_pixel_59_dout,
        grad_x_V_pixel_59_empty_n => grad_x_strm_in_V_pixel_59_empty_n,
        grad_x_V_pixel_59_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_59_read,
        grad_x_V_pixel_60_dout => grad_x_strm_in_V_pixel_60_dout,
        grad_x_V_pixel_60_empty_n => grad_x_strm_in_V_pixel_60_empty_n,
        grad_x_V_pixel_60_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_60_read,
        grad_x_V_pixel_61_dout => grad_x_strm_in_V_pixel_61_dout,
        grad_x_V_pixel_61_empty_n => grad_x_strm_in_V_pixel_61_empty_n,
        grad_x_V_pixel_61_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_61_read,
        grad_x_V_pixel_62_dout => grad_x_strm_in_V_pixel_62_dout,
        grad_x_V_pixel_62_empty_n => grad_x_strm_in_V_pixel_62_empty_n,
        grad_x_V_pixel_62_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_62_read,
        grad_x_V_pixel_63_dout => grad_x_strm_in_V_pixel_63_dout,
        grad_x_V_pixel_63_empty_n => grad_x_strm_in_V_pixel_63_empty_n,
        grad_x_V_pixel_63_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_63_read,
        grad_x_V_pixel_64_dout => grad_x_strm_in_V_pixel_64_dout,
        grad_x_V_pixel_64_empty_n => grad_x_strm_in_V_pixel_64_empty_n,
        grad_x_V_pixel_64_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_64_read,
        grad_x_V_pixel_65_dout => grad_x_strm_in_V_pixel_65_dout,
        grad_x_V_pixel_65_empty_n => grad_x_strm_in_V_pixel_65_empty_n,
        grad_x_V_pixel_65_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_65_read,
        grad_x_V_pixel_66_dout => grad_x_strm_in_V_pixel_66_dout,
        grad_x_V_pixel_66_empty_n => grad_x_strm_in_V_pixel_66_empty_n,
        grad_x_V_pixel_66_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_66_read,
        grad_x_V_pixel_67_dout => grad_x_strm_in_V_pixel_67_dout,
        grad_x_V_pixel_67_empty_n => grad_x_strm_in_V_pixel_67_empty_n,
        grad_x_V_pixel_67_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_67_read,
        grad_x_V_pixel_68_dout => grad_x_strm_in_V_pixel_68_dout,
        grad_x_V_pixel_68_empty_n => grad_x_strm_in_V_pixel_68_empty_n,
        grad_x_V_pixel_68_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_68_read,
        grad_x_V_pixel_69_dout => grad_x_strm_in_V_pixel_69_dout,
        grad_x_V_pixel_69_empty_n => grad_x_strm_in_V_pixel_69_empty_n,
        grad_x_V_pixel_69_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_69_read,
        grad_x_V_pixel_70_dout => grad_x_strm_in_V_pixel_70_dout,
        grad_x_V_pixel_70_empty_n => grad_x_strm_in_V_pixel_70_empty_n,
        grad_x_V_pixel_70_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_70_read,
        grad_y_V_pixel_0_dout => grad_y_strm_in_V_pixel_0_dout,
        grad_y_V_pixel_0_empty_n => grad_y_strm_in_V_pixel_0_empty_n,
        grad_y_V_pixel_0_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_0_read,
        grad_y_V_pixel_1_dout => grad_y_strm_in_V_pixel_1_dout,
        grad_y_V_pixel_1_empty_n => grad_y_strm_in_V_pixel_1_empty_n,
        grad_y_V_pixel_1_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_1_read,
        grad_y_V_pixel_2_dout => grad_y_strm_in_V_pixel_2_dout,
        grad_y_V_pixel_2_empty_n => grad_y_strm_in_V_pixel_2_empty_n,
        grad_y_V_pixel_2_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_2_read,
        grad_y_V_pixel_3_dout => grad_y_strm_in_V_pixel_3_dout,
        grad_y_V_pixel_3_empty_n => grad_y_strm_in_V_pixel_3_empty_n,
        grad_y_V_pixel_3_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_3_read,
        grad_y_V_pixel_4_dout => grad_y_strm_in_V_pixel_4_dout,
        grad_y_V_pixel_4_empty_n => grad_y_strm_in_V_pixel_4_empty_n,
        grad_y_V_pixel_4_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_4_read,
        grad_y_V_pixel_5_dout => grad_y_strm_in_V_pixel_5_dout,
        grad_y_V_pixel_5_empty_n => grad_y_strm_in_V_pixel_5_empty_n,
        grad_y_V_pixel_5_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_5_read,
        grad_y_V_pixel_6_dout => grad_y_strm_in_V_pixel_6_dout,
        grad_y_V_pixel_6_empty_n => grad_y_strm_in_V_pixel_6_empty_n,
        grad_y_V_pixel_6_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_6_read,
        grad_y_V_pixel_7_dout => grad_y_strm_in_V_pixel_7_dout,
        grad_y_V_pixel_7_empty_n => grad_y_strm_in_V_pixel_7_empty_n,
        grad_y_V_pixel_7_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_7_read,
        grad_y_V_pixel_8_dout => grad_y_strm_in_V_pixel_8_dout,
        grad_y_V_pixel_8_empty_n => grad_y_strm_in_V_pixel_8_empty_n,
        grad_y_V_pixel_8_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_8_read,
        grad_y_V_pixel_9_dout => grad_y_strm_in_V_pixel_9_dout,
        grad_y_V_pixel_9_empty_n => grad_y_strm_in_V_pixel_9_empty_n,
        grad_y_V_pixel_9_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_9_read,
        grad_y_V_pixel_10_dout => grad_y_strm_in_V_pixel_10_dout,
        grad_y_V_pixel_10_empty_n => grad_y_strm_in_V_pixel_10_empty_n,
        grad_y_V_pixel_10_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_10_read,
        grad_y_V_pixel_11_dout => grad_y_strm_in_V_pixel_11_dout,
        grad_y_V_pixel_11_empty_n => grad_y_strm_in_V_pixel_11_empty_n,
        grad_y_V_pixel_11_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_11_read,
        grad_y_V_pixel_12_dout => grad_y_strm_in_V_pixel_12_dout,
        grad_y_V_pixel_12_empty_n => grad_y_strm_in_V_pixel_12_empty_n,
        grad_y_V_pixel_12_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_12_read,
        grad_y_V_pixel_13_dout => grad_y_strm_in_V_pixel_13_dout,
        grad_y_V_pixel_13_empty_n => grad_y_strm_in_V_pixel_13_empty_n,
        grad_y_V_pixel_13_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_13_read,
        grad_y_V_pixel_14_dout => grad_y_strm_in_V_pixel_14_dout,
        grad_y_V_pixel_14_empty_n => grad_y_strm_in_V_pixel_14_empty_n,
        grad_y_V_pixel_14_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_14_read,
        grad_y_V_pixel_15_dout => grad_y_strm_in_V_pixel_15_dout,
        grad_y_V_pixel_15_empty_n => grad_y_strm_in_V_pixel_15_empty_n,
        grad_y_V_pixel_15_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_15_read,
        grad_y_V_pixel_16_dout => grad_y_strm_in_V_pixel_16_dout,
        grad_y_V_pixel_16_empty_n => grad_y_strm_in_V_pixel_16_empty_n,
        grad_y_V_pixel_16_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_16_read,
        grad_y_V_pixel_17_dout => grad_y_strm_in_V_pixel_17_dout,
        grad_y_V_pixel_17_empty_n => grad_y_strm_in_V_pixel_17_empty_n,
        grad_y_V_pixel_17_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_17_read,
        grad_y_V_pixel_18_dout => grad_y_strm_in_V_pixel_18_dout,
        grad_y_V_pixel_18_empty_n => grad_y_strm_in_V_pixel_18_empty_n,
        grad_y_V_pixel_18_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_18_read,
        grad_y_V_pixel_19_dout => grad_y_strm_in_V_pixel_19_dout,
        grad_y_V_pixel_19_empty_n => grad_y_strm_in_V_pixel_19_empty_n,
        grad_y_V_pixel_19_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_19_read,
        grad_y_V_pixel_20_dout => grad_y_strm_in_V_pixel_20_dout,
        grad_y_V_pixel_20_empty_n => grad_y_strm_in_V_pixel_20_empty_n,
        grad_y_V_pixel_20_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_20_read,
        grad_y_V_pixel_21_dout => grad_y_strm_in_V_pixel_21_dout,
        grad_y_V_pixel_21_empty_n => grad_y_strm_in_V_pixel_21_empty_n,
        grad_y_V_pixel_21_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_21_read,
        grad_y_V_pixel_22_dout => grad_y_strm_in_V_pixel_22_dout,
        grad_y_V_pixel_22_empty_n => grad_y_strm_in_V_pixel_22_empty_n,
        grad_y_V_pixel_22_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_22_read,
        grad_y_V_pixel_23_dout => grad_y_strm_in_V_pixel_23_dout,
        grad_y_V_pixel_23_empty_n => grad_y_strm_in_V_pixel_23_empty_n,
        grad_y_V_pixel_23_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_23_read,
        grad_y_V_pixel_24_dout => grad_y_strm_in_V_pixel_24_dout,
        grad_y_V_pixel_24_empty_n => grad_y_strm_in_V_pixel_24_empty_n,
        grad_y_V_pixel_24_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_24_read,
        grad_y_V_pixel_25_dout => grad_y_strm_in_V_pixel_25_dout,
        grad_y_V_pixel_25_empty_n => grad_y_strm_in_V_pixel_25_empty_n,
        grad_y_V_pixel_25_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_25_read,
        grad_y_V_pixel_26_dout => grad_y_strm_in_V_pixel_26_dout,
        grad_y_V_pixel_26_empty_n => grad_y_strm_in_V_pixel_26_empty_n,
        grad_y_V_pixel_26_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_26_read,
        grad_y_V_pixel_27_dout => grad_y_strm_in_V_pixel_27_dout,
        grad_y_V_pixel_27_empty_n => grad_y_strm_in_V_pixel_27_empty_n,
        grad_y_V_pixel_27_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_27_read,
        grad_y_V_pixel_28_dout => grad_y_strm_in_V_pixel_28_dout,
        grad_y_V_pixel_28_empty_n => grad_y_strm_in_V_pixel_28_empty_n,
        grad_y_V_pixel_28_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_28_read,
        grad_y_V_pixel_29_dout => grad_y_strm_in_V_pixel_29_dout,
        grad_y_V_pixel_29_empty_n => grad_y_strm_in_V_pixel_29_empty_n,
        grad_y_V_pixel_29_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_29_read,
        grad_y_V_pixel_30_dout => grad_y_strm_in_V_pixel_30_dout,
        grad_y_V_pixel_30_empty_n => grad_y_strm_in_V_pixel_30_empty_n,
        grad_y_V_pixel_30_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_30_read,
        grad_y_V_pixel_31_dout => grad_y_strm_in_V_pixel_31_dout,
        grad_y_V_pixel_31_empty_n => grad_y_strm_in_V_pixel_31_empty_n,
        grad_y_V_pixel_31_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_31_read,
        grad_y_V_pixel_32_dout => grad_y_strm_in_V_pixel_32_dout,
        grad_y_V_pixel_32_empty_n => grad_y_strm_in_V_pixel_32_empty_n,
        grad_y_V_pixel_32_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_32_read,
        grad_y_V_pixel_33_dout => grad_y_strm_in_V_pixel_33_dout,
        grad_y_V_pixel_33_empty_n => grad_y_strm_in_V_pixel_33_empty_n,
        grad_y_V_pixel_33_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_33_read,
        grad_y_V_pixel_34_dout => grad_y_strm_in_V_pixel_34_dout,
        grad_y_V_pixel_34_empty_n => grad_y_strm_in_V_pixel_34_empty_n,
        grad_y_V_pixel_34_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_34_read,
        grad_y_V_pixel_35_dout => grad_y_strm_in_V_pixel_35_dout,
        grad_y_V_pixel_35_empty_n => grad_y_strm_in_V_pixel_35_empty_n,
        grad_y_V_pixel_35_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_35_read,
        grad_y_V_pixel_36_dout => grad_y_strm_in_V_pixel_36_dout,
        grad_y_V_pixel_36_empty_n => grad_y_strm_in_V_pixel_36_empty_n,
        grad_y_V_pixel_36_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_36_read,
        grad_y_V_pixel_37_dout => grad_y_strm_in_V_pixel_37_dout,
        grad_y_V_pixel_37_empty_n => grad_y_strm_in_V_pixel_37_empty_n,
        grad_y_V_pixel_37_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_37_read,
        grad_y_V_pixel_38_dout => grad_y_strm_in_V_pixel_38_dout,
        grad_y_V_pixel_38_empty_n => grad_y_strm_in_V_pixel_38_empty_n,
        grad_y_V_pixel_38_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_38_read,
        grad_y_V_pixel_39_dout => grad_y_strm_in_V_pixel_39_dout,
        grad_y_V_pixel_39_empty_n => grad_y_strm_in_V_pixel_39_empty_n,
        grad_y_V_pixel_39_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_39_read,
        grad_y_V_pixel_40_dout => grad_y_strm_in_V_pixel_40_dout,
        grad_y_V_pixel_40_empty_n => grad_y_strm_in_V_pixel_40_empty_n,
        grad_y_V_pixel_40_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_40_read,
        grad_y_V_pixel_41_dout => grad_y_strm_in_V_pixel_41_dout,
        grad_y_V_pixel_41_empty_n => grad_y_strm_in_V_pixel_41_empty_n,
        grad_y_V_pixel_41_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_41_read,
        grad_y_V_pixel_42_dout => grad_y_strm_in_V_pixel_42_dout,
        grad_y_V_pixel_42_empty_n => grad_y_strm_in_V_pixel_42_empty_n,
        grad_y_V_pixel_42_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_42_read,
        grad_y_V_pixel_43_dout => grad_y_strm_in_V_pixel_43_dout,
        grad_y_V_pixel_43_empty_n => grad_y_strm_in_V_pixel_43_empty_n,
        grad_y_V_pixel_43_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_43_read,
        grad_y_V_pixel_44_dout => grad_y_strm_in_V_pixel_44_dout,
        grad_y_V_pixel_44_empty_n => grad_y_strm_in_V_pixel_44_empty_n,
        grad_y_V_pixel_44_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_44_read,
        grad_y_V_pixel_45_dout => grad_y_strm_in_V_pixel_45_dout,
        grad_y_V_pixel_45_empty_n => grad_y_strm_in_V_pixel_45_empty_n,
        grad_y_V_pixel_45_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_45_read,
        grad_y_V_pixel_46_dout => grad_y_strm_in_V_pixel_46_dout,
        grad_y_V_pixel_46_empty_n => grad_y_strm_in_V_pixel_46_empty_n,
        grad_y_V_pixel_46_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_46_read,
        grad_y_V_pixel_47_dout => grad_y_strm_in_V_pixel_47_dout,
        grad_y_V_pixel_47_empty_n => grad_y_strm_in_V_pixel_47_empty_n,
        grad_y_V_pixel_47_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_47_read,
        grad_y_V_pixel_48_dout => grad_y_strm_in_V_pixel_48_dout,
        grad_y_V_pixel_48_empty_n => grad_y_strm_in_V_pixel_48_empty_n,
        grad_y_V_pixel_48_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_48_read,
        grad_y_V_pixel_49_dout => grad_y_strm_in_V_pixel_49_dout,
        grad_y_V_pixel_49_empty_n => grad_y_strm_in_V_pixel_49_empty_n,
        grad_y_V_pixel_49_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_49_read,
        grad_y_V_pixel_50_dout => grad_y_strm_in_V_pixel_50_dout,
        grad_y_V_pixel_50_empty_n => grad_y_strm_in_V_pixel_50_empty_n,
        grad_y_V_pixel_50_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_50_read,
        grad_y_V_pixel_51_dout => grad_y_strm_in_V_pixel_51_dout,
        grad_y_V_pixel_51_empty_n => grad_y_strm_in_V_pixel_51_empty_n,
        grad_y_V_pixel_51_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_51_read,
        grad_y_V_pixel_52_dout => grad_y_strm_in_V_pixel_52_dout,
        grad_y_V_pixel_52_empty_n => grad_y_strm_in_V_pixel_52_empty_n,
        grad_y_V_pixel_52_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_52_read,
        grad_y_V_pixel_53_dout => grad_y_strm_in_V_pixel_53_dout,
        grad_y_V_pixel_53_empty_n => grad_y_strm_in_V_pixel_53_empty_n,
        grad_y_V_pixel_53_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_53_read,
        grad_y_V_pixel_54_dout => grad_y_strm_in_V_pixel_54_dout,
        grad_y_V_pixel_54_empty_n => grad_y_strm_in_V_pixel_54_empty_n,
        grad_y_V_pixel_54_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_54_read,
        grad_y_V_pixel_55_dout => grad_y_strm_in_V_pixel_55_dout,
        grad_y_V_pixel_55_empty_n => grad_y_strm_in_V_pixel_55_empty_n,
        grad_y_V_pixel_55_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_55_read,
        grad_y_V_pixel_56_dout => grad_y_strm_in_V_pixel_56_dout,
        grad_y_V_pixel_56_empty_n => grad_y_strm_in_V_pixel_56_empty_n,
        grad_y_V_pixel_56_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_56_read,
        grad_y_V_pixel_57_dout => grad_y_strm_in_V_pixel_57_dout,
        grad_y_V_pixel_57_empty_n => grad_y_strm_in_V_pixel_57_empty_n,
        grad_y_V_pixel_57_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_57_read,
        grad_y_V_pixel_58_dout => grad_y_strm_in_V_pixel_58_dout,
        grad_y_V_pixel_58_empty_n => grad_y_strm_in_V_pixel_58_empty_n,
        grad_y_V_pixel_58_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_58_read,
        grad_y_V_pixel_59_dout => grad_y_strm_in_V_pixel_59_dout,
        grad_y_V_pixel_59_empty_n => grad_y_strm_in_V_pixel_59_empty_n,
        grad_y_V_pixel_59_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_59_read,
        grad_y_V_pixel_60_dout => grad_y_strm_in_V_pixel_60_dout,
        grad_y_V_pixel_60_empty_n => grad_y_strm_in_V_pixel_60_empty_n,
        grad_y_V_pixel_60_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_60_read,
        grad_y_V_pixel_61_dout => grad_y_strm_in_V_pixel_61_dout,
        grad_y_V_pixel_61_empty_n => grad_y_strm_in_V_pixel_61_empty_n,
        grad_y_V_pixel_61_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_61_read,
        grad_y_V_pixel_62_dout => grad_y_strm_in_V_pixel_62_dout,
        grad_y_V_pixel_62_empty_n => grad_y_strm_in_V_pixel_62_empty_n,
        grad_y_V_pixel_62_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_62_read,
        grad_y_V_pixel_63_dout => grad_y_strm_in_V_pixel_63_dout,
        grad_y_V_pixel_63_empty_n => grad_y_strm_in_V_pixel_63_empty_n,
        grad_y_V_pixel_63_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_63_read,
        grad_y_V_pixel_64_dout => grad_y_strm_in_V_pixel_64_dout,
        grad_y_V_pixel_64_empty_n => grad_y_strm_in_V_pixel_64_empty_n,
        grad_y_V_pixel_64_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_64_read,
        grad_y_V_pixel_65_dout => grad_y_strm_in_V_pixel_65_dout,
        grad_y_V_pixel_65_empty_n => grad_y_strm_in_V_pixel_65_empty_n,
        grad_y_V_pixel_65_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_65_read,
        grad_y_V_pixel_66_dout => grad_y_strm_in_V_pixel_66_dout,
        grad_y_V_pixel_66_empty_n => grad_y_strm_in_V_pixel_66_empty_n,
        grad_y_V_pixel_66_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_66_read,
        grad_y_V_pixel_67_dout => grad_y_strm_in_V_pixel_67_dout,
        grad_y_V_pixel_67_empty_n => grad_y_strm_in_V_pixel_67_empty_n,
        grad_y_V_pixel_67_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_67_read,
        grad_y_V_pixel_68_dout => grad_y_strm_in_V_pixel_68_dout,
        grad_y_V_pixel_68_empty_n => grad_y_strm_in_V_pixel_68_empty_n,
        grad_y_V_pixel_68_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_68_read,
        grad_y_V_pixel_69_dout => grad_y_strm_in_V_pixel_69_dout,
        grad_y_V_pixel_69_empty_n => grad_y_strm_in_V_pixel_69_empty_n,
        grad_y_V_pixel_69_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_69_read,
        grad_y_V_pixel_70_dout => grad_y_strm_in_V_pixel_70_dout,
        grad_y_V_pixel_70_empty_n => grad_y_strm_in_V_pixel_70_empty_n,
        grad_y_V_pixel_70_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_70_read,
        output_V_pixel_0_din => Sobel_magnitude_strm_U0_output_V_pixel_0_din,
        output_V_pixel_0_full_n => strm_out_V_pixel_0_full_n,
        output_V_pixel_0_write => Sobel_magnitude_strm_U0_output_V_pixel_0_write,
        output_V_pixel_1_din => Sobel_magnitude_strm_U0_output_V_pixel_1_din,
        output_V_pixel_1_full_n => strm_out_V_pixel_1_full_n,
        output_V_pixel_1_write => Sobel_magnitude_strm_U0_output_V_pixel_1_write,
        output_V_pixel_2_din => Sobel_magnitude_strm_U0_output_V_pixel_2_din,
        output_V_pixel_2_full_n => strm_out_V_pixel_2_full_n,
        output_V_pixel_2_write => Sobel_magnitude_strm_U0_output_V_pixel_2_write,
        output_V_pixel_3_din => Sobel_magnitude_strm_U0_output_V_pixel_3_din,
        output_V_pixel_3_full_n => strm_out_V_pixel_3_full_n,
        output_V_pixel_3_write => Sobel_magnitude_strm_U0_output_V_pixel_3_write,
        output_V_pixel_4_din => Sobel_magnitude_strm_U0_output_V_pixel_4_din,
        output_V_pixel_4_full_n => strm_out_V_pixel_4_full_n,
        output_V_pixel_4_write => Sobel_magnitude_strm_U0_output_V_pixel_4_write,
        output_V_pixel_5_din => Sobel_magnitude_strm_U0_output_V_pixel_5_din,
        output_V_pixel_5_full_n => strm_out_V_pixel_5_full_n,
        output_V_pixel_5_write => Sobel_magnitude_strm_U0_output_V_pixel_5_write,
        output_V_pixel_6_din => Sobel_magnitude_strm_U0_output_V_pixel_6_din,
        output_V_pixel_6_full_n => strm_out_V_pixel_6_full_n,
        output_V_pixel_6_write => Sobel_magnitude_strm_U0_output_V_pixel_6_write,
        output_V_pixel_7_din => Sobel_magnitude_strm_U0_output_V_pixel_7_din,
        output_V_pixel_7_full_n => strm_out_V_pixel_7_full_n,
        output_V_pixel_7_write => Sobel_magnitude_strm_U0_output_V_pixel_7_write,
        output_V_pixel_8_din => Sobel_magnitude_strm_U0_output_V_pixel_8_din,
        output_V_pixel_8_full_n => strm_out_V_pixel_8_full_n,
        output_V_pixel_8_write => Sobel_magnitude_strm_U0_output_V_pixel_8_write,
        output_V_pixel_9_din => Sobel_magnitude_strm_U0_output_V_pixel_9_din,
        output_V_pixel_9_full_n => strm_out_V_pixel_9_full_n,
        output_V_pixel_9_write => Sobel_magnitude_strm_U0_output_V_pixel_9_write,
        output_V_pixel_10_din => Sobel_magnitude_strm_U0_output_V_pixel_10_din,
        output_V_pixel_10_full_n => strm_out_V_pixel_10_full_n,
        output_V_pixel_10_write => Sobel_magnitude_strm_U0_output_V_pixel_10_write,
        output_V_pixel_11_din => Sobel_magnitude_strm_U0_output_V_pixel_11_din,
        output_V_pixel_11_full_n => strm_out_V_pixel_11_full_n,
        output_V_pixel_11_write => Sobel_magnitude_strm_U0_output_V_pixel_11_write,
        output_V_pixel_12_din => Sobel_magnitude_strm_U0_output_V_pixel_12_din,
        output_V_pixel_12_full_n => strm_out_V_pixel_12_full_n,
        output_V_pixel_12_write => Sobel_magnitude_strm_U0_output_V_pixel_12_write,
        output_V_pixel_13_din => Sobel_magnitude_strm_U0_output_V_pixel_13_din,
        output_V_pixel_13_full_n => strm_out_V_pixel_13_full_n,
        output_V_pixel_13_write => Sobel_magnitude_strm_U0_output_V_pixel_13_write,
        output_V_pixel_14_din => Sobel_magnitude_strm_U0_output_V_pixel_14_din,
        output_V_pixel_14_full_n => strm_out_V_pixel_14_full_n,
        output_V_pixel_14_write => Sobel_magnitude_strm_U0_output_V_pixel_14_write,
        output_V_pixel_15_din => Sobel_magnitude_strm_U0_output_V_pixel_15_din,
        output_V_pixel_15_full_n => strm_out_V_pixel_15_full_n,
        output_V_pixel_15_write => Sobel_magnitude_strm_U0_output_V_pixel_15_write,
        output_V_pixel_16_din => Sobel_magnitude_strm_U0_output_V_pixel_16_din,
        output_V_pixel_16_full_n => strm_out_V_pixel_16_full_n,
        output_V_pixel_16_write => Sobel_magnitude_strm_U0_output_V_pixel_16_write,
        output_V_pixel_17_din => Sobel_magnitude_strm_U0_output_V_pixel_17_din,
        output_V_pixel_17_full_n => strm_out_V_pixel_17_full_n,
        output_V_pixel_17_write => Sobel_magnitude_strm_U0_output_V_pixel_17_write,
        output_V_pixel_18_din => Sobel_magnitude_strm_U0_output_V_pixel_18_din,
        output_V_pixel_18_full_n => strm_out_V_pixel_18_full_n,
        output_V_pixel_18_write => Sobel_magnitude_strm_U0_output_V_pixel_18_write,
        output_V_pixel_19_din => Sobel_magnitude_strm_U0_output_V_pixel_19_din,
        output_V_pixel_19_full_n => strm_out_V_pixel_19_full_n,
        output_V_pixel_19_write => Sobel_magnitude_strm_U0_output_V_pixel_19_write,
        output_V_pixel_20_din => Sobel_magnitude_strm_U0_output_V_pixel_20_din,
        output_V_pixel_20_full_n => strm_out_V_pixel_20_full_n,
        output_V_pixel_20_write => Sobel_magnitude_strm_U0_output_V_pixel_20_write,
        output_V_pixel_21_din => Sobel_magnitude_strm_U0_output_V_pixel_21_din,
        output_V_pixel_21_full_n => strm_out_V_pixel_21_full_n,
        output_V_pixel_21_write => Sobel_magnitude_strm_U0_output_V_pixel_21_write,
        output_V_pixel_22_din => Sobel_magnitude_strm_U0_output_V_pixel_22_din,
        output_V_pixel_22_full_n => strm_out_V_pixel_22_full_n,
        output_V_pixel_22_write => Sobel_magnitude_strm_U0_output_V_pixel_22_write,
        output_V_pixel_23_din => Sobel_magnitude_strm_U0_output_V_pixel_23_din,
        output_V_pixel_23_full_n => strm_out_V_pixel_23_full_n,
        output_V_pixel_23_write => Sobel_magnitude_strm_U0_output_V_pixel_23_write,
        output_V_pixel_24_din => Sobel_magnitude_strm_U0_output_V_pixel_24_din,
        output_V_pixel_24_full_n => strm_out_V_pixel_24_full_n,
        output_V_pixel_24_write => Sobel_magnitude_strm_U0_output_V_pixel_24_write,
        output_V_pixel_25_din => Sobel_magnitude_strm_U0_output_V_pixel_25_din,
        output_V_pixel_25_full_n => strm_out_V_pixel_25_full_n,
        output_V_pixel_25_write => Sobel_magnitude_strm_U0_output_V_pixel_25_write,
        output_V_pixel_26_din => Sobel_magnitude_strm_U0_output_V_pixel_26_din,
        output_V_pixel_26_full_n => strm_out_V_pixel_26_full_n,
        output_V_pixel_26_write => Sobel_magnitude_strm_U0_output_V_pixel_26_write,
        output_V_pixel_27_din => Sobel_magnitude_strm_U0_output_V_pixel_27_din,
        output_V_pixel_27_full_n => strm_out_V_pixel_27_full_n,
        output_V_pixel_27_write => Sobel_magnitude_strm_U0_output_V_pixel_27_write,
        output_V_pixel_28_din => Sobel_magnitude_strm_U0_output_V_pixel_28_din,
        output_V_pixel_28_full_n => strm_out_V_pixel_28_full_n,
        output_V_pixel_28_write => Sobel_magnitude_strm_U0_output_V_pixel_28_write,
        output_V_pixel_29_din => Sobel_magnitude_strm_U0_output_V_pixel_29_din,
        output_V_pixel_29_full_n => strm_out_V_pixel_29_full_n,
        output_V_pixel_29_write => Sobel_magnitude_strm_U0_output_V_pixel_29_write,
        output_V_pixel_30_din => Sobel_magnitude_strm_U0_output_V_pixel_30_din,
        output_V_pixel_30_full_n => strm_out_V_pixel_30_full_n,
        output_V_pixel_30_write => Sobel_magnitude_strm_U0_output_V_pixel_30_write,
        output_V_pixel_31_din => Sobel_magnitude_strm_U0_output_V_pixel_31_din,
        output_V_pixel_31_full_n => strm_out_V_pixel_31_full_n,
        output_V_pixel_31_write => Sobel_magnitude_strm_U0_output_V_pixel_31_write,
        output_V_pixel_32_din => Sobel_magnitude_strm_U0_output_V_pixel_32_din,
        output_V_pixel_32_full_n => strm_out_V_pixel_32_full_n,
        output_V_pixel_32_write => Sobel_magnitude_strm_U0_output_V_pixel_32_write,
        output_V_pixel_33_din => Sobel_magnitude_strm_U0_output_V_pixel_33_din,
        output_V_pixel_33_full_n => strm_out_V_pixel_33_full_n,
        output_V_pixel_33_write => Sobel_magnitude_strm_U0_output_V_pixel_33_write,
        output_V_pixel_34_din => Sobel_magnitude_strm_U0_output_V_pixel_34_din,
        output_V_pixel_34_full_n => strm_out_V_pixel_34_full_n,
        output_V_pixel_34_write => Sobel_magnitude_strm_U0_output_V_pixel_34_write,
        output_V_pixel_35_din => Sobel_magnitude_strm_U0_output_V_pixel_35_din,
        output_V_pixel_35_full_n => strm_out_V_pixel_35_full_n,
        output_V_pixel_35_write => Sobel_magnitude_strm_U0_output_V_pixel_35_write,
        output_V_pixel_36_din => Sobel_magnitude_strm_U0_output_V_pixel_36_din,
        output_V_pixel_36_full_n => strm_out_V_pixel_36_full_n,
        output_V_pixel_36_write => Sobel_magnitude_strm_U0_output_V_pixel_36_write,
        output_V_pixel_37_din => Sobel_magnitude_strm_U0_output_V_pixel_37_din,
        output_V_pixel_37_full_n => strm_out_V_pixel_37_full_n,
        output_V_pixel_37_write => Sobel_magnitude_strm_U0_output_V_pixel_37_write,
        output_V_pixel_38_din => Sobel_magnitude_strm_U0_output_V_pixel_38_din,
        output_V_pixel_38_full_n => strm_out_V_pixel_38_full_n,
        output_V_pixel_38_write => Sobel_magnitude_strm_U0_output_V_pixel_38_write,
        output_V_pixel_39_din => Sobel_magnitude_strm_U0_output_V_pixel_39_din,
        output_V_pixel_39_full_n => strm_out_V_pixel_39_full_n,
        output_V_pixel_39_write => Sobel_magnitude_strm_U0_output_V_pixel_39_write,
        output_V_pixel_40_din => Sobel_magnitude_strm_U0_output_V_pixel_40_din,
        output_V_pixel_40_full_n => strm_out_V_pixel_40_full_n,
        output_V_pixel_40_write => Sobel_magnitude_strm_U0_output_V_pixel_40_write,
        output_V_pixel_41_din => Sobel_magnitude_strm_U0_output_V_pixel_41_din,
        output_V_pixel_41_full_n => strm_out_V_pixel_41_full_n,
        output_V_pixel_41_write => Sobel_magnitude_strm_U0_output_V_pixel_41_write,
        output_V_pixel_42_din => Sobel_magnitude_strm_U0_output_V_pixel_42_din,
        output_V_pixel_42_full_n => strm_out_V_pixel_42_full_n,
        output_V_pixel_42_write => Sobel_magnitude_strm_U0_output_V_pixel_42_write,
        output_V_pixel_43_din => Sobel_magnitude_strm_U0_output_V_pixel_43_din,
        output_V_pixel_43_full_n => strm_out_V_pixel_43_full_n,
        output_V_pixel_43_write => Sobel_magnitude_strm_U0_output_V_pixel_43_write,
        output_V_pixel_44_din => Sobel_magnitude_strm_U0_output_V_pixel_44_din,
        output_V_pixel_44_full_n => strm_out_V_pixel_44_full_n,
        output_V_pixel_44_write => Sobel_magnitude_strm_U0_output_V_pixel_44_write,
        output_V_pixel_45_din => Sobel_magnitude_strm_U0_output_V_pixel_45_din,
        output_V_pixel_45_full_n => strm_out_V_pixel_45_full_n,
        output_V_pixel_45_write => Sobel_magnitude_strm_U0_output_V_pixel_45_write,
        output_V_pixel_46_din => Sobel_magnitude_strm_U0_output_V_pixel_46_din,
        output_V_pixel_46_full_n => strm_out_V_pixel_46_full_n,
        output_V_pixel_46_write => Sobel_magnitude_strm_U0_output_V_pixel_46_write,
        output_V_pixel_47_din => Sobel_magnitude_strm_U0_output_V_pixel_47_din,
        output_V_pixel_47_full_n => strm_out_V_pixel_47_full_n,
        output_V_pixel_47_write => Sobel_magnitude_strm_U0_output_V_pixel_47_write,
        output_V_pixel_48_din => Sobel_magnitude_strm_U0_output_V_pixel_48_din,
        output_V_pixel_48_full_n => strm_out_V_pixel_48_full_n,
        output_V_pixel_48_write => Sobel_magnitude_strm_U0_output_V_pixel_48_write,
        output_V_pixel_49_din => Sobel_magnitude_strm_U0_output_V_pixel_49_din,
        output_V_pixel_49_full_n => strm_out_V_pixel_49_full_n,
        output_V_pixel_49_write => Sobel_magnitude_strm_U0_output_V_pixel_49_write,
        output_V_pixel_50_din => Sobel_magnitude_strm_U0_output_V_pixel_50_din,
        output_V_pixel_50_full_n => strm_out_V_pixel_50_full_n,
        output_V_pixel_50_write => Sobel_magnitude_strm_U0_output_V_pixel_50_write,
        output_V_pixel_51_din => Sobel_magnitude_strm_U0_output_V_pixel_51_din,
        output_V_pixel_51_full_n => strm_out_V_pixel_51_full_n,
        output_V_pixel_51_write => Sobel_magnitude_strm_U0_output_V_pixel_51_write,
        output_V_pixel_52_din => Sobel_magnitude_strm_U0_output_V_pixel_52_din,
        output_V_pixel_52_full_n => strm_out_V_pixel_52_full_n,
        output_V_pixel_52_write => Sobel_magnitude_strm_U0_output_V_pixel_52_write,
        output_V_pixel_53_din => Sobel_magnitude_strm_U0_output_V_pixel_53_din,
        output_V_pixel_53_full_n => strm_out_V_pixel_53_full_n,
        output_V_pixel_53_write => Sobel_magnitude_strm_U0_output_V_pixel_53_write,
        output_V_pixel_54_din => Sobel_magnitude_strm_U0_output_V_pixel_54_din,
        output_V_pixel_54_full_n => strm_out_V_pixel_54_full_n,
        output_V_pixel_54_write => Sobel_magnitude_strm_U0_output_V_pixel_54_write,
        output_V_pixel_55_din => Sobel_magnitude_strm_U0_output_V_pixel_55_din,
        output_V_pixel_55_full_n => strm_out_V_pixel_55_full_n,
        output_V_pixel_55_write => Sobel_magnitude_strm_U0_output_V_pixel_55_write,
        output_V_pixel_56_din => Sobel_magnitude_strm_U0_output_V_pixel_56_din,
        output_V_pixel_56_full_n => strm_out_V_pixel_56_full_n,
        output_V_pixel_56_write => Sobel_magnitude_strm_U0_output_V_pixel_56_write,
        output_V_pixel_57_din => Sobel_magnitude_strm_U0_output_V_pixel_57_din,
        output_V_pixel_57_full_n => strm_out_V_pixel_57_full_n,
        output_V_pixel_57_write => Sobel_magnitude_strm_U0_output_V_pixel_57_write,
        output_V_pixel_58_din => Sobel_magnitude_strm_U0_output_V_pixel_58_din,
        output_V_pixel_58_full_n => strm_out_V_pixel_58_full_n,
        output_V_pixel_58_write => Sobel_magnitude_strm_U0_output_V_pixel_58_write,
        output_V_pixel_59_din => Sobel_magnitude_strm_U0_output_V_pixel_59_din,
        output_V_pixel_59_full_n => strm_out_V_pixel_59_full_n,
        output_V_pixel_59_write => Sobel_magnitude_strm_U0_output_V_pixel_59_write,
        output_V_pixel_60_din => Sobel_magnitude_strm_U0_output_V_pixel_60_din,
        output_V_pixel_60_full_n => strm_out_V_pixel_60_full_n,
        output_V_pixel_60_write => Sobel_magnitude_strm_U0_output_V_pixel_60_write,
        output_V_pixel_61_din => Sobel_magnitude_strm_U0_output_V_pixel_61_din,
        output_V_pixel_61_full_n => strm_out_V_pixel_61_full_n,
        output_V_pixel_61_write => Sobel_magnitude_strm_U0_output_V_pixel_61_write,
        output_V_pixel_62_din => Sobel_magnitude_strm_U0_output_V_pixel_62_din,
        output_V_pixel_62_full_n => strm_out_V_pixel_62_full_n,
        output_V_pixel_62_write => Sobel_magnitude_strm_U0_output_V_pixel_62_write,
        output_V_pixel_63_din => Sobel_magnitude_strm_U0_output_V_pixel_63_din,
        output_V_pixel_63_full_n => strm_out_V_pixel_63_full_n,
        output_V_pixel_63_write => Sobel_magnitude_strm_U0_output_V_pixel_63_write,
        output_V_pixel_64_din => Sobel_magnitude_strm_U0_output_V_pixel_64_din,
        output_V_pixel_64_full_n => strm_out_V_pixel_64_full_n,
        output_V_pixel_64_write => Sobel_magnitude_strm_U0_output_V_pixel_64_write,
        output_V_pixel_65_din => Sobel_magnitude_strm_U0_output_V_pixel_65_din,
        output_V_pixel_65_full_n => strm_out_V_pixel_65_full_n,
        output_V_pixel_65_write => Sobel_magnitude_strm_U0_output_V_pixel_65_write,
        output_V_pixel_66_din => Sobel_magnitude_strm_U0_output_V_pixel_66_din,
        output_V_pixel_66_full_n => strm_out_V_pixel_66_full_n,
        output_V_pixel_66_write => Sobel_magnitude_strm_U0_output_V_pixel_66_write,
        output_V_pixel_67_din => Sobel_magnitude_strm_U0_output_V_pixel_67_din,
        output_V_pixel_67_full_n => strm_out_V_pixel_67_full_n,
        output_V_pixel_67_write => Sobel_magnitude_strm_U0_output_V_pixel_67_write,
        output_V_pixel_68_din => Sobel_magnitude_strm_U0_output_V_pixel_68_din,
        output_V_pixel_68_full_n => strm_out_V_pixel_68_full_n,
        output_V_pixel_68_write => Sobel_magnitude_strm_U0_output_V_pixel_68_write,
        output_V_pixel_69_din => Sobel_magnitude_strm_U0_output_V_pixel_69_din,
        output_V_pixel_69_full_n => strm_out_V_pixel_69_full_n,
        output_V_pixel_69_write => Sobel_magnitude_strm_U0_output_V_pixel_69_write,
        output_V_pixel_70_din => Sobel_magnitude_strm_U0_output_V_pixel_70_din,
        output_V_pixel_70_full_n => strm_out_V_pixel_70_full_n,
        output_V_pixel_70_write => Sobel_magnitude_strm_U0_output_V_pixel_70_write);

    Sobel_downstrm2upstrm_array_of_pixel_U0 : component Sobel_downstrm2upstrm_array_of_pixel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_downstrm2upstrm_array_of_pixel_U0_ap_start,
        ap_done => Sobel_downstrm2upstrm_array_of_pixel_U0_ap_done,
        ap_continue => Sobel_downstrm2upstrm_array_of_pixel_U0_ap_continue,
        ap_idle => Sobel_downstrm2upstrm_array_of_pixel_U0_ap_idle,
        ap_ready => Sobel_downstrm2upstrm_array_of_pixel_U0_ap_ready,
        src_V_pixel_dout => strm_out_V_pixel_0_dout,
        src_V_pixel_empty_n => strm_out_V_pixel_0_empty_n,
        src_V_pixel_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel_read,
        src_V_pixel1_dout => strm_out_V_pixel_1_dout,
        src_V_pixel1_empty_n => strm_out_V_pixel_1_empty_n,
        src_V_pixel1_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel1_read,
        src_V_pixel2_dout => strm_out_V_pixel_2_dout,
        src_V_pixel2_empty_n => strm_out_V_pixel_2_empty_n,
        src_V_pixel2_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel2_read,
        src_V_pixel3_dout => strm_out_V_pixel_3_dout,
        src_V_pixel3_empty_n => strm_out_V_pixel_3_empty_n,
        src_V_pixel3_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel3_read,
        src_V_pixel4_dout => strm_out_V_pixel_4_dout,
        src_V_pixel4_empty_n => strm_out_V_pixel_4_empty_n,
        src_V_pixel4_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel4_read,
        src_V_pixel5_dout => strm_out_V_pixel_5_dout,
        src_V_pixel5_empty_n => strm_out_V_pixel_5_empty_n,
        src_V_pixel5_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel5_read,
        src_V_pixel6_dout => strm_out_V_pixel_6_dout,
        src_V_pixel6_empty_n => strm_out_V_pixel_6_empty_n,
        src_V_pixel6_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel6_read,
        src_V_pixel7_dout => strm_out_V_pixel_7_dout,
        src_V_pixel7_empty_n => strm_out_V_pixel_7_empty_n,
        src_V_pixel7_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel7_read,
        src_V_pixel8_dout => strm_out_V_pixel_8_dout,
        src_V_pixel8_empty_n => strm_out_V_pixel_8_empty_n,
        src_V_pixel8_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel8_read,
        src_V_pixel9_dout => strm_out_V_pixel_9_dout,
        src_V_pixel9_empty_n => strm_out_V_pixel_9_empty_n,
        src_V_pixel9_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel9_read,
        src_V_pixel10_dout => strm_out_V_pixel_10_dout,
        src_V_pixel10_empty_n => strm_out_V_pixel_10_empty_n,
        src_V_pixel10_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel10_read,
        src_V_pixel11_dout => strm_out_V_pixel_11_dout,
        src_V_pixel11_empty_n => strm_out_V_pixel_11_empty_n,
        src_V_pixel11_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel11_read,
        src_V_pixel12_dout => strm_out_V_pixel_12_dout,
        src_V_pixel12_empty_n => strm_out_V_pixel_12_empty_n,
        src_V_pixel12_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel12_read,
        src_V_pixel13_dout => strm_out_V_pixel_13_dout,
        src_V_pixel13_empty_n => strm_out_V_pixel_13_empty_n,
        src_V_pixel13_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel13_read,
        src_V_pixel14_dout => strm_out_V_pixel_14_dout,
        src_V_pixel14_empty_n => strm_out_V_pixel_14_empty_n,
        src_V_pixel14_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel14_read,
        src_V_pixel15_dout => strm_out_V_pixel_15_dout,
        src_V_pixel15_empty_n => strm_out_V_pixel_15_empty_n,
        src_V_pixel15_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel15_read,
        src_V_pixel16_dout => strm_out_V_pixel_16_dout,
        src_V_pixel16_empty_n => strm_out_V_pixel_16_empty_n,
        src_V_pixel16_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel16_read,
        src_V_pixel17_dout => strm_out_V_pixel_17_dout,
        src_V_pixel17_empty_n => strm_out_V_pixel_17_empty_n,
        src_V_pixel17_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel17_read,
        src_V_pixel18_dout => strm_out_V_pixel_18_dout,
        src_V_pixel18_empty_n => strm_out_V_pixel_18_empty_n,
        src_V_pixel18_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel18_read,
        src_V_pixel19_dout => strm_out_V_pixel_19_dout,
        src_V_pixel19_empty_n => strm_out_V_pixel_19_empty_n,
        src_V_pixel19_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel19_read,
        src_V_pixel20_dout => strm_out_V_pixel_20_dout,
        src_V_pixel20_empty_n => strm_out_V_pixel_20_empty_n,
        src_V_pixel20_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel20_read,
        src_V_pixel21_dout => strm_out_V_pixel_21_dout,
        src_V_pixel21_empty_n => strm_out_V_pixel_21_empty_n,
        src_V_pixel21_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel21_read,
        src_V_pixel22_dout => strm_out_V_pixel_22_dout,
        src_V_pixel22_empty_n => strm_out_V_pixel_22_empty_n,
        src_V_pixel22_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel22_read,
        src_V_pixel23_dout => strm_out_V_pixel_23_dout,
        src_V_pixel23_empty_n => strm_out_V_pixel_23_empty_n,
        src_V_pixel23_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel23_read,
        src_V_pixel24_dout => strm_out_V_pixel_24_dout,
        src_V_pixel24_empty_n => strm_out_V_pixel_24_empty_n,
        src_V_pixel24_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel24_read,
        src_V_pixel25_dout => strm_out_V_pixel_25_dout,
        src_V_pixel25_empty_n => strm_out_V_pixel_25_empty_n,
        src_V_pixel25_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel25_read,
        src_V_pixel26_dout => strm_out_V_pixel_26_dout,
        src_V_pixel26_empty_n => strm_out_V_pixel_26_empty_n,
        src_V_pixel26_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel26_read,
        src_V_pixel27_dout => strm_out_V_pixel_27_dout,
        src_V_pixel27_empty_n => strm_out_V_pixel_27_empty_n,
        src_V_pixel27_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel27_read,
        src_V_pixel28_dout => strm_out_V_pixel_28_dout,
        src_V_pixel28_empty_n => strm_out_V_pixel_28_empty_n,
        src_V_pixel28_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel28_read,
        src_V_pixel29_dout => strm_out_V_pixel_29_dout,
        src_V_pixel29_empty_n => strm_out_V_pixel_29_empty_n,
        src_V_pixel29_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel29_read,
        src_V_pixel30_dout => strm_out_V_pixel_30_dout,
        src_V_pixel30_empty_n => strm_out_V_pixel_30_empty_n,
        src_V_pixel30_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel30_read,
        src_V_pixel31_dout => strm_out_V_pixel_31_dout,
        src_V_pixel31_empty_n => strm_out_V_pixel_31_empty_n,
        src_V_pixel31_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel31_read,
        src_V_pixel32_dout => strm_out_V_pixel_32_dout,
        src_V_pixel32_empty_n => strm_out_V_pixel_32_empty_n,
        src_V_pixel32_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel32_read,
        src_V_pixel33_dout => strm_out_V_pixel_33_dout,
        src_V_pixel33_empty_n => strm_out_V_pixel_33_empty_n,
        src_V_pixel33_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel33_read,
        src_V_pixel34_dout => strm_out_V_pixel_34_dout,
        src_V_pixel34_empty_n => strm_out_V_pixel_34_empty_n,
        src_V_pixel34_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel34_read,
        src_V_pixel35_dout => strm_out_V_pixel_35_dout,
        src_V_pixel35_empty_n => strm_out_V_pixel_35_empty_n,
        src_V_pixel35_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel35_read,
        src_V_pixel36_dout => strm_out_V_pixel_36_dout,
        src_V_pixel36_empty_n => strm_out_V_pixel_36_empty_n,
        src_V_pixel36_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel36_read,
        src_V_pixel37_dout => strm_out_V_pixel_37_dout,
        src_V_pixel37_empty_n => strm_out_V_pixel_37_empty_n,
        src_V_pixel37_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel37_read,
        src_V_pixel38_dout => strm_out_V_pixel_38_dout,
        src_V_pixel38_empty_n => strm_out_V_pixel_38_empty_n,
        src_V_pixel38_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel38_read,
        src_V_pixel39_dout => strm_out_V_pixel_39_dout,
        src_V_pixel39_empty_n => strm_out_V_pixel_39_empty_n,
        src_V_pixel39_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel39_read,
        src_V_pixel40_dout => strm_out_V_pixel_40_dout,
        src_V_pixel40_empty_n => strm_out_V_pixel_40_empty_n,
        src_V_pixel40_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel40_read,
        src_V_pixel41_dout => strm_out_V_pixel_41_dout,
        src_V_pixel41_empty_n => strm_out_V_pixel_41_empty_n,
        src_V_pixel41_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel41_read,
        src_V_pixel42_dout => strm_out_V_pixel_42_dout,
        src_V_pixel42_empty_n => strm_out_V_pixel_42_empty_n,
        src_V_pixel42_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel42_read,
        src_V_pixel43_dout => strm_out_V_pixel_43_dout,
        src_V_pixel43_empty_n => strm_out_V_pixel_43_empty_n,
        src_V_pixel43_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel43_read,
        src_V_pixel44_dout => strm_out_V_pixel_44_dout,
        src_V_pixel44_empty_n => strm_out_V_pixel_44_empty_n,
        src_V_pixel44_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel44_read,
        src_V_pixel45_dout => strm_out_V_pixel_45_dout,
        src_V_pixel45_empty_n => strm_out_V_pixel_45_empty_n,
        src_V_pixel45_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel45_read,
        src_V_pixel46_dout => strm_out_V_pixel_46_dout,
        src_V_pixel46_empty_n => strm_out_V_pixel_46_empty_n,
        src_V_pixel46_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel46_read,
        src_V_pixel47_dout => strm_out_V_pixel_47_dout,
        src_V_pixel47_empty_n => strm_out_V_pixel_47_empty_n,
        src_V_pixel47_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel47_read,
        src_V_pixel48_dout => strm_out_V_pixel_48_dout,
        src_V_pixel48_empty_n => strm_out_V_pixel_48_empty_n,
        src_V_pixel48_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel48_read,
        src_V_pixel49_dout => strm_out_V_pixel_49_dout,
        src_V_pixel49_empty_n => strm_out_V_pixel_49_empty_n,
        src_V_pixel49_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel49_read,
        src_V_pixel50_dout => strm_out_V_pixel_50_dout,
        src_V_pixel50_empty_n => strm_out_V_pixel_50_empty_n,
        src_V_pixel50_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel50_read,
        src_V_pixel51_dout => strm_out_V_pixel_51_dout,
        src_V_pixel51_empty_n => strm_out_V_pixel_51_empty_n,
        src_V_pixel51_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel51_read,
        src_V_pixel52_dout => strm_out_V_pixel_52_dout,
        src_V_pixel52_empty_n => strm_out_V_pixel_52_empty_n,
        src_V_pixel52_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel52_read,
        src_V_pixel53_dout => strm_out_V_pixel_53_dout,
        src_V_pixel53_empty_n => strm_out_V_pixel_53_empty_n,
        src_V_pixel53_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel53_read,
        src_V_pixel54_dout => strm_out_V_pixel_54_dout,
        src_V_pixel54_empty_n => strm_out_V_pixel_54_empty_n,
        src_V_pixel54_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel54_read,
        src_V_pixel55_dout => strm_out_V_pixel_55_dout,
        src_V_pixel55_empty_n => strm_out_V_pixel_55_empty_n,
        src_V_pixel55_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel55_read,
        src_V_pixel56_dout => strm_out_V_pixel_56_dout,
        src_V_pixel56_empty_n => strm_out_V_pixel_56_empty_n,
        src_V_pixel56_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel56_read,
        src_V_pixel57_dout => strm_out_V_pixel_57_dout,
        src_V_pixel57_empty_n => strm_out_V_pixel_57_empty_n,
        src_V_pixel57_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel57_read,
        src_V_pixel58_dout => strm_out_V_pixel_58_dout,
        src_V_pixel58_empty_n => strm_out_V_pixel_58_empty_n,
        src_V_pixel58_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel58_read,
        src_V_pixel59_dout => strm_out_V_pixel_59_dout,
        src_V_pixel59_empty_n => strm_out_V_pixel_59_empty_n,
        src_V_pixel59_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel59_read,
        src_V_pixel60_dout => strm_out_V_pixel_60_dout,
        src_V_pixel60_empty_n => strm_out_V_pixel_60_empty_n,
        src_V_pixel60_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel60_read,
        src_V_pixel61_dout => strm_out_V_pixel_61_dout,
        src_V_pixel61_empty_n => strm_out_V_pixel_61_empty_n,
        src_V_pixel61_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel61_read,
        src_V_pixel62_dout => strm_out_V_pixel_62_dout,
        src_V_pixel62_empty_n => strm_out_V_pixel_62_empty_n,
        src_V_pixel62_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel62_read,
        src_V_pixel63_dout => strm_out_V_pixel_63_dout,
        src_V_pixel63_empty_n => strm_out_V_pixel_63_empty_n,
        src_V_pixel63_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel63_read,
        src_V_pixel64_dout => strm_out_V_pixel_64_dout,
        src_V_pixel64_empty_n => strm_out_V_pixel_64_empty_n,
        src_V_pixel64_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel64_read,
        src_V_pixel65_dout => strm_out_V_pixel_65_dout,
        src_V_pixel65_empty_n => strm_out_V_pixel_65_empty_n,
        src_V_pixel65_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel65_read,
        src_V_pixel66_dout => strm_out_V_pixel_66_dout,
        src_V_pixel66_empty_n => strm_out_V_pixel_66_empty_n,
        src_V_pixel66_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel66_read,
        src_V_pixel67_dout => strm_out_V_pixel_67_dout,
        src_V_pixel67_empty_n => strm_out_V_pixel_67_empty_n,
        src_V_pixel67_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel67_read,
        src_V_pixel68_dout => strm_out_V_pixel_68_dout,
        src_V_pixel68_empty_n => strm_out_V_pixel_68_empty_n,
        src_V_pixel68_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel68_read,
        src_V_pixel69_dout => strm_out_V_pixel_69_dout,
        src_V_pixel69_empty_n => strm_out_V_pixel_69_empty_n,
        src_V_pixel69_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel69_read,
        src_V_pixel70_dout => strm_out_V_pixel_70_dout,
        src_V_pixel70_empty_n => strm_out_V_pixel_70_empty_n,
        src_V_pixel70_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel70_read,
        dst_V_pixel_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel_TDATA,
        dst_V_pixel_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel_TVALID,
        dst_V_pixel_TREADY => output_V_pixel_0_TREADY,
        dst_V_pixel71_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel71_TDATA,
        dst_V_pixel71_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel71_TVALID,
        dst_V_pixel71_TREADY => output_V_pixel_1_TREADY,
        dst_V_pixel72_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel72_TDATA,
        dst_V_pixel72_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel72_TVALID,
        dst_V_pixel72_TREADY => output_V_pixel_2_TREADY,
        dst_V_pixel73_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel73_TDATA,
        dst_V_pixel73_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel73_TVALID,
        dst_V_pixel73_TREADY => output_V_pixel_3_TREADY,
        dst_V_pixel74_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel74_TDATA,
        dst_V_pixel74_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel74_TVALID,
        dst_V_pixel74_TREADY => output_V_pixel_4_TREADY,
        dst_V_pixel75_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel75_TDATA,
        dst_V_pixel75_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel75_TVALID,
        dst_V_pixel75_TREADY => output_V_pixel_5_TREADY,
        dst_V_pixel76_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel76_TDATA,
        dst_V_pixel76_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel76_TVALID,
        dst_V_pixel76_TREADY => output_V_pixel_6_TREADY,
        dst_V_pixel77_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel77_TDATA,
        dst_V_pixel77_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel77_TVALID,
        dst_V_pixel77_TREADY => output_V_pixel_7_TREADY,
        dst_V_pixel78_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel78_TDATA,
        dst_V_pixel78_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel78_TVALID,
        dst_V_pixel78_TREADY => output_V_pixel_8_TREADY,
        dst_V_pixel79_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel79_TDATA,
        dst_V_pixel79_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel79_TVALID,
        dst_V_pixel79_TREADY => output_V_pixel_9_TREADY,
        dst_V_pixel80_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel80_TDATA,
        dst_V_pixel80_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel80_TVALID,
        dst_V_pixel80_TREADY => output_V_pixel_10_TREADY,
        dst_V_pixel81_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel81_TDATA,
        dst_V_pixel81_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel81_TVALID,
        dst_V_pixel81_TREADY => output_V_pixel_11_TREADY,
        dst_V_pixel82_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel82_TDATA,
        dst_V_pixel82_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel82_TVALID,
        dst_V_pixel82_TREADY => output_V_pixel_12_TREADY,
        dst_V_pixel83_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel83_TDATA,
        dst_V_pixel83_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel83_TVALID,
        dst_V_pixel83_TREADY => output_V_pixel_13_TREADY,
        dst_V_pixel84_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel84_TDATA,
        dst_V_pixel84_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel84_TVALID,
        dst_V_pixel84_TREADY => output_V_pixel_14_TREADY,
        dst_V_pixel85_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel85_TDATA,
        dst_V_pixel85_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel85_TVALID,
        dst_V_pixel85_TREADY => output_V_pixel_15_TREADY,
        dst_V_pixel86_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel86_TDATA,
        dst_V_pixel86_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel86_TVALID,
        dst_V_pixel86_TREADY => output_V_pixel_16_TREADY,
        dst_V_pixel87_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel87_TDATA,
        dst_V_pixel87_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel87_TVALID,
        dst_V_pixel87_TREADY => output_V_pixel_17_TREADY,
        dst_V_pixel88_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel88_TDATA,
        dst_V_pixel88_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel88_TVALID,
        dst_V_pixel88_TREADY => output_V_pixel_18_TREADY,
        dst_V_pixel89_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel89_TDATA,
        dst_V_pixel89_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel89_TVALID,
        dst_V_pixel89_TREADY => output_V_pixel_19_TREADY,
        dst_V_pixel90_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel90_TDATA,
        dst_V_pixel90_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel90_TVALID,
        dst_V_pixel90_TREADY => output_V_pixel_20_TREADY,
        dst_V_pixel91_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel91_TDATA,
        dst_V_pixel91_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel91_TVALID,
        dst_V_pixel91_TREADY => output_V_pixel_21_TREADY,
        dst_V_pixel92_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel92_TDATA,
        dst_V_pixel92_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel92_TVALID,
        dst_V_pixel92_TREADY => output_V_pixel_22_TREADY,
        dst_V_pixel93_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel93_TDATA,
        dst_V_pixel93_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel93_TVALID,
        dst_V_pixel93_TREADY => output_V_pixel_23_TREADY,
        dst_V_pixel94_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel94_TDATA,
        dst_V_pixel94_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel94_TVALID,
        dst_V_pixel94_TREADY => output_V_pixel_24_TREADY,
        dst_V_pixel95_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel95_TDATA,
        dst_V_pixel95_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel95_TVALID,
        dst_V_pixel95_TREADY => output_V_pixel_25_TREADY,
        dst_V_pixel96_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel96_TDATA,
        dst_V_pixel96_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel96_TVALID,
        dst_V_pixel96_TREADY => output_V_pixel_26_TREADY,
        dst_V_pixel97_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel97_TDATA,
        dst_V_pixel97_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel97_TVALID,
        dst_V_pixel97_TREADY => output_V_pixel_27_TREADY,
        dst_V_pixel98_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel98_TDATA,
        dst_V_pixel98_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel98_TVALID,
        dst_V_pixel98_TREADY => output_V_pixel_28_TREADY,
        dst_V_pixel99_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel99_TDATA,
        dst_V_pixel99_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel99_TVALID,
        dst_V_pixel99_TREADY => output_V_pixel_29_TREADY,
        dst_V_pixel100_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel100_TDATA,
        dst_V_pixel100_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel100_TVALID,
        dst_V_pixel100_TREADY => output_V_pixel_30_TREADY,
        dst_V_pixel101_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel101_TDATA,
        dst_V_pixel101_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel101_TVALID,
        dst_V_pixel101_TREADY => output_V_pixel_31_TREADY,
        dst_V_pixel102_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel102_TDATA,
        dst_V_pixel102_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel102_TVALID,
        dst_V_pixel102_TREADY => output_V_pixel_32_TREADY,
        dst_V_pixel103_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel103_TDATA,
        dst_V_pixel103_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel103_TVALID,
        dst_V_pixel103_TREADY => output_V_pixel_33_TREADY,
        dst_V_pixel104_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel104_TDATA,
        dst_V_pixel104_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel104_TVALID,
        dst_V_pixel104_TREADY => output_V_pixel_34_TREADY,
        dst_V_pixel105_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel105_TDATA,
        dst_V_pixel105_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel105_TVALID,
        dst_V_pixel105_TREADY => output_V_pixel_35_TREADY,
        dst_V_pixel106_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel106_TDATA,
        dst_V_pixel106_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel106_TVALID,
        dst_V_pixel106_TREADY => output_V_pixel_36_TREADY,
        dst_V_pixel107_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel107_TDATA,
        dst_V_pixel107_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel107_TVALID,
        dst_V_pixel107_TREADY => output_V_pixel_37_TREADY,
        dst_V_pixel108_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel108_TDATA,
        dst_V_pixel108_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel108_TVALID,
        dst_V_pixel108_TREADY => output_V_pixel_38_TREADY,
        dst_V_pixel109_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel109_TDATA,
        dst_V_pixel109_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel109_TVALID,
        dst_V_pixel109_TREADY => output_V_pixel_39_TREADY,
        dst_V_pixel110_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel110_TDATA,
        dst_V_pixel110_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel110_TVALID,
        dst_V_pixel110_TREADY => output_V_pixel_40_TREADY,
        dst_V_pixel111_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel111_TDATA,
        dst_V_pixel111_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel111_TVALID,
        dst_V_pixel111_TREADY => output_V_pixel_41_TREADY,
        dst_V_pixel112_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel112_TDATA,
        dst_V_pixel112_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel112_TVALID,
        dst_V_pixel112_TREADY => output_V_pixel_42_TREADY,
        dst_V_pixel113_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel113_TDATA,
        dst_V_pixel113_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel113_TVALID,
        dst_V_pixel113_TREADY => output_V_pixel_43_TREADY,
        dst_V_pixel114_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel114_TDATA,
        dst_V_pixel114_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel114_TVALID,
        dst_V_pixel114_TREADY => output_V_pixel_44_TREADY,
        dst_V_pixel115_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel115_TDATA,
        dst_V_pixel115_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel115_TVALID,
        dst_V_pixel115_TREADY => output_V_pixel_45_TREADY,
        dst_V_pixel116_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel116_TDATA,
        dst_V_pixel116_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel116_TVALID,
        dst_V_pixel116_TREADY => output_V_pixel_46_TREADY,
        dst_V_pixel117_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel117_TDATA,
        dst_V_pixel117_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel117_TVALID,
        dst_V_pixel117_TREADY => output_V_pixel_47_TREADY,
        dst_V_pixel118_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel118_TDATA,
        dst_V_pixel118_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel118_TVALID,
        dst_V_pixel118_TREADY => output_V_pixel_48_TREADY,
        dst_V_pixel119_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel119_TDATA,
        dst_V_pixel119_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel119_TVALID,
        dst_V_pixel119_TREADY => output_V_pixel_49_TREADY,
        dst_V_pixel120_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel120_TDATA,
        dst_V_pixel120_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel120_TVALID,
        dst_V_pixel120_TREADY => output_V_pixel_50_TREADY,
        dst_V_pixel121_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel121_TDATA,
        dst_V_pixel121_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel121_TVALID,
        dst_V_pixel121_TREADY => output_V_pixel_51_TREADY,
        dst_V_pixel122_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel122_TDATA,
        dst_V_pixel122_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel122_TVALID,
        dst_V_pixel122_TREADY => output_V_pixel_52_TREADY,
        dst_V_pixel123_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel123_TDATA,
        dst_V_pixel123_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel123_TVALID,
        dst_V_pixel123_TREADY => output_V_pixel_53_TREADY,
        dst_V_pixel124_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel124_TDATA,
        dst_V_pixel124_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel124_TVALID,
        dst_V_pixel124_TREADY => output_V_pixel_54_TREADY,
        dst_V_pixel125_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel125_TDATA,
        dst_V_pixel125_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel125_TVALID,
        dst_V_pixel125_TREADY => output_V_pixel_55_TREADY,
        dst_V_pixel126_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel126_TDATA,
        dst_V_pixel126_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel126_TVALID,
        dst_V_pixel126_TREADY => output_V_pixel_56_TREADY,
        dst_V_pixel127_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel127_TDATA,
        dst_V_pixel127_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel127_TVALID,
        dst_V_pixel127_TREADY => output_V_pixel_57_TREADY,
        dst_V_pixel128_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel128_TDATA,
        dst_V_pixel128_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel128_TVALID,
        dst_V_pixel128_TREADY => output_V_pixel_58_TREADY,
        dst_V_pixel129_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel129_TDATA,
        dst_V_pixel129_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel129_TVALID,
        dst_V_pixel129_TREADY => output_V_pixel_59_TREADY,
        dst_V_pixel130_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel130_TDATA,
        dst_V_pixel130_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel130_TVALID,
        dst_V_pixel130_TREADY => output_V_pixel_60_TREADY,
        dst_V_pixel131_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel131_TDATA,
        dst_V_pixel131_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel131_TVALID,
        dst_V_pixel131_TREADY => output_V_pixel_61_TREADY,
        dst_V_pixel132_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel132_TDATA,
        dst_V_pixel132_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel132_TVALID,
        dst_V_pixel132_TREADY => output_V_pixel_62_TREADY,
        dst_V_pixel133_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel133_TDATA,
        dst_V_pixel133_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel133_TVALID,
        dst_V_pixel133_TREADY => output_V_pixel_63_TREADY,
        dst_V_pixel134_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel134_TDATA,
        dst_V_pixel134_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel134_TVALID,
        dst_V_pixel134_TREADY => output_V_pixel_64_TREADY,
        dst_V_pixel135_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel135_TDATA,
        dst_V_pixel135_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel135_TVALID,
        dst_V_pixel135_TREADY => output_V_pixel_65_TREADY,
        dst_V_pixel136_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel136_TDATA,
        dst_V_pixel136_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel136_TVALID,
        dst_V_pixel136_TREADY => output_V_pixel_66_TREADY,
        dst_V_pixel137_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel137_TDATA,
        dst_V_pixel137_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel137_TVALID,
        dst_V_pixel137_TREADY => output_V_pixel_67_TREADY,
        dst_V_pixel138_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel138_TDATA,
        dst_V_pixel138_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel138_TVALID,
        dst_V_pixel138_TREADY => output_V_pixel_68_TREADY,
        dst_V_pixel139_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel139_TDATA,
        dst_V_pixel139_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel139_TVALID,
        dst_V_pixel139_TREADY => output_V_pixel_69_TREADY,
        dst_V_pixel140_TDATA => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel140_TDATA,
        dst_V_pixel140_TVALID => Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel140_TVALID,
        dst_V_pixel140_TREADY => output_V_pixel_70_TREADY);

    grad_x_strm_in_V_pixel_0_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel_din,
        if_full_n => grad_x_strm_in_V_pixel_0_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel_write,
        if_dout => grad_x_strm_in_V_pixel_0_dout,
        if_empty_n => grad_x_strm_in_V_pixel_0_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_0_read);

    grad_x_strm_in_V_pixel_1_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel71_din,
        if_full_n => grad_x_strm_in_V_pixel_1_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel71_write,
        if_dout => grad_x_strm_in_V_pixel_1_dout,
        if_empty_n => grad_x_strm_in_V_pixel_1_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_1_read);

    grad_x_strm_in_V_pixel_2_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel72_din,
        if_full_n => grad_x_strm_in_V_pixel_2_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel72_write,
        if_dout => grad_x_strm_in_V_pixel_2_dout,
        if_empty_n => grad_x_strm_in_V_pixel_2_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_2_read);

    grad_x_strm_in_V_pixel_3_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel73_din,
        if_full_n => grad_x_strm_in_V_pixel_3_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel73_write,
        if_dout => grad_x_strm_in_V_pixel_3_dout,
        if_empty_n => grad_x_strm_in_V_pixel_3_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_3_read);

    grad_x_strm_in_V_pixel_4_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel74_din,
        if_full_n => grad_x_strm_in_V_pixel_4_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel74_write,
        if_dout => grad_x_strm_in_V_pixel_4_dout,
        if_empty_n => grad_x_strm_in_V_pixel_4_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_4_read);

    grad_x_strm_in_V_pixel_5_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_5
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel75_din,
        if_full_n => grad_x_strm_in_V_pixel_5_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel75_write,
        if_dout => grad_x_strm_in_V_pixel_5_dout,
        if_empty_n => grad_x_strm_in_V_pixel_5_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_5_read);

    grad_x_strm_in_V_pixel_6_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel76_din,
        if_full_n => grad_x_strm_in_V_pixel_6_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel76_write,
        if_dout => grad_x_strm_in_V_pixel_6_dout,
        if_empty_n => grad_x_strm_in_V_pixel_6_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_6_read);

    grad_x_strm_in_V_pixel_7_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel77_din,
        if_full_n => grad_x_strm_in_V_pixel_7_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel77_write,
        if_dout => grad_x_strm_in_V_pixel_7_dout,
        if_empty_n => grad_x_strm_in_V_pixel_7_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_7_read);

    grad_x_strm_in_V_pixel_8_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_8
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel78_din,
        if_full_n => grad_x_strm_in_V_pixel_8_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel78_write,
        if_dout => grad_x_strm_in_V_pixel_8_dout,
        if_empty_n => grad_x_strm_in_V_pixel_8_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_8_read);

    grad_x_strm_in_V_pixel_9_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_9
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel79_din,
        if_full_n => grad_x_strm_in_V_pixel_9_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel79_write,
        if_dout => grad_x_strm_in_V_pixel_9_dout,
        if_empty_n => grad_x_strm_in_V_pixel_9_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_9_read);

    grad_x_strm_in_V_pixel_10_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_10
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel80_din,
        if_full_n => grad_x_strm_in_V_pixel_10_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel80_write,
        if_dout => grad_x_strm_in_V_pixel_10_dout,
        if_empty_n => grad_x_strm_in_V_pixel_10_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_10_read);

    grad_x_strm_in_V_pixel_11_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_11
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel81_din,
        if_full_n => grad_x_strm_in_V_pixel_11_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel81_write,
        if_dout => grad_x_strm_in_V_pixel_11_dout,
        if_empty_n => grad_x_strm_in_V_pixel_11_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_11_read);

    grad_x_strm_in_V_pixel_12_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_12
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel82_din,
        if_full_n => grad_x_strm_in_V_pixel_12_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel82_write,
        if_dout => grad_x_strm_in_V_pixel_12_dout,
        if_empty_n => grad_x_strm_in_V_pixel_12_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_12_read);

    grad_x_strm_in_V_pixel_13_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel83_din,
        if_full_n => grad_x_strm_in_V_pixel_13_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel83_write,
        if_dout => grad_x_strm_in_V_pixel_13_dout,
        if_empty_n => grad_x_strm_in_V_pixel_13_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_13_read);

    grad_x_strm_in_V_pixel_14_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_14
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel84_din,
        if_full_n => grad_x_strm_in_V_pixel_14_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel84_write,
        if_dout => grad_x_strm_in_V_pixel_14_dout,
        if_empty_n => grad_x_strm_in_V_pixel_14_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_14_read);

    grad_x_strm_in_V_pixel_15_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_15
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel85_din,
        if_full_n => grad_x_strm_in_V_pixel_15_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel85_write,
        if_dout => grad_x_strm_in_V_pixel_15_dout,
        if_empty_n => grad_x_strm_in_V_pixel_15_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_15_read);

    grad_x_strm_in_V_pixel_16_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel86_din,
        if_full_n => grad_x_strm_in_V_pixel_16_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel86_write,
        if_dout => grad_x_strm_in_V_pixel_16_dout,
        if_empty_n => grad_x_strm_in_V_pixel_16_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_16_read);

    grad_x_strm_in_V_pixel_17_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_17
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel87_din,
        if_full_n => grad_x_strm_in_V_pixel_17_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel87_write,
        if_dout => grad_x_strm_in_V_pixel_17_dout,
        if_empty_n => grad_x_strm_in_V_pixel_17_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_17_read);

    grad_x_strm_in_V_pixel_18_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_18
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel88_din,
        if_full_n => grad_x_strm_in_V_pixel_18_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel88_write,
        if_dout => grad_x_strm_in_V_pixel_18_dout,
        if_empty_n => grad_x_strm_in_V_pixel_18_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_18_read);

    grad_x_strm_in_V_pixel_19_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_19
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel89_din,
        if_full_n => grad_x_strm_in_V_pixel_19_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel89_write,
        if_dout => grad_x_strm_in_V_pixel_19_dout,
        if_empty_n => grad_x_strm_in_V_pixel_19_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_19_read);

    grad_x_strm_in_V_pixel_20_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_20
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel90_din,
        if_full_n => grad_x_strm_in_V_pixel_20_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel90_write,
        if_dout => grad_x_strm_in_V_pixel_20_dout,
        if_empty_n => grad_x_strm_in_V_pixel_20_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_20_read);

    grad_x_strm_in_V_pixel_21_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_21
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel91_din,
        if_full_n => grad_x_strm_in_V_pixel_21_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel91_write,
        if_dout => grad_x_strm_in_V_pixel_21_dout,
        if_empty_n => grad_x_strm_in_V_pixel_21_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_21_read);

    grad_x_strm_in_V_pixel_22_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_22
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel92_din,
        if_full_n => grad_x_strm_in_V_pixel_22_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel92_write,
        if_dout => grad_x_strm_in_V_pixel_22_dout,
        if_empty_n => grad_x_strm_in_V_pixel_22_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_22_read);

    grad_x_strm_in_V_pixel_23_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_23
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel93_din,
        if_full_n => grad_x_strm_in_V_pixel_23_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel93_write,
        if_dout => grad_x_strm_in_V_pixel_23_dout,
        if_empty_n => grad_x_strm_in_V_pixel_23_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_23_read);

    grad_x_strm_in_V_pixel_24_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_24
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel94_din,
        if_full_n => grad_x_strm_in_V_pixel_24_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel94_write,
        if_dout => grad_x_strm_in_V_pixel_24_dout,
        if_empty_n => grad_x_strm_in_V_pixel_24_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_24_read);

    grad_x_strm_in_V_pixel_25_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_25
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel95_din,
        if_full_n => grad_x_strm_in_V_pixel_25_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel95_write,
        if_dout => grad_x_strm_in_V_pixel_25_dout,
        if_empty_n => grad_x_strm_in_V_pixel_25_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_25_read);

    grad_x_strm_in_V_pixel_26_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_26
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel96_din,
        if_full_n => grad_x_strm_in_V_pixel_26_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel96_write,
        if_dout => grad_x_strm_in_V_pixel_26_dout,
        if_empty_n => grad_x_strm_in_V_pixel_26_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_26_read);

    grad_x_strm_in_V_pixel_27_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_27
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel97_din,
        if_full_n => grad_x_strm_in_V_pixel_27_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel97_write,
        if_dout => grad_x_strm_in_V_pixel_27_dout,
        if_empty_n => grad_x_strm_in_V_pixel_27_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_27_read);

    grad_x_strm_in_V_pixel_28_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_28
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel98_din,
        if_full_n => grad_x_strm_in_V_pixel_28_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel98_write,
        if_dout => grad_x_strm_in_V_pixel_28_dout,
        if_empty_n => grad_x_strm_in_V_pixel_28_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_28_read);

    grad_x_strm_in_V_pixel_29_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_29
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel99_din,
        if_full_n => grad_x_strm_in_V_pixel_29_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel99_write,
        if_dout => grad_x_strm_in_V_pixel_29_dout,
        if_empty_n => grad_x_strm_in_V_pixel_29_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_29_read);

    grad_x_strm_in_V_pixel_30_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_30
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel100_din,
        if_full_n => grad_x_strm_in_V_pixel_30_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel100_write,
        if_dout => grad_x_strm_in_V_pixel_30_dout,
        if_empty_n => grad_x_strm_in_V_pixel_30_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_30_read);

    grad_x_strm_in_V_pixel_31_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_31
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel101_din,
        if_full_n => grad_x_strm_in_V_pixel_31_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel101_write,
        if_dout => grad_x_strm_in_V_pixel_31_dout,
        if_empty_n => grad_x_strm_in_V_pixel_31_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_31_read);

    grad_x_strm_in_V_pixel_32_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_32
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel102_din,
        if_full_n => grad_x_strm_in_V_pixel_32_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel102_write,
        if_dout => grad_x_strm_in_V_pixel_32_dout,
        if_empty_n => grad_x_strm_in_V_pixel_32_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_32_read);

    grad_x_strm_in_V_pixel_33_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_33
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel103_din,
        if_full_n => grad_x_strm_in_V_pixel_33_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel103_write,
        if_dout => grad_x_strm_in_V_pixel_33_dout,
        if_empty_n => grad_x_strm_in_V_pixel_33_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_33_read);

    grad_x_strm_in_V_pixel_34_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_34
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel104_din,
        if_full_n => grad_x_strm_in_V_pixel_34_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel104_write,
        if_dout => grad_x_strm_in_V_pixel_34_dout,
        if_empty_n => grad_x_strm_in_V_pixel_34_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_34_read);

    grad_x_strm_in_V_pixel_35_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_35
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel105_din,
        if_full_n => grad_x_strm_in_V_pixel_35_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel105_write,
        if_dout => grad_x_strm_in_V_pixel_35_dout,
        if_empty_n => grad_x_strm_in_V_pixel_35_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_35_read);

    grad_x_strm_in_V_pixel_36_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_36
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel106_din,
        if_full_n => grad_x_strm_in_V_pixel_36_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel106_write,
        if_dout => grad_x_strm_in_V_pixel_36_dout,
        if_empty_n => grad_x_strm_in_V_pixel_36_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_36_read);

    grad_x_strm_in_V_pixel_37_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_37
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel107_din,
        if_full_n => grad_x_strm_in_V_pixel_37_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel107_write,
        if_dout => grad_x_strm_in_V_pixel_37_dout,
        if_empty_n => grad_x_strm_in_V_pixel_37_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_37_read);

    grad_x_strm_in_V_pixel_38_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_38
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel108_din,
        if_full_n => grad_x_strm_in_V_pixel_38_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel108_write,
        if_dout => grad_x_strm_in_V_pixel_38_dout,
        if_empty_n => grad_x_strm_in_V_pixel_38_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_38_read);

    grad_x_strm_in_V_pixel_39_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_39
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel109_din,
        if_full_n => grad_x_strm_in_V_pixel_39_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel109_write,
        if_dout => grad_x_strm_in_V_pixel_39_dout,
        if_empty_n => grad_x_strm_in_V_pixel_39_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_39_read);

    grad_x_strm_in_V_pixel_40_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_40
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel110_din,
        if_full_n => grad_x_strm_in_V_pixel_40_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel110_write,
        if_dout => grad_x_strm_in_V_pixel_40_dout,
        if_empty_n => grad_x_strm_in_V_pixel_40_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_40_read);

    grad_x_strm_in_V_pixel_41_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_41
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel111_din,
        if_full_n => grad_x_strm_in_V_pixel_41_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel111_write,
        if_dout => grad_x_strm_in_V_pixel_41_dout,
        if_empty_n => grad_x_strm_in_V_pixel_41_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_41_read);

    grad_x_strm_in_V_pixel_42_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_42
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel112_din,
        if_full_n => grad_x_strm_in_V_pixel_42_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel112_write,
        if_dout => grad_x_strm_in_V_pixel_42_dout,
        if_empty_n => grad_x_strm_in_V_pixel_42_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_42_read);

    grad_x_strm_in_V_pixel_43_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_43
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel113_din,
        if_full_n => grad_x_strm_in_V_pixel_43_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel113_write,
        if_dout => grad_x_strm_in_V_pixel_43_dout,
        if_empty_n => grad_x_strm_in_V_pixel_43_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_43_read);

    grad_x_strm_in_V_pixel_44_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_44
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel114_din,
        if_full_n => grad_x_strm_in_V_pixel_44_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel114_write,
        if_dout => grad_x_strm_in_V_pixel_44_dout,
        if_empty_n => grad_x_strm_in_V_pixel_44_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_44_read);

    grad_x_strm_in_V_pixel_45_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_45
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel115_din,
        if_full_n => grad_x_strm_in_V_pixel_45_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel115_write,
        if_dout => grad_x_strm_in_V_pixel_45_dout,
        if_empty_n => grad_x_strm_in_V_pixel_45_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_45_read);

    grad_x_strm_in_V_pixel_46_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_46
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel116_din,
        if_full_n => grad_x_strm_in_V_pixel_46_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel116_write,
        if_dout => grad_x_strm_in_V_pixel_46_dout,
        if_empty_n => grad_x_strm_in_V_pixel_46_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_46_read);

    grad_x_strm_in_V_pixel_47_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_47
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel117_din,
        if_full_n => grad_x_strm_in_V_pixel_47_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel117_write,
        if_dout => grad_x_strm_in_V_pixel_47_dout,
        if_empty_n => grad_x_strm_in_V_pixel_47_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_47_read);

    grad_x_strm_in_V_pixel_48_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_48
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel118_din,
        if_full_n => grad_x_strm_in_V_pixel_48_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel118_write,
        if_dout => grad_x_strm_in_V_pixel_48_dout,
        if_empty_n => grad_x_strm_in_V_pixel_48_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_48_read);

    grad_x_strm_in_V_pixel_49_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_49
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel119_din,
        if_full_n => grad_x_strm_in_V_pixel_49_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel119_write,
        if_dout => grad_x_strm_in_V_pixel_49_dout,
        if_empty_n => grad_x_strm_in_V_pixel_49_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_49_read);

    grad_x_strm_in_V_pixel_50_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_50
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel120_din,
        if_full_n => grad_x_strm_in_V_pixel_50_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel120_write,
        if_dout => grad_x_strm_in_V_pixel_50_dout,
        if_empty_n => grad_x_strm_in_V_pixel_50_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_50_read);

    grad_x_strm_in_V_pixel_51_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_51
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel121_din,
        if_full_n => grad_x_strm_in_V_pixel_51_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel121_write,
        if_dout => grad_x_strm_in_V_pixel_51_dout,
        if_empty_n => grad_x_strm_in_V_pixel_51_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_51_read);

    grad_x_strm_in_V_pixel_52_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_52
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel122_din,
        if_full_n => grad_x_strm_in_V_pixel_52_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel122_write,
        if_dout => grad_x_strm_in_V_pixel_52_dout,
        if_empty_n => grad_x_strm_in_V_pixel_52_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_52_read);

    grad_x_strm_in_V_pixel_53_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_53
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel123_din,
        if_full_n => grad_x_strm_in_V_pixel_53_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel123_write,
        if_dout => grad_x_strm_in_V_pixel_53_dout,
        if_empty_n => grad_x_strm_in_V_pixel_53_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_53_read);

    grad_x_strm_in_V_pixel_54_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_54
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel124_din,
        if_full_n => grad_x_strm_in_V_pixel_54_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel124_write,
        if_dout => grad_x_strm_in_V_pixel_54_dout,
        if_empty_n => grad_x_strm_in_V_pixel_54_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_54_read);

    grad_x_strm_in_V_pixel_55_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_55
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel125_din,
        if_full_n => grad_x_strm_in_V_pixel_55_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel125_write,
        if_dout => grad_x_strm_in_V_pixel_55_dout,
        if_empty_n => grad_x_strm_in_V_pixel_55_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_55_read);

    grad_x_strm_in_V_pixel_56_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_56
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel126_din,
        if_full_n => grad_x_strm_in_V_pixel_56_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel126_write,
        if_dout => grad_x_strm_in_V_pixel_56_dout,
        if_empty_n => grad_x_strm_in_V_pixel_56_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_56_read);

    grad_x_strm_in_V_pixel_57_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_57
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel127_din,
        if_full_n => grad_x_strm_in_V_pixel_57_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel127_write,
        if_dout => grad_x_strm_in_V_pixel_57_dout,
        if_empty_n => grad_x_strm_in_V_pixel_57_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_57_read);

    grad_x_strm_in_V_pixel_58_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_58
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel128_din,
        if_full_n => grad_x_strm_in_V_pixel_58_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel128_write,
        if_dout => grad_x_strm_in_V_pixel_58_dout,
        if_empty_n => grad_x_strm_in_V_pixel_58_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_58_read);

    grad_x_strm_in_V_pixel_59_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_59
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel129_din,
        if_full_n => grad_x_strm_in_V_pixel_59_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel129_write,
        if_dout => grad_x_strm_in_V_pixel_59_dout,
        if_empty_n => grad_x_strm_in_V_pixel_59_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_59_read);

    grad_x_strm_in_V_pixel_60_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_60
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel130_din,
        if_full_n => grad_x_strm_in_V_pixel_60_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel130_write,
        if_dout => grad_x_strm_in_V_pixel_60_dout,
        if_empty_n => grad_x_strm_in_V_pixel_60_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_60_read);

    grad_x_strm_in_V_pixel_61_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_61
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel131_din,
        if_full_n => grad_x_strm_in_V_pixel_61_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel131_write,
        if_dout => grad_x_strm_in_V_pixel_61_dout,
        if_empty_n => grad_x_strm_in_V_pixel_61_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_61_read);

    grad_x_strm_in_V_pixel_62_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_62
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel132_din,
        if_full_n => grad_x_strm_in_V_pixel_62_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel132_write,
        if_dout => grad_x_strm_in_V_pixel_62_dout,
        if_empty_n => grad_x_strm_in_V_pixel_62_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_62_read);

    grad_x_strm_in_V_pixel_63_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_63
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel133_din,
        if_full_n => grad_x_strm_in_V_pixel_63_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel133_write,
        if_dout => grad_x_strm_in_V_pixel_63_dout,
        if_empty_n => grad_x_strm_in_V_pixel_63_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_63_read);

    grad_x_strm_in_V_pixel_64_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_64
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel134_din,
        if_full_n => grad_x_strm_in_V_pixel_64_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel134_write,
        if_dout => grad_x_strm_in_V_pixel_64_dout,
        if_empty_n => grad_x_strm_in_V_pixel_64_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_64_read);

    grad_x_strm_in_V_pixel_65_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_65
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel135_din,
        if_full_n => grad_x_strm_in_V_pixel_65_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel135_write,
        if_dout => grad_x_strm_in_V_pixel_65_dout,
        if_empty_n => grad_x_strm_in_V_pixel_65_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_65_read);

    grad_x_strm_in_V_pixel_66_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_66
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel136_din,
        if_full_n => grad_x_strm_in_V_pixel_66_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel136_write,
        if_dout => grad_x_strm_in_V_pixel_66_dout,
        if_empty_n => grad_x_strm_in_V_pixel_66_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_66_read);

    grad_x_strm_in_V_pixel_67_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_67
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel137_din,
        if_full_n => grad_x_strm_in_V_pixel_67_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel137_write,
        if_dout => grad_x_strm_in_V_pixel_67_dout,
        if_empty_n => grad_x_strm_in_V_pixel_67_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_67_read);

    grad_x_strm_in_V_pixel_68_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_68
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel138_din,
        if_full_n => grad_x_strm_in_V_pixel_68_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel138_write,
        if_dout => grad_x_strm_in_V_pixel_68_dout,
        if_empty_n => grad_x_strm_in_V_pixel_68_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_68_read);

    grad_x_strm_in_V_pixel_69_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_69
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel139_din,
        if_full_n => grad_x_strm_in_V_pixel_69_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel139_write,
        if_dout => grad_x_strm_in_V_pixel_69_dout,
        if_empty_n => grad_x_strm_in_V_pixel_69_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_69_read);

    grad_x_strm_in_V_pixel_70_U : component FIFO_Sobel_vxMagnitude_grad_x_strm_in_V_pixel_70
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel140_din,
        if_full_n => grad_x_strm_in_V_pixel_70_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_2_U0_dst_V_pixel140_write,
        if_dout => grad_x_strm_in_V_pixel_70_dout,
        if_empty_n => grad_x_strm_in_V_pixel_70_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_x_V_pixel_70_read);

    grad_y_strm_in_V_pixel_0_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel_din,
        if_full_n => grad_y_strm_in_V_pixel_0_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel_write,
        if_dout => grad_y_strm_in_V_pixel_0_dout,
        if_empty_n => grad_y_strm_in_V_pixel_0_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_0_read);

    grad_y_strm_in_V_pixel_1_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel71_din,
        if_full_n => grad_y_strm_in_V_pixel_1_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel71_write,
        if_dout => grad_y_strm_in_V_pixel_1_dout,
        if_empty_n => grad_y_strm_in_V_pixel_1_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_1_read);

    grad_y_strm_in_V_pixel_2_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel72_din,
        if_full_n => grad_y_strm_in_V_pixel_2_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel72_write,
        if_dout => grad_y_strm_in_V_pixel_2_dout,
        if_empty_n => grad_y_strm_in_V_pixel_2_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_2_read);

    grad_y_strm_in_V_pixel_3_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel73_din,
        if_full_n => grad_y_strm_in_V_pixel_3_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel73_write,
        if_dout => grad_y_strm_in_V_pixel_3_dout,
        if_empty_n => grad_y_strm_in_V_pixel_3_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_3_read);

    grad_y_strm_in_V_pixel_4_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel74_din,
        if_full_n => grad_y_strm_in_V_pixel_4_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel74_write,
        if_dout => grad_y_strm_in_V_pixel_4_dout,
        if_empty_n => grad_y_strm_in_V_pixel_4_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_4_read);

    grad_y_strm_in_V_pixel_5_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_5
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel75_din,
        if_full_n => grad_y_strm_in_V_pixel_5_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel75_write,
        if_dout => grad_y_strm_in_V_pixel_5_dout,
        if_empty_n => grad_y_strm_in_V_pixel_5_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_5_read);

    grad_y_strm_in_V_pixel_6_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel76_din,
        if_full_n => grad_y_strm_in_V_pixel_6_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel76_write,
        if_dout => grad_y_strm_in_V_pixel_6_dout,
        if_empty_n => grad_y_strm_in_V_pixel_6_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_6_read);

    grad_y_strm_in_V_pixel_7_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel77_din,
        if_full_n => grad_y_strm_in_V_pixel_7_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel77_write,
        if_dout => grad_y_strm_in_V_pixel_7_dout,
        if_empty_n => grad_y_strm_in_V_pixel_7_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_7_read);

    grad_y_strm_in_V_pixel_8_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_8
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel78_din,
        if_full_n => grad_y_strm_in_V_pixel_8_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel78_write,
        if_dout => grad_y_strm_in_V_pixel_8_dout,
        if_empty_n => grad_y_strm_in_V_pixel_8_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_8_read);

    grad_y_strm_in_V_pixel_9_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_9
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel79_din,
        if_full_n => grad_y_strm_in_V_pixel_9_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel79_write,
        if_dout => grad_y_strm_in_V_pixel_9_dout,
        if_empty_n => grad_y_strm_in_V_pixel_9_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_9_read);

    grad_y_strm_in_V_pixel_10_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_10
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel80_din,
        if_full_n => grad_y_strm_in_V_pixel_10_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel80_write,
        if_dout => grad_y_strm_in_V_pixel_10_dout,
        if_empty_n => grad_y_strm_in_V_pixel_10_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_10_read);

    grad_y_strm_in_V_pixel_11_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_11
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel81_din,
        if_full_n => grad_y_strm_in_V_pixel_11_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel81_write,
        if_dout => grad_y_strm_in_V_pixel_11_dout,
        if_empty_n => grad_y_strm_in_V_pixel_11_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_11_read);

    grad_y_strm_in_V_pixel_12_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_12
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel82_din,
        if_full_n => grad_y_strm_in_V_pixel_12_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel82_write,
        if_dout => grad_y_strm_in_V_pixel_12_dout,
        if_empty_n => grad_y_strm_in_V_pixel_12_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_12_read);

    grad_y_strm_in_V_pixel_13_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel83_din,
        if_full_n => grad_y_strm_in_V_pixel_13_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel83_write,
        if_dout => grad_y_strm_in_V_pixel_13_dout,
        if_empty_n => grad_y_strm_in_V_pixel_13_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_13_read);

    grad_y_strm_in_V_pixel_14_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_14
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel84_din,
        if_full_n => grad_y_strm_in_V_pixel_14_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel84_write,
        if_dout => grad_y_strm_in_V_pixel_14_dout,
        if_empty_n => grad_y_strm_in_V_pixel_14_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_14_read);

    grad_y_strm_in_V_pixel_15_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_15
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel85_din,
        if_full_n => grad_y_strm_in_V_pixel_15_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel85_write,
        if_dout => grad_y_strm_in_V_pixel_15_dout,
        if_empty_n => grad_y_strm_in_V_pixel_15_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_15_read);

    grad_y_strm_in_V_pixel_16_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel86_din,
        if_full_n => grad_y_strm_in_V_pixel_16_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel86_write,
        if_dout => grad_y_strm_in_V_pixel_16_dout,
        if_empty_n => grad_y_strm_in_V_pixel_16_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_16_read);

    grad_y_strm_in_V_pixel_17_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_17
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel87_din,
        if_full_n => grad_y_strm_in_V_pixel_17_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel87_write,
        if_dout => grad_y_strm_in_V_pixel_17_dout,
        if_empty_n => grad_y_strm_in_V_pixel_17_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_17_read);

    grad_y_strm_in_V_pixel_18_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_18
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel88_din,
        if_full_n => grad_y_strm_in_V_pixel_18_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel88_write,
        if_dout => grad_y_strm_in_V_pixel_18_dout,
        if_empty_n => grad_y_strm_in_V_pixel_18_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_18_read);

    grad_y_strm_in_V_pixel_19_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_19
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel89_din,
        if_full_n => grad_y_strm_in_V_pixel_19_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel89_write,
        if_dout => grad_y_strm_in_V_pixel_19_dout,
        if_empty_n => grad_y_strm_in_V_pixel_19_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_19_read);

    grad_y_strm_in_V_pixel_20_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_20
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel90_din,
        if_full_n => grad_y_strm_in_V_pixel_20_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel90_write,
        if_dout => grad_y_strm_in_V_pixel_20_dout,
        if_empty_n => grad_y_strm_in_V_pixel_20_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_20_read);

    grad_y_strm_in_V_pixel_21_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_21
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel91_din,
        if_full_n => grad_y_strm_in_V_pixel_21_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel91_write,
        if_dout => grad_y_strm_in_V_pixel_21_dout,
        if_empty_n => grad_y_strm_in_V_pixel_21_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_21_read);

    grad_y_strm_in_V_pixel_22_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_22
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel92_din,
        if_full_n => grad_y_strm_in_V_pixel_22_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel92_write,
        if_dout => grad_y_strm_in_V_pixel_22_dout,
        if_empty_n => grad_y_strm_in_V_pixel_22_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_22_read);

    grad_y_strm_in_V_pixel_23_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_23
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel93_din,
        if_full_n => grad_y_strm_in_V_pixel_23_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel93_write,
        if_dout => grad_y_strm_in_V_pixel_23_dout,
        if_empty_n => grad_y_strm_in_V_pixel_23_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_23_read);

    grad_y_strm_in_V_pixel_24_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_24
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel94_din,
        if_full_n => grad_y_strm_in_V_pixel_24_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel94_write,
        if_dout => grad_y_strm_in_V_pixel_24_dout,
        if_empty_n => grad_y_strm_in_V_pixel_24_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_24_read);

    grad_y_strm_in_V_pixel_25_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_25
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel95_din,
        if_full_n => grad_y_strm_in_V_pixel_25_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel95_write,
        if_dout => grad_y_strm_in_V_pixel_25_dout,
        if_empty_n => grad_y_strm_in_V_pixel_25_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_25_read);

    grad_y_strm_in_V_pixel_26_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_26
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel96_din,
        if_full_n => grad_y_strm_in_V_pixel_26_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel96_write,
        if_dout => grad_y_strm_in_V_pixel_26_dout,
        if_empty_n => grad_y_strm_in_V_pixel_26_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_26_read);

    grad_y_strm_in_V_pixel_27_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_27
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel97_din,
        if_full_n => grad_y_strm_in_V_pixel_27_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel97_write,
        if_dout => grad_y_strm_in_V_pixel_27_dout,
        if_empty_n => grad_y_strm_in_V_pixel_27_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_27_read);

    grad_y_strm_in_V_pixel_28_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_28
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel98_din,
        if_full_n => grad_y_strm_in_V_pixel_28_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel98_write,
        if_dout => grad_y_strm_in_V_pixel_28_dout,
        if_empty_n => grad_y_strm_in_V_pixel_28_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_28_read);

    grad_y_strm_in_V_pixel_29_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_29
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel99_din,
        if_full_n => grad_y_strm_in_V_pixel_29_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel99_write,
        if_dout => grad_y_strm_in_V_pixel_29_dout,
        if_empty_n => grad_y_strm_in_V_pixel_29_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_29_read);

    grad_y_strm_in_V_pixel_30_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_30
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel100_din,
        if_full_n => grad_y_strm_in_V_pixel_30_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel100_write,
        if_dout => grad_y_strm_in_V_pixel_30_dout,
        if_empty_n => grad_y_strm_in_V_pixel_30_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_30_read);

    grad_y_strm_in_V_pixel_31_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_31
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel101_din,
        if_full_n => grad_y_strm_in_V_pixel_31_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel101_write,
        if_dout => grad_y_strm_in_V_pixel_31_dout,
        if_empty_n => grad_y_strm_in_V_pixel_31_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_31_read);

    grad_y_strm_in_V_pixel_32_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_32
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel102_din,
        if_full_n => grad_y_strm_in_V_pixel_32_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel102_write,
        if_dout => grad_y_strm_in_V_pixel_32_dout,
        if_empty_n => grad_y_strm_in_V_pixel_32_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_32_read);

    grad_y_strm_in_V_pixel_33_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_33
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel103_din,
        if_full_n => grad_y_strm_in_V_pixel_33_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel103_write,
        if_dout => grad_y_strm_in_V_pixel_33_dout,
        if_empty_n => grad_y_strm_in_V_pixel_33_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_33_read);

    grad_y_strm_in_V_pixel_34_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_34
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel104_din,
        if_full_n => grad_y_strm_in_V_pixel_34_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel104_write,
        if_dout => grad_y_strm_in_V_pixel_34_dout,
        if_empty_n => grad_y_strm_in_V_pixel_34_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_34_read);

    grad_y_strm_in_V_pixel_35_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_35
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel105_din,
        if_full_n => grad_y_strm_in_V_pixel_35_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel105_write,
        if_dout => grad_y_strm_in_V_pixel_35_dout,
        if_empty_n => grad_y_strm_in_V_pixel_35_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_35_read);

    grad_y_strm_in_V_pixel_36_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_36
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel106_din,
        if_full_n => grad_y_strm_in_V_pixel_36_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel106_write,
        if_dout => grad_y_strm_in_V_pixel_36_dout,
        if_empty_n => grad_y_strm_in_V_pixel_36_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_36_read);

    grad_y_strm_in_V_pixel_37_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_37
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel107_din,
        if_full_n => grad_y_strm_in_V_pixel_37_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel107_write,
        if_dout => grad_y_strm_in_V_pixel_37_dout,
        if_empty_n => grad_y_strm_in_V_pixel_37_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_37_read);

    grad_y_strm_in_V_pixel_38_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_38
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel108_din,
        if_full_n => grad_y_strm_in_V_pixel_38_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel108_write,
        if_dout => grad_y_strm_in_V_pixel_38_dout,
        if_empty_n => grad_y_strm_in_V_pixel_38_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_38_read);

    grad_y_strm_in_V_pixel_39_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_39
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel109_din,
        if_full_n => grad_y_strm_in_V_pixel_39_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel109_write,
        if_dout => grad_y_strm_in_V_pixel_39_dout,
        if_empty_n => grad_y_strm_in_V_pixel_39_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_39_read);

    grad_y_strm_in_V_pixel_40_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_40
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel110_din,
        if_full_n => grad_y_strm_in_V_pixel_40_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel110_write,
        if_dout => grad_y_strm_in_V_pixel_40_dout,
        if_empty_n => grad_y_strm_in_V_pixel_40_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_40_read);

    grad_y_strm_in_V_pixel_41_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_41
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel111_din,
        if_full_n => grad_y_strm_in_V_pixel_41_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel111_write,
        if_dout => grad_y_strm_in_V_pixel_41_dout,
        if_empty_n => grad_y_strm_in_V_pixel_41_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_41_read);

    grad_y_strm_in_V_pixel_42_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_42
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel112_din,
        if_full_n => grad_y_strm_in_V_pixel_42_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel112_write,
        if_dout => grad_y_strm_in_V_pixel_42_dout,
        if_empty_n => grad_y_strm_in_V_pixel_42_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_42_read);

    grad_y_strm_in_V_pixel_43_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_43
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel113_din,
        if_full_n => grad_y_strm_in_V_pixel_43_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel113_write,
        if_dout => grad_y_strm_in_V_pixel_43_dout,
        if_empty_n => grad_y_strm_in_V_pixel_43_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_43_read);

    grad_y_strm_in_V_pixel_44_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_44
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel114_din,
        if_full_n => grad_y_strm_in_V_pixel_44_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel114_write,
        if_dout => grad_y_strm_in_V_pixel_44_dout,
        if_empty_n => grad_y_strm_in_V_pixel_44_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_44_read);

    grad_y_strm_in_V_pixel_45_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_45
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel115_din,
        if_full_n => grad_y_strm_in_V_pixel_45_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel115_write,
        if_dout => grad_y_strm_in_V_pixel_45_dout,
        if_empty_n => grad_y_strm_in_V_pixel_45_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_45_read);

    grad_y_strm_in_V_pixel_46_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_46
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel116_din,
        if_full_n => grad_y_strm_in_V_pixel_46_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel116_write,
        if_dout => grad_y_strm_in_V_pixel_46_dout,
        if_empty_n => grad_y_strm_in_V_pixel_46_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_46_read);

    grad_y_strm_in_V_pixel_47_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_47
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel117_din,
        if_full_n => grad_y_strm_in_V_pixel_47_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel117_write,
        if_dout => grad_y_strm_in_V_pixel_47_dout,
        if_empty_n => grad_y_strm_in_V_pixel_47_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_47_read);

    grad_y_strm_in_V_pixel_48_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_48
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel118_din,
        if_full_n => grad_y_strm_in_V_pixel_48_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel118_write,
        if_dout => grad_y_strm_in_V_pixel_48_dout,
        if_empty_n => grad_y_strm_in_V_pixel_48_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_48_read);

    grad_y_strm_in_V_pixel_49_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_49
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel119_din,
        if_full_n => grad_y_strm_in_V_pixel_49_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel119_write,
        if_dout => grad_y_strm_in_V_pixel_49_dout,
        if_empty_n => grad_y_strm_in_V_pixel_49_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_49_read);

    grad_y_strm_in_V_pixel_50_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_50
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel120_din,
        if_full_n => grad_y_strm_in_V_pixel_50_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel120_write,
        if_dout => grad_y_strm_in_V_pixel_50_dout,
        if_empty_n => grad_y_strm_in_V_pixel_50_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_50_read);

    grad_y_strm_in_V_pixel_51_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_51
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel121_din,
        if_full_n => grad_y_strm_in_V_pixel_51_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel121_write,
        if_dout => grad_y_strm_in_V_pixel_51_dout,
        if_empty_n => grad_y_strm_in_V_pixel_51_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_51_read);

    grad_y_strm_in_V_pixel_52_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_52
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel122_din,
        if_full_n => grad_y_strm_in_V_pixel_52_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel122_write,
        if_dout => grad_y_strm_in_V_pixel_52_dout,
        if_empty_n => grad_y_strm_in_V_pixel_52_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_52_read);

    grad_y_strm_in_V_pixel_53_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_53
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel123_din,
        if_full_n => grad_y_strm_in_V_pixel_53_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel123_write,
        if_dout => grad_y_strm_in_V_pixel_53_dout,
        if_empty_n => grad_y_strm_in_V_pixel_53_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_53_read);

    grad_y_strm_in_V_pixel_54_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_54
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel124_din,
        if_full_n => grad_y_strm_in_V_pixel_54_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel124_write,
        if_dout => grad_y_strm_in_V_pixel_54_dout,
        if_empty_n => grad_y_strm_in_V_pixel_54_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_54_read);

    grad_y_strm_in_V_pixel_55_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_55
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel125_din,
        if_full_n => grad_y_strm_in_V_pixel_55_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel125_write,
        if_dout => grad_y_strm_in_V_pixel_55_dout,
        if_empty_n => grad_y_strm_in_V_pixel_55_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_55_read);

    grad_y_strm_in_V_pixel_56_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_56
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel126_din,
        if_full_n => grad_y_strm_in_V_pixel_56_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel126_write,
        if_dout => grad_y_strm_in_V_pixel_56_dout,
        if_empty_n => grad_y_strm_in_V_pixel_56_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_56_read);

    grad_y_strm_in_V_pixel_57_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_57
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel127_din,
        if_full_n => grad_y_strm_in_V_pixel_57_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel127_write,
        if_dout => grad_y_strm_in_V_pixel_57_dout,
        if_empty_n => grad_y_strm_in_V_pixel_57_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_57_read);

    grad_y_strm_in_V_pixel_58_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_58
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel128_din,
        if_full_n => grad_y_strm_in_V_pixel_58_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel128_write,
        if_dout => grad_y_strm_in_V_pixel_58_dout,
        if_empty_n => grad_y_strm_in_V_pixel_58_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_58_read);

    grad_y_strm_in_V_pixel_59_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_59
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel129_din,
        if_full_n => grad_y_strm_in_V_pixel_59_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel129_write,
        if_dout => grad_y_strm_in_V_pixel_59_dout,
        if_empty_n => grad_y_strm_in_V_pixel_59_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_59_read);

    grad_y_strm_in_V_pixel_60_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_60
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel130_din,
        if_full_n => grad_y_strm_in_V_pixel_60_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel130_write,
        if_dout => grad_y_strm_in_V_pixel_60_dout,
        if_empty_n => grad_y_strm_in_V_pixel_60_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_60_read);

    grad_y_strm_in_V_pixel_61_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_61
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel131_din,
        if_full_n => grad_y_strm_in_V_pixel_61_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel131_write,
        if_dout => grad_y_strm_in_V_pixel_61_dout,
        if_empty_n => grad_y_strm_in_V_pixel_61_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_61_read);

    grad_y_strm_in_V_pixel_62_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_62
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel132_din,
        if_full_n => grad_y_strm_in_V_pixel_62_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel132_write,
        if_dout => grad_y_strm_in_V_pixel_62_dout,
        if_empty_n => grad_y_strm_in_V_pixel_62_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_62_read);

    grad_y_strm_in_V_pixel_63_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_63
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel133_din,
        if_full_n => grad_y_strm_in_V_pixel_63_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel133_write,
        if_dout => grad_y_strm_in_V_pixel_63_dout,
        if_empty_n => grad_y_strm_in_V_pixel_63_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_63_read);

    grad_y_strm_in_V_pixel_64_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_64
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel134_din,
        if_full_n => grad_y_strm_in_V_pixel_64_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel134_write,
        if_dout => grad_y_strm_in_V_pixel_64_dout,
        if_empty_n => grad_y_strm_in_V_pixel_64_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_64_read);

    grad_y_strm_in_V_pixel_65_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_65
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel135_din,
        if_full_n => grad_y_strm_in_V_pixel_65_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel135_write,
        if_dout => grad_y_strm_in_V_pixel_65_dout,
        if_empty_n => grad_y_strm_in_V_pixel_65_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_65_read);

    grad_y_strm_in_V_pixel_66_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_66
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel136_din,
        if_full_n => grad_y_strm_in_V_pixel_66_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel136_write,
        if_dout => grad_y_strm_in_V_pixel_66_dout,
        if_empty_n => grad_y_strm_in_V_pixel_66_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_66_read);

    grad_y_strm_in_V_pixel_67_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_67
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel137_din,
        if_full_n => grad_y_strm_in_V_pixel_67_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel137_write,
        if_dout => grad_y_strm_in_V_pixel_67_dout,
        if_empty_n => grad_y_strm_in_V_pixel_67_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_67_read);

    grad_y_strm_in_V_pixel_68_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_68
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel138_din,
        if_full_n => grad_y_strm_in_V_pixel_68_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel138_write,
        if_dout => grad_y_strm_in_V_pixel_68_dout,
        if_empty_n => grad_y_strm_in_V_pixel_68_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_68_read);

    grad_y_strm_in_V_pixel_69_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_69
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel139_din,
        if_full_n => grad_y_strm_in_V_pixel_69_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel139_write,
        if_dout => grad_y_strm_in_V_pixel_69_dout,
        if_empty_n => grad_y_strm_in_V_pixel_69_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_69_read);

    grad_y_strm_in_V_pixel_70_U : component FIFO_Sobel_vxMagnitude_grad_y_strm_in_V_pixel_70
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel140_din,
        if_full_n => grad_y_strm_in_V_pixel_70_full_n,
        if_write => Sobel_upstrm2downstrm_array_of_pixel_1_U0_dst_V_pixel140_write,
        if_dout => grad_y_strm_in_V_pixel_70_dout,
        if_empty_n => grad_y_strm_in_V_pixel_70_empty_n,
        if_read => Sobel_magnitude_strm_U0_grad_y_V_pixel_70_read);

    strm_out_V_pixel_0_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_0_din,
        if_full_n => strm_out_V_pixel_0_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_0_write,
        if_dout => strm_out_V_pixel_0_dout,
        if_empty_n => strm_out_V_pixel_0_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel_read);

    strm_out_V_pixel_1_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_1
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_1_din,
        if_full_n => strm_out_V_pixel_1_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_1_write,
        if_dout => strm_out_V_pixel_1_dout,
        if_empty_n => strm_out_V_pixel_1_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel1_read);

    strm_out_V_pixel_2_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_2_din,
        if_full_n => strm_out_V_pixel_2_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_2_write,
        if_dout => strm_out_V_pixel_2_dout,
        if_empty_n => strm_out_V_pixel_2_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel2_read);

    strm_out_V_pixel_3_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_3
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_3_din,
        if_full_n => strm_out_V_pixel_3_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_3_write,
        if_dout => strm_out_V_pixel_3_dout,
        if_empty_n => strm_out_V_pixel_3_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel3_read);

    strm_out_V_pixel_4_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_4
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_4_din,
        if_full_n => strm_out_V_pixel_4_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_4_write,
        if_dout => strm_out_V_pixel_4_dout,
        if_empty_n => strm_out_V_pixel_4_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel4_read);

    strm_out_V_pixel_5_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_5
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_5_din,
        if_full_n => strm_out_V_pixel_5_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_5_write,
        if_dout => strm_out_V_pixel_5_dout,
        if_empty_n => strm_out_V_pixel_5_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel5_read);

    strm_out_V_pixel_6_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_6
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_6_din,
        if_full_n => strm_out_V_pixel_6_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_6_write,
        if_dout => strm_out_V_pixel_6_dout,
        if_empty_n => strm_out_V_pixel_6_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel6_read);

    strm_out_V_pixel_7_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_7
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_7_din,
        if_full_n => strm_out_V_pixel_7_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_7_write,
        if_dout => strm_out_V_pixel_7_dout,
        if_empty_n => strm_out_V_pixel_7_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel7_read);

    strm_out_V_pixel_8_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_8
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_8_din,
        if_full_n => strm_out_V_pixel_8_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_8_write,
        if_dout => strm_out_V_pixel_8_dout,
        if_empty_n => strm_out_V_pixel_8_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel8_read);

    strm_out_V_pixel_9_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_9
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_9_din,
        if_full_n => strm_out_V_pixel_9_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_9_write,
        if_dout => strm_out_V_pixel_9_dout,
        if_empty_n => strm_out_V_pixel_9_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel9_read);

    strm_out_V_pixel_10_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_10
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_10_din,
        if_full_n => strm_out_V_pixel_10_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_10_write,
        if_dout => strm_out_V_pixel_10_dout,
        if_empty_n => strm_out_V_pixel_10_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel10_read);

    strm_out_V_pixel_11_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_11
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_11_din,
        if_full_n => strm_out_V_pixel_11_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_11_write,
        if_dout => strm_out_V_pixel_11_dout,
        if_empty_n => strm_out_V_pixel_11_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel11_read);

    strm_out_V_pixel_12_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_12
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_12_din,
        if_full_n => strm_out_V_pixel_12_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_12_write,
        if_dout => strm_out_V_pixel_12_dout,
        if_empty_n => strm_out_V_pixel_12_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel12_read);

    strm_out_V_pixel_13_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_13
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_13_din,
        if_full_n => strm_out_V_pixel_13_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_13_write,
        if_dout => strm_out_V_pixel_13_dout,
        if_empty_n => strm_out_V_pixel_13_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel13_read);

    strm_out_V_pixel_14_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_14
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_14_din,
        if_full_n => strm_out_V_pixel_14_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_14_write,
        if_dout => strm_out_V_pixel_14_dout,
        if_empty_n => strm_out_V_pixel_14_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel14_read);

    strm_out_V_pixel_15_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_15
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_15_din,
        if_full_n => strm_out_V_pixel_15_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_15_write,
        if_dout => strm_out_V_pixel_15_dout,
        if_empty_n => strm_out_V_pixel_15_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel15_read);

    strm_out_V_pixel_16_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_16_din,
        if_full_n => strm_out_V_pixel_16_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_16_write,
        if_dout => strm_out_V_pixel_16_dout,
        if_empty_n => strm_out_V_pixel_16_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel16_read);

    strm_out_V_pixel_17_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_17
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_17_din,
        if_full_n => strm_out_V_pixel_17_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_17_write,
        if_dout => strm_out_V_pixel_17_dout,
        if_empty_n => strm_out_V_pixel_17_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel17_read);

    strm_out_V_pixel_18_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_18
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_18_din,
        if_full_n => strm_out_V_pixel_18_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_18_write,
        if_dout => strm_out_V_pixel_18_dout,
        if_empty_n => strm_out_V_pixel_18_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel18_read);

    strm_out_V_pixel_19_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_19
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_19_din,
        if_full_n => strm_out_V_pixel_19_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_19_write,
        if_dout => strm_out_V_pixel_19_dout,
        if_empty_n => strm_out_V_pixel_19_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel19_read);

    strm_out_V_pixel_20_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_20
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_20_din,
        if_full_n => strm_out_V_pixel_20_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_20_write,
        if_dout => strm_out_V_pixel_20_dout,
        if_empty_n => strm_out_V_pixel_20_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel20_read);

    strm_out_V_pixel_21_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_21
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_21_din,
        if_full_n => strm_out_V_pixel_21_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_21_write,
        if_dout => strm_out_V_pixel_21_dout,
        if_empty_n => strm_out_V_pixel_21_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel21_read);

    strm_out_V_pixel_22_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_22
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_22_din,
        if_full_n => strm_out_V_pixel_22_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_22_write,
        if_dout => strm_out_V_pixel_22_dout,
        if_empty_n => strm_out_V_pixel_22_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel22_read);

    strm_out_V_pixel_23_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_23
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_23_din,
        if_full_n => strm_out_V_pixel_23_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_23_write,
        if_dout => strm_out_V_pixel_23_dout,
        if_empty_n => strm_out_V_pixel_23_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel23_read);

    strm_out_V_pixel_24_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_24
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_24_din,
        if_full_n => strm_out_V_pixel_24_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_24_write,
        if_dout => strm_out_V_pixel_24_dout,
        if_empty_n => strm_out_V_pixel_24_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel24_read);

    strm_out_V_pixel_25_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_25
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_25_din,
        if_full_n => strm_out_V_pixel_25_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_25_write,
        if_dout => strm_out_V_pixel_25_dout,
        if_empty_n => strm_out_V_pixel_25_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel25_read);

    strm_out_V_pixel_26_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_26
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_26_din,
        if_full_n => strm_out_V_pixel_26_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_26_write,
        if_dout => strm_out_V_pixel_26_dout,
        if_empty_n => strm_out_V_pixel_26_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel26_read);

    strm_out_V_pixel_27_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_27
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_27_din,
        if_full_n => strm_out_V_pixel_27_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_27_write,
        if_dout => strm_out_V_pixel_27_dout,
        if_empty_n => strm_out_V_pixel_27_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel27_read);

    strm_out_V_pixel_28_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_28
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_28_din,
        if_full_n => strm_out_V_pixel_28_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_28_write,
        if_dout => strm_out_V_pixel_28_dout,
        if_empty_n => strm_out_V_pixel_28_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel28_read);

    strm_out_V_pixel_29_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_29
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_29_din,
        if_full_n => strm_out_V_pixel_29_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_29_write,
        if_dout => strm_out_V_pixel_29_dout,
        if_empty_n => strm_out_V_pixel_29_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel29_read);

    strm_out_V_pixel_30_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_30
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_30_din,
        if_full_n => strm_out_V_pixel_30_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_30_write,
        if_dout => strm_out_V_pixel_30_dout,
        if_empty_n => strm_out_V_pixel_30_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel30_read);

    strm_out_V_pixel_31_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_31
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_31_din,
        if_full_n => strm_out_V_pixel_31_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_31_write,
        if_dout => strm_out_V_pixel_31_dout,
        if_empty_n => strm_out_V_pixel_31_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel31_read);

    strm_out_V_pixel_32_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_32
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_32_din,
        if_full_n => strm_out_V_pixel_32_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_32_write,
        if_dout => strm_out_V_pixel_32_dout,
        if_empty_n => strm_out_V_pixel_32_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel32_read);

    strm_out_V_pixel_33_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_33
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_33_din,
        if_full_n => strm_out_V_pixel_33_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_33_write,
        if_dout => strm_out_V_pixel_33_dout,
        if_empty_n => strm_out_V_pixel_33_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel33_read);

    strm_out_V_pixel_34_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_34
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_34_din,
        if_full_n => strm_out_V_pixel_34_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_34_write,
        if_dout => strm_out_V_pixel_34_dout,
        if_empty_n => strm_out_V_pixel_34_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel34_read);

    strm_out_V_pixel_35_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_35
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_35_din,
        if_full_n => strm_out_V_pixel_35_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_35_write,
        if_dout => strm_out_V_pixel_35_dout,
        if_empty_n => strm_out_V_pixel_35_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel35_read);

    strm_out_V_pixel_36_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_36
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_36_din,
        if_full_n => strm_out_V_pixel_36_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_36_write,
        if_dout => strm_out_V_pixel_36_dout,
        if_empty_n => strm_out_V_pixel_36_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel36_read);

    strm_out_V_pixel_37_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_37
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_37_din,
        if_full_n => strm_out_V_pixel_37_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_37_write,
        if_dout => strm_out_V_pixel_37_dout,
        if_empty_n => strm_out_V_pixel_37_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel37_read);

    strm_out_V_pixel_38_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_38
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_38_din,
        if_full_n => strm_out_V_pixel_38_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_38_write,
        if_dout => strm_out_V_pixel_38_dout,
        if_empty_n => strm_out_V_pixel_38_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel38_read);

    strm_out_V_pixel_39_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_39
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_39_din,
        if_full_n => strm_out_V_pixel_39_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_39_write,
        if_dout => strm_out_V_pixel_39_dout,
        if_empty_n => strm_out_V_pixel_39_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel39_read);

    strm_out_V_pixel_40_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_40
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_40_din,
        if_full_n => strm_out_V_pixel_40_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_40_write,
        if_dout => strm_out_V_pixel_40_dout,
        if_empty_n => strm_out_V_pixel_40_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel40_read);

    strm_out_V_pixel_41_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_41
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_41_din,
        if_full_n => strm_out_V_pixel_41_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_41_write,
        if_dout => strm_out_V_pixel_41_dout,
        if_empty_n => strm_out_V_pixel_41_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel41_read);

    strm_out_V_pixel_42_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_42
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_42_din,
        if_full_n => strm_out_V_pixel_42_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_42_write,
        if_dout => strm_out_V_pixel_42_dout,
        if_empty_n => strm_out_V_pixel_42_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel42_read);

    strm_out_V_pixel_43_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_43
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_43_din,
        if_full_n => strm_out_V_pixel_43_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_43_write,
        if_dout => strm_out_V_pixel_43_dout,
        if_empty_n => strm_out_V_pixel_43_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel43_read);

    strm_out_V_pixel_44_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_44
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_44_din,
        if_full_n => strm_out_V_pixel_44_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_44_write,
        if_dout => strm_out_V_pixel_44_dout,
        if_empty_n => strm_out_V_pixel_44_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel44_read);

    strm_out_V_pixel_45_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_45
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_45_din,
        if_full_n => strm_out_V_pixel_45_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_45_write,
        if_dout => strm_out_V_pixel_45_dout,
        if_empty_n => strm_out_V_pixel_45_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel45_read);

    strm_out_V_pixel_46_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_46
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_46_din,
        if_full_n => strm_out_V_pixel_46_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_46_write,
        if_dout => strm_out_V_pixel_46_dout,
        if_empty_n => strm_out_V_pixel_46_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel46_read);

    strm_out_V_pixel_47_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_47
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_47_din,
        if_full_n => strm_out_V_pixel_47_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_47_write,
        if_dout => strm_out_V_pixel_47_dout,
        if_empty_n => strm_out_V_pixel_47_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel47_read);

    strm_out_V_pixel_48_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_48
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_48_din,
        if_full_n => strm_out_V_pixel_48_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_48_write,
        if_dout => strm_out_V_pixel_48_dout,
        if_empty_n => strm_out_V_pixel_48_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel48_read);

    strm_out_V_pixel_49_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_49
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_49_din,
        if_full_n => strm_out_V_pixel_49_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_49_write,
        if_dout => strm_out_V_pixel_49_dout,
        if_empty_n => strm_out_V_pixel_49_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel49_read);

    strm_out_V_pixel_50_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_50
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_50_din,
        if_full_n => strm_out_V_pixel_50_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_50_write,
        if_dout => strm_out_V_pixel_50_dout,
        if_empty_n => strm_out_V_pixel_50_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel50_read);

    strm_out_V_pixel_51_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_51
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_51_din,
        if_full_n => strm_out_V_pixel_51_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_51_write,
        if_dout => strm_out_V_pixel_51_dout,
        if_empty_n => strm_out_V_pixel_51_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel51_read);

    strm_out_V_pixel_52_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_52
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_52_din,
        if_full_n => strm_out_V_pixel_52_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_52_write,
        if_dout => strm_out_V_pixel_52_dout,
        if_empty_n => strm_out_V_pixel_52_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel52_read);

    strm_out_V_pixel_53_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_53
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_53_din,
        if_full_n => strm_out_V_pixel_53_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_53_write,
        if_dout => strm_out_V_pixel_53_dout,
        if_empty_n => strm_out_V_pixel_53_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel53_read);

    strm_out_V_pixel_54_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_54
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_54_din,
        if_full_n => strm_out_V_pixel_54_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_54_write,
        if_dout => strm_out_V_pixel_54_dout,
        if_empty_n => strm_out_V_pixel_54_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel54_read);

    strm_out_V_pixel_55_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_55
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_55_din,
        if_full_n => strm_out_V_pixel_55_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_55_write,
        if_dout => strm_out_V_pixel_55_dout,
        if_empty_n => strm_out_V_pixel_55_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel55_read);

    strm_out_V_pixel_56_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_56
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_56_din,
        if_full_n => strm_out_V_pixel_56_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_56_write,
        if_dout => strm_out_V_pixel_56_dout,
        if_empty_n => strm_out_V_pixel_56_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel56_read);

    strm_out_V_pixel_57_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_57
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_57_din,
        if_full_n => strm_out_V_pixel_57_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_57_write,
        if_dout => strm_out_V_pixel_57_dout,
        if_empty_n => strm_out_V_pixel_57_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel57_read);

    strm_out_V_pixel_58_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_58
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_58_din,
        if_full_n => strm_out_V_pixel_58_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_58_write,
        if_dout => strm_out_V_pixel_58_dout,
        if_empty_n => strm_out_V_pixel_58_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel58_read);

    strm_out_V_pixel_59_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_59
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_59_din,
        if_full_n => strm_out_V_pixel_59_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_59_write,
        if_dout => strm_out_V_pixel_59_dout,
        if_empty_n => strm_out_V_pixel_59_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel59_read);

    strm_out_V_pixel_60_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_60
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_60_din,
        if_full_n => strm_out_V_pixel_60_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_60_write,
        if_dout => strm_out_V_pixel_60_dout,
        if_empty_n => strm_out_V_pixel_60_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel60_read);

    strm_out_V_pixel_61_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_61
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_61_din,
        if_full_n => strm_out_V_pixel_61_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_61_write,
        if_dout => strm_out_V_pixel_61_dout,
        if_empty_n => strm_out_V_pixel_61_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel61_read);

    strm_out_V_pixel_62_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_62
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_62_din,
        if_full_n => strm_out_V_pixel_62_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_62_write,
        if_dout => strm_out_V_pixel_62_dout,
        if_empty_n => strm_out_V_pixel_62_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel62_read);

    strm_out_V_pixel_63_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_63
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_63_din,
        if_full_n => strm_out_V_pixel_63_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_63_write,
        if_dout => strm_out_V_pixel_63_dout,
        if_empty_n => strm_out_V_pixel_63_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel63_read);

    strm_out_V_pixel_64_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_64
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_64_din,
        if_full_n => strm_out_V_pixel_64_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_64_write,
        if_dout => strm_out_V_pixel_64_dout,
        if_empty_n => strm_out_V_pixel_64_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel64_read);

    strm_out_V_pixel_65_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_65
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_65_din,
        if_full_n => strm_out_V_pixel_65_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_65_write,
        if_dout => strm_out_V_pixel_65_dout,
        if_empty_n => strm_out_V_pixel_65_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel65_read);

    strm_out_V_pixel_66_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_66
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_66_din,
        if_full_n => strm_out_V_pixel_66_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_66_write,
        if_dout => strm_out_V_pixel_66_dout,
        if_empty_n => strm_out_V_pixel_66_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel66_read);

    strm_out_V_pixel_67_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_67
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_67_din,
        if_full_n => strm_out_V_pixel_67_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_67_write,
        if_dout => strm_out_V_pixel_67_dout,
        if_empty_n => strm_out_V_pixel_67_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel67_read);

    strm_out_V_pixel_68_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_68
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_68_din,
        if_full_n => strm_out_V_pixel_68_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_68_write,
        if_dout => strm_out_V_pixel_68_dout,
        if_empty_n => strm_out_V_pixel_68_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel68_read);

    strm_out_V_pixel_69_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_69
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_69_din,
        if_full_n => strm_out_V_pixel_69_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_69_write,
        if_dout => strm_out_V_pixel_69_dout,
        if_empty_n => strm_out_V_pixel_69_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel69_read);

    strm_out_V_pixel_70_U : component FIFO_Sobel_vxMagnitude_strm_out_V_pixel_70
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_magnitude_strm_U0_output_V_pixel_70_din,
        if_full_n => strm_out_V_pixel_70_full_n,
        if_write => Sobel_magnitude_strm_U0_output_V_pixel_70_write,
        if_dout => strm_out_V_pixel_70_dout,
        if_empty_n => strm_out_V_pixel_70_empty_n,
        if_read => Sobel_downstrm2upstrm_array_of_pixel_U0_src_V_pixel70_read);





    Sobel_downstrm2upstrm_array_of_pixel_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                Sobel_downstrm2upstrm_array_of_pixel_U0_ap_start <= ap_const_logic_0;
            else
                Sobel_downstrm2upstrm_array_of_pixel_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    Sobel_magnitude_strm_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                Sobel_magnitude_strm_U0_ap_start <= ap_const_logic_0;
            else
                Sobel_magnitude_strm_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    ap_reg_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_hs_ready))) then 
                    ap_reg_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready <= ap_const_logic_0;
                elsif ((ap_const_logic_0 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready)) then 
                    ap_reg_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_start) and (ap_const_logic_1 = ap_sig_hs_ready))) then 
                    ap_reg_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready <= ap_const_logic_0;
                elsif ((ap_const_logic_0 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready)) then 
                    ap_reg_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    Sobel_downstrm2upstrm_array_of_pixel_U0_ap_continue <= ap_continue;
    Sobel_magnitude_strm_U0_ap_continue <= ap_const_logic_1;
    Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_continue <= ap_const_logic_1;
    Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_start <= ap_sig_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_start;
    Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_continue <= ap_const_logic_1;
    Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_start <= ap_sig_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_start;
    ap_done <= ap_sig_hs_done;

    ap_idle_assign_proc : process(Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_idle, Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_idle, Sobel_magnitude_strm_U0_ap_idle, Sobel_downstrm2upstrm_array_of_pixel_U0_ap_idle)
    begin
        if (((Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_idle = ap_const_logic_1) and (ap_const_logic_1 = Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_idle) and (ap_const_logic_1 = Sobel_magnitude_strm_U0_ap_idle) and (ap_const_logic_1 = Sobel_downstrm2upstrm_array_of_pixel_U0_ap_idle))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= ap_sig_hs_ready;

    ap_sig_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready_assign_proc : process(Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready, ap_reg_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready)
    begin
        if ((ap_const_logic_1 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready)) then 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready <= ap_const_logic_1;
        elsif ((ap_const_logic_0 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready)) then 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready;
        end if; 
    end process;


    ap_sig_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_start_assign_proc : process(ap_start, ap_reg_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready)
    begin
        if ((ap_const_logic_0 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready)) then 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_start <= ap_start;
        else 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready_assign_proc : process(Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready, ap_reg_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready)
    begin
        if ((ap_const_logic_1 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready)) then 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready <= ap_const_logic_1;
        elsif ((ap_const_logic_0 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready)) then 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready;
        end if; 
    end process;


    ap_sig_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_start_assign_proc : process(ap_start, ap_reg_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready)
    begin
        if ((ap_const_logic_0 = ap_reg_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready)) then 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_start <= ap_start;
        else 
            ap_sig_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    ap_sig_hs_continue <= ap_continue;

    ap_sig_hs_done_assign_proc : process(Sobel_downstrm2upstrm_array_of_pixel_U0_ap_done)
    begin
        if ((ap_const_logic_1 = Sobel_downstrm2upstrm_array_of_pixel_U0_ap_done)) then 
            ap_sig_hs_done <= ap_const_logic_1;
        else 
            ap_sig_hs_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_hs_ready_assign_proc : process(ap_sig_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready, ap_sig_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready)
    begin
        if (((ap_const_logic_1 = ap_sig_Sobel_upstrm2downstrm_array_of_pixel_2_U0_ap_ready) and (ap_const_logic_1 = ap_sig_Sobel_upstrm2downstrm_array_of_pixel_1_U0_ap_ready))) then 
            ap_sig_hs_ready <= ap_const_logic_1;
        else 
            ap_sig_hs_ready <= ap_const_logic_0;
        end if; 
    end process;

    grad_x_V_pixel_0_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel_read;
    grad_x_V_pixel_10_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel10_read;
    grad_x_V_pixel_11_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel11_read;
    grad_x_V_pixel_12_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel12_read;
    grad_x_V_pixel_13_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel13_read;
    grad_x_V_pixel_14_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel14_read;
    grad_x_V_pixel_15_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel15_read;
    grad_x_V_pixel_16_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel16_read;
    grad_x_V_pixel_17_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel17_read;
    grad_x_V_pixel_18_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel18_read;
    grad_x_V_pixel_19_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel19_read;
    grad_x_V_pixel_1_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel1_read;
    grad_x_V_pixel_20_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel20_read;
    grad_x_V_pixel_21_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel21_read;
    grad_x_V_pixel_22_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel22_read;
    grad_x_V_pixel_23_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel23_read;
    grad_x_V_pixel_24_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel24_read;
    grad_x_V_pixel_25_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel25_read;
    grad_x_V_pixel_26_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel26_read;
    grad_x_V_pixel_27_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel27_read;
    grad_x_V_pixel_28_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel28_read;
    grad_x_V_pixel_29_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel29_read;
    grad_x_V_pixel_2_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel2_read;
    grad_x_V_pixel_30_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel30_read;
    grad_x_V_pixel_31_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel31_read;
    grad_x_V_pixel_32_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel32_read;
    grad_x_V_pixel_33_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel33_read;
    grad_x_V_pixel_34_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel34_read;
    grad_x_V_pixel_35_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel35_read;
    grad_x_V_pixel_36_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel36_read;
    grad_x_V_pixel_37_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel37_read;
    grad_x_V_pixel_38_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel38_read;
    grad_x_V_pixel_39_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel39_read;
    grad_x_V_pixel_3_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel3_read;
    grad_x_V_pixel_40_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel40_read;
    grad_x_V_pixel_41_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel41_read;
    grad_x_V_pixel_42_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel42_read;
    grad_x_V_pixel_43_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel43_read;
    grad_x_V_pixel_44_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel44_read;
    grad_x_V_pixel_45_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel45_read;
    grad_x_V_pixel_46_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel46_read;
    grad_x_V_pixel_47_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel47_read;
    grad_x_V_pixel_48_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel48_read;
    grad_x_V_pixel_49_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel49_read;
    grad_x_V_pixel_4_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel4_read;
    grad_x_V_pixel_50_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel50_read;
    grad_x_V_pixel_51_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel51_read;
    grad_x_V_pixel_52_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel52_read;
    grad_x_V_pixel_53_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel53_read;
    grad_x_V_pixel_54_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel54_read;
    grad_x_V_pixel_55_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel55_read;
    grad_x_V_pixel_56_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel56_read;
    grad_x_V_pixel_57_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel57_read;
    grad_x_V_pixel_58_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel58_read;
    grad_x_V_pixel_59_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel59_read;
    grad_x_V_pixel_5_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel5_read;
    grad_x_V_pixel_60_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel60_read;
    grad_x_V_pixel_61_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel61_read;
    grad_x_V_pixel_62_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel62_read;
    grad_x_V_pixel_63_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel63_read;
    grad_x_V_pixel_64_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel64_read;
    grad_x_V_pixel_65_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel65_read;
    grad_x_V_pixel_66_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel66_read;
    grad_x_V_pixel_67_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel67_read;
    grad_x_V_pixel_68_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel68_read;
    grad_x_V_pixel_69_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel69_read;
    grad_x_V_pixel_6_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel6_read;
    grad_x_V_pixel_70_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel70_read;
    grad_x_V_pixel_7_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel7_read;
    grad_x_V_pixel_8_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel8_read;
    grad_x_V_pixel_9_s_read <= Sobel_upstrm2downstrm_array_of_pixel_2_U0_src_V_pixel9_read;
    grad_y_V_pixel_0_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel_read;
    grad_y_V_pixel_10_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel10_read;
    grad_y_V_pixel_11_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel11_read;
    grad_y_V_pixel_12_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel12_read;
    grad_y_V_pixel_13_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel13_read;
    grad_y_V_pixel_14_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel14_read;
    grad_y_V_pixel_15_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel15_read;
    grad_y_V_pixel_16_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel16_read;
    grad_y_V_pixel_17_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel17_read;
    grad_y_V_pixel_18_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel18_read;
    grad_y_V_pixel_19_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel19_read;
    grad_y_V_pixel_1_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel1_read;
    grad_y_V_pixel_20_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel20_read;
    grad_y_V_pixel_21_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel21_read;
    grad_y_V_pixel_22_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel22_read;
    grad_y_V_pixel_23_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel23_read;
    grad_y_V_pixel_24_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel24_read;
    grad_y_V_pixel_25_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel25_read;
    grad_y_V_pixel_26_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel26_read;
    grad_y_V_pixel_27_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel27_read;
    grad_y_V_pixel_28_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel28_read;
    grad_y_V_pixel_29_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel29_read;
    grad_y_V_pixel_2_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel2_read;
    grad_y_V_pixel_30_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel30_read;
    grad_y_V_pixel_31_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel31_read;
    grad_y_V_pixel_32_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel32_read;
    grad_y_V_pixel_33_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel33_read;
    grad_y_V_pixel_34_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel34_read;
    grad_y_V_pixel_35_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel35_read;
    grad_y_V_pixel_36_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel36_read;
    grad_y_V_pixel_37_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel37_read;
    grad_y_V_pixel_38_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel38_read;
    grad_y_V_pixel_39_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel39_read;
    grad_y_V_pixel_3_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel3_read;
    grad_y_V_pixel_40_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel40_read;
    grad_y_V_pixel_41_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel41_read;
    grad_y_V_pixel_42_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel42_read;
    grad_y_V_pixel_43_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel43_read;
    grad_y_V_pixel_44_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel44_read;
    grad_y_V_pixel_45_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel45_read;
    grad_y_V_pixel_46_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel46_read;
    grad_y_V_pixel_47_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel47_read;
    grad_y_V_pixel_48_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel48_read;
    grad_y_V_pixel_49_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel49_read;
    grad_y_V_pixel_4_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel4_read;
    grad_y_V_pixel_50_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel50_read;
    grad_y_V_pixel_51_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel51_read;
    grad_y_V_pixel_52_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel52_read;
    grad_y_V_pixel_53_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel53_read;
    grad_y_V_pixel_54_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel54_read;
    grad_y_V_pixel_55_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel55_read;
    grad_y_V_pixel_56_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel56_read;
    grad_y_V_pixel_57_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel57_read;
    grad_y_V_pixel_58_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel58_read;
    grad_y_V_pixel_59_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel59_read;
    grad_y_V_pixel_5_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel5_read;
    grad_y_V_pixel_60_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel60_read;
    grad_y_V_pixel_61_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel61_read;
    grad_y_V_pixel_62_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel62_read;
    grad_y_V_pixel_63_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel63_read;
    grad_y_V_pixel_64_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel64_read;
    grad_y_V_pixel_65_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel65_read;
    grad_y_V_pixel_66_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel66_read;
    grad_y_V_pixel_67_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel67_read;
    grad_y_V_pixel_68_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel68_read;
    grad_y_V_pixel_69_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel69_read;
    grad_y_V_pixel_6_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel6_read;
    grad_y_V_pixel_70_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel70_read;
    grad_y_V_pixel_7_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel7_read;
    grad_y_V_pixel_8_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel8_read;
    grad_y_V_pixel_9_s_read <= Sobel_upstrm2downstrm_array_of_pixel_1_U0_src_V_pixel9_read;
    output_V_pixel_0_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel_TDATA;
    output_V_pixel_0_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel_TVALID;
    output_V_pixel_10_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel80_TDATA;
    output_V_pixel_10_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel80_TVALID;
    output_V_pixel_11_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel81_TDATA;
    output_V_pixel_11_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel81_TVALID;
    output_V_pixel_12_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel82_TDATA;
    output_V_pixel_12_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel82_TVALID;
    output_V_pixel_13_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel83_TDATA;
    output_V_pixel_13_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel83_TVALID;
    output_V_pixel_14_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel84_TDATA;
    output_V_pixel_14_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel84_TVALID;
    output_V_pixel_15_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel85_TDATA;
    output_V_pixel_15_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel85_TVALID;
    output_V_pixel_16_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel86_TDATA;
    output_V_pixel_16_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel86_TVALID;
    output_V_pixel_17_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel87_TDATA;
    output_V_pixel_17_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel87_TVALID;
    output_V_pixel_18_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel88_TDATA;
    output_V_pixel_18_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel88_TVALID;
    output_V_pixel_19_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel89_TDATA;
    output_V_pixel_19_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel89_TVALID;
    output_V_pixel_1_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel71_TDATA;
    output_V_pixel_1_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel71_TVALID;
    output_V_pixel_20_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel90_TDATA;
    output_V_pixel_20_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel90_TVALID;
    output_V_pixel_21_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel91_TDATA;
    output_V_pixel_21_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel91_TVALID;
    output_V_pixel_22_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel92_TDATA;
    output_V_pixel_22_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel92_TVALID;
    output_V_pixel_23_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel93_TDATA;
    output_V_pixel_23_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel93_TVALID;
    output_V_pixel_24_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel94_TDATA;
    output_V_pixel_24_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel94_TVALID;
    output_V_pixel_25_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel95_TDATA;
    output_V_pixel_25_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel95_TVALID;
    output_V_pixel_26_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel96_TDATA;
    output_V_pixel_26_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel96_TVALID;
    output_V_pixel_27_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel97_TDATA;
    output_V_pixel_27_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel97_TVALID;
    output_V_pixel_28_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel98_TDATA;
    output_V_pixel_28_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel98_TVALID;
    output_V_pixel_29_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel99_TDATA;
    output_V_pixel_29_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel99_TVALID;
    output_V_pixel_2_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel72_TDATA;
    output_V_pixel_2_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel72_TVALID;
    output_V_pixel_30_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel100_TDATA;
    output_V_pixel_30_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel100_TVALID;
    output_V_pixel_31_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel101_TDATA;
    output_V_pixel_31_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel101_TVALID;
    output_V_pixel_32_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel102_TDATA;
    output_V_pixel_32_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel102_TVALID;
    output_V_pixel_33_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel103_TDATA;
    output_V_pixel_33_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel103_TVALID;
    output_V_pixel_34_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel104_TDATA;
    output_V_pixel_34_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel104_TVALID;
    output_V_pixel_35_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel105_TDATA;
    output_V_pixel_35_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel105_TVALID;
    output_V_pixel_36_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel106_TDATA;
    output_V_pixel_36_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel106_TVALID;
    output_V_pixel_37_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel107_TDATA;
    output_V_pixel_37_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel107_TVALID;
    output_V_pixel_38_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel108_TDATA;
    output_V_pixel_38_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel108_TVALID;
    output_V_pixel_39_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel109_TDATA;
    output_V_pixel_39_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel109_TVALID;
    output_V_pixel_3_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel73_TDATA;
    output_V_pixel_3_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel73_TVALID;
    output_V_pixel_40_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel110_TDATA;
    output_V_pixel_40_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel110_TVALID;
    output_V_pixel_41_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel111_TDATA;
    output_V_pixel_41_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel111_TVALID;
    output_V_pixel_42_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel112_TDATA;
    output_V_pixel_42_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel112_TVALID;
    output_V_pixel_43_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel113_TDATA;
    output_V_pixel_43_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel113_TVALID;
    output_V_pixel_44_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel114_TDATA;
    output_V_pixel_44_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel114_TVALID;
    output_V_pixel_45_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel115_TDATA;
    output_V_pixel_45_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel115_TVALID;
    output_V_pixel_46_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel116_TDATA;
    output_V_pixel_46_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel116_TVALID;
    output_V_pixel_47_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel117_TDATA;
    output_V_pixel_47_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel117_TVALID;
    output_V_pixel_48_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel118_TDATA;
    output_V_pixel_48_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel118_TVALID;
    output_V_pixel_49_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel119_TDATA;
    output_V_pixel_49_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel119_TVALID;
    output_V_pixel_4_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel74_TDATA;
    output_V_pixel_4_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel74_TVALID;
    output_V_pixel_50_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel120_TDATA;
    output_V_pixel_50_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel120_TVALID;
    output_V_pixel_51_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel121_TDATA;
    output_V_pixel_51_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel121_TVALID;
    output_V_pixel_52_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel122_TDATA;
    output_V_pixel_52_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel122_TVALID;
    output_V_pixel_53_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel123_TDATA;
    output_V_pixel_53_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel123_TVALID;
    output_V_pixel_54_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel124_TDATA;
    output_V_pixel_54_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel124_TVALID;
    output_V_pixel_55_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel125_TDATA;
    output_V_pixel_55_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel125_TVALID;
    output_V_pixel_56_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel126_TDATA;
    output_V_pixel_56_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel126_TVALID;
    output_V_pixel_57_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel127_TDATA;
    output_V_pixel_57_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel127_TVALID;
    output_V_pixel_58_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel128_TDATA;
    output_V_pixel_58_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel128_TVALID;
    output_V_pixel_59_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel129_TDATA;
    output_V_pixel_59_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel129_TVALID;
    output_V_pixel_5_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel75_TDATA;
    output_V_pixel_5_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel75_TVALID;
    output_V_pixel_60_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel130_TDATA;
    output_V_pixel_60_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel130_TVALID;
    output_V_pixel_61_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel131_TDATA;
    output_V_pixel_61_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel131_TVALID;
    output_V_pixel_62_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel132_TDATA;
    output_V_pixel_62_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel132_TVALID;
    output_V_pixel_63_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel133_TDATA;
    output_V_pixel_63_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel133_TVALID;
    output_V_pixel_64_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel134_TDATA;
    output_V_pixel_64_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel134_TVALID;
    output_V_pixel_65_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel135_TDATA;
    output_V_pixel_65_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel135_TVALID;
    output_V_pixel_66_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel136_TDATA;
    output_V_pixel_66_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel136_TVALID;
    output_V_pixel_67_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel137_TDATA;
    output_V_pixel_67_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel137_TVALID;
    output_V_pixel_68_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel138_TDATA;
    output_V_pixel_68_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel138_TVALID;
    output_V_pixel_69_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel139_TDATA;
    output_V_pixel_69_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel139_TVALID;
    output_V_pixel_6_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel76_TDATA;
    output_V_pixel_6_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel76_TVALID;
    output_V_pixel_70_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel140_TDATA;
    output_V_pixel_70_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel140_TVALID;
    output_V_pixel_7_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel77_TDATA;
    output_V_pixel_7_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel77_TVALID;
    output_V_pixel_8_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel78_TDATA;
    output_V_pixel_8_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel78_TVALID;
    output_V_pixel_9_TDATA <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel79_TDATA;
    output_V_pixel_9_TVALID <= Sobel_downstrm2upstrm_array_of_pixel_U0_dst_V_pixel79_TVALID;
end behav;
