(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : d0304_usg002.brd                              )
(    Software Version : 17.4S019                                      )
(    Date/Time        : Fri Mar  4 15:53:01 2022                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'G:\OrCAD\tutorial_design\D0304_USG002\allegro'
Design Directory:            'G:/OrCAD/tutorial_design/D0304_USG002/allegro'
Old design name:             'G:/OrCAD/tutorial_design/D0304_USG002/allegro/d0304_usg002.brd'
New design name:             'G:/OrCAD/tutorial_design/D0304_USG002/allegro/d0304_usg002.brd'

CmdLine: netrev.exe -y 1 -n -i G:\OrCAD\tutorial_design\D0304_USG002\allegro G:/OrCAD/tutorial_design/D0304_USG002/allegro/d0304_usg002.brd G:/OrCAD/tutorial_design/D0304_USG002/allegro/d0304_usg002.brd

------ Preparing to read pst files ------

Starting to read G:/OrCAD/tutorial_design/D0304_USG002/allegro/pstchip.dat 
   Finished reading G:/OrCAD/tutorial_design/D0304_USG002/allegro/pstchip.dat (00:00:00.02)
Starting to read G:/OrCAD/tutorial_design/D0304_USG002/allegro/pstxprt.dat 
   Finished reading G:/OrCAD/tutorial_design/D0304_USG002/allegro/pstxprt.dat (00:00:00.00)
Starting to read G:/OrCAD/tutorial_design/D0304_USG002/allegro/pstxnet.dat 
   Finished reading G:/OrCAD/tutorial_design/D0304_USG002/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_17.4/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_17.4/share/local/pcb/symbols 
           C:/Cadence/SPB_17.4/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_17.4/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_17.4/share/local/pcb/padstacks 
           C:/Cadence/SPB_17.4/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_17.4/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Mar 4 15:53:01 2022
   DESIGN NAME : 'D0304_USG002'
   PACKAGING ON Jul  8 2021 06:01:18

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:45
elapsed time  0:00:00

