{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647615762047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647615762052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 16:02:41 2022 " "Processing started: Fri Mar 18 16:02:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647615762052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615762052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SHA1_Implementation -c SHA1_Implementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off SHA1_Implementation -c SHA1_Implementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615762052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647615762945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647615762945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_hw_computation_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_hw_computation_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha1_hw_computation_tb " "Found entity 1: sha1_hw_computation_tb" {  } { { "sha1_hw_computation_tb.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/sha1_hw_computation_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/sha1_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/sha1_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base " "Found entity 1: SHA1_Base" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/SHA1_Base.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SHA1_Base/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SHA1_Base/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_irq_mapper " "Found entity 1: SHA1_Base_irq_mapper" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_irq_mapper.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0 " "Found entity 1: SHA1_Base_mm_interconnect_0" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SHA1_Base_mm_interconnect_0_avalon_st_adapter" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SHA1_Base_mm_interconnect_0_rsp_mux_001" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771582 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_rsp_mux " "Found entity 1: SHA1_Base_mm_interconnect_0_rsp_mux" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_rsp_demux_002 " "Found entity 1: SHA1_Base_mm_interconnect_0_rsp_demux_002" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_rsp_demux " "Found entity 1: SHA1_Base_mm_interconnect_0_rsp_demux" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_cmd_mux_002 " "Found entity 1: SHA1_Base_mm_interconnect_0_cmd_mux_002" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_cmd_mux " "Found entity 1: SHA1_Base_mm_interconnect_0_cmd_mux" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SHA1_Base_mm_interconnect_0_cmd_demux_001" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_cmd_demux " "Found entity 1: SHA1_Base_mm_interconnect_0_cmd_demux" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771608 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SHA1_Base/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SHA1_Base/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SHA1_Base_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647615771617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SHA1_Base_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647615771617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_router_009_default_decode " "Found entity 1: SHA1_Base_mm_interconnect_0_router_009_default_decode" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771619 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_mm_interconnect_0_router_009 " "Found entity 2: SHA1_Base_mm_interconnect_0_router_009" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SHA1_Base_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647615771621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SHA1_Base_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647615771621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_router_004_default_decode " "Found entity 1: SHA1_Base_mm_interconnect_0_router_004_default_decode" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771622 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_mm_interconnect_0_router_004 " "Found entity 2: SHA1_Base_mm_interconnect_0_router_004" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SHA1_Base_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647615771625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SHA1_Base_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647615771625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_router_002_default_decode " "Found entity 1: SHA1_Base_mm_interconnect_0_router_002_default_decode" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771627 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_mm_interconnect_0_router_002 " "Found entity 2: SHA1_Base_mm_interconnect_0_router_002" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SHA1_Base_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647615771629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SHA1_Base_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647615771630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_router_001_default_decode " "Found entity 1: SHA1_Base_mm_interconnect_0_router_001_default_decode" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771631 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_mm_interconnect_0_router_001 " "Found entity 2: SHA1_Base_mm_interconnect_0_router_001" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SHA1_Base_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647615771633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SHA1_Base_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SHA1_Base_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647615771633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sha1_base/synthesis/submodules/sha1_base_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_mm_interconnect_0_router_default_decode " "Found entity 1: SHA1_Base_mm_interconnect_0_router_default_decode" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771634 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_mm_interconnect_0_router " "Found entity 2: SHA1_Base_mm_interconnect_0_router" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_timer_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_timer_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_timer_core " "Found entity 1: SHA1_Base_timer_core" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_timer_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_timer_core.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_hw_computation.sv 2 1 " "Found 2 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_hw_computation.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_definitions (SystemVerilog) (SHA1_Base) " "Found design unit 1: state_machine_definitions (SystemVerilog) (SHA1_Base)" {  } { { "SHA1_Base/synthesis/submodules/sha1_hw_computation.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/sha1_hw_computation.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771664 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha1_hw_computation " "Found entity 1: sha1_hw_computation" {  } { { "SHA1_Base/synthesis/submodules/sha1_hw_computation.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/sha1_hw_computation.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_pio_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_pio_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_pio_pushbuttons " "Found entity 1: SHA1_Base_pio_pushbuttons" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_pio_pushbuttons.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_pio_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_pio_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_pio_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_pio_leds " "Found entity 1: SHA1_Base_pio_leds" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_pio_leds.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_pio_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_onchip_mem " "Found entity 1: SHA1_Base_onchip_mem" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu " "Found entity 1: SHA1_Base_nios2_cpu" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615771680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615771680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu_cpu_ic_data_module " "Found entity 1: SHA1_Base_nios2_cpu_cpu_ic_data_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_nios2_cpu_cpu_ic_tag_module " "Found entity 2: SHA1_Base_nios2_cpu_cpu_ic_tag_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHA1_Base_nios2_cpu_cpu_bht_module " "Found entity 3: SHA1_Base_nios2_cpu_cpu_bht_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHA1_Base_nios2_cpu_cpu_register_bank_a_module " "Found entity 4: SHA1_Base_nios2_cpu_cpu_register_bank_a_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "5 SHA1_Base_nios2_cpu_cpu_register_bank_b_module " "Found entity 5: SHA1_Base_nios2_cpu_cpu_register_bank_b_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "6 SHA1_Base_nios2_cpu_cpu_dc_tag_module " "Found entity 6: SHA1_Base_nios2_cpu_cpu_dc_tag_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "7 SHA1_Base_nios2_cpu_cpu_dc_data_module " "Found entity 7: SHA1_Base_nios2_cpu_cpu_dc_data_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "8 SHA1_Base_nios2_cpu_cpu_dc_victim_module " "Found entity 8: SHA1_Base_nios2_cpu_cpu_dc_victim_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "9 SHA1_Base_nios2_cpu_cpu_nios2_oci_debug " "Found entity 9: SHA1_Base_nios2_cpu_cpu_nios2_oci_debug" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "10 SHA1_Base_nios2_cpu_cpu_nios2_oci_break " "Found entity 10: SHA1_Base_nios2_cpu_cpu_nios2_oci_break" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "11 SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "12 SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "13 SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 13: SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "14 SHA1_Base_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: SHA1_Base_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "15 SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "16 SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "17 SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "18 SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "19 SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 19: SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "20 SHA1_Base_nios2_cpu_cpu_nios2_oci_pib " "Found entity 20: SHA1_Base_nios2_cpu_cpu_nios2_oci_pib" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "21 SHA1_Base_nios2_cpu_cpu_nios2_oci_im " "Found entity 21: SHA1_Base_nios2_cpu_cpu_nios2_oci_im" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "22 SHA1_Base_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 22: SHA1_Base_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "23 SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 23: SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "24 SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "25 SHA1_Base_nios2_cpu_cpu_nios2_ocimem " "Found entity 25: SHA1_Base_nios2_cpu_cpu_nios2_ocimem" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "26 SHA1_Base_nios2_cpu_cpu_nios2_oci " "Found entity 26: SHA1_Base_nios2_cpu_cpu_nios2_oci" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""} { "Info" "ISGN_ENTITY_NAME" "27 SHA1_Base_nios2_cpu_cpu " "Found entity 27: SHA1_Base_nios2_cpu_cpu" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: SHA1_Base_nios2_cpu_cpu_debug_slave_tck" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu_cpu_mult_cell " "Found entity 1: SHA1_Base_nios2_cpu_cpu_mult_cell" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_mult_cell.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sha1_base/synthesis/submodules/sha1_base_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_nios2_cpu_cpu_test_bench " "Found entity 1: SHA1_Base_nios2_cpu_cpu_test_bench" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_test_bench.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_base/synthesis/submodules/sha1_base_jtag_uart_core.v 5 5 " "Found 5 design units, including 5 entities, in source file sha1_base/synthesis/submodules/sha1_base_jtag_uart_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Base_jtag_uart_core_sim_scfifo_w " "Found entity 1: SHA1_Base_jtag_uart_core_sim_scfifo_w" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772273 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHA1_Base_jtag_uart_core_scfifo_w " "Found entity 2: SHA1_Base_jtag_uart_core_scfifo_w" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772273 ""} { "Info" "ISGN_ENTITY_NAME" "3 SHA1_Base_jtag_uart_core_sim_scfifo_r " "Found entity 3: SHA1_Base_jtag_uart_core_sim_scfifo_r" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772273 ""} { "Info" "ISGN_ENTITY_NAME" "4 SHA1_Base_jtag_uart_core_scfifo_r " "Found entity 4: SHA1_Base_jtag_uart_core_scfifo_r" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772273 ""} { "Info" "ISGN_ENTITY_NAME" "5 SHA1_Base_jtag_uart_core " "Found entity 5: SHA1_Base_jtag_uart_core" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_implementation.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_implementation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHA1_Implementation " "Found entity 1: SHA1_Implementation" {  } { { "SHA1_Implementation.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Implementation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_hw_computation.sv 2 1 " "Found 2 design units, including 1 entities, in source file sha1_hw_computation.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_definitions (SystemVerilog) " "Found design unit 1: state_machine_definitions (SystemVerilog)" {  } { { "sha1_hw_computation.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/sha1_hw_computation.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772285 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha1_hw_computation " "Found entity 1: sha1_hw_computation" {  } { { "sha1_hw_computation.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/sha1_hw_computation.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SHA1_Implementation " "Elaborating entity \"SHA1_Implementation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647615772434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base SHA1_Base:SHA1_Instance " "Elaborating entity \"SHA1_Base\" for hierarchy \"SHA1_Base:SHA1_Instance\"" {  } { { "SHA1_Implementation.sv" "SHA1_Instance" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Implementation.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615772444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_jtag_uart_core SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core " "Elaborating entity \"SHA1_Base_jtag_uart_core\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "jtag_uart_core" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/SHA1_Base.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615772466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_jtag_uart_core_scfifo_w SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w " "Elaborating entity \"SHA1_Base_jtag_uart_core_scfifo_w\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "the_SHA1_Base_jtag_uart_core_scfifo_w" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615772478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "wfifo" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615772647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615772654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615772654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615772654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615772654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615772654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615772654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615772654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615772654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615772654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615772654 ""}  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647615772654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615772700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615772729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615772752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615772814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615772864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615772909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615772909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_w:the_SHA1_Base_jtag_uart_core_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615772914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_jtag_uart_core_scfifo_r SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_r:the_SHA1_Base_jtag_uart_core_scfifo_r " "Elaborating entity \"SHA1_Base_jtag_uart_core_scfifo_r\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|SHA1_Base_jtag_uart_core_scfifo_r:the_SHA1_Base_jtag_uart_core_scfifo_r\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "the_SHA1_Base_jtag_uart_core_scfifo_r" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615772937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "SHA1_Base_jtag_uart_core_alt_jtag_atlantic" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615773196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615773215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic " "Instantiated megafunction \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615773215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615773215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615773215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615773215 ""}  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647615773215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615773643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_jtag_uart_core:jtag_uart_core\|alt_jtag_atlantic:SHA1_Base_jtag_uart_core_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615773752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu " "Elaborating entity \"SHA1_Base_nios2_cpu\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "nios2_cpu" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/SHA1_Base.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615773792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu.v" "cpu" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615773826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_test_bench SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_test_bench:the_SHA1_Base_nios2_cpu_cpu_test_bench " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_test_bench\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_test_bench:the_SHA1_Base_nios2_cpu_cpu_test_bench\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_test_bench" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 5986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_ic_data_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_data_module:SHA1_Base_nios2_cpu_cpu_ic_data " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_ic_data_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_data_module:SHA1_Base_nios2_cpu_cpu_ic_data\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_ic_data" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_data_module:SHA1_Base_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_data_module:SHA1_Base_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/altsyncram_2uc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615774316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615774316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_data_module:SHA1_Base_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_data_module:SHA1_Base_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_ic_tag_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_tag_module:SHA1_Base_nios2_cpu_cpu_ic_tag " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_ic_tag_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_tag_module:SHA1_Base_nios2_cpu_cpu_ic_tag\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_ic_tag" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_tag_module:SHA1_Base_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_tag_module:SHA1_Base_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkc1 " "Found entity 1: altsyncram_rkc1" {  } { { "db/altsyncram_rkc1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/altsyncram_rkc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615774445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615774445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkc1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_tag_module:SHA1_Base_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated " "Elaborating entity \"altsyncram_rkc1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_ic_tag_module:SHA1_Base_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_bht_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_bht_module:SHA1_Base_nios2_cpu_cpu_bht " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_bht_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_bht_module:SHA1_Base_nios2_cpu_cpu_bht\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_bht" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 7252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_bht_module:SHA1_Base_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_bht_module:SHA1_Base_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615774563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615774563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_bht_module:SHA1_Base_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_bht_module:SHA1_Base_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_register_bank_a_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_a_module:SHA1_Base_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_a_module:SHA1_Base_nios2_cpu_cpu_register_bank_a\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_register_bank_a" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_a_module:SHA1_Base_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_a_module:SHA1_Base_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615774682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615774682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_a_module:SHA1_Base_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_a_module:SHA1_Base_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_register_bank_b_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_b_module:SHA1_Base_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_register_bank_b_module:SHA1_Base_nios2_cpu_cpu_register_bank_b\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_register_bank_b" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 8227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_mult_cell SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_mult_cell\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_mult_cell" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 8812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615774852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615774852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615774995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615775973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_dc_tag_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_tag_module:SHA1_Base_nios2_cpu_cpu_dc_tag " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_dc_tag_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_tag_module:SHA1_Base_nios2_cpu_cpu_dc_tag\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_dc_tag" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 9234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615777822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_tag_module:SHA1_Base_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_tag_module:SHA1_Base_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615777837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lqb1 " "Found entity 1: altsyncram_lqb1" {  } { { "db/altsyncram_lqb1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/altsyncram_lqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615777897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615777897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lqb1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_tag_module:SHA1_Base_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lqb1:auto_generated " "Elaborating entity \"altsyncram_lqb1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_tag_module:SHA1_Base_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615777900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_dc_data_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_data_module:SHA1_Base_nios2_cpu_cpu_dc_data " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_dc_data_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_data_module:SHA1_Base_nios2_cpu_cpu_dc_data\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_dc_data" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 9300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615777949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_data_module:SHA1_Base_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_data_module:SHA1_Base_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615777967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615778030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615778030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_data_module:SHA1_Base_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_data_module:SHA1_Base_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_dc_victim_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_victim_module:SHA1_Base_nios2_cpu_cpu_dc_victim " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_dc_victim_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_victim_module:SHA1_Base_nios2_cpu_cpu_dc_victim\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_dc_victim" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_victim_module:SHA1_Base_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_victim_module:SHA1_Base_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615778183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615778183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_victim_module:SHA1_Base_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_dc_victim_module:SHA1_Base_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 10217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_debug SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_debug:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_debug:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_debug" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_debug:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_debug:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_break SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_break:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_break:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_break" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_xbrk" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dbrk" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_td_mode SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace\|SHA1_Base_nios2_cpu_cpu_nios2_oci_td_mode:SHA1_Base_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_dtrace\|SHA1_Base_nios2_cpu_cpu_nios2_oci_td_mode:SHA1_Base_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\|SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\|SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo\|SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_pib SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_pib:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_pib:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_pib" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_oci_im SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_im:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_oci_im:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_im" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg:the_SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg:the_SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_avalon_reg" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_nios2_ocimem SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615778942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\|SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module:SHA1_Base_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\|SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module:SHA1_Base_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "SHA1_Base_nios2_cpu_cpu_ociram_sp_ram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\|SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module:SHA1_Base_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\|SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module:SHA1_Base_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615779118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615779118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\|SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module:SHA1_Base_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_nios2_ocimem:the_SHA1_Base_nios2_cpu_cpu_nios2_ocimem\|SHA1_Base_nios2_cpu_cpu_ociram_sp_ram_module:SHA1_Base_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_debug_slave_tck SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|SHA1_Base_nios2_cpu_cpu_debug_slave_tck:the_SHA1_Base_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|SHA1_Base_nios2_cpu_cpu_debug_slave_tck:the_SHA1_Base_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" "the_SHA1_Base_nios2_cpu_cpu_debug_slave_tck" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk:the_SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk:the_SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" "the_SHA1_Base_nios2_cpu_cpu_debug_slave_sysclk" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" "SHA1_Base_nios2_cpu_cpu_debug_slave_phy" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci\|SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper:the_SHA1_Base_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SHA1_Base_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_onchip_mem SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem " "Elaborating entity \"SHA1_Base_onchip_mem\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "onchip_mem" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/SHA1_Base.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" "the_altsyncram" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 7500 " "Parameter \"maximum_depth\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7500 " "Parameter \"numwords_a\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 7500 " "Parameter \"numwords_b\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615779372 ""}  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_onchip_mem.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647615779372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cvu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cvu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cvu1 " "Found entity 1: altsyncram_cvu1" {  } { { "db/altsyncram_cvu1.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/altsyncram_cvu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615779439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615779439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cvu1 SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_cvu1:auto_generated " "Elaborating entity \"altsyncram_cvu1\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_cvu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_pio_leds SHA1_Base:SHA1_Instance\|SHA1_Base_pio_leds:pio_leds " "Elaborating entity \"SHA1_Base_pio_leds\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_pio_leds:pio_leds\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "pio_leds" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/SHA1_Base.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_pio_pushbuttons SHA1_Base:SHA1_Instance\|SHA1_Base_pio_pushbuttons:pio_pushbuttons " "Elaborating entity \"SHA1_Base_pio_pushbuttons\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_pio_pushbuttons:pio_pushbuttons\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "pio_pushbuttons" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/SHA1_Base.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha1_hw_computation SHA1_Base:SHA1_Instance\|sha1_hw_computation:sha1_engine_0 " "Elaborating entity \"sha1_hw_computation\" for hierarchy \"SHA1_Base:SHA1_Instance\|sha1_hw_computation:sha1_engine_0\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "sha1_engine_0" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/SHA1_Base.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779498 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_shift sha1_hw_computation.sv(57) " "Verilog HDL or VHDL warning at sha1_hw_computation.sv(57): object \"c_shift\" assigned a value but never read" {  } { { "SHA1_Base/synthesis/submodules/sha1_hw_computation.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/sha1_hw_computation.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647615779499 "|SHA1_Implementation|SHA1_Base:SHA1_Instance|sha1_hw_computation:sha1_engine_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_timer_core SHA1_Base:SHA1_Instance\|SHA1_Base_timer_core:timer_core " "Elaborating entity \"SHA1_Base_timer_core\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_timer_core:timer_core\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "timer_core" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/SHA1_Base.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SHA1_Base_mm_interconnect_0\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "mm_interconnect_0" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/SHA1_Base.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615779991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "nios2_cpu_instruction_master_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_core_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_core_avalon_jtag_slave_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "jtag_uart_core_avalon_jtag_slave_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sha1_engine_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sha1_engine_0_avalon_slave_0_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "sha1_engine_0_avalon_slave_0_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "nios2_cpu_debug_mem_slave_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_core_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_core_s1_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "timer_core_s1_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_leds_s1_translator\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "pio_leds_s1_translator" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "nios2_cpu_instruction_master_agent" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_core_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_core_avalon_jtag_slave_agent\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "jtag_uart_core_avalon_jtag_slave_agent" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_core_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_core_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_core_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_core_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "jtag_uart_core_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 1543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router:router " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router:router\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "router" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_default_decode SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router:router\|SHA1_Base_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_default_decode\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router:router\|SHA1_Base_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_001 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_001\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_001:router_001\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "router_001" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_001_default_decode SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_001:router_001\|SHA1_Base_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_001:router_001\|SHA1_Base_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_002 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_002\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_002:router_002\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "router_002" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_002_default_decode SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_002:router_002\|SHA1_Base_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_002:router_002\|SHA1_Base_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_004 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_004\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_004:router_004\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "router_004" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_004_default_decode SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_004:router_004\|SHA1_Base_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_004_default_decode\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_004:router_004\|SHA1_Base_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_009 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_009\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_009:router_009\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "router_009" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_router_009_default_decode SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_009:router_009\|SHA1_Base_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"SHA1_Base_mm_interconnect_0_router_009_default_decode\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_router_009:router_009\|SHA1_Base_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "nios2_cpu_data_master_limiter" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_cmd_demux SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SHA1_Base_mm_interconnect_0_cmd_demux\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "cmd_demux" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_cmd_demux_001 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_cmd_mux SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SHA1_Base_mm_interconnect_0_cmd_mux\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "cmd_mux" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_cmd_mux_002 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_cmd_mux_002\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_rsp_demux SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SHA1_Base_mm_interconnect_0_rsp_demux\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "rsp_demux" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_rsp_demux_002 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_rsp_demux_002\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 2953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_rsp_mux SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SHA1_Base_mm_interconnect_0_rsp_mux\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "rsp_mux" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 3091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_rsp_mux_001 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 3114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_avalon_st_adapter SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SHA1_Base_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0.v" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_mm_interconnect_0:mm_interconnect_0\|SHA1_Base_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SHA1_Base_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHA1_Base_irq_mapper SHA1_Base:SHA1_Instance\|SHA1_Base_irq_mapper:irq_mapper " "Elaborating entity \"SHA1_Base_irq_mapper\" for hierarchy \"SHA1_Base:SHA1_Instance\|SHA1_Base_irq_mapper:irq_mapper\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "irq_mapper" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/SHA1_Base.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\"" {  } { { "SHA1_Base/synthesis/SHA1_Base.v" "rst_controller" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/SHA1_Base.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SHA1_Base/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615780995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SHA1_Base:SHA1_Instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SHA1_Base/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615781004 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1647615782089 "|SHA1_Implementation|SHA1_Base:SHA1_Instance|SHA1_Base_nios2_cpu:nios2_cpu|SHA1_Base_nios2_cpu_cpu:cpu|SHA1_Base_nios2_cpu_cpu_nios2_oci:the_SHA1_Base_nios2_cpu_cpu_nios2_oci|SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace:the_SHA1_Base_nios2_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647615782745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.18.16:03:07 Progress: Loading slde0774010/alt_sld_fab_wrapper_hw.tcl " "2022.03.18.16:03:07 Progress: Loading slde0774010/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615787051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615789680 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615789860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615792645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615792727 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615792817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615792922 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615792926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615792926 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1647615793600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0774010/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0774010/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde0774010/alt_sld_fab.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/ip/slde0774010/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615793787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615793787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615793867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615793867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615793873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615793873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615793929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615793929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615794001 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615794001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615794001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/ip/slde0774010/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615794064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615794064 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1647615795930 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1647615795930 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647615802298 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647615802298 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647615802298 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647615802298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615802373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802373 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647615802373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615802417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615802417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615802450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"SHA1_Base:SHA1_Instance\|SHA1_Base_nios2_cpu:nios2_cpu\|SHA1_Base_nios2_cpu_cpu:cpu\|SHA1_Base_nios2_cpu_cpu_mult_cell:the_SHA1_Base_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647615802450 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647615802450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647615802495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615802495 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1647615803549 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1647615803549 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1647615803594 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1647615803594 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1647615803594 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1647615803594 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1647615803594 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647615803606 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 7658 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_jtag_uart_core.v" 398 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/tools/common/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 4045 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 5910 -1 0 } } { "SHA1_Base/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_timer_core.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_timer_core.v" 179 -1 0 } } { "SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" "" { Text "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/SHA1_Base/synthesis/submodules/SHA1_Base_nios2_cpu_cpu.v" 5829 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1647615803831 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1647615803831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615808489 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647615817068 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615817395 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/output_files/SHA1_Implementation.map.smsg " "Generated suppressed messages file C:/Jason/EIT/Semester_01/04_FSOC/SHA1_Implementation/output_files/SHA1_Implementation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615818087 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647615820880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647615820880 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15302 " "Implemented 15302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647615821581 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647615821581 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15018 " "Implemented 15018 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647615821581 ""} { "Info" "ICUT_CUT_TM_RAMS" "261 " "Implemented 261 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1647615821581 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1647615821581 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647615821581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647615821631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 18 16:03:41 2022 " "Processing ended: Fri Mar 18 16:03:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647615821631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647615821631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647615821631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647615821631 ""}
