sv xil_defaultlib --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1_pkg.sv" \
"../../../bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1.sv" \
"../../../bd/design_1/ipshared/7f88/src/Dispatcher.sv" \
"../../../bd/design_1/ipshared/7f88/src/EDF.sv" \
"../../../bd/design_1/ipshared/7f88/src/NonAXIDomain.sv" \
"../../../bd/design_1/ipshared/7f88/src/Packetizer.sv" \
"../../../bd/design_1/ipshared/7f88/src/Queue.sv" \
"../../../bd/design_1/ipshared/7f88/src/Scheduler.sv" \
"../../../bd/design_1/ipshared/7f88/src/Selector.sv" \
"../../../bd/design_1/ipshared/7f88/src/Seralizer.sv" \
"../../../bd/design_1/ipshared/7f88/src/TDMA.sv" \
"../../../bd/design_1/ipshared/7f88/src/MemorEDF.sv" \
"../../../bd/design_1/ip/design_1_MemorEDF_0_0/sim/design_1_MemorEDF_0_0.sv" \

verilog xil_defaultlib --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../MemorEDF.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v" \
"../../../bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0.v" \
"../../../bd/design_1/ip/design_1_default_axi_full_master_0_0/sim/design_1_default_axi_full_master_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
