\hypertarget{stm32h7xx__ll__sdmmc_8h}{}\doxysection{C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.11.0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32h7xx\+\_\+ll\+\_\+sdmmc.h File Reference}
\label{stm32h7xx__ll__sdmmc_8h}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_sdmmc.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_sdmmc.h}}


Header file of SDMMC HAL module.  


{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_d_m_m_c___init_type_def}{SDMMC\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SDMMC Configuration Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_d_m_m_c___cmd_init_type_def}{SDMMC\+\_\+\+Cmd\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SDMMC Command Control structure. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_d_m_m_c___data_init_type_def}{SDMMC\+\_\+\+Data\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SDMMC Data Control structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga93073e91908c0e8527a4bcb2c3dd95f1}{SDMMC\+\_\+\+ERROR\+\_\+\+NONE}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga29339b7153b88dc4eaf4faa7b46ccc4d}{SDMMC\+\_\+\+ERROR\+\_\+\+CMD\+\_\+\+CRC\+\_\+\+FAIL}}~((uint32\+\_\+t)0x00000001U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga6a742a4691747d28e434d78db107e270}{SDMMC\+\_\+\+ERROR\+\_\+\+DATA\+\_\+\+CRC\+\_\+\+FAIL}}~((uint32\+\_\+t)0x00000002U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga9499308f3d28ad8043a9b53c779e23b4}{SDMMC\+\_\+\+ERROR\+\_\+\+CMD\+\_\+\+RSP\+\_\+\+TIMEOUT}}~((uint32\+\_\+t)0x00000004U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gab626df2cece3785818557223caad77d8}{SDMMC\+\_\+\+ERROR\+\_\+\+DATA\+\_\+\+TIMEOUT}}~((uint32\+\_\+t)0x00000008U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga3f6e41553c567de7a6cdd411541f3095}{SDMMC\+\_\+\+ERROR\+\_\+\+TX\+\_\+\+UNDERRUN}}~((uint32\+\_\+t)0x00000010U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga644d8cdeaa0f51fd52485d1eef9205c8}{SDMMC\+\_\+\+ERROR\+\_\+\+RX\+\_\+\+OVERRUN}}~((uint32\+\_\+t)0x00000020U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaebcb686c7ca19de6ac32a40107b265f5}{SDMMC\+\_\+\+ERROR\+\_\+\+ADDR\+\_\+\+MISALIGNED}}~((uint32\+\_\+t)0x00000040U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga45e1b7e2df402602146fe4e362666c1e}{SDMMC\+\_\+\+ERROR\+\_\+\+BLOCK\+\_\+\+LEN\+\_\+\+ERR}}~((uint32\+\_\+t)0x00000080U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga23fee50a8501571d2d72e761dd6f42c5}{SDMMC\+\_\+\+ERROR\+\_\+\+ERASE\+\_\+\+SEQ\+\_\+\+ERR}}~((uint32\+\_\+t)0x00000100U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga90484f34f4b2a9c9fcaffb37a2185e3d}{SDMMC\+\_\+\+ERROR\+\_\+\+BAD\+\_\+\+ERASE\+\_\+\+PARAM}}~((uint32\+\_\+t)0x00000200U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaf465a4ac14ab2c5509170f9a9948b03f}{SDMMC\+\_\+\+ERROR\+\_\+\+WRITE\+\_\+\+PROT\+\_\+\+VIOLATION}}~((uint32\+\_\+t)0x00000400U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga36771b073b4605e40d2bb00354df6bc0}{SDMMC\+\_\+\+ERROR\+\_\+\+LOCK\+\_\+\+UNLOCK\+\_\+\+FAILED}}~((uint32\+\_\+t)0x00000800U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga186a3ff3b5bd47d478ddbc58877c8115}{SDMMC\+\_\+\+ERROR\+\_\+\+COM\+\_\+\+CRC\+\_\+\+FAILED}}~((uint32\+\_\+t)0x00001000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad28ae2b183432ff4307f6ef736b9ac4e}{SDMMC\+\_\+\+ERROR\+\_\+\+ILLEGAL\+\_\+\+CMD}}~((uint32\+\_\+t)0x00002000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gacefedcad3eb04c2edc0ef2ddbee00e42}{SDMMC\+\_\+\+ERROR\+\_\+\+CARD\+\_\+\+ECC\+\_\+\+FAILED}}~((uint32\+\_\+t)0x00004000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga5cbd52e71a9857f01b210e5048da5f44}{SDMMC\+\_\+\+ERROR\+\_\+\+CC\+\_\+\+ERR}}~((uint32\+\_\+t)0x00008000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga3079b242ec737a24726bc038aaff971f}{SDMMC\+\_\+\+ERROR\+\_\+\+GENERAL\+\_\+\+UNKNOWN\+\_\+\+ERR}}~((uint32\+\_\+t)0x00010000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga3c0046058cfbc268556f10866b34966f}{SDMMC\+\_\+\+ERROR\+\_\+\+STREAM\+\_\+\+READ\+\_\+\+UNDERRUN}}~((uint32\+\_\+t)0x00020000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga238c7da3692c3d3c3ff4643aa155a156}{SDMMC\+\_\+\+ERROR\+\_\+\+STREAM\+\_\+\+WRITE\+\_\+\+OVERRUN}}~((uint32\+\_\+t)0x00040000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gac9a9ffbca738f96faaee2ec338a9b96a}{SDMMC\+\_\+\+ERROR\+\_\+\+CID\+\_\+\+CSD\+\_\+\+OVERWRITE}}~((uint32\+\_\+t)0x00080000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaacd0740259204c9afa80cdb6d0dda218}{SDMMC\+\_\+\+ERROR\+\_\+\+WP\+\_\+\+ERASE\+\_\+\+SKIP}}~((uint32\+\_\+t)0x00100000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga60306ac146417b86487463d354d2a7cb}{SDMMC\+\_\+\+ERROR\+\_\+\+CARD\+\_\+\+ECC\+\_\+\+DISABLED}}~((uint32\+\_\+t)0x00200000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaf208ed8aeffac72703c252a9b9cfd5c1}{SDMMC\+\_\+\+ERROR\+\_\+\+ERASE\+\_\+\+RESET}}~((uint32\+\_\+t)0x00400000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad7c5bc576a069a41207c7e89b556f1c7}{SDMMC\+\_\+\+ERROR\+\_\+\+AKE\+\_\+\+SEQ\+\_\+\+ERR}}~((uint32\+\_\+t)0x00800000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga885fc3b11e0689bd43fecc74bc6b30ad}{SDMMC\+\_\+\+ERROR\+\_\+\+INVALID\+\_\+\+VOLTRANGE}}~((uint32\+\_\+t)0x01000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad0ef815d3f30eedca8e0c024f6f86726}{SDMMC\+\_\+\+ERROR\+\_\+\+ADDR\+\_\+\+OUT\+\_\+\+OF\+\_\+\+RANGE}}~((uint32\+\_\+t)0x02000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gab601fdfd912c272721bec53d91269447}{SDMMC\+\_\+\+ERROR\+\_\+\+REQUEST\+\_\+\+NOT\+\_\+\+APPLICABLE}}~((uint32\+\_\+t)0x04000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad2596da9045aa0fdd81330548c4e4ff4}{SDMMC\+\_\+\+ERROR\+\_\+\+INVALID\+\_\+\+PARAMETER}}~((uint32\+\_\+t)0x08000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga069b2ed51212ad872174262cc49a48e8}{SDMMC\+\_\+\+ERROR\+\_\+\+UNSUPPORTED\+\_\+\+FEATURE}}~((uint32\+\_\+t)0x10000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaaea1bf5ab746268b578c341c2de5dbe1}{SDMMC\+\_\+\+ERROR\+\_\+\+BUSY}}~((uint32\+\_\+t)0x20000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga2b572322b71e5f4c9002a88d25d0f61e}{SDMMC\+\_\+\+ERROR\+\_\+\+DMA}}~((uint32\+\_\+t)0x40000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga7adade4abd724bab3cc60349bef6732d}{SDMMC\+\_\+\+ERROR\+\_\+\+TIMEOUT}}~((uint32\+\_\+t)0x80000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gae9eee968f102a4297c74c38cc854be15}{SDMMC\+\_\+\+CMD\+\_\+\+GO\+\_\+\+IDLE\+\_\+\+STATE}}~((uint8\+\_\+t)0U)
\begin{DoxyCompactList}\small\item\em SDMMC Commands Index. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gac0b20ae54c8d509d90bbe243935e7e28}{SDMMC\+\_\+\+CMD\+\_\+\+SEND\+\_\+\+OP\+\_\+\+COND}}~((uint8\+\_\+t)1U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga526986c457ca3dcb46639cec49d49a3d}{SDMMC\+\_\+\+CMD\+\_\+\+ALL\+\_\+\+SEND\+\_\+\+CID}}~((uint8\+\_\+t)2U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga054fe3268291628a27c6deed1204eead}{SDMMC\+\_\+\+CMD\+\_\+\+SET\+\_\+\+REL\+\_\+\+ADDR}}~((uint8\+\_\+t)3U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gae9dc7575f43df542a8b093f4ab12b27b}{SDMMC\+\_\+\+CMD\+\_\+\+SET\+\_\+\+DSR}}~((uint8\+\_\+t)4U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga12aff9705a5fc55bb6a9bb442600967f}{SDMMC\+\_\+\+CMD\+\_\+\+SDMMC\+\_\+\+SEN\+\_\+\+OP\+\_\+\+COND}}~((uint8\+\_\+t)5U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaa1346f926841978186c11892055b946a}{SDMMC\+\_\+\+CMD\+\_\+\+HS\+\_\+\+SWITCH}}~((uint8\+\_\+t)6U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga48e588cd8f64c306298068da32f341fa}{SDMMC\+\_\+\+CMD\+\_\+\+SEL\+\_\+\+DESEL\+\_\+\+CARD}}~((uint8\+\_\+t)7U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga68baff8efb174c2ddb918d6457cc1db6}{SDMMC\+\_\+\+CMD\+\_\+\+HS\+\_\+\+SEND\+\_\+\+EXT\+\_\+\+CSD}}~((uint8\+\_\+t)8U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gafc91e60e9b247b1dc40a24b1f950d79c}{SDMMC\+\_\+\+CMD\+\_\+\+SEND\+\_\+\+CSD}}~((uint8\+\_\+t)9U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga0ea7c2b8e6cce142355d62173aa99a13}{SDMMC\+\_\+\+CMD\+\_\+\+SEND\+\_\+\+CID}}~((uint8\+\_\+t)10U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga36efd0c3e494be507c35ccffbc30d475}{SDMMC\+\_\+\+CMD\+\_\+\+VOLTAGE\+\_\+\+SWITCH}}~((uint8\+\_\+t)11U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga386993a0917a4db76bd47065b9db4e3e}{SDMMC\+\_\+\+CMD\+\_\+\+STOP\+\_\+\+TRANSMISSION}}~((uint8\+\_\+t)12U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga6405c233945f18783d8765248aaaa134}{SDMMC\+\_\+\+CMD\+\_\+\+SEND\+\_\+\+STATUS}}~((uint8\+\_\+t)13U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaf296fff01ce63412ac2c226950759db0}{SDMMC\+\_\+\+CMD\+\_\+\+HS\+\_\+\+BUSTEST\+\_\+\+READ}}~((uint8\+\_\+t)14U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad5ce7d24577c5e273269a656d465eaf5}{SDMMC\+\_\+\+CMD\+\_\+\+GO\+\_\+\+INACTIVE\+\_\+\+STATE}}~((uint8\+\_\+t)15U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaa4423e346793a64eb56943dbd6a4b713}{SDMMC\+\_\+\+CMD\+\_\+\+SET\+\_\+\+BLOCKLEN}}~((uint8\+\_\+t)16U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga5ad8065d25f60abaeaaeb0713e7cdf99}{SDMMC\+\_\+\+CMD\+\_\+\+READ\+\_\+\+SINGLE\+\_\+\+BLOCK}}~((uint8\+\_\+t)17U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga0eec4f155a53a151115020ffe67379fb}{SDMMC\+\_\+\+CMD\+\_\+\+READ\+\_\+\+MULT\+\_\+\+BLOCK}}~((uint8\+\_\+t)18U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gae6a00b05de201e57c883940ff2829e39}{SDMMC\+\_\+\+CMD\+\_\+\+HS\+\_\+\+BUSTEST\+\_\+\+WRITE}}~((uint8\+\_\+t)19U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaed8d4c536526d725dba3002ec134ca9f}{SDMMC\+\_\+\+CMD\+\_\+\+WRITE\+\_\+\+DAT\+\_\+\+UNTIL\+\_\+\+STOP}}~((uint8\+\_\+t)20U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga14a69cd3bde7225b646f1dcb2ebfda03}{SDMMC\+\_\+\+CMD\+\_\+\+SET\+\_\+\+BLOCK\+\_\+\+COUNT}}~((uint8\+\_\+t)23U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga5f0d773316e556410a808bcc0444c79a}{SDMMC\+\_\+\+CMD\+\_\+\+WRITE\+\_\+\+SINGLE\+\_\+\+BLOCK}}~((uint8\+\_\+t)24U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga34c0b4b60cbf92725e81fef6d1c7443b}{SDMMC\+\_\+\+CMD\+\_\+\+WRITE\+\_\+\+MULT\+\_\+\+BLOCK}}~((uint8\+\_\+t)25U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gab9cd3dc398c03f289d0ca4c6c0db4892}{SDMMC\+\_\+\+CMD\+\_\+\+PROG\+\_\+\+CID}}~((uint8\+\_\+t)26U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaabbed26c00688f1d52cd72cbd978949c}{SDMMC\+\_\+\+CMD\+\_\+\+PROG\+\_\+\+CSD}}~((uint8\+\_\+t)27U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga1059b12d2471f87ea09fd204ecb6345c}{SDMMC\+\_\+\+CMD\+\_\+\+SET\+\_\+\+WRITE\+\_\+\+PROT}}~((uint8\+\_\+t)28U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gae73e139ab789bd8d2eac5de4268c4880}{SDMMC\+\_\+\+CMD\+\_\+\+CLR\+\_\+\+WRITE\+\_\+\+PROT}}~((uint8\+\_\+t)29U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga25de629041f746c9ebe0d7334a8977c9}{SDMMC\+\_\+\+CMD\+\_\+\+SEND\+\_\+\+WRITE\+\_\+\+PROT}}~((uint8\+\_\+t)30U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga855b317549bcdb3190a043c6e4466fbe}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+ERASE\+\_\+\+GRP\+\_\+\+START}}~((uint8\+\_\+t)32U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gacab5b851a199fb6f1ce25c0f2a9bf58c}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+ERASE\+\_\+\+GRP\+\_\+\+END}}~((uint8\+\_\+t)33U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga222af543d8788429733558bf5c97ad48}{SDMMC\+\_\+\+CMD\+\_\+\+ERASE\+\_\+\+GRP\+\_\+\+START}}~((uint8\+\_\+t)35U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga3bfd8511b947d38397a8a63fcd041d48}{SDMMC\+\_\+\+CMD\+\_\+\+ERASE\+\_\+\+GRP\+\_\+\+END}}~((uint8\+\_\+t)36U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gacbce0e54d0b9b626215502f9311c8355}{SDMMC\+\_\+\+CMD\+\_\+\+ERASE}}~((uint8\+\_\+t)38U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga27f4c8061e08bc26399e2643ac4af8bf}{SDMMC\+\_\+\+CMD\+\_\+\+FAST\+\_\+\+IO}}~((uint8\+\_\+t)39U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga2966ee709302ab6d6511ea65773e9c6e}{SDMMC\+\_\+\+CMD\+\_\+\+GO\+\_\+\+IRQ\+\_\+\+STATE}}~((uint8\+\_\+t)40U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga5fcd125fdb62cb169e3fa7b27db07115}{SDMMC\+\_\+\+CMD\+\_\+\+LOCK\+\_\+\+UNLOCK}}~((uint8\+\_\+t)42U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga217e64fbb636f7ad13e3c0bb29c028d2}{SDMMC\+\_\+\+CMD\+\_\+\+APP\+\_\+\+CMD}}~((uint8\+\_\+t)55U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga8263af58c35ddc29f313b1008927687a}{SDMMC\+\_\+\+CMD\+\_\+\+GEN\+\_\+\+CMD}}~((uint8\+\_\+t)56U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gacfa42cc86f1ea3780eb05630132d7f2c}{SDMMC\+\_\+\+CMD\+\_\+\+NO\+\_\+\+CMD}}~((uint8\+\_\+t)64U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga8cfe5dc1ac1f27c23326aeaf3f1bc7f6}{SDMMC\+\_\+\+CMD\+\_\+\+APP\+\_\+\+SD\+\_\+\+SET\+\_\+\+BUSWIDTH}}~((uint8\+\_\+t)6U)
\begin{DoxyCompactList}\small\item\em Following commands are SD Card Specific commands. SDMMC\+\_\+\+APP\+\_\+\+CMD should be sent before sending these commands. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga72b91852e20d600297c4aff320c94765}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+STATUS}}~((uint8\+\_\+t)13U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad6adafe894063d4bca807bdeb431788c}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+SEND\+\_\+\+NUM\+\_\+\+WRITE\+\_\+\+BLOCKS}}~((uint8\+\_\+t)22U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga64bb2884d350d582020a84ab3bedf322}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+OP\+\_\+\+COND}}~((uint8\+\_\+t)41U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga7b71cd8c7418b00ed4c643f8904b2530}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+SET\+\_\+\+CLR\+\_\+\+CARD\+\_\+\+DETECT}}~((uint8\+\_\+t)42U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaa9f096874b5e2a593d96b6c47a7a1d78}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+SEND\+\_\+\+SCR}}~((uint8\+\_\+t)51U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga520defb88f2bc2fe1158ec87c6015164}{SDMMC\+\_\+\+CMD\+\_\+\+SDMMC\+\_\+\+RW\+\_\+\+DIRECT}}~((uint8\+\_\+t)52U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga585faee11fb2b1ab72216550b6c3ab83}{SDMMC\+\_\+\+CMD\+\_\+\+SDMMC\+\_\+\+RW\+\_\+\+EXTENDED}}~((uint8\+\_\+t)53U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gac0070fb5ad86639410a4ad79c9da32b9}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+GET\+\_\+\+MKB}}~((uint8\+\_\+t)43U)
\begin{DoxyCompactList}\small\item\em Following commands are SD Card Specific security commands. SDMMC\+\_\+\+CMD\+\_\+\+APP\+\_\+\+CMD should be sent before sending these commands. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaa17f45a31366e47b44eff6e33982731e}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+GET\+\_\+\+MID}}~((uint8\+\_\+t)44U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga14ffceb4df0f9c9c67c678eb7d58bc4e}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+SET\+\_\+\+CER\+\_\+\+RN1}}~((uint8\+\_\+t)45U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaca35a469acc79c78813cc69fa8f3d89e}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+GET\+\_\+\+CER\+\_\+\+RN2}}~((uint8\+\_\+t)46U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gadb781d85a8fd5a09f13596ad9295dcba}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+SET\+\_\+\+CER\+\_\+\+RES2}}~((uint8\+\_\+t)47U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga69235b7a5213694f923a1663f937f119}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+GET\+\_\+\+CER\+\_\+\+RES1}}~((uint8\+\_\+t)48U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga36725a87e8a8ab686d4d23882836ee0a}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+SECURE\+\_\+\+READ\+\_\+\+MULTIPLE\+\_\+\+BLOCK}}~((uint8\+\_\+t)18U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga3edb3dd07b11b6feb0d95877f8486864}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+SECURE\+\_\+\+WRITE\+\_\+\+MULTIPLE\+\_\+\+BLOCK}}~((uint8\+\_\+t)25U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaed4b204ed38f97dbdd4957cdcffdbdb8}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+SECURE\+\_\+\+ERASE}}~((uint8\+\_\+t)38U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga0f847007a99453245d3ce7218a749959}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+CHANGE\+\_\+\+SECURE\+\_\+\+AREA}}~((uint8\+\_\+t)49U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga3afc89e73bc5888b63f4682fdc1cebfe}{SDMMC\+\_\+\+CMD\+\_\+\+SD\+\_\+\+APP\+\_\+\+SECURE\+\_\+\+WRITE\+\_\+\+MKB}}~((uint8\+\_\+t)48U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gacfd2eb448541e2c49eb3fa0fb333dfe0}{SDMMC\+\_\+\+OCR\+\_\+\+ADDR\+\_\+\+OUT\+\_\+\+OF\+\_\+\+RANGE}}~((uint32\+\_\+t)0x80000000U)
\begin{DoxyCompactList}\small\item\em Masks for errors Card Status R1 (OCR Register) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga8c7761fa5995960006000bbbcf40a5ad}{SDMMC\+\_\+\+OCR\+\_\+\+ADDR\+\_\+\+MISALIGNED}}~((uint32\+\_\+t)0x40000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga21f3070ab9346fe21f220ab3deaebd02}{SDMMC\+\_\+\+OCR\+\_\+\+BLOCK\+\_\+\+LEN\+\_\+\+ERR}}~((uint32\+\_\+t)0x20000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga7252d59d806b4eaea27729ce3eadb18a}{SDMMC\+\_\+\+OCR\+\_\+\+ERASE\+\_\+\+SEQ\+\_\+\+ERR}}~((uint32\+\_\+t)0x10000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga66c2b5cc672547bdaddcdc3a8817f260}{SDMMC\+\_\+\+OCR\+\_\+\+BAD\+\_\+\+ERASE\+\_\+\+PARAM}}~((uint32\+\_\+t)0x08000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaa581c5ba5c20ec8e34ee65a77d56044e}{SDMMC\+\_\+\+OCR\+\_\+\+WRITE\+\_\+\+PROT\+\_\+\+VIOLATION}}~((uint32\+\_\+t)0x04000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad3db5c8fb618e80198601b49ef1d82a1}{SDMMC\+\_\+\+OCR\+\_\+\+LOCK\+\_\+\+UNLOCK\+\_\+\+FAILED}}~((uint32\+\_\+t)0x01000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gad394637fbef55cd9bdffdf721d7f911a}{SDMMC\+\_\+\+OCR\+\_\+\+COM\+\_\+\+CRC\+\_\+\+FAILED}}~((uint32\+\_\+t)0x00800000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga4b57f2ff0eac4477f4fbcae44e033c84}{SDMMC\+\_\+\+OCR\+\_\+\+ILLEGAL\+\_\+\+CMD}}~((uint32\+\_\+t)0x00400000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga4aa0f4204a988e90e740a2c1d4032b48}{SDMMC\+\_\+\+OCR\+\_\+\+CARD\+\_\+\+ECC\+\_\+\+FAILED}}~((uint32\+\_\+t)0x00200000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga6c54f6b8c399e0075709cbea655624c3}{SDMMC\+\_\+\+OCR\+\_\+\+CC\+\_\+\+ERROR}}~((uint32\+\_\+t)0x00100000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gab63ff3fdd7837f8a25076e82ba2f7417}{SDMMC\+\_\+\+OCR\+\_\+\+GENERAL\+\_\+\+UNKNOWN\+\_\+\+ERROR}}~((uint32\+\_\+t)0x00080000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga01c81325b4a1960543b317c3fc212591}{SDMMC\+\_\+\+OCR\+\_\+\+STREAM\+\_\+\+READ\+\_\+\+UNDERRUN}}~((uint32\+\_\+t)0x00040000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gac98c52963508d805426ab31d2409890e}{SDMMC\+\_\+\+OCR\+\_\+\+STREAM\+\_\+\+WRITE\+\_\+\+OVERRUN}}~((uint32\+\_\+t)0x00020000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga8c28f9991434a4f2c0bd3331a3cbfa25}{SDMMC\+\_\+\+OCR\+\_\+\+CID\+\_\+\+CSD\+\_\+\+OVERWRITE}}~((uint32\+\_\+t)0x00010000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga344f98c0625e84a844a193e5bc1c3e57}{SDMMC\+\_\+\+OCR\+\_\+\+WP\+\_\+\+ERASE\+\_\+\+SKIP}}~((uint32\+\_\+t)0x00008000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga0b41a20f6ead7d6622796fed1273db78}{SDMMC\+\_\+\+OCR\+\_\+\+CARD\+\_\+\+ECC\+\_\+\+DISABLED}}~((uint32\+\_\+t)0x00004000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga5b16250a812cc042e29674f399201a1b}{SDMMC\+\_\+\+OCR\+\_\+\+ERASE\+\_\+\+RESET}}~((uint32\+\_\+t)0x00002000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga8cd65e38393ec5544d5b8d2806e9ac3e}{SDMMC\+\_\+\+OCR\+\_\+\+AKE\+\_\+\+SEQ\+\_\+\+ERROR}}~((uint32\+\_\+t)0x00000008U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaa8ec57598bf10101ab12536c42752bad}{SDMMC\+\_\+\+OCR\+\_\+\+ERRORBITS}}~((uint32\+\_\+t)0x\+FDFFE008U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga0410a94052f5601814d5254de59e740b}{SDMMC\+\_\+\+R6\+\_\+\+GENERAL\+\_\+\+UNKNOWN\+\_\+\+ERROR}}~((uint32\+\_\+t)0x00002000U)
\begin{DoxyCompactList}\small\item\em Masks for R6 Response. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gadd78e04b5198c860b9cdddffc260da3c}{SDMMC\+\_\+\+R6\+\_\+\+ILLEGAL\+\_\+\+CMD}}~((uint32\+\_\+t)0x00004000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga602bc99f0c1ca6f488a3808a8872fe3c}{SDMMC\+\_\+\+R6\+\_\+\+COM\+\_\+\+CRC\+\_\+\+FAILED}}~((uint32\+\_\+t)0x00008000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaddf07d7d4d0b87952db9c42b24dda13c}{SDMMC\+\_\+\+VOLTAGE\+\_\+\+WINDOW\+\_\+\+SD}}~((uint32\+\_\+t)0x80100000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gabe9628f2bdbbe00ffea8c3c6f02d39f7}{SDMMC\+\_\+\+HIGH\+\_\+\+CAPACITY}}~((uint32\+\_\+t)0x40000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gab33b522deae8af9160d370f7da0bb09f}{SDMMC\+\_\+\+STD\+\_\+\+CAPACITY}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaf737986d1e4310c7bf7ca8f49a5d55fe}{SDMMC\+\_\+\+CHECK\+\_\+\+PATTERN}}~((uint32\+\_\+t)0x000001\+AAU)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga386ca9c30c7f66925ed213f81de338dd}{SD\+\_\+\+SWITCH\+\_\+1\+\_\+8\+V\+\_\+\+CAPACITY}}~((uint32\+\_\+t)0x01000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga94e3a8b4a95900e8e2519bbd206eae92}{SDMMC\+\_\+\+DDR50\+\_\+\+SWITCH\+\_\+\+PATTERN}}~((uint32\+\_\+t)0x80\+FFFF04U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaf1a3bb080938f5d4f006d05df9217e0f}{SDMMC\+\_\+\+SDR104\+\_\+\+SWITCH\+\_\+\+PATTERN}}~((uint32\+\_\+t)0x80\+FF1\+F03U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaee179fc816a089a917df26ef089b764d}{SDMMC\+\_\+\+SDR50\+\_\+\+SWITCH\+\_\+\+PATTERN}}~((uint32\+\_\+t)0x80\+FF1\+F02U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaadc934139a2eb469456d470626666c9d}{SDMMC\+\_\+\+SDR25\+\_\+\+SWITCH\+\_\+\+PATTERN}}~((uint32\+\_\+t)0x80\+FFFF01U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga9d9a505bffcb0e40bf694ae7dc6deb0d}{SDMMC\+\_\+\+MAX\+\_\+\+VOLT\+\_\+\+TRIAL}}~((uint32\+\_\+t)0x0000\+FFFFU)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga5c9524b8fa92854de3783ca3104ef14e}{SDMMC\+\_\+\+MAX\+\_\+\+TRIAL}}~((uint32\+\_\+t)0x0000\+FFFFU)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaa8e9aa9a27b737a294184cd99b83f969}{SDMMC\+\_\+\+ALLZERO}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaf3713a91167932d72c7487d82bb1425c}{SDMMC\+\_\+\+WIDE\+\_\+\+BUS\+\_\+\+SUPPORT}}~((uint32\+\_\+t)0x00040000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaa7726d37ad7affd0b51ab5a1d668c953}{SDMMC\+\_\+\+SINGLE\+\_\+\+BUS\+\_\+\+SUPPORT}}~((uint32\+\_\+t)0x00010000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaa3bd4adeb590eae5306a5911529f3892}{SDMMC\+\_\+\+CARD\+\_\+\+LOCKED}}~((uint32\+\_\+t)0x02000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga0958cdf51becb2e74460c0ca8795468f}{SDMMC\+\_\+\+DATATIMEOUT}}~((uint32\+\_\+t)0x\+FFFFFFFFU)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga8787e233b34487397473e83a0d3b91e6}{SDMMC\+\_\+0\+TO7\+BITS}}~((uint32\+\_\+t)0x000000\+FFU)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga28af7c4f1b65d6941a614aa04cb9b701}{SDMMC\+\_\+8\+TO15\+BITS}}~((uint32\+\_\+t)0x0000\+FF00U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga21ad6178ee58c29a161902967f415882}{SDMMC\+\_\+16\+TO23\+BITS}}~((uint32\+\_\+t)0x00\+FF0000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga33cbe8ce02d0fdc6f87d6c8d5d2e75f8}{SDMMC\+\_\+24\+TO31\+BITS}}~((uint32\+\_\+t)0x\+FF000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gade6b549011f328eb15a5fc1ab728669f}{SDMMC\+\_\+\+MAX\+\_\+\+DATA\+\_\+\+LENGTH}}~((uint32\+\_\+t)0x01\+FFFFFFU)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga93c503829010f7309651d673cef49388}{SDMMC\+\_\+\+HALFFIFO}}~((uint32\+\_\+t)0x00000008U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga32764efe214cfc0b9c5cfd9ed9756b40}{SDMMC\+\_\+\+HALFFIFOBYTES}}~((uint32\+\_\+t)0x00000020U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga102b1b4370dd335014dc46f58538456a}{SDMMC\+\_\+\+CCCC\+\_\+\+ERASE}}~((uint32\+\_\+t)0x00000020U)
\begin{DoxyCompactList}\small\item\em Command Class supported. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga8adb74624b110c8f68a0989bffe7488d}{SDMMC\+\_\+\+CMDTIMEOUT}}~((uint32\+\_\+t)5000U)        /$\ast$ Command send and response timeout     $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_gaefc1933a4160ee661e8ce529233a8ec2}{SDMMC\+\_\+\+MAXERASETIMEOUT}}~((uint32\+\_\+t)63000U)       /$\ast$ Max erase Timeout 63 s                $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___exported___constants_ga3146d2aace19ed1bd0a190e30b296a25}{SDMMC\+\_\+\+STOPTRANSFERTIMEOUT}}~((uint32\+\_\+t)100000000U)   /$\ast$ Timeout for STOP TRANSMISSION command $\ast$/
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___clock___edge_ga19c1914c3e992216f8f698053b9a0bd5}{SDMMC\+\_\+\+CLOCK\+\_\+\+EDGE\+\_\+\+RISING}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___clock___edge_gaaa29a8b252a2ac0abd42b9d3ccdda229}{SDMMC\+\_\+\+CLOCK\+\_\+\+EDGE\+\_\+\+FALLING}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5575dd4b16e8f76db8ffa3ab84205e5}{SDMMC\+\_\+\+CLKCR\+\_\+\+NEGEDGE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___clock___edge_ga72fd166e3e198a870b19ea186a62b56d}{IS\+\_\+\+SDMMC\+\_\+\+CLOCK\+\_\+\+EDGE}}(EDGE)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___clock___power___save_ga9b01e94a0a34ddab98818791c3ecc923}{SDMMC\+\_\+\+CLOCK\+\_\+\+POWER\+\_\+\+SAVE\+\_\+\+DISABLE}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___clock___power___save_ga11439b5eb6b811fac7aa660b9567b895}{SDMMC\+\_\+\+CLOCK\+\_\+\+POWER\+\_\+\+SAVE\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0786d18e491c195c762e38f745312d}{SDMMC\+\_\+\+CLKCR\+\_\+\+PWRSAV}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___clock___power___save_gaa75cf0f0ad1ca20cfd32d2e26dbe495d}{IS\+\_\+\+SDMMC\+\_\+\+CLOCK\+\_\+\+POWER\+\_\+\+SAVE}}(SAVE)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___bus___wide_ga099e65b93fbf34caa9acf916e4c29cd5}{SDMMC\+\_\+\+BUS\+\_\+\+WIDE\+\_\+1B}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___bus___wide_gaa25a9139a839bab9f1fddaf02cde16be}{SDMMC\+\_\+\+BUS\+\_\+\+WIDE\+\_\+4B}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4201a1808b7e3218a3fa13dc4d6b0f9}{SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___bus___wide_ga944051980d77df9ab5f810c63904cb2a}{SDMMC\+\_\+\+BUS\+\_\+\+WIDE\+\_\+8B}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab699ad42b7dddd3af4dd41e1ef7a410b}{SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___bus___wide_ga7e196163aa0115e6932c1b5a0b8fb672}{IS\+\_\+\+SDMMC\+\_\+\+BUS\+\_\+\+WIDE}}(WIDE)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___speed___mode_gaedb2a9686086e8b4df48f0e98e6afb29}{SDMMC\+\_\+\+SPEED\+\_\+\+MODE\+\_\+\+AUTO}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___speed___mode_ga8444af17261e840c4dbb52144564c82e}{SDMMC\+\_\+\+SPEED\+\_\+\+MODE\+\_\+\+DEFAULT}}~((uint32\+\_\+t)0x00000001U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___speed___mode_gadb5d45a61702a0c74a67d531aa9f0928}{SDMMC\+\_\+\+SPEED\+\_\+\+MODE\+\_\+\+HIGH}}~((uint32\+\_\+t)0x00000002U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___speed___mode_ga3b02838d2179c7ee50ff89454e5ed481}{SDMMC\+\_\+\+SPEED\+\_\+\+MODE\+\_\+\+ULTRA}}~((uint32\+\_\+t)0x00000003U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___speed___mode_ga61ec9ba3b364a6c5382df2e3ab1b6a1a}{SDMMC\+\_\+\+SPEED\+\_\+\+MODE\+\_\+\+DDR}}~((uint32\+\_\+t)0x00000004U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___speed___mode_gaf089f47ec698dd48063f821f80652c90}{IS\+\_\+\+SDMMC\+\_\+\+SPEED\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___hardware___flow___control_gaa563be70cf65523edf6459fb0842cab1}{SDMMC\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL\+\_\+\+DISABLE}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___hardware___flow___control_ga403057f2e07254d7e295128fbdb6939d}{SDMMC\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73898c6efbc8f7962ba99dc8ae678473}{SDMMC\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___hardware___flow___control_ga5d3fa499b6a540323e76576c8562fd05}{IS\+\_\+\+SDMMC\+\_\+\+HARDWARE\+\_\+\+FLOW\+\_\+\+CONTROL}}(CONTROL)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___clock___division_ga6d7885567fc5c815dfabf24792d75d10}{IS\+\_\+\+SDMMC\+\_\+\+CLKDIV}}(DIV)~((DIV) $<$ 0x400U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___t_r_a_n_s_c_e_i_v_e_r___p_r_e_s_e_n_t_ga137b5dfc371d0cc86804f8085cb45cec}{SDMMC\+\_\+\+TRANSCEIVER\+\_\+\+UNKNOWN}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___t_r_a_n_s_c_e_i_v_e_r___p_r_e_s_e_n_t_ga607d91a03f338e5e5a0266d05554df16}{SDMMC\+\_\+\+TRANSCEIVER\+\_\+\+NOT\+\_\+\+PRESENT}}~((uint32\+\_\+t)0x00000001U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___t_r_a_n_s_c_e_i_v_e_r___p_r_e_s_e_n_t_ga337153e90bd80d6e0e24bcd9c034a672}{SDMMC\+\_\+\+TRANSCEIVER\+\_\+\+PRESENT}}~((uint32\+\_\+t)0x00000002U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___command___index_ga6eb9616e061f8bf8e3d5864e46d44067}{IS\+\_\+\+SDMMC\+\_\+\+CMD\+\_\+\+INDEX}}(INDEX)~((INDEX) $<$ 0x40U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___response___type_ga5c371a0bb72a4c214e61993432891b41}{SDMMC\+\_\+\+RESPONSE\+\_\+\+NO}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___response___type_ga1377948ef9d686d70ef9d664d049e2f0}{SDMMC\+\_\+\+RESPONSE\+\_\+\+SHORT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02708f4a3f5070683c373c7aeb3f035}{SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___response___type_gac6f990696478d80dde6cdf86517d1df2}{SDMMC\+\_\+\+RESPONSE\+\_\+\+LONG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d333417d67929cdd916b947323cf7e}{SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___response___type_ga05b334dc0353cc3734060b388663eecb}{IS\+\_\+\+SDMMC\+\_\+\+RESPONSE}}(RESPONSE)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___wait___interrupt___state_gaed576222893de29d2f77a39600e86daf}{SDMMC\+\_\+\+WAIT\+\_\+\+NO}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___wait___interrupt___state_gaf48c98d1a6df7b4b84e4cccd7c374938}{SDMMC\+\_\+\+WAIT\+\_\+\+IT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e27932e37eb3de74eea7f9f07e689a}{SDMMC\+\_\+\+CMD\+\_\+\+WAITINT}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___wait___interrupt___state_gaea81a66e19abd478aee6ae6715383eca}{SDMMC\+\_\+\+WAIT\+\_\+\+PEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae91836cca981d6b0fde3621876ce078}{SDMMC\+\_\+\+CMD\+\_\+\+WAITPEND}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___wait___interrupt___state_gaddf9d4ffd6581a6c57e8e62f7b5ac8a2}{IS\+\_\+\+SDMMC\+\_\+\+WAIT}}(WAIT)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___c_p_s_m___state_ga7e1d9497bdd83ff9e9eb32ec69725694}{SDMMC\+\_\+\+CPSM\+\_\+\+DISABLE}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___c_p_s_m___state_gaaec0ca6c6910f7a65fce7f81fb81d6ad}{SDMMC\+\_\+\+CPSM\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a08be5009835b5537cc75db92378bc}{SDMMC\+\_\+\+CMD\+\_\+\+CPSMEN}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___c_p_s_m___state_ga46b1a81e9c96bddce53d3ea5449bcf76}{IS\+\_\+\+SDMMC\+\_\+\+CPSM}}(CPSM)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___response___registers_gaac69967aaf92eb9ebfbd3798f99f1fd1}{SDMMC\+\_\+\+RESP1}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___response___registers_gabea83892def6e645168aa685deba5169}{SDMMC\+\_\+\+RESP2}}~((uint32\+\_\+t)0x00000004U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___response___registers_gafd13f3ed49e4db3ce982e099fb043e98}{SDMMC\+\_\+\+RESP3}}~((uint32\+\_\+t)0x00000008U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___response___registers_ga67ceb48525a9873f589366a002c1ae38}{SDMMC\+\_\+\+RESP4}}~((uint32\+\_\+t)0x0000000\+CU)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___response___registers_gae37a1c8aa9255048b3c6addf69063c54}{IS\+\_\+\+SDMMC\+\_\+\+RESP}}(RESP)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___internal___d_m_a___mode_ga5100929424c8e49231df9ea3bbe3ce93}{SDMMC\+\_\+\+DISABLE\+\_\+\+IDMA}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___internal___d_m_a___mode_ga7f8f12e1d42f5119a6dbe10a5e7f6df8}{SDMMC\+\_\+\+ENABLE\+\_\+\+IDMA\+\_\+\+SINGLE\+\_\+\+BUFF}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519fb0e7aa9356642ad47a3d2e8979af}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN}})
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___internal___d_m_a___mode_ga2f317e583ce6441b6cc82472ec935ec8}{SDMMC\+\_\+\+ENABLE\+\_\+\+IDMA\+\_\+\+DOUBLE\+\_\+\+BUFF0}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519fb0e7aa9356642ad47a3d2e8979af}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6308398759739ab0e69a935833bb2c26}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABMODE}})
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___internal___d_m_a___mode_ga586f053235cf1627f9c1bc0970a6546e}{SDMMC\+\_\+\+ENABLE\+\_\+\+IDMA\+\_\+\+DOUBLE\+\_\+\+BUFF1}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519fb0e7aa9356642ad47a3d2e8979af}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMAEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6308398759739ab0e69a935833bb2c26}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABMODE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20aa98bc1a7d0b3176f8d3e50554628}{SDMMC\+\_\+\+IDMA\+\_\+\+IDMABACT}})
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___length_gac42ce80adbad2730a35dbd5317b5e173}{IS\+\_\+\+SDMMC\+\_\+\+DATA\+\_\+\+LENGTH}}(LENGTH)~((LENGTH) $<$= 0x01\+FFFFFFU)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_gae28ad8d55b2283efdd5970824c53a174}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+1B}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_gab4b288fbcd0298752d05f77d8e9c660d}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+2B}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_ga21e108e988ffaf22e5b01f70428c436c}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+4B}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_ga713499118e20b30c9f1e7126f4dce074}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+8B}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_gae9014a8fe35ab3bc3cd607b54d865f00}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+16B}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_gae18cff53f2536da1987fc20275b162bb}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+32B}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_ga56eec0f3ea241aa662df56ec4f91cff7}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+64B}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_ga2e19baa01308cd9b1e942243a4a9b97d}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+128B}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_ga907eea249d2b088c2dfea6d59f6ba79a}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+256B}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_ga92514c9d67505e66030e9f552522c22f}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+512B}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_ga349b1632ec7e7ae25eb0d3d960440085}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+1024B}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_ga8b1480b8f40fc48bc0058d167b69c6c8}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+2048B}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_gae8997b7dddb5fc8934d2bb06007fb4c0}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+4096B}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}}$\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}})
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_ga26f4443a2d9d44b8dace463374b4ef60}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+8192B}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_gac35b5578cd572cb93f0599f2b44af8c3}{SDMMC\+\_\+\+DATABLOCK\+\_\+\+SIZE\+\_\+16384B}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size_ga56e2ba1c6564dcea6d4929452cf8ddc0}{IS\+\_\+\+SDMMC\+\_\+\+BLOCK\+\_\+\+SIZE}}(SIZE)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___transfer___direction_ga24c27a336152cd638335755e3b32465e}{SDMMC\+\_\+\+TRANSFER\+\_\+\+DIR\+\_\+\+TO\+\_\+\+CARD}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___transfer___direction_ga12a44f19f1f4320b80e0cfad52cc1c24}{SDMMC\+\_\+\+TRANSFER\+\_\+\+DIR\+\_\+\+TO\+\_\+\+SDMMC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92ab89c4db40d4cec9f0f1e26c5f27d}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTDIR}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___transfer___direction_ga584aab4961afb449ecf9bd22ba4d10c6}{IS\+\_\+\+SDMMC\+\_\+\+TRANSFER\+\_\+\+DIR}}(\mbox{\hyperlink{struct_d_i_r}{DIR}})
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___transfer___type_gae394862bf9291bbe60ed2bf246b8370b}{SDMMC\+\_\+\+TRANSFER\+\_\+\+MODE\+\_\+\+BLOCK}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___transfer___type_gab294ac5c08ab7fd1c9719116bc3e48be}{SDMMC\+\_\+\+TRANSFER\+\_\+\+MODE\+\_\+\+STREAM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4d3382e311b47ffcf307130a544156}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___transfer___type_gade6b54c991ddd477347cd5e10cc125ca}{IS\+\_\+\+SDMMC\+\_\+\+TRANSFER\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___d_p_s_m___state_ga0b34d90e8d89b342360c09f9895059a5}{SDMMC\+\_\+\+DPSM\+\_\+\+DISABLE}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___d_p_s_m___state_ga0906a0ce19b3209b0f852963e1e7df15}{SDMMC\+\_\+\+DPSM\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90892e49a5447bde575387ef238e6342}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTEN}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___d_p_s_m___state_ga7fbda1537c77e188ea0b09818304e4f8}{IS\+\_\+\+SDMMC\+\_\+\+DPSM}}(DPSM)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___read___wait___mode_ga2ce0a9cc192581e357e598c639f29fbb}{SDMMC\+\_\+\+READ\+\_\+\+WAIT\+\_\+\+MODE\+\_\+\+DATA2}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___read___wait___mode_gaeb2c9d7c82413807dd44d276fa92c4c1}{SDMMC\+\_\+\+READ\+\_\+\+WAIT\+\_\+\+MODE\+\_\+\+CLK}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac7b9cf875b9f9cac927c94387fe911}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWMOD}})
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___read___wait___mode_ga9e569f6119b555741248cf50612cf40b}{IS\+\_\+\+SDMMC\+\_\+\+READWAIT\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_gaadf6921396f988a3aa231455fc4c8ff6}{SDMMC\+\_\+\+IT\+\_\+\+CCRCFAIL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a873f6bcf24503608a81b6421bcf498}{SDMMC\+\_\+\+MASK\+\_\+\+CCRCFAILIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_gacb6e3a8c833631734370a2e5dcee5777}{SDMMC\+\_\+\+IT\+\_\+\+DCRCFAIL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cac11d9c336275fc081926d506472cd}{SDMMC\+\_\+\+MASK\+\_\+\+DCRCFAILIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga26bc64cc4efad8a95589ceffad731445}{SDMMC\+\_\+\+IT\+\_\+\+CTIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1582096d88149174070136210f5f54}{SDMMC\+\_\+\+MASK\+\_\+\+CTIMEOUTIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga9e0bcb2fb0ffbb7f83f93d26cdd38b0b}{SDMMC\+\_\+\+IT\+\_\+\+DTIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0dc352e940bb9dc846c616cb810fac}{SDMMC\+\_\+\+MASK\+\_\+\+DTIMEOUTIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga094aadf781acda6d21baf82cf4e4bd48}{SDMMC\+\_\+\+IT\+\_\+\+TXUNDERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b22913915bd1e095cc552f0a53a3020}{SDMMC\+\_\+\+MASK\+\_\+\+TXUNDERRIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_gaf6f214094ca6d78ab29b1fd6db9520f0}{SDMMC\+\_\+\+IT\+\_\+\+RXOVERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e3da0f009468fd95c0faf0acb1ab39c}{SDMMC\+\_\+\+MASK\+\_\+\+RXOVERRIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga20640eb35edc270faa165d2331c3a5c7}{SDMMC\+\_\+\+IT\+\_\+\+CMDREND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52fddc0264c1d580f934b996a301e263}{SDMMC\+\_\+\+MASK\+\_\+\+CMDRENDIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_gacdde5c873a352d046374337dedff9432}{SDMMC\+\_\+\+IT\+\_\+\+CMDSENT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb652c5a5fc0202b2968db294fceae}{SDMMC\+\_\+\+MASK\+\_\+\+CMDSENTIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_gacb145e60f9b5570b0efd618d446ecb3a}{SDMMC\+\_\+\+IT\+\_\+\+DATAEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f44297d348d1b907741d4bdfdd95d3}{SDMMC\+\_\+\+MASK\+\_\+\+DATAENDIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_gab58626cd5e2abb76de91ea77dc81c12e}{SDMMC\+\_\+\+IT\+\_\+\+DHOLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb15bfc857f894e34933096535120099}{SDMMC\+\_\+\+MASK\+\_\+\+DHOLDIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_gad25cb6b89007a68581590805f9596e92}{SDMMC\+\_\+\+IT\+\_\+\+DBCKEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5714c9eed25a6c9c457400e67c3d4869}{SDMMC\+\_\+\+MASK\+\_\+\+DBCKENDIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga69333a360d580c676ff760cb6e9aa21b}{SDMMC\+\_\+\+IT\+\_\+\+DABORT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e59a14dab86fb659b4fa722d4c4c3a8}{SDMMC\+\_\+\+MASK\+\_\+\+DABORTIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga232deade13cdc5e4ff8320cb061994e4}{SDMMC\+\_\+\+IT\+\_\+\+TXFIFOHE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e212d6b3567d8d867a06c145d0a85bc}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOHEIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga216c5ab2d458d22ee202de0dbb78161a}{SDMMC\+\_\+\+IT\+\_\+\+RXFIFOHF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc3ecb9e532649bcf00984f605334a2}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOHFIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_gad6829ec48ffd26aadef42206815bb334}{SDMMC\+\_\+\+IT\+\_\+\+RXFIFOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb15c414998ec91dffa1a6f6e71dccf}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOFIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga43c9202d21cba0cd7d0466e60686fa4f}{SDMMC\+\_\+\+IT\+\_\+\+TXFIFOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abd2ea143ff14edea5893515b627e2d}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOEIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga4117cc5a0ab09df9182129b96f0ab7e2}{SDMMC\+\_\+\+IT\+\_\+\+BUSYD0\+END}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace892a7d3f1c64b0c12f77f9a22a8e9e}{SDMMC\+\_\+\+MASK\+\_\+\+BUSYD0\+ENDIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga9062a82eba1e2a5d0fb4af3ffd21a74e}{SDMMC\+\_\+\+IT\+\_\+\+SDIOIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c15c65b9b3f1ae7483001a151685a9}{SDMMC\+\_\+\+MASK\+\_\+\+SDIOITIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga0bdda070689f0774adea24ae953fa8b9}{SDMMC\+\_\+\+IT\+\_\+\+ACKFAIL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a31541becec3095eb5cd60c369e54d4}{SDMMC\+\_\+\+MASK\+\_\+\+ACKFAILIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga8221b93a97017d5b76aa1d2a78007b90}{SDMMC\+\_\+\+IT\+\_\+\+ACKTIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89d7b136a1c650f1fd398c3da37d9c83}{SDMMC\+\_\+\+MASK\+\_\+\+ACKTIMEOUTIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_gabb81cffaf784d0b5cf313644ddf7a9cb}{SDMMC\+\_\+\+IT\+\_\+\+VSWEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20e278720501b5f0e25bd6f41dabc19}{SDMMC\+\_\+\+MASK\+\_\+\+VSWENDIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga6db29798651853b8949fc26816b7150b}{SDMMC\+\_\+\+IT\+\_\+\+CKSTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9453292d98eadc9735c53e0dba1c9f}{SDMMC\+\_\+\+MASK\+\_\+\+CKSTOPIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt__sources_ga5ea278cb0fd24b7d4b9324675da23759}{SDMMC\+\_\+\+IT\+\_\+\+IDMABTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9df340837cd8fb88cc84a68e547c0a3}{SDMMC\+\_\+\+MASK\+\_\+\+IDMABTCIE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga0b938ed52b67b0f077d592c2c19adb31}{SDMMC\+\_\+\+FLAG\+\_\+\+CCRCFAIL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae302f98431500f3be2d22e8a2b1997c2}{SDMMC\+\_\+\+STA\+\_\+\+CCRCFAIL}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga2695892428cd4b4a20403fd6cd89fa4e}{SDMMC\+\_\+\+FLAG\+\_\+\+DCRCFAIL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512955c76ca837d151737835bfe0b50a}{SDMMC\+\_\+\+STA\+\_\+\+DCRCFAIL}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_gab73d5a64eab19f6c38f6927bd4998579}{SDMMC\+\_\+\+FLAG\+\_\+\+CTIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a1bea5b39c521d3338af0a0a2f4f465}{SDMMC\+\_\+\+STA\+\_\+\+CTIMEOUT}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga47d04b88b6c222ae60abc74909c08900}{SDMMC\+\_\+\+FLAG\+\_\+\+DTIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0330b309e3b0256dab5ae86898b4304d}{SDMMC\+\_\+\+STA\+\_\+\+DTIMEOUT}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga76fca4d831e24339344625e1f680f929}{SDMMC\+\_\+\+FLAG\+\_\+\+TXUNDERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c8e7dcc980af5b6b74e20832de070a}{SDMMC\+\_\+\+STA\+\_\+\+TXUNDERR}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga6aa1897f2801596435dac3db645d45eb}{SDMMC\+\_\+\+FLAG\+\_\+\+RXOVERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b94ec1d6c9711c6f8de9de06afa13e}{SDMMC\+\_\+\+STA\+\_\+\+RXOVERR}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_gac8d48eafdbd43c6892456ffe96c61019}{SDMMC\+\_\+\+FLAG\+\_\+\+CMDREND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f91ee311a3dd0a6fbfda33edba14b7}{SDMMC\+\_\+\+STA\+\_\+\+CMDREND}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga3baeec1a3783d5dc96f494af7046e4cd}{SDMMC\+\_\+\+FLAG\+\_\+\+CMDSENT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d61f93bc59474799dd7a797dfd51e7}{SDMMC\+\_\+\+STA\+\_\+\+CMDSENT}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga9693080d2abe641adba721782c673980}{SDMMC\+\_\+\+FLAG\+\_\+\+DATAEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa4a59f94c4d0b9d9b93a26811241ee}{SDMMC\+\_\+\+STA\+\_\+\+DATAEND}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_gaa2d3913a30e6bf8574563ea7444ad75d}{SDMMC\+\_\+\+FLAG\+\_\+\+DHOLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb33c274a84a01b8eb18ad78bdaf413e}{SDMMC\+\_\+\+STA\+\_\+\+DHOLD}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_gad00b932a5c45a7904e5406e56f98d30c}{SDMMC\+\_\+\+FLAG\+\_\+\+DBCKEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8db621c7560073204b68378eaf0c85}{SDMMC\+\_\+\+STA\+\_\+\+DBCKEND}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_gaa58dda9b0edb9930ccf7a914a7e216a9}{SDMMC\+\_\+\+FLAG\+\_\+\+DABORT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742575cbfca459f19f31f53ebb244f62}{SDMMC\+\_\+\+STA\+\_\+\+DABORT}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga74f4f51e43acf8d27560b3aa85cadc59}{SDMMC\+\_\+\+FLAG\+\_\+\+DPSMACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61682531a24af37c6f9afb761610f738}{SDMMC\+\_\+\+STA\+\_\+\+DPSMACT}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_gae4a7e9a96969a19e3c2d5db5376d372d}{SDMMC\+\_\+\+FLAG\+\_\+\+CMDACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea28bcdd229871dbbf7dd18c0e179743}{SDMMC\+\_\+\+STA\+\_\+\+CPSMACT}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_gac6cfbff6c5818eefc8a5f94ad1284775}{SDMMC\+\_\+\+FLAG\+\_\+\+TXFIFOHE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6e9baf9d62e51f9a8335431a8ed551}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOHE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga0ef977fe41399a74a897aed6389e7c50}{SDMMC\+\_\+\+FLAG\+\_\+\+RXFIFOHF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d2b6e021df0f11ff532c7a506d006a}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOHF}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga3cf570820aba2830a15250990e634e6a}{SDMMC\+\_\+\+FLAG\+\_\+\+TXFIFOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9915e386adbb6f619afdd3c68f32e83c}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOF}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_gae12aad52245c98d5d903051c390c6e73}{SDMMC\+\_\+\+FLAG\+\_\+\+RXFIFOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b2cb55bae08438649aba0995776fce}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOF}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga29c20828a520bab833586804193e32f5}{SDMMC\+\_\+\+FLAG\+\_\+\+TXFIFOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8a094d8aec9a4bd0e0518cfd0c758f}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga1939566681bcd351a5c2d1192098a12a}{SDMMC\+\_\+\+FLAG\+\_\+\+RXFIFOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3993acde757e2b254ae14d3b15cda2fa}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga31b69c9b9c5249484ede073129e32a29}{SDMMC\+\_\+\+FLAG\+\_\+\+BUSYD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1615dc8d6243354f3a3ba73b9d1bc5b3}{SDMMC\+\_\+\+STA\+\_\+\+BUSYD0}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga75cab97ad342bb6d860f94c62d41aec4}{SDMMC\+\_\+\+FLAG\+\_\+\+BUSYD0\+END}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga753fdf3ce53c6f87daa0d305079d4fae}{SDMMC\+\_\+\+STA\+\_\+\+BUSYD0\+END}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga707e3787d4eb18c2b88e13bec6476416}{SDMMC\+\_\+\+FLAG\+\_\+\+SDIOIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7e34b8909f8c570efdd57ef929508e}{SDMMC\+\_\+\+STA\+\_\+\+SDIOIT}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_gae4e721026a6acd5524ca507751640e47}{SDMMC\+\_\+\+FLAG\+\_\+\+ACKFAIL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca4996ecfb99e23d9ae443bc44135e4}{SDMMC\+\_\+\+STA\+\_\+\+ACKFAIL}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_gadd680ee61c31d4580e1e9e20297a41db}{SDMMC\+\_\+\+FLAG\+\_\+\+ACKTIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281a16bfb029445b4dec740d386c64fa}{SDMMC\+\_\+\+STA\+\_\+\+ACKTIMEOUT}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga88a2ad31b837b4eb46f9bc301b496eae}{SDMMC\+\_\+\+FLAG\+\_\+\+VSWEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga370784d3c3d6ac587f5f269602395196}{SDMMC\+\_\+\+STA\+\_\+\+VSWEND}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga807269a84a56a2f3ae5faaf1af5ee8fe}{SDMMC\+\_\+\+FLAG\+\_\+\+CKSTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa875a13da3ac450f713debcee9b2b8}{SDMMC\+\_\+\+STA\+\_\+\+CKSTOP}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_gaa3a312d88cf1fb79b9d2cbcc35d27c3a}{SDMMC\+\_\+\+FLAG\+\_\+\+IDMATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0b18483018e2bb3e8995e485ee34aa}{SDMMC\+\_\+\+STA\+\_\+\+IDMATE}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_gad754f7ba99bf5d746abd44400a130dd2}{SDMMC\+\_\+\+FLAG\+\_\+\+IDMABTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c55e6035fd8bee7443465e8993385e0}{SDMMC\+\_\+\+STA\+\_\+\+IDMABTC}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga5cb41685e25862db931788457fb03981}{SDMMC\+\_\+\+STATIC\+\_\+\+FLAGS}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga6457aaac21715bff45849370c4be7775}{SDMMC\+\_\+\+STATIC\+\_\+\+CMD\+\_\+\+FLAGS}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___flags_ga59283029b49206a5505a2e0a9dd508cd}{SDMMC\+\_\+\+STATIC\+\_\+\+DATA\+\_\+\+FLAGS}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___register_gac8d10dd1e49ca9e8a6954146654e9a01}{CLKCR\+\_\+\+CLEAR\+\_\+\+MASK}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___register_ga9e9fc7810b95805aeeb760bbdd87fa9b}{DCTRL\+\_\+\+CLEAR\+\_\+\+MASK}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___register_ga2325d77090e44221b07f8fba5bc9217e}{CMD\+\_\+\+CLEAR\+\_\+\+MASK}}
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___register_gab3ae3e809aeb9833ca29bfe71a237db2}{SDMMC\+\_\+\+INIT\+\_\+\+CLK\+\_\+\+DIV}}~((uint8\+\_\+t)0x\+FA)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___register_ga5a9a929e03e5045a47fbfacd6a187ec8}{SDMMC\+\_\+\+NSpeed\+\_\+\+CLK\+\_\+\+DIV}}~((uint8\+\_\+t)0x4)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___register_gafc18ea2f6e962c2e598c0182a4c3b712}{SDMMC\+\_\+\+HSpeed\+\_\+\+CLK\+\_\+\+DIV}}~((uint8\+\_\+t)0x2)
\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga086886ffa7d502709c637568ed6e0466}{\+\_\+\+\_\+\+SDMMC\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$MASK $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the SDMMC device interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gadc1f20eee0d4a76c9f416893569ad5d0}{\+\_\+\+\_\+\+SDMMC\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$MASK \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the SDMMC device interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gaec3b40ed50180866f4b6329457157166}{\+\_\+\+\_\+\+SDMMC\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$STA \&(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) != 0U)
\begin{DoxyCompactList}\small\item\em Checks whether the specified SDMMC flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga1f35f651980bee563bd9c7d00052cdc8}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$ICR = (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the SDMMC pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga4105e1826bc7a99fec7a037924da2560}{\+\_\+\+\_\+\+SDMMC\+\_\+\+GET\+\_\+\+IT}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$STA \&(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified SDMMC interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga86db406c85993ed8b12903ca403538f0}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CLEAR\+\_\+\+IT}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$ICR = (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clears the SDMMC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga6fc4b7016cb0e6474a0aeb04d658d30a}{\+\_\+\+\_\+\+SDMMC\+\_\+\+START\+\_\+\+READWAIT\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302f186ec1e43bc38a4357db38fc0fa}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART}})
\begin{DoxyCompactList}\small\item\em Enable Start the SD I/O Read Wait operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gadd96ec39161ec584cfbeb743c2e0955f}{\+\_\+\+\_\+\+SDMMC\+\_\+\+START\+\_\+\+READWAIT\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302f186ec1e43bc38a4357db38fc0fa}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART}})
\begin{DoxyCompactList}\small\item\em Disable Start the SD I/O Read Wait operations. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga1ef11b32dd9c3243b229a621fe6c0617}{\+\_\+\+\_\+\+SDMMC\+\_\+\+STOP\+\_\+\+READWAIT\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b631bb91b55ad41472640bff5e2d34}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP}})
\begin{DoxyCompactList}\small\item\em Enable Start the SD I/O Read Wait operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga0f1ff381bd70d14433ae582539005904}{\+\_\+\+\_\+\+SDMMC\+\_\+\+STOP\+\_\+\+READWAIT\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b631bb91b55ad41472640bff5e2d34}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP}})
\begin{DoxyCompactList}\small\item\em Disable Stop the SD I/O Read Wait operations. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gae827e25ed818df7dcd6110a16b72caec}{\+\_\+\+\_\+\+SDMMC\+\_\+\+OPERATION\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab66312264da16d4693a3c9a9cba33c9e}{SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN}})
\begin{DoxyCompactList}\small\item\em Enable the SD I/O Mode Operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gab72fdd2401a780492474349fd45592d1}{\+\_\+\+\_\+\+SDMMC\+\_\+\+OPERATION\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$DCTRL \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab66312264da16d4693a3c9a9cba33c9e}{SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN}})
\begin{DoxyCompactList}\small\item\em Disable the SD I/O Mode Operation. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga58bc9956e8a4edaffd8828923ded632a}{\+\_\+\+\_\+\+SDMMC\+\_\+\+SUSPEND\+\_\+\+CMD\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35567b18ab94d239a059fcf82efd8b69}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSUSPEND}})
\begin{DoxyCompactList}\small\item\em Enable the SD I/O Suspend command sending. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga5086b97bef527e383097b4843d49769a}{\+\_\+\+\_\+\+SDMMC\+\_\+\+SUSPEND\+\_\+\+CMD\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35567b18ab94d239a059fcf82efd8b69}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSUSPEND}})
\begin{DoxyCompactList}\small\item\em Disable the SD I/O Suspend command sending. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga3db5c06b90a49a0b1fe637338c208b22}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CMDTRANS\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07a15f3fa8f45d255bef214bdf4ff4e0}{SDMMC\+\_\+\+CMD\+\_\+\+CMDTRANS}})
\begin{DoxyCompactList}\small\item\em Enable the CMDTRANS mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_gad5c07368a9fc009d90dc7c7cf1d453c9}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CMDTRANS\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07a15f3fa8f45d255bef214bdf4ff4e0}{SDMMC\+\_\+\+CMD\+\_\+\+CMDTRANS}})
\begin{DoxyCompactList}\small\item\em Disable the CMDTRANS mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga9bf6beebac515316d8a9be9d46ddb4af}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CMDSTOP\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD $\vert$= \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad80697c8be40d96a2c0cc5858d2388e9}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSTOP}})
\begin{DoxyCompactList}\small\item\em Enable the CMDSTOP mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s_d_m_m_c___l_l___interrupt___clock_ga496d2154581b5eea730a65bb6c72afa6}{\+\_\+\+\_\+\+SDMMC\+\_\+\+CMDSTOP\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+INSTANCE\+\_\+\+\_\+)-\/$>$CMD \&= $\sim$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad80697c8be40d96a2c0cc5858d2388e9}{SDMMC\+\_\+\+CMD\+\_\+\+CMDSTOP}})
\begin{DoxyCompactList}\small\item\em Disable the CMDSTOP mode. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group1_ga775e4ab977bffe82d6ac59c4aa7a6e05}{SDMMC\+\_\+\+Init}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, \mbox{\hyperlink{struct_s_d_m_m_c___init_type_def}{SDMMC\+\_\+\+Init\+Type\+Def}} Init)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group2_gaa1b002dbf9eb6c153cc61467df3dcd99}{SDMMC\+\_\+\+Read\+FIFO}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group2_ga74c53c1f5933944584c650b93e7713c9}{SDMMC\+\_\+\+Write\+FIFO}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t $\ast$p\+Write\+Data)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group3_ga00a459dd86b5346f9964ad709b61ba8f}{SDMMC\+\_\+\+Power\+State\+\_\+\+ON}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group3_ga80a05564e66307562f5e2f7039d39d20}{SDMMC\+\_\+\+Power\+State\+\_\+\+Cycle}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group3_ga7ff68265c1ad219edaeaa22a4a85c8ca}{SDMMC\+\_\+\+Power\+State\+\_\+\+OFF}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group3_ga9a09da50135539cad415331b3185a182}{SDMMC\+\_\+\+Get\+Power\+State}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group3_ga25b6828b2976bd7d86b384fd5d6d81d8}{SDMMC\+\_\+\+Send\+Command}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, \mbox{\hyperlink{struct_s_d_m_m_c___cmd_init_type_def}{SDMMC\+\_\+\+Cmd\+Init\+Type\+Def}} $\ast$Command)
\item 
uint8\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group3_ga24ec5a3cf02412a34a54c2f9552b38b8}{SDMMC\+\_\+\+Get\+Command\+Response}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group3_ga12ce4adfb9945f66a88775cd01b1ce1f}{SDMMC\+\_\+\+Get\+Response}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Response)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group3_ga2b21033b143c13d1000e9086a43944d0}{SDMMC\+\_\+\+Config\+Data}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, \mbox{\hyperlink{struct_s_d_m_m_c___data_init_type_def}{SDMMC\+\_\+\+Data\+Init\+Type\+Def}} $\ast$Data)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group3_gae4545dbbb8ff5f18d0e7bb91f95230d9}{SDMMC\+\_\+\+Get\+Data\+Counter}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group3_ga27b9b6af9528f2e15964ff84d6e46326}{SDMMC\+\_\+\+Get\+FIFOCount}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group3_ga31118d4136c5a509c8b8631b3c6f36bd}{SDMMC\+\_\+\+Set\+SDMMCRead\+Wait\+Mode}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t SDMMC\+\_\+\+Read\+Wait\+Mode)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga38b24b2920629600469b21ffe45e352c}{SDMMC\+\_\+\+Cmd\+Block\+Length}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Block\+Size)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga0c593df72abc107ea831f851ac7247cf}{SDMMC\+\_\+\+Cmd\+Read\+Single\+Block}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Read\+Add)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga592178f071f045309198f913d454f57c}{SDMMC\+\_\+\+Cmd\+Read\+Multi\+Block}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Read\+Add)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga94c7f63b0d3f2219a2040b987f3d9345}{SDMMC\+\_\+\+Cmd\+Write\+Single\+Block}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Write\+Add)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga6dad29e69cb547c8357eef89f3036ba1}{SDMMC\+\_\+\+Cmd\+Write\+Multi\+Block}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Write\+Add)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga082d0e845632a5ac0eae8946ed5309c3}{SDMMC\+\_\+\+Cmd\+Erase\+Start\+Add}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Start\+Add)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga090abbcbd987ed610bbfd22d151ae6ff}{SDMMC\+\_\+\+Cmd\+SDErase\+Start\+Add}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Start\+Add)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga9f6f49d572ba197fc921002c34a31cc8}{SDMMC\+\_\+\+Cmd\+Erase\+End\+Add}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t End\+Add)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga3a590ead130fbd07fdc57711c6d42ada}{SDMMC\+\_\+\+Cmd\+SDErase\+End\+Add}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t End\+Add)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga7a3bfefb5aa339a4293a5b14712d4225}{SDMMC\+\_\+\+Cmd\+Erase}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Erase\+Type)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_gac75479d040cf3a1a83c28fb3724e2ab6}{SDMMC\+\_\+\+Cmd\+Stop\+Transfer}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga2ab1bc34dad3b32811a6782978747762}{SDMMC\+\_\+\+Cmd\+Sel\+Desel}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Addr)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga6c01b16dfbe3041cf37b40159241dd3f}{SDMMC\+\_\+\+Cmd\+Go\+Idle\+State}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga67afce4ee22eb315b05eaf1e79e1a2d7}{SDMMC\+\_\+\+Cmd\+Oper\+Cond}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_gab40b85dadfc0e77bdc6fc53839ef7eae}{SDMMC\+\_\+\+Cmd\+App\+Command}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Argument)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_gabb54f1a2901f6875ebde5e9daaf76c3b}{SDMMC\+\_\+\+Cmd\+App\+Oper\+Command}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Argument)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_gaa089c90cc5330c0771344e0d75740fc0}{SDMMC\+\_\+\+Cmd\+Bus\+Width}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Bus\+Width)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga35292bc59a7eb032e66e2db454574b9e}{SDMMC\+\_\+\+Cmd\+Send\+SCR}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_gada01b1501c141777495014f6134b6726}{SDMMC\+\_\+\+Cmd\+Send\+CID}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_gac73f453dad10a5e84170f92bbb0f5732}{SDMMC\+\_\+\+Cmd\+Send\+CSD}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Argument)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_gad446d424010e01e1f900f9f082f15a3d}{SDMMC\+\_\+\+Cmd\+Set\+Rel\+Add}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint16\+\_\+t $\ast$p\+RCA)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_gacafb3e44e30cae0688df1530097c5dc8}{SDMMC\+\_\+\+Cmd\+Set\+Rel\+Add\+Mmc}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint16\+\_\+t RCA)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga718dc39e43910436ed53c91c57e417ea}{SDMMC\+\_\+\+Cmd\+Send\+Status}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Argument)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_gadee0cd7240e3bcf3da67a023d3067831}{SDMMC\+\_\+\+Cmd\+Status\+Register}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga23a83033dfd20fc69730af514c0bd196}{SDMMC\+\_\+\+Cmd\+Voltage\+Switch}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_gac3ec2067a6436dbf994ce269baf0e978}{SDMMC\+\_\+\+Cmd\+Op\+Condition}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Argument)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_gae356a832780a8bdbdff101497c11d44b}{SDMMC\+\_\+\+Cmd\+Switch}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Argument)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group4_ga7ef2cc47f87a41ff0e99919d41f1c895}{SDMMC\+\_\+\+Cmd\+Send\+EXTCSD}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint32\+\_\+t Argument)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group5_ga8bb277a212c0befb680ceb51cdb91a7b}{SDMMC\+\_\+\+Get\+Cmd\+Resp1}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint8\+\_\+t SD\+\_\+\+CMD, uint32\+\_\+t Timeout)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group5_ga7a77fa736bff47994a28f66b3e1212a8}{SDMMC\+\_\+\+Get\+Cmd\+Resp2}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group5_ga87b94f9360a9a4b5e9413ba9acc8a70b}{SDMMC\+\_\+\+Get\+Cmd\+Resp3}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group5_gac97b6fc8b82d2a8ba86fb278af42e047}{SDMMC\+\_\+\+Get\+Cmd\+Resp6}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx, uint8\+\_\+t SD\+\_\+\+CMD, uint16\+\_\+t $\ast$p\+RCA)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___h_a_l___s_d_m_m_c___l_l___group5_ga89e1734f0ef24df01b5763853d2628aa}{SDMMC\+\_\+\+Get\+Cmd\+Resp7}} (\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$SDMMCx)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of SDMMC HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 

Definition in file \mbox{\hyperlink{stm32h7xx__ll__sdmmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+sdmmc.\+h}}.

