<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>cache_a15_gcc_asm.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_0550b2aff0c46de3ed5936b6fa19301e.html">a15</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">cache_a15_gcc_asm.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the function declarations for ASM APIs needed by the A15 Cache HAL.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a93f920a7ae352104094f06d3f342803b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cache__a15__gcc__asm_8h.html#a93f920a7ae352104094f06d3f342803b">CACHEA15GetEnabledASM</a> (void)</td></tr>
<tr class="memdesc:a93f920a7ae352104094f06d3f342803b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function contains the assembly code for getting the mask corresponding to enabled A15 cache.  <a href="#a93f920a7ae352104094f06d3f342803b">More...</a><br /></td></tr>
<tr class="separator:a93f920a7ae352104094f06d3f342803b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9e78c59830630b239226e69509d14a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cache__a15__gcc__asm_8h.html#aff9e78c59830630b239226e69509d14a">CACHEA15DisableStreamCacheLineASM</a> (void)</td></tr>
<tr class="memdesc:aff9e78c59830630b239226e69509d14a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables streaming cache line and configures all write allocate lines allocate in L1 or L2 Cache.  <a href="#aff9e78c59830630b239226e69509d14a">More...</a><br /></td></tr>
<tr class="separator:aff9e78c59830630b239226e69509d14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the function declarations for ASM APIs needed by the A15 Cache HAL. </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="aff9e78c59830630b239226e69509d14a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void CACHEA15DisableStreamCacheLineASM </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function disables streaming cache line and configures all write allocate lines allocate in L1 or L2 Cache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a93f920a7ae352104094f06d3f342803b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CACHEA15GetEnabledASM </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function contains the assembly code for getting the mask corresponding to enabled A15 cache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>enabledCache Mask corresponding to enabled cache. </dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
