# Info: [9569]: Logging project transcript to file D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1/precision.log
# Info: [9569]: Logging suppressed messages transcript to file D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation Reg_Behavior_impl_1 in project D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior.psp.
new_impl -name Reg_Behavior_impl_1
# Info: [15300]: Setting up the design to use synthesis library "maxv.syn"
# Info: [580]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15326]: Setting Part to: "5M2210ZF324A".
# Info: [15327]: Setting Process to: "5".
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "D:/CAD/cad_lib/hdl/Reg_entity.vhd" ...
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module cad_lib.Reg(Behavior){generic map (width => 8)}: Pre-processing...
# Info: [44523]: Root Module cad_lib.Reg(Behavior){generic map (width => 8)}: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 16.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1.
# Info: [15002]: Optimizing design view:.cad_lib.Reg.Behavior
# Info: [3027]: Writing file: D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1/Reg.edf.
# Info: Info, Writing xrf file 'D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1/Reg.xrf'
# Info: [3027]: Writing file: D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1/Reg.xrf.
# Info: -- Writing file D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1/Reg.tcl
# Info: exq_pr_compile_project gen_vcf Reg 1
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.4 s secs.
# Info: [11020]: Overall running time for synthesis: 1.1 s secs.
# Info: HDL Designer Synthesis run finished
source D:/CAD/cad_lib/ps/Reg_Behavior/hds/precision.tcl
# COMMAND: source D:/CAD/cad_lib/ps/Mux2_Behavior/hds/precision.tcl
# Info: HDL Designer Synthesis run started
# Error: [9518]: Another project (D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior.psp) is already open.
source D:/CAD/cad_lib/ps/Mux2_Behavior/hds/precision.tcl
# COMMAND: save_project
# Info: [9565]: Saved implementation Reg_Behavior_impl_1 in project D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior.psp.
save_project
# COMMAND: exit -force
# Info: [9568]: Appending project transcript to file D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1/precision.log
# Info: [9568]: Appending suppressed messages transcript to file D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_1/precision.log.suppressed
# Info: [15300]: Setting up the design to use synthesis library "maxv.syn"
# Info: [580]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15326]: Setting Part to: "5M2210ZF324A".
# Info: [15327]: Setting Process to: "5".
# Warning: [574]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [9552]: Activated implementation Reg_Behavior_impl_1 in project D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior.psp.
# Info: [9531]: Created directory: D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior_impl_2.
# Info: [9557]: Created implementation Reg_Behavior_impl_2 in project D:/CAD/cad_lib/ps/Reg_Behavior/Reg_Behavior.psp.
