// Seed: 3489260361
module module_0 (
    input wire id_0,
    input tri1 id_1
    , id_16,
    output wire id_2,
    input tri0 id_3,
    output wire id_4,
    output wire id_5,
    input wand id_6,
    input tri0 module_0,
    input supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output supply1 id_11,
    output tri id_12,
    output wand id_13,
    output uwire id_14
);
  assign id_13 = 1'b0;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    output uwire id_3,
    output uwire id_4,
    input supply0 id_5,
    output wire id_6
);
  id_8(
      .id_0(id_0 == id_9), .id_1(id_6)
  ); module_0(
      id_2, id_5, id_4, id_1, id_6, id_4, id_5, id_5, id_2, id_5, id_0, id_0, id_6, id_3, id_3
  );
endmodule
