-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_10_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_11_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_12_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_13_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_14_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_15_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal icmp_ln1494_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_fu_150_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_fu_154_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_1_fu_166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_1_fu_172_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_1_fu_176_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_2_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_2_fu_194_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_2_fu_198_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_3_fu_210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_3_fu_216_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_3_fu_220_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_4_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_4_fu_238_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_4_fu_242_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_5_fu_254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_5_fu_260_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_5_fu_264_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_6_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_6_fu_282_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_6_fu_286_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_7_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_7_fu_304_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_7_fu_308_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_8_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_8_fu_326_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_8_fu_330_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_9_fu_342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_9_fu_348_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_9_fu_352_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_10_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_10_fu_370_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_10_fu_374_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_11_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_11_fu_392_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_11_fu_396_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_12_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_12_fu_414_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_12_fu_418_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_13_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_13_fu_436_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_13_fu_440_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_14_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_14_fu_458_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_14_fu_462_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln1494_15_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln45_15_fu_480_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln45_15_fu_484_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln45_fu_162_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_1_fu_184_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_2_fu_206_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_3_fu_228_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_4_fu_250_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_5_fu_272_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_6_fu_294_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_7_fu_316_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_8_fu_338_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_9_fu_360_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_10_fu_382_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_11_fu_404_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_12_fu_426_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_13_fu_448_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_14_fu_470_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln45_15_fu_492_p1 : STD_LOGIC_VECTOR (31 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= zext_ln45_fu_162_p1;
    ap_return_1 <= zext_ln45_1_fu_184_p1;
    ap_return_10 <= zext_ln45_10_fu_382_p1;
    ap_return_11 <= zext_ln45_11_fu_404_p1;
    ap_return_12 <= zext_ln45_12_fu_426_p1;
    ap_return_13 <= zext_ln45_13_fu_448_p1;
    ap_return_14 <= zext_ln45_14_fu_470_p1;
    ap_return_15 <= zext_ln45_15_fu_492_p1;
    ap_return_2 <= zext_ln45_2_fu_206_p1;
    ap_return_3 <= zext_ln45_3_fu_228_p1;
    ap_return_4 <= zext_ln45_4_fu_250_p1;
    ap_return_5 <= zext_ln45_5_fu_272_p1;
    ap_return_6 <= zext_ln45_6_fu_294_p1;
    ap_return_7 <= zext_ln45_7_fu_316_p1;
    ap_return_8 <= zext_ln45_8_fu_338_p1;
    ap_return_9 <= zext_ln45_9_fu_360_p1;
    icmp_ln1494_10_fu_364_p2 <= "1" when (signed(data_10_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_11_fu_386_p2 <= "1" when (signed(data_11_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_12_fu_408_p2 <= "1" when (signed(data_12_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_13_fu_430_p2 <= "1" when (signed(data_13_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_14_fu_452_p2 <= "1" when (signed(data_14_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_15_fu_474_p2 <= "1" when (signed(data_15_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_1_fu_166_p2 <= "1" when (signed(data_1_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_2_fu_188_p2 <= "1" when (signed(data_2_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_3_fu_210_p2 <= "1" when (signed(data_3_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_4_fu_232_p2 <= "1" when (signed(data_4_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_5_fu_254_p2 <= "1" when (signed(data_5_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_6_fu_276_p2 <= "1" when (signed(data_6_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_7_fu_298_p2 <= "1" when (signed(data_7_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_8_fu_320_p2 <= "1" when (signed(data_8_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_9_fu_342_p2 <= "1" when (signed(data_9_V_read) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1494_fu_144_p2 <= "1" when (signed(data_0_V_read) > signed(ap_const_lv32_0)) else "0";
    select_ln45_10_fu_374_p3 <= 
        trunc_ln45_10_fu_370_p1 when (icmp_ln1494_10_fu_364_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_11_fu_396_p3 <= 
        trunc_ln45_11_fu_392_p1 when (icmp_ln1494_11_fu_386_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_12_fu_418_p3 <= 
        trunc_ln45_12_fu_414_p1 when (icmp_ln1494_12_fu_408_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_13_fu_440_p3 <= 
        trunc_ln45_13_fu_436_p1 when (icmp_ln1494_13_fu_430_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_14_fu_462_p3 <= 
        trunc_ln45_14_fu_458_p1 when (icmp_ln1494_14_fu_452_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_15_fu_484_p3 <= 
        trunc_ln45_15_fu_480_p1 when (icmp_ln1494_15_fu_474_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_1_fu_176_p3 <= 
        trunc_ln45_1_fu_172_p1 when (icmp_ln1494_1_fu_166_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_2_fu_198_p3 <= 
        trunc_ln45_2_fu_194_p1 when (icmp_ln1494_2_fu_188_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_3_fu_220_p3 <= 
        trunc_ln45_3_fu_216_p1 when (icmp_ln1494_3_fu_210_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_4_fu_242_p3 <= 
        trunc_ln45_4_fu_238_p1 when (icmp_ln1494_4_fu_232_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_5_fu_264_p3 <= 
        trunc_ln45_5_fu_260_p1 when (icmp_ln1494_5_fu_254_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_6_fu_286_p3 <= 
        trunc_ln45_6_fu_282_p1 when (icmp_ln1494_6_fu_276_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_7_fu_308_p3 <= 
        trunc_ln45_7_fu_304_p1 when (icmp_ln1494_7_fu_298_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_8_fu_330_p3 <= 
        trunc_ln45_8_fu_326_p1 when (icmp_ln1494_8_fu_320_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_9_fu_352_p3 <= 
        trunc_ln45_9_fu_348_p1 when (icmp_ln1494_9_fu_342_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln45_fu_154_p3 <= 
        trunc_ln45_fu_150_p1 when (icmp_ln1494_fu_144_p2(0) = '1') else 
        ap_const_lv31_0;
    trunc_ln45_10_fu_370_p1 <= data_10_V_read(31 - 1 downto 0);
    trunc_ln45_11_fu_392_p1 <= data_11_V_read(31 - 1 downto 0);
    trunc_ln45_12_fu_414_p1 <= data_12_V_read(31 - 1 downto 0);
    trunc_ln45_13_fu_436_p1 <= data_13_V_read(31 - 1 downto 0);
    trunc_ln45_14_fu_458_p1 <= data_14_V_read(31 - 1 downto 0);
    trunc_ln45_15_fu_480_p1 <= data_15_V_read(31 - 1 downto 0);
    trunc_ln45_1_fu_172_p1 <= data_1_V_read(31 - 1 downto 0);
    trunc_ln45_2_fu_194_p1 <= data_2_V_read(31 - 1 downto 0);
    trunc_ln45_3_fu_216_p1 <= data_3_V_read(31 - 1 downto 0);
    trunc_ln45_4_fu_238_p1 <= data_4_V_read(31 - 1 downto 0);
    trunc_ln45_5_fu_260_p1 <= data_5_V_read(31 - 1 downto 0);
    trunc_ln45_6_fu_282_p1 <= data_6_V_read(31 - 1 downto 0);
    trunc_ln45_7_fu_304_p1 <= data_7_V_read(31 - 1 downto 0);
    trunc_ln45_8_fu_326_p1 <= data_8_V_read(31 - 1 downto 0);
    trunc_ln45_9_fu_348_p1 <= data_9_V_read(31 - 1 downto 0);
    trunc_ln45_fu_150_p1 <= data_0_V_read(31 - 1 downto 0);
    zext_ln45_10_fu_382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_10_fu_374_p3),32));
    zext_ln45_11_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_11_fu_396_p3),32));
    zext_ln45_12_fu_426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_12_fu_418_p3),32));
    zext_ln45_13_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_13_fu_440_p3),32));
    zext_ln45_14_fu_470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_14_fu_462_p3),32));
    zext_ln45_15_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_15_fu_484_p3),32));
    zext_ln45_1_fu_184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_1_fu_176_p3),32));
    zext_ln45_2_fu_206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_2_fu_198_p3),32));
    zext_ln45_3_fu_228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_3_fu_220_p3),32));
    zext_ln45_4_fu_250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_4_fu_242_p3),32));
    zext_ln45_5_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_5_fu_264_p3),32));
    zext_ln45_6_fu_294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_6_fu_286_p3),32));
    zext_ln45_7_fu_316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_7_fu_308_p3),32));
    zext_ln45_8_fu_338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_8_fu_330_p3),32));
    zext_ln45_9_fu_360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_9_fu_352_p3),32));
    zext_ln45_fu_162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln45_fu_154_p3),32));
end behav;
