# B√†i 3: Interrupt & TIMER

## 1. Interrupt

## 1.1. ƒê·ªãnh nghƒ©a ng·∫Øt

- Th√¥ng th∆∞·ªùng vi ƒëi·ªÅu khi·ªÉn ho·∫°t ƒë·ªông ·ªü c∆° ch·∫ø polling (tu·∫ßn t·ª±, l·ªánh tr√™n -> l·ªánh d∆∞·ªõi)

- Ng·∫Øt: khi x·∫£y ra s·ª± ki·ªán ng·∫Øt, y√™u c·∫ßu MCU d·ª´ng ch∆∞∆°ng tr√¨nh ch√≠nh ƒëang th·ª±c thi ƒë·ªÉ th·ª±c thi ch∆∞∆°ng tr√¨nh ng·∫Øt, sau khi th·ª±c hi·ªán xong ch∆∞∆°ng tr√¨nh ng·∫Øt -> tr·ªü v·ªÅ l·∫°i ch∆∞∆°ng tr√¨nh ch√≠nh (main)

![alt text](image.png)

**Khi c√≥ s·ª± ki·ªán ng·∫Øt x·∫£y ra**

üìå **T√≠n hi·ªáu y√™u c·∫ßu ng·∫Øt** (IRQ - Interrupt Request Handler) g·ª≠i v·ªÅ MCU t·ª´ c√°c ngo·∫°i vi (input, output, c·∫£m bi·∫øn, truy·ªÅn nh·∫≠n data,...) -> y√™u c·∫ßu MCU th·ª±c hi·ªán ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt ISR - Interrupt Service Rountine

üìå **NVIC (B·ªô x·ª≠ ng·∫Øt - Nested Vectored Interrupt Controller)**: Ki·ªÉm tra ƒë·ªô ∆∞u ti√™n c·ªßa ng·∫Øt v·ª´a x·∫£y ra, n·∫øu c√≥ ƒë·ªô ∆∞u ti√™n cao h∆°n th√¨ th·ª±c thi ISR c·ªßa IRQ 

***ƒê·ªô ∆∞u ti√™n ng·∫Øt***: 

- C√°c ng·∫Øt c√≥ ƒë·ªô ∆∞u ti√™n kh√°c nhau, quy·∫øt ƒë·ªãnh th·ª±c thi ng·∫Øt n√†o khi nhi·ªÅu ng·∫Øt x·∫£y ra ƒë·ªìng th·ªùi (l·∫≠p tr√¨nh ƒë∆∞·ª£c)

- **Stack Pointer** ch·ª©a ƒë·ªãa ch·ªâ c·ªßa ƒë·ªânh ngƒÉn x·∫øp (stack), d√πng ƒë·ªÉ qu·∫£n l√Ω d·ªØ li·ªáu t·∫°m th·ªùi nh∆∞ bi·∫øn c·ª•c b·ªô, ƒë·ªãa ch·ªâ tr·∫£ v·ªÅ c·ªßa h√†m, v√† tr·∫°ng th√°i thanh ghi 

üìå **Context Saving**: L∆∞u tr·∫°ng th√°i hi·ªán t·∫°i (ƒë·ªãa ch·ªâ) s·ª≠ d·ª•ng **con tr·ªè PC** (con tr·ªè ch·ªâ ƒë·∫øn l·ªánh ti·∫øp theo trong ch∆∞∆°ng tr√¨nh) -> khi th·ª±c thi xong ISR -> ch∆∞∆°ng tr√¨nh quay v·ªÅ l·∫°i ch·ªó c≈©

üìå **Vector ng·∫Øt (ƒë·ªãa ch·ªâ trong b·ªô nh·ªõ c·ªßa ISR)**: Ch∆∞∆°ng tr√¨nh nh·∫£y ƒë·∫øn ƒë·ªãa ch·ªâ vector ng·∫Øt ch·ª©a ISR t∆∞∆°ng ·ª©ng ƒë·ªÉ th·ª±c thi c√¢u l·ªánh trong ƒë√≥

üìå **Quay l·∫°i v·ªã tr√≠ ban ƒë·∫ßu**

‚ÑπÔ∏è PC & Stack Pointer trong Interrupt

**PC**

- Khi c√≥ m·ªôt ng·∫Øt x·∫£y ra, PC l∆∞u ƒë·ªãa ch·ªâ c·ªßa l·ªánh ti·∫øp theo ƒë·ªÉ c√≥ th·ªÉ quay l·∫°i ƒë√∫ng v·ªã tr√≠ sau khi x·ª≠ l√Ω ng·∫Øt.

- MCU s·∫Ω ƒë∆∞a ƒë·ªãa ch·ªâ c·ªßa PC v√†o stack tr∆∞·ªõc khi nh·∫£y ƒë·∫øn Vector ng·∫Øt ‚Äì n∆°i ch·ª©a ƒë·ªãa ch·ªâ c·ªßa tr√¨nh x·ª≠ l√Ω ng·∫Øt (ISR - Interrupt Service Routine).

- Sau khi x·ª≠ l√Ω ng·∫Øt, l·ªánh RETI (Return from Interrupt) s·∫Ω l·∫•y l·∫°i gi√° tr·ªã PC t·ª´ stack ƒë·ªÉ ti·∫øp t·ª•c th·ª±c thi ch∆∞∆°ng tr√¨nh ch√≠nh t·ª´ n∆°i n√≥ d·ª´ng l·∫°i.

**Stack Pointer**

*Tr∆∞·ªõc khi v√†o ISR, MCU ƒë·∫©y v√†o stack:*

- Gi√° tr·ªã c·ªßa PC (ƒë·ªãa ch·ªâ c·ªßa l·ªánh b·ªã gi√°n ƒëo·∫°n).

- C√°c thanh ghi quan tr·ªçng (t√πy v√†o ki·∫øn tr√∫c MCU).

- C·ªù tr·∫°ng th√°i (SREG trong AVR, CPSR trong ARM‚Ä¶).

- Trong ISR, CPU th·ª±c hi·ªán c√°c l·ªánh x·ª≠ l√Ω ng·∫Øt.

- Sau khi x·ª≠ l√Ω xong, c√°c gi√° tr·ªã ƒë∆∞·ª£c kh√¥i ph·ª•c t·ª´ stack ƒë·ªÉ ti·∫øp t·ª•c ch∆∞∆°ng tr√¨nh ch√≠nh.


## 1.2. C√°c ng·∫Øt th√¥ng d·ª•ng

### 1.2.1. Ng·∫Øt ngo√†i

- T√≠n hi·ªáu ng·∫Øt ƒë·∫øn t·ª´ c√°c ch√¢n **GPIO**

**LOW**: k√≠ch ho·∫°t ng·∫Øt li√™n t·ª•c khi ch√¢n ·ªü m·ª©c 0.

**HIGH**: K√≠ch ho·∫°t li√™n t·ª•c khi ch√¢n ·ªü m·ª©c 1.

**RISING**: K√≠ch ho·∫°t khi tr·∫°ng th√°i tr√™n ch√¢n chuy·ªÉn t·ª´ th·∫•p l√™n cao.

**FALLING**: K√≠ch ho·∫°t khi tr·∫°ng th√°i tr√™n ch√¢n chuy·ªÉn t·ª´ cao xu·ªëng th·∫•p.


### 1.2.2. Ng·∫Øt timer

- Ng·∫Øt x·∫£y ra khi thanh ghi counter c·ªßa timer b·ªã tr√†n

- Sau khi tr√†n. counter register ƒë∆∞·ª£c reset

![alt text](image-1.png)

### 1.2.3. Ng·∫Øt truy·ªÅn th√¥ng

- X·∫£y ra ·ªü s·ª± ki·ªán truy·ªÅn/ nh·∫≠n d·ªØ li·ªáu (UART, SPI, I2C,...) -> ƒë·∫£m b·∫£o vi·ªác truy·ªÅn/ nh·∫≠n d·ªØ li·ªáu ch√≠nh x√°c

## 1.3. ƒê·ªô ∆∞u ti√™n ng·∫Øt

Trong th·ª±c t·∫ø, c√≥ nh·ªØng tr∆∞·ªùng h·ª£p sau: 
Ch·ªâ 1 ng·∫Øt y√™u c·∫ßu => ch·∫Øc ch·∫Øn ƒëc ph·ª•c v·ª•. 

**1 ng·∫Øt ƒëang th·ª±c thi th√¨ xu·∫•t hi·ªán 1 y√™u c·∫ßu ng·∫Øt kh√°c.** 

(Ng·∫Øt EXTI ƒëang ƒë∆∞·ª£c th·ª±c thi th√¨ c√≥ y√™u c·∫ßu ng·∫Øt t·ª´ System Timer) 

 üìç Y√™u c·∫ßu ng·∫Øt m·ªõi c√≥ ƒë·ªô ∆∞u ti√™n th·∫•p h∆°n ng·∫Øt ƒëang th·ª±c thi 

=> Ph·∫£i ch·ªù (·ªü tr·∫°ng th√°i Pending) 

 üìç Y√™u c·∫ßu ng·∫Øt m·ªõi c√≥ ƒë·ªô ∆∞u ti√™n b·∫±ng ng·∫Øt ƒëang th·ª±c thi

=> Ph·∫£i ch·ªù (·ªü tr·∫°ng th√°i Pending)

 üìç Y√™u c·∫ßu ng·∫Øt m·ªõi c√≥ ƒë·ªô ∆∞u ti√™n cao h∆°n ng·∫Øt ƒëang th·ª±c thi

=> Chi·∫øm d·ª•ng ng·∫Øt (th·ª±c thi ng·∫Øt m·ªõi,tr·∫°ng th√°i active, ng·∫Øt c≈© s·∫Ω ·ªü tr·∫°ng th√°i inactive )

## 2. Timer

- B·ªô ƒë·∫øm th·ªùi gian c·ªßa MCU b·∫±ng c√°ch ƒë·∫øm c√°c chu k√¨ clock

- Block diagram c·ªßa general purpose timer

![alt text](image-2.png)

![alt text](image-3.png)

- STM32F103 c√≥ 7 TIMER theo reference manual

| Timer  | Lo·∫°i                 | ƒê·ªô r·ªông | T√≠nh nƒÉng ch√≠nh                                      |
|--------|----------------------|---------|-----------------------------------------------------|
| **TIM1**  | Advanced-control    | 16-bit  | PWM n√¢ng cao, Complementary output, Break input   |
| **TIM2**  | General-purpose     | 32-bit  | Timer/Capture/Compare/PWM                         |
| **TIM3**  | General-purpose     | 16-bit  | Timer/Capture/Compare/PWM                         |
| **TIM4**  | General-purpose     | 16-bit  | Timer/Capture/Compare/PWM                         |
| **TIM5**  | General-purpose     | 16-bit  | Timer/Capture/Compare/PWM                         |
| **TIM6**  | Basic               | 16-bit  | Timebase, DAC trigger, kh√¥ng c√≥ ƒë·∫ßu ra PWM        |
| **TIM7**  | Basic               | 16-bit  | Timebase, DAC trigger, kh√¥ng c√≥ ƒë·∫ßu ra PWM        |

## C·∫•u h√¨nh ch·∫ø ƒë·ªô Ng·∫Øt Timer

### 2.1. C√°c thanh ghi c·∫ßn thi·∫øt (c·∫•u h√¨nh cho ch√¢n General - purpose Timer, TIM2)

```c
#define TIM2_BASE			0x40000000
#define TIM2_CR1			(*(volatile unsigned int*)(TIME_BASE + 0x00))
#define TIM2_DIER			(*(volatile unsigned int*)(TIME_BASE + 0x0C))
#define TIM2_SR			    (*(volatile unsigned int*)(TIME_BASE + 0x10))
#define TIM2_PSC			(*(volatile unsigned int*)(TIME_BASE + 0x28))
#define TIM2_ARR			(*(volatile unsigned int*)(TIME_BASE + 0x2C))
#define TIM2_CNT			(*(volatile unsigned int*)(TIME_BASE + 0x24))
```

- **CR1**: ƒêi·ªÅu khi·ªÉn ho·∫°t ƒë·ªông c·ªßa b·ªô counter, one-pulse mode, up/ down counter, enable/ disable b·ªô ƒë·ªãnh th·ªùi

- **DIER**: bit 0 (UIE - update interrupt enable), cho ph√©p ng·∫Øt ho·∫°t ƒë·ªông khi c√≥ s·ª± ki·ªán ng·∫Øt

- **SR**: Tr·∫°ng th√°i c·ªßa c·ªù ng·∫Øt **UIF (bit 0)**

- **PSC (Pre-scaler)**: thanh ghi chia tr∆∞·ªõc, gi√° tr·ªã chia t·∫ßn s·ªë cho b·ªô ƒë·∫øm

![alt text](image-4.png)

- **ARR**: Gi√° tr·ªã Auto-Reload c·ªßa b·ªô ƒë·∫øm, khi tr√†n (CNT > ARR), ARR = 0 (n·∫øu ƒë·∫øm l√™n) v√† g·ª≠i t√≠n hi·ªáu ng·∫Øt, update event

**CNT**: gi√° tr·ªã hi·ªán t·∫°i c·ªßa b·ªô ƒë·∫øm, sau 1 chu k√¨ Timer th√¨ ƒë·∫øm l√™n 1

**B·∫£ng vector NVIC**

![alt text](image-5.png)

- Danh s√°ch c√°c ƒë·ªãa ch·ªâ h√†m x·ª≠ l√Ω ng·∫Øt (**ISR**) ƒë∆∞·ª£c l∆∞u trong b·ªô nh·ªõ Flash t·∫°i ƒë·ªãa ch·ªâ **0x08000000** khi vi ƒëi·ªÅu khi·ªÉn STM32 kh·ªüi ƒë·ªông. Khi m·ªôt ng·∫Øt x·∫£y ra, vi ƒëi·ªÅu khi·ªÉn s·∫Ω t√¨m ƒë·ªãa ch·ªâ t∆∞∆°ng ·ª©ng c·ªßa ch∆∞∆°ng tr√¨nh ng·∫Øt c·∫ßn th·ª±c thi (**ISR**) trong b·∫£ng n√†y -> ch∆∞∆°ng tr√¨nh nh·∫£y ƒë·∫øn h√†m x·ª≠ l√Ω ISR (thanh ghi PC tr·ªè t·ªõi). Sau khi x·ª≠ l√Ω xong, quay l·∫°i ch∆∞∆°ng tr√¨nh ch√≠nh

G·ªìm:

- C√°c vector x·ª≠ l√Ω l·ªói h·ªá th·ªëng (**System Exception**)

- Vector ng·∫Øt ngo√†i (**External Interrupts**)

