## This file is used by NFC NXP NCI HAL(external/libnfc-nci/halimpl/pn547)
## and NFC Service Java Native Interface Extensions (packages/apps/Nfc/nci/jni/extns/pn547)
###############################################################################
# Application options
# Logging Levels
# NXPLOG_DEFAULT_LOGLEVEL    0x01
# ANDROID_LOG_DEBUG          0x03
# ANDROID_LOG_WARN           0x02
# ANDROID_LOG_ERROR          0x01
# ANDROID_LOG_SILENT         0x00
NXPLOG_EXTNS_LOGLEVEL=0x01
NXPLOG_NCIHAL_LOGLEVEL=0x01
NXPLOG_NCIX_LOGLEVEL=0x01
NXPLOG_NCIR_LOGLEVEL=0x01
NXPLOG_FWDNLD_LOGLEVEL=0x01
NXPLOG_TML_LOGLEVEL=0x01
NFC_DEBUG_ENABLED=0x00

###############################################################################
# Nfc Device Node name
NXP_NFC_DEV_NODE="/dev/pn547"

###############################################################################
# Extension for Mifare reader enable
MIFARE_READER_ENABLE=0x01

###############################################################################
# Firmware file type
#.so file   0x01
#.bin file  0x02
NXP_FW_TYPE=0x01

###############################################################################
# System clock source selection configuration
#define CLK_SRC_XTAL       1
#define CLK_SRC_PLL        2
NXP_SYS_CLK_SRC_SEL=0x01

###############################################################################
# System clock frequency selection configuration
#define CLK_FREQ_13MHZ         1
#define CLK_FREQ_19_2MHZ       2
#define CLK_FREQ_24MHZ         3
#define CLK_FREQ_26MHZ         4
#define CLK_FREQ_38_4MHZ       5
#define CLK_FREQ_52MHZ         6
NXP_SYS_CLK_FREQ_SEL=0x01

###############################################################################
# The timeout value to be used for clock request acknowledgment
# min value = 0x01 to max = 0x06
NXP_SYS_CLOCK_TO_CFG=0x06

###############################################################################
# NXP proprietary settings
NXP_ACT_PROP_EXTN={2F, 02, 00}

###############################################################################
# NFC forum profile settings
NXP_NFC_PROFILE_EXTN={20, 02, 05, 01, A0, 44, 01, 00}

###############################################################################
# NXP TVDD configurations settings
# Allow NFCC to configure External TVDD, two configurations (1 and 2) supported,
# out of them only one can be configured at a time.
NXP_EXT_TVDD_CFG=0x01

###############################################################################
#config1:SLALM, 3.3V for both RM and CM
NXP_EXT_TVDD_CFG_1={20, 02, 0F, 01, A0, 0E, 0B, 11, 01, 01, 01, 00, 00, 00, 81, 00, 10, 0C}
###############################################################################
#config2: use DCDC in CE, use Tx_Pwr_Req, set CFG2 mode, SLALM,
#monitoring 5V from DCDC, 3.3V for both RM and CM, DCDCWaitTime=4.2ms
NXP_EXT_TVDD_CFG_2={20, 02, 0F, 01, A0, 0E, 0B, 11, 01, C2, B2, 00, B2, 1E, 1F, 00, D0, 0C}

###############################################################################
# *** ALMSL(NO BOOSTER) FW VERSION = 10.01.1C ***
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
# New Features were added since FW10.1.13
# A0, 0D, 06, 70, 44, A3, 90, 03, 00,                   RF_CLIF_CFG_BR_212_T_RXA    CLIF_ANA_RX_REG
# A0, 0D, 06, 74, 44, A3, 90, 03, 00                    RF_CLIF_CFG_BR_424_T_RXA        CLIF_ANA_RX_REG
# A0, 0D, 06, 8E, 44, 12, 90, 03, 00,                   RF_CLIF_CFG_BR_212_T_RXF    CLIF_ANA_RX_REG
# A0, 0D, 06, 94, 44, 12, 90, 03, 00,                   RF_CLIF_CFG_BR_424_T_RXF    CLIF_ANA_RX_REG
# A0, 0D, 03, 24, 41, 40,                                               RF_CLIF_CFG_TECHNO_T_TXA_P  CLIF_ANA_TX_CLK_CONTROL_REG
# A0, 0D, 06, 24, 42, 00, 02, FF, FF,                   RF_CLIF_CFG_TECHNO_T_TXA_P  CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 03, 28, 41, 40,                                               RF_CLIF_CFG_TECHNO_T_TXB    CLIF_ANA_TX_CLK_CONTROL_REG
# A0, 0D, 06, 28, 42, 00, 02, FF, FF,                   RF_CLIF_CFG_TECHNO_T_TXB    CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 03, 8A, 41, 40,                                               RF_CLIF_CFG_BR_212_T_TXF_P  CLIF_ANA_TX_CLK_CONTROL_REG
# A0, 0D, 03, 90, 41, 40,                                               RF_CLIF_CFG_BR_424_T_TXF_P  CLIF_ANA_TX_CLK_CONTROL_REG

# legacy RF parameters.
# A0, 0D, 03, 06, 37, 08,                                               RF_CLIF_CFG_TARGET          CLIF_TX_CONTROL_REG
# A0, 0D, 06, 32, 42, F8, 20, FF, FF,                   RF_CLIF_CFG_BR_106_I_TXA    CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 06, 42, 00, 03, F2, F4,                   RF_CLIF_CFG_TARGET          CLIF_ANA_TX_AMPLITUDE_REG
# A0, 0D, 06, 32, 4A, 33, 07, 00, 1C,                   RF_CLIF_CFG_BR_106_I_TXA    CLIF_ANA_TX_SHAPE_CONTROL_REG
# A0, 1D, 11, 55, ...                                                   CLK_MAN_Power ON
# A0, 1E, 11, 1D, ...                                                   CLK_MAN_Power OFF
# A0, 0D, 04, 06, 03, 00, 71,                                   RF_CLIF_CFG_TARGET          CLIF_TRANSCEIVE_CONTROL_REG
# A0, 0D, 03, 00, 40, 05                                                RF_CLIF_CFG_BOOT            CLIF_ANA_NFCLD_REG
# A0, 0D, 06, 9A, 42, 00, 00, FF, FF,                   RF_CLIF_CFG_GTM_FELICA      CLIF_ANA_TX_AMPLITUDE_REG
##############################################################################################################

##############################################################################################################
# Please be noticed that below registers has to be set as same value !!!!!
# x value should be set to 0x0
# y value should be set as same value.
#       A0, 0D, 06, 06, 42, 00, 0x, Fy, F3,
#       A0, 0D, 06, 24, 42, 00, 0x, Fy, F3,
#       A0, 0D, 06, 98, 42, 00, 0x, Fy, F3,
#       A0, 0D, 06, 9A, 42, 00, 0x, Fy, F3,
##############################################################################################################

##############################################################################################################
# Below were added by MyungHwan Cho as requested. - 2015/07/07
#    A0, 0D, 06, 34, 2D, 24, 77, 0C, 00    RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_SIGPRO_RM_CONFIG1_REG
#    A0, 0D, 04, 34, 44, 21, 00            RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_ANA_RX_REG(21,22,23)
##############################################################################################################
NXP_RF_CONF_BLK_1={ 20, 02, B1, 15,
    A0, 0D, 06, 06, 37, 28, 76, 00, 00,
    A0, 38, 04, 2F, 2F, 2F, 00,
    A0, 0D, 03, 24, 03, 7D,
    A0, 0D, 06, 06, 42, 00, 03, F5, F3,
    A0, 0D, 04, 32, 42, FC, 70,
    A0, 0D, 04, 46, 42, 68, 70,
    A0, 0D, 04, 56, 42, 78, 70,
    A0, 0D, 04, 5C, 42, 80, 70,
    A0, 0D, 06, 34, 44, 33, 0A, 00, 00,
    A0, 0D, 06, 48, 44, 33, 0A, 00, 00,
    A0, 0D, 06, 58, 44, 33, 08, 00, 00,
    A0, 0D, 06, 5E, 44, 33, 08, 00, 00,
    A0, 0D, 06, 34, 2D, DC, 20, 04, 00,
    A0, 0D, 06, 48, 2D, 15, 34, 1F, 01,
    A0, 0D, 06, 58, 2D, 0D, 48, 0C, 01,
    A0, 0D, 06, 5E, 2D, 0D, 5A, 0C, 01,
    A0, 0D, 06, 32, 4A, 53, 07, 00, 1B,
    A0, 0D, 06, 46, 4A, 33, 07, 00, 07,
    A0, 0D, 06, 56, 4A, 43, 07, 00, 07,
    A0, 0D, 06, 5C, 4A, 11, 07, 01, 07,
    A0, 0D, 06, 04, 42, F8, 70, FF, FF
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_2={ 20, 02, 26, 02,
    A0, 3A, 08, E1, 00, E1, 00, E1, 00, E1, 00,
    A0, 29, 17, 1C, 02, 00, 1F, 00, 02, 00, 1F, 00, 02, 00, 40, F3, F3, 00, 43, F3, F3, 38, 70, 00, 00, 01
}
###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_3={20, 02, D6, 01,
    A0, 34, D2, 23, 04, 18,
    07,
    00,
    00, 20, 40, 00,
    2D, 20, 40, 00,
    32, 20, 40, 00,
    3B, 20, 40, 00,
    5C, 20, 40, 00,
    9A, 00, 60, 00,
    AE, 00, 70, 00,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 48, 01,
    00, 00, 08, 03,
    00, 00, 08, 01,
    00, 00, C8, 02,
    00, 00, C8, 00,
    00, 00, 88, 02,
    00, 00, 48, 02,
    00, 00, B8, 00,
    00, 00, 68, 00,
    00, 00, 18, 00,
    00, 00, 08, 02,
    00, 00, 00, 00,
    00, 00, 00, 00,
    00,
    00, 20, 40, 00,
    2D, 20, 40, 00,
    32, 20, 40, 00,
    3B, 20, 40, 00,
    5C, 20, 40, 00,
    9A, 00, 60, 00,
    AE, 00, 70, 00,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 08, 02,
    00, 00, 48, 01,
    00, 00, 08, 03,
    00, 00, 08, 01,
    00, 00, C8, 02,
    00, 00, C8, 00,
    00, 00, 88, 02,
    00, 00, 48, 02,
    00, 00, B8, 00,
    00, 00, 68, 00,
    00, 00, 18, 00,
    00, 00, 08, 02,
    00, 00, 00, 00
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
NXP_RF_CONF_BLK_4={ 20, 02, 5B, 01,
    A0, 0B, 57, 08, 05, 90, 96, 0F, 4E, 00, 36, 95,
    00, 00, 36, 9F, 00, 00, 46, 9F, 00, 00, 4E, 9F,
    00, 00, 50, 9F, 00, 00, 58, 9F, 00, 00, 59, 9F,
    00, 00, 61, 9F, 00, 00, 64, 9F, 00, 00, 6B, 9F,
    00, 00, 6C, 9F, 00, 00, 74, 9F, 00, 00, 76, 9F,
    00, 00, 7E, 9F, 00, 00, 80, 9F, 00, 00, 88, 9F,
    00, 00, 8E, 9F, 00, 00, 93, 9F, 00, 00, 9B, 1F,
    00, 00, A3, 1F, 00, 00
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
# A0, 0D, 06, 22, 2D, 50, 20, 0C, 00    RF_CLIF_CFG_TECHNO_I_RX15693CLIF_SIGPRO_RM_CONFIG1_REG
# A0, 0D, 06, 22, 44, 66, 0A, 00, 00    RF_CLIF_CFG_TECHNO_I_RX15693CLIF_ANA_RX_REG
NXP_RF_CONF_BLK_5={ 20, 02, 13, 02,
    A0, 0D, 06, 22, 2D, 50, 50, 0C, 00,
    A0, 0D, 06, 22, 44, 66, 0A, 00, 00
}

###############################################################################
# NXP RF configuration ALM/PLM settings
# This section needs to be updated with the correct values based on the platform
#NXP_RF_CONF_BLK_6={
#}
###############################################################################
# Core configuration extensions
# It includes
# A002      - Clock Request
#             0x00 - Disabled
#             0x01 - Enabled
# A003      - Clock Selection
#             Please refer to User Manual
# A004      - Clock Time Out
#             Defined in ms
# A006      - Vbat Monitor
#             0x00 - Enable
#             0x01 - Set Threshold, 1 : 2.3v, 0 : 2.75
# A00E      - Load Modulation Mode
#             0x00 - PLM
#             0x01 - ALM
# A012      - SWP interface 2 configuration
#             0x00 - SWP
#             0x02 - DWP
#             Please refer to User Manual
# A040-A043 - Ultra Low Power Tag Detector
#             Please refer to Application Note of ULPTD
# A05E      - Jewel Reader
#             Please refer to User Manual
# A080      - Restart polling Time Out
#             Defined in ms
#             0x01 - Set Threshold, 1 : 2.3v, 0 : 2
# A0CD      - SWP S1 line behavior
#             Defined S1 High time out during Activation sequence
# A0EC      - SWP1 interface
#             0x00 - Disabled
#             0x01 - Enabled
# A0ED      - SWP2 interface
#             0x00 - Disabled
#             0x01 - Enabled
# A09A      - LG Gemalto Issue enable
#             0x00 - Disabled
#             0x01 - Enabled
# A0F7      - Delay before Sending RSET (1.19us per 1 step)

NXP_CORE_CONF_EXTN={20, 02, 61, 15,
    A0, 02, 01, 01,
    A0, 03, 01, 08,
    A0, 04, 01, 06,
    A0, 06, 01, 03,
    A0, 11, 04, 14, B8, 0B, 14,
    A0, 12, 01, 02,
    A0, 37, 01, 35,
    A0, 5E, 01, 01,
    A0, 69, 09, 02, CF, 80, 00, 00, 07, 40, 00, 00,
    A0, 80, 02, 84, 03,
    A0, C3, 01, 04,
    A0, CB, 01, 0F,
    A0, EC, 01, 00,
    A0, ED, 01, 01,
    A0, 7B, 01, 03,
    A0, 40, 01, 01,
    A0, 41, 01, 05,
    A0, 42, 01, 19,
    A0, 43, 01, 04,
    A0, 84, 01, 01,
    A0, 86, 01, 77
}

###############################################################################
# Core configuration rf field filter settings to enable set to 01 to disable set
# to 00 last bit
NXP_CORE_RF_FIELD={ 20, 02, 05, 01, A0, 62, 01, 00 }

###############################################################################
# To enable i2c fragmentation set i2c fragmentation enable 0x01 to disable set
# to 0x00
NXP_I2C_FRAGMENTATION_ENABLED=0x00

###############################################################################
# Core configuration settings
NXP_CORE_CONF={ 20, 02, 2D, 0F,
    28, 01, 00,
    21, 01, 00,
    30, 01, 08,
    31, 01, 03,
    32, 01, 20,
    38, 01, 01,
    33, 00,
    54, 01, 06,
    50, 01, 02,
    5B, 01, 00,
    5C, 01, 02,
    80, 01, 01,
    81, 01, 01,
    82, 01, 0E,
    18, 01, 01
}

###############################################################################
#Enable SWP full power mode when phone is power off
NXP_SWP_FULL_PWR_ON=0x00

###############################################################################
#Set the default Felica T3T System Code OffHost route Location :
# host  0x00
# eSE   0x01
# UICC  0x02
# UICC2 0x03
DEFAULT_SYS_CODE_ROUTE=0x00

###############################################################################
#Set the default Felica T3T System Code :
DEFAULT_SYS_CODE={FE,FF}

###############################################################################
# AID Matching platform options
# AID_MATCHING_L 0x01
# AID_MATCHING_K 0x02
AID_MATCHING_PLATFORM=0x01

###############################################################################
#CHINA_TIANJIN_RF_SETTING
#Enable  0x01
#Disable  0x00
NXP_CHINA_TIANJIN_RF_ENABLED=0x00

###############################################################################
#SWP_SWITCH_TIMEOUT_SETTING
# Allowed range of swp timeout setting is 0x00 to 0x3C [0 - 60].
# Timeout in milliseconds, for example
# No Timeout  0x00
# 10 millisecond timeout 0x0A
NXP_SWP_SWITCH_TIMEOUT=0x0A

##############################################################################
# Extended APDU length for ISO_DEP
ISO_DEP_MAX_TRANSCEIVE=0xFEFF

###############################################################################
# Vendor Specific Proprietary Protocol & Discovery Configuration
# Set to 0xFF if unsupported
#  byte[0] NCI_PROTOCOL_18092_ACTIVE
#  byte[1] NCI_PROTOCOL_B_PRIME
#  byte[2] NCI_PROTOCOL_DUAL
#  byte[3] NCI_PROTOCOL_15693
#  byte[4] NCI_PROTOCOL_KOVIO
#  byte[5] NCI_PROTOCOL_MIFARE
#  byte[6] NCI_DISCOVERY_TYPE_POLL_KOVIO
#  byte[7] NCI_DISCOVERY_TYPE_POLL_B_PRIME
#  byte[8] NCI_DISCOVERY_TYPE_LISTEN_B_PRIME
NFA_PROPRIETARY_CFG={05, FF, FF, 06, 81, 80, 70, FF, FF}

###############################################################################
# Choose the presence-check algorithm for type-4 tag.  If not defined, the default value is 1.
# 0  NFA_RW_PRES_CHK_DEFAULT; Let stack selects an algorithm
# 1  NFA_RW_PRES_CHK_I_BLOCK; ISO-DEP protocol's empty I-block
# 2 NFA_RW_PRES_CHK_ISO_DEP_NAK; Type - 4 tag protocol iso-dep nak presence check
#    command is sent waiting for rsp and ntf.
PRESENCE_CHECK_ALGORITHM=1

###############################################################################
