;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 3, @20
	SUB @13, 0
	SUB @13, 0
	ADD <-30, 9
	SUB 0, -0
	JMN 9, 700
	ADD #-30, 9
	SPL 30, -332
	SPL 30, -332
	SPL 30, -332
	ADD <-30, 9
	SUB 9, 700
	ADD -9, 9
	ADD -9, 9
	SUB 0, 332
	ADD -9, 9
	JMN 9, 700
	ADD -9, 9
	CMP -9, 9
	SUB 190, 600
	ADD <-30, 9
	SUB -207, <-120
	SLT <300, 90
	ADD 130, 60
	SUB -9, 9
	DJN 300, 90
	SPL 0, <312
	ADD -207, <-120
	SUB 9, 700
	ADD 3, 320
	SUB 9, 700
	SUB 0, 332
	SUB @-127, 100
	ADD <-30, 9
	SUB 0, 332
	ADD <-30, 9
	ADD <-30, 9
	ADD #-30, 9
	SUB #0, -31
	SPL 190, 600
	CMP #12, @200
	SPL 190, 600
	JMN 9, 700
	CMP -207, <-120
	ADD 90, 1
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
