ROM_output.v,verilog,xil_defaultlib,../../../../exp.srcs/sources_1/ip/ROM_output/sim/ROM_output.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
