// Seed: 79533211
module module_0;
  wire id_2;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1
);
  generate
    always @(id_3) begin
      id_3 = 1;
    end
  endgenerate
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  module_0();
  wire id_5, id_6, id_7, id_8;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_6(
      .id_0(id_4), .id_1(id_4), .id_2(~id_2 == id_2)
  ); module_0(); id_7 :
  assert property (@(posedge 1) id_5)
  else $display;
  always @(posedge id_3) id_1 <= 1'd0;
endmodule
