Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,8
design__inferred_latch__count,0
design__instance__count,6552
design__instance__area,59106.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,77
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,56
design__max_cap_violation__count__corner:nom_tt_025C_1v80,4
power__internal__total,0.004724523052573204
power__switching__total,0.0034774404484778643
power__leakage__total,6.609990776951236E-8
power__total,0.008202029392123222
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.31181094699917256
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.33850176397790255
timing__hold__ws__corner:nom_tt_025C_1v80,0.3316195190091836
timing__setup__ws__corner:nom_tt_025C_1v80,2.8549670102770017
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.331620
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,2.854967
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,476
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,56
design__max_cap_violation__count__corner:nom_ss_100C_1v60,13
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.3396585053799744
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.41980461961593163
timing__hold__ws__corner:nom_ss_100C_1v60,0.9173368990737298
timing__setup__ws__corner:nom_ss_100C_1v60,-3.938096182842191
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-104.64708862322237
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-3.938096182842191
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.917337
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,73
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.509005
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,72
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,29
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,56
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2970937746573602
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.317016227797343
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12155904404909895
timing__setup__ws__corner:nom_ff_n40C_1v95,4.301957134509851
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.121559
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,4.480666
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,637
design__max_fanout_violation__count,56
design__max_cap_violation__count,15
clock__skew__worst_hold,-0.28974243269189454
clock__skew__worst_setup,0.3099265654061823
timing__hold__ws,0.1173181029973913
timing__setup__ws,-4.457137007853385
timing__hold__tns,0.0
timing__setup__tns,-152.21575186692334
timing__hold__wns,0
timing__setup__wns,-4.457137007853385
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117318
timing__hold_r2r_vio__count,0
timing__setup_vio__count,214
timing__setup_r2r__ws,-4.045466
timing__setup_r2r_vio__count,211
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,6552
design__instance__area__stdcell,59106.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.814539
design__instance__utilization__stdcell,0.814539
design__instance__count__class:buffer,431
design__instance__count__class:inverter,77
design__instance__count__class:sequential_cell,1036
design__instance__count__class:multi_input_combinational_cell,3153
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2954
design__instance__count__class:tap_cell,1037
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,177601
design__violations,0
design__instance__count__class:timing_repair_buffer,620
design__instance__count__class:clock_buffer,74
design__instance__count__class:clock_inverter,40
design__instance__count__setup_buffer,8
design__instance__count__hold_buffer,316
antenna__violating__nets,28
antenna__violating__pins,31
route__antenna_violation__count,28
antenna_diodes_count,84
design__instance__count__class:antenna_cell,84
route__net,5404
route__net__special,2
route__drc_errors__iter:1,8396
route__wirelength__iter:1,228622
route__drc_errors__iter:2,5764
route__wirelength__iter:2,225360
route__drc_errors__iter:3,5881
route__wirelength__iter:3,224662
route__drc_errors__iter:4,4218
route__wirelength__iter:4,224302
route__drc_errors__iter:5,2775
route__wirelength__iter:5,224115
route__drc_errors__iter:6,2174
route__wirelength__iter:6,224066
route__drc_errors__iter:7,1675
route__wirelength__iter:7,223914
route__drc_errors__iter:8,1193
route__wirelength__iter:8,223743
route__drc_errors__iter:9,1126
route__wirelength__iter:9,223684
route__drc_errors__iter:10,911
route__wirelength__iter:10,223555
route__drc_errors__iter:11,353
route__wirelength__iter:11,223652
route__drc_errors__iter:12,227
route__wirelength__iter:12,223645
route__drc_errors__iter:13,199
route__wirelength__iter:13,223678
route__drc_errors__iter:14,199
route__wirelength__iter:14,223678
route__drc_errors__iter:15,169
route__wirelength__iter:15,223675
route__drc_errors__iter:16,165
route__wirelength__iter:16,223675
route__drc_errors__iter:17,146
route__wirelength__iter:17,223693
route__drc_errors__iter:18,146
route__wirelength__iter:18,223693
route__drc_errors__iter:19,83
route__wirelength__iter:19,223671
route__drc_errors__iter:20,81
route__wirelength__iter:20,223681
route__drc_errors__iter:21,81
route__wirelength__iter:21,223681
route__drc_errors__iter:22,80
route__wirelength__iter:22,223676
route__drc_errors__iter:23,79
route__wirelength__iter:23,223678
route__drc_errors__iter:24,79
route__wirelength__iter:24,223678
route__drc_errors__iter:25,57
route__wirelength__iter:25,223685
route__drc_errors__iter:26,57
route__wirelength__iter:26,223685
route__drc_errors__iter:27,57
route__wirelength__iter:27,223685
route__drc_errors__iter:28,57
route__wirelength__iter:28,223685
route__drc_errors__iter:29,54
route__wirelength__iter:29,223751
route__drc_errors__iter:30,54
route__wirelength__iter:30,223751
route__drc_errors__iter:31,54
route__wirelength__iter:31,223751
route__drc_errors__iter:32,53
route__wirelength__iter:32,223758
route__drc_errors__iter:33,53
route__wirelength__iter:33,223758
route__drc_errors__iter:34,53
route__wirelength__iter:34,223758
route__drc_errors__iter:35,53
route__wirelength__iter:35,223758
route__drc_errors__iter:36,45
route__wirelength__iter:36,223990
route__drc_errors__iter:37,29
route__wirelength__iter:37,223911
route__drc_errors__iter:38,29
route__wirelength__iter:38,223911
route__drc_errors__iter:39,19
route__wirelength__iter:39,223965
route__drc_errors__iter:40,13
route__wirelength__iter:40,224043
route__drc_errors__iter:41,11
route__wirelength__iter:41,224040
route__drc_errors__iter:42,11
route__wirelength__iter:42,224040
route__drc_errors__iter:43,7
route__wirelength__iter:43,224039
route__drc_errors__iter:44,7
route__wirelength__iter:44,224039
route__drc_errors__iter:45,7
route__wirelength__iter:45,224039
route__drc_errors__iter:46,5
route__wirelength__iter:46,224078
route__drc_errors__iter:47,5
route__wirelength__iter:47,224078
route__drc_errors__iter:48,1
route__wirelength__iter:48,224078
route__drc_errors__iter:49,1
route__wirelength__iter:49,224078
route__drc_errors__iter:50,1
route__wirelength__iter:50,224078
route__drc_errors__iter:51,1
route__wirelength__iter:51,224078
route__drc_errors__iter:52,1
route__wirelength__iter:52,224078
route__drc_errors__iter:53,1
route__wirelength__iter:53,224078
route__drc_errors__iter:54,1
route__wirelength__iter:54,224076
route__drc_errors__iter:55,0
route__wirelength__iter:55,224077
route__drc_errors,0
route__wirelength,224077
route__vias,46689
route__vias__singlecut,46689
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,785.35
timing__unannotated_net__count__corner:nom_tt_025C_1v80,51
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,51
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,51
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,59
design__max_fanout_violation__count__corner:min_tt_025C_1v80,56
design__max_cap_violation__count__corner:min_tt_025C_1v80,2
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.30235428905256784
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.330207898149025
timing__hold__ws__corner:min_tt_025C_1v80,0.32481973585795093
timing__setup__ws__corner:min_tt_025C_1v80,3.125076286201737
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.324820
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,3.125076
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,51
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,352
design__max_fanout_violation__count__corner:min_ss_100C_1v60,56
design__max_cap_violation__count__corner:min_ss_100C_1v60,8
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3257449679972653
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.4044276972230768
timing__hold__ws__corner:min_ss_100C_1v60,0.9035924486624533
timing__setup__ws__corner:min_ss_100C_1v60,-3.3665817753110594
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-67.38044268812091
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-3.3665817753110594
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.903592
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,47
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-2.918439
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,46
timing__unannotated_net__count__corner:min_ss_100C_1v60,51
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,19
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,56
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.28974243269189454
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3099265654061823
timing__hold__ws__corner:min_ff_n40C_1v95,0.1173181029973913
timing__setup__ws__corner:min_ff_n40C_1v95,4.317433199821609
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.117318
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,4.646229
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,51
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,99
design__max_fanout_violation__count__corner:max_tt_025C_1v80,56
design__max_cap_violation__count__corner:max_tt_025C_1v80,4
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.32336054193984165
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3468853358297069
timing__hold__ws__corner:max_tt_025C_1v80,0.33932002612576895
timing__setup__ws__corner:max_tt_025C_1v80,2.6298350907979273
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.339320
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,2.629835
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,51
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,637
design__max_fanout_violation__count__corner:max_ss_100C_1v60,56
design__max_cap_violation__count__corner:max_ss_100C_1v60,15
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.3551964101159528
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.4327695824195735
timing__hold__ws__corner:max_ss_100C_1v60,0.9306276013220092
timing__setup__ws__corner:max_ss_100C_1v60,-4.457137007853385
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-152.21575186692334
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-4.457137007853385
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.930628
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,94
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.045466
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,93
timing__unannotated_net__count__corner:max_ss_100C_1v60,51
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,32
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,56
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.30685246878635636
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.32579298514443833
timing__hold__ws__corner:max_ff_n40C_1v95,0.12539847293259537
timing__setup__ws__corner:max_ff_n40C_1v95,4.296654709194279
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.125398
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,4.338579
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,51
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,51
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79984
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000162022
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000242344
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000357843
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000242344
design_powergrid__voltage__worst,0.000242344
design_powergrid__voltage__worst__net:VPWR,1.79984
design_powergrid__drop__worst,0.000242344
design_powergrid__drop__worst__net:VPWR,0.000162022
design_powergrid__voltage__worst__net:VGND,0.000242344
design_powergrid__drop__worst__net:VGND,0.000242344
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000029600000000000001201642951809134274299140088260173797607421875
ir__drop__worst,0.00016200000000000000749227069274382984076510183513164520263671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
