# Single-Cycle-RISC-V-CPU
- use verilog
