// Seed: 3516509410
module module_0 (
    input  uwire   id_0,
    input  uwire   id_1,
    output supply0 id_2,
    output uwire   id_3
);
  assign id_2 = id_0;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1
    , id_15,
    input wor id_2,
    input tri id_3,
    input logic id_4
    , id_16,
    input supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    input wire id_8,
    input tri1 id_9,
    input wire id_10,
    input tri1 id_11,
    input supply0 id_12,
    inout tri0 id_13
);
  module_0(
      id_6, id_10, id_13, id_13
  );
  assign id_13 = id_13;
  initial begin
    id_1 <= id_4;
    fork
      id_17(id_4 - 1);
      #1;
    join
  end
endmodule
