<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_ringbuffer.h source code [netbsd/sys/external/bsd/drm2/dist/drm/i915/intel_ringbuffer.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="i915_ctx_workarounds,i915_wa_ctx_bb,intel_engine_cs,intel_hw_status_page,intel_ring_hangcheck,intel_ring_hangcheck_action,intel_ring_id,intel_ringbuffer "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/i915/intel_ringbuffer.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>i915</a>/<a href='intel_ringbuffer.h.html'>intel_ringbuffer.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: intel_ringbuffer.h,v 1.6 2018/08/27 07:24:12 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><u>#<span data-ppcond="3">ifndef</span> <span class="macro" data-ref="_M/_INTEL_RINGBUFFER_H_">_INTEL_RINGBUFFER_H_</span></u></td></tr>
<tr><th id="4">4</th><td><u>#define <dfn class="macro" id="_M/_INTEL_RINGBUFFER_H_" data-ref="_M/_INTEL_RINGBUFFER_H_">_INTEL_RINGBUFFER_H_</dfn></u></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="../../../include/asm/bug.h.html">&lt;asm/bug.h&gt;</a></u></td></tr>
<tr><th id="7">7</th><td><u>#include <a href="../../../include/linux/hashtable.h.html">&lt;linux/hashtable.h&gt;</a></u></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="i915_gem_batch_pool.h.html">"i915_gem_batch_pool.h"</a></u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/I915_CMD_HASH_ORDER" data-ref="_M/I915_CMD_HASH_ORDER">I915_CMD_HASH_ORDER</dfn> 9</u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><i>/* Early gen2 devices have a cacheline of just 32 bytes, using 64 is overkill,</i></td></tr>
<tr><th id="13">13</th><td><i> * but keeps the logic simple. Indeed, the whole purpose of this macro is just</i></td></tr>
<tr><th id="14">14</th><td><i> * to give some inclination as to some of the magic values used in the various</i></td></tr>
<tr><th id="15">15</th><td><i> * workarounds!</i></td></tr>
<tr><th id="16">16</th><td><i> */</i></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/CACHELINE_BYTES" data-ref="_M/CACHELINE_BYTES">CACHELINE_BYTES</dfn> 64</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/CACHELINE_DWORDS" data-ref="_M/CACHELINE_DWORDS">CACHELINE_DWORDS</dfn> (CACHELINE_BYTES / sizeof(uint32_t))</u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><i>/*</i></td></tr>
<tr><th id="21">21</th><td><i> * Gen2 BSpec "1. Programming Environment" / 1.4.4.6 "Ring Buffer Use"</i></td></tr>
<tr><th id="22">22</th><td><i> * Gen3 BSpec "vol1c Memory Interface Functions" / 2.3.4.5 "Ring Buffer Use"</i></td></tr>
<tr><th id="23">23</th><td><i> * Gen4+ BSpec "vol1c Memory Interface and Command Stream" / 5.3.4.5 "Ring Buffer Use"</i></td></tr>
<tr><th id="24">24</th><td><i> *</i></td></tr>
<tr><th id="25">25</th><td><i> * "If the Ring Buffer Head Pointer and the Tail Pointer are on the same</i></td></tr>
<tr><th id="26">26</th><td><i> * cacheline, the Head Pointer must not be greater than the Tail</i></td></tr>
<tr><th id="27">27</th><td><i> * Pointer."</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/I915_RING_FREE_SPACE" data-ref="_M/I915_RING_FREE_SPACE">I915_RING_FREE_SPACE</dfn> 64</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>struct</b>  <dfn class="type def" id="intel_hw_status_page" title='intel_hw_status_page' data-ref="intel_hw_status_page" data-ref-filename="intel_hw_status_page">intel_hw_status_page</dfn> {</td></tr>
<tr><th id="32">32</th><td>	<b>struct</b> <a class="type" href="../../../include/linux/mm_types.h.html#page" title='page' data-ref="page" data-ref-filename="page">page</a>	*<dfn class="decl field" id="intel_hw_status_page::page" title='intel_hw_status_page::page' data-ref="intel_hw_status_page::page" data-ref-filename="intel_hw_status_page..page">page</dfn>;</td></tr>
<tr><th id="33">33</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a>		*<dfn class="decl field" id="intel_hw_status_page::page_addr" title='intel_hw_status_page::page_addr' data-ref="intel_hw_status_page::page_addr" data-ref-filename="intel_hw_status_page..page_addr">page_addr</dfn>;</td></tr>
<tr><th id="34">34</th><td>	<em>unsigned</em> <em>int</em>	<dfn class="decl field" id="intel_hw_status_page::gfx_addr" title='intel_hw_status_page::gfx_addr' data-ref="intel_hw_status_page::gfx_addr" data-ref-filename="intel_hw_status_page..gfx_addr">gfx_addr</dfn>;</td></tr>
<tr><th id="35">35</th><td>	<b>struct</b>		<a class="type" href="i915_drv.h.html#drm_i915_gem_object" title='drm_i915_gem_object' data-ref="drm_i915_gem_object" data-ref-filename="drm_i915_gem_object">drm_i915_gem_object</a> *<dfn class="decl field" id="intel_hw_status_page::obj" title='intel_hw_status_page::obj' data-ref="intel_hw_status_page::obj" data-ref-filename="intel_hw_status_page..obj">obj</dfn>;</td></tr>
<tr><th id="36">36</th><td>};</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/I915_READ_TAIL" data-ref="_M/I915_READ_TAIL">I915_READ_TAIL</dfn>(ring) I915_READ(RING_TAIL((ring)-&gt;mmio_base))</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/I915_WRITE_TAIL" data-ref="_M/I915_WRITE_TAIL">I915_WRITE_TAIL</dfn>(ring, val) I915_WRITE(RING_TAIL((ring)-&gt;mmio_base), val)</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/I915_READ_START" data-ref="_M/I915_READ_START">I915_READ_START</dfn>(ring) I915_READ(RING_START((ring)-&gt;mmio_base))</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/I915_WRITE_START" data-ref="_M/I915_WRITE_START">I915_WRITE_START</dfn>(ring, val) I915_WRITE(RING_START((ring)-&gt;mmio_base), val)</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/I915_READ_HEAD" data-ref="_M/I915_READ_HEAD">I915_READ_HEAD</dfn>(ring)  I915_READ(RING_HEAD((ring)-&gt;mmio_base))</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/I915_WRITE_HEAD" data-ref="_M/I915_WRITE_HEAD">I915_WRITE_HEAD</dfn>(ring, val) I915_WRITE(RING_HEAD((ring)-&gt;mmio_base), val)</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/I915_READ_CTL" data-ref="_M/I915_READ_CTL">I915_READ_CTL</dfn>(ring) I915_READ(RING_CTL((ring)-&gt;mmio_base))</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/I915_WRITE_CTL" data-ref="_M/I915_WRITE_CTL">I915_WRITE_CTL</dfn>(ring, val) I915_WRITE(RING_CTL((ring)-&gt;mmio_base), val)</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/I915_READ_IMR" data-ref="_M/I915_READ_IMR">I915_READ_IMR</dfn>(ring) I915_READ(RING_IMR((ring)-&gt;mmio_base))</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/I915_WRITE_IMR" data-ref="_M/I915_WRITE_IMR">I915_WRITE_IMR</dfn>(ring, val) I915_WRITE(RING_IMR((ring)-&gt;mmio_base), val)</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/I915_READ_MODE" data-ref="_M/I915_READ_MODE">I915_READ_MODE</dfn>(ring) I915_READ(RING_MI_MODE((ring)-&gt;mmio_base))</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/I915_WRITE_MODE" data-ref="_M/I915_WRITE_MODE">I915_WRITE_MODE</dfn>(ring, val) I915_WRITE(RING_MI_MODE((ring)-&gt;mmio_base), val)</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/* seqno size is actually only a uint32, but since we plan to use MI_FLUSH_DW to</i></td></tr>
<tr><th id="57">57</th><td><i> * do the writes, and that must have qw aligned offsets, simply pretend it's 8b.</i></td></tr>
<tr><th id="58">58</th><td><i> */</i></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/i915_semaphore_seqno_size" data-ref="_M/i915_semaphore_seqno_size">i915_semaphore_seqno_size</dfn> sizeof(uint64_t)</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/GEN8_SIGNAL_OFFSET" data-ref="_M/GEN8_SIGNAL_OFFSET">GEN8_SIGNAL_OFFSET</dfn>(__ring, to)			     \</u></td></tr>
<tr><th id="61">61</th><td><u>	(i915_gem_obj_ggtt_offset(dev_priv-&gt;semaphore_obj) + \</u></td></tr>
<tr><th id="62">62</th><td><u>	((__ring)-&gt;id * I915_NUM_RINGS * i915_semaphore_seqno_size) +	\</u></td></tr>
<tr><th id="63">63</th><td><u>	(i915_semaphore_seqno_size * (to)))</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/GEN8_WAIT_OFFSET" data-ref="_M/GEN8_WAIT_OFFSET">GEN8_WAIT_OFFSET</dfn>(__ring, from)			     \</u></td></tr>
<tr><th id="66">66</th><td><u>	(i915_gem_obj_ggtt_offset(dev_priv-&gt;semaphore_obj) + \</u></td></tr>
<tr><th id="67">67</th><td><u>	((from) * I915_NUM_RINGS * i915_semaphore_seqno_size) + \</u></td></tr>
<tr><th id="68">68</th><td><u>	(i915_semaphore_seqno_size * (__ring)-&gt;id))</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/GEN8_RING_SEMAPHORE_INIT" data-ref="_M/GEN8_RING_SEMAPHORE_INIT">GEN8_RING_SEMAPHORE_INIT</dfn> do { \</u></td></tr>
<tr><th id="71">71</th><td><u>	if (!dev_priv-&gt;semaphore_obj) { \</u></td></tr>
<tr><th id="72">72</th><td><u>		break; \</u></td></tr>
<tr><th id="73">73</th><td><u>	} \</u></td></tr>
<tr><th id="74">74</th><td><u>	ring-&gt;semaphore.signal_ggtt[RCS] = GEN8_SIGNAL_OFFSET(ring, RCS); \</u></td></tr>
<tr><th id="75">75</th><td><u>	ring-&gt;semaphore.signal_ggtt[VCS] = GEN8_SIGNAL_OFFSET(ring, VCS); \</u></td></tr>
<tr><th id="76">76</th><td><u>	ring-&gt;semaphore.signal_ggtt[BCS] = GEN8_SIGNAL_OFFSET(ring, BCS); \</u></td></tr>
<tr><th id="77">77</th><td><u>	ring-&gt;semaphore.signal_ggtt[VECS] = GEN8_SIGNAL_OFFSET(ring, VECS); \</u></td></tr>
<tr><th id="78">78</th><td><u>	ring-&gt;semaphore.signal_ggtt[VCS2] = GEN8_SIGNAL_OFFSET(ring, VCS2); \</u></td></tr>
<tr><th id="79">79</th><td><u>	ring-&gt;semaphore.signal_ggtt[ring-&gt;id] = MI_SEMAPHORE_SYNC_INVALID; \</u></td></tr>
<tr><th id="80">80</th><td><u>	} while(0)</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><b>enum</b> <dfn class="type def" id="intel_ring_hangcheck_action" title='intel_ring_hangcheck_action' data-ref="intel_ring_hangcheck_action" data-ref-filename="intel_ring_hangcheck_action">intel_ring_hangcheck_action</dfn> {</td></tr>
<tr><th id="83">83</th><td>	<dfn class="enum" id="HANGCHECK_IDLE" title='HANGCHECK_IDLE' data-ref="HANGCHECK_IDLE" data-ref-filename="HANGCHECK_IDLE">HANGCHECK_IDLE</dfn> = <var>0</var>,</td></tr>
<tr><th id="84">84</th><td>	<dfn class="enum" id="HANGCHECK_WAIT" title='HANGCHECK_WAIT' data-ref="HANGCHECK_WAIT" data-ref-filename="HANGCHECK_WAIT">HANGCHECK_WAIT</dfn>,</td></tr>
<tr><th id="85">85</th><td>	<dfn class="enum" id="HANGCHECK_ACTIVE" title='HANGCHECK_ACTIVE' data-ref="HANGCHECK_ACTIVE" data-ref-filename="HANGCHECK_ACTIVE">HANGCHECK_ACTIVE</dfn>,</td></tr>
<tr><th id="86">86</th><td>	<dfn class="enum" id="HANGCHECK_ACTIVE_LOOP" title='HANGCHECK_ACTIVE_LOOP' data-ref="HANGCHECK_ACTIVE_LOOP" data-ref-filename="HANGCHECK_ACTIVE_LOOP">HANGCHECK_ACTIVE_LOOP</dfn>,</td></tr>
<tr><th id="87">87</th><td>	<dfn class="enum" id="HANGCHECK_KICK" title='HANGCHECK_KICK' data-ref="HANGCHECK_KICK" data-ref-filename="HANGCHECK_KICK">HANGCHECK_KICK</dfn>,</td></tr>
<tr><th id="88">88</th><td>	<dfn class="enum" id="HANGCHECK_HUNG" title='HANGCHECK_HUNG' data-ref="HANGCHECK_HUNG" data-ref-filename="HANGCHECK_HUNG">HANGCHECK_HUNG</dfn>,</td></tr>
<tr><th id="89">89</th><td>};</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/HANGCHECK_SCORE_RING_HUNG" data-ref="_M/HANGCHECK_SCORE_RING_HUNG">HANGCHECK_SCORE_RING_HUNG</dfn> 31</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><b>struct</b> <dfn class="type def" id="intel_ring_hangcheck" title='intel_ring_hangcheck' data-ref="intel_ring_hangcheck" data-ref-filename="intel_ring_hangcheck">intel_ring_hangcheck</dfn> {</td></tr>
<tr><th id="94">94</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="decl field" id="intel_ring_hangcheck::acthd" title='intel_ring_hangcheck::acthd' data-ref="intel_ring_hangcheck::acthd" data-ref-filename="intel_ring_hangcheck..acthd">acthd</dfn>;</td></tr>
<tr><th id="95">95</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="decl field" id="intel_ring_hangcheck::max_acthd" title='intel_ring_hangcheck::max_acthd' data-ref="intel_ring_hangcheck::max_acthd" data-ref-filename="intel_ring_hangcheck..max_acthd">max_acthd</dfn>;</td></tr>
<tr><th id="96">96</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ring_hangcheck::seqno" title='intel_ring_hangcheck::seqno' data-ref="intel_ring_hangcheck::seqno" data-ref-filename="intel_ring_hangcheck..seqno">seqno</dfn>;</td></tr>
<tr><th id="97">97</th><td>	<em>int</em> <dfn class="decl field" id="intel_ring_hangcheck::score" title='intel_ring_hangcheck::score' data-ref="intel_ring_hangcheck::score" data-ref-filename="intel_ring_hangcheck..score">score</dfn>;</td></tr>
<tr><th id="98">98</th><td>	<b>enum</b> <a class="type" href="#intel_ring_hangcheck_action" title='intel_ring_hangcheck_action' data-ref="intel_ring_hangcheck_action" data-ref-filename="intel_ring_hangcheck_action">intel_ring_hangcheck_action</a> <dfn class="decl field" id="intel_ring_hangcheck::action" title='intel_ring_hangcheck::action' data-ref="intel_ring_hangcheck::action" data-ref-filename="intel_ring_hangcheck..action">action</dfn>;</td></tr>
<tr><th id="99">99</th><td>	<em>int</em> <dfn class="decl field" id="intel_ring_hangcheck::deadlock" title='intel_ring_hangcheck::deadlock' data-ref="intel_ring_hangcheck::deadlock" data-ref-filename="intel_ring_hangcheck..deadlock">deadlock</dfn>;</td></tr>
<tr><th id="100">100</th><td>};</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><b>struct</b> <dfn class="type def" id="intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</dfn> {</td></tr>
<tr><th id="103">103</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_object" title='drm_i915_gem_object' data-ref="drm_i915_gem_object" data-ref-filename="drm_i915_gem_object">drm_i915_gem_object</a> *<dfn class="decl field" id="intel_ringbuffer::obj" title='intel_ringbuffer::obj' data-ref="intel_ringbuffer::obj" data-ref-filename="intel_ringbuffer..obj">obj</dfn>;</td></tr>
<tr><th id="104">104</th><td><u>#<span data-ppcond="104">ifdef</span> <span class="macro" data-ref="_M/__NetBSD__">__NetBSD__</span></u></td></tr>
<tr><th id="105">105</th><td>	bus_space_tag_t		bst;</td></tr>
<tr><th id="106">106</th><td>	bus_space_handle_t	bsh;</td></tr>
<tr><th id="107">107</th><td><u>#<span data-ppcond="104">else</span></u></td></tr>
<tr><th id="108">108</th><td>	<em>void</em> <span class='error' title="field has incomplete type &apos;void&apos;"><dfn class="decl field" id="intel_ringbuffer::__iomem" title='intel_ringbuffer::__iomem' data-ref="intel_ringbuffer::__iomem" data-ref-filename="intel_ringbuffer..__iomem">__iomem</dfn></span><span class='error' title="expected &apos;;&apos; at end of declaration list"></span> *virtual_start;</td></tr>
<tr><th id="109">109</th><td><u>#<span data-ppcond="104">endif</span></u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>	<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="decl field" id="intel_ringbuffer::ring" title='intel_ringbuffer::ring' data-ref="intel_ringbuffer::ring" data-ref-filename="intel_ringbuffer..ring">ring</dfn>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ringbuffer::head" title='intel_ringbuffer::head' data-ref="intel_ringbuffer::head" data-ref-filename="intel_ringbuffer..head">head</dfn>;</td></tr>
<tr><th id="114">114</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ringbuffer::tail" title='intel_ringbuffer::tail' data-ref="intel_ringbuffer::tail" data-ref-filename="intel_ringbuffer..tail">tail</dfn>;</td></tr>
<tr><th id="115">115</th><td>	<em>int</em> <dfn class="decl field" id="intel_ringbuffer::space" title='intel_ringbuffer::space' data-ref="intel_ringbuffer::space" data-ref-filename="intel_ringbuffer..space">space</dfn>;</td></tr>
<tr><th id="116">116</th><td>	<em>int</em> <dfn class="decl field" id="intel_ringbuffer::size" title='intel_ringbuffer::size' data-ref="intel_ringbuffer::size" data-ref-filename="intel_ringbuffer..size">size</dfn>;</td></tr>
<tr><th id="117">117</th><td>	<em>int</em> <dfn class="decl field" id="intel_ringbuffer::effective_size" title='intel_ringbuffer::effective_size' data-ref="intel_ringbuffer::effective_size" data-ref-filename="intel_ringbuffer..effective_size">effective_size</dfn>;</td></tr>
<tr><th id="118">118</th><td>	<em>int</em> <dfn class="decl field" id="intel_ringbuffer::reserved_size" title='intel_ringbuffer::reserved_size' data-ref="intel_ringbuffer::reserved_size" data-ref-filename="intel_ringbuffer..reserved_size">reserved_size</dfn>;</td></tr>
<tr><th id="119">119</th><td>	<em>int</em> <dfn class="decl field" id="intel_ringbuffer::reserved_tail" title='intel_ringbuffer::reserved_tail' data-ref="intel_ringbuffer::reserved_tail" data-ref-filename="intel_ringbuffer..reserved_tail">reserved_tail</dfn>;</td></tr>
<tr><th id="120">120</th><td>	<a class="macro" href="../../../../../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> <dfn class="decl field" id="intel_ringbuffer::reserved_in_use" title='intel_ringbuffer::reserved_in_use' data-ref="intel_ringbuffer::reserved_in_use" data-ref-filename="intel_ringbuffer..reserved_in_use">reserved_in_use</dfn>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>	<i class="doc">/** We track the position of the requests in the ring buffer, and</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">	 * when each is retired we increment last_retired_head as the GPU</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">	 * must have finished processing the request and so we know we</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">	 * can advance the ringbuffer up to that position.</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">	 * last_retired_head is set to -1 after the value is consumed so</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">	 * we can detect new retirements.</i></td></tr>
<tr><th id="129">129</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="130">130</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ringbuffer::last_retired_head" title='intel_ringbuffer::last_retired_head' data-ref="intel_ringbuffer::last_retired_head" data-ref-filename="intel_ringbuffer..last_retired_head">last_retired_head</dfn>;</td></tr>
<tr><th id="131">131</th><td>};</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><b>struct</b>	<a class="type" href="i915_drv.h.html#intel_context" title='intel_context' data-ref="intel_context" data-ref-filename="intel_context" id="intel_context">intel_context</a>;</td></tr>
<tr><th id="134">134</th><td><b>struct</b> <dfn class="type" id="drm_i915_reg_descriptor" title='drm_i915_reg_descriptor' data-ref="drm_i915_reg_descriptor" data-ref-filename="drm_i915_reg_descriptor">drm_i915_reg_descriptor</dfn>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i>/*</i></td></tr>
<tr><th id="137">137</th><td><i> * we use a single page to load ctx workarounds so all of these</i></td></tr>
<tr><th id="138">138</th><td><i> * values are referred in terms of dwords</i></td></tr>
<tr><th id="139">139</th><td><i> *</i></td></tr>
<tr><th id="140">140</th><td><i> * struct i915_wa_ctx_bb:</i></td></tr>
<tr><th id="141">141</th><td><i> *  offset: specifies batch starting position, also helpful in case</i></td></tr>
<tr><th id="142">142</th><td><i> *    if we want to have multiple batches at different offsets based on</i></td></tr>
<tr><th id="143">143</th><td><i> *    some criteria. It is not a requirement at the moment but provides</i></td></tr>
<tr><th id="144">144</th><td><i> *    an option for future use.</i></td></tr>
<tr><th id="145">145</th><td><i> *  size: size of the batch in DWORDS</i></td></tr>
<tr><th id="146">146</th><td><i> */</i></td></tr>
<tr><th id="147">147</th><td><b>struct</b>  <dfn class="type def" id="i915_ctx_workarounds" title='i915_ctx_workarounds' data-ref="i915_ctx_workarounds" data-ref-filename="i915_ctx_workarounds">i915_ctx_workarounds</dfn> {</td></tr>
<tr><th id="148">148</th><td>	<b>struct</b> <dfn class="type def" id="i915_wa_ctx_bb" title='i915_wa_ctx_bb' data-ref="i915_wa_ctx_bb" data-ref-filename="i915_wa_ctx_bb"><a class="type" href="#i915_wa_ctx_bb" title='i915_wa_ctx_bb' data-ref="i915_wa_ctx_bb" data-ref-filename="i915_wa_ctx_bb"><a class="type" href="#i915_wa_ctx_bb" title='i915_wa_ctx_bb' data-ref="i915_wa_ctx_bb" data-ref-filename="i915_wa_ctx_bb">i915_wa_ctx_bb</a></a></dfn> {</td></tr>
<tr><th id="149">149</th><td>		<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="i915_wa_ctx_bb::offset" title='i915_wa_ctx_bb::offset' data-ref="i915_wa_ctx_bb::offset" data-ref-filename="i915_wa_ctx_bb..offset">offset</dfn>;</td></tr>
<tr><th id="150">150</th><td>		<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="i915_wa_ctx_bb::size" title='i915_wa_ctx_bb::size' data-ref="i915_wa_ctx_bb::size" data-ref-filename="i915_wa_ctx_bb..size">size</dfn>;</td></tr>
<tr><th id="151">151</th><td>	} <dfn class="decl field" id="i915_ctx_workarounds::indirect_ctx" title='i915_ctx_workarounds::indirect_ctx' data-ref="i915_ctx_workarounds::indirect_ctx" data-ref-filename="i915_ctx_workarounds..indirect_ctx">indirect_ctx</dfn>, <dfn class="decl field" id="i915_ctx_workarounds::per_ctx" title='i915_ctx_workarounds::per_ctx' data-ref="i915_ctx_workarounds::per_ctx" data-ref-filename="i915_ctx_workarounds..per_ctx">per_ctx</dfn>;</td></tr>
<tr><th id="152">152</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_object" title='drm_i915_gem_object' data-ref="drm_i915_gem_object" data-ref-filename="drm_i915_gem_object">drm_i915_gem_object</a> *<dfn class="decl field" id="i915_ctx_workarounds::obj" title='i915_ctx_workarounds::obj' data-ref="i915_ctx_workarounds::obj" data-ref-filename="i915_ctx_workarounds..obj">obj</dfn>;</td></tr>
<tr><th id="153">153</th><td>};</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><b>struct</b>  <dfn class="type def" id="intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</dfn> {</td></tr>
<tr><th id="156">156</th><td>	<em>const</em> <em>char</em>	*<dfn class="decl field" id="intel_engine_cs::name" title='intel_engine_cs::name' data-ref="intel_engine_cs::name" data-ref-filename="intel_engine_cs..name">name</dfn>;</td></tr>
<tr><th id="157">157</th><td>	<b>enum</b> <dfn class="type def" id="intel_ring_id" title='intel_ring_id' data-ref="intel_ring_id" data-ref-filename="intel_ring_id"><a class="type" href="#intel_ring_id" title='intel_ring_id' data-ref="intel_ring_id" data-ref-filename="intel_ring_id">intel_ring_id</a></dfn> {</td></tr>
<tr><th id="158">158</th><td>		<dfn class="enum" id="RCS" title='RCS' data-ref="RCS" data-ref-filename="RCS">RCS</dfn> = <var>0x0</var>,</td></tr>
<tr><th id="159">159</th><td>		<dfn class="enum" id="VCS" title='VCS' data-ref="VCS" data-ref-filename="VCS">VCS</dfn>,</td></tr>
<tr><th id="160">160</th><td>		<dfn class="enum" id="BCS" title='BCS' data-ref="BCS" data-ref-filename="BCS">BCS</dfn>,</td></tr>
<tr><th id="161">161</th><td>		<dfn class="enum" id="VECS" title='VECS' data-ref="VECS" data-ref-filename="VECS">VECS</dfn>,</td></tr>
<tr><th id="162">162</th><td>		<dfn class="enum" id="VCS2" title='VCS2' data-ref="VCS2" data-ref-filename="VCS2">VCS2</dfn></td></tr>
<tr><th id="163">163</th><td>	} <dfn class="decl field" id="intel_engine_cs::id" title='intel_engine_cs::id' data-ref="intel_engine_cs::id" data-ref-filename="intel_engine_cs..id">id</dfn>;</td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/I915_NUM_RINGS" data-ref="_M/I915_NUM_RINGS">I915_NUM_RINGS</dfn> 5</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/LAST_USER_RING" data-ref="_M/LAST_USER_RING">LAST_USER_RING</dfn> (VECS + 1)</u></td></tr>
<tr><th id="166">166</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="intel_engine_cs::mmio_base" title='intel_engine_cs::mmio_base' data-ref="intel_engine_cs::mmio_base" data-ref-filename="intel_engine_cs..mmio_base">mmio_base</dfn>;</td></tr>
<tr><th id="167">167</th><td>	<b>struct</b>		<a class="type" href="../../include/drm/drmP.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="decl field" id="intel_engine_cs::dev" title='intel_engine_cs::dev' data-ref="intel_engine_cs::dev" data-ref-filename="intel_engine_cs..dev">dev</dfn>;</td></tr>
<tr><th id="168">168</th><td>	<b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *<dfn class="decl field" id="intel_engine_cs::buffer" title='intel_engine_cs::buffer' data-ref="intel_engine_cs::buffer" data-ref-filename="intel_engine_cs..buffer">buffer</dfn>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>	<i>/*</i></td></tr>
<tr><th id="171">171</th><td><i>	 * A pool of objects to use as shadow copies of client batch buffers</i></td></tr>
<tr><th id="172">172</th><td><i>	 * when the command parser is enabled. Prevents the client from</i></td></tr>
<tr><th id="173">173</th><td><i>	 * modifying the batch contents after software parsing.</i></td></tr>
<tr><th id="174">174</th><td><i>	 */</i></td></tr>
<tr><th id="175">175</th><td>	<b>struct</b> <a class="type" href="i915_gem_batch_pool.h.html#i915_gem_batch_pool" title='i915_gem_batch_pool' data-ref="i915_gem_batch_pool" data-ref-filename="i915_gem_batch_pool">i915_gem_batch_pool</a> <dfn class="decl field" id="intel_engine_cs::batch_pool" title='intel_engine_cs::batch_pool' data-ref="intel_engine_cs::batch_pool" data-ref-filename="intel_engine_cs..batch_pool">batch_pool</dfn>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>	<b>struct</b> <a class="type" href="#intel_hw_status_page" title='intel_hw_status_page' data-ref="intel_hw_status_page" data-ref-filename="intel_hw_status_page">intel_hw_status_page</a> <dfn class="decl field" id="intel_engine_cs::status_page" title='intel_engine_cs::status_page' data-ref="intel_engine_cs::status_page" data-ref-filename="intel_engine_cs..status_page">status_page</dfn>;</td></tr>
<tr><th id="178">178</th><td>	<b>struct</b> <a class="type" href="#i915_ctx_workarounds" title='i915_ctx_workarounds' data-ref="i915_ctx_workarounds" data-ref-filename="i915_ctx_workarounds">i915_ctx_workarounds</a> <dfn class="decl field" id="intel_engine_cs::wa_ctx" title='intel_engine_cs::wa_ctx' data-ref="intel_engine_cs::wa_ctx" data-ref-filename="intel_engine_cs..wa_ctx">wa_ctx</dfn>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>	<em>unsigned</em> <dfn class="decl field" id="intel_engine_cs::irq_refcount" title='intel_engine_cs::irq_refcount' data-ref="intel_engine_cs::irq_refcount" data-ref-filename="intel_engine_cs..irq_refcount">irq_refcount</dfn>; <i>/* protected by dev_priv-&gt;irq_lock */</i></td></tr>
<tr><th id="181">181</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="intel_engine_cs::irq_enable_mask" title='intel_engine_cs::irq_enable_mask' data-ref="intel_engine_cs::irq_enable_mask" data-ref-filename="intel_engine_cs..irq_enable_mask">irq_enable_mask</dfn>;	<i>/* bitmask to enable ring interrupt */</i></td></tr>
<tr><th id="182">182</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request" id="drm_i915_gem_request"><a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a></a> *<dfn class="decl field" id="intel_engine_cs::trace_irq_req" title='intel_engine_cs::trace_irq_req' data-ref="intel_engine_cs::trace_irq_req" data-ref-filename="intel_engine_cs..trace_irq_req">trace_irq_req</dfn>;</td></tr>
<tr><th id="183">183</th><td>	<a class="macro" href="../../../../../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> <a class="macro" href="../../../../common/include/linux/kernel.h.html#57" title="__attribute__((warn_unused_result))" data-ref="_M/__must_check">__must_check</a> (*<dfn class="decl field" id="intel_engine_cs::irq_get" title='intel_engine_cs::irq_get' data-ref="intel_engine_cs::irq_get" data-ref-filename="intel_engine_cs..irq_get">irq_get</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="13ring" title='ring' data-type='struct intel_engine_cs *' data-ref="13ring" data-ref-filename="13ring">ring</dfn>);</td></tr>
<tr><th id="184">184</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::irq_put" title='intel_engine_cs::irq_put' data-ref="intel_engine_cs::irq_put" data-ref-filename="intel_engine_cs..irq_put">irq_put</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col4 decl" id="14ring" title='ring' data-type='struct intel_engine_cs *' data-ref="14ring" data-ref-filename="14ring">ring</dfn>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::init_hw" title='intel_engine_cs::init_hw' data-ref="intel_engine_cs::init_hw" data-ref-filename="intel_engine_cs..init_hw">init_hw</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col5 decl" id="15ring" title='ring' data-type='struct intel_engine_cs *' data-ref="15ring" data-ref-filename="15ring">ring</dfn>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::init_context" title='intel_engine_cs::init_context' data-ref="intel_engine_cs::init_context" data-ref-filename="intel_engine_cs..init_context">init_context</dfn>)(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col6 decl" id="16req" title='req' data-type='struct drm_i915_gem_request *' data-ref="16req" data-ref-filename="16req">req</dfn>);</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::write_tail" title='intel_engine_cs::write_tail' data-ref="intel_engine_cs::write_tail" data-ref-filename="intel_engine_cs..write_tail">write_tail</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col7 decl" id="17ring" title='ring' data-type='struct intel_engine_cs *' data-ref="17ring" data-ref-filename="17ring">ring</dfn>,</td></tr>
<tr><th id="191">191</th><td>				      <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="18value" title='value' data-type='u32' data-ref="18value" data-ref-filename="18value">value</dfn>);</td></tr>
<tr><th id="192">192</th><td>	<em>int</em> <a class="macro" href="../../../../common/include/linux/kernel.h.html#57" title="__attribute__((warn_unused_result))" data-ref="_M/__must_check">__must_check</a> (*<dfn class="decl field" id="intel_engine_cs::flush" title='intel_engine_cs::flush' data-ref="intel_engine_cs::flush" data-ref-filename="intel_engine_cs..flush">flush</dfn>)(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col9 decl" id="19req" title='req' data-type='struct drm_i915_gem_request *' data-ref="19req" data-ref-filename="19req">req</dfn>,</td></tr>
<tr><th id="193">193</th><td>				  <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a>	<dfn class="local col0 decl" id="20invalidate_domains" title='invalidate_domains' data-type='u32' data-ref="20invalidate_domains" data-ref-filename="20invalidate_domains">invalidate_domains</dfn>,</td></tr>
<tr><th id="194">194</th><td>				  <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a>	<dfn class="local col1 decl" id="21flush_domains" title='flush_domains' data-type='u32' data-ref="21flush_domains" data-ref-filename="21flush_domains">flush_domains</dfn>);</td></tr>
<tr><th id="195">195</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::add_request" title='intel_engine_cs::add_request' data-ref="intel_engine_cs::add_request" data-ref-filename="intel_engine_cs..add_request">add_request</dfn>)(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col2 decl" id="22req" title='req' data-type='struct drm_i915_gem_request *' data-ref="22req" data-ref-filename="22req">req</dfn>);</td></tr>
<tr><th id="196">196</th><td>	<i>/* Some chipsets are not quite as coherent as advertised and need</i></td></tr>
<tr><th id="197">197</th><td><i>	 * an expensive kick to force a true read of the up-to-date seqno.</i></td></tr>
<tr><th id="198">198</th><td><i>	 * However, the up-to-date seqno is not always required and the last</i></td></tr>
<tr><th id="199">199</th><td><i>	 * seen value is good enough. Note that the seqno will always be</i></td></tr>
<tr><th id="200">200</th><td><i>	 * monotonic, even if not coherent.</i></td></tr>
<tr><th id="201">201</th><td><i>	 */</i></td></tr>
<tr><th id="202">202</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a>		(*<dfn class="decl field" id="intel_engine_cs::get_seqno" title='intel_engine_cs::get_seqno' data-ref="intel_engine_cs::get_seqno" data-ref-filename="intel_engine_cs..get_seqno">get_seqno</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="23ring" title='ring' data-type='struct intel_engine_cs *' data-ref="23ring" data-ref-filename="23ring">ring</dfn>,</td></tr>
<tr><th id="203">203</th><td>				     <a class="macro" href="../../../../../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> <dfn class="local col4 decl" id="24lazy_coherency" title='lazy_coherency' data-type='_Bool' data-ref="24lazy_coherency" data-ref-filename="24lazy_coherency">lazy_coherency</dfn>);</td></tr>
<tr><th id="204">204</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::set_seqno" title='intel_engine_cs::set_seqno' data-ref="intel_engine_cs::set_seqno" data-ref-filename="intel_engine_cs..set_seqno">set_seqno</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col5 decl" id="25ring" title='ring' data-type='struct intel_engine_cs *' data-ref="25ring" data-ref-filename="25ring">ring</dfn>,</td></tr>
<tr><th id="205">205</th><td>				     <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="26seqno" title='seqno' data-type='u32' data-ref="26seqno" data-ref-filename="26seqno">seqno</dfn>);</td></tr>
<tr><th id="206">206</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::dispatch_execbuffer" title='intel_engine_cs::dispatch_execbuffer' data-ref="intel_engine_cs::dispatch_execbuffer" data-ref-filename="intel_engine_cs..dispatch_execbuffer">dispatch_execbuffer</dfn>)(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col7 decl" id="27req" title='req' data-type='struct drm_i915_gem_request *' data-ref="27req" data-ref-filename="27req">req</dfn>,</td></tr>
<tr><th id="207">207</th><td>					       <a class="typedef" href="../../../include/linux/types.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col8 decl" id="28offset" title='offset' data-type='u64' data-ref="28offset" data-ref-filename="28offset">offset</dfn>, <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="29length" title='length' data-type='u32' data-ref="29length" data-ref-filename="29length">length</dfn>,</td></tr>
<tr><th id="208">208</th><td>					       <em>unsigned</em> <dfn class="local col0 decl" id="30dispatch_flags" title='dispatch_flags' data-type='unsigned int' data-ref="30dispatch_flags" data-ref-filename="30dispatch_flags">dispatch_flags</dfn>);</td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/I915_DISPATCH_SECURE" data-ref="_M/I915_DISPATCH_SECURE">I915_DISPATCH_SECURE</dfn> 0x1</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/I915_DISPATCH_PINNED" data-ref="_M/I915_DISPATCH_PINNED">I915_DISPATCH_PINNED</dfn> 0x2</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/I915_DISPATCH_RS" data-ref="_M/I915_DISPATCH_RS">I915_DISPATCH_RS</dfn>     0x4</u></td></tr>
<tr><th id="212">212</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::cleanup" title='intel_engine_cs::cleanup' data-ref="intel_engine_cs::cleanup" data-ref-filename="intel_engine_cs..cleanup">cleanup</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col1 decl" id="31ring" title='ring' data-type='struct intel_engine_cs *' data-ref="31ring" data-ref-filename="31ring">ring</dfn>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>	<i>/* GEN8 signal/wait table - never trust comments!</i></td></tr>
<tr><th id="215">215</th><td><i>	 *	  signal to	signal to    signal to   signal to      signal to</i></td></tr>
<tr><th id="216">216</th><td><i>	 *	    RCS		   VCS          BCS        VECS		 VCS2</i></td></tr>
<tr><th id="217">217</th><td><i>	 *      --------------------------------------------------------------------</i></td></tr>
<tr><th id="218">218</th><td><i>	 *  RCS | NOP (0x00) | VCS (0x08) | BCS (0x10) | VECS (0x18) | VCS2 (0x20) |</i></td></tr>
<tr><th id="219">219</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="220">220</th><td><i>	 *  VCS | RCS (0x28) | NOP (0x30) | BCS (0x38) | VECS (0x40) | VCS2 (0x48) |</i></td></tr>
<tr><th id="221">221</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="222">222</th><td><i>	 *  BCS | RCS (0x50) | VCS (0x58) | NOP (0x60) | VECS (0x68) | VCS2 (0x70) |</i></td></tr>
<tr><th id="223">223</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="224">224</th><td><i>	 * VECS | RCS (0x78) | VCS (0x80) | BCS (0x88) |  NOP (0x90) | VCS2 (0x98) |</i></td></tr>
<tr><th id="225">225</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="226">226</th><td><i>	 * VCS2 | RCS (0xa0) | VCS (0xa8) | BCS (0xb0) | VECS (0xb8) | NOP  (0xc0) |</i></td></tr>
<tr><th id="227">227</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="228">228</th><td><i>	 *</i></td></tr>
<tr><th id="229">229</th><td><i>	 * Generalization:</i></td></tr>
<tr><th id="230">230</th><td><i>	 *  f(x, y) := (x-&gt;id * NUM_RINGS * seqno_size) + (seqno_size * y-&gt;id)</i></td></tr>
<tr><th id="231">231</th><td><i>	 *  ie. transpose of g(x, y)</i></td></tr>
<tr><th id="232">232</th><td><i>	 *</i></td></tr>
<tr><th id="233">233</th><td><i>	 *	 sync from	sync from    sync from    sync from	sync from</i></td></tr>
<tr><th id="234">234</th><td><i>	 *	    RCS		   VCS          BCS        VECS		 VCS2</i></td></tr>
<tr><th id="235">235</th><td><i>	 *      --------------------------------------------------------------------</i></td></tr>
<tr><th id="236">236</th><td><i>	 *  RCS | NOP (0x00) | VCS (0x28) | BCS (0x50) | VECS (0x78) | VCS2 (0xa0) |</i></td></tr>
<tr><th id="237">237</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="238">238</th><td><i>	 *  VCS | RCS (0x08) | NOP (0x30) | BCS (0x58) | VECS (0x80) | VCS2 (0xa8) |</i></td></tr>
<tr><th id="239">239</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="240">240</th><td><i>	 *  BCS | RCS (0x10) | VCS (0x38) | NOP (0x60) | VECS (0x88) | VCS2 (0xb0) |</i></td></tr>
<tr><th id="241">241</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="242">242</th><td><i>	 * VECS | RCS (0x18) | VCS (0x40) | BCS (0x68) |  NOP (0x90) | VCS2 (0xb8) |</i></td></tr>
<tr><th id="243">243</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="244">244</th><td><i>	 * VCS2 | RCS (0x20) | VCS (0x48) | BCS (0x70) | VECS (0x98) |  NOP (0xc0) |</i></td></tr>
<tr><th id="245">245</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="246">246</th><td><i>	 *</i></td></tr>
<tr><th id="247">247</th><td><i>	 * Generalization:</i></td></tr>
<tr><th id="248">248</th><td><i>	 *  g(x, y) := (y-&gt;id * NUM_RINGS * seqno_size) + (seqno_size * x-&gt;id)</i></td></tr>
<tr><th id="249">249</th><td><i>	 *  ie. transpose of f(x, y)</i></td></tr>
<tr><th id="250">250</th><td><i>	 */</i></td></tr>
<tr><th id="251">251</th><td>	<b>struct</b> {</td></tr>
<tr><th id="252">252</th><td>		<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a>	<dfn class="decl field" id="intel_engine_cs::(anonymous)::sync_seqno" title='intel_engine_cs::(anonymous struct)::sync_seqno' data-ref="intel_engine_cs::(anonymous)::sync_seqno" data-ref-filename="intel_engine_cs..(anonymous)..sync_seqno">sync_seqno</dfn>[<a class="macro" href="#164" title="5" data-ref="_M/I915_NUM_RINGS">I915_NUM_RINGS</a>-<var>1</var>];</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>		<b>union</b> {</td></tr>
<tr><th id="255">255</th><td>			<b>struct</b> {</td></tr>
<tr><th id="256">256</th><td>				<i>/* our mbox written by others */</i></td></tr>
<tr><th id="257">257</th><td>				<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="intel_engine_cs::(anonymousstruct)::(anonymousunion)::(anonymous)::wait" title='intel_engine_cs::(anonymous struct)::(anonymous union)::(anonymous struct)::wait' data-ref="intel_engine_cs::(anonymousstruct)::(anonymousunion)::(anonymous)::wait" data-ref-filename="intel_engine_cs..(anonymousstruct)..(anonymousunion)..(anonymous)..wait">wait</dfn>[<a class="macro" href="#164" title="5" data-ref="_M/I915_NUM_RINGS">I915_NUM_RINGS</a>];</td></tr>
<tr><th id="258">258</th><td>				<i>/* mboxes this ring signals to */</i></td></tr>
<tr><th id="259">259</th><td>				<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="intel_engine_cs::(anonymousstruct)::(anonymousunion)::(anonymous)::signal" title='intel_engine_cs::(anonymous struct)::(anonymous union)::(anonymous struct)::signal' data-ref="intel_engine_cs::(anonymousstruct)::(anonymousunion)::(anonymous)::signal" data-ref-filename="intel_engine_cs..(anonymousstruct)..(anonymousunion)..(anonymous)..signal">signal</dfn>[<a class="macro" href="#164" title="5" data-ref="_M/I915_NUM_RINGS">I915_NUM_RINGS</a>];</td></tr>
<tr><th id="260">260</th><td>			} <dfn class="decl field" id="intel_engine_cs::(anonymousstruct)::(anonymous)::mbox" title='intel_engine_cs::(anonymous struct)::(anonymous union)::mbox' data-ref="intel_engine_cs::(anonymousstruct)::(anonymous)::mbox" data-ref-filename="intel_engine_cs..(anonymousstruct)..(anonymous)..mbox">mbox</dfn>;</td></tr>
<tr><th id="261">261</th><td>			<a class="typedef" href="../../../include/linux/types.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="intel_engine_cs::(anonymousstruct)::(anonymous)::signal_ggtt" title='intel_engine_cs::(anonymous struct)::(anonymous union)::signal_ggtt' data-ref="intel_engine_cs::(anonymousstruct)::(anonymous)::signal_ggtt" data-ref-filename="intel_engine_cs..(anonymousstruct)..(anonymous)..signal_ggtt">signal_ggtt</dfn>[<a class="macro" href="#164" title="5" data-ref="_M/I915_NUM_RINGS">I915_NUM_RINGS</a>];</td></tr>
<tr><th id="262">262</th><td>		};</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>		<i>/* AKA wait() */</i></td></tr>
<tr><th id="265">265</th><td>		<em>int</em>	(*<dfn class="decl field" id="intel_engine_cs::(anonymous)::sync_to" title='intel_engine_cs::(anonymous struct)::sync_to' data-ref="intel_engine_cs::(anonymous)::sync_to" data-ref-filename="intel_engine_cs..(anonymous)..sync_to">sync_to</dfn>)(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col2 decl" id="32to_req" title='to_req' data-type='struct drm_i915_gem_request *' data-ref="32to_req" data-ref-filename="32to_req">to_req</dfn>,</td></tr>
<tr><th id="266">266</th><td>				   <b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="33from" title='from' data-type='struct intel_engine_cs *' data-ref="33from" data-ref-filename="33from">from</dfn>,</td></tr>
<tr><th id="267">267</th><td>				   <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="34seqno" title='seqno' data-type='u32' data-ref="34seqno" data-ref-filename="34seqno">seqno</dfn>);</td></tr>
<tr><th id="268">268</th><td>		<em>int</em>	(*<dfn class="decl field" id="intel_engine_cs::(anonymous)::signal" title='intel_engine_cs::(anonymous struct)::signal' data-ref="intel_engine_cs::(anonymous)::signal" data-ref-filename="intel_engine_cs..(anonymous)..signal">signal</dfn>)(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col5 decl" id="35signaller_req" title='signaller_req' data-type='struct drm_i915_gem_request *' data-ref="35signaller_req" data-ref-filename="35signaller_req">signaller_req</dfn>,</td></tr>
<tr><th id="269">269</th><td>				  <i>/* num_dwords needed by caller */</i></td></tr>
<tr><th id="270">270</th><td>				  <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="36num_dwords" title='num_dwords' data-type='unsigned int' data-ref="36num_dwords" data-ref-filename="36num_dwords">num_dwords</dfn>);</td></tr>
<tr><th id="271">271</th><td>	} <dfn class="decl field" id="intel_engine_cs::semaphore" title='intel_engine_cs::semaphore' data-ref="intel_engine_cs::semaphore" data-ref-filename="intel_engine_cs..semaphore">semaphore</dfn>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>	<i>/* Execlists */</i></td></tr>
<tr><th id="274">274</th><td>	<a class="typedef" href="../../../include/linux/spinlock.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t" data-ref-filename="spinlock_t">spinlock_t</a> <dfn class="decl field" id="intel_engine_cs::execlist_lock" title='intel_engine_cs::execlist_lock' data-ref="intel_engine_cs::execlist_lock" data-ref-filename="intel_engine_cs..execlist_lock">execlist_lock</dfn>;</td></tr>
<tr><th id="275">275</th><td>	<b>struct</b> <a class="type" href="../../../../common/include/linux/list.h.html#list_head" title='list_head' data-ref="list_head" data-ref-filename="list_head">list_head</a> <dfn class="decl field" id="intel_engine_cs::execlist_queue" title='intel_engine_cs::execlist_queue' data-ref="intel_engine_cs::execlist_queue" data-ref-filename="intel_engine_cs..execlist_queue">execlist_queue</dfn>;</td></tr>
<tr><th id="276">276</th><td>	<b>struct</b> <a class="type" href="../../../../common/include/linux/list.h.html#list_head" title='list_head' data-ref="list_head" data-ref-filename="list_head">list_head</a> <dfn class="decl field" id="intel_engine_cs::execlist_retired_req_list" title='intel_engine_cs::execlist_retired_req_list' data-ref="intel_engine_cs::execlist_retired_req_list" data-ref-filename="intel_engine_cs..execlist_retired_req_list">execlist_retired_req_list</dfn>;</td></tr>
<tr><th id="277">277</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="decl field" id="intel_engine_cs::next_context_status_buffer" title='intel_engine_cs::next_context_status_buffer' data-ref="intel_engine_cs::next_context_status_buffer" data-ref-filename="intel_engine_cs..next_context_status_buffer">next_context_status_buffer</dfn>;</td></tr>
<tr><th id="278">278</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a>             <dfn class="decl field" id="intel_engine_cs::irq_keep_mask" title='intel_engine_cs::irq_keep_mask' data-ref="intel_engine_cs::irq_keep_mask" data-ref-filename="intel_engine_cs..irq_keep_mask">irq_keep_mask</dfn>; <i>/* bitmask for interrupts that should not be masked */</i></td></tr>
<tr><th id="279">279</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::emit_request" title='intel_engine_cs::emit_request' data-ref="intel_engine_cs::emit_request" data-ref-filename="intel_engine_cs..emit_request">emit_request</dfn>)(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col7 decl" id="37request" title='request' data-type='struct drm_i915_gem_request *' data-ref="37request" data-ref-filename="37request">request</dfn>);</td></tr>
<tr><th id="280">280</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::emit_flush" title='intel_engine_cs::emit_flush' data-ref="intel_engine_cs::emit_flush" data-ref-filename="intel_engine_cs..emit_flush">emit_flush</dfn>)(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col8 decl" id="38request" title='request' data-type='struct drm_i915_gem_request *' data-ref="38request" data-ref-filename="38request">request</dfn>,</td></tr>
<tr><th id="281">281</th><td>				      <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col9 decl" id="39invalidate_domains" title='invalidate_domains' data-type='u32' data-ref="39invalidate_domains" data-ref-filename="39invalidate_domains">invalidate_domains</dfn>,</td></tr>
<tr><th id="282">282</th><td>				      <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="40flush_domains" title='flush_domains' data-type='u32' data-ref="40flush_domains" data-ref-filename="40flush_domains">flush_domains</dfn>);</td></tr>
<tr><th id="283">283</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::emit_bb_start" title='intel_engine_cs::emit_bb_start' data-ref="intel_engine_cs::emit_bb_start" data-ref-filename="intel_engine_cs..emit_bb_start">emit_bb_start</dfn>)(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col1 decl" id="41req" title='req' data-type='struct drm_i915_gem_request *' data-ref="41req" data-ref-filename="41req">req</dfn>,</td></tr>
<tr><th id="284">284</th><td>					 <a class="typedef" href="../../../include/linux/types.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col2 decl" id="42offset" title='offset' data-type='u64' data-ref="42offset" data-ref-filename="42offset">offset</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="43dispatch_flags" title='dispatch_flags' data-type='unsigned int' data-ref="43dispatch_flags" data-ref-filename="43dispatch_flags">dispatch_flags</dfn>);</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="287">287</th><td><i class="doc">	 * List of objects currently involved in rendering from the</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">	 * ringbuffer.</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="290">290</th><td><i class="doc">	 * Includes buffers having the contents of their GPU caches</i></td></tr>
<tr><th id="291">291</th><td><i class="doc">	 * flushed, not necessarily primitives.  last_read_req</i></td></tr>
<tr><th id="292">292</th><td><i class="doc">	 * represents when the rendering involved will be completed.</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">	 * A reference is held on the buffer while on this list.</i></td></tr>
<tr><th id="295">295</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="296">296</th><td>	<b>struct</b> <a class="type" href="../../../../common/include/linux/list.h.html#list_head" title='list_head' data-ref="list_head" data-ref-filename="list_head">list_head</a> <dfn class="decl field" id="intel_engine_cs::active_list" title='intel_engine_cs::active_list' data-ref="intel_engine_cs::active_list" data-ref-filename="intel_engine_cs..active_list">active_list</dfn>;</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="299">299</th><td><i class="doc">	 * List of breadcrumbs associated with GPU requests currently</i></td></tr>
<tr><th id="300">300</th><td><i class="doc">	 * outstanding.</i></td></tr>
<tr><th id="301">301</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="302">302</th><td>	<b>struct</b> <a class="type" href="../../../../common/include/linux/list.h.html#list_head" title='list_head' data-ref="list_head" data-ref-filename="list_head">list_head</a> <dfn class="decl field" id="intel_engine_cs::request_list" title='intel_engine_cs::request_list' data-ref="intel_engine_cs::request_list" data-ref-filename="intel_engine_cs..request_list">request_list</dfn>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="305">305</th><td><i class="doc">	 * Seqno of request most recently submitted to request_list.</i></td></tr>
<tr><th id="306">306</th><td><i class="doc">	 * Used exclusively by hang checker to avoid grabbing lock while</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">	 * inspecting request list.</i></td></tr>
<tr><th id="308">308</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="309">309</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_engine_cs::last_submitted_seqno" title='intel_engine_cs::last_submitted_seqno' data-ref="intel_engine_cs::last_submitted_seqno" data-ref-filename="intel_engine_cs..last_submitted_seqno">last_submitted_seqno</dfn>;</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>	<a class="macro" href="../../../../../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> <dfn class="decl field" id="intel_engine_cs::gpu_caches_dirty" title='intel_engine_cs::gpu_caches_dirty' data-ref="intel_engine_cs::gpu_caches_dirty" data-ref-filename="intel_engine_cs..gpu_caches_dirty">gpu_caches_dirty</dfn>;</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><u>#<span data-ppcond="313">ifdef</span> <span class="macro" data-ref="_M/__NetBSD__">__NetBSD__</span></u></td></tr>
<tr><th id="314">314</th><td>	drm_waitqueue_t irq_queue;</td></tr>
<tr><th id="315">315</th><td><u>#<span data-ppcond="313">else</span></u></td></tr>
<tr><th id="316">316</th><td>	<span class='error' title="unknown type name &apos;wait_queue_head_t&apos;">wait_queue_head_t</span> <dfn class="decl field" id="intel_engine_cs::irq_queue" title='intel_engine_cs::irq_queue' data-ref="intel_engine_cs::irq_queue" data-ref-filename="intel_engine_cs..irq_queue">irq_queue</dfn>;</td></tr>
<tr><th id="317">317</th><td><u>#<span data-ppcond="313">endif</span></u></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_context" title='intel_context' data-ref="intel_context" data-ref-filename="intel_context">intel_context</a> *<dfn class="decl field" id="intel_engine_cs::default_context" title='intel_engine_cs::default_context' data-ref="intel_engine_cs::default_context" data-ref-filename="intel_engine_cs..default_context">default_context</dfn>;</td></tr>
<tr><th id="320">320</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#intel_context" title='intel_context' data-ref="intel_context" data-ref-filename="intel_context">intel_context</a> *<dfn class="decl field" id="intel_engine_cs::last_context" title='intel_engine_cs::last_context' data-ref="intel_engine_cs::last_context" data-ref-filename="intel_engine_cs..last_context">last_context</dfn>;</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>	<b>struct</b> <a class="type" href="#intel_ring_hangcheck" title='intel_ring_hangcheck' data-ref="intel_ring_hangcheck" data-ref-filename="intel_ring_hangcheck">intel_ring_hangcheck</a> <dfn class="decl field" id="intel_engine_cs::hangcheck" title='intel_engine_cs::hangcheck' data-ref="intel_engine_cs::hangcheck" data-ref-filename="intel_engine_cs..hangcheck">hangcheck</dfn>;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>	<b>struct</b> {</td></tr>
<tr><th id="325">325</th><td>		<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_object" title='drm_i915_gem_object' data-ref="drm_i915_gem_object" data-ref-filename="drm_i915_gem_object">drm_i915_gem_object</a> *<dfn class="decl field" id="intel_engine_cs::(anonymous)::obj" title='intel_engine_cs::(anonymous struct)::obj' data-ref="intel_engine_cs::(anonymous)::obj" data-ref-filename="intel_engine_cs..(anonymous)..obj">obj</dfn>;</td></tr>
<tr><th id="326">326</th><td>		<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_engine_cs::(anonymous)::gtt_offset" title='intel_engine_cs::(anonymous struct)::gtt_offset' data-ref="intel_engine_cs::(anonymous)::gtt_offset" data-ref-filename="intel_engine_cs..(anonymous)..gtt_offset">gtt_offset</dfn>;</td></tr>
<tr><th id="327">327</th><td>		<em>volatile</em> <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> *<dfn class="decl field" id="intel_engine_cs::(anonymous)::cpu_page" title='intel_engine_cs::(anonymous struct)::cpu_page' data-ref="intel_engine_cs::(anonymous)::cpu_page" data-ref-filename="intel_engine_cs..(anonymous)..cpu_page">cpu_page</dfn>;</td></tr>
<tr><th id="328">328</th><td>	} <dfn class="decl field" id="intel_engine_cs::scratch" title='intel_engine_cs::scratch' data-ref="intel_engine_cs::scratch" data-ref-filename="intel_engine_cs..scratch">scratch</dfn>;</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>	<a class="macro" href="../../../../../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> <dfn class="decl field" id="intel_engine_cs::needs_cmd_parser" title='intel_engine_cs::needs_cmd_parser' data-ref="intel_engine_cs::needs_cmd_parser" data-ref-filename="intel_engine_cs..needs_cmd_parser">needs_cmd_parser</dfn>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>	<i>/*</i></td></tr>
<tr><th id="333">333</th><td><i>	 * Table of commands the command parser needs to know about</i></td></tr>
<tr><th id="334">334</th><td><i>	 * for this ring.</i></td></tr>
<tr><th id="335">335</th><td><i>	 */</i></td></tr>
<tr><th id="336">336</th><td>	<a class="macro" href="../../../include/linux/hashtable.h.html#39" title="struct pslist_head cmd_hash[1u &lt;&lt; (9)]" data-ref="_M/DECLARE_HASHTABLE">DECLARE_HASHTABLE</a>(<dfn class="decl field" id="intel_engine_cs::cmd_hash" title='intel_engine_cs::cmd_hash' data-ref="intel_engine_cs::cmd_hash" data-ref-filename="intel_engine_cs..cmd_hash">cmd_hash</dfn>, <a class="macro" href="#10" title="9" data-ref="_M/I915_CMD_HASH_ORDER">I915_CMD_HASH_ORDER</a>);</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>	<i>/*</i></td></tr>
<tr><th id="339">339</th><td><i>	 * Table of registers allowed in commands that read/write registers.</i></td></tr>
<tr><th id="340">340</th><td><i>	 */</i></td></tr>
<tr><th id="341">341</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#drm_i915_reg_descriptor" title='drm_i915_reg_descriptor' data-ref="drm_i915_reg_descriptor" data-ref-filename="drm_i915_reg_descriptor">drm_i915_reg_descriptor</a> *<dfn class="decl field" id="intel_engine_cs::reg_table" title='intel_engine_cs::reg_table' data-ref="intel_engine_cs::reg_table" data-ref-filename="intel_engine_cs..reg_table">reg_table</dfn>;</td></tr>
<tr><th id="342">342</th><td>	<em>int</em> <dfn class="decl field" id="intel_engine_cs::reg_count" title='intel_engine_cs::reg_count' data-ref="intel_engine_cs::reg_count" data-ref-filename="intel_engine_cs..reg_count">reg_count</dfn>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>	<i>/*</i></td></tr>
<tr><th id="345">345</th><td><i>	 * Table of registers allowed in commands that read/write registers, but</i></td></tr>
<tr><th id="346">346</th><td><i>	 * only from the DRM master.</i></td></tr>
<tr><th id="347">347</th><td><i>	 */</i></td></tr>
<tr><th id="348">348</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#drm_i915_reg_descriptor" title='drm_i915_reg_descriptor' data-ref="drm_i915_reg_descriptor" data-ref-filename="drm_i915_reg_descriptor">drm_i915_reg_descriptor</a> *<dfn class="decl field" id="intel_engine_cs::master_reg_table" title='intel_engine_cs::master_reg_table' data-ref="intel_engine_cs::master_reg_table" data-ref-filename="intel_engine_cs..master_reg_table">master_reg_table</dfn>;</td></tr>
<tr><th id="349">349</th><td>	<em>int</em> <dfn class="decl field" id="intel_engine_cs::master_reg_count" title='intel_engine_cs::master_reg_count' data-ref="intel_engine_cs::master_reg_count" data-ref-filename="intel_engine_cs..master_reg_count">master_reg_count</dfn>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>	<i>/*</i></td></tr>
<tr><th id="352">352</th><td><i>	 * Returns the bitmask for the length field of the specified command.</i></td></tr>
<tr><th id="353">353</th><td><i>	 * Return 0 for an unrecognized/invalid command.</i></td></tr>
<tr><th id="354">354</th><td><i>	 *</i></td></tr>
<tr><th id="355">355</th><td><i>	 * If the command parser finds an entry for a command in the ring's</i></td></tr>
<tr><th id="356">356</th><td><i>	 * cmd_tables, it gets the command's length based on the table entry.</i></td></tr>
<tr><th id="357">357</th><td><i>	 * If not, it calls this function to determine the per-ring length field</i></td></tr>
<tr><th id="358">358</th><td><i>	 * encoding for the command (i.e. certain opcode ranges use certain bits</i></td></tr>
<tr><th id="359">359</th><td><i>	 * to encode the command length in the header).</i></td></tr>
<tr><th id="360">360</th><td><i>	 */</i></td></tr>
<tr><th id="361">361</th><td>	<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> (*<dfn class="decl field" id="intel_engine_cs::get_cmd_length_mask" title='intel_engine_cs::get_cmd_length_mask' data-ref="intel_engine_cs::get_cmd_length_mask" data-ref-filename="intel_engine_cs..get_cmd_length_mask">get_cmd_length_mask</dfn>)(<a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col4 decl" id="44cmd_header" title='cmd_header' data-type='u32' data-ref="44cmd_header" data-ref-filename="44cmd_header">cmd_header</dfn>);</td></tr>
<tr><th id="362">362</th><td>};</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><a class="macro" href="../../../../../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> <dfn class="decl fn" id="intel_ring_initialized" title='intel_ring_initialized' data-ref="intel_ring_initialized" data-ref-filename="intel_ring_initialized">intel_ring_initialized</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col5 decl" id="45ring" title='ring' data-type='struct intel_engine_cs *' data-ref="45ring" data-ref-filename="45ring">ring</dfn>);</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><em>static</em> <b>inline</b> <em>unsigned</em></td></tr>
<tr><th id="367">367</th><td><dfn class="decl def fn" id="intel_ring_flag" title='intel_ring_flag' data-ref="intel_ring_flag" data-ref-filename="intel_ring_flag">intel_ring_flag</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col6 decl" id="46ring" title='ring' data-type='struct intel_engine_cs *' data-ref="46ring" data-ref-filename="46ring">ring</dfn>)</td></tr>
<tr><th id="368">368</th><td>{</td></tr>
<tr><th id="369">369</th><td>	<b>return</b> <var>1</var> &lt;&lt; <a class="local col6 ref" href="#46ring" title='ring' data-ref="46ring" data-ref-filename="46ring">ring</a>-&gt;<a class="ref field" href="#intel_engine_cs::id" title='intel_engine_cs::id' data-ref="intel_engine_cs::id" data-ref-filename="intel_engine_cs..id">id</a>;</td></tr>
<tr><th id="370">370</th><td>}</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a></td></tr>
<tr><th id="373">373</th><td><dfn class="decl def fn" id="intel_ring_sync_index" title='intel_ring_sync_index' data-ref="intel_ring_sync_index" data-ref-filename="intel_ring_sync_index">intel_ring_sync_index</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col7 decl" id="47ring" title='ring' data-type='struct intel_engine_cs *' data-ref="47ring" data-ref-filename="47ring">ring</dfn>,</td></tr>
<tr><th id="374">374</th><td>		      <b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col8 decl" id="48other" title='other' data-type='struct intel_engine_cs *' data-ref="48other" data-ref-filename="48other">other</dfn>)</td></tr>
<tr><th id="375">375</th><td>{</td></tr>
<tr><th id="376">376</th><td>	<em>int</em> <dfn class="local col9 decl" id="49idx" title='idx' data-type='int' data-ref="49idx" data-ref-filename="49idx">idx</dfn>;</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>	<i>/*</i></td></tr>
<tr><th id="379">379</th><td><i>	 * rcs -&gt; 0 = vcs, 1 = bcs, 2 = vecs, 3 = vcs2;</i></td></tr>
<tr><th id="380">380</th><td><i>	 * vcs -&gt; 0 = bcs, 1 = vecs, 2 = vcs2, 3 = rcs;</i></td></tr>
<tr><th id="381">381</th><td><i>	 * bcs -&gt; 0 = vecs, 1 = vcs2. 2 = rcs, 3 = vcs;</i></td></tr>
<tr><th id="382">382</th><td><i>	 * vecs -&gt; 0 = vcs2, 1 = rcs, 2 = vcs, 3 = bcs;</i></td></tr>
<tr><th id="383">383</th><td><i>	 * vcs2 -&gt; 0 = rcs, 1 = vcs, 2 = bcs, 3 = vecs;</i></td></tr>
<tr><th id="384">384</th><td><i>	 */</i></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>	<a class="local col9 ref" href="#49idx" title='idx' data-ref="49idx" data-ref-filename="49idx">idx</a> = (<a class="local col8 ref" href="#48other" title='other' data-ref="48other" data-ref-filename="48other">other</a> - <a class="local col7 ref" href="#47ring" title='ring' data-ref="47ring" data-ref-filename="47ring">ring</a>) - <var>1</var>;</td></tr>
<tr><th id="387">387</th><td>	<b>if</b> (<a class="local col9 ref" href="#49idx" title='idx' data-ref="49idx" data-ref-filename="49idx">idx</a> &lt; <var>0</var>)</td></tr>
<tr><th id="388">388</th><td>		<a class="local col9 ref" href="#49idx" title='idx' data-ref="49idx" data-ref-filename="49idx">idx</a> += <a class="macro" href="#164" title="5" data-ref="_M/I915_NUM_RINGS">I915_NUM_RINGS</a>;</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>	<b>return</b> <a class="local col9 ref" href="#49idx" title='idx' data-ref="49idx" data-ref-filename="49idx">idx</a>;</td></tr>
<tr><th id="391">391</th><td>}</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="394">394</th><td><dfn class="decl def fn" id="intel_flush_status_page" title='intel_flush_status_page' data-ref="intel_flush_status_page" data-ref-filename="intel_flush_status_page">intel_flush_status_page</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col0 decl" id="50ring" title='ring' data-type='struct intel_engine_cs *' data-ref="50ring" data-ref-filename="50ring">ring</dfn>, <em>int</em> <dfn class="local col1 decl" id="51reg" title='reg' data-type='int' data-ref="51reg" data-ref-filename="51reg">reg</dfn>)</td></tr>
<tr><th id="395">395</th><td>{</td></tr>
<tr><th id="396">396</th><td>	<a class="ref fn" href="../../include/drm/drmP.h.html#drm_clflush_virt_range" title='drm_clflush_virt_range' data-ref="drm_clflush_virt_range" data-ref-filename="drm_clflush_virt_range">drm_clflush_virt_range</a>(&amp;<a class="local col0 ref" href="#50ring" title='ring' data-ref="50ring" data-ref-filename="50ring">ring</a>-&gt;<a class="ref field" href="#intel_engine_cs::status_page" title='intel_engine_cs::status_page' data-ref="intel_engine_cs::status_page" data-ref-filename="intel_engine_cs..status_page">status_page</a>.<a class="ref field" href="#intel_hw_status_page::page_addr" title='intel_hw_status_page::page_addr' data-ref="intel_hw_status_page::page_addr" data-ref-filename="intel_hw_status_page..page_addr">page_addr</a>[<a class="local col1 ref" href="#51reg" title='reg' data-ref="51reg" data-ref-filename="51reg">reg</a>],</td></tr>
<tr><th id="397">397</th><td>			       <b>sizeof</b>(<a class="typedef" href="../../../../../../sys/types.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>));</td></tr>
<tr><th id="398">398</th><td>}</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a></td></tr>
<tr><th id="401">401</th><td><dfn class="decl def fn" id="intel_read_status_page" title='intel_read_status_page' data-ref="intel_read_status_page" data-ref-filename="intel_read_status_page">intel_read_status_page</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col2 decl" id="52ring" title='ring' data-type='struct intel_engine_cs *' data-ref="52ring" data-ref-filename="52ring">ring</dfn>,</td></tr>
<tr><th id="402">402</th><td>		       <em>int</em> <dfn class="local col3 decl" id="53reg" title='reg' data-type='int' data-ref="53reg" data-ref-filename="53reg">reg</dfn>)</td></tr>
<tr><th id="403">403</th><td>{</td></tr>
<tr><th id="404">404</th><td>	<i>/* Ensure that the compiler doesn't optimize away the load. */</i></td></tr>
<tr><th id="405">405</th><td>	<a class="macro" href="../../../../common/include/linux/kernel.h.html#64" title="__asm volatile(&quot;&quot;:::&quot;memory&quot;)" data-ref="_M/barrier">barrier</a>();</td></tr>
<tr><th id="406">406</th><td>	<b>return</b> <a class="local col2 ref" href="#52ring" title='ring' data-ref="52ring" data-ref-filename="52ring">ring</a>-&gt;<a class="ref field" href="#intel_engine_cs::status_page" title='intel_engine_cs::status_page' data-ref="intel_engine_cs::status_page" data-ref-filename="intel_engine_cs..status_page">status_page</a>.<a class="ref field" href="#intel_hw_status_page::page_addr" title='intel_hw_status_page::page_addr' data-ref="intel_hw_status_page::page_addr" data-ref-filename="intel_hw_status_page..page_addr">page_addr</a>[<a class="local col3 ref" href="#53reg" title='reg' data-ref="53reg" data-ref-filename="53reg">reg</a>];</td></tr>
<tr><th id="407">407</th><td>}</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><em>static</em> <b>inline</b> <em>void</em></td></tr>
<tr><th id="410">410</th><td><dfn class="decl def fn" id="intel_write_status_page" title='intel_write_status_page' data-ref="intel_write_status_page" data-ref-filename="intel_write_status_page">intel_write_status_page</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col4 decl" id="54ring" title='ring' data-type='struct intel_engine_cs *' data-ref="54ring" data-ref-filename="54ring">ring</dfn>,</td></tr>
<tr><th id="411">411</th><td>			<em>int</em> <dfn class="local col5 decl" id="55reg" title='reg' data-type='int' data-ref="55reg" data-ref-filename="55reg">reg</dfn>, <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="56value" title='value' data-type='u32' data-ref="56value" data-ref-filename="56value">value</dfn>)</td></tr>
<tr><th id="412">412</th><td>{</td></tr>
<tr><th id="413">413</th><td>	<a class="local col4 ref" href="#54ring" title='ring' data-ref="54ring" data-ref-filename="54ring">ring</a>-&gt;<a class="ref field" href="#intel_engine_cs::status_page" title='intel_engine_cs::status_page' data-ref="intel_engine_cs::status_page" data-ref-filename="intel_engine_cs..status_page">status_page</a>.<a class="ref field" href="#intel_hw_status_page::page_addr" title='intel_hw_status_page::page_addr' data-ref="intel_hw_status_page::page_addr" data-ref-filename="intel_hw_status_page..page_addr">page_addr</a>[<a class="local col5 ref" href="#55reg" title='reg' data-ref="55reg" data-ref-filename="55reg">reg</a>] = <a class="local col6 ref" href="#56value" title='value' data-ref="56value" data-ref-filename="56value">value</a>;</td></tr>
<tr><th id="414">414</th><td>}</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><i class="doc">/**</i></td></tr>
<tr><th id="417">417</th><td><i class="doc"> * Reads a dword out of the status page, which is written to from the command</i></td></tr>
<tr><th id="418">418</th><td><i class="doc"> * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or</i></td></tr>
<tr><th id="419">419</th><td><i class="doc"> * MI_STORE_DATA_IMM.</i></td></tr>
<tr><th id="420">420</th><td><i class="doc"> *</i></td></tr>
<tr><th id="421">421</th><td><i class="doc"> * The following dwords have a reserved meaning:</i></td></tr>
<tr><th id="422">422</th><td><i class="doc"> * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes.</i></td></tr>
<tr><th id="423">423</th><td><i class="doc"> * 0x04: ring 0 head pointer</i></td></tr>
<tr><th id="424">424</th><td><i class="doc"> * 0x05: ring 1 head pointer (915-class)</i></td></tr>
<tr><th id="425">425</th><td><i class="doc"> * 0x06: ring 2 head pointer (915-class)</i></td></tr>
<tr><th id="426">426</th><td><i class="doc"> * 0x10-0x1b: Context status DWords (GM45)</i></td></tr>
<tr><th id="427">427</th><td><i class="doc"> * 0x1f: Last written status offset. (GM45)</i></td></tr>
<tr><th id="428">428</th><td><i class="doc"> * 0x20-0x2f: Reserved (Gen6+)</i></td></tr>
<tr><th id="429">429</th><td><i class="doc"> *</i></td></tr>
<tr><th id="430">430</th><td><i class="doc"> * The area from dword 0x30 to 0x3ff is available for driver usage.</i></td></tr>
<tr><th id="431">431</th><td><i class="doc"> */</i></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_HWS_INDEX" data-ref="_M/I915_GEM_HWS_INDEX">I915_GEM_HWS_INDEX</dfn>		0x30</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_HWS_SCRATCH_INDEX" data-ref="_M/I915_GEM_HWS_SCRATCH_INDEX">I915_GEM_HWS_SCRATCH_INDEX</dfn>	0x40</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_HWS_SCRATCH_ADDR" data-ref="_M/I915_GEM_HWS_SCRATCH_ADDR">I915_GEM_HWS_SCRATCH_ADDR</dfn> (I915_GEM_HWS_SCRATCH_INDEX &lt;&lt; MI_STORE_DWORD_INDEX_SHIFT)</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *</td></tr>
<tr><th id="437">437</th><td><dfn class="decl fn" id="intel_engine_create_ringbuffer" title='intel_engine_create_ringbuffer' data-ref="intel_engine_create_ringbuffer" data-ref-filename="intel_engine_create_ringbuffer">intel_engine_create_ringbuffer</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col7 decl" id="57engine" title='engine' data-type='struct intel_engine_cs *' data-ref="57engine" data-ref-filename="57engine">engine</dfn>, <em>int</em> <dfn class="local col8 decl" id="58size" title='size' data-type='int' data-ref="58size" data-ref-filename="58size">size</dfn>);</td></tr>
<tr><th id="438">438</th><td><em>int</em> <dfn class="decl fn" id="intel_pin_and_map_ringbuffer_obj" title='intel_pin_and_map_ringbuffer_obj' data-ref="intel_pin_and_map_ringbuffer_obj" data-ref-filename="intel_pin_and_map_ringbuffer_obj">intel_pin_and_map_ringbuffer_obj</dfn>(<b>struct</b> <a class="type" href="../../include/drm/drmP.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col9 decl" id="59dev" title='dev' data-type='struct drm_device *' data-ref="59dev" data-ref-filename="59dev">dev</dfn>,</td></tr>
<tr><th id="439">439</th><td>				     <b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *<dfn class="local col0 decl" id="60ringbuf" title='ringbuf' data-type='struct intel_ringbuffer *' data-ref="60ringbuf" data-ref-filename="60ringbuf">ringbuf</dfn>);</td></tr>
<tr><th id="440">440</th><td><em>void</em> <dfn class="decl fn" id="intel_unpin_ringbuffer_obj" title='intel_unpin_ringbuffer_obj' data-ref="intel_unpin_ringbuffer_obj" data-ref-filename="intel_unpin_ringbuffer_obj">intel_unpin_ringbuffer_obj</dfn>(<b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *<dfn class="local col1 decl" id="61ringbuf" title='ringbuf' data-type='struct intel_ringbuffer *' data-ref="61ringbuf" data-ref-filename="61ringbuf">ringbuf</dfn>);</td></tr>
<tr><th id="441">441</th><td><em>void</em> <dfn class="decl fn" id="intel_ringbuffer_free" title='intel_ringbuffer_free' data-ref="intel_ringbuffer_free" data-ref-filename="intel_ringbuffer_free">intel_ringbuffer_free</dfn>(<b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *<dfn class="local col2 decl" id="62ring" title='ring' data-type='struct intel_ringbuffer *' data-ref="62ring" data-ref-filename="62ring">ring</dfn>);</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><em>void</em> <dfn class="decl fn" id="intel_stop_ring_buffer" title='intel_stop_ring_buffer' data-ref="intel_stop_ring_buffer" data-ref-filename="intel_stop_ring_buffer">intel_stop_ring_buffer</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="63ring" title='ring' data-type='struct intel_engine_cs *' data-ref="63ring" data-ref-filename="63ring">ring</dfn>);</td></tr>
<tr><th id="444">444</th><td><em>void</em> <dfn class="decl fn" id="intel_cleanup_ring_buffer" title='intel_cleanup_ring_buffer' data-ref="intel_cleanup_ring_buffer" data-ref-filename="intel_cleanup_ring_buffer">intel_cleanup_ring_buffer</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col4 decl" id="64ring" title='ring' data-type='struct intel_engine_cs *' data-ref="64ring" data-ref-filename="64ring">ring</dfn>);</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><em>int</em> <dfn class="decl fn" id="intel_ring_alloc_request_extras" title='intel_ring_alloc_request_extras' data-ref="intel_ring_alloc_request_extras" data-ref-filename="intel_ring_alloc_request_extras">intel_ring_alloc_request_extras</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col5 decl" id="65request" title='request' data-type='struct drm_i915_gem_request *' data-ref="65request" data-ref-filename="65request">request</dfn>);</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><em>int</em> <a class="macro" href="../../../../common/include/linux/kernel.h.html#57" title="__attribute__((warn_unused_result))" data-ref="_M/__must_check">__must_check</a> <dfn class="decl fn" id="intel_ring_begin" title='intel_ring_begin' data-ref="intel_ring_begin" data-ref-filename="intel_ring_begin">intel_ring_begin</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col6 decl" id="66req" title='req' data-type='struct drm_i915_gem_request *' data-ref="66req" data-ref-filename="66req">req</dfn>, <em>int</em> <dfn class="local col7 decl" id="67n" title='n' data-type='int' data-ref="67n" data-ref-filename="67n">n</dfn>);</td></tr>
<tr><th id="449">449</th><td><em>int</em> <a class="macro" href="../../../../common/include/linux/kernel.h.html#57" title="__attribute__((warn_unused_result))" data-ref="_M/__must_check">__must_check</a> <dfn class="decl fn" id="intel_ring_cacheline_align" title='intel_ring_cacheline_align' data-ref="intel_ring_cacheline_align" data-ref-filename="intel_ring_cacheline_align">intel_ring_cacheline_align</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col8 decl" id="68req" title='req' data-type='struct drm_i915_gem_request *' data-ref="68req" data-ref-filename="68req">req</dfn>);</td></tr>
<tr><th id="450">450</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="intel_ring_emit" title='intel_ring_emit' data-ref="intel_ring_emit" data-ref-filename="intel_ring_emit">intel_ring_emit</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col9 decl" id="69ring" title='ring' data-type='struct intel_engine_cs *' data-ref="69ring" data-ref-filename="69ring">ring</dfn>,</td></tr>
<tr><th id="451">451</th><td>				   <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="70data" title='data' data-type='u32' data-ref="70data" data-ref-filename="70data">data</dfn>)</td></tr>
<tr><th id="452">452</th><td>{</td></tr>
<tr><th id="453">453</th><td>	<b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *<dfn class="local col1 decl" id="71ringbuf" title='ringbuf' data-type='struct intel_ringbuffer *' data-ref="71ringbuf" data-ref-filename="71ringbuf">ringbuf</dfn> = <a class="local col9 ref" href="#69ring" title='ring' data-ref="69ring" data-ref-filename="69ring">ring</a>-&gt;<a class="ref field" href="#intel_engine_cs::buffer" title='intel_engine_cs::buffer' data-ref="intel_engine_cs::buffer" data-ref-filename="intel_engine_cs..buffer">buffer</a>;</td></tr>
<tr><th id="454">454</th><td><u>#<span data-ppcond="454">ifdef</span> <span class="macro" data-ref="_M/__NetBSD__">__NetBSD__</span></u></td></tr>
<tr><th id="455">455</th><td>	bus_space_write_4(ringbuf-&gt;bst, ringbuf-&gt;bsh, ringbuf-&gt;tail, data);</td></tr>
<tr><th id="456">456</th><td><u>#<span data-ppcond="454">else</span></u></td></tr>
<tr><th id="457">457</th><td>	iowrite32(data, ringbuf-&gt;<span class='error' title="no member named &apos;virtual_start&apos; in &apos;struct intel_ringbuffer&apos;">virtual_start</span> + ringbuf-&gt;tail);</td></tr>
<tr><th id="458">458</th><td><u>#<span data-ppcond="454">endif</span></u></td></tr>
<tr><th id="459">459</th><td>	<a class="local col1 ref" href="#71ringbuf" title='ringbuf' data-ref="71ringbuf" data-ref-filename="71ringbuf">ringbuf</a>-&gt;<a class="ref field" href="#intel_ringbuffer::tail" title='intel_ringbuffer::tail' data-ref="intel_ringbuffer::tail" data-ref-filename="intel_ringbuffer..tail">tail</a> += <var>4</var>;</td></tr>
<tr><th id="460">460</th><td>}</td></tr>
<tr><th id="461">461</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def fn" id="intel_ring_advance" title='intel_ring_advance' data-ref="intel_ring_advance" data-ref-filename="intel_ring_advance">intel_ring_advance</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col2 decl" id="72ring" title='ring' data-type='struct intel_engine_cs *' data-ref="72ring" data-ref-filename="72ring">ring</dfn>)</td></tr>
<tr><th id="462">462</th><td>{</td></tr>
<tr><th id="463">463</th><td>	<b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *<dfn class="local col3 decl" id="73ringbuf" title='ringbuf' data-type='struct intel_ringbuffer *' data-ref="73ringbuf" data-ref-filename="73ringbuf">ringbuf</dfn> = <a class="local col2 ref" href="#72ring" title='ring' data-ref="72ring" data-ref-filename="72ring">ring</a>-&gt;<a class="ref field" href="#intel_engine_cs::buffer" title='intel_engine_cs::buffer' data-ref="intel_engine_cs::buffer" data-ref-filename="intel_engine_cs..buffer">buffer</a>;</td></tr>
<tr><th id="464">464</th><td>	<a class="local col3 ref" href="#73ringbuf" title='ringbuf' data-ref="73ringbuf" data-ref-filename="73ringbuf">ringbuf</a>-&gt;<a class="ref field" href="#intel_ringbuffer::tail" title='intel_ringbuffer::tail' data-ref="intel_ringbuffer::tail" data-ref-filename="intel_ringbuffer..tail">tail</a> &amp;= <a class="local col3 ref" href="#73ringbuf" title='ringbuf' data-ref="73ringbuf" data-ref-filename="73ringbuf">ringbuf</a>-&gt;<a class="ref field" href="#intel_ringbuffer::size" title='intel_ringbuffer::size' data-ref="intel_ringbuffer::size" data-ref-filename="intel_ringbuffer..size">size</a> - <var>1</var>;</td></tr>
<tr><th id="465">465</th><td>}</td></tr>
<tr><th id="466">466</th><td><em>int</em> <dfn class="decl fn" id="__intel_ring_space" title='__intel_ring_space' data-ref="__intel_ring_space" data-ref-filename="__intel_ring_space">__intel_ring_space</dfn>(<em>int</em> <dfn class="local col4 decl" id="74head" title='head' data-type='int' data-ref="74head" data-ref-filename="74head">head</dfn>, <em>int</em> <dfn class="local col5 decl" id="75tail" title='tail' data-type='int' data-ref="75tail" data-ref-filename="75tail">tail</dfn>, <em>int</em> <dfn class="local col6 decl" id="76size" title='size' data-type='int' data-ref="76size" data-ref-filename="76size">size</dfn>);</td></tr>
<tr><th id="467">467</th><td><em>void</em> <dfn class="decl fn" id="intel_ring_update_space" title='intel_ring_update_space' data-ref="intel_ring_update_space" data-ref-filename="intel_ring_update_space">intel_ring_update_space</dfn>(<b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *<dfn class="local col7 decl" id="77ringbuf" title='ringbuf' data-type='struct intel_ringbuffer *' data-ref="77ringbuf" data-ref-filename="77ringbuf">ringbuf</dfn>);</td></tr>
<tr><th id="468">468</th><td><em>int</em> <dfn class="decl fn" id="intel_ring_space" title='intel_ring_space' data-ref="intel_ring_space" data-ref-filename="intel_ring_space">intel_ring_space</dfn>(<b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *<dfn class="local col8 decl" id="78ringbuf" title='ringbuf' data-type='struct intel_ringbuffer *' data-ref="78ringbuf" data-ref-filename="78ringbuf">ringbuf</dfn>);</td></tr>
<tr><th id="469">469</th><td><a class="macro" href="../../../../../../sys/stdbool.h.html#37" title="_Bool" data-ref="_M/bool">bool</a> <dfn class="decl fn" id="intel_ring_stopped" title='intel_ring_stopped' data-ref="intel_ring_stopped" data-ref-filename="intel_ring_stopped">intel_ring_stopped</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col9 decl" id="79ring" title='ring' data-type='struct intel_engine_cs *' data-ref="79ring" data-ref-filename="79ring">ring</dfn>);</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><em>int</em> <a class="macro" href="../../../../common/include/linux/kernel.h.html#57" title="__attribute__((warn_unused_result))" data-ref="_M/__must_check">__must_check</a> <dfn class="decl fn" id="intel_ring_idle" title='intel_ring_idle' data-ref="intel_ring_idle" data-ref-filename="intel_ring_idle">intel_ring_idle</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col0 decl" id="80ring" title='ring' data-type='struct intel_engine_cs *' data-ref="80ring" data-ref-filename="80ring">ring</dfn>);</td></tr>
<tr><th id="472">472</th><td><em>void</em> <dfn class="decl fn" id="intel_ring_init_seqno" title='intel_ring_init_seqno' data-ref="intel_ring_init_seqno" data-ref-filename="intel_ring_init_seqno">intel_ring_init_seqno</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col1 decl" id="81ring" title='ring' data-type='struct intel_engine_cs *' data-ref="81ring" data-ref-filename="81ring">ring</dfn>, <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="82seqno" title='seqno' data-type='u32' data-ref="82seqno" data-ref-filename="82seqno">seqno</dfn>);</td></tr>
<tr><th id="473">473</th><td><em>int</em> <dfn class="decl fn" id="intel_ring_flush_all_caches" title='intel_ring_flush_all_caches' data-ref="intel_ring_flush_all_caches" data-ref-filename="intel_ring_flush_all_caches">intel_ring_flush_all_caches</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col3 decl" id="83req" title='req' data-type='struct drm_i915_gem_request *' data-ref="83req" data-ref-filename="83req">req</dfn>);</td></tr>
<tr><th id="474">474</th><td><em>int</em> <dfn class="decl fn" id="intel_ring_invalidate_all_caches" title='intel_ring_invalidate_all_caches' data-ref="intel_ring_invalidate_all_caches" data-ref-filename="intel_ring_invalidate_all_caches">intel_ring_invalidate_all_caches</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col4 decl" id="84req" title='req' data-type='struct drm_i915_gem_request *' data-ref="84req" data-ref-filename="84req">req</dfn>);</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><em>void</em> <dfn class="decl fn" id="intel_fini_pipe_control" title='intel_fini_pipe_control' data-ref="intel_fini_pipe_control" data-ref-filename="intel_fini_pipe_control">intel_fini_pipe_control</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col5 decl" id="85ring" title='ring' data-type='struct intel_engine_cs *' data-ref="85ring" data-ref-filename="85ring">ring</dfn>);</td></tr>
<tr><th id="477">477</th><td><em>int</em> <dfn class="decl fn" id="intel_init_pipe_control" title='intel_init_pipe_control' data-ref="intel_init_pipe_control" data-ref-filename="intel_init_pipe_control">intel_init_pipe_control</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col6 decl" id="86ring" title='ring' data-type='struct intel_engine_cs *' data-ref="86ring" data-ref-filename="86ring">ring</dfn>);</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><em>int</em> <dfn class="decl fn" id="intel_init_render_ring_buffer" title='intel_init_render_ring_buffer' data-ref="intel_init_render_ring_buffer" data-ref-filename="intel_init_render_ring_buffer">intel_init_render_ring_buffer</dfn>(<b>struct</b> <a class="type" href="../../include/drm/drmP.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col7 decl" id="87dev" title='dev' data-type='struct drm_device *' data-ref="87dev" data-ref-filename="87dev">dev</dfn>);</td></tr>
<tr><th id="480">480</th><td><em>int</em> <dfn class="decl fn" id="intel_init_bsd_ring_buffer" title='intel_init_bsd_ring_buffer' data-ref="intel_init_bsd_ring_buffer" data-ref-filename="intel_init_bsd_ring_buffer">intel_init_bsd_ring_buffer</dfn>(<b>struct</b> <a class="type" href="../../include/drm/drmP.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col8 decl" id="88dev" title='dev' data-type='struct drm_device *' data-ref="88dev" data-ref-filename="88dev">dev</dfn>);</td></tr>
<tr><th id="481">481</th><td><em>int</em> <dfn class="decl fn" id="intel_init_bsd2_ring_buffer" title='intel_init_bsd2_ring_buffer' data-ref="intel_init_bsd2_ring_buffer" data-ref-filename="intel_init_bsd2_ring_buffer">intel_init_bsd2_ring_buffer</dfn>(<b>struct</b> <a class="type" href="../../include/drm/drmP.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col9 decl" id="89dev" title='dev' data-type='struct drm_device *' data-ref="89dev" data-ref-filename="89dev">dev</dfn>);</td></tr>
<tr><th id="482">482</th><td><em>int</em> <dfn class="decl fn" id="intel_init_blt_ring_buffer" title='intel_init_blt_ring_buffer' data-ref="intel_init_blt_ring_buffer" data-ref-filename="intel_init_blt_ring_buffer">intel_init_blt_ring_buffer</dfn>(<b>struct</b> <a class="type" href="../../include/drm/drmP.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col0 decl" id="90dev" title='dev' data-type='struct drm_device *' data-ref="90dev" data-ref-filename="90dev">dev</dfn>);</td></tr>
<tr><th id="483">483</th><td><em>int</em> <dfn class="decl fn" id="intel_init_vebox_ring_buffer" title='intel_init_vebox_ring_buffer' data-ref="intel_init_vebox_ring_buffer" data-ref-filename="intel_init_vebox_ring_buffer">intel_init_vebox_ring_buffer</dfn>(<b>struct</b> <a class="type" href="../../include/drm/drmP.h.html#drm_device" title='drm_device' data-ref="drm_device" data-ref-filename="drm_device">drm_device</a> *<dfn class="local col1 decl" id="91dev" title='dev' data-type='struct drm_device *' data-ref="91dev" data-ref-filename="91dev">dev</dfn>);</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><a class="typedef" href="../../../include/linux/types.h.html#u64" title='u64' data-type='uint64_t' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="decl fn" id="intel_ring_get_active_head" title='intel_ring_get_active_head' data-ref="intel_ring_get_active_head" data-ref-filename="intel_ring_get_active_head">intel_ring_get_active_head</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col2 decl" id="92ring" title='ring' data-type='struct intel_engine_cs *' data-ref="92ring" data-ref-filename="92ring">ring</dfn>);</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><em>int</em> <dfn class="decl fn" id="init_workarounds_ring" title='init_workarounds_ring' data-ref="init_workarounds_ring" data-ref-filename="init_workarounds_ring">init_workarounds_ring</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="93ring" title='ring' data-type='struct intel_engine_cs *' data-ref="93ring" data-ref-filename="93ring">ring</dfn>);</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/linux/types.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl def fn" id="intel_ring_get_tail" title='intel_ring_get_tail' data-ref="intel_ring_get_tail" data-ref-filename="intel_ring_get_tail">intel_ring_get_tail</dfn>(<b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *<dfn class="local col4 decl" id="94ringbuf" title='ringbuf' data-type='struct intel_ringbuffer *' data-ref="94ringbuf" data-ref-filename="94ringbuf">ringbuf</dfn>)</td></tr>
<tr><th id="490">490</th><td>{</td></tr>
<tr><th id="491">491</th><td>	<b>return</b> <a class="local col4 ref" href="#94ringbuf" title='ringbuf' data-ref="94ringbuf" data-ref-filename="94ringbuf">ringbuf</a>-&gt;<a class="ref field" href="#intel_ringbuffer::tail" title='intel_ringbuffer::tail' data-ref="intel_ringbuffer::tail" data-ref-filename="intel_ringbuffer..tail">tail</a>;</td></tr>
<tr><th id="492">492</th><td>}</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><i>/*</i></td></tr>
<tr><th id="495">495</th><td><i> * Arbitrary size for largest possible 'add request' sequence. The code paths</i></td></tr>
<tr><th id="496">496</th><td><i> * are complex and variable. Empirical measurement shows that the worst case</i></td></tr>
<tr><th id="497">497</th><td><i> * is ILK at 136 words. Reserving too much is better than reserving too little</i></td></tr>
<tr><th id="498">498</th><td><i> * as that allows for corner cases that might have been missed. So the figure</i></td></tr>
<tr><th id="499">499</th><td><i> * has been rounded up to 160 words.</i></td></tr>
<tr><th id="500">500</th><td><i> */</i></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/MIN_SPACE_FOR_ADD_REQUEST" data-ref="_M/MIN_SPACE_FOR_ADD_REQUEST">MIN_SPACE_FOR_ADD_REQUEST</dfn>	160</u></td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><i>/*</i></td></tr>
<tr><th id="504">504</th><td><i> * Reserve space in the ring to guarantee that the i915_add_request() call</i></td></tr>
<tr><th id="505">505</th><td><i> * will always have sufficient room to do its stuff. The request creation</i></td></tr>
<tr><th id="506">506</th><td><i> * code calls this automatically.</i></td></tr>
<tr><th id="507">507</th><td><i> */</i></td></tr>
<tr><th id="508">508</th><td><em>void</em> <dfn class="decl fn" id="intel_ring_reserved_space_reserve" title='intel_ring_reserved_space_reserve' data-ref="intel_ring_reserved_space_reserve" data-ref-filename="intel_ring_reserved_space_reserve">intel_ring_reserved_space_reserve</dfn>(<b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *<dfn class="local col5 decl" id="95ringbuf" title='ringbuf' data-type='struct intel_ringbuffer *' data-ref="95ringbuf" data-ref-filename="95ringbuf">ringbuf</dfn>, <em>int</em> <dfn class="local col6 decl" id="96size" title='size' data-type='int' data-ref="96size" data-ref-filename="96size">size</dfn>);</td></tr>
<tr><th id="509">509</th><td><i>/* Cancel the reservation, e.g. because the request is being discarded. */</i></td></tr>
<tr><th id="510">510</th><td><em>void</em> <dfn class="decl fn" id="intel_ring_reserved_space_cancel" title='intel_ring_reserved_space_cancel' data-ref="intel_ring_reserved_space_cancel" data-ref-filename="intel_ring_reserved_space_cancel">intel_ring_reserved_space_cancel</dfn>(<b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *<dfn class="local col7 decl" id="97ringbuf" title='ringbuf' data-type='struct intel_ringbuffer *' data-ref="97ringbuf" data-ref-filename="97ringbuf">ringbuf</dfn>);</td></tr>
<tr><th id="511">511</th><td><i>/* Use the reserved space - for use by i915_add_request() only. */</i></td></tr>
<tr><th id="512">512</th><td><em>void</em> <dfn class="decl fn" id="intel_ring_reserved_space_use" title='intel_ring_reserved_space_use' data-ref="intel_ring_reserved_space_use" data-ref-filename="intel_ring_reserved_space_use">intel_ring_reserved_space_use</dfn>(<b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *<dfn class="local col8 decl" id="98ringbuf" title='ringbuf' data-type='struct intel_ringbuffer *' data-ref="98ringbuf" data-ref-filename="98ringbuf">ringbuf</dfn>);</td></tr>
<tr><th id="513">513</th><td><i>/* Finish with the reserved space - for use by i915_add_request() only. */</i></td></tr>
<tr><th id="514">514</th><td><em>void</em> <dfn class="decl fn" id="intel_ring_reserved_space_end" title='intel_ring_reserved_space_end' data-ref="intel_ring_reserved_space_end" data-ref-filename="intel_ring_reserved_space_end">intel_ring_reserved_space_end</dfn>(<b>struct</b> <a class="type" href="#intel_ringbuffer" title='intel_ringbuffer' data-ref="intel_ringbuffer" data-ref-filename="intel_ringbuffer">intel_ringbuffer</a> *<dfn class="local col9 decl" id="99ringbuf" title='ringbuf' data-type='struct intel_ringbuffer *' data-ref="99ringbuf" data-ref-filename="99ringbuf">ringbuf</dfn>);</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><i>/* Legacy ringbuffer specific portion of reservation code: */</i></td></tr>
<tr><th id="517">517</th><td><em>int</em> <dfn class="decl fn" id="intel_ring_reserve_space" title='intel_ring_reserve_space' data-ref="intel_ring_reserve_space" data-ref-filename="intel_ring_reserve_space">intel_ring_reserve_space</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col0 decl" id="100request" title='request' data-type='struct drm_i915_gem_request *' data-ref="100request" data-ref-filename="100request">request</dfn>);</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><u>#<span data-ppcond="3">endif</span> /* _INTEL_RINGBUFFER_H_ */</u></td></tr>
<tr><th id="520">520</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='dvo_ch7017.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/i915/dvo_ch7017.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
