{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729560453731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729560453737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 19:27:33 2024 " "Processing started: Mon Oct 21 19:27:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729560453737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560453737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Matrix_Multiplier -c Matrix_Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Matrix_Multiplier -c Matrix_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560453737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729560454774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729560454774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729560465539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_result.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_result.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_result " "Found entity 1: matrix_result" {  } { { "matrix_result.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/matrix_result.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729560465544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_multiplication_module.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_multiplication_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_multiplication_module " "Found entity 1: matrix_multiplication_module" {  } { { "matrix_multiplication_module.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/matrix_multiplication_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729560465551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_multiplication " "Found entity 1: matrix_multiplication" {  } { { "matrix_multiplication.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/matrix_multiplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729560465557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_addition.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_addition.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_addition " "Found entity 1: matrix_addition" {  } { { "matrix_addition.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/matrix_addition.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729560465563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixb.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixB " "Found entity 1: MatrixB" {  } { { "MatrixB.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/MatrixB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729560465569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixa.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixa.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixA " "Found entity 1: MatrixA" {  } { { "MatrixA.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/MatrixA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729560465574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729560465580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file address_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_counter " "Found entity 1: address_counter" {  } { { "address_counter.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/address_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729560465586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465586 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.v(29) " "Verilog HDL information at FSM.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "FSM.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/FSM.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729560465590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729560465592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729560465598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729560465637 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state FSM.v(29) " "Verilog HDL Always Construct warning at FSM.v(29): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/FSM.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729560465638 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Store FSM.v(35) " "Inferred latch for \"next_state.Store\" at FSM.v(35)" {  } { { "FSM.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/FSM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465639 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Accumulate FSM.v(35) " "Inferred latch for \"next_state.Accumulate\" at FSM.v(35)" {  } { { "FSM.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/FSM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465639 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Multiply FSM.v(35) " "Inferred latch for \"next_state.Multiply\" at FSM.v(35)" {  } { { "FSM.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/FSM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465639 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Idle FSM.v(35) " "Inferred latch for \"next_state.Idle\" at FSM.v(35)" {  } { { "FSM.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/FSM.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560465639 "|FSM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.Multiply_142 " "Latch next_state.Multiply_142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.Idle " "Ports D and ENA on the latch are fed by the same signal current_state.Idle" {  } { { "FSM.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/FSM.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729560466070 ""}  } { { "FSM.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/FSM.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729560466070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.Accumulate_132 " "Latch next_state.Accumulate_132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.Multiply " "Ports D and ENA on the latch are fed by the same signal current_state.Multiply" {  } { { "FSM.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/FSM.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729560466070 ""}  } { { "FSM.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/FSM.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729560466070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.Store_122 " "Latch next_state.Store_122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.Accumulate " "Ports D and ENA on the latch are fed by the same signal current_state.Accumulate" {  } { { "FSM.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/FSM.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1729560466070 ""}  } { { "FSM.v" "" { Text "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/FSM.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1729560466070 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729560466151 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729560466329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/output_files/Matrix_Multiplier.map.smsg " "Generated suppressed messages file C:/Users/shem-/OneDrive/Documents/VLSI/Verilog_Matrix_Multiplier/output_files/Matrix_Multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560466367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729560466680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729560466680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729560466716 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729560466716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729560466716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729560466716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729560466731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 19:27:46 2024 " "Processing ended: Mon Oct 21 19:27:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729560466731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729560466731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729560466731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729560466731 ""}
