timestamp=1570642565936

[~A]
E:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v=0*819*1996
LastVerilogToplevel=card_driver
ModifyID=2
Version=74
e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v=0*3422*4679

[$root]
A/$root=22|||1*5220
BinI32/$root=3*3446
SLP=3*3550
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c921677d50de1ef2712468266ca5179d8b257

[SPI_cont]
A/SPI_cont=22|./../src/SPI_cont.v|1|1*5610
BinI32/SPI_cont=3*3618
R=./../src/SPI_cont.v|1
SLP=3*4716
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9cdd2b3d3c0df01a4ff7cb6ef71ad8a9ebc2582dc002f1bcd1f4a52524577790c317a7f7b33e9d4099e7c5f5d04d333e

[card_driver]
A/card_driver=22|./../src/card_driver.v|1|1*7866
BinI32/card_driver=3*5781
R=./../src/card_driver.v|1
SLP=3*6875
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|a91b6b67e0d9e50f3d4694afec1462a1dcd9f7860d1f1a443ae37d28cc6781868540a8aea2074559324fb741921b1c6b

[~MFT]
0=5|0card_driver.mgf|4679|0
1=6|1card_driver.mgf|7866|5220
3=12|3card_driver.mgf|6875|3446

[~U]
$root=12|0*2605|
SPI_cont=12|0*2787||0x10
card_driver=12|0*3066||0x10
