{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749526894525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749526894527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 06:41:34 2025 " "Processing started: Tue Jun 10 06:41:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749526894527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526894527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526894527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749526894985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749526894986 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 control.v(24) " "Verilog HDL Expression warning at control.v(24): truncated literal to match 28 bits" {  } { { "../RTL/control.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/control.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1749526903773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/uart/rtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/uart/rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../RTL/control.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749526903777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526903777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/uart/rtl/tx_repeater.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/uart/rtl/tx_repeater.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_repeater " "Found entity 1: tx_repeater" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749526903788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526903788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/uart/rtl/tx_activate.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/uart/rtl/tx_activate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_activate " "Found entity 1: tx_activate" {  } { { "../RTL/tx_activate.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_activate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749526903800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526903800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/uart/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/uart/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../RTL/uart_tx.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/uart_tx.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749526903815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526903815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/uart/rtl/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/uart/rtl/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_top " "Found entity 1: UART_top" {  } { { "../RTL/UART_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749526903817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526903817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/uart/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/uart/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../RTL/uart_rx.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/uart_rx.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749526903831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526903831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/uart/rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/uart/rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../RTL/UART.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749526903843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526903843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_top " "Elaborating entity \"UART_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749526903910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "../RTL/UART_top.v" "ctrl" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749526903932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 control.v(16) " "Verilog HDL assignment warning at control.v(16): truncated value with size 9 to match size of target (8)" {  } { { "../RTL/control.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/control.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749526903948 "|UART_top|control:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:my_uart " "Elaborating entity \"UART\" for hierarchy \"UART:my_uart\"" {  } { { "../RTL/UART_top.v" "my_uart" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749526903950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx UART:my_uart\|uart_rx:uart_r " "Elaborating entity \"uart_rx\" for hierarchy \"UART:my_uart\|uart_rx:uart_r\"" {  } { { "../RTL/UART.v" "uart_r" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749526903967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_rx.v(41) " "Verilog HDL assignment warning at uart_rx.v(41): truncated value with size 32 to match size of target (11)" {  } { { "../RTL/uart_rx.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/uart_rx.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749526903988 "|UART_top|UART:my_uart|uart_rx:uart_r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_rx.v(90) " "Verilog HDL assignment warning at uart_rx.v(90): truncated value with size 32 to match size of target (11)" {  } { { "../RTL/uart_rx.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/uart_rx.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749526903988 "|UART_top|UART:my_uart|uart_rx:uart_r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_rx.v(101) " "Verilog HDL assignment warning at uart_rx.v(101): truncated value with size 32 to match size of target (11)" {  } { { "../RTL/uart_rx.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/uart_rx.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749526903988 "|UART_top|UART:my_uart|uart_rx:uart_r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(112) " "Verilog HDL assignment warning at uart_rx.v(112): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/uart_rx.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/uart_rx.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749526903988 "|UART_top|UART:my_uart|uart_rx:uart_r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart_rx.v(130) " "Verilog HDL assignment warning at uart_rx.v(130): truncated value with size 32 to match size of target (11)" {  } { { "../RTL/uart_rx.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/uart_rx.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749526903988 "|UART_top|UART:my_uart|uart_rx:uart_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx UART:my_uart\|uart_tx:uart_t " "Elaborating entity \"uart_tx\" for hierarchy \"UART:my_uart\|uart_tx:uart_t\"" {  } { { "../RTL/UART.v" "uart_t" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749526903989 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.v(71) " "Verilog HDL assignment warning at uart_tx.v(71): truncated value with size 32 to match size of target (9)" {  } { { "../RTL/uart_tx.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/uart_tx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749526904002 "|UART_top|UART:my_uart|uart_tx:uart_t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.v(89) " "Verilog HDL assignment warning at uart_tx.v(89): truncated value with size 32 to match size of target (9)" {  } { { "../RTL/uart_tx.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/uart_tx.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749526904002 "|UART_top|UART:my_uart|uart_tx:uart_t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(99) " "Verilog HDL assignment warning at uart_tx.v(99): truncated value with size 32 to match size of target (3)" {  } { { "../RTL/uart_tx.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/uart_tx.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749526904002 "|UART_top|UART:my_uart|uart_tx:uart_t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.v(119) " "Verilog HDL assignment warning at uart_tx.v(119): truncated value with size 32 to match size of target (9)" {  } { { "../RTL/uart_tx.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/uart_tx.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749526904002 "|UART_top|UART:my_uart|uart_tx:uart_t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_repeater tx_repeater:tx_rpt " "Elaborating entity \"tx_repeater\" for hierarchy \"tx_repeater:tx_rpt\"" {  } { { "../RTL/UART_top.v" "tx_rpt" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749526904003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tx_repeater.v(53) " "Verilog HDL assignment warning at tx_repeater.v(53): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iTx_DV tx_repeater.v(47) " "Verilog HDL Always Construct warning at tx_repeater.v(47): inferring latch(es) for variable \"iTx_DV\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_inc_data tx_repeater.v(47) " "Verilog HDL Always Construct warning at tx_repeater.v(47): inferring latch(es) for variable \"rx_inc_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_data tx_repeater.v(47) " "Verilog HDL Always Construct warning at tx_repeater.v(47): inferring latch(es) for variable \"tx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[0\] tx_repeater.v(47) " "Inferred latch for \"tx_data\[0\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[1\] tx_repeater.v(47) " "Inferred latch for \"tx_data\[1\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[2\] tx_repeater.v(47) " "Inferred latch for \"tx_data\[2\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[3\] tx_repeater.v(47) " "Inferred latch for \"tx_data\[3\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[4\] tx_repeater.v(47) " "Inferred latch for \"tx_data\[4\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[5\] tx_repeater.v(47) " "Inferred latch for \"tx_data\[5\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[6\] tx_repeater.v(47) " "Inferred latch for \"tx_data\[6\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[7\] tx_repeater.v(47) " "Inferred latch for \"tx_data\[7\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_inc_data\[0\] tx_repeater.v(47) " "Inferred latch for \"rx_inc_data\[0\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_inc_data\[1\] tx_repeater.v(47) " "Inferred latch for \"rx_inc_data\[1\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_inc_data\[2\] tx_repeater.v(47) " "Inferred latch for \"rx_inc_data\[2\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_inc_data\[3\] tx_repeater.v(47) " "Inferred latch for \"rx_inc_data\[3\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_inc_data\[4\] tx_repeater.v(47) " "Inferred latch for \"rx_inc_data\[4\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904016 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_inc_data\[5\] tx_repeater.v(47) " "Inferred latch for \"rx_inc_data\[5\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904017 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_inc_data\[6\] tx_repeater.v(47) " "Inferred latch for \"rx_inc_data\[6\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904017 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_inc_data\[7\] tx_repeater.v(47) " "Inferred latch for \"rx_inc_data\[7\]\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904017 "|UART_top|tx_repeater:tx_rpt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iTx_DV tx_repeater.v(47) " "Inferred latch for \"iTx_DV\" at tx_repeater.v(47)" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526904017 "|UART_top|tx_repeater:tx_rpt"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "tx_repeater:tx_rpt\|iTx_DV " "LATCH primitive \"tx_repeater:tx_rpt\|iTx_DV\" is permanently enabled" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1749526904399 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "tx_repeater:tx_rpt\|iTx_DV " "LATCH primitive \"tx_repeater:tx_rpt\|iTx_DV\" is permanently enabled" {  } { { "../RTL/tx_repeater.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/tx_repeater.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1749526904402 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../RTL/UART_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749526904610 "|UART_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "../RTL/UART_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749526904610 "|UART_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../RTL/UART_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749526904610 "|UART_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] VCC " "Pin \"LEDR\[3\]\" is stuck at VCC" {  } { { "../RTL/UART_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749526904610 "|UART_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../RTL/UART_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749526904610 "|UART_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] VCC " "Pin \"LEDR\[5\]\" is stuck at VCC" {  } { { "../RTL/UART_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749526904610 "|UART_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../RTL/UART_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749526904610 "|UART_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] VCC " "Pin \"LEDR\[7\]\" is stuck at VCC" {  } { { "../RTL/UART_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/UART/RTL/UART_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749526904610 "|UART_top|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749526904610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749526904674 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749526905038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749526905313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749526905313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749526905392 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749526905392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749526905392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749526905392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749526905411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 06:41:45 2025 " "Processing ended: Tue Jun 10 06:41:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749526905411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749526905411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749526905411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749526905411 ""}
