//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 gsp14@EEWS104A-011 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Tue Apr 26 10:39:12 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\gsp14\AppData\Local\Temp\log7668283a77c.0"
# Loading options from registry.
project load H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter
# Moving session transcript to file "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\catapult.log"
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v10' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v10' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(118): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(118): more than one operator "*" matches these operands: (CRD-350)
# Warning:             built-in operator "arithmetic * arithmetic"
# Warning:             function template "ac_int<W2, S2>::rt<64, false>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, Ulong)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<64, true>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, Slong)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<32, false>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, unsigned long)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<32, true>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, long)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<32, false>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, unsigned int)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<32, true>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, int)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<16, false>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, unsigned short)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<16, true>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, short)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<8, false>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, unsigned char)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<8, true>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, signed char)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<8, true>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, char)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<1, false>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, bool)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             operand types are: ac_int<16, true> * double
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(124): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(124): label "MAC3" has already been defined (CRD-247)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(131): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(131): variable "bit" was set but never used (CRD-550)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v10' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(118): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(118): more than one operator "*" matches these operands: (CRD-350)
# Warning:             built-in operator "arithmetic * arithmetic"
# Warning:             function template "ac_int<W2, S2>::rt<64, false>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, Ulong)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<64, true>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, Slong)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<32, false>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, unsigned long)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<32, true>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, long)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<32, false>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, unsigned int)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<32, true>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, int)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<16, false>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, unsigned short)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<16, true>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, short)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<8, false>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, unsigned char)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<8, true>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, signed char)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<8, true>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, char)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             function template "ac_int<W2, S2>::rt<1, false>::mult ac::ops_with_other_types::operator*(const ac_int<W2, S2> &, bool)" (from translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c")
# Warning:             operand types are: ac_int<16, true> * double
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(131): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(131): variable "bit" was set but never used (CRD-550)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v10' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(130): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(130): variable "bit" was set but never used (CRD-550)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v10': elapsed time 1.87 seconds, memory usage 281304kB, peak memory usage 359372kB (SOL-9)
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(130): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(130): variable "bit" was set but never used (CRD-550)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 1.89 seconds, memory usage 283620kB, peak memory usage 361124kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v11' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(124): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(125): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(59): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(59): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inout port 'counter' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 654, Real ops = 151, Vars = 146) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 654, Real ops = 151, Vars = 143) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 638, Real ops = 143, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 638, Real ops = 143, Vars = 148) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 638, Real ops = 143, Vars = 148) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 638, Real ops = 143, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 586, Real ops = 139, Vars = 125) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 568, Real ops = 137, Vars = 124) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 568, Real ops = 137, Vars = 124) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 568, Real ops = 137, Vars = 127) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 568, Real ops = 137, Vars = 127) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 550, Real ops = 137, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 705, Real ops = 126, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 705, Real ops = 126, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 705, Real ops = 126, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 705, Real ops = 126, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 705, Real ops = 126, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 705, Real ops = 126, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 705, Real ops = 126, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 705, Real ops = 126, Vars = 32) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(93): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(116): Loop '/mean_vga/core/MAC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(115): Loop '/mean_vga/core/ACC2' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(123): Loop '/mean_vga/core/MAC2' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(122): Loop '/mean_vga/core/ACC3' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 561, Real ops = 117, Vars = 39) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 456, Real ops = 101, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 456, Real ops = 101, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 448, Real ops = 101, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 442, Real ops = 101, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 442, Real ops = 101, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 442, Real ops = 101, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 442, Real ops = 101, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 442, Real ops = 101, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 442, Real ops = 101, Vars = 30) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v26': elapsed time 13.73 seconds, memory usage 285608kB, peak memory usage 361124kB (SOL-9)
directive set /mean_vga/core/main/ACC2/MAC1 -UNROLL yes
# /mean_vga/core/main/ACC2/MAC1/UNROLL yes
directive set /mean_vga/core/main/ACC3 -UNROLL yes
# /mean_vga/core/main/ACC3/UNROLL yes
directive set /mean_vga/core/main/ACC3/MAC2 -UNROLL yes
# /mean_vga/core/main/ACC3/MAC2/UNROLL yes
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v26' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(93): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(116): Loop '/mean_vga/core/MAC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(123): Loop '/mean_vga/core/MAC2' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1213, Real ops = 276, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1083, Real ops = 229, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1092, Real ops = 229, Vars = 52) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1079, Real ops = 228, Vars = 51) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1079, Real ops = 228, Vars = 51) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1077, Real ops = 228, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1077, Real ops = 228, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1076, Real ops = 227, Vars = 52) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(115): Loop '/mean_vga/core/ACC2' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(122): Loop '/mean_vga/core/ACC3' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1550, Real ops = 375, Vars = 52) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1390, Real ops = 329, Vars = 56) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1390, Real ops = 329, Vars = 56) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1402, Real ops = 329, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1378, Real ops = 327, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1376, Real ops = 325, Vars = 58) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1376, Real ops = 325, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1376, Real ops = 325, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1376, Real ops = 325, Vars = 64) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): I/O-Port inferred - resource 'counter:rsc' (from var: counter) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 16). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 1378, Real ops = 325, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1378, Real ops = 325, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1375, Real ops = 325, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1375, Real ops = 325, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1348, Real ops = 314, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1348, Real ops = 314, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1348, Real ops = 314, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1348, Real ops = 314, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1821, Real ops = 321, Vars = 340) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1356, Real ops = 319, Vars = 71) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1356, Real ops = 319, Vars = 69) (SOL-10)
# Design 'mean_vga' contains '563' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v26': elapsed time 47.80 seconds, memory usage 286900kB, peak memory usage 361124kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v26' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Prescheduled LOOP 'main' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Prescheduled SEQUENTIAL 'core' (total length 4 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 4267.42, 0.00, 4267.42 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 3, Area (Datapath, Register, Total) = 4266.42, 0.00, 4266.42 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 3, Area (Datapath, Register, Total) = 4073.61, 0.00, 4073.61 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 3, Area (Datapath, Register, Total) = 4030.98, 0.00, 4030.98 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 4030.98, 0.00, 4030.98 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v26': elapsed time 33.31 seconds, memory usage 294760kB, peak memory usage 361124kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v26' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'counter:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'counter:rsc.z' added to design 'mean_vga' for component 'counter:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 2165, Real ops = 564, Vars = 195) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2152, Real ops = 563, Vars = 185) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 2154, Real ops = 569, Vars = 188) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 2076, Real ops = 556, Vars = 173) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 2025, Real ops = 556, Vars = 141) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2043, Real ops = 556, Vars = 156) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2031, Real ops = 556, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 2007, Real ops = 556, Vars = 158) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 2004, Real ops = 556, Vars = 150) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2022, Real ops = 556, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2010, Real ops = 556, Vars = 156) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 2004, Real ops = 556, Vars = 150) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2022, Real ops = 556, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2010, Real ops = 556, Vars = 156) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v26': elapsed time 36.38 seconds, memory usage 320412kB, peak memory usage 361124kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v26' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 2611, Real ops = 608, Vars = 1640) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2599, Real ops = 608, Vars = 1631) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 3768, Real ops = 619, Vars = 156) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 3756, Real ops = 619, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2055, Real ops = 616, Vars = 155) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2043, Real ops = 616, Vars = 146) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2053, Real ops = 615, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2041, Real ops = 615, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2041, Real ops = 615, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2053, Real ops = 615, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2053, Real ops = 615, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2041, Real ops = 615, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2053, Real ops = 615, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2041, Real ops = 615, Vars = 144) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v26': elapsed time 19.70 seconds, memory usage 321412kB, peak memory usage 361124kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v26' (SOL-8)
# Warning: Reassigned operation MAC2:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,1,14,1,16) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(14,1,14,1,15) (ASG-1)
# Warning: Reassigned operation MAC2:acc:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,12,1,13) (ASG-1)
# Warning: Reassigned operation MAC2:acc#17:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,1,2) (ASG-1)
# Warning: Reassigned operation MAC1:acc#177:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) (ASG-1)
# Warning: Reassigned operation MAC1:acc#162:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2) (ASG-1)
# Warning: Reassigned operation MAC1:acc#164:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2) (ASG-1)
# Warning: Reassigned operation MAC1:acc#166:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2) (ASG-1)
# Warning: Reassigned operation MAC1:acc#168:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2) (ASG-1)
# Warning: Reassigned operation MAC1:acc#191:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,7) (ASG-1)
# Warning: Reassigned operation MAC1:acc#192:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,0,7) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#16:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#16:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-2:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-2:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-2:acc#16:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation MAC1:acc#160:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
# Warning: Reassigned operation MAC1:acc#159:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
# Warning: Reassigned operation MAC1:acc#158:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
# Warning: Reassigned operation MAC1:acc#152:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
# Warning: Reassigned operation MAC1:acc#154:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
# Warning: Reassigned operation MAC1:acc#155:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
# Warning: Reassigned operation MAC1:acc#153:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
# Warning: Reassigned operation MAC1:acc#156:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
# Warning: Reassigned operation MAC1:acc#157:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,5) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 2081, Real ops = 628, Vars = 2076) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2069, Real ops = 628, Vars = 2067) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2063, Real ops = 623, Vars = 156) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2051, Real ops = 623, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2063, Real ops = 623, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2051, Real ops = 623, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2051, Real ops = 623, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2063, Real ops = 623, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2063, Real ops = 623, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2051, Real ops = 623, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2063, Real ops = 623, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2051, Real ops = 623, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2078, Real ops = 629, Vars = 2073) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2066, Real ops = 629, Vars = 2064) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2078, Real ops = 629, Vars = 2073) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2066, Real ops = 629, Vars = 2064) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 2078, Real ops = 629, Vars = 2073) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2066, Real ops = 629, Vars = 2064) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2055, Real ops = 624, Vars = 156) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2043, Real ops = 624, Vars = 147) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2055, Real ops = 624, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2043, Real ops = 624, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2055, Real ops = 624, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2043, Real ops = 624, Vars = 144) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v26/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v26': elapsed time 41.08 seconds, memory usage 326096kB, peak memory usage 361124kB (SOL-9)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(123): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(123): variable "bit" was set but never used (CRD-550)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(67): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 1.92 seconds, memory usage 331512kB, peak memory usage 408464kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v11' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(117): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(118): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(59): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(59): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inout port 'counter' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 579, Real ops = 124, Vars = 138) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 579, Real ops = 124, Vars = 135) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 563, Real ops = 116, Vars = 137) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 563, Real ops = 116, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 563, Real ops = 116, Vars = 140) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 563, Real ops = 116, Vars = 137) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 511, Real ops = 112, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 493, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 493, Real ops = 110, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 475, Real ops = 110, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 629, Real ops = 100, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 629, Real ops = 100, Vars = 27) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(93): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(116): Loop '/mean_vga/core/MAC2' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(115): Loop '/mean_vga/core/ACC3' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 470, Real ops = 91, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 374, Real ops = 75, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 374, Real ops = 75, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 369, Real ops = 75, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 365, Real ops = 75, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 365, Real ops = 75, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 365, Real ops = 75, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 365, Real ops = 75, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 365, Real ops = 75, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 365, Real ops = 75, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v27': elapsed time 13.56 seconds, memory usage 330896kB, peak memory usage 408464kB (SOL-9)
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v27' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(93): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(116): Loop '/mean_vga/core/MAC2' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 996, Real ops = 204, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 883, Real ops = 167, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 892, Real ops = 167, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 880, Real ops = 166, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 880, Real ops = 166, Vars = 41) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(115): Loop '/mean_vga/core/ACC3' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 964, Real ops = 192, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 859, Real ops = 161, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 859, Real ops = 161, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 787, Real ops = 145, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 763, Real ops = 145, Vars = 35) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 763, Real ops = 145, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 763, Real ops = 145, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 763, Real ops = 145, Vars = 41) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): I/O-Port inferred - resource 'counter:rsc' (from var: counter) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 16). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 765, Real ops = 145, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 765, Real ops = 145, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 766, Real ops = 145, Vars = 51) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 762, Real ops = 145, Vars = 49) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 763, Real ops = 193, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 761, Real ops = 193, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 761, Real ops = 193, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 768, Real ops = 193, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 763, Real ops = 193, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 763, Real ops = 193, Vars = 48) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 763, Real ops = 193, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 763, Real ops = 193, Vars = 48) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1098, Real ops = 205, Vars = 240) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 766, Real ops = 204, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 766, Real ops = 204, Vars = 43) (SOL-10)
# Design 'mean_vga' contains '374' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v27': elapsed time 40.45 seconds, memory usage 334052kB, peak memory usage 408464kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v27' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4727.42, 0.00, 4727.42 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4726.68, 0.00, 4726.68 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4657.39, 0.00, 4657.39 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4657.39, 0.00, 4657.39 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v27': elapsed time 20.84 seconds, memory usage 336068kB, peak memory usage 408464kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v27' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'counter:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'counter:rsc.z' added to design 'mean_vga' for component 'counter:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1212, Real ops = 375, Vars = 96) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1199, Real ops = 374, Vars = 86) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1193, Real ops = 374, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1023, Real ops = 286, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1011, Real ops = 285, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1029, Real ops = 285, Vars = 75) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1017, Real ops = 285, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1010, Real ops = 285, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1009, Real ops = 285, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1027, Real ops = 285, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1015, Real ops = 285, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1009, Real ops = 285, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1027, Real ops = 285, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1015, Real ops = 285, Vars = 67) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v27': elapsed time 17.35 seconds, memory usage 339352kB, peak memory usage 408464kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v27' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1321, Real ops = 290, Vars = 863) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1309, Real ops = 290, Vars = 854) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1865, Real ops = 304, Vars = 73) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1853, Real ops = 304, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1016, Real ops = 300, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 300, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1014, Real ops = 299, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1002, Real ops = 299, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1002, Real ops = 299, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1014, Real ops = 299, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1014, Real ops = 299, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1002, Real ops = 299, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1014, Real ops = 299, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1002, Real ops = 299, Vars = 61) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v27': elapsed time 10.59 seconds, memory usage 339352kB, peak memory usage 408464kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v27' (SOL-8)
# Warning: Reassigned operation MAC2:acc#86:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) (ASG-1)
# Warning: Reassigned operation MAC2:acc#83:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) (ASG-1)
# Warning: Reassigned operation MAC2:acc#88:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
# Warning: Reassigned operation ACC1:acc#182:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1140, Real ops = 336, Vars = 1135) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1128, Real ops = 336, Vars = 1126) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1106, Real ops = 329, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1094, Real ops = 329, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1106, Real ops = 329, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1094, Real ops = 329, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1094, Real ops = 329, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1106, Real ops = 329, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1106, Real ops = 329, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1094, Real ops = 329, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1106, Real ops = 329, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1094, Real ops = 329, Vars = 61) (SOL-10)
# Warning: Reassigned operation ACC1:acc#182:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 336, Vars = 1123) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1116, Real ops = 336, Vars = 1114) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 336, Vars = 1123) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1116, Real ops = 336, Vars = 1114) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 336, Vars = 1123) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1116, Real ops = 336, Vars = 1114) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 331, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 331, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 331, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 331, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 331, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 331, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 331, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 331, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 331, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 331, Vars = 61) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v27/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v27': elapsed time 42.20 seconds, memory usage 339924kB, peak memory usage 408464kB (SOL-9)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v11' at state 'new' (PRJ-2)
