{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 17:54:45 2006 " "Info: Processing started: Thu Sep 14 17:54:45 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ENC_CLK " "Info: Assuming node \"ENC_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ENC_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "FX2_CLK " "Info: Assuming node \"FX2_CLK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FX2_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCK " "Info: Assuming node \"SCK\" is an undefined clock" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\] register FD\[0\]~reg0 141.42 MHz 7.071 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 141.42 MHz between source register \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\]\" and destination register \"FD\[0\]~reg0\" (period= 7.071 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.849 ns + Longest register register " "Info: + Longest register to register delay is 6.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\] 1 REG LCFF_X24_Y6_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N27; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.491 ns) 1.351 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~67 2 COMB LCCOMB_X26_Y6_N26 1 " "Info: 2: + IC(0.860 ns) + CELL(0.491 ns) = 1.351 ns; Loc. = LCCOMB_X26_Y6_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~67'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.351 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~67 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.521 ns) 2.175 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~68 3 COMB LCCOMB_X26_Y6_N30 1 " "Info: 3: + IC(0.303 ns) + CELL(0.521 ns) = 2.175 ns; Loc. = LCCOMB_X26_Y6_N30; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~68'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.824 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~67 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~68 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.491 ns) 2.971 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0 4 COMB LCCOMB_X26_Y6_N0 6 " "Info: 4: + IC(0.305 ns) + CELL(0.491 ns) = 2.971 ns; Loc. = LCCOMB_X26_Y6_N0; Fanout = 6; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdempty_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.796 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~68 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.178 ns) 4.433 ns FD\[10\]~570 5 COMB LCCOMB_X25_Y13_N0 2 " "Info: 5: + IC(1.284 ns) + CELL(0.178 ns) = 4.433 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 2; COMB Node = 'FD\[10\]~570'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.462 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[10]~570 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 4.904 ns FD\[10\]~571 6 COMB LCCOMB_X25_Y13_N4 16 " "Info: 6: + IC(0.293 ns) + CELL(0.178 ns) = 4.904 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 16; COMB Node = 'FD\[10\]~571'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.471 ns" { FD[10]~570 FD[10]~571 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.758 ns) 6.849 ns FD\[0\]~reg0 7 REG LCFF_X22_Y9_N17 1 " "Info: 7: + IC(1.187 ns) + CELL(0.758 ns) = 6.849 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 1; REG Node = 'FD\[0\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.945 ns" { FD[10]~571 FD[0]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.617 ns ( 38.21 % ) " "Info: Total cell delay = 2.617 ns ( 38.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.232 ns ( 61.79 % ) " "Info: Total interconnect delay = 4.232 ns ( 61.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.849 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~67 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~68 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[10]~570 FD[10]~571 FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.849 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~67 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~68 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[10]~570 FD[10]~571 FD[0]~reg0 } { 0.000ns 0.860ns 0.303ns 0.305ns 1.284ns 0.293ns 1.187ns } { 0.000ns 0.491ns 0.521ns 0.491ns 0.178ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.017 ns - Smallest " "Info: - Smallest clock skew is 0.017 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.563 ns + Shortest register " "Info: + Shortest clock path from clock \"IFCLK\" to destination register is 2.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.602 ns) 2.563 ns FD\[0\]~reg0 3 REG LCFF_X22_Y9_N17 1 " "Info: 3: + IC(0.775 ns) + CELL(0.602 ns) = 2.563 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 1; REG Node = 'FD\[0\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.377 ns" { IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.69 % ) " "Info: Total cell delay = 1.658 ns ( 64.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.905 ns ( 35.31 % ) " "Info: Total interconnect delay = 0.905 ns ( 35.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.563 ns" { IFCLK IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.563 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[0]~reg0 } { 0.000ns 0.000ns 0.130ns 0.775ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.546 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.602 ns) 2.546 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\] 3 REG LCFF_X24_Y6_N27 2 " "Info: 3: + IC(0.758 ns) + CELL(0.602 ns) = 2.546 ns; Loc. = LCFF_X24_Y6_N27; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|rdptr_g\[9\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.360 ns" { IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 65.12 % ) " "Info: Total cell delay = 1.658 ns ( 65.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 34.88 % ) " "Info: Total interconnect delay = 0.888 ns ( 34.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.546 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.546 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } { 0.000ns 0.000ns 0.130ns 0.758ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.563 ns" { IFCLK IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.563 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[0]~reg0 } { 0.000ns 0.000ns 0.130ns 0.775ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.546 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.546 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } { 0.000ns 0.000ns 0.130ns 0.758ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 80 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 301 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.849 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~67 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~68 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[10]~570 FD[10]~571 FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.849 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~67 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~68 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0 FD[10]~570 FD[10]~571 FD[0]~reg0 } { 0.000ns 0.860ns 0.303ns 0.305ns 1.284ns 0.293ns 1.187ns } { 0.000ns 0.491ns 0.521ns 0.491ns 0.178ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.563 ns" { IFCLK IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.563 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[0]~reg0 } { 0.000ns 0.000ns 0.130ns 0.775ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.546 ns" { IFCLK IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.546 ns" { IFCLK IFCLK~combout IFCLK~clkctrl tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9] } { 0.000ns 0.000ns 0.130ns 0.758ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ENC_CLK register CIC_R100_M1_N5:Q_CIC\|input_register\[4\] register CIC_R100_M1_N5:Q_CIC\|section_out1\[47\] 154.58 MHz 6.469 ns Internal " "Info: Clock \"ENC_CLK\" has Internal fmax of 154.58 MHz between source register \"CIC_R100_M1_N5:Q_CIC\|input_register\[4\]\" and destination register \"CIC_R100_M1_N5:Q_CIC\|section_out1\[47\]\" (period= 6.469 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.448 ns + Longest register register " "Info: + Longest register to register delay is 6.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CIC_R100_M1_N5:Q_CIC\|input_register\[4\] 1 REG LCFF_X18_Y8_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y8_N5; Fanout = 2; REG Node = 'CIC_R100_M1_N5:Q_CIC\|input_register\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CIC_R100_M1_N5:Q_CIC|input_register[4] } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.517 ns) 2.090 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[4\]~302 2 COMB LCCOMB_X21_Y8_N8 2 " "Info: 2: + IC(1.573 ns) + CELL(0.517 ns) = 2.090 ns; Loc. = LCCOMB_X21_Y8_N8; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[4\]~302'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.090 ns" { CIC_R100_M1_N5:Q_CIC|input_register[4] CIC_R100_M1_N5:Q_CIC|section_out1[4]~302 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.170 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[5\]~303 3 COMB LCCOMB_X21_Y8_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.170 ns; Loc. = LCCOMB_X21_Y8_N10; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[5\]~303'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[4]~302 CIC_R100_M1_N5:Q_CIC|section_out1[5]~303 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.250 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[6\]~304 4 COMB LCCOMB_X21_Y8_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.250 ns; Loc. = LCCOMB_X21_Y8_N12; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[6\]~304'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[5]~303 CIC_R100_M1_N5:Q_CIC|section_out1[6]~304 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.424 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[7\]~305 5 COMB LCCOMB_X21_Y8_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 2.424 ns; Loc. = LCCOMB_X21_Y8_N14; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[7\]~305'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[6]~304 CIC_R100_M1_N5:Q_CIC|section_out1[7]~305 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.504 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[8\]~306 6 COMB LCCOMB_X21_Y8_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.504 ns; Loc. = LCCOMB_X21_Y8_N16; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[8\]~306'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[7]~305 CIC_R100_M1_N5:Q_CIC|section_out1[8]~306 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.584 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[9\]~307 7 COMB LCCOMB_X21_Y8_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.584 ns; Loc. = LCCOMB_X21_Y8_N18; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[9\]~307'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[8]~306 CIC_R100_M1_N5:Q_CIC|section_out1[9]~307 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.664 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[10\]~308 8 COMB LCCOMB_X21_Y8_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.664 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[10\]~308'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[9]~307 CIC_R100_M1_N5:Q_CIC|section_out1[10]~308 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.744 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[11\]~309 9 COMB LCCOMB_X21_Y8_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.744 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[11\]~309'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[10]~308 CIC_R100_M1_N5:Q_CIC|section_out1[11]~309 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.824 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[12\]~310 10 COMB LCCOMB_X21_Y8_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.824 ns; Loc. = LCCOMB_X21_Y8_N24; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[12\]~310'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[11]~309 CIC_R100_M1_N5:Q_CIC|section_out1[12]~310 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.904 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[13\]~311 11 COMB LCCOMB_X21_Y8_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.904 ns; Loc. = LCCOMB_X21_Y8_N26; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[13\]~311'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[12]~310 CIC_R100_M1_N5:Q_CIC|section_out1[13]~311 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.984 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[14\]~312 12 COMB LCCOMB_X21_Y8_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.984 ns; Loc. = LCCOMB_X21_Y8_N28; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[14\]~312'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[13]~311 CIC_R100_M1_N5:Q_CIC|section_out1[14]~312 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.145 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[15\]~313 13 COMB LCCOMB_X21_Y8_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 3.145 ns; Loc. = LCCOMB_X21_Y8_N30; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[15\]~313'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[14]~312 CIC_R100_M1_N5:Q_CIC|section_out1[15]~313 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.225 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[16\]~314 14 COMB LCCOMB_X21_Y7_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.225 ns; Loc. = LCCOMB_X21_Y7_N0; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[16\]~314'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[15]~313 CIC_R100_M1_N5:Q_CIC|section_out1[16]~314 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.305 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[17\]~315 15 COMB LCCOMB_X21_Y7_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.305 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[17\]~315'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[16]~314 CIC_R100_M1_N5:Q_CIC|section_out1[17]~315 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.385 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[18\]~316 16 COMB LCCOMB_X21_Y7_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.385 ns; Loc. = LCCOMB_X21_Y7_N4; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[18\]~316'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[17]~315 CIC_R100_M1_N5:Q_CIC|section_out1[18]~316 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.465 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[19\]~317 17 COMB LCCOMB_X21_Y7_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.465 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[19\]~317'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[18]~316 CIC_R100_M1_N5:Q_CIC|section_out1[19]~317 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.545 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[20\]~318 18 COMB LCCOMB_X21_Y7_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.545 ns; Loc. = LCCOMB_X21_Y7_N8; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[20\]~318'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[19]~317 CIC_R100_M1_N5:Q_CIC|section_out1[20]~318 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.625 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[21\]~319 19 COMB LCCOMB_X21_Y7_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.625 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[21\]~319'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[20]~318 CIC_R100_M1_N5:Q_CIC|section_out1[21]~319 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.705 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[22\]~320 20 COMB LCCOMB_X21_Y7_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.705 ns; Loc. = LCCOMB_X21_Y7_N12; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[22\]~320'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[21]~319 CIC_R100_M1_N5:Q_CIC|section_out1[22]~320 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.879 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[23\]~321 21 COMB LCCOMB_X21_Y7_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 3.879 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[23\]~321'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[22]~320 CIC_R100_M1_N5:Q_CIC|section_out1[23]~321 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.959 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[24\]~322 22 COMB LCCOMB_X21_Y7_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.959 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[24\]~322'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[23]~321 CIC_R100_M1_N5:Q_CIC|section_out1[24]~322 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.039 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[25\]~323 23 COMB LCCOMB_X21_Y7_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 4.039 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[25\]~323'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[24]~322 CIC_R100_M1_N5:Q_CIC|section_out1[25]~323 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.119 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[26\]~324 24 COMB LCCOMB_X21_Y7_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.119 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[26\]~324'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[25]~323 CIC_R100_M1_N5:Q_CIC|section_out1[26]~324 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.199 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[27\]~325 25 COMB LCCOMB_X21_Y7_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 4.199 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[27\]~325'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[26]~324 CIC_R100_M1_N5:Q_CIC|section_out1[27]~325 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.279 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[28\]~326 26 COMB LCCOMB_X21_Y7_N24 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 4.279 ns; Loc. = LCCOMB_X21_Y7_N24; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[28\]~326'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[27]~325 CIC_R100_M1_N5:Q_CIC|section_out1[28]~326 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.359 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[29\]~327 27 COMB LCCOMB_X21_Y7_N26 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 4.359 ns; Loc. = LCCOMB_X21_Y7_N26; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[29\]~327'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[28]~326 CIC_R100_M1_N5:Q_CIC|section_out1[29]~327 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.439 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[30\]~328 28 COMB LCCOMB_X21_Y7_N28 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 4.439 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[30\]~328'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[29]~327 CIC_R100_M1_N5:Q_CIC|section_out1[30]~328 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.600 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[31\]~329 29 COMB LCCOMB_X21_Y7_N30 2 " "Info: 29: + IC(0.000 ns) + CELL(0.161 ns) = 4.600 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[31\]~329'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.161 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[30]~328 CIC_R100_M1_N5:Q_CIC|section_out1[31]~329 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.680 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[32\]~330 30 COMB LCCOMB_X21_Y6_N0 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 4.680 ns; Loc. = LCCOMB_X21_Y6_N0; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[32\]~330'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[31]~329 CIC_R100_M1_N5:Q_CIC|section_out1[32]~330 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.760 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[33\]~331 31 COMB LCCOMB_X21_Y6_N2 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 4.760 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[33\]~331'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[32]~330 CIC_R100_M1_N5:Q_CIC|section_out1[33]~331 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.840 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[34\]~332 32 COMB LCCOMB_X21_Y6_N4 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 4.840 ns; Loc. = LCCOMB_X21_Y6_N4; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[34\]~332'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[33]~331 CIC_R100_M1_N5:Q_CIC|section_out1[34]~332 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.920 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[35\]~333 33 COMB LCCOMB_X21_Y6_N6 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 4.920 ns; Loc. = LCCOMB_X21_Y6_N6; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[35\]~333'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[34]~332 CIC_R100_M1_N5:Q_CIC|section_out1[35]~333 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.000 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[36\]~334 34 COMB LCCOMB_X21_Y6_N8 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 5.000 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[36\]~334'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[35]~333 CIC_R100_M1_N5:Q_CIC|section_out1[36]~334 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.080 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[37\]~335 35 COMB LCCOMB_X21_Y6_N10 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 5.080 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[37\]~335'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[36]~334 CIC_R100_M1_N5:Q_CIC|section_out1[37]~335 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.160 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[38\]~336 36 COMB LCCOMB_X21_Y6_N12 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 5.160 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[38\]~336'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[37]~335 CIC_R100_M1_N5:Q_CIC|section_out1[38]~336 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.334 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[39\]~337 37 COMB LCCOMB_X21_Y6_N14 2 " "Info: 37: + IC(0.000 ns) + CELL(0.174 ns) = 5.334 ns; Loc. = LCCOMB_X21_Y6_N14; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[39\]~337'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.174 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[38]~336 CIC_R100_M1_N5:Q_CIC|section_out1[39]~337 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.414 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[40\]~338 38 COMB LCCOMB_X21_Y6_N16 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 5.414 ns; Loc. = LCCOMB_X21_Y6_N16; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[40\]~338'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[39]~337 CIC_R100_M1_N5:Q_CIC|section_out1[40]~338 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.494 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[41\]~339 39 COMB LCCOMB_X21_Y6_N18 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 5.494 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[41\]~339'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[40]~338 CIC_R100_M1_N5:Q_CIC|section_out1[41]~339 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.574 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[42\]~340 40 COMB LCCOMB_X21_Y6_N20 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 5.574 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[42\]~340'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[41]~339 CIC_R100_M1_N5:Q_CIC|section_out1[42]~340 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.654 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[43\]~341 41 COMB LCCOMB_X21_Y6_N22 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 5.654 ns; Loc. = LCCOMB_X21_Y6_N22; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[43\]~341'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[42]~340 CIC_R100_M1_N5:Q_CIC|section_out1[43]~341 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.734 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[44\]~342 42 COMB LCCOMB_X21_Y6_N24 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 5.734 ns; Loc. = LCCOMB_X21_Y6_N24; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[44\]~342'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[43]~341 CIC_R100_M1_N5:Q_CIC|section_out1[44]~342 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.814 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[45\]~343 43 COMB LCCOMB_X21_Y6_N26 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 5.814 ns; Loc. = LCCOMB_X21_Y6_N26; Fanout = 2; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[45\]~343'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[44]~342 CIC_R100_M1_N5:Q_CIC|section_out1[45]~343 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.894 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[46\]~344 44 COMB LCCOMB_X21_Y6_N28 1 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 5.894 ns; Loc. = LCCOMB_X21_Y6_N28; Fanout = 1; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[46\]~344'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.080 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[45]~343 CIC_R100_M1_N5:Q_CIC|section_out1[46]~344 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.352 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[47\]~265 45 COMB LCCOMB_X21_Y6_N30 1 " "Info: 45: + IC(0.000 ns) + CELL(0.458 ns) = 6.352 ns; Loc. = LCCOMB_X21_Y6_N30; Fanout = 1; COMB Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[47\]~265'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.458 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[46]~344 CIC_R100_M1_N5:Q_CIC|section_out1[47]~265 } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.448 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[47\] 46 REG LCFF_X21_Y6_N31 2 " "Info: 46: + IC(0.000 ns) + CELL(0.096 ns) = 6.448 ns; Loc. = LCFF_X21_Y6_N31; Fanout = 2; REG Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[47\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.096 ns" { CIC_R100_M1_N5:Q_CIC|section_out1[47]~265 CIC_R100_M1_N5:Q_CIC|section_out1[47] } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.875 ns ( 75.60 % ) " "Info: Total cell delay = 4.875 ns ( 75.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.573 ns ( 24.40 % ) " "Info: Total interconnect delay = 1.573 ns ( 24.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.448 ns" { CIC_R100_M1_N5:Q_CIC|input_register[4] CIC_R100_M1_N5:Q_CIC|section_out1[4]~302 CIC_R100_M1_N5:Q_CIC|section_out1[5]~303 CIC_R100_M1_N5:Q_CIC|section_out1[6]~304 CIC_R100_M1_N5:Q_CIC|section_out1[7]~305 CIC_R100_M1_N5:Q_CIC|section_out1[8]~306 CIC_R100_M1_N5:Q_CIC|section_out1[9]~307 CIC_R100_M1_N5:Q_CIC|section_out1[10]~308 CIC_R100_M1_N5:Q_CIC|section_out1[11]~309 CIC_R100_M1_N5:Q_CIC|section_out1[12]~310 CIC_R100_M1_N5:Q_CIC|section_out1[13]~311 CIC_R100_M1_N5:Q_CIC|section_out1[14]~312 CIC_R100_M1_N5:Q_CIC|section_out1[15]~313 CIC_R100_M1_N5:Q_CIC|section_out1[16]~314 CIC_R100_M1_N5:Q_CIC|section_out1[17]~315 CIC_R100_M1_N5:Q_CIC|section_out1[18]~316 CIC_R100_M1_N5:Q_CIC|section_out1[19]~317 CIC_R100_M1_N5:Q_CIC|section_out1[20]~318 CIC_R100_M1_N5:Q_CIC|section_out1[21]~319 CIC_R100_M1_N5:Q_CIC|section_out1[22]~320 CIC_R100_M1_N5:Q_CIC|section_out1[23]~321 CIC_R100_M1_N5:Q_CIC|section_out1[24]~322 CIC_R100_M1_N5:Q_CIC|section_out1[25]~323 CIC_R100_M1_N5:Q_CIC|section_out1[26]~324 CIC_R100_M1_N5:Q_CIC|section_out1[27]~325 CIC_R100_M1_N5:Q_CIC|section_out1[28]~326 CIC_R100_M1_N5:Q_CIC|section_out1[29]~327 CIC_R100_M1_N5:Q_CIC|section_out1[30]~328 CIC_R100_M1_N5:Q_CIC|section_out1[31]~329 CIC_R100_M1_N5:Q_CIC|section_out1[32]~330 CIC_R100_M1_N5:Q_CIC|section_out1[33]~331 CIC_R100_M1_N5:Q_CIC|section_out1[34]~332 CIC_R100_M1_N5:Q_CIC|section_out1[35]~333 CIC_R100_M1_N5:Q_CIC|section_out1[36]~334 CIC_R100_M1_N5:Q_CIC|section_out1[37]~335 CIC_R100_M1_N5:Q_CIC|section_out1[38]~336 CIC_R100_M1_N5:Q_CIC|section_out1[39]~337 CIC_R100_M1_N5:Q_CIC|section_out1[40]~338 CIC_R100_M1_N5:Q_CIC|section_out1[41]~339 CIC_R100_M1_N5:Q_CIC|section_out1[42]~340 CIC_R100_M1_N5:Q_CIC|section_out1[43]~341 CIC_R100_M1_N5:Q_CIC|section_out1[44]~342 CIC_R100_M1_N5:Q_CIC|section_out1[45]~343 CIC_R100_M1_N5:Q_CIC|section_out1[46]~344 CIC_R100_M1_N5:Q_CIC|section_out1[47]~265 CIC_R100_M1_N5:Q_CIC|section_out1[47] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.448 ns" { CIC_R100_M1_N5:Q_CIC|input_register[4] CIC_R100_M1_N5:Q_CIC|section_out1[4]~302 CIC_R100_M1_N5:Q_CIC|section_out1[5]~303 CIC_R100_M1_N5:Q_CIC|section_out1[6]~304 CIC_R100_M1_N5:Q_CIC|section_out1[7]~305 CIC_R100_M1_N5:Q_CIC|section_out1[8]~306 CIC_R100_M1_N5:Q_CIC|section_out1[9]~307 CIC_R100_M1_N5:Q_CIC|section_out1[10]~308 CIC_R100_M1_N5:Q_CIC|section_out1[11]~309 CIC_R100_M1_N5:Q_CIC|section_out1[12]~310 CIC_R100_M1_N5:Q_CIC|section_out1[13]~311 CIC_R100_M1_N5:Q_CIC|section_out1[14]~312 CIC_R100_M1_N5:Q_CIC|section_out1[15]~313 CIC_R100_M1_N5:Q_CIC|section_out1[16]~314 CIC_R100_M1_N5:Q_CIC|section_out1[17]~315 CIC_R100_M1_N5:Q_CIC|section_out1[18]~316 CIC_R100_M1_N5:Q_CIC|section_out1[19]~317 CIC_R100_M1_N5:Q_CIC|section_out1[20]~318 CIC_R100_M1_N5:Q_CIC|section_out1[21]~319 CIC_R100_M1_N5:Q_CIC|section_out1[22]~320 CIC_R100_M1_N5:Q_CIC|section_out1[23]~321 CIC_R100_M1_N5:Q_CIC|section_out1[24]~322 CIC_R100_M1_N5:Q_CIC|section_out1[25]~323 CIC_R100_M1_N5:Q_CIC|section_out1[26]~324 CIC_R100_M1_N5:Q_CIC|section_out1[27]~325 CIC_R100_M1_N5:Q_CIC|section_out1[28]~326 CIC_R100_M1_N5:Q_CIC|section_out1[29]~327 CIC_R100_M1_N5:Q_CIC|section_out1[30]~328 CIC_R100_M1_N5:Q_CIC|section_out1[31]~329 CIC_R100_M1_N5:Q_CIC|section_out1[32]~330 CIC_R100_M1_N5:Q_CIC|section_out1[33]~331 CIC_R100_M1_N5:Q_CIC|section_out1[34]~332 CIC_R100_M1_N5:Q_CIC|section_out1[35]~333 CIC_R100_M1_N5:Q_CIC|section_out1[36]~334 CIC_R100_M1_N5:Q_CIC|section_out1[37]~335 CIC_R100_M1_N5:Q_CIC|section_out1[38]~336 CIC_R100_M1_N5:Q_CIC|section_out1[39]~337 CIC_R100_M1_N5:Q_CIC|section_out1[40]~338 CIC_R100_M1_N5:Q_CIC|section_out1[41]~339 CIC_R100_M1_N5:Q_CIC|section_out1[42]~340 CIC_R100_M1_N5:Q_CIC|section_out1[43]~341 CIC_R100_M1_N5:Q_CIC|section_out1[44]~342 CIC_R100_M1_N5:Q_CIC|section_out1[45]~343 CIC_R100_M1_N5:Q_CIC|section_out1[46]~344 CIC_R100_M1_N5:Q_CIC|section_out1[47]~265 CIC_R100_M1_N5:Q_CIC|section_out1[47] } { 0.000ns 1.573ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.218 ns - Smallest " "Info: - Smallest clock skew is 0.218 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.560 ns + Shortest register " "Info: + Shortest clock path from clock \"ENC_CLK\" to destination register is 3.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1651 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1651; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.024 ns) + CELL(0.602 ns) 3.560 ns CIC_R100_M1_N5:Q_CIC\|section_out1\[47\] 2 REG LCFF_X21_Y6_N31 2 " "Info: 2: + IC(2.024 ns) + CELL(0.602 ns) = 3.560 ns; Loc. = LCFF_X21_Y6_N31; Fanout = 2; REG Node = 'CIC_R100_M1_N5:Q_CIC\|section_out1\[47\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.626 ns" { ENC_CLK CIC_R100_M1_N5:Q_CIC|section_out1[47] } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 43.15 % ) " "Info: Total cell delay = 1.536 ns ( 43.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.024 ns ( 56.85 % ) " "Info: Total interconnect delay = 2.024 ns ( 56.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.560 ns" { ENC_CLK CIC_R100_M1_N5:Q_CIC|section_out1[47] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.560 ns" { ENC_CLK ENC_CLK~combout CIC_R100_M1_N5:Q_CIC|section_out1[47] } { 0.000ns 0.000ns 2.024ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.342 ns - Longest register " "Info: - Longest clock path from clock \"ENC_CLK\" to source register is 3.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1651 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1651; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.602 ns) 3.342 ns CIC_R100_M1_N5:Q_CIC\|input_register\[4\] 2 REG LCFF_X18_Y8_N5 2 " "Info: 2: + IC(1.806 ns) + CELL(0.602 ns) = 3.342 ns; Loc. = LCFF_X18_Y8_N5; Fanout = 2; REG Node = 'CIC_R100_M1_N5:Q_CIC\|input_register\[4\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.408 ns" { ENC_CLK CIC_R100_M1_N5:Q_CIC|input_register[4] } "NODE_NAME" } } { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 236 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 45.96 % ) " "Info: Total cell delay = 1.536 ns ( 45.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.806 ns ( 54.04 % ) " "Info: Total interconnect delay = 1.806 ns ( 54.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.342 ns" { ENC_CLK CIC_R100_M1_N5:Q_CIC|input_register[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.342 ns" { ENC_CLK ENC_CLK~combout CIC_R100_M1_N5:Q_CIC|input_register[4] } { 0.000ns 0.000ns 1.806ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.560 ns" { ENC_CLK CIC_R100_M1_N5:Q_CIC|section_out1[47] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.560 ns" { ENC_CLK ENC_CLK~combout CIC_R100_M1_N5:Q_CIC|section_out1[47] } { 0.000ns 0.000ns 2.024ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.342 ns" { ENC_CLK CIC_R100_M1_N5:Q_CIC|input_register[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.342 ns" { ENC_CLK ENC_CLK~combout CIC_R100_M1_N5:Q_CIC|input_register[4] } { 0.000ns 0.000ns 1.806ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 236 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 259 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.448 ns" { CIC_R100_M1_N5:Q_CIC|input_register[4] CIC_R100_M1_N5:Q_CIC|section_out1[4]~302 CIC_R100_M1_N5:Q_CIC|section_out1[5]~303 CIC_R100_M1_N5:Q_CIC|section_out1[6]~304 CIC_R100_M1_N5:Q_CIC|section_out1[7]~305 CIC_R100_M1_N5:Q_CIC|section_out1[8]~306 CIC_R100_M1_N5:Q_CIC|section_out1[9]~307 CIC_R100_M1_N5:Q_CIC|section_out1[10]~308 CIC_R100_M1_N5:Q_CIC|section_out1[11]~309 CIC_R100_M1_N5:Q_CIC|section_out1[12]~310 CIC_R100_M1_N5:Q_CIC|section_out1[13]~311 CIC_R100_M1_N5:Q_CIC|section_out1[14]~312 CIC_R100_M1_N5:Q_CIC|section_out1[15]~313 CIC_R100_M1_N5:Q_CIC|section_out1[16]~314 CIC_R100_M1_N5:Q_CIC|section_out1[17]~315 CIC_R100_M1_N5:Q_CIC|section_out1[18]~316 CIC_R100_M1_N5:Q_CIC|section_out1[19]~317 CIC_R100_M1_N5:Q_CIC|section_out1[20]~318 CIC_R100_M1_N5:Q_CIC|section_out1[21]~319 CIC_R100_M1_N5:Q_CIC|section_out1[22]~320 CIC_R100_M1_N5:Q_CIC|section_out1[23]~321 CIC_R100_M1_N5:Q_CIC|section_out1[24]~322 CIC_R100_M1_N5:Q_CIC|section_out1[25]~323 CIC_R100_M1_N5:Q_CIC|section_out1[26]~324 CIC_R100_M1_N5:Q_CIC|section_out1[27]~325 CIC_R100_M1_N5:Q_CIC|section_out1[28]~326 CIC_R100_M1_N5:Q_CIC|section_out1[29]~327 CIC_R100_M1_N5:Q_CIC|section_out1[30]~328 CIC_R100_M1_N5:Q_CIC|section_out1[31]~329 CIC_R100_M1_N5:Q_CIC|section_out1[32]~330 CIC_R100_M1_N5:Q_CIC|section_out1[33]~331 CIC_R100_M1_N5:Q_CIC|section_out1[34]~332 CIC_R100_M1_N5:Q_CIC|section_out1[35]~333 CIC_R100_M1_N5:Q_CIC|section_out1[36]~334 CIC_R100_M1_N5:Q_CIC|section_out1[37]~335 CIC_R100_M1_N5:Q_CIC|section_out1[38]~336 CIC_R100_M1_N5:Q_CIC|section_out1[39]~337 CIC_R100_M1_N5:Q_CIC|section_out1[40]~338 CIC_R100_M1_N5:Q_CIC|section_out1[41]~339 CIC_R100_M1_N5:Q_CIC|section_out1[42]~340 CIC_R100_M1_N5:Q_CIC|section_out1[43]~341 CIC_R100_M1_N5:Q_CIC|section_out1[44]~342 CIC_R100_M1_N5:Q_CIC|section_out1[45]~343 CIC_R100_M1_N5:Q_CIC|section_out1[46]~344 CIC_R100_M1_N5:Q_CIC|section_out1[47]~265 CIC_R100_M1_N5:Q_CIC|section_out1[47] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.448 ns" { CIC_R100_M1_N5:Q_CIC|input_register[4] CIC_R100_M1_N5:Q_CIC|section_out1[4]~302 CIC_R100_M1_N5:Q_CIC|section_out1[5]~303 CIC_R100_M1_N5:Q_CIC|section_out1[6]~304 CIC_R100_M1_N5:Q_CIC|section_out1[7]~305 CIC_R100_M1_N5:Q_CIC|section_out1[8]~306 CIC_R100_M1_N5:Q_CIC|section_out1[9]~307 CIC_R100_M1_N5:Q_CIC|section_out1[10]~308 CIC_R100_M1_N5:Q_CIC|section_out1[11]~309 CIC_R100_M1_N5:Q_CIC|section_out1[12]~310 CIC_R100_M1_N5:Q_CIC|section_out1[13]~311 CIC_R100_M1_N5:Q_CIC|section_out1[14]~312 CIC_R100_M1_N5:Q_CIC|section_out1[15]~313 CIC_R100_M1_N5:Q_CIC|section_out1[16]~314 CIC_R100_M1_N5:Q_CIC|section_out1[17]~315 CIC_R100_M1_N5:Q_CIC|section_out1[18]~316 CIC_R100_M1_N5:Q_CIC|section_out1[19]~317 CIC_R100_M1_N5:Q_CIC|section_out1[20]~318 CIC_R100_M1_N5:Q_CIC|section_out1[21]~319 CIC_R100_M1_N5:Q_CIC|section_out1[22]~320 CIC_R100_M1_N5:Q_CIC|section_out1[23]~321 CIC_R100_M1_N5:Q_CIC|section_out1[24]~322 CIC_R100_M1_N5:Q_CIC|section_out1[25]~323 CIC_R100_M1_N5:Q_CIC|section_out1[26]~324 CIC_R100_M1_N5:Q_CIC|section_out1[27]~325 CIC_R100_M1_N5:Q_CIC|section_out1[28]~326 CIC_R100_M1_N5:Q_CIC|section_out1[29]~327 CIC_R100_M1_N5:Q_CIC|section_out1[30]~328 CIC_R100_M1_N5:Q_CIC|section_out1[31]~329 CIC_R100_M1_N5:Q_CIC|section_out1[32]~330 CIC_R100_M1_N5:Q_CIC|section_out1[33]~331 CIC_R100_M1_N5:Q_CIC|section_out1[34]~332 CIC_R100_M1_N5:Q_CIC|section_out1[35]~333 CIC_R100_M1_N5:Q_CIC|section_out1[36]~334 CIC_R100_M1_N5:Q_CIC|section_out1[37]~335 CIC_R100_M1_N5:Q_CIC|section_out1[38]~336 CIC_R100_M1_N5:Q_CIC|section_out1[39]~337 CIC_R100_M1_N5:Q_CIC|section_out1[40]~338 CIC_R100_M1_N5:Q_CIC|section_out1[41]~339 CIC_R100_M1_N5:Q_CIC|section_out1[42]~340 CIC_R100_M1_N5:Q_CIC|section_out1[43]~341 CIC_R100_M1_N5:Q_CIC|section_out1[44]~342 CIC_R100_M1_N5:Q_CIC|section_out1[45]~343 CIC_R100_M1_N5:Q_CIC|section_out1[46]~344 CIC_R100_M1_N5:Q_CIC|section_out1[47]~265 CIC_R100_M1_N5:Q_CIC|section_out1[47] } { 0.000ns 1.573ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.560 ns" { ENC_CLK CIC_R100_M1_N5:Q_CIC|section_out1[47] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.560 ns" { ENC_CLK ENC_CLK~combout CIC_R100_M1_N5:Q_CIC|section_out1[47] } { 0.000ns 0.000ns 2.024ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.342 ns" { ENC_CLK CIC_R100_M1_N5:Q_CIC|input_register[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.342 ns" { ENC_CLK ENC_CLK~combout CIC_R100_M1_N5:Q_CIC|input_register[4] } { 0.000ns 0.000ns 1.806ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FX2_CLK register SPI_REGS:spi_regs\|CS_ph1 register RegisterX:freqsetreg\|OUT\[6\] 315.96 MHz 3.165 ns Internal " "Info: Clock \"FX2_CLK\" has Internal fmax of 315.96 MHz between source register \"SPI_REGS:spi_regs\|CS_ph1\" and destination register \"RegisterX:freqsetreg\|OUT\[6\]\" (period= 3.165 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.919 ns + Longest register register " "Info: + Longest register to register delay is 2.919 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|CS_ph1 1 REG LCFF_X4_Y11_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y11_N29; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.177 ns) 0.562 ns RegisterX:optionreg\|always0~57 2 COMB LCCOMB_X4_Y11_N10 2 " "Info: 2: + IC(0.385 ns) + CELL(0.177 ns) = 0.562 ns; Loc. = LCCOMB_X4_Y11_N10; Fanout = 2; COMB Node = 'RegisterX:optionreg\|always0~57'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.562 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.178 ns) 1.048 ns RegisterX:freqsetreg\|always0~17 3 COMB LCCOMB_X4_Y11_N8 32 " "Info: 3: + IC(0.308 ns) + CELL(0.178 ns) = 1.048 ns; Loc. = LCCOMB_X4_Y11_N8; Fanout = 32; COMB Node = 'RegisterX:freqsetreg\|always0~17'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.486 ns" { RegisterX:optionreg|always0~57 RegisterX:freqsetreg|always0~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.758 ns) 2.919 ns RegisterX:freqsetreg\|OUT\[6\] 4 REG LCFF_X7_Y10_N9 3 " "Info: 4: + IC(1.113 ns) + CELL(0.758 ns) = 2.919 ns; Loc. = LCFF_X7_Y10_N9; Fanout = 3; REG Node = 'RegisterX:freqsetreg\|OUT\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.871 ns" { RegisterX:freqsetreg|always0~17 RegisterX:freqsetreg|OUT[6] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.113 ns ( 38.13 % ) " "Info: Total cell delay = 1.113 ns ( 38.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.806 ns ( 61.87 % ) " "Info: Total interconnect delay = 1.806 ns ( 61.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.919 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:freqsetreg|always0~17 RegisterX:freqsetreg|OUT[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.919 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:freqsetreg|always0~17 RegisterX:freqsetreg|OUT[6] } { 0.000ns 0.385ns 0.308ns 1.113ns } { 0.000ns 0.177ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK destination 2.567 ns + Shortest register " "Info: + Shortest clock path from clock \"FX2_CLK\" to destination register is 2.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 66 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.602 ns) 2.567 ns RegisterX:freqsetreg\|OUT\[6\] 3 REG LCFF_X7_Y10_N9 3 " "Info: 3: + IC(0.767 ns) + CELL(0.602 ns) = 2.567 ns; Loc. = LCFF_X7_Y10_N9; Fanout = 3; REG Node = 'RegisterX:freqsetreg\|OUT\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.369 ns" { FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[6] } "NODE_NAME" } } { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.98 % ) " "Info: Total cell delay = 1.668 ns ( 64.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 35.02 % ) " "Info: Total interconnect delay = 0.899 ns ( 35.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.567 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.567 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[6] } { 0.000ns 0.000ns 0.132ns 0.767ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FX2_CLK source 2.574 ns - Longest register " "Info: - Longest clock path from clock \"FX2_CLK\" to source register is 2.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns FX2_CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FX2_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.000 ns) 1.198 ns FX2_CLK~clkctrl 2 COMB CLKCTRL_G0 66 " "Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.132 ns" { FX2_CLK FX2_CLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.602 ns) 2.574 ns SPI_REGS:spi_regs\|CS_ph1 3 REG LCFF_X4_Y11_N29 2 " "Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.574 ns; Loc. = LCFF_X4_Y11_N29; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|CS_ph1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.376 ns" { FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.80 % ) " "Info: Total cell delay = 1.668 ns ( 64.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.906 ns ( 35.20 % ) " "Info: Total interconnect delay = 0.906 ns ( 35.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.574 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.574 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.567 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.567 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[6] } { 0.000ns 0.000ns 0.132ns 0.767ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.574 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.574 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 67 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.919 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:freqsetreg|always0~17 RegisterX:freqsetreg|OUT[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.919 ns" { SPI_REGS:spi_regs|CS_ph1 RegisterX:optionreg|always0~57 RegisterX:freqsetreg|always0~17 RegisterX:freqsetreg|OUT[6] } { 0.000ns 0.385ns 0.308ns 1.113ns } { 0.000ns 0.177ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.567 ns" { FX2_CLK FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.567 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl RegisterX:freqsetreg|OUT[6] } { 0.000ns 0.000ns 0.132ns 0.767ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.574 ns" { FX2_CLK FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.574 ns" { FX2_CLK FX2_CLK~combout FX2_CLK~clkctrl SPI_REGS:spi_regs|CS_ph1 } { 0.000ns 0.000ns 0.132ns 0.774ns } { 0.000ns 1.066ns 0.000ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCK register SPI_REGS:spi_regs\|BitCounter\[31\] register SPI_REGS:spi_regs\|sdata\[30\] 160.72 MHz 6.222 ns Internal " "Info: Clock \"SCK\" has Internal fmax of 160.72 MHz between source register \"SPI_REGS:spi_regs\|BitCounter\[31\]\" and destination register \"SPI_REGS:spi_regs\|sdata\[30\]\" (period= 6.222 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.240 ns + Longest register register " "Info: + Longest register to register delay is 6.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPI_REGS:spi_regs\|BitCounter\[31\] 1 REG LCFF_X2_Y12_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N31; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[31\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SPI_REGS:spi_regs|BitCounter[31] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.455 ns) 1.361 ns SPI_REGS:spi_regs\|Equal0~315 2 COMB LCCOMB_X3_Y12_N26 1 " "Info: 2: + IC(0.906 ns) + CELL(0.455 ns) = 1.361 ns; Loc. = LCCOMB_X3_Y12_N26; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Equal0~315'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.361 ns" { SPI_REGS:spi_regs|BitCounter[31] SPI_REGS:spi_regs|Equal0~315 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.491 ns) 2.159 ns SPI_REGS:spi_regs\|Equal0~319 3 COMB LCCOMB_X3_Y12_N30 1 " "Info: 3: + IC(0.307 ns) + CELL(0.491 ns) = 2.159 ns; Loc. = LCCOMB_X3_Y12_N30; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs\|Equal0~319'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.798 ns" { SPI_REGS:spi_regs|Equal0~315 SPI_REGS:spi_regs|Equal0~319 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.491 ns) 2.957 ns SPI_REGS:spi_regs\|Equal0~323 4 COMB LCCOMB_X3_Y12_N28 4 " "Info: 4: + IC(0.307 ns) + CELL(0.491 ns) = 2.957 ns; Loc. = LCCOMB_X3_Y12_N28; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs\|Equal0~323'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.798 ns" { SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.178 ns) 3.453 ns SPI_REGS:spi_regs\|always2~0 5 COMB LCCOMB_X3_Y12_N12 34 " "Info: 5: + IC(0.318 ns) + CELL(0.178 ns) = 3.453 ns; Loc. = LCCOMB_X3_Y12_N12; Fanout = 34; COMB Node = 'SPI_REGS:spi_regs\|always2~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.496 ns" { SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.177 ns) 4.496 ns SPI_REGS:spi_regs\|sdata\[13\]~8563 6 COMB LCCOMB_X4_Y11_N30 31 " "Info: 6: + IC(0.866 ns) + CELL(0.177 ns) = 4.496 ns; Loc. = LCCOMB_X4_Y11_N30; Fanout = 31; COMB Node = 'SPI_REGS:spi_regs\|sdata\[13\]~8563'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.043 ns" { SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[13]~8563 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.580 ns) 6.240 ns SPI_REGS:spi_regs\|sdata\[30\] 7 REG LCFF_X5_Y12_N19 3 " "Info: 7: + IC(1.164 ns) + CELL(0.580 ns) = 6.240 ns; Loc. = LCFF_X5_Y12_N19; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sdata\[30\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.744 ns" { SPI_REGS:spi_regs|sdata[13]~8563 SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.372 ns ( 38.01 % ) " "Info: Total cell delay = 2.372 ns ( 38.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.868 ns ( 61.99 % ) " "Info: Total interconnect delay = 3.868 ns ( 61.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.240 ns" { SPI_REGS:spi_regs|BitCounter[31] SPI_REGS:spi_regs|Equal0~315 SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[13]~8563 SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.240 ns" { SPI_REGS:spi_regs|BitCounter[31] SPI_REGS:spi_regs|Equal0~315 SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[13]~8563 SPI_REGS:spi_regs|sdata[30] } { 0.000ns 0.906ns 0.307ns 0.307ns 0.318ns 0.866ns 1.164ns } { 0.000ns 0.455ns 0.491ns 0.491ns 0.178ns 0.177ns 0.580ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.257 ns - Smallest " "Info: - Smallest clock skew is 0.257 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK destination 3.163 ns + Shortest register " "Info: + Shortest clock path from clock \"SCK\" to destination register is 3.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.637 ns) + CELL(0.602 ns) 3.163 ns SPI_REGS:spi_regs\|sdata\[30\] 2 REG LCFF_X5_Y12_N19 3 " "Info: 2: + IC(1.637 ns) + CELL(0.602 ns) = 3.163 ns; Loc. = LCFF_X5_Y12_N19; Fanout = 3; REG Node = 'SPI_REGS:spi_regs\|sdata\[30\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.239 ns" { SCK SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 48.25 % ) " "Info: Total cell delay = 1.526 ns ( 48.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.637 ns ( 51.75 % ) " "Info: Total interconnect delay = 1.637 ns ( 51.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.163 ns" { SCK SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.163 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[30] } { 0.000ns 0.000ns 1.637ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCK source 2.906 ns - Longest register " "Info: - Longest clock path from clock \"SCK\" to source register is 2.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns SCK 1 CLK PIN_15 72 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.380 ns) + CELL(0.602 ns) 2.906 ns SPI_REGS:spi_regs\|BitCounter\[31\] 2 REG LCFF_X2_Y12_N31 2 " "Info: 2: + IC(1.380 ns) + CELL(0.602 ns) = 2.906 ns; Loc. = LCFF_X2_Y12_N31; Fanout = 2; REG Node = 'SPI_REGS:spi_regs\|BitCounter\[31\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.982 ns" { SCK SPI_REGS:spi_regs|BitCounter[31] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.51 % ) " "Info: Total cell delay = 1.526 ns ( 52.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.380 ns ( 47.49 % ) " "Info: Total interconnect delay = 1.380 ns ( 47.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.906 ns" { SCK SPI_REGS:spi_regs|BitCounter[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.906 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[31] } { 0.000ns 0.000ns 1.380ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.163 ns" { SCK SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.163 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[30] } { 0.000ns 0.000ns 1.637ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.906 ns" { SCK SPI_REGS:spi_regs|BitCounter[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.906 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[31] } { 0.000ns 0.000ns 1.380ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 127 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.240 ns" { SPI_REGS:spi_regs|BitCounter[31] SPI_REGS:spi_regs|Equal0~315 SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[13]~8563 SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.240 ns" { SPI_REGS:spi_regs|BitCounter[31] SPI_REGS:spi_regs|Equal0~315 SPI_REGS:spi_regs|Equal0~319 SPI_REGS:spi_regs|Equal0~323 SPI_REGS:spi_regs|always2~0 SPI_REGS:spi_regs|sdata[13]~8563 SPI_REGS:spi_regs|sdata[30] } { 0.000ns 0.906ns 0.307ns 0.307ns 0.318ns 0.866ns 1.164ns } { 0.000ns 0.455ns 0.491ns 0.491ns 0.178ns 0.177ns 0.580ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.163 ns" { SCK SPI_REGS:spi_regs|sdata[30] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.163 ns" { SCK SCK~combout SPI_REGS:spi_regs|sdata[30] } { 0.000ns 0.000ns 1.637ns } { 0.000ns 0.924ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.906 ns" { SCK SPI_REGS:spi_regs|BitCounter[31] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.906 ns" { SCK SCK~combout SPI_REGS:spi_regs|BitCounter[31] } { 0.000ns 0.000ns 1.380ns } { 0.000ns 0.924ns 0.602ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "FD\[0\]~reg0 FLAGB IFCLK 7.482 ns register " "Info: tsu for register \"FD\[0\]~reg0\" (data pin = \"FLAGB\", clock pin = \"IFCLK\") is 7.482 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.083 ns + Longest pin register " "Info: + Longest pin to register delay is 10.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.222 ns) + CELL(0.542 ns) 7.667 ns FD\[10\]~570 2 COMB LCCOMB_X25_Y13_N0 2 " "Info: 2: + IC(6.222 ns) + CELL(0.542 ns) = 7.667 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 2; COMB Node = 'FD\[10\]~570'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.764 ns" { FLAGB FD[10]~570 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 8.138 ns FD\[10\]~571 3 COMB LCCOMB_X25_Y13_N4 16 " "Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 8.138 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 16; COMB Node = 'FD\[10\]~571'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.471 ns" { FD[10]~570 FD[10]~571 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.758 ns) 10.083 ns FD\[0\]~reg0 4 REG LCFF_X22_Y9_N17 1 " "Info: 4: + IC(1.187 ns) + CELL(0.758 ns) = 10.083 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 1; REG Node = 'FD\[0\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.945 ns" { FD[10]~571 FD[0]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.381 ns ( 23.61 % ) " "Info: Total cell delay = 2.381 ns ( 23.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.702 ns ( 76.39 % ) " "Info: Total interconnect delay = 7.702 ns ( 76.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.083 ns" { FLAGB FD[10]~570 FD[10]~571 FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.083 ns" { FLAGB FLAGB~combout FD[10]~570 FD[10]~571 FD[0]~reg0 } { 0.000ns 0.000ns 6.222ns 0.293ns 1.187ns } { 0.000ns 0.903ns 0.542ns 0.178ns 0.758ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 301 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.563 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.056 ns) 1.056 ns IFCLK 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.130 ns) + CELL(0.000 ns) 1.186 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 176 " "Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.130 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.602 ns) 2.563 ns FD\[0\]~reg0 3 REG LCFF_X22_Y9_N17 1 " "Info: 3: + IC(0.775 ns) + CELL(0.602 ns) = 2.563 ns; Loc. = LCFF_X22_Y9_N17; Fanout = 1; REG Node = 'FD\[0\]~reg0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.377 ns" { IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 301 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 64.69 % ) " "Info: Total cell delay = 1.658 ns ( 64.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.905 ns ( 35.31 % ) " "Info: Total interconnect delay = 0.905 ns ( 35.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.563 ns" { IFCLK IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.563 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[0]~reg0 } { 0.000ns 0.000ns 0.130ns 0.775ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.083 ns" { FLAGB FD[10]~570 FD[10]~571 FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.083 ns" { FLAGB FLAGB~combout FD[10]~570 FD[10]~571 FD[0]~reg0 } { 0.000ns 0.000ns 6.222ns 0.293ns 1.187ns } { 0.000ns 0.903ns 0.542ns 0.178ns 0.758ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.563 ns" { IFCLK IFCLK~clkctrl FD[0]~reg0 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.563 ns" { IFCLK IFCLK~combout IFCLK~clkctrl FD[0]~reg0 } { 0.000ns 0.000ns 0.130ns 0.775ns } { 0.000ns 1.056ns 0.000ns 0.602ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ENC_CLK GPIO1 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[7\] 12.326 ns register " "Info: tco from clock \"ENC_CLK\" to destination pin \"GPIO1\" through register \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[7\]\" is 12.326 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK source 3.161 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to source register is 3.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1651 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1651; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.602 ns) 3.161 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[7\] 2 REG LCFF_X26_Y9_N21 7 " "Info: 2: + IC(1.625 ns) + CELL(0.602 ns) = 3.161 ns; Loc. = LCFF_X26_Y9_N21; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.227 ns" { ENC_CLK tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] } "NODE_NAME" } } { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 48.59 % ) " "Info: Total cell delay = 1.536 ns ( 48.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.625 ns ( 51.41 % ) " "Info: Total interconnect delay = 1.625 ns ( 51.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.161 ns" { ENC_CLK tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.161 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] } { 0.000ns 0.000ns 1.625ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.888 ns + Longest register pin " "Info: + Longest register to pin delay is 8.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[7\] 1 REG LCFF_X26_Y9_N21 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N21; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\|power_modified_counter_values\[7\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] } "NODE_NAME" } } { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 92 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.516 ns) 1.506 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~63 2 COMB LCCOMB_X27_Y6_N28 1 " "Info: 2: + IC(0.990 ns) + CELL(0.516 ns) = 1.506 ns; Loc. = LCCOMB_X27_Y6_N28; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~63'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.506 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.512 ns) 2.916 ns tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0 3 COMB LCCOMB_X26_Y9_N2 3 " "Info: 3: + IC(0.898 ns) + CELL(0.512 ns) = 2.916 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 3; COMB Node = 'tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|wrfull_eq_comp_aeb_int~0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.410 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 } "NODE_NAME" } } { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 99 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.896 ns) + CELL(3.076 ns) 8.888 ns GPIO1 4 PIN PIN_67 0 " "Info: 4: + IC(2.896 ns) + CELL(3.076 ns) = 8.888 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'GPIO1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.972 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO1 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.104 ns ( 46.17 % ) " "Info: Total cell delay = 4.104 ns ( 46.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.784 ns ( 53.83 % ) " "Info: Total interconnect delay = 4.784 ns ( 53.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.888 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.888 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO1 } { 0.000ns 0.990ns 0.898ns 2.896ns } { 0.000ns 0.516ns 0.512ns 3.076ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.161 ns" { ENC_CLK tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.161 ns" { ENC_CLK ENC_CLK~combout tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] } { 0.000ns 0.000ns 1.625ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.888 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO1 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.888 ns" { tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63 tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0 GPIO1 } { 0.000ns 0.990ns 0.898ns 2.896ns } { 0.000ns 0.516ns 0.512ns 3.076ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "FLAGB GPIO6 10.666 ns Longest " "Info: Longest tpd from source pin \"FLAGB\" to destination pin \"GPIO6\" is 10.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns FLAGB 1 PIN PIN_197 3 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.727 ns) + CELL(3.036 ns) 10.666 ns GPIO6 2 PIN PIN_74 0 " "Info: 2: + IC(6.727 ns) + CELL(3.036 ns) = 10.666 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.763 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.939 ns ( 36.93 % ) " "Info: Total cell delay = 3.939 ns ( 36.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.727 ns ( 63.07 % ) " "Info: Total interconnect delay = 6.727 ns ( 63.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.666 ns" { FLAGB GPIO6 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.666 ns" { FLAGB FLAGB~combout GPIO6 } { 0.000ns 0.000ns 6.727ns } { 0.000ns 0.903ns 3.036ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "ADC\[3\] DA\[3\] ENC_CLK -3.027 ns register " "Info: th for register \"ADC\[3\]\" (data pin = \"DA\[3\]\", clock pin = \"ENC_CLK\") is -3.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ENC_CLK destination 3.251 ns + Longest register " "Info: + Longest clock path from clock \"ENC_CLK\" to destination register is 3.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns ENC_CLK 1 CLK PIN_150 1651 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 1651; CLK Node = 'ENC_CLK'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { ENC_CLK } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.602 ns) 3.251 ns ADC\[3\] 2 REG LCFF_X17_Y11_N19 3 " "Info: 2: + IC(1.715 ns) + CELL(0.602 ns) = 3.251 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'ADC\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.317 ns" { ENC_CLK ADC[3] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 47.25 % ) " "Info: Total cell delay = 1.536 ns ( 47.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.715 ns ( 52.75 % ) " "Info: Total interconnect delay = 1.715 ns ( 52.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.251 ns" { ENC_CLK ADC[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.251 ns" { ENC_CLK ENC_CLK~combout ADC[3] } { 0.000ns 0.000ns 1.715ns } { 0.000ns 0.934ns 0.602ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.564 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns DA\[3\] 1 PIN PIN_175 1 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_175; Fanout = 1; PIN Node = 'DA\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { DA[3] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.258 ns) + CELL(0.413 ns) 6.564 ns ADC\[3\] 2 REG LCFF_X17_Y11_N19 3 " "Info: 2: + IC(5.258 ns) + CELL(0.413 ns) = 6.564 ns; Loc. = LCFF_X17_Y11_N19; Fanout = 3; REG Node = 'ADC\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.671 ns" { DA[3] ADC[3] } "NODE_NAME" } } { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 19.90 % ) " "Info: Total cell delay = 1.306 ns ( 19.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.258 ns ( 80.10 % ) " "Info: Total interconnect delay = 5.258 ns ( 80.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.564 ns" { DA[3] ADC[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.564 ns" { DA[3] DA[3]~combout ADC[3] } { 0.000ns 0.000ns 5.258ns } { 0.000ns 0.893ns 0.413ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.251 ns" { ENC_CLK ADC[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.251 ns" { ENC_CLK ENC_CLK~combout ADC[3] } { 0.000ns 0.000ns 1.715ns } { 0.000ns 0.934ns 0.602ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.564 ns" { DA[3] ADC[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.564 ns" { DA[3] DA[3]~combout ADC[3] } { 0.000ns 0.000ns 5.258ns } { 0.000ns 0.893ns 0.413ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_NO_CLOCK_CONSTRAINTS_FOUND" "" "Warning: No matching clocks have timing constraints" {  } {  } 0 0 "No matching clocks have timing constraints" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 14 17:54:48 2006 " "Info: Processing ended: Thu Sep 14 17:54:48 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
