
Lab4-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008110  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08008298  08008298  00018298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082b4  080082b4  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  080082b4  080082b4  000182b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080082bc  080082bc  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082bc  080082bc  000182bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080082c0  080082c0  000182c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080082c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007fc  20000090  08008354  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000088c  08008354  0002088c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b7df  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000039b7  00000000  00000000  0003b89f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001608  00000000  00000000  0003f258  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001480  00000000  00000000  00040860  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000251a0  00000000  00000000  00041ce0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001382d  00000000  00000000  00066e80  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d15c2  00000000  00000000  0007a6ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014bc6f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e9c  00000000  00000000  0014bcec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008280 	.word	0x08008280

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08008280 	.word	0x08008280

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004cc:	4b0e      	ldr	r3, [pc, #56]	; (8000508 <HAL_Init+0x40>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a0d      	ldr	r2, [pc, #52]	; (8000508 <HAL_Init+0x40>)
 80004d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004d8:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <HAL_Init+0x40>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a0a      	ldr	r2, [pc, #40]	; (8000508 <HAL_Init+0x40>)
 80004de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e4:	4b08      	ldr	r3, [pc, #32]	; (8000508 <HAL_Init+0x40>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4a07      	ldr	r2, [pc, #28]	; (8000508 <HAL_Init+0x40>)
 80004ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f0:	2003      	movs	r0, #3
 80004f2:	f000 f94d 	bl	8000790 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004f6:	2000      	movs	r0, #0
 80004f8:	f000 f808 	bl	800050c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004fc:	f007 f87c 	bl	80075f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000500:	2300      	movs	r3, #0
}
 8000502:	4618      	mov	r0, r3
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40023c00 	.word	0x40023c00

0800050c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000514:	4b12      	ldr	r3, [pc, #72]	; (8000560 <HAL_InitTick+0x54>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b12      	ldr	r3, [pc, #72]	; (8000564 <HAL_InitTick+0x58>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	4619      	mov	r1, r3
 800051e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000522:	fbb3 f3f1 	udiv	r3, r3, r1
 8000526:	fbb2 f3f3 	udiv	r3, r2, r3
 800052a:	4618      	mov	r0, r3
 800052c:	f000 f965 	bl	80007fa <HAL_SYSTICK_Config>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d001      	beq.n	800053a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000536:	2301      	movs	r3, #1
 8000538:	e00e      	b.n	8000558 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b0f      	cmp	r3, #15
 800053e:	d80a      	bhi.n	8000556 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000540:	2200      	movs	r2, #0
 8000542:	6879      	ldr	r1, [r7, #4]
 8000544:	f04f 30ff 	mov.w	r0, #4294967295
 8000548:	f000 f92d 	bl	80007a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800054c:	4a06      	ldr	r2, [pc, #24]	; (8000568 <HAL_InitTick+0x5c>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000552:	2300      	movs	r3, #0
 8000554:	e000      	b.n	8000558 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000556:	2301      	movs	r3, #1
}
 8000558:	4618      	mov	r0, r3
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	20000028 	.word	0x20000028
 8000564:	20000004 	.word	0x20000004
 8000568:	20000000 	.word	0x20000000

0800056c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <HAL_IncTick+0x20>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	461a      	mov	r2, r3
 8000576:	4b06      	ldr	r3, [pc, #24]	; (8000590 <HAL_IncTick+0x24>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4413      	add	r3, r2
 800057c:	4a04      	ldr	r2, [pc, #16]	; (8000590 <HAL_IncTick+0x24>)
 800057e:	6013      	str	r3, [r2, #0]
}
 8000580:	bf00      	nop
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	20000004 	.word	0x20000004
 8000590:	200000c0 	.word	0x200000c0

08000594 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return uwTick;
 8000598:	4b03      	ldr	r3, [pc, #12]	; (80005a8 <HAL_GetTick+0x14>)
 800059a:	681b      	ldr	r3, [r3, #0]
}
 800059c:	4618      	mov	r0, r3
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	200000c0 	.word	0x200000c0

080005ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005b4:	f7ff ffee 	bl	8000594 <HAL_GetTick>
 80005b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005c4:	d005      	beq.n	80005d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005c6:	4b09      	ldr	r3, [pc, #36]	; (80005ec <HAL_Delay+0x40>)
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	461a      	mov	r2, r3
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	4413      	add	r3, r2
 80005d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005d2:	bf00      	nop
 80005d4:	f7ff ffde 	bl	8000594 <HAL_GetTick>
 80005d8:	4602      	mov	r2, r0
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	1ad3      	subs	r3, r2, r3
 80005de:	68fa      	ldr	r2, [r7, #12]
 80005e0:	429a      	cmp	r2, r3
 80005e2:	d8f7      	bhi.n	80005d4 <HAL_Delay+0x28>
  {
  }
}
 80005e4:	bf00      	nop
 80005e6:	3710      	adds	r7, #16
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000004 	.word	0x20000004

080005f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000600:	4b0c      	ldr	r3, [pc, #48]	; (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000602:	68db      	ldr	r3, [r3, #12]
 8000604:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000606:	68ba      	ldr	r2, [r7, #8]
 8000608:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800060c:	4013      	ands	r3, r2
 800060e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000618:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800061c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000620:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000622:	4a04      	ldr	r2, [pc, #16]	; (8000634 <__NVIC_SetPriorityGrouping+0x44>)
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	60d3      	str	r3, [r2, #12]
}
 8000628:	bf00      	nop
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800063c:	4b04      	ldr	r3, [pc, #16]	; (8000650 <__NVIC_GetPriorityGrouping+0x18>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	0a1b      	lsrs	r3, r3, #8
 8000642:	f003 0307 	and.w	r3, r3, #7
}
 8000646:	4618      	mov	r0, r3
 8000648:	46bd      	mov	sp, r7
 800064a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064e:	4770      	bx	lr
 8000650:	e000ed00 	.word	0xe000ed00

08000654 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800065e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000662:	2b00      	cmp	r3, #0
 8000664:	db0b      	blt.n	800067e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	f003 021f 	and.w	r2, r3, #31
 800066c:	4907      	ldr	r1, [pc, #28]	; (800068c <__NVIC_EnableIRQ+0x38>)
 800066e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000672:	095b      	lsrs	r3, r3, #5
 8000674:	2001      	movs	r0, #1
 8000676:	fa00 f202 	lsl.w	r2, r0, r2
 800067a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800067e:	bf00      	nop
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	e000e100 	.word	0xe000e100

08000690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	6039      	str	r1, [r7, #0]
 800069a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800069c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	db0a      	blt.n	80006ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	490c      	ldr	r1, [pc, #48]	; (80006dc <__NVIC_SetPriority+0x4c>)
 80006aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ae:	0112      	lsls	r2, r2, #4
 80006b0:	b2d2      	uxtb	r2, r2
 80006b2:	440b      	add	r3, r1
 80006b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006b8:	e00a      	b.n	80006d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	b2da      	uxtb	r2, r3
 80006be:	4908      	ldr	r1, [pc, #32]	; (80006e0 <__NVIC_SetPriority+0x50>)
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	f003 030f 	and.w	r3, r3, #15
 80006c6:	3b04      	subs	r3, #4
 80006c8:	0112      	lsls	r2, r2, #4
 80006ca:	b2d2      	uxtb	r2, r2
 80006cc:	440b      	add	r3, r1
 80006ce:	761a      	strb	r2, [r3, #24]
}
 80006d0:	bf00      	nop
 80006d2:	370c      	adds	r7, #12
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	e000e100 	.word	0xe000e100
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b089      	sub	sp, #36	; 0x24
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	f003 0307 	and.w	r3, r3, #7
 80006f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f8:	69fb      	ldr	r3, [r7, #28]
 80006fa:	f1c3 0307 	rsb	r3, r3, #7
 80006fe:	2b04      	cmp	r3, #4
 8000700:	bf28      	it	cs
 8000702:	2304      	movcs	r3, #4
 8000704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	3304      	adds	r3, #4
 800070a:	2b06      	cmp	r3, #6
 800070c:	d902      	bls.n	8000714 <NVIC_EncodePriority+0x30>
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	3b03      	subs	r3, #3
 8000712:	e000      	b.n	8000716 <NVIC_EncodePriority+0x32>
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000718:	f04f 32ff 	mov.w	r2, #4294967295
 800071c:	69bb      	ldr	r3, [r7, #24]
 800071e:	fa02 f303 	lsl.w	r3, r2, r3
 8000722:	43da      	mvns	r2, r3
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	401a      	ands	r2, r3
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800072c:	f04f 31ff 	mov.w	r1, #4294967295
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	fa01 f303 	lsl.w	r3, r1, r3
 8000736:	43d9      	mvns	r1, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800073c:	4313      	orrs	r3, r2
         );
}
 800073e:	4618      	mov	r0, r3
 8000740:	3724      	adds	r7, #36	; 0x24
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
	...

0800074c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800075c:	d301      	bcc.n	8000762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800075e:	2301      	movs	r3, #1
 8000760:	e00f      	b.n	8000782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000762:	4a0a      	ldr	r2, [pc, #40]	; (800078c <SysTick_Config+0x40>)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	3b01      	subs	r3, #1
 8000768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800076a:	210f      	movs	r1, #15
 800076c:	f04f 30ff 	mov.w	r0, #4294967295
 8000770:	f7ff ff8e 	bl	8000690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <SysTick_Config+0x40>)
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800077a:	4b04      	ldr	r3, [pc, #16]	; (800078c <SysTick_Config+0x40>)
 800077c:	2207      	movs	r2, #7
 800077e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000780:	2300      	movs	r3, #0
}
 8000782:	4618      	mov	r0, r3
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	e000e010 	.word	0xe000e010

08000790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000798:	6878      	ldr	r0, [r7, #4]
 800079a:	f7ff ff29 	bl	80005f0 <__NVIC_SetPriorityGrouping>
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}

080007a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007a6:	b580      	push	{r7, lr}
 80007a8:	b086      	sub	sp, #24
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	4603      	mov	r3, r0
 80007ae:	60b9      	str	r1, [r7, #8]
 80007b0:	607a      	str	r2, [r7, #4]
 80007b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007b8:	f7ff ff3e 	bl	8000638 <__NVIC_GetPriorityGrouping>
 80007bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007be:	687a      	ldr	r2, [r7, #4]
 80007c0:	68b9      	ldr	r1, [r7, #8]
 80007c2:	6978      	ldr	r0, [r7, #20]
 80007c4:	f7ff ff8e 	bl	80006e4 <NVIC_EncodePriority>
 80007c8:	4602      	mov	r2, r0
 80007ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ce:	4611      	mov	r1, r2
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff ff5d 	bl	8000690 <__NVIC_SetPriority>
}
 80007d6:	bf00      	nop
 80007d8:	3718      	adds	r7, #24
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}

080007de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	b082      	sub	sp, #8
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	4603      	mov	r3, r0
 80007e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ec:	4618      	mov	r0, r3
 80007ee:	f7ff ff31 	bl	8000654 <__NVIC_EnableIRQ>
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}

080007fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007fa:	b580      	push	{r7, lr}
 80007fc:	b082      	sub	sp, #8
 80007fe:	af00      	add	r7, sp, #0
 8000800:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000802:	6878      	ldr	r0, [r7, #4]
 8000804:	f7ff ffa2 	bl	800074c <SysTick_Config>
 8000808:	4603      	mov	r3, r0
}
 800080a:	4618      	mov	r0, r3
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
	...

08000814 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000814:	b480      	push	{r7}
 8000816:	b089      	sub	sp, #36	; 0x24
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
 800081c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800081e:	2300      	movs	r3, #0
 8000820:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000826:	2300      	movs	r3, #0
 8000828:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
 800082e:	e16b      	b.n	8000b08 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000830:	2201      	movs	r2, #1
 8000832:	69fb      	ldr	r3, [r7, #28]
 8000834:	fa02 f303 	lsl.w	r3, r2, r3
 8000838:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	697a      	ldr	r2, [r7, #20]
 8000840:	4013      	ands	r3, r2
 8000842:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000844:	693a      	ldr	r2, [r7, #16]
 8000846:	697b      	ldr	r3, [r7, #20]
 8000848:	429a      	cmp	r2, r3
 800084a:	f040 815a 	bne.w	8000b02 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	2b02      	cmp	r3, #2
 8000854:	d003      	beq.n	800085e <HAL_GPIO_Init+0x4a>
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	2b12      	cmp	r3, #18
 800085c:	d123      	bne.n	80008a6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800085e:	69fb      	ldr	r3, [r7, #28]
 8000860:	08da      	lsrs	r2, r3, #3
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	3208      	adds	r2, #8
 8000866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800086a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800086c:	69fb      	ldr	r3, [r7, #28]
 800086e:	f003 0307 	and.w	r3, r3, #7
 8000872:	009b      	lsls	r3, r3, #2
 8000874:	220f      	movs	r2, #15
 8000876:	fa02 f303 	lsl.w	r3, r2, r3
 800087a:	43db      	mvns	r3, r3
 800087c:	69ba      	ldr	r2, [r7, #24]
 800087e:	4013      	ands	r3, r2
 8000880:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	691a      	ldr	r2, [r3, #16]
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	f003 0307 	and.w	r3, r3, #7
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	fa02 f303 	lsl.w	r3, r2, r3
 8000892:	69ba      	ldr	r2, [r7, #24]
 8000894:	4313      	orrs	r3, r2
 8000896:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000898:	69fb      	ldr	r3, [r7, #28]
 800089a:	08da      	lsrs	r2, r3, #3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	3208      	adds	r2, #8
 80008a0:	69b9      	ldr	r1, [r7, #24]
 80008a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80008ac:	69fb      	ldr	r3, [r7, #28]
 80008ae:	005b      	lsls	r3, r3, #1
 80008b0:	2203      	movs	r2, #3
 80008b2:	fa02 f303 	lsl.w	r3, r2, r3
 80008b6:	43db      	mvns	r3, r3
 80008b8:	69ba      	ldr	r2, [r7, #24]
 80008ba:	4013      	ands	r3, r2
 80008bc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	f003 0203 	and.w	r2, r3, #3
 80008c6:	69fb      	ldr	r3, [r7, #28]
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	fa02 f303 	lsl.w	r3, r2, r3
 80008ce:	69ba      	ldr	r2, [r7, #24]
 80008d0:	4313      	orrs	r3, r2
 80008d2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	69ba      	ldr	r2, [r7, #24]
 80008d8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	2b01      	cmp	r3, #1
 80008e0:	d00b      	beq.n	80008fa <HAL_GPIO_Init+0xe6>
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	2b02      	cmp	r3, #2
 80008e8:	d007      	beq.n	80008fa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008ee:	2b11      	cmp	r3, #17
 80008f0:	d003      	beq.n	80008fa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	2b12      	cmp	r3, #18
 80008f8:	d130      	bne.n	800095c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	689b      	ldr	r3, [r3, #8]
 80008fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000900:	69fb      	ldr	r3, [r7, #28]
 8000902:	005b      	lsls	r3, r3, #1
 8000904:	2203      	movs	r2, #3
 8000906:	fa02 f303 	lsl.w	r3, r2, r3
 800090a:	43db      	mvns	r3, r3
 800090c:	69ba      	ldr	r2, [r7, #24]
 800090e:	4013      	ands	r3, r2
 8000910:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	68da      	ldr	r2, [r3, #12]
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	fa02 f303 	lsl.w	r3, r2, r3
 800091e:	69ba      	ldr	r2, [r7, #24]
 8000920:	4313      	orrs	r3, r2
 8000922:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	69ba      	ldr	r2, [r7, #24]
 8000928:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000930:	2201      	movs	r2, #1
 8000932:	69fb      	ldr	r3, [r7, #28]
 8000934:	fa02 f303 	lsl.w	r3, r2, r3
 8000938:	43db      	mvns	r3, r3
 800093a:	69ba      	ldr	r2, [r7, #24]
 800093c:	4013      	ands	r3, r2
 800093e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	091b      	lsrs	r3, r3, #4
 8000946:	f003 0201 	and.w	r2, r3, #1
 800094a:	69fb      	ldr	r3, [r7, #28]
 800094c:	fa02 f303 	lsl.w	r3, r2, r3
 8000950:	69ba      	ldr	r2, [r7, #24]
 8000952:	4313      	orrs	r3, r2
 8000954:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	69ba      	ldr	r2, [r7, #24]
 800095a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	005b      	lsls	r3, r3, #1
 8000966:	2203      	movs	r2, #3
 8000968:	fa02 f303 	lsl.w	r3, r2, r3
 800096c:	43db      	mvns	r3, r3
 800096e:	69ba      	ldr	r2, [r7, #24]
 8000970:	4013      	ands	r3, r2
 8000972:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	689a      	ldr	r2, [r3, #8]
 8000978:	69fb      	ldr	r3, [r7, #28]
 800097a:	005b      	lsls	r3, r3, #1
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	69ba      	ldr	r2, [r7, #24]
 8000982:	4313      	orrs	r3, r2
 8000984:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	69ba      	ldr	r2, [r7, #24]
 800098a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000994:	2b00      	cmp	r3, #0
 8000996:	f000 80b4 	beq.w	8000b02 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	4b5f      	ldr	r3, [pc, #380]	; (8000b1c <HAL_GPIO_Init+0x308>)
 80009a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009a2:	4a5e      	ldr	r2, [pc, #376]	; (8000b1c <HAL_GPIO_Init+0x308>)
 80009a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009a8:	6453      	str	r3, [r2, #68]	; 0x44
 80009aa:	4b5c      	ldr	r3, [pc, #368]	; (8000b1c <HAL_GPIO_Init+0x308>)
 80009ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80009b6:	4a5a      	ldr	r2, [pc, #360]	; (8000b20 <HAL_GPIO_Init+0x30c>)
 80009b8:	69fb      	ldr	r3, [r7, #28]
 80009ba:	089b      	lsrs	r3, r3, #2
 80009bc:	3302      	adds	r3, #2
 80009be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80009c4:	69fb      	ldr	r3, [r7, #28]
 80009c6:	f003 0303 	and.w	r3, r3, #3
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	220f      	movs	r2, #15
 80009ce:	fa02 f303 	lsl.w	r3, r2, r3
 80009d2:	43db      	mvns	r3, r3
 80009d4:	69ba      	ldr	r2, [r7, #24]
 80009d6:	4013      	ands	r3, r2
 80009d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4a51      	ldr	r2, [pc, #324]	; (8000b24 <HAL_GPIO_Init+0x310>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d02b      	beq.n	8000a3a <HAL_GPIO_Init+0x226>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4a50      	ldr	r2, [pc, #320]	; (8000b28 <HAL_GPIO_Init+0x314>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d025      	beq.n	8000a36 <HAL_GPIO_Init+0x222>
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	4a4f      	ldr	r2, [pc, #316]	; (8000b2c <HAL_GPIO_Init+0x318>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d01f      	beq.n	8000a32 <HAL_GPIO_Init+0x21e>
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	4a4e      	ldr	r2, [pc, #312]	; (8000b30 <HAL_GPIO_Init+0x31c>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d019      	beq.n	8000a2e <HAL_GPIO_Init+0x21a>
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	4a4d      	ldr	r2, [pc, #308]	; (8000b34 <HAL_GPIO_Init+0x320>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d013      	beq.n	8000a2a <HAL_GPIO_Init+0x216>
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	4a4c      	ldr	r2, [pc, #304]	; (8000b38 <HAL_GPIO_Init+0x324>)
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d00d      	beq.n	8000a26 <HAL_GPIO_Init+0x212>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4a4b      	ldr	r2, [pc, #300]	; (8000b3c <HAL_GPIO_Init+0x328>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d007      	beq.n	8000a22 <HAL_GPIO_Init+0x20e>
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4a4a      	ldr	r2, [pc, #296]	; (8000b40 <HAL_GPIO_Init+0x32c>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d101      	bne.n	8000a1e <HAL_GPIO_Init+0x20a>
 8000a1a:	2307      	movs	r3, #7
 8000a1c:	e00e      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a1e:	2308      	movs	r3, #8
 8000a20:	e00c      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a22:	2306      	movs	r3, #6
 8000a24:	e00a      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a26:	2305      	movs	r3, #5
 8000a28:	e008      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a2a:	2304      	movs	r3, #4
 8000a2c:	e006      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a2e:	2303      	movs	r3, #3
 8000a30:	e004      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a32:	2302      	movs	r3, #2
 8000a34:	e002      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a36:	2301      	movs	r3, #1
 8000a38:	e000      	b.n	8000a3c <HAL_GPIO_Init+0x228>
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	69fa      	ldr	r2, [r7, #28]
 8000a3e:	f002 0203 	and.w	r2, r2, #3
 8000a42:	0092      	lsls	r2, r2, #2
 8000a44:	4093      	lsls	r3, r2
 8000a46:	69ba      	ldr	r2, [r7, #24]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a4c:	4934      	ldr	r1, [pc, #208]	; (8000b20 <HAL_GPIO_Init+0x30c>)
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	089b      	lsrs	r3, r3, #2
 8000a52:	3302      	adds	r3, #2
 8000a54:	69ba      	ldr	r2, [r7, #24]
 8000a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a5a:	4b3a      	ldr	r3, [pc, #232]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	43db      	mvns	r3, r3
 8000a64:	69ba      	ldr	r2, [r7, #24]
 8000a66:	4013      	ands	r3, r2
 8000a68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d003      	beq.n	8000a7e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000a76:	69ba      	ldr	r2, [r7, #24]
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000a7e:	4a31      	ldr	r2, [pc, #196]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000a80:	69bb      	ldr	r3, [r7, #24]
 8000a82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a84:	4b2f      	ldr	r3, [pc, #188]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a8a:	693b      	ldr	r3, [r7, #16]
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	69ba      	ldr	r2, [r7, #24]
 8000a90:	4013      	ands	r3, r2
 8000a92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d003      	beq.n	8000aa8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000aa0:	69ba      	ldr	r2, [r7, #24]
 8000aa2:	693b      	ldr	r3, [r7, #16]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000aa8:	4a26      	ldr	r2, [pc, #152]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000aae:	4b25      	ldr	r3, [pc, #148]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	69ba      	ldr	r2, [r7, #24]
 8000aba:	4013      	ands	r3, r2
 8000abc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d003      	beq.n	8000ad2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000aca:	69ba      	ldr	r2, [r7, #24]
 8000acc:	693b      	ldr	r3, [r7, #16]
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ad2:	4a1c      	ldr	r2, [pc, #112]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000ad4:	69bb      	ldr	r3, [r7, #24]
 8000ad6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ad8:	4b1a      	ldr	r3, [pc, #104]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ade:	693b      	ldr	r3, [r7, #16]
 8000ae0:	43db      	mvns	r3, r3
 8000ae2:	69ba      	ldr	r2, [r7, #24]
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d003      	beq.n	8000afc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000af4:	69ba      	ldr	r2, [r7, #24]
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000afc:	4a11      	ldr	r2, [pc, #68]	; (8000b44 <HAL_GPIO_Init+0x330>)
 8000afe:	69bb      	ldr	r3, [r7, #24]
 8000b00:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b02:	69fb      	ldr	r3, [r7, #28]
 8000b04:	3301      	adds	r3, #1
 8000b06:	61fb      	str	r3, [r7, #28]
 8000b08:	69fb      	ldr	r3, [r7, #28]
 8000b0a:	2b0f      	cmp	r3, #15
 8000b0c:	f67f ae90 	bls.w	8000830 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b10:	bf00      	nop
 8000b12:	3724      	adds	r7, #36	; 0x24
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr
 8000b1c:	40023800 	.word	0x40023800
 8000b20:	40013800 	.word	0x40013800
 8000b24:	40020000 	.word	0x40020000
 8000b28:	40020400 	.word	0x40020400
 8000b2c:	40020800 	.word	0x40020800
 8000b30:	40020c00 	.word	0x40020c00
 8000b34:	40021000 	.word	0x40021000
 8000b38:	40021400 	.word	0x40021400
 8000b3c:	40021800 	.word	0x40021800
 8000b40:	40021c00 	.word	0x40021c00
 8000b44:	40013c00 	.word	0x40013c00

08000b48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	460b      	mov	r3, r1
 8000b52:	807b      	strh	r3, [r7, #2]
 8000b54:	4613      	mov	r3, r2
 8000b56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b58:	787b      	ldrb	r3, [r7, #1]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d003      	beq.n	8000b66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b5e:	887a      	ldrh	r2, [r7, #2]
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000b64:	e003      	b.n	8000b6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b66:	887b      	ldrh	r3, [r7, #2]
 8000b68:	041a      	lsls	r2, r3, #16
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	619a      	str	r2, [r3, #24]
}
 8000b6e:	bf00      	nop
 8000b70:	370c      	adds	r7, #12
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr

08000b7a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8000b7a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b7c:	b08f      	sub	sp, #60	; 0x3c
 8000b7e:	af0a      	add	r7, sp, #40	; 0x28
 8000b80:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d101      	bne.n	8000b8c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	e054      	b.n	8000c36 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d106      	bne.n	8000bac <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f006 ff9a 	bl	8007ae0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2203      	movs	r2, #3
 8000bb0:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d102      	bne.n	8000bc6 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f003 fda4 	bl	8004718 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	603b      	str	r3, [r7, #0]
 8000bd6:	687e      	ldr	r6, [r7, #4]
 8000bd8:	466d      	mov	r5, sp
 8000bda:	f106 0410 	add.w	r4, r6, #16
 8000bde:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000be0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000be2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000be4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000be6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000bea:	e885 0003 	stmia.w	r5, {r0, r1}
 8000bee:	1d33      	adds	r3, r6, #4
 8000bf0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bf2:	6838      	ldr	r0, [r7, #0]
 8000bf4:	f003 fd1e 	bl	8004634 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f003 fd9b 	bl	800473a <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	603b      	str	r3, [r7, #0]
 8000c0a:	687e      	ldr	r6, [r7, #4]
 8000c0c:	466d      	mov	r5, sp
 8000c0e:	f106 0410 	add.w	r4, r6, #16
 8000c12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c14:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c1a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000c1e:	e885 0003 	stmia.w	r5, {r0, r1}
 8000c22:	1d33      	adds	r3, r6, #4
 8000c24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c26:	6838      	ldr	r0, [r7, #0]
 8000c28:	f003 feae 	bl	8004988 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2201      	movs	r2, #1
 8000c30:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8000c34:	2300      	movs	r3, #0
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3714      	adds	r7, #20
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000c3e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8000c3e:	b590      	push	{r4, r7, lr}
 8000c40:	b089      	sub	sp, #36	; 0x24
 8000c42:	af04      	add	r7, sp, #16
 8000c44:	6078      	str	r0, [r7, #4]
 8000c46:	4608      	mov	r0, r1
 8000c48:	4611      	mov	r1, r2
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	70fb      	strb	r3, [r7, #3]
 8000c50:	460b      	mov	r3, r1
 8000c52:	70bb      	strb	r3, [r7, #2]
 8000c54:	4613      	mov	r3, r2
 8000c56:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d101      	bne.n	8000c66 <HAL_HCD_HC_Init+0x28>
 8000c62:	2302      	movs	r3, #2
 8000c64:	e07f      	b.n	8000d66 <HAL_HCD_HC_Init+0x128>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	2201      	movs	r2, #1
 8000c6a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8000c6e:	78fa      	ldrb	r2, [r7, #3]
 8000c70:	6879      	ldr	r1, [r7, #4]
 8000c72:	4613      	mov	r3, r2
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	4413      	add	r3, r2
 8000c78:	00db      	lsls	r3, r3, #3
 8000c7a:	440b      	add	r3, r1
 8000c7c:	333d      	adds	r3, #61	; 0x3d
 8000c7e:	2200      	movs	r2, #0
 8000c80:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8000c82:	78fa      	ldrb	r2, [r7, #3]
 8000c84:	6879      	ldr	r1, [r7, #4]
 8000c86:	4613      	mov	r3, r2
 8000c88:	009b      	lsls	r3, r3, #2
 8000c8a:	4413      	add	r3, r2
 8000c8c:	00db      	lsls	r3, r3, #3
 8000c8e:	440b      	add	r3, r1
 8000c90:	3338      	adds	r3, #56	; 0x38
 8000c92:	787a      	ldrb	r2, [r7, #1]
 8000c94:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8000c96:	78fa      	ldrb	r2, [r7, #3]
 8000c98:	6879      	ldr	r1, [r7, #4]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4413      	add	r3, r2
 8000ca0:	00db      	lsls	r3, r3, #3
 8000ca2:	440b      	add	r3, r1
 8000ca4:	3340      	adds	r3, #64	; 0x40
 8000ca6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000ca8:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8000caa:	78fa      	ldrb	r2, [r7, #3]
 8000cac:	6879      	ldr	r1, [r7, #4]
 8000cae:	4613      	mov	r3, r2
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	4413      	add	r3, r2
 8000cb4:	00db      	lsls	r3, r3, #3
 8000cb6:	440b      	add	r3, r1
 8000cb8:	3339      	adds	r3, #57	; 0x39
 8000cba:	78fa      	ldrb	r2, [r7, #3]
 8000cbc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8000cbe:	78fa      	ldrb	r2, [r7, #3]
 8000cc0:	6879      	ldr	r1, [r7, #4]
 8000cc2:	4613      	mov	r3, r2
 8000cc4:	009b      	lsls	r3, r3, #2
 8000cc6:	4413      	add	r3, r2
 8000cc8:	00db      	lsls	r3, r3, #3
 8000cca:	440b      	add	r3, r1
 8000ccc:	333f      	adds	r3, #63	; 0x3f
 8000cce:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000cd2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8000cd4:	78fa      	ldrb	r2, [r7, #3]
 8000cd6:	78bb      	ldrb	r3, [r7, #2]
 8000cd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000cdc:	b2d8      	uxtb	r0, r3
 8000cde:	6879      	ldr	r1, [r7, #4]
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	4413      	add	r3, r2
 8000ce6:	00db      	lsls	r3, r3, #3
 8000ce8:	440b      	add	r3, r1
 8000cea:	333a      	adds	r3, #58	; 0x3a
 8000cec:	4602      	mov	r2, r0
 8000cee:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8000cf0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	da0a      	bge.n	8000d0e <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8000cf8:	78fa      	ldrb	r2, [r7, #3]
 8000cfa:	6879      	ldr	r1, [r7, #4]
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	4413      	add	r3, r2
 8000d02:	00db      	lsls	r3, r3, #3
 8000d04:	440b      	add	r3, r1
 8000d06:	333b      	adds	r3, #59	; 0x3b
 8000d08:	2201      	movs	r2, #1
 8000d0a:	701a      	strb	r2, [r3, #0]
 8000d0c:	e009      	b.n	8000d22 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8000d0e:	78fa      	ldrb	r2, [r7, #3]
 8000d10:	6879      	ldr	r1, [r7, #4]
 8000d12:	4613      	mov	r3, r2
 8000d14:	009b      	lsls	r3, r3, #2
 8000d16:	4413      	add	r3, r2
 8000d18:	00db      	lsls	r3, r3, #3
 8000d1a:	440b      	add	r3, r1
 8000d1c:	333b      	adds	r3, #59	; 0x3b
 8000d1e:	2200      	movs	r2, #0
 8000d20:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8000d22:	78fa      	ldrb	r2, [r7, #3]
 8000d24:	6879      	ldr	r1, [r7, #4]
 8000d26:	4613      	mov	r3, r2
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	4413      	add	r3, r2
 8000d2c:	00db      	lsls	r3, r3, #3
 8000d2e:	440b      	add	r3, r1
 8000d30:	333c      	adds	r3, #60	; 0x3c
 8000d32:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000d36:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6818      	ldr	r0, [r3, #0]
 8000d3c:	787c      	ldrb	r4, [r7, #1]
 8000d3e:	78ba      	ldrb	r2, [r7, #2]
 8000d40:	78f9      	ldrb	r1, [r7, #3]
 8000d42:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000d44:	9302      	str	r3, [sp, #8]
 8000d46:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000d4a:	9301      	str	r3, [sp, #4]
 8000d4c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d50:	9300      	str	r3, [sp, #0]
 8000d52:	4623      	mov	r3, r4
 8000d54:	f003 ff9a 	bl	8004c8c <USB_HC_Init>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3714      	adds	r7, #20
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd90      	pop	{r4, r7, pc}

08000d6e <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	b084      	sub	sp, #16
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	6078      	str	r0, [r7, #4]
 8000d76:	460b      	mov	r3, r1
 8000d78:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000d84:	2b01      	cmp	r3, #1
 8000d86:	d101      	bne.n	8000d8c <HAL_HCD_HC_Halt+0x1e>
 8000d88:	2302      	movs	r3, #2
 8000d8a:	e00f      	b.n	8000dac <HAL_HCD_HC_Halt+0x3e>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2201      	movs	r2, #1
 8000d90:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	78fa      	ldrb	r2, [r7, #3]
 8000d9a:	4611      	mov	r1, r2
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f004 f9d4 	bl	800514a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	2200      	movs	r2, #0
 8000da6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3710      	adds	r7, #16
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}

08000db4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	4608      	mov	r0, r1
 8000dbe:	4611      	mov	r1, r2
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	70fb      	strb	r3, [r7, #3]
 8000dc6:	460b      	mov	r3, r1
 8000dc8:	70bb      	strb	r3, [r7, #2]
 8000dca:	4613      	mov	r3, r2
 8000dcc:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8000dce:	78fa      	ldrb	r2, [r7, #3]
 8000dd0:	6879      	ldr	r1, [r7, #4]
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	009b      	lsls	r3, r3, #2
 8000dd6:	4413      	add	r3, r2
 8000dd8:	00db      	lsls	r3, r3, #3
 8000dda:	440b      	add	r3, r1
 8000ddc:	333b      	adds	r3, #59	; 0x3b
 8000dde:	78ba      	ldrb	r2, [r7, #2]
 8000de0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8000de2:	78fa      	ldrb	r2, [r7, #3]
 8000de4:	6879      	ldr	r1, [r7, #4]
 8000de6:	4613      	mov	r3, r2
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	4413      	add	r3, r2
 8000dec:	00db      	lsls	r3, r3, #3
 8000dee:	440b      	add	r3, r1
 8000df0:	333f      	adds	r3, #63	; 0x3f
 8000df2:	787a      	ldrb	r2, [r7, #1]
 8000df4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8000df6:	7c3b      	ldrb	r3, [r7, #16]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d10a      	bne.n	8000e12 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8000dfc:	78fa      	ldrb	r2, [r7, #3]
 8000dfe:	6879      	ldr	r1, [r7, #4]
 8000e00:	4613      	mov	r3, r2
 8000e02:	009b      	lsls	r3, r3, #2
 8000e04:	4413      	add	r3, r2
 8000e06:	00db      	lsls	r3, r3, #3
 8000e08:	440b      	add	r3, r1
 8000e0a:	3342      	adds	r3, #66	; 0x42
 8000e0c:	2203      	movs	r2, #3
 8000e0e:	701a      	strb	r2, [r3, #0]
 8000e10:	e009      	b.n	8000e26 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000e12:	78fa      	ldrb	r2, [r7, #3]
 8000e14:	6879      	ldr	r1, [r7, #4]
 8000e16:	4613      	mov	r3, r2
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	4413      	add	r3, r2
 8000e1c:	00db      	lsls	r3, r3, #3
 8000e1e:	440b      	add	r3, r1
 8000e20:	3342      	adds	r3, #66	; 0x42
 8000e22:	2202      	movs	r2, #2
 8000e24:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8000e26:	787b      	ldrb	r3, [r7, #1]
 8000e28:	2b03      	cmp	r3, #3
 8000e2a:	f200 80d6 	bhi.w	8000fda <HAL_HCD_HC_SubmitRequest+0x226>
 8000e2e:	a201      	add	r2, pc, #4	; (adr r2, 8000e34 <HAL_HCD_HC_SubmitRequest+0x80>)
 8000e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e34:	08000e45 	.word	0x08000e45
 8000e38:	08000fc5 	.word	0x08000fc5
 8000e3c:	08000eb1 	.word	0x08000eb1
 8000e40:	08000f3b 	.word	0x08000f3b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8000e44:	7c3b      	ldrb	r3, [r7, #16]
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	f040 80c9 	bne.w	8000fde <HAL_HCD_HC_SubmitRequest+0x22a>
 8000e4c:	78bb      	ldrb	r3, [r7, #2]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f040 80c5 	bne.w	8000fde <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8000e54:	8b3b      	ldrh	r3, [r7, #24]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d109      	bne.n	8000e6e <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8000e5a:	78fa      	ldrb	r2, [r7, #3]
 8000e5c:	6879      	ldr	r1, [r7, #4]
 8000e5e:	4613      	mov	r3, r2
 8000e60:	009b      	lsls	r3, r3, #2
 8000e62:	4413      	add	r3, r2
 8000e64:	00db      	lsls	r3, r3, #3
 8000e66:	440b      	add	r3, r1
 8000e68:	3351      	adds	r3, #81	; 0x51
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000e6e:	78fa      	ldrb	r2, [r7, #3]
 8000e70:	6879      	ldr	r1, [r7, #4]
 8000e72:	4613      	mov	r3, r2
 8000e74:	009b      	lsls	r3, r3, #2
 8000e76:	4413      	add	r3, r2
 8000e78:	00db      	lsls	r3, r3, #3
 8000e7a:	440b      	add	r3, r1
 8000e7c:	3351      	adds	r3, #81	; 0x51
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d10a      	bne.n	8000e9a <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000e84:	78fa      	ldrb	r2, [r7, #3]
 8000e86:	6879      	ldr	r1, [r7, #4]
 8000e88:	4613      	mov	r3, r2
 8000e8a:	009b      	lsls	r3, r3, #2
 8000e8c:	4413      	add	r3, r2
 8000e8e:	00db      	lsls	r3, r3, #3
 8000e90:	440b      	add	r3, r1
 8000e92:	3342      	adds	r3, #66	; 0x42
 8000e94:	2200      	movs	r2, #0
 8000e96:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000e98:	e0a1      	b.n	8000fde <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000e9a:	78fa      	ldrb	r2, [r7, #3]
 8000e9c:	6879      	ldr	r1, [r7, #4]
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	009b      	lsls	r3, r3, #2
 8000ea2:	4413      	add	r3, r2
 8000ea4:	00db      	lsls	r3, r3, #3
 8000ea6:	440b      	add	r3, r1
 8000ea8:	3342      	adds	r3, #66	; 0x42
 8000eaa:	2202      	movs	r2, #2
 8000eac:	701a      	strb	r2, [r3, #0]
      break;
 8000eae:	e096      	b.n	8000fde <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8000eb0:	78bb      	ldrb	r3, [r7, #2]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d120      	bne.n	8000ef8 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000eb6:	78fa      	ldrb	r2, [r7, #3]
 8000eb8:	6879      	ldr	r1, [r7, #4]
 8000eba:	4613      	mov	r3, r2
 8000ebc:	009b      	lsls	r3, r3, #2
 8000ebe:	4413      	add	r3, r2
 8000ec0:	00db      	lsls	r3, r3, #3
 8000ec2:	440b      	add	r3, r1
 8000ec4:	3351      	adds	r3, #81	; 0x51
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d10a      	bne.n	8000ee2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000ecc:	78fa      	ldrb	r2, [r7, #3]
 8000ece:	6879      	ldr	r1, [r7, #4]
 8000ed0:	4613      	mov	r3, r2
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	4413      	add	r3, r2
 8000ed6:	00db      	lsls	r3, r3, #3
 8000ed8:	440b      	add	r3, r1
 8000eda:	3342      	adds	r3, #66	; 0x42
 8000edc:	2200      	movs	r2, #0
 8000ede:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8000ee0:	e07e      	b.n	8000fe0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000ee2:	78fa      	ldrb	r2, [r7, #3]
 8000ee4:	6879      	ldr	r1, [r7, #4]
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	4413      	add	r3, r2
 8000eec:	00db      	lsls	r3, r3, #3
 8000eee:	440b      	add	r3, r1
 8000ef0:	3342      	adds	r3, #66	; 0x42
 8000ef2:	2202      	movs	r2, #2
 8000ef4:	701a      	strb	r2, [r3, #0]
      break;
 8000ef6:	e073      	b.n	8000fe0 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000ef8:	78fa      	ldrb	r2, [r7, #3]
 8000efa:	6879      	ldr	r1, [r7, #4]
 8000efc:	4613      	mov	r3, r2
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	4413      	add	r3, r2
 8000f02:	00db      	lsls	r3, r3, #3
 8000f04:	440b      	add	r3, r1
 8000f06:	3350      	adds	r3, #80	; 0x50
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d10a      	bne.n	8000f24 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f0e:	78fa      	ldrb	r2, [r7, #3]
 8000f10:	6879      	ldr	r1, [r7, #4]
 8000f12:	4613      	mov	r3, r2
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	4413      	add	r3, r2
 8000f18:	00db      	lsls	r3, r3, #3
 8000f1a:	440b      	add	r3, r1
 8000f1c:	3342      	adds	r3, #66	; 0x42
 8000f1e:	2200      	movs	r2, #0
 8000f20:	701a      	strb	r2, [r3, #0]
      break;
 8000f22:	e05d      	b.n	8000fe0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f24:	78fa      	ldrb	r2, [r7, #3]
 8000f26:	6879      	ldr	r1, [r7, #4]
 8000f28:	4613      	mov	r3, r2
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	4413      	add	r3, r2
 8000f2e:	00db      	lsls	r3, r3, #3
 8000f30:	440b      	add	r3, r1
 8000f32:	3342      	adds	r3, #66	; 0x42
 8000f34:	2202      	movs	r2, #2
 8000f36:	701a      	strb	r2, [r3, #0]
      break;
 8000f38:	e052      	b.n	8000fe0 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8000f3a:	78bb      	ldrb	r3, [r7, #2]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d120      	bne.n	8000f82 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000f40:	78fa      	ldrb	r2, [r7, #3]
 8000f42:	6879      	ldr	r1, [r7, #4]
 8000f44:	4613      	mov	r3, r2
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	4413      	add	r3, r2
 8000f4a:	00db      	lsls	r3, r3, #3
 8000f4c:	440b      	add	r3, r1
 8000f4e:	3351      	adds	r3, #81	; 0x51
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d10a      	bne.n	8000f6c <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f56:	78fa      	ldrb	r2, [r7, #3]
 8000f58:	6879      	ldr	r1, [r7, #4]
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	4413      	add	r3, r2
 8000f60:	00db      	lsls	r3, r3, #3
 8000f62:	440b      	add	r3, r1
 8000f64:	3342      	adds	r3, #66	; 0x42
 8000f66:	2200      	movs	r2, #0
 8000f68:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000f6a:	e039      	b.n	8000fe0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f6c:	78fa      	ldrb	r2, [r7, #3]
 8000f6e:	6879      	ldr	r1, [r7, #4]
 8000f70:	4613      	mov	r3, r2
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	4413      	add	r3, r2
 8000f76:	00db      	lsls	r3, r3, #3
 8000f78:	440b      	add	r3, r1
 8000f7a:	3342      	adds	r3, #66	; 0x42
 8000f7c:	2202      	movs	r2, #2
 8000f7e:	701a      	strb	r2, [r3, #0]
      break;
 8000f80:	e02e      	b.n	8000fe0 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000f82:	78fa      	ldrb	r2, [r7, #3]
 8000f84:	6879      	ldr	r1, [r7, #4]
 8000f86:	4613      	mov	r3, r2
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	4413      	add	r3, r2
 8000f8c:	00db      	lsls	r3, r3, #3
 8000f8e:	440b      	add	r3, r1
 8000f90:	3350      	adds	r3, #80	; 0x50
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d10a      	bne.n	8000fae <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f98:	78fa      	ldrb	r2, [r7, #3]
 8000f9a:	6879      	ldr	r1, [r7, #4]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	009b      	lsls	r3, r3, #2
 8000fa0:	4413      	add	r3, r2
 8000fa2:	00db      	lsls	r3, r3, #3
 8000fa4:	440b      	add	r3, r1
 8000fa6:	3342      	adds	r3, #66	; 0x42
 8000fa8:	2200      	movs	r2, #0
 8000faa:	701a      	strb	r2, [r3, #0]
      break;
 8000fac:	e018      	b.n	8000fe0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000fae:	78fa      	ldrb	r2, [r7, #3]
 8000fb0:	6879      	ldr	r1, [r7, #4]
 8000fb2:	4613      	mov	r3, r2
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	4413      	add	r3, r2
 8000fb8:	00db      	lsls	r3, r3, #3
 8000fba:	440b      	add	r3, r1
 8000fbc:	3342      	adds	r3, #66	; 0x42
 8000fbe:	2202      	movs	r2, #2
 8000fc0:	701a      	strb	r2, [r3, #0]
      break;
 8000fc2:	e00d      	b.n	8000fe0 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000fc4:	78fa      	ldrb	r2, [r7, #3]
 8000fc6:	6879      	ldr	r1, [r7, #4]
 8000fc8:	4613      	mov	r3, r2
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	4413      	add	r3, r2
 8000fce:	00db      	lsls	r3, r3, #3
 8000fd0:	440b      	add	r3, r1
 8000fd2:	3342      	adds	r3, #66	; 0x42
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	701a      	strb	r2, [r3, #0]
      break;
 8000fd8:	e002      	b.n	8000fe0 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8000fda:	bf00      	nop
 8000fdc:	e000      	b.n	8000fe0 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8000fde:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8000fe0:	78fa      	ldrb	r2, [r7, #3]
 8000fe2:	6879      	ldr	r1, [r7, #4]
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	4413      	add	r3, r2
 8000fea:	00db      	lsls	r3, r3, #3
 8000fec:	440b      	add	r3, r1
 8000fee:	3344      	adds	r3, #68	; 0x44
 8000ff0:	697a      	ldr	r2, [r7, #20]
 8000ff2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8000ff4:	78fa      	ldrb	r2, [r7, #3]
 8000ff6:	8b39      	ldrh	r1, [r7, #24]
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	4413      	add	r3, r2
 8001000:	00db      	lsls	r3, r3, #3
 8001002:	4403      	add	r3, r0
 8001004:	3348      	adds	r3, #72	; 0x48
 8001006:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001008:	78fa      	ldrb	r2, [r7, #3]
 800100a:	6879      	ldr	r1, [r7, #4]
 800100c:	4613      	mov	r3, r2
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	4413      	add	r3, r2
 8001012:	00db      	lsls	r3, r3, #3
 8001014:	440b      	add	r3, r1
 8001016:	335c      	adds	r3, #92	; 0x5c
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800101c:	78fa      	ldrb	r2, [r7, #3]
 800101e:	6879      	ldr	r1, [r7, #4]
 8001020:	4613      	mov	r3, r2
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	4413      	add	r3, r2
 8001026:	00db      	lsls	r3, r3, #3
 8001028:	440b      	add	r3, r1
 800102a:	334c      	adds	r3, #76	; 0x4c
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001030:	78fa      	ldrb	r2, [r7, #3]
 8001032:	6879      	ldr	r1, [r7, #4]
 8001034:	4613      	mov	r3, r2
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	4413      	add	r3, r2
 800103a:	00db      	lsls	r3, r3, #3
 800103c:	440b      	add	r3, r1
 800103e:	3339      	adds	r3, #57	; 0x39
 8001040:	78fa      	ldrb	r2, [r7, #3]
 8001042:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001044:	78fa      	ldrb	r2, [r7, #3]
 8001046:	6879      	ldr	r1, [r7, #4]
 8001048:	4613      	mov	r3, r2
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	4413      	add	r3, r2
 800104e:	00db      	lsls	r3, r3, #3
 8001050:	440b      	add	r3, r1
 8001052:	335d      	adds	r3, #93	; 0x5d
 8001054:	2200      	movs	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6818      	ldr	r0, [r3, #0]
 800105c:	78fa      	ldrb	r2, [r7, #3]
 800105e:	4613      	mov	r3, r2
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	4413      	add	r3, r2
 8001064:	00db      	lsls	r3, r3, #3
 8001066:	3338      	adds	r3, #56	; 0x38
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	18d1      	adds	r1, r2, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	691b      	ldr	r3, [r3, #16]
 8001070:	b2db      	uxtb	r3, r3
 8001072:	461a      	mov	r2, r3
 8001074:	f003 ff14 	bl	8004ea0 <USB_HC_StartXfer>
 8001078:	4603      	mov	r3, r0
}
 800107a:	4618      	mov	r0, r3
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop

08001084 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b086      	sub	sp, #24
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4618      	mov	r0, r3
 800109c:	f003 fc31 	bl	8004902 <USB_GetMode>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	f040 80f1 	bne.w	800128a <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f003 fc15 	bl	80048dc <USB_ReadInterrupts>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	f000 80e7 	beq.w	8001288 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4618      	mov	r0, r3
 80010c0:	f003 fc0c 	bl	80048dc <USB_ReadInterrupts>
 80010c4:	4603      	mov	r3, r0
 80010c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010ca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80010ce:	d104      	bne.n	80010da <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80010d8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4618      	mov	r0, r3
 80010e0:	f003 fbfc 	bl	80048dc <USB_ReadInterrupts>
 80010e4:	4603      	mov	r3, r0
 80010e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80010ee:	d104      	bne.n	80010fa <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80010f8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4618      	mov	r0, r3
 8001100:	f003 fbec 	bl	80048dc <USB_ReadInterrupts>
 8001104:	4603      	mov	r3, r0
 8001106:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800110a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800110e:	d104      	bne.n	800111a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001118:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4618      	mov	r0, r3
 8001120:	f003 fbdc 	bl	80048dc <USB_ReadInterrupts>
 8001124:	4603      	mov	r3, r0
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	2b02      	cmp	r3, #2
 800112c:	d103      	bne.n	8001136 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2202      	movs	r2, #2
 8001134:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4618      	mov	r0, r3
 800113c:	f003 fbce 	bl	80048dc <USB_ReadInterrupts>
 8001140:	4603      	mov	r3, r0
 8001142:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001146:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800114a:	d117      	bne.n	800117c <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	68fa      	ldr	r2, [r7, #12]
 8001156:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800115a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800115e:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f006 fd3b 	bl	8007bdc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2101      	movs	r1, #1
 800116c:	4618      	mov	r0, r3
 800116e:	f003 fcc7 	bl	8004b00 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800117a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f003 fbab 	bl	80048dc <USB_ReadInterrupts>
 8001186:	4603      	mov	r3, r0
 8001188:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800118c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001190:	d102      	bne.n	8001198 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f001 f8c8 	bl	8002328 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4618      	mov	r0, r3
 800119e:	f003 fb9d 	bl	80048dc <USB_ReadInterrupts>
 80011a2:	4603      	mov	r3, r0
 80011a4:	f003 0308 	and.w	r3, r3, #8
 80011a8:	2b08      	cmp	r3, #8
 80011aa:	d106      	bne.n	80011ba <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f006 fcf9 	bl	8007ba4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	2208      	movs	r2, #8
 80011b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f003 fb8c 	bl	80048dc <USB_ReadInterrupts>
 80011c4:	4603      	mov	r3, r0
 80011c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80011ce:	d138      	bne.n	8001242 <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f003 ffa7 	bl	8005128 <USB_HC_ReadInterrupt>
 80011da:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80011dc:	2300      	movs	r3, #0
 80011de:	617b      	str	r3, [r7, #20]
 80011e0:	e025      	b.n	800122e <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	f003 030f 	and.w	r3, r3, #15
 80011e8:	68ba      	ldr	r2, [r7, #8]
 80011ea:	fa22 f303 	lsr.w	r3, r2, r3
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d018      	beq.n	8001228 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	015a      	lsls	r2, r3, #5
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	4413      	add	r3, r2
 80011fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001208:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800120c:	d106      	bne.n	800121c <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	b2db      	uxtb	r3, r3
 8001212:	4619      	mov	r1, r3
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	f000 f8cf 	bl	80013b8 <HCD_HC_IN_IRQHandler>
 800121a:	e005      	b.n	8001228 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	b2db      	uxtb	r3, r3
 8001220:	4619      	mov	r1, r3
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f000 fc5f 	bl	8001ae6 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	3301      	adds	r3, #1
 800122c:	617b      	str	r3, [r7, #20]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	697a      	ldr	r2, [r7, #20]
 8001234:	429a      	cmp	r2, r3
 8001236:	d3d4      	bcc.n	80011e2 <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001240:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4618      	mov	r0, r3
 8001248:	f003 fb48 	bl	80048dc <USB_ReadInterrupts>
 800124c:	4603      	mov	r3, r0
 800124e:	f003 0310 	and.w	r3, r3, #16
 8001252:	2b10      	cmp	r3, #16
 8001254:	d101      	bne.n	800125a <HAL_HCD_IRQHandler+0x1d6>
 8001256:	2301      	movs	r3, #1
 8001258:	e000      	b.n	800125c <HAL_HCD_IRQHandler+0x1d8>
 800125a:	2300      	movs	r3, #0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d014      	beq.n	800128a <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	699a      	ldr	r2, [r3, #24]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f022 0210 	bic.w	r2, r2, #16
 800126e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f000 ffad 	bl	80021d0 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	699a      	ldr	r2, [r3, #24]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f042 0210 	orr.w	r2, r2, #16
 8001284:	619a      	str	r2, [r3, #24]
 8001286:	e000      	b.n	800128a <HAL_HCD_IRQHandler+0x206>
      return;
 8001288:	bf00      	nop
    }
  }
}
 800128a:	3718      	adds	r7, #24
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d101      	bne.n	80012a6 <HAL_HCD_Start+0x16>
 80012a2:	2302      	movs	r3, #2
 80012a4:	e013      	b.n	80012ce <HAL_HCD_Start+0x3e>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2201      	movs	r2, #1
 80012aa:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f003 fa1f 	bl	80046f6 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2101      	movs	r1, #1
 80012be:	4618      	mov	r0, r3
 80012c0:	f003 fc82 	bl	8004bc8 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2200      	movs	r2, #0
 80012c8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b082      	sub	sp, #8
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d101      	bne.n	80012ec <HAL_HCD_Stop+0x16>
 80012e8:	2302      	movs	r3, #2
 80012ea:	e00d      	b.n	8001308 <HAL_HCD_Stop+0x32>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2201      	movs	r2, #1
 80012f0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f004 f861 	bl	80053c0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2200      	movs	r2, #0
 8001302:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8001306:	2300      	movs	r3, #0
}
 8001308:	4618      	mov	r0, r3
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4618      	mov	r0, r3
 800131e:	f003 fc29 	bl	8004b74 <USB_ResetPort>
 8001322:	4603      	mov	r3, r0
}
 8001324:	4618      	mov	r0, r3
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	460b      	mov	r3, r1
 8001336:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001338:	78fa      	ldrb	r2, [r7, #3]
 800133a:	6879      	ldr	r1, [r7, #4]
 800133c:	4613      	mov	r3, r2
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	4413      	add	r3, r2
 8001342:	00db      	lsls	r3, r3, #3
 8001344:	440b      	add	r3, r1
 8001346:	335c      	adds	r3, #92	; 0x5c
 8001348:	781b      	ldrb	r3, [r3, #0]
}
 800134a:	4618      	mov	r0, r3
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001356:	b480      	push	{r7}
 8001358:	b083      	sub	sp, #12
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
 800135e:	460b      	mov	r3, r1
 8001360:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001362:	78fa      	ldrb	r2, [r7, #3]
 8001364:	6879      	ldr	r1, [r7, #4]
 8001366:	4613      	mov	r3, r2
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	4413      	add	r3, r2
 800136c:	00db      	lsls	r3, r3, #3
 800136e:	440b      	add	r3, r1
 8001370:	334c      	adds	r3, #76	; 0x4c
 8001372:	681b      	ldr	r3, [r3, #0]
}
 8001374:	4618      	mov	r0, r3
 8001376:	370c      	adds	r7, #12
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4618      	mov	r0, r3
 800138e:	f003 fc6b 	bl	8004c68 <USB_GetCurrentFrame>
 8001392:	4603      	mov	r3, r0
}
 8001394:	4618      	mov	r0, r3
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f003 fc46 	bl	8004c3a <USB_GetHostSpeed>
 80013ae:	4603      	mov	r3, r0
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}

080013b8 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b086      	sub	sp, #24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	460b      	mov	r3, r1
 80013c2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80013ce:	78fb      	ldrb	r3, [r7, #3]
 80013d0:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	015a      	lsls	r2, r3, #5
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	4413      	add	r3, r2
 80013da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f003 0304 	and.w	r3, r3, #4
 80013e4:	2b04      	cmp	r3, #4
 80013e6:	d119      	bne.n	800141c <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	015a      	lsls	r2, r3, #5
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	4413      	add	r3, r2
 80013f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80013f4:	461a      	mov	r2, r3
 80013f6:	2304      	movs	r3, #4
 80013f8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	015a      	lsls	r2, r3, #5
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	4413      	add	r3, r2
 8001402:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	0151      	lsls	r1, r2, #5
 800140c:	693a      	ldr	r2, [r7, #16]
 800140e:	440a      	add	r2, r1
 8001410:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001414:	f043 0302 	orr.w	r3, r3, #2
 8001418:	60d3      	str	r3, [r2, #12]
 800141a:	e095      	b.n	8001548 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	015a      	lsls	r2, r3, #5
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	4413      	add	r3, r2
 8001424:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	f003 0320 	and.w	r3, r3, #32
 800142e:	2b20      	cmp	r3, #32
 8001430:	d109      	bne.n	8001446 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	015a      	lsls	r2, r3, #5
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	4413      	add	r3, r2
 800143a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800143e:	461a      	mov	r2, r3
 8001440:	2320      	movs	r3, #32
 8001442:	6093      	str	r3, [r2, #8]
 8001444:	e080      	b.n	8001548 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	015a      	lsls	r2, r3, #5
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	4413      	add	r3, r2
 800144e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	f003 0308 	and.w	r3, r3, #8
 8001458:	2b08      	cmp	r3, #8
 800145a:	d134      	bne.n	80014c6 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	015a      	lsls	r2, r3, #5
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	4413      	add	r3, r2
 8001464:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001468:	68db      	ldr	r3, [r3, #12]
 800146a:	68fa      	ldr	r2, [r7, #12]
 800146c:	0151      	lsls	r1, r2, #5
 800146e:	693a      	ldr	r2, [r7, #16]
 8001470:	440a      	add	r2, r1
 8001472:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001476:	f043 0302 	orr.w	r3, r3, #2
 800147a:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800147c:	6879      	ldr	r1, [r7, #4]
 800147e:	68fa      	ldr	r2, [r7, #12]
 8001480:	4613      	mov	r3, r2
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4413      	add	r3, r2
 8001486:	00db      	lsls	r3, r3, #3
 8001488:	440b      	add	r3, r1
 800148a:	335d      	adds	r3, #93	; 0x5d
 800148c:	2205      	movs	r2, #5
 800148e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	015a      	lsls	r2, r3, #5
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	4413      	add	r3, r2
 8001498:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800149c:	461a      	mov	r2, r3
 800149e:	2310      	movs	r3, #16
 80014a0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	015a      	lsls	r2, r3, #5
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	4413      	add	r3, r2
 80014aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014ae:	461a      	mov	r2, r3
 80014b0:	2308      	movs	r3, #8
 80014b2:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	68fa      	ldr	r2, [r7, #12]
 80014ba:	b2d2      	uxtb	r2, r2
 80014bc:	4611      	mov	r1, r2
 80014be:	4618      	mov	r0, r3
 80014c0:	f003 fe43 	bl	800514a <USB_HC_Halt>
 80014c4:	e040      	b.n	8001548 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	015a      	lsls	r2, r3, #5
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	4413      	add	r3, r2
 80014ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014dc:	d134      	bne.n	8001548 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	015a      	lsls	r2, r3, #5
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	4413      	add	r3, r2
 80014e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	68fa      	ldr	r2, [r7, #12]
 80014ee:	0151      	lsls	r1, r2, #5
 80014f0:	693a      	ldr	r2, [r7, #16]
 80014f2:	440a      	add	r2, r1
 80014f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80014f8:	f043 0302 	orr.w	r3, r3, #2
 80014fc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	68fa      	ldr	r2, [r7, #12]
 8001504:	b2d2      	uxtb	r2, r2
 8001506:	4611      	mov	r1, r2
 8001508:	4618      	mov	r0, r3
 800150a:	f003 fe1e 	bl	800514a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	015a      	lsls	r2, r3, #5
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	4413      	add	r3, r2
 8001516:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800151a:	461a      	mov	r2, r3
 800151c:	2310      	movs	r3, #16
 800151e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001520:	6879      	ldr	r1, [r7, #4]
 8001522:	68fa      	ldr	r2, [r7, #12]
 8001524:	4613      	mov	r3, r2
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	4413      	add	r3, r2
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	440b      	add	r3, r1
 800152e:	335d      	adds	r3, #93	; 0x5d
 8001530:	2208      	movs	r2, #8
 8001532:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	015a      	lsls	r2, r3, #5
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	4413      	add	r3, r2
 800153c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001540:	461a      	mov	r2, r3
 8001542:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001546:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	015a      	lsls	r2, r3, #5
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	4413      	add	r3, r2
 8001550:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800155a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800155e:	d122      	bne.n	80015a6 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	015a      	lsls	r2, r3, #5
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	4413      	add	r3, r2
 8001568:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	0151      	lsls	r1, r2, #5
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	440a      	add	r2, r1
 8001576:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800157a:	f043 0302 	orr.w	r3, r3, #2
 800157e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	68fa      	ldr	r2, [r7, #12]
 8001586:	b2d2      	uxtb	r2, r2
 8001588:	4611      	mov	r1, r2
 800158a:	4618      	mov	r0, r3
 800158c:	f003 fddd 	bl	800514a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	015a      	lsls	r2, r3, #5
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	4413      	add	r3, r2
 8001598:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800159c:	461a      	mov	r2, r3
 800159e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015a2:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80015a4:	e29b      	b.n	8001ade <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	015a      	lsls	r2, r3, #5
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	4413      	add	r3, r2
 80015ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	f003 0301 	and.w	r3, r3, #1
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	f040 80c1 	bne.w	8001740 <HCD_HC_IN_IRQHandler+0x388>
    if (hhcd->Init.dma_enable != 0U)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	691b      	ldr	r3, [r3, #16]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d01b      	beq.n	80015fe <HCD_HC_IN_IRQHandler+0x246>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80015c6:	6879      	ldr	r1, [r7, #4]
 80015c8:	68fa      	ldr	r2, [r7, #12]
 80015ca:	4613      	mov	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	440b      	add	r3, r1
 80015d4:	3348      	adds	r3, #72	; 0x48
 80015d6:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	0159      	lsls	r1, r3, #5
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	440b      	add	r3, r1
 80015e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80015ea:	1ad1      	subs	r1, r2, r3
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	68fa      	ldr	r2, [r7, #12]
 80015f0:	4613      	mov	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	4413      	add	r3, r2
 80015f6:	00db      	lsls	r3, r3, #3
 80015f8:	4403      	add	r3, r0
 80015fa:	334c      	adds	r3, #76	; 0x4c
 80015fc:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80015fe:	6879      	ldr	r1, [r7, #4]
 8001600:	68fa      	ldr	r2, [r7, #12]
 8001602:	4613      	mov	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4413      	add	r3, r2
 8001608:	00db      	lsls	r3, r3, #3
 800160a:	440b      	add	r3, r1
 800160c:	335d      	adds	r3, #93	; 0x5d
 800160e:	2201      	movs	r2, #1
 8001610:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001612:	6879      	ldr	r1, [r7, #4]
 8001614:	68fa      	ldr	r2, [r7, #12]
 8001616:	4613      	mov	r3, r2
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	4413      	add	r3, r2
 800161c:	00db      	lsls	r3, r3, #3
 800161e:	440b      	add	r3, r1
 8001620:	3358      	adds	r3, #88	; 0x58
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	015a      	lsls	r2, r3, #5
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	4413      	add	r3, r2
 800162e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001632:	461a      	mov	r2, r3
 8001634:	2301      	movs	r3, #1
 8001636:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001638:	6879      	ldr	r1, [r7, #4]
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	4613      	mov	r3, r2
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	4413      	add	r3, r2
 8001642:	00db      	lsls	r3, r3, #3
 8001644:	440b      	add	r3, r1
 8001646:	333f      	adds	r3, #63	; 0x3f
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d00a      	beq.n	8001664 <HCD_HC_IN_IRQHandler+0x2ac>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800164e:	6879      	ldr	r1, [r7, #4]
 8001650:	68fa      	ldr	r2, [r7, #12]
 8001652:	4613      	mov	r3, r2
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	4413      	add	r3, r2
 8001658:	00db      	lsls	r3, r3, #3
 800165a:	440b      	add	r3, r1
 800165c:	333f      	adds	r3, #63	; 0x3f
 800165e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001660:	2b02      	cmp	r3, #2
 8001662:	d121      	bne.n	80016a8 <HCD_HC_IN_IRQHandler+0x2f0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	015a      	lsls	r2, r3, #5
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	4413      	add	r3, r2
 800166c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	0151      	lsls	r1, r2, #5
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	440a      	add	r2, r1
 800167a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800167e:	f043 0302 	orr.w	r3, r3, #2
 8001682:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	68fa      	ldr	r2, [r7, #12]
 800168a:	b2d2      	uxtb	r2, r2
 800168c:	4611      	mov	r1, r2
 800168e:	4618      	mov	r0, r3
 8001690:	f003 fd5b 	bl	800514a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	015a      	lsls	r2, r3, #5
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	4413      	add	r3, r2
 800169c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016a0:	461a      	mov	r2, r3
 80016a2:	2310      	movs	r3, #16
 80016a4:	6093      	str	r3, [r2, #8]
 80016a6:	e034      	b.n	8001712 <HCD_HC_IN_IRQHandler+0x35a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80016a8:	6879      	ldr	r1, [r7, #4]
 80016aa:	68fa      	ldr	r2, [r7, #12]
 80016ac:	4613      	mov	r3, r2
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	4413      	add	r3, r2
 80016b2:	00db      	lsls	r3, r3, #3
 80016b4:	440b      	add	r3, r1
 80016b6:	333f      	adds	r3, #63	; 0x3f
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2b03      	cmp	r3, #3
 80016bc:	d129      	bne.n	8001712 <HCD_HC_IN_IRQHandler+0x35a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	015a      	lsls	r2, r3, #5
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	4413      	add	r3, r2
 80016c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	68fa      	ldr	r2, [r7, #12]
 80016ce:	0151      	lsls	r1, r2, #5
 80016d0:	693a      	ldr	r2, [r7, #16]
 80016d2:	440a      	add	r2, r1
 80016d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80016d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80016dc:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80016de:	6879      	ldr	r1, [r7, #4]
 80016e0:	68fa      	ldr	r2, [r7, #12]
 80016e2:	4613      	mov	r3, r2
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	4413      	add	r3, r2
 80016e8:	00db      	lsls	r3, r3, #3
 80016ea:	440b      	add	r3, r1
 80016ec:	335c      	adds	r3, #92	; 0x5c
 80016ee:	2201      	movs	r2, #1
 80016f0:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	b2d8      	uxtb	r0, r3
 80016f6:	6879      	ldr	r1, [r7, #4]
 80016f8:	68fa      	ldr	r2, [r7, #12]
 80016fa:	4613      	mov	r3, r2
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	4413      	add	r3, r2
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	440b      	add	r3, r1
 8001704:	335c      	adds	r3, #92	; 0x5c
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	461a      	mov	r2, r3
 800170a:	4601      	mov	r1, r0
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f006 fa73 	bl	8007bf8 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8001712:	6879      	ldr	r1, [r7, #4]
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	4613      	mov	r3, r2
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	4413      	add	r3, r2
 800171c:	00db      	lsls	r3, r3, #3
 800171e:	440b      	add	r3, r1
 8001720:	3350      	adds	r3, #80	; 0x50
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	f083 0301 	eor.w	r3, r3, #1
 8001728:	b2d8      	uxtb	r0, r3
 800172a:	6879      	ldr	r1, [r7, #4]
 800172c:	68fa      	ldr	r2, [r7, #12]
 800172e:	4613      	mov	r3, r2
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	4413      	add	r3, r2
 8001734:	00db      	lsls	r3, r3, #3
 8001736:	440b      	add	r3, r1
 8001738:	3350      	adds	r3, #80	; 0x50
 800173a:	4602      	mov	r2, r0
 800173c:	701a      	strb	r2, [r3, #0]
}
 800173e:	e1ce      	b.n	8001ade <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	015a      	lsls	r2, r3, #5
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	4413      	add	r3, r2
 8001748:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	2b02      	cmp	r3, #2
 8001754:	f040 80f1 	bne.w	800193a <HCD_HC_IN_IRQHandler+0x582>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	015a      	lsls	r2, r3, #5
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	4413      	add	r3, r2
 8001760:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001764:	68db      	ldr	r3, [r3, #12]
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	0151      	lsls	r1, r2, #5
 800176a:	693a      	ldr	r2, [r7, #16]
 800176c:	440a      	add	r2, r1
 800176e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001772:	f023 0302 	bic.w	r3, r3, #2
 8001776:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001778:	6879      	ldr	r1, [r7, #4]
 800177a:	68fa      	ldr	r2, [r7, #12]
 800177c:	4613      	mov	r3, r2
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	4413      	add	r3, r2
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	440b      	add	r3, r1
 8001786:	335d      	adds	r3, #93	; 0x5d
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d10a      	bne.n	80017a4 <HCD_HC_IN_IRQHandler+0x3ec>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800178e:	6879      	ldr	r1, [r7, #4]
 8001790:	68fa      	ldr	r2, [r7, #12]
 8001792:	4613      	mov	r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4413      	add	r3, r2
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	440b      	add	r3, r1
 800179c:	335c      	adds	r3, #92	; 0x5c
 800179e:	2201      	movs	r2, #1
 80017a0:	701a      	strb	r2, [r3, #0]
 80017a2:	e0b0      	b.n	8001906 <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80017a4:	6879      	ldr	r1, [r7, #4]
 80017a6:	68fa      	ldr	r2, [r7, #12]
 80017a8:	4613      	mov	r3, r2
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	4413      	add	r3, r2
 80017ae:	00db      	lsls	r3, r3, #3
 80017b0:	440b      	add	r3, r1
 80017b2:	335d      	adds	r3, #93	; 0x5d
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	2b05      	cmp	r3, #5
 80017b8:	d10a      	bne.n	80017d0 <HCD_HC_IN_IRQHandler+0x418>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80017ba:	6879      	ldr	r1, [r7, #4]
 80017bc:	68fa      	ldr	r2, [r7, #12]
 80017be:	4613      	mov	r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	4413      	add	r3, r2
 80017c4:	00db      	lsls	r3, r3, #3
 80017c6:	440b      	add	r3, r1
 80017c8:	335c      	adds	r3, #92	; 0x5c
 80017ca:	2205      	movs	r2, #5
 80017cc:	701a      	strb	r2, [r3, #0]
 80017ce:	e09a      	b.n	8001906 <HCD_HC_IN_IRQHandler+0x54e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80017d0:	6879      	ldr	r1, [r7, #4]
 80017d2:	68fa      	ldr	r2, [r7, #12]
 80017d4:	4613      	mov	r3, r2
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	4413      	add	r3, r2
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	440b      	add	r3, r1
 80017de:	335d      	adds	r3, #93	; 0x5d
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b06      	cmp	r3, #6
 80017e4:	d00a      	beq.n	80017fc <HCD_HC_IN_IRQHandler+0x444>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80017e6:	6879      	ldr	r1, [r7, #4]
 80017e8:	68fa      	ldr	r2, [r7, #12]
 80017ea:	4613      	mov	r3, r2
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	4413      	add	r3, r2
 80017f0:	00db      	lsls	r3, r3, #3
 80017f2:	440b      	add	r3, r1
 80017f4:	335d      	adds	r3, #93	; 0x5d
 80017f6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80017f8:	2b08      	cmp	r3, #8
 80017fa:	d156      	bne.n	80018aa <HCD_HC_IN_IRQHandler+0x4f2>
      hhcd->hc[ch_num].ErrCnt++;
 80017fc:	6879      	ldr	r1, [r7, #4]
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	4613      	mov	r3, r2
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	4413      	add	r3, r2
 8001806:	00db      	lsls	r3, r3, #3
 8001808:	440b      	add	r3, r1
 800180a:	3358      	adds	r3, #88	; 0x58
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	1c59      	adds	r1, r3, #1
 8001810:	6878      	ldr	r0, [r7, #4]
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	4613      	mov	r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	4413      	add	r3, r2
 800181a:	00db      	lsls	r3, r3, #3
 800181c:	4403      	add	r3, r0
 800181e:	3358      	adds	r3, #88	; 0x58
 8001820:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8001822:	6879      	ldr	r1, [r7, #4]
 8001824:	68fa      	ldr	r2, [r7, #12]
 8001826:	4613      	mov	r3, r2
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	4413      	add	r3, r2
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	440b      	add	r3, r1
 8001830:	3358      	adds	r3, #88	; 0x58
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2b03      	cmp	r3, #3
 8001836:	d914      	bls.n	8001862 <HCD_HC_IN_IRQHandler+0x4aa>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8001838:	6879      	ldr	r1, [r7, #4]
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	4613      	mov	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	4413      	add	r3, r2
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	440b      	add	r3, r1
 8001846:	3358      	adds	r3, #88	; 0x58
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800184c:	6879      	ldr	r1, [r7, #4]
 800184e:	68fa      	ldr	r2, [r7, #12]
 8001850:	4613      	mov	r3, r2
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	4413      	add	r3, r2
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	440b      	add	r3, r1
 800185a:	335c      	adds	r3, #92	; 0x5c
 800185c:	2204      	movs	r2, #4
 800185e:	701a      	strb	r2, [r3, #0]
 8001860:	e009      	b.n	8001876 <HCD_HC_IN_IRQHandler+0x4be>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001862:	6879      	ldr	r1, [r7, #4]
 8001864:	68fa      	ldr	r2, [r7, #12]
 8001866:	4613      	mov	r3, r2
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	4413      	add	r3, r2
 800186c:	00db      	lsls	r3, r3, #3
 800186e:	440b      	add	r3, r1
 8001870:	335c      	adds	r3, #92	; 0x5c
 8001872:	2202      	movs	r2, #2
 8001874:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	015a      	lsls	r2, r3, #5
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	4413      	add	r3, r2
 800187e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800188c:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001894:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	015a      	lsls	r2, r3, #5
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	4413      	add	r3, r2
 800189e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018a2:	461a      	mov	r2, r3
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	6013      	str	r3, [r2, #0]
 80018a8:	e02d      	b.n	8001906 <HCD_HC_IN_IRQHandler+0x54e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80018aa:	6879      	ldr	r1, [r7, #4]
 80018ac:	68fa      	ldr	r2, [r7, #12]
 80018ae:	4613      	mov	r3, r2
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	4413      	add	r3, r2
 80018b4:	00db      	lsls	r3, r3, #3
 80018b6:	440b      	add	r3, r1
 80018b8:	335d      	adds	r3, #93	; 0x5d
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b03      	cmp	r3, #3
 80018be:	d122      	bne.n	8001906 <HCD_HC_IN_IRQHandler+0x54e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80018c0:	6879      	ldr	r1, [r7, #4]
 80018c2:	68fa      	ldr	r2, [r7, #12]
 80018c4:	4613      	mov	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4413      	add	r3, r2
 80018ca:	00db      	lsls	r3, r3, #3
 80018cc:	440b      	add	r3, r1
 80018ce:	335c      	adds	r3, #92	; 0x5c
 80018d0:	2202      	movs	r2, #2
 80018d2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	015a      	lsls	r2, r3, #5
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	4413      	add	r3, r2
 80018dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80018ea:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80018f2:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	015a      	lsls	r2, r3, #5
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	4413      	add	r3, r2
 80018fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001900:	461a      	mov	r2, r3
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	015a      	lsls	r2, r3, #5
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	4413      	add	r3, r2
 800190e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001912:	461a      	mov	r2, r3
 8001914:	2302      	movs	r3, #2
 8001916:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	b2d8      	uxtb	r0, r3
 800191c:	6879      	ldr	r1, [r7, #4]
 800191e:	68fa      	ldr	r2, [r7, #12]
 8001920:	4613      	mov	r3, r2
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	4413      	add	r3, r2
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	440b      	add	r3, r1
 800192a:	335c      	adds	r3, #92	; 0x5c
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	461a      	mov	r2, r3
 8001930:	4601      	mov	r1, r0
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f006 f960 	bl	8007bf8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8001938:	e0d1      	b.n	8001ade <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	015a      	lsls	r2, r3, #5
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	4413      	add	r3, r2
 8001942:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800194c:	2b80      	cmp	r3, #128	; 0x80
 800194e:	d13e      	bne.n	80019ce <HCD_HC_IN_IRQHandler+0x616>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	015a      	lsls	r2, r3, #5
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	4413      	add	r3, r2
 8001958:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	68fa      	ldr	r2, [r7, #12]
 8001960:	0151      	lsls	r1, r2, #5
 8001962:	693a      	ldr	r2, [r7, #16]
 8001964:	440a      	add	r2, r1
 8001966:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800196a:	f043 0302 	orr.w	r3, r3, #2
 800196e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8001970:	6879      	ldr	r1, [r7, #4]
 8001972:	68fa      	ldr	r2, [r7, #12]
 8001974:	4613      	mov	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4413      	add	r3, r2
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	440b      	add	r3, r1
 800197e:	3358      	adds	r3, #88	; 0x58
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	1c59      	adds	r1, r3, #1
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	4613      	mov	r3, r2
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	4413      	add	r3, r2
 800198e:	00db      	lsls	r3, r3, #3
 8001990:	4403      	add	r3, r0
 8001992:	3358      	adds	r3, #88	; 0x58
 8001994:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001996:	6879      	ldr	r1, [r7, #4]
 8001998:	68fa      	ldr	r2, [r7, #12]
 800199a:	4613      	mov	r3, r2
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	4413      	add	r3, r2
 80019a0:	00db      	lsls	r3, r3, #3
 80019a2:	440b      	add	r3, r1
 80019a4:	335d      	adds	r3, #93	; 0x5d
 80019a6:	2206      	movs	r2, #6
 80019a8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	68fa      	ldr	r2, [r7, #12]
 80019b0:	b2d2      	uxtb	r2, r2
 80019b2:	4611      	mov	r1, r2
 80019b4:	4618      	mov	r0, r3
 80019b6:	f003 fbc8 	bl	800514a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	015a      	lsls	r2, r3, #5
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	4413      	add	r3, r2
 80019c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019c6:	461a      	mov	r2, r3
 80019c8:	2380      	movs	r3, #128	; 0x80
 80019ca:	6093      	str	r3, [r2, #8]
}
 80019cc:	e087      	b.n	8001ade <HCD_HC_IN_IRQHandler+0x726>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	015a      	lsls	r2, r3, #5
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	4413      	add	r3, r2
 80019d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f003 0310 	and.w	r3, r3, #16
 80019e0:	2b10      	cmp	r3, #16
 80019e2:	d17c      	bne.n	8001ade <HCD_HC_IN_IRQHandler+0x726>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80019e4:	6879      	ldr	r1, [r7, #4]
 80019e6:	68fa      	ldr	r2, [r7, #12]
 80019e8:	4613      	mov	r3, r2
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	4413      	add	r3, r2
 80019ee:	00db      	lsls	r3, r3, #3
 80019f0:	440b      	add	r3, r1
 80019f2:	333f      	adds	r3, #63	; 0x3f
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	2b03      	cmp	r3, #3
 80019f8:	d122      	bne.n	8001a40 <HCD_HC_IN_IRQHandler+0x688>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80019fa:	6879      	ldr	r1, [r7, #4]
 80019fc:	68fa      	ldr	r2, [r7, #12]
 80019fe:	4613      	mov	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	4413      	add	r3, r2
 8001a04:	00db      	lsls	r3, r3, #3
 8001a06:	440b      	add	r3, r1
 8001a08:	3358      	adds	r3, #88	; 0x58
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	015a      	lsls	r2, r3, #5
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	4413      	add	r3, r2
 8001a16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	68fa      	ldr	r2, [r7, #12]
 8001a1e:	0151      	lsls	r1, r2, #5
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	440a      	add	r2, r1
 8001a24:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001a28:	f043 0302 	orr.w	r3, r3, #2
 8001a2c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	68fa      	ldr	r2, [r7, #12]
 8001a34:	b2d2      	uxtb	r2, r2
 8001a36:	4611      	mov	r1, r2
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f003 fb86 	bl	800514a <USB_HC_Halt>
 8001a3e:	e045      	b.n	8001acc <HCD_HC_IN_IRQHandler+0x714>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001a40:	6879      	ldr	r1, [r7, #4]
 8001a42:	68fa      	ldr	r2, [r7, #12]
 8001a44:	4613      	mov	r3, r2
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	4413      	add	r3, r2
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	440b      	add	r3, r1
 8001a4e:	333f      	adds	r3, #63	; 0x3f
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d00a      	beq.n	8001a6c <HCD_HC_IN_IRQHandler+0x6b4>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001a56:	6879      	ldr	r1, [r7, #4]
 8001a58:	68fa      	ldr	r2, [r7, #12]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	4413      	add	r3, r2
 8001a60:	00db      	lsls	r3, r3, #3
 8001a62:	440b      	add	r3, r1
 8001a64:	333f      	adds	r3, #63	; 0x3f
 8001a66:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	d12f      	bne.n	8001acc <HCD_HC_IN_IRQHandler+0x714>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001a6c:	6879      	ldr	r1, [r7, #4]
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	4613      	mov	r3, r2
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	4413      	add	r3, r2
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	440b      	add	r3, r1
 8001a7a:	3358      	adds	r3, #88	; 0x58
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d121      	bne.n	8001acc <HCD_HC_IN_IRQHandler+0x714>
        hhcd->hc[ch_num].state = HC_NAK;
 8001a88:	6879      	ldr	r1, [r7, #4]
 8001a8a:	68fa      	ldr	r2, [r7, #12]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	4413      	add	r3, r2
 8001a92:	00db      	lsls	r3, r3, #3
 8001a94:	440b      	add	r3, r1
 8001a96:	335d      	adds	r3, #93	; 0x5d
 8001a98:	2203      	movs	r2, #3
 8001a9a:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	015a      	lsls	r2, r3, #5
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	0151      	lsls	r1, r2, #5
 8001aae:	693a      	ldr	r2, [r7, #16]
 8001ab0:	440a      	add	r2, r1
 8001ab2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001ab6:	f043 0302 	orr.w	r3, r3, #2
 8001aba:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	68fa      	ldr	r2, [r7, #12]
 8001ac2:	b2d2      	uxtb	r2, r2
 8001ac4:	4611      	mov	r1, r2
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f003 fb3f 	bl	800514a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	015a      	lsls	r2, r3, #5
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ad8:	461a      	mov	r2, r3
 8001ada:	2310      	movs	r3, #16
 8001adc:	6093      	str	r3, [r2, #8]
}
 8001ade:	bf00      	nop
 8001ae0:	3718      	adds	r7, #24
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b086      	sub	sp, #24
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
 8001aee:	460b      	mov	r3, r1
 8001af0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001afc:	78fb      	ldrb	r3, [r7, #3]
 8001afe:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	015a      	lsls	r2, r3, #5
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	4413      	add	r3, r2
 8001b08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f003 0304 	and.w	r3, r3, #4
 8001b12:	2b04      	cmp	r3, #4
 8001b14:	d119      	bne.n	8001b4a <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	015a      	lsls	r2, r3, #5
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b22:	461a      	mov	r2, r3
 8001b24:	2304      	movs	r3, #4
 8001b26:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	015a      	lsls	r2, r3, #5
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	4413      	add	r3, r2
 8001b30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	0151      	lsls	r1, r2, #5
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	440a      	add	r2, r1
 8001b3e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001b42:	f043 0302 	orr.w	r3, r3, #2
 8001b46:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8001b48:	e33e      	b.n	80021c8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	015a      	lsls	r2, r3, #5
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	4413      	add	r3, r2
 8001b52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f003 0320 	and.w	r3, r3, #32
 8001b5c:	2b20      	cmp	r3, #32
 8001b5e:	d141      	bne.n	8001be4 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	015a      	lsls	r2, r3, #5
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	4413      	add	r3, r2
 8001b68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	2320      	movs	r3, #32
 8001b70:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8001b72:	6879      	ldr	r1, [r7, #4]
 8001b74:	68fa      	ldr	r2, [r7, #12]
 8001b76:	4613      	mov	r3, r2
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	4413      	add	r3, r2
 8001b7c:	00db      	lsls	r3, r3, #3
 8001b7e:	440b      	add	r3, r1
 8001b80:	333d      	adds	r3, #61	; 0x3d
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	f040 831f 	bne.w	80021c8 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8001b8a:	6879      	ldr	r1, [r7, #4]
 8001b8c:	68fa      	ldr	r2, [r7, #12]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	4413      	add	r3, r2
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	440b      	add	r3, r1
 8001b98:	333d      	adds	r3, #61	; 0x3d
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001b9e:	6879      	ldr	r1, [r7, #4]
 8001ba0:	68fa      	ldr	r2, [r7, #12]
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	4413      	add	r3, r2
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	440b      	add	r3, r1
 8001bac:	335c      	adds	r3, #92	; 0x5c
 8001bae:	2202      	movs	r2, #2
 8001bb0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	015a      	lsls	r2, r3, #5
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	4413      	add	r3, r2
 8001bba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	68fa      	ldr	r2, [r7, #12]
 8001bc2:	0151      	lsls	r1, r2, #5
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	440a      	add	r2, r1
 8001bc8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001bcc:	f043 0302 	orr.w	r3, r3, #2
 8001bd0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	68fa      	ldr	r2, [r7, #12]
 8001bd8:	b2d2      	uxtb	r2, r2
 8001bda:	4611      	mov	r1, r2
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f003 fab4 	bl	800514a <USB_HC_Halt>
}
 8001be2:	e2f1      	b.n	80021c8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	015a      	lsls	r2, r3, #5
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	4413      	add	r3, r2
 8001bec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bf6:	2b40      	cmp	r3, #64	; 0x40
 8001bf8:	d13f      	bne.n	8001c7a <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8001bfa:	6879      	ldr	r1, [r7, #4]
 8001bfc:	68fa      	ldr	r2, [r7, #12]
 8001bfe:	4613      	mov	r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	4413      	add	r3, r2
 8001c04:	00db      	lsls	r3, r3, #3
 8001c06:	440b      	add	r3, r1
 8001c08:	335d      	adds	r3, #93	; 0x5d
 8001c0a:	2204      	movs	r2, #4
 8001c0c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8001c0e:	6879      	ldr	r1, [r7, #4]
 8001c10:	68fa      	ldr	r2, [r7, #12]
 8001c12:	4613      	mov	r3, r2
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	4413      	add	r3, r2
 8001c18:	00db      	lsls	r3, r3, #3
 8001c1a:	440b      	add	r3, r1
 8001c1c:	333d      	adds	r3, #61	; 0x3d
 8001c1e:	2201      	movs	r2, #1
 8001c20:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001c22:	6879      	ldr	r1, [r7, #4]
 8001c24:	68fa      	ldr	r2, [r7, #12]
 8001c26:	4613      	mov	r3, r2
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	4413      	add	r3, r2
 8001c2c:	00db      	lsls	r3, r3, #3
 8001c2e:	440b      	add	r3, r1
 8001c30:	3358      	adds	r3, #88	; 0x58
 8001c32:	2200      	movs	r2, #0
 8001c34:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	015a      	lsls	r2, r3, #5
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	68fa      	ldr	r2, [r7, #12]
 8001c46:	0151      	lsls	r1, r2, #5
 8001c48:	693a      	ldr	r2, [r7, #16]
 8001c4a:	440a      	add	r2, r1
 8001c4c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001c50:	f043 0302 	orr.w	r3, r3, #2
 8001c54:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68fa      	ldr	r2, [r7, #12]
 8001c5c:	b2d2      	uxtb	r2, r2
 8001c5e:	4611      	mov	r1, r2
 8001c60:	4618      	mov	r0, r3
 8001c62:	f003 fa72 	bl	800514a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	015a      	lsls	r2, r3, #5
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c72:	461a      	mov	r2, r3
 8001c74:	2340      	movs	r3, #64	; 0x40
 8001c76:	6093      	str	r3, [r2, #8]
}
 8001c78:	e2a6      	b.n	80021c8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	015a      	lsls	r2, r3, #5
 8001c7e:	693b      	ldr	r3, [r7, #16]
 8001c80:	4413      	add	r3, r2
 8001c82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c90:	d122      	bne.n	8001cd8 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	015a      	lsls	r2, r3, #5
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	4413      	add	r3, r2
 8001c9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	68fa      	ldr	r2, [r7, #12]
 8001ca2:	0151      	lsls	r1, r2, #5
 8001ca4:	693a      	ldr	r2, [r7, #16]
 8001ca6:	440a      	add	r2, r1
 8001ca8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001cac:	f043 0302 	orr.w	r3, r3, #2
 8001cb0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	b2d2      	uxtb	r2, r2
 8001cba:	4611      	mov	r1, r2
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f003 fa44 	bl	800514a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	015a      	lsls	r2, r3, #5
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	4413      	add	r3, r2
 8001cca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cce:	461a      	mov	r2, r3
 8001cd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cd4:	6093      	str	r3, [r2, #8]
}
 8001cd6:	e277      	b.n	80021c8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	015a      	lsls	r2, r3, #5
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	4413      	add	r3, r2
 8001ce0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	f003 0301 	and.w	r3, r3, #1
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d135      	bne.n	8001d5a <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001cee:	6879      	ldr	r1, [r7, #4]
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	4413      	add	r3, r2
 8001cf8:	00db      	lsls	r3, r3, #3
 8001cfa:	440b      	add	r3, r1
 8001cfc:	3358      	adds	r3, #88	; 0x58
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	015a      	lsls	r2, r3, #5
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	4413      	add	r3, r2
 8001d0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d0e:	68db      	ldr	r3, [r3, #12]
 8001d10:	68fa      	ldr	r2, [r7, #12]
 8001d12:	0151      	lsls	r1, r2, #5
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	440a      	add	r2, r1
 8001d18:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d1c:	f043 0302 	orr.w	r3, r3, #2
 8001d20:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	68fa      	ldr	r2, [r7, #12]
 8001d28:	b2d2      	uxtb	r2, r2
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f003 fa0c 	bl	800514a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	015a      	lsls	r2, r3, #5
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	4413      	add	r3, r2
 8001d3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d3e:	461a      	mov	r2, r3
 8001d40:	2301      	movs	r3, #1
 8001d42:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001d44:	6879      	ldr	r1, [r7, #4]
 8001d46:	68fa      	ldr	r2, [r7, #12]
 8001d48:	4613      	mov	r3, r2
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	4413      	add	r3, r2
 8001d4e:	00db      	lsls	r3, r3, #3
 8001d50:	440b      	add	r3, r1
 8001d52:	335d      	adds	r3, #93	; 0x5d
 8001d54:	2201      	movs	r2, #1
 8001d56:	701a      	strb	r2, [r3, #0]
}
 8001d58:	e236      	b.n	80021c8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	015a      	lsls	r2, r3, #5
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	4413      	add	r3, r2
 8001d62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f003 0308 	and.w	r3, r3, #8
 8001d6c:	2b08      	cmp	r3, #8
 8001d6e:	d12b      	bne.n	8001dc8 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	015a      	lsls	r2, r3, #5
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	4413      	add	r3, r2
 8001d78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	2308      	movs	r3, #8
 8001d80:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	015a      	lsls	r2, r3, #5
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	4413      	add	r3, r2
 8001d8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	68fa      	ldr	r2, [r7, #12]
 8001d92:	0151      	lsls	r1, r2, #5
 8001d94:	693a      	ldr	r2, [r7, #16]
 8001d96:	440a      	add	r2, r1
 8001d98:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d9c:	f043 0302 	orr.w	r3, r3, #2
 8001da0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68fa      	ldr	r2, [r7, #12]
 8001da8:	b2d2      	uxtb	r2, r2
 8001daa:	4611      	mov	r1, r2
 8001dac:	4618      	mov	r0, r3
 8001dae:	f003 f9cc 	bl	800514a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8001db2:	6879      	ldr	r1, [r7, #4]
 8001db4:	68fa      	ldr	r2, [r7, #12]
 8001db6:	4613      	mov	r3, r2
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	4413      	add	r3, r2
 8001dbc:	00db      	lsls	r3, r3, #3
 8001dbe:	440b      	add	r3, r1
 8001dc0:	335d      	adds	r3, #93	; 0x5d
 8001dc2:	2205      	movs	r2, #5
 8001dc4:	701a      	strb	r2, [r3, #0]
}
 8001dc6:	e1ff      	b.n	80021c8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	015a      	lsls	r2, r3, #5
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	4413      	add	r3, r2
 8001dd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f003 0310 	and.w	r3, r3, #16
 8001dda:	2b10      	cmp	r3, #16
 8001ddc:	d155      	bne.n	8001e8a <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001dde:	6879      	ldr	r1, [r7, #4]
 8001de0:	68fa      	ldr	r2, [r7, #12]
 8001de2:	4613      	mov	r3, r2
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	4413      	add	r3, r2
 8001de8:	00db      	lsls	r3, r3, #3
 8001dea:	440b      	add	r3, r1
 8001dec:	3358      	adds	r3, #88	; 0x58
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8001df2:	6879      	ldr	r1, [r7, #4]
 8001df4:	68fa      	ldr	r2, [r7, #12]
 8001df6:	4613      	mov	r3, r2
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	4413      	add	r3, r2
 8001dfc:	00db      	lsls	r3, r3, #3
 8001dfe:	440b      	add	r3, r1
 8001e00:	335d      	adds	r3, #93	; 0x5d
 8001e02:	2203      	movs	r2, #3
 8001e04:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8001e06:	6879      	ldr	r1, [r7, #4]
 8001e08:	68fa      	ldr	r2, [r7, #12]
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	4413      	add	r3, r2
 8001e10:	00db      	lsls	r3, r3, #3
 8001e12:	440b      	add	r3, r1
 8001e14:	333d      	adds	r3, #61	; 0x3d
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d114      	bne.n	8001e46 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8001e1c:	6879      	ldr	r1, [r7, #4]
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	4613      	mov	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4413      	add	r3, r2
 8001e26:	00db      	lsls	r3, r3, #3
 8001e28:	440b      	add	r3, r1
 8001e2a:	333c      	adds	r3, #60	; 0x3c
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d109      	bne.n	8001e46 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8001e32:	6879      	ldr	r1, [r7, #4]
 8001e34:	68fa      	ldr	r2, [r7, #12]
 8001e36:	4613      	mov	r3, r2
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	4413      	add	r3, r2
 8001e3c:	00db      	lsls	r3, r3, #3
 8001e3e:	440b      	add	r3, r1
 8001e40:	333d      	adds	r3, #61	; 0x3d
 8001e42:	2201      	movs	r2, #1
 8001e44:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	015a      	lsls	r2, r3, #5
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	68fa      	ldr	r2, [r7, #12]
 8001e56:	0151      	lsls	r1, r2, #5
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	440a      	add	r2, r1
 8001e5c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001e60:	f043 0302 	orr.w	r3, r3, #2
 8001e64:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68fa      	ldr	r2, [r7, #12]
 8001e6c:	b2d2      	uxtb	r2, r2
 8001e6e:	4611      	mov	r1, r2
 8001e70:	4618      	mov	r0, r3
 8001e72:	f003 f96a 	bl	800514a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	015a      	lsls	r2, r3, #5
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e82:	461a      	mov	r2, r3
 8001e84:	2310      	movs	r3, #16
 8001e86:	6093      	str	r3, [r2, #8]
}
 8001e88:	e19e      	b.n	80021c8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	015a      	lsls	r2, r3, #5
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	4413      	add	r3, r2
 8001e92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e9c:	2b80      	cmp	r3, #128	; 0x80
 8001e9e:	d12b      	bne.n	8001ef8 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	015a      	lsls	r2, r3, #5
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eac:	68db      	ldr	r3, [r3, #12]
 8001eae:	68fa      	ldr	r2, [r7, #12]
 8001eb0:	0151      	lsls	r1, r2, #5
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	440a      	add	r2, r1
 8001eb6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001eba:	f043 0302 	orr.w	r3, r3, #2
 8001ebe:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	68fa      	ldr	r2, [r7, #12]
 8001ec6:	b2d2      	uxtb	r2, r2
 8001ec8:	4611      	mov	r1, r2
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f003 f93d 	bl	800514a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001ed0:	6879      	ldr	r1, [r7, #4]
 8001ed2:	68fa      	ldr	r2, [r7, #12]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	4413      	add	r3, r2
 8001eda:	00db      	lsls	r3, r3, #3
 8001edc:	440b      	add	r3, r1
 8001ede:	335d      	adds	r3, #93	; 0x5d
 8001ee0:	2206      	movs	r2, #6
 8001ee2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	015a      	lsls	r2, r3, #5
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	4413      	add	r3, r2
 8001eec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	2380      	movs	r3, #128	; 0x80
 8001ef4:	6093      	str	r3, [r2, #8]
}
 8001ef6:	e167      	b.n	80021c8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	015a      	lsls	r2, r3, #5
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	4413      	add	r3, r2
 8001f00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f0e:	d135      	bne.n	8001f7c <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	015a      	lsls	r2, r3, #5
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	4413      	add	r3, r2
 8001f18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	0151      	lsls	r1, r2, #5
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	440a      	add	r2, r1
 8001f26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f2a:	f043 0302 	orr.w	r3, r3, #2
 8001f2e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	68fa      	ldr	r2, [r7, #12]
 8001f36:	b2d2      	uxtb	r2, r2
 8001f38:	4611      	mov	r1, r2
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f003 f905 	bl	800514a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	015a      	lsls	r2, r3, #5
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	4413      	add	r3, r2
 8001f48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	2310      	movs	r3, #16
 8001f50:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	015a      	lsls	r2, r3, #5
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	4413      	add	r3, r2
 8001f5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f5e:	461a      	mov	r2, r3
 8001f60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f64:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001f66:	6879      	ldr	r1, [r7, #4]
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	440b      	add	r3, r1
 8001f74:	335d      	adds	r3, #93	; 0x5d
 8001f76:	2208      	movs	r2, #8
 8001f78:	701a      	strb	r2, [r3, #0]
}
 8001f7a:	e125      	b.n	80021c8 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	015a      	lsls	r2, r3, #5
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	4413      	add	r3, r2
 8001f84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	f040 811a 	bne.w	80021c8 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	015a      	lsls	r2, r3, #5
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	0151      	lsls	r1, r2, #5
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	440a      	add	r2, r1
 8001faa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001fae:	f023 0302 	bic.w	r3, r3, #2
 8001fb2:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001fb4:	6879      	ldr	r1, [r7, #4]
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	4613      	mov	r3, r2
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	4413      	add	r3, r2
 8001fbe:	00db      	lsls	r3, r3, #3
 8001fc0:	440b      	add	r3, r1
 8001fc2:	335d      	adds	r3, #93	; 0x5d
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d137      	bne.n	800203a <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8001fca:	6879      	ldr	r1, [r7, #4]
 8001fcc:	68fa      	ldr	r2, [r7, #12]
 8001fce:	4613      	mov	r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	4413      	add	r3, r2
 8001fd4:	00db      	lsls	r3, r3, #3
 8001fd6:	440b      	add	r3, r1
 8001fd8:	335c      	adds	r3, #92	; 0x5c
 8001fda:	2201      	movs	r2, #1
 8001fdc:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8001fde:	6879      	ldr	r1, [r7, #4]
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	4413      	add	r3, r2
 8001fe8:	00db      	lsls	r3, r3, #3
 8001fea:	440b      	add	r3, r1
 8001fec:	333f      	adds	r3, #63	; 0x3f
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d00b      	beq.n	800200c <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8001ff4:	6879      	ldr	r1, [r7, #4]
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	00db      	lsls	r3, r3, #3
 8002000:	440b      	add	r3, r1
 8002002:	333f      	adds	r3, #63	; 0x3f
 8002004:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002006:	2b03      	cmp	r3, #3
 8002008:	f040 80c5 	bne.w	8002196 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 800200c:	6879      	ldr	r1, [r7, #4]
 800200e:	68fa      	ldr	r2, [r7, #12]
 8002010:	4613      	mov	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4413      	add	r3, r2
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	440b      	add	r3, r1
 800201a:	3351      	adds	r3, #81	; 0x51
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	f083 0301 	eor.w	r3, r3, #1
 8002022:	b2d8      	uxtb	r0, r3
 8002024:	6879      	ldr	r1, [r7, #4]
 8002026:	68fa      	ldr	r2, [r7, #12]
 8002028:	4613      	mov	r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	4413      	add	r3, r2
 800202e:	00db      	lsls	r3, r3, #3
 8002030:	440b      	add	r3, r1
 8002032:	3351      	adds	r3, #81	; 0x51
 8002034:	4602      	mov	r2, r0
 8002036:	701a      	strb	r2, [r3, #0]
 8002038:	e0ad      	b.n	8002196 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800203a:	6879      	ldr	r1, [r7, #4]
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	4613      	mov	r3, r2
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	4413      	add	r3, r2
 8002044:	00db      	lsls	r3, r3, #3
 8002046:	440b      	add	r3, r1
 8002048:	335d      	adds	r3, #93	; 0x5d
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	2b03      	cmp	r3, #3
 800204e:	d10a      	bne.n	8002066 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002050:	6879      	ldr	r1, [r7, #4]
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	4613      	mov	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4413      	add	r3, r2
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	440b      	add	r3, r1
 800205e:	335c      	adds	r3, #92	; 0x5c
 8002060:	2202      	movs	r2, #2
 8002062:	701a      	strb	r2, [r3, #0]
 8002064:	e097      	b.n	8002196 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	68fa      	ldr	r2, [r7, #12]
 800206a:	4613      	mov	r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	4413      	add	r3, r2
 8002070:	00db      	lsls	r3, r3, #3
 8002072:	440b      	add	r3, r1
 8002074:	335d      	adds	r3, #93	; 0x5d
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	2b04      	cmp	r3, #4
 800207a:	d10a      	bne.n	8002092 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800207c:	6879      	ldr	r1, [r7, #4]
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	4613      	mov	r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4413      	add	r3, r2
 8002086:	00db      	lsls	r3, r3, #3
 8002088:	440b      	add	r3, r1
 800208a:	335c      	adds	r3, #92	; 0x5c
 800208c:	2202      	movs	r2, #2
 800208e:	701a      	strb	r2, [r3, #0]
 8002090:	e081      	b.n	8002196 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002092:	6879      	ldr	r1, [r7, #4]
 8002094:	68fa      	ldr	r2, [r7, #12]
 8002096:	4613      	mov	r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4413      	add	r3, r2
 800209c:	00db      	lsls	r3, r3, #3
 800209e:	440b      	add	r3, r1
 80020a0:	335d      	adds	r3, #93	; 0x5d
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	2b05      	cmp	r3, #5
 80020a6:	d10a      	bne.n	80020be <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80020a8:	6879      	ldr	r1, [r7, #4]
 80020aa:	68fa      	ldr	r2, [r7, #12]
 80020ac:	4613      	mov	r3, r2
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	4413      	add	r3, r2
 80020b2:	00db      	lsls	r3, r3, #3
 80020b4:	440b      	add	r3, r1
 80020b6:	335c      	adds	r3, #92	; 0x5c
 80020b8:	2205      	movs	r2, #5
 80020ba:	701a      	strb	r2, [r3, #0]
 80020bc:	e06b      	b.n	8002196 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80020be:	6879      	ldr	r1, [r7, #4]
 80020c0:	68fa      	ldr	r2, [r7, #12]
 80020c2:	4613      	mov	r3, r2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	4413      	add	r3, r2
 80020c8:	00db      	lsls	r3, r3, #3
 80020ca:	440b      	add	r3, r1
 80020cc:	335d      	adds	r3, #93	; 0x5d
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b06      	cmp	r3, #6
 80020d2:	d00a      	beq.n	80020ea <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80020d4:	6879      	ldr	r1, [r7, #4]
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	4613      	mov	r3, r2
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	4413      	add	r3, r2
 80020de:	00db      	lsls	r3, r3, #3
 80020e0:	440b      	add	r3, r1
 80020e2:	335d      	adds	r3, #93	; 0x5d
 80020e4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80020e6:	2b08      	cmp	r3, #8
 80020e8:	d155      	bne.n	8002196 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 80020ea:	6879      	ldr	r1, [r7, #4]
 80020ec:	68fa      	ldr	r2, [r7, #12]
 80020ee:	4613      	mov	r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	4413      	add	r3, r2
 80020f4:	00db      	lsls	r3, r3, #3
 80020f6:	440b      	add	r3, r1
 80020f8:	3358      	adds	r3, #88	; 0x58
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	1c59      	adds	r1, r3, #1
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	4613      	mov	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	00db      	lsls	r3, r3, #3
 800210a:	4403      	add	r3, r0
 800210c:	3358      	adds	r3, #88	; 0x58
 800210e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002110:	6879      	ldr	r1, [r7, #4]
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	4613      	mov	r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4413      	add	r3, r2
 800211a:	00db      	lsls	r3, r3, #3
 800211c:	440b      	add	r3, r1
 800211e:	3358      	adds	r3, #88	; 0x58
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2b03      	cmp	r3, #3
 8002124:	d914      	bls.n	8002150 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002126:	6879      	ldr	r1, [r7, #4]
 8002128:	68fa      	ldr	r2, [r7, #12]
 800212a:	4613      	mov	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	00db      	lsls	r3, r3, #3
 8002132:	440b      	add	r3, r1
 8002134:	3358      	adds	r3, #88	; 0x58
 8002136:	2200      	movs	r2, #0
 8002138:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800213a:	6879      	ldr	r1, [r7, #4]
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	4613      	mov	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	4413      	add	r3, r2
 8002144:	00db      	lsls	r3, r3, #3
 8002146:	440b      	add	r3, r1
 8002148:	335c      	adds	r3, #92	; 0x5c
 800214a:	2204      	movs	r2, #4
 800214c:	701a      	strb	r2, [r3, #0]
 800214e:	e009      	b.n	8002164 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002150:	6879      	ldr	r1, [r7, #4]
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	4613      	mov	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	4413      	add	r3, r2
 800215a:	00db      	lsls	r3, r3, #3
 800215c:	440b      	add	r3, r1
 800215e:	335c      	adds	r3, #92	; 0x5c
 8002160:	2202      	movs	r2, #2
 8002162:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	015a      	lsls	r2, r3, #5
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	4413      	add	r3, r2
 800216c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800217a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002182:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	015a      	lsls	r2, r3, #5
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	4413      	add	r3, r2
 800218c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002190:	461a      	mov	r2, r3
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	015a      	lsls	r2, r3, #5
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	4413      	add	r3, r2
 800219e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021a2:	461a      	mov	r2, r3
 80021a4:	2302      	movs	r3, #2
 80021a6:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	b2d8      	uxtb	r0, r3
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	68fa      	ldr	r2, [r7, #12]
 80021b0:	4613      	mov	r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	4413      	add	r3, r2
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	440b      	add	r3, r1
 80021ba:	335c      	adds	r3, #92	; 0x5c
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	461a      	mov	r2, r3
 80021c0:	4601      	mov	r1, r0
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f005 fd18 	bl	8007bf8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80021c8:	bf00      	nop
 80021ca:	3718      	adds	r7, #24
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b08a      	sub	sp, #40	; 0x28
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80021de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e0:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	6a1b      	ldr	r3, [r3, #32]
 80021e8:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	f003 030f 	and.w	r3, r3, #15
 80021f0:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	0c5b      	lsrs	r3, r3, #17
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	091b      	lsrs	r3, r3, #4
 8002200:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002204:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	2b02      	cmp	r3, #2
 800220a:	d003      	beq.n	8002214 <HCD_RXQLVL_IRQHandler+0x44>
 800220c:	2b05      	cmp	r3, #5
 800220e:	f000 8082 	beq.w	8002316 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002212:	e083      	b.n	800231c <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d07f      	beq.n	800231a <HCD_RXQLVL_IRQHandler+0x14a>
 800221a:	6879      	ldr	r1, [r7, #4]
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	4613      	mov	r3, r2
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	4413      	add	r3, r2
 8002224:	00db      	lsls	r3, r3, #3
 8002226:	440b      	add	r3, r1
 8002228:	3344      	adds	r3, #68	; 0x44
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d074      	beq.n	800231a <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6818      	ldr	r0, [r3, #0]
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	4613      	mov	r3, r2
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	4413      	add	r3, r2
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	440b      	add	r3, r1
 8002242:	3344      	adds	r3, #68	; 0x44
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	b292      	uxth	r2, r2
 800224a:	4619      	mov	r1, r3
 800224c:	f002 fb1d 	bl	800488a <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4613      	mov	r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	4413      	add	r3, r2
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	440b      	add	r3, r1
 800225e:	3344      	adds	r3, #68	; 0x44
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	18d1      	adds	r1, r2, r3
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	4613      	mov	r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	4413      	add	r3, r2
 8002270:	00db      	lsls	r3, r3, #3
 8002272:	4403      	add	r3, r0
 8002274:	3344      	adds	r3, #68	; 0x44
 8002276:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8002278:	6879      	ldr	r1, [r7, #4]
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	4613      	mov	r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	4413      	add	r3, r2
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	440b      	add	r3, r1
 8002286:	334c      	adds	r3, #76	; 0x4c
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	18d1      	adds	r1, r2, r3
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	4613      	mov	r3, r2
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	4413      	add	r3, r2
 8002298:	00db      	lsls	r3, r3, #3
 800229a:	4403      	add	r3, r0
 800229c:	334c      	adds	r3, #76	; 0x4c
 800229e:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	015a      	lsls	r2, r3, #5
 80022a4:	6a3b      	ldr	r3, [r7, #32]
 80022a6:	4413      	add	r3, r2
 80022a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ac:	691a      	ldr	r2, [r3, #16]
 80022ae:	4b1d      	ldr	r3, [pc, #116]	; (8002324 <HCD_RXQLVL_IRQHandler+0x154>)
 80022b0:	4013      	ands	r3, r2
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d031      	beq.n	800231a <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	015a      	lsls	r2, r3, #5
 80022ba:	6a3b      	ldr	r3, [r7, #32]
 80022bc:	4413      	add	r3, r2
 80022be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80022cc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80022d4:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	015a      	lsls	r2, r3, #5
 80022da:	6a3b      	ldr	r3, [r7, #32]
 80022dc:	4413      	add	r3, r2
 80022de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022e2:	461a      	mov	r2, r3
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80022e8:	6879      	ldr	r1, [r7, #4]
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	4613      	mov	r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	4413      	add	r3, r2
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	440b      	add	r3, r1
 80022f6:	3350      	adds	r3, #80	; 0x50
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	f083 0301 	eor.w	r3, r3, #1
 80022fe:	b2d8      	uxtb	r0, r3
 8002300:	6879      	ldr	r1, [r7, #4]
 8002302:	69ba      	ldr	r2, [r7, #24]
 8002304:	4613      	mov	r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	4413      	add	r3, r2
 800230a:	00db      	lsls	r3, r3, #3
 800230c:	440b      	add	r3, r1
 800230e:	3350      	adds	r3, #80	; 0x50
 8002310:	4602      	mov	r2, r0
 8002312:	701a      	strb	r2, [r3, #0]
      break;
 8002314:	e001      	b.n	800231a <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8002316:	bf00      	nop
 8002318:	e000      	b.n	800231c <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 800231a:	bf00      	nop
  }
}
 800231c:	bf00      	nop
 800231e:	3728      	adds	r7, #40	; 0x28
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	1ff80000 	.word	0x1ff80000

08002328 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002354:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	f003 0302 	and.w	r3, r3, #2
 800235c:	2b02      	cmp	r3, #2
 800235e:	d113      	bne.n	8002388 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	2b01      	cmp	r3, #1
 8002368:	d10a      	bne.n	8002380 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	699a      	ldr	r2, [r3, #24]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002378:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f005 fc20 	bl	8007bc0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	f043 0302 	orr.w	r3, r3, #2
 8002386:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f003 0308 	and.w	r3, r3, #8
 800238e:	2b08      	cmp	r3, #8
 8002390:	d147      	bne.n	8002422 <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	f043 0308 	orr.w	r3, r3, #8
 8002398:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b04      	cmp	r3, #4
 80023a2:	d129      	bne.n	80023f8 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d113      	bne.n	80023d4 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80023b2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80023b6:	d106      	bne.n	80023c6 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2102      	movs	r1, #2
 80023be:	4618      	mov	r0, r3
 80023c0:	f002 fb9e 	bl	8004b00 <USB_InitFSLSPClkSel>
 80023c4:	e011      	b.n	80023ea <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2101      	movs	r1, #1
 80023cc:	4618      	mov	r0, r3
 80023ce:	f002 fb97 	bl	8004b00 <USB_InitFSLSPClkSel>
 80023d2:	e00a      	b.n	80023ea <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d106      	bne.n	80023ea <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80023e2:	461a      	mov	r2, r3
 80023e4:	f64e 2360 	movw	r3, #60000	; 0xea60
 80023e8:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f005 fc12 	bl	8007c14 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f005 fbe5 	bl	8007bc0 <HAL_HCD_Connect_Callback>
 80023f6:	e014      	b.n	8002422 <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f005 fc19 	bl	8007c30 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800240c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002410:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	699a      	ldr	r2, [r3, #24]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002420:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f003 0320 	and.w	r3, r3, #32
 8002428:	2b20      	cmp	r3, #32
 800242a:	d103      	bne.n	8002434 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	f043 0320 	orr.w	r3, r3, #32
 8002432:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800243a:	461a      	mov	r2, r3
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	6013      	str	r3, [r2, #0]
}
 8002440:	bf00      	nop
 8002442:	3718      	adds	r7, #24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d101      	bne.n	800245a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e10f      	b.n	800267a <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002460:	b2db      	uxtb	r3, r3
 8002462:	2b00      	cmp	r3, #0
 8002464:	d106      	bne.n	8002474 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f005 f8ea 	bl	8007648 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2224      	movs	r2, #36	; 0x24
 8002478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f022 0201 	bic.w	r2, r2, #1
 800248a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800248c:	f001 f9ac 	bl	80037e8 <HAL_RCC_GetPCLK1Freq>
 8002490:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	4a7b      	ldr	r2, [pc, #492]	; (8002684 <HAL_I2C_Init+0x23c>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d807      	bhi.n	80024ac <HAL_I2C_Init+0x64>
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	4a7a      	ldr	r2, [pc, #488]	; (8002688 <HAL_I2C_Init+0x240>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	bf94      	ite	ls
 80024a4:	2301      	movls	r3, #1
 80024a6:	2300      	movhi	r3, #0
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	e006      	b.n	80024ba <HAL_I2C_Init+0x72>
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	4a77      	ldr	r2, [pc, #476]	; (800268c <HAL_I2C_Init+0x244>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	bf94      	ite	ls
 80024b4:	2301      	movls	r3, #1
 80024b6:	2300      	movhi	r3, #0
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e0db      	b.n	800267a <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	4a72      	ldr	r2, [pc, #456]	; (8002690 <HAL_I2C_Init+0x248>)
 80024c6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ca:	0c9b      	lsrs	r3, r3, #18
 80024cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68ba      	ldr	r2, [r7, #8]
 80024de:	430a      	orrs	r2, r1
 80024e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	6a1b      	ldr	r3, [r3, #32]
 80024e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	4a64      	ldr	r2, [pc, #400]	; (8002684 <HAL_I2C_Init+0x23c>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d802      	bhi.n	80024fc <HAL_I2C_Init+0xb4>
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	3301      	adds	r3, #1
 80024fa:	e009      	b.n	8002510 <HAL_I2C_Init+0xc8>
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002502:	fb02 f303 	mul.w	r3, r2, r3
 8002506:	4a63      	ldr	r2, [pc, #396]	; (8002694 <HAL_I2C_Init+0x24c>)
 8002508:	fba2 2303 	umull	r2, r3, r2, r3
 800250c:	099b      	lsrs	r3, r3, #6
 800250e:	3301      	adds	r3, #1
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	6812      	ldr	r2, [r2, #0]
 8002514:	430b      	orrs	r3, r1
 8002516:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	69db      	ldr	r3, [r3, #28]
 800251e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002522:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	4956      	ldr	r1, [pc, #344]	; (8002684 <HAL_I2C_Init+0x23c>)
 800252c:	428b      	cmp	r3, r1
 800252e:	d80d      	bhi.n	800254c <HAL_I2C_Init+0x104>
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	1e59      	subs	r1, r3, #1
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	fbb1 f3f3 	udiv	r3, r1, r3
 800253e:	3301      	adds	r3, #1
 8002540:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002544:	2b04      	cmp	r3, #4
 8002546:	bf38      	it	cc
 8002548:	2304      	movcc	r3, #4
 800254a:	e04f      	b.n	80025ec <HAL_I2C_Init+0x1a4>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d111      	bne.n	8002578 <HAL_I2C_Init+0x130>
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	1e58      	subs	r0, r3, #1
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6859      	ldr	r1, [r3, #4]
 800255c:	460b      	mov	r3, r1
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	440b      	add	r3, r1
 8002562:	fbb0 f3f3 	udiv	r3, r0, r3
 8002566:	3301      	adds	r3, #1
 8002568:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800256c:	2b00      	cmp	r3, #0
 800256e:	bf0c      	ite	eq
 8002570:	2301      	moveq	r3, #1
 8002572:	2300      	movne	r3, #0
 8002574:	b2db      	uxtb	r3, r3
 8002576:	e012      	b.n	800259e <HAL_I2C_Init+0x156>
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	1e58      	subs	r0, r3, #1
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6859      	ldr	r1, [r3, #4]
 8002580:	460b      	mov	r3, r1
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	440b      	add	r3, r1
 8002586:	0099      	lsls	r1, r3, #2
 8002588:	440b      	add	r3, r1
 800258a:	fbb0 f3f3 	udiv	r3, r0, r3
 800258e:	3301      	adds	r3, #1
 8002590:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002594:	2b00      	cmp	r3, #0
 8002596:	bf0c      	ite	eq
 8002598:	2301      	moveq	r3, #1
 800259a:	2300      	movne	r3, #0
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <HAL_I2C_Init+0x15e>
 80025a2:	2301      	movs	r3, #1
 80025a4:	e022      	b.n	80025ec <HAL_I2C_Init+0x1a4>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10e      	bne.n	80025cc <HAL_I2C_Init+0x184>
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	1e58      	subs	r0, r3, #1
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6859      	ldr	r1, [r3, #4]
 80025b6:	460b      	mov	r3, r1
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	440b      	add	r3, r1
 80025bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80025c0:	3301      	adds	r3, #1
 80025c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025ca:	e00f      	b.n	80025ec <HAL_I2C_Init+0x1a4>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	1e58      	subs	r0, r3, #1
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6859      	ldr	r1, [r3, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	440b      	add	r3, r1
 80025da:	0099      	lsls	r1, r3, #2
 80025dc:	440b      	add	r3, r1
 80025de:	fbb0 f3f3 	udiv	r3, r0, r3
 80025e2:	3301      	adds	r3, #1
 80025e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025ec:	6879      	ldr	r1, [r7, #4]
 80025ee:	6809      	ldr	r1, [r1, #0]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	69da      	ldr	r2, [r3, #28]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a1b      	ldr	r3, [r3, #32]
 8002606:	431a      	orrs	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	430a      	orrs	r2, r1
 800260e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800261a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6911      	ldr	r1, [r2, #16]
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	68d2      	ldr	r2, [r2, #12]
 8002626:	4311      	orrs	r1, r2
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6812      	ldr	r2, [r2, #0]
 800262c:	430b      	orrs	r3, r1
 800262e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	695a      	ldr	r2, [r3, #20]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	699b      	ldr	r3, [r3, #24]
 8002642:	431a      	orrs	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	430a      	orrs	r2, r1
 800264a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f042 0201 	orr.w	r2, r2, #1
 800265a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2220      	movs	r2, #32
 8002666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	000186a0 	.word	0x000186a0
 8002688:	001e847f 	.word	0x001e847f
 800268c:	003d08ff 	.word	0x003d08ff
 8002690:	431bde83 	.word	0x431bde83
 8002694:	10624dd3 	.word	0x10624dd3

08002698 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b088      	sub	sp, #32
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d101      	bne.n	80026aa <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	e128      	b.n	80028fc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d109      	bne.n	80026ca <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a90      	ldr	r2, [pc, #576]	; (8002904 <HAL_I2S_Init+0x26c>)
 80026c2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	f005 f807 	bl	80076d8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2202      	movs	r2, #2
 80026ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	69db      	ldr	r3, [r3, #28]
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	6812      	ldr	r2, [r2, #0]
 80026dc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80026e0:	f023 030f 	bic.w	r3, r3, #15
 80026e4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2202      	movs	r2, #2
 80026ec:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	695b      	ldr	r3, [r3, #20]
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d060      	beq.n	80027b8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d102      	bne.n	8002704 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80026fe:	2310      	movs	r3, #16
 8002700:	617b      	str	r3, [r7, #20]
 8002702:	e001      	b.n	8002708 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002704:	2320      	movs	r3, #32
 8002706:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	2b20      	cmp	r3, #32
 800270e:	d802      	bhi.n	8002716 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002716:	2001      	movs	r0, #1
 8002718:	f001 f95c 	bl	80039d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800271c:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002726:	d125      	bne.n	8002774 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d010      	beq.n	8002752 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	68fa      	ldr	r2, [r7, #12]
 8002736:	fbb2 f2f3 	udiv	r2, r2, r3
 800273a:	4613      	mov	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4413      	add	r3, r2
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	461a      	mov	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	695b      	ldr	r3, [r3, #20]
 8002748:	fbb2 f3f3 	udiv	r3, r2, r3
 800274c:	3305      	adds	r3, #5
 800274e:	613b      	str	r3, [r7, #16]
 8002750:	e01f      	b.n	8002792 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	00db      	lsls	r3, r3, #3
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	fbb2 f2f3 	udiv	r2, r2, r3
 800275c:	4613      	mov	r3, r2
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4413      	add	r3, r2
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	461a      	mov	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	fbb2 f3f3 	udiv	r3, r2, r3
 800276e:	3305      	adds	r3, #5
 8002770:	613b      	str	r3, [r7, #16]
 8002772:	e00e      	b.n	8002792 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	fbb2 f2f3 	udiv	r2, r2, r3
 800277c:	4613      	mov	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4413      	add	r3, r2
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	461a      	mov	r2, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	fbb2 f3f3 	udiv	r3, r2, r3
 800278e:	3305      	adds	r3, #5
 8002790:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	4a5c      	ldr	r2, [pc, #368]	; (8002908 <HAL_I2S_Init+0x270>)
 8002796:	fba2 2303 	umull	r2, r3, r2, r3
 800279a:	08db      	lsrs	r3, r3, #3
 800279c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80027a6:	693a      	ldr	r2, [r7, #16]
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	085b      	lsrs	r3, r3, #1
 80027ae:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	021b      	lsls	r3, r3, #8
 80027b4:	61bb      	str	r3, [r7, #24]
 80027b6:	e003      	b.n	80027c0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80027b8:	2302      	movs	r3, #2
 80027ba:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80027bc:	2300      	movs	r3, #0
 80027be:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d902      	bls.n	80027cc <HAL_I2S_Init+0x134>
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	2bff      	cmp	r3, #255	; 0xff
 80027ca:	d907      	bls.n	80027dc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d0:	f043 0210 	orr.w	r2, r3, #16
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e08f      	b.n	80028fc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	691a      	ldr	r2, [r3, #16]
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	ea42 0103 	orr.w	r1, r2, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	69fa      	ldr	r2, [r7, #28]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80027fa:	f023 030f 	bic.w	r3, r3, #15
 80027fe:	687a      	ldr	r2, [r7, #4]
 8002800:	6851      	ldr	r1, [r2, #4]
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	6892      	ldr	r2, [r2, #8]
 8002806:	4311      	orrs	r1, r2
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	68d2      	ldr	r2, [r2, #12]
 800280c:	4311      	orrs	r1, r2
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	6992      	ldr	r2, [r2, #24]
 8002812:	430a      	orrs	r2, r1
 8002814:	431a      	orrs	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800281e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a1b      	ldr	r3, [r3, #32]
 8002824:	2b01      	cmp	r3, #1
 8002826:	d161      	bne.n	80028ec <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a38      	ldr	r2, [pc, #224]	; (800290c <HAL_I2S_Init+0x274>)
 800282c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a37      	ldr	r2, [pc, #220]	; (8002910 <HAL_I2S_Init+0x278>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d101      	bne.n	800283c <HAL_I2S_Init+0x1a4>
 8002838:	4b36      	ldr	r3, [pc, #216]	; (8002914 <HAL_I2S_Init+0x27c>)
 800283a:	e001      	b.n	8002840 <HAL_I2S_Init+0x1a8>
 800283c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002840:	69db      	ldr	r3, [r3, #28]
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	6812      	ldr	r2, [r2, #0]
 8002846:	4932      	ldr	r1, [pc, #200]	; (8002910 <HAL_I2S_Init+0x278>)
 8002848:	428a      	cmp	r2, r1
 800284a:	d101      	bne.n	8002850 <HAL_I2S_Init+0x1b8>
 800284c:	4a31      	ldr	r2, [pc, #196]	; (8002914 <HAL_I2S_Init+0x27c>)
 800284e:	e001      	b.n	8002854 <HAL_I2S_Init+0x1bc>
 8002850:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002854:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002858:	f023 030f 	bic.w	r3, r3, #15
 800285c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a2b      	ldr	r2, [pc, #172]	; (8002910 <HAL_I2S_Init+0x278>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d101      	bne.n	800286c <HAL_I2S_Init+0x1d4>
 8002868:	4b2a      	ldr	r3, [pc, #168]	; (8002914 <HAL_I2S_Init+0x27c>)
 800286a:	e001      	b.n	8002870 <HAL_I2S_Init+0x1d8>
 800286c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002870:	2202      	movs	r2, #2
 8002872:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a25      	ldr	r2, [pc, #148]	; (8002910 <HAL_I2S_Init+0x278>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d101      	bne.n	8002882 <HAL_I2S_Init+0x1ea>
 800287e:	4b25      	ldr	r3, [pc, #148]	; (8002914 <HAL_I2S_Init+0x27c>)
 8002880:	e001      	b.n	8002886 <HAL_I2S_Init+0x1ee>
 8002882:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002886:	69db      	ldr	r3, [r3, #28]
 8002888:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002892:	d003      	beq.n	800289c <HAL_I2S_Init+0x204>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d103      	bne.n	80028a4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800289c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	e001      	b.n	80028a8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80028a4:	2300      	movs	r3, #0
 80028a6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	b299      	uxth	r1, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80028be:	4303      	orrs	r3, r0
 80028c0:	b29b      	uxth	r3, r3
 80028c2:	430b      	orrs	r3, r1
 80028c4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80028c6:	4313      	orrs	r3, r2
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	897b      	ldrh	r3, [r7, #10]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80028d4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a0d      	ldr	r2, [pc, #52]	; (8002910 <HAL_I2S_Init+0x278>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d101      	bne.n	80028e4 <HAL_I2S_Init+0x24c>
 80028e0:	4b0c      	ldr	r3, [pc, #48]	; (8002914 <HAL_I2S_Init+0x27c>)
 80028e2:	e001      	b.n	80028e8 <HAL_I2S_Init+0x250>
 80028e4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80028e8:	897a      	ldrh	r2, [r7, #10]
 80028ea:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3720      	adds	r7, #32
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	08002a0f 	.word	0x08002a0f
 8002908:	cccccccd 	.word	0xcccccccd
 800290c:	08002b25 	.word	0x08002b25
 8002910:	40003800 	.word	0x40003800
 8002914:	40003400 	.word	0x40003400

08002918 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002920:	bf00      	nop
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002934:	bf00      	nop
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002948:	bf00      	nop
 800294a:	370c      	adds	r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr

08002954 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002960:	881a      	ldrh	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296c:	1c9a      	adds	r2, r3, #2
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002976:	b29b      	uxth	r3, r3
 8002978:	3b01      	subs	r3, #1
 800297a:	b29a      	uxth	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002984:	b29b      	uxth	r3, r3
 8002986:	2b00      	cmp	r3, #0
 8002988:	d10e      	bne.n	80029a8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	685a      	ldr	r2, [r3, #4]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002998:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2201      	movs	r2, #1
 800299e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f7ff ffb8 	bl	8002918 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80029a8:	bf00      	nop
 80029aa:	3708      	adds	r7, #8
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	68da      	ldr	r2, [r3, #12]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c2:	b292      	uxth	r2, r2
 80029c4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ca:	1c9a      	adds	r2, r3, #2
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	3b01      	subs	r3, #1
 80029d8:	b29a      	uxth	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d10e      	bne.n	8002a06 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	685a      	ldr	r2, [r3, #4]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80029f6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f7ff ff93 	bl	800292c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002a06:	bf00      	nop
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b086      	sub	sp, #24
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	d13a      	bne.n	8002aa0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d109      	bne.n	8002a48 <I2S_IRQHandler+0x3a>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a3e:	2b40      	cmp	r3, #64	; 0x40
 8002a40:	d102      	bne.n	8002a48 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f7ff ffb4 	bl	80029b0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a4e:	2b40      	cmp	r3, #64	; 0x40
 8002a50:	d126      	bne.n	8002aa0 <I2S_IRQHandler+0x92>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f003 0320 	and.w	r3, r3, #32
 8002a5c:	2b20      	cmp	r3, #32
 8002a5e:	d11f      	bne.n	8002aa0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	685a      	ldr	r2, [r3, #4]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002a6e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002a70:	2300      	movs	r3, #0
 8002a72:	613b      	str	r3, [r7, #16]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	613b      	str	r3, [r7, #16]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	613b      	str	r3, [r7, #16]
 8002a84:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2201      	movs	r2, #1
 8002a8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a92:	f043 0202 	orr.w	r2, r3, #2
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7ff ff50 	bl	8002940 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	2b03      	cmp	r3, #3
 8002aaa:	d136      	bne.n	8002b1a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	f003 0302 	and.w	r3, r3, #2
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d109      	bne.n	8002aca <I2S_IRQHandler+0xbc>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ac0:	2b80      	cmp	r3, #128	; 0x80
 8002ac2:	d102      	bne.n	8002aca <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f7ff ff45 	bl	8002954 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	f003 0308 	and.w	r3, r3, #8
 8002ad0:	2b08      	cmp	r3, #8
 8002ad2:	d122      	bne.n	8002b1a <I2S_IRQHandler+0x10c>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f003 0320 	and.w	r3, r3, #32
 8002ade:	2b20      	cmp	r3, #32
 8002ae0:	d11b      	bne.n	8002b1a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002af0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002af2:	2300      	movs	r3, #0
 8002af4:	60fb      	str	r3, [r7, #12]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	60fb      	str	r3, [r7, #12]
 8002afe:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0c:	f043 0204 	orr.w	r2, r3, #4
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f7ff ff13 	bl	8002940 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002b1a:	bf00      	nop
 8002b1c:	3718      	adds	r7, #24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
	...

08002b24 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b088      	sub	sp, #32
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4aa2      	ldr	r2, [pc, #648]	; (8002dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d101      	bne.n	8002b42 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002b3e:	4ba2      	ldr	r3, [pc, #648]	; (8002dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002b40:	e001      	b.n	8002b46 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002b42:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a9b      	ldr	r2, [pc, #620]	; (8002dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d101      	bne.n	8002b60 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002b5c:	4b9a      	ldr	r3, [pc, #616]	; (8002dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002b5e:	e001      	b.n	8002b64 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002b60:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b70:	d004      	beq.n	8002b7c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	f040 8099 	bne.w	8002cae <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	f003 0302 	and.w	r3, r3, #2
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d107      	bne.n	8002b96 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d002      	beq.n	8002b96 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f000 f925 	bl	8002de0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d107      	bne.n	8002bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d002      	beq.n	8002bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f000 f9c8 	bl	8002f40 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bb6:	2b40      	cmp	r3, #64	; 0x40
 8002bb8:	d13a      	bne.n	8002c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	f003 0320 	and.w	r3, r3, #32
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d035      	beq.n	8002c30 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a7e      	ldr	r2, [pc, #504]	; (8002dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d101      	bne.n	8002bd2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002bce:	4b7e      	ldr	r3, [pc, #504]	; (8002dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002bd0:	e001      	b.n	8002bd6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002bd2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002bd6:	685a      	ldr	r2, [r3, #4]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4979      	ldr	r1, [pc, #484]	; (8002dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002bde:	428b      	cmp	r3, r1
 8002be0:	d101      	bne.n	8002be6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002be2:	4b79      	ldr	r3, [pc, #484]	; (8002dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002be4:	e001      	b.n	8002bea <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002be6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002bea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002bee:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	685a      	ldr	r2, [r3, #4]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002bfe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002c00:	2300      	movs	r3, #0
 8002c02:	60fb      	str	r3, [r7, #12]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	60fb      	str	r3, [r7, #12]
 8002c14:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2201      	movs	r2, #1
 8002c1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c22:	f043 0202 	orr.w	r2, r3, #2
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f7ff fe88 	bl	8002940 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	f003 0308 	and.w	r3, r3, #8
 8002c36:	2b08      	cmp	r3, #8
 8002c38:	f040 80be 	bne.w	8002db8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	f003 0320 	and.w	r3, r3, #32
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	f000 80b8 	beq.w	8002db8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	685a      	ldr	r2, [r3, #4]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002c56:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a59      	ldr	r2, [pc, #356]	; (8002dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d101      	bne.n	8002c66 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002c62:	4b59      	ldr	r3, [pc, #356]	; (8002dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c64:	e001      	b.n	8002c6a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002c66:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c6a:	685a      	ldr	r2, [r3, #4]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4954      	ldr	r1, [pc, #336]	; (8002dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002c72:	428b      	cmp	r3, r1
 8002c74:	d101      	bne.n	8002c7a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002c76:	4b54      	ldr	r3, [pc, #336]	; (8002dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002c78:	e001      	b.n	8002c7e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002c7a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002c7e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002c82:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002c84:	2300      	movs	r3, #0
 8002c86:	60bb      	str	r3, [r7, #8]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	60bb      	str	r3, [r7, #8]
 8002c90:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2201      	movs	r2, #1
 8002c96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9e:	f043 0204 	orr.w	r2, r3, #4
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7ff fe4a 	bl	8002940 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002cac:	e084      	b.n	8002db8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	f003 0302 	and.w	r3, r3, #2
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d107      	bne.n	8002cc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d002      	beq.n	8002cc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 f8be 	bl	8002e44 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d107      	bne.n	8002ce2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d002      	beq.n	8002ce2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f000 f8fd 	bl	8002edc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ce8:	2b40      	cmp	r3, #64	; 0x40
 8002cea:	d12f      	bne.n	8002d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	f003 0320 	and.w	r3, r3, #32
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d02a      	beq.n	8002d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	685a      	ldr	r2, [r3, #4]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002d04:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a2e      	ldr	r2, [pc, #184]	; (8002dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d101      	bne.n	8002d14 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002d10:	4b2d      	ldr	r3, [pc, #180]	; (8002dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d12:	e001      	b.n	8002d18 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002d14:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4929      	ldr	r1, [pc, #164]	; (8002dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d20:	428b      	cmp	r3, r1
 8002d22:	d101      	bne.n	8002d28 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002d24:	4b28      	ldr	r3, [pc, #160]	; (8002dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d26:	e001      	b.n	8002d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002d28:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d2c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002d30:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2201      	movs	r2, #1
 8002d36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d3e:	f043 0202 	orr.w	r2, r3, #2
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f7ff fdfa 	bl	8002940 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	f003 0308 	and.w	r3, r3, #8
 8002d52:	2b08      	cmp	r3, #8
 8002d54:	d131      	bne.n	8002dba <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	f003 0320 	and.w	r3, r3, #32
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d02c      	beq.n	8002dba <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a17      	ldr	r2, [pc, #92]	; (8002dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d101      	bne.n	8002d6e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002d6a:	4b17      	ldr	r3, [pc, #92]	; (8002dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d6c:	e001      	b.n	8002d72 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002d6e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4912      	ldr	r1, [pc, #72]	; (8002dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8002d7a:	428b      	cmp	r3, r1
 8002d7c:	d101      	bne.n	8002d82 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8002d7e:	4b12      	ldr	r3, [pc, #72]	; (8002dc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8002d80:	e001      	b.n	8002d86 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8002d82:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d86:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002d8a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	685a      	ldr	r2, [r3, #4]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002d9a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da8:	f043 0204 	orr.w	r2, r3, #4
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f7ff fdc5 	bl	8002940 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002db6:	e000      	b.n	8002dba <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002db8:	bf00      	nop
}
 8002dba:	bf00      	nop
 8002dbc:	3720      	adds	r7, #32
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	40003800 	.word	0x40003800
 8002dc8:	40003400 	.word	0x40003400

08002dcc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dec:	1c99      	adds	r1, r3, #2
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	6251      	str	r1, [r2, #36]	; 0x24
 8002df2:	881a      	ldrh	r2, [r3, #0]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	3b01      	subs	r3, #1
 8002e02:	b29a      	uxth	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e0c:	b29b      	uxth	r3, r3
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d113      	bne.n	8002e3a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002e20:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d106      	bne.n	8002e3a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f7ff ffc9 	bl	8002dcc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002e3a:	bf00      	nop
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
	...

08002e44 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e50:	1c99      	adds	r1, r3, #2
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	6251      	str	r1, [r2, #36]	; 0x24
 8002e56:	8819      	ldrh	r1, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a1d      	ldr	r2, [pc, #116]	; (8002ed4 <I2SEx_TxISR_I2SExt+0x90>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d101      	bne.n	8002e66 <I2SEx_TxISR_I2SExt+0x22>
 8002e62:	4b1d      	ldr	r3, [pc, #116]	; (8002ed8 <I2SEx_TxISR_I2SExt+0x94>)
 8002e64:	e001      	b.n	8002e6a <I2SEx_TxISR_I2SExt+0x26>
 8002e66:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e6a:	460a      	mov	r2, r1
 8002e6c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	3b01      	subs	r3, #1
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d121      	bne.n	8002eca <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a12      	ldr	r2, [pc, #72]	; (8002ed4 <I2SEx_TxISR_I2SExt+0x90>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d101      	bne.n	8002e94 <I2SEx_TxISR_I2SExt+0x50>
 8002e90:	4b11      	ldr	r3, [pc, #68]	; (8002ed8 <I2SEx_TxISR_I2SExt+0x94>)
 8002e92:	e001      	b.n	8002e98 <I2SEx_TxISR_I2SExt+0x54>
 8002e94:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e98:	685a      	ldr	r2, [r3, #4]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	490d      	ldr	r1, [pc, #52]	; (8002ed4 <I2SEx_TxISR_I2SExt+0x90>)
 8002ea0:	428b      	cmp	r3, r1
 8002ea2:	d101      	bne.n	8002ea8 <I2SEx_TxISR_I2SExt+0x64>
 8002ea4:	4b0c      	ldr	r3, [pc, #48]	; (8002ed8 <I2SEx_TxISR_I2SExt+0x94>)
 8002ea6:	e001      	b.n	8002eac <I2SEx_TxISR_I2SExt+0x68>
 8002ea8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002eac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002eb0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d106      	bne.n	8002eca <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	f7ff ff81 	bl	8002dcc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002eca:	bf00      	nop
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	40003800 	.word	0x40003800
 8002ed8:	40003400 	.word	0x40003400

08002edc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68d8      	ldr	r0, [r3, #12]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eee:	1c99      	adds	r1, r3, #2
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002ef4:	b282      	uxth	r2, r0
 8002ef6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002efc:	b29b      	uxth	r3, r3
 8002efe:	3b01      	subs	r3, #1
 8002f00:	b29a      	uxth	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d113      	bne.n	8002f38 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f1e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d106      	bne.n	8002f38 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7ff ff4a 	bl	8002dcc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f38:	bf00      	nop
 8002f3a:	3708      	adds	r7, #8
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b082      	sub	sp, #8
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a20      	ldr	r2, [pc, #128]	; (8002fd0 <I2SEx_RxISR_I2SExt+0x90>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d101      	bne.n	8002f56 <I2SEx_RxISR_I2SExt+0x16>
 8002f52:	4b20      	ldr	r3, [pc, #128]	; (8002fd4 <I2SEx_RxISR_I2SExt+0x94>)
 8002f54:	e001      	b.n	8002f5a <I2SEx_RxISR_I2SExt+0x1a>
 8002f56:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f5a:	68d8      	ldr	r0, [r3, #12]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f60:	1c99      	adds	r1, r3, #2
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002f66:	b282      	uxth	r2, r0
 8002f68:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002f6e:	b29b      	uxth	r3, r3
 8002f70:	3b01      	subs	r3, #1
 8002f72:	b29a      	uxth	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d121      	bne.n	8002fc6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a12      	ldr	r2, [pc, #72]	; (8002fd0 <I2SEx_RxISR_I2SExt+0x90>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d101      	bne.n	8002f90 <I2SEx_RxISR_I2SExt+0x50>
 8002f8c:	4b11      	ldr	r3, [pc, #68]	; (8002fd4 <I2SEx_RxISR_I2SExt+0x94>)
 8002f8e:	e001      	b.n	8002f94 <I2SEx_RxISR_I2SExt+0x54>
 8002f90:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f94:	685a      	ldr	r2, [r3, #4]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	490d      	ldr	r1, [pc, #52]	; (8002fd0 <I2SEx_RxISR_I2SExt+0x90>)
 8002f9c:	428b      	cmp	r3, r1
 8002f9e:	d101      	bne.n	8002fa4 <I2SEx_RxISR_I2SExt+0x64>
 8002fa0:	4b0c      	ldr	r3, [pc, #48]	; (8002fd4 <I2SEx_RxISR_I2SExt+0x94>)
 8002fa2:	e001      	b.n	8002fa8 <I2SEx_RxISR_I2SExt+0x68>
 8002fa4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fa8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002fac:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d106      	bne.n	8002fc6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f7ff ff03 	bl	8002dcc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002fc6:	bf00      	nop
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	40003800 	.word	0x40003800
 8002fd4:	40003400 	.word	0x40003400

08002fd8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b086      	sub	sp, #24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d101      	bne.n	8002fea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e22d      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d075      	beq.n	80030e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ff6:	4ba3      	ldr	r3, [pc, #652]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f003 030c 	and.w	r3, r3, #12
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d00c      	beq.n	800301c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003002:	4ba0      	ldr	r3, [pc, #640]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800300a:	2b08      	cmp	r3, #8
 800300c:	d112      	bne.n	8003034 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800300e:	4b9d      	ldr	r3, [pc, #628]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003016:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800301a:	d10b      	bne.n	8003034 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800301c:	4b99      	ldr	r3, [pc, #612]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d05b      	beq.n	80030e0 <HAL_RCC_OscConfig+0x108>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d157      	bne.n	80030e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e208      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800303c:	d106      	bne.n	800304c <HAL_RCC_OscConfig+0x74>
 800303e:	4b91      	ldr	r3, [pc, #580]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a90      	ldr	r2, [pc, #576]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003044:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003048:	6013      	str	r3, [r2, #0]
 800304a:	e01d      	b.n	8003088 <HAL_RCC_OscConfig+0xb0>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003054:	d10c      	bne.n	8003070 <HAL_RCC_OscConfig+0x98>
 8003056:	4b8b      	ldr	r3, [pc, #556]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a8a      	ldr	r2, [pc, #552]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800305c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003060:	6013      	str	r3, [r2, #0]
 8003062:	4b88      	ldr	r3, [pc, #544]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4a87      	ldr	r2, [pc, #540]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003068:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800306c:	6013      	str	r3, [r2, #0]
 800306e:	e00b      	b.n	8003088 <HAL_RCC_OscConfig+0xb0>
 8003070:	4b84      	ldr	r3, [pc, #528]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a83      	ldr	r2, [pc, #524]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003076:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800307a:	6013      	str	r3, [r2, #0]
 800307c:	4b81      	ldr	r3, [pc, #516]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a80      	ldr	r2, [pc, #512]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003082:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003086:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d013      	beq.n	80030b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003090:	f7fd fa80 	bl	8000594 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003098:	f7fd fa7c 	bl	8000594 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b64      	cmp	r3, #100	; 0x64
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e1cd      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030aa:	4b76      	ldr	r3, [pc, #472]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d0f0      	beq.n	8003098 <HAL_RCC_OscConfig+0xc0>
 80030b6:	e014      	b.n	80030e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030b8:	f7fd fa6c 	bl	8000594 <HAL_GetTick>
 80030bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030be:	e008      	b.n	80030d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030c0:	f7fd fa68 	bl	8000594 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b64      	cmp	r3, #100	; 0x64
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e1b9      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030d2:	4b6c      	ldr	r3, [pc, #432]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f0      	bne.n	80030c0 <HAL_RCC_OscConfig+0xe8>
 80030de:	e000      	b.n	80030e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d063      	beq.n	80031b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030ee:	4b65      	ldr	r3, [pc, #404]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f003 030c 	and.w	r3, r3, #12
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00b      	beq.n	8003112 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030fa:	4b62      	ldr	r3, [pc, #392]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003102:	2b08      	cmp	r3, #8
 8003104:	d11c      	bne.n	8003140 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003106:	4b5f      	ldr	r3, [pc, #380]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d116      	bne.n	8003140 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003112:	4b5c      	ldr	r3, [pc, #368]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d005      	beq.n	800312a <HAL_RCC_OscConfig+0x152>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d001      	beq.n	800312a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e18d      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800312a:	4b56      	ldr	r3, [pc, #344]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	4952      	ldr	r1, [pc, #328]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800313a:	4313      	orrs	r3, r2
 800313c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800313e:	e03a      	b.n	80031b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d020      	beq.n	800318a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003148:	4b4f      	ldr	r3, [pc, #316]	; (8003288 <HAL_RCC_OscConfig+0x2b0>)
 800314a:	2201      	movs	r2, #1
 800314c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800314e:	f7fd fa21 	bl	8000594 <HAL_GetTick>
 8003152:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003154:	e008      	b.n	8003168 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003156:	f7fd fa1d 	bl	8000594 <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	2b02      	cmp	r3, #2
 8003162:	d901      	bls.n	8003168 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e16e      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003168:	4b46      	ldr	r3, [pc, #280]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0302 	and.w	r3, r3, #2
 8003170:	2b00      	cmp	r3, #0
 8003172:	d0f0      	beq.n	8003156 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003174:	4b43      	ldr	r3, [pc, #268]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	4940      	ldr	r1, [pc, #256]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003184:	4313      	orrs	r3, r2
 8003186:	600b      	str	r3, [r1, #0]
 8003188:	e015      	b.n	80031b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800318a:	4b3f      	ldr	r3, [pc, #252]	; (8003288 <HAL_RCC_OscConfig+0x2b0>)
 800318c:	2200      	movs	r2, #0
 800318e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003190:	f7fd fa00 	bl	8000594 <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003198:	f7fd f9fc 	bl	8000594 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e14d      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031aa:	4b36      	ldr	r3, [pc, #216]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f0      	bne.n	8003198 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f003 0308 	and.w	r3, r3, #8
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d030      	beq.n	8003224 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d016      	beq.n	80031f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031ca:	4b30      	ldr	r3, [pc, #192]	; (800328c <HAL_RCC_OscConfig+0x2b4>)
 80031cc:	2201      	movs	r2, #1
 80031ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d0:	f7fd f9e0 	bl	8000594 <HAL_GetTick>
 80031d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031d6:	e008      	b.n	80031ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031d8:	f7fd f9dc 	bl	8000594 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d901      	bls.n	80031ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	e12d      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ea:	4b26      	ldr	r3, [pc, #152]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 80031ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d0f0      	beq.n	80031d8 <HAL_RCC_OscConfig+0x200>
 80031f6:	e015      	b.n	8003224 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031f8:	4b24      	ldr	r3, [pc, #144]	; (800328c <HAL_RCC_OscConfig+0x2b4>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031fe:	f7fd f9c9 	bl	8000594 <HAL_GetTick>
 8003202:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003204:	e008      	b.n	8003218 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003206:	f7fd f9c5 	bl	8000594 <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	2b02      	cmp	r3, #2
 8003212:	d901      	bls.n	8003218 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003214:	2303      	movs	r3, #3
 8003216:	e116      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003218:	4b1a      	ldr	r3, [pc, #104]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800321a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800321c:	f003 0302 	and.w	r3, r3, #2
 8003220:	2b00      	cmp	r3, #0
 8003222:	d1f0      	bne.n	8003206 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0304 	and.w	r3, r3, #4
 800322c:	2b00      	cmp	r3, #0
 800322e:	f000 80a0 	beq.w	8003372 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003232:	2300      	movs	r3, #0
 8003234:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003236:	4b13      	ldr	r3, [pc, #76]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d10f      	bne.n	8003262 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003242:	2300      	movs	r3, #0
 8003244:	60fb      	str	r3, [r7, #12]
 8003246:	4b0f      	ldr	r3, [pc, #60]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324a:	4a0e      	ldr	r2, [pc, #56]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 800324c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003250:	6413      	str	r3, [r2, #64]	; 0x40
 8003252:	4b0c      	ldr	r3, [pc, #48]	; (8003284 <HAL_RCC_OscConfig+0x2ac>)
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800325a:	60fb      	str	r3, [r7, #12]
 800325c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800325e:	2301      	movs	r3, #1
 8003260:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003262:	4b0b      	ldr	r3, [pc, #44]	; (8003290 <HAL_RCC_OscConfig+0x2b8>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326a:	2b00      	cmp	r3, #0
 800326c:	d121      	bne.n	80032b2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800326e:	4b08      	ldr	r3, [pc, #32]	; (8003290 <HAL_RCC_OscConfig+0x2b8>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a07      	ldr	r2, [pc, #28]	; (8003290 <HAL_RCC_OscConfig+0x2b8>)
 8003274:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003278:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800327a:	f7fd f98b 	bl	8000594 <HAL_GetTick>
 800327e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003280:	e011      	b.n	80032a6 <HAL_RCC_OscConfig+0x2ce>
 8003282:	bf00      	nop
 8003284:	40023800 	.word	0x40023800
 8003288:	42470000 	.word	0x42470000
 800328c:	42470e80 	.word	0x42470e80
 8003290:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003294:	f7fd f97e 	bl	8000594 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e0cf      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032a6:	4b6a      	ldr	r3, [pc, #424]	; (8003450 <HAL_RCC_OscConfig+0x478>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d0f0      	beq.n	8003294 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d106      	bne.n	80032c8 <HAL_RCC_OscConfig+0x2f0>
 80032ba:	4b66      	ldr	r3, [pc, #408]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 80032bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032be:	4a65      	ldr	r2, [pc, #404]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 80032c0:	f043 0301 	orr.w	r3, r3, #1
 80032c4:	6713      	str	r3, [r2, #112]	; 0x70
 80032c6:	e01c      	b.n	8003302 <HAL_RCC_OscConfig+0x32a>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	2b05      	cmp	r3, #5
 80032ce:	d10c      	bne.n	80032ea <HAL_RCC_OscConfig+0x312>
 80032d0:	4b60      	ldr	r3, [pc, #384]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 80032d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032d4:	4a5f      	ldr	r2, [pc, #380]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 80032d6:	f043 0304 	orr.w	r3, r3, #4
 80032da:	6713      	str	r3, [r2, #112]	; 0x70
 80032dc:	4b5d      	ldr	r3, [pc, #372]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 80032de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032e0:	4a5c      	ldr	r2, [pc, #368]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 80032e2:	f043 0301 	orr.w	r3, r3, #1
 80032e6:	6713      	str	r3, [r2, #112]	; 0x70
 80032e8:	e00b      	b.n	8003302 <HAL_RCC_OscConfig+0x32a>
 80032ea:	4b5a      	ldr	r3, [pc, #360]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 80032ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032ee:	4a59      	ldr	r2, [pc, #356]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 80032f0:	f023 0301 	bic.w	r3, r3, #1
 80032f4:	6713      	str	r3, [r2, #112]	; 0x70
 80032f6:	4b57      	ldr	r3, [pc, #348]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 80032f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032fa:	4a56      	ldr	r2, [pc, #344]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 80032fc:	f023 0304 	bic.w	r3, r3, #4
 8003300:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d015      	beq.n	8003336 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800330a:	f7fd f943 	bl	8000594 <HAL_GetTick>
 800330e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003310:	e00a      	b.n	8003328 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003312:	f7fd f93f 	bl	8000594 <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003320:	4293      	cmp	r3, r2
 8003322:	d901      	bls.n	8003328 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003324:	2303      	movs	r3, #3
 8003326:	e08e      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003328:	4b4a      	ldr	r3, [pc, #296]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 800332a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800332c:	f003 0302 	and.w	r3, r3, #2
 8003330:	2b00      	cmp	r3, #0
 8003332:	d0ee      	beq.n	8003312 <HAL_RCC_OscConfig+0x33a>
 8003334:	e014      	b.n	8003360 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003336:	f7fd f92d 	bl	8000594 <HAL_GetTick>
 800333a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800333c:	e00a      	b.n	8003354 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800333e:	f7fd f929 	bl	8000594 <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	f241 3288 	movw	r2, #5000	; 0x1388
 800334c:	4293      	cmp	r3, r2
 800334e:	d901      	bls.n	8003354 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e078      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003354:	4b3f      	ldr	r3, [pc, #252]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 8003356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d1ee      	bne.n	800333e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003360:	7dfb      	ldrb	r3, [r7, #23]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d105      	bne.n	8003372 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003366:	4b3b      	ldr	r3, [pc, #236]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	4a3a      	ldr	r2, [pc, #232]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 800336c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003370:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	699b      	ldr	r3, [r3, #24]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d064      	beq.n	8003444 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800337a:	4b36      	ldr	r3, [pc, #216]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f003 030c 	and.w	r3, r3, #12
 8003382:	2b08      	cmp	r3, #8
 8003384:	d05c      	beq.n	8003440 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	2b02      	cmp	r3, #2
 800338c:	d141      	bne.n	8003412 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800338e:	4b32      	ldr	r3, [pc, #200]	; (8003458 <HAL_RCC_OscConfig+0x480>)
 8003390:	2200      	movs	r2, #0
 8003392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003394:	f7fd f8fe 	bl	8000594 <HAL_GetTick>
 8003398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800339a:	e008      	b.n	80033ae <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800339c:	f7fd f8fa 	bl	8000594 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e04b      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ae:	4b29      	ldr	r3, [pc, #164]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1f0      	bne.n	800339c <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	69da      	ldr	r2, [r3, #28]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a1b      	ldr	r3, [r3, #32]
 80033c2:	431a      	orrs	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c8:	019b      	lsls	r3, r3, #6
 80033ca:	431a      	orrs	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d0:	085b      	lsrs	r3, r3, #1
 80033d2:	3b01      	subs	r3, #1
 80033d4:	041b      	lsls	r3, r3, #16
 80033d6:	431a      	orrs	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033dc:	061b      	lsls	r3, r3, #24
 80033de:	491d      	ldr	r1, [pc, #116]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033e4:	4b1c      	ldr	r3, [pc, #112]	; (8003458 <HAL_RCC_OscConfig+0x480>)
 80033e6:	2201      	movs	r2, #1
 80033e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ea:	f7fd f8d3 	bl	8000594 <HAL_GetTick>
 80033ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033f0:	e008      	b.n	8003404 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033f2:	f7fd f8cf 	bl	8000594 <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d901      	bls.n	8003404 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	e020      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003404:	4b13      	ldr	r3, [pc, #76]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0f0      	beq.n	80033f2 <HAL_RCC_OscConfig+0x41a>
 8003410:	e018      	b.n	8003444 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003412:	4b11      	ldr	r3, [pc, #68]	; (8003458 <HAL_RCC_OscConfig+0x480>)
 8003414:	2200      	movs	r2, #0
 8003416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003418:	f7fd f8bc 	bl	8000594 <HAL_GetTick>
 800341c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800341e:	e008      	b.n	8003432 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003420:	f7fd f8b8 	bl	8000594 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b02      	cmp	r3, #2
 800342c:	d901      	bls.n	8003432 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e009      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003432:	4b08      	ldr	r3, [pc, #32]	; (8003454 <HAL_RCC_OscConfig+0x47c>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1f0      	bne.n	8003420 <HAL_RCC_OscConfig+0x448>
 800343e:	e001      	b.n	8003444 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e000      	b.n	8003446 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8003444:	2300      	movs	r3, #0
}
 8003446:	4618      	mov	r0, r3
 8003448:	3718      	adds	r7, #24
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	40007000 	.word	0x40007000
 8003454:	40023800 	.word	0x40023800
 8003458:	42470060 	.word	0x42470060

0800345c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d101      	bne.n	8003470 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e0ca      	b.n	8003606 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003470:	4b67      	ldr	r3, [pc, #412]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 030f 	and.w	r3, r3, #15
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	429a      	cmp	r2, r3
 800347c:	d90c      	bls.n	8003498 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800347e:	4b64      	ldr	r3, [pc, #400]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 8003480:	683a      	ldr	r2, [r7, #0]
 8003482:	b2d2      	uxtb	r2, r2
 8003484:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003486:	4b62      	ldr	r3, [pc, #392]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 030f 	and.w	r3, r3, #15
 800348e:	683a      	ldr	r2, [r7, #0]
 8003490:	429a      	cmp	r2, r3
 8003492:	d001      	beq.n	8003498 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e0b6      	b.n	8003606 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0302 	and.w	r3, r3, #2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d020      	beq.n	80034e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0304 	and.w	r3, r3, #4
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d005      	beq.n	80034bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034b0:	4b58      	ldr	r3, [pc, #352]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	4a57      	ldr	r2, [pc, #348]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 80034b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80034ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0308 	and.w	r3, r3, #8
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d005      	beq.n	80034d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034c8:	4b52      	ldr	r3, [pc, #328]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	4a51      	ldr	r2, [pc, #324]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 80034ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80034d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034d4:	4b4f      	ldr	r3, [pc, #316]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	494c      	ldr	r1, [pc, #304]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 80034e2:	4313      	orrs	r3, r2
 80034e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d044      	beq.n	800357c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d107      	bne.n	800350a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034fa:	4b46      	ldr	r3, [pc, #280]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003502:	2b00      	cmp	r3, #0
 8003504:	d119      	bne.n	800353a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e07d      	b.n	8003606 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	2b02      	cmp	r3, #2
 8003510:	d003      	beq.n	800351a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003516:	2b03      	cmp	r3, #3
 8003518:	d107      	bne.n	800352a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800351a:	4b3e      	ldr	r3, [pc, #248]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d109      	bne.n	800353a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e06d      	b.n	8003606 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800352a:	4b3a      	ldr	r3, [pc, #232]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e065      	b.n	8003606 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800353a:	4b36      	ldr	r3, [pc, #216]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	f023 0203 	bic.w	r2, r3, #3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	4933      	ldr	r1, [pc, #204]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 8003548:	4313      	orrs	r3, r2
 800354a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800354c:	f7fd f822 	bl	8000594 <HAL_GetTick>
 8003550:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003552:	e00a      	b.n	800356a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003554:	f7fd f81e 	bl	8000594 <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003562:	4293      	cmp	r3, r2
 8003564:	d901      	bls.n	800356a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e04d      	b.n	8003606 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800356a:	4b2a      	ldr	r3, [pc, #168]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	f003 020c 	and.w	r2, r3, #12
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	429a      	cmp	r2, r3
 800357a:	d1eb      	bne.n	8003554 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800357c:	4b24      	ldr	r3, [pc, #144]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 030f 	and.w	r3, r3, #15
 8003584:	683a      	ldr	r2, [r7, #0]
 8003586:	429a      	cmp	r2, r3
 8003588:	d20c      	bcs.n	80035a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800358a:	4b21      	ldr	r3, [pc, #132]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	b2d2      	uxtb	r2, r2
 8003590:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003592:	4b1f      	ldr	r3, [pc, #124]	; (8003610 <HAL_RCC_ClockConfig+0x1b4>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 030f 	and.w	r3, r3, #15
 800359a:	683a      	ldr	r2, [r7, #0]
 800359c:	429a      	cmp	r2, r3
 800359e:	d001      	beq.n	80035a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e030      	b.n	8003606 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0304 	and.w	r3, r3, #4
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d008      	beq.n	80035c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035b0:	4b18      	ldr	r3, [pc, #96]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	4915      	ldr	r1, [pc, #84]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0308 	and.w	r3, r3, #8
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d009      	beq.n	80035e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035ce:	4b11      	ldr	r3, [pc, #68]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	00db      	lsls	r3, r3, #3
 80035dc:	490d      	ldr	r1, [pc, #52]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80035e2:	f000 f81d 	bl	8003620 <HAL_RCC_GetSysClockFreq>
 80035e6:	4601      	mov	r1, r0
 80035e8:	4b0a      	ldr	r3, [pc, #40]	; (8003614 <HAL_RCC_ClockConfig+0x1b8>)
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	091b      	lsrs	r3, r3, #4
 80035ee:	f003 030f 	and.w	r3, r3, #15
 80035f2:	4a09      	ldr	r2, [pc, #36]	; (8003618 <HAL_RCC_ClockConfig+0x1bc>)
 80035f4:	5cd3      	ldrb	r3, [r2, r3]
 80035f6:	fa21 f303 	lsr.w	r3, r1, r3
 80035fa:	4a08      	ldr	r2, [pc, #32]	; (800361c <HAL_RCC_ClockConfig+0x1c0>)
 80035fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80035fe:	2000      	movs	r0, #0
 8003600:	f7fc ff84 	bl	800050c <HAL_InitTick>

  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	40023c00 	.word	0x40023c00
 8003614:	40023800 	.word	0x40023800
 8003618:	0800829c 	.word	0x0800829c
 800361c:	20000028 	.word	0x20000028

08003620 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003622:	b085      	sub	sp, #20
 8003624:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003626:	2300      	movs	r3, #0
 8003628:	607b      	str	r3, [r7, #4]
 800362a:	2300      	movs	r3, #0
 800362c:	60fb      	str	r3, [r7, #12]
 800362e:	2300      	movs	r3, #0
 8003630:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003632:	2300      	movs	r3, #0
 8003634:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003636:	4b63      	ldr	r3, [pc, #396]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 030c 	and.w	r3, r3, #12
 800363e:	2b04      	cmp	r3, #4
 8003640:	d007      	beq.n	8003652 <HAL_RCC_GetSysClockFreq+0x32>
 8003642:	2b08      	cmp	r3, #8
 8003644:	d008      	beq.n	8003658 <HAL_RCC_GetSysClockFreq+0x38>
 8003646:	2b00      	cmp	r3, #0
 8003648:	f040 80b4 	bne.w	80037b4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800364c:	4b5e      	ldr	r3, [pc, #376]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800364e:	60bb      	str	r3, [r7, #8]
       break;
 8003650:	e0b3      	b.n	80037ba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003652:	4b5e      	ldr	r3, [pc, #376]	; (80037cc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003654:	60bb      	str	r3, [r7, #8]
      break;
 8003656:	e0b0      	b.n	80037ba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003658:	4b5a      	ldr	r3, [pc, #360]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003660:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003662:	4b58      	ldr	r3, [pc, #352]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d04a      	beq.n	8003704 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800366e:	4b55      	ldr	r3, [pc, #340]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	099b      	lsrs	r3, r3, #6
 8003674:	f04f 0400 	mov.w	r4, #0
 8003678:	f240 11ff 	movw	r1, #511	; 0x1ff
 800367c:	f04f 0200 	mov.w	r2, #0
 8003680:	ea03 0501 	and.w	r5, r3, r1
 8003684:	ea04 0602 	and.w	r6, r4, r2
 8003688:	4629      	mov	r1, r5
 800368a:	4632      	mov	r2, r6
 800368c:	f04f 0300 	mov.w	r3, #0
 8003690:	f04f 0400 	mov.w	r4, #0
 8003694:	0154      	lsls	r4, r2, #5
 8003696:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800369a:	014b      	lsls	r3, r1, #5
 800369c:	4619      	mov	r1, r3
 800369e:	4622      	mov	r2, r4
 80036a0:	1b49      	subs	r1, r1, r5
 80036a2:	eb62 0206 	sbc.w	r2, r2, r6
 80036a6:	f04f 0300 	mov.w	r3, #0
 80036aa:	f04f 0400 	mov.w	r4, #0
 80036ae:	0194      	lsls	r4, r2, #6
 80036b0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80036b4:	018b      	lsls	r3, r1, #6
 80036b6:	1a5b      	subs	r3, r3, r1
 80036b8:	eb64 0402 	sbc.w	r4, r4, r2
 80036bc:	f04f 0100 	mov.w	r1, #0
 80036c0:	f04f 0200 	mov.w	r2, #0
 80036c4:	00e2      	lsls	r2, r4, #3
 80036c6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80036ca:	00d9      	lsls	r1, r3, #3
 80036cc:	460b      	mov	r3, r1
 80036ce:	4614      	mov	r4, r2
 80036d0:	195b      	adds	r3, r3, r5
 80036d2:	eb44 0406 	adc.w	r4, r4, r6
 80036d6:	f04f 0100 	mov.w	r1, #0
 80036da:	f04f 0200 	mov.w	r2, #0
 80036de:	0262      	lsls	r2, r4, #9
 80036e0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80036e4:	0259      	lsls	r1, r3, #9
 80036e6:	460b      	mov	r3, r1
 80036e8:	4614      	mov	r4, r2
 80036ea:	4618      	mov	r0, r3
 80036ec:	4621      	mov	r1, r4
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f04f 0400 	mov.w	r4, #0
 80036f4:	461a      	mov	r2, r3
 80036f6:	4623      	mov	r3, r4
 80036f8:	f7fc fd66 	bl	80001c8 <__aeabi_uldivmod>
 80036fc:	4603      	mov	r3, r0
 80036fe:	460c      	mov	r4, r1
 8003700:	60fb      	str	r3, [r7, #12]
 8003702:	e049      	b.n	8003798 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003704:	4b2f      	ldr	r3, [pc, #188]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	099b      	lsrs	r3, r3, #6
 800370a:	f04f 0400 	mov.w	r4, #0
 800370e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003712:	f04f 0200 	mov.w	r2, #0
 8003716:	ea03 0501 	and.w	r5, r3, r1
 800371a:	ea04 0602 	and.w	r6, r4, r2
 800371e:	4629      	mov	r1, r5
 8003720:	4632      	mov	r2, r6
 8003722:	f04f 0300 	mov.w	r3, #0
 8003726:	f04f 0400 	mov.w	r4, #0
 800372a:	0154      	lsls	r4, r2, #5
 800372c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003730:	014b      	lsls	r3, r1, #5
 8003732:	4619      	mov	r1, r3
 8003734:	4622      	mov	r2, r4
 8003736:	1b49      	subs	r1, r1, r5
 8003738:	eb62 0206 	sbc.w	r2, r2, r6
 800373c:	f04f 0300 	mov.w	r3, #0
 8003740:	f04f 0400 	mov.w	r4, #0
 8003744:	0194      	lsls	r4, r2, #6
 8003746:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800374a:	018b      	lsls	r3, r1, #6
 800374c:	1a5b      	subs	r3, r3, r1
 800374e:	eb64 0402 	sbc.w	r4, r4, r2
 8003752:	f04f 0100 	mov.w	r1, #0
 8003756:	f04f 0200 	mov.w	r2, #0
 800375a:	00e2      	lsls	r2, r4, #3
 800375c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003760:	00d9      	lsls	r1, r3, #3
 8003762:	460b      	mov	r3, r1
 8003764:	4614      	mov	r4, r2
 8003766:	195b      	adds	r3, r3, r5
 8003768:	eb44 0406 	adc.w	r4, r4, r6
 800376c:	f04f 0100 	mov.w	r1, #0
 8003770:	f04f 0200 	mov.w	r2, #0
 8003774:	02a2      	lsls	r2, r4, #10
 8003776:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800377a:	0299      	lsls	r1, r3, #10
 800377c:	460b      	mov	r3, r1
 800377e:	4614      	mov	r4, r2
 8003780:	4618      	mov	r0, r3
 8003782:	4621      	mov	r1, r4
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f04f 0400 	mov.w	r4, #0
 800378a:	461a      	mov	r2, r3
 800378c:	4623      	mov	r3, r4
 800378e:	f7fc fd1b 	bl	80001c8 <__aeabi_uldivmod>
 8003792:	4603      	mov	r3, r0
 8003794:	460c      	mov	r4, r1
 8003796:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003798:	4b0a      	ldr	r3, [pc, #40]	; (80037c4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	0c1b      	lsrs	r3, r3, #16
 800379e:	f003 0303 	and.w	r3, r3, #3
 80037a2:	3301      	adds	r3, #1
 80037a4:	005b      	lsls	r3, r3, #1
 80037a6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b0:	60bb      	str	r3, [r7, #8]
      break;
 80037b2:	e002      	b.n	80037ba <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037b4:	4b04      	ldr	r3, [pc, #16]	; (80037c8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80037b6:	60bb      	str	r3, [r7, #8]
      break;
 80037b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037ba:	68bb      	ldr	r3, [r7, #8]
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037c4:	40023800 	.word	0x40023800
 80037c8:	00f42400 	.word	0x00f42400
 80037cc:	007a1200 	.word	0x007a1200

080037d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037d4:	4b03      	ldr	r3, [pc, #12]	; (80037e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80037d6:	681b      	ldr	r3, [r3, #0]
}
 80037d8:	4618      	mov	r0, r3
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	20000028 	.word	0x20000028

080037e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80037ec:	f7ff fff0 	bl	80037d0 <HAL_RCC_GetHCLKFreq>
 80037f0:	4601      	mov	r1, r0
 80037f2:	4b05      	ldr	r3, [pc, #20]	; (8003808 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	0a9b      	lsrs	r3, r3, #10
 80037f8:	f003 0307 	and.w	r3, r3, #7
 80037fc:	4a03      	ldr	r2, [pc, #12]	; (800380c <HAL_RCC_GetPCLK1Freq+0x24>)
 80037fe:	5cd3      	ldrb	r3, [r2, r3]
 8003800:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003804:	4618      	mov	r0, r3
 8003806:	bd80      	pop	{r7, pc}
 8003808:	40023800 	.word	0x40023800
 800380c:	080082ac 	.word	0x080082ac

08003810 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b086      	sub	sp, #24
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003818:	2300      	movs	r3, #0
 800381a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800381c:	2300      	movs	r3, #0
 800381e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0301 	and.w	r3, r3, #1
 8003828:	2b00      	cmp	r3, #0
 800382a:	d105      	bne.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003834:	2b00      	cmp	r3, #0
 8003836:	d035      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003838:	4b62      	ldr	r3, [pc, #392]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800383a:	2200      	movs	r2, #0
 800383c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800383e:	f7fc fea9 	bl	8000594 <HAL_GetTick>
 8003842:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003844:	e008      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003846:	f7fc fea5 	bl	8000594 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d901      	bls.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e0b0      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003858:	4b5b      	ldr	r3, [pc, #364]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d1f0      	bne.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	019a      	lsls	r2, r3, #6
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	071b      	lsls	r3, r3, #28
 8003870:	4955      	ldr	r1, [pc, #340]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003872:	4313      	orrs	r3, r2
 8003874:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003878:	4b52      	ldr	r3, [pc, #328]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800387a:	2201      	movs	r2, #1
 800387c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800387e:	f7fc fe89 	bl	8000594 <HAL_GetTick>
 8003882:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003884:	e008      	b.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003886:	f7fc fe85 	bl	8000594 <HAL_GetTick>
 800388a:	4602      	mov	r2, r0
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	2b02      	cmp	r3, #2
 8003892:	d901      	bls.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003894:	2303      	movs	r3, #3
 8003896:	e090      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003898:	4b4b      	ldr	r3, [pc, #300]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d0f0      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	f000 8083 	beq.w	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80038b2:	2300      	movs	r3, #0
 80038b4:	60fb      	str	r3, [r7, #12]
 80038b6:	4b44      	ldr	r3, [pc, #272]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80038b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ba:	4a43      	ldr	r2, [pc, #268]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80038bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038c0:	6413      	str	r3, [r2, #64]	; 0x40
 80038c2:	4b41      	ldr	r3, [pc, #260]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80038c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ca:	60fb      	str	r3, [r7, #12]
 80038cc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80038ce:	4b3f      	ldr	r3, [pc, #252]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a3e      	ldr	r2, [pc, #248]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038d8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80038da:	f7fc fe5b 	bl	8000594 <HAL_GetTick>
 80038de:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80038e0:	e008      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80038e2:	f7fc fe57 	bl	8000594 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d901      	bls.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e062      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80038f4:	4b35      	ldr	r3, [pc, #212]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d0f0      	beq.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003900:	4b31      	ldr	r3, [pc, #196]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003902:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003904:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003908:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d02f      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003918:	693a      	ldr	r2, [r7, #16]
 800391a:	429a      	cmp	r2, r3
 800391c:	d028      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800391e:	4b2a      	ldr	r3, [pc, #168]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003922:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003926:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003928:	4b29      	ldr	r3, [pc, #164]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800392a:	2201      	movs	r2, #1
 800392c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800392e:	4b28      	ldr	r3, [pc, #160]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003930:	2200      	movs	r2, #0
 8003932:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003934:	4a24      	ldr	r2, [pc, #144]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800393a:	4b23      	ldr	r3, [pc, #140]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800393c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b01      	cmp	r3, #1
 8003944:	d114      	bne.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003946:	f7fc fe25 	bl	8000594 <HAL_GetTick>
 800394a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800394c:	e00a      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800394e:	f7fc fe21 	bl	8000594 <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	f241 3288 	movw	r2, #5000	; 0x1388
 800395c:	4293      	cmp	r3, r2
 800395e:	d901      	bls.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e02a      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003964:	4b18      	ldr	r3, [pc, #96]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	2b00      	cmp	r3, #0
 800396e:	d0ee      	beq.n	800394e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003978:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800397c:	d10d      	bne.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800397e:	4b12      	ldr	r3, [pc, #72]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800398e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003992:	490d      	ldr	r1, [pc, #52]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003994:	4313      	orrs	r3, r2
 8003996:	608b      	str	r3, [r1, #8]
 8003998:	e005      	b.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800399a:	4b0b      	ldr	r3, [pc, #44]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	4a0a      	ldr	r2, [pc, #40]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039a0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80039a4:	6093      	str	r3, [r2, #8]
 80039a6:	4b08      	ldr	r3, [pc, #32]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039b2:	4905      	ldr	r1, [pc, #20]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3718      	adds	r7, #24
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	42470068 	.word	0x42470068
 80039c8:	40023800 	.word	0x40023800
 80039cc:	40007000 	.word	0x40007000
 80039d0:	42470e40 	.word	0x42470e40

080039d4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b087      	sub	sp, #28
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80039dc:	2300      	movs	r3, #0
 80039de:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80039e0:	2300      	movs	r3, #0
 80039e2:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80039e4:	2300      	movs	r3, #0
 80039e6:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d13d      	bne.n	8003a6e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80039f2:	4b22      	ldr	r3, [pc, #136]	; (8003a7c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80039fa:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d004      	beq.n	8003a0c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d12f      	bne.n	8003a66 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003a06:	4b1e      	ldr	r3, [pc, #120]	; (8003a80 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003a08:	617b      	str	r3, [r7, #20]
          break;
 8003a0a:	e02f      	b.n	8003a6c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003a0c:	4b1b      	ldr	r3, [pc, #108]	; (8003a7c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a18:	d108      	bne.n	8003a2c <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003a1a:	4b18      	ldr	r3, [pc, #96]	; (8003a7c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a22:	4a18      	ldr	r2, [pc, #96]	; (8003a84 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a28:	613b      	str	r3, [r7, #16]
 8003a2a:	e007      	b.n	8003a3c <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003a2c:	4b13      	ldr	r3, [pc, #76]	; (8003a7c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a34:	4a14      	ldr	r2, [pc, #80]	; (8003a88 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a3a:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003a3c:	4b0f      	ldr	r3, [pc, #60]	; (8003a7c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003a3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a42:	099b      	lsrs	r3, r3, #6
 8003a44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	fb02 f303 	mul.w	r3, r2, r3
 8003a4e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003a50:	4b0a      	ldr	r3, [pc, #40]	; (8003a7c <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8003a52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a56:	0f1b      	lsrs	r3, r3, #28
 8003a58:	f003 0307 	and.w	r3, r3, #7
 8003a5c:	68ba      	ldr	r2, [r7, #8]
 8003a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a62:	617b      	str	r3, [r7, #20]
          break;
 8003a64:	e002      	b.n	8003a6c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003a66:	2300      	movs	r3, #0
 8003a68:	617b      	str	r3, [r7, #20]
          break;
 8003a6a:	bf00      	nop
        }
      }
      break;
 8003a6c:	bf00      	nop
    }
  }
  return frequency;
 8003a6e:	697b      	ldr	r3, [r7, #20]
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	371c      	adds	r7, #28
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	00bb8000 	.word	0x00bb8000
 8003a84:	007a1200 	.word	0x007a1200
 8003a88:	00f42400 	.word	0x00f42400

08003a8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d101      	bne.n	8003a9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e056      	b.n	8003b4c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d106      	bne.n	8003abe <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ab8:	6878      	ldr	r0, [r7, #4]
 8003aba:	f003 fe75 	bl	80077a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2202      	movs	r2, #2
 8003ac2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ad4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685a      	ldr	r2, [r3, #4]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	431a      	orrs	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	431a      	orrs	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	431a      	orrs	r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	699b      	ldr	r3, [r3, #24]
 8003af6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	69db      	ldr	r3, [r3, #28]
 8003b00:	431a      	orrs	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a1b      	ldr	r3, [r3, #32]
 8003b06:	ea42 0103 	orr.w	r1, r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	430a      	orrs	r2, r1
 8003b14:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	0c1b      	lsrs	r3, r3, #16
 8003b1c:	f003 0104 	and.w	r1, r3, #4
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	430a      	orrs	r2, r1
 8003b2a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	69da      	ldr	r2, [r3, #28]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b3a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3708      	adds	r7, #8
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b082      	sub	sp, #8
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d101      	bne.n	8003b66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e01d      	b.n	8003ba2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d106      	bne.n	8003b80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f003 fe5c 	bl	8007838 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2202      	movs	r2, #2
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	3304      	adds	r3, #4
 8003b90:	4619      	mov	r1, r3
 8003b92:	4610      	mov	r0, r2
 8003b94:	f000 f9fa 	bl	8003f8c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b082      	sub	sp, #8
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d101      	bne.n	8003bbc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e01d      	b.n	8003bf8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d106      	bne.n	8003bd6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f000 f815 	bl	8003c00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2202      	movs	r2, #2
 8003bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	3304      	adds	r3, #4
 8003be6:	4619      	mov	r1, r3
 8003be8:	4610      	mov	r0, r2
 8003bea:	f000 f9cf 	bl	8003f8c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3708      	adds	r7, #8
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	2201      	movs	r2, #1
 8003c24:	6839      	ldr	r1, [r7, #0]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f000 fc9a 	bl	8004560 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a15      	ldr	r2, [pc, #84]	; (8003c88 <HAL_TIM_PWM_Start+0x74>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d004      	beq.n	8003c40 <HAL_TIM_PWM_Start+0x2c>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a14      	ldr	r2, [pc, #80]	; (8003c8c <HAL_TIM_PWM_Start+0x78>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d101      	bne.n	8003c44 <HAL_TIM_PWM_Start+0x30>
 8003c40:	2301      	movs	r3, #1
 8003c42:	e000      	b.n	8003c46 <HAL_TIM_PWM_Start+0x32>
 8003c44:	2300      	movs	r3, #0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d007      	beq.n	8003c5a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c58:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	f003 0307 	and.w	r3, r3, #7
 8003c64:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2b06      	cmp	r3, #6
 8003c6a:	d007      	beq.n	8003c7c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f042 0201 	orr.w	r2, r2, #1
 8003c7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3710      	adds	r7, #16
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	40010000 	.word	0x40010000
 8003c8c:	40010400 	.word	0x40010400

08003c90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d101      	bne.n	8003caa <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003ca6:	2302      	movs	r3, #2
 8003ca8:	e0b4      	b.n	8003e14 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2201      	movs	r2, #1
 8003cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2b0c      	cmp	r3, #12
 8003cbe:	f200 809f 	bhi.w	8003e00 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003cc2:	a201      	add	r2, pc, #4	; (adr r2, 8003cc8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cc8:	08003cfd 	.word	0x08003cfd
 8003ccc:	08003e01 	.word	0x08003e01
 8003cd0:	08003e01 	.word	0x08003e01
 8003cd4:	08003e01 	.word	0x08003e01
 8003cd8:	08003d3d 	.word	0x08003d3d
 8003cdc:	08003e01 	.word	0x08003e01
 8003ce0:	08003e01 	.word	0x08003e01
 8003ce4:	08003e01 	.word	0x08003e01
 8003ce8:	08003d7f 	.word	0x08003d7f
 8003cec:	08003e01 	.word	0x08003e01
 8003cf0:	08003e01 	.word	0x08003e01
 8003cf4:	08003e01 	.word	0x08003e01
 8003cf8:	08003dbf 	.word	0x08003dbf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68b9      	ldr	r1, [r7, #8]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f000 f9e2 	bl	80040cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	699a      	ldr	r2, [r3, #24]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f042 0208 	orr.w	r2, r2, #8
 8003d16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	699a      	ldr	r2, [r3, #24]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f022 0204 	bic.w	r2, r2, #4
 8003d26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	6999      	ldr	r1, [r3, #24]
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	691a      	ldr	r2, [r3, #16]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	430a      	orrs	r2, r1
 8003d38:	619a      	str	r2, [r3, #24]
      break;
 8003d3a:	e062      	b.n	8003e02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	68b9      	ldr	r1, [r7, #8]
 8003d42:	4618      	mov	r0, r3
 8003d44:	f000 fa32 	bl	80041ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	699a      	ldr	r2, [r3, #24]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	699a      	ldr	r2, [r3, #24]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6999      	ldr	r1, [r3, #24]
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	021a      	lsls	r2, r3, #8
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	430a      	orrs	r2, r1
 8003d7a:	619a      	str	r2, [r3, #24]
      break;
 8003d7c:	e041      	b.n	8003e02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	68b9      	ldr	r1, [r7, #8]
 8003d84:	4618      	mov	r0, r3
 8003d86:	f000 fa87 	bl	8004298 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	69da      	ldr	r2, [r3, #28]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f042 0208 	orr.w	r2, r2, #8
 8003d98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	69da      	ldr	r2, [r3, #28]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 0204 	bic.w	r2, r2, #4
 8003da8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	69d9      	ldr	r1, [r3, #28]
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	691a      	ldr	r2, [r3, #16]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	430a      	orrs	r2, r1
 8003dba:	61da      	str	r2, [r3, #28]
      break;
 8003dbc:	e021      	b.n	8003e02 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68b9      	ldr	r1, [r7, #8]
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f000 fadb 	bl	8004380 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	69da      	ldr	r2, [r3, #28]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	69da      	ldr	r2, [r3, #28]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003de8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	69d9      	ldr	r1, [r3, #28]
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	691b      	ldr	r3, [r3, #16]
 8003df4:	021a      	lsls	r2, r3, #8
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	430a      	orrs	r2, r1
 8003dfc:	61da      	str	r2, [r3, #28]
      break;
 8003dfe:	e000      	b.n	8003e02 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003e00:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3710      	adds	r7, #16
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d101      	bne.n	8003e34 <HAL_TIM_ConfigClockSource+0x18>
 8003e30:	2302      	movs	r3, #2
 8003e32:	e0a6      	b.n	8003f82 <HAL_TIM_ConfigClockSource+0x166>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2202      	movs	r2, #2
 8003e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e5a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	68fa      	ldr	r2, [r7, #12]
 8003e62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2b40      	cmp	r3, #64	; 0x40
 8003e6a:	d067      	beq.n	8003f3c <HAL_TIM_ConfigClockSource+0x120>
 8003e6c:	2b40      	cmp	r3, #64	; 0x40
 8003e6e:	d80b      	bhi.n	8003e88 <HAL_TIM_ConfigClockSource+0x6c>
 8003e70:	2b10      	cmp	r3, #16
 8003e72:	d073      	beq.n	8003f5c <HAL_TIM_ConfigClockSource+0x140>
 8003e74:	2b10      	cmp	r3, #16
 8003e76:	d802      	bhi.n	8003e7e <HAL_TIM_ConfigClockSource+0x62>
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d06f      	beq.n	8003f5c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003e7c:	e078      	b.n	8003f70 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003e7e:	2b20      	cmp	r3, #32
 8003e80:	d06c      	beq.n	8003f5c <HAL_TIM_ConfigClockSource+0x140>
 8003e82:	2b30      	cmp	r3, #48	; 0x30
 8003e84:	d06a      	beq.n	8003f5c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003e86:	e073      	b.n	8003f70 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003e88:	2b70      	cmp	r3, #112	; 0x70
 8003e8a:	d00d      	beq.n	8003ea8 <HAL_TIM_ConfigClockSource+0x8c>
 8003e8c:	2b70      	cmp	r3, #112	; 0x70
 8003e8e:	d804      	bhi.n	8003e9a <HAL_TIM_ConfigClockSource+0x7e>
 8003e90:	2b50      	cmp	r3, #80	; 0x50
 8003e92:	d033      	beq.n	8003efc <HAL_TIM_ConfigClockSource+0xe0>
 8003e94:	2b60      	cmp	r3, #96	; 0x60
 8003e96:	d041      	beq.n	8003f1c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003e98:	e06a      	b.n	8003f70 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003e9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e9e:	d066      	beq.n	8003f6e <HAL_TIM_ConfigClockSource+0x152>
 8003ea0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ea4:	d017      	beq.n	8003ed6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003ea6:	e063      	b.n	8003f70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6818      	ldr	r0, [r3, #0]
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	6899      	ldr	r1, [r3, #8]
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685a      	ldr	r2, [r3, #4]
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	f000 fb32 	bl	8004520 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003eca:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	609a      	str	r2, [r3, #8]
      break;
 8003ed4:	e04c      	b.n	8003f70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6818      	ldr	r0, [r3, #0]
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	6899      	ldr	r1, [r3, #8]
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	685a      	ldr	r2, [r3, #4]
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	f000 fb1b 	bl	8004520 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	689a      	ldr	r2, [r3, #8]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ef8:	609a      	str	r2, [r3, #8]
      break;
 8003efa:	e039      	b.n	8003f70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6818      	ldr	r0, [r3, #0]
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	6859      	ldr	r1, [r3, #4]
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	461a      	mov	r2, r3
 8003f0a:	f000 fa8f 	bl	800442c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2150      	movs	r1, #80	; 0x50
 8003f14:	4618      	mov	r0, r3
 8003f16:	f000 fae8 	bl	80044ea <TIM_ITRx_SetConfig>
      break;
 8003f1a:	e029      	b.n	8003f70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6818      	ldr	r0, [r3, #0]
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	6859      	ldr	r1, [r3, #4]
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	461a      	mov	r2, r3
 8003f2a:	f000 faae 	bl	800448a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	2160      	movs	r1, #96	; 0x60
 8003f34:	4618      	mov	r0, r3
 8003f36:	f000 fad8 	bl	80044ea <TIM_ITRx_SetConfig>
      break;
 8003f3a:	e019      	b.n	8003f70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6818      	ldr	r0, [r3, #0]
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	6859      	ldr	r1, [r3, #4]
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	461a      	mov	r2, r3
 8003f4a:	f000 fa6f 	bl	800442c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2140      	movs	r1, #64	; 0x40
 8003f54:	4618      	mov	r0, r3
 8003f56:	f000 fac8 	bl	80044ea <TIM_ITRx_SetConfig>
      break;
 8003f5a:	e009      	b.n	8003f70 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4619      	mov	r1, r3
 8003f66:	4610      	mov	r0, r2
 8003f68:	f000 fabf 	bl	80044ea <TIM_ITRx_SetConfig>
      break;
 8003f6c:	e000      	b.n	8003f70 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003f6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
	...

08003f8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	4a40      	ldr	r2, [pc, #256]	; (80040a0 <TIM_Base_SetConfig+0x114>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d013      	beq.n	8003fcc <TIM_Base_SetConfig+0x40>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003faa:	d00f      	beq.n	8003fcc <TIM_Base_SetConfig+0x40>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	4a3d      	ldr	r2, [pc, #244]	; (80040a4 <TIM_Base_SetConfig+0x118>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d00b      	beq.n	8003fcc <TIM_Base_SetConfig+0x40>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	4a3c      	ldr	r2, [pc, #240]	; (80040a8 <TIM_Base_SetConfig+0x11c>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d007      	beq.n	8003fcc <TIM_Base_SetConfig+0x40>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	4a3b      	ldr	r2, [pc, #236]	; (80040ac <TIM_Base_SetConfig+0x120>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d003      	beq.n	8003fcc <TIM_Base_SetConfig+0x40>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	4a3a      	ldr	r2, [pc, #232]	; (80040b0 <TIM_Base_SetConfig+0x124>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d108      	bne.n	8003fde <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a2f      	ldr	r2, [pc, #188]	; (80040a0 <TIM_Base_SetConfig+0x114>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d02b      	beq.n	800403e <TIM_Base_SetConfig+0xb2>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fec:	d027      	beq.n	800403e <TIM_Base_SetConfig+0xb2>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a2c      	ldr	r2, [pc, #176]	; (80040a4 <TIM_Base_SetConfig+0x118>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d023      	beq.n	800403e <TIM_Base_SetConfig+0xb2>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a2b      	ldr	r2, [pc, #172]	; (80040a8 <TIM_Base_SetConfig+0x11c>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d01f      	beq.n	800403e <TIM_Base_SetConfig+0xb2>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a2a      	ldr	r2, [pc, #168]	; (80040ac <TIM_Base_SetConfig+0x120>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d01b      	beq.n	800403e <TIM_Base_SetConfig+0xb2>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a29      	ldr	r2, [pc, #164]	; (80040b0 <TIM_Base_SetConfig+0x124>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d017      	beq.n	800403e <TIM_Base_SetConfig+0xb2>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a28      	ldr	r2, [pc, #160]	; (80040b4 <TIM_Base_SetConfig+0x128>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d013      	beq.n	800403e <TIM_Base_SetConfig+0xb2>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a27      	ldr	r2, [pc, #156]	; (80040b8 <TIM_Base_SetConfig+0x12c>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d00f      	beq.n	800403e <TIM_Base_SetConfig+0xb2>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a26      	ldr	r2, [pc, #152]	; (80040bc <TIM_Base_SetConfig+0x130>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d00b      	beq.n	800403e <TIM_Base_SetConfig+0xb2>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a25      	ldr	r2, [pc, #148]	; (80040c0 <TIM_Base_SetConfig+0x134>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d007      	beq.n	800403e <TIM_Base_SetConfig+0xb2>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a24      	ldr	r2, [pc, #144]	; (80040c4 <TIM_Base_SetConfig+0x138>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d003      	beq.n	800403e <TIM_Base_SetConfig+0xb2>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a23      	ldr	r2, [pc, #140]	; (80040c8 <TIM_Base_SetConfig+0x13c>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d108      	bne.n	8004050 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004044:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	68fa      	ldr	r2, [r7, #12]
 800404c:	4313      	orrs	r3, r2
 800404e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	695b      	ldr	r3, [r3, #20]
 800405a:	4313      	orrs	r3, r2
 800405c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	689a      	ldr	r2, [r3, #8]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	4a0a      	ldr	r2, [pc, #40]	; (80040a0 <TIM_Base_SetConfig+0x114>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d003      	beq.n	8004084 <TIM_Base_SetConfig+0xf8>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	4a0c      	ldr	r2, [pc, #48]	; (80040b0 <TIM_Base_SetConfig+0x124>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d103      	bne.n	800408c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	691a      	ldr	r2, [r3, #16]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	615a      	str	r2, [r3, #20]
}
 8004092:	bf00      	nop
 8004094:	3714      	adds	r7, #20
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	40010000 	.word	0x40010000
 80040a4:	40000400 	.word	0x40000400
 80040a8:	40000800 	.word	0x40000800
 80040ac:	40000c00 	.word	0x40000c00
 80040b0:	40010400 	.word	0x40010400
 80040b4:	40014000 	.word	0x40014000
 80040b8:	40014400 	.word	0x40014400
 80040bc:	40014800 	.word	0x40014800
 80040c0:	40001800 	.word	0x40001800
 80040c4:	40001c00 	.word	0x40001c00
 80040c8:	40002000 	.word	0x40002000

080040cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b087      	sub	sp, #28
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a1b      	ldr	r3, [r3, #32]
 80040da:	f023 0201 	bic.w	r2, r3, #1
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f023 0303 	bic.w	r3, r3, #3
 8004102:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	4313      	orrs	r3, r2
 800410c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	f023 0302 	bic.w	r3, r3, #2
 8004114:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	697a      	ldr	r2, [r7, #20]
 800411c:	4313      	orrs	r3, r2
 800411e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	4a20      	ldr	r2, [pc, #128]	; (80041a4 <TIM_OC1_SetConfig+0xd8>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d003      	beq.n	8004130 <TIM_OC1_SetConfig+0x64>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a1f      	ldr	r2, [pc, #124]	; (80041a8 <TIM_OC1_SetConfig+0xdc>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d10c      	bne.n	800414a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	f023 0308 	bic.w	r3, r3, #8
 8004136:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	697a      	ldr	r2, [r7, #20]
 800413e:	4313      	orrs	r3, r2
 8004140:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	f023 0304 	bic.w	r3, r3, #4
 8004148:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a15      	ldr	r2, [pc, #84]	; (80041a4 <TIM_OC1_SetConfig+0xd8>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d003      	beq.n	800415a <TIM_OC1_SetConfig+0x8e>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a14      	ldr	r2, [pc, #80]	; (80041a8 <TIM_OC1_SetConfig+0xdc>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d111      	bne.n	800417e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004160:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004168:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	4313      	orrs	r3, r2
 8004172:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	693a      	ldr	r2, [r7, #16]
 800417a:	4313      	orrs	r3, r2
 800417c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	693a      	ldr	r2, [r7, #16]
 8004182:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	685a      	ldr	r2, [r3, #4]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	697a      	ldr	r2, [r7, #20]
 8004196:	621a      	str	r2, [r3, #32]
}
 8004198:	bf00      	nop
 800419a:	371c      	adds	r7, #28
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr
 80041a4:	40010000 	.word	0x40010000
 80041a8:	40010400 	.word	0x40010400

080041ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041ac:	b480      	push	{r7}
 80041ae:	b087      	sub	sp, #28
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a1b      	ldr	r3, [r3, #32]
 80041ba:	f023 0210 	bic.w	r2, r3, #16
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a1b      	ldr	r3, [r3, #32]
 80041c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80041da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	021b      	lsls	r3, r3, #8
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	f023 0320 	bic.w	r3, r3, #32
 80041f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	011b      	lsls	r3, r3, #4
 80041fe:	697a      	ldr	r2, [r7, #20]
 8004200:	4313      	orrs	r3, r2
 8004202:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a22      	ldr	r2, [pc, #136]	; (8004290 <TIM_OC2_SetConfig+0xe4>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d003      	beq.n	8004214 <TIM_OC2_SetConfig+0x68>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a21      	ldr	r2, [pc, #132]	; (8004294 <TIM_OC2_SetConfig+0xe8>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d10d      	bne.n	8004230 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800421a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	011b      	lsls	r3, r3, #4
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	4313      	orrs	r3, r2
 8004226:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800422e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a17      	ldr	r2, [pc, #92]	; (8004290 <TIM_OC2_SetConfig+0xe4>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d003      	beq.n	8004240 <TIM_OC2_SetConfig+0x94>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	4a16      	ldr	r2, [pc, #88]	; (8004294 <TIM_OC2_SetConfig+0xe8>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d113      	bne.n	8004268 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004246:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800424e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	695b      	ldr	r3, [r3, #20]
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	4313      	orrs	r3, r2
 800425a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	699b      	ldr	r3, [r3, #24]
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	693a      	ldr	r2, [r7, #16]
 8004264:	4313      	orrs	r3, r2
 8004266:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	697a      	ldr	r2, [r7, #20]
 8004280:	621a      	str	r2, [r3, #32]
}
 8004282:	bf00      	nop
 8004284:	371c      	adds	r7, #28
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	40010000 	.word	0x40010000
 8004294:	40010400 	.word	0x40010400

08004298 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004298:	b480      	push	{r7}
 800429a:	b087      	sub	sp, #28
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a1b      	ldr	r3, [r3, #32]
 80042a6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	69db      	ldr	r3, [r3, #28]
 80042be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f023 0303 	bic.w	r3, r3, #3
 80042ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	68fa      	ldr	r2, [r7, #12]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	021b      	lsls	r3, r3, #8
 80042e8:	697a      	ldr	r2, [r7, #20]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a21      	ldr	r2, [pc, #132]	; (8004378 <TIM_OC3_SetConfig+0xe0>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d003      	beq.n	80042fe <TIM_OC3_SetConfig+0x66>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a20      	ldr	r2, [pc, #128]	; (800437c <TIM_OC3_SetConfig+0xe4>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d10d      	bne.n	800431a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004304:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	021b      	lsls	r3, r3, #8
 800430c:	697a      	ldr	r2, [r7, #20]
 800430e:	4313      	orrs	r3, r2
 8004310:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004318:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a16      	ldr	r2, [pc, #88]	; (8004378 <TIM_OC3_SetConfig+0xe0>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d003      	beq.n	800432a <TIM_OC3_SetConfig+0x92>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a15      	ldr	r2, [pc, #84]	; (800437c <TIM_OC3_SetConfig+0xe4>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d113      	bne.n	8004352 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004330:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004338:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	011b      	lsls	r3, r3, #4
 8004340:	693a      	ldr	r2, [r7, #16]
 8004342:	4313      	orrs	r3, r2
 8004344:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	011b      	lsls	r3, r3, #4
 800434c:	693a      	ldr	r2, [r7, #16]
 800434e:	4313      	orrs	r3, r2
 8004350:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	693a      	ldr	r2, [r7, #16]
 8004356:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	68fa      	ldr	r2, [r7, #12]
 800435c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	685a      	ldr	r2, [r3, #4]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	697a      	ldr	r2, [r7, #20]
 800436a:	621a      	str	r2, [r3, #32]
}
 800436c:	bf00      	nop
 800436e:	371c      	adds	r7, #28
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr
 8004378:	40010000 	.word	0x40010000
 800437c:	40010400 	.word	0x40010400

08004380 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004380:	b480      	push	{r7}
 8004382:	b087      	sub	sp, #28
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
 8004388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a1b      	ldr	r3, [r3, #32]
 800438e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a1b      	ldr	r3, [r3, #32]
 800439a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	021b      	lsls	r3, r3, #8
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80043ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	031b      	lsls	r3, r3, #12
 80043d2:	693a      	ldr	r2, [r7, #16]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a12      	ldr	r2, [pc, #72]	; (8004424 <TIM_OC4_SetConfig+0xa4>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d003      	beq.n	80043e8 <TIM_OC4_SetConfig+0x68>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	4a11      	ldr	r2, [pc, #68]	; (8004428 <TIM_OC4_SetConfig+0xa8>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d109      	bne.n	80043fc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	695b      	ldr	r3, [r3, #20]
 80043f4:	019b      	lsls	r3, r3, #6
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	68fa      	ldr	r2, [r7, #12]
 8004406:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	621a      	str	r2, [r3, #32]
}
 8004416:	bf00      	nop
 8004418:	371c      	adds	r7, #28
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	40010000 	.word	0x40010000
 8004428:	40010400 	.word	0x40010400

0800442c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800442c:	b480      	push	{r7}
 800442e:	b087      	sub	sp, #28
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6a1b      	ldr	r3, [r3, #32]
 800443c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	6a1b      	ldr	r3, [r3, #32]
 8004442:	f023 0201 	bic.w	r2, r3, #1
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	699b      	ldr	r3, [r3, #24]
 800444e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004456:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	011b      	lsls	r3, r3, #4
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	4313      	orrs	r3, r2
 8004460:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	f023 030a 	bic.w	r3, r3, #10
 8004468:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800446a:	697a      	ldr	r2, [r7, #20]
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	4313      	orrs	r3, r2
 8004470:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	697a      	ldr	r2, [r7, #20]
 800447c:	621a      	str	r2, [r3, #32]
}
 800447e:	bf00      	nop
 8004480:	371c      	adds	r7, #28
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr

0800448a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800448a:	b480      	push	{r7}
 800448c:	b087      	sub	sp, #28
 800448e:	af00      	add	r7, sp, #0
 8004490:	60f8      	str	r0, [r7, #12]
 8004492:	60b9      	str	r1, [r7, #8]
 8004494:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	f023 0210 	bic.w	r2, r3, #16
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6a1b      	ldr	r3, [r3, #32]
 80044ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80044b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	031b      	lsls	r3, r3, #12
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	4313      	orrs	r3, r2
 80044be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80044c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	011b      	lsls	r3, r3, #4
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	693a      	ldr	r2, [r7, #16]
 80044dc:	621a      	str	r2, [r3, #32]
}
 80044de:	bf00      	nop
 80044e0:	371c      	adds	r7, #28
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr

080044ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044ea:	b480      	push	{r7}
 80044ec:	b085      	sub	sp, #20
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	6078      	str	r0, [r7, #4]
 80044f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004500:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004502:	683a      	ldr	r2, [r7, #0]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4313      	orrs	r3, r2
 8004508:	f043 0307 	orr.w	r3, r3, #7
 800450c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68fa      	ldr	r2, [r7, #12]
 8004512:	609a      	str	r2, [r3, #8]
}
 8004514:	bf00      	nop
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr

08004520 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004520:	b480      	push	{r7}
 8004522:	b087      	sub	sp, #28
 8004524:	af00      	add	r7, sp, #0
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	607a      	str	r2, [r7, #4]
 800452c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800453a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	021a      	lsls	r2, r3, #8
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	431a      	orrs	r2, r3
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	4313      	orrs	r3, r2
 8004548:	697a      	ldr	r2, [r7, #20]
 800454a:	4313      	orrs	r3, r2
 800454c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	697a      	ldr	r2, [r7, #20]
 8004552:	609a      	str	r2, [r3, #8]
}
 8004554:	bf00      	nop
 8004556:	371c      	adds	r7, #28
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004560:	b480      	push	{r7}
 8004562:	b087      	sub	sp, #28
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	f003 031f 	and.w	r3, r3, #31
 8004572:	2201      	movs	r2, #1
 8004574:	fa02 f303 	lsl.w	r3, r2, r3
 8004578:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6a1a      	ldr	r2, [r3, #32]
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	43db      	mvns	r3, r3
 8004582:	401a      	ands	r2, r3
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6a1a      	ldr	r2, [r3, #32]
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	f003 031f 	and.w	r3, r3, #31
 8004592:	6879      	ldr	r1, [r7, #4]
 8004594:	fa01 f303 	lsl.w	r3, r1, r3
 8004598:	431a      	orrs	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	621a      	str	r2, [r3, #32]
}
 800459e:	bf00      	nop
 80045a0:	371c      	adds	r7, #28
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr

080045aa <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045aa:	b480      	push	{r7}
 80045ac:	b085      	sub	sp, #20
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
 80045b2:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d101      	bne.n	80045c2 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045be:	2302      	movs	r3, #2
 80045c0:	e032      	b.n	8004628 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2202      	movs	r2, #2
 80045ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	68fa      	ldr	r2, [r7, #12]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045fa:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	68ba      	ldr	r2, [r7, #8]
 8004602:	4313      	orrs	r3, r2
 8004604:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	68ba      	ldr	r2, [r7, #8]
 8004614:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2201      	movs	r2, #1
 800461a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004626:	2300      	movs	r3, #0
}
 8004628:	4618      	mov	r0, r3
 800462a:	3714      	adds	r7, #20
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004634:	b084      	sub	sp, #16
 8004636:	b580      	push	{r7, lr}
 8004638:	b084      	sub	sp, #16
 800463a:	af00      	add	r7, sp, #0
 800463c:	6078      	str	r0, [r7, #4]
 800463e:	f107 001c 	add.w	r0, r7, #28
 8004642:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004648:	2b01      	cmp	r3, #1
 800464a:	d122      	bne.n	8004692 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004650:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004660:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004674:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004676:	2b01      	cmp	r3, #1
 8004678:	d105      	bne.n	8004686 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f94a 	bl	8004920 <USB_CoreReset>
 800468c:	4603      	mov	r3, r0
 800468e:	73fb      	strb	r3, [r7, #15]
 8004690:	e01a      	b.n	80046c8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f93e 	bl	8004920 <USB_CoreReset>
 80046a4:	4603      	mov	r3, r0
 80046a6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80046a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d106      	bne.n	80046bc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046b2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	639a      	str	r2, [r3, #56]	; 0x38
 80046ba:	e005      	b.n	80046c8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80046c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d10b      	bne.n	80046e6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	f043 0206 	orr.w	r2, r3, #6
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f043 0220 	orr.w	r2, r3, #32
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80046e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3710      	adds	r7, #16
 80046ec:	46bd      	mov	sp, r7
 80046ee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80046f2:	b004      	add	sp, #16
 80046f4:	4770      	bx	lr

080046f6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80046f6:	b480      	push	{r7}
 80046f8:	b083      	sub	sp, #12
 80046fa:	af00      	add	r7, sp, #0
 80046fc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f043 0201 	orr.w	r2, r3, #1
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f023 0201 	bic.w	r2, r3, #1
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	370c      	adds	r7, #12
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr

0800473a <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800473a:	b580      	push	{r7, lr}
 800473c:	b082      	sub	sp, #8
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
 8004742:	460b      	mov	r3, r1
 8004744:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004752:	78fb      	ldrb	r3, [r7, #3]
 8004754:	2b01      	cmp	r3, #1
 8004756:	d106      	bne.n	8004766 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	60da      	str	r2, [r3, #12]
 8004764:	e00b      	b.n	800477e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8004766:	78fb      	ldrb	r3, [r7, #3]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d106      	bne.n	800477a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	60da      	str	r2, [r3, #12]
 8004778:	e001      	b.n	800477e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e003      	b.n	8004786 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800477e:	2032      	movs	r0, #50	; 0x32
 8004780:	f7fb ff14 	bl	80005ac <HAL_Delay>

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3708      	adds	r7, #8
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
	...

08004790 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004790:	b480      	push	{r7}
 8004792:	b085      	sub	sp, #20
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800479a:	2300      	movs	r3, #0
 800479c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	019b      	lsls	r3, r3, #6
 80047a2:	f043 0220 	orr.w	r2, r3, #32
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	3301      	adds	r3, #1
 80047ae:	60fb      	str	r3, [r7, #12]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	4a09      	ldr	r2, [pc, #36]	; (80047d8 <USB_FlushTxFifo+0x48>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d901      	bls.n	80047bc <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e006      	b.n	80047ca <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	691b      	ldr	r3, [r3, #16]
 80047c0:	f003 0320 	and.w	r3, r3, #32
 80047c4:	2b20      	cmp	r3, #32
 80047c6:	d0f0      	beq.n	80047aa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3714      	adds	r7, #20
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	00030d40 	.word	0x00030d40

080047dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80047dc:	b480      	push	{r7}
 80047de:	b085      	sub	sp, #20
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80047e4:	2300      	movs	r3, #0
 80047e6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2210      	movs	r2, #16
 80047ec:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	3301      	adds	r3, #1
 80047f2:	60fb      	str	r3, [r7, #12]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	4a09      	ldr	r2, [pc, #36]	; (800481c <USB_FlushRxFifo+0x40>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d901      	bls.n	8004800 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e006      	b.n	800480e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	f003 0310 	and.w	r3, r3, #16
 8004808:	2b10      	cmp	r3, #16
 800480a:	d0f0      	beq.n	80047ee <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	3714      	adds	r7, #20
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	00030d40 	.word	0x00030d40

08004820 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004820:	b480      	push	{r7}
 8004822:	b089      	sub	sp, #36	; 0x24
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	4611      	mov	r1, r2
 800482c:	461a      	mov	r2, r3
 800482e:	460b      	mov	r3, r1
 8004830:	71fb      	strb	r3, [r7, #7]
 8004832:	4613      	mov	r3, r2
 8004834:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800483e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004842:	2b00      	cmp	r3, #0
 8004844:	d11a      	bne.n	800487c <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004846:	88bb      	ldrh	r3, [r7, #4]
 8004848:	3303      	adds	r3, #3
 800484a:	089b      	lsrs	r3, r3, #2
 800484c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800484e:	2300      	movs	r3, #0
 8004850:	61bb      	str	r3, [r7, #24]
 8004852:	e00f      	b.n	8004874 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004854:	79fb      	ldrb	r3, [r7, #7]
 8004856:	031a      	lsls	r2, r3, #12
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	4413      	add	r3, r2
 800485c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004860:	461a      	mov	r2, r3
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	3304      	adds	r3, #4
 800486c:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	3301      	adds	r3, #1
 8004872:	61bb      	str	r3, [r7, #24]
 8004874:	69ba      	ldr	r2, [r7, #24]
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	429a      	cmp	r2, r3
 800487a:	d3eb      	bcc.n	8004854 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3724      	adds	r7, #36	; 0x24
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800488a:	b480      	push	{r7}
 800488c:	b089      	sub	sp, #36	; 0x24
 800488e:	af00      	add	r7, sp, #0
 8004890:	60f8      	str	r0, [r7, #12]
 8004892:	60b9      	str	r1, [r7, #8]
 8004894:	4613      	mov	r3, r2
 8004896:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80048a0:	88fb      	ldrh	r3, [r7, #6]
 80048a2:	3303      	adds	r3, #3
 80048a4:	089b      	lsrs	r3, r3, #2
 80048a6:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80048a8:	2300      	movs	r3, #0
 80048aa:	61bb      	str	r3, [r7, #24]
 80048ac:	e00b      	b.n	80048c6 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	601a      	str	r2, [r3, #0]
    pDest++;
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	3304      	adds	r3, #4
 80048be:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80048c0:	69bb      	ldr	r3, [r7, #24]
 80048c2:	3301      	adds	r3, #1
 80048c4:	61bb      	str	r3, [r7, #24]
 80048c6:	69ba      	ldr	r2, [r7, #24]
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d3ef      	bcc.n	80048ae <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80048ce:	69fb      	ldr	r3, [r7, #28]
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3724      	adds	r7, #36	; 0x24
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80048dc:	b480      	push	{r7}
 80048de:	b085      	sub	sp, #20
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	695b      	ldr	r3, [r3, #20]
 80048e8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	4013      	ands	r3, r2
 80048f2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80048f4:	68fb      	ldr	r3, [r7, #12]
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr

08004902 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004902:	b480      	push	{r7}
 8004904:	b083      	sub	sp, #12
 8004906:	af00      	add	r7, sp, #0
 8004908:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	695b      	ldr	r3, [r3, #20]
 800490e:	f003 0301 	and.w	r3, r3, #1
}
 8004912:	4618      	mov	r0, r3
 8004914:	370c      	adds	r7, #12
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
	...

08004920 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8004928:	2300      	movs	r3, #0
 800492a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	3301      	adds	r3, #1
 8004930:	60fb      	str	r3, [r7, #12]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	4a13      	ldr	r2, [pc, #76]	; (8004984 <USB_CoreReset+0x64>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d901      	bls.n	800493e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e01b      	b.n	8004976 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	2b00      	cmp	r3, #0
 8004944:	daf2      	bge.n	800492c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004946:	2300      	movs	r3, #0
 8004948:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	f043 0201 	orr.w	r2, r3, #1
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	3301      	adds	r3, #1
 800495a:	60fb      	str	r3, [r7, #12]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	4a09      	ldr	r2, [pc, #36]	; (8004984 <USB_CoreReset+0x64>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d901      	bls.n	8004968 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e006      	b.n	8004976 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	691b      	ldr	r3, [r3, #16]
 800496c:	f003 0301 	and.w	r3, r3, #1
 8004970:	2b01      	cmp	r3, #1
 8004972:	d0f0      	beq.n	8004956 <USB_CoreReset+0x36>

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3714      	adds	r7, #20
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	00030d40 	.word	0x00030d40

08004988 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004988:	b084      	sub	sp, #16
 800498a:	b580      	push	{r7, lr}
 800498c:	b084      	sub	sp, #16
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
 8004992:	f107 001c 	add.w	r0, r7, #28
 8004996:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80049a4:	461a      	mov	r2, r3
 80049a6:	2300      	movs	r3, #0
 80049a8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ae:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ba:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d018      	beq.n	8004a0c <USB_HostInit+0x84>
  {
    if (cfg.speed == USB_OTG_SPEED_FULL)
 80049da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049dc:	2b03      	cmp	r3, #3
 80049de:	d10a      	bne.n	80049f6 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049ee:	f043 0304 	orr.w	r3, r3, #4
 80049f2:	6013      	str	r3, [r2, #0]
 80049f4:	e014      	b.n	8004a20 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	68ba      	ldr	r2, [r7, #8]
 8004a00:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a04:	f023 0304 	bic.w	r3, r3, #4
 8004a08:	6013      	str	r3, [r2, #0]
 8004a0a:	e009      	b.n	8004a20 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	68ba      	ldr	r2, [r7, #8]
 8004a16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a1a:	f023 0304 	bic.w	r3, r3, #4
 8004a1e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8004a20:	2110      	movs	r1, #16
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f7ff feb4 	bl	8004790 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f7ff fed7 	bl	80047dc <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004a2e:	2300      	movs	r3, #0
 8004a30:	60fb      	str	r3, [r7, #12]
 8004a32:	e015      	b.n	8004a60 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	015a      	lsls	r2, r3, #5
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a40:	461a      	mov	r2, r3
 8004a42:	f04f 33ff 	mov.w	r3, #4294967295
 8004a46:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	015a      	lsls	r2, r3, #5
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	4413      	add	r3, r2
 8004a50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a54:	461a      	mov	r2, r3
 8004a56:	2300      	movs	r3, #0
 8004a58:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	3301      	adds	r3, #1
 8004a5e:	60fb      	str	r3, [r7, #12]
 8004a60:	6a3b      	ldr	r3, [r7, #32]
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d3e5      	bcc.n	8004a34 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8004a68:	2101      	movs	r1, #1
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f8ac 	bl	8004bc8 <USB_DriveVbus>

  HAL_Delay(200U);
 8004a70:	20c8      	movs	r0, #200	; 0xc8
 8004a72:	f7fb fd9b 	bl	80005ac <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a82:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d00b      	beq.n	8004aa8 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a96:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a14      	ldr	r2, [pc, #80]	; (8004aec <USB_HostInit+0x164>)
 8004a9c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a13      	ldr	r2, [pc, #76]	; (8004af0 <USB_HostInit+0x168>)
 8004aa2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004aa6:	e009      	b.n	8004abc <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2280      	movs	r2, #128	; 0x80
 8004aac:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a10      	ldr	r2, [pc, #64]	; (8004af4 <USB_HostInit+0x16c>)
 8004ab2:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4a10      	ldr	r2, [pc, #64]	; (8004af8 <USB_HostInit+0x170>)
 8004ab8:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d105      	bne.n	8004ace <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	699b      	ldr	r3, [r3, #24]
 8004ac6:	f043 0210 	orr.w	r2, r3, #16
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	699a      	ldr	r2, [r3, #24]
 8004ad2:	4b0a      	ldr	r3, [pc, #40]	; (8004afc <USB_HostInit+0x174>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ae6:	b004      	add	sp, #16
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	01000200 	.word	0x01000200
 8004af0:	00e00300 	.word	0x00e00300
 8004af4:	00600080 	.word	0x00600080
 8004af8:	004000e0 	.word	0x004000e0
 8004afc:	a3200008 	.word	0xa3200008

08004b00 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b085      	sub	sp, #20
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	460b      	mov	r3, r1
 8004b0a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b1e:	f023 0303 	bic.w	r3, r3, #3
 8004b22:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	78fb      	ldrb	r3, [r7, #3]
 8004b2e:	f003 0303 	and.w	r3, r3, #3
 8004b32:	68f9      	ldr	r1, [r7, #12]
 8004b34:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004b3c:	78fb      	ldrb	r3, [r7, #3]
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d107      	bne.n	8004b52 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b48:	461a      	mov	r2, r3
 8004b4a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004b4e:	6053      	str	r3, [r2, #4]
 8004b50:	e009      	b.n	8004b66 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004b52:	78fb      	ldrb	r3, [r7, #3]
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d106      	bne.n	8004b66 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b5e:	461a      	mov	r2, r3
 8004b60:	f241 7370 	movw	r3, #6000	; 0x1770
 8004b64:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3714      	adds	r7, #20
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004b94:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004b9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ba2:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004ba4:	2064      	movs	r0, #100	; 0x64
 8004ba6:	f7fb fd01 	bl	80005ac <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	68fa      	ldr	r2, [r7, #12]
 8004bae:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004bb2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bb6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004bb8:	200a      	movs	r0, #10
 8004bba:	f7fb fcf7 	bl	80005ac <HAL_Delay>

  return HAL_OK;
 8004bbe:	2300      	movs	r3, #0
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3710      	adds	r7, #16
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b085      	sub	sp, #20
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004bec:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d109      	bne.n	8004c0c <USB_DriveVbus+0x44>
 8004bf8:	78fb      	ldrb	r3, [r7, #3]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d106      	bne.n	8004c0c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004c06:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c0a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c16:	d109      	bne.n	8004c2c <USB_DriveVbus+0x64>
 8004c18:	78fb      	ldrb	r3, [r7, #3]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d106      	bne.n	8004c2c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	68fa      	ldr	r2, [r7, #12]
 8004c22:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004c26:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c2a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3714      	adds	r7, #20
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr

08004c3a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b085      	sub	sp, #20
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004c46:	2300      	movs	r3, #0
 8004c48:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	0c5b      	lsrs	r3, r3, #17
 8004c58:	f003 0303 	and.w	r3, r3, #3
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3714      	adds	r7, #20
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b085      	sub	sp, #20
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	b29b      	uxth	r3, r3
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3714      	adds	r7, #20
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr
	...

08004c8c <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b087      	sub	sp, #28
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	4608      	mov	r0, r1
 8004c96:	4611      	mov	r1, r2
 8004c98:	461a      	mov	r2, r3
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	70fb      	strb	r3, [r7, #3]
 8004c9e:	460b      	mov	r3, r1
 8004ca0:	70bb      	strb	r3, [r7, #2]
 8004ca2:	4613      	mov	r3, r2
 8004ca4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004cae:	78fb      	ldrb	r3, [r7, #3]
 8004cb0:	015a      	lsls	r2, r3, #5
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cba:	461a      	mov	r2, r3
 8004cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8004cc0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004cc2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004cc6:	2b03      	cmp	r3, #3
 8004cc8:	d87e      	bhi.n	8004dc8 <USB_HC_Init+0x13c>
 8004cca:	a201      	add	r2, pc, #4	; (adr r2, 8004cd0 <USB_HC_Init+0x44>)
 8004ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd0:	08004ce1 	.word	0x08004ce1
 8004cd4:	08004d8b 	.word	0x08004d8b
 8004cd8:	08004ce1 	.word	0x08004ce1
 8004cdc:	08004d4d 	.word	0x08004d4d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004ce0:	78fb      	ldrb	r3, [r7, #3]
 8004ce2:	015a      	lsls	r2, r3, #5
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	4413      	add	r3, r2
 8004ce8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cec:	461a      	mov	r2, r3
 8004cee:	f240 439d 	movw	r3, #1181	; 0x49d
 8004cf2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004cf4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	da10      	bge.n	8004d1e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004cfc:	78fb      	ldrb	r3, [r7, #3]
 8004cfe:	015a      	lsls	r2, r3, #5
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	4413      	add	r3, r2
 8004d04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	78fa      	ldrb	r2, [r7, #3]
 8004d0c:	0151      	lsls	r1, r2, #5
 8004d0e:	68ba      	ldr	r2, [r7, #8]
 8004d10:	440a      	add	r2, r1
 8004d12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d1a:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8004d1c:	e057      	b.n	8004dce <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d051      	beq.n	8004dce <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8004d2a:	78fb      	ldrb	r3, [r7, #3]
 8004d2c:	015a      	lsls	r2, r3, #5
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	4413      	add	r3, r2
 8004d32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	78fa      	ldrb	r2, [r7, #3]
 8004d3a:	0151      	lsls	r1, r2, #5
 8004d3c:	68ba      	ldr	r2, [r7, #8]
 8004d3e:	440a      	add	r2, r1
 8004d40:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d44:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004d48:	60d3      	str	r3, [r2, #12]
      break;
 8004d4a:	e040      	b.n	8004dce <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004d4c:	78fb      	ldrb	r3, [r7, #3]
 8004d4e:	015a      	lsls	r2, r3, #5
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	4413      	add	r3, r2
 8004d54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d58:	461a      	mov	r2, r3
 8004d5a:	f240 639d 	movw	r3, #1693	; 0x69d
 8004d5e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004d60:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	da34      	bge.n	8004dd2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004d68:	78fb      	ldrb	r3, [r7, #3]
 8004d6a:	015a      	lsls	r2, r3, #5
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	4413      	add	r3, r2
 8004d70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	78fa      	ldrb	r2, [r7, #3]
 8004d78:	0151      	lsls	r1, r2, #5
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	440a      	add	r2, r1
 8004d7e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d86:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004d88:	e023      	b.n	8004dd2 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004d8a:	78fb      	ldrb	r3, [r7, #3]
 8004d8c:	015a      	lsls	r2, r3, #5
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	4413      	add	r3, r2
 8004d92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d96:	461a      	mov	r2, r3
 8004d98:	f240 2325 	movw	r3, #549	; 0x225
 8004d9c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004d9e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	da17      	bge.n	8004dd6 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004da6:	78fb      	ldrb	r3, [r7, #3]
 8004da8:	015a      	lsls	r2, r3, #5
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	4413      	add	r3, r2
 8004dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	78fa      	ldrb	r2, [r7, #3]
 8004db6:	0151      	lsls	r1, r2, #5
 8004db8:	68ba      	ldr	r2, [r7, #8]
 8004dba:	440a      	add	r2, r1
 8004dbc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004dc0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004dc4:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004dc6:	e006      	b.n	8004dd6 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	75fb      	strb	r3, [r7, #23]
      break;
 8004dcc:	e004      	b.n	8004dd8 <USB_HC_Init+0x14c>
      break;
 8004dce:	bf00      	nop
 8004dd0:	e002      	b.n	8004dd8 <USB_HC_Init+0x14c>
      break;
 8004dd2:	bf00      	nop
 8004dd4:	e000      	b.n	8004dd8 <USB_HC_Init+0x14c>
      break;
 8004dd6:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004dde:	699a      	ldr	r2, [r3, #24]
 8004de0:	78fb      	ldrb	r3, [r7, #3]
 8004de2:	f003 030f 	and.w	r3, r3, #15
 8004de6:	2101      	movs	r1, #1
 8004de8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dec:	68b9      	ldr	r1, [r7, #8]
 8004dee:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004df2:	4313      	orrs	r3, r2
 8004df4:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	699b      	ldr	r3, [r3, #24]
 8004dfa:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004e02:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	da03      	bge.n	8004e12 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8004e0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e0e:	613b      	str	r3, [r7, #16]
 8004e10:	e001      	b.n	8004e16 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8004e12:	2300      	movs	r3, #0
 8004e14:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8004e16:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d103      	bne.n	8004e26 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8004e1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e22:	60fb      	str	r3, [r7, #12]
 8004e24:	e001      	b.n	8004e2a <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8004e26:	2300      	movs	r3, #0
 8004e28:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e2a:	787b      	ldrb	r3, [r7, #1]
 8004e2c:	059b      	lsls	r3, r3, #22
 8004e2e:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004e32:	78bb      	ldrb	r3, [r7, #2]
 8004e34:	02db      	lsls	r3, r3, #11
 8004e36:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e3a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004e3c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004e40:	049b      	lsls	r3, r3, #18
 8004e42:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004e46:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004e48:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004e4a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004e4e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e54:	78fb      	ldrb	r3, [r7, #3]
 8004e56:	0159      	lsls	r1, r3, #5
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	440b      	add	r3, r1
 8004e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e60:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e66:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8004e68:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004e6c:	2b03      	cmp	r3, #3
 8004e6e:	d10f      	bne.n	8004e90 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8004e70:	78fb      	ldrb	r3, [r7, #3]
 8004e72:	015a      	lsls	r2, r3, #5
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	4413      	add	r3, r2
 8004e78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	78fa      	ldrb	r2, [r7, #3]
 8004e80:	0151      	lsls	r1, r2, #5
 8004e82:	68ba      	ldr	r2, [r7, #8]
 8004e84:	440a      	add	r2, r1
 8004e86:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e8a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004e8e:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004e90:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	371c      	adds	r7, #28
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr
 8004e9e:	bf00      	nop

08004ea0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b08c      	sub	sp, #48	; 0x30
 8004ea4:	af02      	add	r7, sp, #8
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	4613      	mov	r3, r2
 8004eac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	785b      	ldrb	r3, [r3, #1]
 8004eb6:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004eb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ebc:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d028      	beq.n	8004f1c <USB_HC_StartXfer+0x7c>
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	791b      	ldrb	r3, [r3, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d124      	bne.n	8004f1c <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8004ed2:	79fb      	ldrb	r3, [r7, #7]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d10b      	bne.n	8004ef0 <USB_HC_StartXfer+0x50>
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	795b      	ldrb	r3, [r3, #5]
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d107      	bne.n	8004ef0 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	785b      	ldrb	r3, [r3, #1]
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f000 fa2e 	bl	8005348 <USB_DoPing>
      return HAL_OK;
 8004eec:	2300      	movs	r3, #0
 8004eee:	e112      	b.n	8005116 <USB_HC_StartXfer+0x276>
    }
    else if (dma == 1U)
 8004ef0:	79fb      	ldrb	r3, [r7, #7]
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d112      	bne.n	8004f1c <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	015a      	lsls	r2, r3, #5
 8004efa:	6a3b      	ldr	r3, [r7, #32]
 8004efc:	4413      	add	r3, r2
 8004efe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	69fa      	ldr	r2, [r7, #28]
 8004f06:	0151      	lsls	r1, r2, #5
 8004f08:	6a3a      	ldr	r2, [r7, #32]
 8004f0a:	440a      	add	r2, r1
 8004f0c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004f10:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8004f14:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	691b      	ldr	r3, [r3, #16]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d018      	beq.n	8004f56 <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	68ba      	ldr	r2, [r7, #8]
 8004f2a:	8912      	ldrh	r2, [r2, #8]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	8912      	ldrh	r2, [r2, #8]
 8004f34:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f38:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8004f3a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004f3c:	8b7b      	ldrh	r3, [r7, #26]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d90b      	bls.n	8004f5a <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 8004f42:	8b7b      	ldrh	r3, [r7, #26]
 8004f44:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8004f46:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f48:	68ba      	ldr	r2, [r7, #8]
 8004f4a:	8912      	ldrh	r2, [r2, #8]
 8004f4c:	fb02 f203 	mul.w	r2, r2, r3
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	611a      	str	r2, [r3, #16]
 8004f54:	e001      	b.n	8004f5a <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8004f56:	2301      	movs	r3, #1
 8004f58:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	78db      	ldrb	r3, [r3, #3]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d006      	beq.n	8004f70 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8004f62:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f64:	68ba      	ldr	r2, [r7, #8]
 8004f66:	8912      	ldrh	r2, [r2, #8]
 8004f68:	fb02 f203 	mul.w	r2, r2, r3
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	691b      	ldr	r3, [r3, #16]
 8004f74:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004f78:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f7a:	04d9      	lsls	r1, r3, #19
 8004f7c:	4b68      	ldr	r3, [pc, #416]	; (8005120 <USB_HC_StartXfer+0x280>)
 8004f7e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004f80:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	7a9b      	ldrb	r3, [r3, #10]
 8004f86:	075b      	lsls	r3, r3, #29
 8004f88:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004f8c:	69f9      	ldr	r1, [r7, #28]
 8004f8e:	0148      	lsls	r0, r1, #5
 8004f90:	6a39      	ldr	r1, [r7, #32]
 8004f92:	4401      	add	r1, r0
 8004f94:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004f98:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004f9a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8004f9c:	79fb      	ldrb	r3, [r7, #7]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d009      	beq.n	8004fb6 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	68d9      	ldr	r1, [r3, #12]
 8004fa6:	69fb      	ldr	r3, [r7, #28]
 8004fa8:	015a      	lsls	r2, r3, #5
 8004faa:	6a3b      	ldr	r3, [r7, #32]
 8004fac:	4413      	add	r3, r2
 8004fae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fb2:	460a      	mov	r2, r1
 8004fb4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8004fb6:	6a3b      	ldr	r3, [r7, #32]
 8004fb8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	f003 0301 	and.w	r3, r3, #1
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	bf0c      	ite	eq
 8004fc6:	2301      	moveq	r3, #1
 8004fc8:	2300      	movne	r3, #0
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8004fce:	69fb      	ldr	r3, [r7, #28]
 8004fd0:	015a      	lsls	r2, r3, #5
 8004fd2:	6a3b      	ldr	r3, [r7, #32]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	69fa      	ldr	r2, [r7, #28]
 8004fde:	0151      	lsls	r1, r2, #5
 8004fe0:	6a3a      	ldr	r2, [r7, #32]
 8004fe2:	440a      	add	r2, r1
 8004fe4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fe8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004fec:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	015a      	lsls	r2, r3, #5
 8004ff2:	6a3b      	ldr	r3, [r7, #32]
 8004ff4:	4413      	add	r3, r2
 8004ff6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	7e7b      	ldrb	r3, [r7, #25]
 8004ffe:	075b      	lsls	r3, r3, #29
 8005000:	69f9      	ldr	r1, [r7, #28]
 8005002:	0148      	lsls	r0, r1, #5
 8005004:	6a39      	ldr	r1, [r7, #32]
 8005006:	4401      	add	r1, r0
 8005008:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800500c:	4313      	orrs	r3, r2
 800500e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	015a      	lsls	r2, r3, #5
 8005014:	6a3b      	ldr	r3, [r7, #32]
 8005016:	4413      	add	r3, r2
 8005018:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a41      	ldr	r2, [pc, #260]	; (8005124 <USB_HC_StartXfer+0x284>)
 8005020:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005022:	4b40      	ldr	r3, [pc, #256]	; (8005124 <USB_HC_StartXfer+0x284>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800502a:	4a3e      	ldr	r2, [pc, #248]	; (8005124 <USB_HC_StartXfer+0x284>)
 800502c:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	78db      	ldrb	r3, [r3, #3]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d006      	beq.n	8005044 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005036:	4b3b      	ldr	r3, [pc, #236]	; (8005124 <USB_HC_StartXfer+0x284>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800503e:	4a39      	ldr	r2, [pc, #228]	; (8005124 <USB_HC_StartXfer+0x284>)
 8005040:	6013      	str	r3, [r2, #0]
 8005042:	e005      	b.n	8005050 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005044:	4b37      	ldr	r3, [pc, #220]	; (8005124 <USB_HC_StartXfer+0x284>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800504c:	4a35      	ldr	r2, [pc, #212]	; (8005124 <USB_HC_StartXfer+0x284>)
 800504e:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005050:	4b34      	ldr	r3, [pc, #208]	; (8005124 <USB_HC_StartXfer+0x284>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005058:	4a32      	ldr	r2, [pc, #200]	; (8005124 <USB_HC_StartXfer+0x284>)
 800505a:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	015a      	lsls	r2, r3, #5
 8005060:	6a3b      	ldr	r3, [r7, #32]
 8005062:	4413      	add	r3, r2
 8005064:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005068:	461a      	mov	r2, r3
 800506a:	4b2e      	ldr	r3, [pc, #184]	; (8005124 <USB_HC_StartXfer+0x284>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 8005070:	79fb      	ldrb	r3, [r7, #7]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d14e      	bne.n	8005114 <USB_HC_StartXfer+0x274>
  {
    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	78db      	ldrb	r3, [r3, #3]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d14a      	bne.n	8005114 <USB_HC_StartXfer+0x274>
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d046      	beq.n	8005114 <USB_HC_StartXfer+0x274>
    {
      switch (hc->ep_type)
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	79db      	ldrb	r3, [r3, #7]
 800508a:	2b03      	cmp	r3, #3
 800508c:	d830      	bhi.n	80050f0 <USB_HC_StartXfer+0x250>
 800508e:	a201      	add	r2, pc, #4	; (adr r2, 8005094 <USB_HC_StartXfer+0x1f4>)
 8005090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005094:	080050a5 	.word	0x080050a5
 8005098:	080050c9 	.word	0x080050c9
 800509c:	080050a5 	.word	0x080050a5
 80050a0:	080050c9 	.word	0x080050c9
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	3303      	adds	r3, #3
 80050aa:	089b      	lsrs	r3, r3, #2
 80050ac:	82fb      	strh	r3, [r7, #22]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80050ae:	8afa      	ldrh	r2, [r7, #22]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d91c      	bls.n	80050f4 <USB_HC_StartXfer+0x254>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	699b      	ldr	r3, [r3, #24]
 80050be:	f043 0220 	orr.w	r2, r3, #32
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	619a      	str	r2, [r3, #24]
          }
          break;
 80050c6:	e015      	b.n	80050f4 <USB_HC_StartXfer+0x254>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	3303      	adds	r3, #3
 80050ce:	089b      	lsrs	r3, r3, #2
 80050d0:	82fb      	strh	r3, [r7, #22]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80050d2:	8afa      	ldrh	r2, [r7, #22]
 80050d4:	6a3b      	ldr	r3, [r7, #32]
 80050d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050da:	691b      	ldr	r3, [r3, #16]
 80050dc:	b29b      	uxth	r3, r3
 80050de:	429a      	cmp	r2, r3
 80050e0:	d90a      	bls.n	80050f8 <USB_HC_StartXfer+0x258>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	699b      	ldr	r3, [r3, #24]
 80050e6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	619a      	str	r2, [r3, #24]
          }
          break;
 80050ee:	e003      	b.n	80050f8 <USB_HC_StartXfer+0x258>

        default:
          break;
 80050f0:	bf00      	nop
 80050f2:	e002      	b.n	80050fa <USB_HC_StartXfer+0x25a>
          break;
 80050f4:	bf00      	nop
 80050f6:	e000      	b.n	80050fa <USB_HC_StartXfer+0x25a>
          break;
 80050f8:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	68d9      	ldr	r1, [r3, #12]
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	785a      	ldrb	r2, [r3, #1]
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	b298      	uxth	r0, r3
 8005108:	2300      	movs	r3, #0
 800510a:	9300      	str	r3, [sp, #0]
 800510c:	4603      	mov	r3, r0
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f7ff fb86 	bl	8004820 <USB_WritePacket>
    }
  }

  return HAL_OK;
 8005114:	2300      	movs	r3, #0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3728      	adds	r7, #40	; 0x28
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	1ff80000 	.word	0x1ff80000
 8005124:	200000ac 	.word	0x200000ac

08005128 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005128:	b480      	push	{r7}
 800512a:	b085      	sub	sp, #20
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800513a:	695b      	ldr	r3, [r3, #20]
 800513c:	b29b      	uxth	r3, r3
}
 800513e:	4618      	mov	r0, r3
 8005140:	3714      	adds	r7, #20
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr

0800514a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800514a:	b480      	push	{r7}
 800514c:	b087      	sub	sp, #28
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
 8005152:	460b      	mov	r3, r1
 8005154:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800515a:	78fb      	ldrb	r3, [r7, #3]
 800515c:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800515e:	2300      	movs	r3, #0
 8005160:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	015a      	lsls	r2, r3, #5
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	4413      	add	r3, r2
 800516a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	0c9b      	lsrs	r3, r3, #18
 8005172:	f003 0303 	and.w	r3, r3, #3
 8005176:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d002      	beq.n	8005184 <USB_HC_Halt+0x3a>
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	2b02      	cmp	r3, #2
 8005182:	d16c      	bne.n	800525e <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	015a      	lsls	r2, r3, #5
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	4413      	add	r3, r2
 800518c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68fa      	ldr	r2, [r7, #12]
 8005194:	0151      	lsls	r1, r2, #5
 8005196:	693a      	ldr	r2, [r7, #16]
 8005198:	440a      	add	r2, r1
 800519a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800519e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051a2:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d143      	bne.n	8005238 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	015a      	lsls	r2, r3, #5
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	4413      	add	r3, r2
 80051b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	0151      	lsls	r1, r2, #5
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	440a      	add	r2, r1
 80051c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051ca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80051ce:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	015a      	lsls	r2, r3, #5
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	4413      	add	r3, r2
 80051d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	68fa      	ldr	r2, [r7, #12]
 80051e0:	0151      	lsls	r1, r2, #5
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	440a      	add	r2, r1
 80051e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80051ee:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	015a      	lsls	r2, r3, #5
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	4413      	add	r3, r2
 80051f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	0151      	lsls	r1, r2, #5
 8005202:	693a      	ldr	r2, [r7, #16]
 8005204:	440a      	add	r2, r1
 8005206:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800520a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800520e:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	3301      	adds	r3, #1
 8005214:	617b      	str	r3, [r7, #20]
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800521c:	d81d      	bhi.n	800525a <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	015a      	lsls	r2, r3, #5
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	4413      	add	r3, r2
 8005226:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005230:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005234:	d0ec      	beq.n	8005210 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005236:	e080      	b.n	800533a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	015a      	lsls	r2, r3, #5
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	4413      	add	r3, r2
 8005240:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	0151      	lsls	r1, r2, #5
 800524a:	693a      	ldr	r2, [r7, #16]
 800524c:	440a      	add	r2, r1
 800524e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005252:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005256:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005258:	e06f      	b.n	800533a <USB_HC_Halt+0x1f0>
          break;
 800525a:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800525c:	e06d      	b.n	800533a <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	015a      	lsls	r2, r3, #5
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	4413      	add	r3, r2
 8005266:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68fa      	ldr	r2, [r7, #12]
 800526e:	0151      	lsls	r1, r2, #5
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	440a      	add	r2, r1
 8005274:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005278:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800527c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800528a:	2b00      	cmp	r3, #0
 800528c:	d143      	bne.n	8005316 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	015a      	lsls	r2, r3, #5
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	4413      	add	r3, r2
 8005296:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	68fa      	ldr	r2, [r7, #12]
 800529e:	0151      	lsls	r1, r2, #5
 80052a0:	693a      	ldr	r2, [r7, #16]
 80052a2:	440a      	add	r2, r1
 80052a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80052ac:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	015a      	lsls	r2, r3, #5
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	4413      	add	r3, r2
 80052b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	0151      	lsls	r1, r2, #5
 80052c0:	693a      	ldr	r2, [r7, #16]
 80052c2:	440a      	add	r2, r1
 80052c4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80052cc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	015a      	lsls	r2, r3, #5
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	4413      	add	r3, r2
 80052d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	0151      	lsls	r1, r2, #5
 80052e0:	693a      	ldr	r2, [r7, #16]
 80052e2:	440a      	add	r2, r1
 80052e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052e8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80052ec:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	3301      	adds	r3, #1
 80052f2:	617b      	str	r3, [r7, #20]
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052fa:	d81d      	bhi.n	8005338 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	015a      	lsls	r2, r3, #5
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	4413      	add	r3, r2
 8005304:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800530e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005312:	d0ec      	beq.n	80052ee <USB_HC_Halt+0x1a4>
 8005314:	e011      	b.n	800533a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	015a      	lsls	r2, r3, #5
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	4413      	add	r3, r2
 800531e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68fa      	ldr	r2, [r7, #12]
 8005326:	0151      	lsls	r1, r2, #5
 8005328:	693a      	ldr	r2, [r7, #16]
 800532a:	440a      	add	r2, r1
 800532c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005330:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005334:	6013      	str	r3, [r2, #0]
 8005336:	e000      	b.n	800533a <USB_HC_Halt+0x1f0>
          break;
 8005338:	bf00      	nop
    }
  }

  return HAL_OK;
 800533a:	2300      	movs	r3, #0
}
 800533c:	4618      	mov	r0, r3
 800533e:	371c      	adds	r7, #28
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr

08005348 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005348:	b480      	push	{r7}
 800534a:	b087      	sub	sp, #28
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	460b      	mov	r3, r1
 8005352:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005358:	78fb      	ldrb	r3, [r7, #3]
 800535a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800535c:	2301      	movs	r3, #1
 800535e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	04da      	lsls	r2, r3, #19
 8005364:	4b15      	ldr	r3, [pc, #84]	; (80053bc <USB_DoPing+0x74>)
 8005366:	4013      	ands	r3, r2
 8005368:	693a      	ldr	r2, [r7, #16]
 800536a:	0151      	lsls	r1, r2, #5
 800536c:	697a      	ldr	r2, [r7, #20]
 800536e:	440a      	add	r2, r1
 8005370:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005374:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005378:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	015a      	lsls	r2, r3, #5
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	4413      	add	r3, r2
 8005382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005390:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005398:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	015a      	lsls	r2, r3, #5
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	4413      	add	r3, r2
 80053a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053a6:	461a      	mov	r2, r3
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	371c      	adds	r7, #28
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr
 80053ba:	bf00      	nop
 80053bc:	1ff80000 	.word	0x1ff80000

080053c0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b086      	sub	sp, #24
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 80053cc:	2300      	movs	r3, #0
 80053ce:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f7ff f9a1 	bl	8004718 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 80053d6:	2110      	movs	r1, #16
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f7ff f9d9 	bl	8004790 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7ff f9fc 	bl	80047dc <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80053e4:	2300      	movs	r3, #0
 80053e6:	613b      	str	r3, [r7, #16]
 80053e8:	e01f      	b.n	800542a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	015a      	lsls	r2, r3, #5
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	4413      	add	r3, r2
 80053f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005400:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005408:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005410:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	015a      	lsls	r2, r3, #5
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	4413      	add	r3, r2
 800541a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800541e:	461a      	mov	r2, r3
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	3301      	adds	r3, #1
 8005428:	613b      	str	r3, [r7, #16]
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	2b0f      	cmp	r3, #15
 800542e:	d9dc      	bls.n	80053ea <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005430:	2300      	movs	r3, #0
 8005432:	613b      	str	r3, [r7, #16]
 8005434:	e034      	b.n	80054a0 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	015a      	lsls	r2, r3, #5
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	4413      	add	r3, r2
 800543e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800544c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005454:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800545c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	015a      	lsls	r2, r3, #5
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	4413      	add	r3, r2
 8005466:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800546a:	461a      	mov	r2, r3
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	3301      	adds	r3, #1
 8005474:	617b      	str	r3, [r7, #20]
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800547c:	d80c      	bhi.n	8005498 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	015a      	lsls	r2, r3, #5
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	4413      	add	r3, r2
 8005486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005490:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005494:	d0ec      	beq.n	8005470 <USB_StopHost+0xb0>
 8005496:	e000      	b.n	800549a <USB_StopHost+0xda>
        break;
 8005498:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	3301      	adds	r3, #1
 800549e:	613b      	str	r3, [r7, #16]
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	2b0f      	cmp	r3, #15
 80054a4:	d9c7      	bls.n	8005436 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80054ac:	461a      	mov	r2, r3
 80054ae:	f04f 33ff 	mov.w	r3, #4294967295
 80054b2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f04f 32ff 	mov.w	r2, #4294967295
 80054ba:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f7ff f91a 	bl	80046f6 <USB_EnableGlobalInt>

  return HAL_OK;
 80054c2:	2300      	movs	r3, #0
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3718      	adds	r7, #24
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}

080054cc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 80054cc:	b590      	push	{r4, r7, lr}
 80054ce:	b089      	sub	sp, #36	; 0x24
 80054d0:	af04      	add	r7, sp, #16
 80054d2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 80054d4:	2302      	movs	r3, #2
 80054d6:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 80054d8:	2301      	movs	r3, #1
 80054da:	2202      	movs	r2, #2
 80054dc:	2102      	movs	r1, #2
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 fc3a 	bl	8005d58 <USBH_FindInterface>
 80054e4:	4603      	mov	r3, r0
 80054e6:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 80054e8:	7bbb      	ldrb	r3, [r7, #14]
 80054ea:	2bff      	cmp	r3, #255	; 0xff
 80054ec:	f000 812a 	beq.w	8005744 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 80054f0:	7bbb      	ldrb	r3, [r7, #14]
 80054f2:	4619      	mov	r1, r3
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f000 fc13 	bl	8005d20 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 8005500:	2050      	movs	r0, #80	; 0x50
 8005502:	f002 fdeb 	bl	80080dc <malloc>
 8005506:	4603      	mov	r3, r0
 8005508:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005510:	69db      	ldr	r3, [r3, #28]
 8005512:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8005514:	7bbb      	ldrb	r3, [r7, #14]
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	211a      	movs	r1, #26
 800551a:	fb01 f303 	mul.w	r3, r1, r3
 800551e:	4413      	add	r3, r2
 8005520:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	b25b      	sxtb	r3, r3
 8005528:	2b00      	cmp	r3, #0
 800552a:	da15      	bge.n	8005558 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800552c:	7bbb      	ldrb	r3, [r7, #14]
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	211a      	movs	r1, #26
 8005532:	fb01 f303 	mul.w	r3, r1, r3
 8005536:	4413      	add	r3, r2
 8005538:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800553c:	781a      	ldrb	r2, [r3, #0]
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005542:	7bbb      	ldrb	r3, [r7, #14]
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	211a      	movs	r1, #26
 8005548:	fb01 f303 	mul.w	r3, r1, r3
 800554c:	4413      	add	r3, r2
 800554e:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8005552:	881a      	ldrh	r2, [r3, #0]
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	785b      	ldrb	r3, [r3, #1]
 800555c:	4619      	mov	r1, r3
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f001 fd21 	bl	8006fa6 <USBH_AllocPipe>
 8005564:	4603      	mov	r3, r0
 8005566:	461a      	mov	r2, r3
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	7819      	ldrb	r1, [r3, #0]
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	7858      	ldrb	r0, [r3, #1]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005580:	68ba      	ldr	r2, [r7, #8]
 8005582:	8952      	ldrh	r2, [r2, #10]
 8005584:	9202      	str	r2, [sp, #8]
 8005586:	2203      	movs	r2, #3
 8005588:	9201      	str	r2, [sp, #4]
 800558a:	9300      	str	r3, [sp, #0]
 800558c:	4623      	mov	r3, r4
 800558e:	4602      	mov	r2, r0
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f001 fcd9 	bl	8006f48 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	2200      	movs	r2, #0
 800559c:	4619      	mov	r1, r3
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f002 fcc2 	bl	8007f28 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 80055a4:	2300      	movs	r3, #0
 80055a6:	2200      	movs	r2, #0
 80055a8:	210a      	movs	r1, #10
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f000 fbd4 	bl	8005d58 <USBH_FindInterface>
 80055b0:	4603      	mov	r3, r0
 80055b2:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 80055b4:	7bbb      	ldrb	r3, [r7, #14]
 80055b6:	2bff      	cmp	r3, #255	; 0xff
 80055b8:	f000 80c4 	beq.w	8005744 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80055bc:	7bbb      	ldrb	r3, [r7, #14]
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	211a      	movs	r1, #26
 80055c2:	fb01 f303 	mul.w	r3, r1, r3
 80055c6:	4413      	add	r3, r2
 80055c8:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80055cc:	781b      	ldrb	r3, [r3, #0]
 80055ce:	b25b      	sxtb	r3, r3
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	da16      	bge.n	8005602 <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80055d4:	7bbb      	ldrb	r3, [r7, #14]
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	211a      	movs	r1, #26
 80055da:	fb01 f303 	mul.w	r3, r1, r3
 80055de:	4413      	add	r3, r2
 80055e0:	f203 334a 	addw	r3, r3, #842	; 0x34a
 80055e4:	781a      	ldrb	r2, [r3, #0]
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80055ea:	7bbb      	ldrb	r3, [r7, #14]
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	211a      	movs	r1, #26
 80055f0:	fb01 f303 	mul.w	r3, r1, r3
 80055f4:	4413      	add	r3, r2
 80055f6:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80055fa:	881a      	ldrh	r2, [r3, #0]
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	835a      	strh	r2, [r3, #26]
 8005600:	e015      	b.n	800562e <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005602:	7bbb      	ldrb	r3, [r7, #14]
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	211a      	movs	r1, #26
 8005608:	fb01 f303 	mul.w	r3, r1, r3
 800560c:	4413      	add	r3, r2
 800560e:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8005612:	781a      	ldrb	r2, [r3, #0]
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005618:	7bbb      	ldrb	r3, [r7, #14]
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	211a      	movs	r1, #26
 800561e:	fb01 f303 	mul.w	r3, r1, r3
 8005622:	4413      	add	r3, r2
 8005624:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8005628:	881a      	ldrh	r2, [r3, #0]
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800562e:	7bbb      	ldrb	r3, [r7, #14]
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	211a      	movs	r1, #26
 8005634:	fb01 f303 	mul.w	r3, r1, r3
 8005638:	4413      	add	r3, r2
 800563a:	f203 3352 	addw	r3, r3, #850	; 0x352
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	b25b      	sxtb	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	da16      	bge.n	8005674 <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005646:	7bbb      	ldrb	r3, [r7, #14]
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	211a      	movs	r1, #26
 800564c:	fb01 f303 	mul.w	r3, r1, r3
 8005650:	4413      	add	r3, r2
 8005652:	f203 3352 	addw	r3, r3, #850	; 0x352
 8005656:	781a      	ldrb	r2, [r3, #0]
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800565c:	7bbb      	ldrb	r3, [r7, #14]
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	211a      	movs	r1, #26
 8005662:	fb01 f303 	mul.w	r3, r1, r3
 8005666:	4413      	add	r3, r2
 8005668:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800566c:	881a      	ldrh	r2, [r3, #0]
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	835a      	strh	r2, [r3, #26]
 8005672:	e015      	b.n	80056a0 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005674:	7bbb      	ldrb	r3, [r7, #14]
 8005676:	687a      	ldr	r2, [r7, #4]
 8005678:	211a      	movs	r1, #26
 800567a:	fb01 f303 	mul.w	r3, r1, r3
 800567e:	4413      	add	r3, r2
 8005680:	f203 3352 	addw	r3, r3, #850	; 0x352
 8005684:	781a      	ldrb	r2, [r3, #0]
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800568a:	7bbb      	ldrb	r3, [r7, #14]
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	211a      	movs	r1, #26
 8005690:	fb01 f303 	mul.w	r3, r1, r3
 8005694:	4413      	add	r3, r2
 8005696:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800569a:	881a      	ldrh	r2, [r3, #0]
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	7b9b      	ldrb	r3, [r3, #14]
 80056a4:	4619      	mov	r1, r3
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f001 fc7d 	bl	8006fa6 <USBH_AllocPipe>
 80056ac:	4603      	mov	r3, r0
 80056ae:	461a      	mov	r2, r3
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	7bdb      	ldrb	r3, [r3, #15]
 80056b8:	4619      	mov	r1, r3
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f001 fc73 	bl	8006fa6 <USBH_AllocPipe>
 80056c0:	4603      	mov	r3, r0
 80056c2:	461a      	mov	r2, r3
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	7b59      	ldrb	r1, [r3, #13]
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	7b98      	ldrb	r0, [r3, #14]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80056dc:	68ba      	ldr	r2, [r7, #8]
 80056de:	8b12      	ldrh	r2, [r2, #24]
 80056e0:	9202      	str	r2, [sp, #8]
 80056e2:	2202      	movs	r2, #2
 80056e4:	9201      	str	r2, [sp, #4]
 80056e6:	9300      	str	r3, [sp, #0]
 80056e8:	4623      	mov	r3, r4
 80056ea:	4602      	mov	r2, r0
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f001 fc2b 	bl	8006f48 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	7b19      	ldrb	r1, [r3, #12]
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	7bd8      	ldrb	r0, [r3, #15]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	8b52      	ldrh	r2, [r2, #26]
 800570a:	9202      	str	r2, [sp, #8]
 800570c:	2202      	movs	r2, #2
 800570e:	9201      	str	r2, [sp, #4]
 8005710:	9300      	str	r3, [sp, #0]
 8005712:	4623      	mov	r3, r4
 8005714:	4602      	mov	r2, r0
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f001 fc16 	bl	8006f48 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	7b5b      	ldrb	r3, [r3, #13]
 8005728:	2200      	movs	r2, #0
 800572a:	4619      	mov	r1, r3
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f002 fbfb 	bl	8007f28 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	7b1b      	ldrb	r3, [r3, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	4619      	mov	r1, r3
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f002 fbf4 	bl	8007f28 <USBH_LL_SetToggle>
      status = USBH_OK;
 8005740:	2300      	movs	r3, #0
 8005742:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 8005744:	7bfb      	ldrb	r3, [r7, #15]
}
 8005746:	4618      	mov	r0, r3
 8005748:	3714      	adds	r7, #20
 800574a:	46bd      	mov	sp, r7
 800574c:	bd90      	pop	{r4, r7, pc}

0800574e <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b084      	sub	sp, #16
 8005752:	af00      	add	r7, sp, #0
 8005754:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800575c:	69db      	ldr	r3, [r3, #28]
 800575e:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d00e      	beq.n	8005786 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	781b      	ldrb	r3, [r3, #0]
 800576c:	4619      	mov	r1, r3
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f001 fc09 	bl	8006f86 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	4619      	mov	r1, r3
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f001 fc31 	bl	8006fe2 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2200      	movs	r2, #0
 8005784:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	7b1b      	ldrb	r3, [r3, #12]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d00e      	beq.n	80057ac <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	7b1b      	ldrb	r3, [r3, #12]
 8005792:	4619      	mov	r1, r3
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f001 fbf6 	bl	8006f86 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	7b1b      	ldrb	r3, [r3, #12]
 800579e:	4619      	mov	r1, r3
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f001 fc1e 	bl	8006fe2 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	7b5b      	ldrb	r3, [r3, #13]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00e      	beq.n	80057d2 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	7b5b      	ldrb	r3, [r3, #13]
 80057b8:	4619      	mov	r1, r3
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f001 fbe3 	bl	8006f86 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	7b5b      	ldrb	r3, [r3, #13]
 80057c4:	4619      	mov	r1, r3
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f001 fc0b 	bl	8006fe2 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2200      	movs	r2, #0
 80057d0:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80057d8:	69db      	ldr	r3, [r3, #28]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00b      	beq.n	80057f6 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80057e4:	69db      	ldr	r3, [r3, #28]
 80057e6:	4618      	mov	r0, r3
 80057e8:	f002 fc80 	bl	80080ec <free>
    phost->pActiveClass->pData = 0U;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80057f2:	2200      	movs	r2, #0
 80057f4:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3710      	adds	r7, #16
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b084      	sub	sp, #16
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 8005808:	2302      	movs	r3, #2
 800580a:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005812:	69db      	ldr	r3, [r3, #28]
 8005814:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	3340      	adds	r3, #64	; 0x40
 800581a:	4619      	mov	r1, r3
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f000 f8b2 	bl	8005986 <GetLineCoding>
 8005822:	4603      	mov	r3, r0
 8005824:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 8005826:	7bfb      	ldrb	r3, [r7, #15]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d105      	bne.n	8005838 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005832:	2102      	movs	r1, #2
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	4798      	blx	r3
  }
  return status;
 8005838:	7bfb      	ldrb	r3, [r7, #15]
}
 800583a:	4618      	mov	r0, r3
 800583c:	3710      	adds	r7, #16
 800583e:	46bd      	mov	sp, r7
 8005840:	bd80      	pop	{r7, pc}
	...

08005844 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800584c:	2301      	movs	r3, #1
 800584e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8005850:	2300      	movs	r3, #0
 8005852:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800585a:	69db      	ldr	r3, [r3, #28]
 800585c:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005864:	2b04      	cmp	r3, #4
 8005866:	d877      	bhi.n	8005958 <USBH_CDC_Process+0x114>
 8005868:	a201      	add	r2, pc, #4	; (adr r2, 8005870 <USBH_CDC_Process+0x2c>)
 800586a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800586e:	bf00      	nop
 8005870:	08005885 	.word	0x08005885
 8005874:	0800588b 	.word	0x0800588b
 8005878:	080058bb 	.word	0x080058bb
 800587c:	0800592f 	.word	0x0800592f
 8005880:	0800593d 	.word	0x0800593d
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 8005884:	2300      	movs	r3, #0
 8005886:	73fb      	strb	r3, [r7, #15]
    break;
 8005888:	e06d      	b.n	8005966 <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800588e:	4619      	mov	r1, r3
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f000 f897 	bl	80059c4 <SetLineCoding>
 8005896:	4603      	mov	r3, r0
 8005898:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800589a:	7bbb      	ldrb	r3, [r7, #14]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d104      	bne.n	80058aa <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	2202      	movs	r2, #2
 80058a4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 80058a8:	e058      	b.n	800595c <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 80058aa:	7bbb      	ldrb	r3, [r7, #14]
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d055      	beq.n	800595c <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	2204      	movs	r2, #4
 80058b4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 80058b8:	e050      	b.n	800595c <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	3340      	adds	r3, #64	; 0x40
 80058be:	4619      	mov	r1, r3
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 f860 	bl	8005986 <GetLineCoding>
 80058c6:	4603      	mov	r3, r0
 80058c8:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 80058ca:	7bbb      	ldrb	r3, [r7, #14]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d126      	bne.n	800591e <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058e2:	791b      	ldrb	r3, [r3, #4]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d13b      	bne.n	8005960 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058f2:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d133      	bne.n	8005960 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005902:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005904:	429a      	cmp	r2, r3
 8005906:	d12b      	bne.n	8005960 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005910:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005912:	429a      	cmp	r2, r3
 8005914:	d124      	bne.n	8005960 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 f95a 	bl	8005bd0 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800591c:	e020      	b.n	8005960 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 800591e:	7bbb      	ldrb	r3, [r7, #14]
 8005920:	2b01      	cmp	r3, #1
 8005922:	d01d      	beq.n	8005960 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	2204      	movs	r2, #4
 8005928:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800592c:	e018      	b.n	8005960 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 f867 	bl	8005a02 <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f000 f8dc 	bl	8005af2 <CDC_ProcessReception>
    break;
 800593a:	e014      	b.n	8005966 <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 800593c:	2100      	movs	r1, #0
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 fece 	bl	80066e0 <USBH_ClrFeature>
 8005944:	4603      	mov	r3, r0
 8005946:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 8005948:	7bbb      	ldrb	r3, [r7, #14]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d10a      	bne.n	8005964 <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 8005956:	e005      	b.n	8005964 <USBH_CDC_Process+0x120>

  default:
    break;
 8005958:	bf00      	nop
 800595a:	e004      	b.n	8005966 <USBH_CDC_Process+0x122>
    break;
 800595c:	bf00      	nop
 800595e:	e002      	b.n	8005966 <USBH_CDC_Process+0x122>
    break;
 8005960:	bf00      	nop
 8005962:	e000      	b.n	8005966 <USBH_CDC_Process+0x122>
    break;
 8005964:	bf00      	nop

  }

  return status;
 8005966:	7bfb      	ldrb	r3, [r7, #15]
}
 8005968:	4618      	mov	r0, r3
 800596a:	3710      	adds	r7, #16
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	4618      	mov	r0, r3
 800597c:	370c      	adds	r7, #12
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr

08005986 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8005986:	b580      	push	{r7, lr}
 8005988:	b082      	sub	sp, #8
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
 800598e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	22a1      	movs	r2, #161	; 0xa1
 8005994:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2221      	movs	r2, #33	; 0x21
 800599a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2207      	movs	r2, #7
 80059ac:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	2207      	movs	r2, #7
 80059b2:	4619      	mov	r1, r3
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f001 f873 	bl	8006aa0 <USBH_CtlReq>
 80059ba:	4603      	mov	r3, r0
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3708      	adds	r7, #8
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b082      	sub	sp, #8
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2221      	movs	r2, #33	; 0x21
 80059d2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2220      	movs	r2, #32
 80059d8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2207      	movs	r2, #7
 80059ea:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	2207      	movs	r2, #7
 80059f0:	4619      	mov	r1, r3
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f001 f854 	bl	8006aa0 <USBH_CtlReq>
 80059f8:	4603      	mov	r3, r0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3708      	adds	r7, #8
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}

08005a02 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005a02:	b580      	push	{r7, lr}
 8005a04:	b086      	sub	sp, #24
 8005a06:	af02      	add	r7, sp, #8
 8005a08:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005a10:	69db      	ldr	r3, [r3, #28]
 8005a12:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005a14:	2300      	movs	r3, #0
 8005a16:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d002      	beq.n	8005a28 <CDC_ProcessTransmission+0x26>
 8005a22:	2b02      	cmp	r3, #2
 8005a24:	d025      	beq.n	8005a72 <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 8005a26:	e060      	b.n	8005aea <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2c:	68fa      	ldr	r2, [r7, #12]
 8005a2e:	8b12      	ldrh	r2, [r2, #24]
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d90c      	bls.n	8005a4e <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	69d9      	ldr	r1, [r3, #28]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	8b1a      	ldrh	r2, [r3, #24]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	7b58      	ldrb	r0, [r3, #13]
 8005a40:	2301      	movs	r3, #1
 8005a42:	9300      	str	r3, [sp, #0]
 8005a44:	4603      	mov	r3, r0
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f001 fa3b 	bl	8006ec2 <USBH_BulkSendData>
 8005a4c:	e00c      	b.n	8005a68 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 8005a56:	b29a      	uxth	r2, r3
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	7b58      	ldrb	r0, [r3, #13]
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	9300      	str	r3, [sp, #0]
 8005a60:	4603      	mov	r3, r0
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f001 fa2d 	bl	8006ec2 <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2202      	movs	r2, #2
 8005a6c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8005a70:	e03b      	b.n	8005aea <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	7b5b      	ldrb	r3, [r3, #13]
 8005a76:	4619      	mov	r1, r3
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f002 fa2b 	bl	8007ed4 <USBH_LL_GetURBState>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 8005a82:	7afb      	ldrb	r3, [r7, #11]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d128      	bne.n	8005ada <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	8b12      	ldrh	r2, [r2, #24]
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d90e      	bls.n	8005ab2 <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	8b12      	ldrh	r2, [r2, #24]
 8005a9c:	1a9a      	subs	r2, r3, r2
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	69db      	ldr	r3, [r3, #28]
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	8b12      	ldrh	r2, [r2, #24]
 8005aaa:	441a      	add	r2, r3
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	61da      	str	r2, [r3, #28]
 8005ab0:	e002      	b.n	8005ab8 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d004      	beq.n	8005aca <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8005ac8:	e00e      	b.n	8005ae8 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 f868 	bl	8005ba8 <USBH_CDC_TransmitCallback>
    break;
 8005ad8:	e006      	b.n	8005ae8 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 8005ada:	7afb      	ldrb	r3, [r7, #11]
 8005adc:	2b02      	cmp	r3, #2
 8005ade:	d103      	bne.n	8005ae8 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8005ae8:	bf00      	nop
  }
}
 8005aea:	bf00      	nop
 8005aec:	3710      	adds	r7, #16
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}

08005af2 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005af2:	b580      	push	{r7, lr}
 8005af4:	b086      	sub	sp, #24
 8005af6:	af00      	add	r7, sp, #0
 8005af8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8005b00:	69db      	ldr	r3, [r3, #28]
 8005b02:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005b04:	2300      	movs	r3, #0
 8005b06:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005b0e:	2b03      	cmp	r3, #3
 8005b10:	d002      	beq.n	8005b18 <CDC_ProcessReception+0x26>
 8005b12:	2b04      	cmp	r3, #4
 8005b14:	d00e      	beq.n	8005b34 <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 8005b16:	e043      	b.n	8005ba0 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	6a19      	ldr	r1, [r3, #32]
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	8b5a      	ldrh	r2, [r3, #26]
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	7b1b      	ldrb	r3, [r3, #12]
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f001 f9f1 	bl	8006f0c <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	2204      	movs	r2, #4
 8005b2e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8005b32:	e035      	b.n	8005ba0 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	7b1b      	ldrb	r3, [r3, #12]
 8005b38:	4619      	mov	r1, r3
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f002 f9ca 	bl	8007ed4 <USBH_LL_GetURBState>
 8005b40:	4603      	mov	r3, r0
 8005b42:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 8005b44:	7cfb      	ldrb	r3, [r7, #19]
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d129      	bne.n	8005b9e <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	7b1b      	ldrb	r3, [r3, #12]
 8005b4e:	4619      	mov	r1, r3
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f002 f92d 	bl	8007db0 <USBH_LL_GetLastXferSize>
 8005b56:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b5c:	68fa      	ldr	r2, [r7, #12]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d016      	beq.n	8005b90 <CDC_ProcessReception+0x9e>
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	8b5b      	ldrh	r3, [r3, #26]
 8005b66:	461a      	mov	r2, r3
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d910      	bls.n	8005b90 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	1ad2      	subs	r2, r2, r3
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	6a1a      	ldr	r2, [r3, #32]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	441a      	add	r2, r3
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	2203      	movs	r2, #3
 8005b8a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 8005b8e:	e006      	b.n	8005b9e <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	2200      	movs	r2, #0
 8005b94:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 f80f 	bl	8005bbc <USBH_CDC_ReceiveCallback>
    break;
 8005b9e:	bf00      	nop
  }
}
 8005ba0:	bf00      	nop
 8005ba2:	3718      	adds	r7, #24
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]

}
 8005bb0:	bf00      	nop
 8005bb2:	370c      	adds	r7, #12
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]

}
 8005bc4:	bf00      	nop
 8005bc6:	370c      	adds	r7, #12
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr

08005bd0 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]

}
 8005bd8:	bf00      	nop
 8005bda:	370c      	adds	r7, #12
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	4613      	mov	r3, r2
 8005bf0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d101      	bne.n	8005bfc <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005bf8:	2302      	movs	r3, #2
 8005bfa:	e019      	b.n	8005c30 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	79fa      	ldrb	r2, [r7, #7]
 8005c00:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8005c14:	68f8      	ldr	r0, [r7, #12]
 8005c16:	f000 f80f 	bl	8005c38 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d003      	beq.n	8005c28 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	68ba      	ldr	r2, [r7, #8]
 8005c24:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8005c28:	68f8      	ldr	r0, [r7, #12]
 8005c2a:	f002 f80f 	bl	8007c4c <USBH_LL_Init>

  return USBH_OK;
 8005c2e:	2300      	movs	r3, #0
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3710      	adds	r7, #16
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}

08005c38 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b085      	sub	sp, #20
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005c40:	2300      	movs	r3, #0
 8005c42:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8005c44:	e008      	b.n	8005c58 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	32e0      	adds	r2, #224	; 0xe0
 8005c4c:	2100      	movs	r1, #0
 8005c4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	3301      	adds	r3, #1
 8005c56:	60fb      	str	r3, [r7, #12]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2b0e      	cmp	r3, #14
 8005c5c:	d9f3      	bls.n	8005c46 <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8005c5e:	2300      	movs	r3, #0
 8005c60:	60fb      	str	r3, [r7, #12]
 8005c62:	e009      	b.n	8005c78 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 8005c64:	687a      	ldr	r2, [r7, #4]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	4413      	add	r3, r2
 8005c6a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005c6e:	2200      	movs	r2, #0
 8005c70:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	3301      	adds	r3, #1
 8005c76:	60fb      	str	r3, [r7, #12]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c7e:	d3f1      	bcc.n	8005c64 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2201      	movs	r2, #1
 8005c90:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2240      	movs	r2, #64	; 0x40
 8005ca4:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 8005cbc:	2300      	movs	r3, #0
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	3714      	adds	r7, #20
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr

08005cca <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005cca:	b480      	push	{r7}
 8005ccc:	b085      	sub	sp, #20
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
 8005cd2:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d017      	beq.n	8005d0e <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d10f      	bne.n	8005d08 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005cee:	1c59      	adds	r1, r3, #1
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	33dc      	adds	r3, #220	; 0xdc
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	4413      	add	r3, r2
 8005cfe:	683a      	ldr	r2, [r7, #0]
 8005d00:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8005d02:	2300      	movs	r3, #0
 8005d04:	73fb      	strb	r3, [r7, #15]
 8005d06:	e004      	b.n	8005d12 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005d08:	2302      	movs	r3, #2
 8005d0a:	73fb      	strb	r3, [r7, #15]
 8005d0c:	e001      	b.n	8005d12 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005d0e:	2302      	movs	r3, #2
 8005d10:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005d12:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3714      	adds	r7, #20
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b085      	sub	sp, #20
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	460b      	mov	r3, r1
 8005d2a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8005d36:	78fa      	ldrb	r2, [r7, #3]
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d204      	bcs.n	8005d46 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	78fa      	ldrb	r2, [r7, #3]
 8005d40:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8005d44:	e001      	b.n	8005d4a <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005d46:	2302      	movs	r3, #2
 8005d48:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8005d4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3714      	adds	r7, #20
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b087      	sub	sp, #28
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	4608      	mov	r0, r1
 8005d62:	4611      	mov	r1, r2
 8005d64:	461a      	mov	r2, r3
 8005d66:	4603      	mov	r3, r0
 8005d68:	70fb      	strb	r3, [r7, #3]
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	70bb      	strb	r3, [r7, #2]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 8005d72:	2300      	movs	r3, #0
 8005d74:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8005d76:	2300      	movs	r3, #0
 8005d78:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8005d80:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005d82:	e025      	b.n	8005dd0 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8005d84:	7dfb      	ldrb	r3, [r7, #23]
 8005d86:	221a      	movs	r2, #26
 8005d88:	fb02 f303 	mul.w	r3, r2, r3
 8005d8c:	3308      	adds	r3, #8
 8005d8e:	68fa      	ldr	r2, [r7, #12]
 8005d90:	4413      	add	r3, r2
 8005d92:	3302      	adds	r3, #2
 8005d94:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	795b      	ldrb	r3, [r3, #5]
 8005d9a:	78fa      	ldrb	r2, [r7, #3]
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d002      	beq.n	8005da6 <USBH_FindInterface+0x4e>
 8005da0:	78fb      	ldrb	r3, [r7, #3]
 8005da2:	2bff      	cmp	r3, #255	; 0xff
 8005da4:	d111      	bne.n	8005dca <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8005daa:	78ba      	ldrb	r2, [r7, #2]
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d002      	beq.n	8005db6 <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8005db0:	78bb      	ldrb	r3, [r7, #2]
 8005db2:	2bff      	cmp	r3, #255	; 0xff
 8005db4:	d109      	bne.n	8005dca <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8005dba:	787a      	ldrb	r2, [r7, #1]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d002      	beq.n	8005dc6 <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005dc0:	787b      	ldrb	r3, [r7, #1]
 8005dc2:	2bff      	cmp	r3, #255	; 0xff
 8005dc4:	d101      	bne.n	8005dca <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8005dc6:	7dfb      	ldrb	r3, [r7, #23]
 8005dc8:	e006      	b.n	8005dd8 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8005dca:	7dfb      	ldrb	r3, [r7, #23]
 8005dcc:	3301      	adds	r3, #1
 8005dce:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005dd0:	7dfb      	ldrb	r3, [r7, #23]
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d9d6      	bls.n	8005d84 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8005dd6:	23ff      	movs	r3, #255	; 0xff
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	371c      	adds	r7, #28
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr

08005de4 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b082      	sub	sp, #8
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f001 ff69 	bl	8007cc4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 8005df2:	2101      	movs	r1, #1
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f002 f880 	bl	8007efa <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005dfa:	2300      	movs	r3, #0
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3708      	adds	r7, #8
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b088      	sub	sp, #32
 8005e08:	af04      	add	r7, sp, #16
 8005e0a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005e0c:	2302      	movs	r3, #2
 8005e0e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005e10:	2300      	movs	r3, #0
 8005e12:	73fb      	strb	r3, [r7, #15]

  /* check for Host port events */
  if (((USBH_IsPortEnabled(phost) == 0U)) && (phost->gState != HOST_IDLE))
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f000 faec 	bl	80063f2 <USBH_IsPortEnabled>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d10c      	bne.n	8005e3a <USBH_Process+0x36>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	781b      	ldrb	r3, [r3, #0]
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d007      	beq.n	8005e3a <USBH_Process+0x36>
  {
    if(phost->gState != HOST_DEV_DISCONNECTED)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	781b      	ldrb	r3, [r3, #0]
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	2b03      	cmp	r3, #3
 8005e32:	d002      	beq.n	8005e3a <USBH_Process+0x36>
    {
      phost->gState = HOST_DEV_DISCONNECTED;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2203      	movs	r2, #3
 8005e38:	701a      	strb	r2, [r3, #0]
    }
  }

  switch (phost->gState)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	781b      	ldrb	r3, [r3, #0]
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	2b0b      	cmp	r3, #11
 8005e42:	f200 814c 	bhi.w	80060de <USBH_Process+0x2da>
 8005e46:	a201      	add	r2, pc, #4	; (adr r2, 8005e4c <USBH_Process+0x48>)
 8005e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e4c:	08005e7d 	.word	0x08005e7d
 8005e50:	08005e9f 	.word	0x08005e9f
 8005e54:	08005eb3 	.word	0x08005eb3
 8005e58:	080060b9 	.word	0x080060b9
 8005e5c:	080060df 	.word	0x080060df
 8005e60:	08005f41 	.word	0x08005f41
 8005e64:	0800606f 	.word	0x0800606f
 8005e68:	08005f71 	.word	0x08005f71
 8005e6c:	08005f91 	.word	0x08005f91
 8005e70:	08005fb1 	.word	0x08005fb1
 8005e74:	08005fdf 	.word	0x08005fdf
 8005e78:	080060a1 	.word	0x080060a1
  {
  case HOST_IDLE :

    if (phost->device.is_connected)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	f000 812c 	beq.w	80060e2 <USBH_Process+0x2de>
    {
      /* Wait for 200 ms after connection */
      phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	701a      	strb	r2, [r3, #0]
      USBH_Delay(200U);
 8005e90:	20c8      	movs	r0, #200	; 0xc8
 8005e92:	f002 f87c 	bl	8007f8e <USBH_Delay>
      USBH_LL_ResetPort(phost);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f001 ff6f 	bl	8007d7a <USBH_LL_ResetPort>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8005e9c:	e121      	b.n	80060e2 <USBH_Process+0x2de>

  case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Eabled */

    if (phost->device.PortEnabled == 1U)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	f040 811e 	bne.w	80060e6 <USBH_Process+0x2e2>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2202      	movs	r2, #2
 8005eae:	701a      	strb	r2, [r3, #0]
    }
    break;
 8005eb0:	e119      	b.n	80060e6 <USBH_Process+0x2e2>
  case HOST_DEV_ATTACHED :

    USBH_UsrLog("USB Device Attached");

    /* Wait for 100 ms after Reset */
    USBH_Delay(100U);
 8005eb2:	2064      	movs	r0, #100	; 0x64
 8005eb4:	f002 f86b 	bl	8007f8e <USBH_Delay>

    phost->device.speed = USBH_LL_GetSpeed(phost);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f001 ff39 	bl	8007d30 <USBH_LL_GetSpeed>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

    phost->gState = HOST_ENUMERATION;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2205      	movs	r2, #5
 8005ecc:	701a      	strb	r2, [r3, #0]

    phost->Control.pipe_out = USBH_AllocPipe (phost, 0x00U);
 8005ece:	2100      	movs	r1, #0
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f001 f868 	bl	8006fa6 <USBH_AllocPipe>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	461a      	mov	r2, r3
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	715a      	strb	r2, [r3, #5]
    phost->Control.pipe_in  = USBH_AllocPipe (phost, 0x80U);
 8005ede:	2180      	movs	r1, #128	; 0x80
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f001 f860 	bl	8006fa6 <USBH_AllocPipe>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	461a      	mov	r2, r3
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	711a      	strb	r2, [r3, #4]


    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	7919      	ldrb	r1, [r3, #4]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_in,
                   0x80U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8005f02:	b292      	uxth	r2, r2
 8005f04:	9202      	str	r2, [sp, #8]
 8005f06:	2200      	movs	r2, #0
 8005f08:	9201      	str	r2, [sp, #4]
 8005f0a:	9300      	str	r3, [sp, #0]
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	2280      	movs	r2, #128	; 0x80
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f001 f819 	bl	8006f48 <USBH_OpenPipe>

    /* Open Control pipes */
    USBH_OpenPipe (phost,
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	7959      	ldrb	r1, [r3, #5]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                   phost->Control.pipe_out,
                   0x00U,
                   phost->device.address,
                   phost->device.speed,
                   USBH_EP_CONTROL,
                   (uint16_t)phost->Control.pipe_size);
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	7992      	ldrb	r2, [r2, #6]
    USBH_OpenPipe (phost,
 8005f2a:	b292      	uxth	r2, r2
 8005f2c:	9202      	str	r2, [sp, #8]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	9201      	str	r2, [sp, #4]
 8005f32:	9300      	str	r3, [sp, #0]
 8005f34:	4603      	mov	r3, r0
 8005f36:	2200      	movs	r2, #0
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f001 f805 	bl	8006f48 <USBH_OpenPipe>
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8005f3e:	e0e3      	b.n	8006108 <USBH_Process+0x304>

  case HOST_ENUMERATION:
    /* Check for enumeration status */
    if ( USBH_HandleEnum(phost) == USBH_OK)
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f000 f8e7 	bl	8006114 <USBH_HandleEnum>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f040 80ce 	bne.w	80060ea <USBH_Process+0x2e6>
    {
      /* The function shall return USBH_OK when full enumeration is complete */
      USBH_UsrLog ("Enumeration done.");
      phost->device.current_interface = 0U;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
      if(phost->device.DevDesc.bNumConfigurations == 1U)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f893 3333 	ldrb.w	r3, [r3, #819]	; 0x333
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d103      	bne.n	8005f68 <USBH_Process+0x164>
      {
        USBH_UsrLog ("This device has only 1 configuration.");
        phost->gState  = HOST_SET_CONFIGURATION;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2208      	movs	r2, #8
 8005f64:	701a      	strb	r2, [r3, #0]
      {
        phost->gState  = HOST_INPUT;
      }

    }
    break;
 8005f66:	e0c0      	b.n	80060ea <USBH_Process+0x2e6>
        phost->gState  = HOST_INPUT;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2207      	movs	r2, #7
 8005f6c:	701a      	strb	r2, [r3, #0]
    break;
 8005f6e:	e0bc      	b.n	80060ea <USBH_Process+0x2e6>

  case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if(phost->pUser != NULL)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	f000 80b9 	beq.w	80060ee <USBH_Process+0x2ea>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005f82:	2101      	movs	r1, #1
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2208      	movs	r2, #8
 8005f8c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8005f8e:	e0ae      	b.n	80060ee <USBH_Process+0x2ea>

  case HOST_SET_CONFIGURATION:
    /* set configuration */
    if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f893 3339 	ldrb.w	r3, [r3, #825]	; 0x339
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	4619      	mov	r1, r3
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 fb59 	bl	8006652 <USBH_SetCfg>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	f040 80a5 	bne.w	80060f2 <USBH_Process+0x2ee>
    {
      phost->gState  = HOST_SET_WAKEUP_FEATURE;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2209      	movs	r2, #9
 8005fac:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8005fae:	e0a0      	b.n	80060f2 <USBH_Process+0x2ee>

  case  HOST_SET_WAKEUP_FEATURE:

    if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f893 333b 	ldrb.w	r3, [r3, #827]	; 0x33b
 8005fb6:	f003 0320 	and.w	r3, r3, #32
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d00b      	beq.n	8005fd6 <USBH_Process+0x1d2>
    {
      if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8005fbe:	2101      	movs	r1, #1
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f000 fb69 	bl	8006698 <USBH_SetFeature>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f040 8094 	bne.w	80060f6 <USBH_Process+0x2f2>
      {
        USBH_UsrLog ("Device remote wakeup enabled");
        phost->gState  = HOST_CHECK_CLASS;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	220a      	movs	r2, #10
 8005fd2:	701a      	strb	r2, [r3, #0]
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 8005fd4:	e08f      	b.n	80060f6 <USBH_Process+0x2f2>
      phost->gState  = HOST_CHECK_CLASS;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	220a      	movs	r2, #10
 8005fda:	701a      	strb	r2, [r3, #0]
    break;
 8005fdc:	e08b      	b.n	80060f6 <USBH_Process+0x2f2>

  case HOST_CHECK_CLASS:

    if(phost->ClassNumber == 0U)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 8088 	beq.w	80060fa <USBH_Process+0x2f6>
    {
      USBH_UsrLog ("No Class has been registered.");
    }
    else
    {
      phost->pActiveClass = NULL;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378

      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	73fb      	strb	r3, [r7, #15]
 8005ff6:	e017      	b.n	8006028 <USBH_Process+0x224>
      {
        if(phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	33dc      	adds	r3, #220	; 0xdc
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	4413      	add	r3, r2
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	791a      	ldrb	r2, [r3, #4]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 3343 	ldrb.w	r3, [r3, #835]	; 0x343
 800600c:	429a      	cmp	r2, r3
 800600e:	d108      	bne.n	8006022 <USBH_Process+0x21e>
        {
          phost->pActiveClass = phost->pClass[idx];
 8006010:	7bfb      	ldrb	r3, [r7, #15]
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	33dc      	adds	r3, #220	; 0xdc
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	4413      	add	r3, r2
 800601a:	685a      	ldr	r2, [r3, #4]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
      for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006022:	7bfb      	ldrb	r3, [r7, #15]
 8006024:	3301      	adds	r3, #1
 8006026:	73fb      	strb	r3, [r7, #15]
 8006028:	7bfb      	ldrb	r3, [r7, #15]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d0e4      	beq.n	8005ff8 <USBH_Process+0x1f4>
        }
      }

      if(phost->pActiveClass != NULL)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006034:	2b00      	cmp	r3, #0
 8006036:	d016      	beq.n	8006066 <USBH_Process+0x262>
      {
        if(phost->pActiveClass->Init(phost)== USBH_OK)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	4798      	blx	r3
 8006044:	4603      	mov	r3, r0
 8006046:	2b00      	cmp	r3, #0
 8006048:	d109      	bne.n	800605e <USBH_Process+0x25a>
        {
          phost->gState  = HOST_CLASS_REQUEST;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2206      	movs	r2, #6
 800604e:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog ("%s class started.", phost->pActiveClass->Name);

          /* Inform user that a class has been activated */
          phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006056:	2103      	movs	r1, #3
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	4798      	blx	r3
    (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    break;
 800605c:	e04d      	b.n	80060fa <USBH_Process+0x2f6>
          phost->gState  = HOST_ABORT_STATE;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	220d      	movs	r2, #13
 8006062:	701a      	strb	r2, [r3, #0]
    break;
 8006064:	e049      	b.n	80060fa <USBH_Process+0x2f6>
        phost->gState  = HOST_ABORT_STATE;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	220d      	movs	r2, #13
 800606a:	701a      	strb	r2, [r3, #0]
    break;
 800606c:	e045      	b.n	80060fa <USBH_Process+0x2f6>

  case HOST_CLASS_REQUEST:
    /* process class standard control requests state machine */
    if(phost->pActiveClass != NULL)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8006074:	2b00      	cmp	r3, #0
 8006076:	d00f      	beq.n	8006098 <USBH_Process+0x294>
    {
      status = phost->pActiveClass->Requests(phost);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800607e:	691b      	ldr	r3, [r3, #16]
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	4798      	blx	r3
 8006084:	4603      	mov	r3, r0
 8006086:	73bb      	strb	r3, [r7, #14]

      if(status == USBH_OK)
 8006088:	7bbb      	ldrb	r3, [r7, #14]
 800608a:	b2db      	uxtb	r3, r3
 800608c:	2b00      	cmp	r3, #0
 800608e:	d136      	bne.n	80060fe <USBH_Process+0x2fa>
      {
        phost->gState  = HOST_CLASS;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	220b      	movs	r2, #11
 8006094:	701a      	strb	r2, [r3, #0]
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }

    break;
 8006096:	e032      	b.n	80060fe <USBH_Process+0x2fa>
      phost->gState  = HOST_ABORT_STATE;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	220d      	movs	r2, #13
 800609c:	701a      	strb	r2, [r3, #0]
    break;
 800609e:	e02e      	b.n	80060fe <USBH_Process+0x2fa>
  case HOST_CLASS:
    /* process class state machine */
    if(phost->pActiveClass != NULL)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d02b      	beq.n	8006102 <USBH_Process+0x2fe>
    {
      phost->pActiveClass->BgndProcess(phost);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	4798      	blx	r3
    }
    break;
 80060b6:	e024      	b.n	8006102 <USBH_Process+0x2fe>

  case HOST_DEV_DISCONNECTED :

    DeInitStateMachine(phost);
 80060b8:	6878      	ldr	r0, [r7, #4]
 80060ba:	f7ff fdbd 	bl	8005c38 <DeInitStateMachine>

    /* Re-Initilaize Host for new Enumeration */
    if(phost->pActiveClass != NULL)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d01e      	beq.n	8006106 <USBH_Process+0x302>
    {
      phost->pActiveClass->DeInit(phost);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	4798      	blx	r3
      phost->pActiveClass = NULL;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
    }
    break;
 80060dc:	e013      	b.n	8006106 <USBH_Process+0x302>

  case HOST_ABORT_STATE:
  default :
    break;
 80060de:	bf00      	nop
 80060e0:	e012      	b.n	8006108 <USBH_Process+0x304>
    break;
 80060e2:	bf00      	nop
 80060e4:	e010      	b.n	8006108 <USBH_Process+0x304>
    break;
 80060e6:	bf00      	nop
 80060e8:	e00e      	b.n	8006108 <USBH_Process+0x304>
    break;
 80060ea:	bf00      	nop
 80060ec:	e00c      	b.n	8006108 <USBH_Process+0x304>
    break;
 80060ee:	bf00      	nop
 80060f0:	e00a      	b.n	8006108 <USBH_Process+0x304>
    break;
 80060f2:	bf00      	nop
 80060f4:	e008      	b.n	8006108 <USBH_Process+0x304>
    break;
 80060f6:	bf00      	nop
 80060f8:	e006      	b.n	8006108 <USBH_Process+0x304>
    break;
 80060fa:	bf00      	nop
 80060fc:	e004      	b.n	8006108 <USBH_Process+0x304>
    break;
 80060fe:	bf00      	nop
 8006100:	e002      	b.n	8006108 <USBH_Process+0x304>
    break;
 8006102:	bf00      	nop
 8006104:	e000      	b.n	8006108 <USBH_Process+0x304>
    break;
 8006106:	bf00      	nop
  }
 return USBH_OK;
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}
 8006112:	bf00      	nop

08006114 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum (USBH_HandleTypeDef *phost)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b088      	sub	sp, #32
 8006118:	af04      	add	r7, sp, #16
 800611a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800611c:	2301      	movs	r3, #1
 800611e:	73fb      	strb	r3, [r7, #15]

  switch (phost->EnumState)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	785b      	ldrb	r3, [r3, #1]
 8006124:	2b07      	cmp	r3, #7
 8006126:	f200 80f8 	bhi.w	800631a <USBH_HandleEnum+0x206>
 800612a:	a201      	add	r2, pc, #4	; (adr r2, 8006130 <USBH_HandleEnum+0x1c>)
 800612c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006130:	08006151 	.word	0x08006151
 8006134:	080061c3 	.word	0x080061c3
 8006138:	080061db 	.word	0x080061db
 800613c:	08006251 	.word	0x08006251
 8006140:	08006267 	.word	0x08006267
 8006144:	08006283 	.word	0x08006283
 8006148:	080062b7 	.word	0x080062b7
 800614c:	080062eb 	.word	0x080062eb
  {
  case ENUM_IDLE:
    /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
    if ( USBH_Get_DevDesc(phost, 8U) == USBH_OK)
 8006150:	2108      	movs	r1, #8
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f000 f9ad 	bl	80064b2 <USBH_Get_DevDesc>
 8006158:	4603      	mov	r3, r0
 800615a:	2b00      	cmp	r3, #0
 800615c:	f040 80df 	bne.w	800631e <USBH_HandleEnum+0x20a>
    {
      phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f893 2329 	ldrb.w	r2, [r3, #809]	; 0x329
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	719a      	strb	r2, [r3, #6]

      phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2201      	movs	r2, #1
 800616e:	705a      	strb	r2, [r3, #1]

      /* modify control channels configuration for MaxPacket size */
      USBH_OpenPipe (phost,
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	7919      	ldrb	r1, [r3, #4]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8006184:	b292      	uxth	r2, r2
 8006186:	9202      	str	r2, [sp, #8]
 8006188:	2200      	movs	r2, #0
 800618a:	9201      	str	r2, [sp, #4]
 800618c:	9300      	str	r3, [sp, #0]
 800618e:	4603      	mov	r3, r0
 8006190:	2280      	movs	r2, #128	; 0x80
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 fed8 	bl	8006f48 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	7959      	ldrb	r1, [r3, #5]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 80061ac:	b292      	uxth	r2, r2
 80061ae:	9202      	str	r2, [sp, #8]
 80061b0:	2200      	movs	r2, #0
 80061b2:	9201      	str	r2, [sp, #4]
 80061b4:	9300      	str	r3, [sp, #0]
 80061b6:	4603      	mov	r3, r0
 80061b8:	2200      	movs	r2, #0
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 fec4 	bl	8006f48 <USBH_OpenPipe>

    }
    break;
 80061c0:	e0ad      	b.n	800631e <USBH_HandleEnum+0x20a>

  case ENUM_GET_FULL_DEV_DESC:
    /* Get FULL Device Desc  */
    if ( USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE)== USBH_OK)
 80061c2:	2112      	movs	r1, #18
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 f974 	bl	80064b2 <USBH_Get_DevDesc>
 80061ca:	4603      	mov	r3, r0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	f040 80a8 	bne.w	8006322 <USBH_HandleEnum+0x20e>
    {
      USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct );
      USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor );

      phost->EnumState = ENUM_SET_ADDR;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2202      	movs	r2, #2
 80061d6:	705a      	strb	r2, [r3, #1]

    }
    break;
 80061d8:	e0a3      	b.n	8006322 <USBH_HandleEnum+0x20e>

  case ENUM_SET_ADDR:
    /* set address */
    if ( USBH_SetAddress(phost, USBH_DEVICE_ADDRESS) == USBH_OK)
 80061da:	2101      	movs	r1, #1
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f000 fa14 	bl	800660a <USBH_SetAddress>
 80061e2:	4603      	mov	r3, r0
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	f040 809e 	bne.w	8006326 <USBH_HandleEnum+0x212>
    {
      USBH_Delay(2U);
 80061ea:	2002      	movs	r0, #2
 80061ec:	f001 fecf 	bl	8007f8e <USBH_Delay>
      phost->device.address = USBH_DEVICE_ADDRESS;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

      /* user callback for device address assigned */
      USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
      phost->EnumState = ENUM_GET_CFG_DESC;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2203      	movs	r2, #3
 80061fc:	705a      	strb	r2, [r3, #1]

      /* modify control channels to update device address */
      USBH_OpenPipe (phost,
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	7919      	ldrb	r1, [r3, #4]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_in,
                           0x80U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 8006212:	b292      	uxth	r2, r2
 8006214:	9202      	str	r2, [sp, #8]
 8006216:	2200      	movs	r2, #0
 8006218:	9201      	str	r2, [sp, #4]
 800621a:	9300      	str	r3, [sp, #0]
 800621c:	4603      	mov	r3, r0
 800621e:	2280      	movs	r2, #128	; 0x80
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f000 fe91 	bl	8006f48 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe (phost,
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	7959      	ldrb	r1, [r3, #5]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                           phost->Control.pipe_out,
                           0x00U,
                           phost->device.address,
                           phost->device.speed,
                           USBH_EP_CONTROL,
                           (uint16_t)phost->Control.pipe_size);
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe (phost,
 800623a:	b292      	uxth	r2, r2
 800623c:	9202      	str	r2, [sp, #8]
 800623e:	2200      	movs	r2, #0
 8006240:	9201      	str	r2, [sp, #4]
 8006242:	9300      	str	r3, [sp, #0]
 8006244:	4603      	mov	r3, r0
 8006246:	2200      	movs	r2, #0
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f000 fe7d 	bl	8006f48 <USBH_OpenPipe>
    }
    break;
 800624e:	e06a      	b.n	8006326 <USBH_HandleEnum+0x212>

  case ENUM_GET_CFG_DESC:
    /* get standard configuration descriptor */
    if ( USBH_Get_CfgDesc(phost,
 8006250:	2109      	movs	r1, #9
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 f955 	bl	8006502 <USBH_Get_CfgDesc>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d165      	bne.n	800632a <USBH_HandleEnum+0x216>
                          USB_CONFIGURATION_DESC_SIZE) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2204      	movs	r2, #4
 8006262:	705a      	strb	r2, [r3, #1]
    }
    break;
 8006264:	e061      	b.n	800632a <USBH_HandleEnum+0x216>

  case ENUM_GET_FULL_CFG_DESC:
    /* get FULL config descriptor (config, interface, endpoints) */
    if (USBH_Get_CfgDesc(phost,
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f8b3 3336 	ldrh.w	r3, [r3, #822]	; 0x336
 800626c:	4619      	mov	r1, r3
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 f947 	bl	8006502 <USBH_Get_CfgDesc>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d159      	bne.n	800632e <USBH_HandleEnum+0x21a>
                         phost->device.CfgDesc.wTotalLength) == USBH_OK)
    {
      phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2205      	movs	r2, #5
 800627e:	705a      	strb	r2, [r3, #1]
    }
    break;
 8006280:	e055      	b.n	800632e <USBH_HandleEnum+0x21a>

  case ENUM_GET_MFC_STRING_DESC:
    if (phost->device.DevDesc.iManufacturer != 0U)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f893 3330 	ldrb.w	r3, [r3, #816]	; 0x330
 8006288:	2b00      	cmp	r3, #0
 800628a:	d010      	beq.n	80062ae <USBH_HandleEnum+0x19a>
    { /* Check that Manufacturer String is available */

      if ( USBH_Get_StringDesc(phost,
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f893 1330 	ldrb.w	r1, [r3, #816]	; 0x330
                               phost->device.DevDesc.iManufacturer,
                               phost->device.Data,
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8006298:	23ff      	movs	r3, #255	; 0xff
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 f955 	bl	800654a <USBH_Get_StringDesc>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d145      	bne.n	8006332 <USBH_HandleEnum+0x21e>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Manufacturing string */
        USBH_UsrLog("Manufacturer : %s",  (char *)(void*)phost->device.Data);
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2206      	movs	r2, #6
 80062aa:	705a      	strb	r2, [r3, #1]
#else
     (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 80062ac:	e041      	b.n	8006332 <USBH_HandleEnum+0x21e>
     phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2206      	movs	r2, #6
 80062b2:	705a      	strb	r2, [r3, #1]
    break;
 80062b4:	e03d      	b.n	8006332 <USBH_HandleEnum+0x21e>

  case ENUM_GET_PRODUCT_STRING_DESC:
    if (phost->device.DevDesc.iProduct != 0U)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f893 3331 	ldrb.w	r3, [r3, #817]	; 0x331
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d010      	beq.n	80062e2 <USBH_HandleEnum+0x1ce>
    { /* Check that Product string is available */
      if ( USBH_Get_StringDesc(phost,
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	f893 1331 	ldrb.w	r1, [r3, #817]	; 0x331
                               phost->device.DevDesc.iProduct,
                               phost->device.Data,
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 80062cc:	23ff      	movs	r3, #255	; 0xff
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 f93b 	bl	800654a <USBH_Get_StringDesc>
 80062d4:	4603      	mov	r3, r0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d12d      	bne.n	8006336 <USBH_HandleEnum+0x222>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Product string */
        USBH_UsrLog("Product : %s",  (char *)(void *)phost->device.Data);
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2207      	movs	r2, #7
 80062de:	705a      	strb	r2, [r3, #1]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 80062e0:	e029      	b.n	8006336 <USBH_HandleEnum+0x222>
      phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2207      	movs	r2, #7
 80062e6:	705a      	strb	r2, [r3, #1]
    break;
 80062e8:	e025      	b.n	8006336 <USBH_HandleEnum+0x222>

  case ENUM_GET_SERIALNUM_STRING_DESC:
    if (phost->device.DevDesc.iSerialNumber != 0U)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f893 3332 	ldrb.w	r3, [r3, #818]	; 0x332
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d00f      	beq.n	8006314 <USBH_HandleEnum+0x200>
    { /* Check that Serial number string is available */
      if ( USBH_Get_StringDesc(phost,
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f893 1332 	ldrb.w	r1, [r3, #818]	; 0x332
                               phost->device.DevDesc.iSerialNumber,
                               phost->device.Data,
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f503 728e 	add.w	r2, r3, #284	; 0x11c
      if ( USBH_Get_StringDesc(phost,
 8006300:	23ff      	movs	r3, #255	; 0xff
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 f921 	bl	800654a <USBH_Get_StringDesc>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d115      	bne.n	800633a <USBH_HandleEnum+0x226>
                               0xFFU) == USBH_OK)
      {
        /* User callback for Serial number string */
         USBH_UsrLog("Serial Number : %s",  (char *)(void*)phost->device.Data);
        Status = USBH_OK;
 800630e:	2300      	movs	r3, #0
 8006310:	73fb      	strb	r3, [r7, #15]
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
    }
    break;
 8006312:	e012      	b.n	800633a <USBH_HandleEnum+0x226>
      Status = USBH_OK;
 8006314:	2300      	movs	r3, #0
 8006316:	73fb      	strb	r3, [r7, #15]
    break;
 8006318:	e00f      	b.n	800633a <USBH_HandleEnum+0x226>

  default:
    break;
 800631a:	bf00      	nop
 800631c:	e00e      	b.n	800633c <USBH_HandleEnum+0x228>
    break;
 800631e:	bf00      	nop
 8006320:	e00c      	b.n	800633c <USBH_HandleEnum+0x228>
    break;
 8006322:	bf00      	nop
 8006324:	e00a      	b.n	800633c <USBH_HandleEnum+0x228>
    break;
 8006326:	bf00      	nop
 8006328:	e008      	b.n	800633c <USBH_HandleEnum+0x228>
    break;
 800632a:	bf00      	nop
 800632c:	e006      	b.n	800633c <USBH_HandleEnum+0x228>
    break;
 800632e:	bf00      	nop
 8006330:	e004      	b.n	800633c <USBH_HandleEnum+0x228>
    break;
 8006332:	bf00      	nop
 8006334:	e002      	b.n	800633c <USBH_HandleEnum+0x228>
    break;
 8006336:	bf00      	nop
 8006338:	e000      	b.n	800633c <USBH_HandleEnum+0x228>
    break;
 800633a:	bf00      	nop
  }
  return Status;
 800633c:	7bfb      	ldrb	r3, [r7, #15]
}
 800633e:	4618      	mov	r0, r3
 8006340:	3710      	adds	r7, #16
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	bf00      	nop

08006348 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 8006348:	b480      	push	{r7}
 800634a:	b083      	sub	sp, #12
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	683a      	ldr	r2, [r7, #0]
 8006356:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800635a:	bf00      	nop
 800635c:	370c      	adds	r7, #12
 800635e:	46bd      	mov	sp, r7
 8006360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006364:	4770      	bx	lr

08006366 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 8006366:	b580      	push	{r7, lr}
 8006368:	b082      	sub	sp, #8
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8006374:	1c5a      	adds	r2, r3, #1
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f000 f804 	bl	800638a <USBH_HandleSof>
}
 8006382:	bf00      	nop
 8006384:	3708      	adds	r7, #8
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}

0800638a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800638a:	b580      	push	{r7, lr}
 800638c:	b082      	sub	sp, #8
 800638e:	af00      	add	r7, sp, #0
 8006390:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	781b      	ldrb	r3, [r3, #0]
 8006396:	b2db      	uxtb	r3, r3
 8006398:	2b0b      	cmp	r3, #11
 800639a:	d10a      	bne.n	80063b2 <USBH_HandleSof+0x28>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d005      	beq.n	80063b2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	4798      	blx	r3
  }
}
 80063b2:	bf00      	nop
 80063b4:	3708      	adds	r7, #8
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}

080063ba <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 80063ba:	b480      	push	{r7}
 80063bc:	b083      	sub	sp, #12
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 80063ca:	bf00      	nop
}
 80063cc:	370c      	adds	r7, #12
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr

080063d6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 80063d6:	b480      	push	{r7}
 80063d8:	b083      	sub	sp, #12
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 80063e6:	bf00      	nop
}
 80063e8:	370c      	adds	r7, #12
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr

080063f2 <USBH_IsPortEnabled>:
  *         Is Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
uint8_t USBH_IsPortEnabled(USBH_HandleTypeDef *phost)
{
 80063f2:	b480      	push	{r7}
 80063f4:	b083      	sub	sp, #12
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	6078      	str	r0, [r7, #4]
  return(phost->device.PortEnabled);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
}
 8006400:	4618      	mov	r0, r3
 8006402:	370c      	adds	r7, #12
 8006404:	46bd      	mov	sp, r7
 8006406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640a:	4770      	bx	lr

0800640c <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b082      	sub	sp, #8
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	781b      	ldrb	r3, [r3, #0]
 8006418:	b2db      	uxtb	r3, r3
 800641a:	2b00      	cmp	r3, #0
 800641c:	d10f      	bne.n	800643e <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2201      	movs	r2, #1
 8006422:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800642c:	2b00      	cmp	r3, #0
 800642e:	d00e      	beq.n	800644e <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006436:	2104      	movs	r1, #4
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	4798      	blx	r3
 800643c:	e007      	b.n	800644e <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006444:	2b01      	cmp	r3, #1
 8006446:	d102      	bne.n	800644e <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2202      	movs	r2, #2
 800644c:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800644e:	2300      	movs	r3, #0
}
 8006450:	4618      	mov	r0, r3
 8006452:	3708      	adds	r7, #8
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}

08006458 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b082      	sub	sp, #8
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f001 fc4a 	bl	8007cfa <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	791b      	ldrb	r3, [r3, #4]
 800646a:	4619      	mov	r1, r3
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f000 fdb8 	bl	8006fe2 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	795b      	ldrb	r3, [r3, #5]
 8006476:	4619      	mov	r1, r3
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f000 fdb2 	bl	8006fe2 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800648c:	2b00      	cmp	r3, #0
 800648e:	d005      	beq.n	800649c <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006496:	2105      	movs	r1, #5
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f001 fc11 	bl	8007cc4 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2203      	movs	r2, #3
 80064a6:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3708      	adds	r7, #8
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}

080064b2 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 80064b2:	b580      	push	{r7, lr}
 80064b4:	b086      	sub	sp, #24
 80064b6:	af02      	add	r7, sp, #8
 80064b8:	6078      	str	r0, [r7, #4]
 80064ba:	460b      	mov	r3, r1
 80064bc:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if((status = USBH_GetDescriptor(phost,
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_DEVICE,
                                  phost->device.Data,
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 80064c4:	78fb      	ldrb	r3, [r7, #3]
 80064c6:	b29b      	uxth	r3, r3
 80064c8:	9300      	str	r3, [sp, #0]
 80064ca:	4613      	mov	r3, r2
 80064cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80064d0:	2100      	movs	r1, #0
 80064d2:	6878      	ldr	r0, [r7, #4]
 80064d4:	f000 f864 	bl	80065a0 <USBH_GetDescriptor>
 80064d8:	4603      	mov	r3, r0
 80064da:	73fb      	strb	r3, [r7, #15]
 80064dc:	7bfb      	ldrb	r3, [r7, #15]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d10a      	bne.n	80064f8 <USBH_Get_DevDesc+0x46>
                                  (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	f203 3022 	addw	r0, r3, #802	; 0x322
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80064ee:	78fa      	ldrb	r2, [r7, #3]
 80064f0:	b292      	uxth	r2, r2
 80064f2:	4619      	mov	r1, r3
 80064f4:	f000 f918 	bl	8006728 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }
  return status;
 80064f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3710      	adds	r7, #16
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}

08006502 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                             uint16_t length)

{
 8006502:	b580      	push	{r7, lr}
 8006504:	b086      	sub	sp, #24
 8006506:	af02      	add	r7, sp, #8
 8006508:	6078      	str	r0, [r7, #4]
 800650a:	460b      	mov	r3, r1
 800650c:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData;
#if (USBH_KEEP_CFG_DESCRIPTOR == 1U)
  pData = phost->device.CfgDesc_Raw;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	331c      	adds	r3, #28
 8006512:	60fb      	str	r3, [r7, #12]
#else
  pData = phost->device.Data;
#endif
  if((status = USBH_GetDescriptor(phost,
 8006514:	887b      	ldrh	r3, [r7, #2]
 8006516:	9300      	str	r3, [sp, #0]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800651e:	2100      	movs	r1, #0
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f000 f83d 	bl	80065a0 <USBH_GetDescriptor>
 8006526:	4603      	mov	r3, r0
 8006528:	72fb      	strb	r3, [r7, #11]
 800652a:	7afb      	ldrb	r3, [r7, #11]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d107      	bne.n	8006540 <USBH_Get_CfgDesc+0x3e>
                                  pData,
                                  length)) == USBH_OK)
  {

    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc (&phost->device.CfgDesc,
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8006536:	887a      	ldrh	r2, [r7, #2]
 8006538:	68f9      	ldr	r1, [r7, #12]
 800653a:	4618      	mov	r0, r3
 800653c:	f000 f964 	bl	8006808 <USBH_ParseCfgDesc>
                       pData,
                       length);

  }
  return status;
 8006540:	7afb      	ldrb	r3, [r7, #11]
}
 8006542:	4618      	mov	r0, r3
 8006544:	3710      	adds	r7, #16
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}

0800654a <USBH_Get_StringDesc>:
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                uint8_t string_index,
                                uint8_t *buff,
                                uint16_t length)
{
 800654a:	b580      	push	{r7, lr}
 800654c:	b088      	sub	sp, #32
 800654e:	af02      	add	r7, sp, #8
 8006550:	60f8      	str	r0, [r7, #12]
 8006552:	607a      	str	r2, [r7, #4]
 8006554:	461a      	mov	r2, r3
 8006556:	460b      	mov	r3, r1
 8006558:	72fb      	strb	r3, [r7, #11]
 800655a:	4613      	mov	r3, r2
 800655c:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;
  if((status = USBH_GetDescriptor(phost,
 800655e:	7afb      	ldrb	r3, [r7, #11]
 8006560:	b29b      	uxth	r3, r3
 8006562:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006566:	b29a      	uxth	r2, r3
                                  USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                  USB_DESC_STRING | string_index,
                                  phost->device.Data,
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if((status = USBH_GetDescriptor(phost,
 800656e:	893b      	ldrh	r3, [r7, #8]
 8006570:	9300      	str	r3, [sp, #0]
 8006572:	460b      	mov	r3, r1
 8006574:	2100      	movs	r1, #0
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	f000 f812 	bl	80065a0 <USBH_GetDescriptor>
 800657c:	4603      	mov	r3, r0
 800657e:	75fb      	strb	r3, [r7, #23]
 8006580:	7dfb      	ldrb	r3, [r7, #23]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d107      	bne.n	8006596 <USBH_Get_StringDesc+0x4c>
                                  length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data,buff, length);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800658c:	893a      	ldrh	r2, [r7, #8]
 800658e:	6879      	ldr	r1, [r7, #4]
 8006590:	4618      	mov	r0, r3
 8006592:	f000 fa37 	bl	8006a04 <USBH_ParseStringDesc>
  }
  return status;
 8006596:	7dfb      	ldrb	r3, [r7, #23]
}
 8006598:	4618      	mov	r0, r3
 800659a:	3718      	adds	r7, #24
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                               uint8_t  req_type,
                               uint16_t value_idx,
                               uint8_t* buff,
                               uint16_t length)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	607b      	str	r3, [r7, #4]
 80065aa:	460b      	mov	r3, r1
 80065ac:	72fb      	strb	r3, [r7, #11]
 80065ae:	4613      	mov	r3, r2
 80065b0:	813b      	strh	r3, [r7, #8]
  if(phost->RequestState == CMD_SEND)
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	789b      	ldrb	r3, [r3, #2]
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d11c      	bne.n	80065f4 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80065ba:	7afb      	ldrb	r3, [r7, #11]
 80065bc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80065c0:	b2da      	uxtb	r2, r3
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2206      	movs	r2, #6
 80065ca:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	893a      	ldrh	r2, [r7, #8]
 80065d0:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80065d2:	893b      	ldrh	r3, [r7, #8]
 80065d4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80065d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80065dc:	d104      	bne.n	80065e8 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	f240 4209 	movw	r2, #1033	; 0x409
 80065e4:	829a      	strh	r2, [r3, #20]
 80065e6:	e002      	b.n	80065ee <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2200      	movs	r2, #0
 80065ec:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	8b3a      	ldrh	r2, [r7, #24]
 80065f2:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, buff, length);
 80065f4:	8b3b      	ldrh	r3, [r7, #24]
 80065f6:	461a      	mov	r2, r3
 80065f8:	6879      	ldr	r1, [r7, #4]
 80065fa:	68f8      	ldr	r0, [r7, #12]
 80065fc:	f000 fa50 	bl	8006aa0 <USBH_CtlReq>
 8006600:	4603      	mov	r3, r0
}
 8006602:	4618      	mov	r0, r3
 8006604:	3710      	adds	r7, #16
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}

0800660a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800660a:	b580      	push	{r7, lr}
 800660c:	b082      	sub	sp, #8
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
 8006612:	460b      	mov	r3, r1
 8006614:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	789b      	ldrb	r3, [r3, #2]
 800661a:	2b01      	cmp	r3, #1
 800661c:	d10f      	bne.n	800663e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	741a      	strb	r2, [r3, #16]
      USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2205      	movs	r2, #5
 8006628:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800662a:	78fb      	ldrb	r3, [r7, #3]
 800662c:	b29a      	uxth	r2, r3
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800663e:	2200      	movs	r2, #0
 8006640:	2100      	movs	r1, #0
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 fa2c 	bl	8006aa0 <USBH_CtlReq>
 8006648:	4603      	mov	r3, r0
}
 800664a:	4618      	mov	r0, r3
 800664c:	3708      	adds	r7, #8
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}

08006652 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8006652:	b580      	push	{r7, lr}
 8006654:	b082      	sub	sp, #8
 8006656:	af00      	add	r7, sp, #0
 8006658:	6078      	str	r0, [r7, #4]
 800665a:	460b      	mov	r3, r1
 800665c:	807b      	strh	r3, [r7, #2]
  if(phost->RequestState == CMD_SEND)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	789b      	ldrb	r3, [r3, #2]
 8006662:	2b01      	cmp	r3, #1
 8006664:	d10e      	bne.n	8006684 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2209      	movs	r2, #9
 8006670:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	887a      	ldrh	r2, [r7, #2]
 8006676:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U , 0U);
 8006684:	2200      	movs	r2, #0
 8006686:	2100      	movs	r1, #0
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f000 fa09 	bl	8006aa0 <USBH_CtlReq>
 800668e:	4603      	mov	r3, r0
}
 8006690:	4618      	mov	r0, r3
 8006692:	3708      	adds	r7, #8
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	460b      	mov	r3, r1
 80066a2:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	789b      	ldrb	r3, [r3, #2]
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d10f      	bne.n	80066cc <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2203      	movs	r2, #3
 80066b6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80066b8:	78fb      	ldrb	r3, [r7, #3]
 80066ba:	b29a      	uxth	r2, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2200      	movs	r2, #0
 80066ca:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80066cc:	2200      	movs	r2, #0
 80066ce:	2100      	movs	r1, #0
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f000 f9e5 	bl	8006aa0 <USBH_CtlReq>
 80066d6:	4603      	mov	r3, r0
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3708      	adds	r7, #8
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}

080066e0 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b082      	sub	sp, #8
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	460b      	mov	r3, r1
 80066ea:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	789b      	ldrb	r3, [r3, #2]
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d10f      	bne.n	8006714 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2202      	movs	r2, #2
 80066f8:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2201      	movs	r2, #1
 80066fe:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006706:	78fb      	ldrb	r3, [r7, #3]
 8006708:	b29a      	uxth	r2, r3
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 8006714:	2200      	movs	r2, #0
 8006716:	2100      	movs	r1, #0
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f000 f9c1 	bl	8006aa0 <USBH_CtlReq>
 800671e:	4603      	mov	r3, r0
}
 8006720:	4618      	mov	r0, r3
 8006722:	3708      	adds	r7, #8
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}

08006728 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc (USBH_DevDescTypeDef* dev_desc, uint8_t *buf,
                                uint16_t length)
{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	4613      	mov	r3, r2
 8006734:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t  *) (buf +  0);
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	781a      	ldrb	r2, [r3, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t  *) (buf +  1);
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	785a      	ldrb	r2, [r3, #1]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16 (buf +  2);
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	3302      	adds	r3, #2
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	b29a      	uxth	r2, r3
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	3303      	adds	r3, #3
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	b29b      	uxth	r3, r3
 8006756:	021b      	lsls	r3, r3, #8
 8006758:	b29b      	uxth	r3, r3
 800675a:	4313      	orrs	r3, r2
 800675c:	b29a      	uxth	r2, r3
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t  *) (buf +  4);
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	791a      	ldrb	r2, [r3, #4]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t  *) (buf +  5);
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	795a      	ldrb	r2, [r3, #5]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t  *) (buf +  6);
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	799a      	ldrb	r2, [r3, #6]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t  *) (buf +  7);
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	79da      	ldrb	r2, [r3, #7]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8006782:	88fb      	ldrh	r3, [r7, #6]
 8006784:	2b08      	cmp	r3, #8
 8006786:	d939      	bls.n	80067fc <USBH_ParseDevDesc+0xd4>
  { /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16 (buf +  8);
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	3308      	adds	r3, #8
 800678c:	781b      	ldrb	r3, [r3, #0]
 800678e:	b29a      	uxth	r2, r3
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	3309      	adds	r3, #9
 8006794:	781b      	ldrb	r3, [r3, #0]
 8006796:	b29b      	uxth	r3, r3
 8006798:	021b      	lsls	r3, r3, #8
 800679a:	b29b      	uxth	r3, r3
 800679c:	4313      	orrs	r3, r2
 800679e:	b29a      	uxth	r2, r3
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16 (buf + 10);
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	330a      	adds	r3, #10
 80067a8:	781b      	ldrb	r3, [r3, #0]
 80067aa:	b29a      	uxth	r2, r3
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	330b      	adds	r3, #11
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	b29b      	uxth	r3, r3
 80067b4:	021b      	lsls	r3, r3, #8
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	4313      	orrs	r3, r2
 80067ba:	b29a      	uxth	r2, r3
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16 (buf + 12);
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	330c      	adds	r3, #12
 80067c4:	781b      	ldrb	r3, [r3, #0]
 80067c6:	b29a      	uxth	r2, r3
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	330d      	adds	r3, #13
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	021b      	lsls	r3, r3, #8
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	4313      	orrs	r3, r2
 80067d6:	b29a      	uxth	r2, r3
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t  *) (buf + 14);
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	7b9a      	ldrb	r2, [r3, #14]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t  *) (buf + 15);
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	7bda      	ldrb	r2, [r3, #15]
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t  *) (buf + 16);
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	7c1a      	ldrb	r2, [r3, #16]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t  *) (buf + 17);
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	7c5a      	ldrb	r2, [r3, #17]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	745a      	strb	r2, [r3, #17]
  }
}
 80067fc:	bf00      	nop
 80067fe:	3714      	adds	r7, #20
 8006800:	46bd      	mov	sp, r7
 8006802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006806:	4770      	bx	lr

08006808 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc (USBH_CfgDescTypeDef* cfg_desc, uint8_t *buf,
                               uint16_t length)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b08a      	sub	sp, #40	; 0x28
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	4613      	mov	r3, r2
 8006814:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800681a:	2300      	movs	r3, #0
 800681c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8006820:	2300      	movs	r3, #0
 8006822:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t  *) (buf + 0);
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	781a      	ldrb	r2, [r3, #0]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t  *) (buf + 1);
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	785a      	ldrb	r2, [r3, #1]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16 (buf + 2);
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	3302      	adds	r3, #2
 800683e:	781b      	ldrb	r3, [r3, #0]
 8006840:	b29a      	uxth	r2, r3
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	3303      	adds	r3, #3
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	b29b      	uxth	r3, r3
 800684a:	021b      	lsls	r3, r3, #8
 800684c:	b29b      	uxth	r3, r3
 800684e:	4313      	orrs	r3, r2
 8006850:	b29a      	uxth	r2, r3
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t  *) (buf + 4);
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	791a      	ldrb	r2, [r3, #4]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t  *) (buf + 5);
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	795a      	ldrb	r2, [r3, #5]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t  *) (buf + 6);
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	799a      	ldrb	r2, [r3, #6]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t  *) (buf + 7);
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	79da      	ldrb	r2, [r3, #7]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t  *) (buf + 8);
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	7a1a      	ldrb	r2, [r3, #8]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	721a      	strb	r2, [r3, #8]


  if (length > USB_CONFIGURATION_DESC_SIZE)
 800687e:	88fb      	ldrh	r3, [r7, #6]
 8006880:	2b09      	cmp	r3, #9
 8006882:	d95f      	bls.n	8006944 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8006884:	2309      	movs	r3, #9
 8006886:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8006888:	2300      	movs	r3, #0
 800688a:	61fb      	str	r3, [r7, #28]


    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800688c:	e051      	b.n	8006932 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800688e:	f107 0316 	add.w	r3, r7, #22
 8006892:	4619      	mov	r1, r3
 8006894:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006896:	f000 f8e8 	bl	8006a6a <USBH_GetNextDesc>
 800689a:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800689c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689e:	785b      	ldrb	r3, [r3, #1]
 80068a0:	2b04      	cmp	r3, #4
 80068a2:	d146      	bne.n	8006932 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 80068a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80068a8:	221a      	movs	r2, #26
 80068aa:	fb02 f303 	mul.w	r3, r2, r3
 80068ae:	3308      	adds	r3, #8
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	4413      	add	r3, r2
 80068b4:	3302      	adds	r3, #2
 80068b6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc (pif, (uint8_t *)(void *)pdesc);
 80068b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80068ba:	69f8      	ldr	r0, [r7, #28]
 80068bc:	f000 f846 	bl	800694c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80068c0:	2300      	movs	r3, #0
 80068c2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 80068c6:	2300      	movs	r3, #0
 80068c8:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80068ca:	e022      	b.n	8006912 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t*)(void *)pdesc, &ptr);
 80068cc:	f107 0316 	add.w	r3, r7, #22
 80068d0:	4619      	mov	r1, r3
 80068d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80068d4:	f000 f8c9 	bl	8006a6a <USBH_GetNextDesc>
 80068d8:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80068da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068dc:	785b      	ldrb	r3, [r3, #1]
 80068de:	2b05      	cmp	r3, #5
 80068e0:	d117      	bne.n	8006912 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80068e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80068e6:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80068ea:	3201      	adds	r2, #1
 80068ec:	00d2      	lsls	r2, r2, #3
 80068ee:	211a      	movs	r1, #26
 80068f0:	fb01 f303 	mul.w	r3, r1, r3
 80068f4:	4413      	add	r3, r2
 80068f6:	3308      	adds	r3, #8
 80068f8:	68fa      	ldr	r2, [r7, #12]
 80068fa:	4413      	add	r3, r2
 80068fc:	3304      	adds	r3, #4
 80068fe:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc (pep, (uint8_t *)(void *)pdesc);
 8006900:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006902:	69b8      	ldr	r0, [r7, #24]
 8006904:	f000 f851 	bl	80069aa <USBH_ParseEPDesc>
            ep_ix++;
 8006908:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800690c:	3301      	adds	r3, #1
 800690e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006912:	69fb      	ldr	r3, [r7, #28]
 8006914:	791b      	ldrb	r3, [r3, #4]
 8006916:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800691a:	429a      	cmp	r2, r3
 800691c:	d204      	bcs.n	8006928 <USBH_ParseCfgDesc+0x120>
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	885a      	ldrh	r2, [r3, #2]
 8006922:	8afb      	ldrh	r3, [r7, #22]
 8006924:	429a      	cmp	r2, r3
 8006926:	d8d1      	bhi.n	80068cc <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8006928:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800692c:	3301      	adds	r3, #1
 800692e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006932:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006936:	2b01      	cmp	r3, #1
 8006938:	d804      	bhi.n	8006944 <USBH_ParseCfgDesc+0x13c>
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	885a      	ldrh	r2, [r3, #2]
 800693e:	8afb      	ldrh	r3, [r7, #22]
 8006940:	429a      	cmp	r2, r3
 8006942:	d8a4      	bhi.n	800688e <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8006944:	bf00      	nop
 8006946:	3728      	adds	r7, #40	; 0x28
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc (USBH_InterfaceDescTypeDef *if_descriptor,
                                      uint8_t *buf)
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t  *) (buf + 0);
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	781a      	ldrb	r2, [r3, #0]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t  *) (buf + 1);
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	785a      	ldrb	r2, [r3, #1]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t  *) (buf + 2);
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	789a      	ldrb	r2, [r3, #2]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t  *) (buf + 3);
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	78da      	ldrb	r2, [r3, #3]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t  *) (buf + 4);
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	791a      	ldrb	r2, [r3, #4]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t  *) (buf + 5);
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	795a      	ldrb	r2, [r3, #5]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t  *) (buf + 6);
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	799a      	ldrb	r2, [r3, #6]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t  *) (buf + 7);
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	79da      	ldrb	r2, [r3, #7]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t  *) (buf + 8);
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	7a1a      	ldrb	r2, [r3, #8]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	721a      	strb	r2, [r3, #8]
}
 800699e:	bf00      	nop
 80069a0:	370c      	adds	r7, #12
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr

080069aa <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc (USBH_EpDescTypeDef  *ep_descriptor,
                               uint8_t *buf)
{
 80069aa:	b480      	push	{r7}
 80069ac:	b083      	sub	sp, #12
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
 80069b2:	6039      	str	r1, [r7, #0]

  ep_descriptor->bLength          = *(uint8_t  *) (buf + 0);
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	781a      	ldrb	r2, [r3, #0]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t  *) (buf + 1);
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	785a      	ldrb	r2, [r3, #1]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t  *) (buf + 2);
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	789a      	ldrb	r2, [r3, #2]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t  *) (buf + 3);
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	78da      	ldrb	r2, [r3, #3]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16 (buf + 4);
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	3304      	adds	r3, #4
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	b29a      	uxth	r2, r3
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	3305      	adds	r3, #5
 80069e0:	781b      	ldrb	r3, [r3, #0]
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	021b      	lsls	r3, r3, #8
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	4313      	orrs	r3, r2
 80069ea:	b29a      	uxth	r2, r3
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t  *) (buf + 6);
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	799a      	ldrb	r2, [r3, #6]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	719a      	strb	r2, [r3, #6]
}
 80069f8:	bf00      	nop
 80069fa:	370c      	adds	r7, #12
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc (uint8_t* psrc, uint8_t* pdest, uint16_t length)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b087      	sub	sp, #28
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	60b9      	str	r1, [r7, #8]
 8006a0e:	4613      	mov	r3, r2
 8006a10:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	3301      	adds	r3, #1
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	2b03      	cmp	r3, #3
 8006a1a:	d120      	bne.n	8006a5e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	1e9a      	subs	r2, r3, #2
 8006a22:	88fb      	ldrh	r3, [r7, #6]
 8006a24:	4293      	cmp	r3, r2
 8006a26:	bf28      	it	cs
 8006a28:	4613      	movcs	r3, r2
 8006a2a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	3302      	adds	r3, #2
 8006a30:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006a32:	2300      	movs	r3, #0
 8006a34:	82fb      	strh	r3, [r7, #22]
 8006a36:	e00b      	b.n	8006a50 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006a38:	8afb      	ldrh	r3, [r7, #22]
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	781a      	ldrb	r2, [r3, #0]
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	3301      	adds	r3, #1
 8006a48:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006a4a:	8afb      	ldrh	r3, [r7, #22]
 8006a4c:	3302      	adds	r3, #2
 8006a4e:	82fb      	strh	r3, [r7, #22]
 8006a50:	8afa      	ldrh	r2, [r7, #22]
 8006a52:	8abb      	ldrh	r3, [r7, #20]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d3ef      	bcc.n	8006a38 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	701a      	strb	r2, [r3, #0]
  }
}
 8006a5e:	bf00      	nop
 8006a60:	371c      	adds	r7, #28
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr

08006a6a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc (uint8_t   *pbuf, uint16_t  *ptr)
{
 8006a6a:	b480      	push	{r7}
 8006a6c:	b085      	sub	sp, #20
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
 8006a72:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	881a      	ldrh	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	781b      	ldrb	r3, [r3, #0]
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	4413      	add	r3, r2
 8006a80:	b29a      	uxth	r2, r3
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
         ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	4413      	add	r3, r2
 8006a90:	60fb      	str	r3, [r7, #12]

  return(pnext);
 8006a92:	68fb      	ldr	r3, [r7, #12]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3714      	adds	r7, #20
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr

08006aa0 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b086      	sub	sp, #24
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	60f8      	str	r0, [r7, #12]
 8006aa8:	60b9      	str	r1, [r7, #8]
 8006aaa:	4613      	mov	r3, r2
 8006aac:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	789b      	ldrb	r3, [r3, #2]
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d002      	beq.n	8006ac0 <USBH_CtlReq+0x20>
 8006aba:	2b02      	cmp	r3, #2
 8006abc:	d00f      	beq.n	8006ade <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 8006abe:	e034      	b.n	8006b2a <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	68ba      	ldr	r2, [r7, #8]
 8006ac4:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	88fa      	ldrh	r2, [r7, #6]
 8006aca:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2201      	movs	r2, #1
 8006ad0:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2202      	movs	r2, #2
 8006ad6:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	75fb      	strb	r3, [r7, #23]
    break;
 8006adc:	e025      	b.n	8006b2a <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 8006ade:	68f8      	ldr	r0, [r7, #12]
 8006ae0:	f000 f828 	bl	8006b34 <USBH_HandleControl>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 8006ae8:	7dfb      	ldrb	r3, [r7, #23]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d108      	bne.n	8006b00 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2201      	movs	r2, #1
 8006af2:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	2200      	movs	r2, #0
 8006af8:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8006afa:	2300      	movs	r3, #0
 8006afc:	75fb      	strb	r3, [r7, #23]
    break;
 8006afe:	e013      	b.n	8006b28 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 8006b00:	7dfb      	ldrb	r3, [r7, #23]
 8006b02:	2b03      	cmp	r3, #3
 8006b04:	d108      	bne.n	8006b18 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2201      	movs	r2, #1
 8006b0a:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8006b12:	2303      	movs	r3, #3
 8006b14:	75fb      	strb	r3, [r7, #23]
    break;
 8006b16:	e007      	b.n	8006b28 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 8006b18:	7dfb      	ldrb	r3, [r7, #23]
 8006b1a:	2b02      	cmp	r3, #2
 8006b1c:	d104      	bne.n	8006b28 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2201      	movs	r2, #1
 8006b22:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 8006b24:	2302      	movs	r3, #2
 8006b26:	75fb      	strb	r3, [r7, #23]
    break;
 8006b28:	bf00      	nop
  }
  return status;
 8006b2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3718      	adds	r7, #24
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}

08006b34 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b086      	sub	sp, #24
 8006b38:	af02      	add	r7, sp, #8
 8006b3a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006b40:	2300      	movs	r3, #0
 8006b42:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	7e1b      	ldrb	r3, [r3, #24]
 8006b48:	3b01      	subs	r3, #1
 8006b4a:	2b0a      	cmp	r3, #10
 8006b4c:	f200 814c 	bhi.w	8006de8 <USBH_HandleControl+0x2b4>
 8006b50:	a201      	add	r2, pc, #4	; (adr r2, 8006b58 <USBH_HandleControl+0x24>)
 8006b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b56:	bf00      	nop
 8006b58:	08006b85 	.word	0x08006b85
 8006b5c:	08006b9f 	.word	0x08006b9f
 8006b60:	08006c09 	.word	0x08006c09
 8006b64:	08006c2f 	.word	0x08006c2f
 8006b68:	08006c67 	.word	0x08006c67
 8006b6c:	08006c93 	.word	0x08006c93
 8006b70:	08006ce5 	.word	0x08006ce5
 8006b74:	08006d07 	.word	0x08006d07
 8006b78:	08006d43 	.word	0x08006d43
 8006b7c:	08006d6b 	.word	0x08006d6b
 8006b80:	08006da9 	.word	0x08006da9
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f103 0110 	add.w	r1, r3, #16
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	795b      	ldrb	r3, [r3, #5]
 8006b8e:	461a      	mov	r2, r3
 8006b90:	6878      	ldr	r0, [r7, #4]
 8006b92:	f000 f939 	bl	8006e08 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2202      	movs	r2, #2
 8006b9a:	761a      	strb	r2, [r3, #24]
    break;
 8006b9c:	e12f      	b.n	8006dfe <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	795b      	ldrb	r3, [r3, #5]
 8006ba2:	4619      	mov	r1, r3
 8006ba4:	6878      	ldr	r0, [r7, #4]
 8006ba6:	f001 f995 	bl	8007ed4 <USBH_LL_GetURBState>
 8006baa:	4603      	mov	r3, r0
 8006bac:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 8006bae:	7bbb      	ldrb	r3, [r7, #14]
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d11e      	bne.n	8006bf2 <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	7c1b      	ldrb	r3, [r3, #16]
 8006bb8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006bbc:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	8adb      	ldrh	r3, [r3, #22]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00a      	beq.n	8006bdc <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 8006bc6:	7b7b      	ldrb	r3, [r7, #13]
 8006bc8:	2b80      	cmp	r3, #128	; 0x80
 8006bca:	d103      	bne.n	8006bd4 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2203      	movs	r2, #3
 8006bd0:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006bd2:	e10b      	b.n	8006dec <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2205      	movs	r2, #5
 8006bd8:	761a      	strb	r2, [r3, #24]
    break;
 8006bda:	e107      	b.n	8006dec <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 8006bdc:	7b7b      	ldrb	r3, [r7, #13]
 8006bde:	2b80      	cmp	r3, #128	; 0x80
 8006be0:	d103      	bne.n	8006bea <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2209      	movs	r2, #9
 8006be6:	761a      	strb	r2, [r3, #24]
    break;
 8006be8:	e100      	b.n	8006dec <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2207      	movs	r2, #7
 8006bee:	761a      	strb	r2, [r3, #24]
    break;
 8006bf0:	e0fc      	b.n	8006dec <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006bf2:	7bbb      	ldrb	r3, [r7, #14]
 8006bf4:	2b04      	cmp	r3, #4
 8006bf6:	d003      	beq.n	8006c00 <USBH_HandleControl+0xcc>
 8006bf8:	7bbb      	ldrb	r3, [r7, #14]
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	f040 80f6 	bne.w	8006dec <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	220b      	movs	r2, #11
 8006c04:	761a      	strb	r2, [r3, #24]
    break;
 8006c06:	e0f1      	b.n	8006dec <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8006c0e:	b29a      	uxth	r2, r3
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6899      	ldr	r1, [r3, #8]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	899a      	ldrh	r2, [r3, #12]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	791b      	ldrb	r3, [r3, #4]
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f000 f930 	bl	8006e86 <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2204      	movs	r2, #4
 8006c2a:	761a      	strb	r2, [r3, #24]
    break;
 8006c2c:	e0e7      	b.n	8006dfe <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	791b      	ldrb	r3, [r3, #4]
 8006c32:	4619      	mov	r1, r3
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f001 f94d 	bl	8007ed4 <USBH_LL_GetURBState>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 8006c3e:	7bbb      	ldrb	r3, [r7, #14]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d102      	bne.n	8006c4a <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2209      	movs	r2, #9
 8006c48:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 8006c4a:	7bbb      	ldrb	r3, [r7, #14]
 8006c4c:	2b05      	cmp	r3, #5
 8006c4e:	d102      	bne.n	8006c56 <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 8006c50:	2303      	movs	r3, #3
 8006c52:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006c54:	e0cc      	b.n	8006df0 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 8006c56:	7bbb      	ldrb	r3, [r7, #14]
 8006c58:	2b04      	cmp	r3, #4
 8006c5a:	f040 80c9 	bne.w	8006df0 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	220b      	movs	r2, #11
 8006c62:	761a      	strb	r2, [r3, #24]
    break;
 8006c64:	e0c4      	b.n	8006df0 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6899      	ldr	r1, [r3, #8]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	899a      	ldrh	r2, [r3, #12]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	7958      	ldrb	r0, [r3, #5]
 8006c72:	2301      	movs	r3, #1
 8006c74:	9300      	str	r3, [sp, #0]
 8006c76:	4603      	mov	r3, r0
 8006c78:	6878      	ldr	r0, [r7, #4]
 8006c7a:	f000 f8df 	bl	8006e3c <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8006c84:	b29a      	uxth	r2, r3
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2206      	movs	r2, #6
 8006c8e:	761a      	strb	r2, [r3, #24]
    break;
 8006c90:	e0b5      	b.n	8006dfe <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	795b      	ldrb	r3, [r3, #5]
 8006c96:	4619      	mov	r1, r3
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f001 f91b 	bl	8007ed4 <USBH_LL_GetURBState>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 8006ca2:	7bbb      	ldrb	r3, [r7, #14]
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d103      	bne.n	8006cb0 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2207      	movs	r2, #7
 8006cac:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006cae:	e0a1      	b.n	8006df4 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 8006cb0:	7bbb      	ldrb	r3, [r7, #14]
 8006cb2:	2b05      	cmp	r3, #5
 8006cb4:	d105      	bne.n	8006cc2 <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	220c      	movs	r2, #12
 8006cba:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	73fb      	strb	r3, [r7, #15]
    break;
 8006cc0:	e098      	b.n	8006df4 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8006cc2:	7bbb      	ldrb	r3, [r7, #14]
 8006cc4:	2b02      	cmp	r3, #2
 8006cc6:	d103      	bne.n	8006cd0 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2205      	movs	r2, #5
 8006ccc:	761a      	strb	r2, [r3, #24]
    break;
 8006cce:	e091      	b.n	8006df4 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 8006cd0:	7bbb      	ldrb	r3, [r7, #14]
 8006cd2:	2b04      	cmp	r3, #4
 8006cd4:	f040 808e 	bne.w	8006df4 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	220b      	movs	r2, #11
 8006cdc:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 8006cde:	2302      	movs	r3, #2
 8006ce0:	73fb      	strb	r3, [r7, #15]
    break;
 8006ce2:	e087      	b.n	8006df4 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	791b      	ldrb	r3, [r3, #4]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	2100      	movs	r1, #0
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f000 f8ca 	bl	8006e86 <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8006cf8:	b29a      	uxth	r2, r3
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2208      	movs	r2, #8
 8006d02:	761a      	strb	r2, [r3, #24]

    break;
 8006d04:	e07b      	b.n	8006dfe <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	791b      	ldrb	r3, [r3, #4]
 8006d0a:	4619      	mov	r1, r3
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f001 f8e1 	bl	8007ed4 <USBH_LL_GetURBState>
 8006d12:	4603      	mov	r3, r0
 8006d14:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 8006d16:	7bbb      	ldrb	r3, [r7, #14]
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d105      	bne.n	8006d28 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	220d      	movs	r2, #13
 8006d20:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8006d22:	2300      	movs	r3, #0
 8006d24:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006d26:	e067      	b.n	8006df8 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 8006d28:	7bbb      	ldrb	r3, [r7, #14]
 8006d2a:	2b04      	cmp	r3, #4
 8006d2c:	d103      	bne.n	8006d36 <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	220b      	movs	r2, #11
 8006d32:	761a      	strb	r2, [r3, #24]
    break;
 8006d34:	e060      	b.n	8006df8 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 8006d36:	7bbb      	ldrb	r3, [r7, #14]
 8006d38:	2b05      	cmp	r3, #5
 8006d3a:	d15d      	bne.n	8006df8 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 8006d3c:	2303      	movs	r3, #3
 8006d3e:	73fb      	strb	r3, [r7, #15]
    break;
 8006d40:	e05a      	b.n	8006df8 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	795a      	ldrb	r2, [r3, #5]
 8006d46:	2301      	movs	r3, #1
 8006d48:	9300      	str	r3, [sp, #0]
 8006d4a:	4613      	mov	r3, r2
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	2100      	movs	r1, #0
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f873 	bl	8006e3c <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	220a      	movs	r2, #10
 8006d66:	761a      	strb	r2, [r3, #24]
    break;
 8006d68:	e049      	b.n	8006dfe <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	795b      	ldrb	r3, [r3, #5]
 8006d6e:	4619      	mov	r1, r3
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f001 f8af 	bl	8007ed4 <USBH_LL_GetURBState>
 8006d76:	4603      	mov	r3, r0
 8006d78:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 8006d7a:	7bbb      	ldrb	r3, [r7, #14]
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d105      	bne.n	8006d8c <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 8006d80:	2300      	movs	r3, #0
 8006d82:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	220d      	movs	r2, #13
 8006d88:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 8006d8a:	e037      	b.n	8006dfc <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8006d8c:	7bbb      	ldrb	r3, [r7, #14]
 8006d8e:	2b02      	cmp	r3, #2
 8006d90:	d103      	bne.n	8006d9a <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2209      	movs	r2, #9
 8006d96:	761a      	strb	r2, [r3, #24]
    break;
 8006d98:	e030      	b.n	8006dfc <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 8006d9a:	7bbb      	ldrb	r3, [r7, #14]
 8006d9c:	2b04      	cmp	r3, #4
 8006d9e:	d12d      	bne.n	8006dfc <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	220b      	movs	r2, #11
 8006da4:	761a      	strb	r2, [r3, #24]
    break;
 8006da6:	e029      	b.n	8006dfc <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	7e5b      	ldrb	r3, [r3, #25]
 8006dac:	3301      	adds	r3, #1
 8006dae:	b2da      	uxtb	r2, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	765a      	strb	r2, [r3, #25]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	7e5b      	ldrb	r3, [r3, #25]
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d809      	bhi.n	8006dd0 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	f000 ff9c 	bl	8007cfa <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 8006dce:	e016      	b.n	8006dfe <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006dd6:	2106      	movs	r1, #6
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 8006de2:	2302      	movs	r3, #2
 8006de4:	73fb      	strb	r3, [r7, #15]
    break;
 8006de6:	e00a      	b.n	8006dfe <USBH_HandleControl+0x2ca>

  default:
    break;
 8006de8:	bf00      	nop
 8006dea:	e008      	b.n	8006dfe <USBH_HandleControl+0x2ca>
    break;
 8006dec:	bf00      	nop
 8006dee:	e006      	b.n	8006dfe <USBH_HandleControl+0x2ca>
    break;
 8006df0:	bf00      	nop
 8006df2:	e004      	b.n	8006dfe <USBH_HandleControl+0x2ca>
    break;
 8006df4:	bf00      	nop
 8006df6:	e002      	b.n	8006dfe <USBH_HandleControl+0x2ca>
    break;
 8006df8:	bf00      	nop
 8006dfa:	e000      	b.n	8006dfe <USBH_HandleControl+0x2ca>
    break;
 8006dfc:	bf00      	nop
  }
  return status;
 8006dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3710      	adds	r7, #16
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}

08006e08 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b088      	sub	sp, #32
 8006e0c:	af04      	add	r7, sp, #16
 8006e0e:	60f8      	str	r0, [r7, #12]
 8006e10:	60b9      	str	r1, [r7, #8]
 8006e12:	4613      	mov	r3, r2
 8006e14:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006e16:	79f9      	ldrb	r1, [r7, #7]
 8006e18:	2300      	movs	r3, #0
 8006e1a:	9303      	str	r3, [sp, #12]
 8006e1c:	2308      	movs	r3, #8
 8006e1e:	9302      	str	r3, [sp, #8]
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	9301      	str	r3, [sp, #4]
 8006e24:	2300      	movs	r3, #0
 8006e26:	9300      	str	r3, [sp, #0]
 8006e28:	2300      	movs	r3, #0
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	68f8      	ldr	r0, [r7, #12]
 8006e2e:	f001 f820 	bl	8007e72 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8006e32:	2300      	movs	r3, #0
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3710      	adds	r7, #16
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b088      	sub	sp, #32
 8006e40:	af04      	add	r7, sp, #16
 8006e42:	60f8      	str	r0, [r7, #12]
 8006e44:	60b9      	str	r1, [r7, #8]
 8006e46:	4611      	mov	r1, r2
 8006e48:	461a      	mov	r2, r3
 8006e4a:	460b      	mov	r3, r1
 8006e4c:	80fb      	strh	r3, [r7, #6]
 8006e4e:	4613      	mov	r3, r2
 8006e50:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d001      	beq.n	8006e60 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006e60:	7979      	ldrb	r1, [r7, #5]
 8006e62:	7e3b      	ldrb	r3, [r7, #24]
 8006e64:	9303      	str	r3, [sp, #12]
 8006e66:	88fb      	ldrh	r3, [r7, #6]
 8006e68:	9302      	str	r3, [sp, #8]
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	9301      	str	r3, [sp, #4]
 8006e6e:	2301      	movs	r3, #1
 8006e70:	9300      	str	r3, [sp, #0]
 8006e72:	2300      	movs	r3, #0
 8006e74:	2200      	movs	r2, #0
 8006e76:	68f8      	ldr	r0, [r7, #12]
 8006e78:	f000 fffb 	bl	8007e72 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3710      	adds	r7, #16
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b088      	sub	sp, #32
 8006e8a:	af04      	add	r7, sp, #16
 8006e8c:	60f8      	str	r0, [r7, #12]
 8006e8e:	60b9      	str	r1, [r7, #8]
 8006e90:	4611      	mov	r1, r2
 8006e92:	461a      	mov	r2, r3
 8006e94:	460b      	mov	r3, r1
 8006e96:	80fb      	strh	r3, [r7, #6]
 8006e98:	4613      	mov	r3, r2
 8006e9a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006e9c:	7979      	ldrb	r1, [r7, #5]
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	9303      	str	r3, [sp, #12]
 8006ea2:	88fb      	ldrh	r3, [r7, #6]
 8006ea4:	9302      	str	r3, [sp, #8]
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	9301      	str	r3, [sp, #4]
 8006eaa:	2301      	movs	r3, #1
 8006eac:	9300      	str	r3, [sp, #0]
 8006eae:	2300      	movs	r3, #0
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	68f8      	ldr	r0, [r7, #12]
 8006eb4:	f000 ffdd 	bl	8007e72 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8006eb8:	2300      	movs	r3, #0

}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}

08006ec2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 8006ec2:	b580      	push	{r7, lr}
 8006ec4:	b088      	sub	sp, #32
 8006ec6:	af04      	add	r7, sp, #16
 8006ec8:	60f8      	str	r0, [r7, #12]
 8006eca:	60b9      	str	r1, [r7, #8]
 8006ecc:	4611      	mov	r1, r2
 8006ece:	461a      	mov	r2, r3
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	80fb      	strh	r3, [r7, #6]
 8006ed4:	4613      	mov	r3, r2
 8006ed6:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d001      	beq.n	8006ee6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006ee6:	7979      	ldrb	r1, [r7, #5]
 8006ee8:	7e3b      	ldrb	r3, [r7, #24]
 8006eea:	9303      	str	r3, [sp, #12]
 8006eec:	88fb      	ldrh	r3, [r7, #6]
 8006eee:	9302      	str	r3, [sp, #8]
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	9301      	str	r3, [sp, #4]
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	9300      	str	r3, [sp, #0]
 8006ef8:	2302      	movs	r3, #2
 8006efa:	2200      	movs	r2, #0
 8006efc:	68f8      	ldr	r0, [r7, #12]
 8006efe:	f000 ffb8 	bl	8007e72 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8006f02:	2300      	movs	r3, #0
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3710      	adds	r7, #16
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}

08006f0c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b088      	sub	sp, #32
 8006f10:	af04      	add	r7, sp, #16
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	60b9      	str	r1, [r7, #8]
 8006f16:	4611      	mov	r1, r2
 8006f18:	461a      	mov	r2, r3
 8006f1a:	460b      	mov	r3, r1
 8006f1c:	80fb      	strh	r3, [r7, #6]
 8006f1e:	4613      	mov	r3, r2
 8006f20:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8006f22:	7979      	ldrb	r1, [r7, #5]
 8006f24:	2300      	movs	r3, #0
 8006f26:	9303      	str	r3, [sp, #12]
 8006f28:	88fb      	ldrh	r3, [r7, #6]
 8006f2a:	9302      	str	r3, [sp, #8]
 8006f2c:	68bb      	ldr	r3, [r7, #8]
 8006f2e:	9301      	str	r3, [sp, #4]
 8006f30:	2301      	movs	r3, #1
 8006f32:	9300      	str	r3, [sp, #0]
 8006f34:	2302      	movs	r3, #2
 8006f36:	2201      	movs	r2, #1
 8006f38:	68f8      	ldr	r0, [r7, #12]
 8006f3a:	f000 ff9a 	bl	8007e72 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8006f3e:	2300      	movs	r3, #0
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3710      	adds	r7, #16
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b086      	sub	sp, #24
 8006f4c:	af04      	add	r7, sp, #16
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	4608      	mov	r0, r1
 8006f52:	4611      	mov	r1, r2
 8006f54:	461a      	mov	r2, r3
 8006f56:	4603      	mov	r3, r0
 8006f58:	70fb      	strb	r3, [r7, #3]
 8006f5a:	460b      	mov	r3, r1
 8006f5c:	70bb      	strb	r3, [r7, #2]
 8006f5e:	4613      	mov	r3, r2
 8006f60:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 8006f62:	7878      	ldrb	r0, [r7, #1]
 8006f64:	78ba      	ldrb	r2, [r7, #2]
 8006f66:	78f9      	ldrb	r1, [r7, #3]
 8006f68:	8b3b      	ldrh	r3, [r7, #24]
 8006f6a:	9302      	str	r3, [sp, #8]
 8006f6c:	7d3b      	ldrb	r3, [r7, #20]
 8006f6e:	9301      	str	r3, [sp, #4]
 8006f70:	7c3b      	ldrb	r3, [r7, #16]
 8006f72:	9300      	str	r3, [sp, #0]
 8006f74:	4603      	mov	r3, r0
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f000 ff2d 	bl	8007dd6 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 8006f7c:	2300      	movs	r3, #0

}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3708      	adds	r7, #8
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}

08006f86 <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 8006f86:	b580      	push	{r7, lr}
 8006f88:	b082      	sub	sp, #8
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
 8006f8e:	460b      	mov	r3, r1
 8006f90:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 8006f92:	78fb      	ldrb	r3, [r7, #3]
 8006f94:	4619      	mov	r1, r3
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f000 ff4c 	bl	8007e34 <USBH_LL_ClosePipe>

  return USBH_OK;
 8006f9c:	2300      	movs	r3, #0

}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3708      	adds	r7, #8
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}

08006fa6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8006fa6:	b580      	push	{r7, lr}
 8006fa8:	b084      	sub	sp, #16
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	6078      	str	r0, [r7, #4]
 8006fae:	460b      	mov	r3, r1
 8006fb0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 f831 	bl	800701a <USBH_GetFreePipe>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8006fbc:	89fb      	ldrh	r3, [r7, #14]
 8006fbe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d007      	beq.n	8006fd6 <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 8006fc6:	78fb      	ldrb	r3, [r7, #3]
 8006fc8:	89fa      	ldrh	r2, [r7, #14]
 8006fca:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	32e0      	adds	r2, #224	; 0xe0
 8006fd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 8006fd6:	89fb      	ldrh	r3, [r7, #14]
 8006fd8:	b2db      	uxtb	r3, r3
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}

08006fe2 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 8006fe2:	b480      	push	{r7}
 8006fe4:	b083      	sub	sp, #12
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	6078      	str	r0, [r7, #4]
 8006fea:	460b      	mov	r3, r1
 8006fec:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 8006fee:	78fb      	ldrb	r3, [r7, #3]
 8006ff0:	2b0a      	cmp	r3, #10
 8006ff2:	d80b      	bhi.n	800700c <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 8006ff4:	78fa      	ldrb	r2, [r7, #3]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	32e0      	adds	r2, #224	; 0xe0
 8006ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ffe:	78fa      	ldrb	r2, [r7, #3]
 8007000:	f3c3 010e 	ubfx	r1, r3, #0, #15
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	32e0      	adds	r2, #224	; 0xe0
 8007008:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800700c:	2300      	movs	r3, #0
}
 800700e:	4618      	mov	r0, r3
 8007010:	370c      	adds	r7, #12
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr

0800701a <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800701a:	b480      	push	{r7}
 800701c:	b085      	sub	sp, #20
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007022:	2300      	movs	r3, #0
 8007024:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8007026:	2300      	movs	r3, #0
 8007028:	73fb      	strb	r3, [r7, #15]
 800702a:	e00e      	b.n	800704a <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800702c:	7bfa      	ldrb	r2, [r7, #15]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	32e0      	adds	r2, #224	; 0xe0
 8007032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007036:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800703a:	2b00      	cmp	r3, #0
 800703c:	d102      	bne.n	8007044 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800703e:	7bfb      	ldrb	r3, [r7, #15]
 8007040:	b29b      	uxth	r3, r3
 8007042:	e007      	b.n	8007054 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 8007044:	7bfb      	ldrb	r3, [r7, #15]
 8007046:	3301      	adds	r3, #1
 8007048:	73fb      	strb	r3, [r7, #15]
 800704a:	7bfb      	ldrb	r3, [r7, #15]
 800704c:	2b0a      	cmp	r3, #10
 800704e:	d9ed      	bls.n	800702c <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 8007050:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007054:	4618      	mov	r0, r3
 8007056:	3714      	adds	r7, #20
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr

08007060 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b082      	sub	sp, #8
 8007064:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007066:	f7f9 fa2f 	bl	80004c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800706a:	f000 f835 	bl	80070d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800706e:	f000 f9bd 	bl	80073ec <MX_GPIO_Init>
  MX_I2C1_Init();
 8007072:	f000 f8b1 	bl	80071d8 <MX_I2C1_Init>
  MX_I2S3_Init();
 8007076:	f000 f8dd 	bl	8007234 <MX_I2S3_Init>
  MX_SPI1_Init();
 800707a:	f000 f90b 	bl	8007294 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800707e:	f000 fcd1 	bl	8007a24 <MX_USB_HOST_Init>
  MX_TIM4_Init();
 8007082:	f000 f93d 	bl	8007300 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8007086:	2108      	movs	r1, #8
 8007088:	4811      	ldr	r0, [pc, #68]	; (80070d0 <main+0x70>)
 800708a:	f7fc fdc3 	bl	8003c14 <HAL_TIM_PWM_Start>
   int p = 0;
 800708e:	2300      	movs	r3, #0
 8007090:	607b      	str	r3, [r7, #4]
   int side = 0;
 8007092:	2300      	movs	r3, #0
 8007094:	603b      	str	r3, [r7, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   while (1)
   {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8007096:	f000 fceb 	bl	8007a70 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    if (side == 0) p += 1;
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d103      	bne.n	80070a8 <main+0x48>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	3301      	adds	r3, #1
 80070a4:	607b      	str	r3, [r7, #4]
 80070a6:	e002      	b.n	80070ae <main+0x4e>
    else p -= 1;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	3b01      	subs	r3, #1
 80070ac:	607b      	str	r3, [r7, #4]

    TIM4->CCR3 = p;
 80070ae:	4a09      	ldr	r2, [pc, #36]	; (80070d4 <main+0x74>)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	63d3      	str	r3, [r2, #60]	; 0x3c
    if (p==100) side = 1;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2b64      	cmp	r3, #100	; 0x64
 80070b8:	d101      	bne.n	80070be <main+0x5e>
 80070ba:	2301      	movs	r3, #1
 80070bc:	603b      	str	r3, [r7, #0]
    if (p==0) side = 0;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d101      	bne.n	80070c8 <main+0x68>
 80070c4:	2300      	movs	r3, #0
 80070c6:	603b      	str	r3, [r7, #0]
    HAL_Delay(10);
 80070c8:	200a      	movs	r0, #10
 80070ca:	f7f9 fa6f 	bl	80005ac <HAL_Delay>
    MX_USB_HOST_Process();
 80070ce:	e7e2      	b.n	8007096 <main+0x36>
 80070d0:	200000c4 	.word	0x200000c4
 80070d4:	40000800 	.word	0x40000800

080070d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b098      	sub	sp, #96	; 0x60
 80070dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80070de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80070e2:	2230      	movs	r2, #48	; 0x30
 80070e4:	2100      	movs	r1, #0
 80070e6:	4618      	mov	r0, r3
 80070e8:	f001 f808 	bl	80080fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80070ec:	f107 031c 	add.w	r3, r7, #28
 80070f0:	2200      	movs	r2, #0
 80070f2:	601a      	str	r2, [r3, #0]
 80070f4:	605a      	str	r2, [r3, #4]
 80070f6:	609a      	str	r2, [r3, #8]
 80070f8:	60da      	str	r2, [r3, #12]
 80070fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80070fc:	f107 030c 	add.w	r3, r7, #12
 8007100:	2200      	movs	r2, #0
 8007102:	601a      	str	r2, [r3, #0]
 8007104:	605a      	str	r2, [r3, #4]
 8007106:	609a      	str	r2, [r3, #8]
 8007108:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800710a:	2300      	movs	r3, #0
 800710c:	60bb      	str	r3, [r7, #8]
 800710e:	4b30      	ldr	r3, [pc, #192]	; (80071d0 <SystemClock_Config+0xf8>)
 8007110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007112:	4a2f      	ldr	r2, [pc, #188]	; (80071d0 <SystemClock_Config+0xf8>)
 8007114:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007118:	6413      	str	r3, [r2, #64]	; 0x40
 800711a:	4b2d      	ldr	r3, [pc, #180]	; (80071d0 <SystemClock_Config+0xf8>)
 800711c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800711e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007122:	60bb      	str	r3, [r7, #8]
 8007124:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007126:	2300      	movs	r3, #0
 8007128:	607b      	str	r3, [r7, #4]
 800712a:	4b2a      	ldr	r3, [pc, #168]	; (80071d4 <SystemClock_Config+0xfc>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a29      	ldr	r2, [pc, #164]	; (80071d4 <SystemClock_Config+0xfc>)
 8007130:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007134:	6013      	str	r3, [r2, #0]
 8007136:	4b27      	ldr	r3, [pc, #156]	; (80071d4 <SystemClock_Config+0xfc>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800713e:	607b      	str	r3, [r7, #4]
 8007140:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8007142:	2301      	movs	r3, #1
 8007144:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007146:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800714a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800714c:	2302      	movs	r3, #2
 800714e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007150:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007154:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8007156:	2304      	movs	r3, #4
 8007158:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 96;
 800715a:	2360      	movs	r3, #96	; 0x60
 800715c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV6;
 800715e:	2306      	movs	r3, #6
 8007160:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8007162:	2304      	movs	r3, #4
 8007164:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007166:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800716a:	4618      	mov	r0, r3
 800716c:	f7fb ff34 	bl	8002fd8 <HAL_RCC_OscConfig>
 8007170:	4603      	mov	r3, r0
 8007172:	2b00      	cmp	r3, #0
 8007174:	d001      	beq.n	800717a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8007176:	f000 fa37 	bl	80075e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800717a:	230f      	movs	r3, #15
 800717c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800717e:	2302      	movs	r3, #2
 8007180:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007182:	2300      	movs	r3, #0
 8007184:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007186:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800718a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800718c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007190:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8007192:	f107 031c 	add.w	r3, r7, #28
 8007196:	2101      	movs	r1, #1
 8007198:	4618      	mov	r0, r3
 800719a:	f7fc f95f 	bl	800345c <HAL_RCC_ClockConfig>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d001      	beq.n	80071a8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80071a4:	f000 fa20 	bl	80075e8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80071a8:	2301      	movs	r3, #1
 80071aa:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 80071ac:	2332      	movs	r3, #50	; 0x32
 80071ae:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80071b0:	2302      	movs	r3, #2
 80071b2:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80071b4:	f107 030c 	add.w	r3, r7, #12
 80071b8:	4618      	mov	r0, r3
 80071ba:	f7fc fb29 	bl	8003810 <HAL_RCCEx_PeriphCLKConfig>
 80071be:	4603      	mov	r3, r0
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d001      	beq.n	80071c8 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 80071c4:	f000 fa10 	bl	80075e8 <Error_Handler>
  }
}
 80071c8:	bf00      	nop
 80071ca:	3760      	adds	r7, #96	; 0x60
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}
 80071d0:	40023800 	.word	0x40023800
 80071d4:	40007000 	.word	0x40007000

080071d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80071dc:	4b12      	ldr	r3, [pc, #72]	; (8007228 <MX_I2C1_Init+0x50>)
 80071de:	4a13      	ldr	r2, [pc, #76]	; (800722c <MX_I2C1_Init+0x54>)
 80071e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80071e2:	4b11      	ldr	r3, [pc, #68]	; (8007228 <MX_I2C1_Init+0x50>)
 80071e4:	4a12      	ldr	r2, [pc, #72]	; (8007230 <MX_I2C1_Init+0x58>)
 80071e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80071e8:	4b0f      	ldr	r3, [pc, #60]	; (8007228 <MX_I2C1_Init+0x50>)
 80071ea:	2200      	movs	r2, #0
 80071ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80071ee:	4b0e      	ldr	r3, [pc, #56]	; (8007228 <MX_I2C1_Init+0x50>)
 80071f0:	2200      	movs	r2, #0
 80071f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80071f4:	4b0c      	ldr	r3, [pc, #48]	; (8007228 <MX_I2C1_Init+0x50>)
 80071f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80071fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80071fc:	4b0a      	ldr	r3, [pc, #40]	; (8007228 <MX_I2C1_Init+0x50>)
 80071fe:	2200      	movs	r2, #0
 8007200:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8007202:	4b09      	ldr	r3, [pc, #36]	; (8007228 <MX_I2C1_Init+0x50>)
 8007204:	2200      	movs	r2, #0
 8007206:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007208:	4b07      	ldr	r3, [pc, #28]	; (8007228 <MX_I2C1_Init+0x50>)
 800720a:	2200      	movs	r2, #0
 800720c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800720e:	4b06      	ldr	r3, [pc, #24]	; (8007228 <MX_I2C1_Init+0x50>)
 8007210:	2200      	movs	r2, #0
 8007212:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8007214:	4804      	ldr	r0, [pc, #16]	; (8007228 <MX_I2C1_Init+0x50>)
 8007216:	f7fb f917 	bl	8002448 <HAL_I2C_Init>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d001      	beq.n	8007224 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8007220:	f000 f9e2 	bl	80075e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8007224:	bf00      	nop
 8007226:	bd80      	pop	{r7, pc}
 8007228:	20000104 	.word	0x20000104
 800722c:	40005400 	.word	0x40005400
 8007230:	000186a0 	.word	0x000186a0

08007234 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8007238:	4b13      	ldr	r3, [pc, #76]	; (8007288 <MX_I2S3_Init+0x54>)
 800723a:	4a14      	ldr	r2, [pc, #80]	; (800728c <MX_I2S3_Init+0x58>)
 800723c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800723e:	4b12      	ldr	r3, [pc, #72]	; (8007288 <MX_I2S3_Init+0x54>)
 8007240:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007244:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8007246:	4b10      	ldr	r3, [pc, #64]	; (8007288 <MX_I2S3_Init+0x54>)
 8007248:	2200      	movs	r2, #0
 800724a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800724c:	4b0e      	ldr	r3, [pc, #56]	; (8007288 <MX_I2S3_Init+0x54>)
 800724e:	2200      	movs	r2, #0
 8007250:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8007252:	4b0d      	ldr	r3, [pc, #52]	; (8007288 <MX_I2S3_Init+0x54>)
 8007254:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007258:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800725a:	4b0b      	ldr	r3, [pc, #44]	; (8007288 <MX_I2S3_Init+0x54>)
 800725c:	4a0c      	ldr	r2, [pc, #48]	; (8007290 <MX_I2S3_Init+0x5c>)
 800725e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8007260:	4b09      	ldr	r3, [pc, #36]	; (8007288 <MX_I2S3_Init+0x54>)
 8007262:	2200      	movs	r2, #0
 8007264:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8007266:	4b08      	ldr	r3, [pc, #32]	; (8007288 <MX_I2S3_Init+0x54>)
 8007268:	2200      	movs	r2, #0
 800726a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800726c:	4b06      	ldr	r3, [pc, #24]	; (8007288 <MX_I2S3_Init+0x54>)
 800726e:	2200      	movs	r2, #0
 8007270:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8007272:	4805      	ldr	r0, [pc, #20]	; (8007288 <MX_I2S3_Init+0x54>)
 8007274:	f7fb fa10 	bl	8002698 <HAL_I2S_Init>
 8007278:	4603      	mov	r3, r0
 800727a:	2b00      	cmp	r3, #0
 800727c:	d001      	beq.n	8007282 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800727e:	f000 f9b3 	bl	80075e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8007282:	bf00      	nop
 8007284:	bd80      	pop	{r7, pc}
 8007286:	bf00      	nop
 8007288:	200001b0 	.word	0x200001b0
 800728c:	40003c00 	.word	0x40003c00
 8007290:	00017700 	.word	0x00017700

08007294 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8007298:	4b17      	ldr	r3, [pc, #92]	; (80072f8 <MX_SPI1_Init+0x64>)
 800729a:	4a18      	ldr	r2, [pc, #96]	; (80072fc <MX_SPI1_Init+0x68>)
 800729c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800729e:	4b16      	ldr	r3, [pc, #88]	; (80072f8 <MX_SPI1_Init+0x64>)
 80072a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80072a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80072a6:	4b14      	ldr	r3, [pc, #80]	; (80072f8 <MX_SPI1_Init+0x64>)
 80072a8:	2200      	movs	r2, #0
 80072aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80072ac:	4b12      	ldr	r3, [pc, #72]	; (80072f8 <MX_SPI1_Init+0x64>)
 80072ae:	2200      	movs	r2, #0
 80072b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80072b2:	4b11      	ldr	r3, [pc, #68]	; (80072f8 <MX_SPI1_Init+0x64>)
 80072b4:	2200      	movs	r2, #0
 80072b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80072b8:	4b0f      	ldr	r3, [pc, #60]	; (80072f8 <MX_SPI1_Init+0x64>)
 80072ba:	2200      	movs	r2, #0
 80072bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80072be:	4b0e      	ldr	r3, [pc, #56]	; (80072f8 <MX_SPI1_Init+0x64>)
 80072c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80072c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80072c6:	4b0c      	ldr	r3, [pc, #48]	; (80072f8 <MX_SPI1_Init+0x64>)
 80072c8:	2200      	movs	r2, #0
 80072ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80072cc:	4b0a      	ldr	r3, [pc, #40]	; (80072f8 <MX_SPI1_Init+0x64>)
 80072ce:	2200      	movs	r2, #0
 80072d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80072d2:	4b09      	ldr	r3, [pc, #36]	; (80072f8 <MX_SPI1_Init+0x64>)
 80072d4:	2200      	movs	r2, #0
 80072d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80072d8:	4b07      	ldr	r3, [pc, #28]	; (80072f8 <MX_SPI1_Init+0x64>)
 80072da:	2200      	movs	r2, #0
 80072dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80072de:	4b06      	ldr	r3, [pc, #24]	; (80072f8 <MX_SPI1_Init+0x64>)
 80072e0:	220a      	movs	r2, #10
 80072e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80072e4:	4804      	ldr	r0, [pc, #16]	; (80072f8 <MX_SPI1_Init+0x64>)
 80072e6:	f7fc fbd1 	bl	8003a8c <HAL_SPI_Init>
 80072ea:	4603      	mov	r3, r0
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d001      	beq.n	80072f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80072f0:	f000 f97a 	bl	80075e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80072f4:	bf00      	nop
 80072f6:	bd80      	pop	{r7, pc}
 80072f8:	20000158 	.word	0x20000158
 80072fc:	40013000 	.word	0x40013000

08007300 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b08e      	sub	sp, #56	; 0x38
 8007304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007306:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800730a:	2200      	movs	r2, #0
 800730c:	601a      	str	r2, [r3, #0]
 800730e:	605a      	str	r2, [r3, #4]
 8007310:	609a      	str	r2, [r3, #8]
 8007312:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007314:	f107 0320 	add.w	r3, r7, #32
 8007318:	2200      	movs	r2, #0
 800731a:	601a      	str	r2, [r3, #0]
 800731c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800731e:	1d3b      	adds	r3, r7, #4
 8007320:	2200      	movs	r2, #0
 8007322:	601a      	str	r2, [r3, #0]
 8007324:	605a      	str	r2, [r3, #4]
 8007326:	609a      	str	r2, [r3, #8]
 8007328:	60da      	str	r2, [r3, #12]
 800732a:	611a      	str	r2, [r3, #16]
 800732c:	615a      	str	r2, [r3, #20]
 800732e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8007330:	4b2c      	ldr	r3, [pc, #176]	; (80073e4 <MX_TIM4_Init+0xe4>)
 8007332:	4a2d      	ldr	r2, [pc, #180]	; (80073e8 <MX_TIM4_Init+0xe8>)
 8007334:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1600;
 8007336:	4b2b      	ldr	r3, [pc, #172]	; (80073e4 <MX_TIM4_Init+0xe4>)
 8007338:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800733c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800733e:	4b29      	ldr	r3, [pc, #164]	; (80073e4 <MX_TIM4_Init+0xe4>)
 8007340:	2200      	movs	r2, #0
 8007342:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 8007344:	4b27      	ldr	r3, [pc, #156]	; (80073e4 <MX_TIM4_Init+0xe4>)
 8007346:	2264      	movs	r2, #100	; 0x64
 8007348:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800734a:	4b26      	ldr	r3, [pc, #152]	; (80073e4 <MX_TIM4_Init+0xe4>)
 800734c:	2200      	movs	r2, #0
 800734e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007350:	4b24      	ldr	r3, [pc, #144]	; (80073e4 <MX_TIM4_Init+0xe4>)
 8007352:	2200      	movs	r2, #0
 8007354:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8007356:	4823      	ldr	r0, [pc, #140]	; (80073e4 <MX_TIM4_Init+0xe4>)
 8007358:	f7fc fbfc 	bl	8003b54 <HAL_TIM_Base_Init>
 800735c:	4603      	mov	r3, r0
 800735e:	2b00      	cmp	r3, #0
 8007360:	d001      	beq.n	8007366 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8007362:	f000 f941 	bl	80075e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007366:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800736a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800736c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007370:	4619      	mov	r1, r3
 8007372:	481c      	ldr	r0, [pc, #112]	; (80073e4 <MX_TIM4_Init+0xe4>)
 8007374:	f7fc fd52 	bl	8003e1c <HAL_TIM_ConfigClockSource>
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d001      	beq.n	8007382 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800737e:	f000 f933 	bl	80075e8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8007382:	4818      	ldr	r0, [pc, #96]	; (80073e4 <MX_TIM4_Init+0xe4>)
 8007384:	f7fc fc11 	bl	8003baa <HAL_TIM_PWM_Init>
 8007388:	4603      	mov	r3, r0
 800738a:	2b00      	cmp	r3, #0
 800738c:	d001      	beq.n	8007392 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800738e:	f000 f92b 	bl	80075e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007392:	2300      	movs	r3, #0
 8007394:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007396:	2300      	movs	r3, #0
 8007398:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800739a:	f107 0320 	add.w	r3, r7, #32
 800739e:	4619      	mov	r1, r3
 80073a0:	4810      	ldr	r0, [pc, #64]	; (80073e4 <MX_TIM4_Init+0xe4>)
 80073a2:	f7fd f902 	bl	80045aa <HAL_TIMEx_MasterConfigSynchronization>
 80073a6:	4603      	mov	r3, r0
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d001      	beq.n	80073b0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80073ac:	f000 f91c 	bl	80075e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80073b0:	2360      	movs	r3, #96	; 0x60
 80073b2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 50;
 80073b4:	2332      	movs	r3, #50	; 0x32
 80073b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80073b8:	2300      	movs	r3, #0
 80073ba:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80073bc:	2300      	movs	r3, #0
 80073be:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80073c0:	1d3b      	adds	r3, r7, #4
 80073c2:	2208      	movs	r2, #8
 80073c4:	4619      	mov	r1, r3
 80073c6:	4807      	ldr	r0, [pc, #28]	; (80073e4 <MX_TIM4_Init+0xe4>)
 80073c8:	f7fc fc62 	bl	8003c90 <HAL_TIM_PWM_ConfigChannel>
 80073cc:	4603      	mov	r3, r0
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d001      	beq.n	80073d6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80073d2:	f000 f909 	bl	80075e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80073d6:	4803      	ldr	r0, [pc, #12]	; (80073e4 <MX_TIM4_Init+0xe4>)
 80073d8:	f000 fa50 	bl	800787c <HAL_TIM_MspPostInit>

}
 80073dc:	bf00      	nop
 80073de:	3738      	adds	r7, #56	; 0x38
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}
 80073e4:	200000c4 	.word	0x200000c4
 80073e8:	40000800 	.word	0x40000800

080073ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b08c      	sub	sp, #48	; 0x30
 80073f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073f2:	f107 031c 	add.w	r3, r7, #28
 80073f6:	2200      	movs	r2, #0
 80073f8:	601a      	str	r2, [r3, #0]
 80073fa:	605a      	str	r2, [r3, #4]
 80073fc:	609a      	str	r2, [r3, #8]
 80073fe:	60da      	str	r2, [r3, #12]
 8007400:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007402:	2300      	movs	r3, #0
 8007404:	61bb      	str	r3, [r7, #24]
 8007406:	4b71      	ldr	r3, [pc, #452]	; (80075cc <MX_GPIO_Init+0x1e0>)
 8007408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800740a:	4a70      	ldr	r2, [pc, #448]	; (80075cc <MX_GPIO_Init+0x1e0>)
 800740c:	f043 0310 	orr.w	r3, r3, #16
 8007410:	6313      	str	r3, [r2, #48]	; 0x30
 8007412:	4b6e      	ldr	r3, [pc, #440]	; (80075cc <MX_GPIO_Init+0x1e0>)
 8007414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007416:	f003 0310 	and.w	r3, r3, #16
 800741a:	61bb      	str	r3, [r7, #24]
 800741c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800741e:	2300      	movs	r3, #0
 8007420:	617b      	str	r3, [r7, #20]
 8007422:	4b6a      	ldr	r3, [pc, #424]	; (80075cc <MX_GPIO_Init+0x1e0>)
 8007424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007426:	4a69      	ldr	r2, [pc, #420]	; (80075cc <MX_GPIO_Init+0x1e0>)
 8007428:	f043 0304 	orr.w	r3, r3, #4
 800742c:	6313      	str	r3, [r2, #48]	; 0x30
 800742e:	4b67      	ldr	r3, [pc, #412]	; (80075cc <MX_GPIO_Init+0x1e0>)
 8007430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007432:	f003 0304 	and.w	r3, r3, #4
 8007436:	617b      	str	r3, [r7, #20]
 8007438:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800743a:	2300      	movs	r3, #0
 800743c:	613b      	str	r3, [r7, #16]
 800743e:	4b63      	ldr	r3, [pc, #396]	; (80075cc <MX_GPIO_Init+0x1e0>)
 8007440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007442:	4a62      	ldr	r2, [pc, #392]	; (80075cc <MX_GPIO_Init+0x1e0>)
 8007444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007448:	6313      	str	r3, [r2, #48]	; 0x30
 800744a:	4b60      	ldr	r3, [pc, #384]	; (80075cc <MX_GPIO_Init+0x1e0>)
 800744c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800744e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007452:	613b      	str	r3, [r7, #16]
 8007454:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007456:	2300      	movs	r3, #0
 8007458:	60fb      	str	r3, [r7, #12]
 800745a:	4b5c      	ldr	r3, [pc, #368]	; (80075cc <MX_GPIO_Init+0x1e0>)
 800745c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800745e:	4a5b      	ldr	r2, [pc, #364]	; (80075cc <MX_GPIO_Init+0x1e0>)
 8007460:	f043 0301 	orr.w	r3, r3, #1
 8007464:	6313      	str	r3, [r2, #48]	; 0x30
 8007466:	4b59      	ldr	r3, [pc, #356]	; (80075cc <MX_GPIO_Init+0x1e0>)
 8007468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800746a:	f003 0301 	and.w	r3, r3, #1
 800746e:	60fb      	str	r3, [r7, #12]
 8007470:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007472:	2300      	movs	r3, #0
 8007474:	60bb      	str	r3, [r7, #8]
 8007476:	4b55      	ldr	r3, [pc, #340]	; (80075cc <MX_GPIO_Init+0x1e0>)
 8007478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800747a:	4a54      	ldr	r2, [pc, #336]	; (80075cc <MX_GPIO_Init+0x1e0>)
 800747c:	f043 0302 	orr.w	r3, r3, #2
 8007480:	6313      	str	r3, [r2, #48]	; 0x30
 8007482:	4b52      	ldr	r3, [pc, #328]	; (80075cc <MX_GPIO_Init+0x1e0>)
 8007484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007486:	f003 0302 	and.w	r3, r3, #2
 800748a:	60bb      	str	r3, [r7, #8]
 800748c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800748e:	2300      	movs	r3, #0
 8007490:	607b      	str	r3, [r7, #4]
 8007492:	4b4e      	ldr	r3, [pc, #312]	; (80075cc <MX_GPIO_Init+0x1e0>)
 8007494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007496:	4a4d      	ldr	r2, [pc, #308]	; (80075cc <MX_GPIO_Init+0x1e0>)
 8007498:	f043 0308 	orr.w	r3, r3, #8
 800749c:	6313      	str	r3, [r2, #48]	; 0x30
 800749e:	4b4b      	ldr	r3, [pc, #300]	; (80075cc <MX_GPIO_Init+0x1e0>)
 80074a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074a2:	f003 0308 	and.w	r3, r3, #8
 80074a6:	607b      	str	r3, [r7, #4]
 80074a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80074aa:	2200      	movs	r2, #0
 80074ac:	2108      	movs	r1, #8
 80074ae:	4848      	ldr	r0, [pc, #288]	; (80075d0 <MX_GPIO_Init+0x1e4>)
 80074b0:	f7f9 fb4a 	bl	8000b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80074b4:	2201      	movs	r2, #1
 80074b6:	2101      	movs	r1, #1
 80074b8:	4846      	ldr	r0, [pc, #280]	; (80075d4 <MX_GPIO_Init+0x1e8>)
 80074ba:	f7f9 fb45 	bl	8000b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);
 80074be:	2200      	movs	r2, #0
 80074c0:	f24b 0110 	movw	r1, #45072	; 0xb010
 80074c4:	4844      	ldr	r0, [pc, #272]	; (80075d8 <MX_GPIO_Init+0x1ec>)
 80074c6:	f7f9 fb3f 	bl	8000b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80074ca:	2308      	movs	r3, #8
 80074cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80074ce:	2301      	movs	r3, #1
 80074d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074d2:	2300      	movs	r3, #0
 80074d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074d6:	2300      	movs	r3, #0
 80074d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80074da:	f107 031c 	add.w	r3, r7, #28
 80074de:	4619      	mov	r1, r3
 80074e0:	483b      	ldr	r0, [pc, #236]	; (80075d0 <MX_GPIO_Init+0x1e4>)
 80074e2:	f7f9 f997 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80074e6:	2301      	movs	r3, #1
 80074e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80074ea:	2301      	movs	r3, #1
 80074ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074ee:	2300      	movs	r3, #0
 80074f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074f2:	2300      	movs	r3, #0
 80074f4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80074f6:	f107 031c 	add.w	r3, r7, #28
 80074fa:	4619      	mov	r1, r3
 80074fc:	4835      	ldr	r0, [pc, #212]	; (80075d4 <MX_GPIO_Init+0x1e8>)
 80074fe:	f7f9 f989 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8007502:	2308      	movs	r3, #8
 8007504:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007506:	2302      	movs	r3, #2
 8007508:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800750a:	2300      	movs	r3, #0
 800750c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800750e:	2300      	movs	r3, #0
 8007510:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007512:	2305      	movs	r3, #5
 8007514:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8007516:	f107 031c 	add.w	r3, r7, #28
 800751a:	4619      	mov	r1, r3
 800751c:	482d      	ldr	r0, [pc, #180]	; (80075d4 <MX_GPIO_Init+0x1e8>)
 800751e:	f7f9 f979 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8007522:	2301      	movs	r3, #1
 8007524:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8007526:	4b2d      	ldr	r3, [pc, #180]	; (80075dc <MX_GPIO_Init+0x1f0>)
 8007528:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800752a:	2300      	movs	r3, #0
 800752c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800752e:	f107 031c 	add.w	r3, r7, #28
 8007532:	4619      	mov	r1, r3
 8007534:	482a      	ldr	r0, [pc, #168]	; (80075e0 <MX_GPIO_Init+0x1f4>)
 8007536:	f7f9 f96d 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800753a:	2304      	movs	r3, #4
 800753c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800753e:	2300      	movs	r3, #0
 8007540:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007542:	2300      	movs	r3, #0
 8007544:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8007546:	f107 031c 	add.w	r3, r7, #28
 800754a:	4619      	mov	r1, r3
 800754c:	4825      	ldr	r0, [pc, #148]	; (80075e4 <MX_GPIO_Init+0x1f8>)
 800754e:	f7f9 f961 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8007552:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007556:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007558:	2302      	movs	r3, #2
 800755a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800755c:	2300      	movs	r3, #0
 800755e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007560:	2300      	movs	r3, #0
 8007562:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007564:	2305      	movs	r3, #5
 8007566:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8007568:	f107 031c 	add.w	r3, r7, #28
 800756c:	4619      	mov	r1, r3
 800756e:	481d      	ldr	r0, [pc, #116]	; (80075e4 <MX_GPIO_Init+0x1f8>)
 8007570:	f7f9 f950 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD6_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD6_Pin|Audio_RST_Pin;
 8007574:	f24b 0310 	movw	r3, #45072	; 0xb010
 8007578:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800757a:	2301      	movs	r3, #1
 800757c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800757e:	2300      	movs	r3, #0
 8007580:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007582:	2300      	movs	r3, #0
 8007584:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007586:	f107 031c 	add.w	r3, r7, #28
 800758a:	4619      	mov	r1, r3
 800758c:	4812      	ldr	r0, [pc, #72]	; (80075d8 <MX_GPIO_Init+0x1ec>)
 800758e:	f7f9 f941 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8007592:	2320      	movs	r3, #32
 8007594:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007596:	2300      	movs	r3, #0
 8007598:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800759a:	2300      	movs	r3, #0
 800759c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800759e:	f107 031c 	add.w	r3, r7, #28
 80075a2:	4619      	mov	r1, r3
 80075a4:	480c      	ldr	r0, [pc, #48]	; (80075d8 <MX_GPIO_Init+0x1ec>)
 80075a6:	f7f9 f935 	bl	8000814 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80075aa:	2302      	movs	r3, #2
 80075ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80075ae:	4b0b      	ldr	r3, [pc, #44]	; (80075dc <MX_GPIO_Init+0x1f0>)
 80075b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075b2:	2300      	movs	r3, #0
 80075b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80075b6:	f107 031c 	add.w	r3, r7, #28
 80075ba:	4619      	mov	r1, r3
 80075bc:	4804      	ldr	r0, [pc, #16]	; (80075d0 <MX_GPIO_Init+0x1e4>)
 80075be:	f7f9 f929 	bl	8000814 <HAL_GPIO_Init>

}
 80075c2:	bf00      	nop
 80075c4:	3730      	adds	r7, #48	; 0x30
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	bf00      	nop
 80075cc:	40023800 	.word	0x40023800
 80075d0:	40021000 	.word	0x40021000
 80075d4:	40020800 	.word	0x40020800
 80075d8:	40020c00 	.word	0x40020c00
 80075dc:	10120000 	.word	0x10120000
 80075e0:	40020000 	.word	0x40020000
 80075e4:	40020400 	.word	0x40020400

080075e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80075e8:	b480      	push	{r7}
 80075ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80075ec:	bf00      	nop
 80075ee:	46bd      	mov	sp, r7
 80075f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f4:	4770      	bx	lr
	...

080075f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b082      	sub	sp, #8
 80075fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80075fe:	2300      	movs	r3, #0
 8007600:	607b      	str	r3, [r7, #4]
 8007602:	4b10      	ldr	r3, [pc, #64]	; (8007644 <HAL_MspInit+0x4c>)
 8007604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007606:	4a0f      	ldr	r2, [pc, #60]	; (8007644 <HAL_MspInit+0x4c>)
 8007608:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800760c:	6453      	str	r3, [r2, #68]	; 0x44
 800760e:	4b0d      	ldr	r3, [pc, #52]	; (8007644 <HAL_MspInit+0x4c>)
 8007610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007612:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007616:	607b      	str	r3, [r7, #4]
 8007618:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800761a:	2300      	movs	r3, #0
 800761c:	603b      	str	r3, [r7, #0]
 800761e:	4b09      	ldr	r3, [pc, #36]	; (8007644 <HAL_MspInit+0x4c>)
 8007620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007622:	4a08      	ldr	r2, [pc, #32]	; (8007644 <HAL_MspInit+0x4c>)
 8007624:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007628:	6413      	str	r3, [r2, #64]	; 0x40
 800762a:	4b06      	ldr	r3, [pc, #24]	; (8007644 <HAL_MspInit+0x4c>)
 800762c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800762e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007632:	603b      	str	r3, [r7, #0]
 8007634:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8007636:	2007      	movs	r0, #7
 8007638:	f7f9 f8aa 	bl	8000790 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800763c:	bf00      	nop
 800763e:	3708      	adds	r7, #8
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	40023800 	.word	0x40023800

08007648 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b08a      	sub	sp, #40	; 0x28
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007650:	f107 0314 	add.w	r3, r7, #20
 8007654:	2200      	movs	r2, #0
 8007656:	601a      	str	r2, [r3, #0]
 8007658:	605a      	str	r2, [r3, #4]
 800765a:	609a      	str	r2, [r3, #8]
 800765c:	60da      	str	r2, [r3, #12]
 800765e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a19      	ldr	r2, [pc, #100]	; (80076cc <HAL_I2C_MspInit+0x84>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d12c      	bne.n	80076c4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800766a:	2300      	movs	r3, #0
 800766c:	613b      	str	r3, [r7, #16]
 800766e:	4b18      	ldr	r3, [pc, #96]	; (80076d0 <HAL_I2C_MspInit+0x88>)
 8007670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007672:	4a17      	ldr	r2, [pc, #92]	; (80076d0 <HAL_I2C_MspInit+0x88>)
 8007674:	f043 0302 	orr.w	r3, r3, #2
 8007678:	6313      	str	r3, [r2, #48]	; 0x30
 800767a:	4b15      	ldr	r3, [pc, #84]	; (80076d0 <HAL_I2C_MspInit+0x88>)
 800767c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800767e:	f003 0302 	and.w	r3, r3, #2
 8007682:	613b      	str	r3, [r7, #16]
 8007684:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8007686:	f44f 7310 	mov.w	r3, #576	; 0x240
 800768a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800768c:	2312      	movs	r3, #18
 800768e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007690:	2301      	movs	r3, #1
 8007692:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007694:	2300      	movs	r3, #0
 8007696:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007698:	2304      	movs	r3, #4
 800769a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800769c:	f107 0314 	add.w	r3, r7, #20
 80076a0:	4619      	mov	r1, r3
 80076a2:	480c      	ldr	r0, [pc, #48]	; (80076d4 <HAL_I2C_MspInit+0x8c>)
 80076a4:	f7f9 f8b6 	bl	8000814 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80076a8:	2300      	movs	r3, #0
 80076aa:	60fb      	str	r3, [r7, #12]
 80076ac:	4b08      	ldr	r3, [pc, #32]	; (80076d0 <HAL_I2C_MspInit+0x88>)
 80076ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b0:	4a07      	ldr	r2, [pc, #28]	; (80076d0 <HAL_I2C_MspInit+0x88>)
 80076b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80076b6:	6413      	str	r3, [r2, #64]	; 0x40
 80076b8:	4b05      	ldr	r3, [pc, #20]	; (80076d0 <HAL_I2C_MspInit+0x88>)
 80076ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80076c0:	60fb      	str	r3, [r7, #12]
 80076c2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80076c4:	bf00      	nop
 80076c6:	3728      	adds	r7, #40	; 0x28
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}
 80076cc:	40005400 	.word	0x40005400
 80076d0:	40023800 	.word	0x40023800
 80076d4:	40020400 	.word	0x40020400

080076d8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b08a      	sub	sp, #40	; 0x28
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80076e0:	f107 0314 	add.w	r3, r7, #20
 80076e4:	2200      	movs	r2, #0
 80076e6:	601a      	str	r2, [r3, #0]
 80076e8:	605a      	str	r2, [r3, #4]
 80076ea:	609a      	str	r2, [r3, #8]
 80076ec:	60da      	str	r2, [r3, #12]
 80076ee:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a28      	ldr	r2, [pc, #160]	; (8007798 <HAL_I2S_MspInit+0xc0>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d14a      	bne.n	8007790 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80076fa:	2300      	movs	r3, #0
 80076fc:	613b      	str	r3, [r7, #16]
 80076fe:	4b27      	ldr	r3, [pc, #156]	; (800779c <HAL_I2S_MspInit+0xc4>)
 8007700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007702:	4a26      	ldr	r2, [pc, #152]	; (800779c <HAL_I2S_MspInit+0xc4>)
 8007704:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007708:	6413      	str	r3, [r2, #64]	; 0x40
 800770a:	4b24      	ldr	r3, [pc, #144]	; (800779c <HAL_I2S_MspInit+0xc4>)
 800770c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800770e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007712:	613b      	str	r3, [r7, #16]
 8007714:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007716:	2300      	movs	r3, #0
 8007718:	60fb      	str	r3, [r7, #12]
 800771a:	4b20      	ldr	r3, [pc, #128]	; (800779c <HAL_I2S_MspInit+0xc4>)
 800771c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800771e:	4a1f      	ldr	r2, [pc, #124]	; (800779c <HAL_I2S_MspInit+0xc4>)
 8007720:	f043 0301 	orr.w	r3, r3, #1
 8007724:	6313      	str	r3, [r2, #48]	; 0x30
 8007726:	4b1d      	ldr	r3, [pc, #116]	; (800779c <HAL_I2S_MspInit+0xc4>)
 8007728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800772a:	f003 0301 	and.w	r3, r3, #1
 800772e:	60fb      	str	r3, [r7, #12]
 8007730:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007732:	2300      	movs	r3, #0
 8007734:	60bb      	str	r3, [r7, #8]
 8007736:	4b19      	ldr	r3, [pc, #100]	; (800779c <HAL_I2S_MspInit+0xc4>)
 8007738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800773a:	4a18      	ldr	r2, [pc, #96]	; (800779c <HAL_I2S_MspInit+0xc4>)
 800773c:	f043 0304 	orr.w	r3, r3, #4
 8007740:	6313      	str	r3, [r2, #48]	; 0x30
 8007742:	4b16      	ldr	r3, [pc, #88]	; (800779c <HAL_I2S_MspInit+0xc4>)
 8007744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007746:	f003 0304 	and.w	r3, r3, #4
 800774a:	60bb      	str	r3, [r7, #8]
 800774c:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD 
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800774e:	2310      	movs	r3, #16
 8007750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007752:	2302      	movs	r3, #2
 8007754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007756:	2300      	movs	r3, #0
 8007758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800775a:	2300      	movs	r3, #0
 800775c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800775e:	2306      	movs	r3, #6
 8007760:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8007762:	f107 0314 	add.w	r3, r7, #20
 8007766:	4619      	mov	r1, r3
 8007768:	480d      	ldr	r0, [pc, #52]	; (80077a0 <HAL_I2S_MspInit+0xc8>)
 800776a:	f7f9 f853 	bl	8000814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800776e:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8007772:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007774:	2302      	movs	r3, #2
 8007776:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007778:	2300      	movs	r3, #0
 800777a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800777c:	2300      	movs	r3, #0
 800777e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007780:	2306      	movs	r3, #6
 8007782:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007784:	f107 0314 	add.w	r3, r7, #20
 8007788:	4619      	mov	r1, r3
 800778a:	4806      	ldr	r0, [pc, #24]	; (80077a4 <HAL_I2S_MspInit+0xcc>)
 800778c:	f7f9 f842 	bl	8000814 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8007790:	bf00      	nop
 8007792:	3728      	adds	r7, #40	; 0x28
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}
 8007798:	40003c00 	.word	0x40003c00
 800779c:	40023800 	.word	0x40023800
 80077a0:	40020000 	.word	0x40020000
 80077a4:	40020800 	.word	0x40020800

080077a8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80077a8:	b580      	push	{r7, lr}
 80077aa:	b08a      	sub	sp, #40	; 0x28
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80077b0:	f107 0314 	add.w	r3, r7, #20
 80077b4:	2200      	movs	r2, #0
 80077b6:	601a      	str	r2, [r3, #0]
 80077b8:	605a      	str	r2, [r3, #4]
 80077ba:	609a      	str	r2, [r3, #8]
 80077bc:	60da      	str	r2, [r3, #12]
 80077be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a19      	ldr	r2, [pc, #100]	; (800782c <HAL_SPI_MspInit+0x84>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d12b      	bne.n	8007822 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80077ca:	2300      	movs	r3, #0
 80077cc:	613b      	str	r3, [r7, #16]
 80077ce:	4b18      	ldr	r3, [pc, #96]	; (8007830 <HAL_SPI_MspInit+0x88>)
 80077d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077d2:	4a17      	ldr	r2, [pc, #92]	; (8007830 <HAL_SPI_MspInit+0x88>)
 80077d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80077d8:	6453      	str	r3, [r2, #68]	; 0x44
 80077da:	4b15      	ldr	r3, [pc, #84]	; (8007830 <HAL_SPI_MspInit+0x88>)
 80077dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80077e2:	613b      	str	r3, [r7, #16]
 80077e4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077e6:	2300      	movs	r3, #0
 80077e8:	60fb      	str	r3, [r7, #12]
 80077ea:	4b11      	ldr	r3, [pc, #68]	; (8007830 <HAL_SPI_MspInit+0x88>)
 80077ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077ee:	4a10      	ldr	r2, [pc, #64]	; (8007830 <HAL_SPI_MspInit+0x88>)
 80077f0:	f043 0301 	orr.w	r3, r3, #1
 80077f4:	6313      	str	r3, [r2, #48]	; 0x30
 80077f6:	4b0e      	ldr	r3, [pc, #56]	; (8007830 <HAL_SPI_MspInit+0x88>)
 80077f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077fa:	f003 0301 	and.w	r3, r3, #1
 80077fe:	60fb      	str	r3, [r7, #12]
 8007800:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8007802:	23e0      	movs	r3, #224	; 0xe0
 8007804:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007806:	2302      	movs	r3, #2
 8007808:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800780a:	2300      	movs	r3, #0
 800780c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800780e:	2300      	movs	r3, #0
 8007810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8007812:	2305      	movs	r3, #5
 8007814:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007816:	f107 0314 	add.w	r3, r7, #20
 800781a:	4619      	mov	r1, r3
 800781c:	4805      	ldr	r0, [pc, #20]	; (8007834 <HAL_SPI_MspInit+0x8c>)
 800781e:	f7f8 fff9 	bl	8000814 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8007822:	bf00      	nop
 8007824:	3728      	adds	r7, #40	; 0x28
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}
 800782a:	bf00      	nop
 800782c:	40013000 	.word	0x40013000
 8007830:	40023800 	.word	0x40023800
 8007834:	40020000 	.word	0x40020000

08007838 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007838:	b480      	push	{r7}
 800783a:	b085      	sub	sp, #20
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a0b      	ldr	r2, [pc, #44]	; (8007874 <HAL_TIM_Base_MspInit+0x3c>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d10d      	bne.n	8007866 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800784a:	2300      	movs	r3, #0
 800784c:	60fb      	str	r3, [r7, #12]
 800784e:	4b0a      	ldr	r3, [pc, #40]	; (8007878 <HAL_TIM_Base_MspInit+0x40>)
 8007850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007852:	4a09      	ldr	r2, [pc, #36]	; (8007878 <HAL_TIM_Base_MspInit+0x40>)
 8007854:	f043 0304 	orr.w	r3, r3, #4
 8007858:	6413      	str	r3, [r2, #64]	; 0x40
 800785a:	4b07      	ldr	r3, [pc, #28]	; (8007878 <HAL_TIM_Base_MspInit+0x40>)
 800785c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800785e:	f003 0304 	and.w	r3, r3, #4
 8007862:	60fb      	str	r3, [r7, #12]
 8007864:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8007866:	bf00      	nop
 8007868:	3714      	adds	r7, #20
 800786a:	46bd      	mov	sp, r7
 800786c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007870:	4770      	bx	lr
 8007872:	bf00      	nop
 8007874:	40000800 	.word	0x40000800
 8007878:	40023800 	.word	0x40023800

0800787c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b088      	sub	sp, #32
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007884:	f107 030c 	add.w	r3, r7, #12
 8007888:	2200      	movs	r2, #0
 800788a:	601a      	str	r2, [r3, #0]
 800788c:	605a      	str	r2, [r3, #4]
 800788e:	609a      	str	r2, [r3, #8]
 8007890:	60da      	str	r2, [r3, #12]
 8007892:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a12      	ldr	r2, [pc, #72]	; (80078e4 <HAL_TIM_MspPostInit+0x68>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d11e      	bne.n	80078dc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800789e:	2300      	movs	r3, #0
 80078a0:	60bb      	str	r3, [r7, #8]
 80078a2:	4b11      	ldr	r3, [pc, #68]	; (80078e8 <HAL_TIM_MspPostInit+0x6c>)
 80078a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a6:	4a10      	ldr	r2, [pc, #64]	; (80078e8 <HAL_TIM_MspPostInit+0x6c>)
 80078a8:	f043 0308 	orr.w	r3, r3, #8
 80078ac:	6313      	str	r3, [r2, #48]	; 0x30
 80078ae:	4b0e      	ldr	r3, [pc, #56]	; (80078e8 <HAL_TIM_MspPostInit+0x6c>)
 80078b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078b2:	f003 0308 	and.w	r3, r3, #8
 80078b6:	60bb      	str	r3, [r7, #8]
 80078b8:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration    
    PD14     ------> TIM4_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80078ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80078be:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078c0:	2302      	movs	r3, #2
 80078c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078c4:	2300      	movs	r3, #0
 80078c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80078c8:	2300      	movs	r3, #0
 80078ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80078cc:	2302      	movs	r3, #2
 80078ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80078d0:	f107 030c 	add.w	r3, r7, #12
 80078d4:	4619      	mov	r1, r3
 80078d6:	4805      	ldr	r0, [pc, #20]	; (80078ec <HAL_TIM_MspPostInit+0x70>)
 80078d8:	f7f8 ff9c 	bl	8000814 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80078dc:	bf00      	nop
 80078de:	3720      	adds	r7, #32
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}
 80078e4:	40000800 	.word	0x40000800
 80078e8:	40023800 	.word	0x40023800
 80078ec:	40020c00 	.word	0x40020c00

080078f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80078f0:	b480      	push	{r7}
 80078f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80078f4:	bf00      	nop
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr

080078fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80078fe:	b480      	push	{r7}
 8007900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007902:	e7fe      	b.n	8007902 <HardFault_Handler+0x4>

08007904 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007904:	b480      	push	{r7}
 8007906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007908:	e7fe      	b.n	8007908 <MemManage_Handler+0x4>

0800790a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800790a:	b480      	push	{r7}
 800790c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800790e:	e7fe      	b.n	800790e <BusFault_Handler+0x4>

08007910 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007910:	b480      	push	{r7}
 8007912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007914:	e7fe      	b.n	8007914 <UsageFault_Handler+0x4>

08007916 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007916:	b480      	push	{r7}
 8007918:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800791a:	bf00      	nop
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007924:	b480      	push	{r7}
 8007926:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007928:	bf00      	nop
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr

08007932 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007932:	b480      	push	{r7}
 8007934:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007936:	bf00      	nop
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr

08007940 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007944:	f7f8 fe12 	bl	800056c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007948:	bf00      	nop
 800794a:	bd80      	pop	{r7, pc}

0800794c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8007950:	4802      	ldr	r0, [pc, #8]	; (800795c <OTG_FS_IRQHandler+0x10>)
 8007952:	f7f9 fb97 	bl	8001084 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8007956:	bf00      	nop
 8007958:	bd80      	pop	{r7, pc}
 800795a:	bf00      	nop
 800795c:	200005c4 	.word	0x200005c4

08007960 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b084      	sub	sp, #16
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007968:	4b11      	ldr	r3, [pc, #68]	; (80079b0 <_sbrk+0x50>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d102      	bne.n	8007976 <_sbrk+0x16>
		heap_end = &end;
 8007970:	4b0f      	ldr	r3, [pc, #60]	; (80079b0 <_sbrk+0x50>)
 8007972:	4a10      	ldr	r2, [pc, #64]	; (80079b4 <_sbrk+0x54>)
 8007974:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007976:	4b0e      	ldr	r3, [pc, #56]	; (80079b0 <_sbrk+0x50>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800797c:	4b0c      	ldr	r3, [pc, #48]	; (80079b0 <_sbrk+0x50>)
 800797e:	681a      	ldr	r2, [r3, #0]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	4413      	add	r3, r2
 8007984:	466a      	mov	r2, sp
 8007986:	4293      	cmp	r3, r2
 8007988:	d907      	bls.n	800799a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800798a:	f000 fb7d 	bl	8008088 <__errno>
 800798e:	4602      	mov	r2, r0
 8007990:	230c      	movs	r3, #12
 8007992:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8007994:	f04f 33ff 	mov.w	r3, #4294967295
 8007998:	e006      	b.n	80079a8 <_sbrk+0x48>
	}

	heap_end += incr;
 800799a:	4b05      	ldr	r3, [pc, #20]	; (80079b0 <_sbrk+0x50>)
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	4413      	add	r3, r2
 80079a2:	4a03      	ldr	r2, [pc, #12]	; (80079b0 <_sbrk+0x50>)
 80079a4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80079a6:	68fb      	ldr	r3, [r7, #12]
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	3710      	adds	r7, #16
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}
 80079b0:	200000b0 	.word	0x200000b0
 80079b4:	20000890 	.word	0x20000890

080079b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80079b8:	b480      	push	{r7}
 80079ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80079bc:	4b16      	ldr	r3, [pc, #88]	; (8007a18 <SystemInit+0x60>)
 80079be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079c2:	4a15      	ldr	r2, [pc, #84]	; (8007a18 <SystemInit+0x60>)
 80079c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80079c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80079cc:	4b13      	ldr	r3, [pc, #76]	; (8007a1c <SystemInit+0x64>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a12      	ldr	r2, [pc, #72]	; (8007a1c <SystemInit+0x64>)
 80079d2:	f043 0301 	orr.w	r3, r3, #1
 80079d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80079d8:	4b10      	ldr	r3, [pc, #64]	; (8007a1c <SystemInit+0x64>)
 80079da:	2200      	movs	r2, #0
 80079dc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80079de:	4b0f      	ldr	r3, [pc, #60]	; (8007a1c <SystemInit+0x64>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4a0e      	ldr	r2, [pc, #56]	; (8007a1c <SystemInit+0x64>)
 80079e4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80079e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80079ec:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80079ee:	4b0b      	ldr	r3, [pc, #44]	; (8007a1c <SystemInit+0x64>)
 80079f0:	4a0b      	ldr	r2, [pc, #44]	; (8007a20 <SystemInit+0x68>)
 80079f2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80079f4:	4b09      	ldr	r3, [pc, #36]	; (8007a1c <SystemInit+0x64>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a08      	ldr	r2, [pc, #32]	; (8007a1c <SystemInit+0x64>)
 80079fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80079fe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007a00:	4b06      	ldr	r3, [pc, #24]	; (8007a1c <SystemInit+0x64>)
 8007a02:	2200      	movs	r2, #0
 8007a04:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007a06:	4b04      	ldr	r3, [pc, #16]	; (8007a18 <SystemInit+0x60>)
 8007a08:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007a0c:	609a      	str	r2, [r3, #8]
#endif
}
 8007a0e:	bf00      	nop
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr
 8007a18:	e000ed00 	.word	0xe000ed00
 8007a1c:	40023800 	.word	0x40023800
 8007a20:	24003010 	.word	0x24003010

08007a24 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007a28:	2201      	movs	r2, #1
 8007a2a:	490e      	ldr	r1, [pc, #56]	; (8007a64 <MX_USB_HOST_Init+0x40>)
 8007a2c:	480e      	ldr	r0, [pc, #56]	; (8007a68 <MX_USB_HOST_Init+0x44>)
 8007a2e:	f7fe f8d9 	bl	8005be4 <USBH_Init>
 8007a32:	4603      	mov	r3, r0
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d001      	beq.n	8007a3c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007a38:	f7ff fdd6 	bl	80075e8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8007a3c:	490b      	ldr	r1, [pc, #44]	; (8007a6c <MX_USB_HOST_Init+0x48>)
 8007a3e:	480a      	ldr	r0, [pc, #40]	; (8007a68 <MX_USB_HOST_Init+0x44>)
 8007a40:	f7fe f943 	bl	8005cca <USBH_RegisterClass>
 8007a44:	4603      	mov	r3, r0
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d001      	beq.n	8007a4e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007a4a:	f7ff fdcd 	bl	80075e8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8007a4e:	4806      	ldr	r0, [pc, #24]	; (8007a68 <MX_USB_HOST_Init+0x44>)
 8007a50:	f7fe f9c8 	bl	8005de4 <USBH_Start>
 8007a54:	4603      	mov	r3, r0
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d001      	beq.n	8007a5e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007a5a:	f7ff fdc5 	bl	80075e8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8007a5e:	bf00      	nop
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop
 8007a64:	08007a85 	.word	0x08007a85
 8007a68:	200001f8 	.word	0x200001f8
 8007a6c:	20000008 	.word	0x20000008

08007a70 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007a74:	4802      	ldr	r0, [pc, #8]	; (8007a80 <MX_USB_HOST_Process+0x10>)
 8007a76:	f7fe f9c5 	bl	8005e04 <USBH_Process>
}
 8007a7a:	bf00      	nop
 8007a7c:	bd80      	pop	{r7, pc}
 8007a7e:	bf00      	nop
 8007a80:	200001f8 	.word	0x200001f8

08007a84 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b083      	sub	sp, #12
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007a90:	78fb      	ldrb	r3, [r7, #3]
 8007a92:	3b01      	subs	r3, #1
 8007a94:	2b04      	cmp	r3, #4
 8007a96:	d819      	bhi.n	8007acc <USBH_UserProcess+0x48>
 8007a98:	a201      	add	r2, pc, #4	; (adr r2, 8007aa0 <USBH_UserProcess+0x1c>)
 8007a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a9e:	bf00      	nop
 8007aa0:	08007acd 	.word	0x08007acd
 8007aa4:	08007abd 	.word	0x08007abd
 8007aa8:	08007acd 	.word	0x08007acd
 8007aac:	08007ac5 	.word	0x08007ac5
 8007ab0:	08007ab5 	.word	0x08007ab5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007ab4:	4b09      	ldr	r3, [pc, #36]	; (8007adc <USBH_UserProcess+0x58>)
 8007ab6:	2203      	movs	r2, #3
 8007ab8:	701a      	strb	r2, [r3, #0]
  break;
 8007aba:	e008      	b.n	8007ace <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8007abc:	4b07      	ldr	r3, [pc, #28]	; (8007adc <USBH_UserProcess+0x58>)
 8007abe:	2202      	movs	r2, #2
 8007ac0:	701a      	strb	r2, [r3, #0]
  break;
 8007ac2:	e004      	b.n	8007ace <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007ac4:	4b05      	ldr	r3, [pc, #20]	; (8007adc <USBH_UserProcess+0x58>)
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	701a      	strb	r2, [r3, #0]
  break;
 8007aca:	e000      	b.n	8007ace <USBH_UserProcess+0x4a>

  default:
  break;
 8007acc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8007ace:	bf00      	nop
 8007ad0:	370c      	adds	r7, #12
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr
 8007ada:	bf00      	nop
 8007adc:	200000b4 	.word	0x200000b4

08007ae0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b08a      	sub	sp, #40	; 0x28
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ae8:	f107 0314 	add.w	r3, r7, #20
 8007aec:	2200      	movs	r2, #0
 8007aee:	601a      	str	r2, [r3, #0]
 8007af0:	605a      	str	r2, [r3, #4]
 8007af2:	609a      	str	r2, [r3, #8]
 8007af4:	60da      	str	r2, [r3, #12]
 8007af6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007b00:	d147      	bne.n	8007b92 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b02:	2300      	movs	r3, #0
 8007b04:	613b      	str	r3, [r7, #16]
 8007b06:	4b25      	ldr	r3, [pc, #148]	; (8007b9c <HAL_HCD_MspInit+0xbc>)
 8007b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b0a:	4a24      	ldr	r2, [pc, #144]	; (8007b9c <HAL_HCD_MspInit+0xbc>)
 8007b0c:	f043 0301 	orr.w	r3, r3, #1
 8007b10:	6313      	str	r3, [r2, #48]	; 0x30
 8007b12:	4b22      	ldr	r3, [pc, #136]	; (8007b9c <HAL_HCD_MspInit+0xbc>)
 8007b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b16:	f003 0301 	and.w	r3, r3, #1
 8007b1a:	613b      	str	r3, [r7, #16]
 8007b1c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8007b1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007b22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007b24:	2300      	movs	r3, #0
 8007b26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8007b2c:	f107 0314 	add.w	r3, r7, #20
 8007b30:	4619      	mov	r1, r3
 8007b32:	481b      	ldr	r0, [pc, #108]	; (8007ba0 <HAL_HCD_MspInit+0xc0>)
 8007b34:	f7f8 fe6e 	bl	8000814 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007b38:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007b3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b3e:	2302      	movs	r3, #2
 8007b40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b42:	2300      	movs	r3, #0
 8007b44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b46:	2300      	movs	r3, #0
 8007b48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007b4a:	230a      	movs	r3, #10
 8007b4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b4e:	f107 0314 	add.w	r3, r7, #20
 8007b52:	4619      	mov	r1, r3
 8007b54:	4812      	ldr	r0, [pc, #72]	; (8007ba0 <HAL_HCD_MspInit+0xc0>)
 8007b56:	f7f8 fe5d 	bl	8000814 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007b5a:	4b10      	ldr	r3, [pc, #64]	; (8007b9c <HAL_HCD_MspInit+0xbc>)
 8007b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b5e:	4a0f      	ldr	r2, [pc, #60]	; (8007b9c <HAL_HCD_MspInit+0xbc>)
 8007b60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b64:	6353      	str	r3, [r2, #52]	; 0x34
 8007b66:	2300      	movs	r3, #0
 8007b68:	60fb      	str	r3, [r7, #12]
 8007b6a:	4b0c      	ldr	r3, [pc, #48]	; (8007b9c <HAL_HCD_MspInit+0xbc>)
 8007b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b6e:	4a0b      	ldr	r2, [pc, #44]	; (8007b9c <HAL_HCD_MspInit+0xbc>)
 8007b70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007b74:	6453      	str	r3, [r2, #68]	; 0x44
 8007b76:	4b09      	ldr	r3, [pc, #36]	; (8007b9c <HAL_HCD_MspInit+0xbc>)
 8007b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b7e:	60fb      	str	r3, [r7, #12]
 8007b80:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007b82:	2200      	movs	r2, #0
 8007b84:	2100      	movs	r1, #0
 8007b86:	2043      	movs	r0, #67	; 0x43
 8007b88:	f7f8 fe0d 	bl	80007a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007b8c:	2043      	movs	r0, #67	; 0x43
 8007b8e:	f7f8 fe26 	bl	80007de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007b92:	bf00      	nop
 8007b94:	3728      	adds	r7, #40	; 0x28
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	bf00      	nop
 8007b9c:	40023800 	.word	0x40023800
 8007ba0:	40020000 	.word	0x40020000

08007ba4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b082      	sub	sp, #8
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f7fe fbd7 	bl	8006366 <USBH_LL_IncTimer>
}
 8007bb8:	bf00      	nop
 8007bba:	3708      	adds	r7, #8
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b082      	sub	sp, #8
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f7fe fc1c 	bl	800640c <USBH_LL_Connect>
}
 8007bd4:	bf00      	nop
 8007bd6:	3708      	adds	r7, #8
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b082      	sub	sp, #8
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007bea:	4618      	mov	r0, r3
 8007bec:	f7fe fc34 	bl	8006458 <USBH_LL_Disconnect>
}
 8007bf0:	bf00      	nop
 8007bf2:	3708      	adds	r7, #8
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}

08007bf8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	460b      	mov	r3, r1
 8007c02:	70fb      	strb	r3, [r7, #3]
 8007c04:	4613      	mov	r3, r2
 8007c06:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8007c08:	bf00      	nop
 8007c0a:	370c      	adds	r7, #12
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr

08007c14 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b082      	sub	sp, #8
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007c22:	4618      	mov	r0, r3
 8007c24:	f7fe fbc9 	bl	80063ba <USBH_LL_PortEnabled>
} 
 8007c28:	bf00      	nop
 8007c2a:	3708      	adds	r7, #8
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}

08007c30 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b082      	sub	sp, #8
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f7fe fbc9 	bl	80063d6 <USBH_LL_PortDisabled>
} 
 8007c44:	bf00      	nop
 8007c46:	3708      	adds	r7, #8
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}

08007c4c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b082      	sub	sp, #8
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	d12a      	bne.n	8007cb4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8007c5e:	4a18      	ldr	r2, [pc, #96]	; (8007cc0 <USBH_LL_Init+0x74>)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	4a15      	ldr	r2, [pc, #84]	; (8007cc0 <USBH_LL_Init+0x74>)
 8007c6a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007c6e:	4b14      	ldr	r3, [pc, #80]	; (8007cc0 <USBH_LL_Init+0x74>)
 8007c70:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007c74:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007c76:	4b12      	ldr	r3, [pc, #72]	; (8007cc0 <USBH_LL_Init+0x74>)
 8007c78:	2208      	movs	r2, #8
 8007c7a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007c7c:	4b10      	ldr	r3, [pc, #64]	; (8007cc0 <USBH_LL_Init+0x74>)
 8007c7e:	2201      	movs	r2, #1
 8007c80:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007c82:	4b0f      	ldr	r3, [pc, #60]	; (8007cc0 <USBH_LL_Init+0x74>)
 8007c84:	2200      	movs	r2, #0
 8007c86:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007c88:	4b0d      	ldr	r3, [pc, #52]	; (8007cc0 <USBH_LL_Init+0x74>)
 8007c8a:	2202      	movs	r2, #2
 8007c8c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007c8e:	4b0c      	ldr	r3, [pc, #48]	; (8007cc0 <USBH_LL_Init+0x74>)
 8007c90:	2200      	movs	r2, #0
 8007c92:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007c94:	480a      	ldr	r0, [pc, #40]	; (8007cc0 <USBH_LL_Init+0x74>)
 8007c96:	f7f8 ff70 	bl	8000b7a <HAL_HCD_Init>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d001      	beq.n	8007ca4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007ca0:	f7ff fca2 	bl	80075e8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007ca4:	4806      	ldr	r0, [pc, #24]	; (8007cc0 <USBH_LL_Init+0x74>)
 8007ca6:	f7f9 fb6b 	bl	8001380 <HAL_HCD_GetCurrentFrame>
 8007caa:	4603      	mov	r3, r0
 8007cac:	4619      	mov	r1, r3
 8007cae:	6878      	ldr	r0, [r7, #4]
 8007cb0:	f7fe fb4a 	bl	8006348 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007cb4:	2300      	movs	r3, #0
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	3708      	adds	r7, #8
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bd80      	pop	{r7, pc}
 8007cbe:	bf00      	nop
 8007cc0:	200005c4 	.word	0x200005c4

08007cc4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007cda:	4618      	mov	r0, r3
 8007cdc:	f7f9 fad8 	bl	8001290 <HAL_HCD_Start>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007ce4:	7bfb      	ldrb	r3, [r7, #15]
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f000 f95c 	bl	8007fa4 <USBH_Get_USB_Status>
 8007cec:	4603      	mov	r3, r0
 8007cee:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8007cf0:	7bbb      	ldrb	r3, [r7, #14]
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	3710      	adds	r7, #16
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}

08007cfa <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8007cfa:	b580      	push	{r7, lr}
 8007cfc:	b084      	sub	sp, #16
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d02:	2300      	movs	r3, #0
 8007d04:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007d06:	2300      	movs	r3, #0
 8007d08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007d10:	4618      	mov	r0, r3
 8007d12:	f7f9 fae0 	bl	80012d6 <HAL_HCD_Stop>
 8007d16:	4603      	mov	r3, r0
 8007d18:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007d1a:	7bfb      	ldrb	r3, [r7, #15]
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f000 f941 	bl	8007fa4 <USBH_Get_USB_Status>
 8007d22:	4603      	mov	r3, r0
 8007d24:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8007d26:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3710      	adds	r7, #16
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}

08007d30 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b084      	sub	sp, #16
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007d42:	4618      	mov	r0, r3
 8007d44:	f7f9 fb2a 	bl	800139c <HAL_HCD_GetCurrentSpeed>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d007      	beq.n	8007d5e <USBH_LL_GetSpeed+0x2e>
 8007d4e:	2b01      	cmp	r3, #1
 8007d50:	d302      	bcc.n	8007d58 <USBH_LL_GetSpeed+0x28>
 8007d52:	2b02      	cmp	r3, #2
 8007d54:	d006      	beq.n	8007d64 <USBH_LL_GetSpeed+0x34>
 8007d56:	e008      	b.n	8007d6a <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	73fb      	strb	r3, [r7, #15]
    break;
 8007d5c:	e008      	b.n	8007d70 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	73fb      	strb	r3, [r7, #15]
    break;
 8007d62:	e005      	b.n	8007d70 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007d64:	2302      	movs	r3, #2
 8007d66:	73fb      	strb	r3, [r7, #15]
    break;
 8007d68:	e002      	b.n	8007d70 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	73fb      	strb	r3, [r7, #15]
    break;
 8007d6e:	bf00      	nop
  }
  return  speed;
 8007d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3710      	adds	r7, #16
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}

08007d7a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8007d7a:	b580      	push	{r7, lr}
 8007d7c:	b084      	sub	sp, #16
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d82:	2300      	movs	r3, #0
 8007d84:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007d86:	2300      	movs	r3, #0
 8007d88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7f9 fabd 	bl	8001310 <HAL_HCD_ResetPort>
 8007d96:	4603      	mov	r3, r0
 8007d98:	73fb      	strb	r3, [r7, #15]
  
  usb_status = USBH_Get_USB_Status(hal_status);
 8007d9a:	7bfb      	ldrb	r3, [r7, #15]
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	f000 f901 	bl	8007fa4 <USBH_Get_USB_Status>
 8007da2:	4603      	mov	r3, r0
 8007da4:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8007da6:	7bbb      	ldrb	r3, [r7, #14]
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3710      	adds	r7, #16
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}

08007db0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b082      	sub	sp, #8
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	460b      	mov	r3, r1
 8007dba:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007dc2:	78fa      	ldrb	r2, [r7, #3]
 8007dc4:	4611      	mov	r1, r2
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f7f9 fac5 	bl	8001356 <HAL_HCD_HC_GetXferCount>
 8007dcc:	4603      	mov	r3, r0
}
 8007dce:	4618      	mov	r0, r3
 8007dd0:	3708      	adds	r7, #8
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	bd80      	pop	{r7, pc}

08007dd6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007dd6:	b590      	push	{r4, r7, lr}
 8007dd8:	b089      	sub	sp, #36	; 0x24
 8007dda:	af04      	add	r7, sp, #16
 8007ddc:	6078      	str	r0, [r7, #4]
 8007dde:	4608      	mov	r0, r1
 8007de0:	4611      	mov	r1, r2
 8007de2:	461a      	mov	r2, r3
 8007de4:	4603      	mov	r3, r0
 8007de6:	70fb      	strb	r3, [r7, #3]
 8007de8:	460b      	mov	r3, r1
 8007dea:	70bb      	strb	r3, [r7, #2]
 8007dec:	4613      	mov	r3, r2
 8007dee:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007df0:	2300      	movs	r3, #0
 8007df2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007df4:	2300      	movs	r3, #0
 8007df6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 8007dfe:	787c      	ldrb	r4, [r7, #1]
 8007e00:	78ba      	ldrb	r2, [r7, #2]
 8007e02:	78f9      	ldrb	r1, [r7, #3]
 8007e04:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007e06:	9302      	str	r3, [sp, #8]
 8007e08:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007e0c:	9301      	str	r3, [sp, #4]
 8007e0e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007e12:	9300      	str	r3, [sp, #0]
 8007e14:	4623      	mov	r3, r4
 8007e16:	f7f8 ff12 	bl	8000c3e <HAL_HCD_HC_Init>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8007e1e:	7bfb      	ldrb	r3, [r7, #15]
 8007e20:	4618      	mov	r0, r3
 8007e22:	f000 f8bf 	bl	8007fa4 <USBH_Get_USB_Status>
 8007e26:	4603      	mov	r3, r0
 8007e28:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8007e2a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3714      	adds	r7, #20
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd90      	pop	{r4, r7, pc}

08007e34 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	460b      	mov	r3, r1
 8007e3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e40:	2300      	movs	r3, #0
 8007e42:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007e44:	2300      	movs	r3, #0
 8007e46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007e4e:	78fa      	ldrb	r2, [r7, #3]
 8007e50:	4611      	mov	r1, r2
 8007e52:	4618      	mov	r0, r3
 8007e54:	f7f8 ff8b 	bl	8000d6e <HAL_HCD_HC_Halt>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007e5c:	7bfb      	ldrb	r3, [r7, #15]
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f000 f8a0 	bl	8007fa4 <USBH_Get_USB_Status>
 8007e64:	4603      	mov	r3, r0
 8007e66:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8007e68:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3710      	adds	r7, #16
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}

08007e72 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007e72:	b590      	push	{r4, r7, lr}
 8007e74:	b089      	sub	sp, #36	; 0x24
 8007e76:	af04      	add	r7, sp, #16
 8007e78:	6078      	str	r0, [r7, #4]
 8007e7a:	4608      	mov	r0, r1
 8007e7c:	4611      	mov	r1, r2
 8007e7e:	461a      	mov	r2, r3
 8007e80:	4603      	mov	r3, r0
 8007e82:	70fb      	strb	r3, [r7, #3]
 8007e84:	460b      	mov	r3, r1
 8007e86:	70bb      	strb	r3, [r7, #2]
 8007e88:	4613      	mov	r3, r2
 8007e8a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007e90:	2300      	movs	r3, #0
 8007e92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 8007e9a:	787c      	ldrb	r4, [r7, #1]
 8007e9c:	78ba      	ldrb	r2, [r7, #2]
 8007e9e:	78f9      	ldrb	r1, [r7, #3]
 8007ea0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007ea4:	9303      	str	r3, [sp, #12]
 8007ea6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007ea8:	9302      	str	r3, [sp, #8]
 8007eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eac:	9301      	str	r3, [sp, #4]
 8007eae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007eb2:	9300      	str	r3, [sp, #0]
 8007eb4:	4623      	mov	r3, r4
 8007eb6:	f7f8 ff7d 	bl	8000db4 <HAL_HCD_HC_SubmitRequest>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8007ebe:	7bfb      	ldrb	r3, [r7, #15]
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f000 f86f 	bl	8007fa4 <USBH_Get_USB_Status>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8007eca:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3714      	adds	r7, #20
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bd90      	pop	{r4, r7, pc}

08007ed4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b082      	sub	sp, #8
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
 8007edc:	460b      	mov	r3, r1
 8007ede:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007ee6:	78fa      	ldrb	r2, [r7, #3]
 8007ee8:	4611      	mov	r1, r2
 8007eea:	4618      	mov	r0, r3
 8007eec:	f7f9 fa1e 	bl	800132c <HAL_HCD_HC_GetURBState>
 8007ef0:	4603      	mov	r3, r0
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3708      	adds	r7, #8
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8007efa:	b580      	push	{r7, lr}
 8007efc:	b082      	sub	sp, #8
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
 8007f02:	460b      	mov	r3, r1
 8007f04:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d103      	bne.n	8007f18 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8007f10:	78fb      	ldrb	r3, [r7, #3]
 8007f12:	4618      	mov	r0, r3
 8007f14:	f000 f872 	bl	8007ffc <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8007f18:	20c8      	movs	r0, #200	; 0xc8
 8007f1a:	f7f8 fb47 	bl	80005ac <HAL_Delay>
  return USBH_OK;
 8007f1e:	2300      	movs	r3, #0
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	3708      	adds	r7, #8
 8007f24:	46bd      	mov	sp, r7
 8007f26:	bd80      	pop	{r7, pc}

08007f28 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b085      	sub	sp, #20
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	460b      	mov	r3, r1
 8007f32:	70fb      	strb	r3, [r7, #3]
 8007f34:	4613      	mov	r3, r2
 8007f36:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007f3e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007f40:	78fa      	ldrb	r2, [r7, #3]
 8007f42:	68f9      	ldr	r1, [r7, #12]
 8007f44:	4613      	mov	r3, r2
 8007f46:	009b      	lsls	r3, r3, #2
 8007f48:	4413      	add	r3, r2
 8007f4a:	00db      	lsls	r3, r3, #3
 8007f4c:	440b      	add	r3, r1
 8007f4e:	333b      	adds	r3, #59	; 0x3b
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d00a      	beq.n	8007f6c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007f56:	78fa      	ldrb	r2, [r7, #3]
 8007f58:	68f9      	ldr	r1, [r7, #12]
 8007f5a:	4613      	mov	r3, r2
 8007f5c:	009b      	lsls	r3, r3, #2
 8007f5e:	4413      	add	r3, r2
 8007f60:	00db      	lsls	r3, r3, #3
 8007f62:	440b      	add	r3, r1
 8007f64:	3350      	adds	r3, #80	; 0x50
 8007f66:	78ba      	ldrb	r2, [r7, #2]
 8007f68:	701a      	strb	r2, [r3, #0]
 8007f6a:	e009      	b.n	8007f80 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007f6c:	78fa      	ldrb	r2, [r7, #3]
 8007f6e:	68f9      	ldr	r1, [r7, #12]
 8007f70:	4613      	mov	r3, r2
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	4413      	add	r3, r2
 8007f76:	00db      	lsls	r3, r3, #3
 8007f78:	440b      	add	r3, r1
 8007f7a:	3351      	adds	r3, #81	; 0x51
 8007f7c:	78ba      	ldrb	r2, [r7, #2]
 8007f7e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3714      	adds	r7, #20
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr

08007f8e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007f8e:	b580      	push	{r7, lr}
 8007f90:	b082      	sub	sp, #8
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f7f8 fb08 	bl	80005ac <HAL_Delay>
}
 8007f9c:	bf00      	nop
 8007f9e:	3708      	adds	r7, #8
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b085      	sub	sp, #20
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	4603      	mov	r3, r0
 8007fac:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007fb2:	79fb      	ldrb	r3, [r7, #7]
 8007fb4:	2b03      	cmp	r3, #3
 8007fb6:	d817      	bhi.n	8007fe8 <USBH_Get_USB_Status+0x44>
 8007fb8:	a201      	add	r2, pc, #4	; (adr r2, 8007fc0 <USBH_Get_USB_Status+0x1c>)
 8007fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fbe:	bf00      	nop
 8007fc0:	08007fd1 	.word	0x08007fd1
 8007fc4:	08007fd7 	.word	0x08007fd7
 8007fc8:	08007fdd 	.word	0x08007fdd
 8007fcc:	08007fe3 	.word	0x08007fe3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	73fb      	strb	r3, [r7, #15]
    break;
 8007fd4:	e00b      	b.n	8007fee <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8007fd6:	2302      	movs	r3, #2
 8007fd8:	73fb      	strb	r3, [r7, #15]
    break;
 8007fda:	e008      	b.n	8007fee <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	73fb      	strb	r3, [r7, #15]
    break;
 8007fe0:	e005      	b.n	8007fee <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007fe2:	2302      	movs	r3, #2
 8007fe4:	73fb      	strb	r3, [r7, #15]
    break;
 8007fe6:	e002      	b.n	8007fee <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8007fe8:	2302      	movs	r3, #2
 8007fea:	73fb      	strb	r3, [r7, #15]
    break;
 8007fec:	bf00      	nop
  }
  return usb_status;
 8007fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3714      	adds	r7, #20
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr

08007ffc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b084      	sub	sp, #16
 8008000:	af00      	add	r7, sp, #0
 8008002:	4603      	mov	r3, r0
 8008004:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 8008006:	79fb      	ldrb	r3, [r7, #7]
 8008008:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800800a:	79fb      	ldrb	r3, [r7, #7]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d102      	bne.n	8008016 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 8008010:	2301      	movs	r3, #1
 8008012:	73fb      	strb	r3, [r7, #15]
 8008014:	e001      	b.n	800801a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8008016:	2300      	movs	r3, #0
 8008018:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800801a:	7bfb      	ldrb	r3, [r7, #15]
 800801c:	461a      	mov	r2, r3
 800801e:	2101      	movs	r1, #1
 8008020:	4803      	ldr	r0, [pc, #12]	; (8008030 <MX_DriverVbusFS+0x34>)
 8008022:	f7f8 fd91 	bl	8000b48 <HAL_GPIO_WritePin>
}
 8008026:	bf00      	nop
 8008028:	3710      	adds	r7, #16
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}
 800802e:	bf00      	nop
 8008030:	40020800 	.word	0x40020800

08008034 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8008034:	f8df d034 	ldr.w	sp, [pc, #52]	; 800806c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008038:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800803a:	e003      	b.n	8008044 <LoopCopyDataInit>

0800803c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800803c:	4b0c      	ldr	r3, [pc, #48]	; (8008070 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800803e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008040:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008042:	3104      	adds	r1, #4

08008044 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008044:	480b      	ldr	r0, [pc, #44]	; (8008074 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008046:	4b0c      	ldr	r3, [pc, #48]	; (8008078 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008048:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800804a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800804c:	d3f6      	bcc.n	800803c <CopyDataInit>
  ldr  r2, =_sbss
 800804e:	4a0b      	ldr	r2, [pc, #44]	; (800807c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008050:	e002      	b.n	8008058 <LoopFillZerobss>

08008052 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8008052:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008054:	f842 3b04 	str.w	r3, [r2], #4

08008058 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008058:	4b09      	ldr	r3, [pc, #36]	; (8008080 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800805a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800805c:	d3f9      	bcc.n	8008052 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800805e:	f7ff fcab 	bl	80079b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008062:	f000 f817 	bl	8008094 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008066:	f7fe fffb 	bl	8007060 <main>
  bx  lr    
 800806a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800806c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8008070:	080082c4 	.word	0x080082c4
  ldr  r0, =_sdata
 8008074:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008078:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 800807c:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8008080:	2000088c 	.word	0x2000088c

08008084 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008084:	e7fe      	b.n	8008084 <ADC_IRQHandler>
	...

08008088 <__errno>:
 8008088:	4b01      	ldr	r3, [pc, #4]	; (8008090 <__errno+0x8>)
 800808a:	6818      	ldr	r0, [r3, #0]
 800808c:	4770      	bx	lr
 800808e:	bf00      	nop
 8008090:	2000002c 	.word	0x2000002c

08008094 <__libc_init_array>:
 8008094:	b570      	push	{r4, r5, r6, lr}
 8008096:	4e0d      	ldr	r6, [pc, #52]	; (80080cc <__libc_init_array+0x38>)
 8008098:	4c0d      	ldr	r4, [pc, #52]	; (80080d0 <__libc_init_array+0x3c>)
 800809a:	1ba4      	subs	r4, r4, r6
 800809c:	10a4      	asrs	r4, r4, #2
 800809e:	2500      	movs	r5, #0
 80080a0:	42a5      	cmp	r5, r4
 80080a2:	d109      	bne.n	80080b8 <__libc_init_array+0x24>
 80080a4:	4e0b      	ldr	r6, [pc, #44]	; (80080d4 <__libc_init_array+0x40>)
 80080a6:	4c0c      	ldr	r4, [pc, #48]	; (80080d8 <__libc_init_array+0x44>)
 80080a8:	f000 f8ea 	bl	8008280 <_init>
 80080ac:	1ba4      	subs	r4, r4, r6
 80080ae:	10a4      	asrs	r4, r4, #2
 80080b0:	2500      	movs	r5, #0
 80080b2:	42a5      	cmp	r5, r4
 80080b4:	d105      	bne.n	80080c2 <__libc_init_array+0x2e>
 80080b6:	bd70      	pop	{r4, r5, r6, pc}
 80080b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80080bc:	4798      	blx	r3
 80080be:	3501      	adds	r5, #1
 80080c0:	e7ee      	b.n	80080a0 <__libc_init_array+0xc>
 80080c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80080c6:	4798      	blx	r3
 80080c8:	3501      	adds	r5, #1
 80080ca:	e7f2      	b.n	80080b2 <__libc_init_array+0x1e>
 80080cc:	080082bc 	.word	0x080082bc
 80080d0:	080082bc 	.word	0x080082bc
 80080d4:	080082bc 	.word	0x080082bc
 80080d8:	080082c0 	.word	0x080082c0

080080dc <malloc>:
 80080dc:	4b02      	ldr	r3, [pc, #8]	; (80080e8 <malloc+0xc>)
 80080de:	4601      	mov	r1, r0
 80080e0:	6818      	ldr	r0, [r3, #0]
 80080e2:	f000 b861 	b.w	80081a8 <_malloc_r>
 80080e6:	bf00      	nop
 80080e8:	2000002c 	.word	0x2000002c

080080ec <free>:
 80080ec:	4b02      	ldr	r3, [pc, #8]	; (80080f8 <free+0xc>)
 80080ee:	4601      	mov	r1, r0
 80080f0:	6818      	ldr	r0, [r3, #0]
 80080f2:	f000 b80b 	b.w	800810c <_free_r>
 80080f6:	bf00      	nop
 80080f8:	2000002c 	.word	0x2000002c

080080fc <memset>:
 80080fc:	4402      	add	r2, r0
 80080fe:	4603      	mov	r3, r0
 8008100:	4293      	cmp	r3, r2
 8008102:	d100      	bne.n	8008106 <memset+0xa>
 8008104:	4770      	bx	lr
 8008106:	f803 1b01 	strb.w	r1, [r3], #1
 800810a:	e7f9      	b.n	8008100 <memset+0x4>

0800810c <_free_r>:
 800810c:	b538      	push	{r3, r4, r5, lr}
 800810e:	4605      	mov	r5, r0
 8008110:	2900      	cmp	r1, #0
 8008112:	d045      	beq.n	80081a0 <_free_r+0x94>
 8008114:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008118:	1f0c      	subs	r4, r1, #4
 800811a:	2b00      	cmp	r3, #0
 800811c:	bfb8      	it	lt
 800811e:	18e4      	addlt	r4, r4, r3
 8008120:	f000 f8ac 	bl	800827c <__malloc_lock>
 8008124:	4a1f      	ldr	r2, [pc, #124]	; (80081a4 <_free_r+0x98>)
 8008126:	6813      	ldr	r3, [r2, #0]
 8008128:	4610      	mov	r0, r2
 800812a:	b933      	cbnz	r3, 800813a <_free_r+0x2e>
 800812c:	6063      	str	r3, [r4, #4]
 800812e:	6014      	str	r4, [r2, #0]
 8008130:	4628      	mov	r0, r5
 8008132:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008136:	f000 b8a2 	b.w	800827e <__malloc_unlock>
 800813a:	42a3      	cmp	r3, r4
 800813c:	d90c      	bls.n	8008158 <_free_r+0x4c>
 800813e:	6821      	ldr	r1, [r4, #0]
 8008140:	1862      	adds	r2, r4, r1
 8008142:	4293      	cmp	r3, r2
 8008144:	bf04      	itt	eq
 8008146:	681a      	ldreq	r2, [r3, #0]
 8008148:	685b      	ldreq	r3, [r3, #4]
 800814a:	6063      	str	r3, [r4, #4]
 800814c:	bf04      	itt	eq
 800814e:	1852      	addeq	r2, r2, r1
 8008150:	6022      	streq	r2, [r4, #0]
 8008152:	6004      	str	r4, [r0, #0]
 8008154:	e7ec      	b.n	8008130 <_free_r+0x24>
 8008156:	4613      	mov	r3, r2
 8008158:	685a      	ldr	r2, [r3, #4]
 800815a:	b10a      	cbz	r2, 8008160 <_free_r+0x54>
 800815c:	42a2      	cmp	r2, r4
 800815e:	d9fa      	bls.n	8008156 <_free_r+0x4a>
 8008160:	6819      	ldr	r1, [r3, #0]
 8008162:	1858      	adds	r0, r3, r1
 8008164:	42a0      	cmp	r0, r4
 8008166:	d10b      	bne.n	8008180 <_free_r+0x74>
 8008168:	6820      	ldr	r0, [r4, #0]
 800816a:	4401      	add	r1, r0
 800816c:	1858      	adds	r0, r3, r1
 800816e:	4282      	cmp	r2, r0
 8008170:	6019      	str	r1, [r3, #0]
 8008172:	d1dd      	bne.n	8008130 <_free_r+0x24>
 8008174:	6810      	ldr	r0, [r2, #0]
 8008176:	6852      	ldr	r2, [r2, #4]
 8008178:	605a      	str	r2, [r3, #4]
 800817a:	4401      	add	r1, r0
 800817c:	6019      	str	r1, [r3, #0]
 800817e:	e7d7      	b.n	8008130 <_free_r+0x24>
 8008180:	d902      	bls.n	8008188 <_free_r+0x7c>
 8008182:	230c      	movs	r3, #12
 8008184:	602b      	str	r3, [r5, #0]
 8008186:	e7d3      	b.n	8008130 <_free_r+0x24>
 8008188:	6820      	ldr	r0, [r4, #0]
 800818a:	1821      	adds	r1, r4, r0
 800818c:	428a      	cmp	r2, r1
 800818e:	bf04      	itt	eq
 8008190:	6811      	ldreq	r1, [r2, #0]
 8008192:	6852      	ldreq	r2, [r2, #4]
 8008194:	6062      	str	r2, [r4, #4]
 8008196:	bf04      	itt	eq
 8008198:	1809      	addeq	r1, r1, r0
 800819a:	6021      	streq	r1, [r4, #0]
 800819c:	605c      	str	r4, [r3, #4]
 800819e:	e7c7      	b.n	8008130 <_free_r+0x24>
 80081a0:	bd38      	pop	{r3, r4, r5, pc}
 80081a2:	bf00      	nop
 80081a4:	200000b8 	.word	0x200000b8

080081a8 <_malloc_r>:
 80081a8:	b570      	push	{r4, r5, r6, lr}
 80081aa:	1ccd      	adds	r5, r1, #3
 80081ac:	f025 0503 	bic.w	r5, r5, #3
 80081b0:	3508      	adds	r5, #8
 80081b2:	2d0c      	cmp	r5, #12
 80081b4:	bf38      	it	cc
 80081b6:	250c      	movcc	r5, #12
 80081b8:	2d00      	cmp	r5, #0
 80081ba:	4606      	mov	r6, r0
 80081bc:	db01      	blt.n	80081c2 <_malloc_r+0x1a>
 80081be:	42a9      	cmp	r1, r5
 80081c0:	d903      	bls.n	80081ca <_malloc_r+0x22>
 80081c2:	230c      	movs	r3, #12
 80081c4:	6033      	str	r3, [r6, #0]
 80081c6:	2000      	movs	r0, #0
 80081c8:	bd70      	pop	{r4, r5, r6, pc}
 80081ca:	f000 f857 	bl	800827c <__malloc_lock>
 80081ce:	4a21      	ldr	r2, [pc, #132]	; (8008254 <_malloc_r+0xac>)
 80081d0:	6814      	ldr	r4, [r2, #0]
 80081d2:	4621      	mov	r1, r4
 80081d4:	b991      	cbnz	r1, 80081fc <_malloc_r+0x54>
 80081d6:	4c20      	ldr	r4, [pc, #128]	; (8008258 <_malloc_r+0xb0>)
 80081d8:	6823      	ldr	r3, [r4, #0]
 80081da:	b91b      	cbnz	r3, 80081e4 <_malloc_r+0x3c>
 80081dc:	4630      	mov	r0, r6
 80081de:	f000 f83d 	bl	800825c <_sbrk_r>
 80081e2:	6020      	str	r0, [r4, #0]
 80081e4:	4629      	mov	r1, r5
 80081e6:	4630      	mov	r0, r6
 80081e8:	f000 f838 	bl	800825c <_sbrk_r>
 80081ec:	1c43      	adds	r3, r0, #1
 80081ee:	d124      	bne.n	800823a <_malloc_r+0x92>
 80081f0:	230c      	movs	r3, #12
 80081f2:	6033      	str	r3, [r6, #0]
 80081f4:	4630      	mov	r0, r6
 80081f6:	f000 f842 	bl	800827e <__malloc_unlock>
 80081fa:	e7e4      	b.n	80081c6 <_malloc_r+0x1e>
 80081fc:	680b      	ldr	r3, [r1, #0]
 80081fe:	1b5b      	subs	r3, r3, r5
 8008200:	d418      	bmi.n	8008234 <_malloc_r+0x8c>
 8008202:	2b0b      	cmp	r3, #11
 8008204:	d90f      	bls.n	8008226 <_malloc_r+0x7e>
 8008206:	600b      	str	r3, [r1, #0]
 8008208:	50cd      	str	r5, [r1, r3]
 800820a:	18cc      	adds	r4, r1, r3
 800820c:	4630      	mov	r0, r6
 800820e:	f000 f836 	bl	800827e <__malloc_unlock>
 8008212:	f104 000b 	add.w	r0, r4, #11
 8008216:	1d23      	adds	r3, r4, #4
 8008218:	f020 0007 	bic.w	r0, r0, #7
 800821c:	1ac3      	subs	r3, r0, r3
 800821e:	d0d3      	beq.n	80081c8 <_malloc_r+0x20>
 8008220:	425a      	negs	r2, r3
 8008222:	50e2      	str	r2, [r4, r3]
 8008224:	e7d0      	b.n	80081c8 <_malloc_r+0x20>
 8008226:	428c      	cmp	r4, r1
 8008228:	684b      	ldr	r3, [r1, #4]
 800822a:	bf16      	itet	ne
 800822c:	6063      	strne	r3, [r4, #4]
 800822e:	6013      	streq	r3, [r2, #0]
 8008230:	460c      	movne	r4, r1
 8008232:	e7eb      	b.n	800820c <_malloc_r+0x64>
 8008234:	460c      	mov	r4, r1
 8008236:	6849      	ldr	r1, [r1, #4]
 8008238:	e7cc      	b.n	80081d4 <_malloc_r+0x2c>
 800823a:	1cc4      	adds	r4, r0, #3
 800823c:	f024 0403 	bic.w	r4, r4, #3
 8008240:	42a0      	cmp	r0, r4
 8008242:	d005      	beq.n	8008250 <_malloc_r+0xa8>
 8008244:	1a21      	subs	r1, r4, r0
 8008246:	4630      	mov	r0, r6
 8008248:	f000 f808 	bl	800825c <_sbrk_r>
 800824c:	3001      	adds	r0, #1
 800824e:	d0cf      	beq.n	80081f0 <_malloc_r+0x48>
 8008250:	6025      	str	r5, [r4, #0]
 8008252:	e7db      	b.n	800820c <_malloc_r+0x64>
 8008254:	200000b8 	.word	0x200000b8
 8008258:	200000bc 	.word	0x200000bc

0800825c <_sbrk_r>:
 800825c:	b538      	push	{r3, r4, r5, lr}
 800825e:	4c06      	ldr	r4, [pc, #24]	; (8008278 <_sbrk_r+0x1c>)
 8008260:	2300      	movs	r3, #0
 8008262:	4605      	mov	r5, r0
 8008264:	4608      	mov	r0, r1
 8008266:	6023      	str	r3, [r4, #0]
 8008268:	f7ff fb7a 	bl	8007960 <_sbrk>
 800826c:	1c43      	adds	r3, r0, #1
 800826e:	d102      	bne.n	8008276 <_sbrk_r+0x1a>
 8008270:	6823      	ldr	r3, [r4, #0]
 8008272:	b103      	cbz	r3, 8008276 <_sbrk_r+0x1a>
 8008274:	602b      	str	r3, [r5, #0]
 8008276:	bd38      	pop	{r3, r4, r5, pc}
 8008278:	20000888 	.word	0x20000888

0800827c <__malloc_lock>:
 800827c:	4770      	bx	lr

0800827e <__malloc_unlock>:
 800827e:	4770      	bx	lr

08008280 <_init>:
 8008280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008282:	bf00      	nop
 8008284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008286:	bc08      	pop	{r3}
 8008288:	469e      	mov	lr, r3
 800828a:	4770      	bx	lr

0800828c <_fini>:
 800828c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800828e:	bf00      	nop
 8008290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008292:	bc08      	pop	{r3}
 8008294:	469e      	mov	lr, r3
 8008296:	4770      	bx	lr
