<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Jan 23 19:12:17 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     Fipsy_Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets PIN11_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 12.714ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3JX    CK             \vga_inst/ball_y_i0  (from PIN11_c +)
   Destination:    FD1P3AY    SP             \vga_inst/ball_dx_i0  (to PIN11_c +)

   Delay:                  17.429ns  (35.9% logic, 64.1% route), 11 logic levels.

 Constraint Details:

     17.429ns data_path \vga_inst/ball_y_i0 to \vga_inst/ball_dx_i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 12.714ns

 Path Details: \vga_inst/ball_y_i0 to \vga_inst/ball_dx_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/ball_y_i0 (from PIN11_c)
Route         6   e 1.515                                  \vga_inst/ball_y[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/sub_71_add_2_1
Route         1   e 0.020                                  \vga_inst/n1912
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/sub_71_add_2_3
Route         2   e 1.486                                  \vga_inst/n477
A1_TO_FCO   ---     0.827           B[2] to COUT           \vga_inst/add_1448_1
Route         1   e 0.020                                  \vga_inst/n1927
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_1448_3
Route         1   e 0.941                                  \vga_inst/n311
LUT4        ---     0.493              B to Z              \vga_inst/i1_2_lut_adj_61
Route         1   e 0.941                                  \vga_inst/n5_adj_319
LUT4        ---     0.493              A to Z              \vga_inst/i1_4_lut_adj_56
Route         1   e 0.941                                  \vga_inst/n7_adj_317
LUT4        ---     0.493              B to Z              \vga_inst/i5_4_lut
Route         1   e 0.941                                  \vga_inst/n1972
LUT4        ---     0.493              A to Z              \vga_inst/i1221_4_lut
Route         9   e 1.574                                  \vga_inst/n1565
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_16_4_lut
Route         2   e 1.141                                  \vga_inst/n2380
LUT4        ---     0.493              D to Z              \vga_inst/i1725_2_lut_2_lut_3_lut_4_lut
Route        12   e 1.657                                  \vga_inst/PIN11_c_enable_13
                  --------
                   17.429  (35.9% logic, 64.1% route), 11 logic levels.


Error:  The following path violates requirements by 12.714ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3JX    CK             \vga_inst/ball_y_i0  (from PIN11_c +)
   Destination:    FD1P3AY    SP             \vga_inst/ball_dx_i0  (to PIN11_c +)

   Delay:                  17.429ns  (35.9% logic, 64.1% route), 11 logic levels.

 Constraint Details:

     17.429ns data_path \vga_inst/ball_y_i0 to \vga_inst/ball_dx_i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 12.714ns

 Path Details: \vga_inst/ball_y_i0 to \vga_inst/ball_dx_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/ball_y_i0 (from PIN11_c)
Route         6   e 1.515                                  \vga_inst/ball_y[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/sub_71_add_2_1
Route         1   e 0.020                                  \vga_inst/n1912
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/sub_71_add_2_3
Route         2   e 1.486                                  \vga_inst/n477
A1_TO_FCO   ---     0.827           B[2] to COUT           \vga_inst/add_1448_1
Route         1   e 0.020                                  \vga_inst/n1927
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_1448_3
Route         1   e 0.941                                  \vga_inst/n310
LUT4        ---     0.493              A to Z              \vga_inst/i1_2_lut_adj_61
Route         1   e 0.941                                  \vga_inst/n5_adj_319
LUT4        ---     0.493              A to Z              \vga_inst/i1_4_lut_adj_56
Route         1   e 0.941                                  \vga_inst/n7_adj_317
LUT4        ---     0.493              B to Z              \vga_inst/i5_4_lut
Route         1   e 0.941                                  \vga_inst/n1972
LUT4        ---     0.493              A to Z              \vga_inst/i1221_4_lut
Route         9   e 1.574                                  \vga_inst/n1565
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_16_4_lut
Route         2   e 1.141                                  \vga_inst/n2380
LUT4        ---     0.493              D to Z              \vga_inst/i1725_2_lut_2_lut_3_lut_4_lut
Route        12   e 1.657                                  \vga_inst/PIN11_c_enable_13
                  --------
                   17.429  (35.9% logic, 64.1% route), 11 logic levels.


Error:  The following path violates requirements by 12.714ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3JX    CK             \vga_inst/ball_y_i0  (from PIN11_c +)
   Destination:    FD1P3AX    SP             \vga_inst/ball_dx_i1  (to PIN11_c +)

   Delay:                  17.429ns  (35.9% logic, 64.1% route), 11 logic levels.

 Constraint Details:

     17.429ns data_path \vga_inst/ball_y_i0 to \vga_inst/ball_dx_i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 12.714ns

 Path Details: \vga_inst/ball_y_i0 to \vga_inst/ball_dx_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/ball_y_i0 (from PIN11_c)
Route         6   e 1.515                                  \vga_inst/ball_y[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/sub_71_add_2_1
Route         1   e 0.020                                  \vga_inst/n1912
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/sub_71_add_2_3
Route         2   e 1.486                                  \vga_inst/n477
A1_TO_FCO   ---     0.827           B[2] to COUT           \vga_inst/add_1448_1
Route         1   e 0.020                                  \vga_inst/n1927
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_1448_3
Route         1   e 0.941                                  \vga_inst/n310
LUT4        ---     0.493              A to Z              \vga_inst/i1_2_lut_adj_61
Route         1   e 0.941                                  \vga_inst/n5_adj_319
LUT4        ---     0.493              A to Z              \vga_inst/i1_4_lut_adj_56
Route         1   e 0.941                                  \vga_inst/n7_adj_317
LUT4        ---     0.493              B to Z              \vga_inst/i5_4_lut
Route         1   e 0.941                                  \vga_inst/n1972
LUT4        ---     0.493              A to Z              \vga_inst/i1221_4_lut
Route         9   e 1.574                                  \vga_inst/n1565
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_16_4_lut
Route         2   e 1.141                                  \vga_inst/n2380
LUT4        ---     0.493              D to Z              \vga_inst/i1725_2_lut_2_lut_3_lut_4_lut
Route        12   e 1.657                                  \vga_inst/PIN11_c_enable_13
                  --------
                   17.429  (35.9% logic, 64.1% route), 11 logic levels.

Warning: 17.714 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets PIN11_c]                 |     5.000 ns|    17.714 ns|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\vga_inst/n1565                         |       9|    3588|     87.60%
                                        |        |        |
\vga_inst/n1972                         |       1|    3588|     87.60%
                                        |        |        |
\vga_inst/PIN11_c_enable_13             |      12|    3352|     81.84%
                                        |        |        |
\vga_inst/n2380                         |       2|    3335|     81.42%
                                        |        |        |
\vga_inst/n7_adj_317                    |       1|    2186|     53.37%
                                        |        |        |
\vga_inst/n1913                         |       1|    1744|     42.58%
                                        |        |        |
\vga_inst/n1929                         |       1|    1648|     40.23%
                                        |        |        |
\vga_inst/n8_adj_318                    |       1|    1402|     34.23%
                                        |        |        |
\vga_inst/n1914                         |       1|    1378|     33.64%
                                        |        |        |
\vga_inst/n17                           |       1|    1306|     31.88%
                                        |        |        |
\vga_inst/n1928                         |       1|    1034|     25.24%
                                        |        |        |
\vga_inst/n1930                         |       1|    1000|     24.41%
                                        |        |        |
\vga_inst/n1912                         |       1|     966|     23.58%
                                        |        |        |
\vga_inst/n475                          |       2|     760|     18.55%
                                        |        |        |
\vga_inst/n1915                         |       1|     738|     18.02%
                                        |        |        |
\vga_inst/n13_adj_276                   |       1|     704|     17.19%
                                        |        |        |
\vga_inst/n15                           |       1|     698|     17.04%
                                        |        |        |
\vga_inst/ball_y[0]                     |       6|     618|     15.09%
                                        |        |        |
\vga_inst/n5_adj_319                    |       1|     612|     14.94%
                                        |        |        |
\vga_inst/n473                          |       2|     564|     13.77%
                                        |        |        |
\vga_inst/n1585                         |       4|     508|     12.40%
                                        |        |        |
\vga_inst/n1976                         |       1|     508|     12.40%
                                        |        |        |
\vga_inst/n477                          |       2|     484|     11.82%
                                        |        |        |
\vga_inst/n1927                         |       1|     484|     11.82%
                                        |        |        |
\vga_inst/paddle_right_y[0]             |       4|     482|     11.77%
                                        |        |        |
\vga_inst/n2094                         |       2|     474|     11.57%
                                        |        |        |
\vga_inst/n471                          |       2|     472|     11.52%
                                        |        |        |
\vga_inst/ball_y[1]                     |       5|     468|     11.43%
                                        |        |        |
\vga_inst/ball_y[2]                     |       5|     468|     11.43%
                                        |        |        |
\vga_inst/n7_adj_307                    |       1|     460|     11.23%
                                        |        |        |
\vga_inst/paddle_right_y[1]             |       5|     416|     10.16%
                                        |        |        |
\vga_inst/paddle_right_y[2]             |       5|     416|     10.16%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 45018258

Constraints cover  36250 paths, 411 nets, and 812 connections (65.7% coverage)


Peak memory: 65957888 bytes, TRCE: 7585792 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
