jitter control qo network studi jitter control network guarante qualiti servic qo competit analysi point view propos onlin algorithm control jitter compar perform best possibl offlin algorithm given arriv sequenc delay jitter goal minim differ delay time differ packet show simpl onlin algorithm use buffer b slot guarante delay jitter best offlin algorithm use buffer space b2 prove guarante made onlin algorithm hold even simpl distribut implement total buffer space distribut along path connect provid input stream satisfi certain simpl properti rate jitter goal minim differ interarriv time develop onlin algorithm use buffer size 2b h h 1 compar jitter jitter optim offlin algorithm use buffer size b prove algorithm guarante differ bound term proport bh b introduct need network guarante qualiti servic qo wide recogn today see eg 8 11 unlik today best effort network internet user guarante perform may expect network qo network guarante endus applic certain level perform exampl atm network support guarante qo variou paramet includ endtoend delay delay jitter call cell transfer delay cell delay variat respect 5 12 jitter measur variabl delay packet given stream import properti mani applic exampl stream realtim applic ideal packet deliv perfectli period fashion howev even sourc gener evenli space stream unavoid jitter introduc network due variabl queu propag delay packet arriv destin wide rang interarriv time jitter increas switch along path connect due mani factor conflict packet wish use link nondeterminist propag delay datalink layer jitter quantifi two way one measur call delay jitter bound maximum differ total delay differ packet assum without loss gener abstract sourc perfectli period approach use context interact commun eg voic video teleconferenc guarante delay jitter translat maximum buffer size need destin second measur call rate jitter bound differ packet deliveri rate variou time precis rate jitter measur differ minim maxim interarriv time interarriv time packet reciproc rate rate jitter use measur mani realtim applic video broadcast net slight deviat rate translat small deterior perceiv qualiti anoth import reason keep jitter control come network manag even applic requir jitter guarante exampl well known traffic burst tend build network 8 15 jitter control provid mean regul traffic insid network behavior intern traffic easili manag subtl argument favor jitter control given 17 proce follow qo network admit connect type contract agre upon network user applic user commit keep traffic within certain bound peak bandwidth maxim burst size etc network commit provid certain servic guarante maxim delay loss rate etc sinc network consist collect link switch guarante must depend guarante made compon guarante made link switch turn conting bound local incom traffic mention unless action taken network characterist connect may fact get wors switch path thu commit lower qo jitter control use allow network ensur traffic incom switch nicer get better guarante switch jitter control implement usual model follow 17 8 traffic incom switch input jitterregul reshap traffic hold packet intern buffer packet releas jitterregul pass link schedul schedul packet transmiss output link work focu studi jitterregul natur result state concret result would like explain insight seek prior work perform jitter control algorithm measur either worstcas behavior statist assumpt thu properti algorithm either determinist given determinist worstcas assumpt input stream probabilist given stochast assumpt input stream work prove relativist guarante compar perform algorithm question perform best possibl algorithm treat adversari compet adversari algorithm assum constrain onlin natur problem assum produc best possibl output given input even best output may comput hindsight henc adversari algorithm sometim call offlin algorithm algorithm whose perform bound respect perform offlin adversari call competit 10 7 1 argu prove algorithm competit meaning sometim superior prove determinist stochast guarante first determinist stochast guarante say noth case underli assumpt hold reason even wors underli assumptionsin particular tractabl stochast assumpt notori hard justifi hand competit algorithm assum anyth input therefor guarante robust sens secondli worstcas guarante usual say much individu case exampl algorithm may call determinist optim even perform alway bad worst case competit algorithm contrast guarante rel well everi instanc thirdli add assumpt input sequenc relativist guarante would immedi translat specif determinist guarante remark unlik convent competit analysi case shall compar perform onlin algorithm perform optim offlin adversari restrict use less buffer space exampl prove statement algorithm z use space b produc jitter never jitter produc optim algorithm given arriv sequenc use space b2 one possibl interpret result algorithm z alway use least half buffer space optimallya knew futur advanc result consid delay ratejitt delayjitt give simpl onlin algorithm prove delayjitt output delayjitt produc optim offlin algorithm use half space give lower bound delayjitt show doubl space necessari also consid distribut implement algorithm total space 2b distribut along path prove distribut algorithm guarante delayjitt central offlin algorithm use space b provid addit condit begin sequenc met complet pictur also describ effici optim offlin algorithm delayjitt algorithm assum averag interarriv time input stream denot x given ahead time one way view relativist gurante algorithm follow assum specif arriv sequenc use buffer size b one reduc jitter comlet ie zero jitter case onlin algorithm use space 2b would also output complet period sequenc ie zero jitter rate jitter assum onlin algorithm receiv addit x two paramet denot max min lower upper bound desir time consecut packet output stream onlin algorithm present use buffer size 2b h h 1 paramet b offlin algorithm use buffer space b releas packet interdepartur time interv min max optim jitter may much lower algorithm guarante ratejitt releas sequenc best offlin jitter plu addit term 2b also show algorithm adapt unknown x final prove onlin algorithm use less 2b buffer space doom trivial ratejitt guarante respect offlin algorithm use space b relat work qo subject extens research current decad start semin work ferrari 2 see 16 comprehens survey number algorithm propos jitter control partridg 9 propos timestamp messag sourc fulli reconstruct stream destin base bound maxim endtoend delay verma et al 13 propos jitteredd algorithm jitter control switch comput packet elig time packet submit link schedul idea set elig time differ maximum delay previou link actual delay packet way traffic complet reconstruct jitter node note jitter edd requir node synchron clock leaveintim algorithm 3 replac synchron clock requir jitteredd virtual clock 19 golestani 4 propos stopandgo algorithm describ follow time divid frame packet arriv one frame releas follow frame allow high flexibl reshap traffic hierarch roundrobin hrr propos 6 guarante time frame connect predetermin slot send packet compar studi ratecontrol algorithm found 18 new jitter control algorithm propos 14 paper organ section 2 give basic definit notat section 3 studi delay jitter singl switch section 4 extend result section 3 distribut implement section 5 studi rate jitter model jittercontrol algorithm packet arriv sequenc fifo buffer packet releas sequenc figur 1 abstract node model jitter control algorithm control packet releas buffer base arriv sequenc consid follow abstract commun model node network see fig 1 given sequenc packet denot 0 arriv time arrivalk packet assum equal size packet store buffer upon arriv releas time perhap immedi arriv packet releas fifo order time packet releas also call packet departur packet send govern jitter control algorithm given algorithm arriv time sequenc denot send k time packet k releas consid jitter control algorithm use boundeds buffer space shall assum buffer slot capabl store exactli one packet packet must deliv henc buffer size limit formal follow releas time sequenc gener algorithm use buffer size b must satisfi follow condit 0 k n defin lower bound express fact packet sent arriv upper bound state packet k b arriv packet k must releas due fifo limit size buffer call sequenc departur time bfeasibl given sequenc arriv time satisfi eq 1 ie attain algorithm use buffer space b algorithm call onlin action time function packet arriv releas occur algorithm call offlin action may depend futur event time sequenc nondecreas sequenc real number turn defin properti time sequenc main interest paper given time sequenc i0 defin averag minimum maximum interarriv time follow ffl averag interarriv time oe x oe n ffl minimum interarriv time oe x oe ng ffl maximum interarriv time oe x oe ng shall omit oe superscript context clear averag rate oe simpli 1x oe shall talk jitter oe distinguish two differ kind jitter delay jitter intuit measur far differ deliveri time differ 1 note definit allow 0length interv b packet system formal difficulti overcom assum explicitli event packet arriv releas occur differ time point clariti exposit prefer simplifi model although result hold model packet ideal time differ perfectli period sequenc packet space exactli x time unit apart formal given time sequenc i0 defin delay jitter oe 0ikn shall also concern rate jitter oe describ intuit maxim differ interarriv time equival differ rate differ time formal defin rate jitter oe 0ijn follow simpl properti show relationship delay rate jitter lemma 21 let oe time sequenc 1 delay jitter oe equal 0 rate jitter oe equal 0 2 delay jitter oe j rate jitter oe 2j 3 ffl 0 exist sequenc oe fflm rate jitter ffl delay jitter least proof suppos i0 1 delay jitter oe 0 iff 0 n true iff rate jitter oe 0 2 delay jitter oe j 0 triangl inequ rate jitter oe 2j 3 let ffl choos even number n i0 defin induct follow clearli result oe time sequenc averag interarriv rate x rate jitter ffl 0 ffl howev henc delay jitter least nffl 0 choic n mean analyz perform jitter control algorithm competit analysi 1 context shall measur delay rate jitter sequenc produc onlin algorithm best jitter attain sequenc expect find releas time minim jitter may requir knowledg complet arriv sequenc advanc ie comput offlin algorithm result express term perform onlin algorithm use buffer space b compar best jitter attain offlin algorithm use space b usual interest two paramet algorithm jitter guarante onlin algorithm function best possibl offlin guarante buffer size use onlin algorithm function buffer size use optim offlin algorithm 3 delayjitt control section analyz best achiev delayjitt first present effici offlin algorithm attain best possibl delay jitter use given buffer space b proceed main result section onlin delayjitt control algorithm attain best jitter guarante attain offlin algorithm use half buffer space final present lower bound show onlin algorithm whose jitter guarante function jitter guarante offlin algorithm must least twice space use offlin algorithm 31 offlin delayjitt control start offlin case suppos given complet sequenc farrivalkg n packet arriv time wish find sequenc releas time fsend kg n k0 minim delay jitter use b buffer space offlin algorithm defin follow algorithm offlin delayjitt control 1 0 k n defin interv defin 2 find minim interv intersect interv e k 3 packet k let theorem 31 sequenc fsend kg n k0 nondeceas bfeasibl sequenc minim delay jitter proof straightforward see definit send arrivalk arrivalk b henc result sequenc bfeasibl prove fifo done follow definit suffici prove p k p k1 x see first note definit distinguish two case minm eq 2 p k1 p k done second case minm case eq 2 impli proof correct complet optim solut follow immedi minim 32 onlin delayjitt control algorithm turn main result delayjitt control onlin algorithm use 2b buffer space guarante delayjitt bound best jitter achiev offlin algorithm use b space algorithm simpl first buffer load b packet b1st packet arriv algorithm releas first buffer packet time algorithm tri releas packet k kx time formal algorithm defin follow algorithm b onlin delayjitt control defin send n releas sequenc defin send send k arrivalk send clearli algorithm b onlin algorithm prove jittercontrol properti theorem 32 given arriv sequenc offlin algorithm use space b attain delay jitter j releas sequenc gener algorithm b delayjitt j use 2b buffer space proof obvious buffer space use algorithm b 2b bound delayjitt follow lemma 34 lemma 36 prove time packet number figur 2 exampl orient jitter bound point coordin x denot packet releas time x slope dash line 1x follow definit use analysi see fig 2 definit 31 let k0 time sequenc orient jitter bound packet k 0in g 0in g intuitv j oe k say much packet k late compar earliest packet j oe k say much k prematur comapr latest packet follow immedi properti orient jitter bound lemma 33 let k0 time sequenc averag interarriv time x delay jitter j 1 k jk 0 jk 0 2 k 3 exist k k 0 proof 1 follow choos 31 2 let j rearrang assum wlog 0 definit follow 0 g therefor 0in 0in sum eq 34 result follow 3 follow choos eq 34 respect follow lemma show deviat actual releas time gener algorithm b ideal 0jitter sequenc fsend kg k bound somewhat surpri ingli bound orient jitter bound two specif packet bfeasibl sequenc lemma 34 let k0 bfeasibl sequenc given arriv sequenc 0 k n gammaj oe 0 send proof proceed case analysi send k done lemma 33 1 send k send k specif algorithm b send arrivalk case lemma prove follow inequ send send k definit j oe 0 send sinc send 0 send 0 last case consid send k case specif algorithm b send 2b lemma case prove follow inequ send send k b bfeasibl offlin definit j oe b send 0 send b reader may note sinc lemma 33 12 impli j oe 0 j oe 0 j oe lemma 34 use easili deriv bound 2j oe delayjitt attain algorithm b prove promis bound j oe requir refin analysi orient jitter bound facilit introduc follow concept definit 32 let k0 time sequenc let k time sequenc oe perturb k intuit sequenc obtain assign releas time packet k chang time packet preserv fifo order see fig 3 exampl packet k releas earlier k packet k may move well packet k releas later k packet k may move follow properti perturb sequenc direct consequ definit k0 time sequenc let k packet let time point packet number time packet number time figur 3 exampl perturb left sequenc oe right oe5 note move respect oe proof simplest way verifi claim geometr consid figur 3 correspond case assert b1 say point k move left left diagon line point remain two diagon line point lie diagon line assert b2 state horizont distanc point k left diagon line strictli decreas assert state point point k horizont distanc left diagon line increas case analog prove theorem 32 prove interest properti orient jitter bound optim sequenc intuit lemma say follow fix arriv sequenc consid optim releas sequenc use b buffer space fix two packet b apart case optim releas sequenc first packet earli second packet late formal follow lemma 36 let j minim delay jitter given arriv sequenc use space b let 0 j n packet j b exist bfeasibl sequenc oe given arriv sequenc delay jitter j j oe note lemma 36 combin lemma 34 complet proof theorem 32 shall use gener statement section 4 proof let oe optim releas sequenc attain jitter j given arriv se quenc j oe j oe j minim among optim sequenc first note either j oe done sinc lemma 33 12 j oe j oe j j assum j oe 0 j oe j 0 claim case releas togeth henc packet releas togeth prove claim contradict suppos must case either arrivalj ii j arrivalj ii hold case hold let consid perturb sequenc oei packet releas time choic perturb sequenc oei follow properti bfeasibl sinc may differ oe packet packet held littl longer oei releas time arrivalj arrivali b claim follow case sinc properti 12 impli oei sequenc use b buffer space attain jitter j properti 34 contradict assum minim j oe j similar argument show case ii hold arrivaljg perturb sequenc oej contradict minim j oe thu prove optim sequenc either j oe case lemma prove els sequenc minim j oe must case proceed bound j oe use fact first note sinc definit exist packet k 1 k 1 j sinc definit get fact similarli ad equat 56 get conclud requir 33 lower bound onlin delayjitt control algorithm close section lower bound onlin delayjitt control algorithm follow theorem say onlin algorithm use less 2b buffer space pay heavili term delay jitter compar offlin algorithm use space b theorem 37 let 1 b exist arriv sequenc offlin algorithm use space b get jitter 0 onlin algorithm use 2b gamma buffer space get delayjitt least x moreov exist arriv sequenc offlin algorithm use space b get 0jitter onlin algorithm use less b buffer space guarante finit delay jitter proof consid follow scenario time 0 packet arriv time arriv first note offlin algorithm attain 0 jitter releas packet k time k delta x consid onlin algorithm z first claim z releas packet 0 packet b arriv otherwis packet b may arriv arbitrarili far futur make delay jitter onlin algorithm arbitrarili larg henc time b delta x b1 new packet arriv algorithm z still store first packet sinc buffer space 2b gamma assumpt forc releas least immedi sinc delay packet 0 equal follow definit delayjitt delayjitt releas sequenc least x case onlin algorithm less b space consid scenario batch b packet arriv togeth time 0 batch b packet arriv time larg sinc onlin algorithm releas packet 0 time 0 delay jitter least tb gamma 1 arbitrarili larg 4 distribut delayjitt control section 3 consid singl delayjitt regul section prove interest properti compos mani delayjitt regul employ algorithm b specif consid path link connect node v sourc v destin make simplifi assumpt propag delay link determinist denot event arriv packet k node j arrivalk j releas packet k node v j sendk j input stream gener sourc fsendk 0g k farrivalk 1g k output stream fsendk mg k node 2bm buffer space simplic assum divid b distribut algorithm follow algorithm bd distribut onlin delayjitt control 1 j node buffer space 2bm specif node j set send k releas packet k close possibl send k j subject 2bmfeasibl see algorithm b prove jitter control capabl algorithm bd jitter control capabl central jitter control algorithm b total buffer space certain condit begin sequenc explain shortli put differ one lose jitter control capabl divid buffer space along path precis result given theorem theorem 41 suppos given arriv sequenc k0 exist central offlin algorithm attain jitter j use space b packet 0 releas time arrivalbm oe releas sequenc node v 0 releas sequenc fsend k mg k gener algorithm bd node v delay jitter j intuit addit condit way releas first packet rel earli central optim algorithm condit suffic compens distribut natur algorithm bd condit also necessari algorithm input system start algorithm offlin algorithm still wait arbitrarili long start releas packet algorithm bd bound start releas packet even 2b proof essenti adapt proof algorithm b section 3 distribut set highlight distinguish point let propag delay link v j total delay link path first lemma bound desir releas time packet one node term desir releas time upstream node lemma 42 node 1 j packet k send k k send proof consid lower bound first algorithm send 0 send 0 sinc 1 send 0 send 0 obtain induct k send k prove lower bound prove upper bound first claim 1 send k send k 0 k eq 7 follow fact specif algorithm b node start releas packet first b buffer therefor none first b packet releas late node prove upper bound induct j base case trivial induct step fix j consid send algorithm send 0 x 7 send 0 x induct k rearrang case underflow argu packet late output node v n late node way lemma 43 send k send k send k proof first show node v j send k k j send k 1 true sinc specif algorithm b time send k j buffer node j empti henc node v j gamma1 sent packet k time send k k impli send k send 1 therefor node v j send k summat obtain send k send k case overflow show analog properti overflow output node result chain reaction overflow node lemma 44 send k send k send k proof prove send k send k send send bound buffer size send k gamma assumpt send send word packet k overflow node packet k overflow node 1 henc send lemma follow lemma use proof follow variant lemma 34 lemma 45 let k0 bfeasibl sequenc given arriv sequenc send 0 arrivalbm 1 0 k gammaj oe 0 send k gamma send k j oe bm proof send k send k done lemma 33 1 send k send k send k send k 0 lemma 43 send k sinc send k send 0 sinc send 0 arriv send 0 k send k send k send k send k b sinc offlin b space send b arriv send 0 send theorem 41 follow lemma 45 combin lemma 36 independ onlin algorithm 5 ratejitt control section consid problem minim ratejitt ie keep rate packet releas within tightest possibl bound shall use equival concept minim differ interdepartur time present onlin algorithm ratejitt control use space 2b compar offlin algorithm use space b guarante jitter j algorithm guarante rate jitter j constant c also show obtain rate jitter multipl factor optim simpl modif algorithm algorithm work without knowledg exact averag interarriv time case jitter guarante come effect initi period packet may releas slowli also show without doubl space guarante term optim ratejitt made asid remark offlin ratejitt control solv optim use linearprogram techniqu 51 onlin ratejitt control algorithm turn describ main result section onlin algorithm ratejitt control algorithm specifi follow paramet ffl b buffer size offlin algorithm ie b space paramet onlin algorithm b ffl min bound minimum maximum interdepartur time offlin algorithm ffl x averag interdepartur time input also output sequenc paramet min max thought requir worst rate jitter bound applic will toler goal ratejitt control algorithm minim rate jitter subject assumpt space b suffici offlin algorithm bound interdepartur time rang min max trivial choic min max x min x max minim maxim inter arriv time input sequenc howev use tighter min max one may get much stronger guarante jitter guarante express term b h j best rate jitter given arriv sequenc attain offlin algorithm use space b note onlin algorithm even achiev rate jitter max gammai min may nontrivi bound perform offlin algorithm whose precis specif may depend event arbitrarili far futur basic idea algorithm next releas time monoton decreas function current number packet buffer word packet buffer lower interdepartur time packet thu higher releas rate algorithm c onlin ratejitt control algorithm use b space possibl number 0 j 2b h packet buffer associ time denot idtj defin follow let note idtj monoton decreas function j algorithm start buffer load stage packet accumul releas first time number j packet buffer satisfi idtj x let g let denot first time number packet buffer reach time load stage first packet releas follow rule govern remaind execut algorithm variabl last departur maintain whose valu time last packet sent time last departureidtj j number packet current buffer deliv packet updat last departur ratejitt bound algorithm c given follow theorem theorem 51 let j best ratejitt attain offlin algorithm use buffer space b given arriv sequenc maxim ratejitt releas sequenc gener algorithm c j h never idea proof theorem 51 number packet buffer never slot away slot correspond rate gener optim offlin algorithm formal analyz algorithm c fix optim execut offlin algorithm let us denot maximum minimum interdepartur time offlin execut max min respect henc jitter attain offlin algorithm quantiti also defin follow term note l u shall also use follow shorthand notat let b denot number packet store time buffer algorithm c offlin algorithm respect let ie mani packet algorithm c offlin algorithm time use extens follow trivial properti differ lemma 52 gammab difft b proof immedi fact 0 b b let number packet sent algorithm c time interv analog offlin algorithm follow lemma state differ modifi accord differ packet releas lemma 53 two time point proof consid event time interv arriv increas number store packet offlin algorithm c henc chang differ follow difft 2 exactli differ number packet sent two algorithm given interv signific lemma 53 allow us ignor packet arriv analyz space requir algorithm need consid differ space requir offlin algorithm follow lemma bound minim interdepartur time algorithm c exampl lemma 54 time difft u 1 proof let point time b u 1 lemma follow immedi assum b u point b 0 u b 0 u point exist sinc b consid time interv interv min releas offlin algorithm algorithm c releas least u min henc sinc lemma 52 difft 0 u result follow lemma 53 similarli bound differ lemma 55 time difft proof let point time case b point b 0 l b 0 l point 0 must exist sinc b l time interv l b result follow lemma 53 prove theorem 51 proof theorem 51 lemma 54 time b henc minim interdepartur time algorithm c smaller min less b2 imax gammai min h lemma 55 time maxim interdepartur time algorithm c larger max less b h sinc sinc packet releas time theorem follow worthwhil note doubl space mandatori onlin ratejitt control well delayjitt control follow theorem impli theorem 56 let 1 b exist arriv sequenc offlin algorithm use space b get 0jitter onlin algorithm use 2b gamma buffer space get ratejitt least x proof theorem 56 similar proof theorem 37 therefor omit 52 adapt unknown x avoid need know x advanc will toler slow rate initi segment onlin algorithm done chang specif load stage algorithm c termin buffer contain b packet correspond interarriv time max oppos interarriv time x origin specif thereaft algorithm start releas packet accord specif idt call result algorithm c gamma bound time elaps execut c gamma buffer size reach valu l clearli point onward guarante made theorem 51 hold true algorithm c gamma well lemma 57 consid execut algorithm c gamma let time initi load end let first time b proof first time b consid time interv length denot number packet arriv interv consid offlin algorithm 1 consid execut algorithm time interv interdepartur time least therefor ymaxiffi use eq 8 sinc b definit ie gammay sum note gammab 53 multipl rate jitter applic may use defin jitter ratio maxim minim interarriv time call measur multipl rate jitter mrate jitter short easi adapt algorithm c case interest mrate jitter need defin case obtain follow result use proof techniqu theorem 51 theorem 58 let j best mratejitt attain offlin algorithm use buffer space b given arriv sequenc maxim mratejitt releas sequenc gener algorithm c use function idtm j delta h 6 conclus paper studi jitter control algorithm measur term guarante rel best possibl offlin algorithm result delay jitter show simpl algorithm fill half buffer strong rel properti rate jitter propos simpl algorithm releas rate proport fill level buffer show rel guarante quit strong well studi simpl distribut model jitter control leav work analyz realist model system includ multipl stream interest network topolog r onlin comput competit analysi client requir realtim commun servic atm network concept rate control server highspe network competit snoopi cach engin approach comput network isochron applic requir jittercontrol network amort effici list updat page rule comput network atm forum technic committe guarante delay jitter bound packet switch network charcter traffic behavior provid endtoend servic guarante within atm network servic disciplin guarante perform servic packetswitch network comparison ratebas servic disciplin new architectur packet switch network protocol tr amort effici list updat page rule stopandgo queue framework congest manag comparison ratebas servic disciplin persess endtoend delay distribut call admiss problem realtim applic qo requir atm network 2nd ed leaveintim comput network 3rd ed engin approach comput network onlin comput competit analysi character traffic behavior provid endtoend servic guarante within atm network ctr khuller problem column acm transact algorithm talg v2 n1 p130134 januari 2006 pal mainak chatterje sajal k da twolevel resourc manag scheme wireless network base usersatisfact acm sigmobil mobil comput commun review v9 n4 octob 2005 yipe gong bin liu wenji li perform inputqueu cellbas switch two prioriti class proceed 15th intern confer comput commun p507514 august 1214 2002 mumbai maharashtra india