Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\work\mss_core3_mss\mss_ccc_0\mss_core3_mss_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module MSS_CORE3_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\work\mss_core3_mss\mss_ccc_0\mss_core3_mss_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module MSS_CORE3_MSS_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\work\mss_core3_mss\mss_ccc_0\mss_core3_mss_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module MSS_CORE3_MSS_tmp_MSS_CCC_0_MSS_CCC) 

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":222:4:222:9|Removing sequential instance pixel_increment[7:0] of view:PrimLib.dff(prim) in hierarchy view:work.adc_controller_0(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":222:4:222:9|Boundary register pixel_increment[7:0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@W: BN132 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\cr_int.v":170:0:170:5|Removing sequential instance psram_cr_0.cr_int_i0.ncs0,  because it is equivalent to instance psram_cr_0.cr_int_i0.nbyte_en_1[0]

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 129MB)

@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[4] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOO0I[2] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[31] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[30] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[29] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[28] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[27] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[26] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[25] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[24] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[23] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[22] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[21] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[20] is always 0, optimizing ...
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3OOl[30] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3OOl[31] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
Encoding state machine CAHBLTllOI[7:0] (view:COREAHBLITE_LIB.CAHBLTlI1_1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":494:0:494:5|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBLTllOI[7:0] (view:COREAHBLITE_LIB.CAHBLTlI1_0(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":494:0:494:5|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBtoAPB3IOI[4:0] (view:work.CAHBtoAPB3O(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine CAHBtoAPB3OIl[2:0] (view:work.CAHBtoAPB3IOl(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\heartbeat.v":26:4:26:9|Found counter in view:work.heartbeat(verilog) inst count[32:0]
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF184 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\pupil_detect.v":138:18:138:39|Found 8 by 8 bit subtractor, 'un4_max_length_0_0[7:0]'
@N: MF176 |Default generator successful 
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\pupil_detect.v":145:15:145:51|Found 8 bit by 8 bit '<' comparator, 'un1_max_length'
@N: MF176 |Default generator successful 
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":222:4:222:9|Found counter in view:work.adc_controller_1(verilog) inst timer[7:0]
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":222:4:222:9|Found counter in view:work.adc_controller_1(verilog) inst pixel_increment[7:0]
Encoding state machine adc_state[4:0] (view:work.adc_controller_1(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
@N: MF184 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":123:20:123:41|Found 12 by 12 bit subtractor, 'tmp_data_0_0[11:0]'
@N: MF176 |Default generator successful 
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":169:20:169:45|Found 9 bit by 9 bit '<' comparator, 'un1_timer_132'
@N: MF239 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":169:30:169:44|Found 9-bit decrementor, 'un1_track_counts[8:0]'
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":478:4:478:9|Found counter in view:work.stonyman_1(verilog) inst mask_pixel_row[6:0]
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":478:4:478:9|Found counter in view:work.stonyman_1(verilog) inst mask_pixel_col[6:0]
Encoding state machine main_state[11:0] (view:work.stonyman_1(verilog))
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0011 -> 000000001000
   0100 -> 000000010000
   0101 -> 000000100000
   0110 -> 000001000000
   0111 -> 000010000000
   1000 -> 000100000000
   1001 -> 001000000000
   1010 -> 010000000000
   1011 -> 100000000000
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":281:12:281:46|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_1\.pulse_pin_state_nxt311'
@N: MF238 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":222:39:222:61|Found 8-bit incrementor, 'un44_reg_value_nxt[7:0]'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":221:8:284:55|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_0\.pulse_pin_state_nxt287'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":221:8:284:55|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_1\.pulse_pin_state_nxt312'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_0\.pulse_pin_state_nxt84'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_1\.pulse_pin_state_nxt121'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_2\.pulse_pin_state_nxt156'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_3\.pulse_pin_state_nxt191'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_4\.pulse_pin_state_nxt219'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_5\.pulse_pin_state_nxt254'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":281:12:281:46|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_0\.pulse_pin_state_nxt286'
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":478:4:478:9|Register bit sub_state[3] is always 0, optimizing ...
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":222:4:222:9|Found counter in view:work.adc_controller_0(verilog) inst timer[7:0]
Encoding state machine adc_state[4:0] (view:work.adc_controller_0(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
@N: MF184 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":123:20:123:41|Found 12 by 12 bit subtractor, 'tmp_data_0_0[11:0]'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":169:20:169:45|Found 9 bit by 9 bit '<' comparator, 'un1_timer_132'
@N: MF239 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\adc_controller.v":169:30:169:44|Found 9-bit decrementor, 'un1_track_counts[8:0]'
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":478:4:478:9|Found counter in view:work.stonyman_0(verilog) inst mask_pixel_row[6:0]
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":478:4:478:9|Found counter in view:work.stonyman_0(verilog) inst mask_pixel_col[6:0]
Encoding state machine main_state[11:0] (view:work.stonyman_0(verilog))
original code -> new code
   0000 -> 000000000001
   0001 -> 000000000010
   0010 -> 000000000100
   0011 -> 000000001000
   0100 -> 000000010000
   0101 -> 000000100000
   0110 -> 000001000000
   0111 -> 000010000000
   1000 -> 000100000000
   1001 -> 001000000000
   1010 -> 010000000000
   1011 -> 100000000000
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":281:12:281:46|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_1\.pulse_pin_state_nxt311'
@N: MF238 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":222:39:222:61|Found 8-bit incrementor, 'un44_reg_value_nxt[7:0]'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":221:8:284:55|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_0\.pulse_pin_state_nxt287'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":221:8:284:55|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_1\.pulse_pin_state_nxt312'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_0\.pulse_pin_state_nxt84'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_1\.pulse_pin_state_nxt121'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_2\.pulse_pin_state_nxt156'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_3\.pulse_pin_state_nxt191'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_4\.pulse_pin_state_nxt219'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":261:12:261:46|Found 8 bit by 8 bit '<' comparator, 'SET_VAL_5\.pulse_pin_state_nxt254'
@N: MF179 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":281:12:281:46|Found 8 bit by 8 bit '<' comparator, 'GOTO_VAL_0\.pulse_pin_state_nxt286'
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":478:4:478:9|Register bit sub_state[3] is always 0, optimizing ...
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\cr_int.v":116:0:116:5|Found counter in view:work.cr_int(verilog) inst ac_counter[3:0]
@N:"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\cr_int.v":91:0:91:5|Found counter in view:work.cr_int(verilog) inst op_counter[3:0]
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[16] is always 0, optimizing ...
@W: MO160 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1610:0:1610:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIlIl is always 0, optimizing ...
@W: BN132 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v":646:0:646:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.PWRITE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI[2]
@W: BN132 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v":152:0:152:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.PENABLE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.CAHBtoAPB3OIl[1]

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 171MB peak: 171MB)

@N: BN362 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\hdl\stonyman_controller.v":359:8:359:11|Removing sequential instance imager_0.stonyman1.newline_sample of view:PrimLib.lat(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 156MB peak: 172MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 155MB peak: 216MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 159MB peak: 216MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:37s; Memory used current: 191MB peak: 216MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:38s; Memory used current: 187MB peak: 216MB)


Finished preparing to map (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:38s; Memory used current: 190MB peak: 216MB)


Finished technology mapping (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:39s; Memory used current: 232MB peak: 244MB)

@N: FP130 |Promoting Net imager_0.adc0.img_buf_newline_1_sqmuxa_62 on CLKINT  imager_0.adc0.img_buf_newline_1_sqmuxa_62_inferred_clock 
@N: FP130 |Promoting Net imager_0.adc0.img_buf_newline_1_sqmuxa_117 on CLKINT  imager_0.adc0.img_buf_newline_1_sqmuxa_117_inferred_clock 
@N: FP130 |Promoting Net imager_0.adc0.img_buf_newline_1_sqmuxa_115 on CLKINT  imager_0.adc0.img_buf_newline_1_sqmuxa_115_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:40s; Memory used current: 232MB peak: 244MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:41s; Memory used current: 235MB peak: 244MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 1136 clock pin(s) of sequential element(s)
113 gated/generated clock tree(s) driving 890 clock pin(s) of sequential element(s)
0 instances converted, 890 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type                Fanout     Sample Instance      
--------------------------------------------------------------------------------------------------------
@K:CKID0114       MSS_CORE3_MSS_0     clock definition on hierarchy     1136       heartbeat_0.pulse_out
========================================================================================================
================================================================================== Gated/Generated Clocks ==================================================================================
Clock Tree ID     Driving Element                                                       Drive Element Type     Fanout     Sample Instance                          Explanation              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       imager_0.adc0.img_buf_newline_1_sqmuxa_46_inferred_clock_RNO          NOR2A                  8          imager_0.adc0.img_buf_newline_1[881]     No clocks found on inputs
@K:CKID0002       imager_0.adc0.img_buf_newline_1_sqmuxa_23_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[873]     No clocks found on inputs
@K:CKID0003       imager_0.adc0.img_buf_newline_1_sqmuxa_52_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[865]     No clocks found on inputs
@K:CKID0004       imager_0.adc0.img_buf_newline_1_sqmuxa_15_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[857]     No clocks found on inputs
@K:CKID0005       imager_0.adc0.img_buf_newline_1_sqmuxa_18_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[849]     No clocks found on inputs
@K:CKID0006       imager_0.adc0.img_buf_newline_1_sqmuxa_36_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[841]     No clocks found on inputs
@K:CKID0007       imager_0.adc0.img_buf_newline_1_sqmuxa_55_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[833]     No clocks found on inputs
@K:CKID0008       imager_0.adc0.img_buf_newline_1_sqmuxa_58_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[825]     No clocks found on inputs
@K:CKID0009       imager_0.adc0.img_buf_newline_1_sqmuxa_47_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[817]     No clocks found on inputs
@K:CKID0010       imager_0.adc0.img_buf_newline_1_sqmuxa_32_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[809]     No clocks found on inputs
@K:CKID0011       imager_0.adc0.img_buf_newline_1_sqmuxa_14_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[801]     No clocks found on inputs
@K:CKID0012       imager_0.adc0.img_buf_newline_1_sqmuxa_22_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[793]     No clocks found on inputs
@K:CKID0013       imager_0.adc0.img_buf_newline_1_sqmuxa_49_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[785]     No clocks found on inputs
@K:CKID0014       imager_0.adc0.img_buf_newline_1_sqmuxa_35_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[777]     No clocks found on inputs
@K:CKID0015       imager_0.adc0.img_buf_newline_1_sqmuxa_57_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[769]     No clocks found on inputs
@K:CKID0016       imager_0.adc0.img_buf_newline_1_sqmuxa_34_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[761]     No clocks found on inputs
@K:CKID0017       imager_0.adc0.img_buf_newline_1_sqmuxa_40_inferred_clock_RNO          NOR2A                  8          imager_0.adc0.img_buf_newline_1[753]     No clocks found on inputs
@K:CKID0018       imager_0.adc0.img_buf_newline_1_sqmuxa_43_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[745]     No clocks found on inputs
@K:CKID0019       imager_0.adc0.img_buf_newline_1_sqmuxa_56_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[737]     No clocks found on inputs
@K:CKID0020       imager_0.adc0.img_buf_newline_1_sqmuxa_21_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[729]     No clocks found on inputs
@K:CKID0021       imager_0.adc0.img_buf_newline_1_sqmuxa_26_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[721]     No clocks found on inputs
@K:CKID0022       imager_0.adc0.img_buf_newline_1_sqmuxa_28_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[713]     No clocks found on inputs
@K:CKID0023       imager_0.adc0.img_buf_newline_1_sqmuxa_20_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[705]     No clocks found on inputs
@K:CKID0024       imager_0.adc0.img_buf_newline_1_sqmuxa_13_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[697]     No clocks found on inputs
@K:CKID0025       imager_0.adc0.img_buf_newline_1_sqmuxa_42_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[689]     No clocks found on inputs
@K:CKID0026       imager_0.adc0.img_buf_newline_1_sqmuxa_45_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[681]     No clocks found on inputs
@K:CKID0027       imager_0.adc0.img_buf_newline_1_sqmuxa_48_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[673]     No clocks found on inputs
@K:CKID0028       imager_0.adc0.img_buf_newline_1_sqmuxa_51_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[665]     No clocks found on inputs
@K:CKID0029       imager_0.adc0.img_buf_newline_1_sqmuxa_27_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[657]     No clocks found on inputs
@K:CKID0030       imager_0.adc0.img_buf_newline_1_sqmuxa_38_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[649]     No clocks found on inputs
@K:CKID0031       imager_0.adc0.img_buf_newline_1_sqmuxa_44_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[641]     No clocks found on inputs
@K:CKID0032       imager_0.adc0.img_buf_newline_1_sqmuxa_39_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[633]     No clocks found on inputs
@K:CKID0033       imager_0.adc0.img_buf_newline_1_sqmuxa_65_inferred_clock_RNO          NOR2A                  8          imager_0.adc0.img_buf_newline_1[625]     No clocks found on inputs
@K:CKID0034       imager_0.adc0.img_buf_newline_1_sqmuxa_86_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[617]     No clocks found on inputs
@K:CKID0035       imager_0.adc0.img_buf_newline_1_sqmuxa_82_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[609]     No clocks found on inputs
@K:CKID0036       imager_0.adc0.img_buf_newline_1_sqmuxa_83_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[601]     No clocks found on inputs
@K:CKID0037       imager_0.adc0.img_buf_newline_1_sqmuxa_122_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[593]     No clocks found on inputs
@K:CKID0038       imager_0.adc0.img_buf_newline_1_sqmuxa_119_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[585]     No clocks found on inputs
@K:CKID0039       imager_0.adc0.img_buf_newline_1_sqmuxa_92_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[577]     No clocks found on inputs
@K:CKID0040       imager_0.adc0.img_buf_newline_1_sqmuxa_61_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[569]     No clocks found on inputs
@K:CKID0041       imager_0.adc0.img_buf_newline_1_sqmuxa_76_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[561]     No clocks found on inputs
@K:CKID0042       imager_0.adc0.img_buf_newline_1_sqmuxa_72_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[553]     No clocks found on inputs
@K:CKID0043       imager_0.adc0.img_buf_newline_1_sqmuxa_94_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[545]     No clocks found on inputs
@K:CKID0044       imager_0.adc0.img_buf_newline_1_sqmuxa_84_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[537]     No clocks found on inputs
@K:CKID0045       imager_0.adc0.img_buf_newline_1_sqmuxa_110_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[529]     No clocks found on inputs
@K:CKID0046       imager_0.adc0.img_buf_newline_1_sqmuxa_108_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[521]     No clocks found on inputs
@K:CKID0047       imager_0.adc0.img_buf_newline_1_sqmuxa_98_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[513]     No clocks found on inputs
@K:CKID0048       imager_0.adc0.img_buf_newline_1_sqmuxa_64_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[505]     No clocks found on inputs
@K:CKID0049       imager_0.adc0.img_buf_newline_1_sqmuxa_17_inferred_clock_RNO          NOR2A                  8          imager_0.adc0.img_buf_newline_1[497]     No clocks found on inputs
@K:CKID0050       imager_0.adc0.img_buf_newline_1_sqmuxa_16_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[489]     No clocks found on inputs
@K:CKID0051       imager_0.adc0.img_buf_newline_1_sqmuxa_25_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[481]     No clocks found on inputs
@K:CKID0052       imager_0.adc0.img_buf_newline_1_sqmuxa_37_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[473]     No clocks found on inputs
@K:CKID0053       imager_0.adc0.img_buf_newline_1_sqmuxa_29_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[465]     No clocks found on inputs
@K:CKID0054       imager_0.adc0.img_buf_newline_1_sqmuxa_53_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[457]     No clocks found on inputs
@K:CKID0055       imager_0.adc0.img_buf_newline_1_sqmuxa_54_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[449]     No clocks found on inputs
@K:CKID0056       imager_0.adc0.img_buf_newline_1_sqmuxa_33_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[441]     No clocks found on inputs
@K:CKID0057       imager_0.adc0.img_buf_newline_1_sqmuxa_12_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[433]     No clocks found on inputs
@K:CKID0058       imager_0.adc0.img_buf_newline_1_sqmuxa_19_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[425]     No clocks found on inputs
@K:CKID0059       imager_0.adc0.img_buf_newline_1_sqmuxa_24_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[417]     No clocks found on inputs
@K:CKID0060       imager_0.adc0.img_buf_newline_1_sqmuxa_inferred_clock_RNO             NOR3C                  8          imager_0.adc0.img_buf_newline_1[409]     No clocks found on inputs
@K:CKID0061       imager_0.adc0.img_buf_newline_1_sqmuxa_30_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[401]     No clocks found on inputs
@K:CKID0062       imager_0.adc0.img_buf_newline_1_sqmuxa_50_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[393]     No clocks found on inputs
@K:CKID0063       imager_0.adc0.img_buf_newline_1_sqmuxa_31_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[385]     No clocks found on inputs
@K:CKID0064       imager_0.adc0.img_buf_newline_1_sqmuxa_41_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[377]     No clocks found on inputs
@K:CKID0065       imager_0.adc0.img_buf_newline_1_sqmuxa_101_inferred_clock_RNO         NOR2A                  8          imager_0.adc0.img_buf_newline_1[369]     No clocks found on inputs
@K:CKID0066       imager_0.adc0.img_buf_newline_1_sqmuxa_123_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[361]     No clocks found on inputs
@K:CKID0067       imager_0.adc0.img_buf_newline_1_sqmuxa_102_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[353]     No clocks found on inputs
@K:CKID0068       imager_0.adc0.img_buf_newline_1_sqmuxa_88_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[345]     No clocks found on inputs
@K:CKID0069       imager_0.adc0.img_buf_newline_1_sqmuxa_85_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[337]     No clocks found on inputs
@K:CKID0070       imager_0.adc0.img_buf_newline_1_sqmuxa_63_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[329]     No clocks found on inputs
@K:CKID0071       imager_0.adc0.img_buf_newline_1_sqmuxa_81_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[321]     No clocks found on inputs
@K:CKID0072       imager_0.adc0.img_buf_newline_1_sqmuxa_100_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[313]     No clocks found on inputs
@K:CKID0073       imager_0.adc0.img_buf_newline_1_sqmuxa_116_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[305]     No clocks found on inputs
@K:CKID0074       imager_0.adc0.img_buf_newline_1_sqmuxa_69_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[297]     No clocks found on inputs
@K:CKID0075       imager_0.adc0.img_buf_newline_1_sqmuxa_78_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[289]     No clocks found on inputs
@K:CKID0076       imager_0.adc0.img_buf_newline_1_sqmuxa_66_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[281]     No clocks found on inputs
@K:CKID0077       imager_0.adc0.img_buf_newline_1_sqmuxa_91_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[273]     No clocks found on inputs
@K:CKID0078       imager_0.adc0.img_buf_newline_1_sqmuxa_106_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[265]     No clocks found on inputs
@K:CKID0079       imager_0.adc0.img_buf_newline_1_sqmuxa_118_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[257]     No clocks found on inputs
@K:CKID0080       imager_0.adc0.img_buf_newline_1_sqmuxa_112_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[249]     No clocks found on inputs
@K:CKID0081       imager_0.adc0.img_buf_newline_1_sqmuxa_70_inferred_clock_RNO          NOR2A                  8          imager_0.adc0.img_buf_newline_1[241]     No clocks found on inputs
@K:CKID0082       imager_0.adc0.img_buf_newline_1_sqmuxa_120_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[233]     No clocks found on inputs
@K:CKID0083       imager_0.adc0.img_buf_newline_1_sqmuxa_75_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[225]     No clocks found on inputs
@K:CKID0084       imager_0.adc0.img_buf_newline_1_sqmuxa_67_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[217]     No clocks found on inputs
@K:CKID0085       imager_0.adc0.img_buf_newline_1_sqmuxa_105_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[209]     No clocks found on inputs
@K:CKID0086       imager_0.adc0.img_buf_newline_1_sqmuxa_107_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[201]     No clocks found on inputs
@K:CKID0087       imager_0.adc0.img_buf_newline_1_sqmuxa_60_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[193]     No clocks found on inputs
@K:CKID0088       imager_0.adc0.img_buf_newline_1_sqmuxa_77_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[185]     No clocks found on inputs
@K:CKID0089       imager_0.adc0.img_buf_newline_1_sqmuxa_113_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[177]     No clocks found on inputs
@K:CKID0090       imager_0.adc0.img_buf_newline_1_sqmuxa_74_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[169]     No clocks found on inputs
@K:CKID0091       imager_0.adc0.img_buf_newline_1_sqmuxa_73_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[161]     No clocks found on inputs
@K:CKID0092       imager_0.adc0.img_buf_newline_1_sqmuxa_99_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[153]     No clocks found on inputs
@K:CKID0093       imager_0.adc0.img_buf_newline_1_sqmuxa_109_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[145]     No clocks found on inputs
@K:CKID0094       imager_0.adc0.img_buf_newline_1_sqmuxa_121_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[137]     No clocks found on inputs
@K:CKID0095       imager_0.adc0.img_buf_newline_1_sqmuxa_103_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[129]     No clocks found on inputs
@K:CKID0096       imager_0.adc0.img_buf_newline_1_sqmuxa_93_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[121]     No clocks found on inputs
@K:CKID0097       imager_0.adc0.img_buf_newline_1_sqmuxa_80_inferred_clock_RNO          NOR2A                  8          imager_0.adc0.img_buf_newline_1[113]     No clocks found on inputs
@K:CKID0098       imager_0.adc0.img_buf_newline_1_sqmuxa_96_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[105]     No clocks found on inputs
@K:CKID0099       imager_0.adc0.img_buf_newline_1_sqmuxa_71_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[73]      No clocks found on inputs
@K:CKID0100       imager_0.adc0.img_buf_newline_1_sqmuxa_68_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[65]      No clocks found on inputs
@K:CKID0101       imager_0.adc0.img_buf_newline_1_sqmuxa_79_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[57]      No clocks found on inputs
@K:CKID0102       imager_0.adc0.img_buf_newline_1_sqmuxa_104_inferred_clock_RNO         NOR3B                  8          imager_0.adc0.img_buf_newline_1[49]      No clocks found on inputs
@K:CKID0103       imager_0.adc0.img_buf_newline_1_sqmuxa_89_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[41]      No clocks found on inputs
@K:CKID0104       imager_0.adc0.img_buf_newline_1_sqmuxa_90_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[33]      No clocks found on inputs
@K:CKID0105       imager_0.adc0.img_buf_newline_1_sqmuxa_114_inferred_clock_RNO         NOR3C                  8          imager_0.adc0.img_buf_newline_1[25]      No clocks found on inputs
@K:CKID0106       imager_0.adc0.img_buf_newline_1_sqmuxa_95_inferred_clock_RNO          NOR3B                  8          imager_0.adc0.img_buf_newline_1[17]      No clocks found on inputs
@K:CKID0107       imager_0.adc0.img_buf_newline_1_sqmuxa_97_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[10]      No clocks found on inputs
@K:CKID0108       imager_0.adc0.img_buf_newline_1_sqmuxa_87_inferred_clock_RNO          NOR3C                  8          imager_0.adc0.img_buf_newline_1[1]       No clocks found on inputs
@K:CKID0109       imager_0.adc0.pixel_increment_RNICM46_0[4]                            NOR3B                  8          imager_0.adc0.img_buf_newline_1[81]      No clocks found on inputs
@K:CKID0110       imager_0.adc0.pixel_increment_RNICM46[4]                              NOR3B                  8          imager_0.adc0.img_buf_newline_1[89]      No clocks found on inputs
@K:CKID0111       imager_0.adc0.pixel_increment_RNICM46_1[4]                            NOR3B                  8          imager_0.adc0.img_buf_newline_1[100]     No clocks found on inputs
@K:CKID0112       imager_0.adc0.img_buf_newline_1_sqmuxa_111_inferred_clock_RNO         NOR3C                  1          imager_0.adc0.img_buf_newline_1[0]       No clocks found on inputs
@K:CKID0113       imager_0.stonyman0.un1_newline_sample_0_sqmuxa_inferred_clock_RNO     AO1                    1          imager_0.stonyman0.newline_sample        No clocks found on inputs
============================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:41s; Memory used current: 213MB peak: 244MB)

Writing Analyst data base C:\Users\Sam\Dropbox\Lab11\SensEye-2\software\smartfusion\synthesis\synwork\TOPLEVEL_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:42s; Memory used current: 224MB peak: 244MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:43s; Memory used current: 231MB peak: 244MB)


Start final timing analysis (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:44s; Memory used current: 225MB peak: 244MB)

@W: MT246 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\work\mss_core3_mss\mss_core3_mss.v":666:7:666:18|Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\sam\dropbox\lab11\senseye-2\software\smartfusion\component\work\mss_core3_mss\mss_ccc_0\mss_core3_mss_tmp_mss_ccc_0_mss_ccc.v":96:15:96:22|Blackbox MSS_XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock FCLK with period 25.00ns 
Found clock FAB_CLK with period 25.00ns 
@W: MT420 |Found inferred clock stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.stonyman0.un1_newline_sample_0_sqmuxa"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_115"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_117"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_62"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_46"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_23"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_52"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_15"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_18"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_36"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_55"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_58"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_47"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_32"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_14"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_22"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_49"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_35"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_57"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_34"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_40"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_43"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_56"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_21"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_26"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_28"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_20"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_13"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_42"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_45"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_48"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_51"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_27"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_38"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_44"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_39"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_65"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_86"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_82"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_83"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_122"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_119"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_92"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_61"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_76"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_72"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_94"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_84"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_110"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_108"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_98"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_64"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_17"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_16"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_25"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_37"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_29"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_53"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_54"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_33"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_12"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_19"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_24"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_30"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_50"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_31"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_41"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_101"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_123"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_102"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_88"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_85"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_63"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_81"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_100"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_116"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_69"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_78"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_66"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_91"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_106"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_118"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_112"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_70"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_120"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_75"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_67"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_105"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_107"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_60"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_77"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_113"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_74"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_73"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_99"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_109"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_121"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_103"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_93"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_80"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_96"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_71"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_68"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_79"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_104"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_89"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_90"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_114"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_95"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_97"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_87"

@W: MT420 |Found inferred clock adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imager_0.adc0.img_buf_newline_1_sqmuxa_111"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 13 14:14:54 2016
#


Top view:               TOPLEVEL
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    40.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    C:\Users\Sam\Dropbox\Lab11\SensEye-2\software\smartfusion\component\work\MSS_CORE3_MSS\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -18.939

                                                                 Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                                                   Frequency     Frequency     Period        Period        Slack       Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                                                          40.0 MHz      24.0 MHz      25.000        41.698        -16.698     declared     clk_group_0          
FCLK                                                             40.0 MHz      NA            25.000        NA            NA          declared     clk_group_0          
adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_57 
adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_90 
adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_103
adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_110
adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_64 
adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_65 
adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_109
adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_56 
adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_91 
adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_94 
adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_102
adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_112
adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_55 
adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_63 
adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_93 
adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_85 
adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_92 
adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_61 
adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_53 
adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_51 
adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_104
adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_58 
adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_98 
adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_100
adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_108
adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_62 
adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_84 
adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_82 
adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_97 
adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_50 
adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_89 
adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_96 
adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_83 
adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_88 
adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_113
adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_105
adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_87 
adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_101
adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_52 
adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_86 
adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_111
adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_60 
adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_59 
adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_107
adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_95 
adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_99 
adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_106
adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_27 
adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_74 
adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_13 
adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_44 
adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_66 
adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_81 
adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_38 
adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_30 
adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_11 
adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_40 
adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_33 
adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_12 
adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_72 
adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_23 
adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_24 
adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_31 
adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_73 
adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_26 
adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_39 
adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_10 
adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_17 
adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_43 
adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_79 
adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_78 
adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_70 
adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_45 
adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_80 
adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_3  
adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_46 
adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_8  
adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_7  
adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_37 
adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_75 
adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_18 
adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_71 
adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_5  
adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_16 
adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_4  
adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_67 
adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock      80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_22 
adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_42 
adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_49 
adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_47 
adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_19 
adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_9  
adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_29 
adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_36 
adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_28 
adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_68 
adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_21 
adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_69 
adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_2  
adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_34 
adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_25 
adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_6  
adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_15 
adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_41 
adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_14 
adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_35 
adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_76 
adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_32 
adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_20 
adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_77 
adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock     80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_48 
adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock         80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_54 
stonyman_0|un1_newline_sample_0_sqmuxa_inferred_clock            80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_0  
stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock            80.0 MHz      NA            12.500        NA            NA          inferred     Inferred_clkgroup_1  
System                                                           80.0 MHz      171.5 MHz     12.500        5.831         6.669       system       system_clkgroup      
=======================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                      Ending                                                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                        System                                                        |  12.500      6.669    |  No paths    -      |  No paths    -      |  No paths    -    
System                                                        FAB_CLK                                                       |  25.000      -18.939  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       System                                                        |  25.000      14.625   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       FAB_CLK                                                       |  25.000      -16.698  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock      |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                                                       adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
stonyman_1|un1_newline_sample_0_sqmuxa_inferred_clock         FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_111_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_87_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_97_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_95_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_114_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_90_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_89_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_104_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_79_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_68_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_71_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_62_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_117_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_115_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_96_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_80_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_93_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_103_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_121_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_109_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_99_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_73_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_74_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_113_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_77_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_60_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_107_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_105_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_67_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_75_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_120_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_70_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_112_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_118_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_106_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_91_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_66_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_78_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_69_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_116_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_100_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_81_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_63_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_85_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_88_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_102_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_123_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_101_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_41_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_31_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_50_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_30_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_inferred_clock      FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_24_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_19_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_12_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_33_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_54_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_53_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_29_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_37_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_25_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_16_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_17_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_64_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_98_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_108_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_110_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_84_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_94_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_72_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_76_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_61_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_92_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_119_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_122_inferred_clock  FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_83_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_82_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_86_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_65_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_39_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_44_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_38_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_27_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_51_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_48_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_45_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_42_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_13_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_20_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_28_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_26_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_21_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_56_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_43_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_40_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_34_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_57_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_35_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_49_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_22_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_14_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_32_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_47_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_58_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_55_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_36_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_18_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_15_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_52_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_23_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
adc_controller_1|img_buf_newline_1_sqmuxa_46_inferred_clock   FAB_CLK                                                       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                               Arrival            
Instance                               Reference     Type         Pin     Net                 Time        Slack  
                                       Clock                                                                     
-----------------------------------------------------------------------------------------------------------------
imager_0.stonyman1.ptr_value[2]        FAB_CLK       DFN1E0C1     Q       ptr_value[2]        0.737       -16.698
imager_0.stonyman0.ptr_value[2]        FAB_CLK       DFN1E0C1     Q       ptr_value[2]        0.737       -15.231
imager_0.stonyman1.ptr_value[1]        FAB_CLK       DFN1E0C1     Q       ptr_value[1]        0.737       -15.160
imager_0.stonyman1.reg_value_1_[1]     FAB_CLK       DFN1E1C1     Q       reg_value_1_[1]     0.737       -14.383
imager_0.stonyman1.reg_value_0_[1]     FAB_CLK       DFN1E1C1     Q       reg_value_0_[1]     0.737       -14.277
imager_0.stonyman1.reg_value_1_[0]     FAB_CLK       DFN1E1C1     Q       reg_value_1_[0]     0.580       -14.221
imager_0.stonyman1.reg_value_0_[0]     FAB_CLK       DFN1E1C1     Q       reg_value_0_[0]     0.580       -14.204
imager_0.stonyman1.reg_value_2_[1]     FAB_CLK       DFN1E1C1     Q       reg_value_2_[1]     0.737       -14.167
imager_0.stonyman1.reg_value_4_[1]     FAB_CLK       DFN1E1C1     Q       reg_value_4_[1]     0.737       -14.167
imager_0.stonyman1.reg_value_3_[1]     FAB_CLK       DFN1E1C1     Q       reg_value_3_[1]     0.737       -14.161
=================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                         Required            
Instance                                 Reference     Type         Pin     Net                           Time         Slack  
                                         Clock                                                                                
------------------------------------------------------------------------------------------------------------------------------
imager_0.stonyman1.sub_state[0]          FAB_CLK       DFN1E0C1     D       sub_state_nxt[0]              24.461       -16.698
imager_0.stonyman1.sub_state[1]          FAB_CLK       DFN1E0C1     D       sub_state_nxt[1]              24.461       -16.620
imager_0.stonyman1.sub_state[0]          FAB_CLK       DFN1E0C1     E       sub_state_nxt_0_sqmuxa_11     24.566       -16.250
imager_0.stonyman1.sub_state[1]          FAB_CLK       DFN1E0C1     E       sub_state_nxt_0_sqmuxa_11     24.566       -16.250
imager_0.stonyman1.sub_state[2]          FAB_CLK       DFN1E0C1     E       sub_state_nxt_0_sqmuxa_11     24.566       -16.250
imager_0.stonyman1.sub_state[2]          FAB_CLK       DFN1E0C1     D       sub_state_nxt[2]              24.461       -15.832
imager_0.stonyman0.sub_state[1]          FAB_CLK       DFN1E0C1     D       sub_state_nxt[1]              24.461       -15.231
imager_0.stonyman1.mask_pixel_col[0]     FAB_CLK       DFN1E1C1     E       mask_pixel_cole               24.600       -15.172
imager_0.stonyman1.mask_pixel_col[1]     FAB_CLK       DFN1E1C1     E       mask_pixel_cole               24.600       -15.172
imager_0.stonyman1.mask_pixel_col[2]     FAB_CLK       DFN1E1C1     E       mask_pixel_cole               24.600       -15.172
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      41.159
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.698

    Number of logic level(s):                29
    Starting point:                          imager_0.stonyman1.ptr_value[2] / Q
    Ending point:                            imager_0.stonyman1.sub_state[0] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
imager_0.stonyman1.ptr_value[2]                                  DFN1E0C1     Q        Out     0.737     0.737       -         
ptr_value[2]                                                     Net          -        -       4.008     -           120       
imager_0.stonyman1.reg_value_3__RNI665V[1]                       MX2          S        In      -         4.745       -         
imager_0.stonyman1.reg_value_3__RNI665V[1]                       MX2          Y        Out     0.480     5.224       -         
N_1333                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNIDBCK1[1]                         MX2          B        In      -         5.546       -         
imager_0.stonyman1.ptr_value_RNIDBCK1[1]                         MX2          Y        Out     0.586     6.132       -         
N_1341                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNIQKQU3[0]                         MX2          B        In      -         6.453       -         
imager_0.stonyman1.ptr_value_RNIQKQU3[0]                         MX2          Y        Out     0.586     7.039       -         
un45_reg_value_nxt[1]                                            Net          -        -       2.522     -           26        
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_14     OR2A         A        In      -         9.560       -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_14     OR2A         Y        Out     0.537     10.098      -         
N_2_6                                                            Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_20     AO1C         C        In      -         10.419      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_20     AO1C         Y        Out     0.633     11.052      -         
N_8_6                                                            Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_23     OA1A         B        In      -         11.373      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_23     OA1A         Y        Out     0.902     12.275      -         
N_11_6                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_24     OA1          A        In      -         12.597      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_24     OA1          Y        Out     0.984     13.580      -         
DWACT_COMP0_E_6[2]                                               Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_25     AO1          B        In      -         13.902      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_25     AO1          Y        Out     0.567     14.468      -         
pulse_pin_state_nxt312                                           Net          -        -       2.466     -           24        
imager_0.stonyman1.pulse_pin_state_RNI9L0912_2[0]                NOR2A        A        In      -         16.935      -         
imager_0.stonyman1.pulse_pin_state_RNI9L0912_2[0]                NOR2A        Y        Out     0.516     17.451      -         
pulse_pin_state_RNI9L0912_2[0]                                   Net          -        -       0.322     -           1         
imager_0.stonyman1.pulse_pin_state_RNIR8OV25[0]                  OR3A         C        In      -         17.772      -         
imager_0.stonyman1.pulse_pin_state_RNIR8OV25[0]                  OR3A         Y        Out     0.681     18.453      -         
un1_reg_value_nxt_3                                              Net          -        -       3.201     -           50        
imager_0.stonyman1.reg_value_7__RNIUSQ9G5[2]                     MX2          S        In      -         21.655      -         
imager_0.stonyman1.reg_value_7__RNIUSQ9G5[2]                     MX2          Y        Out     0.480     22.134      -         
N_1108                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.reg_value_7__RNIPJSJI7[2]                     MX2          A        In      -         22.456      -         
imager_0.stonyman1.reg_value_7__RNIPJSJI7[2]                     MX2          Y        Out     0.568     23.024      -         
reg_value_nxt_7__56[2]                                           Net          -        -       0.386     -           2         
imager_0.stonyman1.ptr_value_RNIC7AC5F[2]                        MX2          B        In      -         23.410      -         
imager_0.stonyman1.ptr_value_RNIC7AC5F[2]                        MX2          Y        Out     0.586     23.996      -         
N_1214                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNIG6B0301[1]                       MX2          B        In      -         24.317      -         
imager_0.stonyman1.ptr_value_RNIG6B0301[1]                       MX2          Y        Out     0.586     24.903      -         
N_1222                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNILUKO802[0]                       MX2          B        In      -         25.224      -         
imager_0.stonyman1.ptr_value_RNILUKO802[0]                       MX2          Y        Out     0.586     25.810      -         
un1_reg_value_nxt_0__0[2]                                        Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIJITR802[2]                  XOR2         A        In      -         26.131      -         
imager_0.stonyman1.mask_pixel_col_RNIJITR802[2]                  XOR2         Y        Out     0.408     26.540      -         
un1_mask_pixel_col_2                                             Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIT42A12[3]                   XO1          C        In      -         26.861      -         
imager_0.stonyman1.mask_pixel_col_RNIT42A12[3]                   XO1          Y        Out     0.490     27.352      -         
un1_mask_pixel_col_NE_2                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIDFVLGS3[0]                  OR3          C        In      -         27.673      -         
imager_0.stonyman1.mask_pixel_col_RNIDFVLGS3[0]                  OR3          Y        Out     0.751     28.424      -         
un1_mask_pixel_col_NE_5                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIFSRLVA[4]                   OR3          C        In      -         28.745      -         
imager_0.stonyman1.mask_pixel_col_RNIFSRLVA[4]                   OR3          Y        Out     0.751     29.496      -         
state_nxt14                                                      Net          -        -       2.218     -           17        
imager_0.stonyman1.main_state_RNI6EVHRK[1]                       NOR2A        A        In      -         31.714      -         
imager_0.stonyman1.main_state_RNI6EVHRK[1]                       NOR2A        Y        Out     0.627     32.341      -         
main_state_RNI6EVHRK[1]                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.main_state_RNI2ECSSD2[1]                      OR3          C        In      -         32.663      -         
imager_0.stonyman1.main_state_RNI2ECSSD2[1]                      OR3          Y        Out     0.751     33.413      -         
N_1369_1                                                         Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNIOKGQIM2[4]                      NOR2B        B        In      -         33.799      -         
imager_0.stonyman1.main_state_RNIOKGQIM2[4]                      NOR2B        Y        Out     0.627     34.427      -         
sub_N_5_mux                                                      Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNI2N5U2A[4]                       NOR2A        A        In      -         34.813      -         
imager_0.stonyman1.main_state_RNI2N5U2A[4]                       NOR2A        Y        Out     0.627     35.440      -         
main_N_6                                                         Net          -        -       0.322     -           1         
imager_0.stonyman1.main_state_RNICGUV3H3[4]                      OR2          A        In      -         35.761      -         
imager_0.stonyman1.main_state_RNICGUV3H3[4]                      OR2          Y        Out     0.507     36.269      -         
main_state_RNICGUV3H3[4]                                         Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNIUDVM4H3[4]                      XNOR2        A        In      -         36.655      -         
imager_0.stonyman1.main_state_RNIUDVM4H3[4]                      XNOR2        Y        Out     0.408     37.063      -         
N_1784                                                           Net          -        -       0.386     -           2         
imager_0.stonyman1.pulse_pin_state_RNI6IFFJG2[0]                 NOR3B        B        In      -         37.449      -         
imager_0.stonyman1.pulse_pin_state_RNI6IFFJG2[0]                 NOR3B        Y        Out     0.607     38.055      -         
sub_state_nxt_10_sqmuxa_1_3                                      Net          -        -       0.322     -           1         
imager_0.stonyman1.pulse_pin_state_RNIU4D5L82[0]                 NOR2A        A        In      -         38.377      -         
imager_0.stonyman1.pulse_pin_state_RNIU4D5L82[0]                 NOR2A        Y        Out     0.627     39.004      -         
sub_state_nxt_10_sqmuxa                                          Net          -        -       0.386     -           2         
imager_0.stonyman1.sub_state_RNO_2[0]                            NOR2         B        In      -         39.390      -         
imager_0.stonyman1.sub_state_RNO_2[0]                            NOR2         Y        Out     0.646     40.036      -         
sub_state_RNO_2_0[0]                                             Net          -        -       0.322     -           1         
imager_0.stonyman1.sub_state_RNO[0]                              MX2          S        In      -         40.358      -         
imager_0.stonyman1.sub_state_RNO[0]                              MX2          Y        Out     0.480     40.838      -         
sub_state_nxt[0]                                                 Net          -        -       0.322     -           1         
imager_0.stonyman1.sub_state[0]                                  DFN1E0C1     D        In      -         41.159      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 41.698 is 18.860(45.2%) logic and 22.838(54.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      41.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.680

    Number of logic level(s):                29
    Starting point:                          imager_0.stonyman1.ptr_value[2] / Q
    Ending point:                            imager_0.stonyman1.sub_state[0] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
imager_0.stonyman1.ptr_value[2]                                  DFN1E0C1     Q        Out     0.737     0.737       -         
ptr_value[2]                                                     Net          -        -       4.008     -           120       
imager_0.stonyman1.reg_value_5__RNI2MCE[1]                       MX2          S        In      -         4.745       -         
imager_0.stonyman1.reg_value_5__RNI2MCE[1]                       MX2          Y        Out     0.480     5.224       -         
N_1325                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNIDBCK1[1]                         MX2          A        In      -         5.546       -         
imager_0.stonyman1.ptr_value_RNIDBCK1[1]                         MX2          Y        Out     0.568     6.114       -         
N_1341                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNIQKQU3[0]                         MX2          B        In      -         6.436       -         
imager_0.stonyman1.ptr_value_RNIQKQU3[0]                         MX2          Y        Out     0.586     7.021       -         
un45_reg_value_nxt[1]                                            Net          -        -       2.522     -           26        
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_14     OR2A         A        In      -         9.543       -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_14     OR2A         Y        Out     0.537     10.080      -         
N_2_6                                                            Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_20     AO1C         C        In      -         10.402      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_20     AO1C         Y        Out     0.633     11.034      -         
N_8_6                                                            Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_23     OA1A         B        In      -         11.356      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_23     OA1A         Y        Out     0.902     12.258      -         
N_11_6                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_24     OA1          A        In      -         12.579      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_24     OA1          Y        Out     0.984     13.563      -         
DWACT_COMP0_E_6[2]                                               Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_25     AO1          B        In      -         13.884      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_25     AO1          Y        Out     0.567     14.451      -         
pulse_pin_state_nxt312                                           Net          -        -       2.466     -           24        
imager_0.stonyman1.pulse_pin_state_RNI9L0912_2[0]                NOR2A        A        In      -         16.917      -         
imager_0.stonyman1.pulse_pin_state_RNI9L0912_2[0]                NOR2A        Y        Out     0.516     17.433      -         
pulse_pin_state_RNI9L0912_2[0]                                   Net          -        -       0.322     -           1         
imager_0.stonyman1.pulse_pin_state_RNIR8OV25[0]                  OR3A         C        In      -         17.755      -         
imager_0.stonyman1.pulse_pin_state_RNIR8OV25[0]                  OR3A         Y        Out     0.681     18.436      -         
un1_reg_value_nxt_3                                              Net          -        -       3.201     -           50        
imager_0.stonyman1.reg_value_7__RNIUSQ9G5[2]                     MX2          S        In      -         21.637      -         
imager_0.stonyman1.reg_value_7__RNIUSQ9G5[2]                     MX2          Y        Out     0.480     22.117      -         
N_1108                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.reg_value_7__RNIPJSJI7[2]                     MX2          A        In      -         22.438      -         
imager_0.stonyman1.reg_value_7__RNIPJSJI7[2]                     MX2          Y        Out     0.568     23.007      -         
reg_value_nxt_7__56[2]                                           Net          -        -       0.386     -           2         
imager_0.stonyman1.ptr_value_RNIC7AC5F[2]                        MX2          B        In      -         23.392      -         
imager_0.stonyman1.ptr_value_RNIC7AC5F[2]                        MX2          Y        Out     0.586     23.978      -         
N_1214                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNIG6B0301[1]                       MX2          B        In      -         24.300      -         
imager_0.stonyman1.ptr_value_RNIG6B0301[1]                       MX2          Y        Out     0.586     24.885      -         
N_1222                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNILUKO802[0]                       MX2          B        In      -         25.207      -         
imager_0.stonyman1.ptr_value_RNILUKO802[0]                       MX2          Y        Out     0.586     25.793      -         
un1_reg_value_nxt_0__0[2]                                        Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIJITR802[2]                  XOR2         A        In      -         26.114      -         
imager_0.stonyman1.mask_pixel_col_RNIJITR802[2]                  XOR2         Y        Out     0.408     26.523      -         
un1_mask_pixel_col_2                                             Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIT42A12[3]                   XO1          C        In      -         26.844      -         
imager_0.stonyman1.mask_pixel_col_RNIT42A12[3]                   XO1          Y        Out     0.490     27.334      -         
un1_mask_pixel_col_NE_2                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIDFVLGS3[0]                  OR3          C        In      -         27.656      -         
imager_0.stonyman1.mask_pixel_col_RNIDFVLGS3[0]                  OR3          Y        Out     0.751     28.406      -         
un1_mask_pixel_col_NE_5                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIFSRLVA[4]                   OR3          C        In      -         28.728      -         
imager_0.stonyman1.mask_pixel_col_RNIFSRLVA[4]                   OR3          Y        Out     0.751     29.479      -         
state_nxt14                                                      Net          -        -       2.218     -           17        
imager_0.stonyman1.main_state_RNI6EVHRK[1]                       NOR2A        A        In      -         31.696      -         
imager_0.stonyman1.main_state_RNI6EVHRK[1]                       NOR2A        Y        Out     0.627     32.324      -         
main_state_RNI6EVHRK[1]                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.main_state_RNI2ECSSD2[1]                      OR3          C        In      -         32.645      -         
imager_0.stonyman1.main_state_RNI2ECSSD2[1]                      OR3          Y        Out     0.751     33.396      -         
N_1369_1                                                         Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNIOKGQIM2[4]                      NOR2B        B        In      -         33.782      -         
imager_0.stonyman1.main_state_RNIOKGQIM2[4]                      NOR2B        Y        Out     0.627     34.409      -         
sub_N_5_mux                                                      Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNI2N5U2A[4]                       NOR2A        A        In      -         34.795      -         
imager_0.stonyman1.main_state_RNI2N5U2A[4]                       NOR2A        Y        Out     0.627     35.422      -         
main_N_6                                                         Net          -        -       0.322     -           1         
imager_0.stonyman1.main_state_RNICGUV3H3[4]                      OR2          A        In      -         35.744      -         
imager_0.stonyman1.main_state_RNICGUV3H3[4]                      OR2          Y        Out     0.507     36.251      -         
main_state_RNICGUV3H3[4]                                         Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNIUDVM4H3[4]                      XNOR2        A        In      -         36.637      -         
imager_0.stonyman1.main_state_RNIUDVM4H3[4]                      XNOR2        Y        Out     0.408     37.046      -         
N_1784                                                           Net          -        -       0.386     -           2         
imager_0.stonyman1.pulse_pin_state_RNI6IFFJG2[0]                 NOR3B        B        In      -         37.431      -         
imager_0.stonyman1.pulse_pin_state_RNI6IFFJG2[0]                 NOR3B        Y        Out     0.607     38.038      -         
sub_state_nxt_10_sqmuxa_1_3                                      Net          -        -       0.322     -           1         
imager_0.stonyman1.pulse_pin_state_RNIU4D5L82[0]                 NOR2A        A        In      -         38.359      -         
imager_0.stonyman1.pulse_pin_state_RNIU4D5L82[0]                 NOR2A        Y        Out     0.627     38.987      -         
sub_state_nxt_10_sqmuxa                                          Net          -        -       0.386     -           2         
imager_0.stonyman1.sub_state_RNO_2[0]                            NOR2         B        In      -         39.373      -         
imager_0.stonyman1.sub_state_RNO_2[0]                            NOR2         Y        Out     0.646     40.019      -         
sub_state_RNO_2_0[0]                                             Net          -        -       0.322     -           1         
imager_0.stonyman1.sub_state_RNO[0]                              MX2          S        In      -         40.341      -         
imager_0.stonyman1.sub_state_RNO[0]                              MX2          Y        Out     0.480     40.820      -         
sub_state_nxt[0]                                                 Net          -        -       0.322     -           1         
imager_0.stonyman1.sub_state[0]                                  DFN1E0C1     D        In      -         41.142      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 41.680 is 18.842(45.2%) logic and 22.838(54.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      41.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.680

    Number of logic level(s):                29
    Starting point:                          imager_0.stonyman1.ptr_value[2] / Q
    Ending point:                            imager_0.stonyman1.sub_state[0] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
imager_0.stonyman1.ptr_value[2]                                  DFN1E0C1     Q        Out     0.737     0.737       -         
ptr_value[2]                                                     Net          -        -       4.008     -           120       
imager_0.stonyman1.reg_value_2__RNI4UOM[1]                       MX2          S        In      -         4.745       -         
imager_0.stonyman1.reg_value_2__RNI4UOM[1]                       MX2          Y        Out     0.480     5.224       -         
N_1309                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNI9RJ32[1]                         MX2          B        In      -         5.546       -         
imager_0.stonyman1.ptr_value_RNI9RJ32[1]                         MX2          Y        Out     0.586     6.132       -         
N_1317                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNIQKQU3[0]                         MX2          A        In      -         6.453       -         
imager_0.stonyman1.ptr_value_RNIQKQU3[0]                         MX2          Y        Out     0.568     7.021       -         
un45_reg_value_nxt[1]                                            Net          -        -       2.522     -           26        
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_14     OR2A         A        In      -         9.543       -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_14     OR2A         Y        Out     0.537     10.080      -         
N_2_6                                                            Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_20     AO1C         C        In      -         10.402      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_20     AO1C         Y        Out     0.633     11.034      -         
N_8_6                                                            Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_23     OA1A         B        In      -         11.356      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_23     OA1A         Y        Out     0.902     12.258      -         
N_11_6                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_24     OA1          A        In      -         12.579      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_24     OA1          Y        Out     0.984     13.563      -         
DWACT_COMP0_E_6[2]                                               Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_25     AO1          B        In      -         13.884      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_25     AO1          Y        Out     0.567     14.451      -         
pulse_pin_state_nxt312                                           Net          -        -       2.466     -           24        
imager_0.stonyman1.pulse_pin_state_RNI9L0912_2[0]                NOR2A        A        In      -         16.917      -         
imager_0.stonyman1.pulse_pin_state_RNI9L0912_2[0]                NOR2A        Y        Out     0.516     17.433      -         
pulse_pin_state_RNI9L0912_2[0]                                   Net          -        -       0.322     -           1         
imager_0.stonyman1.pulse_pin_state_RNIR8OV25[0]                  OR3A         C        In      -         17.755      -         
imager_0.stonyman1.pulse_pin_state_RNIR8OV25[0]                  OR3A         Y        Out     0.681     18.436      -         
un1_reg_value_nxt_3                                              Net          -        -       3.201     -           50        
imager_0.stonyman1.reg_value_7__RNIUSQ9G5[2]                     MX2          S        In      -         21.637      -         
imager_0.stonyman1.reg_value_7__RNIUSQ9G5[2]                     MX2          Y        Out     0.480     22.117      -         
N_1108                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.reg_value_7__RNIPJSJI7[2]                     MX2          A        In      -         22.438      -         
imager_0.stonyman1.reg_value_7__RNIPJSJI7[2]                     MX2          Y        Out     0.568     23.007      -         
reg_value_nxt_7__56[2]                                           Net          -        -       0.386     -           2         
imager_0.stonyman1.ptr_value_RNIC7AC5F[2]                        MX2          B        In      -         23.392      -         
imager_0.stonyman1.ptr_value_RNIC7AC5F[2]                        MX2          Y        Out     0.586     23.978      -         
N_1214                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNIG6B0301[1]                       MX2          B        In      -         24.300      -         
imager_0.stonyman1.ptr_value_RNIG6B0301[1]                       MX2          Y        Out     0.586     24.885      -         
N_1222                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNILUKO802[0]                       MX2          B        In      -         25.207      -         
imager_0.stonyman1.ptr_value_RNILUKO802[0]                       MX2          Y        Out     0.586     25.793      -         
un1_reg_value_nxt_0__0[2]                                        Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIJITR802[2]                  XOR2         A        In      -         26.114      -         
imager_0.stonyman1.mask_pixel_col_RNIJITR802[2]                  XOR2         Y        Out     0.408     26.523      -         
un1_mask_pixel_col_2                                             Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIT42A12[3]                   XO1          C        In      -         26.844      -         
imager_0.stonyman1.mask_pixel_col_RNIT42A12[3]                   XO1          Y        Out     0.490     27.334      -         
un1_mask_pixel_col_NE_2                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIDFVLGS3[0]                  OR3          C        In      -         27.656      -         
imager_0.stonyman1.mask_pixel_col_RNIDFVLGS3[0]                  OR3          Y        Out     0.751     28.406      -         
un1_mask_pixel_col_NE_5                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIFSRLVA[4]                   OR3          C        In      -         28.728      -         
imager_0.stonyman1.mask_pixel_col_RNIFSRLVA[4]                   OR3          Y        Out     0.751     29.479      -         
state_nxt14                                                      Net          -        -       2.218     -           17        
imager_0.stonyman1.main_state_RNI6EVHRK[1]                       NOR2A        A        In      -         31.696      -         
imager_0.stonyman1.main_state_RNI6EVHRK[1]                       NOR2A        Y        Out     0.627     32.324      -         
main_state_RNI6EVHRK[1]                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.main_state_RNI2ECSSD2[1]                      OR3          C        In      -         32.645      -         
imager_0.stonyman1.main_state_RNI2ECSSD2[1]                      OR3          Y        Out     0.751     33.396      -         
N_1369_1                                                         Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNIOKGQIM2[4]                      NOR2B        B        In      -         33.782      -         
imager_0.stonyman1.main_state_RNIOKGQIM2[4]                      NOR2B        Y        Out     0.627     34.409      -         
sub_N_5_mux                                                      Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNI2N5U2A[4]                       NOR2A        A        In      -         34.795      -         
imager_0.stonyman1.main_state_RNI2N5U2A[4]                       NOR2A        Y        Out     0.627     35.422      -         
main_N_6                                                         Net          -        -       0.322     -           1         
imager_0.stonyman1.main_state_RNICGUV3H3[4]                      OR2          A        In      -         35.744      -         
imager_0.stonyman1.main_state_RNICGUV3H3[4]                      OR2          Y        Out     0.507     36.251      -         
main_state_RNICGUV3H3[4]                                         Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNIUDVM4H3[4]                      XNOR2        A        In      -         36.637      -         
imager_0.stonyman1.main_state_RNIUDVM4H3[4]                      XNOR2        Y        Out     0.408     37.046      -         
N_1784                                                           Net          -        -       0.386     -           2         
imager_0.stonyman1.pulse_pin_state_RNI6IFFJG2[0]                 NOR3B        B        In      -         37.431      -         
imager_0.stonyman1.pulse_pin_state_RNI6IFFJG2[0]                 NOR3B        Y        Out     0.607     38.038      -         
sub_state_nxt_10_sqmuxa_1_3                                      Net          -        -       0.322     -           1         
imager_0.stonyman1.pulse_pin_state_RNIU4D5L82[0]                 NOR2A        A        In      -         38.359      -         
imager_0.stonyman1.pulse_pin_state_RNIU4D5L82[0]                 NOR2A        Y        Out     0.627     38.987      -         
sub_state_nxt_10_sqmuxa                                          Net          -        -       0.386     -           2         
imager_0.stonyman1.sub_state_RNO_2[0]                            NOR2         B        In      -         39.373      -         
imager_0.stonyman1.sub_state_RNO_2[0]                            NOR2         Y        Out     0.646     40.019      -         
sub_state_RNO_2_0[0]                                             Net          -        -       0.322     -           1         
imager_0.stonyman1.sub_state_RNO[0]                              MX2          S        In      -         40.341      -         
imager_0.stonyman1.sub_state_RNO[0]                              MX2          Y        Out     0.480     40.820      -         
sub_state_nxt[0]                                                 Net          -        -       0.322     -           1         
imager_0.stonyman1.sub_state[0]                                  DFN1E0C1     D        In      -         41.142      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 41.680 is 18.842(45.2%) logic and 22.838(54.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      41.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.680

    Number of logic level(s):                29
    Starting point:                          imager_0.stonyman1.ptr_value[2] / Q
    Ending point:                            imager_0.stonyman1.sub_state[0] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
imager_0.stonyman1.ptr_value[2]                                  DFN1E0C1     Q        Out     0.737     0.737       -         
ptr_value[2]                                                     Net          -        -       4.008     -           120       
imager_0.stonyman1.reg_value_3__RNI665V[1]                       MX2          S        In      -         4.745       -         
imager_0.stonyman1.reg_value_3__RNI665V[1]                       MX2          Y        Out     0.480     5.224       -         
N_1333                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNIDBCK1[1]                         MX2          B        In      -         5.546       -         
imager_0.stonyman1.ptr_value_RNIDBCK1[1]                         MX2          Y        Out     0.586     6.132       -         
N_1341                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNIQKQU3[0]                         MX2          B        In      -         6.453       -         
imager_0.stonyman1.ptr_value_RNIQKQU3[0]                         MX2          Y        Out     0.586     7.039       -         
un45_reg_value_nxt[1]                                            Net          -        -       2.522     -           26        
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_14     OR2A         A        In      -         9.560       -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_14     OR2A         Y        Out     0.537     10.098      -         
N_2_6                                                            Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_20     AO1C         C        In      -         10.419      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_20     AO1C         Y        Out     0.633     11.052      -         
N_8_6                                                            Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_23     OA1A         B        In      -         11.373      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_23     OA1A         Y        Out     0.902     12.275      -         
N_11_6                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_24     OA1          A        In      -         12.597      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_24     OA1          Y        Out     0.984     13.580      -         
DWACT_COMP0_E_6[2]                                               Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_25     AO1          B        In      -         13.902      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_25     AO1          Y        Out     0.567     14.468      -         
pulse_pin_state_nxt312                                           Net          -        -       2.466     -           24        
imager_0.stonyman1.pulse_pin_state_RNI9L0912_2[0]                NOR2A        A        In      -         16.935      -         
imager_0.stonyman1.pulse_pin_state_RNI9L0912_2[0]                NOR2A        Y        Out     0.516     17.451      -         
pulse_pin_state_RNI9L0912_2[0]                                   Net          -        -       0.322     -           1         
imager_0.stonyman1.pulse_pin_state_RNIR8OV25[0]                  OR3A         C        In      -         17.772      -         
imager_0.stonyman1.pulse_pin_state_RNIR8OV25[0]                  OR3A         Y        Out     0.681     18.453      -         
un1_reg_value_nxt_3                                              Net          -        -       3.201     -           50        
imager_0.stonyman1.reg_value_6__RNISKE1G5[2]                     MX2          S        In      -         21.655      -         
imager_0.stonyman1.reg_value_6__RNISKE1G5[2]                     MX2          Y        Out     0.480     22.134      -         
N_1088                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.reg_value_6__RNIM7A7I7[2]                     MX2          A        In      -         22.456      -         
imager_0.stonyman1.reg_value_6__RNIM7A7I7[2]                     MX2          Y        Out     0.568     23.024      -         
reg_value_nxt_6__56[2]                                           Net          -        -       0.386     -           2         
imager_0.stonyman1.ptr_value_RNI6F5J4F[2]                        MX2          B        In      -         23.410      -         
imager_0.stonyman1.ptr_value_RNI6F5J4F[2]                        MX2          Y        Out     0.586     23.996      -         
N_1190                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNI1AFH501[1]                       MX2          B        In      -         24.317      -         
imager_0.stonyman1.ptr_value_RNI1AFH501[1]                       MX2          Y        Out     0.586     24.903      -         
N_1198                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNILUKO802[0]                       MX2          A        In      -         25.224      -         
imager_0.stonyman1.ptr_value_RNILUKO802[0]                       MX2          Y        Out     0.568     25.793      -         
un1_reg_value_nxt_0__0[2]                                        Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIJITR802[2]                  XOR2         A        In      -         26.114      -         
imager_0.stonyman1.mask_pixel_col_RNIJITR802[2]                  XOR2         Y        Out     0.408     26.523      -         
un1_mask_pixel_col_2                                             Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIT42A12[3]                   XO1          C        In      -         26.844      -         
imager_0.stonyman1.mask_pixel_col_RNIT42A12[3]                   XO1          Y        Out     0.490     27.334      -         
un1_mask_pixel_col_NE_2                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIDFVLGS3[0]                  OR3          C        In      -         27.656      -         
imager_0.stonyman1.mask_pixel_col_RNIDFVLGS3[0]                  OR3          Y        Out     0.751     28.406      -         
un1_mask_pixel_col_NE_5                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIFSRLVA[4]                   OR3          C        In      -         28.728      -         
imager_0.stonyman1.mask_pixel_col_RNIFSRLVA[4]                   OR3          Y        Out     0.751     29.479      -         
state_nxt14                                                      Net          -        -       2.218     -           17        
imager_0.stonyman1.main_state_RNI6EVHRK[1]                       NOR2A        A        In      -         31.696      -         
imager_0.stonyman1.main_state_RNI6EVHRK[1]                       NOR2A        Y        Out     0.627     32.324      -         
main_state_RNI6EVHRK[1]                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.main_state_RNI2ECSSD2[1]                      OR3          C        In      -         32.645      -         
imager_0.stonyman1.main_state_RNI2ECSSD2[1]                      OR3          Y        Out     0.751     33.396      -         
N_1369_1                                                         Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNIOKGQIM2[4]                      NOR2B        B        In      -         33.782      -         
imager_0.stonyman1.main_state_RNIOKGQIM2[4]                      NOR2B        Y        Out     0.627     34.409      -         
sub_N_5_mux                                                      Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNI2N5U2A[4]                       NOR2A        A        In      -         34.795      -         
imager_0.stonyman1.main_state_RNI2N5U2A[4]                       NOR2A        Y        Out     0.627     35.422      -         
main_N_6                                                         Net          -        -       0.322     -           1         
imager_0.stonyman1.main_state_RNICGUV3H3[4]                      OR2          A        In      -         35.744      -         
imager_0.stonyman1.main_state_RNICGUV3H3[4]                      OR2          Y        Out     0.507     36.251      -         
main_state_RNICGUV3H3[4]                                         Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNIUDVM4H3[4]                      XNOR2        A        In      -         36.637      -         
imager_0.stonyman1.main_state_RNIUDVM4H3[4]                      XNOR2        Y        Out     0.408     37.046      -         
N_1784                                                           Net          -        -       0.386     -           2         
imager_0.stonyman1.pulse_pin_state_RNI6IFFJG2[0]                 NOR3B        B        In      -         37.431      -         
imager_0.stonyman1.pulse_pin_state_RNI6IFFJG2[0]                 NOR3B        Y        Out     0.607     38.038      -         
sub_state_nxt_10_sqmuxa_1_3                                      Net          -        -       0.322     -           1         
imager_0.stonyman1.pulse_pin_state_RNIU4D5L82[0]                 NOR2A        A        In      -         38.359      -         
imager_0.stonyman1.pulse_pin_state_RNIU4D5L82[0]                 NOR2A        Y        Out     0.627     38.987      -         
sub_state_nxt_10_sqmuxa                                          Net          -        -       0.386     -           2         
imager_0.stonyman1.sub_state_RNO_2[0]                            NOR2         B        In      -         39.373      -         
imager_0.stonyman1.sub_state_RNO_2[0]                            NOR2         Y        Out     0.646     40.019      -         
sub_state_RNO_2_0[0]                                             Net          -        -       0.322     -           1         
imager_0.stonyman1.sub_state_RNO[0]                              MX2          S        In      -         40.341      -         
imager_0.stonyman1.sub_state_RNO[0]                              MX2          Y        Out     0.480     40.820      -         
sub_state_nxt[0]                                                 Net          -        -       0.322     -           1         
imager_0.stonyman1.sub_state[0]                                  DFN1E0C1     D        In      -         41.142      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 41.680 is 18.842(45.2%) logic and 22.838(54.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      41.142
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -16.680

    Number of logic level(s):                29
    Starting point:                          imager_0.stonyman1.ptr_value[2] / Q
    Ending point:                            imager_0.stonyman1.sub_state[0] / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                Pin      Pin               Arrival     No. of    
Name                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
imager_0.stonyman1.ptr_value[2]                                  DFN1E0C1     Q        Out     0.737     0.737       -         
ptr_value[2]                                                     Net          -        -       4.008     -           120       
imager_0.stonyman1.reg_value_3__RNI665V[1]                       MX2          S        In      -         4.745       -         
imager_0.stonyman1.reg_value_3__RNI665V[1]                       MX2          Y        Out     0.480     5.224       -         
N_1333                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNIDBCK1[1]                         MX2          B        In      -         5.546       -         
imager_0.stonyman1.ptr_value_RNIDBCK1[1]                         MX2          Y        Out     0.586     6.132       -         
N_1341                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNIQKQU3[0]                         MX2          B        In      -         6.453       -         
imager_0.stonyman1.ptr_value_RNIQKQU3[0]                         MX2          Y        Out     0.586     7.039       -         
un45_reg_value_nxt[1]                                            Net          -        -       2.522     -           26        
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_14     OR2A         A        In      -         9.560       -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_14     OR2A         Y        Out     0.537     10.098      -         
N_2_6                                                            Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_20     AO1C         C        In      -         10.419      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_20     AO1C         Y        Out     0.633     11.052      -         
N_8_6                                                            Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_23     OA1A         B        In      -         11.373      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_23     OA1A         Y        Out     0.902     12.275      -         
N_11_6                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_24     OA1          A        In      -         12.597      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_24     OA1          Y        Out     0.984     13.580      -         
DWACT_COMP0_E_6[2]                                               Net          -        -       0.322     -           1         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_25     AO1          B        In      -         13.902      -         
imager_0.stonyman1.GOTO_VAL_1\.pulse_pin_state_nxt312_0.I_25     AO1          Y        Out     0.567     14.468      -         
pulse_pin_state_nxt312                                           Net          -        -       2.466     -           24        
imager_0.stonyman1.pulse_pin_state_RNI9L0912_2[0]                NOR2A        A        In      -         16.935      -         
imager_0.stonyman1.pulse_pin_state_RNI9L0912_2[0]                NOR2A        Y        Out     0.516     17.451      -         
pulse_pin_state_RNI9L0912_2[0]                                   Net          -        -       0.322     -           1         
imager_0.stonyman1.pulse_pin_state_RNIR8OV25[0]                  OR3A         C        In      -         17.772      -         
imager_0.stonyman1.pulse_pin_state_RNIR8OV25[0]                  OR3A         Y        Out     0.681     18.453      -         
un1_reg_value_nxt_3                                              Net          -        -       3.201     -           50        
imager_0.stonyman1.reg_value_3__RNIMS98G5[2]                     MX2          S        In      -         21.655      -         
imager_0.stonyman1.reg_value_3__RNIMS98G5[2]                     MX2          Y        Out     0.480     22.134      -         
N_1028                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.reg_value_3__RNID3JHI7[2]                     MX2          A        In      -         22.456      -         
imager_0.stonyman1.reg_value_3__RNID3JHI7[2]                     MX2          Y        Out     0.568     23.024      -         
reg_value_nxt_3__56[2]                                           Net          -        -       0.386     -           2         
imager_0.stonyman1.ptr_value_RNIC7AC5F[2]                        MX2          A        In      -         23.410      -         
imager_0.stonyman1.ptr_value_RNIC7AC5F[2]                        MX2          Y        Out     0.568     23.978      -         
N_1214                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNIG6B0301[1]                       MX2          B        In      -         24.300      -         
imager_0.stonyman1.ptr_value_RNIG6B0301[1]                       MX2          Y        Out     0.586     24.885      -         
N_1222                                                           Net          -        -       0.322     -           1         
imager_0.stonyman1.ptr_value_RNILUKO802[0]                       MX2          B        In      -         25.207      -         
imager_0.stonyman1.ptr_value_RNILUKO802[0]                       MX2          Y        Out     0.586     25.793      -         
un1_reg_value_nxt_0__0[2]                                        Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIJITR802[2]                  XOR2         A        In      -         26.114      -         
imager_0.stonyman1.mask_pixel_col_RNIJITR802[2]                  XOR2         Y        Out     0.408     26.523      -         
un1_mask_pixel_col_2                                             Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIT42A12[3]                   XO1          C        In      -         26.844      -         
imager_0.stonyman1.mask_pixel_col_RNIT42A12[3]                   XO1          Y        Out     0.490     27.334      -         
un1_mask_pixel_col_NE_2                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIDFVLGS3[0]                  OR3          C        In      -         27.656      -         
imager_0.stonyman1.mask_pixel_col_RNIDFVLGS3[0]                  OR3          Y        Out     0.751     28.406      -         
un1_mask_pixel_col_NE_5                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.mask_pixel_col_RNIFSRLVA[4]                   OR3          C        In      -         28.728      -         
imager_0.stonyman1.mask_pixel_col_RNIFSRLVA[4]                   OR3          Y        Out     0.751     29.479      -         
state_nxt14                                                      Net          -        -       2.218     -           17        
imager_0.stonyman1.main_state_RNI6EVHRK[1]                       NOR2A        A        In      -         31.696      -         
imager_0.stonyman1.main_state_RNI6EVHRK[1]                       NOR2A        Y        Out     0.627     32.324      -         
main_state_RNI6EVHRK[1]                                          Net          -        -       0.322     -           1         
imager_0.stonyman1.main_state_RNI2ECSSD2[1]                      OR3          C        In      -         32.645      -         
imager_0.stonyman1.main_state_RNI2ECSSD2[1]                      OR3          Y        Out     0.751     33.396      -         
N_1369_1                                                         Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNIOKGQIM2[4]                      NOR2B        B        In      -         33.782      -         
imager_0.stonyman1.main_state_RNIOKGQIM2[4]                      NOR2B        Y        Out     0.627     34.409      -         
sub_N_5_mux                                                      Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNI2N5U2A[4]                       NOR2A        A        In      -         34.795      -         
imager_0.stonyman1.main_state_RNI2N5U2A[4]                       NOR2A        Y        Out     0.627     35.422      -         
main_N_6                                                         Net          -        -       0.322     -           1         
imager_0.stonyman1.main_state_RNICGUV3H3[4]                      OR2          A        In      -         35.744      -         
imager_0.stonyman1.main_state_RNICGUV3H3[4]                      OR2          Y        Out     0.507     36.251      -         
main_state_RNICGUV3H3[4]                                         Net          -        -       0.386     -           2         
imager_0.stonyman1.main_state_RNIUDVM4H3[4]                      XNOR2        A        In      -         36.637      -         
imager_0.stonyman1.main_state_RNIUDVM4H3[4]                      XNOR2        Y        Out     0.408     37.046      -         
N_1784                                                           Net          -        -       0.386     -           2         
imager_0.stonyman1.pulse_pin_state_RNI6IFFJG2[0]                 NOR3B        B        In      -         37.431      -         
imager_0.stonyman1.pulse_pin_state_RNI6IFFJG2[0]                 NOR3B        Y        Out     0.607     38.038      -         
sub_state_nxt_10_sqmuxa_1_3                                      Net          -        -       0.322     -           1         
imager_0.stonyman1.pulse_pin_state_RNIU4D5L82[0]                 NOR2A        A        In      -         38.359      -         
imager_0.stonyman1.pulse_pin_state_RNIU4D5L82[0]                 NOR2A        Y        Out     0.627     38.987      -         
sub_state_nxt_10_sqmuxa                                          Net          -        -       0.386     -           2         
imager_0.stonyman1.sub_state_RNO_2[0]                            NOR2         B        In      -         39.373      -         
imager_0.stonyman1.sub_state_RNO_2[0]                            NOR2         Y        Out     0.646     40.019      -         
sub_state_RNO_2_0[0]                                             Net          -        -       0.322     -           1         
imager_0.stonyman1.sub_state_RNO[0]                              MX2          S        In      -         40.341      -         
imager_0.stonyman1.sub_state_RNO[0]                              MX2          Y        Out     0.480     40.820      -         
sub_state_nxt[0]                                                 Net          -        -       0.322     -           1         
imager_0.stonyman1.sub_state[0]                                  DFN1E0C1     D        In      -         41.142      -         
===============================================================================================================================
Total path delay (propagation time + setup) of 41.680 is 18.842(45.2%) logic and 22.838(54.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                                        Arrival            
Instance                               Reference     Type           Pin              Net                                               Time        Slack  
                                       Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        M2FRESETn        reset_c                                           0.000       -18.939
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[18]     MSS_CORE3_MSS_0_MSS_MASTER_AHB_LITE_HADDR[18]     0.000       4.496  
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[17]     MSS_CORE3_MSS_0_MSS_MASTER_AHB_LITE_HADDR[17]     0.000       4.671  
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[16]     MSS_CORE3_MSS_0_MSS_MASTER_AHB_LITE_HADDR[16]     0.000       4.892  
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[19]     MSS_CORE3_MSS_0_MSS_MASTER_AHB_LITE_HADDR[19]     0.000       5.019  
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHTRANS[1]     MSS_CORE3_MSS_0_MSS_MASTER_AHB_LITE_HTRANS[1]     0.000       6.430  
MSS_CORE3_MSS_0.MSS_CCC_0.I_XTLOSC     System        MSS_XTLOSC     CLKOUT           N_CLKA_XTLOSC                                     0.000       6.669  
MSS_CORE3_MSS_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHLOCK         MSS_CORE3_MSS_0_MSS_MASTER_AHB_LITE_HLOCK         0.000       8.469  
MSS_CORE3_MSS_0.MSSINT_GPI_0           System        MSSINT         Y                MSSINT_GPI_0_Y                                    0.000       12.179 
MSS_CORE3_MSS_0.MSSINT_GPI_1           System        MSSINT         Y                MSSINT_GPI_1_Y                                    0.000       12.179 
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                              Required            
Instance                                  Reference     Type     Pin     Net                    Time         Slack  
                                          Clock                                                                     
--------------------------------------------------------------------------------------------------------------------
imager_0.blob_detect.found_end_blob       System        DFN1     D       found_end_blob_6       24.461       -18.939
imager_0.blob_detect.end_blob[2]          System        DFN1     D       N_55                   24.461       -18.562
imager_0.blob_detect.end_blob[3]          System        DFN1     D       N_53                   24.461       -18.562
imager_0.blob_detect.end_blob[4]          System        DFN1     D       N_50                   24.461       -18.562
imager_0.blob_detect.end_blob[5]          System        DFN1     D       N_46                   24.461       -18.562
imager_0.blob_detect.end_blob[6]          System        DFN1     D       N_43                   24.461       -18.562
imager_0.blob_detect.end_blob[7]          System        DFN1     D       end_blob_6[7]          24.461       -18.110
imager_0.blob_detect.end_blob[1]          System        DFN1     D       N_57                   24.461       -15.965
imager_0.blob_detect.end_blob[0]          System        DFN1     D       N_59                   24.427       -15.206
imager_0.blob_detect.found_begin_blob     System        DFN1     D       found_begin_blob_6     24.427       -13.762
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      43.400
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -18.939

    Number of logic level(s):                22
    Starting point:                          MSS_CORE3_MSS_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imager_0.blob_detect.found_end_blob / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin           Pin               Arrival     No. of    
Name                                                   Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
MSS_CORE3_MSS_0.MSS_ADLIB_INST                         MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
reset_c                                                Net         -             -       8.509     -           638       
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       B             In      -         8.509       -         
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       Y             Out     0.627     9.137       -         
pixel_inc_RNI6DBN[4]                                   Net         -             -       8.518     -           639       
imager_0.blob_detect.pixel_inc_RNI47UO[4]              NOR2B       A             In      -         17.655      -         
imager_0.blob_detect.pixel_inc_RNI47UO[4]              NOR2B       Y             Out     0.514     18.169      -         
pixel_inc_RNI47UO[4]                                   Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIDFFE2[3]             MX2         A             In      -         18.491      -         
imager_0.blob_detect.pixel_inc_RNIDFFE2[3]             MX2         Y             Out     0.579     19.069      -         
pixel_inc_RNIDFFE2[3]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNILDAQ5[2]             MX2         A             In      -         19.391      -         
imager_0.blob_detect.pixel_inc_RNILDAQ5[2]             MX2         Y             Out     0.579     19.969      -         
pixel_inc_RNILDAQ5[2]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIIV7MC[1]             MX2         A             In      -         20.291      -         
imager_0.blob_detect.pixel_inc_RNIIV7MC[1]             MX2         Y             Out     0.579     20.870      -         
pixel_inc_RNIIV7MC[1]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNITK39Q[0]             MX2         A             In      -         21.191      -         
imager_0.blob_detect.pixel_inc_RNITK39Q[0]             MX2         Y             Out     0.579     21.770      -         
pixel_inc_RNITK39Q[0]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNITNGJO1[6]            MX2         A             In      -         22.091      -         
imager_0.blob_detect.pixel_inc_RNITNGJO1[6]            MX2         Y             Out     0.579     22.670      -         
pixel_inc_RNITNGJO1[6]                                 Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNI6GL743[5]            MX2         A             In      -         22.991      -         
imager_0.blob_detect.pixel_inc_RNI6GL743[5]            MX2         Y             Out     0.579     23.570      -         
B_i_0[0]                                               Net         -             -       1.184     -           4         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       A             In      -         24.754      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       Y             Out     0.627     25.381      -         
N_2                                                    Net         -             -       0.322     -           1         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        A             In      -         25.703      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        Y             Out     1.062     26.765      -         
i2_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        B             In      -         27.150      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        Y             Out     0.933     28.084      -         
i4_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        B             In      -         28.470      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        Y             Out     0.933     29.403      -         
i6_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        B             In      -         29.789      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        Y             Out     0.933     30.722      -         
i8_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        B             In      -         31.108      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        Y             Out     0.933     32.041      -         
i10_mux                                                Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        B             In      -         32.427      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        Y             Out     0.933     33.360      -         
i12_mux_0                                              Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m37     AO13        B             In      -         33.746      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m37     AO13        Y             Out     0.933     34.679      -         
un1_img_buf_newline_7[8]                               Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIMNT10A[0]            OR3A        C             In      -         35.001      -         
imager_0.blob_detect.pixel_inc_RNIMNT10A[0]            OR3A        Y             Out     0.751     35.752      -         
found_end_blob8                                        Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob_RNIFV2L0A          OR2A        A             In      -         36.073      -         
imager_0.blob_detect.found_end_blob_RNIFV2L0A          OR2A        Y             Out     0.466     36.539      -         
N_99                                                   Net         -             -       1.279     -           5         
imager_0.blob_detect.pixel_inc_RNIRVHA5A[1]            OR2A        B             In      -         37.818      -         
imager_0.blob_detect.pixel_inc_RNIRVHA5A[1]            OR2A        Y             Out     0.514     38.332      -         
N_100                                                  Net         -             -       1.526     -           7         
imager_0.blob_detect.pixel_inc_RNI31TJ5A[1]            NOR2A       B             In      -         39.858      -         
imager_0.blob_detect.pixel_inc_RNI31TJ5A[1]            NOR2A       Y             Out     0.386     40.244      -         
end_blob_1_sqmuxa                                      Net         -             -       1.526     -           7         
imager_0.blob_detect.found_end_blob_RNO_1              OR2         A             In      -         41.770      -         
imager_0.blob_detect.found_end_blob_RNO_1              OR2         Y             Out     0.507     42.278      -         
un1_pixel_inc_0_sqmuxa                                 Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob_RNO                MX2B        S             In      -         42.599      -         
imager_0.blob_detect.found_end_blob_RNO                MX2B        Y             Out     0.480     43.079      -         
found_end_blob_6                                       Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob                    DFN1        D             In      -         43.400      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.939 is 15.545(35.4%) logic and 28.393(64.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      43.275
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -18.814

    Number of logic level(s):                22
    Starting point:                          MSS_CORE3_MSS_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imager_0.blob_detect.found_end_blob / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin           Pin               Arrival     No. of    
Name                                                   Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
MSS_CORE3_MSS_0.MSS_ADLIB_INST                         MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
reset_c                                                Net         -             -       8.509     -           638       
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       B             In      -         8.509       -         
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       Y             Out     0.627     9.137       -         
pixel_inc_RNI6DBN[4]                                   Net         -             -       8.518     -           639       
imager_0.blob_detect.pixel_inc_RNIG0C41[4]             MX2         S             In      -         17.655      -         
imager_0.blob_detect.pixel_inc_RNIG0C41[4]             MX2         Y             Out     0.396     18.051      -         
pixel_inc_RNIG0C41[4]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIPDG03[3]             MX2         A             In      -         18.372      -         
imager_0.blob_detect.pixel_inc_RNIPDG03[3]             MX2         Y             Out     0.579     18.951      -         
pixel_inc_RNIPDG03[3]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIFSAQ6[2]             MX2         A             In      -         19.273      -         
imager_0.blob_detect.pixel_inc_RNIFSAQ6[2]             MX2         Y             Out     0.579     19.851      -         
pixel_inc_RNIFSAQ6[2]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIQ18DE[1]             MX2         A             In      -         20.173      -         
imager_0.blob_detect.pixel_inc_RNIQ18DE[1]             MX2         Y             Out     0.579     20.751      -         
pixel_inc_RNIQ18DE[1]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIOJ1JT[0]             MX2         A             In      -         21.073      -         
imager_0.blob_detect.pixel_inc_RNIOJ1JT[0]             MX2         Y             Out     0.579     21.652      -         
pixel_inc_RNIOJ1JT[0]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNITNGJO1[6]            MX2         B             In      -         21.973      -         
imager_0.blob_detect.pixel_inc_RNITNGJO1[6]            MX2         Y             Out     0.572     22.545      -         
pixel_inc_RNITNGJO1[6]                                 Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNI6GL743[5]            MX2         A             In      -         22.866      -         
imager_0.blob_detect.pixel_inc_RNI6GL743[5]            MX2         Y             Out     0.579     23.445      -         
B_i_0[0]                                               Net         -             -       1.184     -           4         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       A             In      -         24.629      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       Y             Out     0.627     25.256      -         
N_2                                                    Net         -             -       0.322     -           1         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        A             In      -         25.578      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        Y             Out     1.062     26.640      -         
i2_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        B             In      -         27.025      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        Y             Out     0.933     27.959      -         
i4_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        B             In      -         28.344      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        Y             Out     0.933     29.278      -         
i6_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        B             In      -         29.663      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        Y             Out     0.933     30.597      -         
i8_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        B             In      -         30.983      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        Y             Out     0.933     31.916      -         
i10_mux                                                Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        B             In      -         32.302      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        Y             Out     0.933     33.235      -         
i12_mux_0                                              Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m37     AO13        B             In      -         33.621      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m37     AO13        Y             Out     0.933     34.554      -         
un1_img_buf_newline_7[8]                               Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIMNT10A[0]            OR3A        C             In      -         34.876      -         
imager_0.blob_detect.pixel_inc_RNIMNT10A[0]            OR3A        Y             Out     0.751     35.626      -         
found_end_blob8                                        Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob_RNIFV2L0A          OR2A        A             In      -         35.948      -         
imager_0.blob_detect.found_end_blob_RNIFV2L0A          OR2A        Y             Out     0.466     36.414      -         
N_99                                                   Net         -             -       1.279     -           5         
imager_0.blob_detect.pixel_inc_RNIRVHA5A[1]            OR2A        B             In      -         37.693      -         
imager_0.blob_detect.pixel_inc_RNIRVHA5A[1]            OR2A        Y             Out     0.514     38.207      -         
N_100                                                  Net         -             -       1.526     -           7         
imager_0.blob_detect.pixel_inc_RNI31TJ5A[1]            NOR2A       B             In      -         39.733      -         
imager_0.blob_detect.pixel_inc_RNI31TJ5A[1]            NOR2A       Y             Out     0.386     40.119      -         
end_blob_1_sqmuxa                                      Net         -             -       1.526     -           7         
imager_0.blob_detect.found_end_blob_RNO_1              OR2         A             In      -         41.645      -         
imager_0.blob_detect.found_end_blob_RNO_1              OR2         Y             Out     0.507     42.152      -         
un1_pixel_inc_0_sqmuxa                                 Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob_RNO                MX2B        S             In      -         42.474      -         
imager_0.blob_detect.found_end_blob_RNO                MX2B        Y             Out     0.480     42.953      -         
found_end_blob_6                                       Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob                    DFN1        D             In      -         43.275      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.814 is 15.420(35.2%) logic and 28.393(64.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      43.275
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -18.814

    Number of logic level(s):                22
    Starting point:                          MSS_CORE3_MSS_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imager_0.blob_detect.found_end_blob / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin           Pin               Arrival     No. of    
Name                                                   Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
MSS_CORE3_MSS_0.MSS_ADLIB_INST                         MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
reset_c                                                Net         -             -       8.509     -           638       
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       B             In      -         8.509       -         
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       Y             Out     0.627     9.137       -         
pixel_inc_RNI6DBN[4]                                   Net         -             -       8.518     -           639       
imager_0.blob_detect.pixel_inc_RNIQ62U[4]              MX2         S             In      -         17.655      -         
imager_0.blob_detect.pixel_inc_RNIQ62U[4]              MX2         Y             Out     0.396     18.051      -         
pixel_inc_RNIQ62U[4]                                   Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNI97FL2[3]             MX2         A             In      -         18.372      -         
imager_0.blob_detect.pixel_inc_RNI97FL2[3]             MX2         Y             Out     0.579     18.951      -         
pixel_inc_RNI97FL2[3]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIO0G36[2]             MX2         A             In      -         19.273      -         
imager_0.blob_detect.pixel_inc_RNIO0G36[2]             MX2         Y             Out     0.579     19.851      -         
pixel_inc_RNIO0G36[2]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNI7COUC[1]             MX2         A             In      -         20.173      -         
imager_0.blob_detect.pixel_inc_RNI7COUC[1]             MX2         Y             Out     0.579     20.751      -         
pixel_inc_RNI7COUC[1]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNI9NQMQ[0]             MX2         A             In      -         21.073      -         
imager_0.blob_detect.pixel_inc_RNI9NQMQ[0]             MX2         Y             Out     0.579     21.652      -         
pixel_inc_RNI9NQMQ[0]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNI2APSA1[6]            MX2         A             In      -         21.973      -         
imager_0.blob_detect.pixel_inc_RNI2APSA1[6]            MX2         Y             Out     0.579     22.552      -         
pixel_inc_RNI2APSA1[6]                                 Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNI6GL743[5]            MX2         B             In      -         22.873      -         
imager_0.blob_detect.pixel_inc_RNI6GL743[5]            MX2         Y             Out     0.572     23.445      -         
B_i_0[0]                                               Net         -             -       1.184     -           4         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       A             In      -         24.629      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       Y             Out     0.627     25.256      -         
N_2                                                    Net         -             -       0.322     -           1         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        A             In      -         25.578      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        Y             Out     1.062     26.640      -         
i2_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        B             In      -         27.025      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        Y             Out     0.933     27.959      -         
i4_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        B             In      -         28.344      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        Y             Out     0.933     29.278      -         
i6_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        B             In      -         29.663      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        Y             Out     0.933     30.597      -         
i8_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        B             In      -         30.983      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        Y             Out     0.933     31.916      -         
i10_mux                                                Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        B             In      -         32.302      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        Y             Out     0.933     33.235      -         
i12_mux_0                                              Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m37     AO13        B             In      -         33.621      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m37     AO13        Y             Out     0.933     34.554      -         
un1_img_buf_newline_7[8]                               Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIMNT10A[0]            OR3A        C             In      -         34.876      -         
imager_0.blob_detect.pixel_inc_RNIMNT10A[0]            OR3A        Y             Out     0.751     35.626      -         
found_end_blob8                                        Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob_RNIFV2L0A          OR2A        A             In      -         35.948      -         
imager_0.blob_detect.found_end_blob_RNIFV2L0A          OR2A        Y             Out     0.466     36.414      -         
N_99                                                   Net         -             -       1.279     -           5         
imager_0.blob_detect.pixel_inc_RNIRVHA5A[1]            OR2A        B             In      -         37.693      -         
imager_0.blob_detect.pixel_inc_RNIRVHA5A[1]            OR2A        Y             Out     0.514     38.207      -         
N_100                                                  Net         -             -       1.526     -           7         
imager_0.blob_detect.pixel_inc_RNI31TJ5A[1]            NOR2A       B             In      -         39.733      -         
imager_0.blob_detect.pixel_inc_RNI31TJ5A[1]            NOR2A       Y             Out     0.386     40.119      -         
end_blob_1_sqmuxa                                      Net         -             -       1.526     -           7         
imager_0.blob_detect.found_end_blob_RNO_1              OR2         A             In      -         41.645      -         
imager_0.blob_detect.found_end_blob_RNO_1              OR2         Y             Out     0.507     42.152      -         
un1_pixel_inc_0_sqmuxa                                 Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob_RNO                MX2B        S             In      -         42.474      -         
imager_0.blob_detect.found_end_blob_RNO                MX2B        Y             Out     0.480     42.953      -         
found_end_blob_6                                       Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob                    DFN1        D             In      -         43.275      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.814 is 15.420(35.2%) logic and 28.393(64.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      43.275
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -18.814

    Number of logic level(s):                22
    Starting point:                          MSS_CORE3_MSS_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imager_0.blob_detect.found_end_blob / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin           Pin               Arrival     No. of    
Name                                                   Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
MSS_CORE3_MSS_0.MSS_ADLIB_INST                         MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
reset_c                                                Net         -             -       8.509     -           638       
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       B             In      -         8.509       -         
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       Y             Out     0.627     9.137       -         
pixel_inc_RNI6DBN[4]                                   Net         -             -       8.518     -           639       
imager_0.blob_detect.pixel_inc_RNI7LM51[4]             MX2         S             In      -         17.655      -         
imager_0.blob_detect.pixel_inc_RNI7LM51[4]             MX2         Y             Out     0.396     18.051      -         
pixel_inc_RNI7LM51[4]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIET9R2[3]             MX2         A             In      -         18.372      -         
imager_0.blob_detect.pixel_inc_RNIET9R2[3]             MX2         Y             Out     0.579     18.951      -         
pixel_inc_RNIET9R2[3]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIIR876[2]             MX2         A             In      -         19.273      -         
imager_0.blob_detect.pixel_inc_RNIIR876[2]             MX2         Y             Out     0.579     19.851      -         
pixel_inc_RNIIR876[2]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNI9CGRC[1]             MX2         A             In      -         20.173      -         
imager_0.blob_detect.pixel_inc_RNI9CGRC[1]             MX2         Y             Out     0.579     20.751      -         
pixel_inc_RNI9CGRC[1]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNITK39Q[0]             MX2         B             In      -         21.073      -         
imager_0.blob_detect.pixel_inc_RNITK39Q[0]             MX2         Y             Out     0.572     21.645      -         
pixel_inc_RNITK39Q[0]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNITNGJO1[6]            MX2         A             In      -         21.966      -         
imager_0.blob_detect.pixel_inc_RNITNGJO1[6]            MX2         Y             Out     0.579     22.545      -         
pixel_inc_RNITNGJO1[6]                                 Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNI6GL743[5]            MX2         A             In      -         22.866      -         
imager_0.blob_detect.pixel_inc_RNI6GL743[5]            MX2         Y             Out     0.579     23.445      -         
B_i_0[0]                                               Net         -             -       1.184     -           4         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       A             In      -         24.629      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       Y             Out     0.627     25.256      -         
N_2                                                    Net         -             -       0.322     -           1         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        A             In      -         25.578      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        Y             Out     1.062     26.640      -         
i2_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        B             In      -         27.025      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        Y             Out     0.933     27.959      -         
i4_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        B             In      -         28.344      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        Y             Out     0.933     29.278      -         
i6_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        B             In      -         29.663      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        Y             Out     0.933     30.597      -         
i8_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        B             In      -         30.983      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        Y             Out     0.933     31.916      -         
i10_mux                                                Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        B             In      -         32.302      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        Y             Out     0.933     33.235      -         
i12_mux_0                                              Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m37     AO13        B             In      -         33.621      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m37     AO13        Y             Out     0.933     34.554      -         
un1_img_buf_newline_7[8]                               Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIMNT10A[0]            OR3A        C             In      -         34.876      -         
imager_0.blob_detect.pixel_inc_RNIMNT10A[0]            OR3A        Y             Out     0.751     35.626      -         
found_end_blob8                                        Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob_RNIFV2L0A          OR2A        A             In      -         35.948      -         
imager_0.blob_detect.found_end_blob_RNIFV2L0A          OR2A        Y             Out     0.466     36.414      -         
N_99                                                   Net         -             -       1.279     -           5         
imager_0.blob_detect.pixel_inc_RNIRVHA5A[1]            OR2A        B             In      -         37.693      -         
imager_0.blob_detect.pixel_inc_RNIRVHA5A[1]            OR2A        Y             Out     0.514     38.207      -         
N_100                                                  Net         -             -       1.526     -           7         
imager_0.blob_detect.pixel_inc_RNI31TJ5A[1]            NOR2A       B             In      -         39.733      -         
imager_0.blob_detect.pixel_inc_RNI31TJ5A[1]            NOR2A       Y             Out     0.386     40.119      -         
end_blob_1_sqmuxa                                      Net         -             -       1.526     -           7         
imager_0.blob_detect.found_end_blob_RNO_1              OR2         A             In      -         41.645      -         
imager_0.blob_detect.found_end_blob_RNO_1              OR2         Y             Out     0.507     42.152      -         
un1_pixel_inc_0_sqmuxa                                 Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob_RNO                MX2B        S             In      -         42.474      -         
imager_0.blob_detect.found_end_blob_RNO                MX2B        Y             Out     0.480     42.953      -         
found_end_blob_6                                       Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob                    DFN1        D             In      -         43.275      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.814 is 15.420(35.2%) logic and 28.393(64.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      43.275
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -18.814

    Number of logic level(s):                22
    Starting point:                          MSS_CORE3_MSS_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imager_0.blob_detect.found_end_blob / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                     Pin           Pin               Arrival     No. of    
Name                                                   Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
MSS_CORE3_MSS_0.MSS_ADLIB_INST                         MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
reset_c                                                Net         -             -       8.509     -           638       
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       B             In      -         8.509       -         
imager_0.blob_detect.pixel_inc_RNI6DBN[4]              NOR2B       Y             Out     0.627     9.137       -         
pixel_inc_RNI6DBN[4]                                   Net         -             -       8.518     -           639       
imager_0.blob_detect.pixel_inc_RNIETN51[4]             MX2         S             In      -         17.655      -         
imager_0.blob_detect.pixel_inc_RNIETN51[4]             MX2         Y             Out     0.396     18.051      -         
pixel_inc_RNIETN51[4]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIAK5S2[3]             MX2         A             In      -         18.372      -         
imager_0.blob_detect.pixel_inc_RNIAK5S2[3]             MX2         Y             Out     0.579     18.951      -         
pixel_inc_RNIAK5S2[3]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIQ7I46[2]             MX2         A             In      -         19.273      -         
imager_0.blob_detect.pixel_inc_RNIQ7I46[2]             MX2         Y             Out     0.579     19.851      -         
pixel_inc_RNIQ7I46[2]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIIV7MC[1]             MX2         B             In      -         20.173      -         
imager_0.blob_detect.pixel_inc_RNIIV7MC[1]             MX2         Y             Out     0.572     20.744      -         
pixel_inc_RNIIV7MC[1]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNITK39Q[0]             MX2         A             In      -         21.066      -         
imager_0.blob_detect.pixel_inc_RNITK39Q[0]             MX2         Y             Out     0.579     21.645      -         
pixel_inc_RNITK39Q[0]                                  Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNITNGJO1[6]            MX2         A             In      -         21.966      -         
imager_0.blob_detect.pixel_inc_RNITNGJO1[6]            MX2         Y             Out     0.579     22.545      -         
pixel_inc_RNITNGJO1[6]                                 Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNI6GL743[5]            MX2         A             In      -         22.866      -         
imager_0.blob_detect.pixel_inc_RNI6GL743[5]            MX2         Y             Out     0.579     23.445      -         
B_i_0[0]                                               Net         -             -       1.184     -           4         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       A             In      -         24.629      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m1      NOR2A       Y             Out     0.627     25.256      -         
N_2                                                    Net         -             -       0.322     -           1         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        A             In      -         25.578      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m4      AO13        Y             Out     1.062     26.640      -         
i2_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        B             In      -         27.025      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m7      AO13        Y             Out     0.933     27.959      -         
i4_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        B             In      -         28.344      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m10     AO13        Y             Out     0.933     29.278      -         
i6_mux_0                                               Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        B             In      -         29.663      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m13     AO13        Y             Out     0.933     30.597      -         
i8_mux                                                 Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        B             In      -         30.983      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m16     AO13        Y             Out     0.933     31.916      -         
i10_mux                                                Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        B             In      -         32.302      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m19     AO13        Y             Out     0.933     33.235      -         
i12_mux_0                                              Net         -             -       0.386     -           2         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m37     AO13        B             In      -         33.621      -         
imager_0.blob_detect.un1_img_buf_newline_7_0_0.m37     AO13        Y             Out     0.933     34.554      -         
un1_img_buf_newline_7[8]                               Net         -             -       0.322     -           1         
imager_0.blob_detect.pixel_inc_RNIMNT10A[0]            OR3A        C             In      -         34.876      -         
imager_0.blob_detect.pixel_inc_RNIMNT10A[0]            OR3A        Y             Out     0.751     35.626      -         
found_end_blob8                                        Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob_RNIFV2L0A          OR2A        A             In      -         35.948      -         
imager_0.blob_detect.found_end_blob_RNIFV2L0A          OR2A        Y             Out     0.466     36.414      -         
N_99                                                   Net         -             -       1.279     -           5         
imager_0.blob_detect.pixel_inc_RNIRVHA5A[1]            OR2A        B             In      -         37.693      -         
imager_0.blob_detect.pixel_inc_RNIRVHA5A[1]            OR2A        Y             Out     0.514     38.207      -         
N_100                                                  Net         -             -       1.526     -           7         
imager_0.blob_detect.pixel_inc_RNI31TJ5A[1]            NOR2A       B             In      -         39.733      -         
imager_0.blob_detect.pixel_inc_RNI31TJ5A[1]            NOR2A       Y             Out     0.386     40.119      -         
end_blob_1_sqmuxa                                      Net         -             -       1.526     -           7         
imager_0.blob_detect.found_end_blob_RNO_1              OR2         A             In      -         41.645      -         
imager_0.blob_detect.found_end_blob_RNO_1              OR2         Y             Out     0.507     42.152      -         
un1_pixel_inc_0_sqmuxa                                 Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob_RNO                MX2B        S             In      -         42.474      -         
imager_0.blob_detect.found_end_blob_RNO                MX2B        Y             Out     0.480     42.953      -         
found_end_blob_6                                       Net         -             -       0.322     -           1         
imager_0.blob_detect.found_end_blob                    DFN1        D             In      -         43.275      -         
=========================================================================================================================
Total path delay (propagation time + setup) of 43.814 is 15.420(35.2%) logic and 28.393(64.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:44s; Memory used current: 225MB peak: 244MB)


Finished timing report (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:44s; Memory used current: 225MB peak: 244MB)

--------------------------------------------------------------------------------
Target Part: A2F500M3G_FBGA484_STD
Report for cell TOPLEVEL.verilog
  Core Cell usage:
              cell count     area count*area
              AND2   139      1.0      139.0
             AND2A    24      1.0       24.0
              AND3    37      1.0       37.0
               AO1   367      1.0      367.0
              AO13    26      1.0       26.0
              AO18     1      1.0        1.0
              AO1A   158      1.0      158.0
              AO1B    23      1.0       23.0
              AO1C    84      1.0       84.0
              AO1D    11      1.0       11.0
              AOI1    23      1.0       23.0
             AOI1A    22      1.0       22.0
             AOI1B   178      1.0      178.0
               AX1     3      1.0        3.0
              AX1A     7      1.0        7.0
              AX1B    11      1.0       11.0
              AX1C    13      1.0       13.0
              AX1D    13      1.0       13.0
              AX1E     2      1.0        2.0
             AXOI4     1      1.0        1.0
            CLKINT     3      0.0        0.0
               GND    33      0.0        0.0
               INV    30      1.0       30.0
              MAJ3     1      1.0        1.0
            MSSINT     6      0.0        0.0
           MSS_AHB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2  3232      1.0     3232.0
              MX2A    41      1.0       41.0
              MX2B    34      1.0       34.0
              MX2C    32      1.0       32.0
             NAND2     4      1.0        4.0
            NAND3A    12      1.0       12.0
              NOR2   122      1.0      122.0
             NOR2A   654      1.0      654.0
             NOR2B  1065      1.0     1065.0
              NOR3    72      1.0       72.0
             NOR3A   117      1.0      117.0
             NOR3B   251      1.0      251.0
             NOR3C   239      1.0      239.0
               OA1    68      1.0       68.0
              OA1A    67      1.0       67.0
              OA1B    78      1.0       78.0
              OA1C    34      1.0       34.0
              OAI1     8      1.0        8.0
               OR2   142      1.0      142.0
              OR2A   274      1.0      274.0
              OR2B    49      1.0       49.0
               OR3   258      1.0      258.0
              OR3A    34      1.0       34.0
              OR3B    14      1.0       14.0
              OR3C     6      1.0        6.0
               VCC    33      0.0        0.0
               XA1    40      1.0       40.0
              XA1A    16      1.0       16.0
              XA1B    22      1.0       22.0
              XA1C     6      1.0        6.0
              XAI1     2      1.0        2.0
             XAI1A     3      1.0        3.0
             XNOR2   134      1.0      134.0
             XNOR3     6      1.0        6.0
               XO1    21      1.0       21.0
              XO1A     3      1.0        3.0
              XOR2   270      1.0      270.0
              XOR3    11      1.0       11.0


              DFN1   569      1.0      569.0
            DFN1C0    74      1.0       74.0
            DFN1C1    38      1.0       38.0
            DFN1E0    16      1.0       16.0
          DFN1E0C0    69      1.0       69.0
          DFN1E0C1    12      1.0       12.0
            DFN1E1    36      1.0       36.0
          DFN1E1C0   142      1.0      142.0
          DFN1E1C1   156      1.0      156.0
            DFN1P0     6      1.0        6.0
            DFN1P1     2      1.0        2.0
              DLN1   890      1.0      890.0
            RAM4K9     8      0.0        0.0
                   -----          ----------
             TOTAL 10710             10625.0


  IO Cell usage:
              cell count
             BIBUF    16
         BIBUF_MSS     1
             INBUF     2
         INBUF_MSS     7
        MSS_XTLOSC     1
            OUTBUF    77
        OUTBUF_MSS     5
                   -----
             TOTAL   109


Core Cells         : 10625 of 11520 (92%)
IO Cells           : 109

  RAM/ROM Usage Summary
Block Rams : 8 of 24 (33%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:44s; Memory used current: 67MB peak: 244MB)

Process took 0h:00m:45s realtime, 0h:00m:44s cputime
# Wed Apr 13 14:14:55 2016

###########################################################]
