# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.cache/wt [current_project]
set_property parent.project_path F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.xpr [current_project]
set_property XPM_LIBRARIES XPM_CDC [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property ip_repo_paths {
  f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_HLS/OV7670_INTERFACE
  f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/FILTERS/Configurable_Convolution_Filter
  f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/FILTERS/Sep_Convolution_Filter
  f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_HLS/OV7670_LUMA_CHROMA
  f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/VIDEO_STREAM_MUX
  f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_HLS/OV7670_GRAYSCALE
  f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/LF_VALID_TO_AXIS
  f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE
  f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE
  f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD
  f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/FILTERS/FILTER_CONVOLUTION
  f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/HLS_COMMON/VGA/AXI_STREAM_TO_VGA
} [current_project]
add_files F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_clocks.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_board.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0_clocks.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_stream_to_vga_0_1/constraints/axi_stream_to_vga_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_LF_valid_to_AXIS_0_0/constraints/LF_valid_to_AXIS_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ov7670_interface_0_1/constraints/ov7670_interface_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_0_0/constraints/axis_to_ddr_writer_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ddr_to_axis_reader_0_1/constraints/ddr_to_axis_reader_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ov7670_LUMA_CHROMA_0_0/constraints/ov7670_LUMA_CHROMA_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_1_0/constraints/axis_to_ddr_writer_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_2_0/constraints/axis_to_ddr_writer_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2/design_1_axis_data_fifo_0_2_clocks.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2/design_1_axis_data_fifo_1_2_clocks.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_ddr_to_axis_reader_SD_0_0/constraints/ddr_to_axis_reader_SD_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_mux_sd_ov_1_0/constraints/mux_sd_ov_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_convolution_filter_0_0/constraints/convolution_filter_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_sep_convolution_filter_0_0/constraints/sep_convolution_filter_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc]
set_property used_in_implementation false [get_files -all f:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc]
set_property used_in_implementation false [get_files -all F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
set_property is_locked true [get_files F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd]

read_verilog -library xil_defaultlib F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc
set_property used_in_implementation false [get_files F:/Progetti_Vivado_Tesi/Test_7_Tesi_2/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/constrs_1/new/constraints.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]

synth_design -top design_1_wrapper -part xc7z020clg484-1


write_checkpoint -force -noxdef design_1_wrapper.dcp

catch { report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb }
