Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jan 22 16:28:39 2021
| Host         : DESKTOP-6C35MAJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             393 |           99 |
| Yes          | No                    | No                     |              53 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------+--------------------------------+------------------+----------------+
|      Clock Signal     |     Enable Signal     |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG        | U14/led_idle_i_1_n_0  | U14//i_/i___0_n_0              |                1 |              1 |
|  clk_IBUF_BUFG        | U14/led_kk_i_2_n_0    | U14/led_kk_i_1_n_0             |                1 |              1 |
|  clk_IBUF_BUFG        | U14/led_send_i_2_n_0  | U14/led_send_i_1_n_0           |                1 |              1 |
|  U1/CLK               |                       |                                |                2 |              2 |
|  clk_IBUF_BUFG        | U14/led_angle_i_2_n_0 | U14/id_0                       |                1 |              2 |
|  clk_pmw_BUFG         |                       |                                |                5 |              5 |
|  U14/E[0]             |                       |                                |                3 |              8 |
|  U14/current_reg[0]   |                       |                                |                3 |              8 |
|  U14/current_reg_0[0] |                       |                                |                3 |              8 |
|  U14/current_reg_1[0] |                       |                                |                4 |              8 |
|  U14/current_reg_2[0] |                       |                                |                3 |              8 |
|  clk_IBUF_BUFG        | U14/angle[7]_i_1_n_0  |                                |                2 |              8 |
|  clk_IBUF_BUFG        | U14/id_0              |                                |                2 |              8 |
|  clk_IBUF_BUFG        |                       | U1/baud_count[9]_i_1_n_0       |                3 |              9 |
|  clk_IBUF_BUFG        |                       |                                |               10 |             10 |
|  clk_IBUF_BUFG        | U14//i_/i__n_0        |                                |                5 |             16 |
|  clk_pmw_BUFG         |                       | B_HAND/b_pmw_port_OBUF         |                8 |             32 |
|  clk_pmw_BUFG         |                       | B_HAND/clear                   |                8 |             32 |
|  clk_pmw_BUFG         |                       | A_HAND/a_pmw_port_OBUF         |                8 |             32 |
|  clk_pmw_BUFG         |                       | A_HAND/clear                   |                8 |             32 |
|  clk_pmw_BUFG         |                       | D_HAND/d_pmw_port_OBUF         |                8 |             32 |
|  clk_pmw_BUFG         |                       | E_HAND/clear                   |                8 |             32 |
|  clk_pmw_BUFG         |                       | E_HAND/e_pmw_port_OBUF         |                8 |             32 |
|  clk_pmw_BUFG         |                       | D_HAND/clear                   |                8 |             32 |
|  clk_pmw_BUFG         |                       | C_HAND/c_pmw_port_OBUF         |                8 |             32 |
|  clk_pmw_BUFG         |                       | C_HAND/clear                   |                8 |             32 |
|  clk_IBUF_BUFG        |                       | U1/clear                       |                8 |             32 |
|  clk_IBUF_BUFG        |                       | U1/refresh_count0_carry__2_n_0 |                8 |             32 |
|  clk_IBUF_BUFG        | U1/clk_16_x           |                                |                7 |             40 |
+-----------------------+-----------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     2 |
| 5      |                     1 |
| 8      |                     7 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                    14 |
+--------+-----------------------+


