5 9 0 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -i top -vcd err3.1.vcd -o err3.1.cdd -v err3.1.v
3 0 $root $root NA 0 0
3 0 main top err3.1.v 9 20
3 0 foo top.a err3.1.v 24 34
2 1 29 50008 0 0 20000 0 0 1 4 0
2 2 29 10001 0 1 400 0 0 a
2 3 29 10008 0 37 1002 1 2
2 4 30 20003 0 0 20000 0 0 32 64 44 0 0 0 0 0 0 0
2 5 30 20003 0 0 20000 0 0 32 64 55 55 55 55 55 55 55 55
2 6 30 10003 0 2c 20002 4 5 32 2 aa aa aa aa aa aa aa aa
2 7 31 50008 0 0 20000 0 0 1 4 1
2 8 31 10001 0 1 400 0 0 a
2 9 31 10008 0 37 2 7 8
1 a 26 830004 1 0 0 0 1 1 2
4 9 0 0
4 6 9 0
4 3 6 6
