# Project description
![alt text](https://github.com/triggor/uni_assignments/blob/master/5.semester/Embedded_Systems/basic_elements.jpg)
![alt text](https://github.com/triggor/uni_assignments/blob/master/5.semester/Embedded_Systems/basic_elements.jpg)
![alt text](https://github.com/triggor/uni_assignments/blob/master/5.semester/Embedded_Systems/basic_elements.jpg)
![alt text](https://github.com/triggor/uni_assignments/blob/master/5.semester/Embedded_Systems/basic_elements.jpg)
![alt text](https://github.com/triggor/uni_assignments/blob/master/5.semester/Embedded_Systems/basic_elements.jpg)
![alt text](https://github.com/triggor/uni_assignments/blob/master/5.semester/Embedded_Systems/basic_elements.jpg)
![alt text](https://github.com/triggor/uni_assignments/blob/master/5.semester/Embedded_Systems/basic_elements.jpg)
![alt text](https://github.com/triggor/uni_assignments/blob/master/5.semester/Embedded_Systems/basic_elements.jpg)
