#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-477-gc855b89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x19205f0 .scope module, "test4BitFullAdder" "test4BitFullAdder" 2 4;
 .timescale -9 -12;
v0x19475c0_0 .var "a", 3 0;
v0x19476a0_0 .var "b", 3 0;
v0x1947740_0 .net "carryout", 0 0, L_0x1949c30;  1 drivers
v0x1947830_0 .net "carryout2", 0 0, L_0x19492e0;  1 drivers
v0x19478d0_0 .net "overflow", 0 0, L_0x194a1c0;  1 drivers
v0x19479c0_0 .net "sum", 3 0, L_0x1949d90;  1 drivers
S_0x191eba0 .scope module, "adder" "FullAdder4bit" 2 14, 3 39 0, S_0x19205f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "carryout2"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 4 "a"
    .port_info 5 /INPUT 4 "b"
L_0x194a1c0/d .functor XOR 1, L_0x19492e0, L_0x1949c30, C4<0>, C4<0>;
L_0x194a1c0 .delay 1 (50000,50000,50000) L_0x194a1c0/d;
v0x1946d90_0 .net "a", 3 0, v0x19475c0_0;  1 drivers
v0x1946e90_0 .net "b", 3 0, v0x19476a0_0;  1 drivers
v0x1946f70_0 .net "carryout", 0 0, L_0x1949c30;  alias, 1 drivers
v0x1947040_0 .net "carryout0", 0 0, L_0x1948090;  1 drivers
v0x1947130_0 .net "carryout1", 0 0, L_0x1948a00;  1 drivers
v0x1947270_0 .net "carryout2", 0 0, L_0x19492e0;  alias, 1 drivers
v0x1947360_0 .net "overflow", 0 0, L_0x194a1c0;  alias, 1 drivers
v0x1947400_0 .net "sum", 3 0, L_0x1949d90;  alias, 1 drivers
L_0x1948240 .part v0x19475c0_0, 0, 1;
L_0x19483a0 .part v0x19476a0_0, 0, 1;
L_0x1948b60 .part v0x19475c0_0, 1, 1;
L_0x1948cc0 .part v0x19476a0_0, 1, 1;
L_0x1949480 .part v0x19475c0_0, 2, 1;
L_0x1949670 .part v0x19476a0_0, 2, 1;
L_0x1949d90 .concat8 [ 1 1 1 1], L_0x1947b80, L_0x1948500, L_0x1948de0, L_0x1949810;
L_0x194a030 .part v0x19475c0_0, 3, 1;
L_0x194a120 .part v0x19476a0_0, 3, 1;
S_0x191ba60 .scope module, "a0" "structFullAdder" 3 51, 3 20 0, S_0x191eba0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1947a60/d .functor XOR 1, L_0x1948240, L_0x19483a0, C4<0>, C4<0>;
L_0x1947a60 .delay 1 (50000,50000,50000) L_0x1947a60/d;
L_0x7f452e394018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1947b80/d .functor XOR 1, L_0x1947a60, L_0x7f452e394018, C4<0>, C4<0>;
L_0x1947b80 .delay 1 (50000,50000,50000) L_0x1947b80/d;
L_0x1947d30/d .functor AND 1, L_0x1948240, L_0x19483a0, C4<1>, C4<1>;
L_0x1947d30 .delay 1 (50000,50000,50000) L_0x1947d30/d;
L_0x1947f30/d .functor AND 1, L_0x1947a60, L_0x7f452e394018, C4<1>, C4<1>;
L_0x1947f30 .delay 1 (50000,50000,50000) L_0x1947f30/d;
L_0x1948090/d .functor OR 1, L_0x1947f30, L_0x1947d30, C4<0>, C4<0>;
L_0x1948090 .delay 1 (50000,50000,50000) L_0x1948090/d;
v0x191e6b0_0 .net "AandB", 0 0, L_0x1947d30;  1 drivers
v0x1944af0_0 .net "AxorB", 0 0, L_0x1947a60;  1 drivers
v0x1944bb0_0 .net "AxorBandCarryIn", 0 0, L_0x1947f30;  1 drivers
v0x1944c80_0 .net "a", 0 0, L_0x1948240;  1 drivers
v0x1944d40_0 .net "b", 0 0, L_0x19483a0;  1 drivers
v0x1944e50_0 .net "carryin", 0 0, L_0x7f452e394018;  1 drivers
v0x1944f10_0 .net "carryout", 0 0, L_0x1948090;  alias, 1 drivers
v0x1944fd0_0 .net "sum", 0 0, L_0x1947b80;  1 drivers
S_0x1945130 .scope module, "a1" "structFullAdder" 3 52, 3 20 0, S_0x191eba0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1948490/d .functor XOR 1, L_0x1948b60, L_0x1948cc0, C4<0>, C4<0>;
L_0x1948490 .delay 1 (50000,50000,50000) L_0x1948490/d;
L_0x1948500/d .functor XOR 1, L_0x1948490, L_0x1948090, C4<0>, C4<0>;
L_0x1948500 .delay 1 (50000,50000,50000) L_0x1948500/d;
L_0x19486f0/d .functor AND 1, L_0x1948b60, L_0x1948cc0, C4<1>, C4<1>;
L_0x19486f0 .delay 1 (50000,50000,50000) L_0x19486f0/d;
L_0x19488a0/d .functor AND 1, L_0x1948490, L_0x1948090, C4<1>, C4<1>;
L_0x19488a0 .delay 1 (50000,50000,50000) L_0x19488a0/d;
L_0x1948a00/d .functor OR 1, L_0x19488a0, L_0x19486f0, C4<0>, C4<0>;
L_0x1948a00 .delay 1 (50000,50000,50000) L_0x1948a00/d;
v0x19453b0_0 .net "AandB", 0 0, L_0x19486f0;  1 drivers
v0x1945470_0 .net "AxorB", 0 0, L_0x1948490;  1 drivers
v0x1945530_0 .net "AxorBandCarryIn", 0 0, L_0x19488a0;  1 drivers
v0x1945600_0 .net "a", 0 0, L_0x1948b60;  1 drivers
v0x19456c0_0 .net "b", 0 0, L_0x1948cc0;  1 drivers
v0x19457d0_0 .net "carryin", 0 0, L_0x1948090;  alias, 1 drivers
v0x1945870_0 .net "carryout", 0 0, L_0x1948a00;  alias, 1 drivers
v0x1945910_0 .net "sum", 0 0, L_0x1948500;  1 drivers
S_0x1945aa0 .scope module, "a2" "structFullAdder" 3 53, 3 20 0, S_0x191eba0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1948c00/d .functor XOR 1, L_0x1949480, L_0x1949670, C4<0>, C4<0>;
L_0x1948c00 .delay 1 (50000,50000,50000) L_0x1948c00/d;
L_0x1948de0/d .functor XOR 1, L_0x1948c00, L_0x1948a00, C4<0>, C4<0>;
L_0x1948de0 .delay 1 (50000,50000,50000) L_0x1948de0/d;
L_0x1948fd0/d .functor AND 1, L_0x1949480, L_0x1949670, C4<1>, C4<1>;
L_0x1948fd0 .delay 1 (50000,50000,50000) L_0x1948fd0/d;
L_0x1949180/d .functor AND 1, L_0x1948c00, L_0x1948a00, C4<1>, C4<1>;
L_0x1949180 .delay 1 (50000,50000,50000) L_0x1949180/d;
L_0x19492e0/d .functor OR 1, L_0x1949180, L_0x1948fd0, C4<0>, C4<0>;
L_0x19492e0 .delay 1 (50000,50000,50000) L_0x19492e0/d;
v0x1945d30_0 .net "AandB", 0 0, L_0x1948fd0;  1 drivers
v0x1945df0_0 .net "AxorB", 0 0, L_0x1948c00;  1 drivers
v0x1945eb0_0 .net "AxorBandCarryIn", 0 0, L_0x1949180;  1 drivers
v0x1945f80_0 .net "a", 0 0, L_0x1949480;  1 drivers
v0x1946040_0 .net "b", 0 0, L_0x1949670;  1 drivers
v0x1946150_0 .net "carryin", 0 0, L_0x1948a00;  alias, 1 drivers
v0x19461f0_0 .net "carryout", 0 0, L_0x19492e0;  alias, 1 drivers
v0x1946290_0 .net "sum", 0 0, L_0x1948de0;  1 drivers
S_0x1946420 .scope module, "a3" "structFullAdder" 3 54, 3 20 0, S_0x191eba0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x19497a0/d .functor XOR 1, L_0x194a030, L_0x194a120, C4<0>, C4<0>;
L_0x19497a0 .delay 1 (50000,50000,50000) L_0x19497a0/d;
L_0x1949810/d .functor XOR 1, L_0x19497a0, L_0x19492e0, C4<0>, C4<0>;
L_0x1949810 .delay 1 (50000,50000,50000) L_0x1949810/d;
L_0x1949920/d .functor AND 1, L_0x194a030, L_0x194a120, C4<1>, C4<1>;
L_0x1949920 .delay 1 (50000,50000,50000) L_0x1949920/d;
L_0x1949ad0/d .functor AND 1, L_0x19497a0, L_0x19492e0, C4<1>, C4<1>;
L_0x1949ad0 .delay 1 (50000,50000,50000) L_0x1949ad0/d;
L_0x1949c30/d .functor OR 1, L_0x1949ad0, L_0x1949920, C4<0>, C4<0>;
L_0x1949c30 .delay 1 (50000,50000,50000) L_0x1949c30/d;
v0x1946680_0 .net "AandB", 0 0, L_0x1949920;  1 drivers
v0x1946760_0 .net "AxorB", 0 0, L_0x19497a0;  1 drivers
v0x1946820_0 .net "AxorBandCarryIn", 0 0, L_0x1949ad0;  1 drivers
v0x19468f0_0 .net "a", 0 0, L_0x194a030;  1 drivers
v0x19469b0_0 .net "b", 0 0, L_0x194a120;  1 drivers
v0x1946ac0_0 .net "carryin", 0 0, L_0x19492e0;  alias, 1 drivers
v0x1946b60_0 .net "carryout", 0 0, L_0x1949c30;  alias, 1 drivers
v0x1946c00_0 .net "sum", 0 0, L_0x1949810;  1 drivers
    .scope S_0x19205f0;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "fulladder.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, v0x19475c0_0, v0x19476a0_0, v0x19479c0_0, v0x1947740_0, v0x1947830_0, v0x19478d0_0 {0 0 0};
    %vpi_call 2 20 "$display", " a  |  b  |  S  C2 |  COut  |  OverFlow" {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x19475c0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x19476a0_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19475c0_0;
    %load/vec4 v0x19476a0_0;
    %load/vec4 v0x19479c0_0;
    %vpi_call 2 29 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x1947830_0, v0x1947740_0, v0x19478d0_0 {3 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x19475c0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x19476a0_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19475c0_0;
    %load/vec4 v0x19476a0_0;
    %load/vec4 v0x19479c0_0;
    %vpi_call 2 33 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x1947830_0, v0x1947740_0, v0x19478d0_0 {3 0 0};
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x19475c0_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x19476a0_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19475c0_0;
    %load/vec4 v0x19476a0_0;
    %load/vec4 v0x19479c0_0;
    %vpi_call 2 37 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x1947830_0, v0x1947740_0, v0x19478d0_0 {3 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x19475c0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x19476a0_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19475c0_0;
    %load/vec4 v0x19476a0_0;
    %load/vec4 v0x19479c0_0;
    %vpi_call 2 41 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x1947830_0, v0x1947740_0, v0x19478d0_0 {3 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x19475c0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x19476a0_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19475c0_0;
    %load/vec4 v0x19476a0_0;
    %load/vec4 v0x19479c0_0;
    %vpi_call 2 45 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x1947830_0, v0x1947740_0, v0x19478d0_0 {3 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x19475c0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x19476a0_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19475c0_0;
    %load/vec4 v0x19476a0_0;
    %load/vec4 v0x19479c0_0;
    %vpi_call 2 49 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x1947830_0, v0x1947740_0, v0x19478d0_0 {3 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x19475c0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x19476a0_0, 0, 4;
    %delay 1000000, 0;
    %load/vec4 v0x19475c0_0;
    %load/vec4 v0x19476a0_0;
    %load/vec4 v0x19479c0_0;
    %vpi_call 2 53 "$display", " %d |  %d | %d   %b |    %b   |        %b ", S<2,vec4,s4>, S<1,vec4,s4>, S<0,vec4,s4>, v0x1947830_0, v0x1947740_0, v0x19478d0_0 {3 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder.t.v";
    "./adder.v";
