/*!
******************************************************************************
@file   : diseqc_reg_defs.h

@brief  

@Author <Autogenerated>

		<b>Copyright 2011 by Imagination Technologies Limited.</b>
		All rights reserved.  No part of this software, either
		material or conceptual may be copied or distributed,
		transmitted, transcribed, stored in a retrieval system
		or translated into any human or computer language in any
		form by any means, electronic, mechanical, manual or
		other-wise, or disclosed to third parties without the
		express written permission of Imagination Technologies
		Limited, Unit 8, HomePark Industrial Estate,
		King's Langley, Hertfordshire, WD4 8LZ, U.K.

<b>Description:</b>\n
		This file contains the DISEQC register Defintions.

<b>Platform:</b>\n
		? 

@Version
		1.0

******************************************************************************/

#if !defined (__DISEQC_REG_DEFS_H__)
#define __DISEQC_REG_DEFS_H__

/* This line just means we can write C here and C++ elsewhere when it
** picks up the header file will know that all these functions are
** mangled up C wise instead of C++ wise.  See also the } way below.
*/
#ifdef __cplusplus
extern "C" {
#endif


/* Hardware register definitions */

/* -------------------- Register CR_DISEQC_CFG -------------------- */

#define DISEQC_CR_DISEQC_CFG_OFFSET               0x0000

/* Field CR_DISEQC_EN */
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_EN_OFFSET  DISEQC_CR_DISEQC_CFG_OFFSET
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_EN_SHIFT   0
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_EN_MASK    0x00000001
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_EN_FLAGS   REG_VOL
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_EN_LENGTH  1

/* Field CR_DISEQC_TONE_OUT */
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_OUT_OFFSET DISEQC_CR_DISEQC_CFG_OFFSET
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_OUT_SHIFT 1
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_OUT_MASK 0x00000002
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_OUT_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_OUT_LENGTH 1

/* Field CR_DISEQC_TX_MOD_POL */
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TX_MOD_POL_OFFSET DISEQC_CR_DISEQC_CFG_OFFSET
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TX_MOD_POL_SHIFT 2
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TX_MOD_POL_MASK 0x00000004
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TX_MOD_POL_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TX_MOD_POL_LENGTH 1

/* Field CR_DISEQC_RX_MOD_POL */
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_RX_MOD_POL_OFFSET DISEQC_CR_DISEQC_CFG_OFFSET
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_RX_MOD_POL_SHIFT 3
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_RX_MOD_POL_MASK 0x00000008
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_RX_MOD_POL_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_RX_MOD_POL_LENGTH 1

/* Field CR_DISEQC_TONE_ON */
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_ON_OFFSET DISEQC_CR_DISEQC_CFG_OFFSET
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_ON_SHIFT 4
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_ON_MASK 0x00000010
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_ON_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_ON_LENGTH 1

/* Field CR_DISEQC_TONE_OFF */
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_OFF_OFFSET DISEQC_CR_DISEQC_CFG_OFFSET
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_OFF_SHIFT 5
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_OFF_MASK 0x00000020
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_OFF_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_OFF_LENGTH 1

/* Field CR_DISEQC_TONE_DETECT_OFF */
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_DETECT_OFF_OFFSET DISEQC_CR_DISEQC_CFG_OFFSET
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_DETECT_OFF_SHIFT 6
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_DETECT_OFF_MASK 0x00000040
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_DETECT_OFF_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_TONE_DETECT_OFF_LENGTH 1

/* Field CR_DISEQC_LOOPBACK */
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_LOOPBACK_OFFSET DISEQC_CR_DISEQC_CFG_OFFSET
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_LOOPBACK_SHIFT 7
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_LOOPBACK_MASK 0x00000080
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_LOOPBACK_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_LOOPBACK_LENGTH 1

/* Field CR_DISEQC_HALF_CLK_BEATS */
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_HALF_CLK_BEATS_OFFSET DISEQC_CR_DISEQC_CFG_OFFSET
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_HALF_CLK_BEATS_SHIFT 16
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_HALF_CLK_BEATS_MASK 0xFFFF0000
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_HALF_CLK_BEATS_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_CFG_CR_DISEQC_HALF_CLK_BEATS_LENGTH 16

/* Complete Register Definition */
#define DISEQC_CR_DISEQC_CFG_REG_OFFSET           DISEQC_CR_DISEQC_CFG_OFFSET
#define DISEQC_CR_DISEQC_CFG_REG_SHIFT            0
#define DISEQC_CR_DISEQC_CFG_REG_MASK             0xFFFFFFFF
#define DISEQC_CR_DISEQC_CFG_REG_FLAGS            REG_VOL
#define DISEQC_CR_DISEQC_CFG_REG_LENGTH           32


/* -------------------- Register CR_DISEQC_STATUS -------------------- */

#define DISEQC_CR_DISEQC_STATUS_OFFSET            0x0004

/* Field CR_DISEQC_MASTER_MSG_IN_PROG */
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_MASTER_MSG_IN_PROG_OFFSET DISEQC_CR_DISEQC_STATUS_OFFSET
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_MASTER_MSG_IN_PROG_SHIFT 0
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_MASTER_MSG_IN_PROG_MASK 0x00000001
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_MASTER_MSG_IN_PROG_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_MASTER_MSG_IN_PROG_LENGTH 1

/* Field CR_DISEQC_SLAVE_REPLY_IN_PROG */
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_SLAVE_REPLY_IN_PROG_OFFSET DISEQC_CR_DISEQC_STATUS_OFFSET
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_SLAVE_REPLY_IN_PROG_SHIFT 1
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_SLAVE_REPLY_IN_PROG_MASK 0x00000002
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_SLAVE_REPLY_IN_PROG_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_SLAVE_REPLY_IN_PROG_LENGTH 1

/* Field CR_DISEQC_TB_IN_PROG */
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_TB_IN_PROG_OFFSET DISEQC_CR_DISEQC_STATUS_OFFSET
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_TB_IN_PROG_SHIFT 2
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_TB_IN_PROG_MASK 0x00000004
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_TB_IN_PROG_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_TB_IN_PROG_LENGTH 1

/* Field CR_DISEQC_EXTRA_BYTE_RX */
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_EXTRA_BYTE_RX_OFFSET DISEQC_CR_DISEQC_STATUS_OFFSET
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_EXTRA_BYTE_RX_SHIFT 3
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_EXTRA_BYTE_RX_MASK 0x00000008
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_EXTRA_BYTE_RX_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_EXTRA_BYTE_RX_LENGTH 1

/* Field CR_DISEQC_MST_FIFO_READY */
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_MST_FIFO_READY_OFFSET DISEQC_CR_DISEQC_STATUS_OFFSET
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_MST_FIFO_READY_SHIFT 4
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_MST_FIFO_READY_MASK 0x00000010
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_MST_FIFO_READY_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_MST_FIFO_READY_LENGTH 1

/* Field CR_DISEQC_SLV_FIFO_READY */
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_SLV_FIFO_READY_OFFSET DISEQC_CR_DISEQC_STATUS_OFFSET
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_SLV_FIFO_READY_SHIFT 5
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_SLV_FIFO_READY_MASK 0x00000020
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_SLV_FIFO_READY_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_STATUS_CR_DISEQC_SLV_FIFO_READY_LENGTH 1

/* Complete Register Definition */
#define DISEQC_CR_DISEQC_STATUS_REG_OFFSET        DISEQC_CR_DISEQC_STATUS_OFFSET
#define DISEQC_CR_DISEQC_STATUS_REG_SHIFT         0
#define DISEQC_CR_DISEQC_STATUS_REG_MASK          0xFFFFFFFF
#define DISEQC_CR_DISEQC_STATUS_REG_FLAGS         REG_VOL
#define DISEQC_CR_DISEQC_STATUS_REG_LENGTH        32


/* -------------------- Register CR_DISEQC_TIMEOUT -------------------- */

#define DISEQC_CR_DISEQC_TIMEOUT_OFFSET           0x0008

/* Field CR_DISEQC_SLV_TIMEOUT */
#define DISEQC_CR_DISEQC_TIMEOUT_CR_DISEQC_SLV_TIMEOUT_OFFSET DISEQC_CR_DISEQC_TIMEOUT_OFFSET
#define DISEQC_CR_DISEQC_TIMEOUT_CR_DISEQC_SLV_TIMEOUT_SHIFT 0
#define DISEQC_CR_DISEQC_TIMEOUT_CR_DISEQC_SLV_TIMEOUT_MASK 0x0000FFFF
#define DISEQC_CR_DISEQC_TIMEOUT_CR_DISEQC_SLV_TIMEOUT_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_TIMEOUT_CR_DISEQC_SLV_TIMEOUT_LENGTH 16

/* Field CR_DISEQC_MST_TIMEOUT */
#define DISEQC_CR_DISEQC_TIMEOUT_CR_DISEQC_MST_TIMEOUT_OFFSET DISEQC_CR_DISEQC_TIMEOUT_OFFSET
#define DISEQC_CR_DISEQC_TIMEOUT_CR_DISEQC_MST_TIMEOUT_SHIFT 16
#define DISEQC_CR_DISEQC_TIMEOUT_CR_DISEQC_MST_TIMEOUT_MASK 0xFFFF0000
#define DISEQC_CR_DISEQC_TIMEOUT_CR_DISEQC_MST_TIMEOUT_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_TIMEOUT_CR_DISEQC_MST_TIMEOUT_LENGTH 16

/* Complete Register Definition */
#define DISEQC_CR_DISEQC_TIMEOUT_REG_OFFSET       DISEQC_CR_DISEQC_TIMEOUT_OFFSET
#define DISEQC_CR_DISEQC_TIMEOUT_REG_SHIFT        0
#define DISEQC_CR_DISEQC_TIMEOUT_REG_MASK         0xFFFFFFFF
#define DISEQC_CR_DISEQC_TIMEOUT_REG_FLAGS        REG_VOL
#define DISEQC_CR_DISEQC_TIMEOUT_REG_LENGTH       32


/* -------------------- Register CR_DISEQC_ACTION -------------------- */

#define DISEQC_CR_DISEQC_ACTION_OFFSET            0x0010

/* Field CR_DISEQC_START */
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_START_OFFSET DISEQC_CR_DISEQC_ACTION_OFFSET
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_START_SHIFT 0
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_START_MASK 0x00000001
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_START_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_START_LENGTH 1

/* Field CR_DISEQC_RPLY_EXP */
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_RPLY_EXP_OFFSET DISEQC_CR_DISEQC_ACTION_OFFSET
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_RPLY_EXP_SHIFT 1
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_RPLY_EXP_MASK 0x00000002
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_RPLY_EXP_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_RPLY_EXP_LENGTH 1

/* Field CR_DISEQC_TBA */
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TBA_OFFSET DISEQC_CR_DISEQC_ACTION_OFFSET
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TBA_SHIFT 4
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TBA_MASK 0x00000010
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TBA_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TBA_LENGTH 1

/* Field CR_DISEQC_TBB */
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TBB_OFFSET DISEQC_CR_DISEQC_ACTION_OFFSET
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TBB_SHIFT 5
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TBB_MASK 0x00000020
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TBB_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TBB_LENGTH 1

/* Field CR_DISEQC_TIMER */
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TIMER_OFFSET DISEQC_CR_DISEQC_ACTION_OFFSET
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TIMER_SHIFT 6
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TIMER_MASK 0x00000040
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TIMER_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_TIMER_LENGTH 1

/* Field CR_DISEQC_RESET */
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_RESET_OFFSET DISEQC_CR_DISEQC_ACTION_OFFSET
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_RESET_SHIFT 16
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_RESET_MASK 0x00010000
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_RESET_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ACTION_CR_DISEQC_RESET_LENGTH 1

/* Complete Register Definition */
#define DISEQC_CR_DISEQC_ACTION_REG_OFFSET        DISEQC_CR_DISEQC_ACTION_OFFSET
#define DISEQC_CR_DISEQC_ACTION_REG_SHIFT         0
#define DISEQC_CR_DISEQC_ACTION_REG_MASK          0xFFFFFFFF
#define DISEQC_CR_DISEQC_ACTION_REG_FLAGS         REG_VOL
#define DISEQC_CR_DISEQC_ACTION_REG_LENGTH        32


/* -------------------- Register CR_DISEQC_MSG_MASTER -------------------- */

#define DISEQC_CR_DISEQC_MSG_MASTER_OFFSET        0x0014

/* Field CR_DISEQC_MSG_MASTER */
#define DISEQC_CR_DISEQC_MSG_MASTER_CR_DISEQC_MSG_MASTER_OFFSET DISEQC_CR_DISEQC_MSG_MASTER_OFFSET
#define DISEQC_CR_DISEQC_MSG_MASTER_CR_DISEQC_MSG_MASTER_SHIFT 0
#define DISEQC_CR_DISEQC_MSG_MASTER_CR_DISEQC_MSG_MASTER_MASK 0xFFFFFFFF
#define DISEQC_CR_DISEQC_MSG_MASTER_CR_DISEQC_MSG_MASTER_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_MSG_MASTER_CR_DISEQC_MSG_MASTER_LENGTH 32

/* Complete Register Definition */
#define DISEQC_CR_DISEQC_MSG_MASTER_REG_OFFSET    DISEQC_CR_DISEQC_MSG_MASTER_OFFSET
#define DISEQC_CR_DISEQC_MSG_MASTER_REG_SHIFT     0
#define DISEQC_CR_DISEQC_MSG_MASTER_REG_MASK      0xFFFFFFFF
#define DISEQC_CR_DISEQC_MSG_MASTER_REG_FLAGS     REG_VOL
#define DISEQC_CR_DISEQC_MSG_MASTER_REG_LENGTH    32


/* -------------------- Register CR_DISEQC_MSG_SLAVE -------------------- */

#define DISEQC_CR_DISEQC_MSG_SLAVE_OFFSET         0x0018

/* Field CR_DISEQC_MSG_SLAVE */
#define DISEQC_CR_DISEQC_MSG_SLAVE_CR_DISEQC_MSG_SLAVE_OFFSET DISEQC_CR_DISEQC_MSG_SLAVE_OFFSET
#define DISEQC_CR_DISEQC_MSG_SLAVE_CR_DISEQC_MSG_SLAVE_SHIFT 0
#define DISEQC_CR_DISEQC_MSG_SLAVE_CR_DISEQC_MSG_SLAVE_MASK 0xFFFFFFFF
#define DISEQC_CR_DISEQC_MSG_SLAVE_CR_DISEQC_MSG_SLAVE_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_MSG_SLAVE_CR_DISEQC_MSG_SLAVE_LENGTH 32

/* Complete Register Definition */
#define DISEQC_CR_DISEQC_MSG_SLAVE_REG_OFFSET     DISEQC_CR_DISEQC_MSG_SLAVE_OFFSET
#define DISEQC_CR_DISEQC_MSG_SLAVE_REG_SHIFT      0
#define DISEQC_CR_DISEQC_MSG_SLAVE_REG_MASK       0xFFFFFFFF
#define DISEQC_CR_DISEQC_MSG_SLAVE_REG_FLAGS      REG_VOL
#define DISEQC_CR_DISEQC_MSG_SLAVE_REG_LENGTH     32


/* -------------------- Register CR_DISEQC_MSG_INFO -------------------- */

#define DISEQC_CR_DISEQC_MSG_INFO_OFFSET          0x0020

/* Field CR_DISEQC_MST_LEN */
#define DISEQC_CR_DISEQC_MSG_INFO_CR_DISEQC_MST_LEN_OFFSET DISEQC_CR_DISEQC_MSG_INFO_OFFSET
#define DISEQC_CR_DISEQC_MSG_INFO_CR_DISEQC_MST_LEN_SHIFT 0
#define DISEQC_CR_DISEQC_MSG_INFO_CR_DISEQC_MST_LEN_MASK 0x000000FF
#define DISEQC_CR_DISEQC_MSG_INFO_CR_DISEQC_MST_LEN_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_MSG_INFO_CR_DISEQC_MST_LEN_LENGTH 8

/* Field CR_DISEQC_SLV_LEN */
#define DISEQC_CR_DISEQC_MSG_INFO_CR_DISEQC_SLV_LEN_OFFSET DISEQC_CR_DISEQC_MSG_INFO_OFFSET
#define DISEQC_CR_DISEQC_MSG_INFO_CR_DISEQC_SLV_LEN_SHIFT 8
#define DISEQC_CR_DISEQC_MSG_INFO_CR_DISEQC_SLV_LEN_MASK 0x0000FF00
#define DISEQC_CR_DISEQC_MSG_INFO_CR_DISEQC_SLV_LEN_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_MSG_INFO_CR_DISEQC_SLV_LEN_LENGTH 8

/* Complete Register Definition */
#define DISEQC_CR_DISEQC_MSG_INFO_REG_OFFSET      DISEQC_CR_DISEQC_MSG_INFO_OFFSET
#define DISEQC_CR_DISEQC_MSG_INFO_REG_SHIFT       0
#define DISEQC_CR_DISEQC_MSG_INFO_REG_MASK        0xFFFFFFFF
#define DISEQC_CR_DISEQC_MSG_INFO_REG_FLAGS       REG_VOL
#define DISEQC_CR_DISEQC_MSG_INFO_REG_LENGTH      32


/* -------------------- Register CR_DISEQC_RX_ACC_THRESHOLDS -------------------- */

#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_OFFSET 0x0024

/* Field CR_DISEQC_RX_TONE_THR */
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_CR_DISEQC_RX_TONE_THR_OFFSET DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_OFFSET
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_CR_DISEQC_RX_TONE_THR_SHIFT 0
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_CR_DISEQC_RX_TONE_THR_MASK 0x0000FFFF
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_CR_DISEQC_RX_TONE_THR_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_CR_DISEQC_RX_TONE_THR_LENGTH 16

/* Field CR_DISEQC_RX_TONE_EDGE_THR */
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_CR_DISEQC_RX_TONE_EDGE_THR_OFFSET DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_OFFSET
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_CR_DISEQC_RX_TONE_EDGE_THR_SHIFT 16
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_CR_DISEQC_RX_TONE_EDGE_THR_MASK 0x00FF0000
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_CR_DISEQC_RX_TONE_EDGE_THR_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_CR_DISEQC_RX_TONE_EDGE_THR_LENGTH 8

/* Complete Register Definition */
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_REG_OFFSET DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_OFFSET
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_REG_SHIFT 0
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_REG_MASK 0xFFFFFFFF
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_REG_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_RX_ACC_THRESHOLDS_REG_LENGTH 32


/* -------------------- Register CR_DISEQC_EDGE_THRESHOLDS -------------------- */

#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_OFFSET   0x0028

/* Field CR_DISEQC_SHORT_MOD */
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_SHORT_MOD_OFFSET DISEQC_CR_DISEQC_EDGE_THRESHOLDS_OFFSET
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_SHORT_MOD_SHIFT 0
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_SHORT_MOD_MASK 0x000000FF
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_SHORT_MOD_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_SHORT_MOD_LENGTH 8

/* Field CR_DISEQC_LONG_MOD */
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_LONG_MOD_OFFSET DISEQC_CR_DISEQC_EDGE_THRESHOLDS_OFFSET
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_LONG_MOD_SHIFT 8
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_LONG_MOD_MASK 0x0000FF00
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_LONG_MOD_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_LONG_MOD_LENGTH 8

/* Field CR_DISEQC_WAIT_MOD */
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_WAIT_MOD_OFFSET DISEQC_CR_DISEQC_EDGE_THRESHOLDS_OFFSET
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_WAIT_MOD_SHIFT 16
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_WAIT_MOD_MASK 0x00FF0000
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_WAIT_MOD_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_WAIT_MOD_LENGTH 8

/* Field CR_DISEQC_RX_CHUNK_WIDTH */
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_RX_CHUNK_WIDTH_OFFSET DISEQC_CR_DISEQC_EDGE_THRESHOLDS_OFFSET
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_RX_CHUNK_WIDTH_SHIFT 24
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_RX_CHUNK_WIDTH_MASK 0xFF000000
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_RX_CHUNK_WIDTH_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_CR_DISEQC_RX_CHUNK_WIDTH_LENGTH 8

/* Complete Register Definition */
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_REG_OFFSET DISEQC_CR_DISEQC_EDGE_THRESHOLDS_OFFSET
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_REG_SHIFT 0
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_REG_MASK 0xFFFFFFFF
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_REG_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_EDGE_THRESHOLDS_REG_LENGTH 32


/* -------------------- Register CR_DISEQC_SILENCE_TIMER -------------------- */

#define DISEQC_CR_DISEQC_SILENCE_TIMER_OFFSET     0x002C

/* Field CR_DISEQC_POST_TIMER */
#define DISEQC_CR_DISEQC_SILENCE_TIMER_CR_DISEQC_POST_TIMER_OFFSET DISEQC_CR_DISEQC_SILENCE_TIMER_OFFSET
#define DISEQC_CR_DISEQC_SILENCE_TIMER_CR_DISEQC_POST_TIMER_SHIFT 0
#define DISEQC_CR_DISEQC_SILENCE_TIMER_CR_DISEQC_POST_TIMER_MASK 0x0000FFFF
#define DISEQC_CR_DISEQC_SILENCE_TIMER_CR_DISEQC_POST_TIMER_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_SILENCE_TIMER_CR_DISEQC_POST_TIMER_LENGTH 16

/* Field CR_DISEQC_STANDALONE_TIMER */
#define DISEQC_CR_DISEQC_SILENCE_TIMER_CR_DISEQC_STANDALONE_TIMER_OFFSET DISEQC_CR_DISEQC_SILENCE_TIMER_OFFSET
#define DISEQC_CR_DISEQC_SILENCE_TIMER_CR_DISEQC_STANDALONE_TIMER_SHIFT 16
#define DISEQC_CR_DISEQC_SILENCE_TIMER_CR_DISEQC_STANDALONE_TIMER_MASK 0xFFFF0000
#define DISEQC_CR_DISEQC_SILENCE_TIMER_CR_DISEQC_STANDALONE_TIMER_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_SILENCE_TIMER_CR_DISEQC_STANDALONE_TIMER_LENGTH 16

/* Complete Register Definition */
#define DISEQC_CR_DISEQC_SILENCE_TIMER_REG_OFFSET DISEQC_CR_DISEQC_SILENCE_TIMER_OFFSET
#define DISEQC_CR_DISEQC_SILENCE_TIMER_REG_SHIFT  0
#define DISEQC_CR_DISEQC_SILENCE_TIMER_REG_MASK   0xFFFFFFFF
#define DISEQC_CR_DISEQC_SILENCE_TIMER_REG_FLAGS  REG_VOL
#define DISEQC_CR_DISEQC_SILENCE_TIMER_REG_LENGTH 32


/* -------------------- Register CR_DISEQC_ISR -------------------- */

#define DISEQC_CR_DISEQC_ISR_OFFSET               0x0030

/* Field CR_DISEQC_XACTION_DONE */
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_DONE_OFFSET DISEQC_CR_DISEQC_ISR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_DONE_SHIFT 0
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_DONE_MASK 0x00000001
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_DONE_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_DONE_LENGTH 1

/* Field CR_DISEQC_XACTION_FAIL */
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_FAIL_OFFSET DISEQC_CR_DISEQC_ISR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_FAIL_SHIFT 1
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_FAIL_MASK 0x00000002
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_FAIL_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_FAIL_LENGTH 1

/* Field CR_DISEQC_RX_XACTION */
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_RX_XACTION_OFFSET DISEQC_CR_DISEQC_ISR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_RX_XACTION_SHIFT 2
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_RX_XACTION_MASK 0x00000004
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_RX_XACTION_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_RX_XACTION_LENGTH 1

/* Field CR_DISEQC_XACTION_NOT_DONE */
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_NOT_DONE_OFFSET DISEQC_CR_DISEQC_ISR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_NOT_DONE_SHIFT 3
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_NOT_DONE_MASK 0x00000008
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_NOT_DONE_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_NOT_DONE_LENGTH 1

/* Field CR_DISEQC_XACTION_TONE */
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_TONE_OFFSET DISEQC_CR_DISEQC_ISR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_TONE_SHIFT 4
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_TONE_MASK 0x00000010
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_TONE_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_XACTION_TONE_LENGTH 1

/* Field CR_DISEQC_TONE_MISMATCH */
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_TONE_MISMATCH_OFFSET DISEQC_CR_DISEQC_ISR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_TONE_MISMATCH_SHIFT 5
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_TONE_MISMATCH_MASK 0x00000020
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_TONE_MISMATCH_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_TONE_MISMATCH_LENGTH 1

/* Field CR_DISEQC_MSG_INCONS */
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_MSG_INCONS_OFFSET DISEQC_CR_DISEQC_ISR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_MSG_INCONS_SHIFT 6
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_MSG_INCONS_MASK 0x00000040
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_MSG_INCONS_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_MSG_INCONS_LENGTH 1

/* Field CR_DISEQC_FIFO_WM_REACHED */
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_FIFO_WM_REACHED_OFFSET DISEQC_CR_DISEQC_ISR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_FIFO_WM_REACHED_SHIFT 7
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_FIFO_WM_REACHED_MASK 0x00000080
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_FIFO_WM_REACHED_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_FIFO_WM_REACHED_LENGTH 1

/* Field CR_DISEQC_SLV_FIFO_FULL */
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_SLV_FIFO_FULL_OFFSET DISEQC_CR_DISEQC_ISR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_SLV_FIFO_FULL_SHIFT 8
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_SLV_FIFO_FULL_MASK 0x00000100
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_SLV_FIFO_FULL_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_SLV_FIFO_FULL_LENGTH 1

/* Field CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT */
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_OFFSET DISEQC_CR_DISEQC_ISR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_SHIFT 9
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_MASK 0x00000200
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_LENGTH 1

/* Field CR_DISEQC_SLV_REPLY_TIMEOUT */
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_SLV_REPLY_TIMEOUT_OFFSET DISEQC_CR_DISEQC_ISR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_SLV_REPLY_TIMEOUT_SHIFT 10
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_SLV_REPLY_TIMEOUT_MASK 0x00000400
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_SLV_REPLY_TIMEOUT_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CR_DISEQC_SLV_REPLY_TIMEOUT_LENGTH 1

/* Complete Register Definition */
#define DISEQC_CR_DISEQC_ISR_REG_OFFSET           DISEQC_CR_DISEQC_ISR_OFFSET
#define DISEQC_CR_DISEQC_ISR_REG_SHIFT            0
#define DISEQC_CR_DISEQC_ISR_REG_MASK             0xFFFFFFFF
#define DISEQC_CR_DISEQC_ISR_REG_FLAGS            REG_VOL
#define DISEQC_CR_DISEQC_ISR_REG_LENGTH           32


/* -------------------- Register CR_DISEQC_ISR_CLR -------------------- */

#define DISEQC_CR_DISEQC_ISR_CLR_OFFSET           0x0034

/* Field CR_DISEQC_XACTION_DONE_CLR */
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_DONE_CLR_OFFSET DISEQC_CR_DISEQC_ISR_CLR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_DONE_CLR_SHIFT 0
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_DONE_CLR_MASK 0x00000001
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_DONE_CLR_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_DONE_CLR_LENGTH 1

/* Field CR_DISEQC_XACTION_FAIL_CLR */
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_FAIL_CLR_OFFSET DISEQC_CR_DISEQC_ISR_CLR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_FAIL_CLR_SHIFT 1
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_FAIL_CLR_MASK 0x00000002
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_FAIL_CLR_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_FAIL_CLR_LENGTH 1

/* Field CR_DISEQC_RX_XACTION_CLR */
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_RX_XACTION_CLR_OFFSET DISEQC_CR_DISEQC_ISR_CLR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_RX_XACTION_CLR_SHIFT 2
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_RX_XACTION_CLR_MASK 0x00000004
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_RX_XACTION_CLR_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_RX_XACTION_CLR_LENGTH 1

/* Field CR_DISEQC_XACTION_NOT_DONE_CLR */
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_NOT_DONE_CLR_OFFSET DISEQC_CR_DISEQC_ISR_CLR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_NOT_DONE_CLR_SHIFT 3
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_NOT_DONE_CLR_MASK 0x00000008
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_NOT_DONE_CLR_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_NOT_DONE_CLR_LENGTH 1

/* Field CR_DISEQC_XACTION_TONE_CLR */
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_TONE_CLR_OFFSET DISEQC_CR_DISEQC_ISR_CLR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_TONE_CLR_SHIFT 4
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_TONE_CLR_MASK 0x00000010
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_TONE_CLR_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_XACTION_TONE_CLR_LENGTH 1

/* Field CR_DISEQC_TONE_MISMATCH_CLR */
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_TONE_MISMATCH_CLR_OFFSET DISEQC_CR_DISEQC_ISR_CLR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_TONE_MISMATCH_CLR_SHIFT 5
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_TONE_MISMATCH_CLR_MASK 0x00000020
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_TONE_MISMATCH_CLR_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_TONE_MISMATCH_CLR_LENGTH 1

/* Field CR_DISEQC_MSG_INCONS_CLR */
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_MSG_INCONS_CLR_OFFSET DISEQC_CR_DISEQC_ISR_CLR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_MSG_INCONS_CLR_SHIFT 6
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_MSG_INCONS_CLR_MASK 0x00000040
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_MSG_INCONS_CLR_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_MSG_INCONS_CLR_LENGTH 1

/* Field CR_DISEQC_FIFO_WM_REACHED_CLR */
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_FIFO_WM_REACHED_CLR_OFFSET DISEQC_CR_DISEQC_ISR_CLR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_FIFO_WM_REACHED_CLR_SHIFT 7
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_FIFO_WM_REACHED_CLR_MASK 0x00000080
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_FIFO_WM_REACHED_CLR_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_FIFO_WM_REACHED_CLR_LENGTH 1

/* Field CR_DISEQC_SLV_FIFO_FULL_CLR */
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_SLV_FIFO_FULL_CLR_OFFSET DISEQC_CR_DISEQC_ISR_CLR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_SLV_FIFO_FULL_CLR_SHIFT 8
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_SLV_FIFO_FULL_CLR_MASK 0x00000100
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_SLV_FIFO_FULL_CLR_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_SLV_FIFO_FULL_CLR_LENGTH 1

/* Field CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_CLR */
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_CLR_OFFSET DISEQC_CR_DISEQC_ISR_CLR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_CLR_SHIFT 9
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_CLR_MASK 0x00000200
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_CLR_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_CLR_LENGTH 1

/* Field CR_DISEQC_SLV_REPLY_TIMEOUT_CLR */
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_SLV_REPLY_TIMEOUT_CLR_OFFSET DISEQC_CR_DISEQC_ISR_CLR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_SLV_REPLY_TIMEOUT_CLR_SHIFT 10
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_SLV_REPLY_TIMEOUT_CLR_MASK 0x00000400
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_SLV_REPLY_TIMEOUT_CLR_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_ISR_CLR_CR_DISEQC_SLV_REPLY_TIMEOUT_CLR_LENGTH 1

/* Complete Register Definition */
#define DISEQC_CR_DISEQC_ISR_CLR_REG_OFFSET       DISEQC_CR_DISEQC_ISR_CLR_OFFSET
#define DISEQC_CR_DISEQC_ISR_CLR_REG_SHIFT        0
#define DISEQC_CR_DISEQC_ISR_CLR_REG_MASK         0xFFFFFFFF
#define DISEQC_CR_DISEQC_ISR_CLR_REG_FLAGS        REG_VOL
#define DISEQC_CR_DISEQC_ISR_CLR_REG_LENGTH       32


/* -------------------- Register CR_DISEQC_IMR -------------------- */

#define DISEQC_CR_DISEQC_IMR_OFFSET               0x0038

/* Field CR_DISEQC_XACTION_DONE_MASK */
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_DONE_MASK_OFFSET DISEQC_CR_DISEQC_IMR_OFFSET
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_DONE_MASK_SHIFT 0
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_DONE_MASK_MASK 0x00000001
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_DONE_MASK_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_DONE_MASK_LENGTH 1

/* Field CR_DISEQC_XACTION_FAIL_MASK */
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_FAIL_MASK_OFFSET DISEQC_CR_DISEQC_IMR_OFFSET
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_FAIL_MASK_SHIFT 1
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_FAIL_MASK_MASK 0x00000002
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_FAIL_MASK_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_FAIL_MASK_LENGTH 1

/* Field CR_DISEQC_RX_XACTION_MASK */
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_RX_XACTION_MASK_OFFSET DISEQC_CR_DISEQC_IMR_OFFSET
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_RX_XACTION_MASK_SHIFT 2
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_RX_XACTION_MASK_MASK 0x00000004
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_RX_XACTION_MASK_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_RX_XACTION_MASK_LENGTH 1

/* Field CR_DISEQC_XACTION_NOT_DONE_MASK */
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_NOT_DONE_MASK_OFFSET DISEQC_CR_DISEQC_IMR_OFFSET
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_NOT_DONE_MASK_SHIFT 3
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_NOT_DONE_MASK_MASK 0x00000008
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_NOT_DONE_MASK_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_NOT_DONE_MASK_LENGTH 1

/* Field CR_DISEQC_XACTION_TONE_MASK */
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_TONE_MASK_OFFSET DISEQC_CR_DISEQC_IMR_OFFSET
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_TONE_MASK_SHIFT 4
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_TONE_MASK_MASK 0x00000010
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_TONE_MASK_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_XACTION_TONE_MASK_LENGTH 1

/* Field CR_DISEQC_TONE_MISMATCH_MASK */
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_TONE_MISMATCH_MASK_OFFSET DISEQC_CR_DISEQC_IMR_OFFSET
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_TONE_MISMATCH_MASK_SHIFT 5
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_TONE_MISMATCH_MASK_MASK 0x00000020
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_TONE_MISMATCH_MASK_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_TONE_MISMATCH_MASK_LENGTH 1

/* Field CR_DISEQC_MSG_INCONS_MASK */
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_MSG_INCONS_MASK_OFFSET DISEQC_CR_DISEQC_IMR_OFFSET
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_MSG_INCONS_MASK_SHIFT 6
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_MSG_INCONS_MASK_MASK 0x00000040
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_MSG_INCONS_MASK_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_MSG_INCONS_MASK_LENGTH 1

/* Field CR_DISEQC_FIFO_WM_REACHED_MASK */
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_FIFO_WM_REACHED_MASK_OFFSET DISEQC_CR_DISEQC_IMR_OFFSET
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_FIFO_WM_REACHED_MASK_SHIFT 7
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_FIFO_WM_REACHED_MASK_MASK 0x00000080
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_FIFO_WM_REACHED_MASK_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_FIFO_WM_REACHED_MASK_LENGTH 1

/* Field CR_DISEQC_SLV_FIFO_FULL_MASK */
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_SLV_FIFO_FULL_MASK_OFFSET DISEQC_CR_DISEQC_IMR_OFFSET
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_SLV_FIFO_FULL_MASK_SHIFT 8
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_SLV_FIFO_FULL_MASK_MASK 0x00000100
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_SLV_FIFO_FULL_MASK_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_SLV_FIFO_FULL_MASK_LENGTH 1

/* Field CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_MASK */
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_MASK_OFFSET DISEQC_CR_DISEQC_IMR_OFFSET
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_MASK_SHIFT 9
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_MASK_MASK 0x00000200
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_MASK_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_MST_FIFO_EMPTY_TIMEOUT_MASK_LENGTH 1

/* Field CR_DISEQC_SLV_REPLY_TIMEOUT_MASK */
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_SLV_REPLY_TIMEOUT_MASK_OFFSET DISEQC_CR_DISEQC_IMR_OFFSET
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_SLV_REPLY_TIMEOUT_MASK_SHIFT 10
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_SLV_REPLY_TIMEOUT_MASK_MASK 0x00000400
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_SLV_REPLY_TIMEOUT_MASK_FLAGS REG_VOL
#define DISEQC_CR_DISEQC_IMR_CR_DISEQC_SLV_REPLY_TIMEOUT_MASK_LENGTH 1

/* Complete Register Definition */
#define DISEQC_CR_DISEQC_IMR_REG_OFFSET           DISEQC_CR_DISEQC_IMR_OFFSET
#define DISEQC_CR_DISEQC_IMR_REG_SHIFT            0
#define DISEQC_CR_DISEQC_IMR_REG_MASK             0xFFFFFFFF
#define DISEQC_CR_DISEQC_IMR_REG_FLAGS            REG_VOL
#define DISEQC_CR_DISEQC_IMR_REG_LENGTH           32

/* ------------------------ End of register definitions ------------------------ */

/*
// NUMREG defines the extent of register address space.
*/

#define     DISEQC_NUMREG     ((0x0038 >> 2)+1)

/*-------------------------------------------------------------------------------*/

#ifdef __cplusplus
}
#endif

#endif /* __DISEQC_REG_DEFS_H__ */
