
---------- Begin Simulation Statistics ----------
final_tick                                 3259093300                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146086                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655864                       # Number of bytes of host memory used
host_op_rate                                   260053                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    68.43                       # Real time elapsed on the host
host_tick_rate                               47629959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9995921                       # Number of instructions simulated
sim_ops                                      17794161                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003259                       # Number of seconds simulated
sim_ticks                                  3259093300                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11359584                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9085740                       # number of cc regfile writes
system.cpu.committedInsts                     9995921                       # Number of Instructions Simulated
system.cpu.committedOps                      17794161                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.260423                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.260423                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   4376522                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2000716                       # number of floating regfile writes
system.cpu.idleCycles                          172810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1448                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2272125                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.547911                       # Inst execution rate
system.cpu.iew.exec_refs                      2335984                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2207021                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  154646                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                129438                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 17                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                24                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2207524                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            17862023                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                128963                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1150                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              17856921                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  31164                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               6501566                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1578                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               6548233                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1077                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            371                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  18133453                       # num instructions consuming a value
system.cpu.iew.wb_count                      17848965                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.656546                       # average fanout of values written-back
system.cpu.iew.wb_producers                  11905444                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.547667                       # insts written-back per cycle
system.cpu.iew.wb_sent                       17856498                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 22742476                       # number of integer regfile reads
system.cpu.int_regfile_writes                11376876                       # number of integer regfile writes
system.cpu.ipc                               0.306709                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.306709                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1127      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14018729     78.50%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1327      0.01%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 145      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               499996      2.80%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               125172      0.70%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               125046      0.70%     82.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750207      4.20%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 13      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4099      0.02%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2206590     12.36%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          125064      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            528      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17858071                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2282016                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4283331                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2001283                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2001626                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      335839                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018806                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   55078     16.40%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  93539     27.85%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 124720     37.14%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62439     18.59%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     35      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    19      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               15910767                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           64186840                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15847682                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15928264                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   17861974                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  17858071                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  49                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           67856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                66                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             37                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        46035                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      32418124                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.550867                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.385100                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            26766963     82.57%     82.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1003894      3.10%     85.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1570845      4.85%     90.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              605769      1.87%     92.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1037996      3.20%     95.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1018968      3.14%     98.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              325792      1.00%     99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9572      0.03%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               78325      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        32418124                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.547946                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                38                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               19                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               129438                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2207524                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6881564                       # number of misc regfile reads
system.cpu.numCycles                         32590934                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16335                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       775406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1552297                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 2277812                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2276569                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1057                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2273978                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2273164                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.964204                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     304                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             293                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              276                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           93                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           68097                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1309                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     32408603                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.549057                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.406021                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        26854298     82.86%     82.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          244087      0.75%     83.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2256131      6.96%     90.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1476111      4.55%     95.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          724822      2.24%     97.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          287568      0.89%     98.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           42998      0.13%     98.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          166341      0.51%     98.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          356247      1.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     32408603                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              9995921                       # Number of instructions committed
system.cpu.commit.opsCommitted               17794161                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2327019                       # Number of memory references committed
system.cpu.commit.loads                        127545                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2264230                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2001126                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15918412                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   148                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          287      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     13965345     78.48%     78.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1004      0.01%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd       499996      2.81%     81.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       125100      0.70%     82.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       125044      0.70%     82.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       750204      4.22%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            6      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         2499      0.01%     86.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      2199016     12.36%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       125046      0.70%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          458      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17794161                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        356247                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1504374                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1504374                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1504374                       # number of overall hits
system.cpu.dcache.overall_hits::total         1504374                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       839378                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         839378                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       839378                       # number of overall misses
system.cpu.dcache.overall_misses::total        839378                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3053606299                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3053606299                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3053606299                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3053606299                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2343752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2343752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2343752                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2343752                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.358134                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.358134                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.358134                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.358134                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  3637.939402                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  3637.939402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  3637.939402                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  3637.939402                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5114                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   269.157895                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       775303                       # number of writebacks
system.cpu.dcache.writebacks::total            775303                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62972                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62972                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62972                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62972                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       776406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       776406                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       776406                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       776406                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2780374699                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2780374699                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2780374699                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2780374699                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.331266                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.331266                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.331266                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.331266                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  3581.083478                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3581.083478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  3581.083478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3581.083478                       # average overall mshr miss latency
system.cpu.dcache.replacements                 775382                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        65436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           65436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        78841                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         78841                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    168135500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    168135500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       144277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       144277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.546456                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.546456                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  2132.589642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  2132.589642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        62971                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        62971                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15870                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15870                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47078000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47078000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.109997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.109997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  2966.477631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  2966.477631                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1438938                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1438938                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       760537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       760537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2885470799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2885470799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2199475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2199475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.345781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.345781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data  3793.991350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3793.991350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       760536                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       760536                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2733296699                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2733296699                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.345781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.345781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data  3593.908374                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  3593.908374                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.934703                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2280780                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            776406                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.937613                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148100                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.934703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          868                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38276438                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38276438                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   709132                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              29439060                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    701233                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1567121                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   1578                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2270114                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   221                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               17870190                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   913                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      144537                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2207024                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           498                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         47838                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             171000                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10053260                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2277812                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2273485                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      32241268                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    3582                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  888                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2871                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          304                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    130935                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   450                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           32418124                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.552045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.782400                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 29081889     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   346477      1.07%     90.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   253819      0.78%     91.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   207110      0.64%     92.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   254095      0.78%     92.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   190289      0.59%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   377783      1.17%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1466985      4.53%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   239677      0.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             32418124                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.069891                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.308468                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       130298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           130298                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       130298                       # number of overall hits
system.cpu.icache.overall_hits::total          130298                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          636                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            636                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          636                       # number of overall misses
system.cpu.icache.overall_misses::total           636                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39165799                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39165799                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39165799                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39165799                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       130934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       130934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       130934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       130934                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004857                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004857                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61581.444969                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61581.444969                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61581.444969                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61581.444969                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2572                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   321.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           24                       # number of writebacks
system.cpu.icache.writebacks::total                24                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          151                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          151                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          485                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          485                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31270999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31270999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31270999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31270999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003704                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003704                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003704                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003704                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64476.286598                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64476.286598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64476.286598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64476.286598                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       130298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          130298                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          636                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           636                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39165799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39165799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       130934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       130934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61581.444969                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61581.444969                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          151                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          485                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31270999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31270999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003704                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003704                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64476.286598                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64476.286598                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           416.187293                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              130782                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               484                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            270.210744                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79100                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   416.187293                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.406433                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.406433                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          415                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.449219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            262352                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           262352                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           1600                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      131420                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           530                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         195                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1893                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   8050                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   3259093300                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   1578                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1195749                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6712415                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1766082                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              22742266                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               17866113                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   763                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  46875                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               22484792                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            22474624                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    45388167                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 22758411                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4376742                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22385329                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    89289                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8417454                       # count of insts added to the skid buffer
system.cpu.rob.reads                         49911260                       # The number of ROB reads
system.cpu.rob.writes                        35734057                       # The number of ROB writes
system.cpu.thread_0.numInsts                  9995921                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17794161                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       100                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               760551                       # number of demand (read+write) hits
system.l2.demand_hits::total                   760555                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data              760551                       # number of overall hits
system.l2.overall_hits::total                  760555                       # number of overall hits
system.l2.demand_misses::.cpu.inst                481                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15855                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16336                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               481                       # number of overall misses
system.l2.overall_misses::.cpu.data             15855                       # number of overall misses
system.l2.overall_misses::total                 16336                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31116400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    895736800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        926853200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31116400                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    895736800                       # number of overall miss cycles
system.l2.overall_miss_latency::total       926853200                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              485                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           776406                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               776891                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             485                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          776406                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              776891                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.020421                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.021027                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.020421                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.021027                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 64691.060291                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 56495.540839                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56736.851126                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 64691.060291                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 56495.540839                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56736.851126                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16336                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16336                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30156400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    864026800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    894183200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30156400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    864026800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    894183200                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.020421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.021027                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.020421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.021027                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62695.218295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 54495.540839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54736.973555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62695.218295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 54495.540839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54736.973555                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       775303                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           775303                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       775303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       775303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           24                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               24                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           24                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            744806                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                744806                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           15730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15730                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    886492300                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     886492300                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        760536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            760536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.020683                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.020683                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 56356.789574                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56356.789574                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        15730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    855032300                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    855032300                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.020683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.020683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 54356.789574                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 54356.789574                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31116400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31116400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 64691.060291                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 64691.060291                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30156400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30156400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62695.218295                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62695.218295                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9244500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9244500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        73956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        73956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8994500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8994500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007876                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007876                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        71956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        71956                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13793.123269                       # Cycle average of tags in use
system.l2.tags.total_refs                     1552296                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16335                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     95.028834                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       434.075767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13359.047502                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.013247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.407686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.420933                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16274                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.498505                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24853087                       # Number of tag accesses
system.l2.tags.data_accesses                 24853087                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000573900                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33433                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16335                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1045440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    320.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3259038600                       # Total gap between requests
system.mem_ctrls.avgGap                     199512.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1014720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 9425934.507612898946                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 311350399.204588592052                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          480                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        15855                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14348950                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    347524300                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29893.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     21918.91                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1014720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1045440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          480                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        15855                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          16335                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      9425935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    311350399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        320776334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      9425935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      9425935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      9425935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    311350399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       320776334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                16335                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                55592000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              81675000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          361873250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 3403.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           22153.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               15065                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.23                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   827.229183                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   674.994668                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   337.699673                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           71      5.63%      5.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           85      6.74%     12.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           54      4.28%     16.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           48      3.81%     20.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           42      3.33%     23.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            2      0.16%     23.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           47      3.73%     27.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           30      2.38%     30.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          882     69.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1045440                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              320.776334                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.51                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4576740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2417415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       57469860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 256919520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    278038590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1017354240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1616776365                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   496.081645                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2639084650                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    108680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    511328650                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4491060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2368080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       59162040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 256919520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    290289030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1007038080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1620267810                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   497.152938                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2611904600                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    108680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    538508700                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                605                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15730                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15730                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           605                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        32670                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        32670                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  32670                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1045440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1045440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1045440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16335                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16335    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16335                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            19651400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           86062850                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             16354                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       775303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           24                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              79                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           760536                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          760536                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           485                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15870                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          993                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2328194                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2329187                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        32512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     99309376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               99341888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           776891                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 776891    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             776891                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3259093300                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          310295100                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            145299                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         232921800                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
