 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : mac_ds
Version: T-2022.03-SP2
Date   : Mon May 12 14:06:33 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a[1] (input port)
  Endpoint: product_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_12_U77/ZN (AND2_X1)                 0.01      0.04       0.04 f
  mult_12_ab_1__6_ (net)         1                   0.00       0.04 f
  mult_12_S0_6/S (FA_X1)                   0.02      0.13       0.17 f    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.17 f
  mult_12_U64/ZN (NAND2_X1)                0.01      0.03       0.21 r
  mult_12_n45 (net)              1                   0.00       0.21 r
  mult_12_U66/ZN (NAND3_X1)                0.01      0.04       0.25 f
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.25 f
  mult_12_S2_3_5/S (FA_X1)                 0.01      0.13       0.38 r    mo 
  mult_12_SUMB_3__5_ (net)       1                   0.00       0.38 r
  mult_12_S2_4_4/S (FA_X1)                 0.02      0.11       0.49 f    mo 
  mult_12_SUMB_4__4_ (net)       1                   0.00       0.49 f
  mult_12_S2_5_3/CO (FA_X1)                0.02      0.09       0.59 f    mo 
  mult_12_CARRYB_5__3_ (net)     1                   0.00       0.59 f
  mult_12_S2_6_3/S (FA_X1)                 0.01      0.14       0.73 r    mo 
  mult_12_SUMB_6__3_ (net)       1                   0.00       0.73 r
  mult_12_S4_2/S (FA_X1)                   0.02      0.11       0.84 f    mo 
  mult_12_SUMB_7__2_ (net)       2                   0.00       0.84 f
  mult_12_U81/Z (XOR2_X1)                  0.01      0.07       0.92 f
  mult_12_n54 (net)              3                   0.00       0.92 f
  mult_12_FS_1_U15/ZN (OR2_X1)             0.01      0.06       0.98 f
  mult_12_FS_1_n10 (net)         2                   0.00       0.98 f
  mult_12_FS_1_U20/ZN (NAND3_X1)           0.01      0.03       1.01 r
  mult_12_FS_1_n13 (net)         1                   0.00       1.01 r
  mult_12_FS_1_U41/ZN (NAND2_X1)           0.01      0.03       1.04 f
  mult_12_FS_1_n23 (net)         2                   0.00       1.04 f
  mult_12_FS_1_U72/ZN (NAND3_X1)           0.01      0.03       1.07 r
  mult_12_FS_1_n43 (net)         1                   0.00       1.07 r
  mult_12_FS_1_U71/ZN (NAND3_X1)           0.01      0.03       1.10 f
  mult_12_FS_1_n39 (net)         1                   0.00       1.10 f
  mult_12_FS_1_U59/ZN (XNOR2_X1)           0.01      0.05       1.15 f
  N17 (net)                      1                   0.00       1.15 f
  product_reg_15_/D (DFF_X1)               0.01      0.01       1.16 f
  data arrival time                                             1.16

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.16
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.10


  Startpoint: a[1] (input port)
  Endpoint: product_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_12_U77/ZN (AND2_X1)                 0.01      0.04       0.04 f
  mult_12_ab_1__6_ (net)         1                   0.00       0.04 f
  mult_12_S0_6/S (FA_X1)                   0.02      0.15       0.19 r    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.19 r
  mult_12_U64/ZN (NAND2_X1)                0.01      0.03       0.22 f
  mult_12_n45 (net)              1                   0.00       0.22 f
  mult_12_U66/ZN (NAND3_X1)                0.01      0.03       0.25 r
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.25 r
  mult_12_S2_3_5/S (FA_X1)                 0.02      0.11       0.37 f    mo 
  mult_12_SUMB_3__5_ (net)       1                   0.00       0.37 f
  mult_12_S2_4_4/CO (FA_X1)                0.02      0.09       0.46 f    mo 
  mult_12_CARRYB_4__4_ (net)     1                   0.00       0.46 f
  mult_12_S2_5_4/S (FA_X1)                 0.01      0.14       0.60 r    mo 
  mult_12_SUMB_5__4_ (net)       1                   0.00       0.60 r
  mult_12_S2_6_3/S (FA_X1)                 0.02      0.11       0.72 f    mo 
  mult_12_SUMB_6__3_ (net)       1                   0.00       0.72 f
  mult_12_S4_2/S (FA_X1)                   0.02      0.14       0.85 r    mo 
  mult_12_SUMB_7__2_ (net)       2                   0.00       0.85 r
  mult_12_U83/ZN (AND2_X1)                 0.01      0.05       0.90 r
  mult_12_n57 (net)              2                   0.00       0.90 r
  mult_12_FS_1_U55/ZN (NAND2_X1)           0.02      0.04       0.94 f
  mult_12_FS_1_n30 (net)         4                   0.00       0.94 f
  mult_12_FS_1_U83/ZN (INV_X1)             0.01      0.03       0.98 r
  mult_12_FS_1_n75 (net)         1                   0.00       0.98 r
  mult_12_FS_1_U61/ZN (NAND2_X1)           0.01      0.03       1.00 f
  mult_12_FS_1_n69 (net)         2                   0.00       1.00 f
  mult_12_FS_1_U34/ZN (NOR2_X1)            0.02      0.04       1.05 r
  mult_12_FS_1_n66 (net)         1                   0.00       1.05 r
  mult_12_FS_1_U32/ZN (NOR2_X1)            0.01      0.02       1.07 f
  mult_12_FS_1_n65 (net)         1                   0.00       1.07 f
  mult_12_FS_1_U68/ZN (OAI21_X1)           0.02      0.03       1.10 r
  mult_12_FS_1_n62 (net)         1                   0.00       1.10 r
  mult_12_FS_1_U78/ZN (XNOR2_X1)           0.02      0.06       1.16 r
  N15 (net)                      1                   0.00       1.16 r
  product_reg_13_/D (DFF_X2)               0.02      0.01       1.17 r
  data arrival time                                             1.17

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.17
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.10


  Startpoint: a[1] (input port)
  Endpoint: product_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_12_U77/ZN (AND2_X1)                 0.01      0.04       0.04 f
  mult_12_ab_1__6_ (net)         1                   0.00       0.04 f
  mult_12_S0_6/S (FA_X1)                   0.02      0.13       0.17 f    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.17 f
  mult_12_U64/ZN (NAND2_X1)                0.01      0.03       0.21 r
  mult_12_n45 (net)              1                   0.00       0.21 r
  mult_12_U66/ZN (NAND3_X1)                0.01      0.04       0.25 f
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.25 f
  mult_12_S2_3_5/S (FA_X1)                 0.01      0.13       0.38 r    mo 
  mult_12_SUMB_3__5_ (net)       1                   0.00       0.38 r
  mult_12_S2_4_4/S (FA_X1)                 0.02      0.11       0.49 f    mo 
  mult_12_SUMB_4__4_ (net)       1                   0.00       0.49 f
  mult_12_S2_5_3/S (FA_X1)                 0.01      0.13       0.63 r    mo 
  mult_12_SUMB_5__3_ (net)       1                   0.00       0.63 r
  mult_12_S2_6_2/S (FA_X1)                 0.02      0.11       0.74 f    mo 
  mult_12_SUMB_6__2_ (net)       1                   0.00       0.74 f
  mult_12_S4_1/S (FA_X1)                   0.02      0.14       0.88 r    mo 
  mult_12_SUMB_7__1_ (net)       2                   0.00       0.88 r
  mult_12_U39/Z (XOR2_X1)                  0.04      0.08       0.96 r
  mult_12_n60 (net)              3                   0.00       0.96 r
  mult_12_FS_1_U82/ZN (NAND3_X1)           0.02      0.05       1.01 f
  mult_12_FS_1_n74 (net)         3                   0.00       1.01 f
  mult_12_FS_1_U6/ZN (AND2_X1)             0.01      0.04       1.05 f
  mult_12_FS_1_n8 (net)          1                   0.00       1.05 f
  mult_12_FS_1_U75/ZN (OAI221_X1)          0.04      0.04       1.10 r
  mult_12_FS_1_n53 (net)         1                   0.00       1.10 r
  mult_12_FS_1_U74/ZN (XNOR2_X1)           0.02      0.06       1.16 r
  N16 (net)                      1                   0.00       1.16 r
  product_reg_14_/D (DFF_X1)               0.02      0.01       1.17 r
  data arrival time                                             1.17

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.17
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.10


  Startpoint: a[1] (input port)
  Endpoint: product_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_12_U77/ZN (AND2_X1)                 0.01      0.04       0.04 f
  mult_12_ab_1__6_ (net)         1                   0.00       0.04 f
  mult_12_S0_6/S (FA_X1)                   0.02      0.13       0.17 f    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.17 f
  mult_12_U64/ZN (NAND2_X1)                0.01      0.03       0.21 r
  mult_12_n45 (net)              1                   0.00       0.21 r
  mult_12_U66/ZN (NAND3_X1)                0.01      0.04       0.25 f
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.25 f
  mult_12_S2_3_5/S (FA_X1)                 0.01      0.13       0.38 r    mo 
  mult_12_SUMB_3__5_ (net)       1                   0.00       0.38 r
  mult_12_S2_4_4/S (FA_X1)                 0.02      0.11       0.49 f    mo 
  mult_12_SUMB_4__4_ (net)       1                   0.00       0.49 f
  mult_12_S2_5_3/S (FA_X1)                 0.01      0.13       0.63 r    mo 
  mult_12_SUMB_5__3_ (net)       1                   0.00       0.63 r
  mult_12_S2_6_2/S (FA_X1)                 0.02      0.11       0.74 f    mo 
  mult_12_SUMB_6__2_ (net)       1                   0.00       0.74 f
  mult_12_S4_1/S (FA_X1)                   0.02      0.14       0.88 r    mo 
  mult_12_SUMB_7__1_ (net)       2                   0.00       0.88 r
  mult_12_U39/Z (XOR2_X1)                  0.04      0.08       0.96 r
  mult_12_n60 (net)              3                   0.00       0.96 r
  mult_12_FS_1_U82/ZN (NAND3_X1)           0.02      0.05       1.01 f
  mult_12_FS_1_n74 (net)         3                   0.00       1.01 f
  mult_12_FS_1_U39/ZN (NAND2_X1)           0.01      0.04       1.05 r
  mult_12_FS_1_n32 (net)         1                   0.00       1.05 r
  mult_12_FS_1_U81/ZN (NAND3_X1)           0.01      0.03       1.08 f
  mult_12_FS_1_n73 (net)         1                   0.00       1.08 f
  mult_12_FS_1_U29/ZN (NAND2_X1)           0.01      0.03       1.11 r
  mult_12_FS_1_n70 (net)         1                   0.00       1.11 r
  mult_12_FS_1_U27/ZN (XNOR2_X1)           0.02      0.05       1.16 r
  N14 (net)                      1                   0.00       1.16 r
  product_reg_12_/D (DFF_X2)               0.02      0.01       1.17 r
  data arrival time                                             1.17

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.17
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.10


  Startpoint: a[1] (input port)
  Endpoint: product_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_12_U77/ZN (AND2_X1)                 0.01      0.04       0.04 f
  mult_12_ab_1__6_ (net)         1                   0.00       0.04 f
  mult_12_S0_6/S (FA_X1)                   0.02      0.13       0.17 f    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.17 f
  mult_12_U64/ZN (NAND2_X1)                0.01      0.03       0.21 r
  mult_12_n45 (net)              1                   0.00       0.21 r
  mult_12_U66/ZN (NAND3_X1)                0.01      0.04       0.25 f
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.25 f
  mult_12_S2_3_5/S (FA_X1)                 0.01      0.13       0.38 r    mo 
  mult_12_SUMB_3__5_ (net)       1                   0.00       0.38 r
  mult_12_S2_4_4/S (FA_X1)                 0.02      0.11       0.49 f    mo 
  mult_12_SUMB_4__4_ (net)       1                   0.00       0.49 f
  mult_12_S2_5_3/S (FA_X1)                 0.01      0.13       0.63 r    mo 
  mult_12_SUMB_5__3_ (net)       1                   0.00       0.63 r
  mult_12_S2_6_2/S (FA_X1)                 0.02      0.11       0.74 f    mo 
  mult_12_SUMB_6__2_ (net)       1                   0.00       0.74 f
  mult_12_S4_1/S (FA_X1)                   0.02      0.14       0.88 r    mo 
  mult_12_SUMB_7__1_ (net)       2                   0.00       0.88 r
  mult_12_U39/Z (XOR2_X1)                  0.04      0.08       0.96 r
  mult_12_n60 (net)              3                   0.00       0.96 r
  mult_12_FS_1_U82/ZN (NAND3_X1)           0.02      0.05       1.01 f
  mult_12_FS_1_n74 (net)         3                   0.00       1.01 f
  mult_12_FS_1_U5/ZN (AND2_X1)             0.01      0.05       1.06 f
  mult_12_FS_1_n3 (net)          2                   0.00       1.06 f
  mult_12_FS_1_U67/ZN (OAI21_X1)           0.02      0.04       1.10 r
  mult_12_FS_1_n25 (net)         1                   0.00       1.10 r
  mult_12_FS_1_U69/ZN (XNOR2_X1)           0.02      0.06       1.16 r
  N13 (net)                      1                   0.00       1.16 r
  product_reg_11_/D (DFF_X2)               0.02      0.01       1.17 r
  data arrival time                                             1.17

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.17
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.10


  Startpoint: a[1] (input port)
  Endpoint: product_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_12_U77/ZN (AND2_X1)                 0.01      0.04       0.04 f
  mult_12_ab_1__6_ (net)         1                   0.00       0.04 f
  mult_12_S0_6/S (FA_X1)                   0.02      0.15       0.19 r    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.19 r
  mult_12_U64/ZN (NAND2_X1)                0.01      0.03       0.22 f
  mult_12_n45 (net)              1                   0.00       0.22 f
  mult_12_U66/ZN (NAND3_X1)                0.01      0.03       0.25 r
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.25 r
  mult_12_S2_3_5/S (FA_X1)                 0.02      0.11       0.37 f    mo 
  mult_12_SUMB_3__5_ (net)       1                   0.00       0.37 f
  mult_12_S2_4_4/CO (FA_X1)                0.02      0.09       0.46 f    mo 
  mult_12_CARRYB_4__4_ (net)     1                   0.00       0.46 f
  mult_12_S2_5_4/S (FA_X1)                 0.01      0.14       0.60 r    mo 
  mult_12_SUMB_5__4_ (net)       1                   0.00       0.60 r
  mult_12_S2_6_3/S (FA_X1)                 0.02      0.11       0.72 f    mo 
  mult_12_SUMB_6__3_ (net)       1                   0.00       0.72 f
  mult_12_S4_2/S (FA_X1)                   0.02      0.14       0.85 r    mo 
  mult_12_SUMB_7__2_ (net)       2                   0.00       0.85 r
  mult_12_U81/Z (XOR2_X1)                  0.03      0.08       0.93 r
  mult_12_n54 (net)              3                   0.00       0.93 r
  mult_12_FS_1_U17/Z (BUF_X1)              0.01      0.04       0.97 r
  mult_12_FS_1_n14 (net)         2                   0.00       0.97 r
  mult_12_FS_1_U65/ZN (NAND2_X1)           0.01      0.03       1.01 f
  mult_12_FS_1_n34 (net)         2                   0.00       1.01 f
  mult_12_FS_1_U41/ZN (NAND2_X1)           0.01      0.03       1.04 r
  mult_12_FS_1_n23 (net)         2                   0.00       1.04 r
  mult_12_FS_1_U4/Z (CLKBUF_X1)            0.01      0.04       1.08 r
  mult_12_FS_1_n2 (net)          1                   0.00       1.08 r
  mult_12_FS_1_U7/ZN (XNOR2_X1)            0.02      0.05       1.13 r
  N12 (net)                      1                   0.00       1.13 r
  product_reg_10_/D (DFF_X1)               0.02      0.01       1.14 r
  data arrival time                                             1.14

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.14
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.08


  Startpoint: a[1] (input port)
  Endpoint: product_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_12_U77/ZN (AND2_X1)                 0.01      0.04       0.04 f
  mult_12_ab_1__6_ (net)         1                   0.00       0.04 f
  mult_12_S0_6/S (FA_X1)                   0.02      0.15       0.19 r    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.19 r
  mult_12_U64/ZN (NAND2_X1)                0.01      0.03       0.22 f
  mult_12_n45 (net)              1                   0.00       0.22 f
  mult_12_U66/ZN (NAND3_X1)                0.01      0.03       0.25 r
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.25 r
  mult_12_S2_3_5/S (FA_X1)                 0.02      0.11       0.37 f    mo 
  mult_12_SUMB_3__5_ (net)       1                   0.00       0.37 f
  mult_12_S2_4_4/CO (FA_X1)                0.02      0.09       0.46 f    mo 
  mult_12_CARRYB_4__4_ (net)     1                   0.00       0.46 f
  mult_12_S2_5_4/S (FA_X1)                 0.01      0.14       0.60 r    mo 
  mult_12_SUMB_5__4_ (net)       1                   0.00       0.60 r
  mult_12_S2_6_3/S (FA_X1)                 0.02      0.11       0.72 f    mo 
  mult_12_SUMB_6__3_ (net)       1                   0.00       0.72 f
  mult_12_S4_2/S (FA_X1)                   0.02      0.14       0.85 r    mo 
  mult_12_SUMB_7__2_ (net)       2                   0.00       0.85 r
  mult_12_U81/Z (XOR2_X1)                  0.03      0.08       0.93 r
  mult_12_n54 (net)              3                   0.00       0.93 r
  mult_12_FS_1_U17/Z (BUF_X1)              0.01      0.04       0.97 r
  mult_12_FS_1_n14 (net)         2                   0.00       0.97 r
  mult_12_FS_1_U11/ZN (NAND2_X1)           0.01      0.03       1.01 f
  mult_12_FS_1_n6 (net)          3                   0.00       1.01 f
  mult_12_FS_1_U10/ZN (AND2_X1)            0.01      0.04       1.05 f
  mult_12_FS_1_n5 (net)          1                   0.00       1.05 f
  mult_12_FS_1_U9/ZN (XNOR2_X1)            0.01      0.05       1.10 f
  N11 (net)                      1                   0.00       1.10 f
  product_reg_9_/D (DFF_X1)                0.01      0.01       1.11 f
  data arrival time                                             1.11

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.11
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.05


  Startpoint: a[1] (input port)
  Endpoint: product_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_12_U77/ZN (AND2_X1)                 0.01      0.04       0.04 f
  mult_12_ab_1__6_ (net)         1                   0.00       0.04 f
  mult_12_S0_6/S (FA_X1)                   0.02      0.13       0.17 f    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.17 f
  mult_12_U64/ZN (NAND2_X1)                0.01      0.03       0.21 r
  mult_12_n45 (net)              1                   0.00       0.21 r
  mult_12_U66/ZN (NAND3_X1)                0.01      0.04       0.25 f
  mult_12_CARRYB_2__5_ (net)     1                   0.00       0.25 f
  mult_12_S2_3_5/S (FA_X1)                 0.01      0.13       0.38 r    mo 
  mult_12_SUMB_3__5_ (net)       1                   0.00       0.38 r
  mult_12_S2_4_4/S (FA_X1)                 0.02      0.11       0.49 f    mo 
  mult_12_SUMB_4__4_ (net)       1                   0.00       0.49 f
  mult_12_S2_5_3/S (FA_X1)                 0.01      0.13       0.63 r    mo 
  mult_12_SUMB_5__3_ (net)       1                   0.00       0.63 r
  mult_12_S2_6_2/S (FA_X1)                 0.02      0.11       0.74 f    mo 
  mult_12_SUMB_6__2_ (net)       1                   0.00       0.74 f
  mult_12_S4_1/S (FA_X1)                   0.02      0.14       0.88 r    mo 
  mult_12_SUMB_7__1_ (net)       2                   0.00       0.88 r
  mult_12_U39/Z (XOR2_X1)                  0.04      0.08       0.96 r
  mult_12_n60 (net)              3                   0.00       0.96 r
  mult_12_FS_1_U14/Z (CLKBUF_X1)           0.01      0.06       1.01 r
  mult_12_FS_1_n9 (net)          2                   0.00       1.01 r
  mult_12_FS_1_U43/ZN (INV_X1)             0.01      0.02       1.04 f
  mult_12_FS_1_n38 (net)         1                   0.00       1.04 f
  mult_12_FS_1_U46/ZN (NAND2_X1)           0.01      0.02       1.06 r
  mult_12_FS_1_n36 (net)         1                   0.00       1.06 r
  mult_12_FS_1_U25/ZN (AND2_X1)            0.01      0.04       1.10 r
  N10 (net)                      1                   0.00       1.10 r
  product_reg_8_/D (DFF_X1)                0.01      0.01       1.11 r
  data arrival time                                             1.11

  max_delay                                          0.10       0.10
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.11
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.04


  Startpoint: a[1] (input port)
  Endpoint: product_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_12_U77/ZN (AND2_X1)                 0.01      0.04       0.04 f
  mult_12_ab_1__6_ (net)         1                   0.00       0.04 f
  mult_12_S0_6/S (FA_X1)                   0.02      0.15       0.19 r    mo 
  mult_12_SUMB_1__6_ (net)       3                   0.00       0.19 r
  mult_12_U61/ZN (XNOR2_X1)                0.03      0.06       0.25 r
  mult_12_SUMB_2__5_ (net)       1                   0.00       0.25 r
  mult_12_S2_3_4/S (FA_X1)                 0.02      0.12       0.37 f    mo 
  mult_12_SUMB_3__4_ (net)       1                   0.00       0.37 f
  mult_12_S2_4_3/S (FA_X1)                 0.01      0.13       0.50 r    mo 
  mult_12_SUMB_4__3_ (net)       1                   0.00       0.50 r
  mult_12_S2_5_2/S (FA_X1)                 0.02      0.11       0.62 f    mo 
  mult_12_SUMB_5__2_ (net)       1                   0.00       0.62 f
  mult_12_S2_6_1/S (FA_X1)                 0.01      0.13       0.75 r    mo 
  mult_12_SUMB_6__1_ (net)       1                   0.00       0.75 r
  mult_12_S4_0/S (FA_X1)                   0.02      0.12       0.87 f    mo 
  mult_12_SUMB_7__0_ (net)       3                   0.00       0.87 f
  mult_12_U26/ZN (XNOR2_X1)                0.01      0.06       0.93 f
  mult_12_A1_5_ (net)            1                   0.00       0.93 f
  mult_12_FS_1_U54/Z (BUF_X1)              0.01      0.03       0.97 f
  N9 (net)                       1                   0.00       0.97 f
  product_reg_7_/D (DFF_X1)                0.01      0.01       0.98 f
  data arrival time                                             0.98

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.98
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.91


  Startpoint: a[1] (input port)
  Endpoint: product_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  input external delay                               0.00       0.00 f
  a[1] (in)                                0.00      0.00       0.00 f
  a[1] (net)                     4                   0.00       0.00 f
  mult_12_U9/Z (BUF_X1)                    0.01      0.04       0.04 f
  mult_12_n8 (net)               2                   0.00       0.04 f
  mult_12_U23/ZN (AND2_X1)                 0.01      0.04       0.08 f
  mult_12_ab_1__4_ (net)         2                   0.00       0.08 f
  mult_12_U21/Z (XOR2_X1)                  0.01      0.07       0.15 f
  mult_12_n17 (net)              1                   0.00       0.15 f
  mult_12_S2_2_3/S (FA_X1)                 0.01      0.13       0.28 r    mo 
  mult_12_SUMB_2__3_ (net)       1                   0.00       0.28 r
  mult_12_S2_3_2/S (FA_X1)                 0.02      0.11       0.39 f    mo 
  mult_12_SUMB_3__2_ (net)       1                   0.00       0.39 f
  mult_12_S2_4_1/CO (FA_X1)                0.02      0.09       0.49 f    mo 
  mult_12_CARRYB_4__1_ (net)     1                   0.00       0.49 f
  mult_12_S2_5_1/S (FA_X1)                 0.01      0.15       0.64 r    mo 
  mult_12_SUMB_5__1_ (net)       1                   0.00       0.64 r
  mult_12_S1_6_0/S (FA_X1)                 0.01      0.11       0.74 f    mo 
  mult_12_A1_4_ (net)            1                   0.00       0.74 f
  mult_12_FS_1_U53/Z (BUF_X1)              0.01      0.04       0.78 f
  N8 (net)                       1                   0.00       0.78 f
  product_reg_6_/D (DFF_X1)                0.01      0.01       0.79 f
  data arrival time                                             0.79

  max_delay                                          0.10       0.10
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.79
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.73


  Startpoint: z_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_9_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_9_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[9] (net)                     1                   0.00       0.08 r
  z[9] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_8_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_8_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[8] (net)                     1                   0.00       0.08 r
  z[8] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_7_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_7_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[7] (net)                     1                   0.00       0.08 r
  z[7] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_6_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_6_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[6] (net)                     1                   0.00       0.08 r
  z[6] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_5_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_5_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[5] (net)                     1                   0.00       0.08 r
  z[5] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_4_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_4_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[4] (net)                     1                   0.00       0.08 r
  z[4] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_3_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_3_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[3] (net)                     1                   0.00       0.08 r
  z[3] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_2_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_2_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[2] (net)                     1                   0.00       0.08 r
  z[2] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_1_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_1_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[1] (net)                     1                   0.00       0.08 r
  z[1] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_ds             5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_0_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_0_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[0] (net)                     1                   0.00       0.08 r
  z[0] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


1
