

================================================================
== Vitis HLS Report for 'probe_timer'
================================================================
* Date:           Sat Mar 18 14:38:56 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.303 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      239|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      115|    -|
|Register             |        -|     -|      338|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      338|      450|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |probeTimerTable_U  |probe_timer_probeTimerTable_RAM_T2P_BRAM_1R1W  |        4|  0|   0|    0|  1000|   33|     1|        33000|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                               |        4|  0|   0|    0|  1000|   33|     1|        33000|
    +-------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln885_fu_185_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln886_1_fu_285_p2              |         +|   0|  0|  39|          32|           2|
    |add_ln886_fu_241_p2                |         +|   0|  0|  23|          16|           2|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3   |       and|   0|  0|   2|           1|           1|
    |ap_condition_183                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_185                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_199                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_369                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_50                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_read_state1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op51_load_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op54_store_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_load_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op68_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op70_store_state4     |       and|   0|  0|   2|           1|           1|
    |tmp_i_326_nbreadreq_fu_82_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_74_p3           |       and|   0|  0|   2|           1|           0|
    |icmp_ln1064_76_fu_273_p2           |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln1064_fu_191_p2              |      icmp|   0|  0|  13|          16|          10|
    |icmp_ln1068_fu_229_p2              |      icmp|   0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_279_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln173_fu_308_p2                 |        or|   0|  0|  48|          48|           1|
    |select_ln92_fu_197_p3              |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 239|         199|          55|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done                                  |   9|          2|    1|          2|
    |ap_phi_mux_checkID_V_2_phi_fu_147_p4     |  14|          3|   16|         48|
    |ap_phi_reg_pp0_iter1_fastResume_reg_155  |  14|          3|    1|          3|
    |checkID_V_2_reg_144                      |  14|          3|   16|         48|
    |probeTimer2eventEng_setEvent_blk_n       |   9|          2|    1|          2|
    |probeTimerTable_address1                 |  14|          3|   10|         30|
    |probeTimerTable_d0                       |  14|          3|   33|         99|
    |pt_prevSessionID_V                       |   9|          2|   16|         32|
    |rxEng2timer_clearProbeTimer_blk_n        |   9|          2|    1|          2|
    |txEng2timer_setProbeTimer_blk_n          |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 115|         25|   96|        268|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   1|   0|    1|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_fastResume_reg_155       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_fastResume_reg_155       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_fastResume_reg_155       |   1|   0|    1|          0|
    |checkID_V_2_reg_144                           |  16|   0|   16|          0|
    |icmp_ln1068_reg_335                           |   1|   0|    1|          0|
    |probeTimerTable_addr_1_reg_339                |  10|   0|   10|          0|
    |probeTimerTable_addr_1_reg_339_pp0_iter2_reg  |  10|   0|   10|          0|
    |probeTimerTable_load_reg_345                  |  33|   0|   33|          0|
    |pt_WaitForWrite                               |   1|   0|    1|          0|
    |pt_WaitForWrite_load_reg_319                  |   1|   0|    1|          0|
    |pt_currSessionID_V                            |  16|   0|   16|          0|
    |pt_prevSessionID_V                            |  16|   0|   16|          0|
    |pt_updSessionID_V                             |  16|   0|   16|          0|
    |pt_updSessionID_V_load_reg_323                |  16|   0|   16|          0|
    |tmp_i_reg_328                                 |   1|   0|    1|          0|
    |tmp_reg_350                                   |   1|   0|    1|          0|
    |checkID_V_2_reg_144                           |  64|  32|   16|          0|
    |pt_WaitForWrite_load_reg_319                  |  64|  32|    1|          0|
    |tmp_i_reg_328                                 |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 338|  96|  164|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|                   probe_timer|  return value|
|rxEng2timer_clearProbeTimer_dout     |   in|   16|     ap_fifo|   rxEng2timer_clearProbeTimer|       pointer|
|rxEng2timer_clearProbeTimer_empty_n  |   in|    1|     ap_fifo|   rxEng2timer_clearProbeTimer|       pointer|
|rxEng2timer_clearProbeTimer_read     |  out|    1|     ap_fifo|   rxEng2timer_clearProbeTimer|       pointer|
|txEng2timer_setProbeTimer_dout       |   in|   16|     ap_fifo|     txEng2timer_setProbeTimer|       pointer|
|txEng2timer_setProbeTimer_empty_n    |   in|    1|     ap_fifo|     txEng2timer_setProbeTimer|       pointer|
|txEng2timer_setProbeTimer_read       |  out|    1|     ap_fifo|     txEng2timer_setProbeTimer|       pointer|
|probeTimer2eventEng_setEvent_din     |  out|   85|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
|probeTimer2eventEng_setEvent_full_n  |   in|    1|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
|probeTimer2eventEng_setEvent_write   |  out|    1|     ap_fifo|  probeTimer2eventEng_setEvent|       pointer|
+-------------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %probeTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %probeTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %probeTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_clearProbeTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_clearProbeTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_clearProbeTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2timer_setProbeTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2timer_setProbeTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2timer_setProbeTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng2timer_clearProbeTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2timer_setProbeTimer, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %probeTimer2eventEng_setEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:41]   --->   Operation 17 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln50 = specmemcore void @_ssdm_op_SpecMemCore, i33 %probeTimerTable, i64 666, i64 30, i64 18446744073709551615" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:50]   --->   Operation 18 'specmemcore' 'specmemcore_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pt_WaitForWrite_load = load i1 %pt_WaitForWrite" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:63]   --->   Operation 19 'load' 'pt_WaitForWrite_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pt_updSessionID_V_load = load i16 %pt_updSessionID_V"   --->   Operation 20 'load' 'pt_updSessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pt_prevSessionID_V_load = load i16 %pt_prevSessionID_V"   --->   Operation 21 'load' 'pt_prevSessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %pt_WaitForWrite_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:63]   --->   Operation 22 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txEng2timer_setProbeTimer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 23 'nbreadreq' 'tmp_i' <Predicate = (!pt_WaitForWrite_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:73]   --->   Operation 24 'br' 'br_ln73' <Predicate = (!pt_WaitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%checkID_V = load i16 %pt_currSessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:82]   --->   Operation 25 'load' 'checkID_V' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_326 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %rxEng2timer_clearProbeTimer, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 26 'nbreadreq' 'tmp_i_326' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %tmp_i_326, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:84]   --->   Operation 27 'br' 'br_ln84' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln885 = add i16 %checkID_V, i16 1"   --->   Operation 28 'add' 'add_ln885' <Predicate = (!pt_WaitForWrite_load & !tmp_i & !tmp_i_326)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "%icmp_ln1064 = icmp_eq  i16 %add_ln885, i16 1000"   --->   Operation 29 'icmp' 'icmp_ln1064' <Predicate = (!pt_WaitForWrite_load & !tmp_i & !tmp_i_326)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.24ns)   --->   "%select_ln92 = select i1 %icmp_ln1064, i16 0, i16 %add_ln885" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:92]   --->   Operation 30 'select' 'select_ln92' <Predicate = (!pt_WaitForWrite_load & !tmp_i & !tmp_i_326)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln92 = store i16 %select_ln92, i16 %pt_currSessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:92]   --->   Operation 31 'store' 'store_ln92' <Predicate = (!pt_WaitForWrite_load & !tmp_i & !tmp_i_326)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!pt_WaitForWrite_load & !tmp_i & !tmp_i_326)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (1.16ns)   --->   "%checkID_V_1 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %rxEng2timer_clearProbeTimer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'read' 'checkID_V_1' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp_i_326)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln88 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:88]   --->   Operation 34 'br' 'br_ln88' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp_i_326)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%checkID_V_2 = phi i16 %checkID_V, void, i16 %checkID_V_1, void"   --->   Operation 35 'phi' 'checkID_V_2' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln118 = store i16 %checkID_V_2, i16 %pt_prevSessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:118]   --->   Operation 36 'store' 'store_ln118' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.16ns)   --->   "%txEng2timer_setProbeTimer_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txEng2timer_setProbeTimer" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'read' 'txEng2timer_setProbeTimer_read' <Predicate = (!pt_WaitForWrite_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %txEng2timer_setProbeTimer_read, i16 %pt_updSessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 39 'store' 'store_ln144' <Predicate = (!pt_WaitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln76 = store i1 1, i1 %pt_WaitForWrite" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:76]   --->   Operation 40 'store' 'store_ln76' <Predicate = (!pt_WaitForWrite_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln77 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:77]   --->   Operation 41 'br' 'br_ln77' <Predicate = (!pt_WaitForWrite_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %probe_timer.exit"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!pt_WaitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.67ns)   --->   "%icmp_ln1068 = icmp_eq  i16 %pt_updSessionID_V_load, i16 %pt_prevSessionID_V_load"   --->   Operation 43 'icmp' 'icmp_ln1068' <Predicate = (pt_WaitForWrite_load)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln1068, void, void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:65]   --->   Operation 44 'br' 'br_ln65' <Predicate = (pt_WaitForWrite_load)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln69 = store i1 0, i1 %pt_WaitForWrite" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:69]   --->   Operation 45 'store' 'store_ln69' <Predicate = (pt_WaitForWrite_load & !icmp_ln1068)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%add_ln886 = add i16 %pt_prevSessionID_V_load, i16 65535"   --->   Operation 46 'add' 'add_ln886' <Predicate = (pt_WaitForWrite_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln886 = store i16 %add_ln886, i16 %pt_prevSessionID_V"   --->   Operation 47 'store' 'store_ln886' <Predicate = (pt_WaitForWrite_load)> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln72 = br void %probe_timer.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:72]   --->   Operation 48 'br' 'br_ln72' <Predicate = (pt_WaitForWrite_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln587_15 = zext i16 %checkID_V_2"   --->   Operation 49 'zext' 'zext_ln587_15' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%probeTimerTable_addr_1 = getelementptr i33 %probeTimerTable, i64 0, i64 %zext_ln587_15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:99]   --->   Operation 50 'getelementptr' 'probeTimerTable_addr_1' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.20ns)   --->   "%probeTimerTable_load = load i10 %probeTimerTable_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:99]   --->   Operation 51 'load' 'probeTimerTable_load' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 1000> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i16 %pt_updSessionID_V_load"   --->   Operation 52 'zext' 'zext_ln587' <Predicate = (pt_WaitForWrite_load & !icmp_ln1068)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%probeTimerTable_addr = getelementptr i33 %probeTimerTable, i64 0, i64 %zext_ln587" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:67]   --->   Operation 53 'getelementptr' 'probeTimerTable_addr' <Predicate = (pt_WaitForWrite_load & !icmp_ln1068)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.20ns)   --->   "%store_ln68 = store i33 4294975109, i10 %probeTimerTable_addr" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:68]   --->   Operation 54 'store' 'store_ln68' <Predicate = (pt_WaitForWrite_load & !icmp_ln1068)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 1000> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln70 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:70]   --->   Operation 55 'br' 'br_ln70' <Predicate = (pt_WaitForWrite_load & !icmp_ln1068)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 56 [1/2] (1.20ns)   --->   "%probeTimerTable_load = load i10 %probeTimerTable_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:99]   --->   Operation 56 'load' 'probeTimerTable_load' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 1000> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %probeTimerTable_load, i32 32" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:99]   --->   Operation 57 'bitselect' 'tmp' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %tmp, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:99]   --->   Operation 58 'br' 'br_ln99' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.30>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%fastResume = phi i1 0, void, i1 1, void"   --->   Operation 59 'phi' 'fastResume' <Predicate = (!pt_WaitForWrite_load & !tmp_i)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_30_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i85P0A, i85 %probeTimer2eventEng_setEvent, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:139]   --->   Operation 60 'nbwritereq' 'tmp_30_i' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 2> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %tmp_30_i, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:99]   --->   Operation 61 'br' 'br_ln99' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln1064 = trunc i33 %probeTimerTable_load"   --->   Operation 62 'trunc' 'trunc_ln1064' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.85ns)   --->   "%icmp_ln1064_76 = icmp_eq  i32 %trunc_ln1064, i32 0"   --->   Operation 63 'icmp' 'icmp_ln1064_76' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.12ns)   --->   "%or_ln101 = or i1 %icmp_ln1064_76, i1 %fastResume" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:101]   --->   Operation 64 'or' 'or_ln101' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %or_ln101, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:101]   --->   Operation 65 'br' 'br_ln101' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.88ns)   --->   "%add_ln886_1 = add i32 %trunc_ln1064, i32 4294967295"   --->   Operation 66 'add' 'add_ln886_1' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i & !or_ln101)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %add_ln886_1"   --->   Operation 67 'bitconcatenate' 'or_ln_i' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i & !or_ln101)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.20ns)   --->   "%store_ln886 = store i33 %or_ln_i, i10 %probeTimerTable_addr_1"   --->   Operation 68 'store' 'store_ln886' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i & !or_ln101)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 1000> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i & !or_ln101)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.20ns)   --->   "%store_ln104 = store i33 0, i10 %probeTimerTable_addr_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:104]   --->   Operation 70 'store' 'store_ln104' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i & or_ln101)> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 1000> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %checkID_V_2, i32 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 71 'bitconcatenate' 'shl_ln' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i & or_ln101)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln173 = or i48 %shl_ln, i48 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 72 'or' 'or_ln173' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i & or_ln101)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i48 %or_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 73 'zext' 'zext_ln173' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i & or_ln101)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i85P0A, i85 %probeTimer2eventEng_setEvent, i85 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 74 'write' 'write_ln173' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i & or_ln101)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 2> <FIFO>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln112 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:112]   --->   Operation 75 'br' 'br_ln112' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i & or_ln101)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln117 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/probe_timer/probe_timer.cpp:117]   --->   Operation 76 'br' 'br_ln117' <Predicate = (!pt_WaitForWrite_load & !tmp_i & tmp & tmp_30_i)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pt_WaitForWrite]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pt_updSessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pt_prevSessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ probeTimerTable]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ txEng2timer_setProbeTimer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pt_currSessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ rxEng2timer_clearProbeTimer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ probeTimer2eventEng_setEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0              (specinterface ) [ 00000]
specinterface_ln0              (specinterface ) [ 00000]
specinterface_ln0              (specinterface ) [ 00000]
specinterface_ln0              (specinterface ) [ 00000]
specinterface_ln0              (specinterface ) [ 00000]
specinterface_ln0              (specinterface ) [ 00000]
specinterface_ln0              (specinterface ) [ 00000]
specinterface_ln0              (specinterface ) [ 00000]
specinterface_ln0              (specinterface ) [ 00000]
specinterface_ln0              (specinterface ) [ 00000]
specinterface_ln0              (specinterface ) [ 00000]
specinterface_ln0              (specinterface ) [ 00000]
specpipeline_ln41              (specpipeline  ) [ 00000]
specmemcore_ln50               (specmemcore   ) [ 00000]
pt_WaitForWrite_load           (load          ) [ 01111]
pt_updSessionID_V_load         (load          ) [ 01100]
pt_prevSessionID_V_load        (load          ) [ 00000]
br_ln63                        (br            ) [ 00000]
tmp_i                          (nbreadreq     ) [ 01111]
br_ln73                        (br            ) [ 00000]
checkID_V                      (load          ) [ 00000]
tmp_i_326                      (nbreadreq     ) [ 01000]
br_ln84                        (br            ) [ 00000]
add_ln885                      (add           ) [ 00000]
icmp_ln1064                    (icmp          ) [ 00000]
select_ln92                    (select        ) [ 00000]
store_ln92                     (store         ) [ 00000]
br_ln0                         (br            ) [ 01111]
checkID_V_1                    (read          ) [ 00000]
br_ln88                        (br            ) [ 01111]
checkID_V_2                    (phi           ) [ 01111]
store_ln118                    (store         ) [ 00000]
br_ln0                         (br            ) [ 00000]
txEng2timer_setProbeTimer_read (read          ) [ 00000]
store_ln144                    (store         ) [ 00000]
store_ln76                     (store         ) [ 00000]
br_ln77                        (br            ) [ 00000]
br_ln0                         (br            ) [ 00000]
icmp_ln1068                    (icmp          ) [ 01100]
br_ln65                        (br            ) [ 00000]
store_ln69                     (store         ) [ 00000]
add_ln886                      (add           ) [ 00000]
store_ln886                    (store         ) [ 00000]
br_ln72                        (br            ) [ 00000]
zext_ln587_15                  (zext          ) [ 00000]
probeTimerTable_addr_1         (getelementptr ) [ 01011]
zext_ln587                     (zext          ) [ 00000]
probeTimerTable_addr           (getelementptr ) [ 00000]
store_ln68                     (store         ) [ 00000]
br_ln70                        (br            ) [ 00000]
probeTimerTable_load           (load          ) [ 01001]
tmp                            (bitselect     ) [ 01001]
br_ln99                        (br            ) [ 00000]
fastResume                     (phi           ) [ 01111]
tmp_30_i                       (nbwritereq    ) [ 01001]
br_ln99                        (br            ) [ 00000]
trunc_ln1064                   (trunc         ) [ 00000]
icmp_ln1064_76                 (icmp          ) [ 00000]
or_ln101                       (or            ) [ 01001]
br_ln101                       (br            ) [ 00000]
add_ln886_1                    (add           ) [ 00000]
or_ln_i                        (bitconcatenate) [ 00000]
store_ln886                    (store         ) [ 00000]
br_ln0                         (br            ) [ 00000]
store_ln104                    (store         ) [ 00000]
shl_ln                         (bitconcatenate) [ 00000]
or_ln173                       (or            ) [ 00000]
zext_ln173                     (zext          ) [ 00000]
write_ln173                    (write         ) [ 00000]
br_ln112                       (br            ) [ 00000]
br_ln117                       (br            ) [ 00000]
ret_ln0                        (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pt_WaitForWrite">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_WaitForWrite"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pt_updSessionID_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_updSessionID_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pt_prevSessionID_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_prevSessionID_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="probeTimerTable">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="probeTimerTable"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="txEng2timer_setProbeTimer">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng2timer_setProbeTimer"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pt_currSessionID_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_currSessionID_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rxEng2timer_clearProbeTimer">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng2timer_clearProbeTimer"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="probeTimer2eventEng_setEvent">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="probeTimer2eventEng_setEvent"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_i_nbreadreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_i_326_nbreadreq_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_326/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="checkID_V_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="checkID_V_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="txEng2timer_setProbeTimer_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txEng2timer_setProbeTimer_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_30_i_nbwritereq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="85" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_30_i/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln173_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="85" slack="0"/>
<pin id="113" dir="0" index="2" bw="48" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="probeTimerTable_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="33" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="16" slack="0"/>
<pin id="121" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="probeTimerTable_addr_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="2"/>
<pin id="126" dir="0" index="1" bw="33" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="0"/>
<pin id="129" dir="0" index="4" bw="10" slack="0"/>
<pin id="130" dir="0" index="5" bw="33" slack="2147483647"/>
<pin id="131" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="33" slack="2147483647"/>
<pin id="132" dir="1" index="7" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="probeTimerTable_load/2 store_ln68/2 store_ln886/4 store_ln104/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="probeTimerTable_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="33" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="probeTimerTable_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="checkID_V_2_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="1"/>
<pin id="146" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="checkID_V_2 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="checkID_V_2_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="16" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="checkID_V_2/1 "/>
</bind>
</comp>

<comp id="155" class="1005" name="fastResume_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="3"/>
<pin id="157" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="fastResume (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="fastResume_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="3"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="3"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fastResume/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="pt_WaitForWrite_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pt_WaitForWrite_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="pt_updSessionID_V_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pt_updSessionID_V_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="pt_prevSessionID_V_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pt_prevSessionID_V_load/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="checkID_V_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="checkID_V/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln885_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln1064_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln92_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="0"/>
<pin id="200" dir="0" index="2" bw="16" slack="0"/>
<pin id="201" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln92_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln118_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln144_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln76_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln1068_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1068/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln69_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln886_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln886_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln886/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln587_15_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_15/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln587_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="33" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln1064_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="33" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1064/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln1064_76_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_76/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="or_ln101_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln886_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886_1/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="or_ln_i_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="33" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="32" slack="0"/>
<pin id="295" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="shl_ln_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="48" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="3"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="or_ln173_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="48" slack="0"/>
<pin id="310" dir="0" index="1" bw="48" slack="0"/>
<pin id="311" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln173/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln173_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="48" slack="0"/>
<pin id="316" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/4 "/>
</bind>
</comp>

<comp id="319" class="1005" name="pt_WaitForWrite_load_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pt_WaitForWrite_load "/>
</bind>
</comp>

<comp id="323" class="1005" name="pt_updSessionID_V_load_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="1"/>
<pin id="325" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pt_updSessionID_V_load "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_i_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln1068_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1068 "/>
</bind>
</comp>

<comp id="339" class="1005" name="probeTimerTable_addr_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="1"/>
<pin id="341" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="probeTimerTable_addr_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="probeTimerTable_load_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="33" slack="1"/>
<pin id="347" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="probeTimerTable_load "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="60" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="72" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="133"><net_src comp="117" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="142"><net_src comp="134" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="153"><net_src comp="90" pin="2"/><net_sink comp="147" pin=2"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="155" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="155" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="185" pin="2"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="147" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="96" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="172" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="176" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="176" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="4" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="144" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="124" pin="7"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="20" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="160" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="270" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="64" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="291" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="305"><net_src comp="68" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="144" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="20" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="70" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="322"><net_src comp="168" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="172" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="331"><net_src comp="74" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="229" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="117" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="348"><net_src comp="124" pin="7"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="353"><net_src comp="262" pin="3"/><net_sink comp="350" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pt_WaitForWrite | {1 }
	Port: pt_updSessionID_V | {1 }
	Port: pt_prevSessionID_V | {1 }
	Port: probeTimerTable | {2 4 }
	Port: txEng2timer_setProbeTimer | {}
	Port: pt_currSessionID_V | {1 }
	Port: rxEng2timer_clearProbeTimer | {}
	Port: probeTimer2eventEng_setEvent | {4 }
 - Input state : 
	Port: probe_timer : pt_WaitForWrite | {1 }
	Port: probe_timer : pt_updSessionID_V | {1 }
	Port: probe_timer : pt_prevSessionID_V | {1 }
	Port: probe_timer : probeTimerTable | {2 3 }
	Port: probe_timer : txEng2timer_setProbeTimer | {1 }
	Port: probe_timer : pt_currSessionID_V | {1 }
	Port: probe_timer : rxEng2timer_clearProbeTimer | {1 }
	Port: probe_timer : probeTimer2eventEng_setEvent | {}
  - Chain level:
	State 1
		br_ln63 : 1
		add_ln885 : 1
		icmp_ln1064 : 2
		select_ln92 : 3
		store_ln92 : 4
		checkID_V_2 : 1
		store_ln118 : 2
		icmp_ln1068 : 1
		br_ln65 : 2
		add_ln886 : 1
		store_ln886 : 2
	State 2
		probeTimerTable_addr_1 : 1
		probeTimerTable_load : 2
		probeTimerTable_addr : 1
		store_ln68 : 2
	State 3
		tmp : 1
		br_ln99 : 2
	State 4
		icmp_ln1064_76 : 1
		or_ln101 : 2
		br_ln101 : 2
		add_ln886_1 : 1
		or_ln_i : 2
		store_ln886 : 3
		or_ln173 : 1
		zext_ln173 : 1
		write_ln173 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|          |              add_ln885_fu_185             |    0    |    23   |
|    add   |              add_ln886_fu_241             |    0    |    23   |
|          |             add_ln886_1_fu_285            |    0    |    39   |
|----------|-------------------------------------------|---------|---------|
|          |             icmp_ln1064_fu_191            |    0    |    13   |
|   icmp   |             icmp_ln1068_fu_229            |    0    |    13   |
|          |           icmp_ln1064_76_fu_273           |    0    |    20   |
|----------|-------------------------------------------|---------|---------|
|  select  |             select_ln92_fu_197            |    0    |    16   |
|----------|-------------------------------------------|---------|---------|
|    or    |              or_ln101_fu_279              |    0    |    2    |
|          |              or_ln173_fu_308              |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
| nbreadreq|           tmp_i_nbreadreq_fu_74           |    0    |    0    |
|          |         tmp_i_326_nbreadreq_fu_82         |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   read   |           checkID_V_1_read_fu_90          |    0    |    0    |
|          | txEng2timer_setProbeTimer_read_read_fu_96 |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|nbwritereq|         tmp_30_i_nbwritereq_fu_102        |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   write  |          write_ln173_write_fu_110         |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |            zext_ln587_15_fu_253           |    0    |    0    |
|   zext   |             zext_ln587_fu_258             |    0    |    0    |
|          |             zext_ln173_fu_314             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
| bitselect|                 tmp_fu_262                |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   trunc  |            trunc_ln1064_fu_270            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|bitconcatenate|               or_ln_i_fu_291              |    0    |    0    |
|          |               shl_ln_fu_300               |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |   149   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      checkID_V_2_reg_144     |   16   |
|      fastResume_reg_155      |    1   |
|      icmp_ln1068_reg_335     |    1   |
|probeTimerTable_addr_1_reg_339|   10   |
| probeTimerTable_load_reg_345 |   33   |
| pt_WaitForWrite_load_reg_319 |    1   |
|pt_updSessionID_V_load_reg_323|   16   |
|         tmp_i_reg_328        |    1   |
|          tmp_reg_350         |    1   |
+------------------------------+--------+
|             Total            |   80   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_124 |  p1  |   2  |  33  |   66   ||    9    |
|  grp_access_fu_124 |  p2  |   3  |   0  |    0   ||    14   |
| fastResume_reg_155 |  p0  |   2  |   1  |    2   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   68   || 1.19386 ||    23   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   149  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   23   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   80   |   172  |
+-----------+--------+--------+--------+
