// Seed: 2837364784
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    inout id_4,
    input id_5,
    output id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input logic id_10,
    input id_11,
    input id_12,
    input id_13
    , id_32,
    output id_14,
    output id_15,
    output logic id_16,
    input logic id_17,
    output logic id_18,
    input logic id_19,
    input id_20,
    output logic id_21,
    output id_22,
    output id_23,
    input id_24,
    output logic id_25,
    id_33 id_34
    , id_35,
    input id_26,
    output id_27
    , id_36,
    input id_28,
    output id_29,
    input id_30,
    input logic id_31
);
  always begin
    if (id_19) id_2 = id_9;
    else id_22 = id_26;
  end
  assign id_35 = 1'h0;
  always id_16 = 1;
  logic id_37;
endmodule
`define pp_32 0
