

================================================================
== Vitis HLS Report for 'fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1'
================================================================
* Date:           Mon Oct 13 18:50:03 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fxp_sqrt_top
* Solution:       hls_component (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  9.081 ns|     0.27 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       31|       31|  31.000 us|  31.000 us|   30|   30|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1  |       29|       29|         1|          1|          1|    30|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    368|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      96|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      96|    422|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_fu_246_p2           |         +|   0|  0|  13|           5|           1|
    |s_2_fu_197_p2         |         +|   0|  0|  38|          31|          31|
    |s_1_fu_177_p2         |         -|   0|  0|  38|          31|          31|
    |sub_ln106_fu_153_p2   |         -|   0|  0|  13|           3|           5|
    |icmp_ln104_fu_252_p2  |      icmp|   0|  0|  13|           5|           3|
    |empty_8_fu_220_p3     |    select|   0|  0|  28|           1|          28|
    |s_5_out               |    select|   0|  0|  31|           1|          31|
    |shl_ln106_fu_171_p2   |       shl|   0|  0|  96|          31|          31|
    |shl_ln110_fu_191_p2   |       shl|   0|  0|  96|          31|          31|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 368|         140|         194|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i1_fu_60                 |   9|          2|    5|         10|
    |q6_fu_72                 |   9|          2|   29|         58|
    |q_star4_fu_68            |   9|          2|   28|         56|
    |s_22_fu_64               |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   95|        190|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i1_fu_60                 |   5|   0|    5|          0|
    |q6_fu_72                 |  29|   0|   29|          0|
    |q_star4_fu_68            |  28|   0|   29|          1|
    |s_22_fu_64               |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  96|   0|   97|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+----------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top_Pipeline_VITIS_LOOP_104_1|  return value|
|zext_ln90       |   in|   28|     ap_none|                               zext_ln90|        scalar|
|s_5_out         |  out|   31|      ap_vld|                                 s_5_out|       pointer|
|s_5_out_ap_vld  |  out|    1|      ap_vld|                                 s_5_out|       pointer|
|p_v_out         |  out|   28|      ap_vld|                                 p_v_out|       pointer|
|p_v_out_ap_vld  |  out|    1|      ap_vld|                                 p_v_out|       pointer|
|q_1_out         |  out|   29|      ap_vld|                                 q_1_out|       pointer|
|q_1_out_ap_vld  |  out|    1|      ap_vld|                                 q_1_out|       pointer|
+----------------+-----+-----+------------+----------------------------------------+--------------+

