library ieee;
sue ieee.std_logic_1164.all;

entity ShiftRegister is
port(
data, clk, enable : in std_logic;
D : out std_logic_vector(3 downto 0););
end ShiftRegister;
