git clone --depth 1 --no-tags https://github.com/para-docx/Von-Neuman-Arch.git f:/verilog_sva_gh_scraper/data/full_repos/662005611
git clone --depth 1 --no-tags https://github.com/ShaanVG/CS220A-MIPS-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/662006883
git clone --depth 1 --no-tags https://github.com/ahmedosama07/8-bit-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/661846489
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/timer_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/663008707
git clone --depth 1 --no-tags https://github.com/Mahesh131005/linux-commands.git f:/verilog_sva_gh_scraper/data/full_repos/657004731
git clone --depth 1 --no-tags https://github.com/Snehadeep-Gayen/Computer-Organisation-and-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/656977573
git clone --depth 1 --no-tags https://github.com/maktheus/BlackFOIIIII.git f:/verilog_sva_gh_scraper/data/full_repos/657362321
git clone --depth 1 --no-tags https://github.com/momostafa18/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/657604344
git clone --depth 1 --no-tags https://github.com/123XiaoShan123/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/657621413
git clone --depth 1 --no-tags https://github.com/Alfre-D-Wen/fpga_modules.git f:/verilog_sva_gh_scraper/data/full_repos/661595187
git clone --depth 1 --no-tags https://github.com/jieunboy0516/BalanceBugEYPyr2.git f:/verilog_sva_gh_scraper/data/full_repos/657833855
git clone --depth 1 --no-tags https://github.com/TheR3dWizard/VerilogProjects.git f:/verilog_sva_gh_scraper/data/full_repos/657981621
git clone --depth 1 --no-tags https://github.com/doincli/verilog_niuke.git f:/verilog_sva_gh_scraper/data/full_repos/658037979
git clone --depth 1 --no-tags https://github.com/rohanzende/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/657525205
git clone --depth 1 --no-tags https://github.com/nishit0072e/RTL_Design.git f:/verilog_sva_gh_scraper/data/full_repos/660234632
git clone --depth 1 --no-tags https://github.com/BigFruitLeiLei/Design-for-Computer-Composition-Principle.git f:/verilog_sva_gh_scraper/data/full_repos/658661641
git clone --depth 1 --no-tags https://github.com/Birminness/FPGA-Floating-point-division.git f:/verilog_sva_gh_scraper/data/full_repos/660652377
git clone --depth 1 --no-tags https://github.com/mr1337357/cpu32.git f:/verilog_sva_gh_scraper/data/full_repos/661177961
git clone --depth 1 --no-tags https://github.com/Yuhangil/FPGA_32bitMips_Implement.git f:/verilog_sva_gh_scraper/data/full_repos/661006969
git clone --depth 1 --no-tags https://github.com/SaicharanRitwik39/HDLBits-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/662445717
git clone --depth 1 --no-tags https://github.com/TargetToVLSI/Digithon42Challenge.git f:/verilog_sva_gh_scraper/data/full_repos/662479410
git clone --depth 1 --no-tags https://github.com/vdagar2211/1x8-dimultiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/663903728
git clone --depth 1 --no-tags https://github.com/alokerdas/chipignite.git f:/verilog_sva_gh_scraper/data/full_repos/658601306
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Right-Shifter-Day-082-.git f:/verilog_sva_gh_scraper/data/full_repos/660754729
git clone --depth 1 --no-tags https://github.com/V-19/Proyecto2_Verificacion.git f:/verilog_sva_gh_scraper/data/full_repos/660775043
git clone --depth 1 --no-tags https://github.com/abhimanyumagapu/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/663437244
git clone --depth 1 --no-tags https://github.com/Pranavn30/FPGA-Sequential-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/663305743
git clone --depth 1 --no-tags https://github.com/wrs225/SHA-256-AI.git f:/verilog_sva_gh_scraper/data/full_repos/664029580
git clone --depth 1 --no-tags https://github.com/Vakon84/zxkit1-vga-scandoubler-firmware.git f:/verilog_sva_gh_scraper/data/full_repos/663576775
git clone --depth 1 --no-tags https://github.com/heeesoo/Summer_Bootscamp_2023.git f:/verilog_sva_gh_scraper/data/full_repos/662652855
git clone --depth 1 --no-tags https://github.com/Biswajitks1/My_Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/658238618
git clone --depth 1 --no-tags https://github.com/dsa-shua/riscv-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/659297179
git clone --depth 1 --no-tags https://github.com/ElTheScreeps/Pipeline_Sort.git f:/verilog_sva_gh_scraper/data/full_repos/660300681
git clone --depth 1 --no-tags https://github.com/youssef-S-Elmahdy/Signed_Sequential_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/662763126
git clone --depth 1 --no-tags https://github.com/Roshanteja21/WASHING-MACHINE-CONTROL-SYSTEM-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/660889939
git clone --depth 1 --no-tags https://github.com/Arthur-Ataide/tp02-parte2-5070-5099.git f:/verilog_sva_gh_scraper/data/full_repos/661007176
git clone --depth 1 --no-tags https://github.com/kooshkya/cosine.git f:/verilog_sva_gh_scraper/data/full_repos/658740392
git clone --depth 1 --no-tags https://github.com/linda8832825/2016_LBP.git f:/verilog_sva_gh_scraper/data/full_repos/658322300
git clone --depth 1 --no-tags https://github.com/knowingwhatwant/DigtalModu.git f:/verilog_sva_gh_scraper/data/full_repos/658400488
git clone --depth 1 --no-tags https://github.com/gowthami-codes/digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/658400103
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/OpenLane-flow.git f:/verilog_sva_gh_scraper/data/full_repos/658568591
git clone --depth 1 --no-tags https://github.com/citypooh/Embedded_Hardware_Design.git f:/verilog_sva_gh_scraper/data/full_repos/658643318
git clone --depth 1 --no-tags https://github.com/Ignisso/verilog-kernel-module.git f:/verilog_sva_gh_scraper/data/full_repos/659771015
git clone --depth 1 --no-tags https://github.com/shikhargovil/AHB-to-APB-Bridge.git f:/verilog_sva_gh_scraper/data/full_repos/661717867
git clone --depth 1 --no-tags https://github.com/Vasitito/Odd_even_sorter.git f:/verilog_sva_gh_scraper/data/full_repos/661649379
git clone --depth 1 --no-tags https://github.com/Omarchaban/UART_Receiver_Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/661750655
git clone --depth 1 --no-tags https://github.com/Manikanta-IITB/Design-and-Comparison-of-Parallel-Prefix-Adders.git f:/verilog_sva_gh_scraper/data/full_repos/661873415
git clone --depth 1 --no-tags https://github.com/Hana-Khater/Single_Cycle_RISC_V_Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/661777203
git clone --depth 1 --no-tags https://github.com/synam/AES256.git f:/verilog_sva_gh_scraper/data/full_repos/661973235
git clone --depth 1 --no-tags https://github.com/akash-ravi/Smart-Elevator-Control.git f:/verilog_sva_gh_scraper/data/full_repos/661642429
git clone --depth 1 --no-tags https://github.com/ThatLastCrash/SingleCircleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/661546733
git clone --depth 1 --no-tags https://github.com/raishubham1998/100daysRTL.git f:/verilog_sva_gh_scraper/data/full_repos/662532706
git clone --depth 1 --no-tags https://github.com/ArikShapiro/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/663063617
git clone --depth 1 --no-tags https://github.com/nasrAnthony/CEG3156_RISC_PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/658101898
git clone --depth 1 --no-tags https://github.com/CorneliaMassey/goalkeeper6.git f:/verilog_sva_gh_scraper/data/full_repos/660446631
git clone --depth 1 --no-tags https://github.com/pritish2439/Parking-System-project.git f:/verilog_sva_gh_scraper/data/full_repos/663793394
git clone --depth 1 --no-tags https://github.com/pvanschendel/Odyssey_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/662746720
git clone --depth 1 --no-tags https://github.com/li-dongting/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/659262640
git clone --depth 1 --no-tags https://github.com/marnovandermaas/tiny-factorizer.git f:/verilog_sva_gh_scraper/data/full_repos/663536632
git clone --depth 1 --no-tags https://github.com/ianerik6/caravell_miinicial_proyecto.git f:/verilog_sva_gh_scraper/data/full_repos/659415163
git clone --depth 1 --no-tags https://github.com/Post-Modern28/VerilogTrigonometry.git f:/verilog_sva_gh_scraper/data/full_repos/658372115
git clone --depth 1 --no-tags https://github.com/SreeMallavikha/Project.git f:/verilog_sva_gh_scraper/data/full_repos/658573504
git clone --depth 1 --no-tags https://github.com/shihjimmy/Banded_Smith_Waterman_Genome_Alignment.git f:/verilog_sva_gh_scraper/data/full_repos/658179420
git clone --depth 1 --no-tags https://github.com/teddy5566/IC_contest_2014.git f:/verilog_sva_gh_scraper/data/full_repos/659361993
git clone --depth 1 --no-tags https://github.com/nicedayd/hong.git f:/verilog_sva_gh_scraper/data/full_repos/661169351
git clone --depth 1 --no-tags https://github.com/RonishNadar/Automated-Agricultural-Robot.git f:/verilog_sva_gh_scraper/data/full_repos/659891116
git clone --depth 1 --no-tags https://github.com/nithish203/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/661056494
git clone --depth 1 --no-tags https://github.com/lilyyang1995/CFAR.git f:/verilog_sva_gh_scraper/data/full_repos/661553160
git clone --depth 1 --no-tags https://github.com/windmilltown/robei_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/661541444
git clone --depth 1 --no-tags https://github.com/binhkieudo/JTAG.git f:/verilog_sva_gh_scraper/data/full_repos/662149221
git clone --depth 1 --no-tags https://github.com/1111394/cccpu.git f:/verilog_sva_gh_scraper/data/full_repos/658538989
git clone --depth 1 --no-tags https://github.com/yyyns/luu.git f:/verilog_sva_gh_scraper/data/full_repos/658645631
git clone --depth 1 --no-tags https://github.com/Shaurya0104/5-Stage-Pipelined-Processor-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/657138691
git clone --depth 1 --no-tags https://github.com/GSaiManoj3/Carry-Select-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/659223137
git clone --depth 1 --no-tags https://github.com/Astik01x/iit_soc_8bitprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/659296388
git clone --depth 1 --no-tags https://github.com/ksdgundam1/convolutional_code_generator.git f:/verilog_sva_gh_scraper/data/full_repos/659537124
git clone --depth 1 --no-tags https://github.com/Trased/SP23.git f:/verilog_sva_gh_scraper/data/full_repos/659599567
git clone --depth 1 --no-tags https://github.com/Pizmuh/HDMI_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/659646674
git clone --depth 1 --no-tags https://github.com/gowthami-codes/MUX.git f:/verilog_sva_gh_scraper/data/full_repos/659752341
git clone --depth 1 --no-tags https://github.com/mostafaadawy/VIVADO-1.git f:/verilog_sva_gh_scraper/data/full_repos/661692081
git clone --depth 1 --no-tags https://github.com/dalerodgers/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/661781895
git clone --depth 1 --no-tags https://github.com/312510017Erison88/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/660263728
git clone --depth 1 --no-tags https://github.com/Shanj2003/intelunnati_SS.git f:/verilog_sva_gh_scraper/data/full_repos/661299329
git clone --depth 1 --no-tags https://github.com/JeonHoe/FPGA_study.git f:/verilog_sva_gh_scraper/data/full_repos/660483558
git clone --depth 1 --no-tags https://github.com/Thewbi/rtlil.git f:/verilog_sva_gh_scraper/data/full_repos/662276341
git clone --depth 1 --no-tags https://github.com/celal9/VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/662252110
git clone --depth 1 --no-tags https://github.com/samuel-valentin/TestP2.git f:/verilog_sva_gh_scraper/data/full_repos/657420915
git clone --depth 1 --no-tags https://github.com/prerna-sarkar/16-stage-8-bit-synchronous-FIFO-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/657383089
git clone --depth 1 --no-tags https://github.com/SMRUna/Proyecto_Digital2UNAL_SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/657345798
git clone --depth 1 --no-tags https://github.com/LeMinhThong/thDo.git f:/verilog_sva_gh_scraper/data/full_repos/657738531
git clone --depth 1 --no-tags https://github.com/gowthami-codes/decoder.git f:/verilog_sva_gh_scraper/data/full_repos/661014410
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/661041364
git clone --depth 1 --no-tags https://github.com/jukebox03/SNU_LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/657072719
git clone --depth 1 --no-tags https://github.com/faisal-20/IEEE-754-Single-Precision-Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/657408654
git clone --depth 1 --no-tags https://github.com/huangmz21/loong.git f:/verilog_sva_gh_scraper/data/full_repos/657844293
git clone --depth 1 --no-tags https://github.com/Chetan-G-Gokhale/16-Bit-BinaryDivider.git f:/verilog_sva_gh_scraper/data/full_repos/657472864
git clone --depth 1 --no-tags https://github.com/cyyself/mku060fb-soc.git f:/verilog_sva_gh_scraper/data/full_repos/657597158
git clone --depth 1 --no-tags https://github.com/abhi-ab19/signed-booth-multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/657716469
git clone --depth 1 --no-tags https://github.com/tjaros/synth.git f:/verilog_sva_gh_scraper/data/full_repos/657988650
git clone --depth 1 --no-tags https://github.com/warrebe/Binary-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/659409623
