INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Matrix_Multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Multiplier
WARNING: [VRFC 10-3248] data object 'stored_offsets' is already declared [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Matrix_Multiplier.sv:285]
WARNING: [VRFC 10-9364] second declaration of 'stored_offsets' is ignored [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Matrix_Multiplier.sv:285]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Test_Bench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Bench
WARNING: [VRFC 10-543] converting concatenation to assignment pattern [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sources_1/new/Test_Bench.sv:72]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_mult.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'data_packet_pkg' is previously defined; ignoring this definition [../../../../Thesis.srcs/sources_1/new/Signal_defs.sv:24]
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/UVM_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_ult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ult
WARNING: [VRFC 10-3380] identifier 'MULT_PER_PIPE' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_ult.sv:30]
WARNING: [VRFC 10-3380] identifier 'ADDS_PER_PIPE' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_ult.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_impl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_impl
WARNING: [VRFC 10-3380] identifier 'MULT_PER_PIPE' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_impl.sv:26]
WARNING: [VRFC 10-3380] identifier 'ADDS_PER_PIPE' is used before its declaration [E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/tb_impl.sv:27]
