Version 4
SHEET 1 2612 1236
WIRE -432 -224 -1040 -224
WIRE -64 -224 -432 -224
WIRE 208 -224 -64 -224
WIRE 768 -224 208 -224
WIRE 880 -224 768 -224
WIRE 1040 -224 880 -224
WIRE -976 -192 -1040 -192
WIRE -864 -192 -976 -192
WIRE -416 -192 -864 -192
WIRE -48 -192 -416 -192
WIRE 144 -192 -48 -192
WIRE 896 -192 144 -192
WIRE 1008 -192 896 -192
WIRE 1472 -176 1424 -176
WIRE 1616 -176 1552 -176
WIRE 768 -64 768 -224
WIRE 1424 -48 1424 -176
WIRE 1472 -48 1424 -48
WIRE 1616 -48 1552 -48
WIRE 48 0 -144 0
WIRE -976 16 -976 -192
WIRE -912 16 -976 16
WIRE -864 16 -864 -192
WIRE -544 16 -816 16
WIRE -224 16 -544 16
WIRE 560 16 -224 16
WIRE 768 16 768 0
WIRE 768 16 560 16
WIRE -608 32 -608 -16
WIRE -544 32 -544 16
WIRE -224 32 -224 16
WIRE -144 32 -144 0
WIRE 768 32 768 16
WIRE 144 48 144 -192
WIRE 208 48 208 -224
WIRE -432 80 -432 -224
WIRE -432 80 -464 80
WIRE 880 80 880 -224
WIRE 880 80 848 80
WIRE 1424 80 1424 -48
WIRE 1472 80 1424 80
WIRE 1616 80 1552 80
WIRE -64 96 -64 -224
WIRE -64 96 -96 96
WIRE 48 96 48 0
WIRE 64 96 48 96
WIRE 352 96 288 96
WIRE 560 96 560 16
WIRE 592 96 560 96
WIRE -416 112 -416 -192
WIRE -416 112 -464 112
WIRE 896 112 896 -192
WIRE 896 112 848 112
WIRE -48 128 -48 -192
WIRE -48 128 -96 128
WIRE -896 144 -896 64
WIRE -896 144 -944 144
WIRE -64 160 -96 160
WIRE -400 176 -464 176
WIRE 896 176 848 176
WIRE 64 208 48 208
WIRE 352 208 288 208
WIRE 592 208 560 208
WIRE 880 208 848 208
WIRE 1424 208 1424 80
WIRE 1472 208 1424 208
WIRE 1616 208 1552 208
WIRE -896 224 -896 144
WIRE 864 240 848 240
WIRE -912 272 -928 272
WIRE -544 272 -544 256
WIRE -544 272 -816 272
WIRE -240 272 -240 256
WIRE -240 272 -544 272
WIRE 560 272 560 208
WIRE 560 272 -240 272
WIRE 768 272 768 256
WIRE 768 272 560 272
WIRE -144 288 -144 256
WIRE 48 288 48 208
WIRE 48 288 -144 288
WIRE 768 288 768 272
WIRE -608 304 -608 256
WIRE 1424 336 1424 208
WIRE 1472 336 1424 336
WIRE 1616 336 1552 336
WIRE -944 448 -944 144
WIRE -944 448 -1040 448
WIRE 1424 464 1424 336
WIRE 1472 464 1424 464
WIRE 1616 464 1552 464
WIRE -400 480 -400 176
WIRE -400 480 -1040 480
WIRE -64 512 -64 160
WIRE -64 512 -1040 512
WIRE 864 544 864 240
WIRE 864 544 -1040 544
WIRE 880 576 880 208
WIRE 880 576 -1040 576
WIRE 1424 592 1424 464
WIRE 1472 592 1424 592
WIRE 1616 592 1552 592
WIRE 896 608 896 176
WIRE 896 608 -1040 608
WIRE -928 640 -928 272
WIRE -928 640 -1040 640
WIRE -864 640 -864 272
WIRE -864 640 -928 640
WIRE 144 640 144 256
WIRE 144 640 -864 640
WIRE 1008 640 1008 -192
WIRE 1008 640 144 640
WIRE 208 672 208 256
WIRE 208 672 -1040 672
WIRE 768 672 768 352
WIRE 768 672 208 672
WIRE 1040 672 1040 -224
WIRE 1040 672 768 672
WIRE 1424 720 1424 592
WIRE 1472 720 1424 720
WIRE 1616 720 1552 720
WIRE 1424 848 1424 720
WIRE 1616 848 1424 848
WIRE 1424 896 1424 848
FLAG -1040 -192 VDD
IOPIN -1040 -192 BiDir
FLAG -1040 -224 VSS
IOPIN -1040 -224 BiDir
FLAG 1424 896 0
FLAG 1616 -176 VDD
IOPIN 1616 -176 BiDir
FLAG 1616 -48 CLK
IOPIN 1616 -48 BiDir
FLAG 1616 80 PC
IOPIN 1616 80 BiDir
FLAG 1616 208 DATA
IOPIN 1616 208 BiDir
FLAG 1616 336 WL
IOPIN 1616 336 BiDir
FLAG 1616 464 COL
IOPIN 1616 464 BiDir
FLAG 1616 848 VSS
IOPIN 1616 848 BiDir
FLAG -1040 448 PC
IOPIN -1040 448 BiDir
FLAG -1040 608 DATA
IOPIN -1040 608 BiDir
FLAG -1040 480 WL
IOPIN -1040 480 BiDir
FLAG -1040 544 COL
IOPIN -1040 544 BiDir
FLAG -1040 576 WR
IOPIN -1040 576 BiDir
FLAG 592 208 BL
IOPIN 592 208 Out
FLAG 592 96 !BL
IOPIN 592 96 Out
FLAG -608 -16 !Q
IOPIN -608 -16 Out
FLAG -608 304 Q
IOPIN -608 304 Out
FLAG 1616 592 WR
IOPIN 1616 592 BiDir
FLAG -1040 512 SA
IOPIN -1040 512 BiDir
FLAG 1616 720 SA
IOPIN 1616 720 BiDir
FLAG 352 96 !OUT
IOPIN 352 96 Out
FLAG 352 208 OUT
IOPIN 352 208 Out
SYMBOL WRITE_DRIVER 768 144 R0
SYMATTR InstName X1
SYMATTR SpiceLine L = {L}, Wn = {Wn}, Wp = {Wp}
SYMBOL CELL_SRAM -560 144 R0
SYMATTR InstName X2
SYMATTR SpiceLine L = {L}, Wn = {Wn}, Wp = {Wp}
SYMBOL pmos4 -816 224 R90
SYMATTR InstName M1
SYMATTR Value mPMOS
SYMATTR Value2 l={L} w={Wp_pc} ad={Sp_pc} as={Sp_pc} pd={Pp_pc} ps={Pp_pc} m=1
SYMBOL pmos4 -816 64 M270
SYMATTR InstName M2
SYMATTR Value mPMOS
SYMATTR Value2 l={L} w={Wp_pc} ad={Sp_pc} as={Sp_pc} pd={Pp_pc} ps={Pp_pc} m=1
SYMBOL voltage 1568 -176 R90
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 VTop 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName VDD
SYMATTR Value 1.2
SYMBOL voltage 1568 -48 R90
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 VTop 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V_CLK
SYMATTR Value PWL file=SYSTEM-CLK.txt
SYMBOL voltage 1568 80 R90
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 VTop 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V_PC
SYMATTR Value PWL file=SYSTEM-PC.txt
SYMBOL voltage 1568 208 R90
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 VTop 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V_DATA
SYMATTR Value PWL file=SYSTEM-DATA.txt
SYMBOL voltage 1568 336 R90
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 VTop 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V_WL
SYMATTR Value PWL file=SYSTEM-WL.txt
SYMBOL voltage 1568 464 R90
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 VTop 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V_COL
SYMATTR Value PWL file=SYSTEM-COL.txt
SYMBOL cap 752 288 R0
SYMATTR InstName C1
SYMATTR Value {Cbit}
SYMBOL cap 752 -64 R0
SYMATTR InstName C2
SYMATTR Value {Cbit}
SYMBOL voltage 1568 592 R90
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 VTop 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V_WR
SYMATTR Value PWL file=SYSTEM-WR.txt
SYMBOL voltage 1568 720 R90
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 VTop 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V_SENSE
SYMATTR Value PWL file=SYSTEM-SENSE.txt
SYMBOL SEN_AMP_2 -192 144 R0
SYMATTR InstName X3
SYMATTR SpiceLine L = {L}, nWidth = {Wn}, pWidth = {Wp}
SYMBOL NOT_CELL 176 208 M180
SYMATTR InstName X4
SYMATTR SpiceLine L = {L}, Wn = {Wn}, Wp = {Wp}
SYMBOL NOT_CELL 176 96 R0
SYMATTR InstName X5
SYMATTR SpiceLine L = {L}, Wn = {Wn}, Wp = {Wp}
TEXT -280 936 Left 2 !.param L 180n
TEXT -280 1032 Left 2 !.param Wn 250n
TEXT -40 1040 Left 2 !.param Wp 500n
TEXT -184 848 Left 2 !.lib C:\\Users\\Alexandre\\Desktop\\UFSC_Active\\EEL7122\\EEL7122-Project\\MOS-models\\TSMC180nm.lib.txt
TEXT -40 1064 Left 2 !.param Sp L*Wp
TEXT -40 1088 Left 2 !.param Pp 2*Wp
TEXT -280 976 Left 2 ;NMOS\nparameters
TEXT -40 976 Left 2 ;PMOS\nparameters
TEXT -1096 640 Left 2 ;VDD
TEXT -1096 672 Left 2 ;VSS
TEXT 304 960 Left 2 !.param T 3.33333333333n
TEXT 304 1016 Left 2 !.tran 0 {20*T} 0 {T/100}
TEXT 664 960 Left 2 !;.step param Cbit list 0.05p 0.2p 0.75p
TEXT -280 904 Left 2 ;Transistor parameters
TEXT 304 904 Left 2 ;Simulation parameters
TEXT 664 904 Left 2 ;Components parameters
TEXT -40 1144 Left 2 !.param Wp_pc 20*Wp
TEXT -40 1168 Left 2 !.param Sp_pc L*Wp_pc
TEXT -40 1192 Left 2 !.param Pp_pc 2*Wp_pc
TEXT 664 984 Left 2 !.param Cbit 0.75p
TEXT 304 984 Left 2 !.param TT 0.05n
TEXT 304 1056 Left 2 !.ic v(q)=1.2 v(!q)=0
LINE Normal 160 880 -304 880 2
LINE Normal 256 1120 256 880 2
LINE Normal -304 1232 160 1232 2
LINE Normal -304 880 -304 1120 2
LINE Normal -80 960 -288 960 2
LINE Normal -80 1104 -80 960 2
LINE Normal -288 1104 -80 1104 2
LINE Normal -288 960 -288 1104 2
LINE Normal 144 960 -48 960 2
LINE Normal -48 960 -48 1104 2
LINE Normal 160 880 176 880 2
LINE Normal 144 960 160 960 2
LINE Normal 624 880 288 880 2
LINE Normal 624 1008 624 880 2
LINE Normal 288 1088 624 1088 2
LINE Normal 288 880 288 1008 2
LINE Normal 960 880 656 880 2
LINE Normal 1120 1008 1120 880 2
LINE Normal 656 1008 960 1008 2
LINE Normal 656 880 656 1008 2
LINE Normal 624 1008 624 1040 2
LINE Normal 288 1008 288 1088 2
LINE Normal 624 1024 624 1088 2
LINE Normal 944 880 1120 880 2
LINE Normal 1120 1008 960 1008 2
LINE Normal -304 1120 -304 1232 2
LINE Normal -48 1216 -48 1104 2
LINE Normal -48 1216 -48 1216 2
LINE Normal 240 1216 -48 1216 2
LINE Normal 240 960 240 1216 2
LINE Normal 160 960 240 960 2
LINE Normal 256 880 176 880 2
LINE Normal 256 1232 256 1104 2
LINE Normal 256 1232 256 1232 2
LINE Normal 160 1232 256 1232 2
