$date
	Fri Aug 06 16:58:26 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ $end
$scope module rc $end
$var wire 1 ! clk $end
$var wire 1 " rstn $end
$var wire 1 # qn3 $end
$var wire 1 $ qn2 $end
$var wire 1 % qn1 $end
$var wire 1 & qn0 $end
$var wire 1 ' q3 $end
$var wire 1 ( q2 $end
$var wire 1 ) q1 $end
$var wire 1 * q0 $end
$var wire 4 + out [3:0] $end
$scope module d0 $end
$var wire 1 ! clk $end
$var wire 1 & d $end
$var wire 1 & qn $end
$var wire 1 " rstn $end
$var reg 1 * q $end
$upscope $end
$scope module d1 $end
$var wire 1 * clk $end
$var wire 1 % d $end
$var wire 1 % qn $end
$var wire 1 " rstn $end
$var reg 1 ) q $end
$upscope $end
$scope module d2 $end
$var wire 1 ) clk $end
$var wire 1 $ d $end
$var wire 1 $ qn $end
$var wire 1 " rstn $end
$var reg 1 ( q $end
$upscope $end
$scope module d3 $end
$var wire 1 ( clk $end
$var wire 1 # d $end
$var wire 1 # qn $end
$var wire 1 " rstn $end
$var reg 1 ' q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 +
0*
0)
0(
0'
1&
1%
1$
1#
0"
0!
$end
#5
1!
#10
0!
#15
1!
#20
0!
#25
1!
#30
0!
#35
1"
1!
#40
0!
#45
0#
1'
0$
1(
0%
1)
b0 +
0&
1*
1!
#50
0!
#55
b1 +
1&
0*
1!
#60
0!
#65
1%
0)
b10 +
0&
1*
1!
#70
0!
#75
b11 +
1&
0*
1!
#80
0!
#85
1$
0(
0%
1)
b100 +
0&
1*
1!
#90
0!
#95
b101 +
1&
0*
1!
#100
0!
#105
1%
0)
b110 +
0&
1*
1!
#110
0!
#115
b111 +
1&
0*
1!
#120
0!
#125
1#
0'
0$
1(
0%
1)
b1000 +
0&
1*
1!
#130
0!
#135
b1001 +
1&
0*
1!
#140
0!
#145
1%
0)
b1010 +
0&
1*
1!
#150
0!
#155
b1011 +
1&
0*
1!
#160
0!
#165
1$
0(
0%
1)
b1100 +
0&
1*
1!
#170
0!
#175
b1101 +
1&
0*
1!
#180
0!
#185
1%
0)
b1110 +
0&
1*
1!
#190
0!
#195
b1111 +
1&
0*
1!
#200
0!
#205
0#
1'
0$
1(
0%
1)
b0 +
0&
1*
1!
#210
0!
#215
b1 +
1&
0*
1!
#220
0!
#225
1%
0)
b10 +
0&
1*
1!
#230
0!
#235
b11 +
1&
0*
1!
#240
0!
#245
1$
0(
0%
1)
b100 +
0&
1*
1!
#250
0!
#255
b101 +
1&
0*
1!
#260
0!
#265
1%
0)
b110 +
0&
1*
1!
#270
0!
#275
b111 +
1&
0*
1!
#280
0!
#285
1#
0'
0$
1(
0%
1)
b1000 +
0&
1*
1!
