#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001a09cee76e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a09cee7870 .scope module, "test" "test" 3 2;
 .timescale -9 -9;
v000001a09cee0a80_0 .var "clock", 0 0;
v000001a09cee1840_0 .net "out", 3 0, v000001a09cee0ee0_0;  1 drivers
S_000001a09ce9dd20 .scope module, "a1" "async4BitUpCounter" 3 7, 4 4 0, S_000001a09cee7870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out";
    .port_info 1 /INPUT 1 "clock";
v000001a09cee0e40_0 .net "clock", 0 0, v000001a09cee0a80_0;  1 drivers
v000001a09cee0ee0_0 .var "out", 3 0;
v000001a09cee0f80_0 .net "w0", 0 0, v000001a09ceb2e60_0;  1 drivers
v000001a09cee13e0_0 .net "w1", 0 0, v000001a09cee7aa0_0;  1 drivers
v000001a09cee17a0_0 .net "w2", 0 0, v000001a09cf33b40_0;  1 drivers
v000001a09cee1200_0 .net "w3", 0 0, v000001a09cf33eb0_0;  1 drivers
v000001a09cee1480_0 .var "w4", 0 0;
E_000001a09ce9bd50 .event anyedge, v000001a09ceb2e60_0, v000001a09cee7aa0_0, v000001a09cf33b40_0, v000001a09cf33eb0_0;
S_000001a09ce9deb0 .scope module, "a0" "tFlipFlop" 4 13, 5 1 0, S_000001a09ce9dd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clock";
v000001a09ceb2c40_0 .net "clock", 0 0, v000001a09cee0a80_0;  alias, 1 drivers
v000001a09ceb2e60_0 .var "q", 0 0;
v000001a09ceb2950_0 .net "t", 0 0, v000001a09cee1480_0;  1 drivers
E_000001a09ce9c690 .event negedge, v000001a09ceb2c40_0;
S_000001a09cf33820 .scope module, "a1" "tFlipFlop" 4 14, 5 1 0, S_000001a09ce9dd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clock";
v000001a09cee7a00_0 .net "clock", 0 0, v000001a09ceb2e60_0;  alias, 1 drivers
v000001a09cee7aa0_0 .var "q", 0 0;
v000001a09ce9e040_0 .net "t", 0 0, v000001a09cee1480_0;  alias, 1 drivers
E_000001a09ce9c510 .event negedge, v000001a09ceb2e60_0;
S_000001a09cf339b0 .scope module, "a2" "tFlipFlop" 4 15, 5 1 0, S_000001a09ce9dd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clock";
v000001a09ce9e0e0_0 .net "clock", 0 0, v000001a09cee7aa0_0;  alias, 1 drivers
v000001a09cf33b40_0 .var "q", 0 0;
v000001a09cf33be0_0 .net "t", 0 0, v000001a09cee1480_0;  alias, 1 drivers
E_000001a09ce9c550 .event negedge, v000001a09cee7aa0_0;
S_000001a09cf33c80 .scope module, "a3" "tFlipFlop" 4 16, 5 1 0, S_000001a09ce9dd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clock";
v000001a09cf33e10_0 .net "clock", 0 0, v000001a09cf33b40_0;  alias, 1 drivers
v000001a09cf33eb0_0 .var "q", 0 0;
v000001a09cee08f0_0 .net "t", 0 0, v000001a09cee1480_0;  alias, 1 drivers
E_000001a09ce9c150 .event negedge, v000001a09cf33b40_0;
    .scope S_000001a09ce9deb0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a09ceb2e60_0, 0;
    %end;
    .thread T_0;
    .scope S_000001a09ce9deb0;
T_1 ;
    %wait E_000001a09ce9c690;
    %load/vec4 v000001a09ceb2950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001a09ceb2e60_0;
    %inv;
    %assign/vec4 v000001a09ceb2e60_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a09cf33820;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a09cee7aa0_0, 0;
    %end;
    .thread T_2;
    .scope S_000001a09cf33820;
T_3 ;
    %wait E_000001a09ce9c510;
    %load/vec4 v000001a09ce9e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001a09cee7aa0_0;
    %inv;
    %assign/vec4 v000001a09cee7aa0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a09cf339b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a09cf33b40_0, 0;
    %end;
    .thread T_4;
    .scope S_000001a09cf339b0;
T_5 ;
    %wait E_000001a09ce9c550;
    %load/vec4 v000001a09cf33be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001a09cf33b40_0;
    %inv;
    %assign/vec4 v000001a09cf33b40_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a09cf33c80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a09cf33eb0_0, 0;
    %end;
    .thread T_6;
    .scope S_000001a09cf33c80;
T_7 ;
    %wait E_000001a09ce9c150;
    %load/vec4 v000001a09cee08f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001a09cf33eb0_0;
    %inv;
    %assign/vec4 v000001a09cf33eb0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a09ce9dd20;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a09cee1480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a09cee0ee0_0, 4, 1;
    %end;
    .thread T_8;
    .scope S_000001a09ce9dd20;
T_9 ;
    %wait E_000001a09ce9bd50;
    %load/vec4 v000001a09cee0f80_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a09cee0ee0_0, 4, 1;
    %load/vec4 v000001a09cee13e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a09cee0ee0_0, 4, 1;
    %load/vec4 v000001a09cee17a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a09cee0ee0_0, 4, 1;
    %load/vec4 v000001a09cee1200_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a09cee0ee0_0, 4, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001a09cee7870;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a09cee0a80_0, 0, 1;
T_10.0 ;
    %delay 2, 0;
    %load/vec4 v000001a09cee0a80_0;
    %inv;
    %store/vec4 v000001a09cee0a80_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000001a09cee7870;
T_11 ;
    %delay 2000, 0;
    %vpi_call/w 3 14 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001a09cee7870;
T_12 ;
    %vpi_call/w 3 17 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a09ce9dd20 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "testBench.sv";
    "design.sv";
    "./../t-flipflop/tFlipFlop.v";
