Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec  5 16:53:09 2020
| Host         : DESKTOP-ELPKTPI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (197)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (452)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (197)
--------------------------
 There are 197 register/latch pins with no clock driven by root clock pin: VGA_CLK/divided_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (452)
--------------------------------------------------
 There are 452 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.420        0.000                      0                  107        0.107        0.000                      0                  107        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.420        0.000                      0                  107        0.107        0.000                      0                  107        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 score_inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 2.837ns (29.615%)  route 6.743ns (70.385%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.236    score_inst/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  score_inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518     5.754 f  score_inst/counter_reg[18]/Q
                         net (fo=3, routed)           0.896     6.649    score_inst/counter_reg[18]
    SLICE_X10Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  score_inst/score[0][3]_i_6/O
                         net (fo=2, routed)           0.805     7.578    score_inst/score[0][3]_i_6_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.124     7.702 r  score_inst/score[0][3]_i_3/O
                         net (fo=33, routed)          0.792     8.494    score_inst/score[0][3]_i_3_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.124     8.618 r  score_inst/score[1][3]_i_3/O
                         net (fo=9, routed)           0.699     9.317    score_inst/score[1][3]_i_3_n_0
    SLICE_X6Y74          LUT2 (Prop_lut2_I1_O)        0.117     9.434 r  score_inst/score[2][0]_i_1/O
                         net (fo=2, routed)           0.617    10.051    score_inst/score[2][0]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.744    10.795 r  score_inst/pixel2_inferred__1/i__carry/O[2]
                         net (fo=3, routed)           0.537    11.333    score_inst/score_reg[2][1]_0[2]
    SLICE_X8Y74          LUT4 (Prop_lut4_I2_O)        0.302    11.635 r  score_inst/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.635    score_inst/i__carry__0_i_6_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.865 r  score_inst/pixel1_inferred__1/i__carry__0/O[1]
                         net (fo=3, routed)           1.221    13.086    score_inst/pixel1_inferred__1/i__carry__0_n_6
    SLICE_X10Y72         LUT6 (Prop_lut6_I5_O)        0.306    13.392 r  score_inst/pixel_i_15/O
                         net (fo=1, routed)           0.761    14.152    score_inst/pixel_i_15_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.276 r  score_inst/pixel_i_4/O
                         net (fo=1, routed)           0.415    14.691    vga_inst/pixel_reg_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.815 r  vga_inst/pixel_i_1/O
                         net (fo=1, routed)           0.000    14.815    score_inst/pixel3_out
    SLICE_X10Y76         FDRE                                         r  score_inst/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.512    14.935    score_inst/clk_IBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  score_inst/pixel_reg/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)        0.077    15.235    score_inst/pixel_reg
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -14.815    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 VGA_CLK/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.828ns (16.723%)  route 4.123ns (83.277%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.236    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  VGA_CLK/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.678    VGA_CLK/counter_value[28]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  VGA_CLK/counter_value[31]_i_9/O
                         net (fo=1, routed)           0.770     7.572    VGA_CLK/counter_value[31]_i_9_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  VGA_CLK/counter_value[31]_i_5/O
                         net (fo=2, routed)           0.948     8.644    VGA_CLK/counter_value[31]_i_5_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.124     8.768 r  VGA_CLK/counter_value[31]_i_1/O
                         net (fo=31, routed)          1.419    10.187    VGA_CLK/divided_clk_0
    SLICE_X51Y100        FDRE                                         r  VGA_CLK/counter_value_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.496    14.918    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  VGA_CLK/counter_value_reg[29]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    VGA_CLK/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 VGA_CLK/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.828ns (16.723%)  route 4.123ns (83.277%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.236    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  VGA_CLK/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.678    VGA_CLK/counter_value[28]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  VGA_CLK/counter_value[31]_i_9/O
                         net (fo=1, routed)           0.770     7.572    VGA_CLK/counter_value[31]_i_9_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  VGA_CLK/counter_value[31]_i_5/O
                         net (fo=2, routed)           0.948     8.644    VGA_CLK/counter_value[31]_i_5_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.124     8.768 r  VGA_CLK/counter_value[31]_i_1/O
                         net (fo=31, routed)          1.419    10.187    VGA_CLK/divided_clk_0
    SLICE_X51Y100        FDRE                                         r  VGA_CLK/counter_value_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.496    14.918    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  VGA_CLK/counter_value_reg[30]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    VGA_CLK/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 VGA_CLK/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.828ns (16.723%)  route 4.123ns (83.277%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.236    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  VGA_CLK/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.678    VGA_CLK/counter_value[28]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  VGA_CLK/counter_value[31]_i_9/O
                         net (fo=1, routed)           0.770     7.572    VGA_CLK/counter_value[31]_i_9_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  VGA_CLK/counter_value[31]_i_5/O
                         net (fo=2, routed)           0.948     8.644    VGA_CLK/counter_value[31]_i_5_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.124     8.768 r  VGA_CLK/counter_value[31]_i_1/O
                         net (fo=31, routed)          1.419    10.187    VGA_CLK/divided_clk_0
    SLICE_X51Y100        FDRE                                         r  VGA_CLK/counter_value_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.496    14.918    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  VGA_CLK/counter_value_reg[31]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    VGA_CLK/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 VGA_CLK/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.828ns (17.770%)  route 3.832ns (82.230%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.236    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  VGA_CLK/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.678    VGA_CLK/counter_value[28]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  VGA_CLK/counter_value[31]_i_9/O
                         net (fo=1, routed)           0.770     7.572    VGA_CLK/counter_value[31]_i_9_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  VGA_CLK/counter_value[31]_i_5/O
                         net (fo=2, routed)           0.948     8.644    VGA_CLK/counter_value[31]_i_5_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.124     8.768 r  VGA_CLK/counter_value[31]_i_1/O
                         net (fo=31, routed)          1.127     9.895    VGA_CLK/divided_clk_0
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.512    14.935    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[25]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    14.771    VGA_CLK/counter_value_reg[25]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 VGA_CLK/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.828ns (17.770%)  route 3.832ns (82.230%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.236    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  VGA_CLK/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.678    VGA_CLK/counter_value[28]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  VGA_CLK/counter_value[31]_i_9/O
                         net (fo=1, routed)           0.770     7.572    VGA_CLK/counter_value[31]_i_9_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  VGA_CLK/counter_value[31]_i_5/O
                         net (fo=2, routed)           0.948     8.644    VGA_CLK/counter_value[31]_i_5_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.124     8.768 r  VGA_CLK/counter_value[31]_i_1/O
                         net (fo=31, routed)          1.127     9.895    VGA_CLK/divided_clk_0
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.512    14.935    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[26]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    14.771    VGA_CLK/counter_value_reg[26]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 VGA_CLK/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.828ns (17.770%)  route 3.832ns (82.230%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.236    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  VGA_CLK/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.678    VGA_CLK/counter_value[28]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  VGA_CLK/counter_value[31]_i_9/O
                         net (fo=1, routed)           0.770     7.572    VGA_CLK/counter_value[31]_i_9_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  VGA_CLK/counter_value[31]_i_5/O
                         net (fo=2, routed)           0.948     8.644    VGA_CLK/counter_value[31]_i_5_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.124     8.768 r  VGA_CLK/counter_value[31]_i_1/O
                         net (fo=31, routed)          1.127     9.895    VGA_CLK/divided_clk_0
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.512    14.935    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[27]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    14.771    VGA_CLK/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 VGA_CLK/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.660ns  (logic 0.828ns (17.770%)  route 3.832ns (82.230%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.236    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  VGA_CLK/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.678    VGA_CLK/counter_value[28]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  VGA_CLK/counter_value[31]_i_9/O
                         net (fo=1, routed)           0.770     7.572    VGA_CLK/counter_value[31]_i_9_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  VGA_CLK/counter_value[31]_i_5/O
                         net (fo=2, routed)           0.948     8.644    VGA_CLK/counter_value[31]_i_5_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.124     8.768 r  VGA_CLK/counter_value[31]_i_1/O
                         net (fo=31, routed)          1.127     9.895    VGA_CLK/divided_clk_0
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.512    14.935    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[28]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    14.771    VGA_CLK/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 score_inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/score_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 1.244ns (24.290%)  route 3.877ns (75.710%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.236    score_inst/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  score_inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.518     5.754 f  score_inst/counter_reg[18]/Q
                         net (fo=3, routed)           0.896     6.649    score_inst/counter_reg[18]
    SLICE_X10Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.773 r  score_inst/score[0][3]_i_6/O
                         net (fo=2, routed)           0.805     7.578    score_inst/score[0][3]_i_6_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I1_O)        0.124     7.702 r  score_inst/score[0][3]_i_3/O
                         net (fo=33, routed)          1.367     9.069    score_inst/score[0][3]_i_3_n_0
    SLICE_X6Y72          LUT3 (Prop_lut3_I2_O)        0.150     9.219 r  score_inst/score[0][1]_i_2/O
                         net (fo=1, routed)           0.810    10.029    score_inst/score[0][1]_i_2_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.328    10.357 r  score_inst/score[0][1]_i_1/O
                         net (fo=1, routed)           0.000    10.357    score_inst/score[0][1]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  score_inst/score_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.588    15.011    score_inst/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  score_inst/score_reg[0][1]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y73          FDRE (Setup_fdre_C_D)        0.029    15.263    score_inst/score_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 VGA_CLK/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.828ns (18.354%)  route 3.683ns (81.646%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.633     5.236    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  VGA_CLK/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.678    VGA_CLK/counter_value[28]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  VGA_CLK/counter_value[31]_i_9/O
                         net (fo=1, routed)           0.770     7.572    VGA_CLK/counter_value[31]_i_9_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.696 f  VGA_CLK/counter_value[31]_i_5/O
                         net (fo=2, routed)           0.948     8.644    VGA_CLK/counter_value[31]_i_5_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I2_O)        0.124     8.768 r  VGA_CLK/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.979     9.747    VGA_CLK/divided_clk_0
    SLICE_X51Y98         FDRE                                         r  VGA_CLK/counter_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.512    14.935    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  VGA_CLK/counter_value_reg[21]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429    14.746    VGA_CLK/counter_value_reg[21]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  4.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 VGA_CLK/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.566     1.485    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  VGA_CLK/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.120     1.747    VGA_CLK/counter_value[28]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  VGA_CLK/counter_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    VGA_CLK/counter_value_reg[28]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  VGA_CLK/counter_value_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.961    VGA_CLK/data0[29]
    SLICE_X51Y100        FDRE                                         r  VGA_CLK/counter_value_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.995    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  VGA_CLK/counter_value_reg[29]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    VGA_CLK/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 VGA_CLK/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.566     1.485    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  VGA_CLK/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.120     1.747    VGA_CLK/counter_value[28]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  VGA_CLK/counter_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    VGA_CLK/counter_value_reg[28]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  VGA_CLK/counter_value_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.972    VGA_CLK/data0[31]
    SLICE_X51Y100        FDRE                                         r  VGA_CLK/counter_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.995    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  VGA_CLK/counter_value_reg[31]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    VGA_CLK/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 VGA_CLK/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.566     1.485    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  VGA_CLK/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  VGA_CLK/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.120     1.747    VGA_CLK/counter_value[28]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  VGA_CLK/counter_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    VGA_CLK/counter_value_reg[28]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  VGA_CLK/counter_value_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.997    VGA_CLK/data0[30]
    SLICE_X51Y100        FDRE                                         r  VGA_CLK/counter_value_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.995    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  VGA_CLK/counter_value_reg[30]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    VGA_CLK/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 score_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.562     1.481    score_inst/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  score_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  score_inst/counter_reg[0]/Q
                         net (fo=4, routed)           0.068     1.713    score_inst/counter_reg[0]
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.842 r  score_inst/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.842    score_inst/counter_reg[0]_i_1_n_6
    SLICE_X8Y75          FDRE                                         r  score_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.995    score_inst/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  score_inst/counter_reg[1]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.134     1.615    score_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 score_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            score_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.328ns (82.808%)  route 0.068ns (17.192%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.562     1.481    score_inst/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  score_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  score_inst/counter_reg[0]/Q
                         net (fo=4, routed)           0.068     1.713    score_inst/counter_reg[0]
    SLICE_X8Y75          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     1.877 r  score_inst/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    score_inst/counter_reg[0]_i_1_n_5
    SLICE_X8Y75          FDRE                                         r  score_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.830     1.995    score_inst/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  score_inst/counter_reg[2]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.134     1.615    score_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_CLK/counter_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.484    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  VGA_CLK/counter_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  VGA_CLK/counter_value_reg[12]/Q
                         net (fo=2, routed)           0.120     1.746    VGA_CLK/counter_value[12]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  VGA_CLK/counter_value_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    VGA_CLK/data0[12]
    SLICE_X51Y95         FDRE                                         r  VGA_CLK/counter_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.835     2.000    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  VGA_CLK/counter_value_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    VGA_CLK/counter_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_CLK/counter_value_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.484    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  VGA_CLK/counter_value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  VGA_CLK/counter_value_reg[16]/Q
                         net (fo=2, routed)           0.120     1.746    VGA_CLK/counter_value[16]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  VGA_CLK/counter_value_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    VGA_CLK/data0[16]
    SLICE_X51Y96         FDRE                                         r  VGA_CLK/counter_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.835     2.000    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  VGA_CLK/counter_value_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    VGA_CLK/counter_value_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_CLK/counter_value_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.566     1.485    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  VGA_CLK/counter_value_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  VGA_CLK/counter_value_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    VGA_CLK/counter_value[20]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  VGA_CLK/counter_value_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    VGA_CLK/data0[20]
    SLICE_X51Y97         FDRE                                         r  VGA_CLK/counter_value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.836     2.001    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  VGA_CLK/counter_value_reg[20]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    VGA_CLK/counter_value_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_CLK/counter_value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.566     1.485    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  VGA_CLK/counter_value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  VGA_CLK/counter_value_reg[24]/Q
                         net (fo=2, routed)           0.120     1.747    VGA_CLK/counter_value[24]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  VGA_CLK/counter_value_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    VGA_CLK/data0[24]
    SLICE_X51Y98         FDRE                                         r  VGA_CLK/counter_value_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.836     2.001    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  VGA_CLK/counter_value_reg[24]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105     1.590    VGA_CLK/counter_value_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_CLK/counter_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CLK/counter_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.565     1.484    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  VGA_CLK/counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  VGA_CLK/counter_value_reg[4]/Q
                         net (fo=2, routed)           0.120     1.746    VGA_CLK/counter_value[4]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  VGA_CLK/counter_value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    VGA_CLK/data0[4]
    SLICE_X51Y93         FDRE                                         r  VGA_CLK/counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.835     2.000    VGA_CLK/clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  VGA_CLK/counter_value_reg[4]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    VGA_CLK/counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y93    VGA_CLK/counter_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    VGA_CLK/counter_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    VGA_CLK/counter_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    VGA_CLK/counter_value_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    VGA_CLK/counter_value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    VGA_CLK/counter_value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y94    VGA_CLK/counter_value_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y94    VGA_CLK/counter_value_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y94    VGA_CLK/counter_value_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     score_inst/score_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     score_inst/score_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     score_inst/score_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     score_inst/score_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     score_inst/score_reg[2][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     score_inst/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     score_inst/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     score_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y77     score_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     score_inst/score_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y93    VGA_CLK/counter_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y93    VGA_CLK/counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    VGA_CLK/counter_value_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    VGA_CLK/counter_value_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    VGA_CLK/counter_value_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    VGA_CLK/counter_value_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    VGA_CLK/counter_value_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    VGA_CLK/counter_value_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    VGA_CLK/counter_value_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    VGA_CLK/counter_value_reg[13]/C



