git clone --depth 1 --no-tags https://github.com/Tonix22/MatrixMul_FixPoint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479571197
git clone --depth 1 --no-tags https://github.com/mushroomclds/RPSVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480134857
git clone --depth 1 --no-tags https://github.com/pranavsutar/Verilog_DS_LAB_SEM3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480621331
git clone --depth 1 --no-tags https://github.com/sisaphilip/viterbiENCODER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480863348
git clone --depth 1 --no-tags https://github.com/hunson89123/DLDP_Homework3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479287625
git clone --depth 1 --no-tags https://github.com/tuancoiz4/CIC-filter-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479336550
git clone --depth 1 --no-tags https://github.com/WeChatTeam/CDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481138080
git clone --depth 1 --no-tags https://github.com/KeeganD87/Simple-RISC-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481749540
git clone --depth 1 --no-tags https://github.com/EmbeddedSystemsLearningProject/Procesador16bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481431979
git clone --depth 1 --no-tags https://github.com/Mr-Moore/voter_case.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481264553
git clone --depth 1 --no-tags https://github.com/SamMKilsdonk/CA_L7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480163038
git clone --depth 1 --no-tags https://github.com/figgerji/odd-even_measurement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480274950
git clone --depth 1 --no-tags https://github.com/19Pietruszka20/tc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479430305
git clone --depth 1 --no-tags https://github.com/Piccabo0/Basys3-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478542593
git clone --depth 1 --no-tags https://github.com/thedrippster/Lab6-ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476139733
git clone --depth 1 --no-tags https://github.com/MariusS71/Maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476395958
git clone --depth 1 --no-tags https://github.com/blablabla888/s1410932033.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475824511
git clone --depth 1 --no-tags https://github.com/pet-r-off/RISC_V_Softcore_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475940676
git clone --depth 1 --no-tags https://github.com/Yennl/Verilog-Assignment-from-undergrad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475558518
git clone --depth 1 --no-tags https://github.com/ninadshenvi/Fullsubstractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477823842
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477806521
git clone --depth 1 --no-tags https://github.com/sicajc/2021_ic_contest_job_assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475666205
git clone --depth 1 --no-tags https://github.com/BobLouis/2022_gary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475883000
git clone --depth 1 --no-tags https://github.com/tiffanyzhoujh/CSM152A-S22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476462544
git clone --depth 1 --no-tags https://github.com/Rafae1130/screen_fillling_vga_adaptor_fgpa_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476437620
git clone --depth 1 --no-tags https://github.com/phanendhar/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476640679
git clone --depth 1 --no-tags https://github.com/charan8095181918/sr-flip-flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477578685
git clone --depth 1 --no-tags https://github.com/01fe20bec413/or.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477643699
git clone --depth 1 --no-tags https://github.com/charan8095181918/Half-adder-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477564903
git clone --depth 1 --no-tags https://github.com/charan8095181918/half-subtractor-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477598016
git clone --depth 1 --no-tags https://github.com/htrinath/sky130Pdk-parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477251306
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/Full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477378121
git clone --depth 1 --no-tags https://github.com/SamMKilsdonk/CA_L6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477453010
git clone --depth 1 --no-tags https://github.com/01fe19bec117/01fe19bec117_ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477760973
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/SR-flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477768588
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Sequence-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477770888
git clone --depth 1 --no-tags https://github.com/engeeinfo/HDL-BASIC-CODES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477762134
git clone --depth 1 --no-tags https://github.com/tejsudarshan/Mux21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477762173
git clone --depth 1 --no-tags https://github.com/01fe20bec408/ANDGATE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477754761
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Full-substractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477766670
git clone --depth 1 --no-tags https://github.com/CyberSoul21/FPGA-Implementations-of-Neural-Networks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475962241
git clone --depth 1 --no-tags https://github.com/nordyketrent/Nordyke-Share.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479125018
git clone --depth 1 --no-tags https://github.com/Matheusfrej/Projeto-HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479738248
git clone --depth 1 --no-tags https://github.com/01fe20bec408/JKFF.-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477749736
git clone --depth 1 --no-tags https://github.com/raji22082001/01FE19BEC092_248.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477783382
git clone --depth 1 --no-tags https://github.com/01fe20bec427/JK_FF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477785959
git clone --depth 1 --no-tags https://github.com/sunidhi07/01FE19BEC107.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477586317
git clone --depth 1 --no-tags https://github.com/charan8095181918/Full-subtractor-verlog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477588045
git clone --depth 1 --no-tags https://github.com/engeeinfo/4stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477636390
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/Upcounter-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477736022
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Assignment-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477764218
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/mux2_isto_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477767314
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477767638
git clone --depth 1 --no-tags https://github.com/01fe20bec403/SR-Flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477766677
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/SR_FF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477776621
git clone --depth 1 --no-tags https://github.com/21madanputlekar/MUX_2isto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477782433
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Tic-Tac-Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477770396
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477779069
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/GCD-FSM-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478112773
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/JK_FF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477997380
git clone --depth 1 --no-tags https://github.com/chuliang007/BM_MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478092938
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/multiplication-fsm-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477963362
git clone --depth 1 --no-tags https://github.com/alan9137/lecture_HW2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480219440
git clone --depth 1 --no-tags https://github.com/NishantSahay123/ALU-32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480827808
git clone --depth 1 --no-tags https://github.com/MingShiuanSung/ESL_Homework3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481013310
git clone --depth 1 --no-tags https://github.com/BaZsolt/Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480743215
git clone --depth 1 --no-tags https://github.com/TheCopperMind/HARTstrings_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480580678
git clone --depth 1 --no-tags https://github.com/01fe19bec163/course-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480661372
git clone --depth 1 --no-tags https://github.com/Raghav-Bell/Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476423289
git clone --depth 1 --no-tags https://github.com/SPAR-Public/SPAR-Bit_Sliced.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476411617
git clone --depth 1 --no-tags https://github.com/SPAR-Public/SPAR-BinTree_Interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476412093
git clone --depth 1 --no-tags https://github.com/kimpb/Digital-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476261332
git clone --depth 1 --no-tags https://github.com/kartikrenake/ADLD-ASSESSMENT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477310089
git clone --depth 1 --no-tags https://github.com/kouei35/DennoProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477270884
git clone --depth 1 --no-tags https://github.com/thedrippster/Lab7_PC-ID.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476474071
git clone --depth 1 --no-tags https://github.com/Mr-Moore/blocking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476297928
git clone --depth 1 --no-tags https://github.com/Palacios1337/Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476439244
git clone --depth 1 --no-tags https://github.com/zpykillcc/hust_digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476328691
git clone --depth 1 --no-tags https://github.com/gowthamgowthamp/Approximate-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476810618
git clone --depth 1 --no-tags https://github.com/Djock0818/Lab6_ROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475667221
git clone --depth 1 --no-tags https://github.com/igarg2001/Floating-Point-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475718899
git clone --depth 1 --no-tags https://github.com/WillyChennnn/SOM_hardware_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475534711
git clone --depth 1 --no-tags https://github.com/21madanputlekar/Half_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477669309
git clone --depth 1 --no-tags https://github.com/kanade9600k/MY8CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480338312
git clone --depth 1 --no-tags https://github.com/kymmt80/ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/480802868
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/verilog_library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/479532419
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2016_grad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476246412
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/Half-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477376888
git clone --depth 1 --no-tags https://github.com/01fe20bec413/and.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477637008
git clone --depth 1 --no-tags https://github.com/rahuldaniel/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477545457
git clone --depth 1 --no-tags https://github.com/aniketbharti/verilog-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477560793
git clone --depth 1 --no-tags https://github.com/tejsudarshan/JKFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477693945
git clone --depth 1 --no-tags https://github.com/ChanningCh/new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/478152628
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Tic-Tac-Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477962309
git clone --depth 1 --no-tags https://github.com/JonWakefield/Verilog-Autonomous-Rover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477903570
git clone --depth 1 --no-tags https://github.com/Namu-Lee/comorg_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/476817694
git clone --depth 1 --no-tags https://github.com/01fe20bec404/UP_COUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477711333
git clone --depth 1 --no-tags https://github.com/charan8095181918/And-gate-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477586742
git clone --depth 1 --no-tags https://github.com/nik0809/half-adder.verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/477590217
