724 5.3 0.4 3:30.08
724 0.0 0.4 3:30.11
724 0.0 0.4 3:30.13
724 0.0 0.4 3:30.16
724 5.9 0.4 3:30.19
724 0.0 0.4 3:30.21
724 0.0 0.4 3:30.24
724 0.0 0.4 3:30.26
724 5.0 0.4 3:30.29
724 0.0 0.4 3:30.31
724 0.0 0.4 3:30.34
724 5.6 0.4 3:30.37
724 0.0 0.4 3:30.39
724 0.0 0.4 3:30.42
724 5.6 0.4 3:30.45
724 0.0 0.4 3:30.47
724 0.0 0.4 3:30.49
724 0.0 0.4 3:30.51
724 0.0 0.4 3:30.53
724 0.0 0.4 3:30.55
724 5.6 0.4 3:30.58
724 0.0 0.4 3:30.60
724 0.0 0.4 3:30.63
724 0.0 0.4 3:30.65
724 0.0 0.4 3:30.68
724 10.0 0.4 3:30.72
724 5.6 0.4 3:30.74
724 5.6 0.4 3:30.76
724 0.0 0.4 3:30.78
724 0.0 0.4 3:30.80
724 5.3 0.4 3:30.83
724 0.0 0.4 3:30.85
724 5.6 0.4 3:30.88
724 5.6 0.4 3:30.90
KiB used, 472236 buff/cache
724 5.3 0.4 3:30.95
724 0.0 0.4 3:30.97
724 4.8 0.4 3:31.00
724 0.0 0.4 3:31.02
724 5.3 0.4 3:31.05
724 0.0 0.4 3:31.07
724 5.3 0.4 3:31.10
724 5.3 0.4 3:31.12
724 5.6 0.4 3:31.15
724 0.0 0.4 3:31.17
KiB used, 472412 buff/cache
KiB used, 472436 buff/cache
KiB used, 472452 buff/cache
KiB used, 472468 buff/cache
KiB used, 472476 buff/cache
724 4.5 0.4 3:31.32
724 5.6 0.4 3:31.34
724 0.0 0.4 3:31.36
724 4.5 0.4 3:31.39
724 5.6 0.4 3:31.41
724 5.6 0.4 3:31.44
724 0.0 0.4 3:31.46
724 0.0 0.4 3:31.49
724 5.3 0.4 3:31.53
724 5.0 0.4 3:31.55
724 0.0 0.4 3:31.57
724 0.0 0.4 3:31.59
724 0.0 0.4 3:31.61
724 0.0 0.4 3:31.64
724 0.0 0.4 3:31.66
724 0.0 0.4 3:31.69
724 5.6 0.4 3:31.73
KiB 1525724 avail Mem
724 5.3 0.4 3:31.77
724 5.6 0.4 3:31.80
724 5.9 0.4 3:31.83
724 5.3 0.4 3:31.86
724 0.0 0.4 3:31.88
724 5.6 0.4 3:31.91
724 5.6 0.4 3:31.94
724 0.0 0.4 3:31.96
724 5.9 0.4 3:32.00
724 0.0 0.4 3:32.01
724 5.6 0.4 3:32.04
724 5.6 0.4 3:32.06
724 5.3 0.4 3:32.08
724 0.0 0.4 3:32.08
724 0.0 0.4 3:32.08
724 0.0 0.4 3:32.08
724 0.0 0.4 3:32.08
724 0.0 0.4 3:32.08
