#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f363f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f33c40 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1f5e710 .functor NOT 1, L_0x1f615d0, C4<0>, C4<0>, C4<0>;
L_0x1f61010 .functor XOR 5, L_0x1f61380, L_0x1f61420, C4<00000>, C4<00000>;
L_0x1f61560 .functor XOR 5, L_0x1f61010, L_0x1f614c0, C4<00000>, C4<00000>;
v0x1f5da90_0 .net *"_ivl_10", 4 0, L_0x1f614c0;  1 drivers
v0x1f5db90_0 .net *"_ivl_12", 4 0, L_0x1f61560;  1 drivers
v0x1f5dc70_0 .net *"_ivl_2", 4 0, L_0x1f612e0;  1 drivers
v0x1f5dd30_0 .net *"_ivl_4", 4 0, L_0x1f61380;  1 drivers
v0x1f5de10_0 .net *"_ivl_6", 4 0, L_0x1f61420;  1 drivers
v0x1f5df40_0 .net *"_ivl_8", 4 0, L_0x1f61010;  1 drivers
v0x1f5e020_0 .var "clk", 0 0;
v0x1f5e0c0_0 .var/2u "stats1", 159 0;
v0x1f5e180_0 .var/2u "strobe", 0 0;
v0x1f5e2d0_0 .net "sum_dut", 4 0, L_0x1f61240;  1 drivers
v0x1f5e390_0 .net "sum_ref", 4 0, L_0x1f5eab0;  1 drivers
v0x1f5e430_0 .net "tb_match", 0 0, L_0x1f615d0;  1 drivers
v0x1f5e4d0_0 .net "tb_mismatch", 0 0, L_0x1f5e710;  1 drivers
v0x1f5e590_0 .net "x", 3 0, v0x1f541d0_0;  1 drivers
v0x1f5e650_0 .net "y", 3 0, v0x1f54290_0;  1 drivers
L_0x1f612e0 .concat [ 5 0 0 0], L_0x1f5eab0;
L_0x1f61380 .concat [ 5 0 0 0], L_0x1f5eab0;
L_0x1f61420 .concat [ 5 0 0 0], L_0x1f61240;
L_0x1f614c0 .concat [ 5 0 0 0], L_0x1f5eab0;
L_0x1f615d0 .cmp/eeq 5, L_0x1f612e0, L_0x1f61560;
S_0x1f264e0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1f33c40;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1f378d0_0 .net *"_ivl_0", 4 0, L_0x1f5e7a0;  1 drivers
L_0x7fe34eb5f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f37970_0 .net *"_ivl_3", 0 0, L_0x7fe34eb5f018;  1 drivers
v0x1f12690_0 .net *"_ivl_4", 4 0, L_0x1f5e930;  1 drivers
L_0x7fe34eb5f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f33ff0_0 .net *"_ivl_7", 0 0, L_0x7fe34eb5f060;  1 drivers
v0x1f31470_0 .net "sum", 4 0, L_0x1f5eab0;  alias, 1 drivers
v0x1f2e8f0_0 .net "x", 3 0, v0x1f541d0_0;  alias, 1 drivers
v0x1f2bd10_0 .net "y", 3 0, v0x1f54290_0;  alias, 1 drivers
L_0x1f5e7a0 .concat [ 4 1 0 0], v0x1f541d0_0, L_0x7fe34eb5f018;
L_0x1f5e930 .concat [ 4 1 0 0], v0x1f54290_0, L_0x7fe34eb5f060;
L_0x1f5eab0 .arith/sum 5, L_0x1f5e7a0, L_0x1f5e930;
S_0x1f53f20 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1f33c40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1f540f0_0 .net "clk", 0 0, v0x1f5e020_0;  1 drivers
v0x1f541d0_0 .var "x", 3 0;
v0x1f54290_0 .var "y", 3 0;
E_0x1f16800/0 .event negedge, v0x1f540f0_0;
E_0x1f16800/1 .event posedge, v0x1f540f0_0;
E_0x1f16800 .event/or E_0x1f16800/0, E_0x1f16800/1;
S_0x1f54370 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1f33c40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1f5d060_0 .net *"_ivl_42", 0 0, L_0x1f61080;  1 drivers
v0x1f5d160_0 .net *"_ivl_44", 3 0, L_0x1f61120;  1 drivers
o0x7fe34eba9758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1f5d240_0 name=_ivl_49
v0x1f5d300_0 .net "c", 3 0, L_0x1f60f70;  1 drivers
v0x1f5d3e0_0 .net "s", 4 0, L_0x1f61670;  1 drivers
v0x1f5d510_0 .net "sum", 4 0, L_0x1f61240;  alias, 1 drivers
v0x1f5d5f0_0 .net "x", 3 0, v0x1f541d0_0;  alias, 1 drivers
v0x1f5d700_0 .net "y", 3 0, v0x1f54290_0;  alias, 1 drivers
L_0x1f5f280 .part v0x1f541d0_0, 0, 1;
L_0x1f5f340 .part v0x1f54290_0, 0, 1;
L_0x1f5fa90 .part v0x1f541d0_0, 1, 1;
L_0x1f5fb30 .part v0x1f54290_0, 1, 1;
L_0x1f5fc00 .part L_0x1f60f70, 0, 1;
L_0x1f60330 .part v0x1f541d0_0, 2, 1;
L_0x1f60410 .part v0x1f54290_0, 2, 1;
L_0x1f604b0 .part L_0x1f60f70, 1, 1;
L_0x1f60c20 .part v0x1f541d0_0, 3, 1;
L_0x1f60cc0 .part v0x1f54290_0, 3, 1;
L_0x1f60ed0 .part L_0x1f60f70, 2, 1;
RS_0x7fe34eba8438 .resolv tri, L_0x1f5ef70, L_0x1f5f140;
RS_0x7fe34eba8948 .resolv tri, L_0x1f5f780, L_0x1f5f950;
RS_0x7fe34eba8e58 .resolv tri, L_0x1f60020, L_0x1f601f0;
RS_0x7fe34eba9368 .resolv tri, L_0x1f60910, L_0x1f60ae0;
L_0x1f60f70 .concat8 [ 1 1 1 1], RS_0x7fe34eba8438, RS_0x7fe34eba8948, RS_0x7fe34eba8e58, RS_0x7fe34eba9368;
L_0x1f61080 .part L_0x1f60f70, 3, 1;
L_0x1f61120 .part L_0x1f61670, 0, 4;
L_0x1f61240 .concat [ 4 1 0 0], L_0x1f61120, L_0x1f61080;
LS_0x1f61670_0_0 .concat [ 1 1 1 1], L_0x1f5ecf0, L_0x1f5f500, L_0x1f5fda0, L_0x1f60690;
LS_0x1f61670_0_4 .concat [ 1 0 0 0], o0x7fe34eba9758;
L_0x1f61670 .concat [ 4 1 0 0], LS_0x1f61670_0_0, LS_0x1f61670_0_4;
S_0x1f54500 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0x1f54370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1f56190_0 .net "a", 0 0, L_0x1f5f280;  1 drivers
v0x1f56280_0 .net "b", 0 0, L_0x1f5f340;  1 drivers
v0x1f56390_0 .net8 "c", 0 0, RS_0x7fe34eba8438;  2 drivers
v0x1f56430_0 .net "c1", 0 0, L_0x1f5eda0;  1 drivers
L_0x7fe34eb5f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f56520_0 .net "c_in", 0 0, L_0x7fe34eb5f0a8;  1 drivers
v0x1f56660_0 .net "s", 0 0, L_0x1f5ecf0;  1 drivers
v0x1f56700_0 .net "s1", 0 0, L_0x1f5eb50;  1 drivers
S_0x1f54740 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1f54500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f5eda0 .functor AND 1, L_0x1f5f280, L_0x1f5f340, C4<1>, C4<1>;
v0x1f549d0_0 .net "a", 0 0, L_0x1f5f280;  alias, 1 drivers
v0x1f54ab0_0 .net "b", 0 0, L_0x1f5f340;  alias, 1 drivers
v0x1f54b70_0 .net "y", 0 0, L_0x1f5eda0;  alias, 1 drivers
S_0x1f54cc0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1f54500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f5ef70 .functor AND 1, L_0x1f5eb50, L_0x7fe34eb5f0a8, C4<1>, C4<1>;
v0x1f54f10_0 .net "a", 0 0, L_0x1f5eb50;  alias, 1 drivers
v0x1f54ff0_0 .net "b", 0 0, L_0x7fe34eb5f0a8;  alias, 1 drivers
v0x1f550b0_0 .net8 "y", 0 0, RS_0x7fe34eba8438;  alias, 2 drivers
S_0x1f55200 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1f54500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f5f140 .functor OR 1, L_0x1f5eda0, RS_0x7fe34eba8438, C4<0>, C4<0>;
v0x1f55480_0 .net "a", 0 0, L_0x1f5eda0;  alias, 1 drivers
v0x1f55550_0 .net8 "b", 0 0, RS_0x7fe34eba8438;  alias, 2 drivers
v0x1f55620_0 .net8 "y", 0 0, RS_0x7fe34eba8438;  alias, 2 drivers
S_0x1f55760 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1f54500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f5eb50 .functor XOR 1, L_0x1f5f280, L_0x1f5f340, C4<0>, C4<0>;
v0x1f559b0_0 .net "a", 0 0, L_0x1f5f280;  alias, 1 drivers
v0x1f55a70_0 .net "b", 0 0, L_0x1f5f340;  alias, 1 drivers
v0x1f55b40_0 .net "y", 0 0, L_0x1f5eb50;  alias, 1 drivers
S_0x1f55c40 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1f54500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f5ecf0 .functor XOR 1, L_0x1f5eb50, L_0x7fe34eb5f0a8, C4<0>, C4<0>;
v0x1f55ee0_0 .net "a", 0 0, L_0x1f5eb50;  alias, 1 drivers
v0x1f55ff0_0 .net "b", 0 0, L_0x7fe34eb5f0a8;  alias, 1 drivers
v0x1f560b0_0 .net "y", 0 0, L_0x1f5ecf0;  alias, 1 drivers
S_0x1f567e0 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0x1f54370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1f58460_0 .net "a", 0 0, L_0x1f5fa90;  1 drivers
v0x1f58550_0 .net "b", 0 0, L_0x1f5fb30;  1 drivers
v0x1f58660_0 .net8 "c", 0 0, RS_0x7fe34eba8948;  2 drivers
v0x1f58700_0 .net "c1", 0 0, L_0x1f5f5b0;  1 drivers
v0x1f587f0_0 .net "c_in", 0 0, L_0x1f5fc00;  1 drivers
v0x1f58930_0 .net "s", 0 0, L_0x1f5f500;  1 drivers
v0x1f589d0_0 .net "s1", 0 0, L_0x1f5f3e0;  1 drivers
S_0x1f56a90 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1f567e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f5f5b0 .functor AND 1, L_0x1f5fa90, L_0x1f5fb30, C4<1>, C4<1>;
v0x1f56d00_0 .net "a", 0 0, L_0x1f5fa90;  alias, 1 drivers
v0x1f56de0_0 .net "b", 0 0, L_0x1f5fb30;  alias, 1 drivers
v0x1f56ea0_0 .net "y", 0 0, L_0x1f5f5b0;  alias, 1 drivers
S_0x1f56fc0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1f567e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f5f780 .functor AND 1, L_0x1f5f3e0, L_0x1f5fc00, C4<1>, C4<1>;
v0x1f57210_0 .net "a", 0 0, L_0x1f5f3e0;  alias, 1 drivers
v0x1f572f0_0 .net "b", 0 0, L_0x1f5fc00;  alias, 1 drivers
v0x1f573b0_0 .net8 "y", 0 0, RS_0x7fe34eba8948;  alias, 2 drivers
S_0x1f574d0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1f567e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f5f950 .functor OR 1, L_0x1f5f5b0, RS_0x7fe34eba8948, C4<0>, C4<0>;
v0x1f57750_0 .net "a", 0 0, L_0x1f5f5b0;  alias, 1 drivers
v0x1f57820_0 .net8 "b", 0 0, RS_0x7fe34eba8948;  alias, 2 drivers
v0x1f578f0_0 .net8 "y", 0 0, RS_0x7fe34eba8948;  alias, 2 drivers
S_0x1f57a30 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1f567e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f5f3e0 .functor XOR 1, L_0x1f5fa90, L_0x1f5fb30, C4<0>, C4<0>;
v0x1f57c80_0 .net "a", 0 0, L_0x1f5fa90;  alias, 1 drivers
v0x1f57d40_0 .net "b", 0 0, L_0x1f5fb30;  alias, 1 drivers
v0x1f57e10_0 .net "y", 0 0, L_0x1f5f3e0;  alias, 1 drivers
S_0x1f57f10 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1f567e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f5f500 .functor XOR 1, L_0x1f5f3e0, L_0x1f5fc00, C4<0>, C4<0>;
v0x1f581b0_0 .net "a", 0 0, L_0x1f5f3e0;  alias, 1 drivers
v0x1f582c0_0 .net "b", 0 0, L_0x1f5fc00;  alias, 1 drivers
v0x1f58380_0 .net "y", 0 0, L_0x1f5f500;  alias, 1 drivers
S_0x1f58ab0 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0x1f54370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1f5a740_0 .net "a", 0 0, L_0x1f60330;  1 drivers
v0x1f5a830_0 .net "b", 0 0, L_0x1f60410;  1 drivers
v0x1f5a940_0 .net8 "c", 0 0, RS_0x7fe34eba8e58;  2 drivers
v0x1f5a9e0_0 .net "c1", 0 0, L_0x1f5fe50;  1 drivers
v0x1f5aad0_0 .net "c_in", 0 0, L_0x1f604b0;  1 drivers
v0x1f5ac10_0 .net "s", 0 0, L_0x1f5fda0;  1 drivers
v0x1f5acb0_0 .net "s1", 0 0, L_0x1f5fca0;  1 drivers
S_0x1f58d40 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1f58ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f5fe50 .functor AND 1, L_0x1f60330, L_0x1f60410, C4<1>, C4<1>;
v0x1f58fb0_0 .net "a", 0 0, L_0x1f60330;  alias, 1 drivers
v0x1f59090_0 .net "b", 0 0, L_0x1f60410;  alias, 1 drivers
v0x1f59150_0 .net "y", 0 0, L_0x1f5fe50;  alias, 1 drivers
S_0x1f59270 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1f58ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f60020 .functor AND 1, L_0x1f5fca0, L_0x1f604b0, C4<1>, C4<1>;
v0x1f594c0_0 .net "a", 0 0, L_0x1f5fca0;  alias, 1 drivers
v0x1f595a0_0 .net "b", 0 0, L_0x1f604b0;  alias, 1 drivers
v0x1f59660_0 .net8 "y", 0 0, RS_0x7fe34eba8e58;  alias, 2 drivers
S_0x1f597b0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1f58ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f601f0 .functor OR 1, L_0x1f5fe50, RS_0x7fe34eba8e58, C4<0>, C4<0>;
v0x1f59a30_0 .net "a", 0 0, L_0x1f5fe50;  alias, 1 drivers
v0x1f59b00_0 .net8 "b", 0 0, RS_0x7fe34eba8e58;  alias, 2 drivers
v0x1f59bd0_0 .net8 "y", 0 0, RS_0x7fe34eba8e58;  alias, 2 drivers
S_0x1f59d10 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1f58ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f5fca0 .functor XOR 1, L_0x1f60330, L_0x1f60410, C4<0>, C4<0>;
v0x1f59f60_0 .net "a", 0 0, L_0x1f60330;  alias, 1 drivers
v0x1f5a020_0 .net "b", 0 0, L_0x1f60410;  alias, 1 drivers
v0x1f5a0f0_0 .net "y", 0 0, L_0x1f5fca0;  alias, 1 drivers
S_0x1f5a1f0 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1f58ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f5fda0 .functor XOR 1, L_0x1f5fca0, L_0x1f604b0, C4<0>, C4<0>;
v0x1f5a490_0 .net "a", 0 0, L_0x1f5fca0;  alias, 1 drivers
v0x1f5a5a0_0 .net "b", 0 0, L_0x1f604b0;  alias, 1 drivers
v0x1f5a660_0 .net "y", 0 0, L_0x1f5fda0;  alias, 1 drivers
S_0x1f5ad90 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0x1f54370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x1f5ca10_0 .net "a", 0 0, L_0x1f60c20;  1 drivers
v0x1f5cb00_0 .net "b", 0 0, L_0x1f60cc0;  1 drivers
v0x1f5cc10_0 .net8 "c", 0 0, RS_0x7fe34eba9368;  2 drivers
v0x1f5ccb0_0 .net "c1", 0 0, L_0x1f60740;  1 drivers
v0x1f5cda0_0 .net "c_in", 0 0, L_0x1f60ed0;  1 drivers
v0x1f5cee0_0 .net "s", 0 0, L_0x1f60690;  1 drivers
v0x1f5cf80_0 .net "s1", 0 0, L_0x1f60550;  1 drivers
S_0x1f5b020 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x1f5ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f60740 .functor AND 1, L_0x1f60c20, L_0x1f60cc0, C4<1>, C4<1>;
v0x1f5b2b0_0 .net "a", 0 0, L_0x1f60c20;  alias, 1 drivers
v0x1f5b390_0 .net "b", 0 0, L_0x1f60cc0;  alias, 1 drivers
v0x1f5b450_0 .net "y", 0 0, L_0x1f60740;  alias, 1 drivers
S_0x1f5b570 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x1f5ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f60910 .functor AND 1, L_0x1f60550, L_0x1f60ed0, C4<1>, C4<1>;
v0x1f5b7c0_0 .net "a", 0 0, L_0x1f60550;  alias, 1 drivers
v0x1f5b8a0_0 .net "b", 0 0, L_0x1f60ed0;  alias, 1 drivers
v0x1f5b960_0 .net8 "y", 0 0, RS_0x7fe34eba9368;  alias, 2 drivers
S_0x1f5ba80 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x1f5ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f60ae0 .functor OR 1, L_0x1f60740, RS_0x7fe34eba9368, C4<0>, C4<0>;
v0x1f5bd00_0 .net "a", 0 0, L_0x1f60740;  alias, 1 drivers
v0x1f5bdd0_0 .net8 "b", 0 0, RS_0x7fe34eba9368;  alias, 2 drivers
v0x1f5bea0_0 .net8 "y", 0 0, RS_0x7fe34eba9368;  alias, 2 drivers
S_0x1f5bfe0 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x1f5ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f60550 .functor XOR 1, L_0x1f60c20, L_0x1f60cc0, C4<0>, C4<0>;
v0x1f5c230_0 .net "a", 0 0, L_0x1f60c20;  alias, 1 drivers
v0x1f5c2f0_0 .net "b", 0 0, L_0x1f60cc0;  alias, 1 drivers
v0x1f5c3c0_0 .net "y", 0 0, L_0x1f60550;  alias, 1 drivers
S_0x1f5c4c0 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x1f5ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f60690 .functor XOR 1, L_0x1f60550, L_0x1f60ed0, C4<0>, C4<0>;
v0x1f5c760_0 .net "a", 0 0, L_0x1f60550;  alias, 1 drivers
v0x1f5c870_0 .net "b", 0 0, L_0x1f60ed0;  alias, 1 drivers
v0x1f5c930_0 .net "y", 0 0, L_0x1f60690;  alias, 1 drivers
S_0x1f5d890 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1f33c40;
 .timescale -12 -12;
E_0x1f16a70 .event anyedge, v0x1f5e180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f5e180_0;
    %nor/r;
    %assign/vec4 v0x1f5e180_0, 0;
    %wait E_0x1f16a70;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f53f20;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f16800;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1f54290_0, 0;
    %assign/vec4 v0x1f541d0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f33c40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f5e020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f5e180_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1f33c40;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f5e020_0;
    %inv;
    %store/vec4 v0x1f5e020_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1f33c40;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f540f0_0, v0x1f5e4d0_0, v0x1f5e590_0, v0x1f5e650_0, v0x1f5e390_0, v0x1f5e2d0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f33c40;
T_5 ;
    %load/vec4 v0x1f5e0c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1f5e0c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f5e0c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1f5e0c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f5e0c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f5e0c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f5e0c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1f33c40;
T_6 ;
    %wait E_0x1f16800;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f5e0c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5e0c0_0, 4, 32;
    %load/vec4 v0x1f5e430_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1f5e0c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5e0c0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f5e0c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5e0c0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1f5e390_0;
    %load/vec4 v0x1f5e390_0;
    %load/vec4 v0x1f5e2d0_0;
    %xor;
    %load/vec4 v0x1f5e390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1f5e0c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5e0c0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1f5e0c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f5e0c0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/m2014_q4j/iter7/response0/top_module.sv";
