$comment
	File created using the following command:
		vcd file accum_N_bits_decoders.msim.vcd -direction
$end
$date
	Mon Apr 22 18:57:41 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module accum_N_bits_decoders_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 1 " aclr $end
$var reg 1 # clk $end
$var wire 1 $ H0 [0] $end
$var wire 1 % H0 [1] $end
$var wire 1 & H0 [2] $end
$var wire 1 ' H0 [3] $end
$var wire 1 ( H0 [4] $end
$var wire 1 ) H0 [5] $end
$var wire 1 * H0 [6] $end
$var wire 1 + H1 [0] $end
$var wire 1 , H1 [1] $end
$var wire 1 - H1 [2] $end
$var wire 1 . H1 [3] $end
$var wire 1 / H1 [4] $end
$var wire 1 0 H1 [5] $end
$var wire 1 1 H1 [6] $end
$var wire 1 2 H2 [0] $end
$var wire 1 3 H2 [1] $end
$var wire 1 4 H2 [2] $end
$var wire 1 5 H2 [3] $end
$var wire 1 6 H2 [4] $end
$var wire 1 7 H2 [5] $end
$var wire 1 8 H2 [6] $end
$var wire 1 9 H3 [0] $end
$var wire 1 : H3 [1] $end
$var wire 1 ; H3 [2] $end
$var wire 1 < H3 [3] $end
$var wire 1 = H3 [4] $end
$var wire 1 > H3 [5] $end
$var wire 1 ? H3 [6] $end
$var wire 1 @ carry $end
$var wire 1 A overflow $end

$scope module i1 $end
$var wire 1 B gnd $end
$var wire 1 C vcc $end
$var wire 1 D unknown $end
$var tri1 1 E devclrn $end
$var tri1 1 F devpor $end
$var tri1 1 G devoe $end
$var wire 1 H ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 I clk~input_o $end
$var wire 1 J clk~inputCLKENA0_outclk $end
$var wire 1 K A[5]~input_o $end
$var wire 1 L aclr~input_o $end
$var wire 1 M A[2]~input_o $end
$var wire 1 N A[1]~input_o $end
$var wire 1 O A[0]~input_o $end
$var wire 1 P accumulator|reg_S|out[0]~0_combout $end
$var wire 1 Q accumulator|reg_S|out[0]~DUPLICATE_q $end
$var wire 1 R accumulator|RCA|add[1].FA|s~combout $end
$var wire 1 S accumulator|reg_S|out[1]~DUPLICATE_q $end
$var wire 1 T accumulator|RCA|add[2].FA|s~combout $end
$var wire 1 U accumulator|RCA|add[2].FA|cout~combout $end
$var wire 1 V accumulator|RCA|add[5].FA|s~0_combout $end
$var wire 1 W A[4]~input_o $end
$var wire 1 X A[3]~input_o $end
$var wire 1 Y accumulator|RCA|add[3].FA|s~combout $end
$var wire 1 Z accumulator|RCA|add[4].FA|s~combout $end
$var wire 1 [ accumulator|RCA|add[5].FA|s~combout $end
$var wire 1 \ accumulator|reg_S|out[5]~DUPLICATE_q $end
$var wire 1 ] accumulator|RCA|add[5].FA|cout~0_combout $end
$var wire 1 ^ A[6]~input_o $end
$var wire 1 _ A[7]~input_o $end
$var wire 1 ` accumulator|reg_A|out[7]~feeder_combout $end
$var wire 1 a accumulator|reg_S|out[3]~DUPLICATE_q $end
$var wire 1 b accumulator|RCA|add[5].FA|cout~1_combout $end
$var wire 1 c accumulator|RCA|add[6].FA|s~combout $end
$var wire 1 d accumulator|reg_S|out[6]~DUPLICATE_q $end
$var wire 1 e accumulator|RCA|add[7].FA|s~combout $end
$var wire 1 f accumulator|RCA|add[7].FA|cout~combout $end
$var wire 1 g accumulator|carry~q $end
$var wire 1 h accumulator|check_overflow|overflow~0_combout $end
$var wire 1 i accumulator|overflow~q $end
$var wire 1 j conv_S|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 $end
$var wire 1 k conv_S|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 $end
$var wire 1 l conv_S|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 $end
$var wire 1 m conv_S|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 $end
$var wire 1 n conv_S|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~14 $end
$var wire 1 o conv_S|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~15 $end
$var wire 1 p conv_S|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~18 $end
$var wire 1 q conv_S|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~19 $end
$var wire 1 r conv_S|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout $end
$var wire 1 s conv_S|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout $end
$var wire 1 t conv_S|Mod1|auto_generated|divider|divider|StageOut[18]~18_combout $end
$var wire 1 u conv_S|Mod1|auto_generated|divider|divider|StageOut[18]~19_combout $end
$var wire 1 v conv_S|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout $end
$var wire 1 w conv_S|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout $end
$var wire 1 x conv_S|Mod1|auto_generated|divider|divider|StageOut[16]~12_combout $end
$var wire 1 y conv_S|Mod1|auto_generated|divider|divider|StageOut[16]~13_combout $end
$var wire 1 z conv_S|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout $end
$var wire 1 { conv_S|Mod1|auto_generated|divider|divider|op_5~14_cout $end
$var wire 1 | conv_S|Mod1|auto_generated|divider|divider|op_5~6 $end
$var wire 1 } conv_S|Mod1|auto_generated|divider|divider|op_5~18 $end
$var wire 1 ~ conv_S|Mod1|auto_generated|divider|divider|op_5~22 $end
$var wire 1 !! conv_S|Mod1|auto_generated|divider|divider|op_5~26 $end
$var wire 1 "! conv_S|Mod1|auto_generated|divider|divider|op_5~10_cout $end
$var wire 1 #! conv_S|Mod1|auto_generated|divider|divider|op_5~1_sumout $end
$var wire 1 $! conv_S|Mod1|auto_generated|divider|divider|StageOut[17]~16_combout $end
$var wire 1 %! conv_S|Mod1|auto_generated|divider|divider|op_5~25_sumout $end
$var wire 1 &! conv_S|Mod1|auto_generated|divider|divider|StageOut[17]~17_combout $end
$var wire 1 '! conv_S|Mod1|auto_generated|divider|divider|StageOut[16]~14_combout $end
$var wire 1 (! conv_S|Mod1|auto_generated|divider|divider|op_5~21_sumout $end
$var wire 1 )! conv_S|Mod1|auto_generated|divider|divider|StageOut[15]~8_combout $end
$var wire 1 *! conv_S|Mod1|auto_generated|divider|divider|op_5~17_sumout $end
$var wire 1 +! conv_S|Mod1|auto_generated|divider|divider|op_5~5_sumout $end
$var wire 1 ,! accumulator|reg_S|out[2]~DUPLICATE_q $end
$var wire 1 -! conv_S|Mod1|auto_generated|divider|divider|op_6~18_cout $end
$var wire 1 .! conv_S|Mod1|auto_generated|divider|divider|op_6~6 $end
$var wire 1 /! conv_S|Mod1|auto_generated|divider|divider|op_6~10 $end
$var wire 1 0! conv_S|Mod1|auto_generated|divider|divider|op_6~22 $end
$var wire 1 1! conv_S|Mod1|auto_generated|divider|divider|op_6~26 $end
$var wire 1 2! conv_S|Mod1|auto_generated|divider|divider|op_6~14_cout $end
$var wire 1 3! conv_S|Mod1|auto_generated|divider|divider|op_6~1_sumout $end
$var wire 1 4! conv_S|Mod1|auto_generated|divider|divider|StageOut[21]~9_combout $end
$var wire 1 5! conv_S|Mod1|auto_generated|divider|divider|op_6~21_sumout $end
$var wire 1 6! conv_S|Mod1|auto_generated|divider|divider|StageOut[20]~4_combout $end
$var wire 1 7! conv_S|Mod1|auto_generated|divider|divider|op_6~9_sumout $end
$var wire 1 8! conv_S|Mod1|auto_generated|divider|divider|op_6~5_sumout $end
$var wire 1 9! conv_S|Mod1|auto_generated|divider|divider|op_7~22_cout $end
$var wire 1 :! conv_S|Mod1|auto_generated|divider|divider|op_7~6 $end
$var wire 1 ;! conv_S|Mod1|auto_generated|divider|divider|op_7~10 $end
$var wire 1 <! conv_S|Mod1|auto_generated|divider|divider|op_7~14 $end
$var wire 1 =! conv_S|Mod1|auto_generated|divider|divider|op_7~25_sumout $end
$var wire 1 >! conv_S|Mod1|auto_generated|divider|divider|StageOut[22]~11_combout $end
$var wire 1 ?! conv_S|Mod1|auto_generated|divider|divider|op_6~25_sumout $end
$var wire 1 @! conv_S|Mod1|auto_generated|divider|divider|StageOut[22]~15_combout $end
$var wire 1 A! conv_S|Mod1|auto_generated|divider|divider|op_7~26 $end
$var wire 1 B! conv_S|Mod1|auto_generated|divider|divider|op_7~18_cout $end
$var wire 1 C! conv_S|Mod1|auto_generated|divider|divider|op_7~1_sumout $end
$var wire 1 D! conv_S|Mod1|auto_generated|divider|divider|StageOut[27]~7_combout $end
$var wire 1 E! conv_S|Mod1|auto_generated|divider|divider|StageOut[27]~10_combout $end
$var wire 1 F! conv_S|Mod1|auto_generated|divider|divider|StageOut[26]~5_combout $end
$var wire 1 G! conv_S|Mod1|auto_generated|divider|divider|op_7~13_sumout $end
$var wire 1 H! conv_S|Mod1|auto_generated|divider|divider|StageOut[25]~2_combout $end
$var wire 1 I! conv_S|Mod1|auto_generated|divider|divider|op_7~9_sumout $end
$var wire 1 J! conv_S|Mod1|auto_generated|divider|divider|op_7~5_sumout $end
$var wire 1 K! conv_S|Mod1|auto_generated|divider|divider|op_8~26_cout $end
$var wire 1 L! conv_S|Mod1|auto_generated|divider|divider|op_8~6 $end
$var wire 1 M! conv_S|Mod1|auto_generated|divider|divider|op_8~10 $end
$var wire 1 N! conv_S|Mod1|auto_generated|divider|divider|op_8~14 $end
$var wire 1 O! conv_S|Mod1|auto_generated|divider|divider|op_8~18 $end
$var wire 1 P! conv_S|Mod1|auto_generated|divider|divider|op_8~22_cout $end
$var wire 1 Q! conv_S|Mod1|auto_generated|divider|divider|op_8~1_sumout $end
$var wire 1 R! conv_S|Mod1|auto_generated|divider|divider|op_8~5_sumout $end
$var wire 1 S! conv_S|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout $end
$var wire 1 T! conv_S|Mod1|auto_generated|divider|divider|op_8~9_sumout $end
$var wire 1 U! conv_S|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout $end
$var wire 1 V! conv_S|Mod1|auto_generated|divider|divider|op_8~13_sumout $end
$var wire 1 W! conv_S|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout $end
$var wire 1 X! conv_S|Mod1|auto_generated|divider|divider|op_8~17_sumout $end
$var wire 1 Y! conv_S|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout $end
$var wire 1 Z! dec_S_0|WideOr6~0_combout $end
$var wire 1 [! dec_S_0|WideOr5~0_combout $end
$var wire 1 \! dec_S_0|WideOr4~0_combout $end
$var wire 1 ]! dec_S_0|WideOr3~0_combout $end
$var wire 1 ^! dec_S_0|WideOr2~0_combout $end
$var wire 1 _! dec_S_0|WideOr1~0_combout $end
$var wire 1 `! dec_S_0|WideOr0~0_combout $end
$var wire 1 a! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 $end
$var wire 1 b! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 $end
$var wire 1 c! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 $end
$var wire 1 d! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 $end
$var wire 1 e! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 $end
$var wire 1 f! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 $end
$var wire 1 g! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 $end
$var wire 1 h! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 $end
$var wire 1 i! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~10 $end
$var wire 1 j! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~11 $end
$var wire 1 k! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~14 $end
$var wire 1 l! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~15 $end
$var wire 1 m! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~18 $end
$var wire 1 n! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~19 $end
$var wire 1 o! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout $end
$var wire 1 p! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout $end
$var wire 1 q! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout $end
$var wire 1 r! conv_S|Mod0|auto_generated|divider|divider|StageOut[53]~6_combout $end
$var wire 1 s! conv_S|Mod0|auto_generated|divider|divider|StageOut[53]~7_combout $end
$var wire 1 t! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout $end
$var wire 1 u! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_sumout $end
$var wire 1 v! conv_S|Mod0|auto_generated|divider|divider|StageOut[51]~9_combout $end
$var wire 1 w! conv_S|Mod0|auto_generated|divider|divider|StageOut[51]~10_combout $end
$var wire 1 x! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout $end
$var wire 1 y! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout $end
$var wire 1 z! conv_S|Mod0|auto_generated|divider|divider|StageOut[49]~14_combout $end
$var wire 1 {! conv_S|Mod0|auto_generated|divider|divider|StageOut[49]~15_combout $end
$var wire 1 |! conv_S|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout $end
$var wire 1 }! conv_S|Mod0|auto_generated|divider|divider|op_8~38_cout $end
$var wire 1 ~! conv_S|Mod0|auto_generated|divider|divider|op_8~34 $end
$var wire 1 !" conv_S|Mod0|auto_generated|divider|divider|op_8~30 $end
$var wire 1 "" conv_S|Mod0|auto_generated|divider|divider|op_8~26 $end
$var wire 1 #" conv_S|Mod0|auto_generated|divider|divider|op_8~22 $end
$var wire 1 $" conv_S|Mod0|auto_generated|divider|divider|op_8~6 $end
$var wire 1 %" conv_S|Mod0|auto_generated|divider|divider|op_8~10 $end
$var wire 1 &" conv_S|Mod0|auto_generated|divider|divider|op_8~14 $end
$var wire 1 '" conv_S|Mod0|auto_generated|divider|divider|op_8~18_cout $end
$var wire 1 (" conv_S|Mod0|auto_generated|divider|divider|op_8~1_sumout $end
$var wire 1 )" conv_S|Mod0|auto_generated|divider|divider|op_8~13_sumout $end
$var wire 1 *" conv_S|Mod0|auto_generated|divider|divider|op_8~9_sumout $end
$var wire 1 +" conv_S|Mod0|auto_generated|divider|divider|StageOut[52]~3_combout $end
$var wire 1 ," conv_S|Mod0|auto_generated|divider|divider|StageOut[52]~4_combout $end
$var wire 1 -" conv_S|Mod0|auto_generated|divider|divider|StageOut[51]~1_combout $end
$var wire 1 ." conv_S|Mod0|auto_generated|divider|divider|op_8~5_sumout $end
$var wire 1 /" conv_S|Mod0|auto_generated|divider|divider|StageOut[50]~11_combout $end
$var wire 1 0" conv_S|Mod0|auto_generated|divider|divider|op_8~21_sumout $end
$var wire 1 1" conv_S|Mod0|auto_generated|divider|divider|StageOut[50]~12_combout $end
$var wire 1 2" conv_S|Div1|auto_generated|divider|divider|op_4~22_cout $end
$var wire 1 3" conv_S|Div1|auto_generated|divider|divider|op_4~18 $end
$var wire 1 4" conv_S|Div1|auto_generated|divider|divider|op_4~10 $end
$var wire 1 5" conv_S|Div1|auto_generated|divider|divider|op_4~14 $end
$var wire 1 6" conv_S|Div1|auto_generated|divider|divider|op_4~6 $end
$var wire 1 7" conv_S|Div1|auto_generated|divider|divider|op_4~1_sumout $end
$var wire 1 8" conv_S|Mod0|auto_generated|divider|divider|StageOut[62]~5_combout $end
$var wire 1 9" conv_S|Div1|auto_generated|divider|divider|op_4~5_sumout $end
$var wire 1 :" conv_S|Mod0|auto_generated|divider|divider|StageOut[62]~8_combout $end
$var wire 1 ;" conv_S|Div1|auto_generated|divider|divider|op_4~13_sumout $end
$var wire 1 <" conv_S|Div1|auto_generated|divider|divider|StageOut[17]~7_combout $end
$var wire 1 =" conv_S|Mod0|auto_generated|divider|divider|StageOut[60]~0_combout $end
$var wire 1 >" conv_S|Div1|auto_generated|divider|divider|op_4~9_sumout $end
$var wire 1 ?" conv_S|Mod0|auto_generated|divider|divider|StageOut[60]~2_combout $end
$var wire 1 @" conv_S|Div1|auto_generated|divider|divider|op_4~17_sumout $end
$var wire 1 A" conv_S|Div1|auto_generated|divider|divider|StageOut[15]~5_combout $end
$var wire 1 B" conv_S|Mod0|auto_generated|divider|divider|op_8~25_sumout $end
$var wire 1 C" conv_S|Div1|auto_generated|divider|divider|op_5~26_cout $end
$var wire 1 D" conv_S|Div1|auto_generated|divider|divider|op_5~22 $end
$var wire 1 E" conv_S|Div1|auto_generated|divider|divider|op_5~18 $end
$var wire 1 F" conv_S|Div1|auto_generated|divider|divider|op_5~10 $end
$var wire 1 G" conv_S|Div1|auto_generated|divider|divider|op_5~14 $end
$var wire 1 H" conv_S|Div1|auto_generated|divider|divider|op_5~6_cout $end
$var wire 1 I" conv_S|Div1|auto_generated|divider|divider|op_5~1_sumout $end
$var wire 1 J" conv_S|Div1|auto_generated|divider|divider|StageOut[16]~1_combout $end
$var wire 1 K" conv_S|Div1|auto_generated|divider|divider|op_5~9_sumout $end
$var wire 1 L" conv_S|Div1|auto_generated|divider|divider|op_5~17_sumout $end
$var wire 1 M" conv_S|Div1|auto_generated|divider|divider|op_5~21_sumout $end
$var wire 1 N" conv_S|Mod0|auto_generated|divider|divider|StageOut[58]~13_combout $end
$var wire 1 O" conv_S|Mod0|auto_generated|divider|divider|StageOut[58]~16_combout $end
$var wire 1 P" conv_S|Mod0|auto_generated|divider|divider|op_8~29_sumout $end
$var wire 1 Q" conv_S|Mod0|auto_generated|divider|divider|StageOut[48]~18_combout $end
$var wire 1 R" conv_S|Mod0|auto_generated|divider|divider|StageOut[48]~19_combout $end
$var wire 1 S" conv_S|Div1|auto_generated|divider|divider|op_6~26_cout $end
$var wire 1 T" conv_S|Div1|auto_generated|divider|divider|op_6~22 $end
$var wire 1 U" conv_S|Div1|auto_generated|divider|divider|op_6~18 $end
$var wire 1 V" conv_S|Div1|auto_generated|divider|divider|op_6~14 $end
$var wire 1 W" conv_S|Div1|auto_generated|divider|divider|op_6~9_sumout $end
$var wire 1 X" conv_S|Div1|auto_generated|divider|divider|op_5~13_sumout $end
$var wire 1 Y" conv_S|Div1|auto_generated|divider|divider|StageOut[17]~3_combout $end
$var wire 1 Z" conv_S|Div1|auto_generated|divider|divider|StageOut[17]~4_combout $end
$var wire 1 [" conv_S|Div1|auto_generated|divider|divider|op_6~10 $end
$var wire 1 \" conv_S|Div1|auto_generated|divider|divider|op_6~6_cout $end
$var wire 1 ]" conv_S|Div1|auto_generated|divider|divider|op_6~1_sumout $end
$var wire 1 ^" conv_S|Div1|auto_generated|divider|divider|StageOut[22]~0_combout $end
$var wire 1 _" conv_S|Div1|auto_generated|divider|divider|StageOut[22]~2_combout $end
$var wire 1 `" conv_S|Div1|auto_generated|divider|divider|StageOut[21]~6_combout $end
$var wire 1 a" conv_S|Div1|auto_generated|divider|divider|op_6~13_sumout $end
$var wire 1 b" conv_S|Div1|auto_generated|divider|divider|StageOut[20]~8_combout $end
$var wire 1 c" conv_S|Div1|auto_generated|divider|divider|op_6~17_sumout $end
$var wire 1 d" conv_S|Div1|auto_generated|divider|divider|op_6~21_sumout $end
$var wire 1 e" conv_S|Mod0|auto_generated|divider|divider|StageOut[57]~17_combout $end
$var wire 1 f" conv_S|Mod0|auto_generated|divider|divider|StageOut[57]~20_combout $end
$var wire 1 g" conv_S|Mod0|auto_generated|divider|divider|op_8~33_sumout $end
$var wire 1 h" conv_S|Div1|auto_generated|divider|divider|op_7~26_cout $end
$var wire 1 i" conv_S|Div1|auto_generated|divider|divider|op_7~22_cout $end
$var wire 1 j" conv_S|Div1|auto_generated|divider|divider|op_7~18_cout $end
$var wire 1 k" conv_S|Div1|auto_generated|divider|divider|op_7~14_cout $end
$var wire 1 l" conv_S|Div1|auto_generated|divider|divider|op_7~10_cout $end
$var wire 1 m" conv_S|Div1|auto_generated|divider|divider|op_7~6_cout $end
$var wire 1 n" conv_S|Div1|auto_generated|divider|divider|op_7~1_sumout $end
$var wire 1 o" dec_S_1|WideOr6~0_combout $end
$var wire 1 p" dec_S_1|WideOr5~0_combout $end
$var wire 1 q" dec_S_1|WideOr4~0_combout $end
$var wire 1 r" dec_S_1|WideOr3~0_combout $end
$var wire 1 s" dec_S_1|WideOr2~0_combout $end
$var wire 1 t" dec_S_1|WideOr1~0_combout $end
$var wire 1 u" dec_S_1|WideOr0~0_combout $end
$var wire 1 v" conv_A|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 $end
$var wire 1 w" conv_A|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 $end
$var wire 1 x" conv_A|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 $end
$var wire 1 y" conv_A|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 $end
$var wire 1 z" conv_A|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~14 $end
$var wire 1 {" conv_A|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~15 $end
$var wire 1 |" conv_A|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~18 $end
$var wire 1 }" conv_A|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~19 $end
$var wire 1 ~" conv_A|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout $end
$var wire 1 !# conv_A|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout $end
$var wire 1 "# conv_A|Mod1|auto_generated|divider|divider|StageOut[18]~18_combout $end
$var wire 1 ## conv_A|Mod1|auto_generated|divider|divider|StageOut[18]~19_combout $end
$var wire 1 $# conv_A|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout $end
$var wire 1 %# conv_A|Mod1|auto_generated|divider|divider|StageOut[16]~13_combout $end
$var wire 1 &# conv_A|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout $end
$var wire 1 '# conv_A|Mod1|auto_generated|divider|divider|StageOut[16]~12_combout $end
$var wire 1 (# conv_A|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout $end
$var wire 1 )# conv_A|Mod1|auto_generated|divider|divider|op_5~14_cout $end
$var wire 1 *# conv_A|Mod1|auto_generated|divider|divider|op_5~6 $end
$var wire 1 +# conv_A|Mod1|auto_generated|divider|divider|op_5~18 $end
$var wire 1 ,# conv_A|Mod1|auto_generated|divider|divider|op_5~22 $end
$var wire 1 -# conv_A|Mod1|auto_generated|divider|divider|op_5~26 $end
$var wire 1 .# conv_A|Mod1|auto_generated|divider|divider|op_5~10_cout $end
$var wire 1 /# conv_A|Mod1|auto_generated|divider|divider|op_5~1_sumout $end
$var wire 1 0# conv_A|Mod1|auto_generated|divider|divider|op_5~25_sumout $end
$var wire 1 1# conv_A|Mod1|auto_generated|divider|divider|StageOut[17]~16_combout $end
$var wire 1 2# conv_A|Mod1|auto_generated|divider|divider|StageOut[17]~17_combout $end
$var wire 1 3# conv_A|Mod1|auto_generated|divider|divider|StageOut[16]~14_combout $end
$var wire 1 4# conv_A|Mod1|auto_generated|divider|divider|op_5~21_sumout $end
$var wire 1 5# conv_A|Mod1|auto_generated|divider|divider|StageOut[15]~8_combout $end
$var wire 1 6# conv_A|Mod1|auto_generated|divider|divider|op_5~17_sumout $end
$var wire 1 7# conv_A|Mod1|auto_generated|divider|divider|op_5~5_sumout $end
$var wire 1 8# conv_A|Mod1|auto_generated|divider|divider|op_6~18_cout $end
$var wire 1 9# conv_A|Mod1|auto_generated|divider|divider|op_6~6 $end
$var wire 1 :# conv_A|Mod1|auto_generated|divider|divider|op_6~10 $end
$var wire 1 ;# conv_A|Mod1|auto_generated|divider|divider|op_6~22 $end
$var wire 1 <# conv_A|Mod1|auto_generated|divider|divider|op_6~26 $end
$var wire 1 =# conv_A|Mod1|auto_generated|divider|divider|op_6~14_cout $end
$var wire 1 ># conv_A|Mod1|auto_generated|divider|divider|op_6~1_sumout $end
$var wire 1 ?# conv_A|Mod1|auto_generated|divider|divider|StageOut[21]~9_combout $end
$var wire 1 @# conv_A|Mod1|auto_generated|divider|divider|op_6~21_sumout $end
$var wire 1 A# conv_A|Mod1|auto_generated|divider|divider|StageOut[20]~4_combout $end
$var wire 1 B# conv_A|Mod1|auto_generated|divider|divider|op_6~9_sumout $end
$var wire 1 C# conv_A|Mod1|auto_generated|divider|divider|op_6~5_sumout $end
$var wire 1 D# conv_A|Mod1|auto_generated|divider|divider|op_7~22_cout $end
$var wire 1 E# conv_A|Mod1|auto_generated|divider|divider|op_7~6 $end
$var wire 1 F# conv_A|Mod1|auto_generated|divider|divider|op_7~10 $end
$var wire 1 G# conv_A|Mod1|auto_generated|divider|divider|op_7~14 $end
$var wire 1 H# conv_A|Mod1|auto_generated|divider|divider|op_7~25_sumout $end
$var wire 1 I# conv_A|Mod1|auto_generated|divider|divider|op_6~25_sumout $end
$var wire 1 J# conv_A|Mod1|auto_generated|divider|divider|StageOut[22]~11_combout $end
$var wire 1 K# conv_A|Mod1|auto_generated|divider|divider|StageOut[22]~15_combout $end
$var wire 1 L# conv_A|Mod1|auto_generated|divider|divider|op_7~26 $end
$var wire 1 M# conv_A|Mod1|auto_generated|divider|divider|op_7~18_cout $end
$var wire 1 N# conv_A|Mod1|auto_generated|divider|divider|op_7~1_sumout $end
$var wire 1 O# conv_A|Mod1|auto_generated|divider|divider|StageOut[27]~7_combout $end
$var wire 1 P# conv_A|Mod1|auto_generated|divider|divider|StageOut[27]~10_combout $end
$var wire 1 Q# conv_A|Mod1|auto_generated|divider|divider|StageOut[26]~5_combout $end
$var wire 1 R# conv_A|Mod1|auto_generated|divider|divider|op_7~13_sumout $end
$var wire 1 S# conv_A|Mod1|auto_generated|divider|divider|StageOut[25]~2_combout $end
$var wire 1 T# conv_A|Mod1|auto_generated|divider|divider|op_7~9_sumout $end
$var wire 1 U# conv_A|Mod1|auto_generated|divider|divider|op_7~5_sumout $end
$var wire 1 V# conv_A|Mod1|auto_generated|divider|divider|op_8~26_cout $end
$var wire 1 W# conv_A|Mod1|auto_generated|divider|divider|op_8~6 $end
$var wire 1 X# conv_A|Mod1|auto_generated|divider|divider|op_8~10 $end
$var wire 1 Y# conv_A|Mod1|auto_generated|divider|divider|op_8~14 $end
$var wire 1 Z# conv_A|Mod1|auto_generated|divider|divider|op_8~18 $end
$var wire 1 [# conv_A|Mod1|auto_generated|divider|divider|op_8~22_cout $end
$var wire 1 \# conv_A|Mod1|auto_generated|divider|divider|op_8~1_sumout $end
$var wire 1 ]# conv_A|Mod1|auto_generated|divider|divider|op_8~17_sumout $end
$var wire 1 ^# conv_A|Mod1|auto_generated|divider|divider|StageOut[38]~6_combout $end
$var wire 1 _# conv_A|Mod1|auto_generated|divider|divider|op_8~9_sumout $end
$var wire 1 `# conv_A|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout $end
$var wire 1 a# conv_A|Mod1|auto_generated|divider|divider|op_8~13_sumout $end
$var wire 1 b# conv_A|Mod1|auto_generated|divider|divider|StageOut[37]~3_combout $end
$var wire 1 c# conv_A|Mod1|auto_generated|divider|divider|op_8~5_sumout $end
$var wire 1 d# conv_A|Mod1|auto_generated|divider|divider|StageOut[35]~0_combout $end
$var wire 1 e# dec_A_0|WideOr6~0_combout $end
$var wire 1 f# dec_A_0|WideOr5~0_combout $end
$var wire 1 g# dec_A_0|WideOr4~0_combout $end
$var wire 1 h# dec_A_0|WideOr3~0_combout $end
$var wire 1 i# dec_A_0|WideOr2~0_combout $end
$var wire 1 j# dec_A_0|WideOr1~0_combout $end
$var wire 1 k# dec_A_0|WideOr0~0_combout $end
$var wire 1 l# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~30 $end
$var wire 1 m# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~31 $end
$var wire 1 n# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~26 $end
$var wire 1 o# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~27 $end
$var wire 1 p# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~22 $end
$var wire 1 q# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~23 $end
$var wire 1 r# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~6 $end
$var wire 1 s# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~7 $end
$var wire 1 t# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~10 $end
$var wire 1 u# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~11 $end
$var wire 1 v# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~14 $end
$var wire 1 w# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~15 $end
$var wire 1 x# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~18 $end
$var wire 1 y# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~19 $end
$var wire 1 z# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout $end
$var wire 1 {# conv_A|Mod0|auto_generated|divider|divider|StageOut[53]~7_combout $end
$var wire 1 |# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~13_sumout $end
$var wire 1 }# conv_A|Mod0|auto_generated|divider|divider|StageOut[53]~6_combout $end
$var wire 1 ~# conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~9_sumout $end
$var wire 1 !$ conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5_sumout $end
$var wire 1 "$ conv_A|Mod0|auto_generated|divider|divider|StageOut[51]~9_combout $end
$var wire 1 #$ conv_A|Mod0|auto_generated|divider|divider|StageOut[51]~10_combout $end
$var wire 1 $$ conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout $end
$var wire 1 %$ conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout $end
$var wire 1 &$ conv_A|Mod0|auto_generated|divider|divider|StageOut[49]~14_combout $end
$var wire 1 '$ conv_A|Mod0|auto_generated|divider|divider|StageOut[49]~15_combout $end
$var wire 1 ($ conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout $end
$var wire 1 )$ conv_A|Mod0|auto_generated|divider|divider|op_8~38_cout $end
$var wire 1 *$ conv_A|Mod0|auto_generated|divider|divider|op_8~34 $end
$var wire 1 +$ conv_A|Mod0|auto_generated|divider|divider|op_8~30 $end
$var wire 1 ,$ conv_A|Mod0|auto_generated|divider|divider|op_8~26 $end
$var wire 1 -$ conv_A|Mod0|auto_generated|divider|divider|op_8~22 $end
$var wire 1 .$ conv_A|Mod0|auto_generated|divider|divider|op_8~6 $end
$var wire 1 /$ conv_A|Mod0|auto_generated|divider|divider|op_8~10 $end
$var wire 1 0$ conv_A|Mod0|auto_generated|divider|divider|op_8~13_sumout $end
$var wire 1 1$ conv_A|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~17_sumout $end
$var wire 1 2$ conv_A|Mod0|auto_generated|divider|divider|op_8~14 $end
$var wire 1 3$ conv_A|Mod0|auto_generated|divider|divider|op_8~18_cout $end
$var wire 1 4$ conv_A|Mod0|auto_generated|divider|divider|op_8~1_sumout $end
$var wire 1 5$ conv_A|Mod0|auto_generated|divider|divider|op_8~9_sumout $end
$var wire 1 6$ conv_A|Mod0|auto_generated|divider|divider|StageOut[52]~3_combout $end
$var wire 1 7$ conv_A|Mod0|auto_generated|divider|divider|StageOut[52]~4_combout $end
$var wire 1 8$ conv_A|Mod0|auto_generated|divider|divider|StageOut[51]~1_combout $end
$var wire 1 9$ conv_A|Mod0|auto_generated|divider|divider|op_8~5_sumout $end
$var wire 1 :$ conv_A|Mod0|auto_generated|divider|divider|StageOut[50]~11_combout $end
$var wire 1 ;$ conv_A|Mod0|auto_generated|divider|divider|op_8~21_sumout $end
$var wire 1 <$ conv_A|Mod0|auto_generated|divider|divider|StageOut[50]~12_combout $end
$var wire 1 =$ conv_A|Div1|auto_generated|divider|divider|op_4~22_cout $end
$var wire 1 >$ conv_A|Div1|auto_generated|divider|divider|op_4~18 $end
$var wire 1 ?$ conv_A|Div1|auto_generated|divider|divider|op_4~10 $end
$var wire 1 @$ conv_A|Div1|auto_generated|divider|divider|op_4~14 $end
$var wire 1 A$ conv_A|Div1|auto_generated|divider|divider|op_4~6 $end
$var wire 1 B$ conv_A|Div1|auto_generated|divider|divider|op_4~1_sumout $end
$var wire 1 C$ conv_A|Div1|auto_generated|divider|divider|op_4~5_sumout $end
$var wire 1 D$ conv_A|Mod0|auto_generated|divider|divider|StageOut[62]~5_combout $end
$var wire 1 E$ conv_A|Mod0|auto_generated|divider|divider|StageOut[62]~8_combout $end
$var wire 1 F$ conv_A|Div1|auto_generated|divider|divider|op_4~13_sumout $end
$var wire 1 G$ conv_A|Div1|auto_generated|divider|divider|StageOut[17]~7_combout $end
$var wire 1 H$ conv_A|Div1|auto_generated|divider|divider|op_4~9_sumout $end
$var wire 1 I$ conv_A|Mod0|auto_generated|divider|divider|StageOut[60]~0_combout $end
$var wire 1 J$ conv_A|Mod0|auto_generated|divider|divider|StageOut[60]~2_combout $end
$var wire 1 K$ conv_A|Div1|auto_generated|divider|divider|op_4~17_sumout $end
$var wire 1 L$ conv_A|Div1|auto_generated|divider|divider|StageOut[15]~5_combout $end
$var wire 1 M$ conv_A|Mod0|auto_generated|divider|divider|op_8~25_sumout $end
$var wire 1 N$ conv_A|Div1|auto_generated|divider|divider|op_5~26_cout $end
$var wire 1 O$ conv_A|Div1|auto_generated|divider|divider|op_5~22 $end
$var wire 1 P$ conv_A|Div1|auto_generated|divider|divider|op_5~18 $end
$var wire 1 Q$ conv_A|Div1|auto_generated|divider|divider|op_5~10 $end
$var wire 1 R$ conv_A|Div1|auto_generated|divider|divider|op_5~14 $end
$var wire 1 S$ conv_A|Div1|auto_generated|divider|divider|op_5~6_cout $end
$var wire 1 T$ conv_A|Div1|auto_generated|divider|divider|op_5~1_sumout $end
$var wire 1 U$ conv_A|Div1|auto_generated|divider|divider|op_5~13_sumout $end
$var wire 1 V$ conv_A|Div1|auto_generated|divider|divider|StageOut[17]~3_combout $end
$var wire 1 W$ conv_A|Div1|auto_generated|divider|divider|StageOut[17]~4_combout $end
$var wire 1 X$ conv_A|Div1|auto_generated|divider|divider|StageOut[16]~1_combout $end
$var wire 1 Y$ conv_A|Div1|auto_generated|divider|divider|op_5~9_sumout $end
$var wire 1 Z$ conv_A|Div1|auto_generated|divider|divider|op_5~17_sumout $end
$var wire 1 [$ conv_A|Mod0|auto_generated|divider|divider|StageOut[58]~13_combout $end
$var wire 1 \$ conv_A|Div1|auto_generated|divider|divider|op_5~21_sumout $end
$var wire 1 ]$ conv_A|Mod0|auto_generated|divider|divider|StageOut[58]~16_combout $end
$var wire 1 ^$ conv_A|Mod0|auto_generated|divider|divider|op_8~29_sumout $end
$var wire 1 _$ conv_A|Mod0|auto_generated|divider|divider|StageOut[48]~18_combout $end
$var wire 1 `$ conv_A|Mod0|auto_generated|divider|divider|StageOut[48]~19_combout $end
$var wire 1 a$ conv_A|Div1|auto_generated|divider|divider|op_6~26_cout $end
$var wire 1 b$ conv_A|Div1|auto_generated|divider|divider|op_6~22 $end
$var wire 1 c$ conv_A|Div1|auto_generated|divider|divider|op_6~18 $end
$var wire 1 d$ conv_A|Div1|auto_generated|divider|divider|op_6~14 $end
$var wire 1 e$ conv_A|Div1|auto_generated|divider|divider|op_6~10 $end
$var wire 1 f$ conv_A|Div1|auto_generated|divider|divider|op_6~6_cout $end
$var wire 1 g$ conv_A|Div1|auto_generated|divider|divider|op_6~1_sumout $end
$var wire 1 h$ conv_A|Div1|auto_generated|divider|divider|op_6~9_sumout $end
$var wire 1 i$ conv_A|Div1|auto_generated|divider|divider|StageOut[22]~0_combout $end
$var wire 1 j$ conv_A|Div1|auto_generated|divider|divider|StageOut[22]~2_combout $end
$var wire 1 k$ conv_A|Div1|auto_generated|divider|divider|StageOut[21]~6_combout $end
$var wire 1 l$ conv_A|Div1|auto_generated|divider|divider|op_6~13_sumout $end
$var wire 1 m$ conv_A|Div1|auto_generated|divider|divider|StageOut[20]~8_combout $end
$var wire 1 n$ conv_A|Div1|auto_generated|divider|divider|op_6~17_sumout $end
$var wire 1 o$ conv_A|Mod0|auto_generated|divider|divider|StageOut[57]~17_combout $end
$var wire 1 p$ conv_A|Div1|auto_generated|divider|divider|op_6~21_sumout $end
$var wire 1 q$ conv_A|Mod0|auto_generated|divider|divider|StageOut[57]~20_combout $end
$var wire 1 r$ conv_A|Mod0|auto_generated|divider|divider|op_8~33_sumout $end
$var wire 1 s$ conv_A|Div1|auto_generated|divider|divider|op_7~26_cout $end
$var wire 1 t$ conv_A|Div1|auto_generated|divider|divider|op_7~22_cout $end
$var wire 1 u$ conv_A|Div1|auto_generated|divider|divider|op_7~18_cout $end
$var wire 1 v$ conv_A|Div1|auto_generated|divider|divider|op_7~14_cout $end
$var wire 1 w$ conv_A|Div1|auto_generated|divider|divider|op_7~10_cout $end
$var wire 1 x$ conv_A|Div1|auto_generated|divider|divider|op_7~6_cout $end
$var wire 1 y$ conv_A|Div1|auto_generated|divider|divider|op_7~1_sumout $end
$var wire 1 z$ dec_A_1|WideOr6~0_combout $end
$var wire 1 {$ dec_A_1|WideOr5~0_combout $end
$var wire 1 |$ dec_A_1|WideOr4~0_combout $end
$var wire 1 }$ dec_A_1|WideOr3~0_combout $end
$var wire 1 ~$ dec_A_1|WideOr2~0_combout $end
$var wire 1 !% dec_A_1|WideOr1~0_combout $end
$var wire 1 "% dec_A_1|WideOr0~0_combout $end
$var wire 1 #% accumulator|reg_A|out [7] $end
$var wire 1 $% accumulator|reg_A|out [6] $end
$var wire 1 %% accumulator|reg_A|out [5] $end
$var wire 1 &% accumulator|reg_A|out [4] $end
$var wire 1 '% accumulator|reg_A|out [3] $end
$var wire 1 (% accumulator|reg_A|out [2] $end
$var wire 1 )% accumulator|reg_A|out [1] $end
$var wire 1 *% accumulator|reg_A|out [0] $end
$var wire 1 +% accumulator|reg_S|out [7] $end
$var wire 1 ,% accumulator|reg_S|out [6] $end
$var wire 1 -% accumulator|reg_S|out [5] $end
$var wire 1 .% accumulator|reg_S|out [4] $end
$var wire 1 /% accumulator|reg_S|out [3] $end
$var wire 1 0% accumulator|reg_S|out [2] $end
$var wire 1 1% accumulator|reg_S|out [1] $end
$var wire 1 2% accumulator|reg_S|out [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
1*
0)
0(
0'
0&
0%
0$
11
00
0/
0.
0-
0,
0+
18
07
06
05
04
03
02
1?
0>
0=
0<
0;
0:
09
0@
0A
0B
1C
xD
1E
1F
1G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
1k
0l
0m
0n
0o
0p
0q
1r
0s
0t
0u
1v
1w
0x
0y
0z
1{
1|
0}
0~
0!!
0"!
1#!
0$!
0%!
0&!
0'!
1(!
0)!
1*!
0+!
0,!
1-!
1.!
0/!
00!
01!
02!
13!
04!
15!
06!
17!
08!
19!
1:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
1G!
0H!
1I!
0J!
1K!
1L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
1T!
0U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
1b!
1c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
1t!
1u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
1}!
1~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
0*"
0+"
0,"
0-"
1."
0/"
10"
01"
12"
13"
04"
05"
06"
17"
08"
09"
0:"
1;"
0<"
0="
1>"
0?"
0@"
0A"
1B"
1C"
1D"
0E"
0F"
0G"
0H"
1I"
0J"
1K"
1L"
0M"
0N"
0O"
0P"
0Q"
0R"
1S"
1T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
1]"
0^"
0_"
0`"
1a"
0b"
1c"
0d"
0e"
0f"
0g"
1h"
1i"
0j"
0k"
0l"
0m"
1n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
1w"
0x"
0y"
0z"
0{"
0|"
0}"
1~"
0!#
0"#
0##
1$#
0%#
1&#
0'#
0(#
1)#
1*#
0+#
0,#
0-#
0.#
1/#
00#
01#
02#
03#
14#
05#
16#
07#
18#
19#
0:#
0;#
0<#
0=#
1>#
0?#
1@#
0A#
1B#
0C#
1D#
1E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
1N#
0O#
0P#
0Q#
1R#
0S#
1T#
0U#
1V#
1W#
0X#
0Y#
0Z#
0[#
1\#
0]#
0^#
1_#
0`#
1a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
1m#
1n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
1z#
0{#
0|#
0}#
1~#
1!$
0"$
0#$
1$$
0%$
0&$
0'$
0($
1)$
1*$
1+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
14$
05$
06$
07$
08$
19$
0:$
1;$
0<$
1=$
1>$
0?$
0@$
0A$
1B$
0C$
0D$
0E$
1F$
0G$
1H$
0I$
0J$
0K$
0L$
1M$
1N$
1O$
0P$
0Q$
0R$
0S$
1T$
0U$
0V$
0W$
0X$
1Y$
1Z$
0[$
0\$
0]$
0^$
0_$
0`$
1a$
1b$
0c$
0d$
0e$
0f$
1g$
0h$
0i$
0j$
0k$
1l$
0m$
1n$
0o$
0p$
0q$
0r$
1s$
1t$
0u$
0v$
0w$
0x$
1y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
$end
#2500
1#
1I
1J
#5000
b1000 !
b1100 !
0#
1M
1X
0I
0J
#7500
1#
1I
1J
1'%
1(%
1'$
0n#
1%$
1o#
1S#
1F#
0T#
1C#
1<$
1-$
0;$
1p#
0$$
1A#
1:#
0B#
17#
1T
1Y
1G#
1.$
09$
1r#
0!$
1;#
0@#
1Q#
1L$
1K$
1b#
1Y#
0a#
1]$
1\$
1,$
0M$
1H#
15$
1t#
0~#
1I#
1Z#
1;$
1m$
1c$
0n$
1e#
1k$
1d$
0l$
1P$
0Z$
1^#
1k#
1h#
1g#
16
15
12
08
1|#
1[#
1l$
1h$
1Q$
0Y$
0e#
1v$
1j#
1i#
1f#
17
14
13
18
0\#
1U$
1w$
1x$
0b#
1`#
0^#
0y$
1e#
0k#
0j#
0h#
0g#
06
05
03
02
08
1"%
1}$
1|$
1{$
1>
1=
1<
19
#10000
b100 !
b0 !
0#
0M
0X
0I
0J
#12500
1#
1I
1J
1,!
1a
1/%
0'%
10%
0(%
0'$
1n#
0%$
0o#
0S#
0F#
1T#
0C#
0<$
0;$
0p#
1$$
0A#
0:#
1B#
07#
11"
1#"
00"
1e!
0x!
16!
1/!
07!
1+!
1{!
0c!
1y!
1d!
1H!
1;!
0I!
18!
0G#
0r#
1!$
0;#
1@#
1$"
0."
1g!
0u!
10!
05!
1<!
1W!
1N!
0V!
1O"
1M"
1""
0B"
1F!
1A"
1@"
0Q#
0L$
0K$
0Y#
1a#
0]$
0\$
0,$
1M$
0H#
0t#
1~#
0I#
1*"
1i!
0t!
1?!
1=!
1O!
10"
0Z#
0-$
1;$
0m$
0c$
1n$
1b#
0k$
0l$
0P$
1Z$
1`"
1V"
0a"
1E"
0L"
1Y!
1b"
1U"
0c"
1Z!
1`!
1]!
1\!
1(
1'
1$
0*
0|#
1q!
1P!
0[#
0.$
19$
0d$
1l$
0Q$
1Y$
1W"
1F"
0K"
1a"
1k"
0Z!
0w$
0v$
1_!
1^!
1[!
1j#
0i#
0f#
07
04
13
1)
1&
1%
1*
0Q!
1\#
05$
0h$
0U$
1X"
1l"
0x$
1m"
1y$
0b#
0`#
0Y!
0W!
1U!
0n"
1Z!
0e#
0`!
0_!
0]!
0\!
0j#
0"%
0}$
0|$
0{$
0>
0=
0<
09
03
0(
0'
0%
0$
18
0*
1u"
1r"
1q"
1p"
10
1/
1.
1+
#15000
b10000 !
b10010 !
b10011 !
b10111 !
0#
1O
1N
1M
1W
0I
0J
#17500
1#
1I
1J
1&%
1*%
1)%
1(%
1'$
0n#
1%$
1o#
1S#
1F#
0T#
1C#
1U
1`$
1^$
1($
1`#
1X#
0_#
1U#
1r$
1d#
1c#
18$
1#$
0!$
1s#
15#
1+#
06#
1(#
0T
1R
1P
1Z
1G#
0R#
1Y#
1t#
0~#
1,#
04#
1?#
1;#
0@#
1.$
09$
1J$
1?$
0H$
1e#
1p$
1q$
1b#
1]$
1\$
1,$
0M$
1g#
1f#
1[
0Z
0Y
17
16
08
1L#
1]#
1|#
10#
1I#
15$
1@$
0F$
1-$
0;$
1m$
1c$
0n$
0e#
1u$
1X$
1Q$
0Y$
1P#
1h#
15
18
1M#
1C$
19$
1d$
0l$
1v$
1U$
1[#
1h$
1j$
0N#
1e$
0h$
0\#
1x$
1f$
0y$
0`#
1^#
0[#
0a#
0g$
1\#
0b#
1k#
1j#
1i#
1"%
1}$
1|$
1{$
1>
1=
1<
19
14
13
12
1e#
1`#
0^#
1z$
0x$
0k#
0j#
0i#
0h#
0f#
0"%
0}$
0<
09
07
05
04
03
02
0?
08
1y$
1f#
17
1~$
0|$
0=
1;
#20000
b111 !
b101 !
b100 !
b0 !
0#
0O
0N
0M
0W
0I
0J
#22500
1#
1I
1J
0,!
1-%
0a
1\
0/%
0&%
00%
1S
1Q
11%
12%
0*%
0)%
0(%
0'$
1n#
0%$
0o#
0S#
0F#
1T#
0C#
0U
0`$
0^$
0($
0U#
0r$
0d#
0c#
1g"
1R!
1R"
1P"
1|!
1M!
0T!
1J!
08$
0#$
1!$
0s#
05#
0+#
16#
0(#
01"
00"
1V
0e!
1x!
06!
0/!
17!
0+!
1,"
1%"
0*"
0i!
1t!
1j!
1y
1l
0w
0{!
1c!
0y!
0d!
0H!
0;!
1I!
08!
0[
1Y
0G#
1R#
0t#
1~#
0,#
14#
0g!
1u!
00!
15!
1)"
1n
0v
0<!
0O"
0M"
0""
1B"
1'!
1~
0(!
1Z"
1<"
15"
0;"
0F!
0A"
0@"
0?#
0;#
1@#
09$
0J$
0?$
1H$
0U!
1d"
1f"
1S!
0`#
0X#
1_#
0p$
0q$
1b#
1a#
0]$
0\$
0,$
1M$
1[
1i#
0g#
0Y
06
14
0L#
0|#
00#
0t!
1s
0=!
0#"
10"
1%!
19"
0I#
0@$
1F$
0a#
0-$
1;$
0m$
0c$
1n$
0u$
0Z!
1j"
0X$
0Q$
1Y$
0P#
0`"
0a"
0E"
1L"
0O!
1X!
1G"
0X"
1\"
1@!
0b"
0U"
1c"
1^#
1Z#
0]#
1k#
0i#
1h#
1g#
0f#
1`!
0^!
1]!
1\!
1(
1'
0&
1$
07
16
15
04
12
1*
0M#
0$"
1."
0C$
0.$
19$
0d$
1l$
0U$
0F"
1K"
0P!
1H"
0]"
0V"
1a"
1[#
0e#
1B!
1Y!
0l"
0e$
1h$
0j$
1j#
1i#
1f#
17
14
13
18
1N#
0%"
1*"
05$
0h$
0G"
1X"
1Q!
0I"
0W"
0\#
0C!
0f$
1x$
1Z!
1l"
1o"
1w$
0`!
0]!
0[!
0u"
0r"
0.
0+
0)
0'
0$
01
0*
0)"
0H"
1g$
0y$
1W!
1U!
1O!
0X!
1V!
0b#
1`#
0^#
0o"
1`"
1^"
1W"
1V"
0a"
0Z#
1]#
0Y#
1a#
1r"
1.
11
1I"
1P!
1["
0W"
0[#
0]#
1b#
1^#
0l"
1e#
0Z!
0z$
0w$
0v$
0k#
0j#
0h#
0g#
1`!
1_!
1^!
1]!
1[!
1"%
0~$
1}$
1|$
1=
1<
0;
19
1)
1'
1&
1%
1$
06
05
03
02
1?
1*
08
0Q!
1\#
0m"
0x$
0e#
0^#
1o"
0`"
0^"
0["
1W"
0V"
1a"
1k#
1j#
1h#
1g#
0r"
0.
16
15
13
12
01
18
1n"
1y$
0W"
1l"
1m"
1e#
0b#
0`#
0Y!
0U!
0k#
0i#
0h#
0g#
0f#
07
06
05
04
02
08
0n"
1Z!
0e#
0`!
0^!
0]!
0[!
0j#
0"%
0}$
0|$
0{$
1s"
0q"
0/
1-
0>
0=
0<
09
03
0)
0'
0&
0$
18
0*
0s"
1q"
1/
0-
#25000
0#
0I
0J
#27500
1#
1I
1J
#30000
0#
0I
0J
#32500
1#
1I
1J
#35000
0#
0I
0J
#37500
1#
1I
1J
#40000
0#
0I
0J
#42500
1#
1I
1J
#45000
0#
0I
0J
#47500
1#
1I
1J
#50000
