
---------- Begin Simulation Statistics ----------
final_tick                               263860412500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2440                       # Simulator instruction rate (inst/s)
host_mem_usage                               26851716                       # Number of bytes of host memory used
host_op_rate                                     2498                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                107336.64                       # Real time elapsed on the host
host_tick_rate                                 465874                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   261848274                       # Number of instructions simulated
sim_ops                                     268154661                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050005                       # Number of seconds simulated
sim_ticks                                 50005355000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.478630                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  217086                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               295441                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4550                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17811                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            258380                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42913                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           51943                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9030                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487024                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   88327                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5781                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2719747                       # Number of instructions committed
system.cpu.committedOps                       3073740                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.253452                       # CPI: cycles per instruction
system.cpu.discardedOps                         54822                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1422480                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            739196                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           347587                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7595075                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.235103                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4551                       # number of quiesce instructions executed
system.cpu.numCycles                         11568312                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4551                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1694324     55.12%     55.12% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15466      0.50%     55.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 823567     26.79%     82.42% # Class of committed instruction
system.cpu.op_class_0::MemWrite                540383     17.58%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3073740                       # Class of committed instruction
system.cpu.quiesceCycles                     68440277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3973237                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          316                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11492                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2095782                       # Transaction distribution
system.membus.trans_dist::ReadResp            2100040                       # Transaction distribution
system.membus.trans_dist::WriteReq            1294890                       # Transaction distribution
system.membus.trans_dist::WriteResp           1294890                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3282                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2385                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1558                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1559                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4012                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       107480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6690576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6690576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6798644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        24192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        37100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       542400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       102079                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       705771                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    214096524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    214096524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               214818039                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3401691                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000102                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010085                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3401345     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     346      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3401691                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9305852219                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            91101500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1589015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18115373                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           81759801                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        13006497099                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1236000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       458752                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       114688                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       573440                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       458752                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       573440                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3584                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       118272                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        14336                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       129024                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9174057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2293514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11467572                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2293514                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9174057                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11467572                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11467572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11467572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     22935144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2651648                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2651648                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4361742                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4361742                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1498                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        45472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       291044                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       352484                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       172032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13275150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13447182                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        35840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     14026780                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2354                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26114                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        71456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       102079                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4655696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5638736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2752512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    212402204                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    215154716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       573440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    223373643                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23702227750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         15483430                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          766                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.24                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  19078770796                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         38.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12322830000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1900544                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       440320                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19658695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7863478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10484637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38006809                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10484637                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7863478                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18348115                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19658695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18348115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18348115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     56354924                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7863478                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18348115                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26211593                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7863478                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703710                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10567188                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7863478                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26211593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2703710                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36778781                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2091144                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2091144                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1254144                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1254144                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       114802                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6551566                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6690576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3672656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    209649692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    214096524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4203304                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4203304    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4203304                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10130629720                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11709783000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     84770776                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2293760                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     89817048                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2344116                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2361936                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4706052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     21192694                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        71680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     21350390                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       586029                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        73842                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       659871                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1695233960                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     45870287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     55044345                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1796148592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46877299                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47233661                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     94110961                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1742111260                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93103949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     55044345                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1890259553                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    135069724                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     77332480                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    212860956                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     77791232                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    135069724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    212860956                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     33767431                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2416640                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     36198407                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19447808                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4220935                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23668743                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2701105192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1546483972                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9174057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4256763221                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1555658029                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2701105192                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4256763221                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4256763221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4247589163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9174057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8513526441                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        24192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        39936                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15744                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15744                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          246                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          378                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          624                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       314846                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       483788                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         798634                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       314846                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       314846                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       314846                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       483788                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        798634                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1378896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    132317212                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         332352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          134163660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       210048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2293760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     77332480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       114688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        80475264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        21561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2067463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2096337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3282                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        35840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1208320                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1257426                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27574967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2646060847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6646328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2682985852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4200510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     45870287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1546483972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10484637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2293514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1609332920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4200510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73445254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4192544818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10484637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2293514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2703710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6646328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4292318773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     57401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3275783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000162930000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3657                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3657                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3752119                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1335785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2096336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1257426                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2096336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1257426                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     81                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            131024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            130957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            131208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            130993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            130989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            130992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           130993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           131010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           131060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             78548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             78705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             78547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             78568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             78645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             78569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             78567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             78588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             78589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            78589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            78590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            78569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            78603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            78599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            78574                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70288300345                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10481275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            125314994095                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33530.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59780.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5196                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1954793                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1169996                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2096321                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1257426                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1815280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   72853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   11837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  89702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 206115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 197070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  93037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15338                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       228893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.712276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   860.143308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.611171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5820      2.54%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5382      2.35%      4.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4149      1.81%      6.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3408      1.49%      8.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3951      1.73%      9.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3388      1.48%     11.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4239      1.85%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3283      1.43%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       195273     85.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       228893                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     573.217665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    877.277748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2472     67.60%     67.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.11%     67.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.14%     67.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.11%     67.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.05%     68.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.11%     68.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.19%     68.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          311      8.50%     76.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     76.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.08%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.08%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.05%     77.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            5      0.14%     77.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.19%     77.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          807     22.07%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.08%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3657                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     343.838666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.531779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    466.920087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2271     62.10%     62.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           106      2.90%     65.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            24      0.66%     65.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           20      0.55%     66.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.22%     66.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           24      0.66%     67.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.25%     67.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.14%     67.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.14%     67.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.11%     67.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      0.16%     67.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.08%     67.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            4      0.11%     68.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.11%     68.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     68.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     68.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     68.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     68.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     68.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     68.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.03%     68.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.08%     68.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           83      2.27%     70.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1069     29.23%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1312-1343            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1376-1407            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3657                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              134160320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                80474752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               134163596                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             80475264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2682.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1609.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2682.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1609.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50004827750                       # Total gap between requests
system.mem_ctrls.avgGap                      14910.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1378896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    132317212                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       327104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       210496                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2293760                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     77331520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       114688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27574966.721064172685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2646060846.883298873901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703710.432612667326                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6541379.418264303356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4209469.165852337144                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 45870287.292231000960                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1546464773.622745037079                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10484637.095367085189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2293514.364611550234                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        21561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2067463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3282                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        35840                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1208320                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1864121170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122866770605                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    354163890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    229938430                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13448698929                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  37075560440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 946797931495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4987729275                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3467329550                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     86458.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59428.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    167058.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44287.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4097714.48                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1034474.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    783565.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    608853.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1934893.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         112953370.724989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         78837981.599994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3812640168.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1747541137.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1023674247.187452                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     230113467.300009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7484503156.462710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        149.674033                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11606710600                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35696637900                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4551                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9399543.561855                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2731123.313101                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.02%      0.02% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4550     99.98%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     17480625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4551                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    221083089750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42777322750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1067174                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1067174                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1067174                       # number of overall hits
system.cpu.icache.overall_hits::total         1067174                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          246                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            246                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          246                       # number of overall misses
system.cpu.icache.overall_misses::total           246                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10690000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10690000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10690000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10690000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1067420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1067420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1067420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1067420                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43455.284553                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43455.284553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43455.284553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43455.284553                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          246                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          246                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          246                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10303875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10303875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10303875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10303875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41885.670732                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41885.670732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41885.670732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41885.670732                       # average overall mshr miss latency
system.cpu.icache.replacements                     96                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1067174                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1067174                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          246                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           246                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10690000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10690000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1067420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1067420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43455.284553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43455.284553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10303875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10303875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41885.670732                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41885.670732                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.795908                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30179906                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                96                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          314374.020833                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.795908                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2135086                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2135086                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1317688                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1317688                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1317688                       # number of overall hits
system.cpu.dcache.overall_hits::total         1317688                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6924                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6924                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6924                       # number of overall misses
system.cpu.dcache.overall_misses::total          6924                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    513612375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    513612375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    513612375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    513612375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1324612                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1324612                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1324612                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1324612                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005227                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005227                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005227                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005227                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74178.563692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74178.563692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74178.563692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74178.563692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3282                       # number of writebacks
system.cpu.dcache.writebacks::total              3282                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1354                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1354                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5570                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5570                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5570                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5570                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45384                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45384                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    416713125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    416713125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    416713125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    416713125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    100673500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    100673500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004205                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004205                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004205                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004205                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74813.846499                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74813.846499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74813.846499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74813.846499                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2218.259739                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2218.259739                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5571                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       820956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          820956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4020                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4020                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    311921500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    311921500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       824976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       824976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004873                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004873                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77592.412935                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77592.412935                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4012                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4012                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4638                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4638                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    305413500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    305413500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    100673500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    100673500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        76125                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        76125                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21706.231134                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21706.231134                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       496732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         496732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    201690875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    201690875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       499636                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       499636                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69452.780647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69452.780647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1346                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1346                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40746                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40746                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    111299625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    111299625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71437.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71437.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              569844                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5571                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.287561                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          325                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5304019                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5304019                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263860412500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               263862628750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2440                       # Simulator instruction rate (inst/s)
host_mem_usage                               26851716                       # Number of bytes of host memory used
host_op_rate                                     2498                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                107337.12                       # Real time elapsed on the host
host_tick_rate                                 465893                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   261849946                       # Number of instructions simulated
sim_ops                                     268156726                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050008                       # Number of seconds simulated
sim_ticks                                 50007571250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.464652                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  217174                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               295617                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4550                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17831                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            258424                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              42913                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           51943                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9030                       # Number of indirect misses.
system.cpu.branchPred.lookups                  487300                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   88412                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5781                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2721419                       # Number of instructions committed
system.cpu.committedOps                       3075805                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.252141                       # CPI: cycles per instruction
system.cpu.discardedOps                         54875                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1423547                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            739645                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           347759                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7596512                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.235176                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4551                       # number of quiesce instructions executed
system.cpu.numCycles                         11571858                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4551                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1695524     55.12%     55.12% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15467      0.50%     55.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 824036     26.79%     82.42% # Class of committed instruction
system.cpu.op_class_0::MemWrite                540777     17.58%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3075805                       # Class of committed instruction
system.cpu.quiesceCycles                     68440277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3975346                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          317                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11523                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             2095782                       # Transaction distribution
system.membus.trans_dist::ReadResp            2100057                       # Transaction distribution
system.membus.trans_dist::WriteReq            1294890                       # Transaction distribution
system.membus.trans_dist::WriteResp           1294890                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3291                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2389                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1558                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1559                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            250                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4025                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        18550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       107519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      6690576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      6690576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6798691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        24256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        37100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       543744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave       102079                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       707179                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    214096524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    214096524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               214819703                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3401709                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000102                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010114                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3401361     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     348      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3401709                       # Request fanout histogram
system.membus.reqLayer6.occupancy          9305921219                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            91101500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1599718                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            18115373                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           81834551                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        13006497099                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1256000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       458752                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       114688                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       573440                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       458752                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       573440                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3584                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       118272                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       114688                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        14336                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       129024                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9173651                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2293413                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11467064                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2293413                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9173651                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11467064                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11467064                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11467064                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     22934127                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2651648                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2651648                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      4361742                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      4361742                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1498                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        45472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       291044                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       352484                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       172032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13275150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     13447182                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        35840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         8464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     14026780                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2354                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26114                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        71456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total       102079                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4655696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5638736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2752512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    212402204                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    215154716                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       573440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    223373643                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        23702227750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         15483430                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          766                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.24                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  19078770796                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         38.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  12322830000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1900544                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       440320                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19657823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      7863129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10484172                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38005125                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10484172                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      7863129                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18347302                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19657823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18347302                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18347302                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     56352427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      7863129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18347302                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26210431                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      7863129                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2703591                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10566720                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      7863129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26210431                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2703591                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      36777151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      2091144                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      2091144                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1254144                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1254144                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       114802                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      6551566                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4240                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      6690576                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3672656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    209649692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       135200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    214096524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4203304                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4203304    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4203304                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy  10130629720                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  11709783000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     84774872                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2293760                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2752512                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     89821144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2344344                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2361936                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4706280                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     21193718                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        71680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     21351414                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       586086                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        73842                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       659928                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1695240738                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     45868254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     55041905                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1796150898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46879781                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47231568                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     94111349                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1742120519                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93099822                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     55041905                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1890262247                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    135069724                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     77332480                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    212860956                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     77791232                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    135069724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    212860956                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     33767431                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2416640                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     36198407                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     19447808                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      4220935                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23668743                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2700985483                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1546415434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9173651                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4256574568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1555589085                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2700985483                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4256574568                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4256574568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4247400917                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9173651                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8513149136                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        24256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        40256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16000                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16000                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          250                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          379                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          629                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       319952                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       485047                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         804998                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       319952                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       319952                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       319952                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       485047                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        804998                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1378896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    132317212                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         333120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          134164428                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       210624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2293760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     77332480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       114688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        80475840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        21561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      2067463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2096349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3291                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        35840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1208320                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1792                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1257435                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27573745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2645943578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2703591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6661391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2682882305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4211842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     45868254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1546415434                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10484172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2293413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1609273116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4211842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73441999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4192359012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10484172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2293413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2703591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6661391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4292155420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     57401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   3275783.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      8192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000162930000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3657                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3657                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3752152                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1335785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2096348                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1257435                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2096348                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1257435                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     81                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            130979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            130990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            131027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            130957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            131208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            130996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            130989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            130992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           130993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           131010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           131060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             78548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             78705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             78547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             78568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             78645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             78569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             78567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             78588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             78589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            78589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            78590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            78569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            78603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            78599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            78574                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70288390345                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10481335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            125315399095                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33530.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59780.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5196                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1954801                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1169996                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2096333                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1257435                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1815280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   72853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   11837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  89703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 206116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 197071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  93038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  18571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  15406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  11597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  12177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  11225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  11197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  11323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  11473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   4442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  11476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  15338                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       228894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.711535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   860.142882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.610920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5820      2.54%      2.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5382      2.35%      4.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4149      1.81%      6.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3408      1.49%      8.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3951      1.73%      9.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3388      1.48%     11.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4240      1.85%     13.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3283      1.43%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       195273     85.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       228894                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     573.217665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    877.277748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2472     67.60%     67.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.11%     67.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.14%     67.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.11%     67.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.05%     68.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.11%     68.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.19%     68.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          311      8.50%     76.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     76.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.08%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.08%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.05%     77.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            5      0.14%     77.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.19%     77.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          807     22.07%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            3      0.08%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3657                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     343.838666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     68.531779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    466.920087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2271     62.10%     62.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           106      2.90%     65.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            24      0.66%     65.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           20      0.55%     66.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.22%     66.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           24      0.66%     67.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.25%     67.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            5      0.14%     67.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            5      0.14%     67.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            4      0.11%     67.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      0.16%     67.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.08%     67.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            4      0.11%     68.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.11%     68.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.03%     68.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.03%     68.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.03%     68.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     68.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.03%     68.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.03%     68.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.03%     68.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.08%     68.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           83      2.27%     70.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055         1069     29.23%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1312-1343            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1376-1407            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3657                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              134161088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                80474752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               134164364                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             80475840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2682.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1609.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2682.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1609.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50007605000                       # Total gap between requests
system.mem_ctrls.avgGap                      14910.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1378896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    132317212                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       327872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       210496                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2293760                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     77331520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       114688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27573744.645717021078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2645943577.993702411652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2703590.608792063780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6556447.189984256402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4209282.609380874783                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 45868254.399577543139                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1546396236.949819803238                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10484172.434189151973                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2293412.719978877343                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        21561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      2067463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5204                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3291                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        35840                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1208320                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1864121170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 122866770605                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    354163890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    230343430                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13448698929                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  37075560440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 946797931495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4987729275                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3467329550                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     86458.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59428.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    167058.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44262.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4086508.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1034474.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    783565.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    608853.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1934893.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         112955344.424989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         78838325.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3812661993.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1747541137.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1023734152.424952                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     230113467.300009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7484587204.800210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        149.669080                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11606710600                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35698854150                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                9102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4551                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9399543.561855                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2731123.313101                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.02%      0.02% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4550     99.98%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     17480625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4551                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    221085306000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  42777322750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1067724                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1067724                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1067724                       # number of overall hits
system.cpu.icache.overall_hits::total         1067724                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          250                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            250                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          250                       # number of overall misses
system.cpu.icache.overall_misses::total           250                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10863750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10863750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10863750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10863750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1067974                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1067974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1067974                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1067974                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000234                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000234                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000234                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000234                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        43455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        43455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        43455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        43455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          250                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10471375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10471375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10471375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10471375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000234                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000234                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41885.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41885.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41885.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41885.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                     96                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1067724                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1067724                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          250                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           250                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10863750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10863750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1067974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1067974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000234                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        43455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        43455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10471375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10471375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000234                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41885.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41885.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.796079                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            80370689                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               550                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          146128.525455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.796079                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2136198                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2136198                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1318554                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1318554                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1318554                       # number of overall hits
system.cpu.dcache.overall_hits::total         1318554                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6937                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6937                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6937                       # number of overall misses
system.cpu.dcache.overall_misses::total          6937                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    514473000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    514473000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    514473000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    514473000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1325491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1325491                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1325491                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1325491                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005234                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005234                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005234                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005234                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74163.615396                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74163.615396                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74163.615396                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74163.615396                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3291                       # number of writebacks
system.cpu.dcache.writebacks::total              3291                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1354                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1354                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5583                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5583                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5583                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5583                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45384                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45384                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    417553375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    417553375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    417553375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    417553375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    100673500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    100673500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004212                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004212                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004212                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004212                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74790.144188                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74790.144188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74790.144188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74790.144188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2218.259739                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2218.259739                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5584                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       821428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          821428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4033                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4033                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    312782125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    312782125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       825461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       825461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77555.696752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77555.696752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4025                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4025                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4638                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4638                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    306253750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    306253750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    100673500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    100673500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004876                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004876                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76087.888199                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76087.888199                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21706.231134                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21706.231134                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       497126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         497126                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    201690875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    201690875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       500030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       500030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69452.780647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69452.780647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1346                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1346                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40746                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40746                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    111299625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    111299625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003116                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003116                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71437.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71437.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1342305                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6096                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            220.194390                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5307548                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5307548                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263862628750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
