Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/PCRegister.vhd" in Library work.
Architecture behavioral of Entity pcregister is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/PCAdder.vhd" in Library work.
Architecture behavioral of Entity pcadder is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/IfIdRegisters.vhd" in Library work.
Architecture behavioral of Entity ifidregisters is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/RdMux.vhd" in Library work.
Architecture behavioral of Entity rdmux is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/Controller.vhd" in Library work.
Architecture behavioral of Entity controller is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/Registers.vhd" in Library work.
Architecture behavioral of Entity registers is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/ImmeExtendUnit.vhd" in Library work.
Architecture behavioral of Entity immeextendunit is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/IdExRegisters.vhd" in Library work.
Architecture behavioral of Entity idexregisters is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/AMux.vhd" in Library work.
Architecture behavioral of Entity amux is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/BMux.vhd" in Library work.
Architecture behavioral of Entity bmux is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/ForwardController.vhd" in Library work.
Architecture behavioral of Entity forwardcontroller is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/ExMemRegisters.vhd" in Library work.
Architecture behavioral of Entity exmemregisters is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/MemWbRegisters.vhd" in Library work.
Architecture behavioral of Entity memwbregisters is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/HazardDetectionUnit.vhd" in Library work.
Architecture behavioral of Entity hazarddetectionunit is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/PCMux.vhd" in Library work.
Architecture behavioral of Entity pcmux is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/MemoryUnit.vhd" in Library work.
Architecture behavioral of Entity memoryunit is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/clock.vhd" in Library work.
Architecture behavioral of Entity clock is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/StructConflictUnit.vhd" in Library work.
Architecture behavioral of Entity structconflictunit is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/MFPCMux.vhd" in Library work.
Architecture behavioral of Entity mfpcmux is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/ReadReg1Mux.vhd" in Library work.
Architecture behavioral of Entity readreg1mux is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/ReadReg2Mux.vhd" in Library work.
Architecture behavioral of Entity readreg2mux is up to date.
Compiling vhdl file "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/cpu.vhd" in Library work.
Entity <cpu> compiled.
Entity <cpu> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PCRegister> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PCAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IfIdRegisters> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RdMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ImmeExtendUnit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <IdExRegisters> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ForwardController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ExMemRegisters> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MemWbRegisters> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <HazardDetectionUnit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PCMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MemoryUnit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Clock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <StructConflictUnit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MFPCMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ReadReg1Mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ReadReg2Mux> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/cpu.vhd" line 920: Mux is complete : default of case is discarded
INFO:Xst:1561 - "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/cpu.vhd" line 940: Mux is complete : default of case is discarded
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing Entity <PCRegister> in library <work> (Architecture <behavioral>).
Entity <PCRegister> analyzed. Unit <PCRegister> generated.

Analyzing Entity <PCAdder> in library <work> (Architecture <behavioral>).
Entity <PCAdder> analyzed. Unit <PCAdder> generated.

Analyzing Entity <IfIdRegisters> in library <work> (Architecture <behavioral>).
Entity <IfIdRegisters> analyzed. Unit <IfIdRegisters> generated.

Analyzing Entity <RdMux> in library <work> (Architecture <behavioral>).
Entity <RdMux> analyzed. Unit <RdMux> generated.

Analyzing Entity <Controller> in library <work> (Architecture <behavioral>).
Entity <Controller> analyzed. Unit <Controller> generated.

Analyzing Entity <Registers> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/Registers.vhd" line 101: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r0>, <r1>, <r2>, <r3>, <r4>, <r5>, <r6>, <r7>, <SP>, <IH>, <T>
WARNING:Xst:819 - "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/Registers.vhd" line 119: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r0>, <r1>, <r2>, <r3>, <r4>, <r5>, <r6>, <r7>
Entity <Registers> analyzed. Unit <Registers> generated.

Analyzing Entity <ImmeExtendUnit> in library <work> (Architecture <behavioral>).
Entity <ImmeExtendUnit> analyzed. Unit <ImmeExtendUnit> generated.

Analyzing Entity <IdExRegisters> in library <work> (Architecture <behavioral>).
Entity <IdExRegisters> analyzed. Unit <IdExRegisters> generated.

Analyzing Entity <AMux> in library <work> (Architecture <behavioral>).
Entity <AMux> analyzed. Unit <AMux> generated.

Analyzing Entity <BMux> in library <work> (Architecture <behavioral>).
Entity <BMux> analyzed. Unit <BMux> generated.

Analyzing Entity <ForwardController> in library <work> (Architecture <behavioral>).
Entity <ForwardController> analyzed. Unit <ForwardController> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <ExMemRegisters> in library <work> (Architecture <behavioral>).
Entity <ExMemRegisters> analyzed. Unit <ExMemRegisters> generated.

Analyzing Entity <MemWbRegisters> in library <work> (Architecture <behavioral>).
Entity <MemWbRegisters> analyzed. Unit <MemWbRegisters> generated.

Analyzing Entity <HazardDetectionUnit> in library <work> (Architecture <behavioral>).
Entity <HazardDetectionUnit> analyzed. Unit <HazardDetectionUnit> generated.

Analyzing Entity <PCMux> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/PCMux.vhd" line 56: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <IdExPC>, <PCRollback>
Entity <PCMux> analyzed. Unit <PCMux> generated.

Analyzing Entity <MemoryUnit> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/MemoryUnit.vhd" line 207: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <ram2_addr<17>> in unit <MemoryUnit> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram2_addr<16>> in unit <MemoryUnit> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram1_addr<17>> in unit <MemoryUnit> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ram1_addr<16>> in unit <MemoryUnit> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <MemoryUnit> analyzed. Unit <MemoryUnit> generated.

Analyzing Entity <Clock> in library <work> (Architecture <behavioral>).
Entity <Clock> analyzed. Unit <Clock> generated.

Analyzing Entity <StructConflictUnit> in library <work> (Architecture <behavioral>).
Entity <StructConflictUnit> analyzed. Unit <StructConflictUnit> generated.

Analyzing Entity <MFPCMux> in library <work> (Architecture <behavioral>).
Entity <MFPCMux> analyzed. Unit <MFPCMux> generated.

Analyzing Entity <ReadReg1Mux> in library <work> (Architecture <behavioral>).
Entity <ReadReg1Mux> analyzed. Unit <ReadReg1Mux> generated.

Analyzing Entity <ReadReg2Mux> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/ReadReg2Mux.vhd" line 53: Mux is complete : default of case is discarded
Entity <ReadReg2Mux> analyzed. Unit <ReadReg2Mux> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PCRegister>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/PCRegister.vhd".
    Found 16-bit register for signal <PCOut>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PCRegister> synthesized.


Synthesizing Unit <PCAdder>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/PCAdder.vhd".
    Found 16-bit adder for signal <adderOut>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PCAdder> synthesized.


Synthesizing Unit <IfIdRegisters>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/IfIdRegisters.vhd".
    Found 16-bit register for signal <tmpCommand>.
    Found 11-bit register for signal <tmpImme>.
    Found 16-bit register for signal <tmpPC>.
    Found 3-bit register for signal <tmpRx>.
    Found 3-bit register for signal <tmpRy>.
    Found 3-bit register for signal <tmpRz>.
    Summary:
	inferred  52 D-type flip-flop(s).
Unit <IfIdRegisters> synthesized.


Synthesizing Unit <RdMux>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/RdMux.vhd".
Unit <RdMux> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/Controller.vhd".
WARNING:Xst:737 - Found 21-bit latch for signal <controllerOut>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <Controller> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/Registers.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <ReadData1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <ReadData2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit register for signal <IH>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit 11-to-1 multiplexer for signal <ReadData1$mux0000>.
    Found 16-bit register for signal <SP>.
    Found 16-bit register for signal <T>.
    Summary:
	inferred 176 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <Registers> synthesized.


Synthesizing Unit <ImmeExtendUnit>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/ImmeExtendUnit.vhd".
WARNING:Xst:646 - Signal <tmpOut> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sign> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:736 - Found 1-bit latch for signal <sign$mux0000> created at line 46. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 16-bit latch for signal <immeOut>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <ImmeExtendUnit> synthesized.


Synthesizing Unit <IdExRegisters>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/IdExRegisters.vhd".
    Found 4-bit register for signal <Reg2Out>.
    Found 1-bit register for signal <memWriteOut>.
    Found 4-bit register for signal <ALUOpOut>.
    Found 1-bit register for signal <memToRegOut>.
    Found 1-bit register for signal <jumpOut>.
    Found 16-bit register for signal <ReadData1Out>.
    Found 16-bit register for signal <PCOut>.
    Found 4-bit register for signal <Reg1Out>.
    Found 4-bit register for signal <rdOut>.
    Found 1-bit register for signal <MFPCOut>.
    Found 16-bit register for signal <immeOut>.
    Found 1-bit register for signal <ALUSrcBOut>.
    Found 1-bit register for signal <regWriteOut>.
    Found 1-bit register for signal <memReadOut>.
    Found 16-bit register for signal <ReadData2Out>.
    Summary:
	inferred  87 D-type flip-flop(s).
Unit <IdExRegisters> synthesized.


Synthesizing Unit <AMux>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/AMux.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <AsrcOut>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit 3-to-1 multiplexer for signal <AsrcOut$mux0000>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <AMux> synthesized.


Synthesizing Unit <BMux>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/BMux.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <BsrcOut>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit 3-to-1 multiplexer for signal <BsrcOut$mux0001>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <BMux> synthesized.


Synthesizing Unit <ForwardController>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/ForwardController.vhd".
WARNING:Xst:647 - Input <IdExALUsrcB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator equal for signal <ForwardA$cmp_eq0000> created at line 54.
    Found 4-bit comparator equal for signal <ForwardA$cmp_eq0001> created at line 55.
    Found 4-bit comparator equal for signal <ForwardB$cmp_eq0000> created at line 62.
    Found 4-bit comparator equal for signal <ForwardB$cmp_eq0001> created at line 63.
    Summary:
	inferred   4 Comparator(s).
Unit <ForwardController> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/ALU.vhd".
WARNING:Xst:653 - Signal <zero> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:646 - Signal <tmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 16-bit latch for signal <ALUresult>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit addsub for signal <ALUresult$addsub0000>.
    Found 16-bit comparator equal for signal <ALUresult$cmp_eq0011> created at line 89.
    Found 16-bit shifter logical left for signal <ALUresult$shift0002> created at line 71.
    Found 16-bit shifter arithmetic right for signal <ALUresult$shift0003> created at line 82.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <ExMemRegisters>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/ExMemRegisters.vhd".
    Found 1-bit register for signal <memWriteOut>.
    Found 1-bit register for signal <memToRegOut>.
    Found 4-bit register for signal <rdOut>.
    Found 1-bit register for signal <regWriteOut>.
    Found 1-bit register for signal <memReadOut>.
    Found 16-bit register for signal <readData2Out>.
    Found 16-bit register for signal <ALUResultOut>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <ExMemRegisters> synthesized.


Synthesizing Unit <MemWbRegisters>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/MemWbRegisters.vhd".
    Found 16-bit register for signal <dataToWB>.
    Found 4-bit register for signal <rdOut>.
    Found 1-bit register for signal <regWriteOut>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <MemWbRegisters> synthesized.


Synthesizing Unit <HazardDetectionUnit>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/HazardDetectionUnit.vhd".
    Found 4-bit comparator equal for signal <IdExFlush$cmp_eq0002> created at line 58.
    Found 4-bit comparator equal for signal <IdExFlush$cmp_eq0003> created at line 58.
    Summary:
	inferred   2 Comparator(s).
Unit <HazardDetectionUnit> synthesized.


Synthesizing Unit <PCMux>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/PCMux.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <PCOut>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit adder for signal <mux0000$addsub0000> created at line 59.
    Found 16-bit subtractor for signal <PCOut$addsub0000> created at line 64.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <PCMux> synthesized.


Synthesizing Unit <MemoryUnit>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/MemoryUnit.vhd".
    Register <ram2_en> equivalent to <ram1_en> has been removed
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ram1_we>.
    Found 16-bit register for signal <insOut>.
    Found 16-bit tristate buffer for signal <ram1_data>.
    Found 16-bit register for signal <ram1_addr<15:0>>.
    Found 1-bit register for signal <ram2_oe>.
    Found 16-bit tristate buffer for signal <ram2_data>.
    Found 16-bit register for signal <dataOut>.
    Found 1-bit register for signal <ram1_en>.
    Found 16-bit register for signal <ram2_addr<15:0>>.
    Found 1-bit register for signal <ram2_we>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <wrn>.
    Found 1-bit register for signal <ram1_oe>.
    Found 16-bit comparator lessequal for signal <dataOut_10$cmp_le0000> created at line 132.
    Found 16-bit comparator lessequal for signal <dataOut_10$cmp_le0001> created at line 139.
    Found 1-bit register for signal <Mtridata_ram1_data<0>> created at line 115.
    Found 16-bit comparator greater for signal <Mtridata_ram1_data<0>$cmp_gt0000> created at line 132.
    Found 1-bit register for signal <Mtridata_ram1_data<10>> created at line 124.
    Found 1-bit register for signal <Mtridata_ram1_data<11>> created at line 124.
    Found 1-bit register for signal <Mtridata_ram1_data<12>> created at line 124.
    Found 1-bit register for signal <Mtridata_ram1_data<13>> created at line 124.
    Found 1-bit register for signal <Mtridata_ram1_data<14>> created at line 124.
    Found 1-bit register for signal <Mtridata_ram1_data<15>> created at line 124.
    Found 1-bit register for signal <Mtridata_ram1_data<1>> created at line 115.
    Found 1-bit register for signal <Mtridata_ram1_data<2>> created at line 115.
    Found 1-bit register for signal <Mtridata_ram1_data<3>> created at line 115.
    Found 1-bit register for signal <Mtridata_ram1_data<4>> created at line 115.
    Found 1-bit register for signal <Mtridata_ram1_data<5>> created at line 115.
    Found 1-bit register for signal <Mtridata_ram1_data<6>> created at line 115.
    Found 1-bit register for signal <Mtridata_ram1_data<7>> created at line 115.
    Found 1-bit register for signal <Mtridata_ram1_data<8>> created at line 124.
    Found 1-bit register for signal <Mtridata_ram1_data<9>> created at line 124.
    Found 16-bit register for signal <Mtridata_ram2_data> created at line 108.
    Found 16-bit comparator greater for signal <Mtridata_ram2_data$cmp_gt0000> created at line 107.
    Found 16-bit comparator less for signal <Mtridata_ram2_data$cmp_lt0000> created at line 107.
    Found 1-bit register for signal <Mtrien_ram1_data<0>> created at line 115.
    Found 1-bit register for signal <Mtrien_ram1_data<10>> created at line 124.
    Found 1-bit register for signal <Mtrien_ram1_data<11>> created at line 124.
    Found 1-bit register for signal <Mtrien_ram1_data<12>> created at line 124.
    Found 1-bit register for signal <Mtrien_ram1_data<13>> created at line 124.
    Found 1-bit register for signal <Mtrien_ram1_data<14>> created at line 124.
    Found 1-bit register for signal <Mtrien_ram1_data<15>> created at line 124.
    Found 1-bit register for signal <Mtrien_ram1_data<1>> created at line 115.
    Found 1-bit register for signal <Mtrien_ram1_data<2>> created at line 115.
    Found 1-bit register for signal <Mtrien_ram1_data<3>> created at line 115.
    Found 1-bit register for signal <Mtrien_ram1_data<4>> created at line 115.
    Found 1-bit register for signal <Mtrien_ram1_data<5>> created at line 115.
    Found 1-bit register for signal <Mtrien_ram1_data<6>> created at line 115.
    Found 1-bit register for signal <Mtrien_ram1_data<7>> created at line 115.
    Found 1-bit register for signal <Mtrien_ram1_data<8>> created at line 124.
    Found 1-bit register for signal <Mtrien_ram1_data<9>> created at line 124.
    Found 1-bit register for signal <Mtrien_ram2_data> created at line 108.
    Found 16-bit comparator greatequal for signal <ram2_we$cmp_ge0000> created at line 107.
    Found 16-bit comparator lessequal for signal <ram2_we$cmp_le0000> created at line 107.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 120 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  32 Tristate(s).
Unit <MemoryUnit> synthesized.


Synthesizing Unit <Clock>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/clock.vhd".
    Found 1-bit register for signal <clk1>.
    Found 2-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Clock> synthesized.


Synthesizing Unit <StructConflictUnit>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/StructConflictUnit.vhd".
    Found 16-bit comparator greatequal for signal <PCRollback$cmp_ge0000> created at line 49.
    Found 16-bit comparator lessequal for signal <PCRollback$cmp_le0000> created at line 49.
    Summary:
	inferred   2 Comparator(s).
Unit <StructConflictUnit> synthesized.


Synthesizing Unit <MFPCMux>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/MFPCMux.vhd".
Unit <MFPCMux> synthesized.


Synthesizing Unit <ReadReg1Mux>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/ReadReg1Mux.vhd".
Unit <ReadReg1Mux> synthesized.


Synthesizing Unit <ReadReg2Mux>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/ReadReg2Mux.vhd".
Unit <ReadReg2Mux> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "D:/Junior/ComputerOrganization/CPU/jiyuan/cpu/cpu.vhd".
WARNING:Xst:646 - Signal <r7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x7-bit ROM for signal <digit1>.
    Found 16x7-bit ROM for signal <digit2>.
    Summary:
	inferred   2 ROM(s).
Unit <cpu> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 134
 1-bit register                                        : 101
 11-bit register                                       : 1
 16-bit register                                       : 23
 3-bit register                                        : 3
 4-bit register                                        : 6
# Latches                                              : 9
 1-bit latch                                           : 1
 16-bit latch                                          : 7
 21-bit latch                                          : 1
# Comparators                                          : 16
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 2
 16-bit comparator greater                             : 2
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 4
 4-bit comparator equal                                : 6
# Multiplexers                                         : 3
 16-bit 11-to-1 multiplexer                            : 1
 16-bit 3-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
# Tristates                                            : 17
 1-bit tristate buffer                                 : 16
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <u17/state/FSM> on signal <state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
INFO:Xst:2261 - The FF/Latch <tmpCommand_4> in Unit <u3> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpRz_2> <tmpImme_4> 
INFO:Xst:2261 - The FF/Latch <tmpRy_0> in Unit <u3> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpCommand_5> <tmpImme_5> 
INFO:Xst:2261 - The FF/Latch <tmpRy_1> in Unit <u3> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpCommand_6> <tmpImme_6> 
INFO:Xst:2261 - The FF/Latch <tmpRy_2> in Unit <u3> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpCommand_7> <tmpImme_7> 
INFO:Xst:2261 - The FF/Latch <tmpRx_0> in Unit <u3> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpCommand_8> <tmpImme_8> 
INFO:Xst:2261 - The FF/Latch <tmpRx_1> in Unit <u3> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpCommand_9> <tmpImme_9> 
INFO:Xst:2261 - The FF/Latch <tmpRx_2> in Unit <u3> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpCommand_10> <tmpImme_10> 
INFO:Xst:2261 - The FF/Latch <tmpCommand_0> in Unit <u3> is equivalent to the following FF/Latch, which will be removed : <tmpImme_0> 
INFO:Xst:2261 - The FF/Latch <tmpCommand_1> in Unit <u3> is equivalent to the following FF/Latch, which will be removed : <tmpImme_1> 
INFO:Xst:2261 - The FF/Latch <tmpCommand_2> in Unit <u3> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpRz_0> <tmpImme_2> 
INFO:Xst:2261 - The FF/Latch <tmpCommand_3> in Unit <u3> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpRz_1> <tmpImme_3> 
WARNING:Xst:1710 - FF/Latch <Reg2Out_3> (without init value) has a constant value of 0 in block <u8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <0>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <1>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <2>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <3>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <4>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <5>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <6>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <7>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <8>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <9>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <10>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <11>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <12>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <13>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <14>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <15>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 16x7-bit ROM                                          : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 513
 Flip-Flops                                            : 513
# Latches                                              : 9
 1-bit latch                                           : 1
 16-bit latch                                          : 7
 21-bit latch                                          : 1
# Comparators                                          : 16
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 2
 16-bit comparator greater                             : 2
 16-bit comparator less                                : 1
 16-bit comparator lessequal                           : 4
 4-bit comparator equal                                : 6
# Multiplexers                                         : 3
 16-bit 11-to-1 multiplexer                            : 1
 16-bit 3-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <tmpCommand_4> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpRz_2> <tmpImme_4> 
INFO:Xst:2261 - The FF/Latch <tmpRy_0> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpCommand_5> <tmpImme_5> 
INFO:Xst:2261 - The FF/Latch <tmpRy_1> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpCommand_6> <tmpImme_6> 
INFO:Xst:2261 - The FF/Latch <tmpRy_2> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpCommand_7> <tmpImme_7> 
INFO:Xst:2261 - The FF/Latch <tmpRx_0> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpCommand_8> <tmpImme_8> 
INFO:Xst:2261 - The FF/Latch <tmpRx_1> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpCommand_9> <tmpImme_9> 
INFO:Xst:2261 - The FF/Latch <tmpRx_2> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpCommand_10> <tmpImme_10> 
INFO:Xst:2261 - The FF/Latch <tmpCommand_0> in Unit <IfIdRegisters> is equivalent to the following FF/Latch, which will be removed : <tmpImme_0> 
INFO:Xst:2261 - The FF/Latch <tmpCommand_1> in Unit <IfIdRegisters> is equivalent to the following FF/Latch, which will be removed : <tmpImme_1> 
INFO:Xst:2261 - The FF/Latch <tmpCommand_2> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpRz_0> <tmpImme_2> 
INFO:Xst:2261 - The FF/Latch <tmpCommand_3> in Unit <IfIdRegisters> is equivalent to the following 2 FFs/Latches, which will be removed : <tmpRz_1> <tmpImme_3> 
INFO:Xst:2261 - The FF/Latch <4> in Unit <LPM_LATCH_1> is equivalent to the following FF/Latch, which will be removed : <2> 
WARNING:Xst:1710 - FF/Latch <Reg2Out_3> (without init value) has a constant value of 0 in block <IdExRegisters>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1294 - Latch <ReadData2_0> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_1> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_2> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_3> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_4> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_5> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_6> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_7> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_8> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_9> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_10> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_11> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_12> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_13> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_14> is equivalent to a wire in block <Registers>.
WARNING:Xst:1294 - Latch <ReadData2_15> is equivalent to a wire in block <Registers>.
INFO:Xst:2261 - The FF/Latch <immeOut_11> in Unit <ImmeExtendUnit> is equivalent to the following 4 FFs/Latches, which will be removed : <immeOut_12> <immeOut_13> <immeOut_14> <immeOut_15> 
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: ALUresult_shift0001<15>.

Optimizing unit <cpu> ...
WARNING:Xst:1294 - Latch <u9/AsrcOut_0> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_1> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_2> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_3> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_4> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_5> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_6> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_7> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_8> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_9> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_10> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_11> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_12> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_13> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_14> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_15> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_0> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_1> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_2> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_3> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_4> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_5> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_6> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_7> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_8> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_9> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_10> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_11> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_12> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_13> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_14> is equivalent to a wire in block <cpu>.
WARNING:Xst:1294 - Latch <u9/AsrcOut_15> is equivalent to a wire in block <cpu>.

Optimizing unit <PCRegister> ...

Optimizing unit <IfIdRegisters> ...

Optimizing unit <IdExRegisters> ...

Optimizing unit <ExMemRegisters> ...

Optimizing unit <Controller> ...

Optimizing unit <Registers> ...

Optimizing unit <ImmeExtendUnit> ...

Optimizing unit <BMux> ...

Optimizing unit <ALU> ...

Optimizing unit <MemWbRegisters> ...

Optimizing unit <PCMux> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <u8/memReadOut> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <u8/memToRegOut> 
INFO:Xst:2261 - The FF/Latch <u8/immeOut_15> in Unit <cpu> is equivalent to the following 4 FFs/Latches, which will be removed : <u8/immeOut_14> <u8/immeOut_13> <u8/immeOut_12> <u8/immeOut_11> 
INFO:Xst:2261 - The FF/Latch <u13/memReadOut> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <u13/memToRegOut> 
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 7.
Latch u10/BsrcOut_0 has been replicated 1 time(s)
Latch u10/BsrcOut_1 has been replicated 1 time(s)
Latch u10/BsrcOut_2 has been replicated 1 time(s)
Latch u10/BsrcOut_3 has been replicated 1 time(s)
FlipFlop u17/ram1_en has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 493
 Flip-Flops                                            : 493

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu.ngr
Top Level Output File Name         : cpu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 111

Cell Usage :
# BELS                             : 1425
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 18
#      LUT2                        : 152
#      LUT2_D                      : 1
#      LUT3                        : 348
#      LUT3_D                      : 2
#      LUT3_L                      : 16
#      LUT4                        : 537
#      LUT4_D                      : 7
#      LUT4_L                      : 14
#      MUXCY                       : 79
#      MUXF5                       : 149
#      MUXF6                       : 16
#      VCC                         : 1
#      XORCY                       : 63
# FlipFlops/Latches                : 594
#      FDC                         : 176
#      FDCE                        : 64
#      FDCE_1                      : 176
#      FDE                         : 49
#      FDP                         : 12
#      FDPE                        : 16
#      LD                          : 65
#      LD_1                        : 20
#      LDCPE_1                     : 16
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 111
#      IBUF                        : 5
#      IOBUF                       : 32
#      OBUF                        : 74
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      605  out of   8672     6%  
 Number of Slice Flip Flops:            576  out of  17344     3%  
 Number of 4 input LUTs:               1116  out of  17344     6%  
 Number of IOs:                         111
 Number of bonded IOBs:                 111  out of    250    44%  
    IOB Flip Flops:                      18
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------+-----------------------------+-------+
Clock Signal                                            | Clock buffer(FF name)       | Load  |
--------------------------------------------------------+-----------------------------+-------+
clkIn                                                   | IBUF+BUFG                   | 3     |
clk1(u18/clkout1:O)                                     | BUFG(*)(u17/state_FSM_FFd1) | 125   |
u18/clk11                                               | BUFG                        | 365   |
u5/controllerOut_not00011(u5/controllerOut_not0001254:O)| BUFG(*)(u5/controllerOut_20)| 20    |
u6/ReadData1_or0000(u6/ReadData1_or00001:O)             | NONE(*)(u6/ReadData1_15)    | 16    |
u7/sign_or0000(u7/sign_or00001:O)                       | NONE(*)(u7/immeOut_11)      | 13    |
N0                                                      | NONE(u10/BsrcOut_15)        | 20    |
u12/ALUresult_not0001(u12/ALUresult_not00011:O)         | NONE(*)(u12/ALUresult_15)   | 16    |
u8/jumpOut                                              | NONE(u16/PCOut_15)          | 16    |
--------------------------------------------------------+-----------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------+------------------------+-------+
Control Signal                                 | Buffer(FF name)        | Load  |
-----------------------------------------------+------------------------+-------+
rst_inv(u8/rst_inv1_INV_0:O)                   | NONE(u1/PCOut_0)       | 444   |
u16/PCOut_0__and0000(u16/PCOut_0__and00001:O)  | NONE(u16/PCOut_0)      | 1     |
u16/PCOut_0__and0001(u16/PCOut_0__and00011:O)  | NONE(u16/PCOut_0)      | 1     |
u16/PCOut_10__and0000(u16/PCOut_10__and00001:O)| NONE(u16/PCOut_10)     | 1     |
u16/PCOut_10__and0001(u16/PCOut_10__and00011:O)| NONE(u16/PCOut_10)     | 1     |
u16/PCOut_11__and0000(u16/PCOut_11__and00001:O)| NONE(u16/PCOut_11)     | 1     |
u16/PCOut_11__and0001(u16/PCOut_11__and00011:O)| NONE(u16/PCOut_11)     | 1     |
u16/PCOut_12__and0000(u16/PCOut_12__and00001:O)| NONE(u16/PCOut_12)     | 1     |
u16/PCOut_12__and0001(u16/PCOut_12__and00011:O)| NONE(u16/PCOut_12)     | 1     |
u16/PCOut_13__and0000(u16/PCOut_13__and00001:O)| NONE(u16/PCOut_13)     | 1     |
u16/PCOut_13__and0001(u16/PCOut_13__and00011:O)| NONE(u16/PCOut_13)     | 1     |
u16/PCOut_14__and0000(u16/PCOut_14__and00001:O)| NONE(u16/PCOut_14)     | 1     |
u16/PCOut_14__and0001(u16/PCOut_14__and00011:O)| NONE(u16/PCOut_14)     | 1     |
u16/PCOut_15__and0000(u16/PCOut_15__and00001:O)| NONE(u16/PCOut_15)     | 1     |
u16/PCOut_15__and0001(u16/PCOut_15__and00011:O)| NONE(u16/PCOut_15)     | 1     |
u16/PCOut_1__and0000(u16/PCOut_1__and00001:O)  | NONE(u16/PCOut_1)      | 1     |
u16/PCOut_1__and0001(u16/PCOut_1__and00011:O)  | NONE(u16/PCOut_1)      | 1     |
u16/PCOut_2__and0000(u16/PCOut_2__and00001:O)  | NONE(u16/PCOut_2)      | 1     |
u16/PCOut_2__and0001(u16/PCOut_2__and00011:O)  | NONE(u16/PCOut_2)      | 1     |
u16/PCOut_3__and0000(u16/PCOut_3__and00001:O)  | NONE(u16/PCOut_3)      | 1     |
u16/PCOut_3__and0001(u16/PCOut_3__and00011:O)  | NONE(u16/PCOut_3)      | 1     |
u16/PCOut_4__and0000(u16/PCOut_4__and00001:O)  | NONE(u16/PCOut_4)      | 1     |
u16/PCOut_4__and0001(u16/PCOut_4__and00011:O)  | NONE(u16/PCOut_4)      | 1     |
u16/PCOut_5__and0000(u16/PCOut_5__and00001:O)  | NONE(u16/PCOut_5)      | 1     |
u16/PCOut_5__and0001(u16/PCOut_5__and00011:O)  | NONE(u16/PCOut_5)      | 1     |
u16/PCOut_6__and0000(u16/PCOut_6__and00001:O)  | NONE(u16/PCOut_6)      | 1     |
u16/PCOut_6__and0001(u16/PCOut_6__and00011:O)  | NONE(u16/PCOut_6)      | 1     |
u16/PCOut_7__and0000(u16/PCOut_7__and00001:O)  | NONE(u16/PCOut_7)      | 1     |
u16/PCOut_7__and0001(u16/PCOut_7__and00011:O)  | NONE(u16/PCOut_7)      | 1     |
u16/PCOut_8__and0000(u16/PCOut_8__and00001:O)  | NONE(u16/PCOut_8)      | 1     |
u16/PCOut_8__and0001(u16/PCOut_8__and00011:O)  | NONE(u16/PCOut_8)      | 1     |
u16/PCOut_9__and0000(u16/PCOut_9__and00001:O)  | NONE(u16/PCOut_9)      | 1     |
u16/PCOut_9__and0001(u16/PCOut_9__and00011:O)  | NONE(u16/PCOut_9)      | 1     |
-----------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.383ns (Maximum Frequency: 80.753MHz)
   Minimum input arrival time before clock: 6.461ns
   Maximum output required time after clock: 5.982ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkIn'
  Clock period: 2.554ns (frequency: 391.543MHz)
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Delay:               2.554ns (Levels of Logic = 1)
  Source:            u18/count_0 (FF)
  Destination:       u18/count_0 (FF)
  Source Clock:      clkIn rising
  Destination Clock: clkIn rising

  Data Path: u18/count_0 to u18/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  u18/count_0 (u18/count_0)
     INV:I->O              1   0.704   0.420  u18/Mcount_count_xor<0>11_INV_0 (u18/Mcount_count)
     FDC:D                     0.308          u18/count_0
    ----------------------------------------
    Total                      2.554ns (1.603ns logic, 0.951ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 7.125ns (frequency: 140.351MHz)
  Total number of paths / destination ports: 428 / 124
-------------------------------------------------------------------------
Delay:               7.125ns (Levels of Logic = 5)
  Source:            u17/state_FSM_FFd2 (FF)
  Destination:       u17/dataOut_8 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: u17/state_FSM_FFd2 to u17/dataOut_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.591   1.277  u17/state_FSM_FFd2 (u17/state_FSM_FFd2)
     LUT2_D:I0->LO         1   0.704   0.275  u17/ram2_we_mux000061 (N652)
     LUT4:I0->O            1   0.704   0.424  u17/dataOut_0_mux00001_SW1 (N165)
     LUT4:I3->O            1   0.704   0.000  u17/dataOut_0_mux00001_G (N625)
     MUXF5:I1->O          16   0.321   1.113  u17/dataOut_0_mux00001 (N01)
     LUT4:I1->O            1   0.704   0.000  u17/dataOut_9_mux00001 (u17/dataOut_9_mux0000)
     FDC:D                     0.308          u17/dataOut_9
    ----------------------------------------
    Total                      7.125ns (4.036ns logic, 3.089ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u18/clk11'
  Clock period: 12.383ns (frequency: 80.753MHz)
  Total number of paths / destination ports: 87017 / 573
-------------------------------------------------------------------------
Delay:               12.383ns (Levels of Logic = 14)
  Source:            u8/Reg2Out_0 (FF)
  Destination:       u8/regWriteOut (FF)
  Source Clock:      u18/clk11 rising
  Destination Clock: u18/clk11 rising

  Data Path: u8/Reg2Out_0 to u8/regWriteOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  u8/Reg2Out_0 (u8/Reg2Out_0)
     LUT4:I0->O            1   0.704   0.424  ForwardB<0>4_SW0 (N173)
     LUT4_D:I3->O         18   0.704   1.103  ForwardB<0>4 (ForwardB<0>)
     LUT3_L:I2->LO         1   0.704   0.135  u10/Mmux_BsrcOut_mux00012439_SW0 (N494)
     LUT4:I2->O            1   0.704   0.000  u10/Mmux_BsrcOut_mux00012439 (u10/BsrcOut_mux0001<5>)
     LD_1:D->Q             5   0.452   0.668  u10/BsrcOut_5 (u10/BsrcOut_5)
     LUT4:I2->O            1   0.704   0.000  u12/Mcompar_ALUresult_cmp_eq0011_lut<2> (u12/Mcompar_ALUresult_cmp_eq0011_lut<2>)
     MUXCY:S->O            1   0.464   0.000  u12/Mcompar_ALUresult_cmp_eq0011_cy<2> (u12/Mcompar_ALUresult_cmp_eq0011_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  u12/Mcompar_ALUresult_cmp_eq0011_cy<3> (u12/Mcompar_ALUresult_cmp_eq0011_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  u12/Mcompar_ALUresult_cmp_eq0011_cy<4> (u12/Mcompar_ALUresult_cmp_eq0011_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  u12/Mcompar_ALUresult_cmp_eq0011_cy<5> (u12/Mcompar_ALUresult_cmp_eq0011_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  u12/Mcompar_ALUresult_cmp_eq0011_cy<6> (u12/Mcompar_ALUresult_cmp_eq0011_cy<6>)
     MUXCY:CI->O           5   0.459   0.637  u12/Mcompar_ALUresult_cmp_eq0011_cy<7> (u12/Mcompar_ALUresult_cmp_eq0011_cy<7>)
     LUT4_D:I3->O         80   0.704   1.356  u8/Reg1Out_or00001 (u8/Reg1Out_or0000)
     LUT2:I1->O            1   0.704   0.000  u8/regWriteOut_mux00011 (u8/regWriteOut_mux0001)
     FDC:D                     0.308          u8/regWriteOut
    ----------------------------------------
    Total                     12.383ns (7.438ns logic, 4.945ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u7/sign_or0000'
  Clock period: 3.906ns (frequency: 256.016MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               3.906ns (Levels of Logic = 2)
  Source:            u7/sign_mux0000 (LATCH)
  Destination:       u7/immeOut_10 (LATCH)
  Source Clock:      u7/sign_or0000 falling
  Destination Clock: u7/sign_or0000 falling

  Data Path: u7/sign_mux0000 to u7/immeOut_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.676   0.808  u7/sign_mux0000 (u7/sign_mux0000)
     LUT4:I0->O            3   0.704   0.706  u7/immeOut_mux0000<10>21 (u7/N2)
     LUT3:I0->O            1   0.704   0.000  u7/immeOut_mux0000<9>1 (u7/immeOut_mux0000<9>)
     LD:D                      0.308          u7/immeOut_9
    ----------------------------------------
    Total                      3.906ns (2.392ns logic, 1.514ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1'
  Total number of paths / destination ports: 127 / 82
-------------------------------------------------------------------------
Offset:              6.461ns (Levels of Logic = 6)
  Source:            dataReady (PAD)
  Destination:       u17/dataOut_0 (FF)
  Destination Clock: clk1 rising

  Data Path: dataReady to u17/dataOut_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.591  dataReady_IBUF (dataReady_IBUF)
     LUT4:I3->O            1   0.704   0.000  u17/dataOut_0_mux0000411 (u17/dataOut_0_mux000041)
     MUXF5:I1->O           9   0.321   0.995  u17/dataOut_0_mux000041_f5 (N15)
     LUT4:I0->O            1   0.704   0.000  u17/dataOut_0_mux000061 (u17/dataOut_0_mux000061)
     MUXF5:I1->O           1   0.321   0.595  u17/dataOut_0_mux00006_f5 (u17/dataOut_0_mux00006)
     LUT3:I0->O            1   0.704   0.000  u17/dataOut_0_mux000010 (u17/dataOut_0_mux0000)
     FDC:D                     0.308          u17/dataOut_0
    ----------------------------------------
    Total                      6.461ns (4.280ns logic, 2.181ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u5/controllerOut_not00011'
  Total number of paths / destination ports: 26 / 20
-------------------------------------------------------------------------
Offset:              4.757ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       u5/controllerOut_20 (LATCH)
  Destination Clock: u5/controllerOut_not00011 falling

  Data Path: rst to u5/controllerOut_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.218   1.341  rst_IBUF (rst_IBUF)
     LUT3:I1->O            2   0.704   0.482  u5/controllerOut_mux0013<20>2122 (u5/N8)
     LUT4:I2->O            1   0.704   0.000  u5/controllerOut_mux0013<20>1 (u5/controllerOut_mux0013<20>)
     LD:D                      0.308          u5/controllerOut_20
    ----------------------------------------
    Total                      4.757ns (2.934ns logic, 1.823ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 104 / 72
-------------------------------------------------------------------------
Offset:              4.897ns (Levels of Logic = 1)
  Source:            u17/Mtrien_ram2_data (FF)
  Destination:       ram2Data<15> (PAD)
  Source Clock:      clk1 rising

  Data Path: u17/Mtrien_ram2_data to ram2Data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.591   1.034  u17/Mtrien_ram2_data (u17/Mtrien_ram2_data)
     IOBUF:T->IO               3.272          ram2Data_15_IOBUF (ram2Data<15>)
    ----------------------------------------
    Total                      4.897ns (3.863ns logic, 1.034ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u18/clk11'
  Total number of paths / destination ports: 72 / 30
-------------------------------------------------------------------------
Offset:              5.982ns (Levels of Logic = 2)
  Source:            u1/PCOut_6 (FF)
  Destination:       digit1<6> (PAD)
  Source Clock:      u18/clk11 rising

  Data Path: u1/PCOut_6 to digit1<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             9   0.591   0.995  u1/PCOut_6 (u1/PCOut_6)
     LUT4:I0->O            1   0.704   0.420  Mrom_digit141 (digit1_4_OBUF)
     OBUF:I->O                 3.272          digit1_4_OBUF (digit1<4>)
    ----------------------------------------
    Total                      5.982ns (4.567ns logic, 1.415ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.10 secs
 
--> 

Total memory usage is 300872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   91 (   0 filtered)
Number of infos    :   45 (   0 filtered)

