Timing Analyzer report for quartus_compile
Wed Apr  5 16:38:36 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -2.882 (VIOLATED)
           28. Path #2: Setup slack is -2.882 (VIOLATED)
           29. Path #3: Setup slack is -2.878 (VIOLATED)
           30. Path #4: Setup slack is -2.871 (VIOLATED)
           31. Path #5: Setup slack is -2.871 (VIOLATED)
           32. Path #6: Setup slack is -2.867 (VIOLATED)
           33. Path #7: Setup slack is -2.862 (VIOLATED)
           34. Path #8: Setup slack is -2.862 (VIOLATED)
           35. Path #9: Setup slack is -2.860 (VIOLATED)
           36. Path #10: Setup slack is -2.860 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.022 
           40. Path #2: Hold slack is 0.022 
           41. Path #3: Hold slack is 0.023 
           42. Path #4: Hold slack is 0.023 
           43. Path #5: Hold slack is 0.023 
           44. Path #6: Hold slack is 0.023 
           45. Path #7: Hold slack is 0.024 
           46. Path #8: Hold slack is 0.024 
           47. Path #9: Hold slack is 0.025 
           48. Path #10: Hold slack is 0.025 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -0.399 (VIOLATED)
           52. Path #2: Recovery slack is -0.388 (VIOLATED)
           53. Path #3: Recovery slack is -0.382 (VIOLATED)
           54. Path #4: Recovery slack is -0.372 (VIOLATED)
           55. Path #5: Recovery slack is -0.360 (VIOLATED)
           56. Path #6: Recovery slack is -0.344 (VIOLATED)
           57. Path #7: Recovery slack is -0.343 (VIOLATED)
           58. Path #8: Recovery slack is -0.343 (VIOLATED)
           59. Path #9: Recovery slack is -0.343 (VIOLATED)
           60. Path #10: Recovery slack is -0.343 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.065 
           64. Path #2: Removal slack is 0.073 
           65. Path #3: Removal slack is 0.075 
           66. Path #4: Removal slack is 0.079 
           67. Path #5: Removal slack is 0.080 
           68. Path #6: Removal slack is 0.081 
           69. Path #7: Removal slack is 0.083 
           70. Path #8: Removal slack is 0.086 
           71. Path #9: Removal slack is 0.087 
           72. Path #10: Removal slack is 0.090 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Apr  5 16:38:35 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/bicg/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                         ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Fail           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Fail           ;
;   Removal Summary                                    ; Pass           ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Fail           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
+------------------------------------------------------+----------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+-----------------------------------------------------------------------------------+
; Fmax Summary                                                                      ;
+-----------+-----------------+------------+------+---------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+-----------+-----------------+------------+------+---------------------------------+
; 257.6 MHz ; 257.6 MHz       ; clock      ;      ; Slow 900mV -40C Model           ;
+-----------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -2.882 ; -4453.927     ; 5086               ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.022 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.399 ; -152.485      ; 1316               ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.065 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.890 ; -442.114      ; 883                ; Min Period ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 77
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 13, or 16.9%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 77
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 6, or 7.8%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 77
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 1.3%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.00712 years or 2.24e+05 seconds.
Typical MTBF of Design is 6.85e+06 years or 2.16e+14 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 77
Number of Synchronizer Chains Found With Unsafe MTBF: 73
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.582 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 20659    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -2.882           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 19951    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.022            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 2709     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.399           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 2709     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.065            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.882 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -2.882 ; bicg_start_reg[0]                                                                                                                                                                                                                                                                          ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.034     ; 3.865      ; Slow 900mV -40C Model           ;
; -2.882 ; bicg_start_reg[0]                                                                                                                                                                                                                                                                          ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.034     ; 3.865      ; Slow 900mV -40C Model           ;
; -2.878 ; bicg_start_reg[0]                                                                                                                                                                                                                                                                          ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.034     ; 3.861      ; Slow 900mV -40C Model           ;
; -2.871 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.033     ; 3.855      ; Slow 900mV -40C Model           ;
; -2.871 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.033     ; 3.855      ; Slow 900mV -40C Model           ;
; -2.867 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.033     ; 3.851      ; Slow 900mV -40C Model           ;
; -2.862 ; bicg_start_reg[0]                                                                                                                                                                                                                                                                          ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ; clock        ; clock       ; 1.000        ; -0.034     ; 3.845      ; Slow 900mV -40C Model           ;
; -2.862 ; bicg_start_reg[0]                                                                                                                                                                                                                                                                          ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ; clock        ; clock       ; 1.000        ; -0.034     ; 3.845      ; Slow 900mV -40C Model           ;
; -2.860 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.033     ; 3.844      ; Slow 900mV -40C Model           ;
; -2.860 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ; clock        ; clock       ; 1.000        ; -0.033     ; 3.844      ; Slow 900mV -40C Model           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -2.882 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_start_reg[0]                                                                                                                                                                                                                                                                                           ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 7.975                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.093                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.882 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.865  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.640       ; 89         ; 0.511 ; 3.129 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.205       ; 31         ; 0.000 ; 0.412 ;
;    Cell                ;        ; 29    ; 2.451       ; 63         ; 0.000 ; 0.528 ;
;    uTco                ;        ; 1     ; 0.209       ; 5          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 89         ; 0.000 ; 2.928 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 4.110   ; 4.110   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                         ;
;   4.110 ;   3.129 ; RR ; IC     ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                        ;
;   4.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; 7.975   ; 3.865   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.319 ;   0.209 ; FF ; uTco   ; 1      ; FF_X99_Y127_N23       ;            ; bicg_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                          ;
;   4.434 ;   0.115 ; FF ; CELL   ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]~la_lab/laboutt[15]                                                                                                                                                                                                                                                                                                                                         ;
;   4.434 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port         ;            ; bicg_inst|start|input                                                                                                                                                                                                                                                                                                                                                        ;
;   4.434 ;   0.000 ; FF ; CELL   ; 72     ; Boundary Port         ;            ; bicg_inst|start                                                                                                                                                                                                                                                                                                                                                              ;
;   4.846 ;   0.412 ; FF ; IC     ; 1      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4|datae                                                                                                                 ;
;   5.017 ;   0.171 ; FR ; CELL   ; 1      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4|combout                                                                                                               ;
;   5.021 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4~la_lab/laboutt[11]                                                                                                    ;
;   5.167 ;   0.146 ; RR ; IC     ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1|dataf              ;
;   5.208 ;   0.041 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1|combout            ;
;   5.212 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1~la_lab/laboutt[19] ;
;   5.357 ;   0.145 ; RR ; IC     ; 3      ; LABCELL_X97_Y128_N39  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~13|datad                                                                                                                     ;
;   5.854 ;   0.497 ; RF ; CELL   ; 1      ; LABCELL_X97_Y128_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~37|cout                                                                                                                      ;
;   5.869 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X97_Y127_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~41|cin                                                                                                                       ;
;   6.022 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X97_Y127_N30  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~81|cin                                                                                                                       ;
;   6.048 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N33  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~85|cout                                                                                                                      ;
;   6.048 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N36  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~89|cin                                                                                                                       ;
;   6.080 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y127_N39  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~93|cout                                                                                                                      ;
;   6.080 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y127_N42  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~97|cin                                                                                                                       ;
;   6.103 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N45  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~101|cout                                                                                                                     ;
;   6.103 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N48  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~105|cin                                                                                                                      ;
;   6.336 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N51  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~109|sumout                                                                                                                   ;
;   6.340 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N51  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~109~la_lab/laboutb[14]                                                                                                       ;
;   6.588 ;   0.248 ; FF ; IC     ; 3      ; LABCELL_X95_Y127_N54  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~109|dataf                                                                                                                    ;
;   7.116 ;   0.528 ; FR ; CELL   ; 1      ; LABCELL_X95_Y127_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~113|cout                                                                                                                     ;
;   7.131 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X95_Y126_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~117|cin                                                                                                                      ;
;   7.332 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X95_Y126_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~193|cout                                                                                                                     ;
;   7.347 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X95_Y125_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~197|cin                                                                                                                      ;
;   7.456 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~201|cout                                                                                                                     ;
;   7.456 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~205|cin                                                                                                                      ;
;   7.486 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~209|cout                                                                                                                     ;
;   7.486 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~213|cin                                                                                                                      ;
;   7.513 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~217|cout                                                                                                                     ;
;   7.513 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~221|cin                                                                                                                      ;
;   7.544 ;   0.031 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~225|cout                                                                                                                     ;
;   7.544 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~229|cin                                                                                                                      ;
;   7.762 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233|sumout                                                                                                                   ;
;   7.766 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233~la_lab/laboutt[18]                                                                                                       ;
;   7.975 ;   0.209 ; RR ; IC     ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                        ;
;   7.975 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.076   ; 4.076   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.691 ;   2.928 ; RR ; IC   ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.691 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.076 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.093   ; 0.017   ;    ; uTsu ; 0      ; MLABCELL_X96_Y125_N51 ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -2.882 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_start_reg[0]                                                                                                                                                                                                                                                                                           ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 7.975                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.093                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.882 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.865  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.640       ; 89         ; 0.511 ; 3.129 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.216       ; 31         ; 0.000 ; 0.412 ;
;    Cell                ;        ; 30    ; 2.440       ; 63         ; 0.000 ; 0.563 ;
;    uTco                ;        ; 1     ; 0.209       ; 5          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 89         ; 0.000 ; 2.928 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 4.110   ; 4.110   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                         ;
;   4.110 ;   3.129 ; RR ; IC     ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                        ;
;   4.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; 7.975   ; 3.865   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.319 ;   0.209 ; FF ; uTco   ; 1      ; FF_X99_Y127_N23       ;            ; bicg_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                          ;
;   4.434 ;   0.115 ; FF ; CELL   ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]~la_lab/laboutt[15]                                                                                                                                                                                                                                                                                                                                         ;
;   4.434 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port         ;            ; bicg_inst|start|input                                                                                                                                                                                                                                                                                                                                                        ;
;   4.434 ;   0.000 ; FF ; CELL   ; 72     ; Boundary Port         ;            ; bicg_inst|start                                                                                                                                                                                                                                                                                                                                                              ;
;   4.846 ;   0.412 ; FF ; IC     ; 1      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4|datae                                                                                                                 ;
;   5.017 ;   0.171 ; FR ; CELL   ; 1      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4|combout                                                                                                               ;
;   5.021 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4~la_lab/laboutt[11]                                                                                                    ;
;   5.167 ;   0.146 ; RR ; IC     ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1|dataf              ;
;   5.208 ;   0.041 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1|combout            ;
;   5.212 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1~la_lab/laboutt[19] ;
;   5.357 ;   0.145 ; RR ; IC     ; 3      ; LABCELL_X97_Y128_N39  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~13|datad                                                                                                                     ;
;   5.854 ;   0.497 ; RF ; CELL   ; 1      ; LABCELL_X97_Y128_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~37|cout                                                                                                                      ;
;   5.869 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X97_Y127_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~41|cin                                                                                                                       ;
;   5.987 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~45|cout                                                                                                                      ;
;   5.987 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~49|cin                                                                                                                       ;
;   6.019 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y127_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~53|cout                                                                                                                      ;
;   6.019 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y127_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~57|cin                                                                                                                       ;
;   6.042 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~61|cout                                                                                                                      ;
;   6.042 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~65|cin                                                                                                                       ;
;   6.074 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y127_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~69|cout                                                                                                                      ;
;   6.074 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y127_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~73|cin                                                                                                                       ;
;   6.290 ;   0.216 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~77|sumout                                                                                                                    ;
;   6.294 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~77~la_lab/laboutt[18]                                                                                                        ;
;   6.553 ;   0.259 ; FF ; IC     ; 4      ; LABCELL_X95_Y127_N30  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~77|datad                                                                                                                     ;
;   7.116 ;   0.563 ; FR ; CELL   ; 1      ; LABCELL_X95_Y127_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~113|cout                                                                                                                     ;
;   7.131 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X95_Y126_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~117|cin                                                                                                                      ;
;   7.332 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X95_Y126_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~193|cout                                                                                                                     ;
;   7.347 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X95_Y125_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~197|cin                                                                                                                      ;
;   7.456 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~201|cout                                                                                                                     ;
;   7.456 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~205|cin                                                                                                                      ;
;   7.486 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~209|cout                                                                                                                     ;
;   7.486 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~213|cin                                                                                                                      ;
;   7.513 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~217|cout                                                                                                                     ;
;   7.513 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~221|cin                                                                                                                      ;
;   7.544 ;   0.031 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~225|cout                                                                                                                     ;
;   7.544 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~229|cin                                                                                                                      ;
;   7.762 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233|sumout                                                                                                                   ;
;   7.766 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233~la_lab/laboutt[18]                                                                                                       ;
;   7.975 ;   0.209 ; RR ; IC     ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                        ;
;   7.975 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.076   ; 4.076   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.691 ;   2.928 ; RR ; IC   ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.691 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.076 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.093   ; 0.017   ;    ; uTsu ; 0      ; MLABCELL_X96_Y125_N51 ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -2.878 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_start_reg[0]                                                                                                                                                                                                                                                                                           ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 7.971                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.093                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.878 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.861  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.640       ; 89         ; 0.511 ; 3.129 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.217       ; 32         ; 0.000 ; 0.412 ;
;    Cell                ;        ; 30    ; 2.435       ; 63         ; 0.000 ; 0.563 ;
;    uTco                ;        ; 1     ; 0.209       ; 5          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 89         ; 0.000 ; 2.928 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 4.110   ; 4.110   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                         ;
;   4.110 ;   3.129 ; RR ; IC     ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                        ;
;   4.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; 7.971   ; 3.861   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.319 ;   0.209 ; FF ; uTco   ; 1      ; FF_X99_Y127_N23       ;            ; bicg_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                          ;
;   4.434 ;   0.115 ; FF ; CELL   ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]~la_lab/laboutt[15]                                                                                                                                                                                                                                                                                                                                         ;
;   4.434 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port         ;            ; bicg_inst|start|input                                                                                                                                                                                                                                                                                                                                                        ;
;   4.434 ;   0.000 ; FF ; CELL   ; 72     ; Boundary Port         ;            ; bicg_inst|start                                                                                                                                                                                                                                                                                                                                                              ;
;   4.846 ;   0.412 ; FF ; IC     ; 1      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4|datae                                                                                                                 ;
;   5.017 ;   0.171 ; FR ; CELL   ; 1      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4|combout                                                                                                               ;
;   5.021 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4~la_lab/laboutt[11]                                                                                                    ;
;   5.167 ;   0.146 ; RR ; IC     ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1|dataf              ;
;   5.208 ;   0.041 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1|combout            ;
;   5.212 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1~la_lab/laboutt[19] ;
;   5.357 ;   0.145 ; RR ; IC     ; 3      ; LABCELL_X97_Y128_N39  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~13|datad                                                                                                                     ;
;   5.854 ;   0.497 ; RF ; CELL   ; 1      ; LABCELL_X97_Y128_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~37|cout                                                                                                                      ;
;   5.869 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X97_Y127_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~41|cin                                                                                                                       ;
;   6.065 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~117|cout                                                                                                                     ;
;   6.080 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X97_Y126_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~121|cin                                                                                                                      ;
;   6.198 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X97_Y126_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~125|cout                                                                                                                     ;
;   6.198 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y126_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~129|cin                                                                                                                      ;
;   6.230 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y126_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~133|cout                                                                                                                     ;
;   6.230 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y126_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~137|cin                                                                                                                      ;
;   6.253 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X97_Y126_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~141|cout                                                                                                                     ;
;   6.253 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y126_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~145|cin                                                                                                                      ;
;   6.285 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y126_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~149|cout                                                                                                                     ;
;   6.285 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y126_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~153|cin                                                                                                                      ;
;   6.501 ;   0.216 ; RF ; CELL   ; 1      ; LABCELL_X97_Y126_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~157|sumout                                                                                                                   ;
;   6.505 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y126_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~157~la_lab/laboutt[18]                                                                                                       ;
;   6.765 ;   0.260 ; FF ; IC     ; 4      ; LABCELL_X95_Y126_N30  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~157|datad                                                                                                                    ;
;   7.328 ;   0.563 ; FR ; CELL   ; 1      ; LABCELL_X95_Y126_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~193|cout                                                                                                                     ;
;   7.343 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X95_Y125_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~197|cin                                                                                                                      ;
;   7.452 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~201|cout                                                                                                                     ;
;   7.452 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~205|cin                                                                                                                      ;
;   7.482 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~209|cout                                                                                                                     ;
;   7.482 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~213|cin                                                                                                                      ;
;   7.509 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~217|cout                                                                                                                     ;
;   7.509 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~221|cin                                                                                                                      ;
;   7.540 ;   0.031 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~225|cout                                                                                                                     ;
;   7.540 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~229|cin                                                                                                                      ;
;   7.758 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233|sumout                                                                                                                   ;
;   7.762 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233~la_lab/laboutt[18]                                                                                                       ;
;   7.971 ;   0.209 ; RR ; IC     ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                        ;
;   7.971 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.076   ; 4.076   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.691 ;   2.928 ; RR ; IC   ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.691 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.076 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.093   ; 0.017   ;    ; uTsu ; 0      ; MLABCELL_X96_Y125_N51 ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -2.871 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]                  ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 7.964                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.093                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.871 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.855  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.639       ; 89         ; 0.000 ; 3.128 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.154       ; 30         ; 0.015 ; 0.362 ;
;    Cell                ;        ; 28    ; 2.490       ; 65         ; 0.000 ; 0.537 ;
;    uTco                ;        ; 1     ; 0.211       ; 5          ; 0.211 ; 0.211 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 89         ; 0.000 ; 2.928 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 4.109   ; 4.109   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                                                                             ;
;   4.109 ;   3.128 ; RR ; IC     ; 1      ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]|clk                                                                              ;
;   4.109 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]                                                                                  ;
; 7.964   ; 3.855   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.320 ;   0.211 ; RR ; uTco   ; 1      ; FF_X98_Y127_N8        ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]|q                                                                                ;
;   4.452 ;   0.132 ; RR ; CELL   ; 37     ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]~la_mlab/laboutt[5]                                                               ;
;   4.814 ;   0.362 ; RR ; IC     ; 1      ; LABCELL_X97_Y128_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~2|datac                                                                                                                ;
;   4.967 ;   0.153 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~2|combout                                                                                                              ;
;   4.971 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X97_Y128_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~2~la_lab/laboutt[0]                                                                                                    ;
;   5.112 ;   0.141 ; RR ; IC     ; 1      ; LABCELL_X97_Y128_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~0|dataf             ;
;   5.153 ;   0.041 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~0|combout           ;
;   5.157 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~0~la_lab/laboutt[5] ;
;   5.306 ;   0.149 ; RR ; IC     ; 3      ; LABCELL_X97_Y128_N33  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~5|datad                                                                                                                     ;
;   5.843 ;   0.537 ; RF ; CELL   ; 1      ; LABCELL_X97_Y128_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~37|cout                                                                                                                     ;
;   5.858 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X97_Y127_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~41|cin                                                                                                                      ;
;   6.011 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X97_Y127_N30  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~81|cin                                                                                                                      ;
;   6.037 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N33  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~85|cout                                                                                                                     ;
;   6.037 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N36  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~89|cin                                                                                                                      ;
;   6.069 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y127_N39  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~93|cout                                                                                                                     ;
;   6.069 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y127_N42  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~97|cin                                                                                                                      ;
;   6.092 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N45  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~101|cout                                                                                                                    ;
;   6.092 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N48  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~105|cin                                                                                                                     ;
;   6.325 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N51  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~109|sumout                                                                                                                  ;
;   6.329 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N51  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~109~la_lab/laboutb[14]                                                                                                      ;
;   6.577 ;   0.248 ; FF ; IC     ; 3      ; LABCELL_X95_Y127_N54  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~109|dataf                                                                                                                   ;
;   7.105 ;   0.528 ; FR ; CELL   ; 1      ; LABCELL_X95_Y127_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~113|cout                                                                                                                    ;
;   7.120 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X95_Y126_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~117|cin                                                                                                                     ;
;   7.321 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X95_Y126_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~193|cout                                                                                                                    ;
;   7.336 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X95_Y125_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~197|cin                                                                                                                     ;
;   7.445 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~201|cout                                                                                                                    ;
;   7.445 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~205|cin                                                                                                                     ;
;   7.475 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~209|cout                                                                                                                    ;
;   7.475 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~213|cin                                                                                                                     ;
;   7.502 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~217|cout                                                                                                                    ;
;   7.502 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~221|cin                                                                                                                     ;
;   7.533 ;   0.031 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~225|cout                                                                                                                    ;
;   7.533 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~229|cin                                                                                                                     ;
;   7.751 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233|sumout                                                                                                                  ;
;   7.755 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233~la_lab/laboutt[18]                                                                                                      ;
;   7.964 ;   0.209 ; RR ; IC     ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                       ;
;   7.964 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.076   ; 4.076   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.691 ;   2.928 ; RR ; IC   ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.691 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.076 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.093   ; 0.017   ;    ; uTsu ; 0      ; MLABCELL_X96_Y125_N51 ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -2.871 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]                  ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 7.964                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.093                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.871 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.855  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.639       ; 89         ; 0.000 ; 3.128 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.165       ; 30         ; 0.015 ; 0.362 ;
;    Cell                ;        ; 29    ; 2.479       ; 64         ; 0.000 ; 0.563 ;
;    uTco                ;        ; 1     ; 0.211       ; 5          ; 0.211 ; 0.211 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 89         ; 0.000 ; 2.928 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 4.109   ; 4.109   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                                                                             ;
;   4.109 ;   3.128 ; RR ; IC     ; 1      ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]|clk                                                                              ;
;   4.109 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]                                                                                  ;
; 7.964   ; 3.855   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.320 ;   0.211 ; RR ; uTco   ; 1      ; FF_X98_Y127_N8        ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]|q                                                                                ;
;   4.452 ;   0.132 ; RR ; CELL   ; 37     ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]~la_mlab/laboutt[5]                                                               ;
;   4.814 ;   0.362 ; RR ; IC     ; 1      ; LABCELL_X97_Y128_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~2|datac                                                                                                                ;
;   4.967 ;   0.153 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~2|combout                                                                                                              ;
;   4.971 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X97_Y128_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~2~la_lab/laboutt[0]                                                                                                    ;
;   5.112 ;   0.141 ; RR ; IC     ; 1      ; LABCELL_X97_Y128_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~0|dataf             ;
;   5.153 ;   0.041 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~0|combout           ;
;   5.157 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~0~la_lab/laboutt[5] ;
;   5.306 ;   0.149 ; RR ; IC     ; 3      ; LABCELL_X97_Y128_N33  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~5|datad                                                                                                                     ;
;   5.843 ;   0.537 ; RF ; CELL   ; 1      ; LABCELL_X97_Y128_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~37|cout                                                                                                                     ;
;   5.858 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X97_Y127_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~41|cin                                                                                                                      ;
;   5.976 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~45|cout                                                                                                                     ;
;   5.976 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~49|cin                                                                                                                      ;
;   6.008 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y127_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~53|cout                                                                                                                     ;
;   6.008 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y127_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~57|cin                                                                                                                      ;
;   6.031 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~61|cout                                                                                                                     ;
;   6.031 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~65|cin                                                                                                                      ;
;   6.063 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y127_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~69|cout                                                                                                                     ;
;   6.063 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y127_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~73|cin                                                                                                                      ;
;   6.279 ;   0.216 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~77|sumout                                                                                                                   ;
;   6.283 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~77~la_lab/laboutt[18]                                                                                                       ;
;   6.542 ;   0.259 ; FF ; IC     ; 4      ; LABCELL_X95_Y127_N30  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~77|datad                                                                                                                    ;
;   7.105 ;   0.563 ; FR ; CELL   ; 1      ; LABCELL_X95_Y127_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~113|cout                                                                                                                    ;
;   7.120 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X95_Y126_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~117|cin                                                                                                                     ;
;   7.321 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X95_Y126_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~193|cout                                                                                                                    ;
;   7.336 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X95_Y125_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~197|cin                                                                                                                     ;
;   7.445 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~201|cout                                                                                                                    ;
;   7.445 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~205|cin                                                                                                                     ;
;   7.475 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~209|cout                                                                                                                    ;
;   7.475 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~213|cin                                                                                                                     ;
;   7.502 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~217|cout                                                                                                                    ;
;   7.502 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~221|cin                                                                                                                     ;
;   7.533 ;   0.031 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~225|cout                                                                                                                    ;
;   7.533 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~229|cin                                                                                                                     ;
;   7.751 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233|sumout                                                                                                                  ;
;   7.755 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233~la_lab/laboutt[18]                                                                                                      ;
;   7.964 ;   0.209 ; RR ; IC     ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                       ;
;   7.964 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.076   ; 4.076   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.691 ;   2.928 ; RR ; IC   ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.691 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.076 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.093   ; 0.017   ;    ; uTsu ; 0      ; MLABCELL_X96_Y125_N51 ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -2.867 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]                  ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 7.960                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.093                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.867 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.851  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.639       ; 89         ; 0.000 ; 3.128 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.166       ; 30         ; 0.015 ; 0.362 ;
;    Cell                ;        ; 29    ; 2.474       ; 64         ; 0.000 ; 0.563 ;
;    uTco                ;        ; 1     ; 0.211       ; 5          ; 0.211 ; 0.211 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 89         ; 0.000 ; 2.928 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 4.109   ; 4.109   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                         ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                        ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                                                                             ;
;   4.109 ;   3.128 ; RR ; IC     ; 1      ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]|clk                                                                              ;
;   4.109 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]                                                                                  ;
; 7.960   ; 3.851   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.320 ;   0.211 ; RR ; uTco   ; 1      ; FF_X98_Y127_N8        ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]|q                                                                                ;
;   4.452 ;   0.132 ; RR ; CELL   ; 37     ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]~la_mlab/laboutt[5]                                                               ;
;   4.814 ;   0.362 ; RR ; IC     ; 1      ; LABCELL_X97_Y128_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~2|datac                                                                                                                ;
;   4.967 ;   0.153 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~2|combout                                                                                                              ;
;   4.971 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X97_Y128_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~2~la_lab/laboutt[0]                                                                                                    ;
;   5.112 ;   0.141 ; RR ; IC     ; 1      ; LABCELL_X97_Y128_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~0|dataf             ;
;   5.153 ;   0.041 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~0|combout           ;
;   5.157 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~0~la_lab/laboutt[5] ;
;   5.306 ;   0.149 ; RR ; IC     ; 3      ; LABCELL_X97_Y128_N33  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~5|datad                                                                                                                     ;
;   5.843 ;   0.537 ; RF ; CELL   ; 1      ; LABCELL_X97_Y128_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~37|cout                                                                                                                     ;
;   5.858 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X97_Y127_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~41|cin                                                                                                                      ;
;   6.054 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~117|cout                                                                                                                    ;
;   6.069 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X97_Y126_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~121|cin                                                                                                                     ;
;   6.187 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X97_Y126_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~125|cout                                                                                                                    ;
;   6.187 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y126_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~129|cin                                                                                                                     ;
;   6.219 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y126_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~133|cout                                                                                                                    ;
;   6.219 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y126_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~137|cin                                                                                                                     ;
;   6.242 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X97_Y126_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~141|cout                                                                                                                    ;
;   6.242 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y126_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~145|cin                                                                                                                     ;
;   6.274 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y126_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~149|cout                                                                                                                    ;
;   6.274 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y126_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~153|cin                                                                                                                     ;
;   6.490 ;   0.216 ; RF ; CELL   ; 1      ; LABCELL_X97_Y126_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~157|sumout                                                                                                                  ;
;   6.494 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y126_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~157~la_lab/laboutt[18]                                                                                                      ;
;   6.754 ;   0.260 ; FF ; IC     ; 4      ; LABCELL_X95_Y126_N30  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~157|datad                                                                                                                   ;
;   7.317 ;   0.563 ; FR ; CELL   ; 1      ; LABCELL_X95_Y126_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~193|cout                                                                                                                    ;
;   7.332 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X95_Y125_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~197|cin                                                                                                                     ;
;   7.441 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~201|cout                                                                                                                    ;
;   7.441 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~205|cin                                                                                                                     ;
;   7.471 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~209|cout                                                                                                                    ;
;   7.471 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~213|cin                                                                                                                     ;
;   7.498 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~217|cout                                                                                                                    ;
;   7.498 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~221|cin                                                                                                                     ;
;   7.529 ;   0.031 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~225|cout                                                                                                                    ;
;   7.529 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~229|cin                                                                                                                     ;
;   7.747 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233|sumout                                                                                                                  ;
;   7.751 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233~la_lab/laboutt[18]                                                                                                      ;
;   7.960 ;   0.209 ; RR ; IC     ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0]                                                       ;
;   7.960 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.076   ; 4.076   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.691 ;   2.928 ; RR ; IC   ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.691 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.076 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.093   ; 0.017   ;    ; uTsu ; 0      ; MLABCELL_X96_Y125_N51 ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -2.862 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_start_reg[0]                                                                                                                                                                                                                                                                                           ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 7.955                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.093                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.862 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.845  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.640       ; 89         ; 0.511 ; 3.129 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.208       ; 31         ; 0.000 ; 0.412 ;
;    Cell                ;        ; 27    ; 2.428       ; 63         ; 0.000 ; 0.528 ;
;    uTco                ;        ; 1     ; 0.209       ; 5          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 89         ; 0.000 ; 2.928 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 4.110   ; 4.110   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                         ;
;   4.110 ;   3.129 ; RR ; IC     ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                        ;
;   4.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; 7.955   ; 3.845   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.319 ;   0.209 ; FF ; uTco   ; 1      ; FF_X99_Y127_N23       ;            ; bicg_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                          ;
;   4.434 ;   0.115 ; FF ; CELL   ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]~la_lab/laboutt[15]                                                                                                                                                                                                                                                                                                                                         ;
;   4.434 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port         ;            ; bicg_inst|start|input                                                                                                                                                                                                                                                                                                                                                        ;
;   4.434 ;   0.000 ; FF ; CELL   ; 72     ; Boundary Port         ;            ; bicg_inst|start                                                                                                                                                                                                                                                                                                                                                              ;
;   4.846 ;   0.412 ; FF ; IC     ; 1      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4|datae                                                                                                                 ;
;   5.017 ;   0.171 ; FR ; CELL   ; 1      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4|combout                                                                                                               ;
;   5.021 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4~la_lab/laboutt[11]                                                                                                    ;
;   5.167 ;   0.146 ; RR ; IC     ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1|dataf              ;
;   5.208 ;   0.041 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1|combout            ;
;   5.212 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1~la_lab/laboutt[19] ;
;   5.357 ;   0.145 ; RR ; IC     ; 3      ; LABCELL_X97_Y128_N39  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~13|datad                                                                                                                     ;
;   5.854 ;   0.497 ; RF ; CELL   ; 1      ; LABCELL_X97_Y128_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~37|cout                                                                                                                      ;
;   5.869 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X97_Y127_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~41|cin                                                                                                                       ;
;   6.022 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X97_Y127_N30  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~81|cin                                                                                                                       ;
;   6.048 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N33  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~85|cout                                                                                                                      ;
;   6.048 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N36  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~89|cin                                                                                                                       ;
;   6.080 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y127_N39  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~93|cout                                                                                                                      ;
;   6.080 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y127_N42  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~97|cin                                                                                                                       ;
;   6.103 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N45  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~101|cout                                                                                                                     ;
;   6.103 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N48  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~105|cin                                                                                                                      ;
;   6.336 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N51  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~109|sumout                                                                                                                   ;
;   6.340 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N51  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~109~la_lab/laboutb[14]                                                                                                       ;
;   6.588 ;   0.248 ; FF ; IC     ; 3      ; LABCELL_X95_Y127_N54  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~109|dataf                                                                                                                    ;
;   7.116 ;   0.528 ; FR ; CELL   ; 1      ; LABCELL_X95_Y127_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~113|cout                                                                                                                     ;
;   7.131 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X95_Y126_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~117|cin                                                                                                                      ;
;   7.332 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X95_Y126_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~193|cout                                                                                                                     ;
;   7.347 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X95_Y125_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~197|cin                                                                                                                      ;
;   7.456 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~201|cout                                                                                                                     ;
;   7.456 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~205|cin                                                                                                                      ;
;   7.486 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~209|cout                                                                                                                     ;
;   7.486 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~213|cin                                                                                                                      ;
;   7.513 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~217|cout                                                                                                                     ;
;   7.513 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~221|cin                                                                                                                      ;
;   7.739 ;   0.226 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~225|sumout                                                                                                                   ;
;   7.743 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~225~la_lab/laboutt[14]                                                                                                       ;
;   7.955 ;   0.212 ; RR ; IC     ; 1      ; MLABCELL_X96_Y125_N39 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|portadatain[0]                                                        ;
;   7.955 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X96_Y125_N39 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.076   ; 4.076   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.691 ;   2.928 ; RR ; IC   ; 1      ; MLABCELL_X96_Y125_N39 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|clk0 ;
;   4.691 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X96_Y125_N39 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
;   5.076 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.093   ; 0.017   ;    ; uTsu ; 0      ; MLABCELL_X96_Y125_N39 ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -2.862 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_start_reg[0]                                                                                                                                                                                                                                                                                           ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 7.955                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.093                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.862 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.845  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.640       ; 89         ; 0.511 ; 3.129 ;
;    Cell                ;        ; 2     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 1.219       ; 32         ; 0.000 ; 0.412 ;
;    Cell                ;        ; 28    ; 2.417       ; 63         ; 0.000 ; 0.563 ;
;    uTco                ;        ; 1     ; 0.209       ; 5          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 89         ; 0.000 ; 2.928 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 4.110   ; 4.110   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                         ;
;   4.110 ;   3.129 ; RR ; IC     ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]|clk                                                                                                                                                                                                                                                                                                                                                        ;
;   4.110 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]                                                                                                                                                                                                                                                                                                                                                            ;
; 7.955   ; 3.845   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.319 ;   0.209 ; FF ; uTco   ; 1      ; FF_X99_Y127_N23       ;            ; bicg_start_reg[0]|q                                                                                                                                                                                                                                                                                                                                                          ;
;   4.434 ;   0.115 ; FF ; CELL   ; 1      ; FF_X99_Y127_N23       ; High Speed ; bicg_start_reg[0]~la_lab/laboutt[15]                                                                                                                                                                                                                                                                                                                                         ;
;   4.434 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port         ;            ; bicg_inst|start|input                                                                                                                                                                                                                                                                                                                                                        ;
;   4.434 ;   0.000 ; FF ; CELL   ; 72     ; Boundary Port         ;            ; bicg_inst|start                                                                                                                                                                                                                                                                                                                                                              ;
;   4.846 ;   0.412 ; FF ; IC     ; 1      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4|datae                                                                                                                 ;
;   5.017 ;   0.171 ; FR ; CELL   ; 1      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4|combout                                                                                                               ;
;   5.021 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X97_Y128_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~4~la_lab/laboutt[11]                                                                                                    ;
;   5.167 ;   0.146 ; RR ; IC     ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1|dataf              ;
;   5.208 ;   0.041 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1|combout            ;
;   5.212 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X97_Y128_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|data_out[0]~1~la_lab/laboutt[19] ;
;   5.357 ;   0.145 ; RR ; IC     ; 3      ; LABCELL_X97_Y128_N39  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~13|datad                                                                                                                     ;
;   5.854 ;   0.497 ; RF ; CELL   ; 1      ; LABCELL_X97_Y128_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~37|cout                                                                                                                      ;
;   5.869 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X97_Y127_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~41|cin                                                                                                                       ;
;   5.987 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~45|cout                                                                                                                      ;
;   5.987 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~49|cin                                                                                                                       ;
;   6.019 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y127_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~53|cout                                                                                                                      ;
;   6.019 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y127_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~57|cin                                                                                                                       ;
;   6.042 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~61|cout                                                                                                                      ;
;   6.042 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~65|cin                                                                                                                       ;
;   6.074 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y127_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~69|cout                                                                                                                      ;
;   6.074 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y127_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~73|cin                                                                                                                       ;
;   6.290 ;   0.216 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~77|sumout                                                                                                                    ;
;   6.294 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~77~la_lab/laboutt[18]                                                                                                        ;
;   6.553 ;   0.259 ; FF ; IC     ; 4      ; LABCELL_X95_Y127_N30  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~77|datad                                                                                                                     ;
;   7.116 ;   0.563 ; FR ; CELL   ; 1      ; LABCELL_X95_Y127_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~113|cout                                                                                                                     ;
;   7.131 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X95_Y126_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~117|cin                                                                                                                      ;
;   7.332 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X95_Y126_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~193|cout                                                                                                                     ;
;   7.347 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X95_Y125_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~197|cin                                                                                                                      ;
;   7.456 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~201|cout                                                                                                                     ;
;   7.456 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~205|cin                                                                                                                      ;
;   7.486 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~209|cout                                                                                                                     ;
;   7.486 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~213|cin                                                                                                                      ;
;   7.513 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~217|cout                                                                                                                     ;
;   7.513 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~221|cin                                                                                                                      ;
;   7.739 ;   0.226 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~225|sumout                                                                                                                   ;
;   7.743 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~225~la_lab/laboutt[14]                                                                                                       ;
;   7.955 ;   0.212 ; RR ; IC     ; 1      ; MLABCELL_X96_Y125_N39 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|portadatain[0]                                                        ;
;   7.955 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X96_Y125_N39 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.076   ; 4.076   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.691 ;   2.928 ; RR ; IC   ; 1      ; MLABCELL_X96_Y125_N39 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59|clk0 ;
;   4.691 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X96_Y125_N39 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
;   5.076 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.093   ; 0.017   ;    ; uTsu ; 0      ; MLABCELL_X96_Y125_N39 ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -2.860 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]                  ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 7.953                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.093                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.860 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.844  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.639       ; 89         ; 0.000 ; 3.128 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 0.988       ; 26         ; 0.015 ; 0.259 ;
;    Cell                ;        ; 27    ; 2.645       ; 69         ; 0.000 ; 0.674 ;
;    uTco                ;        ; 1     ; 0.211       ; 5          ; 0.211 ; 0.211 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 89         ; 0.000 ; 2.928 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                         ;
; 4.109   ; 4.109   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   4.109 ;   3.128 ; RR ; IC     ; 1      ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]|clk                        ;
;   4.109 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]                            ;
; 7.953   ; 3.844   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                             ;
;   4.320 ;   0.211 ; RR ; uTco   ; 1      ; FF_X98_Y127_N8        ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]|q                          ;
;   4.452 ;   0.132 ; RR ; CELL   ; 37     ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]~la_mlab/laboutt[5]         ;
;   4.668 ;   0.216 ; RR ; IC     ; 1      ; MLABCELL_X98_Y127_N54 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~0|datab                                                          ;
;   4.894 ;   0.226 ; RF ; CELL   ; 1      ; MLABCELL_X98_Y127_N54 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~0|combout                                                        ;
;   4.899 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X98_Y127_N54 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~0~la_mlab/laboutb[17]                                            ;
;   5.158 ;   0.259 ; FF ; IC     ; 4      ; LABCELL_X97_Y128_N30  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~1|datac                                                               ;
;   5.832 ;   0.674 ; FF ; CELL   ; 1      ; LABCELL_X97_Y128_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~37|cout                                                               ;
;   5.847 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X97_Y127_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~41|cin                                                                ;
;   5.965 ;   0.118 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~45|cout                                                               ;
;   5.965 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~49|cin                                                                ;
;   5.997 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y127_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~53|cout                                                               ;
;   5.997 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y127_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~57|cin                                                                ;
;   6.020 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~61|cout                                                               ;
;   6.020 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~65|cin                                                                ;
;   6.052 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y127_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~69|cout                                                               ;
;   6.052 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y127_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~73|cin                                                                ;
;   6.268 ;   0.216 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~77|sumout                                                             ;
;   6.272 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~77~la_lab/laboutt[18]                                                 ;
;   6.531 ;   0.259 ; FF ; IC     ; 4      ; LABCELL_X95_Y127_N30  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~77|datad                                                              ;
;   7.094 ;   0.563 ; FR ; CELL   ; 1      ; LABCELL_X95_Y127_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~113|cout                                                              ;
;   7.109 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X95_Y126_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~117|cin                                                               ;
;   7.310 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X95_Y126_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~193|cout                                                              ;
;   7.325 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X95_Y125_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~197|cin                                                               ;
;   7.434 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~201|cout                                                              ;
;   7.434 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~205|cin                                                               ;
;   7.464 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~209|cout                                                              ;
;   7.464 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~213|cin                                                               ;
;   7.491 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~217|cout                                                              ;
;   7.491 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~221|cin                                                               ;
;   7.522 ;   0.031 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~225|cout                                                              ;
;   7.522 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~229|cin                                                               ;
;   7.740 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233|sumout                                                            ;
;   7.744 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233~la_lab/laboutt[18]                                                ;
;   7.953 ;   0.209 ; RR ; IC     ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0] ;
;   7.953 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0           ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.076   ; 4.076   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.691 ;   2.928 ; RR ; IC   ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.691 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.076 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.093   ; 0.017   ;    ; uTsu ; 0      ; MLABCELL_X96_Y125_N51 ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -2.860 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]                  ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 7.953                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 5.093                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; -2.860 (VIOLATED)                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.033 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.844  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.639       ; 89         ; 0.000 ; 3.128 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 0.977       ; 25         ; 0.015 ; 0.259 ;
;    Cell                ;        ; 26    ; 2.656       ; 69         ; 0.000 ; 0.674 ;
;    uTco                ;        ; 1     ; 0.211       ; 5          ; 0.211 ; 0.211 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.282       ; 89         ; 0.000 ; 2.928 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                         ;
; 4.109   ; 4.109   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                 ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   0.981 ;   0.470 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   0.981 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   4.109 ;   3.128 ; RR ; IC     ; 1      ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]|clk                        ;
;   4.109 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]                            ;
; 7.953   ; 3.844   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                             ;
;   4.320 ;   0.211 ; RR ; uTco   ; 1      ; FF_X98_Y127_N8        ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]|q                          ;
;   4.452 ;   0.132 ; RR ; CELL   ; 37     ; FF_X98_Y127_N8        ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]~la_mlab/laboutt[5]         ;
;   4.668 ;   0.216 ; RR ; IC     ; 1      ; MLABCELL_X98_Y127_N54 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~0|datab                                                          ;
;   4.894 ;   0.226 ; RF ; CELL   ; 1      ; MLABCELL_X98_Y127_N54 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~0|combout                                                        ;
;   4.899 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X98_Y127_N54 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg4|thei_llvm_fpga_ffwd_source_p1024a30i32_unnamed_bicg3_bicg1|source_out[0]~0~la_mlab/laboutb[17]                                            ;
;   5.158 ;   0.259 ; FF ; IC     ; 4      ; LABCELL_X97_Y128_N30  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~1|datac                                                               ;
;   5.832 ;   0.674 ; FF ; CELL   ; 1      ; LABCELL_X97_Y128_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~37|cout                                                               ;
;   5.847 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X97_Y127_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~41|cin                                                                ;
;   6.000 ;   0.153 ; FR ; CELL   ; 3      ; LABCELL_X97_Y127_N30  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~81|cin                                                                ;
;   6.026 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N33  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~85|cout                                                               ;
;   6.026 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N36  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~89|cin                                                                ;
;   6.058 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X97_Y127_N39  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~93|cout                                                               ;
;   6.058 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X97_Y127_N42  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~97|cin                                                                ;
;   6.081 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X97_Y127_N45  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~101|cout                                                              ;
;   6.081 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X97_Y127_N48  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~105|cin                                                               ;
;   6.314 ;   0.233 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N51  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~109|sumout                                                            ;
;   6.318 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X97_Y127_N51  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_10~109~la_lab/laboutb[14]                                                ;
;   6.566 ;   0.248 ; FF ; IC     ; 3      ; LABCELL_X95_Y127_N54  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~109|dataf                                                             ;
;   7.094 ;   0.528 ; FR ; CELL   ; 1      ; LABCELL_X95_Y127_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~113|cout                                                              ;
;   7.109 ;   0.015 ; RR ; IC     ; 5      ; LABCELL_X95_Y126_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~117|cin                                                               ;
;   7.310 ;   0.201 ; RR ; CELL   ; 1      ; LABCELL_X95_Y126_N57  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~193|cout                                                              ;
;   7.325 ;   0.015 ; RR ; IC     ; 4      ; LABCELL_X95_Y125_N0   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~197|cin                                                               ;
;   7.434 ;   0.109 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N3   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~201|cout                                                              ;
;   7.434 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N6   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~205|cin                                                               ;
;   7.464 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N9   ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~209|cout                                                              ;
;   7.464 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N12  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~213|cin                                                               ;
;   7.491 ;   0.027 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N15  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~217|cout                                                              ;
;   7.491 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X95_Y125_N18  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~221|cin                                                               ;
;   7.522 ;   0.031 ; RF ; CELL   ; 1      ; LABCELL_X95_Y125_N21  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~225|cout                                                              ;
;   7.522 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X95_Y125_N24  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~229|cin                                                               ;
;   7.740 ;   0.218 ; FR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233|sumout                                                            ;
;   7.744 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X95_Y125_N27  ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|add_11~233~la_lab/laboutt[18]                                                ;
;   7.953 ;   0.209 ; RR ; IC     ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|portadatain[0] ;
;   7.953 ;   0.000 ; RR ; CELL   ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0           ;
+---------+---------+----+--------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                             ;
; 5.076   ; 4.076   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                       ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.409 ; RR ; CELL ; 530    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                        ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                       ;
;   1.763 ;   0.000 ; RR ; CELL ; 6187   ; Boundary Port         ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                             ;
;   4.691 ;   2.928 ; RR ; IC   ; 1      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61|clk0 ;
;   4.691 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X96_Y125_N51 ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
;   5.076 ;   0.385 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                     ;
; 5.093   ; 0.017   ;    ; uTsu ; 0      ; MLABCELL_X96_Y125_N51 ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.022 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.022 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                               ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.271      ; Fast 900mV -40C Model           ;
; 0.022 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist21_i_masked39_bicg45_q_10|delays[0][0]                             ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist21_i_masked39_bicg45_q_10|delays[1][0]                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.257      ; Fast 900mV -40C Model           ;
; 0.023 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist1_i_exitcond16_bicg8_cmp_nsign_q_5_delay_1[0]                      ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist1_i_exitcond16_bicg8_cmp_nsign_q_5_delay_2[0]                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.258      ; Fast 900mV -40C Model           ;
; 0.023 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]                                ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.252      ; Fast 900mV -40C Model           ;
; 0.023 ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_read[2][2]                                                                                                                                                                                                              ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_read[2][3]                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.258      ; Fast 900mV -40C Model           ;
; 0.023 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist4_i_arrayidx77_bicg0_narrow_x_b_4_q[24]                          ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist4_i_arrayidx77_bicg0_narrow_x_b_4_outputreg0_q[24]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.024 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going51_bicg6_out_data_out_3_delay_0[0] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going51_bicg6_out_data_out_3_q[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.269      ; Fast 900mV -40C Model           ;
; 0.024 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist8_i_first_cleanup_xor_bicg4_q_4_delay_2[0]                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist8_i_first_cleanup_xor_bicg4_q_4_q[0]                       ; clock        ; clock       ; 0.000        ; -0.001     ; 0.274      ; Fast 900mV -40C Model           ;
; 0.025 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist3_sync_together114_aunroll_x_in_c0_eni7_1_tpl_6_delay_0[0]         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist3_sync_together114_aunroll_x_in_c0_eni7_1_tpl_6_delay_1[0]   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.255      ; Fast 900mV -40C Model           ;
; 0.025 ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.read                                                                                                                                                                                                                                    ; bicg_inst|bicg_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|readdatavalid_sr[0]                                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; -0.001     ; 0.268      ; Fast 900mV -40C Model           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.022 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 2.492                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 2.470                                                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.022                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                 ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.271 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 59         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                             ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                     ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                           ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X96_Y117_N26     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]|clk ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y117_N26     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]     ;
; 2.492   ; 0.271   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                 ;
;   2.332 ;   0.111 ; FF ; uTco   ; 2      ; FF_X96_Y117_N26     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]|q   ;
;   2.492 ;   0.160 ; FF ; CELL   ; 1      ; FF_X96_Y117_N25     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]|d   ;
;   2.492 ;   0.000 ; FF ; CELL   ; 1      ; FF_X96_Y117_N25     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                             ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                     ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                           ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X96_Y117_N25     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X96_Y117_N25     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                   ;
; 2.470   ; 0.249    ;    ; uTh    ; 1      ; FF_X96_Y117_N25     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_unnamed_bicg10_bicg12|thei_llvm_fpga_mem_unnamed_bicg10_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.022 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist21_i_masked39_bicg45_q_10|delays[0][0] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist21_i_masked39_bicg45_q_10|delays[1][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 2.485                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 2.463                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.022                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.257 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.158       ; 61         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.099       ; 39         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                               ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                             ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X104_Y120_N17    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist21_i_masked39_bicg45_q_10|delays[0][0]|clk ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y120_N17    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist21_i_masked39_bicg45_q_10|delays[0][0]     ;
; 2.485   ; 0.257   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   2.327 ;   0.099 ; FF ; uTco   ; 1      ; FF_X104_Y120_N17    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist21_i_masked39_bicg45_q_10|delays[0][0]|q   ;
;   2.485 ;   0.158 ; FF ; CELL   ; 1      ; FF_X104_Y120_N16    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist21_i_masked39_bicg45_q_10|delays[1][0]|d   ;
;   2.485 ;   0.000 ; FF ; CELL   ; 1      ; FF_X104_Y120_N16    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist21_i_masked39_bicg45_q_10|delays[1][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                               ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                             ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X104_Y120_N16    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist21_i_masked39_bicg45_q_10|delays[1][0]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X104_Y120_N16    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist21_i_masked39_bicg45_q_10|delays[1][0]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 2.463   ; 0.235    ;    ; uTh    ; 1      ; FF_X104_Y120_N16    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist21_i_masked39_bicg45_q_10|delays[1][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.023 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist1_i_exitcond16_bicg8_cmp_nsign_q_5_delay_1[0] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist1_i_exitcond16_bicg8_cmp_nsign_q_5_delay_2[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.479                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.456                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.023                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.258 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.158       ; 61         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.100       ; 39         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                      ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                    ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X99_Y119_N17     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist1_i_exitcond16_bicg8_cmp_nsign_q_5_delay_1[0]|clk ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y119_N17     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist1_i_exitcond16_bicg8_cmp_nsign_q_5_delay_1[0]     ;
; 2.479   ; 0.258   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                          ;
;   2.321 ;   0.100 ; FF ; uTco   ; 1      ; FF_X99_Y119_N17     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist1_i_exitcond16_bicg8_cmp_nsign_q_5_delay_1[0]|q   ;
;   2.479 ;   0.158 ; FF ; CELL   ; 1      ; FF_X99_Y119_N16     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist1_i_exitcond16_bicg8_cmp_nsign_q_5_delay_2[0]|d   ;
;   2.479 ;   0.000 ; FF ; CELL   ; 1      ; FF_X99_Y119_N16     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist1_i_exitcond16_bicg8_cmp_nsign_q_5_delay_2[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                      ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                    ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X99_Y119_N16     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist1_i_exitcond16_bicg8_cmp_nsign_q_5_delay_2[0]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X99_Y119_N16     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist1_i_exitcond16_bicg8_cmp_nsign_q_5_delay_2[0]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                            ;
; 2.456   ; 0.235    ;    ; uTh    ; 1      ; FF_X99_Y119_N16     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body39_bicgs_c0_enter11010_bicg0_aunroll_x|redist1_i_exitcond16_bicg8_cmp_nsign_q_5_delay_2[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.023 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.467                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.444                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.023                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.252 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.991       ; 90         ; 0.000 ; 1.807 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.156       ; 62         ; 0.000 ; 0.156 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.223       ; 90         ; 0.000 ; 1.950 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                            ;
; 2.215   ; 2.215   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                          ;
;   2.215 ;   1.807 ; RR ; IC     ; 1      ; FF_X89_Y114_N55     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]|clk ;
;   2.215 ;   0.000 ; RR ; CELL   ; 1      ; FF_X89_Y114_N55     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]     ;
; 2.467   ; 0.252   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                ;
;   2.311 ;   0.096 ; FF ; uTco   ; 2      ; FF_X89_Y114_N55     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[3]|q   ;
;   2.467 ;   0.156 ; FF ; CELL   ; 1      ; FF_X89_Y114_N56     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]|d   ;
;   2.467 ;   0.000 ; FF ; CELL   ; 1      ; FF_X89_Y114_N56     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                            ;
; 2.215   ; 2.215    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                          ;
;   2.481 ;   1.950  ; RR ; IC     ; 1      ; FF_X89_Y114_N56     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]|clk ;
;   2.481 ;   0.000  ; RR ; CELL   ; 1      ; FF_X89_Y114_N56     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
;   2.215 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                  ;
; 2.444   ; 0.229    ;    ; uTh    ; 1      ; FF_X89_Y114_N56     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg3|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.023 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_read[2][2] ;
; To Node                         ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_read[2][3] ;
; Launch Clock                    ; clock                                                                                                  ;
; Latch Clock                     ; clock                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                               ;
; Data Arrival Time               ; 2.485                                                                                                  ;
; Data Required Time              ; 2.462                                                                                                  ;
; Slack                           ; 0.023                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.258 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.158       ; 61         ; 0.000 ; 0.158 ;
;    uTco                ;       ; 1     ; 0.100       ; 39         ; 0.100 ; 0.100 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.236       ; 90         ; 0.000 ; 1.963 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                              ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                      ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                        ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                       ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                            ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X102_Y117_N53    ; High Speed ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_read[2][2]|clk ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y117_N53    ; High Speed ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_read[2][2]     ;
; 2.485   ; 0.258   ;    ;        ;        ;                     ;            ; data path                                                                                                  ;
;   2.327 ;   0.100 ; FF ; uTco   ; 1      ; FF_X102_Y117_N53    ;            ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_read[2][2]|q   ;
;   2.485 ;   0.158 ; FF ; CELL   ; 1      ; FF_X102_Y117_N52    ; High Speed ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_read[2][3]|d   ;
;   2.485 ;   0.000 ; FF ; CELL   ; 1      ; FF_X102_Y117_N52    ; High Speed ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_read[2][3]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                              ;
; 2.227   ; 2.227    ;    ;        ;        ;                     ;            ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                            ;
;   2.494 ;   1.963  ; RR ; IC     ; 1      ; FF_X102_Y117_N52    ; High Speed ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_read[2][3]|clk ;
;   2.494 ;   0.000  ; RR ; CELL   ; 1      ; FF_X102_Y117_N52    ; High Speed ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_read[2][3]     ;
;   2.227 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                    ;
; 2.462   ; 0.235    ;    ; uTh    ; 1      ; FF_X102_Y117_N52    ;            ; bicg_inst|bicg_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_read[2][3]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.023 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist4_i_arrayidx77_bicg0_narrow_x_b_4_q[24]            ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist4_i_arrayidx77_bicg0_narrow_x_b_4_outputreg0_q[24] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 2.478                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 2.455                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.023                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.231       ; 90         ; 0.000 ; 1.958 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                           ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                   ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                         ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X98_Y120_N50     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist4_i_arrayidx77_bicg0_narrow_x_b_4_q[24]|clk          ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y120_N50     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist4_i_arrayidx77_bicg0_narrow_x_b_4_q[24]              ;
; 2.478   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                               ;
;   2.319 ;   0.097 ; FF ; uTco   ; 1      ; FF_X98_Y120_N50     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist4_i_arrayidx77_bicg0_narrow_x_b_4_q[24]|q            ;
;   2.478 ;   0.159 ; FF ; CELL   ; 1      ; FF_X98_Y120_N49     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist4_i_arrayidx77_bicg0_narrow_x_b_4_outputreg0_q[24]|d ;
;   2.478 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y120_N49     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist4_i_arrayidx77_bicg0_narrow_x_b_4_outputreg0_q[24]   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                             ;
; 2.222   ; 2.222    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                           ;
;   2.489 ;   1.958  ; RR ; IC     ; 1      ; FF_X98_Y120_N49     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist4_i_arrayidx77_bicg0_narrow_x_b_4_outputreg0_q[24]|clk ;
;   2.489 ;   0.000  ; RR ; CELL   ; 1      ; FF_X98_Y120_N49     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist4_i_arrayidx77_bicg0_narrow_x_b_4_outputreg0_q[24]     ;
;   2.222 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                   ;
; 2.455   ; 0.233    ;    ; uTh    ; 1      ; FF_X98_Y120_N49     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist4_i_arrayidx77_bicg0_narrow_x_b_4_outputreg0_q[24]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.024 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going51_bicg6_out_data_out_3_delay_0[0] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going51_bicg6_out_data_out_3_q[0]       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.496                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.472                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.024                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.269 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.003       ; 90         ; 0.000 ; 1.819 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.163       ; 61         ; 0.000 ; 0.163 ;
;    uTco                ;       ; 1     ; 0.106       ; 39         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.236       ; 90         ; 0.000 ; 1.963 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                           ;
; 2.227   ; 2.227   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                   ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                         ;
;   2.227 ;   1.819 ; RR ; IC     ; 1      ; FF_X103_Y124_N41    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going51_bicg6_out_data_out_3_delay_0[0]|clk ;
;   2.227 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y124_N41    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going51_bicg6_out_data_out_3_delay_0[0]     ;
; 2.496   ; 0.269   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                               ;
;   2.333 ;   0.106 ; FF ; uTco   ; 1      ; FF_X103_Y124_N41    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going51_bicg6_out_data_out_3_delay_0[0]|q   ;
;   2.496 ;   0.163 ; FF ; CELL   ; 1      ; FF_X103_Y124_N40    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going51_bicg6_out_data_out_3_q[0]|d         ;
;   2.496 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y124_N40    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going51_bicg6_out_data_out_3_q[0]           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                     ;
; 2.227   ; 2.227    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                             ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                   ;
;   2.494 ;   1.963  ; RR ; IC     ; 1      ; FF_X103_Y124_N40    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going51_bicg6_out_data_out_3_q[0]|clk ;
;   2.494 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y124_N40    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going51_bicg6_out_data_out_3_q[0]     ;
;   2.227 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                           ;
; 2.472   ; 0.245    ;    ; uTh    ; 1      ; FF_X103_Y124_N40    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist11_i_llvm_fpga_pipeline_keep_going51_bicg6_out_data_out_3_q[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.024 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist8_i_first_cleanup_xor_bicg4_q_4_delay_2[0] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist8_i_first_cleanup_xor_bicg4_q_4_q[0]       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 2.495                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 2.471                                                                                                                                                                                                                                                                                         ;
; Slack                           ; 0.024                                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.274  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.997       ; 90         ; 0.000 ; 1.813 ;
;    Cell                ;        ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 2     ; 0.163       ; 59         ; 0.000 ; 0.163 ;
;    uTco                ;        ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.229       ; 90         ; 0.000 ; 1.956 ;
;    Cell                ;        ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                     ;
; 2.221   ; 2.221   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                             ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                   ;
;   2.221 ;   1.813 ; RR ; IC     ; 1      ; FF_X96_Y118_N11     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist8_i_first_cleanup_xor_bicg4_q_4_delay_2[0]|clk ;
;   2.221 ;   0.000 ; RR ; CELL   ; 1      ; FF_X96_Y118_N11     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist8_i_first_cleanup_xor_bicg4_q_4_delay_2[0]     ;
; 2.495   ; 0.274   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                         ;
;   2.332 ;   0.111 ; FF ; uTco   ; 1      ; FF_X96_Y118_N11     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist8_i_first_cleanup_xor_bicg4_q_4_delay_2[0]|q   ;
;   2.495 ;   0.163 ; FF ; CELL   ; 1      ; FF_X96_Y118_N10     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist8_i_first_cleanup_xor_bicg4_q_4_q[0]|d         ;
;   2.495 ;   0.000 ; FF ; CELL   ; 1      ; FF_X96_Y118_N10     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist8_i_first_cleanup_xor_bicg4_q_4_q[0]           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                               ;
; 2.220   ; 2.220    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                             ;
;   2.487 ;   1.956  ; RR ; IC     ; 1      ; FF_X96_Y118_N10     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist8_i_first_cleanup_xor_bicg4_q_4_q[0]|clk ;
;   2.487 ;   0.000  ; RR ; CELL   ; 1      ; FF_X96_Y118_N10     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist8_i_first_cleanup_xor_bicg4_q_4_q[0]     ;
;   2.220 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 2.471   ; 0.251    ;    ; uTh    ; 1      ; FF_X96_Y118_N10     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B11|thebb_bicg_B11_stall_region|thei_sfc_s_c0_in_for_body73_bicgs_c0_enter14811_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_bicgs_c0_enter14811_bicg0_aunroll_x|redist8_i_first_cleanup_xor_bicg4_q_4_q[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.025 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist3_sync_together114_aunroll_x_in_c0_eni7_1_tpl_6_delay_0[0] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist3_sync_together114_aunroll_x_in_c0_eni7_1_tpl_6_delay_1[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.483                                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.458                                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.025                                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.255 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.004       ; 90         ; 0.000 ; 1.820 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.237       ; 90         ; 0.000 ; 1.964 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                   ;
; 2.228   ; 2.228   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                           ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                 ;
;   2.228 ;   1.820 ; RR ; IC     ; 1      ; FF_X102_Y120_N32    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist3_sync_together114_aunroll_x_in_c0_eni7_1_tpl_6_delay_0[0]|clk ;
;   2.228 ;   0.000 ; RR ; CELL   ; 1      ; FF_X102_Y120_N32    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist3_sync_together114_aunroll_x_in_c0_eni7_1_tpl_6_delay_0[0]     ;
; 2.483   ; 0.255   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                       ;
;   2.324 ;   0.096 ; FF ; uTco   ; 1      ; FF_X102_Y120_N32    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist3_sync_together114_aunroll_x_in_c0_eni7_1_tpl_6_delay_0[0]|q   ;
;   2.483 ;   0.159 ; FF ; CELL   ; 1      ; FF_X102_Y120_N31    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist3_sync_together114_aunroll_x_in_c0_eni7_1_tpl_6_delay_1[0]|d   ;
;   2.483 ;   0.000 ; FF ; CELL   ; 1      ; FF_X102_Y120_N31    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist3_sync_together114_aunroll_x_in_c0_eni7_1_tpl_6_delay_1[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                   ;
; 2.228   ; 2.228    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                 ;
;   2.495 ;   1.964  ; RR ; IC     ; 1      ; FF_X102_Y120_N31    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist3_sync_together114_aunroll_x_in_c0_eni7_1_tpl_6_delay_1[0]|clk ;
;   2.495 ;   0.000  ; RR ; CELL   ; 1      ; FF_X102_Y120_N31    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist3_sync_together114_aunroll_x_in_c0_eni7_1_tpl_6_delay_1[0]     ;
;   2.228 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                         ;
; 2.458   ; 0.230    ;    ; uTh    ; 1      ; FF_X102_Y120_N31    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B9|thebb_bicg_B9_stall_region|thei_sfc_s_c0_in_for_body46_bicgs_c0_enter12813_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body46_bicgs_c0_enter12813_bicg0_aunroll_x|redist3_sync_together114_aunroll_x_in_c0_eni7_1_tpl_6_delay_1[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.025 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.read       ;
; To Node                         ; bicg_inst|bicg_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|readdatavalid_sr[0] ;
; Launch Clock                    ; clock                                                                                  ;
; Latch Clock                     ; clock                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                               ;
; Data Arrival Time               ; 2.490                                                                                  ;
; Data Required Time              ; 2.465                                                                                  ;
; Slack                           ; 0.025                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.268  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.998       ; 90         ; 0.000 ; 1.814 ;
;    Cell                ;        ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 2     ; 0.163       ; 61         ; 0.000 ; 0.163 ;
;    uTco                ;        ; 1     ; 0.105       ; 39         ; 0.105 ; 0.105 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.230       ; 90         ; 0.000 ; 1.957 ;
;    Cell                ;        ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                            ;
; 2.222   ; 2.222   ;    ;        ;        ;                     ;            ; clock path                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                          ;
;   2.222 ;   1.814 ; RR ; IC     ; 1      ; FF_X98_Y117_N53     ; High Speed ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.read|clk     ;
;   2.222 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y117_N53     ; High Speed ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.read         ;
; 2.490   ; 0.268   ;    ;        ;        ;                     ;            ; data path                                                                                ;
;   2.327 ;   0.105 ; FF ; uTco   ; 2      ; FF_X98_Y117_N53     ;            ; bicg_inst|bicg_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|pipe_r.req.read|q       ;
;   2.490 ;   0.163 ; FF ; CELL   ; 1      ; FF_X98_Y117_N52     ; High Speed ; bicg_inst|bicg_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|readdatavalid_sr[0]|d ;
;   2.490 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y117_N52     ; High Speed ; bicg_inst|bicg_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|readdatavalid_sr[0]   ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                              ;
; 2.221   ; 2.221    ;    ;        ;        ;                     ;            ; clock path                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                            ;
;   2.488 ;   1.957  ; RR ; IC     ; 1      ; FF_X98_Y117_N52     ; High Speed ; bicg_inst|bicg_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|readdatavalid_sr[0]|clk ;
;   2.488 ;   0.000  ; RR ; CELL   ; 1      ; FF_X98_Y117_N52     ; High Speed ; bicg_inst|bicg_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|readdatavalid_sr[0]     ;
;   2.221 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                    ;
; 2.465   ; 0.244    ;    ; uTh    ; 1      ; FF_X98_Y117_N52     ;            ; bicg_inst|bicg_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|readdatavalid_sr[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.399 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.399 ; sync_resetn[2] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]                                                                                    ; clock        ; clock       ; 1.000        ; -0.066     ; 1.206      ; Slow 900mV 100C Model           ;
; -0.388 ; sync_resetn[2] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg           ; clock        ; clock       ; 1.000        ; -0.066     ; 1.206      ; Slow 900mV 100C Model           ;
; -0.382 ; sync_resetn[2] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid                                                                                                   ; clock        ; clock       ; 1.000        ; -0.066     ; 1.206      ; Slow 900mV 100C Model           ;
; -0.372 ; sync_resetn[2] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]~DUPLICATE                                                                          ; clock        ; clock       ; 1.000        ; -0.066     ; 1.206      ; Slow 900mV 100C Model           ;
; -0.360 ; sync_resetn[2] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg~DUPLICATE ; clock        ; clock       ; 1.000        ; -0.066     ; 1.206      ; Slow 900mV 100C Model           ;
; -0.344 ; sync_resetn[2] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[3]                                                                                      ; clock        ; clock       ; 1.000        ; -0.060     ; 1.153      ; Slow 900mV 100C Model           ;
; -0.343 ; sync_resetn[2] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[11]                                                                                     ; clock        ; clock       ; 1.000        ; -0.060     ; 1.153      ; Slow 900mV 100C Model           ;
; -0.343 ; sync_resetn[2] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[9]                                                                                      ; clock        ; clock       ; 1.000        ; -0.060     ; 1.153      ; Slow 900mV 100C Model           ;
; -0.343 ; sync_resetn[2] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[7]                                                                                      ; clock        ; clock       ; 1.000        ; -0.060     ; 1.153      ; Slow 900mV 100C Model           ;
; -0.343 ; sync_resetn[2] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[5]                                                                                      ; clock        ; clock       ; 1.000        ; -0.060     ; 1.153      ; Slow 900mV 100C Model           ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.399 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                             ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 5.328                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 4.929                                                                                                                                                                                                                                                                                      ;
; Slack                           ; -0.399 (VIOLATED)                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.066 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.206  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.696       ; 90         ; 0.486 ; 3.210 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.888       ; 74         ; 0.000 ; 0.888 ;
;    Cell                ;        ; 3     ; 0.122       ; 10         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.292       ; 90         ; 0.000 ; 2.952 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                   ;
; 4.122   ; 4.122   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   4.122 ;   3.210 ; RR ; IC     ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                              ;
;   4.122 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                  ;
; 5.328   ; 1.206   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                       ;
;   4.318 ;   0.196 ; RR ; uTco   ; 1      ; FF_X101_Y120_N28    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                ;
;   4.440 ;   0.122 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]~la_mlab/laboutt[18]                                                                                                                                                                                                                                                              ;
;   4.440 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|resetn|input                                                                                                                                                                                                                                                                          ;
;   4.440 ;   0.000 ; RR ; CELL   ; 1758   ; Boundary Port       ;            ; bicg_inst|resetn                                                                                                                                                                                                                                                                                ;
;   5.328 ;   0.888 ; RR ; IC     ; 1      ; FF_X98_Y127_N8      ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]|clrn ;
;   5.328 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N8      ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                  ;
; 5.056   ; 4.056   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                ;
;   4.668 ;   2.952 ; RR ; IC     ; 1      ; FF_X98_Y127_N8      ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]|clk ;
;   4.668 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N8      ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]     ;
;   5.056 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                        ;
; 4.929   ; -0.127  ;    ; uTsu   ; 1      ; FF_X98_Y127_N8      ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.388 (VIOLATED)
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                      ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.328                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 4.940                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; -0.388 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.066 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.206  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.696       ; 90         ; 0.486 ; 3.210 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.888       ; 74         ; 0.000 ; 0.888 ;
;    Cell                ;        ; 3     ; 0.122       ; 10         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.292       ; 90         ; 0.000 ; 2.952 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                            ;
; 4.122   ; 4.122   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                     ;
;   4.122 ;   3.210 ; RR ; IC     ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                       ;
;   4.122 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                           ;
; 5.328   ; 1.206   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                ;
;   4.318 ;   0.196 ; RR ; uTco   ; 1      ; FF_X101_Y120_N28    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                         ;
;   4.440 ;   0.122 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                                                                       ;
;   4.440 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                   ;
;   4.440 ;   0.000 ; RR ; CELL   ; 1758   ; Boundary Port       ;            ; bicg_inst|resetn                                                                                                                                                                                                                                                                                                                                                         ;
;   5.328 ;   0.888 ; RR ; IC     ; 1      ; FF_X98_Y127_N53     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg|clrn ;
;   5.328 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N53     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                           ;
; 5.056   ; 4.056   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                                                                   ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                                                                         ;
;   4.668 ;   2.952 ; RR ; IC     ; 1      ; FF_X98_Y127_N53     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg|clk ;
;   4.668 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N53     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg     ;
;   5.056 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                 ;
; 4.940   ; -0.116  ;    ; uTsu   ; 1      ; FF_X98_Y127_N53     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.382 (VIOLATED)
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                              ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 5.328                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 4.946                                                                                                                                                                                                                                                                       ;
; Slack                           ; -0.382 (VIOLATED)                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                       ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.066 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.206  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.696       ; 90         ; 0.486 ; 3.210 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.888       ; 74         ; 0.000 ; 0.888 ;
;    Cell                ;        ; 3     ; 0.122       ; 10         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.292       ; 90         ; 0.000 ; 2.952 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                    ;
; 4.122   ; 4.122   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                            ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                              ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                             ;
;   4.122 ;   3.210 ; RR ; IC     ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                               ;
;   4.122 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                   ;
; 5.328   ; 1.206   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                        ;
;   4.318 ;   0.196 ; RR ; uTco   ; 1      ; FF_X101_Y120_N28    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                 ;
;   4.440 ;   0.122 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]~la_mlab/laboutt[18]                                                                                                                                                                                                                                               ;
;   4.440 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|resetn|input                                                                                                                                                                                                                                                           ;
;   4.440 ;   0.000 ; RR ; CELL   ; 1758   ; Boundary Port       ;            ; bicg_inst|resetn                                                                                                                                                                                                                                                                 ;
;   5.328 ;   0.888 ; RR ; IC     ; 1      ; FF_X98_Y127_N50     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clrn ;
;   5.328 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N50     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                 ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                   ;
; 5.056   ; 4.056   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                  ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                           ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                            ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                 ;
;   4.668 ;   2.952 ; RR ; IC     ; 1      ; FF_X98_Y127_N50     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid|clk ;
;   4.668 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N50     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid     ;
;   5.056 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                         ;
; 4.946   ; -0.110  ;    ; uTsu   ; 1      ; FF_X98_Y127_N50     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|r_valid     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.372 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                       ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]~DUPLICATE ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 5.328                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 4.956                                                                                                                                                                                                                                                                                                ;
; Slack                           ; -0.372 (VIOLATED)                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.066 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.206  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.696       ; 90         ; 0.486 ; 3.210 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.888       ; 74         ; 0.000 ; 0.888 ;
;    Cell                ;        ; 3     ; 0.122       ; 10         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.292       ; 90         ; 0.000 ; 2.952 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                             ;
; 4.122   ; 4.122   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                     ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                       ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                      ;
;   4.122 ;   3.210 ; RR ; IC     ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                        ;
;   4.122 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                            ;
; 5.328   ; 1.206   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                 ;
;   4.318 ;   0.196 ; RR ; uTco   ; 1      ; FF_X101_Y120_N28    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                          ;
;   4.440 ;   0.122 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                        ;
;   4.440 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|resetn|input                                                                                                                                                                                                                                                                                    ;
;   4.440 ;   0.000 ; RR ; CELL   ; 1758   ; Boundary Port       ;            ; bicg_inst|resetn                                                                                                                                                                                                                                                                                          ;
;   5.328 ;   0.888 ; RR ; IC     ; 1      ; FF_X98_Y127_N7      ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]~DUPLICATE|clrn ;
;   5.328 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N7      ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]~DUPLICATE      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                            ;
; 5.056   ; 4.056   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                    ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                      ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                     ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                          ;
;   4.668 ;   2.952 ; RR ; IC     ; 1      ; FF_X98_Y127_N7      ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]~DUPLICATE|clk ;
;   4.668 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N7      ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]~DUPLICATE     ;
;   5.056 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
; 4.956   ; -0.100  ;    ; uTsu   ; 1      ; FF_X98_Y127_N7      ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg|i_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg_valid_reg_q[0]~DUPLICATE     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.360 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg~DUPLICATE ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                         ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time               ; 5.328                                                                                                                                                                                                                                                                                                                                                                         ;
; Data Required Time              ; 4.968                                                                                                                                                                                                                                                                                                                                                                         ;
; Slack                           ; -0.360 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.066 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.206  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.696       ; 90         ; 0.486 ; 3.210 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.888       ; 74         ; 0.000 ; 0.888 ;
;    Cell                ;        ; 3     ; 0.122       ; 10         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 16         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.292       ; 90         ; 0.000 ; 2.952 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.122   ; 4.122   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                               ;
;   4.122 ;   3.210 ; RR ; IC     ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.122 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.328   ; 1.206   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.318 ;   0.196 ; RR ; uTco   ; 1      ; FF_X101_Y120_N28    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.440 ;   0.122 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]~la_mlab/laboutt[18]                                                                                                                                                                                                                                                                                                                                                 ;
;   4.440 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                             ;
;   4.440 ;   0.000 ; RR ; CELL   ; 1758   ; Boundary Port       ;            ; bicg_inst|resetn                                                                                                                                                                                                                                                                                                                                                                   ;
;   5.328 ;   0.888 ; RR ; IC     ; 1      ; FF_X98_Y127_N52     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg~DUPLICATE|clrn ;
;   5.328 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N52     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg~DUPLICATE      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                   ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.056   ; 4.056   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                             ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                              ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                                                                             ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.668 ;   2.952 ; RR ; IC     ; 1      ; FF_X98_Y127_N52     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg~DUPLICATE|clk ;
;   4.668 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y127_N52     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg~DUPLICATE     ;
;   5.056 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                           ;
; 4.968   ; -0.088  ;    ; uTsu   ; 1      ; FF_X98_Y127_N52     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg17|thei_llvm_fpga_ffwd_dest_p1024a30i32_a4420_bicg1|gen_stallable.valid_reg~DUPLICATE     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.344 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                           ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 5.275                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 4.931                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -0.344 (VIOLATED)                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.060 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.153  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.696       ; 90         ; 0.486 ; 3.210 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.835       ; 72         ; 0.000 ; 0.835 ;
;    Cell                ;        ; 3     ; 0.122       ; 11         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 17         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.298       ; 90         ; 0.000 ; 2.958 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                 ;
; 4.122   ; 4.122   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                         ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.122 ;   3.210 ; RR ; IC     ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                            ;
;   4.122 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                ;
; 5.275   ; 1.153   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                     ;
;   4.318 ;   0.196 ; RR ; uTco   ; 1      ; FF_X101_Y120_N28    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                              ;
;   4.440 ;   0.122 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]~la_mlab/laboutt[18]                                                                                                                                                                                                                                                            ;
;   4.440 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|resetn|input                                                                                                                                                                                                                                                                        ;
;   4.440 ;   0.000 ; RR ; CELL   ; 1758   ; Boundary Port       ;            ; bicg_inst|resetn                                                                                                                                                                                                                                                                              ;
;   5.275 ;   0.835 ; RR ; IC     ; 1      ; FF_X97_Y128_N32     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[3]|clrn ;
;   5.275 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N32     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[3]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                              ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                ;
; 5.062   ; 4.062   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                        ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                              ;
;   4.674 ;   2.958 ; RR ; IC     ; 1      ; FF_X97_Y128_N32     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[3]|clk ;
;   4.674 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N32     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[3]     ;
;   5.062 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                      ;
; 4.931   ; -0.131  ;    ; uTsu   ; 1      ; FF_X97_Y128_N32     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.343 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                            ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[11] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 5.275                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 4.932                                                                                                                                                                                                                                                                                     ;
; Slack                           ; -0.343 (VIOLATED)                                                                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.060 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.153  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.696       ; 90         ; 0.486 ; 3.210 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.835       ; 72         ; 0.000 ; 0.835 ;
;    Cell                ;        ; 3     ; 0.122       ; 11         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 17         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.298       ; 90         ; 0.000 ; 2.958 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                  ;
; 4.122   ; 4.122   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                          ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                            ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                           ;
;   4.122 ;   3.210 ; RR ; IC     ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                             ;
;   4.122 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                 ;
; 5.275   ; 1.153   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                      ;
;   4.318 ;   0.196 ; RR ; uTco   ; 1      ; FF_X101_Y120_N28    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                               ;
;   4.440 ;   0.122 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]~la_mlab/laboutt[18]                                                                                                                                                                                                                                                             ;
;   4.440 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|resetn|input                                                                                                                                                                                                                                                                         ;
;   4.440 ;   0.000 ; RR ; CELL   ; 1758   ; Boundary Port       ;            ; bicg_inst|resetn                                                                                                                                                                                                                                                                               ;
;   5.275 ;   0.835 ; RR ; IC     ; 1      ; FF_X97_Y128_N56     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[11]|clrn ;
;   5.275 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N56     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[11]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                               ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                 ;
; 5.062   ; 4.062   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                    ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                         ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                               ;
;   4.674 ;   2.958 ; RR ; IC     ; 1      ; FF_X97_Y128_N56     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[11]|clk ;
;   4.674 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N56     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[11]     ;
;   5.062 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                       ;
; 4.932   ; -0.130  ;    ; uTsu   ; 1      ; FF_X97_Y128_N56     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[11]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.343 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                           ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[9] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 5.275                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 4.932                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -0.343 (VIOLATED)                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.060 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.153  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.696       ; 90         ; 0.486 ; 3.210 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.835       ; 72         ; 0.000 ; 0.835 ;
;    Cell                ;        ; 3     ; 0.122       ; 11         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 17         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.298       ; 90         ; 0.000 ; 2.958 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                 ;
; 4.122   ; 4.122   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                         ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.122 ;   3.210 ; RR ; IC     ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                            ;
;   4.122 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                ;
; 5.275   ; 1.153   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                     ;
;   4.318 ;   0.196 ; RR ; uTco   ; 1      ; FF_X101_Y120_N28    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                              ;
;   4.440 ;   0.122 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]~la_mlab/laboutt[18]                                                                                                                                                                                                                                                            ;
;   4.440 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|resetn|input                                                                                                                                                                                                                                                                        ;
;   4.440 ;   0.000 ; RR ; CELL   ; 1758   ; Boundary Port       ;            ; bicg_inst|resetn                                                                                                                                                                                                                                                                              ;
;   5.275 ;   0.835 ; RR ; IC     ; 1      ; FF_X97_Y128_N50     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[9]|clrn ;
;   5.275 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N50     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[9]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                              ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                ;
; 5.062   ; 4.062   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                        ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                              ;
;   4.674 ;   2.958 ; RR ; IC     ; 1      ; FF_X97_Y128_N50     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[9]|clk ;
;   4.674 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N50     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[9]     ;
;   5.062 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                      ;
; 4.932   ; -0.130  ;    ; uTsu   ; 1      ; FF_X97_Y128_N50     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[9]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.343 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                           ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[7] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 5.275                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 4.932                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -0.343 (VIOLATED)                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.060 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.153  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.696       ; 90         ; 0.486 ; 3.210 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.835       ; 72         ; 0.000 ; 0.835 ;
;    Cell                ;        ; 3     ; 0.122       ; 11         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 17         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.298       ; 90         ; 0.000 ; 2.958 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                 ;
; 4.122   ; 4.122   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                         ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.122 ;   3.210 ; RR ; IC     ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                            ;
;   4.122 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                ;
; 5.275   ; 1.153   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                     ;
;   4.318 ;   0.196 ; RR ; uTco   ; 1      ; FF_X101_Y120_N28    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                              ;
;   4.440 ;   0.122 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]~la_mlab/laboutt[18]                                                                                                                                                                                                                                                            ;
;   4.440 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|resetn|input                                                                                                                                                                                                                                                                        ;
;   4.440 ;   0.000 ; RR ; CELL   ; 1758   ; Boundary Port       ;            ; bicg_inst|resetn                                                                                                                                                                                                                                                                              ;
;   5.275 ;   0.835 ; RR ; IC     ; 1      ; FF_X97_Y128_N44     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[7]|clrn ;
;   5.275 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N44     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[7]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                              ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                ;
; 5.062   ; 4.062   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                        ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                              ;
;   4.674 ;   2.958 ; RR ; IC     ; 1      ; FF_X97_Y128_N44     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[7]|clk ;
;   4.674 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N44     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[7]     ;
;   5.062 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                      ;
; 4.932   ; -0.130  ;    ; uTsu   ; 1      ; FF_X97_Y128_N44     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[7]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.343 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                           ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[5] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 5.275                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 4.932                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -0.343 (VIOLATED)                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                    ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.060 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.153  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.696       ; 90         ; 0.486 ; 3.210 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.835       ; 72         ; 0.000 ; 0.835 ;
;    Cell                ;        ; 3     ; 0.122       ; 11         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.196       ; 17         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.298       ; 90         ; 0.000 ; 2.958 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                 ;
; 4.122   ; 4.122   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                         ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                           ;
;   0.912 ;   0.426 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                          ;
;   4.122 ;   3.210 ; RR ; IC     ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                            ;
;   4.122 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                ;
; 5.275   ; 1.153   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                     ;
;   4.318 ;   0.196 ; RR ; uTco   ; 1      ; FF_X101_Y120_N28    ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                              ;
;   4.440 ;   0.122 ; RR ; CELL   ; 1      ; FF_X101_Y120_N28    ; High Speed ; sync_resetn[2]~la_mlab/laboutt[18]                                                                                                                                                                                                                                                            ;
;   4.440 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|resetn|input                                                                                                                                                                                                                                                                        ;
;   4.440 ;   0.000 ; RR ; CELL   ; 1758   ; Boundary Port       ;            ; bicg_inst|resetn                                                                                                                                                                                                                                                                              ;
;   5.275 ;   0.835 ; RR ; IC     ; 1      ; FF_X97_Y128_N38     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[5]|clrn ;
;   5.275 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N38     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[5]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                              ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                ;
; 5.062   ; 4.062   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                        ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.376 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                              ;
;   4.674 ;   2.958 ; RR ; IC     ; 1      ; FF_X97_Y128_N38     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[5]|clk ;
;   4.674 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y128_N38     ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[5]     ;
;   5.062 ;   0.388 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                      ;
; 4.932   ; -0.130  ;    ; uTsu   ; 1      ; FF_X97_Y128_N38     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_sfc_s_c0_in_for_body9_bicgs_c0_enter10012_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_bicgs_c0_enter10012_bicg0_aunroll_x|redist7_i_arrayidx11_bicg0_trunc_sel_x_b_1_q[5]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.065 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.065 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                           ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                                                                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.110      ; 0.250      ; Fast 900mV -40C Model           ;
; 0.073 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                           ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.110      ; 0.250      ; Fast 900mV -40C Model           ;
; 0.075 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                           ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.110      ; 0.250      ; Fast 900mV -40C Model           ;
; 0.079 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                           ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                                                                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.110      ; 0.250      ; Fast 900mV -40C Model           ;
; 0.080 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                           ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                                                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.110      ; 0.250      ; Fast 900mV -40C Model           ;
; 0.081 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                           ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.110      ; 0.250      ; Fast 900mV -40C Model           ;
; 0.083 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                           ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.110      ; 0.250      ; Fast 900mV -40C Model           ;
; 0.086 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1] ; clock        ; clock       ; 0.000        ; 0.120      ; 0.269      ; Fast 900mV -40C Model           ;
; 0.087 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2] ; clock        ; clock       ; 0.000        ; 0.120      ; 0.269      ; Fast 900mV -40C Model           ;
; 0.090 ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0 ; clock        ; clock       ; 0.000        ; 0.120      ; 0.269      ; Fast 900mV -40C Model           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.065 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                            ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.482                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.417                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.065                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.250 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.008       ; 90         ; 0.000 ; 1.824 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.109       ; 44         ; 0.109 ; 0.109 ;
;    Cell                ;       ; 2     ; 0.045       ; 18         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.258       ; 90         ; 0.000 ; 1.985 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                ;
; 2.232   ; 2.232   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                              ;
;   2.232 ;   1.824 ; RR ; IC     ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.232 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.482   ; 0.250   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                    ;
;   2.328 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y121_N22    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.373 ;   0.045 ; RR ; CELL   ; 9      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   2.482 ;   0.109 ; RR ; IC     ; 1      ; FF_X111_Y121_N14    ; Mixed      ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6|clrn                                                          ;
;   2.482 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y121_N14    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                      ;
; 2.342   ; 2.342    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                    ;
;   2.516 ;   1.985  ; RR ; IC     ; 1      ; FF_X111_Y121_N14    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6|clk ;
;   2.516 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y121_N14    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6     ;
;   2.342 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                            ;
; 2.417   ; 0.075    ;    ; uTh    ; 1      ; FF_X111_Y121_N14    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid_5_6     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.073 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.482                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.409                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.073                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.250 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.008       ; 90         ; 0.000 ; 1.824 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.109       ; 44         ; 0.109 ; 0.109 ;
;    Cell                ;       ; 2     ; 0.045       ; 18         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.258       ; 90         ; 0.000 ; 1.985 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                ;
; 2.232   ; 2.232   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                              ;
;   2.232 ;   1.824 ; RR ; IC     ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.232 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.482   ; 0.250   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                    ;
;   2.328 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y121_N22    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.373 ;   0.045 ; RR ; CELL   ; 9      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   2.482 ;   0.109 ; RR ; IC     ; 1      ; FF_X111_Y121_N52    ; Mixed      ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clrn                                                           ;
;   2.482 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y121_N52    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                     ;
; 2.342   ; 2.342    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                             ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                               ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                   ;
;   2.516 ;   1.985  ; RR ; IC     ; 1      ; FF_X111_Y121_N52    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clk ;
;   2.516 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y121_N52    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
;   2.342 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                           ;
; 2.409   ; 0.067    ;    ; uTh    ; 1      ; FF_X111_Y121_N52    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.075 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                              ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.482                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.407                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.075                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.250 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.008       ; 90         ; 0.000 ; 1.824 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.109       ; 44         ; 0.109 ; 0.109 ;
;    Cell                ;       ; 2     ; 0.045       ; 18         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.258       ; 90         ; 0.000 ; 1.985 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                ;
; 2.232   ; 2.232   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                              ;
;   2.232 ;   1.824 ; RR ; IC     ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.232 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.482   ; 0.250   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                    ;
;   2.328 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y121_N22    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.373 ;   0.045 ; RR ; CELL   ; 9      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   2.482 ;   0.109 ; RR ; IC     ; 1      ; FF_X111_Y121_N55    ; Mixed      ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clrn                                                            ;
;   2.482 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y121_N55    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                    ;
; 2.342   ; 2.342    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                  ;
;   2.516 ;   1.985  ; RR ; IC     ; 1      ; FF_X111_Y121_N55    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]|clk ;
;   2.516 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y121_N55    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
;   2.342 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                          ;
; 2.407   ; 0.065    ;    ; uTh    ; 1      ; FF_X111_Y121_N55    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.079 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.482                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.403                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.079                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.250 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.008       ; 90         ; 0.000 ; 1.824 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.109       ; 44         ; 0.109 ; 0.109 ;
;    Cell                ;       ; 2     ; 0.045       ; 18         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.258       ; 90         ; 0.000 ; 1.985 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                ;
; 2.232   ; 2.232   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                              ;
;   2.232 ;   1.824 ; RR ; IC     ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.232 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.482   ; 0.250   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                    ;
;   2.328 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y121_N22    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.373 ;   0.045 ; RR ; CELL   ; 9      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   2.482 ;   0.109 ; RR ; IC     ; 1      ; FF_X111_Y121_N29    ; Mixed      ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]|clrn                                              ;
;   2.482 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y121_N29    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                  ;
; 2.342   ; 2.342    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                ;
;   2.516 ;   1.985  ; RR ; IC     ; 1      ; FF_X111_Y121_N29    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]|clk ;
;   2.516 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y121_N29    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]     ;
;   2.342 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                        ;
; 2.403   ; 0.061    ;    ; uTh    ; 1      ; FF_X111_Y121_N29    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.080 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.482                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.402                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.080                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.250 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.008       ; 90         ; 0.000 ; 1.824 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.109       ; 44         ; 0.109 ; 0.109 ;
;    Cell                ;       ; 2     ; 0.045       ; 18         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.258       ; 90         ; 0.000 ; 1.985 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                ;
; 2.232   ; 2.232   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                              ;
;   2.232 ;   1.824 ; RR ; IC     ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.232 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.482   ; 0.250   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                    ;
;   2.328 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y121_N22    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.373 ;   0.045 ; RR ; CELL   ; 9      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   2.482 ;   0.109 ; RR ; IC     ; 1      ; FF_X111_Y121_N11    ; Mixed      ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clrn                                                           ;
;   2.482 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y121_N11    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                     ;
; 2.342   ; 2.342    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                             ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                               ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                   ;
;   2.516 ;   1.985  ; RR ; IC     ; 1      ; FF_X111_Y121_N11    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]|clk ;
;   2.516 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y121_N11    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
;   2.342 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                           ;
; 2.402   ; 0.060    ;    ; uTh    ; 1      ; FF_X111_Y121_N11    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.081 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.482                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.401                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.081                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.250 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.008       ; 90         ; 0.000 ; 1.824 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.109       ; 44         ; 0.109 ; 0.109 ;
;    Cell                ;       ; 2     ; 0.045       ; 18         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.258       ; 90         ; 0.000 ; 1.985 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                ;
; 2.232   ; 2.232   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                              ;
;   2.232 ;   1.824 ; RR ; IC     ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.232 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.482   ; 0.250   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                    ;
;   2.328 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y121_N22    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.373 ;   0.045 ; RR ; CELL   ; 9      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   2.482 ;   0.109 ; RR ; IC     ; 1      ; FF_X111_Y121_N1     ; Mixed      ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clrn                                                           ;
;   2.482 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y121_N1     ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                     ;
; 2.342   ; 2.342    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                             ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                               ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                   ;
;   2.516 ;   1.985  ; RR ; IC     ; 1      ; FF_X111_Y121_N1     ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clk ;
;   2.516 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y121_N1     ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
;   2.342 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                           ;
; 2.401   ; 0.059    ;    ; uTh    ; 1      ; FF_X111_Y121_N1     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.083 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.482                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.399                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.083                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.250 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.008       ; 90         ; 0.000 ; 1.824 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.109       ; 44         ; 0.109 ; 0.109 ;
;    Cell                ;       ; 2     ; 0.045       ; 18         ; 0.000 ; 0.045 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.258       ; 90         ; 0.000 ; 1.985 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                ;
; 2.232   ; 2.232   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                              ;
;   2.232 ;   1.824 ; RR ; IC     ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.232 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.482   ; 0.250   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                    ;
;   2.328 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y121_N22    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.373 ;   0.045 ; RR ; CELL   ; 9      ; FF_X110_Y121_N22    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[14] ;
;   2.482 ;   0.109 ; RR ; IC     ; 1      ; FF_X111_Y121_N40    ; Mixed      ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clrn                                                           ;
;   2.482 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y121_N40    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                     ;
; 2.342   ; 2.342    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                             ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                               ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                              ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                   ;
;   2.516 ;   1.985  ; RR ; IC     ; 1      ; FF_X111_Y121_N40    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clk ;
;   2.516 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y121_N40    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
;   2.342 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                           ;
; 2.399   ; 0.057    ;    ; uTh    ; 1      ; FF_X111_Y121_N40    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.086 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.499                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.413                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.086                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.120 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.269 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.006       ; 90         ; 0.000 ; 1.822 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.110       ; 41         ; 0.110 ; 0.110 ;
;    Cell                ;       ; 2     ; 0.063       ; 23         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 36         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.230   ; 2.230   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.230 ;   1.822 ; RR ; IC     ; 1      ; FF_X110_Y116_N19    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.230 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y116_N19    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.499   ; 0.269   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.326 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y116_N19    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.389 ;   0.063 ; RR ; CELL   ; 7      ; FF_X110_Y116_N19    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[12] ;
;   2.499 ;   0.110 ; RR ; IC     ; 1      ; FF_X111_Y116_N55    ; Mixed      ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clrn                                                           ;
;   2.499 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y116_N55    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.350   ; 2.350    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X111_Y116_N55    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y116_N55    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
;   2.350 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.413   ; 0.063    ;    ; uTh    ; 1      ; FF_X111_Y116_N55    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.087 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.499                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.412                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.087                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.120 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.269 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.006       ; 90         ; 0.000 ; 1.822 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.110       ; 41         ; 0.110 ; 0.110 ;
;    Cell                ;       ; 2     ; 0.063       ; 23         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 36         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.230   ; 2.230   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.230 ;   1.822 ; RR ; IC     ; 1      ; FF_X110_Y116_N19    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.230 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y116_N19    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.499   ; 0.269   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.326 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y116_N19    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.389 ;   0.063 ; RR ; CELL   ; 7      ; FF_X110_Y116_N19    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[12] ;
;   2.499 ;   0.110 ; RR ; IC     ; 1      ; FF_X111_Y116_N35    ; Mixed      ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clrn                                                           ;
;   2.499 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y116_N35    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.350   ; 2.350    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X111_Y116_N35    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y116_N35    ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
;   2.350 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.412   ; 0.062    ;    ; uTh    ; 1      ; FF_X111_Y116_N35    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.090 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                             ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.499                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.409                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                           ; 0.090                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.120 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.269 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.006       ; 90         ; 0.000 ; 1.822 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.110       ; 41         ; 0.110 ; 0.110 ;
;    Cell                ;       ; 2     ; 0.063       ; 23         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.096       ; 36         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.266       ; 90         ; 0.000 ; 1.993 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.230   ; 2.230   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.224 ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.230 ;   1.822 ; RR ; IC     ; 1      ; FF_X110_Y116_N19    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.230 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y116_N19    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.499   ; 0.269   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.326 ;   0.096 ; RR ; uTco   ; 1      ; FF_X110_Y116_N19    ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.389 ;   0.063 ; RR ; CELL   ; 7      ; FF_X110_Y116_N19    ; High Speed ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[12] ;
;   2.499 ;   0.110 ; RR ; IC     ; 1      ; FF_X111_Y116_N1     ; Mixed      ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clrn                                                           ;
;   2.499 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y116_N1     ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.350   ; 2.350    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 530    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; bicg_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 6187   ; Boundary Port       ;            ; bicg_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   2.524 ;   1.993  ; RR ; IC     ; 1      ; FF_X111_Y116_N1     ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0|clk ;
;   2.524 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y116_N1     ; Low Power  ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
;   2.350 ;   -0.174 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.409   ; 0.059    ;    ; uTh    ; 1      ; FF_X111_Y116_N1     ;            ; bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B7|thebb_bicg_B7_stall_region|thei_sfc_s_c0_in_for_body39_bicgs_c0_enter11010_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body39_bicgs_c0_exit118_bicg0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Apr  5 16:38:28 2023
    Info: System process ID: 120690
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/bicg/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_bicg".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.882
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -2.882           -4453.927      5086      clock Slow 900mV -40C Model 
Info (332146): Worst-case hold slack is 0.022
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.022               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -0.399
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.399            -152.485      1316      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.065
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.065               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -0.890
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.890            -442.114       883      clock Slow 900mV -40C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 77 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 77
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 13, or 16.9%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV -40C Model): Found 77 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 77
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 6, or 7.8%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 77 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 77
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 1, or 1.3%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 77 synchronizer chains, 73 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.00712 years or 2.24e+05 seconds.
    Critical Warning (19536): Typical MTBF of Design is 6.85e+06 years or 2.16e+14 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 77
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 73
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.582 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 2596 megabytes
    Info: Processing ended: Wed Apr  5 16:38:37 2023
    Info: Elapsed time: 00:00:09
    Info: System process ID: 120690


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 387   ; 387  ;
; Unconstrained Input Port Paths  ; 389   ; 389  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; bicg_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                          ;
+-----------------------------+--------------------------------------------------------------------------------------+
; Input Port                  ; Comment                                                                              ;
+-----------------------------+--------------------------------------------------------------------------------------+
; resetn                      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_s[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_q[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_p[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_r[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; bicg_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bicg_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.882    ; 0.022 ; -0.399   ; 0.065   ; -0.890              ;
;  clock           ; -2.882    ; 0.022 ; -0.399   ; 0.065   ; -0.890              ;
; Design-wide TNS  ; -4453.927 ; 0.0   ; -152.485 ; 0.0     ; -442.114            ;
;  clock           ; -4453.927 ; 0.000 ; -152.485 ; 0.000   ; -442.114            ;
+------------------+-----------+-------+----------+---------+---------------------+


