#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001888efab940 .scope module, "tb_PWM" "tb_PWM" 2 5;
 .timescale -9 -12;
P_000001888efa8840 .param/l "PERIOD" 0 2 8, +C4<00000000000000000000000000001010>;
v000001888effa010_0 .var "clk", 0 0;
v000001888f043f60_0 .net "pwm", 0 0, v000001888efc33d0_0;  1 drivers
v000001888f044000_0 .var "pwm_div", 15 0;
v000001888f0440a0_0 .var "pwm_duty", 6 0;
v000001888f044140_0 .var "pwm_en", 0 0;
v000001888f0441e0_0 .var "rst_n", 0 0;
S_000001888eff9c00 .scope module, "u_PWM" "PWM" 2 29, 3 23 0, S_000001888efab940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pwm_en";
    .port_info 3 /INPUT 16 "pwm_div";
    .port_info 4 /INPUT 7 "pwm_duty";
    .port_info 5 /OUTPUT 1 "pwm";
v000001888efab150_0 .net "clk", 0 0, v000001888effa010_0;  1 drivers
v000001888efc33d0_0 .var "pwm", 0 0;
v000001888efc3120_0 .net "pwm_div", 15 0, v000001888f044000_0;  1 drivers
v000001888efabad0_0 .var "pwm_div_cnt", 15 0;
v000001888eff9d90_0 .net "pwm_duty", 6 0, v000001888f0440a0_0;  1 drivers
v000001888eff9e30_0 .var "pwm_duty_cnt", 6 0;
v000001888eff9ed0_0 .net "pwm_en", 0 0, v000001888f044140_0;  1 drivers
v000001888eff9f70_0 .net "rst_n", 0 0, v000001888f0441e0_0;  1 drivers
E_000001888efa91c0 .event posedge, v000001888efab150_0;
    .scope S_000001888eff9c00;
T_0 ;
    %wait E_000001888efa91c0;
    %load/vec4 v000001888eff9f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001888efabad0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001888eff9ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001888efabad0_0;
    %pad/u 32;
    %load/vec4 v000001888efc3120_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001888efabad0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001888efabad0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001888efabad0_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001888efabad0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001888eff9c00;
T_1 ;
    %wait E_000001888efa91c0;
    %load/vec4 v000001888eff9f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001888eff9e30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001888eff9ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001888efabad0_0;
    %pad/u 32;
    %load/vec4 v000001888efc3120_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000001888eff9e30_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001888eff9e30_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001888eff9e30_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001888eff9e30_0, 0;
T_1.7 ;
T_1.4 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001888eff9e30_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001888eff9c00;
T_2 ;
    %wait E_000001888efa91c0;
    %load/vec4 v000001888eff9f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001888efc33d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001888eff9ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001888eff9e30_0;
    %load/vec4 v000001888eff9d90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %pad/s 1;
    %assign/vec4 v000001888efc33d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001888efc33d0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001888efab940;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001888effa010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001888f0441e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001888f044140_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001888f044000_0, 0, 16;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001888f0440a0_0, 0, 7;
    %end;
    .thread T_3;
    .scope S_000001888efab940;
T_4 ;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000001888effa010_0;
    %inv;
    %store/vec4 v000001888effa010_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001888efab940;
T_5 ;
    %vpi_call 2 41 "$dumpfile", "tb_PWM.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001888efab940 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001888f0441e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001888f0441e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001888f044140_0, 0, 1;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001888f044000_0, 0, 16;
    %pushi/vec4 10, 0, 7;
    %store/vec4 v000001888f0440a0_0, 0, 7;
    %delay 5500000, 0;
    %pushi/vec4 90, 0, 7;
    %store/vec4 v000001888f0440a0_0, 0, 7;
    %delay 9500000, 0;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000001888f0440a0_0, 0, 7;
    %delay 10000000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./pwm.v";
