<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-i</Part>
        <TopModelName>mlp</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.101</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_35_1>
                <TripCount>inf</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>27</min>
                        <max>809292</max>
                    </range>
                </IterationLatency>
                <VITIS_LOOP_45_2>
                    <TripCount>2</TripCount>
                    <Latency>22</Latency>
                    <AbsoluteTimeLatency>220</AbsoluteTimeLatency>
                    <PipelineII>10</PipelineII>
                    <PipelineDepth>13</PipelineDepth>
                </VITIS_LOOP_45_2>
                <VITIS_LOOP_54_3_VITIS_LOOP_55_4>
                    <TripCount>44096</TripCount>
                    <Latency>440966</Latency>
                    <AbsoluteTimeLatency>4409660</AbsoluteTimeLatency>
                    <PipelineII>10</PipelineII>
                    <PipelineDepth>17</PipelineDepth>
                </VITIS_LOOP_54_3_VITIS_LOOP_55_4>
                <VITIS_LOOP_60_5_VITIS_LOOP_61_6>
                    <TripCount>384</TripCount>
                    <Latency>3846</Latency>
                    <AbsoluteTimeLatency>38460</AbsoluteTimeLatency>
                    <PipelineII>10</PipelineII>
                    <PipelineDepth>17</PipelineDepth>
                </VITIS_LOOP_60_5_VITIS_LOOP_61_6>
                <VITIS_LOOP_66_7>
                    <TripCount>198</TripCount>
                    <Latency>1986</Latency>
                    <AbsoluteTimeLatency>19860</AbsoluteTimeLatency>
                    <PipelineII>10</PipelineII>
                    <PipelineDepth>17</PipelineDepth>
                </VITIS_LOOP_66_7>
                <layer1_loop>
                    <TripCount>64</TripCount>
                    <Latency>360576</Latency>
                    <AbsoluteTimeLatency>3605760</AbsoluteTimeLatency>
                    <IterationLatency>5634</IterationLatency>
                    <VITIS_LOOP_74_8>
                        <TripCount>561</TripCount>
                        <Latency>5630</Latency>
                        <AbsoluteTimeLatency>56300</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                    </VITIS_LOOP_74_8>
                </layer1_loop>
                <layer1_bias>
                    <TripCount>64</TripCount>
                    <Latency>70</Latency>
                    <AbsoluteTimeLatency>700</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>8</PipelineDepth>
                </layer1_bias>
                <layer2_loop>
                    <TripCount>64</TripCount>
                    <Latency>577</Latency>
                    <AbsoluteTimeLatency>5770</AbsoluteTimeLatency>
                    <PipelineII>4</PipelineII>
                    <PipelineDepth>326</PipelineDepth>
                </layer2_loop>
                <layer2_bias>
                    <TripCount>64</TripCount>
                    <Latency>70</Latency>
                    <AbsoluteTimeLatency>700</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>8</PipelineDepth>
                </layer2_bias>
                <layer3_loop>
                    <TripCount>64</TripCount>
                    <Latency>577</Latency>
                    <AbsoluteTimeLatency>5770</AbsoluteTimeLatency>
                    <PipelineII>4</PipelineII>
                    <PipelineDepth>326</PipelineDepth>
                </layer3_loop>
                <layer3_bias>
                    <TripCount>64</TripCount>
                    <Latency>70</Latency>
                    <AbsoluteTimeLatency>700</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>8</PipelineDepth>
                </layer3_bias>
                <layer4_loop>
                    <TripCount>6</TripCount>
                    <Latency>344</Latency>
                    <AbsoluteTimeLatency>3440</AbsoluteTimeLatency>
                    <PipelineII>4</PipelineII>
                    <PipelineDepth>325</PipelineDepth>
                </layer4_loop>
                <layer4_bias>
                    <TripCount>6</TripCount>
                    <Latency>68</Latency>
                    <AbsoluteTimeLatency>680</AbsoluteTimeLatency>
                    <PipelineII>10</PipelineII>
                    <PipelineDepth>19</PipelineDepth>
                </layer4_bias>
            </VITIS_LOOP_35_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1237</BRAM_18K>
            <DSP>80</DSP>
            <FF>22062</FF>
            <LUT>18272</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mlp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mlp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TDATA</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TVALID</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_TREADY</name>
            <Object>in_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TDATA</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TVALID</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_TREADY</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>mlp</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_axi_transfer_fu_4076</InstName>
                    <ModuleName>axi_transfer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4076</ID>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>axi_transfer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineDepth>12</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>121</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>248</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>axi_transfer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>axi_transfer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>axi_transfer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>axi_transfer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>axi_transfer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>axi_transfer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ce</name>
                    <Object>axi_transfer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_return</name>
                    <Object>axi_transfer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>in_r_TDATA_blk_n</name>
                    <Object>axi_transfer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>out_r_TDATA_blk_n</name>
                    <Object>axi_transfer</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>out_r_TREADY</name>
                    <Object>out_r</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>out_r_TDATA</name>
                    <Object>out_r</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>out_r_TVALID</name>
                    <Object>out_r</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>in_r_TVALID</name>
                    <Object>in_r</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>in_r_TDATA</name>
                    <Object>in_r</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>in_r_TREADY</name>
                    <Object>in_r</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>value_r</name>
                    <Object>value_r</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>loop_r</name>
                    <Object>loop_r</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>mlp</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.101</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_35_1>
                        <Name>VITIS_LOOP_35_1</Name>
                        <TripCount>inf</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>27</min>
                                <max>809292</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>27 ~ 809292</PipelineDepth>
                        <VITIS_LOOP_45_2>
                            <Name>VITIS_LOOP_45_2</Name>
                            <TripCount>2</TripCount>
                            <Latency>22</Latency>
                            <AbsoluteTimeLatency>0.220 us</AbsoluteTimeLatency>
                            <PipelineII>10</PipelineII>
                            <PipelineDepth>13</PipelineDepth>
                        </VITIS_LOOP_45_2>
                        <VITIS_LOOP_54_3_VITIS_LOOP_55_4>
                            <Name>VITIS_LOOP_54_3_VITIS_LOOP_55_4</Name>
                            <TripCount>44096</TripCount>
                            <Latency>440966</Latency>
                            <AbsoluteTimeLatency>4.410 ms</AbsoluteTimeLatency>
                            <PipelineII>10</PipelineII>
                            <PipelineDepth>17</PipelineDepth>
                        </VITIS_LOOP_54_3_VITIS_LOOP_55_4>
                        <VITIS_LOOP_60_5_VITIS_LOOP_61_6>
                            <Name>VITIS_LOOP_60_5_VITIS_LOOP_61_6</Name>
                            <TripCount>384</TripCount>
                            <Latency>3846</Latency>
                            <AbsoluteTimeLatency>38.460 us</AbsoluteTimeLatency>
                            <PipelineII>10</PipelineII>
                            <PipelineDepth>17</PipelineDepth>
                        </VITIS_LOOP_60_5_VITIS_LOOP_61_6>
                        <VITIS_LOOP_66_7>
                            <Name>VITIS_LOOP_66_7</Name>
                            <TripCount>198</TripCount>
                            <Latency>1986</Latency>
                            <AbsoluteTimeLatency>19.860 us</AbsoluteTimeLatency>
                            <PipelineII>10</PipelineII>
                            <PipelineDepth>17</PipelineDepth>
                        </VITIS_LOOP_66_7>
                        <layer1_loop>
                            <Name>layer1_loop</Name>
                            <TripCount>64</TripCount>
                            <Latency>360576</Latency>
                            <AbsoluteTimeLatency>3.606 ms</AbsoluteTimeLatency>
                            <IterationLatency>5634</IterationLatency>
                            <PipelineDepth>5634</PipelineDepth>
                            <VITIS_LOOP_74_8>
                                <Name>VITIS_LOOP_74_8</Name>
                                <TripCount>561</TripCount>
                                <Latency>5630</Latency>
                                <AbsoluteTimeLatency>56.300 us</AbsoluteTimeLatency>
                                <PipelineII>10</PipelineII>
                                <PipelineDepth>26</PipelineDepth>
                            </VITIS_LOOP_74_8>
                        </layer1_loop>
                        <layer1_bias>
                            <Name>layer1_bias</Name>
                            <TripCount>64</TripCount>
                            <Latency>70</Latency>
                            <AbsoluteTimeLatency>0.700 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>8</PipelineDepth>
                        </layer1_bias>
                        <layer2_loop>
                            <Name>layer2_loop</Name>
                            <TripCount>64</TripCount>
                            <Latency>577</Latency>
                            <AbsoluteTimeLatency>5.770 us</AbsoluteTimeLatency>
                            <PipelineII>4</PipelineII>
                            <PipelineDepth>326</PipelineDepth>
                        </layer2_loop>
                        <layer2_bias>
                            <Name>layer2_bias</Name>
                            <TripCount>64</TripCount>
                            <Latency>70</Latency>
                            <AbsoluteTimeLatency>0.700 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>8</PipelineDepth>
                        </layer2_bias>
                        <layer3_loop>
                            <Name>layer3_loop</Name>
                            <TripCount>64</TripCount>
                            <Latency>577</Latency>
                            <AbsoluteTimeLatency>5.770 us</AbsoluteTimeLatency>
                            <PipelineII>4</PipelineII>
                            <PipelineDepth>326</PipelineDepth>
                        </layer3_loop>
                        <layer3_bias>
                            <Name>layer3_bias</Name>
                            <TripCount>64</TripCount>
                            <Latency>70</Latency>
                            <AbsoluteTimeLatency>0.700 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>8</PipelineDepth>
                        </layer3_bias>
                        <layer4_loop>
                            <Name>layer4_loop</Name>
                            <TripCount>6</TripCount>
                            <Latency>344</Latency>
                            <AbsoluteTimeLatency>3.440 us</AbsoluteTimeLatency>
                            <PipelineII>4</PipelineII>
                            <PipelineDepth>325</PipelineDepth>
                        </layer4_loop>
                        <layer4_bias>
                            <Name>layer4_bias</Name>
                            <TripCount>6</TripCount>
                            <Latency>68</Latency>
                            <AbsoluteTimeLatency>0.680 us</AbsoluteTimeLatency>
                            <PipelineII>10</PipelineII>
                            <PipelineDepth>19</PipelineDepth>
                        </layer4_bias>
                    </VITIS_LOOP_35_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1237</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>286</UTIL_BRAM>
                    <DSP>80</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>22</UTIL_DSP>
                    <FF>22062</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>18272</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>25</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>mlp</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst_n</name>
                    <Object>mlp</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>in_r_TDATA</name>
                    <Object>in_r</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>in_r_TVALID</name>
                    <Object>in_r</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>in_r_TREADY</name>
                    <Object>in_r</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>out_r_TDATA</name>
                    <Object>out_r</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>out_r_TVALID</name>
                    <Object>out_r</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>out_r_TREADY</name>
                    <Object>out_r</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="axis&lt;ap_uint&lt;32&gt;, 1, 1, 1&gt;*" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="in_r" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="axis&lt;ap_uint&lt;32&gt;, 1, 1, 1&gt;*" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="out_r" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in_r:out_r</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_r" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="in_r_">
            <ports>
                <port>in_r_TDATA</port>
                <port>in_r_TREADY</port>
                <port>in_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r" type="axi4stream" busTypeName="axis" mode="master" dataWidth="8" portPrefix="out_r_">
            <ports>
                <port>out_r_TDATA</port>
                <port>out_r_TREADY</port>
                <port>out_r_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in_r">both, 8, 1, 1</column>
                    <column name="out_r">both, 8, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, axis&lt;ap_uint&lt;32&gt; 1 1 1&gt;*</column>
                    <column name="out">out, axis&lt;ap_uint&lt;32&gt; 1 1 1&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Name, HW Type</keys>
                    <column name="in">in_r, interface</column>
                    <column name="out">out_r, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

