.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000100000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
001000000000000000
000000000000011000
000011010000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
001100000000000000
000000000000000000
000000000000000001
000001010010010001
000000001001110000
001100000000011100
000011010001000000
000000000000000000
100100000000000000
000000000011110010
000000000001010000
000010111000000100
000010110000000001
000000000000000001
000000000000000000

.io_tile 19 0
010010000000000010
000110110001100000
000000000000000000
000000000000000001
000000000011100001
000000000011110000
001100111000000100
000000001000000000
000000000000000000
100100000000000000
000001011000010010
000000000001110000
000000000000000100
000000000000000001
000000000000000001
000001010000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000010000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000100000000000000
000001011000000000
000000000000000000
000000000000000100
000000000000010001
000000000000000000
000000000000000000

.io_tile 24 0
000010000000000010
000110110000010000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001010000000000100
000000110000010000
000000000000000000
100100000000000000
000000000010110010
000000000011010000
000010000000000100
000010110000010001
000000000000000001
000000000000000000

.ipcon_tile 0 1
000000010000000111000011101001001110110000110010001000
000000010000000000100011101011000000110000110000000000
001000000000000000000000000111001100110000110000001000
100000000000001111000000001011010000110000110010000000
000000000000000000000111111011001110110000110010001000
000000000000000000000111111111010000110000110000000000
000010000001011111000111110001011010110000110010001000
000001000000101011000011101101110000110000110010000000
000000000000000111000111011101111110110000110000001000
000000000000000000000111000001110000110000110010000000
000000000000001011100000010101001110110000110010001000
000000000000000011100011011001110000110000110000000000
000000000000000111100010001011111110110000110010001000
000010000000001001000011100011000000110000110000000000
000000000000000011000010001111111010110000110001001000
000000000000001001100110010101000000110000110000000010

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000101100001000000100000000000
000000000000000000000000000000001111000001010000000100
001001001000000011110000001101101100001101000000000001
100010000000000000100000000101000000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010100000001111100000000000000000000000000000000000
000000000000001000000000001000011000000010000101000000
000000000000000111000000000011000000000000000000000000
000000001010001000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000010110001000000000000000101000000000000
001000000000000111000010001000000000000000
100000000000000000100100001101000000000000
110000000000000001000111100000000000000000
010010000000000000000000000011000000000000
000000000000000000000000001000000000000000
000000000000000000000011110001000000000000
000000000000000011100010001011000000000010
000010000000010111000111100011100000000000
000000000000000000000000001000000000000000
000000000000001001000000001111001111000000
000001000000000001000000000000000000000000
000000000000000000100010011101001110000000
110000000001010011100000000000000001000000
110000000000100000100010010011001001000000

.logic_tile 7 1
000001000000100000000000000000000000000000000000000000
000010000100010000000000000000000000000000000000000000
001000000000001111100111100000000000000000000000000000
100000000000001101100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000001111110000000000100000000
000010100000000000000000001011000000000011000010000000
000000000000001000010110000000000000000000000000000000
000000000000001011000000001111000000000010000010000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000011000001111000000100000000000000
000000000000000000000100000011100000001110000000100000
010000000000010101000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000010000000001000000100100000000
000000000001010000000011110000001000000000000000000000
001001001000001000000000000101101010011111100000000000
100010000000000101000000000111001010101111100000000100
110000000000000001000000000000000000000000000000000000
110000000001010001000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000010000000001001100000000000000000000000000000000000
000000001010000000000000000101101111010111110000000000
000000000000000000000000001001001010101111010000000000
000010000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000100001000111010011101000011111110000000000
000001000100000000000111011001011101101110100000000000
001000001010000000000110000101011101010111100000000000
100000000000001001000000001111001010111111100000000000
010000000000000001000011100000000000000000000100000000
110000000000000000100000000011000000000010000000000000
000000001010101000000000000000000000000000000000000000
000000000001011011000000000000000000000000000000000000
000000000000001001100000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000001000101001000000000000011001010100000000000100
000000000000010011000000000011001001000100000000000000
000000000011010000000000010000000000000000000000000000
000100000100000000000010000000000000000000000000000000
000000000000000000000010000111111101111111010000000000
000010100001010000000000000001101100010111100000000000

.logic_tile 10 1
000000000000001000000011000001000001000001010100000001
000000000000000001000000001111101011000001100011100000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000001010000000100000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000001110000000000000000001000000000000000100000100
110000000001010000000000000000000000000001000001000010

.logic_tile 11 1
000000001010000111100111101011011010111111100000000000
000000100000000000100100001001001011101011100000000000
001000000000001111000000000111111001011111110000000000
100000000000000001000011100011101010100110110000000000
110000000000100000000111100011011011010100000000000000
010000000000010000000100000000111010001000000000100000
000000000000001001100000010011011111111011110000000000
000000000000000111000011011001011110101011010000000000
000000001010001111100110010000011000000100000100000000
000010100001000011000011010000000000000000000000000000
000000000100000000000111001001111001010111100000000000
000000000000000000000000001011011110111011110000000000
000000000100001000000111001001001110001001000000000000
000000000000000111000011110111000000001010000001100000
000000000000001001000010000000001110000010000000000000
000000000000000011000000000000011111000000000000000000

.logic_tile 12 1
000000000000000000000000000000001100000100000100000000
000000001011000000000000000000000000000000000000000000
001001001000000000000000000000000000000000000100000000
100010000000000000000000000011000000000010000000000001
110000000000000000000000000011000000000000000100000000
010000000000001001000000000000000000000001000000000000
000010000000000000000000001000001100000100000000000000
000001000000000000000000000111001010010100100001000000
000000001000000111010000011011101010001001000000000000
000000000000001011000011000011100000001010000001000000
000000000000000000000010000000011110000100000000000000
000000100000001011000100001111011010010100100001000000
000000000000100000000000000000001100000100000100000000
000000000000010000000011110000000000000000000000000000
000000000000000000000010000000000000000000100100000000
000000000000000111000000000000001100000000000010000000

.logic_tile 13 1
000000000000001000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001001001000000000000000000000000000000000000100000000
100000100000000000000000001011000000000010000000000000
010000000100001000000011100000001100000100000010000000
110000000000000101000100000111001100010100100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001001000110110000000000000000000000000000
000000000000010011000111000000000000000000000000000000
000101000000100001100000001000000000000000000100000000
000000101101000000000000000111000000000010001001000000
000100001000000001000000000101001110111011110000000000
000000000000000000000011110001011101010111100000000000
010000000000000000000000001001001100111110000000000000
100000100000000001000000000011011001111111010000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110100000000011100011001011000000000000000000
100000000001010000000000000101111001000100000001000000
110001001010001000010111100000000000000000000000000000
110000000000000111000110000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000001010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101000000011100111100101001100001101000000000000
000001000000000000000110000111100000001000000010000000
010011000001010000000000000000000000000000000110000000
100011000010100000000000001111000000000010000001000000

.logic_tile 15 1
000001001000111000000000000101101110011111110000000000
000000000000010001000010001101101001001111010000000000
001000000000001000000000000001001100000001000000000000
100000001111011011000000000101000000000110000000000100
110001000000000000000111000000000001000000100100000000
110010000000000111000100000000001000000000000000000100
000000000000000000000000001011100001000000010010000000
000001000000000000000010010011001101000001110000000000
000000000000001000000000001000000000000000000100000000
000000000001000101000000000001000000000010000000000001
000000000000000111000110100000000000000000000000000000
000000000000001111100100000000000000000000000000000000
000010001001110000000111000000000001000000100100000010
000000000000100001000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000001111000000000101011110110110110000000000
000000000000001011000011110101111011111010110000000000
001000001000000000000000001011011010110111100000000000
100000000000000011000011110111001111110111010000100000
110000000000100111100010001001011011101101010100000000
110010100000000001110111111001001000011000100000000000
000001000000001001000000000000011100000100000100000010
000000100000001111000011000000000000000000000000000000
000000000001010011000000010101001110101110100000000000
000000100000100111000010000101011000101111110000000000
000000000000000000000000000001011010011110110000000000
000000000000000111000000000011101111101110110000000000
000000001000000000000010010000000000000000000000000000
000000000001000000000011010000000000000000000000000000
000000000000000000000000011011011010011111100000000000
000000000000001111000011001101101111011111010000100000

.logic_tile 17 1
000000100000000000000000001101001110011111110000000000
000001000000010000000010010001111101011001110000100000
001000000000001000000000010011011001111111110000000000
100000000000001101000011101101011100000111010000000000
010000001011011000000000000000001110000100000100000000
010000000000001111000011110000000000000000000000000000
000001000000000001100000011011101111000111110000000000
000010000001010000000011101011111011011111110000000000
000000000000000000000110001101000001000001000000000000
000010000000000001000010000101001100000001010001000000
000000001010001111000011100111001111010111100000000000
000000000000000101100010101111101101110111110000000000
000000001000001111100111000101001101000000000000000000
000000000000000111100010100000011111001001010001000000
000001000000100000000110100000000000000000100100000000
000000100000010000000000000000001110000000000000000010

.logic_tile 18 1
000000000100000000000110100011000000000000000100000000
000000000000000000000100000000100000000001000000100000
001000001100001001000110100101111000000111010000000000
100000000000001111100110111101111001111111110000000000
110000000000001111100000010000001010000100000100000000
010000100000100001000011010000000000000000000000000100
000000000000000001000111100000001010000100000100000001
000000001100001111000000000000000000000000000000000000
000000001010010000000110011001111001110110110000000000
000010100000001011000011100111101100111010110000000000
000001000000001000000000011011111101110110110000000000
000010100000000011000011100101101000110101110000000000
000000001110000000000000001000011110010000100000000000
000000000110000000000000000001011100010100000010000010
000000000000000001000000010011111011101111110000000000
000000001000000000100011011001001000101001110000000000

.ramb_tile 19 1
000000000001110001000010011000000000000000
000000111000010000000111001011000000000000
001000000000000000000000010000000000000000
100000000000001001000011101001000000000000
110000000110010000000000001000000000000000
010000000000000000000011111111000000000000
000000000010100000000000000000000000000000
000001000001000000000000000111000000000000
000000000011110001010000001101000000000100
000010100000100000100010010011100000000000
000001001100001000000000000000000000000000
000010000000001011000010001111001100000000
000000001000011000000000001000000000000000
000000000001001011000010011001001001000000
010000000000000000000010010000000001000000
010010000000000000000011000001001111000000

.logic_tile 20 1
000010100000101000000000010000001010000100000100000000
000000000000010011000011110000010000000000000010000000
001000001100100111100000000101001101011110100000000000
100000000000010000000000001111001111101111110000000000
010001000000000111100111101000001100000100000000000000
110000000000000000100110011111011110010100100000000001
000000000000000000000111000000011010000100000100000001
000000000000100000000100000000010000000000000000000010
000000000000001000000111100001100000000000010000000001
000010000000010011000100000111001001000001110000000000
000000000000000000010111111001011101111011110000000000
000000001110000000000011100111011101101011010000000000
000000001000000001000011110000000000000000000100000000
000000000000000000100011001111000000000010000010000000
010000000000000000000011011011011100110010110000000000
100000000000001101000010100111011111111011110000000000

.logic_tile 21 1
000000000100001001000000001001101100001001000000000001
000000000000000101100010010011100000000101000010000000
001001000000001000000111000111101010110000010100000000
100000100000000011000110110001101010111001100000100000
110000001000001101000010010101001110001000000000000000
010000001100000111100010001001010000000000000000100000
000000000000001111100000000101111000010111010000000000
000000100000001111100000001101001111000011110000000000
000000000000000111010111010111011101001111100000000000
000010100000000000000111011101101000001110010000000000
000000000001111001100111100001000000000000010000000000
000000001100110111000000001111001101000000000000000000
000000001010000011000000001001011010100100010100000000
000010100000000000100010001001001000110100110000000000
000001000000000000000111100000001111010100000000000001
000000101101000000000100000011001101010000100000000010

.logic_tile 22 1
000000000000000000000000001000000000000000000110000000
000000000000000000000000001001000000000010000000000000
001100000000100001100000010000000000000000000000000000
100000001111010000000010010000000000000000000000000000
110010100000000111100000001001101100110110110000000000
010000000000000000100000000101011010111010110000000000
000000000110000111000000001000000000000000000100000000
000000000001000000000000001111000000000010000011000000
000000000000000000000011110000000000000000000000000000
000000001100000000000111100000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000001000000000000010000000000010000000000000000000000
000001000010001000000000000000011000000100000100000000
000000000000000001000000000000000000000000000000000000
000001000000000000000110010000000000000000000100000000
000010000000000000000010000111000000000010000000000001

.logic_tile 23 1
000001000000000000000000011000000000000000000110000000
000000000000001111000011010001000000000010000001000000
001000000000000000000000000101111100000100000000000000
100000000000001001000000000000010000001001000000000100
010000000000000000000000001000011100010100000000000001
010000000000000000000000000101001000000110000000100000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000000111100001000001010000000001
000000000001000000000000000111001010000001100000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010001101000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000001100001111000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000010100000000000011101001111000110000110010001000
000000010000000000000000000101100000110000110000000000
001000000001001011100111101011101100110000110000001000
100001000001001011100000000011010000110000110010000000
000000000000000111000000001001011100110000110000001000
000000000000000000100011101011110000110000110001000000
000001000000000111000011100111111000110000110010001000
000010100000000111000000000011100000110000110000000000
000000000000001111100011000111001100110000110000101000
000000000000000011000111000111010000110000110000000000
000000001100001011100111100111101100110000110000001000
000000000000001111100111111101000000110000110001000000
000000000000001011100111100111111110110000110000101000
000000000000000111000000000101100000110000110000000000
000000000001101111000111011111011010110000110000001000
000000000001011011000111010101110000110000110000100000

.ipcon_tile 0 2
000001000000001001000000000101111100110000110000001000
000000001000001111000011100001000000110000110001000000
001000000000001111100011101111011100110000110000001001
100000000000001111100000001111010000110000110000000000
000000000000000000000000000011001010110000110000001000
000000000000001011000000001011000000110000110011000000
000000000000001111100000000111001100110000110010001000
000000000000001111000000000001100000110000110000000000
000000100001001111000111101001111000110000110000001000
000001001000001111100010000011010000110000110010000000
000000000000000011100011100111111110110000110001001000
000000000000001001000011101111010000110000110010000000
000000000000000111100010001111111100110000110001001000
000000000000000000000110010001010000110000110000000000
000000000000000001000010000001011010110000110000001000
000000000000001001000010001011100000110000110000100000

.logic_tile 1 2
000000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001100000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000110010001100000000000001000000000
000000000000000000000011010000000000000000000000001000
001001000000000001100000000111100000000000001000000000
100000100000000000000000000000001101000000000000000000
010000000000001000000000000011101001001100111000000000
010000000000001111000000000000001111110011000000000000
000000001000100000000000001000001001001100110000000000
000000000000010000000000000111001100110011000000000000
000000000000000000000110100101001000000100000100000000
000000000000000000000000000000010000001001000000000000
000000000000000011000000010000011100000100000100000000
000000000001000000000010000101010000000000000000000000
000000000000000000000000010001100001001100110000000000
000000001111000000000010000000001110110011000000000000
010001000000001011000110000000000000000000000100000000
100010000000000001000000001111001010000010000000000000

.logic_tile 4 2
000000000000000000000110001101001011110000110000000000
000000100000000000000010010101011101100000110000000001
001100000110001101100000001101111001000000100000000000
100000000000000101000000000001101010000000000010000000
010000001000000000000000000000000000000000000000000000
010000000000000001000010000000000000000000000000000000
000000000000001101100110101000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000000000000000000101001000000010000000000000
000010100000000000000000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000101000000000000011110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000000011101001010111010000000000
000000000000000000000000001001111011000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000001000000000111100010000000000000000000000000000000
000010000001010000000100000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000001000000001101000010010000000000000000000000000000
000001000000100000000000001011001101111111010010000000
000010000000010000000000001101101100011111100000000000
000000001000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.ramt_tile 6 2
000000010000000000000000001000000000000000
000000010000000000000000001111000000000000
001000011000000000000010001000000000000000
100000010000001001000100000111000000000000
110000000000000001000000000000000000000000
110000000000001001100000000111000000000000
000000000001111000000000001000000000000000
000000000000111011000010011011000000000000
000000000110000000000000000111000000000000
000000000000000000000000000101100000100000
000001000000001000000111001000000001000000
000000000000000011000100001101001001000000
000000000000000011100010001000000001000000
000000000000000000100010010111001000000000
110000000000001111000010001000000000000000
010000000000011011000100000101001010000000

.logic_tile 7 2
000000000000000111100000000111001100001001000100000000
000000000000000000000000000011110000001000000010000010
001100000000000000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000010000000000000111100001000000000000000000
000000000000100000010000000001101111000000010000000000
000000000000101000000110100000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001010000010000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000100000000000000011100000000000000000000000000000

.logic_tile 8 2
000000001100001000000110100000000000000000000000000000
000010100000001111000000000000000000000000000000000000
001010100000010000000000000000000000000000000000000000
100001000000100000000010110000000000000000000000000000
000101000000001000000011001000011010010000100000000000
000010000000000111000100001001001000000000100000000001
000001000001010001100000000101001110000000000000000000
000000101100100101000000000000111010100000000001000000
000000001010000000000010000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000010001100000000000000000000011010010100100110000000
000001000000000000000000001011001001010000101001000001
000001000100000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000011000100000111000000000000000000000000000000000000
000010001100000101000000000000000000000000000000000000
001000000000001111100111100011011101011111110000000000
100010100000000001000000000001101100000111110000000000
110000000000000000000000000000001110000100000100000000
110000000000000000000000000000000000000000000000000000
000000001000000000000000001011011101010111110000000000
000000000000000000000000000011111101100111110000000000
000000000000000000000000011111111000111111110000000000
000001000001001001000011111011001100001011100000000000
000000000000000101100011111001011001100000010000000000
000000000000000001000011011001001111111000100000000100
000001000000001000000010000000000000000000000000000000
000010000001000111000000000000000000000000000000000000
000000001010001000000000010000000000000000100100000000
000000000000001011000011000000001110000000000000000000

.logic_tile 10 2
000000000000000000000111111001011101100110110000000000
000001000001000000000011110111111101011111110000000000
001000001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000011000001011010111110100000000000
010110000001000000000000001101101110111101100000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000001010000000000010101111101011111100000000000
000000000000100000000010000111011111010111110000000000
000000000000000111100011111000000000000000000100000000
000000000000000000100111010011000000000010000000000000
000000001010101001000000000111011110000000000000000001
000000000000011111000000000000001101001001010000000000
000000000000101111000110000000000001000000100100000000
000000000000010001000000000000001100000000000000000000

.logic_tile 11 2
000000000010101101000011100111101011111001000000000000
000010100001000101100100000001011111110000000000000100
001100100000000000000110100101011110110001010000000000
100001000000000011000011100101011000110000000000000010
010000000000000101000111110101100000000000000100000001
110001000000000101000111010000000000000001000000000000
000000000000000011100110001111011110011111110000000000
000000000001011001100000001111101111001111100000000000
000000000110010101100000000001101111010111010000000000
000000000001110000000000000111111000111111100000000000
000000000000000101100000000000000001000000100100000000
000010000000000000000000000000001010000000000010000000
000000000000010001000010001001001100000001000000000000
000100000110101111100010001101100000001001000000000000
000000000000001101100111101101111000010111100000000000
000010000000000001000010010011011110111111100000000000

.logic_tile 12 2
000000000110000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
001000000000000000000000000011011111110110110000000000
100000000001000000000000001111001011110101110000000000
010000000110000000000010001011011100111111100000000000
110000100000000000000000001011001100111101000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001001000000000011100000000000000100000000
000000100000000011100010000000000000000001000000000000
000100000000000000000000000000000000000000000000000000
000000101000000000000010000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 13 2
000101000000100101000000000000000000000000000000000000
000010000000011101000000000000000000000000000000000000
001000000000000000000000000111111000001011000100000001
100000000000010000000010100001010000000011000000000010
010100101010000000000011100000011111010000100000000000
110000000000000000000000000001001101010100000001000000
000010001011010000000010111000000000000000000100000000
000001000000100000000011111101001111000000100000000001
000000000000000000000000010011111011000110000100000000
000010000000000000000010010000111011101001000000000000
000000101000000000000111100000000000000000000000000000
000010101110000000000111000000000000000000000000000000
000000000000000000000000010101100000000000000100000001
000000100100000000000011100000101101000000010000000000
000000000000001011100000011000000001000000000100000000
000000000000001011000010011111001011000000100000000100

.logic_tile 14 2
000000001010000111000010000101111100111111100000000000
000000000000000000000011111011101011111110000010000000
001000000000000101100011111001100000000001000000000000
100010100000000000100010001111101111000010100000000100
110100000000001111000110110001011000111110000000000000
110000000000001011100010010111011001111111100000000000
000000000000000111000011110101000001000000100000000000
000000000000000000100011000101001101000000000000100000
000000000011010101100111100011001100000000000110000000
000000000000100000000011100000010000001000000000000000
000000000000100011100111101011111011001101000100000000
000000100001000000100010010001101110001000000000000000
000011100000000001000010010101001001001111100000000000
000011101100000000000010000111111011011111110000000000
000000000000001000000000000001001100001001000000000000
000000000000001011000010101001110000000101000010000000

.logic_tile 15 2
000010000001001111000110001001101010110010110000000000
000001001000000011100100001111011010110111110000000000
001000000000000101100011100000000000000000000100000000
100000000000000000000110100001000000000010000000000000
010000000101011001000111101011111110010111100000000000
110000000001010001100111111001111111110111110000000000
000001000000000011100010001111011011011111100000000000
000010100000000101100011101011101010101011110000000000
000000001000000001000000001011001011101000000000000000
000000001111000000000000000111001011111000100000000000
000000000000000000000010001111001110011110100000000000
000000000110000000000000001011011001101111110000000000
000000000001010111100010101001101110110111110000000000
000000000000101111000000001111101010011011100000000001
000001000000000111000010011001001111110110110000000000
000000100000000000100011101101011101110101110000000000

.logic_tile 16 2
000000000000000101000110101001111001111001010000000000
000000000000000000100010101001101000100000000000000000
001010000000100101000110010011100000000001000000000000
100001000000010101000011001111101011000001010000000100
110000000110000000000010111000001101010000100000000000
010000001101010011000110101111011101000000100000000100
000000000001001011100011100101101010011110100000000000
000000000000000111100000000001011100101111110000000000
001010000000000001000110011001000000000001000000000000
000000000000000000000011111011101111000010100000000001
000001000001110000000111100000000001000000100100000100
000010000001110000000010110000001010000000000000000000
000001100000000000000110110001011100010111100000000000
000011100000010000000010101001011011110111110000000000
000000001000100001000110101111111010101111110000000000
000000000000011001000000000111011010011110100000000000

.logic_tile 17 2
000000000001000101000011100001101100110110110000000000
000000000011010000000011101101111110110101110000000000
001100000100001011100011100000011000000000000100000001
100100000000000111100000001101000000000100000000000001
010000001000000001100011100011001100101111110000000000
010000001100000001100110100111011100011110100000000000
000000000000101001100000001111001110111111010000000000
000000000000000011000011110001011010101011010000000000
000000100000000001000010100001001001110001010000000000
000000000000001111100111100101011010110000000000000000
000000001000000000000000000111111101111111100000000000
000000000001000111000000001111001110111101000000000000
000000000000000101000010110101111010101111110000000000
000001000000000000100111101111101110010110110000100000
000000000110001001000000000011001111111110000000000000
000000000111001111100010001011101111111111100000000000

.logic_tile 18 2
000000000000101111100000011011011111110111110000000000
000000000011000001100011111001111110110001110000000000
001000000000100111000111110001001111110001010000000010
100000000000011001000111100011011010110000000000000000
010001000000000001000111101011111101101000010100000000
010010000000000000000100000011011000011101100000000000
000000001000100101000010100000001100000100000100000000
000000000000001101000111000000000000000000000000000100
000000000000000111100011101001001100111110000000000000
000000000000000001000000001111011011111111100000000001
000000000000000001000011100101111010010000100000000000
000000101100000001000110000000101110000000010000000100
000000000110001001000111100001111000111101010100000000
000000000000001111000000000111101010100000010000000000
000000000000000111000111000011111111101110100010000000
000000000000000000000110001011111011011111110000000000

.ramt_tile 19 2
000001010001010000000010000000000000000000
000000110010100000000100001101000000000000
001001010010100111000010001000000000000000
100000110000011111000100001111000000000000
110000001000000000000010000000000000000000
110010000000000000000000001011000000000000
000000000000000001000000001000000000000000
000000000000000111000000000001000000000000
000001000000000000000000000001000000000000
000000000000000000000010000111100000000000
000000000000001001000000001000000001000000
000000000000001011100000001001001110000000
000000001100000011100111001000000001000000
000000000000000000000000000001001100000000
010000001010000000000000001000000001000000
110000000000000001000010000011001010000000

.logic_tile 20 2
000010000001001101000000010011111011011111100000000000
000000000000000011000010000111101110101011110000000000
001000000110000101000010110101111111010111110000000000
100010100001010000000011101101001010101111010000000000
110010100000001000000111101101001111111011110000000000
010000000000100001000111101001111010101011010000000000
000000000000000011100000000011000001000001000000000100
000000100000101011100000000011001001000001010000000000
000000000110000001100000010001101010100000010000000000
000000000000000111000011110001001111111000100010000000
000000001010000000000111000101000000000000000100000000
000000000001010000000100000000100000000001000000000000
000000000000000111000011100000000000000000100100000000
000000000000000000000111100000001011000000000001000000
000000001011000001100000000011001000000001000000000000
000000000000000000000000000001010000001001000001000000

.logic_tile 21 2
000000000000010000000110010111011000010000000100100000
000000000000101011000011110000001101100000010001000000
001000001110000001100000000101001010001000000100000000
100000000000000101000000000011010000001100000000000010
010000000000000011100010101011101011010110000000000000
010000000000010111100010010111101011010111110000000000
000000000000001101000010000111100001000000010110100000
000000100000000001000000001001101010000000110000000000
001000000000100001100110011011101011010111100000000000
000000000001000000000110001101101111010101100000000000
000000001100100000000010010001011010000000000000000000
000000100001010000000110010000011101100000000000000000
000000000010001000000000001111100001000001010100000000
000000000000000001000000000001101010000000100010000000
000000000100000001100110010011111010001000000000000000
000000001010000000000010001101110000000000000000000000

.logic_tile 22 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000010000000000000111101001010000100100000000
100000000000100000000010101111111101010100000010000000
010100000000100000000011100000000000000000000000000000
110010000001010000000010100000000000000000000000000000
000000000110000001000000001111111000111011110000000000
000000000000000000100010111101111111101011010000000000
001000000001110000000110000000000000000000000000000000
000010100101110000010000000000000000000000000000000000
000001001011010000010111100000000000000000000000000000
000010100000110000000100000000000000000000000000000000
000000001110000101100000001000001100000010100110100000
000000000000000000010011100101011110010010100000000000
000000000000000000000111010000011011010110100100000000
000000000000010000000110101101001111010000000000100000

.logic_tile 23 2
000011100000001000000111100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
001000000000100000000010000000011110000100000100000000
100000000001010000000100000000000000000000000000000000
110001000100000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000100000000000000010101101000010100000010000000
000010000000000111000011100000011100100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000001100000000000000100000000
000000100000000000000000000000100000000001000000000000
010000000000100111000000000001000000000000000100000000
100000000001000000100000000000000000000001000000000000

.logic_tile 24 2
000000000000100000000000010000000000000000000000000000
000000001101010000000011110000000000000000000000000000
001001000000100000000000000000000000000000000000000000
100010100000010000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000001000000100000100000000
000010000000100000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000010100000000111000011101011011000110000110000001000
000000001010000000000000001111010000110000110000100000
001000000001010111000011110101111100110000110010001000
100000000000100111000011010001010000110000110000000000
000000000000001000000000000101011110110000110000001000
000000000000000111000011101111010000110000110001000000
000001000000000111000111100111001100110000110010001000
000000000000000000000011101101010000110000110000000000
000000100000010111100011111111011010110000110000101000
000001001111111111000110110011110000110000110000000000
000001000000001111100000000001111110110000110000001100
000000100000000011100011111011000000110000110000000000
000010000000000011100111011011101000110000110000001100
000001001010000000100111101101010000110000110000000000
000000000000000111000111111001101100110000110000001000
000000000000000000000111100001100000110000110011000000

.ipcon_tile 0 3
000000000000010001000011101011101000110000110000001000
000000000000001111000010001001010000110000110001000000
000000000000000001000110101011101010110000110010001000
000000000000000000100111101101010000110000110000000000
000000000000000000000010000001001110110000110000001000
000000000110001111000100001011000000110000110000000100
000000000000000111000011101001011110110000110010001000
000000000000000000100111101111110000110000110010000000
000000000000000001000111010001101100110000110001001000
000000001000001001100011110001100000110000110000000000
000000000000000011100000000101111010110000110000001000
000000000000000001000000000101010000110000110010000001
000001000000010111100111100111101100110000110000001000
000010100000001111100100000011010000110000110000000100
000000000000001000000111111111001110110000110000001000
000000000000001111000011110001010000110000110000000001

.logic_tile 1 3
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000100000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000001000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000001000000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000001000000000000011111000010111100000000000
100010100000000101000000000101001111111011110010000000
110000000000001000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000100000000000000000000000000000000000000000000000
000000001000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000001001000111100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 5 3
000000000000000000000000001001111010001111100000000000
000000000000000000000000001001111011011111110000000001
001000000010000000000110100011100000000000000100000000
100000000000000000000010010000100000000001000010000000
110001000000000000000010000000000000000000000000000000
010010000001000000000100000000000000000000000000000000
000000000000000000000000010000011100000100000100000000
000000000000000000000011100000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000100000000000000000001011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000011100000000000000000
000000011010000000000111100101000000000000
001000000000000000000000000000000000000000
100000000000000111000000000011000000000000
010000000000100001000000001000000000000000
010010000000000000100000000001000000000000
000000000000000011100000000000000000000000
000000000000000000100000001011000000000000
000000000000000011100111001111000000000001
000000000000000011000100000011000000000000
000000000001010001000000001000000000000000
000000100000100001000000001111001111000000
000000000000100001000000000000000000000000
000000000000010111000010000011001110000000
010000000000000000000000000000000001000000
110000100000000000000010001001001100000000

.logic_tile 7 3
000001000000100111000000000011111110011111110000000000
000000000000010001100000001111101010001111010000000000
001000000000001000000000000000011110000100000100000000
100000000001011101000000000000010000000000000000000000
010000000000001111100010000000000000000000000000000000
110000101010000111100010000000000000000000000000000000
000000000001011000000111000000011110000100000100000000
000000000000100011000100000000010000000000000001000000
000010001110000000000011101000000000000000000100000000
000000000000100000000100001111000000000010000000000000
000000000000000000010011100001011111011111110000000000
000000000000000000000100001011001110001011110000000100
000000000000000000000011101101001011000000000000100000
000000000000000000000100000001011011000000100001000000
000000000000001101100011000000000001000000000000000100
000000001100000111100000000001001010000010000000100001

.logic_tile 8 3
000000000001000001000011000001001001101011110000000000
000000000000100000110011111001011110011111100000000000
001000000000000000000110110101001110101000000000000000
100000000000000111000111111101011110111000100000000000
010011000000000001000111111101111111111110000000000000
110010000000000001000111010101001000111111010000000000
000000001010000111100111100011101101010111100000000001
000000000000000001000100000101001010110111110000000000
000100000000001000000010100011000000000000000100000000
000110100000001111000100000000100000000001000000000000
000010101000100111000000001000011110000000000000000000
000001000001001111100000001001011111000110100000000001
000001001010001000000110111001011101110111110000000000
000010000000000001000010001001101011110010110000000000
000000000000000111000010000001101000011111110000000000
000000000000001111100000000001011010101110100000000000

.logic_tile 9 3
000010100000000101100010100001011011101011110000000000
000001001000000011100010101011001110011111100000000000
001000000000001001000000011111101100110110110000000000
100000000000000101100011000101001101110101110000000000
010000000000000101000110100111001101011110100000000000
110010000010000000000100001111101000101111110000000000
000000000000000011100000011101101101111110100000000000
000000000000001111100011111011001000111110010000000000
000000100000000011100111010011101001101000010000000000
000000000000001001000011100111011001100100010000000000
000000001010000101100110000001001010000001000000000000
000000000000000000000000000111000000001001000000000000
000000001010001001100111000001001111011111100000000000
000000100000000001000010001011011000101011110000000000
000000001010100001000000000000001001010000000100000000
000000000001010000100000000000011011000000000000000000

.logic_tile 10 3
000000000000101000000000000111011111110010110000000000
000000001000001111000000000111001110111011110000000000
001000000000100000000000010000000000000000000000000000
100000000001011111000011110000000000000000000000000000
010000000000001111000111110000001010000000000100000000
110000001000001101100110101111000000000100000000000000
000000000110011000000110010011001101111001000000000000
000000000000100111000010101101011010110000000000000000
000010001010001011110000010000000001000000000100000000
000001000000000001000011001111001111000000100000000000
000001000000000000000000000001011110101111110000000000
000010000000000000000000000111001111011110100000000000
000000000000001011100111111101100001000001000000000001
000000000000001011000010000001101011000010100000000000
000000000000000011100110001101011000101111110000000000
000000100000000001000100000111011100101101010000000000

.logic_tile 11 3
000000100000000001000010110111001010010001110000000100
000000000001000001000010011111101110010110110000000100
001000000110001000000010000101011011101011110000000000
100000001100000101000110100001011111011111100000000000
010000100000000001000111100111111011000001000000000000
110011100010001001000100001011101110000110000000000001
000100000000000011100111010001011100111001000000000000
000000000000001111100110001001101100110000000000000000
000001000000000111000011000001011011101011110000000000
000010001000000000100010000101011000101111010000000000
000000000000001001010110011001111001000001000000000100
000010100001000001000010001011011010000010100000000100
000000000000000001000110001011000001000011010100000000
000000001000100000100010010101101111000011000000000000
000000000110000011100111111001011101000110100000000000
000000001101000000100110101001011100001111110000000000

.logic_tile 12 3
000001000000011111100000001001011011000000000011100000
000010000010001011100010010111011101001000000001100011
001001000000000000000011011101011001100000000000000000
100000000001001111000011010111101010111000000000000000
010000000000000000000011111001100000000001000000000000
010100000000000101000011111101101101000001010000000000
000000100000011111100110000001000000000000000100000000
000001000000100001000010010000001111000000010000000000
000010000000000000000010010111001100000000000100000000
000001000010000001000010100000110000001000000000000000
000000001000100101000010011011111001010111100000000000
000000001111000001000111100011011101001011100000100000
000000000000000000000000000000001111010000000100000000
000010000001010000000011000000011010000000000000000000
000000000000101111100000000101001100011110100000000000
000000000001000111000000001101101010101111110000000000

.logic_tile 13 3
000001001101001101100000010001100001000000000000100011
000010000000100001000011101001101110000001000001000110
000001000110100000000111110001011001010000100010000000
000000100001000101000111100000011110101000000000000000
000010100000000111100011100111111101111110000000000000
000000000000001001000111101101111111111111100000000000
000100001010110111100110000001111100000001000000000000
000000001110111001100010001111001110000110000000000000
000001100001000001000000001101011100000001000000000000
000010001000000001100000000011101100000001010000000000
000000000000000001000011101001011010001001000000000000
000010001100000101010100000101111000000100000000000001
000000000000100000000000011101101100000000100000000000
000000000000000111000010110011101010000000110000000000
000000000000000111000111000101111111101011110000000000
000000001001010001000010010101011111101111010000000000

.logic_tile 14 3
000000000000000111100111010101111001010110110000000000
000000000000000000000011101001011001101111110000000000
001000000110000101000110011111111011101000010000000000
100000000000001101000011101011111010000000100000000000
010000101010101111100010001001101101000001000000000000
110000000110010001000011100111011000000010100001000000
000011000110101000000111101111011010010000000000000000
000011000000011101000100000011011110010000100000000000
000000000000001000000111000001001011101111110000000000
000000000000100011000111110101111001101001110000000000
000001000000000001100010110011001100111111100000000000
000010001000001001000010100001011011111101000000000000
000000000000100001100000000101011111010000100000000000
000000001001001001000000000000001101000000010000000000
000001000001011101100110000000011100000100000100000001
000000101100000001000100000000000000000000000000000000

.logic_tile 15 3
000010101010000000000111111000011110010000000000000000
000001000000010001000111011011011101000000000010000000
000110000000000101000010111011111001110110100000000100
000111100000101101100110110101011101110000000000100000
000000100000001000000011101011111110000001000000000000
000000100010001001000000001111001001000110000001000000
000000001101010101000010101011101110101110000000000000
000000000000100101000000001011001010010110000000100000
000000100000000000000000011111101111110100000000000000
000000000000001111010010100101101011010100000001000000
000000001000000001000010000101011001010111100000000000
000001000000001001100111111111111000001011100000000000
000000000001000011100010001000000000000010000001100101
000010000000000101000110100001001000000000000010000000
000000001000000000000110110011001111100000010000000010
000000001101001101000010001001011001010000010000000000

.logic_tile 16 3
000011000000001101100000000011011101101011110000000000
000011000000001001100010110111101010101111010000000000
101000000000101111100111010011011001110110110110100001
100000000001000011100110100101101001111001010011000010
110100000001110001000111100000000000000010000000000000
000000000110101001000010110111001111000000000010000000
000001001110001011100000001011011101100011110111100001
000010100010000011000010100101101110110011111011100001
000000000000000111100110000101101111101100000000000000
000000000000000000100010010001111001001100000001000000
000000000000100111000000000001101011110000100010000100
000000000001011001000010000111101111010000100000000000
000001000000001001100110010001011000010111100000000000
000000000110010101000010101101001001001011100001000000
110000001100000111000000000101011100000110100000000000
110000000000000111100010100011111011001111110000000000

.logic_tile 17 3
000011100000000111100110111011101000011111110000000000
000000000000000111000010101101011011000111110000000000
000000000000100000000011100101011011111111010000000000
000000000001000101000100001001011110010111100000000000
000001000000000111000110010011001010000111010000000000
000000100000000000100111100001011111101011010000000000
000000001010001011100111100101111010011111100000000000
000000000000000001100011111001101000010111110000000000
000010100000001001100110000011111000010111100000000000
000000001110101011000011111001111110001011100000000000
000000000110100111000010101111111001100010110000100000
000000000000010000100100001101001111010010100000000001
000000000000000101100010100011011011010111110000000000
000000001011000000000110001011101111001011100000000000
000010001101010111000110010011011010111110000000000000
000001000000001101000011011001011111111111100000000000

.logic_tile 18 3
000000000000101000000010011001001111110111100000000000
000010100000010001000011010011111101110111010000000000
001011100000001000000000000000011000000000000100000000
100011101110000111000011000011010000000100000000000000
010000001000001000000111111111101111011110110000000000
010000001110000111000010001111011101101110110000000000
000010000000001001100000010001011010111001000000000000
000001101110001011000010111101001110110000000000000000
000000000000000001000000001111011101101011110000000000
000000000000000000100011111011101000011111100000000000
000001000000000111000111010011101010111011110000000000
000000000001001001100111000101111111101011010000000000
000000101001100011100111010101111010010000000100000000
000011101110001001100111000111011111101001000010000000
000000100000001000000111001011011101001111100000000000
000010100000000011000111111011101111101111110000000000

.ramb_tile 19 3
000000000000000000000000001000000000000000
000000110000000000000000000111000000000000
001000000000000000000111000101100000100000
100000000000000111000100000101000000010000
010010000001011000000010001000000000000000
110001101000100111000000001101000000000000
000000000110100011100011101111000000010000
000000000001010000100000001111100000000000
000010001011000000010000001000000000000000
000000000000110000000011101011000000000000
000000000000100000000010001001100000000000
000000101100010001000111101011000000010000
000000100001000001000010000000000000000000
000001100000100000100000000111000000000000
110000001010000111000000001011000001010000
010000000000000111000010001001101110010000

.logic_tile 20 3
000011100000010000000000011000000000000000000100000000
000011001011100111000011111011000000000010000000000000
001000000000000001100010010011001000011111100000000000
100000000000100000000111100111011011011111010000000000
110000100000000000000000001101111100000000000000000000
010000001000011111000011110111101000000000100000000000
000000000001000111000011010101100001000001000000000000
000100001110000000100011000011101000000001010000000000
000010100110011001100000001101000000000001010001000000
000001100011010001000010000101001110000010010000000010
000000000000001111000000010001011001101111010000000000
000000000000000011010011011101111001010111110000000000
000001100001000001000000011000000000000000000100000000
000001001001100111000011001011000000000010000001000000
000000000001000111100000000011011101010111010000000000
000000000000000000000000001111001001111111100000000000

.logic_tile 21 3
000000000001001001000111100101111100000001110100000000
000000000000100001000100000111011000000000010000000000
001000000000000000000110010101111111111111100000000000
100000000000100000000011110001111011111101000000000000
110000100011010000000111000011100000000000000000000000
110011000000101011000000000000001011000001000000000000
000000000110000111100111100011011000000000000000000001
000001000001001111100010010000110000001000000001000100
000000000000000111100000011011001111011110100000000100
000000000000000000000010001011011010101001010000000100
000010101100100001000111100011011010100000000010000110
000000000001000000000010000101111001000000000000100000
000001000000010001000010000111111000000100000000000000
000000100000000000000010100000011110101000010000000000
000000000000000000000011111001000001000001010100000010
000000000000000001000110001111001101000010010000000000

.logic_tile 22 3
000000001110000000000000001011101110000000000000000000
000000000000000000000000000011101011000000010010000000
001100001010000000000000000000000000000000000000000000
100100000000100000000000000000000000000000000000000000
111000000000000000000011000111000000000000000100000000
110000000000000000000100000000100000000001000001000000
000000000000000000000000000000000000000000000101000000
000001000000000000000000001111000000000010000000000000
000010100110000000000000000111000000000000000101000000
000001000000000000010000000000100000000001000000000000
000001000000000000000011100000000000000000000000000000
000010000000010111000100000000000000000000000000000000
000000000000001000000011100000001110000100000100000000
000000000000000111000110010000010000000000000000000000
000000000000000000000000000000000000000000100100100000
000001001000000000000000000000001111000000000000000000

.logic_tile 23 3
000000000010000001100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000010101101101110111111100000000000
100000000000000000000000000011101011111110000000000000
010000001110000000000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000001100100000000011100000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000001000000010000000010110000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001100000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000000000000001101010110100100000001
000001000000000000000000000001011001010000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000010000000001111000000000101111100110000110000001000
000000001110001111000000001111110000110000110000100000
000000000110000000000011100111111000110000110000001000
000000000000000111000111111011100000110000110000100100
000010100000001111100011001001001100110000110000001000
000001001010001111100000001101000000110000110000000100
000000000000101000000011101011011000110000110000001000
000000000000001111000111101001110000110000110001000000
000111100010001111000111010011111110110000110000001000
000010000110000111100111000001000000110000110001000000
000000000000000111100111000111101010110000110000001000
000000000000001111000100000101010000110000110010000000
000010100000001000000111010111001110110000110000101000
000001000000000011000111100101100000110000110000000000
000000000000001111100011101011101100110000110010001000
000000000000000111000100000101000000110000110000000100

.ipcon_tile 0 4
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110010000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110001000000
000000000001000000000000000000000000110000110010001000
000001001100100000000000000000000000110000110000000001
000000000110000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000000
000000010000000000000111100000001100110000110000001000
000000010010000000000000000000010000110000110000000101
000000010000000000010000000000001110110000110001001000
000000010000000000000000000000010000110000110000000000
000000010000000000000111100000000000110000110010001000
000000010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001001
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110001010000000000000000000000000000000000000000
000001011010000000010000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000

.logic_tile 2 4
001000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000111100000000000000000000000000000
000000000000100000000010000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000010000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010000000000000000000111101111111111011111100000000000
110000000010000000000100001111011101010111110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000101100110111011001100010000000000000000
000000010000000000000010100111101101000000000000000000
000000011010000101110000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000000101100000001000000000000000000100000000
000000010000000000000000001001000000000010000010000000
000000010000100101100111010011001111000000000000000000
000000010000010111000010011011101100000000100000000000

.logic_tile 5 4
000100000000000000000110000011000001000000001000000000
000100000000000000000011110000101011000000000000000000
001010000110000101100010000000001001001100111000000000
100001000000000000100100000000001001110011000000000001
010000000000000001100000000101101000001100111000000000
010000000000000011000000000000100000110011000000000101
000010100000000000000110101000001000001100110000000000
000001000000000000000110000001000000110011000000000100
000000010000000000000111101111001000000100000000000000
000000010000000000000000000111111010000000000000000000
000000010000000000000000000101101110001100110000000100
000000010000000000000000000000110000110011000000000000
000000010000000000000111110000001010000100000110000010
000000010010000000000010000000000000000000000010000010
010000010000000001110000000111101010010000000000000000
100000010000000000000000001111001001000000000000000000

.ramt_tile 6 4
000010111000000000000000001000000000000000
000000110000000000000000000011000000000000
001000010000000000000111001000000000000000
100000010000001111000100000101000000000000
110000000101010011100000000000000000000000
010000000100000001100000000101000000000000
000000000000001111000000001000000000000000
000000000000001011000000001001000000000000
001000010000100000000011101011000000000100
000001011010000000000011111111100000000000
000000011000100111110011101000000000000000
000000010000010001100000000011001110000000
000010010100001000000000001000000001000000
000000010000101111000000000101001110000000
010000010000000111100111101000000000000000
010000010000000000000100001011001010000000

.logic_tile 7 4
000010000000000101000111110000001100000100000100000000
000010101010100000000011100000000000000000000000000000
001000000000100111000011100000011100000100000000000000
100010100001000000000110010000000000000000000000000000
010000000000000001000111100001101000010000000000000001
010010100101010101000100000000111010000000000000000000
000000000000100001100000000011100000000000000000000000
000010000001010000000000000000000000000001000000000000
000000010000001011000000000001011000000000000010000000
000001010110000001110000000101111011010000000000000000
000000010000100011100000000001111111111111100000000000
000010110001000011000000000111111110111110000000000000
000000010001000000000000000101011101010100000000000000
000010110000000111000000000000001010001000000000000000
000000011100000001000011101111101100010111110000000000
000000010001001101100000000001001000011111100010000000

.logic_tile 8 4
000000000000000101000000010111111100000000000100000000
000000100000000000100011100000010000001000000000000000
001000000000001001000011111111101011010100100000000000
100000001000001111100010111101001000111100110000100001
010000000000001101000110000001001111101000010000000000
010000000000001111000010011101011011101000100000000000
000010000000000111100010110011111100101110100000000000
000001000000000000100011010101101110101111110000000000
000000010110000011100000001001100001000001000000000000
000000010000000011000000001001101111000000000001000000
000000010000110111000011100111011011001000000010000000
000000011110110001000010001101101111000000000000000010
000000010000101000000010010000000000000000000000000000
000001010000000111000011000000000000000000000000000000
000000010000101011110010000011011001011111110000000000
000000010001011001000111100011001100001111100001000000

.logic_tile 9 4
000000000000101000000111111011100000000010110010000000
000000000000010101000111000101001111000000110000100000
101000000000001011100111010001011111100010110100000010
100000001101011011100010110011101011010010100000000001
110000000000000111000000000111111001000001000000000000
010000000001001111100000000011101011000001010000000100
000000000000000111000010100001011000111110100000100000
000000000000000101000010011001001110111101100000000000
000000010000001001000000010001111100010100000000000001
000000010000000111100011010011111000000100000000000000
000000010000001001000110001011111111100010110100000100
000000010000000011000000000101001011100001010001000000
000000010000000000000011100111001011000110100000000000
000000010000010001000010000101101001001111110000000000
000000010110000011100000010101011000000110100000000000
000000010000000000000010000011011001001111110000000000

.logic_tile 10 4
000000000110000111100010101001011110000000000000000000
000000100000000011000010100101010000000100000000000000
101100000000010000000011100111111100010010100000000000
100000000000100000000100000101111011100000010010000000
110000000000101000010110110111001001101011010100100000
110000100000010001000110010111011100000011000000100000
000000000000101011100000001101101010000001000000000000
000000000101000101100010001111010000000000000000000000
000000010000001000000110000011111000010100000000000000
000000011111010111000000000011011001000100000000000000
000100010000001001100010101011111110001011000000000000
000010110000001011100010101101111101000110000000000100
000000010000001011000111001000011011000000100000000100
000000010000000011000000001011001111000010100000000000
001000010000100000000010100001011101010100100000000100
000000010000000000000010110000011101000000000000000000

.logic_tile 11 4
000000000000000000000011000111011100010110100100000000
000001000000101111000011000000111000100000000000000010
001100000000001111000010110001101100000010000000000000
100000000000000101100111110000001011001001000000000000
010000001110001001000111100101111001001101000000000000
110000100000000001000110001011111001001111000000000000
000000001100000011100000001011111010000001000000100000
000000000000000000000010110001001101000001010000000000
000000010000000111000111100011101100010111100000000000
000000010001011101100010010101001001000111010000000000
000001011000101111000111100011101110111111100000000000
000010110000010001000010000101101101111101000000000100
000000010000000001000110010000001010000010100000000000
000101010000001001000011110011011111000000100000000000
000000011001000011100000000111101100100001010000000000
000000010001100000000000000111001001110011110000000001

.logic_tile 12 4
000000100000011111000110011011111110010100100000000000
000000000000000001100111101001111111101001010000000000
000000001110000001100110010111011101010100100000000010
000000001101010101000010010111111101101001010000000000
000010000000101000000000000001111011110000110000000000
000001000100001111000010100001011110010000110000100000
000010100000001000000000010111011101010100100000000000
000010100000001001000010101001111101101001010000000000
000010110000100000000110100011011000101001000000000000
000001010010011101000010110011111101111111000000000000
000001010000000000000010100111101100110100010000000000
000010010001010000000110111111101000111001010000000000
000000110000000000000010100101111101010100100000000100
000001010001001001000110111111011101010110100000000000
000000010010000011100110100001011000000001000000000000
000000110000000000100010110101101011001001000000000010

.logic_tile 13 4
000000000001011111100111111000001000000010100100100000
000000001000000111100010001101011111010010100000000000
001101001000000011100011111111111110010111100000000000
100000000000001001100111001011101000110111110000000000
010000000001101111100010001011111000111100010000000000
110000000001011011000000001011001110010100010000000000
000000000000000001000010111011111011010000100000000000
000000000000000000000110011111001001000000010000000000
000100010001010111000110001011001100101000110000000000
000110110010101111000110000001101001100100110000000100
000000011110001001000011100011001010000110000110000000
000010111110000101010011110000001010101001000000000000
000000010000000001000011110111001101000000000000000000
000000010000000000100010101011111100001001010001000100
000000010000001111100010011001011001000001000000000000
000000010010000101100110100111011011001001000000000000

.logic_tile 14 4
000000101010000111100111010111011001100000000000000000
000000000000001001100111100001101111110000010000100000
001110100000001011100011110001111111010111100000100000
100100000000000111000010010101001100000111010000000000
010000100000000000000010101001011101000110100000000000
010000100000001111000010000001001100001111110000000000
000000000001001111000000011000011010010110100100100000
000000000100001101100011101001001011010000000000000000
000000010000000000000111000101101000000000000010000000
000000011110000111000011100000110000001000000001000101
000100010010001101100110000101001101011101000010000000
000010110000000011000000001011101110101101010000000000
000000110001000101000000000101111101010000100000000000
000001010000001001000011100000011001000000010000000000
000000011010001001000110101111001100010111100000000000
000000010001000111100011101111011110111011110000000000

.logic_tile 15 4
000100000001000111000000010001101110010111100000000000
000010100000000111000011011001011000000111010001000000
101001001010000111000010000011100001000000010000000000
100010000000000101100100000001101001000001110000000100
110011000000000111100011110101111100000001000001000000
000011100000000000100010010101101101001001000001000000
000000000000001111000011101101011001111000110000000000
000000001100001001000010110101101101111110110000000000
000000110000001000000110101111101110111110100100000000
000000010000001111000010001101001100111001011000000000
000000010100000111100010010000000000000000000001100101
000110011100000101000010101101001101000000100001100001
000100010000101000000000011111111110111110110100000100
000000010000011011000010101111101100101001011000000010
010001011010101101000010010111111100000000000000000000
110010010000001011000011000000000000000001000000000001

.logic_tile 16 4
000000000000110000000010110011101101001011100000000000
000000000110010000000010001001111101101011010000000000
001000000000001000000000011001011001011110100000000001
100001000000000101000010101101101100011101000000000100
110001000001110101000011101001011010100000000000000000
010010000001010101000011111001101010000000000011100011
000000000010001101100010010001111000000100000000000000
000010100000000101000010010000010000000000000001000000
000000010000000000000110011101001110101101010100000100
000000010001010000000011101101101011100100010000000000
000000010000000011100110101111011010010111100000000000
000010111010000000100010000111101111000111010001000000
000010110000101000000010011111101011110000100000100000
000000010000010111000110000111101111010000100000000000
000000011100001101100010110000001010000100000010100000
000000110000000011000010010000001001000000000000000000

.logic_tile 17 4
000010100000000001100110111001101101111110100000000000
000001000000001101000010111111111001111101100000000000
000101000000101011000111011111101001101011110000000000
000011001100010001000111000111011011101111010000000000
000100100000000001100110010001011101110001010000000000
000000000000001111100010101101011000110000000000000000
000010001110000111100000001011111111000111110000000000
000001000000001111000011100111001000011111110000000000
000000010001101001100110010111111011111011110000000000
000000011010010001100111100101001110101011010000000000
000000010000000000010011100001101100001111100000000000
000000010000000111000000000101111101101111110000000000
000000010000000101000000001101001000010010100000000000
000000010000000000000000000101111100110011110000000000
000101011011100101000010100001001110111011110000000000
000110010001111101100000001011001100010111100000000000

.logic_tile 18 4
000000000000001011000010100001001111100010110001000000
000010000000001111000011111111101100010010100000000000
001011000000100111000000000000011110000100000100000000
100010101100010000000000000000000000000000000001000100
010110000110001000000011100111101110110110110001000000
010000000000001101000000000001111110110101110000000000
000000000010100001000000001111011100000110100010000000
000000000001010000000000000111111000001111110000000000
000001010000000111000000000001111101101011110000000000
000010011000000000100000001101011010101111010000000100
000000010010111011000111000000000000000000000101000101
000000010001110011000011100011000000000010000000000000
000010010000001111000110100011100000000000000100000000
000001010000001011000010010000000000000001001010000010
010000011000000001000000000000000000000000100100000000
100010110001011111000011110000001010000000000010000000

.ramt_tile 19 4
000010000000011000000000011000000000000000
000001010110001111000010011111000000000000
001000001010000000000000001011000000100000
100000010001001001000010010011000000000100
010000100000001111100110101000000000000000
010001000110000111000110011001000000000000
000000001110100111100000000101000000000000
000000000001010000100000001011000000000000
000000011010001011100010000000000000000000
000010010001000111100000001111000000000000
000000010110100101010000000001000000000000
000010110001010000100000001101000000000000
000010110000000000000111001000000000000000
000011011010000000000100000001000000000000
010000010010000000000011100101000000000000
110010110000000000000100000101101100000000

.logic_tile 20 4
000001000000100011100010111001001001000001000000000000
000000001000011001100011110011011000000010100000000001
001001001100010111000110111001000000000011010100100000
100010100000100111000011110101101100000011000000000000
010000000001010111000110010101111110000010100100000000
110000000001101111000111010000011000100001010000000000
000000000000001011000010100001111011010111100001000000
000001000000000111000011101101101001000111010000000000
000000010110011111100111011101101010010111100000000000
000001011011001111000110000101111101000111010000000000
000001010010001000000000000001101011110110110000000000
000010110000000001000000001111001000110101110000000000
000010110000001000000000011011001111101000010000000000
000001011110000011000010000111101011010100010000000000
000000110000000001100000001011001010111111100000000000
000000111000000000000011110001001010111110000000000010

.logic_tile 21 4
000000000000001101000000000000000001000000100100000000
000000000100011111000000000000001101000000000010000100
001000000000100001000011101000001100000000000000000000
100000100001010000100011000111011000000110100000000000
110000000010000101000011110111101110011111110000000000
110000100100000011100011111101111000001111010000000000
000000001110000111100000010011011011010000100000000000
000000000001001001100010000011001011000000010001000000
000000010000000001100011111111011000011110110000000000
000000010000001001000110000011111110011101110000000000
000000111100000001000000000111111001000000000010000001
000010010000000001100011110101011100010000000010000111
000000010000000001000011111011001011010111100000000000
000000010000000000000011011111111001001011100000000000
000000010000000001000111011101011111101110000000000000
000000110000001001100111010101011000010110000001100000

.logic_tile 22 4
000010000001010000000000000000000000000000000000000000
000001000000010000000011100000000000000000000000000000
001000001010000000000010000000000000000000000000000000
100000000001001101000100000000000000000000000000000000
110010000000000000000000001000011100000100000010000000
010000001100000000000000001101010000000000000001000111
001000000000101000000010001001101001010111110000000000
000000001001000001000000000101011101011011110010000000
000010110000000000000000000001100000000000000100000000
000001010000000000010011100000100000000001000000000000
000000011000100000000010000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000001100000000000000100000000
000000010001000000000000000000100000000001000000000000
000001010100000000000000001000000000000000000100000000
000010010000000000000000001001000000000010000000100000

.logic_tile 23 4
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
001000000000000000000111000011101101010111100000000001
100000000000000000000100001111001001111011110000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001111000000000010000000000000
000001001000100000010000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000010010000001000010000000000000000000000000000000000
000000010000000001000011110000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010010000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000011000100000000111000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 24 4
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000110000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000011000000100000100000000
000001010100000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010100000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000010100000000000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000100000
000000000000000000000000000000000000110000110000001000
000000000000001111000000000000000000110000110001000000
000010100010000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000000
000000100000100000000000000000000000110000110000101000
000000000000001111000000000000000000110000110000000000
000000010001010000000000000000011010110000110000001000
000000010000000000000000000000000000110000110001000000
000000010001000000000000000000011000110000110000101000
000000010000000000000000000000000000110000110001000000
000000010000000000000000000000000000110000110010001000
000000011110000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000100

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000000010000110000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000101000000000010000000000001
110100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000001000000110101001101101000010000000000000
000000000000001101000100000001111111000000000000000000
101000000000001000000010100001000000000000000100000000
100000000000000001000100000000000000000001000000000000
110000000000000001100000000011100000000000000100000000
010000000000000000000010110000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000010000000000000110001000000000000000000100000000
000000010000000000000011101011000000000010000000000000
000000010000000011000110111000000000000000000100000000
000000010000000000000111111011000000000010000000000000
000000010000000000000011010101001111000010000000000000
000000010000010000000110000101111110000000000000000000
000010110000000001100110000111000000000000000100000000
000001010000000000000000000000100000000001000000000000

.logic_tile 4 5
000000000000100000000110000101001001000000000100000010
000000000001000000000100000101111010001000000000000001
101010100000001000000000000101101010000010000100000000
100001001110000011000000001001001011000000000000000001
110001000000000001100000010101001001000000000100000000
110000000010000000100010010101111010100000000000000100
000000000000000001100000000101101010100000000100000000
000000000000000000100000001001001011000000000010000000
000000010000000000000000001001001010000000000100000100
000000010000000000000000000101111010000000100000000000
000000010000000000000000000101101010000000000100000000
000000010000000000000000001001001011100000000000000100
000000010000000000000011101101001000000000000000000000
000000010000000000000000000101111010010000000000000000
010000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000001000000110001001111010101001000100000000
000000000000001111000011101101111111011101000000000001
101000000000000101000010111001001111000000110100000010
100000001110000000000010101101011101101001110000000000
010000000000000101000010100101101001101001110100000000
010000000000001111000010100001111001000000110000000001
000000000001010111100110000101100001000000100010000100
000000000001100101100010110000001100000001010000000000
000000010000000000000000001011101011111000100110000000
000000010000000000000000000101001100010100000000000000
000000010000111011100110001101101111001001010100000000
000000010000111001110100000101111011001011100000000101
000000010000000000000110000001101010000000100000000000
000000010000000000000011111101011010000000000010000000
000000010000000000000000001000000000000000000000000000
000000010000000000000000000011001111000000100000000000

.ramb_tile 6 5
000001000011001111100000000000000000000000
000000110100000111000000000101000000000000
001000000001010000000011101000000000000000
100000000000100000000100001001000000000000
110110100000000001000000001000000000000000
010000000000000000000000001111000000000000
000000000000011000000000000000000000000000
000000000000101111000000000001000000000000
000010010000000000000000000101100000000000
000000010000100000000011101111000000000000
000000010000001001000000000000000001000000
000000010000001011100000000111001111000000
000000010000000001000010010000000000000000
000000010000001001100111010001001110000000
110010010000000000000111000000000001000000
010001010000000000000110011111001100000000

.logic_tile 7 5
000000000000000111000011111111011100011111100000000000
000000001010000000100111000111111011010111110010000000
101000000000001011100000010111100000000000110000000000
100001000001000101100011110101101001000000100010000000
110000000000011101100011100101011011000000100100000110
010000000000000111100010100011101100101001110000100001
000000000000000000000000010101011001111111100000000000
000000100000000101000011110001011110111101000000000000
000100011010010000000000000000011010000100000000000000
000100010100001111000011010111000000000000000001000000
000000010000001001000111101111001001101000010000000000
000000010000000111000000001111111000100100010000000000
000000010010000001100110011011111010110110110000000000
000000010101000000000011010001011010111010110000000000
000000010000000011100110110000000000000000000000000000
000000010000000001000010000000000000000000000000000000

.logic_tile 8 5
000000100000001111000111101001011001010111100000000000
000000000000001101000110100011101101001011100000000000
001000000000000111000000000001011000101111010000000000
100000001100000000000010111111011011101011110000000000
110000000000001101000111101101011101010111100000000000
110001000000000001100010010011111101001011100000000000
000000000000000000000000000111011111000001000000000000
000000000000000000000000000101001111000110000000100000
000001010000001001100011100000001100010100100000000000
000010010000000101110100000011011011000000000001000100
000000010100100000000111010000000000000000100100000000
000000010000001001000111010000001100000000000000000000
000000010000000011000111010000001100010010100000000001
000010011000000001100011100011011010010000100000000000
000000010000000111000111010001011110110110100000000000
000000010000000000000110010111111000110000000001000000

.logic_tile 9 5
000000000000010111100000010000000001000000100000000000
000000000010000000000010100101001100000000000000000000
000000000000000000000110111011101100001000000000000000
000000100000000000000110000111111011000000000000000000
000000100000000111100011100001101101000000000000000000
000000000000000001000011110101111100000000100010000000
000000000000000000000011101001001010000001000000000000
000000000000000000000100001111111110000001010000000000
000000010001000000000111111101000001000001000000000000
000000010000000000000010001001001011000000000000000000
000000011110000000000110110011111110000000000000000000
000000011111001101000011100101011000000000010000000000
000000010001000000000111100111111100000000000000000000
000000010010100001000100000000010000001000000000000000
000001010000000000000011100111011000000000000000000000
000010110000000101000110110101110000000100000000000000

.logic_tile 10 5
000000100001000000000000011101100000000001000000000000
000001001100000011000010010101001000000000000000000001
000000100000000000000000000101001000000001010000000000
000001000000000101000000000111111011000000010000100000
000000100000001111000010101000011101000100000000000000
000000000000100101100110001011011000000110000000000000
000101000001100101100010000101001100101001110000000000
000110100000011101000000001111011110100010110000000000
000000010000000000000111110101011110000000000000000000
000000011000100000000010100000011000000001000000000000
000001011110000011110110111111111110000011000000000000
000010010001011011000010100011100000000010000000000000
000000010000001000000000011000011101000100000000000000
000000010000000101000010011011011011000110000000000000
000001011000100101000110110001011101000100000000000000
000010010000010000000011111011001111000000000000000000

.logic_tile 11 5
000000000000000111100000001001011001010111100000000000
000000000000000000100000000011011000111111110000100000
101000000110001000000110100101011111010100100000000000
100000000000000101000000000011111011101001010000000000
110001000000000111100110001111100000000000010000000000
110010000000000000100010000011001010000000000000000000
000011100000010101000110010011111000000000000010000001
000011000000100000100110000001000000001000000000000000
000001010000000011110111001011100001000011000000000100
000000011000000000000010111101101010000010000000000000
000000010000100000000110000011101110100010110100100000
000010111100001101000010001111101101010010100000000100
000000010000100001000111100001011001010000000000000000
000000011101010000000110000000011100000000000000100000
000000010000000000000110000011011100001000000000000000
000000010000001111000000001101100000000000000000100000

.logic_tile 12 5
000000100001000000000110011001100001000011000010000000
000000001110101111000110101101101110000010000000000000
001000000010000000000110111001001111010100100000000000
100000000000000000000010011101011001010110100000000000
110000000101011000000010100101011111110100010000000000
010000000010000101000000001001001001111001010000000000
000000000001010000000110011111100000000010100000000000
000000100000000101000110101001001001000000100000000001
000000010000100001100110110101101101110000110000000000
000000010010000000100011001101001101010000110000100000
000000011010000000000000000011100000000000000101000000
000000010000000111000011100000000000000001000000000000
000000010000000101100111100101111001001101000000000000
000000110110100000000000001111111111001111000000000000
000000011000101101000111000001001110111100110000000000
000000010001000101100000001011101010010100100000000000

.logic_tile 13 5
000000100000000101000011100000011110000100000100000000
000000001010011111000011100000000000000000000000000000
001000001000001001100011111101011000010000100000000000
100010100001011001000110110011001010000000100000000000
010011000000001111100000000001101001000000000000000000
010010101010001111000000001111011000000110100001100000
000001000001011111000111100001101100010000100000000000
000010100001000111100111001011001111000000010001000000
000000110000000000000111100101111011000001000000000000
000000010000001011000011011011101000000001010000000000
000000010010100011100000000011111010010100000000000000
000000011100010000100010100000111000001000000000000000
000000010000100000000110111111011001111111010000000000
000000010001001011000010100101011001010111100001000000
000001010111010000000000000001000000000000000100000000
000000110000101111000000000000000000000001000000000000

.logic_tile 14 5
000000000000001111000110010001001110001110000100000000
000001001010000101100111000001000000000110000000000000
001101000000000001100111110101011001010111100000000000
100000100011011111100011111111101000001011100000000000
110000100000100011000010100001101110010111100000000000
110001000011000000000010010111011010001011100000000000
000000001100100011000110001011001101010111100000000000
000000000000010101000110011011011000001011100000000000
000010010001001001110000001101111111100001010000000000
000000010010100001000011111101111100010000000000000000
000000011001010000000010000101101001000000000000000000
000000110001111111000000000011011010000110100001000000
000000010100000001000111000001011001000000000000000000
000000010000001001100011110000111111100001010001000000
000000011010000000000010001101111000101000000000000000
000000010000000000000010001111111011100000010000000000

.logic_tile 15 5
000000100010011000000000000101011001010111100000000000
000001000000001101000011100011011110001011100000100000
001101000000001101000111010000000001000000100100000000
100010000000001111000011100000001010000000000010000000
110000000001000000000011110111111101000110100000000000
010000001010011111000110010011001000001111110000000000
000000001000001011100011101001001000000110100010000000
000000000000001011100100000011011110001111110000000000
000011010001000000000010011101011001000110100000000000
000001010000110101000111011101101001001111110001000000
000000010000000101000111000101011011010111100000100000
000000010000000000000000001101101000001011100000000000
000010010000010001000000001101001101010111100000000000
000000010101010101100000000001111111000111010000000000
000100011000001101000111000001001111010111100000000000
000100010000001101000000001101001101001011100000000001

.logic_tile 16 5
000000000001010101000111111001101101010100100000000010
000000000000101101100110011011011110111100110000000000
000000000100001101100000000111101010000000000000000000
000000100000010011100000000000110000001000000000000000
000000100010001111000010110111101100000110100000000000
000000001011011011100110000001101100001111110000000000
000010100000001000000000000011101010000000000000000000
000000100000000111000000001101011010010100100000000000
000111110000001001100110000001011101010000000010100100
000000010000000101000000000000111000100001010011000010
000000011000001000000010001101000001000001010011100000
000000010000000101000110000101001101000010010011000100
000000010000001000000000001001001110010001110000000000
000010011010000011000010000111001001010110110000000010
000000010010101001000110001111101010100001010000000000
000000010000010011000111000111111111100000000000000000

.logic_tile 17 5
000010100000000001000000011001100000000001000100000000
000000000110000000100010001001000000000000000000000000
001000001100000111000011110001100000000000000100100000
100010100000000000100111110000101000000000010000000000
010000100000000111000111101011101110000110100000000000
110000000000000111100011111111011100001111110000000000
000010001010001001100010001011101011111011110000000000
000001000000000101000000001011001010010111100000100000
000000010000010101000110010111101010101000010000000000
000000010100001101110110010111111111001000000000000000
000011010000001101000111101111001000001000000000000000
000001010000000011100010001001111110001100000000000000
000000010001001101100010101011001011011101000000000100
000000010001111111000111110101001101011110100000000000
000010010000000000000010001101101100000111010000000000
000011010000000001000110000111111101010111100000000000

.logic_tile 18 5
000010000110011101100111010011001000011111110000000000
000000001010100001000010001011111100001111100000000000
001000001100001111000000000111100001000011010100000000
100000000000101011000000001111001110000011000000000000
110000001110001111000110000111011010100000010000000000
110000000000000111000010010001001011110100010000000000
000001001101000111000000000011001101111111010000000000
000010000000000001100011110001011101101011010000000000
000011110001011111000010010101011011110111100000000000
000001010100100111000111100111011100111011100000000000
000001011010000111100110000101011011010000100000000001
000010110000001111100000000000001100101000000000000000
000000111011000111100111010101011000011101000000000000
000001010000100001000011001001101010011110100001000000
000000010000001001000000000001111110001110000100000000
000000110000000001100000000011000000001001000000000000

.ramb_tile 19 5
000000000001000000000000001000000000000000
000000011010100000000000001111000000000000
001000000000000101100010001011100000110000
100000100000001001000100000001100000000000
010000001111010111000010000000000000000000
110000000001000000000100001011000000000000
000000001010000000000000001011100000100000
000000100000000000000000001001000000010000
000011110001010101000000001000000000000000
000010110000000000000011100111000000000000
000000011100000000010111010101000000100000
000000010000001111000111010011000000000000
000000010001000001000111100000000000000000
000001010001100000000100000111000000000000
010000010110000101000010101111000001000100
010000010000001101100000001011101110000000

.logic_tile 20 5
000000100111011111100111001001100000000001000000000000
000000001010100001100111011001001010000001010000000000
101000001110001011100111110011001100111111100000000000
100010100000000001000111111011011000111110000000000000
110000100000000001100111010101011111010000100000000000
110001001110011111000011100001011000000000010010000000
000000000000000111000011100001001010010111110000000000
000000000000000111000010101101111100100111110001000000
000000010010110111000111011001111011010111100000000000
000000010000110001100111000111101100000111010000000000
000010110001000011100000001101101111000000000000000000
000100010000100111000010010111001100000100000000100000
000000010000110011100010001101101001110110100100100000
000001010000010000100000001101111010110000000001100000
000000010000000001100000010000011100000100000100000100
000000010001010111100011010000010000000000000000000000

.logic_tile 21 5
000000000100101000000111100111011110110000010100000000
000000000110011111000100000001111100111001100000000100
001000000110000001100000011001101111111001000000000000
100000000001010101000011110001011110110000000000000000
010000000000000111100010010101000000000010110101000000
110000000000001001000110011011101110000001010000000000
000000001110101101000111111001111111111011110000000000
000000000001010111100011001011101010101011010000000000
000010010000001111100000011000001011000110000110000000
000000010000000101100010101011001010010110000000000000
000001010010000101000010010001111111111111100000000000
000010110000010000000010100011111011101011100000000000
000010010000000111000110000001001010001110000100000000
000000010000000000100010010101110000000110000001000000
000000010000001001000111101101100000000010110100100000
000000010000000011100111110011101010000001010000000000

.logic_tile 22 5
000000000001010000000000001101011100101000000000000000
000000000000000000000000000111111010111001110000000000
001001000000000000000000000111100000000000000100000000
100010000000000000000011100000100000000001000001000000
010000000001010101000011101101011010011111100000000000
110000001110000000100010000111111111101011110000000000
000000100000100000000000000000001100000100000100000000
000000000001000000000010100000000000000000000000000000
000000010001000001000000000000000001000000100100000000
000000010110100001100010000000001001000000000000000000
000000010000000000010110000000000000000000000110000000
000000010000010000000000000111000000000010000000000000
000000010000001000000110000011000000000000000100000000
000010010000000111000000000000000000000001000000000000
000000010000000111000010000000001100000100000100000000
000000010000000000100000000000010000000000000000000000

.logic_tile 23 5
000010000001010000000011100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
001000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000010000000000000000000000000000000000000000
010000000100100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000011100100000010000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000110000000000000000000001000000000001000100000000
000001010000000000000000001001100000000000000001000000
000001011100000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000010000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000001010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000001010100000000000000000000000000110000110000001000
000000110000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 2 6
001000000000000000000110001101100000000001000000000000
000000000000000000000000001001000000000000000000000000
101000000000000000000111110000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010000000000000111100111100111100000000000000100000000
110010000000000000000100000000000000000001000000000000
000000000000001000000000010101000000000000000100000000
000000000000000001000011110000000000000001000000000000
000000000010000000000000011011101000000010000000000000
000000000000001011000010001011011101000000000000000000
000000000001010001100010010000001100000100000100000000
000000001110100000000010000000000000000000000000000000
000000000000100000000000000000011010000100000100000000
000000000001000000000000000000010000000000000000000000
000000000000000000000000001000000001000010100000000001
000000000000000001000000001001001101000010000010100100

.logic_tile 3 6
000000000000000000000110000111001101100000000000000000
000001000000000101000000000001101010000000000000000000
101000000001011111100000010001111111000010000000000000
100000000000100001100011111001001111000000000000000000
110000000010100011000000001000000000000000000100000000
110000000000000000110000001001000000000010000000000000
000010000000000101000000010000000001000000100100000000
000001000000000000100011010000001011000000000000000000
000000000000000001110000000000011000000100000100000000
000000000000000000010000000000000000000000000000000000
000000000000000000000010000101000000000000000100000000
000000000000000000010100000000000000000001000000000000
000000000000000000000011100011100000000000000100000000
000000000000000000000110110000100000000001000000000000
000010000000000001100010010111100000000000000100000000
000001001100000000000110000000100000000001000000000000

.logic_tile 4 6
000000000001000101000000010000000000000000000000000000
000000000000100101000010000000000000000000000000000000
001000000000001000000000001000000000000000000110000000
100000000000001111000000001101000000000010000000000000
110100000000001000000010100101101100000010000000000001
010000000000001001000010100011001000000000000000000000
000010000001011111100000010101011000000010000000000000
000001000000101001000011111101101010000000000000000000
000000000000001101100000000000000000000000000000000000
000000001000000101000010000000000000000000000000000000
000000000000010111000000000001001110000000000000000100
000000000000100000000000000001111111001000000000000000
000000000110000000000110011000000000000000000110000000
000000000000000000000010100101000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000100000

.logic_tile 5 6
000000000000000000000111100011101101000000000100000100
000000000000010000000011101001011001000001000000000000
101010000000001000000000011001011000000000000100000000
100001001101011011000011011101101101001000000001000000
110100000000010000000000010011011011000000000100000010
010100000000100000000011111001111000000010000001000000
000000000000000000000000010001011001000000000100000000
000000000000001111000011011011101011010000000000000100
000000000000000000000010010111001010000010000000000000
000000001010000111000011110000110000000000000010000000
000000000000000001000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000101101000000010000000000000
000000000000000000000010010011010000000110000000000000
110100000000100101100000000000000000000000000000000000
110100000000000000100000000000000000000000000000000000

.ramt_tile 6 6
000000010000000000000010001000000000000000
000000010000000000000111101111000000000000
001000010000100111000011101000000000000000
100000010000010000000000000111000000000000
110010000000000001000000000000000000000000
110000100000001001100000000111000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000000000110000000000010000001100000000000
000000000010000000000110011011000000100000
000010100000101000000000000000000000000000
000001000000010011000000001001001101000000
000000000000000011100010000000000000000000
000000000000000111100000001001001010000000
110000000000001000000010001000000000000000
010000100000001011000100001001001010000000

.logic_tile 7 6
000000101011000000000111111011001001101110000100000001
000000000000000000000110001111011010010110000000000000
101001000001001000000111001111111101111000110000000000
100010100000101011000000001001011100011000100000000001
110100001000000000000010000111000000000000000000000000
010000000000000000000111000000001100000000010000000000
000000000000000101000110000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000100000001111100000010101000001000010110010100100
000001001100000111000011101111101000000001010000000000
000100000000000111000000010000000000000000000000000000
000000000001010000000010110000000000000000000000000000
000000000000000000000111001000000000000000000100000100
000000000000001001000011111101000000000010000010000000
000001000000100001000111100101001001001000000000000100
000000000000010000000010001111111111000000000000100001

.logic_tile 8 6
000000000000000000000000000001100000000001000110000000
000000001000000000000000001011100000000000000000000010
001010000000000101000011111000000001000000000000000001
100001000001000000000011110111001101000000100000100100
010000000000101000000011101000000001000000000000000000
110001000001011101000000001001001100000010000000000000
000000000000000000000000000000011110000000100000000000
000010000000000000000000000000011101000000000000000000
000000000001010000000111000011111110000010000000000000
000000001000100000000011000000100000000000000010000000
000000001000000111100111000000011000000100000000000000
000000000001010001100100000000011010000000000000000000
000000001000000001000110000001111000000000000100000000
000000000000000000100010010000100000001000000000000000
000010000000000000000111101111001110101111010000000000
000001000001010111000000000011011111111111010000000100

.logic_tile 9 6
000010000001010111100111101001100000000000100000000000
000010000000100000000100000011001110000000110000000000
000000001000010001100110000101101111000010000000000000
000000000000100000100110101011111111010110100000000000
000000000001110000000010111111111000001000000000000000
000000000010010000000010010101011011000000000000000000
000000000110000111100010110001100001000000000000000001
000000000110000101000010010001101110000000010000000000
000000000000000000000110001101111101101100000000000000
000000000000000000000100001111101100111100000000100000
000001001000000101000000001000011000000000000000000000
000010100000000101000010100111011110000100000000000000
000000000100000101000111100001011111010000000000000000
000000000100000001000000000000101001000000000000000000
000001001100100000000010001011111100111100000000000100
000000100000001001000011110101011011110100000000000000

.logic_tile 10 6
000010100000001000000000001001111011000010110000000000
000001000000001001000000001001111010000000110000000000
000100000000000000000110011101000001000011000000000001
000010001001000000000110010111001101000001000000000000
000110000001001011100011110101000000000010000000000000
000001000000001111000110010111000000000000000000000000
000000000000000111100010010101111111000010000000000000
000000000001000011100010100011011110000001010000000000
000000000000010001100110001101111100000001010010000001
000001000000100000100110000011001101000001000000000000
000000000000001001000010101111100000000010100000000100
000000100000000111000000001001001101000000100000000000
000000100110100111100000000101001100111000100000000000
000000000000000000100000001101111000110110100000000000
000001000000100101100010100101111111000010000000000000
000000100110000001000000000000101001000001010000000000

.logic_tile 11 6
000001000000100101000000011000011000010010100000000000
000000000000000000000011101101011111000000000000000100
000000000000001000000010101000011011000010100000000000
000010100000000001000000001001011110000000100000000100
000001000000000101000110010111000001000011000000000000
000000100000000001100010010011001011000001000000000000
000000000000001000000010110101101100010010100000000000
000110100000000101000110010000101010000000000000000000
000000000000101000000110000111000001000011000000000000
000000000000011001000100000011101011000001000000000000
000000001010100000000110001001011101000000000010000000
000010000000000001000100001011101010000000100000000000
000000000000001000000111100101101010110000110000000000
000000001100001111000111101101111010100000110001000000
000110001110000101000000000001111110111100000000000001
000111100001011111000000000001001101011100000000000000

.logic_tile 12 6
000000000110000001100000011000011100000010100000000000
000000000000000111100010011111011000000000100000000100
000000001111000101100010101111100001000011000000000000
000000000001110000000100000101101000000010000000000000
000000000000000101000110010000011101000010000000000000
000000001000011111000110101001011111000010100000000000
000000000000001000000010100000011111000010000000000000
000000100000001001000000000001011000000110000000000000
000000000100000000000000010011100001000010000000000000
000000000011010000000010011101101111000010100000000000
000000001100000000000010100101011011110000110000000000
000010100000100000000100001101011001100000110001000000
000000000000000011100000000101011100000011000000000000
000000000000100000000000001011010000000001000000000000
000000000000000000000110000111101111000110000000000000
000000000000000000000100000000101101001000000000000000

.logic_tile 13 6
000000000001000011000111011001001110100001010000000000
000000000100011001000011100101011100110101010000000000
101000001010001000000000000001111011110110110000000000
100000000000001111000000000001011100000001010000000000
010001000000001011000010000101011010011101000000000000
010010000000000011000011111101111000101101010000100000
000000000100000001000011100000000001000000100110000000
000000001100000000100010000000001110000000000000000000
000000000001001000000110100111100000000000000100000010
000010100000100111000000000000100000000001000000000000
000100000000000111000000000011101010101111100000000000
000100000001010000100011101001101010101101000000000000
000000001000001001100011000011001010100010100010000000
000000000110001011000011100111111010010011100000000000
000001000000001000000000000111000001000000010000000000
000000000001000011000011110111101110000010110000100000

.logic_tile 14 6
000100000111001011000000010000000000000000100100000000
000000000000110101000011100000001100000000000000000000
101001000000000000000010001001001011010000100000000000
100000000001010000000111100111001001111101010000000000
010000100000000001000111111011001100001101000000000000
110000000010000101100111110011100000001000000001100000
000011101000100000000111101001001110000011110000000000
000011000001000101000000000011001010011111110000000000
000000000000000011000010000000011110000100000100000000
000000000000000111000100000000010000000000000000000000
000100000000011111000110010001011011010100100000100000
000110100000100011000011110001111101111100110000000000
000000000000010001100000000001101111110110110000000000
000000000000100001000000000101101001111010110000000000
000100000000001101100000011011111110010000000000000000
000100001100001011000011010101101011101000000000000000

.logic_tile 15 6
000001100001001000000000000000000000000000000101000100
000000000010010101000010100001000000000010000001000100
101000000000001001000010011000000000000000000100000010
100000000000001101100111100101000000000010000000000001
110001000000000000000000011101101100010000000000000000
110010100100000000000010001111111101100000010000000000
000100000000001001100011100101101110010001110000000000
000000000001010101100111111101101111010110110000100000
000010100001010011000110111011001100000000010000000000
000001000000100000000010101001101001000000110000000000
000001000110001000000000001001111110010111100000000000
000000100000000001000000001001001110000111010000000000
000000000000001101100011101000011000000000000000000000
000000000000100101000111110101000000000100000001000000
000000000100000101100110001011101110010001110000000010
000010101111000000000110001111001111101001110000000000

.logic_tile 16 6
000000000000000101000000000011000001000000100000000000
000000001010000000000010000000101001000000000000000000
000000000000000001100000010001100001000000010001100000
000010000011000000000010101011101101000000000011000010
000001000010001111100000001001101010000110100000000000
000000100011000001000010000111001101001111110000000000
000000001110000011100111100101101000010000000011100101
000010100000000000000000000000111100100001010010000000
000000000000001001000110001111011110010100000010100000
000000000000000011000010000101101100000100000000000000
000011000000000101100111111000000000000000000000000000
000011100000000000000011010011001101000000100000000000
000010000110000000000000011001001011010111100001000000
000010100000000000000010101011001010001011100000000000
000000000100001001000000001101011100010110110000000001
000000000000000111000010001111011011101111110000000000

.logic_tile 17 6
000000000000101001000000001101101010000000000000000000
000000000101000101000000001111101011101000010000000000
001001001010000101100010100000000001000000100101000000
100010000000000000000111100000001010000000000000000000
110000000000010111000110111011011100000001000000000000
110000000000000001100011001011110000001001000000000000
000000001010000000000011110111111100101111110000000000
000100000000011011000110000001001111101101010001000000
000000000001010000000011101001101011111111100000000000
000010101000100000000111101001111011111110000000000010
000000001010001001000111010111100001000010000000000000
000000000000101001000010100000001110000000000010000010
000000000000100000000010010001111000010111100000000000
000000000001000000000011100001101010000111010000000000
000001000000101001100110001011011111111110100010000000
000010100001001001100100000011101110111101100000000000

.logic_tile 18 6
000000000000011111000110010011001000010100100000000000
000000001100100111000010001011111000111100110000100000
101000000000001000000000001011011000101110000101000010
100000001010001011000000000111101111101001000000000000
010000000000000111100111100011011100101110100000000000
110001001110000011100100000011011110011111110000000000
000000101100000000000111100011101001001001000000000000
000000000000001111000000000101111010000100000000000000
000000000000110111000110100000011101010100000010000000
000000000000000111100011111011001111010000100000000011
000001000000100111000111010011101101010000000000000000
000000000001010111100111110000011111100001010000000011
000000001000000111100000000001001101101111110000000000
000000000000000000000011000101001011101001110000000000
000000000000000000000011101000000000000000000100000000
000000100001001111000010011111000000000010000010000000

.ramt_tile 19 6
000010100010000000000000010000000000000000
000000110100000000000011101101000000000000
001000001010000000000000001011100000000000
100000010000000111000000000011000000001000
110100000001010111000011101000000000000000
110000000010100000000100001111000000000000
000000001010001101100000000001100000000000
000000000000000101000000001111000000000000
000000100001000101100000011000000000000000
000000000100000000000010100101000000000000
000000000010101001100010100101000000000100
000000000001001011100100000011000000001000
000001000000000000000010000000000000000000
000010100000000000000110001011000000000000
110011101110000111100111001001000001100000
110011100000000000100000001011101010100000

.logic_tile 20 6
000010100000001000000110111001111100000000000000000000
000001000000000011000011101111100000000100000000000000
001000001100011001000111001000011100010000000000100000
100001000000101011100111110001001111010110000010000000
110000000000100001000000000111001110010000100000100000
110001000000010000000010010000101001101000000000000100
000000000000000011100000001000011110010000100000000001
000000001010001111100000001111001011010100000000000000
000011100001010011100000000011001001010111100000000000
000010000110100000100000000111011001000111010001000000
000000001010010111000111110000011101010000000100000000
000000000011100111000111010000011010000000000001000000
001011101000000111000011010011111110101000000010000000
000011001110001001100111100001101010100000010000000000
000000000000000011100111110101111000001000000000000001
000000000000000001000010101111000000001101000010000000

.logic_tile 21 6
000010100000000000000111101001001011001011110000000001
000000001000001101000111010011101110000011110001000111
001000000010001111000000000001011100010110100100000000
100000000000001111100000000000001111100000000000100100
010000000100100000000111010111111101100110110000000000
110010000000011001000011101001111011101111110000000000
000000000110001001000111101111111111000000010011000000
000001000000001011000111110001101110000000000000000010
000010000100000000000000010011111010001110000100100000
000011100000001111000010001011000000001001000000000001
000000100000100001000010001101101100111111110000000000
000001000001000001000100001111101110000111010000000000
000000000000011111100000001101100001000000000010000100
000000000000000101000010010101101000000001000001000100
000001000000000001000010000011101110000110000100000000
000000000000000001010010010000001011101001000001000000

.logic_tile 22 6
000010000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
001000001100000000000110100000000001000000100100000000
100000000000000000000100000000001001000000000000000000
110000000001000000000000000101101011010000100000000001
010000001110101001000000000000101100101000000000000010
000010000000000000000000010000000001000000100100000000
000000001010000000000010100000001001000000000000000000
000000100000000000000000000000000000000000000000000000
000001100000000000000010110000000000000000000000000000
000001000000000000000110001111111101101110100000000000
000010100000000001000011101111011101101111110000000000
000010000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000011100000000000000001000000100100000000
000000000000000000100010010000001001000000000000000000

.logic_tile 23 6
000010100000000000000000000000000000000000100100000000
000000000100000011000000000000001000000000000000000000
001000000001000000000000000111101110010110110000000000
100000000000000000000000000111001101011111110001000000
010000000000000000000111100000000000000000000100000000
110000001100000000000100000001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000100000001000000000011100000000000000000000100000000
000000001110100000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011101100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000001000000110000101000000000000000100000000
000000000000000001000000000000000000000001000000000000
101000000000000000000000001001011010000010000000000000
100000000000000000000000001011001001000000000000000000
010000000000000000000010000000000000000000100100000000
110000000000001001000000000000001101000000000000000000
000000000000000001100000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000011010000000000000000000000000000
000000000110100000000011100000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000111100111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000111110000011110000100000100000000
000000000000000000000111000000010000000000000000000000

.logic_tile 2 7
000000000000000101100000011000000000000000000100000000
000000000000000000000010101011000000000010000000000000
101010100000000000000110011000000000000000000000000000
100001001100000000000010001001001000000000100000000000
010000000000000000000011101011011010000010000000000000
110000000000000000000000000111111001000000000000000000
000000000000011001000000010000000000000000100100000000
000000000000100001000010100000001111000000000000000000
000000000000000000000110100000000001000000100100000000
000000000000000001000000000000001010000000000000000000
000010100000000000000000010000001100000100000100000000
000001000000001001000011000000000000000000000000000000
000000000000001000000110001000000000000000000100000000
000000000000000001000011010011000000000010000000000000
000000001100000001100000000111011001000010000000000000
000000000000000000000000000111111010000000000000000000

.logic_tile 3 7
000000000001010101100000001001001010100000000000000101
000000000000000000000011100111001100000000000010000000
101000000000000000000000000000001100000100000100000000
100000001110000000000000000000010000000000000000000000
010000000000000101100000001000000000000000000100000000
010001000000000101000000001101000000000010000000000000
000100000000000000000111000000000001000000100100000000
000000000000000000000100000000001100000000000000000000
000001000000001000000011000101000000000000010001000100
000000000110011001000111000011001010000000000000000000
000000000000000011000000000111101111000010000000000000
000000000000000000000000001111101111000000000000000000
000000000100000001100000010000011110000100000100000000
000000000000000000000010000000000000000000000000000000
000000001110100001000110010000000000000000000100000000
000000000000001011000010001011000000000010000000000000

.logic_tile 4 7
000000000000000000000000010000000000000000000110100001
000000000000000111000011001001000000000010000000000000
101000000000000000000000000000000000000000000100000100
100000000000000000000000000011000000000010000011000001
010000000000001001100111100000000000000000000110000010
110000000000001001100110001011000000000010000000000010
000000000001011000000000000000000001000000100110000010
000000001110111011000000000000001010000000000001000001
000000000000000001010010000101001011000010000010000000
000000000000000000000011110101101100000000000000000000
000010100001010000000000000001000000000000000101000100
000001001110000011000000000000000000000001000000000001
000000100000001000000000000000001110000100000100000100
000000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000110000000
000010100010000000000000001011000000000010000000100100

.logic_tile 5 7
000000000000000111100111100000000000000000000000000000
000000000000000111000111000000000000000000000000000000
101000000000000011100000001001001010000010000000000000
100000001100000111000000000101011000000011010010000000
110001000000000000000010010001011000000000000001000010
010000000000000000000011110000100000001000000011000001
000000000000001000000000000000000001000000100110000000
000000001110001111000000000000001100000000000000000001
000001000000000000000000010000000000000000100101100010
000010000000000000000011100000001111000000000000000101
000000000000000001000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000001011000000011000000000000
000000000000100000000000001101100000000010000000000000

.ramb_tile 6 7
000100000000001000000000000000000000000000
000100010000001101000011101011000000000000
001000000000001111000000000000000000000000
100000001100011011100000001011000000000000
010000000000000000000000001000000000000000
010001000000000000000000001101000000000000
000100000001010000000111010000000000000000
000100000001100000000111100011000000000000
000000100000000011100111001101100000000000
000001001000000000100110011111100000100000
000010000000000000010000000000000001000000
000001000000000001000000000111001111000000
000001001000000000000000000000000001000000
000010000010000001000010000001001100000000
010010100001010000000010001000000000000000
010001001110100000000010000001001111000000

.logic_tile 7 7
000010100001110000000000010000011001001100110000000000
000000100110100000000011000011011110110011000000000000
101000000000000000010111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000101010100000000000000101000000000000000100000000
000000000000011111000000000000000000000001000000000001
000010001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 8 7
000001000000001101000000000000011100000100000000000001
000000100000001111100000000101001100010110100000000000
101010101110000000000000000000000000000000100100100000
100010001100000000000000000000001110000000000000000000
110000001010001101000010101000001110000000100000000000
000001000000001001100110101101011101010100100000000000
000000001010000101000111100101001110001000000000000000
000000000000000000000010010101110000001001000000000100
000000000000001000000111000101011100010110000000000000
000000000000100011000110010111111000101001010000000000
000000000010100101100010000111011111010110100000000000
000000100001000000000100000001111011010100100000000000
000000001011000001000010000011101100001001000000000000
000000000010100001000110000101010000000111000000000000
000001001100000000000111111001011011010110100000000000
000000100000100000000010001111001101101000010000000000

.logic_tile 9 7
000000000001001101000000000011001010101001010000100000
000010100000001001000000000111011101010110000000000000
101010001010000101100010000101000000000000000110000000
100010100000001101000100000000100000000001000000000000
110000000000000000000111101001011011100000110000000000
000110000000000001000110100011011000000000110001000000
000000000000001101000000000001011101110000100000000000
000000001000001001000010000111001000100000010000000100
000000000000000001000010011011011111111100000000000000
000000100000000000000010100011111010111000000000000100
000000000100001000000000001000011111000000000000000000
000000000001000101000000000101011110010000000000000000
000000000000101101000000001000011001010000100000000000
000000001011010101000011010011011110000000100000000000
000001001010001101000010100000000000000000000000000000
000000100000001001000110100101001111000010000000000100

.logic_tile 10 7
000001100001000101100010010011100001000010000000000000
000011001010100000000011111011101111000010100000000000
000000000000100000000010101000011111010010100000000000
000000000001010000000000001011011111000000000000000000
000000000000000111100000001001001001001111000000000000
000000000001010000000000001011011111001101000000000000
000001000110101101100111101111100001000010100000100000
000010100000010001000100001011101110000000010000000000
000000000001000000000000001001001001001111000000000000
000010100001100000000010011011011010001101000001000000
000000000110000000010010111101011110000010000000000000
000010100000000000000010101011010000001001000000000000
000000000000000000000000001011100000000010100000000000
000000000000000000000000001111101001000000100000000000
000000000000000000000110111101111111001011100000000000
000000000001001001000010111001111010101011010000000000

.logic_tile 11 7
000010000000000001100110001101001111011110100000000000
000001000000000000100100001111101010011101000000000000
000000001010001101000010101101011110000010000000000000
000001000000000101000100001001010000001001000000000000
000000100000000111000000011000001001000110100000000000
000000000000000000100010010011011000000000000001000000
000001000000001001100010011101111000001111110010000000
000110000000001011000111001011101000001001010000000000
000000001001000001000011110101101101101001000000000000
000000000000000000000111110111101101010110100000000100
000000000000000000000110011111001101010110000000000000
000000100000100101000010010001111111101001010000000001
000000000000100101000111010101101111000000000000000000
000000100000011001000010010000011110100000000000000000
000100000100100001000110011111100000000000010000100000
000100000110010000100010000101001101000000000000000010

.logic_tile 12 7
000000000001000111100000011111000001000010000000100000
000000001110000000100011011111101011000001010000000000
001010000000000101000010101101111011010010100000000000
100001000000000000100000000101011101110011110000000100
010000000000001000000111001001111010101001010000000000
110000001100001101000010110111011001001001010000000100
000001000000100101100110100111111010000010000000000000
000010000001010101000010101101110000000110000000100000
000000000101000000000011111001101100010110110000000000
000000000001010000000010111101111110010001110001000000
000001000000100011000011100101111110000011000000000000
000000100001010000100000000001110000000010000000000000
000000001000010001000000000000011100010000000100000000
000000000000000000100011000000001101000000000000000110
000000000000000011000010100101111110000011000000000000
000000000000000000000100000101110000000010000000000000

.logic_tile 13 7
000000000000000000000011101111111001011101000000000000
000001000001011001000100001111001001101101010001000000
001000000000000101000010011001001100001001000000100000
100001000000011001000111010101000000000101000000000000
010000000000001000000110011101011100110011110000000000
110000000000000111000011111101101101100001010000000001
000000001000001101000011110111111101010000000000000000
000000000000000111100011110000011011101001010000000000
000000000000000000000000011000001010000000000101000000
000001000000000011000011110011000000000010000010000000
000000001000000001000000001011111100001001000000000110
000000000000010001000010001001100000000001000000000000
000000000001010011100010001011100000000000010000000000
000000000001000000100111110101001111000010110000100000
010000001000000001100010000001101110110001010000000000
000010100000000111000100001111001001010111110010000000

.logic_tile 14 7
000000000000000000000111100000000000000000100110000010
000000000000001001000000000000001000000000000000000000
001000001010011111000110101000000000000000000000100010
100001000001000101000000001001001001000000100000000010
010000001011010000000011100000000001000000100110000000
110000001000000001000100000000001100000000000000000001
000000001010000000000011000000011000000010000000000001
000000000000000000000100000000000000000000000000000000
000000000000010000000000010001100000000000010000100010
000000000000100000000011011011001111000010110010000101
000000001100000001000011110000011010000000100000100000
000001000000001111000111010000011110000000000000000100
000001000000000000000010001101011101110110100000000000
000000000000001001000000001011011110111000100000000001
010000001001000011000000000000000001000000100110000001
100010100010000000000000000000001100000000000000000010

.logic_tile 15 7
000000000000100000000000000000000000000000001000000000
000000001010010000000000000000001011000000000000001000
000001001011100000000000000000000001000000001000000000
000010100001110000000000000000001010000000000000000000
000000000000000000000110100011001000001100111000000000
000000000000000000000100000000100000110011000000000000
000011001000001101100000000101101000001100111000000000
000010000011011101100000000000000000110011000010000000
000000000000001101100110110011001000001100111000000000
000000000000100101000010100000000000110011000000000000
000001000000000000000000000111101000001100111000000000
000010001000000000000000000000100000110011000000000000
000000000010100000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000110000000000110100011001000001100111000000000
000101000000000000000000000000000000110011000000000000

.logic_tile 16 7
000000100100000000000000000000000001000000000100000000
000000000001010000000000000111001011000000100000000000
001000001010001000000000010111011000000000000100000000
100000100000000101000010100000000000001000000000000000
110000001010000001100000010000000001000000000100000000
110000100000000000000010100111001001000000100000000000
000000101100000101100110100000001110000000000100000000
000000000000000000000000001101000000000100000000000000
000001000001010000000110000111000000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000010100010000001000010010000000000000010000000000000
000000000000100000100110000101000000000000000000000000
010000000000100000000000000111011010000000000100000000
000000100000010000000000000000000000001000000000000000

.logic_tile 17 7
000001000000000000000011100000001010000010000000000000
000010000000000101000000000000000000000000000000000000
001001001001000011100010001011000001000010110100100001
100010000000000000100100000001101111000010100000000000
010000000000111000000010000000001100000010000000000000
110000000110110101000000000000000000000000000000000000
000001001100000011100110100000001111000010100100100001
000110100000100000000000001001011000010010100000000000
000000000000001101100000010001111110011101000000000000
000010000110100101000011100001101110011110100001000000
000001000110000000000000000000011010000010000000000000
000010000000000101000000000000010000000000000000000000
000000001100000001100111000000000000000010000000000000
000000000001000000100000000000001100000000000000000000
000000001010001000000000011101111100001011000100000000
000100000000001111000011000001000000000011000000000000

.logic_tile 18 7
000000000001011000000000001000000000000000000101000000
000000000000000111000011100001001101000000100001000000
001000000110000111000000000001101110000000000101000000
100000000011000111000000000000010000001000000000000000
010001000000000000000000000001101110001100110000000000
010010100000000000000000000000000000110011000000000000
000001000000000000000000011001000000000001000000000000
000010000000001111000011110111000000000000000001000001
000000100000001000000000010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001001000000111100000011010010000000000000010
000000000010000001000100000000011000000000000001000010
010000000010110000000000011000001101010100100000000000
000000001010111111000011010101001111000100000000000011

.ramb_tile 19 7
000000000000000001100111011000000000000000
000000010001000000100010011101000000000000
001001000000000000000110100111000000000010
100010100000000000000011111001100000001000
010000000001110000000010001000000000000000
110000001010010000000000001111000000000000
000000000110000000000110001011000000001000
000000000001010000000100000011100000000000
000010101011010000000000011000000000000000
000000000000010000000011001011000000000000
000000001100000101000000010111000000100000
000000000001000000000011000001000000000000
000000100001000011000011100000000000000000
000000000000100000100000001001000000000000
110100000001011001000010001001100001100000
110100000000001001100100001001101110000000

.logic_tile 20 7
000010100000000000000000001000011100000000100000000000
000001001100000101000000000011011000000000000001000000
001001000000000111100000010001111101000000000000000000
100010001110100111000011101111011101001000000000100000
110000001000001111000000010101111001000110000100000000
110001000000000001100011100000101001101001000001000000
000000000000100000000111000101100000000001000000000000
000000000001011111000111110101100000000000000000000100
000000100001011000000111100011111011010000000000000100
000011100100000011000111101011101000000000000000000000
000000000000000000000011111011011100000101000011100000
000000000000000101000111110111000000001001000000100100
000010101010100000000010000011000000000000100000000000
000001000000000101000111100000101000000000000000000010
000000000000000000000000000101001100101001110110000000
000000100000001111000000001101001110101000100000000000

.logic_tile 21 7
000010100000100000000000001101001101011111110000000000
000001000010010000000010011111011001001011110000000000
001000000000100000000000001011100000000001010100000010
100001000001000000000011111101001011000001100000000000
110001000000000001100110000000000001000010000010000010
110000001110001001000010000000001101000000000001100101
000001000111000000000110010111101100001000000100000000
000110101110000000000010001101000000001101000000100000
000000000000000111000010000011000000000001010000000000
000000000000001011000100000101001110000010010000000000
000000000000101000000000000111001010010100000000000000
000000000000010001000010000000011111100000010000000000
000000001000010001000010001101011110001000000100000000
000001000000000000000111101101110000001110000000000000
000001000000000001100010010111001001010000100000000000
000000100010000000000110110000011011101000000000000000

.logic_tile 22 7
000010100000000111100010100111101010001110000110000000
000000000000001101000000000001100000001001000000000001
001011100001000000000011110011100000000000010010000000
100000100000001111000011100001101101000010110000000010
010000000100000000000111000111100001000010110110000000
110000000000000001010000001011001000000001010000000100
000000001111100000000000010001111101000000100010000000
000001000001110000000010000000111001101000010000000010
000001000100010101100111110000000000000000000000000000
000000101110000111000011010000000000000000000000000000
000000101110000000000000010000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000001000000001000000111000001001110110111100000000000
000000000000000011000100000011101111111011100000000000
000000001010001000000000001001100000000010110100000001
000010000000010101000011101101001100000001010000000000

.logic_tile 23 7
000001000000000000000010000000001010000100000100000000
000000001110000000000100000000000000000000000001000000
001001001010000000000000000000000000000000100100000000
100000000000100000000000000000001011000000000000000000
010000000000000000000111111101101001100001010000000000
110000001010001111000111111011011010111010100001000000
000001001100000001100000000000011110000100000100000000
000000100000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000011000000000000001100000000000000000000
000001000000000000000000010000000000000000000100000000
000000100000000000000011001111000000000010000000000000
000000000001000011000010000000000000000000000100000000
000000000000100000100010001111000000000010000000000000
000000000000000111100000000111000000000000000110000000
000010100010000000000000000000000000000001000000000000

.logic_tile 24 7
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000000000000000000000000000
101101000000000000000000000000000000000000000000000000
100100100000000000000000000000000000000000000000000000
110010100000000000000000000000000001000000100100000000
000001001100000000000000000000001100000000000001000000
000000000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000101010000000000000011100000000000000101000000
000000000000000000000000000000100000000001000000000000
000000001100000000000010000000000001000000100110000000
000000000000000001000100000000001110000000000000000000
000000000000000000000010000000000000000000100100000000
000000001010000000000100000000001111000000000010000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000

.dsp2_tile 25 7
000010000000010000000000000000000000110000110000001000
000000001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 8
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000010000000000000000000000100000100
000000000000000000000100000011000000000010000000000001
110000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000

.logic_tile 3 8
000100000101110111000000000001000000000000000100000000
000000000000000000000000000000000000000001001001000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000111100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000111000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
010100000000001000000000001111011010000001000000000000
100100000000000111000000000111011101100001010000000000

.logic_tile 4 8
000010100000000001000000000111000001000011010100000001
000000000000010000100011110011101010000001000000000000
101010101000001111100000010000001101010010100100000001
100001000000000001100010001101001101010000000000000000
110001000000000101000010010001100001000011100000000000
010000100000000000100010001111001101000010000000000000
000000000100001001100111100001011000000010000000000000
000000000000001111000000000000100000000000000000000000
000010100110000000000000010111011111000001000000000000
000000000000001111000011010111011110010110000000000000
000010000000001111010111100101011010010010100000000000
000000000000000011100110100000011000000001000000000000
000000000000000111000010010101100001000011100000000000
000000000000001001000111101111001111000010000000000000
110100000000010001000010110001101011010110000101000000
010000000000100000100011110000111100100000000000000010

.logic_tile 5 8
000000000000000000000010101111101011101100000000000000
000000000000000000000100001101011010000100000000000000
101010000001011111000010111000011110000010000100000000
100001101110000111100010001011011100010010100000100000
110000001010110001000010000001111111000011100001000000
110000000000000000100011000101001000000001000000000000
000000000000000101000010001001111111010100000000100000
000000100000000111100110011101101001110100000000000000
000000000000001111000000000011111010000010100110000000
000000000000000001100000000000001011100000010000000000
000001000000011111100111000101111100000110000000000000
000000100000100111000110000111010000000001000000000000
000000001110001111100111010000000001000010000000000000
000001000000001011100111010011001101000000000000000000
110010001100110001100110000111000000000010100000000000
010001000001111001000000001001001111000010010000000000

.ramt_tile 6 8
000000010001000000000000001000000000000000
000000010010000000000000001111000000000000
001000110001010000000010001000000000000000
100000011111111111000100001101000000000000
110000000000000111100000000000000000000000
110001001001000011000000000101000000000000
000010101101010000000111001000000000000000
000001000000100111000111100101000000000000
000000000000001000000010000001100000000001
000000001100001111000000000011100000000100
000000000110000000000111110000000000000000
000000000000000000000111110101001101000000
000000000000000000000010001000000001000000
000001000000000000000100001101001101000000
010010000000000000000010001000000001000000
010011100000000000000011101111001101000000

.logic_tile 7 8
000000100000001111100000011011001111001010000000000000
000000001110001111000010011101011111001110000001000100
101010100000000000000110000011111111000010010010000001
100001001100001111000100000011011011000001110000000000
110010100011000101000010100001011100001011000100000001
010000000010000101100100000001000000000001000000000000
000010100001011001000010010000001011000100000010000010
000001001111101001100010000011011001010100000000000000
000100100001000101000000000101101100001000000010000000
000100001001011001000010010101000000000110000000000000
000010001010000001100110001011011000000010000000000000
000001000000000001000000000111000000001011000000000000
000000000001000101100000010011011100000110100000000000
000000000010000000000010100000011110101000000000000000
110010100110001011100111100101101000111101000000000000
110001000001001011100000000101011100110100000000000000

.logic_tile 8 8
000100000000001101000011000111000000000000000000000000
000000000000100001100111101111100000000001000000000000
000000101010000000000000001011111010000000010000000000
000000000000000000000000000101111110000000000001000000
000000001110010101000000011001000000000011110000000000
000000000000000000100011100111001101000010000000000000
000000000000000000000111010111101100001111000000000000
000001000000000111000110010001111011000001000000000000
000000001110000111000000010111101010000011110000000000
000000000000000000000011100101111101000001000000000000
000010000001010000000000011000001011010000100000000000
000000101110000000000011111101001110010000000001000000
000000001010001011100010010001001000010110000000000000
000000000000000011000111000001011101010110100000000000
000000000000011101100010100001001110010000000000000000
000000000001110001000010100000101100000000000001000101

.logic_tile 9 8
000000000000100001000111011001011001101100000000000000
000000000000010000100111000001011010001100000000100000
000010100000001000010110010111100001000000100000100000
000001000000001001000010100000001110000000000000000000
000000001000000101100010001101111100000111000000000000
000000000000100000000110001101111110000001000001000000
000000000001010111100110011011111110000110100000000000
000000100000100000000111110111011001000000010000000000
000000100000000101000110000000001100000010000000000000
000000000110000000100011110000001011000000000000000000
000000000000001000000010001111001101111100000000000000
000000000000001011000100000111011111111000100000000000
000000001000011101000000001101001111100000110000000000
000000000000000101110000000001101001000000110000100000
000111000000000111000111000001001010010010100000000000
000111000000001001000110000011101101101001010000000000

.logic_tile 10 8
000000000000000000000000010001101101000110000000000000
000000000000001111000011110000101111001000000000000000
000000000000000000000110001000011101000110000000000000
000000000000001111000100001001001101000100000000000000
000000000000001101000000000111111010000110100000000000
000000000000101001100000000000001001000000000000000000
000000001010010001000011101000011010010000100000000000
000010000000100101000000000101001110000000100000000000
000100000000000001000000000011111001010010100010000000
000100000000000000000000000000111000000000000000000000
000000000000110000000110101111100001000010000000000000
000010101010110001000000001011001001000001010000000000
000000000000001000000000000001111100000010100000000000
000000000000000101010000000000111000000000010000000000
000001000000001011100110100101101011000010100010000000
000010001100000101000000000101101101000000100000000000

.logic_tile 11 8
000100000000101011100000001001101100000110000000000000
000001000000001011000010001111110000001000000000000000
101000001010100101000010100001000000000000000110000000
100000100011011001000000000000100000000001000000000000
010000000000000111000010010111011001000111010000000000
110000000010000111000111010001101011101011010000000000
000001000000000011000010100101101011011110100000000000
000010000001010111100000000101101110101110000000100000
000000000000000000000111000001111011111000110000000000
000000000000000000000111111111101111110001110000000000
000000001000000000000000010001111011001011100000000000
000010100110000001000011011101011000101011010000000000
000000100000000000000010011000000001001100110000000000
000000000000000000000011010101001101110011000000000010
000001000110001000000110001011101100000000000010100000
000010000001001001000010001111011000100000000001000001

.logic_tile 12 8
000100000100001000000000000111000000000000000100000001
000000000000011011000000000000000000000001000000000000
101000000000100000000110101111101010000110000000000000
100000000000010000000011111001110000001000000000000000
110000000000110000000110000000011100001100110000000000
000010001010000000000000000000010000110011000000000000
000001000000100000000000010000000000000000100100000000
000000001001010000000011010000001100000000000000000000
000110000000000011100000000101111001010100100000000000
000000000000000000100000000000111111101000000000000000
000000000000000001100010000111111001000110000000000000
000000001000000000100000000000111001001000000000000000
000010100110001001000000000000000000000000000110000000
000000000000001101100011110111000000000010000000000000
000000000000000000000110000001011111001011100000000000
000000000000000000000100001111011100010111100001000000

.logic_tile 13 8
000000000000001001000110000111111000111100000000000000
000000000000000001100011000011111111110100000000000000
101010100000000011100111001111111000101011110100000100
100001000000001001100010110001011010010011110010000001
110000101000001111000011010011101000000011000000000010
000000000010001111100011110001010000000001000000000000
000000000000001001100010110001001011101001010000000000
000000100001001111000111100001111101010110000000000000
000000100110000000000111001101101011111110110100000000
000000000000000111000010111101101110101001010010100000
000000000010001011000110000011111110110110110101000000
000000000000000111100000000101001111110110100000000000
000000000000000001000010101011001110000000000000000000
000000000000001101100011110101101101000001000000000000
010000000000000111000000011111001010000000000000000000
010000101000000000000010000101001011000001000000000000

.logic_tile 14 8
000000000000000000000110111001011001110011110000000000
000000001000000000000111101101101001010010100001000000
001100101100000111100000010101011100000000000100000000
100110100001010000000010100000000000001000000000000000
010000100000000111000000000000000001000000000100000000
010000000000000000100000000101001101000000100000100000
000000000000000000000110100011001010000000000100000000
000000000001000000000000000000100000001000000000000000
000000100000000000000000010111100000000000000100000000
000001000000100000000010100000001010000000010000000000
000011100000100101100000010101000000000001000101000000
000011001000010101000010100111000000000000000000000000
000000000000001000000000000000011100010000000101000000
000000000000100101000000000000001010000000000000000000
010000001100001101000000000101011110000000000100000000
000000000000000101000000000000000000001000000000000000

.logic_tile 15 8
000010000000100000000110110001101000001100111000000000
000000000011000000000010100000000000110011000000010000
000000000000001101100000010111001000001100111000000000
000000100000000101000010100000000000110011000000000000
000100000000000000000000000001001000001100111000000000
000000000000100000000000000000100000110011000000000000
000000001000000000000000000011101000001100111000000000
000000000001010000000000000000100000110011000000000000
000010000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000101001010010000000000010001101000001100111000000000
000110100000000000010010100000100000110011000000000000
000000001100010101100110100000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000100000110000000000000000111001000001100111000000000
000100100111010000000000000000100000110011000000000000

.logic_tile 16 8
000000000000110000000110100101000000000010000000000000
000000001100100000000000000000000000000000000000000000
001000000000000000000110110111001010000000000100000000
100000000010000000000010110000000000001000000000000000
110000000000100101100000001000000000000010000000000000
010000000011000011000000001001000000000000000000000000
000000000000000000010000001111000000000001000100000000
000000000000000000000000001001000000000000000000000000
000000000010100000000111010000000000000000000100000000
000010100000000000000011100111001111000000100000000000
000000000110000000000000000111000000000000000100000100
000010100110000000000000000000001101000000010000000000
000000100000000111000010100000001000000000000100000000
000011000000000000100100000111010000000100000010000000
010001000000000000000010100111011110000000000100000000
000000100001010000000100000000010000001000000000000000

.logic_tile 17 8
000000000000010000000111100101100000000000001000000000
000000000000000000000000000000101011000000000000001000
000000001000000011100111000011000001000000001000000000
000000100000001111100100000000101001000000000000000000
000000001000110011100111000111000001000000001000000000
000000001100010101000110100000101110000000000000000000
000001000000100101000000000101000000000000001000000000
000000101010010000000010100000001011000000000000000000
000000000000000000000000010111100001000000001000000000
000001000001000000000011100000101101000000000000000000
000001100000001000000000000101100000000000001000000000
000011001000001001000011110000001001000000000000000000
000000000000000000000000000001100001000000001000000000
000000001000000000000011110000001100000000000000000000
000011001000100001100000010001100000000000001000000000
000001000001000000100010010000001010000000000000000000

.logic_tile 18 8
000000000000000000000011100000000001000010000000000000
000000000000000000000000000000001100000000000000000000
001011101100000111000011100000000000000000000100100000
100011000000000111100100000101000000000010000000000000
110010100000001111000010101001001110111111110000100000
010000000000000011100100000101101010000111010000000000
000001001010100111000011101000011101010000100000000011
000010000000010000000000000001011100010100000001100001
000000000000000001100010001001011000011111100000000000
000000001010000000000111110101111011101011110000000000
000000000000101011100000000000000000000000100101000000
000010100000010111100010000000001100000000000000000000
000010100001000000000000001111111000001001000000000011
000010000000000001000000000001100000001010000001000000
000000001111010000000000001101100000000001110000100000
000000001111110000000010000001101101000000010001100001

.ramt_tile 19 8
000000000000000111000000001000000000000000
000010011010000000000010011111000000000000
001001000001000000000000001101000000100000
100010010000001111000000001111000000000000
010000100001000001000011101000000000000000
010001001010100000000010011101000000000000
000000000110100000000011101011000000100000
000000000000010000000100000011000000000000
000001000000001000010000000000000000000000
000000001000100011000000001101000000000000
000001001010100101100110000111000000000000
000010000001000001000100001101000000001100
000000000000000011000000001000000000000000
000000000000000000100000000011000000000000
010010000000000111100011101111100000100000
010001000000000000100111101011001000100000

.logic_tile 20 8
000101100000000000000111100000001000000100000100000000
000011001010000000000100000000010000000000000000100010
001110100000000000000000001000011011010000000010000000
110001001100000111000000000011001101010110000000000100
110000000001000000000011001111011110001001000011100010
110000000000101111000000000001000000000101000000000000
000010101100000011100000001011011110001101000010000010
000000000000000000000000000111000000001000000010000100
000000001000111000000000001011111110001001000010000110
000000000000011101000000000101000000000101000000000000
000110100000000111110111000101001111000100000000000110
000000000110000000100000000000101101101000010000000000
000000000000001001000111101000000000000000000110000000
000000000000001111000000001111000000000010000000000011
010000001011001001000011000000000000000000100110000010
100000000000000101000100000000001010000000000000000010

.logic_tile 21 8
000000000001010000000000010000000000000000000100000000
000000000000100000000011111101000000000010000000000000
001101001110000111100000010000001100000100000100000000
100000000001000000100010000000000000000000000000000000
010011100000010011000110000000000001000000100100000000
010010100000110000000010010000001010000000000000000000
000001000000000001100000000011000000000000000100000000
000010001000000000000000000000100000000001000000000010
000000000000001001100000011101000000000000000000100000
000000000000000001000010001001101110000010000001000000
000000000100000000000000000000001010000100000100000000
000110100000000000010010000000000000000000000000000000
000000000000000111000000000001100001000000000000000000
000000000000000000000000000000001101000001000000000000
000001100000100000000000000000000000000000100100000000
000001000001010000000000000000001100000000000000000000

.logic_tile 22 8
000001000000001101100011101101101001010111100000000000
000011000000101111000011000101111100111111100000000000
001100001000001101100010100000000000000000000000000000
100000000001001011000110110000000000000000000000000000
110011100000000001000110010101111011111001110100000000
110011100000000000000110100011101011010100000000000010
000000000001011111000110100001101011111001000100000001
000000000000000111000011100001101011111010000000000000
000010000000001000000000011101111000111101010100000000
000000000000001111010010101111101000010000100000100010
000000001010001000000000011001001101111001000100000001
000000001011000101000011101001111011110101000000000010
000000000000000111100011101101011010110001010100000001
000000001000000000000000001011111110110001100000000001
000000001100000000000110001001101010111001100000000000
000000000001010000000000001101011001110000010000000000

.logic_tile 23 8
000010000000000000000011100011000000000000000100000000
000001000110000000000000000000000000000001000000000000
001000001101100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
110000000000000000000000001101101000111100010000000000
110000000000000000000000000111111110101000100000000000
000011100000100000000000000000000000000000000110000000
000010100001010000000010100011000000000010000000000000
000110000000000011100000000011000000000000000100000000
000001000000000000100000000000000000000001000000000000
000000000000100000000000000000000000000000100100000001
000000000001000000000000000000001100000000000000000000
000000000000000101100011100000001100000100000100000000
000000000000000000100100000000000000000000000010000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000010000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001000000
101000000110100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010100110
000000000000000000000000000000000000000000000010100111
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000010100000000000000000000000000000110000110000001000
000000000110010000000000000000000000110000110000000000
000001000010100000000000000000000000110000110000001000
000000100001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000001010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000111100000000000000100000010
000000000000000000000000000000000000000001000010100000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 3 9
000000000010001111000111000101011100010110000000000000
000000000000000001000111100000111110000001000000000000
101000000000000101100010101000001011000110000000000000
100000000000000000100000001011011010000010100000000000
010100000000000111000010110111111000000010000000000000
010000000110000000100111100000010000000000000000000000
000000000001011111000111100000011010000000000000100000
000000000000000111000000000001011001010000000001100000
000000000000000001100000001011100000000011010100000000
000000000000001111000000000011001000000001000010000000
000000000000001111000010000000011100000010000101000000
000000000000001011100000001111001100010110000000000000
000000000000011011100000000111000001000010010101000000
000000000010000011100010010101001100000010100000000000
010010000000000000000000000011011101010010100101000000
110001001110001001000000000000001000100000000000000000

.logic_tile 4 9
000000000011000000000010110011111100000010100100000000
000000000000110111000010100101011001000010110000000000
101000000001010000000000010111111100101110010100000000
100000000100000000000011100101101101101101010000000000
000010100000000001000111111011001111010000100000000000
000000000000001101000110110111001001010000010000000000
000000000000000011100000010111001101000011000010000000
000000000000000000100010001001111110000011100000000000
000001000001000011100111000011111100010010100010000000
000000100000010000100110110101101001000010100000000100
000010101011001101000010100001001011000111110000000000
000001000000000101110100001101011011001010110000000000
000000000110000000000111111111000000000000010000000000
000000000000001001000111101111101000000000000000000000
010100000000000011000111000111001101000011000110000000
110100001010001101000000001001111110000011100000000000

.logic_tile 5 9
000000000000101101000010101000011001010110000000000000
000000000001000101100011100001011110000010000010000000
101000000000000111000011110011101011000111000100000000
100000100010001101000011010101001100000110000001000000
000100001100100001000011110001100000000011100000000001
000000000001011101100111110011101000000001000000000000
000000100001111111100111100111001100111011110100000000
000001000111111111100100001111011001010010100000000000
000001001100000011100000000001111010010010100000000000
000000100000001001100011101111001001010100000000000000
000000000000000101000011110001100000000010100000000000
000010100000011101100011011101101110000010010000000000
000000100000000011100011110001011100111111000100000000
000001000000000111100111001101011110110110000000000000
010000000000000001000000000011111011110110110100000000
110000000000000001100000000011111110111000100000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000010110010000000000000001011000000000000
001000001111010000000010001000000000000000
100000001010100000000100000101000000000000
110000101010000000000111101000000000000000
110010000001010011000000001011000000000000
000010100001000000000000000000000000000000
000001001110000011000011110101000000000000
000000100000000000000111001001100000000000
000000000010000000000110000011100000000100
000000001000000001000000011000000001000000
000000000000001001100011010111001100000000
000000000000010000000011101000000000000000
000000001000100000000000001111001011000000
110000000000100011100010000000000001000000
110000000000011001100000001011001011000000

.logic_tile 7 9
000000000000000001000000000001001010010100000000000010
000000000000000000000000000000011110100000000000100000
001000000000011111000000001101001111001010000000000000
100000000000110001100000000011001110000111000000000000
110000000000000001100000010111011110000011110000000000
010000000000000000100010000111101010000001000000000000
000000000011110111100000011101011100010110000000000000
000010100000100000000011100111011100100001000000000000
000100000001000101100000011011000000000011110000000000
000000001011000000000011011111001010000010000000000000
000011100001011101000111101111011001010010100000000000
000011000010000101000010100111001000101000000000000000
000000000000000101100000000011000001000010110000000000
000000001000000000000010100101001100000010010001000000
000001000000000011100110101101111111101000010100000000
000000001100101001000000001101001101101010110000100000

.logic_tile 8 9
000000000000000001100000000001001110000110100000000000
000001000000100111000011100000011010101000000000000000
000001000000000111000000011101011010000000000010000011
000010101010000000100010000101101011100000000001100100
000000000000010101000011100111001100000110100010000000
000000000100000000000011111001001010010100000000000000
000000000000000011100000010001111101000011110000000000
000010100000001111100010110001101000000000010001000000
000000000000100101100010000001011010101100000000000000
000000101111000000000110100111011000111100100000000000
000000001100000000000000000111001010000110000000000000
000000000000000111000000000111101000100001010010000000
000001100000000101000110111001000000000011110000000000
000000000000100001000010100111001010000010000000000000
000000000001000101100000000001001100110000110000000000
000000000000010000000000000001011101111000100000000000

.logic_tile 9 9
000000001010000101100110000001001001000000100000000001
000000000000010000000110010000011011100000010000000000
000000000000000000000000000011101000101010010000000000
000000000000001101000011101011011000011001100000000000
000000100000100101100010110001011010101100000000000000
000011100100010000000110011101001001111100100000000000
000000000000001111000111111001011010011000100000000000
000000000000100111000111101101101000101110010000000000
000001000110000001000111000001001010001001000010000000
000000000000100001100000000111010000000010000000000000
000000000001010000000000000111011000111001010000000000
000000000110001001000000000001101100101001000000000000
000001000100000111100010100111101100010000000000000000
000010000110000000000000000101001100110111110000000000
000000000010000000000011100111111000010000000000000000
000000000001001111000000000001111100111111100000000000

.logic_tile 10 9
000100001010001000000111001001101101100000100000000000
000100000010000001000011100111101011100000010000000000
101010100110000011100111101101111100100001010000000000
100001000001000000100100000001111100000001000000000000
010010100000100001000000010111001011010010100000100000
010000000001000000100010010001111011000000000000000000
000000100000000001100110000101111011000110000010000000
000001000000000000100100001111011100001000000000000000
000000000111000011100111010111000000000000000100000000
000000000000100000110011010000000000000001000000000100
000001001110000001100000000101101110100000010000000000
000010000001010000000010000011111001000001010000000000
000000100001000000000010010000000000000000100100000001
000000001100100001000111110000001101000000000000000000
000000000000000011100000000101011010100100000000000000
000010000001000000100000001011011100010100000000100000

.logic_tile 11 9
000000000000000000000000000011000001000000001000000000
000010000010001011000011010000101110000000000000000000
000000000000000000000000000011101001001100111000000000
000000000011001011000011010000101101110011000000000000
000100000000001000000000000011101000001100111000000000
000000000010001101000000000000001000110011000000000000
000000001100000000000000000001101001001100111000000000
000010100000010011000000000000101111110011000000000000
000000100000000111100111000011001001001100111010000000
000000000000000000000000000000001100110011000000000000
000000000000001111100011100111001000001100111000000000
000000000000001111100111110000101010110011000010000000
000000000000000000000011100101101000001100111001000000
000001000010000000000111110000001001110011000000000000
000000001010100111000000000001101000001100111000000000
000000000000000000100010000000001111110011000000000001

.logic_tile 12 9
000000000000011101100010001001011100101011110100000100
000000001000000011000110001011101100010011110000000010
101100001110100111000000001011001010111110100110000010
100100100000010000100000000111011001111001010001100010
110000000000000000000110110011111000101011110101000100
000001000000000000000010100011101001100011110000000000
000001000110100111100010000111111111000100000001000000
000010100000000000000100000000011111101000010000000000
000000000000000001000000000001001100101011110100000000
000001001000000111100000000001101100010011110000100010
000000000110000101100010100111001100111110110111100011
000001000000000000010110111101101001010110100010000100
000011100000000101100110100001001000101111010110000000
000010000000101101000000000011011110101111000010000000
010000000000101011000010000101101100111110110101000000
110000000100010101000010010111101001010110100010000010

.logic_tile 13 9
000010001000001101000010101011011101000110100010000000
000001000000101101100110110011111000001111110000000000
001010100000001011100010100111111000010111100000000000
100000000000001111100111000001001010001011100000000000
110000000000101000000000001000000000000000000100000000
110000000000000111000000000101001000000000100010000000
000000000000000111000000001001011000010111100000000000
000000000000001101000011100001101010000111010000000000
000000000000000000000111001001001011010111100000000000
000000000000010000000100001001101000001011100000000000
000100000001101000000010000111011001000110100000000000
000000000001111111000100000101001110001111110000000000
000000000000000011100010001111111011010111100000000000
000000001000000000000100000001101100001011100000000000
010000000000001001000000001011111001000110100000000000
000000000000001011000011111101001001001111110000000000

.logic_tile 14 9
000000001000000001000010100011101111000110100000000000
000000000001000000100000000111011010001111110000000000
101100000000010000000010100101011100101111010110000100
100100100000000101000000000001101011101111000000000001
110010100010010101000011000000000000000010000010000000
000000001101000000000010110101000000000000000000000000
000000000000000111110000000011101101100011110110100000
000000100000000000100000000001001101110011110000000000
000000001000001000000000001001001111101011110100000000
000010101010001011010000001111001100010011110010000010
000001000000000101000010000000011000000010000000000000
000000100001010001100000000000000000000000000010000000
000001000001001111100000000001100000000010000000000000
000000101100100001000010000000100000000000000000100000
110011100000000111100111100000000000000010000000000000
110010100001000000000100001001000000000000000010000000

.logic_tile 15 9
000000100101010000000000000011101000001100111000000000
000011001100000000000000000000100000110011000000010000
000000100000000000000110000011101000001100111000000000
000000000001000000000100000000000000110011000000000000
000110000000010000000000000000001000001100111000000000
000011100000000000000000000000001101110011000000000000
000000001100001000010000000000001001001100111000000000
000000000001011001000000000000001010110011000000000000
000010101100010001100000000011001000001100111000000000
000000000000000000100010100000000000110011000000000000
000000000000100000000010100111101000001100111000000000
000010100000011101000000000000100000110011000000000000
000000000000000000000000000111101000001100111001000000
000000001110010000000000000000000000110011000000000000
000001000000100000000110000000001001001100111000000000
000010000000011111000100000000001001110011000000000000

.logic_tile 16 9
000000000000100000000010100000000001000010000000000000
000000000100000000000011100000001000000000000000000000
101001001000000000000000000000011010000010000000000000
100010000000000101000000000000010000000000000000000000
010000000010000101000000000000000001000010000000000000
010000000110000000000011110000001010000000000000000001
000000001110000101000010100000000000000010000000000000
000000100000000000000000000011000000000000000000000000
000000000000000111100000000001000000000010000000000000
000010101010000000000000000000100000000000000000000000
000000001000000000000000000000000000000000100100000001
000110100001010000000000000000001011000000000000000100
000000000001000111100000000000000000000010000000000000
000000001100000000100000000111000000000000000000000000
000000000000100000000000000101000000000010000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 17 9
000011100001101000000111000001100000000000001000000000
000001000100011111000111100000001101000000000000010000
000000000001100111000110110001100001000000001000000000
000000000000010000100011110000101001000000000000000000
000000000111011000000110100001000000000000001000000000
000000000110101001000000000000101100000000000000000000
000000000000001000010000000001000000000000001000000000
000000000000000101000000000000001010000000000000000000
000001000001101000000000010011100001000000001000000000
000010000110111111000010010000101100000000000000000000
000001100000000001000111100001000000000000001000000000
000010001100000001100100000000101110000000000000000000
000000000111001000000000000011100000000000001000000000
000000000000001001000000000000001011000000000000000000
000010001100000011100000000111100001000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 18 9
000000000000000000000000000111011001000100000001100010
000100000110000000000000000000111101101000010000100001
001010000000000111100111110011000000000010000010000000
100001100000100000000111100000100000000000000000000000
110000001010100000000000000000000001000010000000000000
110010100010010000000000000000001100000000000000000000
000001000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000010000001010000000000010111100000000000000100000000
000001101000100000000011110000000000000001000010000000
000100000000000001000000000000000001000010000000000000
000000000000001111100011100000001000000000000000000000
000000100000000000000111000000000001000010000000000100
000010100100001001000110010000001001000000000000000000
000000100000101000000000000000000001000000100100000000
000000000000000111000000000000001100000000000000000100

.ramb_tile 19 9
000010000000001000000000001000000000000000
000000011100100011000000000001000000000000
001000000001110001100011110011000000000000
100000000000010111100011001011000000010000
110010100111010001000000001000000000000000
110000000000000000000000001111000000000000
000000000001011000000000001111100000001000
000000000001100011000000000001000000010000
000001000000000000010111001000000000000000
000010000001010111000100001001000000000000
000001000000000000000010011011100000000000
000010000001011001000010111011100000000001
000010100000010000000010000000000000000000
000000000000100000000000000101000000000000
110000001110000001000010001001000001001000
010000100100000000100000001001001010000000

.logic_tile 20 9
000010100000000000000011000000000000000000100110000000
000001000001010000000000000000001110000000000000000000
101011101110010000000000000000000000000000000100000000
100011000110000000000011011011000000000010000000000000
110010000000000000000000000000000001000000100110000000
000000000000000000000000000000001011000000000000000000
000000000001101111100010000000011011000100000010000000
000010101010101001100000001001001010010100100010100000
000000000000000111100011100111011011000000100010100100
000000000110000000000100000000101001101000010000000100
000000001010010000000000000011100000000000000100000000
000000000000101001000000000000000000000001000010000000
000000100000000011100000000000011110000100000100000000
000001000000000000100011110000000000000000000000000000
000000001000101000000000000000000000000000000100000000
000010100110010011000000000011000000000010000010000000

.logic_tile 21 9
000000000000000000000000000001100001000000001000000000
000000001010000000000000000000101010000000000000000000
000000000000010000010110100011101000001100111010000000
000000001110000000000000000000101110110011000000000000
000000000001010101100000000111101001001100111010000000
000000001110000000000000000000001111110011000000000000
000010100001010101100000010111101001001100111010000000
000001101000110000000010100000001011110011000000000000
000010000001010101000000000111101000001100111010000000
000100000010101101000000000000101110110011000000000000
000000000000000000010010100101001001001100111000000000
000000001110101101000010110000001101110011000000000100
000000000000000101000000000111001000001100111000000000
000000000100000101100010100000101100110011000010000000
000000000001110101000010100011101000001100111000000000
000010100000110101000110100000001100110011000000000001

.logic_tile 22 9
000010100000000000000000010000000001000000100110000000
000001000110000001000010000000001101000000000011100000
001110000000100000000000000001000000000000000110100000
100001000001001001000000000000000000000001000000100001
110000000001001000000000000000000001000000100110000000
010000000000101001000000000000001000000000000000100000
000000000000000000000000000000001110000100000110000001
000000000000000000000000000000000000000000000000100000
000010000000010000000000010000000000000000000000000000
000001001010100000000011000000000000000000000000000000
000000100000000011100000010111001000111111110000000000
000001000000000000100010111111111010000111010000100000
000000000001010111100111101000000000000000000100000011
000000000000100000100111110111000000000010001010000000
010000000001000101100000001000000000000000000100000101
100000000010000000100000000011000000000010000010000000

.logic_tile 23 9
000010000000010000000000000111000000000000000100000000
000000001010000000000000000000000000000001000001000000
101000000000100000000000000000000000000000000000000000
100000000001001001000000000000000000000000000000000000
110010000000000000000011101000000000000000000100000000
000000001100000000000000000001000000000010000000000100
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000100000
000010000000000000000000010000000000000000000000000000
000101000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000100000000
000000000000000001000000001101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000100000000000000000000000000000110000110000001001
000001000000000000000000000000000000110000110010000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000001
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000001
000000000000000000000000000000000000110000110000001001
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000001
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000001
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000010
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000010

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001111100000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000011000001100110010000000
000000000000000000000011100001000000110011000000000001
000000000000000000000000000011100000000000000111000000
000000000000000000000010000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001011000001000011010100000000
000000000000000000000000001011001001000010000010000000
000000000100001000000000000000000000000000000000000000
000000000000000011000011110000000000000000000000000000
000000000000011000010011000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
110000000000000011100000000111111100010110000000000000
010000001010000000100000000000011110000001000000000000

.logic_tile 3 10
000000000000001001100000000111000000000010000000000000
000000100100000111000011100101101111000011000000000000
101000100000000001000010000001001110000010100000000000
100001000000000000100100000000111111000001000000000000
000001000000000111100000010000000001000000000000000000
000000000110000000100011111111001110000010000000000000
000000000000000000000000001001001111110011110100000000
000000000000000000000000000111011001110001010000000000
001100000011000000000000001001000001000001000000000000
000000000100000000000000000111001101000001010000000000
000010100000001000000000000000011100000000000000000000
000000000000001111000010100111011011000110100000000000
000001001010001000000010100111011000000110000000000000
000000000000000001000010100000101111000001000000000000
110001000110000011100000000111000000000000000000000000
010010100110000101100000001101100000000001000000000000

.logic_tile 4 10
000001000111011000000010100011001011000110100000000000
000011100001011011000110101111011000001111110000000000
001010100000101101000000011000000000000000100000000000
100001000001000111000010100101001001000000000000000000
010000000000000000000111000101000000000010000000000000
110000000100000000000010111001100000000000000000000000
000000000000000101000000000001000000000010100010100001
000000000000001001100010100000001101000000010010000101
000000000000000111000110000111101101010000100000000000
000000000000000000000100000000101010000000010000000000
000001000000000000000000010000000001000000000000000000
000000100100000000000010001001001111000010000000000000
000100000000000000000111100001111011000000000100100100
000000000110000000000000000000011101101000010000000000
000011000001000000000000001001100000000001000000000000
000010000000100000000010010101101100000001010000000000

.logic_tile 5 10
000001001010001000000011110000011011000110100000000000
000010100000000001000111111011011001000000000000000000
101000000100000101100011100011001101010111100000000000
100000000000000101000111111111101111000111010010000000
000100100010001101100000010101001001000110000000000000
000100001000010101000010100101111011001001010000000001
000000000000001101000110110101101010000010100110000000
000000000000000101100011101001101011000010110000000000
000000000001110000000010101011011100111110100100000000
000000000001010011000110110101101001111000100000000000
000000100001010111100000011111001101010111100010000000
000000000000000001100011111001011111001011100000000000
000011000000000001000000011101111000000010100000000000
000001001010100000000011010011001000000010110000000011
110001000000000111000000000001111100111111000000000001
110010101100000000100010110101011101111001000000000000

.ramt_tile 6 10
000000010000100000000111101000000000000000
000000111001010000000000001111000000000000
001000010000000000000111001000000000000000
100000010000000000000100001011000000000000
110010100100000001000000000000000000000000
110001000000001001100000000111000000000000
000000000111000001000000000000000000000000
000100000000101001100011101001000000000000
000000000000000001000000000001100000000000
000000101000000000100010000101100000100000
000000000001110000000111000000000000000000
000000000001011111000100000011001010000000
000000101110000011100010000000000001000000
000000000010000000100000001011001010000000
110010000000000000000010001000000001000000
010001000100000000000100001101001010000000

.logic_tile 7 10
000100100010001001000000000111001011111111000010000000
000001100001001001100000001101101001110110000000000100
101100000110000101000110001111101111111111000100000000
100000000110000000100011100001111011111001000000000000
000001000000001001100110000001100000000010000000000000
000000000000000011100111110011101110000011100010000000
000000000000100101000010100001111010111111010000000000
000000000011010000010111101011101011010110000000000100
000010000000000001000111001000011100010110000000000000
000010101000000001000010111011011101000010000010000000
000000000001100111000111110001001011001011000000000000
000000001000000000100011110011001100001010000001000100
000000000000000101000010001101001101111111000100000000
000000100010000000100111110101111001110110000000100000
110000000000001111100010100001111011111011110100000000
110000000110100101000000000001111110010010100000000000

.logic_tile 8 10
000000000000010101000000000001001111000010100000000000
000000001100000000000000000000001111000001000000000000
000000000000000000000011100011000000000010100000000000
000000001100001001000100000111101000000001000000000000
000000000001100101000110001001001011111111010000000000
000010000001110000000010011101011010010000000000000000
000001001000100011100111010101101101100000010000000000
000010100100110001000111111011011111000010100000000000
000000000001010001100111000101101100111000000000000000
000000000000000000000111000101001011111100000000000000
000010100000000000000111000101111101011001100000000000
000000000000001001000100000001001011101110000000000000
000000000101001000000000001001011101000101010000000000
000000100100101111000000000001011010010101110000000000
000000000001010000000011001000001010000110000000000000
000010000000000000000110101001001110000010000000000000

.logic_tile 9 10
000011101000000000000111110011100001000000001000000000
000010000000001001000111100000001110000000000000001000
000000000001010000000000010011001000001100111000000000
000000000000000000000011110000101101110011000000000000
000001000000011000000000000101101001001100111000000000
000010000000111111000011110000001010110011000000000000
000001000000000111100000000001101000001100111000000000
000000000000001111000000000000101001110011000000000000
000000001011100000000011010101001000001100111000000000
000000000110100000000111100000101000110011000000000000
000001000110000001000110100001001001001100111000000000
000000000000000000100100000000101101110011000001000000
000000000001110000000010000111101000001100111000000000
000001001110010000000000000000001111110011000000000001
000000001000100001000011000111101000001100111000000000
000000000001001001000100000000101010110011000000000100

.logic_tile 10 10
000010000010010111000111110000011100000010000100000000
000000100001110111100111111011001110010010100000000000
101000000110001000000111100101001111000010000100000000
100000000000001011000000000000011110100001010000000000
010000000010000001000000011111100000000010010100000000
010000000000100000000011001101101110000010100000000001
000000100000000000000010001000001100010000000000000000
000000000000000000010000001001001101010110000000000000
000100000000001111100010000000001101000010100100000000
000110101010000111100110010111001101010000100000000000
000000000000001111100010000000001110000010000100000000
000000000000000111110011100001001011010110000000000000
000000000000100011100010000011100000000010010100000000
000000000000110000100000000001101110000010100000000000
110010100000101000000000010111011000000010100100000000
010010000000011111000011000000001001100000010000000000

.logic_tile 11 10
000010100001010000000000000101101001001100111000000000
000000001001011011000000000000001001110011000000010000
000000000000001101100110110011101000001100111010000000
000000000000000101000010100000001110110011000000000000
000111100001001111000000000001101000001100111000000000
000010001000000101000011100000101000110011000000000000
000000000000001000000111100111101001001100111000000000
000000000001011111000011000000001000110011000000100000
000001000000000000000000000101101001001100111000000000
000010000110000000000000000000101011110011000010000000
000000001000001000000000000101001000001100111000000000
000000000000001011000011100000001010110011000000000100
000000000000000000000000000111101001001100111000000000
000000001000101111000000000000101000110011000000000000
000000001100100001000000000011101000001100111000000000
000000000001010000000010010000101011110011000000000000

.logic_tile 12 10
000000000110100000000110001111001011111110100110100100
000000000001010000010010010101011110111001010000000010
101001000100101001100110011000011000000000000000000000
100010100001000001000011010011001111010000000000100010
110011000001100000000000010001111001000010000000000000
000001000011010000000010100111101001000000000000000000
000000001010000101000010001001011110111110110100000000
000000000000001001100100000111101110010110100000000000
000000000100000000000010110001011111000010000000000000
000100000000001101000111001111111101000000000000000000
000001001110100011100010111111101100111110100100000000
000010100001001111110111010101001110111001010000000000
000000100000001001000010011111011101101111000100000000
000000101000000011100110000111011011111111000000000000
110000000000100001000000010011011110111110110100000000
010100000001001101000010001011101110010110100000000000

.logic_tile 13 10
000000001010100000000000000111000000000000001000000000
000001000000010000000010010000101011000000000000000000
000000000000100001000011100011001000001100111000000000
000001000001011001100000000000101011110011000000000000
000000001011011000000011110101101001001100111000000000
000000000001011111000011110000101100110011000000000000
000110101100001000000000010111101000001100111000000000
000000000000001101000011000000101010110011000000000000
000011000000001000000010000011001001001100111000000000
000010000000101011000111100000101000110011000000000000
000001000000000000000000000001001001001100111000000000
000010000000000001000011110000101000110011000000000000
000010000000000000000000000001101001001100111000000000
000010100110100000000011110000101101110011000000000000
000001001100000000000011000011001001001100111000000000
000000100000000000000000000000001010110011000000000000

.logic_tile 14 10
000000000000000001100000000001101110000000000100000000
000010000001010000100000000000000000001000000000000000
001000100000000111100000001000000000000000000100000000
100000001100000000100000000001001101000000100000000000
010000000010010001100111101101111011000110100000000000
110000001100000000000000000101101101001111110000000000
000000000000000011100000010011000000000010000000000000
000000000001010011100010100000000000000000000010000000
000000001110001000000110100001011000000000000101000000
000000000001010001000000000000000000001000000000000000
000000000001110000000000010111100001000000000101000000
000000000000010000000011010000001000000000010000000000
000000000000001000000000000000000000000010000000000000
000000000000000101000000000101000000000000000000000010
010001101100001101100000001000000001000000000101000000
000010100000000101000000000111001000000000100000000000

.logic_tile 15 10
000000000001010000000000000101001000001100111000000000
000000000110100000000000000000000000110011000000010000
000101001110000000000000000000001000001100111000000000
000000100000000000000000000000001111110011000000000010
000000000001001101100000000111101000001100111000000000
000000000001000101010000000000100000110011000000000000
000000001010000101100110100101001000001100111000000000
000000000110000000000000000000000000110011000000000000
000000000000000000010110100000001001001100111000000000
000000101000000000000000000000001011110011000000000000
000010100111000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000010001110000000000000000011001000001100111000000000
000000000000000000000010000000100000110011000000000000
001000001010000101100000010111101000001100110000000000
000010000001000000000010100000000000110011000000000000

.logic_tile 16 10
000000100000000000000000010101000000000010000000000000
000000000000000000000010100000100000000000000000000000
001000000000000000000000011000000000000010000000000000
100010100100000000000010100101000000000000000000000000
110000000000100000010000000111000001000000000100000000
110000000000000000000011000000101110000000010000000001
000000000110001000000110110001111110000000000100000000
000000000000001101000010110000100000001000000000000000
000000000000101000000000000101100000000010000000000000
000000001110011001000000000000100000000000000000000000
000000000000000000010000000101111110000000000100000000
000000000011010000000000000000100000001000000000000000
000010100000010000000111110000000001000000000100000000
000001100110000000000010011001001110000000100000000000
010000101000000111100000000011011110000000000100000100
000001000001000000100000000000000000001000000000000000

.logic_tile 17 10
000000000110000000000000010101100000000000001000000000
000000000101010000000010010000101001000000000000010000
000001000000000001100111000101000001000000001000000000
000010000000100000100100000000001111000000000000000000
000000100110011101100111100001100001000000001000000000
000000000111111111000100000000001011000000000000000000
000001000000000000000010010111000000000000001000000000
000110000000000000000011100000101110000000000000000000
000000000110000111100000000001100001000000001000000000
000000001010000000100000000000101111000000000000000000
000000000000100000010000010101000000000000001000000000
000000000001000000000010010000101111000000000000000000
000000000001001001100011110011000001000000001000000000
000000000000001001100111110000001101000000000000000000
000000001101000000000111010111000000000000001000000000
000000000001110000000111100000001010000000000000000000

.logic_tile 18 10
000000000000000111100011100111000001000000001000000000
000000000000000000100100000000001001000000000000000000
000000000100010111000000010001101001001100111000100000
000000000000101001000011010000001000110011000000000000
000001001010100111000000010101101000001100111010000000
000010000010010000000011110000101110110011000000000000
000000000000100000000011010011001000001100111000000010
000010100000000111000011110000001011110011000000000000
000100000001011000000111000001001000001100111000000000
000000000010000111000000000000001010110011000000000001
000000000000000000000000010011101000001100111000000000
000001000000000000000011000000101101110011000001000000
000000000010000111100111100101101000001100111000100000
000000000000000001000100000000001111110011000000000000
000010100000100000000000000101101000001100111000000000
000010101001010000000000000000101001110011000010000000

.ramt_tile 19 10
000100100000000000000000000000000000000000
000000011010000000000000000101000000000000
001000000000010000000000001011000000100000
100000110111000000000000001101000000000100
010000000000000011100010010000000000000000
110000000110000001100111011011000000000000
000000100110000111100000000101100000000000
000000100000000000100011101111000000010000
000010000000000000000000001000000000000000
000000000110000011000010001111000000000000
000000000000000000000111101111000000100000
000000000001010001000000001011100000000000
000000000001010001000111000000000000000000
000010000000100000100110000111000000000000
110010100000100001000111000111100000000000
010001000000010000000100001101001010010100

.logic_tile 20 10
000000000000000000000011100001000000000000000100000000
000000000110000000000000000000100000000001000000000000
101010101011100000000011100111000000000000000100000000
100010100110100000000010010000100000000001000000000000
110000000000000000000000000000000001000000100100000000
000000000000000000000010000000001001000000000000000000
000011000110000000000000000000001100000100000100000000
000010000000000000000000000000000000000000000000000000
000000000000001000010000010001100000000000000100000000
000001000000001111000010110000100000000001000000000000
000001000001010000000000000000000000000000100100000000
000000100110100000010000000000001011000000000000000000
000010100000000000000010000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000110000000000000001000000000000000000100000000
000000001111001111000000000111000000000010000000000000

.logic_tile 21 10
000100000000000101000000010011101001001100111000000000
000000000001000000100010100000101010110011000001010000
000000000000010000000000000111001001001100111010000000
000010100000100000000010110000101010110011000000000000
000000001110000000000110100111001000001100111000000000
000000000110000000000011100000101110110011000001000000
000000000000000101100000000111101001001100111010000000
000000001010001101000000000000001100110011000000000000
000000000000000000000010100111001000001100111000000000
000010001110000000000000000000001011110011000000100000
000000100000000101000010100001001000001100111010000000
000001000010000101000000000000101011110011000000000000
000000000001000101000110110001001001001100111000000000
000000000000000101000011000000001100110011000010000000
000000000000100111000000000001101000001100110000100000
000000000001010000000000000000101101110011000000000000

.logic_tile 22 10
000000001011010000000000000000000001000000100100000000
000000000000000001000000000000001011000000000000000000
101000100001000111100010000000000001000000100100000000
100000001100110000000110010000001000000000000000000000
110000000000000000000000011000000000000000000100000000
000000000000000000000011111001000000000010000000000000
000000100000000000000111100000000000000000100100000000
000001000000000000000100000000001011000000000000000000
000100000000010011100111000011000000000000000100000000
000011100000000000000000000000000000000001000000000000
000000000100100000010000000000000000000000100100000000
000000001011000000000000000000001101000000000000000000
000000000000000000000000000000000000000000100100000000
000000000100000000000000000000001000000000000000000000
000010000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.dsp0_tile 25 10
000100000000000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000101000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000101000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000100
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000100
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000000001100000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000001010000100011100011110001111100110000110000001000
000000010000000000100111010000100000110000110000000001
000000010000000000000111100111011010110000110000001001
000000000000000111000100000000100000110000110000000000
000010010100000000000011000001011010110000110000001001
000000000000100000000000000000110000110000110000000000
000000010000000111100000010111111000110000110000001000
000000010000000000100011010000100000110000110000000001
000101000000100000000000000111101110110000110000001001
000000000000000000000000000000000000110000110000000000
000000000000000011100000000111101010110000110000001000
000000000000000001100000000000010000110000110000000001
000010000000101000000111100001011110110000110000001001
000000001010001011000000000000010000110000110000000000
000000000000000111000011010011101000110000110000001001
000000000000000001100011000000010000110000110000000000

.logic_tile 1 11
001000000000001111100111110001100001000000001000000000
000000000100000011100111010000001000000000000000000000
000000000000001111100111100001101001001100111001000000
000000000000000011000011100000101001110011000000000000
000000000000000000000000010001001000001100111010000000
000000000000000000000011000000001100110011000000000001
000000000000000111100111010001001000001100111001000000
000000000000000000100111010000101001110011000000000000
000000000000001000000111000111101001001100111000000000
000000000000000011000100000000001010110011000010000000
000000000000000000000000010011101000001100111001000001
000000000000000000000011000000101101110011000000000000
000000000000000000000000000101101000001100111001000000
000000000000100000000000000000101000110011000010000000
000000000000001000000000000101101000001100111001000000
000000000000000011000000000000101011110011000000000000

.logic_tile 2 11
000001000000100111000110001001011010000010000000000000
000000000000001101100000001101000000000111000000000000
101000000000000011000000000101100000000010000000000000
100000000110000000100000001111101010000011010000000000
110010100000001000000111100001100000000011010100000000
110010000000001101000000000001001110000001000001000000
000000000000100000000111110101101010000110000000000000
000000001011011001000111110000111100000001010000000000
000101000000000011100111100101101110001011000100000001
000010100000000000000000000001100000000001000000000000
000010000000000000000000000001000000000010110100000001
000000000000000000000000001001001101000000010000000000
000001000000001001100011100000000000000000000000000000
000000100000000001000010000000000000000000000000000000
110000100000100111100000000000000000000000000000000000
110001000001010000000000000000000000000000000000000000

.logic_tile 3 11
000001000100000111100000010011100001000010000000100000
000000000000000000100010001111101110000011100000000000
101001000000001000000000011001011011000011100010000000
100010100000001101000010000111111100000001010000000000
000110100111111001000000001101100000000010000000000000
000000000100101011000000001011001101000011000000000000
000000000000000000000110001101101001010110100110000000
000000000000000001000000000111111100000100000000000000
000101100000000000000110110001011111010000100000000000
000001000010000000000010100000011001000000010000000000
000000000000100001000010000111101010001001000000000000
000000000001001111000011101111101010000110100000000000
000000000000010000000010011011000000000010100000000000
000001001010000000000111000001101101000010000000000000
110010101100001001000011010000000001000000000000000000
010000000001010001000011111011001111000010000000000000

.logic_tile 4 11
000000001000000000000010110011011010000000000000000000
000010001010000000000010000000011100001001010000000000
101000000000000000000000010001011110000110000000000000
100000000000000000000011000000101101000001000000000000
010101100000000011100011111111100001000000010001000000
110001100001010000010010001011101001000000000001100001
000001000000010101100111110101001111010000000010000000
000000100110001001000110001001001110101000000011000001
000000000010001001100110000101111100000110100000000000
000000000000011111000000001111101001001111110000000000
000110100001010111000000000101100000000010000000000000
000000000000000000100011101101101101000011000000000000
000000100101100111100010000001000001000000100010000000
000000000000000000000000000000101010000000000000000100
000000000000001011000000001000000000000000000101000000
000000000000001011000010000101000000000010000000000000

.logic_tile 5 11
000000001010000111000110010001001011000011000000000000
000000000000100000100010101101101101001011000000000001
101010100000100111000111111101101001010111100000000000
100000001011011111100010101011011011001011100000100000
000010001111001001000010010001001011000011000100000000
000000000000000101100110101101101101001011000001000000
000100001000100101100000010101000001000010100000000000
000000000001000000100010101101001111000001000000000000
000010100010000000000111110000011000000110100000000000
000000000000100000000011011001011010000000000000000000
000000100000000000010011111001101000010111100000000000
000000000100000000000010000001111110001011100000000000
000110101010101001000000000001001100000100000000000000
000001000000010011100000000000010000000000000000000000
010010101100110000000000000011001111000110100000000000
010000000001010000000010001101101011001111110000100000

.ramb_tile 6 11
000000000000000000000000000011011110010000
000010110000101001000000000000110000000000
101000000000000000000000000011111100000000
100000000110000000000000000000010000000000
010001100000101000000011100111011110000000
110010001110010011000000000000110000000000
000000000000000011100000001001011100100000
000000000001010000100000000111010000000000
000001000000000000000010101011111110000000
000010000000000000000010100111010000000100
000000000001011011100011110011011100000000
000001001000000101000111000111110000000000
000000000000100000000111010101011110100000
000100000000001111000110011111010000000000
010000100110001011110010011111111100000000
110001000100000111100011001011110000000000

.logic_tile 7 11
000010101011000000000111001111101111010111100000000000
000001000000001101000100000101011101001011100000000000
101100000001100101100110101101000001000010100000000000
100000000000111011000010011001001100000001100010000000
110100000000000101000011100011001100001011000100000000
110000000000100000000100000111100000000001000010000000
000000000001001111100110001111011000001110000100000000
000000000000001001000010001011000000001000000010000000
000000000110000011100011001101101001110011110000000000
000000000000000000100000001101011111110001010010000000
000000000000010001000010001101111001010111100000000000
000000000000100000100011110111011011000111010000000000
000000000000010001000010000011111000000010000000000000
000000000000100001000110000001000000001011000010000000
110000001001010111000010001101011010000110100000000000
110000000000000001000000000111101110001111110000000000

.logic_tile 8 11
000000001011000000000010011011111100100100000000000000
000000000000100101000111010001101101101000000000000000
101010000000101001100010000111100000000000000100000000
100000000001001101000100000000100000000001000010000100
110000000000100000000110010111111100100100000000000000
000000001111010001000010000011001101010100000000000000
000010001000000000000010100001011111000110000000000000
000001000000001011000000000000101010000001000000000000
000111100000011000000000001001001110101001010000000000
000010001011000101000011101101101001010100100000000000
000000000000001001000110101011011110100000010000000000
000001000000001111000000000011101111000010100000000000
000000100000001000000000010101011000110000010000000000
000110100001000001000010101001001011110000110000000000
110000000000000011000111101001001000101001010000000000
010000000000001011000100001001011011101000010000000000

.logic_tile 9 11
000100000101100001000000000011001001001100111000000000
000000000010000000100000000000101101110011000000010000
000101000000000000000000010011001000001100111000000000
000110000000001111000011010000101111110011000000000010
000010100000001000000110110101001000001100111000000000
000010000000000111000111100000101111110011000000000000
000000000000001111100000000111101001001100111000100000
000000000101001011000000000000101010110011000000000000
000001001010000000000111010101001001001100111000000000
000000001100000000000111100000001001110011000000100000
000000000000000000000110100001101001001100111000000010
000010100001000000000010000000001101110011000000000000
000000100000000000000111000111101000001100111000000000
000000000000100000000010010000001011110011000000000000
000000000000000000000010000101101000001100111000000000
000010000000000111000000000000001000110011000000000000

.logic_tile 10 11
000000001011001000000010000000011110000100000100000011
000000001100100111000011010000000000000000000010000000
101000000000100111000000000011100000000000000100000000
100000000001010000000010010000000000000001000011000000
010000000000001000000111100000001010000100000100000010
110000100000100011000100000000000000000000000010000001
000000000000000001000000001001000001000001010010000000
000000000000000000000000001011001111000001100000000000
000000000001010000000000000000000000000000100101000100
000001000000000000000011110000001001000000000000000000
000000000100000000000010000000011010000100000101000000
000000000000000111000100000000000000000000000010000000
000001100000000011000000001001011000001100110000000000
000111000101000000100000001001100000110011000001000000
000001000110000000000000000111001101010010100000000000
000010000000000001000010000000011111000001000000000000

.logic_tile 11 11
000000001000010111000000000011001001001100111000000000
000010000100100000100000000000101011110011000000010000
000010100000001011000000010111001000001100111000000000
000001000000001111000011010000001110110011000010000000
000010100100000111100000000111101001001100111000000000
000100000110000111000000000000101110110011000000000000
000001100000001000000011100111001000001100111000000000
000011100001001011000100000000101000110011000000000000
000010000110100000000011100111101001001100111000000000
000000001100000000000100000000001001110011000000000000
000000000000000000000000010011101001001100111000000000
000000000000000000000011010000101010110011000000000000
000001001100100001100111100001101000001100111000000000
000010000001001001100100000000001010110011000000000000
000000001101101001000000000001101000001100111000000000
000000000001111011000011010000001010110011000000000000

.logic_tile 12 11
000000000110100001000111100111011110000110000001000000
000010000001000001100000000001010000001010000000000000
101001000000000111100110000000000001000000100100000100
100010101010000000000000000000001100000000000000000000
110000100110001011100010000011111110000110000001000000
000000000000011101000100001111110000000101000000000100
000000001110000000000000010011011100010111100000000000
000010000000100000000011100001011001000111010000000010
000000101011001111000000010001111011010111100000000000
000001000001000101100010101101111101001011100000000010
000000000001010001000010010011101100010111100000000000
000000000000000000000011000001111010000111010000000000
000000000000001000000010000000001100000100000100000001
000100100000001011000000000000000000000000000000000000
000000000000000000000000001000001010001100110000000000
000000000000000000000010000001000000110011000000000000

.logic_tile 13 11
000000000000010000000011100111101001001100111000000000
000000001001100001000100000000001101110011000000010000
000100000000000000000000000001001001001100111000000000
000000000000100000000000000000001100110011000000000000
000000000000000000000000000101001001001100111000000000
000000001000100111000000000000001110110011000000000000
000000101110100000000000010011001001001100111000000000
000001000001010000000011100000101011110011000000000000
000010000001010011100111000011001000001100111000000001
000000000000100000000111100000001101110011000000000000
000000000000100011100000000011001000001100111000000000
000000000001000000100010010000101110110011000000000000
000000000111000000000000000011001000001100111000000000
000010101010001011000000000000101101110011000000100000
000001001110000001000000000011001000001100111000000000
000000100000001111000000000000101001110011000000000010

.logic_tile 14 11
000000000000101111000110111001111000111110110110000000
000000001010010011100011101011011100010110100010000100
101000000000010001100111111001101101110110110100000000
100000000000001101000010111001001101110110100001000000
110000001000101101100011110011011010000110100000000000
000000100011010111000111011001111010001111110000000000
000100100001000101100000000101000001001100110000000000
000000000001010000000011110000101100110011000001000000
000001000000000000000111000101101010000110100000000000
000010100110001111000000000111101111001111110000100000
000001001000100111100111110001101110010111100000000000
000010100011000111010011111001111011000111010000000000
000010100000100011100111011001001100010111100000000000
000000000000000000000010000101011000000111010000100000
110000100000000011100000000111101101111110110110000001
010001000000000000100000001111001001101001010000100000

.logic_tile 15 11
000001000000000000000000000001100001000000001000000000
000000100000000111000011010000101110000000000000000000
000000000000000000000111000001100001000000001000000000
000000000000000000000111000000101111000000000000000000
001001000000000000000000000011000001000000001000000000
000100100000000011000011000000001101000000000000000000
000000100001000000000000010001000001000000001000000000
000000000101110000000010110000101100000000000000000000
000110000110000111100000010111000000000000001000000000
000000000000001111100011100000001101000000000000000000
000100000000000001000000000001000001000000001000000000
000000100000000000000010000000001011000000000000000000
000100000000101000000110100101000000000000001000000000
000000000110010111000100000000001111000000000000000000
000010000000000111000000000011000000000000001000000000
000000001010000000000010000000001011000000000000000000

.logic_tile 16 11
000011000000100000000000000101100000000010000010000000
000011000111000000000000000000100000000000000000000000
101000000000000101000000000111000000000010000000000000
100000001000000000000000000000100000000000000000000000
110000001110010000000010101111011110100010000000000000
000110100001100000000000000011101111001000100000000001
000010000000000000000000000000000001000010000000000000
000010000000000000000010100000001000000000000000000000
000010000000000000000000000000000000000010000000000000
000001000000000000000000000000001011000000000000000000
000010000000000000000000000111100000000000000100000000
000001000010000001000000000000000000000001000001000000
000001000000100000000010000000001110000010000000000000
000010100000010000000010000000010000000000000000000000
001000000001111101100000000000000001000010000001000000
000000000000011111100000000000001110000000000000000000

.logic_tile 17 11
000000000000000000000000000111000000000000001000000000
000000000110000000000000000000101111000000000000010000
000000001000011011100010000001100001000000001000000000
000000100110000101100110010000101000000000000000000000
000000000000101000000110110101000001000000001000000000
000000000011001111000011110000001110000000000000000000
000000001000000000000010000101100000000000001000000000
000010000000000000000000000000101110000000000000000000
000000001001011000000010000111100000000000001000000000
000010100000001001000100000000001100000000000000000000
000001000000001000000000000011100001000000001000000000
000010000001001001000000000000001001000000000000000000
000011001101010000000010000101000001000000001000000000
000010100000001111000111110000101000000000000000000000
001000000000011111000000000101000000000000001000000000
000000000000100011100000000000101101000000000000000000

.logic_tile 18 11
000010001100000000000000000111001001001100111000000000
000001000000000111000000000000101101110011000001010000
000000000110000000000111100001001001001100111000000000
000000001010000000000110010000001100110011000010000000
000011001000000000000010000011001001001100111001000000
000011000111000000000100000000001010110011000000000000
000000000000001111000000000001101001001100111001000000
000001000000001101000000000000101110110011000000000000
000000000001010011100000000011101000001100111000000000
000000000000100000000000000000101011110011000010000000
000000000000000011000011110101001001001100111000000000
000000000001000000000011010000101111110011000010000000
000000100000000000000000010101101001001100111000000000
000001000000000000000011110000001001110011000010000000
000001001010010000000000010101001001001100111000000000
000000100010001111000011110000101001110011000010000000

.ramb_tile 19 11
000010100000000011100000010000000000000000
000000010100000001100011000001000000000000
001000000000001001000000000000000000000000
100000000001000111100000000101000000000000
110000000001000000000000011000000000000000
110100000000100001000011010101000000000000
000000000001000001000000000000000000000000
000001000000100111000000000001000000000000
000000000100100000000011101011000000000000
000010000000000000000000000011100000000100
000011100000001001010000001000000001000000
000000000000001011000000000101001100000000
000000000000000000000111101000000000000000
000000000000000000000000000001001001000000
110010000000010001000000001000000000000000
110010101000100000100000000001001011000000

.logic_tile 20 11
000000000000100000000000010001100000000000001000000000
000000000000010000000011000000101111000000000000001000
000010000001000111100111100001000000000000001000000000
000000001110000000000100000000101101000000000000000000
000000000000100111100000000111100000000000001000000000
000000001110010000100000000000001101000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000011000000001110000000000000000000
000011100000000000000010100011100001000000001000000000
000111000000000001000010100000001111000000000000000000
000001001011000001000000000111100001000000001000000000
000010000000100000000000000000001000000000000000000000
000000000000001001000110110111000000000000001000000000
000001001000010101000010100000101110000000000000000000
000000000001010101100110100011000001000000001000000000
000000001110000001000000000000001011000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001101000000000000000000
101110000000000000000011100000000001000000100100000000
100010101010000000000000000000001110000000000000000000
110010000000000000000000001000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000001010000000000000001000000000000010000000000000
000000000000100000000011101001000000000000000000000000
000010000000000000000000010000000000000000100100000000
000001001100000000000010110000001110000000000000000000
000000000001100011100010001000000000000010000000000000
000000000000110000100000001101000000000000000000000000
000000000000010001000000000000011100000100000100000000
000001000000000000000000000000010000000000000000000000
001000000000000000000011101000000000000010000000000000
000101000001000001000000000011000000000000000000000000

.logic_tile 22 11
000000000000000000000000000001100000000000000100000000
000000000110000000000000000000000000000001000000000000
101000000000000001000111100000001110000100000100000000
100000000110000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000010100101
000000000000000000000000001111001101000000100001000000
001010000000000111100000000101100000000000000100000000
000100001000000000000000000000000000000001000000000000
000101000101001011100000010000001100000100000100000000
000000000110101011100011010000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000010100001000011100111000000000000000000000000000000
000001000000100000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000010000000000000000000001001000000000000000000

.logic_tile 23 11
000110100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
101000000000100000000011100000000001000000100100000000
100010000001000000000000000000001001000000000000000011
110000100000000000000000000001100000000000000100000010
110001000110000000000000000000100000000001000001000000
000000001101000000000000000000000001000000100100000001
000000000000100000000000000000001001000000000001000001
000010101000000000000000000000011000000100000100000011
000000000001000000000000000000010000000000000000000000
000010100000000000000000000000000001000000100100000011
000000000000000000000000000000001001000000000000000000
000000000000000000000010000000011000000100000100000011
000000000000000000000100000000010000000000000000000100
000000000010100000000000001000000000000000000100000100
000000000000000000000000001001000000000010000000000000

.logic_tile 24 11
000010101110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000101010000000000000000000000000000000000000000000

.dsp1_tile 25 11
000010110000000000000111100001011100110000110000001000
000001010000000000000100000000100000110000110000100000
000001010000100000000000000011101100110000110000001000
000010100001010011000000000000000000110000110000000100
000000010010001000000000000101001110110000110010001000
000000000000001111000000000000010000110000110000000000
000000011000100111100111100011101110110000110010001000
000000010001001011100000000000110000110000110000000000
000000000000001111000111000011011110110000110000001000
000000001010000111000100000000000000110000110010000000
000000000000001011100000000111111000110000110000001000
000000000001001011100011100000100000110000110000000100
000000000000000000000111110011011010110000110000001000
000000000000000000000111110000100000110000110000100000
000000000000001000000011100101111010110000110000001000
000000000000010011000100000000010000110000110010000000

.dsp2_tile 0 12
000001000010100011000000000111101110110000110000001000
000000010000000000100000000000100000110000110000000001
101000000000001000000011000101011010110000110000001000
001000010000001011000000000000010000110000110000000001
110010100000000111000000000101101100110000110000001001
110010000000000000100000000000100000110000110000000000
000000000000000000000010010011111110110000110000001001
000000000000000000000111010000000000110000110000000000
000011100000001011100000010001111110110000110000001001
000000000000001011000011000000100000110000110000000000
000000000000001011000000010011011100110000110000001000
000000000000000011100011100000110000110000110000000001
000010100000000001010111000001011100110000110000001001
000000000000000111100100000000000000110000110000000000
000000000000000001000000010001101110110000110000001000
000000000000001011100011000000000000110000110000000001

.logic_tile 1 12
000100000000010000000111100001101001001100111001000000
000000001010000111000100000000001000110011000000010000
000000000000000111100111110001101001001100111011000000
000000000000000111000011000000101001110011000000000000
000000100000011000000111100101001001001100111001000000
000001001000001011000011100000001010110011000000000000
000001000000001011100111000011001000001100111010000000
000000100000001011000100000000101001110011000000000001
000001000000000000000000010101101001001100111001000000
000010100000000000000011000000001100110011000000000100
000000000000001000000111100101001001001100111000000000
000000000000000011000100000000101111110011000010000000
000000000000100000000000000011101000001100111001000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000010101101000001100111001000000
000000000000000000000011000000101011110011000000000000

.logic_tile 2 12
000000000000000000000000010000011101010000000011100000
000000001010000000000011110000011001000000000011000011
001000000000001001100110001111101100001101000000000000
100000001010001111000011101101110000000100000000000000
000000001001010000000110011011001010001001000100000000
000000000000000000000011111101010000000101001000000001
000000001110000000000110010111101111010000100000000000
000000000000000000000011100000111001101000000000000000
000100000000000001100000011111101011111101010100000000
000000000000000000000010000111011111111101101000000000
000000000000001000000010000001111111000000100000000000
000000000000000001000000000000011111101000010000000000
000000000000000000000111101001100000000001010100000000
000000000000000000000100000011001001000001101000000000
010000001111011001000010010000001011010100000100000000
100000000000000001000010001101011111010000101000000000

.logic_tile 3 12
000000000011001000000111100101011111000010100100000000
000000000000001111000110000000001111100000010010000000
101000000000000000000011000001001010000010000000000000
100000000000001001000000001101010000000011000000000000
010000000010001000000110010000000001000000000000000000
010000000010000101000110011101001101000010000000000000
000000000000010000000000010000001010000010100000000000
000000000000100000000010011101011001000010000000000000
000110100001000001100000001101000000000011010100000100
000101000010000101000000001011001100000010000000000000
000000000000000000000000001111000001000001000000000000
000000100000001001000011101101101001000001010010000000
000000000000000000000110001101101100000100000000000000
000000000000000000000000001011100000001100000000000000
010000000000000000000111111000011100000010000101000000
010000000000001001000111101111001010010010100000000000

.logic_tile 4 12
000001000101000001000010100111101010000110000000000000
000000000000000000000000001101010000000001000000000000
101000000000000000000000000111011010001110000100000000
100000000000000000000010100111000000000100000010000000
110101001010000000000010100101111111010100000000000000
010010100100000000000010100000111001001000000000000000
000000000000000011100000000000001011000010100000000000
000000000000000000100011111101011100000010000000000000
000000000000000000000000010000001001000100000000000000
000000000110100000000011000000011111000000000000000000
000100000000001111100110101111011000000001000000000000
000000000110000011100100001011110000001001000000000000
000100000110001001000110000001001011000110100000000000
000000000111001111100000000000111110000000000000000000
110000001100000001000110110101000000000010100000000000
010000000000000001000110000001101011000010000000000000

.logic_tile 5 12
000000000110000101000110010111100000000010000010000010
000010000000000111000011001111101101000001010000000000
101100000000010101000000000001011100111111000010000000
100000000000100101000011110001111101111001000000000001
000100000000001001000111110011111001100010110000000000
000010001010101011000110101111101010111001110001000000
000000001001010011100010100101001110000100000000000000
000010001010001001100000000000110000000000000000000000
000000000000000000000110011101001000000011100000000000
000001000000000000000110010001111000000010100000000001
000000001001011000000011100001011000000110000100000000
000001000001001011000111111101001001001101000010000000
000101000000000000000110000101011111100010110000000000
000000000000000000000100001111001001111001110001000100
110001000000001000000000011101101010101110010000000001
010010000000001001000011110101101101011110100000000000

.ramt_tile 6 12
000000000000000101100011100111101000100000
000000000000000000000000000000010000000000
101000000001000111100111010001101010000000
100000001100000000000010100000110000000100
110001001000000000000011110001001000000000
110010000000000000000010100000010000001000
000010000001000111000110111011001010100000
000000000001110000100011101101010000000000
000000100000000000000000001101001000000000
000000000000000001000000000011110000000100
000000100001001000010000001011101010000000
000010101110100111000010000001110000000001
000000000001000111100010000001101000100000
000000000000001111100100000111110000000000
010000000000001000000000000101101010100000
110000001011000101000000000111110000000000

.logic_tile 7 12
000000000000000111000010100101111101110011110100000000
000000100000000101100100000001111011110001010000000000
101000000001011101000110000111101011111011110100000000
100000001101101001000100000001111010010010100010000000
000000000000000101000010111011111010111111010000000000
000100000000001001100111101101111000010110000000000100
000000000000101011100010010001111110101011010000000100
000000000001011001100010010001011001010111010000000000
000100000000000101100000011011001010101110000000000000
000000000100000000000011101111011010111101010010000000
000000000010011000000111001111011111101010110000000100
000000100000000011000100000001111001101001110000100000
000000000000000101100010000011101010101110000100000000
000000000000000000000000000111111010111110100001000000
110000100000000000000111000101101100000111000000000000
010001001000000000000100000101010000000010000000000000

.logic_tile 8 12
000100000111000011100000011111100000000010110110000000
000000000001100000100011100001001100000000100000000000
101110000001010000000110100101101100111000000000000000
100000001000001011000000001101011100111100000000000000
110001000000000000000111000001001011000110100000000000
110000101100100000000110010000011011000000000000000000
000000000000000001110010101000011110000110000100000000
000001000110101011000110000101001101010100000010000000
000000001010001011100111011000001110000010100100000000
000000000000001101000010000001001110010000100010000000
000000000000000101000111001101101011110100000000000000
000010101000001111100000001011111011010000000000000000
000011100000000111100010000001100001000010010101000000
000101000010010011100100001001101000000010100000000000
110000000000000011000011001111100001000010010100000000
010000000000000011100100000011101010000001010010000000

.logic_tile 9 12
000001000000001000000000000111101001001100111000000000
000010000100010111000000000000101001110011000000010010
000000000000000000000000000111101000001100111000100000
000000000000011111000011110000001111110011000000000000
000010000000000000000000000101101000001100111000100000
000100000000000000000010000000001101110011000000000000
000000001100110000000000000011101000001100111000000000
000000000001010001000000000000001101110011000000000000
000000000000000111100111110011101000001100111000000000
000000000000000000000011010000101000110011000000000000
000001001000011000000010000001101001001100111000000010
000000100001101111000011000000001110110011000000000000
000000000000110000000000000011001001001100111000000000
000010100110000000000011010000001101110011000000100000
000000000000001111100111100111101000001100111000000100
000000001100001101000111010000101011110011000000000000

.logic_tile 10 12
000110000001010000000110000000001100000000000110000010
000000000000000000000000000011000000000010000000000000
001001000010000011100000001000000000000000000100000100
100010000000000000000000001011001100000010000010000100
000000100000100000000010111011001010000100000100000000
000000000010000000000110001011010000000010000010000000
000000000000100101000000001011100000001100110000000000
000000000000000000100000000001100000110011000000000000
000000100100000111100000000011001110000100000110000100
000001000000001001000000000000010000000000000010000000
000001000000000000000010010101000000000000000101000000
000010100000000000000110000011100000000001000000000000
000010100001000000000000010011001000000100000100000000
000101000000100000000011000000010000000000000010000000
010000001110000000000000000101100000000000000100000000
100010101011000000000000000011000000000001000010000000

.logic_tile 11 12
000011000000001000000011000101101001001100111000000000
000001000000000011000000000000101011110011000000010000
000000001010000011100011100111101001001100111000000000
000000000000000111100011000000101111110011000000000000
000010000000010000000000000111001000001100111000000000
000101000000100111000000000000001000110011000000000000
000010100000000111000111000101101000001100111000000000
000000000000000011000111010000001001110011000000000000
000010000001000000000000000101101000001100111000000000
000000000000100000000000000000001111110011000000000010
000101000000000000000000000001101001001100111000000001
000010000000000000000000000000001001110011000000000000
000000001111000001000111100101001001001100111000000000
000001001010101111000100000000001001110011000000000100
000001001100100000000111110111001001001100110000000000
000000100001000000000011110000001000110011000000000100

.logic_tile 12 12
000000100000000111100011110111011100111110110100000001
000001100100100011100010001001111010101001010000000000
101000000000001011100111011001111101111110100100000001
100000000000000111000110001011111000110110100000000000
110000000111111111100000001101001000000110100000000000
000010100000001101000000001111011101001111110000000000
000000000000101111100111000101100000000010000000000000
000000000001001101000000000000100000000000000010000000
000000100000110000000000011101101001010111100000000000
000000000000100000000010100011011111001011100000000010
000000000000001000000010011000000000000010000000000000
000000001010000101000110011001001000000000000001000100
000001000010010000000000011001011110010111100000000000
000000000001010000000010011111111000000111010000000000
010000000110000001100010011001111111111110100100000000
110000000000000000100010100001001101110110100000100000

.logic_tile 13 12
000000001000010000000011000111101001001100111000000000
000010000000000000000100000000001111110011000000010000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000010000000000000101001001001100111000000000
000100100011001111000000000000001111110011000000000000
000000001110000000000000000111101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000100001110011100000000011101001001100111000000000
000001001000110000000000000000001111110011000000000000
000001000000100011100111000111101001001100111000000000
000010100001000000100000000000101111110011000000000000
000000001100010000000000000011101001001100111000000000
000000100000100111000000000000101110110011000000000000
000100001010001011100111000111101000001100111000000000
000000000000001011000010000000101110110011000000000000

.logic_tile 14 12
000000001110001000000111101001011010010111100000000001
000010100000001101000000001111111111000111010000000000
101010001110000101100110101111011001010111100010000000
100000000000000000000011001101111001001011100000000000
110000001011011101100110111101111000000110100000000000
010000000110000101000010111101101111001111110001000000
000000000000000000000010010001001111010111100010000000
000000000000000000000011010101011011001011100000000000
000001001001100000000000010101101010010111100000000000
000000000000010000000011001111111010000111010000000000
000000000000000000000110101101001111010111100010000000
000000000000000000010100001111111011000111010000000000
000001101010000000000111100111000000000000000100000000
000001000100000011000000000000000000000001000001000000
000001001111110000000010111000000000000010000000000000
000010100001110000000111111011000000000000000000000010

.logic_tile 15 12
000100000010000000000000000101100000000000001000000000
000101000000101011000011000000001111000000000000010000
000000000000001000000000010111000001000000001000000000
000000000000001101000011010000001100000000000000000000
000000001110000000000000000111100000000000001000000000
000000000000100011000000000000001000000000000000000000
000001001010100000000000000011100001000000001000000000
000010100111010011000011100000101111000000000000000000
000010100000000111100000000101100001000000001000000000
000010101000000000000000000000101000000000000000000000
000100000000000001000000010011100000000000001000000000
000000000000001111000011100000001100000000000000000000
000000000001100111100010000101000001000000001000000000
000000000000100000100010000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000001010001000011110000101111000000000000000000

.logic_tile 16 12
000000000001010101000000000001000001000000001000000000
000001000000000000000000000000001100000000000000001000
000000001100000000000010000011000001000000001000000000
000001000000000000000110100000001010000000000000000000
000000000000100111100000000111000001000000001000000000
000101001110000000000000000000101111000000000000000000
000010100000001000000000000111000001000000001000000000
000000001010001111000011000000101011000000000000000000
000000000000110001000000000011000000000000001000000000
000001000000111111100011110000001010000000000000000000
000000000110001101110000010011100001000000001000000000
000000000000000111000011100000101100000000000000000000
000010100000001000000110100001100000000000001000000000
000000000000100111000010000000101101000000000000000000
001000000001000000000011100001100000000000001000000000
000000000000000000000100000000101110000000000000000000

.logic_tile 17 12
000001000001100111100000000000001000111100001000000000
000010001100100000000000000000000000111100000001010110
101000000000001000000000000000000001000010000010000000
100000001110010011000000000000001111000000000000000000
110001100111010000000000000111011111100010000000000001
000011000001000000000000001011101110001000100000000000
000000000110000000000000000000011000000010000000000000
000000000000001011000000000000000000000000000000000000
000000000000000111100000000101100000000000000100000000
000000000000000000100010000000000000000001000010000000
000000000000000000000000000000000000000010000000000000
000000100000100000000000000001000000000000000000000000
000000001001010000000000010000001100000010000000000000
000100000001010000000011110000000000000000000010000000
000000000000000011100000010011000000000010000000000000
000000000000001111000011000000100000000000000000000000

.logic_tile 18 12
000000000110100000000000000001101000001100111001000000
000000000000000000000000000000101111110011000000010000
000000000000000000000010000111001000001100111001000000
000000000000010111000100000000101101110011000000000000
000011100111000000000000000101101000001100111001000000
000011001010100000000000000000101111110011000000000000
000001000000101000000000010111001001001100111000000000
000010101001001101000011100000101010110011000001000000
000010001001010000000111000011101000001100111000100000
000001100100000111000100000000101111110011000000000000
000000000000000000000111000001101001001100111000000000
000000000000000000000000000000001111110011000001000000
000000000000000000000010000111101001001100111000100000
000000000000000000000000000000101111110011000000000000
000000000000100000000010000011001001001100111000100000
000000001111000000000110000000001111110011000000000000

.ramt_tile 19 12
000110010000000000000000000000000000000000
000000010100000000000010001001000000000000
001001010000110111000011101000000000000000
100010110000010000000100001011000000000000
110001000111010000000000001000000000000000
010000101110100001000000000111000000000000
000000000001010000000000001000000000000000
000000000001000000000000000111000000000000
001110100000000000000011110001100000000000
000000001110000111000011000111000000000100
001000000000000000000111101000000000000000
000000000000001001000100001001001010000000
000000001101000011100111000000000000000000
000000000000100001000000001111001100000000
111010000001000001000000000000000000000000
010010100000000111100000000111001101000000

.logic_tile 20 12
000000000000010001000000000011100001000000001000000000
000000000000000000000000000000101010000000000000010000
000001000000001000000011110101000001000000001000000000
000010000000001011000111000000101010000000000000000000
000000000110000000000111000011100001000000001000000000
000000000101000000000111110000001000000000000000000000
000011101110000111000000000001100001000000001000000000
000010000000001111000000000000101001000000000000000000
000000001000010000000000000001000000000000001000000000
000000000000100000000000000000001110000000000000000000
000001000001000101000110100111100001000000001000000000
000010100000100000010000000000101111000000000000000000
000010000000000101000010100111000000000000001000000000
000000000100001001000000000000001111000000000000000000
000001000010000101100010110111100000000000001000000000
000010000001010000000010110000001011000000000000000000

.logic_tile 21 12
000000100001010001100000001001011010001000000000000000
000101000011100000000000000001010000000000000000000000
000000001000001001000000001101001110100010000000000000
000000000000000001100000000001001100001000100000000000
000000000001011011100111100000001110000010000000000000
000000000000001111100011100000010000000000000000000000
000000000000000000000000010000000001000010000000000000
000000000010100000000010000000001111000000000000000000
000010100000001001000010010101011111100010000000000000
000101000110000011100011010011111100001000100000000000
000001001010001000010000000000000001000010000000000000
000010000000000101000000000000001110000000000000000000
000000000000010101100111010011001010100010000000000000
000000001110100000100111111101101101000100010000000000
000001000000001000000000010111000000000010000000000000
000000101000000111000011100000100000000000000000000000

.logic_tile 22 12
000010000001010000000010000000000000000000000000000000
000000001001100000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010000000000000000000111100000011100000010000000000000
110001001110000000000000000000010000000000000001000000
000000000000000000000000010000000000000000000110000001
000000000000000000000011011111000000000010000000000001
000100100000000000000000000001000000000000000100000000
000001100000000000000000000000100000000001000000000011
000000000001001000000110101001101111101000000000000000
000000000000100001000100001001111011111001110000000010
000010000000100000000111110000000000000000000000000000
000001000001010000000011100000000000000000000000000000
010000000000000000000000000011100000000010000010000000
100000001010000000000000000000000000000000000000000000

.logic_tile 23 12
000000000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000000000111000010100000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110000000001010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000010100000001000000000000001111100111001010000000000
000001000010000101000000001101011100100010100000000010
000000000011000000000010001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000

.logic_tile 24 12
000000100000100000000000000000011010000100000100000000
000001000000000000000000000000000000000000000000000000
001001000000100000000000000000000000000000000000000000
100010001011010000000000000000000000000000000000000000
010000100000000000000010000000000000000000000000000000
110001000010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000011110111011110110000110000001000
000000010000000000000011100000110000110000110011000000
101000001111011111000111110111101010110000110010001000
101000010000001011000011010000100000110000110000000100
110000000000100011000000000001111100110000110010001000
010000001010000000100000000000100000110000110001000000
000001000000000111000000000001111100110000110010001000
000000100000000000100000000000100000110000110001000000
000000000000000011100000010001101100110000110010001100
000000001010000000100011100000000000110000110000000000
000000000000001011100011100101101110110000110010001000
000000000001011011000000000000010000110000110000000000
000010001010010111000111110001011100110000110010101000
000000000000000000100111000000110000110000110000000000
000000000000000000000111110001101000110000110000001100
000000000000000000000011010000010000110000110000000100

.dsp3_tile 0 13
000000000000100000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000001
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000001
000000100001000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110001000000
000000000000000000000000000000000000110000110000001001
000000000000000000000000000000000000110000110000000000
000001100000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000001
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000001
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000001
000010000000000000000000000000000000110000110000001001
000001000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000010000000111110101101000001100111010000000
000000000000010111000111010000001100110011000000010000
000000000000001000000000000101101001001100111001000000
000000001100001011000000000000101011110011000000000000
000010100000101000000111100101001001001100111001000000
000000000000001011000011110000001010110011000000000000
000000000000000111000111100001001000001100111000000000
000000001110000111000011100000101001110011000010000000
000000000000001000000111010101001001001100111001000000
000000000000000011000011010000101000110011000000000000
000000100000000011100000000101001001001100111001000000
000000000000000000000000000000101111110011000000000000
000000000001110000000000000011101000001100111001000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010011001000001100111000000000
000000000000000000000011000000101101110011000010000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
101010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000001110000100000100000100
000000100000000000000000000000000000000000000000000001
000010000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100001011000010000000000000000000000000000000000
000000000110000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000010001101010011100111101101100000000001000010000000
000010000000000111100011100111001010000011010000000000
101000000000011011100000001111111001111100000101000000
100000000000100001100000000101101000111100100011000101
010001000000000101100110001001011000110000110101000011
010000101010000000100000001111001011111000110001000100
000000000000011011000110000001001101100000010000000000
000000000000000101000010001011001111010100000000000000
000100000000000000000011100101101000110000010000000000
000000000000100111000000000001111111100000000000000000
000000000000000000000000000111111011111100000100000001
000000000000000000000000001111111000111100100010000001
000000000001000000000011110000000000000000000000000000
000000000000101001000011110000000000000000000000000000
000000000000000101000010000001011010100000010000000000
000000000000000000000010011011001110010100000000000000

.logic_tile 4 13
000010000000000000000000000000001101000110000000000000
000001000000000101000000001101011001000010100000000000
101010100000000101000000011011111110000111000000000000
100010100000001111100011010111111111000110000001000000
000001000000000111000010100000011000010100100010000000
000000100000000000100100001011001100000000100001000000
000100000101001011100010100011111111010110100100000000
000100000000100011100010011111111110000000010000000000
000001000110101111000110000000011010000010100000000000
000010000100011111000011100111011010000010000000000000
000010101110000000000010010001000001000001000000000000
000000000000000000000010010011001010000001010000000000
000001000001000111000000010011100001000000000000000000
000010100000100000100010010000101000000001000000000000
010011100001011000000110101001111010000100000000000000
110010100000000001000000000101010000001100000000000000

.logic_tile 5 13
000010001100001001000011111101111000000110100000000000
000001000001010001000110000111001100000000100000000000
101000100000001111000000011111001100000110000000000000
100000001110001111100011110101001001001000000000000000
000000000000000000000000000101011011000110000000000000
000000000000000111000000000000001010000001000000000000
000000000000000011100110100101111001000010000000000000
000000000000000001100100000111111010000110000000000000
000000100000000000000000000111111100010010100000000000
000001000000100111000000000001001001000010100000000001
000000100010001001100000001001001001010110000101000000
000001000000001111100000000111011100001001000000000000
000101100001100011100010001101100000000010100000000000
000000001000000111100000000101001111000001000000000000
010000000000001111000000010011101101000110100000000000
010000000110001001100011110001001111000100000000000000

.ramb_tile 6 13
000000000000100000000110000001011100000000
000000010001010000000110010000100000100000
101010000100000011100000000011011110100000
100000100000000000000000000000000000000000
110000000000001001000010000101011100000001
010010100000000011100111110000000000000000
000100100001010001100000000111011110000000
000100000100000000100000001111000000000000
000010000000000000000000000001111100000000
000000100000001001000011101001000000010000
000000001110101101000000000101011110000000
000000000111011011100000000111000000001000
000000000001011111100000010101011100000000
000000000001110011100011001101100000000100
110000000000101101000000001101111110100000
010010000000011111100000000111000000000000

.logic_tile 7 13
000000100110000000000000001101101101100000010000000010
000001000000000000000011101101111010101000000000000000
101000000001001111000111010011111111010111100000000000
100000000000001111100010111111101000000111010000000000
010000000110000000000000000000000000000000000000000000
010100000100000000000000000000000000000000000000000000
000010000011100011100111011001111100010111100000000000
000000000000100000100111110111011111000111010000000000
000100000000000111000010110101111001101001000000000000
000100000001011101100111010011101011100000000001000000
000010000000110001000000000001101101010010100000000000
000000000000010000000010010000111100000001000000000000
000010101010000000000000010011000000000000000101000000
000000000001010000000011110000000000000001000010000100
110000000000011001000000001000000000000000000100000001
000000000000001011000000001001000000000010000000100000

.logic_tile 8 13
000000000001100000000110000101001000000110000000000000
000000000000000000000100000000111010101000000001000000
101000001000001111000010101011100001000010000000000000
100001000000001001000100001111101110000011100000000010
110000001111100111000111100101011000100000010001000000
000000001101110000100011101111111110000010100000000000
000000101110000101100000000111011101101000000000000000
000000001010101101100010111101101011001001000001000000
000100000000000000000000001101011010001011000000000000
000000101001000000000000000001100000000010000001000000
000000000001001001000000010101111111010010100000000000
000000000000000101100010000000001111000001000000000010
000000101100000101100111000000011100000100000100000000
000101000000000000000000000000000000000000000000000000
000000000000001011110000001000001011000110000000000000
000000000001011011000010011111011000000010100000000000

.logic_tile 9 13
000110100010000000000011100111001001001100111000000000
000001000000101111010010010000001110110011000000110000
000000000001010000000011000111101000001100111000000000
000000000000100000000100000000101001110011000000000000
000000000000101000000000010101101000001100111000000000
000100000100010111000011100000001100110011000000000010
000000001010010000000000000001001001001100111000000000
000000000000001111000000000000001001110011000000000010
000000101010001111100000010101001001001100111000000000
000011000000000111000011110000001100110011000000000000
000001000110000000000000000111001000001100111000000000
000010000001010001000000000000101011110011000000100000
000011000000101000000010000011001000001100111000000000
000001000000001011000000000000001001110011000000000010
000000001010000011100011001011001000001100110000000000
000000000000001001000000000111100000110011000000100000

.logic_tile 10 13
000001000000010000000000000101100000000000001000000000
000000001010000000000010100000100000000000000000001000
000100000000000000000010100001000000000000001000000000
000000001000000000000000000000100000000000000000000000
000000000100100000000000000011101000001100111000000000
000000100000000000000000000000100000110011000000000000
000000000000000101000000000101101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000100000001101000000000000001100110011000000000000
000000101101000000000010100000001001001100111000000000
000001000000000000000110110000001001110011000000000000
000110000001110000000000000111001000001100111000000000
000110101100000000000010110000100000110011000000000000
000000000110000000000000000011101000001100111000000000
000110100000000000000000000000100000110011000000000000

.logic_tile 11 13
000000000001000000000000000000011110000100000100000000
000010000000100000000000000000000000000000000000000000
101000000000000000000111100000000000000000000101000000
100000000000000111000100000011000000000010000000000000
110000000001010111100000010001111100000110000000000000
000101000100100000000011101111100000001010000001000000
000000000000100111100111101000011010010100000000000000
000000000001000000100000000011001101010000100000000010
000010100001110111000010101011111110001000000000000100
000010000101110000000000000001010000001110000000000000
000000100000000111000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000010101001000001000010001011100000000000010000000000
000010101110100000000100001101001110000010110001000000
000001000000001000000000000000000000000000100100000000
000000100000001011000010100000001011000000000000000000

.logic_tile 12 13
000000000010011001100110011001011101000010000000100000
000000000111111101000010000001101101000000000000000000
101000000000001000000000000001001011010111100000000000
100000000000000001000000001111011011000111010000000000
110001000000001000010010010101111010010111100000000000
000000000111001111000011101101101100001011100000000000
000000000000000111100000010111001101111110100100000000
000010000000001111000011000001111110111001010000000000
000000000111011000000110010101011110111110110100000000
000010000001000101000110010111001111010110100000000000
000000001100000001100000010011101110101111010100000000
000000000000000111000010001011011011011111000000000000
000010000001001001100011110111011110101111010100000000
000100000000001001100110101111001001101111000000000000
010000000000100111000000000000011110000010000001000000
110000001001000111100000000000000000000000000000000000

.logic_tile 13 13
000100001011000011000000000111001000001100111000000000
000000001110000000100011100000001001110011000000010000
000011000000110000000000000001001000001100111000000000
000011100000110000000011100000101111110011000000000000
000000100000000000000000000011001000001100111000000000
000110100001010000000011100000101001110011000000000000
000001001100000000000000010001001000001100111000000000
000010100000000000000011100000101000110011000000000000
001100001010000000000011100101001001001100111000000000
000000101110000000000000000000101001110011000010000000
000100000000100000000000000011101000001100111010000000
000000000011000000000011110000101011110011000000000000
000000000000011000000111100101001000001100111010000000
000000001000100111000011010000101111110011000000000000
000000001101000000000000001001001000001100110000000000
000000000000100000000000001101100000110011000000000000

.logic_tile 14 13
000011000000000000000110100111100000000000000100000010
000011000001010000000010110000100000000001000000000000
101000001110100000000111110111111001000110100000000000
100000001101010000000110111001011001001111110001000000
010000101000000101100011111000000000000000000100000000
110001000100100000000010111011000000000010000000000100
000010000000001000000000000000001000001100110011100000
000001000000001011010010110111010000110011000001000000
000100000000100000000111101001101010010111100000000000
000000000111010000000000000111111010000111010001000000
000010001100100000000000010000000001000010000000000000
000001000001010000000010000000001010000000000010000000
000000000000001000000000000000001100000010000000000010
000010000001000101000000000000010000000000000000000000
000010001100000111000000001000000000000010000000000000
000000000000000000100011011101000000000000000000000010

.logic_tile 15 13
000000000000000000000000000000001001001100111100000001
000000100101001011000000000000001110110011000000010000
101010000000001000000000000001101000001100111100000001
100000000000001101000011000000100000110011000000000000
110000001011000000000000000000001000001100111100000001
000001000001010011000000000000001000110011000000000000
000000000000000000000000010000001000001100111100000000
000000000000000000000010110000001100110011000000100000
000000100110110111000000000000001001001100111110000000
000011100001010000100000000000001000110011000000000000
000000000000000000000111100000001001001100111110000000
000100000000000000000000000000001011110011000000000000
000010000010000000000000000101001000001100111100000000
000000000110100000000000000000000000110011000000100000
000000000000100111100000000000001001001100111100000000
000000000001010000100000000000001101110011000000100000

.logic_tile 16 13
000001100001010000000000000111000001000000001000000000
000010001010000000000000000000001011000000000000010000
000000000001000111100000000111100000000000001000000000
000100000000000000100000000000001011000000000000000000
000000000110010000000000010111100001000000001000000000
000000000011000000000010110000101100000000000000000000
000000001010000011000110000111000000000000001000000000
000000000000000000000100000000101111000000000000000000
000100100000010000000000010111100000000000001000000000
000100000010000000000011100000001101000000000000000000
000000000000001101100110100111100001000000001000000000
000000001000000011000010000000101101000000000000000000
000000000000000000000010010011100001000000001000000000
000001000000000001000010100000001101000000000000000000
000000000000000011100010000101100001000000001000000000
000000000001011111100111100000001000000000000000000000

.logic_tile 17 13
000000001010001000000111101101101101100010000000000000
000000000111010111000100001001101011000100010000000100
000000100000000000000000000101001111110011000000000000
000001001100000000000011001001101010000000000000000100
000000000001001111000011100000001000000010000000000000
000000000010001111000000000000010000000000000000000000
000000000000000000000011111011011100010111100010000000
000100000000001111000111011011111010000111010000000000
000101000000000011100000000101011110010111100000000000
000010000001000000000011011011001000001011100000100000
000010000000000000010011110000011010000010000000000000
000000000000000000000110100000010000000000000000000000
000001000111010001000000000101001111010111100000000000
000100001010000000100011111011011110000111010000100000
000001001101011101100000000101000000000010000000000000
000000100000100101000000000000000000000000000000000000

.logic_tile 18 13
000000000000100000000000010101101000001100111000000000
000000000100010000000010110000101110110011000001010000
000000000110001000000000000101001000001100111001000000
000101000000001011000000000000101110110011000000000000
000000001011010000000010000101101001001100111001000000
000000000000000000000000000000101010110011000000000000
000001100001000111000000000001001001001100111001000000
000011000001100000000010000000101011110011000000000000
000000100000100000000000000101101001001100111000000000
000000001001001011000000000000101000110011000000000000
000011000000000000000111100011001001001100111000000000
000011000010001111000100000000001011110011000000000000
000000000000000111100000000011101000001100111000000000
000000100110100001100000000000101011110011000000000000
000000000000010000000000001011101000001100110000000100
000000000000100000000000001101000000110011000000000000

.ramb_tile 19 13
000010001010000000000000011000000000000000
000000010100000000000011010101000000000000
001000000000001000000000010000000000000000
100000000000001011000011010101000000000000
110010000000000000010000000000000000000000
010000000000001001000010000011000000000000
000001000000000011100000000000000000000000
000010000000000000000000000011000000000000
000000100010000011100010001011100000000000
000001001010101001100110010001000000010000
000000000000000101100000000000000000000000
000000000000000000100000000111001101000000
000000000001010000000000001000000000000000
000001000000010111000000001001001001000000
110000000001000001000000010000000001000000
110000000001010000000011001101001111000000

.logic_tile 20 13
000000000000000000000011100011100000000000001000000000
000000000000000001000000000000001010000000000000010000
000010001000110000000111100101000000000000001000000000
000001000110010000000111010000101011000000000000000000
000000100000000001000010010101100001000000001000000000
000000000000000000000011110000001010000000000000000000
000001100001000001000000010001000000000000001000000000
000011100000001111000011110000001110000000000000000000
000010100000001000000000000001000001000000001000000000
000000001010000101000011000000101101000000000000000000
000010101001010101000111010011000001000000001000000000
000010000000100000000010100000101011000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000101000000000000101100000000000000000000
000000000000000000000000000001100001000000001000000000
000000100000000000000000000000101001000000000000000000

.logic_tile 21 13
000000001000000111000000000111000000000010000000000000
000000000001010000100000000000000000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000011010000001101000000000000000000
000000000000100000000000000011101101000000000000000000
000000000000010101000000000000001100100001000000000000
000000000010000000000000000001100000000010000000000000
000100000101010000000000000000100000000000000000000000
000010000000001111000110110001001010110000000000000000
000010100000001011000110000011001101000000000000000001
000000000010000111100111101000000000000010000000000000
000000000000000111100000001011000000000000000000000000
000010000000000000000000000001000000000010000000000000
000001000000000111000000000000000000000000000000000000
000000000000001000000000001000000000000010000000000000
000000000001011011000000000111000000000000000000000000

.logic_tile 22 13
000000000001001101000000000001000000000000010000000000
000000001000100011100011100011001111000000000000000000
001001000110000111100000000001100000000000010000000001
100000100000001101100000001011001010000000000000000000
010010100000011000000000000000011000000100000110100001
010001000000000001000000000000000000000000000010000000
000101000000100000000000000001000000000010000001000000
000000100001010000000011100000000000000000000000000000
000000000001001000000010100000000001000000100110000001
000000000000000101000010010000001100000000000010000010
000010000110000000000000000000000000000000000110000000
000000100110000001000000000111000000000010000010000110
000000000000000000000110100101100000000010000010000000
000001000000000001000000000000100000000000000000000000
010000101100100000000000000000001100000100000100000101
100000000000010000000000000000010000000000000010000010

.logic_tile 23 13
000110100000010001000111101011111110000010000000000000
000000000000000000000000000011011101000000000000000000
101000000000000111000000000000000000000000100100000000
100010101000000000100000000000001000000000000000000000
110010000001100001100000000001100000000000000100000000
000000000000000000000010010000000000000001000000000000
000001000000000101000000001101101010000010000000000000
000010000000000000000000001011000000000000000000000000
000000000000010000000000010001000000000000000100000000
000000000000000000000010000000100000000001000000000000
000010000000101001100110000111000000000000000100000000
000000001011010001000000000000000000000001000000000000
000000000000100001000010000000001010000100000100000000
000000000000000000100100000000010000000000000000000000
000001000100000000000000010000001110000100000100000000
000000000000000000000010000000010000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000001011000000000000000000000000000000000000000000
100000000110100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101000000101000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110101100000000000000000000000001000000100110000101
000000100001010000000000000000001100000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110010001000
000000000100000000000000000000000000110000110000000100
000000000000000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000100000
000010100001000000000000000000000000110000110010001000
000000000110100000000000000000000000110000110001000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110001000100
000010000001010000000000000000000000110000110010001000
000001000000100000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000101100
000000000001010000000000000000000000110000110000000000
000010100001010000000000000000000000110000110010001000
000001000000000000000000000000000000110000110001000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110010000100

.ipcon_tile 0 14
000001100001010000000000000000000000110000110000001000
000001000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000110011100000000000000000000000110000110000001000
000001010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000110000010000000000000000000000110000110000001000
000000010010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000010001101001001100111000000000
000010000000001111000011110000001000110011000001010000
000000000000000111100000010001001001001100111001000000
000000000000000111000011100000101011110011000000000000
000000101110000000000000000011001001001100111001000000
000001001010000000000011100000101110110011000000000000
000000000000000111100111000001001001001100111001000000
000000000000001111100111100000001010110011000000000000
000000010000011011100011100111101001001100111001000000
000000010110001011000000000000001010110011000000000000
000000010000000000000000000001101001001100111001000000
000000010000000000000000000000101111110011000000000000
000000010000000000000000000011001000001100111000000000
000000010000000000000000000000001100110011000010000000
000010110000001011100000010101101000001100111010000000
000001010000000011100011000000101011110011000000000000

.logic_tile 2 14
000100000000001101000000011111001011101001010111000010
000000000000100111100011010011001010011110100000100100
101000000000000000000000001000011110000000100000000001
100000000000000000000000000101011111000000000001000110
110000000000000111000000000111011110000010000000000000
010000000000000001100000000111000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000010110000100001100000000001011100101001000000000000
000000011010000000000011110101001000100000000000000000
000000010000001011000000000001000001000000100000000010
000000010000000001100000000011101011000001010000000000
000000010000000101000000010000000000000000000000000000
000000010000000101000010000000000000000000000000000000
000100010001000000000010100101101110010000000001000101
000000010000100101000000000000001010000000000011100100

.logic_tile 3 14
000101000000010111100010101111001100010011010000000000
000110100110010101100110010111011010110101000000000000
101000000000000000000010101001111111011010010000000000
100000001100000111000100001001001011011001100000000000
110000001011010101000111100011011101011111110000000000
010000000000010000100011110011001010111111110000000010
000000000000000101000000000111001010101000010000000100
000000000010000000100010110001011011001000000000000000
000100010000011001100010100000000000000000100100000000
000000010100000001000011000000001001000000000001000001
000000010000000001100000000001000000000010000000000000
000000010000000000010000000000001001000000010000000000
000001011101000101000000000111000001000001100000000100
000010010000000111100000000101001110000010100000100000
110000010000000101100000001001111110000101000000000100
100000010000000000000000001001000000000110000000000010

.logic_tile 4 14
000100000010000000000110001000001000000110100000000001
000000000100100000000000001111011111000100000000000000
101000000000000000000111100111100001000001000000000000
100000000001000000000100000111001011000011100001100000
000001100110000000000110001011101000000110000000000000
000001001110000000000010001011110000001010000000100000
000000001101010011100000000000000000000000100100100001
000000000000000000000010000000001100000000000010000011
000000010010101101000111000001111111000100000010000000
000000010001001011000000000000101110101000010000000000
000000010000001111000111010011000000000001010010100110
000000010000000011100110101111001101000000100010000110
000000010000100111100110110011100000000010100000000000
000000010010001101000011110111001011000001100000100000
010000010000000001100011100000011100000000000010000000
110000011010001101000100001101000000000010000000000000

.logic_tile 5 14
000101000000001111100010100011101110000110000000000000
000100101000000011000000000101011111001110000000000001
101000000000001000000011100111001011000110000100000000
100000000000001011000110101111101100000110100010000000
000000101100000101000110100001000000000010100000000000
000001000000100000000110110001001110000001000000000000
000000100000000000000010101011111000010110100100000000
000001000110100000000100001011111001000100000000000000
000000010000100001000000001011001111001100000100000000
000000010000010000000000001101001110011110100001000000
000000011000000001100110010000011001010000000000000000
000000011100000000100110010000001001000000000010000001
000010110000000001000111111111101010010100100100000000
000000010000000001100110000111011011110100010000000000
010100010000001111000110010001111111000011000000000000
010000010110000011000110011001111111001011000000000001

.ramt_tile 6 14
000010000001000000000111010101011000000000
000001100001100000000111010000110000000000
101000000100000001000111100101011010000001
100000000000000000100100000000000000000000
110000000000100111100000000001011000000000
110000001000010000100010010000110000000000
000100001000000101100111000001011010000000
000100000000000000000000001011100000000000
000000010000101111000011100111111000001000
000001010001001111100100000011110000000000
000010111111000000000000001011111010100000
000001010100100000000010010001100000000000
000000011010100000000010011111011000000000
000100010000000000000011011111110000000001
110011010000000011100011110101111010100000
110010111000000000000111000011100000000000

.logic_tile 7 14
000111100100010001100110000001101011010000000100000000
000010000001100111000011110000011010101001001000000000
001000100100001001100000000001100001000000010000000000
100000000000000001000011101101101111000010110000000000
000001000000000000000000011001000001000000010100000000
000100000000000000000010000101001000000001111000000000
000000000000000001000000010001111001010000000000000000
000000000000000000000011110000011011100001010000000000
000000110110000111000110000001000001000001010100000000
000100010001010000000111110001101010000001101000000000
000000010000000000000000000001101110001000000000000000
000010110000000001000000000111100000001110000000000000
000000010000001001000111100000001110010010100000000000
000011010000000001000111101011011111000010000001000000
010000010001010000000000010001011100100000000001000000
100000010100000000000011001011101100110100000000000000

.logic_tile 8 14
000010100101000000000010000101001100101001110100000100
000011100000101001000111111011101100000000101000000000
001000000000100001100011100011100001000011100000000100
100000000001000111000100001011101110000010000000000000
000010100000001000000000000001101010001000000100000000
000001000000000101000011111001000000001101001000000000
000000000000100000000010001000011000000110100000000100
000000000001000000000110000011001101000000100000000000
000000010001001111000010011011001000000010000000000000
000010111011000001000110001101110000001011000001000000
000000010000000001000010010011101100000100000000000000
000001010110001111000111100000011100101000010000000000
000000011110000000000000001011101100000110000000000000
000101010111000000000000001111110000001010000001000000
010000010000000000000010001001000001000011100010000000
100000011000000001000100001101001001000001000000000000

.logic_tile 9 14
000100100000000000000000010000000001000000100100000000
000001000000000000000010011011001000000000000010000000
001000001000001000000110010011001100000100000100000000
100000000000001001000110010000100000000000000010000000
000000000000000000000000001000000000000000000100000000
000000001010010000000000001001001101000010000010000000
000000000001000000000000000011000001000000100100000000
000000101010000000000000000000101111000000000010000000
000000110011011000000000000111100000000000000101000000
000000010001000101000010110000001101000001000000000001
000000011010000000000000000111001100000000000100000000
000000010000100000000000000000110000000001000010000000
000000010001010000000110100001100000000000000100000001
000001010100000000000000001011100000000001000000100000
010000010000001000000000010001001100000000000100000001
100000010000000101000010100000110000000001000000000000

.logic_tile 10 14
000001000010100101100000010001001000001100111000000000
000000000100000000000011010000000000110011000000010000
000000000000001000010000000000001000001100111000100000
000000000000000101000000000000001010110011000000000000
000000001010000000000110100000001000001100111000000000
000100001110000111000000000000001110110011000000000000
000000001110000101100000000101101000001100111000000000
000100000000000000000000000000000000110011000000000000
000000110001100011100000000000001001001100111000000000
000001011010110000000000000000001000110011000000000000
000000110000000000000000000000001000001100111000000000
000001010000000000000000000000001100110011000000000100
000001011010110101000000000000001000001100111000000000
000000010001010000100000000000001011110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000100000110011000000000010

.logic_tile 11 14
000100000001001000000010000001100000000010000000000000
000000100110000011000000000000000000000000000000000000
101000000000000101000010100000000000000000000100000010
100000000010000000000000001001000000000010000000000000
110010000001010000000000000000011000000010000000000000
000011100000010101000000000000010000000000000000000000
000000000000000000000011100000001110000010000000000000
000000000000000000000000000000010000000000000000000000
000000010100010000000000000101000000000010000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000010000011100000010000000000000
000000010000000000000011010000010000000000000000000000
000000110000011101000011001111000000000011100000000000
000100011000001011000100001101001110000001000001100000
000000011110000000000000000001000000000000000100000000
000100010000000000000000000000000000000001000010000000

.logic_tile 12 14
000010100000000001000110100111000000000000001000000000
000000100000000000000100000000101110000000000000001000
000000000000100101100000000001101000001100111000000100
000000000010000111000000000000001100110011000000000000
000000000001000000000110100001001000001100111010000000
000000000000100000000000000000001101110011000000000000
000000100000000000000111100101101000001100111000000000
000000100000000000000000000000101101110011000000000000
000010111010000101100110110001001000001100111000000000
000000011110000001000010100000101100110011000000100000
000000011100010000000000000111101001001100111000000100
000001010000100000000000000000001110110011000000000000
000001010010000101000000000111101000001100111000000000
000110010000100000100010010000101011110011000000000000
000100010000000101100110110111101001001100111000000100
000000010000001101000010100000101000110011000000000000

.logic_tile 13 14
000100001010000111100000000001000000000000001000000000
000000000100000000100000000000001101000000000000000000
000010001110011000000111110101001001001100111000100000
000001000000100111000010110000101101110011000001000000
000001000100110000000111100111001001001100111000100001
000110000000010000000100000000001000110011000000000000
000001000000000000000000000001101000001100111010000000
000010100000000000000000000000101101110011000000100001
000100110110001111000111110011101000001100111000100000
000011111100000111100010100000001111110011000000100000
000000010000000011100110100111101001001100111000000000
000000010000000000100000000000101001110011000000100000
000001110001101000000110100011001001001100111010000000
000011010000110101000000000000001110110011000000000010
000001010001110101100111000011001001001100111000000000
000000111100010000000111110000001111110011000010000000

.logic_tile 14 14
000100000001010000000011100001000000000000000100000000
000010000001100000000000000000100000000001000000000000
101000000000000000000000000101000000000000000100000000
100000001100000000000000000000100000000001000000000000
110010100111010111000010001000000000000000000100000000
000001000000000000000100000111000000000010000000000000
000000000000010000000000000000000001000000100100000000
000000001000100000000000000000001111000000000000000000
000000011010000000000000000000001110000100000100000000
000011110001010000000000000000010000000000000000000000
000001010000010001000000000000000001000000100100000000
000010010000000001000000000000001100000000000000000000
000000011001010000000000010000000000000000100100000000
000000110111010000000011000000001010000000000000000000
000000010001000001000000000011100000000000000100000000
000000010000000000000010000000000000000001000000000000

.logic_tile 15 14
000010000000000000000000000000001000001100111110000000
000000000000001011000000000000001011110011000000010000
101100000101111000000000000001101000001100111100000000
100000000000001101000011000000100000110011000001000000
110000000000011000000111100000001000001100111100000001
000000000000100111000011010000001000110011000000000000
000000000000000000000000010000001000001100111100000001
000000000100000000000010110000001011110011000000000000
000100010100000000000000000000001001001100111110000000
000000010111010000000000000000001000110011000000000000
000010110000000111100000000000001001001100111110000000
000001110000010000000000000000001011110011000000000000
000010010110000000000000000011101000001100111100000000
000000010001010000000000000000000000110011000010000000
000000010000100000000000000000001000001100111100000000
000000010000000000000000000000001010110011000010000000

.logic_tile 16 14
000000001011000111100010000111100001000000001000000000
000000000000100000000100000000101011000000000000010000
000100100011000000000000000011000001000000001000000000
000001000101000000000000000000001011000000000000000000
000000000000010000000000000111000000000000001000000000
000000000000000000000000000000101110000000000000000000
000010100100101011100111010111000001000000001000000000
000000000001000111100111100000101010000000000000000000
000000010000001000000000000001000001000000001000000000
000010110000000111000010110000001100000000000000000000
000001010000100000000000000101100000000000001000000000
000000010000011001000000000000001110000000000000000000
000000010110011101100010000001000000000000001000000000
000100010000000101000011110000101101000000000000000000
000000010000000101100000010111100001000000001000000000
000000010000001111000010100000001110000000000000000000

.logic_tile 17 14
000000000000100000000111110000001000000010000000000000
000000000001000000000110110000010000000000000000000000
101010000000000011000000000000000000000010000000000000
100001001100000000000000001101000000000000000000000000
110010100110010000000010000000000001000010000010000000
010001001101100000000110000000001011000000000000000000
000000100001001000000111000111000000000010000000000000
000001001100100111000100000000000000000000000000000000
000011010110000000000000010000011000010100100110000000
000011011100000000000011100000001001000000000010000101
000000010000100001000000001000000000000010000000000000
000000010111000000000000000101000000000000000000000000
000010110110000011100000000000000000000010000000000000
000001110001000000000000000000001011000000000000000000
000000010000000000000000000000000001000010000000000000
000000010000000000000000000000001100000000000000000000

.logic_tile 18 14
000010000000000111000000000000000000000000000000000000
000001100110000000000000000000000000000000000000000000
101000000001000000000000000101001010100010000000000000
100100000000000000000010110011101011001000100000000000
110010100001111011100011001000000000000010000000000000
110001000000010111100111100111000000000000000010000000
000100100000000000000000000000000000000010000000000000
000000000000000001000000000000001010000000000000000001
000000011011010001000000000111101011100000000000000000
000000011011000000000000000111101001000000100000000000
000000010000000000000000000000000000000010000000000000
000000011000000000000000000001000000000000000000000001
000000011001000001100111100101100000000000000110000000
000000010000100000000000000000000000000001000010000000
000000010000000101100000000000000001000000100100000000
000000010000000000100010000000001010000000000010000001

.ramt_tile 19 14
000100010000000000000011111000000000000000
000000010000000111000011001101000000000000
001000010110000000000000001000000000000000
100000010100000000000000000011000000000000
010000000001010011100111001000000000000000
010000000000010000000000000111000000000000
000011000000100000000010001000000000000000
000010000001000111000010010101000000000000
000010110000000011100000000101100000000000
000000011100000000100000000101100000000100
000001110000010001000000000000000001000000
000011010000100001000000000011001111000000
000000010001010000000000000000000000000000
000000010110100000000011001101001000000000
110000010000000001000000000000000000000000
010000010000000000000010001111001001000000

.logic_tile 20 14
000000000000100000000011100111100001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000101101000010100111000001000000001000000000
000000001010010111100100000000001000000000000000000000
000000001001011111100010100101000000000000001000000000
000000000000001111100100000000001010000000000000000000
000010000001001000000111100101100001000000001000000000
000000000111101011000000000000101001000000000000000000
000010010000000000000000000111100001000000001000000000
000001010000000000000011100000101000000000000000000000
001000110001010011100000000011000000000000001000000000
000001010000000000100000000000101001000000000000000000
001000011000000011100000000011100000000000001000000000
000000010000000000000000000000001011000000000000000000
000000010000000111000000000000001001111100001000000000
000000011011011111000011100000001010111100000000100000

.logic_tile 21 14
000010101000000000000000010000011000000010000000000000
000101001110000000000010000000010000000000000000000000
101000000000000000000111000000000000000010000000000000
100000100000100000000100001101000000000000000001000000
110010101010110000000000000000000001000000100100000000
000001000000000001000010000000001110000000000000000000
000000000000000000000000001000000000000000000110000000
000000000100000000000000000011000000000010000000000000
000001011011010000000000000000001010000010000010000000
000010010000000000000000000000000000000000000000000000
000010010000010001000011100000000001000010000000000000
000000010100100000000000000000001101000000000000000000
000001010001010000000000000000000000000010000000100000
000000011100100000000000000000001001000000000000000000
000000010000000111000000000000000001000000100100100000
000000010110000001000000000000001110000000000000000000

.logic_tile 22 14
000100000000001000000010101000000000000000000100000000
000000000000000001000100001011000000000010000000000000
101000100000000000000000000001011010000010000000000000
100000000000000000000000001111011001000000000000000000
110001000000010000000111100000000000000000100100000000
000010000000100000000110110000001011000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000010000001111000000000010000001000000
000010110001000000000000010101011100000100000000000000
000011110000100000000011101011100000000000000000000000
000000110000000101000000000000000000000000000000000000
000001010000000000010010000000000000000000000000000000
000000010001010000000000010000000000000000000000000000
000000010110100000000010000000000000000000000000000000
000010110000000000000000000000000001000000100100000000
000000011000000001000010000000001110000000000000000000

.logic_tile 23 14
000000000000000101000000001000000000000000000100000000
000000001010000000100000000111000000000010000001000000
101000000010100000000000000000000001000000100100000000
100000000000000000000000000000001100000000000000000010
010010001110010001000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001000000000000010110101101111100000000000000000
000000000000000000000111100001111111000000000000000000
000000010000001000010010000101101100100010110100000000
000000011010001011000000000011111010010010100001000100
000000010000000001000000000111100000000000000100000000
000000010110000000100000000000100000000001000000000000
000000010000000000000110100000011110000100000100000000
000000010000000000000000000000000000000000000000000001
000000010000001011100111100000000000000000000000000000
000000010000100011100010100000000000000000000000000000

.logic_tile 24 14
000010000000000000000010100000011110000100000100000000
000000000000000000000100000000000000000000000000000000
101000000000010000000010100000000000000000000000000000
100000000000000000010111100000000000000000000000000000
110000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000001000000010000000000001011001100000010000000000000
000000100000000000000000001001011001000000000000000000
000000110000001000000000010000000000000000000000000000
000001010000000001000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000110001011000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000

.ipcon_tile 25 14
000000100000010000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000100000000000000000000000000000000110000110000101000
000000000000000000000000000000000000110000110000000010
000010000000000000000000000000000000110000110000101000
000001000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000101000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000101000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010010000000000000000000000000110000110000100000
000000010000000000000000000000000000110000110000001001
000000010000000000000000000000000000110000110000000000
000000010001000000000000000000000000110000110000001000
000001010000100000000000000000000000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010

.logic_tile 1 15
000000100000011000000000000000001000001100110000000000
000001000000001111000000000000000000110011000001010000
101010100000000000000000000001000000000001000100000000
100001000000000000000000000011000000000000000000000100
110010100000010000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100010000010001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
110000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000011000000010001000000000000000100100000
000000000000000000100010000000000000000001000000000000
101010100000000000000111011000011010000010000001000001
100000000000000000000011001011010000000000000001100100
010000001100000101100010000101100001000000000100000000
110000000000000000000000000000001001000000010000000000
000000000001011000000011011000000001000010000000000000
000000001010101011000011111101001101000000000000000100
000100010001000000000010111000000000000000000100000100
000100010111000101010010101101000000000010000000000000
000000110000100000000110000101001000110011000000000000
000001010001010000000000001111011110000000000000000000
000000010001010000000000000111001100000010000000000000
000000010100000101000010101011110000000000000000000000
110010010000000000000000011011000001000000000000000000
000000010000000000000010001111001001000010000000000000

.logic_tile 3 15
000100000111000001100000000001000000000000000100000000
000100000001101001100000000000000000000001000001000000
101000000000100000000010100000011000000100000100000000
100000000001011101000010100000010000000000000000000100
000010101010000000000000010000001110000100000110000000
000000001010000000000011000000010000000000000000100000
000001000000011000000000000001000000000000100000000000
000000000000101001000000000000001101000000000000100101
000000010000010000000010100000011010000100000100000001
000000110100010000000100000000000000000000000000000000
000000010000000000000000000111011001110011000000000000
000010110000000000000000000001101010000000000000000000
000000010000000000000010110101000000000000000000000000
000000010000000000000010100000101000000001000000000011
000000011110000000000000001000000000000000000110000000
000000010100000000000000001001000000000010000001000000

.logic_tile 4 15
000110000110100000000000010101101111000110100000000000
000100000001010000000010100000111101000000000000000000
101000000000100101000000001000011111010100000010000000
100000100110010000000000000001001101000110000000000000
110000000000000001000011000001111110000001000010000000
000010000000000001000000001001000000000111000000000000
000000000000000000000000000101001100000100000010000001
000000000101000000000011110000000000000000000000000100
000100011010101011100000000001101100010000100010000000
000100010000000111100010110000001101000001010000000000
000000010000000001010010000000001111010100100010000000
000000010000001111000010010101011000000100000001000000
000000010000000000000010110011100000000000000101000000
000000010110001101000110110000000000000001000000100001
110000110000000101000000000101000001000001100010000000
010001110000001011100000000111101000000010100010000000

.logic_tile 5 15
000000000010110000000111100011111101000100000000000000
000010100000000000000000000000101101001001010000000001
101000000000100000000111010101100000000010000000000000
100000000011010000000011000000000000000000000001000001
110010000000010000000111100000011010000010000000000010
110000000000000000000100000111011011000110000000000000
000000001100000101000000011011000000000000100000000000
000000000000000000000011000011101111000010110000000001
000100010001010001000110100011000000000000000111000001
000000010000000000000110000000100000000001000010000000
000000010000000001100010111000000000000000000100000010
000000011000000000100110111001000000000010000001000010
000000010100000011100011101011011100000101000000000000
000000010000000000000010110111000000000110000000000100
110010010000100101000000000001101010000010100000000000
000001010000000000100000000000111001000000010000100000

.ramb_tile 6 15
000110000010010000000110110101111100001000
000001010000101001000011110000100000000000
101000000001001000000000010011011110000000
100001000000001011000010100000000000000010
010000000000001001000000000111011100000000
010000000000101011000000000000000000010000
000011100000000000000010001001011110000000
000011000100000000000011010111000000000010
000001011000000011100000011111011100000000
000000110000000001100011111001100000010000
000100010000000001100000000101011110000001
000100010000000000100000000011000000000000
000001010010001000000000000101011100000001
000010010000000011000011111011000000000000
010000010000101001100000000101111110000000
010000011010010101100000001001100000000010

.logic_tile 7 15
000000000110001111000000000000011000000100000100000000
000000100001000111000000000000010000000000000000000001
101000000000000011000111100011011101100000010000000000
100100000000000000100100000001111000010000010000000001
110010000110000101000000000000011100000100000100000010
000001000000000000100000000000010000000000000000000011
000100100001010011100000000101001111010110000000000000
000000000100010000100010000000011110000001000010000000
000000110110000000000000011000011110010100000000000100
000000010000000000000010011111011000000110000000000000
000000010000000000000111000011111011110000010000000010
000101011000101111000110011111101000010000000000000000
000010011110000111000010000101100001000000000000000000
000001010100000000100111010000101110000001000000000000
110000010000000001000010010111000000000000000110100000
010000010000100111000111100000000000000001000000000000

.logic_tile 8 15
000000000000001111000000010101000000000000000100000000
000000001100100111100010001001000000000001000010000001
001000000001010000000000001011111000010110000000000000
100000001000001111000011110011111110000000000000000000
000000000000001101000010101101101110000110000010000000
000000000100001111100100000001011010000010000000100000
000010100000000111000000000000000000000000000000000000
000000000000011001100000000000000000000000000000000000
000000010000010111010010000001000000000000000010000100
000000010000100000000011110000001101000001000000000000
000001010000000001100000010101011000110100000000000000
000000011000000000000010110011111101010000000000000000
000000010110000000000000000111100001000010000000000010
000001010010100001000010010001101010000011010000000000
010001010000100000000000000000000000000000000000000000
100100110001000000000010000000000000000000000000000000

.logic_tile 9 15
000000100111010000000000010000000000000000100100000000
000000000000101101000010101001001111000000000010000010
001010100000000000000000000001000000000000000110000000
100000000000000000000000001101100000000010000000000001
000001000101100000000000010011000000000000000100000000
000000000000110000000010011001000000000001000000000001
000000000101000000000000000011001000000000000100000000
000000000000000000000000000000110000000001000000000001
000011010000000101100000010000001110000100000101000000
000000010010100000000010101001000000000000000000000000
000000011010000101100110100001000001000010110000000000
000000010000000000100000001111001100000000100000000010
000000010100001000000110100011100000000000000101000001
000001011100000101000010010000101001000001000000000001
010000010001100101100000000001011110000100000100000000
100000010000010000000000000000100000000000000011000000

.logic_tile 10 15
000101100010101000000000000000001001001100111000000000
000101000000010101000000000000001000110011000000010000
000000000000101000000000000000001000001100111000000000
000000000000000101000000000000001011110011000000000000
000000000110000000000110110000001000001100111000000000
000010100000000000000010100000001011110011000000000000
000000000000100000000110110001001000001100111000000000
000000000001000000000010100000000000110011000000000000
000010111111000000000000000111001000001100111000000000
000010110000100000000000000000000000110011000001000000
000000010000000000000000000101101000001100111000000000
000001010001000000000000000000100000110011000000000000
000010110000000000000011000000001000001100111000000000
000010011000001111000000000000001111110011000000000001
000000010000010000000000000000001001001100111000000000
000000010000100000000000000000001011110011000000000000

.logic_tile 11 15
000000000110000000000000000000000001000000100100000001
000000000001000000000000000000001100000000000000000000
101000000001000111000000000000001100000010000000000000
100100000000000111000000000000000000000000000000000100
110001000001001000000000001101101011101110000100000000
110000001100000011000000001011101011010110000001000001
000000000000000111000111111011001110000000000010000000
000000000000001011000111010101100000000001000000000000
000010011001001101000000010000001110000010000000000000
000001011011110011000011100000010000000000000000000000
000000110000101001010000011000011110000010100010000000
000001010110011101000010110001011110000110000000000000
000001110000100111100010001111111000001001000000000100
000000011000000101100111000001100000001010000000000000
000000010000000000000010000101100001000010000000000000
000000010000000000000010100011001100000011010001000000

.logic_tile 12 15
000010000000000000000111000111001000001100111000000000
000000000000000000000111000000101100110011000010010000
000000000000100000000011100101001000001100111000000000
000000000111000000000100000000101100110011000000000000
000010100000000111000111100111001000001100111000100000
000000000000000000100100000000001101110011000000000000
000000001000000000000000000111001001001100111000000000
000000000001000000000000000000101001110011000000100000
000011010000001101100000010111101000001100111000000000
000010011010000101000010100000001001110011000000000010
000000010000001101100110110101001001001100111000000000
000010010001011001000010100000001100110011000000100000
000010010111001000000110110001001001001100111000000000
000000010000101001000010010000101101110011000001000000
000000010001001000000000000011101001001100111000000000
000010011000100101000000000000001101110011000000000010

.logic_tile 13 15
000000100000001000000000000111001000001100111010000001
000001101101010111000011000000001011110011000000010000
000000000000001101100000000001001001001100111000000000
000100000000001001100000000000101101110011000001000000
000100000001000001100110110001101001001100111000100000
000100100001100000100110110000001010110011000010000000
000000000000001111100000010001101001001100111000000001
000000000000001111100011100000001011110011000000000001
000010110110000000000000000011101000001100111010000000
000010110100000000000000000000001010110011000000100000
000000110110100011100011100111101000001100111000100000
000001010001001001100000000000101011110011000000100000
000000010000000000000000000101101001001100111010000100
000000010000001001000000000000001100110011000000000000
000000010000000000000111000001001001001100111000000001
000000010001000000000110010000001111110011000000100000

.logic_tile 14 15
000000000000000000000000000000000000000000001000000000
000000101010000000000010010000001100000000000000001000
101000000000010000000000000111100000000000001000000000
100000000110000000000000000000100000000000000000000000
110001000110000111100000000000001000001100111111000000
110000100101010000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000010
000100000000000000000000000000001101110011000000000000
000000111000000000000111100111101000001100111100100000
000000110000000011000000000000000000110011000000000000
000100110001000001000010100000001001001100111110000000
000001010101000000000000000000001100110011000000000000
000000011011110000000011100000001000001100111100000000
000000011111010000000000000000001010110011000010000001
010010011100000000000010000000001000001100111100000000
100000010000000101000000000000001101110011000000000011

.logic_tile 15 15
000000100001010000000011100000001001001100111100000000
000000001001100000000100000000001011110011000000110000
101100000000001000000000000000001000001100110100000000
100000001010000001000000000000000000110011000000100000
110000001110000000000011100001000000000010000000000000
000000100000000000000000000000100000000000000000000000
000000000001110000000111000000001010000100000101000000
000000000000000000000000000000010000000000000000000000
000000110000000000000000010000000000000000100100000000
000001011100100000010011100000001110000000000000000000
000000110000000000000010000001100000000010000000000000
000010111010000000000000000000000000000000000001000000
000100010001000001000000000011100000000000000100000000
000100110001000000100000000000100000000001000001000000
000110010001010000000000000000001100000100000101000000
000000010000000000000000000000010000000000000000000000

.logic_tile 16 15
000111100011000000000111100101000000000000001000000000
000001000001000000000000000000001011000000000000010000
000100001010000101000110010001100001000000001000000000
000000000000100000100111110000101001000000000000000000
000000000000010000000110000001100000000000001000000000
000000001110000111000100000000001100000000000000000000
000010101010000000000010100011100001000000001000000000
000010001010000111000100000000101100000000000000000000
000000010000000000000000000001000001000000001000000000
000000110000001111000000000000101100000000000000000000
000000110000100101100000010111100000000000001000000000
000001010000001111000011100000001110000000000000000000
000000011000001001000000000101100001000000001000000000
000000010000000101000000000000001011000000000000000000
000000110000110111000000000111000001000000001000000000
000001010001010101100000000000001110000000000000000000

.logic_tile 17 15
000000001110000111000111110000001100000010000000000000
000101000001001011000111010000010000000000000000000000
000000000001000000000110010111001101101010000000000000
000000000000001011000010000001001100001010100000000000
000000100110010001100110010101111001100000000000000000
000011100000100000010011111001011001000000000000000000
000000000000001111000111100001011100100010000000000000
000000000000001001000100001001011100001000100000000000
001010110000000111100111000011001111100010000000000000
000001111011011111000100001111101010001000100000000000
000000010000110111000011000000000000000010000000000000
000000010000010000100010000000001111000000000000000000
000000010010001111100011111111111100100000000000000000
000001010001011111100110111101011010000000010000000000
000000010110101000000000000101011000001000000000000000
000000010000000001000000001101100000000001000000000000

.logic_tile 18 15
000000100000100011100000000000000000000000100100000000
000000100000010000000000000000001100000000000000100000
101000001000100000000000010000000000000000000000000000
100000000001000000000011110000000000000000000000000000
110000000000010000000000000000001010000010000000000000
000000001110001111000000000000000000000000000000000001
000010000000000000000011100000000000000000000000000000
000100001100000000000100000000000000000000000000000000
000010010001010000000000000000011110000100000100000000
000011011100101001000000000000000000000000000000000000
000010110001001000000000000000000000000000000000000000
000100010001000001000000000000000000000000000000000000
000010010000000000000000001001011111110011000000000000
000000010000000000000000001001011011010010000000000000
000000010000011000000000010011100000000010000000100000
000000110000001001000011110000000000000000000000000000

.ramb_tile 19 15
000100000000110011100000000000000000000000
000000010100010000100000001101000000000000
001000001000000000000000000000000000000000
100000100000000000000000000101000000000000
110000000000000000000010000000000000000000
010000000110000001000110010011000000000000
000010000000010011100111010000000000000000
000000001001010111000111000001000000000000
000100010101010000000010001111000000000000
000000010100100001000010001101100000010000
000011010110000000010000001000000000000000
000010010001001001000000000101001101000000
000000010000000000000011100000000001000000
000000010000000000000011101111001010000000
110010011000000000000000000000000001000000
010000010000000000000000001101001011000000

.logic_tile 20 15
000000000000000000000000000001101001000111010000000000
000000000000000111000000001111101101101011010001010000
101010000000000000000011000011000000000010000000000000
100000001110000000000000000000100000000000000010000000
110000000110000000000000010000001010000100000100000000
000000000000000000000011110000010000000000000000000000
000010000000100000000111100001000000000010000000000000
000101000000010001000011100000000000000000000000000000
000010110000000000000110110101100000000000000100000000
000001011110000000000110000000000000000001000001000000
000000010110010000000000010101100000000010000000000000
000000010010010000000011100000100000000000000000000000
000001010010000000000111100011000000000000000110100000
000000010000000000000100000000100000000001000001000100
000000010000010000000000001000000000000010000000000000
000000010111000000000000001101000000000000000000000000

.logic_tile 21 15
000000000111010000000000010101100001000001110100000100
000000000001100000000010000101101000000000010000000000
001000000000001001100111100111100000000010000000000000
100000000100100001000100000000000000000000000001000000
010000100110001001000011101000011001010100000000000000
110001000010000001000000001111001101010000100000000000
000000000001010000000110010000000001000010000010000000
000100000000000000000010000000001111000000000000000000
000000010000000000000000001101011100001000000000000000
000000010000000000000000001111000000001101000000000000
000010011000000001000000000001001010010000000100000000
000001010000000000000011100000101111100001010000000000
000000010000010000000000011000011000010000000100000000
000000010000000000000010111101001010010110000000000000
000000110000000101100010001000011111010000000000000000
000000010000000000000010001101011001010010100000000000

.logic_tile 22 15
000000100000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000001
101000001000001000000000000000000001000000100100000000
100000001010001011000000000000001110000000000000000100
110000000001010000000000000111000000000000000100000000
000000000000000000010000000000100000000001000000000000
001000000000000000000000000000000000000000000100000000
000000100000000000000000000011000000000010000000000000
000010010000010111000000000000000000000000000100000000
000001010000000000100000001111000000000010000000000100
000000110010000000000010001000000000000000000100000000
000001011010000001000100001111000000000010000000000000
000010111010000000000010001000000000000000000100100000
000001010000000000000110000011000000000010000000000000
000001010000000000000000000000011000000100000100100000
000010111100001001000010010000000000000000000000000000

.logic_tile 23 15
000010101100000101000010100000001110000100000100000000
000000000000001101100100000000010000000000000000000000
101000000111010101000000001001011011000010000000000000
100010000110000000100010111111011010000000000000000000
110010000000000000000110000000001110000100000100000000
000000000000000000000010110000000000000000000000000000
000001001000001000000010100000001110000100000100000000
000010000000000001000110000000010000000000000000000000
000100010000001000000000010000011010000100000100000000
000000010000000001000010000000010000000000000000000000
000000010000000000000000000001101101000010000000000000
000000010001000000000000001001101000000000000000000000
000010010001101000000010010000011110000100000100000000
000000011010001101000110110000000000000000000000000000
000000010000001000000000010101001100000010000000000000
000010110000001101000010001101111000000000000000000000

.logic_tile 24 15
000000000001011000000000000000011100000100000100000000
000000001010010001000011110000010000000000000000000000
101000001110001001100000010000011000000100000100000000
100000000110001011010011110000010000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000001000000000000001000000000000000100000000
000011000000000001000000000000100000000001000000000000
000000010000000011000000000011000000000000000100000000
000000010000000000000010010000000000000001000000000000
000000010100000000000110100001100000000000000100000000
000000010000000000000100000000000000000001000000000000
000010010000000001100000000001111010000010000000000000
000001010000000000000000000111001000000000000000000000
000000010000000000000000000011000000000000000100000000
000000010000000000000000000000100000000001000000000000

.dsp0_tile 25 15
000000000000010000000000000000000000110000110000001000
000000001100100000000000000000000000110000110001000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110001000000
000000100000000000000000000000000000110000110000001000
000001000100000000000000000000000000110000110001000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110001000000
000100010000000000000000000000000000110000110010001000
000000010000000000000000000000000000110000110000000000
000000011100000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110001000000
000000010000000000000000000000000000110000110010001000
000000011110000000000000000000000000110000110000000000
000000010000100000000000000000000000110000110010001000
000000010001000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000001001000111000101101100110000110000101000
000000010100000111100100000000010000110000110000000000
000000000000001000000000010101011000110000110000101000
000000000000001111000011110000000000110000110000000000
000000010000001111000000000111101000110000110000001000
000000000000001111100000000000010000110000110000000010
000000010001010000000000000001111110110000110000101000
000000010000100111000011100000110000110000110000000000
000000000001010000000110100101011010110000110000001001
000000000100000000000000000000010000110000110000000000
000000000000000000000000000001001110110000110000001000
000000000000000000000000000000000000110000110000000010
000000000001000111000011100001011110110000110010001000
000000001000100000000000000000010000110000110000000000
000000000000001111100011110111101110110000110000001000
000000000000001011100011110000010000110000110000000010

.logic_tile 1 16
000000000000000000000010000000000000000000000000000000
000000000110000000000100000000000000000000000000000000
101000000000000000000000001011101010101000000000000000
100000000000000000000000000011001001100100000000000000
110000100000000001100000001011000000000001000000000000
010001000000000000100000000101000000000000000000000000
000000000000000001100000001000000001000000100111000000
000000000000000000100010001101001110000010100001000100
000000000000000101100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000100001000000000111000001000000100111000000
000000000001011001000000000000001011000001010000100100
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000111000000000000000000000000000000000000000
000000000000111101000000000000000000000000000000000000

.logic_tile 2 16
000001000000000101000000011011111110110011000000000000
000000000000001101100010010001111010000000000000000000
101000000110011101000000000011101001110011000000000000
100000000000101001100000001011111101000000000000000000
110000000000101001100010100011011000100010000000000000
010000101101011001100110101101101001001000100000100000
000000000000000011100110000000000000000000100100000000
000000000111110000000100000000001011000000000000000000
000101000000000101100110101011101011100010000000000000
000000100000000000000010001011011111001000100000000000
000000100000010101100010100001011010100010000000000000
000000000100100000000110110001011010000100010000000000
000000000000101001100011000101001011110011000000000000
000000000001010011100100000111011010000000000000000000
110000000000000001100110100111101110100000000000000000
100000000000000000000010110111011100000000000000100000

.logic_tile 3 16
000100000000000001100110100000000001000000100100000010
000010100000000000100000000000001011000000000000000001
101000100001001001100000011001111100100000000000000000
100001000100101001100011111011111001000100000000000000
000000000000000101000000000000000001000000100110000000
000000000000000000000000000000001000000000000000000000
000010100010000000000110001000000000000000000100000001
000000000101000101000100000001000000000010000001000000
000101001110000000000010100111101100000100000001000000
000000100000000000000100000000110000000000000010100100
000010000000000000000111010000000000000000100101000000
000000000010000000000110000000001000000000000000000000
000000001010000000000000011101101100100010000000000000
000000000100000000000011010111011010001000100000000000
000010000000100101000000000000000000000000100100000000
000011100001010000100010000000001111000000000000100001

.logic_tile 4 16
000001000000101000000110010001101010001000000000000100
000000100000011001000111101101010000000000000000000000
101000001110000101000000000101101000000110000000000000
100000000000000000100000000000110000000001000001000000
000000000100000000000010100001000000000000000110000000
000001001010100101000110110000100000000001000000000000
000000100000000011100111110000011110000000000010000000
000001000000000000100010010111010000000010000000000010
000101000001000000000000000111100000000000000000000000
000110000000100000000010011011000000000010000000000000
000000000000001000000000001000000000000000000110000000
000000000001000011000000001101000000000010000000000000
000000000001000000000000001000001011010100000000000000
000001000000100001000000000101001100000100000000000000
000000101110001000000010000001000000000000000100000100
000001000110000011000000000000000000000001000001000100

.logic_tile 5 16
001000000000000001100000001101101111000111000100000000
000011001010001001000011100011101000000110000000000000
101010100000001101000111011001011001000000110100000000
100000000000000101100111000101111000101001110000000000
000101001110000111100111000101011111101000000000000010
000000000000000001100000000001011110011000000000000000
000000000000000011100111010000011010000110100010000000
000000000110001101100110101111011000000100000000000000
000000000000001001000000010111100000000010100000000000
000000000000000001100011001111001110000001000000000000
000000000000101000000000001101001010001100000000000000
000000000001010001000000000101011100101101010000000001
000011000000001001000111001101101111000111000000000001
000000000000001111000010010011101000000110000000000000
010000000000000111100000000011001101000110100000000000
110000000000001111000011110000101001000000010000100000

.ramt_tile 6 16
000000000000000111100011110101001000000000
000000000000000000100011000000110000100000
101010000001010000000000000001001010000000
100001000000100000000000000000110000000010
110000001110000000000011100011101000001000
110000000000000000000010000000110000000000
000000000001010011100110110011001010000000
000000000100001111000111000001010000000010
000000000000000000000000001101101000000000
000000100000000001000000001101110000100000
000000100001000000000011101011101010000000
000001000000110000000110001111110000000010
000000001010000000000010001101101000001000
000000000001011111000100000111010000000000
010000000001000111100111010111101010000100
110101000000100000000011110111110000000000

.logic_tile 7 16
000100000110000001100010110001011011000010100000000000
000000000000001011100111011001011101000001110010000000
101010001100000011100000000101011101011101000100000000
100001000001000000100010011011001000101001000000000000
000001000001110011000011100001101001001100000100000000
000000001000100000000010110111011011011110100000000000
000000001010100001000010001101111111001100000100000000
000000000011000000000110101111011000101101010000000000
000110000000000000000110110001101010010100100100000000
000010000010000000000110001101011000111000100000000000
000000000000000000000111011001011100010110100110000000
000000000000100001000110101101111000001000000000000000
000100000110100011100000000111111101010010100000000000
000000000000001101000000000000011001000001000000100000
110010000000001001000011110011011000000110000000000000
110000000000000001000110110111110000000101000010000000

.logic_tile 8 16
000000000000000000000110100001011011010010100000000100
000000000000001001000000000000111101000001000000000000
001000000000010001000000000000011101000100000000000000
100000001100001111100011000000001010000000000010000000
110100000000001000000000001011101110000010000000000100
010000000000000011000000001011100000000111000000000000
000000000000001000000000010001100000000010100000000000
000010000000001111000011101111101101000001100000000000
000010000000000000000010000000000000000000000100000010
000000100000000000000010000001000000000010000000000000
000000000100000101100111110001100000000000000000000000
000000001011011001100011000000001010000001000000100000
000001001010011000000110000011111000000010000000000000
000000000000101011000011111111000000000011000000000000
000000001011010000000000000001000000000000000100000010
000010100000000000000000000000000000000001000000000000

.logic_tile 9 16
000001100000000000000000000000011000000110100000000000
000011001010100000000011001001011011000000100001000000
001000001010000000000011100011100000000000000110000000
100000000000000000000100001111100000000001000000000000
000000100000000000000111000000001110000000000100000000
000001001010000000000110001011010000000010000010000001
000000000000000000000000000000001110000100000110000000
000000000000000000000000001111010000000000000000000100
000011000000001000000000010011101110000000000100000000
000010001110000101000010100000110000000001000010000000
000000001110000000000110110000000000000000000101000000
000000000000000000000010101101001111000010000011000000
000010100001100000000110110111011110000100000101000000
000001000000100000000010010000100000000000000000000001
010000000000001000000000000011000000000000000101000000
100000000000000101000000001111000000000001000010000000

.logic_tile 10 16
000100100110000101100110110001101000001100111000000000
000000001111010000000010100000100000110011000000010000
000000000000100000000110100101001000001100111000000000
000000000000010000000010110000000000110011000000000000
000010000000000101000000000000001000001100111000000000
000001000010000000100000000000001001110011000000000000
000000000000001000000000010000001000001100111000000000
000000000000000101000010100000001001110011000000000000
000111100001110000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000101100000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000100000000000000000001010110011000000000000

.logic_tile 11 16
000100100000101111100000000101000000000000000110000000
000000001100011011100000000000100000000001000000000001
101100000000100000000111001001000001000011100010000000
100000000000010000000100001001001100000001000000000000
110000000000000000000000000000000001000000100110000000
010000001010000000000011010000001011000000000001000000
000000101110000000000111100001001110000010000000100000
000000000000000111000100001011000000001011000000000001
000000000011110011100010110000001100000100000100000000
000000100110010000000011010000000000000000000000000111
000000100000000101000000000001011110001000000010000000
000000000000000000000000000001010000001110000000000000
000000101001000111100111100111111010000010000000000000
000000000000100000000100000001100000000111000000000100
110000000000000000000010100000001110000100000100000000
000010100000000000000010100000010000000000000010000000

.logic_tile 12 16
000000100000100111100011100111001001001100111000000000
000000001010010000100000000000001101110011000000010000
000000000000001000000000010111101000001100111000000000
000000100000001101000010110000101100110011000000000000
000010100011000000000000000011101000001100111000000100
000011100000100000000000000000001101110011000000000000
000010101010000000000000000001101000001100111000100000
000000000100000011000000000000101101110011000000000000
000000000000010101100110110101101001001100111000000000
000010100000000000000010100000001100110011000001000000
000000000000001001000000000111101001001100111000000000
000000000000000101100010000000001111110011000001000000
000000000010001000000111100001001001001100111000000000
000100000011010101000000000000001000110011000000000000
000000000000000101100010100111001000001100111000100000
000000000000000000000110010000101001110011000000000000

.logic_tile 13 16
000100000000001000000000000101101001001100111010100000
000010101001011101000000000000001110110011000000110000
000100000000001000000000000011001001001100111010000100
000000000000001111000000000000001100110011000000000010
000000001010010000000111100000001001001100111000000001
000000000000000000000000000000001010110011000000000010
000000000000001111000000000001001000001100111000000001
000000000000000111100000000000000000110011000000000010
000010101010000111100010000011001000001100111000000000
000001001010001111000000000000100000110011000000100000
000000000000000111100000000001101000001100111000100000
000000000000000000000000000000000000110011000000100000
000000001000000000000000000011001000001100111010000000
000000000000000000000000000000000000110011000000100000
000001000000000111000000000101001000001100111000000000
000010100000000000100000000000100000110011000001000000

.logic_tile 14 16
000101000000001000000000000101001000001100111100000001
000110000000101101000000000000000000110011000000010000
101001000000000111100000010000001001001100111100000001
100010000000000000100010110000001111110011000000000000
110000000000000000000000000111101000001100111110000000
010000100001000111000000000000000000110011000010000000
000000001110000000000000000001001000001100111100000000
000000001010000000000000000000000000110011000010000000
000010000001001000000000010000001000001100111100000010
000001000001000101000011010000001100110011000000000000
000000100001010000000000000001101000001100111101000000
000000000000000000000000000000100000110011000000000000
000110001010000000000000000000001001001100111100000010
000101000000000000000000000000001111110011000000000000
010000000000011000000010000000001001001100111100000010
100000000000101101000010000000001000110011000010000000

.logic_tile 15 16
000000100110000000000000001011100001000001110000000100
000000000001010000000000000111001000000000010000000010
101000001010001001100010001000000000000010000000000000
100010000000000101000100000001000000000000000000100000
110000000000000000000000000000011110000100000100000000
000001000000000000000000000000010000000000000001000000
000000000000100000000000001000000000000000000110000000
000000000100000000000000001001000000000010000000000000
000100000000000000000110001000011111010100000000000010
000001000000000001000100000111001100010000100000100000
000110100000000001000000000011000000000000000100000000
000001000000000001000011110000000000000001000000000000
000000001011110000000000001000000000000000000100000000
000000001010010000000000001011000000000010000001000000
000000000000101111100111000111111110001000000000000000
000000100110011001100110001011010000001110000000100000

.logic_tile 16 16
000000000111001111000000011101001001011100000010000001
000000000000000001000011011111101100111100000000010000
101010100000000011000000000011000001000001110010000000
100000100000000111000000001011001101000000010010000010
110000001001110011000000010000001111010100100100000001
010000000000110000100010010000011000000000000000000100
000000000000000000000000000001000000000000010000100000
000000000000001111000000000001001110000000000000000000
000000000000000111000010010011011010000000000000000000
000000100000100011100111110000001010100001000000000000
000000100000101000000111000000001000000010000000000000
000001000001010001000100000000010000000000000000000000
000010100010001000000000010001100000000010000000100000
000001001101010101000011100000000000000000000000000000
000000000000000011100011100111100000000010000000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 17 16
000000000110010001100110011011111100001000000000000100
000000000000100000000011110011100000000000000011100111
101000000110001000000111011001111011100010100000000000
100000000000000111000011110101111111101000100000000000
010000001000001000000000001001001000100000000000000000
010100001100001111000000000111011111000000000001000000
000000000000100011100111111111011000101010000000000000
000000000000011111000111001101001010000101010000000000
000011101000000101000000000111100000000010000000000000
000011000100010000000000000000100000000000000000000000
000001000001111101100110100000000000000010000000000000
000010000000010101000000000000001100000000000010000000
000010000001010101100111001000000000000010000110000000
000000101100000000100000001111000000000000000000000000
010000000000000111000010000000000001000000100100000100
110000000001000000000010000000001001000000001010000000

.logic_tile 18 16
000110100001010000000110000111000001000000001000000000
000000100000100000000000000000001001000000000000000000
101000000000001001100000010111001000001100111100000000
100001000001010001000010000000000000110011000000000000
000000000000000000000000010101001000001100111100000000
000001000001000000000010000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000001000000100000000000000000001001110011000000000000
000000000110000000000000000000001001001100111100000000
000100000010000000000000000000001000110011000000000000
000000000110000000000000001000001000001100110100000000
000000000000000000000000000001000000110011000000000000
000011100000000001100000000111000001001100110100000000
000010000001010001000000000000001001110011000000000000
000000000001000000000000000111011000100000000000000000
000010100100000000000000001001011011000000000000000000

.ramt_tile 19 16
000110110000000000000111000000000000000000
000000011011000000000011001011000000000000
001000010000000000000000001000000000000000
100000110110001001000000000011000000000000
010010100000100000000000001000000000000000
010100000000001001000000000111000000000000
000000000000000000000000001000000000000000
000000100000000000000000000111000000000000
000010100110010000000011100001000000000000
000100000000010111000010010111100000000001
000000000000000001000010010000000001000000
000000100000000000100011000101001111000000
000000001000000011100000001000000000000000
000010100001000000000000001011001100000000
010000000000010001000000001000000000000000
010010100000000111100010011011001101000000

.logic_tile 20 16
000000100000010000000111001000000000000000000100000000
000101001101110000000000001001000000000010000010000000
101001000000000000000000000000000000000010000000000000
100010100000000000000011001011000000000000000000100000
110001000001010000000110100011111110010000100001100000
010000000000100000000100000000011110101000000000000001
000000000000000000000000000101000000000010000000000000
000000000110000000000000000000100000000000000000100000
000001100010000000000110110001000000000000000101000001
000011000000000000000111110000100000000001000000000001
000000000110110111100000001111111000001101000010100000
000000000001110000100000000011110000001000000000000010
000000000011010111100110101000000000000010000000100000
000000000100110000000000000111000000000000000000000000
000000000001000101100011010000001110000010000000100000
000000100000100000000010100000010000000000000000000000

.logic_tile 21 16
000000000000000000010000000111100000000001110000000010
000000001100000001000011100001001100000000100000000000
101000000000000000010000000000011100000100000100000000
100001001011000000000011100000000000000000000010000000
110000000000000000000010000000000000000000100100000000
000000000000000000000100000000001001000000000001000000
000000000000100000000000010101000000000000000100000000
000010100001000000000011010000100000000001000000000000
000010100000001000000111001000000000000000000100100000
000001000000000101000000001001000000000010000000000000
001000000000000000010000000000000000000000000100000000
000000000000000001000000000111000000000010000000000000
000000000000001001000000000011011010010100100100000000
000001000000000111000000000000111110000000010000000000
000000000001000001000000000000011110000100000100100000
000001000001001001000000000000000000000000000000000000

.logic_tile 22 16
000110000000101000000010000000011110000100000100000000
000000001001011111000100000000000000000000000000000000
101000000000001001100000000000000000000000000100000100
100000001110001101000000001001000000000010000000000000
110000100000100000000111100000000001000000100100000000
000001000001000000000100000000001011000000000001000000
000001000101001000000111000001000000000000000110000000
000010000000000001000100000000000000000001000000000000
000100001010000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000000000000000000000000011000000100000100000000
000010001000000111000000000000000000000000000000000000
000000000000000000000000000001111011000100000000000010
000000000000001111000000000000001100101000010000000000
000000000000001000000000000101000000000000000100000000
000000000010000011000000000000100000000001000000100000

.logic_tile 23 16
000100001010000001000000000000000001000000100100000000
000000000011000000100000000000001110000000000000000000
101001100001000000000000000000000000000000000100000000
100000000000000000000000000011000000000010000000000000
110000001010000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000001000000000000000000000011000000000000000100000000
000010000000000000000000000000000000000001000000000000
000000000000000011100010000000001100000100000100000001
000010101100001001000000000000010000000000000000000000
000000100000000001000000001000000000000000000100000000
000011100000000000100000000111000000000010000000000000
000010100000000001000000000001000000000000000100000000
000000000001000000000000000000000000000001000000000000
000000000000000001000000000000000001000000100100000000
000000000100001101100000000000001100000000000000000000

.logic_tile 24 16
000010100001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110001000011110000000000000000000000000000000000000000
010000101010000000000000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010001000100000000000000000000001000000100110000000
000101000100000000000011110000001010000000000000100110
000000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000010100100000000000000001000000000000000000100000000
000001001101000000000000001011000000000010000001000000
010000000000000000000000000000000000000000000000000000
100110100000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000010000000000000000000101011000110000110000001000
000000010100000000000000000000010000110000110001000000
000000010000000111100111110011101100110000110000001000
000000000000000000100011110000010000110000110001000000
000000010000010111000000010011111000110000110000001000
000000000100000111000011110000100000110000110001000000
000000010000100000000111110111001100110000110000001000
000000010001010000000111100000000000110000110001000000
001000000000001000000111100011011010110000110010001000
000000000000001111000011110000110000110000110000000000
000001001100000000000111000001111100110000110000001100
000010100000000111000111110000110000110000110000000000
000000000001010111000000000101011110110000110000001000
000000000000000000100000000000100000110000110010000000
000000000000000000000000000101101010110000110000001100
000000000110001111000000000000100000110000110000000000

.dsp2_tile 0 17
000010100000000000000000000111011010110000110000001000
000000010100000111000011100000010000110000110000000001
001000000000000000000000000111001010110000110000101000
001000010000000000000000000000010000110000110000000000
010000100000000000000111000111101010110000110000001001
010001000000001111000000000000000000110000110000000000
000000000000000111100000000111101100110000110000101000
000000000000000000000010010000110000110000110000000000
000000001100000011100011100011001110110000110000001000
000000000000100000100110010000110000110000110000000010
000000000000000111100000000111111100110000110000001000
000000000000000000000011110000010000110000110000000010
000000000000000001000111110011101100110000110000001001
000000000110100001000111100000000000110000110000000000
000000000000000111100111100101101110110000110000001001
000000000000001001100100000000010000110000110000000000

.logic_tile 1 17
000010000100001111000110010001101101000000000000000000
000000000000001001100011010000111110100001000000000000
101001000000000000000010110111011000100000000000000000
100010100000000000000110011001011000000000000000000000
010000001101000000000011100001001010100000000000000000
110000000000100000000010100011011110000000000000000000
000010000000001000000000001001011110100001000000000000
000011000000001001000000001001001110000000000000000000
000000000000001001000010010001111011100000000000000000
000000001010000001100110111001101101001000000000000000
000000000000000000000000000011000000000000000100000000
000000100001000001000011100000101100000000010000000000
000000000000001111000000001000001100000000000100000000
000000000001010011000000000011000000000100000000000000
110010101100000001100000001000000000000000000100000001
000000000000000000000010001111001100000000100000000000

.logic_tile 2 17
000101000001000101100000000000000001000000100110000000
000000000100100000010011100000001001000000000000000000
101000000001010000000010110000011010000100000100000000
100000000000100000000011110000000000000000000000000001
010000001000001011100010111101001110100000000000000000
010000000000001001100010011101101010000000100000000000
000001000010000101100010110111100000000000000100000000
000000100000000000000110100000100000000001000000000000
000001000000000000000111000011001010110011000000000000
000000100000000000000100000111101011000000000000000000
000001000000000000000111001000000000000000000110000000
000000100000000000000100001101000000000010000000000100
000000000000001001100110100001011001110000010000000000
000000000000000001000000001111011110100000010000000000
110010001110000101100111001111111011100010000000000000
100001000000001001100000000111101101000100010000000000

.logic_tile 3 17
000100100000001111000110101001000000000010000000000000
000001001000000101000011101111101000000000000000000000
101001000000010001100010101000000000000000100100000100
100000100000100000100100001111001000000010100011000010
010001000000000101100010011001101001100010000000000000
010010100000000000000110011101011111001000100000000001
000000001011000101000010101011100001000001000000100000
000000001000100001000010000101101001000001010000000001
000001001010001000000110000011011100000000000000000000
000000000100000001000100000011111010000100000000100000
000000000000000000000010110111000001000010000000000000
000000000000000000000110100000001011000000000000000000
000001001100000101100000000011001011100010000000000000
000010100000000000000000000101111010000100010000000000
000100000001110000000111110101000000000001000101000101
000000001110100000000011000001100000000011000011000000

.logic_tile 4 17
000001000000000000000000001001111100000010000000000000
000000100000100000000010100101110000000000000000000000
101001100001010011100010100001011110000000000000000000
100010100000100000000000000101100000000010000000100001
110101000100001000000000000000011110000100000100000000
110100100000000001000000000000010000000000000000000000
000110100000000101000110001000000000000000000100000010
000001000000000000000010001101000000000010000000100000
000100000001000000000000000000000000000000100100000000
000110000000100000000000000000001110000000000000000000
000000000000101011100110001000000000000000000110000000
000000000000010001000100000011000000000010000000000000
000000001100000111000010001000000001000010000000100000
000000000000000000100000001101001100000000000000000010
110010100001010001100000000000000001000000100100000000
100000000000100000100011110000001000000000000000000000

.logic_tile 5 17
000000000110000011000110100000000000000000100101000000
000000000000000000000110000000001001000000000000000001
101010000001010000000000000101100001000010000010000000
100001000000100000000000000001101011000010100000000000
010100000000110000000011100111000000000000000101000010
110100000000100000000011110000100000000001000010000100
000001000000000111100011110111100001000010000000000000
000010000000001111000011011001001010000000000010100000
000000000110000000000000011000000001000010000010000000
000000000110000000000010010101001011000000000000100000
000001000000100000000000000000011011000010000000000000
000000101011000000000000001101011011000010100000000000
000100100001010011100000000000000000000000100101000000
000001000000010000000011010000001101000000000000000110
110010000000000001000000000000001110000100000100100000
000001000000000000000000000000000000000000000001000001

.ramb_tile 6 17
000000000000000000000000000011111010000000
000100110001000000000010010000010000000000
101000100100000011100011110011011000000000
100001000110000000000011000000110000001000
010000001000000000000011110001111010100000
010000100000000000000011010000010000000000
000100000000000000000111011011011000000000
000100000110000000000011001111010000000001
000000001010000000000000010111111010000000
000000000000000111000011011101010000000001
000010000000000101000000011111011000000000
000000000111000000000011001001110000010000
000000000010000000000010111101011010000000
000100000000000000000111111101110000000100
110000100001011111000000010011111000000000
110011100100000011000011101111110000000100

.logic_tile 7 17
000010000110000001000111100000000001000000100110000000
000001000000000000000111100101001111000010100011000001
101000000000000000000010011011111010111101000101000010
100001000000000000000111111001001110111100000010000001
010000000100000111100010000101011110010010100000000000
010000001011010001100010010000111101000000000000000000
000000001010111001000000001000011000000110000000000000
000000000000011111000000001111011011000100000000000000
000000000100000000000010011000011100010000100110000000
000000100000000011000011100011011100010100100001000101
000010000000001000000111100111011100101000010000000000
000000000001011101000110000001111010000000100000000000
000000001010000000000011001011001000001001000100000011
000000000000000001000100000011110000001101000011000001
000000000001000000000110001011101010110000010000000000
000000000110100000000010010101111000010000000000000000

.logic_tile 8 17
000000000000001000000000001111001101100000000000000000
000000001110101111000000001001101111111000000010000000
101000001000001000000000010000000000000000000000000000
100000000000000111000011010000000000000000000000000000
110001000000000000000010101000011010000100000000000000
110010100000001101000100000101010000000000000000000000
000000000000000101000000000001000000000000000100000000
000000000000000001000010000000000000000001000001000100
000000100110000011100000000101011010000010000000000001
000001100000000000000000001101000000000000000010000000
000000100001100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001001110000001000010010000000000000000000100000000
000000001010000000000011100111000000000010000000000010
110000000000000000000011000001100000000000000100000001
000000000000000000000000000000000000000001000010000010

.logic_tile 9 17
000000000000000111000111100111000001000001110100000000
000000101101011001100111110001001000000010100001000100
001000000000001011100000010000001000000000000000000000
100000000001010101000011101011011001010000000000000000
110000101000000000000000011101101100000010000000000100
010001001010001101000010101111100000000111000000000000
000000000001000000000011100011011110000110000000000000
000000000000001101000110110000010000000001000000000010
000000100001010111100110101000011011000110100000000000
000000000001000101000011001001001111000000100000000010
000000000000000111100000000101111001110111110000000010
000000001000000000000000000001101100101011110000000000
000000000001011001100111001101011000010110110000000010
000000000011110001010100000111101110010110100000100000
010000001000000101000011000111011110000110100000000000
100000100000100000000000000000111010001000000000000001

.logic_tile 10 17
000000100000010101000011100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
001000000000000101000000000000000000000000100100000000
100000001000000000000000001101001000000000000000000001
000010000000001000000010100000001100000010000000000000
000000000000001011000110010000010000000000000010000000
000000000000001000000000001000011100000000000000000100
000000001010001001000000000111011010000010000000100011
000101001000000000000010100101101000000010000001000001
000010000000000000000100000000010000000000000010000001
000011100001000000010000010000011111010100100110000000
000001000001010000000011001111001111000000001010000000
000000000000000000000000010101011000000100000101000000
000010100010000000000011100000100000000000000000000100
010001000000001001100000010101000000000010000000000000
100010100011000001000011110000100000000000000010000000

.logic_tile 11 17
000100000000001000000000000000001110000100000100100000
000110101110100111000011010000000000000000000000000000
101000000000001000000000000000000000000000000100000000
100000001100000111000000000101000000000010000000000000
110000100001010000000000000011100001000001110000100000
000000100000001111000000001011001000000000100000000000
000000100000001000000000001000000000000000000100000100
000100000000001111000000000101000000000010000000000000
000000000001011001100000010011100000000000010000000000
000000000000000101000010100001001100000010110000000010
000010000000000011100000000001000000000000000100000000
000000000010000001100000000000100000000001000010000000
000001100000010000000000000000000001000000100100000010
000010000001010111000000000000001100000000000000000000
000000000000100000000000000000000000000010000000000000
000010100001010000000000000011000000000000000000000000

.logic_tile 12 17
000010100000000000000111110111001000001100111000000000
000000001110001111000011110000001011110011000000010000
000000000001010000000000000011001000001100111000000000
000000001010100000000000000000001100110011000000100000
000001101010010011000010100001001000001100111000000000
000011000001010000000100000000101101110011000000000000
000000000000000101000000000001001000001100111000000000
000000000001010000100000000000001101110011000000000000
000100100101010101100110110111101000001100111000000000
000000000000001101000010100000001010110011000001000000
000000000001000101100110100101101001001100111000000000
000000000000001111000000000000001100110011000000000000
000000000100001000000000000111101000001100111000000000
000100000000000101000000000000101001110011000000000000
000000000000001000000000010011101001001100110000000000
000000000000000101000010100000001101110011000000000000

.logic_tile 13 17
000000000000100011000011100000001001001100111000000000
000100000000010000000100000000001001110011000001010100
000010000110000000000000010000001000001100111000000000
000001000010000000000010110000001000110011000000100000
000010001010000001000010000001001000001100111000100000
000001000000000000000000000000100000110011000001000000
000000000001010000000000000000001001001100111000100000
000000001000100000000010000000001111110011000000000100
000000000000000000000000000101101000001100111000000000
000000000001010000000000000000100000110011000000100000
000000001000000000000000000011101000001100111010100000
000110000110000000000011110000100000110011000000100000
000000100000000000000000000000001000001100111010000010
000001000000000000000000000000001010110011000000000000
000001000010010000000000000101001000001100110000000000
000010000000000000000010010000100000110011000001000001

.logic_tile 14 17
000100100000000000000111000000001001001100111100000010
000000000000000000000100000000001110110011000000010000
101001100000000000000000000011101000001100111100000000
100011000000000000000000000000100000110011000010000000
010000001011000000000011100001001000001100111100000000
110010101110000000000000000000100000110011000000000100
000000000000100000000000000000001001001100111100000110
000010100001010000000000000000001111110011000000000000
000100000000001000000000000000001000001100111100000000
000000100000000101000000000000001110110011000001000000
000000000000000000000010010000001001001100111100000100
000000000000100000000110100000001110110011000000000000
001000001011010101000000000011101000001100111100000000
000000000000000000000000000000100000110011000000000001
010000000000001101000000000011001000001100111110000000
100000001000000101000011000000000000110011000000000000

.logic_tile 15 17
000101000000010001100000000011111001010100000000000010
000010001010000000010000000000011101100000010000100000
101000001010000001100110100000000000000000100100000000
100000000000000000000000000000001110000000000000000000
110000001101010101100000001000000000000000000100000101
000100100000000000000000001111000000000010000000000010
000000100000000101100000000000000000000010000001000000
000001000010100000000000000001000000000000000000000000
000001000001011000000000001011111100001000000010000000
000000100000011011000000000101010000001110000000000100
000000000100000101000110110000001100000100000100000000
000010100000000000000010100000000000000000000000000000
001000000000001000000000000011100001000000010000000000
000001001010101111000000000101001110000010110001000100
000000000000000001000010001000000000000010000000000000
000000000000000000100000000001000000000000000001000000

.logic_tile 16 17
000000000010000000000011110000011010010000000110000010
000001000110000000000011101001001111010110000000000000
101001001010000001000010000101000001000001100100000000
100010000000000000100100000101101110000001010000000000
110000000000000001000010000101001101010000000010000000
000000001100001101100110010000101010101001000011000000
000010100000000101000111100000000001000000100100000000
000000000000000111100000000000001100000000000001000000
000110000101010001100000000001111000010000000100000000
000011100000000000000000000000011111101001000011000000
000000000000001001000111000101111100000101000100000000
000000000001001111000011001001100000001001000000100000
000010100110000000000111100111100001000001000100000000
000001000000100000000000000101001101000011100000000000
000000000000000000000010001111100001000001000100000000
000000000110000001000000000111101101000011010000000000

.logic_tile 17 17
000000000001101000000111110000000000000010000010000000
000000000001110011000111000011000000000000000000000000
101000000001011101000111110001011000010111100000000000
100000000000000111100011001111111010001011100000000000
010001101100100000000011100000000000000010000010000000
110001000000010111000000001011000000000000000000000000
000000000000000001000000000001000000000000000100000001
000000000110100000000000000000000000000001000010000001
000000000110001000000110111001101111110111100000000000
000000001111000101000110100001101010111011100000000010
000000000111001000000000000000000000000000100100000010
000010100000100011000000000000001101000000000011100000
000000100000001000000000011111001001111111110000000100
000101000000000111000011010101011110000111010000000000
110001100010000111100000001011111000010111100000000000
000011100000000000100000000001011010001011100000000000

.logic_tile 18 17
000001001111000000000000000000000001000000100100000000
000000101011011001000000000000001011000000000000000000
101011100001010000000111010000000000000000000100000000
100110000000000000000111101011000000000010000000000000
110001000000001101100000000000001110000100000100000000
000000000000000011000000000000000000000000000000000000
000000000000000000000111111111111101010111100010000000
000000001100001001000010000101111001000111010000000000
001000000110000000000011101011111010000001000110000000
000110000000000000000000001001010000001011000000000000
000000100001100111000000010000000001000000100100100000
000001000100010000000011000000001111000000000000000000
000000001010000000000000000101001110000000100000000000
000000001101001001000011100001011010000000110000000000
000000100000000000000010100000000000000000000000000000
000010000000000000000110000000000000000000000000000000

.ramb_tile 19 17
000110000100000000000000001000000000000000
000010110110000000000000001011000000000000
001000000000101001000000010000000000000000
100000000001001011100011010101000000000000
010010000000000000000010000000000000000000
110001000010101001000100000011000000000000
000000000000000000000000000000000000000000
000001000000000000000010000011000000000000
000000000001000011100010001001100000000000
000000100001011001100100000001000000010000
000010100000000001000000011000000000000000
000000000110000001000011100011001101000000
000000001100000000000000001000000001000000
000000000000000000000000001001001110000000
110000001011010011100000011000000001000000
010000000001100000000011001101001111000000

.logic_tile 20 17
000000000000000000010111100011100000000010000010000000
000110100000001101000110000000000000000000000000000000
101000000001110000000011100111000000000000000110000000
100000000000010000000111100000100000000001000000100000
010000000000000111000000001101001110110000000000000000
010000000000010101100000001001001000010000000000000100
000011000000010000000000001000011100010000100010000100
000000001010000000000000001001011001010100000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000001
000000000001000001000000010111100000000000000100000001
000000000000100000100011000000000000000001000010000000
000010100000001000000010010000000000000000000110000000
000000001110000101000011100101000000000010000000000001
000010100000100001000111000000000000000000100100000010
000000001110010000000000000000001111000000000000000000

.logic_tile 21 17
000001001010001000000000001101111001000110100000000000
000010000000001111000000000011001011001111110000000000
001000000000011001000000000000011000000100000100000100
100100000010001111100000000000000000000000000000000000
110010000000000000000000010000000001000000100100000000
110011100000000000000011110000001000000000000000000010
000000000000000000000111100001100000000000000110000000
000001000100100011000000000000000000000001000000000000
000011100100010000000000000000000001000000100100000000
000011100011101111000000000000001000000000000001000000
000000000000001000000000000001001110001101000000000001
000001000000001011000000001101000000001000000000000010
000000001010000011100010000101001110010000100000100000
000000000000100011100000000000101100101000000001000000
000000000000000000000000000001100000000000000100000000
000001000000100000000000000000000000000001000000000010

.logic_tile 22 17
000000000001000000000011100011100001000000000000000000
000000001000000000000111100011001000000010000000000000
101000000000000000000110000000000000000000000100000010
100001001000000111010000000011000000000010000010000001
010000000000000000000110000000001100000100000100000010
010010100010001001000010010000000000000000000000000010
000010100001011111000010000111011111010111100000000000
000100000010000111000000001101011010000111010000000000
000000001101011111100000000011000000000000000100000000
000000000000100101000000000000000000000001000000000100
000000000000000001000000000000000000000000000100000000
000100001000000000100000000011000000000010000000000110
000000000000000001000000001101011000000000100010000000
000000000001010000100000001101011011000000110000000000
000000100001000101100010101111111010001001000000000000
000001000000000000100110011111001001001010000000000000

.logic_tile 23 17
000000100001001111000110011111111011000010000000000000
000000000001110101000011110111011000000000000000000000
001000000000001001100000010000000001000000100100000100
100000000000010101000011010000001100000000000000000000
110010000110000001000000001001001110100000000000000000
110000001010001001000000001111111000000000000000000000
000001000001000001000000000011101110000010000000000000
000010001010000000000010000011101101000000000000000000
000000001010000001000010101000000000000000000100000000
000000000000001001000000001001000000000010000000100000
000010000001010001000110100000000000000000100100000000
000000001000100000100010100000001000000000000000000000
000000000000100111100011111011111000010110110000000000
000000000000010011000010100101101001101111110000000100
000000000000000101000110000101001100000010000000000000
000000001000000101000000000111001010000000000000000000

.logic_tile 24 17
000011000000000000000110010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
001000000010000000000010100101101010000010000000000000
100000000000010111000100000101101111000000000000000000
110000000000000101000000000001001100000000000000000000
110000000110001101100010110000100000001000000000000000
000000100001000000000111000001101001000010000000000000
000000000000100000000100001101011001000000000000000000
000000000000000001100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000110000001000011110000000000000000000000000000
000001000000000000000000000000000000000000100100000000
000000100000000000000000000000001110000000000000000000

.dsp2_tile 25 17
000001000000010000000000000111001010110000110010001000
000000011110000111000011100000000000110000110000000000
001000000000001111000011100011011000110000110000001000
001000010001001011000000000000100000110000110010000000
010010000000000011000011100101101100110000110000001000
010001001110001111100000000000110000110000110001000000
000000000001000111100000010101011110110000110000101000
000001000000000000000011010000100000110000110000000000
000000000000010000000011100001101110110000110010001000
000000000100100000000011000000010000110000110000000000
000000000000000000000000000111001010110000110000001100
000001000000000000000000000000100000110000110000000000
000000000000001011100111110111111000110000110000001000
000000000100001011000011010000010000110000110001000000
000001000000000011100000000101101110110000110000001100
000000100000011111000000000000000000110000110000000000

.dsp3_tile 0 18
000100000000000000000000000000000000110000110000101000
000100000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000101000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000001001000100000000000000000000000110000110000000001
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000010
000000100010000000010000000000000000110000110000001000
000000000100000000000000000000000000110000110000100000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000100000
000000100001000000000000000000000000110000110000001001
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000010

.logic_tile 1 18
000000000000000001100000011111111000100000000000000100
000001000000000000000011100011111010111000000000000000
101000000000010000000010000000000000000000000100000000
100000000000000101000100001101000000000010000000000000
010000000001010001000000010000001010000100000100000000
010000001000100000100011110000010000000000000000000000
000000000000000000000110000000000000000000100110000000
000000000000000000000100000000001011000000000000000000
000010000000000011100110011111101101100000000000000000
000001000000000000000010000001001011000000000000000000
000000000000001000000000000000000000000000000000000000
000011100000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101100100000000000000000000000000000000000000000
000000001010101000000000010011000000000010000000000000
000000001100011011000011000001101101000000000000000000

.logic_tile 2 18
000010100000001101100111000101111100100000000000000000
000000000000000011000010100001011001000000000000000000
101000000000001001100000000000000000000000000100000000
100000000000000101100000001101000000000010000000000000
110000000000100001100110011011111000101000000000000000
010000000111000000000110100001001011011100000000000000
000010000000000000000000000111000000000000000100000000
000001000000000101000000000000100000000001000000000000
000000000000001000000110000000000000000000000010000000
000000001000000001000010011101001100000000100010100110
000000000000000101000011000101001100100000010000000000
000000000000000000000000001001101111010100100000000000
000000000000000000000111110001000000000000000100000000
000000001000000000000010010000000000000001000000000000
110000000000000000010000010000001011000010000000000000
100000000000000000000010001011001111000000000000000010

.logic_tile 3 18
000000001100001000000000010000000000000000100100000100
000000000000001111000011110000001000000000000000000010
101000000000000000000110100111101010000100000010100111
100000000001000000010010100000000000001001000011100101
010001000001001111100110010111011100000010000000000000
010000100000001101100110101101011111000000000000000000
000000100000000101100000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000001011000000110100111111001110000000000000000
000000001000001001000110000011111001000000000000000000
000000000000000000000110010101111100001101000001000000
000000000010000000000010011101011101001111000000000000
000100000000001000000110001101001101000010000001000001
000100001000000001000000000101111101000000000000000000
110000000111010001100000000000000000000000100100000000
100000000000100000000010000000001010000000000000000010

.logic_tile 4 18
000100000000100101000110100001101001000010000000000000
000101000001010000100100000000011110000000000000000000
101000001100000011100010101000000000000000000100000000
100000000000011101000110100011000000000010000000000000
110001001110000001100110010101101010000000000000000000
110010000010000000000011010011010000000010000000000100
000001001100000001100010001101101010000010000000000000
000000100000000111000000001111001000000000000000000000
000001000000001000000000001001111100001001010001000000
000000100000000001000000001101111011010110100000000000
000000000000100101100110000111000000000000000100000000
000000001101010000100000000000000000000001000000000000
000101001010000101100111000000011000000100000100000000
000110100000000000100100000000000000000000000000000000
110000000001000111000000010001111000000000000001000000
100000001010100000100010000000100000001000000000000010

.logic_tile 5 18
000001000111001000000011101101111111010001110000000000
000010001010001111000010010101001101010010100001000000
101011100000000000000000000001000000000000000101000100
100010100000000101000000000000000000000001000000000000
110001000010100101000111110000000000000000100101000001
010000000001010000000111100000001001000000000000000000
000000001110000101000111100111111000000000110000000000
000000000000000101000100000111101011101001110000000001
000000100000100111000010001011011111010100100000000001
000010000001000000100111110001111100111000100000000000
000000000000101000000000000000001010000100000100000001
000000000001001101000011100000010000000000000000000000
000000000010101000000000001000000000000000000100000000
000000000001010011000000001101000000000010000010000001
110000000000101000000011010101011000000000110010000000
000000000001000011000011000011001001101001110001000000

.ramt_tile 6 18
000100001010001000000000000101011110100000
000000000000000101000000000000000000000000
101010100000011011100000000001001110000000
100000000010000101000000000000010000000100
110000000000100000000000000001111110000000
010000000000001001000000000000000000010000
000001001000000000000000000011101110000010
000010000010001001000000000011010000000000
000001000100000111100111100111111110000000
000010100001001001000111100011100000010000
000000000001001000000000011001101110000010
000000000000100011000011100101010000000000
000001000000010101100011101011011110100000
000000000000000000000011111011100000000000
110000001000000001000000000111001110000000
110000001100000111000011101111010000000001

.logic_tile 7 18
000100000001011001000010110000000001000000100101000000
000000000010000011000011100000001101000000000000000000
101000000001011111100000000111011111000000110000000000
100000100010000111100000001101101110010110110000000100
010000100000101000000000000000011010000010000000000000
010001000111010111000010100000000000000000000000000001
000000000000110000000010000000011000000010100010000011
000001000110010101000011110111001000000000100000000001
000100000000000000000000000101111001100000010001000000
000000001000000000000010110111101100100000100000000000
000000001000000000000000000101111110000000110000000000
000000001110000001000011101001101010010110110000000100
000010001010101101000011100111111001100000010000000001
000001000000000001100011010001101100100000100000000000
110000000010000011100000010011101101101000010000000000
000000000100001011100011001111011000001000000010000000

.logic_tile 8 18
000000000000000111100000000101011111000010000000000001
000000001100001111000010101101001010000000000000000000
101000100000000011000011000000001001010000000010100001
100001000000000000000000000000011001000000000001000011
110010000110001000000011100000000000000000000110000010
010001000010001001000000000001000000000010000000000100
000000000000000111000000001101101010000100000000000001
000001000001000000000000000111011010000000000000000010
000001000110010000000000011011100000000001000110100110
000010100000100000000011100111000000000011000010000000
000000000010010111100000000000000000000000100110000000
000000000000100000000000000000001000000000000011000001
000010100000000000000000000001100000000010000010000000
000001000000100000010000000000101001000001010000000001
000000000000100001110000001000001000000010000000000000
000000001101010001100000000001010000000110000000000001

.logic_tile 9 18
000000001000100001000000000000011100000100000100000000
000000000000000000000010010000010000000000000000000000
101000000000000000000000000000000000000000100100000000
100000000000000000000000000000001000000000000000000000
110000000110000001100000000111000000000010000000000100
000000000001001111000000000101001001000011010000000000
000000000000000000000110000111100000000000000110000001
000000000000001001000000000000100000000001000000000010
000001100110000101000000001000000000000000000100000000
000010000001000000000000001011000000000010000000000000
000000100000010000000010000101100000000010100000000000
000001001000000000000010100101101110000001100000100000
000011100001011000000000000011000000000000000100000000
000011000001001011000000000000000000000001000000000000
000000000000000000000111000000000001000000100100000000
000000000000000000000000000000001010000000000000000000

.logic_tile 10 18
000100000000100000000000001000000000000000000100000000
000010100110010001000011111001000000000010000000000000
101000000001000011000000010000011010000100000100000100
100001000000000101000011010000010000000000000000000000
110010101001111000000000000000011111000110000000100000
000000000000011111000000000001001110000010100000000000
000000100000000001100010010000000000000000100100000000
000000000010000000000111000000001101000000000000000000
000000001000100000000111010000000000000000000100000000
000010100000010000000111001011000000000010000000000000
000010000000000000000000001111000001000010000011000000
000000000000000000000000001101001000000000000010000000
000011000000000111000000001111000001000000100000000000
000011000001010000000010001111101000000000000000000000
000000000000001001000011111101101000100000000000000000
000000000000000001000110001111011010000000000010000001

.logic_tile 11 18
000001001110000000000011100000000000000010000000000000
000010000000000000000011110000001101000000000000000000
001000000000000000000011000111000000000000000100000000
100010100000000000000000000000100000000001000001000001
010000000001010111100000000000000000000000100100000100
010111100001100000000000000000001010000000000000100010
000100100000000011100011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001100000000000011000000000000000000000000000000
000100100000100000000000000000000001000000100001000000
000101100001000000000000001001001001000000000000000000
000001001001000000000111000000000001000000100100000001
000000001100100000000100000000001011000000000000000010
010100000000010000000000000101100000000000000101000000
100100000000100000000000000000000000000001000010100001

.logic_tile 12 18
000000000001010000000000000000011010000100000100000000
000000000001000000000011010000010000000000000000000000
101001000000000000000110010111000000000000000100000000
100000000000000000000011110000000000000001000000000000
110001001000000000000000000000000000000010000000000000
000110100100000000010000000011000000000000000000100000
000000000000001000000000010000000001000010000000000000
000000000000010001000011010000001001000000000000000000
000000001110001001100000001000000000000000000100000000
000000000001000001000000001001000000000010000000000000
000000000000010000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000001001000000011100000000000001100000010000000000000
000110100100000000000000000000000000000000000000000010
000100000001000000000000000000001000000100000100000000
000010100000000000000000000000010000000000000000000000

.logic_tile 13 18
000000001100000000000010110011100000000000000100000000
000010101111001101000111110000000000000001000000000100
101000000000000001000000001011101010000010000000000000
100010100010000000100000000111011100000000000000000000
110010100001001000000111100000001000000100000100000000
110001101111110111000100000000010000000000000001000000
000100000000000011000000000000011011000000100010100001
000001000000001001000011110101001100010100100000000010
000000000001010001000000000000011010000100000101000000
000100000000000000000000000000000000000000000000000100
000000000000000101100010000001000000000000000100000001
000000000110001111000100000000000000000001000010000000
000101000000000001000011101011111000000010000000000000
000010000000000001100100001111101110000000000000000000
000000000000000001000111000111101001001011100000000000
000000000000101001100100000111011011101011010000000100

.logic_tile 14 18
000101000000000111000110110111001000001100111101000000
000110000000000000100011010000000000110011000000010000
101010100000010000000000000000001000001100111110000000
100000000000100000000000000000001000110011000000000000
010010000010100001000000000000001000001100111100000000
010011100000000000000010110000001010110011001000000001
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011001000000001
000010101010100000000000000000001001001100111100000000
000001100000010000000000000000001110110011001000000110
000000000000010011100000000000001000001100110100000000
000000000010000000100000001001000000110011001000000000
000000101000101000000110100111100000000000000100000010
000011101110010101000000000000100000000001000000000000
010100000000000111000000000000001110010000000000000010
100000001000000000100010010000011011000000000000100000

.logic_tile 15 18
000000000000101111100011110001011100000000100000100000
000000100001010101000011000000001000101000010000000000
001010100000101011100000000000011101000100000000000000
100000001010000001000011010101001100010100100000000001
010100000000000101100000010000000001000000100100000001
010100000000001101100011100000001110000000000000000011
000000001111000111000000001011101010000010000000000000
000000000000001101100000000001101110000000000000000000
000100000000101000000111101111101100000110100000000000
000010100110011001000000001001111111001111110000000000
000000101000001101100000011011000001000001010000000001
000010100000001001000010110101001100000001100000000000
000000000001011000000010000101000000000000000100000001
000010000000000001000000000000100000000001000000000011
010000100000000011100000000001111011000001000000000000
100001000001000011000010011001001110001001000000000000

.logic_tile 16 18
000000000000000001100011000101111101000000100000000000
000000000000000000000000001111111100000000110000000000
101010001000010000000110000111011000000110100000000000
100001000100001001000111100111011111001111110000000000
010000001000100000000111101001011010000000000000000000
110000000010010000000111110001001111001001010000000100
000000000000001000000011110011101111010000100000000000
000000001000010111000011101101111001000000100000000000
000000100000000101100110110011011111010111100000000000
000111101000000000100011100111101001001011100000000000
000001000000011000000111000011011110000110000110100101
000000100010000001000111000000110000000001000000000110
000010100000110101100010011011011111010111100000000001
000001101100110001100010101001011011001011100000000000
110000000001011000000010110000000000000000100100000001
100100000000001111000110100000001001000000000000000000

.logic_tile 17 18
000001000110000000000000000011100001000000001000000000
000000000001000001000000000000001101000000000000000000
000000000000001111100111010001101000001100111000100000
000000000000001111000011100000001010110011000000000000
000000000110000000000011100101101000001100111000000000
000000000001000011000100000000001011110011000000000000
000000101101001000010000000001101001001100111000000000
000000000000100011000000000000101101110011000000000000
000011100000000111100000000001101000001100111000000000
000011000000000000100010010000001000110011000010000000
000100000001100101100010010111001000001100111000000000
000110001101110000100011100000001110110011000000000000
000000100110101001000000000011001000001100111000000000
000001100101000111100000000000001101110011000000000000
000010100000100000000010000111101001001100111000000000
000001000000010000000000000000101001110011000000000000

.logic_tile 18 18
000010000110000000000011000111100000000000001000000000
000010100001011111000011100000001011000000000000000000
000000000111000011100110110001001000001100111000000000
000000000010000000100111100000101001110011000001000000
000001001111010000000111100001101001001100111000000000
000010000101100000000000000000001001110011000001000000
000010100001000000000011100111001000001100111000000000
000001000000000000000000000000101101110011000001000000
000000001000010000000011100111001000001100111000000000
000000100001001111000100000000001100110011000001000000
000000000000000111100000000111001001001100111010000000
000001000100000000100000000000001100110011000000000000
000000000000001111000111010111001000001100111000000000
000000100001010011000011010000101000110011000000000010
000010000001010000000000000101101001001100111000000000
000000000010001111000000000000101001110011000000000001

.ramt_tile 19 18
000100010011000111100011101000000000000000
000000110001100111000000001011000000000000
001000010000000000000000011000000000000000
100000010000000000000011000011000000000000
010000000001010011100010001000000000000000
110100000000010001000000000111000000000000
000000000000000000000000001000000000000000
000000001010000111000000000101000000000000
000000000000100000000000000001000000000100
000000000101000000000000000101000000000000
000010001000000001000000000000000001000000
000000000000000001000010010101001111000000
000011100011000000000000011000000000000000
000000000110000000000010111001001000000000
110000001100000001000000000000000000000000
010000000001010000000010001111001001000000

.logic_tile 20 18
000001000000000101000000000000001101010000100000000000
000000000000000000100000000111011100000000100000000000
101000000011010111100111001000011101010000000001100000
100110000110000111100100001011011010010010100001000000
110000000000000000000110100001001101000100000001000100
010000000000001111000100000000001101101000010000000001
000110000000011000000010000000000000000000000100000001
000001101000100111000000000111000000000010000001000000
000000001100001001000111101111101010000010100000000000
000100000000001011100111111101101111000010000000000000
000000001010011000000111111000001010000100000100100010
000000000000100001000111110001010000000110000011000100
001011000001010001000110101001111110000001110000000000
000010000000100011000000000001101100000000100000000000
000000000000000000000011110000011111010100100101000010
000000001000001001000110000000011000000000000010000100

.logic_tile 21 18
000010000000000011100000000101000001000000001000000000
000001000001000000000011100000101000000000000000000000
000000000000010000000000000111101000001100111000000010
000000000000001111000000000000101100110011000000000000
000000100110010000000000000111001000001100111000000000
000001000000100000000011010000001110110011000000000000
000000000000000000000000000011101000001100111000000000
000000000100000000000000000000101000110011000000000000
000000000110000111100010000111101000001100111000000000
000010100000010111100110010000001101110011000000000000
000010100000000101100000010111101000001100111000000001
000000000000000000100011100000001101110011000000000000
000010000001001001000000010011101000001100111000000000
000001000000101111000011010000001001110011000000000000
000000000001001001000010000011001000001100111000000000
000101000010001111100000000000001111110011000000000000

.logic_tile 22 18
000000000000000111000000001101100000000001000000000000
000000000001010111000011111001001000000001010010000000
101010000001011000000000010111111101010111100000000000
100001001000000101000011100011001011001011100000000000
010001000111010000000000010000000001000000100100100000
010000000000000000000010100000001101000000000000000000
000000000000001000000000010000011110000100000100000011
000000000000100001000010100000010000000000000000000000
000000000000010001000000001011101111010111100000000000
000000101000100000100000000001111110000111010000000000
000010100000000000000010010000000000000000000100000000
000000001100100001000011110111000000000010000000000100
001000000000000111100000011001001011010111100000000000
000000000000001001100011010111011100001011100000000000
000000000001000001000111011001001110000001000000000000
000100001110000000000010001111000000000110000000000100

.logic_tile 23 18
000000000000000000000000001101011001100000000000000001
000000001000100000000000000001111010000000000000000000
101000000000001000000110000111000001000000100010000000
100001000000100001000010010000001011000001010000000011
010010100000010000000111100000000000000000000000000000
110001001010100000000110100000000000000000000000000000
000100000111000001100111010000000000000000000100000000
000000000000000000000011101011000000000010000001000000
000000000000000101000010001111011110000010000000000000
000001000000100000000010100111111111000000000000000000
000000001111000101000010100111101101000010000000000000
000010100100000000000011110011111101000000000000000000
000000100000000001000010110000000001000000100100000110
000000001100000000100010010000001101000000000000000000
000000000000010001100011101001111010000010000000000000
000000000000000000100010100011110000000000000000000000

.logic_tile 24 18
000000000000000000000000001000000000000000000100000100
000000000000000000000000000101000000000010000000000001
101000100001000000000000000000011010000100000100000110
100000000110000000000000000000000000000000000000000000
010000000000100000000111000000000001000000100100000000
110000000001000000000000000000001011000000000000100000
000000100000100001000010000101100000000000000100100000
000000001010000000000000000000000000000001000001000000
000000000000000000000000000000000001000000100100000000
000000000100000000000000000000001011000000000010100000
000000100000110000000000000000011010000100000100000100
000001000000110000000000000000000000000000000000100000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000010000000
000000000000000000000000000000011010000100000100000000
000001000001000000000000000000010000000000000000000001

.dsp3_tile 25 18
000010100000010000000000000000000000110000110000001000
000000001110100000000000000000000000110000110001000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110001000000
000010100000010000000000000000000000110000110000101000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110010001000
000100000000000000000000000000000000110000110000000000
000000100000010000000000000000000000110000110000001000
000101000110100000000000000000000000110000110000000100
000000000000000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000000
000000100000010000000000000000000000110000110010001000
000001000100100000000000000000000000110000110000000000
000000100000000000000000000000000000110000110010001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000000010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001100000000000000000000000000000110000110000001000
000010100100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000001000000011111001101000010000000000000
000000000000000000100011101001001101000000000000000000
101000000000010000000110001011001111100000000000000000
100000000000100000000010011001011011000000000000100000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000011111101000000010000000000000
000000000000000000000010001011111111000000000000000000
000000100000001111100000010000000000000000000000000000
000000000000100001100011010000000000000000000000000000
000000100000000001000010000111000000000000000110000000
000001001110001111100111110000000000000001000000000110
000000000000000011100110000111111100000010000000000000
000000000010001001100011101011001011000000000000000000
000000000000000111000010011111111100000010000000000000
000000000000001001000111001111001000000000000000000000

.logic_tile 2 19
000000000000100000000111110111100000000000001000000000
000000000010000000000110000000000000000000000000001000
001010000000000000000000010011000000000000001000000000
100000001100000000000010000000100000000000000000000000
010010000000000001000011100000001001001100111000000000
110001000000000000100000000000001011110011000000000000
000000000110000011100110001000001000001100110000000000
000010100000000000000000000011000000110011000000000000
000001000000000000000110001000001001000110000110000000
000000100000000000000010011001011010010110000000000100
000000000000000001100000000000000000000000000111000000
000000001010000000000000001001001101000000100000000000
000000000000000000000000000111100000001100110000000000
000000000010000000000000000000001010110011000000000000
010000000000001000000000000001000000000001000101000000
100000000000000001000000001001100000000000000010000000

.logic_tile 3 19
000000100000001111000111110000000000000000000000000000
000001000100000011100011100000000000000000000000000000
101010000001010011100111111101101011101000000000000000
100001000000100000000011111001011110011000000000000010
110001000000100111000011100000000000000000100110100000
010000100000000000000000000000001010000000000000000010
000010001010000111000000000101001111101001000000100000
000000000000000101000000001001101110100000000000000000
000000001101000000000000000001111111100001010000000100
000000000000100000000011101101001001010000000000000000
000010000000010001000010001001011101100000000000000000
000001100010100000000010110011011010000000000010000000
000001000000000001000000001001011110100000010000000000
000010100000000000000000000111001011010000010000000000
110000000000001001000000001001000000000001000000000001
000000000100001001100000001011100000000000000010000000

.logic_tile 4 19
000100100000000111100010110000000001000000100100000000
000101100001000000100111110000001000000000000000000000
101000000110001000000000000000000000000000000100000000
100000001110000011000000000001000000000010000000000000
010000000000000011100000000000000000000000100100000000
010000000000000000000000000000001010000000000000000000
000000000000110000000000010000000000000000000100000000
000000001111111111000010000011000000000010000000000000
000001000000000001000110000011011010000010000010000000
000000100000000000100000000000110000000000000010100000
000000000000100000000000000000011100000100000100000000
000001000000010001000000000000000000000000000000000000
000100000000000000000000010000011010000100000100000000
000100000000000000000010010000000000000000000000000000
110000000110000000000000000000000000000000000000000000
100000101011010000000000001001001111000000100000000000

.logic_tile 5 19
000000000000000011100011100001011001010000000101100000
000000000000000000100000000000011101101001000001100100
101011000110000111000011101011100001000000010101000010
100011000001000000000011101011101111000010110010000100
010010000001100011000111101000001111010100000111000110
110000100001110000100000001011011001010000100011000010
000000000010111111000000010111111101100000010000000000
000000000000110111100011111001001010010000010000000000
000010101100000111100000001001100001000001010111000000
000001000000000000100000001111001101000010010011100000
000000000000100001000010010111011100001001000110000100
000000100001001001000011100011110000001010000010000000
000100000000000000000010001101101110101000000001000000
000100000100000111000110000011001010100000010000000000
010000101110010101000111101011100001000000010111000000
110000000000100000000110010011101011000010110000100100

.ramb_tile 6 19
000001000000100001000000000001111110000000
000010010001010111100010000000010000000001
101000100000000001100000010001111100000000
100000000100001111100011000000010000000000
010001001110001000000111010011011110000000
010010000001000011000011110000010000000000
000100000010001001000000000001011100000000
000001000000000011010000001101010000000000
000000000000100011100000001101111110000000
000000100000000000000000000101010000000000
000010101000101000000000010111011100000000
000000001011011111000011000101110000001000
000001000010000000000110010111011110000000
000000100000000000000111011101110000100000
110100101000100000000000010001111100100000
010101000001000000000011000001110000000000

.logic_tile 7 19
000000001010000000000110101000000000000000100100000000
000000000000000011000000000111001011000010100010100101
101010000101000000000000000011001010000100000110000000
100000000010100000000000000000110000001001000010100000
110000000010000001000111111111001110110000010000000000
110000000000000000000110001011011010100000000000000000
000000000101000000000110000000001010000100000110000000
000000000000000000000000001101010000000110000001100000
000001000000000111100000010000000000000000100110000000
000010100000000000000010110001001011000010100011000001
000000100001000000000000000111111101100000010000000000
000001000010000000000010011001111110100000100000000000
000010101010100000000111100000000001000000100100000000
000011000000011001000010111101001011000010100010100110
000000000001001001100010000101011101101000010000000000
000000001010000111000010110011011111000000010000000000

.logic_tile 8 19
000110000000001111000000000111001110000000000010000011
000101000000000011100010100000010000001000000000000001
101000000100010101000000010000000000000000000000000000
100000001110100000000010000000000000000000000000000000
110000000000100011100000001111100000000001000101000010
110000000101000000000011011001100000000011000000100101
000000001001011000000000001000011100001100110000000000
000000000000001111000011001011000000110011000000000000
000010100001010000000000000101101010000001000000000001
000001100001100001000000000011111000000000000000000000
000000001001000011100111101011101011101000000000000000
000000001110000111100110000101101100100100000010000000
000001000000101000000010001011111110110000010000000000
000010100001001001000111101111001010010000000000000000
000000001010101000000111000000001001000000000000000010
000001000101000111000011110001011000010000000010000011

.logic_tile 9 19
000000001111000000000000011000000000000000000100000000
000000000000001001000011101111000000000010000000000000
101010000000000001100000000101101000000100000100000000
100000000010001111000000000000011010101000010010000000
110001000000101000000110100111011010000110000000000100
000010000000010011000000000001000000000101000000000000
000000000001010011100000000000001010000100000100000000
000000001000101101000000000000010000000000000000000000
000101000110000000000110010101101100000110000000000000
000000100001000000000010010000011110000001010000000010
000000000000000101100000001000000000000000000100000000
000010000010000000000000000011000000000010000000000000
000010101000001001100000001001111010000110000000000010
000001000000000001000000000001000000000101000000000000
000001000000000001100110100111101100000010000000000011
000010101000010000100000000000010000000000000010000000

.logic_tile 10 19
000001000001011000000000000111000001000000001000000000
000010001000001111000011100000001011000000000000000000
000000100000010000000011000011101001001100111000000000
000000001000100000000100000000001100110011000000000000
000110001010010000000000000101001000001100111000000000
000100100000000111000000000000001001110011000000000001
000000000000000000000111110001001001001100111010000000
000000000000001111000111010000001010110011000000000000
000000000000000111100111100011001000001100111010000000
000000000001011001100100000000101100110011000000000001
000000000000001101100000000111101001001100111000000000
000000000000000111100010000000001011110011000000000000
000000001010000000000111100001101001001100111000000000
000000000001000001000000000000101101110011000000000000
000010000000000111000000000111001000001100111000000000
000001000010100000100000000000101100110011000000000001

.logic_tile 11 19
000000101100000000000110001000000000000000100010000000
000001000000000000000010110101001010000000000010000001
101000000000000011100000001001111100010000000000000000
100000000000101111100010110001011001000000000000000001
110000000001010001000010100000000001000000100110000000
110000001110100000000110010000001110000000000001100000
000100000001000001000000000011001110000010000000000000
000001000010001111000000001111101011000000000000000000
000000000000000000000000000101011000000110100000000000
000010100001000000000011110000101001001000000000000001
000000000000000000000000001111100000000001000101000001
000000000000000000000010001111100000000011000001000100
000000001010100011100011101101111000000110000000000000
000000000000000000000010101001000000001010000010000000
000100000000000001000111100101000001000010100000000000
000000000010000000100111001111101000000001100000000001

.logic_tile 12 19
000001000000000001000011110111001110000010000000000000
000010000001010000000111111001101111000000000000000000
101000000000000000000111100000000000000000000100000000
100001001011010000000000000001000000000010000000000000
110010001010001101000000011101111010000010000000000000
000000000000000001100010001011101101000000000000000000
000000000100001000000110010101101010100000000000000000
000000000000001111000011110101101011000000000000000000
000010101010000000000111100000000000000010000000000000
000100001110000000000010010000001110000000000000100000
000000000001001000000000010000000001000010000000000000
000000000110001011000011010000001111000000000000000010
000000000000000001100010000000001100000100000100000000
000010000001010111000111100000010000000000000000000000
000000000000000000000010011111111100000010000000000000
000000000000000000000110001001101001000000000000000000

.logic_tile 13 19
000001000001010000000110100000000000000000100100000000
000110100000100000000011010000001100000000000000000000
101000000000001001000000000000000000000000000100000000
100000000000100111100000000111000000000010000000000000
010000000000000101000000010111111010000010000000000000
010000100111000011000010001111001110000000000000000000
000000000100000111100110000111100000000000000100000000
000000001100000111100010100000100000000001000000000000
000000000100001000000010001001000001000001000001000000
000010101100001011000000000001101011000010100010000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000101000000000010000000000000
000000100110101001000011101011011001000010000000000000
000011101100010011100100000111101010000000000000000000
001001100001000111000110100101011101100000000000000000
000011100000000001100000001101011011000000000000000000

.logic_tile 14 19
000000000110001001100011101001001011000010000000000000
000000100000000001100011000101001011000000000000000000
101000100001110001100110000000000000000000000100000000
100001000000000000100000001011000000000010000010000000
110000001010010000000110000101111000000000000000000000
010110001101100001000000000001011011000000100000000000
000010100000000001100010101000000001000010000000000000
000000000110100001000100000001001111000000000000000000
000001000110000000000010000000000000000000100100000000
000110000000000000000011110000001111000000000010000000
000000000000000101100111000000001001010000000000000010
000000000100000000000100001111011101010110000000000000
000001001000010000000010010001000000000000000100000000
000000100000000000000010110000100000000001000010000010
110010100000000000000110101111100001000001010000000001
000000000000000000000110000011101101000001100000000000

.logic_tile 15 19
000000000110000000000110000011101010000001000100000000
000000000001010000010110011001000000000111000000000000
101000100000101001100011101101100001000000100100100000
100001001001001101100000000011101010000010110000000000
110011000010100000000110000001111000001001000001000100
000010000001001101000000001101100000000101000000000010
000001001000100000000010100000011111000100000100000000
000000101011000111000000000111001110000110100000000000
000001001100010101100010000011100001000001000100000000
000000100001100111000000000111001101000011100000000000
000000001100000101100111000000011111010100100100000000
000000000000000001000110100011001101000000100000000000
001100001000000001000000000011101001010000100100000001
000110100000011001000010000000011100000001010000000000
000101000000001101100000000001101100010110100000000000
000000101010000101000000001011001111000100100000000000

.logic_tile 16 19
000000000000101101000111111011011101010111100000000000
000000100000010111100110111101011110000111010000000000
101100001000000000000000000111011000010000100000000000
100000000000000111000011111001011010000000100000000000
110000001000001000000111010101011011010111100000000010
010010100001010001000111111001111101010011010000000000
000011000001010111100010000011011111000110100000000000
000010100100000000000111010011001111001111110000000000
000000001110001111100110001011001000000000000000000000
000000000110000101000010011111111000001001010000000000
000000000000100111100110101000001010010110000000000001
000010001011000000100010010011011111000000000010000001
000000000000000011000000000001011110000010000100000100
000000001100010001000011100000000000001000000000000000
010000000000001001000111110001111010010000100000000000
100000000000000011100010111001001110000000100000000000

.logic_tile 17 19
000000001000000011100000000001101000001100111000000000
000001000100000000100000000000001100110011000000010000
000000000000100011100011100011101001001100111000000000
000001000001001111100000000000001001110011000010000000
000010100000011000000010000101001000001100111001000000
000000101111110111000000000000001011110011000000000000
000100000011000111000011000011101000001100111000000000
000000000000000000100000000000101000110011000010000000
000000000000000000000000000001001001001100111000000001
000000001110001001000000000000001011110011000000000000
000000000000000000000010010111101000001100111000000000
000000000000000001000111010000101000110011000000100000
000011000110000000000000000001001001001100111001000000
000111000001000000000000000000001000110011000000000000
000000000000000000000010000101101001001100111000000000
000001000000100000000100000000001101110011000000000000

.logic_tile 18 19
000010000000010111100111100111001000001100111000000000
000001101110100111100000000000001101110011000001010000
000010100001000000000111100101001001001100111010000000
000000000000000111000100000000001001110011000000000000
000000000001010111000000010011101001001100111000000000
000000100001101011000010110000101010110011000010000000
000000000000000111100111000001101000001100111000000000
000000000000000000100100000000001011110011000010000000
000000000110000000000000010101001001001100111000000000
000000001110000111000010110000001011110011000010000000
000000000000010000000111000111101000001100111000000000
000101000000000000000000000000101001110011000000000010
000011101000101000000000000001001000001100111000000000
000010001110011011000000000000001100110011000000000010
000100000000010000000011110001001001001100111010000000
000001000000000000000011010000001111110011000000000000

.ramb_tile 19 19
000001000000010011100011101000000000000000
000010010101110000100000000011000000000000
001001100001010000000000001000000000000000
100001000000000000000000001111000000000000
010000001010100000000010000000000000000000
110000100000010000000000000011000000000000
000000100000011011100000010000000000000000
000000000100001011000011000001000000000000
000001001000000101100010000001000000000000
000010001110000001100000000111100000010100
000000100001000000000000001000000000000000
000001000000101001000000000101001101000000
000000001110000111000011100000000001000000
000010100001000000000000001111001010000000
110110000001000001000000000000000001000000
110000000010000000100010000011001011000000

.logic_tile 20 19
000100000000010000000011010011011111000000000000000000
000010100001101101000010001001111110000110100000000000
101100000110000011100111100011111000000100000100000000
100000000000000000100111110000111110001001010000000000
110000000001010001000011010101011000010111100000000000
000000100001100000000111011011111111001011100000000000
000000100001001000000010011011011000000101000100100000
000000000110100001000110000101010000001001000000000000
000000001000000000000011001101101111000001000000000000
000010100001011001000010010111111100000001010000000000
000000000000010000000000000101011010010111100000000000
000000000000001111000010001101011001000111010000000000
000010100000001000000111100111101010010111100000000000
000001000001000001000111011101011010001011100000000000
000100100000001011100000001001011000000101000100100000
000000000100001101000011110001010000000110000000000000

.logic_tile 21 19
000001000000001001000000000001001001001100111000000000
000010000000000111000011100000001001110011000000010000
000000100000000111100000010001001001001100111000000000
000000000110100000100011000000101011110011000000000000
000000000000001000000000000011101001001100111000000000
000000000000001111000000000000101110110011000000000100
000010000100000000000010000011101001001100111000000000
000000000000100000000010010000101100110011000000000000
000000001010000000000111100011001001001100111000000000
000000001110000000000000000000101100110011000000000000
000000000000000111100111110111001000001100111000000000
000000000000010001000111100000001110110011000000000000
000000000000010001000000000001101001001100111000000000
000000000001010001000000000000001011110011000000000000
000000000000000101000000000001001000001100111000000000
000000000100000000100000000000001010110011000000000000

.logic_tile 22 19
000000001010000101100110000101001101010111100000000000
000000100000001111000010100101001001001011100000000000
101000000000010011100110001001101100010111100000000000
100000000100100000000011001111111000001011100000000000
110000001010011001000110110001011000000001000000000000
110000000011110101000011000001111010000001010000100000
001010100000001011100000010101011001010111100000000000
000001000000100111000010101101111000000111010000000000
001000000001000011100011110101111111011110100000000000
000110100000000000000111111001101001011101000000000001
000010000001010000000011100101011011000110100000000000
000000001000001011000100000111001010001111110000000001
000010000000001011100011100000000000000000000100000000
000001000001000111100000000111000000000010000000000000
000000000001011111000000011111111100000001110000000000
000000001110101011000011001011001101000000100000000000

.logic_tile 23 19
000010100000000000000111100101101010010100000000000000
000001000000000000000110010000001100001000000000100000
001000000001001000000000000001000000000000000100000100
100001000100000001010000000000100000000001000000000000
010000000000001011100010000111101001000110000010000000
110001000000000101000000000101111000000010000000000000
000000100000001111000111011111111101001101000000000000
000000001000100111000111000111011011001000000000000000
000010100000001001100110101101111111010000000000000000
000001000110100101100000001101101010010010100000000000
000000000001001000000000001111011100010000100000000000
000000000010000101000010000101101100000000100000000100
000000000000000000000110000011011010000000000000000000
000001000000000000000000000000100000001000000000000000
000000000000000001000000010000001000000100000100000000
000000000100001001000010000000010000000000000010000000

.logic_tile 24 19
000000000000000000000000000111100000000000000100100000
000000000000000000000000000000100000000001000000000000
101000100000000000000000001000000000000000000100000000
100001000000000000000000001111000000000010000010000000
110000000000100000000000000000011110000100000110000000
110000000000010000000000000000010000000000000001000000
000000000001000000000000000000000000000000000100100000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000011110000100000100000000
000000000010000000000000000000010000000000000000100000
001000000001000000000000000000000001000000100110000000
000000000010000000000000000000001111000000000000100000
000000001110010000000011100111000000000000000100000000
000000000000101001000000000000000000000001000000100000
000010101001010000000000000000000000000000100100000000
000000000000100000000010010000001110000000000010000010

.ipcon_tile 25 19
000010000000100000000000000000000000110000110000001000
000001001110110000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001001010000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000100000000000000000000000110000110000001000
000001001000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000001000000000000000000000000110000110000000000

.logic_tile 1 20
000000001110000000000000000000000000000000000000000000
000001000100100000000011100000000000000000000000000000
000000000000001000000000001001011100100010000000000000
000000000000000001000000001111101101001000100000000000
000000000000000001100000000000000000000000000000000000
000000001010001101000000000000000000000000000000000000
000000000000000000000000011101011000100000000010000000
000000000000001101000011010011001111001000000000000000
000000000000000000000111100101101111110011000000000000
000001000000000000000100000111101111000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000100000001001000000000101101010000000000000000000
000000000000001111000011100000000000001000000000100000
000000000000000000000111010000000000000000000000000000
000000000000000000000111110000000000000000000000000000

.logic_tile 2 20
000000001110000001000010101111101100110011000000000000
000000000100000111100100001111001110000000000000000000
101000000001011000000111010011011001100000000000000000
100000000000100001000111101111001100000000000000000000
110000000000000001000000000101011011100010000000000000
010000000000001101000011100101101100001000100000000000
000010100000000000000000010000000000000000000100000000
000001000001010111000011010001000000000010000000000000
000000001100001011100000000101111000100010000000000000
000000000000000001100010001111111000001000100000000000
000001000000011001100000000001111111100010000000000000
000010000000001011000000000111101111000100010000000000
000000001110100111100111010101001000000000000000000000
000000000001010001000010000000010000001000000000100100
000010100001101011100111000000000000000000000100000000
000001000000111101000010000001000000000010000000000000

.logic_tile 3 20
000100001100100111000111100011111010100000000010000000
000100000001001101010010000001111010000000000000000000
101010000000001111000011100001101001100010000000000000
100001001010001101100110100101011000001000100000000000
110000000001100101100111010101001001100010000000000000
110000000001011001000011100011111100000100010000000000
000010100000000011100111010000011101000010000000000000
000000001100000000100010001011011100000000000000000000
000001000001000000000010101111011111100010000000000000
000010100000001111000010100101011011001000100000000000
000010100000001101000111100101011000000100000111000000
000000000000000011000010100000110000001001000000000100
000001000000001001100111010111011111100000000000000000
000010100000001111000010000111101111000000000000000000
000000000000001111000110001111101100110011000000000000
000000000100000001000010011001011000000000000000000000

.logic_tile 4 20
000000000000000000000000011011011100000010000000000000
000000000010000101000011011011111010000000000000000000
101001001000010001100011101111111110000010000000000000
100010100000100000100000000101101111000000000000000000
010000000000000001100110100000011000000100000100000000
010000000100001101100010100000010000000000000000000000
000000000001011101000111010001011011000010000000000000
000000000000001001000110001101001111000000000000000000
000001000001011000010010110000000000000000100101000000
000000000010000001000010110000001101000000000000000000
000000001010101000000010100000011010000100000100100000
000000000000010111000010100000010000000000000000000000
000101000000000001100000000101000000000000010000000000
000110100000000000000010011101001110000000000000000000
000001000000010011100111101011101101000000000010000000
000000001110100000000110110001001011100000000000000000

.logic_tile 5 20
000000000000000111000010110000001000010100100111000000
000000000000000000000010100000011110000000000001000000
101001000000001111100000000101101110000100000110100000
100010100000101001000000000000000000001001000001000000
110000000010000001000000011101101110101000000000000000
010000000000000000100010000001111010100100000000000000
000011001100000001100111111101100001000001010111000010
000000000000000000000111101111101000000001110001000000
000000100011010101100000000101000000000000100110000000
000000001010000000000010010000101110000001010010000000
000001000000001000000000000011101010100001010000000000
000010000000000111000011110011001000100000000000000000
000110100011100111100000010111111001010000000110000000
000110000011010000000011110000001101101001010011000101
000000001100000000000000010001000000000000000100000001
000000000000000011000011110000100000000001000000000001

.ramt_tile 6 20
000001000010000000000011100101001000000000
000000000001010000000000000000010000000100
101000000000001000000000000101001010000000
100000000100000011000000000000010000000000
110000001110000001000011100111001000000000
110000000001000001100000000000010000000000
000000000000010000000011101001101010100000
000000000100000001000111101011010000000000
000001001110000111100000000101101000000001
000010000000010001000010000011110000000000
000000000000100000000010001101101010000000
000000000001000000000100000101110000000000
000001001000001000000010001111101000000000
000010100001011011000100001111010000000000
110000100000001001000111100011001010000000
110001000000000011100000000011110000100000

.logic_tile 7 20
000000000000001000000000001111011001000001000000000001
000000000000000111000000001011011010010110100000000000
001000100000000000000111101000000000000000000100000100
100001001000000000000100000111000000000010000000000000
110001001000000000000000001000000000000010000000000000
110010000000000000000000000011000000000000000000100000
000000100001000111100110000001000000000010000000000000
000001001000100000100110100000000000000000000000000100
000010100000000000000000000000000001000010000010000000
000010100001000000000000000000001110000000000000000000
000010100100001000000000010000000001000010000000000000
000000001010000111000010000000001011000000000000000001
000000000000101000000010001111011001010111100000000000
000100000000010101000011111101111010100111100000000000
000000100001101011000110100000011110000010000000000000
000000000000101101000100000000010000000000000010000000

.logic_tile 8 20
000000001010101001100110010101100001000001000010000001
000000000001011011000011001111001000000000000010000001
001010000000001000000011100000000000000010000000000000
100010000000011011000000000000001100000000000000000000
010001001100000111100010100101001000101000000000000010
010000100000000101000011000101011011010000100000000000
000000000100001000000010100111100000001100110000000000
000010100000101111000000000001101011110011000000000000
000010000000000011100111000000000001000000100100000000
000011000000000000100111110000001100000000000010000000
000000100000110000000110001111101110101011100000000000
000000001001010001000000001011011101010110000010000000
000000000000000000000010011111011000010110100000000000
000010000111000000000010101101111000000110100000000001
010000000010000111000010001011001111110101010000000000
100000000000100000100110010101111111010010100000000000

.logic_tile 9 20
000000100000100001100000000000000001000000100110000000
000000001000011111100000000000001011000000000000000000
101000001000100001100000011011100001000011100000000100
100001000011000000100010010011001111000001000000000000
110010001000001101000000000101111001100000010000000000
000000000001010001100000000011001010101000000000000000
000000000001101101000111000011100000000011100000000100
000000000011111111100110110101001111000001000000000000
000010000000001000000000000111000000000000000110000010
000010101100001001000000000000000000000001000010100001
000001000000001011100000001011011001100000010000000010
000000101010000001000000000101011011010100000000000000
000000000000100000000000000111100001000010100000000010
000001001001000001000010110001001100000010010000000000
110110000000001011100000000101001101100000010000000010
110001000110000011100010110001001010100000100000000000

.logic_tile 10 20
000000000000001000000011100111001000001100111000000000
000001001010001011000000000000101101110011000000010010
000000000000000000000000000001001001001100111000100000
000000000000000111000000000000001110110011000000000100
000000101001111000000111100101001000001100111010000000
000001001010101111000100000000001111110011000000000000
000000000000000011100011100001101000001100111000000100
000000000000000000100010000000001110110011000000000000
000010100010010000000000000001001001001100111000000001
000001101110100000000011000000101010110011000010000000
000000000001000011100000000111001001001100111000000100
000000000110000000100000000000001100110011000001000000
000000100000101001000010010111101001001100111000100001
000101100000000011100011000000101011110011000000000000
000000000000000000000000000101001001001100111000000001
000100000000000011000011110000101011110011000000000000

.logic_tile 11 20
000010000000001000000110100001000000000000000100000000
000011100000001111000000000000100000000001000000000000
101000000000000001100000000001000000000010100000000000
100001000100000000000000000101001110000010010001000000
110000000001001000000000000011000000000000000100000000
000000100000100001000000000000100000000001000000000000
000000000000000000000110100000000000000000100100000000
000001000010000000000000000000001111000000000000000000
000000000001000000000110000000000001000000100110000000
000000101100100000000100000000001110000000000000000000
000000000000000011100000000000011010000100000100000000
000000001010000000100000000000010000000000000000000000
000001000001001000000011110011100000000000000100000000
000010101000100111000110010000000000000001000000000000
000001000001000101000000000111000001000011100000000000
000000000010000000100000000111101000000010000000000001

.logic_tile 12 20
000010000111000000000110000000000000000000000000000000
000111001101100000000000000000000000000000000000000000
101000000000000000000111101011111101000010000000000000
100001000000000000000000001001101010000000000000000000
110000000000100000000110100011111110010000000100000000
000000000000010000000100000000101110100001010000000001
000000100000001000000000010000000000000000100100000000
000001001100000111000010000000001110000000000000000000
000101001010010000000011101000011010000110000010000000
000110000000000000000000000111011011000010100000000000
000000001110000011100011100111100000000010000000000000
000000000000000111100110001001001101000011010001000000
000000001110101111100000000000011100000100000100000000
000010100110010111000000000000000000000000000000000000
000000100000000111100000000000000000000000000000000000
000000000010001001100000000000000000000000000000000000

.logic_tile 13 20
000000000000000101000011001111001101010000100000000000
000010100000000000000100000111101000101000000000000000
101010001101011101000111100000011010000100000100000011
100000000000001011000100000000000000000000000010000000
010000000000110000000111000001000000000000000100000000
110000001100110000000100000000100000000001000010100100
000001000000000011000000010000000001000000100101000010
000000100000000000000010000000001000000000000010000000
000000001010001111100000000111111010000000000000000010
000000000000000001000000000011011111001001010000000000
001000000000001000000000000000000001000000100100000101
000000000000101101000000000000001001000000000010000000
000000100000010000000111000000000001000000100100000001
000001000000100000000010000000001100000000000000000000
000000000001001001000000000000000000000000100100000010
000000000000100101000000000000001000000000000010000001

.logic_tile 14 20
000001001100000000000000010000001110000100000101000000
000000100000000000000011110000000000000000000000000000
101000000000000000000011100000000000000000100101000000
100000000000000000000100000000001111000000000010000000
010000001001011011100000000000000001000000100110000001
010000000001010001000000000000001011000000000000000000
000000000000000111100111010000000001000000100110000000
000000000110000000100011100000001110000000000000000000
000000000000100000000110110001101010001001000000000000
000000100001000000000111011011101110000001000000000000
000000000000000101100000001000000000000000000100000000
000000000000000000000000000011000000000010000001000001
000001100000001011100000010000001100000100000101000000
000111100001001101100010100000010000000000000010000000
000000000000001000000000001101011010001001000000000000
000000000000001101000000001101000000000101000000100000

.logic_tile 15 20
000001001100001001100110001001001111000001000000000000
000000100000001011010010001111101011000001010000000000
101110101110100111000000010001000001000000010000100100
100000000101010000100011111111001100000001110000000000
010010000000010000000010000000000000000000100100000000
010010100000000000000011110000001011000000000000000000
000000000000000000000111100001111110010111100000000000
000000000001000000000100001101101100001011100000000000
000000000000000111000010000001100000000000000100000000
000000001001010000000000000000000000000001000000000000
000000000000000001000000000000000000000000000100000000
000100000000000000100000000001000000000010000000000000
000001100011011000000011000000001100000100000101000000
000011000001111011000010000000010000000000000000000000
000000001101000111100010000111000000000000000100000000
000000000000100000100000000000100000000001000010000000

.logic_tile 16 20
000001001010001000000110000011011001000100000100000100
000010100111011101000010110000101011001001010000000000
101000000000001101000011100001101010001001000010000001
100000000000001011000010101001110000000101000000000000
110000000000000000000010010111101101000110100000000000
000000000111010000000011100011101101001111110000000000
000000101000000101000010101000011001000000100100000000
000001000000000000100010001101001000000110100000000000
000000001000000101100010000001111111010100000100000000
000100001111011001100100000000001010001001000000100000
000010000000000111100010011111001101010111100000000000
000001000010000001000010100011001101001011100000000000
000011100000000101100000011001101010000001000000000000
000100000001010000000010000111111001000110000000000000
000000000000000001100000001001011100000000100000000100
000000000000101011000010011001001111000000110000000000

.logic_tile 17 20
000010101000100000000000010111001001001100111000000000
000001000000010000000011100000001100110011000000010000
000010000001000111100000010101001001001100111000000000
000001001000000000000011110000001110110011000000000000
000001001000000011000011000111101000001100111000000000
000010000111000000100000000000001001110011000000000000
000001000001010011000000000011101001001100111000000100
000010100000100000000000000000001000110011000000000000
000000101000000000000000000111101000001100111000000000
000101100000000000000000000000001011110011000010000000
000000000000000000000000000101101001001100111010000000
000000001000010111000000000000001110110011000000000000
000001001010000000000011100111101001001100111000000000
000010101100000001000100000000001001110011000000000000
000000000001000000000000000111001001001100111000000000
000000000000100111000000000000101110110011000010000000

.logic_tile 18 20
000000001000000000000000000001101000001100111000000001
000000101011000111000000000000001000110011000000010000
000000000000000111000111100111101000001100111000000000
000000000000000000100100000000001011110011000001000000
000000000000000000000000000001101000001100111000000001
000000100101000000000011010000101101110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000011000011000000101110110011000000000100
000010000111000000000111100101101001001100111000000000
000111000110100000000011110000001101110011000010000000
000000001010000000000000000011101001001100111000000000
000000000110100000000010000000101011110011000010000000
000011000000000000000000000011001001001100111001000000
000011100000001111000000000000101101110011000000000000
000000001000000111100000010011101001001100111000000010
000000000000000000000011100000101111110011000000000000

.ramt_tile 19 20
000001010000100000000111100000000000000000
000010010000010000000110000101000000000000
001000010000000000000000001000000000000000
100000011100000000000000000101000000000000
010011100111010001000000010000000000000000
010011001110100000100011100111000000000000
000000000000000001000000001000000000000000
000000000001010001100000000011000000000000
000001100001010000000010001001000000000000
000011101010000000000100000011100000000011
000000000000011011100111010000000000000000
000000001000100011100111001101001101000000
000000000000100001000000001000000001000000
000000000110010000100000001011001110000000
010010100000010111000000001000000001000000
110000000000000001000000000111001101000000

.logic_tile 20 20
000010100000000000000110000001001010000000000000000000
000010000001000000000000001111101100001001010000000000
101010100001010101000000000000000000000000100110000000
100000000000000000000010110000001110000000000000000000
110010001010010000000111100111101101010100000010000000
010010100001010111000110010000011001100000010000000010
000000000110000111000011000111011111010111100000000000
000000000000000000000000001101011100001011100000000000
000000000000101111000010011111111000010100000000000000
000000000000010111100011110101101011000100000000000000
000000100001000111100011000101100000000000000100100000
000010000000000000100000000000100000000001000000000001
000000000000000001000011100011000000000000000110000000
000010101010001111000000000000000000000001000000000001
000000000000011000000111001000000000000000000100000001
000000000000101111000011001011000000000010000001000000

.logic_tile 21 20
000100001100000000000010100111001000001100111000000010
000000000000001111000100000000101000110011000000010000
101000000000000101000111100011001001001100111000000000
100000100000100000000000000000101101110011000000000000
110010000000001011100000000101001001001100111000000000
000010100001001111000000000000001011110011000000000001
000000000000000001000011100011101000001100110000000001
000000000000000101000100000111100000110011000000000000
000001000110000011100000011001011100010000100000000000
000110001110000000100011111111101111000000100000000100
000000000000011001000010011011101011010111100000000100
000000001010001111000010110111001010000111010000000000
000000000110000001000110100001101100000100000100100100
000000001100000111000010010000101110101000010010000000
001010100001000000000010001101011011010111100000000000
000000000000001111000100000001001110000111010000000000

.logic_tile 22 20
000010100000000101100000010011000000000001000100000100
000001000000000000000011101001100000000000000000000000
001000100000001011010111101111001010010111100000000000
100001000000100111000011100101011000001011100000000000
110000000000001101000011100111100000000001000000000000
110010100011001111000100000101101100000010100001000000
000010000000001111000000000011111001000110100000000000
000100000000000111100000000101111000001111110000000000
000001000000000001100111100001111010000110100000000000
000110000000000111000011100011101101001111110001000000
000000000000000001000110000101111001010111100000000000
000000000000000000000110010111001100000111010000000001
000000000001010111100011111011001110000001000000000100
000000000000100111100010101111011100000001010000000000
000000100000001000000111001111011001010111100000000000
000100000110010011000111110111001101001011100000000000

.logic_tile 23 20
000000000000001000010011101011001110011111100000000000
000000001010000001000000001111001100001011100000000000
101000100000000000000110100000000000000000100100000010
100000000110000000000000000000001111000000000000000000
110001000000000001100111100111111101000010110000000000
110010001100000000100100000001101100000001010000000000
000000100000000111000000000101000000000000000110000101
000001000000100000000000000000100000000001000000000000
000000000001001001000000010000000001000000100110000000
000000000000001011100010110000001101000000000010000001
000000100000001011100000010101100000000000000100000000
000001000011001111100010010000000000000001000000000001
000010100000011000000011111000011000010100000000000100
000001000000100011000111000111011010000100000000000000
000000100100000111000111000011000000000000000000100001
000000000000100000000110010000101001000001000001100010

.logic_tile 24 20
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000100000000
100000000000000000000011101011000000000010000001000000
110010000001010000000000000000000000000000000000000000
110001001100000000000000000000000000000000000000000000
000000000000000000000000000001111111000111010000000000
000000001110000000000000000111111100010111100000000100
000000000000010000000010000000000000000000000000000000
000000000110100000000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000000000110100000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000100001010000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000110000101001101000010000000000000
000000000000000000000100000101111110000000000000000000
101000000000000000000110000101100000000000000100000000
100000001100000000000100000000000000000001000000000000
010000000000000001100011110000000001000000100100000000
110000000100000000000010000000001010000000000000000000
000000000000000011100110000101100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000100000000000000110001001011001000010000000000000
000000000010000000000000001101111101000000000000000000
000000000001010000000000010000011010000100000100000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000010000000000000000000001010000000000000000000
000000000001010001100000000101100000000000000100000000
000000001100100000000000000000000000000001000010000000

.logic_tile 2 21
000100000000000101100010100111111001000010000000000000
000100000000000000000000000111001101000000000000000000
101000001000000001100110000000001010000100000100000000
100000000000000000000000000000010000000000000000000000
110000100001000000000110100101100000000000000100000000
110000000010000000000000000000100000000001000000000000
000000000001010101100010111011011101000010000000000000
000000001110100000000010101111101001000000000000000000
000000100000000000000000010001000000000000000100000000
000000001110000000000010000000000000000001000000000000
000000000000001000000000000000011010000100000100000000
000000000000000101000010110000000000000000000000000000
000000000000010001100010000000000001000000100100000000
000000000010000000000100000000001011000000000000000000
110010000000001000000000010000000000000000100100000000
100000001110000001000010000000001001000000000000000000

.logic_tile 3 21
000100000000001001000111110011001111100000000000000000
000101000000000111000111001101011001000000000000000000
101010000000000001100111100011011111110011000000000000
100001000000000000000010110001101010000000000000000000
110000000000000000000110001001111101000000000000000000
110000000000000000000000001101011111100001000000000000
000000000001010101000110001001001110100010000000000000
000000000000101111000011100011001001000100010000000000
000000100000000001100111100111100000000000000100000000
000000000110000001000010100000100000000001000000000000
000010000000000011100010011011111011110011000000000000
000001000000000000100110101101101001000000000000000000
000010100000000001000011110000000000000000100100000000
000000000000000000000010000000001100000000000000000001
110010100000000101000010110000001000000100100000000100
100001000000000000000011100000011101000000000000000000

.logic_tile 4 21
000001000000001000000000000101111000000010000000000000
000000100000001111000011101111011101000000000000000000
101000100111000111000010100001011010001001000111000110
100001001000100111000111111011010000001010000001000010
010000000001010000000000001011100000000000010100100100
010000000000000011000010011101101110000001110001000110
000000000000000000000111010000011011000000100111000100
000000001100001101000010110111011011010100100000000100
000000101100001111000011100000011111000100000111100001
000000000000000111000110100011011011010100100011000000
000000101011010111100011101000011011010000000110000110
000001000000100000100100000011011000010010100010000100
000000000000001111100010100101001011000100000110100110
000000000010000011000000000000101011101000010010100000
010000000000100000000000010101111000010100000100000001
010000001011010000000011000000111100100000010011100000

.logic_tile 5 21
000000001110100001000010111000000000000010000001000000
000000000000001001000011110101000000000000000010000000
101000000000000000000000000101100000000010000001000000
100000001001010000000000000000100000000000000000000000
110001000110000000000011100001000000000001010111000000
110000100010000000000010011101001001000001100001100001
000000000000000111100111001001001000001001000111000110
000000000110000001000111010011010000001010000010000000
000000000010000000000110100101011010000100000111000100
000000000000000000000100000000101001101000010011000000
000000000001110001000000000000000000000010000001000000
000000000000010000000010001001000000000000000000000000
000000001100000000000111000101100001000000010101000000
000010100000100000000100001001101111000001110010100001
110000100100010011100010000011101000001001000111000000
110001000110100000000100001011110000000101000011100000

.ramb_tile 6 21
000000000000100011100000010111011010000000
000000010001010000000011000000010000010000
101000000000001000000111010011111000010000
100000000000000111000111000000110000000000
010001000000101000000010010001011010010000
110110000000010011000011010000010000000000
000001000001010000010000011011011000000000
000000100000000000000011000111010000000000
000000000110100000000000001011111010000000
000010100000000111000010010001110000000000
000001001110101000000111010001011000000000
000110100001011111000011000101110000010000
000000000100000011100000000101011010000000
000000000000001001100000001011110000010000
110000100000010000000000001111011000000000
010011100000000001000000001001010000010000

.logic_tile 7 21
000000000001000001100000000001000001000000001000000000
000000101011010000100011110000001111000000000000001000
000000100000000000000010110011100001000000001000000000
000000001100000000000010110000101011000000000000000000
000011100000000000000000000111100001000000001000000000
000011100000000001000010100000001001000000000000000000
000000000100100000000000000011000000000000001000000000
000001000001010101000011000000101011000000000000000000
000000001010000001000000010101000000000000001000000000
000000001110001111100011100000001001000000000000000000
000010100001101000000000000011100001000000001000000000
000001001110101111000011110000001001000000000000000000
000000000110000000000111000011000000000000001000000000
000000000001010000000100000000001100000000000000000000
000010000000001000000111000111000001000000001000000000
000001100000000111000000000000101010000000000000000000

.logic_tile 8 21
000001000110000000000111111000000000000010000000000000
000000100000000101000111100111000000000000000000000000
101000100000010000000111000000011010000010000000000000
100001000010000000000100000000010000000000000000000000
110010000010001000000000000000001010000100000100000000
000101000001010111000000000000000000000000000000000000
000000000001100001000010000000000000000010000000000000
000101000100110000100000000000001001000000000000000000
000000001010000001000110100111000000000010000000000000
000010100100000111000000000000000000000000000000000000
000000100000010000000010000111011010100000010000000000
000000000000000000000100000011001101101000000000000000
000000000000100111000000000000000000000000100100000000
000000000011011111000000000000001001000000000000000000
000000000000000001000000001001001101000110100001000000
000001001100000000000000001001001101010111010000000000

.logic_tile 9 21
000010100000110000000000000011000000000000001000000000
000001000001110000000011010000001101000000000000001000
000000100000000111100000000001001001001100111000000000
000001001100100011000011000000101011110011000000000000
000000001010000000000111000101001001001100111010000000
000000000001011011000111000000101000110011000000000000
000000000000010000000000000111001001001100111000000000
000001001000001011000011010000101101110011000000000000
000001001000000001100000010001101001001100111000000000
000000100000000000100011010000001001110011000010000000
000010100000001011100111000111101001001100111000000000
000001001010100011100000000000001010110011000000000000
000000000110000000000011100101001001001100111000000000
000000000000000000000100000000001100110011000000000000
000010000001000001000000000101001001001100111000000000
000100000101000000100000000000101100110011000010000000

.logic_tile 10 21
000010100111000000000000000001101000001100111000000000
000001000001000000000000000000101101110011000001010100
000000100110001000000111100001101000001100111000000000
000000100000001111000111100000101100110011000001000000
000100101010011111000000000101101000001100111000000000
000100100000101011100010000000001110110011000000000100
000000000000001111000000000111001000001100111000000000
000001000000001011000000000000101011110011000000000100
000000001100000011100111000101001001001100111000000001
000100000000000000000111100000001010110011000000000000
000000000000000000000000000101001000001100111000000000
000001000100000000000011100000001101110011000000000001
000010100001000001000110110111101001001100111000000100
000001000000100000100111010000101101110011000010000000
000010100000000000000000000001101000001100111000000001
000000000010000000000010010000001111110011000000000100

.logic_tile 11 21
000010000000000000000110101111001111100000000000000000
000101000000000000000000000101101100110100000000000100
101000001000000011000000000101111100100000000000000000
100000001010000000000000001111111110110000010010000000
110000001111000111000111100011111110000010100010000000
000010100000000000000100000000011111001001000000000000
000010100001001011100011101000000000000000000100000000
000000000000000101100000000101000000000010000000000000
000000000001011000000111010011100001000011100000000100
000000000000100111000010111101001111000001000000000000
000001100001011011100000010101001100101001000000000000
000001001000101111100011100111001111010000000000000000
000011000110010111000110010011011000011100000000000000
000110100000101001000011011011101110111100000000000000
000000000000000000000110010000000000000000000100000000
000010101000100000000011001001000000000010000000000000

.logic_tile 12 21
000010101000101011100111010111000000000010000100000000
000011100000011011000111110000000000000000001000000000
001000100000001000000111001111111010000010000000000000
100000000001010001000100001111111010000000000000000000
010000000101011001100110110000011100010000000000000000
110010100101000111000111100000011010000000000000000000
000000000000000000000011101011101000000010000000000000
000000000000001111000111101101011011000000000000000000
000000000010000111000000000011011000000010000000000000
000000001100001001000000000001011100000000000000000000
000000100000000000000110000000000000000000000000000000
000001000000000001000010010000000000000000000000000000
000001000010101001000110010001001111100000000000000001
000000100000000001000010001111111000000000000000000000
010000000001000000000011100111011101000010000000000000
000000000000100000000011110001011010000000000000000000

.logic_tile 13 21
000000000001000000000000000000000001000000001000000000
000000000000100000000011100000001011000000000000001000
001000000001000111000000000111000000000000001000000000
100010000000100000000011100000001010000000000000000000
010011001000001000000110010101001000001100111100000000
010011100001000101000010000000101110110011000000000000
000001000000010000000110000101001000001100110100000000
000010000000000000000000000011100000110011001000000000
000100101000000111000000001101001010000010000010000000
000001000000100001100010001101101011000000000000000000
000000000001010000000000000001101101000000010000000100
000001001010100000000000001111101000000001110000000000
000000001010000111000000010000011111000100000001000000
000000000100000000100011111011011011010100000000000000
010000000000000000000000010111011010001100110100000000
000000100001000000000010110000010000110011000000000000

.logic_tile 14 21
000000000001000011100011100001011000010110000000000000
000000000100100000000110110000011110000000000000000000
101100000000000000000011100000000000000000000101000000
100000100000000000000000000111000000000010000000000000
110000001001000101000000000011001100001001010000000000
110000000110100000000000000011101010000000000000000100
000000000000000000000111000000000000000000000100000000
000001000110000001000100001111000000000010000010000000
000000001000001111100111100011100000000000000100000100
000100001100000001100110010000100000000001000010000000
000001000000000000000110101011011100000110100000000000
000010100000001001000100000101101001001111110000000000
000000101011000001100010000111100000000000000100000000
000001000000100011000011000000100000000001000010100000
000000101100000000000000000001011011000000100010000000
000001000000000000000011000000111101101000010001000000

.logic_tile 15 21
000000000110100000000000000000011010000100000110000000
000000000000000000000000000000000000000000000010000000
101000000100001001000000000000011000000100000100000100
100000000000001011100000000000000000000000000000000000
010000000000001000000011110101000000000000000110000000
110000000001010011000011000000100000000001000000000000
000010000000000011100000000000000000000000100110000000
000000001000000101000000000000001010000000000010000000
000000000110100000000000001000000000000000000100000001
000000000001000000000000001011000000000010000000000000
000001001101001000000000001111011100010110110010000000
000010000000001111000011100001001111100010110000000000
000010101110010001100000001000000000000000000100000000
000001000110100000000010000101000000000010000010000000
000000000000000000000000001000000000000000000110000000
000000000000000001000000000111000000000010000000000000

.logic_tile 16 21
000000001010001111000010010000000001000000100100000001
000100000000000111000110010000001011000000000010000000
101010000000010000000010001111001100100000010000100000
100001000000101101000110011001111001100000100000000000
110001000000000111100011111011101000101000000000000000
000110001001010000100111011111111101100100000000000000
000000000000000001000011111001011000000001000000000100
000000000000001001100010110111011011000010100000000000
000000001100001001000000010111001100010111100000000000
000000000000000101000011100011101011001011100000000000
000000100001000000000111000101011001000000100000000000
000001000001010000000110011101001011000000110000000000
000010001011010111000010000001001001111000000000000000
000010100000100000000111010111011101010000000000000001
010000000000001001000011000111101001010111100001000000
110000000000100001000000000011011010001011100000000000

.logic_tile 17 21
000000000000000011100111100001001000001100111000000000
000101001010000000100100000000101110110011000000010000
000001000000000000000011000111001001001100111000000000
000010100000000000000000000000001001110011000000000000
000000000110000000000011100101001000001100111000000000
000000100000000101000110000000101110110011000000000000
000000000000010111000000000111001001001100111010000000
000000000110000000000000000000001100110011000000000000
000000000110000011100000000111001000001100111000000000
000010101100001001100000000000101110110011000000000000
000000000000100011100000000101001000001100111000000000
000000000000010000100000000000101100110011000000000000
000001000111010011100000000011001000001100110000000000
000010001100100000100010000000001100110011000000100000
000000000000100001000000000101111110010111100001000000
000010000000010000000000000101001000000111010000000000

.logic_tile 18 21
000000001000100000000000000111101001001100111000000000
000100000000010000000011100000101111110011000001010000
101001000001010000000000000111101000001100111000000000
100000000000000000000000000000101010110011000000000000
010000101000010000000011110101001001001100111000000000
110001000001111011000011000000101111110011000000000000
000000000000000000000000010111101001001100111010000000
000000100000000000000011100000001101110011000000000000
000000001000101000000000000011101000001100111000000000
000010100000011011000000000000101001110011000000000000
000010000001010000000111100111101001001100111000000000
000001001010000000000100000000101011110011000000000000
000001000010100000000000001000001000001100110000000000
000000101110010000000011101111001100110011000000000000
000000000001000001000111100000000000000000000100000001
000000001000000000100111111111000000000010000000000001

.ramb_tile 19 21
000010100000010000000000001000000000000000
000000111101010000000000000011000000000000
001000000000000111000000001000000000000000
100000001100001001100000000011000000000000
110000001110100111000011101000000000000000
110010100000010000000010000001000000000000
000010101010000000000000000000000000000000
000010100000000000000000000011000000000000
000001000000101011100000000001100000000000
000000100001001011100000000101000000010000
000000100000000001000000001000000001000000
000000001000100001100000000111001111000000
000000000010000000000010010000000000000000
000000100000000000000011001101001100000000
110000000000010001000000000000000000000000
110010000010000111000010001101001111000000

.logic_tile 20 21
000001000110000000000110000001111100000000100100100000
000110000010000000000000000000101111001001010000000000
101000000001001011000111111000001111000100000100000100
100000000001001111000111001101011110000110100000000000
110000000110000111100111001000011010000000100100000100
000000000001000000100100001001001111000110100000000000
000000001011010101000110001101111000000000000000000000
000000000100000101100011110001001110000110100000000000
000000100000000000000010010111011111010000100000000000
000001000000000011000011001011011011000000010000000000
000011100000001001100010000101001100000001000000000000
000010000000001011010010001011001110000010100000000000
000000000110010000000111011001000000000001100100000000
000000000000101111000011010011101111000010100000000000
000010000001001000000000011011101010000110100000000000
000001001110100001000011111011111111001111110000000000

.logic_tile 21 21
000001001100000001100011110101100001000000100100000100
000000000001011111000011001101001100000010110000000000
101000000000001001000111010101111101000000000000000000
100000000000000011100111000101111000001001010000000000
110000000000000101000111011101101010000000000010000000
000000000000000111100011110101111111000110100000000000
000000000000001001100010111001011110101001000000000000
000000001000010001000011111011111101100000000000000000
000000000001001011100111100011111110010100000000000000
000010101100100011000111010101011100001000000000000000
000000000000100111100111100001001100010000100000000000
000000000001001001000111110011011000010000000000000000
000000000000000111100011111111011000000110100000000000
000100001000000000100111000001111110001111110000000000
000000000001010011000011111111111000010111100000000000
000001000000100111000010000111011001001011100000000000

.logic_tile 22 21
000000001110000001100010000011100001000011100000000100
000000000000000111000100001011001101000010000001000010
101001000000001000000000010000011110000100000100000000
100000001000100111000011010000010000000000000000000000
111000000000001001000000011001001101100001010000000000
000100000001011101100010111001011011010000000001000000
000000000000000000000110000001101100010110110000000001
000010000010100000000000001001001110100010110000000000
000010001000011111000111010111001101010111100000000000
000001000000101011000111100101101110001011100000000001
000000100001000101100000001000001110000010100000000100
000001001000100000000010001111001010000010000000000000
000000000000000101100000000101000000000000000100000000
000000000000001011000010000000100000000001000000000100
001000000000000011100011010001000000000000000100000000
000001000000000000000111100000000000000001000000000000

.logic_tile 23 21
000000000000000101000110011011111110010111110000000000
000000000000000111100011111001111000000111010000000000
101010100000001000000000000001011110001110000000000000
100000000000000111000011101001111010001001000000000000
110000000000001000000000001101101111000111010000000000
010000000000001111000000000001101101010111100000100000
000000000001001001000111001001011101000110110000000000
000001000000000011000010000101001101001111110000000000
000000000000001000000011001111011111000110100000000001
000000000000000001000011110101001011001111110000000000
000000000010001000000010000000011110000100000100000000
000000000010000011000011100000000000000000000000000000
000000000001001000000000000001000000001100110100000000
000000000000101011000000000000000000110011000000000001
010010000000000111100010000001001100001011000000000000
100000000000000111100110001011101010000011000001000000

.logic_tile 24 21
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000000100000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
010000001110000000000011100000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000001100010
000001100110000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000010100000010000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000100000000000000000000000000000000110000110000001000
000100000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000110100000000000000000000000000000110000110000001000
000100000010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000100000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
101000001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
010000000110000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000

.logic_tile 2 22
000000100000000000000000000011000001000011100000000000
000000000000100000000000001111101010000001000000000000
101000000000010000000000000000000000000000100100000000
100000000000100000000000000000001111000000000000000100
110000000000001000000110000101001110001001000000000000
010000000000100001000000000011000000000101000000000000
000010000000001111000111100000011011000010100000000000
000000000000001011100000001011011010000110000000000000
000000000001001000000011100000000000000000000000000000
000000001000100101000110010000000000000000000000000000
000000000000000000000000000000001010000100000000000000
000000001100000000000000000101011110010100100000000000
000000000000000000000010000000000000000000000000000000
000001001000000001000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000010100000101001100110010000001011000010100000000000
000000000001000001100110010011011000000110000000000000
000000000000001000000111000101101110000100000000000000
000000000000001111000100000000000000000001000000000000
000000000000000001100110010001100000000010100000000000
000000001110000111000011111001101100000010010000000000
000000000000011011100000001011000000000011100000000000
000000000000001001100000000101001000000001000000000000
000100000000001000000111110111011110000100000000000000
000100000000001011000010000000000000000001000000000000
000010000000001000000000000101001100010000000000000000
000001000000000001000000000000111010101001000000000100
000000000000000001000000001011001000000010000000000000
000000000110000001000000000011111010001000000000000000
000000001001011000000000000001001010001000000000000000
000000001100100101000000000101010000001101000000000000

.logic_tile 4 22
000000001100000000000000001111000001000001010111100011
000000000000001111000011011001101111000010010001000000
101001000000100111000011010111100001000000010101100000
100011000001011111000011101101101011000010110011100001
110000001111110000000000010000011100010000000101000101
110000000011111011000011110001011100010010100001100001
000011000000000000000000010001011111010000000110000001
000011100000000000000011010000111001100001010001100001
000000000010000111000000000011101111010000000111000101
000010000000101001000000000000001111101001000000000000
000000100000100111000011101111100000000001110110000000
000001000001000000000000000001101010000000100010000011
000000100000000000000011110000000000000000000000000000
000000000000000011000111110000000000000000000000000000
010000000000010000000011110111100001000000010101000111
010000001011110000000011010011101111000010110000000100

.logic_tile 5 22
000100000000010000000110000000011100000010000001000000
000100000000000000000111010000000000000000000010000000
101010100000000000000010010011100001000000010101000100
100000001110010111000111010011101111000010110011000101
110000000001010000000111101001000000000000010111000100
010000000000000000000110011011101001000001110010000011
000000100001011000000000000011111001010000100111000100
000001001010001001000011010000111010101000000010000100
000000100000000101100000000101100001000001010110000100
000000000000000000000010000111101101000001100011100011
000000101100000001000000001000011101010000000101000101
000001000000000000000010000111011001010010100011100000
000001000000101001000000010111001011010000000101000010
000010100000010111000010100000011101101001000001000101
010000000001010000000000000011101010010000100111000010
010000001011111111000011100000111111101000000010000101

.ramt_tile 6 22
000000000110000000000010000001011110000000
000000100000001001000000000000100000000100
101000000000000000000010000101001100000000
100000000000000000000110010000000000000000
110011001010101001000010000101011110000000
110010000000011011000000000000000000000000
000100000001011000000000001011101100100000
000010000000100011000000001011000000000000
000000001100000000000000000111111110000000
000000000001000111000000000001100000010000
000000000000001111000010001111001100100000
000100000000000011100000001001000000000000
000000000110000011100010000101111110000000
000000000000100000000000001101000000001000
110010000000000001000000001001101100000000
110001000000000111000011100011100000001000

.logic_tile 7 22
000110101010100001100110000001000001000000001000000000
000001000000010011100100000000001001000000000000010000
000000000000001000000000010011000000000000001000000000
000001000110001011000011000000101010000000000000000000
000100000010101001000000000001000000000000001000000000
000000000000011001100000000000101000000000000000000000
000000100100001000000000000011100000000000001000000000
000000000010101001000000000000001111000000000000000000
000010100001100000000000010101100001000000001000000000
000001000001010000000011100000001110000000000000000000
000000000000000000000000000001100000000000001000000000
000001000101001001000000000000001110000000000000000000
000010101011010000000011110111100000000000001000000000
000000000000101111000010100000001010000000000000000000
000000000000001011100000010111000001000000001000000000
000000000100000101100010100000101111000000000000000000

.logic_tile 8 22
000000000000110000000000001111111111100000000000000000
000000000000110000000000001001011100110000100010000000
000010000001000011100011111011101100101000000000000000
000001000000000000100011110111011100100000010000000100
000000001100010000000000000000000000000010000000000000
000000100000000111000000000011000000000000000000000000
000000100000000101000011100111100000000010000000000000
000000000110000000000000000000100000000000000000000000
000100001110001001000000010000001010000010000000000000
000110101100001101100010100000000000000000000010000000
000110100000101011000010011111101111010110100001000000
000100001010010011100011111001001101001001010000000000
000010001011000011100000000000000001000010000000000000
000010100001110000100000000000001101000000000000000000
000000000000000001000111011101111011000011110010000000
000000000000101001000010100001011100000011010000000000

.logic_tile 9 22
000000000001010000000111100001001000001100111000000000
000010100001100000000000000000101110110011000000010000
000100001000000000000000000111101000001100111000000000
000100000000000011000000000000101110110011000000000000
000000101111000000000000010011001001001100111000000000
000001000101111011000010100000101000110011000000000000
000010100001010111100000010011101000001100111000000000
000010100000010000100010100000101011110011000000000000
000000000000000111000110000111101000001100111000000000
000010000000000000000100000000001111110011000010000000
000010100111011000000000000011101000001100111000000000
000001001100100011000010010000001010110011000000000000
000001001100101001100010000011001001001100111000000000
000010000000011001100100000000001010110011000000000000
000000100001001111000111100111101001001100111010000000
000000000000001001000100000000001011110011000000000000

.logic_tile 10 22
000001000000000000000010010111101000001100111001000000
000110101101010000000011110000101111110011000000010001
000000000000000000000000000111101000001100111000000000
000001001010000000000000000000101011110011000000000100
000000001001000000000000000101101001001100111000000000
000000000000100000000011010000001100110011000000000100
000010100000000000000011000011001000001100111000000000
000001001110100011000100000000101001110011000000000001
000001001000111000000010000111001001001100111000000100
000010000110111111000011110000001011110011000000000000
000000100000000000000011100111001000001100111000000000
000001001010001111000000000000001101110011000010000000
000010000001010111100010000111001000001100111000000000
000000000000100001000110010000101001110011000000000110
000000000000000000000011100011001001001100110000000100
000110100011010000000110010000001101110011000000100000

.logic_tile 11 22
000000000010000111100010000000000001000000100110000101
000000000000000000000011110000001100000000000000000000
101000000000000000000011101000001101010010100000000000
100000000000100000000011011111011001000010000000000000
010000001000100011100111001011011101110000110010000000
110000000000010000000000001001111101000000110000000000
000001100000001000000111001000001111000000000000000010
000110000000000001000010101101001100010110000000000000
000000000000001000000111010011111000100001010000000000
000100000000100111000110010101011100100000000000000000
000000100000000011100010010111101001000111000000000010
000000000000000001100010001111111010001111000000000000
000011000000100001100111010001011111010110100000000000
000010000001010000000111101111101001001111100000000000
110000000000000011100011100111111011101000010000000000
000000000001001111100011110001011001001000000000000001

.logic_tile 12 22
000000000000011001000010101001101110101000000000000000
000000000011000101100111100111011000011000000010000000
001000000000001101000000001001001110100000000010000000
100000001100000111100000000101011111110000100000000000
010000100000010011100000001001001110101000000000000000
010011100000000000100000001111111000011000000010000000
000000000000000000000000011001011100110000010000000000
000000000001001101000010001111011111010000000010000000
000010001010001000000000000001001110001110100000000000
000001001010000011000000000111001100000111010000000000
000000000001001001100111111000001011000000000000000000
000001000010000001100111011101001100000010000000000000
000010001000001011100011001111011100001001010000000000
000000100000001111100110010011011110010110100000000000
001000000000000011000010010001100000000000000100000010
000000000000000000100011100000000000000001000000000000

.logic_tile 13 22
000010000000010001100111010011101001111111100110000000
000001100000100000000010111001111100101111010001000000
101000000110000101000000010000011010000100000100000000
100000000000000000100011110000010000000000000000000000
110000000000100111000000000011000000000000000100000000
000010000100010000000011110000100000000001000010000000
000001000000000001100011011111011110111110100101000110
000000100000000000100010000011011011111101110011000000
000010000001001111000111001011011000000011000111100010
000100000000101011000110001001000000000111000010000000
000000001000000101100010001011011110000001010001000000
000000000000000001000000001101101101000010000000000000
000000000000000111000010000111101111010000100000000000
000100101010000001000000000101001010000000100000000000
000000000001010011100111100111001100000110100000000000
000000000000000111100000000000101000001000000000100000

.logic_tile 14 22
000000001010101111000010111001001011101001000000000000
000000000000000001000011010001011010000110100000000000
101010001010001111000110011001101110001001000000000000
100000000000000111000111010001111100000001010000000000
110001001000000001100000010011011010000100000100000000
000010001010000000000011100000111000001001010000000000
000010100000000011100010010011001000000110000000000000
000000001010101001100011111001010000000100000000000000
000010001000000001000111001111111000000000000000000000
000100100001001111100000001101011001010010100000000000
000000000000011001000000001101011101101100000000000000
000000000100000001000000001111001100111100000000000000
000011000111010000000010001101101111010010100000000000
000010100000101011000100001001001110000001000000000000
000000000000000001000000010111000000000000000000100000
000000000100001111000010000000101110000000010000000100

.logic_tile 15 22
000000000110010000000110100111001111010100000000000000
000110100000000001000000000001011010100100000000000000
101000000000001011100000010111101010111110110101000101
100000000000011011100011100011101010111110100001000100
110011100000100011000110000111111011100000010000000100
000010001001000001100000000001101001010000010000000000
000000100000000111000010011011111010000110000000000000
000001000000000001000110001111101111001010000000000000
000000000100001111000000001101111111100000010000000000
000000000011000001000000001001001100010100000000100000
000000000000000000000010000011100000000001000000000000
000000000000001001000011010111100000000000000000100000
000100000111110000000000001001011101101000000000000000
000100000000111001000010000001111011001000000000000000
000000000000000000000110011101001101110000110000000000
000000000000001001000011000001101011110000010000000000

.logic_tile 16 22
000001000000000000000111101101100001000000100100000000
000010000001000000000100000011101110000001110000000001
101010101000001111000111010001101101100000010000000100
100000000100000011100010001011011111010100000000000000
110001101101000111100011100001111101000110000000000000
000100000000100000000100000111001001000010000001000000
000000000000000001000111101011011000100000010000000100
000000000110101001100110000101001101100000100000000000
000010001000000000000011100111001100100000000000000000
000100100000001111000110010101011011111000000000000000
000000000000101111000010000101111011000000000000000000
000000000111000101000111011001101001010010100000000000
000000000000000011000011110111011110110000010000000000
000000001101011011100111010101101111100000000000000000
000000000000100001000000001001111100110000010000000000
000000000000011011100010011011011101010000000000000010

.logic_tile 17 22
000011101010001001100000001001011001000000100000000000
000011100000001101100000001111001110000000110000000000
101000000000000101000110010001111100010100000100100000
100000000010010101100011000000101111001001000000000000
110101001000101101000000001011101011000110100000000000
000010000001001011000000000001101010001111110000000000
000000100000000111100000000001100001000001000100000100
000000000000000000000000000011101110000011100000000000
000000001110000111110000011011111001010100000000000000
000000100001000000000010111011011111000100000000000000
000000000100001101100010000111001011000110100000000000
000001000000001011100010000101101101001111110000000000
000000000001001111100111110000001111000000100110000000
000000100101110001100110100001001001000110100000000000
000000000001011001100110100111001101000110100000000000
000000000000010101000100000101011101001111110000000000

.logic_tile 18 22
000010100000000101000110000001011111000001000000000000
000001000000001111100010101001111011001001000000100000
101001100001000000000010001001111000010000100000000000
100011000100000101000110111111101011000000100001000000
010000000110100101100111010111111011000001000000000000
110000001100010000100110100001111111000110000000000000
000000000000100101000010101011001110000110100000000000
000000000000010111000110100101101111001111110000000000
000001001000110000000000011001011111000000000000000000
000110000001110000000010010111011010000110100000000000
000000000000000001100000001111001111010111100000000000
000000001110000000100000000011011010000111010000000000
000001000000100001000010000000011000000100000100100000
000000000000000000000111110000010000000000000000000000
000000000000000001100010100101000000000000000100000000
000000000000000000000110000000000000000001000000000000

.ramt_tile 19 22
000010010001010000000000000000000000000000
000101011100100111000000000101000000000000
001000010000001000000111010000000000000000
100000010001000011000111000101000000000000
010000000001010001000011101000000000000000
110000000000101001000000000111000000000000
000000000000000001000000001000000000000000
000000000010000111000000000101000000000000
000000000001110011100010001111000000000000
000010001100010000100000000001100000000001
000010000000000000000000000000000000000000
000010101010000000000000000011001101000000
000010100001100000000000001000000000000000
000001000110101001000010001001001000000000
010001000000000001000000000000000001000000
110000100010000000000000000111001001000000

.logic_tile 20 22
000010100000001000000010011111111010010100000000000000
000101000000000001000011010111111001001000000000000000
101000001000001000000011111001100001000001000000000000
100000000100000011000011111111001101000000100010000000
110001000000000000000111101101101001110000010000000100
000000100000000000000110001001011101010000000000000000
000000000000111000000011110101101110000110100000000000
000000001010010011000010000111101011001111110000100000
000000000110001011100000001111001011010111100010000000
000001001100001111000010001111111011001011100000000000
000110000001000111100011101011101110101000000000000000
000001001010110000000111110101111100100000010000000000
000000001110001001000111110001101010010111100000000000
000000000001001011000011111011111100001011100000000000
000000100000010111000111000001001011010100100100000000
000010000110000000000111100000011100001000000010000000

.logic_tile 21 22
000100001110000001000111010000000000000000000100000000
000000000000000000000111101011000000000010000010000000
101110000001000000000010110001011010101000010000000000
100001000000000000000010001011111000000000100000000000
110011000111010011100011100000001110000100000100000000
000011000000100001000000000000010000000000000000000100
000000000000000000000111110101011000000100000000000000
000000001000000000000111001001110000001100000000000000
001000000000111011000111110111011001010100000000000000
000010000001111111100111000111011101001000000000000000
000000000001000000000000000000001100000000100000000100
000001001010001001000011100011011010010000100000000000
000000000010000011100000010000011011010000100000000000
000000100000000001000010110101011111000000100000000000
000000000000000000000110000011101100000010100000000000
000000000000000000000000000000001100000000010000000000

.logic_tile 22 22
000000001110000001100111110000000000000000000100000000
000000000000000000000110001011000000000010000000000100
101010101000101111100110011101101000010100000000000000
100001000100001011100011101001011111000100000000000000
111010001010000111100000001111011001010111100000000000
000000001100000000000000000001001100000111010000000000
000100000000000001100000001000000000000000000100000000
000000001100000000000011001101000000000010000000000100
000000001110000000000000011000000000001100110000000000
000100000000000000000011001011000000110011000000000000
000000000000001000000011111101011110100000010000000000
000000000110100001000111001011001001101000000000000000
000011000000000000000000001001000001000001100110000000
000010000000000001000010000111001001000010100000000000
000000000000000011100000000000011100001100110000000000
000000000100000000000000000000010000110011000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000100100000000
000000000110000000000000000000001110000000000000000100
101010100000000111000011100111111000010100000001000000
100000000000010000000110100000111100100000010000000000
110010000000000000000000000101000000000000000100000000
000001000000000001000000000000000000000001000000000100
000000000000001011100000000011100001000000010000000000
000000000000000001100000000111101010000001110010000000
000000000100000111100000000111000000000000000100000000
000000000000000001100000000000100000000001000000000000
000010000000000000000000011000000000000000000100000001
000001000000100000000010001111000000000010000000000000
000000000000000111000000010000011110000100000100000000
000000000000000001100010110000000000000000000000000000
000000100100000000000010011101101101001111110000000000
000001000000000001000111101001001000001001010000000010

.logic_tile 24 22
000000000000000000000000000000000001000000100100000010
000000000000000000000000000000001110000000000000000000
101000100101000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000011000000000000000011010000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000010000000000001100011100011111110011110100010000000
000000000000000000100100000101111110011101000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000001000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000100001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000000001000110001000011111010110000000000000
100000000000001101100000001001001010000010000000000000
110000000000000000000000000111100000000000000100000000
110000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000110110111011100000111000000000000
000000100000000111000011010011010000000010000000000000
000000000000000011100010000000000001000000100100000000
000000000000000000100000000000001110000000000000000001
000000000000001000000011101011011100100000000000000000
000000000000001011000000000001101001000000000000100000
000000000000000111000000000011001101000010100000000000
000000000000000111100000000000011000001001000000000000

.logic_tile 2 23
000001000000000101000010100000011100000100000100000000
000000100000100000000010100000010000000000000000000000
101000000001010001100000011000000000000000000100000000
100000000000100000100011011011000000000010000000000000
110000000100000101100000000101111011000010000000000000
110000000000000000000000001001011101000011010000000000
000000000000000101000110110111101110000010000000000000
000000000000000111000011010111001000000000000000000000
000100001100001000000000000101111001000111000000000000
000100000000001111000000001001001001000001000000000000
000000000000000000000010010000000001000000100100000000
000000000000000000000110000000001101000000000000000000
000000000000001001100010001001000000000001010000000000
000000000000000001000000001101101100000010010000000000
000000000000001001100000001101011011001001010010000000
000000000000001011000000000111001010000000100000000000

.logic_tile 3 23
000000000000000000000110010000001011000100000000000000
000000001000000000000110010111011111010100100000000000
000010000000001001100110000011000001000010100000000000
000000000000001001000100001001001110000010010000000000
000000000000011001100110000111111001000010100000000000
000000000000001001100010100000011000001001000000000000
000010100000100001100010101000001000000010100000000000
000000000001000000100000000111011010000110000000000000
000100000000001000000000001011111111100001010000000000
000100000000000011000000000111011011100000000000000000
000010100001010011100000001101011010000010000000000000
000000000100000000100000000111000000000111000000000000
000011000000000001100000000001100001000001010000000000
000010100000000000000000000111001111000010010000000000
000000000001010001100110100111101011010000100000000000
000000000000101001100110000000111000101000000000000000

.logic_tile 4 23
000010001110001000000000000111111010000111110000000000
000000000001010101000010110111111101101011110010000000
000000000000110000000110000101111000001001000000000000
000000000000010000000111100111110000000101000000000000
000000001110001001100000000011100001000001010000000000
000001000000000101100000000001101001000001100000000000
000000000000001000000110100011101011000110000000000000
000000000000000101000011110000001001000001010000000000
000100001101010000000000000000000000000000000000000000
000100000000100000000010110000000000000000000000000000
000000000000000001000110011001011100010010100000000000
000000000000000111100110000101111111000001000000000000
000000001100000111000000011011101011101000010000000000
000010000000001101000011001101001001001000000000000000
000000000000000000000000010101111001010000100000000000
000000001010001111000011000101111110010000010000000000

.logic_tile 5 23
000000001111010000000010110000011010000010000001000000
000010000000000000000110100000010000000000000001000000
000000000000000101100111101111101011000111110000000000
000000001010000000000100000101011000010111110010000000
000100101100000000000111100000000000000000000000000000
000101000000000000000100000000000000000000000000000000
000000000000000000000111111101111111111110000000000000
000000000110001011000011000101101101111101010010000000
000010001110101000000000000000000000000000000000000000
000001000001001011000000000000000000000000000000000000
000000000001110011100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001110100000000000000001100000000010000010000000
000000000000010000000000000000100000000000000000000000
000010100000000111000000001001001100110011110000000000
000000000000000000010000000011101001110001010000000000

.ramb_tile 6 23
000100000000000000000011100000000000000000
000000110000100011000110010011000000000000
001000000000000000000000001000000000000000
100000000001010111000000001111000000000000
010000000000000000000000001000000000000000
010010101000000000000000000001000000000000
000010100000000000000000001000000000000000
000001000110000000000000000111000000000000
000000000000000000000111101011100000000000
000000000000001001000100001111100000000010
000010000000101001000111000000000001000000
000001001100001111000100001111001100000000
000000001100000011000000000000000000000000
000000000000100000100010010001001110000000
110000000000000000000110110000000000000000
010000000000000011000111001001001101000000

.logic_tile 7 23
000001000000000000000111000101100000000000001000000000
000000100000000000000000000000001110000000000000010000
000000001010000000000000000011100001000000001000000000
000100000000001111000000000000101011000000000000000000
000000001000000000000110000001000001000000001000000000
000000000000000000000100000000101100000000000000000000
000100100000010011100000000011000000000000001000000000
000001000000010011000010000000001101000000000000000000
000001000000001101100111100111000001000000001000000000
000000000001000101000000000000001000000000000000000000
000001000001011000000000000111000000000000001000000000
000010000100000111000010010000101111000000000000000000
000001000000000111000011110111100000000000001000000000
000010100000000111000010100000101011000000000000000000
000010100000000000010000010101100000000000001000000000
000001000001110000000011010000001100000000000000000000

.logic_tile 8 23
000111000110001000000110010000000000000010000000000000
000111100001011011000011110101000000000000000000000000
000000100000010011100111110000000000000010000000000000
000001000000000000100010001101000000000000000000000000
000000001110000011100000010000000000000010000000000000
000000000011010000000011000000001000000000000000000000
000010100000000001100000000111011101101000010000000000
000000000000000000000000000111011000011100110000000000
000000000110000101100000011001011111000000100000000000
000000000000000011000011010111101001000000000010000000
000001000000000000000000011011001100100001010000000000
000000100100000000000011011001101100010000000000000000
000000000111000111000000001111111001010110100000000000
000000100000001001100010000101101101001001010000000000
000110100000001001000110111001011110101001000000000000
000100000101011011000010111001111111010000000000000000

.logic_tile 9 23
000000001000011101100000000111001000001100111000000000
000000100000100111000000000000101100110011000000010000
000010100000000000000111100101101000001100111000000000
000000000000001001000100000000001110110011000000000000
000000100000001011100000010001101000001100111000000000
000000000000000101000010100000101110110011000000000100
000000100000000111100011100001001000001100111000000000
000001001010000000000100000000001010110011000000000000
000000000110001000000000000111101001001100111000000000
000010100001000111000000000000001011110011000000000000
000000100000000111000000000001101000001100111000000000
000000001000000000000000000000001011110011000000000000
000001000001100111100110010011101000001100111000000000
000010000000101001000111000000001111110011000000000001
000010100000000000000000000101001000001100111000000000
000000001010001111000000000000001000110011000000000000

.logic_tile 10 23
000000001100000000000000000000000000000000100100000000
000010000000000000000000000000001011000000000000000000
101010101110000101100111001011011100100000010000000000
100000000000000000000010111101101110010100000010000000
110000000001101001000010100101011100000110000000000100
000000000001111111000000000011000000001010000000000000
000000001011001000000000001011001111100000010000000100
000000000110000101000010111101111000010100000000000000
000000000000001001100110000011011010111000000000000000
000010100000000001100110001011111110100000000000000001
000001000011010001000000001011011000100000000000000000
000010000000100001000000000111111100110100000000000100
000000000000001101100010001001111010101000000000000000
000000000000001001100000000111111101011000000000000000
000010000000011001100000001011001011100000010000000000
000010000001001011100000001101101010010100000000000000

.logic_tile 11 23
000000000000000000000111010101111001000000000001000000
000000000000000001000011110011011100000001000000000000
001000000000101111100110110101100000000000000101000001
100001000111010011000010100000000000000001000000000000
010001000000000000000000011101001001000111000000000000
010010000000000000000011000001111001001111000000000000
000000000000101111100011100011111011000111100000000000
000010100110010001100000001001111110000111110000000000
000000000000000000000111110001111110100001000000000000
000001000000011111000011111111011101010110100000000000
000000100100001000000111100111011111000001000000000000
000001000000001011000011111011011101000010100010000000
000001100000001111100110001101011001111001010000000000
000010000000101111000000001101101000011000100000000100
000000000001011000000110000001000000000000010000000000
000000000000000111000011110111001001000000000000000000

.logic_tile 12 23
000000001001100000000000000011100000000000001000000000
000010100001110000000000000000100000000000000000001000
101000000000000000000000000000000001000000001000000000
100000000000000000000000000000001010000000000000000000
000010100100100000000000010101001000001100111100000000
000001000000000000000010000000100000110011000000000001
000000000000001000000110000000001000001100111100000000
000010100000000111000000000000001101110011000000000000
000010000000100000000110000111101000001100111100000000
000000000000010000000000000000000000110011000000000000
000101000000010001100010000000001001001100111100000000
000110101010000000000100000000001100110011000000000000
000000001110100000000000000111101000001100111110000000
000001000000010000000000000000100000110011000000000000
010000000000001000000000010101101000001100111100000000
100000000001010001000010000000100000110011000000000000

.logic_tile 13 23
000001001000000001100111110111011000110100010000000000
000000100000000111000110001111101110111001010000000000
101000000000010111100110111101111101001001000000000000
100000000110000111000011110111011010000101000000000000
110000001010001111100111101001001111001001000000000000
000000000000000001100000001111101000000001000000000000
000000000000010111100111101001011011101000010000000000
000000000001101001100100001011011001000000100010000000
000010001111000111100110110001011001000000000001000000
000001000001001111000010100011001001010100100000000000
000000000000000011100111011111101010101000000000000000
000000000000000001000011000001011100011100000000000000
000001000110000011100111111011011100111110110101100001
000000101010000001000111100011101010111001110000100000
000000001010011001100010001011001000101111110101100010
000000001010000111100100000011111010001111110011000010

.logic_tile 14 23
000000000000001000000111000011101010111001010000000000
000000001001010001000011101001001011011001000000000000
101010100000001000000000000000000000000000000000000000
100101000000001111000000001011001010000000100000000010
110100001110000111100111000001011010111001110000000000
000110000000001001100000000001111111010100000000000000
000001000000000111000011110101111111100100010000000000
000010001000100000000011011001011111111000110000000000
000000001100010000000011000000000000000000100100000000
000001000000001001000100000000001010000000000001000100
000000001010100111100011000011000000000000000100000000
000000000100010000100100000000000000000001000010000010
000100000001010000000011000011101111100000010000000000
000100000000000101000100001101001011111101010000000000
010010000001010000000011011000000000000000000000100000
010000000000000000000110001011001110000000100001000000

.logic_tile 15 23
000001001100110001000010001011101100010001110000000000
000010100001011011100011010011001000101001110000000000
101001001110100000000010100111111100000000000000000100
100010000001001101000100000000010000001000000000100000
110000001011111000000010001111101001101000010000000000
000000000000000011000000000001011011011101100000000000
000000101010001111100010001101001000010110110000000100
000001000000001101100000001111111101011111110000000000
000001000000011011000111000001000000000001000000000010
000010100110101111000011011011000000000000000000000010
000001001000001111100000000101111111111111100110000110
000010000000100011000011100101011010011111100011000000
000010100000000000000010010111011000000000000000000010
000000000001011011000010000000010000001000000000000001
000000000000000011100011100111001100111110110101100010
000000000010001011100010001111101010111110100000100001

.logic_tile 16 23
000100000000000111100111100011000001000010100000000000
000001000000100000100100001011001011000001100000000000
101000000000001001100011000101111101000010100000000000
100000000100000011000100000000101011001001000000000000
110000000110101001100110100111001001010100000001000000
000000000000010101000100000101011000100100000000000000
000000000001000101000111101001101101110000010000000000
000001000100001101000010111111001000110110010000000000
000001000001010011100000010001001010110111110110100010
000010000000001001100011011101101111101011110000000001
000001000000000011100010101001111110111001100000000000
000010001000000111100110101011011000110000100000000000
000000001110001011000110001001111101100001010000000000
000000000000000001100000000111101101100000000000100000
000000000000000001000010101111011010011100000000000000
000010101010000000100011100101001001001100000001000000

.logic_tile 17 23
000001000110100011100011100011101110010000100000000000
000000100101011101000111100001011101100000100000000000
101000000000001000000010101001101101100000000000000100
100001000000000001000110010111101001110100000000000000
011000000110001001000000001101001001000011110000000000
010000001100000001100000001011011000000001110001000000
000010100000010000000110000001111110101000000000100000
000011100001100000000100000111101000010000100000000000
000000000000000000000000010111011110000110000000000000
000000100101001011000011111011111010000001010000000000
000010100001000111000011000001101111101000000000000000
000000000000000000100111110111111101010000100000000000
000000000110000000000111000000000001000000100100000000
000000000100001011000011110000001011000000000001000010
000000000000000011000000001001011000100000010000000000
000000000000000011000011011111011110100000100000000000

.logic_tile 18 23
000001000010000001000110000001001100010000100000000000
000010100111000001000010000111111111000000100000000000
101000000000000000000111101011011011111000000000000000
100001000000000000000000000011111110010000000000000000
110000001000001000000000001000011100010100100100000000
000000100000000001000000000101011100000100000000000001
000000100000100011100111101011111110101001000000000000
000001001111000000000000001001101111010000000000000000
000000000000001001000010010000001011010000100110000000
000000000000000111110011010011001101000010100000000000
000010000000101011000011110001011100000110000000000000
000011101000010011100011010001000000000001000000000000
000000000000000011000111111111001110101000000000000000
000000100000001001000011011101101001010000100000000000
000000000000100111000011100101111110100000010000000000
000000001000001001000000001111111100101000000000000000

.ramb_tile 19 23
000000001000001011100000000000000000000000
000000011010001011100000000111000000000000
001000000000010001000000001000000000000000
100000000110000000100000000011000000000000
110000000110000000000011010000000000000000
110000000000000000000011000011000000000000
000000000001000000000000000000000000000000
000000100000000111000000000001000000000000
000000001100000000000111100011000000000000
000000000000000001000111101011100000000010
000010100010010001000000001000000001000000
000000000001000000000000000101001110000000
000001001000000001000010000000000000000000
000010100001000000100100001101001000000000
110011000000000001000000001000000000000000
110010001000000001100000000001001011000000

.logic_tile 20 23
000000001011010111100011111101001100000001010000000001
000000000001010000100011111011011111000001000000000000
101000001110001000000000000111000000000000000100000000
100000000001011111000000000000000000000001000001000000
110000001000001111000000011001001001010000000000000000
000000000000000111000010000001011010010110000000000000
000000100001011011100000000111101010100000010000100000
000010100100001001000000001111101100101000000000000000
000000000000000111000111110000011100000100000100000000
000000001100000000110111010000010000000000000001000000
000000000000000000000010010000001100000100000100000000
000100000000010000000111110000010000000000000001000000
000000000000000111100010000101101011000000010000000000
000000000000000000100011101001011101000001010000000010
110010000001111111100111100000000001000000100110000000
110000000000100111000000000000001110000000000010000000

.logic_tile 21 23
000000001000100000000010110001011000111110110110000100
000010100001010000000011011101111101111111110001000100
101000000000000001100011011101111000001000000000000000
100000000000100000000110000001110000001110000000000000
110000000000000001000010000101000000000000000100000000
000000001100000000100011100000100000000001000000000000
000000100000000000000111110000000001000000100100000000
000000100000001001000111000000001011000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000011010000001001000000000000000000
000000100000010000000111100000000001000000100100000000
000001000100100000000000000000001010000000000000000000
000000000010110000000000000000011100000100000100000000
000000000000010000000000000000010000000000000000000000
000011000000100000000000000101000000000000000100000000
000001001111010000000000000000000000000001000000000000

.logic_tile 22 23
000000000000000000000010000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
101000000001000001000000011101100000000001000000000000
100000000110000000100010000001101001000001010010000000
110000000000000011100000010111001001000000010010000000
000000000000001111100011110101011001010000100000000000
000000100001100000000110011111101110100001010000000001
000001000100010000000011011111111010111010100000000000
000001000000001000000000000101000000000000000100000000
000110000000000011000000000000100000000001000000000000
000000000000010011100011100000000000000000000100000000
000000000000100000000010010111000000000010000000000000
000000000000001000000010000011111101000110000000000000
000000000000001101000000000000011101001000000000000000
000000100000000000000010011011000001000001000000000000
000000001100000001000111000111001011000001010000000000

.logic_tile 23 23
000000000000000011100111110001111101010000100000000000
000100000000000000100110001111111001000000100001000000
101010100000001000000110010000000001000000100100000000
100001001010001011000010000000001100000000000000000001
110000000000001001000111101111101010010111110000000000
000000000000000011100011100111011010000111010000000000
000000000000000001100000000111001011000100000000000000
000000000000000000000011100101011110101000010000000000
000000000000000011100110011011001001000000100000100000
000010100000000000100011100101111000000000000000000000
001001100000011011100010010000001100000000100000000000
000000000000000111000011000000011111000000000000000000
000000000001010111100111000001001101001001000000000000
000000000001000000100011111011001101000001000000000000
001000000000000111000000000011101001000010100000000000
000000000000001001000000000101011011100001010000000000

.logic_tile 24 23
000000000000001111000000000000000000000000000000000000
000000000001001011000000000000000000000000000000000000
001010100001010001000000000111011100001110100000000000
100000001000000000100000001111001000001111110000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000100000000000000111001001011010000110000000000000
000001000000000000000000000001011100101001000001000000
000000000000000001100000000000001010000100000110000000
000000000000000000000000000000010000000000000000000000
000010000011000000000111000000000000000000000000000000
000010000100110111000000000000000000000000000000000000
000000000000000001000010000000011100000100000100000000
000000000000000000000011000000010000000000000000100000
000000000010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.dsp0_tile 25 23
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000100000000000000000000000000000000000000000100000000
000100000000000000000010100111000000000010000000000000
101000000000000001100110010111000000000000000100000000
100000000000000000000010000000000000000001000000000000
110000000000001000000110001101011000000010000000000000
110000000000000001000000001001011011000000000000000000
000000000000000101000000000111000000000000000100000000
000000001110000000000000000000000000000001000000000000
000000000000000001100000001001101100000010000000000000
000000000000000000000000000101001001000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000011100011100000000000000000000100000000
000000000000000000100100000111000000000010000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000101000000011011001010000010000000000000
000000001010000000000011011101011011000000000000000000
101000100000000101000000000000000000000000000100000000
100001000000000101000000000101000000000010000000000000
110000000000000011100110010001100000000000000100000000
010000000000000101100010000000000000000001000000000000
000000000001011011100110010000000000000000000100000000
000000000000000001100010010001000000000010000000000000
000100000000100001100110100011011011000000100000000000
000100000001000101000010000101111010010000110000000000
000000000000000000000000001011011001111101110000000000
000000000000000000000000001111001010111000110010000000
000000000000100000000000010000001110000100000100000000
000000000001000000000010010000010000000000000000000000
110000000001010000000000000000001000000100000100000000
100000000000000000000010010000010000000000000000000000

.logic_tile 3 24
000000000000000000000010110111001110001000000000000000
000000000000000000000011001101010000001110000000000000
000000000000000001100000000011111001110000010000000000
000000000000000000000010101011111111100000000000000000
000000000000000101000110000011111000111101000000000000
000000000000010000100110101011101111111111100000000000
000100000000000000000000000000001010010000000000000000
000010000100000000000010101001011110010110000001000000
000100001111011000000010010111001010010100000000000000
000100000000001011000010010000011010100000010000000000
000010100000000000000010011001001100010100000000000000
000000000000000000000011101101101101100100000000000000
000001000000100001000010101111101100000001000000000001
000010100001000111100010001001111001101001000000000000
000000000000000000000000000111000000000000010000000000
000000000000000000000010111111001011000010110000000000

.logic_tile 4 24
000010001110000000000111010011011001110110110001000000
000000000000000001000111111101011100111000110000000000
101000000001011011100010101001011111001111110000000000
100000000000100101100000001011001011001110100000000000
010001000000001101000011100000001101010000100000000000
010000101000000101100010110001011111010100000000000000
000000000001010000000000010000001010010010100000000000
000000000000000000000010001101001001000010000000000000
000001001110000001100110000000001001010100100000000000
000000100000000000000000000101011000000000100000000000
000000000000011000000110000000000001000000100110000000
000000000110000011000000000000001000000000000010000100
000001000000100000000110000101000000000010010000000000
000000100001010000000000001111101000000001010010000000
110000100001010001000110000000011000010000000000000000
000001000100000000000000000101001001010110000000000000

.logic_tile 5 24
000000001100000000000000000000011010000010000000000000
000001000000010000000010011011001100010010100001000000
001000000001100111000000000000000000000010000000000000
100000000110111101000000000000001011000000000001000000
010001000000001000000000010000011100000010000000000000
010000100000001111000011000000000000000000000011000000
000010100000001111100000001011000000000001110000000000
000000000100000101100000000101001100000000100000000000
000000000001011001100110000011011101010000100000000000
000000000000100011100010110000111000000000010010000000
000010100000000111000111000000001110000100000100000000
000000000000000000000100000000010000000000000010000000
000000000000001001100011111101001111010110110001000000
000000000000001011100110011111001010010111110000000000
000000000010010000000111100011001111111000110000000000
000000000000000000000100001111001000111110110000000000

.ramt_tile 6 24
000000010001111000000011101000000000000000
000000010001010111010000000111000000000000
001000010000000000000010000000000000000000
100000010000000000010100001001000000000000
110000000000100000000000010000000000000000
110000000001010001000011000001000000000000
000010000000000000000000000000000000000000
000000000000000000000000001011000000000000
000001000000001000000011000101000000000000
000010101001000011000000000011100000001000
000000000000000000000111101000000000000000
000000000000100001000011001001001010000000
000000001010000000000110101000000001000000
000010100100000000000100001111001101000000
110000000000000001000011001000000001000000
010000000000101001000000001011001110000000

.logic_tile 7 24
000001000110100000000000000101100000000000001000000000
000010000000011001000010000000101111000000000000010000
000010000000100000000000000111100000000000001000000000
000000000100010000000000000000101101000000000000000000
000000001100000000000000000101100000000000001000000000
000000000000000000000011100000001110000000000000000000
000001000000001000000000010001000000000000001000000000
000000100100001111000011010000001110000000000000000000
000100000100100000000111110111100000000000001000000000
000100000000010000000110100000001001000000000000000000
000000100000001101100000000011100001000000001000000000
000000000000101111000000000000001100000000000000000000
000000000000001111000110100111100000000000001000000000
000000000110000101100000000000101101000000000000000000
000010000001011000000110110000001000111100001000000000
000000001000100101000011100000001011111100000000000000

.logic_tile 8 24
000100000110000000000000010000000000000010000000000000
000100001110100000000011100101000000000000000000000000
001000100000000111000000000000011110000000000100000100
100000000000000000000000000101010000000100000000000000
110000000000000001000000000000011110000010000000000000
110000101001011111000000000000010000000000000000000000
000000001010100011100010101000000000000010000000000000
000000000011010000100000000001000000000000000000000000
000000000010000000000011000000000001000010000010000000
000000100000000000000010000000001010000000000000000000
000010100000110000000111000000001000000010000000000000
000000000110000000000100000000010000000000000000000000
000010100000100000000010000111111101000111000000000000
000010100000000000000000001011011011001111000000000000
000000100000000000000111100000000000000010000000000000
000001000000001001000111011011000000000000000000000000

.logic_tile 9 24
000000001111101000000111110011001000001100111000000000
000000000000101111000110100000101011110011000000010000
000000000000001101100011100101101000001100111000000000
000000100100001111000100000000101001110011000000000000
000000000010001111100110100001101000001100111000000000
000001000000010101000000000000101010110011000000000000
000000000000010000000110110111001000001100111000000000
000000000000000000000011100000101010110011000000000000
000011000110010111000011100111101001001100111000000000
000010000000100000100000000000101110110011000000000000
000000000001000000000000000001001001001100111000000000
000000000010100000000000000000001000110011000000000000
000000001100000000000111000101101000001100111000000000
000010100000100000000100000000101001110011000000000000
000000000000000111100000010001101000001100111000000000
000000000001010000000011000000001100110011000000000000

.logic_tile 10 24
000010100110011000000000000111111011100000010000000000
000101000000100101000011100001001010010000010000000000
000000000000001000000111101011111001100000010000000010
000000000000100011000111100101101011101000000000000000
000000000001010000000111001111001111000000000000000000
000000000000100000000000000111011111000110100000000100
000000000000001001000110111101111001110000010000000000
000000000000000111100010100101111100100000000000000000
000010000100001111000110000011011011100000010000000000
000000000000001001000110000011001101010000010010000000
000000001010010001000000011111001101000111100000000000
000000000000100111000010001001111111000111110000000000
000000000001011000000010000000000001000000000010000001
000000000000100001000011101001001100000010000000000011
000010000000001001100111101011101010100000010000000000
000000000101011111000010000101111101101000000000000000

.logic_tile 11 24
000000000001010000000110010011001001010100000000000000
000000000000101011000011011001111100101100000000000000
101000000000000000000011011101111011000000000000000000
100001001010000000000111011101101101000001000000000000
110000000000000111000000001011011010010111110101000100
000000000000000000000010100111001000001011110010100001
000000000000101111000110010111011101000111100000000000
000000000001001111000010001011101110011111010000000000
000100000001000001100111000011111001000000000000000000
000100000000000000000011110000011101001001010010000000
000000000000001001100010010101001100000000100000000000
000000000100001111000111111111011011010000100000000000
000000000110000000000011111000011110000000000000000000
000000000000010000000011111001011111010000000000000000
000001100000100001000000001001101001010111110000000000
000000000101011111000011111111111110000011000000000000

.logic_tile 12 24
000001000001010000000000000101001000001100111100000000
000010101000000000000000000000000000110011000000010001
101000000000000000000000000111001000001100111100000000
100010100001010000000000000000000000110011000000000000
000000000001011000000000010101001000001100111100000000
000010000000000001000010000000100000110011000000000001
000000000001010000000110010111001000001100111100000000
000000000000000000000010000000100000110011000000000100
000000000010110000000000000000001001001100111100000001
000000000110000000000000000000001100110011000000000000
000000000000101000000000000111101000001100111110000000
000000000001000001000000000000000000110011000000000000
000000001100000001100110000101101000001100111100000000
000010100000100000000000000000100000110011000000000000
010000101010000001100000000101101000001100111100000000
100000000000000000000000000000100000110011000000100000

.logic_tile 13 24
000000001010000101100010011101101010100000000000000000
000000000000001111000011110101111110111000000000000001
101101000000001111000000011101111111000000100000000000
100110000000001011000011100011111000000000000000000000
110000100001000111000000001011101011101000000000000000
000001000000100111100011101001111010011000000010000000
000000000001000001000111010101011110111111110110000001
000000100000100001100010100111001010111001010010000000
000010101110101001100000000001011110001001010000000000
000000000001000111000000000011101111001111110000000000
000000000001010001100111100001011010101000010000000000
000000000000001011000011001101101000000000100000000000
000010100000001111000111011101111110000000110000000000
000000001110001101000111100011011000000000100001000000
000000000000000101000011110001111100111111010111100000
000000000001001001000110101111011100011111100001100000

.logic_tile 14 24
000000000000000001100011101011100001000011100000000000
000000000000000011000110110111101001000001000000000000
101000000000001000000011001111111011001001000000000000
100000000000000101000011111111101001000010100000000000
110000100110001001000000001101111101110111110111000100
000001000000001111100000001011001100010111110000000011
000001000000011001000111100011111000101111110111000001
000000100000100001100010011011101010001111110001000000
000000001000110101100110111001011010000000010000000000
000000000011010000000011011101111101000001010000000000
000000000000001101000111001011101000001001000000000000
000000000000001011100110011111111110000001010001000000
000010000000001000000000000001000001000000100000000000
000000001000000001000010110101001101000000000000000000
000000000000000101000111000001011100111111100100100000
000000000000000000000111100011011111011111100010000010

.logic_tile 15 24
000000000000000000000111100000001111010100100100000000
000010100000000000000000001101011100000100000000000000
101000000000000111100000000111011011111101010000000000
100000000000001101000011101101011110010000100000000000
000000001110000000000010001000000001000000000000000100
000000000100000011000010111111001000000000100000000001
000000000000000001100011101111011011111000000000000000
000000000000001101000110111011001000111010100000000000
000000100011000000000010010001011010111001010000000000
000001100000000000000011101011111110011001000000000000
000000000001011111100011001111101110100001010000000000
000000000000000011000100000101001010110101010000000000
000000000100000001000011000000011010000000000001000100
000001000001000000100110101111010000000100000000000000
000000000000000111000011000011111001110100010100000000
000000000000101001000100001011011100010100000000000000

.logic_tile 16 24
000000000000000111100000000111111000000010100100100000
000000000000001101000011100000101011100000010000000000
101000001010001101100000000011100000000010110100100000
100000000001000111100010110001101011000000010001000000
010000000001000101100010100101111111000010000110100000
010000000000101001100110110000011010101001000000000000
000000001000000111100111110011001110101000000000000001
000000000000001101100011110101101110011000000000000000
000000000001010000000000000011111011100000010000000000
000000000000000000000010011111011111010000010000000000
000001000000000001000000001001011010001011000110000000
000010000000000000000010101111010000000001000000100000
000010000000101001000110100111100001000010110100000000
000001000000010011100000000101101110000000010000100000
000000000000000011000011100001111001000010000110000000
000000001000000000100010100000101111100001010000000010

.logic_tile 17 24
000001001100000000000011101011100001000010010100000000
000110000000001101000100000011001001000001010000000000
101001000001101111100000000111111001010010100100000000
100010000010100111000010110000011101100000000010000000
110010100000000000000111100001100001000010010101000000
110000000100000000000110110111001001000010100010000000
000000000000000001100010101001111000001010000100100000
000001000001001101100110110101010000000110000000000000
000000000110000111000000000000011011000010000100000000
000000100000001011000000000001011010010110000001000000
000000000000001101000111001011011110100000010000000000
000000000000000101100000000111011100010000010000000010
000000000110000101000011101000001010000110000100100000
000000000101000000100000001001011011010100000000000000
000000001010001111000010000101111000000010000100000000
000000000000000001100000000000111001101001000000000000

.logic_tile 18 24
000000000001100001000000010000000001000000100100000000
000000001111010011100011000000001001000000000001000000
101001000000000111100000001101001110001001010000000000
100000101110001001100011101011011011000000000000000000
110001001001010001000000011001001101001110100000000000
000010101100000000000011101011001111001111110000000001
000001000000001000000000000011000000000001000001000000
000010000000000111000000001011100000000000000001000000
000001000000000011100010111000011100000110000000000000
000010100001000000000111100001001001000010000000000000
000000000001010001000111100000000001000000100101000000
000000000000000000000110000000001000000000000000000000
000000000010000001100010000101101110010000100000000000
000000001110000000000110000000011110000000010000000100
000000000000000011100010000001011111000110100000000000
000000000000000000100000000000001100000000000010000000

.ramt_tile 19 24
000010110001000011100000000000000000000000
000001010000100000100000000101000000000000
001000011000000000000000010000000000000000
100000010001000000000011100101000000000000
110001001110000001000000000000000000000000
010011000100000001100000000111000000000000
000000000000000001000000001000000000000000
000000000001010000100000000111000000000000
000000000110000001000000001011100000000000
000100100000000000000010011111000000000010
000000000000000001000111010000000000000000
000000000001010000100111000001001100000000
000000000000100001000000001000000001000000
000000000001000001100000001011001001000000
010000000000000000000111000000000001000000
110000001100000111000000000111001101000000

.logic_tile 20 24
000000000000001111100011100101111001010000000000000000
000000000110000001110000000000011100101001000000000000
101010001010100000000110010000001100000100000100000000
100010100000000000000011010000010000000000000000000000
110010000001010000000000000101011110010111100000000000
000000001010100000000011100001111111000111010010000000
000001000010101000000000011111111000101000010000000100
000000100001010001000011111011111100000100000000000000
000000000000001011100000000001000000000000000100000000
000000000110000011100011110000000000000001000000000000
000001000001010000000010001000000000000000000100000000
000010000000000111000100000111000000000010000000000000
000000000000100101100111100001001110000000000000100000
000000000000011001100000000011101110101001000000000000
000011001100000000000111111000000000000000000100000000
000010000000000001000011111101000000000010000000000000

.logic_tile 21 24
000000001110001101000010101111011001100000010000000000
000000001110000001000000001111001000010100000000000000
000000000001010101100000000111011110000110000001000000
000000001000100101000000000101100000000010000000000000
000010000000100101100000001101001110100001010000000000
000010000001010101000010101111101010010000000000000000
000100000000001000000010100111111010100000010000000000
000000000110011011000000000111111001101000000000000000
000000101010000000000011111111100000000010000010000000
000010100001010000000110000111101000000011000000000000
000000000000101111100000000111111111010111100010000000
000000000000010011100000000001011100001011100000000000
000001000010000000000110001101101111100000010000000000
000010001110001001000000000011001111100000100001000000
000000000000000101000010110111101100000010000000000000
000010000000000000000011001011010000000011000010000000

.logic_tile 22 24
000000000000001000000111100000000000000000000100000000
000000001010001011000111000101000000000010000000000000
101001000000000101000010101011001001101000000000000000
100000000000000101100100001001011011010000100000000000
110000001111000011100000000001101100000110000000000000
000000001100100101100000000111010000000001000001000000
000000000000000101000000011011011010101000000000000000
000000001100000000000011011001001010010000100000000000
000010000000000111000111101001101110101000010000100000
000101000000000111000100000001101100001000000000000000
000000001010010000000000001001001100101000010000000000
000001000100101011000000001001001100000000100000000000
000000000000001001100000001001111001010111100000000000
000000000000000001000000000011011111001011100001000000
000000000000100001100011100000011111000010100010000000
000000000001000000000000001001001000000010000000000000

.logic_tile 23 24
000000000000001000000000000111000000000000000100000000
000000000000000001000010000000000000000001000000000000
101010000000001000000110001111000001000010100000000000
100000000110001011000000001001101100000001000010000000
110000000000001000000010001101011100100000000000000000
000000000000001011000000000111011011111000000000000000
000010000001010000000011111111111100010111100010000000
000000000100001001000110000011111100000111010000000000
000000001000000011100000010000011100000110000000000000
000000000000000000000010001001001101000010000001000000
000000000000000101000010111101100001000010100000100000
000000000110000000100111001101101100000001000000000000
000000000000001000000011101011111111100000010000000000
000000000000001101000100000111111000101000000000000000
000010001010000001000010111001011111100001010000000000
000000000000000000100111111011001010010000000000000000

.logic_tile 24 24
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000001000001
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001010000000000000000000001000000100100000000
100000000000100000000000000000001011000000000000000000
010000000000000000000011111000000000000000000100000000
110000001000000101000010001101000000000010000000000000
000000000000000000000010100000000000000000000100000000
000000001010000000000010100101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000001100110000101011100000010000000000000
000000000000000000000000001111111110000000000000000000
110010000000000000000000000000000000000000000100000000
100001000000000000000000001001000000000010000000000000

.logic_tile 2 25
000010100000000000000011110001101011100000000000000101
000000000000001101000010000001101001000000000000000001
101000000001010111100110010000000000000000000000000000
100000000000100000100010100000000000000000000000000000
110000000000000000000110000000001100000100000100000000
110000000000000101000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010100000001100000000000000000000
000000000000000001100000000001000000000000000100000000
000000000000000000100000000000100000000001000000000000
000000000000000001100000000000000000000000000000000000
000000001010000000100011100000000000000000000000000000
000001001100000000000010001000011000000010000010000110
000000100000100000000100001011000000000000000000100110
110010000000001000000000001001001011000010000000000000
100000001110000001000000001101111110000000000000000000

.logic_tile 3 25
000000000000001011100000010011000001000010110000000000
000000001010001111100010001001001010000000010000000000
000000000000000111000010100001011000000110000000000000
000000000110001101010000001011000000000101000000000000
000000000000000101000010101001101110001001000000000000
000000000000000000000010001111110000000101000001000000
000010100000000101000110000001101100000010000000000000
000001000000000000100010000001000000001011000000000010
000100000000001111000011111111111000001110000001000000
000100000000001011000110101101001110001001000000000000
000010000000000000000000000011011010001100000000000000
000000000000000000000000000011100000001000000010000000
000000000001000001000000000111011000010000100000000000
000000000000000000000010010000111011101000000000000000
000010000000001001100110101101011110010110000000000000
000000000000000111000000001101001011000000000000000000

.logic_tile 4 25
000000000000001000000000001101100001000011100000000000
000000000000000101000010100011001101000001000000000000
000000000000010101000010110111101100000110000000000000
000000000000000000100110100111000000000100000000000000
000000000000100101100000000000000001000000000010000000
000001000001010000000000001011001010000000100010000100
000010100001000101000000001000011001010100100000000000
000001000000100111000000000001011100000100000010000000
000000001110000000000000010001111110010100000010000000
000000000000001101000010110000101001001000000000000000
000010000001001001000000000101101101010100000000000000
000010100110101101000011101111001010111000000000000000
000010100000101000000000010111111000001001000000000000
000000000001010001000010110001010000000001000010000000
000000100000001001100000000011001010010100000000000000
000000001110000101000000000000001110100000010000000000

.logic_tile 5 25
000000001110101000000111110101011010001001010000000000
000000000001001011000010101111101010010110100010000000
101010000000000000000011100000011110000100000100000000
100000000000000000000100000000010000000000000000000000
110000000000000011100010011001111011111001010000000001
000000000000000101000111011011111010101000100000000000
000011101001011001000010100101011011011111100000000000
000000000110001011100011101101001001000011000000000000
000001000000000000000111000001011100000000000010000100
000010100000000000000000000000111001101000010010000000
000010000001100001100010110001000000000000000000000000
000000001010100000000111010000001010000000010000000000
000001001110000001100110001111111101000000100000000000
000000100000000000000000000111001011101001010010000000
000010100001011011100111100111001010000110000010000000
000010000110001111000000001011010000000101000000000000

.ramb_tile 6 25
000000000001000111010000000000000000000000
000000010000000000100000000011000000000000
001010000000000000000000000000000000000000
100000001101010000010000000001000000000000
110001001100000000000000001000000000000000
010010000000000000000000001011000000000000
000000100100000011000000000000000000000000
000001000000010000000011100111000000000000
000000100000100001000000010101100000000000
000000000000000001100011111111100000010000
000000000000100001000000000000000001000000
000000001010000011100011101111001100000000
000000001100000000000110101000000001000000
000000000000000011000110000011001110000000
010000000000000011000000001000000000000000
110000001001000000000010011111001100000000

.logic_tile 7 25
000000000000000000000011100111001001001100111000000000
000000100000000000000110110000101111110011000000010000
101000000000000000000010100000001000111100001000000000
100000000000000111000000000000000000111100000000000000
110100000110000101000000010001100000000000110000000001
000100000000010000100011110011101110000011000000000000
000000000001000000000110001111101000011111100100000100
000000000110000001000000000111011100010111100001100010
000000000000001011000111101111011100001000000000000000
000000000000000001000100000001000000001001000000000000
000000000100001111000000000101111100010110100000000100
000000000000000111000010010011101001000000010000000000
000000001001001001100000010111001101000000000000000000
000000000100000111000011110000011000001001010000000000
000000000000001111100011101101011100001001000000000000
000001000000000001100000000101011011000010000000000000

.logic_tile 8 25
000001000000101001100111100011001110010110100000000000
000000100001000111000010110001011100000110100000000000
000000100000000011100110011001101100110001010000000000
000001000000001001100010101111011110110100010000000000
000001000000001111100011101001011001010110000000000000
000010000000001111100000001101111100000110000000000001
000010000000000001100011100101111001000000100010000000
000000000000000000000010100101011101000000000000000000
000000000000100101100111011001111101000100000000000000
000000000000010011000011000111001101010100000000000000
000000000000101111100110110111001111111001010000000000
000000000000010001000011010111101111010100010000000000
000000000001110011100111110001011010000100000000000000
000010000001110001100110110101011001000000000010000000
000001101000000011000110100111101010000000000000000100
000001000000100000000110010000111101000000010011000100

.logic_tile 9 25
000000000000001101000010100000001000111100001000000000
000000000001010011000010100000000000111100000000010100
000000000001001000000000011001011110100000010000000000
000000000010100001000011111101011000010100000000000000
000001000110101011100111100011011010101000000000000000
000010100001000011000111111001111000011000000000000000
000000100110000000000110011001111000000010110000000000
000000000000000000000110011011011111000011110010000000
000000000000100000000111100101111101010000100000000000
000000000001000000000111110000101101100000000000000000
000000000101000001100011000101011110000111000000000000
000000000010100000000110000101000000000010000000000000
000000001110000000000000000001011010111000000000000100
000000100000000111000011100001111101100000000000000000
000100000001010001000010000101011010000011100000000000
000000000100000000000100000111111011000011110000000000

.logic_tile 10 25
000001000010001000000111110011111000100001000000000000
000000100000000011000010001001101000010110100000000000
101000000110000101100000000011101010000000000000000000
100000000110000000100010100101111001000010000000000000
110000000000001111000010101001101100010110100000000000
000000001110001001000011110011011000001111010000000000
000000000000001011100000011000001100010110000000000000
000001000000000001000011100101001011000010000000100000
000000000001001000000010000000000000000000100100000000
000000000000000011000100000000001010000000000000000000
000000000010000001100111011001111011101000010000000000
000010000000001001100010000111101011001000000000000000
000001000000100000000000001000000001000000000000000000
000000100000010000000000000111001111000000100000000000
000100100000101111100111101001101011101000010000000000
000010100001001001000100000011101011001000000000000000

.logic_tile 11 25
000000001000100101100000001111111001010111100000000000
000000000000011001000000001111101110001011010000000000
101000000000100011100000001111011010101000010010000000
100000001010001101000011111011111111000000100000000000
110100000010000000000000000111100000000000000101000100
000000000000001011000000000000000000000001000000000010
000000000001000000000010000001011111100001000000000000
000001000000001101000100000111001000010110100000000000
000001001110000011100110001001011010010110100010000000
000010000000001101100010001011001100000000010000000000
000001000000000001100011110011011000010000100000000000
000000100110000011000111110011101101010000000000000000
000001000000001111100111111101011101000011000000000001
000000100000000001000010101001001101000111000000000000
110010100000000011100011110000001110000100000100000000
010001001010001111100011000000000000000000000010000010

.logic_tile 12 25
000000000001110000000000000000001000001100111100000000
000000000000010000000000000000001100110011000000010001
101000000000001001100000010000001000001100111100000000
100000000000000001000010000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000001001010000000000000000001101110011000000000000
000000000000000000000110000111001000001100111100000000
000000000001010000000000000000100000110011000000000000
000000000001011001100000010000001001001100111100000000
000000000001110001000010000000001000110011000000000000
000101000000000000000000000000001001001100111100000000
000100000000000000000000000000001000110011000000000000
000010100000000000000110000000001001001100111100000000
000001000000000000000000000000001001110011000000000000
010000001000000000000000000101101000001100111100000000
100000000000100000010000000000100000110011000000000000

.logic_tile 13 25
000011000110000101000000010001001010000000000100000100
000011100101011111100011000000010000001000000000000000
001000000110000001000111011000000000000000000100000100
100000000000001111100010101101001011000000100000000000
010001000010000101100011111111001101010001110000000000
010000001011000000000111111111101011101001110000000000
000000000000000101100111100101001011110000010000000000
000000000000000001000010110111101001100000000010000000
000000000000001011000000001111011001111000000000000000
000000000000001011000000000001011010010000000000000000
000000000100001101100011101101101111011101000000000000
000000000100101111100100000011101101101101010000000000
000101100000000111000000000001111011000001110000000000
000111101000100001100011110001001100000000010000000000
000000000000100000000011101011011000101000010000000000
000000000001010000000100001001011110000100000000000010

.logic_tile 14 25
000000000000000000000000000001111100101000110000000000
000000001110000000000000000011011110011000110000000000
101010000000101101000011110111100001000000000000100000
100001001101000111100010100000101000000000010001000000
110001000000101111000111000011001110000110000000000000
000010100001000001000000001011100000001010000000000000
000000000001001011100000000101000000000000000100000000
000000001100000101100000000000100000000001000010000110
000010000000000000000011101011000000000001000000000000
000000000000000111000011100111100000000000000000100000
000000000000000001000111000111101111101000010000000000
000000000000000000100000000101111100010101110000000000
000000001101011111100111001000000000000000000111000000
000010100001011011100100000001000000000010000000000000
010000000110000101100011101101011001000010100000000000
110000000000000000000000000101011001000000010000000001

.logic_tile 15 25
000001000000100000000000000000001110000100000100100000
000010000001000000000010000000000000000000000000000000
101000000000000000000000000000000001000000000000000000
100000000000000000000000000011001111000000100001000000
010000001110000000000000001111111010101000110000000000
010000000000000000000000001111101100011000110000000000
000000000000010000000000000000000001000000100100100000
000000000000101001000000000000001110000000000000000000
000000000000001011000010100000000000000000100100000000
000000000000001011000000000000001110000000000000000000
000110000000010000000000010000011100000100000100000000
000001001110100000000010100000010000000000000000000000
000000000001001101100110100000001100000100000100000000
000000000000000101000000000000010000000000000000000000
110000000000001111100110110000001110000100000100000000
110000000000000101000011000000010000000000000001000000

.logic_tile 16 25
000001001010001000000010000011001110100000010010000010
000000000000000011000110010011111110110000100000000000
101001000000000000000000001101001110101000000010000000
100000100000000000000000001101001111110100000000000000
110010100001010111100000000111011100100000010000000000
010000000000100111100000000001101110110000100000000100
000000000000001001000011010111011100101001010000000000
000000000000001111000111001001011111100000000000000100
000000000000001101000111000011001111101000010010000100
000000001001001101000010011111011010100000010000000000
000000000010000111000000000011101110101000000000000100
000000000000001001100010001111001010111000000010000000
000010100000000101000010000111101111101000010010000000
000000000100000000000010100111011011010000100000000001
000000000000011000000000011001000001000010010100000000
000000100000001111000010100101101111000001010000100000

.logic_tile 17 25
000010100000001101000011000001001001101000010000000010
000000101010001111100010111001011111101000000001000000
101000000000001000000000011001100000000011110010000001
100000000000001011000010000101101111000001110000000110
000000000000000111000000001001001110101001010000000010
000001000001000000000010111011001001100000000001100000
000000000000001111100000000111000000000000000110000000
000000000000000011000010010000000000000001000000000000
000010000001010101000111100001001011101001010000000100
000000100000010000100100001111011000100000000000000000
000000000000001000000000010011101000100000010000000000
000000001010001111000011111011011000110000100000000101
000000001010010101000111001000001100000000000000000000
000000000000001111000010000111001000010000000000000000
010000000000100011100111100001001011101000010010000010
110000000001010000100100000001101011010000100000000000

.logic_tile 18 25
000000100000100101000010000000001001010110000100000000
000001000111010000100000000101011001010000000000000100
101000000000001111100011011111011100111001100000000000
100000000000001111100110101011101111110000010000000001
010000000001011111000011110011111000110000010000000010
110000101110000111100010001011011110110000000001000000
000010100000000101100011110001111000010010100110000000
000000000000001111000110100000011011100000000010000000
000000000000000000000000001000011001000110000100000000
000000000000000000000010111001001111010100000000000010
000000100010001011100111000001100000000011010110000000
000001000000000001000010110001101010000010000010000000
000000000000000101000111011101100001000010010110000000
000000100000000000100111000101001001000010100010000000
000000000000000000000010001101111100001110000100000000
000000000000000000000100001101110000000100000010000000

.ramb_tile 19 25
000000100000010000000000000000000000000000
000010010000010000000011100111000000000000
001000100000000011000000001000000000000000
100000000000001001000000000011000000000000
110001000001110000000011101000000000000000
110000101010010000000000000001000000000000
000000000000000000000000000000000000000000
000000000000000001000000000011000000000000
000000000000101011100000000001100000000000
000000000001001011100000001001000000000010
000000000000000001000010001000000001000000
000000000000000000100100001011001111000000
000000000000000001000010010000000000000000
000000000000000000000011001101001100000000
110000000000010001000000001000000000000000
110000100000000000000010000101001111000000

.logic_tile 20 25
000000000100001001100000001001101011101000000000000100
000000000000001111000011111011111000011000000000000000
101000000000000111100111110111000000000000000100000000
100000000000100111000010000000100000000001000000000000
110010101010000011100111100101111100010111100010000000
000000000000000000000010011001101000000111010000000000
000000000000100000000111010001111101101000000000000100
000000001001000111000111111101001000010000100000000000
000001000000000000000000011101001111101000010000000000
000000000010000000000011101101111000001000000000100000
000000000001011001100000000001111110010000000000000000
000100000000100111000011110000101000100001010000000000
000000000000000000000011100000000000000000000100000000
000010100000010000000110010101000000000010000000000000
000001000000000011100000000011001011101000010000000000
000000001000100000000000001101111010000100000000000100

.logic_tile 21 25
000000100000000000000000001011111111101001000000000000
000001000000000000000010010001111010100000000000000000
101000000000001001000000001000000000000000000100000000
100001000000000001100000000111000000000010000000000000
110101000001000000000110000111011100000110000000000000
000100000001100000000000000000001011000001000001000000
000000000000001001000110001101101111101001000000000000
000000000010000011100000001011101000010000000000000000
000000000000001000000000000000000000000000000100000000
000000000000010111000010100011000000000010000000000000
000000000001000101100110101111101101010111100000000000
000000000100000000000000000011111101001011100001000000
000001000000000001100000000000000000000000100100000000
000010001100000001000000000000001001000000000000000000
000000000000001000000011011000000000000000000100000000
000010100000001011000110000101000000000010000000000000

.logic_tile 22 25
000000000000001000000010101001100000000010000000100000
000000000001001011000011100001101111000001010000000000
101000000000001000000011100000011111000110100000000000
100100000000001111000000001001001011000000000000000001
010001000000000111100000011101001011000000110000000000
010010100000001111000011001101101100000000100010000000
000000001011010000000011110011000000000000000100000000
000000001100000000000011100000000000000001000000000000
000000000000001000000110100011000001000010100000000000
000000000000001011000010100101101110000010000010000000
000000000000100000000000001000000000000000000010000000
000000000000011001000000000111001111000000100001000000
000000000000000000000110000111100001000010100000000000
000000100000000000000011001011101110000001000010000000
000010000000001001100000010001000000000001000000000100
000000001010001011000011001111000000000000000001100010

.logic_tile 23 25
000000000000000000000010001001101100000110000010000000
000100000000000001000100001001000000000001000000000000
101000000000000101100111010001000000000000000100000000
100000000000000000000010000000000000000001000000000000
110000000000000000000110110101100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000110100101101100100000010000000000
000001000000000000000010001001101011101000000000000000
000010100001001011100010000000000000000000100100000000
000000000000100101100000000000001011000000000000000000
000000100001011001100000001000000000000000000100000000
000001000000000001000000001001000000000010000000000000
000000000000000001100000001001011100100000010000000000
000000000000000000000000001101101110010100000000000000
000000000000010000000000000011111010101000000000000000
000000000000100000000000001011011001011000000000000000

.logic_tile 24 25
000010100000000000000011110000000001000000100100000000
000001000000000000000010000000001101000000000000000000
101000000000000011100000001101011010001110100000000000
100000000000001111000000001111101001001111110000000000
110000001000000001100010000101111111011111100000000000
000000000000000000000000001011011000001011100000000000
000000000000000011100110101101011010001110000010000000
000000001010000111100100001011011101000110000000000000
000000000001011000000011100011011100000110000010000000
000000001110101111000111110011111001010110000000000000
000000000000000000000111010111000000000000000100000000
000100000000000000000011000000100000000001000000000000
000010000000000000000011001001100000000001000000000000
000001000000000000000000000111000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000

.dsp2_tile 25 25
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010010000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000011011011110000010000000100000
000000000000000000000011010111101010000000000000000000
101000000000000000000000000000000000000000000100000000
100000000000000000000000001111000000000010000000000000
010000000001000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000010000000000000110000111000000000000000100000000
000000010000100000000000000000100000000001000000000000
000010110000010000000000000000000000000000000100000000
000001010000100000000000001111000000000010000000000000
000010110000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000001001100000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 2 26
000100001100000000000110101011001011000010000000000000
000100000000000000010000001111111010000000000000000000
101000000000011101100111010001101111010100100000000000
100000000000000101000110000011111110100000010001000000
010001000001000101100010010001100000000000000100000000
110000100000000000000010000000000000000001000000000000
000000000000010001100000000000011000000100000100000000
000000000000100000000000000000000000000000000000000000
000000010000000111000110001000011100000110000000000000
000000010000000000100010000011001101000010100000000000
000000010000001001000000000000001010000100000100000000
000000010000000101000010010000000000000000000000000000
000000010000000101100010100001111111110100000000000000
000010010000000000000100000111111101100000000000000000
110000010001010000000110000000000000000000100100000000
100000011010100111000010000000001001000000000000000000

.logic_tile 3 26
000000000000000000000110011111100001000001110111000111
000000000000100000000010011101001010000000110011100000
101000000001011001000010011111101000000111000000000001
100000000000000001100110001001110000000010000000000000
110000000000000000000000000001001111000000100000000000
010000000000000001000000000000101001101000010000000000
000000000000000011100011110001100001000011100000000000
000000000000000000000011011011001101000001000000000000
000100010000011000000010001101100001000001110110000100
000100010000000001000110001101101101000000110011000111
000000010000000000000010010111001001010100000000000000
000000010110000000000010110000111001101001000000000000
000000010000001000000110100001101011010010100000000000
000000010000000001000000000000001000000001000000000000
000000011010000000000110000001001100001010000000000000
000000010000001011000000001001100000001001000000000000

.logic_tile 4 26
000100000000001001100110000011111010010100000000000000
000100000010000101000010100000101110001000000000000001
000000001101011001100111000001000001000001110000000000
000000000000000101000100000101101000000000010000000000
000000000000000000000000000011011111000100000000000000
000000001010000001000010101011101010010110100000000000
000000000000001011100010100001011001000000100000000000
000000000000001001000010000000001001000000000000000001
000000010001000000000011011001001010011011100000000000
000000010000100111000111001011001100010111100000000000
000000110000000000000110010111111010101011110000000000
000001010000000000000010011001111011100010110000000000
000001011000001111100000011111011010000111000000000000
000000110000001111000011000001010000000010000000000000
000000010000011000000111000011000000000010000000000001
000000010000000001000000001111000000000000000010000110

.logic_tile 5 26
000000000001010000000011110000001110000010000010000000
000000000000100000000110100000001010000000000000000000
000000000000001000000000010000011110010010100000000000
000000001010000011000010101101001001000010000000000000
000001001110101001100111110011101001000110100000000000
000010000001000001000111010000011000001000000000000000
000000100001100000000000000001100000000001010000000000
000001000000000111000000001111101110000001100000000000
000000010001010000000110000011011110001101000000000000
000000011000000000000011001011100000001000000010000000
000000010000000101100000001001001011100010100000000000
000000011010000000100000000101111111010010100010000000
000000010000100000000000010111001110000010000000000000
000001010000011111000010000101010000001011000000000000
000000010001010011000000010011000000000000100000000001
000000010000001101000011100101101101000001110010000010

.ramt_tile 6 26
000000011001001000000011100000000000000000
000000010000001101000011100111000000000000
001001010000000000000000001000000000000000
100010010110000000000000000111000000000000
010000000000000000000000000000000000000000
010000000001001001000000000011000000000000
000000000000000000000000001000000000000000
000000000000100000000000001011000000000000
000000010010101000000010000001000000000000
000000010001001011000111000001100000000010
000000010000000000000110100000000000000000
000000010000001111000100001111001010000000
000000010000000001000011010000000000000000
000000010000100000100011111111001101000000
110000010000001000000000000000000001000000
010000010010001011000010001011001111000000

.logic_tile 7 26
000101000000001001110010001001000001000010000000000000
000110100000001001000110010101001101000001010000000000
000000000000101000000010011001001100111001110000000000
000000000001010111000111011001101110010001110000000000
000001000000101111000010100101000000000000000000000000
000000100001010001000100001101001000000000010000000000
000000000001000111100111110101101111111001000000000000
000000000000000000100010001001101100110100010000000000
000001010000001001000000001011011110001111000000000001
000010110001011111100000001111011111001101000000000000
000010110100000111000110010001101011000001010000000000
000000010000000000100011111111001011000110000001000000
000011110000101111000110001111011100000001000000000000
000001010000010111100010011001010000000011000000000000
000000010000000000000010110000001101000100000000000000
000000010100000000000011100011001001000000000010000000

.logic_tile 8 26
000000000000001001100000001000011000000000000000000000
000000001110000111000000001011011110010000000000000000
000000000000001111000111001101011011000000100000000000
000000000000000011000010110011011111010000100000000000
000000000001001111100010001101101101000000010000000000
000000000000001001100011101001101110010000100000000000
000000000110000001000010100011111110110110100000000000
000000000000000000000111100001011011101001010000000000
000000011100001011100010110001100000000011000000000000
000000010000000001100010010001001100000001000000000000
000001010000011101000000000101011100000100000000000101
000000010001111101100011100111101011000000000010000001
000010010000101101100000001011001111010111100000000000
000001011100001011100010000101111000100011000000000000
000000010000101001100111110011001011100111110000000000
000000011100011101000110000101111110010111110000000000

.logic_tile 9 26
000010000000000101100110111111011010100000000001000000
000000000000100111110011110011101110101000000000000000
101000001011000011100110000000000000000000000100000000
100000000110101001000000000011000000000010000000000000
110000000000100001100010100101011110000010000000000000
000000101001000001000110100001100000000000000000000000
000010100000001000000010001011011111000000000000000000
000000001000000101000000001001111111000110100000100000
000000010000001001000000010001101010111001010000000000
000000010000000111100010111001001011101000100000000000
000000011001001001000111001001101010000111000000000010
000000010000101011000100000011000000000010000000000000
000001010000000111100000010001001001010110100101000000
000000110001000000000010000000011011001000000001000001
000000110000001000000010111101001101001110100000000000
000010110000000001000111101011101000000111010000000000

.logic_tile 10 26
000000001110000111100110000011101110000000000000000000
000000000000000101000000000000010000001000000001000000
101000000000100011100010111111100000000011100000100000
100000000001000000100010000001101001000010000000000000
110000000010001000000000011101111111001001010000000000
000010100001001111000010001001111110010110100000000000
000000000000000000000111000000011100000100000100000000
000000000000100000000011100000000000000000000000000000
000000011000000000000000000001011101010111100111000010
000000010000001001000000000011011011011111100010000010
000010010000001001000110010001000001000000000000000000
000000010100001011000011010000001001000001000000000000
000010010000000101100010111101101010010111110000000000
000001010000000000100111100111101111000011000000000000
000000010000100111100011100111011100000000100000000000
000000010100010000000010000000011011000000000000000000

.logic_tile 11 26
000000000010000000000000000111101101001111000000000001
000000001010000000000000000101111000001110000000000000
101000000000011000000011110000000001000000100100000001
100000000010000111000011100000001110000000000001000000
110000000000000111100011110011111010010110100000000000
000100100001000000110011111101001110000110100000000000
000000000100001111100110000101111101100000000000000000
000001000000001011000110001111101101110000010010000000
000000011010010011100111001001101100001001000000000000
000000010000000001100100001001100000000101000000000000
000000010000001001100110111000000000000000000110000000
000001010000001111100111111101000000000010000000000001
000000010000100111100000000000000000000000000110000000
000000010000010000000010000011000000000010000000000001
010000110000001000000000000011100000000000000000000000
110001010000001011000011000011101011000001000000000010

.logic_tile 12 26
000010100000000000000000000101001000001100111100000000
000000000000000000010000000000000000110011000000010001
101000000100000001100110000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000001001001100000000000001000001100111100000000
000000001010000001000000000000001101110011000000000000
000000000000001000000000010111001000001100111100000000
000000000000000001000010000000100000110011000000000001
000000010000000000000000010101101000001100111100000000
000000010001010000000010000000000000110011000000000001
000000010000000000000000000000001001001100111100000000
000000010100000000000000000000001000110011000000000000
000010010100000000000110000101101000001100111100000000
000000010000000000000000000000100000110011000000000000
010001010000000000000000000000001001001100111100000000
100010110000000000000000000000001001110011000000000001

.logic_tile 13 26
000001000000010000000011110000001100000100000100000000
000000000000000000000111100000000000000000000001000000
001000001010000101100111100000000000000000000100000000
100000000100000000000100000011000000000010000000000000
010010100001010101100000011101001111101000000010000000
010010001110100000000010100111111010011000000000000000
000000000001010001000000001011111010100000010000000001
000000000000000000000000000111001111100000100000000000
000001110000000111000110000001111001101000010010000000
000010011000000000100111101011101010000100000000000000
000000010111010000000111000101101011100000010000000000
000000010000000111000000001111001101010100000000100000
000000010000100000000000000011000000000000000100000000
000000010001000000000011100000000000000001000000000000
000000110000011011100000000101101100100000000000000000
000000010000001001100000001011011001110100000010000000

.logic_tile 14 26
000000000000000001000000000111011001000110100000000000
000010000110000000000011101001101011001000000000000010
101101000000001111000110000011000000000001000010000100
100100001010001111000000000001100000000000000000000000
110000000000000000000000011000000000000000000100000000
110000000000000000000010000001000000000010000000000010
000000000000000111100111100000000000000000000000100000
000000000000000000100000001111001011000000100000000000
000000010000100111100000000000000001000000000011000000
000000010001000101100010100011001111000000100000000000
000000010001000000000000000000011110000100000100000000
000000010100101001000000000000000000000000000000000000
000000010000100000000111111001011000111001000000000000
000000010000010000000011000101011001110101000000100000
110010010000000001000111101001001100100000010000000000
010011110010000000100000000001111100111110100000000000

.logic_tile 15 26
000000001010010001100000000111011000010100000100100000
000000100000000000000000000000101100001001000000100000
101000000000100001100000000101100000000000100100000000
100000001111011001100000001111001100000010110000000000
000000001010001000000111010101101110001111000010100001
000000100000001111000011110111100000001011000001000101
000000001010001111100000000101011100010100100100000000
000000000000000001100010010000111111001000000000000100
000010010000000101000000000001001011101001000000000000
000001010000001111000000001111011111110110010000000000
000110010000000000000000011001111111110001010000000000
000101010000000000000010100111011010110010010000100000
000000010110011101100111010001011110000000000000000010
000000010001001111000110000000000000001000000000100000
000000010000000000000010000000000000000010100000000000
000000010000000111000000000101001111000010000011000110

.logic_tile 16 26
000101000000010011100000000000000001000000100110000010
000110000000001001000000000000001110000000000000000000
101100000000001001100000000000011011000000100010000000
100100000010001001100010010000011100000000000001000000
110000001100000000000000010000011000000100000110000010
110000000000000000000011010000000000000000000000000000
000000000000101111000111000111011000101000010000000000
000000000000010111000000001101011111101000000000000111
000011110000001011100000011000000000000000000100000000
000010010000001011100011010001000000000010000000000001
000000010000000001100000000000001100000000000000000000
000000010000000000000000000001000000000100000000000000
000000110011000101100011110011001110100000010010000000
000011110000100000000110101011011110110000100000000000
010000010000000101000000001001001110101000000010000000
110000010000000000000000000101001111111000000000000000

.logic_tile 17 26
000000000000100111100000011011000000000011010100100000
000000000000010011100011111001101101000001000001000000
101000001100100101100110101000011100000000000000000000
100000000001010000000010100001011000000100100000000000
110000000000001001010000001001011000000000000000000000
110100000000000111100000001011000000001000000000000000
000000000100000111000000011101011000001010000110000100
000000000011000000100010101001010000000110000000000000
000000010000010001100010100000011111010110000100000000
000000110000000000000111111001011001010000000000000011
000000010000100000000000000001101110000110000100000000
000000010001010001000010000000101010101000000001000010
000000010000000101000010011111001101111000000000000100
000000010110000000100110000101101100110000000000000000
000001011000010000000000001001011000001010000110000100
000000010000000000000010111101010000000110000000000000

.logic_tile 18 26
000000000000100111000000011011000001000010010100000000
000000000001000000100010100101101101000001010001000001
101000000110000101100000001101001001101001010010000010
100100000000001101100011111011011100100000000000000000
110001100000001101100000001000011010000110000100000000
110011000000000111000000001011011110010100000010000010
000000000001000011000000001011100001000011010110000000
000000001000010011000010111111101010000010000000000000
000000010000000000000010101000001011000010000100000000
000000010000000000000100000001001101010010100000100000
000000010000000111000011110001111100001010000100000100
000000010000001101100010011111110000000110000000000010
000001011110000001000011101001000001000010010100000000
000000011011000000000010110111001101000010100010000001
000000010001000101000000000011111101000010000100000010
000000011000000000100010110000011000101001000000000001

.ramt_tile 19 26
000000011000000000000010000000000000000000
000100010110100000000100000101000000000000
001000010000001000000111010000000000000000
100000010001011011000111001001000000000000
110001001000000001000000000000000000000000
010010000001010000000010010111000000000000
000000000000000001000111001000000000000000
000001000000000111000000000101000000000000
000000011010000001000111001011000000000000
000000010000000000100110001101100000000100
000000010000000000000000000000000000000000
000000010000000000000000001101001100000000
000010011000000001000000001000000001000000
000000010000000000000011001001001000000000
010000010000000000000000000000000001000000
110000010010000000000000001111001001000000

.logic_tile 20 26
000010100111011000000000001101101110000010000000000000
000001000000101111000000000111000000000011000001000000
101000000000101001100000010101111100000000000001000000
100000000001010001000011010000110000001000000000100000
000000000000000000000000011111111101111100010000000000
000000000001010000000011101001001101101000100000000000
000000000000101111000011111111111001111001010000000000
000000000011011011100111010011111111100010100000000000
000000010100000111100000001101111000101000000000000000
000000010001011001000000000011101100010000100000000000
000010011010000001000111110001001111010000000000000000
000000010000001001000010000000001100101001000000000000
000000010000001111000010000000001100000100000100000000
000000010000000101000000000000000000000000000000000000
010000010000000111000111000001101111000000000000100000
110000010000001111000111101101011101000110100000000000

.logic_tile 21 26
000000000000001000000000010101101111100000010000000000
000000001100000011000010001101101011010000010000000000
101000000000001001100110011111111100000110000001000000
100000000000100111100110000001010000000010000000000000
110000000001010000000010100111011001111000000000000000
000010000000100101010100001111011000010000000000000000
000000000000000001100110001001000001000010100010000000
000000000001010001000110110001101111000010000000000000
000000011100001000000000010000011001000110000000100000
000000110000001111000011000011001001000010000000000000
000000010000110000000000000000000001000000100100000000
000001011000010000000010100000001010000000000000000000
000000010010000000000010001111011000111000000000000000
000000010000000001000100000101011000010000000000000000
000000110110000101100000011011000000000010000010000000
000001010000100000000011000001101010000011000000000000

.logic_tile 22 26
000000000000000001110011000001111101000110100010000000
000100000001000111000011110000101010000000000000000000
101010001000000101000110010000001000000100000100000000
100000000000001101100111100000010000000000000000000000
110000000001010000000011101001011100010111110111000100
000000100000100001000110001111111011101111110000000010
000000000000101101000010100101111100000110000000000000
000000000001000001000100000000001101000001000010000000
000000011110001001000110101001001010101000000000000000
000000010000000111000000001101011000100100000000000000
000010110000000001000110000001011001101000000000000000
000000110000001001000000001101001000010000100000000000
000010110000000011100000001000011010000010100000100000
000000010000000000100000000101001110000010000000000000
000100010001000000000111000001101100000000000000000000
000000010100100000000000000011101010000000100000000000

.logic_tile 23 26
000000000000000001100000000000001110000100000100000000
000100001100001101000010110000000000000000000000000000
101000000000101001100000000000001100000100000100000000
100000000001010001000000000000000000000000000000000000
110010000000001000000010001101011101111000000000000000
000001000000000001000100000111011011100000000000000000
000000000000000001100010101001011110100001010000000000
000000000000000000100100001011001000010000000000000000
000000010000000101100000001011101100100000010000000000
000000011100001111000000000111101001101000000000000000
000000010000000001100110001111111011110000010000000000
000000010000000000100100001111001101010000000000000000
000000010000000000000000011111011100000110000000000000
000000011110000011000011100001100000000001000010000000
000000010000000001000000011000001011000110100000100000
000000011000000000000011000001011100000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000100100000000
100000000000000000000000000000001100000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011101011111011001001000000000000
000000010000000000000110111011111011000001000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010010001000000000000000000000000110000110000001000
000001010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000011000010100000000000000
000000000000001001000010001111011100010000100000000000
000000000000000000000111100111011111011100000000000000
000000000000000000000100000111011111001000000000000000
000000000000000000000000001000011000010010100000000000
000000000000000000000000001001001101000000000000000000
000100010000000101100110100011011110010000000000000000
000100010000000000000000000000111011100001010000000001
000000010000001000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000010000000001100011111001000000000010100000000000
000000010000000001000011100011001111000001100000000000
000000010000000000000110100111101111000000100000000000
000000010000000001000010000111101110010000110000000000

.logic_tile 2 27
000000001100001001100111100000001111010010100000000000
000000000000000001000100000101011000000010000000000000
000000000000001000000000010001111110000110000000000000
000000000000001001000010000000011001000001010000000000
000000000000001111100000000101101010000000100000000000
000000000000001001100000000000001100101000010000000000
000000000000000011100000010111111011000000100000000000
000000000000000101100010000000001011101000010000000000
000000010000001000000000001011100001000001010000000000
000000010000000101000000001001101010000001100000000000
000000010000000000000110010001000000000001010000000000
000000010000000000000010100001001010000010010000000000
000000011110001000000000010101011011010100000000000000
000000010000000001000011100000001101100000010000000000
000000010000000101100111000011000000000001010000000000
000000010000000000000100000111001010000010010000000000

.logic_tile 3 27
000001000000000000000000001000011010010110000000000000
000010100000000000000000001111001101000010000000000000
000000000000001000000010100001100000000000010000000000
000000000000000001000010101111001011000001110000000000
000000000000000000000000000101001111000100000000000000
000000000000000101000010100000111100001001010000000000
000000000000000000000010011011000001000010100000000000
000000000000000101000110001111001010000010010000000000
000000011100000011100000000101101010001001000000000000
000000010000001001100011101111100000000101000000000000
000000010000000000000000000111011000001000000000000000
000000010000000001000000000101110000001101000000000000
000000010000000000000110001011011010000110000000000000
000000010010000000000010001101000000001010000000000000
000000010010000001100111000111100001000001000000000000
000000010000000000000110011111001001000011010001000000

.logic_tile 4 27
000000100100000001100010010101100000000001110000000000
000000000000000000000110100011101101000000010000000000
000010100000010000000010100101011100000110000000000000
000000000000100000000000001001100000001010000000000000
000000001100000000000010001101000001000010100000000000
000000000000001111000110110101001100000001100000000000
000000000000001001000000001000001100000000100000000000
000000000000001011100010101111001011010100100000000000
000001010000001001000000010001000000000001010000000000
000000110000001001000010001011001100000001100000000000
000001010000001001000000001001011101010000010001000000
000000010000001001000010010101111001100000010000000000
000000010000000000000000000011101101010010100000000000
000000010001000000000000000000001100000001000000000000
000000010100000000000000011000001100010000000000000000
000000010000000000000010001111001000010010100000000000

.logic_tile 5 27
000000100000100000010110101001100000000001010010000000
000000000001000111000000001101101110000010010001000000
000000000000001000000110100111011010001101000000000000
000000000000000101000010101001000000000100000001000000
000100100000011000000000000000000001000000100010000000
000100000000000101000000000111001001000000000010000000
000000000100000101000010100001101110010100100000000000
000000000000000000100100000000101010000000010010000001
000100110000000001100011110111101101111110110000000000
000100011010000000100110001011111110101010110010000000
000000010000000000000110000000001111000000100010000000
000010010000000000000100000101001001010100100000000000
000000010000000011000000001001000000000001010010000000
000000010000010000000000000001101110000001100000000000
000010010000000001100000010001000001000001010000000000
000001010000000000000011010011001101000001000010000000

.ramb_tile 6 27
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000001110010111000011110101101100000001010001000000
000010100000101001000011001011001111010000100000000000
101000000000000001000111100001000000000000000110000000
100000000000000000100100000000000000000001000011000000
110000001010100111000000000011101000001000000010000000
000000001111001111000000001011010000001001000000000000
000001000000000001100111101111101011000001000000000000
000000000110010111100011111101101000101001000000000000
000100111000001011100000000111011001010000100000000000
000111110001010111100011110011011010110000010000000100
000000010000001011100000010001011100000000100000000000
000000010000001111000011110000101000001001010000000000
000000010000000000000111100011011011000000010000000100
000000010001010001000100001011001101010100100000000000
110000110000000111000110100000011010010000100000000000
110000010000000000100000000001011010010100000010000010

.logic_tile 8 27
000001000000000101000110000000011101000100000000000000
000010100000000000100000000000001010000000000000000000
000001000000001101000010111011111010010000000000000100
000000000001010001000011111001111000010000100000000000
000000000000000000000011110101001100010010100010000000
000000100000000000000111011101101100010110100000000000
000000100000000101100111011011011100010111100000000000
000001001000000111000011110101101110000011110000000000
000000010001001101100111100001011010100001000000000000
000000010000100001000110001111101101101001010000000000
000010011000000111000110011111011001111100000000000010
000001010000001001000011110101001101011100000000000000
000100011101010111100110101011011011010110000000000000
000110110000100001100000001001101111101011100000000000
000000010000000000000010101000000001000000000010000100
000000010000000000000100000001001011000010000010100111

.logic_tile 9 27
000000000000001000000110000111011111010110000000000000
000000000000001001000000000000101111000000000010000000
000010001000000001100000010001111001000010000000000000
000000000000000111100010000111011100000000000000000000
000000000000011011100110011111101000000000000000000000
000000000000001001000010000111110000001100000000000000
000000000000001111000000000101000000000001000010000000
000000000001011011000011110011000000000000000000100011
000001010000001001000000000101011010010110000000000000
000000010000000011000000000000111000000000000000000000
000000011010001001100111011101011101111001000000000000
000000010000001011000111101011101010110100010000000000
000001010000000000000000000011111011000000000000000000
000010110000000001000010010000101010100000000000000000
000001010000001011000110011011011100000000000000000000
000000010000001111000011010001011010010110000000000000

.logic_tile 10 27
000000000001001001000110100111101100000001000010000000
000000000000001011100010110111011100000001010000000000
101000000000001001000011000000000000000000100110000001
100010000110000101100000000000001111000000000010000011
110000000000000011100000011011101010000100000000000000
110000000000000101000011101011010000000000000000000000
000000000000000001000000000101001000001000000000000000
000000001000000000000010000101010000001001000000000000
000000011000000011100110110111111100001100000000000000
000000110000001111100010001001111000000100000000000000
000000010000000011000110000101111111010111100000000000
000000010000000000000010000001011011000011110010000000
000000010000000111100011111001111000100000010010000000
000000010000000000000011110001101101000000100000000000
000000110000001011000010010111111110000110110000000000
000000010000000001100011101001011100000111010000000000

.logic_tile 11 27
000000000000000011000111111111111000111001000000000000
000000000000001001100110111111111010110100010000000000
101010100000000101000011100101111001111000000000000000
100000000000000011100010111111101011010000000010000000
110000000000001011100111000000000001000010100110000011
000000000001010111010110101001001101000000100011000000
000000000000001101000010010000001010000000000000000000
000000000000100001100010011011011010010000000000000000
000000010010001000000011101001011100001100000000000000
000000010001001001000000001001100000000100000000000000
000000110000000001100000000011011010010000100000000000
000000010000000000000010110111001011100000000000000000
000010111010001101100000001001011010000011000001000000
000001011110000001100010000111001000000111000000000000
000000010000000011100011010111000001000000010000000000
000000010000000000000011111001001000000001010000000000

.logic_tile 12 27
000001001000100000000000000000001000001100111100000000
000010100001010000000000000000001100110011000000010000
101100000000001000000000000000001000001100111100000000
100100000000000001000000000000001100110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000100000110011000000000010
000000010110001001100000000000001001001100111100000010
000000010000000001000000000000001000110011000000000000
000000010110000000000000000101101000001100111100000010
000010010000000000000000000000000000110011000000000000
000001011000010000000000010111101000001100111100000000
000010110000100000000010000000100000110011000000000000
010000010000000000000110010111101000001100111100000000
100000010000100000000010000000100000110011000000000010

.logic_tile 13 27
000001000000100011100111101101011011101000010000000000
000010000001001011000111001001001110001000000000000000
101000100110001011100000010001011101000010000000000000
100001001010001111000010101001101111000000000000000000
010000000000000101100111011101001101101000000000000000
110010100111001011000110100111011000100000010010000000
000000100000000101000011000111011011100000000000000000
000001000000000001100000000001001110000000000001000000
000001011001001111000010110001111100000010000000000000
000000010001111111100111101011011100000000000000000000
000100010000000111000011100001011111101000010001000000
000100010000000111000100001101001100000000010000000000
000000010000000001100000001101001100100000010000000000
000000010000000000000000000111001010101000000000100000
000000010000001001000000010000011010000100000100000000
000001010001000001100011110000010000000000000010000000

.logic_tile 14 27
000000000000011000000000000000011000000100000100000000
000000000001101111000000000000010000000000000010000000
101000000000001000000010000001100000000000000100000000
100000000000001111000100000000000000000001000000000001
110100100000001111000011100000001010010000000000000100
110101000000000001100100000000001101000000000000100000
000000000000000000000000000101000000000000000100000000
000000000000010001000000000000100000000001000000100100
000001011001010000000000000000000000000000000100000000
000010010000100000000010010101000000000010000010000001
000000010000000000000010100111100001000000000000100000
000000010100000111000000000000101101000000010000000010
000000010010000000000010010101100000000000000100000000
000000010000000000000011100000000000000001000010000000
110000010000000001000110100001011111100001010000000000
010000010001000000000010111111001111110011110001000000

.logic_tile 15 27
000000001010000000000000000011100000000000000110000000
000010100001000000000000000000000000000001000000000000
101000001010000000000000011001100000000001000000100000
100000000000000000000010001101100000000000000000000000
000001000000000000000011000000000000000000000100000000
000000101000000000010000001111000000000010000000000000
000000000000000000000110000000000001000000100100100000
000000001100000000000110110000001110000000000000000000
000001011010000000000000001000000000000000000100000100
000010111110000000000000001101000000000010000000000001
000000010000000101100000000000011110000100000100000010
000000010000000000000000000000010000000000000000000001
000000011100000000000110110111000000000000000101000000
000000010000000000000010100000100000000001000000000000
110000010000001111100110100000001010000100000100000000
110000010000000101100000000000010000000000000001000000

.logic_tile 16 27
000000001000100011000111110101000000000010000110000000
000000000000010000100010010000000000000000000000000000
101010000000000000000111100101011010101001010000000000
100001000000100000000111111111011011100000000000000000
110001000000101001100111110101001111101000010010000000
110010000001000001100110010101101100010100000000000000
000000001000000001000111000101001010101000000000000000
000000000100000000000000000001101011110100000000000000
000000011110100000000111000101011001101000010000000000
000000010001000000000100000101111101010100000000000010
000000010001101000000000001101101010101000000000000001
000000111010001011000010001111001011111000000000000000
000010110110001000000111110011011110101001010000000000
000000010000001011000111000101101001010000000001000100
010010010000000000000000010001101010101000000000000010
100001010000000001000011111001101011111000000000000000

.logic_tile 17 27
000000000000001101000011000111100000000000000100000000
000000100100000011000010100000000000000001000001000100
101000000000000111000110111000000000000000000100000000
100000000000000000100111101101000000000010000010000001
000000001000100101000000001001001011101000010010000000
000000000000010000000010100111011001100000010001000000
000000000001000111100110001001001000100000010000000000
000001000000100000100010101111011000110000010001000100
000001010000000000000000000001001000101000010000000100
000010010111000000000010001001011101100000010000000000
000000010000000001100000001101101110001001000000000100
000000010000000000100000000011110000001101000000000000
000000010110000001000111101101011000110000010010000000
000010110000000000000100001111111010110000000000000000
010000010110001011100010001111001000100000010000000000
110000010001010001100010000001011000110000100000000000

.logic_tile 18 27
000000000110010000000010101111101100111001110000000000
000000001110100000000111101101001001101000000000100000
101000000000000111000000001111111010110001010000000000
100100000010100101100000001011011101110001100010000000
110000000101101000000011011001101010101000000000000000
000000000000011011000011111101001011111001110000000100
000010100000001111100111000111011011010000100010000000
000000000000000011000010011001111111010000010000000000
000000010000000101000010010011111010110000010010100000
000000010001010000100010011011001110110000000000000000
000000010000000111100010100000011001000110100000000000
000000010000000000000110011111001000000000100000000001
000000010001010001100010000101011010101000010000000100
000000010000100000100111110111111101010100000010000000
010000010000001001000000010000011100000100000110000000
110000010000011011100011100000010000000000000000100000

.ramb_tile 19 27
000001000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010100000100000000000000000000000000000
000001001001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100010000000000000000000000000000000000
000100010000000000000000000000000000000000
000100010000000000000000000000000000000000
000100010000000000000000000000000000000000
000000010110000000000000000000000000000000
000010110001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000100000000111100010100001011110110000010000000000
000001001100001001000010101101001001110110010000000000
101000000000000000010111100111111000101001000000000000
100000000000001001000100000111101000111001100000000000
110000000000001001000011110001001001111000000000000000
000010000000000001100110000001011101111010100000000000
000010001000001000000011011011001010111111110101000001
000000000000101111000111110101001111110110100001100000
000000011000100001000111010001111110110110100110000010
000010110000010001000010101111111010111111110000000000
000000010000000000000000010101011110111110110101100001
000000010000001111000011000011001010111101010001000000
000001010000001001100011101001001100100100010000000000
000010110000000111000111110011011110110100110000000000
000000010000100111100111111101101100101011110100000110
000000010000000001100110001101111011111011110010100000

.logic_tile 21 27
000010100000000001000111110001001110000010100000000000
000001000000000001100011110001001111100001010000000000
101000000000001001100000000000011100000010100000000000
100000001000000001000000001101001101000010000000000000
110000001000100001000000010011111011001000000000000000
000000000001000001000011010111101010010100000000000000
000000000001000111100111000111100000000000000100000000
000000000000001001000000000000000000000001000000000000
000001010000001000000110100001101001000000010000000000
000000110000000001000100001001011101000001010000000000
000000010000001111000111011101011010010100000000000000
000000010010000111100110111111011010001000000000000000
000001010001000001100011100000000000000000000100000000
000010110001101111000000001001000000000010000000000000
000000010000000111000000011001101101000001000000100000
000001010000000000100011000011001101000001010000000000

.logic_tile 22 27
000000000000001001100000010001001111000001000000000000
000000000000001111000010000111011111000000000000000000
101000000000001011000000001001001011001111110000000000
100000000000001111110010010011011110001001010000000000
110000000000000111000111001011000001000010100000000000
000000000000000000000000000001101001000010000000000000
000000000000000000000000001111101100000000000000000000
000010101010000000000000000001011100100001010000000000
000010110000101011100010001000000000000000000100000000
000001010001010001100111000001000000000010000000000000
000000010000000001000000001000000000000000000100000000
000000010000000000000000000011000000000010000000000000
000000010000001001000000010111101110011111100110100001
000000010000000111000011000011101001101111110010000001
000000010000000011100111100000001010000100000100000000
000000010000000001100011110000000000000000000000000000

.logic_tile 23 27
000000000000001011100110000001000000000000000100000000
000000000000001011000000000000000000000001000000000000
101000000000000111100000001111111010001100000010000000
100000000000000000100000000011001001000100000000000000
110010000000000001000010000001100000000000000100000000
000001000000000111000011100000000000000001000000000000
000000000010000001100011110011011111001000000000000000
000000000000001001000011001011111011001110000000000000
000000010000000000000111001101011010000100000000000000
000100010000000000000010001101101010101000010000000000
000000010000001111000010000001001011000110000000000000
000000010000000001100011110000011101000001000000000000
000010110000000000000000001101011111000010000000000000
000001010000000000000000001011001100000011000000000000
000000010000000101100011100000011110000100000100000000
000000010000001111100000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000100010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000001101000000000001111010010000000000000000
000000000000000001000011100000011100101001000000000000
000000000000000001100111000001101101000000100000000000
000000000000000101000110100000101011101000010000000000
000000000000000101000000000001001010000001000000000000
000000000000000001000010101011001000010110000010000000
000000000000000001000000011111111000111001110000000000
000000000000000111000010001001101011101011110010000000
000000000000001001000010100011001010000001000000000000
000000000000001011000010100101001000101001000000000000
000000000000000111000010001000001001000110000000000000
000000000000000000100000000011011101000010100000000000
000000000000000000000000001101101110000010000000000000
000000000000000000000010000111010000000111000000000000
000000000000000111000110000001011010010000100000000000
000000000000000000100000001011001100010000010000000000

.logic_tile 2 28
000000000000001011100111000101011000000000010000000000
000000000000000011100110100101101000001001010000000000
000000000000000101000110001011011110000110000010000000
000000000000000101000100001011100000000100000000000000
000000000000000101100000001111001010000110000000000000
000000000000000001000010111101100000000101000000000000
000000000000011000000011101001001010000000100000000000
000000000000000101000010110001001000100000110000000000
000100000000001000000000000101101110000010110000000000
000100000000000101000011111111101100000000100010000000
000000000000000000000110001111001110100100000000000000
000000000000000000000000001001011001101000000000000000
000000000000001111000011110001100000000001010000000000
000000000010000001100111011001001000000001100000000000
000000000000010001100000001000011000010110000000000000
000000000000000000000000000101001011000000000000000000

.logic_tile 3 28
001101000000000101000010100000011111000100000000000000
000100100000000000000110101001011000010100100000000000
000000000000001000000010111011111000001001000010000000
000000000000000011000010101001000000000101000000000000
000000000000000001000110101001000001000001010001000000
000000000000000000000000001001001000000010010000000000
000000000000000000000010011101001100000010000000000000
000000000000010101000010101111110000000110000000000000
000101000000000000000000001101101111010111010000000000
000110100000000000000010111111101000101011010000000000
000000000000001000000000001111011100000001110000000000
000000000000001001000010100111111001000001010010000000
000000000000000000000010010101101111000100000000000000
000000000000000001000010010000011011101000010000000000
000000000000000000000110010001101010000110000000000000
000000000000001111000010000000001000101000000000000000

.logic_tile 4 28
000001100000000011100010011011100001000001000010000000
000010100000000111000011000101101011000010100000000000
000000000100100000000110100011101010101011010000000000
000000000000000000000010110001111011011011100010000000
000000000000001111000110110011101110000010000000000000
000000000000000101000011000101010000000111000000000000
000000000000000001000010001101111010001001000010000000
000010000000001111000000001001010000000001000000000000
000000000000100000000000011101000001000000100000000000
000000000001000000000010011101001010000000110000000001
000000000000000101100011111001101001100000110000000000
000000000000000000100110001111111010100000010000000001
000101000000000000000111100001001000101001000000000000
000100100000000000000110000001011101000010000000000000
000000000000000000000000000001101111001111100010000000
000000001010000000000010111101111010011111100000000000

.logic_tile 5 28
000000001100100011100111010011111110001001000010000000
000000000001000000010110101111110000001010000010000000
000000000001010001000011110001111110000110000000000000
000000000000000111100011110001000000000101000000000000
000000001100100000000011101101001101010000100000000001
000010100001000000000010111001111011100000100000000000
000000000000000011100011101000011101000100000000000000
000000000000000000100100000111011000010100100010000000
000000000000000001100111001000011000000110000000000000
000000000000000000000000000111011011000010100000000000
000000000000000000000110011000001111010000100000000000
000000000000000000000010000001001110010100000000000000
000000000000000001100110001001000001000010100000000000
000000000000000000000000000101101110000001100000000000
000000000000001011100000011001000000000001110000000000
000000000000000001000010110001101100000000010000000000

.ramt_tile 6 28
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101100000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 7 28
000100001100000000000000010001101100000001000010000000
000100100000100000000011110011101011101001000000000000
000000000000001111000110010001101110001001000000000000
000000000000001011000111100111011101000110100001000000
000000100000000000000010101101111100000001000000000000
000001000001001111000111100111000000000110000010000000
000000000000000111100010000101111110100000010000000000
000000000100001011100011101011011011010010100000000100
000000000000000001000010000111101101110110100000000000
000000100000001111000010011011101100111111110010000000
000000000000000111100000000000011001000110000000000000
000000000000000111000011110101011110000010100000000000
000000001000001111000011100011011000011011100000000000
000000000001000101000100001001001110001011000000000000
000000000000000111000011010011111011000000100000000000
000000000000001111100010000000111011101000010001000000

.logic_tile 8 28
000001001110001000000110001001101111010000100000000000
000010000000000011000110011001101010100000000000000000
000000000000000111100010111111100001000000000000000000
000000000000000000000011001011101110000010000000000000
000100000000110001000110000001101100000111100000000000
000100000000110000100100000011001010001111100000000000
000010100010001001100000001111001010010111110000000000
000000000000000011000000000101001001000011000000000000
000000001100000001000110001001100000000010000000000000
000010000001000001100000001011001000000011010000000000
000000001010000000000110000011001111001001010000000000
000000000000000000000010001011001010010110100000000000
000101000000001111100011010001111110000010000000000000
000100100000000011100010001111010000001011000000000000
000010000000001000000110101001001010110000110000000000
000000000000001101000010000001111111000000110000000000

.logic_tile 9 28
000000000110101111000010100011101000011111100000000000
000000000001011011000000000111011100000011000000000000
101000000000001000000000010111100000000000000000000000
100000000000001111000010111111001010000000100000000000
110000000110101001100010100011101100000111000000000000
000000000000010001010111100001001101001111000000000000
000000000000000000000010010101101010011111100110100000
000000000000001111000110001011101000001111100010000010
000000000000101111000111101101011010000111000000000001
000000000001011011100111011011100000000010000000000000
000000000010000011100110000101011101000000000000000000
000000000000001111100111110111101011000010000010000000
000001000000001111000000010000001011000000000000000000
000010100000000101100010000001011001010000000000000000
000000000000000001000000001001100001000000000000000000
000000000000000000100010101011001111000000100000000000

.logic_tile 10 28
000100000000001011000000000000001010000000000000000000
000100000000001111000010000101000000000010000000000000
101000001000000101000111100011001000010111100000000000
100000000000000000100010111011111000010011000000000000
110000000000011001100010111000001100010100100000000000
000000000010101011010011001001001110000100000000000000
000000000000000000000110000000000000000000100110100000
000000000000000000000000000000001110000000000000000001
000101000000000101000110000011101110000111000000000000
000100000000000000100110000001010000000001000000000000
000000000000001111100111010101111110101001000000000000
000000000000001011000011111101111101001001010000000000
000000000000000111100000010001111101000011110000000000
000000000000001111000011011101011101000001110000000000
110000001000000000000011101011011110010111100000000000
010000000000000000000100001001111011000111100000000000

.logic_tile 11 28
000100000110000111000111100111011110000000000000000000
000100000000000000100110111011000000000001000000000001
000100000000000000000010110101011100000000010000000000
000100000001000000000111010011101011010000100000000100
000010100000000011100111111001101111010111100000000000
000000000000000000000110000101111100100010010000000000
000000000000001001000010111101101101111110110000000001
000000000000001011000011011101101101110110110000000000
000001001100011111100000000001011101000001010010000000
000000100000101111000010111111001001000010000000000000
000000000000001011100110000000001101010000000000000000
000000000000001111100000001001011110010110000000000000
000000000001011000000010100111111000001000000000000000
000000000000100111000110111001010000001110000000000000
000010000000001000000011101101011111111001010000000000
000000000000001111000110010101011111101000100000000000

.logic_tile 12 28
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000001010000
101000100000000000000000000111001000001100111100100000
100000000000000000000000000000000000110011000000000000
000000000000101000000110000111001000001100111100000000
000000000001000001000000000000100000110011000000000000
000000000000001001100000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000010000000000000000000000101101000001100111100000000
000001001011000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000100000
000000000000010001100000010111101000001100111100000000
000010100000100000000010000000100000110011000000000001
010000000000000000000110010111101000001100111100000001
100000000000000000000010000000100000110011000000000000

.logic_tile 13 28
000100000000100000000010000001100000000000000100100000
000100000001010000000111100000000000000001000010000000
101000100000000111000010110001001100100000010010000000
100001000000000000000010001001111110101000000000000000
110001000110000001000000010001101011000000110000000000
000010000000000101100010100101101010000000100000000000
000000000000000011100010001001111011111100110000000000
000000000000001111000100000111111010101000010001000000
000000000000000000000000011101001000100000010000000000
000010100110000000000011001011111001100000100010000000
000000001000000111100010010111101111000100000000000000
000000000000000111100011010000101101000000000000000000
000001000000001111100111010111000000000010000000000010
000010001001001001100111101111100000000000000001100000
110000000000001011100010001111101000101000000000000000
010000000000001011000000000011011001011000000010000000

.logic_tile 14 28
000000000000000000000000000000000000000000000110000000
000001000000000000000011100111000000000010000000000000
101000001010000000000000001000000000000000000100100000
100000000000000000000010100101000000000010000000000000
010000000000001111000000000000000001000000100100000100
010000000000000001000000000000001010000000000000000000
000000001000001011100000000000001010000100000100100000
000000000000001011100000000000000000000000000000000000
000001000000000000000000000111000000000000000100000010
000010000010100000000000000000000000000001000000000000
000100000000000000000000000000011110000100000100000000
000000000000001111000011110000000000000000000000100000
000000000000100001000000000000000001000000100100000010
000000100001000001100000000000001101000000000000000000
110000000110000001000000000000011000010000000000100000
010000000001010000000000000000011010000000000000100000

.logic_tile 15 28
000000000000000000000110000000000001000000100100000000
000001000010000000000100000000001010000000000000000100
101100000000000000000110001000000000000000000100100100
100000000001001111000100000101000000000010000000000000
110000000010000001100010010000000000000000100100000000
010001000010000000100010010000001010000000000000100000
000000000000001001100000001000000000000000000100000001
000000000000001001100000001001000000000010000000000000
000000000000000000000000010001000000000000000100000000
000000100000000000000011010000100000000001000010000000
000000000000000001000000000101000000000000000100000010
000000000000000000100000000000100000000001000000000000
000000000110000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000010000000
011000000010000000000000001000000000000000000101000000
010000000000000000000000000011000000000010000000000000

.logic_tile 16 28
000001000001001011100000000001000000000000000100100100
000010000000000111000000000000000000000001000001000000
101000000000010000000111101001011110000000100000000000
100000000000100111000100001001011011101000010000000000
110000000000100000000111000000011010000100000100000100
110010100010000000000010000000000000000000000000000100
000010101110000011100010100101100000000000000110000000
000000000000000101000000000000000000000001000000000010
000001100000110000000011000000001100000100000110000010
000010000000110001000000000000010000000000000000000000
000000000000000000000000000011000000000000000110000010
000010000000000000000000000000000000000001000000000100
000000100000000000000010000000000001000000100100000000
000000000000000000000100000000001011000000000000100000
010000000000000000000111000101000000000000000100000000
010000000000000000000100000000100000000001000010000000

.logic_tile 17 28
000001100000000000000000000011100000000000000100000000
000010000001010000000010000000100000000001000000000100
101000000000000000000000000000000000000000100110000000
100000001110000000000000000000001111000000000000000000
010000001010000000000000001000000000000000000110100001
010000000000000000000011011011000000000010000000000000
000010100000000001000000000000000000000000000110000000
000001000000000000100000000011000000000010000000000000
000011100000100001100011000000001100000100000110000010
000011000000010001100000000000010000000000000000000010
000000000011000000000011010000001110000100000100000000
000000000000100001000010010000010000000000000000000100
000010001010010000000110011111101010011101000001000000
000001000110100000000110010101011100011110100000000000
110000001100001001100000000000011110000100000100000001
010000000000000011100000000000000000000000000000000000

.logic_tile 18 28
000110100110000000000000000000000001000000100100000000
000100000000000000000000000000001100000000000000000001
101100000001011000000000000111100000000000000100000000
100100000000001011000010100000000000000001000011000000
110000000000000000000000000000001110000100000110000000
010000001000000000000000000000010000000000000000000000
000001001000000011000000001000011011010010100000000000
000000000001000101000000000111001101000010000000000000
000000001010000000000110000000011010000100000100000000
000000101110000000000111100000000000000000000000000100
000000001010001000000111000000000001000000100100000000
000000000000001001000100000000001111000000000010000000
001000000000000000000000010011000000000000000101000001
000100100010100000000010010000100000000001000010000000
010000000000001001100000010001100000000000000100000000
010000000000000001100010010000100000000001000010000010

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001001000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000011000000000001000000100100000000
000000001111011001000000000000001101000000000000100100
101000000110100111000010111111001100110100010000000000
100000000000011111100111101011101100111001010000000000
110000000001010000000110011111111010110101010000000000
000000000001100011000010001011001000111000000000000000
000000100110001000000000001001111111111000110000000000
000000000000001111000000001111111010100100010000000000
000001000000000111100000000001101011101000010000000000
000010000001010111000000001101001101011101100000000000
000000000000000000000111110000000001000000100100000000
000000000000000001000111010000001010000000000011000100
000000000000000000000111111001101001101111110111100101
000000001010000000000111100011111000001111110000100001
000000000000000111100011110011111110111101010000000000
000000000000001001100111011101101111010000100000000000

.logic_tile 21 28
000000000000000000000110001101101111000001110000000000
000000000000001001000111100101101101000000010000000000
101000000000001111000110100000000000000000100100000001
100000000000000101100000000000001011000000000000000000
110010100001110101100010010111001010000010000000000000
000001000000110111000011100001101100000011000000000000
000000000000001011100011110111101010000100000010000000
000000000000001011100010110000010000000000000000000000
000010100110011000000000010101111000111111100100100011
000001001111010001000010001111011110101111010001000010
000000000000000001100000011011001001001000000000000000
000000000000000000000011000101111110101000000000000000
000010101110000101100111110001111101000110100111100011
000001000001000001000111000000001011000001010010000000
000000000000001101100000001101011000111111100110100000
000000000000000011100000000101001001011111100011000000

.logic_tile 22 28
000000000000010001010000000101101100000000000000000001
000000001100100111100000000000000000001000000000000000
000000000000001001100110001011011000001001000000000000
000000000000000011000000000001101111000010000000000000
000000000000001000000010011111001101000001110000000000
000000000000001011000011111101011110000000010000000000
000000000000001001000011111000011100000010000000000000
000000000000000111000011001111011010000010100000000000
000000000000000111000110110000011010001100110000000000
000100000000000000000111010000010000110011000000000000
000000000000000011000000000000001111000110100000000000
000000000000000000100011111101001100000000000000000000
000000000000001111000110010001111111001001010010000000
000000001100000111000010001111101010000000000000000000
000000000000001001000000010001001010000111010000000000
000000000000000001000011000011011000101011010000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100100000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000100000000000000000011000101011011010000000000000000
000100000000000111000100000000111110100001010000000000
000000000000001000000000000011001100000100000000000000
000000000000000001000000000011011010101100000000000000
000000000000001111100000001000000000000000000000100001
000000000000000001100010101011001010000010000000000000
000000000000001001000111100000011001000100000000000000
000000000000000001000111101101001011010100100000000000
000000000000000001100000011001000001000011100000000000
000000000000000111100010000101101011000010000000000000
000000000000000001100110101001000001000000010000000000
000000000000000000000011101011001010000010110000000000
000000000000000001100000001011101010000110100000000000
000000000000000000100000001011001100000000010000000000
000000000000001001100000001011001110000001010000000000
000000000000001101100000000111001010000110000000000000

.logic_tile 3 29
000100000000000101100110100011011100000111000000000000
000100000000000000000010101011110000000001000000000000
000000000000000101100110111011000000000010100000000000
000000000000000101000011000011101101000001100000000000
000000000000000101000010000011001001001001010000000000
000000000000000000000010000011011111000000010000000000
000000000000000000000000000000001010010110000000000000
000000000000000001000010001111001011000000000000000000
000000001110001001000011011101111001111111010000000001
000000000000000001000010101011111000010110100000000000
000000000000000101100110010111101111001001000000000000
000000000000000000000010100011101000010100000000000000
000000000000000001100000010001001011000010000000000000
000000000010000000000010001001011110000110000000000000
000000000000000001100010000101011001010010100000000000
000000000000000000000100000000111010000001000000000000

.logic_tile 4 29
000000001110100000000010000000011010010110000000000000
000000000011010000000010011111001011000010000000000000
000000000000001000000111010111101101000000100000000000
000000000000000011000111000000101110101000010000000000
000101001100001001000011111111000000000011100000000000
000110100000000001000011010001101010000010000000000000
000000000000001000000000000111101100001001000010000000
000000000000000011000000000101100000000101000010000000
000000000000001101100000000011011001000110100000000000
000000000000000011100000000000011000000000010000000000
000000000000000000000010000001111100000010000000000000
000000000000000001000100001001000000001011000000000000
000000001110000000000110100000001011010000000000000011
000000000000000000000110000000011001000000000010100010
000000000000001000000110001000001001010010100000000000
000000000000000001000000001011011010000010000000000000

.logic_tile 5 29
000000001100001111100111011000011101000000100010000000
000000000000000101100111100101001000010100100001000000
001000000000011101000111110111111001010100000010000000
100100000000100001100010000000111010100000010000000000
010000000000000101100000011101011100110000000000000000
010000000000000000000011000111101110110010100000000000
000000000100001101000111101101000001000001010010000000
000000000000000101000110100111001100000001100000000000
000001000000001101000000000000011011010000000000000000
000010100000001011100011110001011111010110000000000000
000000000000000101100011101111111100111110100000000000
000000000000000000100111111011111000101110000000000000
000100000000100001100000000001101001010010100000000000
000100000001010000000000000000111011000001000000000000
000000000010001001100010001011001100101000010101000000
000000000000000001000000000001011100010101110000000000

.ramb_tile 6 29
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000111100000000000001111000110100000000000
100000000001000000000010111101011101000000100000000000
110000000000000111100010010000000000000000000000000000
010000000000000001000111110000000000000000000000000000
000000000000000000000111100011100000000001110000000000
000000000001000000000111101011101111000000100000000000
000000000000011011100111110111111110011100000010000000
000000001110101111000111100111011100000100000000000000
000000000000000000000111101000011011010010100010000000
000010100000000000000110010001011101000010000010000000
000100000000010111000111110011101010000111000000000000
000100000010100000000011111101100000000001000000000000
000000000000000000000000000001101011110001010101000000
000000000000000001000010000011101011110010010000000000

.logic_tile 8 29
000001000000000011100111000111111111110101010000000000
000010100000000000100000000111101011111001010000000000
000000000000000000000000001000001011010000000000000000
000000000000000101000010100011001110010110000000000000
000000000001110101100000001001000001000011100000000000
000000000100110000000010001101101100000010000000000000
000000000000000000000011111101000001000001010000000000
000000000000000000000110101101001110000001100000000000
000001000110000000000000010111111101010000100000000000
000010000000000000000010000000001001101000000000000000
000000000000001001100000001000001101010000000000000000
000000000001000111100000001101011110010110000000000000
000000001000000001000000001001001010000111000000000000
000010100000000000000000001101010000000010000010000000
000000000000001000000000011001111000001000000000000000
000000000000000011000010000111010000001101000000000000

.logic_tile 9 29
000010000000001001100110111000001111010000000000000000
000001000000001011000010100001001100010010100000000000
000000000001011000000000010101100000000001110000000000
000000001010001001000011001101001001000000100000000000
000000000000001000000111110000001110010000000000000000
000000001000000111000110001001001110010010100000000000
000000000000001001000000001101011001010000000000000000
000000000000000101000000001011111111110000000000000000
000000000000000001000000001111011110001000000000000000
000000100000000000100000000011000000001110000010000000
000000000000010000000110011000011010010000000000000000
000000000000000001000010100101001001010010100000000001
000000000000000111000000001001001100000111010000000000
000000000000000001100000001011001000000111100000000000
000000000010001000000000010101100001000000010000000000
000000000000001001000010000101001010000010110000000000

.logic_tile 10 29
000000000000000001100111111011100001000000100000000000
000000000001010000000110100011101001000000000000000000
000000000000000011100110100000011111010110000000000000
000000000000000101100010011001011110000010000000000000
000000000000001000000000000101011110000101000000000000
000000000001010001000011111001010000000110000000000000
000000000000000101000000001101101100100001010000000000
000000000000000000000000000001001100101001010000000000
000100000000000011100000000111001011110000010000000000
000100000000001111100011001011111100010000000000000000
000000000000000000000011111011011100000001000000000000
000000000000000001000110101001011100100001010000000000
000000000001000000000000010111101010000100000000000000
000000001000000000000011100000100000000000000000000000
000000000000000000000011110001111100001001000000000000
000000000000000001000110110001000000001010000000000000

.logic_tile 11 29
000000000000001000000000000000001101000000100000000000
000000000000001111000000000000011000000000000000000000
000000000001011000000111011001011000000000010000000000
000000000000111011000011011011001111000001110000000000
000000000000101000000010100101011100101010000000000000
000000000001010001000100001101001110010110000000000000
000000000000000011000110101011001100000110000000000000
000000000001010000000000000111010000001010000000000000
000000100000001000000110011001111100000110000000000000
000000000000001111000011110111110000001010000000000000
000000000000000001000111100001111011000110100000000000
000000000000000000100100000000101101000000010000000000
000000001100101001100000000000011101010000000000000000
000000000001000111000010001101001011010010100000000000
000001000000001011100000001101100000000000010000000000
000000000000001111000000000011101110000001110000000000

.logic_tile 12 29
000000000000100000000000010000001000001100111100000000
000000000001010000000010000000001100110011000000010000
101000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000010
000000000000000000000110000000001000001100111100000000
000010100000000000000000000000001001110011000000000010
000000000000000000000000000101001000001100111100000001
000000000000000000000000000000100000110011000000000000
000001000000001000000000000111101000001100111100000000
000000100000000001000000000000000000110011000000000010
000000000000000000000000010111101000001100111100000000
000000000001000000000010000000000000110011000000000010
000000001100000001100000000000001001001100111100000001
000000000000000000000000000000001101110011000000000000
010000000000001001100110000111101000001100111100000000
100000000000000001000000000000100000110011000000100000

.logic_tile 13 29
000010000000001101010000011111011011001001000000000000
000000000000000101100011010101111111000101000001000000
000000000000001000000111001001011110101000010000000000
000000000000001011000000001001001110000000100010000000
000000000000000000000000011001111111101001000000000000
000000000000000000000011000001101110100000000001000000
000000000110001001000011111001011111100000010000100000
000000000000000011000111101011101001010000010000000000
000000000000000000000000001001101010100000010010000000
000000000000001101000000000111111111101000000000000000
000000000000000011100010101111101101100000000000000000
000000000000001101100100000011001001110000100010000000
000000000000001000000010111001111011101000010000000001
000000000000000011000111100011101110001000000000000000
000000000000001001000010000000011010010010100000000000
000000000000001001000000000000011000000000000000000100

.logic_tile 14 29
000000000000000001100000000101100001000000000000000000
000000000000100000000000000000101101000000010001100000
101100000000000000000110000111111010000100000000000000
100100000000001011000000000101111110010100100000000000
110000000110101111100011111001001111011100000000000000
010000000001000111000110000111011000001100000000000000
000000000000000101100110011000000000000000000000100010
000000000000000000100011011001001101000000100000000000
000000000000001000000010000000000000000000000000000010
000100001000000101000010010011001110000000100000000100
000000000000000000000000000111101010101000000000000000
000000100000001111000010100111101101100000010000000000
001000000000001001000000010111101010001100000000000000
000000001000001111000010011101110000001000000010000000
010000001000000001100111010000011100000100000100000000
110000000000000000000010010000000000000000000000000000

.logic_tile 15 29
000000000000000000000000010000001100000100000100000000
000000000000000000000011110000000000000000000000000000
101100001000000111000000001000011110000110000010000000
100100000001010000100000001011010000000010000000100100
010000000000000000000010000000011010000100000100000101
010000000000000000000000000000010000000000000000000000
000000000000001001000111010000011100000100000110000000
000000000000001011000011000000010000000000000000100000
000000000000000001000000000000000000000000000100000010
000000000001010000100000001101000000000010000000000000
000000000000001001000110000101100000000000000100000000
000000000000000111000010010000100000000001000001100000
000000001010000000000000000001100000000000000100000010
000000000001000000000000000000000000000001000000000000
010000000001010000000011101011100001000011110011000110
110010100010000000000100000101001100000001110001100001

.logic_tile 16 29
000000000110001101000010010111000000000000000100000000
000000000001110101000111110000000000000001000000100000
101000001010000001100000001111101010000010000000000000
100000000000000000000010110111111000000000000000000000
110000000001011111000110000001011100000000000000000100
000110100000101101100011010000110000001000000000000010
000000000100001111100000010011101001000001010000000000
000000000000000001000011110101011010000110000000000000
000000000001011001100011001000011010010110000000000000
000100001000101101000000001011011000000010000000000000
000000000000001000000011000101011010000000110000000000
000000000000000011000010011101001100000000100000000000
000000000000001001000000000001111110110110100101000010
000001000000001011000000000011011110111111110010000010
000000000000000000000111000001100000000001000010000000
000000000000001111000110001011100000000000000000000001

.logic_tile 17 29
000000000000001000000000000111100000000000000100100100
000000000000001111000000000000100000000001000000000000
101000100000001000000111000000000000000000000110000000
100001000000001111000000001101000000000010000000000000
110000000000101000000000010111100001000011110010000001
010000000000011011000011000001001111000011100001000000
000000000000000000000111100000011100010000000001100000
000000000100000000000100000000001010000000000000000000
000000001010100000000010010000000001000000100100000000
000010100000000000000011100000001110000000000000000011
000000000100000000000000000000011010000100000100000010
000000000000001101000000000000010000000000000000100000
000001000000000000000000010111001100000000000001000000
000010000000001101000010000000010000001000000000100000
010000000000001111000010010000000001000010100010000001
010000000000001011100010111111001001000010000000000110

.logic_tile 18 29
000000000000000000000011111011001110110101010000000000
000000001100000101000011111111111100110100000001000000
101000000000101000000000000001011000001001000000000000
100000001000010001000000001011101011000001010010000000
110000000001010001000000010111100000000010000000000000
110000000001100000100010001011101010000011010000000000
000001000000000111000111001000000000000000000110000000
000000000000000000000000001011000000000010000010000010
000000000000000011100111000000001001010010100000000000
000000000000000001000010000001011101000010000000000000
000000000000100000000111010011111010000111000000000000
000000000000000000000111110011110000000001000001000000
000000000110000000000111110111100000000000000100000000
000000001100000000000111000000000000000001000001000100
011000000110000011000010010000011110000100000110000000
110010000000000011000011110000000000000000000000000000

.ramb_tile 19 29
000000001000000000000000000000000000000000
000000001100000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000001000000000001111010000110000000000000
000000000000000000000000000011110000001010000000000000
101000000000000000000010010000000000000000000100000000
100000000000000111000111010001000000000010000000100100
110010000000000111000111111101100000000011100000000000
010001000000000011000010001101101010000001000000000000
000000000000100011100011110001101110010000100000000001
000000000000000000100011110111111010100000100000000000
000010000000000000000000011101001010010100000000000000
000001001100000001000011100001101111011000000000000010
000000000000001111100000000000000000000000000100000100
000000000000001111100011111111000000000010000000000010
000000000000101000000111001101100001000001110000000000
000000000000010001000010001011101010000000100000000001
110000000100000000000000011111001011101000100000000000
010000000000000000000011011111111100111100100000000000

.logic_tile 21 29
000000000000100000000000000000000000000000000000000000
000000001110110000000000000000000000000000000000000000
101000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000001000000
000000000000001000000000000000000000000000000000000000
000000001100001111000000000000000000000000000000000000
110000000000000011100000000000000000000000100110000000
110000000000000000000000000000001110000000000001000000

.logic_tile 22 29
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000001000000000010000001100000100000100000000
000000000010000001000010000000010000000000000010000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000100000000111000000000010000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000011000000001001011000010010100000000000
000000000000000000000000001101001111011111100000000000
001000000000000101100000000111001100010000000100000000
100000000000000000100000000000101100101000000000000000
010000000000000000000111100000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000001000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000001000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
001000000000000000000000001001111010001001000000000000
100001000000000000010010101011100000001010000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000001000000010111100001000000010000000000
000000000000000000000010110001001011000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000100000000
000000000001010000000100000001000000000010000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100010110000000000000000000000000000
010000000000000001100000000000001110010000100000000000
100000000000000000000000001111001100010100000010000000

.ramt_tile 6 30
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000100000000000000000000010000000000000000000000000000
000100000000000000000011010000000000000000000000000000
001010100000001000000000000000000000000000000000000000
100001000000000111000000000000000000000000000000000000
010000000000100000000111100101101011010010100000000000
010000000001000000000111001111111110011111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000100000000000000000000010000000000000000000011000011
000100000000000000000010000000000000000000000011100101
000001000000000000000000000001101010000000000000000000
000000000000000000000000000000011011100000000000000000
000000000001000000000010001111100000000000010100000000
000000000000000000000000000111101101000000110001000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000001000011100010100100000100000
000000000000000101000000000011011110000100000000100000
000000000000000101000010100101001111010000000000000101
000000000000000000000000000000101100100001010000000000
000000000000100101000110000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000000110000000000000000101000001000001110000000000
000000000000000000000000001011001001000000010000000000
000000000000000000000111000011001010000010000010000000
000000000000000000000000000000100000000000000000000000
000000000000001001100110001001000000000001010000000000
000000000000000001000000000001001101000010010000000000
000010100000000011100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000001000001010000100000000000000
000000000000000000000000000001001101010100100000000000

.logic_tile 9 30
000010000000000000000110101101011110000001000000000000
000001000001000000000000000001111110100001010000100000
000000000000001001100110101001111111001010110000000000
000000000000000001000000000101001110000110110000000000
000000000000000001100000010101011111000000000000000001
000000000000000101000011010000101010000001000000000000
000000000000001101100000000000011100000000100000000000
000000000000000101000000000101011100010100100000000000
000000000000000101100110000011101011000100000000000000
000000000001010000000000000000101101101000010000000000
000000000000000000000110000101111111000110110000000000
000000000000000000000110001011001110000101110000000000
000000000000000001000000000001101001111111100000000010
000000000000000000000000000111011111011111100000000000
000000000000000111000111011101011111001000000000000000
000000000000000001000110101001011110101000000001000000

.logic_tile 10 30
000010000000000000000000001011111111110110000000000000
000001000000000000000000000001111110110000000000000000
000000000000000000000000000101101010001000000000000000
000000000000000101010000000111000000001101000000000000
000000000000000101000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000100000000000100100000000000000000000000000000000
000000000000011001100000000000011111000100000000000000
000000000000101111000000000111011110010100100000000000
000000000000000101100000010011001011010000110000000001
000000000000000000100010100011011100000000100000000000

.logic_tile 11 30
000000000000000011100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000011100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000101000000001000011010010000000000000000
000000000000000101000000000101001000010110000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000101101000000100000000000000
000000000000010000000000000000011010101000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000111001000001100111100000000
000000001000000000000000000000000000110011000000010000
101000001100000000000000010111001000001100111100000000
100000000000000000000010000000000000110011000000000001
000000000000000000000110000000001000001100111100000000
000000000010000000000000000000001101110011000000000001
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000001100110000000001001001100111100000000
000100000000000000000000000000001100110011000000100000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001001110011000000000100
010000000000001000000000001000001000001100110100000000
100000000000000001000000001011000000110011000000000000

.logic_tile 13 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000001000000001100110100100000
100000000000100000000000000011100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000111100110010000000000000000000000000000
000000000000100000100011100000000000000000000000000000
101000000000000000000000010011101110101001110000000000
100000000000000000000011001101001001101000100001000000
010000000000000000000000001011000000000001000000000010
010000000000000000000011110101100000000000000001000000
000000000000000011100000000000000000000000100100000000
000000100000000000000000000000001000000000000000000000
000000001100101000000110101011101111111001010000000000
000000000001000111000000001001111101010001010000000000
000000000000001000000011100000000000000000000000000000
000000000100000001000011100000000000000000000000000000
000001000100000001000000000000000000000000000100000001
000010101010000000000010000011000000000010000000000000
110000000000000011000000001000000000000000000000000010
110000001010100000000011101111001001000000100001000000

.logic_tile 16 30
000000100000000111000010010011100000000000000100000000
000000000000000000000111110000000000000001000000000000
101000000000001000000000000011111110001101000000000100
100000000000001111000000001011111000000100000000000000
010000000000000000000000000000001110000100000100000001
010000000000000000000000000000000000000000000010000000
000000000000000001000010000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110100000000001000000100110000000
000000000000000000000000000000001010000000000000000000
000000001010000001000110000000001111010000000000100000
000000000000000000100010000000001101000000000000100000
000000001110000001000111101000000000000000000100000000
000000000000000001100000001101000000000010000000000001
010000000000010000000110000000000000000000000100000000
010000000000100000000000001001000000000010000000000000

.logic_tile 17 30
000000000000100000000110100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000001000000011101101011100000110000010000000
110000000000000101000000000001010000001010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001110000000000000100000
000000000000000000000010001000000000000000000100000010
000000000000000000000000000111000000000010000000000000
000000000000000000000010011000000000000000000110000000
000000000000011001000010000101000000000010000000000100
000000001000001000000000000000001100000100000100000000
000000000000001011000000000000010000000000000000100000
110000000000000011100000000011100001000010100000000000
010000000000000000100000001001101101000001100010000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010100000000000000011000000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000100110000000
100000000000010000000000000000001100000000000010000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
100000000000000000
000000000000000001
000010000011010001
000011110011010000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 5 31
000000000000000010
010100000000000000
000000000000000000
000000000000000001
000000011010100001
000000001001010000
000100000000000100
000000000000010000
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000111000000010
000100000000000000
000000000000000001
000000000000000001
000000000000111101
000000000001111100
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000011011000000000

.io_tile 7 31
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000010000000000100
000001010000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000001111000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 7
72831443993fd795a5e2282f54030d94f9722e7a4952051420dc2e0f0277a61f
dfe8fc7d4570740bd96b1265c5eb72b57bec957add66a0eea054ee56e5811a8c
53bab92afa8686a8902b889e59427b25c7077237e2f01b20fc13457f7c40134e
f1ed3e94052df9048ba505087ef8f5bbc645afd87db36397d6e4f22b2f1e4670
2b20169a3c0c384cb9685ed35f1cf039ddd5e492233994302c67657348454baa
11754528d1e3fc73fd8668aaff09a6cfbb8452fa488f25ccd067304c726e2437
e00b5598cb553311ad8b33cced44aeced73c59e3fa20d790d14698c42e8930f8
a90af431e8ef95d3261c18f7a439d34846382b69dd81dd8a61430c57c4616d9f
40b43ee8e0d74871e975a327482378d3bc8207cf21678b14e9257e1da81b23c0
82f37d1d26aa3e59841feadad5daa94290a0435f6b6a92f7c12c9ef6457e7265
db65ed1ea4c960fd2fc42d6e07046848349e11dfba8c5cc2d834c35631281405
a1d4acacc3fe81f8ac83f93c94769be0dd5a5f32e1340c2fe488697ac88881f3
1253edf6267243da4aa9c1a8840c7230e79a215efe75112db30caf09ef1e5b04
7b2a805f8fd4f37e4cc515db485fd106606e102856bdff6b8115f6f77e6af9e5
360572b405623c639cbf09a39e664be9e8a201ecc9f051dafd05b1166c414e85
7c8a5ffbbb6d37397eff4fee1ee48c92da8cecaa974324ce80614aa1f42598e3

.ram_data 19 5
2afc90f31ec435e3d0e6833c8e836457e2da5e084e0336db2ca68c91682c71b4
4545da506c3377dcff39e253f2792ac0a22c569249df6d8963181944ea172007
21b3885b27c357096a0ae4e5da79f8d096bf9951ed4239c2f323aa61112e556e
ac7dde43ceb0a74af41fb2d3ee9da563a4ab0051b9f4f8e9cb477fcdac45725f
e5c1155cd244b95a598d4fe357e9f940935d27502b51e2016aff55bd958efd61
f0b3350fa2b63a32e075862b74ebdc9e79e081a7fee738c3adf8c35a319303c1
9e32a7fd9fbc74d2f21bb222003b09839593ec152fec6f227c0366e28e59a1b9
de69d67323678c577262a8c0b8a367e6e1c9557bdea01e1d1c421e12ac051542
a613dc63036438f73f32ff99b48928ce864d060374dfbe9b51f334d12b04ecad
ca37099e909ecc15a691c5259d4264c881772e8bf3c6870db0f1e6f03baa46be
cc1340a7f84ac3258e52d2f74fd2382725444f69d6cc24bfa4b1bf53296fd999
742a3f41dee8825cdf90f3975691119a6982cdc9c58d5e1b0d608adb8a11c995
bee1d4ae258841bc5a689c10dd520479d0bef35d254c6b00a198301e6eca7c28
8a4901f27506615e904bf3da52e723cfa3b1d2faf03a354bdf50535688522f6e
84f0d209be3acd016b414c3e11458a01a4e7e2c62dc632ce1e9ccb48a5111bd7
49cfaa0122c824cda8a2a7b9c8868fe8b29323b7a8bfa49fef4c477a15b87f92

.ram_data 19 9
b0fbd5ac405f0cf47a616b77029eaf354a197bb1391ec7584422b634fe2b75fd
003d62d9c68ae1b77976f221012ad472a9fdb66c0d68b8f2e19705421d831619
373fadf54d7aaeee677971aafb57c8bcef8ec529e1aba4b9fff3fb15f211d2f0
53709cbf8e84f442033fd8bde3bc1e5cb10967bf0ef08039ca175ad9227c4f12
5207ee6ddfdd0fdb9c7a7257ef7d3162429f78e947252d59fc3c543a6c0615b1
f18fd123f872ef3d4644f62ebf694dee6fabf6078cf8dda07a7c69a7dc00f562
562cc96a5e0aa9809f4feb211b59d820f872ab29cce118347db194bd99d8924a
5b05a9c82461a6dd4445ada98997485cf0200ee7bbaf689ae423c29d787e7ce3
496d97dd12d4edea4bfb09c29893a13759c1b79b8d63d685ef8be5f95c68ea45
692a748a307a4dfc3b3aa8cfd66a430caafd5ef1e683d51ad9e863b1d981a1d8
965b9035f95f29899ee435dbacb01acf89260f6616d00b53a7388276ee662711
6a9ac4a759a3a5bfa4dab26c557e060ae19dbe568d83f194d3ca2ec82922a0ce
0870ba34306abff4cc03a7a310b554a93214c6e812f29b302f4a2298214e4926
64715711559d86e1665a48c814ce8ff846251420950bcd8cca815283d5eb0ccf
9e4cee740f7f434f64f6f7c1303de408fbbfd219de2249d41c9459249434f68f
af558cdeb0d6eee0c9ef7906e48640dd5182fdbd59ae3857159557f7b1a64e11

.ram_data 19 3
7e9e44bb3ad2f9d52ebfe7d7f662e2272200eb7a9022d047ada695b858a271ee
873997e050d6fe5a7c4121c11158128af245638d69ea675b4b6935082bf1052d
a949dcb1a4a2cf277c07351f28028f7567847ab258e433baaf2e9dd28e0c19d3
6fedbfcf32ba1d74ccb2e76b5c824da830b2836765f7eda5a113308105dc1508
4c3c2f4892c798360431b91a3302dbf713f92c4de46727b066b8ff2e505e2bbb
321eeb4a2c69d8dfc7f45a00144c3985bb9e784be6c55c684c464df9a165859f
2ef33e08b8eb695c312ccc768d1996a614a6cc703bea795b79682f49e62d8e4d
543c13dfe8412762f1b36c5d78c1f03acef8c9c8e698a027e4a37fb68c62fe16
bd0a5b537bd9d3dffa53583ec050635705914f00396d540a12a9818b5ff02606
928f4543cc7fbff5e3fdfc811b5d2d5910084837bf6e89a0b47435b327fddf87
9e4eb9de991ffc425d67ff89402dba9fd20d973fc9fa5d2903454ffc497d9a11
5b39833d9e8837c4bce6372941f600d845fd89e7835774014a5aa7c11eaa0f45
584f526175bddd2c78e7051edb24fd838e4db76fc23009e87ba8d48d6e14e0f5
e5b5b5ec9e7f7dc9966513531ea7df09ef184a6434b43f699c959552091c4708
ac86180c93ce1c214c76c4dab6ee16b2f856e84572742cbc25658ec72728202c
18eee54fdfd1969a2f67dd302e2dfb46459651eee30fc0510b6997360676bb3e

.extra_bit 0 691 335
.sym 0 rvsoc.clkn
.sym 5 rvsoc.uart0.status[0]_$glb_sr
.sym 6 rvsoc.clkn
.sym 7 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 8 rvsoc.clka
.sym 9 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 10 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 11 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 14 rvsoc.data_wdata[8]
.sym 15 rvsoc.data_wdata[11]
.sym 16 rvsoc.data_wdata[21]
.sym 17 rvsoc.data_wdata[20]
.sym 23 rvsoc.data_wdata[19]
.sym 24 rvsoc.data_wdata[13]
.sym 25 rvsoc.data_wdata[23]
.sym 26 rvsoc.data_wdata[7]
.sym 27 rvsoc.data_wdata[12]
.sym 28 rvsoc.data_wdata[3]
.sym 30 rvsoc.data_wdata[10]
.sym 31 rvsoc.data_wdata[1]
.sym 32 rvsoc.data_wdata[17]
.sym 33 rvsoc.data_wdata[22]
.sym 34 rvsoc.data_wdata[14]
.sym 35 rvsoc.data_wdata[16]
.sym 37 rvsoc.data_wdata[0]
.sym 38 rvsoc.data_wdata[9]
.sym 39 rvsoc.data_wdata[2]
.sym 40 rvsoc.data_wdata[5]
.sym 41 rvsoc.data_wdata[6]
.sym 42 rvsoc.data_wdata[15]
.sym 43 rvsoc.data_wdata[4]
.sym 44 rvsoc.data_wdata[18]
.sym 45 rvsoc.data_wdata[16]
.sym 46 rvsoc.data_wdata[8]
.sym 47 rvsoc.data_wdata[0]
.sym 48 rvsoc.data_wdata[17]
.sym 49 rvsoc.data_wdata[9]
.sym 50 rvsoc.data_wdata[1]
.sym 51 rvsoc.data_wdata[18]
.sym 52 rvsoc.data_wdata[10]
.sym 53 rvsoc.data_wdata[2]
.sym 54 rvsoc.data_wdata[19]
.sym 55 rvsoc.data_wdata[11]
.sym 56 rvsoc.data_wdata[3]
.sym 57 rvsoc.data_wdata[20]
.sym 58 rvsoc.data_wdata[12]
.sym 59 rvsoc.data_wdata[4]
.sym 60 rvsoc.data_wdata[21]
.sym 61 rvsoc.data_wdata[13]
.sym 62 rvsoc.data_wdata[5]
.sym 63 rvsoc.data_wdata[22]
.sym 64 rvsoc.data_wdata[14]
.sym 65 rvsoc.data_wdata[6]
.sym 66 rvsoc.data_wdata[23]
.sym 67 rvsoc.data_wdata[15]
.sym 68 rvsoc.data_wdata[7]
.sym 131 rvsoc.mem_vdata[1][0]
.sym 132 rvsoc.mem_vdata[1][1]
.sym 133 rvsoc.mem_vdata[1][2]
.sym 134 rvsoc.mem_vdata[1][3]
.sym 135 rvsoc.mem_vdata[1][4]
.sym 136 rvsoc.mem_vdata[1][5]
.sym 137 rvsoc.mem_vdata[1][6]
.sym 138 rvsoc.mem_vdata[1][7]
.sym 161 rvsoc.mem_vdata[1][7]
.sym 179 rvsoc.data_wdata[15]
.sym 204 rvsoc.data_wdata[8]
.sym 206 rvsoc.dram.adrs[10]
.sym 209 rvsoc.data_wdata[12]
.sym 210 rvsoc.data_wdata[3]
.sym 211 rvsoc.mem_vdata[1][0]
.sym 213 rvsoc.data_wdata[19]
.sym 214 rvsoc.data_wdata[13]
.sym 215 rvsoc.mem_vdata[1][1]
.sym 216 rvsoc.mem_vdata[1][2]
.sym 218 rvsoc.mem_vdata[1][3]
.sym 222 rvsoc.mem_vdata[1][5]
.sym 224 rvsoc.mem_vdata[1][6]
.sym 226 rvsoc.dram.adrs[8]
.sym 230 rvsoc.data_wdata[9]
.sym 237 rvsoc.data_wdata[20]
.sym 247 rvsoc.mem_vdata[1][3]
.sym 249 rvsoc.mem_vdata[1][4]
.sym 250 rvsoc.mem_vdata[1][22]
.sym 258 rvsoc.mem_vdata[1][7]
.sym 262 rvsoc.data_wdata[5]
.sym 267 rvsoc.dram.adrs[10]
.sym 275 rvsoc.mem_vdata[1][9]
.sym 277 rvsoc.dram.adrs[5]
.sym 279 rvsoc.data_wdata[29]
.sym 280 rvsoc.dram.adrs[9]
.sym 281 rvsoc.dram.adrs[11]
.sym 286 rvsoc.data_wdata[0]
.sym 290 rvsoc.data_wdata[6]
.sym 292 rvsoc.data_wdata[4]
.sym 293 rvsoc.data_wdata[18]
.sym 303 rvsoc.data_wdata[23]
.sym 309 rvsoc.data_wdata[11]
.sym 310 rvsoc.data_wdata[21]
.sym 313 rvsoc.data_wdata[7]
.sym 318 rvsoc.data_wdata[1]
.sym 319 rvsoc.mem_vdata[1][15]
.sym 320 rvsoc.data_wdata[22]
.sym 324 rvsoc.dram.adrs[7]
.sym 327 rvsoc.data_wdata[28]
.sym 328 rvsoc.data_wdata[17]
.sym 330 rvsoc.data_wdata[14]
.sym 331 rvsoc.data_wdata[16]
.sym 334 rvsoc.data_wdata[24]
.sym 335 rvsoc.data_wdata[10]
.sym 336 rvsoc.data_wdata[2]
.sym 337 rvsoc.dram.adrs[2]
.sym 340 rvsoc.data_wst[0]
.sym 349 rvsoc.dram.adrs[8]
.sym 351 rvsoc.dram.adrs[10]
.sym 352 rvsoc.mem_vdata[1][22]
.sym 357 rvsoc.data_wdata[25]
.sym 358 rvsoc.data_wdata[30]
.sym 359 rvsoc.clkn
.sym 364 rvsoc.dram.adrs[8]
.sym 365 rvsoc.dram.adrs[11]
.sym 366 rvsoc.dram.adrs[7]
.sym 368 rvsoc.dram.adrs[0]
.sym 369 rvsoc.dram.adrs[4]
.sym 371 rvsoc.data_wdata[28]
.sym 372 rvsoc.data_wdata[26]
.sym 376 rvsoc.dram.adrs[0]
.sym 377 rvsoc.data_wdata[31]
.sym 380 rvsoc.data_wdata[27]
.sym 381 rvsoc.dram.adrs[2]
.sym 382 rvsoc.dram.adrs[10]
.sym 383 rvsoc.dram.adrs[1]
.sym 384 rvsoc.dram.adrs[12]
.sym 385 rvsoc.data_wdata[24]
.sym 386 rvsoc.data_wdata[25]
.sym 387 rvsoc.data_wdata[30]
.sym 389 rvsoc.dram.adrs[1]
.sym 390 rvsoc.dram.adrs[13]
.sym 391 rvsoc.dram.adrs[3]
.sym 392 rvsoc.dram.adrs[6]
.sym 393 rvsoc.dram.adrs[5]
.sym 394 rvsoc.dram.adrs[9]
.sym 395 rvsoc.data_wdata[29]
.sym 396 rvsoc.dram.adrs[8]
.sym 397 rvsoc.dram.adrs[0]
.sym 398 rvsoc.data_wdata[24]
.sym 399 rvsoc.dram.adrs[9]
.sym 400 rvsoc.dram.adrs[1]
.sym 401 rvsoc.data_wdata[25]
.sym 402 rvsoc.dram.adrs[10]
.sym 403 rvsoc.dram.adrs[2]
.sym 404 rvsoc.data_wdata[26]
.sym 405 rvsoc.dram.adrs[11]
.sym 406 rvsoc.dram.adrs[3]
.sym 407 rvsoc.data_wdata[27]
.sym 408 rvsoc.dram.adrs[12]
.sym 409 rvsoc.dram.adrs[4]
.sym 410 rvsoc.data_wdata[28]
.sym 411 rvsoc.dram.adrs[13]
.sym 412 rvsoc.dram.adrs[5]
.sym 413 rvsoc.data_wdata[29]
.sym 414 rvsoc.dram.adrs[0]
.sym 415 rvsoc.dram.adrs[6]
.sym 416 rvsoc.data_wdata[30]
.sym 417 rvsoc.dram.adrs[1]
.sym 418 rvsoc.dram.adrs[7]
.sym 419 rvsoc.data_wdata[31]
.sym 466 rvsoc.mem_vdata[1][8]
.sym 467 rvsoc.mem_vdata[1][9]
.sym 468 rvsoc.mem_vdata[1][10]
.sym 469 rvsoc.mem_vdata[1][11]
.sym 470 rvsoc.mem_vdata[1][12]
.sym 471 rvsoc.mem_vdata[1][13]
.sym 472 rvsoc.mem_vdata[1][14]
.sym 473 rvsoc.mem_vdata[1][15]
.sym 479 rvsoc.data_wdata[11]
.sym 484 rvsoc.data_wdata[26]
.sym 488 rvsoc.mem_vdata[1][13]
.sym 493 rvsoc.data_wdata[7]
.sym 494 rvsoc.mem_vdata[1][14]
.sym 514 rvsoc.mem_vdata[1][28]
.sym 515 rvsoc.data_wdata[23]
.sym 516 rvsoc.mem_vdata[1][13]
.sym 519 rvsoc.data_wdata[31]
.sym 522 rvsoc.dram.adrs[8]
.sym 523 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51446
.sym 527 rvsoc.dram.adrs[0]
.sym 528 rvsoc.dram.adrs[4]
.sym 529 rvsoc.mem_vdata[1][11]
.sym 532 rvsoc.dram.adrs[2]
.sym 537 rvsoc.data_wdata[7]
.sym 540 rvsoc.mem_vdata[1][8]
.sym 541 rvsoc.dram.adrs[1]
.sym 543 rvsoc.dram.adrs[1]
.sym 544 rvsoc.mem_vdata[1][10]
.sym 548 rvsoc.mem_vdata[1][10]
.sym 549 rvsoc.data_wdata[27]
.sym 559 rvsoc.data_wdata[11]
.sym 560 rvsoc.mem_vdata[1][12]
.sym 562 rvsoc.dram.adrs[12]
.sym 564 rvsoc.dram.adrs[3]
.sym 565 rvsoc.dram.adrs[13]
.sym 566 rvsoc.data_wst[3]
.sym 568 rvsoc.dram.adrs[13]
.sym 569 rvsoc.dram.adrs[3]
.sym 570 rvsoc.dram.adrs[6]
.sym 571 rvsoc.data_wst[3]
.sym 574 rvsoc.mem_vdata[1][18]
.sym 575 rvsoc.mem_vdata[1][28]
.sym 576 rvsoc.data_wdata[21]
.sym 591 rvsoc.data_wst[2]
.sym 592 rvsoc.dram.adrs[12]
.sym 593 rvsoc.dram.adrs[13]
.sym 594 rvsoc.dram.adrs[2]
.sym 596 rvsoc.data_wst[3]
.sym 597 rvsoc.data_wst[0]
.sym 598 rvsoc.dram.we
.sym 599 rvsoc.data_wst[2]
.sym 602 rvsoc.dram.adrs[3]
.sym 604 rvsoc.dram.we
.sym 605 rvsoc.data_wst[0]
.sym 606 rvsoc.dram.adrs[7]
.sym 607 rvsoc.data_wst[3]
.sym 608 rvsoc.dram.adrs[6]
.sym 609 rvsoc.data_wst[1]
.sym 610 rvsoc.dram.adrs[8]
.sym 611 rvsoc.dram.adrs[11]
.sym 612 rvsoc.dram.adrs[10]
.sym 615 rvsoc.dram.adrs[4]
.sym 616 rvsoc.dram.cs
.sym 618 rvsoc.dram.adrs[9]
.sym 619 rvsoc.dram.cs
.sym 621 rvsoc.data_wst[1]
.sym 622 rvsoc.dram.adrs[5]
.sym 623 rvsoc.data_wst[0]
.sym 624 rvsoc.dram.adrs[10]
.sym 625 rvsoc.dram.adrs[2]
.sym 626 rvsoc.data_wst[0]
.sym 627 rvsoc.dram.adrs[11]
.sym 628 rvsoc.dram.adrs[3]
.sym 629 rvsoc.data_wst[1]
.sym 630 rvsoc.dram.adrs[12]
.sym 631 rvsoc.dram.adrs[4]
.sym 632 rvsoc.data_wst[1]
.sym 633 rvsoc.dram.adrs[13]
.sym 634 rvsoc.dram.adrs[5]
.sym 635 rvsoc.data_wst[2]
.sym 636 rvsoc.dram.we
.sym 637 rvsoc.dram.adrs[6]
.sym 638 rvsoc.data_wst[2]
.sym 639 rvsoc.dram.we
.sym 640 rvsoc.dram.adrs[7]
.sym 641 rvsoc.data_wst[3]
.sym 642 rvsoc.dram.cs
.sym 643 rvsoc.dram.adrs[8]
.sym 644 rvsoc.data_wst[3]
.sym 645 rvsoc.dram.cs
.sym 646 rvsoc.dram.adrs[9]
.sym 693 rvsoc.mem_vdata[1][16]
.sym 694 rvsoc.mem_vdata[1][17]
.sym 695 rvsoc.mem_vdata[1][18]
.sym 696 rvsoc.mem_vdata[1][19]
.sym 697 rvsoc.mem_vdata[1][20]
.sym 698 rvsoc.mem_vdata[1][21]
.sym 699 rvsoc.mem_vdata[1][22]
.sym 700 rvsoc.mem_vdata[1][23]
.sym 703 rvsoc.mem_vdata[1][20]
.sym 724 rvsoc.dram.we
.sym 728 rvsoc.data_wdata[30]
.sym 741 rvsoc.data_wst[2]
.sym 743 rvsoc.mem_vdata[1][21]
.sym 751 rvsoc.mem_vdata[1][17]
.sym 756 rvsoc.mem_vdata[1][19]
.sym 758 rvsoc.dram.adrs[4]
.sym 767 rvsoc.mem_vdata[1][16]
.sym 774 rvsoc.dram.adrs[5]
.sym 777 rvsoc.dram.cs
.sym 778 rvsoc.data_wst[1]
.sym 779 rvsoc.dram.adrs[9]
.sym 780 rvsoc.dram.cs
.sym 782 rvsoc.data_wst[1]
.sym 784 rvsoc.dram.we
.sym 785 rvsoc.mem_vdata[1][19]
.sym 786 rvsoc.dram.adrs[7]
.sym 788 rvsoc.mem_vdata[1][15]
.sym 791 rvsoc.data_wdata[5]
.sym 795 rvsoc.mem_vdata[1][31]
.sym 796 rvsoc.mem_vdata[1][21]
.sym 799 rvsoc.data_wdata[27]
.sym 800 rvsoc.mem_vdata[1][23]
.sym 804 rvsoc.data_wdata[1]
.sym 810 rvsoc.data_wdata[22]
.sym 811 rvsoc.data_wdata[17]
.sym 837 $PACKER_VCC_NET
.sym 845 $PACKER_VCC_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 920 rvsoc.mem_vdata[1][24]
.sym 921 rvsoc.mem_vdata[1][25]
.sym 922 rvsoc.mem_vdata[1][26]
.sym 923 rvsoc.mem_vdata[1][27]
.sym 924 rvsoc.mem_vdata[1][28]
.sym 925 rvsoc.mem_vdata[1][29]
.sym 926 rvsoc.mem_vdata[1][30]
.sym 927 rvsoc.mem_vdata[1][31]
.sym 942 rvsoc.mem_vdata[1][29]
.sym 947 rvsoc.data_wdata[16]
.sym 948 rvsoc.data_wdata[0]
.sym 949 rvsoc.data_wdata[2]
.sym 961 rvsoc.data_wdata[10]
.sym 968 rvsoc.mem_vdata[1][24]
.sym 969 rvsoc.data_wdata[10]
.sym 971 rvsoc.data_wst[0]
.sym 980 rvsoc.data_wdata[2]
.sym 981 rvsoc.mem_vdata[1][26]
.sym 983 rvsoc.mem_vdata[1][27]
.sym 989 rvsoc.mem_vdata[1][30]
.sym 991 rvsoc.data_wdata[16]
.sym 996 rvsoc.mem_vdata[1][25]
.sym 997 $PACKER_VCC_NET
.sym 1013 rvsoc.data_wdata[14]
.sym 1017 rvsoc.mem_vdata[1][26]
.sym 1021 rvsoc.mem_vdata[1][28]
.sym 1022 rvsoc.data_wdata[29]
.sym 1025 rvsoc.dram.adrs[5]
.sym 1031 rvsoc.data_wdata[24]
.sym 1181 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 1228 rvsoc.data_wdata[4]
.sym 1232 rvsoc.data_wdata[18]
.sym 1233 rvsoc.data_wdata[6]
.sym 1245 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 1247 rvsoc.data_wdata[25]
.sym 1336 rvsoc.cpu0.E_mipe[9]
.sym 1337 $abc$63045$new_n2906_
.sym 1338 rvsoc.cpu0.E_mipe[21]
.sym 1339 rvsoc.cpu0.E_mipe[10]
.sym 1341 rvsoc.cpu0.E_mipe[15]
.sym 1342 rvsoc.cpu0.E_mipe[19]
.sym 1343 rvsoc.cpu0.E_mipe[12]
.sym 1348 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 1363 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 1364 rvsoc.data_wdata[21]
.sym 1371 rvsoc.cpu0.D_op2[11]
.sym 1416 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 1429 rvsoc.mem_vdata[1][18]
.sym 1439 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 1445 rvsoc.data_wdata[21]
.sym 1555 $abc$63045$new_n5083_
.sym 1571 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 1575 rvsoc.cpu0.D_insn_typ[8]
.sym 1607 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 1608 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 1620 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 1635 rvsoc.cpu0.D_insn_typ[7]
.sym 1639 rvsoc.data_wdata[1]
.sym 1642 rvsoc.data_wdata[5]
.sym 1654 rvsoc.data_wdata[17]
.sym 1656 rvsoc.data_wdata[22]
.sym 1660 rvsoc.cpu0.D_op2[14]
.sym 1663 rvsoc.cpu0.D_op2[7]
.sym 1764 $abc$63045$new_n5093_
.sym 1780 $abc$63045$new_n5379_
.sym 1802 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[11]
.sym 1835 $abc$63045$new_n2912_
.sym 1849 rvsoc.cpu0.umul_lohi[0]
.sym 1850 rvsoc.cpu0.umul_hilo[6]
.sym 1852 rvsoc.cpu0.umul_hilo[7]
.sym 1854 rvsoc.cpu0.umul_hilo[0]
.sym 1859 rvsoc.data_wdata[29]
.sym 1860 rvsoc.cpu0.umul_hilo[3]
.sym 1863 rvsoc.cpu0.D_op2[2]
.sym 1868 rvsoc.data_wdata[24]
.sym 1869 rvsoc.cpu0.D_op2[3]
.sym 1969 rvsoc.cpu0.umul_lhhl[0]
.sym 1970 rvsoc.cpu0.D_insn[20]
.sym 1990 rvsoc.eram.adrs[6]
.sym 1991 rvsoc.cpu0.D_op3[3]
.sym 2051 $abc$63045$new_ys__n41_inv_
.sym 2073 $abc$63045$new_n6078_
.sym 2076 rvsoc.cpu0.D_op2[15]
.sym 2077 $abc$63045$new_n6126_
.sym 2078 rvsoc.cpu0.umul_lohi[6]
.sym 2079 rvsoc.cpu0.umul_lohi[7]
.sym 2080 rvsoc.cpu0.umul_lohi[10]
.sym 2081 rvsoc.data_wdata[18]
.sym 2083 rvsoc.cpu0.umul_hilo[9]
.sym 2084 rvsoc.cpu0.D_op2[12]
.sym 2085 rvsoc.cpu0.umul_hilo[10]
.sym 2086 rvsoc.cpu0.umul_hilo[1]
.sym 2088 rvsoc.cpu0.D_op1[31]
.sym 2090 rvsoc.cpu0.D_op1[26]
.sym 2092 rvsoc.data_wdata[25]
.sym 2095 rvsoc.cpu0.D_op2[6]
.sym 2097 rvsoc.cpu0.D_op2[4]
.sym 2099 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 2158 rvsoc.cpu0.umul_hilo[0]
.sym 2159 rvsoc.cpu0.umul_hilo[1]
.sym 2160 rvsoc.cpu0.umul_hilo[2]
.sym 2161 rvsoc.cpu0.umul_hilo[3]
.sym 2162 rvsoc.cpu0.umul_hilo[4]
.sym 2163 rvsoc.cpu0.umul_hilo[5]
.sym 2164 rvsoc.cpu0.umul_hilo[6]
.sym 2165 rvsoc.cpu0.umul_hilo[7]
.sym 2191 rvsoc.cpu0.umul_lhhl[1]
.sym 2192 rvsoc.cpu0.umul_lhhl[2]
.sym 2193 rvsoc.cpu0.umul_lhhl[3]
.sym 2194 rvsoc.cpu0.umul_lhhl[4]
.sym 2195 rvsoc.cpu0.umul_lhhl[5]
.sym 2196 rvsoc.cpu0.umul_lhhl[6]
.sym 2197 rvsoc.cpu0.umul_lhhl[7]
.sym 2201 rvsoc.cpu0.D_insn[20]
.sym 2203 $PACKER_GND_NET
.sym 2204 rvsoc.gpio0.data[1]
.sym 2224 rvsoc.cpu0.D_op1[22]
.sym 2225 rvsoc.cpu0.D_op1[20]
.sym 2238 rvsoc.cpu0.umul_hilo[0]
.sym 2240 rvsoc.cpu0.E_insn[25]
.sym 2243 rvsoc.cpu0.umul_lhhl[0]
.sym 2245 rvsoc.cpu0.D_insn[20]
.sym 2250 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 2251 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 2254 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 2282 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 2285 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 2286 rvsoc.cpu0.umul_hilo[12]
.sym 2287 rvsoc.cpu0.umul_hilo[2]
.sym 2288 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 2289 rvsoc.cpu0.umul_lohi[15]
.sym 2290 rvsoc.cpu0.umul_hilo[14]
.sym 2291 rvsoc.cpu0.umul_hilo[4]
.sym 2292 rvsoc.cpu0.umul_hilo[15]
.sym 2293 rvsoc.cpu0.umul_hilo[5]
.sym 2294 rvsoc.cpu0.umul_hilo[8]
.sym 2295 rvsoc.cpu0.umul_hilo[18]
.sym 2296 rvsoc.cpu0.umul_lohi[5]
.sym 2297 rvsoc.cpu0.umul_hilo[19]
.sym 2298 rvsoc.cpu0.D_op1[18]
.sym 2299 rvsoc.cpu0.D_op2[0]
.sym 2301 rvsoc.cpu0.D_op1[29]
.sym 2303 rvsoc.cpu0.D_op1[27]
.sym 2305 rvsoc.cpu0.D_op1[24]
.sym 2306 rvsoc.data_wdata[21]
.sym 2307 $PACKER_GND_NET
.sym 2308 $PACKER_GND_NET
.sym 2309 rvsoc.cpu0.E_insn[25]
.sym 2315 rvsoc.cpu0.D_op2[14]
.sym 2316 rvsoc.cpu0.D_op2[7]
.sym 2317 rvsoc.cpu0.D_op2[10]
.sym 2318 rvsoc.cpu0.D_op2[3]
.sym 2321 rvsoc.cpu0.D_op2[8]
.sym 2325 rvsoc.cpu0.D_op2[5]
.sym 2327 rvsoc.cpu0.D_op2[1]
.sym 2328 rvsoc.cpu0.D_op2[2]
.sym 2334 rvsoc.cpu0.D_op2[15]
.sym 2335 rvsoc.cpu0.D_op2[0]
.sym 2338 rvsoc.cpu0.D_op2[4]
.sym 2341 rvsoc.cpu0.D_op2[9]
.sym 2342 rvsoc.cpu0.D_op2[12]
.sym 2343 rvsoc.cpu0.D_op2[13]
.sym 2344 rvsoc.cpu0.D_op2[6]
.sym 2345 rvsoc.cpu0.D_op2[11]
.sym 2347 rvsoc.cpu0.D_op2[8]
.sym 2348 rvsoc.cpu0.D_op2[0]
.sym 2349 rvsoc.cpu0.D_op2[9]
.sym 2350 rvsoc.cpu0.D_op2[1]
.sym 2351 rvsoc.cpu0.D_op2[10]
.sym 2352 rvsoc.cpu0.D_op2[2]
.sym 2353 rvsoc.cpu0.D_op2[11]
.sym 2354 rvsoc.cpu0.D_op2[3]
.sym 2355 rvsoc.cpu0.D_op2[12]
.sym 2356 rvsoc.cpu0.D_op2[4]
.sym 2357 rvsoc.cpu0.D_op2[13]
.sym 2358 rvsoc.cpu0.D_op2[5]
.sym 2359 rvsoc.cpu0.D_op2[14]
.sym 2360 rvsoc.cpu0.D_op2[6]
.sym 2361 rvsoc.cpu0.D_op2[15]
.sym 2362 rvsoc.cpu0.D_op2[7]
.sym 2364 rvsoc.cpu0.umul_hilo[10]
.sym 2365 rvsoc.cpu0.umul_hilo[11]
.sym 2366 rvsoc.cpu0.umul_hilo[12]
.sym 2367 rvsoc.cpu0.umul_hilo[13]
.sym 2368 rvsoc.cpu0.umul_hilo[14]
.sym 2369 rvsoc.cpu0.umul_hilo[15]
.sym 2370 rvsoc.cpu0.umul_hilo[8]
.sym 2371 rvsoc.cpu0.umul_hilo[9]
.sym 2396 rvsoc.cpu0.umul_lhhl[8]
.sym 2397 rvsoc.cpu0.umul_lhhl[9]
.sym 2398 rvsoc.cpu0.umul_lhhl[10]
.sym 2399 rvsoc.cpu0.umul_lhhl[11]
.sym 2400 rvsoc.cpu0.umul_lhhl[12]
.sym 2401 rvsoc.cpu0.umul_lhhl[13]
.sym 2402 rvsoc.cpu0.umul_lhhl[14]
.sym 2403 rvsoc.cpu0.umul_lhhl[15]
.sym 2407 rvsoc.cpu0.umul_lhhl[5]
.sym 2409 rvsoc.cpu0.D_op2[5]
.sym 2411 rvsoc.cpu0.umul_lhhl[3]
.sym 2415 rvsoc.data_wdata[15]
.sym 2423 rvsoc.cpu0.umul_lhhl[6]
.sym 2424 $abc$63045$new_ys__n3457_
.sym 2425 rvsoc.cpu0.umul_lhhl[7]
.sym 2427 rvsoc.data_wdata[22]
.sym 2429 rvsoc.cpu0.umul_lhhl[1]
.sym 2430 rvsoc.data_wdata[15]
.sym 2444 rvsoc.cpu0.umul_lohi[0]
.sym 2445 rvsoc.cpu0.umul_lhhl[6]
.sym 2447 rvsoc.data_wdata[30]
.sym 2448 rvsoc.cpu0.D_op3[15]
.sym 2449 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 2456 rvsoc.cpu0.umul_lohi[1]
.sym 2458 rvsoc.cpu0.D_op2[1]
.sym 2459 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[12]
.sym 2460 rvsoc.cpu0.D_op2[8]
.sym 2466 rvsoc.cpu0.D_op2[13]
.sym 2467 rvsoc.cpu0.D_op2[10]
.sym 2473 rvsoc.cpu0.D_op2[9]
.sym 2478 rvsoc.cpu0.umul_lohi[2]
.sym 2487 rvsoc.data_wdata[22]
.sym 2488 rvsoc.cpu0.umul_lohi[3]
.sym 2490 rvsoc.cpu0.umul_lohi[4]
.sym 2491 rvsoc.cpu0.umul_lhhl[2]
.sym 2492 rvsoc.cpu0.umul_hilo[20]
.sym 2493 rvsoc.cpu0.umul_lhhl[12]
.sym 2494 rvsoc.data_wdata[5]
.sym 2495 rvsoc.cpu0.umul_hilo[11]
.sym 2496 rvsoc.cpu0.umul_hilo[22]
.sym 2497 rvsoc.cpu0.umul_lohi[12]
.sym 2498 rvsoc.cpu0.D_op1[17]
.sym 2499 rvsoc.cpu0.umul_hilo[13]
.sym 2500 rvsoc.cpu0.umul_hilo[16]
.sym 2501 rvsoc.cpu0.umul_lohi[18]
.sym 2502 rvsoc.cpu0.umul_hilo[17]
.sym 2503 rvsoc.cpu0.umul_hilo[27]
.sym 2505 rvsoc.cpu0.umul_lohi[0]
.sym 2506 rvsoc.data_wdata[17]
.sym 2507 rvsoc.cpu0.umul_lohi[1]
.sym 2508 rvsoc.cpu0.D_op1[16]
.sym 2509 rvsoc.cpu0.umul_lohi[2]
.sym 2510 rvsoc.cpu0.D_op2[7]
.sym 2511 rvsoc.cpu0.umul_lohi[3]
.sym 2512 rvsoc.cpu0.D_op2[14]
.sym 2513 rvsoc.cpu0.umul_lohi[4]
.sym 2514 rvsoc.data_wdata[30]
.sym 2521 rvsoc.cpu0.D_op1[30]
.sym 2524 rvsoc.cpu0.D_op1[31]
.sym 2527 rvsoc.cpu0.D_op1[28]
.sym 2529 rvsoc.cpu0.D_op1[25]
.sym 2534 rvsoc.cpu0.D_op1[26]
.sym 2535 rvsoc.cpu0.D_op1[17]
.sym 2536 $PACKER_GND_NET
.sym 2537 rvsoc.cpu0.D_op1[18]
.sym 2538 rvsoc.cpu0.D_op1[29]
.sym 2540 rvsoc.cpu0.D_op1[27]
.sym 2541 rvsoc.cpu0.D_op1[22]
.sym 2542 rvsoc.cpu0.D_op1[21]
.sym 2544 rvsoc.cpu0.D_op1[16]
.sym 2545 rvsoc.cpu0.D_op1[23]
.sym 2547 $PACKER_GND_NET
.sym 2548 rvsoc.cpu0.D_op1[20]
.sym 2549 rvsoc.cpu0.D_op1[19]
.sym 2550 rvsoc.cpu0.D_op1[24]
.sym 2553 rvsoc.cpu0.D_op1[24]
.sym 2554 rvsoc.cpu0.D_op1[16]
.sym 2555 rvsoc.cpu0.D_op1[25]
.sym 2556 rvsoc.cpu0.D_op1[17]
.sym 2557 rvsoc.cpu0.D_op1[26]
.sym 2558 rvsoc.cpu0.D_op1[18]
.sym 2559 rvsoc.cpu0.D_op1[27]
.sym 2560 rvsoc.cpu0.D_op1[19]
.sym 2561 rvsoc.cpu0.D_op1[28]
.sym 2562 rvsoc.cpu0.D_op1[20]
.sym 2563 rvsoc.cpu0.D_op1[29]
.sym 2564 rvsoc.cpu0.D_op1[21]
.sym 2565 rvsoc.cpu0.D_op1[30]
.sym 2566 rvsoc.cpu0.D_op1[22]
.sym 2567 rvsoc.cpu0.D_op1[31]
.sym 2568 rvsoc.cpu0.D_op1[23]
.sym 2569 $PACKER_GND_NET
.sym 2570 $PACKER_GND_NET
.sym 2572 rvsoc.cpu0.umul_hilo[16]
.sym 2573 rvsoc.cpu0.umul_hilo[17]
.sym 2574 rvsoc.cpu0.umul_hilo[18]
.sym 2575 rvsoc.cpu0.umul_hilo[19]
.sym 2576 rvsoc.cpu0.umul_hilo[20]
.sym 2577 rvsoc.cpu0.umul_hilo[21]
.sym 2578 rvsoc.cpu0.umul_hilo[22]
.sym 2579 rvsoc.cpu0.umul_hilo[23]
.sym 2604 rvsoc.cpu0.umul_lhhl[16]
.sym 2605 rvsoc.cpu0.umul_lhhl[17]
.sym 2606 rvsoc.cpu0.umul_lhhl[18]
.sym 2607 rvsoc.cpu0.umul_lhhl[19]
.sym 2608 rvsoc.cpu0.umul_lhhl[20]
.sym 2609 rvsoc.cpu0.umul_lhhl[21]
.sym 2610 rvsoc.cpu0.umul_lhhl[22]
.sym 2611 rvsoc.cpu0.umul_lhhl[23]
.sym 2615 rvsoc.cpu0.D_op3[24]
.sym 2617 rvsoc.cpu0.umul_lhhl[10]
.sym 2621 rvsoc.cpu0.D_op1[28]
.sym 2623 rvsoc.cpu0.D_op1[30]
.sym 2626 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 2631 rvsoc.cpu0.umul_lhhl[14]
.sym 2632 $abc$63045$new_ys__n2887_
.sym 2633 rvsoc.cpu0.umul_lhhl[15]
.sym 2635 rvsoc.cpu0.umul_lhhl[8]
.sym 2636 rvsoc.data_wdata[23]
.sym 2637 rvsoc.cpu0.umul_lhhl[9]
.sym 2652 rvsoc.cpu0.umul_lohi[8]
.sym 2653 rvsoc.cpu0.D_op1[25]
.sym 2654 rvsoc.data_wdata[26]
.sym 2655 rvsoc.cpu0.umul_lhhl[11]
.sym 2657 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 2663 rvsoc.data_wdata[5]
.sym 2664 rvsoc.cpu0.umul_lohi[9]
.sym 2673 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 2675 rvsoc.data_wdata[24]
.sym 2680 rvsoc.cpu0.umul_lohi[14]
.sym 2684 rvsoc.cpu0.D_op1[21]
.sym 2696 rvsoc.cpu0.umul_lohi[11]
.sym 2697 rvsoc.cpu0.umul_lhhl[9]
.sym 2698 $abc$63045$new_ys__n2887_
.sym 2700 rvsoc.cpu0.umul_lohi[0]
.sym 2701 rvsoc.cpu0.umul_lohi[16]
.sym 2702 rvsoc.cpu0.umul_lohi[23]
.sym 2703 rvsoc.cpu0.umul_lohi[31]
.sym 2704 rvsoc.cpu0.umul_lohi[22]
.sym 2705 rvsoc.cpu0.D_op1[23]
.sym 2706 rvsoc.cpu0.umul_hilo[31]
.sym 2707 rvsoc.cpu0.umul_hilo[21]
.sym 2708 rvsoc.cpu0.umul_hilo[24]
.sym 2709 rvsoc.cpu0.D_op1[19]
.sym 2710 rvsoc.cpu0.umul_hilo[25]
.sym 2711 rvsoc.cpu0.umul_hilo[23]
.sym 2712 rvsoc.cpu0.D_op2[3]
.sym 2713 rvsoc.cpu0.umul_lohi[8]
.sym 2715 rvsoc.cpu0.umul_lohi[9]
.sym 2718 rvsoc.cpu0.D_op2[2]
.sym 2719 rvsoc.cpu0.umul_lohi[11]
.sym 2721 rvsoc.cpu0.D_op1[25]
.sym 2722 rvsoc.cpu0.D_op2[18]
.sym 2723 rvsoc.data_wdata[24]
.sym 2781 rvsoc.cpu0.umul_hilo[24]
.sym 2782 rvsoc.cpu0.umul_hilo[25]
.sym 2783 rvsoc.cpu0.umul_hilo[26]
.sym 2784 rvsoc.cpu0.umul_hilo[27]
.sym 2785 rvsoc.cpu0.umul_hilo[28]
.sym 2786 rvsoc.cpu0.umul_hilo[29]
.sym 2787 rvsoc.cpu0.umul_hilo[30]
.sym 2788 rvsoc.cpu0.umul_hilo[31]
.sym 2813 rvsoc.cpu0.umul_lhhl[24]
.sym 2814 rvsoc.cpu0.umul_lhhl[25]
.sym 2815 rvsoc.cpu0.umul_lhhl[26]
.sym 2816 rvsoc.cpu0.umul_lhhl[27]
.sym 2817 rvsoc.cpu0.umul_lhhl[28]
.sym 2818 rvsoc.cpu0.umul_lhhl[29]
.sym 2819 rvsoc.cpu0.umul_lhhl[30]
.sym 2820 rvsoc.cpu0.umul_lhhl[31]
.sym 2824 rvsoc.cpu0.umul_lhhl[21]
.sym 2826 rvsoc.cpu0.umul_lhhl[18]
.sym 2840 rvsoc.cpu0.umul_lhhl[22]
.sym 2841 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[27]
.sym 2842 rvsoc.cpu0.D_op2[8]
.sym 2843 rvsoc.cpu0.cpu_rs2[10]
.sym 2844 rvsoc.cpu0.D_op2[6]
.sym 2846 rvsoc.cpu0.umul_lhhl[17]
.sym 2861 rvsoc.data_wdata[25]
.sym 2862 rvsoc.cpu0.D_op2[6]
.sym 2873 rvsoc.cpu0.umul_lohi[17]
.sym 2884 rvsoc.cpu0.umul_lhhl[23]
.sym 2891 rvsoc.cpu0.umul_hilo[26]
.sym 2895 $abc$63045$new_ys__n3449_
.sym 2904 rvsoc.cpu0.umul_lhhl[16]
.sym 2905 rvsoc.cpu0.umul_lohi[19]
.sym 2906 rvsoc.cpu0.F_insn[30]
.sym 2908 rvsoc.cpu0.D_op2[24]
.sym 2909 rvsoc.cpu0.umul_lohi[30]
.sym 2910 rvsoc.cpu0.umul_lohi[6]
.sym 2911 rvsoc.cpu0.D_op1[21]
.sym 2912 rvsoc.cpu0.umul_lohi[7]
.sym 2913 rvsoc.cpu0.umul_lohi[10]
.sym 2914 rvsoc.cpu0.umul_hilo[28]
.sym 2916 rvsoc.cpu0.umul_hilo[29]
.sym 2918 rvsoc.cpu0.umul_hilo[30]
.sym 2919 rvsoc.cpu0.umul_lohi[13]
.sym 2920 rvsoc.cpu0.D_op2[15]
.sym 2921 rvsoc.cpu0.D_op1[31]
.sym 2922 rvsoc.cpu0.D_op1[26]
.sym 2923 rvsoc.cpu0.D_op1[1]
.sym 2924 rvsoc.cpu0.umul_lohi[17]
.sym 2927 rvsoc.cpu0.D_op2[6]
.sym 2928 rvsoc.cpu0.umul_lohi[19]
.sym 2929 rvsoc.cpu0.D_op2[24]
.sym 2930 rvsoc.cpu0.D_op2[4]
.sym 2931 rvsoc.cpu0.D_op2[20]
.sym 2932 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 3025 rvsoc.cpu0.umul_lhhl[32]
.sym 3026 rvsoc.cpu0.D_rd[2]
.sym 3051 rvsoc.cpu0.umul_lhhl[29]
.sym 3052 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 3053 rvsoc.cpu0.umul_lhhl[26]
.sym 3055 rvsoc.cpu0.umul_lhhl[27]
.sym 3062 $abc$63045$new_n3709_
.sym 3068 rvsoc.cpu0.D_op2[9]
.sym 3073 rvsoc.cpu0.umul_lhhl[25]
.sym 3088 rvsoc.cpu0.umul_lohi[24]
.sym 3089 rvsoc.cpu0.umul_lhhl[30]
.sym 3090 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 3099 rvsoc.cpu0.umul_lhhl[31]
.sym 3100 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 3102 rvsoc.cpu0.umul_lhhl[24]
.sym 3103 $abc$63045$new_n3709_
.sym 3111 rvsoc.cpu0.umul_lohi[29]
.sym 3122 rvsoc.data_wdata[21]
.sym 3131 rvsoc.cpu0.E_insn[25]
.sym 3133 rvsoc.cpu0.umul_lohi[25]
.sym 3134 rvsoc.cpu0.umul_lohi[28]
.sym 3136 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 3137 rvsoc.cpu0.umul_lohi[26]
.sym 3138 rvsoc.cpu0.umul_lohi[5]
.sym 3139 rvsoc.cpu0.umul_lohi[15]
.sym 3140 rvsoc.cpu0.F_insn[20]
.sym 3141 rvsoc.cpu0.D_op2[8]
.sym 3142 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 3143 rvsoc.cpu0.umul_hilo[26]
.sym 3144 rvsoc.cpu0.umul_lohi[20]
.sym 3146 rvsoc.cpu0.umul_lohi[21]
.sym 3147 rvsoc.cpu0.D_rd[2]
.sym 3148 rvsoc.cpu0.D_op1[18]
.sym 3149 rvsoc.cpu0.umul_lohi[24]
.sym 3150 rvsoc.cpu0.D_op1[24]
.sym 3151 rvsoc.cpu0.umul_lohi[25]
.sym 3152 $PACKER_GND_NET
.sym 3153 rvsoc.cpu0.D_op1[27]
.sym 3154 $PACKER_GND_NET
.sym 3155 rvsoc.cpu0.D_op1[29]
.sym 3156 rvsoc.cpu0.D_op2[0]
.sym 3157 rvsoc.cpu0.umul_lohi[28]
.sym 3158 $PACKER_GND_NET
.sym 3159 rvsoc.cpu0.umul_lohi[29]
.sym 3218 rvsoc.cpu0.umul_lohi[0]
.sym 3219 rvsoc.cpu0.umul_lohi[1]
.sym 3220 rvsoc.cpu0.umul_lohi[2]
.sym 3221 rvsoc.cpu0.umul_lohi[3]
.sym 3222 rvsoc.cpu0.umul_lohi[4]
.sym 3223 rvsoc.cpu0.umul_lohi[5]
.sym 3224 rvsoc.cpu0.umul_lohi[6]
.sym 3225 rvsoc.cpu0.umul_lohi[7]
.sym 3251 $abc$63045$new_n3717_
.sym 3252 $abc$63045$new_n2968_
.sym 3253 rvsoc.cpu0.D_op2[16]
.sym 3255 rvsoc.cpu0.D_op2[15]
.sym 3262 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[15]
.sym 3263 rvsoc.cpu0.F_insn_typ[2]
.sym 3265 rvsoc.cpu0.F_insn[7]
.sym 3277 $abc$63045$new_ys__n3047_inv_
.sym 3280 $abc$63045$new_n3685_
.sym 3283 rvsoc.cpu0.E_op1[23]
.sym 3285 rvsoc.data_wdata[30]
.sym 3298 rvsoc.cpu0.cpu_rs1[11]
.sym 3300 $abc$63045$new_n3685_
.sym 3301 rvsoc.cpu0.F_insn[27]
.sym 3304 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 3305 rvsoc.cpu0.D_op2[1]
.sym 3309 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 3310 rvsoc.cpu0.D_op2[7]
.sym 3312 rvsoc.cpu0.umul_lhhl[32]
.sym 3314 rvsoc.cpu0.D_insn[28]
.sym 3324 rvsoc.cpu0.E_rd[4]
.sym 3340 rvsoc.cpu0.D_op1[23]
.sym 3341 rvsoc.cpu0.F_insn[9]
.sym 3345 rvsoc.cpu0.D_op2[14]
.sym 3346 rvsoc.cpu0.umul_lohi[12]
.sym 3347 rvsoc.data_wdata[5]
.sym 3349 rvsoc.cpu0.D_op2[15]
.sym 3350 rvsoc.cpu0.D_op1[8]
.sym 3351 rvsoc.cpu0.D_op1[9]
.sym 3352 rvsoc.cpu0.umul_lohi[27]
.sym 3353 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 3354 $abc$63045$new_n3709_
.sym 3355 rvsoc.cpu0.umul_lohi[18]
.sym 3356 rvsoc.cpu0.D_op1[17]
.sym 3357 rvsoc.cpu0.D_op2[30]
.sym 3358 rvsoc.cpu0.D_op2[26]
.sym 3359 rvsoc.cpu0.cpu_rs1[11]
.sym 3362 rvsoc.cpu0.D_op1[16]
.sym 3363 rvsoc.cpu0.D_op2[21]
.sym 3364 rvsoc.data_wdata[17]
.sym 3365 rvsoc.cpu0.D_op2[23]
.sym 3366 rvsoc.cpu0.D_op1[6]
.sym 3367 rvsoc.data_wdata[30]
.sym 3369 rvsoc.cpu0.D_op2[19]
.sym 3374 rvsoc.cpu0.D_op2[29]
.sym 3375 rvsoc.cpu0.D_op2[30]
.sym 3377 rvsoc.cpu0.D_op2[18]
.sym 3378 rvsoc.cpu0.D_op2[17]
.sym 3380 rvsoc.cpu0.D_op2[27]
.sym 3382 rvsoc.cpu0.D_op2[28]
.sym 3383 rvsoc.cpu0.D_op2[25]
.sym 3386 rvsoc.cpu0.D_op2[24]
.sym 3388 rvsoc.cpu0.D_op2[20]
.sym 3393 rvsoc.cpu0.D_op2[16]
.sym 3399 rvsoc.cpu0.D_op2[21]
.sym 3401 rvsoc.cpu0.D_op2[23]
.sym 3402 rvsoc.cpu0.D_op2[26]
.sym 3403 rvsoc.cpu0.D_op2[31]
.sym 3404 rvsoc.cpu0.D_op2[22]
.sym 3405 rvsoc.cpu0.D_op2[19]
.sym 3407 rvsoc.cpu0.D_op2[24]
.sym 3408 rvsoc.cpu0.D_op2[16]
.sym 3409 rvsoc.cpu0.D_op2[25]
.sym 3410 rvsoc.cpu0.D_op2[17]
.sym 3411 rvsoc.cpu0.D_op2[26]
.sym 3412 rvsoc.cpu0.D_op2[18]
.sym 3413 rvsoc.cpu0.D_op2[27]
.sym 3414 rvsoc.cpu0.D_op2[19]
.sym 3415 rvsoc.cpu0.D_op2[28]
.sym 3416 rvsoc.cpu0.D_op2[20]
.sym 3417 rvsoc.cpu0.D_op2[29]
.sym 3418 rvsoc.cpu0.D_op2[21]
.sym 3419 rvsoc.cpu0.D_op2[30]
.sym 3420 rvsoc.cpu0.D_op2[22]
.sym 3421 rvsoc.cpu0.D_op2[31]
.sym 3422 rvsoc.cpu0.D_op2[23]
.sym 3424 rvsoc.cpu0.umul_lohi[10]
.sym 3425 rvsoc.cpu0.umul_lohi[11]
.sym 3426 rvsoc.cpu0.umul_lohi[12]
.sym 3427 rvsoc.cpu0.umul_lohi[13]
.sym 3428 rvsoc.cpu0.umul_lohi[14]
.sym 3429 rvsoc.cpu0.umul_lohi[15]
.sym 3430 rvsoc.cpu0.umul_lohi[8]
.sym 3431 rvsoc.cpu0.umul_lohi[9]
.sym 3456 $abc$63045$new_n2974_
.sym 3457 $abc$63045$new_ys__n2871_
.sym 3458 $abc$63045$new_ys__n2872_
.sym 3459 $abc$63045$new_n5909_
.sym 3460 $abc$63045$new_n2999_
.sym 3461 rvsoc.cpu0.D_rd[0]
.sym 3462 rvsoc.cpu0.D_rd[4]
.sym 3463 rvsoc.cpu0.D_rd[3]
.sym 3467 rvsoc.cpu0.D_op2[15]
.sym 3471 rvsoc.cpu0.D_op2[16]
.sym 3483 rvsoc.data_wdata[16]
.sym 3505 rvsoc.cpu0.D_op2[25]
.sym 3506 rvsoc.data_wdata[24]
.sym 3507 rvsoc.cpu0.D_op2[16]
.sym 3511 rvsoc.cpu0.D_op2[15]
.sym 3512 rvsoc.cpu0.D_op2[28]
.sym 3513 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 3517 rvsoc.cpu0.D_op2[17]
.sym 3519 rvsoc.cpu0.D_op2[27]
.sym 3522 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$53289
.sym 3524 rvsoc.cpu0.D_op2[16]
.sym 3525 rvsoc.cpu0.umul_lohi[14]
.sym 3526 rvsoc.cpu0.F_insn[22]
.sym 3527 rvsoc.cpu0.F_insn[24]
.sym 3544 rvsoc.cpu0.D_op2[31]
.sym 3545 rvsoc.cpu0.D_op2[22]
.sym 3550 rvsoc.cpu0.D_op2[29]
.sym 3553 rvsoc.cpu0.F_insn[27]
.sym 3554 rvsoc.cpu0.D_op2[16]
.sym 3555 rvsoc.cpu0.umul_lohi[31]
.sym 3556 rvsoc.cpu0.umul_lohi[22]
.sym 3558 rvsoc.cpu0.umul_lohi[23]
.sym 3559 rvsoc.cpu0.D_op1[0]
.sym 3560 rvsoc.cpu0.umul_lohi[16]
.sym 3561 rvsoc.cpu0.D_op1[19]
.sym 3563 rvsoc.cpu0.D_op1[3]
.sym 3564 rvsoc.cpu0.D_op2[3]
.sym 3565 rvsoc.cpu0.D_op1[25]
.sym 3568 rvsoc.cpu0.D_op2[16]
.sym 3570 rvsoc.cpu0.D_op2[2]
.sym 3573 rvsoc.cpu0.D_op2[18]
.sym 3580 $PACKER_GND_NET
.sym 3582 $PACKER_GND_NET
.sym 3588 rvsoc.cpu0.D_op1[2]
.sym 3591 rvsoc.cpu0.D_op1[1]
.sym 3593 rvsoc.cpu0.D_op1[15]
.sym 3594 rvsoc.cpu0.D_op1[0]
.sym 3597 rvsoc.cpu0.D_op1[6]
.sym 3598 rvsoc.cpu0.D_op1[3]
.sym 3599 rvsoc.cpu0.D_op1[12]
.sym 3601 rvsoc.cpu0.D_op1[14]
.sym 3602 rvsoc.cpu0.D_op1[5]
.sym 3604 rvsoc.cpu0.D_op1[8]
.sym 3605 rvsoc.cpu0.D_op1[9]
.sym 3606 rvsoc.cpu0.D_op1[4]
.sym 3607 rvsoc.cpu0.D_op1[7]
.sym 3608 rvsoc.cpu0.D_op1[10]
.sym 3609 rvsoc.cpu0.D_op1[13]
.sym 3611 rvsoc.cpu0.D_op1[11]
.sym 3613 rvsoc.cpu0.D_op1[8]
.sym 3614 rvsoc.cpu0.D_op1[0]
.sym 3615 rvsoc.cpu0.D_op1[9]
.sym 3616 rvsoc.cpu0.D_op1[1]
.sym 3617 rvsoc.cpu0.D_op1[10]
.sym 3618 rvsoc.cpu0.D_op1[2]
.sym 3619 rvsoc.cpu0.D_op1[11]
.sym 3620 rvsoc.cpu0.D_op1[3]
.sym 3621 rvsoc.cpu0.D_op1[12]
.sym 3622 rvsoc.cpu0.D_op1[4]
.sym 3623 rvsoc.cpu0.D_op1[13]
.sym 3624 rvsoc.cpu0.D_op1[5]
.sym 3625 rvsoc.cpu0.D_op1[14]
.sym 3626 rvsoc.cpu0.D_op1[6]
.sym 3627 rvsoc.cpu0.D_op1[15]
.sym 3628 rvsoc.cpu0.D_op1[7]
.sym 3629 $PACKER_GND_NET
.sym 3630 $PACKER_GND_NET
.sym 3632 rvsoc.cpu0.umul_lohi[16]
.sym 3633 rvsoc.cpu0.umul_lohi[17]
.sym 3634 rvsoc.cpu0.umul_lohi[18]
.sym 3635 rvsoc.cpu0.umul_lohi[19]
.sym 3636 rvsoc.cpu0.umul_lohi[20]
.sym 3637 rvsoc.cpu0.umul_lohi[21]
.sym 3638 rvsoc.cpu0.umul_lohi[22]
.sym 3639 rvsoc.cpu0.umul_lohi[23]
.sym 3664 $abc$63045$new_n3719_
.sym 3665 rvsoc.cpu0.D_rd[6]
.sym 3666 rvsoc.cpu0.D_rd[5]
.sym 3667 rvsoc.cpu0.D_rd[7]
.sym 3668 $abc$63045$new_ys__n2873_
.sym 3671 $abc$63045$new_n2975_
.sym 3675 rvsoc.cpu0.D_op2[20]
.sym 3678 $abc$63045$new_ys__n2405_inv_
.sym 3679 rvsoc.cpu0.D_insn[29]
.sym 3691 rvsoc.cpu0.D_insn_typ[9]
.sym 3712 rvsoc.cpu0.D_op1[2]
.sym 3715 rvsoc.cpu0.D_op2[20]
.sym 3717 rvsoc.cpu0.D_op1[15]
.sym 3721 rvsoc.cpu0.D_op2[14]
.sym 3724 rvsoc.cpu0.E_rd[4]
.sym 3727 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 3732 rvsoc.cpu0.D_op1[12]
.sym 3733 $abc$63045$new_n3709_
.sym 3736 rvsoc.cpu0.D_op1[5]
.sym 3740 rvsoc.cpu0.D_op1[4]
.sym 3743 rvsoc.cpu0.D_op1[14]
.sym 3744 rvsoc.cpu0.D_rd[2]
.sym 3750 rvsoc.cpu0.D_op1[7]
.sym 3752 rvsoc.cpu0.D_op1[13]
.sym 3754 rvsoc.cpu0.D_op1[11]
.sym 3757 rvsoc.cpu0.D_op2[6]
.sym 3758 rvsoc.cpu0.D_op2[4]
.sym 3760 $abc$63045$new_ys__n218_inv_
.sym 3761 rvsoc.cpu0.D_op1[21]
.sym 3763 rvsoc.cpu0.D_op2[31]
.sym 3764 rvsoc.cpu0.umul_lohi[30]
.sym 3765 $abc$63045$new_ys__n218_inv_
.sym 3766 $abc$63045$new_n5663_
.sym 3767 rvsoc.cpu0.cpu_rs2[16]
.sym 3768 rvsoc.cpu0.D_op1[10]
.sym 3770 rvsoc.cpu0.F_insn[17]
.sym 3772 rvsoc.cpu0.D_op1[31]
.sym 3773 rvsoc.cpu0.D_op1[1]
.sym 3775 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 3777 rvsoc.cpu0.D_op1[26]
.sym 3841 rvsoc.cpu0.umul_lohi[24]
.sym 3842 rvsoc.cpu0.umul_lohi[25]
.sym 3843 rvsoc.cpu0.umul_lohi[26]
.sym 3844 rvsoc.cpu0.umul_lohi[27]
.sym 3845 rvsoc.cpu0.umul_lohi[28]
.sym 3846 rvsoc.cpu0.umul_lohi[29]
.sym 3847 rvsoc.cpu0.umul_lohi[30]
.sym 3848 rvsoc.cpu0.umul_lohi[31]
.sym 3873 $abc$63045$new_n5667_
.sym 3874 $abc$63045$new_n5663_
.sym 3876 $abc$63045$new_n5664_
.sym 3878 rvsoc.cpu0.F_insn[20]
.sym 3879 $abc$63045$new_n5666_
.sym 3880 $abc$63045$new_n5665_
.sym 3883 rvsoc.cpu0.D_op2[11]
.sym 3884 rvsoc.cpu0.D_insn[12]
.sym 3895 rvsoc.cpu0.D_op2[30]
.sym 3900 rvsoc.cpu0.D_insn[22]
.sym 3921 $abc$63045$new_ys__n2888_
.sym 3922 rvsoc.cpu0.D_op1[29]
.sym 3924 rvsoc.cpu0.D_rd[7]
.sym 3928 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 3933 rvsoc.cpu0.F_insn[21]
.sym 3937 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 3944 rvsoc.cpu0.D_op1[24]
.sym 3955 rvsoc.cpu0.D_op1[27]
.sym 3959 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 3962 rvsoc.cpu0.D_op1[8]
.sym 3963 rvsoc.cpu0.D_op2[30]
.sym 3966 $PACKER_GND_NET
.sym 3967 rvsoc.cpu0.D_op1[18]
.sym 3969 $abc$63045$new_ys__n216_inv_
.sym 3970 rvsoc.cpu0.umul_lohi[26]
.sym 3971 rvsoc.cpu0.D_op2[4]
.sym 3972 rvsoc.cpu0.F_insn[20]
.sym 3974 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 3975 rvsoc.cpu0.D_op1[1]
.sym 3976 rvsoc.cpu0.D_op1[14]
.sym 3977 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 3980 rvsoc.cpu0.D_op1[11]
.sym 3984 $PACKER_GND_NET
.sym 3987 $PACKER_GND_NET
.sym 3988 rvsoc.cpu0.D_op2[0]
.sym 3990 $PACKER_GND_NET
.sym 4086 $abc$63045$new_n5644_
.sym 4088 $abc$63045$new_n6167_
.sym 4089 $abc$63045$new_n5645_
.sym 4091 $abc$63045$new_ys__n216_inv_
.sym 4111 rvsoc.cpu0.D_op1[3]
.sym 4122 rvsoc.uart0.rx_bitcnt[2]
.sym 4127 rvsoc.cpu0.D_op1[6]
.sym 4130 rvsoc.cpu0.cpu_rs2[26]
.sym 4148 rvsoc.uart0.rx_bitcnt[0]
.sym 4149 rvsoc.cpu0.D_op2[23]
.sym 4150 rvsoc.cpu0.D_op2[19]
.sym 4151 rvsoc.cpu0.D_op2[21]
.sym 4155 rvsoc.cpu0.F_insn[20]
.sym 4157 rvsoc.cpu0.D_op1[13]
.sym 4159 rvsoc.cpu0.D_op1[7]
.sym 4160 rvsoc.uart0.rx_bitcnt[3]
.sym 4168 rvsoc.cpu0.D_op2[13]
.sym 4169 rvsoc.cpu0.D_op1[6]
.sym 4191 rvsoc.cpu0.D_op1[16]
.sym 4192 rvsoc.cpu0.cpu_rs1[11]
.sym 4194 rvsoc.cpu0.D_op2[26]
.sym 4195 rvsoc.cpu0.D_op1[6]
.sym 4197 $PACKER_GND_NET
.sym 4199 rvsoc.cpu0.D_op2[15]
.sym 4200 rvsoc.cpu0.D_op2[0]
.sym 4201 rvsoc.cpu0.D_op2[1]
.sym 4202 rvsoc.cpu0.D_op1[19]
.sym 4203 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 4205 rvsoc.cpu0.D_op1[16]
.sym 4207 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 4214 rvsoc.data_wdata[17]
.sym 4312 $abc$63045$new_ys__n282_inv_
.sym 4313 rvsoc.cpu0.D_rd[12]
.sym 4314 rvsoc.cpu0.D_rd[13]
.sym 4315 rvsoc.cpu0.D_rd[15]
.sym 4316 $abc$63045$new_ys__n281_inv_
.sym 4317 rvsoc.cpu0.D_rd[14]
.sym 4318 rvsoc.cpu0.D_rd[8]
.sym 4319 rvsoc.cpu0.D_rd[9]
.sym 4337 rvsoc.cpu0.add_op12[14]
.sym 4339 rvsoc.cpu0.F_actv_pc[19]
.sym 4356 rvsoc.cpu0.D_op2[2]
.sym 4373 $abc$63045$new_n6167_
.sym 4375 rvsoc.cpu0.D_op1[25]
.sym 4376 rvsoc.cpu0.D_op2[3]
.sym 4378 $abc$63045$new_n6167_
.sym 4387 $abc$63045$new_n6167_
.sym 4397 rvsoc.cpu0.D_op2[3]
.sym 4399 rvsoc.cpu0.D_op2[2]
.sym 4404 rvsoc.cpu0.D_op1[2]
.sym 4418 rvsoc.cpu0.D_op2[16]
.sym 4420 rvsoc.cpu0.D_op2[2]
.sym 4421 rvsoc.cpu0.D_op2[18]
.sym 4422 rvsoc.cpu0.D_op2[10]
.sym 4426 rvsoc.cpu0.D_op1[3]
.sym 4429 rvsoc.cpu0.D_op1[0]
.sym 4430 rvsoc.cpu0.D_op2[16]
.sym 4545 rvsoc.cpu0.E_rd[13]
.sym 4564 rvsoc.cpu0.cpu_rs1[29]
.sym 4565 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[1]
.sym 4568 rvsoc.cpu0.D_op1[29]
.sym 4569 rvsoc.cpu0.cpu_rs1[2]
.sym 4576 rvsoc.cpu0.D_op1[12]
.sym 4581 rvsoc.cpu0.D_op1[5]
.sym 4583 rvsoc.cpu0.D_op1[1]
.sym 4584 rvsoc.cpu0.D_op1[30]
.sym 4586 rvsoc.cpu0.D_op1[11]
.sym 4603 rvsoc.cpu0.D_op1[31]
.sym 4605 rvsoc.cpu0.D_op1[26]
.sym 4620 rvsoc.cpu0.D_op1[5]
.sym 4625 rvsoc.cpu0.D_rd[9]
.sym 4647 rvsoc.cpu0.D_op1[1]
.sym 4650 $abc$63045$new_ys__n218_inv_
.sym 4669 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 4767 $abc$63045$new_ys__n12972_
.sym 4768 rvsoc.cpu0.D_rd[30]
.sym 4770 $abc$63045$new_ys__n13004_inv_
.sym 4771 rvsoc.cpu0.D_rd[29]
.sym 4772 $abc$63045$new_ys__n218_inv_
.sym 4773 $abc$63045$new_ys__n13005_inv_
.sym 4791 rvsoc.cpu0.D_op1[20]
.sym 4792 rvsoc.cpu0.D_op1[22]
.sym 4793 rvsoc.cpu0.cpu_rs1[16]
.sym 4796 rvsoc.cpu0.cpu_rs1[8]
.sym 4803 rvsoc.cpu0.D_op1[18]
.sym 4808 rvsoc.cpu0.D_op1[28]
.sym 4809 rvsoc.cpu0.D_op1[19]
.sym 4810 rvsoc.cpu0.D_op1[27]
.sym 4812 rvsoc.data_wdata[16]
.sym 4813 rvsoc.cpu0.cpu_rs1[17]
.sym 4814 rvsoc.data_wdata[28]
.sym 4829 rvsoc.cpu0.D_op1[28]
.sym 4832 rvsoc.cpu0.D_op1[21]
.sym 4841 $PACKER_GND_NET
.sym 4845 rvsoc.cpu0.D_op1[22]
.sym 4852 rvsoc.cpu0.D_op2[0]
.sym 4859 rvsoc.cpu0.D_op1[19]
.sym 4875 $PACKER_GND_NET
.sym 4877 rvsoc.cpu0.D_op1[14]
.sym 4882 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 4886 rvsoc.cpu0.D_op1[1]
.sym 4887 rvsoc.cpu0.D_op1[11]
.sym 4888 rvsoc.cpu0.D_op1[3]
.sym 4900 rvsoc.cpu0.D_op2[0]
.sym 4991 rvsoc.cpu0.D_rd[25]
.sym 4992 rvsoc.cpu0.D_rd[28]
.sym 4993 $abc$63045$new_ys__n285_inv_
.sym 4994 rvsoc.cpu0.D_rd[24]
.sym 4995 $abc$63045$new_ys__n286_inv_
.sym 4996 rvsoc.cpu0.D_rd[31]
.sym 4997 rvsoc.cpu0.D_rd[26]
.sym 4998 rvsoc.cpu0.D_rd[27]
.sym 5002 rvsoc.data_wdata[15]
.sym 5004 rvsoc.cpu0.D_op2[5]
.sym 5047 rvsoc.cpu0.D_op2[1]
.sym 5051 rvsoc.data_wdata[17]
.sym 5083 $abc$63045$new_n4214_
.sym 5088 $abc$63045$new_ys__n284_inv_
.sym 5091 rvsoc.cpu0.D_op2[0]
.sym 5094 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 5095 $PACKER_GND_NET
.sym 5096 rvsoc.cpu0.D_op2[1]
.sym 5098 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 5198 rvsoc.cpu0.E_rd[26]
.sym 5199 rvsoc.cpu0.E_rd[27]
.sym 5200 rvsoc.cpu0.E_rd[25]
.sym 5203 $abc$63045$new_ys__n191_inv_
.sym 5204 rvsoc.cpu0.E_rd[24]
.sym 5207 $abc$63045$new_ys__n11624_
.sym 5225 rvsoc.mem_vdata[2][10]
.sym 5251 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 5268 $abc$63045$new_ys__n12989_inv_
.sym 5405 $abc$63045$new_ys__n284_inv_
.sym 5406 rvsoc.cpu0.D_rd[22]
.sym 5408 rvsoc.cpu0.D_rd[21]
.sym 5409 rvsoc.cpu0.D_rd[23]
.sym 5410 rvsoc.cpu0.D_rd[20]
.sym 5416 $PACKER_VCC_NET
.sym 5454 $abc$63045$new_ys__n12961_inv_
.sym 5487 $abc$63045$new_n4154_
.sym 5497 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 5506 rvsoc.cpu0.D_op1[15]
.sym 5615 $abc$63045$new_ys__n12984_inv_
.sym 5616 $abc$63045$new_n5984_
.sym 5617 $abc$63045$new_n4539_
.sym 5618 $abc$63045$new_ys__n12919_inv_
.sym 5620 $abc$63045$new_ys__n13016_inv_
.sym 5621 $abc$63045$new_n4540_
.sym 5641 rvsoc.cpu0.D_op2[1]
.sym 5663 $abc$63045$new_n4155_
.sym 5664 $abc$63045$new_ys__n11625_inv_
.sym 5678 $PACKER_GND_NET
.sym 5705 rvsoc.cpu0.D_op2[0]
.sym 5713 rvsoc.cpu0.D_op2[4]
.sym 5715 rvsoc.cpu0.D_op1[14]
.sym 5716 rvsoc.cpu0.D_op1[11]
.sym 5718 rvsoc.cpu0.D_op1[13]
.sym 5826 $abc$63045$new_ys__n12980_inv_
.sym 5827 $abc$63045$new_ys__n12982_inv_
.sym 5828 $abc$63045$new_n4250_
.sym 5829 $abc$63045$new_ys__n12880_
.sym 5830 $abc$63045$new_n4444_
.sym 5831 $abc$63045$new_ys__n13012_inv_
.sym 5832 $abc$63045$new_ys__n13014_inv_
.sym 5833 $abc$63045$new_n4354_
.sym 5851 rvsoc.data_wdata[30]
.sym 5891 rvsoc.cpu0.D_op1[18]
.sym 5892 $abc$63045$new_ys__n12964_inv_
.sym 5905 rvsoc.cpu0.D_op2[1]
.sym 5933 $abc$63045$new_ys__n12968_inv_
.sym 5937 $PACKER_GND_NET
.sym 5944 rvsoc.cpu0.D_op2[0]
.sym 5946 rvsoc.cpu0.D_op2[1]
.sym 6095 rvsoc.data_wdata[16]
.sym 6099 $abc$63045$new_ys__n12907_inv_
.sym 6117 $abc$63045$new_ys__n3825_
.sym 6124 rvsoc.cpu0.D_op2[0]
.sym 6128 rvsoc.cpu0.D_op2[5]
.sym 6139 rvsoc.cpu0.D_op2[4]
.sym 6280 rvsoc.clks.clka
.sym 6282 rvsoc.clks.pll_locked
.sym 6283 rvsoc.clks.clkn
.sym 6312 rvsoc.cpu0.D_op1[6]
.sym 6533 rvsoc.data_adrs[3]
.sym 6604 rvsoc.clks.pll_clk
.sym 6697 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 6834 rvsoc.data_wdata[3]
.sym 6837 rvsoc.dram.adrs[3]
.sym 6838 rvsoc.dram.adrs[13]
.sym 6842 rvsoc.dram.adrs[6]
.sym 6846 rvsoc.dram.adrs[12]
.sym 6847 rvsoc.dram.adrs[13]
.sym 6848 rvsoc.dram.adrs[3]
.sym 6860 rvsoc.dram.adrs[2]
.sym 7020 rvsoc.mem_vdata[1][31]
.sym 7021 rvsoc.mem_vdata[1][10]
.sym 7022 rvsoc.dram.adrs[10]
.sym 7025 rvsoc.mem_vdata[1][23]
.sym 7028 rvsoc.mem_vdata[1][21]
.sym 7030 rvsoc.mem_vdata[1][7]
.sym 7040 rvsoc.data_wdata[9]
.sym 7165 rvsoc.data_wdata[27]
.sym 7167 rvsoc.mem_vdata[1][9]
.sym 7168 rvsoc.dram.cs
.sym 7170 rvsoc.data_wst[1]
.sym 7174 rvsoc.mem_vdata[1][26]
.sym 7175 rvsoc.dram.adrs[9]
.sym 7178 rvsoc.mem_vdata[1][28]
.sym 7189 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 7308 rvsoc.cpu0.D_insn[3]
.sym 7310 rvsoc.data_wdata[10]
.sym 7315 rvsoc.dram.adrs[11]
.sym 7321 rvsoc.data_wdata[0]
.sym 7328 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 7449 $abc$63045$new_n2901_
.sym 7451 rvsoc.cpu0.E_mipe[29]
.sym 7452 rvsoc.cpu0.E_mipe[30]
.sym 7453 $abc$63045$new_n2903_
.sym 7454 rvsoc.cpu0.E_mipe[27]
.sym 7455 rvsoc.cpu0.E_mipe[24]
.sym 7456 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 7468 rvsoc.data_wst[3]
.sym 7471 rvsoc.data_wst[3]
.sym 7479 rvsoc.cpu0.F_insn[8]
.sym 7480 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 7596 rvsoc.cpu0.E_mipe[0]
.sym 7597 $abc$63045$new_n2904_
.sym 7598 $abc$63045$new_n2908_
.sym 7599 rvsoc.cpu0.E_mipe[6]
.sym 7600 rvsoc.cpu0.E_mipe[3]
.sym 7601 rvsoc.cpu0.E_mipe[22]
.sym 7602 rvsoc.cpu0.E_mipe[5]
.sym 7603 $abc$63045$new_n2905_
.sym 7605 rvsoc.cpu0.F_insn[7]
.sym 7606 rvsoc.cpu0.F_insn[7]
.sym 7607 $abc$63045$new_n3719_
.sym 7611 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 7612 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 7613 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 7615 rvsoc.data_wdata[21]
.sym 7616 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 7621 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 7627 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 7631 rvsoc.gpio0.dir[1]
.sym 7637 rvsoc.cpu0.E_mipe[9]
.sym 7640 rvsoc.cpu0.E_mipe[10]
.sym 7645 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 7648 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 7650 rvsoc.cpu0.E_mipe[15]
.sym 7655 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 7656 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 7660 rvsoc.cpu0.E_mipe[12]
.sym 7664 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 7667 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 7668 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 7671 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 7676 rvsoc.cpu0.E_mipe[12]
.sym 7677 rvsoc.cpu0.E_mipe[9]
.sym 7678 rvsoc.cpu0.E_mipe[10]
.sym 7679 rvsoc.cpu0.E_mipe[15]
.sym 7684 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 7689 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 7700 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 7707 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 7715 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 7716 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 7717 rvsoc.clka
.sym 7749 rvsoc.cpu0.E_insn[3]
.sym 7760 rvsoc.cpu0.D_insn_typ[13]
.sym 7765 rvsoc.dram.adrs[5]
.sym 7770 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 7773 rvsoc.cpu0.F_insn_typ[1]
.sym 7776 rvsoc.cpu0.F_insn[10]
.sym 7778 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 7895 rvsoc.gpio0.dir[1]
.sym 7899 rvsoc.cpu0.D_op3[0]
.sym 7902 $abc$63045$new_n6126_
.sym 7904 rvsoc.data_wdata[4]
.sym 7905 rvsoc.cpu0.E_op1[31]
.sym 7907 rvsoc.cpu0.D_op2[12]
.sym 7910 rvsoc.data_wdata[6]
.sym 7912 rvsoc.uart0.div[7]
.sym 7914 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 7915 rvsoc.cpu0.D_insn_typ[0]
.sym 7916 rvsoc.cpu0.F_insn[20]
.sym 7918 rvsoc.eram.adrs[0]
.sym 7921 $abc$63045$new_ys__n202_inv_
.sym 7922 rvsoc.cpu0.E_insn[3]
.sym 7925 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 8040 rvsoc.cpu0.D_op3[12]
.sym 8044 $abc$63045$new_ys__n3311_inv_
.sym 8045 rvsoc.cpu0.D_op3[7]
.sym 8046 rvsoc.data_wdata[3]
.sym 8049 $abc$63045$new_ys__n3293_inv_
.sym 8056 rvsoc.data_wdata[9]
.sym 8057 $abc$63045$new_n5386_
.sym 8059 rvsoc.cpu0.F_insn_typ[14]
.sym 8061 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 8062 $abc$63045$new_ys__n2887_
.sym 8063 $abc$63045$new_n6122_
.sym 8065 rvsoc.data_wdata[1]
.sym 8072 rvsoc.cpu0.F_insn[8]
.sym 8082 rvsoc.cpu0.umul_lohi[0]
.sym 8083 rvsoc.cpu0.umul_hilo[0]
.sym 8096 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 8100 rvsoc.cpu0.F_insn[20]
.sym 8135 rvsoc.cpu0.umul_lohi[0]
.sym 8138 rvsoc.cpu0.umul_hilo[0]
.sym 8142 rvsoc.cpu0.F_insn[20]
.sym 8157 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 8158 rvsoc.clka
.sym 8159 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 8184 $abc$63045$new_ys__n3345_inv_
.sym 8185 $abc$63045$new_ys__n3317_inv_
.sym 8186 rvsoc.cpu0.D_op3[15]
.sym 8187 $abc$63045$new_ys__n3347_inv_
.sym 8188 rvsoc.cpu0.D_op3[29]
.sym 8189 rvsoc.cpu0.D_op3[30]
.sym 8197 $abc$63045$new_ys__n3053_inv_
.sym 8203 rvsoc.cpu0.umul_lhhl[12]
.sym 8207 $abc$63045$new_ys__n2405_inv_
.sym 8208 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[14]
.sym 8209 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[12]
.sym 8210 rvsoc.cpu0.umul_lhhl[5]
.sym 8213 rvsoc.cpu0.umul_lhhl[0]
.sym 8215 rvsoc.cpu0.D_insn[20]
.sym 8216 $abc$63045$new_ys__n38_inv_
.sym 8218 $abc$63045$new_ys__n2863_
.sym 8219 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 8225 rvsoc.cpu0.umul_hilo[6]
.sym 8226 rvsoc.cpu0.umul_lohi[2]
.sym 8227 rvsoc.cpu0.umul_hilo[3]
.sym 8228 rvsoc.cpu0.umul_lohi[3]
.sym 8229 rvsoc.cpu0.umul_hilo[0]
.sym 8230 rvsoc.cpu0.umul_lohi[0]
.sym 8231 rvsoc.cpu0.umul_hilo[1]
.sym 8232 rvsoc.cpu0.umul_lohi[1]
.sym 8235 rvsoc.cpu0.umul_hilo[7]
.sym 8238 rvsoc.cpu0.umul_lohi[4]
.sym 8239 rvsoc.cpu0.umul_lohi[6]
.sym 8240 rvsoc.cpu0.umul_lohi[7]
.sym 8241 rvsoc.cpu0.umul_hilo[2]
.sym 8244 rvsoc.cpu0.umul_lohi[5]
.sym 8247 rvsoc.cpu0.umul_hilo[5]
.sym 8253 rvsoc.cpu0.umul_hilo[4]
.sym 8257 $auto$alumacc.cc:474:replace_alu$3182.C[1]
.sym 8259 rvsoc.cpu0.umul_lohi[0]
.sym 8260 rvsoc.cpu0.umul_hilo[0]
.sym 8263 $auto$alumacc.cc:474:replace_alu$3182.C[2]
.sym 8265 rvsoc.cpu0.umul_hilo[1]
.sym 8266 rvsoc.cpu0.umul_lohi[1]
.sym 8267 $auto$alumacc.cc:474:replace_alu$3182.C[1]
.sym 8269 $auto$alumacc.cc:474:replace_alu$3182.C[3]
.sym 8271 rvsoc.cpu0.umul_lohi[2]
.sym 8272 rvsoc.cpu0.umul_hilo[2]
.sym 8273 $auto$alumacc.cc:474:replace_alu$3182.C[2]
.sym 8275 $auto$alumacc.cc:474:replace_alu$3182.C[4]
.sym 8277 rvsoc.cpu0.umul_hilo[3]
.sym 8278 rvsoc.cpu0.umul_lohi[3]
.sym 8279 $auto$alumacc.cc:474:replace_alu$3182.C[3]
.sym 8281 $auto$alumacc.cc:474:replace_alu$3182.C[5]
.sym 8283 rvsoc.cpu0.umul_hilo[4]
.sym 8284 rvsoc.cpu0.umul_lohi[4]
.sym 8285 $auto$alumacc.cc:474:replace_alu$3182.C[4]
.sym 8287 $auto$alumacc.cc:474:replace_alu$3182.C[6]
.sym 8289 rvsoc.cpu0.umul_hilo[5]
.sym 8290 rvsoc.cpu0.umul_lohi[5]
.sym 8291 $auto$alumacc.cc:474:replace_alu$3182.C[5]
.sym 8293 $auto$alumacc.cc:474:replace_alu$3182.C[7]
.sym 8295 rvsoc.cpu0.umul_lohi[6]
.sym 8296 rvsoc.cpu0.umul_hilo[6]
.sym 8297 $auto$alumacc.cc:474:replace_alu$3182.C[6]
.sym 8299 $auto$alumacc.cc:474:replace_alu$3182.C[8]
.sym 8301 rvsoc.cpu0.umul_lohi[7]
.sym 8302 rvsoc.cpu0.umul_hilo[7]
.sym 8303 $auto$alumacc.cc:474:replace_alu$3182.C[7]
.sym 8331 $abc$63045$new_ys__n2887_
.sym 8332 $abc$63045$new_ys__n5676_
.sym 8333 rvsoc.uart0.txbfr[5]
.sym 8334 $abc$63045$new_ys__n5679_
.sym 8335 rvsoc.uart0.txbfr[8]
.sym 8336 $abc$63045$new_ys__n5682_
.sym 8337 rvsoc.uart0.txbfr[7]
.sym 8338 rvsoc.uart0.txbfr[6]
.sym 8339 rvsoc.cpu0.mulhu_val[30]
.sym 8340 rvsoc.cpu0.F_actv_pc[29]
.sym 8344 $abc$63045$new_ys__n3457_
.sym 8345 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 8346 rvsoc.data_wdata[29]
.sym 8347 rvsoc.cpu0.D_op1[13]
.sym 8348 $abc$63045$new_ys__n3454_
.sym 8349 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 8350 rvsoc.data_wdata[29]
.sym 8353 rvsoc.cpu0.umul_lhhl[4]
.sym 8356 rvsoc.cpu0.umul_lhhl[2]
.sym 8358 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 8361 rvsoc.data_wdata[11]
.sym 8362 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 8364 rvsoc.cpu0.F_insn[10]
.sym 8365 rvsoc.data_wdata[1]
.sym 8366 rvsoc.cpu0.F_insn_typ[1]
.sym 8367 $auto$alumacc.cc:474:replace_alu$3182.C[8]
.sym 8372 rvsoc.cpu0.umul_hilo[14]
.sym 8375 rvsoc.cpu0.umul_lohi[11]
.sym 8376 rvsoc.cpu0.umul_hilo[8]
.sym 8377 rvsoc.cpu0.umul_lohi[8]
.sym 8378 rvsoc.cpu0.umul_hilo[9]
.sym 8379 rvsoc.cpu0.umul_lohi[9]
.sym 8380 rvsoc.cpu0.umul_hilo[10]
.sym 8382 rvsoc.cpu0.umul_hilo[15]
.sym 8383 rvsoc.cpu0.umul_lohi[13]
.sym 8384 rvsoc.cpu0.umul_hilo[12]
.sym 8385 rvsoc.cpu0.umul_lohi[10]
.sym 8387 rvsoc.cpu0.umul_lohi[15]
.sym 8390 rvsoc.cpu0.umul_hilo[11]
.sym 8392 rvsoc.cpu0.umul_lohi[12]
.sym 8395 rvsoc.cpu0.umul_lohi[14]
.sym 8402 rvsoc.cpu0.umul_hilo[13]
.sym 8404 $auto$alumacc.cc:474:replace_alu$3182.C[9]
.sym 8406 rvsoc.cpu0.umul_lohi[8]
.sym 8407 rvsoc.cpu0.umul_hilo[8]
.sym 8408 $auto$alumacc.cc:474:replace_alu$3182.C[8]
.sym 8410 $auto$alumacc.cc:474:replace_alu$3182.C[10]
.sym 8412 rvsoc.cpu0.umul_hilo[9]
.sym 8413 rvsoc.cpu0.umul_lohi[9]
.sym 8414 $auto$alumacc.cc:474:replace_alu$3182.C[9]
.sym 8416 $auto$alumacc.cc:474:replace_alu$3182.C[11]
.sym 8418 rvsoc.cpu0.umul_hilo[10]
.sym 8419 rvsoc.cpu0.umul_lohi[10]
.sym 8420 $auto$alumacc.cc:474:replace_alu$3182.C[10]
.sym 8422 $auto$alumacc.cc:474:replace_alu$3182.C[12]
.sym 8424 rvsoc.cpu0.umul_hilo[11]
.sym 8425 rvsoc.cpu0.umul_lohi[11]
.sym 8426 $auto$alumacc.cc:474:replace_alu$3182.C[11]
.sym 8428 $auto$alumacc.cc:474:replace_alu$3182.C[13]
.sym 8430 rvsoc.cpu0.umul_hilo[12]
.sym 8431 rvsoc.cpu0.umul_lohi[12]
.sym 8432 $auto$alumacc.cc:474:replace_alu$3182.C[12]
.sym 8434 $auto$alumacc.cc:474:replace_alu$3182.C[14]
.sym 8436 rvsoc.cpu0.umul_lohi[13]
.sym 8437 rvsoc.cpu0.umul_hilo[13]
.sym 8438 $auto$alumacc.cc:474:replace_alu$3182.C[13]
.sym 8440 $auto$alumacc.cc:474:replace_alu$3182.C[15]
.sym 8442 rvsoc.cpu0.umul_lohi[14]
.sym 8443 rvsoc.cpu0.umul_hilo[14]
.sym 8444 $auto$alumacc.cc:474:replace_alu$3182.C[14]
.sym 8446 $auto$alumacc.cc:474:replace_alu$3182.C[16]
.sym 8448 rvsoc.cpu0.umul_lohi[15]
.sym 8449 rvsoc.cpu0.umul_hilo[15]
.sym 8450 $auto$alumacc.cc:474:replace_alu$3182.C[15]
.sym 8482 rvsoc.cpu0.F_insn[28]
.sym 8486 rvsoc.cpu0.umul_lhhl[12]
.sym 8489 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 8492 rvsoc.cpu0.umul_lhhl[13]
.sym 8493 rvsoc.cpu0.umul_lohi[13]
.sym 8495 rvsoc.data_wdata[4]
.sym 8496 rvsoc.data_wdata[18]
.sym 8497 $abc$63045$new_ys__n2887_
.sym 8498 $abc$63045$new_n6126_
.sym 8499 $abc$63045$new_n4956_
.sym 8500 rvsoc.cpu0.mulhu_val[20]
.sym 8501 rvsoc.data_wdata[6]
.sym 8502 rvsoc.eram.adrs[0]
.sym 8503 rvsoc.cpu0.D_insn[7]
.sym 8504 $abc$63045$new_n3709_
.sym 8505 rvsoc.cpu0.umul_lhhl[11]
.sym 8506 rvsoc.cpu0.D_op2[9]
.sym 8507 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 8508 rvsoc.cpu0.F_insn[20]
.sym 8509 $abc$63045$new_ys__n202_inv_
.sym 8510 $abc$63045$new_ys__n202_inv_
.sym 8511 $abc$63045$new_ys__n4162_
.sym 8512 rvsoc.cpu0.D_op2[13]
.sym 8513 rvsoc.cpu0.D_op1[23]
.sym 8514 $auto$alumacc.cc:474:replace_alu$3182.C[16]
.sym 8519 rvsoc.cpu0.umul_hilo[22]
.sym 8521 rvsoc.cpu0.umul_hilo[19]
.sym 8522 rvsoc.cpu0.umul_lohi[19]
.sym 8523 rvsoc.cpu0.umul_hilo[20]
.sym 8527 rvsoc.cpu0.umul_hilo[18]
.sym 8529 rvsoc.cpu0.umul_lohi[20]
.sym 8530 rvsoc.cpu0.umul_lohi[21]
.sym 8531 rvsoc.cpu0.umul_hilo[16]
.sym 8532 rvsoc.cpu0.umul_lohi[18]
.sym 8533 rvsoc.cpu0.umul_hilo[17]
.sym 8534 rvsoc.cpu0.umul_lohi[17]
.sym 8535 rvsoc.cpu0.umul_lohi[16]
.sym 8537 rvsoc.cpu0.umul_hilo[23]
.sym 8538 rvsoc.cpu0.umul_lohi[23]
.sym 8540 rvsoc.cpu0.umul_lohi[22]
.sym 8549 rvsoc.cpu0.umul_hilo[21]
.sym 8551 $auto$alumacc.cc:474:replace_alu$3182.C[17]
.sym 8553 rvsoc.cpu0.umul_hilo[16]
.sym 8554 rvsoc.cpu0.umul_lohi[16]
.sym 8555 $auto$alumacc.cc:474:replace_alu$3182.C[16]
.sym 8557 $auto$alumacc.cc:474:replace_alu$3182.C[18]
.sym 8559 rvsoc.cpu0.umul_lohi[17]
.sym 8560 rvsoc.cpu0.umul_hilo[17]
.sym 8561 $auto$alumacc.cc:474:replace_alu$3182.C[17]
.sym 8563 $auto$alumacc.cc:474:replace_alu$3182.C[19]
.sym 8565 rvsoc.cpu0.umul_hilo[18]
.sym 8566 rvsoc.cpu0.umul_lohi[18]
.sym 8567 $auto$alumacc.cc:474:replace_alu$3182.C[18]
.sym 8569 $auto$alumacc.cc:474:replace_alu$3182.C[20]
.sym 8571 rvsoc.cpu0.umul_hilo[19]
.sym 8572 rvsoc.cpu0.umul_lohi[19]
.sym 8573 $auto$alumacc.cc:474:replace_alu$3182.C[19]
.sym 8575 $auto$alumacc.cc:474:replace_alu$3182.C[21]
.sym 8577 rvsoc.cpu0.umul_lohi[20]
.sym 8578 rvsoc.cpu0.umul_hilo[20]
.sym 8579 $auto$alumacc.cc:474:replace_alu$3182.C[20]
.sym 8581 $auto$alumacc.cc:474:replace_alu$3182.C[22]
.sym 8583 rvsoc.cpu0.umul_lohi[21]
.sym 8584 rvsoc.cpu0.umul_hilo[21]
.sym 8585 $auto$alumacc.cc:474:replace_alu$3182.C[21]
.sym 8587 $auto$alumacc.cc:474:replace_alu$3182.C[23]
.sym 8589 rvsoc.cpu0.umul_lohi[22]
.sym 8590 rvsoc.cpu0.umul_hilo[22]
.sym 8591 $auto$alumacc.cc:474:replace_alu$3182.C[22]
.sym 8593 $auto$alumacc.cc:474:replace_alu$3182.C[24]
.sym 8595 rvsoc.cpu0.umul_hilo[23]
.sym 8596 rvsoc.cpu0.umul_lohi[23]
.sym 8597 $auto$alumacc.cc:474:replace_alu$3182.C[23]
.sym 8625 rvsoc.cpu0.D_op2[9]
.sym 8626 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 8627 $abc$63045$new_n2891_
.sym 8629 $abc$63045$new_n3704_
.sym 8630 $abc$63045$new_ys__n2896_
.sym 8632 $abc$63045$new_n3709_
.sym 8633 rvsoc.cpu0.umul_lhhl[20]
.sym 8634 rvsoc.data_wdata[3]
.sym 8637 rvsoc.data_wdata[3]
.sym 8638 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 8639 rvsoc.cpu0.D_op2[8]
.sym 8640 rvsoc.cpu0.umul_lohi[21]
.sym 8641 rvsoc.cpu0.umul_lohi[20]
.sym 8644 rvsoc.cpu0.F_insn[20]
.sym 8645 rvsoc.cpu0.umul_lhhl[19]
.sym 8646 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 8649 rvsoc.cpu0.F_insn[8]
.sym 8653 rvsoc.cpu0.F_insn[28]
.sym 8654 rvsoc.cpu0.umul_lohi[14]
.sym 8655 $abc$63045$new_n3685_
.sym 8656 $abc$63045$new_n3709_
.sym 8657 rvsoc.data_wdata[1]
.sym 8658 rvsoc.cpu0.D_op2[9]
.sym 8659 $abc$63045$new_n6122_
.sym 8660 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 8661 $auto$alumacc.cc:474:replace_alu$3182.C[24]
.sym 8666 rvsoc.cpu0.umul_lohi[27]
.sym 8668 rvsoc.cpu0.umul_lohi[25]
.sym 8670 rvsoc.cpu0.umul_hilo[24]
.sym 8671 rvsoc.cpu0.umul_lohi[24]
.sym 8672 rvsoc.cpu0.umul_lohi[29]
.sym 8676 rvsoc.cpu0.umul_hilo[31]
.sym 8678 rvsoc.cpu0.umul_hilo[27]
.sym 8679 rvsoc.cpu0.umul_lohi[28]
.sym 8680 rvsoc.cpu0.umul_hilo[25]
.sym 8681 rvsoc.cpu0.umul_lohi[31]
.sym 8682 rvsoc.cpu0.umul_hilo[30]
.sym 8683 rvsoc.cpu0.umul_lohi[30]
.sym 8685 rvsoc.cpu0.umul_hilo[26]
.sym 8694 rvsoc.cpu0.umul_hilo[28]
.sym 8695 rvsoc.cpu0.umul_lohi[26]
.sym 8696 rvsoc.cpu0.umul_hilo[29]
.sym 8698 $auto$alumacc.cc:474:replace_alu$3182.C[25]
.sym 8700 rvsoc.cpu0.umul_lohi[24]
.sym 8701 rvsoc.cpu0.umul_hilo[24]
.sym 8702 $auto$alumacc.cc:474:replace_alu$3182.C[24]
.sym 8704 $auto$alumacc.cc:474:replace_alu$3182.C[26]
.sym 8706 rvsoc.cpu0.umul_lohi[25]
.sym 8707 rvsoc.cpu0.umul_hilo[25]
.sym 8708 $auto$alumacc.cc:474:replace_alu$3182.C[25]
.sym 8710 $auto$alumacc.cc:474:replace_alu$3182.C[27]
.sym 8712 rvsoc.cpu0.umul_hilo[26]
.sym 8713 rvsoc.cpu0.umul_lohi[26]
.sym 8714 $auto$alumacc.cc:474:replace_alu$3182.C[26]
.sym 8716 $auto$alumacc.cc:474:replace_alu$3182.C[28]
.sym 8718 rvsoc.cpu0.umul_lohi[27]
.sym 8719 rvsoc.cpu0.umul_hilo[27]
.sym 8720 $auto$alumacc.cc:474:replace_alu$3182.C[27]
.sym 8722 $auto$alumacc.cc:474:replace_alu$3182.C[29]
.sym 8724 rvsoc.cpu0.umul_hilo[28]
.sym 8725 rvsoc.cpu0.umul_lohi[28]
.sym 8726 $auto$alumacc.cc:474:replace_alu$3182.C[28]
.sym 8728 $auto$alumacc.cc:474:replace_alu$3182.C[30]
.sym 8730 rvsoc.cpu0.umul_lohi[29]
.sym 8731 rvsoc.cpu0.umul_hilo[29]
.sym 8732 $auto$alumacc.cc:474:replace_alu$3182.C[29]
.sym 8734 $auto$alumacc.cc:474:replace_alu$3182.C[31]
.sym 8736 rvsoc.cpu0.umul_lohi[30]
.sym 8737 rvsoc.cpu0.umul_hilo[30]
.sym 8738 $auto$alumacc.cc:474:replace_alu$3182.C[30]
.sym 8740 $auto$alumacc.cc:474:replace_alu$3182.C[32]
.sym 8742 rvsoc.cpu0.umul_lohi[31]
.sym 8743 rvsoc.cpu0.umul_hilo[31]
.sym 8744 $auto$alumacc.cc:474:replace_alu$3182.C[31]
.sym 8772 rvsoc.cpu0.D_insn[7]
.sym 8773 $abc$63045$new_n3685_
.sym 8774 rvsoc.cpu0.D_rd[1]
.sym 8775 $abc$63045$new_ys__n2899_
.sym 8776 rvsoc.cpu0.D_insn_typ[2]
.sym 8777 $abc$63045$new_n2970_
.sym 8778 $abc$63045$new_n2978_
.sym 8779 $abc$63045$new_ys__n2740_inv_
.sym 8780 rvsoc.cpu0.umul_lhhl[28]
.sym 8784 rvsoc.cpu0.umul_lohi[27]
.sym 8789 $abc$63045$new_n3709_
.sym 8790 rvsoc.cpu0.umul_hilo[27]
.sym 8791 rvsoc.cpu0.D_op2[9]
.sym 8793 rvsoc.resetn
.sym 8796 $abc$63045$new_ys__n38_inv_
.sym 8797 rvsoc.cpu0.cpu_rs2[15]
.sym 8798 $abc$63045$new_ys__n2863_
.sym 8799 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 8803 rvsoc.cpu0.D_insn[20]
.sym 8804 $abc$63045$new_n2960_
.sym 8806 $abc$63045$new_n3709_
.sym 8807 $abc$63045$new_n3685_
.sym 8808 $auto$alumacc.cc:474:replace_alu$3182.C[32]
.sym 8813 rvsoc.cpu0.F_insn[9]
.sym 8830 $abc$63045$new_ys__n202_inv_
.sym 8840 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 8849 $auto$alumacc.cc:474:replace_alu$3182.C[32]
.sym 8852 $abc$63045$new_ys__n202_inv_
.sym 8853 rvsoc.cpu0.F_insn[9]
.sym 8892 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 8893 rvsoc.clka
.sym 8894 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 8919 $abc$63045$new_n2990_
.sym 8920 $abc$63045$new_n2969_
.sym 8921 $abc$63045$new_n2960_
.sym 8922 rvsoc.cpu0.E_rd[1]
.sym 8923 $abc$63045$new_n3000_
.sym 8924 $abc$63045$new_n2985_
.sym 8925 $abc$63045$new_n5910_
.sym 8926 $abc$63045$new_ys__n2863_
.sym 8927 p06
.sym 8929 rvsoc.data_wdata[27]
.sym 8934 $abc$63045$new_ys__n2744_inv_
.sym 8935 rvsoc.cpu0.D_op1[23]
.sym 8937 rvsoc.cpu0.D_insn[15]
.sym 8939 rvsoc.cpu0.F_insn[27]
.sym 8940 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[4]
.sym 8941 rvsoc.cpu0.F_insn[29]
.sym 8943 rvsoc.cpu0.F_insn[11]
.sym 8944 $abc$63045$new_ys__n38_inv_
.sym 8945 $abc$63045$new_ys__n2899_
.sym 8947 rvsoc.cpu0.D_insn_typ[2]
.sym 8948 rvsoc.data_wdata[11]
.sym 8949 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 8952 $abc$63045$new_ys__n2888_
.sym 8953 rvsoc.cpu0.F_insn[10]
.sym 8954 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 8963 $abc$63045$new_ys__n2888_
.sym 8969 $abc$63045$new_n3685_
.sym 8973 $abc$63045$new_n2970_
.sym 8974 $abc$63045$new_n3709_
.sym 8977 $abc$63045$new_n2969_
.sym 8978 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 8980 rvsoc.data_wdata[15]
.sym 8981 rvsoc.cpu0.cpu_rs2[15]
.sym 8985 $abc$63045$new_n3717_
.sym 8988 $abc$63045$new_n3719_
.sym 8999 rvsoc.cpu0.cpu_rs2[15]
.sym 9000 rvsoc.data_wdata[15]
.sym 9001 $abc$63045$new_ys__n2888_
.sym 9002 $abc$63045$new_n3685_
.sym 9005 $abc$63045$new_n2970_
.sym 9006 $abc$63045$new_n2969_
.sym 9011 $abc$63045$new_n3709_
.sym 9013 $abc$63045$new_n3719_
.sym 9024 $abc$63045$new_n3717_
.sym 9025 $abc$63045$new_n3709_
.sym 9039 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 9040 rvsoc.clka
.sym 9066 rvsoc.cpu0.E_rd[2]
.sym 9067 rvsoc.cpu0.E_rd[0]
.sym 9068 $abc$63045$new_n2959_
.sym 9069 rvsoc.cpu0.E_rd[3]
.sym 9070 $abc$63045$new_ys__n128_inv_
.sym 9071 rvsoc.cpu0.E_rd[4]
.sym 9072 $abc$63045$new_n2981_
.sym 9073 $abc$63045$new_n3001_
.sym 9074 rvsoc.data_wdata[10]
.sym 9075 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[23]
.sym 9081 rvsoc.cpu0.F_insn[17]
.sym 9088 rvsoc.cpu0.D_op2[22]
.sym 9090 rvsoc.data_wdata[15]
.sym 9091 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 9092 rvsoc.cpu0.D_op2[13]
.sym 9093 rvsoc.cpu0.E_rd[4]
.sym 9094 $abc$63045$new_ys__n541_inv_
.sym 9095 rvsoc.eram.adrs[0]
.sym 9096 rvsoc.cpu0.D_rd[3]
.sym 9097 $abc$63045$new_n3709_
.sym 9098 $abc$63045$new_ys__n202_inv_
.sym 9100 rvsoc.cpu0.F_insn[20]
.sym 9101 rvsoc.cpu0.D_op1[23]
.sym 9107 $abc$63045$new_n2990_
.sym 9108 $abc$63045$new_ys__n216_inv_
.sym 9109 rvsoc.cpu0.D_rd[2]
.sym 9110 $abc$63045$new_n5909_
.sym 9113 $abc$63045$new_n5910_
.sym 9114 $abc$63045$new_n2975_
.sym 9117 $abc$63045$new_n2968_
.sym 9118 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 9119 $abc$63045$new_n3000_
.sym 9123 $abc$63045$new_n2974_
.sym 9124 $abc$63045$new_ys__n202_inv_
.sym 9125 rvsoc.cpu0.F_insn[7]
.sym 9126 rvsoc.cpu0.F_insn[20]
.sym 9127 rvsoc.cpu0.F_insn[11]
.sym 9129 rvsoc.cpu0.F_insn[17]
.sym 9131 rvsoc.cpu0.F_insn[27]
.sym 9132 $abc$63045$new_ys__n218_inv_
.sym 9136 rvsoc.cpu0.D_rd[0]
.sym 9137 rvsoc.cpu0.F_insn[10]
.sym 9141 $abc$63045$new_n2975_
.sym 9142 rvsoc.cpu0.D_rd[0]
.sym 9143 rvsoc.cpu0.F_insn[20]
.sym 9146 $abc$63045$new_n5909_
.sym 9147 $abc$63045$new_ys__n218_inv_
.sym 9148 $abc$63045$new_ys__n216_inv_
.sym 9149 $abc$63045$new_n5910_
.sym 9152 $abc$63045$new_n2974_
.sym 9153 $abc$63045$new_ys__n216_inv_
.sym 9154 $abc$63045$new_ys__n218_inv_
.sym 9155 $abc$63045$new_n2968_
.sym 9158 $abc$63045$new_n2975_
.sym 9159 $abc$63045$new_n2990_
.sym 9160 rvsoc.cpu0.F_insn[27]
.sym 9161 rvsoc.cpu0.D_rd[0]
.sym 9164 rvsoc.cpu0.D_rd[2]
.sym 9165 $abc$63045$new_n2975_
.sym 9166 rvsoc.cpu0.F_insn[17]
.sym 9167 $abc$63045$new_n3000_
.sym 9171 rvsoc.cpu0.F_insn[7]
.sym 9172 $abc$63045$new_ys__n202_inv_
.sym 9176 rvsoc.cpu0.F_insn[11]
.sym 9179 $abc$63045$new_ys__n202_inv_
.sym 9182 rvsoc.cpu0.F_insn[10]
.sym 9184 $abc$63045$new_ys__n202_inv_
.sym 9186 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 9187 rvsoc.clka
.sym 9188 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 9213 $abc$63045$new_ys__n2864_
.sym 9214 rvsoc.cpu0.E_rd[5]
.sym 9215 $abc$63045$new_n2993_
.sym 9216 rvsoc.cpu0.E_rd[7]
.sym 9217 $abc$63045$new_ys__n2888_
.sym 9218 $abc$63045$new_n2957_
.sym 9219 rvsoc.cpu0.E_rd[6]
.sym 9220 $abc$63045$new_n2944_
.sym 9221 rvsoc.cpu0.D_insn[23]
.sym 9222 rvsoc.cpu0.mulhu_val[17]
.sym 9226 $abc$63045$new_ys__n216_inv_
.sym 9227 rvsoc.cpu0.D_op2[24]
.sym 9228 rvsoc.cpu0.D_rd[2]
.sym 9230 rvsoc.cpu0.D_op2[4]
.sym 9231 rvsoc.cpu0.D_op2[8]
.sym 9232 rvsoc.cpu0.E_rd[2]
.sym 9233 rvsoc.cpu0.D_op1[7]
.sym 9235 rvsoc.cpu0.D_op1[13]
.sym 9237 rvsoc.data_wdata[16]
.sym 9238 $abc$63045$new_ys__n2888_
.sym 9240 rvsoc.cpu0.F_insn[18]
.sym 9241 rvsoc.cpu0.F_insn[22]
.sym 9242 rvsoc.cpu0.D_op2[9]
.sym 9243 $abc$63045$new_n3685_
.sym 9244 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$53289
.sym 9246 rvsoc.eram.adrs[5]
.sym 9255 rvsoc.cpu0.D_rd[6]
.sym 9256 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 9258 $abc$63045$new_n2999_
.sym 9261 $abc$63045$new_n3685_
.sym 9263 rvsoc.data_wdata[16]
.sym 9264 $PACKER_GND_NET
.sym 9269 $abc$63045$new_n3001_
.sym 9271 $abc$63045$new_ys__n218_inv_
.sym 9272 rvsoc.cpu0.D_rd[5]
.sym 9273 rvsoc.cpu0.D_rd[7]
.sym 9274 $abc$63045$new_ys__n2888_
.sym 9282 $abc$63045$new_ys__n216_inv_
.sym 9284 rvsoc.cpu0.cpu_rs2[16]
.sym 9287 $abc$63045$new_ys__n2888_
.sym 9288 rvsoc.cpu0.cpu_rs2[16]
.sym 9289 rvsoc.data_wdata[16]
.sym 9290 $abc$63045$new_n3685_
.sym 9293 $PACKER_GND_NET
.sym 9302 $PACKER_GND_NET
.sym 9307 $PACKER_GND_NET
.sym 9311 $abc$63045$new_n2999_
.sym 9312 $abc$63045$new_ys__n216_inv_
.sym 9313 $abc$63045$new_n3001_
.sym 9314 $abc$63045$new_ys__n218_inv_
.sym 9329 rvsoc.cpu0.D_rd[6]
.sym 9330 rvsoc.cpu0.D_rd[5]
.sym 9331 rvsoc.cpu0.D_rd[7]
.sym 9333 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 9334 rvsoc.clka
.sym 9362 $abc$63045$auto$wreduce.cc:452:run$3082[2]
.sym 9363 $abc$63045$auto$wreduce.cc:452:run$3082[3]
.sym 9364 rvsoc.uart0.rx_bitcnt[0]
.sym 9365 rvsoc.uart0.rx_bitcnt[3]
.sym 9366 $abc$63045$auto$wreduce.cc:452:run$3082[0]
.sym 9367 rvsoc.uart0.rx_bitcnt[2]
.sym 9368 $abc$63045$new_n2956_
.sym 9369 $abc$63045$new_ys__n11299_inv_
.sym 9372 rvsoc.data_wdata[5]
.sym 9374 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 9375 rvsoc.cpu0.D_op1[17]
.sym 9376 rvsoc.cpu0.D_op2[30]
.sym 9378 rvsoc.cpu0.D_op1[9]
.sym 9382 rvsoc.cpu0.D_op1[8]
.sym 9383 $abc$63045$new_n3709_
.sym 9384 $abc$63045$new_ys__n38_inv_
.sym 9385 rvsoc.uart0.rx_bitcnt[0]
.sym 9386 rvsoc.cpu0.D_op1[12]
.sym 9387 rvsoc.cpu0.D_op2[12]
.sym 9388 rvsoc.cpu0.D_op1[11]
.sym 9389 rvsoc.cpu0.D_op1[4]
.sym 9390 rvsoc.cpu0.D_op1[5]
.sym 9391 rvsoc.cpu0.D_op1[5]
.sym 9392 rvsoc.cpu0.D_op2[5]
.sym 9394 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 9395 rvsoc.cpu0.D_op1[15]
.sym 9402 rvsoc.cpu0.D_op1[15]
.sym 9403 rvsoc.cpu0.D_op1[20]
.sym 9407 rvsoc.cpu0.D_op1[5]
.sym 9408 $abc$63045$new_n5665_
.sym 9412 rvsoc.cpu0.D_op1[12]
.sym 9415 $abc$63045$new_n5666_
.sym 9417 $abc$63045$new_n5667_
.sym 9418 rvsoc.cpu0.D_op1[6]
.sym 9419 rvsoc.cpu0.D_op1[11]
.sym 9421 rvsoc.cpu0.D_op1[13]
.sym 9422 rvsoc.cpu0.D_op1[9]
.sym 9423 rvsoc.cpu0.D_op1[7]
.sym 9424 rvsoc.cpu0.D_op1[17]
.sym 9425 rvsoc.cpu0.D_op1[8]
.sym 9426 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 9427 rvsoc.cpu0.D_op1[19]
.sym 9428 $abc$63045$new_n5664_
.sym 9429 rvsoc.cpu0.D_op1[10]
.sym 9430 rvsoc.cpu0.D_op1[16]
.sym 9431 rvsoc.cpu0.D_op1[14]
.sym 9432 rvsoc.cpu0.D_op1[18]
.sym 9434 rvsoc.cpu0.D_op1[5]
.sym 9435 rvsoc.cpu0.D_op1[8]
.sym 9436 rvsoc.cpu0.D_op1[7]
.sym 9437 rvsoc.cpu0.D_op1[6]
.sym 9440 $abc$63045$new_n5665_
.sym 9441 $abc$63045$new_n5667_
.sym 9442 $abc$63045$new_n5666_
.sym 9443 $abc$63045$new_n5664_
.sym 9452 rvsoc.cpu0.D_op1[17]
.sym 9453 rvsoc.cpu0.D_op1[18]
.sym 9454 rvsoc.cpu0.D_op1[19]
.sym 9455 rvsoc.cpu0.D_op1[20]
.sym 9465 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 9470 rvsoc.cpu0.D_op1[11]
.sym 9471 rvsoc.cpu0.D_op1[10]
.sym 9472 rvsoc.cpu0.D_op1[12]
.sym 9473 rvsoc.cpu0.D_op1[9]
.sym 9476 rvsoc.cpu0.D_op1[14]
.sym 9477 rvsoc.cpu0.D_op1[16]
.sym 9478 rvsoc.cpu0.D_op1[15]
.sym 9479 rvsoc.cpu0.D_op1[13]
.sym 9481 rvsoc.clka
.sym 9507 $abc$63045$new_n5647_
.sym 9508 $abc$63045$new_n5646_
.sym 9509 $abc$63045$new_n5649_
.sym 9510 rvsoc.cpu0.D_rd[11]
.sym 9511 $abc$63045$new_n5648_
.sym 9512 $abc$63045$new_n5650_
.sym 9513 $abc$63045$new_ys__n38_inv_
.sym 9514 rvsoc.cpu0.D_rd[10]
.sym 9515 rvsoc.cpu0.D_op1[13]
.sym 9516 rvsoc.uart0.rx_bitcnt[3]
.sym 9519 rvsoc.data_wdata[17]
.sym 9520 rvsoc.cpu0.D_op1[0]
.sym 9521 rvsoc.cpu0.D_op1[20]
.sym 9523 rvsoc.cpu0.D_op1[3]
.sym 9524 rvsoc.uart0.rx_bitcnt[2]
.sym 9525 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 9526 rvsoc.cpu0.D_op1[3]
.sym 9527 $abc$63045$new_ys__n2235_
.sym 9529 rvsoc.cpu0.D_op1[19]
.sym 9532 rvsoc.cpu0.D_op1[9]
.sym 9533 rvsoc.cpu0.D_op2[11]
.sym 9534 rvsoc.cpu0.D_op1[17]
.sym 9535 rvsoc.cpu0.D_op1[8]
.sym 9536 $abc$63045$new_ys__n38_inv_
.sym 9537 rvsoc.cpu0.D_op1[9]
.sym 9539 rvsoc.cpu0.D_op1[10]
.sym 9540 rvsoc.data_wdata[11]
.sym 9542 rvsoc.cpu0.D_op1[18]
.sym 9550 rvsoc.cpu0.D_op1[1]
.sym 9552 $abc$63045$new_n5645_
.sym 9556 $abc$63045$new_ys__n282_inv_
.sym 9557 $abc$63045$new_n5644_
.sym 9560 $abc$63045$new_ys__n281_inv_
.sym 9562 rvsoc.cpu0.D_op2[4]
.sym 9567 rvsoc.cpu0.D_op2[2]
.sym 9568 rvsoc.cpu0.D_op2[1]
.sym 9569 rvsoc.cpu0.D_op2[0]
.sym 9572 rvsoc.cpu0.D_op2[3]
.sym 9573 rvsoc.cpu0.D_op1[4]
.sym 9574 rvsoc.cpu0.D_op1[0]
.sym 9578 rvsoc.cpu0.D_op1[2]
.sym 9579 rvsoc.cpu0.D_op1[3]
.sym 9587 rvsoc.cpu0.D_op1[2]
.sym 9588 rvsoc.cpu0.D_op1[1]
.sym 9589 rvsoc.cpu0.D_op2[2]
.sym 9590 rvsoc.cpu0.D_op2[1]
.sym 9599 rvsoc.cpu0.D_op2[0]
.sym 9600 $abc$63045$new_n5644_
.sym 9601 rvsoc.cpu0.D_op1[0]
.sym 9602 $abc$63045$new_n5645_
.sym 9605 rvsoc.cpu0.D_op1[4]
.sym 9606 rvsoc.cpu0.D_op2[4]
.sym 9607 rvsoc.cpu0.D_op1[3]
.sym 9608 rvsoc.cpu0.D_op2[3]
.sym 9618 $abc$63045$new_ys__n281_inv_
.sym 9620 $abc$63045$new_ys__n282_inv_
.sym 9654 $abc$63045$new_ys__n188_inv_
.sym 9655 rvsoc.cpu0.E_rd[15]
.sym 9656 rvsoc.cpu0.E_rd[8]
.sym 9657 $abc$63045$new_ys__n187_inv_
.sym 9658 rvsoc.cpu0.E_rd[12]
.sym 9659 rvsoc.cpu0.E_rd[14]
.sym 9660 rvsoc.cpu0.E_rd[10]
.sym 9661 rvsoc.cpu0.E_rd[11]
.sym 9662 rvsoc.cpu0.D_op2[18]
.sym 9666 rvsoc.cpu0.D_op1[21]
.sym 9667 $abc$63045$new_n5663_
.sym 9668 rvsoc.cpu0.D_op1[22]
.sym 9670 rvsoc.cpu0.D_op2[31]
.sym 9671 rvsoc.cpu0.D_op1[7]
.sym 9672 rvsoc.cpu0.D_op1[10]
.sym 9674 rvsoc.cpu0.cpu_rs2[16]
.sym 9678 rvsoc.cpu0.D_op1[6]
.sym 9679 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 9681 rvsoc.data_wdata[20]
.sym 9684 rvsoc.eram.adrs[0]
.sym 9698 rvsoc.cpu0.D_rd[11]
.sym 9702 rvsoc.cpu0.D_rd[10]
.sym 9704 rvsoc.cpu0.D_rd[12]
.sym 9705 rvsoc.cpu0.D_rd[13]
.sym 9706 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 9708 $PACKER_GND_NET
.sym 9710 rvsoc.cpu0.D_rd[9]
.sym 9714 rvsoc.cpu0.D_rd[15]
.sym 9717 rvsoc.cpu0.D_rd[8]
.sym 9724 rvsoc.cpu0.D_rd[14]
.sym 9728 rvsoc.cpu0.D_rd[12]
.sym 9729 rvsoc.cpu0.D_rd[13]
.sym 9730 rvsoc.cpu0.D_rd[14]
.sym 9731 rvsoc.cpu0.D_rd[15]
.sym 9735 $PACKER_GND_NET
.sym 9742 $PACKER_GND_NET
.sym 9747 $PACKER_GND_NET
.sym 9752 rvsoc.cpu0.D_rd[9]
.sym 9753 rvsoc.cpu0.D_rd[11]
.sym 9754 rvsoc.cpu0.D_rd[8]
.sym 9755 rvsoc.cpu0.D_rd[10]
.sym 9761 $PACKER_GND_NET
.sym 9766 $PACKER_GND_NET
.sym 9771 $PACKER_GND_NET
.sym 9774 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 9775 rvsoc.clka
.sym 9801 $abc$63045$new_ys__n13009_inv_
.sym 9802 rvsoc.cpu0.D_rd[16]
.sym 9803 $abc$63045$new_ys__n12977_inv_
.sym 9804 $abc$63045$new_ys__n13007_inv_
.sym 9806 $abc$63045$new_ys__n12973_inv_
.sym 9809 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[6]
.sym 9810 rvsoc.cpu0.cpu_rs1[30]
.sym 9814 rvsoc.cpu0.D_op1[14]
.sym 9815 rvsoc.cpu0.D_op1[3]
.sym 9816 rvsoc.cpu0.D_op1[24]
.sym 9817 rvsoc.cpu0.D_op1[1]
.sym 9820 rvsoc.cpu0.D_op1[11]
.sym 9823 rvsoc.cpu0.cpu_rs1[31]
.sym 9825 rvsoc.data_wdata[16]
.sym 9827 rvsoc.cpu0.D_op2[3]
.sym 9828 rvsoc.cpu0.D_op1[2]
.sym 9833 rvsoc.cpu0.D_op2[2]
.sym 9834 rvsoc.eram.adrs[5]
.sym 9835 rvsoc.eram.adrs[5]
.sym 9836 rvsoc.cpu0.D_rd[16]
.sym 9844 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 9852 rvsoc.cpu0.D_rd[13]
.sym 9912 rvsoc.cpu0.D_rd[13]
.sym 9921 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 9922 rvsoc.clka
.sym 9923 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 9948 rvsoc.cpu0.D_rd[19]
.sym 9949 rvsoc.cpu0.D_rd[17]
.sym 9950 $abc$63045$new_n5976_
.sym 9951 $abc$63045$new_ys__n283_inv_
.sym 9952 $abc$63045$new_n4378_
.sym 9953 rvsoc.cpu0.D_rd[18]
.sym 9954 $abc$63045$new_ys__n12976_inv_
.sym 9955 $abc$63045$new_n4214_
.sym 9956 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[13]
.sym 9957 rvsoc.cpu0.D_op1[25]
.sym 9961 rvsoc.cpu0.D_op1[19]
.sym 9963 rvsoc.cpu0.D_op2[30]
.sym 9964 rvsoc.cpu0.D_op1[5]
.sym 9965 rvsoc.cpu0.D_op1[16]
.sym 9969 rvsoc.data_wdata[20]
.sym 9970 rvsoc.cpu0.D_op2[15]
.sym 9973 $abc$63045$new_n4146_
.sym 9976 rvsoc.cpu0.D_op1[4]
.sym 9977 rvsoc.cpu0.D_op1[12]
.sym 9980 rvsoc.cpu0.D_op2[5]
.sym 9982 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 9983 rvsoc.cpu0.D_op1[29]
.sym 9991 $abc$63045$new_ys__n285_inv_
.sym 9993 $abc$63045$new_ys__n286_inv_
.sym 9994 rvsoc.cpu0.D_op1[4]
.sym 9996 $abc$63045$new_ys__n13005_inv_
.sym 10001 $abc$63045$new_ys__n13004_inv_
.sym 10005 rvsoc.cpu0.D_op2[0]
.sym 10007 rvsoc.cpu0.D_op1[3]
.sym 10008 $abc$63045$new_ys__n283_inv_
.sym 10010 $abc$63045$new_ys__n284_inv_
.sym 10012 rvsoc.cpu0.D_op1[2]
.sym 10013 rvsoc.cpu0.D_op1[1]
.sym 10016 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 10017 $PACKER_GND_NET
.sym 10018 rvsoc.cpu0.D_op2[1]
.sym 10028 $abc$63045$new_ys__n13005_inv_
.sym 10030 $abc$63045$new_ys__n13004_inv_
.sym 10031 rvsoc.cpu0.D_op2[1]
.sym 10035 $PACKER_GND_NET
.sym 10046 rvsoc.cpu0.D_op2[0]
.sym 10047 rvsoc.cpu0.D_op1[1]
.sym 10049 rvsoc.cpu0.D_op1[2]
.sym 10054 $PACKER_GND_NET
.sym 10058 $abc$63045$new_ys__n286_inv_
.sym 10059 $abc$63045$new_ys__n283_inv_
.sym 10060 $abc$63045$new_ys__n285_inv_
.sym 10061 $abc$63045$new_ys__n284_inv_
.sym 10065 rvsoc.cpu0.D_op2[0]
.sym 10066 rvsoc.cpu0.D_op1[4]
.sym 10067 rvsoc.cpu0.D_op1[3]
.sym 10068 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 10069 rvsoc.clka
.sym 10095 $abc$63045$new_ys__n189_inv_
.sym 10096 rvsoc.cpu0.E_rd[19]
.sym 10097 rvsoc.cpu0.E_rd[18]
.sym 10098 rvsoc.cpu0.E_rd[17]
.sym 10099 $abc$63045$new_n4376_
.sym 10100 $abc$63045$new_ys__n12881_
.sym 10101 rvsoc.cpu0.E_rd[30]
.sym 10102 rvsoc.cpu0.E_rd[16]
.sym 10103 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[16]
.sym 10115 rvsoc.cpu0.D_op2[16]
.sym 10117 rvsoc.cpu0.D_op1[19]
.sym 10119 $abc$63045$new_n4154_
.sym 10121 rvsoc.cpu0.D_op2[11]
.sym 10122 rvsoc.cpu0.D_op1[17]
.sym 10123 rvsoc.data_wdata[11]
.sym 10125 rvsoc.cpu0.D_op1[9]
.sym 10126 rvsoc.cpu0.D_rd[29]
.sym 10138 rvsoc.cpu0.D_rd[30]
.sym 10141 rvsoc.cpu0.D_rd[31]
.sym 10142 rvsoc.cpu0.D_rd[26]
.sym 10143 rvsoc.cpu0.D_rd[27]
.sym 10144 rvsoc.cpu0.D_rd[25]
.sym 10147 rvsoc.cpu0.D_rd[24]
.sym 10149 rvsoc.cpu0.D_rd[29]
.sym 10153 rvsoc.cpu0.D_rd[28]
.sym 10161 $PACKER_GND_NET
.sym 10163 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 10169 $PACKER_GND_NET
.sym 10176 $PACKER_GND_NET
.sym 10181 rvsoc.cpu0.D_rd[26]
.sym 10182 rvsoc.cpu0.D_rd[25]
.sym 10183 rvsoc.cpu0.D_rd[24]
.sym 10184 rvsoc.cpu0.D_rd[27]
.sym 10188 $PACKER_GND_NET
.sym 10193 rvsoc.cpu0.D_rd[29]
.sym 10194 rvsoc.cpu0.D_rd[31]
.sym 10195 rvsoc.cpu0.D_rd[30]
.sym 10196 rvsoc.cpu0.D_rd[28]
.sym 10200 $PACKER_GND_NET
.sym 10205 $PACKER_GND_NET
.sym 10214 $PACKER_GND_NET
.sym 10215 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 10216 rvsoc.clka
.sym 10242 $abc$63045$new_ys__n40_inv_
.sym 10244 rvsoc.cpu0.E_rd[28]
.sym 10245 rvsoc.cpu0.E_rd[31]
.sym 10246 rvsoc.cpu0.E_rd[29]
.sym 10248 $abc$63045$new_n4154_
.sym 10249 $abc$63045$new_ys__n192_inv_
.sym 10250 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 10256 rvsoc.cpu0.D_op1[15]
.sym 10258 rvsoc.data_wdata[19]
.sym 10266 rvsoc.gpio0.dir[1]
.sym 10269 rvsoc.cpu0.D_op2[3]
.sym 10271 $abc$63045$new_n4154_
.sym 10286 rvsoc.cpu0.D_rd[24]
.sym 10291 rvsoc.cpu0.D_rd[25]
.sym 10293 rvsoc.cpu0.E_rd[27]
.sym 10294 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 10297 rvsoc.cpu0.D_rd[26]
.sym 10298 rvsoc.cpu0.D_rd[27]
.sym 10306 rvsoc.cpu0.E_rd[24]
.sym 10308 rvsoc.cpu0.E_rd[26]
.sym 10310 rvsoc.cpu0.E_rd[25]
.sym 10324 rvsoc.cpu0.D_rd[26]
.sym 10328 rvsoc.cpu0.D_rd[27]
.sym 10334 rvsoc.cpu0.D_rd[25]
.sym 10352 rvsoc.cpu0.E_rd[25]
.sym 10353 rvsoc.cpu0.E_rd[27]
.sym 10354 rvsoc.cpu0.E_rd[26]
.sym 10355 rvsoc.cpu0.E_rd[24]
.sym 10358 rvsoc.cpu0.D_rd[24]
.sym 10362 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 10363 rvsoc.clka
.sym 10364 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 10389 $abc$63045$new_ys__n190_inv_
.sym 10390 $abc$63045$new_ys__n11625_inv_
.sym 10391 rvsoc.cpu0.E_rd[20]
.sym 10392 rvsoc.cpu0.E_rd[23]
.sym 10393 $abc$63045$new_ys__n13024_inv_
.sym 10394 rvsoc.cpu0.E_rd[22]
.sym 10395 $abc$63045$new_n4538_
.sym 10396 rvsoc.cpu0.E_rd[21]
.sym 10406 rvsoc.cpu0.D_op1[27]
.sym 10407 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 10411 rvsoc.cpu0.D_op2[4]
.sym 10412 rvsoc.cpu0.D_op1[13]
.sym 10414 rvsoc.cpu0.D_op2[2]
.sym 10417 rvsoc.cpu0.D_op2[2]
.sym 10421 $abc$63045$new_n4154_
.sym 10423 rvsoc.cpu0.D_op2[3]
.sym 10424 rvsoc.data_wdata[16]
.sym 10432 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 10439 rvsoc.cpu0.D_rd[22]
.sym 10449 rvsoc.cpu0.D_rd[21]
.sym 10456 $PACKER_GND_NET
.sym 10458 rvsoc.cpu0.D_rd[23]
.sym 10459 rvsoc.cpu0.D_rd[20]
.sym 10463 rvsoc.cpu0.D_rd[20]
.sym 10464 rvsoc.cpu0.D_rd[21]
.sym 10465 rvsoc.cpu0.D_rd[22]
.sym 10466 rvsoc.cpu0.D_rd[23]
.sym 10469 $PACKER_GND_NET
.sym 10483 $PACKER_GND_NET
.sym 10488 $PACKER_GND_NET
.sym 10493 $PACKER_GND_NET
.sym 10509 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 10510 rvsoc.clka
.sym 10536 $abc$63045$new_ys__n13020_inv_
.sym 10537 $abc$63045$new_ys__n13018_inv_
.sym 10538 $abc$63045$new_ys__n12990_inv_
.sym 10539 $abc$63045$new_ys__n12960_inv_
.sym 10540 $abc$63045$new_ys__n12956_inv_
.sym 10541 $abc$63045$new_ys__n12986_inv_
.sym 10542 $abc$63045$new_ys__n12992_inv_
.sym 10543 $abc$63045$new_ys__n12988_inv_
.sym 10548 rvsoc.cpu0.D_op2[0]
.sym 10555 rvsoc.cpu0.D_op1[5]
.sym 10558 rvsoc.cpu0.D_op2[1]
.sym 10563 rvsoc.cpu0.D_op1[10]
.sym 10565 $abc$63045$new_n4146_
.sym 10566 rvsoc.cpu0.D_op1[12]
.sym 10568 rvsoc.cpu0.D_op2[5]
.sym 10571 rvsoc.cpu0.D_op1[8]
.sym 10578 rvsoc.cpu0.D_op1[15]
.sym 10581 $abc$63045$new_n4146_
.sym 10583 $abc$63045$new_ys__n13016_inv_
.sym 10584 $abc$63045$new_n4540_
.sym 10588 $abc$63045$new_ys__n12968_inv_
.sym 10594 $abc$63045$new_ys__n13018_inv_
.sym 10596 $abc$63045$new_ys__n12960_inv_
.sym 10597 rvsoc.cpu0.D_op1[14]
.sym 10601 rvsoc.cpu0.D_op2[2]
.sym 10602 $abc$63045$new_ys__n12984_inv_
.sym 10603 rvsoc.cpu0.D_op2[1]
.sym 10604 rvsoc.cpu0.D_op2[0]
.sym 10605 $abc$63045$new_n4154_
.sym 10607 rvsoc.cpu0.D_op2[3]
.sym 10608 $abc$63045$new_ys__n12988_inv_
.sym 10616 rvsoc.cpu0.D_op2[1]
.sym 10618 $abc$63045$new_ys__n13018_inv_
.sym 10619 $abc$63045$new_ys__n13016_inv_
.sym 10622 $abc$63045$new_ys__n12984_inv_
.sym 10623 rvsoc.cpu0.D_op2[2]
.sym 10624 $abc$63045$new_ys__n12988_inv_
.sym 10625 rvsoc.cpu0.D_op2[3]
.sym 10628 $abc$63045$new_n4540_
.sym 10630 $abc$63045$new_ys__n12960_inv_
.sym 10631 $abc$63045$new_n4146_
.sym 10635 $abc$63045$new_ys__n12960_inv_
.sym 10636 $abc$63045$new_ys__n12968_inv_
.sym 10637 rvsoc.cpu0.D_op2[3]
.sym 10646 rvsoc.cpu0.D_op1[14]
.sym 10647 rvsoc.cpu0.D_op1[15]
.sym 10648 rvsoc.cpu0.D_op2[0]
.sym 10652 rvsoc.cpu0.D_op2[2]
.sym 10653 $abc$63045$new_ys__n12988_inv_
.sym 10654 $abc$63045$new_n4154_
.sym 10655 $abc$63045$new_ys__n12984_inv_
.sym 10683 $abc$63045$new_n4306_
.sym 10684 $abc$63045$new_n4441_
.sym 10685 $abc$63045$new_ys__n13010_inv_
.sym 10686 $abc$63045$new_n4491_
.sym 10687 $abc$63045$new_ys__n12878_inv_
.sym 10688 $abc$63045$new_n4442_
.sym 10689 $abc$63045$new_ys__n12954_inv_
.sym 10690 $abc$63045$new_n4443_
.sym 10692 rvsoc.data_wdata[27]
.sym 10701 rvsoc.cpu0.D_op1[19]
.sym 10703 rvsoc.cpu0.D_op1[16]
.sym 10710 rvsoc.cpu0.D_op1[17]
.sym 10711 rvsoc.cpu0.D_op2[1]
.sym 10712 $abc$63045$new_ys__n12919_inv_
.sym 10717 rvsoc.cpu0.D_op2[1]
.sym 10718 rvsoc.cpu0.D_op1[9]
.sym 10724 $abc$63045$new_ys__n12980_inv_
.sym 10725 $abc$63045$new_ys__n12984_inv_
.sym 10726 rvsoc.cpu0.D_op1[11]
.sym 10728 $abc$63045$new_ys__n12919_inv_
.sym 10729 $abc$63045$new_ys__n13012_inv_
.sym 10730 $abc$63045$new_ys__n13016_inv_
.sym 10731 rvsoc.cpu0.D_op2[4]
.sym 10732 rvsoc.cpu0.D_op2[2]
.sym 10733 $abc$63045$new_ys__n12984_inv_
.sym 10734 $abc$63045$new_n5984_
.sym 10736 rvsoc.cpu0.D_op1[13]
.sym 10737 rvsoc.cpu0.D_op2[2]
.sym 10738 $abc$63045$new_ys__n13014_inv_
.sym 10740 rvsoc.cpu0.D_op2[1]
.sym 10741 $abc$63045$new_n4154_
.sym 10742 $abc$63045$new_n4146_
.sym 10743 $abc$63045$new_ys__n12975_inv_
.sym 10745 rvsoc.cpu0.D_op2[0]
.sym 10747 rvsoc.cpu0.D_op1[10]
.sym 10750 rvsoc.cpu0.D_op1[12]
.sym 10753 rvsoc.cpu0.D_op2[0]
.sym 10755 $abc$63045$new_n4354_
.sym 10758 $abc$63045$new_ys__n13012_inv_
.sym 10759 rvsoc.cpu0.D_op2[1]
.sym 10760 $abc$63045$new_ys__n13014_inv_
.sym 10764 $abc$63045$new_ys__n13016_inv_
.sym 10765 $abc$63045$new_ys__n13014_inv_
.sym 10766 rvsoc.cpu0.D_op2[1]
.sym 10769 $abc$63045$new_n4146_
.sym 10770 $abc$63045$new_ys__n12984_inv_
.sym 10771 $abc$63045$new_ys__n12980_inv_
.sym 10772 rvsoc.cpu0.D_op2[2]
.sym 10775 rvsoc.cpu0.D_op2[4]
.sym 10776 $abc$63045$new_n4354_
.sym 10777 $abc$63045$new_n5984_
.sym 10778 $abc$63045$new_ys__n12919_inv_
.sym 10781 $abc$63045$new_ys__n12984_inv_
.sym 10782 $abc$63045$new_n4154_
.sym 10783 $abc$63045$new_ys__n12980_inv_
.sym 10784 rvsoc.cpu0.D_op2[2]
.sym 10787 rvsoc.cpu0.D_op2[0]
.sym 10789 rvsoc.cpu0.D_op1[10]
.sym 10790 rvsoc.cpu0.D_op1[11]
.sym 10793 rvsoc.cpu0.D_op2[0]
.sym 10794 rvsoc.cpu0.D_op1[13]
.sym 10796 rvsoc.cpu0.D_op1[12]
.sym 10799 $abc$63045$new_ys__n12975_inv_
.sym 10800 $abc$63045$new_ys__n12980_inv_
.sym 10801 $abc$63045$new_n4154_
.sym 10802 rvsoc.cpu0.D_op2[2]
.sym 10830 $abc$63045$new_ys__n12978_inv_
.sym 10831 $abc$63045$new_n4139_
.sym 10832 $abc$63045$new_n4146_
.sym 10833 $abc$63045$new_ys__n12975_inv_
.sym 10834 $abc$63045$new_ys__n13008_inv_
.sym 10835 $abc$63045$new_ys__n12971_inv_
.sym 10836 $abc$63045$new_n4305_
.sym 10837 $abc$63045$new_n4401_
.sym 10848 $abc$63045$new_n4250_
.sym 10850 $abc$63045$new_ys__n12880_
.sym 10851 $abc$63045$new_n4441_
.sym 10991 rvsoc.cpu0.D_op1[7]
.sym 10995 rvsoc.cpu0.D_op2[4]
.sym 11005 rvsoc.cpu0.D_op2[2]
.sym 11011 rvsoc.cpu0.D_op2[3]
.sym 11018 rvsoc.clks.clka
.sym 11020 rvsoc.clks.pll_locked
.sym 11027 rvsoc.clks.pll_clk
.sym 11037 rvsoc.clks.clkn
.sym 11043 rvsoc.clks.pll_locked
.sym 11054 rvsoc.clks.clkn
.sym 11063 rvsoc.clks.pll_locked
.sym 11070 rvsoc.clks.clka
.sym 11097 rvsoc.clks.pll_locked
.sym 11098 rvsoc.clks.pll_clk
.sym 11117 rvsoc.clks.pll_locked
.sym 11136 rvsoc.clks.clka
.sym 11144 rvsoc.clks.clkn
.sym 11146 $PACKER_GND_NET
.sym 11251 rvsoc.data_wdata[1]
.sym 11252 rvsoc.data_wdata[9]
.sym 11359 $abc$63045$auto$wreduce.cc:452:run$3081[2]
.sym 11360 $abc$63045$auto$wreduce.cc:452:run$3081[3]
.sym 11361 rvsoc.spi0.bitcount[3]
.sym 11362 rvsoc.spi0.bitcount[0]
.sym 11363 $abc$63045$auto$wreduce.cc:452:run$3081[0]
.sym 11364 rvsoc.spi0.bitcount[2]
.sym 11373 rvsoc.mem_vdata[1][5]
.sym 11375 rvsoc.mem_vdata[1][6]
.sym 11397 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51446
.sym 11406 rvsoc.data_wdata[19]
.sym 11414 $PACKER_GND_NET
.sym 11426 rvsoc.data_wdata[19]
.sym 11520 rvsoc.uart0.status[21]
.sym 11522 rvsoc.uart0.status[12]
.sym 11526 rvsoc.gpio0.dir[1]
.sym 11527 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 11529 rvsoc.dram.adrs[2]
.sym 11531 rvsoc.dram.adrs[1]
.sym 11534 rvsoc.mem_vdata[1][8]
.sym 11535 rvsoc.spi0.status[0]
.sym 11536 rvsoc.dram.adrs[1]
.sym 11644 rvsoc.cpu0.F_insn[3]
.sym 11649 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 11659 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 11661 rvsoc.mem_vdata[1][16]
.sym 11662 rvsoc.dram.adrs[4]
.sym 11664 rvsoc.data_wdata[31]
.sym 11762 $abc$63045$new_n2911_
.sym 11763 rvsoc.cpu0.E_mipe[20]
.sym 11764 rvsoc.cpu0.E_mipe[18]
.sym 11765 rvsoc.cpu0.E_mipe[8]
.sym 11766 rvsoc.cpu0.E_mipe[14]
.sym 11767 rvsoc.cpu0.E_mipe[17]
.sym 11768 $abc$63045$new_n2902_
.sym 11769 rvsoc.cpu0.E_mipe[13]
.sym 11770 rvsoc.mem_rcode[2]
.sym 11771 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 11772 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 11774 rvsoc.mem_vdata[1][30]
.sym 11775 rvsoc.mem_vdata[1][25]
.sym 11783 rvsoc.cpu0.F_insn[8]
.sym 11784 $PACKER_VCC_NET
.sym 11788 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 11789 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 11790 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 11792 rvsoc.data_wdata[19]
.sym 11794 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 11795 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 11796 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 11805 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 11816 rvsoc.cpu0.F_insn[3]
.sym 11872 rvsoc.cpu0.F_insn[3]
.sym 11882 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 11883 rvsoc.clka
.sym 11884 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 11885 $abc$63045$new_n2907_
.sym 11886 $abc$63045$new_n2910_
.sym 11887 rvsoc.cpu0.E_mipe[23]
.sym 11888 rvsoc.cpu0.E_mipe[1]
.sym 11889 rvsoc.cpu0.E_mipe[7]
.sym 11890 rvsoc.cpu0.E_mipe[4]
.sym 11891 rvsoc.cpu0.E_mipe[2]
.sym 11892 rvsoc.cpu0.E_mipe[11]
.sym 11893 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 11894 rvsoc.cpu0.F_insn[11]
.sym 11895 rvsoc.cpu0.F_insn[11]
.sym 11896 rvsoc.data_wdata[12]
.sym 11912 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 11915 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 11918 rvsoc.cpu0.D_insn[3]
.sym 11929 rvsoc.cpu0.E_mipe[30]
.sym 11932 $abc$63045$new_n2902_
.sym 11933 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 11935 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 11937 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 11938 $abc$63045$new_n2903_
.sym 11940 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 11942 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 11944 rvsoc.cpu0.E_mipe[29]
.sym 11947 rvsoc.cpu0.E_mipe[27]
.sym 11948 rvsoc.cpu0.E_mipe[24]
.sym 11949 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 11954 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 11959 $abc$63045$new_n2902_
.sym 11960 $abc$63045$new_n2903_
.sym 11972 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 11978 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 11983 rvsoc.cpu0.E_mipe[24]
.sym 11984 rvsoc.cpu0.E_mipe[27]
.sym 11985 rvsoc.cpu0.E_mipe[29]
.sym 11986 rvsoc.cpu0.E_mipe[30]
.sym 11992 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 11998 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 12001 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 12003 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 12005 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 12006 rvsoc.clka
.sym 12008 $abc$63045$new_n2912_
.sym 12009 rvsoc.cpu0.E_mipe[31]
.sym 12010 rvsoc.cpu0.E_mipe[28]
.sym 12011 rvsoc.cpu0.E_mipe[16]
.sym 12012 $abc$63045$new_ys__n2874_
.sym 12013 $abc$63045$new_n2909_
.sym 12014 rvsoc.cpu0.E_mipe[26]
.sym 12015 rvsoc.cpu0.E_mipe[25]
.sym 12017 $abc$63045$new_ys__n2256_
.sym 12021 rvsoc.cpu0.F_insn_typ[1]
.sym 12023 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 12024 rvsoc.cpu0.F_insn[10]
.sym 12025 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 12026 rvsoc.uart0.cfg[31]
.sym 12029 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 12030 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 12031 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 12037 rvsoc.data_wdata[7]
.sym 12039 $abc$63045$new_ys__n41_inv_
.sym 12040 $abc$63045$new_ys__n3055_inv_
.sym 12042 $abc$63045$new_ys__n37_inv_
.sym 12043 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 12050 $abc$63045$new_n2906_
.sym 12051 rvsoc.cpu0.E_mipe[21]
.sym 12055 rvsoc.cpu0.E_mipe[5]
.sym 12056 $abc$63045$new_n2905_
.sym 12060 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 12061 rvsoc.cpu0.E_mipe[3]
.sym 12062 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 12063 rvsoc.cpu0.E_mipe[19]
.sym 12065 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 12068 rvsoc.cpu0.E_mipe[16]
.sym 12069 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 12071 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 12073 rvsoc.cpu0.E_mipe[0]
.sym 12075 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 12076 rvsoc.cpu0.E_mipe[6]
.sym 12078 rvsoc.cpu0.E_mipe[22]
.sym 12082 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 12088 $abc$63045$new_n2905_
.sym 12090 $abc$63045$new_n2906_
.sym 12094 rvsoc.cpu0.E_mipe[22]
.sym 12095 rvsoc.cpu0.E_mipe[16]
.sym 12096 rvsoc.cpu0.E_mipe[21]
.sym 12097 rvsoc.cpu0.E_mipe[19]
.sym 12102 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 12108 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 12115 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 12118 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 12124 rvsoc.cpu0.E_mipe[0]
.sym 12125 rvsoc.cpu0.E_mipe[6]
.sym 12126 rvsoc.cpu0.E_mipe[3]
.sym 12127 rvsoc.cpu0.E_mipe[5]
.sym 12128 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 12129 rvsoc.clka
.sym 12131 rvsoc.uart0.div[7]
.sym 12138 $abc$63045$new_n5384_
.sym 12141 $abc$63045$new_ys__n2896_
.sym 12143 $abc$63045$new_ys__n202_inv_
.sym 12144 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 12145 rvsoc.cpu0.D_insn_typ[12]
.sym 12147 rvsoc.cpu0.F_insn_typ[10]
.sym 12150 rvsoc.eram.adrs[0]
.sym 12151 rvsoc.cpu0.D_insn_typ[0]
.sym 12155 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 12157 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 12158 $abc$63045$new_ys__n3054_
.sym 12159 $abc$63045$new_ys__n2874_
.sym 12160 $abc$63045$new_ys__n40_inv_
.sym 12161 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 12163 rvsoc.cpu0.F_insn_typ[2]
.sym 12164 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 12165 $abc$63045$new_ys__n41_inv_
.sym 12166 rvsoc.cpu0.F_insn_typ[5]
.sym 12188 rvsoc.cpu0.D_insn[3]
.sym 12199 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 12241 rvsoc.cpu0.D_insn[3]
.sym 12251 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 12252 rvsoc.clka
.sym 12253 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 12254 $abc$63045$new_ys__n3305_inv_
.sym 12255 $abc$63045$new_ys__n3299_inv_
.sym 12256 $abc$63045$new_n5383_
.sym 12257 $abc$63045$new_ys__n41_inv_
.sym 12258 rvsoc.cpu0.D_op3[9]
.sym 12259 rvsoc.cpu0.D_op3[6]
.sym 12260 rvsoc.cpu0.D_op3[7]
.sym 12261 rvsoc.cpu0.D_op3[3]
.sym 12262 rvsoc.eram.adrs[2]
.sym 12266 $abc$63045$new_ys__n2887_
.sym 12267 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 12268 rvsoc.data_wdata[1]
.sym 12270 rvsoc.cpu0.mulhu_val[11]
.sym 12272 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[5]
.sym 12273 $abc$63045$new_ys__n2887_
.sym 12275 $PACKER_VCC_NET
.sym 12277 $abc$63045$new_n6122_
.sym 12278 $abc$63045$new_ys__n3051_inv_
.sym 12279 $abc$63045$new_ys__n3301_inv_
.sym 12280 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 12282 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[12]
.sym 12283 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 12284 rvsoc.cpu0.mulhu_val[12]
.sym 12285 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 12286 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[9]
.sym 12287 rvsoc.cpu0.E_insn[3]
.sym 12288 rvsoc.data_wdata[19]
.sym 12289 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 12313 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 12324 rvsoc.data_wdata[1]
.sym 12359 rvsoc.data_wdata[1]
.sym 12374 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 12375 rvsoc.clkn
.sym 12376 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 12377 $abc$63045$new_n5381_
.sym 12378 $abc$63045$new_n5394_
.sym 12379 $abc$63045$new_ys__n7632_inv_
.sym 12380 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[6]
.sym 12381 $abc$63045$new_n5393_
.sym 12382 $abc$63045$new_n5380_
.sym 12383 $abc$63045$new_n5407_
.sym 12384 $abc$63045$new_ys__n7630_inv_
.sym 12385 rvsoc.eram.adrs[4]
.sym 12386 rvsoc.cpu0.D_op3[6]
.sym 12388 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 12389 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[11]
.sym 12390 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[6]
.sym 12391 rvsoc.gpio0.dir[1]
.sym 12392 rvsoc.eram.adrs[6]
.sym 12393 $abc$63045$new_ys__n38_inv_
.sym 12395 rvsoc.gpio0.dir[1]
.sym 12397 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[12]
.sym 12398 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 12399 rvsoc.cpu0.umul_lhhl[5]
.sym 12400 rvsoc.cpu0.umul_lhhl[0]
.sym 12401 $abc$63045$new_ys__n2887_
.sym 12404 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[1]
.sym 12406 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[0]
.sym 12407 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[15]
.sym 12408 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 12410 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[4]
.sym 12425 $abc$63045$new_ys__n3311_inv_
.sym 12434 $abc$63045$new_ys__n2887_
.sym 12436 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 12438 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 12440 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 12441 rvsoc.data_wdata[12]
.sym 12442 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[12]
.sym 12447 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[12]
.sym 12469 rvsoc.data_wdata[12]
.sym 12470 $abc$63045$new_ys__n2887_
.sym 12471 $abc$63045$new_ys__n3311_inv_
.sym 12494 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[12]
.sym 12495 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[12]
.sym 12496 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 12497 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 12498 rvsoc.clka
.sym 12499 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 12500 $abc$63045$new_ys__n3301_inv_
.sym 12501 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[14]
.sym 12502 $abc$63045$new_n5586_
.sym 12503 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[14]
.sym 12504 $abc$63045$new_n5583_
.sym 12505 $abc$63045$new_ys__n3452_
.sym 12506 $abc$63045$new_n5584_
.sym 12507 $abc$63045$new_ys__n7668_inv_
.sym 12511 rvsoc.cpu0.D_op2[9]
.sym 12512 rvsoc.cpu0.umul_lhhl[2]
.sym 12515 rvsoc.data_wdata[1]
.sym 12518 rvsoc.cpu0.mulhu_val[11]
.sym 12520 rvsoc.cpu0.D_op3[12]
.sym 12521 rvsoc.data_wdata[11]
.sym 12522 rvsoc.data_wdata[3]
.sym 12523 $PACKER_GND_NET
.sym 12524 rvsoc.cpu0.D_op3[29]
.sym 12525 rvsoc.data_wdata[12]
.sym 12526 rvsoc.cpu0.D_op3[30]
.sym 12527 $abc$63045$new_ys__n2870_
.sym 12528 $abc$63045$new_ys__n3055_inv_
.sym 12529 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[13]
.sym 12532 rvsoc.cpu0.F_insn[26]
.sym 12533 rvsoc.data_wdata[7]
.sym 12534 $abc$63045$new_ys__n37_inv_
.sym 12535 $abc$63045$new_n4954_
.sym 12541 $abc$63045$new_ys__n2887_
.sym 12542 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[13]
.sym 12544 $abc$63045$new_ys__n3347_inv_
.sym 12546 rvsoc.data_wdata[15]
.sym 12549 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[15]
.sym 12552 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[14]
.sym 12553 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[13]
.sym 12555 rvsoc.data_wdata[29]
.sym 12556 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 12558 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[14]
.sym 12560 rvsoc.data_wdata[30]
.sym 12565 $abc$63045$new_ys__n3345_inv_
.sym 12566 $abc$63045$new_ys__n3317_inv_
.sym 12567 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[15]
.sym 12568 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 12570 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 12574 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 12575 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[13]
.sym 12577 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[13]
.sym 12580 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[15]
.sym 12581 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 12582 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[15]
.sym 12586 $abc$63045$new_ys__n2887_
.sym 12587 rvsoc.data_wdata[15]
.sym 12588 $abc$63045$new_ys__n3317_inv_
.sym 12593 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 12594 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[14]
.sym 12595 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[14]
.sym 12598 $abc$63045$new_ys__n2887_
.sym 12599 rvsoc.data_wdata[29]
.sym 12601 $abc$63045$new_ys__n3345_inv_
.sym 12604 $abc$63045$new_ys__n3347_inv_
.sym 12605 $abc$63045$new_ys__n2887_
.sym 12606 rvsoc.data_wdata[30]
.sym 12620 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 12621 rvsoc.clka
.sym 12622 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 12623 rvsoc.cpu0.D_op3[26]
.sym 12624 $abc$63045$new_n5471_
.sym 12625 $abc$63045$new_ys__n7646_inv_
.sym 12626 $abc$63045$new_n5514_
.sym 12627 rvsoc.cpu0.D_op3[19]
.sym 12628 $abc$63045$new_n5513_
.sym 12629 $abc$63045$new_n5470_
.sym 12630 rvsoc.cpu0.D_op3[24]
.sym 12631 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[15]
.sym 12633 rvsoc.data_wdata[1]
.sym 12635 rvsoc.cpu0.D_insn[7]
.sym 12636 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[13]
.sym 12637 rvsoc.data_wdata[2]
.sym 12638 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[14]
.sym 12639 rvsoc.cpu0.umul_lhhl[11]
.sym 12640 rvsoc.cpu0.D_op1[23]
.sym 12641 $abc$63045$new_ys__n3449_
.sym 12642 rvsoc.cpu0.mulhu_val[6]
.sym 12643 rvsoc.cpu0.D_insn_typ[0]
.sym 12644 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[14]
.sym 12646 rvsoc.cpu0.E_insn[3]
.sym 12647 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 12648 rvsoc.cpu0.F_insn_typ[2]
.sym 12649 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 12650 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 12651 $abc$63045$new_ys__n2888_
.sym 12653 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 12654 rvsoc.cpu0.F_insn_typ[5]
.sym 12655 $abc$63045$new_ys__n2887_
.sym 12656 $abc$63045$new_ys__n40_inv_
.sym 12657 $abc$63045$new_ys__n7028_
.sym 12658 $abc$63045$new_ys__n3054_
.sym 12666 $abc$63045$new_n4956_
.sym 12668 rvsoc.data_wdata[6]
.sym 12669 $abc$63045$new_ys__n5682_
.sym 12670 $abc$63045$new_ys__n2863_
.sym 12671 rvsoc.uart0.txbfr[6]
.sym 12674 $abc$63045$new_n4956_
.sym 12675 $abc$63045$new_ys__n5679_
.sym 12678 rvsoc.data_wdata[4]
.sym 12679 rvsoc.uart0.txbfr[6]
.sym 12681 $abc$63045$new_ys__n5676_
.sym 12682 rvsoc.uart0.txbfr[5]
.sym 12684 rvsoc.uart0.txbfr[8]
.sym 12687 $abc$63045$new_ys__n2870_
.sym 12691 rvsoc.data_wdata[5]
.sym 12692 rvsoc.uart0.txbfr[8]
.sym 12693 rvsoc.data_wdata[7]
.sym 12694 rvsoc.uart0.txbfr[7]
.sym 12695 $abc$63045$new_n4954_
.sym 12699 $abc$63045$new_ys__n2863_
.sym 12700 $abc$63045$new_ys__n2870_
.sym 12703 rvsoc.data_wdata[4]
.sym 12704 $abc$63045$new_n4954_
.sym 12706 rvsoc.uart0.txbfr[5]
.sym 12709 rvsoc.uart0.txbfr[6]
.sym 12710 $abc$63045$new_ys__n5676_
.sym 12712 $abc$63045$new_n4956_
.sym 12716 $abc$63045$new_n4954_
.sym 12717 rvsoc.uart0.txbfr[6]
.sym 12718 rvsoc.data_wdata[5]
.sym 12721 rvsoc.data_wdata[7]
.sym 12722 rvsoc.uart0.txbfr[8]
.sym 12723 $abc$63045$new_n4954_
.sym 12724 $abc$63045$new_n4956_
.sym 12728 rvsoc.data_wdata[6]
.sym 12729 rvsoc.uart0.txbfr[7]
.sym 12730 $abc$63045$new_n4954_
.sym 12733 rvsoc.uart0.txbfr[8]
.sym 12734 $abc$63045$new_ys__n5682_
.sym 12735 $abc$63045$new_n4956_
.sym 12739 $abc$63045$new_n4956_
.sym 12741 rvsoc.uart0.txbfr[7]
.sym 12742 $abc$63045$new_ys__n5679_
.sym 12744 rvsoc.clkn
.sym 12745 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 12746 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 12747 rvsoc.cpu0.D_op2[8]
.sym 12748 rvsoc.cpu0.D_op2[6]
.sym 12749 $abc$63045$new_n3697_
.sym 12750 $abc$63045$new_n3702_
.sym 12751 rvsoc.cpu0.D_op2[10]
.sym 12753 $abc$63045$new_n3706_
.sym 12756 rvsoc.data_wdata[9]
.sym 12758 $abc$63045$new_ys__n2887_
.sym 12759 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[3]
.sym 12761 rvsoc.cpu0.mulhu_val[18]
.sym 12764 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 12765 rvsoc.cpu0.mulhu_val[19]
.sym 12766 rvsoc.cpu0.mulhu_val[23]
.sym 12769 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[6]
.sym 12770 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 12771 rvsoc.uart0.txbfr[5]
.sym 12772 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 12773 rvsoc.cpu0.E_rd[0]
.sym 12774 rvsoc.cpu0.D_op3[19]
.sym 12775 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 12776 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 12777 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 12778 $abc$63045$new_ys__n3051_inv_
.sym 12779 rvsoc.cpu0.D_op2[1]
.sym 12780 rvsoc.data_wdata[19]
.sym 12781 rvsoc.cpu0.D_op2[8]
.sym 12811 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 12847 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 12867 rvsoc.clka
.sym 12869 $abc$63045$new_ys__n23_inv_
.sym 12870 $abc$63045$new_ys__n16_inv_
.sym 12871 $abc$63045$auto$simplemap.cc:256:simplemap_eqne$18002
.sym 12872 $abc$63045$new_n3683_
.sym 12873 rvsoc.cpu0.E_insn[25]
.sym 12874 $abc$63045$new_ys__n17_inv_
.sym 12875 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 12876 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 12877 $abc$63045$new_n5531_
.sym 12880 $abc$63045$new_ys__n40_inv_
.sym 12881 rvsoc.cpu0.cpu_rs2[15]
.sym 12882 $abc$63045$new_n5096_
.sym 12883 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[3]
.sym 12884 $abc$63045$new_ys__n7979_inv_
.sym 12886 $abc$63045$new_n3685_
.sym 12888 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 12889 rvsoc.cpu0.D_insn[20]
.sym 12890 rvsoc.cpu0.D_insn_typ[1]
.sym 12891 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[14]
.sym 12892 $abc$63045$new_n5096_
.sym 12893 rvsoc.cpu0.D_op2[6]
.sym 12897 rvsoc.cpu0.cpu_rs2[6]
.sym 12898 rvsoc.cpu0.F_insn[28]
.sym 12899 $abc$63045$new_n3709_
.sym 12900 $abc$63045$new_n3685_
.sym 12901 rvsoc.cpu0.F_insn[23]
.sym 12902 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 12903 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 12904 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 12910 $abc$63045$new_ys__n2888_
.sym 12911 $abc$63045$new_n3685_
.sym 12912 rvsoc.cpu0.F_insn_typ[1]
.sym 12918 rvsoc.cpu0.F_insn_typ[2]
.sym 12919 rvsoc.cpu0.cpu_rs2[9]
.sym 12922 rvsoc.cpu0.F_insn[28]
.sym 12923 $abc$63045$new_ys__n4162_
.sym 12924 rvsoc.cpu0.F_insn_typ[5]
.sym 12927 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 12928 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 12930 $abc$63045$new_n3704_
.sym 12931 rvsoc.data_wdata[9]
.sym 12934 rvsoc.cpu0.F_insn[29]
.sym 12935 rvsoc.cpu0.F_insn[31]
.sym 12936 $abc$63045$new_n2891_
.sym 12938 rvsoc.cpu0.F_insn[30]
.sym 12941 rvsoc.cpu0.F_insn[27]
.sym 12943 $abc$63045$new_n3704_
.sym 12944 rvsoc.cpu0.F_insn[29]
.sym 12945 $abc$63045$new_ys__n4162_
.sym 12946 rvsoc.cpu0.F_insn_typ[2]
.sym 12949 rvsoc.cpu0.F_insn[28]
.sym 12951 $abc$63045$new_n2891_
.sym 12952 rvsoc.cpu0.F_insn[27]
.sym 12955 rvsoc.cpu0.F_insn[31]
.sym 12956 rvsoc.cpu0.F_insn[29]
.sym 12958 rvsoc.cpu0.F_insn[30]
.sym 12967 rvsoc.cpu0.cpu_rs2[9]
.sym 12968 $abc$63045$new_n3685_
.sym 12969 $abc$63045$new_ys__n2888_
.sym 12970 rvsoc.data_wdata[9]
.sym 12973 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 12974 rvsoc.cpu0.F_insn_typ[1]
.sym 12975 rvsoc.cpu0.F_insn_typ[5]
.sym 12986 $abc$63045$new_ys__n4162_
.sym 12987 rvsoc.cpu0.F_insn_typ[2]
.sym 12988 rvsoc.cpu0.F_insn[31]
.sym 12989 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 12990 rvsoc.clka
.sym 12992 rvsoc.cpu0.F_insn[29]
.sym 12993 rvsoc.cpu0.F_insn[31]
.sym 12994 rvsoc.cpu0.F_insn[23]
.sym 12995 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 12996 rvsoc.cpu0.F_insn[30]
.sym 12997 $abc$63045$new_ys__n21_inv_
.sym 12998 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 12999 rvsoc.cpu0.F_insn[27]
.sym 13002 rvsoc.gpio0.dir[1]
.sym 13003 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 13004 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 13005 rvsoc.cpu0.cpu_rs2[9]
.sym 13006 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 13008 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 13010 rvsoc.data_wdata[0]
.sym 13011 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[8]
.sym 13012 $abc$63045$new_ys__n7664_inv_
.sym 13013 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[9]
.sym 13014 $abc$63045$new_ys__n2888_
.sym 13015 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[8]
.sym 13016 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[13]
.sym 13017 rvsoc.data_wdata[12]
.sym 13018 rvsoc.cpu0.F_insn[19]
.sym 13019 rvsoc.cpu0.D_op2[8]
.sym 13020 $abc$63045$new_ys__n3055_inv_
.sym 13022 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[26]
.sym 13023 $abc$63045$new_ys__n2870_
.sym 13024 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 13025 $abc$63045$new_ys__n37_inv_
.sym 13026 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 13027 rvsoc.cpu0.F_insn[31]
.sym 13034 rvsoc.cpu0.F_insn[7]
.sym 13035 rvsoc.cpu0.D_rd[1]
.sym 13039 $abc$63045$new_ys__n202_inv_
.sym 13040 rvsoc.cpu0.F_insn[20]
.sym 13042 rvsoc.cpu0.D_rd[2]
.sym 13044 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13045 rvsoc.cpu0.F_insn[8]
.sym 13047 $abc$63045$new_ys__n2744_inv_
.sym 13048 rvsoc.cpu0.F_insn_typ[2]
.sym 13049 rvsoc.cpu0.F_insn[21]
.sym 13051 rvsoc.cpu0.F_insn[23]
.sym 13052 rvsoc.cpu0.F_insn[24]
.sym 13056 $abc$63045$new_ys__n2740_inv_
.sym 13057 rvsoc.cpu0.F_insn[21]
.sym 13059 rvsoc.cpu0.F_insn[22]
.sym 13063 $abc$63045$new_n2978_
.sym 13067 rvsoc.cpu0.F_insn[7]
.sym 13072 $abc$63045$new_ys__n2740_inv_
.sym 13075 rvsoc.cpu0.F_insn_typ[2]
.sym 13079 rvsoc.cpu0.F_insn[8]
.sym 13080 $abc$63045$new_ys__n202_inv_
.sym 13084 $abc$63045$new_ys__n2744_inv_
.sym 13086 $abc$63045$new_ys__n2740_inv_
.sym 13090 rvsoc.cpu0.F_insn_typ[2]
.sym 13096 rvsoc.cpu0.F_insn[22]
.sym 13097 rvsoc.cpu0.D_rd[2]
.sym 13098 rvsoc.cpu0.F_insn[21]
.sym 13099 rvsoc.cpu0.D_rd[1]
.sym 13102 rvsoc.cpu0.F_insn[23]
.sym 13103 rvsoc.cpu0.F_insn[22]
.sym 13105 rvsoc.cpu0.F_insn[24]
.sym 13108 $abc$63045$new_n2978_
.sym 13109 rvsoc.cpu0.F_insn[21]
.sym 13110 rvsoc.cpu0.F_insn[20]
.sym 13112 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13113 rvsoc.clka
.sym 13114 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 13115 rvsoc.cpu0.F_insn[21]
.sym 13116 $abc$63045$new_n2983_
.sym 13117 rvsoc.cpu0.F_insn[22]
.sym 13118 rvsoc.cpu0.F_insn[24]
.sym 13119 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 13120 rvsoc.cpu0.F_insn[16]
.sym 13121 $abc$63045$new_n2984_
.sym 13122 rvsoc.cpu0.F_insn[19]
.sym 13123 rvsoc.cpu0.E_op1[10]
.sym 13124 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 13127 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[2]
.sym 13130 $abc$63045$new_ys__n541_inv_
.sym 13131 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[4]
.sym 13132 $abc$63045$new_ys__n4162_
.sym 13133 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 13135 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[1]
.sym 13136 rvsoc.cpu0.D_insn[8]
.sym 13137 rvsoc.cpu0.E_rd[4]
.sym 13138 rvsoc.cpu0.F_insn[23]
.sym 13139 $abc$63045$new_n6109_
.sym 13140 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 13141 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 13142 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13143 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 13144 $abc$63045$new_n3709_
.sym 13145 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 13147 $abc$63045$new_ys__n2888_
.sym 13148 $abc$63045$new_ys__n40_inv_
.sym 13150 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 13156 rvsoc.cpu0.E_rd[2]
.sym 13157 rvsoc.cpu0.E_rd[0]
.sym 13158 rvsoc.cpu0.F_insn[23]
.sym 13160 rvsoc.cpu0.F_insn[30]
.sym 13161 rvsoc.cpu0.E_rd[4]
.sym 13164 rvsoc.cpu0.F_insn[29]
.sym 13165 rvsoc.cpu0.F_insn[31]
.sym 13166 rvsoc.cpu0.D_rd[1]
.sym 13167 rvsoc.cpu0.E_rd[3]
.sym 13169 rvsoc.cpu0.F_insn[28]
.sym 13171 rvsoc.cpu0.F_insn[27]
.sym 13173 $abc$63045$new_n2983_
.sym 13174 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13175 rvsoc.cpu0.F_insn[24]
.sym 13177 rvsoc.cpu0.F_insn[16]
.sym 13178 rvsoc.cpu0.D_rd[4]
.sym 13179 rvsoc.cpu0.D_rd[3]
.sym 13180 $abc$63045$new_ys__n38_inv_
.sym 13181 rvsoc.cpu0.D_rd[2]
.sym 13183 $abc$63045$new_ys__n40_inv_
.sym 13185 $abc$63045$new_n2985_
.sym 13186 rvsoc.cpu0.D_rd[4]
.sym 13187 rvsoc.cpu0.F_insn[19]
.sym 13189 rvsoc.cpu0.F_insn[30]
.sym 13190 rvsoc.cpu0.D_rd[3]
.sym 13191 rvsoc.cpu0.F_insn[31]
.sym 13192 rvsoc.cpu0.D_rd[4]
.sym 13195 rvsoc.cpu0.F_insn[24]
.sym 13196 rvsoc.cpu0.D_rd[4]
.sym 13197 rvsoc.cpu0.D_rd[3]
.sym 13198 rvsoc.cpu0.F_insn[23]
.sym 13201 rvsoc.cpu0.E_rd[3]
.sym 13202 rvsoc.cpu0.F_insn[24]
.sym 13203 rvsoc.cpu0.F_insn[23]
.sym 13204 rvsoc.cpu0.E_rd[4]
.sym 13209 rvsoc.cpu0.D_rd[1]
.sym 13213 rvsoc.cpu0.D_rd[4]
.sym 13214 rvsoc.cpu0.F_insn[16]
.sym 13215 rvsoc.cpu0.F_insn[19]
.sym 13216 rvsoc.cpu0.D_rd[1]
.sym 13219 rvsoc.cpu0.E_rd[0]
.sym 13220 rvsoc.cpu0.E_rd[2]
.sym 13221 rvsoc.cpu0.F_insn[29]
.sym 13222 rvsoc.cpu0.F_insn[27]
.sym 13225 rvsoc.cpu0.D_rd[2]
.sym 13226 rvsoc.cpu0.F_insn[29]
.sym 13227 rvsoc.cpu0.F_insn[28]
.sym 13228 rvsoc.cpu0.D_rd[1]
.sym 13231 $abc$63045$new_ys__n38_inv_
.sym 13232 $abc$63045$new_n2985_
.sym 13233 $abc$63045$new_n2983_
.sym 13234 $abc$63045$new_ys__n40_inv_
.sym 13235 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13236 rvsoc.clka
.sym 13237 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 13238 $abc$63045$new_n2945_
.sym 13239 rvsoc.cpu0.D_op2[24]
.sym 13240 $abc$63045$new_n2997_
.sym 13241 $abc$63045$new_ys__n2870_
.sym 13242 $abc$63045$new_ys__n37_inv_
.sym 13243 $abc$63045$new_ys__n2902_
.sym 13244 $abc$63045$new_ys__n141_inv_
.sym 13245 rvsoc.cpu0.D_op2[20]
.sym 13247 rvsoc.cpu0.F_insn[16]
.sym 13248 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 13250 $abc$63045$new_ys__n2888_
.sym 13252 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$53289
.sym 13253 rvsoc.cpu0.F_insn[28]
.sym 13254 rvsoc.cpu0.F_insn[18]
.sym 13255 rvsoc.cpu0.D_op2[16]
.sym 13257 $abc$63045$new_n6122_
.sym 13258 $abc$63045$new_n3709_
.sym 13260 rvsoc.eram.adrs[5]
.sym 13261 rvsoc.cpu0.F_insn[22]
.sym 13262 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 13263 $abc$63045$new_ys__n40_inv_
.sym 13264 $PACKER_VCC_NET
.sym 13265 $abc$63045$new_n2944_
.sym 13266 rvsoc.cpu0.cpu_rs2[1]
.sym 13267 rvsoc.cpu0.D_insn[28]
.sym 13268 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13269 $abc$63045$new_n3735_
.sym 13271 rvsoc.cpu0.D_op2[1]
.sym 13272 rvsoc.cpu0.E_rd[0]
.sym 13273 rvsoc.cpu0.D_op2[8]
.sym 13280 $abc$63045$new_ys__n2871_
.sym 13281 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13285 rvsoc.cpu0.D_rd[2]
.sym 13286 $abc$63045$new_ys__n2863_
.sym 13287 rvsoc.cpu0.F_insn[21]
.sym 13288 $abc$63045$new_n2960_
.sym 13289 rvsoc.cpu0.F_insn[22]
.sym 13290 rvsoc.cpu0.E_rd[1]
.sym 13292 rvsoc.cpu0.D_rd[0]
.sym 13293 rvsoc.cpu0.D_rd[4]
.sym 13294 $abc$63045$new_n2944_
.sym 13298 rvsoc.cpu0.F_insn[20]
.sym 13302 rvsoc.cpu0.F_insn[18]
.sym 13303 rvsoc.cpu0.E_rd[2]
.sym 13304 rvsoc.cpu0.E_rd[0]
.sym 13306 $abc$63045$new_ys__n2870_
.sym 13307 rvsoc.cpu0.F_insn[15]
.sym 13308 $abc$63045$new_ys__n2896_
.sym 13310 rvsoc.cpu0.D_rd[3]
.sym 13314 rvsoc.cpu0.D_rd[2]
.sym 13321 rvsoc.cpu0.D_rd[0]
.sym 13324 $abc$63045$new_n2944_
.sym 13325 rvsoc.cpu0.F_insn[22]
.sym 13326 $abc$63045$new_n2960_
.sym 13327 rvsoc.cpu0.E_rd[2]
.sym 13331 rvsoc.cpu0.D_rd[3]
.sym 13336 rvsoc.cpu0.E_rd[0]
.sym 13337 rvsoc.cpu0.F_insn[20]
.sym 13338 rvsoc.cpu0.E_rd[1]
.sym 13339 rvsoc.cpu0.F_insn[21]
.sym 13342 rvsoc.cpu0.D_rd[4]
.sym 13348 $abc$63045$new_ys__n2870_
.sym 13349 $abc$63045$new_ys__n2871_
.sym 13350 $abc$63045$new_ys__n2896_
.sym 13351 $abc$63045$new_ys__n2863_
.sym 13354 rvsoc.cpu0.F_insn[15]
.sym 13355 rvsoc.cpu0.D_rd[3]
.sym 13356 rvsoc.cpu0.F_insn[18]
.sym 13357 rvsoc.cpu0.D_rd[0]
.sym 13358 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13359 rvsoc.clka
.sym 13360 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 13361 rvsoc.cpu0.E_insn_typ[2]
.sym 13362 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13363 $abc$63045$new_n2917_
.sym 13364 rvsoc.cpu0.E_insn_typ[3]
.sym 13365 $abc$63045$new_n2995_
.sym 13366 $abc$63045$new_n3334_
.sym 13367 $abc$63045$new_n2956_
.sym 13368 rvsoc.cpu0.E_insn_typ[6]
.sym 13370 rvsoc.cpu0.D_op2[7]
.sym 13372 rvsoc.data_wdata[12]
.sym 13373 rvsoc.uart0.rx_bitcnt[0]
.sym 13374 rvsoc.cpu0.D_insn_typ[1]
.sym 13376 rvsoc.cpu0.D_insn[29]
.sym 13377 rvsoc.cpu0.E_insn[28]
.sym 13378 rvsoc.cpu0.D_op2[20]
.sym 13379 $abc$63045$new_n3709_
.sym 13381 rvsoc.cpu0.D_insn[20]
.sym 13383 rvsoc.cpu0.D_op2[12]
.sym 13384 rvsoc.cpu0.D_op2[5]
.sym 13385 rvsoc.cpu0.D_op2[6]
.sym 13386 rvsoc.cpu0.F_insn[23]
.sym 13387 $abc$63045$new_n3709_
.sym 13388 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 13389 rvsoc.cpu0.D_op2[27]
.sym 13390 rvsoc.cpu0.F_insn[28]
.sym 13391 rvsoc.cpu0.D_op2[15]
.sym 13392 $abc$63045$new_n3685_
.sym 13393 rvsoc.cpu0.F_insn[15]
.sym 13394 rvsoc.cpu0.cpu_rs2[20]
.sym 13395 rvsoc.cpu0.D_op2[20]
.sym 13396 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13402 $abc$63045$new_ys__n38_inv_
.sym 13403 rvsoc.cpu0.D_rd[6]
.sym 13404 $abc$63045$new_n2959_
.sym 13405 $abc$63045$new_ys__n2899_
.sym 13406 $abc$63045$new_ys__n2873_
.sym 13407 $abc$63045$new_ys__n2902_
.sym 13411 rvsoc.cpu0.E_rd[5]
.sym 13412 rvsoc.cpu0.D_rd[5]
.sym 13413 $abc$63045$new_ys__n2870_
.sym 13414 $abc$63045$new_ys__n128_inv_
.sym 13418 $abc$63045$new_ys__n2864_
.sym 13420 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13421 rvsoc.cpu0.E_rd[7]
.sym 13423 $abc$63045$new_ys__n2865_
.sym 13425 $abc$63045$new_ys__n40_inv_
.sym 13428 $abc$63045$new_ys__n2872_
.sym 13429 rvsoc.cpu0.D_rd[7]
.sym 13432 rvsoc.cpu0.E_rd[6]
.sym 13435 $abc$63045$new_ys__n38_inv_
.sym 13436 $abc$63045$new_ys__n128_inv_
.sym 13437 $abc$63045$new_n2959_
.sym 13438 $abc$63045$new_ys__n40_inv_
.sym 13441 rvsoc.cpu0.D_rd[5]
.sym 13447 $abc$63045$new_ys__n2873_
.sym 13448 $abc$63045$new_ys__n2865_
.sym 13449 $abc$63045$new_ys__n2870_
.sym 13450 $abc$63045$new_ys__n2902_
.sym 13454 rvsoc.cpu0.D_rd[7]
.sym 13459 $abc$63045$new_ys__n2870_
.sym 13461 $abc$63045$new_ys__n2864_
.sym 13465 $abc$63045$new_ys__n2899_
.sym 13466 $abc$63045$new_ys__n2870_
.sym 13467 $abc$63045$new_ys__n2872_
.sym 13468 $abc$63045$new_ys__n2864_
.sym 13472 rvsoc.cpu0.D_rd[6]
.sym 13477 rvsoc.cpu0.E_rd[7]
.sym 13479 rvsoc.cpu0.E_rd[6]
.sym 13480 rvsoc.cpu0.E_rd[5]
.sym 13481 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13482 rvsoc.clka
.sym 13483 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 13485 $abc$63045$new_n3727_
.sym 13486 rvsoc.cpu0.D_insn[28]
.sym 13487 $abc$63045$new_n3735_
.sym 13488 $abc$63045$new_n3687_
.sym 13489 $abc$63045$new_ys__n2865_
.sym 13490 $abc$63045$new_n3749_
.sym 13491 $abc$63045$new_ys__n2889_
.sym 13493 $abc$63045$new_n3334_
.sym 13498 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 13499 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[1]
.sym 13501 rvsoc.cpu0.D_op2[11]
.sym 13502 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 13503 rvsoc.cpu0.D_insn_typ[2]
.sym 13505 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13506 $abc$63045$new_ys__n2888_
.sym 13508 $PACKER_VCC_NET
.sym 13509 rvsoc.cpu0.D_op1[15]
.sym 13511 rvsoc.cpu0.D_op2[24]
.sym 13512 rvsoc.cpu0.D_op2[8]
.sym 13513 rvsoc.cpu0.D_op2[14]
.sym 13514 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[26]
.sym 13515 rvsoc.cpu0.D_op1[29]
.sym 13516 rvsoc.data_wdata[12]
.sym 13518 rvsoc.cpu0.D_op2[7]
.sym 13519 rvsoc.uart0.rx_bitcnt[1]
.sym 13527 $abc$63045$auto$wreduce.cc:452:run$3082[2]
.sym 13528 $abc$63045$new_ys__n2235_
.sym 13531 $abc$63045$auto$wreduce.cc:452:run$3082[0]
.sym 13534 $PACKER_VCC_NET
.sym 13536 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$53289
.sym 13538 $abc$63045$new_ys__n541_inv_
.sym 13540 rvsoc.uart0.rx_bitcnt[2]
.sym 13543 rvsoc.uart0.rx_bitcnt[1]
.sym 13544 $abc$63045$auto$wreduce.cc:452:run$3082[3]
.sym 13546 rvsoc.uart0.rx_bitcnt[3]
.sym 13553 rvsoc.uart0.rx_bitcnt[0]
.sym 13557 $nextpnr_ICESTORM_LC_7$O
.sym 13559 rvsoc.uart0.rx_bitcnt[0]
.sym 13563 $auto$alumacc.cc:474:replace_alu$3244.C[2]
.sym 13565 rvsoc.uart0.rx_bitcnt[1]
.sym 13569 $auto$alumacc.cc:474:replace_alu$3244.C[3]
.sym 13572 rvsoc.uart0.rx_bitcnt[2]
.sym 13573 $auto$alumacc.cc:474:replace_alu$3244.C[2]
.sym 13576 rvsoc.uart0.rx_bitcnt[3]
.sym 13579 $auto$alumacc.cc:474:replace_alu$3244.C[3]
.sym 13582 $abc$63045$auto$wreduce.cc:452:run$3082[0]
.sym 13584 $abc$63045$new_ys__n541_inv_
.sym 13585 $abc$63045$new_ys__n2235_
.sym 13588 $abc$63045$new_ys__n2235_
.sym 13590 $abc$63045$auto$wreduce.cc:452:run$3082[3]
.sym 13595 rvsoc.uart0.rx_bitcnt[0]
.sym 13596 $PACKER_VCC_NET
.sym 13600 $abc$63045$new_ys__n2235_
.sym 13601 $abc$63045$auto$wreduce.cc:452:run$3082[2]
.sym 13604 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$53289
.sym 13605 rvsoc.clkn
.sym 13606 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 13607 $abc$63045$new_ys__n2403_
.sym 13608 $abc$63045$new_n5652_
.sym 13609 $abc$63045$new_n5653_
.sym 13610 $abc$63045$new_n5658_
.sym 13611 $abc$63045$new_n5655_
.sym 13612 rvsoc.cpu0.D_op2[31]
.sym 13613 $abc$63045$new_n5651_
.sym 13614 $abc$63045$new_n5654_
.sym 13615 rvsoc.cpu0.D_op2[25]
.sym 13616 rvsoc.cpu0.D_op1[7]
.sym 13618 $abc$63045$new_n4154_
.sym 13619 $abc$63045$new_ys__n2556_inv_
.sym 13620 rvsoc.cpu0.D_op1[6]
.sym 13621 rvsoc.cpu0.cpu_rs1[23]
.sym 13622 rvsoc.data_wdata[1]
.sym 13623 rvsoc.data_wdata[20]
.sym 13624 $abc$63045$new_ys__n2889_
.sym 13625 rvsoc.cpu0.cpu_rs1[0]
.sym 13626 rvsoc.cpu0.D_op1[23]
.sym 13627 $abc$63045$new_n3709_
.sym 13628 rvsoc.cpu0.D_op2[13]
.sym 13629 rvsoc.data_wdata[15]
.sym 13630 rvsoc.cpu0.D_insn[28]
.sym 13632 $abc$63045$new_ys__n40_inv_
.sym 13633 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 13634 rvsoc.cpu0.D_op2[31]
.sym 13635 $abc$63045$new_n3687_
.sym 13636 rvsoc.cpu0.D_op1[22]
.sym 13637 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13641 rvsoc.cpu0.D_op2[29]
.sym 13642 $PACKER_GND_NET
.sym 13648 rvsoc.cpu0.D_op1[11]
.sym 13649 $PACKER_GND_NET
.sym 13651 $abc$63045$new_ys__n187_inv_
.sym 13652 $abc$63045$new_n5648_
.sym 13654 rvsoc.cpu0.D_op1[7]
.sym 13655 rvsoc.cpu0.D_op2[12]
.sym 13656 $abc$63045$new_ys__n188_inv_
.sym 13657 rvsoc.cpu0.D_op2[6]
.sym 13658 rvsoc.cpu0.D_op1[5]
.sym 13660 rvsoc.cpu0.D_op2[5]
.sym 13662 rvsoc.cpu0.D_op1[12]
.sym 13664 $abc$63045$new_n5647_
.sym 13665 rvsoc.cpu0.D_op1[10]
.sym 13666 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13668 rvsoc.cpu0.D_op1[6]
.sym 13669 $abc$63045$new_n5650_
.sym 13672 rvsoc.cpu0.D_op2[8]
.sym 13673 rvsoc.cpu0.D_op2[10]
.sym 13674 $abc$63045$new_n5649_
.sym 13675 rvsoc.cpu0.D_op2[11]
.sym 13676 rvsoc.cpu0.D_op2[9]
.sym 13677 rvsoc.cpu0.D_op1[8]
.sym 13678 rvsoc.cpu0.D_op2[7]
.sym 13679 rvsoc.cpu0.D_op1[9]
.sym 13681 rvsoc.cpu0.D_op1[9]
.sym 13682 rvsoc.cpu0.D_op2[9]
.sym 13683 rvsoc.cpu0.D_op2[10]
.sym 13684 rvsoc.cpu0.D_op1[10]
.sym 13687 $abc$63045$new_n5649_
.sym 13688 $abc$63045$new_n5647_
.sym 13689 $abc$63045$new_n5650_
.sym 13690 $abc$63045$new_n5648_
.sym 13693 rvsoc.cpu0.D_op2[6]
.sym 13694 rvsoc.cpu0.D_op1[5]
.sym 13695 rvsoc.cpu0.D_op1[6]
.sym 13696 rvsoc.cpu0.D_op2[5]
.sym 13699 $PACKER_GND_NET
.sym 13705 rvsoc.cpu0.D_op2[11]
.sym 13706 rvsoc.cpu0.D_op1[12]
.sym 13707 rvsoc.cpu0.D_op1[11]
.sym 13708 rvsoc.cpu0.D_op2[12]
.sym 13711 rvsoc.cpu0.D_op2[8]
.sym 13712 rvsoc.cpu0.D_op1[7]
.sym 13713 rvsoc.cpu0.D_op2[7]
.sym 13714 rvsoc.cpu0.D_op1[8]
.sym 13718 $abc$63045$new_ys__n188_inv_
.sym 13720 $abc$63045$new_ys__n187_inv_
.sym 13723 $PACKER_GND_NET
.sym 13727 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13728 rvsoc.clka
.sym 13730 $abc$63045$new_n5634_
.sym 13731 $abc$63045$new_n5641_
.sym 13732 $abc$63045$new_n5638_
.sym 13733 $abc$63045$new_n5640_
.sym 13734 rvsoc.cpu0.E_rd[9]
.sym 13735 $abc$63045$new_n5639_
.sym 13736 rvsoc.cpu0.E_insn_typ[10]
.sym 13737 $abc$63045$new_ys__n11324_
.sym 13739 rvsoc.cpu0.D_op2[31]
.sym 13743 $abc$63045$new_n3685_
.sym 13744 rvsoc.cpu0.D_op2[9]
.sym 13745 rvsoc.cpu0.F_insn[22]
.sym 13747 rvsoc.cpu0.D_op2[2]
.sym 13749 $abc$63045$new_ys__n2403_
.sym 13750 $abc$63045$new_ys__n2862_
.sym 13751 $abc$63045$new_n3685_
.sym 13752 rvsoc.cpu0.D_op1[2]
.sym 13753 rvsoc.cpu0.D_op2[3]
.sym 13754 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 13755 rvsoc.cpu0.D_op1[23]
.sym 13756 $PACKER_VCC_NET
.sym 13757 rvsoc.cpu0.D_op1[13]
.sym 13758 rvsoc.cpu0.D_op2[1]
.sym 13760 rvsoc.cpu0.F_insn[20]
.sym 13761 rvsoc.cpu0.D_op1[7]
.sym 13762 $abc$63045$new_ys__n40_inv_
.sym 13763 rvsoc.cpu0.D_op1[13]
.sym 13765 rvsoc.cpu0.D_op2[8]
.sym 13772 rvsoc.cpu0.D_rd[12]
.sym 13774 rvsoc.cpu0.D_rd[11]
.sym 13776 rvsoc.cpu0.E_rd[14]
.sym 13778 rvsoc.cpu0.E_rd[11]
.sym 13782 rvsoc.cpu0.D_rd[15]
.sym 13784 rvsoc.cpu0.D_rd[14]
.sym 13785 rvsoc.cpu0.D_rd[8]
.sym 13786 rvsoc.cpu0.D_rd[10]
.sym 13789 rvsoc.cpu0.E_rd[8]
.sym 13791 rvsoc.cpu0.E_rd[9]
.sym 13793 rvsoc.cpu0.E_rd[13]
.sym 13796 rvsoc.cpu0.E_rd[15]
.sym 13798 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13799 rvsoc.cpu0.E_rd[12]
.sym 13801 rvsoc.cpu0.E_rd[10]
.sym 13804 rvsoc.cpu0.E_rd[15]
.sym 13805 rvsoc.cpu0.E_rd[12]
.sym 13806 rvsoc.cpu0.E_rd[13]
.sym 13807 rvsoc.cpu0.E_rd[14]
.sym 13813 rvsoc.cpu0.D_rd[15]
.sym 13817 rvsoc.cpu0.D_rd[8]
.sym 13822 rvsoc.cpu0.E_rd[10]
.sym 13823 rvsoc.cpu0.E_rd[8]
.sym 13824 rvsoc.cpu0.E_rd[11]
.sym 13825 rvsoc.cpu0.E_rd[9]
.sym 13829 rvsoc.cpu0.D_rd[12]
.sym 13837 rvsoc.cpu0.D_rd[14]
.sym 13842 rvsoc.cpu0.D_rd[10]
.sym 13848 rvsoc.cpu0.D_rd[11]
.sym 13850 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13851 rvsoc.clka
.sym 13852 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 13853 $abc$63045$new_ys__n13011_inv_
.sym 13854 $abc$63045$new_ys__n11323_
.sym 13855 $abc$63045$new_ys__n13015_inv_
.sym 13856 $abc$63045$new_ys__n13013_inv_
.sym 13857 $abc$63045$new_ys__n11326_
.sym 13858 $abc$63045$new_ys__n12981_inv_
.sym 13859 $abc$63045$new_n5635_
.sym 13860 $abc$63045$new_ys__n12979_inv_
.sym 13861 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 13862 rvsoc.cpu0.D_op1[4]
.sym 13865 rvsoc.cpu0.D_op1[11]
.sym 13866 rvsoc.cpu0.D_op1[5]
.sym 13867 rvsoc.cpu0.D_op1[12]
.sym 13868 rvsoc.cpu0.D_op1[4]
.sym 13869 rvsoc.cpu0.D_op1[31]
.sym 13870 rvsoc.cpu0.cpu_rs1[12]
.sym 13871 rvsoc.cpu0.D_op1[29]
.sym 13872 rvsoc.cpu0.D_op1[15]
.sym 13873 rvsoc.cpu0.D_op1[28]
.sym 13874 rvsoc.cpu0.cpu_rs1[14]
.sym 13875 rvsoc.data_wdata[11]
.sym 13876 rvsoc.data_wdata[14]
.sym 13877 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13878 rvsoc.cpu0.D_op2[27]
.sym 13879 rvsoc.cpu0.D_op2[15]
.sym 13880 $abc$63045$new_ys__n12981_inv_
.sym 13882 rvsoc.cpu0.D_op2[3]
.sym 13884 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13886 rvsoc.cpu0.D_op2[0]
.sym 13887 $abc$63045$new_ys__n11324_
.sym 13888 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13902 $abc$63045$new_ys__n13009_inv_
.sym 13905 $abc$63045$new_ys__n13007_inv_
.sym 13906 rvsoc.cpu0.D_op1[6]
.sym 13907 rvsoc.cpu0.D_op1[8]
.sym 13909 rvsoc.cpu0.D_op1[5]
.sym 13910 $abc$63045$new_ys__n13011_inv_
.sym 13912 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13913 rvsoc.cpu0.D_op2[0]
.sym 13918 rvsoc.cpu0.D_op2[1]
.sym 13920 $PACKER_GND_NET
.sym 13921 rvsoc.cpu0.D_op1[7]
.sym 13927 rvsoc.cpu0.D_op1[7]
.sym 13928 rvsoc.cpu0.D_op2[0]
.sym 13929 rvsoc.cpu0.D_op1[8]
.sym 13935 $PACKER_GND_NET
.sym 13939 $abc$63045$new_ys__n13011_inv_
.sym 13940 $abc$63045$new_ys__n13009_inv_
.sym 13942 rvsoc.cpu0.D_op2[1]
.sym 13945 rvsoc.cpu0.D_op2[0]
.sym 13947 rvsoc.cpu0.D_op1[6]
.sym 13948 rvsoc.cpu0.D_op1[5]
.sym 13957 $abc$63045$new_ys__n13009_inv_
.sym 13959 rvsoc.cpu0.D_op2[1]
.sym 13960 $abc$63045$new_ys__n13007_inv_
.sym 13973 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 13974 rvsoc.clka
.sym 13976 $abc$63045$new_ys__n12983_inv_
.sym 13977 $abc$63045$new_ys__n13017_inv_
.sym 13978 $abc$63045$new_ys__n13027_inv_
.sym 13979 $abc$63045$new_ys__n13021_inv_
.sym 13980 $abc$63045$new_n4330_
.sym 13981 $abc$63045$new_ys__n13019_inv_
.sym 13982 $abc$63045$new_ys__n12985_inv_
.sym 13983 $abc$63045$new_ys__n12987_inv_
.sym 13985 rvsoc.cpu0.D_op1[21]
.sym 13988 rvsoc.cpu0.D_op1[26]
.sym 13990 rvsoc.cpu0.D_op1[18]
.sym 13992 rvsoc.cpu0.D_op1[17]
.sym 13993 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 13995 rvsoc.cpu0.D_op1[8]
.sym 13997 rvsoc.cpu0.D_op1[9]
.sym 13998 rvsoc.cpu0.D_op1[20]
.sym 13999 rvsoc.cpu0.D_op1[10]
.sym 14000 rvsoc.data_wdata[12]
.sym 14001 rvsoc.cpu0.D_op1[15]
.sym 14004 rvsoc.cpu0.D_op1[30]
.sym 14007 rvsoc.cpu0.D_op1[4]
.sym 14008 rvsoc.cpu0.D_op1[24]
.sym 14010 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[26]
.sym 14018 rvsoc.cpu0.D_rd[16]
.sym 14019 $abc$63045$new_ys__n12977_inv_
.sym 14020 $abc$63045$new_ys__n13007_inv_
.sym 14022 $abc$63045$new_ys__n12981_inv_
.sym 14023 rvsoc.cpu0.D_op2[3]
.sym 14026 $abc$63045$new_ys__n12972_
.sym 14029 rvsoc.cpu0.D_op2[2]
.sym 14030 $abc$63045$new_ys__n12973_inv_
.sym 14031 rvsoc.cpu0.D_op2[3]
.sym 14032 $abc$63045$new_ys__n13005_inv_
.sym 14033 rvsoc.cpu0.D_op2[1]
.sym 14039 $abc$63045$new_ys__n12976_inv_
.sym 14040 $PACKER_GND_NET
.sym 14041 rvsoc.cpu0.D_rd[19]
.sym 14042 rvsoc.cpu0.D_rd[17]
.sym 14044 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 14045 $abc$63045$new_n4154_
.sym 14046 rvsoc.cpu0.D_rd[18]
.sym 14053 $PACKER_GND_NET
.sym 14056 $PACKER_GND_NET
.sym 14062 $abc$63045$new_ys__n12977_inv_
.sym 14063 rvsoc.cpu0.D_op2[2]
.sym 14064 $abc$63045$new_ys__n12976_inv_
.sym 14065 rvsoc.cpu0.D_op2[3]
.sym 14068 rvsoc.cpu0.D_rd[19]
.sym 14069 rvsoc.cpu0.D_rd[18]
.sym 14070 rvsoc.cpu0.D_rd[16]
.sym 14071 rvsoc.cpu0.D_rd[17]
.sym 14074 $abc$63045$new_ys__n12977_inv_
.sym 14075 rvsoc.cpu0.D_op2[2]
.sym 14076 rvsoc.cpu0.D_op2[3]
.sym 14077 $abc$63045$new_ys__n12981_inv_
.sym 14082 $PACKER_GND_NET
.sym 14086 $abc$63045$new_ys__n13005_inv_
.sym 14087 $abc$63045$new_ys__n13007_inv_
.sym 14088 rvsoc.cpu0.D_op2[1]
.sym 14092 $abc$63045$new_n4154_
.sym 14093 $abc$63045$new_ys__n12972_
.sym 14094 rvsoc.cpu0.D_op2[2]
.sym 14095 $abc$63045$new_ys__n12973_inv_
.sym 14096 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 14097 rvsoc.clka
.sym 14099 $abc$63045$new_ys__n12991_inv_
.sym 14100 $abc$63045$new_n4562_
.sym 14101 $abc$63045$new_ys__n12877_
.sym 14102 $abc$63045$new_ys__n12989_inv_
.sym 14103 $abc$63045$new_ys__n12995_inv_
.sym 14104 $abc$63045$new_n4282_
.sym 14105 $abc$63045$new_n4466_
.sym 14106 $abc$63045$new_ys__n12993_inv_
.sym 14107 rvsoc.eram.adrs[1]
.sym 14108 rvsoc.data_wdata[1]
.sym 14111 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 14115 rvsoc.data_wdata[20]
.sym 14117 $abc$63045$new_n4154_
.sym 14120 rvsoc.eram.adrs[0]
.sym 14121 rvsoc.cpu0.D_op2[3]
.sym 14124 $abc$63045$new_n4154_
.sym 14125 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 14126 $PACKER_GND_NET
.sym 14127 $abc$63045$new_n3687_
.sym 14128 $abc$63045$new_ys__n40_inv_
.sym 14130 rvsoc.cpu0.D_op1[21]
.sym 14132 $abc$63045$new_n4146_
.sym 14133 rvsoc.cpu0.D_op1[20]
.sym 14134 rvsoc.cpu0.D_op1[22]
.sym 14141 rvsoc.cpu0.D_rd[17]
.sym 14142 rvsoc.cpu0.D_rd[16]
.sym 14144 $abc$63045$new_n4378_
.sym 14145 rvsoc.cpu0.D_rd[18]
.sym 14148 rvsoc.cpu0.D_rd[19]
.sym 14149 rvsoc.cpu0.D_op2[2]
.sym 14150 rvsoc.cpu0.E_rd[18]
.sym 14151 rvsoc.cpu0.E_rd[17]
.sym 14152 $abc$63045$new_n4376_
.sym 14153 $abc$63045$new_n4146_
.sym 14154 $abc$63045$new_ys__n12985_inv_
.sym 14155 rvsoc.cpu0.E_rd[16]
.sym 14156 $abc$63045$new_ys__n12921_
.sym 14157 rvsoc.cpu0.E_rd[19]
.sym 14158 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 14159 $abc$63045$new_ys__n12989_inv_
.sym 14166 rvsoc.cpu0.D_rd[30]
.sym 14170 rvsoc.cpu0.D_op2[4]
.sym 14173 rvsoc.cpu0.E_rd[16]
.sym 14174 rvsoc.cpu0.E_rd[19]
.sym 14175 rvsoc.cpu0.E_rd[17]
.sym 14176 rvsoc.cpu0.E_rd[18]
.sym 14179 rvsoc.cpu0.D_rd[19]
.sym 14186 rvsoc.cpu0.D_rd[18]
.sym 14191 rvsoc.cpu0.D_rd[17]
.sym 14197 rvsoc.cpu0.D_op2[2]
.sym 14198 $abc$63045$new_ys__n12989_inv_
.sym 14199 $abc$63045$new_n4146_
.sym 14200 $abc$63045$new_ys__n12985_inv_
.sym 14203 rvsoc.cpu0.D_op2[4]
.sym 14204 $abc$63045$new_ys__n12921_
.sym 14205 $abc$63045$new_n4376_
.sym 14206 $abc$63045$new_n4378_
.sym 14212 rvsoc.cpu0.D_rd[30]
.sym 14218 rvsoc.cpu0.D_rd[16]
.sym 14219 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 14220 rvsoc.clka
.sym 14221 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 14222 $abc$63045$new_ys__n12921_
.sym 14223 $abc$63045$new_ys__n13029_inv_
.sym 14224 $abc$63045$new_ys__n12961_inv_
.sym 14225 $abc$63045$new_ys__n13025_inv_
.sym 14226 $abc$63045$new_ys__n11626_inv_
.sym 14227 $abc$63045$new_ys__n12937_
.sym 14228 $abc$63045$new_ys__n12957_inv_
.sym 14229 $abc$63045$new_n4561_
.sym 14231 rvsoc.data_wdata[9]
.sym 14235 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[26]
.sym 14236 $abc$63045$new_ys__n12881_
.sym 14237 rvsoc.eram.adrs[5]
.sym 14238 rvsoc.cpu0.D_insn[30]
.sym 14244 rvsoc.eram.adrs[5]
.sym 14247 rvsoc.cpu0.D_op1[23]
.sym 14248 rvsoc.cpu0.F_insn[20]
.sym 14250 rvsoc.cpu0.D_op2[1]
.sym 14252 rvsoc.cpu0.F_insn[20]
.sym 14253 rvsoc.cpu0.D_op2[8]
.sym 14254 $abc$63045$new_ys__n40_inv_
.sym 14255 rvsoc.cpu0.D_op1[23]
.sym 14256 rvsoc.cpu0.D_op2[4]
.sym 14257 rvsoc.cpu0.F_insn_typ[2]
.sym 14263 $abc$63045$new_ys__n190_inv_
.sym 14265 rvsoc.cpu0.E_rd[28]
.sym 14266 rvsoc.cpu0.D_rd[29]
.sym 14268 rvsoc.cpu0.D_op2[4]
.sym 14269 $abc$63045$new_ys__n191_inv_
.sym 14270 $abc$63045$new_ys__n192_inv_
.sym 14271 $abc$63045$new_ys__n189_inv_
.sym 14274 rvsoc.cpu0.E_rd[31]
.sym 14277 rvsoc.cpu0.E_rd[30]
.sym 14280 rvsoc.cpu0.D_rd[28]
.sym 14284 rvsoc.cpu0.D_rd[31]
.sym 14285 rvsoc.cpu0.D_op2[3]
.sym 14290 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 14291 rvsoc.cpu0.E_rd[29]
.sym 14296 $abc$63045$new_ys__n190_inv_
.sym 14297 $abc$63045$new_ys__n192_inv_
.sym 14298 $abc$63045$new_ys__n191_inv_
.sym 14299 $abc$63045$new_ys__n189_inv_
.sym 14311 rvsoc.cpu0.D_rd[28]
.sym 14316 rvsoc.cpu0.D_rd[31]
.sym 14321 rvsoc.cpu0.D_rd[29]
.sym 14332 rvsoc.cpu0.D_op2[3]
.sym 14335 rvsoc.cpu0.D_op2[4]
.sym 14338 rvsoc.cpu0.E_rd[30]
.sym 14339 rvsoc.cpu0.E_rd[28]
.sym 14340 rvsoc.cpu0.E_rd[29]
.sym 14341 rvsoc.cpu0.E_rd[31]
.sym 14342 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 14343 rvsoc.clka
.sym 14344 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 14345 rvsoc.cpu0.D_op2[1]
.sym 14346 $abc$63045$new_ys__n12968_inv_
.sym 14347 $abc$63045$new_ys__n12998_inv_
.sym 14348 $abc$63045$new_ys__n13032_inv_
.sym 14349 rvsoc.cpu0.D_op2[0]
.sym 14350 $abc$63045$new_ys__n12969_
.sym 14351 $abc$63045$new_ys__n13030_inv_
.sym 14352 $abc$63045$new_ys__n13000_
.sym 14357 $abc$63045$new_ys__n1028_
.sym 14359 rvsoc.cpu0.D_op1[29]
.sym 14360 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 14361 rvsoc.cpu0.add_op12[26]
.sym 14363 rvsoc.cpu0.D_op1[8]
.sym 14364 rvsoc.cpu0.D_op1[28]
.sym 14367 rvsoc.cpu0.D_op1[10]
.sym 14368 rvsoc.cpu0.D_op2[5]
.sym 14370 rvsoc.cpu0.D_op2[0]
.sym 14374 rvsoc.cpu0.D_op2[3]
.sym 14376 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 14389 rvsoc.cpu0.D_rd[21]
.sym 14390 rvsoc.cpu0.D_rd[23]
.sym 14391 rvsoc.cpu0.D_rd[20]
.sym 14392 $abc$63045$new_n4538_
.sym 14393 rvsoc.cpu0.D_op2[3]
.sym 14395 rvsoc.cpu0.D_rd[22]
.sym 14396 rvsoc.cpu0.E_rd[20]
.sym 14397 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 14399 rvsoc.cpu0.E_rd[22]
.sym 14403 $abc$63045$new_n4155_
.sym 14404 rvsoc.cpu0.D_op1[22]
.sym 14405 rvsoc.cpu0.E_rd[23]
.sym 14406 rvsoc.cpu0.D_op2[0]
.sym 14407 rvsoc.cpu0.D_op1[23]
.sym 14408 $abc$63045$new_ys__n3825_
.sym 14411 $abc$63045$new_ys__n12968_inv_
.sym 14413 $abc$63045$new_n4539_
.sym 14414 rvsoc.cpu0.D_op2[5]
.sym 14416 rvsoc.cpu0.D_op2[4]
.sym 14417 rvsoc.cpu0.E_rd[21]
.sym 14419 rvsoc.cpu0.E_rd[21]
.sym 14420 rvsoc.cpu0.E_rd[23]
.sym 14421 rvsoc.cpu0.E_rd[22]
.sym 14422 rvsoc.cpu0.E_rd[20]
.sym 14425 $abc$63045$new_n4155_
.sym 14426 $abc$63045$new_n4538_
.sym 14427 rvsoc.cpu0.D_op2[5]
.sym 14428 $abc$63045$new_n4539_
.sym 14432 rvsoc.cpu0.D_rd[20]
.sym 14440 rvsoc.cpu0.D_rd[23]
.sym 14443 rvsoc.cpu0.D_op2[0]
.sym 14445 rvsoc.cpu0.D_op1[22]
.sym 14446 rvsoc.cpu0.D_op1[23]
.sym 14452 rvsoc.cpu0.D_rd[22]
.sym 14455 $abc$63045$new_ys__n12968_inv_
.sym 14456 rvsoc.cpu0.D_op2[3]
.sym 14457 $abc$63045$new_ys__n3825_
.sym 14458 rvsoc.cpu0.D_op2[4]
.sym 14463 rvsoc.cpu0.D_rd[21]
.sym 14465 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 14466 rvsoc.clka
.sym 14467 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 14468 $abc$63045$new_ys__n13022_inv_
.sym 14469 $abc$63045$new_ys__n12962_inv_
.sym 14470 $abc$63045$new_ys__n12966_inv_
.sym 14471 $abc$63045$new_ys__n13028_inv_
.sym 14472 $abc$63045$new_ys__n12994_inv_
.sym 14473 $abc$63045$new_ys__n12996_inv_
.sym 14474 $abc$63045$new_ys__n13026_inv_
.sym 14475 $abc$63045$new_ys__n12964_inv_
.sym 14476 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 14480 rvsoc.data_wdata[11]
.sym 14481 $abc$63045$new_n4154_
.sym 14485 rvsoc.cpu0.D_op2[11]
.sym 14487 rvsoc.cpu0.D_op2[1]
.sym 14491 $abc$63045$new_ys__n12919_inv_
.sym 14492 rvsoc.cpu0.D_op1[30]
.sym 14494 $abc$63045$new_ys__n3825_
.sym 14496 rvsoc.cpu0.D_op2[0]
.sym 14499 rvsoc.cpu0.D_op1[4]
.sym 14500 rvsoc.cpu0.D_op1[24]
.sym 14503 rvsoc.data_wdata[12]
.sym 14509 $abc$63045$new_ys__n13020_inv_
.sym 14510 $abc$63045$new_ys__n13018_inv_
.sym 14512 rvsoc.cpu0.D_op1[16]
.sym 14513 rvsoc.cpu0.D_op2[0]
.sym 14515 $abc$63045$new_ys__n12992_inv_
.sym 14517 rvsoc.cpu0.D_op2[1]
.sym 14518 rvsoc.cpu0.D_op1[19]
.sym 14521 $abc$63045$new_ys__n13024_inv_
.sym 14522 rvsoc.cpu0.D_op2[2]
.sym 14523 $abc$63045$new_ys__n12992_inv_
.sym 14525 $abc$63045$new_ys__n13022_inv_
.sym 14531 $abc$63045$new_ys__n13026_inv_
.sym 14532 $abc$63045$new_ys__n12988_inv_
.sym 14533 $abc$63045$new_ys__n13020_inv_
.sym 14535 rvsoc.cpu0.D_op1[18]
.sym 14538 $abc$63045$new_ys__n12996_inv_
.sym 14540 rvsoc.cpu0.D_op1[17]
.sym 14542 rvsoc.cpu0.D_op1[19]
.sym 14544 rvsoc.cpu0.D_op2[0]
.sym 14545 rvsoc.cpu0.D_op1[18]
.sym 14549 rvsoc.cpu0.D_op2[0]
.sym 14550 rvsoc.cpu0.D_op1[16]
.sym 14551 rvsoc.cpu0.D_op1[17]
.sym 14555 $abc$63045$new_ys__n13024_inv_
.sym 14556 $abc$63045$new_ys__n13022_inv_
.sym 14557 rvsoc.cpu0.D_op2[1]
.sym 14561 $abc$63045$new_ys__n12996_inv_
.sym 14562 $abc$63045$new_ys__n12992_inv_
.sym 14563 rvsoc.cpu0.D_op2[2]
.sym 14566 $abc$63045$new_ys__n12992_inv_
.sym 14567 $abc$63045$new_ys__n12988_inv_
.sym 14568 rvsoc.cpu0.D_op2[2]
.sym 14572 $abc$63045$new_ys__n13018_inv_
.sym 14573 $abc$63045$new_ys__n13020_inv_
.sym 14574 rvsoc.cpu0.D_op2[1]
.sym 14579 rvsoc.cpu0.D_op2[1]
.sym 14580 $abc$63045$new_ys__n13026_inv_
.sym 14581 $abc$63045$new_ys__n13024_inv_
.sym 14584 $abc$63045$new_ys__n13020_inv_
.sym 14585 $abc$63045$new_ys__n13022_inv_
.sym 14586 rvsoc.cpu0.D_op2[1]
.sym 14591 $abc$63045$new_ys__n12915_inv_
.sym 14592 $abc$63045$new_ys__n12911_inv_
.sym 14593 $abc$63045$new_ys__n12907_inv_
.sym 14594 $abc$63045$new_n4490_
.sym 14595 $abc$63045$new_n5995_
.sym 14596 $abc$63045$new_ys__n11613_inv_
.sym 14597 $abc$63045$new_ys__n12958_inv_
.sym 14598 $abc$63045$new_ys__n12923_
.sym 14604 rvsoc.gpio0.dir[1]
.sym 14605 $abc$63045$new_n4154_
.sym 14618 rvsoc.cpu0.D_op1[21]
.sym 14621 rvsoc.cpu0.D_op1[20]
.sym 14624 $abc$63045$new_n4146_
.sym 14632 rvsoc.cpu0.D_op2[2]
.sym 14633 $abc$63045$new_n4154_
.sym 14634 $abc$63045$new_ys__n12990_inv_
.sym 14635 rvsoc.cpu0.D_op2[3]
.sym 14636 $abc$63045$new_ys__n12956_inv_
.sym 14637 $abc$63045$new_ys__n12986_inv_
.sym 14639 $abc$63045$new_ys__n12964_inv_
.sym 14640 rvsoc.cpu0.D_op2[0]
.sym 14641 $abc$63045$new_ys__n12982_inv_
.sym 14642 $abc$63045$new_n4146_
.sym 14644 $abc$63045$new_n4444_
.sym 14646 $abc$63045$new_n4305_
.sym 14647 rvsoc.cpu0.D_op1[8]
.sym 14648 $abc$63045$new_ys__n12915_inv_
.sym 14650 rvsoc.cpu0.D_op2[5]
.sym 14655 $abc$63045$new_n4443_
.sym 14656 $abc$63045$new_n4306_
.sym 14657 $abc$63045$new_ys__n3825_
.sym 14658 rvsoc.cpu0.D_op1[9]
.sym 14659 rvsoc.cpu0.D_op2[4]
.sym 14661 $abc$63045$new_n4442_
.sym 14665 $abc$63045$new_ys__n12982_inv_
.sym 14666 $abc$63045$new_n4146_
.sym 14667 rvsoc.cpu0.D_op2[2]
.sym 14668 $abc$63045$new_ys__n12986_inv_
.sym 14671 $abc$63045$new_n4443_
.sym 14672 rvsoc.cpu0.D_op2[5]
.sym 14674 $abc$63045$new_n4442_
.sym 14677 rvsoc.cpu0.D_op1[8]
.sym 14678 rvsoc.cpu0.D_op1[9]
.sym 14680 rvsoc.cpu0.D_op2[0]
.sym 14683 $abc$63045$new_ys__n12986_inv_
.sym 14684 rvsoc.cpu0.D_op2[2]
.sym 14685 $abc$63045$new_n4154_
.sym 14686 $abc$63045$new_ys__n12982_inv_
.sym 14689 rvsoc.cpu0.D_op2[4]
.sym 14690 $abc$63045$new_n4305_
.sym 14691 $abc$63045$new_ys__n12915_inv_
.sym 14692 $abc$63045$new_n4306_
.sym 14695 $abc$63045$new_ys__n12964_inv_
.sym 14696 $abc$63045$new_ys__n3825_
.sym 14697 rvsoc.cpu0.D_op2[3]
.sym 14698 rvsoc.cpu0.D_op2[4]
.sym 14701 $abc$63045$new_ys__n12990_inv_
.sym 14702 $abc$63045$new_ys__n12986_inv_
.sym 14703 rvsoc.cpu0.D_op2[2]
.sym 14707 $abc$63045$new_n4444_
.sym 14709 $abc$63045$new_n4146_
.sym 14710 $abc$63045$new_ys__n12956_inv_
.sym 14714 $abc$63045$new_ys__n12974_
.sym 14715 $abc$63045$new_ys__n12970_
.sym 14716 $abc$63045$new_n4247_
.sym 14717 $abc$63045$new_n4239_
.sym 14718 $abc$63045$new_ys__n11619_
.sym 14719 $abc$63045$new_n4147_
.sym 14720 $abc$63045$new_ys__n12874_inv_
.sym 14721 $abc$63045$new_ys__n13006_inv_
.sym 14723 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 14733 rvsoc.data_wdata[16]
.sym 14734 $abc$63045$new_ys__n1193_inv_
.sym 14735 $abc$63045$new_ys__n12911_inv_
.sym 14736 $abc$63045$new_ys__n12878_inv_
.sym 14755 rvsoc.cpu0.D_op2[1]
.sym 14758 rvsoc.cpu0.D_op1[6]
.sym 14759 $abc$63045$new_ys__n13008_inv_
.sym 14763 $abc$63045$new_ys__n12978_inv_
.sym 14764 rvsoc.cpu0.D_op2[4]
.sym 14765 $abc$63045$new_ys__n13010_inv_
.sym 14767 $abc$63045$new_ys__n13008_inv_
.sym 14768 rvsoc.cpu0.D_op2[0]
.sym 14769 rvsoc.cpu0.D_op2[1]
.sym 14770 rvsoc.cpu0.D_op1[7]
.sym 14771 rvsoc.cpu0.D_op2[2]
.sym 14772 $abc$63045$new_ys__n12982_inv_
.sym 14773 $abc$63045$new_n4146_
.sym 14776 $abc$63045$new_ys__n12971_inv_
.sym 14777 rvsoc.cpu0.D_op2[3]
.sym 14778 $abc$63045$new_ys__n13006_inv_
.sym 14780 $abc$63045$new_ys__n12982_inv_
.sym 14783 $abc$63045$new_n4154_
.sym 14784 $abc$63045$new_ys__n13012_inv_
.sym 14789 $abc$63045$new_ys__n13010_inv_
.sym 14790 $abc$63045$new_ys__n13012_inv_
.sym 14791 rvsoc.cpu0.D_op2[1]
.sym 14794 $abc$63045$new_ys__n12982_inv_
.sym 14795 rvsoc.cpu0.D_op2[2]
.sym 14796 $abc$63045$new_ys__n12978_inv_
.sym 14797 $abc$63045$new_n4146_
.sym 14800 rvsoc.cpu0.D_op2[3]
.sym 14802 rvsoc.cpu0.D_op2[4]
.sym 14806 $abc$63045$new_ys__n13010_inv_
.sym 14808 rvsoc.cpu0.D_op2[1]
.sym 14809 $abc$63045$new_ys__n13008_inv_
.sym 14812 rvsoc.cpu0.D_op2[0]
.sym 14813 rvsoc.cpu0.D_op1[6]
.sym 14814 rvsoc.cpu0.D_op1[7]
.sym 14818 $abc$63045$new_ys__n13006_inv_
.sym 14819 rvsoc.cpu0.D_op2[1]
.sym 14820 $abc$63045$new_ys__n13008_inv_
.sym 14824 rvsoc.cpu0.D_op2[3]
.sym 14825 $abc$63045$new_ys__n12971_inv_
.sym 14826 rvsoc.cpu0.D_op2[2]
.sym 14827 $abc$63045$new_ys__n12978_inv_
.sym 14830 $abc$63045$new_n4154_
.sym 14831 rvsoc.cpu0.D_op2[2]
.sym 14832 $abc$63045$new_ys__n12978_inv_
.sym 14833 $abc$63045$new_ys__n12982_inv_
.sym 14845 rvsoc.data_wdata[12]
.sym 14846 rvsoc.mem_vdata[3][2]
.sym 14965 $abc$63045$new_ys__n2256_
.sym 15072 $abc$63045$new_n2912_
.sym 15074 $PACKER_VCC_NET
.sym 15075 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 15078 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 15082 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 15083 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 15188 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51965
.sym 15189 $abc$63045$new_n4952_
.sym 15191 rvsoc.spi0.bitcount[1]
.sym 15192 $abc$63045$techmap\rvsoc.spi0.$procmux$744_Y[1]
.sym 15198 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 15203 rvsoc.mem_vdata[1][3]
.sym 15204 rvsoc.data_wdata[3]
.sym 15205 rvsoc.data_wdata[13]
.sym 15207 rvsoc.mem_vdata[1][0]
.sym 15209 rvsoc.data_wdata[12]
.sym 15210 rvsoc.data_adrs[3]
.sym 15211 rvsoc.mem_vdata[1][2]
.sym 15243 rvsoc.data_wdata[28]
.sym 15248 rvsoc.data_wdata[14]
.sym 15267 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51446
.sym 15268 $abc$63045$auto$wreduce.cc:452:run$3081[3]
.sym 15270 rvsoc.spi0.bitcount[0]
.sym 15273 rvsoc.spi0.status[0]
.sym 15284 rvsoc.spi0.bitcount[1]
.sym 15286 $PACKER_VCC_NET
.sym 15287 $abc$63045$auto$wreduce.cc:452:run$3081[0]
.sym 15291 $abc$63045$auto$wreduce.cc:452:run$3081[2]
.sym 15293 rvsoc.spi0.bitcount[3]
.sym 15294 $PACKER_VCC_NET
.sym 15296 rvsoc.spi0.bitcount[2]
.sym 15297 $nextpnr_ICESTORM_LC_6$O
.sym 15299 rvsoc.spi0.bitcount[0]
.sym 15303 $auto$alumacc.cc:474:replace_alu$3241.C[2]
.sym 15305 $PACKER_VCC_NET
.sym 15306 rvsoc.spi0.bitcount[1]
.sym 15309 $auto$alumacc.cc:474:replace_alu$3241.C[3]
.sym 15311 $PACKER_VCC_NET
.sym 15312 rvsoc.spi0.bitcount[2]
.sym 15313 $auto$alumacc.cc:474:replace_alu$3241.C[2]
.sym 15316 rvsoc.spi0.bitcount[3]
.sym 15318 $PACKER_VCC_NET
.sym 15319 $auto$alumacc.cc:474:replace_alu$3241.C[3]
.sym 15323 rvsoc.spi0.status[0]
.sym 15325 $abc$63045$auto$wreduce.cc:452:run$3081[3]
.sym 15328 rvsoc.spi0.status[0]
.sym 15331 $abc$63045$auto$wreduce.cc:452:run$3081[0]
.sym 15335 rvsoc.spi0.bitcount[0]
.sym 15336 $PACKER_VCC_NET
.sym 15340 $abc$63045$auto$wreduce.cc:452:run$3081[2]
.sym 15342 rvsoc.spi0.status[0]
.sym 15344 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51446
.sym 15345 rvsoc.clkn
.sym 15346 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 15348 $abc$63045$new_n3222_
.sym 15351 rvsoc.uart0.cfg[21]
.sym 15354 rvsoc.uart0.cfg[14]
.sym 15357 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 15358 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 15362 rvsoc.mem_vdata[1][11]
.sym 15363 rvsoc.dram.adrs[8]
.sym 15365 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51446
.sym 15367 rvsoc.dram.adrs[0]
.sym 15369 rvsoc.dram.adrs[4]
.sym 15370 p15
.sym 15374 rvsoc.mem_vdata[1][1]
.sym 15376 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 15382 rvsoc.data_wdata[20]
.sym 15399 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 15403 $PACKER_GND_NET
.sym 15447 $PACKER_GND_NET
.sym 15459 $PACKER_GND_NET
.sym 15467 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 15468 rvsoc.clkn
.sym 15472 $abc$63045$new_n3204_
.sym 15474 $abc$63045$new_ys__n5036_
.sym 15476 rvsoc.uart0.cfg[11]
.sym 15477 $abc$63045$new_ys__n5041_
.sym 15478 rvsoc.mem_vdata[0][22]
.sym 15481 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 15485 rvsoc.mem_vdata[1][19]
.sym 15486 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 15487 rvsoc.mem_vdata[1][17]
.sym 15497 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 15500 rvsoc.data_adrs[3]
.sym 15513 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 15514 rvsoc.mem_rcode[3]
.sym 15574 rvsoc.mem_rcode[3]
.sym 15590 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 15591 rvsoc.clka
.sym 15593 rvsoc.cpu0.F_insn_typ[12]
.sym 15594 rvsoc.cpu0.F_insn_typ[0]
.sym 15595 rvsoc.cpu0.F_insn_typ[13]
.sym 15596 rvsoc.cpu0.F_insn_typ[15]
.sym 15597 rvsoc.cpu0.F_insn_typ[3]
.sym 15598 rvsoc.cpu0.F_insn_typ[7]
.sym 15599 $abc$63045$new_ys__n5047_
.sym 15602 rvsoc.mem_rcode[6]
.sym 15603 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 15604 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 15605 rvsoc.eram.adrs[9]
.sym 15606 rvsoc.uart0.cfg[11]
.sym 15607 rvsoc.eram.adrs[3]
.sym 15608 rvsoc.mem_rcode[3]
.sym 15609 $PACKER_GND_NET
.sym 15610 rvsoc.data_wdata[11]
.sym 15611 rvsoc.uart0.div[10]
.sym 15612 rvsoc.eram.adrs[10]
.sym 15613 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 15614 rvsoc.mem_vdata[1][27]
.sym 15615 rvsoc.eram.adrs[2]
.sym 15616 rvsoc.mem_vdata[1][26]
.sym 15618 rvsoc.cpu0.D_insn_typ[7]
.sym 15619 rvsoc.uart0.cfg[12]
.sym 15620 rvsoc.cpu0.F_insn_typ[7]
.sym 15625 rvsoc.data_adrs[2]
.sym 15634 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 15637 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 15638 rvsoc.cpu0.E_mipe[14]
.sym 15641 rvsoc.cpu0.E_mipe[11]
.sym 15643 rvsoc.cpu0.E_mipe[20]
.sym 15644 rvsoc.cpu0.E_mipe[23]
.sym 15652 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 15653 rvsoc.cpu0.E_mipe[8]
.sym 15655 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 15656 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 15657 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 15660 rvsoc.cpu0.E_mipe[18]
.sym 15661 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 15663 rvsoc.cpu0.E_mipe[17]
.sym 15665 rvsoc.cpu0.E_mipe[13]
.sym 15667 rvsoc.cpu0.E_mipe[14]
.sym 15668 rvsoc.cpu0.E_mipe[11]
.sym 15669 rvsoc.cpu0.E_mipe[13]
.sym 15670 rvsoc.cpu0.E_mipe[8]
.sym 15674 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 15680 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 15687 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 15691 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 15697 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 15703 rvsoc.cpu0.E_mipe[20]
.sym 15704 rvsoc.cpu0.E_mipe[23]
.sym 15705 rvsoc.cpu0.E_mipe[17]
.sym 15706 rvsoc.cpu0.E_mipe[18]
.sym 15710 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 15713 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 15714 rvsoc.clka
.sym 15717 rvsoc.uart0.cfg[7]
.sym 15718 $abc$63045$new_ys__n2744_inv_
.sym 15719 $abc$63045$new_n3004_
.sym 15721 $abc$63045$new_ys__n2766_inv_
.sym 15722 rvsoc.uart0.cfg[31]
.sym 15723 rvsoc.uart0.cfg[12]
.sym 15724 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 15726 $abc$63045$new_n3683_
.sym 15727 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 15728 rvsoc.cpu0.F_insn_typ[6]
.sym 15731 $abc$63045$new_ys__n41_inv_
.sym 15732 $abc$63045$new_ys__n12684_
.sym 15733 $abc$63045$new_ys__n3055_inv_
.sym 15740 rvsoc.cpu0.F_insn_typ[13]
.sym 15741 rvsoc.data_wdata[28]
.sym 15742 rvsoc.cpu0.D_insn_typ[0]
.sym 15744 rvsoc.cpu0.F_insn_typ[3]
.sym 15745 $abc$63045$new_n2912_
.sym 15747 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 15749 $abc$63045$new_ys__n2886_
.sym 15757 $abc$63045$new_n2911_
.sym 15760 rvsoc.cpu0.E_mipe[1]
.sym 15761 rvsoc.cpu0.E_mipe[7]
.sym 15762 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 15763 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 15766 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 15770 $abc$63045$new_n2909_
.sym 15771 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 15774 $abc$63045$new_n2910_
.sym 15780 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 15783 $abc$63045$new_n2908_
.sym 15784 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 15786 rvsoc.cpu0.E_mipe[4]
.sym 15787 rvsoc.cpu0.E_mipe[2]
.sym 15788 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 15790 $abc$63045$new_n2911_
.sym 15791 $abc$63045$new_n2908_
.sym 15792 $abc$63045$new_n2909_
.sym 15793 $abc$63045$new_n2910_
.sym 15796 rvsoc.cpu0.E_mipe[1]
.sym 15797 rvsoc.cpu0.E_mipe[7]
.sym 15798 rvsoc.cpu0.E_mipe[2]
.sym 15799 rvsoc.cpu0.E_mipe[4]
.sym 15802 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 15810 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 15817 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 15821 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 15827 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 15833 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 15836 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 15837 rvsoc.clka
.sym 15839 rvsoc.cpu0.D_insn_typ[7]
.sym 15840 rvsoc.cpu0.D_insn_typ[12]
.sym 15841 rvsoc.cpu0.D_insn_typ[10]
.sym 15842 rvsoc.cpu0.D_insn_typ[13]
.sym 15843 $abc$63045$new_ys__n202_inv_
.sym 15844 rvsoc.cpu0.D_insn_typ[3]
.sym 15845 rvsoc.cpu0.D_insn_typ[15]
.sym 15846 rvsoc.cpu0.D_insn_typ[0]
.sym 15849 rvsoc.cpu0.D_op2[24]
.sym 15850 rvsoc.cpu0.E_insn_typ[2]
.sym 15851 rvsoc.data_wdata[31]
.sym 15853 rvsoc.cpu0.F_insn_typ[5]
.sym 15854 rvsoc.data_wdata[7]
.sym 15856 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 15857 $abc$63045$new_ys__n41_inv_
.sym 15858 $abc$63045$new_ys__n2874_
.sym 15860 rvsoc.uart0.cfg[7]
.sym 15861 $abc$63045$new_ys__n3054_
.sym 15862 rvsoc.cpu0.F_insn_typ[2]
.sym 15863 $abc$63045$new_ys__n3048_inv_
.sym 15864 rvsoc.cpu0.F_insn_typ[15]
.sym 15865 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 15866 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 15869 $abc$63045$new_ys__n2766_inv_
.sym 15870 rvsoc.cpu0.D_insn_typ[0]
.sym 15872 rvsoc.data_wdata[12]
.sym 15874 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 15881 $abc$63045$new_n2904_
.sym 15882 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 15888 $abc$63045$new_n2907_
.sym 15889 $abc$63045$new_n2904_
.sym 15895 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 15896 $abc$63045$new_n2901_
.sym 15898 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 15899 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 15901 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 15905 rvsoc.cpu0.E_mipe[31]
.sym 15906 rvsoc.cpu0.E_mipe[28]
.sym 15908 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 15909 $abc$63045$new_ys__n2886_
.sym 15910 rvsoc.cpu0.E_mipe[26]
.sym 15911 rvsoc.cpu0.E_mipe[25]
.sym 15913 $abc$63045$new_ys__n2886_
.sym 15914 $abc$63045$new_n2904_
.sym 15915 $abc$63045$new_n2901_
.sym 15916 $abc$63045$new_n2907_
.sym 15922 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 15925 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 15933 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 15937 $abc$63045$new_n2901_
.sym 15938 $abc$63045$new_n2907_
.sym 15939 $abc$63045$new_n2904_
.sym 15943 rvsoc.cpu0.E_mipe[28]
.sym 15944 rvsoc.cpu0.E_mipe[25]
.sym 15945 rvsoc.cpu0.E_mipe[26]
.sym 15946 rvsoc.cpu0.E_mipe[31]
.sym 15952 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 15955 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 15959 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$41867
.sym 15960 rvsoc.clka
.sym 15962 rvsoc.cpu0.D_op3[1]
.sym 15963 rvsoc.cpu0.D_op3[4]
.sym 15964 $abc$63045$new_ys__n3295_inv_
.sym 15965 $abc$63045$new_n5396_
.sym 15966 $abc$63045$new_n5397_
.sym 15967 $abc$63045$new_ys__n3289_inv_
.sym 15968 $abc$63045$new_ys__n3287_inv_
.sym 15969 rvsoc.cpu0.D_op3[0]
.sym 15970 $abc$63045$new_ys__n2874_
.sym 15971 rvsoc.cpu0.D_insn_typ[3]
.sym 15972 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 15973 $abc$63045$new_n2912_
.sym 15974 $abc$63045$new_n2912_
.sym 15976 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 15977 rvsoc.cpu0.D_insn_typ[13]
.sym 15979 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 15981 rvsoc.cpu0.D_insn_typ[7]
.sym 15982 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 15983 $abc$63045$new_ys__n3051_inv_
.sym 15984 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 15985 rvsoc.cpu0.D_insn_typ[10]
.sym 15987 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 15988 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 15989 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 15990 $abc$63045$new_ys__n2256_
.sym 15991 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 15992 rvsoc.cpu0.D_insn_typ[3]
.sym 15993 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 15994 rvsoc.cpu0.D_insn_typ[15]
.sym 15995 $abc$63045$new_ys__n2143_inv_
.sym 15996 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 15997 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 16004 rvsoc.data_wdata[7]
.sym 16018 rvsoc.cpu0.mulhu_val[11]
.sym 16022 rvsoc.cpu0.E_op1[31]
.sym 16028 $abc$63045$new_n5096_
.sym 16030 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 16031 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[11]
.sym 16037 rvsoc.data_wdata[7]
.sym 16078 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[11]
.sym 16079 $abc$63045$new_n5096_
.sym 16080 rvsoc.cpu0.E_op1[31]
.sym 16081 rvsoc.cpu0.mulhu_val[11]
.sym 16082 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 16083 rvsoc.clkn
.sym 16084 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 16085 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[11]
.sym 16086 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[1]
.sym 16087 $abc$63045$new_n5410_
.sym 16088 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[12]
.sym 16089 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[11]
.sym 16090 $abc$63045$new_n5922_
.sym 16091 $abc$63045$new_n3125_
.sym 16092 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[12]
.sym 16094 $PACKER_VCC_NET
.sym 16095 $PACKER_VCC_NET
.sym 16096 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 16097 rvsoc.cpu0.D_op3[21]
.sym 16098 $abc$63045$new_ys__n2887_
.sym 16099 rvsoc.eram.adrs[8]
.sym 16100 rvsoc.eram.adrs[9]
.sym 16101 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[1]
.sym 16104 rvsoc.eram.adrs[3]
.sym 16106 rvsoc.eram.adrs[9]
.sym 16107 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[4]
.sym 16108 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[0]
.sym 16109 rvsoc.cpu0.E_insn_typ[6]
.sym 16110 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[11]
.sym 16111 rvsoc.cpu0.D_op1[19]
.sym 16113 rvsoc.cpu0.D_insn_typ[11]
.sym 16114 $abc$63045$new_n5096_
.sym 16115 rvsoc.data_wdata[1]
.sym 16116 $abc$63045$new_ys__n44_
.sym 16117 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[13]
.sym 16118 rvsoc.cpu0.D_insn_typ[7]
.sym 16119 $abc$63045$new_ys__n3454_
.sym 16120 rvsoc.cpu0.D_insn_typ[7]
.sym 16126 $abc$63045$new_ys__n3305_inv_
.sym 16127 $abc$63045$new_ys__n40_inv_
.sym 16128 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 16129 $abc$63045$new_ys__n37_inv_
.sym 16131 rvsoc.data_wdata[3]
.sym 16133 $abc$63045$new_n5384_
.sym 16135 rvsoc.data_wdata[7]
.sym 16136 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[9]
.sym 16137 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[6]
.sym 16138 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[6]
.sym 16139 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 16141 $abc$63045$new_ys__n38_inv_
.sym 16142 $abc$63045$new_ys__n3293_inv_
.sym 16143 $abc$63045$new_ys__n3299_inv_
.sym 16146 $abc$63045$new_ys__n2887_
.sym 16147 rvsoc.data_wdata[9]
.sym 16149 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 16150 $abc$63045$new_ys__n3301_inv_
.sym 16151 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[9]
.sym 16152 rvsoc.data_wdata[6]
.sym 16154 $abc$63045$new_ys__n3457_
.sym 16160 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[9]
.sym 16161 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[9]
.sym 16162 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 16165 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 16167 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[6]
.sym 16168 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[6]
.sym 16172 $abc$63045$new_ys__n3457_
.sym 16174 $abc$63045$new_n5384_
.sym 16177 $abc$63045$new_ys__n40_inv_
.sym 16179 $abc$63045$new_ys__n37_inv_
.sym 16180 $abc$63045$new_ys__n38_inv_
.sym 16183 $abc$63045$new_ys__n2887_
.sym 16184 rvsoc.data_wdata[9]
.sym 16185 $abc$63045$new_ys__n3305_inv_
.sym 16189 rvsoc.data_wdata[6]
.sym 16191 $abc$63045$new_ys__n3299_inv_
.sym 16192 $abc$63045$new_ys__n2887_
.sym 16195 rvsoc.data_wdata[7]
.sym 16196 $abc$63045$new_ys__n3301_inv_
.sym 16197 $abc$63045$new_ys__n2887_
.sym 16202 $abc$63045$new_ys__n3293_inv_
.sym 16203 rvsoc.data_wdata[3]
.sym 16204 $abc$63045$new_ys__n2887_
.sym 16205 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 16206 rvsoc.clka
.sym 16207 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 16208 $abc$63045$new_n5136_
.sym 16209 $abc$63045$new_ys__n7634_inv_
.sym 16210 $abc$63045$new_n5409_
.sym 16211 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 16212 $abc$63045$new_n5356_
.sym 16213 $abc$63045$new_ys__n7626_inv_
.sym 16214 rvsoc.gpio0.data[1]
.sym 16215 $abc$63045$new_n5406_
.sym 16216 rvsoc.cpu0.D_op1[2]
.sym 16217 rvsoc.data_adrs[2]
.sym 16219 rvsoc.cpu0.D_op1[2]
.sym 16221 rvsoc.data_wdata[7]
.sym 16222 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[9]
.sym 16223 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[12]
.sym 16224 rvsoc.cpu0.F_insn[26]
.sym 16225 $abc$63045$new_n5096_
.sym 16226 $abc$63045$new_n4954_
.sym 16227 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 16228 rvsoc.data_adrs[3]
.sym 16230 rvsoc.cpu0.D_op3[9]
.sym 16231 rvsoc.cpu0.F_insn[26]
.sym 16233 $abc$63045$new_n5578_
.sym 16235 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[7]
.sym 16236 rvsoc.cpu0.mulhu_val[13]
.sym 16237 rvsoc.data_wdata[28]
.sym 16238 rvsoc.data_wdata[6]
.sym 16239 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 16240 $abc$63045$new_ys__n3457_
.sym 16241 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[7]
.sym 16242 $abc$63045$new_ys__n3046_inv_
.sym 16243 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 16249 $abc$63045$new_n6101_
.sym 16250 $abc$63045$new_n5394_
.sym 16251 rvsoc.cpu0.mulhu_val[12]
.sym 16254 rvsoc.cpu0.mulhu_val[13]
.sym 16256 rvsoc.data_wdata[6]
.sym 16258 rvsoc.cpu0.mulhu_val[11]
.sym 16259 rvsoc.data_wdata[11]
.sym 16269 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 16271 $abc$63045$new_ys__n3449_
.sym 16273 $abc$63045$new_n5381_
.sym 16275 $abc$63045$new_ys__n3457_
.sym 16276 $abc$63045$new_ys__n3454_
.sym 16277 $abc$63045$new_n5299_
.sym 16278 rvsoc.data_wdata[12]
.sym 16282 rvsoc.cpu0.mulhu_val[11]
.sym 16283 $abc$63045$new_ys__n3457_
.sym 16284 $abc$63045$new_ys__n3454_
.sym 16289 rvsoc.cpu0.mulhu_val[12]
.sym 16290 $abc$63045$new_ys__n3457_
.sym 16291 $abc$63045$new_ys__n3454_
.sym 16294 $abc$63045$new_ys__n3454_
.sym 16296 rvsoc.data_wdata[12]
.sym 16300 $abc$63045$new_n5299_
.sym 16301 $abc$63045$new_n6101_
.sym 16302 rvsoc.data_wdata[6]
.sym 16303 $abc$63045$new_ys__n3454_
.sym 16306 rvsoc.data_wdata[12]
.sym 16307 $abc$63045$new_n5394_
.sym 16308 $abc$63045$new_ys__n3449_
.sym 16312 $abc$63045$new_n5381_
.sym 16314 rvsoc.data_wdata[11]
.sym 16315 $abc$63045$new_ys__n3449_
.sym 16319 $abc$63045$new_ys__n3457_
.sym 16320 $abc$63045$new_ys__n3454_
.sym 16321 rvsoc.cpu0.mulhu_val[13]
.sym 16324 rvsoc.data_wdata[11]
.sym 16325 $abc$63045$new_ys__n3454_
.sym 16329 rvsoc.clka
.sym 16330 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 16331 $abc$63045$new_n5573_
.sym 16332 $abc$63045$new_n5574_
.sym 16333 $abc$63045$new_ys__n3457_
.sym 16334 $abc$63045$new_ys__n3454_
.sym 16335 $abc$63045$new_n5299_
.sym 16336 $abc$63045$new_n5357_
.sym 16337 $abc$63045$new_ys__n3449_
.sym 16338 rvsoc.cpu0.F_actv_pc[29]
.sym 16339 rvsoc.cpu0.D_op1[10]
.sym 16341 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 16343 rvsoc.cpu0.umul_lhhl[0]
.sym 16344 rvsoc.cpu0.mulhu_val[1]
.sym 16345 rvsoc.cpu0.D_insn[20]
.sym 16346 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 16347 $abc$63045$new_n5168_
.sym 16348 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 16350 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 16352 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 16353 $abc$63045$new_n6101_
.sym 16354 $abc$63045$new_ys__n2887_
.sym 16355 $abc$63045$new_ys__n3048_inv_
.sym 16356 rvsoc.data_wdata[25]
.sym 16357 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 16358 rvsoc.cpu0.D_insn_typ[0]
.sym 16360 $abc$63045$new_ys__n3449_
.sym 16361 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 16362 rvsoc.data_wdata[8]
.sym 16363 rvsoc.gpio0.data[1]
.sym 16364 $abc$63045$new_ys__n41_inv_
.sym 16365 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 16366 $abc$63045$new_ys__n2766_inv_
.sym 16373 $abc$63045$new_ys__n3449_
.sym 16374 $abc$63045$new_n5586_
.sym 16376 rvsoc.cpu0.mulhu_val[30]
.sym 16378 $abc$63045$new_n5584_
.sym 16380 rvsoc.cpu0.E_insn[3]
.sym 16381 rvsoc.cpu0.E_insn_typ[6]
.sym 16384 $abc$63045$new_n5096_
.sym 16387 $abc$63045$new_ys__n7668_inv_
.sym 16390 $abc$63045$new_ys__n3457_
.sym 16391 $abc$63045$new_ys__n3454_
.sym 16392 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 16393 $abc$63045$new_n5578_
.sym 16394 $abc$63045$new_ys__n7028_
.sym 16395 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[7]
.sym 16398 $abc$63045$new_ys__n2870_
.sym 16399 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 16400 $abc$63045$new_n5583_
.sym 16401 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[7]
.sym 16402 rvsoc.data_wdata[30]
.sym 16403 rvsoc.cpu0.E_insn_typ[2]
.sym 16405 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 16406 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[7]
.sym 16407 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[7]
.sym 16411 $abc$63045$new_n5583_
.sym 16412 $abc$63045$new_n5586_
.sym 16413 $abc$63045$new_n5578_
.sym 16414 $abc$63045$new_ys__n7668_inv_
.sym 16417 $abc$63045$new_ys__n7028_
.sym 16418 $abc$63045$new_n5096_
.sym 16419 $abc$63045$new_ys__n3457_
.sym 16423 $abc$63045$new_n5583_
.sym 16424 $abc$63045$new_ys__n7668_inv_
.sym 16425 $abc$63045$new_n5578_
.sym 16426 $abc$63045$new_n5586_
.sym 16430 $abc$63045$new_ys__n3449_
.sym 16431 $abc$63045$new_n5584_
.sym 16432 rvsoc.data_wdata[30]
.sym 16435 $abc$63045$new_ys__n2870_
.sym 16436 rvsoc.cpu0.E_insn_typ[2]
.sym 16437 rvsoc.cpu0.E_insn[3]
.sym 16438 rvsoc.cpu0.E_insn_typ[6]
.sym 16441 rvsoc.cpu0.mulhu_val[30]
.sym 16442 $abc$63045$new_ys__n3454_
.sym 16443 $abc$63045$new_ys__n3457_
.sym 16447 $abc$63045$new_ys__n3454_
.sym 16449 rvsoc.data_wdata[30]
.sym 16452 rvsoc.clka
.sym 16453 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 16454 $abc$63045$new_n5564_
.sym 16455 rvsoc.cpu0.D_op3[25]
.sym 16456 $abc$63045$new_n5553_
.sym 16457 $abc$63045$new_n5482_
.sym 16458 $abc$63045$new_ys__n7648_inv_
.sym 16459 $abc$63045$new_n5481_
.sym 16460 $abc$63045$new_n5554_
.sym 16461 $abc$63045$new_n5534_
.sym 16462 rvsoc.cpu0.D_op2[6]
.sym 16463 rvsoc.data_wdata[5]
.sym 16464 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 16465 rvsoc.cpu0.D_op2[6]
.sym 16466 rvsoc.uart0.txbfr[5]
.sym 16467 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 16468 rvsoc.cpu0.mulhu_val[9]
.sym 16469 $abc$63045$new_ys__n3454_
.sym 16470 rvsoc.cpu0.mulhu_val[12]
.sym 16471 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[12]
.sym 16472 rvsoc.cpu0.D_op3[15]
.sym 16473 rvsoc.cpu0.D_op3[19]
.sym 16474 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 16477 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[9]
.sym 16478 rvsoc.cpu0.E_insn_typ[2]
.sym 16479 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 16480 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[3]
.sym 16481 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 16482 $abc$63045$auto$simplemap.cc:256:simplemap_eqne$18002
.sym 16483 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 16484 rvsoc.cpu0.D_insn_typ[3]
.sym 16485 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 16486 rvsoc.cpu0.D_insn_typ[15]
.sym 16487 rvsoc.cpu0.D_op2[6]
.sym 16488 $abc$63045$new_ys__n2143_inv_
.sym 16489 $abc$63045$new_ys__n4162_
.sym 16495 rvsoc.cpu0.mulhu_val[19]
.sym 16497 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 16498 rvsoc.cpu0.mulhu_val[23]
.sym 16499 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 16502 rvsoc.data_wdata[23]
.sym 16503 $abc$63045$new_ys__n2887_
.sym 16505 $abc$63045$new_ys__n3457_
.sym 16506 $abc$63045$new_ys__n3454_
.sym 16509 $abc$63045$new_ys__n3449_
.sym 16511 $abc$63045$new_ys__n3325_inv_
.sym 16512 $abc$63045$new_n5471_
.sym 16515 $abc$63045$new_ys__n3335_inv_
.sym 16517 rvsoc.data_wdata[19]
.sym 16522 $abc$63045$new_n5514_
.sym 16523 $abc$63045$new_ys__n3339_inv_
.sym 16525 rvsoc.data_wdata[24]
.sym 16526 rvsoc.data_wdata[26]
.sym 16529 $abc$63045$new_ys__n2887_
.sym 16530 rvsoc.data_wdata[26]
.sym 16531 $abc$63045$new_ys__n3339_inv_
.sym 16534 $abc$63045$new_ys__n3457_
.sym 16535 rvsoc.cpu0.mulhu_val[19]
.sym 16537 $abc$63045$new_ys__n3454_
.sym 16540 $abc$63045$new_ys__n3454_
.sym 16542 rvsoc.data_wdata[19]
.sym 16546 $abc$63045$new_ys__n3457_
.sym 16548 rvsoc.cpu0.mulhu_val[23]
.sym 16549 $abc$63045$new_ys__n3454_
.sym 16552 rvsoc.data_wdata[19]
.sym 16553 $abc$63045$new_ys__n2887_
.sym 16554 $abc$63045$new_ys__n3325_inv_
.sym 16558 $abc$63045$new_ys__n3449_
.sym 16559 $abc$63045$new_n5514_
.sym 16560 rvsoc.data_wdata[23]
.sym 16564 rvsoc.data_wdata[19]
.sym 16565 $abc$63045$new_ys__n3449_
.sym 16567 $abc$63045$new_n5471_
.sym 16570 rvsoc.data_wdata[24]
.sym 16572 $abc$63045$new_ys__n2887_
.sym 16573 $abc$63045$new_ys__n3335_inv_
.sym 16574 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 16575 rvsoc.clka
.sym 16576 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 16577 $abc$63045$new_ys__n3325_inv_
.sym 16578 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[3]
.sym 16579 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 16580 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[3]
.sym 16581 $abc$63045$new_n5473_
.sym 16582 $abc$63045$new_n5563_
.sym 16583 $abc$63045$new_ys__n7658_inv_
.sym 16584 $abc$63045$new_n5533_
.sym 16586 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 16587 rvsoc.data_wdata[19]
.sym 16588 rvsoc.cpu0.F_insn[21]
.sym 16589 rvsoc.cpu0.D_op3[26]
.sym 16590 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 16591 $abc$63045$new_n5513_
.sym 16592 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[0]
.sym 16593 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[15]
.sym 16594 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[4]
.sym 16595 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 16596 rvsoc.cpu0.cpu_rs2[6]
.sym 16597 rvsoc.data_wdata[5]
.sym 16598 $abc$63045$new_n6090_
.sym 16600 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[1]
.sym 16601 $abc$63045$new_ys__n3335_inv_
.sym 16602 rvsoc.cpu0.D_op1[19]
.sym 16603 rvsoc.cpu0.D_op2[10]
.sym 16604 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 16605 rvsoc.cpu0.D_insn_typ[11]
.sym 16606 rvsoc.cpu0.D_insn_typ[7]
.sym 16607 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 16608 rvsoc.cpu0.D_insn_typ[7]
.sym 16609 $abc$63045$new_ys__n3339_inv_
.sym 16610 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[11]
.sym 16611 rvsoc.cpu0.D_op2[8]
.sym 16612 rvsoc.cpu0.E_insn_typ[6]
.sym 16618 $abc$63045$new_ys__n2888_
.sym 16619 rvsoc.cpu0.F_insn[26]
.sym 16620 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 16621 rvsoc.cpu0.cpu_rs2[8]
.sym 16622 $abc$63045$new_n3702_
.sym 16623 rvsoc.cpu0.F_insn_typ[2]
.sym 16627 $abc$63045$new_ys__n3052_inv_
.sym 16629 $abc$63045$new_n3697_
.sym 16630 rvsoc.cpu0.F_insn[28]
.sym 16631 rvsoc.cpu0.cpu_rs2[10]
.sym 16632 rvsoc.data_wdata[8]
.sym 16633 $abc$63045$new_n3706_
.sym 16634 rvsoc.cpu0.cpu_rs2[6]
.sym 16637 $abc$63045$new_n3685_
.sym 16642 rvsoc.data_wdata[10]
.sym 16644 rvsoc.cpu0.F_insn[30]
.sym 16645 $abc$63045$new_n3685_
.sym 16647 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 16648 rvsoc.data_wdata[6]
.sym 16649 $abc$63045$new_ys__n4162_
.sym 16651 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 16652 rvsoc.cpu0.F_insn[28]
.sym 16653 $abc$63045$new_ys__n3052_inv_
.sym 16657 rvsoc.cpu0.F_insn[28]
.sym 16658 $abc$63045$new_ys__n4162_
.sym 16659 rvsoc.cpu0.F_insn_typ[2]
.sym 16660 $abc$63045$new_n3702_
.sym 16663 $abc$63045$new_ys__n4162_
.sym 16664 rvsoc.cpu0.F_insn[26]
.sym 16665 $abc$63045$new_n3697_
.sym 16666 rvsoc.cpu0.F_insn_typ[2]
.sym 16669 $abc$63045$new_n3685_
.sym 16670 $abc$63045$new_ys__n2888_
.sym 16671 rvsoc.data_wdata[6]
.sym 16672 rvsoc.cpu0.cpu_rs2[6]
.sym 16675 $abc$63045$new_ys__n2888_
.sym 16676 rvsoc.data_wdata[8]
.sym 16677 $abc$63045$new_n3685_
.sym 16678 rvsoc.cpu0.cpu_rs2[8]
.sym 16681 rvsoc.cpu0.F_insn[30]
.sym 16682 $abc$63045$new_ys__n4162_
.sym 16683 rvsoc.cpu0.F_insn_typ[2]
.sym 16684 $abc$63045$new_n3706_
.sym 16693 $abc$63045$new_n3685_
.sym 16694 $abc$63045$new_ys__n2888_
.sym 16695 rvsoc.data_wdata[10]
.sym 16696 rvsoc.cpu0.cpu_rs2[10]
.sym 16697 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 16698 rvsoc.clka
.sym 16700 $abc$63045$new_ys__n3337_inv_
.sym 16701 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 16702 $abc$63045$new_ys__n3339_inv_
.sym 16703 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 16704 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 16705 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 16706 $abc$63045$new_ys__n3335_inv_
.sym 16707 $abc$63045$new_ys__n7664_inv_
.sym 16709 $abc$63045$new_ys__n3052_inv_
.sym 16710 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 16712 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[26]
.sym 16713 rvsoc.cpu0.D_op3[29]
.sym 16714 rvsoc.cpu0.D_op2[10]
.sym 16715 rvsoc.cpu0.cpu_rs2[8]
.sym 16716 rvsoc.cpu0.D_op2[8]
.sym 16717 rvsoc.cpu0.D_op3[30]
.sym 16718 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[12]
.sym 16719 $abc$63045$new_ys__n11265_
.sym 16722 rvsoc.data_wdata[7]
.sym 16723 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 16724 rvsoc.cpu0.E_op1[10]
.sym 16725 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 16726 $abc$63045$new_ys__n2883_
.sym 16727 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 16728 rvsoc.data_wdata[10]
.sym 16729 rvsoc.data_wdata[28]
.sym 16730 $abc$63045$new_ys__n3046_inv_
.sym 16731 rvsoc.cpu0.D_op2[10]
.sym 16732 rvsoc.cpu0.D_insn[25]
.sym 16733 $abc$63045$new_n2956_
.sym 16734 rvsoc.data_wdata[6]
.sym 16735 rvsoc.data_wdata[26]
.sym 16741 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 16742 rvsoc.data_wdata[0]
.sym 16743 rvsoc.cpu0.D_insn[25]
.sym 16744 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 16745 $abc$63045$new_ys__n3051_inv_
.sym 16748 rvsoc.cpu0.F_insn[27]
.sym 16750 rvsoc.cpu0.F_insn[31]
.sym 16751 $abc$63045$new_ys__n2888_
.sym 16752 rvsoc.cpu0.cpu_rs2[0]
.sym 16754 $abc$63045$new_ys__n21_inv_
.sym 16755 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 16757 $abc$63045$new_ys__n23_inv_
.sym 16758 $abc$63045$new_ys__n16_inv_
.sym 16759 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 16760 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 16762 $abc$63045$new_ys__n17_inv_
.sym 16765 $abc$63045$new_ys__n3055_inv_
.sym 16766 $abc$63045$new_n3685_
.sym 16770 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 16774 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 16775 $abc$63045$new_ys__n3055_inv_
.sym 16776 rvsoc.cpu0.F_insn[31]
.sym 16777 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 16780 rvsoc.cpu0.F_insn[27]
.sym 16781 $abc$63045$new_ys__n3051_inv_
.sym 16782 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 16783 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 16786 $abc$63045$new_ys__n23_inv_
.sym 16787 $abc$63045$new_ys__n16_inv_
.sym 16788 $abc$63045$new_ys__n21_inv_
.sym 16789 $abc$63045$new_ys__n17_inv_
.sym 16792 rvsoc.data_wdata[0]
.sym 16793 $abc$63045$new_n3685_
.sym 16794 $abc$63045$new_ys__n2888_
.sym 16795 rvsoc.cpu0.cpu_rs2[0]
.sym 16800 rvsoc.cpu0.D_insn[25]
.sym 16805 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 16806 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 16810 rvsoc.cpu0.F_insn[31]
.sym 16811 $abc$63045$new_ys__n3055_inv_
.sym 16812 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 16816 rvsoc.cpu0.F_insn[27]
.sym 16817 $abc$63045$new_ys__n3051_inv_
.sym 16819 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 16820 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 16821 rvsoc.clka
.sym 16822 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 16823 $abc$63045$new_n5493_
.sym 16824 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[1]
.sym 16825 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[3]
.sym 16826 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 16827 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[2]
.sym 16828 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[4]
.sym 16829 rvsoc.cpu0.E_op1[10]
.sym 16830 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[1]
.sym 16831 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 16833 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 16834 rvsoc.cpu0.D_op2[1]
.sym 16835 rvsoc.cpu0.F_insn_typ[5]
.sym 16836 $abc$63045$new_n6109_
.sym 16837 $abc$63045$new_ys__n3054_
.sym 16838 rvsoc.cpu0.cpu_rs2[0]
.sym 16839 $abc$63045$new_ys__n2888_
.sym 16841 rvsoc.cpu0.umul_lhhl[24]
.sym 16842 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 16843 $abc$63045$new_ys__n7028_
.sym 16844 rvsoc.cpu0.cpu_rs2[2]
.sym 16846 rvsoc.cpu0.umul_lhhl[31]
.sym 16847 rvsoc.cpu0.F_insn[30]
.sym 16848 $abc$63045$new_ys__n3449_
.sym 16849 rvsoc.cpu0.D_op2[24]
.sym 16850 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[10]
.sym 16851 rvsoc.cpu0.D_insn_typ[0]
.sym 16852 rvsoc.cpu0.E_insn[25]
.sym 16853 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 16854 $abc$63045$new_ys__n2766_inv_
.sym 16855 $abc$63045$new_ys__n3048_inv_
.sym 16856 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 16857 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 16858 rvsoc.cpu0.F_insn[24]
.sym 16864 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 16865 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 16868 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 16870 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 16871 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 16874 rvsoc.cpu0.E_rd[0]
.sym 16876 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 16883 rvsoc.cpu0.E_rd[1]
.sym 16890 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[3]
.sym 16891 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 16898 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 16906 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 16912 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[3]
.sym 16916 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 16917 rvsoc.cpu0.E_rd[1]
.sym 16924 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 16927 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 16928 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 16929 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 16930 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 16934 rvsoc.cpu0.E_rd[0]
.sym 16935 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 16939 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 16944 rvsoc.clka
.sym 16946 $abc$63045$new_ys__n2886_
.sym 16947 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$53289
.sym 16948 rvsoc.cpu0.F_insn[15]
.sym 16949 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 16950 $abc$63045$new_ys__n7650_inv_
.sym 16951 rvsoc.cpu0.F_insn[18]
.sym 16952 $abc$63045$new_n5492_
.sym 16953 rvsoc.cpu0.F_insn[17]
.sym 16954 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 16956 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 16958 rvsoc.cpu0.D_insn_typ[1]
.sym 16959 rvsoc.cpu0.D_insn[28]
.sym 16960 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 16961 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 16962 rvsoc.cpu0.D_op2[1]
.sym 16963 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[1]
.sym 16964 rvsoc.cpu0.umul_lhhl[32]
.sym 16965 rvsoc.cpu0.cpu_rs2[1]
.sym 16966 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 16967 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[1]
.sym 16968 $PACKER_VCC_NET
.sym 16969 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[3]
.sym 16970 rvsoc.cpu0.E_insn_typ[2]
.sym 16971 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[3]
.sym 16972 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 16973 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 16974 rvsoc.cpu0.D_insn_typ[15]
.sym 16975 rvsoc.data_wdata[21]
.sym 16976 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 16977 rvsoc.cpu0.F_insn[17]
.sym 16978 rvsoc.cpu0.F_insn[21]
.sym 16979 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 16980 rvsoc.cpu0.E_insn_typ[8]
.sym 16981 rvsoc.cpu0.D_insn_typ[3]
.sym 16988 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[1]
.sym 16990 rvsoc.cpu0.E_rd[1]
.sym 16991 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[2]
.sym 16992 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[4]
.sym 16993 rvsoc.cpu0.F_insn[28]
.sym 16996 rvsoc.cpu0.F_insn[31]
.sym 16999 rvsoc.cpu0.F_insn[30]
.sym 17002 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[1]
.sym 17006 rvsoc.cpu0.E_rd[3]
.sym 17009 $abc$63045$new_n2984_
.sym 17010 $abc$63045$new_n2944_
.sym 17013 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 17016 rvsoc.cpu0.E_rd[4]
.sym 17017 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 17022 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[1]
.sym 17026 $abc$63045$new_n2944_
.sym 17027 rvsoc.cpu0.F_insn[28]
.sym 17028 rvsoc.cpu0.E_rd[1]
.sym 17029 $abc$63045$new_n2984_
.sym 17034 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[2]
.sym 17038 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[4]
.sym 17045 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 17047 rvsoc.cpu0.E_rd[3]
.sym 17052 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[1]
.sym 17056 rvsoc.cpu0.E_rd[4]
.sym 17057 rvsoc.cpu0.F_insn[30]
.sym 17058 rvsoc.cpu0.F_insn[31]
.sym 17059 rvsoc.cpu0.E_rd[3]
.sym 17064 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 17067 rvsoc.clka
.sym 17069 $abc$63045$new_n2893_
.sym 17070 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 17071 rvsoc.cpu0.E_insn[20]
.sym 17072 rvsoc.cpu0.E_insn_typ[8]
.sym 17073 rvsoc.cpu0.E_insn_typ[1]
.sym 17074 rvsoc.cpu0.E_insn[28]
.sym 17075 $abc$63045$new_ys__n2405_inv_
.sym 17076 rvsoc.cpu0.E_insn_typ[0]
.sym 17077 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 17078 rvsoc.data_wdata[17]
.sym 17079 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 17080 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 17081 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 17082 rvsoc.cpu0.D_op2[17]
.sym 17083 rvsoc.cpu0.D_op2[15]
.sym 17084 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 17085 rvsoc.resetn
.sym 17087 $abc$63045$new_ys__n7019_
.sym 17088 rvsoc.cpu0.D_op2[28]
.sym 17089 $abc$63045$new_n3685_
.sym 17090 rvsoc.cpu0.D_op2[6]
.sym 17091 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 17092 rvsoc.cpu0.F_insn[15]
.sym 17093 rvsoc.cpu0.D_insn_typ[11]
.sym 17094 rvsoc.cpu0.D_op1[19]
.sym 17095 $abc$63045$new_n3727_
.sym 17096 rvsoc.cpu0.E_insn_typ[6]
.sym 17097 rvsoc.cpu0.D_insn[28]
.sym 17098 rvsoc.cpu0.D_insn_typ[7]
.sym 17099 rvsoc.cpu0.D_op2[20]
.sym 17100 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 17101 rvsoc.cpu0.D_insn_typ[7]
.sym 17102 $abc$63045$new_ys__n2556_inv_
.sym 17103 rvsoc.cpu0.F_insn[17]
.sym 17104 rvsoc.cpu0.F_insn[19]
.sym 17110 rvsoc.cpu0.E_rd[2]
.sym 17111 $abc$63045$new_n3709_
.sym 17112 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 17113 rvsoc.cpu0.E_rd[3]
.sym 17115 rvsoc.cpu0.F_insn[18]
.sym 17117 rvsoc.cpu0.E_insn_typ[6]
.sym 17119 rvsoc.cpu0.E_rd[0]
.sym 17120 rvsoc.cpu0.F_insn[15]
.sym 17121 $abc$63045$new_n3727_
.sym 17122 rvsoc.cpu0.E_insn[25]
.sym 17123 rvsoc.cpu0.F_insn[16]
.sym 17124 $abc$63045$new_ys__n2766_inv_
.sym 17125 rvsoc.cpu0.F_insn[19]
.sym 17126 $abc$63045$new_n2945_
.sym 17129 rvsoc.cpu0.E_rd[1]
.sym 17132 $abc$63045$new_ys__n2405_inv_
.sym 17133 $abc$63045$new_n2944_
.sym 17135 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 17140 $abc$63045$new_n3735_
.sym 17141 rvsoc.cpu0.E_rd[4]
.sym 17143 rvsoc.cpu0.E_rd[4]
.sym 17144 rvsoc.cpu0.E_rd[3]
.sym 17145 rvsoc.cpu0.E_rd[2]
.sym 17149 $abc$63045$new_n3735_
.sym 17151 $abc$63045$new_n3709_
.sym 17155 rvsoc.cpu0.F_insn[19]
.sym 17156 rvsoc.cpu0.F_insn[18]
.sym 17157 rvsoc.cpu0.E_rd[4]
.sym 17158 rvsoc.cpu0.E_rd[3]
.sym 17161 rvsoc.cpu0.E_insn[25]
.sym 17162 $abc$63045$new_ys__n2405_inv_
.sym 17163 rvsoc.cpu0.E_insn_typ[6]
.sym 17167 $abc$63045$new_n2945_
.sym 17168 rvsoc.cpu0.E_rd[1]
.sym 17169 rvsoc.cpu0.E_rd[0]
.sym 17170 $abc$63045$new_n2944_
.sym 17174 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 17175 $abc$63045$new_ys__n2766_inv_
.sym 17179 rvsoc.cpu0.E_rd[0]
.sym 17180 rvsoc.cpu0.E_rd[1]
.sym 17181 rvsoc.cpu0.F_insn[16]
.sym 17182 rvsoc.cpu0.F_insn[15]
.sym 17185 $abc$63045$new_n3709_
.sym 17186 $abc$63045$new_n3727_
.sym 17189 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 17190 rvsoc.clka
.sym 17192 $abc$63045$new_n3340_
.sym 17193 rvsoc.cpu0.E_insn_typ[12]
.sym 17194 $abc$63045$new_n3339_
.sym 17195 $abc$63045$new_ys__n2574_inv_
.sym 17196 $abc$63045$new_n2914_
.sym 17197 rvsoc.cpu0.E_insn_typ[13]
.sym 17198 rvsoc.cpu0.E_insn_typ[15]
.sym 17199 $abc$63045$new_ys__n11299_inv_
.sym 17200 rvsoc.cpu0.D_insn[15]
.sym 17202 $abc$63045$new_n3683_
.sym 17203 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 17204 $abc$63045$new_n5441_
.sym 17205 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[13]
.sym 17206 rvsoc.cpu0.F_insn[31]
.sym 17208 rvsoc.cpu0.D_op2[24]
.sym 17209 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 17210 rvsoc.uart0.rx_bitcnt[1]
.sym 17211 rvsoc.cpu0.D_op2[7]
.sym 17212 rvsoc.cpu0.D_op1[29]
.sym 17213 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 17214 rvsoc.cpu0.D_op2[14]
.sym 17215 rvsoc.cpu0.F_insn[19]
.sym 17216 rvsoc.data_wdata[28]
.sym 17217 $abc$63045$new_n2997_
.sym 17218 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 17219 $abc$63045$new_ys__n2870_
.sym 17220 $abc$63045$new_n2956_
.sym 17221 rvsoc.data_wdata[24]
.sym 17222 rvsoc.cpu0.D_op2[25]
.sym 17224 rvsoc.cpu0.D_op2[10]
.sym 17225 rvsoc.data_wdata[6]
.sym 17226 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 17227 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 17233 rvsoc.cpu0.D_insn_typ[2]
.sym 17235 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 17239 $abc$63045$new_ys__n141_inv_
.sym 17240 $abc$63045$new_n2944_
.sym 17241 rvsoc.cpu0.D_insn_typ[6]
.sym 17242 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 17243 $abc$63045$new_n2993_
.sym 17244 rvsoc.cpu0.E_insn_typ[8]
.sym 17246 $abc$63045$new_n2957_
.sym 17249 rvsoc.cpu0.E_rd[2]
.sym 17251 rvsoc.cpu0.D_insn_typ[3]
.sym 17252 $abc$63045$new_n2912_
.sym 17255 $abc$63045$new_n2981_
.sym 17256 rvsoc.cpu0.E_insn_typ[6]
.sym 17257 rvsoc.cpu0.E_insn_typ[2]
.sym 17260 rvsoc.cpu0.E_insn_typ[3]
.sym 17262 $abc$63045$new_n3334_
.sym 17263 rvsoc.cpu0.F_insn[17]
.sym 17268 rvsoc.cpu0.D_insn_typ[2]
.sym 17273 $abc$63045$new_n3334_
.sym 17275 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 17278 rvsoc.cpu0.E_insn_typ[8]
.sym 17279 rvsoc.cpu0.E_insn_typ[2]
.sym 17280 rvsoc.cpu0.E_insn_typ[3]
.sym 17281 rvsoc.cpu0.E_insn_typ[6]
.sym 17285 rvsoc.cpu0.D_insn_typ[3]
.sym 17290 rvsoc.cpu0.E_rd[2]
.sym 17291 rvsoc.cpu0.F_insn[17]
.sym 17292 $abc$63045$new_ys__n141_inv_
.sym 17293 $abc$63045$new_n2944_
.sym 17296 $abc$63045$new_n2993_
.sym 17297 $abc$63045$new_n2957_
.sym 17298 $abc$63045$new_n2912_
.sym 17299 $abc$63045$new_n2981_
.sym 17302 $abc$63045$new_n2957_
.sym 17303 $abc$63045$new_n2993_
.sym 17304 $abc$63045$new_n2981_
.sym 17305 $abc$63045$new_n2912_
.sym 17310 rvsoc.cpu0.D_insn_typ[6]
.sym 17312 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 17313 rvsoc.clka
.sym 17314 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 17315 rvsoc.cpu0.E_insn_typ[7]
.sym 17316 rvsoc.cpu0.E_insn_typ[14]
.sym 17317 rvsoc.cpu0.E_insn_typ[11]
.sym 17318 rvsoc.cpu0.E_insn_typ[4]
.sym 17319 $abc$63045$new_ys__n2556_inv_
.sym 17320 rvsoc.cpu0.E_insn_typ[9]
.sym 17321 rvsoc.cpu0.E_insn_typ[5]
.sym 17322 $abc$63045$new_n2915_
.sym 17323 rvsoc.cpu0.D_insn_typ[6]
.sym 17324 rvsoc.cpu0.D_op2[24]
.sym 17327 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 17328 $abc$63045$new_n6109_
.sym 17329 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 17331 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 17332 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 17334 rvsoc.cpu0.D_op2[29]
.sym 17335 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[1]
.sym 17336 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 17337 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[6]
.sym 17338 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[1]
.sym 17339 $abc$63045$new_n3339_
.sym 17340 rvsoc.cpu0.D_op2[6]
.sym 17341 rvsoc.cpu0.D_op2[5]
.sym 17342 rvsoc.code_adrs[19]
.sym 17343 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 17344 rvsoc.cpu0.D_op1[14]
.sym 17345 $abc$63045$new_ys__n2889_
.sym 17346 rvsoc.cpu0.D_op1[2]
.sym 17347 rvsoc.cpu0.F_insn[30]
.sym 17348 rvsoc.cpu0.D_insn_typ[10]
.sym 17349 rvsoc.cpu0.D_op2[4]
.sym 17350 rvsoc.code_adrs[1]
.sym 17356 $abc$63045$new_ys__n40_inv_
.sym 17357 rvsoc.cpu0.cpu_rs2[31]
.sym 17358 $abc$63045$new_ys__n2865_
.sym 17359 rvsoc.cpu0.cpu_rs2[24]
.sym 17361 rvsoc.cpu0.cpu_rs2[1]
.sym 17362 rvsoc.data_wdata[1]
.sym 17363 rvsoc.data_wdata[20]
.sym 17365 rvsoc.cpu0.F_insn[28]
.sym 17367 $abc$63045$new_n3685_
.sym 17368 $abc$63045$new_n2995_
.sym 17369 rvsoc.cpu0.cpu_rs2[20]
.sym 17374 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 17377 $abc$63045$new_n2997_
.sym 17378 $abc$63045$new_ys__n38_inv_
.sym 17379 $abc$63045$new_ys__n2870_
.sym 17381 rvsoc.data_wdata[24]
.sym 17384 $abc$63045$new_ys__n2888_
.sym 17385 rvsoc.data_wdata[31]
.sym 17395 rvsoc.data_wdata[20]
.sym 17396 rvsoc.cpu0.cpu_rs2[20]
.sym 17397 $abc$63045$new_ys__n2888_
.sym 17398 $abc$63045$new_n3685_
.sym 17403 rvsoc.cpu0.F_insn[28]
.sym 17407 rvsoc.cpu0.cpu_rs2[24]
.sym 17408 $abc$63045$new_n3685_
.sym 17409 $abc$63045$new_ys__n2888_
.sym 17410 rvsoc.data_wdata[24]
.sym 17413 $abc$63045$new_n3685_
.sym 17414 rvsoc.cpu0.cpu_rs2[1]
.sym 17415 rvsoc.data_wdata[1]
.sym 17416 $abc$63045$new_ys__n2888_
.sym 17419 $abc$63045$new_n2997_
.sym 17420 $abc$63045$new_ys__n40_inv_
.sym 17421 $abc$63045$new_n2995_
.sym 17422 $abc$63045$new_ys__n38_inv_
.sym 17425 rvsoc.data_wdata[31]
.sym 17426 rvsoc.cpu0.cpu_rs2[31]
.sym 17427 $abc$63045$new_n3685_
.sym 17428 $abc$63045$new_ys__n2888_
.sym 17431 $abc$63045$new_ys__n2870_
.sym 17432 $abc$63045$new_ys__n2865_
.sym 17435 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 17436 rvsoc.clka
.sym 17437 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 17438 $abc$63045$new_n6170_
.sym 17439 $abc$63045$new_n5660_
.sym 17440 rvsoc.cpu0.F_actv_pc[1]
.sym 17441 $abc$63045$new_n2916_
.sym 17442 rvsoc.cpu0.F_actv_pc[30]
.sym 17443 rvsoc.cpu0.F_actv_pc[19]
.sym 17444 $abc$63045$new_n5657_
.sym 17445 $abc$63045$new_ys__n2862_
.sym 17446 $abc$63045$new_n3739_
.sym 17450 rvsoc.cpu0.D_op1[23]
.sym 17451 rvsoc.cpu0.cpu_rs2[31]
.sym 17452 $abc$63045$new_ys__n2865_
.sym 17453 rvsoc.cpu0.cpu_rs2[24]
.sym 17454 rvsoc.cpu0.D_op1[0]
.sym 17455 $PACKER_VCC_NET
.sym 17456 rvsoc.cpu0.D_insn_typ[14]
.sym 17457 rvsoc.cpu0.D_op2[1]
.sym 17458 rvsoc.cpu0.D_op1[7]
.sym 17459 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 17460 rvsoc.cpu0.D_op1[13]
.sym 17461 $PACKER_VCC_NET
.sym 17462 rvsoc.cpu0.D_op1[29]
.sym 17463 rvsoc.cpu0.D_op1[20]
.sym 17464 rvsoc.cpu0.D_op1[24]
.sym 17465 rvsoc.cpu0.D_op1[18]
.sym 17466 rvsoc.cpu0.D_op1[21]
.sym 17467 rvsoc.cpu0.D_op1[27]
.sym 17468 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 17470 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 17471 rvsoc.data_wdata[31]
.sym 17472 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 17473 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 17479 $abc$63045$new_n5634_
.sym 17480 rvsoc.cpu0.D_op2[14]
.sym 17481 rvsoc.cpu0.D_op1[18]
.sym 17482 rvsoc.cpu0.D_op2[21]
.sym 17483 rvsoc.cpu0.D_op2[18]
.sym 17484 rvsoc.cpu0.D_op2[20]
.sym 17485 $abc$63045$new_n3749_
.sym 17486 rvsoc.cpu0.D_op2[13]
.sym 17487 rvsoc.cpu0.D_op1[20]
.sym 17488 $abc$63045$new_n5646_
.sym 17489 rvsoc.cpu0.D_op2[22]
.sym 17490 $abc$63045$new_n3709_
.sym 17492 rvsoc.cpu0.D_op1[15]
.sym 17493 $abc$63045$new_n5651_
.sym 17494 rvsoc.cpu0.D_op2[15]
.sym 17495 rvsoc.cpu0.D_op1[21]
.sym 17497 rvsoc.cpu0.D_op1[14]
.sym 17498 rvsoc.cpu0.D_op1[30]
.sym 17499 rvsoc.cpu0.D_op1[22]
.sym 17500 rvsoc.cpu0.D_op1[31]
.sym 17501 rvsoc.cpu0.D_op1[29]
.sym 17502 $abc$63045$new_n6167_
.sym 17503 rvsoc.cpu0.D_op2[16]
.sym 17504 $abc$63045$new_n5652_
.sym 17505 $abc$63045$new_n5653_
.sym 17506 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 17507 $abc$63045$new_n5655_
.sym 17508 rvsoc.cpu0.D_op1[13]
.sym 17509 rvsoc.cpu0.D_op1[16]
.sym 17510 $abc$63045$new_n5654_
.sym 17512 $abc$63045$new_n5634_
.sym 17513 $abc$63045$new_n6167_
.sym 17514 $abc$63045$new_n5646_
.sym 17515 $abc$63045$new_n5651_
.sym 17518 rvsoc.cpu0.D_op1[20]
.sym 17519 rvsoc.cpu0.D_op2[18]
.sym 17520 rvsoc.cpu0.D_op2[20]
.sym 17521 rvsoc.cpu0.D_op1[18]
.sym 17524 rvsoc.cpu0.D_op1[21]
.sym 17525 rvsoc.cpu0.D_op2[22]
.sym 17526 rvsoc.cpu0.D_op1[22]
.sym 17527 rvsoc.cpu0.D_op2[21]
.sym 17530 rvsoc.cpu0.D_op1[30]
.sym 17532 rvsoc.cpu0.D_op1[31]
.sym 17533 rvsoc.cpu0.D_op1[29]
.sym 17536 rvsoc.cpu0.D_op1[15]
.sym 17537 rvsoc.cpu0.D_op2[16]
.sym 17538 rvsoc.cpu0.D_op2[15]
.sym 17539 rvsoc.cpu0.D_op1[16]
.sym 17543 $abc$63045$new_n3709_
.sym 17545 $abc$63045$new_n3749_
.sym 17548 $abc$63045$new_n5652_
.sym 17549 $abc$63045$new_n5653_
.sym 17550 $abc$63045$new_n5654_
.sym 17551 $abc$63045$new_n5655_
.sym 17554 rvsoc.cpu0.D_op2[13]
.sym 17555 rvsoc.cpu0.D_op1[13]
.sym 17556 rvsoc.cpu0.D_op2[14]
.sym 17557 rvsoc.cpu0.D_op1[14]
.sym 17558 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 17559 rvsoc.clka
.sym 17561 $abc$63045$new_n5659_
.sym 17562 rvsoc.cpu0.D_op1[12]
.sym 17563 rvsoc.cpu0.D_op1[14]
.sym 17564 rvsoc.cpu0.D_op1[30]
.sym 17565 rvsoc.cpu0.D_op1[11]
.sym 17566 rvsoc.cpu0.D_op1[31]
.sym 17567 rvsoc.cpu0.D_op1[29]
.sym 17568 rvsoc.cpu0.D_op1[24]
.sym 17569 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 17570 $PACKER_VCC_NET
.sym 17573 rvsoc.cpu0.D_op2[27]
.sym 17574 rvsoc.cpu0.D_op2[6]
.sym 17575 rvsoc.cpu0.D_op2[22]
.sym 17576 rvsoc.cpu0.D_op2[21]
.sym 17577 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 17578 rvsoc.cpu0.cpu_rs2[20]
.sym 17579 rvsoc.cpu0.D_op2[3]
.sym 17580 rvsoc.cpu0.D_op2[20]
.sym 17581 rvsoc.cpu0.F_insn[23]
.sym 17582 rvsoc.cpu0.D_op2[13]
.sym 17583 rvsoc.cpu0.D_op2[18]
.sym 17584 $abc$63045$new_n3709_
.sym 17585 rvsoc.cpu0.D_op2[19]
.sym 17586 rvsoc.data_wdata[30]
.sym 17587 rvsoc.data_wdata[18]
.sym 17588 rvsoc.cpu0.D_op1[31]
.sym 17589 rvsoc.cpu0.D_op2[26]
.sym 17590 rvsoc.cpu0.D_op2[23]
.sym 17591 rvsoc.cpu0.D_op1[18]
.sym 17592 rvsoc.cpu0.cpu_rs1[11]
.sym 17593 rvsoc.cpu0.D_op1[19]
.sym 17594 rvsoc.data_wdata[17]
.sym 17595 rvsoc.cpu0.D_op1[16]
.sym 17596 rvsoc.cpu0.D_op2[20]
.sym 17602 rvsoc.cpu0.D_op2[28]
.sym 17603 rvsoc.cpu0.D_op2[19]
.sym 17604 rvsoc.cpu0.D_op2[24]
.sym 17605 rvsoc.cpu0.D_op1[28]
.sym 17607 $abc$63045$new_n5639_
.sym 17608 $abc$63045$new_n5635_
.sym 17609 rvsoc.cpu0.D_op1[31]
.sym 17613 $abc$63045$new_n5640_
.sym 17614 rvsoc.cpu0.D_op2[17]
.sym 17615 rvsoc.cpu0.D_op2[31]
.sym 17616 rvsoc.cpu0.D_op2[29]
.sym 17617 $abc$63045$new_ys__n11324_
.sym 17618 rvsoc.cpu0.D_insn_typ[10]
.sym 17619 $abc$63045$new_n5641_
.sym 17620 rvsoc.cpu0.D_op1[19]
.sym 17621 rvsoc.cpu0.D_op1[24]
.sym 17623 rvsoc.cpu0.D_op2[27]
.sym 17624 rvsoc.cpu0.D_op1[29]
.sym 17625 rvsoc.cpu0.D_op2[25]
.sym 17627 rvsoc.cpu0.D_op1[27]
.sym 17628 $abc$63045$new_n5638_
.sym 17629 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 17631 rvsoc.cpu0.D_op1[17]
.sym 17632 rvsoc.cpu0.D_rd[9]
.sym 17633 rvsoc.cpu0.D_op1[25]
.sym 17635 $abc$63045$new_n5640_
.sym 17636 $abc$63045$new_n5641_
.sym 17637 $abc$63045$new_n5635_
.sym 17638 $abc$63045$new_n5638_
.sym 17641 rvsoc.cpu0.D_op2[19]
.sym 17642 rvsoc.cpu0.D_op1[19]
.sym 17643 rvsoc.cpu0.D_op2[17]
.sym 17644 rvsoc.cpu0.D_op1[17]
.sym 17647 $abc$63045$new_ys__n11324_
.sym 17648 $abc$63045$new_n5639_
.sym 17649 rvsoc.cpu0.D_op1[25]
.sym 17650 rvsoc.cpu0.D_op2[25]
.sym 17653 rvsoc.cpu0.D_op2[27]
.sym 17654 rvsoc.cpu0.D_op2[28]
.sym 17655 rvsoc.cpu0.D_op1[28]
.sym 17656 rvsoc.cpu0.D_op1[27]
.sym 17660 rvsoc.cpu0.D_rd[9]
.sym 17665 rvsoc.cpu0.D_op2[29]
.sym 17666 rvsoc.cpu0.D_op1[29]
.sym 17667 rvsoc.cpu0.D_op1[31]
.sym 17668 rvsoc.cpu0.D_op2[31]
.sym 17673 rvsoc.cpu0.D_insn_typ[10]
.sym 17679 rvsoc.cpu0.D_op1[24]
.sym 17680 rvsoc.cpu0.D_op2[24]
.sym 17681 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 17682 rvsoc.clka
.sym 17683 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 17684 rvsoc.cpu0.D_op1[20]
.sym 17685 rvsoc.cpu0.D_op1[18]
.sym 17686 rvsoc.cpu0.D_op1[19]
.sym 17687 rvsoc.cpu0.D_op1[16]
.sym 17688 rvsoc.cpu0.D_op1[26]
.sym 17689 rvsoc.cpu0.D_op1[17]
.sym 17691 rvsoc.cpu0.D_op1[25]
.sym 17692 rvsoc.cpu0.D_op1[2]
.sym 17696 rvsoc.cpu0.D_op1[15]
.sym 17697 rvsoc.cpu0.D_op1[29]
.sym 17699 rvsoc.cpu0.D_op1[30]
.sym 17701 rvsoc.cpu0.D_op1[24]
.sym 17702 rvsoc.cpu0.D_op2[17]
.sym 17703 rvsoc.data_wdata[12]
.sym 17704 rvsoc.cpu0.D_op1[4]
.sym 17705 rvsoc.cpu0.D_op1[12]
.sym 17706 rvsoc.cpu0.D_op2[28]
.sym 17707 $PACKER_VCC_NET
.sym 17708 rvsoc.cpu0.D_op1[14]
.sym 17709 rvsoc.data_wdata[6]
.sym 17710 rvsoc.cpu0.D_op1[30]
.sym 17711 rvsoc.cpu0.D_op2[25]
.sym 17712 rvsoc.cpu0.D_op2[10]
.sym 17713 rvsoc.data_wdata[24]
.sym 17714 rvsoc.cpu0.D_op1[31]
.sym 17715 rvsoc.cpu0.D_op1[25]
.sym 17716 rvsoc.cpu0.D_op1[29]
.sym 17717 rvsoc.cpu0.E_insn_typ[10]
.sym 17718 rvsoc.cpu0.D_op2[2]
.sym 17719 rvsoc.cpu0.D_op2[4]
.sym 17725 $abc$63045$new_ys__n13011_inv_
.sym 17726 rvsoc.cpu0.D_op1[12]
.sym 17727 rvsoc.cpu0.D_op1[14]
.sym 17728 rvsoc.cpu0.D_op1[30]
.sym 17729 rvsoc.cpu0.D_op1[10]
.sym 17732 rvsoc.cpu0.D_op1[13]
.sym 17733 rvsoc.cpu0.D_op2[1]
.sym 17734 $abc$63045$new_ys__n11323_
.sym 17735 rvsoc.cpu0.D_op1[9]
.sym 17736 $abc$63045$new_ys__n13013_inv_
.sym 17737 rvsoc.cpu0.D_op1[11]
.sym 17738 rvsoc.cpu0.D_op1[23]
.sym 17741 rvsoc.cpu0.D_op2[0]
.sym 17743 $abc$63045$new_ys__n13015_inv_
.sym 17744 rvsoc.cpu0.D_op2[30]
.sym 17745 $abc$63045$new_ys__n11326_
.sym 17749 rvsoc.cpu0.D_op2[26]
.sym 17750 rvsoc.cpu0.D_op2[23]
.sym 17753 rvsoc.cpu0.D_op1[26]
.sym 17758 rvsoc.cpu0.D_op2[0]
.sym 17760 rvsoc.cpu0.D_op1[10]
.sym 17761 rvsoc.cpu0.D_op1[9]
.sym 17765 rvsoc.cpu0.D_op1[23]
.sym 17767 rvsoc.cpu0.D_op2[23]
.sym 17770 rvsoc.cpu0.D_op1[14]
.sym 17771 rvsoc.cpu0.D_op1[13]
.sym 17772 rvsoc.cpu0.D_op2[0]
.sym 17776 rvsoc.cpu0.D_op1[11]
.sym 17777 rvsoc.cpu0.D_op2[0]
.sym 17778 rvsoc.cpu0.D_op1[12]
.sym 17783 rvsoc.cpu0.D_op2[26]
.sym 17785 rvsoc.cpu0.D_op1[26]
.sym 17789 $abc$63045$new_ys__n13013_inv_
.sym 17790 rvsoc.cpu0.D_op2[1]
.sym 17791 $abc$63045$new_ys__n13015_inv_
.sym 17794 $abc$63045$new_ys__n11326_
.sym 17795 rvsoc.cpu0.D_op2[30]
.sym 17796 $abc$63045$new_ys__n11323_
.sym 17797 rvsoc.cpu0.D_op1[30]
.sym 17800 rvsoc.cpu0.D_op2[1]
.sym 17801 $abc$63045$new_ys__n13011_inv_
.sym 17803 $abc$63045$new_ys__n13013_inv_
.sym 17807 $abc$63045$new_ys__n1226_inv_
.sym 17808 $abc$63045$new_ys__n12955_inv_
.sym 17809 $abc$63045$new_ys__n12941_inv_
.sym 17810 $abc$63045$new_ys__n13023_inv_
.sym 17812 $abc$63045$new_ys__n12879_
.sym 17813 $abc$63045$new_n5980_
.sym 17814 $abc$63045$new_n4517_
.sym 17815 rvsoc.cpu0.D_op1[10]
.sym 17816 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 17818 rvsoc.cpu0.D_op2[1]
.sym 17819 rvsoc.cpu0.D_op1[8]
.sym 17821 rvsoc.cpu0.D_op1[22]
.sym 17822 rvsoc.cpu0.D_op1[16]
.sym 17823 rvsoc.cpu0.D_op2[31]
.sym 17824 rvsoc.cpu0.cpu_rs1[20]
.sym 17825 rvsoc.cpu0.cpu_rs1[9]
.sym 17826 rvsoc.cpu0.D_op1[20]
.sym 17827 rvsoc.cpu0.D_op1[21]
.sym 17828 rvsoc.cpu0.cpu_rs1[18]
.sym 17829 rvsoc.cpu0.cpu_rs1[10]
.sym 17831 rvsoc.cpu0.D_op1[31]
.sym 17832 rvsoc.cpu0.F_insn[30]
.sym 17833 rvsoc.data_wdata[25]
.sym 17834 rvsoc.cpu0.D_op2[4]
.sym 17835 rvsoc.cpu0.D_op1[26]
.sym 17836 rvsoc.cpu0.cpu_rs1[25]
.sym 17837 $abc$63045$new_ys__n13025_inv_
.sym 17838 rvsoc.cpu0.D_op2[5]
.sym 17839 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 17840 rvsoc.cpu0.cpu_rs1[26]
.sym 17841 rvsoc.cpu0.D_op1[25]
.sym 17842 $abc$63045$new_ys__n2889_
.sym 17850 rvsoc.cpu0.D_op1[19]
.sym 17851 rvsoc.cpu0.D_op1[16]
.sym 17852 rvsoc.cpu0.D_op1[26]
.sym 17853 $abc$63045$new_ys__n13019_inv_
.sym 17855 rvsoc.cpu0.D_op1[25]
.sym 17856 rvsoc.cpu0.D_op1[20]
.sym 17857 rvsoc.cpu0.D_op1[18]
.sym 17858 $abc$63045$new_ys__n13015_inv_
.sym 17859 $abc$63045$new_ys__n13021_inv_
.sym 17861 rvsoc.cpu0.D_op1[17]
.sym 17863 $abc$63045$new_ys__n12979_inv_
.sym 17864 rvsoc.cpu0.D_op1[15]
.sym 17869 $abc$63045$new_n4154_
.sym 17873 $abc$63045$new_ys__n13017_inv_
.sym 17876 rvsoc.cpu0.D_op2[0]
.sym 17877 $abc$63045$new_ys__n12973_inv_
.sym 17878 rvsoc.cpu0.D_op2[2]
.sym 17879 rvsoc.cpu0.D_op2[1]
.sym 17881 $abc$63045$new_ys__n13017_inv_
.sym 17883 rvsoc.cpu0.D_op2[1]
.sym 17884 $abc$63045$new_ys__n13015_inv_
.sym 17887 rvsoc.cpu0.D_op1[16]
.sym 17888 rvsoc.cpu0.D_op1[15]
.sym 17889 rvsoc.cpu0.D_op2[0]
.sym 17894 rvsoc.cpu0.D_op2[0]
.sym 17895 rvsoc.cpu0.D_op1[26]
.sym 17896 rvsoc.cpu0.D_op1[25]
.sym 17899 rvsoc.cpu0.D_op2[0]
.sym 17901 rvsoc.cpu0.D_op1[20]
.sym 17902 rvsoc.cpu0.D_op1[19]
.sym 17905 $abc$63045$new_ys__n12973_inv_
.sym 17906 $abc$63045$new_n4154_
.sym 17907 $abc$63045$new_ys__n12979_inv_
.sym 17908 rvsoc.cpu0.D_op2[2]
.sym 17911 rvsoc.cpu0.D_op2[0]
.sym 17912 rvsoc.cpu0.D_op1[18]
.sym 17914 rvsoc.cpu0.D_op1[17]
.sym 17917 $abc$63045$new_ys__n13017_inv_
.sym 17918 $abc$63045$new_ys__n13019_inv_
.sym 17919 rvsoc.cpu0.D_op2[1]
.sym 17924 rvsoc.cpu0.D_op2[1]
.sym 17925 $abc$63045$new_ys__n13019_inv_
.sym 17926 $abc$63045$new_ys__n13021_inv_
.sym 17930 $abc$63045$new_ys__n11624_
.sym 17931 $abc$63045$new_n6013_
.sym 17932 $abc$63045$new_ys__n12917_inv_
.sym 17933 $abc$63045$new_ys__n12967_inv_
.sym 17934 $abc$63045$new_ys__n12963_inv_
.sym 17935 rvsoc.cpu0.D_insn[30]
.sym 17936 $abc$63045$new_ys__n12933_
.sym 17937 $abc$63045$new_ys__n12959_inv_
.sym 17938 rvsoc.data_wdata[18]
.sym 17939 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 17943 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 17945 rvsoc.eram.adrs[8]
.sym 17948 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[20]
.sym 17949 rvsoc.cpu0.D_op2[4]
.sym 17950 rvsoc.eram.adrs[8]
.sym 17952 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[16]
.sym 17953 $PACKER_VCC_NET
.sym 17954 rvsoc.data_wdata[21]
.sym 17955 rvsoc.cpu0.D_op1[28]
.sym 17956 rvsoc.cpu0.D_op1[21]
.sym 17957 rvsoc.cpu0.D_insn[30]
.sym 17958 $abc$63045$new_n4466_
.sym 17959 $abc$63045$new_n4155_
.sym 17961 rvsoc.cpu0.D_op1[24]
.sym 17962 rvsoc.cpu0.D_op2[0]
.sym 17963 $PACKER_GND_NET
.sym 17964 rvsoc.cpu0.D_op1[27]
.sym 17965 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 17973 $abc$63045$new_ys__n12981_inv_
.sym 17974 $abc$63045$new_ys__n13021_inv_
.sym 17976 $abc$63045$new_n4282_
.sym 17977 $abc$63045$new_ys__n12985_inv_
.sym 17980 $abc$63045$new_ys__n13029_inv_
.sym 17981 $abc$63045$new_ys__n13027_inv_
.sym 17982 $abc$63045$new_ys__n13023_inv_
.sym 17985 $abc$63045$new_ys__n12985_inv_
.sym 17987 $abc$63045$new_n4146_
.sym 17989 $abc$63045$new_n5976_
.sym 17990 rvsoc.cpu0.D_op2[2]
.sym 17993 $abc$63045$new_ys__n12989_inv_
.sym 17994 rvsoc.cpu0.D_op2[4]
.sym 17995 rvsoc.cpu0.D_op2[1]
.sym 17996 rvsoc.cpu0.D_op2[1]
.sym 17997 $abc$63045$new_ys__n13025_inv_
.sym 17998 $abc$63045$new_ys__n12913_inv_
.sym 18001 $abc$63045$new_n4154_
.sym 18004 $abc$63045$new_ys__n13023_inv_
.sym 18005 rvsoc.cpu0.D_op2[1]
.sym 18007 $abc$63045$new_ys__n13025_inv_
.sym 18010 rvsoc.cpu0.D_op2[2]
.sym 18011 $abc$63045$new_ys__n12989_inv_
.sym 18012 $abc$63045$new_n4154_
.sym 18013 $abc$63045$new_ys__n12985_inv_
.sym 18016 $abc$63045$new_n5976_
.sym 18017 rvsoc.cpu0.D_op2[4]
.sym 18018 $abc$63045$new_ys__n12913_inv_
.sym 18019 $abc$63045$new_n4282_
.sym 18022 $abc$63045$new_ys__n13021_inv_
.sym 18024 rvsoc.cpu0.D_op2[1]
.sym 18025 $abc$63045$new_ys__n13023_inv_
.sym 18029 rvsoc.cpu0.D_op2[1]
.sym 18030 $abc$63045$new_ys__n13029_inv_
.sym 18031 $abc$63045$new_ys__n13027_inv_
.sym 18034 $abc$63045$new_ys__n12985_inv_
.sym 18035 $abc$63045$new_ys__n12981_inv_
.sym 18036 rvsoc.cpu0.D_op2[2]
.sym 18037 $abc$63045$new_n4146_
.sym 18040 $abc$63045$new_ys__n12985_inv_
.sym 18041 $abc$63045$new_n4154_
.sym 18042 $abc$63045$new_ys__n12981_inv_
.sym 18043 rvsoc.cpu0.D_op2[2]
.sym 18046 $abc$63045$new_ys__n13025_inv_
.sym 18047 rvsoc.cpu0.D_op2[1]
.sym 18048 $abc$63045$new_ys__n13027_inv_
.sym 18053 $abc$63045$new_ys__n13031_inv_
.sym 18054 $abc$63045$new_ys__n12999_
.sym 18055 $abc$63045$new_ys__n3825_
.sym 18056 $abc$63045$new_ys__n12913_inv_
.sym 18057 $abc$63045$new_ys__n1028_
.sym 18058 $abc$63045$new_n4204_
.sym 18059 $abc$63045$new_ys__n1006_
.sym 18060 $abc$63045$new_ys__n12997_inv_
.sym 18061 $abc$63045$new_ys__n1182_inv_
.sym 18062 rvsoc.data_wdata[19]
.sym 18064 rvsoc.cpu0.F_insn[21]
.sym 18066 $abc$63045$new_ys__n12933_
.sym 18067 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[31]
.sym 18068 $abc$63045$new_ys__n11324_
.sym 18069 rvsoc.eram.adrs[0]
.sym 18070 $PACKER_GND_NET
.sym 18072 rvsoc.cpu0.D_op2[0]
.sym 18074 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 18075 $abc$63045$new_ys__n12925_
.sym 18076 rvsoc.cpu0.D_op2[15]
.sym 18078 rvsoc.data_wdata[30]
.sym 18080 rvsoc.cpu0.D_op1[31]
.sym 18082 rvsoc.cpu0.D_op2[1]
.sym 18084 $abc$63045$new_ys__n12968_inv_
.sym 18088 rvsoc.cpu0.D_op1[18]
.sym 18094 rvsoc.cpu0.D_op1[28]
.sym 18095 rvsoc.cpu0.D_op1[24]
.sym 18096 $abc$63045$new_ys__n12961_inv_
.sym 18098 rvsoc.cpu0.D_op2[0]
.sym 18099 $abc$63045$new_n4146_
.sym 18101 $abc$63045$new_ys__n12993_inv_
.sym 18103 $abc$63045$new_n4562_
.sym 18104 rvsoc.cpu0.D_op2[4]
.sym 18105 $abc$63045$new_ys__n12989_inv_
.sym 18107 $abc$63045$new_ys__n12969_
.sym 18108 rvsoc.cpu0.D_op2[5]
.sym 18109 $abc$63045$new_n4561_
.sym 18110 rvsoc.cpu0.D_op1[23]
.sym 18111 rvsoc.cpu0.D_op2[3]
.sym 18112 $abc$63045$new_ys__n3825_
.sym 18113 rvsoc.cpu0.D_op1[27]
.sym 18119 $abc$63045$new_n4155_
.sym 18120 rvsoc.cpu0.D_op2[2]
.sym 18122 $abc$63045$new_ys__n12961_inv_
.sym 18123 $abc$63045$new_ys__n12937_
.sym 18125 $abc$63045$new_ys__n12997_inv_
.sym 18127 $abc$63045$new_ys__n12961_inv_
.sym 18128 rvsoc.cpu0.D_op2[3]
.sym 18129 $abc$63045$new_ys__n12969_
.sym 18133 rvsoc.cpu0.D_op1[27]
.sym 18134 rvsoc.cpu0.D_op1[28]
.sym 18136 rvsoc.cpu0.D_op2[0]
.sym 18139 $abc$63045$new_ys__n12997_inv_
.sym 18140 $abc$63045$new_ys__n12993_inv_
.sym 18142 rvsoc.cpu0.D_op2[2]
.sym 18145 rvsoc.cpu0.D_op1[24]
.sym 18146 rvsoc.cpu0.D_op2[0]
.sym 18148 rvsoc.cpu0.D_op1[23]
.sym 18151 $abc$63045$new_n4561_
.sym 18152 $abc$63045$new_ys__n12961_inv_
.sym 18153 $abc$63045$new_n4155_
.sym 18154 $abc$63045$new_n4146_
.sym 18157 rvsoc.cpu0.D_op2[3]
.sym 18158 $abc$63045$new_ys__n3825_
.sym 18160 $abc$63045$new_ys__n12969_
.sym 18164 rvsoc.cpu0.D_op2[2]
.sym 18165 $abc$63045$new_ys__n12989_inv_
.sym 18166 $abc$63045$new_ys__n12993_inv_
.sym 18169 rvsoc.cpu0.D_op2[5]
.sym 18170 $abc$63045$new_n4562_
.sym 18171 rvsoc.cpu0.D_op2[4]
.sym 18172 $abc$63045$new_ys__n12937_
.sym 18176 $abc$63045$new_ys__n1017_
.sym 18177 $abc$63045$new_ys__n12929_
.sym 18178 $abc$63045$new_ys__n11622_inv_
.sym 18179 $abc$63045$new_n4278_
.sym 18180 $abc$63045$new_n4464_
.sym 18181 $abc$63045$new_ys__n12965_
.sym 18182 $abc$63045$new_ys__n12845_inv_
.sym 18183 $abc$63045$new_n4379_
.sym 18184 $abc$63045$new_ys__n11626_inv_
.sym 18185 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 18188 $abc$63045$new_n4584_
.sym 18189 $abc$63045$new_ys__n1006_
.sym 18190 $abc$63045$new_ys__n12937_
.sym 18196 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[26]
.sym 18197 $PACKER_VCC_NET
.sym 18199 $abc$63045$new_ys__n3825_
.sym 18200 $abc$63045$new_ys__n3825_
.sym 18201 rvsoc.data_wdata[6]
.sym 18203 rvsoc.cpu0.D_op2[5]
.sym 18204 rvsoc.cpu0.D_op1[29]
.sym 18206 rvsoc.cpu0.D_op2[2]
.sym 18207 $abc$63045$new_n4379_
.sym 18208 rvsoc.cpu0.D_op1[25]
.sym 18209 rvsoc.cpu0.E_insn_typ[10]
.sym 18210 rvsoc.cpu0.D_op1[30]
.sym 18211 rvsoc.cpu0.D_op2[4]
.sym 18219 $abc$63045$new_ys__n3825_
.sym 18220 $abc$63045$new_ys__n13032_inv_
.sym 18221 rvsoc.cpu0.D_op2[0]
.sym 18222 rvsoc.cpu0.D_op1[29]
.sym 18223 $abc$63045$new_ys__n13030_inv_
.sym 18224 rvsoc.cpu0.D_op2[2]
.sym 18225 rvsoc.cpu0.D_op1[28]
.sym 18230 $abc$63045$new_n3687_
.sym 18231 rvsoc.cpu0.F_insn[20]
.sym 18232 rvsoc.cpu0.F_insn_typ[2]
.sym 18233 rvsoc.cpu0.D_op2[1]
.sym 18235 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 18236 rvsoc.cpu0.D_op1[30]
.sym 18239 $abc$63045$new_n3683_
.sym 18240 rvsoc.cpu0.D_op1[31]
.sym 18241 rvsoc.cpu0.D_op2[1]
.sym 18244 $abc$63045$new_n4278_
.sym 18245 rvsoc.cpu0.F_insn[21]
.sym 18248 $abc$63045$new_ys__n13000_
.sym 18250 rvsoc.cpu0.F_insn_typ[2]
.sym 18251 rvsoc.cpu0.F_insn[21]
.sym 18252 $abc$63045$new_n3687_
.sym 18256 rvsoc.cpu0.D_op2[2]
.sym 18257 $abc$63045$new_ys__n13000_
.sym 18259 $abc$63045$new_ys__n3825_
.sym 18263 $abc$63045$new_ys__n13032_inv_
.sym 18264 $abc$63045$new_ys__n13030_inv_
.sym 18265 rvsoc.cpu0.D_op2[1]
.sym 18268 rvsoc.cpu0.D_op1[30]
.sym 18269 rvsoc.cpu0.D_op2[0]
.sym 18270 rvsoc.cpu0.D_op1[31]
.sym 18274 rvsoc.cpu0.F_insn_typ[2]
.sym 18275 rvsoc.cpu0.F_insn[20]
.sym 18276 $abc$63045$new_n3683_
.sym 18281 $abc$63045$new_n4278_
.sym 18282 rvsoc.cpu0.D_op2[2]
.sym 18283 $abc$63045$new_ys__n3825_
.sym 18287 rvsoc.cpu0.D_op1[29]
.sym 18288 rvsoc.cpu0.D_op2[0]
.sym 18289 rvsoc.cpu0.D_op1[28]
.sym 18292 $abc$63045$new_ys__n13032_inv_
.sym 18293 $abc$63045$new_ys__n3825_
.sym 18295 rvsoc.cpu0.D_op2[1]
.sym 18296 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 18297 rvsoc.clka
.sym 18299 $abc$63045$new_ys__n12815_inv_
.sym 18300 $abc$63045$new_ys__n12849_inv_
.sym 18301 $abc$63045$new_ys__n12847_inv_
.sym 18302 $abc$63045$new_ys__n12821_inv_
.sym 18303 $abc$63045$new_ys__n12817_inv_
.sym 18304 $abc$63045$new_n4853_
.sym 18305 $abc$63045$new_ys__n12851_inv_
.sym 18306 $abc$63045$new_ys__n12819_inv_
.sym 18308 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 18311 rvsoc.cpu0.D_op2[1]
.sym 18315 $PACKER_GND_NET
.sym 18316 $abc$63045$new_n4379_
.sym 18320 rvsoc.eram.adrs[2]
.sym 18321 rvsoc.cpu0.D_op2[0]
.sym 18323 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 18325 rvsoc.cpu0.D_op1[5]
.sym 18326 rvsoc.cpu0.D_op2[4]
.sym 18327 rvsoc.cpu0.D_op2[4]
.sym 18328 rvsoc.cpu0.D_op2[0]
.sym 18329 rvsoc.cpu0.D_op1[25]
.sym 18330 rvsoc.cpu0.D_op2[5]
.sym 18331 $abc$63045$new_n4154_
.sym 18332 rvsoc.cpu0.D_op1[26]
.sym 18334 $abc$63045$new_ys__n3825_
.sym 18344 $abc$63045$new_ys__n12994_inv_
.sym 18346 $abc$63045$new_ys__n13030_inv_
.sym 18347 $abc$63045$new_ys__n13000_
.sym 18348 rvsoc.cpu0.D_op2[1]
.sym 18350 $abc$63045$new_ys__n12998_inv_
.sym 18352 rvsoc.cpu0.D_op2[0]
.sym 18354 $abc$63045$new_ys__n13026_inv_
.sym 18355 rvsoc.cpu0.D_op1[25]
.sym 18356 rvsoc.cpu0.D_op1[26]
.sym 18357 rvsoc.cpu0.D_op1[24]
.sym 18358 rvsoc.cpu0.D_op1[20]
.sym 18360 $abc$63045$new_ys__n3825_
.sym 18366 rvsoc.cpu0.D_op2[2]
.sym 18367 $abc$63045$new_ys__n13028_inv_
.sym 18369 $abc$63045$new_ys__n12996_inv_
.sym 18370 rvsoc.cpu0.D_op1[27]
.sym 18371 rvsoc.cpu0.D_op1[21]
.sym 18373 rvsoc.cpu0.D_op1[21]
.sym 18375 rvsoc.cpu0.D_op1[20]
.sym 18376 rvsoc.cpu0.D_op2[0]
.sym 18379 rvsoc.cpu0.D_op2[2]
.sym 18380 $abc$63045$new_ys__n12994_inv_
.sym 18381 $abc$63045$new_ys__n12998_inv_
.sym 18386 $abc$63045$new_ys__n12998_inv_
.sym 18387 $abc$63045$new_ys__n3825_
.sym 18388 rvsoc.cpu0.D_op2[2]
.sym 18391 rvsoc.cpu0.D_op1[27]
.sym 18392 rvsoc.cpu0.D_op1[26]
.sym 18393 rvsoc.cpu0.D_op2[0]
.sym 18397 $abc$63045$new_ys__n13028_inv_
.sym 18398 $abc$63045$new_ys__n13026_inv_
.sym 18400 rvsoc.cpu0.D_op2[1]
.sym 18403 rvsoc.cpu0.D_op2[1]
.sym 18404 $abc$63045$new_ys__n13028_inv_
.sym 18406 $abc$63045$new_ys__n13030_inv_
.sym 18409 rvsoc.cpu0.D_op1[25]
.sym 18410 rvsoc.cpu0.D_op1[24]
.sym 18412 rvsoc.cpu0.D_op2[0]
.sym 18415 rvsoc.cpu0.D_op2[2]
.sym 18416 $abc$63045$new_ys__n12996_inv_
.sym 18417 $abc$63045$new_ys__n13000_
.sym 18422 $abc$63045$new_ys__n1061_
.sym 18423 $abc$63045$new_ys__n11623_
.sym 18424 $abc$63045$new_ys__n12853_inv_
.sym 18425 $abc$63045$new_ys__n995_
.sym 18426 $abc$63045$new_ys__n1039_
.sym 18427 $abc$63045$new_ys__n1259_
.sym 18428 $abc$63045$new_n4489_
.sym 18429 $abc$63045$new_ys__n1193_inv_
.sym 18430 $abc$63045$new_n4897_
.sym 18431 $abc$63045$new_n4853_
.sym 18434 rvsoc.cpu0.D_op2[8]
.sym 18436 $abc$63045$new_ys__n12793_inv_
.sym 18438 $abc$63045$new_ys__n12787_inv_
.sym 18439 rvsoc.cpu0.D_op2[4]
.sym 18440 $abc$63045$new_ys__n12789_inv_
.sym 18441 rvsoc.cpu0.F_insn_typ[2]
.sym 18443 rvsoc.cpu0.F_insn[20]
.sym 18444 $abc$63045$new_ys__n12791_inv_
.sym 18446 $abc$63045$new_n4155_
.sym 18449 rvsoc.cpu0.D_op1[24]
.sym 18450 $PACKER_GND_NET
.sym 18453 rvsoc.cpu0.D_op1[21]
.sym 18456 rvsoc.cpu0.D_op1[27]
.sym 18464 $abc$63045$new_ys__n12962_inv_
.sym 18465 $abc$63045$new_ys__n12966_inv_
.sym 18466 $abc$63045$new_n4239_
.sym 18467 rvsoc.cpu0.D_op2[3]
.sym 18469 $abc$63045$new_ys__n12954_inv_
.sym 18470 $abc$63045$new_ys__n12964_inv_
.sym 18472 $abc$63045$new_ys__n3825_
.sym 18474 $abc$63045$new_n4491_
.sym 18475 $abc$63045$new_ys__n12994_inv_
.sym 18477 $abc$63045$new_ys__n12954_inv_
.sym 18478 rvsoc.cpu0.D_op2[2]
.sym 18481 $abc$63045$new_n4146_
.sym 18483 $abc$63045$new_ys__n12956_inv_
.sym 18485 $abc$63045$new_n4155_
.sym 18487 rvsoc.cpu0.D_op2[4]
.sym 18489 $abc$63045$new_ys__n12990_inv_
.sym 18490 rvsoc.cpu0.D_op2[5]
.sym 18491 $abc$63045$new_n4250_
.sym 18493 $abc$63045$new_ys__n12958_inv_
.sym 18494 $abc$63045$new_ys__n12923_
.sym 18496 $abc$63045$new_ys__n12966_inv_
.sym 18498 rvsoc.cpu0.D_op2[3]
.sym 18499 $abc$63045$new_ys__n12958_inv_
.sym 18502 $abc$63045$new_ys__n12964_inv_
.sym 18503 $abc$63045$new_ys__n12956_inv_
.sym 18505 rvsoc.cpu0.D_op2[3]
.sym 18508 $abc$63045$new_ys__n12954_inv_
.sym 18509 $abc$63045$new_ys__n12962_inv_
.sym 18510 rvsoc.cpu0.D_op2[3]
.sym 18514 $abc$63045$new_ys__n12958_inv_
.sym 18515 $abc$63045$new_n4491_
.sym 18517 $abc$63045$new_n4146_
.sym 18520 $abc$63045$new_ys__n12923_
.sym 18521 $abc$63045$new_ys__n12954_inv_
.sym 18522 rvsoc.cpu0.D_op2[3]
.sym 18523 rvsoc.cpu0.D_op2[4]
.sym 18526 $abc$63045$new_n4250_
.sym 18527 rvsoc.cpu0.D_op2[5]
.sym 18528 $abc$63045$new_n4239_
.sym 18529 $abc$63045$new_n4155_
.sym 18533 $abc$63045$new_ys__n12994_inv_
.sym 18534 rvsoc.cpu0.D_op2[2]
.sym 18535 $abc$63045$new_ys__n12990_inv_
.sym 18539 rvsoc.cpu0.D_op2[3]
.sym 18540 $abc$63045$new_ys__n12962_inv_
.sym 18541 $abc$63045$new_ys__n3825_
.sym 18545 $abc$63045$new_ys__n12861_inv_
.sym 18546 $abc$63045$new_ys__n12833_inv_
.sym 18547 $abc$63045$new_ys__n13003_inv_
.sym 18548 $abc$63045$new_ys__n12831_inv_
.sym 18549 $abc$63045$new_ys__n12865_inv_
.sym 18550 $abc$63045$new_ys__n13002_inv_
.sym 18551 $abc$63045$new_n4155_
.sym 18552 $abc$63045$new_ys__n12863_inv_
.sym 18553 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 18554 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 18557 rvsoc.cpu0.D_op2[0]
.sym 18559 $abc$63045$new_ys__n11613_inv_
.sym 18560 $abc$63045$new_ys__n995_
.sym 18564 $abc$63045$new_ys__n1061_
.sym 18565 rvsoc.cpu0.D_op2[0]
.sym 18569 $abc$63045$new_ys__n11619_
.sym 18570 rvsoc.cpu0.D_op2[1]
.sym 18572 rvsoc.data_adrs[2]
.sym 18587 $abc$63045$new_n4139_
.sym 18588 $abc$63045$new_ys__n12907_inv_
.sym 18589 $abc$63045$new_ys__n12975_inv_
.sym 18590 $abc$63045$new_n5995_
.sym 18591 $abc$63045$new_ys__n12971_inv_
.sym 18592 rvsoc.cpu0.D_op1[4]
.sym 18593 $abc$63045$new_n4401_
.sym 18595 $abc$63045$new_ys__n12911_inv_
.sym 18596 rvsoc.cpu0.D_op2[4]
.sym 18597 rvsoc.cpu0.D_op1[5]
.sym 18598 rvsoc.cpu0.D_op2[0]
.sym 18600 rvsoc.cpu0.D_op2[5]
.sym 18602 $abc$63045$new_ys__n12974_
.sym 18603 $abc$63045$new_n4154_
.sym 18604 $abc$63045$new_ys__n13003_inv_
.sym 18605 rvsoc.cpu0.D_op2[1]
.sym 18607 $abc$63045$new_ys__n13002_inv_
.sym 18608 $abc$63045$new_n4155_
.sym 18609 $abc$63045$new_ys__n13006_inv_
.sym 18611 $abc$63045$new_ys__n12970_
.sym 18612 $abc$63045$new_n4247_
.sym 18615 $abc$63045$new_n4147_
.sym 18617 rvsoc.cpu0.D_op2[2]
.sym 18619 $abc$63045$new_ys__n13003_inv_
.sym 18620 rvsoc.cpu0.D_op2[1]
.sym 18622 $abc$63045$new_ys__n13006_inv_
.sym 18625 $abc$63045$new_ys__n13002_inv_
.sym 18626 $abc$63045$new_ys__n13003_inv_
.sym 18627 rvsoc.cpu0.D_op2[1]
.sym 18631 $abc$63045$new_ys__n12974_
.sym 18632 $abc$63045$new_n4154_
.sym 18633 rvsoc.cpu0.D_op2[2]
.sym 18634 $abc$63045$new_ys__n12975_inv_
.sym 18637 $abc$63045$new_n4247_
.sym 18639 rvsoc.cpu0.D_op2[4]
.sym 18640 $abc$63045$new_ys__n12911_inv_
.sym 18643 $abc$63045$new_n4155_
.sym 18644 rvsoc.cpu0.D_op2[5]
.sym 18645 $abc$63045$new_n5995_
.sym 18646 $abc$63045$new_n4401_
.sym 18649 $abc$63045$new_n4154_
.sym 18650 rvsoc.cpu0.D_op2[2]
.sym 18651 $abc$63045$new_ys__n12971_inv_
.sym 18652 $abc$63045$new_ys__n12970_
.sym 18655 $abc$63045$new_ys__n12907_inv_
.sym 18656 $abc$63045$new_n4139_
.sym 18657 $abc$63045$new_n4147_
.sym 18658 rvsoc.cpu0.D_op2[4]
.sym 18662 rvsoc.cpu0.D_op1[5]
.sym 18663 rvsoc.cpu0.D_op2[0]
.sym 18664 rvsoc.cpu0.D_op1[4]
.sym 18668 $abc$63045$new_n5924_
.sym 18669 rvsoc.gpio0.data[2]
.sym 18676 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 18681 $abc$63045$new_n4155_
.sym 18683 $abc$63045$new_ys__n12831_inv_
.sym 18684 $abc$63045$new_ys__n2231_inv_
.sym 18687 rvsoc.data_wdata[12]
.sym 18688 $abc$63045$new_ys__n12869_inv_
.sym 18689 rvsoc.cpu0.D_op1[30]
.sym 18690 $abc$63045$new_ys__n12797_inv_
.sym 18703 rvsoc.cpu0.D_op2[2]
.sym 18791 p39
.sym 18807 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 18861 p39
.sym 18863 rvsoc.gpio0.dir[3]
.sym 18891 rvsoc.dram.cs
.sym 18892 rvsoc.dram.adrs[1]
.sym 18895 rvsoc.spi0.clkcount[0]
.sym 18905 rvsoc.cpu0.D_insn_typ[12]
.sym 19020 $abc$63045$new_n5934_
.sym 19025 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51446
.sym 19030 rvsoc.cpu0.F_insn_typ[12]
.sym 19031 rvsoc.dram.adrs[8]
.sym 19032 rvsoc.data_wdata[8]
.sym 19034 rvsoc.mem_vdata[1][4]
.sym 19036 rvsoc.dram.adrs[10]
.sym 19039 rvsoc.mem_vdata[1][3]
.sym 19042 rvsoc.mem_vdata[1][22]
.sym 19048 rvsoc.spi0.status[0]
.sym 19050 rvsoc.resetn
.sym 19069 rvsoc.dram.cs
.sym 19082 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51965
.sym 19085 $abc$63045$new_ys__n11813_
.sym 19098 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51965
.sym 19099 rvsoc.spi0.bitcount[1]
.sym 19100 rvsoc.spi0.bitcount[3]
.sym 19101 rvsoc.spi0.bitcount[0]
.sym 19104 rvsoc.spi0.status[0]
.sym 19106 rvsoc.resetn
.sym 19108 $abc$63045$techmap\rvsoc.spi0.$procmux$744_Y[1]
.sym 19109 rvsoc.spi0.bitcount[0]
.sym 19111 rvsoc.spi0.bitcount[2]
.sym 19118 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51446
.sym 19129 rvsoc.spi0.bitcount[0]
.sym 19130 rvsoc.spi0.status[0]
.sym 19131 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51446
.sym 19132 rvsoc.resetn
.sym 19135 rvsoc.spi0.bitcount[0]
.sym 19136 rvsoc.spi0.bitcount[2]
.sym 19137 $abc$63045$techmap\rvsoc.spi0.$procmux$744_Y[1]
.sym 19138 rvsoc.spi0.bitcount[3]
.sym 19147 $abc$63045$techmap\rvsoc.spi0.$procmux$744_Y[1]
.sym 19154 rvsoc.spi0.status[0]
.sym 19156 rvsoc.spi0.bitcount[1]
.sym 19175 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51965
.sym 19176 rvsoc.clkn
.sym 19177 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 19178 $abc$63045$new_n3208_
.sym 19179 rvsoc.mem_vdata[3][30]
.sym 19181 rvsoc.mem_vdata[3][26]
.sym 19184 rvsoc.mem_vdata[3][9]
.sym 19189 rvsoc.data_wdata[26]
.sym 19190 rvsoc.mem_vdata[1][28]
.sym 19192 rvsoc.data_wdata[23]
.sym 19193 rvsoc.mem_vdata[1][12]
.sym 19194 $abc$63045$new_n4952_
.sym 19195 $abc$63045$new_ys__n2256_
.sym 19196 rvsoc.mem_vdata[1][10]
.sym 19198 rvsoc.mem_vdata[1][13]
.sym 19199 rvsoc.data_adrs[3]
.sym 19220 rvsoc.data_wdata[14]
.sym 19223 rvsoc.uart0.status[21]
.sym 19227 rvsoc.data_adrs[2]
.sym 19239 rvsoc.uart0.cfg[21]
.sym 19243 rvsoc.data_wdata[21]
.sym 19245 rvsoc.data_adrs[3]
.sym 19246 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 19258 rvsoc.data_adrs[2]
.sym 19259 rvsoc.uart0.cfg[21]
.sym 19260 rvsoc.data_adrs[3]
.sym 19261 rvsoc.uart0.status[21]
.sym 19279 rvsoc.data_wdata[21]
.sym 19294 rvsoc.data_wdata[14]
.sym 19298 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 19299 rvsoc.clkn
.sym 19302 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 19303 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 19304 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 19305 $abc$63045$new_ys__n5038_
.sym 19306 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19307 rvsoc.uart0.div[10]
.sym 19308 $abc$63045$new_ys__n5044_
.sym 19311 rvsoc.cpu0.mulhu_val[13]
.sym 19312 rvsoc.data_wdata[20]
.sym 19313 rvsoc.mem_vdata[1][15]
.sym 19314 rvsoc.mem_vdata[3][9]
.sym 19315 rvsoc.mem_vdata[1][21]
.sym 19317 $abc$63045$new_n3222_
.sym 19318 rvsoc.uart0.status[14]
.sym 19319 rvsoc.data_wst[2]
.sym 19321 rvsoc.mem_vdata[1][19]
.sym 19322 rvsoc.dram.adrs[7]
.sym 19323 rvsoc.data_adrs[2]
.sym 19324 rvsoc.dram.we
.sym 19329 rvsoc.data_wdata[21]
.sym 19331 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 19332 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 19335 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 19336 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 19348 rvsoc.data_wdata[11]
.sym 19353 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 19359 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 19360 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 19361 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 19363 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19364 rvsoc.uart0.cfg[12]
.sym 19367 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 19370 rvsoc.data_adrs[2]
.sym 19371 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19372 rvsoc.uart0.status[12]
.sym 19373 rvsoc.data_adrs[3]
.sym 19387 rvsoc.data_adrs[3]
.sym 19388 rvsoc.data_adrs[2]
.sym 19389 rvsoc.uart0.cfg[12]
.sym 19390 rvsoc.uart0.status[12]
.sym 19399 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19400 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 19401 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 19402 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 19411 rvsoc.data_wdata[11]
.sym 19417 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 19418 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 19419 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19420 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 19421 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 19422 rvsoc.clkn
.sym 19424 rvsoc.cpu0.F_insn_typ[10]
.sym 19425 rvsoc.cpu0.F_insn_typ[9]
.sym 19426 rvsoc.cpu0.F_insn_typ[11]
.sym 19427 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 19428 rvsoc.cpu0.F_insn_typ[6]
.sym 19429 rvsoc.cpu0.F_insn_typ[8]
.sym 19430 $abc$63045$new_ys__n5034_
.sym 19431 $abc$63045$new_n4069_
.sym 19434 rvsoc.cpu0.mulhu_val[21]
.sym 19435 $abc$63045$new_ys__n2886_
.sym 19436 rvsoc.mem_vdata[1][24]
.sym 19437 rvsoc.uart0.div[10]
.sym 19439 rvsoc.data_wdata[14]
.sym 19440 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 19442 $abc$63045$new_n3204_
.sym 19446 rvsoc.data_wst[0]
.sym 19448 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 19450 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 19451 rvsoc.cpu0.F_insn_typ[8]
.sym 19452 rvsoc.cpu0.D_insn_typ[10]
.sym 19454 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19456 rvsoc.cpu0.F_insn_typ[12]
.sym 19457 $abc$63045$new_ys__n2744_inv_
.sym 19458 rvsoc.cpu0.F_insn_typ[0]
.sym 19468 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 19469 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 19474 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 19475 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 19478 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19492 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 19498 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 19499 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 19500 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19501 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 19504 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 19505 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19506 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 19507 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 19510 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 19511 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 19512 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19513 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 19516 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 19517 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19518 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 19519 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 19522 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19523 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 19524 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 19525 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 19528 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 19529 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19530 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 19531 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 19534 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 19535 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 19536 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 19537 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 19544 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 19545 rvsoc.clka
.sym 19546 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 19547 rvsoc.cpu0.F_insn_typ[4]
.sym 19548 rvsoc.cpu0.F_insn_typ[5]
.sym 19549 rvsoc.cpu0.F_insn_typ[1]
.sym 19550 rvsoc.cpu0.F_insn_typ[14]
.sym 19551 $abc$63045$new_ys__n2208_
.sym 19553 $abc$63045$new_ys__n11140_
.sym 19557 rvsoc.cpu0.mulhu_val[29]
.sym 19558 rvsoc.cpu0.D_insn_typ[10]
.sym 19560 $abc$63045$new_ys__n5034_
.sym 19562 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 19563 rvsoc.mem_vdata[1][1]
.sym 19564 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 19566 $abc$63045$new_n4079_
.sym 19567 rvsoc.cpu0.F_insn_typ[15]
.sym 19568 $abc$63045$new_ys__n3048_inv_
.sym 19569 $abc$63045$new_n3244_
.sym 19572 $abc$63045$new_ys__n746_
.sym 19573 rvsoc.data_wdata[0]
.sym 19575 rvsoc.cpu0.E_op1[31]
.sym 19576 rvsoc.cpu0.D_insn_typ[7]
.sym 19578 $abc$63045$new_n5234_
.sym 19579 $abc$63045$new_n5093_
.sym 19588 rvsoc.cpu0.F_insn_typ[12]
.sym 19589 rvsoc.cpu0.F_insn_typ[0]
.sym 19590 $abc$63045$new_ys__n2744_inv_
.sym 19592 rvsoc.cpu0.F_insn_typ[2]
.sym 19596 rvsoc.cpu0.F_insn_typ[10]
.sym 19598 rvsoc.cpu0.F_insn_typ[13]
.sym 19599 rvsoc.cpu0.F_insn_typ[15]
.sym 19600 rvsoc.cpu0.F_insn_typ[6]
.sym 19601 rvsoc.data_wdata[31]
.sym 19602 rvsoc.data_wdata[7]
.sym 19604 rvsoc.cpu0.F_insn_typ[4]
.sym 19605 rvsoc.cpu0.F_insn_typ[5]
.sym 19606 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 19609 rvsoc.data_wdata[12]
.sym 19614 rvsoc.cpu0.F_insn_typ[1]
.sym 19615 $abc$63045$new_n3004_
.sym 19627 rvsoc.data_wdata[7]
.sym 19633 rvsoc.cpu0.F_insn_typ[4]
.sym 19634 rvsoc.cpu0.F_insn_typ[6]
.sym 19635 rvsoc.cpu0.F_insn_typ[12]
.sym 19636 rvsoc.cpu0.F_insn_typ[5]
.sym 19639 rvsoc.cpu0.F_insn_typ[13]
.sym 19640 rvsoc.cpu0.F_insn_typ[15]
.sym 19641 rvsoc.cpu0.F_insn_typ[10]
.sym 19642 rvsoc.cpu0.F_insn_typ[2]
.sym 19651 rvsoc.cpu0.F_insn_typ[0]
.sym 19652 $abc$63045$new_ys__n2744_inv_
.sym 19653 rvsoc.cpu0.F_insn_typ[1]
.sym 19654 $abc$63045$new_n3004_
.sym 19657 rvsoc.data_wdata[31]
.sym 19665 rvsoc.data_wdata[12]
.sym 19667 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 19668 rvsoc.clkn
.sym 19671 $abc$63045$new_n5405_
.sym 19672 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 19673 rvsoc.cpu0.D_insn_typ[11]
.sym 19674 rvsoc.cpu0.D_insn_typ[8]
.sym 19677 $abc$63045$new_n5266_
.sym 19678 $abc$63045$new_n2914_
.sym 19680 rvsoc.cpu0.D_insn_typ[13]
.sym 19681 $abc$63045$new_n2914_
.sym 19684 rvsoc.mem_vdata[1][18]
.sym 19685 $abc$63045$new_ys__n2256_
.sym 19686 rvsoc.mem_vdata[15][9]
.sym 19687 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 19691 rvsoc.data_adrs[3]
.sym 19692 $abc$63045$new_ys__n2143_inv_
.sym 19694 $abc$63045$new_n5373_
.sym 19695 rvsoc.cpu0.D_insn_typ[8]
.sym 19696 rvsoc.cpu0.F_insn_typ[14]
.sym 19697 rvsoc.cpu0.D_op3[0]
.sym 19698 rvsoc.mem_rcode[26]
.sym 19699 rvsoc.cpu0.D_op3[1]
.sym 19700 rvsoc.cpu0.D_op3[5]
.sym 19701 rvsoc.cpu0.D_op3[4]
.sym 19702 $abc$63045$new_ys__n3329_inv_
.sym 19703 rvsoc.code_adrs[29]
.sym 19704 rvsoc.cpu0.D_insn_typ[12]
.sym 19711 rvsoc.cpu0.F_insn_typ[3]
.sym 19713 rvsoc.cpu0.F_insn_typ[7]
.sym 19719 rvsoc.cpu0.F_insn_typ[4]
.sym 19720 rvsoc.cpu0.F_insn_typ[5]
.sym 19721 rvsoc.cpu0.F_insn_typ[8]
.sym 19722 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 19723 rvsoc.cpu0.F_insn_typ[13]
.sym 19728 rvsoc.cpu0.F_insn_typ[12]
.sym 19729 rvsoc.cpu0.F_insn_typ[10]
.sym 19730 rvsoc.cpu0.F_insn_typ[0]
.sym 19731 rvsoc.cpu0.F_insn_typ[12]
.sym 19735 rvsoc.cpu0.F_insn_typ[15]
.sym 19744 rvsoc.cpu0.F_insn_typ[7]
.sym 19750 rvsoc.cpu0.F_insn_typ[12]
.sym 19756 rvsoc.cpu0.F_insn_typ[10]
.sym 19764 rvsoc.cpu0.F_insn_typ[13]
.sym 19768 rvsoc.cpu0.F_insn_typ[5]
.sym 19769 rvsoc.cpu0.F_insn_typ[8]
.sym 19770 rvsoc.cpu0.F_insn_typ[12]
.sym 19771 rvsoc.cpu0.F_insn_typ[4]
.sym 19775 rvsoc.cpu0.F_insn_typ[3]
.sym 19783 rvsoc.cpu0.F_insn_typ[15]
.sym 19786 rvsoc.cpu0.F_insn_typ[0]
.sym 19790 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 19791 rvsoc.clka
.sym 19792 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 19793 $abc$63045$new_n5263_
.sym 19794 rvsoc.cpu0.D_op3[5]
.sym 19795 $abc$63045$new_n5379_
.sym 19796 $abc$63045$new_n5234_
.sym 19797 rvsoc.cpu0.D_op3[21]
.sym 19798 $abc$63045$new_n5265_
.sym 19799 $abc$63045$new_n5262_
.sym 19800 $abc$63045$new_ys__n3297_inv_
.sym 19803 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 19804 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 19805 $abc$63045$new_ys__n44_
.sym 19806 rvsoc.data_wdata[1]
.sym 19807 $abc$63045$new_n5096_
.sym 19808 rvsoc.cpu0.D_insn_typ[11]
.sym 19809 rvsoc.cpu0.D_insn_typ[12]
.sym 19811 rvsoc.data_adrs[2]
.sym 19813 rvsoc.cpu0.D_funct3[2]
.sym 19814 rvsoc.cpu0.E_mul_lolo[5]
.sym 19815 $abc$63045$new_ys__n2556_inv_
.sym 19816 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[13]
.sym 19817 $abc$63045$new_ys__n3053_inv_
.sym 19818 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 19819 rvsoc.cpu0.mulhu_val[5]
.sym 19820 rvsoc.cpu0.D_insn_typ[13]
.sym 19822 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 19823 $abc$63045$new_n5107_
.sym 19824 rvsoc.cpu0.D_insn_typ[3]
.sym 19825 $abc$63045$new_ys__n2405_inv_
.sym 19826 $abc$63045$new_ys__n3457_
.sym 19827 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 19828 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 19835 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 19836 $abc$63045$new_ys__n3457_
.sym 19838 $abc$63045$new_n5397_
.sym 19839 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[4]
.sym 19840 $abc$63045$new_ys__n3287_inv_
.sym 19843 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[1]
.sym 19844 $abc$63045$new_ys__n3295_inv_
.sym 19845 rvsoc.data_wdata[0]
.sym 19846 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[0]
.sym 19847 $abc$63045$new_ys__n3289_inv_
.sym 19849 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[1]
.sym 19850 $abc$63045$new_ys__n2887_
.sym 19852 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 19854 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 19855 $abc$63045$new_ys__n2887_
.sym 19856 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[4]
.sym 19857 rvsoc.data_wdata[4]
.sym 19858 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[12]
.sym 19859 $abc$63045$new_n5096_
.sym 19860 rvsoc.data_wdata[1]
.sym 19861 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 19863 rvsoc.cpu0.mulhu_val[12]
.sym 19864 rvsoc.cpu0.E_op1[31]
.sym 19865 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[0]
.sym 19867 $abc$63045$new_ys__n2887_
.sym 19868 rvsoc.data_wdata[1]
.sym 19869 $abc$63045$new_ys__n3289_inv_
.sym 19873 $abc$63045$new_ys__n3295_inv_
.sym 19875 rvsoc.data_wdata[4]
.sym 19876 $abc$63045$new_ys__n2887_
.sym 19879 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 19880 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[4]
.sym 19881 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[4]
.sym 19886 $abc$63045$new_ys__n3457_
.sym 19888 $abc$63045$new_n5397_
.sym 19891 $abc$63045$new_n5096_
.sym 19892 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[12]
.sym 19893 rvsoc.cpu0.mulhu_val[12]
.sym 19894 rvsoc.cpu0.E_op1[31]
.sym 19898 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[1]
.sym 19899 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 19900 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[1]
.sym 19903 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 19904 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[0]
.sym 19905 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[0]
.sym 19910 $abc$63045$new_ys__n3287_inv_
.sym 19911 $abc$63045$new_ys__n2887_
.sym 19912 rvsoc.data_wdata[0]
.sym 19913 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 19914 rvsoc.clka
.sym 19915 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 19916 $abc$63045$new_ys__n3293_inv_
.sym 19917 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[9]
.sym 19918 $abc$63045$new_ys__n3309_inv_
.sym 19919 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[5]
.sym 19920 $abc$63045$new_n6082_
.sym 19921 $abc$63045$new_ys__n7003_
.sym 19922 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[4]
.sym 19923 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[0]
.sym 19926 rvsoc.cpu0.D_insn_typ[12]
.sym 19929 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[11]
.sym 19931 $abc$63045$new_ys__n3046_inv_
.sym 19932 $abc$63045$new_ys__n3457_
.sym 19933 rvsoc.cpu0.D_insn_typ[0]
.sym 19936 $abc$63045$new_n5578_
.sym 19937 $abc$63045$new_n2912_
.sym 19940 $abc$63045$new_ys__n11273_
.sym 19942 rvsoc.data_wdata[27]
.sym 19943 rvsoc.data_wdata[5]
.sym 19944 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[12]
.sym 19945 $abc$63045$new_ys__n3050_inv_
.sym 19946 rvsoc.cpu0.F_insn[8]
.sym 19947 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 19948 $abc$63045$new_ys__n3454_
.sym 19949 rvsoc.cpu0.mulhu_val[12]
.sym 19950 $abc$63045$new_ys__n2744_inv_
.sym 19951 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 19957 $abc$63045$new_ys__n2256_
.sym 19959 $abc$63045$new_n5383_
.sym 19960 $abc$63045$new_n5396_
.sym 19963 $abc$63045$new_n5096_
.sym 19965 $abc$63045$new_n5136_
.sym 19966 $abc$63045$new_n5373_
.sym 19967 rvsoc.data_adrs[2]
.sym 19968 rvsoc.data_adrs[3]
.sym 19970 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 19971 $abc$63045$new_n3125_
.sym 19974 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[13]
.sym 19975 $abc$63045$new_ys__n7632_inv_
.sym 19976 $abc$63045$new_ys__n3454_
.sym 19977 $abc$63045$new_n6082_
.sym 19978 $abc$63045$new_n5380_
.sym 19980 $abc$63045$new_ys__n7630_inv_
.sym 19981 rvsoc.cpu0.E_op1[31]
.sym 19983 rvsoc.gpio0.dir[1]
.sym 19984 $abc$63045$new_n5386_
.sym 19985 $abc$63045$new_n5393_
.sym 19986 rvsoc.cpu0.mulhu_val[13]
.sym 19988 rvsoc.data_wdata[1]
.sym 19990 $abc$63045$new_n5373_
.sym 19991 $abc$63045$new_n5380_
.sym 19992 $abc$63045$new_n5383_
.sym 19993 $abc$63045$new_ys__n7630_inv_
.sym 19996 $abc$63045$new_n5136_
.sym 19997 rvsoc.data_wdata[1]
.sym 19998 $abc$63045$new_ys__n3454_
.sym 19999 $abc$63045$new_n6082_
.sym 20002 rvsoc.cpu0.mulhu_val[13]
.sym 20003 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[13]
.sym 20004 $abc$63045$new_n5096_
.sym 20005 rvsoc.cpu0.E_op1[31]
.sym 20008 $abc$63045$new_n5396_
.sym 20009 $abc$63045$new_n5386_
.sym 20010 $abc$63045$new_n5393_
.sym 20011 $abc$63045$new_ys__n7632_inv_
.sym 20014 $abc$63045$new_n5373_
.sym 20015 $abc$63045$new_ys__n7630_inv_
.sym 20016 $abc$63045$new_n5383_
.sym 20017 $abc$63045$new_n5380_
.sym 20020 rvsoc.data_adrs[2]
.sym 20021 $abc$63045$new_ys__n2256_
.sym 20022 $abc$63045$new_n3125_
.sym 20023 rvsoc.data_adrs[3]
.sym 20026 rvsoc.data_wdata[1]
.sym 20027 rvsoc.gpio0.dir[1]
.sym 20028 $abc$63045$new_ys__n2256_
.sym 20032 $abc$63045$new_n5396_
.sym 20033 $abc$63045$new_n5386_
.sym 20034 $abc$63045$new_n5393_
.sym 20035 $abc$63045$new_ys__n7632_inv_
.sym 20037 rvsoc.clka
.sym 20038 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20039 $abc$63045$new_n5359_
.sym 20040 $abc$63045$new_n5232_
.sym 20041 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[13]
.sym 20042 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[13]
.sym 20043 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[3]
.sym 20044 $abc$63045$new_n5168_
.sym 20045 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[9]
.sym 20046 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[1]
.sym 20048 rvsoc.code_adrs[30]
.sym 20049 rvsoc.code_adrs[30]
.sym 20051 rvsoc.data_wdata[8]
.sym 20052 $abc$63045$new_ys__n41_inv_
.sym 20053 $abc$63045$new_n6078_
.sym 20054 $abc$63045$new_n6078_
.sym 20055 rvsoc.gpio0.data[1]
.sym 20056 rvsoc.data_wdata[12]
.sym 20059 rvsoc.cpu0.D_insn_typ[0]
.sym 20060 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[5]
.sym 20061 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20062 $abc$63045$new_n6081_
.sym 20063 $abc$63045$new_n6136_
.sym 20064 $abc$63045$new_n6126_
.sym 20065 $abc$63045$new_n5101_
.sym 20066 $abc$63045$new_n5234_
.sym 20067 rvsoc.cpu0.E_op1[31]
.sym 20068 rvsoc.data_wdata[13]
.sym 20069 $abc$63045$new_n5267_
.sym 20070 rvsoc.data_wdata[6]
.sym 20071 $abc$63045$new_n5093_
.sym 20072 $abc$63045$new_n6101_
.sym 20073 $abc$63045$new_n5084_
.sym 20074 rvsoc.data_wdata[4]
.sym 20080 $abc$63045$new_ys__n2143_inv_
.sym 20082 $abc$63045$new_n5410_
.sym 20083 $abc$63045$new_ys__n3454_
.sym 20084 rvsoc.cpu0.mulhu_val[1]
.sym 20085 $abc$63045$new_n5922_
.sym 20086 $abc$63045$new_n5407_
.sym 20090 $abc$63045$new_ys__n3457_
.sym 20091 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 20092 rvsoc.data_wdata[13]
.sym 20093 $abc$63045$new_n5357_
.sym 20094 $abc$63045$new_n3125_
.sym 20097 $abc$63045$new_ys__n3449_
.sym 20099 $abc$63045$new_ys__n41_inv_
.sym 20102 rvsoc.gpio0.data[1]
.sym 20107 rvsoc.data_wdata[1]
.sym 20110 rvsoc.data_wdata[9]
.sym 20113 rvsoc.data_wdata[1]
.sym 20114 $abc$63045$new_ys__n3449_
.sym 20115 rvsoc.cpu0.mulhu_val[1]
.sym 20116 $abc$63045$new_ys__n3457_
.sym 20119 rvsoc.data_wdata[13]
.sym 20121 $abc$63045$new_ys__n3454_
.sym 20125 $abc$63045$new_n5410_
.sym 20126 $abc$63045$new_ys__n3457_
.sym 20132 $abc$63045$new_ys__n2143_inv_
.sym 20133 $abc$63045$new_ys__n41_inv_
.sym 20138 rvsoc.data_wdata[9]
.sym 20139 $abc$63045$new_n5357_
.sym 20140 $abc$63045$new_ys__n3449_
.sym 20143 $abc$63045$new_ys__n3454_
.sym 20145 rvsoc.data_wdata[9]
.sym 20150 $abc$63045$new_n5922_
.sym 20151 rvsoc.gpio0.data[1]
.sym 20152 $abc$63045$new_n3125_
.sym 20155 rvsoc.data_wdata[13]
.sym 20156 $abc$63045$new_n5407_
.sym 20157 $abc$63045$new_ys__n3449_
.sym 20159 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 20160 rvsoc.clkn
.sym 20162 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[13]
.sym 20163 $abc$63045$new_n5267_
.sym 20164 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[13]
.sym 20165 $abc$63045$new_n5576_
.sym 20166 $abc$63045$new_n5556_
.sym 20167 $abc$63045$new_n5200_
.sym 20168 $abc$63045$new_ys__n7666_inv_
.sym 20169 $abc$63045$new_n5101_
.sym 20171 rvsoc.cpu0.D_op1[12]
.sym 20172 rvsoc.cpu0.D_op1[12]
.sym 20174 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20175 rvsoc.cpu0.E_insn[25]
.sym 20177 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[13]
.sym 20178 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 20179 $abc$63045$new_ys__n7007_
.sym 20180 $PACKER_VCC_NET
.sym 20181 $abc$63045$new_n4956_
.sym 20182 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20183 $abc$63045$new_n6090_
.sym 20185 rvsoc.cpu0.D_insn[9]
.sym 20186 rvsoc.cpu0.F_insn_typ[14]
.sym 20187 rvsoc.data_wdata[3]
.sym 20188 rvsoc.cpu0.D_insn_typ[8]
.sym 20189 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20190 $abc$63045$new_n5548_
.sym 20191 rvsoc.code_adrs[29]
.sym 20193 $abc$63045$new_ys__n3329_inv_
.sym 20194 rvsoc.cpu0.mulhu_val[28]
.sym 20195 rvsoc.cpu0.mulhu_val[27]
.sym 20196 rvsoc.data_wdata[9]
.sym 20197 rvsoc.cpu0.mulhu_val[0]
.sym 20205 $abc$63045$new_ys__n3457_
.sym 20206 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20209 $abc$63045$new_ys__n44_
.sym 20212 rvsoc.cpu0.E_insn_typ[6]
.sym 20213 $abc$63045$new_ys__n3457_
.sym 20214 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20215 rvsoc.code_adrs[29]
.sym 20216 $abc$63045$new_ys__n3452_
.sym 20217 $abc$63045$new_ys__n3449_
.sym 20218 rvsoc.cpu0.mulhu_val[9]
.sym 20219 rvsoc.data_wdata[29]
.sym 20220 $abc$63045$new_n5574_
.sym 20222 $abc$63045$new_ys__n3454_
.sym 20224 rvsoc.cpu0.mulhu_val[6]
.sym 20225 $abc$63045$new_ys__n2143_inv_
.sym 20228 rvsoc.cpu0.E_insn[3]
.sym 20230 rvsoc.data_wdata[6]
.sym 20231 rvsoc.cpu0.E_insn_typ[2]
.sym 20232 rvsoc.cpu0.mulhu_val[29]
.sym 20233 $abc$63045$new_n5084_
.sym 20237 $abc$63045$new_n5574_
.sym 20238 rvsoc.data_wdata[29]
.sym 20239 $abc$63045$new_ys__n3449_
.sym 20243 $abc$63045$new_ys__n3457_
.sym 20244 $abc$63045$new_ys__n3454_
.sym 20245 rvsoc.cpu0.mulhu_val[29]
.sym 20248 $abc$63045$new_ys__n2143_inv_
.sym 20249 $abc$63045$new_n5084_
.sym 20250 $abc$63045$new_ys__n44_
.sym 20254 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20255 rvsoc.cpu0.E_insn_typ[6]
.sym 20256 rvsoc.cpu0.E_insn_typ[2]
.sym 20257 rvsoc.cpu0.E_insn[3]
.sym 20260 rvsoc.data_wdata[6]
.sym 20261 $abc$63045$new_ys__n3449_
.sym 20262 $abc$63045$new_ys__n3457_
.sym 20263 rvsoc.cpu0.mulhu_val[6]
.sym 20266 $abc$63045$new_ys__n3457_
.sym 20267 rvsoc.cpu0.mulhu_val[9]
.sym 20268 $abc$63045$new_ys__n3454_
.sym 20273 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20274 $abc$63045$new_ys__n3452_
.sym 20278 rvsoc.code_adrs[29]
.sym 20282 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20283 rvsoc.clka
.sym 20285 $abc$63045$new_n5462_
.sym 20286 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[5]
.sym 20287 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[3]
.sym 20288 $abc$63045$new_n5555_
.sym 20289 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[11]
.sym 20290 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[11]
.sym 20291 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[6]
.sym 20292 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[0]
.sym 20293 rvsoc.cpu0.D_op1[14]
.sym 20295 rvsoc.data_wdata[15]
.sym 20296 rvsoc.cpu0.D_op1[14]
.sym 20297 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 20298 rvsoc.cpu0.umul_lhhl[6]
.sym 20299 rvsoc.cpu0.E_insn_typ[6]
.sym 20300 rvsoc.cpu0.D_op2[8]
.sym 20301 $abc$63045$new_ys__n7025_
.sym 20302 rvsoc.cpu0.D_op1[19]
.sym 20303 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[13]
.sym 20304 rvsoc.cpu0.umul_lhhl[2]
.sym 20305 $abc$63045$new_ys__n3454_
.sym 20306 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 20307 rvsoc.cpu0.D_op2[10]
.sym 20309 rvsoc.cpu0.mulhu_val[25]
.sym 20310 $abc$63045$new_ys__n3457_
.sym 20311 $abc$63045$new_ys__n2405_inv_
.sym 20312 $abc$63045$new_ys__n3454_
.sym 20313 $abc$63045$new_ys__n7018_
.sym 20314 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[6]
.sym 20315 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 20316 $abc$63045$new_ys__n3053_inv_
.sym 20317 rvsoc.cpu0.D_op1[9]
.sym 20318 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 20319 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20320 rvsoc.cpu0.mulhu_val[5]
.sym 20327 rvsoc.cpu0.mulhu_val[25]
.sym 20329 $abc$63045$new_ys__n3454_
.sym 20332 $abc$63045$new_ys__n3449_
.sym 20336 $abc$63045$new_ys__n3457_
.sym 20337 $abc$63045$new_ys__n3454_
.sym 20339 rvsoc.data_wdata[25]
.sym 20340 rvsoc.data_wdata[27]
.sym 20344 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 20346 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 20347 rvsoc.cpu0.mulhu_val[20]
.sym 20349 rvsoc.data_wdata[20]
.sym 20350 $abc$63045$new_ys__n2887_
.sym 20351 $abc$63045$new_ys__n3337_inv_
.sym 20353 $abc$63045$new_n5482_
.sym 20354 rvsoc.cpu0.mulhu_val[28]
.sym 20355 rvsoc.cpu0.mulhu_val[27]
.sym 20356 $abc$63045$new_n5554_
.sym 20357 rvsoc.data_wdata[20]
.sym 20359 $abc$63045$new_ys__n3454_
.sym 20360 rvsoc.cpu0.mulhu_val[28]
.sym 20362 $abc$63045$new_ys__n3457_
.sym 20365 $abc$63045$new_ys__n2887_
.sym 20366 $abc$63045$new_ys__n3337_inv_
.sym 20368 rvsoc.data_wdata[25]
.sym 20372 rvsoc.data_wdata[27]
.sym 20373 $abc$63045$new_ys__n3449_
.sym 20374 $abc$63045$new_n5554_
.sym 20377 $abc$63045$new_ys__n3457_
.sym 20379 rvsoc.cpu0.mulhu_val[20]
.sym 20380 $abc$63045$new_ys__n3454_
.sym 20385 rvsoc.data_wdata[20]
.sym 20386 $abc$63045$new_ys__n3454_
.sym 20389 rvsoc.data_wdata[20]
.sym 20390 $abc$63045$new_n5482_
.sym 20392 $abc$63045$new_ys__n3449_
.sym 20396 $abc$63045$new_ys__n3454_
.sym 20397 rvsoc.cpu0.mulhu_val[27]
.sym 20398 $abc$63045$new_ys__n3457_
.sym 20401 rvsoc.cpu0.mulhu_val[25]
.sym 20402 $abc$63045$new_ys__n3454_
.sym 20403 $abc$63045$new_ys__n3457_
.sym 20405 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 20406 rvsoc.clka
.sym 20407 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 20408 $abc$63045$new_n6119_
.sym 20409 $abc$63045$new_n5558_
.sym 20410 $abc$63045$new_n5484_
.sym 20411 $abc$63045$new_n5528_
.sym 20412 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[4]
.sym 20413 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[4]
.sym 20414 $abc$63045$new_n5536_
.sym 20415 $abc$63045$new_n6116_
.sym 20416 rvsoc.cpu0.D_op1[19]
.sym 20417 rvsoc.cpu0.D_op1[30]
.sym 20418 rvsoc.cpu0.D_op1[30]
.sym 20419 rvsoc.cpu0.D_op1[19]
.sym 20420 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 20421 rvsoc.cpu0.E_op1[10]
.sym 20422 rvsoc.cpu0.umul_lhhl[9]
.sym 20423 rvsoc.cpu0.umul_lhhl[11]
.sym 20424 rvsoc.cpu0.D_op3[25]
.sym 20425 $abc$63045$new_ys__n3457_
.sym 20426 $abc$63045$new_ys__n2887_
.sym 20427 $abc$63045$new_n5462_
.sym 20428 rvsoc.data_wdata[27]
.sym 20429 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[5]
.sym 20430 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[7]
.sym 20431 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[7]
.sym 20432 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20433 $abc$63045$new_ys__n3050_inv_
.sym 20434 rvsoc.data_wdata[27]
.sym 20435 $abc$63045$new_ys__n11299_inv_
.sym 20436 rvsoc.data_wdata[29]
.sym 20437 $abc$63045$new_ys__n3337_inv_
.sym 20438 rvsoc.cpu0.F_insn[8]
.sym 20439 $abc$63045$new_ys__n3457_
.sym 20440 $abc$63045$new_ys__n11273_
.sym 20441 rvsoc.cpu0.D_op1[13]
.sym 20442 $abc$63045$new_ys__n2744_inv_
.sym 20443 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 20449 $abc$63045$new_n5564_
.sym 20453 rvsoc.data_wdata[25]
.sym 20454 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20455 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[3]
.sym 20458 $abc$63045$new_ys__n7017_
.sym 20460 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 20461 $abc$63045$new_ys__n3449_
.sym 20462 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20463 $abc$63045$new_ys__n3457_
.sym 20464 $abc$63045$new_n5534_
.sym 20465 rvsoc.cpu0.F_insn[20]
.sym 20466 rvsoc.data_wdata[28]
.sym 20467 $abc$63045$new_ys__n3046_inv_
.sym 20468 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[3]
.sym 20471 $abc$63045$new_n5470_
.sym 20472 $abc$63045$new_ys__n3454_
.sym 20474 $abc$63045$new_n5096_
.sym 20475 $abc$63045$new_ys__n7646_inv_
.sym 20477 $abc$63045$new_n5473_
.sym 20480 $abc$63045$new_n6116_
.sym 20482 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 20484 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[3]
.sym 20485 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[3]
.sym 20488 $abc$63045$new_n5473_
.sym 20489 $abc$63045$new_n5470_
.sym 20490 $abc$63045$new_ys__n7646_inv_
.sym 20491 $abc$63045$new_n6116_
.sym 20494 $abc$63045$new_ys__n3046_inv_
.sym 20496 rvsoc.cpu0.F_insn[20]
.sym 20497 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20500 $abc$63045$new_ys__n7646_inv_
.sym 20501 $abc$63045$new_n5470_
.sym 20502 $abc$63045$new_n5473_
.sym 20503 $abc$63045$new_n6116_
.sym 20506 $abc$63045$new_n5096_
.sym 20508 $abc$63045$new_ys__n7017_
.sym 20509 $abc$63045$new_ys__n3457_
.sym 20512 rvsoc.data_wdata[28]
.sym 20513 $abc$63045$new_n5564_
.sym 20514 $abc$63045$new_ys__n3449_
.sym 20519 $abc$63045$new_ys__n3454_
.sym 20520 rvsoc.data_wdata[25]
.sym 20524 $abc$63045$new_ys__n3449_
.sym 20525 rvsoc.data_wdata[25]
.sym 20527 $abc$63045$new_n5534_
.sym 20529 rvsoc.clka
.sym 20530 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20531 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[12]
.sym 20532 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[12]
.sym 20533 $abc$63045$new_n5566_
.sym 20534 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[9]
.sym 20535 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[8]
.sym 20536 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 20537 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[10]
.sym 20538 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[9]
.sym 20539 $abc$63045$new_ys__n3049_inv_
.sym 20540 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[4]
.sym 20542 $abc$63045$new_ys__n3049_inv_
.sym 20543 rvsoc.cpu0.cpu_rs2[11]
.sym 20544 $abc$63045$new_ys__n7017_
.sym 20545 rvsoc.cpu0.cpu_rs2[14]
.sym 20546 $abc$63045$new_ys__n11270_
.sym 20548 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20549 rvsoc.data_wdata[25]
.sym 20550 $abc$63045$new_n3700_
.sym 20551 rvsoc.cpu0.umul_lhhl[23]
.sym 20552 $abc$63045$new_ys__n3449_
.sym 20553 rvsoc.cpu0.umul_lhhl[16]
.sym 20554 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20555 rvsoc.data_wdata[13]
.sym 20556 rvsoc.cpu0.D_op1[10]
.sym 20557 $abc$63045$new_n5526_
.sym 20558 $abc$63045$new_ys__n3042_inv_
.sym 20559 $abc$63045$new_n5093_
.sym 20560 $abc$63045$new_n6136_
.sym 20561 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 20562 $abc$63045$new_n6126_
.sym 20563 rvsoc.cpu0.D_op1[26]
.sym 20564 $abc$63045$new_n6126_
.sym 20566 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 20575 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 20579 $abc$63045$new_ys__n3054_
.sym 20582 $abc$63045$new_ys__n3454_
.sym 20583 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 20585 $abc$63045$auto$simplemap.cc:256:simplemap_eqne$18002
.sym 20586 $abc$63045$new_ys__n3053_inv_
.sym 20588 $abc$63045$new_n2956_
.sym 20589 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 20591 $abc$63045$new_ys__n2883_
.sym 20592 rvsoc.data_wdata[28]
.sym 20593 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[8]
.sym 20594 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[10]
.sym 20595 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[10]
.sym 20596 rvsoc.cpu0.F_insn[29]
.sym 20597 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[8]
.sym 20598 rvsoc.resetn
.sym 20599 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[9]
.sym 20600 rvsoc.cpu0.F_insn[30]
.sym 20601 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20603 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[9]
.sym 20605 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[9]
.sym 20607 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[9]
.sym 20608 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 20611 rvsoc.cpu0.F_insn[29]
.sym 20612 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20613 $abc$63045$new_ys__n3053_inv_
.sym 20617 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[10]
.sym 20618 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[10]
.sym 20620 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 20625 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 20630 $abc$63045$new_ys__n3054_
.sym 20631 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20632 rvsoc.cpu0.F_insn[30]
.sym 20635 rvsoc.resetn
.sym 20636 $abc$63045$new_n2956_
.sym 20637 $abc$63045$new_ys__n2883_
.sym 20641 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[8]
.sym 20642 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[8]
.sym 20643 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 20647 $abc$63045$new_ys__n3454_
.sym 20650 rvsoc.data_wdata[28]
.sym 20652 rvsoc.clka
.sym 20653 $abc$63045$auto$simplemap.cc:256:simplemap_eqne$18002
.sym 20654 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[2]
.sym 20655 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 20656 $abc$63045$new_n5546_
.sym 20657 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[0]
.sym 20658 rvsoc.cpu0.D_insn_typ[1]
.sym 20659 rvsoc.cpu0.D_insn[8]
.sym 20660 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[3]
.sym 20661 $abc$63045$new_n5526_
.sym 20662 rvsoc.data_wdata[26]
.sym 20663 $abc$63045$new_n3711_
.sym 20664 rvsoc.cpu0.D_op1[31]
.sym 20665 rvsoc.data_wdata[26]
.sym 20667 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 20668 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20669 rvsoc.cpu0.E_insn_typ[8]
.sym 20670 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 20671 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 20672 rvsoc.cpu0.umul_lhhl[30]
.sym 20673 $abc$63045$new_ys__n4162_
.sym 20674 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 20675 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 20676 rvsoc.cpu0.D_op2[6]
.sym 20677 $abc$63045$new_ys__n3343_inv_
.sym 20678 rvsoc.cpu0.mulhu_val[26]
.sym 20679 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20680 $abc$63045$new_ys__n3329_inv_
.sym 20681 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 20682 rvsoc.cpu0.E_rd[2]
.sym 20683 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[3]
.sym 20684 rvsoc.data_wdata[22]
.sym 20685 rvsoc.cpu0.D_insn_typ[8]
.sym 20686 rvsoc.cpu0.D_op1[7]
.sym 20687 $abc$63045$new_n5441_
.sym 20688 rvsoc.cpu0.D_op1[12]
.sym 20689 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20697 rvsoc.cpu0.F_insn[23]
.sym 20700 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20703 $abc$63045$new_ys__n3050_inv_
.sym 20704 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20706 $abc$63045$new_ys__n3047_inv_
.sym 20709 $abc$63045$new_ys__n3454_
.sym 20711 rvsoc.cpu0.E_rd[4]
.sym 20712 $abc$63045$new_ys__n3048_inv_
.sym 20713 rvsoc.cpu0.F_insn[22]
.sym 20715 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 20716 rvsoc.cpu0.D_op1[10]
.sym 20717 $abc$63045$new_ys__n3457_
.sym 20718 $abc$63045$new_ys__n3042_inv_
.sym 20719 rvsoc.cpu0.F_insn[21]
.sym 20721 rvsoc.cpu0.mulhu_val[21]
.sym 20722 rvsoc.cpu0.F_insn[24]
.sym 20723 $abc$63045$new_ys__n3049_inv_
.sym 20724 rvsoc.cpu0.F_insn[16]
.sym 20729 $abc$63045$new_ys__n3454_
.sym 20730 $abc$63045$new_ys__n3457_
.sym 20731 rvsoc.cpu0.mulhu_val[21]
.sym 20734 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20736 $abc$63045$new_ys__n3042_inv_
.sym 20737 rvsoc.cpu0.F_insn[16]
.sym 20740 rvsoc.cpu0.F_insn[23]
.sym 20741 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20743 $abc$63045$new_ys__n3049_inv_
.sym 20747 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20749 rvsoc.cpu0.E_rd[4]
.sym 20753 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20754 rvsoc.cpu0.F_insn[22]
.sym 20755 $abc$63045$new_ys__n3048_inv_
.sym 20758 $abc$63045$new_ys__n3050_inv_
.sym 20760 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20761 rvsoc.cpu0.F_insn[24]
.sym 20765 rvsoc.cpu0.D_op1[10]
.sym 20770 rvsoc.cpu0.F_insn[21]
.sym 20771 $abc$63045$new_ys__n3047_inv_
.sym 20772 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 20774 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 20775 rvsoc.clka
.sym 20776 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 20777 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[5]
.sym 20778 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[6]
.sym 20779 $abc$63045$new_n3691_
.sym 20780 $abc$63045$new_ys__n3331_inv_
.sym 20781 $abc$63045$new_n5495_
.sym 20782 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[8]
.sym 20783 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[5]
.sym 20784 $abc$63045$new_ys__n3329_inv_
.sym 20785 rvsoc.data_wdata[20]
.sym 20786 rvsoc.cpu0.mulhu_val[13]
.sym 20788 rvsoc.cpu0.D_op1[29]
.sym 20789 rvsoc.cpu0.cpu_rs1[11]
.sym 20790 $abc$63045$new_n3685_
.sym 20792 rvsoc.cpu0.D_op2[7]
.sym 20793 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[11]
.sym 20794 rvsoc.cpu0.F_insn[19]
.sym 20796 rvsoc.cpu0.F_insn[9]
.sym 20797 $abc$63045$new_ys__n3454_
.sym 20798 rvsoc.cpu0.F_insn[27]
.sym 20799 $abc$63045$new_ys__n2556_inv_
.sym 20800 rvsoc.cpu0.D_op2[14]
.sym 20801 rvsoc.cpu0.D_op1[9]
.sym 20802 $abc$63045$new_ys__n2405_inv_
.sym 20803 $abc$63045$new_ys__n3457_
.sym 20804 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[5]
.sym 20805 rvsoc.cpu0.D_op2[9]
.sym 20806 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 20807 rvsoc.resetn
.sym 20808 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 20810 rvsoc.cpu0.E_op1[10]
.sym 20811 $abc$63045$new_n3341_
.sym 20812 $abc$63045$new_ys__n3454_
.sym 20818 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[2]
.sym 20820 $abc$63045$new_ys__n2234_inv_
.sym 20821 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[0]
.sym 20823 rvsoc.cpu0.E_insn[28]
.sym 20826 $abc$63045$new_n5493_
.sym 20828 rvsoc.cpu0.E_insn[20]
.sym 20829 rvsoc.cpu0.E_insn_typ[8]
.sym 20831 $abc$63045$new_ys__n3449_
.sym 20832 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[3]
.sym 20833 rvsoc.resetn
.sym 20836 $abc$63045$new_ys__n3454_
.sym 20838 rvsoc.data_wdata[21]
.sym 20842 rvsoc.cpu0.E_rd[2]
.sym 20846 rvsoc.data_wdata[21]
.sym 20849 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20851 rvsoc.cpu0.E_insn_typ[8]
.sym 20852 rvsoc.cpu0.E_insn[28]
.sym 20854 rvsoc.cpu0.E_insn[20]
.sym 20858 rvsoc.resetn
.sym 20860 $abc$63045$new_ys__n2234_inv_
.sym 20864 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[0]
.sym 20869 rvsoc.cpu0.E_rd[2]
.sym 20872 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 20875 $abc$63045$new_ys__n3454_
.sym 20876 rvsoc.data_wdata[21]
.sym 20881 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[3]
.sym 20887 $abc$63045$new_ys__n3449_
.sym 20889 rvsoc.data_wdata[21]
.sym 20890 $abc$63045$new_n5493_
.sym 20894 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[2]
.sym 20898 rvsoc.clka
.sym 20900 rvsoc.cpu0.D_insn[23]
.sym 20901 $abc$63045$new_n5452_
.sym 20902 rvsoc.cpu0.D_insn_typ[9]
.sym 20903 $abc$63045$new_n3341_
.sym 20904 $abc$63045$new_n5441_
.sym 20905 $abc$63045$new_n5505_
.sym 20906 rvsoc.cpu0.D_insn[15]
.sym 20907 rvsoc.cpu0.D_insn[29]
.sym 20909 rvsoc.cpu0.mulhu_val[21]
.sym 20910 rvsoc.cpu0.E_insn_typ[8]
.sym 20912 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 20914 $abc$63045$new_ys__n2234_inv_
.sym 20915 $abc$63045$new_ys__n3331_inv_
.sym 20916 rvsoc.cpu0.D_op2[16]
.sym 20917 $abc$63045$new_ys__n2883_
.sym 20918 rvsoc.data_wdata[24]
.sym 20919 rvsoc.data_wdata[10]
.sym 20920 rvsoc.cpu0.F_insn[24]
.sym 20921 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[5]
.sym 20922 rvsoc.cpu0.D_op2[29]
.sym 20923 rvsoc.cpu0.D_insn[25]
.sym 20924 rvsoc.cpu0.F_insn[29]
.sym 20925 rvsoc.cpu0.D_op1[13]
.sym 20926 rvsoc.data_wdata[27]
.sym 20927 $abc$63045$new_ys__n11299_inv_
.sym 20928 rvsoc.data_wdata[29]
.sym 20929 rvsoc.cpu0.D_insn[15]
.sym 20930 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[4]
.sym 20931 rvsoc.data_wdata[17]
.sym 20932 rvsoc.cpu0.cpu_rs1[13]
.sym 20933 rvsoc.cpu0.D_op1[23]
.sym 20934 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 20935 rvsoc.cpu0.D_op1[16]
.sym 20943 rvsoc.cpu0.F_insn[15]
.sym 20946 rvsoc.cpu0.D_insn_typ[0]
.sym 20948 rvsoc.cpu0.F_insn[17]
.sym 20949 $abc$63045$new_n2893_
.sym 20954 rvsoc.cpu0.F_insn[18]
.sym 20955 rvsoc.cpu0.D_insn_typ[8]
.sym 20956 rvsoc.cpu0.E_insn_typ[0]
.sym 20961 rvsoc.cpu0.E_insn_typ[1]
.sym 20962 rvsoc.cpu0.D_insn[28]
.sym 20964 rvsoc.cpu0.F_insn[19]
.sym 20966 rvsoc.cpu0.D_insn_typ[1]
.sym 20968 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 20970 rvsoc.cpu0.F_insn[16]
.sym 20971 rvsoc.cpu0.D_insn[20]
.sym 20974 rvsoc.cpu0.F_insn[18]
.sym 20975 rvsoc.cpu0.F_insn[17]
.sym 20977 rvsoc.cpu0.F_insn[19]
.sym 20980 $abc$63045$new_n2893_
.sym 20981 rvsoc.cpu0.F_insn[15]
.sym 20983 rvsoc.cpu0.F_insn[16]
.sym 20989 rvsoc.cpu0.D_insn[20]
.sym 20992 rvsoc.cpu0.D_insn_typ[8]
.sym 21000 rvsoc.cpu0.D_insn_typ[1]
.sym 21004 rvsoc.cpu0.D_insn[28]
.sym 21010 rvsoc.cpu0.E_insn_typ[0]
.sym 21012 rvsoc.cpu0.E_insn_typ[1]
.sym 21018 rvsoc.cpu0.D_insn_typ[0]
.sym 21020 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 21021 rvsoc.clka
.sym 21022 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 21023 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[6]
.sym 21024 rvsoc.cpu0.D_insn[12]
.sym 21025 rvsoc.cpu0.D_insn[22]
.sym 21026 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[10]
.sym 21027 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[2]
.sym 21028 rvsoc.cpu0.D_insn[17]
.sym 21029 rvsoc.cpu0.D_insn[21]
.sym 21030 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[1]
.sym 21031 rvsoc.cpu0.D_insn_typ[10]
.sym 21032 rvsoc.cpu0.mulhu_val[29]
.sym 21033 rvsoc.cpu0.D_op1[25]
.sym 21034 rvsoc.cpu0.D_insn_typ[10]
.sym 21035 $abc$63045$new_ys__n3449_
.sym 21036 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 21037 rvsoc.cpu0.F_insn[24]
.sym 21039 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[10]
.sym 21040 rvsoc.cpu0.D_op2[24]
.sym 21041 rvsoc.cpu0.D_op1[14]
.sym 21042 rvsoc.cpu0.D_op2[4]
.sym 21043 $abc$63045$new_n3339_
.sym 21044 $abc$63045$new_n5452_
.sym 21045 rvsoc.code_adrs[19]
.sym 21046 rvsoc.cpu0.D_op2[5]
.sym 21047 rvsoc.cpu0.D_insn_typ[9]
.sym 21048 $abc$63045$new_n6136_
.sym 21049 rvsoc.cpu0.D_op1[7]
.sym 21050 rvsoc.cpu0.D_op2[22]
.sym 21051 rvsoc.cpu0.D_op1[13]
.sym 21052 $abc$63045$new_n6126_
.sym 21053 rvsoc.cpu0.D_op1[10]
.sym 21054 rvsoc.data_wdata[18]
.sym 21055 rvsoc.cpu0.D_op1[26]
.sym 21056 rvsoc.data_wdata[23]
.sym 21057 rvsoc.data_wdata[6]
.sym 21058 rvsoc.data_wdata[13]
.sym 21065 rvsoc.cpu0.E_insn_typ[14]
.sym 21067 rvsoc.cpu0.D_insn_typ[6]
.sym 21068 $abc$63045$new_ys__n2556_inv_
.sym 21069 rvsoc.cpu0.D_insn_typ[15]
.sym 21070 $abc$63045$new_ys__n2405_inv_
.sym 21071 $abc$63045$new_n2915_
.sym 21073 rvsoc.cpu0.E_insn_typ[12]
.sym 21074 rvsoc.cpu0.D_insn_typ[3]
.sym 21075 $abc$63045$new_ys__n2574_inv_
.sym 21076 rvsoc.cpu0.D_insn_typ[7]
.sym 21077 rvsoc.cpu0.E_insn_typ[13]
.sym 21079 rvsoc.resetn
.sym 21080 $abc$63045$new_n3340_
.sym 21085 rvsoc.cpu0.D_insn_typ[12]
.sym 21087 $abc$63045$new_ys__n11299_inv_
.sym 21089 rvsoc.cpu0.D_insn_typ[13]
.sym 21091 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 21093 rvsoc.cpu0.D_insn_typ[2]
.sym 21094 rvsoc.cpu0.E_insn_typ[15]
.sym 21098 rvsoc.cpu0.D_insn_typ[15]
.sym 21099 rvsoc.cpu0.D_insn_typ[2]
.sym 21100 rvsoc.cpu0.D_insn_typ[6]
.sym 21103 rvsoc.cpu0.D_insn_typ[12]
.sym 21109 $abc$63045$new_n3340_
.sym 21110 rvsoc.cpu0.D_insn_typ[7]
.sym 21112 rvsoc.cpu0.D_insn_typ[3]
.sym 21115 rvsoc.cpu0.E_insn_typ[15]
.sym 21116 rvsoc.cpu0.E_insn_typ[13]
.sym 21117 rvsoc.cpu0.E_insn_typ[14]
.sym 21118 rvsoc.cpu0.E_insn_typ[12]
.sym 21121 rvsoc.resetn
.sym 21122 $abc$63045$new_n2915_
.sym 21123 $abc$63045$new_ys__n2574_inv_
.sym 21124 $abc$63045$new_ys__n11299_inv_
.sym 21128 rvsoc.cpu0.D_insn_typ[13]
.sym 21136 rvsoc.cpu0.D_insn_typ[15]
.sym 21140 $abc$63045$new_ys__n2405_inv_
.sym 21142 $abc$63045$new_ys__n2556_inv_
.sym 21143 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 21144 rvsoc.clka
.sym 21145 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 21146 rvsoc.cpu0.D_op1[13]
.sym 21147 rvsoc.cpu0.D_op1[3]
.sym 21148 rvsoc.cpu0.D_op1[6]
.sym 21149 $abc$63045$new_n3723_
.sym 21150 rvsoc.cpu0.D_op1[23]
.sym 21151 rvsoc.cpu0.D_op1[0]
.sym 21152 $abc$63045$new_n3739_
.sym 21153 rvsoc.cpu0.D_op1[7]
.sym 21154 $abc$63045$new_n2914_
.sym 21155 rvsoc.cpu0.D_insn_typ[13]
.sym 21156 rvsoc.cpu0.D_op1[12]
.sym 21157 rvsoc.cpu0.D_op1[20]
.sym 21158 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[3]
.sym 21159 rvsoc.cpu0.D_insn[21]
.sym 21160 rvsoc.cpu0.F_insn[21]
.sym 21161 rvsoc.data_wdata[21]
.sym 21162 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 21163 $abc$63045$new_ys__n2888_
.sym 21164 rvsoc.cpu0.D_insn_typ[3]
.sym 21165 rvsoc.cpu0.F_insn[12]
.sym 21166 rvsoc.cpu0.F_insn[17]
.sym 21167 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 21168 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[7]
.sym 21169 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 21171 rvsoc.cpu0.D_op2[4]
.sym 21172 rvsoc.cpu0.D_op1[12]
.sym 21173 rvsoc.cpu0.D_op2[14]
.sym 21174 rvsoc.cpu0.D_op1[14]
.sym 21175 rvsoc.data_wdata[22]
.sym 21176 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[3]
.sym 21177 rvsoc.cpu0.D_op1[7]
.sym 21178 rvsoc.cpu0.D_insn_typ[4]
.sym 21179 rvsoc.cpu0.D_op1[13]
.sym 21180 rvsoc.data_wdata[22]
.sym 21181 rvsoc.cpu0.D_op1[3]
.sym 21188 rvsoc.cpu0.D_insn_typ[14]
.sym 21189 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 21190 $abc$63045$new_n2916_
.sym 21191 rvsoc.cpu0.D_insn_typ[7]
.sym 21196 rvsoc.cpu0.D_insn_typ[11]
.sym 21199 rvsoc.cpu0.D_insn_typ[5]
.sym 21201 rvsoc.cpu0.E_insn_typ[5]
.sym 21204 rvsoc.cpu0.D_insn_typ[4]
.sym 21206 rvsoc.cpu0.E_insn_typ[4]
.sym 21207 rvsoc.cpu0.D_insn_typ[9]
.sym 21213 $abc$63045$new_n2917_
.sym 21222 rvsoc.cpu0.D_insn_typ[7]
.sym 21226 rvsoc.cpu0.D_insn_typ[14]
.sym 21234 rvsoc.cpu0.D_insn_typ[11]
.sym 21238 rvsoc.cpu0.D_insn_typ[4]
.sym 21245 rvsoc.cpu0.E_insn_typ[4]
.sym 21247 rvsoc.cpu0.E_insn_typ[5]
.sym 21253 rvsoc.cpu0.D_insn_typ[9]
.sym 21259 rvsoc.cpu0.D_insn_typ[5]
.sym 21262 $abc$63045$new_n2916_
.sym 21264 $abc$63045$new_n2917_
.sym 21266 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 21267 rvsoc.clka
.sym 21268 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 21269 rvsoc.cpu0.D_op2[18]
.sym 21270 rvsoc.cpu0.D_op2[22]
.sym 21271 $abc$63045$new_n3741_
.sym 21272 rvsoc.cpu0.D_op2[2]
.sym 21273 rvsoc.cpu0.D_op2[27]
.sym 21274 $abc$63045$new_n3731_
.sym 21275 rvsoc.cpu0.D_op2[3]
.sym 21276 rvsoc.cpu0.D_actv_pc[1]
.sym 21277 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 21278 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 21281 rvsoc.uart0.rx_bitcnt[0]
.sym 21282 $abc$63045$new_n3685_
.sym 21283 rvsoc.cpu0.D_op2[23]
.sym 21284 rvsoc.data_wdata[7]
.sym 21285 rvsoc.uart0.rx_bitcnt[3]
.sym 21286 rvsoc.cpu0.D_op2[21]
.sym 21287 rvsoc.cpu0.D_insn_typ[5]
.sym 21288 rvsoc.cpu0.D_op2[26]
.sym 21289 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 21290 rvsoc.cpu0.D_op2[19]
.sym 21291 $abc$63045$new_ys__n2556_inv_
.sym 21292 rvsoc.cpu0.D_op1[6]
.sym 21293 rvsoc.cpu0.D_op1[2]
.sym 21294 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 21295 rvsoc.cpu0.D_op1[4]
.sym 21296 rvsoc.cpu0.D_op2[1]
.sym 21297 rvsoc.data_wdata[26]
.sym 21298 rvsoc.cpu0.D_op2[3]
.sym 21299 rvsoc.cpu0.D_op1[0]
.sym 21300 rvsoc.data_wdata[5]
.sym 21301 rvsoc.cpu0.D_op1[5]
.sym 21302 rvsoc.cpu0.D_op1[8]
.sym 21303 rvsoc.cpu0.D_op1[17]
.sym 21304 rvsoc.cpu0.D_op1[9]
.sym 21310 rvsoc.cpu0.E_insn_typ[7]
.sym 21312 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 21315 rvsoc.cpu0.D_op1[0]
.sym 21317 rvsoc.code_adrs[1]
.sym 21318 $abc$63045$new_n5659_
.sym 21319 rvsoc.cpu0.D_op1[3]
.sym 21320 rvsoc.cpu0.E_insn_typ[11]
.sym 21321 $abc$63045$new_n5658_
.sym 21322 rvsoc.cpu0.D_op1[23]
.sym 21323 rvsoc.cpu0.E_insn_typ[9]
.sym 21324 $abc$63045$new_n5657_
.sym 21325 rvsoc.code_adrs[19]
.sym 21326 $abc$63045$new_n6170_
.sym 21328 rvsoc.code_adrs[30]
.sym 21329 rvsoc.cpu0.D_op1[1]
.sym 21330 $abc$63045$new_n5663_
.sym 21332 rvsoc.cpu0.D_op1[2]
.sym 21333 rvsoc.cpu0.D_op1[4]
.sym 21335 $abc$63045$new_n5660_
.sym 21336 rvsoc.cpu0.D_op1[24]
.sym 21339 rvsoc.cpu0.D_op1[21]
.sym 21340 rvsoc.cpu0.E_insn_typ[10]
.sym 21341 rvsoc.cpu0.D_op1[22]
.sym 21343 rvsoc.cpu0.D_op1[2]
.sym 21344 rvsoc.cpu0.D_op1[1]
.sym 21345 rvsoc.cpu0.D_op1[3]
.sym 21346 rvsoc.cpu0.D_op1[4]
.sym 21349 rvsoc.cpu0.D_op1[23]
.sym 21350 rvsoc.cpu0.D_op1[22]
.sym 21351 rvsoc.cpu0.D_op1[24]
.sym 21352 rvsoc.cpu0.D_op1[21]
.sym 21358 rvsoc.code_adrs[1]
.sym 21361 rvsoc.cpu0.E_insn_typ[11]
.sym 21362 rvsoc.cpu0.E_insn_typ[7]
.sym 21363 rvsoc.cpu0.E_insn_typ[10]
.sym 21364 rvsoc.cpu0.E_insn_typ[9]
.sym 21369 rvsoc.code_adrs[30]
.sym 21376 rvsoc.code_adrs[19]
.sym 21379 $abc$63045$new_n5658_
.sym 21380 $abc$63045$new_n5659_
.sym 21381 $abc$63045$new_n5660_
.sym 21385 rvsoc.cpu0.D_op1[0]
.sym 21386 $abc$63045$new_n5663_
.sym 21387 $abc$63045$new_n5657_
.sym 21388 $abc$63045$new_n6170_
.sym 21389 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 21390 rvsoc.clka
.sym 21392 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[6]
.sym 21393 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[1]
.sym 21394 rvsoc.cpu0.D_op1[5]
.sym 21395 rvsoc.cpu0.D_op1[1]
.sym 21396 rvsoc.cpu0.D_op1[15]
.sym 21397 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[2]
.sym 21398 rvsoc.cpu0.D_op1[2]
.sym 21399 rvsoc.cpu0.D_op1[4]
.sym 21400 rvsoc.cpu0.F_actv_pc[30]
.sym 21401 rvsoc.cpu0.D_insn_typ[12]
.sym 21404 rvsoc.cpu0.F_insn_typ[2]
.sym 21405 rvsoc.cpu0.D_op2[3]
.sym 21406 $abc$63045$new_n3689_
.sym 21407 rvsoc.cpu0.D_op2[2]
.sym 21408 rvsoc.cpu0.D_op2[25]
.sym 21409 rvsoc.data_wdata[27]
.sym 21410 rvsoc.cpu0.D_op2[4]
.sym 21411 rvsoc.cpu0.D_op2[18]
.sym 21412 rvsoc.cpu0.D_op1[25]
.sym 21413 rvsoc.cpu0.D_op2[22]
.sym 21414 rvsoc.data_wdata[28]
.sym 21415 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 21416 rvsoc.cpu0.D_op1[11]
.sym 21417 rvsoc.cpu0.D_op2[26]
.sym 21418 rvsoc.data_wdata[27]
.sym 21419 rvsoc.data_wdata[29]
.sym 21420 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 21421 rvsoc.cpu0.D_op1[20]
.sym 21422 rvsoc.cpu0.D_op1[24]
.sym 21423 rvsoc.cpu0.D_op2[16]
.sym 21424 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 21425 rvsoc.cpu0.D_op1[19]
.sym 21426 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 21427 rvsoc.cpu0.D_op1[16]
.sym 21433 rvsoc.data_wdata[12]
.sym 21435 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 21437 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 21438 rvsoc.data_wdata[31]
.sym 21439 rvsoc.cpu0.cpu_rs1[24]
.sym 21440 rvsoc.cpu0.D_op1[25]
.sym 21441 rvsoc.cpu0.cpu_rs1[29]
.sym 21443 rvsoc.data_wdata[29]
.sym 21445 rvsoc.cpu0.D_op1[26]
.sym 21447 rvsoc.cpu0.cpu_rs1[30]
.sym 21448 $abc$63045$new_ys__n2889_
.sym 21449 rvsoc.data_wdata[11]
.sym 21450 rvsoc.data_wdata[24]
.sym 21451 rvsoc.cpu0.D_op1[28]
.sym 21452 rvsoc.cpu0.cpu_rs1[12]
.sym 21454 rvsoc.cpu0.cpu_rs1[31]
.sym 21456 rvsoc.cpu0.cpu_rs1[14]
.sym 21457 rvsoc.data_wdata[30]
.sym 21458 rvsoc.data_wdata[14]
.sym 21460 rvsoc.cpu0.D_op1[27]
.sym 21463 rvsoc.cpu0.cpu_rs1[11]
.sym 21466 rvsoc.cpu0.D_op1[27]
.sym 21467 rvsoc.cpu0.D_op1[26]
.sym 21468 rvsoc.cpu0.D_op1[28]
.sym 21469 rvsoc.cpu0.D_op1[25]
.sym 21472 rvsoc.cpu0.cpu_rs1[12]
.sym 21473 rvsoc.data_wdata[12]
.sym 21475 $abc$63045$new_ys__n2889_
.sym 21478 $abc$63045$new_ys__n2889_
.sym 21479 rvsoc.cpu0.cpu_rs1[14]
.sym 21480 rvsoc.data_wdata[14]
.sym 21484 rvsoc.data_wdata[30]
.sym 21486 rvsoc.cpu0.cpu_rs1[30]
.sym 21487 $abc$63045$new_ys__n2889_
.sym 21490 rvsoc.data_wdata[11]
.sym 21492 $abc$63045$new_ys__n2889_
.sym 21493 rvsoc.cpu0.cpu_rs1[11]
.sym 21496 rvsoc.cpu0.cpu_rs1[31]
.sym 21498 rvsoc.data_wdata[31]
.sym 21499 $abc$63045$new_ys__n2889_
.sym 21503 rvsoc.data_wdata[29]
.sym 21504 $abc$63045$new_ys__n2889_
.sym 21505 rvsoc.cpu0.cpu_rs1[29]
.sym 21509 $abc$63045$new_ys__n2889_
.sym 21510 rvsoc.data_wdata[24]
.sym 21511 rvsoc.cpu0.cpu_rs1[24]
.sym 21512 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 21513 rvsoc.clka
.sym 21514 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 21515 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[13]
.sym 21516 rvsoc.cpu0.D_op1[22]
.sym 21517 rvsoc.cpu0.D_op1[28]
.sym 21518 rvsoc.cpu0.D_op1[27]
.sym 21519 rvsoc.cpu0.D_op1[8]
.sym 21520 rvsoc.cpu0.D_op1[9]
.sym 21521 rvsoc.cpu0.D_op1[10]
.sym 21522 rvsoc.cpu0.D_op1[21]
.sym 21523 rvsoc.cpu0.D_op1[11]
.sym 21524 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[2]
.sym 21527 rvsoc.cpu0.D_op2[6]
.sym 21528 rvsoc.cpu0.D_op1[2]
.sym 21529 rvsoc.cpu0.D_op1[31]
.sym 21530 rvsoc.cpu0.D_op1[1]
.sym 21531 rvsoc.cpu0.cpu_rs1[26]
.sym 21532 rvsoc.cpu0.D_op1[4]
.sym 21533 rvsoc.cpu0.cpu_rs1[25]
.sym 21534 rvsoc.code_adrs[1]
.sym 21535 rvsoc.cpu0.cpu_rs1[24]
.sym 21536 $abc$63045$new_ys__n2889_
.sym 21537 rvsoc.cpu0.D_op1[11]
.sym 21538 rvsoc.cpu0.D_op1[5]
.sym 21539 rvsoc.cpu0.D_op1[26]
.sym 21540 rvsoc.data_wdata[23]
.sym 21541 rvsoc.cpu0.D_op1[7]
.sym 21542 rvsoc.cpu0.D_op2[31]
.sym 21543 rvsoc.cpu0.D_op1[15]
.sym 21544 rvsoc.cpu0.D_op1[10]
.sym 21545 rvsoc.cpu0.D_op1[25]
.sym 21546 rvsoc.cpu0.D_op1[21]
.sym 21548 rvsoc.data_wdata[19]
.sym 21549 rvsoc.cpu0.D_op1[18]
.sym 21550 rvsoc.cpu0.D_op1[22]
.sym 21556 rvsoc.cpu0.cpu_rs1[19]
.sym 21558 rvsoc.cpu0.cpu_rs1[16]
.sym 21560 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 21561 rvsoc.data_wdata[17]
.sym 21562 rvsoc.cpu0.cpu_rs1[20]
.sym 21563 rvsoc.data_wdata[16]
.sym 21564 rvsoc.cpu0.cpu_rs1[17]
.sym 21566 rvsoc.cpu0.cpu_rs1[18]
.sym 21570 rvsoc.data_wdata[18]
.sym 21572 rvsoc.data_wdata[19]
.sym 21573 rvsoc.cpu0.cpu_rs1[25]
.sym 21577 rvsoc.cpu0.cpu_rs1[26]
.sym 21579 $abc$63045$new_ys__n2889_
.sym 21580 rvsoc.data_wdata[26]
.sym 21582 rvsoc.data_wdata[20]
.sym 21583 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 21586 rvsoc.data_wdata[25]
.sym 21587 $abc$63045$new_ys__n2889_
.sym 21589 rvsoc.cpu0.cpu_rs1[20]
.sym 21590 rvsoc.data_wdata[20]
.sym 21591 $abc$63045$new_ys__n2889_
.sym 21595 rvsoc.cpu0.cpu_rs1[18]
.sym 21596 $abc$63045$new_ys__n2889_
.sym 21597 rvsoc.data_wdata[18]
.sym 21601 rvsoc.cpu0.cpu_rs1[19]
.sym 21603 rvsoc.data_wdata[19]
.sym 21604 $abc$63045$new_ys__n2889_
.sym 21608 rvsoc.cpu0.cpu_rs1[16]
.sym 21609 rvsoc.data_wdata[16]
.sym 21610 $abc$63045$new_ys__n2889_
.sym 21614 rvsoc.cpu0.cpu_rs1[26]
.sym 21615 $abc$63045$new_ys__n2889_
.sym 21616 rvsoc.data_wdata[26]
.sym 21619 rvsoc.data_wdata[17]
.sym 21620 $abc$63045$new_ys__n2889_
.sym 21621 rvsoc.cpu0.cpu_rs1[17]
.sym 21631 rvsoc.cpu0.cpu_rs1[25]
.sym 21632 $abc$63045$new_ys__n2889_
.sym 21633 rvsoc.data_wdata[25]
.sym 21635 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 21636 rvsoc.clka
.sym 21637 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 21638 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[16]
.sym 21639 $abc$63045$new_ys__n1204_inv_
.sym 21641 $abc$63045$new_ys__n11612_
.sym 21644 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[20]
.sym 21645 $abc$63045$new_n5969_
.sym 21646 rvsoc.cpu0.D_op1[26]
.sym 21647 rvsoc.cpu0.D_op1[9]
.sym 21650 rvsoc.cpu0.cpu_rs1[19]
.sym 21651 rvsoc.cpu0.D_op1[29]
.sym 21652 rvsoc.cpu0.D_op1[17]
.sym 21653 rvsoc.cpu0.D_op1[27]
.sym 21654 rvsoc.cpu0.D_op1[18]
.sym 21655 rvsoc.cpu0.D_op1[21]
.sym 21656 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 21657 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 21658 rvsoc.data_wdata[21]
.sym 21659 rvsoc.cpu0.D_insn[30]
.sym 21660 rvsoc.data_wdata[31]
.sym 21661 rvsoc.cpu0.D_op1[28]
.sym 21662 rvsoc.cpu0.D_op1[14]
.sym 21663 rvsoc.cpu0.D_op1[19]
.sym 21664 rvsoc.cpu0.D_op1[27]
.sym 21665 rvsoc.cpu0.D_op1[16]
.sym 21666 rvsoc.cpu0.D_op1[8]
.sym 21667 rvsoc.cpu0.D_op1[13]
.sym 21668 rvsoc.cpu0.D_op1[9]
.sym 21669 rvsoc.cpu0.D_op1[17]
.sym 21670 rvsoc.cpu0.D_op1[7]
.sym 21671 rvsoc.cpu0.D_op2[4]
.sym 21672 rvsoc.data_wdata[22]
.sym 21673 rvsoc.cpu0.D_op2[14]
.sym 21679 $abc$63045$new_ys__n12983_inv_
.sym 21681 $abc$63045$new_ys__n12917_inv_
.sym 21685 rvsoc.cpu0.D_op2[2]
.sym 21686 rvsoc.cpu0.D_op1[21]
.sym 21687 $abc$63045$new_ys__n12983_inv_
.sym 21688 rvsoc.cpu0.D_op1[22]
.sym 21691 $abc$63045$new_n4330_
.sym 21693 $abc$63045$new_ys__n1274_
.sym 21694 $abc$63045$new_ys__n12987_inv_
.sym 21697 $abc$63045$new_ys__n12877_
.sym 21699 rvsoc.cpu0.D_op2[0]
.sym 21700 rvsoc.cpu0.D_op2[3]
.sym 21701 $abc$63045$new_n5980_
.sym 21702 $abc$63045$new_ys__n12979_inv_
.sym 21703 $abc$63045$new_ys__n12991_inv_
.sym 21704 $abc$63045$new_n4155_
.sym 21705 rvsoc.cpu0.D_op2[4]
.sym 21707 $abc$63045$new_n4154_
.sym 21709 rvsoc.cpu0.D_op2[5]
.sym 21712 $abc$63045$new_n4155_
.sym 21713 rvsoc.cpu0.D_op2[5]
.sym 21714 $abc$63045$new_ys__n12877_
.sym 21715 $abc$63045$new_ys__n1274_
.sym 21718 $abc$63045$new_ys__n12991_inv_
.sym 21719 $abc$63045$new_ys__n12987_inv_
.sym 21721 rvsoc.cpu0.D_op2[2]
.sym 21724 $abc$63045$new_ys__n12983_inv_
.sym 21725 $abc$63045$new_ys__n12979_inv_
.sym 21726 rvsoc.cpu0.D_op2[2]
.sym 21731 rvsoc.cpu0.D_op2[0]
.sym 21732 rvsoc.cpu0.D_op1[21]
.sym 21733 rvsoc.cpu0.D_op1[22]
.sym 21742 $abc$63045$new_n4330_
.sym 21743 $abc$63045$new_ys__n12917_inv_
.sym 21744 rvsoc.cpu0.D_op2[4]
.sym 21745 $abc$63045$new_n5980_
.sym 21748 $abc$63045$new_ys__n12987_inv_
.sym 21749 rvsoc.cpu0.D_op2[3]
.sym 21750 rvsoc.cpu0.D_op2[2]
.sym 21751 $abc$63045$new_ys__n12983_inv_
.sym 21754 $abc$63045$new_ys__n12983_inv_
.sym 21755 $abc$63045$new_ys__n12987_inv_
.sym 21756 $abc$63045$new_n4154_
.sym 21757 rvsoc.cpu0.D_op2[2]
.sym 21761 $abc$63045$new_ys__n12925_
.sym 21762 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[31]
.sym 21763 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[26]
.sym 21764 $abc$63045$new_ys__n12909_inv_
.sym 21765 $abc$63045$new_ys__n1072_
.sym 21766 rvsoc.spi0.status[9]
.sym 21767 $abc$63045$new_ys__n1182_inv_
.sym 21768 $abc$63045$new_n4423_
.sym 21770 rvsoc.data_wdata[15]
.sym 21772 $abc$63045$new_n4155_
.sym 21773 $abc$63045$new_ys__n1226_inv_
.sym 21774 rvsoc.cpu0.D_op1[18]
.sym 21775 rvsoc.cpu0.D_op2[20]
.sym 21776 rvsoc.data_wdata[17]
.sym 21777 $abc$63045$new_n4214_
.sym 21778 rvsoc.data_wdata[18]
.sym 21779 rvsoc.cpu0.D_op2[20]
.sym 21781 $abc$63045$new_ys__n1274_
.sym 21782 rvsoc.cpu0.D_op1[18]
.sym 21784 rvsoc.cpu0.D_op2[1]
.sym 21785 $abc$63045$new_ys__n1271_
.sym 21786 rvsoc.cpu0.D_op2[3]
.sym 21787 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 21788 rvsoc.cpu0.D_op2[1]
.sym 21789 rvsoc.cpu0.D_op1[5]
.sym 21790 rvsoc.cpu0.D_op1[2]
.sym 21791 rvsoc.data_wdata[20]
.sym 21792 rvsoc.cpu0.D_op1[4]
.sym 21793 rvsoc.data_wdata[26]
.sym 21794 $abc$63045$new_n4155_
.sym 21795 rvsoc.cpu0.D_op2[25]
.sym 21796 rvsoc.cpu0.D_op1[0]
.sym 21802 rvsoc.cpu0.D_op2[3]
.sym 21804 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 21805 rvsoc.cpu0.D_op2[2]
.sym 21806 $abc$63045$new_ys__n12995_inv_
.sym 21807 rvsoc.cpu0.F_insn[30]
.sym 21809 $abc$63045$new_n4517_
.sym 21810 $abc$63045$new_ys__n12991_inv_
.sym 21811 $abc$63045$new_ys__n12999_
.sym 21812 $abc$63045$new_ys__n3825_
.sym 21813 rvsoc.cpu0.D_op2[5]
.sym 21816 $abc$63045$new_ys__n12933_
.sym 21819 $abc$63045$new_n6013_
.sym 21821 $abc$63045$new_ys__n12967_inv_
.sym 21822 $abc$63045$new_n4155_
.sym 21825 $abc$63045$new_ys__n12959_inv_
.sym 21829 $abc$63045$new_ys__n12967_inv_
.sym 21831 rvsoc.cpu0.D_op2[4]
.sym 21833 $abc$63045$new_ys__n12959_inv_
.sym 21835 rvsoc.cpu0.D_op2[5]
.sym 21836 $abc$63045$new_n6013_
.sym 21837 $abc$63045$new_n4155_
.sym 21838 $abc$63045$new_n4517_
.sym 21841 $abc$63045$new_ys__n12959_inv_
.sym 21842 rvsoc.cpu0.D_op2[3]
.sym 21843 $abc$63045$new_ys__n12933_
.sym 21844 rvsoc.cpu0.D_op2[4]
.sym 21847 rvsoc.cpu0.D_op2[3]
.sym 21849 $abc$63045$new_ys__n12959_inv_
.sym 21850 $abc$63045$new_ys__n12967_inv_
.sym 21853 $abc$63045$new_ys__n3825_
.sym 21855 rvsoc.cpu0.D_op2[2]
.sym 21856 $abc$63045$new_ys__n12999_
.sym 21859 $abc$63045$new_ys__n12999_
.sym 21861 $abc$63045$new_ys__n12995_inv_
.sym 21862 rvsoc.cpu0.D_op2[2]
.sym 21867 rvsoc.cpu0.F_insn[30]
.sym 21871 $abc$63045$new_ys__n12967_inv_
.sym 21872 $abc$63045$new_ys__n3825_
.sym 21873 rvsoc.cpu0.D_op2[3]
.sym 21877 $abc$63045$new_ys__n12991_inv_
.sym 21879 rvsoc.cpu0.D_op2[2]
.sym 21880 $abc$63045$new_ys__n12995_inv_
.sym 21881 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 21882 rvsoc.clka
.sym 21883 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 21884 $abc$63045$new_n4546_
.sym 21885 rvsoc.cpu0.E_add12[26]
.sym 21886 $abc$63045$new_n4780_
.sym 21887 $abc$63045$new_n4547_
.sym 21888 $abc$63045$new_n4584_
.sym 21889 $abc$63045$new_n4421_
.sym 21890 $abc$63045$new_ys__n11620_inv_
.sym 21891 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[26]
.sym 21897 rvsoc.cpu0.D_op1[31]
.sym 21898 rvsoc.cpu0.D_insn[30]
.sym 21899 rvsoc.cpu0.D_op2[10]
.sym 21901 rvsoc.cpu0.D_op1[30]
.sym 21902 rvsoc.data_wdata[24]
.sym 21903 $abc$63045$new_ys__n1274_
.sym 21904 rvsoc.cpu0.D_op1[25]
.sym 21905 rvsoc.cpu0.D_op1[14]
.sym 21906 rvsoc.cpu0.D_op2[5]
.sym 21907 rvsoc.cpu0.D_op1[29]
.sym 21908 rvsoc.cpu0.D_op1[16]
.sym 21909 rvsoc.data_wdata[27]
.sym 21910 rvsoc.cpu0.E_op1[26]
.sym 21911 $abc$63045$new_n4379_
.sym 21912 $abc$63045$new_n4155_
.sym 21913 rvsoc.cpu0.D_op1[19]
.sym 21914 $abc$63045$new_ys__n1039_
.sym 21915 rvsoc.data_wdata[29]
.sym 21916 rvsoc.cpu0.D_op1[11]
.sym 21917 rvsoc.cpu0.D_op2[26]
.sym 21925 $abc$63045$new_ys__n12921_
.sym 21927 $abc$63045$new_ys__n12917_inv_
.sym 21930 $abc$63045$new_ys__n12965_
.sym 21931 $abc$63045$new_ys__n12957_inv_
.sym 21932 $abc$63045$new_n4379_
.sym 21934 $abc$63045$new_ys__n13029_inv_
.sym 21937 rvsoc.cpu0.D_op2[0]
.sym 21938 rvsoc.cpu0.D_insn[30]
.sym 21941 rvsoc.cpu0.D_op2[1]
.sym 21943 rvsoc.cpu0.D_op1[31]
.sym 21945 rvsoc.cpu0.D_op1[29]
.sym 21946 rvsoc.cpu0.D_op2[3]
.sym 21947 rvsoc.cpu0.D_op1[30]
.sym 21949 $abc$63045$new_ys__n13031_inv_
.sym 21951 rvsoc.cpu0.D_op1[31]
.sym 21953 $abc$63045$new_n4584_
.sym 21954 $abc$63045$new_n4204_
.sym 21958 rvsoc.cpu0.D_op1[29]
.sym 21959 rvsoc.cpu0.D_op2[0]
.sym 21960 rvsoc.cpu0.D_op1[30]
.sym 21964 $abc$63045$new_ys__n13031_inv_
.sym 21965 $abc$63045$new_n4204_
.sym 21967 rvsoc.cpu0.D_op2[1]
.sym 21970 rvsoc.cpu0.D_op1[31]
.sym 21972 rvsoc.cpu0.D_insn[30]
.sym 21976 $abc$63045$new_ys__n12965_
.sym 21978 rvsoc.cpu0.D_op2[3]
.sym 21979 $abc$63045$new_ys__n12957_inv_
.sym 21983 $abc$63045$new_n4379_
.sym 21984 $abc$63045$new_ys__n12917_inv_
.sym 21985 $abc$63045$new_n4584_
.sym 21988 rvsoc.cpu0.D_op1[31]
.sym 21989 rvsoc.cpu0.D_insn[30]
.sym 21990 rvsoc.cpu0.D_op2[0]
.sym 21991 rvsoc.cpu0.D_op2[1]
.sym 21994 $abc$63045$new_ys__n12921_
.sym 21995 $abc$63045$new_n4584_
.sym 21997 $abc$63045$new_n4379_
.sym 22001 rvsoc.cpu0.D_op2[1]
.sym 22002 $abc$63045$new_ys__n13031_inv_
.sym 22003 $abc$63045$new_ys__n13029_inv_
.sym 22007 $abc$63045$new_ys__n12809_
.sym 22008 $abc$63045$new_ys__n12841_inv_
.sym 22009 $abc$63045$new_ys__n12843_inv_
.sym 22010 $abc$63045$new_ys__n12813_inv_
.sym 22011 $abc$63045$new_ys__n12785_inv_
.sym 22012 $abc$63045$new_n6002_
.sym 22013 $abc$63045$new_ys__n12811_
.sym 22014 $abc$63045$new_ys__n12781_inv_
.sym 22019 rvsoc.mem_vdata[2][21]
.sym 22020 $abc$63045$new_ys__n11620_inv_
.sym 22021 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 22022 rvsoc.cpu0.D_op1[26]
.sym 22024 rvsoc.data_wdata[25]
.sym 22025 $abc$63045$new_ys__n3825_
.sym 22026 rvsoc.cpu0.D_op1[25]
.sym 22027 $abc$63045$new_ys__n12913_inv_
.sym 22028 rvsoc.cpu0.D_op1[31]
.sym 22029 $abc$63045$new_n4788_
.sym 22030 rvsoc.cpu0.D_op1[5]
.sym 22031 rvsoc.cpu0.D_op1[15]
.sym 22032 rvsoc.cpu0.D_op1[10]
.sym 22033 rvsoc.cpu0.D_op1[25]
.sym 22034 rvsoc.cpu0.D_op1[18]
.sym 22035 $abc$63045$new_n4584_
.sym 22036 rvsoc.cpu0.D_op1[10]
.sym 22037 $abc$63045$new_n4379_
.sym 22038 rvsoc.cpu0.D_op1[22]
.sym 22039 $abc$63045$new_ys__n1017_
.sym 22041 rvsoc.cpu0.D_op1[18]
.sym 22048 rvsoc.cpu0.D_op2[1]
.sym 22049 $abc$63045$new_ys__n12929_
.sym 22050 $abc$63045$new_ys__n3825_
.sym 22051 $abc$63045$new_n4278_
.sym 22052 rvsoc.cpu0.D_op2[0]
.sym 22053 $abc$63045$new_ys__n12965_
.sym 22055 rvsoc.cpu0.D_op1[31]
.sym 22056 rvsoc.cpu0.D_op2[3]
.sym 22058 $abc$63045$new_ys__n3825_
.sym 22060 $abc$63045$new_n4584_
.sym 22061 $abc$63045$new_n4466_
.sym 22062 rvsoc.cpu0.D_op1[4]
.sym 22063 $abc$63045$new_ys__n12997_inv_
.sym 22064 rvsoc.cpu0.D_op2[4]
.sym 22066 rvsoc.cpu0.D_op2[5]
.sym 22067 $abc$63045$new_n4155_
.sym 22070 $abc$63045$new_ys__n12957_inv_
.sym 22071 $abc$63045$new_n4379_
.sym 22072 rvsoc.cpu0.D_op1[5]
.sym 22073 $abc$63045$new_ys__n12919_inv_
.sym 22074 rvsoc.cpu0.D_op2[5]
.sym 22076 $abc$63045$new_n4464_
.sym 22079 rvsoc.cpu0.D_op2[2]
.sym 22082 $abc$63045$new_n4379_
.sym 22083 $abc$63045$new_ys__n12919_inv_
.sym 22084 $abc$63045$new_n4584_
.sym 22087 rvsoc.cpu0.D_op2[3]
.sym 22088 $abc$63045$new_ys__n3825_
.sym 22089 $abc$63045$new_ys__n12965_
.sym 22093 rvsoc.cpu0.D_op2[5]
.sym 22094 $abc$63045$new_n4155_
.sym 22095 $abc$63045$new_n4466_
.sym 22096 $abc$63045$new_n4464_
.sym 22100 rvsoc.cpu0.D_op2[1]
.sym 22101 rvsoc.cpu0.D_op1[31]
.sym 22102 rvsoc.cpu0.D_op2[0]
.sym 22105 $abc$63045$new_ys__n12957_inv_
.sym 22106 $abc$63045$new_ys__n12929_
.sym 22107 rvsoc.cpu0.D_op2[4]
.sym 22108 rvsoc.cpu0.D_op2[3]
.sym 22111 $abc$63045$new_n4278_
.sym 22112 rvsoc.cpu0.D_op2[2]
.sym 22113 $abc$63045$new_ys__n3825_
.sym 22114 $abc$63045$new_ys__n12997_inv_
.sym 22117 rvsoc.cpu0.D_op2[0]
.sym 22118 rvsoc.cpu0.D_op1[5]
.sym 22120 rvsoc.cpu0.D_op1[4]
.sym 22123 rvsoc.cpu0.D_op2[5]
.sym 22124 rvsoc.cpu0.D_op2[4]
.sym 22130 $abc$63045$new_ys__n12791_inv_
.sym 22131 $abc$63045$new_ys__n12793_inv_
.sym 22132 $abc$63045$new_ys__n12779_
.sym 22133 $abc$63045$new_ys__n12783_inv_
.sym 22134 $abc$63045$new_n4649_
.sym 22135 $abc$63045$new_ys__n12787_inv_
.sym 22136 $abc$63045$new_ys__n12789_inv_
.sym 22137 $abc$63045$new_ys__n962_
.sym 22138 rvsoc.data_wdata[26]
.sym 22144 $abc$63045$new_ys__n11625_inv_
.sym 22145 $abc$63045$new_n4762_
.sym 22147 $abc$63045$new_ys__n12781_inv_
.sym 22148 $PACKER_VCC_NET
.sym 22149 $abc$63045$new_ys__n12809_
.sym 22150 rvsoc.cpu0.D_funct3[1]
.sym 22151 $abc$63045$new_ys__n1075_
.sym 22152 rvsoc.data_wdata[21]
.sym 22153 rvsoc.cpu0.D_op2[0]
.sym 22154 rvsoc.cpu0.D_op1[3]
.sym 22155 rvsoc.cpu0.D_op1[19]
.sym 22156 rvsoc.cpu0.D_op1[9]
.sym 22157 $abc$63045$new_n4278_
.sym 22158 rvsoc.cpu0.D_op1[7]
.sym 22159 rvsoc.cpu0.D_op2[4]
.sym 22160 rvsoc.cpu0.D_op1[13]
.sym 22161 rvsoc.cpu0.D_op1[17]
.sym 22162 rvsoc.cpu0.D_op1[14]
.sym 22163 rvsoc.cpu0.D_op1[8]
.sym 22164 rvsoc.cpu0.D_op1[27]
.sym 22165 rvsoc.cpu0.D_op1[16]
.sym 22172 $abc$63045$new_ys__n12849_inv_
.sym 22173 $abc$63045$new_ys__n12966_inv_
.sym 22174 rvsoc.cpu0.D_op1[8]
.sym 22178 $abc$63045$new_n4379_
.sym 22179 rvsoc.cpu0.D_op1[6]
.sym 22181 $abc$63045$new_ys__n12853_inv_
.sym 22182 rvsoc.cpu0.D_op1[9]
.sym 22183 $abc$63045$new_ys__n3825_
.sym 22184 rvsoc.cpu0.D_op1[7]
.sym 22185 $abc$63045$new_ys__n12845_inv_
.sym 22187 rvsoc.cpu0.D_op2[1]
.sym 22188 rvsoc.cpu0.D_op1[11]
.sym 22189 $abc$63045$new_ys__n12847_inv_
.sym 22191 rvsoc.cpu0.D_op2[0]
.sym 22192 rvsoc.cpu0.D_op1[10]
.sym 22193 rvsoc.cpu0.D_op2[3]
.sym 22201 $abc$63045$new_ys__n12851_inv_
.sym 22204 rvsoc.cpu0.D_op2[1]
.sym 22205 $abc$63045$new_ys__n12845_inv_
.sym 22206 $abc$63045$new_ys__n12847_inv_
.sym 22210 rvsoc.cpu0.D_op1[8]
.sym 22211 rvsoc.cpu0.D_op1[9]
.sym 22213 rvsoc.cpu0.D_op2[0]
.sym 22216 rvsoc.cpu0.D_op1[7]
.sym 22217 rvsoc.cpu0.D_op1[6]
.sym 22218 rvsoc.cpu0.D_op2[0]
.sym 22222 $abc$63045$new_ys__n12851_inv_
.sym 22224 $abc$63045$new_ys__n12853_inv_
.sym 22225 rvsoc.cpu0.D_op2[1]
.sym 22228 $abc$63045$new_ys__n12847_inv_
.sym 22229 $abc$63045$new_ys__n12849_inv_
.sym 22230 rvsoc.cpu0.D_op2[1]
.sym 22234 $abc$63045$new_ys__n3825_
.sym 22235 $abc$63045$new_ys__n12966_inv_
.sym 22236 $abc$63045$new_n4379_
.sym 22237 rvsoc.cpu0.D_op2[3]
.sym 22241 rvsoc.cpu0.D_op1[10]
.sym 22242 rvsoc.cpu0.D_op2[0]
.sym 22243 rvsoc.cpu0.D_op1[11]
.sym 22246 $abc$63045$new_ys__n12851_inv_
.sym 22248 $abc$63045$new_ys__n12849_inv_
.sym 22249 rvsoc.cpu0.D_op2[1]
.sym 22253 $abc$63045$new_ys__n12795_inv_
.sym 22254 $abc$63045$new_ys__n12855_inv_
.sym 22255 $abc$63045$new_n4912_
.sym 22256 $abc$63045$new_ys__n12827_inv_
.sym 22257 $abc$63045$new_ys__n12857_inv_
.sym 22258 $abc$63045$new_ys__n12825_inv_
.sym 22259 $abc$63045$new_ys__n12859_inv_
.sym 22260 $abc$63045$new_ys__n12823_inv_
.sym 22265 rvsoc.cpu0.D_op1[6]
.sym 22266 $abc$63045$new_ys__n11619_
.sym 22268 $abc$63045$new_ys__n12964_inv_
.sym 22269 rvsoc.data_adrs[2]
.sym 22270 $abc$63045$new_ys__n962_
.sym 22271 rvsoc.cpu0.D_op2[1]
.sym 22272 $abc$63045$new_ys__n12791_inv_
.sym 22273 $abc$63045$new_ys__n12968_inv_
.sym 22274 rvsoc.data_wdata[30]
.sym 22276 $abc$63045$new_ys__n12779_
.sym 22277 rvsoc.cpu0.D_op1[0]
.sym 22278 $abc$63045$new_n4155_
.sym 22279 rvsoc.cpu0.D_op2[3]
.sym 22281 rvsoc.cpu0.D_op2[0]
.sym 22283 rvsoc.cpu0.D_op1[2]
.sym 22287 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 22294 rvsoc.cpu0.D_op2[4]
.sym 22295 $abc$63045$new_ys__n3825_
.sym 22296 rvsoc.cpu0.D_op2[5]
.sym 22297 rvsoc.cpu0.D_op2[3]
.sym 22300 $abc$63045$new_n4155_
.sym 22301 $abc$63045$new_ys__n12923_
.sym 22302 $abc$63045$new_ys__n12915_inv_
.sym 22303 rvsoc.cpu0.D_op2[0]
.sym 22304 rvsoc.cpu0.D_op2[5]
.sym 22305 $abc$63045$new_n4490_
.sym 22306 $abc$63045$new_ys__n1274_
.sym 22307 $abc$63045$new_n4584_
.sym 22309 $abc$63045$new_n4379_
.sym 22312 $abc$63045$new_ys__n12966_inv_
.sym 22315 rvsoc.cpu0.D_op1[12]
.sym 22316 $abc$63045$new_n4489_
.sym 22317 $abc$63045$new_ys__n12911_inv_
.sym 22320 rvsoc.cpu0.D_op1[13]
.sym 22321 $abc$63045$new_ys__n12880_
.sym 22324 $abc$63045$new_ys__n12874_inv_
.sym 22327 $abc$63045$new_n4584_
.sym 22328 $abc$63045$new_ys__n12911_inv_
.sym 22329 $abc$63045$new_n4379_
.sym 22333 $abc$63045$new_ys__n3825_
.sym 22334 $abc$63045$new_n4489_
.sym 22335 rvsoc.cpu0.D_op2[5]
.sym 22336 $abc$63045$new_n4490_
.sym 22339 rvsoc.cpu0.D_op2[0]
.sym 22340 rvsoc.cpu0.D_op1[12]
.sym 22342 rvsoc.cpu0.D_op1[13]
.sym 22345 $abc$63045$new_ys__n12923_
.sym 22346 $abc$63045$new_n4584_
.sym 22348 $abc$63045$new_n4379_
.sym 22351 $abc$63045$new_n4379_
.sym 22352 $abc$63045$new_ys__n12915_inv_
.sym 22353 $abc$63045$new_n4584_
.sym 22357 $abc$63045$new_ys__n12874_inv_
.sym 22358 $abc$63045$new_n4155_
.sym 22359 $abc$63045$new_ys__n1274_
.sym 22360 rvsoc.cpu0.D_op2[5]
.sym 22363 rvsoc.cpu0.D_op2[4]
.sym 22364 $abc$63045$new_ys__n3825_
.sym 22365 $abc$63045$new_ys__n12966_inv_
.sym 22366 rvsoc.cpu0.D_op2[3]
.sym 22369 rvsoc.cpu0.D_op2[5]
.sym 22370 $abc$63045$new_n4155_
.sym 22371 $abc$63045$new_ys__n1274_
.sym 22372 $abc$63045$new_ys__n12880_
.sym 22376 $abc$63045$new_ys__n12797_inv_
.sym 22377 $abc$63045$new_ys__n12835_inv_
.sym 22378 $abc$63045$new_ys__n12807_inv_
.sym 22379 $abc$63045$new_ys__n12801_inv_
.sym 22380 $abc$63045$new_ys__n12829_inv_
.sym 22381 $abc$63045$new_n4914_
.sym 22382 $abc$63045$new_ys__n12867_inv_
.sym 22383 rvsoc.mem_vdata[3][2]
.sym 22385 rvsoc.cpu0.E_insn_typ[8]
.sym 22388 $abc$63045$new_n4379_
.sym 22391 $abc$63045$new_ys__n12799_inv_
.sym 22392 $abc$63045$new_ys__n11623_
.sym 22394 $abc$63045$new_ys__n1274_
.sym 22395 $abc$63045$new_ys__n12795_inv_
.sym 22397 rvsoc.data_wdata[6]
.sym 22398 rvsoc.cpu0.E_insn_typ[10]
.sym 22399 rvsoc.cpu0.D_op1[25]
.sym 22402 rvsoc.cpu0.D_op1[1]
.sym 22404 $abc$63045$new_n4155_
.sym 22405 $abc$63045$new_ys__n1039_
.sym 22407 $abc$63045$new_ys__n1259_
.sym 22408 rvsoc.cpu0.D_op1[23]
.sym 22409 p40
.sym 22419 rvsoc.cpu0.D_op1[23]
.sym 22420 rvsoc.cpu0.D_op1[1]
.sym 22421 rvsoc.cpu0.D_op2[0]
.sym 22423 rvsoc.cpu0.D_op2[5]
.sym 22424 rvsoc.cpu0.D_op1[24]
.sym 22425 $abc$63045$new_ys__n12861_inv_
.sym 22426 rvsoc.cpu0.D_op1[3]
.sym 22427 $abc$63045$new_ys__n3825_
.sym 22428 rvsoc.cpu0.D_op1[21]
.sym 22429 rvsoc.cpu0.D_op2[0]
.sym 22433 rvsoc.cpu0.D_op2[1]
.sym 22434 rvsoc.cpu0.D_op1[25]
.sym 22437 rvsoc.cpu0.D_op1[0]
.sym 22440 rvsoc.cpu0.D_op1[22]
.sym 22443 rvsoc.cpu0.D_op1[2]
.sym 22444 rvsoc.cpu0.D_op1[20]
.sym 22445 $abc$63045$new_ys__n12865_inv_
.sym 22448 $abc$63045$new_ys__n12863_inv_
.sym 22450 rvsoc.cpu0.D_op1[20]
.sym 22452 rvsoc.cpu0.D_op1[21]
.sym 22453 rvsoc.cpu0.D_op2[0]
.sym 22457 $abc$63045$new_ys__n12863_inv_
.sym 22458 $abc$63045$new_ys__n12865_inv_
.sym 22459 rvsoc.cpu0.D_op2[1]
.sym 22462 rvsoc.cpu0.D_op2[0]
.sym 22463 rvsoc.cpu0.D_op1[2]
.sym 22464 rvsoc.cpu0.D_op1[3]
.sym 22468 $abc$63045$new_ys__n12861_inv_
.sym 22469 $abc$63045$new_ys__n12863_inv_
.sym 22471 rvsoc.cpu0.D_op2[1]
.sym 22475 rvsoc.cpu0.D_op1[25]
.sym 22476 rvsoc.cpu0.D_op2[0]
.sym 22477 rvsoc.cpu0.D_op1[24]
.sym 22480 rvsoc.cpu0.D_op1[1]
.sym 22481 rvsoc.cpu0.D_op2[0]
.sym 22483 rvsoc.cpu0.D_op1[0]
.sym 22488 rvsoc.cpu0.D_op2[5]
.sym 22489 $abc$63045$new_ys__n3825_
.sym 22492 rvsoc.cpu0.D_op1[22]
.sym 22494 rvsoc.cpu0.D_op2[0]
.sym 22495 rvsoc.cpu0.D_op1[23]
.sym 22500 $abc$63045$new_ys__n12837_inv_
.sym 22502 $abc$63045$new_n3129_
.sym 22504 rvsoc.gpio0.dir[2]
.sym 22506 $abc$63045$new_ys__n12805_inv_
.sym 22507 rvsoc.cpu0.D_insn_typ[10]
.sym 22508 rvsoc.mem_vdata[3][3]
.sym 22512 rvsoc.cpu0.D_op1[25]
.sym 22513 rvsoc.cpu0.D_op2[0]
.sym 22514 $abc$63045$new_ys__n12801_inv_
.sym 22515 rvsoc.cpu0.D_op1[26]
.sym 22516 $abc$63045$new_n4154_
.sym 22517 rvsoc.cpu0.D_op2[0]
.sym 22518 $abc$63045$new_ys__n12797_inv_
.sym 22519 $abc$63045$new_ys__n12831_inv_
.sym 22520 $abc$63045$new_ys__n12835_inv_
.sym 22521 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 22526 rvsoc.cpu0.D_op1[22]
.sym 22541 rvsoc.data_adrs[3]
.sym 22545 $abc$63045$new_ys__n2256_
.sym 22551 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 22555 rvsoc.data_adrs[2]
.sym 22556 $abc$63045$new_n5924_
.sym 22557 rvsoc.gpio0.data[2]
.sym 22567 $abc$63045$new_n3129_
.sym 22573 rvsoc.data_adrs[2]
.sym 22574 rvsoc.data_adrs[3]
.sym 22575 $abc$63045$new_n3129_
.sym 22576 $abc$63045$new_ys__n2256_
.sym 22580 $abc$63045$new_n3129_
.sym 22581 rvsoc.gpio0.data[2]
.sym 22582 $abc$63045$new_n5924_
.sym 22619 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 22620 rvsoc.clkn
.sym 22622 p40
.sym 22635 $abc$63045$new_ys__n12805_inv_
.sym 22636 rvsoc.clks.pll_clk
.sym 22637 $PACKER_GND_NET
.sym 22641 rvsoc.gpio0.data[3]
.sym 22645 $abc$63045$new_ys__n12869_inv_
.sym 22662 rvsoc.gpio0.data[3]
.sym 22667 rvsoc.gpio0.data[3]
.sym 22669 rvsoc.gpio0.dir[3]
.sym 22680 rvsoc.gpio0.data[3]
.sym 22690 rvsoc.gpio0.dir[3]
.sym 22726 rvsoc.mem_vdata[2][13]
.sym 22733 rvsoc.cpu0.F_insn_typ[4]
.sym 22736 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 22741 rvsoc.uart0.div[10]
.sym 22743 rvsoc.cpu0.D_insn_typ[8]
.sym 22751 rvsoc.resetn
.sym 22756 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 22769 rvsoc.spi0.status[0]
.sym 22776 $abc$63045$new_ys__n5954_
.sym 22777 rvsoc.code_adrs[3]
.sym 22780 rvsoc.data_adrs[3]
.sym 22784 rvsoc.spi0.clkcount[0]
.sym 22795 $abc$63045$new_ys__n11813_
.sym 22798 $abc$63045$new_ys__n5954_
.sym 22799 $abc$63045$new_ys__n11813_
.sym 22803 $abc$63045$new_ys__n5954_
.sym 22804 rvsoc.code_adrs[3]
.sym 22806 rvsoc.data_adrs[3]
.sym 22821 rvsoc.spi0.clkcount[0]
.sym 22824 rvsoc.spi0.status[0]
.sym 22844 rvsoc.clkn
.sym 22845 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 22854 rvsoc.mem_vdata[2][12]
.sym 22858 rvsoc.spi0.clkcount[0]
.sym 22863 rvsoc.dram.adrs[13]
.sym 22865 rvsoc.dram.adrs[12]
.sym 22868 $abc$63045$new_ys__n5954_
.sym 22869 rvsoc.code_adrs[3]
.sym 22871 rvsoc.dram.adrs[6]
.sym 22872 rvsoc.dram.adrs[13]
.sym 22873 rvsoc.dram.adrs[3]
.sym 22885 rvsoc.dram.adrs[1]
.sym 22892 rvsoc.eram.adrs[0]
.sym 22905 $PACKER_VCC_NET
.sym 22909 rvsoc.eram.adrs[5]
.sym 22910 $PACKER_VCC_NET
.sym 22911 $PACKER_VCC_NET
.sym 22912 rvsoc.mem_rcode[5]
.sym 22913 rvsoc.eram.adrs[5]
.sym 22915 rvsoc.spi0.tx_prevclk
.sym 22929 rvsoc.data_adrs[3]
.sym 22930 $abc$63045$new_n3149_
.sym 22941 $abc$63045$new_ys__n2256_
.sym 22942 rvsoc.spi0.status[0]
.sym 22944 p15
.sym 22946 rvsoc.spi0.tx_prevclk
.sym 22947 rvsoc.resetn
.sym 22949 rvsoc.data_adrs[2]
.sym 22966 $abc$63045$new_n3149_
.sym 22967 rvsoc.data_adrs[2]
.sym 22968 $abc$63045$new_ys__n2256_
.sym 22969 rvsoc.data_adrs[3]
.sym 22996 rvsoc.spi0.status[0]
.sym 22997 rvsoc.spi0.tx_prevclk
.sym 22998 rvsoc.resetn
.sym 22999 p15
.sym 23013 rvsoc.mem_vdata[2][23]
.sym 23017 rvsoc.mem_vdata[0][12]
.sym 23019 rvsoc.cpu0.F_insn_typ[9]
.sym 23020 rvsoc.cpu0.mulhu_val[4]
.sym 23021 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 23022 rvsoc.mem_vdata[1][10]
.sym 23023 rvsoc.dram.adrs[10]
.sym 23024 rvsoc.mem_vdata[1][7]
.sym 23025 $abc$63045$new_n5934_
.sym 23026 $abc$63045$new_n3149_
.sym 23027 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 23029 rvsoc.mem_vdata[1][23]
.sym 23030 rvsoc.spi0.status[0]
.sym 23031 rvsoc.mem_vdata[1][31]
.sym 23032 rvsoc.mem_vdata[1][21]
.sym 23033 rvsoc.eram.adrs[6]
.sym 23034 rvsoc.uart0.div[10]
.sym 23035 rvsoc.data_adrs[2]
.sym 23036 rvsoc.eram.adrs[4]
.sym 23040 rvsoc.data_adrs[3]
.sym 23041 $abc$63045$new_n3208_
.sym 23042 rvsoc.eram.adrs[1]
.sym 23043 rvsoc.eram.adrs[4]
.sym 23044 rvsoc.mem_vdata[2][11]
.sym 23056 rvsoc.data_adrs[3]
.sym 23057 rvsoc.uart0.cfg[14]
.sym 23061 rvsoc.data_adrs[2]
.sym 23064 rvsoc.uart0.status[14]
.sym 23068 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 23072 $PACKER_GND_NET
.sym 23083 rvsoc.data_adrs[3]
.sym 23084 rvsoc.uart0.cfg[14]
.sym 23085 rvsoc.data_adrs[2]
.sym 23086 rvsoc.uart0.status[14]
.sym 23090 $PACKER_GND_NET
.sym 23104 $PACKER_GND_NET
.sym 23119 $PACKER_GND_NET
.sym 23129 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 23130 rvsoc.clkn
.sym 23136 rvsoc.mem_vdata[2][22]
.sym 23140 $abc$63045$new_n3120_
.sym 23142 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 23146 rvsoc.dram.adrs[9]
.sym 23147 rvsoc.data_wst[1]
.sym 23148 rvsoc.mem_vdata[3][30]
.sym 23149 rvsoc.mem_vdata[1][9]
.sym 23151 rvsoc.mem_vdata[1][26]
.sym 23152 rvsoc.mem_vdata[3][26]
.sym 23153 rvsoc.data_adrs[29]
.sym 23155 rvsoc.mem_vdata[1][28]
.sym 23158 $PACKER_GND_NET
.sym 23160 rvsoc.data_wdata[23]
.sym 23162 rvsoc.mem_rcode[4]
.sym 23166 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 23175 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 23176 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 23178 rvsoc.mem_rcode[6]
.sym 23180 rvsoc.mem_rcode[4]
.sym 23181 rvsoc.data_wdata[10]
.sym 23182 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 23187 rvsoc.mem_rcode[5]
.sym 23188 rvsoc.mem_rcode[2]
.sym 23192 rvsoc.mem_rcode[3]
.sym 23199 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 23200 rvsoc.mem_rcode[3]
.sym 23202 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 23205 $auto$alumacc.cc:474:replace_alu$3176.C[1]
.sym 23207 rvsoc.mem_rcode[3]
.sym 23208 rvsoc.mem_rcode[2]
.sym 23211 $auto$alumacc.cc:474:replace_alu$3176.C[2]
.sym 23214 rvsoc.mem_rcode[4]
.sym 23215 $auto$alumacc.cc:474:replace_alu$3176.C[1]
.sym 23217 $auto$alumacc.cc:474:replace_alu$3176.C[3]
.sym 23219 rvsoc.mem_rcode[5]
.sym 23221 $auto$alumacc.cc:474:replace_alu$3176.C[2]
.sym 23224 rvsoc.mem_rcode[6]
.sym 23227 $auto$alumacc.cc:474:replace_alu$3176.C[3]
.sym 23230 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 23231 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 23232 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 23233 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 23237 rvsoc.mem_rcode[2]
.sym 23239 rvsoc.mem_rcode[3]
.sym 23245 rvsoc.data_wdata[10]
.sym 23248 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 23249 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 23250 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 23251 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 23252 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 23253 rvsoc.clkn
.sym 23254 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 23259 rvsoc.mem_vdata[2][9]
.sym 23263 rvsoc.resetn
.sym 23264 $abc$63045$new_ys__n12674_
.sym 23266 rvsoc.cpu0.F_insn_typ[1]
.sym 23267 $abc$63045$new_ys__n746_
.sym 23269 rvsoc.dram.adrs[11]
.sym 23270 $abc$63045$new_n3202_
.sym 23271 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 23274 $abc$63045$new_ys__n11813_
.sym 23278 rvsoc.data_wdata[0]
.sym 23280 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 23281 rvsoc.cpu0.E_op2[31]
.sym 23283 rvsoc.mem_vdata[2][22]
.sym 23285 rvsoc.eram.adrs[1]
.sym 23286 rvsoc.data_wdata[22]
.sym 23287 rvsoc.cpu0.F_insn_typ[10]
.sym 23288 rvsoc.data_wdata[8]
.sym 23290 rvsoc.eram.adrs[0]
.sym 23296 $abc$63045$new_n4079_
.sym 23298 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 23299 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 23301 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 23302 $abc$63045$new_ys__n5047_
.sym 23303 $abc$63045$new_ys__n5044_
.sym 23304 rvsoc.mem_rcode[5]
.sym 23305 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 23306 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 23307 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 23308 $abc$63045$new_ys__n5038_
.sym 23309 $abc$63045$new_n3244_
.sym 23310 $abc$63045$new_ys__n11140_
.sym 23311 $abc$63045$new_n4069_
.sym 23316 $abc$63045$new_ys__n5036_
.sym 23317 $abc$63045$new_ys__n746_
.sym 23319 $abc$63045$new_ys__n5041_
.sym 23322 $abc$63045$new_ys__n12684_
.sym 23323 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 23329 $abc$63045$new_n4069_
.sym 23330 $abc$63045$new_ys__n5044_
.sym 23331 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 23332 $abc$63045$new_ys__n11140_
.sym 23335 $abc$63045$new_ys__n11140_
.sym 23336 $abc$63045$new_n4079_
.sym 23337 $abc$63045$new_ys__n5041_
.sym 23338 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 23341 $abc$63045$new_n4079_
.sym 23342 $abc$63045$new_ys__n11140_
.sym 23343 $abc$63045$new_ys__n5047_
.sym 23344 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 23348 $abc$63045$new_n3244_
.sym 23349 $abc$63045$new_ys__n746_
.sym 23353 $abc$63045$new_n3244_
.sym 23354 $abc$63045$new_ys__n746_
.sym 23355 $abc$63045$new_ys__n5036_
.sym 23356 rvsoc.mem_rcode[5]
.sym 23359 $abc$63045$new_ys__n5038_
.sym 23360 $abc$63045$new_n4069_
.sym 23361 $abc$63045$new_ys__n11140_
.sym 23362 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 23365 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 23366 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 23367 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 23368 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 23371 $abc$63045$new_ys__n746_
.sym 23373 $abc$63045$new_ys__n12684_
.sym 23375 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 23376 rvsoc.clka
.sym 23382 rvsoc.mem_vdata[2][8]
.sym 23389 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 23390 rvsoc.mem_rcode[5]
.sym 23393 rvsoc.mem_rcode[26]
.sym 23397 rvsoc.data_wst[3]
.sym 23399 $abc$63045$new_n5373_
.sym 23400 rvsoc.code_adrs[29]
.sym 23401 rvsoc.data_wdata[9]
.sym 23402 $PACKER_VCC_NET
.sym 23403 rvsoc.cpu0.F_insn_typ[11]
.sym 23404 rvsoc.data_wdata[21]
.sym 23405 rvsoc.eram.adrs[5]
.sym 23407 $PACKER_VCC_NET
.sym 23408 $PACKER_VCC_NET
.sym 23409 rvsoc.cpu0.F_insn_typ[8]
.sym 23410 rvsoc.eram.adrs[5]
.sym 23411 rvsoc.mem_vdata[2][26]
.sym 23413 rvsoc.mem_vdata[2][20]
.sym 23421 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 23422 $abc$63045$new_ys__n3048_inv_
.sym 23423 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 23425 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 23429 rvsoc.data_adrs[3]
.sym 23431 $abc$63045$new_ys__n3053_inv_
.sym 23433 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 23435 rvsoc.mem_rcode[26]
.sym 23437 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 23438 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 23440 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 23445 rvsoc.data_adrs[2]
.sym 23448 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 23452 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 23453 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 23454 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 23455 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 23458 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 23459 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 23460 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 23461 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 23464 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 23465 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 23466 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 23467 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 23470 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 23471 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 23472 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 23473 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 23477 rvsoc.data_adrs[2]
.sym 23479 rvsoc.data_adrs[3]
.sym 23488 rvsoc.mem_rcode[26]
.sym 23489 $abc$63045$new_ys__n3053_inv_
.sym 23491 $abc$63045$new_ys__n3048_inv_
.sym 23498 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 23499 rvsoc.clka
.sym 23500 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 23505 rvsoc.mem_vdata[2][27]
.sym 23509 rvsoc.cpu0.F_insn_typ[4]
.sym 23510 $abc$63045$new_ys__n3043_inv_
.sym 23511 $abc$63045$new_ys__n3043_inv_
.sym 23513 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 23514 $abc$63045$new_ys__n3053_inv_
.sym 23515 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 23516 $abc$63045$new_ys__n3048_inv_
.sym 23517 $abc$63045$new_ys__n2405_inv_
.sym 23519 $abc$63045$new_ys__n3053_inv_
.sym 23521 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 23522 $abc$63045$new_n5107_
.sym 23523 $abc$63045$new_ys__n2208_
.sym 23524 rvsoc.code_adrs[31]
.sym 23525 rvsoc.eram.adrs[6]
.sym 23527 $abc$63045$new_n5096_
.sym 23528 rvsoc.eram.adrs[1]
.sym 23529 rvsoc.eram.adrs[4]
.sym 23531 rvsoc.data_adrs[2]
.sym 23532 rvsoc.data_adrs[3]
.sym 23533 rvsoc.eram.adrs[4]
.sym 23534 rvsoc.mem_vdata[2][25]
.sym 23535 rvsoc.eram.adrs[6]
.sym 23536 $abc$63045$new_n5096_
.sym 23542 rvsoc.cpu0.E_op1[31]
.sym 23543 rvsoc.cpu0.mulhu_val[13]
.sym 23544 $abc$63045$new_n5083_
.sym 23545 rvsoc.cpu0.D_funct3[2]
.sym 23546 $abc$63045$new_n5093_
.sym 23547 rvsoc.cpu0.D_insn_typ[10]
.sym 23552 rvsoc.cpu0.E_mul_lolo[5]
.sym 23553 rvsoc.cpu0.E_op2[31]
.sym 23554 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[13]
.sym 23560 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 23563 rvsoc.cpu0.F_insn_typ[11]
.sym 23569 rvsoc.cpu0.F_insn_typ[8]
.sym 23581 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[13]
.sym 23582 rvsoc.cpu0.E_op1[31]
.sym 23583 rvsoc.cpu0.mulhu_val[13]
.sym 23584 rvsoc.cpu0.E_op2[31]
.sym 23588 rvsoc.cpu0.D_funct3[2]
.sym 23590 rvsoc.cpu0.D_insn_typ[10]
.sym 23595 rvsoc.cpu0.F_insn_typ[11]
.sym 23601 rvsoc.cpu0.F_insn_typ[8]
.sym 23617 rvsoc.cpu0.E_mul_lolo[5]
.sym 23618 $abc$63045$new_n5083_
.sym 23620 $abc$63045$new_n5093_
.sym 23621 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 23622 rvsoc.clka
.sym 23623 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 23628 rvsoc.mem_vdata[2][26]
.sym 23632 rvsoc.cpu0.D_insn_typ[8]
.sym 23633 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 23634 rvsoc.cpu0.D_insn[12]
.sym 23636 $PACKER_VCC_NET
.sym 23637 $abc$63045$new_ys__n11273_
.sym 23638 $abc$63045$new_ys__n3050_inv_
.sym 23640 $abc$63045$new_n5405_
.sym 23641 rvsoc.data_wdata[27]
.sym 23642 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 23644 rvsoc.cpu0.D_insn_typ[13]
.sym 23645 rvsoc.cpu0.F_insn[8]
.sym 23646 rvsoc.dram.adrs[5]
.sym 23647 rvsoc.cpu0.mulhu_val[13]
.sym 23648 rvsoc.cpu0.mulhu_val[11]
.sym 23649 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 23650 $PACKER_GND_NET
.sym 23651 rvsoc.cpu0.D_insn_typ[11]
.sym 23653 rvsoc.cpu0.D_insn_typ[8]
.sym 23654 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[5]
.sym 23655 $abc$63045$new_n5235_
.sym 23656 rvsoc.data_wdata[0]
.sym 23657 $abc$63045$new_ys__n3309_inv_
.sym 23659 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[4]
.sym 23668 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[5]
.sym 23669 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[11]
.sym 23670 rvsoc.cpu0.E_op1[31]
.sym 23671 $abc$63045$new_n5262_
.sym 23672 $abc$63045$new_n5266_
.sym 23674 rvsoc.cpu0.mulhu_val[11]
.sym 23675 $abc$63045$new_n5093_
.sym 23676 rvsoc.data_wdata[21]
.sym 23677 $abc$63045$new_ys__n3329_inv_
.sym 23678 $abc$63045$new_ys__n7003_
.sym 23679 $abc$63045$new_n5235_
.sym 23680 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[5]
.sym 23681 $abc$63045$new_n5263_
.sym 23682 $abc$63045$new_ys__n2887_
.sym 23685 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 23686 $abc$63045$new_ys__n2887_
.sym 23687 $abc$63045$new_n5096_
.sym 23688 rvsoc.data_wdata[5]
.sym 23689 $abc$63045$new_ys__n3457_
.sym 23690 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[5]
.sym 23691 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 23692 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 23693 rvsoc.cpu0.E_op2[31]
.sym 23694 $abc$63045$new_n5265_
.sym 23696 $abc$63045$new_ys__n3297_inv_
.sym 23698 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[5]
.sym 23699 rvsoc.cpu0.E_op2[31]
.sym 23700 $abc$63045$new_ys__n7003_
.sym 23701 $abc$63045$new_n5093_
.sym 23704 rvsoc.data_wdata[5]
.sym 23706 $abc$63045$new_ys__n2887_
.sym 23707 $abc$63045$new_ys__n3297_inv_
.sym 23710 rvsoc.cpu0.mulhu_val[11]
.sym 23711 rvsoc.cpu0.E_op1[31]
.sym 23712 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[11]
.sym 23713 rvsoc.cpu0.E_op2[31]
.sym 23716 $abc$63045$new_n5235_
.sym 23717 $abc$63045$new_n5262_
.sym 23718 $abc$63045$new_n5266_
.sym 23719 $abc$63045$new_n5265_
.sym 23723 $abc$63045$new_ys__n2887_
.sym 23724 rvsoc.data_wdata[21]
.sym 23725 $abc$63045$new_ys__n3329_inv_
.sym 23728 $abc$63045$new_ys__n3457_
.sym 23729 $abc$63045$new_ys__n7003_
.sym 23731 $abc$63045$new_n5096_
.sym 23734 $abc$63045$new_n5263_
.sym 23736 $abc$63045$new_n5096_
.sym 23740 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[5]
.sym 23741 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[5]
.sym 23742 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 23744 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 23745 rvsoc.clka
.sym 23746 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 23751 rvsoc.mem_vdata[2][25]
.sym 23757 rvsoc.cpu0.D_insn[8]
.sym 23758 $abc$63045$new_n5462_
.sym 23759 $abc$63045$new_n6126_
.sym 23761 rvsoc.cpu0.D_insn_typ[7]
.sym 23762 $abc$63045$new_n5084_
.sym 23764 rvsoc.cpu0.D_op2[12]
.sym 23765 rvsoc.uart0.div[7]
.sym 23766 rvsoc.cpu0.E_op1[31]
.sym 23768 $abc$63045$new_n6136_
.sym 23769 $abc$63045$new_n6101_
.sym 23770 $abc$63045$new_n5093_
.sym 23771 $abc$63045$new_n5349_
.sym 23772 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[9]
.sym 23773 rvsoc.data_wdata[22]
.sym 23774 rvsoc.data_wdata[24]
.sym 23775 $abc$63045$new_ys__n11264_
.sym 23776 rvsoc.data_wdata[2]
.sym 23778 $abc$63045$new_ys__n3044_inv_
.sym 23779 rvsoc.cpu0.E_op2[31]
.sym 23780 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[11]
.sym 23781 rvsoc.eram.adrs[0]
.sym 23782 $abc$63045$new_ys__n3041_inv_
.sym 23788 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[11]
.sym 23789 $abc$63045$new_n5232_
.sym 23790 $abc$63045$new_n5107_
.sym 23791 $abc$63045$new_n5234_
.sym 23792 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[3]
.sym 23793 $abc$63045$new_ys__n3457_
.sym 23794 rvsoc.cpu0.mulhu_val[5]
.sym 23795 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 23796 $abc$63045$new_n5359_
.sym 23797 $abc$63045$new_n5349_
.sym 23798 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[5]
.sym 23799 $abc$63045$new_n6094_
.sym 23800 $abc$63045$new_n6081_
.sym 23801 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 23803 $abc$63045$new_n6078_
.sym 23804 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[11]
.sym 23805 $abc$63045$new_ys__n3454_
.sym 23806 $abc$63045$new_n5267_
.sym 23808 $abc$63045$new_n5356_
.sym 23809 $abc$63045$new_ys__n7626_inv_
.sym 23810 $abc$63045$new_n5101_
.sym 23811 rvsoc.data_wdata[4]
.sym 23812 rvsoc.cpu0.E_op1[31]
.sym 23813 $abc$63045$new_ys__n3454_
.sym 23814 rvsoc.data_wdata[5]
.sym 23815 $abc$63045$new_n5096_
.sym 23816 rvsoc.data_wdata[0]
.sym 23817 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[3]
.sym 23821 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[3]
.sym 23823 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[3]
.sym 23824 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 23827 $abc$63045$new_n5359_
.sym 23828 $abc$63045$new_n5356_
.sym 23829 $abc$63045$new_ys__n7626_inv_
.sym 23830 $abc$63045$new_n5349_
.sym 23833 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[11]
.sym 23834 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 23835 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[11]
.sym 23839 rvsoc.data_wdata[5]
.sym 23840 $abc$63045$new_ys__n3454_
.sym 23841 $abc$63045$new_n5234_
.sym 23842 $abc$63045$new_n5267_
.sym 23845 $abc$63045$new_n5096_
.sym 23846 $abc$63045$new_ys__n3457_
.sym 23847 $abc$63045$new_n5107_
.sym 23848 $abc$63045$new_n6081_
.sym 23851 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[5]
.sym 23852 rvsoc.cpu0.mulhu_val[5]
.sym 23853 rvsoc.cpu0.E_op1[31]
.sym 23857 $abc$63045$new_n6094_
.sym 23858 $abc$63045$new_n5232_
.sym 23859 $abc$63045$new_ys__n3454_
.sym 23860 rvsoc.data_wdata[4]
.sym 23863 $abc$63045$new_ys__n3454_
.sym 23864 $abc$63045$new_n5101_
.sym 23865 rvsoc.data_wdata[0]
.sym 23866 $abc$63045$new_n6078_
.sym 23868 rvsoc.clka
.sym 23869 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 23874 rvsoc.mem_vdata[2][24]
.sym 23878 rvsoc.cpu0.D_op1[6]
.sym 23879 $abc$63045$new_ys__n6999_inv_
.sym 23881 rvsoc.cpu0.D_op1[6]
.sym 23882 $abc$63045$new_ys__n3293_inv_
.sym 23884 $abc$63045$new_n5386_
.sym 23885 $abc$63045$new_n5548_
.sym 23886 rvsoc.cpu0.D_op3[0]
.sym 23887 $abc$63045$new_n6094_
.sym 23888 rvsoc.cpu0.D_op3[1]
.sym 23889 rvsoc.cpu0.D_insn_typ[12]
.sym 23890 rvsoc.cpu0.D_op3[4]
.sym 23891 rvsoc.cpu0.D_op3[5]
.sym 23894 $abc$63045$new_n6078_
.sym 23895 $PACKER_VCC_NET
.sym 23896 rvsoc.eram.adrs[5]
.sym 23897 $PACKER_VCC_NET
.sym 23898 $abc$63045$new_n6113_
.sym 23899 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[5]
.sym 23900 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[1]
.sym 23901 $PACKER_VCC_NET
.sym 23902 rvsoc.eram.adrs[5]
.sym 23903 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[3]
.sym 23904 $abc$63045$new_ys__n7027_
.sym 23911 $abc$63045$new_n5359_
.sym 23913 $abc$63045$new_n6090_
.sym 23914 $abc$63045$new_n5399_
.sym 23915 $abc$63045$new_n6082_
.sym 23916 $abc$63045$new_ys__n7626_inv_
.sym 23917 $abc$63045$new_n5096_
.sym 23918 rvsoc.cpu0.mulhu_val[2]
.sym 23919 $abc$63045$new_n5136_
.sym 23920 $abc$63045$new_ys__n7634_inv_
.sym 23921 $abc$63045$new_n5409_
.sym 23923 $abc$63045$new_n5356_
.sym 23924 $abc$63045$new_n5200_
.sym 23925 $abc$63045$new_ys__n7007_
.sym 23926 $abc$63045$new_n5406_
.sym 23927 rvsoc.cpu0.mulhu_val[4]
.sym 23929 $abc$63045$new_ys__n3457_
.sym 23930 $abc$63045$new_ys__n3454_
.sym 23931 $abc$63045$new_n5349_
.sym 23932 rvsoc.data_wdata[3]
.sym 23933 rvsoc.data_wdata[1]
.sym 23936 rvsoc.data_wdata[2]
.sym 23937 rvsoc.data_wdata[4]
.sym 23940 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 23941 $abc$63045$new_ys__n3449_
.sym 23944 $abc$63045$new_ys__n3457_
.sym 23946 $abc$63045$new_n5096_
.sym 23947 $abc$63045$new_ys__n7007_
.sym 23950 rvsoc.data_wdata[4]
.sym 23951 $abc$63045$new_ys__n3457_
.sym 23952 $abc$63045$new_ys__n3449_
.sym 23953 rvsoc.cpu0.mulhu_val[4]
.sym 23956 $abc$63045$new_ys__n7634_inv_
.sym 23957 $abc$63045$new_n5409_
.sym 23958 $abc$63045$new_n5406_
.sym 23959 $abc$63045$new_n5399_
.sym 23962 $abc$63045$new_n5399_
.sym 23963 $abc$63045$new_n5406_
.sym 23964 $abc$63045$new_n5409_
.sym 23965 $abc$63045$new_ys__n7634_inv_
.sym 23968 $abc$63045$new_n5200_
.sym 23969 $abc$63045$new_ys__n3454_
.sym 23970 $abc$63045$new_n6090_
.sym 23971 rvsoc.data_wdata[3]
.sym 23974 rvsoc.cpu0.mulhu_val[2]
.sym 23975 rvsoc.data_wdata[2]
.sym 23976 $abc$63045$new_ys__n3449_
.sym 23977 $abc$63045$new_ys__n3457_
.sym 23980 $abc$63045$new_n5349_
.sym 23981 $abc$63045$new_n5356_
.sym 23982 $abc$63045$new_n5359_
.sym 23983 $abc$63045$new_ys__n7626_inv_
.sym 23986 $abc$63045$new_n5136_
.sym 23987 $abc$63045$new_n6082_
.sym 23988 $abc$63045$new_ys__n3454_
.sym 23989 rvsoc.data_wdata[1]
.sym 23991 rvsoc.clka
.sym 23992 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 23993 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[15]
.sym 23994 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[14]
.sym 23995 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[13]
.sym 23996 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[12]
.sym 23997 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[11]
.sym 23998 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[10]
.sym 23999 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[9]
.sym 24000 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[8]
.sym 24001 rvsoc.uart0.div[10]
.sym 24004 rvsoc.data_wdata[4]
.sym 24005 rvsoc.cpu0.D_insn_typ[3]
.sym 24006 rvsoc.cpu0.umul_lhhl[12]
.sym 24007 rvsoc.cpu0.mulhu_val[5]
.sym 24008 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 24009 $abc$63045$new_n5232_
.sym 24010 $abc$63045$new_n5399_
.sym 24011 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 24012 $abc$63045$new_ys__n3457_
.sym 24013 $abc$63045$new_n5096_
.sym 24014 rvsoc.cpu0.mulhu_val[2]
.sym 24015 rvsoc.cpu0.D_insn_typ[13]
.sym 24016 rvsoc.cpu0.D_op1[9]
.sym 24017 $abc$63045$new_n5096_
.sym 24018 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[13]
.sym 24019 $abc$63045$new_n5568_
.sym 24020 rvsoc.eram.adrs[6]
.sym 24021 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[11]
.sym 24022 $abc$63045$new_n5096_
.sym 24023 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[6]
.sym 24024 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 24025 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[13]
.sym 24026 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[9]
.sym 24027 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 24028 p41
.sym 24035 rvsoc.data_wdata[29]
.sym 24036 $abc$63045$new_ys__n3457_
.sym 24037 $abc$63045$new_n5576_
.sym 24038 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 24039 rvsoc.cpu0.mulhu_val[3]
.sym 24040 $abc$63045$new_ys__n3449_
.sym 24041 $abc$63045$new_ys__n7025_
.sym 24042 $abc$63045$new_n5573_
.sym 24043 $abc$63045$new_n5096_
.sym 24044 $abc$63045$new_ys__n3457_
.sym 24045 $abc$63045$new_n5568_
.sym 24047 rvsoc.data_wdata[5]
.sym 24048 $abc$63045$new_ys__n3449_
.sym 24052 rvsoc.cpu0.mulhu_val[0]
.sym 24053 $abc$63045$new_ys__n3454_
.sym 24056 $abc$63045$new_ys__n7666_inv_
.sym 24057 rvsoc.cpu0.mulhu_val[5]
.sym 24058 rvsoc.data_wdata[3]
.sym 24059 rvsoc.data_wdata[0]
.sym 24064 $abc$63045$new_ys__n7027_
.sym 24067 $abc$63045$new_n5568_
.sym 24068 $abc$63045$new_n5576_
.sym 24069 $abc$63045$new_ys__n7666_inv_
.sym 24070 $abc$63045$new_n5573_
.sym 24073 rvsoc.cpu0.mulhu_val[5]
.sym 24074 rvsoc.data_wdata[5]
.sym 24075 $abc$63045$new_ys__n3449_
.sym 24076 $abc$63045$new_ys__n3457_
.sym 24079 $abc$63045$new_n5568_
.sym 24080 $abc$63045$new_n5576_
.sym 24081 $abc$63045$new_ys__n7666_inv_
.sym 24082 $abc$63045$new_n5573_
.sym 24085 $abc$63045$new_ys__n3457_
.sym 24086 $abc$63045$new_n5096_
.sym 24087 $abc$63045$new_ys__n7027_
.sym 24091 $abc$63045$new_ys__n3457_
.sym 24093 $abc$63045$new_n5096_
.sym 24094 $abc$63045$new_ys__n7025_
.sym 24097 rvsoc.cpu0.mulhu_val[3]
.sym 24098 $abc$63045$new_ys__n3449_
.sym 24099 rvsoc.data_wdata[3]
.sym 24100 $abc$63045$new_ys__n3457_
.sym 24104 rvsoc.data_wdata[29]
.sym 24106 $abc$63045$new_ys__n3454_
.sym 24109 $abc$63045$new_ys__n3457_
.sym 24110 rvsoc.cpu0.mulhu_val[0]
.sym 24111 $abc$63045$new_ys__n3449_
.sym 24112 rvsoc.data_wdata[0]
.sym 24114 rvsoc.clka
.sym 24115 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 24116 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[7]
.sym 24117 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[6]
.sym 24118 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[5]
.sym 24119 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[4]
.sym 24120 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[3]
.sym 24121 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[2]
.sym 24122 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[1]
.sym 24123 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[0]
.sym 24125 rvsoc.cpu0.D_op1[22]
.sym 24126 rvsoc.cpu0.D_op1[22]
.sym 24127 rvsoc.cpu0.D_insn_typ[8]
.sym 24128 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[12]
.sym 24129 rvsoc.data_wdata[29]
.sym 24130 rvsoc.cpu0.D_op1[13]
.sym 24131 rvsoc.cpu0.umul_lhhl[4]
.sym 24132 rvsoc.data_wdata[5]
.sym 24134 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 24135 rvsoc.cpu0.mulhu_val[3]
.sym 24136 rvsoc.cpu0.mulhu_val[10]
.sym 24137 $abc$63045$new_ys__n11299_inv_
.sym 24138 rvsoc.cpu0.mulhu_val[12]
.sym 24139 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 24140 rvsoc.cpu0.cpu_rs2[9]
.sym 24141 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 24143 rvsoc.data_wdata[3]
.sym 24144 rvsoc.cpu0.D_insn_typ[11]
.sym 24145 rvsoc.data_wdata[0]
.sym 24146 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[0]
.sym 24147 $abc$63045$new_ys__n7023_
.sym 24148 $abc$63045$new_n6131_
.sym 24149 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 24150 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[5]
.sym 24151 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[4]
.sym 24157 $abc$63045$new_n5548_
.sym 24158 $abc$63045$new_n5267_
.sym 24159 $abc$63045$new_n5234_
.sym 24160 $abc$63045$new_n5555_
.sym 24161 $abc$63045$new_n5556_
.sym 24162 $abc$63045$new_n5200_
.sym 24163 rvsoc.data_wdata[6]
.sym 24165 $abc$63045$new_n6101_
.sym 24166 $abc$63045$new_n6078_
.sym 24167 $abc$63045$new_n5553_
.sym 24168 rvsoc.data_wdata[27]
.sym 24169 rvsoc.data_wdata[0]
.sym 24170 rvsoc.data_wdata[3]
.sym 24172 $abc$63045$new_n5101_
.sym 24175 $abc$63045$new_ys__n3457_
.sym 24176 $abc$63045$new_ys__n3454_
.sym 24177 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 24179 rvsoc.data_wdata[5]
.sym 24180 $abc$63045$new_n6090_
.sym 24184 $abc$63045$new_ys__n3454_
.sym 24185 $abc$63045$new_n5299_
.sym 24187 rvsoc.cpu0.mulhu_val[18]
.sym 24190 $abc$63045$new_ys__n3454_
.sym 24191 rvsoc.cpu0.mulhu_val[18]
.sym 24192 $abc$63045$new_ys__n3457_
.sym 24196 $abc$63045$new_n5267_
.sym 24197 $abc$63045$new_n5234_
.sym 24198 $abc$63045$new_ys__n3454_
.sym 24199 rvsoc.data_wdata[5]
.sym 24202 $abc$63045$new_ys__n3454_
.sym 24203 $abc$63045$new_n6090_
.sym 24204 rvsoc.data_wdata[3]
.sym 24205 $abc$63045$new_n5200_
.sym 24209 rvsoc.data_wdata[27]
.sym 24211 $abc$63045$new_ys__n3454_
.sym 24214 $abc$63045$new_n5556_
.sym 24215 $abc$63045$new_n5553_
.sym 24216 $abc$63045$new_n5548_
.sym 24217 $abc$63045$new_n5555_
.sym 24220 $abc$63045$new_n5553_
.sym 24221 $abc$63045$new_n5548_
.sym 24222 $abc$63045$new_n5555_
.sym 24223 $abc$63045$new_n5556_
.sym 24226 $abc$63045$new_ys__n3454_
.sym 24227 $abc$63045$new_n6101_
.sym 24228 rvsoc.data_wdata[6]
.sym 24229 $abc$63045$new_n5299_
.sym 24232 rvsoc.data_wdata[0]
.sym 24233 $abc$63045$new_n5101_
.sym 24234 $abc$63045$new_ys__n3454_
.sym 24235 $abc$63045$new_n6078_
.sym 24237 rvsoc.clka
.sym 24238 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 24239 rvsoc.cpu0.cpu_rs2[15]
.sym 24240 rvsoc.cpu0.cpu_rs2[14]
.sym 24241 rvsoc.cpu0.cpu_rs2[13]
.sym 24242 rvsoc.cpu0.cpu_rs2[12]
.sym 24243 rvsoc.cpu0.cpu_rs2[11]
.sym 24244 rvsoc.cpu0.cpu_rs2[10]
.sym 24245 rvsoc.cpu0.cpu_rs2[9]
.sym 24246 rvsoc.cpu0.cpu_rs2[8]
.sym 24247 rvsoc.cpu0.D_op1[28]
.sym 24248 rvsoc.cpu0.D_op1[1]
.sym 24249 rvsoc.cpu0.D_op1[1]
.sym 24250 rvsoc.cpu0.D_op1[28]
.sym 24251 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 24252 rvsoc.cpu0.umul_lhhl[13]
.sym 24253 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[11]
.sym 24255 $abc$63045$new_ys__n3042_inv_
.sym 24256 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 24257 rvsoc.data_wdata[18]
.sym 24258 rvsoc.cpu0.E_op1[31]
.sym 24259 rvsoc.data_wdata[6]
.sym 24260 $abc$63045$new_n4956_
.sym 24261 rvsoc.cpu0.mulhu_val[20]
.sym 24262 rvsoc.cpu0.D_op1[26]
.sym 24263 $abc$63045$new_ys__n11264_
.sym 24264 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[2]
.sym 24266 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[4]
.sym 24267 rvsoc.data_wdata[24]
.sym 24268 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[11]
.sym 24269 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[14]
.sym 24270 rvsoc.cpu0.D_insn_typ[0]
.sym 24271 $abc$63045$new_ys__n3044_inv_
.sym 24272 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[9]
.sym 24273 rvsoc.cpu0.D_insn[8]
.sym 24274 $abc$63045$new_ys__n3041_inv_
.sym 24280 $abc$63045$new_n6119_
.sym 24281 $abc$63045$new_ys__n11264_
.sym 24282 $abc$63045$new_n5484_
.sym 24283 $abc$63045$new_n5561_
.sym 24284 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 24285 $abc$63045$new_ys__n7980_inv_
.sym 24286 $abc$63045$new_ys__n11270_
.sym 24288 $abc$63045$new_ys__n7018_
.sym 24292 $abc$63045$new_n5096_
.sym 24293 $abc$63045$new_ys__n3457_
.sym 24295 $abc$63045$new_n5531_
.sym 24296 $abc$63045$new_n5093_
.sym 24300 $abc$63045$new_n5096_
.sym 24301 $abc$63045$new_n5481_
.sym 24304 $abc$63045$new_n5093_
.sym 24305 $abc$63045$new_ys__n11273_
.sym 24307 $abc$63045$new_ys__n7023_
.sym 24308 $abc$63045$new_ys__n7648_inv_
.sym 24309 $abc$63045$new_ys__n11265_
.sym 24310 $abc$63045$new_ys__n7979_inv_
.sym 24313 $abc$63045$new_ys__n11265_
.sym 24314 $abc$63045$new_n5096_
.sym 24315 $abc$63045$new_n5093_
.sym 24316 $abc$63045$new_ys__n7980_inv_
.sym 24319 $abc$63045$new_n5096_
.sym 24320 $abc$63045$new_ys__n11273_
.sym 24321 $abc$63045$new_n5561_
.sym 24322 $abc$63045$new_n5093_
.sym 24326 $abc$63045$new_ys__n7018_
.sym 24327 $abc$63045$new_ys__n3457_
.sym 24328 $abc$63045$new_n5096_
.sym 24331 $abc$63045$new_n5093_
.sym 24332 $abc$63045$new_n5531_
.sym 24333 $abc$63045$new_n5096_
.sym 24334 $abc$63045$new_ys__n11270_
.sym 24337 $abc$63045$new_n6119_
.sym 24338 $abc$63045$new_ys__n7648_inv_
.sym 24339 $abc$63045$new_n5484_
.sym 24340 $abc$63045$new_n5481_
.sym 24343 $abc$63045$new_ys__n7648_inv_
.sym 24344 $abc$63045$new_n6119_
.sym 24345 $abc$63045$new_n5481_
.sym 24346 $abc$63045$new_n5484_
.sym 24349 $abc$63045$new_ys__n3457_
.sym 24350 $abc$63045$new_n5096_
.sym 24351 $abc$63045$new_ys__n7023_
.sym 24355 $abc$63045$new_ys__n11264_
.sym 24356 $abc$63045$new_n5096_
.sym 24357 $abc$63045$new_ys__n7979_inv_
.sym 24358 $abc$63045$new_n5093_
.sym 24360 rvsoc.clka
.sym 24361 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 24362 rvsoc.cpu0.cpu_rs2[7]
.sym 24363 rvsoc.cpu0.cpu_rs2[6]
.sym 24364 rvsoc.cpu0.cpu_rs2[5]
.sym 24365 rvsoc.cpu0.cpu_rs2[4]
.sym 24366 rvsoc.cpu0.cpu_rs2[3]
.sym 24367 rvsoc.cpu0.cpu_rs2[2]
.sym 24368 rvsoc.cpu0.cpu_rs2[1]
.sym 24369 rvsoc.cpu0.cpu_rs2[0]
.sym 24370 rvsoc.cpu0.D_insn_typ[14]
.sym 24371 rvsoc.cpu0.D_op1[27]
.sym 24372 rvsoc.cpu0.D_op1[27]
.sym 24373 $abc$63045$new_n5546_
.sym 24375 rvsoc.cpu0.F_insn_typ[14]
.sym 24376 rvsoc.cpu0.mulhu_val[0]
.sym 24377 rvsoc.cpu0.D_op1[12]
.sym 24378 rvsoc.cpu0.umul_lhhl[19]
.sym 24379 $abc$63045$new_n5561_
.sym 24380 rvsoc.cpu0.mulhu_val[28]
.sym 24381 $abc$63045$new_ys__n7980_inv_
.sym 24382 rvsoc.data_wdata[9]
.sym 24383 rvsoc.cpu0.mulhu_val[26]
.sym 24384 rvsoc.cpu0.mulhu_val[27]
.sym 24385 rvsoc.cpu0.D_op1[7]
.sym 24386 $PACKER_VCC_NET
.sym 24387 rvsoc.cpu0.cpu_rs2[3]
.sym 24388 rvsoc.eram.adrs[5]
.sym 24389 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[6]
.sym 24390 $PACKER_VCC_NET
.sym 24391 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[4]
.sym 24392 $PACKER_VCC_NET
.sym 24393 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[3]
.sym 24394 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[12]
.sym 24395 $abc$63045$new_n6113_
.sym 24397 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[1]
.sym 24403 $abc$63045$new_ys__n3457_
.sym 24404 $abc$63045$new_ys__n7026_
.sym 24406 $abc$63045$new_n5528_
.sym 24407 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 24409 $abc$63045$new_n5536_
.sym 24410 rvsoc.resetn
.sym 24412 $abc$63045$new_n5558_
.sym 24413 $abc$63045$new_n5546_
.sym 24414 rvsoc.data_wdata[26]
.sym 24418 $abc$63045$new_n5526_
.sym 24420 $abc$63045$new_n6131_
.sym 24424 $abc$63045$new_n5563_
.sym 24425 $abc$63045$new_ys__n7658_inv_
.sym 24426 $abc$63045$new_n5533_
.sym 24427 rvsoc.data_wdata[24]
.sym 24428 $abc$63045$new_n5096_
.sym 24429 $abc$63045$new_n5566_
.sym 24430 $abc$63045$new_ys__n7664_inv_
.sym 24431 $abc$63045$new_n6136_
.sym 24432 $abc$63045$new_n5441_
.sym 24433 $abc$63045$new_ys__n7658_inv_
.sym 24434 $abc$63045$new_n5533_
.sym 24436 $abc$63045$new_n5558_
.sym 24437 $abc$63045$new_n5563_
.sym 24438 $abc$63045$new_ys__n7664_inv_
.sym 24439 $abc$63045$new_n5566_
.sym 24442 $abc$63045$new_n5566_
.sym 24443 $abc$63045$new_ys__n7664_inv_
.sym 24444 $abc$63045$new_n5563_
.sym 24445 $abc$63045$new_n5558_
.sym 24448 $abc$63045$new_ys__n3457_
.sym 24449 $abc$63045$new_ys__n7026_
.sym 24450 $abc$63045$new_n5096_
.sym 24454 $abc$63045$new_n5533_
.sym 24455 $abc$63045$new_ys__n7658_inv_
.sym 24456 $abc$63045$new_n5528_
.sym 24457 $abc$63045$new_n5536_
.sym 24460 $abc$63045$new_n5526_
.sym 24461 $abc$63045$new_n6131_
.sym 24462 $abc$63045$new_n5441_
.sym 24463 rvsoc.data_wdata[24]
.sym 24468 rvsoc.resetn
.sym 24469 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 24472 $abc$63045$new_n5441_
.sym 24473 $abc$63045$new_n6136_
.sym 24474 rvsoc.data_wdata[26]
.sym 24475 $abc$63045$new_n5546_
.sym 24478 $abc$63045$new_n5528_
.sym 24479 $abc$63045$new_n5536_
.sym 24480 $abc$63045$new_ys__n7658_inv_
.sym 24481 $abc$63045$new_n5533_
.sym 24483 rvsoc.clka
.sym 24484 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 24485 rvsoc.cpu0.cpu_rs1[15]
.sym 24486 rvsoc.cpu0.cpu_rs1[14]
.sym 24487 rvsoc.cpu0.cpu_rs1[13]
.sym 24488 rvsoc.cpu0.cpu_rs1[12]
.sym 24489 rvsoc.cpu0.cpu_rs1[11]
.sym 24490 rvsoc.cpu0.cpu_rs1[10]
.sym 24491 rvsoc.cpu0.cpu_rs1[9]
.sym 24492 rvsoc.cpu0.cpu_rs1[8]
.sym 24493 rvsoc.cpu0.mulhu_val[4]
.sym 24495 rvsoc.cpu0.F_insn_typ[9]
.sym 24496 $abc$63045$new_n3691_
.sym 24497 $abc$63045$new_ys__n3457_
.sym 24498 rvsoc.cpu0.mulhu_val[25]
.sym 24499 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 24501 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[12]
.sym 24502 rvsoc.cpu0.mulhu_val[14]
.sym 24503 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[6]
.sym 24504 $abc$63045$new_ys__n7018_
.sym 24506 rvsoc.resetn
.sym 24507 rvsoc.cpu0.D_op2[9]
.sym 24508 $abc$63045$new_ys__n7026_
.sym 24509 rvsoc.cpu0.D_insn_typ[1]
.sym 24510 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[13]
.sym 24511 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[3]
.sym 24512 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[14]
.sym 24513 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[13]
.sym 24514 $abc$63045$new_n5096_
.sym 24515 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 24516 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 24517 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[2]
.sym 24518 rvsoc.cpu0.cpu_rs1[15]
.sym 24519 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 24520 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[9]
.sym 24529 rvsoc.cpu0.mulhu_val[24]
.sym 24532 $abc$63045$new_ys__n3457_
.sym 24533 rvsoc.cpu0.F_insn[8]
.sym 24537 $abc$63045$new_ys__n3454_
.sym 24539 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 24540 $abc$63045$new_ys__n3457_
.sym 24543 $abc$63045$new_ys__n3044_inv_
.sym 24544 $abc$63045$new_ys__n3041_inv_
.sym 24545 rvsoc.cpu0.F_insn_typ[1]
.sym 24547 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 24548 $abc$63045$new_ys__n3043_inv_
.sym 24549 rvsoc.cpu0.F_insn[17]
.sym 24551 rvsoc.cpu0.mulhu_val[26]
.sym 24552 rvsoc.cpu0.F_insn[15]
.sym 24553 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 24555 rvsoc.cpu0.F_insn[18]
.sym 24560 rvsoc.cpu0.F_insn[17]
.sym 24561 $abc$63045$new_ys__n3043_inv_
.sym 24562 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 24566 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 24571 rvsoc.cpu0.mulhu_val[26]
.sym 24573 $abc$63045$new_ys__n3454_
.sym 24574 $abc$63045$new_ys__n3457_
.sym 24577 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 24578 $abc$63045$new_ys__n3041_inv_
.sym 24579 rvsoc.cpu0.F_insn[15]
.sym 24584 rvsoc.cpu0.F_insn_typ[1]
.sym 24589 rvsoc.cpu0.F_insn[8]
.sym 24595 rvsoc.cpu0.F_insn[18]
.sym 24596 $abc$63045$new_ys__n3044_inv_
.sym 24598 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 24602 $abc$63045$new_ys__n3457_
.sym 24603 rvsoc.cpu0.mulhu_val[24]
.sym 24604 $abc$63045$new_ys__n3454_
.sym 24605 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 24606 rvsoc.clka
.sym 24607 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 24608 rvsoc.cpu0.cpu_rs1[7]
.sym 24609 rvsoc.cpu0.cpu_rs1[6]
.sym 24610 rvsoc.cpu0.cpu_rs1[5]
.sym 24611 rvsoc.cpu0.cpu_rs1[4]
.sym 24612 rvsoc.cpu0.cpu_rs1[3]
.sym 24613 rvsoc.cpu0.cpu_rs1[2]
.sym 24614 rvsoc.cpu0.cpu_rs1[1]
.sym 24615 rvsoc.cpu0.cpu_rs1[0]
.sym 24616 rvsoc.cpu0.D_insn_typ[1]
.sym 24618 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 24619 rvsoc.cpu0.D_insn_typ[9]
.sym 24620 rvsoc.cpu0.D_insn[15]
.sym 24621 rvsoc.cpu0.D_op1[23]
.sym 24622 rvsoc.cpu0.D_op1[16]
.sym 24623 rvsoc.cpu0.mulhu_val[24]
.sym 24624 $abc$63045$new_ys__n11299_inv_
.sym 24626 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 24628 rvsoc.cpu0.E_op1[23]
.sym 24629 $PACKER_VCC_NET
.sym 24630 rvsoc.cpu0.D_insn_typ[1]
.sym 24631 rvsoc.cpu0.cpu_rs1[13]
.sym 24632 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[9]
.sym 24633 rvsoc.cpu0.D_insn[15]
.sym 24634 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[8]
.sym 24635 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[0]
.sym 24636 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[5]
.sym 24637 rvsoc.cpu0.cpu_rs1[1]
.sym 24638 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[0]
.sym 24639 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 24640 $abc$63045$new_n6131_
.sym 24641 rvsoc.cpu0.D_insn_typ[11]
.sym 24642 rvsoc.data_wdata[3]
.sym 24643 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 24649 rvsoc.data_wdata[3]
.sym 24650 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[6]
.sym 24651 rvsoc.data_wdata[22]
.sym 24653 $abc$63045$new_ys__n7650_inv_
.sym 24654 $abc$63045$new_n5505_
.sym 24655 $abc$63045$new_n6126_
.sym 24656 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 24657 rvsoc.cpu0.cpu_rs2[3]
.sym 24658 rvsoc.data_wdata[24]
.sym 24660 $abc$63045$new_n5526_
.sym 24661 $abc$63045$new_n5441_
.sym 24662 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 24663 $abc$63045$new_n5492_
.sym 24664 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 24665 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[5]
.sym 24666 $abc$63045$new_n6131_
.sym 24667 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[5]
.sym 24669 $abc$63045$new_n5495_
.sym 24673 $abc$63045$new_n6122_
.sym 24674 $abc$63045$new_n5096_
.sym 24675 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[6]
.sym 24676 $abc$63045$new_ys__n3457_
.sym 24677 $abc$63045$new_ys__n7019_
.sym 24678 $abc$63045$new_ys__n2888_
.sym 24679 $abc$63045$new_n3685_
.sym 24682 $abc$63045$new_n5495_
.sym 24683 $abc$63045$new_n5492_
.sym 24684 $abc$63045$new_ys__n7650_inv_
.sym 24685 $abc$63045$new_n6122_
.sym 24688 $abc$63045$new_n5441_
.sym 24689 rvsoc.data_wdata[22]
.sym 24690 $abc$63045$new_n5505_
.sym 24691 $abc$63045$new_n6126_
.sym 24694 rvsoc.data_wdata[3]
.sym 24695 rvsoc.cpu0.cpu_rs2[3]
.sym 24696 $abc$63045$new_ys__n2888_
.sym 24697 $abc$63045$new_n3685_
.sym 24700 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[6]
.sym 24702 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[6]
.sym 24703 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 24706 $abc$63045$new_ys__n3457_
.sym 24707 $abc$63045$new_ys__n7019_
.sym 24708 $abc$63045$new_n5096_
.sym 24712 $abc$63045$new_n5441_
.sym 24713 rvsoc.data_wdata[24]
.sym 24714 $abc$63045$new_n6131_
.sym 24715 $abc$63045$new_n5526_
.sym 24718 $abc$63045$new_n5495_
.sym 24719 $abc$63045$new_n5492_
.sym 24720 $abc$63045$new_ys__n7650_inv_
.sym 24721 $abc$63045$new_n6122_
.sym 24725 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[5]
.sym 24726 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 24727 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[5]
.sym 24729 rvsoc.clka
.sym 24730 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 24731 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[15]
.sym 24732 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[14]
.sym 24733 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[13]
.sym 24734 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[12]
.sym 24735 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[11]
.sym 24736 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[10]
.sym 24737 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[9]
.sym 24738 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[8]
.sym 24739 rvsoc.cpu0.D_op1[10]
.sym 24741 rvsoc.cpu0.D_op1[3]
.sym 24742 rvsoc.cpu0.D_op1[10]
.sym 24743 rvsoc.cpu0.D_op1[10]
.sym 24744 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[20]
.sym 24747 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[7]
.sym 24748 rvsoc.cpu0.D_op1[7]
.sym 24749 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 24752 rvsoc.data_wdata[18]
.sym 24754 rvsoc.cpu0.D_op1[26]
.sym 24755 rvsoc.cpu0.cpu_rs1[5]
.sym 24756 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[2]
.sym 24757 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[1]
.sym 24758 rvsoc.cpu0.F_insn[23]
.sym 24759 rvsoc.cpu0.D_op1[6]
.sym 24760 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[11]
.sym 24761 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[6]
.sym 24762 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[8]
.sym 24763 rvsoc.cpu0.D_insn[23]
.sym 24764 rvsoc.cpu0.D_insn[22]
.sym 24765 rvsoc.cpu0.cpu_rs1[0]
.sym 24766 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[14]
.sym 24773 rvsoc.cpu0.mulhu_val[17]
.sym 24774 rvsoc.cpu0.F_insn[23]
.sym 24775 rvsoc.cpu0.D_insn_typ[10]
.sym 24782 rvsoc.cpu0.mulhu_val[22]
.sym 24783 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 24784 rvsoc.cpu0.D_insn_typ[9]
.sym 24785 $abc$63045$new_ys__n3449_
.sym 24786 $abc$63045$new_ys__n3457_
.sym 24787 $abc$63045$new_ys__n3454_
.sym 24790 rvsoc.cpu0.F_insn[15]
.sym 24797 rvsoc.cpu0.F_insn[29]
.sym 24798 rvsoc.cpu0.F_insn_typ[9]
.sym 24801 rvsoc.cpu0.D_insn_typ[11]
.sym 24807 rvsoc.cpu0.F_insn[23]
.sym 24811 rvsoc.cpu0.mulhu_val[17]
.sym 24812 $abc$63045$new_ys__n3454_
.sym 24813 $abc$63045$new_ys__n3457_
.sym 24818 rvsoc.cpu0.F_insn_typ[9]
.sym 24823 rvsoc.cpu0.D_insn_typ[10]
.sym 24824 rvsoc.cpu0.D_insn_typ[11]
.sym 24825 rvsoc.cpu0.D_insn_typ[9]
.sym 24829 $abc$63045$new_ys__n3449_
.sym 24831 $abc$63045$new_ys__n3454_
.sym 24835 rvsoc.cpu0.mulhu_val[22]
.sym 24837 $abc$63045$new_ys__n3457_
.sym 24838 $abc$63045$new_ys__n3454_
.sym 24843 rvsoc.cpu0.F_insn[15]
.sym 24850 rvsoc.cpu0.F_insn[29]
.sym 24851 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 24852 rvsoc.clka
.sym 24853 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 24854 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[7]
.sym 24855 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[6]
.sym 24856 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[5]
.sym 24857 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[4]
.sym 24858 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[3]
.sym 24859 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[2]
.sym 24860 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[1]
.sym 24861 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[0]
.sym 24862 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 24863 rvsoc.cpu0.D_op1[21]
.sym 24864 rvsoc.cpu0.D_op1[21]
.sym 24865 rvsoc.cpu0.D_op1[6]
.sym 24866 rvsoc.cpu0.D_op2[4]
.sym 24867 rvsoc.cpu0.D_op2[24]
.sym 24868 rvsoc.cpu0.mulhu_val[16]
.sym 24869 rvsoc.cpu0.D_op1[7]
.sym 24870 rvsoc.cpu0.mulhu_val[22]
.sym 24871 rvsoc.cpu0.D_insn[19]
.sym 24872 rvsoc.cpu0.D_insn_typ[9]
.sym 24873 rvsoc.cpu0.D_op1[14]
.sym 24874 $abc$63045$new_n3341_
.sym 24875 rvsoc.cpu0.D_op2[8]
.sym 24876 rvsoc.cpu0.D_op2[14]
.sym 24877 rvsoc.cpu0.D_insn_typ[4]
.sym 24878 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[2]
.sym 24879 rvsoc.cpu0.cpu_rs1[7]
.sym 24880 rvsoc.cpu0.D_insn[17]
.sym 24881 rvsoc.cpu0.cpu_rs1[3]
.sym 24882 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[12]
.sym 24883 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[4]
.sym 24884 rvsoc.cpu0.cpu_rs1[6]
.sym 24885 rvsoc.eram.adrs[5]
.sym 24886 rvsoc.cpu0.F_insn[22]
.sym 24887 $PACKER_VCC_NET
.sym 24888 $abc$63045$new_n6113_
.sym 24889 rvsoc.cpu0.D_insn[29]
.sym 24895 rvsoc.cpu0.F_insn[12]
.sym 24897 rvsoc.cpu0.F_insn[22]
.sym 24898 rvsoc.data_wdata[17]
.sym 24899 $abc$63045$new_n5441_
.sym 24904 $abc$63045$new_n5452_
.sym 24905 rvsoc.data_wdata[26]
.sym 24906 rvsoc.cpu0.F_insn[17]
.sym 24907 $abc$63045$new_n5441_
.sym 24908 $abc$63045$new_n5505_
.sym 24910 rvsoc.cpu0.F_insn[21]
.sym 24912 $abc$63045$new_n6109_
.sym 24913 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 24914 $abc$63045$new_n6113_
.sym 24915 $abc$63045$new_n5462_
.sym 24917 rvsoc.data_wdata[22]
.sym 24919 $abc$63045$new_n6136_
.sym 24923 $abc$63045$new_n6126_
.sym 24925 rvsoc.data_wdata[18]
.sym 24926 $abc$63045$new_n5546_
.sym 24928 $abc$63045$new_n5505_
.sym 24929 $abc$63045$new_n5441_
.sym 24930 rvsoc.data_wdata[22]
.sym 24931 $abc$63045$new_n6126_
.sym 24935 rvsoc.cpu0.F_insn[12]
.sym 24942 rvsoc.cpu0.F_insn[22]
.sym 24946 $abc$63045$new_n6136_
.sym 24947 $abc$63045$new_n5546_
.sym 24948 rvsoc.data_wdata[26]
.sym 24949 $abc$63045$new_n5441_
.sym 24952 $abc$63045$new_n5441_
.sym 24953 $abc$63045$new_n6113_
.sym 24954 $abc$63045$new_n5462_
.sym 24955 rvsoc.data_wdata[18]
.sym 24961 rvsoc.cpu0.F_insn[17]
.sym 24964 rvsoc.cpu0.F_insn[21]
.sym 24970 $abc$63045$new_n6109_
.sym 24971 $abc$63045$new_n5452_
.sym 24972 rvsoc.data_wdata[17]
.sym 24973 $abc$63045$new_n5441_
.sym 24974 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 24975 rvsoc.clka
.sym 24976 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 24977 rvsoc.cpu0.cpu_rs2[31]
.sym 24978 rvsoc.cpu0.cpu_rs2[30]
.sym 24979 rvsoc.cpu0.cpu_rs2[29]
.sym 24980 rvsoc.cpu0.cpu_rs2[28]
.sym 24981 rvsoc.cpu0.cpu_rs2[27]
.sym 24982 rvsoc.cpu0.cpu_rs2[26]
.sym 24983 rvsoc.cpu0.cpu_rs2[25]
.sym 24984 rvsoc.cpu0.cpu_rs2[24]
.sym 24986 rvsoc.cpu0.D_op2[29]
.sym 24989 $abc$63045$new_n3709_
.sym 24990 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 24991 rvsoc.data_wdata[26]
.sym 24992 rvsoc.cpu0.D_op2[9]
.sym 24994 rvsoc.cpu0.D_op1[4]
.sym 24995 rvsoc.cpu0.D_op1[17]
.sym 24996 $abc$63045$new_n3341_
.sym 24997 rvsoc.cpu0.D_op1[2]
.sym 24998 rvsoc.cpu0.D_funct3[1]
.sym 24999 rvsoc.cpu0.E_op1[10]
.sym 25000 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[5]
.sym 25001 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[13]
.sym 25002 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[2]
.sym 25004 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[10]
.sym 25005 rvsoc.cpu0.cpu_rs2[23]
.sym 25006 rvsoc.cpu0.cpu_rs1[15]
.sym 25007 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 25008 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 25009 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 25010 rvsoc.cpu0.D_insn[21]
.sym 25011 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[3]
.sym 25012 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[9]
.sym 25019 rvsoc.cpu0.cpu_rs1[13]
.sym 25021 rvsoc.data_wdata[18]
.sym 25023 rvsoc.data_wdata[23]
.sym 25024 rvsoc.data_wdata[6]
.sym 25025 rvsoc.data_wdata[13]
.sym 25027 rvsoc.cpu0.cpu_rs2[26]
.sym 25029 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 25030 $abc$63045$new_n3685_
.sym 25031 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 25032 rvsoc.data_wdata[7]
.sym 25035 rvsoc.cpu0.cpu_rs1[0]
.sym 25038 $abc$63045$new_ys__n2888_
.sym 25039 rvsoc.cpu0.cpu_rs1[7]
.sym 25040 $abc$63045$new_ys__n2889_
.sym 25041 rvsoc.cpu0.cpu_rs1[3]
.sym 25042 rvsoc.data_wdata[26]
.sym 25044 rvsoc.cpu0.cpu_rs1[6]
.sym 25045 rvsoc.data_wdata[0]
.sym 25047 rvsoc.cpu0.cpu_rs2[18]
.sym 25048 rvsoc.data_wdata[3]
.sym 25049 rvsoc.cpu0.cpu_rs1[23]
.sym 25052 rvsoc.cpu0.cpu_rs1[13]
.sym 25053 $abc$63045$new_ys__n2889_
.sym 25054 rvsoc.data_wdata[13]
.sym 25057 rvsoc.cpu0.cpu_rs1[3]
.sym 25058 $abc$63045$new_ys__n2889_
.sym 25059 rvsoc.data_wdata[3]
.sym 25063 $abc$63045$new_ys__n2889_
.sym 25065 rvsoc.data_wdata[6]
.sym 25066 rvsoc.cpu0.cpu_rs1[6]
.sym 25069 rvsoc.data_wdata[18]
.sym 25070 rvsoc.cpu0.cpu_rs2[18]
.sym 25071 $abc$63045$new_n3685_
.sym 25072 $abc$63045$new_ys__n2888_
.sym 25075 rvsoc.cpu0.cpu_rs1[23]
.sym 25076 rvsoc.data_wdata[23]
.sym 25077 $abc$63045$new_ys__n2889_
.sym 25081 rvsoc.cpu0.cpu_rs1[0]
.sym 25082 rvsoc.data_wdata[0]
.sym 25084 $abc$63045$new_ys__n2889_
.sym 25087 $abc$63045$new_ys__n2888_
.sym 25088 $abc$63045$new_n3685_
.sym 25089 rvsoc.cpu0.cpu_rs2[26]
.sym 25090 rvsoc.data_wdata[26]
.sym 25093 rvsoc.cpu0.cpu_rs1[7]
.sym 25094 $abc$63045$new_ys__n2889_
.sym 25095 rvsoc.data_wdata[7]
.sym 25097 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 25098 rvsoc.clka
.sym 25099 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 25100 rvsoc.cpu0.cpu_rs2[23]
.sym 25101 rvsoc.cpu0.cpu_rs2[22]
.sym 25102 rvsoc.cpu0.cpu_rs2[21]
.sym 25103 rvsoc.cpu0.cpu_rs2[20]
.sym 25104 rvsoc.cpu0.cpu_rs2[19]
.sym 25105 rvsoc.cpu0.cpu_rs2[18]
.sym 25106 rvsoc.cpu0.cpu_rs2[17]
.sym 25107 rvsoc.cpu0.cpu_rs2[16]
.sym 25108 rvsoc.cpu0.D_op1[23]
.sym 25109 rvsoc.cpu0.D_insn[12]
.sym 25110 rvsoc.cpu0.D_op2[2]
.sym 25112 rvsoc.cpu0.D_op2[26]
.sym 25113 rvsoc.cpu0.cpu_rs2[25]
.sym 25114 rvsoc.cpu0.D_op1[0]
.sym 25115 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 25116 rvsoc.cpu0.D_op1[3]
.sym 25117 rvsoc.uart0.rx_bitcnt[2]
.sym 25118 rvsoc.cpu0.D_op1[6]
.sym 25119 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 25120 $abc$63045$new_ys__n2235_
.sym 25121 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[4]
.sym 25122 rvsoc.cpu0.D_op1[23]
.sym 25123 rvsoc.data_wdata[17]
.sym 25124 $abc$63045$new_ys__n2888_
.sym 25125 rvsoc.cpu0.cpu_rs1[1]
.sym 25126 rvsoc.cpu0.cpu_rs1[4]
.sym 25127 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[0]
.sym 25128 rvsoc.cpu0.D_op1[28]
.sym 25129 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[1]
.sym 25130 rvsoc.cpu0.D_actv_pc[1]
.sym 25131 rvsoc.data_wdata[0]
.sym 25132 rvsoc.cpu0.D_op1[8]
.sym 25133 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[5]
.sym 25134 rvsoc.data_wdata[3]
.sym 25135 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 25142 rvsoc.data_wdata[22]
.sym 25143 rvsoc.cpu0.F_actv_pc[1]
.sym 25144 $abc$63045$new_n3723_
.sym 25145 rvsoc.cpu0.cpu_rs2[27]
.sym 25146 rvsoc.cpu0.F_insn_typ[2]
.sym 25150 $abc$63045$new_ys__n2888_
.sym 25151 $abc$63045$new_n3741_
.sym 25154 $abc$63045$new_n3731_
.sym 25155 rvsoc.data_wdata[27]
.sym 25156 $abc$63045$new_n3689_
.sym 25158 rvsoc.cpu0.cpu_rs2[22]
.sym 25159 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 25161 $abc$63045$new_n3685_
.sym 25163 rvsoc.cpu0.F_insn[23]
.sym 25166 $abc$63045$new_n3709_
.sym 25167 $abc$63045$new_n3685_
.sym 25169 $abc$63045$new_n3691_
.sym 25171 rvsoc.cpu0.F_insn[22]
.sym 25176 $abc$63045$new_n3709_
.sym 25177 $abc$63045$new_n3723_
.sym 25181 $abc$63045$new_n3731_
.sym 25183 $abc$63045$new_n3709_
.sym 25186 rvsoc.cpu0.cpu_rs2[27]
.sym 25187 rvsoc.data_wdata[27]
.sym 25188 $abc$63045$new_ys__n2888_
.sym 25189 $abc$63045$new_n3685_
.sym 25192 rvsoc.cpu0.F_insn[22]
.sym 25193 $abc$63045$new_n3689_
.sym 25194 rvsoc.cpu0.F_insn_typ[2]
.sym 25199 $abc$63045$new_n3741_
.sym 25200 $abc$63045$new_n3709_
.sym 25204 rvsoc.cpu0.cpu_rs2[22]
.sym 25205 $abc$63045$new_n3685_
.sym 25206 rvsoc.data_wdata[22]
.sym 25207 $abc$63045$new_ys__n2888_
.sym 25211 $abc$63045$new_n3691_
.sym 25212 rvsoc.cpu0.F_insn[23]
.sym 25213 rvsoc.cpu0.F_insn_typ[2]
.sym 25217 rvsoc.cpu0.F_actv_pc[1]
.sym 25220 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 25221 rvsoc.clka
.sym 25223 rvsoc.cpu0.cpu_rs1[31]
.sym 25224 rvsoc.cpu0.cpu_rs1[30]
.sym 25225 rvsoc.cpu0.cpu_rs1[29]
.sym 25226 rvsoc.cpu0.cpu_rs1[28]
.sym 25227 rvsoc.cpu0.cpu_rs1[27]
.sym 25228 rvsoc.cpu0.cpu_rs1[26]
.sym 25229 rvsoc.cpu0.cpu_rs1[25]
.sym 25230 rvsoc.cpu0.cpu_rs1[24]
.sym 25232 rvsoc.cpu0.D_insn[8]
.sym 25233 rvsoc.cpu0.D_op1[1]
.sym 25235 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[7]
.sym 25236 rvsoc.data_wdata[18]
.sym 25237 rvsoc.cpu0.D_op1[15]
.sym 25238 rvsoc.cpu0.D_op1[13]
.sym 25239 $abc$63045$new_ys__n1275_
.sym 25240 rvsoc.cpu0.cpu_rs2[16]
.sym 25241 rvsoc.cpu0.D_op1[18]
.sym 25242 rvsoc.data_wdata[13]
.sym 25243 rvsoc.data_wdata[6]
.sym 25244 rvsoc.cpu0.D_op2[31]
.sym 25245 rvsoc.cpu0.D_op2[27]
.sym 25246 rvsoc.cpu0.D_op1[10]
.sym 25247 rvsoc.cpu0.cpu_rs1[5]
.sym 25248 rvsoc.cpu0.D_op2[13]
.sym 25249 $abc$63045$new_ys__n2889_
.sym 25250 rvsoc.data_wdata[15]
.sym 25251 rvsoc.cpu0.cpu_rs1[23]
.sym 25252 rvsoc.data_wdata[8]
.sym 25253 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[11]
.sym 25254 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[14]
.sym 25255 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[8]
.sym 25256 rvsoc.cpu0.D_op2[3]
.sym 25257 rvsoc.data_wdata[1]
.sym 25258 rvsoc.cpu0.D_actv_pc[1]
.sym 25264 rvsoc.data_wdata[1]
.sym 25265 rvsoc.cpu0.cpu_rs1[5]
.sym 25266 $abc$63045$new_ys__n2889_
.sym 25267 rvsoc.cpu0.D_op2[2]
.sym 25274 rvsoc.data_wdata[15]
.sym 25275 rvsoc.data_wdata[5]
.sym 25276 rvsoc.cpu0.cpu_rs1[15]
.sym 25277 rvsoc.cpu0.D_op2[6]
.sym 25278 rvsoc.cpu0.cpu_rs1[2]
.sym 25279 rvsoc.cpu0.D_op2[1]
.sym 25283 rvsoc.data_wdata[4]
.sym 25285 rvsoc.cpu0.cpu_rs1[1]
.sym 25286 rvsoc.cpu0.cpu_rs1[4]
.sym 25291 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 25293 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 25295 rvsoc.data_wdata[2]
.sym 25297 rvsoc.cpu0.D_op2[6]
.sym 25304 rvsoc.cpu0.D_op2[1]
.sym 25309 rvsoc.data_wdata[5]
.sym 25310 rvsoc.cpu0.cpu_rs1[5]
.sym 25311 $abc$63045$new_ys__n2889_
.sym 25315 rvsoc.cpu0.cpu_rs1[1]
.sym 25316 rvsoc.data_wdata[1]
.sym 25318 $abc$63045$new_ys__n2889_
.sym 25322 rvsoc.data_wdata[15]
.sym 25323 $abc$63045$new_ys__n2889_
.sym 25324 rvsoc.cpu0.cpu_rs1[15]
.sym 25327 rvsoc.cpu0.D_op2[2]
.sym 25333 $abc$63045$new_ys__n2889_
.sym 25334 rvsoc.cpu0.cpu_rs1[2]
.sym 25335 rvsoc.data_wdata[2]
.sym 25339 rvsoc.data_wdata[4]
.sym 25340 rvsoc.cpu0.cpu_rs1[4]
.sym 25342 $abc$63045$new_ys__n2889_
.sym 25343 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 25344 rvsoc.clka
.sym 25345 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 25346 rvsoc.cpu0.cpu_rs1[23]
.sym 25347 rvsoc.cpu0.cpu_rs1[22]
.sym 25348 rvsoc.cpu0.cpu_rs1[21]
.sym 25349 rvsoc.cpu0.cpu_rs1[20]
.sym 25350 rvsoc.cpu0.cpu_rs1[19]
.sym 25351 rvsoc.cpu0.cpu_rs1[18]
.sym 25352 rvsoc.cpu0.cpu_rs1[17]
.sym 25353 rvsoc.cpu0.cpu_rs1[16]
.sym 25354 rvsoc.cpu0.D_op1[15]
.sym 25355 $abc$63045$new_n4635_
.sym 25358 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[6]
.sym 25359 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[3]
.sym 25360 rvsoc.cpu0.D_op1[3]
.sym 25361 rvsoc.data_wdata[22]
.sym 25362 rvsoc.cpu0.D_op1[16]
.sym 25363 rvsoc.cpu0.D_op1[12]
.sym 25364 rvsoc.cpu0.D_op1[14]
.sym 25365 rvsoc.cpu0.cpu_rs1[31]
.sym 25366 rvsoc.cpu0.D_op1[1]
.sym 25367 rvsoc.cpu0.D_op1[16]
.sym 25368 rvsoc.cpu0.D_op1[15]
.sym 25369 rvsoc.cpu0.D_op1[14]
.sym 25370 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[2]
.sym 25371 rvsoc.cpu0.D_op1[5]
.sym 25372 rvsoc.cpu0.D_op1[9]
.sym 25373 rvsoc.data_wdata[10]
.sym 25374 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[12]
.sym 25375 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[4]
.sym 25376 rvsoc.data_wdata[9]
.sym 25378 rvsoc.eram.adrs[5]
.sym 25379 rvsoc.cpu0.D_op1[2]
.sym 25380 rvsoc.cpu0.D_op1[22]
.sym 25381 rvsoc.data_wdata[2]
.sym 25389 rvsoc.data_wdata[28]
.sym 25390 rvsoc.cpu0.cpu_rs1[28]
.sym 25391 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 25393 rvsoc.data_wdata[27]
.sym 25394 rvsoc.data_wdata[9]
.sym 25397 rvsoc.data_wdata[10]
.sym 25398 rvsoc.data_wdata[21]
.sym 25399 rvsoc.cpu0.cpu_rs1[27]
.sym 25401 rvsoc.cpu0.cpu_rs1[8]
.sym 25404 rvsoc.cpu0.cpu_rs1[22]
.sym 25405 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 25408 rvsoc.cpu0.D_op2[13]
.sym 25409 $abc$63045$new_ys__n2889_
.sym 25411 rvsoc.cpu0.cpu_rs1[10]
.sym 25412 rvsoc.data_wdata[8]
.sym 25413 rvsoc.cpu0.cpu_rs1[21]
.sym 25415 rvsoc.cpu0.cpu_rs1[9]
.sym 25417 rvsoc.data_wdata[22]
.sym 25423 rvsoc.cpu0.D_op2[13]
.sym 25426 rvsoc.cpu0.cpu_rs1[22]
.sym 25427 $abc$63045$new_ys__n2889_
.sym 25428 rvsoc.data_wdata[22]
.sym 25432 $abc$63045$new_ys__n2889_
.sym 25433 rvsoc.cpu0.cpu_rs1[28]
.sym 25434 rvsoc.data_wdata[28]
.sym 25439 $abc$63045$new_ys__n2889_
.sym 25440 rvsoc.cpu0.cpu_rs1[27]
.sym 25441 rvsoc.data_wdata[27]
.sym 25444 rvsoc.data_wdata[8]
.sym 25445 rvsoc.cpu0.cpu_rs1[8]
.sym 25446 $abc$63045$new_ys__n2889_
.sym 25450 rvsoc.cpu0.cpu_rs1[9]
.sym 25452 rvsoc.data_wdata[9]
.sym 25453 $abc$63045$new_ys__n2889_
.sym 25457 rvsoc.cpu0.cpu_rs1[10]
.sym 25458 $abc$63045$new_ys__n2889_
.sym 25459 rvsoc.data_wdata[10]
.sym 25463 $abc$63045$new_ys__n2889_
.sym 25464 rvsoc.cpu0.cpu_rs1[21]
.sym 25465 rvsoc.data_wdata[21]
.sym 25466 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 25467 rvsoc.clka
.sym 25468 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 25473 rvsoc.mem_vdata[2][11]
.sym 25477 rvsoc.data_wdata[4]
.sym 25481 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[13]
.sym 25482 rvsoc.data_wdata[5]
.sym 25483 rvsoc.cpu0.D_op1[9]
.sym 25484 rvsoc.cpu0.D_op2[15]
.sym 25485 rvsoc.cpu0.D_op1[22]
.sym 25486 rvsoc.cpu0.D_op2[30]
.sym 25487 rvsoc.cpu0.D_op1[28]
.sym 25488 rvsoc.cpu0.D_op2[25]
.sym 25489 rvsoc.cpu0.D_op1[27]
.sym 25490 $abc$63045$new_ys__n1271_
.sym 25491 rvsoc.cpu0.D_op1[8]
.sym 25492 rvsoc.cpu0.D_op1[4]
.sym 25493 rvsoc.cpu0.cpu_rs1[14]
.sym 25494 rvsoc.cpu0.D_op1[28]
.sym 25495 rvsoc.cpu0.cpu_rs1[12]
.sym 25496 rvsoc.data_wdata[11]
.sym 25497 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 25498 rvsoc.cpu0.D_op1[8]
.sym 25500 rvsoc.eram.adrs[6]
.sym 25501 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 25502 rvsoc.cpu0.D_op1[10]
.sym 25503 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[3]
.sym 25504 rvsoc.cpu0.D_op1[21]
.sym 25512 $abc$63045$new_ys__n12941_inv_
.sym 25513 $abc$63045$new_ys__n12909_inv_
.sym 25515 $abc$63045$new_ys__n12879_
.sym 25517 rvsoc.cpu0.D_op2[20]
.sym 25521 $abc$63045$new_ys__n1274_
.sym 25522 rvsoc.cpu0.D_op2[5]
.sym 25524 rvsoc.cpu0.D_op2[16]
.sym 25525 $abc$63045$new_n4214_
.sym 25526 rvsoc.cpu0.D_op2[4]
.sym 25531 rvsoc.cpu0.D_op2[3]
.sym 25533 $abc$63045$new_n5969_
.sym 25539 $abc$63045$new_n4155_
.sym 25546 rvsoc.cpu0.D_op2[16]
.sym 25549 rvsoc.cpu0.D_op2[5]
.sym 25550 $abc$63045$new_n4155_
.sym 25551 $abc$63045$new_ys__n12879_
.sym 25552 $abc$63045$new_ys__n1274_
.sym 25561 rvsoc.cpu0.D_op2[5]
.sym 25562 $abc$63045$new_n4214_
.sym 25563 $abc$63045$new_n5969_
.sym 25564 $abc$63045$new_n4155_
.sym 25580 rvsoc.cpu0.D_op2[20]
.sym 25585 rvsoc.cpu0.D_op2[3]
.sym 25586 $abc$63045$new_ys__n12941_inv_
.sym 25587 $abc$63045$new_ys__n12909_inv_
.sym 25588 rvsoc.cpu0.D_op2[4]
.sym 25596 rvsoc.mem_vdata[2][10]
.sym 25600 rvsoc.cpu0.D_insn_typ[8]
.sym 25604 $abc$63045$new_ys__n1039_
.sym 25605 rvsoc.cpu0.D_op1[24]
.sym 25606 rvsoc.cpu0.D_op1[20]
.sym 25607 rvsoc.cpu0.D_op1[19]
.sym 25608 $abc$63045$new_ys__n1204_inv_
.sym 25610 rvsoc.cpu0.D_op1[20]
.sym 25612 $abc$63045$new_ys__n11612_
.sym 25613 rvsoc.cpu0.D_op1[11]
.sym 25614 rvsoc.cpu0.D_op1[19]
.sym 25617 rvsoc.eram.adrs[3]
.sym 25618 rvsoc.cpu0.cpu_rs1[4]
.sym 25619 rvsoc.data_wdata[11]
.sym 25620 rvsoc.data_wdata[3]
.sym 25624 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 25625 $abc$63045$new_n4780_
.sym 25626 rvsoc.data_wdata[21]
.sym 25635 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 25637 $abc$63045$new_n4584_
.sym 25638 rvsoc.cpu0.D_op2[4]
.sym 25641 $abc$63045$new_ys__n1274_
.sym 25643 rvsoc.cpu0.D_op2[31]
.sym 25645 $abc$63045$new_ys__n12963_inv_
.sym 25646 rvsoc.cpu0.D_op2[5]
.sym 25649 rvsoc.cpu0.D_op2[3]
.sym 25650 $abc$63045$new_ys__n12955_inv_
.sym 25651 $abc$63045$new_ys__n3825_
.sym 25652 $abc$63045$new_ys__n12909_inv_
.sym 25654 rvsoc.cpu0.D_op2[26]
.sym 25656 $abc$63045$new_n4379_
.sym 25657 $abc$63045$new_n4155_
.sym 25658 $abc$63045$new_ys__n12955_inv_
.sym 25659 $abc$63045$new_ys__n12941_inv_
.sym 25660 $PACKER_GND_NET
.sym 25664 $abc$63045$new_ys__n12881_
.sym 25666 $abc$63045$new_ys__n3825_
.sym 25668 rvsoc.cpu0.D_op2[3]
.sym 25669 $abc$63045$new_ys__n12963_inv_
.sym 25674 rvsoc.cpu0.D_op2[31]
.sym 25681 rvsoc.cpu0.D_op2[26]
.sym 25684 $abc$63045$new_ys__n12963_inv_
.sym 25685 rvsoc.cpu0.D_op2[3]
.sym 25686 $abc$63045$new_ys__n12955_inv_
.sym 25691 $abc$63045$new_ys__n12909_inv_
.sym 25692 $abc$63045$new_n4584_
.sym 25693 $abc$63045$new_n4379_
.sym 25699 $PACKER_GND_NET
.sym 25702 $abc$63045$new_ys__n12881_
.sym 25703 $abc$63045$new_ys__n1274_
.sym 25704 rvsoc.cpu0.D_op2[5]
.sym 25705 $abc$63045$new_n4155_
.sym 25708 $abc$63045$new_ys__n12941_inv_
.sym 25709 rvsoc.cpu0.D_op2[3]
.sym 25710 rvsoc.cpu0.D_op2[4]
.sym 25711 $abc$63045$new_ys__n12955_inv_
.sym 25712 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 25713 rvsoc.clkn
.sym 25719 rvsoc.mem_vdata[2][21]
.sym 25723 rvsoc.data_wdata[7]
.sym 25727 rvsoc.data_wdata[23]
.sym 25728 rvsoc.cpu0.D_op1[26]
.sym 25729 rvsoc.spi0.status[9]
.sym 25730 rvsoc.data_wdata[19]
.sym 25731 $abc$63045$new_ys__n1017_
.sym 25732 rvsoc.cpu0.D_op1[7]
.sym 25733 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[26]
.sym 25737 $abc$63045$new_ys__n1072_
.sym 25741 rvsoc.cpu0.E_op1[31]
.sym 25742 $abc$63045$new_ys__n12781_inv_
.sym 25743 $abc$63045$new_ys__n1275_
.sym 25744 rvsoc.cpu0.D_op2[3]
.sym 25745 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 25746 rvsoc.data_wdata[20]
.sym 25756 rvsoc.cpu0.D_op2[4]
.sym 25758 $abc$63045$new_ys__n3825_
.sym 25759 $abc$63045$new_ys__n1274_
.sym 25763 $abc$63045$new_ys__n1272_
.sym 25764 $abc$63045$new_ys__n12925_
.sym 25765 rvsoc.cpu0.D_op1[14]
.sym 25766 rvsoc.cpu0.D_op2[14]
.sym 25767 rvsoc.cpu0.E_op1[31]
.sym 25768 $abc$63045$new_ys__n1271_
.sym 25769 $abc$63045$new_ys__n1275_
.sym 25770 rvsoc.cpu0.D_op2[25]
.sym 25771 $abc$63045$new_n4423_
.sym 25775 rvsoc.cpu0.E_op1[26]
.sym 25777 $abc$63045$new_n4421_
.sym 25778 rvsoc.cpu0.D_op1[25]
.sym 25779 $abc$63045$new_n4379_
.sym 25781 rvsoc.cpu0.E_add12[26]
.sym 25783 $abc$63045$new_n4547_
.sym 25784 rvsoc.cpu0.D_op2[5]
.sym 25785 $abc$63045$new_n4155_
.sym 25787 rvsoc.cpu0.add_op12[26]
.sym 25789 $abc$63045$new_n4547_
.sym 25790 rvsoc.cpu0.D_op2[14]
.sym 25791 rvsoc.cpu0.D_op1[14]
.sym 25792 $abc$63045$new_ys__n1271_
.sym 25798 rvsoc.cpu0.add_op12[26]
.sym 25801 rvsoc.cpu0.D_op1[25]
.sym 25802 $abc$63045$new_ys__n1272_
.sym 25803 $abc$63045$new_ys__n1275_
.sym 25804 rvsoc.cpu0.D_op2[25]
.sym 25807 rvsoc.cpu0.D_op2[14]
.sym 25808 rvsoc.cpu0.D_op1[14]
.sym 25809 $abc$63045$new_ys__n1272_
.sym 25810 $abc$63045$new_ys__n1275_
.sym 25814 $abc$63045$new_ys__n1274_
.sym 25815 $abc$63045$new_ys__n3825_
.sym 25816 $abc$63045$new_n4379_
.sym 25820 rvsoc.cpu0.D_op2[4]
.sym 25821 $abc$63045$new_ys__n12925_
.sym 25825 $abc$63045$new_n4155_
.sym 25826 rvsoc.cpu0.D_op2[5]
.sym 25827 $abc$63045$new_n4423_
.sym 25828 $abc$63045$new_n4421_
.sym 25831 rvsoc.cpu0.E_op1[26]
.sym 25832 rvsoc.cpu0.E_add12[26]
.sym 25834 rvsoc.cpu0.E_op1[31]
.sym 25835 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 25836 rvsoc.clka
.sym 25842 rvsoc.mem_vdata[2][20]
.sym 25846 rvsoc.cpu0.E_op1[9]
.sym 25850 $abc$63045$new_n4546_
.sym 25851 rvsoc.cpu0.D_op1[9]
.sym 25852 rvsoc.cpu0.D_op1[13]
.sym 25853 $abc$63045$new_ys__n1274_
.sym 25854 rvsoc.cpu0.D_op1[16]
.sym 25856 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 25858 rvsoc.cpu0.D_op1[19]
.sym 25859 $abc$63045$new_ys__n1272_
.sym 25860 $abc$63045$new_n4584_
.sym 25861 rvsoc.cpu0.D_op1[7]
.sym 25864 rvsoc.cpu0.D_op1[9]
.sym 25868 $abc$63045$new_ys__n12781_inv_
.sym 25869 rvsoc.data_wdata[10]
.sym 25871 rvsoc.eram.adrs[5]
.sym 25872 rvsoc.eram.adrs[5]
.sym 25873 rvsoc.data_wdata[2]
.sym 25881 $abc$63045$new_ys__n11622_inv_
.sym 25882 rvsoc.cpu0.D_op2[0]
.sym 25883 rvsoc.cpu0.D_op1[2]
.sym 25885 $abc$63045$new_ys__n12845_inv_
.sym 25887 $abc$63045$new_ys__n12809_
.sym 25888 $abc$63045$new_ys__n12841_inv_
.sym 25889 rvsoc.cpu0.D_op1[0]
.sym 25890 rvsoc.cpu0.D_funct3[1]
.sym 25891 rvsoc.cpu0.D_op1[11]
.sym 25897 rvsoc.cpu0.D_op2[2]
.sym 25898 $abc$63045$new_ys__n12813_inv_
.sym 25900 rvsoc.cpu0.D_op1[3]
.sym 25903 rvsoc.cpu0.D_op2[1]
.sym 25905 $abc$63045$new_ys__n12843_inv_
.sym 25907 $abc$63045$new_ys__n12817_inv_
.sym 25908 rvsoc.cpu0.D_op1[1]
.sym 25909 rvsoc.cpu0.D_op2[11]
.sym 25914 $abc$63045$new_ys__n12841_inv_
.sym 25915 rvsoc.cpu0.D_op2[1]
.sym 25918 rvsoc.cpu0.D_op1[0]
.sym 25920 rvsoc.cpu0.D_op2[0]
.sym 25921 rvsoc.cpu0.D_op1[1]
.sym 25925 rvsoc.cpu0.D_op1[3]
.sym 25926 rvsoc.cpu0.D_op1[2]
.sym 25927 rvsoc.cpu0.D_op2[0]
.sym 25930 $abc$63045$new_ys__n12843_inv_
.sym 25931 $abc$63045$new_ys__n12845_inv_
.sym 25932 rvsoc.cpu0.D_op2[1]
.sym 25936 rvsoc.cpu0.D_op2[2]
.sym 25937 $abc$63045$new_ys__n12813_inv_
.sym 25939 $abc$63045$new_ys__n12817_inv_
.sym 25942 rvsoc.cpu0.D_op1[11]
.sym 25943 $abc$63045$new_ys__n11622_inv_
.sym 25944 rvsoc.cpu0.D_op2[11]
.sym 25945 rvsoc.cpu0.D_funct3[1]
.sym 25948 $abc$63045$new_ys__n12841_inv_
.sym 25949 rvsoc.cpu0.D_op2[1]
.sym 25951 $abc$63045$new_ys__n12843_inv_
.sym 25954 $abc$63045$new_ys__n12809_
.sym 25955 rvsoc.cpu0.D_op2[2]
.sym 25956 $abc$63045$new_ys__n12813_inv_
.sym 25969 $abc$63045$new_ys__n5481_inv_
.sym 25974 $abc$63045$new_ys__n1272_
.sym 25975 $abc$63045$new_n6002_
.sym 25976 rvsoc.cpu0.D_op2[1]
.sym 25978 rvsoc.cpu0.D_op2[0]
.sym 25979 rvsoc.cpu0.D_op1[0]
.sym 25980 rvsoc.cpu0.D_op1[5]
.sym 25982 rvsoc.data_wdata[20]
.sym 25983 $abc$63045$new_ys__n12785_inv_
.sym 25984 rvsoc.data_wdata[26]
.sym 25985 rvsoc.eram.adrs[6]
.sym 25986 rvsoc.cpu0.D_op1[28]
.sym 25987 rvsoc.cpu0.D_op1[28]
.sym 25991 rvsoc.cpu0.D_op1[8]
.sym 25994 $abc$63045$new_n4912_
.sym 25996 rvsoc.cpu0.D_op1[29]
.sym 26002 $abc$63045$new_n4584_
.sym 26005 $abc$63045$new_ys__n12821_inv_
.sym 26006 $abc$63045$new_ys__n12817_inv_
.sym 26008 $abc$63045$new_ys__n12811_
.sym 26009 $abc$63045$new_ys__n12819_inv_
.sym 26010 $abc$63045$new_ys__n12815_inv_
.sym 26015 $abc$63045$new_ys__n12825_inv_
.sym 26017 $abc$63045$new_ys__n12823_inv_
.sym 26019 $abc$63045$new_ys__n12929_
.sym 26020 $abc$63045$new_ys__n12779_
.sym 26021 rvsoc.cpu0.D_op2[4]
.sym 26025 $abc$63045$new_n4379_
.sym 26027 rvsoc.cpu0.D_op2[2]
.sym 26031 $abc$63045$new_ys__n12787_inv_
.sym 26032 rvsoc.cpu0.D_op2[3]
.sym 26035 $abc$63045$new_ys__n12823_inv_
.sym 26036 $abc$63045$new_ys__n12819_inv_
.sym 26037 rvsoc.cpu0.D_op2[2]
.sym 26041 $abc$63045$new_ys__n12821_inv_
.sym 26042 rvsoc.cpu0.D_op2[2]
.sym 26044 $abc$63045$new_ys__n12825_inv_
.sym 26047 rvsoc.cpu0.D_op2[2]
.sym 26049 $abc$63045$new_ys__n12811_
.sym 26054 $abc$63045$new_ys__n12811_
.sym 26055 $abc$63045$new_ys__n12815_inv_
.sym 26056 rvsoc.cpu0.D_op2[2]
.sym 26059 $abc$63045$new_ys__n12779_
.sym 26060 rvsoc.cpu0.D_op2[3]
.sym 26061 $abc$63045$new_ys__n12787_inv_
.sym 26062 rvsoc.cpu0.D_op2[4]
.sym 26065 $abc$63045$new_ys__n12815_inv_
.sym 26067 $abc$63045$new_ys__n12819_inv_
.sym 26068 rvsoc.cpu0.D_op2[2]
.sym 26071 $abc$63045$new_ys__n12817_inv_
.sym 26072 $abc$63045$new_ys__n12821_inv_
.sym 26073 rvsoc.cpu0.D_op2[2]
.sym 26077 $abc$63045$new_ys__n12929_
.sym 26078 $abc$63045$new_n4584_
.sym 26079 $abc$63045$new_n4379_
.sym 26092 rvsoc.cpu0.D_insn_typ[9]
.sym 26093 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 26097 rvsoc.data_wdata[29]
.sym 26098 rvsoc.cpu0.E_op1[26]
.sym 26099 $abc$63045$new_ys__n1259_
.sym 26100 $abc$63045$new_n4379_
.sym 26102 $abc$63045$new_ys__n12779_
.sym 26103 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 26104 $abc$63045$new_ys__n12783_inv_
.sym 26105 rvsoc.data_wdata[27]
.sym 26106 $abc$63045$new_n4649_
.sym 26107 rvsoc.cpu0.D_op1[23]
.sym 26108 rvsoc.data_wdata[3]
.sym 26111 $abc$63045$new_ys__n12783_inv_
.sym 26112 rvsoc.cpu0.D_op2[1]
.sym 26119 rvsoc.cpu0.D_op2[1]
.sym 26126 rvsoc.cpu0.D_op1[15]
.sym 26127 $abc$63045$new_ys__n12853_inv_
.sym 26128 rvsoc.cpu0.D_op1[18]
.sym 26129 rvsoc.cpu0.D_op1[14]
.sym 26130 rvsoc.cpu0.D_op2[1]
.sym 26131 $abc$63045$new_ys__n12799_inv_
.sym 26132 rvsoc.cpu0.D_op1[16]
.sym 26135 $abc$63045$new_ys__n12807_inv_
.sym 26136 rvsoc.cpu0.D_op1[17]
.sym 26138 rvsoc.cpu0.D_op1[19]
.sym 26140 $abc$63045$new_n4162_
.sym 26142 $abc$63045$new_ys__n12855_inv_
.sym 26144 rvsoc.cpu0.D_op2[3]
.sym 26147 $abc$63045$new_ys__n12859_inv_
.sym 26148 $abc$63045$new_ys__n12823_inv_
.sym 26150 $abc$63045$new_ys__n12855_inv_
.sym 26152 $abc$63045$new_ys__n12827_inv_
.sym 26153 $abc$63045$new_ys__n12857_inv_
.sym 26154 rvsoc.cpu0.D_op2[0]
.sym 26155 rvsoc.cpu0.D_op2[2]
.sym 26158 $abc$63045$new_ys__n12827_inv_
.sym 26159 $abc$63045$new_ys__n12823_inv_
.sym 26161 rvsoc.cpu0.D_op2[2]
.sym 26164 rvsoc.cpu0.D_op1[15]
.sym 26165 rvsoc.cpu0.D_op1[14]
.sym 26167 rvsoc.cpu0.D_op2[0]
.sym 26170 $abc$63045$new_ys__n12799_inv_
.sym 26171 $abc$63045$new_ys__n12807_inv_
.sym 26172 $abc$63045$new_n4162_
.sym 26173 rvsoc.cpu0.D_op2[3]
.sym 26176 $abc$63045$new_ys__n12857_inv_
.sym 26178 rvsoc.cpu0.D_op2[1]
.sym 26179 $abc$63045$new_ys__n12859_inv_
.sym 26182 rvsoc.cpu0.D_op2[0]
.sym 26184 rvsoc.cpu0.D_op1[17]
.sym 26185 rvsoc.cpu0.D_op1[16]
.sym 26188 rvsoc.cpu0.D_op2[1]
.sym 26190 $abc$63045$new_ys__n12857_inv_
.sym 26191 $abc$63045$new_ys__n12855_inv_
.sym 26194 rvsoc.cpu0.D_op1[19]
.sym 26195 rvsoc.cpu0.D_op1[18]
.sym 26196 rvsoc.cpu0.D_op2[0]
.sym 26200 rvsoc.cpu0.D_op2[1]
.sym 26201 $abc$63045$new_ys__n12853_inv_
.sym 26202 $abc$63045$new_ys__n12855_inv_
.sym 26219 $abc$63045$new_ys__n12795_inv_
.sym 26220 rvsoc.cpu0.D_op1[15]
.sym 26221 $abc$63045$new_ys__n5465_inv_
.sym 26223 rvsoc.cpu0.D_op1[18]
.sym 26224 $abc$63045$new_n4441_
.sym 26225 rvsoc.cpu0.D_op1[10]
.sym 26226 $abc$63045$new_n4584_
.sym 26227 $abc$63045$new_ys__n12827_inv_
.sym 26228 $abc$63045$new_n4162_
.sym 26231 rvsoc.gpio0.dir[1]
.sym 26248 $abc$63045$new_ys__n12861_inv_
.sym 26249 rvsoc.cpu0.D_op2[0]
.sym 26250 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 26251 rvsoc.cpu0.D_op1[27]
.sym 26252 $abc$63045$new_ys__n12829_inv_
.sym 26253 rvsoc.gpio0.dir[2]
.sym 26254 $abc$63045$new_ys__n12867_inv_
.sym 26255 rvsoc.cpu0.D_op1[26]
.sym 26257 $abc$63045$new_ys__n12833_inv_
.sym 26258 $abc$63045$new_n4278_
.sym 26260 $abc$63045$new_ys__n12865_inv_
.sym 26261 $abc$63045$new_ys__n12825_inv_
.sym 26262 $abc$63045$new_ys__n12859_inv_
.sym 26263 rvsoc.cpu0.D_op2[0]
.sym 26264 p40
.sym 26265 rvsoc.gpio0.data[2]
.sym 26266 $abc$63045$new_ys__n2231_inv_
.sym 26269 rvsoc.cpu0.D_op2[2]
.sym 26270 $abc$63045$new_ys__n12869_inv_
.sym 26271 rvsoc.cpu0.D_op1[30]
.sym 26273 $abc$63045$new_ys__n12835_inv_
.sym 26276 $abc$63045$new_ys__n12829_inv_
.sym 26277 $abc$63045$new_n4914_
.sym 26279 rvsoc.cpu0.D_op2[1]
.sym 26281 $abc$63045$new_ys__n12825_inv_
.sym 26283 $abc$63045$new_ys__n12829_inv_
.sym 26284 rvsoc.cpu0.D_op2[2]
.sym 26288 rvsoc.cpu0.D_op2[1]
.sym 26289 $abc$63045$new_ys__n12865_inv_
.sym 26290 $abc$63045$new_ys__n12867_inv_
.sym 26293 $abc$63045$new_n4914_
.sym 26294 $abc$63045$new_n4278_
.sym 26295 $abc$63045$new_ys__n12835_inv_
.sym 26296 rvsoc.cpu0.D_op2[2]
.sym 26299 $abc$63045$new_ys__n12829_inv_
.sym 26300 $abc$63045$new_ys__n12833_inv_
.sym 26301 rvsoc.cpu0.D_op2[2]
.sym 26305 $abc$63045$new_ys__n12861_inv_
.sym 26307 rvsoc.cpu0.D_op2[1]
.sym 26308 $abc$63045$new_ys__n12859_inv_
.sym 26311 rvsoc.cpu0.D_op1[30]
.sym 26312 rvsoc.cpu0.D_op2[1]
.sym 26313 rvsoc.cpu0.D_op2[0]
.sym 26314 $abc$63045$new_ys__n12869_inv_
.sym 26318 rvsoc.cpu0.D_op1[26]
.sym 26319 rvsoc.cpu0.D_op2[0]
.sym 26320 rvsoc.cpu0.D_op1[27]
.sym 26323 rvsoc.gpio0.dir[2]
.sym 26324 p40
.sym 26325 rvsoc.gpio0.data[2]
.sym 26326 $abc$63045$new_ys__n2231_inv_
.sym 26327 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 26328 rvsoc.clkn
.sym 26339 rvsoc.cpu0.D_op1[21]
.sym 26342 $abc$63045$new_n4868_
.sym 26343 rvsoc.cpu0.D_op1[3]
.sym 26344 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 26345 rvsoc.cpu0.D_op1[7]
.sym 26346 $abc$63045$new_ys__n12869_inv_
.sym 26350 rvsoc.cpu0.D_op1[19]
.sym 26365 rvsoc.data_wdata[2]
.sym 26372 rvsoc.data_wdata[2]
.sym 26377 $abc$63045$new_ys__n12867_inv_
.sym 26382 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 26384 rvsoc.cpu0.D_op2[1]
.sym 26385 $abc$63045$new_ys__n2256_
.sym 26388 $abc$63045$new_ys__n12837_inv_
.sym 26394 $abc$63045$new_ys__n12869_inv_
.sym 26396 $abc$63045$new_ys__n12833_inv_
.sym 26397 rvsoc.cpu0.D_op2[2]
.sym 26400 rvsoc.gpio0.dir[2]
.sym 26410 $abc$63045$new_ys__n12869_inv_
.sym 26411 $abc$63045$new_ys__n12867_inv_
.sym 26413 rvsoc.cpu0.D_op2[1]
.sym 26422 rvsoc.data_wdata[2]
.sym 26423 rvsoc.gpio0.dir[2]
.sym 26424 $abc$63045$new_ys__n2256_
.sym 26434 rvsoc.data_wdata[2]
.sym 26446 rvsoc.cpu0.D_op2[2]
.sym 26448 $abc$63045$new_ys__n12837_inv_
.sym 26449 $abc$63045$new_ys__n12833_inv_
.sym 26450 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 26451 rvsoc.clkn
.sym 26452 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 26453 p41
.sym 26461 $PACKER_GND_NET
.sym 26465 rvsoc.clks.clkn
.sym 26486 rvsoc.clks.clka
.sym 26498 rvsoc.gpio0.data[2]
.sym 26500 rvsoc.gpio0.dir[2]
.sym 26512 rvsoc.gpio0.dir[2]
.sym 26516 rvsoc.gpio0.data[2]
.sym 26525 rvsoc.clks.clka
.sym 26527 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 26551 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 26556 rvsoc.spi0.clkcount[1]
.sym 26557 $PACKER_GND_NET
.sym 26559 rvsoc.dram.adrs[0]
.sym 26565 rvsoc.eram.adrs[1]
.sym 26598 rvsoc.eram.adrs[4]
.sym 26600 rvsoc.eram.adrs[8]
.sym 26602 rvsoc.eram.adrs[7]
.sym 26604 rvsoc.eram.adrs[1]
.sym 26607 rvsoc.eram.adrs[6]
.sym 26609 rvsoc.eram.adrs[5]
.sym 26610 rvsoc.eram.adrs[0]
.sym 26611 $PACKER_VCC_NET
.sym 26612 rvsoc.data_wdata[13]
.sym 26613 rvsoc.eram.adrs[3]
.sym 26618 rvsoc.eram.adrs[9]
.sym 26619 rvsoc.eram.adrs[10]
.sym 26622 $PACKER_VCC_NET
.sym 26623 rvsoc.eram.adrs[2]
.sym 26629 rvsoc.gpio0.data[7]
.sym 26632 $abc$63045$new_n4951_
.sym 26645 rvsoc.eram.adrs[0]
.sym 26646 rvsoc.eram.adrs[1]
.sym 26647 rvsoc.eram.adrs[10]
.sym 26648 rvsoc.eram.adrs[2]
.sym 26649 rvsoc.eram.adrs[3]
.sym 26650 rvsoc.eram.adrs[4]
.sym 26651 rvsoc.eram.adrs[5]
.sym 26652 rvsoc.eram.adrs[6]
.sym 26653 rvsoc.eram.adrs[7]
.sym 26654 rvsoc.eram.adrs[8]
.sym 26655 rvsoc.eram.adrs[9]
.sym 26656 rvsoc.clkn
.sym 26657 $PACKER_VCC_NET
.sym 26658 $PACKER_VCC_NET
.sym 26660 rvsoc.data_wdata[13]
.sym 26671 rvsoc.mem_vdata[1][6]
.sym 26673 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 26674 rvsoc.eram.adrs[1]
.sym 26675 rvsoc.mem_vdata[1][5]
.sym 26676 rvsoc.mem_vdata[2][11]
.sym 26678 rvsoc.eram.adrs[4]
.sym 26679 rvsoc.eram.adrs[6]
.sym 26681 rvsoc.data_adrs[2]
.sym 26682 $abc$63045$new_n3208_
.sym 26684 rvsoc.eram.adrs[7]
.sym 26687 rvsoc.dram.adrs[0]
.sym 26697 $PACKER_GND_NET
.sym 26701 rvsoc.mem_vdata[2][13]
.sym 26704 $abc$63045$new_ys__n2231_inv_
.sym 26707 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 26708 rvsoc.eram.adrs[8]
.sym 26709 $abc$63045$new_ys__n5954_
.sym 26712 rvsoc.data_wdata[13]
.sym 26713 rvsoc.eram.adrs[3]
.sym 26714 rvsoc.eram.adrs[8]
.sym 26715 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 26716 $abc$63045$new_ys__n12674_
.sym 26719 rvsoc.eram.adrs[9]
.sym 26720 rvsoc.eram.adrs[10]
.sym 26721 rvsoc.eram.adrs[2]
.sym 26724 rvsoc.eram.adrs[2]
.sym 26725 rvsoc.data_wdata[11]
.sym 26739 rvsoc.eram.adrs[9]
.sym 26742 rvsoc.eram.adrs[10]
.sym 26743 rvsoc.eram.adrs[8]
.sym 26744 rvsoc.eram.adrs[3]
.sym 26747 rvsoc.eram.adrs[0]
.sym 26749 rvsoc.eram.adrs[2]
.sym 26755 $PACKER_VCC_NET
.sym 26758 rvsoc.eram.adrs[4]
.sym 26760 rvsoc.eram.adrs[5]
.sym 26761 rvsoc.data_wdata[12]
.sym 26762 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 26763 rvsoc.eram.adrs[6]
.sym 26764 rvsoc.eram.adrs[1]
.sym 26766 rvsoc.eram.adrs[7]
.sym 26767 $abc$63045$new_n5130_
.sym 26768 rvsoc.uart0.status[13]
.sym 26770 rvsoc.uart0.status[14]
.sym 26771 rvsoc.spi0.status[10]
.sym 26772 $abc$63045$new_n4104_
.sym 26773 rvsoc.dram.we
.sym 26774 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 26783 rvsoc.eram.adrs[0]
.sym 26784 rvsoc.eram.adrs[1]
.sym 26785 rvsoc.eram.adrs[10]
.sym 26786 rvsoc.eram.adrs[2]
.sym 26787 rvsoc.eram.adrs[3]
.sym 26788 rvsoc.eram.adrs[4]
.sym 26789 rvsoc.eram.adrs[5]
.sym 26790 rvsoc.eram.adrs[6]
.sym 26791 rvsoc.eram.adrs[7]
.sym 26792 rvsoc.eram.adrs[8]
.sym 26793 rvsoc.eram.adrs[9]
.sym 26794 rvsoc.clkn
.sym 26795 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 26799 rvsoc.data_wdata[12]
.sym 26804 $PACKER_VCC_NET
.sym 26810 rvsoc.dram.adrs[2]
.sym 26812 rvsoc.data_wdata[23]
.sym 26813 rvsoc.spi0.status[0]
.sym 26818 rvsoc.mem_vdata[1][8]
.sym 26819 rvsoc.mem_vdata[2][12]
.sym 26821 rvsoc.eram.adrs[7]
.sym 26824 $abc$63045$new_n4104_
.sym 26825 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 26827 rvsoc.data_wdata[12]
.sym 26829 rvsoc.data_wdata[13]
.sym 26830 rvsoc.data_adrs[3]
.sym 26831 rvsoc.spi0.tx_prevclk
.sym 26832 rvsoc.eram.adrs[7]
.sym 26839 $PACKER_VCC_NET
.sym 26840 rvsoc.eram.adrs[0]
.sym 26841 rvsoc.eram.adrs[5]
.sym 26846 rvsoc.eram.adrs[7]
.sym 26850 $PACKER_VCC_NET
.sym 26853 rvsoc.eram.adrs[1]
.sym 26854 rvsoc.eram.adrs[6]
.sym 26856 rvsoc.eram.adrs[4]
.sym 26857 rvsoc.eram.adrs[3]
.sym 26858 rvsoc.eram.adrs[8]
.sym 26861 rvsoc.data_wdata[23]
.sym 26862 rvsoc.eram.adrs[9]
.sym 26863 rvsoc.eram.adrs[10]
.sym 26867 rvsoc.eram.adrs[2]
.sym 26869 rvsoc.uart0.cfg[13]
.sym 26870 $PACKER_GND_NET
.sym 26871 $abc$63045$new_n3244_
.sym 26872 $PACKER_GND_NET
.sym 26873 $abc$63045$new_ys__n746_
.sym 26874 $abc$63045$new_n5129_
.sym 26875 $abc$63045$new_n5128_
.sym 26876 $abc$63045$new_n3206_
.sym 26885 rvsoc.eram.adrs[0]
.sym 26886 rvsoc.eram.adrs[1]
.sym 26887 rvsoc.eram.adrs[10]
.sym 26888 rvsoc.eram.adrs[2]
.sym 26889 rvsoc.eram.adrs[3]
.sym 26890 rvsoc.eram.adrs[4]
.sym 26891 rvsoc.eram.adrs[5]
.sym 26892 rvsoc.eram.adrs[6]
.sym 26893 rvsoc.eram.adrs[7]
.sym 26894 rvsoc.eram.adrs[8]
.sym 26895 rvsoc.eram.adrs[9]
.sym 26896 rvsoc.clkn
.sym 26897 $PACKER_VCC_NET
.sym 26898 $PACKER_VCC_NET
.sym 26900 rvsoc.data_wdata[23]
.sym 26910 rvsoc.mem_vdata[2][11]
.sym 26914 rvsoc.mem_vdata[1][16]
.sym 26915 rvsoc.data_wdata[8]
.sym 26916 rvsoc.eram.adrs[0]
.sym 26917 rvsoc.data_adrs[28]
.sym 26918 rvsoc.mem_vdata[2][22]
.sym 26919 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 26922 rvsoc.dram.adrs[4]
.sym 26924 rvsoc.code_adrs[30]
.sym 26926 rvsoc.dram.adrs[4]
.sym 26927 $abc$63045$new_n3120_
.sym 26928 rvsoc.mem_vdata[2][23]
.sym 26929 rvsoc.uart0.cfg[7]
.sym 26930 rvsoc.mem_vdata[3][1]
.sym 26931 rvsoc.cpu0.F_insn_typ[2]
.sym 26933 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 26943 $PACKER_VCC_NET
.sym 26946 rvsoc.eram.adrs[4]
.sym 26947 rvsoc.eram.adrs[8]
.sym 26948 rvsoc.eram.adrs[5]
.sym 26951 rvsoc.eram.adrs[6]
.sym 26952 rvsoc.eram.adrs[1]
.sym 26957 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 26958 rvsoc.data_wdata[22]
.sym 26959 rvsoc.eram.adrs[7]
.sym 26960 rvsoc.eram.adrs[2]
.sym 26962 rvsoc.eram.adrs[0]
.sym 26963 rvsoc.eram.adrs[10]
.sym 26968 rvsoc.eram.adrs[9]
.sym 26970 rvsoc.eram.adrs[3]
.sym 26971 $abc$63045$new_n5113_
.sym 26972 $abc$63045$new_ys__n12684_
.sym 26973 rvsoc.cpu0.F_insn_typ[2]
.sym 26974 $abc$63045$new_n4102_
.sym 26975 $abc$63045$new_n4079_
.sym 26976 $abc$63045$new_n4101_
.sym 26977 $abc$63045$new_n4103_
.sym 26987 rvsoc.eram.adrs[0]
.sym 26988 rvsoc.eram.adrs[1]
.sym 26989 rvsoc.eram.adrs[10]
.sym 26990 rvsoc.eram.adrs[2]
.sym 26991 rvsoc.eram.adrs[3]
.sym 26992 rvsoc.eram.adrs[4]
.sym 26993 rvsoc.eram.adrs[5]
.sym 26994 rvsoc.eram.adrs[6]
.sym 26995 rvsoc.eram.adrs[7]
.sym 26996 rvsoc.eram.adrs[8]
.sym 26997 rvsoc.eram.adrs[9]
.sym 26998 rvsoc.clkn
.sym 26999 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 27003 rvsoc.data_wdata[22]
.sym 27008 $PACKER_VCC_NET
.sym 27009 $abc$63045$new_ys__n9516_
.sym 27010 $abc$63045$new_ys__n11772_
.sym 27013 rvsoc.mem_vdata[1][30]
.sym 27014 rvsoc.mem_vdata[1][25]
.sym 27015 rvsoc.mem_vdata[2][20]
.sym 27016 rvsoc.spi0.tx_prevclk
.sym 27017 $abc$63045$new_n4928_
.sym 27018 $abc$63045$new_n3206_
.sym 27019 $PACKER_VCC_NET
.sym 27020 $PACKER_VCC_NET
.sym 27021 rvsoc.mem_rcode[5]
.sym 27022 rvsoc.cpu0.F_insn[8]
.sym 27023 rvsoc.mem_vdata[2][26]
.sym 27025 $abc$63045$new_ys__n2231_inv_
.sym 27026 rvsoc.mem_vdata[2][26]
.sym 27027 $abc$63045$new_n4954_
.sym 27028 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 27029 rvsoc.data_adrs[29]
.sym 27032 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 27036 rvsoc.data_adrs[28]
.sym 27041 rvsoc.eram.adrs[1]
.sym 27042 rvsoc.eram.adrs[4]
.sym 27048 rvsoc.eram.adrs[6]
.sym 27050 rvsoc.eram.adrs[7]
.sym 27053 rvsoc.data_wdata[9]
.sym 27059 $PACKER_VCC_NET
.sym 27061 $PACKER_VCC_NET
.sym 27062 rvsoc.eram.adrs[8]
.sym 27065 rvsoc.eram.adrs[2]
.sym 27066 rvsoc.eram.adrs[9]
.sym 27067 rvsoc.eram.adrs[0]
.sym 27068 rvsoc.eram.adrs[3]
.sym 27071 rvsoc.eram.adrs[10]
.sym 27072 rvsoc.eram.adrs[5]
.sym 27073 rvsoc.cpu0.F_insn[9]
.sym 27074 $abc$63045$new_n6160_
.sym 27075 $abc$63045$new_n4955_
.sym 27077 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 27079 rvsoc.cpu0.F_insn[26]
.sym 27080 $abc$63045$new_n4954_
.sym 27089 rvsoc.eram.adrs[0]
.sym 27090 rvsoc.eram.adrs[1]
.sym 27091 rvsoc.eram.adrs[10]
.sym 27092 rvsoc.eram.adrs[2]
.sym 27093 rvsoc.eram.adrs[3]
.sym 27094 rvsoc.eram.adrs[4]
.sym 27095 rvsoc.eram.adrs[5]
.sym 27096 rvsoc.eram.adrs[6]
.sym 27097 rvsoc.eram.adrs[7]
.sym 27098 rvsoc.eram.adrs[8]
.sym 27099 rvsoc.eram.adrs[9]
.sym 27100 rvsoc.clkn
.sym 27101 $PACKER_VCC_NET
.sym 27102 $PACKER_VCC_NET
.sym 27104 rvsoc.data_wdata[9]
.sym 27111 $abc$63045$new_ys__n2405_inv_
.sym 27112 $abc$63045$new_n5180_
.sym 27114 $abc$63045$new_ys__n2405_inv_
.sym 27115 rvsoc.uart0.div[10]
.sym 27116 rvsoc.mem_vdata[2][25]
.sym 27117 rvsoc.code_adrs[28]
.sym 27118 rvsoc.code_adrs[29]
.sym 27120 rvsoc.data_adrs[1]
.sym 27122 rvsoc.eram.adrs[4]
.sym 27123 $abc$63045$new_ys__n7754_
.sym 27124 rvsoc.eram.adrs[6]
.sym 27125 rvsoc.eram.adrs[1]
.sym 27126 rvsoc.eram.adrs[4]
.sym 27127 rvsoc.eram.adrs[9]
.sym 27128 rvsoc.eram.adrs[8]
.sym 27129 rvsoc.resetn
.sym 27130 $PACKER_GND_NET
.sym 27131 rvsoc.eram.adrs[2]
.sym 27132 rvsoc.eram.adrs[9]
.sym 27133 rvsoc.eram.adrs[8]
.sym 27134 rvsoc.eram.adrs[3]
.sym 27136 rvsoc.eram.adrs[2]
.sym 27137 rvsoc.eram.adrs[10]
.sym 27138 rvsoc.eram.adrs[3]
.sym 27145 rvsoc.eram.adrs[1]
.sym 27146 rvsoc.eram.adrs[2]
.sym 27148 rvsoc.data_wdata[8]
.sym 27150 rvsoc.eram.adrs[0]
.sym 27151 rvsoc.eram.adrs[8]
.sym 27152 rvsoc.eram.adrs[9]
.sym 27161 rvsoc.eram.adrs[3]
.sym 27162 rvsoc.eram.adrs[10]
.sym 27163 $PACKER_VCC_NET
.sym 27167 rvsoc.eram.adrs[4]
.sym 27168 rvsoc.eram.adrs[5]
.sym 27170 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 27171 rvsoc.eram.adrs[6]
.sym 27174 rvsoc.eram.adrs[7]
.sym 27175 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[0]
.sym 27179 rvsoc.cpu0.D_insn[9]
.sym 27191 rvsoc.eram.adrs[0]
.sym 27192 rvsoc.eram.adrs[1]
.sym 27193 rvsoc.eram.adrs[10]
.sym 27194 rvsoc.eram.adrs[2]
.sym 27195 rvsoc.eram.adrs[3]
.sym 27196 rvsoc.eram.adrs[4]
.sym 27197 rvsoc.eram.adrs[5]
.sym 27198 rvsoc.eram.adrs[6]
.sym 27199 rvsoc.eram.adrs[7]
.sym 27200 rvsoc.eram.adrs[8]
.sym 27201 rvsoc.eram.adrs[9]
.sym 27202 rvsoc.clkn
.sym 27203 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 27207 rvsoc.data_wdata[8]
.sym 27212 $PACKER_VCC_NET
.sym 27216 rvsoc.mem_vdata[2][20]
.sym 27217 $abc$63045$new_n5235_
.sym 27218 rvsoc.cpu0.F_insn[26]
.sym 27220 rvsoc.cpu0.F_insn[10]
.sym 27221 rvsoc.mem_rcode[4]
.sym 27222 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 27224 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 27225 $abc$63045$new_ys__n4261_
.sym 27226 rvsoc.uart0.cfg[31]
.sym 27227 rvsoc.mem_vdata[2][8]
.sym 27228 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 27230 rvsoc.cpu0.F_insn_typ[6]
.sym 27233 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 27235 rvsoc.data_wdata[12]
.sym 27237 rvsoc.cpu0.F_insn[26]
.sym 27238 rvsoc.data_adrs[3]
.sym 27239 $abc$63045$new_n4954_
.sym 27240 rvsoc.eram.adrs[7]
.sym 27245 rvsoc.eram.adrs[1]
.sym 27247 $PACKER_VCC_NET
.sym 27249 $PACKER_VCC_NET
.sym 27250 rvsoc.eram.adrs[0]
.sym 27259 rvsoc.data_wdata[27]
.sym 27260 rvsoc.eram.adrs[5]
.sym 27262 rvsoc.eram.adrs[4]
.sym 27263 rvsoc.eram.adrs[7]
.sym 27264 rvsoc.eram.adrs[6]
.sym 27265 rvsoc.eram.adrs[9]
.sym 27269 rvsoc.eram.adrs[2]
.sym 27271 rvsoc.eram.adrs[8]
.sym 27275 rvsoc.eram.adrs[10]
.sym 27276 rvsoc.eram.adrs[3]
.sym 27277 $abc$63045$new_n6101_
.sym 27278 $abc$63045$new_n6078_
.sym 27279 rvsoc.cpu0.D_op3[2]
.sym 27280 $abc$63045$new_n6113_
.sym 27281 $abc$63045$new_n6126_
.sym 27282 $abc$63045$new_ys__n3291_inv_
.sym 27283 $abc$63045$new_n6077_
.sym 27284 $abc$63045$new_n6076_
.sym 27293 rvsoc.eram.adrs[0]
.sym 27294 rvsoc.eram.adrs[1]
.sym 27295 rvsoc.eram.adrs[10]
.sym 27296 rvsoc.eram.adrs[2]
.sym 27297 rvsoc.eram.adrs[3]
.sym 27298 rvsoc.eram.adrs[4]
.sym 27299 rvsoc.eram.adrs[5]
.sym 27300 rvsoc.eram.adrs[6]
.sym 27301 rvsoc.eram.adrs[7]
.sym 27302 rvsoc.eram.adrs[8]
.sym 27303 rvsoc.eram.adrs[9]
.sym 27304 rvsoc.clkn
.sym 27305 $PACKER_VCC_NET
.sym 27306 $PACKER_VCC_NET
.sym 27308 rvsoc.data_wdata[27]
.sym 27315 rvsoc.eram.adrs[1]
.sym 27318 rvsoc.eram.adrs[1]
.sym 27320 $abc$63045$new_n5349_
.sym 27321 rvsoc.cpu0.D_insn_typ[12]
.sym 27322 $abc$63045$new_ys__n11264_
.sym 27323 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[0]
.sym 27324 rvsoc.cpu0.E_op2[31]
.sym 27325 $abc$63045$new_ys__n3041_inv_
.sym 27326 rvsoc.eram.adrs[0]
.sym 27327 $abc$63045$new_ys__n3044_inv_
.sym 27328 rvsoc.eram.adrs[1]
.sym 27329 rvsoc.mem_vdata[2][27]
.sym 27330 rvsoc.cpu0.D_insn_typ[0]
.sym 27332 rvsoc.data_wdata[4]
.sym 27333 rvsoc.mem_vdata[3][1]
.sym 27334 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 27335 $abc$63045$new_n6109_
.sym 27337 rvsoc.data_wdata[26]
.sym 27338 rvsoc.data_wdata[31]
.sym 27340 $abc$63045$new_n6101_
.sym 27342 rvsoc.eram.adrs[1]
.sym 27351 $PACKER_VCC_NET
.sym 27354 rvsoc.data_wdata[26]
.sym 27355 rvsoc.eram.adrs[2]
.sym 27356 rvsoc.eram.adrs[5]
.sym 27359 rvsoc.eram.adrs[4]
.sym 27361 rvsoc.eram.adrs[6]
.sym 27362 rvsoc.eram.adrs[1]
.sym 27363 rvsoc.eram.adrs[3]
.sym 27366 rvsoc.eram.adrs[10]
.sym 27369 rvsoc.eram.adrs[9]
.sym 27370 rvsoc.eram.adrs[8]
.sym 27374 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 27377 rvsoc.eram.adrs[0]
.sym 27378 rvsoc.eram.adrs[7]
.sym 27379 $abc$63045$new_n6109_
.sym 27380 $abc$63045$new_n6125_
.sym 27381 $abc$63045$new_n6107_
.sym 27382 $abc$63045$new_n6112_
.sym 27383 $abc$63045$new_n6085_
.sym 27384 $abc$63045$new_n6086_
.sym 27385 $abc$63045$new_n6081_
.sym 27386 rvsoc.mem_vdata[3][1]
.sym 27395 rvsoc.eram.adrs[0]
.sym 27396 rvsoc.eram.adrs[1]
.sym 27397 rvsoc.eram.adrs[10]
.sym 27398 rvsoc.eram.adrs[2]
.sym 27399 rvsoc.eram.adrs[3]
.sym 27400 rvsoc.eram.adrs[4]
.sym 27401 rvsoc.eram.adrs[5]
.sym 27402 rvsoc.eram.adrs[6]
.sym 27403 rvsoc.eram.adrs[7]
.sym 27404 rvsoc.eram.adrs[8]
.sym 27405 rvsoc.eram.adrs[9]
.sym 27406 rvsoc.clkn
.sym 27407 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 27411 rvsoc.data_wdata[26]
.sym 27416 $PACKER_VCC_NET
.sym 27422 $abc$63045$new_n6122_
.sym 27423 $abc$63045$new_n5095_
.sym 27424 $abc$63045$new_n6113_
.sym 27426 rvsoc.data_wdata[21]
.sym 27427 $PACKER_VCC_NET
.sym 27428 $abc$63045$new_ys__n2887_
.sym 27429 rvsoc.cpu0.mulhu_val[11]
.sym 27430 $abc$63045$new_n6078_
.sym 27431 $PACKER_VCC_NET
.sym 27432 rvsoc.eram.adrs[5]
.sym 27433 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[2]
.sym 27434 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 27435 $abc$63045$new_n4954_
.sym 27436 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[0]
.sym 27437 $abc$63045$new_ys__n2231_inv_
.sym 27438 rvsoc.mem_vdata[2][26]
.sym 27439 rvsoc.data_wdata[25]
.sym 27440 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 27443 $abc$63045$new_ys__n3454_
.sym 27444 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 27456 rvsoc.data_wdata[25]
.sym 27457 rvsoc.eram.adrs[4]
.sym 27460 rvsoc.eram.adrs[9]
.sym 27461 rvsoc.eram.adrs[6]
.sym 27463 rvsoc.eram.adrs[8]
.sym 27467 rvsoc.eram.adrs[7]
.sym 27468 rvsoc.eram.adrs[0]
.sym 27469 rvsoc.eram.adrs[3]
.sym 27470 rvsoc.eram.adrs[10]
.sym 27471 rvsoc.eram.adrs[5]
.sym 27476 $PACKER_VCC_NET
.sym 27477 rvsoc.eram.adrs[2]
.sym 27478 $PACKER_VCC_NET
.sym 27480 rvsoc.eram.adrs[1]
.sym 27481 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[4]
.sym 27482 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[8]
.sym 27483 $abc$63045$new_ys__n3315_inv_
.sym 27484 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[2]
.sym 27485 $abc$63045$new_ys__n3313_inv_
.sym 27486 $abc$63045$new_n6090_
.sym 27487 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[2]
.sym 27488 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[14]
.sym 27497 rvsoc.eram.adrs[0]
.sym 27498 rvsoc.eram.adrs[1]
.sym 27499 rvsoc.eram.adrs[10]
.sym 27500 rvsoc.eram.adrs[2]
.sym 27501 rvsoc.eram.adrs[3]
.sym 27502 rvsoc.eram.adrs[4]
.sym 27503 rvsoc.eram.adrs[5]
.sym 27504 rvsoc.eram.adrs[6]
.sym 27505 rvsoc.eram.adrs[7]
.sym 27506 rvsoc.eram.adrs[8]
.sym 27507 rvsoc.eram.adrs[9]
.sym 27508 rvsoc.clkn
.sym 27509 $PACKER_VCC_NET
.sym 27510 $PACKER_VCC_NET
.sym 27512 rvsoc.data_wdata[25]
.sym 27519 rvsoc.data_adrs[15]
.sym 27520 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[3]
.sym 27521 rvsoc.cpu0.cpu_rs1[2]
.sym 27523 rvsoc.gpio0.dir[1]
.sym 27524 rvsoc.data_adrs[3]
.sym 27525 $abc$63045$new_n5096_
.sym 27526 rvsoc.eram.adrs[9]
.sym 27527 rvsoc.data_adrs[2]
.sym 27528 p41
.sym 27529 rvsoc.cpu0.umul_lhhl[5]
.sym 27530 rvsoc.cpu0.umul_lhhl[0]
.sym 27531 rvsoc.eram.adrs[8]
.sym 27532 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 27533 rvsoc.eram.adrs[6]
.sym 27534 $abc$63045$new_n5568_
.sym 27535 rvsoc.eram.adrs[3]
.sym 27536 rvsoc.eram.adrs[10]
.sym 27537 rvsoc.data_wdata[2]
.sym 27538 $abc$63045$new_n6090_
.sym 27539 rvsoc.eram.adrs[9]
.sym 27540 rvsoc.eram.adrs[8]
.sym 27541 rvsoc.resetn
.sym 27542 rvsoc.eram.adrs[10]
.sym 27543 rvsoc.eram.adrs[2]
.sym 27544 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[4]
.sym 27545 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[2]
.sym 27546 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[8]
.sym 27554 rvsoc.eram.adrs[4]
.sym 27558 rvsoc.data_wdata[24]
.sym 27559 rvsoc.eram.adrs[10]
.sym 27560 rvsoc.eram.adrs[3]
.sym 27563 rvsoc.eram.adrs[8]
.sym 27564 rvsoc.eram.adrs[9]
.sym 27565 rvsoc.eram.adrs[0]
.sym 27568 rvsoc.eram.adrs[2]
.sym 27569 rvsoc.eram.adrs[1]
.sym 27571 $PACKER_VCC_NET
.sym 27574 rvsoc.eram.adrs[6]
.sym 27576 rvsoc.eram.adrs[5]
.sym 27578 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 27582 rvsoc.eram.adrs[7]
.sym 27583 $abc$63045$new_n5371_
.sym 27584 $abc$63045$new_ys__n3303_inv_
.sym 27585 rvsoc.cpu0.D_op3[16]
.sym 27586 rvsoc.cpu0.D_op3[22]
.sym 27587 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[14]
.sym 27588 $abc$63045$new_n5347_
.sym 27589 $abc$63045$new_ys__n3307_inv_
.sym 27590 $abc$63045$new_n5420_
.sym 27599 rvsoc.eram.adrs[0]
.sym 27600 rvsoc.eram.adrs[1]
.sym 27601 rvsoc.eram.adrs[10]
.sym 27602 rvsoc.eram.adrs[2]
.sym 27603 rvsoc.eram.adrs[3]
.sym 27604 rvsoc.eram.adrs[4]
.sym 27605 rvsoc.eram.adrs[5]
.sym 27606 rvsoc.eram.adrs[6]
.sym 27607 rvsoc.eram.adrs[7]
.sym 27608 rvsoc.eram.adrs[8]
.sym 27609 rvsoc.eram.adrs[9]
.sym 27610 rvsoc.clkn
.sym 27611 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 27615 rvsoc.data_wdata[24]
.sym 27620 $PACKER_VCC_NET
.sym 27623 rvsoc.cpu0.cpu_rs1[8]
.sym 27624 rvsoc.gpio0.data[1]
.sym 27625 rvsoc.cpu0.umul_lhhl[2]
.sym 27626 rvsoc.cpu0.mulhu_val[11]
.sym 27627 rvsoc.cpu0.D_insn_typ[8]
.sym 27628 rvsoc.eram.adrs[4]
.sym 27629 $abc$63045$new_ys__n3309_inv_
.sym 27631 rvsoc.data_wdata[0]
.sym 27632 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[4]
.sym 27633 rvsoc.cpu0.D_op3[12]
.sym 27634 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[5]
.sym 27635 rvsoc.mem_vdata[2][24]
.sym 27636 $abc$63045$new_n6131_
.sym 27638 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[11]
.sym 27639 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[2]
.sym 27640 rvsoc.eram.adrs[7]
.sym 27641 $abc$63045$new_ys__n11265_
.sym 27642 rvsoc.data_wdata[12]
.sym 27643 rvsoc.cpu0.F_insn[26]
.sym 27644 $abc$63045$new_n6105_
.sym 27645 $abc$63045$new_ys__n3319_inv_
.sym 27646 rvsoc.cpu0.F_insn_typ[6]
.sym 27647 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[12]
.sym 27648 rvsoc.eram.adrs[7]
.sym 27653 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[12]
.sym 27661 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[9]
.sym 27664 $PACKER_VCC_NET
.sym 27666 $PACKER_VCC_NET
.sym 27671 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[10]
.sym 27672 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[15]
.sym 27673 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[14]
.sym 27674 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[11]
.sym 27675 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27676 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 27677 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 27679 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[13]
.sym 27680 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 27681 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 27682 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 27683 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27684 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[8]
.sym 27685 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[10]
.sym 27686 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[15]
.sym 27687 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[10]
.sym 27688 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[15]
.sym 27689 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[7]
.sym 27690 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[8]
.sym 27691 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[7]
.sym 27692 $abc$63045$new_ys__n3341_inv_
.sym 27693 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27694 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27695 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27696 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27697 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27698 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27699 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27700 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27701 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 27702 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 27704 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 27705 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 27706 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 27712 rvsoc.clka
.sym 27713 $PACKER_VCC_NET
.sym 27714 $PACKER_VCC_NET
.sym 27715 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[10]
.sym 27716 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[11]
.sym 27717 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[12]
.sym 27718 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[13]
.sym 27719 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[14]
.sym 27720 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[15]
.sym 27721 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[8]
.sym 27722 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[9]
.sym 27723 $abc$63045$new_ys__n7013_
.sym 27724 rvsoc.cpu0.umul_lhhl[3]
.sym 27726 p41
.sym 27727 $abc$63045$new_ys__n3449_
.sym 27728 $abc$63045$new_ys__n3307_inv_
.sym 27729 rvsoc.data_wdata[22]
.sym 27730 rvsoc.cpu0.D_insn[8]
.sym 27731 rvsoc.data_wdata[24]
.sym 27732 rvsoc.cpu0.D_insn[7]
.sym 27734 rvsoc.cpu0.umul_lhhl[11]
.sym 27735 rvsoc.cpu0.D_op1[23]
.sym 27736 rvsoc.data_wdata[2]
.sym 27738 rvsoc.cpu0.mulhu_val[6]
.sym 27739 $abc$63045$new_n6109_
.sym 27740 rvsoc.data_wdata[4]
.sym 27741 rvsoc.cpu0.D_insn[26]
.sym 27742 $abc$63045$new_ys__n2888_
.sym 27744 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 27745 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 27746 rvsoc.data_wdata[31]
.sym 27747 rvsoc.data_wdata[4]
.sym 27748 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 27749 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 27750 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 27756 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[5]
.sym 27758 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27760 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 27761 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[6]
.sym 27762 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[1]
.sym 27765 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[3]
.sym 27766 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27768 $PACKER_VCC_NET
.sym 27769 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 27770 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[0]
.sym 27771 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[4]
.sym 27775 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 27777 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[2]
.sym 27779 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 27780 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 27782 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 27783 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[7]
.sym 27787 $abc$63045$new_n3693_
.sym 27788 $abc$63045$new_n5330_
.sym 27790 $abc$63045$new_n5430_
.sym 27791 $abc$63045$new_n3700_
.sym 27792 $abc$63045$new_ys__n3327_inv_
.sym 27793 rvsoc.cpu0.D_insn_typ[14]
.sym 27794 rvsoc.cpu0.D_insn[26]
.sym 27795 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27796 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27797 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27798 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27799 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27800 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27801 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27802 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27803 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 27804 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 27806 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 27807 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 27808 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 27814 rvsoc.clka
.sym 27815 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 27816 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[0]
.sym 27817 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[1]
.sym 27818 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[2]
.sym 27819 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[3]
.sym 27820 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[4]
.sym 27821 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[5]
.sym 27822 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[6]
.sym 27823 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[7]
.sym 27824 $PACKER_VCC_NET
.sym 27825 rvsoc.cpu0.D_op3[27]
.sym 27827 rvsoc.cpu0.cpu_rs1[14]
.sym 27829 rvsoc.cpu0.mulhu_val[17]
.sym 27830 $PACKER_VCC_NET
.sym 27831 rvsoc.cpu0.mulhu_val[23]
.sym 27832 rvsoc.cpu0.mulhu_val[18]
.sym 27834 $abc$63045$new_ys__n2887_
.sym 27835 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 27836 $PACKER_VCC_NET
.sym 27837 $abc$63045$new_ys__n7027_
.sym 27840 rvsoc.cpu0.mulhu_val[19]
.sym 27841 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[10]
.sym 27842 rvsoc.cpu0.cpu_rs2[1]
.sym 27843 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[1]
.sym 27844 $abc$63045$new_ys__n3454_
.sym 27845 rvsoc.uart0.txbfr[5]
.sym 27846 rvsoc.cpu0.D_insn_typ[14]
.sym 27847 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[8]
.sym 27848 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 27849 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[3]
.sym 27850 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[14]
.sym 27851 $abc$63045$new_n4954_
.sym 27852 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[4]
.sym 27859 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[3]
.sym 27860 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[15]
.sym 27862 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[11]
.sym 27865 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[13]
.sym 27866 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[10]
.sym 27867 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[9]
.sym 27868 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[1]
.sym 27870 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[8]
.sym 27873 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[14]
.sym 27875 $PACKER_VCC_NET
.sym 27877 $PACKER_VCC_NET
.sym 27878 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27881 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[2]
.sym 27882 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[12]
.sym 27883 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[4]
.sym 27885 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 27886 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27889 rvsoc.uart0.txbfr[2]
.sym 27890 $abc$63045$new_ys__n5670_
.sym 27891 rvsoc.uart0.txbfr[3]
.sym 27892 $abc$63045$new_ys__n5673_
.sym 27893 rvsoc.uart0.txbfr[4]
.sym 27894 $abc$63045$new_ys__n5667_
.sym 27895 $abc$63045$new_ys__n3343_inv_
.sym 27896 $abc$63045$new_n3711_
.sym 27897 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27898 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27899 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27900 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27901 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27902 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27903 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27904 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27905 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 27906 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[1]
.sym 27908 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[2]
.sym 27909 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[3]
.sym 27910 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[4]
.sym 27916 rvsoc.clka
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27919 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[10]
.sym 27920 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[11]
.sym 27921 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[12]
.sym 27922 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[13]
.sym 27923 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[14]
.sym 27924 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[15]
.sym 27925 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[8]
.sym 27926 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[9]
.sym 27927 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 27928 rvsoc.cpu0.E_add12[8]
.sym 27929 rvsoc.cpu0.cpu_rs1[6]
.sym 27930 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 27931 rvsoc.cpu0.cpu_rs2[15]
.sym 27932 rvsoc.cpu0.D_insn_typ[14]
.sym 27933 rvsoc.cpu0.mulhu_val[15]
.sym 27934 $abc$63045$new_n3685_
.sym 27935 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[9]
.sym 27936 rvsoc.cpu0.D_insn_typ[1]
.sym 27939 rvsoc.cpu0.D_insn[20]
.sym 27940 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[31]
.sym 27941 $abc$63045$new_ys__n7979_inv_
.sym 27942 rvsoc.cpu0.mulhu_val[15]
.sym 27943 rvsoc.data_wdata[15]
.sym 27944 rvsoc.cpu0.cpu_rs2[13]
.sym 27946 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[7]
.sym 27947 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 27948 rvsoc.data_wdata[5]
.sym 27949 rvsoc.resetn
.sym 27950 rvsoc.data_wdata[2]
.sym 27951 rvsoc.eram.adrs[10]
.sym 27952 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[4]
.sym 27953 rvsoc.cpu0.cpu_rs2[6]
.sym 27954 $abc$63045$new_n5513_
.sym 27961 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[4]
.sym 27962 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[5]
.sym 27964 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 27966 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27968 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[6]
.sym 27969 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[7]
.sym 27972 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 27974 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[0]
.sym 27975 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 27976 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 27978 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 27981 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[2]
.sym 27985 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[1]
.sym 27986 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 27988 $PACKER_VCC_NET
.sym 27989 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[3]
.sym 27990 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 27991 rvsoc.cpu0.E_op1[6]
.sym 27992 $abc$63045$new_n3695_
.sym 27993 rvsoc.cpu0.E_op1[8]
.sym 27994 $abc$63045$new_ys__n3321_inv_
.sym 27995 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 27996 $abc$63045$new_n3713_
.sym 27997 $abc$63045$new_ys__n7654_inv_
.sym 27998 rvsoc.cpu0.E_op1[23]
.sym 27999 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28000 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28001 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28002 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28003 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28004 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28005 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28006 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28007 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 28008 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 28010 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 28011 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 28012 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 28018 rvsoc.clka
.sym 28019 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 28020 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[0]
.sym 28021 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[1]
.sym 28022 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[2]
.sym 28023 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[3]
.sym 28024 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[4]
.sym 28025 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[5]
.sym 28026 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[6]
.sym 28027 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[7]
.sym 28028 $PACKER_VCC_NET
.sym 28029 rvsoc.eram.adrs[3]
.sym 28030 rvsoc.cpu0.umul_lhhl[27]
.sym 28031 rvsoc.cpu0.cpu_rs1[12]
.sym 28032 rvsoc.eram.adrs[3]
.sym 28033 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 28035 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 28036 rvsoc.data_wdata[3]
.sym 28037 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 28039 rvsoc.data_wdata[0]
.sym 28040 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 28041 $abc$63045$new_ys__n7023_
.sym 28043 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 28045 $abc$63045$new_ys__n3319_inv_
.sym 28046 $abc$63045$new_n5441_
.sym 28047 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[2]
.sym 28048 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 28049 rvsoc.eram.adrs[7]
.sym 28050 rvsoc.data_wdata[12]
.sym 28051 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[12]
.sym 28052 $abc$63045$new_n6105_
.sym 28053 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[11]
.sym 28054 rvsoc.cpu0.F_insn_typ[6]
.sym 28055 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[12]
.sym 28061 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[12]
.sym 28063 $PACKER_VCC_NET
.sym 28064 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[0]
.sym 28065 $PACKER_VCC_NET
.sym 28067 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[3]
.sym 28069 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[9]
.sym 28070 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[10]
.sym 28075 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[15]
.sym 28076 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[8]
.sym 28077 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[14]
.sym 28078 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[2]
.sym 28079 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[1]
.sym 28082 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28085 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[13]
.sym 28087 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[11]
.sym 28089 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 28090 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28093 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[7]
.sym 28094 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[1]
.sym 28095 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[15]
.sym 28096 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[2]
.sym 28097 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[0]
.sym 28098 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[7]
.sym 28099 $abc$63045$new_ys__n3319_inv_
.sym 28100 $abc$63045$new_ys__n3349_inv_
.sym 28101 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28102 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28103 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28104 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28105 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28106 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28107 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28108 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28109 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[0]
.sym 28110 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[1]
.sym 28112 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[2]
.sym 28113 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[3]
.sym 28114 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 28120 rvsoc.clka
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28123 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[10]
.sym 28124 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[11]
.sym 28125 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[12]
.sym 28126 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[13]
.sym 28127 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[14]
.sym 28128 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[15]
.sym 28129 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[8]
.sym 28130 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[9]
.sym 28131 rvsoc.cpu0.F_next_pc[6]
.sym 28132 rvsoc.cpu0.F_insn[7]
.sym 28133 rvsoc.cpu0.cpu_rs1[4]
.sym 28134 rvsoc.mem_vdata[2][11]
.sym 28135 $abc$63045$new_ys__n4162_
.sym 28136 rvsoc.cpu0.D_insn[22]
.sym 28137 rvsoc.cpu0.D_op1[6]
.sym 28138 rvsoc.uart0.rx_divcnt[21]
.sym 28139 rvsoc.cpu0.F_insn[13]
.sym 28142 rvsoc.data_wdata[24]
.sym 28143 rvsoc.cpu0.D_insn_typ[0]
.sym 28144 rvsoc.cpu0.D_insn[8]
.sym 28145 $abc$63045$new_ys__n541_inv_
.sym 28146 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[1]
.sym 28147 rvsoc.data_wdata[31]
.sym 28148 rvsoc.cpu0.cpu_rs2[2]
.sym 28149 rvsoc.cpu0.D_op1[21]
.sym 28150 rvsoc.cpu0.D_op1[8]
.sym 28151 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 28152 rvsoc.data_wdata[4]
.sym 28153 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 28154 rvsoc.cpu0.cpu_rs1[10]
.sym 28155 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[1]
.sym 28156 rvsoc.cpu0.cpu_rs1[9]
.sym 28157 rvsoc.cpu0.D_insn[26]
.sym 28158 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 28164 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 28165 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[6]
.sym 28166 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28173 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[7]
.sym 28174 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28175 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[1]
.sym 28176 $PACKER_VCC_NET
.sym 28177 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[3]
.sym 28178 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 28179 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[4]
.sym 28185 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[2]
.sym 28186 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[5]
.sym 28187 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 28190 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 28192 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 28193 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 28194 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[0]
.sym 28195 rvsoc.cpu0.D_op2[14]
.sym 28196 rvsoc.cpu0.D_op2[7]
.sym 28197 $abc$63045$new_n5442_
.sym 28198 $abc$63045$new_n5596_
.sym 28199 rvsoc.cpu0.D_op2[4]
.sym 28200 $abc$63045$new_n3708_
.sym 28201 rvsoc.cpu0.D_op2[5]
.sym 28202 $abc$63045$new_n3715_
.sym 28203 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28204 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28205 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28206 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28207 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28208 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28209 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28210 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28211 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 28212 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 28214 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 28215 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 28216 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 28222 rvsoc.clka
.sym 28223 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 28224 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[0]
.sym 28225 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[1]
.sym 28226 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[2]
.sym 28227 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[3]
.sym 28228 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[4]
.sym 28229 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[5]
.sym 28230 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[6]
.sym 28231 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[7]
.sym 28232 $PACKER_VCC_NET
.sym 28233 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[20]
.sym 28234 rvsoc.uart0.rx_divcnt[24]
.sym 28235 rvsoc.cpu0.D_op2[16]
.sym 28236 rvsoc.data_wdata[0]
.sym 28237 rvsoc.cpu0.cpu_rs1[7]
.sym 28239 rvsoc.cpu0.F_insn[18]
.sym 28240 rvsoc.cpu0.D_op2[16]
.sym 28241 rvsoc.cpu0.mulhu_val[23]
.sym 28242 $abc$63045$new_ys__n3349_inv_
.sym 28243 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[1]
.sym 28245 $abc$63045$new_n3709_
.sym 28246 rvsoc.uart0.rx_divcnt[13]
.sym 28247 rvsoc.cpu0.cpu_rs1[3]
.sym 28249 rvsoc.cpu0.cpu_rs2[31]
.sym 28250 rvsoc.cpu0.D_op2[4]
.sym 28251 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 28252 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[0]
.sym 28253 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[3]
.sym 28254 rvsoc.cpu0.D_insn_typ[14]
.sym 28255 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[1]
.sym 28256 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 28257 $PACKER_VCC_NET
.sym 28258 $PACKER_VCC_NET
.sym 28259 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 28260 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[4]
.sym 28267 $PACKER_VCC_NET
.sym 28270 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[13]
.sym 28271 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28272 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 28275 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[9]
.sym 28276 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 28279 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28280 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 28281 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[12]
.sym 28283 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[14]
.sym 28286 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[15]
.sym 28287 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[8]
.sym 28291 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 28292 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[10]
.sym 28293 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[11]
.sym 28294 $PACKER_VCC_NET
.sym 28295 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 28297 rvsoc.cpu0.D_insn_typ[6]
.sym 28298 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[0]
.sym 28299 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[4]
.sym 28300 $abc$63045$new_ys__n1873_inv_
.sym 28301 $abc$63045$new_n3747_
.sym 28302 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[15]
.sym 28303 $abc$63045$new_n3689_
.sym 28304 $abc$63045$new_n3745_
.sym 28305 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28306 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28307 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28308 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28309 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28310 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28311 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28312 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28313 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 28314 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 28316 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 28317 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 28318 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 28324 rvsoc.clka
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[10]
.sym 28328 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[11]
.sym 28329 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[12]
.sym 28330 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[13]
.sym 28331 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[14]
.sym 28332 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[15]
.sym 28333 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[8]
.sym 28334 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[9]
.sym 28335 rvsoc.eram.adrs[4]
.sym 28336 rvsoc.cpu0.D_insn[29]
.sym 28338 rvsoc.eram.adrs[4]
.sym 28339 rvsoc.uart0.rx_bitcnt[0]
.sym 28340 rvsoc.cpu0.D_op2[5]
.sym 28341 rvsoc.cpu0.cpu_rs2[23]
.sym 28342 rvsoc.cpu0.mulhu_val[31]
.sym 28343 rvsoc.cpu0.E_insn[28]
.sym 28344 rvsoc.cpu0.D_op2[20]
.sym 28345 $abc$63045$new_n3709_
.sym 28346 rvsoc.cpu0.D_op2[14]
.sym 28347 rvsoc.cpu0.F_insn[25]
.sym 28348 rvsoc.cpu0.D_insn[29]
.sym 28349 rvsoc.cpu0.D_op2[12]
.sym 28350 rvsoc.data_wdata[14]
.sym 28351 rvsoc.cpu0.D_op2[17]
.sym 28352 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[7]
.sym 28353 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[2]
.sym 28354 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[15]
.sym 28355 rvsoc.cpu0.D_op2[28]
.sym 28356 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 28357 rvsoc.cpu0.D_op2[13]
.sym 28358 rvsoc.data_wdata[2]
.sym 28359 rvsoc.eram.adrs[10]
.sym 28360 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 28361 rvsoc.cpu0.D_op2[21]
.sym 28362 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[0]
.sym 28367 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[6]
.sym 28371 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[2]
.sym 28372 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[5]
.sym 28375 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[7]
.sym 28379 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 28383 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 28384 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 28385 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 28386 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[1]
.sym 28387 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[4]
.sym 28389 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 28392 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[0]
.sym 28393 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 28394 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28395 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28396 $PACKER_VCC_NET
.sym 28397 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[3]
.sym 28399 rvsoc.cpu0.D_op2[28]
.sym 28400 rvsoc.cpu0.D_op2[13]
.sym 28401 $abc$63045$new_n3729_
.sym 28402 rvsoc.cpu0.D_op2[21]
.sym 28403 rvsoc.cpu0.D_op2[26]
.sym 28404 $abc$63045$new_n3743_
.sym 28405 rvsoc.cpu0.D_op2[17]
.sym 28406 $abc$63045$new_n3721_
.sym 28407 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28408 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28409 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28410 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28411 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28412 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28413 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28414 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28415 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 28416 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 28418 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 28419 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 28420 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 28426 rvsoc.clka
.sym 28427 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 28428 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[0]
.sym 28429 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[1]
.sym 28430 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[2]
.sym 28431 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[3]
.sym 28432 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[4]
.sym 28433 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[5]
.sym 28434 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[6]
.sym 28435 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[7]
.sym 28436 $PACKER_VCC_NET
.sym 28440 rvsoc.mem_vdata[2][20]
.sym 28441 rvsoc.cpu0.D_op2[11]
.sym 28442 rvsoc.cpu0.D_insn_typ[2]
.sym 28443 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 28444 $abc$63045$new_ys__n1873_inv_
.sym 28445 rvsoc.cpu0.D_funct3[1]
.sym 28446 $abc$63045$new_n3745_
.sym 28447 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 28448 rvsoc.cpu0.D_op1[28]
.sym 28449 rvsoc.cpu0.D_insn[15]
.sym 28450 rvsoc.cpu0.D_actv_pc[1]
.sym 28451 $abc$63045$new_ys__n2888_
.sym 28452 rvsoc.cpu0.D_op1[8]
.sym 28453 rvsoc.data_wdata[12]
.sym 28454 $abc$63045$new_n5441_
.sym 28455 $PACKER_VCC_NET
.sym 28456 $PACKER_VCC_NET
.sym 28457 rvsoc.eram.adrs[7]
.sym 28458 rvsoc.cpu0.D_op2[17]
.sym 28459 rvsoc.cpu0.D_op1[29]
.sym 28460 $abc$63045$new_n6105_
.sym 28461 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[3]
.sym 28462 rvsoc.cpu0.D_op2[28]
.sym 28463 rvsoc.cpu0.F_insn_typ[6]
.sym 28464 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 28469 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[12]
.sym 28470 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 28471 $PACKER_VCC_NET
.sym 28473 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[14]
.sym 28474 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[15]
.sym 28475 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[8]
.sym 28477 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[2]
.sym 28479 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[4]
.sym 28480 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[1]
.sym 28481 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[11]
.sym 28482 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[3]
.sym 28486 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[13]
.sym 28489 $PACKER_VCC_NET
.sym 28491 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28495 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[9]
.sym 28496 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[10]
.sym 28499 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28501 $abc$63045$new_n4429_
.sym 28502 rvsoc.uart0.status[7]
.sym 28503 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[3]
.sym 28504 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[18]
.sym 28505 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[7]
.sym 28506 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[17]
.sym 28507 $abc$63045$new_n4430_
.sym 28508 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[5]
.sym 28509 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28510 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28511 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28512 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28513 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28514 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28515 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28516 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28517 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 28518 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[1]
.sym 28520 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[2]
.sym 28521 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[3]
.sym 28522 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[4]
.sym 28528 rvsoc.clka
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28531 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[10]
.sym 28532 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[11]
.sym 28533 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[12]
.sym 28534 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[13]
.sym 28535 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[14]
.sym 28536 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[15]
.sym 28537 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[8]
.sym 28538 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[9]
.sym 28540 rvsoc.eram.adrs[9]
.sym 28541 rvsoc.eram.adrs[9]
.sym 28542 rvsoc.eram.adrs[1]
.sym 28543 rvsoc.cpu0.D_insn[28]
.sym 28544 rvsoc.cpu0.D_op2[17]
.sym 28545 rvsoc.cpu0.cpu_rs1[23]
.sym 28546 rvsoc.cpu0.D_op2[21]
.sym 28547 rvsoc.cpu0.D_insn[22]
.sym 28548 $abc$63045$new_ys__n2556_inv_
.sym 28549 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[14]
.sym 28550 rvsoc.cpu0.D_op1[23]
.sym 28551 $abc$63045$new_n3709_
.sym 28552 rvsoc.cpu0.D_op2[13]
.sym 28553 rvsoc.cpu0.D_op2[3]
.sym 28554 rvsoc.cpu0.D_insn[23]
.sym 28555 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[6]
.sym 28556 rvsoc.cpu0.D_op1[21]
.sym 28557 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 28558 rvsoc.cpu0.cpu_rs1[10]
.sym 28559 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 28560 rvsoc.cpu0.cpu_rs1[9]
.sym 28561 rvsoc.eram.adrs[2]
.sym 28562 rvsoc.cpu0.D_op1[8]
.sym 28563 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 28564 rvsoc.data_wdata[4]
.sym 28565 rvsoc.cpu0.D_op1[20]
.sym 28566 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 28574 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28575 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[4]
.sym 28579 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[7]
.sym 28580 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[6]
.sym 28582 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28583 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 28585 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[3]
.sym 28586 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[2]
.sym 28587 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 28588 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 28589 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[0]
.sym 28594 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 28595 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[5]
.sym 28598 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 28599 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[1]
.sym 28600 $PACKER_VCC_NET
.sym 28602 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 28611 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28612 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28613 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28614 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28615 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28616 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28617 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28618 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28619 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 28620 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 28622 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 28623 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 28624 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 28630 rvsoc.clka
.sym 28631 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 28632 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[0]
.sym 28633 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[1]
.sym 28634 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[2]
.sym 28635 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[3]
.sym 28636 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[4]
.sym 28637 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[5]
.sym 28638 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[6]
.sym 28639 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[7]
.sym 28640 $PACKER_VCC_NET
.sym 28642 rvsoc.cpu0.D_actv_pc[9]
.sym 28645 rvsoc.cpu0.D_op1[5]
.sym 28646 rvsoc.cpu0.D_op1[2]
.sym 28647 rvsoc.cpu0.D_op2[9]
.sym 28648 rvsoc.cpu0.D_op2[2]
.sym 28649 $abc$63045$new_ys__n2862_
.sym 28650 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[5]
.sym 28651 rvsoc.cpu0.D_insn[29]
.sym 28652 $abc$63045$new_ys__n2403_
.sym 28653 rvsoc.cpu0.D_op2[2]
.sym 28654 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[2]
.sym 28655 rvsoc.cpu0.D_op1[9]
.sym 28656 rvsoc.cpu0.D_insn[17]
.sym 28657 rvsoc.cpu0.D_op1[13]
.sym 28658 rvsoc.cpu0.D_op2[4]
.sym 28659 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[18]
.sym 28660 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 28661 rvsoc.cpu0.D_op1[23]
.sym 28662 rvsoc.cpu0.cpu_rs2[19]
.sym 28663 rvsoc.cpu0.D_op1[0]
.sym 28664 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 28666 $PACKER_VCC_NET
.sym 28667 rvsoc.cpu0.D_op1[7]
.sym 28668 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[1]
.sym 28674 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[13]
.sym 28675 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[10]
.sym 28677 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[3]
.sym 28679 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28680 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[0]
.sym 28681 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[2]
.sym 28683 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[9]
.sym 28684 $PACKER_VCC_NET
.sym 28687 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28689 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[12]
.sym 28691 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[1]
.sym 28693 $PACKER_VCC_NET
.sym 28695 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[14]
.sym 28696 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[11]
.sym 28697 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[15]
.sym 28698 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[8]
.sym 28701 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 28713 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28714 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28715 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28716 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28717 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28718 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28719 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28720 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28721 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[0]
.sym 28722 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[1]
.sym 28724 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[2]
.sym 28725 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[3]
.sym 28726 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 28732 rvsoc.clka
.sym 28733 $PACKER_VCC_NET
.sym 28734 $PACKER_VCC_NET
.sym 28735 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[10]
.sym 28736 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[11]
.sym 28737 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[12]
.sym 28738 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[13]
.sym 28739 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[14]
.sym 28740 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[15]
.sym 28741 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[8]
.sym 28742 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[9]
.sym 28743 rvsoc.cpu0.D_op1[29]
.sym 28747 rvsoc.cpu0.D_op2[12]
.sym 28748 rvsoc.data_wdata[14]
.sym 28749 rvsoc.cpu0.D_op1[21]
.sym 28751 rvsoc.cpu0.D_insn[21]
.sym 28752 rvsoc.cpu0.D_op1[11]
.sym 28754 rvsoc.cpu0.D_op1[31]
.sym 28755 rvsoc.cpu0.D_op1[12]
.sym 28756 rvsoc.cpu0.D_op1[29]
.sym 28757 rvsoc.cpu0.D_op1[10]
.sym 28759 rvsoc.cpu0.D_op2[6]
.sym 28760 rvsoc.eram.adrs[10]
.sym 28761 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[7]
.sym 28763 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[15]
.sym 28764 rvsoc.cpu0.D_op2[3]
.sym 28765 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 28766 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[0]
.sym 28767 rvsoc.cpu0.D_op2[3]
.sym 28769 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 28770 rvsoc.data_wdata[2]
.sym 28775 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 28778 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[7]
.sym 28781 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[0]
.sym 28782 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 28783 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[5]
.sym 28784 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[6]
.sym 28786 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 28787 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[1]
.sym 28791 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28795 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[4]
.sym 28796 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 28798 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 28800 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[2]
.sym 28802 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 28803 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28804 $PACKER_VCC_NET
.sym 28805 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[3]
.sym 28815 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28816 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28817 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28818 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28819 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28820 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28821 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28822 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 28823 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 28824 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 28826 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 28827 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 28828 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 28834 rvsoc.clka
.sym 28835 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 28836 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[0]
.sym 28837 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[1]
.sym 28838 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[2]
.sym 28839 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[3]
.sym 28840 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[4]
.sym 28841 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[5]
.sym 28842 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[6]
.sym 28843 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[7]
.sym 28844 $PACKER_VCC_NET
.sym 28845 rvsoc.cpu0.add_op12[24]
.sym 28846 rvsoc.data_wdata[3]
.sym 28848 rvsoc.gpio0.data[1]
.sym 28849 rvsoc.cpu0.D_op1[26]
.sym 28850 rvsoc.cpu0.D_op1[18]
.sym 28851 rvsoc.cpu0.D_op1[9]
.sym 28852 rvsoc.data_wdata[3]
.sym 28854 rvsoc.cpu0.D_op1[26]
.sym 28855 rvsoc.cpu0.D_op1[20]
.sym 28856 rvsoc.cpu0.D_op1[17]
.sym 28857 $abc$63045$new_ys__n1822_
.sym 28858 rvsoc.cpu0.D_actv_pc[1]
.sym 28859 rvsoc.cpu0.D_op1[20]
.sym 28860 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 28861 $PACKER_VCC_NET
.sym 28862 rvsoc.cpu0.D_op1[12]
.sym 28863 rvsoc.cpu0.D_op1[24]
.sym 28867 $PACKER_VCC_NET
.sym 28868 rvsoc.cpu0.D_op1[15]
.sym 28869 $PACKER_VCC_NET
.sym 28870 rvsoc.eram.adrs[7]
.sym 28871 rvsoc.data_wdata[12]
.sym 28872 rvsoc.data_wdata[12]
.sym 28877 rvsoc.eram.adrs[1]
.sym 28879 $PACKER_VCC_NET
.sym 28880 rvsoc.eram.adrs[0]
.sym 28881 rvsoc.eram.adrs[5]
.sym 28893 rvsoc.eram.adrs[7]
.sym 28896 rvsoc.eram.adrs[8]
.sym 28897 $PACKER_VCC_NET
.sym 28898 rvsoc.eram.adrs[10]
.sym 28900 rvsoc.data_wdata[11]
.sym 28902 rvsoc.eram.adrs[9]
.sym 28903 rvsoc.eram.adrs[2]
.sym 28905 rvsoc.eram.adrs[4]
.sym 28907 rvsoc.eram.adrs[6]
.sym 28908 rvsoc.eram.adrs[3]
.sym 28916 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.C[31]
.sym 28925 rvsoc.eram.adrs[0]
.sym 28926 rvsoc.eram.adrs[1]
.sym 28927 rvsoc.eram.adrs[10]
.sym 28928 rvsoc.eram.adrs[2]
.sym 28929 rvsoc.eram.adrs[3]
.sym 28930 rvsoc.eram.adrs[4]
.sym 28931 rvsoc.eram.adrs[5]
.sym 28932 rvsoc.eram.adrs[6]
.sym 28933 rvsoc.eram.adrs[7]
.sym 28934 rvsoc.eram.adrs[8]
.sym 28935 rvsoc.eram.adrs[9]
.sym 28936 rvsoc.clkn
.sym 28937 $PACKER_VCC_NET
.sym 28938 $PACKER_VCC_NET
.sym 28940 rvsoc.data_wdata[11]
.sym 28948 rvsoc.uart0.cfg[8]
.sym 28950 p41
.sym 28951 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 28952 $abc$63045$new_ys__n1275_
.sym 28953 rvsoc.cpu0.D_actv_pc[1]
.sym 28954 rvsoc.data_wdata[1]
.sym 28955 rvsoc.data_wdata[15]
.sym 28956 rvsoc.eram.adrs[0]
.sym 28957 rvsoc.data_wdata[8]
.sym 28959 rvsoc.data_wdata[20]
.sym 28960 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 28962 rvsoc.cpu0.E_op1[31]
.sym 28963 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 28964 rvsoc.cpu0.D_op1[8]
.sym 28965 rvsoc.cpu0.D_op1[22]
.sym 28967 rvsoc.cpu0.D_op1[20]
.sym 28968 rvsoc.cpu0.D_op1[16]
.sym 28969 rvsoc.eram.adrs[2]
.sym 28970 rvsoc.cpu0.D_op1[21]
.sym 28971 $abc$63045$new_n4379_
.sym 28973 rvsoc.data_wdata[25]
.sym 28974 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 28979 rvsoc.eram.adrs[5]
.sym 28982 rvsoc.eram.adrs[6]
.sym 28986 rvsoc.eram.adrs[2]
.sym 28987 rvsoc.eram.adrs[10]
.sym 28989 rvsoc.data_wdata[10]
.sym 28995 rvsoc.eram.adrs[3]
.sym 28998 rvsoc.eram.adrs[4]
.sym 28999 $PACKER_VCC_NET
.sym 29001 rvsoc.eram.adrs[9]
.sym 29002 rvsoc.eram.adrs[0]
.sym 29006 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 29007 rvsoc.eram.adrs[8]
.sym 29008 rvsoc.eram.adrs[7]
.sym 29010 rvsoc.eram.adrs[1]
.sym 29011 $abc$63045$auto$alumacc.cc:415:extract_cmp_alu$3148[31]
.sym 29012 $abc$63045$auto$alumacc.cc:491:replace_alu$3223[31]
.sym 29013 $abc$63045$new_ys__n5587_
.sym 29014 rvsoc.data_wdata[25]
.sym 29015 $abc$63045$new_ys__n984_
.sym 29016 $abc$63045$new_ys__n1744_
.sym 29017 $abc$63045$new_ys__n1050_
.sym 29018 $abc$63045$new_n4424_
.sym 29027 rvsoc.eram.adrs[0]
.sym 29028 rvsoc.eram.adrs[1]
.sym 29029 rvsoc.eram.adrs[10]
.sym 29030 rvsoc.eram.adrs[2]
.sym 29031 rvsoc.eram.adrs[3]
.sym 29032 rvsoc.eram.adrs[4]
.sym 29033 rvsoc.eram.adrs[5]
.sym 29034 rvsoc.eram.adrs[6]
.sym 29035 rvsoc.eram.adrs[7]
.sym 29036 rvsoc.eram.adrs[8]
.sym 29037 rvsoc.eram.adrs[9]
.sym 29038 rvsoc.clkn
.sym 29039 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 29043 rvsoc.data_wdata[10]
.sym 29048 $PACKER_VCC_NET
.sym 29053 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[28]
.sym 29055 rvsoc.cpu0.D_insn[30]
.sym 29056 rvsoc.cpu0.E_op1[11]
.sym 29057 rvsoc.cpu0.D_op1[2]
.sym 29060 rvsoc.cpu0.D_op1[22]
.sym 29061 rvsoc.cpu0.D_op1[5]
.sym 29062 rvsoc.data_wdata[9]
.sym 29063 rvsoc.eram.adrs[5]
.sym 29064 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[26]
.sym 29066 rvsoc.cpu0.F_insn_typ[2]
.sym 29067 rvsoc.cpu0.D_op2[4]
.sym 29068 $abc$63045$new_ys__n12787_inv_
.sym 29069 rvsoc.cpu0.D_op1[23]
.sym 29070 $abc$63045$new_ys__n12793_inv_
.sym 29071 rvsoc.cpu0.D_op1[0]
.sym 29072 $abc$63045$new_ys__n1215_
.sym 29073 rvsoc.eram.adrs[8]
.sym 29074 rvsoc.cpu0.D_op2[4]
.sym 29075 rvsoc.eram.adrs[8]
.sym 29082 rvsoc.eram.adrs[6]
.sym 29094 $PACKER_VCC_NET
.sym 29095 rvsoc.data_wdata[21]
.sym 29097 rvsoc.eram.adrs[7]
.sym 29098 rvsoc.eram.adrs[8]
.sym 29099 $PACKER_VCC_NET
.sym 29101 rvsoc.eram.adrs[1]
.sym 29102 rvsoc.eram.adrs[10]
.sym 29103 rvsoc.eram.adrs[5]
.sym 29105 rvsoc.eram.adrs[4]
.sym 29107 rvsoc.eram.adrs[2]
.sym 29108 rvsoc.eram.adrs[3]
.sym 29110 rvsoc.eram.adrs[9]
.sym 29111 rvsoc.eram.adrs[0]
.sym 29113 $abc$63045$new_n4779_
.sym 29114 $abc$63045$new_ys__n12753_inv_
.sym 29115 $abc$63045$new_n4778_
.sym 29116 $abc$63045$new_n4335_
.sym 29117 $abc$63045$new_n4331_
.sym 29118 $abc$63045$new_ys__n1075_
.sym 29119 $abc$63045$new_n4608_
.sym 29120 $abc$63045$new_ys__n12745_
.sym 29129 rvsoc.eram.adrs[0]
.sym 29130 rvsoc.eram.adrs[1]
.sym 29131 rvsoc.eram.adrs[10]
.sym 29132 rvsoc.eram.adrs[2]
.sym 29133 rvsoc.eram.adrs[3]
.sym 29134 rvsoc.eram.adrs[4]
.sym 29135 rvsoc.eram.adrs[5]
.sym 29136 rvsoc.eram.adrs[6]
.sym 29137 rvsoc.eram.adrs[7]
.sym 29138 rvsoc.eram.adrs[8]
.sym 29139 rvsoc.eram.adrs[9]
.sym 29140 rvsoc.clkn
.sym 29141 $PACKER_VCC_NET
.sym 29142 $PACKER_VCC_NET
.sym 29144 rvsoc.data_wdata[21]
.sym 29156 rvsoc.eram.adrs[6]
.sym 29157 rvsoc.cpu0.D_op1[21]
.sym 29158 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 29160 $abc$63045$new_ys__n1028_
.sym 29161 rvsoc.cpu0.D_op1[8]
.sym 29163 rvsoc.cpu0.add_op12[26]
.sym 29164 $abc$63045$new_ys__n1164_
.sym 29165 $abc$63045$new_n4912_
.sym 29166 rvsoc.data_wdata[11]
.sym 29167 rvsoc.cpu0.D_op2[6]
.sym 29168 rvsoc.eram.adrs[10]
.sym 29169 $PACKER_GND_NET
.sym 29170 rvsoc.data_wdata[2]
.sym 29172 rvsoc.cpu0.D_op2[3]
.sym 29173 $abc$63045$new_ys__n1744_
.sym 29174 $abc$63045$new_ys__n12933_
.sym 29175 rvsoc.cpu0.D_op2[3]
.sym 29176 $abc$63045$new_ys__n12925_
.sym 29177 rvsoc.eram.adrs[0]
.sym 29178 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[31]
.sym 29183 rvsoc.eram.adrs[3]
.sym 29185 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 29186 rvsoc.data_wdata[20]
.sym 29191 rvsoc.eram.adrs[10]
.sym 29199 rvsoc.eram.adrs[5]
.sym 29201 rvsoc.eram.adrs[9]
.sym 29202 rvsoc.eram.adrs[0]
.sym 29203 $PACKER_VCC_NET
.sym 29206 rvsoc.eram.adrs[4]
.sym 29208 rvsoc.eram.adrs[7]
.sym 29209 rvsoc.eram.adrs[2]
.sym 29210 rvsoc.eram.adrs[1]
.sym 29211 rvsoc.eram.adrs[6]
.sym 29213 rvsoc.eram.adrs[8]
.sym 29215 $abc$63045$new_n4897_
.sym 29216 rvsoc.cpu0.E_op1[26]
.sym 29217 $abc$63045$new_ys__n940_
.sym 29218 $abc$63045$new_n4781_
.sym 29219 $abc$63045$new_ys__n1053_
.sym 29220 $abc$63045$new_ys__n12755_inv_
.sym 29221 $abc$63045$new_n4809_
.sym 29222 $abc$63045$new_ys__n12757_inv_
.sym 29231 rvsoc.eram.adrs[0]
.sym 29232 rvsoc.eram.adrs[1]
.sym 29233 rvsoc.eram.adrs[10]
.sym 29234 rvsoc.eram.adrs[2]
.sym 29235 rvsoc.eram.adrs[3]
.sym 29236 rvsoc.eram.adrs[4]
.sym 29237 rvsoc.eram.adrs[5]
.sym 29238 rvsoc.eram.adrs[6]
.sym 29239 rvsoc.eram.adrs[7]
.sym 29240 rvsoc.eram.adrs[8]
.sym 29241 rvsoc.eram.adrs[9]
.sym 29242 rvsoc.clkn
.sym 29243 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 29247 rvsoc.data_wdata[20]
.sym 29252 $PACKER_VCC_NET
.sym 29253 rvsoc.eram.adrs[3]
.sym 29258 $abc$63045$new_n4154_
.sym 29260 rvsoc.data_wdata[21]
.sym 29261 $abc$63045$new_ys__n1275_
.sym 29262 $abc$63045$new_ys__n12745_
.sym 29264 rvsoc.cpu0.D_op2[1]
.sym 29266 $abc$63045$new_ys__n12783_inv_
.sym 29267 $abc$63045$new_n4780_
.sym 29268 rvsoc.data_wdata[11]
.sym 29269 $abc$63045$new_n4155_
.sym 29270 $abc$63045$new_ys__n1053_
.sym 29273 $abc$63045$new_n4584_
.sym 29274 rvsoc.eram.adrs[7]
.sym 29275 $abc$63045$new_n4155_
.sym 29277 $abc$63045$new_ys__n3825_
.sym 29278 $abc$63045$new_ys__n12797_inv_
.sym 29279 $abc$63045$new_ys__n12831_inv_
.sym 29280 rvsoc.data_wdata[12]
.sym 29317 $abc$63045$new_n4825_
.sym 29318 $abc$63045$new_ys__n5465_inv_
.sym 29319 $abc$63045$new_ys__n1083_
.sym 29320 $abc$63045$new_ys__n1215_
.sym 29321 $abc$63045$new_ys__n1031_inv_
.sym 29322 $abc$63045$new_ys__n12850_inv_
.sym 29323 $abc$63045$new_n6046_
.sym 29324 $abc$63045$new_ys__n12799_inv_
.sym 29355 rvsoc.cpu0.F_next_pc[6]
.sym 29359 $abc$63045$new_ys__n1275_
.sym 29361 $abc$63045$new_n4154_
.sym 29363 $abc$63045$new_ys__n12781_inv_
.sym 29364 $abc$63045$new_ys__n12757_inv_
.sym 29365 rvsoc.cpu0.D_op2[3]
.sym 29367 $abc$63045$new_n4162_
.sym 29368 rvsoc.cpu0.E_op1[26]
.sym 29370 $abc$63045$new_ys__n940_
.sym 29375 rvsoc.cpu0.D_op2[1]
.sym 29378 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 29379 $abc$63045$new_n4809_
.sym 29380 $PACKER_GND_NET
.sym 29381 rvsoc.gpio0.dir[3]
.sym 29382 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 29420 $abc$63045$new_ys__n12848_inv_
.sym 29422 $abc$63045$new_ys__n12803_inv_
.sym 29423 $abc$63045$new_n4868_
.sym 29424 $abc$63045$new_ys__n12869_inv_
.sym 29425 $abc$63045$new_ys__n12846_inv_
.sym 29426 rvsoc.mem_vdata[3][3]
.sym 29457 rvsoc.data_wdata[0]
.sym 29458 rvsoc.cpu0.D_op2[16]
.sym 29462 rvsoc.data_wdata[10]
.sym 29463 rvsoc.data_wdata[2]
.sym 29466 rvsoc.cpu0.D_op1[9]
.sym 29468 $abc$63045$new_n4825_
.sym 29469 $abc$63045$new_ys__n1193_inv_
.sym 29470 $abc$63045$new_ys__n12781_inv_
.sym 29471 $abc$63045$new_ys__n12878_inv_
.sym 29473 p39
.sym 29475 $abc$63045$new_ys__n1215_
.sym 29478 rvsoc.cpu0.D_op2[4]
.sym 29481 $abc$63045$new_ys__n12789_inv_
.sym 29523 $abc$63045$new_n5926_
.sym 29525 $PACKER_GND_NET
.sym 29526 $abc$63045$new_n3133_
.sym 29527 rvsoc.gpio0.data[3]
.sym 29563 rvsoc.cpu0.D_op1[28]
.sym 29565 rvsoc.cpu0.D_op1[29]
.sym 29571 rvsoc.cpu0.D_op1[28]
.sym 29572 rvsoc.cpu0.D_op1[8]
.sym 29574 rvsoc.cpu0.D_op1[28]
.sym 29576 $PACKER_GND_NET
.sym 29580 rvsoc.cpu0.D_op2[3]
.sym 29661 $abc$63045$new_ys__n12778_
.sym 29662 rvsoc.data_wdata[3]
.sym 29664 $abc$63045$new_ys__n1064_
.sym 29669 rvsoc.gpio0.dir[3]
.sym 29697 rvsoc.clks.clka
.sym 29698 rvsoc.gpio0.data[1]
.sym 29700 rvsoc.gpio0.dir[1]
.sym 29708 rvsoc.gpio0.dir[1]
.sym 29721 rvsoc.clks.clka
.sym 29722 rvsoc.gpio0.data[1]
.sym 29753 rvsoc.mem_vdata[3][22]
.sym 29754 $abc$63045$new_n3634_
.sym 29757 $abc$63045$new_n5282_
.sym 29765 rvsoc.cpu0.F_insn_typ[2]
.sym 29767 rvsoc.eram.adrs[8]
.sym 29770 rvsoc.uart0.status[7]
.sym 29772 $PACKER_GND_NET
.sym 29776 rvsoc.data_wdata[13]
.sym 29784 rvsoc.code_adrs[28]
.sym 29799 rvsoc.spi0.clkcount[0]
.sym 29800 rvsoc.data_adrs[2]
.sym 29802 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 29811 $abc$63045$new_ys__n5954_
.sym 29814 rvsoc.spi0.clkcount[1]
.sym 29822 $PACKER_GND_NET
.sym 29824 rvsoc.spi0.status[0]
.sym 29846 rvsoc.spi0.clkcount[1]
.sym 29847 rvsoc.spi0.clkcount[0]
.sym 29849 rvsoc.spi0.status[0]
.sym 29852 $PACKER_GND_NET
.sym 29864 $abc$63045$new_ys__n5954_
.sym 29865 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 29867 rvsoc.data_adrs[2]
.sym 29875 rvsoc.clkn
.sym 29876 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 29883 $abc$63045$new_n5280_
.sym 29884 $abc$63045$new_n3149_
.sym 29886 rvsoc.spi0.status[0]
.sym 29891 rvsoc.cpu0.mulhu_val[0]
.sym 29893 rvsoc.mem_vdata[1][2]
.sym 29895 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 29896 rvsoc.spi0.tx_prevclk
.sym 29897 rvsoc.mem_vdata[1][3]
.sym 29900 rvsoc.mem_vdata[1][0]
.sym 29901 rvsoc.spi0.clkcount[1]
.sym 29902 rvsoc.data_adrs[28]
.sym 29903 $PACKER_GND_NET
.sym 29909 rvsoc.gpio0.data[7]
.sym 29921 rvsoc.data_wdata[23]
.sym 29924 $abc$63045$new_ys__n2556_inv_
.sym 29925 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 29933 $abc$63045$new_n3634_
.sym 29935 rvsoc.mem_rcode[4]
.sym 29944 rvsoc.mem_vdata[0][26]
.sym 29959 p15
.sym 29974 rvsoc.gpio0.data[7]
.sym 29977 $abc$63045$new_n3149_
.sym 29984 $abc$63045$new_n5934_
.sym 29985 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 29988 rvsoc.spi0.tx_prevclk
.sym 29989 $abc$63045$new_n4952_
.sym 29991 rvsoc.gpio0.data[7]
.sym 29992 $abc$63045$new_n5934_
.sym 29994 $abc$63045$new_n3149_
.sym 30009 p15
.sym 30010 $abc$63045$new_n4952_
.sym 30011 rvsoc.spi0.tx_prevclk
.sym 30037 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 30038 rvsoc.clkn
.sym 30040 $abc$63045$new_n3633_
.sym 30041 $abc$63045$new_n3631_
.sym 30042 $abc$63045$new_n5155_
.sym 30043 $abc$63045$new_n5156_
.sym 30044 rvsoc.mem_vdata[3][25]
.sym 30045 $abc$63045$new_n5154_
.sym 30046 $abc$63045$new_n5281_
.sym 30047 $abc$63045$new_n4075_
.sym 30050 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 30051 rvsoc.data_wdata[11]
.sym 30052 rvsoc.gpio0.data[7]
.sym 30055 rvsoc.mem_vdata[1][11]
.sym 30058 rvsoc.mem_vdata[2][23]
.sym 30059 $abc$63045$new_n3120_
.sym 30060 rvsoc.dram.adrs[8]
.sym 30062 $PACKER_GND_NET
.sym 30063 p15
.sym 30065 rvsoc.code_adrs[29]
.sym 30066 rvsoc.mem_vdata[15][22]
.sym 30070 $abc$63045$new_ys__n3048_inv_
.sym 30071 rvsoc.gpio0.dir[7]
.sym 30073 $abc$63045$new_n3244_
.sym 30075 $abc$63045$new_n3120_
.sym 30081 rvsoc.code_adrs[29]
.sym 30082 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 30085 $abc$63045$new_n3120_
.sym 30089 $abc$63045$new_ys__n5954_
.sym 30090 rvsoc.data_adrs[28]
.sym 30091 $abc$63045$new_ys__n2556_inv_
.sym 30092 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 30093 $abc$63045$new_ys__n2231_inv_
.sym 30096 $abc$63045$new_ys__n12674_
.sym 30100 rvsoc.mem_vdata[1][9]
.sym 30104 rvsoc.data_adrs[29]
.sym 30108 rvsoc.mem_vdata[1][9]
.sym 30109 rvsoc.mem_vdata[3][9]
.sym 30110 rvsoc.code_adrs[28]
.sym 30112 $PACKER_GND_NET
.sym 30114 rvsoc.mem_vdata[1][9]
.sym 30115 rvsoc.data_adrs[29]
.sym 30116 rvsoc.data_adrs[28]
.sym 30117 rvsoc.mem_vdata[3][9]
.sym 30123 $PACKER_GND_NET
.sym 30135 $PACKER_GND_NET
.sym 30138 $PACKER_GND_NET
.sym 30144 rvsoc.mem_vdata[1][9]
.sym 30145 rvsoc.code_adrs[29]
.sym 30146 rvsoc.mem_vdata[3][9]
.sym 30147 rvsoc.code_adrs[28]
.sym 30150 $abc$63045$new_n3120_
.sym 30151 $abc$63045$new_ys__n5954_
.sym 30152 $abc$63045$new_ys__n12674_
.sym 30153 $abc$63045$new_ys__n2556_inv_
.sym 30156 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 30158 $abc$63045$new_ys__n2231_inv_
.sym 30160 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 30161 rvsoc.clkn
.sym 30163 rvsoc.mem_vdata[5][10]
.sym 30164 $abc$63045$new_ys__n3048_inv_
.sym 30165 $abc$63045$new_n4072_
.sym 30166 $abc$63045$new_n4074_
.sym 30167 $abc$63045$new_ys__n11813_
.sym 30168 $abc$63045$new_n4928_
.sym 30170 $abc$63045$new_n3202_
.sym 30173 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[15]
.sym 30174 rvsoc.cpu0.F_insn_typ[2]
.sym 30175 rvsoc.mem_vdata[2][26]
.sym 30176 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 30177 rvsoc.data_adrs[28]
.sym 30178 rvsoc.data_adrs[29]
.sym 30179 rvsoc.mem_vdata[1][19]
.sym 30180 rvsoc.mem_vdata[1][17]
.sym 30183 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 30184 rvsoc.mem_vdata[2][13]
.sym 30185 $abc$63045$new_ys__n5954_
.sym 30187 rvsoc.data_adrs[3]
.sym 30188 rvsoc.mem_vdata[0][9]
.sym 30189 $abc$63045$new_ys__n2256_
.sym 30190 rvsoc.code_adrs[30]
.sym 30191 $abc$63045$new_ys__n4261_
.sym 30192 $abc$63045$new_ys__n4261_
.sym 30193 rvsoc.data_adrs[3]
.sym 30194 rvsoc.mem_vdata[0][9]
.sym 30195 rvsoc.mem_vdata[5][9]
.sym 30196 rvsoc.mem_vdata[15][9]
.sym 30197 $abc$63045$new_ys__n7738_
.sym 30198 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 30205 rvsoc.uart0.status[13]
.sym 30206 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 30207 rvsoc.mem_rcode[3]
.sym 30209 rvsoc.data_adrs[3]
.sym 30210 rvsoc.mem_vdata[0][9]
.sym 30211 rvsoc.mem_rcode[6]
.sym 30212 $abc$63045$new_n5130_
.sym 30213 rvsoc.mem_rcode[4]
.sym 30215 rvsoc.mem_rcode[5]
.sym 30217 $abc$63045$new_n5129_
.sym 30220 rvsoc.uart0.cfg[13]
.sym 30221 rvsoc.data_wdata[13]
.sym 30224 $PACKER_GND_NET
.sym 30225 $abc$63045$new_n3120_
.sym 30228 rvsoc.data_adrs[29]
.sym 30232 rvsoc.mem_vdata[2][9]
.sym 30233 rvsoc.data_adrs[2]
.sym 30235 rvsoc.data_adrs[28]
.sym 30240 rvsoc.data_wdata[13]
.sym 30246 $PACKER_GND_NET
.sym 30250 rvsoc.mem_rcode[6]
.sym 30251 rvsoc.mem_rcode[4]
.sym 30252 rvsoc.mem_rcode[3]
.sym 30256 $PACKER_GND_NET
.sym 30261 rvsoc.mem_rcode[4]
.sym 30262 rvsoc.mem_rcode[3]
.sym 30263 rvsoc.mem_rcode[5]
.sym 30264 rvsoc.mem_rcode[6]
.sym 30267 rvsoc.data_adrs[29]
.sym 30268 rvsoc.mem_vdata[0][9]
.sym 30269 rvsoc.mem_vdata[2][9]
.sym 30270 rvsoc.data_adrs[28]
.sym 30274 $abc$63045$new_n5130_
.sym 30275 $abc$63045$new_n5129_
.sym 30276 $abc$63045$new_n3120_
.sym 30279 rvsoc.data_adrs[3]
.sym 30280 rvsoc.data_adrs[2]
.sym 30281 rvsoc.uart0.status[13]
.sym 30282 rvsoc.uart0.cfg[13]
.sym 30283 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 30284 rvsoc.clkn
.sym 30286 $abc$63045$new_n5127_
.sym 30287 $abc$63045$new_n4073_
.sym 30288 $abc$63045$new_n5153_
.sym 30289 $abc$63045$new_ys__n7738_
.sym 30290 rvsoc.data_wst[3]
.sym 30291 rvsoc.spi0.status[26]
.sym 30292 rvsoc.data_wst[1]
.sym 30293 rvsoc.mem_rcode[26]
.sym 30296 rvsoc.data_wdata[25]
.sym 30297 rvsoc.data_wdata[16]
.sym 30298 rvsoc.uart0.div[10]
.sym 30300 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 30301 rvsoc.mem_rcode[3]
.sym 30302 $abc$63045$new_ys__n12674_
.sym 30303 rvsoc.mem_vdata[1][27]
.sym 30304 rvsoc.eram.adrs[9]
.sym 30305 rvsoc.mem_vdata[1][26]
.sym 30306 rvsoc.eram.adrs[2]
.sym 30307 rvsoc.mem_rcode[6]
.sym 30308 $abc$63045$new_ys__n11766_
.sym 30309 rvsoc.uart0.cfg[11]
.sym 30311 rvsoc.data_wst[3]
.sym 30312 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 30313 rvsoc.cpu0.E_mul_lolo[5]
.sym 30315 rvsoc.cpu0.F_insn[9]
.sym 30316 $abc$63045$new_ys__n44_
.sym 30317 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 30319 rvsoc.data_adrs[2]
.sym 30320 $abc$63045$new_ys__n2556_inv_
.sym 30321 $abc$63045$new_ys__n527_
.sym 30328 rvsoc.mem_vdata[4][9]
.sym 30329 $abc$63045$new_n4104_
.sym 30330 $abc$63045$new_ys__n3055_inv_
.sym 30331 rvsoc.mem_vdata[2][9]
.sym 30332 rvsoc.code_adrs[30]
.sym 30333 rvsoc.code_adrs[29]
.sym 30335 $abc$63045$new_ys__n3047_inv_
.sym 30336 rvsoc.code_adrs[28]
.sym 30337 $abc$63045$new_n3244_
.sym 30338 rvsoc.mem_vdata[3][1]
.sym 30339 $abc$63045$new_ys__n746_
.sym 30341 rvsoc.code_adrs[29]
.sym 30343 rvsoc.mem_rcode[5]
.sym 30345 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 30347 $abc$63045$new_ys__n5034_
.sym 30348 rvsoc.mem_vdata[0][9]
.sym 30350 rvsoc.mem_vdata[1][1]
.sym 30352 $abc$63045$new_ys__n12684_
.sym 30353 rvsoc.data_adrs[28]
.sym 30354 $abc$63045$new_n4102_
.sym 30355 rvsoc.mem_vdata[5][9]
.sym 30356 rvsoc.data_adrs[29]
.sym 30357 $abc$63045$new_n4103_
.sym 30358 rvsoc.mem_rcode[26]
.sym 30360 rvsoc.data_adrs[29]
.sym 30361 rvsoc.data_adrs[28]
.sym 30362 rvsoc.mem_vdata[3][1]
.sym 30363 rvsoc.mem_vdata[1][1]
.sym 30366 $abc$63045$new_ys__n3047_inv_
.sym 30367 rvsoc.mem_rcode[26]
.sym 30368 $abc$63045$new_ys__n3055_inv_
.sym 30372 rvsoc.mem_rcode[5]
.sym 30373 $abc$63045$new_n3244_
.sym 30374 $abc$63045$new_ys__n5034_
.sym 30375 $abc$63045$new_ys__n746_
.sym 30378 rvsoc.mem_vdata[4][9]
.sym 30379 rvsoc.code_adrs[28]
.sym 30380 rvsoc.mem_vdata[5][9]
.sym 30381 rvsoc.code_adrs[29]
.sym 30384 $abc$63045$new_ys__n12684_
.sym 30387 $abc$63045$new_ys__n746_
.sym 30390 $abc$63045$new_n4103_
.sym 30391 $abc$63045$new_n4102_
.sym 30392 rvsoc.code_adrs[30]
.sym 30393 $abc$63045$new_n4104_
.sym 30396 rvsoc.mem_vdata[2][9]
.sym 30397 rvsoc.mem_vdata[0][9]
.sym 30398 rvsoc.code_adrs[28]
.sym 30399 rvsoc.code_adrs[29]
.sym 30406 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 30407 rvsoc.clka
.sym 30409 rvsoc.mem_vdata[5][30]
.sym 30410 $abc$63045$new_ys__n44_
.sym 30411 $abc$63045$new_n5499_
.sym 30412 $abc$63045$new_ys__n2203_
.sym 30413 $abc$63045$new_ys__n2852_
.sym 30414 $abc$63045$new_n5456_
.sym 30415 rvsoc.mem_vdata[5][26]
.sym 30416 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53754
.sym 30418 rvsoc.code_adrs[28]
.sym 30420 $abc$63045$new_n6109_
.sym 30421 $abc$63045$new_n5113_
.sym 30422 rvsoc.mem_vdata[4][9]
.sym 30423 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 30424 $abc$63045$new_ys__n41_inv_
.sym 30425 $abc$63045$new_ys__n12684_
.sym 30426 $abc$63045$new_ys__n3055_inv_
.sym 30429 rvsoc.mem_vdata[4][9]
.sym 30430 $abc$63045$new_ys__n41_inv_
.sym 30431 $abc$63045$new_ys__n3047_inv_
.sym 30433 rvsoc.uart0.div[10]
.sym 30434 rvsoc.cpu0.F_insn_typ[2]
.sym 30435 $abc$63045$new_ys__n11772_
.sym 30436 rvsoc.mem_vdata[15][26]
.sym 30437 rvsoc.data_wdata[14]
.sym 30439 $abc$63045$new_n5270_
.sym 30440 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53754
.sym 30442 $abc$63045$new_ys__n11766_
.sym 30443 $abc$63045$new_n6160_
.sym 30444 $abc$63045$new_ys__n44_
.sym 30452 $abc$63045$new_n4955_
.sym 30453 $abc$63045$new_ys__n4261_
.sym 30454 $abc$63045$new_ys__n2231_inv_
.sym 30457 rvsoc.uart0.cfg[7]
.sym 30460 $abc$63045$new_ys__n2256_
.sym 30461 $abc$63045$new_ys__n11772_
.sym 30463 $abc$63045$new_n4101_
.sym 30465 rvsoc.mem_rcode[26]
.sym 30466 $abc$63045$new_ys__n2208_
.sym 30467 rvsoc.code_adrs[31]
.sym 30468 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 30471 rvsoc.data_adrs[3]
.sym 30472 rvsoc.uart0.status[7]
.sym 30474 rvsoc.uart0.status[0]
.sym 30476 $abc$63045$new_ys__n2405_inv_
.sym 30477 rvsoc.resetn
.sym 30479 rvsoc.data_adrs[2]
.sym 30480 $abc$63045$new_ys__n2556_inv_
.sym 30481 rvsoc.mem_vdata[15][9]
.sym 30483 rvsoc.mem_vdata[15][9]
.sym 30484 rvsoc.code_adrs[31]
.sym 30485 $abc$63045$new_n4101_
.sym 30486 $abc$63045$new_ys__n4261_
.sym 30489 rvsoc.uart0.cfg[7]
.sym 30490 rvsoc.data_adrs[2]
.sym 30491 rvsoc.data_adrs[3]
.sym 30492 rvsoc.uart0.status[7]
.sym 30496 rvsoc.uart0.status[0]
.sym 30497 $abc$63045$new_ys__n2208_
.sym 30507 rvsoc.resetn
.sym 30508 $abc$63045$new_ys__n2256_
.sym 30509 $abc$63045$new_ys__n2231_inv_
.sym 30519 rvsoc.mem_rcode[26]
.sym 30525 $abc$63045$new_ys__n2405_inv_
.sym 30526 $abc$63045$new_ys__n11772_
.sym 30527 $abc$63045$new_ys__n2556_inv_
.sym 30528 $abc$63045$new_n4955_
.sym 30529 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 30530 rvsoc.clka
.sym 30532 $abc$63045$new_n5500_
.sym 30533 rvsoc.cpu0.E_mul_lolo[5]
.sym 30534 $abc$63045$new_ys__n6998_inv_
.sym 30535 $abc$63045$new_n6141_
.sym 30536 $abc$63045$new_n5498_
.sym 30537 $abc$63045$new_n5403_
.sym 30538 $abc$63045$new_n5457_
.sym 30539 $abc$63045$new_n5455_
.sym 30540 $PACKER_GND_NET
.sym 30542 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 30543 $PACKER_GND_NET
.sym 30544 $abc$63045$new_ys__n3054_
.sym 30545 $abc$63045$new_ys__n2874_
.sym 30546 $abc$63045$new_ys__n2881_
.sym 30547 $abc$63045$new_n5057_
.sym 30549 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 30550 $abc$63045$new_ys__n41_inv_
.sym 30551 rvsoc.mem_vdata[5][30]
.sym 30552 $abc$63045$new_n5059_
.sym 30553 rvsoc.code_adrs[30]
.sym 30554 rvsoc.data_wdata[7]
.sym 30555 rvsoc.dram.adrs[4]
.sym 30556 $abc$63045$new_n5055_
.sym 30557 rvsoc.cpu0.mul_val[22]
.sym 30559 rvsoc.cpu0.E_funct3[1]
.sym 30560 rvsoc.uart0.status[0]
.sym 30561 rvsoc.data_wdata[25]
.sym 30562 $abc$63045$new_ys__n41_inv_
.sym 30563 $abc$63045$new_n6078_
.sym 30564 rvsoc.cpu0.E_funct3[0]
.sym 30565 rvsoc.cpu0.D_op3[2]
.sym 30566 rvsoc.cpu0.mul_val[18]
.sym 30567 $abc$63045$new_n4954_
.sym 30575 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 30580 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[0]
.sym 30581 rvsoc.cpu0.F_insn[9]
.sym 30589 $PACKER_VCC_NET
.sym 30602 rvsoc.cpu0.mulhu_val[0]
.sym 30606 $PACKER_VCC_NET
.sym 30608 rvsoc.cpu0.mulhu_val[0]
.sym 30609 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[0]
.sym 30631 rvsoc.cpu0.F_insn[9]
.sym 30652 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 30653 rvsoc.clka
.sym 30654 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 30655 $abc$63045$new_n5378_
.sym 30656 $abc$63045$new_n5095_
.sym 30657 $abc$63045$new_n6100_
.sym 30658 $abc$63045$new_n6139_
.sym 30659 $abc$63045$new_n6134_
.sym 30660 $abc$63045$new_n6136_
.sym 30661 $abc$63045$new_n5377_
.sym 30662 $abc$63045$new_n5084_
.sym 30665 $abc$63045$new_n6113_
.sym 30666 rvsoc.cpu0.F_insn_typ[2]
.sym 30667 $abc$63045$new_n2912_
.sym 30668 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 30669 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 30670 $abc$63045$new_ys__n3051_inv_
.sym 30671 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[0]
.sym 30672 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 30674 $abc$63045$new_n5334_
.sym 30675 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 30676 rvsoc.cpu0.D_insn_typ[13]
.sym 30677 rvsoc.cpu0.D_insn_typ[7]
.sym 30678 rvsoc.cpu0.D_insn_typ[10]
.sym 30679 rvsoc.cpu0.E_insn[25]
.sym 30680 $abc$63045$new_ys__n2143_inv_
.sym 30681 $abc$63045$new_n6141_
.sym 30682 rvsoc.cpu0.E_op2[31]
.sym 30683 rvsoc.cpu0.E_op2[31]
.sym 30684 rvsoc.cpu0.D_insn[9]
.sym 30685 $abc$63045$new_n5096_
.sym 30686 $abc$63045$new_n5084_
.sym 30687 $abc$63045$new_n5171_
.sym 30688 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 30689 rvsoc.cpu0.mulhu_val[7]
.sym 30690 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 30696 $abc$63045$new_ys__n2887_
.sym 30697 rvsoc.data_wdata[2]
.sym 30698 $abc$63045$new_ys__n6998_inv_
.sym 30700 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[2]
.sym 30703 $abc$63045$new_n5455_
.sym 30704 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[0]
.sym 30705 $abc$63045$new_n6125_
.sym 30707 $abc$63045$new_n6112_
.sym 30708 $abc$63045$new_n5498_
.sym 30709 rvsoc.cpu0.E_op2[31]
.sym 30710 $abc$63045$new_n6077_
.sym 30711 $abc$63045$new_n5270_
.sym 30712 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 30713 $abc$63045$new_n5096_
.sym 30714 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 30716 $abc$63045$new_n5055_
.sym 30717 $abc$63045$new_ys__n3291_inv_
.sym 30719 $abc$63045$new_n6076_
.sym 30721 $abc$63045$new_n5095_
.sym 30722 $abc$63045$new_n6100_
.sym 30724 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[2]
.sym 30725 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 30727 $abc$63045$new_ys__n3457_
.sym 30729 $abc$63045$new_n5270_
.sym 30730 $abc$63045$new_n5096_
.sym 30731 $abc$63045$new_ys__n3457_
.sym 30732 $abc$63045$new_n6100_
.sym 30735 $abc$63045$new_n5096_
.sym 30736 $abc$63045$new_n5055_
.sym 30737 $abc$63045$new_n6077_
.sym 30738 $abc$63045$new_ys__n3457_
.sym 30741 $abc$63045$new_ys__n2887_
.sym 30742 rvsoc.data_wdata[2]
.sym 30744 $abc$63045$new_ys__n3291_inv_
.sym 30747 $abc$63045$new_n5096_
.sym 30749 $abc$63045$new_n5455_
.sym 30750 $abc$63045$new_n6112_
.sym 30753 $abc$63045$new_n6125_
.sym 30754 $abc$63045$new_n5498_
.sym 30756 $abc$63045$new_n5096_
.sym 30759 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[2]
.sym 30760 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 30762 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[2]
.sym 30766 $abc$63045$new_n5096_
.sym 30767 $abc$63045$new_n5095_
.sym 30768 $abc$63045$new_n6076_
.sym 30771 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[0]
.sym 30772 rvsoc.cpu0.E_op2[31]
.sym 30773 $abc$63045$new_n5096_
.sym 30774 $abc$63045$new_ys__n6998_inv_
.sym 30775 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 30776 rvsoc.clka
.sym 30777 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 30778 $abc$63045$new_n6089_
.sym 30779 $abc$63045$new_n5096_
.sym 30780 $abc$63045$new_n6103_
.sym 30781 $abc$63045$new_n6094_
.sym 30782 $abc$63045$new_n6080_
.sym 30783 $abc$63045$new_n6129_
.sym 30784 $abc$63045$new_n6093_
.sym 30785 $abc$63045$new_n6084_
.sym 30787 rvsoc.eram.adrs[8]
.sym 30788 $abc$63045$new_n3713_
.sym 30790 rvsoc.eram.adrs[2]
.sym 30791 rvsoc.eram.adrs[3]
.sym 30792 rvsoc.eram.adrs[8]
.sym 30793 rvsoc.eram.adrs[9]
.sym 30794 $abc$63045$new_ys__n7004_inv_
.sym 30795 rvsoc.eram.adrs[2]
.sym 30796 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[2]
.sym 30797 rvsoc.eram.adrs[3]
.sym 30798 rvsoc.eram.adrs[10]
.sym 30799 rvsoc.eram.adrs[8]
.sym 30800 rvsoc.cpu0.D_op3[21]
.sym 30801 rvsoc.data_wdata[2]
.sym 30802 $abc$63045$new_n6108_
.sym 30803 rvsoc.cpu0.F_insn[9]
.sym 30805 $abc$63045$new_ys__n7015_
.sym 30807 rvsoc.cpu0.E_insn_typ[6]
.sym 30808 rvsoc.data_wdata[1]
.sym 30809 rvsoc.cpu0.mulhu_val[8]
.sym 30810 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[13]
.sym 30811 $abc$63045$new_ys__n2556_inv_
.sym 30812 rvsoc.cpu0.D_insn_typ[11]
.sym 30813 $abc$63045$new_n5096_
.sym 30820 $abc$63045$new_n6108_
.sym 30823 $abc$63045$new_n6085_
.sym 30824 $abc$63045$new_n5139_
.sym 30828 $abc$63045$new_n5095_
.sym 30829 $abc$63045$new_n6107_
.sym 30832 rvsoc.gpio0.dir[1]
.sym 30833 p41
.sym 30836 $abc$63045$new_n5096_
.sym 30837 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 30839 $abc$63045$new_n6080_
.sym 30840 $abc$63045$new_n6124_
.sym 30841 $abc$63045$new_n6111_
.sym 30842 rvsoc.gpio0.data[1]
.sym 30844 $abc$63045$new_n5096_
.sym 30845 $abc$63045$new_n6106_
.sym 30847 $abc$63045$new_ys__n3457_
.sym 30848 $abc$63045$new_ys__n2231_inv_
.sym 30850 $abc$63045$new_n6084_
.sym 30853 $abc$63045$new_n6108_
.sym 30854 $abc$63045$new_n5096_
.sym 30855 $abc$63045$new_n6107_
.sym 30858 $abc$63045$new_n6124_
.sym 30859 $abc$63045$new_n5095_
.sym 30860 $abc$63045$new_ys__n3457_
.sym 30861 $abc$63045$new_n5096_
.sym 30864 $abc$63045$new_n5096_
.sym 30865 $abc$63045$new_n6106_
.sym 30866 $abc$63045$new_n5095_
.sym 30867 $abc$63045$new_ys__n3457_
.sym 30870 $abc$63045$new_ys__n3457_
.sym 30871 $abc$63045$new_n5095_
.sym 30872 $abc$63045$new_n5096_
.sym 30873 $abc$63045$new_n6111_
.sym 30876 $abc$63045$new_n6084_
.sym 30877 $abc$63045$new_n5096_
.sym 30878 $abc$63045$new_n5095_
.sym 30882 $abc$63045$new_ys__n3457_
.sym 30883 $abc$63045$new_n5096_
.sym 30884 $abc$63045$new_n5139_
.sym 30885 $abc$63045$new_n6085_
.sym 30888 $abc$63045$new_n5095_
.sym 30889 $abc$63045$new_n5096_
.sym 30890 $abc$63045$new_n6080_
.sym 30894 p41
.sym 30895 rvsoc.gpio0.dir[1]
.sym 30896 rvsoc.gpio0.data[1]
.sym 30897 $abc$63045$new_ys__n2231_inv_
.sym 30898 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 30899 rvsoc.clkn
.sym 30901 $abc$63045$new_n5346_
.sym 30902 $abc$63045$new_n5419_
.sym 30903 $abc$63045$new_n6106_
.sym 30904 $abc$63045$new_n5417_
.sym 30905 $abc$63045$new_n5412_
.sym 30906 $abc$63045$new_n6124_
.sym 30907 $abc$63045$new_n6111_
.sym 30908 $abc$63045$new_n5429_
.sym 30911 rvsoc.uart0.status[7]
.sym 30912 $abc$63045$new_n3693_
.sym 30913 $abc$63045$new_n6105_
.sym 30915 rvsoc.eram.adrs[7]
.sym 30916 $abc$63045$new_ys__n11265_
.sym 30917 rvsoc.eram.adrs[7]
.sym 30918 rvsoc.data_adrs[3]
.sym 30919 $abc$63045$new_ys__n7024_inv_
.sym 30920 $abc$63045$new_n5139_
.sym 30922 $abc$63045$new_n5096_
.sym 30923 rvsoc.cpu0.D_op3[9]
.sym 30924 $abc$63045$new_n6103_
.sym 30926 $abc$63045$new_n2912_
.sym 30927 rvsoc.cpu0.D_insn_typ[0]
.sym 30928 $abc$63045$new_ys__n3331_inv_
.sym 30929 rvsoc.data_wdata[14]
.sym 30930 $abc$63045$new_ys__n2887_
.sym 30931 rvsoc.data_wdata[10]
.sym 30932 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53754
.sym 30933 $abc$63045$new_ys__n3457_
.sym 30934 rvsoc.cpu0.F_insn_typ[2]
.sym 30935 $abc$63045$new_n5093_
.sym 30936 rvsoc.data_wdata[14]
.sym 30942 $abc$63045$new_n6089_
.sym 30943 rvsoc.data_wdata[14]
.sym 30947 $abc$63045$new_n5347_
.sym 30948 $abc$63045$new_ys__n3454_
.sym 30949 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[14]
.sym 30950 rvsoc.data_wdata[4]
.sym 30951 $abc$63045$new_n5096_
.sym 30952 $abc$63045$new_n5168_
.sym 30953 $abc$63045$new_n6094_
.sym 30955 $abc$63045$new_n6086_
.sym 30956 $abc$63045$new_ys__n3454_
.sym 30957 $abc$63045$new_n5420_
.sym 30958 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 30959 $abc$63045$new_n5171_
.sym 30960 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[13]
.sym 30961 rvsoc.data_wdata[2]
.sym 30963 $abc$63045$new_ys__n3457_
.sym 30964 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[13]
.sym 30965 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 30967 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[14]
.sym 30968 $abc$63045$new_n5232_
.sym 30969 rvsoc.data_wdata[8]
.sym 30970 $abc$63045$new_n5412_
.sym 30971 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 30973 $abc$63045$new_n5332_
.sym 30975 $abc$63045$new_n6094_
.sym 30976 $abc$63045$new_n5232_
.sym 30977 $abc$63045$new_ys__n3454_
.sym 30978 rvsoc.data_wdata[4]
.sym 30981 $abc$63045$new_n5347_
.sym 30982 $abc$63045$new_n5332_
.sym 30983 $abc$63045$new_ys__n3454_
.sym 30984 rvsoc.data_wdata[8]
.sym 30987 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 30988 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[14]
.sym 30989 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[14]
.sym 30993 rvsoc.data_wdata[2]
.sym 30994 $abc$63045$new_ys__n3454_
.sym 30995 $abc$63045$new_n5168_
.sym 30996 $abc$63045$new_n6086_
.sym 30999 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[13]
.sym 31001 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[13]
.sym 31002 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31005 $abc$63045$new_n5171_
.sym 31006 $abc$63045$new_n6089_
.sym 31007 $abc$63045$new_ys__n3457_
.sym 31008 $abc$63045$new_n5096_
.sym 31011 $abc$63045$new_n6086_
.sym 31012 $abc$63045$new_n5168_
.sym 31013 $abc$63045$new_ys__n3454_
.sym 31014 rvsoc.data_wdata[2]
.sym 31017 rvsoc.data_wdata[14]
.sym 31018 $abc$63045$new_ys__n3454_
.sym 31019 $abc$63045$new_n5412_
.sym 31020 $abc$63045$new_n5420_
.sym 31022 rvsoc.clka
.sym 31023 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 31024 $abc$63045$new_n5427_
.sym 31025 rvsoc.cpu0.E_op1[13]
.sym 31026 $abc$63045$new_n5344_
.sym 31027 $abc$63045$new_n5368_
.sym 31028 $abc$63045$new_n5422_
.sym 31029 $abc$63045$new_n5370_
.sym 31030 $abc$63045$new_n5361_
.sym 31031 $abc$63045$new_n5332_
.sym 31035 $PACKER_GND_NET
.sym 31036 rvsoc.cpu0.umul_lhhl[0]
.sym 31037 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 31038 rvsoc.cpu0.mulhu_val[1]
.sym 31039 $abc$63045$new_ys__n7020_inv_
.sym 31040 $abc$63045$new_n5168_
.sym 31041 rvsoc.cpu0.D_insn[26]
.sym 31042 $abc$63045$new_ys__n3315_inv_
.sym 31043 rvsoc.eram.adrs[1]
.sym 31044 rvsoc.cpu0.D_insn[20]
.sym 31045 rvsoc.data_wdata[26]
.sym 31046 $abc$63045$new_ys__n3313_inv_
.sym 31047 $abc$63045$new_ys__n2887_
.sym 31048 $abc$63045$new_n4954_
.sym 31051 $abc$63045$new_ys__n7016_inv_
.sym 31052 rvsoc.uart0.status[0]
.sym 31053 rvsoc.data_wdata[25]
.sym 31054 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[5]
.sym 31055 rvsoc.data_wdata[8]
.sym 31056 rvsoc.cpu0.D_op1[4]
.sym 31058 rvsoc.cpu0.D_insn_typ[0]
.sym 31059 rvsoc.cpu0.E_op1[13]
.sym 31065 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[10]
.sym 31068 $abc$63045$new_ys__n3454_
.sym 31069 rvsoc.data_wdata[22]
.sym 31070 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[10]
.sym 31071 rvsoc.data_wdata[8]
.sym 31072 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[8]
.sym 31074 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[8]
.sym 31076 rvsoc.cpu0.mulhu_val[14]
.sym 31077 $abc$63045$new_n5412_
.sym 31078 $abc$63045$new_ys__n3449_
.sym 31079 rvsoc.cpu0.mulhu_val[8]
.sym 31080 $abc$63045$new_n5420_
.sym 31082 $abc$63045$new_ys__n3319_inv_
.sym 31084 rvsoc.data_wdata[16]
.sym 31086 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31087 rvsoc.cpu0.mulhu_val[10]
.sym 31088 $abc$63045$new_ys__n3331_inv_
.sym 31089 rvsoc.data_wdata[14]
.sym 31090 $abc$63045$new_ys__n2887_
.sym 31091 rvsoc.data_wdata[10]
.sym 31092 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 31093 $abc$63045$new_ys__n3457_
.sym 31094 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 31096 rvsoc.data_wdata[14]
.sym 31098 $abc$63045$new_ys__n3449_
.sym 31099 $abc$63045$new_ys__n3457_
.sym 31100 rvsoc.cpu0.mulhu_val[10]
.sym 31101 rvsoc.data_wdata[10]
.sym 31104 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[8]
.sym 31105 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[8]
.sym 31106 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31110 $abc$63045$new_ys__n2887_
.sym 31111 rvsoc.data_wdata[16]
.sym 31113 $abc$63045$new_ys__n3319_inv_
.sym 31116 $abc$63045$new_ys__n3331_inv_
.sym 31117 $abc$63045$new_ys__n2887_
.sym 31119 rvsoc.data_wdata[22]
.sym 31122 $abc$63045$new_n5420_
.sym 31123 $abc$63045$new_n5412_
.sym 31124 rvsoc.data_wdata[14]
.sym 31125 $abc$63045$new_ys__n3454_
.sym 31128 $abc$63045$new_ys__n3457_
.sym 31129 $abc$63045$new_ys__n3449_
.sym 31130 rvsoc.cpu0.mulhu_val[8]
.sym 31131 rvsoc.data_wdata[8]
.sym 31134 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[10]
.sym 31135 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31137 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[10]
.sym 31140 $abc$63045$new_ys__n3457_
.sym 31141 rvsoc.cpu0.mulhu_val[14]
.sym 31142 rvsoc.data_wdata[14]
.sym 31143 $abc$63045$new_ys__n3449_
.sym 31144 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 31145 rvsoc.clka
.sym 31146 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 31147 rvsoc.cpu0.D_op3[23]
.sym 31148 $abc$63045$new_n5301_
.sym 31149 $abc$63045$new_n5329_
.sym 31150 rvsoc.cpu0.D_op3[28]
.sym 31151 rvsoc.cpu0.D_op3[18]
.sym 31152 $abc$63045$new_n5327_
.sym 31153 rvsoc.cpu0.D_op3[27]
.sym 31154 rvsoc.cpu0.D_op3[20]
.sym 31155 rvsoc.cpu0.D_op2[5]
.sym 31158 rvsoc.cpu0.D_op2[5]
.sym 31160 rvsoc.cpu0.D_op3[19]
.sym 31161 rvsoc.cpu0.mulhu_val[9]
.sym 31162 rvsoc.cpu0.mulhu_val[12]
.sym 31163 $abc$63045$new_ys__n3303_inv_
.sym 31164 rvsoc.cpu0.mulhu_val[14]
.sym 31165 rvsoc.cpu0.D_op3[16]
.sym 31166 $abc$63045$new_ys__n2231_inv_
.sym 31167 rvsoc.cpu0.D_op3[22]
.sym 31168 rvsoc.cpu0.D_op3[15]
.sym 31169 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[14]
.sym 31170 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[0]
.sym 31171 $abc$63045$new_n5302_
.sym 31172 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31173 $abc$63045$new_ys__n3343_inv_
.sym 31174 rvsoc.cpu0.E_op2[31]
.sym 31175 $abc$63045$new_n4956_
.sym 31176 rvsoc.cpu0.D_insn[9]
.sym 31177 rvsoc.cpu0.E_op2[31]
.sym 31178 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 31179 $abc$63045$new_ys__n7007_
.sym 31180 rvsoc.cpu0.mulhu_val[7]
.sym 31181 $abc$63045$new_n6141_
.sym 31182 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 31188 $abc$63045$new_n5371_
.sym 31189 rvsoc.data_wdata[15]
.sym 31191 $abc$63045$new_n5430_
.sym 31192 $abc$63045$new_n5422_
.sym 31193 $abc$63045$new_n5347_
.sym 31195 $abc$63045$new_n5332_
.sym 31196 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31197 $abc$63045$new_n5330_
.sym 31198 rvsoc.data_wdata[7]
.sym 31199 $abc$63045$new_n5430_
.sym 31200 $abc$63045$new_n5422_
.sym 31201 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[11]
.sym 31202 $abc$63045$new_n5361_
.sym 31203 rvsoc.data_wdata[10]
.sym 31205 $abc$63045$new_n5301_
.sym 31206 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[11]
.sym 31208 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 31211 $abc$63045$new_ys__n3454_
.sym 31213 $abc$63045$new_n5301_
.sym 31215 rvsoc.data_wdata[8]
.sym 31219 $abc$63045$new_ys__n3454_
.sym 31221 $abc$63045$new_n5371_
.sym 31222 $abc$63045$new_n5361_
.sym 31223 rvsoc.data_wdata[10]
.sym 31224 $abc$63045$new_ys__n3454_
.sym 31227 rvsoc.data_wdata[15]
.sym 31228 $abc$63045$new_ys__n3454_
.sym 31229 $abc$63045$new_n5422_
.sym 31230 $abc$63045$new_n5430_
.sym 31233 rvsoc.data_wdata[10]
.sym 31234 $abc$63045$new_ys__n3454_
.sym 31235 $abc$63045$new_n5371_
.sym 31236 $abc$63045$new_n5361_
.sym 31239 rvsoc.data_wdata[15]
.sym 31240 $abc$63045$new_n5422_
.sym 31241 $abc$63045$new_n5430_
.sym 31242 $abc$63045$new_ys__n3454_
.sym 31245 $abc$63045$new_ys__n3454_
.sym 31246 $abc$63045$new_n5301_
.sym 31247 $abc$63045$new_n5330_
.sym 31248 rvsoc.data_wdata[7]
.sym 31251 $abc$63045$new_n5347_
.sym 31252 rvsoc.data_wdata[8]
.sym 31253 $abc$63045$new_n5332_
.sym 31254 $abc$63045$new_ys__n3454_
.sym 31257 $abc$63045$new_n5301_
.sym 31258 $abc$63045$new_ys__n3454_
.sym 31259 $abc$63045$new_n5330_
.sym 31260 rvsoc.data_wdata[7]
.sym 31263 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31264 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[11]
.sym 31266 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[11]
.sym 31268 rvsoc.clka
.sym 31269 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 31270 $abc$63045$new_ys__n7979_inv_
.sym 31271 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[10]
.sym 31272 $abc$63045$new_n5531_
.sym 31273 $abc$63045$new_n5561_
.sym 31274 $abc$63045$new_ys__n7980_inv_
.sym 31275 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[8]
.sym 31276 rvsoc.cpu0.E_add12[10]
.sym 31277 $abc$63045$new_ys__n7005_
.sym 31278 rvsoc.cpu0.umul_lhhl[10]
.sym 31279 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[23]
.sym 31280 rvsoc.data_wdata[13]
.sym 31282 rvsoc.cpu0.D_op3[26]
.sym 31283 rvsoc.data_wdata[15]
.sym 31284 rvsoc.data_wdata[7]
.sym 31285 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[19]
.sym 31286 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[15]
.sym 31287 rvsoc.cpu0.D_op3[20]
.sym 31289 rvsoc.cpu0.D_op3[23]
.sym 31290 rvsoc.data_wdata[5]
.sym 31292 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[7]
.sym 31293 rvsoc.cpu0.mulhu_val[22]
.sym 31294 $abc$63045$new_n3685_
.sym 31295 rvsoc.cpu0.F_insn[9]
.sym 31296 $abc$63045$new_n5093_
.sym 31297 $abc$63045$new_ys__n7025_
.sym 31298 rvsoc.cpu0.E_op1[8]
.sym 31299 rvsoc.data_wdata[1]
.sym 31300 rvsoc.cpu0.D_insn[26]
.sym 31301 $abc$63045$new_ys__n3454_
.sym 31302 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[10]
.sym 31303 $abc$63045$new_ys__n2556_inv_
.sym 31304 $abc$63045$new_ys__n7015_
.sym 31305 rvsoc.cpu0.mulhu_val[8]
.sym 31313 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 31315 rvsoc.cpu0.mulhu_val[15]
.sym 31316 rvsoc.data_wdata[7]
.sym 31317 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[4]
.sym 31318 rvsoc.cpu0.F_insn[26]
.sym 31324 rvsoc.data_wdata[4]
.sym 31325 $abc$63045$new_n3685_
.sym 31326 $abc$63045$new_ys__n2888_
.sym 31327 rvsoc.cpu0.cpu_rs2[7]
.sym 31328 rvsoc.cpu0.F_insn_typ[14]
.sym 31329 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[4]
.sym 31330 rvsoc.cpu0.cpu_rs2[4]
.sym 31332 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31333 $abc$63045$new_ys__n3457_
.sym 31337 $abc$63045$new_ys__n3449_
.sym 31339 rvsoc.data_wdata[15]
.sym 31340 rvsoc.cpu0.mulhu_val[7]
.sym 31344 $abc$63045$new_ys__n2888_
.sym 31345 $abc$63045$new_n3685_
.sym 31346 rvsoc.data_wdata[4]
.sym 31347 rvsoc.cpu0.cpu_rs2[4]
.sym 31350 $abc$63045$new_ys__n3449_
.sym 31351 $abc$63045$new_ys__n3457_
.sym 31352 rvsoc.data_wdata[7]
.sym 31353 rvsoc.cpu0.mulhu_val[7]
.sym 31362 rvsoc.data_wdata[15]
.sym 31363 rvsoc.cpu0.mulhu_val[15]
.sym 31364 $abc$63045$new_ys__n3449_
.sym 31365 $abc$63045$new_ys__n3457_
.sym 31368 rvsoc.cpu0.cpu_rs2[7]
.sym 31369 $abc$63045$new_n3685_
.sym 31370 $abc$63045$new_ys__n2888_
.sym 31371 rvsoc.data_wdata[7]
.sym 31375 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[4]
.sym 31376 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31377 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[4]
.sym 31381 rvsoc.cpu0.F_insn_typ[14]
.sym 31386 rvsoc.cpu0.F_insn[26]
.sym 31390 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 31391 rvsoc.clka
.sym 31392 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 31393 p09
.sym 31394 $abc$63045$new_ys__n7012_
.sym 31395 rvsoc.uart0.txbfr[1]
.sym 31396 $abc$63045$new_ys__n7008_
.sym 31397 $abc$63045$new_ys__n7018_
.sym 31398 $abc$63045$new_ys__n5664_
.sym 31399 $abc$63045$new_ys__n7026_
.sym 31400 $abc$63045$new_ys__n7023_
.sym 31401 rvsoc.cpu0.umul_lhhl[18]
.sym 31402 rvsoc.cpu0.mulhu_val[0]
.sym 31404 rvsoc.cpu0.E_op1[8]
.sym 31406 rvsoc.cpu0.D_op2[10]
.sym 31407 rvsoc.cpu0.D_op2[8]
.sym 31408 rvsoc.cpu0.D_op3[30]
.sym 31409 rvsoc.cpu0.D_op1[27]
.sym 31411 rvsoc.cpu0.D_op3[29]
.sym 31412 rvsoc.data_wdata[7]
.sym 31415 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[26]
.sym 31416 rvsoc.cpu0.mulhu_val[30]
.sym 31417 rvsoc.cpu0.E_op1[10]
.sym 31418 $abc$63045$new_n2912_
.sym 31419 $abc$63045$new_ys__n3457_
.sym 31420 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53754
.sym 31421 $abc$63045$new_n5462_
.sym 31422 rvsoc.cpu0.F_insn_typ[2]
.sym 31423 $abc$63045$auto$memory_bram.cc:832:replace_cell$3941[5]
.sym 31424 rvsoc.cpu0.D_op1[25]
.sym 31425 $abc$63045$new_n4010_
.sym 31426 rvsoc.data_wdata[23]
.sym 31427 $abc$63045$new_ys__n3331_inv_
.sym 31428 $abc$63045$new_ys__n2883_
.sym 31434 rvsoc.uart0.txbfr[5]
.sym 31435 $abc$63045$new_ys__n5670_
.sym 31436 $abc$63045$new_ys__n2888_
.sym 31437 $abc$63045$new_ys__n5673_
.sym 31438 rvsoc.uart0.txbfr[4]
.sym 31439 $abc$63045$new_ys__n5667_
.sym 31440 $abc$63045$new_n4954_
.sym 31444 rvsoc.uart0.txbfr[3]
.sym 31447 $abc$63045$new_n4956_
.sym 31448 rvsoc.data_wdata[3]
.sym 31451 rvsoc.data_wdata[12]
.sym 31452 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[12]
.sym 31453 rvsoc.cpu0.cpu_rs2[12]
.sym 31454 $abc$63045$new_n3685_
.sym 31458 rvsoc.uart0.txbfr[2]
.sym 31459 rvsoc.data_wdata[1]
.sym 31460 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[12]
.sym 31461 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31464 rvsoc.data_wdata[2]
.sym 31468 $abc$63045$new_ys__n5667_
.sym 31469 $abc$63045$new_n4956_
.sym 31470 rvsoc.uart0.txbfr[3]
.sym 31473 rvsoc.uart0.txbfr[3]
.sym 31474 $abc$63045$new_n4954_
.sym 31475 rvsoc.data_wdata[2]
.sym 31479 $abc$63045$new_n4956_
.sym 31480 $abc$63045$new_ys__n5670_
.sym 31481 rvsoc.uart0.txbfr[4]
.sym 31486 rvsoc.uart0.txbfr[4]
.sym 31487 rvsoc.data_wdata[3]
.sym 31488 $abc$63045$new_n4954_
.sym 31491 rvsoc.uart0.txbfr[5]
.sym 31492 $abc$63045$new_ys__n5673_
.sym 31493 $abc$63045$new_n4956_
.sym 31497 rvsoc.uart0.txbfr[2]
.sym 31498 $abc$63045$new_n4954_
.sym 31500 rvsoc.data_wdata[1]
.sym 31503 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[12]
.sym 31505 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31506 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[12]
.sym 31509 rvsoc.cpu0.cpu_rs2[12]
.sym 31510 $abc$63045$new_ys__n2888_
.sym 31511 rvsoc.data_wdata[12]
.sym 31512 $abc$63045$new_n3685_
.sym 31514 rvsoc.clkn
.sym 31515 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 31516 rvsoc.uart0.rx_divcnt[20]
.sym 31517 $abc$63045$new_n5507_
.sym 31518 $abc$63045$new_n4010_
.sym 31520 $abc$63045$new_ys__n4162_
.sym 31521 $abc$63045$new_n5511_
.sym 31522 $abc$63045$new_ys__n7006_
.sym 31524 rvsoc.cpu0.umul_lhhl[26]
.sym 31526 rvsoc.cpu0.D_op2[7]
.sym 31527 rvsoc.data_wdata[11]
.sym 31528 rvsoc.cpu0.umul_lhhl[31]
.sym 31529 rvsoc.data_wdata[31]
.sym 31530 $abc$63045$new_ys__n7028_
.sym 31532 $abc$63045$new_ys__n2888_
.sym 31533 rvsoc.cpu0.D_op1[21]
.sym 31537 rvsoc.cpu0.umul_lhhl[24]
.sym 31538 rvsoc.cpu0.F_insn_typ[5]
.sym 31539 rvsoc.data_wdata[4]
.sym 31540 $abc$63045$new_n5452_
.sym 31541 rvsoc.cpu0.cpu_rs2[11]
.sym 31542 rvsoc.cpu0.cpu_rs2[14]
.sym 31543 rvsoc.uart0.status[0]
.sym 31544 $abc$63045$new_n3700_
.sym 31545 $abc$63045$new_n4954_
.sym 31547 rvsoc.cpu0.D_op1[4]
.sym 31548 rvsoc.cpu0.E_op1[6]
.sym 31549 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 31550 $abc$63045$new_n3695_
.sym 31551 rvsoc.data_wdata[25]
.sym 31557 $abc$63045$new_ys__n3045_inv_
.sym 31558 rvsoc.data_wdata[5]
.sym 31562 $abc$63045$new_n3685_
.sym 31564 rvsoc.cpu0.D_op1[6]
.sym 31566 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[1]
.sym 31570 rvsoc.cpu0.cpu_rs2[13]
.sym 31571 $abc$63045$new_ys__n3454_
.sym 31575 rvsoc.cpu0.cpu_rs2[5]
.sym 31577 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 31579 $abc$63045$new_ys__n2888_
.sym 31580 rvsoc.cpu0.D_op1[8]
.sym 31582 rvsoc.cpu0.D_op1[23]
.sym 31583 rvsoc.data_wdata[13]
.sym 31584 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31585 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[1]
.sym 31586 rvsoc.data_wdata[23]
.sym 31587 rvsoc.cpu0.F_insn[19]
.sym 31588 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 31593 rvsoc.cpu0.D_op1[6]
.sym 31596 rvsoc.data_wdata[5]
.sym 31597 rvsoc.cpu0.cpu_rs2[5]
.sym 31598 $abc$63045$new_n3685_
.sym 31599 $abc$63045$new_ys__n2888_
.sym 31605 rvsoc.cpu0.D_op1[8]
.sym 31609 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[1]
.sym 31610 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[1]
.sym 31611 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31614 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 31616 $abc$63045$new_ys__n3045_inv_
.sym 31617 rvsoc.cpu0.F_insn[19]
.sym 31620 rvsoc.data_wdata[13]
.sym 31621 $abc$63045$new_ys__n2888_
.sym 31622 $abc$63045$new_n3685_
.sym 31623 rvsoc.cpu0.cpu_rs2[13]
.sym 31627 $abc$63045$new_ys__n3454_
.sym 31628 rvsoc.data_wdata[23]
.sym 31633 rvsoc.cpu0.D_op1[23]
.sym 31636 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 31637 rvsoc.clka
.sym 31638 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 31639 $abc$63045$new_ys__n3323_inv_
.sym 31640 $abc$63045$new_ys__n2234_inv_
.sym 31641 $abc$63045$new_ys__n3333_inv_
.sym 31642 $abc$63045$new_ys__n7021_
.sym 31643 rvsoc.uart0.status[11]
.sym 31644 $abc$63045$new_ys__n2883_
.sym 31645 $abc$63045$new_n5516_
.sym 31646 rvsoc.spi0.status[30]
.sym 31647 rvsoc.uart0.rx_divcnt[23]
.sym 31648 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[12]
.sym 31649 rvsoc.data_wdata[29]
.sym 31650 rvsoc.cpu0.F_insn_typ[2]
.sym 31651 rvsoc.cpu0.D_insn_typ[1]
.sym 31652 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 31653 rvsoc.cpu0.D_insn_typ[14]
.sym 31655 rvsoc.cpu0.D_op2[1]
.sym 31657 rvsoc.cpu0.D_insn[28]
.sym 31658 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[20]
.sym 31659 $abc$63045$new_ys__n3321_inv_
.sym 31660 rvsoc.cpu0.umul_lhhl[32]
.sym 31661 $abc$63045$new_ys__n3045_inv_
.sym 31662 $abc$63045$new_n4010_
.sym 31663 rvsoc.cpu0.D_insn[21]
.sym 31664 rvsoc.cpu0.E_op1[8]
.sym 31665 $abc$63045$new_ys__n2888_
.sym 31666 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 31667 $abc$63045$new_ys__n4162_
.sym 31668 rvsoc.cpu0.E_op2[31]
.sym 31669 $abc$63045$new_n6141_
.sym 31670 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31671 $abc$63045$new_ys__n2888_
.sym 31672 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[7]
.sym 31673 rvsoc.cpu0.E_op2[31]
.sym 31674 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 31680 rvsoc.data_wdata[16]
.sym 31681 $abc$63045$new_n5507_
.sym 31682 $abc$63045$new_n5513_
.sym 31683 $abc$63045$new_n5596_
.sym 31685 $abc$63045$new_n5441_
.sym 31686 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31689 rvsoc.data_wdata[17]
.sym 31690 $abc$63045$new_n5442_
.sym 31691 $abc$63045$new_n6105_
.sym 31693 $abc$63045$new_n5462_
.sym 31694 $abc$63045$new_ys__n7654_inv_
.sym 31695 $abc$63045$new_n6141_
.sym 31698 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[15]
.sym 31699 $abc$63045$new_n6109_
.sym 31700 $abc$63045$new_n5452_
.sym 31702 $abc$63045$new_n5516_
.sym 31703 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[0]
.sym 31704 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[15]
.sym 31705 rvsoc.data_wdata[31]
.sym 31708 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[0]
.sym 31709 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 31710 $abc$63045$new_n6113_
.sym 31711 rvsoc.data_wdata[18]
.sym 31713 $abc$63045$new_n5513_
.sym 31714 $abc$63045$new_n5507_
.sym 31715 $abc$63045$new_n5516_
.sym 31716 $abc$63045$new_ys__n7654_inv_
.sym 31719 $abc$63045$new_n6109_
.sym 31720 rvsoc.data_wdata[17]
.sym 31721 $abc$63045$new_n5441_
.sym 31722 $abc$63045$new_n5452_
.sym 31725 rvsoc.data_wdata[31]
.sym 31726 $abc$63045$new_n5441_
.sym 31727 $abc$63045$new_n6141_
.sym 31728 $abc$63045$new_n5596_
.sym 31731 $abc$63045$new_n6113_
.sym 31732 $abc$63045$new_n5462_
.sym 31733 $abc$63045$new_n5441_
.sym 31734 rvsoc.data_wdata[18]
.sym 31737 $abc$63045$new_n6105_
.sym 31738 $abc$63045$new_n5441_
.sym 31739 rvsoc.data_wdata[16]
.sym 31740 $abc$63045$new_n5442_
.sym 31743 $abc$63045$new_ys__n7654_inv_
.sym 31744 $abc$63045$new_n5513_
.sym 31745 $abc$63045$new_n5507_
.sym 31746 $abc$63045$new_n5516_
.sym 31750 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[0]
.sym 31751 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31752 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[0]
.sym 31755 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[15]
.sym 31756 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[15]
.sym 31758 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 31760 rvsoc.clka
.sym 31761 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 31762 $abc$63045$new_n3733_
.sym 31764 $abc$63045$new_ys__n2882_inv_
.sym 31765 rvsoc.cpu0.D_insn[19]
.sym 31766 $abc$63045$new_ys__n2235_
.sym 31768 rvsoc.cpu0.D_insn[10]
.sym 31769 rvsoc.cpu0.D_insn[31]
.sym 31770 rvsoc.uart0.rx_divcnt[28]
.sym 31771 rvsoc.data_wdata[25]
.sym 31772 rvsoc.data_wdata[25]
.sym 31773 rvsoc.data_wdata[16]
.sym 31774 $abc$63045$auto$memory_bram.cc:832:replace_cell$3987[7]
.sym 31775 rvsoc.cpu0.D_op2[15]
.sym 31776 rvsoc.cpu0.D_op2[6]
.sym 31777 rvsoc.cpu0.D_op2[21]
.sym 31778 rvsoc.resetn
.sym 31779 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[2]
.sym 31780 rvsoc.data_wdata[5]
.sym 31781 rvsoc.cpu0.D_op2[28]
.sym 31782 rvsoc.cpu0.D_op2[17]
.sym 31784 $abc$63045$new_ys__n7019_
.sym 31785 $abc$63045$new_ys__n2233_
.sym 31786 $abc$63045$new_n3685_
.sym 31787 rvsoc.uart0.rx_bitcnt[0]
.sym 31788 rvsoc.cpu0.D_insn[26]
.sym 31789 $abc$63045$new_ys__n3454_
.sym 31790 rvsoc.cpu0.D_op2[5]
.sym 31791 rvsoc.data_wdata[1]
.sym 31792 rvsoc.cpu0.F_insn[27]
.sym 31793 rvsoc.uart0.rx_bitcnt[0]
.sym 31794 rvsoc.cpu0.D_op2[14]
.sym 31795 rvsoc.uart0.rx_bitcnt[3]
.sym 31796 rvsoc.cpu0.D_op2[7]
.sym 31797 $abc$63045$new_ys__n1873_inv_
.sym 31804 $abc$63045$new_n3685_
.sym 31805 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 31806 rvsoc.cpu0.F_insn[25]
.sym 31809 rvsoc.cpu0.mulhu_val[31]
.sym 31810 rvsoc.cpu0.F_insn[27]
.sym 31811 rvsoc.cpu0.cpu_rs2[11]
.sym 31812 $abc$63045$new_n3709_
.sym 31813 $abc$63045$new_ys__n3454_
.sym 31814 rvsoc.cpu0.cpu_rs2[14]
.sym 31815 rvsoc.data_wdata[14]
.sym 31816 $abc$63045$new_n3700_
.sym 31819 $abc$63045$new_n3693_
.sym 31821 rvsoc.cpu0.mulhu_val[16]
.sym 31822 $abc$63045$new_n3695_
.sym 31823 rvsoc.cpu0.F_insn_typ[2]
.sym 31825 $abc$63045$new_ys__n2888_
.sym 31826 rvsoc.cpu0.F_insn[24]
.sym 31827 $abc$63045$new_ys__n4162_
.sym 31830 rvsoc.data_wdata[11]
.sym 31833 $abc$63045$new_ys__n3457_
.sym 31834 $abc$63045$new_n3715_
.sym 31836 $abc$63045$new_n3709_
.sym 31838 $abc$63045$new_n3715_
.sym 31842 rvsoc.cpu0.F_insn[27]
.sym 31843 rvsoc.cpu0.F_insn_typ[2]
.sym 31844 $abc$63045$new_ys__n4162_
.sym 31845 $abc$63045$new_n3700_
.sym 31849 $abc$63045$new_ys__n3454_
.sym 31850 rvsoc.cpu0.mulhu_val[16]
.sym 31851 $abc$63045$new_ys__n3457_
.sym 31854 $abc$63045$new_ys__n3457_
.sym 31856 $abc$63045$new_ys__n3454_
.sym 31857 rvsoc.cpu0.mulhu_val[31]
.sym 31860 rvsoc.cpu0.F_insn_typ[2]
.sym 31862 $abc$63045$new_n3693_
.sym 31863 rvsoc.cpu0.F_insn[24]
.sym 31866 $abc$63045$new_n3685_
.sym 31867 rvsoc.data_wdata[11]
.sym 31868 rvsoc.cpu0.cpu_rs2[11]
.sym 31869 $abc$63045$new_ys__n2888_
.sym 31872 rvsoc.cpu0.F_insn_typ[2]
.sym 31873 $abc$63045$new_n3695_
.sym 31875 rvsoc.cpu0.F_insn[25]
.sym 31878 rvsoc.data_wdata[14]
.sym 31879 $abc$63045$new_ys__n2888_
.sym 31880 $abc$63045$new_n3685_
.sym 31881 rvsoc.cpu0.cpu_rs2[14]
.sym 31882 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 31883 rvsoc.clka
.sym 31885 $abc$63045$new_ys__n2842_inv_
.sym 31886 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 31887 rvsoc.cpu0.D_funct3[0]
.sym 31888 $abc$63045$new_ys__n525_
.sym 31889 rvsoc.cpu0.D_op2[11]
.sym 31890 rvsoc.cpu0.D_funct3[1]
.sym 31891 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 31892 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]
.sym 31895 $abc$63045$new_ys__n1873_inv_
.sym 31897 rvsoc.cpu0.D_op2[14]
.sym 31898 rvsoc.cpu0.F_insn[31]
.sym 31899 rvsoc.cpu0.D_op2[24]
.sym 31900 $abc$63045$new_ys__n2880_
.sym 31901 rvsoc.cpu0.D_op2[7]
.sym 31902 rvsoc.cpu0.D_insn[31]
.sym 31903 rvsoc.cpu0.D_op2[17]
.sym 31904 rvsoc.cpu0.F_insn[19]
.sym 31905 rvsoc.cpu0.D_op1[29]
.sym 31906 rvsoc.cpu0.D_op1[29]
.sym 31907 rvsoc.uart0.rx_bitcnt[1]
.sym 31908 rvsoc.cpu0.E_op1[1]
.sym 31909 rvsoc.cpu0.D_insn[25]
.sym 31910 rvsoc.cpu0.D_op2[17]
.sym 31911 rvsoc.cpu0.D_insn[19]
.sym 31912 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53754
.sym 31913 $abc$63045$new_n3689_
.sym 31914 rvsoc.cpu0.D_op2[4]
.sym 31915 rvsoc.cpu0.F_insn_typ[2]
.sym 31916 rvsoc.cpu0.D_op1[25]
.sym 31917 rvsoc.cpu0.D_op2[25]
.sym 31918 rvsoc.cpu0.D_op2[5]
.sym 31919 $abc$63045$new_ys__n3457_
.sym 31920 rvsoc.data_wdata[28]
.sym 31926 rvsoc.cpu0.cpu_rs2[2]
.sym 31927 rvsoc.cpu0.D_insn[25]
.sym 31928 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 31929 $abc$63045$new_n5596_
.sym 31930 rvsoc.cpu0.D_insn_typ[2]
.sym 31931 $abc$63045$new_ys__n2888_
.sym 31934 rvsoc.data_wdata[31]
.sym 31936 $abc$63045$new_n5442_
.sym 31938 rvsoc.cpu0.D_op2[4]
.sym 31940 rvsoc.data_wdata[30]
.sym 31941 $abc$63045$new_n6141_
.sym 31944 rvsoc.cpu0.cpu_rs2[29]
.sym 31946 $abc$63045$new_n3685_
.sym 31948 rvsoc.cpu0.F_insn_typ[6]
.sym 31950 rvsoc.cpu0.D_insn_typ[6]
.sym 31951 rvsoc.cpu0.cpu_rs2[30]
.sym 31952 rvsoc.data_wdata[29]
.sym 31953 $abc$63045$new_n6105_
.sym 31954 rvsoc.data_wdata[16]
.sym 31955 $abc$63045$new_n5441_
.sym 31956 rvsoc.data_wdata[2]
.sym 31961 rvsoc.cpu0.F_insn_typ[6]
.sym 31965 $abc$63045$new_n5442_
.sym 31966 $abc$63045$new_n6105_
.sym 31967 rvsoc.data_wdata[16]
.sym 31968 $abc$63045$new_n5441_
.sym 31974 rvsoc.cpu0.D_op2[4]
.sym 31977 rvsoc.cpu0.D_insn_typ[6]
.sym 31979 rvsoc.cpu0.D_insn[25]
.sym 31980 rvsoc.cpu0.D_insn_typ[2]
.sym 31983 rvsoc.cpu0.cpu_rs2[30]
.sym 31984 rvsoc.data_wdata[30]
.sym 31985 $abc$63045$new_n3685_
.sym 31986 $abc$63045$new_ys__n2888_
.sym 31989 $abc$63045$new_n5596_
.sym 31990 $abc$63045$new_n6141_
.sym 31991 rvsoc.data_wdata[31]
.sym 31992 $abc$63045$new_n5441_
.sym 31995 rvsoc.cpu0.cpu_rs2[2]
.sym 31996 rvsoc.data_wdata[2]
.sym 31997 $abc$63045$new_n3685_
.sym 31998 $abc$63045$new_ys__n2888_
.sym 32001 rvsoc.data_wdata[29]
.sym 32002 $abc$63045$new_n3685_
.sym 32003 $abc$63045$new_ys__n2888_
.sym 32004 rvsoc.cpu0.cpu_rs2[29]
.sym 32005 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 32006 rvsoc.clka
.sym 32007 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 32008 $abc$63045$new_ys__n3828_
.sym 32010 rvsoc.cpu0.D_op2[25]
.sym 32011 rvsoc.cpu0.add_op12[0]
.sym 32012 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 32013 $abc$63045$new_n3725_
.sym 32014 $abc$63045$new_n3737_
.sym 32015 $abc$63045$new_ys__n1271_
.sym 32016 $abc$63045$new_n3747_
.sym 32017 rvsoc.cpu0.E_take_Br
.sym 32018 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 32019 $PACKER_GND_NET
.sym 32020 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 32021 rvsoc.eram.adrs[2]
.sym 32022 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 32023 rvsoc.cpu0.D_op1[20]
.sym 32024 rvsoc.cpu0.D_op2[29]
.sym 32027 rvsoc.cpu0.D_insn[26]
.sym 32028 rvsoc.data_wdata[30]
.sym 32029 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 32030 rvsoc.data_wdata[31]
.sym 32031 rvsoc.cpu0.D_funct3[0]
.sym 32032 rvsoc.cpu0.D_funct3[0]
.sym 32033 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[4]
.sym 32034 rvsoc.cpu0.D_op1[4]
.sym 32035 $abc$63045$new_ys__n1873_inv_
.sym 32036 rvsoc.cpu0.D_op2[11]
.sym 32037 $abc$63045$new_n4429_
.sym 32038 rvsoc.data_wdata[25]
.sym 32039 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 32040 rvsoc.cpu0.D_op2[28]
.sym 32041 rvsoc.cpu0.D_op2[24]
.sym 32043 rvsoc.cpu0.D_op1[5]
.sym 32049 $abc$63045$new_n3739_
.sym 32052 rvsoc.cpu0.cpu_rs2[28]
.sym 32058 $abc$63045$new_n3685_
.sym 32059 $abc$63045$new_n3729_
.sym 32060 $abc$63045$new_n3709_
.sym 32064 $abc$63045$new_n3721_
.sym 32066 rvsoc.data_wdata[17]
.sym 32067 $abc$63045$new_n3713_
.sym 32071 $abc$63045$new_ys__n2888_
.sym 32073 rvsoc.data_wdata[21]
.sym 32075 rvsoc.cpu0.cpu_rs2[21]
.sym 32076 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 32077 $abc$63045$new_n3685_
.sym 32078 $abc$63045$new_n3743_
.sym 32079 rvsoc.cpu0.cpu_rs2[17]
.sym 32080 rvsoc.data_wdata[28]
.sym 32082 $abc$63045$new_n3743_
.sym 32084 $abc$63045$new_n3709_
.sym 32089 $abc$63045$new_n3713_
.sym 32091 $abc$63045$new_n3709_
.sym 32094 $abc$63045$new_ys__n2888_
.sym 32095 rvsoc.data_wdata[21]
.sym 32096 $abc$63045$new_n3685_
.sym 32097 rvsoc.cpu0.cpu_rs2[21]
.sym 32100 $abc$63045$new_n3729_
.sym 32103 $abc$63045$new_n3709_
.sym 32106 $abc$63045$new_n3739_
.sym 32108 $abc$63045$new_n3709_
.sym 32112 rvsoc.cpu0.cpu_rs2[28]
.sym 32113 rvsoc.data_wdata[28]
.sym 32114 $abc$63045$new_n3685_
.sym 32115 $abc$63045$new_ys__n2888_
.sym 32118 $abc$63045$new_n3709_
.sym 32120 $abc$63045$new_n3721_
.sym 32124 rvsoc.data_wdata[17]
.sym 32125 $abc$63045$new_n3685_
.sym 32126 rvsoc.cpu0.cpu_rs2[17]
.sym 32127 $abc$63045$new_ys__n2888_
.sym 32128 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 32129 rvsoc.clka
.sym 32131 $abc$63045$new_ys__n1272_
.sym 32132 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[0]
.sym 32133 $abc$63045$new_ys__n1266_
.sym 32134 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[0]
.sym 32135 rvsoc.uart0.status[8]
.sym 32136 $abc$63045$new_ys__n5586_inv_
.sym 32137 $abc$63045$new_n4336_
.sym 32138 $abc$63045$new_n6172_
.sym 32143 rvsoc.cpu0.D_op2[28]
.sym 32144 rvsoc.cpu0.D_op2[1]
.sym 32145 rvsoc.cpu0.D_op1[0]
.sym 32146 rvsoc.cpu0.D_op1[13]
.sym 32147 rvsoc.cpu0.D_op2[13]
.sym 32148 $abc$63045$new_ys__n1271_
.sym 32149 rvsoc.cpu0.D_op1[7]
.sym 32150 $abc$63045$new_ys__n3828_
.sym 32151 rvsoc.cpu0.D_op2[4]
.sym 32153 rvsoc.cpu0.D_op2[26]
.sym 32154 rvsoc.cpu0.cpu_rs2[19]
.sym 32155 rvsoc.cpu0.D_op2[25]
.sym 32156 $abc$63045$new_ys__n2888_
.sym 32157 $abc$63045$new_ys__n2888_
.sym 32158 rvsoc.cpu0.D_op1[18]
.sym 32159 rvsoc.data_wdata[21]
.sym 32160 rvsoc.cpu0.D_op2[26]
.sym 32161 rvsoc.cpu0.D_insn[30]
.sym 32163 rvsoc.cpu0.D_op2[0]
.sym 32164 rvsoc.cpu0.D_op2[11]
.sym 32165 $abc$63045$new_ys__n5587_
.sym 32166 rvsoc.cpu0.D_funct3[1]
.sym 32172 rvsoc.cpu0.D_op2[18]
.sym 32179 rvsoc.cpu0.D_op2[9]
.sym 32185 rvsoc.cpu0.D_op1[9]
.sym 32186 rvsoc.cpu0.D_op2[17]
.sym 32187 $abc$63045$new_ys__n1271_
.sym 32192 rvsoc.cpu0.D_op2[3]
.sym 32194 $abc$63045$new_n4430_
.sym 32196 $abc$63045$new_ys__n1272_
.sym 32198 $abc$63045$new_ys__n1275_
.sym 32199 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 32200 $PACKER_GND_NET
.sym 32201 rvsoc.cpu0.D_op2[7]
.sym 32203 rvsoc.cpu0.D_op2[5]
.sym 32205 $abc$63045$new_n4430_
.sym 32206 $abc$63045$new_ys__n1272_
.sym 32207 rvsoc.cpu0.D_op1[9]
.sym 32208 rvsoc.cpu0.D_op2[9]
.sym 32211 $PACKER_GND_NET
.sym 32217 rvsoc.cpu0.D_op2[3]
.sym 32224 rvsoc.cpu0.D_op2[18]
.sym 32231 rvsoc.cpu0.D_op2[7]
.sym 32237 rvsoc.cpu0.D_op2[17]
.sym 32241 $abc$63045$new_ys__n1271_
.sym 32242 $abc$63045$new_ys__n1275_
.sym 32243 rvsoc.cpu0.D_op1[9]
.sym 32244 rvsoc.cpu0.D_op2[9]
.sym 32250 rvsoc.cpu0.D_op2[5]
.sym 32251 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 32252 rvsoc.clkn
.sym 32254 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[9]
.sym 32255 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[8]
.sym 32256 rvsoc.cpu0.E_add12[16]
.sym 32257 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[10]
.sym 32258 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[12]
.sym 32259 $abc$63045$new_ys__n1230_
.sym 32260 rvsoc.cpu0.E_add12[17]
.sym 32261 $abc$63045$new_n4635_
.sym 32263 rvsoc.cpu0.F_actv_pc[19]
.sym 32266 rvsoc.cpu0.E_op1[31]
.sym 32269 rvsoc.cpu0.D_op2[18]
.sym 32271 rvsoc.cpu0.D_op2[27]
.sym 32272 rvsoc.cpu0.D_op2[3]
.sym 32273 $abc$63045$new_ys__n1272_
.sym 32274 rvsoc.cpu0.D_op2[22]
.sym 32275 rvsoc.cpu0.add_op12[13]
.sym 32276 rvsoc.cpu0.D_op2[18]
.sym 32277 rvsoc.cpu0.D_funct3[2]
.sym 32278 rvsoc.cpu0.D_op2[19]
.sym 32279 $abc$63045$new_ys__n1226_inv_
.sym 32281 rvsoc.cpu0.D_op2[23]
.sym 32282 rvsoc.cpu0.D_op2[14]
.sym 32283 rvsoc.data_wdata[1]
.sym 32284 rvsoc.cpu0.D_funct3[2]
.sym 32285 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[17]
.sym 32286 rvsoc.cpu0.D_op1[6]
.sym 32287 rvsoc.cpu0.D_op2[21]
.sym 32288 rvsoc.data_wdata[7]
.sym 32289 $abc$63045$new_ys__n1873_inv_
.sym 32296 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[0]
.sym 32297 rvsoc.cpu0.D_op1[4]
.sym 32301 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[2]
.sym 32302 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[5]
.sym 32303 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[4]
.sym 32305 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[3]
.sym 32307 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[7]
.sym 32309 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[1]
.sym 32311 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[6]
.sym 32312 rvsoc.cpu0.D_op1[6]
.sym 32313 rvsoc.cpu0.D_op1[3]
.sym 32315 rvsoc.cpu0.D_op1[5]
.sym 32317 rvsoc.cpu0.D_op1[1]
.sym 32322 rvsoc.cpu0.D_op1[7]
.sym 32323 rvsoc.cpu0.D_op1[2]
.sym 32326 rvsoc.cpu0.D_op1[0]
.sym 32327 $auto$alumacc.cc:474:replace_alu$3221.C[1]
.sym 32329 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[0]
.sym 32330 rvsoc.cpu0.D_op1[0]
.sym 32333 $auto$alumacc.cc:474:replace_alu$3221.C[2]
.sym 32335 rvsoc.cpu0.D_op1[1]
.sym 32336 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[1]
.sym 32339 $auto$alumacc.cc:474:replace_alu$3221.C[3]
.sym 32341 rvsoc.cpu0.D_op1[2]
.sym 32342 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[2]
.sym 32345 $auto$alumacc.cc:474:replace_alu$3221.C[4]
.sym 32347 rvsoc.cpu0.D_op1[3]
.sym 32348 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[3]
.sym 32351 $auto$alumacc.cc:474:replace_alu$3221.C[5]
.sym 32353 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[4]
.sym 32354 rvsoc.cpu0.D_op1[4]
.sym 32357 $auto$alumacc.cc:474:replace_alu$3221.C[6]
.sym 32359 rvsoc.cpu0.D_op1[5]
.sym 32360 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[5]
.sym 32363 $auto$alumacc.cc:474:replace_alu$3221.C[7]
.sym 32365 rvsoc.cpu0.D_op1[6]
.sym 32366 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[6]
.sym 32369 $auto$alumacc.cc:474:replace_alu$3221.C[8]
.sym 32371 rvsoc.cpu0.D_op1[7]
.sym 32372 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[7]
.sym 32377 $abc$63045$new_ys__n1109_
.sym 32378 $abc$63045$new_ys__n1153_
.sym 32379 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[11]
.sym 32380 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[22]
.sym 32381 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[14]
.sym 32382 $abc$63045$new_ys__n1796_
.sym 32383 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[15]
.sym 32384 $abc$63045$new_ys__n1822_
.sym 32389 rvsoc.cpu0.D_op1[15]
.sym 32390 $PACKER_VCC_NET
.sym 32391 rvsoc.cpu0.D_op1[12]
.sym 32392 rvsoc.cpu0.D_op1[24]
.sym 32393 rvsoc.cpu0.D_op1[4]
.sym 32394 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[3]
.sym 32397 rvsoc.cpu0.D_op2[10]
.sym 32398 rvsoc.cpu0.D_op1[30]
.sym 32400 $PACKER_VCC_NET
.sym 32401 rvsoc.cpu0.D_op1[14]
.sym 32402 rvsoc.cpu0.D_op2[17]
.sym 32404 rvsoc.data_wdata[28]
.sym 32405 rvsoc.cpu0.D_op2[18]
.sym 32406 $abc$63045$new_ys__n2413_inv_
.sym 32407 rvsoc.cpu0.D_op2[22]
.sym 32408 rvsoc.cpu0.D_op2[3]
.sym 32409 $abc$63045$new_n4331_
.sym 32410 rvsoc.cpu0.D_op2[5]
.sym 32411 rvsoc.cpu0.D_op2[2]
.sym 32412 $abc$63045$new_ys__n1153_
.sym 32413 $auto$alumacc.cc:474:replace_alu$3221.C[8]
.sym 32418 rvsoc.cpu0.D_op1[10]
.sym 32419 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[8]
.sym 32421 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[10]
.sym 32422 rvsoc.cpu0.D_op1[13]
.sym 32424 rvsoc.cpu0.D_op1[8]
.sym 32426 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[9]
.sym 32427 rvsoc.cpu0.D_op1[14]
.sym 32430 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[12]
.sym 32436 rvsoc.cpu0.D_op1[9]
.sym 32438 rvsoc.cpu0.D_op1[11]
.sym 32442 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[13]
.sym 32444 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[11]
.sym 32445 rvsoc.cpu0.D_op1[15]
.sym 32446 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[14]
.sym 32447 rvsoc.cpu0.D_op1[12]
.sym 32448 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[15]
.sym 32450 $auto$alumacc.cc:474:replace_alu$3221.C[9]
.sym 32452 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[8]
.sym 32453 rvsoc.cpu0.D_op1[8]
.sym 32456 $auto$alumacc.cc:474:replace_alu$3221.C[10]
.sym 32458 rvsoc.cpu0.D_op1[9]
.sym 32459 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[9]
.sym 32462 $auto$alumacc.cc:474:replace_alu$3221.C[11]
.sym 32464 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[10]
.sym 32465 rvsoc.cpu0.D_op1[10]
.sym 32468 $auto$alumacc.cc:474:replace_alu$3221.C[12]
.sym 32470 rvsoc.cpu0.D_op1[11]
.sym 32471 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[11]
.sym 32474 $auto$alumacc.cc:474:replace_alu$3221.C[13]
.sym 32476 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[12]
.sym 32477 rvsoc.cpu0.D_op1[12]
.sym 32480 $auto$alumacc.cc:474:replace_alu$3221.C[14]
.sym 32482 rvsoc.cpu0.D_op1[13]
.sym 32483 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[13]
.sym 32486 $auto$alumacc.cc:474:replace_alu$3221.C[15]
.sym 32488 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[14]
.sym 32489 rvsoc.cpu0.D_op1[14]
.sym 32492 $auto$alumacc.cc:474:replace_alu$3221.C[16]
.sym 32494 rvsoc.cpu0.D_op1[15]
.sym 32495 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[15]
.sym 32500 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[19]
.sym 32501 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[23]
.sym 32502 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[21]
.sym 32503 $abc$63045$new_n4614_
.sym 32504 $abc$63045$new_ys__n5472_inv_
.sym 32505 $abc$63045$new_ys__n1076_
.sym 32506 $abc$63045$new_n4612_
.sym 32507 $abc$63045$new_ys__n1010_
.sym 32508 $PACKER_GND_NET
.sym 32509 $abc$63045$new_ys__n1796_
.sym 32511 $PACKER_GND_NET
.sym 32513 rvsoc.cpu0.D_op1[20]
.sym 32514 rvsoc.cpu0.D_op2[31]
.sym 32515 rvsoc.cpu0.add_op12[14]
.sym 32516 rvsoc.cpu0.D_op1[16]
.sym 32517 rvsoc.data_wdata[4]
.sym 32518 rvsoc.data_wdata[25]
.sym 32519 rvsoc.cpu0.D_op2[31]
.sym 32520 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[15]
.sym 32522 rvsoc.cpu0.cpu_rs1[10]
.sym 32524 rvsoc.cpu0.D_op1[11]
.sym 32525 rvsoc.cpu0.D_op2[28]
.sym 32526 rvsoc.cpu0.D_op1[4]
.sym 32527 $abc$63045$new_ys__n1873_inv_
.sym 32528 $abc$63045$new_ys__n1873_inv_
.sym 32529 $abc$63045$new_n4429_
.sym 32530 rvsoc.data_wdata[25]
.sym 32531 rvsoc.cpu0.D_op1[2]
.sym 32532 rvsoc.cpu0.D_op1[5]
.sym 32533 rvsoc.cpu0.D_op2[24]
.sym 32534 rvsoc.cpu0.D_op1[25]
.sym 32535 rvsoc.cpu0.add_op12[17]
.sym 32536 $auto$alumacc.cc:474:replace_alu$3221.C[16]
.sym 32544 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[18]
.sym 32545 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[20]
.sym 32552 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[22]
.sym 32553 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[16]
.sym 32554 rvsoc.cpu0.D_op1[23]
.sym 32555 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[17]
.sym 32557 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[19]
.sym 32558 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[23]
.sym 32560 rvsoc.cpu0.D_op1[19]
.sym 32561 rvsoc.cpu0.D_op1[18]
.sym 32563 rvsoc.cpu0.D_op1[17]
.sym 32565 rvsoc.cpu0.D_op1[20]
.sym 32566 rvsoc.cpu0.D_op1[16]
.sym 32567 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[21]
.sym 32568 rvsoc.cpu0.D_op1[21]
.sym 32571 rvsoc.cpu0.D_op1[22]
.sym 32573 $auto$alumacc.cc:474:replace_alu$3221.C[17]
.sym 32575 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[16]
.sym 32576 rvsoc.cpu0.D_op1[16]
.sym 32579 $auto$alumacc.cc:474:replace_alu$3221.C[18]
.sym 32581 rvsoc.cpu0.D_op1[17]
.sym 32582 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[17]
.sym 32585 $auto$alumacc.cc:474:replace_alu$3221.C[19]
.sym 32587 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[18]
.sym 32588 rvsoc.cpu0.D_op1[18]
.sym 32591 $auto$alumacc.cc:474:replace_alu$3221.C[20]
.sym 32593 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[19]
.sym 32594 rvsoc.cpu0.D_op1[19]
.sym 32597 $auto$alumacc.cc:474:replace_alu$3221.C[21]
.sym 32599 rvsoc.cpu0.D_op1[20]
.sym 32600 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[20]
.sym 32603 $auto$alumacc.cc:474:replace_alu$3221.C[22]
.sym 32605 rvsoc.cpu0.D_op1[21]
.sym 32606 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[21]
.sym 32609 $auto$alumacc.cc:474:replace_alu$3221.C[23]
.sym 32611 rvsoc.cpu0.D_op1[22]
.sym 32612 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[22]
.sym 32615 $auto$alumacc.cc:474:replace_alu$3221.C[24]
.sym 32617 rvsoc.cpu0.D_op1[23]
.sym 32618 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[23]
.sym 32623 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[27]
.sym 32624 rvsoc.mem_vdata[5][9]
.sym 32625 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[30]
.sym 32626 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[24]
.sym 32627 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[28]
.sym 32628 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[29]
.sym 32629 $abc$63045$new_n4742_
.sym 32630 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[25]
.sym 32631 $abc$63045$new_ys__n5475_inv_
.sym 32634 rvsoc.cpu0.D_op2[5]
.sym 32635 rvsoc.cpu0.D_op2[4]
.sym 32639 $abc$63045$new_ys__n2413_inv_
.sym 32640 rvsoc.eram.adrs[8]
.sym 32641 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[20]
.sym 32642 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 32643 $abc$63045$new_ys__n1215_
.sym 32644 rvsoc.cpu0.add_op12[23]
.sym 32645 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[16]
.sym 32646 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[18]
.sym 32647 $abc$63045$new_ys__n1075_
.sym 32648 $abc$63045$new_ys__n1109_
.sym 32649 rvsoc.cpu0.D_op1[17]
.sym 32650 rvsoc.cpu0.D_op1[28]
.sym 32651 rvsoc.data_wdata[21]
.sym 32652 rvsoc.cpu0.D_op2[11]
.sym 32653 rvsoc.cpu0.D_op2[26]
.sym 32654 rvsoc.cpu0.D_funct3[1]
.sym 32655 rvsoc.cpu0.D_op2[0]
.sym 32656 $abc$63045$new_ys__n5587_
.sym 32657 rvsoc.cpu0.D_op1[27]
.sym 32658 $abc$63045$new_ys__n11625_inv_
.sym 32659 $auto$alumacc.cc:474:replace_alu$3221.C[24]
.sym 32664 rvsoc.cpu0.D_op1[27]
.sym 32666 rvsoc.cpu0.D_op1[28]
.sym 32674 $PACKER_VCC_NET
.sym 32676 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[26]
.sym 32678 rvsoc.cpu0.D_op1[24]
.sym 32682 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[30]
.sym 32683 rvsoc.cpu0.D_op1[25]
.sym 32684 rvsoc.cpu0.D_op1[29]
.sym 32685 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[29]
.sym 32688 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[27]
.sym 32689 rvsoc.cpu0.D_op1[26]
.sym 32691 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[24]
.sym 32692 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[28]
.sym 32694 rvsoc.cpu0.D_op1[30]
.sym 32695 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[25]
.sym 32696 $auto$alumacc.cc:474:replace_alu$3221.C[25]
.sym 32698 rvsoc.cpu0.D_op1[24]
.sym 32699 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[24]
.sym 32702 $auto$alumacc.cc:474:replace_alu$3221.C[26]
.sym 32704 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[25]
.sym 32705 rvsoc.cpu0.D_op1[25]
.sym 32708 $auto$alumacc.cc:474:replace_alu$3221.C[27]
.sym 32710 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[26]
.sym 32711 rvsoc.cpu0.D_op1[26]
.sym 32714 $auto$alumacc.cc:474:replace_alu$3221.C[28]
.sym 32716 rvsoc.cpu0.D_op1[27]
.sym 32717 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[27]
.sym 32720 $auto$alumacc.cc:474:replace_alu$3221.C[29]
.sym 32722 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[28]
.sym 32723 rvsoc.cpu0.D_op1[28]
.sym 32726 $auto$alumacc.cc:474:replace_alu$3221.C[30]
.sym 32728 rvsoc.cpu0.D_op1[29]
.sym 32729 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[29]
.sym 32732 $nextpnr_ICESTORM_LC_3$I3
.sym 32734 rvsoc.cpu0.D_op1[30]
.sym 32735 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[30]
.sym 32738 $nextpnr_ICESTORM_LC_3$COUT
.sym 32741 $PACKER_VCC_NET
.sym 32742 $nextpnr_ICESTORM_LC_3$I3
.sym 32746 $abc$63045$new_n4785_
.sym 32747 $abc$63045$new_n4744_
.sym 32748 $abc$63045$new_ys__n1673_
.sym 32749 $abc$63045$new_ys__n5474_inv_
.sym 32750 $abc$63045$new_n4541_
.sym 32751 $abc$63045$new_n4656_
.sym 32752 $abc$63045$new_ys__n5478_inv_
.sym 32753 $abc$63045$new_ys__n1274_
.sym 32754 rvsoc.cpu0.sysregs[3][7]
.sym 32755 rvsoc.data_wdata[13]
.sym 32758 rvsoc.cpu0.D_op2[15]
.sym 32759 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[31]
.sym 32761 rvsoc.eram.adrs[0]
.sym 32762 $abc$63045$new_ys__n11324_
.sym 32764 rvsoc.cpu0.D_op2[3]
.sym 32765 rvsoc.eram.adrs[0]
.sym 32767 $abc$63045$new_ys__n1744_
.sym 32768 rvsoc.cpu0.D_op2[0]
.sym 32769 rvsoc.cpu0.add_op12[24]
.sym 32771 rvsoc.cpu0.D_op1[6]
.sym 32772 rvsoc.cpu0.D_funct3[2]
.sym 32773 rvsoc.cpu0.D_op2[23]
.sym 32776 rvsoc.cpu0.D_funct3[2]
.sym 32777 $abc$63045$new_ys__n1274_
.sym 32778 rvsoc.cpu0.D_op2[19]
.sym 32779 $abc$63045$new_ys__n12754_inv_
.sym 32780 $abc$63045$new_ys__n12791_inv_
.sym 32781 $abc$63045$new_ys__n1873_inv_
.sym 32782 $nextpnr_ICESTORM_LC_3$COUT
.sym 32789 $abc$63045$new_n4778_
.sym 32790 $abc$63045$new_ys__n1274_
.sym 32791 $abc$63045$new_n4379_
.sym 32794 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.C[31]
.sym 32796 $abc$63045$new_ys__n12753_inv_
.sym 32797 $abc$63045$new_ys__n1164_
.sym 32799 $abc$63045$new_n4429_
.sym 32802 $abc$63045$new_n4424_
.sym 32803 $abc$63045$auto$alumacc.cc:415:extract_cmp_alu$3148[31]
.sym 32804 $abc$63045$new_ys__n1873_inv_
.sym 32806 $abc$63045$new_ys__n12913_inv_
.sym 32807 $abc$63045$new_ys__n11620_inv_
.sym 32808 $abc$63045$new_ys__n12925_
.sym 32809 $abc$63045$new_n4162_
.sym 32811 $abc$63045$new_n4584_
.sym 32812 $abc$63045$auto$alumacc.cc:491:replace_alu$3223[31]
.sym 32813 rvsoc.cpu0.D_op1[31]
.sym 32815 $abc$63045$new_ys__n984_
.sym 32816 $abc$63045$new_n4788_
.sym 32818 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[31]
.sym 32819 $nextpnr_ICESTORM_LC_4$I3
.sym 32821 rvsoc.cpu0.D_op1[31]
.sym 32822 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[31]
.sym 32823 $nextpnr_ICESTORM_LC_3$COUT
.sym 32829 $nextpnr_ICESTORM_LC_4$I3
.sym 32832 $abc$63045$auto$alumacc.cc:415:extract_cmp_alu$3148[31]
.sym 32833 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.C[31]
.sym 32834 $abc$63045$auto$alumacc.cc:491:replace_alu$3223[31]
.sym 32838 $abc$63045$new_ys__n984_
.sym 32839 $abc$63045$new_n4788_
.sym 32840 $abc$63045$new_ys__n1873_inv_
.sym 32841 $abc$63045$new_n4778_
.sym 32844 $abc$63045$new_n4379_
.sym 32845 $abc$63045$new_n4584_
.sym 32847 $abc$63045$new_ys__n12925_
.sym 32850 $abc$63045$new_ys__n1873_inv_
.sym 32851 $abc$63045$new_n4424_
.sym 32852 $abc$63045$new_ys__n1274_
.sym 32853 $abc$63045$new_ys__n11620_inv_
.sym 32857 $abc$63045$new_n4584_
.sym 32858 $abc$63045$new_n4379_
.sym 32859 $abc$63045$new_ys__n12913_inv_
.sym 32862 $abc$63045$new_n4429_
.sym 32863 $abc$63045$new_ys__n12753_inv_
.sym 32864 $abc$63045$new_ys__n1164_
.sym 32865 $abc$63045$new_n4162_
.sym 32866 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 32867 rvsoc.clka
.sym 32869 $abc$63045$new_ys__n970_
.sym 32870 $abc$63045$new_n6003_
.sym 32871 $abc$63045$new_ys__n1009_
.sym 32872 $abc$63045$new_ys__n5466_
.sym 32873 $abc$63045$new_n4807_
.sym 32874 $abc$63045$new_n4163_
.sym 32875 $abc$63045$new_n4474_
.sym 32876 $abc$63045$new_n4173_
.sym 32877 rvsoc.cpu0.E_op1[8]
.sym 32881 $abc$63045$new_n4584_
.sym 32882 $abc$63045$new_ys__n5478_inv_
.sym 32883 $abc$63045$new_ys__n12937_
.sym 32884 $abc$63045$new_ys__n5474_inv_
.sym 32885 rvsoc.cpu0.add_op12[27]
.sym 32886 $abc$63045$new_ys__n1274_
.sym 32887 $abc$63045$new_ys__n1006_
.sym 32888 $abc$63045$new_ys__n1053_
.sym 32889 rvsoc.data_wdata[12]
.sym 32893 $abc$63045$new_n4331_
.sym 32894 rvsoc.cpu0.D_op1[14]
.sym 32895 $abc$63045$new_n4162_
.sym 32896 $abc$63045$new_ys__n12757_inv_
.sym 32897 $abc$63045$new_ys__n12795_inv_
.sym 32898 rvsoc.cpu0.D_op2[10]
.sym 32899 rvsoc.cpu0.D_op2[2]
.sym 32900 $abc$63045$new_ys__n1153_
.sym 32901 rvsoc.cpu0.D_op2[3]
.sym 32902 rvsoc.cpu0.D_op2[5]
.sym 32903 $abc$63045$new_ys__n1274_
.sym 32910 $abc$63045$new_n4785_
.sym 32911 $abc$63045$new_ys__n12753_inv_
.sym 32912 rvsoc.cpu0.D_op2[3]
.sym 32913 rvsoc.cpu0.D_op2[5]
.sym 32914 $abc$63045$new_n4154_
.sym 32916 rvsoc.cpu0.D_op2[4]
.sym 32917 rvsoc.cpu0.D_op2[2]
.sym 32918 $abc$63045$new_n4779_
.sym 32919 $abc$63045$new_ys__n12793_inv_
.sym 32921 $abc$63045$new_n4781_
.sym 32923 $abc$63045$new_n4780_
.sym 32924 $abc$63045$new_n4608_
.sym 32925 $abc$63045$new_ys__n1275_
.sym 32926 $abc$63045$new_ys__n12809_
.sym 32927 rvsoc.cpu0.D_op2[3]
.sym 32931 rvsoc.cpu0.D_op1[5]
.sym 32932 $abc$63045$new_n4762_
.sym 32933 $abc$63045$new_ys__n12745_
.sym 32934 $abc$63045$new_ys__n12785_inv_
.sym 32935 $abc$63045$new_ys__n1272_
.sym 32936 $abc$63045$new_n4163_
.sym 32937 $abc$63045$new_n4335_
.sym 32940 $abc$63045$new_ys__n12781_inv_
.sym 32941 $abc$63045$new_n4162_
.sym 32943 $abc$63045$new_n4780_
.sym 32944 $abc$63045$new_ys__n12753_inv_
.sym 32945 $abc$63045$new_n4762_
.sym 32949 rvsoc.cpu0.D_op2[2]
.sym 32950 rvsoc.cpu0.D_op2[3]
.sym 32951 $abc$63045$new_ys__n12785_inv_
.sym 32952 $abc$63045$new_ys__n12809_
.sym 32955 $abc$63045$new_n4781_
.sym 32956 $abc$63045$new_n4779_
.sym 32957 $abc$63045$new_n4785_
.sym 32961 rvsoc.cpu0.D_op2[5]
.sym 32962 $abc$63045$new_ys__n1275_
.sym 32963 rvsoc.cpu0.D_op1[5]
.sym 32964 $abc$63045$new_ys__n1272_
.sym 32967 $abc$63045$new_n4162_
.sym 32968 rvsoc.cpu0.D_op2[3]
.sym 32969 $abc$63045$new_n4335_
.sym 32970 $abc$63045$new_ys__n12781_inv_
.sym 32973 $abc$63045$new_n4163_
.sym 32974 $abc$63045$new_n4154_
.sym 32975 $abc$63045$new_n4608_
.sym 32976 $abc$63045$new_ys__n12793_inv_
.sym 32979 rvsoc.cpu0.D_op2[4]
.sym 32980 $abc$63045$new_ys__n12785_inv_
.sym 32982 $abc$63045$new_ys__n12745_
.sym 32985 rvsoc.cpu0.D_op2[3]
.sym 32987 rvsoc.cpu0.D_op2[2]
.sym 32988 $abc$63045$new_ys__n12809_
.sym 32992 $abc$63045$new_n4823_
.sym 32993 $abc$63045$new_ys__n5455_inv_
.sym 32994 $abc$63045$new_ys__n1478_
.sym 32995 $abc$63045$new_ys__n1225_inv_
.sym 32996 $abc$63045$new_n4289_
.sym 32997 $abc$63045$new_n4285_
.sym 32998 $abc$63045$new_n6061_
.sym 32999 $abc$63045$new_n4162_
.sym 33000 rvsoc.data_wdata[11]
.sym 33004 rvsoc.cpu0.D_op1[21]
.sym 33007 rvsoc.cpu0.D_op2[0]
.sym 33009 rvsoc.cpu0.D_op1[22]
.sym 33010 $abc$63045$new_ys__n1142_
.sym 33011 rvsoc.data_wdata[25]
.sym 33012 rvsoc.cpu0.D_op1[8]
.sym 33014 rvsoc.cpu0.D_op2[1]
.sym 33015 $abc$63045$new_n4809_
.sym 33017 rvsoc.cpu0.D_op1[5]
.sym 33018 rvsoc.cpu0.D_op1[4]
.sym 33020 $abc$63045$new_ys__n12801_inv_
.sym 33021 $PACKER_GND_NET
.sym 33022 $abc$63045$new_n4163_
.sym 33023 $abc$63045$new_n4162_
.sym 33024 rvsoc.cpu0.D_op1[2]
.sym 33026 rvsoc.cpu0.D_op1[26]
.sym 33033 rvsoc.cpu0.D_op1[26]
.sym 33034 rvsoc.cpu0.D_op2[3]
.sym 33035 $abc$63045$new_ys__n12787_inv_
.sym 33036 $abc$63045$new_ys__n12933_
.sym 33038 $abc$63045$new_ys__n12801_inv_
.sym 33040 $abc$63045$new_n4154_
.sym 33041 $abc$63045$new_ys__n12789_inv_
.sym 33042 rvsoc.cpu0.D_op2[3]
.sym 33045 rvsoc.cpu0.D_op2[3]
.sym 33046 $abc$63045$new_n4163_
.sym 33047 $abc$63045$new_ys__n12793_inv_
.sym 33048 $abc$63045$new_ys__n12781_inv_
.sym 33049 $abc$63045$new_n4649_
.sym 33050 $abc$63045$new_ys__n3825_
.sym 33051 $abc$63045$new_n4379_
.sym 33053 $abc$63045$new_ys__n12779_
.sym 33054 $abc$63045$new_n4584_
.sym 33055 $abc$63045$new_ys__n12964_inv_
.sym 33057 $abc$63045$new_ys__n12795_inv_
.sym 33060 $abc$63045$new_ys__n12968_inv_
.sym 33062 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 33064 $abc$63045$new_n4162_
.sym 33066 $abc$63045$new_n4379_
.sym 33067 rvsoc.cpu0.D_op2[3]
.sym 33068 $abc$63045$new_ys__n12968_inv_
.sym 33069 $abc$63045$new_ys__n3825_
.sym 33073 rvsoc.cpu0.D_op1[26]
.sym 33078 $abc$63045$new_n4379_
.sym 33079 $abc$63045$new_n4584_
.sym 33081 $abc$63045$new_ys__n12933_
.sym 33084 $abc$63045$new_ys__n12793_inv_
.sym 33085 $abc$63045$new_n4162_
.sym 33086 $abc$63045$new_ys__n12801_inv_
.sym 33087 rvsoc.cpu0.D_op2[3]
.sym 33090 $abc$63045$new_n4649_
.sym 33091 $abc$63045$new_ys__n12795_inv_
.sym 33092 $abc$63045$new_n4163_
.sym 33093 $abc$63045$new_n4154_
.sym 33097 $abc$63045$new_ys__n12787_inv_
.sym 33098 rvsoc.cpu0.D_op2[3]
.sym 33099 $abc$63045$new_ys__n12779_
.sym 33102 $abc$63045$new_n4379_
.sym 33103 $abc$63045$new_ys__n3825_
.sym 33104 $abc$63045$new_ys__n12964_inv_
.sym 33105 rvsoc.cpu0.D_op2[3]
.sym 33108 rvsoc.cpu0.D_op2[3]
.sym 33110 $abc$63045$new_ys__n12789_inv_
.sym 33111 $abc$63045$new_ys__n12781_inv_
.sym 33112 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 33113 rvsoc.clka
.sym 33114 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 33115 $abc$63045$new_n4445_
.sym 33116 $abc$63045$new_n4158_
.sym 33117 $abc$63045$new_ys__n1258_inv_
.sym 33118 $abc$63045$new_n4451_
.sym 33119 $abc$63045$new_ys__n12854_inv_
.sym 33120 $abc$63045$new_n4450_
.sym 33121 $abc$63045$new_ys__n12852_inv_
.sym 33122 $abc$63045$new_n4168_
.sym 33124 rvsoc.data_wdata[29]
.sym 33127 $abc$63045$new_ys__n12789_inv_
.sym 33128 rvsoc.cpu0.D_op1[0]
.sym 33130 rvsoc.cpu0.D_op2[4]
.sym 33131 rvsoc.cpu0.E_op1[26]
.sym 33132 $abc$63045$new_n4162_
.sym 33133 $abc$63045$new_ys__n12791_inv_
.sym 33134 rvsoc.cpu0.D_op1[23]
.sym 33135 $abc$63045$new_ys__n12793_inv_
.sym 33136 rvsoc.cpu0.F_insn[20]
.sym 33137 rvsoc.cpu0.D_op2[8]
.sym 33138 $abc$63045$new_ys__n1478_
.sym 33140 $abc$63045$new_ys__n12754_inv_
.sym 33147 $abc$63045$new_ys__n12805_inv_
.sym 33148 $abc$63045$new_n4762_
.sym 33149 $abc$63045$new_n4162_
.sym 33150 $abc$63045$new_n4163_
.sym 33158 $abc$63045$new_ys__n12781_inv_
.sym 33160 $abc$63045$new_n4155_
.sym 33161 $abc$63045$new_ys__n12797_inv_
.sym 33162 rvsoc.cpu0.D_op1[9]
.sym 33163 $abc$63045$new_n4162_
.sym 33164 rvsoc.cpu0.D_op2[0]
.sym 33166 $abc$63045$new_n4155_
.sym 33167 $abc$63045$new_ys__n12803_inv_
.sym 33168 $abc$63045$new_ys__n12907_inv_
.sym 33169 $abc$63045$new_ys__n12878_inv_
.sym 33170 $abc$63045$new_ys__n12831_inv_
.sym 33171 rvsoc.cpu0.D_op2[2]
.sym 33172 $abc$63045$new_ys__n12795_inv_
.sym 33173 rvsoc.cpu0.D_op2[3]
.sym 33174 $abc$63045$new_n4163_
.sym 33175 $abc$63045$new_ys__n1274_
.sym 33176 $abc$63045$new_ys__n12789_inv_
.sym 33177 $abc$63045$new_n4379_
.sym 33178 $abc$63045$new_ys__n12827_inv_
.sym 33180 $abc$63045$new_n4445_
.sym 33181 rvsoc.cpu0.D_op2[4]
.sym 33183 $abc$63045$new_n4441_
.sym 33184 rvsoc.cpu0.D_op1[10]
.sym 33185 $abc$63045$new_n4584_
.sym 33186 $abc$63045$new_n6046_
.sym 33187 rvsoc.cpu0.D_op2[5]
.sym 33189 $abc$63045$new_ys__n12795_inv_
.sym 33190 $abc$63045$new_n4162_
.sym 33191 $abc$63045$new_ys__n12803_inv_
.sym 33192 rvsoc.cpu0.D_op2[3]
.sym 33195 $abc$63045$new_n4445_
.sym 33196 $abc$63045$new_n4155_
.sym 33197 $abc$63045$new_ys__n1274_
.sym 33198 $abc$63045$new_n4441_
.sym 33201 $abc$63045$new_n4584_
.sym 33202 $abc$63045$new_ys__n12907_inv_
.sym 33204 $abc$63045$new_n4379_
.sym 33207 $abc$63045$new_ys__n1274_
.sym 33208 $abc$63045$new_ys__n12878_inv_
.sym 33209 $abc$63045$new_n4155_
.sym 33210 rvsoc.cpu0.D_op2[5]
.sym 33213 $abc$63045$new_n4163_
.sym 33214 $abc$63045$new_n6046_
.sym 33215 $abc$63045$new_ys__n12789_inv_
.sym 33216 rvsoc.cpu0.D_op2[3]
.sym 33219 rvsoc.cpu0.D_op2[0]
.sym 33221 rvsoc.cpu0.D_op1[10]
.sym 33222 rvsoc.cpu0.D_op1[9]
.sym 33225 $abc$63045$new_ys__n12781_inv_
.sym 33226 rvsoc.cpu0.D_op2[3]
.sym 33227 rvsoc.cpu0.D_op2[4]
.sym 33228 $abc$63045$new_ys__n12797_inv_
.sym 33232 $abc$63045$new_ys__n12827_inv_
.sym 33233 $abc$63045$new_ys__n12831_inv_
.sym 33234 rvsoc.cpu0.D_op2[2]
.sym 33238 $abc$63045$new_ys__n12810_inv_
.sym 33239 $abc$63045$new_ys__n12818_inv_
.sym 33240 $abc$63045$new_ys__n12844_inv_
.sym 33241 $abc$63045$new_ys__n12816_inv_
.sym 33242 $abc$63045$new_ys__n12820_inv_
.sym 33243 $abc$63045$new_ys__n12814_inv_
.sym 33244 $abc$63045$new_ys__n12842_inv_
.sym 33245 $abc$63045$new_ys__n12822_inv_
.sym 33246 rvsoc.data_wdata[16]
.sym 33250 rvsoc.cpu0.D_op2[0]
.sym 33251 rvsoc.cpu0.D_op2[6]
.sym 33252 $abc$63045$new_ys__n11613_inv_
.sym 33253 $abc$63045$new_ys__n995_
.sym 33254 rvsoc.data_wdata[2]
.sym 33256 $abc$63045$new_ys__n1083_
.sym 33257 $abc$63045$new_ys__n1061_
.sym 33258 rvsoc.cpu0.D_op2[0]
.sym 33260 $abc$63045$new_ys__n1031_inv_
.sym 33264 rvsoc.cpu0.D_op1[6]
.sym 33266 $abc$63045$new_ys__n12754_inv_
.sym 33267 rvsoc.cpu0.D_op2[1]
.sym 33269 rvsoc.data_adrs[2]
.sym 33284 rvsoc.cpu0.D_op1[28]
.sym 33285 rvsoc.gpio0.data[3]
.sym 33287 rvsoc.cpu0.D_op1[5]
.sym 33288 $abc$63045$new_ys__n2231_inv_
.sym 33289 rvsoc.cpu0.D_op1[8]
.sym 33290 rvsoc.cpu0.D_op1[6]
.sym 33293 rvsoc.gpio0.dir[3]
.sym 33294 rvsoc.cpu0.D_op1[29]
.sym 33295 $abc$63045$new_ys__n12797_inv_
.sym 33296 p39
.sym 33297 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 33298 $abc$63045$new_ys__n12831_inv_
.sym 33301 rvsoc.cpu0.D_op2[2]
.sym 33302 rvsoc.cpu0.D_op2[0]
.sym 33304 rvsoc.cpu0.D_op2[3]
.sym 33305 $abc$63045$new_ys__n12835_inv_
.sym 33306 rvsoc.cpu0.D_op1[7]
.sym 33307 $abc$63045$new_ys__n12805_inv_
.sym 33309 $abc$63045$new_n4162_
.sym 33318 rvsoc.cpu0.D_op1[8]
.sym 33320 rvsoc.cpu0.D_op2[0]
.sym 33321 rvsoc.cpu0.D_op1[7]
.sym 33330 $abc$63045$new_ys__n12831_inv_
.sym 33331 rvsoc.cpu0.D_op2[2]
.sym 33332 $abc$63045$new_ys__n12835_inv_
.sym 33336 rvsoc.cpu0.D_op2[3]
.sym 33337 $abc$63045$new_ys__n12805_inv_
.sym 33338 $abc$63045$new_ys__n12797_inv_
.sym 33339 $abc$63045$new_n4162_
.sym 33342 rvsoc.cpu0.D_op1[28]
.sym 33344 rvsoc.cpu0.D_op2[0]
.sym 33345 rvsoc.cpu0.D_op1[29]
.sym 33348 rvsoc.cpu0.D_op1[6]
.sym 33349 rvsoc.cpu0.D_op2[0]
.sym 33351 rvsoc.cpu0.D_op1[5]
.sym 33354 p39
.sym 33355 rvsoc.gpio0.data[3]
.sym 33356 rvsoc.gpio0.dir[3]
.sym 33357 $abc$63045$new_ys__n2231_inv_
.sym 33358 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 33359 rvsoc.clkn
.sym 33361 $abc$63045$new_ys__n12754_inv_
.sym 33362 $abc$63045$new_ys__n12758_inv_
.sym 33364 $abc$63045$new_ys__n12790_inv_
.sym 33365 $abc$63045$new_ys__n12778_
.sym 33366 $abc$63045$new_ys__n12782_inv_
.sym 33368 $abc$63045$new_ys__n12786_inv_
.sym 33370 $abc$63045$new_ys__n1873_inv_
.sym 33374 $abc$63045$new_ys__n12842_inv_
.sym 33375 $abc$63045$new_ys__n12869_inv_
.sym 33377 $abc$63045$new_ys__n2231_inv_
.sym 33380 rvsoc.data_wdata[12]
.sym 33384 $abc$63045$new_ys__n2231_inv_
.sym 33385 $PACKER_GND_NET
.sym 33387 rvsoc.cpu0.D_op2[2]
.sym 33393 rvsoc.cpu0.D_op2[3]
.sym 33404 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 33406 rvsoc.data_wdata[3]
.sym 33412 $abc$63045$new_ys__n2256_
.sym 33413 rvsoc.gpio0.dir[3]
.sym 33416 rvsoc.data_adrs[3]
.sym 33420 $abc$63045$new_n5926_
.sym 33429 rvsoc.data_adrs[2]
.sym 33431 $abc$63045$new_n3133_
.sym 33432 rvsoc.gpio0.data[3]
.sym 33447 rvsoc.data_adrs[2]
.sym 33448 rvsoc.data_adrs[3]
.sym 33449 $abc$63045$new_n3133_
.sym 33450 $abc$63045$new_ys__n2256_
.sym 33466 rvsoc.data_wdata[3]
.sym 33467 $abc$63045$new_ys__n2256_
.sym 33468 rvsoc.gpio0.dir[3]
.sym 33471 $abc$63045$new_n3133_
.sym 33472 rvsoc.gpio0.data[3]
.sym 33473 $abc$63045$new_n5926_
.sym 33481 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 33482 rvsoc.clkn
.sym 33488 $PACKER_GND_NET
.sym 33489 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 33499 rvsoc.cpu0.D_op2[1]
.sym 33500 rvsoc.gpio0.dir[3]
.sym 33502 $PACKER_GND_NET
.sym 33509 $PACKER_GND_NET
.sym 33517 rvsoc.gpio0.dir[3]
.sym 33584 $abc$63045$new_n4109_
.sym 33585 $abc$63045$new_n5162_
.sym 33586 rvsoc.mem_vdata[3][10]
.sym 33589 $abc$63045$new_n5160_
.sym 33591 $abc$63045$new_n5161_
.sym 33599 rvsoc.uart0.status[11]
.sym 33606 rvsoc.spi0.status[30]
.sym 33608 rvsoc.data_wdata[23]
.sym 33611 rvsoc.mem_rcode[4]
.sym 33628 rvsoc.data_adrs[28]
.sym 33630 $PACKER_GND_NET
.sym 33634 rvsoc.code_adrs[28]
.sym 33635 rvsoc.code_adrs[29]
.sym 33638 rvsoc.data_adrs[29]
.sym 33639 rvsoc.mem_vdata[1][22]
.sym 33650 rvsoc.mem_vdata[3][22]
.sym 33653 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 33661 $PACKER_GND_NET
.sym 33665 rvsoc.mem_vdata[3][22]
.sym 33666 rvsoc.mem_vdata[1][22]
.sym 33667 rvsoc.code_adrs[28]
.sym 33668 rvsoc.code_adrs[29]
.sym 33683 rvsoc.data_adrs[28]
.sym 33684 rvsoc.data_adrs[29]
.sym 33685 rvsoc.mem_vdata[1][22]
.sym 33686 rvsoc.mem_vdata[3][22]
.sym 33705 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 33706 rvsoc.clkn
.sym 33713 $abc$63045$new_n5091_
.sym 33714 rvsoc.spi0.status[22]
.sym 33715 $abc$63045$new_n4063_
.sym 33716 $abc$63045$new_n4108_
.sym 33717 $abc$63045$new_n4106_
.sym 33719 rvsoc.spi0.status[21]
.sym 33722 rvsoc.mem_vdata[5][9]
.sym 33724 rvsoc.dram.adrs[10]
.sym 33725 rvsoc.data_wdata[8]
.sym 33728 rvsoc.mem_vdata[1][3]
.sym 33731 rvsoc.mem_vdata[1][22]
.sym 33732 rvsoc.gpio0.dir[7]
.sym 33733 rvsoc.mem_vdata[1][4]
.sym 33734 p15
.sym 33735 rvsoc.dram.adrs[8]
.sym 33736 rvsoc.code_adrs[28]
.sym 33737 rvsoc.code_adrs[29]
.sym 33738 rvsoc.code_adrs[29]
.sym 33739 rvsoc.code_adrs[28]
.sym 33740 rvsoc.mem_vdata[1][10]
.sym 33741 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 33747 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 33753 rvsoc.mem_vdata[3][26]
.sym 33754 rvsoc.code_adrs[30]
.sym 33757 rvsoc.data_adrs[29]
.sym 33760 rvsoc.code_adrs[30]
.sym 33767 rvsoc.mem_vdata[4][22]
.sym 33769 $abc$63045$new_n4106_
.sym 33773 $abc$63045$new_n5160_
.sym 33774 $abc$63045$new_n4107_
.sym 33777 $abc$63045$new_n4928_
.sym 33778 $abc$63045$new_n5156_
.sym 33789 $abc$63045$new_n3120_
.sym 33792 $abc$63045$new_n4951_
.sym 33795 $abc$63045$new_n5281_
.sym 33797 $abc$63045$new_ys__n2256_
.sym 33800 rvsoc.data_wdata[7]
.sym 33801 $abc$63045$new_n5282_
.sym 33802 rvsoc.spi0.status[0]
.sym 33808 $abc$63045$new_n4928_
.sym 33816 rvsoc.gpio0.dir[7]
.sym 33834 $abc$63045$new_n5281_
.sym 33836 $abc$63045$new_n3120_
.sym 33837 $abc$63045$new_n5282_
.sym 33841 rvsoc.data_wdata[7]
.sym 33842 $abc$63045$new_ys__n2256_
.sym 33843 rvsoc.gpio0.dir[7]
.sym 33852 $abc$63045$new_n4928_
.sym 33854 $abc$63045$new_n4951_
.sym 33855 rvsoc.spi0.status[0]
.sym 33869 rvsoc.clkn
.sym 33870 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 33871 $abc$63045$new_n5090_
.sym 33872 $abc$63045$new_n4062_
.sym 33873 $abc$63045$new_n4058_
.sym 33874 $abc$63045$new_n3632_
.sym 33875 $abc$63045$new_n4060_
.sym 33876 $abc$63045$new_n5089_
.sym 33877 $abc$63045$new_n5124_
.sym 33878 rvsoc.mem_vdata[5][22]
.sym 33879 p09
.sym 33882 p09
.sym 33883 rvsoc.mem_vdata[1][10]
.sym 33884 rvsoc.gpio0.data[7]
.sym 33885 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 33886 $abc$63045$new_ys__n4261_
.sym 33887 rvsoc.code_adrs[30]
.sym 33888 rvsoc.mem_vdata[1][28]
.sym 33889 $abc$63045$new_ys__n4261_
.sym 33891 rvsoc.mem_vdata[0][9]
.sym 33892 rvsoc.mem_vdata[1][12]
.sym 33893 $abc$63045$new_ys__n2256_
.sym 33894 rvsoc.mem_vdata[1][13]
.sym 33895 rvsoc.code_adrs[29]
.sym 33896 $abc$63045$new_n5280_
.sym 33897 rvsoc.code_adrs[28]
.sym 33898 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 33899 rvsoc.data_wst[0]
.sym 33902 rvsoc.spi0.status[0]
.sym 33904 rvsoc.data_adrs[0]
.sym 33905 rvsoc.code_adrs[3]
.sym 33906 rvsoc.code_adrs[29]
.sym 33913 rvsoc.code_adrs[29]
.sym 33914 rvsoc.code_adrs[28]
.sym 33915 rvsoc.mem_vdata[0][22]
.sym 33916 rvsoc.mem_vdata[0][26]
.sym 33918 rvsoc.data_adrs[29]
.sym 33919 $abc$63045$new_n3120_
.sym 33920 rvsoc.mem_vdata[3][26]
.sym 33921 rvsoc.code_adrs[30]
.sym 33922 $abc$63045$new_n3634_
.sym 33923 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 33924 rvsoc.data_adrs[29]
.sym 33925 rvsoc.mem_vdata[2][26]
.sym 33927 rvsoc.data_adrs[28]
.sym 33928 rvsoc.mem_vdata[1][26]
.sym 33931 $PACKER_GND_NET
.sym 33932 rvsoc.data_adrs[28]
.sym 33933 rvsoc.mem_vdata[2][22]
.sym 33936 $abc$63045$new_n3633_
.sym 33938 $abc$63045$new_n5155_
.sym 33939 $abc$63045$new_n3632_
.sym 33940 rvsoc.data_adrs[28]
.sym 33941 rvsoc.mem_vdata[2][22]
.sym 33943 $abc$63045$new_n5156_
.sym 33945 rvsoc.code_adrs[28]
.sym 33946 rvsoc.code_adrs[29]
.sym 33947 rvsoc.mem_vdata[2][22]
.sym 33948 rvsoc.mem_vdata[0][22]
.sym 33951 $abc$63045$new_n3634_
.sym 33952 rvsoc.code_adrs[30]
.sym 33953 $abc$63045$new_n3633_
.sym 33954 $abc$63045$new_n3632_
.sym 33957 rvsoc.mem_vdata[2][26]
.sym 33958 rvsoc.data_adrs[29]
.sym 33959 rvsoc.mem_vdata[0][26]
.sym 33960 rvsoc.data_adrs[28]
.sym 33963 rvsoc.mem_vdata[3][26]
.sym 33964 rvsoc.data_adrs[28]
.sym 33965 rvsoc.data_adrs[29]
.sym 33966 rvsoc.mem_vdata[1][26]
.sym 33970 $PACKER_GND_NET
.sym 33975 $abc$63045$new_n3120_
.sym 33977 $abc$63045$new_n5155_
.sym 33978 $abc$63045$new_n5156_
.sym 33981 rvsoc.data_adrs[29]
.sym 33982 rvsoc.mem_vdata[0][22]
.sym 33983 rvsoc.data_adrs[28]
.sym 33984 rvsoc.mem_vdata[2][22]
.sym 33987 rvsoc.code_adrs[29]
.sym 33988 rvsoc.mem_vdata[0][26]
.sym 33989 rvsoc.mem_vdata[3][26]
.sym 33990 rvsoc.code_adrs[28]
.sym 33991 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 33992 rvsoc.clkn
.sym 33994 rvsoc.data_wst[0]
.sym 33995 rvsoc.cpu0.F_insn[10]
.sym 33996 $abc$63045$new_ys__n7751_
.sym 33997 $abc$63045$new_n4107_
.sym 33998 $abc$63045$new_ys__n7739_
.sym 33999 rvsoc.cpu0.F_insn[8]
.sym 34000 $abc$63045$new_n5279_
.sym 34001 $abc$63045$new_n5159_
.sym 34002 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 34003 rvsoc.mem_rcode[4]
.sym 34004 $abc$63045$new_ys__n7012_
.sym 34006 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 34008 $abc$63045$new_n3222_
.sym 34009 $abc$63045$new_ys__n527_
.sym 34010 rvsoc.code_adrs[28]
.sym 34011 rvsoc.mem_vdata[1][15]
.sym 34014 rvsoc.mem_vdata[1][21]
.sym 34015 rvsoc.dram.adrs[7]
.sym 34016 rvsoc.data_wst[2]
.sym 34017 rvsoc.mem_vdata[1][19]
.sym 34018 rvsoc.mem_vdata[5][30]
.sym 34019 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 34021 $abc$63045$new_ys__n2208_
.sym 34022 rvsoc.code_adrs[31]
.sym 34023 rvsoc.mem_vdata[15][8]
.sym 34025 $abc$63045$new_n5154_
.sym 34027 $abc$63045$new_n5413_
.sym 34028 $abc$63045$new_ys__n3048_inv_
.sym 34029 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 34036 $abc$63045$new_n4073_
.sym 34037 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 34039 rvsoc.uart0.cfg[11]
.sym 34040 rvsoc.code_adrs[31]
.sym 34041 $abc$63045$new_ys__n12674_
.sym 34042 $abc$63045$new_n3120_
.sym 34043 rvsoc.mem_vdata[1][26]
.sym 34044 $abc$63045$new_n3631_
.sym 34045 $abc$63045$new_ys__n2208_
.sym 34046 $abc$63045$new_n4074_
.sym 34048 $abc$63045$new_ys__n11766_
.sym 34049 rvsoc.mem_vdata[15][22]
.sym 34050 $abc$63045$new_n4075_
.sym 34051 rvsoc.uart0.status[11]
.sym 34052 rvsoc.data_adrs[3]
.sym 34055 rvsoc.code_adrs[29]
.sym 34056 rvsoc.data_adrs[2]
.sym 34057 rvsoc.code_adrs[28]
.sym 34058 $abc$63045$new_ys__n527_
.sym 34059 rvsoc.mem_vdata[2][26]
.sym 34061 rvsoc.code_adrs[30]
.sym 34062 rvsoc.spi0.status[0]
.sym 34063 rvsoc.spi0.status[10]
.sym 34064 $abc$63045$new_ys__n4261_
.sym 34065 $abc$63045$new_ys__n2556_inv_
.sym 34066 $abc$63045$new_ys__n11299_inv_
.sym 34069 rvsoc.spi0.status[10]
.sym 34071 $abc$63045$new_ys__n527_
.sym 34074 rvsoc.mem_vdata[15][22]
.sym 34075 $abc$63045$new_ys__n4261_
.sym 34076 rvsoc.code_adrs[31]
.sym 34077 $abc$63045$new_n3631_
.sym 34080 $abc$63045$new_n4074_
.sym 34081 $abc$63045$new_n4073_
.sym 34082 $abc$63045$new_n4075_
.sym 34083 rvsoc.code_adrs[30]
.sym 34086 rvsoc.mem_vdata[1][26]
.sym 34087 rvsoc.code_adrs[28]
.sym 34088 rvsoc.mem_vdata[2][26]
.sym 34089 rvsoc.code_adrs[29]
.sym 34092 $abc$63045$new_ys__n12674_
.sym 34093 $abc$63045$new_n3120_
.sym 34094 $abc$63045$new_ys__n11299_inv_
.sym 34098 $abc$63045$new_ys__n2208_
.sym 34099 rvsoc.spi0.status[0]
.sym 34100 $abc$63045$new_ys__n2556_inv_
.sym 34101 $abc$63045$new_ys__n11766_
.sym 34110 rvsoc.data_adrs[3]
.sym 34111 rvsoc.uart0.status[11]
.sym 34112 rvsoc.data_adrs[2]
.sym 34113 rvsoc.uart0.cfg[11]
.sym 34114 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 34115 rvsoc.clkn
.sym 34117 $abc$63045$new_ys__n12872_inv_
.sym 34118 $abc$63045$new_n5244_
.sym 34119 $abc$63045$new_n5070_
.sym 34120 $abc$63045$new_ys__n7755_
.sym 34121 $abc$63045$new_n5341_
.sym 34122 $abc$63045$new_n5086_
.sym 34123 $abc$63045$new_n5342_
.sym 34124 $abc$63045$new_n5351_
.sym 34128 $abc$63045$new_ys__n3323_inv_
.sym 34129 rvsoc.mem_vdata[1][24]
.sym 34130 $abc$63045$new_n5270_
.sym 34131 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 34132 $abc$63045$new_n6160_
.sym 34133 rvsoc.uart0.div[12]
.sym 34134 $abc$63045$new_ys__n11772_
.sym 34136 rvsoc.data_wst[0]
.sym 34137 rvsoc.mem_vdata[4][10]
.sym 34138 $abc$63045$new_n3204_
.sym 34139 $abc$63045$new_ys__n11766_
.sym 34140 rvsoc.mem_vdata[0][26]
.sym 34141 $abc$63045$new_ys__n7751_
.sym 34142 $abc$63045$new_n5362_
.sym 34144 rvsoc.mem_vdata[4][26]
.sym 34145 rvsoc.data_wst[1]
.sym 34147 rvsoc.cpu0.F_insn[8]
.sym 34148 $abc$63045$new_ys__n44_
.sym 34152 $abc$63045$new_ys__n11299_inv_
.sym 34158 rvsoc.code_adrs[29]
.sym 34159 $abc$63045$new_ys__n4261_
.sym 34160 $abc$63045$new_n4072_
.sym 34161 rvsoc.mem_vdata[4][9]
.sym 34163 rvsoc.mem_vdata[15][9]
.sym 34164 rvsoc.mem_vdata[5][26]
.sym 34166 $abc$63045$new_n5127_
.sym 34167 $abc$63045$new_ys__n44_
.sym 34168 rvsoc.mem_vdata[4][26]
.sym 34169 rvsoc.cpu0.E_funct3[1]
.sym 34174 $abc$63045$new_ys__n12872_inv_
.sym 34175 $PACKER_GND_NET
.sym 34177 rvsoc.data_adrs[1]
.sym 34178 $abc$63045$new_ys__n11298_
.sym 34180 $abc$63045$new_ys__n11772_
.sym 34181 rvsoc.mem_vdata[15][26]
.sym 34182 rvsoc.code_adrs[31]
.sym 34183 rvsoc.mem_vdata[5][9]
.sym 34184 rvsoc.code_adrs[28]
.sym 34185 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 34187 $abc$63045$new_ys__n11766_
.sym 34188 $abc$63045$new_n5128_
.sym 34189 rvsoc.mem_vdata[15][26]
.sym 34191 $abc$63045$new_ys__n11298_
.sym 34192 rvsoc.mem_vdata[4][9]
.sym 34193 $abc$63045$new_ys__n11772_
.sym 34194 rvsoc.mem_vdata[15][9]
.sym 34197 rvsoc.code_adrs[28]
.sym 34198 rvsoc.code_adrs[29]
.sym 34199 rvsoc.mem_vdata[4][26]
.sym 34200 rvsoc.mem_vdata[5][26]
.sym 34203 $abc$63045$new_ys__n11298_
.sym 34204 rvsoc.mem_vdata[4][26]
.sym 34205 $abc$63045$new_ys__n11772_
.sym 34206 rvsoc.mem_vdata[15][26]
.sym 34209 $abc$63045$new_n5127_
.sym 34210 rvsoc.mem_vdata[5][9]
.sym 34211 $abc$63045$new_n5128_
.sym 34212 $abc$63045$new_ys__n11766_
.sym 34215 $abc$63045$new_ys__n12872_inv_
.sym 34217 rvsoc.cpu0.E_funct3[1]
.sym 34218 rvsoc.data_adrs[1]
.sym 34223 $PACKER_GND_NET
.sym 34227 $abc$63045$new_ys__n12872_inv_
.sym 34229 $abc$63045$new_ys__n44_
.sym 34230 rvsoc.data_adrs[1]
.sym 34233 rvsoc.code_adrs[31]
.sym 34234 $abc$63045$new_n4072_
.sym 34235 $abc$63045$new_ys__n4261_
.sym 34236 rvsoc.mem_vdata[15][26]
.sym 34237 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 34238 rvsoc.clkn
.sym 34240 $abc$63045$new_n6140_
.sym 34241 $abc$63045$new_n5350_
.sym 34242 $abc$63045$new_n5367_
.sym 34243 $abc$63045$new_n5415_
.sym 34244 $abc$63045$new_n5413_
.sym 34245 $abc$63045$new_n5425_
.sym 34246 $abc$63045$new_n5401_
.sym 34247 $abc$63045$new_n5333_
.sym 34248 rvsoc.code_adrs[29]
.sym 34249 $abc$63045$new_n5291_
.sym 34250 $abc$63045$new_ys__n7008_
.sym 34253 $abc$63045$new_n5055_
.sym 34254 $abc$63045$new_n3120_
.sym 34255 rvsoc.cpu0.E_funct3[1]
.sym 34257 rvsoc.mem_vdata[15][22]
.sym 34260 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 34261 rvsoc.code_adrs[29]
.sym 34263 rvsoc.data_wdata[25]
.sym 34264 $abc$63045$new_ys__n11298_
.sym 34267 $abc$63045$new_n5391_
.sym 34268 rvsoc.cpu0.umul_lolo[5]
.sym 34269 $abc$63045$new_n5500_
.sym 34270 rvsoc.cpu0.E_op1[31]
.sym 34271 rvsoc.mem_vdata[5][12]
.sym 34274 rvsoc.cpu0.E_op1[31]
.sym 34286 rvsoc.spi0.status[26]
.sym 34287 $abc$63045$new_n5057_
.sym 34288 $abc$63045$new_ys__n527_
.sym 34289 $abc$63045$new_ys__n7747_
.sym 34292 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 34299 rvsoc.spi0.status[30]
.sym 34300 $abc$63045$new_ys__n11772_
.sym 34301 $abc$63045$new_ys__n7751_
.sym 34302 $abc$63045$new_ys__n2208_
.sym 34304 rvsoc.cpu0.E_funct3[1]
.sym 34306 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 34307 rvsoc.resetn
.sym 34308 $abc$63045$new_ys__n2203_
.sym 34309 rvsoc.cpu0.E_funct3[0]
.sym 34312 $abc$63045$new_ys__n2405_inv_
.sym 34314 rvsoc.spi0.status[30]
.sym 34315 $abc$63045$new_ys__n527_
.sym 34320 rvsoc.cpu0.E_funct3[0]
.sym 34322 rvsoc.cpu0.E_funct3[1]
.sym 34326 $abc$63045$new_n5057_
.sym 34328 $abc$63045$new_ys__n7751_
.sym 34334 $abc$63045$new_ys__n11772_
.sym 34335 $abc$63045$new_ys__n2405_inv_
.sym 34339 rvsoc.cpu0.E_funct3[1]
.sym 34341 rvsoc.cpu0.E_funct3[0]
.sym 34346 $abc$63045$new_ys__n7747_
.sym 34347 $abc$63045$new_n5057_
.sym 34351 $abc$63045$new_ys__n527_
.sym 34353 rvsoc.spi0.status[26]
.sym 34356 $abc$63045$new_ys__n2208_
.sym 34357 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 34358 rvsoc.resetn
.sym 34359 $abc$63045$new_ys__n2203_
.sym 34360 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 34361 rvsoc.clkn
.sym 34363 $abc$63045$new_n5362_
.sym 34364 rvsoc.cpu0.E_funct3[2]
.sym 34365 $abc$63045$new_n5349_
.sym 34366 $abc$63045$new_n5399_
.sym 34367 $abc$63045$new_n5423_
.sym 34368 $abc$63045$new_n5336_
.sym 34369 $abc$63045$new_n6135_
.sym 34370 $abc$63045$new_n5404_
.sym 34371 $abc$63045$new_ys__n7747_
.sym 34373 $abc$63045$new_n5096_
.sym 34374 $abc$63045$new_ys__n3333_inv_
.sym 34375 $abc$63045$new_ys__n2143_inv_
.sym 34376 rvsoc.data_adrs[3]
.sym 34377 rvsoc.mem_vdata[1][18]
.sym 34379 rvsoc.mem_vdata[15][9]
.sym 34380 $abc$63045$new_ys__n2256_
.sym 34382 $abc$63045$new_ys__n7738_
.sym 34383 $abc$63045$new_ys__n7758_
.sym 34384 rvsoc.data_adrs[3]
.sym 34385 $abc$63045$new_ys__n2852_
.sym 34386 $abc$63045$new_n5171_
.sym 34387 $abc$63045$new_n5373_
.sym 34388 $abc$63045$new_n5423_
.sym 34389 rvsoc.data_wdata[9]
.sym 34390 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 34391 $abc$63045$new_n5386_
.sym 34392 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 34393 rvsoc.resetn
.sym 34394 $abc$63045$new_n5404_
.sym 34396 rvsoc.code_adrs[3]
.sym 34397 $abc$63045$new_n5333_
.sym 34398 rvsoc.cpu0.mulhu_val[0]
.sym 34404 $abc$63045$new_n5334_
.sym 34405 $abc$63045$new_n5095_
.sym 34412 $abc$63045$new_n6140_
.sym 34413 $abc$63045$new_n5095_
.sym 34414 $abc$63045$new_n5499_
.sym 34415 $abc$63045$new_n6139_
.sym 34417 $abc$63045$new_n5456_
.sym 34418 $abc$63045$new_n5404_
.sym 34419 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[0]
.sym 34420 rvsoc.cpu0.mul_val[22]
.sym 34422 rvsoc.cpu0.mulhu_val[0]
.sym 34423 rvsoc.cpu0.mul_val[18]
.sym 34425 $abc$63045$new_n5336_
.sym 34427 $abc$63045$new_n5435_
.sym 34428 rvsoc.cpu0.umul_lolo[5]
.sym 34429 $abc$63045$new_n5500_
.sym 34430 rvsoc.cpu0.E_op1[31]
.sym 34431 $abc$63045$new_n5096_
.sym 34434 $abc$63045$new_n5457_
.sym 34435 $abc$63045$new_n5405_
.sym 34437 $abc$63045$new_n5095_
.sym 34439 rvsoc.cpu0.mul_val[22]
.sym 34440 $abc$63045$new_n5336_
.sym 34445 rvsoc.cpu0.umul_lolo[5]
.sym 34449 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[0]
.sym 34451 rvsoc.cpu0.mulhu_val[0]
.sym 34452 rvsoc.cpu0.E_op1[31]
.sym 34455 $abc$63045$new_n6140_
.sym 34456 $abc$63045$new_n6139_
.sym 34458 $abc$63045$new_n5096_
.sym 34461 $abc$63045$new_n5500_
.sym 34462 $abc$63045$new_n5499_
.sym 34463 $abc$63045$new_n5334_
.sym 34464 $abc$63045$new_n5435_
.sym 34467 $abc$63045$new_n5095_
.sym 34468 $abc$63045$new_n5096_
.sym 34469 $abc$63045$new_n5404_
.sym 34470 $abc$63045$new_n5405_
.sym 34473 $abc$63045$new_n5095_
.sym 34474 $abc$63045$new_n5336_
.sym 34476 rvsoc.cpu0.mul_val[18]
.sym 34479 $abc$63045$new_n5457_
.sym 34480 $abc$63045$new_n5334_
.sym 34481 $abc$63045$new_n5435_
.sym 34482 $abc$63045$new_n5456_
.sym 34483 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 34484 rvsoc.clka
.sym 34486 $abc$63045$new_n5386_
.sym 34487 $abc$63045$new_n5391_
.sym 34488 $abc$63045$new_n6122_
.sym 34489 $abc$63045$new_n5392_
.sym 34490 $abc$63045$new_n5352_
.sym 34491 $abc$63045$new_n6099_
.sym 34492 $abc$63045$new_n5373_
.sym 34493 $abc$63045$new_n5390_
.sym 34497 rvsoc.data_wdata[8]
.sym 34498 rvsoc.data_wst[3]
.sym 34499 $abc$63045$new_n6108_
.sym 34500 rvsoc.cpu0.D_insn_typ[12]
.sym 34503 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 34504 $abc$63045$new_ys__n2556_inv_
.sym 34505 $abc$63045$new_ys__n527_
.sym 34506 rvsoc.cpu0.D_funct3[2]
.sym 34507 rvsoc.cpu0.E_funct3[2]
.sym 34508 rvsoc.data_adrs[2]
.sym 34511 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 34512 $abc$63045$new_n5399_
.sym 34513 $abc$63045$new_n5435_
.sym 34514 $abc$63045$new_ys__n3457_
.sym 34515 $abc$63045$new_n5413_
.sym 34516 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 34517 $abc$63045$new_n5096_
.sym 34518 rvsoc.code_adrs[31]
.sym 34519 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[24]
.sym 34520 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[31]
.sym 34521 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 34527 $abc$63045$new_n5378_
.sym 34528 $abc$63045$new_n5096_
.sym 34529 $abc$63045$new_ys__n41_inv_
.sym 34530 $abc$63045$new_n5379_
.sym 34536 $abc$63045$new_n5096_
.sym 34537 $abc$63045$new_ys__n3457_
.sym 34539 rvsoc.cpu0.E_funct3[0]
.sym 34541 $abc$63045$new_n6135_
.sym 34542 rvsoc.cpu0.E_funct3[1]
.sym 34544 rvsoc.cpu0.E_insn_typ[6]
.sym 34545 $abc$63045$new_n5095_
.sym 34549 $abc$63045$new_n5084_
.sym 34551 $abc$63045$new_ys__n2143_inv_
.sym 34552 rvsoc.cpu0.E_insn[25]
.sym 34553 rvsoc.cpu0.E_op2[31]
.sym 34554 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[11]
.sym 34555 $abc$63045$new_n6134_
.sym 34556 $abc$63045$new_n6099_
.sym 34557 $abc$63045$new_n6133_
.sym 34558 $abc$63045$new_n6138_
.sym 34560 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[11]
.sym 34561 rvsoc.cpu0.E_op2[31]
.sym 34566 rvsoc.cpu0.E_funct3[0]
.sym 34567 $abc$63045$new_n5084_
.sym 34568 $abc$63045$new_ys__n2143_inv_
.sym 34569 rvsoc.cpu0.E_funct3[1]
.sym 34572 $abc$63045$new_n6099_
.sym 34573 $abc$63045$new_n5096_
.sym 34574 $abc$63045$new_n5095_
.sym 34578 $abc$63045$new_n5096_
.sym 34579 $abc$63045$new_n6138_
.sym 34580 $abc$63045$new_ys__n3457_
.sym 34581 $abc$63045$new_n5095_
.sym 34584 $abc$63045$new_n5096_
.sym 34585 $abc$63045$new_n6133_
.sym 34586 $abc$63045$new_n5095_
.sym 34587 $abc$63045$new_ys__n3457_
.sym 34590 $abc$63045$new_n6135_
.sym 34592 $abc$63045$new_n6134_
.sym 34593 $abc$63045$new_n5096_
.sym 34596 $abc$63045$new_n5378_
.sym 34597 $abc$63045$new_n5096_
.sym 34598 $abc$63045$new_n5095_
.sym 34599 $abc$63045$new_n5379_
.sym 34603 $abc$63045$new_ys__n41_inv_
.sym 34604 rvsoc.cpu0.E_insn_typ[6]
.sym 34605 rvsoc.cpu0.E_insn[25]
.sym 34609 $abc$63045$new_n6131_
.sym 34610 $abc$63045$new_n6102_
.sym 34611 $abc$63045$new_n6088_
.sym 34612 $abc$63045$new_n6128_
.sym 34613 $abc$63045$new_n6105_
.sym 34614 $abc$63045$new_n6092_
.sym 34615 $abc$63045$new_n6133_
.sym 34616 $abc$63045$new_n6138_
.sym 34617 rvsoc.code_adrs[12]
.sym 34618 rvsoc.code_adrs[11]
.sym 34620 rvsoc.uart0.status[11]
.sym 34621 $abc$63045$new_n5389_
.sym 34622 rvsoc.data_wdata[10]
.sym 34623 $abc$63045$new_ys__n3457_
.sym 34624 $abc$63045$new_n5093_
.sym 34625 rvsoc.mem_vdata[15][26]
.sym 34626 $abc$63045$new_ys__n3046_inv_
.sym 34627 $abc$63045$new_ys__n44_
.sym 34628 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[11]
.sym 34629 $abc$63045$new_n5578_
.sym 34630 rvsoc.uart0.div[10]
.sym 34633 rvsoc.cpu0.mulhu_val[12]
.sym 34634 $abc$63045$new_n5362_
.sym 34635 $abc$63045$new_ys__n7014_
.sym 34636 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[12]
.sym 34638 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 34639 $abc$63045$new_ys__n11299_inv_
.sym 34640 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[11]
.sym 34641 rvsoc.cpu0.mulhu_val[13]
.sym 34642 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[12]
.sym 34643 $abc$63045$new_ys__n7000_inv_
.sym 34644 $abc$63045$new_n5084_
.sym 34650 rvsoc.cpu0.E_op2[31]
.sym 34651 $abc$63045$new_n5096_
.sym 34652 $abc$63045$new_n5096_
.sym 34655 $abc$63045$new_n5203_
.sym 34656 $abc$63045$new_n6093_
.sym 34659 $abc$63045$new_n5095_
.sym 34660 rvsoc.cpu0.E_funct3[1]
.sym 34661 $abc$63045$new_n5084_
.sym 34662 rvsoc.cpu0.E_funct3[0]
.sym 34663 $abc$63045$new_ys__n2143_inv_
.sym 34664 $abc$63045$new_ys__n6999_inv_
.sym 34667 $abc$63045$new_n6102_
.sym 34668 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[2]
.sym 34669 $abc$63045$new_ys__n7000_inv_
.sym 34670 $abc$63045$new_ys__n3457_
.sym 34674 $abc$63045$new_ys__n3457_
.sym 34675 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[1]
.sym 34676 $abc$63045$new_n6088_
.sym 34677 $abc$63045$new_n6128_
.sym 34679 $abc$63045$new_n6092_
.sym 34684 $abc$63045$new_n5096_
.sym 34685 $abc$63045$new_n5095_
.sym 34686 $abc$63045$new_n6088_
.sym 34689 rvsoc.cpu0.E_funct3[0]
.sym 34690 $abc$63045$new_n5084_
.sym 34691 rvsoc.cpu0.E_funct3[1]
.sym 34692 $abc$63045$new_ys__n2143_inv_
.sym 34695 $abc$63045$new_n5096_
.sym 34696 $abc$63045$new_ys__n3457_
.sym 34697 $abc$63045$new_n5095_
.sym 34698 $abc$63045$new_n6102_
.sym 34701 $abc$63045$new_n5096_
.sym 34702 $abc$63045$new_n6093_
.sym 34703 $abc$63045$new_n5203_
.sym 34704 $abc$63045$new_ys__n3457_
.sym 34707 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[1]
.sym 34708 $abc$63045$new_n5096_
.sym 34709 rvsoc.cpu0.E_op2[31]
.sym 34710 $abc$63045$new_ys__n6999_inv_
.sym 34713 $abc$63045$new_ys__n3457_
.sym 34714 $abc$63045$new_n6128_
.sym 34715 $abc$63045$new_n5096_
.sym 34716 $abc$63045$new_n5095_
.sym 34719 $abc$63045$new_n6092_
.sym 34720 $abc$63045$new_n5096_
.sym 34721 $abc$63045$new_n5095_
.sym 34725 $abc$63045$new_n5096_
.sym 34726 rvsoc.cpu0.E_op2[31]
.sym 34727 $abc$63045$new_ys__n7000_inv_
.sym 34728 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[2]
.sym 34733 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[1]
.sym 34734 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[2]
.sym 34735 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[3]
.sym 34736 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[4]
.sym 34737 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[5]
.sym 34738 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[6]
.sym 34739 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[7]
.sym 34743 $abc$63045$new_ys__n7006_
.sym 34744 rvsoc.cpu0.mul_val[22]
.sym 34745 $abc$63045$new_ys__n7001_inv_
.sym 34746 $abc$63045$new_n6129_
.sym 34747 rvsoc.cpu0.mul_val[18]
.sym 34748 rvsoc.cpu0.E_funct3[1]
.sym 34749 $abc$63045$new_ys__n7022_inv_
.sym 34750 rvsoc.cpu0.E_funct3[0]
.sym 34751 $abc$63045$new_n5203_
.sym 34752 rvsoc.cpu0.D_insn_typ[0]
.sym 34753 rvsoc.data_wdata[12]
.sym 34754 rvsoc.cpu0.D_op3[2]
.sym 34755 rvsoc.cpu0.D_op1[4]
.sym 34756 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[11]
.sym 34757 $abc$63045$new_n5093_
.sym 34758 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[12]
.sym 34759 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[17]
.sym 34760 $abc$63045$new_ys__n11268_
.sym 34761 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[18]
.sym 34763 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[7]
.sym 34764 $abc$63045$new_ys__n3042_inv_
.sym 34766 rvsoc.cpu0.E_op1[31]
.sym 34767 $abc$63045$new_ys__n7029_inv_
.sym 34774 $abc$63045$new_n5096_
.sym 34777 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[18]
.sym 34780 $abc$63045$new_ys__n7013_
.sym 34782 $abc$63045$new_n5096_
.sym 34783 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[17]
.sym 34784 $abc$63045$new_n5417_
.sym 34785 $abc$63045$new_n5413_
.sym 34786 rvsoc.cpu0.E_op2[31]
.sym 34787 $abc$63045$new_ys__n7020_inv_
.sym 34788 $abc$63045$new_ys__n7015_
.sym 34790 $abc$63045$new_n5419_
.sym 34791 $abc$63045$new_ys__n7012_
.sym 34792 $abc$63045$new_n5093_
.sym 34793 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[22]
.sym 34796 $abc$63045$new_ys__n7016_inv_
.sym 34797 $abc$63045$new_ys__n3457_
.sym 34803 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[14]
.sym 34804 $abc$63045$new_ys__n7006_
.sym 34807 $abc$63045$new_n5096_
.sym 34808 $abc$63045$new_ys__n7006_
.sym 34809 $abc$63045$new_ys__n3457_
.sym 34812 $abc$63045$new_ys__n3457_
.sym 34813 $abc$63045$new_ys__n7012_
.sym 34814 $abc$63045$new_n5096_
.sym 34818 $abc$63045$new_ys__n7015_
.sym 34819 $abc$63045$new_n5096_
.sym 34820 rvsoc.cpu0.E_op2[31]
.sym 34821 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[17]
.sym 34824 $abc$63045$new_n5093_
.sym 34825 rvsoc.cpu0.E_op2[31]
.sym 34826 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[14]
.sym 34827 $abc$63045$new_ys__n7012_
.sym 34830 $abc$63045$new_n5096_
.sym 34831 $abc$63045$new_n5413_
.sym 34832 $abc$63045$new_n5417_
.sym 34833 $abc$63045$new_n5419_
.sym 34836 $abc$63045$new_n5096_
.sym 34837 rvsoc.cpu0.E_op2[31]
.sym 34838 $abc$63045$new_ys__n7020_inv_
.sym 34839 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[22]
.sym 34842 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[18]
.sym 34843 $abc$63045$new_n5096_
.sym 34844 rvsoc.cpu0.E_op2[31]
.sym 34845 $abc$63045$new_ys__n7016_inv_
.sym 34848 $abc$63045$new_ys__n7013_
.sym 34850 $abc$63045$new_ys__n3457_
.sym 34851 $abc$63045$new_n5096_
.sym 34855 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[8]
.sym 34856 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[9]
.sym 34857 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[10]
.sym 34858 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[11]
.sym 34859 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[12]
.sym 34860 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[13]
.sym 34861 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[14]
.sym 34862 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[15]
.sym 34863 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[6]
.sym 34865 rvsoc.data_wdata[28]
.sym 34866 rvsoc.cpu0.D_op2[11]
.sym 34867 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[2]
.sym 34868 $abc$63045$new_n5302_
.sym 34869 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 34870 rvsoc.cpu0.mulhu_val[3]
.sym 34871 $abc$63045$new_n4956_
.sym 34872 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 34873 $PACKER_VCC_NET
.sym 34874 rvsoc.cpu0.mulhu_val[7]
.sym 34875 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[3]
.sym 34876 $abc$63045$new_ys__n7013_
.sym 34877 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[4]
.sym 34878 rvsoc.cpu0.D_insn[9]
.sym 34879 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[22]
.sym 34880 rvsoc.data_wdata[9]
.sym 34881 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[10]
.sym 34882 rvsoc.cpu0.mulhu_val[0]
.sym 34883 rvsoc.cpu0.D_insn_typ[12]
.sym 34884 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 34885 $abc$63045$new_n5333_
.sym 34886 rvsoc.cpu0.D_op1[1]
.sym 34887 rvsoc.cpu0.D_op1[7]
.sym 34888 $abc$63045$new_n5423_
.sym 34889 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[8]
.sym 34890 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[29]
.sym 34896 $abc$63045$new_n5346_
.sym 34898 $abc$63045$new_n5096_
.sym 34899 $abc$63045$new_n5423_
.sym 34900 $abc$63045$new_ys__n7013_
.sym 34901 $abc$63045$new_n5370_
.sym 34903 $abc$63045$new_n5333_
.sym 34904 $abc$63045$new_n5362_
.sym 34906 $abc$63045$new_n5344_
.sym 34907 $abc$63045$new_n5368_
.sym 34908 $abc$63045$new_ys__n3457_
.sym 34911 $abc$63045$new_n5429_
.sym 34912 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[8]
.sym 34914 rvsoc.cpu0.E_op2[31]
.sym 34916 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 34917 $abc$63045$new_n5093_
.sym 34919 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[15]
.sym 34920 $abc$63045$new_n5427_
.sym 34922 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[10]
.sym 34924 $abc$63045$new_ys__n7006_
.sym 34925 $abc$63045$new_ys__n7008_
.sym 34927 rvsoc.cpu0.D_op1[13]
.sym 34929 $abc$63045$new_ys__n7013_
.sym 34930 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[15]
.sym 34931 rvsoc.cpu0.E_op2[31]
.sym 34932 $abc$63045$new_n5093_
.sym 34936 rvsoc.cpu0.D_op1[13]
.sym 34941 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[8]
.sym 34942 $abc$63045$new_ys__n7006_
.sym 34943 rvsoc.cpu0.E_op2[31]
.sym 34944 $abc$63045$new_n5093_
.sym 34948 $abc$63045$new_n5096_
.sym 34949 $abc$63045$new_ys__n3457_
.sym 34950 $abc$63045$new_ys__n7008_
.sym 34953 $abc$63045$new_n5429_
.sym 34954 $abc$63045$new_n5423_
.sym 34955 $abc$63045$new_n5096_
.sym 34956 $abc$63045$new_n5427_
.sym 34959 $abc$63045$new_n5093_
.sym 34960 rvsoc.cpu0.E_op2[31]
.sym 34961 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[10]
.sym 34962 $abc$63045$new_ys__n7008_
.sym 34965 $abc$63045$new_n5096_
.sym 34966 $abc$63045$new_n5362_
.sym 34967 $abc$63045$new_n5368_
.sym 34968 $abc$63045$new_n5370_
.sym 34971 $abc$63045$new_n5333_
.sym 34972 $abc$63045$new_n5346_
.sym 34973 $abc$63045$new_n5344_
.sym 34974 $abc$63045$new_n5096_
.sym 34975 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 34976 rvsoc.clka
.sym 34977 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 34978 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[16]
.sym 34979 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[17]
.sym 34980 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[18]
.sym 34981 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[19]
.sym 34982 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[20]
.sym 34983 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[21]
.sym 34984 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[22]
.sym 34985 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[23]
.sym 34986 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[14]
.sym 34987 rvsoc.cpu0.umul_lhhl[1]
.sym 34988 rvsoc.spi0.status[30]
.sym 34989 rvsoc.data_wdata[20]
.sym 34990 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[15]
.sym 34991 rvsoc.cpu0.umul_lhhl[2]
.sym 34992 rvsoc.cpu0.D_sysidx[1]
.sym 34993 rvsoc.cpu0.D_op2[8]
.sym 34994 rvsoc.cpu0.E_op1[13]
.sym 34995 $abc$63045$new_n5093_
.sym 34996 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[13]
.sym 34997 rvsoc.cpu0.D_insn_typ[11]
.sym 34998 rvsoc.cpu0.D_op1[19]
.sym 35000 rvsoc.cpu0.D_op2[10]
.sym 35001 rvsoc.cpu0.umul_lhhl[6]
.sym 35002 rvsoc.cpu0.F_insn[10]
.sym 35003 rvsoc.cpu0.D_op1[4]
.sym 35004 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[31]
.sym 35005 $abc$63045$new_n5096_
.sym 35006 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[24]
.sym 35007 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 35009 rvsoc.cpu0.mulhu_val[25]
.sym 35010 rvsoc.cpu0.mulhu_val[14]
.sym 35011 rvsoc.cpu0.D_insn[10]
.sym 35012 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 35013 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[18]
.sym 35020 $abc$63045$new_ys__n3457_
.sym 35021 rvsoc.data_wdata[27]
.sym 35023 $abc$63045$new_ys__n2887_
.sym 35026 $abc$63045$new_ys__n3341_inv_
.sym 35029 $abc$63045$new_n5096_
.sym 35030 $abc$63045$new_n5093_
.sym 35031 $abc$63045$new_ys__n2887_
.sym 35032 $abc$63045$new_n5327_
.sym 35033 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[7]
.sym 35034 $abc$63045$new_ys__n7005_
.sym 35035 rvsoc.data_wdata[23]
.sym 35036 $abc$63045$new_n5302_
.sym 35037 $abc$63045$new_n5329_
.sym 35038 $abc$63045$new_ys__n3343_inv_
.sym 35039 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 35040 $abc$63045$new_ys__n3327_inv_
.sym 35042 rvsoc.cpu0.E_op2[31]
.sym 35043 $abc$63045$new_ys__n3323_inv_
.sym 35044 rvsoc.data_wdata[18]
.sym 35046 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 35047 $abc$63045$new_ys__n3333_inv_
.sym 35048 rvsoc.data_wdata[28]
.sym 35050 rvsoc.data_wdata[20]
.sym 35052 $abc$63045$new_ys__n2887_
.sym 35053 $abc$63045$new_ys__n3333_inv_
.sym 35054 rvsoc.data_wdata[23]
.sym 35058 $abc$63045$new_n5096_
.sym 35059 $abc$63045$new_n5327_
.sym 35060 $abc$63045$new_n5302_
.sym 35061 $abc$63045$new_n5329_
.sym 35065 $abc$63045$new_ys__n3457_
.sym 35066 $abc$63045$new_ys__n7005_
.sym 35067 $abc$63045$new_n5096_
.sym 35070 $abc$63045$new_ys__n2887_
.sym 35072 $abc$63045$new_ys__n3343_inv_
.sym 35073 rvsoc.data_wdata[28]
.sym 35076 $abc$63045$new_ys__n2887_
.sym 35078 rvsoc.data_wdata[18]
.sym 35079 $abc$63045$new_ys__n3323_inv_
.sym 35082 rvsoc.cpu0.E_op2[31]
.sym 35083 $abc$63045$new_ys__n7005_
.sym 35084 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[7]
.sym 35085 $abc$63045$new_n5093_
.sym 35088 rvsoc.data_wdata[27]
.sym 35089 $abc$63045$new_ys__n3341_inv_
.sym 35090 $abc$63045$new_ys__n2887_
.sym 35094 $abc$63045$new_ys__n3327_inv_
.sym 35095 rvsoc.data_wdata[20]
.sym 35096 $abc$63045$new_ys__n2887_
.sym 35098 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 35099 rvsoc.clka
.sym 35100 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 35101 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[24]
.sym 35102 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[25]
.sym 35103 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[26]
.sym 35104 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[27]
.sym 35105 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[28]
.sym 35106 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[29]
.sym 35107 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[30]
.sym 35108 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[31]
.sym 35109 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[22]
.sym 35110 rvsoc.cpu0.umul_lhhl[9]
.sym 35112 rvsoc.data_wdata[23]
.sym 35113 rvsoc.uart0.rx_divcnt[9]
.sym 35114 rvsoc.cpu0.umul_lhhl[9]
.sym 35115 rvsoc.data_wdata[27]
.sym 35116 rvsoc.cpu0.D_op1[25]
.sym 35117 rvsoc.cpu0.D_op3[25]
.sym 35118 rvsoc.cpu0.D_insn_typ[0]
.sym 35120 rvsoc.data_wdata[14]
.sym 35121 rvsoc.cpu0.D_op3[28]
.sym 35122 rvsoc.cpu0.umul_lhhl[11]
.sym 35123 rvsoc.cpu0.D_op3[18]
.sym 35124 $abc$63045$new_n4010_
.sym 35125 rvsoc.uart0.rx_divcnt[7]
.sym 35126 rvsoc.cpu0.mulhu_val[10]
.sym 35128 rvsoc.cpu0.D_insn_typ[1]
.sym 35129 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[24]
.sym 35130 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 35131 $abc$63045$new_ys__n7014_
.sym 35132 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 35133 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[14]
.sym 35134 rvsoc.cpu0.mulhu_val[24]
.sym 35135 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[23]
.sym 35136 rvsoc.cpu0.D_op1[16]
.sym 35145 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[19]
.sym 35146 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[20]
.sym 35147 rvsoc.cpu0.mulhu_val[7]
.sym 35149 $abc$63045$new_ys__n7023_
.sym 35151 $abc$63045$new_ys__n7017_
.sym 35152 rvsoc.cpu0.E_op2[31]
.sym 35153 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[7]
.sym 35154 $abc$63045$new_ys__n7018_
.sym 35155 rvsoc.cpu0.E_add12[8]
.sym 35156 $abc$63045$new_ys__n7026_
.sym 35162 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[28]
.sym 35163 rvsoc.cpu0.add_op12[10]
.sym 35164 rvsoc.cpu0.E_add12[10]
.sym 35167 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[25]
.sym 35169 $abc$63045$new_n5093_
.sym 35170 rvsoc.cpu0.E_op1[10]
.sym 35171 rvsoc.cpu0.E_op1[8]
.sym 35172 rvsoc.cpu0.E_op1[31]
.sym 35176 rvsoc.cpu0.E_op2[31]
.sym 35177 $abc$63045$new_ys__n7017_
.sym 35178 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[19]
.sym 35181 rvsoc.cpu0.E_op1[31]
.sym 35182 rvsoc.cpu0.E_add12[10]
.sym 35183 rvsoc.cpu0.E_op1[10]
.sym 35187 $abc$63045$new_n5093_
.sym 35188 rvsoc.cpu0.E_op2[31]
.sym 35189 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[25]
.sym 35190 $abc$63045$new_ys__n7023_
.sym 35193 rvsoc.cpu0.E_op2[31]
.sym 35194 $abc$63045$new_n5093_
.sym 35195 $abc$63045$new_ys__n7026_
.sym 35196 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[28]
.sym 35199 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[20]
.sym 35200 rvsoc.cpu0.E_op2[31]
.sym 35202 $abc$63045$new_ys__n7018_
.sym 35206 rvsoc.cpu0.E_add12[8]
.sym 35207 rvsoc.cpu0.E_op1[31]
.sym 35208 rvsoc.cpu0.E_op1[8]
.sym 35214 rvsoc.cpu0.add_op12[10]
.sym 35217 rvsoc.cpu0.E_op1[31]
.sym 35219 rvsoc.cpu0.mulhu_val[7]
.sym 35220 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[7]
.sym 35221 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 35222 rvsoc.clka
.sym 35224 rvsoc.uart0.rx_divcnt[4]
.sym 35225 rvsoc.uart0.rx_divcnt[8]
.sym 35226 rvsoc.uart0.rx_divcnt[6]
.sym 35227 rvsoc.uart0.rx_divcnt[14]
.sym 35228 rvsoc.uart0.rx_divcnt[12]
.sym 35229 rvsoc.uart0.rx_divcnt[11]
.sym 35230 rvsoc.uart0.rx_divcnt[7]
.sym 35231 rvsoc.uart0.rx_divcnt[2]
.sym 35233 rvsoc.cpu0.umul_lhhl[17]
.sym 35234 rvsoc.mem_vdata[5][9]
.sym 35237 $abc$63045$new_ys__n7017_
.sym 35238 rvsoc.cpu0.E_op1[13]
.sym 35239 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[7]
.sym 35240 rvsoc.uart0.status[0]
.sym 35241 $abc$63045$new_ys__n11270_
.sym 35242 rvsoc.cpu0.E_op1[13]
.sym 35243 rvsoc.cpu0.D_insn_typ[0]
.sym 35244 rvsoc.cpu0.umul_lhhl[23]
.sym 35245 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[5]
.sym 35246 rvsoc.cpu0.umul_lhhl[16]
.sym 35247 $abc$63045$new_ys__n7016_inv_
.sym 35248 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[11]
.sym 35249 rvsoc.cpu0.add_op12[10]
.sym 35250 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[12]
.sym 35251 $abc$63045$new_ys__n7029_inv_
.sym 35252 $abc$63045$new_ys__n11268_
.sym 35253 rvsoc.data_wdata[18]
.sym 35254 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[20]
.sym 35255 rvsoc.data_wdata[6]
.sym 35256 rvsoc.cpu0.D_op1[7]
.sym 35257 rvsoc.cpu0.mulhu_val[20]
.sym 35258 rvsoc.cpu0.E_op1[31]
.sym 35259 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 35265 rvsoc.cpu0.E_op1[31]
.sym 35267 $abc$63045$new_n4956_
.sym 35268 rvsoc.cpu0.mulhu_val[20]
.sym 35269 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[10]
.sym 35270 $abc$63045$new_ys__n5664_
.sym 35272 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[25]
.sym 35273 rvsoc.uart0.txbfr[2]
.sym 35275 $abc$63045$new_n4956_
.sym 35279 rvsoc.cpu0.mulhu_val[25]
.sym 35280 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[20]
.sym 35281 p09
.sym 35282 $abc$63045$new_n4954_
.sym 35283 rvsoc.uart0.txbfr[1]
.sym 35284 rvsoc.cpu0.E_op1[31]
.sym 35285 rvsoc.data_wdata[0]
.sym 35286 rvsoc.cpu0.mulhu_val[10]
.sym 35287 rvsoc.cpu0.mulhu_val[14]
.sym 35288 rvsoc.cpu0.mulhu_val[28]
.sym 35293 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[14]
.sym 35296 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[28]
.sym 35298 rvsoc.uart0.txbfr[1]
.sym 35299 $abc$63045$new_n4956_
.sym 35300 p09
.sym 35301 $abc$63045$new_n4954_
.sym 35304 rvsoc.cpu0.E_op1[31]
.sym 35305 rvsoc.cpu0.mulhu_val[14]
.sym 35306 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[14]
.sym 35310 $abc$63045$new_n4956_
.sym 35311 $abc$63045$new_ys__n5664_
.sym 35313 rvsoc.uart0.txbfr[2]
.sym 35316 rvsoc.cpu0.mulhu_val[10]
.sym 35318 rvsoc.cpu0.E_op1[31]
.sym 35319 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[10]
.sym 35322 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[20]
.sym 35323 rvsoc.cpu0.E_op1[31]
.sym 35325 rvsoc.cpu0.mulhu_val[20]
.sym 35329 rvsoc.data_wdata[0]
.sym 35330 $abc$63045$new_n4954_
.sym 35331 rvsoc.uart0.txbfr[1]
.sym 35334 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[28]
.sym 35335 rvsoc.cpu0.mulhu_val[28]
.sym 35337 rvsoc.cpu0.E_op1[31]
.sym 35340 rvsoc.cpu0.mulhu_val[25]
.sym 35341 rvsoc.cpu0.E_op1[31]
.sym 35342 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[25]
.sym 35345 rvsoc.clkn
.sym 35346 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 35347 rvsoc.uart0.rx_divcnt[19]
.sym 35348 rvsoc.uart0.rx_divcnt[10]
.sym 35349 rvsoc.uart0.rx_divcnt[17]
.sym 35350 rvsoc.uart0.rx_divcnt[18]
.sym 35351 rvsoc.uart0.rx_divcnt[16]
.sym 35352 $abc$63045$new_ys__n7981_inv_
.sym 35353 rvsoc.uart0.rx_divcnt[23]
.sym 35354 rvsoc.uart0.rx_divcnt[21]
.sym 35356 rvsoc.cpu0.umul_lhhl[25]
.sym 35357 $abc$63045$new_ys__n1271_
.sym 35359 rvsoc.cpu0.umul_lhhl[30]
.sym 35360 rvsoc.cpu0.D_insn[21]
.sym 35361 rvsoc.cpu0.D_insn[9]
.sym 35362 rvsoc.cpu0.E_insn_typ[8]
.sym 35363 $abc$63045$new_n4956_
.sym 35364 rvsoc.cpu0.mulhu_val[7]
.sym 35367 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 35368 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[25]
.sym 35369 rvsoc.cpu0.D_op2[6]
.sym 35370 $abc$63045$new_ys__n7007_
.sym 35371 rvsoc.cpu0.D_op2[24]
.sym 35373 rvsoc.cpu0.D_op1[1]
.sym 35374 rvsoc.cpu0.mulhu_val[28]
.sym 35375 rvsoc.cpu0.D_insn_typ[12]
.sym 35376 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 35378 rvsoc.resetn
.sym 35379 rvsoc.uart0.rx_divcnt[20]
.sym 35380 rvsoc.cpu0.D_op1[1]
.sym 35381 rvsoc.cpu0.D_op1[14]
.sym 35382 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[28]
.sym 35388 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[8]
.sym 35389 rvsoc.cpu0.F_insn[12]
.sym 35390 $abc$63045$new_n4010_
.sym 35392 $abc$63045$auto$alumacc.cc:491:replace_alu$3154[31]
.sym 35394 $abc$63045$new_n5093_
.sym 35396 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[20]
.sym 35397 $abc$63045$new_ys__n2234_inv_
.sym 35399 $abc$63045$new_ys__n7021_
.sym 35400 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 35401 rvsoc.cpu0.mulhu_val[8]
.sym 35405 rvsoc.cpu0.E_op2[31]
.sym 35406 rvsoc.cpu0.F_insn[13]
.sym 35407 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[23]
.sym 35409 $abc$63045$new_n5511_
.sym 35410 $abc$63045$new_n5096_
.sym 35412 $abc$63045$new_ys__n11268_
.sym 35414 $abc$63045$new_ys__n525_
.sym 35418 rvsoc.cpu0.E_op1[31]
.sym 35421 $abc$63045$new_n4010_
.sym 35422 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[20]
.sym 35427 $abc$63045$new_n5511_
.sym 35428 $abc$63045$new_n5096_
.sym 35429 $abc$63045$new_ys__n11268_
.sym 35430 $abc$63045$new_n5093_
.sym 35433 $abc$63045$auto$alumacc.cc:491:replace_alu$3154[31]
.sym 35434 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 35435 $abc$63045$new_ys__n2234_inv_
.sym 35436 $abc$63045$new_ys__n525_
.sym 35446 rvsoc.cpu0.F_insn[12]
.sym 35447 rvsoc.cpu0.F_insn[13]
.sym 35451 rvsoc.cpu0.E_op2[31]
.sym 35452 $abc$63045$new_ys__n7021_
.sym 35453 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[23]
.sym 35454 $abc$63045$new_n5093_
.sym 35457 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[8]
.sym 35458 rvsoc.cpu0.E_op1[31]
.sym 35459 rvsoc.cpu0.mulhu_val[8]
.sym 35468 rvsoc.clkn
.sym 35469 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 35470 $abc$63045$new_ys__n7019_
.sym 35471 rvsoc.uart0.rx_divcnt[30]
.sym 35472 rvsoc.uart0.rx_divcnt[26]
.sym 35473 rvsoc.uart0.rx_divcnt[27]
.sym 35474 rvsoc.uart0.rx_divcnt[31]
.sym 35475 rvsoc.uart0.rx_divcnt[13]
.sym 35476 rvsoc.uart0.rx_divcnt[28]
.sym 35477 rvsoc.uart0.rx_divcnt[24]
.sym 35478 rvsoc.cpu0.F_next_pc[4]
.sym 35479 rvsoc.cpu0.E_mul_hihi[9]
.sym 35480 rvsoc.cpu0.E_op1[23]
.sym 35481 $abc$63045$new_ys__n3828_
.sym 35482 rvsoc.uart0.rx_divcnt[20]
.sym 35483 rvsoc.cpu0.F_insn[12]
.sym 35484 rvsoc.cpu0.F_insn[27]
.sym 35485 $abc$63045$new_ys__n7015_
.sym 35486 $abc$63045$new_ys__n7025_
.sym 35487 rvsoc.uart0.rx_divcnt[21]
.sym 35488 $abc$63045$auto$alumacc.cc:491:replace_alu$3154[31]
.sym 35489 rvsoc.cpu0.mulhu_val[8]
.sym 35490 $abc$63045$new_n5093_
.sym 35491 rvsoc.uart0.rx_divcnt[10]
.sym 35492 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[8]
.sym 35493 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[10]
.sym 35494 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 35495 rvsoc.cpu0.D_insn[10]
.sym 35496 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 35497 rvsoc.cpu0.D_insn[31]
.sym 35498 $abc$63045$new_ys__n3457_
.sym 35499 rvsoc.cpu0.F_insn[10]
.sym 35500 $abc$63045$new_ys__n525_
.sym 35501 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 35502 rvsoc.cpu0.D_op1[4]
.sym 35503 rvsoc.cpu0.D_op2[9]
.sym 35504 $PACKER_GND_NET
.sym 35505 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[18]
.sym 35511 $PACKER_GND_NET
.sym 35514 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[2]
.sym 35515 rvsoc.cpu0.E_take_Br
.sym 35516 $abc$63045$new_ys__n3457_
.sym 35517 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[23]
.sym 35519 $abc$63045$new_n2912_
.sym 35523 $abc$63045$new_ys__n2233_
.sym 35525 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[2]
.sym 35529 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 35530 rvsoc.cpu0.E_op1[31]
.sym 35531 $abc$63045$new_ys__n2235_
.sym 35532 $abc$63045$new_n5096_
.sym 35533 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 35534 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[7]
.sym 35535 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[7]
.sym 35537 rvsoc.cpu0.mulhu_val[23]
.sym 35538 $abc$63045$new_ys__n7021_
.sym 35545 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[2]
.sym 35546 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 35547 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[2]
.sym 35552 $abc$63045$new_ys__n2233_
.sym 35553 $abc$63045$new_ys__n2235_
.sym 35556 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 35557 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[7]
.sym 35559 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[7]
.sym 35562 rvsoc.cpu0.mulhu_val[23]
.sym 35563 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[23]
.sym 35564 rvsoc.cpu0.E_op1[31]
.sym 35568 $PACKER_GND_NET
.sym 35575 rvsoc.cpu0.E_take_Br
.sym 35576 $abc$63045$new_n2912_
.sym 35580 $abc$63045$new_ys__n7021_
.sym 35581 $abc$63045$new_n5096_
.sym 35583 $abc$63045$new_ys__n3457_
.sym 35587 $PACKER_GND_NET
.sym 35590 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 35591 rvsoc.clkn
.sym 35593 rvsoc.uart0.rx_bitcnt[1]
.sym 35594 $abc$63045$new_n3338_
.sym 35595 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[1]
.sym 35596 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[31]
.sym 35597 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[6]
.sym 35598 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53327
.sym 35599 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 35600 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[23]
.sym 35601 rvsoc.cpu0.D_funct3[0]
.sym 35602 rvsoc.uart0.rx_divcnt[13]
.sym 35603 $abc$63045$new_ys__n5455_inv_
.sym 35604 rvsoc.cpu0.D_funct3[0]
.sym 35605 rvsoc.cpu0.D_op2[29]
.sym 35606 rvsoc.cpu0.D_insn[25]
.sym 35607 rvsoc.cpu0.D_op2[16]
.sym 35608 rvsoc.uart0.rx_divcnt[27]
.sym 35609 $abc$63045$new_ys__n2234_inv_
.sym 35610 rvsoc.uart0.rx_divcnt[24]
.sym 35611 rvsoc.cpu0.E_take_Br
.sym 35613 rvsoc.cpu0.F_insn[24]
.sym 35614 rvsoc.uart0.rx_divcnt[30]
.sym 35616 rvsoc.cpu0.D_op2[25]
.sym 35617 $abc$63045$new_ys__n2235_
.sym 35618 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 35619 rvsoc.uart0.rx_divcnt[27]
.sym 35620 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[24]
.sym 35621 rvsoc.cpu0.D_insn[15]
.sym 35622 $abc$63045$new_ys__n2842_inv_
.sym 35623 rvsoc.cpu0.D_insn[31]
.sym 35624 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 35625 rvsoc.uart0.rx_bitcnt[2]
.sym 35626 rvsoc.uart0.rx_bitcnt[1]
.sym 35627 rvsoc.cpu0.E_op1[23]
.sym 35628 $abc$63045$new_ys__n525_
.sym 35634 rvsoc.cpu0.F_insn[19]
.sym 35638 rvsoc.cpu0.F_insn[31]
.sym 35640 $abc$63045$new_ys__n2888_
.sym 35642 $abc$63045$new_ys__n2842_inv_
.sym 35645 $abc$63045$new_ys__n525_
.sym 35646 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 35647 $abc$63045$new_ys__n2883_
.sym 35648 rvsoc.resetn
.sym 35651 $abc$63045$new_n3685_
.sym 35659 rvsoc.cpu0.F_insn[10]
.sym 35660 rvsoc.cpu0.cpu_rs2[23]
.sym 35661 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 35665 rvsoc.data_wdata[23]
.sym 35667 $abc$63045$new_ys__n2888_
.sym 35668 rvsoc.cpu0.cpu_rs2[23]
.sym 35669 rvsoc.data_wdata[23]
.sym 35670 $abc$63045$new_n3685_
.sym 35679 $abc$63045$new_ys__n2883_
.sym 35682 rvsoc.resetn
.sym 35686 rvsoc.cpu0.F_insn[19]
.sym 35691 $abc$63045$new_ys__n525_
.sym 35692 $abc$63045$new_ys__n2842_inv_
.sym 35694 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 35703 rvsoc.cpu0.F_insn[10]
.sym 35710 rvsoc.cpu0.F_insn[31]
.sym 35713 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 35714 rvsoc.clka
.sym 35715 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 35716 rvsoc.cpu0.E_add12[23]
.sym 35717 rvsoc.cpu0.E_add12[25]
.sym 35718 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[25]
.sym 35719 rvsoc.cpu0.E_op2[31]
.sym 35720 rvsoc.cpu0.E_add12[6]
.sym 35721 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[18]
.sym 35722 rvsoc.cpu0.E_add12[1]
.sym 35723 rvsoc.cpu0.E_add12[18]
.sym 35724 rvsoc.uart0.rx_divcnt[29]
.sym 35725 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[28]
.sym 35727 rvsoc.cpu0.D_op2[25]
.sym 35728 $abc$63045$new_n3733_
.sym 35729 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 35730 $abc$63045$new_n4954_
.sym 35732 rvsoc.uart0.status[0]
.sym 35733 rvsoc.cpu0.E_op1[6]
.sym 35735 rvsoc.code_adrs[19]
.sym 35736 $abc$63045$new_n3339_
.sym 35737 rvsoc.cpu0.D_op1[14]
.sym 35738 $abc$63045$new_ys__n2235_
.sym 35739 rvsoc.cpu0.D_op2[28]
.sym 35740 rvsoc.data_wdata[18]
.sym 35741 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[12]
.sym 35742 rvsoc.data_wdata[19]
.sym 35743 $abc$63045$new_ys__n1271_
.sym 35745 $abc$63045$new_ys__n3828_
.sym 35746 rvsoc.cpu0.D_op2[31]
.sym 35747 rvsoc.data_wdata[6]
.sym 35748 rvsoc.cpu0.add_op12[10]
.sym 35749 rvsoc.cpu0.E_op1[31]
.sym 35750 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 35751 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[11]
.sym 35757 rvsoc.cpu0.F_insn[12]
.sym 35758 rvsoc.cpu0.F_insn[13]
.sym 35759 $abc$63045$new_ys__n2882_inv_
.sym 35762 $abc$63045$new_n3334_
.sym 35764 $abc$63045$new_n2956_
.sym 35765 rvsoc.uart0.rx_bitcnt[1]
.sym 35768 rvsoc.uart0.rx_bitcnt[0]
.sym 35770 rvsoc.uart0.rx_bitcnt[3]
.sym 35775 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 35778 $abc$63045$new_n3709_
.sym 35785 rvsoc.uart0.rx_bitcnt[2]
.sym 35786 $abc$63045$new_n3708_
.sym 35790 rvsoc.uart0.rx_bitcnt[0]
.sym 35791 rvsoc.uart0.rx_bitcnt[1]
.sym 35792 rvsoc.uart0.rx_bitcnt[3]
.sym 35793 rvsoc.uart0.rx_bitcnt[2]
.sym 35798 $abc$63045$new_n2956_
.sym 35799 $abc$63045$new_ys__n2882_inv_
.sym 35802 rvsoc.cpu0.F_insn[12]
.sym 35808 rvsoc.uart0.rx_bitcnt[2]
.sym 35809 rvsoc.uart0.rx_bitcnt[3]
.sym 35810 rvsoc.uart0.rx_bitcnt[1]
.sym 35811 rvsoc.uart0.rx_bitcnt[0]
.sym 35814 $abc$63045$new_n3708_
.sym 35815 $abc$63045$new_n3709_
.sym 35822 rvsoc.cpu0.F_insn[13]
.sym 35827 $abc$63045$new_n2956_
.sym 35828 $abc$63045$new_ys__n2882_inv_
.sym 35832 $abc$63045$new_n3334_
.sym 35835 $abc$63045$new_ys__n2882_inv_
.sym 35836 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 35837 rvsoc.clka
.sym 35839 rvsoc.cpu0.E_add12[7]
.sym 35840 rvsoc.cpu0.E_op1[0]
.sym 35841 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[7]
.sym 35842 rvsoc.cpu0.E_add12[0]
.sym 35843 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[0]
.sym 35844 rvsoc.cpu0.E_add12[5]
.sym 35845 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[5]
.sym 35846 $abc$63045$new_ys__n6314_
.sym 35847 rvsoc.eram.adrs[2]
.sym 35848 rvsoc.uart0.div[22]
.sym 35850 $abc$63045$new_ys__n1266_
.sym 35851 rvsoc.cpu0.F_insn[12]
.sym 35853 rvsoc.cpu0.D_funct3[1]
.sym 35854 rvsoc.cpu0.E_op2[31]
.sym 35855 $abc$63045$new_ys__n11122_inv_
.sym 35857 rvsoc.cpu0.D_insn[21]
.sym 35858 rvsoc.cpu0.F_insn[12]
.sym 35859 rvsoc.cpu0.E_op1[8]
.sym 35860 rvsoc.cpu0.D_insn_typ[3]
.sym 35861 rvsoc.cpu0.D_op2[11]
.sym 35862 rvsoc.cpu0.F_insn[13]
.sym 35863 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 35864 rvsoc.cpu0.D_op1[1]
.sym 35866 rvsoc.cpu0.D_op1[16]
.sym 35867 rvsoc.cpu0.D_op2[4]
.sym 35868 $abc$63045$new_ys__n1272_
.sym 35869 rvsoc.cpu0.D_op2[8]
.sym 35870 rvsoc.cpu0.D_funct3[1]
.sym 35871 $abc$63045$new_ys__n3828_
.sym 35872 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 35873 rvsoc.cpu0.D_op1[7]
.sym 35874 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]
.sym 35880 rvsoc.uart0.rx_bitcnt[0]
.sym 35881 rvsoc.cpu0.D_funct3[2]
.sym 35882 rvsoc.cpu0.D_funct3[0]
.sym 35885 rvsoc.cpu0.D_funct3[1]
.sym 35886 $abc$63045$new_n3737_
.sym 35889 $abc$63045$new_n3685_
.sym 35890 rvsoc.uart0.rx_bitcnt[2]
.sym 35892 rvsoc.cpu0.cpu_rs2[19]
.sym 35894 rvsoc.uart0.rx_bitcnt[3]
.sym 35896 rvsoc.uart0.rx_bitcnt[1]
.sym 35900 rvsoc.cpu0.D_op2[0]
.sym 35901 $abc$63045$new_ys__n2888_
.sym 35902 rvsoc.data_wdata[19]
.sym 35903 rvsoc.cpu0.D_op1[0]
.sym 35904 rvsoc.cpu0.D_insn_typ[6]
.sym 35906 rvsoc.cpu0.D_insn[30]
.sym 35907 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 35908 rvsoc.cpu0.cpu_rs2[25]
.sym 35910 $abc$63045$new_n3709_
.sym 35911 rvsoc.data_wdata[25]
.sym 35914 rvsoc.cpu0.D_insn_typ[6]
.sym 35916 rvsoc.cpu0.D_insn[30]
.sym 35925 $abc$63045$new_n3737_
.sym 35926 $abc$63045$new_n3709_
.sym 35931 rvsoc.cpu0.D_op1[0]
.sym 35934 rvsoc.cpu0.D_op2[0]
.sym 35937 rvsoc.uart0.rx_bitcnt[1]
.sym 35938 rvsoc.uart0.rx_bitcnt[3]
.sym 35939 rvsoc.uart0.rx_bitcnt[0]
.sym 35940 rvsoc.uart0.rx_bitcnt[2]
.sym 35943 rvsoc.cpu0.cpu_rs2[19]
.sym 35944 rvsoc.data_wdata[19]
.sym 35945 $abc$63045$new_ys__n2888_
.sym 35946 $abc$63045$new_n3685_
.sym 35949 rvsoc.data_wdata[25]
.sym 35950 $abc$63045$new_ys__n2888_
.sym 35951 $abc$63045$new_n3685_
.sym 35952 rvsoc.cpu0.cpu_rs2[25]
.sym 35955 rvsoc.cpu0.D_funct3[2]
.sym 35957 rvsoc.cpu0.D_funct3[1]
.sym 35958 rvsoc.cpu0.D_funct3[0]
.sym 35959 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 35960 rvsoc.clka
.sym 35962 rvsoc.cpu0.E_op1[16]
.sym 35963 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[17]
.sym 35964 $abc$63045$new_ys__n1208_
.sym 35965 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[16]
.sym 35966 rvsoc.cpu0.E_op1[31]
.sym 35967 $abc$63045$new_ys__n1197_
.sym 35968 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[21]
.sym 35969 $abc$63045$new_ys__n1252_
.sym 35970 rvsoc.data_wdata[8]
.sym 35972 $abc$63045$new_ys__n12758_inv_
.sym 35974 rvsoc.cpu0.add_op12[4]
.sym 35975 rvsoc.cpu0.D_funct3[2]
.sym 35976 $abc$63045$new_n3725_
.sym 35977 rvsoc.cpu0.D_op2[7]
.sym 35978 rvsoc.cpu0.D_op2[23]
.sym 35979 $abc$63045$new_ys__n6314_
.sym 35980 rvsoc.cpu0.D_insn_typ[5]
.sym 35981 rvsoc.cpu0.D_op2[5]
.sym 35982 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 35983 rvsoc.cpu0.D_op2[19]
.sym 35984 $abc$63045$new_ys__n2556_inv_
.sym 35985 rvsoc.cpu0.D_insn[26]
.sym 35987 rvsoc.cpu0.D_op2[25]
.sym 35988 $PACKER_GND_NET
.sym 35989 rvsoc.cpu0.D_op1[8]
.sym 35990 rvsoc.cpu0.E_op1[17]
.sym 35991 rvsoc.cpu0.E_op1[21]
.sym 35992 rvsoc.cpu0.D_funct3[1]
.sym 35993 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 35994 $abc$63045$new_ys__n1272_
.sym 35995 rvsoc.cpu0.D_op2[9]
.sym 35997 $abc$63045$new_ys__n1271_
.sym 36003 rvsoc.cpu0.D_op2[5]
.sym 36004 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[0]
.sym 36005 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53754
.sym 36006 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[0]
.sym 36007 rvsoc.cpu0.D_funct3[0]
.sym 36010 rvsoc.cpu0.D_op1[5]
.sym 36011 $abc$63045$new_ys__n3828_
.sym 36012 $abc$63045$new_ys__n2413_inv_
.sym 36013 $PACKER_VCC_NET
.sym 36014 rvsoc.cpu0.add_op12[0]
.sym 36015 rvsoc.cpu0.D_funct3[2]
.sym 36018 $abc$63045$new_ys__n1271_
.sym 36020 rvsoc.cpu0.D_op2[0]
.sym 36021 $abc$63045$new_ys__n2862_
.sym 36022 $abc$63045$new_ys__n5587_
.sym 36023 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 36026 $abc$63045$new_n6172_
.sym 36029 $abc$63045$new_ys__n1208_
.sym 36030 rvsoc.cpu0.D_funct3[1]
.sym 36032 $abc$63045$new_ys__n2403_
.sym 36033 $abc$63045$auto$alumacc.cc:491:replace_alu$3233[31]
.sym 36034 rvsoc.cpu0.D_op1[0]
.sym 36036 rvsoc.cpu0.D_funct3[1]
.sym 36037 rvsoc.cpu0.D_funct3[2]
.sym 36038 rvsoc.cpu0.D_funct3[0]
.sym 36044 rvsoc.cpu0.D_op2[0]
.sym 36048 $abc$63045$new_ys__n2413_inv_
.sym 36049 $abc$63045$new_ys__n3828_
.sym 36050 rvsoc.cpu0.add_op12[0]
.sym 36051 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[0]
.sym 36054 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[0]
.sym 36055 rvsoc.cpu0.D_op1[0]
.sym 36056 $PACKER_VCC_NET
.sym 36062 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 36066 $abc$63045$new_n6172_
.sym 36067 $abc$63045$new_ys__n2403_
.sym 36068 $abc$63045$new_ys__n5587_
.sym 36069 rvsoc.cpu0.D_funct3[1]
.sym 36072 $abc$63045$new_ys__n1271_
.sym 36073 $abc$63045$new_ys__n1208_
.sym 36074 rvsoc.cpu0.D_op2[5]
.sym 36075 rvsoc.cpu0.D_op1[5]
.sym 36078 rvsoc.cpu0.D_funct3[2]
.sym 36079 $abc$63045$new_ys__n2862_
.sym 36080 $abc$63045$auto$alumacc.cc:491:replace_alu$3233[31]
.sym 36081 rvsoc.cpu0.D_funct3[1]
.sym 36082 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53754
.sym 36083 rvsoc.clkn
.sym 36084 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 36086 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[1]
.sym 36087 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[2]
.sym 36088 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[3]
.sym 36089 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[4]
.sym 36090 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[5]
.sym 36091 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[6]
.sym 36092 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[7]
.sym 36095 $abc$63045$new_n4285_
.sym 36097 $abc$63045$new_ys__n1272_
.sym 36098 rvsoc.cpu0.D_op2[18]
.sym 36099 $abc$63045$new_ys__n5586_inv_
.sym 36100 rvsoc.cpu0.D_op2[2]
.sym 36101 rvsoc.cpu0.D_op2[5]
.sym 36102 rvsoc.cpu0.D_insn[19]
.sym 36103 rvsoc.cpu0.D_op2[4]
.sym 36104 rvsoc.cpu0.E_op1[16]
.sym 36105 rvsoc.cpu0.D_op1[14]
.sym 36106 rvsoc.data_wdata[27]
.sym 36107 rvsoc.uart0.status[8]
.sym 36108 $abc$63045$new_ys__n2413_inv_
.sym 36109 rvsoc.cpu0.D_op1[23]
.sym 36110 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 36111 rvsoc.data_wdata[17]
.sym 36112 $abc$63045$new_ys__n1204_inv_
.sym 36113 rvsoc.cpu0.add_op12[3]
.sym 36114 rvsoc.cpu0.D_op1[6]
.sym 36115 rvsoc.cpu0.D_op1[3]
.sym 36118 $abc$63045$new_n4336_
.sym 36119 $abc$63045$auto$alumacc.cc:491:replace_alu$3233[31]
.sym 36120 rvsoc.cpu0.D_op1[0]
.sym 36126 $abc$63045$new_ys__n1272_
.sym 36128 rvsoc.cpu0.add_op12[17]
.sym 36129 rvsoc.cpu0.D_op2[10]
.sym 36133 rvsoc.cpu0.D_op1[18]
.sym 36134 rvsoc.cpu0.add_op12[16]
.sym 36139 rvsoc.cpu0.add_op12[3]
.sym 36141 rvsoc.cpu0.D_op2[8]
.sym 36142 rvsoc.cpu0.D_op2[18]
.sym 36143 $abc$63045$new_ys__n3828_
.sym 36145 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[3]
.sym 36149 $abc$63045$new_ys__n1275_
.sym 36150 rvsoc.cpu0.D_op2[12]
.sym 36151 $abc$63045$new_ys__n2413_inv_
.sym 36155 rvsoc.cpu0.D_op2[9]
.sym 36159 rvsoc.cpu0.D_op2[9]
.sym 36168 rvsoc.cpu0.D_op2[8]
.sym 36174 rvsoc.cpu0.add_op12[16]
.sym 36179 rvsoc.cpu0.D_op2[10]
.sym 36184 rvsoc.cpu0.D_op2[12]
.sym 36189 $abc$63045$new_ys__n3828_
.sym 36190 $abc$63045$new_ys__n2413_inv_
.sym 36191 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[3]
.sym 36192 rvsoc.cpu0.add_op12[3]
.sym 36197 rvsoc.cpu0.add_op12[17]
.sym 36201 rvsoc.cpu0.D_op1[18]
.sym 36202 $abc$63045$new_ys__n1272_
.sym 36203 $abc$63045$new_ys__n1275_
.sym 36204 rvsoc.cpu0.D_op2[18]
.sym 36205 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 36206 rvsoc.clka
.sym 36208 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[8]
.sym 36209 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[9]
.sym 36210 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[10]
.sym 36211 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[11]
.sym 36212 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[12]
.sym 36213 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[13]
.sym 36214 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[14]
.sym 36215 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[15]
.sym 36216 rvsoc.cpu0.D_op1[11]
.sym 36219 rvsoc.cpu0.D_op1[11]
.sym 36220 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[4]
.sym 36221 rvsoc.cpu0.D_op1[31]
.sym 36222 rvsoc.cpu0.add_op12[17]
.sym 36223 rvsoc.cpu0.D_op2[11]
.sym 36224 rvsoc.code_adrs[1]
.sym 36225 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[7]
.sym 36226 rvsoc.cpu0.D_op1[25]
.sym 36227 rvsoc.cpu0.D_op1[5]
.sym 36228 rvsoc.cpu0.D_op1[31]
.sym 36229 rvsoc.cpu0.D_op1[1]
.sym 36230 rvsoc.cpu0.add_op12[16]
.sym 36231 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[2]
.sym 36232 rvsoc.cpu0.D_op2[27]
.sym 36233 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[7]
.sym 36234 rvsoc.data_wdata[19]
.sym 36235 $abc$63045$new_ys__n1275_
.sym 36236 $abc$63045$new_ys__n1271_
.sym 36237 rvsoc.cpu0.D_op1[13]
.sym 36238 $abc$63045$new_ys__n3828_
.sym 36239 rvsoc.data_wdata[6]
.sym 36240 rvsoc.cpu0.add_op12[10]
.sym 36241 $abc$63045$new_ys__n1072_
.sym 36242 rvsoc.data_wdata[13]
.sym 36243 $abc$63045$new_ys__n1271_
.sym 36254 $abc$63045$new_ys__n1226_inv_
.sym 36255 rvsoc.cpu0.add_op12[14]
.sym 36256 $abc$63045$new_ys__n1873_inv_
.sym 36257 rvsoc.cpu0.D_op2[14]
.sym 36262 $abc$63045$new_ys__n1230_
.sym 36264 $abc$63045$new_ys__n1873_inv_
.sym 36265 rvsoc.cpu0.D_op2[11]
.sym 36266 rvsoc.cpu0.add_op12[10]
.sym 36267 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[10]
.sym 36269 $abc$63045$new_ys__n2413_inv_
.sym 36270 $abc$63045$new_n4285_
.sym 36271 rvsoc.cpu0.D_op2[15]
.sym 36272 $abc$63045$new_ys__n1204_inv_
.sym 36274 $abc$63045$new_n4331_
.sym 36277 $abc$63045$new_ys__n3828_
.sym 36278 $abc$63045$new_n4336_
.sym 36279 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[14]
.sym 36280 rvsoc.cpu0.D_op2[22]
.sym 36282 rvsoc.cpu0.add_op12[14]
.sym 36283 $abc$63045$new_ys__n3828_
.sym 36284 $abc$63045$new_ys__n2413_inv_
.sym 36285 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[14]
.sym 36288 $abc$63045$new_ys__n3828_
.sym 36289 $abc$63045$new_ys__n2413_inv_
.sym 36290 rvsoc.cpu0.add_op12[10]
.sym 36291 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[10]
.sym 36294 rvsoc.cpu0.D_op2[11]
.sym 36301 rvsoc.cpu0.D_op2[22]
.sym 36309 rvsoc.cpu0.D_op2[14]
.sym 36312 $abc$63045$new_ys__n1873_inv_
.sym 36313 $abc$63045$new_n4336_
.sym 36314 $abc$63045$new_ys__n1204_inv_
.sym 36315 $abc$63045$new_n4331_
.sym 36320 rvsoc.cpu0.D_op2[15]
.sym 36324 $abc$63045$new_ys__n1226_inv_
.sym 36325 $abc$63045$new_ys__n1230_
.sym 36326 $abc$63045$new_n4285_
.sym 36327 $abc$63045$new_ys__n1873_inv_
.sym 36331 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[16]
.sym 36332 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[17]
.sym 36333 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[18]
.sym 36334 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[19]
.sym 36335 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[20]
.sym 36336 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[21]
.sym 36337 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[22]
.sym 36338 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[23]
.sym 36339 rvsoc.cpu0.F_actv_pc[3]
.sym 36340 rvsoc.data_wdata[28]
.sym 36343 $abc$63045$new_ys__n1109_
.sym 36345 rvsoc.cpu0.D_op1[18]
.sym 36346 rvsoc.cpu0.D_op1[21]
.sym 36347 rvsoc.cpu0.D_op1[27]
.sym 36348 rvsoc.cpu0.D_op1[21]
.sym 36349 rvsoc.cpu0.D_op2[26]
.sym 36350 rvsoc.data_wdata[31]
.sym 36351 rvsoc.cpu0.D_op1[17]
.sym 36352 rvsoc.cpu0.D_op2[25]
.sym 36353 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[14]
.sym 36354 rvsoc.cpu0.D_op1[29]
.sym 36355 rvsoc.cpu0.add_op12[22]
.sym 36356 $abc$63045$new_ys__n3828_
.sym 36357 rvsoc.cpu0.D_op1[12]
.sym 36358 rvsoc.cpu0.D_op1[16]
.sym 36359 rvsoc.cpu0.D_op2[4]
.sym 36360 rvsoc.cpu0.D_op1[14]
.sym 36361 $abc$63045$new_ys__n1272_
.sym 36362 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 36363 $abc$63045$new_ys__n3828_
.sym 36364 rvsoc.cpu0.D_op1[15]
.sym 36365 rvsoc.cpu0.D_op1[1]
.sym 36366 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]
.sym 36372 rvsoc.cpu0.D_op2[21]
.sym 36374 rvsoc.cpu0.add_op12[23]
.sym 36375 $abc$63045$new_n4614_
.sym 36377 rvsoc.cpu0.D_op2[17]
.sym 36378 $abc$63045$new_n4612_
.sym 36379 $abc$63045$new_ys__n2413_inv_
.sym 36381 rvsoc.cpu0.D_op2[19]
.sym 36382 rvsoc.cpu0.D_op2[23]
.sym 36385 $abc$63045$new_ys__n1076_
.sym 36388 $abc$63045$new_ys__n3828_
.sym 36389 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[17]
.sym 36390 rvsoc.cpu0.add_op12[17]
.sym 36394 rvsoc.cpu0.D_op1[17]
.sym 36396 $abc$63045$new_ys__n1272_
.sym 36397 $abc$63045$new_ys__n1275_
.sym 36398 $abc$63045$new_ys__n3828_
.sym 36400 $abc$63045$new_ys__n1075_
.sym 36401 $abc$63045$new_ys__n1072_
.sym 36402 $abc$63045$new_ys__n1271_
.sym 36403 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[23]
.sym 36405 rvsoc.cpu0.D_op2[19]
.sym 36411 rvsoc.cpu0.D_op2[23]
.sym 36419 rvsoc.cpu0.D_op2[21]
.sym 36423 $abc$63045$new_ys__n1272_
.sym 36424 $abc$63045$new_ys__n1275_
.sym 36425 rvsoc.cpu0.D_op2[17]
.sym 36426 rvsoc.cpu0.D_op1[17]
.sym 36429 $abc$63045$new_ys__n1072_
.sym 36430 $abc$63045$new_n4614_
.sym 36431 $abc$63045$new_n4612_
.sym 36432 $abc$63045$new_ys__n1075_
.sym 36435 $abc$63045$new_ys__n2413_inv_
.sym 36436 rvsoc.cpu0.add_op12[17]
.sym 36437 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[17]
.sym 36438 $abc$63045$new_ys__n3828_
.sym 36441 $abc$63045$new_ys__n1076_
.sym 36442 $abc$63045$new_ys__n1271_
.sym 36443 rvsoc.cpu0.D_op1[17]
.sym 36444 rvsoc.cpu0.D_op2[17]
.sym 36447 $abc$63045$new_ys__n2413_inv_
.sym 36448 rvsoc.cpu0.add_op12[23]
.sym 36449 $abc$63045$new_ys__n3828_
.sym 36450 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[23]
.sym 36454 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[24]
.sym 36455 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[25]
.sym 36456 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[26]
.sym 36457 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[27]
.sym 36458 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[28]
.sym 36459 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[29]
.sym 36460 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[30]
.sym 36461 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[31]
.sym 36462 rvsoc.data_wdata[20]
.sym 36463 rvsoc.cpu0.D_op2[30]
.sym 36464 rvsoc.cpu0.D_op2[30]
.sym 36466 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[17]
.sym 36467 rvsoc.cpu0.D_op2[20]
.sym 36468 rvsoc.cpu0.D_op1[18]
.sym 36469 rvsoc.data_wdata[1]
.sym 36470 $abc$63045$new_ys__n1274_
.sym 36471 rvsoc.data_wdata[17]
.sym 36472 $abc$63045$new_ys__n1873_inv_
.sym 36473 rvsoc.cpu0.D_op2[1]
.sym 36474 rvsoc.data_wdata[7]
.sym 36475 rvsoc.cpu0.D_op2[20]
.sym 36476 $abc$63045$new_ys__n5472_inv_
.sym 36477 rvsoc.cpu0.D_op2[1]
.sym 36478 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[18]
.sym 36479 $PACKER_GND_NET
.sym 36480 rvsoc.cpu0.D_funct3[1]
.sym 36481 rvsoc.cpu0.E_op1[17]
.sym 36482 $abc$63045$new_ys__n1272_
.sym 36483 rvsoc.cpu0.E_op1[21]
.sym 36484 rvsoc.cpu0.D_op2[30]
.sym 36485 rvsoc.cpu0.D_op1[28]
.sym 36486 rvsoc.cpu0.D_op1[28]
.sym 36487 rvsoc.cpu0.D_op1[22]
.sym 36488 rvsoc.cpu0.D_op1[27]
.sym 36497 rvsoc.cpu0.D_op2[29]
.sym 36500 rvsoc.cpu0.D_op2[24]
.sym 36503 $abc$63045$new_ys__n527_
.sym 36504 rvsoc.cpu0.D_op2[27]
.sym 36508 rvsoc.cpu0.D_op2[28]
.sym 36510 $abc$63045$new_ys__n1010_
.sym 36513 $abc$63045$new_ys__n1271_
.sym 36514 rvsoc.cpu0.D_op2[25]
.sym 36518 rvsoc.cpu0.D_op2[23]
.sym 36522 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 36523 rvsoc.cpu0.D_op1[23]
.sym 36525 rvsoc.cpu0.D_op2[30]
.sym 36526 rvsoc.spi0.status[9]
.sym 36528 rvsoc.cpu0.D_op2[27]
.sym 36534 $abc$63045$new_ys__n527_
.sym 36537 rvsoc.spi0.status[9]
.sym 36543 rvsoc.cpu0.D_op2[30]
.sym 36546 rvsoc.cpu0.D_op2[24]
.sym 36554 rvsoc.cpu0.D_op2[28]
.sym 36561 rvsoc.cpu0.D_op2[29]
.sym 36564 $abc$63045$new_ys__n1271_
.sym 36565 rvsoc.cpu0.D_op1[23]
.sym 36566 $abc$63045$new_ys__n1010_
.sym 36567 rvsoc.cpu0.D_op2[23]
.sym 36570 rvsoc.cpu0.D_op2[25]
.sym 36574 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 36575 rvsoc.clkn
.sym 36577 $abc$63045$auto$alumacc.cc:491:replace_alu$3233[31]
.sym 36578 $abc$63045$new_ys__n988_
.sym 36579 $abc$63045$new_ys__n977_
.sym 36580 $abc$63045$new_ys__n1553_
.sym 36581 $abc$63045$new_n4719_
.sym 36582 $abc$63045$new_ys__n3895_inv_
.sym 36583 $abc$63045$new_ys__n966_
.sym 36584 $abc$63045$new_n4654_
.sym 36585 rvsoc.data_wdata[23]
.sym 36589 $abc$63045$new_ys__n527_
.sym 36590 rvsoc.cpu0.D_insn[30]
.sym 36591 rvsoc.cpu0.D_op2[29]
.sym 36592 $abc$63045$new_ys__n1274_
.sym 36593 rvsoc.data_wdata[28]
.sym 36594 rvsoc.cpu0.D_op1[30]
.sym 36595 $abc$63045$new_ys__n2413_inv_
.sym 36596 rvsoc.cpu0.D_op1[29]
.sym 36597 rvsoc.cpu0.D_op1[25]
.sym 36598 $abc$63045$new_ys__n12757_inv_
.sym 36599 rvsoc.data_wdata[24]
.sym 36600 rvsoc.cpu0.D_op1[31]
.sym 36601 $abc$63045$new_ys__n6314_
.sym 36602 rvsoc.cpu0.D_op1[6]
.sym 36603 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 36605 $abc$63045$new_n4801_
.sym 36606 rvsoc.cpu0.D_op1[23]
.sym 36607 rvsoc.cpu0.D_op1[11]
.sym 36608 rvsoc.cpu0.D_op1[24]
.sym 36609 rvsoc.cpu0.D_op1[23]
.sym 36610 $abc$63045$auto$alumacc.cc:491:replace_alu$3233[31]
.sym 36611 $abc$63045$new_n4221_
.sym 36612 rvsoc.cpu0.D_op1[3]
.sym 36618 rvsoc.cpu0.D_op1[25]
.sym 36619 $abc$63045$new_n4744_
.sym 36620 $abc$63045$new_ys__n1009_
.sym 36621 $abc$63045$new_ys__n1873_inv_
.sym 36622 rvsoc.cpu0.D_op1[23]
.sym 36623 $abc$63045$new_ys__n1109_
.sym 36624 $abc$63045$new_ys__n1050_
.sym 36625 $abc$63045$new_ys__n1274_
.sym 36626 $abc$63045$new_ys__n1053_
.sym 36627 $abc$63045$new_ys__n1006_
.sym 36629 rvsoc.cpu0.D_funct3[1]
.sym 36631 $abc$63045$new_n4656_
.sym 36632 $abc$63045$new_n4742_
.sym 36633 $abc$63045$new_ys__n11625_inv_
.sym 36634 rvsoc.cpu0.D_op2[25]
.sym 36635 $abc$63045$new_ys__n988_
.sym 36636 rvsoc.cpu0.D_op2[23]
.sym 36637 rvsoc.cpu0.D_funct3[2]
.sym 36638 $abc$63045$new_n4541_
.sym 36639 $abc$63045$new_n4546_
.sym 36640 $abc$63045$new_n4162_
.sym 36641 $abc$63045$new_n4654_
.sym 36642 $abc$63045$new_ys__n1272_
.sym 36643 rvsoc.cpu0.D_op2[19]
.sym 36644 $abc$63045$new_ys__n1271_
.sym 36645 rvsoc.cpu0.D_op1[19]
.sym 36647 $abc$63045$new_ys__n12758_inv_
.sym 36648 $abc$63045$new_ys__n1275_
.sym 36649 rvsoc.cpu0.D_funct3[0]
.sym 36651 rvsoc.cpu0.D_op1[25]
.sym 36652 $abc$63045$new_ys__n988_
.sym 36653 rvsoc.cpu0.D_op2[25]
.sym 36654 $abc$63045$new_ys__n1271_
.sym 36657 $abc$63045$new_ys__n1275_
.sym 36658 rvsoc.cpu0.D_op1[23]
.sym 36659 $abc$63045$new_ys__n1272_
.sym 36660 rvsoc.cpu0.D_op2[23]
.sym 36663 $abc$63045$new_ys__n11625_inv_
.sym 36664 $abc$63045$new_ys__n1873_inv_
.sym 36665 $abc$63045$new_n4541_
.sym 36666 $abc$63045$new_ys__n1274_
.sym 36669 $abc$63045$new_ys__n1053_
.sym 36670 $abc$63045$new_n4656_
.sym 36671 $abc$63045$new_n4654_
.sym 36672 $abc$63045$new_ys__n1050_
.sym 36675 $abc$63045$new_ys__n12758_inv_
.sym 36676 $abc$63045$new_ys__n1109_
.sym 36677 $abc$63045$new_n4162_
.sym 36678 $abc$63045$new_n4546_
.sym 36681 $abc$63045$new_ys__n1272_
.sym 36682 rvsoc.cpu0.D_op1[19]
.sym 36683 $abc$63045$new_ys__n1275_
.sym 36684 rvsoc.cpu0.D_op2[19]
.sym 36687 $abc$63045$new_ys__n1006_
.sym 36688 $abc$63045$new_n4744_
.sym 36689 $abc$63045$new_ys__n1009_
.sym 36690 $abc$63045$new_n4742_
.sym 36694 rvsoc.cpu0.D_funct3[0]
.sym 36695 rvsoc.cpu0.D_funct3[2]
.sym 36696 rvsoc.cpu0.D_funct3[1]
.sym 36700 $abc$63045$new_ys__n5481_inv_
.sym 36701 rvsoc.cpu0.E_add12[22]
.sym 36702 $abc$63045$new_n4800_
.sym 36703 $abc$63045$new_n4221_
.sym 36704 $abc$63045$new_n4805_
.sym 36705 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[22]
.sym 36706 rvsoc.data_wdata[11]
.sym 36707 $abc$63045$new_n4226_
.sym 36709 rvsoc.cpu0.D_op2[29]
.sym 36712 rvsoc.cpu0.D_op2[28]
.sym 36714 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 36715 $abc$63045$new_ys__n1873_inv_
.sym 36716 $abc$63045$new_ys__n1873_inv_
.sym 36717 rvsoc.mem_vdata[2][21]
.sym 36719 $abc$63045$new_n4788_
.sym 36720 rvsoc.cpu0.D_op2[19]
.sym 36722 rvsoc.cpu0.D_op1[25]
.sym 36723 $PACKER_GND_NET
.sym 36724 rvsoc.cpu0.D_op2[27]
.sym 36725 $abc$63045$new_ys__n1673_
.sym 36726 $abc$63045$new_n4163_
.sym 36727 $abc$63045$new_n4162_
.sym 36728 $abc$63045$new_ys__n1271_
.sym 36730 $abc$63045$new_ys__n1017_
.sym 36731 rvsoc.data_wdata[6]
.sym 36732 $abc$63045$new_ys__n966_
.sym 36733 $abc$63045$new_ys__n1271_
.sym 36734 $abc$63045$new_ys__n1275_
.sym 36741 $abc$63045$new_n4762_
.sym 36742 $abc$63045$new_n6003_
.sym 36745 rvsoc.cpu0.D_op2[11]
.sym 36746 $abc$63045$new_ys__n12754_inv_
.sym 36747 $abc$63045$new_n6061_
.sym 36748 rvsoc.cpu0.D_op2[26]
.sym 36749 $abc$63045$auto$alumacc.cc:491:replace_alu$3233[31]
.sym 36750 $abc$63045$new_ys__n1142_
.sym 36751 rvsoc.cpu0.D_funct3[2]
.sym 36752 rvsoc.cpu0.D_funct3[1]
.sym 36754 $abc$63045$new_ys__n1272_
.sym 36755 $abc$63045$new_ys__n12791_inv_
.sym 36756 $abc$63045$new_n4162_
.sym 36757 $abc$63045$new_ys__n970_
.sym 36758 rvsoc.cpu0.D_op2[3]
.sym 36759 $abc$63045$new_ys__n5587_
.sym 36760 $abc$63045$new_ys__n1275_
.sym 36761 rvsoc.cpu0.D_funct3[0]
.sym 36762 $abc$63045$new_ys__n12755_inv_
.sym 36763 rvsoc.cpu0.D_op1[26]
.sym 36765 rvsoc.cpu0.D_op2[5]
.sym 36766 $abc$63045$new_ys__n1271_
.sym 36767 rvsoc.cpu0.D_op1[11]
.sym 36769 rvsoc.cpu0.D_funct3[0]
.sym 36770 $abc$63045$new_n4163_
.sym 36771 $abc$63045$new_n4474_
.sym 36772 $abc$63045$new_n6002_
.sym 36774 rvsoc.cpu0.D_op1[26]
.sym 36776 $abc$63045$new_ys__n1271_
.sym 36777 rvsoc.cpu0.D_op2[26]
.sym 36780 $abc$63045$new_ys__n12755_inv_
.sym 36781 $abc$63045$new_ys__n1142_
.sym 36782 $abc$63045$new_n4474_
.sym 36783 $abc$63045$new_n4162_
.sym 36786 $abc$63045$new_n6061_
.sym 36787 $abc$63045$new_ys__n12791_inv_
.sym 36788 $abc$63045$new_n4163_
.sym 36789 rvsoc.cpu0.D_op2[3]
.sym 36792 $abc$63045$new_n6003_
.sym 36793 rvsoc.cpu0.D_funct3[0]
.sym 36794 rvsoc.cpu0.D_funct3[2]
.sym 36795 $abc$63045$new_n6002_
.sym 36798 $abc$63045$new_n4762_
.sym 36799 $abc$63045$new_ys__n12754_inv_
.sym 36800 $abc$63045$new_ys__n970_
.sym 36804 rvsoc.cpu0.D_op2[5]
.sym 36805 rvsoc.cpu0.D_funct3[1]
.sym 36806 rvsoc.cpu0.D_funct3[2]
.sym 36807 rvsoc.cpu0.D_funct3[0]
.sym 36810 $abc$63045$new_ys__n1272_
.sym 36811 $abc$63045$new_ys__n1275_
.sym 36812 rvsoc.cpu0.D_op2[11]
.sym 36813 rvsoc.cpu0.D_op1[11]
.sym 36816 $abc$63045$auto$alumacc.cc:491:replace_alu$3233[31]
.sym 36817 $abc$63045$new_ys__n5587_
.sym 36818 rvsoc.cpu0.D_funct3[0]
.sym 36819 rvsoc.cpu0.D_funct3[1]
.sym 36823 $abc$63045$new_ys__n1448_
.sym 36824 $abc$63045$new_n4824_
.sym 36825 $abc$63045$new_ys__n930_
.sym 36826 $abc$63045$new_ys__n1275_
.sym 36827 $abc$63045$new_n4895_
.sym 36828 $abc$63045$new_n4829_
.sym 36829 $abc$63045$new_ys__n959_
.sym 36830 $abc$63045$new_n4867_
.sym 36835 rvsoc.data_wdata[21]
.sym 36836 $PACKER_VCC_NET
.sym 36837 $abc$63045$new_n4163_
.sym 36838 $abc$63045$new_n4162_
.sym 36844 rvsoc.cpu0.D_op2[26]
.sym 36845 $abc$63045$new_n4762_
.sym 36846 rvsoc.cpu0.sys_count[55]
.sym 36847 $abc$63045$new_n4584_
.sym 36848 $abc$63045$new_n4868_
.sym 36849 rvsoc.cpu0.D_op1[13]
.sym 36850 rvsoc.cpu0.D_op1[1]
.sym 36851 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 36852 $abc$63045$new_n4363_
.sym 36853 rvsoc.cpu0.D_op1[16]
.sym 36854 $abc$63045$new_n4163_
.sym 36856 rvsoc.cpu0.D_op2[4]
.sym 36857 rvsoc.cpu0.D_op1[12]
.sym 36858 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]
.sym 36865 $abc$63045$new_n4158_
.sym 36867 $abc$63045$new_ys__n1225_inv_
.sym 36868 $abc$63045$new_n4289_
.sym 36869 $abc$63045$new_n4163_
.sym 36870 rvsoc.cpu0.D_op2[4]
.sym 36871 $abc$63045$new_n4173_
.sym 36874 $abc$63045$new_ys__n1873_inv_
.sym 36875 $abc$63045$new_ys__n962_
.sym 36876 rvsoc.cpu0.D_op2[3]
.sym 36877 $abc$63045$new_ys__n12755_inv_
.sym 36878 rvsoc.cpu0.D_op2[4]
.sym 36879 rvsoc.cpu0.D_funct3[2]
.sym 36880 $abc$63045$new_n4823_
.sym 36881 $abc$63045$new_n4824_
.sym 36882 rvsoc.cpu0.D_op1[3]
.sym 36883 $abc$63045$new_ys__n12783_inv_
.sym 36884 $abc$63045$new_ys__n1272_
.sym 36885 $abc$63045$new_n4762_
.sym 36886 $abc$63045$new_ys__n1259_
.sym 36887 $abc$63045$new_n4162_
.sym 36888 $abc$63045$new_ys__n1271_
.sym 36889 $abc$63045$new_ys__n12779_
.sym 36891 $abc$63045$new_ys__n1275_
.sym 36895 $abc$63045$new_ys__n12799_inv_
.sym 36899 $abc$63045$new_ys__n12755_inv_
.sym 36900 $abc$63045$new_n4762_
.sym 36903 $abc$63045$new_n4173_
.sym 36904 $abc$63045$new_ys__n1259_
.sym 36905 $abc$63045$new_n4158_
.sym 36906 rvsoc.cpu0.D_funct3[2]
.sym 36909 $abc$63045$new_ys__n962_
.sym 36910 $abc$63045$new_ys__n1873_inv_
.sym 36911 $abc$63045$new_n4823_
.sym 36912 $abc$63045$new_n4824_
.sym 36915 rvsoc.cpu0.D_op2[3]
.sym 36916 rvsoc.cpu0.D_op1[3]
.sym 36917 $abc$63045$new_ys__n1271_
.sym 36918 $abc$63045$new_ys__n1272_
.sym 36921 $abc$63045$new_ys__n1275_
.sym 36922 $abc$63045$new_ys__n1225_inv_
.sym 36923 rvsoc.cpu0.D_op1[3]
.sym 36924 rvsoc.cpu0.D_op2[3]
.sym 36927 rvsoc.cpu0.D_op2[3]
.sym 36928 $abc$63045$new_ys__n12779_
.sym 36929 $abc$63045$new_n4162_
.sym 36930 $abc$63045$new_n4289_
.sym 36933 rvsoc.cpu0.D_op2[4]
.sym 36934 $abc$63045$new_ys__n12783_inv_
.sym 36935 $abc$63045$new_ys__n12799_inv_
.sym 36936 rvsoc.cpu0.D_op2[3]
.sym 36939 $abc$63045$new_n4163_
.sym 36941 rvsoc.cpu0.D_op2[4]
.sym 36946 $abc$63045$new_n4362_
.sym 36947 $abc$63045$new_n4355_
.sym 36948 $abc$63045$new_n4360_
.sym 36949 rvsoc.data_wdata[6]
.sym 36950 $abc$63045$new_ys__n12856_inv_
.sym 36951 $abc$63045$new_ys__n5471_inv_
.sym 36952 $abc$63045$new_ys__n1080_
.sym 36953 $abc$63045$new_n4159_
.sym 36955 rvsoc.cpu0.E_op1[23]
.sym 36958 $abc$63045$new_ys__n1274_
.sym 36959 rvsoc.data_wdata[24]
.sym 36960 $abc$63045$new_ys__n1873_inv_
.sym 36961 $abc$63045$new_ys__n1275_
.sym 36963 $abc$63045$new_ys__n962_
.sym 36964 $abc$63045$new_ys__n5485_inv_
.sym 36966 rvsoc.data_adrs[2]
.sym 36967 rvsoc.data_wdata[30]
.sym 36969 $abc$63045$new_ys__n11619_
.sym 36970 $abc$63045$new_ys__n1272_
.sym 36971 $PACKER_GND_NET
.sym 36972 rvsoc.cpu0.D_op2[30]
.sym 36973 rvsoc.cpu0.D_op1[27]
.sym 36975 rvsoc.cpu0.D_op1[0]
.sym 36978 rvsoc.cpu0.D_op1[0]
.sym 36979 $abc$63045$new_ys__n1272_
.sym 36981 $abc$63045$new_n4162_
.sym 36987 rvsoc.cpu0.D_op1[14]
.sym 36989 rvsoc.cpu0.D_op1[0]
.sym 36990 $abc$63045$new_ys__n1275_
.sym 36992 rvsoc.cpu0.D_op2[0]
.sym 36993 $abc$63045$new_ys__n1153_
.sym 36994 $abc$63045$new_n4162_
.sym 36996 $abc$63045$new_ys__n1272_
.sym 36998 $abc$63045$new_ys__n1275_
.sym 36999 rvsoc.cpu0.D_op2[10]
.sym 37000 $abc$63045$new_n4450_
.sym 37003 $abc$63045$new_ys__n1271_
.sym 37004 rvsoc.cpu0.D_op1[0]
.sym 37006 $abc$63045$new_n4451_
.sym 37009 rvsoc.cpu0.D_op1[13]
.sym 37010 $abc$63045$new_n4168_
.sym 37011 $abc$63045$new_ys__n12754_inv_
.sym 37012 rvsoc.cpu0.D_op1[10]
.sym 37013 $abc$63045$new_ys__n1258_inv_
.sym 37014 rvsoc.cpu0.D_op1[11]
.sym 37015 $abc$63045$new_ys__n1266_
.sym 37017 rvsoc.cpu0.D_op1[12]
.sym 37018 $abc$63045$new_n4159_
.sym 37020 $abc$63045$new_ys__n1153_
.sym 37021 $abc$63045$new_n4162_
.sym 37022 $abc$63045$new_n4450_
.sym 37023 $abc$63045$new_ys__n12754_inv_
.sym 37026 $abc$63045$new_n4168_
.sym 37027 $abc$63045$new_n4159_
.sym 37028 $abc$63045$new_ys__n1266_
.sym 37032 $abc$63045$new_ys__n1271_
.sym 37033 rvsoc.cpu0.D_op2[0]
.sym 37034 $abc$63045$new_ys__n1272_
.sym 37035 rvsoc.cpu0.D_op1[0]
.sym 37038 rvsoc.cpu0.D_op2[10]
.sym 37039 rvsoc.cpu0.D_op1[10]
.sym 37040 $abc$63045$new_ys__n1275_
.sym 37041 $abc$63045$new_ys__n1272_
.sym 37044 rvsoc.cpu0.D_op1[13]
.sym 37045 rvsoc.cpu0.D_op2[0]
.sym 37046 rvsoc.cpu0.D_op1[14]
.sym 37050 $abc$63045$new_n4451_
.sym 37051 $abc$63045$new_ys__n1271_
.sym 37052 rvsoc.cpu0.D_op2[10]
.sym 37053 rvsoc.cpu0.D_op1[10]
.sym 37056 rvsoc.cpu0.D_op1[11]
.sym 37057 rvsoc.cpu0.D_op2[0]
.sym 37059 rvsoc.cpu0.D_op1[12]
.sym 37062 rvsoc.cpu0.D_op2[0]
.sym 37063 rvsoc.cpu0.D_op1[0]
.sym 37064 $abc$63045$new_ys__n1258_inv_
.sym 37065 $abc$63045$new_ys__n1275_
.sym 37069 $abc$63045$new_ys__n12826_inv_
.sym 37070 $abc$63045$new_ys__n12784_inv_
.sym 37071 $abc$63045$new_ys__n12812_inv_
.sym 37072 $abc$63045$new_n4585_
.sym 37073 $abc$63045$new_ys__n12824_inv_
.sym 37074 $abc$63045$new_ys__n12788_inv_
.sym 37075 $abc$63045$new_n4586_
.sym 37076 $abc$63045$new_ys__n12792_inv_
.sym 37077 rvsoc.cpu0.D_funct3[0]
.sym 37078 $abc$63045$new_ys__n5455_inv_
.sym 37081 rvsoc.cpu0.D_op1[25]
.sym 37082 rvsoc.cpu0.D_op2[2]
.sym 37084 rvsoc.data_wdata[6]
.sym 37088 $abc$63045$new_ys__n11623_
.sym 37089 $PACKER_GND_NET
.sym 37090 rvsoc.cpu0.D_op2[2]
.sym 37091 rvsoc.cpu0.E_insn_typ[10]
.sym 37092 rvsoc.cpu0.D_op2[3]
.sym 37094 rvsoc.cpu0.D_op1[6]
.sym 37097 $abc$63045$new_n4801_
.sym 37100 $abc$63045$new_ys__n12758_inv_
.sym 37111 rvsoc.cpu0.D_op1[2]
.sym 37113 rvsoc.cpu0.D_op1[4]
.sym 37114 $abc$63045$new_ys__n12854_inv_
.sym 37116 $abc$63045$new_ys__n12852_inv_
.sym 37119 $abc$63045$new_ys__n12848_inv_
.sym 37120 rvsoc.cpu0.D_op1[1]
.sym 37124 $abc$63045$new_ys__n12846_inv_
.sym 37125 rvsoc.cpu0.D_op2[0]
.sym 37128 $abc$63045$new_ys__n12844_inv_
.sym 37130 rvsoc.cpu0.D_op1[3]
.sym 37131 $abc$63045$new_ys__n12850_inv_
.sym 37135 rvsoc.cpu0.D_op1[0]
.sym 37138 rvsoc.cpu0.D_op2[1]
.sym 37140 $abc$63045$new_ys__n12842_inv_
.sym 37143 rvsoc.cpu0.D_op1[0]
.sym 37144 $abc$63045$new_ys__n12842_inv_
.sym 37145 rvsoc.cpu0.D_op2[0]
.sym 37146 rvsoc.cpu0.D_op2[1]
.sym 37149 $abc$63045$new_ys__n12850_inv_
.sym 37151 rvsoc.cpu0.D_op2[1]
.sym 37152 $abc$63045$new_ys__n12848_inv_
.sym 37155 rvsoc.cpu0.D_op2[0]
.sym 37156 rvsoc.cpu0.D_op1[4]
.sym 37157 rvsoc.cpu0.D_op1[3]
.sym 37161 $abc$63045$new_ys__n12846_inv_
.sym 37162 $abc$63045$new_ys__n12848_inv_
.sym 37163 rvsoc.cpu0.D_op2[1]
.sym 37168 rvsoc.cpu0.D_op2[1]
.sym 37169 $abc$63045$new_ys__n12852_inv_
.sym 37170 $abc$63045$new_ys__n12850_inv_
.sym 37173 $abc$63045$new_ys__n12846_inv_
.sym 37175 rvsoc.cpu0.D_op2[1]
.sym 37176 $abc$63045$new_ys__n12844_inv_
.sym 37179 rvsoc.cpu0.D_op2[0]
.sym 37180 rvsoc.cpu0.D_op1[2]
.sym 37182 rvsoc.cpu0.D_op1[1]
.sym 37185 rvsoc.cpu0.D_op2[1]
.sym 37186 $abc$63045$new_ys__n12854_inv_
.sym 37188 $abc$63045$new_ys__n12852_inv_
.sym 37192 $abc$63045$new_n4801_
.sym 37193 $abc$63045$new_n4629_
.sym 37194 $abc$63045$new_n4356_
.sym 37195 $abc$63045$new_ys__n12798_inv_
.sym 37196 $abc$63045$new_ys__n12794_inv_
.sym 37197 $abc$63045$new_n6054_
.sym 37198 $abc$63045$new_ys__n1020_inv_
.sym 37199 $abc$63045$new_ys__n1064_
.sym 37204 $abc$63045$new_n4162_
.sym 37206 rvsoc.cpu0.D_op2[0]
.sym 37211 rvsoc.cpu0.D_op1[26]
.sym 37212 $abc$63045$new_n4154_
.sym 37213 rvsoc.cpu0.D_op2[0]
.sym 37214 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 37215 rvsoc.cpu0.D_op1[25]
.sym 37233 $abc$63045$new_ys__n12810_inv_
.sym 37238 $abc$63045$new_ys__n12814_inv_
.sym 37240 $abc$63045$new_ys__n12822_inv_
.sym 37241 $abc$63045$new_ys__n12810_inv_
.sym 37242 $abc$63045$new_ys__n12818_inv_
.sym 37244 $abc$63045$new_ys__n12790_inv_
.sym 37252 rvsoc.cpu0.D_op2[2]
.sym 37253 $abc$63045$new_ys__n12778_
.sym 37254 $abc$63045$new_ys__n12782_inv_
.sym 37256 $abc$63045$new_ys__n12786_inv_
.sym 37258 rvsoc.cpu0.D_op2[3]
.sym 37266 $abc$63045$new_ys__n12778_
.sym 37268 rvsoc.cpu0.D_op2[3]
.sym 37269 $abc$63045$new_ys__n12786_inv_
.sym 37273 $abc$63045$new_ys__n12790_inv_
.sym 37274 $abc$63045$new_ys__n12782_inv_
.sym 37275 rvsoc.cpu0.D_op2[3]
.sym 37284 rvsoc.cpu0.D_op2[2]
.sym 37285 $abc$63045$new_ys__n12818_inv_
.sym 37286 $abc$63045$new_ys__n12822_inv_
.sym 37291 rvsoc.cpu0.D_op2[2]
.sym 37293 $abc$63045$new_ys__n12810_inv_
.sym 37296 $abc$63045$new_ys__n12814_inv_
.sym 37297 $abc$63045$new_ys__n12810_inv_
.sym 37298 rvsoc.cpu0.D_op2[2]
.sym 37308 $abc$63045$new_ys__n12814_inv_
.sym 37310 rvsoc.cpu0.D_op2[2]
.sym 37311 $abc$63045$new_ys__n12818_inv_
.sym 37324 rvsoc.clks.pll_clk
.sym 37330 $abc$63045$new_n4162_
.sym 37335 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]
.sym 37338 $abc$63045$new_n4163_
.sym 37344 rvsoc.cpu0.D_op2[4]
.sym 37415 p15
.sym 37422 rvsoc.spi0.tx_prevclk
.sym 37436 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 37449 rvsoc.mem_vdata[4][22]
.sym 37458 rvsoc.data_adrs[28]
.sym 37459 rvsoc.code_adrs[29]
.sym 37460 rvsoc.code_adrs[28]
.sym 37461 $abc$63045$new_n3120_
.sym 37464 $abc$63045$new_n5161_
.sym 37466 rvsoc.data_adrs[28]
.sym 37468 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 37469 rvsoc.mem_vdata[1][10]
.sym 37473 $PACKER_GND_NET
.sym 37474 $abc$63045$new_n5162_
.sym 37475 rvsoc.mem_vdata[3][10]
.sym 37477 rvsoc.data_adrs[29]
.sym 37478 rvsoc.mem_vdata[0][10]
.sym 37483 rvsoc.mem_vdata[3][10]
.sym 37488 rvsoc.mem_vdata[2][10]
.sym 37490 rvsoc.code_adrs[29]
.sym 37491 rvsoc.mem_vdata[0][10]
.sym 37492 rvsoc.mem_vdata[3][10]
.sym 37493 rvsoc.code_adrs[28]
.sym 37496 rvsoc.mem_vdata[3][10]
.sym 37497 rvsoc.data_adrs[28]
.sym 37498 rvsoc.mem_vdata[1][10]
.sym 37499 rvsoc.data_adrs[29]
.sym 37502 $PACKER_GND_NET
.sym 37520 $abc$63045$new_n5162_
.sym 37522 $abc$63045$new_n5161_
.sym 37523 $abc$63045$new_n3120_
.sym 37532 rvsoc.data_adrs[28]
.sym 37533 rvsoc.mem_vdata[2][10]
.sym 37534 rvsoc.mem_vdata[0][10]
.sym 37535 rvsoc.data_adrs[29]
.sym 37536 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 37537 rvsoc.clkn
.sym 37543 $abc$63045$new_n4052_
.sym 37545 $abc$63045$new_n5225_
.sym 37547 $abc$63045$new_n5226_
.sym 37548 rvsoc.mem_vdata[3][8]
.sym 37549 $abc$63045$new_n5224_
.sym 37550 rvsoc.mem_vdata[3][12]
.sym 37552 rvsoc.mem_vdata[1][7]
.sym 37553 rvsoc.cpu0.F_insn[10]
.sym 37554 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[5]
.sym 37555 rvsoc.code_adrs[28]
.sym 37556 rvsoc.dram.adrs[3]
.sym 37557 rvsoc.data_wst[0]
.sym 37559 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 37560 rvsoc.dram.adrs[12]
.sym 37562 rvsoc.dram.adrs[13]
.sym 37563 rvsoc.resetn
.sym 37564 rvsoc.dram.adrs[6]
.sym 37565 $abc$63045$new_ys__n5954_
.sym 37566 rvsoc.code_adrs[29]
.sym 37572 rvsoc.mem_vdata[0][10]
.sym 37575 p15
.sym 37581 rvsoc.spi0.status[0]
.sym 37583 rvsoc.mem_vdata[2][10]
.sym 37585 rvsoc.data_adrs[28]
.sym 37588 $abc$63045$new_n3120_
.sym 37591 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 37603 rvsoc.cpu0.F_insn[25]
.sym 37604 rvsoc.mem_vdata[1][25]
.sym 37607 rvsoc.mem_vdata[2][10]
.sym 37608 rvsoc.spi0.tx_prevclk
.sym 37620 $abc$63045$new_n4109_
.sym 37621 rvsoc.data_adrs[29]
.sym 37624 $abc$63045$new_n4108_
.sym 37625 rvsoc.mem_vdata[1][10]
.sym 37627 rvsoc.code_adrs[30]
.sym 37636 rvsoc.mem_vdata[2][10]
.sym 37638 rvsoc.mem_vdata[1][8]
.sym 37640 rvsoc.data_adrs[28]
.sym 37641 rvsoc.mem_vdata[3][8]
.sym 37642 rvsoc.code_adrs[28]
.sym 37643 rvsoc.code_adrs[29]
.sym 37644 $PACKER_GND_NET
.sym 37647 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 37648 rvsoc.code_adrs[29]
.sym 37650 $abc$63045$new_n4107_
.sym 37659 rvsoc.data_adrs[29]
.sym 37660 rvsoc.mem_vdata[1][8]
.sym 37661 rvsoc.mem_vdata[3][8]
.sym 37662 rvsoc.data_adrs[28]
.sym 37668 $PACKER_GND_NET
.sym 37671 rvsoc.mem_vdata[3][8]
.sym 37672 rvsoc.mem_vdata[1][8]
.sym 37673 rvsoc.code_adrs[29]
.sym 37674 rvsoc.code_adrs[28]
.sym 37677 rvsoc.code_adrs[28]
.sym 37678 rvsoc.code_adrs[29]
.sym 37679 rvsoc.mem_vdata[2][10]
.sym 37680 rvsoc.mem_vdata[1][10]
.sym 37683 rvsoc.code_adrs[30]
.sym 37684 $abc$63045$new_n4109_
.sym 37685 $abc$63045$new_n4107_
.sym 37686 $abc$63045$new_n4108_
.sym 37697 $PACKER_GND_NET
.sym 37699 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 37700 rvsoc.clkn
.sym 37702 $abc$63045$new_n4057_
.sym 37704 rvsoc.mem_vdata[5][8]
.sym 37705 $abc$63045$new_n4055_
.sym 37706 rvsoc.mem_vdata[5][21]
.sym 37707 $abc$63045$new_n4061_
.sym 37708 $abc$63045$new_n5122_
.sym 37709 $abc$63045$new_n5123_
.sym 37713 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[21]
.sym 37714 rvsoc.mem_vdata[1][21]
.sym 37715 rvsoc.mem_vdata[5][30]
.sym 37717 rvsoc.mem_vdata[1][7]
.sym 37718 rvsoc.dram.adrs[10]
.sym 37720 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 37722 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 37723 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 37724 rvsoc.mem_vdata[1][31]
.sym 37725 rvsoc.mem_vdata[1][23]
.sym 37726 rvsoc.mem_vdata[2][25]
.sym 37727 rvsoc.data_adrs[1]
.sym 37728 rvsoc.code_adrs[28]
.sym 37729 $abc$63045$new_n4056_
.sym 37730 rvsoc.code_adrs[28]
.sym 37731 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 37732 rvsoc.mem_vdata[15][22]
.sym 37734 rvsoc.cpu0.F_insn[25]
.sym 37735 rvsoc.code_adrs[29]
.sym 37743 $abc$63045$new_n3120_
.sym 37744 rvsoc.data_adrs[29]
.sym 37745 rvsoc.spi0.status[22]
.sym 37746 $abc$63045$new_n4063_
.sym 37747 rvsoc.mem_vdata[3][25]
.sym 37748 rvsoc.code_adrs[28]
.sym 37749 rvsoc.code_adrs[30]
.sym 37752 $abc$63045$new_n5091_
.sym 37754 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 37755 rvsoc.mem_vdata[0][8]
.sym 37756 rvsoc.mem_vdata[4][22]
.sym 37757 $abc$63045$new_ys__n527_
.sym 37759 rvsoc.code_adrs[29]
.sym 37760 rvsoc.code_adrs[29]
.sym 37761 rvsoc.data_adrs[28]
.sym 37762 rvsoc.code_adrs[28]
.sym 37764 $abc$63045$new_n4061_
.sym 37766 rvsoc.mem_vdata[5][22]
.sym 37767 $abc$63045$new_n5090_
.sym 37768 $abc$63045$new_n4062_
.sym 37769 rvsoc.mem_vdata[1][25]
.sym 37770 rvsoc.code_adrs[28]
.sym 37772 rvsoc.mem_vdata[2][8]
.sym 37776 rvsoc.data_adrs[28]
.sym 37777 rvsoc.data_adrs[29]
.sym 37778 rvsoc.mem_vdata[2][8]
.sym 37779 rvsoc.mem_vdata[0][8]
.sym 37782 rvsoc.mem_vdata[0][8]
.sym 37783 rvsoc.mem_vdata[2][8]
.sym 37784 rvsoc.code_adrs[28]
.sym 37785 rvsoc.code_adrs[29]
.sym 37788 rvsoc.code_adrs[28]
.sym 37789 rvsoc.mem_vdata[1][25]
.sym 37790 rvsoc.mem_vdata[3][25]
.sym 37791 rvsoc.code_adrs[29]
.sym 37794 rvsoc.mem_vdata[5][22]
.sym 37795 rvsoc.mem_vdata[4][22]
.sym 37796 rvsoc.code_adrs[28]
.sym 37797 rvsoc.code_adrs[29]
.sym 37800 $abc$63045$new_n4062_
.sym 37801 $abc$63045$new_n4061_
.sym 37802 rvsoc.code_adrs[30]
.sym 37803 $abc$63045$new_n4063_
.sym 37806 $abc$63045$new_n5090_
.sym 37807 $abc$63045$new_n3120_
.sym 37809 $abc$63045$new_n5091_
.sym 37812 rvsoc.data_adrs[28]
.sym 37813 rvsoc.data_adrs[29]
.sym 37814 rvsoc.mem_vdata[3][25]
.sym 37815 rvsoc.mem_vdata[1][25]
.sym 37820 $abc$63045$new_ys__n527_
.sym 37821 rvsoc.spi0.status[22]
.sym 37822 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 37823 rvsoc.clkn
.sym 37825 $abc$63045$new_n5375_
.sym 37826 $abc$63045$new_n5374_
.sym 37827 rvsoc.cpu0.F_insn[25]
.sym 37828 $abc$63045$new_n5388_
.sym 37829 $abc$63045$new_ys__n7737_
.sym 37830 $abc$63045$new_n5387_
.sym 37831 $abc$63045$new_n5365_
.sym 37832 $abc$63045$new_n5424_
.sym 37834 rvsoc.data_adrs[29]
.sym 37837 $abc$63045$new_ys__n2231_inv_
.sym 37838 rvsoc.code_adrs[30]
.sym 37839 rvsoc.mem_vdata[3][30]
.sym 37840 rvsoc.data_adrs[29]
.sym 37841 rvsoc.dram.adrs[9]
.sym 37842 $abc$63045$new_ys__n11299_inv_
.sym 37843 rvsoc.mem_vdata[0][8]
.sym 37844 rvsoc.mem_vdata[4][8]
.sym 37845 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 37848 rvsoc.mem_vdata[1][28]
.sym 37849 $abc$63045$new_ys__n7739_
.sym 37850 $abc$63045$new_ys__n4261_
.sym 37851 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 37852 $abc$63045$new_n5387_
.sym 37853 $abc$63045$new_ys__n11766_
.sym 37855 $abc$63045$new_n5235_
.sym 37856 $abc$63045$new_ys__n4261_
.sym 37857 rvsoc.mem_vdata[15][10]
.sym 37858 rvsoc.mem_vdata[2][8]
.sym 37859 rvsoc.cpu0.F_insn[10]
.sym 37860 rvsoc.data_wdata[0]
.sym 37866 rvsoc.mem_vdata[5][10]
.sym 37868 $abc$63045$new_n4106_
.sym 37869 rvsoc.mem_vdata[4][10]
.sym 37870 rvsoc.code_adrs[29]
.sym 37871 $abc$63045$new_n5280_
.sym 37872 $abc$63045$new_ys__n11772_
.sym 37873 $abc$63045$new_n5160_
.sym 37874 rvsoc.mem_vdata[4][22]
.sym 37875 $abc$63045$new_ys__n11298_
.sym 37878 $abc$63045$new_n4060_
.sym 37879 rvsoc.data_adrs[0]
.sym 37880 $abc$63045$new_ys__n4261_
.sym 37881 rvsoc.mem_vdata[5][22]
.sym 37882 $abc$63045$new_ys__n11766_
.sym 37883 rvsoc.mem_vdata[15][10]
.sym 37884 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 37886 rvsoc.mem_vdata[15][8]
.sym 37887 rvsoc.data_adrs[1]
.sym 37889 $abc$63045$new_n5159_
.sym 37890 rvsoc.code_adrs[28]
.sym 37892 rvsoc.mem_vdata[15][22]
.sym 37893 $abc$63045$new_ys__n44_
.sym 37895 rvsoc.code_adrs[31]
.sym 37896 $abc$63045$new_n5279_
.sym 37899 rvsoc.data_adrs[0]
.sym 37900 rvsoc.data_adrs[1]
.sym 37901 $abc$63045$new_ys__n44_
.sym 37905 rvsoc.mem_vdata[15][10]
.sym 37906 $abc$63045$new_n4106_
.sym 37907 $abc$63045$new_ys__n4261_
.sym 37908 rvsoc.code_adrs[31]
.sym 37911 $abc$63045$new_ys__n11766_
.sym 37912 $abc$63045$new_n5279_
.sym 37913 rvsoc.mem_vdata[5][22]
.sym 37914 $abc$63045$new_n5280_
.sym 37917 rvsoc.mem_vdata[4][10]
.sym 37918 rvsoc.mem_vdata[5][10]
.sym 37919 rvsoc.code_adrs[28]
.sym 37920 rvsoc.code_adrs[29]
.sym 37923 $abc$63045$new_ys__n11766_
.sym 37924 $abc$63045$new_n5160_
.sym 37925 rvsoc.mem_vdata[5][10]
.sym 37926 $abc$63045$new_n5159_
.sym 37929 $abc$63045$new_n4060_
.sym 37930 rvsoc.mem_vdata[15][8]
.sym 37931 $abc$63045$new_ys__n4261_
.sym 37932 rvsoc.code_adrs[31]
.sym 37935 $abc$63045$new_ys__n11298_
.sym 37936 rvsoc.mem_vdata[15][22]
.sym 37937 $abc$63045$new_ys__n11772_
.sym 37938 rvsoc.mem_vdata[4][22]
.sym 37941 rvsoc.mem_vdata[15][10]
.sym 37942 $abc$63045$new_ys__n11298_
.sym 37943 rvsoc.mem_vdata[4][10]
.sym 37944 $abc$63045$new_ys__n11772_
.sym 37945 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 37946 rvsoc.clka
.sym 37948 $abc$63045$new_n5085_
.sym 37949 $abc$63045$new_n5235_
.sym 37950 $abc$63045$new_n5340_
.sym 37951 $abc$63045$new_n5277_
.sym 37952 $abc$63045$new_n5062_
.sym 37953 $abc$63045$new_n5590_
.sym 37954 $abc$63045$new_n5414_
.sym 37955 $abc$63045$new_n5060_
.sym 37956 $abc$63045$new_ys__n7757_
.sym 37958 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[13]
.sym 37960 rvsoc.mem_vdata[4][22]
.sym 37961 $abc$63045$new_ys__n11298_
.sym 37962 rvsoc.mem_vdata[1][29]
.sym 37963 rvsoc.mem_vdata[5][12]
.sym 37964 $abc$63045$new_n3202_
.sym 37967 $abc$63045$new_ys__n11813_
.sym 37968 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 37969 rvsoc.dram.adrs[11]
.sym 37972 rvsoc.code_adrs[31]
.sym 37973 rvsoc.cpu0.E_op2[31]
.sym 37975 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 37976 $abc$63045$new_ys__n9517_
.sym 37979 $abc$63045$new_n5355_
.sym 37980 $abc$63045$new_n5365_
.sym 37981 rvsoc.data_wdata[8]
.sym 37982 $abc$63045$new_n5424_
.sym 37983 $abc$63045$new_n5415_
.sym 37990 rvsoc.data_adrs[0]
.sym 37991 $abc$63045$new_n5153_
.sym 37995 $abc$63045$new_n5342_
.sym 37996 $abc$63045$new_ys__n2405_inv_
.sym 37997 rvsoc.data_adrs[1]
.sym 37998 rvsoc.data_adrs[0]
.sym 37999 $abc$63045$new_ys__n7758_
.sym 38000 $abc$63045$new_n5154_
.sym 38004 $abc$63045$new_ys__n7753_
.sym 38007 $abc$63045$new_n5070_
.sym 38008 $abc$63045$new_ys__n41_inv_
.sym 38009 $abc$63045$new_ys__n2852_
.sym 38011 rvsoc.data_adrs[1]
.sym 38012 $abc$63045$new_n5060_
.sym 38013 $abc$63045$new_ys__n11766_
.sym 38016 $abc$63045$new_ys__n7754_
.sym 38017 $abc$63045$new_ys__n2143_inv_
.sym 38019 rvsoc.mem_vdata[5][26]
.sym 38020 $abc$63045$new_ys__n41_inv_
.sym 38022 rvsoc.data_adrs[0]
.sym 38024 $abc$63045$new_ys__n2852_
.sym 38028 $abc$63045$new_ys__n2143_inv_
.sym 38029 rvsoc.data_adrs[1]
.sym 38030 $abc$63045$new_ys__n7758_
.sym 38031 $abc$63045$new_n5070_
.sym 38034 rvsoc.data_adrs[0]
.sym 38035 $abc$63045$new_ys__n2405_inv_
.sym 38036 $abc$63045$new_ys__n2852_
.sym 38037 $abc$63045$new_ys__n41_inv_
.sym 38040 rvsoc.mem_vdata[5][26]
.sym 38041 $abc$63045$new_n5153_
.sym 38042 $abc$63045$new_ys__n11766_
.sym 38043 $abc$63045$new_n5154_
.sym 38046 $abc$63045$new_n5342_
.sym 38047 rvsoc.data_adrs[1]
.sym 38048 $abc$63045$new_ys__n7753_
.sym 38052 rvsoc.data_adrs[1]
.sym 38053 $abc$63045$new_ys__n2852_
.sym 38054 rvsoc.data_adrs[0]
.sym 38055 $abc$63045$new_ys__n41_inv_
.sym 38059 $abc$63045$new_ys__n2143_inv_
.sym 38061 $abc$63045$new_n5060_
.sym 38064 rvsoc.data_adrs[1]
.sym 38065 $abc$63045$new_ys__n7754_
.sym 38067 $abc$63045$new_n5342_
.sym 38071 $abc$63045$new_n5400_
.sym 38072 $abc$63045$new_n5157_
.sym 38073 $abc$63045$new_n5058_
.sym 38074 $abc$63045$new_n5242_
.sym 38075 $abc$63045$new_ys__n2143_inv_
.sym 38076 $abc$63045$new_n5540_
.sym 38077 $abc$63045$new_n5146_
.sym 38078 $abc$63045$new_n5488_
.sym 38081 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[21]
.sym 38083 rvsoc.mem_rcode[5]
.sym 38084 rvsoc.resetn
.sym 38085 rvsoc.code_adrs[28]
.sym 38087 $abc$63045$new_ys__n7758_
.sym 38088 rvsoc.data_adrs[0]
.sym 38089 $abc$63045$new_n5070_
.sym 38090 rvsoc.code_adrs[29]
.sym 38092 $abc$63045$new_ys__n7753_
.sym 38093 rvsoc.code_adrs[29]
.sym 38094 rvsoc.data_adrs[0]
.sym 38098 $abc$63045$new_n5374_
.sym 38099 $PACKER_VCC_NET
.sym 38100 rvsoc.cpu0.F_insn[25]
.sym 38106 rvsoc.data_wdata[21]
.sym 38113 $abc$63045$new_ys__n7759_
.sym 38115 $abc$63045$new_ys__n7758_
.sym 38117 $abc$63045$new_n5590_
.sym 38118 $abc$63045$new_n5342_
.sym 38119 $abc$63045$new_n5060_
.sym 38122 $abc$63045$new_n5340_
.sym 38123 $abc$63045$new_ys__n7755_
.sym 38124 $abc$63045$new_n5341_
.sym 38125 $abc$63045$new_ys__n2143_inv_
.sym 38126 $abc$63045$new_n5414_
.sym 38127 $abc$63045$new_n5351_
.sym 38131 $abc$63045$new_ys__n7738_
.sym 38132 $abc$63045$new_n5334_
.sym 38133 $abc$63045$new_n5416_
.sym 38134 $abc$63045$new_n5343_
.sym 38136 $abc$63045$new_ys__n9517_
.sym 38137 $abc$63045$new_n5591_
.sym 38139 $abc$63045$new_n5057_
.sym 38140 rvsoc.data_adrs[1]
.sym 38142 $abc$63045$new_n5059_
.sym 38143 $abc$63045$new_n5415_
.sym 38145 $abc$63045$new_n5334_
.sym 38146 $abc$63045$new_n5590_
.sym 38147 $abc$63045$new_n5591_
.sym 38151 $abc$63045$new_ys__n7738_
.sym 38152 $abc$63045$new_n5351_
.sym 38153 $abc$63045$new_n5059_
.sym 38154 $abc$63045$new_n5057_
.sym 38157 $abc$63045$new_ys__n2143_inv_
.sym 38158 rvsoc.data_adrs[1]
.sym 38159 $abc$63045$new_ys__n7755_
.sym 38160 $abc$63045$new_n5060_
.sym 38163 $abc$63045$new_ys__n7759_
.sym 38164 $abc$63045$new_n5342_
.sym 38165 rvsoc.data_adrs[1]
.sym 38169 $abc$63045$new_n5415_
.sym 38170 $abc$63045$new_n5414_
.sym 38171 $abc$63045$new_n5334_
.sym 38172 $abc$63045$new_n5416_
.sym 38175 rvsoc.data_adrs[1]
.sym 38177 $abc$63045$new_ys__n9517_
.sym 38178 $abc$63045$new_n5342_
.sym 38182 $abc$63045$new_ys__n7758_
.sym 38183 $abc$63045$new_n5342_
.sym 38184 rvsoc.data_adrs[1]
.sym 38187 $abc$63045$new_n5341_
.sym 38188 $abc$63045$new_n5334_
.sym 38189 $abc$63045$new_n5340_
.sym 38190 $abc$63045$new_n5343_
.sym 38194 $abc$63045$new_n5402_
.sym 38195 $abc$63045$new_n5591_
.sym 38196 $abc$63045$new_n5363_
.sym 38197 $abc$63045$new_n5355_
.sym 38198 $abc$63045$new_n5334_
.sym 38199 $abc$63045$new_n5416_
.sym 38200 $abc$63045$new_n5343_
.sym 38201 $abc$63045$new_ys__n11266_
.sym 38203 rvsoc.code_adrs[30]
.sym 38206 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 38207 $abc$63045$new_ys__n3053_inv_
.sym 38208 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 38209 rvsoc.mem_vdata[15][8]
.sym 38210 $abc$63045$new_n5435_
.sym 38212 $abc$63045$new_ys__n7756_
.sym 38213 $abc$63045$new_ys__n2405_inv_
.sym 38215 $abc$63045$new_n5107_
.sym 38216 $abc$63045$new_ys__n7742_
.sym 38217 $abc$63045$new_ys__n7759_
.sym 38218 rvsoc.eram.adrs[6]
.sym 38219 rvsoc.cpu0.F_insn[25]
.sym 38220 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[27]
.sym 38222 rvsoc.uart0.div[10]
.sym 38223 $abc$63045$new_n5568_
.sym 38224 $abc$63045$new_n5540_
.sym 38226 rvsoc.data_adrs[1]
.sym 38227 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[26]
.sym 38228 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[6]
.sym 38229 $abc$63045$new_n5096_
.sym 38235 $abc$63045$new_n5400_
.sym 38236 $abc$63045$new_n5350_
.sym 38239 $abc$63045$new_n5352_
.sym 38240 $abc$63045$new_n5403_
.sym 38242 $abc$63045$new_n5540_
.sym 38243 rvsoc.cpu0.E_op2[31]
.sym 38245 $abc$63045$new_n5367_
.sym 38246 rvsoc.cpu0.D_funct3[2]
.sym 38247 $abc$63045$new_ys__n2143_inv_
.sym 38248 $abc$63045$new_n5425_
.sym 38249 $abc$63045$new_n5355_
.sym 38252 $abc$63045$new_n5365_
.sym 38253 $abc$63045$new_n5363_
.sym 38254 $abc$63045$new_n5424_
.sym 38255 $abc$63045$new_n5334_
.sym 38259 $abc$63045$new_n5402_
.sym 38260 $abc$63045$new_n5366_
.sym 38261 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[13]
.sym 38263 $abc$63045$new_ys__n2852_
.sym 38264 $abc$63045$new_n5541_
.sym 38265 $abc$63045$new_n5426_
.sym 38266 $abc$63045$new_n5084_
.sym 38268 $abc$63045$new_n5366_
.sym 38269 $abc$63045$new_n5365_
.sym 38270 $abc$63045$new_n5363_
.sym 38271 $abc$63045$new_n5367_
.sym 38275 rvsoc.cpu0.D_funct3[2]
.sym 38280 $abc$63045$new_n5334_
.sym 38281 $abc$63045$new_n5350_
.sym 38282 $abc$63045$new_n5352_
.sym 38283 $abc$63045$new_n5355_
.sym 38286 $abc$63045$new_n5402_
.sym 38287 $abc$63045$new_n5400_
.sym 38288 $abc$63045$new_n5403_
.sym 38289 $abc$63045$new_n5334_
.sym 38292 $abc$63045$new_n5334_
.sym 38293 $abc$63045$new_n5424_
.sym 38294 $abc$63045$new_n5425_
.sym 38295 $abc$63045$new_n5426_
.sym 38298 $abc$63045$new_ys__n2143_inv_
.sym 38300 $abc$63045$new_ys__n2852_
.sym 38301 $abc$63045$new_n5084_
.sym 38304 $abc$63045$new_n5334_
.sym 38306 $abc$63045$new_n5541_
.sym 38307 $abc$63045$new_n5540_
.sym 38310 rvsoc.cpu0.E_op2[31]
.sym 38312 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[13]
.sym 38314 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 38315 rvsoc.clka
.sym 38317 $abc$63045$new_n5376_
.sym 38318 $abc$63045$new_n5366_
.sym 38319 $abc$63045$new_n6104_
.sym 38320 $abc$63045$new_n6130_
.sym 38321 $abc$63045$new_n5389_
.sym 38322 $abc$63045$new_n5541_
.sym 38323 $abc$63045$new_n5426_
.sym 38324 $abc$63045$new_n5578_
.sym 38325 rvsoc.cpu0.D_insn_typ[8]
.sym 38327 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[22]
.sym 38328 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[1]
.sym 38329 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 38331 rvsoc.cpu0.mul_val[21]
.sym 38332 rvsoc.data_wst[1]
.sym 38333 $abc$63045$new_ys__n3050_inv_
.sym 38334 $abc$63045$new_n5084_
.sym 38335 $PACKER_VCC_NET
.sym 38336 $abc$63045$new_ys__n11273_
.sym 38337 rvsoc.cpu0.D_insn_typ[13]
.sym 38338 rvsoc.cpu0.E_mul_lolo[8]
.sym 38339 rvsoc.dram.adrs[5]
.sym 38340 rvsoc.mem_vdata[4][26]
.sym 38341 rvsoc.cpu0.F_insn[26]
.sym 38342 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[30]
.sym 38343 $abc$63045$new_n5353_
.sym 38344 $abc$63045$new_ys__n3309_inv_
.sym 38345 rvsoc.cpu0.mul_val[26]
.sym 38346 $abc$63045$new_n6131_
.sym 38347 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 38349 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 38351 rvsoc.mem_vdata[2][24]
.sym 38352 $abc$63045$new_n5387_
.sym 38359 $abc$63045$new_n5387_
.sym 38360 $abc$63045$new_n5391_
.sym 38361 rvsoc.cpu0.E_op1[31]
.sym 38362 $abc$63045$new_n5334_
.sym 38364 $abc$63045$new_n5377_
.sym 38365 $abc$63045$new_n5390_
.sym 38367 $abc$63045$new_n5095_
.sym 38368 $abc$63045$new_n5374_
.sym 38369 $abc$63045$new_n5353_
.sym 38371 $abc$63045$new_n5389_
.sym 38372 $abc$63045$new_n5093_
.sym 38373 $abc$63045$new_ys__n11266_
.sym 38375 $abc$63045$new_n5096_
.sym 38376 $abc$63045$new_ys__n7004_inv_
.sym 38377 $abc$63045$new_n5392_
.sym 38378 rvsoc.cpu0.mulhu_val[12]
.sym 38381 $abc$63045$new_ys__n7981_inv_
.sym 38382 $abc$63045$new_n5376_
.sym 38383 $abc$63045$new_n5096_
.sym 38386 rvsoc.cpu0.E_op2[31]
.sym 38387 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[12]
.sym 38388 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[6]
.sym 38389 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[12]
.sym 38391 $abc$63045$new_n5334_
.sym 38392 $abc$63045$new_n5387_
.sym 38393 $abc$63045$new_n5389_
.sym 38394 $abc$63045$new_n5390_
.sym 38398 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[12]
.sym 38399 rvsoc.cpu0.E_op2[31]
.sym 38403 $abc$63045$new_ys__n11266_
.sym 38404 $abc$63045$new_n5093_
.sym 38405 $abc$63045$new_n5096_
.sym 38406 $abc$63045$new_ys__n7981_inv_
.sym 38409 rvsoc.cpu0.E_op2[31]
.sym 38410 rvsoc.cpu0.mulhu_val[12]
.sym 38411 rvsoc.cpu0.E_op1[31]
.sym 38412 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[12]
.sym 38417 $abc$63045$new_n5353_
.sym 38418 $abc$63045$new_n5096_
.sym 38421 rvsoc.cpu0.E_op2[31]
.sym 38422 $abc$63045$new_n5096_
.sym 38423 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[6]
.sym 38424 $abc$63045$new_ys__n7004_inv_
.sym 38427 $abc$63045$new_n5334_
.sym 38428 $abc$63045$new_n5374_
.sym 38429 $abc$63045$new_n5377_
.sym 38430 $abc$63045$new_n5376_
.sym 38433 $abc$63045$new_n5096_
.sym 38434 $abc$63045$new_n5391_
.sym 38435 $abc$63045$new_n5392_
.sym 38436 $abc$63045$new_n5095_
.sym 38440 $abc$63045$new_n5571_
.sym 38441 $abc$63045$new_n5581_
.sym 38442 $abc$63045$new_n5568_
.sym 38443 $abc$63045$new_n5548_
.sym 38444 rvsoc.cpu0.F_actv_pc[26]
.sym 38445 $abc$63045$new_n5551_
.sym 38446 rvsoc.cpu0.F_actv_pc[31]
.sym 38447 $abc$63045$new_n5353_
.sym 38448 rvsoc.data_wdata[10]
.sym 38449 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 38450 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 38451 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[25]
.sym 38453 rvsoc.mem_vdata[5][12]
.sym 38454 rvsoc.cpu0.D_insn_typ[7]
.sym 38455 $abc$63045$new_ys__n11268_
.sym 38456 $abc$63045$new_n5084_
.sym 38457 rvsoc.cpu0.D_op2[12]
.sym 38458 rvsoc.uart0.div[7]
.sym 38459 rvsoc.cpu0.umul_lolo[5]
.sym 38460 $abc$63045$new_n5093_
.sym 38461 $abc$63045$new_n5434_
.sym 38463 $abc$63045$new_ys__n3042_inv_
.sym 38464 $abc$63045$new_ys__n3307_inv_
.sym 38465 rvsoc.cpu0.F_actv_pc[26]
.sym 38466 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[9]
.sym 38467 $abc$63045$new_ys__n7981_inv_
.sym 38468 rvsoc.data_wdata[8]
.sym 38470 rvsoc.data_wdata[2]
.sym 38471 rvsoc.cpu0.mulhu_val[6]
.sym 38472 rvsoc.cpu0.E_op2[31]
.sym 38473 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[0]
.sym 38474 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 38475 rvsoc.code_adrs[31]
.sym 38482 $abc$63045$new_n5096_
.sym 38483 rvsoc.cpu0.E_op2[31]
.sym 38484 $abc$63045$new_n6130_
.sym 38485 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[4]
.sym 38487 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[31]
.sym 38490 $abc$63045$new_n5096_
.sym 38491 $abc$63045$new_n6104_
.sym 38492 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[3]
.sym 38493 $abc$63045$new_ys__n7001_inv_
.sym 38494 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[24]
.sym 38495 $abc$63045$new_ys__n7022_inv_
.sym 38496 $abc$63045$new_n6129_
.sym 38497 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[26]
.sym 38498 rvsoc.cpu0.E_op2[31]
.sym 38500 $abc$63045$new_ys__n7014_
.sym 38501 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[16]
.sym 38506 $abc$63045$new_n6103_
.sym 38508 $abc$63045$new_ys__n7002_inv_
.sym 38509 $abc$63045$new_ys__n7024_inv_
.sym 38512 $abc$63045$new_ys__n7029_inv_
.sym 38515 $abc$63045$new_n5096_
.sym 38516 $abc$63045$new_n6129_
.sym 38517 $abc$63045$new_n6130_
.sym 38520 $abc$63045$new_ys__n7014_
.sym 38521 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[16]
.sym 38522 $abc$63045$new_n5096_
.sym 38523 rvsoc.cpu0.E_op2[31]
.sym 38526 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[3]
.sym 38527 $abc$63045$new_n5096_
.sym 38528 rvsoc.cpu0.E_op2[31]
.sym 38529 $abc$63045$new_ys__n7001_inv_
.sym 38532 $abc$63045$new_ys__n7022_inv_
.sym 38533 rvsoc.cpu0.E_op2[31]
.sym 38534 $abc$63045$new_n5096_
.sym 38535 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[24]
.sym 38538 $abc$63045$new_n6103_
.sym 38539 $abc$63045$new_n5096_
.sym 38541 $abc$63045$new_n6104_
.sym 38544 $abc$63045$new_n5096_
.sym 38545 $abc$63045$new_ys__n7002_inv_
.sym 38546 rvsoc.cpu0.E_op2[31]
.sym 38547 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[4]
.sym 38550 $abc$63045$new_n5096_
.sym 38551 $abc$63045$new_ys__n7024_inv_
.sym 38552 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[26]
.sym 38553 rvsoc.cpu0.E_op2[31]
.sym 38556 $abc$63045$new_n5096_
.sym 38557 $abc$63045$new_ys__n7029_inv_
.sym 38558 rvsoc.cpu0.E_op2[31]
.sym 38559 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[31]
.sym 38563 rvsoc.cpu0.D_op3[13]
.sym 38564 rvsoc.cpu0.D_op3[17]
.sym 38565 rvsoc.cpu0.D_op3[31]
.sym 38566 $abc$63045$new_ys__n7002_inv_
.sym 38567 rvsoc.cpu0.D_op3[14]
.sym 38568 rvsoc.cpu0.D_op3[11]
.sym 38569 rvsoc.cpu0.D_op3[8]
.sym 38570 rvsoc.cpu0.D_op3[10]
.sym 38571 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[6]
.sym 38572 rvsoc.data_adrs[8]
.sym 38573 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[17]
.sym 38574 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[7]
.sym 38575 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[4]
.sym 38576 rvsoc.cpu0.D_insn_typ[12]
.sym 38577 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[29]
.sym 38578 $abc$63045$new_n5548_
.sym 38579 rvsoc.cpu0.D_op1[7]
.sym 38580 rvsoc.cpu0.D_op3[5]
.sym 38582 rvsoc.cpu0.D_op3[0]
.sym 38583 rvsoc.cpu0.D_op1[1]
.sym 38584 rvsoc.cpu0.D_op3[1]
.sym 38585 rvsoc.code_adrs[3]
.sym 38586 rvsoc.cpu0.D_op3[4]
.sym 38587 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[16]
.sym 38588 $abc$63045$new_ys__n7027_
.sym 38589 rvsoc.cpu0.mulhu_val[8]
.sym 38590 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[23]
.sym 38591 $PACKER_VCC_NET
.sym 38592 rvsoc.cpu0.mulhu_val[18]
.sym 38593 rvsoc.cpu0.F_insn[25]
.sym 38594 $abc$63045$new_ys__n3349_inv_
.sym 38595 $abc$63045$new_ys__n2887_
.sym 38596 $PACKER_VCC_NET
.sym 38597 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[4]
.sym 38598 rvsoc.cpu0.mulhu_val[11]
.sym 38604 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[4]
.sym 38606 rvsoc.cpu0.mulhu_val[5]
.sym 38607 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[3]
.sym 38610 rvsoc.cpu0.mulhu_val[3]
.sym 38612 rvsoc.cpu0.mulhu_val[7]
.sym 38614 rvsoc.cpu0.mulhu_val[4]
.sym 38616 rvsoc.cpu0.mulhu_val[2]
.sym 38617 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[2]
.sym 38622 rvsoc.cpu0.mulhu_val[1]
.sym 38623 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[1]
.sym 38625 rvsoc.cpu0.mulhu_val[0]
.sym 38627 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[5]
.sym 38631 rvsoc.cpu0.mulhu_val[6]
.sym 38632 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[6]
.sym 38633 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[0]
.sym 38635 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[7]
.sym 38636 $auto$alumacc.cc:474:replace_alu$3218.C[1]
.sym 38638 rvsoc.cpu0.mulhu_val[0]
.sym 38639 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[0]
.sym 38642 $auto$alumacc.cc:474:replace_alu$3218.C[2]
.sym 38644 rvsoc.cpu0.mulhu_val[1]
.sym 38645 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[1]
.sym 38646 $auto$alumacc.cc:474:replace_alu$3218.C[1]
.sym 38648 $auto$alumacc.cc:474:replace_alu$3218.C[3]
.sym 38650 rvsoc.cpu0.mulhu_val[2]
.sym 38651 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[2]
.sym 38652 $auto$alumacc.cc:474:replace_alu$3218.C[2]
.sym 38654 $auto$alumacc.cc:474:replace_alu$3218.C[4]
.sym 38656 rvsoc.cpu0.mulhu_val[3]
.sym 38657 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[3]
.sym 38658 $auto$alumacc.cc:474:replace_alu$3218.C[3]
.sym 38660 $auto$alumacc.cc:474:replace_alu$3218.C[5]
.sym 38662 rvsoc.cpu0.mulhu_val[4]
.sym 38663 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[4]
.sym 38664 $auto$alumacc.cc:474:replace_alu$3218.C[4]
.sym 38666 $auto$alumacc.cc:474:replace_alu$3218.C[6]
.sym 38668 rvsoc.cpu0.mulhu_val[5]
.sym 38669 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[5]
.sym 38670 $auto$alumacc.cc:474:replace_alu$3218.C[5]
.sym 38672 $auto$alumacc.cc:474:replace_alu$3218.C[7]
.sym 38674 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[6]
.sym 38675 rvsoc.cpu0.mulhu_val[6]
.sym 38676 $auto$alumacc.cc:474:replace_alu$3218.C[6]
.sym 38678 $auto$alumacc.cc:474:replace_alu$3218.C[8]
.sym 38680 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[7]
.sym 38681 rvsoc.cpu0.mulhu_val[7]
.sym 38682 $auto$alumacc.cc:474:replace_alu$3218.C[7]
.sym 38686 rvsoc.cpu0.D_actv_pc[13]
.sym 38687 rvsoc.cpu0.D_sysidx[1]
.sym 38688 rvsoc.cpu0.D_actv_pc[26]
.sym 38689 $abc$63045$new_ys__n7000_inv_
.sym 38690 rvsoc.cpu0.D_actv_pc[29]
.sym 38691 rvsoc.cpu0.D_actv_pc[31]
.sym 38692 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[0]
.sym 38693 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[13]
.sym 38696 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53327
.sym 38698 rvsoc.cpu0.D_op1[9]
.sym 38699 rvsoc.cpu0.umul_lhhl[12]
.sym 38700 rvsoc.cpu0.mulhu_val[5]
.sym 38701 rvsoc.cpu0.D_insn_typ[13]
.sym 38702 rvsoc.cpu0.mulhu_val[4]
.sym 38703 rvsoc.cpu0.D_insn_typ[3]
.sym 38704 rvsoc.cpu0.mulhu_val[2]
.sym 38705 rvsoc.cpu0.D_op1[4]
.sym 38706 rvsoc.data_wdata[10]
.sym 38707 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 38708 rvsoc.cpu0.D_insn[10]
.sym 38709 rvsoc.code_adrs[31]
.sym 38710 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 38711 rvsoc.cpu0.mulhu_val[0]
.sym 38712 rvsoc.cpu0.F_insn[25]
.sym 38713 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[20]
.sym 38714 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[26]
.sym 38716 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[27]
.sym 38718 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[6]
.sym 38719 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[6]
.sym 38720 rvsoc.data_wdata[14]
.sym 38721 rvsoc.cpu0.mulhu_val[15]
.sym 38722 $auto$alumacc.cc:474:replace_alu$3218.C[8]
.sym 38728 rvsoc.cpu0.mulhu_val[15]
.sym 38731 rvsoc.cpu0.mulhu_val[13]
.sym 38733 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[12]
.sym 38735 rvsoc.cpu0.mulhu_val[12]
.sym 38737 rvsoc.cpu0.mulhu_val[10]
.sym 38738 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[14]
.sym 38739 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[11]
.sym 38740 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[15]
.sym 38745 rvsoc.cpu0.mulhu_val[9]
.sym 38746 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[8]
.sym 38749 rvsoc.cpu0.mulhu_val[8]
.sym 38750 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[13]
.sym 38753 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[9]
.sym 38754 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[10]
.sym 38755 rvsoc.cpu0.mulhu_val[14]
.sym 38758 rvsoc.cpu0.mulhu_val[11]
.sym 38759 $auto$alumacc.cc:474:replace_alu$3218.C[9]
.sym 38761 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[8]
.sym 38762 rvsoc.cpu0.mulhu_val[8]
.sym 38763 $auto$alumacc.cc:474:replace_alu$3218.C[8]
.sym 38765 $auto$alumacc.cc:474:replace_alu$3218.C[10]
.sym 38767 rvsoc.cpu0.mulhu_val[9]
.sym 38768 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[9]
.sym 38769 $auto$alumacc.cc:474:replace_alu$3218.C[9]
.sym 38771 $auto$alumacc.cc:474:replace_alu$3218.C[11]
.sym 38773 rvsoc.cpu0.mulhu_val[10]
.sym 38774 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[10]
.sym 38775 $auto$alumacc.cc:474:replace_alu$3218.C[10]
.sym 38777 $auto$alumacc.cc:474:replace_alu$3218.C[12]
.sym 38779 rvsoc.cpu0.mulhu_val[11]
.sym 38780 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[11]
.sym 38781 $auto$alumacc.cc:474:replace_alu$3218.C[11]
.sym 38783 $auto$alumacc.cc:474:replace_alu$3218.C[13]
.sym 38785 rvsoc.cpu0.mulhu_val[12]
.sym 38786 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[12]
.sym 38787 $auto$alumacc.cc:474:replace_alu$3218.C[12]
.sym 38789 $auto$alumacc.cc:474:replace_alu$3218.C[14]
.sym 38791 rvsoc.cpu0.mulhu_val[13]
.sym 38792 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[13]
.sym 38793 $auto$alumacc.cc:474:replace_alu$3218.C[13]
.sym 38795 $auto$alumacc.cc:474:replace_alu$3218.C[15]
.sym 38797 rvsoc.cpu0.mulhu_val[14]
.sym 38798 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[14]
.sym 38799 $auto$alumacc.cc:474:replace_alu$3218.C[14]
.sym 38801 $auto$alumacc.cc:474:replace_alu$3218.C[16]
.sym 38803 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[15]
.sym 38804 rvsoc.cpu0.mulhu_val[15]
.sym 38805 $auto$alumacc.cc:474:replace_alu$3218.C[15]
.sym 38809 rvsoc.uart0.rx_divcnt[22]
.sym 38810 rvsoc.uart0.rx_divcnt[15]
.sym 38811 rvsoc.uart0.rx_divcnt[1]
.sym 38812 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[0]
.sym 38813 rvsoc.uart0.rx_divcnt[9]
.sym 38814 rvsoc.uart0.rx_divcnt[3]
.sym 38815 rvsoc.uart0.rx_divcnt[0]
.sym 38816 rvsoc.uart0.rx_divcnt[5]
.sym 38817 rvsoc.data_wdata[22]
.sym 38818 rvsoc.cpu0.D_actv_pc[31]
.sym 38819 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[16]
.sym 38820 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 38822 rvsoc.uart0.rx_divcnt[7]
.sym 38823 rvsoc.cpu0.mulhu_val[10]
.sym 38824 $abc$63045$new_ys__n7000_inv_
.sym 38825 rvsoc.cpu0.D_insn_typ[1]
.sym 38826 rvsoc.cpu0.D_op1[16]
.sym 38827 rvsoc.cpu0.mulhu_val[13]
.sym 38828 rvsoc.cpu0.mulhu_val[3]
.sym 38829 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 38830 rvsoc.cpu0.umul_lhhl[4]
.sym 38831 rvsoc.cpu0.mulhu_val[12]
.sym 38832 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[12]
.sym 38833 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[28]
.sym 38834 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[30]
.sym 38835 rvsoc.cpu0.D_insn_typ[8]
.sym 38836 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[9]
.sym 38837 rvsoc.cpu0.D_actv_pc[29]
.sym 38838 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 38839 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[9]
.sym 38840 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[29]
.sym 38841 rvsoc.cpu0.F_insn[26]
.sym 38842 rvsoc.data_wdata[11]
.sym 38843 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 38844 rvsoc.uart0.rx_divcnt[15]
.sym 38845 $auto$alumacc.cc:474:replace_alu$3218.C[16]
.sym 38850 rvsoc.cpu0.mulhu_val[20]
.sym 38854 rvsoc.cpu0.mulhu_val[21]
.sym 38856 rvsoc.cpu0.mulhu_val[16]
.sym 38860 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[23]
.sym 38862 rvsoc.cpu0.mulhu_val[18]
.sym 38867 rvsoc.cpu0.mulhu_val[22]
.sym 38868 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[18]
.sym 38869 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[19]
.sym 38870 rvsoc.cpu0.mulhu_val[19]
.sym 38872 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[22]
.sym 38873 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[20]
.sym 38876 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[17]
.sym 38878 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[21]
.sym 38879 rvsoc.cpu0.mulhu_val[17]
.sym 38880 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[16]
.sym 38881 rvsoc.cpu0.mulhu_val[23]
.sym 38882 $auto$alumacc.cc:474:replace_alu$3218.C[17]
.sym 38884 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[16]
.sym 38885 rvsoc.cpu0.mulhu_val[16]
.sym 38886 $auto$alumacc.cc:474:replace_alu$3218.C[16]
.sym 38888 $auto$alumacc.cc:474:replace_alu$3218.C[18]
.sym 38890 rvsoc.cpu0.mulhu_val[17]
.sym 38891 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[17]
.sym 38892 $auto$alumacc.cc:474:replace_alu$3218.C[17]
.sym 38894 $auto$alumacc.cc:474:replace_alu$3218.C[19]
.sym 38896 rvsoc.cpu0.mulhu_val[18]
.sym 38897 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[18]
.sym 38898 $auto$alumacc.cc:474:replace_alu$3218.C[18]
.sym 38900 $auto$alumacc.cc:474:replace_alu$3218.C[20]
.sym 38902 rvsoc.cpu0.mulhu_val[19]
.sym 38903 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[19]
.sym 38904 $auto$alumacc.cc:474:replace_alu$3218.C[19]
.sym 38906 $auto$alumacc.cc:474:replace_alu$3218.C[21]
.sym 38908 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[20]
.sym 38909 rvsoc.cpu0.mulhu_val[20]
.sym 38910 $auto$alumacc.cc:474:replace_alu$3218.C[20]
.sym 38912 $auto$alumacc.cc:474:replace_alu$3218.C[22]
.sym 38914 rvsoc.cpu0.mulhu_val[21]
.sym 38915 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[21]
.sym 38916 $auto$alumacc.cc:474:replace_alu$3218.C[21]
.sym 38918 $auto$alumacc.cc:474:replace_alu$3218.C[23]
.sym 38920 rvsoc.cpu0.mulhu_val[22]
.sym 38921 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[22]
.sym 38922 $auto$alumacc.cc:474:replace_alu$3218.C[22]
.sym 38924 $auto$alumacc.cc:474:replace_alu$3218.C[24]
.sym 38926 rvsoc.cpu0.mulhu_val[23]
.sym 38927 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[23]
.sym 38928 $auto$alumacc.cc:474:replace_alu$3218.C[23]
.sym 38934 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[2]
.sym 38935 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[3]
.sym 38936 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[4]
.sym 38937 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[5]
.sym 38938 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[6]
.sym 38939 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[7]
.sym 38940 rvsoc.cpu0.umul_lhhl[8]
.sym 38941 rvsoc.uart0.rx_divcnt[3]
.sym 38943 rvsoc.cpu0.E_op1[31]
.sym 38944 rvsoc.cpu0.D_op1[26]
.sym 38945 rvsoc.uart0.rx_divcnt[0]
.sym 38946 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 38947 rvsoc.cpu0.E_op1[31]
.sym 38948 rvsoc.cpu0.D_op1[7]
.sym 38949 rvsoc.uart0.rx_divcnt[5]
.sym 38950 rvsoc.cpu0.mulhu_val[21]
.sym 38951 rvsoc.uart0.rx_divcnt[22]
.sym 38952 rvsoc.cpu0.mulhu_val[16]
.sym 38953 $abc$63045$new_n4956_
.sym 38954 rvsoc.cpu0.mulhu_val[20]
.sym 38955 rvsoc.cpu0.umul_lhhl[13]
.sym 38956 rvsoc.uart0.rx_divcnt[19]
.sym 38957 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[0]
.sym 38959 rvsoc.cpu0.F_insn[13]
.sym 38960 rvsoc.uart0.rx_divcnt[9]
.sym 38963 rvsoc.cpu0.E_op2[31]
.sym 38964 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[30]
.sym 38965 rvsoc.data_wdata[24]
.sym 38966 $abc$63045$new_ys__n7981_inv_
.sym 38967 rvsoc.code_adrs[31]
.sym 38968 $auto$alumacc.cc:474:replace_alu$3218.C[24]
.sym 38973 rvsoc.cpu0.mulhu_val[27]
.sym 38975 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[30]
.sym 38976 rvsoc.cpu0.mulhu_val[25]
.sym 38980 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[27]
.sym 38981 rvsoc.cpu0.mulhu_val[28]
.sym 38983 rvsoc.cpu0.mulhu_val[29]
.sym 38985 rvsoc.cpu0.mulhu_val[26]
.sym 38989 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[26]
.sym 38990 rvsoc.cpu0.mulhu_val[30]
.sym 38991 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[31]
.sym 38993 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[28]
.sym 38997 rvsoc.cpu0.mulhu_val[24]
.sym 39000 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[29]
.sym 39001 rvsoc.cpu0.mulhu_val[31]
.sym 39002 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[24]
.sym 39004 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[25]
.sym 39005 $auto$alumacc.cc:474:replace_alu$3218.C[25]
.sym 39007 rvsoc.cpu0.mulhu_val[24]
.sym 39008 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[24]
.sym 39009 $auto$alumacc.cc:474:replace_alu$3218.C[24]
.sym 39011 $auto$alumacc.cc:474:replace_alu$3218.C[26]
.sym 39013 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[25]
.sym 39014 rvsoc.cpu0.mulhu_val[25]
.sym 39015 $auto$alumacc.cc:474:replace_alu$3218.C[25]
.sym 39017 $auto$alumacc.cc:474:replace_alu$3218.C[27]
.sym 39019 rvsoc.cpu0.mulhu_val[26]
.sym 39020 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[26]
.sym 39021 $auto$alumacc.cc:474:replace_alu$3218.C[26]
.sym 39023 $auto$alumacc.cc:474:replace_alu$3218.C[28]
.sym 39025 rvsoc.cpu0.mulhu_val[27]
.sym 39026 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[27]
.sym 39027 $auto$alumacc.cc:474:replace_alu$3218.C[27]
.sym 39029 $auto$alumacc.cc:474:replace_alu$3218.C[29]
.sym 39031 rvsoc.cpu0.mulhu_val[28]
.sym 39032 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[28]
.sym 39033 $auto$alumacc.cc:474:replace_alu$3218.C[28]
.sym 39035 $auto$alumacc.cc:474:replace_alu$3218.C[30]
.sym 39037 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[29]
.sym 39038 rvsoc.cpu0.mulhu_val[29]
.sym 39039 $auto$alumacc.cc:474:replace_alu$3218.C[29]
.sym 39041 $auto$alumacc.cc:474:replace_alu$3218.C[31]
.sym 39043 rvsoc.cpu0.mulhu_val[30]
.sym 39044 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[30]
.sym 39045 $auto$alumacc.cc:474:replace_alu$3218.C[30]
.sym 39048 rvsoc.cpu0.mulhu_val[31]
.sym 39049 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[31]
.sym 39051 $auto$alumacc.cc:474:replace_alu$3218.C[31]
.sym 39055 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[8]
.sym 39056 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[9]
.sym 39057 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[10]
.sym 39058 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[11]
.sym 39059 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[12]
.sym 39060 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[13]
.sym 39061 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[14]
.sym 39062 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[15]
.sym 39063 rvsoc.cpu0.D_op2[6]
.sym 39064 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[24]
.sym 39065 $abc$63045$new_ys__n1197_
.sym 39066 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[5]
.sym 39067 rvsoc.cpu0.mulhu_val[27]
.sym 39068 rvsoc.cpu0.D_op1[1]
.sym 39069 rvsoc.cpu0.mulhu_val[29]
.sym 39070 rvsoc.cpu0.D_op1[14]
.sym 39071 rvsoc.cpu0.mulhu_val[0]
.sym 39072 rvsoc.data_wdata[9]
.sym 39073 rvsoc.cpu0.mulhu_val[26]
.sym 39074 rvsoc.cpu0.umul_lhhl[19]
.sym 39075 rvsoc.cpu0.D_op2[24]
.sym 39076 rvsoc.cpu0.D_op1[12]
.sym 39077 rvsoc.cpu0.mulhu_val[28]
.sym 39078 rvsoc.uart0.rx_divcnt[20]
.sym 39079 rvsoc.uart0.rx_divcnt[13]
.sym 39080 $abc$63045$new_ys__n7027_
.sym 39081 $abc$63045$new_ys__n3349_inv_
.sym 39082 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[13]
.sym 39083 rvsoc.uart0.rx_divcnt[7]
.sym 39084 rvsoc.cpu0.mulhu_val[23]
.sym 39085 rvsoc.uart0.rx_divcnt[2]
.sym 39086 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[23]
.sym 39087 rvsoc.cpu0.mulhu_val[31]
.sym 39088 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[4]
.sym 39090 rvsoc.cpu0.F_insn[25]
.sym 39098 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[2]
.sym 39100 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[4]
.sym 39102 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[6]
.sym 39103 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[7]
.sym 39112 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[8]
.sym 39114 $abc$63045$new_n4010_
.sym 39123 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[11]
.sym 39124 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[12]
.sym 39126 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[14]
.sym 39129 $abc$63045$new_n4010_
.sym 39131 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[4]
.sym 39136 $abc$63045$new_n4010_
.sym 39138 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[8]
.sym 39141 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[6]
.sym 39143 $abc$63045$new_n4010_
.sym 39148 $abc$63045$new_n4010_
.sym 39149 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[14]
.sym 39154 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[12]
.sym 39155 $abc$63045$new_n4010_
.sym 39160 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[11]
.sym 39162 $abc$63045$new_n4010_
.sym 39165 $abc$63045$new_n4010_
.sym 39166 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[7]
.sym 39172 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[2]
.sym 39174 $abc$63045$new_n4010_
.sym 39176 rvsoc.clkn
.sym 39177 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 39178 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[16]
.sym 39179 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[17]
.sym 39180 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[18]
.sym 39181 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[19]
.sym 39182 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[20]
.sym 39183 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[21]
.sym 39184 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[22]
.sym 39185 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[23]
.sym 39186 rvsoc.uart0.rx_divcnt[12]
.sym 39188 $abc$63045$new_ys__n6314_
.sym 39189 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[21]
.sym 39190 rvsoc.uart0.rx_divcnt[4]
.sym 39191 rvsoc.cpu0.mulhu_val[25]
.sym 39192 rvsoc.uart0.rx_divcnt[11]
.sym 39193 rvsoc.resetn
.sym 39194 rvsoc.uart0.rx_divcnt[8]
.sym 39195 rvsoc.cpu0.mulhu_val[14]
.sym 39196 rvsoc.uart0.rx_divcnt[6]
.sym 39197 rvsoc.cpu0.D_insn[10]
.sym 39198 rvsoc.uart0.rx_divcnt[14]
.sym 39199 rvsoc.cpu0.D_insn[31]
.sym 39200 rvsoc.cpu0.D_op2[9]
.sym 39201 rvsoc.cpu0.mulhu_val[14]
.sym 39202 rvsoc.cpu0.D_insn_typ[14]
.sym 39203 rvsoc.cpu0.D_insn[29]
.sym 39204 rvsoc.data_wdata[14]
.sym 39205 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[20]
.sym 39206 rvsoc.uart0.rx_divcnt[23]
.sym 39207 rvsoc.uart0.rx_divcnt[12]
.sym 39208 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[31]
.sym 39209 rvsoc.cpu0.F_insn[25]
.sym 39210 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[6]
.sym 39211 rvsoc.cpu0.D_insn_typ[1]
.sym 39212 rvsoc.uart0.rx_divcnt[10]
.sym 39213 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 39219 $abc$63045$new_ys__n7019_
.sym 39221 $abc$63045$new_n4010_
.sym 39229 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[10]
.sym 39236 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[17]
.sym 39237 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[18]
.sym 39240 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[21]
.sym 39242 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[23]
.sym 39243 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[16]
.sym 39245 rvsoc.cpu0.E_op2[31]
.sym 39246 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[19]
.sym 39248 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[21]
.sym 39252 $abc$63045$new_n4010_
.sym 39254 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[19]
.sym 39258 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[10]
.sym 39259 $abc$63045$new_n4010_
.sym 39264 $abc$63045$new_n4010_
.sym 39265 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[17]
.sym 39271 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[18]
.sym 39273 $abc$63045$new_n4010_
.sym 39276 $abc$63045$new_n4010_
.sym 39279 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[16]
.sym 39282 rvsoc.cpu0.E_op2[31]
.sym 39283 $abc$63045$new_ys__n7019_
.sym 39284 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[21]
.sym 39289 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[23]
.sym 39290 $abc$63045$new_n4010_
.sym 39295 $abc$63045$new_n4010_
.sym 39297 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[21]
.sym 39299 rvsoc.clkn
.sym 39300 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 39301 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[24]
.sym 39302 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[25]
.sym 39303 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[26]
.sym 39304 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[27]
.sym 39305 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[28]
.sym 39306 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[29]
.sym 39307 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[30]
.sym 39308 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[31]
.sym 39309 rvsoc.uart0.rx_divcnt[16]
.sym 39311 $abc$63045$new_ys__n1252_
.sym 39313 rvsoc.uart0.rx_divcnt[19]
.sym 39314 rvsoc.cpu0.D_op1[16]
.sym 39315 $abc$63045$new_ys__n525_
.sym 39316 $PACKER_VCC_NET
.sym 39317 $abc$63045$new_ys__n7014_
.sym 39318 rvsoc.uart0.rx_divcnt[27]
.sym 39319 $abc$63045$new_ys__n2842_inv_
.sym 39320 $abc$63045$new_ys__n11299_inv_
.sym 39321 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 39322 rvsoc.cpu0.mulhu_val[10]
.sym 39323 rvsoc.cpu0.mulhu_val[24]
.sym 39324 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[14]
.sym 39325 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[28]
.sym 39326 rvsoc.uart0.rx_divcnt[17]
.sym 39327 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[29]
.sym 39328 rvsoc.uart0.rx_divcnt[18]
.sym 39329 rvsoc.data_wdata[11]
.sym 39330 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[9]
.sym 39331 rvsoc.cpu0.E_op2[31]
.sym 39332 rvsoc.cpu0.D_insn_typ[8]
.sym 39333 rvsoc.cpu0.D_op1[8]
.sym 39334 rvsoc.uart0.rx_divcnt[23]
.sym 39335 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 39336 rvsoc.data_wdata[0]
.sym 39344 rvsoc.cpu0.mulhu_val[21]
.sym 39349 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[21]
.sym 39352 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[13]
.sym 39353 rvsoc.cpu0.E_op1[31]
.sym 39358 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[24]
.sym 39360 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[26]
.sym 39364 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[30]
.sym 39365 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[31]
.sym 39368 $abc$63045$new_n4010_
.sym 39369 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[27]
.sym 39370 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[28]
.sym 39375 rvsoc.cpu0.mulhu_val[21]
.sym 39377 rvsoc.cpu0.E_op1[31]
.sym 39378 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[21]
.sym 39381 $abc$63045$new_n4010_
.sym 39382 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[30]
.sym 39387 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[26]
.sym 39390 $abc$63045$new_n4010_
.sym 39393 $abc$63045$new_n4010_
.sym 39396 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[27]
.sym 39400 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[31]
.sym 39402 $abc$63045$new_n4010_
.sym 39405 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[13]
.sym 39407 $abc$63045$new_n4010_
.sym 39412 $abc$63045$new_n4010_
.sym 39414 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[28]
.sym 39417 $abc$63045$new_n4010_
.sym 39418 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[24]
.sym 39422 rvsoc.clkn
.sym 39423 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 39425 rvsoc.uart0.rx_divcnt[25]
.sym 39426 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[31]
.sym 39427 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 39428 $abc$63045$new_ys__n1872_inv_
.sym 39429 rvsoc.uart0.status[0]
.sym 39430 rvsoc.uart0.rx_divcnt[29]
.sym 39431 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[16]
.sym 39433 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[19]
.sym 39436 rvsoc.cpu0.D_op1[26]
.sym 39438 rvsoc.uart0.rx_divcnt[13]
.sym 39439 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 39440 $abc$63045$new_ys__n7029_inv_
.sym 39442 rvsoc.uart0.rx_divcnt[26]
.sym 39443 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[20]
.sym 39444 rvsoc.cpu0.D_op1[7]
.sym 39445 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[21]
.sym 39446 rvsoc.uart0.rx_divcnt[31]
.sym 39447 rvsoc.cpu0.mulhu_val[27]
.sym 39448 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[30]
.sym 39449 rvsoc.uart0.rx_divcnt[26]
.sym 39450 rvsoc.cpu0.add_op12[31]
.sym 39451 rvsoc.cpu0.add_op12[23]
.sym 39452 rvsoc.data_wdata[24]
.sym 39453 rvsoc.uart0.rx_divcnt[29]
.sym 39455 rvsoc.cpu0.D_insn_typ[0]
.sym 39456 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[0]
.sym 39457 rvsoc.uart0.rx_divcnt[28]
.sym 39458 $abc$63045$new_ys__n4350_
.sym 39459 rvsoc.cpu0.E_op2[31]
.sym 39465 $abc$63045$new_ys__n4350_
.sym 39466 rvsoc.resetn
.sym 39467 $abc$63045$new_n3341_
.sym 39468 $abc$63045$new_n3339_
.sym 39469 $abc$63045$new_ys__n2235_
.sym 39470 rvsoc.cpu0.D_insn_typ[12]
.sym 39471 rvsoc.cpu0.E_op1[6]
.sym 39473 rvsoc.cpu0.E_add12[23]
.sym 39475 $abc$63045$new_ys__n2882_inv_
.sym 39477 rvsoc.cpu0.E_add12[6]
.sym 39479 rvsoc.cpu0.E_add12[1]
.sym 39480 $abc$63045$new_ys__n2233_
.sym 39481 rvsoc.cpu0.E_add12[31]
.sym 39482 rvsoc.cpu0.E_op1[1]
.sym 39483 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53327
.sym 39484 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 39486 rvsoc.uart0.rx_bitcnt[0]
.sym 39489 rvsoc.uart0.rx_bitcnt[1]
.sym 39490 $abc$63045$new_n3338_
.sym 39492 rvsoc.cpu0.E_op1[23]
.sym 39494 $abc$63045$new_ys__n11122_inv_
.sym 39496 rvsoc.cpu0.E_op1[31]
.sym 39498 $abc$63045$new_ys__n4350_
.sym 39499 rvsoc.uart0.rx_bitcnt[1]
.sym 39500 $abc$63045$new_ys__n2235_
.sym 39504 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 39506 $abc$63045$new_n3339_
.sym 39507 $abc$63045$new_n3341_
.sym 39510 rvsoc.cpu0.E_op1[31]
.sym 39511 rvsoc.cpu0.E_add12[1]
.sym 39513 rvsoc.cpu0.E_op1[1]
.sym 39517 rvsoc.cpu0.E_add12[31]
.sym 39519 rvsoc.cpu0.E_op1[31]
.sym 39522 rvsoc.cpu0.E_op1[6]
.sym 39524 rvsoc.cpu0.E_op1[31]
.sym 39525 rvsoc.cpu0.E_add12[6]
.sym 39528 rvsoc.resetn
.sym 39529 $abc$63045$new_ys__n2233_
.sym 39530 rvsoc.uart0.rx_bitcnt[0]
.sym 39531 $abc$63045$new_ys__n2235_
.sym 39534 $abc$63045$new_ys__n11122_inv_
.sym 39535 $abc$63045$new_ys__n2882_inv_
.sym 39536 $abc$63045$new_n3338_
.sym 39537 rvsoc.cpu0.D_insn_typ[12]
.sym 39541 rvsoc.cpu0.E_op1[23]
.sym 39542 rvsoc.cpu0.E_add12[23]
.sym 39543 rvsoc.cpu0.E_op1[31]
.sym 39544 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53327
.sym 39545 rvsoc.clkn
.sym 39546 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 39547 rvsoc.cpu0.E_add12[31]
.sym 39548 rvsoc.cpu0.E_add12[13]
.sym 39549 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[9]
.sym 39550 rvsoc.cpu0.E_op2[16]
.sym 39551 rvsoc.cpu0.E_add12[9]
.sym 39552 $abc$63045$new_ys__n11122_inv_
.sym 39553 $abc$63045$new_n4185_
.sym 39554 $abc$63045$new_ys__n1880_inv_
.sym 39555 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 39556 rvsoc.cpu0.E_mul_hihi[25]
.sym 39559 rvsoc.cpu0.D_op2[4]
.sym 39560 rvsoc.resetn
.sym 39561 rvsoc.cpu0.mulhu_val[16]
.sym 39562 rvsoc.cpu0.D_insn[19]
.sym 39563 $abc$63045$new_n3341_
.sym 39564 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[16]
.sym 39565 rvsoc.cpu0.D_insn_typ[9]
.sym 39566 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[28]
.sym 39567 rvsoc.cpu0.mulhu_val[22]
.sym 39568 $abc$63045$new_ys__n2233_
.sym 39569 rvsoc.cpu0.D_op2[14]
.sym 39570 rvsoc.cpu0.D_insn_typ[4]
.sym 39571 rvsoc.cpu0.add_op12[25]
.sym 39572 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[4]
.sym 39573 rvsoc.cpu0.D_op1[5]
.sym 39574 rvsoc.cpu0.add_op12[9]
.sym 39575 rvsoc.cpu0.D_op2[2]
.sym 39576 rvsoc.cpu0.add_op12[18]
.sym 39577 rvsoc.cpu0.D_op1[2]
.sym 39578 rvsoc.cpu0.D_op1[5]
.sym 39579 rvsoc.cpu0.E_op1[25]
.sym 39580 rvsoc.cpu0.D_op1[9]
.sym 39581 rvsoc.cpu0.D_op2[16]
.sym 39582 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[23]
.sym 39589 rvsoc.cpu0.add_op12[25]
.sym 39590 rvsoc.cpu0.E_op1[25]
.sym 39596 rvsoc.cpu0.E_op1[18]
.sym 39597 rvsoc.cpu0.E_add12[25]
.sym 39600 rvsoc.cpu0.add_op12[18]
.sym 39603 rvsoc.cpu0.E_add12[18]
.sym 39605 rvsoc.cpu0.add_op12[1]
.sym 39610 rvsoc.cpu0.add_op12[6]
.sym 39611 rvsoc.cpu0.add_op12[23]
.sym 39612 rvsoc.cpu0.E_op1[31]
.sym 39619 rvsoc.cpu0.D_op2[31]
.sym 39624 rvsoc.cpu0.add_op12[23]
.sym 39629 rvsoc.cpu0.add_op12[25]
.sym 39633 rvsoc.cpu0.E_add12[25]
.sym 39634 rvsoc.cpu0.E_op1[31]
.sym 39635 rvsoc.cpu0.E_op1[25]
.sym 39640 rvsoc.cpu0.D_op2[31]
.sym 39645 rvsoc.cpu0.add_op12[6]
.sym 39651 rvsoc.cpu0.E_op1[18]
.sym 39652 rvsoc.cpu0.E_add12[18]
.sym 39653 rvsoc.cpu0.E_op1[31]
.sym 39658 rvsoc.cpu0.add_op12[1]
.sym 39665 rvsoc.cpu0.add_op12[18]
.sym 39667 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 39668 rvsoc.clka
.sym 39671 rvsoc.cpu0.add_op12[1]
.sym 39672 rvsoc.cpu0.add_op12[2]
.sym 39673 rvsoc.cpu0.add_op12[3]
.sym 39674 rvsoc.cpu0.add_op12[4]
.sym 39675 rvsoc.cpu0.add_op12[5]
.sym 39676 rvsoc.cpu0.add_op12[6]
.sym 39677 rvsoc.cpu0.add_op12[7]
.sym 39679 $abc$63045$new_ys__n11122_inv_
.sym 39682 rvsoc.cpu0.E_op1[18]
.sym 39683 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 39684 rvsoc.uart0.div[13]
.sym 39685 rvsoc.cpu0.D_op2[9]
.sym 39686 rvsoc.cpu0.D_op1[8]
.sym 39687 $abc$63045$new_ys__n1880_inv_
.sym 39688 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 39689 $abc$63045$new_n3341_
.sym 39690 rvsoc.cpu0.D_op1[4]
.sym 39691 rvsoc.cpu0.D_op1[17]
.sym 39692 rvsoc.cpu0.E_op1[10]
.sym 39693 rvsoc.cpu0.D_op1[2]
.sym 39694 rvsoc.cpu0.D_op2[5]
.sym 39695 rvsoc.cpu0.D_op1[12]
.sym 39696 rvsoc.data_wdata[14]
.sym 39697 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[20]
.sym 39698 rvsoc.cpu0.D_op1[31]
.sym 39699 rvsoc.cpu0.D_insn_typ[14]
.sym 39700 $abc$63045$new_ys__n6314_
.sym 39701 rvsoc.cpu0.D_op2[12]
.sym 39702 rvsoc.cpu0.D_op1[11]
.sym 39703 rvsoc.cpu0.D_op2[20]
.sym 39704 rvsoc.cpu0.E_op1[7]
.sym 39705 rvsoc.cpu0.D_op2[14]
.sym 39711 rvsoc.cpu0.E_op1[7]
.sym 39713 rvsoc.cpu0.D_op1[0]
.sym 39715 rvsoc.cpu0.E_op1[5]
.sym 39716 rvsoc.cpu0.E_add12[5]
.sym 39719 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 39722 rvsoc.cpu0.add_op12[0]
.sym 39723 rvsoc.cpu0.E_op1[31]
.sym 39724 rvsoc.cpu0.D_insn[15]
.sym 39729 rvsoc.cpu0.D_funct3[0]
.sym 39730 rvsoc.cpu0.E_add12[0]
.sym 39732 rvsoc.cpu0.add_op12[5]
.sym 39735 rvsoc.cpu0.E_add12[7]
.sym 39736 rvsoc.cpu0.E_op1[0]
.sym 39740 rvsoc.cpu0.D_funct3[1]
.sym 39742 rvsoc.cpu0.add_op12[7]
.sym 39744 rvsoc.cpu0.add_op12[7]
.sym 39751 rvsoc.cpu0.D_insn[15]
.sym 39752 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 39753 rvsoc.cpu0.D_op1[0]
.sym 39756 rvsoc.cpu0.E_op1[7]
.sym 39757 rvsoc.cpu0.E_add12[7]
.sym 39759 rvsoc.cpu0.E_op1[31]
.sym 39765 rvsoc.cpu0.add_op12[0]
.sym 39769 rvsoc.cpu0.E_op1[31]
.sym 39770 rvsoc.cpu0.E_op1[0]
.sym 39771 rvsoc.cpu0.E_add12[0]
.sym 39774 rvsoc.cpu0.add_op12[5]
.sym 39780 rvsoc.cpu0.E_op1[5]
.sym 39781 rvsoc.cpu0.E_add12[5]
.sym 39783 rvsoc.cpu0.E_op1[31]
.sym 39787 rvsoc.cpu0.D_funct3[1]
.sym 39789 rvsoc.cpu0.D_funct3[0]
.sym 39790 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 39791 rvsoc.clka
.sym 39793 rvsoc.cpu0.add_op12[8]
.sym 39794 rvsoc.cpu0.add_op12[9]
.sym 39795 rvsoc.cpu0.add_op12[10]
.sym 39796 rvsoc.cpu0.add_op12[11]
.sym 39797 rvsoc.cpu0.add_op12[12]
.sym 39798 rvsoc.cpu0.add_op12[13]
.sym 39799 rvsoc.cpu0.add_op12[14]
.sym 39800 rvsoc.cpu0.add_op12[15]
.sym 39801 rvsoc.code_adrs[9]
.sym 39802 rvsoc.cpu0.E_Br_adrs[21]
.sym 39803 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[22]
.sym 39806 rvsoc.cpu0.D_insn[31]
.sym 39807 rvsoc.cpu0.D_op1[0]
.sym 39808 rvsoc.cpu0.add_op12[3]
.sym 39809 rvsoc.cpu0.E_op1[0]
.sym 39810 rvsoc.cpu0.D_op2[26]
.sym 39811 rvsoc.cpu0.E_op1[5]
.sym 39812 rvsoc.cpu0.D_op1[3]
.sym 39813 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 39814 rvsoc.cpu0.D_op1[6]
.sym 39815 rvsoc.cpu0.D_op1[23]
.sym 39816 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[24]
.sym 39817 rvsoc.cpu0.D_op1[18]
.sym 39818 rvsoc.cpu0.D_op2[11]
.sym 39819 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 39820 rvsoc.cpu0.D_op1[8]
.sym 39821 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[28]
.sym 39822 $abc$63045$new_ys__n1873_inv_
.sym 39823 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[29]
.sym 39824 rvsoc.cpu0.D_insn_typ[8]
.sym 39825 rvsoc.data_wdata[11]
.sym 39826 rvsoc.cpu0.D_op1[20]
.sym 39827 rvsoc.cpu0.D_op1[17]
.sym 39828 rvsoc.cpu0.add_op12[9]
.sym 39834 rvsoc.cpu0.E_add12[21]
.sym 39835 rvsoc.cpu0.add_op12[1]
.sym 39839 rvsoc.cpu0.add_op12[5]
.sym 39840 rvsoc.cpu0.add_op12[6]
.sym 39842 rvsoc.cpu0.E_op1[16]
.sym 39843 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[1]
.sym 39846 $abc$63045$new_ys__n2413_inv_
.sym 39847 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[5]
.sym 39848 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[6]
.sym 39849 rvsoc.cpu0.D_op1[16]
.sym 39850 $abc$63045$new_ys__n3828_
.sym 39854 rvsoc.cpu0.E_op1[31]
.sym 39855 rvsoc.cpu0.E_op1[17]
.sym 39858 rvsoc.cpu0.D_op1[31]
.sym 39860 rvsoc.cpu0.E_add12[16]
.sym 39862 rvsoc.cpu0.E_op1[21]
.sym 39863 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 39864 rvsoc.cpu0.E_add12[17]
.sym 39869 rvsoc.cpu0.D_op1[16]
.sym 39873 rvsoc.cpu0.E_op1[17]
.sym 39874 rvsoc.cpu0.E_op1[31]
.sym 39875 rvsoc.cpu0.E_add12[17]
.sym 39879 $abc$63045$new_ys__n3828_
.sym 39880 $abc$63045$new_ys__n2413_inv_
.sym 39881 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[5]
.sym 39882 rvsoc.cpu0.add_op12[5]
.sym 39885 rvsoc.cpu0.E_op1[16]
.sym 39886 rvsoc.cpu0.E_op1[31]
.sym 39887 rvsoc.cpu0.E_add12[16]
.sym 39892 rvsoc.cpu0.D_op1[31]
.sym 39897 $abc$63045$new_ys__n2413_inv_
.sym 39898 $abc$63045$new_ys__n3828_
.sym 39899 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[6]
.sym 39900 rvsoc.cpu0.add_op12[6]
.sym 39903 rvsoc.cpu0.E_add12[21]
.sym 39904 rvsoc.cpu0.E_op1[21]
.sym 39905 rvsoc.cpu0.E_op1[31]
.sym 39909 rvsoc.cpu0.add_op12[1]
.sym 39910 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[1]
.sym 39911 $abc$63045$new_ys__n2413_inv_
.sym 39912 $abc$63045$new_ys__n3828_
.sym 39913 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 39914 rvsoc.clka
.sym 39915 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 39916 rvsoc.cpu0.add_op12[16]
.sym 39917 rvsoc.cpu0.add_op12[17]
.sym 39918 rvsoc.cpu0.add_op12[18]
.sym 39919 rvsoc.cpu0.add_op12[19]
.sym 39920 rvsoc.cpu0.add_op12[20]
.sym 39921 rvsoc.cpu0.add_op12[21]
.sym 39922 rvsoc.cpu0.add_op12[22]
.sym 39923 rvsoc.cpu0.add_op12[23]
.sym 39925 rvsoc.cpu0.D_actv_pc[18]
.sym 39926 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 39928 rvsoc.cpu0.E_add12[21]
.sym 39929 rvsoc.data_wdata[18]
.sym 39930 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[11]
.sym 39931 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 39932 rvsoc.cpu0.D_op1[13]
.sym 39933 rvsoc.cpu0.E_op1[15]
.sym 39934 rvsoc.cpu0.D_op1[18]
.sym 39935 rvsoc.cpu0.D_op1[10]
.sym 39936 rvsoc.cpu0.D_op1[15]
.sym 39937 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[12]
.sym 39938 rvsoc.cpu0.E_op1[31]
.sym 39939 rvsoc.cpu0.add_op12[10]
.sym 39940 rvsoc.cpu0.D_op2[17]
.sym 39941 rvsoc.cpu0.D_op2[13]
.sym 39942 rvsoc.cpu0.add_op12[31]
.sym 39943 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 39944 rvsoc.data_wdata[24]
.sym 39945 rvsoc.cpu0.E_op1[31]
.sym 39946 rvsoc.cpu0.add_op12[13]
.sym 39947 rvsoc.cpu0.add_op12[23]
.sym 39948 rvsoc.cpu0.D_funct3[2]
.sym 39949 rvsoc.cpu0.add_op12[16]
.sym 39950 rvsoc.cpu0.D_op2[21]
.sym 39951 rvsoc.cpu0.D_op1[23]
.sym 39959 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[1]
.sym 39961 rvsoc.cpu0.D_op1[2]
.sym 39962 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[4]
.sym 39963 rvsoc.cpu0.D_op1[4]
.sym 39965 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[6]
.sym 39967 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[2]
.sym 39968 rvsoc.cpu0.D_op1[7]
.sym 39969 rvsoc.cpu0.D_op1[5]
.sym 39971 rvsoc.cpu0.D_op1[1]
.sym 39974 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[0]
.sym 39975 rvsoc.cpu0.D_op1[0]
.sym 39977 rvsoc.cpu0.D_op1[6]
.sym 39978 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[7]
.sym 39980 rvsoc.cpu0.D_op1[3]
.sym 39984 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[3]
.sym 39986 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[5]
.sym 39989 $auto$alumacc.cc:474:replace_alu$3231.C[1]
.sym 39991 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[0]
.sym 39992 rvsoc.cpu0.D_op1[0]
.sym 39995 $auto$alumacc.cc:474:replace_alu$3231.C[2]
.sym 39997 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[1]
.sym 39998 rvsoc.cpu0.D_op1[1]
.sym 39999 $auto$alumacc.cc:474:replace_alu$3231.C[1]
.sym 40001 $auto$alumacc.cc:474:replace_alu$3231.C[3]
.sym 40003 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[2]
.sym 40004 rvsoc.cpu0.D_op1[2]
.sym 40005 $auto$alumacc.cc:474:replace_alu$3231.C[2]
.sym 40007 $auto$alumacc.cc:474:replace_alu$3231.C[4]
.sym 40009 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[3]
.sym 40010 rvsoc.cpu0.D_op1[3]
.sym 40011 $auto$alumacc.cc:474:replace_alu$3231.C[3]
.sym 40013 $auto$alumacc.cc:474:replace_alu$3231.C[5]
.sym 40015 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[4]
.sym 40016 rvsoc.cpu0.D_op1[4]
.sym 40017 $auto$alumacc.cc:474:replace_alu$3231.C[4]
.sym 40019 $auto$alumacc.cc:474:replace_alu$3231.C[6]
.sym 40021 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[5]
.sym 40022 rvsoc.cpu0.D_op1[5]
.sym 40023 $auto$alumacc.cc:474:replace_alu$3231.C[5]
.sym 40025 $auto$alumacc.cc:474:replace_alu$3231.C[7]
.sym 40027 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[6]
.sym 40028 rvsoc.cpu0.D_op1[6]
.sym 40029 $auto$alumacc.cc:474:replace_alu$3231.C[6]
.sym 40031 $auto$alumacc.cc:474:replace_alu$3231.C[8]
.sym 40033 rvsoc.cpu0.D_op1[7]
.sym 40034 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[7]
.sym 40035 $auto$alumacc.cc:474:replace_alu$3231.C[7]
.sym 40039 rvsoc.cpu0.add_op12[24]
.sym 40040 rvsoc.cpu0.add_op12[25]
.sym 40041 rvsoc.cpu0.add_op12[26]
.sym 40042 rvsoc.cpu0.add_op12[27]
.sym 40043 rvsoc.cpu0.add_op12[28]
.sym 40044 rvsoc.cpu0.add_op12[29]
.sym 40045 rvsoc.cpu0.add_op12[30]
.sym 40046 rvsoc.cpu0.add_op12[31]
.sym 40048 rvsoc.cpu0.D_next_pc[18]
.sym 40049 rvsoc.cpu0.D_op1[30]
.sym 40051 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 40052 rvsoc.cpu0.add_op12[22]
.sym 40053 rvsoc.cpu0.D_op1[16]
.sym 40054 rvsoc.data_wdata[22]
.sym 40055 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 40056 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 40057 rvsoc.cpu0.D_op1[15]
.sym 40058 rvsoc.cpu0.D_op1[14]
.sym 40059 rvsoc.cpu0.D_funct3[1]
.sym 40060 rvsoc.cpu0.D_op1[16]
.sym 40061 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[4]
.sym 40062 rvsoc.cpu0.D_op2[23]
.sym 40063 rvsoc.cpu0.add_op12[18]
.sym 40064 rvsoc.cpu0.D_op1[5]
.sym 40065 rvsoc.cpu0.add_op12[19]
.sym 40066 rvsoc.cpu0.D_op1[2]
.sym 40067 rvsoc.cpu0.E_op1[11]
.sym 40068 rvsoc.cpu0.add_op12[30]
.sym 40069 rvsoc.cpu0.D_op2[16]
.sym 40070 rvsoc.cpu0.E_op1[25]
.sym 40071 rvsoc.cpu0.add_op12[22]
.sym 40072 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[5]
.sym 40073 rvsoc.cpu0.D_op1[22]
.sym 40074 rvsoc.cpu0.add_op12[25]
.sym 40075 $auto$alumacc.cc:474:replace_alu$3231.C[8]
.sym 40083 rvsoc.cpu0.D_op1[8]
.sym 40084 rvsoc.cpu0.D_op1[10]
.sym 40088 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[13]
.sym 40090 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[11]
.sym 40093 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[14]
.sym 40094 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[15]
.sym 40097 rvsoc.cpu0.D_op1[14]
.sym 40099 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[10]
.sym 40100 rvsoc.cpu0.D_op1[13]
.sym 40102 rvsoc.cpu0.D_op1[11]
.sym 40104 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[9]
.sym 40105 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[8]
.sym 40107 rvsoc.cpu0.D_op1[12]
.sym 40108 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[12]
.sym 40109 rvsoc.cpu0.D_op1[15]
.sym 40111 rvsoc.cpu0.D_op1[9]
.sym 40112 $auto$alumacc.cc:474:replace_alu$3231.C[9]
.sym 40114 rvsoc.cpu0.D_op1[8]
.sym 40115 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[8]
.sym 40116 $auto$alumacc.cc:474:replace_alu$3231.C[8]
.sym 40118 $auto$alumacc.cc:474:replace_alu$3231.C[10]
.sym 40120 rvsoc.cpu0.D_op1[9]
.sym 40121 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[9]
.sym 40122 $auto$alumacc.cc:474:replace_alu$3231.C[9]
.sym 40124 $auto$alumacc.cc:474:replace_alu$3231.C[11]
.sym 40126 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[10]
.sym 40127 rvsoc.cpu0.D_op1[10]
.sym 40128 $auto$alumacc.cc:474:replace_alu$3231.C[10]
.sym 40130 $auto$alumacc.cc:474:replace_alu$3231.C[12]
.sym 40132 rvsoc.cpu0.D_op1[11]
.sym 40133 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[11]
.sym 40134 $auto$alumacc.cc:474:replace_alu$3231.C[11]
.sym 40136 $auto$alumacc.cc:474:replace_alu$3231.C[13]
.sym 40138 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[12]
.sym 40139 rvsoc.cpu0.D_op1[12]
.sym 40140 $auto$alumacc.cc:474:replace_alu$3231.C[12]
.sym 40142 $auto$alumacc.cc:474:replace_alu$3231.C[14]
.sym 40144 rvsoc.cpu0.D_op1[13]
.sym 40145 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[13]
.sym 40146 $auto$alumacc.cc:474:replace_alu$3231.C[13]
.sym 40148 $auto$alumacc.cc:474:replace_alu$3231.C[15]
.sym 40150 rvsoc.cpu0.D_op1[14]
.sym 40151 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[14]
.sym 40152 $auto$alumacc.cc:474:replace_alu$3231.C[14]
.sym 40154 $auto$alumacc.cc:474:replace_alu$3231.C[16]
.sym 40156 rvsoc.cpu0.D_op1[15]
.sym 40157 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[15]
.sym 40158 $auto$alumacc.cc:474:replace_alu$3231.C[15]
.sym 40162 rvsoc.cpu0.E_add12[27]
.sym 40163 $abc$63045$new_ys__n1175_
.sym 40164 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[27]
.sym 40165 $abc$63045$new_ys__n1032_
.sym 40166 $abc$63045$new_ys__n1142_
.sym 40167 $abc$63045$new_ys__n1164_
.sym 40168 $abc$63045$new_ys__n1120_
.sym 40169 $abc$63045$new_ys__n1043_
.sym 40170 rvsoc.data_wdata[16]
.sym 40174 rvsoc.cpu0.D_op1[28]
.sym 40175 rvsoc.data_wdata[5]
.sym 40176 $abc$63045$new_ys__n1271_
.sym 40177 rvsoc.cpu0.D_op1[8]
.sym 40178 rvsoc.cpu0.D_op1[22]
.sym 40179 rvsoc.cpu0.sys_count[47]
.sym 40180 $abc$63045$new_ys__n1271_
.sym 40181 rvsoc.cpu0.D_op1[4]
.sym 40182 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[18]
.sym 40183 rvsoc.cpu0.D_op2[30]
.sym 40184 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[12]
.sym 40185 rvsoc.cpu0.D_op1[27]
.sym 40186 rvsoc.cpu0.add_op12[26]
.sym 40187 rvsoc.cpu0.D_op1[29]
.sym 40188 rvsoc.cpu0.D_op1[11]
.sym 40189 $abc$63045$new_ys__n1164_
.sym 40190 rvsoc.cpu0.add_op12[28]
.sym 40191 rvsoc.cpu0.D_op1[21]
.sym 40192 $abc$63045$new_ys__n6314_
.sym 40193 rvsoc.cpu0.D_op1[12]
.sym 40194 rvsoc.cpu0.D_op2[5]
.sym 40195 rvsoc.cpu0.E_op1[7]
.sym 40196 rvsoc.cpu0.add_op12[31]
.sym 40197 rvsoc.cpu0.D_op1[31]
.sym 40198 $auto$alumacc.cc:474:replace_alu$3231.C[16]
.sym 40203 rvsoc.cpu0.D_op1[19]
.sym 40204 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[23]
.sym 40207 rvsoc.cpu0.D_op1[21]
.sym 40210 rvsoc.cpu0.D_op1[18]
.sym 40211 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[19]
.sym 40212 rvsoc.cpu0.D_op1[23]
.sym 40213 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[21]
.sym 40216 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[17]
.sym 40218 rvsoc.cpu0.D_op1[20]
.sym 40219 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[16]
.sym 40224 rvsoc.cpu0.D_op1[22]
.sym 40227 rvsoc.cpu0.D_op1[17]
.sym 40228 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[18]
.sym 40229 rvsoc.cpu0.D_op1[16]
.sym 40230 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[22]
.sym 40231 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[20]
.sym 40235 $auto$alumacc.cc:474:replace_alu$3231.C[17]
.sym 40237 rvsoc.cpu0.D_op1[16]
.sym 40238 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[16]
.sym 40239 $auto$alumacc.cc:474:replace_alu$3231.C[16]
.sym 40241 $auto$alumacc.cc:474:replace_alu$3231.C[18]
.sym 40243 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[17]
.sym 40244 rvsoc.cpu0.D_op1[17]
.sym 40245 $auto$alumacc.cc:474:replace_alu$3231.C[17]
.sym 40247 $auto$alumacc.cc:474:replace_alu$3231.C[19]
.sym 40249 rvsoc.cpu0.D_op1[18]
.sym 40250 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[18]
.sym 40251 $auto$alumacc.cc:474:replace_alu$3231.C[18]
.sym 40253 $auto$alumacc.cc:474:replace_alu$3231.C[20]
.sym 40255 rvsoc.cpu0.D_op1[19]
.sym 40256 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[19]
.sym 40257 $auto$alumacc.cc:474:replace_alu$3231.C[19]
.sym 40259 $auto$alumacc.cc:474:replace_alu$3231.C[21]
.sym 40261 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[20]
.sym 40262 rvsoc.cpu0.D_op1[20]
.sym 40263 $auto$alumacc.cc:474:replace_alu$3231.C[20]
.sym 40265 $auto$alumacc.cc:474:replace_alu$3231.C[22]
.sym 40267 rvsoc.cpu0.D_op1[21]
.sym 40268 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[21]
.sym 40269 $auto$alumacc.cc:474:replace_alu$3231.C[21]
.sym 40271 $auto$alumacc.cc:474:replace_alu$3231.C[23]
.sym 40273 rvsoc.cpu0.D_op1[22]
.sym 40274 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[22]
.sym 40275 $auto$alumacc.cc:474:replace_alu$3231.C[22]
.sym 40277 $auto$alumacc.cc:474:replace_alu$3231.C[24]
.sym 40279 rvsoc.cpu0.D_op1[23]
.sym 40280 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[23]
.sym 40281 $auto$alumacc.cc:474:replace_alu$3231.C[23]
.sym 40285 $abc$63045$new_ys__n999_
.sym 40286 $abc$63045$new_ys__n933_
.sym 40287 $abc$63045$new_n4758_
.sym 40288 $abc$63045$new_ys__n922_
.sym 40289 $abc$63045$new_ys__n1087_
.sym 40290 $abc$63045$new_ys__n994_inv_
.sym 40291 $abc$63045$new_ys__n2413_inv_
.sym 40292 $abc$63045$new_ys__n1054_
.sym 40297 $abc$63045$new_ys__n1039_
.sym 40298 rvsoc.cpu0.D_op1[24]
.sym 40299 rvsoc.data_wdata[17]
.sym 40300 $abc$63045$new_n4221_
.sym 40304 rvsoc.cpu0.E_op1[27]
.sym 40305 rvsoc.cpu0.D_op1[20]
.sym 40306 rvsoc.cpu0.D_op1[20]
.sym 40307 rvsoc.cpu0.D_op1[19]
.sym 40308 $abc$63045$new_ys__n11612_
.sym 40309 rvsoc.cpu0.add_op12[9]
.sym 40310 rvsoc.cpu0.D_op1[26]
.sym 40311 $abc$63045$new_n4720_
.sym 40312 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[28]
.sym 40313 rvsoc.cpu0.D_op1[17]
.sym 40314 rvsoc.cpu0.add_op12[29]
.sym 40315 $abc$63045$new_ys__n1873_inv_
.sym 40316 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 40317 rvsoc.data_wdata[11]
.sym 40318 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[22]
.sym 40319 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[29]
.sym 40320 rvsoc.cpu0.D_op1[17]
.sym 40321 $auto$alumacc.cc:474:replace_alu$3231.C[24]
.sym 40326 rvsoc.cpu0.D_op1[29]
.sym 40328 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[30]
.sym 40329 rvsoc.cpu0.D_op1[25]
.sym 40330 rvsoc.cpu0.D_op1[31]
.sym 40331 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[29]
.sym 40333 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[26]
.sym 40334 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[27]
.sym 40335 rvsoc.cpu0.D_op1[26]
.sym 40337 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[24]
.sym 40340 rvsoc.cpu0.D_op1[30]
.sym 40341 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[25]
.sym 40343 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[31]
.sym 40345 rvsoc.cpu0.D_op1[24]
.sym 40353 rvsoc.cpu0.D_op1[27]
.sym 40355 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[28]
.sym 40356 rvsoc.cpu0.D_op1[28]
.sym 40358 $auto$alumacc.cc:474:replace_alu$3231.C[25]
.sym 40360 rvsoc.cpu0.D_op1[24]
.sym 40361 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[24]
.sym 40362 $auto$alumacc.cc:474:replace_alu$3231.C[24]
.sym 40364 $auto$alumacc.cc:474:replace_alu$3231.C[26]
.sym 40366 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[25]
.sym 40367 rvsoc.cpu0.D_op1[25]
.sym 40368 $auto$alumacc.cc:474:replace_alu$3231.C[25]
.sym 40370 $auto$alumacc.cc:474:replace_alu$3231.C[27]
.sym 40372 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[26]
.sym 40373 rvsoc.cpu0.D_op1[26]
.sym 40374 $auto$alumacc.cc:474:replace_alu$3231.C[26]
.sym 40376 $auto$alumacc.cc:474:replace_alu$3231.C[28]
.sym 40378 rvsoc.cpu0.D_op1[27]
.sym 40379 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[27]
.sym 40380 $auto$alumacc.cc:474:replace_alu$3231.C[27]
.sym 40382 $auto$alumacc.cc:474:replace_alu$3231.C[29]
.sym 40384 rvsoc.cpu0.D_op1[28]
.sym 40385 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[28]
.sym 40386 $auto$alumacc.cc:474:replace_alu$3231.C[28]
.sym 40388 $auto$alumacc.cc:474:replace_alu$3231.C[30]
.sym 40390 rvsoc.cpu0.D_op1[29]
.sym 40391 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[29]
.sym 40392 $auto$alumacc.cc:474:replace_alu$3231.C[29]
.sym 40394 $auto$alumacc.cc:474:replace_alu$3231.C[31]
.sym 40396 rvsoc.cpu0.D_op1[30]
.sym 40397 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[30]
.sym 40398 $auto$alumacc.cc:474:replace_alu$3231.C[30]
.sym 40400 $nextpnr_ICESTORM_LC_5$I3
.sym 40402 rvsoc.cpu0.D_op1[31]
.sym 40403 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[31]
.sym 40404 $auto$alumacc.cc:474:replace_alu$3231.C[31]
.sym 40408 $abc$63045$new_n4874_
.sym 40409 $abc$63045$new_n4911_
.sym 40410 $abc$63045$new_ys__n939_inv_
.sym 40411 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[29]
.sym 40412 rvsoc.cpu0.E_add12[29]
.sym 40413 $abc$63045$new_ys__n955_
.sym 40414 $abc$63045$new_ys__n918_
.sym 40415 $abc$63045$new_ys__n944_
.sym 40419 $abc$63045$new_ys__n1020_inv_
.sym 40420 rvsoc.data_wdata[23]
.sym 40421 $abc$63045$new_ys__n3828_
.sym 40422 $abc$63045$new_ys__n1271_
.sym 40423 rvsoc.data_wdata[13]
.sym 40424 $abc$63045$new_n4162_
.sym 40425 rvsoc.data_wdata[19]
.sym 40426 $abc$63045$new_ys__n1275_
.sym 40427 $abc$63045$new_ys__n1673_
.sym 40428 rvsoc.cpu0.D_op1[7]
.sym 40429 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[26]
.sym 40431 rvsoc.cpu0.D_op1[26]
.sym 40432 $abc$63045$new_n4758_
.sym 40433 rvsoc.cpu0.E_op1[31]
.sym 40435 rvsoc.data_wdata[24]
.sym 40436 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 40437 rvsoc.cpu0.add_op12[16]
.sym 40438 $abc$63045$new_ys__n1275_
.sym 40440 rvsoc.cpu0.D_funct3[2]
.sym 40441 $abc$63045$new_ys__n1175_
.sym 40442 rvsoc.cpu0.D_op2[21]
.sym 40444 $nextpnr_ICESTORM_LC_5$I3
.sym 40449 $abc$63045$new_ys__n3828_
.sym 40450 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[25]
.sym 40451 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[26]
.sym 40452 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[27]
.sym 40453 $abc$63045$new_n4719_
.sym 40455 $abc$63045$new_ys__n1873_inv_
.sym 40457 $abc$63045$new_ys__n3828_
.sym 40458 rvsoc.cpu0.add_op12[22]
.sym 40459 rvsoc.cpu0.D_op1[19]
.sym 40460 rvsoc.cpu0.D_op2[19]
.sym 40463 $abc$63045$new_ys__n2413_inv_
.sym 40464 $abc$63045$new_ys__n1054_
.sym 40467 rvsoc.cpu0.add_op12[27]
.sym 40468 rvsoc.cpu0.add_op12[26]
.sym 40470 $abc$63045$new_ys__n3895_inv_
.sym 40471 $abc$63045$new_n4720_
.sym 40472 $abc$63045$new_ys__n1020_inv_
.sym 40473 $abc$63045$new_ys__n1271_
.sym 40475 $abc$63045$new_ys__n1017_
.sym 40478 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[22]
.sym 40480 rvsoc.cpu0.add_op12[25]
.sym 40485 $nextpnr_ICESTORM_LC_5$I3
.sym 40488 $abc$63045$new_ys__n2413_inv_
.sym 40489 $abc$63045$new_ys__n3828_
.sym 40490 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[25]
.sym 40491 rvsoc.cpu0.add_op12[25]
.sym 40494 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[26]
.sym 40495 rvsoc.cpu0.add_op12[26]
.sym 40496 $abc$63045$new_ys__n3828_
.sym 40497 $abc$63045$new_ys__n2413_inv_
.sym 40500 $abc$63045$new_ys__n1020_inv_
.sym 40501 $abc$63045$new_n4719_
.sym 40502 $abc$63045$new_ys__n1017_
.sym 40503 $abc$63045$new_ys__n1873_inv_
.sym 40507 $abc$63045$new_ys__n2413_inv_
.sym 40508 $abc$63045$new_n4720_
.sym 40509 $abc$63045$new_ys__n3895_inv_
.sym 40512 $abc$63045$new_ys__n3828_
.sym 40513 rvsoc.cpu0.add_op12[22]
.sym 40515 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[22]
.sym 40518 $abc$63045$new_ys__n3828_
.sym 40519 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[27]
.sym 40520 rvsoc.cpu0.add_op12[27]
.sym 40521 $abc$63045$new_ys__n2413_inv_
.sym 40524 $abc$63045$new_ys__n1271_
.sym 40525 rvsoc.cpu0.D_op2[19]
.sym 40526 rvsoc.cpu0.D_op1[19]
.sym 40527 $abc$63045$new_ys__n1054_
.sym 40531 $abc$63045$new_n4762_
.sym 40532 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[28]
.sym 40533 $abc$63045$new_n4697_
.sym 40534 rvsoc.cpu0.E_add12[28]
.sym 40535 rvsoc.data_wdata[21]
.sym 40536 $abc$63045$new_n4872_
.sym 40537 $abc$63045$new_n4698_
.sym 40538 $abc$63045$new_n6048_
.sym 40541 $abc$63045$new_ys__n1197_
.sym 40543 $abc$63045$new_ys__n1418_
.sym 40544 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 40545 rvsoc.cpu0.D_op1[14]
.sym 40546 rvsoc.cpu0.sys_count[50]
.sym 40547 rvsoc.cpu0.D_op1[19]
.sym 40548 $abc$63045$new_ys__n3828_
.sym 40549 rvsoc.cpu0.D_op1[9]
.sym 40550 rvsoc.cpu0.D_op2[4]
.sym 40551 $abc$63045$new_ys__n1553_
.sym 40552 rvsoc.cpu0.D_insn_typ[9]
.sym 40553 rvsoc.cpu0.D_op1[15]
.sym 40554 rvsoc.cpu0.D_op1[7]
.sym 40558 rvsoc.cpu0.D_op1[2]
.sym 40559 $abc$63045$new_n4825_
.sym 40560 rvsoc.cpu0.E_op1[22]
.sym 40561 rvsoc.data_wdata[6]
.sym 40562 rvsoc.cpu0.E_op1[25]
.sym 40563 rvsoc.cpu0.add_op12[22]
.sym 40564 $abc$63045$new_ys__n1087_
.sym 40566 rvsoc.cpu0.add_op12[25]
.sym 40572 $abc$63045$new_n4801_
.sym 40573 $abc$63045$new_n4476_
.sym 40574 rvsoc.cpu0.D_op2[26]
.sym 40575 $abc$63045$new_ys__n5466_
.sym 40576 rvsoc.cpu0.E_op1[22]
.sym 40577 $abc$63045$new_ys__n1272_
.sym 40579 $abc$63045$new_n4226_
.sym 40580 rvsoc.cpu0.D_op1[26]
.sym 40581 rvsoc.cpu0.E_add12[22]
.sym 40582 $abc$63045$new_ys__n977_
.sym 40583 $abc$63045$new_ys__n1275_
.sym 40584 $abc$63045$new_n4807_
.sym 40587 $abc$63045$new_ys__n1873_inv_
.sym 40588 rvsoc.cpu0.D_op2[1]
.sym 40589 rvsoc.cpu0.add_op12[22]
.sym 40590 $abc$63045$new_ys__n1252_
.sym 40592 $abc$63045$new_n4584_
.sym 40593 rvsoc.cpu0.E_op1[31]
.sym 40595 rvsoc.cpu0.D_op1[1]
.sym 40597 $abc$63045$new_n4809_
.sym 40598 $abc$63045$new_n4800_
.sym 40600 $abc$63045$new_n4805_
.sym 40602 $abc$63045$new_ys__n12745_
.sym 40603 $abc$63045$new_n4162_
.sym 40605 $abc$63045$new_n4584_
.sym 40606 $abc$63045$new_n4800_
.sym 40607 $abc$63045$new_n4809_
.sym 40608 $abc$63045$new_n4807_
.sym 40611 rvsoc.cpu0.add_op12[22]
.sym 40617 $abc$63045$new_n4801_
.sym 40618 $abc$63045$new_ys__n977_
.sym 40620 $abc$63045$new_n4805_
.sym 40623 $abc$63045$new_n4226_
.sym 40624 $abc$63045$new_ys__n1252_
.sym 40625 $abc$63045$new_ys__n12745_
.sym 40626 $abc$63045$new_n4162_
.sym 40629 rvsoc.cpu0.D_op2[26]
.sym 40630 $abc$63045$new_ys__n1272_
.sym 40631 $abc$63045$new_ys__n1275_
.sym 40632 rvsoc.cpu0.D_op1[26]
.sym 40635 rvsoc.cpu0.E_op1[31]
.sym 40636 rvsoc.cpu0.E_op1[22]
.sym 40638 rvsoc.cpu0.E_add12[22]
.sym 40642 $abc$63045$new_n4476_
.sym 40643 $abc$63045$new_ys__n1873_inv_
.sym 40644 $abc$63045$new_ys__n5466_
.sym 40647 rvsoc.cpu0.D_op1[1]
.sym 40648 $abc$63045$new_ys__n1275_
.sym 40649 $abc$63045$new_ys__n1272_
.sym 40650 rvsoc.cpu0.D_op2[1]
.sym 40651 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 40652 rvsoc.clka
.sym 40654 $abc$63045$new_ys__n5463_inv_
.sym 40655 rvsoc.cpu0.D_sysidx[0]
.sym 40656 $abc$63045$new_n4888_
.sym 40657 $abc$63045$new_n4757_
.sym 40658 $abc$63045$new_n4402_
.sym 40659 $abc$63045$new_ys__n928_inv_
.sym 40660 $abc$63045$new_ys__n5485_inv_
.sym 40661 $abc$63045$new_n4408_
.sym 40663 $abc$63045$new_n4476_
.sym 40667 rvsoc.data_wdata[26]
.sym 40668 rvsoc.cpu0.E_op1[12]
.sym 40669 rvsoc.cpu0.D_op2[1]
.sym 40670 rvsoc.cpu0.E_op1[17]
.sym 40671 rvsoc.cpu0.D_op2[0]
.sym 40672 rvsoc.cpu0.E_op1[21]
.sym 40673 $abc$63045$new_ys__n1272_
.sym 40675 rvsoc.data_wdata[20]
.sym 40677 rvsoc.cpu0.D_op1[28]
.sym 40678 rvsoc.cpu0.add_op12[28]
.sym 40680 $abc$63045$new_ys__n1028_
.sym 40682 rvsoc.cpu0.D_op2[2]
.sym 40686 rvsoc.cpu0.D_op1[8]
.sym 40687 rvsoc.data_wdata[11]
.sym 40688 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 40689 rvsoc.cpu0.E_op1[28]
.sym 40695 $abc$63045$new_n4762_
.sym 40698 $abc$63045$new_ys__n1275_
.sym 40699 $abc$63045$new_ys__n966_
.sym 40700 $abc$63045$new_n4872_
.sym 40701 $abc$63045$new_ys__n959_
.sym 40703 $abc$63045$new_n4762_
.sym 40704 $abc$63045$new_ys__n6314_
.sym 40705 $abc$63045$new_ys__n930_
.sym 40706 $abc$63045$new_ys__n1275_
.sym 40707 rvsoc.cpu0.D_op2[27]
.sym 40708 $abc$63045$new_ys__n1271_
.sym 40709 $abc$63045$new_ys__n12758_inv_
.sym 40711 $abc$63045$new_n4868_
.sym 40712 rvsoc.cpu0.D_funct3[2]
.sym 40715 $abc$63045$new_ys__n1272_
.sym 40716 $abc$63045$new_n4829_
.sym 40717 $abc$63045$new_ys__n12757_inv_
.sym 40718 rvsoc.cpu0.D_op1[27]
.sym 40719 $abc$63045$new_n4825_
.sym 40721 $abc$63045$new_ys__n1873_inv_
.sym 40723 $abc$63045$new_ys__n940_
.sym 40724 rvsoc.cpu0.D_op1[30]
.sym 40725 rvsoc.cpu0.D_op2[30]
.sym 40726 $abc$63045$new_n4867_
.sym 40729 $abc$63045$new_ys__n1873_inv_
.sym 40730 $abc$63045$new_n4867_
.sym 40731 $abc$63045$new_ys__n940_
.sym 40734 $abc$63045$new_n4825_
.sym 40735 $abc$63045$new_ys__n966_
.sym 40736 $abc$63045$new_n4829_
.sym 40737 $abc$63045$new_ys__n959_
.sym 40740 rvsoc.cpu0.D_op1[30]
.sym 40741 rvsoc.cpu0.D_op2[30]
.sym 40743 $abc$63045$new_ys__n1275_
.sym 40746 rvsoc.cpu0.D_funct3[2]
.sym 40747 $abc$63045$new_ys__n6314_
.sym 40753 $abc$63045$new_ys__n930_
.sym 40754 $abc$63045$new_n4762_
.sym 40755 $abc$63045$new_ys__n12758_inv_
.sym 40758 rvsoc.cpu0.D_op1[27]
.sym 40759 $abc$63045$new_ys__n1275_
.sym 40760 rvsoc.cpu0.D_op2[27]
.sym 40761 $abc$63045$new_ys__n1272_
.sym 40765 rvsoc.cpu0.D_op1[27]
.sym 40766 $abc$63045$new_ys__n1271_
.sym 40767 rvsoc.cpu0.D_op2[27]
.sym 40770 $abc$63045$new_n4872_
.sym 40771 $abc$63045$new_n4868_
.sym 40772 $abc$63045$new_n4762_
.sym 40773 $abc$63045$new_ys__n12757_inv_
.sym 40777 $abc$63045$new_n4590_
.sym 40778 $abc$63045$new_n4592_
.sym 40779 $abc$63045$new_ys__n12752_inv_
.sym 40780 rvsoc.cpu0.E_op1[25]
.sym 40781 $abc$63045$new_ys__n12858_inv_
.sym 40782 $abc$63045$new_n4257_
.sym 40783 $abc$63045$new_ys__n1523_
.sym 40784 $abc$63045$new_ys__n1236_inv_
.sym 40785 $abc$63045$new_ys__n1463_
.sym 40789 $abc$63045$new_ys__n1448_
.sym 40790 rvsoc.data_wdata[29]
.sym 40792 rvsoc.data_wdata[27]
.sym 40796 $abc$63045$new_ys__n5463_inv_
.sym 40797 $abc$63045$new_ys__n12758_inv_
.sym 40798 rvsoc.cpu0.D_sysidx[0]
.sym 40800 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 40801 $abc$63045$new_ys__n12856_inv_
.sym 40802 $abc$63045$new_ys__n12778_
.sym 40804 $abc$63045$new_ys__n1275_
.sym 40805 rvsoc.cpu0.D_op2[1]
.sym 40807 $abc$63045$new_ys__n1873_inv_
.sym 40808 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 40811 $abc$63045$new_ys__n1064_
.sym 40812 rvsoc.cpu0.D_op1[17]
.sym 40818 $abc$63045$new_ys__n1271_
.sym 40819 $abc$63045$new_n4363_
.sym 40821 $abc$63045$new_ys__n1275_
.sym 40822 rvsoc.cpu0.D_op2[3]
.sym 40824 rvsoc.cpu0.D_op2[16]
.sym 40826 $abc$63045$new_n4362_
.sym 40827 $abc$63045$new_n4355_
.sym 40828 rvsoc.cpu0.D_op1[16]
.sym 40829 $abc$63045$new_n4585_
.sym 40830 rvsoc.cpu0.D_op1[15]
.sym 40832 $abc$63045$new_ys__n1080_
.sym 40833 $abc$63045$new_ys__n1873_inv_
.sym 40834 $abc$63045$new_ys__n1272_
.sym 40835 rvsoc.cpu0.D_op2[6]
.sym 40836 $abc$63045$new_ys__n1197_
.sym 40837 $abc$63045$new_ys__n1193_inv_
.sym 40838 $abc$63045$new_ys__n1083_
.sym 40839 rvsoc.cpu0.D_op1[6]
.sym 40840 rvsoc.cpu0.D_op2[0]
.sym 40841 $abc$63045$new_n4162_
.sym 40842 $abc$63045$new_n4590_
.sym 40843 rvsoc.cpu0.D_op2[6]
.sym 40844 $abc$63045$new_n4360_
.sym 40847 $abc$63045$new_n4356_
.sym 40848 $abc$63045$new_ys__n12776_
.sym 40851 rvsoc.cpu0.D_op2[6]
.sym 40852 rvsoc.cpu0.D_op1[6]
.sym 40853 $abc$63045$new_ys__n1272_
.sym 40854 $abc$63045$new_ys__n1275_
.sym 40857 $abc$63045$new_n4360_
.sym 40858 $abc$63045$new_n4356_
.sym 40859 $abc$63045$new_n4362_
.sym 40863 $abc$63045$new_ys__n1271_
.sym 40864 rvsoc.cpu0.D_op1[6]
.sym 40865 $abc$63045$new_ys__n1197_
.sym 40866 rvsoc.cpu0.D_op2[6]
.sym 40869 $abc$63045$new_ys__n1193_inv_
.sym 40870 $abc$63045$new_ys__n1873_inv_
.sym 40871 $abc$63045$new_n4363_
.sym 40872 $abc$63045$new_n4355_
.sym 40875 rvsoc.cpu0.D_op2[0]
.sym 40876 rvsoc.cpu0.D_op1[16]
.sym 40878 rvsoc.cpu0.D_op1[15]
.sym 40881 $abc$63045$new_n4590_
.sym 40882 $abc$63045$new_n4585_
.sym 40883 $abc$63045$new_ys__n1080_
.sym 40884 $abc$63045$new_ys__n1083_
.sym 40887 $abc$63045$new_ys__n1271_
.sym 40889 rvsoc.cpu0.D_op2[16]
.sym 40890 rvsoc.cpu0.D_op1[16]
.sym 40893 $abc$63045$new_n4162_
.sym 40894 rvsoc.cpu0.D_op2[3]
.sym 40895 $abc$63045$new_ys__n12776_
.sym 40897 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 40898 rvsoc.clka
.sym 40900 $abc$63045$new_ys__n12808_
.sym 40901 $abc$63045$new_ys__n12860_inv_
.sym 40902 $abc$63045$new_ys__n12780_inv_
.sym 40903 $abc$63045$new_n4253_
.sym 40904 $abc$63045$new_n4892_
.sym 40905 $abc$63045$new_n4763_
.sym 40906 $abc$63045$new_ys__n12776_
.sym 40907 $abc$63045$new_ys__n12828_inv_
.sym 40912 $abc$63045$new_ys__n5457_inv_
.sym 40913 $abc$63045$new_ys__n5465_inv_
.sym 40914 $abc$63045$new_ys__n5471_inv_
.sym 40915 rvsoc.cpu0.E_op1[25]
.sym 40916 $abc$63045$new_ys__n1271_
.sym 40918 rvsoc.cpu0.D_op1[15]
.sym 40919 rvsoc.cpu0.D_op1[18]
.sym 40920 rvsoc.data_wdata[6]
.sym 40921 rvsoc.cpu0.D_op2[12]
.sym 40922 $abc$63045$new_n4162_
.sym 40923 $abc$63045$new_n4163_
.sym 40924 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 40926 rvsoc.cpu0.D_op2[2]
.sym 40929 rvsoc.cpu0.D_op2[3]
.sym 40932 rvsoc.cpu0.D_op2[3]
.sym 40933 $abc$63045$new_n4356_
.sym 40941 rvsoc.cpu0.D_op2[4]
.sym 40942 $abc$63045$new_ys__n12784_inv_
.sym 40943 $abc$63045$new_ys__n12844_inv_
.sym 40944 $abc$63045$new_ys__n12816_inv_
.sym 40945 $abc$63045$new_ys__n12858_inv_
.sym 40947 $abc$63045$new_n4163_
.sym 40949 $abc$63045$new_ys__n12824_inv_
.sym 40951 $abc$63045$new_ys__n12812_inv_
.sym 40952 $abc$63045$new_n4154_
.sym 40953 $abc$63045$new_ys__n12820_inv_
.sym 40954 rvsoc.cpu0.D_op2[2]
.sym 40958 rvsoc.cpu0.D_op2[3]
.sym 40961 $abc$63045$new_ys__n12856_inv_
.sym 40963 $abc$63045$new_ys__n12776_
.sym 40964 $abc$63045$new_ys__n12792_inv_
.sym 40965 rvsoc.cpu0.D_op2[1]
.sym 40966 $abc$63045$new_ys__n12842_inv_
.sym 40969 $abc$63045$new_ys__n12854_inv_
.sym 40971 $abc$63045$new_n4586_
.sym 40974 $abc$63045$new_ys__n12858_inv_
.sym 40976 $abc$63045$new_ys__n12856_inv_
.sym 40977 rvsoc.cpu0.D_op2[1]
.sym 40980 $abc$63045$new_ys__n12812_inv_
.sym 40981 rvsoc.cpu0.D_op2[2]
.sym 40982 $abc$63045$new_ys__n12816_inv_
.sym 40986 $abc$63045$new_ys__n12844_inv_
.sym 40988 $abc$63045$new_ys__n12842_inv_
.sym 40989 rvsoc.cpu0.D_op2[1]
.sym 40992 $abc$63045$new_ys__n12792_inv_
.sym 40993 $abc$63045$new_n4154_
.sym 40994 $abc$63045$new_n4586_
.sym 40995 $abc$63045$new_n4163_
.sym 40998 $abc$63045$new_ys__n12856_inv_
.sym 40999 rvsoc.cpu0.D_op2[1]
.sym 41001 $abc$63045$new_ys__n12854_inv_
.sym 41004 $abc$63045$new_ys__n12820_inv_
.sym 41006 $abc$63045$new_ys__n12816_inv_
.sym 41007 rvsoc.cpu0.D_op2[2]
.sym 41010 $abc$63045$new_ys__n12776_
.sym 41011 $abc$63045$new_ys__n12784_inv_
.sym 41012 rvsoc.cpu0.D_op2[4]
.sym 41013 rvsoc.cpu0.D_op2[3]
.sym 41016 $abc$63045$new_ys__n12824_inv_
.sym 41017 rvsoc.cpu0.D_op2[2]
.sym 41018 $abc$63045$new_ys__n12820_inv_
.sym 41023 $abc$63045$new_ys__n12806_inv_
.sym 41024 $abc$63045$new_ys__n12830_inv_
.sym 41029 $abc$63045$new_ys__n12802_inv_
.sym 41030 $abc$63045$new_n4889_
.sym 41041 $abc$63045$new_n4363_
.sym 41043 rvsoc.cpu0.D_op1[19]
.sym 41045 $abc$63045$new_ys__n12824_inv_
.sym 41054 $abc$63045$new_ys__n12788_inv_
.sym 41067 $abc$63045$new_ys__n12790_inv_
.sym 41068 $abc$63045$new_ys__n12794_inv_
.sym 41069 $abc$63045$new_n6054_
.sym 41071 $abc$63045$new_ys__n12786_inv_
.sym 41072 $abc$63045$new_ys__n12826_inv_
.sym 41073 $abc$63045$new_n4629_
.sym 41074 $abc$63045$new_n4162_
.sym 41076 $abc$63045$new_ys__n12778_
.sym 41077 $abc$63045$new_ys__n12782_inv_
.sym 41081 $abc$63045$new_ys__n12830_inv_
.sym 41083 $abc$63045$new_ys__n12798_inv_
.sym 41086 rvsoc.cpu0.D_op2[2]
.sym 41087 $abc$63045$new_ys__n12822_inv_
.sym 41089 rvsoc.cpu0.D_op2[3]
.sym 41092 rvsoc.cpu0.D_op2[3]
.sym 41093 rvsoc.cpu0.D_op2[4]
.sym 41094 $abc$63045$new_ys__n12802_inv_
.sym 41095 $abc$63045$new_n4163_
.sym 41097 $abc$63045$new_ys__n12794_inv_
.sym 41098 $abc$63045$new_n4162_
.sym 41099 rvsoc.cpu0.D_op2[3]
.sym 41100 $abc$63045$new_ys__n12802_inv_
.sym 41103 $abc$63045$new_ys__n12778_
.sym 41104 $abc$63045$new_ys__n12794_inv_
.sym 41105 rvsoc.cpu0.D_op2[3]
.sym 41106 rvsoc.cpu0.D_op2[4]
.sym 41110 $abc$63045$new_n4162_
.sym 41111 $abc$63045$new_ys__n12782_inv_
.sym 41112 rvsoc.cpu0.D_op2[3]
.sym 41115 $abc$63045$new_ys__n12826_inv_
.sym 41117 $abc$63045$new_ys__n12830_inv_
.sym 41118 rvsoc.cpu0.D_op2[2]
.sym 41122 $abc$63045$new_ys__n12822_inv_
.sym 41123 rvsoc.cpu0.D_op2[2]
.sym 41124 $abc$63045$new_ys__n12826_inv_
.sym 41127 $abc$63045$new_ys__n12798_inv_
.sym 41128 $abc$63045$new_ys__n12782_inv_
.sym 41129 rvsoc.cpu0.D_op2[3]
.sym 41130 rvsoc.cpu0.D_op2[4]
.sym 41133 rvsoc.cpu0.D_op2[3]
.sym 41134 $abc$63045$new_n6054_
.sym 41135 $abc$63045$new_n4163_
.sym 41136 $abc$63045$new_ys__n12790_inv_
.sym 41139 $abc$63045$new_ys__n12786_inv_
.sym 41140 $abc$63045$new_n4629_
.sym 41141 rvsoc.cpu0.D_op2[3]
.sym 41142 $abc$63045$new_n4163_
.sym 41158 rvsoc.clks.clkn
.sym 41164 $PACKER_GND_NET
.sym 41216 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]
.sym 41246 $abc$63045$new_n4088_
.sym 41247 $abc$63045$new_n4089_
.sym 41248 $abc$63045$new_n5192_
.sym 41249 $abc$63045$new_n5193_
.sym 41250 rvsoc.mem_vdata[3][11]
.sym 41251 $abc$63045$new_n5194_
.sym 41252 rvsoc.dram.adrs[8]
.sym 41253 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878
.sym 41260 rvsoc.mem_vdata[15][25]
.sym 41262 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 41264 rvsoc.cpu0.mul_val[31]
.sym 41270 rvsoc.mem_vdata[2][10]
.sym 41280 p06
.sym 41288 p15
.sym 41291 rvsoc.spi0.clkcount[0]
.sym 41299 rvsoc.resetn
.sym 41301 rvsoc.spi0.status[0]
.sym 41303 rvsoc.spi0.log2div[0]
.sym 41315 rvsoc.spi0.clkcount[1]
.sym 41321 rvsoc.spi0.clkcount[1]
.sym 41322 rvsoc.spi0.clkcount[0]
.sym 41323 rvsoc.spi0.log2div[0]
.sym 41364 p15
.sym 41367 rvsoc.resetn
.sym 41368 rvsoc.clkn
.sym 41369 rvsoc.spi0.status[0]
.sym 41374 $abc$63045$new_n4050_
.sym 41375 $abc$63045$new_n4086_
.sym 41376 rvsoc.spi0.status[27]
.sym 41377 $abc$63045$new_n3628_
.sym 41378 $abc$63045$new_n4053_
.sym 41379 rvsoc.spi0.status[14]
.sym 41380 $abc$63045$new_n5259_
.sym 41381 $abc$63045$new_n5261_
.sym 41382 $abc$63045$new_ys__n2231_inv_
.sym 41384 rvsoc.uart0.rx_divcnt[15]
.sym 41386 p15
.sym 41387 rvsoc.code_adrs[28]
.sym 41388 rvsoc.mem_vdata[1][5]
.sym 41390 rvsoc.code_adrs[8]
.sym 41391 rvsoc.eram.adrs[1]
.sym 41392 rvsoc.code_adrs[10]
.sym 41393 $abc$63045$new_n3208_
.sym 41394 rvsoc.mem_vdata[2][11]
.sym 41395 rvsoc.spi0.log2div[0]
.sym 41396 rvsoc.mem_vdata[1][6]
.sym 41397 rvsoc.eram.adrs[4]
.sym 41402 rvsoc.dram.adrs[8]
.sym 41404 $abc$63045$new_n3120_
.sym 41405 rvsoc.spi0.tx_prevclk
.sym 41407 p15
.sym 41411 $abc$63045$new_n5192_
.sym 41412 $PACKER_GND_NET
.sym 41413 rvsoc.mem_vdata[1][11]
.sym 41414 $abc$63045$new_n4051_
.sym 41415 rvsoc.data_adrs[28]
.sym 41418 $abc$63045$new_n2912_
.sym 41419 rvsoc.data_adrs[29]
.sym 41423 rvsoc.data_adrs[28]
.sym 41426 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 41427 rvsoc.data_adrs[29]
.sym 41429 $abc$63045$new_ys__n2165_inv_
.sym 41431 rvsoc.mem_vdata[4][11]
.sym 41433 $abc$63045$new_n5224_
.sym 41436 $abc$63045$new_ys__n7741_
.sym 41437 rvsoc.mem_vdata[0][25]
.sym 41438 $abc$63045$new_n4050_
.sym 41440 rvsoc.data_wdata[7]
.sym 41443 rvsoc.data_adrs[28]
.sym 41453 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 41454 rvsoc.mem_vdata[2][12]
.sym 41462 rvsoc.mem_vdata[0][12]
.sym 41463 rvsoc.data_adrs[28]
.sym 41469 $abc$63045$new_n5225_
.sym 41472 $PACKER_GND_NET
.sym 41473 rvsoc.code_adrs[28]
.sym 41474 rvsoc.mem_vdata[1][12]
.sym 41475 $abc$63045$new_n3120_
.sym 41476 rvsoc.data_adrs[29]
.sym 41479 $abc$63045$new_n5226_
.sym 41480 rvsoc.code_adrs[29]
.sym 41482 rvsoc.mem_vdata[3][12]
.sym 41484 rvsoc.code_adrs[29]
.sym 41485 rvsoc.mem_vdata[2][12]
.sym 41486 rvsoc.code_adrs[28]
.sym 41487 rvsoc.mem_vdata[1][12]
.sym 41496 rvsoc.mem_vdata[0][12]
.sym 41497 rvsoc.mem_vdata[2][12]
.sym 41498 rvsoc.data_adrs[29]
.sym 41499 rvsoc.data_adrs[28]
.sym 41508 rvsoc.data_adrs[29]
.sym 41509 rvsoc.data_adrs[28]
.sym 41510 rvsoc.mem_vdata[3][12]
.sym 41511 rvsoc.mem_vdata[1][12]
.sym 41514 $PACKER_GND_NET
.sym 41521 $abc$63045$new_n3120_
.sym 41522 $abc$63045$new_n5225_
.sym 41523 $abc$63045$new_n5226_
.sym 41528 $PACKER_GND_NET
.sym 41530 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 41531 rvsoc.clkn
.sym 41533 $abc$63045$new_ys__n3047_inv_
.sym 41534 $abc$63045$new_n4087_
.sym 41535 $abc$63045$new_ys__n7740_
.sym 41536 $abc$63045$new_n3625_
.sym 41537 $abc$63045$new_n3626_
.sym 41538 $abc$63045$new_ys__n7750_
.sym 41539 rvsoc.mem_vdata[4][21]
.sym 41540 $abc$63045$new_n5258_
.sym 41541 rvsoc.mem_vdata[1][14]
.sym 41545 rvsoc.mem_vdata[0][10]
.sym 41546 rvsoc.dram.adrs[2]
.sym 41547 rvsoc.spi0.status[0]
.sym 41548 rvsoc.mem_vdata[2][12]
.sym 41549 rvsoc.spi0.status[0]
.sym 41550 rvsoc.data_wdata[0]
.sym 41552 p15
.sym 41553 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 41555 rvsoc.data_wdata[23]
.sym 41560 $abc$63045$new_ys__n7750_
.sym 41561 $abc$63045$new_n5122_
.sym 41563 $abc$63045$new_ys__n7743_
.sym 41566 $abc$63045$new_ys__n3047_inv_
.sym 41568 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 41574 rvsoc.mem_vdata[4][8]
.sym 41578 $abc$63045$new_n3120_
.sym 41580 rvsoc.data_adrs[29]
.sym 41582 rvsoc.spi0.status[8]
.sym 41583 rvsoc.data_adrs[28]
.sym 41584 $abc$63045$new_n4058_
.sym 41585 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 41586 rvsoc.code_adrs[30]
.sym 41588 $abc$63045$new_n5124_
.sym 41589 $abc$63045$new_n5123_
.sym 41590 $abc$63045$new_n4057_
.sym 41591 rvsoc.mem_vdata[2][25]
.sym 41592 $abc$63045$new_n4056_
.sym 41598 rvsoc.code_adrs[29]
.sym 41599 rvsoc.mem_vdata[2][25]
.sym 41600 rvsoc.mem_vdata[5][8]
.sym 41601 $abc$63045$new_ys__n527_
.sym 41602 rvsoc.mem_vdata[0][25]
.sym 41603 rvsoc.code_adrs[28]
.sym 41605 rvsoc.spi0.status[21]
.sym 41607 rvsoc.mem_vdata[2][25]
.sym 41608 rvsoc.code_adrs[29]
.sym 41609 rvsoc.code_adrs[28]
.sym 41610 rvsoc.mem_vdata[0][25]
.sym 41619 $abc$63045$new_ys__n527_
.sym 41622 rvsoc.spi0.status[8]
.sym 41625 $abc$63045$new_n4058_
.sym 41626 $abc$63045$new_n4057_
.sym 41627 rvsoc.code_adrs[30]
.sym 41628 $abc$63045$new_n4056_
.sym 41631 $abc$63045$new_ys__n527_
.sym 41633 rvsoc.spi0.status[21]
.sym 41637 rvsoc.code_adrs[29]
.sym 41638 rvsoc.mem_vdata[4][8]
.sym 41639 rvsoc.mem_vdata[5][8]
.sym 41640 rvsoc.code_adrs[28]
.sym 41643 $abc$63045$new_n3120_
.sym 41644 $abc$63045$new_n5124_
.sym 41645 $abc$63045$new_n5123_
.sym 41649 rvsoc.mem_vdata[0][25]
.sym 41650 rvsoc.data_adrs[28]
.sym 41651 rvsoc.mem_vdata[2][25]
.sym 41652 rvsoc.data_adrs[29]
.sym 41653 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 41654 rvsoc.clkn
.sym 41656 rvsoc.mem_vdata[4][12]
.sym 41657 $abc$63045$new_n5082_
.sym 41658 $abc$63045$new_n5236_
.sym 41659 $abc$63045$new_ys__n7741_
.sym 41660 $abc$63045$new_n5223_
.sym 41661 $abc$63045$new_n4051_
.sym 41662 $abc$63045$new_n5221_
.sym 41663 $abc$63045$new_n5309_
.sym 41664 rvsoc.spi0.status[8]
.sym 41667 rvsoc.cpu0.E_funct3[0]
.sym 41669 rvsoc.data_adrs[28]
.sym 41672 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 41673 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 41674 $abc$63045$new_n3120_
.sym 41675 $abc$63045$new_ys__n9517_
.sym 41676 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 41677 rvsoc.mem_vdata[1][16]
.sym 41678 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 41679 rvsoc.dram.adrs[4]
.sym 41680 $abc$63045$new_n5059_
.sym 41681 $abc$63045$new_n5192_
.sym 41682 $abc$63045$new_n5057_
.sym 41683 $abc$63045$new_n4051_
.sym 41684 $abc$63045$new_n5071_
.sym 41686 $abc$63045$new_ys__n7750_
.sym 41689 rvsoc.data_wdata[7]
.sym 41691 $abc$63045$new_ys__n2881_
.sym 41697 $abc$63045$new_ys__n9516_
.sym 41698 $abc$63045$new_ys__n7756_
.sym 41699 rvsoc.mem_vdata[5][8]
.sym 41700 $abc$63045$new_n4055_
.sym 41704 $abc$63045$new_n5088_
.sym 41705 $abc$63045$new_n5375_
.sym 41707 $abc$63045$new_ys__n7740_
.sym 41708 $abc$63045$new_ys__n7757_
.sym 41709 $abc$63045$new_ys__n7739_
.sym 41710 rvsoc.data_adrs[1]
.sym 41711 $abc$63045$new_ys__n7741_
.sym 41713 $abc$63045$new_ys__n11766_
.sym 41716 $abc$63045$new_n5388_
.sym 41717 rvsoc.code_adrs[31]
.sym 41718 $abc$63045$new_n5089_
.sym 41719 $abc$63045$new_n5059_
.sym 41720 $abc$63045$new_n5057_
.sym 41721 $abc$63045$new_ys__n4261_
.sym 41722 rvsoc.mem_vdata[15][25]
.sym 41724 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 41727 $abc$63045$new_n5342_
.sym 41728 $abc$63045$new_n5057_
.sym 41730 rvsoc.data_adrs[1]
.sym 41731 $abc$63045$new_ys__n7756_
.sym 41733 $abc$63045$new_n5342_
.sym 41736 $abc$63045$new_n5375_
.sym 41737 $abc$63045$new_n5057_
.sym 41738 $abc$63045$new_ys__n7740_
.sym 41739 $abc$63045$new_n5059_
.sym 41742 rvsoc.mem_vdata[15][25]
.sym 41743 $abc$63045$new_ys__n4261_
.sym 41744 rvsoc.code_adrs[31]
.sym 41745 $abc$63045$new_n4055_
.sym 41748 $abc$63045$new_n5342_
.sym 41749 rvsoc.data_adrs[1]
.sym 41751 $abc$63045$new_ys__n7757_
.sym 41754 $abc$63045$new_ys__n11766_
.sym 41755 $abc$63045$new_n5089_
.sym 41756 rvsoc.mem_vdata[5][8]
.sym 41757 $abc$63045$new_n5088_
.sym 41760 $abc$63045$new_ys__n7741_
.sym 41761 $abc$63045$new_n5059_
.sym 41762 $abc$63045$new_n5388_
.sym 41763 $abc$63045$new_n5057_
.sym 41766 $abc$63045$new_n5059_
.sym 41768 $abc$63045$new_n5057_
.sym 41769 $abc$63045$new_ys__n7739_
.sym 41773 $abc$63045$new_ys__n9516_
.sym 41774 $abc$63045$new_n5057_
.sym 41775 $abc$63045$new_n5059_
.sym 41776 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 41777 rvsoc.clka
.sym 41779 $abc$63045$new_n5071_
.sym 41780 $abc$63045$new_n5271_
.sym 41781 $abc$63045$new_n5069_
.sym 41782 $abc$63045$new_n5061_
.sym 41783 $abc$63045$new_n5520_
.sym 41784 rvsoc.cpu0.F_insn[11]
.sym 41785 $abc$63045$new_n5059_
.sym 41786 $abc$63045$new_n5057_
.sym 41789 rvsoc.data_wdata[2]
.sym 41790 rvsoc.data_wdata[0]
.sym 41791 rvsoc.mem_vdata[1][30]
.sym 41792 rvsoc.mem_vdata[2][20]
.sym 41793 rvsoc.mem_rcode[5]
.sym 41794 $abc$63045$new_ys__n7766_
.sym 41795 $abc$63045$new_n5374_
.sym 41796 $abc$63045$new_n3206_
.sym 41798 $abc$63045$new_n4928_
.sym 41799 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 41800 $abc$63045$new_n5088_
.sym 41801 rvsoc.mem_vdata[1][30]
.sym 41802 $abc$63045$new_ys__n7756_
.sym 41803 $abc$63045$new_ys__n7767_
.sym 41804 $abc$63045$new_n2912_
.sym 41805 rvsoc.mem_vdata[15][11]
.sym 41806 rvsoc.cpu0.F_insn[11]
.sym 41810 $abc$63045$new_n5157_
.sym 41811 $abc$63045$new_n5085_
.sym 41812 rvsoc.mem_vdata[15][12]
.sym 41814 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 41820 $abc$63045$new_ys__n2405_inv_
.sym 41822 $abc$63045$new_n5236_
.sym 41824 $abc$63045$new_ys__n7737_
.sym 41828 $abc$63045$new_ys__n12872_inv_
.sym 41829 $abc$63045$new_ys__n7759_
.sym 41830 $abc$63045$new_ys__n7750_
.sym 41831 $abc$63045$new_n5242_
.sym 41832 $abc$63045$new_ys__n2143_inv_
.sym 41833 $abc$63045$new_n5086_
.sym 41835 $abc$63045$new_ys__n7743_
.sym 41838 $abc$63045$new_n5069_
.sym 41839 rvsoc.cpu0.E_funct3[1]
.sym 41840 rvsoc.cpu0.E_funct3[0]
.sym 41841 $abc$63045$new_ys__n9517_
.sym 41842 $abc$63045$new_n5059_
.sym 41843 $abc$63045$new_n5057_
.sym 41844 $abc$63045$new_n5071_
.sym 41846 $abc$63045$new_ys__n7751_
.sym 41849 $abc$63045$new_n5435_
.sym 41850 $abc$63045$new_ys__n41_inv_
.sym 41851 $abc$63045$new_n5057_
.sym 41853 $abc$63045$new_n5086_
.sym 41854 $abc$63045$new_ys__n2143_inv_
.sym 41855 $abc$63045$new_ys__n2405_inv_
.sym 41859 $abc$63045$new_n5071_
.sym 41860 $abc$63045$new_n5242_
.sym 41861 $abc$63045$new_ys__n7750_
.sym 41862 $abc$63045$new_n5236_
.sym 41865 $abc$63045$new_n5059_
.sym 41867 $abc$63045$new_ys__n7737_
.sym 41868 $abc$63045$new_n5057_
.sym 41871 $abc$63045$new_ys__n7751_
.sym 41872 $abc$63045$new_ys__n7759_
.sym 41873 $abc$63045$new_n5071_
.sym 41874 $abc$63045$new_n5069_
.sym 41878 $abc$63045$new_ys__n12872_inv_
.sym 41879 $abc$63045$new_ys__n2405_inv_
.sym 41880 $abc$63045$new_ys__n41_inv_
.sym 41883 $abc$63045$new_ys__n9517_
.sym 41884 $abc$63045$new_n5057_
.sym 41886 $abc$63045$new_n5435_
.sym 41889 $abc$63045$new_n5059_
.sym 41891 $abc$63045$new_ys__n7743_
.sym 41892 $abc$63045$new_n5057_
.sym 41895 rvsoc.cpu0.E_funct3[1]
.sym 41896 $abc$63045$new_ys__n2405_inv_
.sym 41897 $abc$63045$new_ys__n41_inv_
.sym 41898 rvsoc.cpu0.E_funct3[0]
.sym 41902 $abc$63045$new_n5570_
.sym 41903 $abc$63045$new_n5550_
.sym 41904 $abc$63045$new_n5125_
.sym 41905 $abc$63045$new_n5189_
.sym 41906 $abc$63045$new_n5288_
.sym 41907 $abc$63045$new_n5435_
.sym 41908 $abc$63045$new_n5171_
.sym 41909 $abc$63045$new_n5270_
.sym 41910 rvsoc.cpu0.F_insn[13]
.sym 41911 rvsoc.mem_vdata[4][25]
.sym 41912 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 41913 rvsoc.cpu0.F_insn[13]
.sym 41914 rvsoc.eram.adrs[1]
.sym 41915 $abc$63045$new_ys__n7759_
.sym 41916 rvsoc.code_adrs[28]
.sym 41917 $abc$63045$new_n5061_
.sym 41918 rvsoc.eram.adrs[4]
.sym 41919 $abc$63045$new_ys__n7754_
.sym 41920 rvsoc.data_adrs[1]
.sym 41921 rvsoc.code_adrs[28]
.sym 41922 rvsoc.eram.adrs[4]
.sym 41923 rvsoc.mem_vdata[15][22]
.sym 41924 rvsoc.code_adrs[29]
.sym 41925 $abc$63045$new_n4056_
.sym 41926 $abc$63045$new_ys__n2143_inv_
.sym 41927 rvsoc.eram.adrs[2]
.sym 41930 $abc$63045$new_n5520_
.sym 41931 rvsoc.eram.adrs[9]
.sym 41934 rvsoc.cpu0.E_mul_lolo[11]
.sym 41935 $abc$63045$new_n5570_
.sym 41936 $abc$63045$new_n4050_
.sym 41937 $abc$63045$new_n5550_
.sym 41943 $abc$63045$new_n5071_
.sym 41949 $abc$63045$new_n5059_
.sym 41950 $abc$63045$new_n5057_
.sym 41951 $abc$63045$new_ys__n2405_inv_
.sym 41952 $abc$63045$new_ys__n7739_
.sym 41953 $abc$63045$new_n5069_
.sym 41954 $abc$63045$new_ys__n7747_
.sym 41955 $abc$63045$new_n2914_
.sym 41956 $abc$63045$new_ys__n7742_
.sym 41957 $abc$63045$new_n5401_
.sym 41958 $abc$63045$new_ys__n7750_
.sym 41960 $abc$63045$new_n5244_
.sym 41961 $abc$63045$new_ys__n2881_
.sym 41962 $abc$63045$new_ys__n7755_
.sym 41963 $abc$63045$new_ys__n2874_
.sym 41964 $abc$63045$new_n2912_
.sym 41966 $abc$63045$new_n5083_
.sym 41968 $abc$63045$new_ys__n41_inv_
.sym 41971 $abc$63045$new_n5085_
.sym 41972 $abc$63045$new_n5435_
.sym 41974 $abc$63045$new_n5083_
.sym 41976 $abc$63045$new_n5059_
.sym 41977 $abc$63045$new_n5057_
.sym 41978 $abc$63045$new_ys__n7742_
.sym 41979 $abc$63045$new_n5401_
.sym 41982 $abc$63045$new_n5085_
.sym 41983 $abc$63045$new_ys__n7739_
.sym 41984 $abc$63045$new_n5083_
.sym 41988 $abc$63045$new_ys__n41_inv_
.sym 41989 $abc$63045$new_ys__n2405_inv_
.sym 41994 $abc$63045$new_n5244_
.sym 41995 $abc$63045$new_ys__n7742_
.sym 41996 $abc$63045$new_n5085_
.sym 41997 $abc$63045$new_n5083_
.sym 42000 $abc$63045$new_ys__n2874_
.sym 42001 $abc$63045$new_n2914_
.sym 42002 $abc$63045$new_ys__n2881_
.sym 42003 $abc$63045$new_n2912_
.sym 42006 $abc$63045$new_n5057_
.sym 42007 $abc$63045$new_n5435_
.sym 42008 $abc$63045$new_ys__n7755_
.sym 42012 $abc$63045$new_ys__n7747_
.sym 42013 $abc$63045$new_n5069_
.sym 42014 $abc$63045$new_n5071_
.sym 42015 $abc$63045$new_ys__n7755_
.sym 42019 $abc$63045$new_ys__n7750_
.sym 42020 $abc$63045$new_n5057_
.sym 42021 $abc$63045$new_n5435_
.sym 42025 $abc$63045$new_ys__n11275_
.sym 42026 $abc$63045$new_n5195_
.sym 42027 $abc$63045$new_n6108_
.sym 42028 $abc$63045$new_ys__n11264_
.sym 42029 $abc$63045$new_n5139_
.sym 42030 $abc$63045$new_n5510_
.sym 42031 $abc$63045$new_n5335_
.sym 42032 $abc$63045$new_n5083_
.sym 42033 rvsoc.data_wdata[21]
.sym 42034 rvsoc.mem_vdata[15][17]
.sym 42036 rvsoc.data_wdata[21]
.sym 42037 $abc$63045$new_ys__n11766_
.sym 42039 rvsoc.uart0.cfg[31]
.sym 42040 rvsoc.mem_vdata[2][24]
.sym 42041 rvsoc.mem_rcode[4]
.sym 42042 $abc$63045$new_ys__n7747_
.sym 42043 rvsoc.mem_vdata[15][10]
.sym 42044 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 42045 $abc$63045$new_ys__n4261_
.sym 42049 rvsoc.cpu0.E_mul_lolo[10]
.sym 42050 $abc$63045$new_n5139_
.sym 42051 $abc$63045$new_ys__n3685_inv_
.sym 42053 $abc$63045$new_n5477_
.sym 42054 rvsoc.cpu0.mul_val[20]
.sym 42055 $abc$63045$new_ys__n7743_
.sym 42056 rvsoc.data_adrs[1]
.sym 42057 rvsoc.cpu0.E_mul_lhhl[0]
.sym 42059 $abc$63045$new_ys__n11265_
.sym 42060 rvsoc.cpu0.E_mul_lolo[13]
.sym 42067 rvsoc.cpu0.E_funct3[2]
.sym 42068 rvsoc.cpu0.E_mul_lolo[8]
.sym 42069 $abc$63045$new_ys__n3685_inv_
.sym 42073 $abc$63045$new_n5488_
.sym 42075 rvsoc.cpu0.E_mul_lolo[14]
.sym 42078 $abc$63045$new_n5334_
.sym 42079 $abc$63045$new_n5336_
.sym 42081 rvsoc.cpu0.mul_val[21]
.sym 42084 rvsoc.cpu0.E_mul_lolo[13]
.sym 42088 $abc$63045$new_n5335_
.sym 42089 $abc$63045$new_n5093_
.sym 42094 rvsoc.cpu0.E_mul_lolo[9]
.sym 42096 rvsoc.cpu0.mul_val[31]
.sym 42097 $abc$63045$new_n5083_
.sym 42099 rvsoc.cpu0.E_mul_lolo[13]
.sym 42100 $abc$63045$new_n5093_
.sym 42101 $abc$63045$new_n5083_
.sym 42105 $abc$63045$new_n5093_
.sym 42107 rvsoc.cpu0.mul_val[31]
.sym 42108 $abc$63045$new_n5083_
.sym 42111 $abc$63045$new_n5335_
.sym 42112 rvsoc.cpu0.E_funct3[2]
.sym 42113 $abc$63045$new_n5083_
.sym 42114 $abc$63045$new_ys__n3685_inv_
.sym 42117 $abc$63045$new_n5093_
.sym 42118 $abc$63045$new_n5083_
.sym 42119 rvsoc.cpu0.E_mul_lolo[9]
.sym 42123 $abc$63045$new_n5335_
.sym 42124 rvsoc.cpu0.E_funct3[2]
.sym 42125 $abc$63045$new_n5336_
.sym 42126 $abc$63045$new_ys__n3685_inv_
.sym 42129 $abc$63045$new_n5093_
.sym 42130 rvsoc.cpu0.E_mul_lolo[14]
.sym 42132 $abc$63045$new_n5083_
.sym 42135 $abc$63045$new_n5083_
.sym 42136 $abc$63045$new_n5093_
.sym 42137 rvsoc.cpu0.E_mul_lolo[8]
.sym 42141 $abc$63045$new_n5488_
.sym 42142 rvsoc.cpu0.mul_val[21]
.sym 42143 $abc$63045$new_n5334_
.sym 42144 $abc$63045$new_n5083_
.sym 42148 $abc$63045$new_n5521_
.sym 42149 rvsoc.cpu0.D_actv_pc[7]
.sym 42150 $abc$63045$new_ys__n11274_
.sym 42151 $abc$63045$new_ys__n11265_
.sym 42152 $abc$63045$new_n5436_
.sym 42153 $abc$63045$new_ys__n11272_
.sym 42154 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[0]
.sym 42155 $abc$63045$new_n5093_
.sym 42158 rvsoc.cpu0.E_add12[13]
.sym 42159 rvsoc.cpu0.D_actv_pc[13]
.sym 42160 rvsoc.cpu0.D_insn_typ[0]
.sym 42161 $abc$63045$new_ys__n3041_inv_
.sym 42162 $abc$63045$new_ys__n3044_inv_
.sym 42163 $abc$63045$new_ys__n11264_
.sym 42164 rvsoc.eram.adrs[0]
.sym 42166 rvsoc.eram.adrs[1]
.sym 42167 rvsoc.cpu0.D_insn_typ[0]
.sym 42168 rvsoc.cpu0.D_insn_typ[12]
.sym 42169 $abc$63045$new_ys__n2410_inv_
.sym 42170 rvsoc.mem_vdata[2][27]
.sym 42171 rvsoc.cpu0.E_mul_lolo[14]
.sym 42172 rvsoc.data_wdata[17]
.sym 42173 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[30]
.sym 42174 $abc$63045$new_ys__n7028_
.sym 42175 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[31]
.sym 42176 rvsoc.code_adrs[26]
.sym 42177 $abc$63045$new_ys__n2881_
.sym 42178 rvsoc.data_wdata[31]
.sym 42180 rvsoc.cpu0.E_mul_lolo[9]
.sym 42182 rvsoc.cpu0.mul_val[24]
.sym 42183 rvsoc.cpu0.mul_val[29]
.sym 42189 rvsoc.cpu0.E_mul_lolo[15]
.sym 42191 $abc$63045$new_n5434_
.sym 42193 rvsoc.cpu0.E_mul_lolo[12]
.sym 42196 $abc$63045$new_n5083_
.sym 42197 $abc$63045$new_ys__n11275_
.sym 42198 $abc$63045$new_n5581_
.sym 42201 $abc$63045$new_n5334_
.sym 42202 $abc$63045$new_n5520_
.sym 42204 $abc$63045$new_n5096_
.sym 42206 rvsoc.cpu0.E_mul_lolo[11]
.sym 42209 rvsoc.cpu0.E_mul_lolo[10]
.sym 42212 $abc$63045$new_n5093_
.sym 42213 $abc$63045$new_n5521_
.sym 42217 $abc$63045$new_n5436_
.sym 42218 rvsoc.cpu0.mul_val[26]
.sym 42220 $abc$63045$new_n5093_
.sym 42223 $abc$63045$new_n5083_
.sym 42224 $abc$63045$new_n5093_
.sym 42225 rvsoc.cpu0.E_mul_lolo[11]
.sym 42228 $abc$63045$new_n5083_
.sym 42230 $abc$63045$new_n5093_
.sym 42231 rvsoc.cpu0.E_mul_lolo[10]
.sym 42235 $abc$63045$new_n5436_
.sym 42236 $abc$63045$new_n5434_
.sym 42237 $abc$63045$new_n5334_
.sym 42240 $abc$63045$new_n5334_
.sym 42242 $abc$63045$new_n5521_
.sym 42243 $abc$63045$new_n5520_
.sym 42247 $abc$63045$new_n5093_
.sym 42248 rvsoc.cpu0.E_mul_lolo[12]
.sym 42249 $abc$63045$new_n5083_
.sym 42252 $abc$63045$new_n5093_
.sym 42253 rvsoc.cpu0.mul_val[26]
.sym 42254 $abc$63045$new_n5083_
.sym 42259 $abc$63045$new_n5083_
.sym 42260 rvsoc.cpu0.E_mul_lolo[15]
.sym 42261 $abc$63045$new_n5093_
.sym 42264 $abc$63045$new_ys__n11275_
.sym 42265 $abc$63045$new_n5096_
.sym 42266 $abc$63045$new_n5093_
.sym 42267 $abc$63045$new_n5581_
.sym 42272 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[1]
.sym 42273 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[2]
.sym 42274 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[3]
.sym 42275 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[4]
.sym 42276 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[5]
.sym 42277 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[6]
.sym 42278 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[7]
.sym 42279 rvsoc.mem_vdata[5][12]
.sym 42280 rvsoc.mem_vdata[15][25]
.sym 42281 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 42282 rvsoc.uart0.rx_divcnt[22]
.sym 42283 rvsoc.cpu0.E_mul_lolo[15]
.sym 42284 $abc$63045$new_n3293_
.sym 42285 rvsoc.cpu0.mulhu_val[11]
.sym 42287 rvsoc.cpu0.mul_val[23]
.sym 42289 rvsoc.cpu0.E_mul_lolo[12]
.sym 42290 $PACKER_VCC_NET
.sym 42291 rvsoc.eram.adrs[5]
.sym 42292 rvsoc.cpu0.D_actv_pc[7]
.sym 42293 $PACKER_VCC_NET
.sym 42295 $abc$63045$new_ys__n7007_
.sym 42296 $abc$63045$new_n2912_
.sym 42297 rvsoc.cpu0.D_op1[0]
.sym 42298 $abc$63045$new_ys__n3303_inv_
.sym 42299 rvsoc.cpu0.F_actv_pc[31]
.sym 42300 rvsoc.cpu0.D_op1[13]
.sym 42301 rvsoc.cpu0.D_op3[15]
.sym 42302 $abc$63045$new_ys__n3321_inv_
.sym 42304 rvsoc.cpu0.D_insn_typ[7]
.sym 42305 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[11]
.sym 42306 rvsoc.cpu0.F_insn[11]
.sym 42312 $abc$63045$new_n5571_
.sym 42314 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 42315 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[27]
.sym 42317 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[30]
.sym 42319 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[29]
.sym 42321 $abc$63045$new_ys__n7007_
.sym 42322 $abc$63045$new_ys__n11274_
.sym 42325 $abc$63045$new_ys__n11272_
.sym 42327 $abc$63045$new_n5093_
.sym 42329 rvsoc.cpu0.E_op2[31]
.sym 42330 rvsoc.code_adrs[31]
.sym 42331 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[9]
.sym 42333 $abc$63045$new_n5551_
.sym 42334 $abc$63045$new_ys__n7028_
.sym 42336 rvsoc.code_adrs[26]
.sym 42338 $abc$63045$new_n5096_
.sym 42339 $abc$63045$new_ys__n7025_
.sym 42341 $abc$63045$new_ys__n7027_
.sym 42345 $abc$63045$new_ys__n7027_
.sym 42346 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[29]
.sym 42347 $abc$63045$new_n5093_
.sym 42348 rvsoc.cpu0.E_op2[31]
.sym 42351 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[30]
.sym 42352 $abc$63045$new_n5093_
.sym 42353 rvsoc.cpu0.E_op2[31]
.sym 42354 $abc$63045$new_ys__n7028_
.sym 42357 $abc$63045$new_n5571_
.sym 42358 $abc$63045$new_n5096_
.sym 42359 $abc$63045$new_n5093_
.sym 42360 $abc$63045$new_ys__n11274_
.sym 42363 $abc$63045$new_n5096_
.sym 42364 $abc$63045$new_ys__n11272_
.sym 42365 $abc$63045$new_n5551_
.sym 42366 $abc$63045$new_n5093_
.sym 42370 rvsoc.code_adrs[26]
.sym 42375 rvsoc.cpu0.E_op2[31]
.sym 42376 $abc$63045$new_n5093_
.sym 42377 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[27]
.sym 42378 $abc$63045$new_ys__n7025_
.sym 42383 rvsoc.code_adrs[31]
.sym 42387 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[9]
.sym 42388 $abc$63045$new_ys__n7007_
.sym 42389 rvsoc.cpu0.E_op2[31]
.sym 42390 $abc$63045$new_n5093_
.sym 42391 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 42392 rvsoc.clka
.sym 42394 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[8]
.sym 42395 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[9]
.sym 42396 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[10]
.sym 42397 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[11]
.sym 42398 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[12]
.sym 42399 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[13]
.sym 42400 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[14]
.sym 42401 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[15]
.sym 42402 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 42404 rvsoc.cpu0.D_op1[1]
.sym 42405 rvsoc.cpu0.D_actv_pc[26]
.sym 42406 rvsoc.eram.adrs[6]
.sym 42407 rvsoc.cpu0.umul_lhhl[0]
.sym 42408 rvsoc.data_adrs[3]
.sym 42409 rvsoc.eram.adrs[9]
.sym 42410 rvsoc.data_adrs[2]
.sym 42411 rvsoc.eram.adrs[8]
.sym 42412 rvsoc.data_adrs[1]
.sym 42413 rvsoc.uart0.div[10]
.sym 42414 rvsoc.cpu0.mulhu_val[0]
.sym 42415 rvsoc.cpu0.umul_lhhl[5]
.sym 42416 rvsoc.eram.adrs[6]
.sym 42417 rvsoc.cpu0.D_insn_typ[4]
.sym 42418 rvsoc.cpu0.D_op3[21]
.sym 42419 rvsoc.cpu0.D_op3[26]
.sym 42420 rvsoc.cpu0.D_op3[20]
.sym 42421 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[13]
.sym 42422 rvsoc.cpu0.D_op3[23]
.sym 42423 rvsoc.cpu0.D_actv_pc[13]
.sym 42424 $abc$63045$new_n4050_
.sym 42425 $abc$63045$new_ys__n7025_
.sym 42426 rvsoc.cpu0.F_actv_pc[13]
.sym 42427 $abc$63045$new_ys__n7004_inv_
.sym 42428 rvsoc.cpu0.E_op1[31]
.sym 42429 rvsoc.data_wdata[13]
.sym 42435 rvsoc.data_wdata[8]
.sym 42436 rvsoc.data_wdata[11]
.sym 42437 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 42438 rvsoc.data_wdata[10]
.sym 42439 $abc$63045$new_ys__n3307_inv_
.sym 42442 rvsoc.cpu0.mulhu_val[4]
.sym 42444 rvsoc.data_wdata[17]
.sym 42445 $abc$63045$new_ys__n3309_inv_
.sym 42450 rvsoc.data_wdata[31]
.sym 42451 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[4]
.sym 42452 $abc$63045$new_ys__n3315_inv_
.sym 42453 rvsoc.data_wdata[13]
.sym 42454 rvsoc.cpu0.E_op1[31]
.sym 42455 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 42456 $abc$63045$new_ys__n3313_inv_
.sym 42457 rvsoc.data_wdata[14]
.sym 42458 $abc$63045$new_ys__n3303_inv_
.sym 42460 $abc$63045$new_ys__n2887_
.sym 42462 $abc$63045$new_ys__n3321_inv_
.sym 42463 $abc$63045$new_ys__n2887_
.sym 42465 $abc$63045$new_ys__n3349_inv_
.sym 42468 rvsoc.data_wdata[13]
.sym 42470 $abc$63045$new_ys__n2887_
.sym 42471 $abc$63045$new_ys__n3313_inv_
.sym 42475 rvsoc.data_wdata[17]
.sym 42476 $abc$63045$new_ys__n2887_
.sym 42477 $abc$63045$new_ys__n3321_inv_
.sym 42480 rvsoc.data_wdata[31]
.sym 42481 $abc$63045$new_ys__n3349_inv_
.sym 42482 $abc$63045$new_ys__n2887_
.sym 42486 rvsoc.cpu0.mulhu_val[4]
.sym 42488 rvsoc.cpu0.E_op1[31]
.sym 42489 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[4]
.sym 42492 $abc$63045$new_ys__n2887_
.sym 42494 rvsoc.data_wdata[14]
.sym 42495 $abc$63045$new_ys__n3315_inv_
.sym 42498 rvsoc.data_wdata[11]
.sym 42500 $abc$63045$new_ys__n3309_inv_
.sym 42501 $abc$63045$new_ys__n2887_
.sym 42504 rvsoc.data_wdata[8]
.sym 42505 $abc$63045$new_ys__n3303_inv_
.sym 42506 $abc$63045$new_ys__n2887_
.sym 42511 $abc$63045$new_ys__n2887_
.sym 42512 rvsoc.data_wdata[10]
.sym 42513 $abc$63045$new_ys__n3307_inv_
.sym 42514 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 42515 rvsoc.clka
.sym 42516 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 42517 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[16]
.sym 42518 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[17]
.sym 42519 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[18]
.sym 42520 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[19]
.sym 42521 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[20]
.sym 42522 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[21]
.sym 42523 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[22]
.sym 42524 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[23]
.sym 42526 rvsoc.cpu0.mul_val[31]
.sym 42528 rvsoc.cpu0.D_op1[19]
.sym 42529 rvsoc.cpu0.umul_lhhl[2]
.sym 42530 rvsoc.data_wdata[11]
.sym 42531 rvsoc.cpu0.mulhu_val[11]
.sym 42532 rvsoc.mem_vdata[2][24]
.sym 42533 rvsoc.cpu0.D_op3[12]
.sym 42535 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 42536 rvsoc.cpu0.mul_val[26]
.sym 42537 rvsoc.cpu0.D_insn_typ[8]
.sym 42538 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[9]
.sym 42539 rvsoc.eram.adrs[4]
.sym 42540 rvsoc.cpu0.D_op1[8]
.sym 42541 rvsoc.cpu0.D_op3[9]
.sym 42542 rvsoc.cpu0.D_op3[31]
.sym 42543 rvsoc.cpu0.mulhu_val[0]
.sym 42544 rvsoc.cpu0.D_op1[24]
.sym 42545 rvsoc.cpu0.D_op3[30]
.sym 42546 $abc$63045$new_ys__n7024_inv_
.sym 42547 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 42548 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[0]
.sym 42549 rvsoc.cpu0.D_op1[29]
.sym 42550 rvsoc.cpu0.D_op1[27]
.sym 42551 rvsoc.cpu0.D_op1[15]
.sym 42552 rvsoc.cpu0.D_op3[29]
.sym 42558 rvsoc.cpu0.mulhu_val[2]
.sym 42560 rvsoc.cpu0.F_actv_pc[29]
.sym 42561 rvsoc.cpu0.mulhu_val[0]
.sym 42563 $PACKER_VCC_NET
.sym 42564 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[0]
.sym 42566 rvsoc.cpu0.F_actv_pc[26]
.sym 42569 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 42571 rvsoc.cpu0.F_actv_pc[31]
.sym 42576 rvsoc.cpu0.E_op1[13]
.sym 42578 rvsoc.cpu0.F_insn[26]
.sym 42581 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[2]
.sym 42583 rvsoc.cpu0.E_add12[13]
.sym 42586 rvsoc.cpu0.F_actv_pc[13]
.sym 42588 rvsoc.cpu0.E_op1[31]
.sym 42594 rvsoc.cpu0.F_actv_pc[13]
.sym 42598 rvsoc.cpu0.F_insn[26]
.sym 42606 rvsoc.cpu0.F_actv_pc[26]
.sym 42609 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[2]
.sym 42610 rvsoc.cpu0.mulhu_val[2]
.sym 42611 rvsoc.cpu0.E_op1[31]
.sym 42617 rvsoc.cpu0.F_actv_pc[29]
.sym 42624 rvsoc.cpu0.F_actv_pc[31]
.sym 42627 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[0]
.sym 42628 rvsoc.cpu0.mulhu_val[0]
.sym 42630 $PACKER_VCC_NET
.sym 42634 rvsoc.cpu0.E_add12[13]
.sym 42635 rvsoc.cpu0.E_op1[31]
.sym 42636 rvsoc.cpu0.E_op1[13]
.sym 42637 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 42638 rvsoc.clka
.sym 42640 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[24]
.sym 42641 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[25]
.sym 42642 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[26]
.sym 42643 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[27]
.sym 42644 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[28]
.sym 42645 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[29]
.sym 42646 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[30]
.sym 42647 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[31]
.sym 42648 rvsoc.cpu0.D_actv_pc[29]
.sym 42649 rvsoc.cpu0.umul_lhhl[7]
.sym 42650 rvsoc.cpu0.add_op12[11]
.sym 42652 rvsoc.cpu0.D_actv_pc[13]
.sym 42653 rvsoc.cpu0.umul_lhhl[11]
.sym 42654 rvsoc.cpu0.D_actv_pc[31]
.sym 42655 rvsoc.cpu0.D_insn[8]
.sym 42656 rvsoc.cpu0.D_sysidx[1]
.sym 42657 rvsoc.cpu0.D_insn[7]
.sym 42658 rvsoc.cpu0.D_actv_pc[26]
.sym 42659 rvsoc.data_wdata[8]
.sym 42660 rvsoc.cpu0.mulhu_val[6]
.sym 42661 rvsoc.data_wdata[22]
.sym 42662 rvsoc.cpu0.mulhu_val[2]
.sym 42663 rvsoc.cpu0.D_op1[23]
.sym 42664 rvsoc.cpu0.D_op1[20]
.sym 42665 rvsoc.cpu0.D_actv_pc[26]
.sym 42666 rvsoc.cpu0.D_op1[21]
.sym 42667 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[2]
.sym 42668 $abc$63045$new_ys__n7020_inv_
.sym 42669 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[30]
.sym 42670 $abc$63045$new_ys__n7028_
.sym 42671 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[31]
.sym 42672 rvsoc.cpu0.mulhu_val[6]
.sym 42673 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[22]
.sym 42674 rvsoc.data_wdata[31]
.sym 42675 rvsoc.cpu0.mulhu_val[1]
.sym 42684 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[0]
.sym 42686 $PACKER_VCC_NET
.sym 42691 rvsoc.uart0.rx_divcnt[1]
.sym 42692 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[3]
.sym 42694 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[5]
.sym 42697 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[22]
.sym 42698 $abc$63045$new_n4010_
.sym 42703 rvsoc.uart0.rx_divcnt[0]
.sym 42704 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[15]
.sym 42707 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[9]
.sym 42714 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[22]
.sym 42717 $abc$63045$new_n4010_
.sym 42720 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[15]
.sym 42722 $abc$63045$new_n4010_
.sym 42726 rvsoc.uart0.rx_divcnt[0]
.sym 42727 $abc$63045$new_n4010_
.sym 42729 rvsoc.uart0.rx_divcnt[1]
.sym 42732 $PACKER_VCC_NET
.sym 42733 rvsoc.uart0.rx_divcnt[0]
.sym 42739 $abc$63045$new_n4010_
.sym 42741 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[9]
.sym 42744 $abc$63045$new_n4010_
.sym 42745 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[3]
.sym 42751 $abc$63045$new_n4010_
.sym 42753 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[0]
.sym 42756 $abc$63045$new_n4010_
.sym 42757 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[5]
.sym 42761 rvsoc.clkn
.sym 42762 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 42763 rvsoc.cpu0.E_op2[15]
.sym 42764 rvsoc.cpu0.E_add12[8]
.sym 42765 $abc$63045$new_ys__n7017_
.sym 42766 $abc$63045$new_ys__n7001_inv_
.sym 42767 $abc$63045$new_ys__n7004_inv_
.sym 42768 rvsoc.cpu0.E_op2[10]
.sym 42769 $abc$63045$new_ys__n7016_inv_
.sym 42770 rvsoc.cpu0.E_op2[8]
.sym 42771 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[20]
.sym 42772 rvsoc.cpu0.umul_lhhl[15]
.sym 42774 rvsoc.mem_vdata[2][10]
.sym 42776 rvsoc.cpu0.mulhu_val[19]
.sym 42777 rvsoc.cpu0.mulhu_val[8]
.sym 42778 rvsoc.cpu0.mulhu_val[18]
.sym 42779 rvsoc.uart0.rx_divcnt[15]
.sym 42781 rvsoc.uart0.rx_divcnt[1]
.sym 42782 rvsoc.uart0.rx_divcnt[7]
.sym 42784 rvsoc.uart0.rx_divcnt[2]
.sym 42785 rvsoc.uart0.rx_divcnt[9]
.sym 42786 rvsoc.cpu0.mulhu_val[17]
.sym 42787 $abc$63045$new_ys__n7007_
.sym 42788 rvsoc.mem_vdata[15][12]
.sym 42789 $abc$63045$new_n2912_
.sym 42790 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[15]
.sym 42791 rvsoc.cpu0.mulhu_val[12]
.sym 42792 rvsoc.cpu0.D_insn[28]
.sym 42793 rvsoc.cpu0.D_op1[0]
.sym 42794 $abc$63045$new_ys__n3321_inv_
.sym 42795 rvsoc.cpu0.mulhu_val[14]
.sym 42796 rvsoc.cpu0.D_op1[13]
.sym 42797 rvsoc.cpu0.D_insn_typ[7]
.sym 42798 rvsoc.cpu0.mulhu_val[9]
.sym 42806 rvsoc.uart0.rx_divcnt[1]
.sym 42811 rvsoc.uart0.rx_divcnt[5]
.sym 42817 rvsoc.uart0.rx_divcnt[3]
.sym 42818 rvsoc.uart0.rx_divcnt[0]
.sym 42820 rvsoc.uart0.rx_divcnt[4]
.sym 42826 rvsoc.uart0.rx_divcnt[7]
.sym 42827 rvsoc.uart0.rx_divcnt[2]
.sym 42830 rvsoc.uart0.rx_divcnt[6]
.sym 42836 $nextpnr_ICESTORM_LC_9$O
.sym 42838 rvsoc.uart0.rx_divcnt[0]
.sym 42842 $auto$alumacc.cc:474:replace_alu$3250.C[2]
.sym 42844 rvsoc.uart0.rx_divcnt[1]
.sym 42848 $auto$alumacc.cc:474:replace_alu$3250.C[3]
.sym 42850 rvsoc.uart0.rx_divcnt[2]
.sym 42852 $auto$alumacc.cc:474:replace_alu$3250.C[2]
.sym 42854 $auto$alumacc.cc:474:replace_alu$3250.C[4]
.sym 42856 rvsoc.uart0.rx_divcnt[3]
.sym 42858 $auto$alumacc.cc:474:replace_alu$3250.C[3]
.sym 42860 $auto$alumacc.cc:474:replace_alu$3250.C[5]
.sym 42863 rvsoc.uart0.rx_divcnt[4]
.sym 42864 $auto$alumacc.cc:474:replace_alu$3250.C[4]
.sym 42866 $auto$alumacc.cc:474:replace_alu$3250.C[6]
.sym 42869 rvsoc.uart0.rx_divcnt[5]
.sym 42870 $auto$alumacc.cc:474:replace_alu$3250.C[5]
.sym 42872 $auto$alumacc.cc:474:replace_alu$3250.C[7]
.sym 42874 rvsoc.uart0.rx_divcnt[6]
.sym 42876 $auto$alumacc.cc:474:replace_alu$3250.C[6]
.sym 42878 $auto$alumacc.cc:474:replace_alu$3250.C[8]
.sym 42880 rvsoc.uart0.rx_divcnt[7]
.sym 42882 $auto$alumacc.cc:474:replace_alu$3250.C[7]
.sym 42886 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[10]
.sym 42887 rvsoc.cpu0.E_op2[25]
.sym 42888 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[8]
.sym 42889 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[6]
.sym 42890 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[15]
.sym 42891 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[7]
.sym 42892 $abc$63045$new_ys__n7007_
.sym 42893 rvsoc.cpu0.E_actv_pc[26]
.sym 42895 rvsoc.uart0.rx_divcnt[15]
.sym 42896 rvsoc.cpu0.D_op2[8]
.sym 42897 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[27]
.sym 42898 rvsoc.cpu0.D_insn[29]
.sym 42899 rvsoc.cpu0.mulhu_val[15]
.sym 42900 rvsoc.cpu0.mulhu_val[19]
.sym 42901 rvsoc.uart0.rx_divcnt[10]
.sym 42902 rvsoc.cpu0.mulhu_val[18]
.sym 42903 rvsoc.cpu0.D_insn_typ[1]
.sym 42904 rvsoc.uart0.rx_divcnt[12]
.sym 42905 rvsoc.uart0.rx_divcnt[23]
.sym 42906 rvsoc.cpu0.D_insn[20]
.sym 42907 rvsoc.cpu0.mulhu_val[15]
.sym 42908 rvsoc.cpu0.mulhu_val[3]
.sym 42909 rvsoc.cpu0.D_insn_typ[14]
.sym 42910 rvsoc.cpu0.D_op2[15]
.sym 42911 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 42912 $abc$63045$new_n4050_
.sym 42914 $abc$63045$new_ys__n7004_inv_
.sym 42915 rvsoc.cpu0.add_op12[8]
.sym 42916 rvsoc.data_wdata[13]
.sym 42917 $abc$63045$new_ys__n7025_
.sym 42918 rvsoc.cpu0.mulhu_val[22]
.sym 42919 rvsoc.cpu0.E_op1[31]
.sym 42920 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[19]
.sym 42921 rvsoc.data_wdata[7]
.sym 42922 $auto$alumacc.cc:474:replace_alu$3250.C[8]
.sym 42928 rvsoc.uart0.rx_divcnt[8]
.sym 42929 rvsoc.uart0.rx_divcnt[15]
.sym 42931 rvsoc.uart0.rx_divcnt[12]
.sym 42935 rvsoc.uart0.rx_divcnt[9]
.sym 42938 rvsoc.uart0.rx_divcnt[14]
.sym 42940 rvsoc.uart0.rx_divcnt[11]
.sym 42944 rvsoc.uart0.rx_divcnt[13]
.sym 42952 rvsoc.uart0.rx_divcnt[10]
.sym 42959 $auto$alumacc.cc:474:replace_alu$3250.C[9]
.sym 42961 rvsoc.uart0.rx_divcnt[8]
.sym 42963 $auto$alumacc.cc:474:replace_alu$3250.C[8]
.sym 42965 $auto$alumacc.cc:474:replace_alu$3250.C[10]
.sym 42968 rvsoc.uart0.rx_divcnt[9]
.sym 42969 $auto$alumacc.cc:474:replace_alu$3250.C[9]
.sym 42971 $auto$alumacc.cc:474:replace_alu$3250.C[11]
.sym 42974 rvsoc.uart0.rx_divcnt[10]
.sym 42975 $auto$alumacc.cc:474:replace_alu$3250.C[10]
.sym 42977 $auto$alumacc.cc:474:replace_alu$3250.C[12]
.sym 42979 rvsoc.uart0.rx_divcnt[11]
.sym 42981 $auto$alumacc.cc:474:replace_alu$3250.C[11]
.sym 42983 $auto$alumacc.cc:474:replace_alu$3250.C[13]
.sym 42986 rvsoc.uart0.rx_divcnt[12]
.sym 42987 $auto$alumacc.cc:474:replace_alu$3250.C[12]
.sym 42989 $auto$alumacc.cc:474:replace_alu$3250.C[14]
.sym 42992 rvsoc.uart0.rx_divcnt[13]
.sym 42993 $auto$alumacc.cc:474:replace_alu$3250.C[13]
.sym 42995 $auto$alumacc.cc:474:replace_alu$3250.C[15]
.sym 42998 rvsoc.uart0.rx_divcnt[14]
.sym 42999 $auto$alumacc.cc:474:replace_alu$3250.C[14]
.sym 43001 $auto$alumacc.cc:474:replace_alu$3250.C[16]
.sym 43003 rvsoc.uart0.rx_divcnt[15]
.sym 43005 $auto$alumacc.cc:474:replace_alu$3250.C[15]
.sym 43009 rvsoc.cpu0.F_actv_pc[10]
.sym 43010 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[0]
.sym 43011 rvsoc.cpu0.F_insn[12]
.sym 43012 $abc$63045$new_ys__n4350_
.sym 43013 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[5]
.sym 43014 $abc$63045$new_ys__n7014_
.sym 43015 $abc$63045$new_ys__n7020_inv_
.sym 43016 $abc$63045$new_ys__n7015_
.sym 43017 rvsoc.cpu0.D_op2[9]
.sym 43018 rvsoc.cpu0.E_mul_hihi[3]
.sym 43019 $abc$63045$new_ys__n1032_
.sym 43020 rvsoc.cpu0.D_op2[9]
.sym 43021 rvsoc.uart0.rx_divcnt[17]
.sym 43022 rvsoc.uart0.rx_divcnt[23]
.sym 43023 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 43024 rvsoc.cpu0.D_actv_pc[29]
.sym 43025 rvsoc.uart0.rx_divcnt[18]
.sym 43026 rvsoc.cpu0.E_actv_pc[26]
.sym 43027 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 43029 rvsoc.cpu0.E_lllhhl[31]
.sym 43031 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 43032 rvsoc.cpu0.D_op1[8]
.sym 43033 rvsoc.cpu0.D_op1[29]
.sym 43034 rvsoc.cpu0.E_op2[0]
.sym 43035 rvsoc.cpu0.E_op2[7]
.sym 43036 rvsoc.cpu0.mulhu_val[29]
.sym 43037 rvsoc.data_wdata[7]
.sym 43038 $abc$63045$new_ys__n7024_inv_
.sym 43039 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 43040 rvsoc.cpu0.D_op2[10]
.sym 43041 rvsoc.cpu0.mulhu_val[30]
.sym 43042 rvsoc.cpu0.D_op1[15]
.sym 43043 rvsoc.cpu0.D_op1[24]
.sym 43044 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[0]
.sym 43045 $auto$alumacc.cc:474:replace_alu$3250.C[16]
.sym 43050 rvsoc.uart0.rx_divcnt[19]
.sym 43054 rvsoc.uart0.rx_divcnt[16]
.sym 43060 rvsoc.uart0.rx_divcnt[17]
.sym 43061 rvsoc.uart0.rx_divcnt[18]
.sym 43064 rvsoc.uart0.rx_divcnt[23]
.sym 43065 rvsoc.uart0.rx_divcnt[21]
.sym 43074 rvsoc.uart0.rx_divcnt[20]
.sym 43077 rvsoc.uart0.rx_divcnt[22]
.sym 43082 $auto$alumacc.cc:474:replace_alu$3250.C[17]
.sym 43085 rvsoc.uart0.rx_divcnt[16]
.sym 43086 $auto$alumacc.cc:474:replace_alu$3250.C[16]
.sym 43088 $auto$alumacc.cc:474:replace_alu$3250.C[18]
.sym 43091 rvsoc.uart0.rx_divcnt[17]
.sym 43092 $auto$alumacc.cc:474:replace_alu$3250.C[17]
.sym 43094 $auto$alumacc.cc:474:replace_alu$3250.C[19]
.sym 43097 rvsoc.uart0.rx_divcnt[18]
.sym 43098 $auto$alumacc.cc:474:replace_alu$3250.C[18]
.sym 43100 $auto$alumacc.cc:474:replace_alu$3250.C[20]
.sym 43102 rvsoc.uart0.rx_divcnt[19]
.sym 43104 $auto$alumacc.cc:474:replace_alu$3250.C[19]
.sym 43106 $auto$alumacc.cc:474:replace_alu$3250.C[21]
.sym 43108 rvsoc.uart0.rx_divcnt[20]
.sym 43110 $auto$alumacc.cc:474:replace_alu$3250.C[20]
.sym 43112 $auto$alumacc.cc:474:replace_alu$3250.C[22]
.sym 43114 rvsoc.uart0.rx_divcnt[21]
.sym 43116 $auto$alumacc.cc:474:replace_alu$3250.C[21]
.sym 43118 $auto$alumacc.cc:474:replace_alu$3250.C[23]
.sym 43121 rvsoc.uart0.rx_divcnt[22]
.sym 43122 $auto$alumacc.cc:474:replace_alu$3250.C[22]
.sym 43124 $auto$alumacc.cc:474:replace_alu$3250.C[24]
.sym 43127 rvsoc.uart0.rx_divcnt[23]
.sym 43128 $auto$alumacc.cc:474:replace_alu$3250.C[23]
.sym 43132 rvsoc.cpu0.D_insn[16]
.sym 43133 $abc$63045$new_ys__n7027_
.sym 43134 rvsoc.cpu0.D_insn[25]
.sym 43135 $abc$63045$new_ys__n7025_
.sym 43136 rvsoc.cpu0.D_insn_typ[5]
.sym 43137 $abc$63045$new_ys__n7029_inv_
.sym 43138 $abc$63045$new_ys__n7028_
.sym 43139 rvsoc.cpu0.D_insn[24]
.sym 43140 rvsoc.cpu0.E_funct3[0]
.sym 43144 rvsoc.uart0.rx_divcnt[26]
.sym 43145 rvsoc.uart0.rx_divcnt[28]
.sym 43146 rvsoc.code_adrs[31]
.sym 43147 $abc$63045$new_ys__n4350_
.sym 43148 rvsoc.uart0.rx_divcnt[21]
.sym 43149 rvsoc.cpu0.D_insn[8]
.sym 43150 rvsoc.cpu0.D_insn[22]
.sym 43152 rvsoc.cpu0.D_op1[6]
.sym 43153 rvsoc.uart0.rx_divcnt[19]
.sym 43154 $abc$63045$new_ys__n541_inv_
.sym 43155 rvsoc.uart0.rx_divcnt[29]
.sym 43156 rvsoc.cpu0.F_insn_typ[5]
.sym 43157 rvsoc.cpu0.D_insn_typ[5]
.sym 43158 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 43160 rvsoc.cpu0.D_op1[20]
.sym 43161 $abc$63045$new_ys__n7028_
.sym 43162 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 43164 $abc$63045$new_ys__n7020_inv_
.sym 43165 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[22]
.sym 43166 rvsoc.data_wdata[31]
.sym 43167 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 43168 $auto$alumacc.cc:474:replace_alu$3250.C[24]
.sym 43174 rvsoc.uart0.rx_divcnt[30]
.sym 43175 rvsoc.uart0.rx_divcnt[26]
.sym 43176 rvsoc.uart0.rx_divcnt[27]
.sym 43179 rvsoc.uart0.rx_divcnt[29]
.sym 43180 rvsoc.uart0.rx_divcnt[24]
.sym 43182 rvsoc.uart0.rx_divcnt[25]
.sym 43185 rvsoc.uart0.rx_divcnt[31]
.sym 43187 rvsoc.uart0.rx_divcnt[28]
.sym 43205 $auto$alumacc.cc:474:replace_alu$3250.C[25]
.sym 43207 rvsoc.uart0.rx_divcnt[24]
.sym 43209 $auto$alumacc.cc:474:replace_alu$3250.C[24]
.sym 43211 $auto$alumacc.cc:474:replace_alu$3250.C[26]
.sym 43213 rvsoc.uart0.rx_divcnt[25]
.sym 43215 $auto$alumacc.cc:474:replace_alu$3250.C[25]
.sym 43217 $auto$alumacc.cc:474:replace_alu$3250.C[27]
.sym 43220 rvsoc.uart0.rx_divcnt[26]
.sym 43221 $auto$alumacc.cc:474:replace_alu$3250.C[26]
.sym 43223 $auto$alumacc.cc:474:replace_alu$3250.C[28]
.sym 43226 rvsoc.uart0.rx_divcnt[27]
.sym 43227 $auto$alumacc.cc:474:replace_alu$3250.C[27]
.sym 43229 $auto$alumacc.cc:474:replace_alu$3250.C[29]
.sym 43231 rvsoc.uart0.rx_divcnt[28]
.sym 43233 $auto$alumacc.cc:474:replace_alu$3250.C[28]
.sym 43235 $auto$alumacc.cc:474:replace_alu$3250.C[30]
.sym 43237 rvsoc.uart0.rx_divcnt[29]
.sym 43239 $auto$alumacc.cc:474:replace_alu$3250.C[29]
.sym 43241 $auto$alumacc.cc:474:replace_alu$3250.C[31]
.sym 43243 rvsoc.uart0.rx_divcnt[30]
.sym 43245 $auto$alumacc.cc:474:replace_alu$3250.C[30]
.sym 43250 rvsoc.uart0.rx_divcnt[31]
.sym 43251 $auto$alumacc.cc:474:replace_alu$3250.C[31]
.sym 43255 rvsoc.cpu0.E_op2[0]
.sym 43256 rvsoc.cpu0.E_op2[17]
.sym 43257 $abc$63045$new_ys__n7024_inv_
.sym 43258 rvsoc.cpu0.E_op2[5]
.sym 43259 $abc$63045$new_ys__n7022_inv_
.sym 43260 rvsoc.cpu0.E_op2[7]
.sym 43261 rvsoc.cpu0.E_op2[6]
.sym 43262 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[17]
.sym 43263 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[22]
.sym 43264 rvsoc.cpu0.E_op2[20]
.sym 43265 rvsoc.data_wdata[2]
.sym 43266 rvsoc.data_wdata[0]
.sym 43267 rvsoc.cpu0.E_mul_hihi[17]
.sym 43268 rvsoc.cpu0.F_insn[18]
.sym 43269 rvsoc.cpu0.F_insn[25]
.sym 43270 rvsoc.cpu0.mulhu_val[23]
.sym 43271 $abc$63045$new_n3709_
.sym 43272 rvsoc.cpu0.D_insn[24]
.sym 43273 rvsoc.cpu0.mulhu_val[31]
.sym 43274 rvsoc.cpu0.D_insn[16]
.sym 43275 rvsoc.cpu0.D_op1[5]
.sym 43276 $abc$63045$new_ys__n7027_
.sym 43277 rvsoc.cpu0.D_op1[9]
.sym 43278 rvsoc.cpu0.D_insn[25]
.sym 43279 $abc$63045$new_ys__n1872_inv_
.sym 43280 rvsoc.data_wdata[22]
.sym 43281 rvsoc.uart0.div[22]
.sym 43282 $abc$63045$new_n4010_
.sym 43283 rvsoc.cpu0.D_op1[13]
.sym 43284 rvsoc.cpu0.D_op1[0]
.sym 43285 rvsoc.cpu0.D_insn_typ[7]
.sym 43286 $abc$63045$new_n2912_
.sym 43287 rvsoc.uart0.div[21]
.sym 43288 rvsoc.cpu0.E_op1[9]
.sym 43289 rvsoc.uart0.rx_divcnt[25]
.sym 43297 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[25]
.sym 43299 rvsoc.cpu0.D_insn_typ[4]
.sym 43301 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[29]
.sym 43304 rvsoc.cpu0.D_insn_typ[1]
.sym 43306 $abc$63045$new_n4010_
.sym 43307 rvsoc.cpu0.E_op2[16]
.sym 43308 rvsoc.cpu0.D_insn_typ[5]
.sym 43315 rvsoc.cpu0.E_op2[31]
.sym 43318 rvsoc.cpu0.D_insn_typ[0]
.sym 43322 $abc$63045$new_n4954_
.sym 43324 $abc$63045$new_ys__n1872_inv_
.sym 43325 rvsoc.uart0.status[0]
.sym 43326 $abc$63045$new_ys__n2880_
.sym 43335 $abc$63045$new_n4010_
.sym 43337 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[25]
.sym 43344 rvsoc.cpu0.E_op2[31]
.sym 43347 $abc$63045$new_ys__n1872_inv_
.sym 43349 rvsoc.cpu0.D_insn_typ[1]
.sym 43350 rvsoc.cpu0.D_insn_typ[0]
.sym 43354 rvsoc.cpu0.D_insn_typ[5]
.sym 43356 rvsoc.cpu0.D_insn_typ[4]
.sym 43359 $abc$63045$new_n4954_
.sym 43361 $abc$63045$new_ys__n2880_
.sym 43362 rvsoc.uart0.status[0]
.sym 43366 $abc$63045$new_n4010_
.sym 43368 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[29]
.sym 43372 rvsoc.cpu0.E_op2[16]
.sym 43376 rvsoc.clkn
.sym 43377 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 43378 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[25]
.sym 43379 rvsoc.uart0.div[13]
.sym 43380 rvsoc.uart0.div[21]
.sym 43383 $abc$63045$new_ys__n2146_
.sym 43384 rvsoc.uart0.div[26]
.sym 43385 rvsoc.uart0.div[22]
.sym 43386 $abc$63045$new_ys__n1872_inv_
.sym 43387 rvsoc.cpu0.E_mul_hihi[24]
.sym 43388 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 43390 rvsoc.cpu0.D_op2[12]
.sym 43391 rvsoc.cpu0.mulhu_val[26]
.sym 43392 rvsoc.uart0.status[0]
.sym 43393 rvsoc.cpu0.mulhu_val[31]
.sym 43394 rvsoc.cpu0.E_insn[28]
.sym 43395 rvsoc.cpu0.D_insn_typ[4]
.sym 43396 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[31]
.sym 43397 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 43398 rvsoc.cpu0.D_op2[20]
.sym 43399 rvsoc.cpu0.D_insn[29]
.sym 43400 $abc$63045$new_ys__n1872_inv_
.sym 43401 rvsoc.cpu0.D_op2[5]
.sym 43402 rvsoc.cpu0.add_op12[8]
.sym 43403 rvsoc.cpu0.E_op1[31]
.sym 43404 rvsoc.cpu0.D_op2[6]
.sym 43405 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 43406 rvsoc.cpu0.D_op2[0]
.sym 43407 $abc$63045$new_ys__n1872_inv_
.sym 43408 rvsoc.cpu0.add_op12[13]
.sym 43409 rvsoc.cpu0.D_op2[15]
.sym 43410 rvsoc.cpu0.D_funct3[2]
.sym 43411 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[19]
.sym 43412 rvsoc.data_wdata[13]
.sym 43413 rvsoc.data_wdata[5]
.sym 43419 rvsoc.cpu0.E_op1[31]
.sym 43421 $abc$63045$new_ys__n1873_inv_
.sym 43423 $abc$63045$new_ys__n1872_inv_
.sym 43424 rvsoc.cpu0.D_insn_typ[13]
.sym 43425 rvsoc.cpu0.add_op12[31]
.sym 43427 $abc$63045$new_n3341_
.sym 43432 $abc$63045$new_ys__n11122_inv_
.sym 43433 rvsoc.cpu0.D_insn_typ[8]
.sym 43434 rvsoc.cpu0.add_op12[13]
.sym 43437 rvsoc.cpu0.add_op12[9]
.sym 43438 rvsoc.cpu0.D_op2[16]
.sym 43444 rvsoc.cpu0.D_insn_typ[14]
.sym 43445 rvsoc.cpu0.D_insn_typ[7]
.sym 43447 rvsoc.cpu0.E_add12[9]
.sym 43448 rvsoc.cpu0.E_op1[9]
.sym 43449 $abc$63045$new_n4185_
.sym 43450 rvsoc.cpu0.D_insn_typ[3]
.sym 43452 rvsoc.cpu0.add_op12[31]
.sym 43461 rvsoc.cpu0.add_op12[13]
.sym 43464 rvsoc.cpu0.E_op1[31]
.sym 43466 rvsoc.cpu0.E_op1[9]
.sym 43467 rvsoc.cpu0.E_add12[9]
.sym 43472 rvsoc.cpu0.D_op2[16]
.sym 43476 rvsoc.cpu0.add_op12[9]
.sym 43482 rvsoc.cpu0.D_insn_typ[8]
.sym 43483 rvsoc.cpu0.D_insn_typ[14]
.sym 43484 rvsoc.cpu0.D_insn_typ[13]
.sym 43488 rvsoc.cpu0.D_insn_typ[3]
.sym 43489 rvsoc.cpu0.D_insn_typ[7]
.sym 43490 $abc$63045$new_ys__n1872_inv_
.sym 43494 $abc$63045$new_n4185_
.sym 43495 $abc$63045$new_ys__n11122_inv_
.sym 43496 $abc$63045$new_n3341_
.sym 43497 $abc$63045$new_ys__n1873_inv_
.sym 43498 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 43499 rvsoc.clka
.sym 43501 $abc$63045$new_n4179_
.sym 43502 $abc$63045$new_n3453_
.sym 43503 rvsoc.cpu0.D_funct3[2]
.sym 43504 $abc$63045$new_ys__n2471_inv_
.sym 43505 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[3]
.sym 43506 rvsoc.cpu0.D_op2[19]
.sym 43507 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[30]
.sym 43508 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[2]
.sym 43509 rvsoc.cpu0.F_next_pc[26]
.sym 43510 $abc$63045$new_ys__n2146_
.sym 43512 rvsoc.data_wdata[21]
.sym 43513 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 43514 rvsoc.cpu0.D_actv_pc[16]
.sym 43515 $abc$63045$new_ys__n11122_inv_
.sym 43516 $abc$63045$new_n3745_
.sym 43517 $abc$63045$new_ys__n1873_inv_
.sym 43518 rvsoc.uart0.div[22]
.sym 43519 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 43520 rvsoc.cpu0.D_funct3[1]
.sym 43521 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 43522 rvsoc.cpu0.D_actv_pc[1]
.sym 43523 rvsoc.cpu0.D_op1[28]
.sym 43524 rvsoc.cpu0.D_insn[15]
.sym 43525 rvsoc.cpu0.E_op1[1]
.sym 43526 rvsoc.cpu0.D_op1[15]
.sym 43527 rvsoc.cpu0.D_op2[24]
.sym 43528 rvsoc.cpu0.D_op2[19]
.sym 43529 $abc$63045$new_ys__n2880_
.sym 43531 rvsoc.cpu0.D_op2[7]
.sym 43532 rvsoc.cpu0.D_op2[10]
.sym 43533 rvsoc.data_wdata[7]
.sym 43534 rvsoc.cpu0.D_op1[4]
.sym 43535 rvsoc.cpu0.D_op1[24]
.sym 43536 $abc$63045$new_ys__n1880_inv_
.sym 43542 rvsoc.cpu0.D_op1[3]
.sym 43544 rvsoc.cpu0.D_op1[2]
.sym 43549 rvsoc.cpu0.D_op1[6]
.sym 43550 rvsoc.cpu0.D_op2[2]
.sym 43554 rvsoc.cpu0.D_op2[3]
.sym 43556 rvsoc.cpu0.D_op1[5]
.sym 43557 rvsoc.cpu0.D_op1[0]
.sym 43558 rvsoc.cpu0.D_op1[4]
.sym 43559 rvsoc.cpu0.D_op1[7]
.sym 43561 rvsoc.cpu0.D_op2[4]
.sym 43562 rvsoc.cpu0.D_op2[1]
.sym 43563 rvsoc.cpu0.D_op1[1]
.sym 43564 rvsoc.cpu0.D_op2[6]
.sym 43566 rvsoc.cpu0.D_op2[0]
.sym 43569 rvsoc.cpu0.D_op2[7]
.sym 43571 rvsoc.cpu0.D_op2[5]
.sym 43574 $auto$alumacc.cc:474:replace_alu$3228.C[1]
.sym 43576 rvsoc.cpu0.D_op2[0]
.sym 43577 rvsoc.cpu0.D_op1[0]
.sym 43580 $auto$alumacc.cc:474:replace_alu$3228.C[2]
.sym 43582 rvsoc.cpu0.D_op2[1]
.sym 43583 rvsoc.cpu0.D_op1[1]
.sym 43584 $auto$alumacc.cc:474:replace_alu$3228.C[1]
.sym 43586 $auto$alumacc.cc:474:replace_alu$3228.C[3]
.sym 43588 rvsoc.cpu0.D_op2[2]
.sym 43589 rvsoc.cpu0.D_op1[2]
.sym 43590 $auto$alumacc.cc:474:replace_alu$3228.C[2]
.sym 43592 $auto$alumacc.cc:474:replace_alu$3228.C[4]
.sym 43594 rvsoc.cpu0.D_op1[3]
.sym 43595 rvsoc.cpu0.D_op2[3]
.sym 43596 $auto$alumacc.cc:474:replace_alu$3228.C[3]
.sym 43598 $auto$alumacc.cc:474:replace_alu$3228.C[5]
.sym 43600 rvsoc.cpu0.D_op2[4]
.sym 43601 rvsoc.cpu0.D_op1[4]
.sym 43602 $auto$alumacc.cc:474:replace_alu$3228.C[4]
.sym 43604 $auto$alumacc.cc:474:replace_alu$3228.C[6]
.sym 43606 rvsoc.cpu0.D_op2[5]
.sym 43607 rvsoc.cpu0.D_op1[5]
.sym 43608 $auto$alumacc.cc:474:replace_alu$3228.C[5]
.sym 43610 $auto$alumacc.cc:474:replace_alu$3228.C[7]
.sym 43612 rvsoc.cpu0.D_op1[6]
.sym 43613 rvsoc.cpu0.D_op2[6]
.sym 43614 $auto$alumacc.cc:474:replace_alu$3228.C[6]
.sym 43616 $auto$alumacc.cc:474:replace_alu$3228.C[8]
.sym 43618 rvsoc.cpu0.D_op2[7]
.sym 43619 rvsoc.cpu0.D_op1[7]
.sym 43620 $auto$alumacc.cc:474:replace_alu$3228.C[7]
.sym 43624 rvsoc.cpu0.E_add12[11]
.sym 43625 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[11]
.sym 43626 rvsoc.cpu0.E_add12[3]
.sym 43627 rvsoc.cpu0.E_add12[2]
.sym 43628 rvsoc.cpu0.E_add12[21]
.sym 43629 rvsoc.cpu0.E_add12[15]
.sym 43630 rvsoc.cpu0.E_add12[30]
.sym 43631 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[15]
.sym 43632 rvsoc.cpu0.D_actv_pc[13]
.sym 43633 rvsoc.cpu0.D_op2[19]
.sym 43636 rvsoc.cpu0.D_insn[23]
.sym 43637 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[30]
.sym 43638 rvsoc.cpu0.D_insn[22]
.sym 43639 rvsoc.cpu0.D_op2[21]
.sym 43640 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 43641 $abc$63045$new_ys__n2556_inv_
.sym 43642 rvsoc.cpu0.D_op2[3]
.sym 43643 $abc$63045$new_n4179_
.sym 43646 rvsoc.cpu0.D_insn[28]
.sym 43647 rvsoc.cpu0.D_funct3[2]
.sym 43648 rvsoc.cpu0.add_op12[12]
.sym 43649 rvsoc.cpu0.add_op12[2]
.sym 43650 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 43652 rvsoc.cpu0.add_op12[14]
.sym 43653 rvsoc.cpu0.add_op12[4]
.sym 43654 rvsoc.cpu0.add_op12[15]
.sym 43655 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 43656 rvsoc.data_wdata[21]
.sym 43657 rvsoc.data_wdata[31]
.sym 43658 rvsoc.cpu0.D_op2[29]
.sym 43659 rvsoc.cpu0.add_op12[7]
.sym 43660 $auto$alumacc.cc:474:replace_alu$3228.C[8]
.sym 43665 rvsoc.cpu0.D_op1[9]
.sym 43668 rvsoc.cpu0.D_op2[12]
.sym 43669 rvsoc.cpu0.D_op1[11]
.sym 43673 rvsoc.cpu0.D_op1[10]
.sym 43676 rvsoc.cpu0.D_op1[15]
.sym 43678 rvsoc.cpu0.D_op1[12]
.sym 43679 rvsoc.cpu0.D_op2[15]
.sym 43680 rvsoc.cpu0.D_op2[14]
.sym 43683 rvsoc.cpu0.D_op2[8]
.sym 43686 rvsoc.cpu0.D_op2[13]
.sym 43689 rvsoc.cpu0.D_op2[11]
.sym 43690 rvsoc.cpu0.D_op1[13]
.sym 43691 rvsoc.cpu0.D_op1[8]
.sym 43692 rvsoc.cpu0.D_op2[10]
.sym 43693 rvsoc.cpu0.D_op2[9]
.sym 43695 rvsoc.cpu0.D_op1[14]
.sym 43697 $auto$alumacc.cc:474:replace_alu$3228.C[9]
.sym 43699 rvsoc.cpu0.D_op1[8]
.sym 43700 rvsoc.cpu0.D_op2[8]
.sym 43701 $auto$alumacc.cc:474:replace_alu$3228.C[8]
.sym 43703 $auto$alumacc.cc:474:replace_alu$3228.C[10]
.sym 43705 rvsoc.cpu0.D_op1[9]
.sym 43706 rvsoc.cpu0.D_op2[9]
.sym 43707 $auto$alumacc.cc:474:replace_alu$3228.C[9]
.sym 43709 $auto$alumacc.cc:474:replace_alu$3228.C[11]
.sym 43711 rvsoc.cpu0.D_op1[10]
.sym 43712 rvsoc.cpu0.D_op2[10]
.sym 43713 $auto$alumacc.cc:474:replace_alu$3228.C[10]
.sym 43715 $auto$alumacc.cc:474:replace_alu$3228.C[12]
.sym 43717 rvsoc.cpu0.D_op1[11]
.sym 43718 rvsoc.cpu0.D_op2[11]
.sym 43719 $auto$alumacc.cc:474:replace_alu$3228.C[11]
.sym 43721 $auto$alumacc.cc:474:replace_alu$3228.C[13]
.sym 43723 rvsoc.cpu0.D_op2[12]
.sym 43724 rvsoc.cpu0.D_op1[12]
.sym 43725 $auto$alumacc.cc:474:replace_alu$3228.C[12]
.sym 43727 $auto$alumacc.cc:474:replace_alu$3228.C[14]
.sym 43729 rvsoc.cpu0.D_op1[13]
.sym 43730 rvsoc.cpu0.D_op2[13]
.sym 43731 $auto$alumacc.cc:474:replace_alu$3228.C[13]
.sym 43733 $auto$alumacc.cc:474:replace_alu$3228.C[15]
.sym 43735 rvsoc.cpu0.D_op1[14]
.sym 43736 rvsoc.cpu0.D_op2[14]
.sym 43737 $auto$alumacc.cc:474:replace_alu$3228.C[14]
.sym 43739 $auto$alumacc.cc:474:replace_alu$3228.C[16]
.sym 43741 rvsoc.cpu0.D_op1[15]
.sym 43742 rvsoc.cpu0.D_op2[15]
.sym 43743 $auto$alumacc.cc:474:replace_alu$3228.C[15]
.sym 43747 $abc$63045$new_ys__n1241_
.sym 43748 $abc$63045$new_ys__n1186_
.sym 43749 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[20]
.sym 43750 rvsoc.cpu0.E_add12[20]
.sym 43751 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[19]
.sym 43752 $abc$63045$new_ys__n1219_
.sym 43753 $abc$63045$new_n4634_
.sym 43754 rvsoc.cpu0.E_add12[19]
.sym 43755 rvsoc.cpu0.D_next_pc[14]
.sym 43756 rvsoc.cpu0.D_op2[2]
.sym 43757 rvsoc.cpu0.D_op2[2]
.sym 43759 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[4]
.sym 43762 rvsoc.cpu0.D_op1[22]
.sym 43765 rvsoc.cpu0.D_insn[29]
.sym 43766 rvsoc.cpu0.E_op1[11]
.sym 43767 rvsoc.cpu0.D_op2[2]
.sym 43768 rvsoc.cpu0.D_op1[2]
.sym 43769 rvsoc.cpu0.add_op12[12]
.sym 43770 rvsoc.cpu0.D_insn[17]
.sym 43771 rvsoc.cpu0.add_op12[20]
.sym 43772 rvsoc.cpu0.add_op12[30]
.sym 43773 $abc$63045$new_ys__n1271_
.sym 43774 rvsoc.cpu0.D_op2[13]
.sym 43775 rvsoc.cpu0.D_op2[28]
.sym 43776 rvsoc.cpu0.D_op1[13]
.sym 43777 rvsoc.cpu0.add_op12[23]
.sym 43778 rvsoc.cpu0.E_op1[20]
.sym 43779 rvsoc.data_wdata[22]
.sym 43780 $abc$63045$new_ys__n1241_
.sym 43781 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 43782 $abc$63045$new_ys__n3828_
.sym 43783 $auto$alumacc.cc:474:replace_alu$3228.C[16]
.sym 43792 rvsoc.cpu0.D_op2[23]
.sym 43794 rvsoc.cpu0.D_op1[17]
.sym 43795 rvsoc.cpu0.D_op1[16]
.sym 43796 rvsoc.cpu0.D_op2[20]
.sym 43797 rvsoc.cpu0.D_op1[21]
.sym 43798 rvsoc.cpu0.D_op2[19]
.sym 43800 rvsoc.cpu0.D_op1[18]
.sym 43801 rvsoc.cpu0.D_op1[20]
.sym 43805 rvsoc.cpu0.D_op2[17]
.sym 43806 rvsoc.cpu0.D_op2[16]
.sym 43807 rvsoc.cpu0.D_op2[21]
.sym 43810 rvsoc.cpu0.D_op1[22]
.sym 43813 rvsoc.cpu0.D_op2[18]
.sym 43814 rvsoc.cpu0.D_op1[23]
.sym 43815 rvsoc.cpu0.D_op1[19]
.sym 43818 rvsoc.cpu0.D_op2[22]
.sym 43820 $auto$alumacc.cc:474:replace_alu$3228.C[17]
.sym 43822 rvsoc.cpu0.D_op1[16]
.sym 43823 rvsoc.cpu0.D_op2[16]
.sym 43824 $auto$alumacc.cc:474:replace_alu$3228.C[16]
.sym 43826 $auto$alumacc.cc:474:replace_alu$3228.C[18]
.sym 43828 rvsoc.cpu0.D_op1[17]
.sym 43829 rvsoc.cpu0.D_op2[17]
.sym 43830 $auto$alumacc.cc:474:replace_alu$3228.C[17]
.sym 43832 $auto$alumacc.cc:474:replace_alu$3228.C[19]
.sym 43834 rvsoc.cpu0.D_op1[18]
.sym 43835 rvsoc.cpu0.D_op2[18]
.sym 43836 $auto$alumacc.cc:474:replace_alu$3228.C[18]
.sym 43838 $auto$alumacc.cc:474:replace_alu$3228.C[20]
.sym 43840 rvsoc.cpu0.D_op1[19]
.sym 43841 rvsoc.cpu0.D_op2[19]
.sym 43842 $auto$alumacc.cc:474:replace_alu$3228.C[19]
.sym 43844 $auto$alumacc.cc:474:replace_alu$3228.C[21]
.sym 43846 rvsoc.cpu0.D_op2[20]
.sym 43847 rvsoc.cpu0.D_op1[20]
.sym 43848 $auto$alumacc.cc:474:replace_alu$3228.C[20]
.sym 43850 $auto$alumacc.cc:474:replace_alu$3228.C[22]
.sym 43852 rvsoc.cpu0.D_op1[21]
.sym 43853 rvsoc.cpu0.D_op2[21]
.sym 43854 $auto$alumacc.cc:474:replace_alu$3228.C[21]
.sym 43856 $auto$alumacc.cc:474:replace_alu$3228.C[23]
.sym 43858 rvsoc.cpu0.D_op2[22]
.sym 43859 rvsoc.cpu0.D_op1[22]
.sym 43860 $auto$alumacc.cc:474:replace_alu$3228.C[22]
.sym 43862 $auto$alumacc.cc:474:replace_alu$3228.C[24]
.sym 43864 rvsoc.cpu0.D_op2[23]
.sym 43865 rvsoc.cpu0.D_op1[23]
.sym 43866 $auto$alumacc.cc:474:replace_alu$3228.C[23]
.sym 43870 rvsoc.cpu0.D_insn[27]
.sym 43871 $abc$63045$new_ys__n3883_inv_
.sym 43872 $abc$63045$new_n4720_
.sym 43873 $abc$63045$new_n4633_
.sym 43874 $abc$63045$new_ys__n1131_
.sym 43875 $abc$63045$new_n4497_
.sym 43876 $abc$63045$new_ys__n1016_inv_
.sym 43877 $abc$63045$new_ys__n1098_
.sym 43878 rvsoc.cpu0.D_actv_pc[26]
.sym 43880 $abc$63045$new_ys__n933_
.sym 43882 rvsoc.cpu0.D_op2[12]
.sym 43883 rvsoc.cpu0.D_op1[21]
.sym 43884 rvsoc.data_wdata[14]
.sym 43886 rvsoc.cpu0.D_insn[21]
.sym 43887 rvsoc.cpu0.D_op1[11]
.sym 43888 rvsoc.cpu0.D_op1[10]
.sym 43890 rvsoc.cpu0.E_op1[19]
.sym 43891 $abc$63045$new_ys__n6314_
.sym 43893 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[20]
.sym 43894 rvsoc.cpu0.add_op12[8]
.sym 43895 rvsoc.cpu0.E_op1[31]
.sym 43896 rvsoc.cpu0.D_op2[27]
.sym 43897 rvsoc.cpu0.D_op2[0]
.sym 43898 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[19]
.sym 43899 rvsoc.cpu0.D_op2[18]
.sym 43900 $abc$63045$new_ys__n1872_inv_
.sym 43901 rvsoc.cpu0.add_op12[21]
.sym 43902 rvsoc.cpu0.add_op12[24]
.sym 43903 rvsoc.data_wdata[13]
.sym 43904 rvsoc.cpu0.D_op2[22]
.sym 43905 $abc$63045$new_ys__n1272_
.sym 43906 $auto$alumacc.cc:474:replace_alu$3228.C[24]
.sym 43913 rvsoc.cpu0.D_op2[30]
.sym 43914 rvsoc.cpu0.D_op2[27]
.sym 43921 rvsoc.cpu0.D_op1[25]
.sym 43923 rvsoc.cpu0.D_op1[26]
.sym 43926 rvsoc.cpu0.D_op1[28]
.sym 43927 rvsoc.cpu0.D_op2[31]
.sym 43929 rvsoc.cpu0.D_op1[27]
.sym 43930 rvsoc.cpu0.D_op2[29]
.sym 43931 rvsoc.cpu0.D_op2[26]
.sym 43934 rvsoc.cpu0.D_op1[31]
.sym 43935 rvsoc.cpu0.D_op2[28]
.sym 43936 rvsoc.cpu0.D_op1[29]
.sym 43937 rvsoc.cpu0.D_op1[30]
.sym 43938 rvsoc.cpu0.D_op2[24]
.sym 43941 rvsoc.cpu0.D_op1[24]
.sym 43942 rvsoc.cpu0.D_op2[25]
.sym 43943 $auto$alumacc.cc:474:replace_alu$3228.C[25]
.sym 43945 rvsoc.cpu0.D_op1[24]
.sym 43946 rvsoc.cpu0.D_op2[24]
.sym 43947 $auto$alumacc.cc:474:replace_alu$3228.C[24]
.sym 43949 $auto$alumacc.cc:474:replace_alu$3228.C[26]
.sym 43951 rvsoc.cpu0.D_op2[25]
.sym 43952 rvsoc.cpu0.D_op1[25]
.sym 43953 $auto$alumacc.cc:474:replace_alu$3228.C[25]
.sym 43955 $auto$alumacc.cc:474:replace_alu$3228.C[27]
.sym 43957 rvsoc.cpu0.D_op1[26]
.sym 43958 rvsoc.cpu0.D_op2[26]
.sym 43959 $auto$alumacc.cc:474:replace_alu$3228.C[26]
.sym 43961 $auto$alumacc.cc:474:replace_alu$3228.C[28]
.sym 43963 rvsoc.cpu0.D_op1[27]
.sym 43964 rvsoc.cpu0.D_op2[27]
.sym 43965 $auto$alumacc.cc:474:replace_alu$3228.C[27]
.sym 43967 $auto$alumacc.cc:474:replace_alu$3228.C[29]
.sym 43969 rvsoc.cpu0.D_op2[28]
.sym 43970 rvsoc.cpu0.D_op1[28]
.sym 43971 $auto$alumacc.cc:474:replace_alu$3228.C[28]
.sym 43973 $auto$alumacc.cc:474:replace_alu$3228.C[30]
.sym 43975 rvsoc.cpu0.D_op1[29]
.sym 43976 rvsoc.cpu0.D_op2[29]
.sym 43977 $auto$alumacc.cc:474:replace_alu$3228.C[29]
.sym 43979 $auto$alumacc.cc:474:replace_alu$3228.C[31]
.sym 43981 rvsoc.cpu0.D_op1[30]
.sym 43982 rvsoc.cpu0.D_op2[30]
.sym 43983 $auto$alumacc.cc:474:replace_alu$3228.C[30]
.sym 43987 rvsoc.cpu0.D_op2[31]
.sym 43988 rvsoc.cpu0.D_op1[31]
.sym 43989 $auto$alumacc.cc:474:replace_alu$3228.C[31]
.sym 43993 $abc$63045$new_ys__n5475_inv_
.sym 43994 rvsoc.uart0.cfg[8]
.sym 43995 $abc$63045$new_n4523_
.sym 43996 $abc$63045$new_ys__n1038_inv_
.sym 43997 $abc$63045$new_n4676_
.sym 43998 $abc$63045$new_ys__n5456_inv_
.sym 43999 $abc$63045$new_n4525_
.sym 44000 $abc$63045$new_ys__n1245_
.sym 44002 rvsoc.data_wdata[5]
.sym 44003 rvsoc.cpu0.D_op1[27]
.sym 44005 rvsoc.cpu0.D_insn_typ[8]
.sym 44006 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 44007 rvsoc.cpu0.add_op12[29]
.sym 44009 $abc$63045$new_ys__n1822_
.sym 44010 rvsoc.data_wdata[3]
.sym 44011 rvsoc.cpu0.D_op1[20]
.sym 44012 rvsoc.cpu0.D_insn[27]
.sym 44013 rvsoc.cpu0.D_op1[26]
.sym 44014 rvsoc.cpu0.D_actv_pc[1]
.sym 44015 rvsoc.cpu0.D_op1[17]
.sym 44016 $abc$63045$new_n4720_
.sym 44017 $abc$63045$new_ys__n1880_inv_
.sym 44018 $abc$63045$new_ys__n2413_inv_
.sym 44019 rvsoc.cpu0.D_op2[7]
.sym 44020 rvsoc.cpu0.add_op12[27]
.sym 44021 rvsoc.cpu0.D_op1[15]
.sym 44022 $abc$63045$new_n4525_
.sym 44023 rvsoc.cpu0.D_op1[30]
.sym 44024 rvsoc.cpu0.D_op2[24]
.sym 44025 rvsoc.data_wdata[7]
.sym 44026 $abc$63045$new_ys__n1186_
.sym 44027 rvsoc.cpu0.D_op1[24]
.sym 44028 rvsoc.cpu0.D_op1[12]
.sym 44039 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[21]
.sym 44040 $abc$63045$new_ys__n2413_inv_
.sym 44041 rvsoc.cpu0.add_op12[13]
.sym 44042 rvsoc.cpu0.E_op1[27]
.sym 44043 rvsoc.cpu0.add_op12[20]
.sym 44045 rvsoc.cpu0.add_op12[27]
.sym 44046 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[20]
.sym 44048 $abc$63045$new_ys__n2413_inv_
.sym 44050 rvsoc.cpu0.E_add12[27]
.sym 44051 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[9]
.sym 44052 $abc$63045$new_ys__n3828_
.sym 44053 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[11]
.sym 44054 rvsoc.cpu0.add_op12[8]
.sym 44055 rvsoc.cpu0.E_op1[31]
.sym 44058 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[8]
.sym 44059 rvsoc.cpu0.add_op12[11]
.sym 44061 rvsoc.cpu0.add_op12[21]
.sym 44062 rvsoc.cpu0.add_op12[9]
.sym 44063 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[13]
.sym 44069 rvsoc.cpu0.add_op12[27]
.sym 44073 $abc$63045$new_ys__n2413_inv_
.sym 44074 $abc$63045$new_ys__n3828_
.sym 44075 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[8]
.sym 44076 rvsoc.cpu0.add_op12[8]
.sym 44079 rvsoc.cpu0.E_add12[27]
.sym 44080 rvsoc.cpu0.E_op1[27]
.sym 44082 rvsoc.cpu0.E_op1[31]
.sym 44085 $abc$63045$new_ys__n2413_inv_
.sym 44086 $abc$63045$new_ys__n3828_
.sym 44087 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[21]
.sym 44088 rvsoc.cpu0.add_op12[21]
.sym 44091 $abc$63045$new_ys__n3828_
.sym 44092 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[11]
.sym 44093 rvsoc.cpu0.add_op12[11]
.sym 44094 $abc$63045$new_ys__n2413_inv_
.sym 44097 rvsoc.cpu0.add_op12[9]
.sym 44098 $abc$63045$new_ys__n3828_
.sym 44099 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[9]
.sym 44100 $abc$63045$new_ys__n2413_inv_
.sym 44103 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[13]
.sym 44104 rvsoc.cpu0.add_op12[13]
.sym 44105 $abc$63045$new_ys__n3828_
.sym 44106 $abc$63045$new_ys__n2413_inv_
.sym 44109 $abc$63045$new_ys__n2413_inv_
.sym 44110 $abc$63045$new_ys__n3828_
.sym 44111 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[20]
.sym 44112 rvsoc.cpu0.add_op12[20]
.sym 44113 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 44114 rvsoc.clka
.sym 44116 $abc$63045$new_n4916_
.sym 44117 $abc$63045$new_n4380_
.sym 44118 rvsoc.data_wdata[7]
.sym 44119 $abc$63045$new_n4917_
.sym 44120 $abc$63045$new_ys__n5468_inv_
.sym 44121 $abc$63045$new_n4518_
.sym 44122 $abc$63045$new_ys__n1179_
.sym 44123 $abc$63045$new_n4386_
.sym 44124 $abc$63045$new_ys__n1547_
.sym 44125 rvsoc.data_wdata[1]
.sym 44128 $abc$63045$new_ys__n1275_
.sym 44129 rvsoc.cpu0.D_op2[17]
.sym 44131 rvsoc.data_wdata[1]
.sym 44132 $abc$63045$new_ys__n1175_
.sym 44133 rvsoc.data_wdata[20]
.sym 44134 rvsoc.cpu0.sys_count[6]
.sym 44135 rvsoc.cpu0.D_op2[21]
.sym 44136 rvsoc.cpu0.D_actv_pc[1]
.sym 44137 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 44138 rvsoc.data_wdata[8]
.sym 44140 $abc$63045$new_ys__n1042_
.sym 44142 rvsoc.cpu0.D_op2[31]
.sym 44143 rvsoc.cpu0.D_op1[16]
.sym 44144 $abc$63045$new_ys__n2413_inv_
.sym 44145 $abc$63045$new_ys__n1142_
.sym 44147 rvsoc.cpu0.D_op1[20]
.sym 44148 rvsoc.data_wdata[21]
.sym 44149 $PACKER_GND_NET
.sym 44157 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[24]
.sym 44159 $abc$63045$new_ys__n6314_
.sym 44161 rvsoc.cpu0.add_op12[30]
.sym 44163 rvsoc.cpu0.add_op12[31]
.sym 44164 $abc$63045$new_ys__n1271_
.sym 44168 rvsoc.cpu0.add_op12[19]
.sym 44169 $abc$63045$new_ys__n3828_
.sym 44170 $abc$63045$new_ys__n2413_inv_
.sym 44171 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[30]
.sym 44172 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[31]
.sym 44173 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[16]
.sym 44174 rvsoc.cpu0.add_op12[16]
.sym 44175 $abc$63045$new_ys__n1272_
.sym 44176 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[19]
.sym 44177 rvsoc.cpu0.D_funct3[2]
.sym 44178 $abc$63045$new_ys__n2413_inv_
.sym 44179 $abc$63045$new_ys__n2413_inv_
.sym 44181 $abc$63045$new_ys__n999_
.sym 44183 $abc$63045$new_ys__n1275_
.sym 44184 rvsoc.cpu0.D_op2[24]
.sym 44185 rvsoc.cpu0.add_op12[24]
.sym 44186 $abc$63045$new_ys__n994_inv_
.sym 44187 rvsoc.cpu0.D_op1[24]
.sym 44188 $abc$63045$new_ys__n11324_
.sym 44190 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[24]
.sym 44191 rvsoc.cpu0.add_op12[24]
.sym 44192 $abc$63045$new_ys__n2413_inv_
.sym 44193 $abc$63045$new_ys__n3828_
.sym 44196 $abc$63045$new_ys__n3828_
.sym 44197 $abc$63045$new_ys__n2413_inv_
.sym 44198 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[30]
.sym 44199 rvsoc.cpu0.add_op12[30]
.sym 44202 $abc$63045$new_ys__n994_inv_
.sym 44203 $abc$63045$new_ys__n999_
.sym 44204 $abc$63045$new_ys__n11324_
.sym 44205 $abc$63045$new_ys__n1275_
.sym 44208 $abc$63045$new_ys__n3828_
.sym 44209 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[31]
.sym 44210 $abc$63045$new_ys__n2413_inv_
.sym 44211 rvsoc.cpu0.add_op12[31]
.sym 44214 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[16]
.sym 44215 rvsoc.cpu0.add_op12[16]
.sym 44216 $abc$63045$new_ys__n2413_inv_
.sym 44217 $abc$63045$new_ys__n3828_
.sym 44220 $abc$63045$new_ys__n1271_
.sym 44221 rvsoc.cpu0.D_op2[24]
.sym 44222 rvsoc.cpu0.D_op1[24]
.sym 44223 $abc$63045$new_ys__n1272_
.sym 44226 $abc$63045$new_ys__n6314_
.sym 44228 rvsoc.cpu0.D_funct3[2]
.sym 44232 $abc$63045$new_ys__n3828_
.sym 44233 $abc$63045$new_ys__n2413_inv_
.sym 44234 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[19]
.sym 44235 rvsoc.cpu0.add_op12[19]
.sym 44239 $abc$63045$new_ys__n1093_inv_
.sym 44240 $abc$63045$new_ys__n1610_
.sym 44241 rvsoc.cpu0.E_op1[9]
.sym 44242 $abc$63045$new_n4570_
.sym 44243 $abc$63045$new_ys__n1418_
.sym 44244 $abc$63045$new_n4564_
.sym 44245 $abc$63045$new_ys__n1658_
.sym 44246 rvsoc.cpu0.E_op1[7]
.sym 44247 $abc$63045$new_n4658_
.sym 44248 rvsoc.data_wdata[9]
.sym 44252 rvsoc.cpu0.D_insn[30]
.sym 44254 rvsoc.data_wdata[9]
.sym 44255 rvsoc.cpu0.sys_count[13]
.sym 44256 rvsoc.cpu0.E_op1[11]
.sym 44260 rvsoc.data_wdata[6]
.sym 44261 $abc$63045$new_ys__n1087_
.sym 44262 $abc$63045$new_n4388_
.sym 44263 rvsoc.cpu0.D_op2[28]
.sym 44264 rvsoc.cpu0.D_op2[4]
.sym 44265 rvsoc.cpu0.D_sysidx[0]
.sym 44267 rvsoc.cpu0.D_op2[30]
.sym 44268 $abc$63045$new_ys__n1241_
.sym 44270 $abc$63045$new_ys__n1271_
.sym 44271 $abc$63045$new_n4162_
.sym 44272 $abc$63045$new_ys__n2413_inv_
.sym 44273 $abc$63045$new_ys__n1271_
.sym 44274 $abc$63045$new_ys__n12791_inv_
.sym 44280 rvsoc.cpu0.D_op1[29]
.sym 44282 $abc$63045$new_ys__n939_inv_
.sym 44283 $abc$63045$new_n4912_
.sym 44285 rvsoc.cpu0.D_op2[29]
.sym 44286 $abc$63045$new_ys__n2413_inv_
.sym 44288 $abc$63045$new_n4916_
.sym 44289 rvsoc.cpu0.add_op12[29]
.sym 44290 rvsoc.cpu0.E_op1[29]
.sym 44291 $abc$63045$new_ys__n922_
.sym 44292 rvsoc.cpu0.E_add12[29]
.sym 44293 rvsoc.cpu0.add_op12[28]
.sym 44294 $abc$63045$new_ys__n3828_
.sym 44296 rvsoc.cpu0.E_op1[31]
.sym 44299 $abc$63045$new_ys__n1271_
.sym 44300 $abc$63045$new_ys__n1272_
.sym 44301 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[29]
.sym 44302 $abc$63045$new_ys__n918_
.sym 44303 $abc$63045$new_ys__n1275_
.sym 44308 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[28]
.sym 44309 $abc$63045$new_n4584_
.sym 44311 $abc$63045$new_ys__n12937_
.sym 44313 $abc$63045$new_ys__n939_inv_
.sym 44314 $abc$63045$new_ys__n1275_
.sym 44315 rvsoc.cpu0.D_op1[29]
.sym 44316 rvsoc.cpu0.D_op2[29]
.sym 44319 $abc$63045$new_n4916_
.sym 44320 $abc$63045$new_ys__n918_
.sym 44321 $abc$63045$new_n4912_
.sym 44322 $abc$63045$new_ys__n922_
.sym 44325 $abc$63045$new_ys__n1272_
.sym 44326 rvsoc.cpu0.D_op2[29]
.sym 44327 rvsoc.cpu0.D_op1[29]
.sym 44328 $abc$63045$new_ys__n1271_
.sym 44331 rvsoc.cpu0.E_add12[29]
.sym 44333 rvsoc.cpu0.E_op1[29]
.sym 44334 rvsoc.cpu0.E_op1[31]
.sym 44339 rvsoc.cpu0.add_op12[29]
.sym 44343 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[28]
.sym 44344 $abc$63045$new_ys__n2413_inv_
.sym 44345 $abc$63045$new_ys__n3828_
.sym 44346 rvsoc.cpu0.add_op12[28]
.sym 44349 $abc$63045$new_n4584_
.sym 44351 $abc$63045$new_ys__n12937_
.sym 44355 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[29]
.sym 44356 $abc$63045$new_ys__n2413_inv_
.sym 44357 $abc$63045$new_ys__n3828_
.sym 44358 rvsoc.cpu0.add_op12[29]
.sym 44359 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 44360 rvsoc.clka
.sym 44362 $abc$63045$new_ys__n1613_
.sym 44363 rvsoc.cpu0.E_op1[12]
.sym 44364 $abc$63045$new_n4846_
.sym 44365 $abc$63045$new_ys__n1535_
.sym 44366 $abc$63045$new_ys__n12759_inv_
.sym 44367 rvsoc.cpu0.E_op1[17]
.sym 44368 rvsoc.cpu0.E_op1[21]
.sym 44369 $abc$63045$new_n4381_
.sym 44370 $abc$63045$new_ys__n2231_inv_
.sym 44372 rvsoc.cpu0.D_op2[8]
.sym 44374 rvsoc.cpu0.D_op1[29]
.sym 44375 rvsoc.data_wdata[11]
.sym 44376 rvsoc.eram.adrs[6]
.sym 44377 $abc$63045$new_n4912_
.sym 44378 rvsoc.cpu0.E_op1[29]
.sym 44379 rvsoc.cpu0.E_op1[7]
.sym 44383 $abc$63045$new_ys__n1610_
.sym 44385 rvsoc.cpu0.D_op2[5]
.sym 44386 $abc$63045$new_ys__n1272_
.sym 44387 rvsoc.cpu0.D_op2[15]
.sym 44388 $abc$63045$new_n4889_
.sym 44390 rvsoc.eram.adrs[0]
.sym 44392 $abc$63045$new_ys__n1872_inv_
.sym 44393 rvsoc.cpu0.D_sysidx[0]
.sym 44394 rvsoc.cpu0.D_op2[3]
.sym 44395 $abc$63045$new_ys__n1031_inv_
.sym 44396 $abc$63045$new_ys__n1061_
.sym 44397 $abc$63045$new_ys__n1272_
.sym 44403 $abc$63045$new_n4874_
.sym 44404 $abc$63045$new_n4700_
.sym 44406 rvsoc.cpu0.E_add12[28]
.sym 44408 rvsoc.cpu0.E_op1[31]
.sym 44409 $abc$63045$new_n4698_
.sym 44410 $abc$63045$new_ys__n944_
.sym 44411 $abc$63045$new_ys__n1272_
.sym 44413 $abc$63045$new_n4697_
.sym 44417 rvsoc.cpu0.D_op2[21]
.sym 44418 $abc$63045$new_ys__n1873_inv_
.sym 44419 $abc$63045$new_ys__n1031_inv_
.sym 44423 rvsoc.cpu0.add_op12[28]
.sym 44424 rvsoc.cpu0.D_op2[4]
.sym 44425 $abc$63045$new_ys__n1028_
.sym 44426 $abc$63045$new_n6048_
.sym 44428 $abc$63045$new_ys__n1032_
.sym 44429 $abc$63045$new_n4163_
.sym 44430 $abc$63045$new_ys__n1275_
.sym 44432 rvsoc.cpu0.D_op1[21]
.sym 44433 $abc$63045$new_ys__n1271_
.sym 44434 rvsoc.cpu0.E_op1[28]
.sym 44437 rvsoc.cpu0.D_op2[4]
.sym 44439 $abc$63045$new_n4163_
.sym 44442 rvsoc.cpu0.E_op1[31]
.sym 44443 rvsoc.cpu0.E_op1[28]
.sym 44444 rvsoc.cpu0.E_add12[28]
.sym 44448 $abc$63045$new_n4698_
.sym 44449 rvsoc.cpu0.D_op2[21]
.sym 44450 rvsoc.cpu0.D_op1[21]
.sym 44451 $abc$63045$new_ys__n1271_
.sym 44457 rvsoc.cpu0.add_op12[28]
.sym 44460 $abc$63045$new_ys__n1031_inv_
.sym 44461 $abc$63045$new_n4700_
.sym 44462 $abc$63045$new_ys__n1873_inv_
.sym 44463 $abc$63045$new_n6048_
.sym 44467 $abc$63045$new_n4874_
.sym 44468 $abc$63045$new_ys__n944_
.sym 44472 rvsoc.cpu0.D_op1[21]
.sym 44473 rvsoc.cpu0.D_op2[21]
.sym 44474 $abc$63045$new_ys__n1275_
.sym 44475 $abc$63045$new_ys__n1272_
.sym 44479 $abc$63045$new_ys__n1032_
.sym 44480 $abc$63045$new_n4697_
.sym 44481 $abc$63045$new_ys__n1028_
.sym 44482 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 44483 rvsoc.clka
.sym 44485 $abc$63045$new_n4848_
.sym 44486 $abc$63045$new_ys__n1430_
.sym 44487 rvsoc.data_wdata[24]
.sym 44488 $abc$63045$new_ys__n1168_
.sym 44489 $abc$63045$new_n4844_
.sym 44490 $abc$63045$new_n4845_
.sym 44491 $abc$63045$new_ys__n1463_
.sym 44492 $abc$63045$new_n4492_
.sym 44493 rvsoc.data_wdata[21]
.sym 44497 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 44498 $abc$63045$new_ys__n1873_inv_
.sym 44502 $abc$63045$new_ys__n12783_inv_
.sym 44503 $abc$63045$new_ys__n1064_
.sym 44504 rvsoc.cpu0.D_op2[1]
.sym 44506 $abc$63045$new_ys__n12783_inv_
.sym 44507 rvsoc.data_wdata[21]
.sym 44508 $abc$63045$new_n4700_
.sym 44509 rvsoc.cpu0.D_op1[12]
.sym 44511 $abc$63045$new_ys__n1274_
.sym 44513 $abc$63045$new_n4584_
.sym 44515 rvsoc.cpu0.D_op1[24]
.sym 44516 rvsoc.data_wdata[12]
.sym 44517 $abc$63045$new_ys__n2231_inv_
.sym 44519 rvsoc.cpu0.D_sysidx[0]
.sym 44520 rvsoc.cpu0.D_op1[30]
.sym 44526 $abc$63045$new_ys__n1175_
.sym 44527 rvsoc.cpu0.D_op1[30]
.sym 44528 $abc$63045$new_ys__n12752_inv_
.sym 44529 $abc$63045$new_ys__n1275_
.sym 44530 $abc$63045$new_n4895_
.sym 44531 $abc$63045$new_n4584_
.sym 44533 $abc$63045$new_n4897_
.sym 44534 $abc$63045$new_n4762_
.sym 44535 $abc$63045$new_n4758_
.sym 44536 $abc$63045$new_ys__n928_inv_
.sym 44539 rvsoc.cpu0.D_op2[30]
.sym 44540 $abc$63045$new_ys__n1271_
.sym 44542 $abc$63045$new_ys__n1274_
.sym 44543 rvsoc.cpu0.D_op1[8]
.sym 44544 $abc$63045$new_n4888_
.sym 44545 $abc$63045$new_ys__n1168_
.sym 44547 $abc$63045$new_ys__n933_
.sym 44548 $abc$63045$new_n4889_
.sym 44549 $abc$63045$new_n4408_
.sym 44551 $abc$63045$new_ys__n11619_
.sym 44552 rvsoc.cpu0.F_insn[20]
.sym 44553 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 44554 $abc$63045$new_n4402_
.sym 44555 rvsoc.cpu0.D_op2[8]
.sym 44556 $abc$63045$new_n4162_
.sym 44557 $abc$63045$new_ys__n1272_
.sym 44559 $abc$63045$new_ys__n11619_
.sym 44560 $abc$63045$new_n4402_
.sym 44561 $abc$63045$new_ys__n1274_
.sym 44562 $abc$63045$new_ys__n1168_
.sym 44567 rvsoc.cpu0.F_insn[20]
.sym 44571 $abc$63045$new_n4889_
.sym 44572 $abc$63045$new_ys__n933_
.sym 44574 $abc$63045$new_ys__n928_inv_
.sym 44577 $abc$63045$new_n4762_
.sym 44578 $abc$63045$new_n4758_
.sym 44580 $abc$63045$new_ys__n12752_inv_
.sym 44583 $abc$63045$new_ys__n12752_inv_
.sym 44584 $abc$63045$new_n4162_
.sym 44585 $abc$63045$new_ys__n1175_
.sym 44586 $abc$63045$new_n4408_
.sym 44589 rvsoc.cpu0.D_op1[30]
.sym 44590 rvsoc.cpu0.D_op2[30]
.sym 44591 $abc$63045$new_ys__n1271_
.sym 44592 $abc$63045$new_ys__n1272_
.sym 44595 $abc$63045$new_n4895_
.sym 44596 $abc$63045$new_n4897_
.sym 44597 $abc$63045$new_n4888_
.sym 44598 $abc$63045$new_n4584_
.sym 44601 $abc$63045$new_ys__n1275_
.sym 44602 rvsoc.cpu0.D_op2[8]
.sym 44603 rvsoc.cpu0.D_op1[8]
.sym 44604 $abc$63045$new_ys__n1272_
.sym 44605 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 44606 rvsoc.clka
.sym 44608 $abc$63045$new_n4308_
.sym 44609 $abc$63045$new_ys__n1042_
.sym 44610 $abc$63045$new_n6044_
.sym 44611 $abc$63045$new_ys__n5467_
.sym 44612 $abc$63045$new_ys__n5457_inv_
.sym 44613 $abc$63045$new_ys__n12756_inv_
.sym 44614 $abc$63045$new_ys__n12772_inv_
.sym 44615 $abc$63045$new_n4499_
.sym 44616 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 44617 $abc$63045$new_n4767_
.sym 44622 $abc$63045$new_ys__n928_inv_
.sym 44623 rvsoc.cpu0.E_op1[20]
.sym 44624 rvsoc.cpu0.D_sysidx[0]
.sym 44625 $abc$63045$new_n3451_
.sym 44627 rvsoc.cpu0.E_op1[24]
.sym 44628 $abc$63045$new_n4162_
.sym 44629 rvsoc.cpu0.E_op1[26]
.sym 44631 rvsoc.data_wdata[24]
.sym 44632 rvsoc.cpu0.D_op2[1]
.sym 44634 rvsoc.cpu0.D_op1[22]
.sym 44635 rvsoc.cpu0.D_op1[16]
.sym 44639 rvsoc.cpu0.D_op1[8]
.sym 44640 rvsoc.cpu0.D_op1[20]
.sym 44641 $PACKER_GND_NET
.sym 44643 $abc$63045$new_ys__n1042_
.sym 44649 rvsoc.cpu0.D_op1[18]
.sym 44650 rvsoc.cpu0.D_op2[16]
.sym 44651 rvsoc.cpu0.D_op1[16]
.sym 44654 $abc$63045$new_n4763_
.sym 44655 $abc$63045$new_ys__n12776_
.sym 44656 $abc$63045$new_ys__n1271_
.sym 44657 $abc$63045$new_ys__n1087_
.sym 44658 $abc$63045$new_n4592_
.sym 44659 rvsoc.cpu0.D_op1[2]
.sym 44660 $abc$63045$new_n4757_
.sym 44664 $abc$63045$new_ys__n1236_inv_
.sym 44666 $abc$63045$new_ys__n12784_inv_
.sym 44667 $abc$63045$new_ys__n1272_
.sym 44668 $abc$63045$new_ys__n1275_
.sym 44669 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 44670 rvsoc.cpu0.D_op2[0]
.sym 44671 $abc$63045$new_ys__n995_
.sym 44672 $abc$63045$new_ys__n1873_inv_
.sym 44673 rvsoc.cpu0.D_op1[25]
.sym 44674 rvsoc.cpu0.D_op2[3]
.sym 44675 rvsoc.cpu0.D_op1[17]
.sym 44680 rvsoc.cpu0.D_op2[2]
.sym 44682 $abc$63045$new_n4592_
.sym 44685 $abc$63045$new_ys__n1087_
.sym 44688 $abc$63045$new_ys__n1275_
.sym 44689 $abc$63045$new_ys__n1272_
.sym 44690 rvsoc.cpu0.D_op2[16]
.sym 44691 rvsoc.cpu0.D_op1[16]
.sym 44694 $abc$63045$new_ys__n12776_
.sym 44696 rvsoc.cpu0.D_op2[3]
.sym 44697 $abc$63045$new_ys__n12784_inv_
.sym 44702 rvsoc.cpu0.D_op1[25]
.sym 44706 rvsoc.cpu0.D_op1[18]
.sym 44707 rvsoc.cpu0.D_op2[0]
.sym 44709 rvsoc.cpu0.D_op1[17]
.sym 44712 rvsoc.cpu0.D_op1[2]
.sym 44713 $abc$63045$new_ys__n1236_inv_
.sym 44714 $abc$63045$new_ys__n1275_
.sym 44715 rvsoc.cpu0.D_op2[2]
.sym 44718 $abc$63045$new_n4757_
.sym 44719 $abc$63045$new_n4763_
.sym 44720 $abc$63045$new_ys__n995_
.sym 44721 $abc$63045$new_ys__n1873_inv_
.sym 44724 $abc$63045$new_ys__n1271_
.sym 44725 $abc$63045$new_ys__n1272_
.sym 44726 rvsoc.cpu0.D_op1[2]
.sym 44727 rvsoc.cpu0.D_op2[2]
.sym 44728 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 44729 rvsoc.clka
.sym 44730 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 44731 $abc$63045$new_n4851_
.sym 44732 $abc$63045$new_n4852_
.sym 44733 $abc$63045$new_ys__n12804_inv_
.sym 44734 $abc$63045$new_ys__n12866_inv_
.sym 44735 $abc$63045$new_ys__n12864_inv_
.sym 44736 $abc$63045$new_ys__n12862_inv_
.sym 44737 $abc$63045$new_ys__n12800_inv_
.sym 44738 $abc$63045$new_ys__n12796_inv_
.sym 44739 rvsoc.data_wdata[0]
.sym 44740 rvsoc.data_wdata[2]
.sym 44744 rvsoc.data_wdata[10]
.sym 44745 rvsoc.data_wdata[2]
.sym 44746 rvsoc.cpu0.E_op1[22]
.sym 44748 $abc$63045$new_n6000_
.sym 44749 rvsoc.data_wdata[0]
.sym 44751 $abc$63045$new_ys__n12788_inv_
.sym 44753 rvsoc.cpu0.sys_count[40]
.sym 44754 $abc$63045$new_n4229_
.sym 44756 $abc$63045$new_ys__n1241_
.sym 44758 rvsoc.cpu0.E_op1[25]
.sym 44759 rvsoc.cpu0.D_op1[23]
.sym 44762 rvsoc.cpu0.D_op1[0]
.sym 44773 $abc$63045$new_ys__n12860_inv_
.sym 44774 $abc$63045$new_ys__n12812_inv_
.sym 44775 rvsoc.cpu0.D_op1[19]
.sym 44776 $abc$63045$new_ys__n12858_inv_
.sym 44777 $abc$63045$new_ys__n12778_
.sym 44778 rvsoc.cpu0.D_op1[0]
.sym 44779 $abc$63045$new_ys__n12792_inv_
.sym 44780 $abc$63045$new_ys__n12808_
.sym 44782 rvsoc.cpu0.D_op1[28]
.sym 44785 $abc$63045$new_n4257_
.sym 44788 $abc$63045$new_n4162_
.sym 44789 rvsoc.cpu0.D_op2[3]
.sym 44790 rvsoc.cpu0.D_op1[27]
.sym 44792 rvsoc.cpu0.D_op2[1]
.sym 44794 $abc$63045$new_ys__n12800_inv_
.sym 44795 rvsoc.cpu0.D_op2[0]
.sym 44798 rvsoc.cpu0.D_op2[0]
.sym 44800 rvsoc.cpu0.D_op1[20]
.sym 44802 rvsoc.cpu0.D_op2[2]
.sym 44803 rvsoc.cpu0.D_op2[0]
.sym 44805 rvsoc.cpu0.D_op2[1]
.sym 44806 rvsoc.cpu0.D_op2[0]
.sym 44807 rvsoc.cpu0.D_op1[0]
.sym 44811 rvsoc.cpu0.D_op1[19]
.sym 44813 rvsoc.cpu0.D_op1[20]
.sym 44814 rvsoc.cpu0.D_op2[0]
.sym 44817 $abc$63045$new_ys__n12812_inv_
.sym 44818 $abc$63045$new_ys__n12808_
.sym 44820 rvsoc.cpu0.D_op2[2]
.sym 44823 $abc$63045$new_ys__n12778_
.sym 44824 $abc$63045$new_n4257_
.sym 44825 rvsoc.cpu0.D_op2[3]
.sym 44826 $abc$63045$new_n4162_
.sym 44829 rvsoc.cpu0.D_op1[27]
.sym 44830 rvsoc.cpu0.D_op2[0]
.sym 44831 rvsoc.cpu0.D_op2[1]
.sym 44832 rvsoc.cpu0.D_op1[28]
.sym 44835 $abc$63045$new_ys__n12792_inv_
.sym 44836 $abc$63045$new_n4162_
.sym 44837 rvsoc.cpu0.D_op2[3]
.sym 44838 $abc$63045$new_ys__n12800_inv_
.sym 44842 rvsoc.cpu0.D_op2[2]
.sym 44844 $abc$63045$new_ys__n12808_
.sym 44847 $abc$63045$new_ys__n12860_inv_
.sym 44848 $abc$63045$new_ys__n12858_inv_
.sym 44850 rvsoc.cpu0.D_op2[1]
.sym 44857 $abc$63045$new_ys__n12832_inv_
.sym 44860 $abc$63045$new_ys__n12834_inv_
.sym 44863 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 44867 $abc$63045$new_ys__n1700_
.sym 44868 rvsoc.cpu0.E_op1[28]
.sym 44870 rvsoc.cpu0.D_op1[28]
.sym 44873 rvsoc.cpu0.D_op1[28]
.sym 44874 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 44884 $abc$63045$new_n4889_
.sym 44886 rvsoc.cpu0.D_op2[3]
.sym 44899 $abc$63045$new_n4892_
.sym 44904 $abc$63045$new_ys__n12860_inv_
.sym 44906 $abc$63045$new_ys__n12798_inv_
.sym 44908 $abc$63045$new_ys__n12862_inv_
.sym 44911 $abc$63045$new_ys__n12806_inv_
.sym 44912 rvsoc.cpu0.D_op2[3]
.sym 44916 $abc$63045$new_n4162_
.sym 44918 $abc$63045$new_n4891_
.sym 44919 rvsoc.cpu0.D_op2[1]
.sym 44920 $abc$63045$new_ys__n12830_inv_
.sym 44924 rvsoc.cpu0.D_op2[2]
.sym 44925 $abc$63045$new_ys__n12834_inv_
.sym 44928 $abc$63045$new_n4892_
.sym 44929 $abc$63045$new_n4891_
.sym 44930 rvsoc.cpu0.D_op2[2]
.sym 44931 $abc$63045$new_ys__n12834_inv_
.sym 44934 rvsoc.cpu0.D_op2[1]
.sym 44935 $abc$63045$new_ys__n12862_inv_
.sym 44937 $abc$63045$new_ys__n12860_inv_
.sym 44964 $abc$63045$new_ys__n12830_inv_
.sym 44966 rvsoc.cpu0.D_op2[2]
.sym 44967 $abc$63045$new_ys__n12834_inv_
.sym 44970 rvsoc.cpu0.D_op2[3]
.sym 44971 $abc$63045$new_ys__n12806_inv_
.sym 44972 $abc$63045$new_n4162_
.sym 44973 $abc$63045$new_ys__n12798_inv_
.sym 44993 rvsoc.gpio0.dir[3]
.sym 45000 $abc$63045$new_n4891_
.sym 45077 rvsoc.spi0.status[4]
.sym 45078 rvsoc.spi0.status[24]
.sym 45079 rvsoc.spi0.status[16]
.sym 45080 rvsoc.dram.adrs[12]
.sym 45081 rvsoc.dram.adrs[13]
.sym 45082 rvsoc.dram.adrs[6]
.sym 45083 rvsoc.spi0.status[20]
.sym 45084 rvsoc.spi0.status[6]
.sym 45092 rvsoc.uart0.div[21]
.sym 45103 $abc$63045$new_ys__n3047_inv_
.sym 45120 rvsoc.code_adrs[10]
.sym 45122 rvsoc.mem_vdata[2][11]
.sym 45123 rvsoc.mem_vdata[3][11]
.sym 45124 $PACKER_GND_NET
.sym 45125 rvsoc.mem_vdata[1][11]
.sym 45130 rvsoc.mem_vdata[2][11]
.sym 45131 rvsoc.code_adrs[28]
.sym 45132 $abc$63045$new_n5194_
.sym 45133 $abc$63045$new_n3120_
.sym 45135 rvsoc.data_adrs[28]
.sym 45136 rvsoc.code_adrs[29]
.sym 45137 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 45138 $abc$63045$new_n5193_
.sym 45142 rvsoc.data_adrs[28]
.sym 45143 $abc$63045$new_ys__n5954_
.sym 45145 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 45146 $abc$63045$new_n2912_
.sym 45147 rvsoc.data_adrs[29]
.sym 45148 rvsoc.data_adrs[10]
.sym 45150 rvsoc.mem_vdata[0][11]
.sym 45152 rvsoc.mem_vdata[1][11]
.sym 45153 rvsoc.code_adrs[29]
.sym 45154 rvsoc.mem_vdata[2][11]
.sym 45155 rvsoc.code_adrs[28]
.sym 45158 rvsoc.code_adrs[29]
.sym 45159 rvsoc.mem_vdata[0][11]
.sym 45160 rvsoc.code_adrs[28]
.sym 45161 rvsoc.mem_vdata[3][11]
.sym 45165 $abc$63045$new_n5193_
.sym 45166 $abc$63045$new_n5194_
.sym 45167 $abc$63045$new_n3120_
.sym 45170 rvsoc.mem_vdata[2][11]
.sym 45171 rvsoc.data_adrs[28]
.sym 45172 rvsoc.data_adrs[29]
.sym 45173 rvsoc.mem_vdata[0][11]
.sym 45179 $PACKER_GND_NET
.sym 45182 rvsoc.data_adrs[28]
.sym 45183 rvsoc.mem_vdata[3][11]
.sym 45184 rvsoc.data_adrs[29]
.sym 45185 rvsoc.mem_vdata[1][11]
.sym 45188 rvsoc.data_adrs[10]
.sym 45189 rvsoc.code_adrs[10]
.sym 45191 $abc$63045$new_ys__n5954_
.sym 45196 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 45197 $abc$63045$new_n2912_
.sym 45198 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 45199 rvsoc.clkn
.sym 45205 rvsoc.mem_vdata[3][24]
.sym 45206 $abc$63045$new_n5260_
.sym 45207 $abc$63045$new_n3627_
.sym 45210 rvsoc.mem_vdata[3][21]
.sym 45217 rvsoc.mem_vdata[1][2]
.sym 45218 rvsoc.mem_vdata[1][0]
.sym 45219 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 45220 rvsoc.gpio0.dir[7]
.sym 45221 rvsoc.spi0.rxbfr[4]
.sym 45222 rvsoc.spi0.status[6]
.sym 45224 rvsoc.mem_vdata[1][3]
.sym 45225 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 45226 rvsoc.spi0.tx_prevclk
.sym 45227 $PACKER_GND_NET
.sym 45230 rvsoc.uart0.status[0]
.sym 45235 $abc$63045$new_n4086_
.sym 45243 rvsoc.data_adrs[10]
.sym 45245 rvsoc.mem_vdata[0][11]
.sym 45246 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 45247 rvsoc.code_adrs[28]
.sym 45248 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 45253 rvsoc.mem_vdata[1][21]
.sym 45254 rvsoc.code_adrs[28]
.sym 45255 rvsoc.spi0.status[27]
.sym 45257 $abc$63045$new_n5191_
.sym 45259 rvsoc.mem_vdata[4][12]
.sym 45260 $abc$63045$new_ys__n11772_
.sym 45261 $abc$63045$new_ys__n11772_
.sym 45262 $abc$63045$new_n5083_
.sym 45264 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 45265 $PACKER_GND_NET
.sym 45266 $abc$63045$new_ys__n3046_inv_
.sym 45267 rvsoc.mem_vdata[1][24]
.sym 45268 rvsoc.code_adrs[14]
.sym 45282 $abc$63045$new_n4052_
.sym 45283 $abc$63045$new_n4087_
.sym 45285 $abc$63045$new_n3120_
.sym 45286 rvsoc.mem_vdata[0][12]
.sym 45288 rvsoc.data_adrs[29]
.sym 45289 rvsoc.mem_vdata[3][12]
.sym 45290 $abc$63045$new_n4088_
.sym 45291 $abc$63045$new_n4089_
.sym 45292 $abc$63045$new_n4051_
.sym 45293 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 45294 $PACKER_GND_NET
.sym 45295 rvsoc.data_adrs[28]
.sym 45297 $abc$63045$new_n5261_
.sym 45299 $abc$63045$new_n5260_
.sym 45303 rvsoc.mem_vdata[3][21]
.sym 45306 rvsoc.mem_vdata[1][21]
.sym 45307 rvsoc.code_adrs[29]
.sym 45308 rvsoc.code_adrs[28]
.sym 45309 rvsoc.mem_vdata[1][21]
.sym 45310 $abc$63045$new_n4053_
.sym 45311 rvsoc.mem_vdata[3][21]
.sym 45312 rvsoc.code_adrs[29]
.sym 45313 rvsoc.code_adrs[30]
.sym 45315 $abc$63045$new_n4052_
.sym 45316 $abc$63045$new_n4053_
.sym 45317 rvsoc.code_adrs[30]
.sym 45318 $abc$63045$new_n4051_
.sym 45321 $abc$63045$new_n4088_
.sym 45322 $abc$63045$new_n4089_
.sym 45323 $abc$63045$new_n4087_
.sym 45324 rvsoc.code_adrs[30]
.sym 45328 $PACKER_GND_NET
.sym 45333 rvsoc.code_adrs[29]
.sym 45334 rvsoc.mem_vdata[1][21]
.sym 45335 rvsoc.code_adrs[28]
.sym 45336 rvsoc.mem_vdata[3][21]
.sym 45339 rvsoc.code_adrs[29]
.sym 45340 rvsoc.mem_vdata[3][12]
.sym 45341 rvsoc.mem_vdata[0][12]
.sym 45342 rvsoc.code_adrs[28]
.sym 45347 $PACKER_GND_NET
.sym 45351 $abc$63045$new_n5261_
.sym 45352 $abc$63045$new_n3120_
.sym 45354 $abc$63045$new_n5260_
.sym 45357 rvsoc.mem_vdata[3][21]
.sym 45358 rvsoc.data_adrs[28]
.sym 45359 rvsoc.mem_vdata[1][21]
.sym 45360 rvsoc.data_adrs[29]
.sym 45361 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 45362 rvsoc.clkn
.sym 45364 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 45365 $abc$63045$new_n3645_
.sym 45366 $abc$63045$new_n5079_
.sym 45367 rvsoc.mem_vdata[5][27]
.sym 45368 rvsoc.mem_vdata[5][24]
.sym 45369 $abc$63045$new_n5191_
.sym 45370 rvsoc.mem_vdata[5][11]
.sym 45371 $abc$63045$new_n5081_
.sym 45373 rvsoc.mem_vdata[1][13]
.sym 45375 rvsoc.data_wdata[7]
.sym 45376 rvsoc.mem_vdata[2][23]
.sym 45377 rvsoc.data_wdata[7]
.sym 45378 rvsoc.spi0.status[14]
.sym 45380 rvsoc.spi0.tx_prevclk
.sym 45381 $abc$63045$new_n3120_
.sym 45383 rvsoc.mem_vdata[3][24]
.sym 45385 rvsoc.mem_vdata[2][23]
.sym 45386 rvsoc.gpio0.data[7]
.sym 45387 $abc$63045$new_n3120_
.sym 45388 rvsoc.code_adrs[29]
.sym 45389 rvsoc.mem_vdata[15][21]
.sym 45390 rvsoc.code_adrs[28]
.sym 45391 rvsoc.cpu0.E_funct3[1]
.sym 45392 rvsoc.mem_vdata[2][21]
.sym 45393 rvsoc.code_adrs[29]
.sym 45394 $abc$63045$new_ys__n11298_
.sym 45396 $abc$63045$new_n5203_
.sym 45397 $abc$63045$new_n5055_
.sym 45398 rvsoc.code_adrs[29]
.sym 45399 rvsoc.uart0.status[0]
.sym 45405 rvsoc.mem_vdata[15][21]
.sym 45406 rvsoc.code_adrs[29]
.sym 45407 $abc$63045$new_n3627_
.sym 45408 $abc$63045$new_n3628_
.sym 45409 rvsoc.mem_vdata[5][21]
.sym 45411 $abc$63045$new_n5259_
.sym 45412 $abc$63045$new_ys__n11298_
.sym 45413 rvsoc.mem_vdata[15][21]
.sym 45414 rvsoc.code_adrs[28]
.sym 45416 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 45417 $abc$63045$new_ys__n11766_
.sym 45418 $abc$63045$new_ys__n2165_inv_
.sym 45419 rvsoc.mem_vdata[4][21]
.sym 45420 rvsoc.mem_vdata[4][11]
.sym 45422 rvsoc.code_adrs[30]
.sym 45423 $abc$63045$new_n5191_
.sym 45424 rvsoc.uart0.div[21]
.sym 45425 $abc$63045$new_n3626_
.sym 45426 $abc$63045$new_ys__n11772_
.sym 45427 rvsoc.mem_vdata[4][21]
.sym 45428 $abc$63045$new_n5258_
.sym 45430 rvsoc.code_adrs[31]
.sym 45431 $abc$63045$new_ys__n4261_
.sym 45432 $abc$63045$new_n3625_
.sym 45434 $abc$63045$new_n5192_
.sym 45435 rvsoc.mem_vdata[5][11]
.sym 45436 $abc$63045$new_n3222_
.sym 45438 $abc$63045$new_n3625_
.sym 45439 $abc$63045$new_ys__n4261_
.sym 45440 rvsoc.code_adrs[31]
.sym 45441 rvsoc.mem_vdata[15][21]
.sym 45444 rvsoc.code_adrs[29]
.sym 45445 rvsoc.code_adrs[28]
.sym 45446 rvsoc.mem_vdata[5][11]
.sym 45447 rvsoc.mem_vdata[4][11]
.sym 45450 $abc$63045$new_n5191_
.sym 45451 rvsoc.mem_vdata[5][11]
.sym 45452 $abc$63045$new_n5192_
.sym 45453 $abc$63045$new_ys__n11766_
.sym 45456 $abc$63045$new_n3628_
.sym 45457 $abc$63045$new_n3627_
.sym 45458 rvsoc.code_adrs[30]
.sym 45459 $abc$63045$new_n3626_
.sym 45462 rvsoc.code_adrs[28]
.sym 45463 rvsoc.code_adrs[29]
.sym 45464 rvsoc.mem_vdata[5][21]
.sym 45465 rvsoc.mem_vdata[4][21]
.sym 45468 $abc$63045$new_n5258_
.sym 45469 rvsoc.mem_vdata[5][21]
.sym 45470 $abc$63045$new_ys__n11766_
.sym 45471 $abc$63045$new_n5259_
.sym 45474 $abc$63045$new_ys__n2165_inv_
.sym 45475 rvsoc.uart0.div[21]
.sym 45476 $abc$63045$new_n3222_
.sym 45480 $abc$63045$new_ys__n11298_
.sym 45481 rvsoc.mem_vdata[15][21]
.sym 45482 $abc$63045$new_ys__n11772_
.sym 45483 rvsoc.mem_vdata[4][21]
.sym 45484 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 45485 rvsoc.clkn
.sym 45487 $abc$63045$new_n5204_
.sym 45488 $abc$63045$new_n5303_
.sym 45489 $abc$63045$new_n5203_
.sym 45490 $abc$63045$new_n5056_
.sym 45491 $abc$63045$new_n5068_
.sym 45492 $abc$63045$new_n5210_
.sym 45493 $abc$63045$new_n5140_
.sym 45494 $abc$63045$new_ys__n7753_
.sym 45496 rvsoc.spi0.status[29]
.sym 45498 $abc$63045$new_ys__n3047_inv_
.sym 45499 rvsoc.spi0.status[11]
.sym 45500 $abc$63045$new_ys__n7767_
.sym 45501 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 45502 rvsoc.data_adrs[29]
.sym 45503 rvsoc.mem_vdata[1][19]
.sym 45504 rvsoc.mem_vdata[2][13]
.sym 45505 $abc$63045$new_ys__n11766_
.sym 45506 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 45507 rvsoc.mem_vdata[1][17]
.sym 45508 rvsoc.data_adrs[28]
.sym 45509 $abc$63045$new_ys__n5954_
.sym 45512 $abc$63045$new_ys__n7740_
.sym 45513 $abc$63045$new_n4086_
.sym 45516 rvsoc.code_adrs[31]
.sym 45517 $abc$63045$new_ys__n4261_
.sym 45521 rvsoc.cpu0.F_actv_pc[7]
.sym 45522 $abc$63045$new_n5061_
.sym 45528 $abc$63045$new_ys__n2165_inv_
.sym 45530 $abc$63045$new_ys__n11772_
.sym 45531 $abc$63045$new_ys__n9516_
.sym 45532 $abc$63045$new_ys__n7737_
.sym 45533 $abc$63045$new_ys__n11766_
.sym 45534 $abc$63045$new_ys__n7766_
.sym 45535 $abc$63045$new_n5057_
.sym 45536 rvsoc.mem_vdata[4][12]
.sym 45537 rvsoc.mem_vdata[4][12]
.sym 45538 $abc$63045$new_n5083_
.sym 45539 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 45541 $abc$63045$new_n5224_
.sym 45542 $abc$63045$new_n5059_
.sym 45544 $abc$63045$new_n5085_
.sym 45545 $abc$63045$new_ys__n11298_
.sym 45546 $abc$63045$new_n5061_
.sym 45547 rvsoc.mem_vdata[5][12]
.sym 45548 $abc$63045$new_n5223_
.sym 45549 rvsoc.mem_vdata[15][12]
.sym 45550 rvsoc.code_adrs[28]
.sym 45551 rvsoc.uart0.div[12]
.sym 45552 $abc$63045$new_ys__n7752_
.sym 45553 rvsoc.code_adrs[29]
.sym 45554 $abc$63045$new_n3204_
.sym 45555 $abc$63045$new_ys__n7741_
.sym 45557 $abc$63045$new_n5071_
.sym 45562 $abc$63045$new_n3204_
.sym 45563 $abc$63045$new_ys__n2165_inv_
.sym 45564 rvsoc.uart0.div[12]
.sym 45568 $abc$63045$new_ys__n7737_
.sym 45569 $abc$63045$new_n5083_
.sym 45570 $abc$63045$new_n5085_
.sym 45573 $abc$63045$new_n5061_
.sym 45574 $abc$63045$new_n5059_
.sym 45575 $abc$63045$new_ys__n7766_
.sym 45576 $abc$63045$new_n5057_
.sym 45579 $abc$63045$new_ys__n11766_
.sym 45580 $abc$63045$new_n5223_
.sym 45581 rvsoc.mem_vdata[5][12]
.sym 45582 $abc$63045$new_n5224_
.sym 45585 rvsoc.mem_vdata[4][12]
.sym 45586 rvsoc.mem_vdata[15][12]
.sym 45587 $abc$63045$new_ys__n11772_
.sym 45588 $abc$63045$new_ys__n11298_
.sym 45591 rvsoc.mem_vdata[4][12]
.sym 45592 rvsoc.code_adrs[28]
.sym 45593 rvsoc.mem_vdata[5][12]
.sym 45594 rvsoc.code_adrs[29]
.sym 45597 $abc$63045$new_n5085_
.sym 45599 $abc$63045$new_ys__n7741_
.sym 45600 $abc$63045$new_n5083_
.sym 45603 $abc$63045$new_ys__n7752_
.sym 45604 $abc$63045$new_n5071_
.sym 45605 $abc$63045$new_ys__n9516_
.sym 45606 $abc$63045$new_n5085_
.sym 45607 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 45608 rvsoc.clkn
.sym 45610 $abc$63045$new_n5477_
.sym 45611 $abc$63045$new_n5108_
.sym 45612 $abc$63045$new_n5178_
.sym 45613 $abc$63045$new_n5434_
.sym 45614 $abc$63045$new_n5055_
.sym 45615 rvsoc.uart0.status[16]
.sym 45616 $abc$63045$new_n5172_
.sym 45617 $abc$63045$new_n5114_
.sym 45619 rvsoc.mem_vdata[1][29]
.sym 45621 rvsoc.data_wdata[16]
.sym 45622 $abc$63045$new_ys__n2165_inv_
.sym 45623 rvsoc.mem_vdata[15][20]
.sym 45624 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 45625 rvsoc.mem_rcode[3]
.sym 45626 rvsoc.mem_vdata[4][11]
.sym 45627 rvsoc.mem_vdata[1][27]
.sym 45628 rvsoc.data_wdata[7]
.sym 45629 $abc$63045$new_ys__n11766_
.sym 45630 rvsoc.mem_vdata[3][27]
.sym 45631 rvsoc.mem_rcode[6]
.sym 45632 rvsoc.uart0.div[10]
.sym 45633 rvsoc.mem_vdata[0][25]
.sym 45634 rvsoc.cpu0.E_funct3[2]
.sym 45635 $abc$63045$new_n5227_
.sym 45636 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 45637 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 45638 $abc$63045$new_ys__n7752_
.sym 45639 $abc$63045$new_ys__n2556_inv_
.sym 45640 $abc$63045$new_ys__n7764_
.sym 45642 $abc$63045$new_n5140_
.sym 45643 rvsoc.data_wst[2]
.sym 45644 $abc$63045$new_ys__n527_
.sym 45645 $abc$63045$new_n5309_
.sym 45652 rvsoc.data_adrs[1]
.sym 45655 $abc$63045$new_n5062_
.sym 45658 $abc$63045$new_n5060_
.sym 45660 rvsoc.data_adrs[1]
.sym 45661 rvsoc.cpu0.E_funct3[1]
.sym 45662 $abc$63045$new_n5061_
.sym 45664 $abc$63045$new_n5435_
.sym 45665 $abc$63045$new_n5059_
.sym 45666 $abc$63045$new_ys__n7753_
.sym 45668 $abc$63045$new_ys__n7767_
.sym 45669 $abc$63045$new_n5058_
.sym 45670 rvsoc.mem_vdata[15][11]
.sym 45671 $abc$63045$new_ys__n2143_inv_
.sym 45673 $abc$63045$new_n4086_
.sym 45674 $abc$63045$new_n5057_
.sym 45676 rvsoc.code_adrs[31]
.sym 45677 $abc$63045$new_ys__n4261_
.sym 45678 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 45679 $abc$63045$new_n5070_
.sym 45682 $abc$63045$new_n5057_
.sym 45684 $abc$63045$new_ys__n2143_inv_
.sym 45685 rvsoc.data_adrs[1]
.sym 45686 $abc$63045$new_n5062_
.sym 45687 $abc$63045$new_n5060_
.sym 45690 $abc$63045$new_ys__n7767_
.sym 45691 $abc$63045$new_n5061_
.sym 45692 $abc$63045$new_n5059_
.sym 45693 $abc$63045$new_n5057_
.sym 45696 $abc$63045$new_ys__n2143_inv_
.sym 45697 $abc$63045$new_n5070_
.sym 45698 rvsoc.data_adrs[1]
.sym 45702 rvsoc.data_adrs[1]
.sym 45703 $abc$63045$new_ys__n2143_inv_
.sym 45705 $abc$63045$new_n5062_
.sym 45708 $abc$63045$new_ys__n7753_
.sym 45709 $abc$63045$new_n5057_
.sym 45710 $abc$63045$new_n5435_
.sym 45714 $abc$63045$new_ys__n4261_
.sym 45715 $abc$63045$new_n4086_
.sym 45716 rvsoc.mem_vdata[15][11]
.sym 45717 rvsoc.code_adrs[31]
.sym 45721 rvsoc.data_adrs[1]
.sym 45722 $abc$63045$new_ys__n2143_inv_
.sym 45723 $abc$63045$new_n5060_
.sym 45726 rvsoc.cpu0.E_funct3[1]
.sym 45727 $abc$63045$new_n5058_
.sym 45729 $abc$63045$new_ys__n2143_inv_
.sym 45730 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 45731 rvsoc.clka
.sym 45733 $abc$63045$new_n5509_
.sym 45734 $abc$63045$new_n5466_
.sym 45735 $abc$63045$new_n5580_
.sym 45736 $abc$63045$new_n5446_
.sym 45737 $abc$63045$new_n5530_
.sym 45738 $abc$63045$new_n5107_
.sym 45739 $abc$63045$new_n5320_
.sym 45740 $abc$63045$new_n5560_
.sym 45742 rvsoc.uart0.status[16]
.sym 45744 rvsoc.code_adrs[10]
.sym 45745 $abc$63045$new_ys__n3055_inv_
.sym 45747 rvsoc.mem_vdata[4][9]
.sym 45748 $abc$63045$new_n5122_
.sym 45750 $abc$63045$new_n5113_
.sym 45751 rvsoc.data_wdata[30]
.sym 45752 $abc$63045$new_n5477_
.sym 45753 rvsoc.data_adrs[1]
.sym 45754 $abc$63045$new_ys__n7743_
.sym 45756 $abc$63045$new_ys__n3685_inv_
.sym 45757 $abc$63045$new_ys__n7757_
.sym 45759 $abc$63045$new_ys__n3046_inv_
.sym 45760 $abc$63045$new_n5083_
.sym 45761 rvsoc.cpu0.D_insn_typ[5]
.sym 45762 $PACKER_GND_NET
.sym 45763 $abc$63045$new_n5270_
.sym 45764 rvsoc.code_adrs[14]
.sym 45765 $PACKER_GND_NET
.sym 45766 $abc$63045$new_n5509_
.sym 45767 $abc$63045$new_n5092_
.sym 45775 $abc$63045$new_n5271_
.sym 45776 $abc$63045$new_ys__n3682_inv_
.sym 45778 $abc$63045$new_n5288_
.sym 45781 $abc$63045$new_n5057_
.sym 45782 $abc$63045$new_ys__n7740_
.sym 45783 $abc$63045$new_n5195_
.sym 45784 $abc$63045$new_n5178_
.sym 45785 $abc$63045$new_n5189_
.sym 45786 $abc$63045$new_ys__n2143_inv_
.sym 45788 $abc$63045$new_n5172_
.sym 45789 $abc$63045$new_n5083_
.sym 45790 $abc$63045$new_n5085_
.sym 45793 $abc$63045$new_n5277_
.sym 45794 rvsoc.cpu0.E_funct3[2]
.sym 45797 $abc$63045$new_n5060_
.sym 45798 $abc$63045$new_ys__n7738_
.sym 45800 $abc$63045$new_ys__n7743_
.sym 45801 $abc$63045$new_ys__n7758_
.sym 45802 $abc$63045$new_ys__n7756_
.sym 45803 $abc$63045$new_n5294_
.sym 45807 $abc$63045$new_n5083_
.sym 45809 $abc$63045$new_ys__n7758_
.sym 45810 $abc$63045$new_n5057_
.sym 45813 $abc$63045$new_n5057_
.sym 45815 $abc$63045$new_ys__n7756_
.sym 45816 $abc$63045$new_n5083_
.sym 45819 $abc$63045$new_n5085_
.sym 45820 $abc$63045$new_ys__n7738_
.sym 45821 $abc$63045$new_n5083_
.sym 45826 $abc$63045$new_n5083_
.sym 45827 $abc$63045$new_ys__n7740_
.sym 45828 $abc$63045$new_n5085_
.sym 45831 $abc$63045$new_n5085_
.sym 45832 $abc$63045$new_ys__n7743_
.sym 45833 $abc$63045$new_n5083_
.sym 45837 $abc$63045$new_n5060_
.sym 45838 $abc$63045$new_ys__n3682_inv_
.sym 45839 $abc$63045$new_ys__n2143_inv_
.sym 45840 rvsoc.cpu0.E_funct3[2]
.sym 45843 $abc$63045$new_n5189_
.sym 45844 $abc$63045$new_n5172_
.sym 45845 $abc$63045$new_n5195_
.sym 45846 $abc$63045$new_n5178_
.sym 45849 $abc$63045$new_n5271_
.sym 45850 $abc$63045$new_n5288_
.sym 45851 $abc$63045$new_n5277_
.sym 45852 $abc$63045$new_n5294_
.sym 45856 $abc$63045$new_n5227_
.sym 45857 $abc$63045$new_ys__n11270_
.sym 45858 $abc$63045$new_n5302_
.sym 45859 $abc$63045$new_n5092_
.sym 45860 $abc$63045$new_ys__n11273_
.sym 45861 $abc$63045$new_n5294_
.sym 45862 rvsoc.mem_vdata[5][17]
.sym 45863 $abc$63045$new_n5131_
.sym 45864 rvsoc.cpu0.D_actv_pc[8]
.sym 45865 $abc$63045$new_ys__n4261_
.sym 45866 $abc$63045$new_ys__n4261_
.sym 45867 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 45868 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[30]
.sym 45869 rvsoc.dram.adrs[4]
.sym 45870 $abc$63045$new_ys__n3682_inv_
.sym 45871 rvsoc.code_adrs[30]
.sym 45872 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[31]
.sym 45873 $abc$63045$new_n5057_
.sym 45874 $abc$63045$new_ys__n3054_
.sym 45875 rvsoc.mem_vdata[15][30]
.sym 45876 rvsoc.code_adrs[14]
.sym 45877 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 45878 rvsoc.mem_vdata[5][30]
.sym 45879 rvsoc.cpu0.E_mul_lolo[9]
.sym 45880 rvsoc.cpu0.E_funct3[0]
.sym 45881 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[0]
.sym 45882 rvsoc.cpu0.mul_val[17]
.sym 45883 rvsoc.uart0.status[0]
.sym 45884 $abc$63045$new_n5203_
.sym 45885 rvsoc.mem_vdata[5][17]
.sym 45886 rvsoc.cpu0.mul_val[19]
.sym 45887 rvsoc.cpu0.E_mul_lolo[16]
.sym 45888 rvsoc.mem_vdata[2][21]
.sym 45889 rvsoc.data_adrs[0]
.sym 45890 rvsoc.cpu0.E_funct3[1]
.sym 45891 $abc$63045$new_ys__n11270_
.sym 45898 $abc$63045$new_n5466_
.sym 45900 $abc$63045$new_n5446_
.sym 45901 $abc$63045$new_n5334_
.sym 45902 $abc$63045$new_n5435_
.sym 45904 $abc$63045$new_n5093_
.sym 45906 rvsoc.cpu0.E_mul_lolo[3]
.sym 45907 $abc$63045$new_n5580_
.sym 45909 $abc$63045$new_ys__n2143_inv_
.sym 45910 $abc$63045$new_n5510_
.sym 45911 $abc$63045$new_n5157_
.sym 45912 rvsoc.cpu0.mul_val[19]
.sym 45914 $abc$63045$new_n5140_
.sym 45915 rvsoc.cpu0.E_funct3[2]
.sym 45916 $abc$63045$new_n5084_
.sym 45917 $abc$63045$new_n5447_
.sym 45919 $abc$63045$new_n5146_
.sym 45920 $abc$63045$new_n5083_
.sym 45921 rvsoc.cpu0.mul_val[30]
.sym 45922 $abc$63045$new_n5163_
.sym 45923 $abc$63045$new_n5058_
.sym 45924 $abc$63045$new_ys__n3685_inv_
.sym 45926 $abc$63045$new_ys__n2852_
.sym 45927 $abc$63045$new_n5335_
.sym 45928 $abc$63045$new_n5083_
.sym 45930 $abc$63045$new_n5083_
.sym 45931 $abc$63045$new_n5580_
.sym 45932 $abc$63045$new_n5510_
.sym 45933 rvsoc.cpu0.mul_val[30]
.sym 45936 $abc$63045$new_n5093_
.sym 45937 rvsoc.cpu0.E_mul_lolo[3]
.sym 45939 $abc$63045$new_n5083_
.sym 45942 $abc$63045$new_n5447_
.sym 45944 $abc$63045$new_n5334_
.sym 45945 $abc$63045$new_n5446_
.sym 45948 $abc$63045$new_n5083_
.sym 45949 rvsoc.cpu0.mul_val[19]
.sym 45950 $abc$63045$new_n5466_
.sym 45951 $abc$63045$new_n5334_
.sym 45954 $abc$63045$new_n5163_
.sym 45955 $abc$63045$new_n5157_
.sym 45956 $abc$63045$new_n5146_
.sym 45957 $abc$63045$new_n5140_
.sym 45960 $abc$63045$new_n5435_
.sym 45961 $abc$63045$new_ys__n3685_inv_
.sym 45962 $abc$63045$new_n5335_
.sym 45963 rvsoc.cpu0.E_funct3[2]
.sym 45967 $abc$63045$new_ys__n2143_inv_
.sym 45968 $abc$63045$new_ys__n2852_
.sym 45969 $abc$63045$new_n5058_
.sym 45972 $abc$63045$new_ys__n2143_inv_
.sym 45973 $abc$63045$new_ys__n2852_
.sym 45974 $abc$63045$new_n5084_
.sym 45979 rvsoc.cpu0.E_add12[14]
.sym 45980 $abc$63045$new_n5163_
.sym 45981 rvsoc.cpu0.mul_val[0]
.sym 45982 rvsoc.cpu0.E_mul_lolo[2]
.sym 45983 $abc$63045$new_n5447_
.sym 45984 $abc$63045$new_n5326_
.sym 45985 rvsoc.cpu0.E_mul_lolo[12]
.sym 45986 $abc$63045$new_ys__n11268_
.sym 45988 rvsoc.eram.adrs[0]
.sym 45989 rvsoc.eram.adrs[0]
.sym 45990 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 45991 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 45992 rvsoc.cpu0.E_mul_lolo[3]
.sym 45993 rvsoc.mem_vdata[15][11]
.sym 45994 rvsoc.cpu0.D_insn_typ[7]
.sym 45995 rvsoc.cpu0.E_funct3[1]
.sym 45996 rvsoc.mem_vdata[15][12]
.sym 45997 rvsoc.cpu0.E_mul_lolo[6]
.sym 45998 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 45999 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 46000 rvsoc.cpu0.D_insn_typ[13]
.sym 46001 $abc$63045$new_ys__n3051_inv_
.sym 46002 rvsoc.cpu0.D_insn_typ[10]
.sym 46003 $abc$63045$new_n5302_
.sym 46004 rvsoc.data_adrs[10]
.sym 46005 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 46006 rvsoc.cpu0.F_actv_pc[7]
.sym 46007 rvsoc.cpu0.mul_val[30]
.sym 46008 rvsoc.cpu0.mul_val[27]
.sym 46009 rvsoc.data_adrs[3]
.sym 46010 $abc$63045$new_n5510_
.sym 46011 rvsoc.cpu0.umul_lolo[2]
.sym 46012 $abc$63045$new_ys__n2852_
.sym 46013 rvsoc.cpu0.D_op1[3]
.sym 46014 rvsoc.cpu0.mul_val[25]
.sym 46020 $abc$63045$new_n5570_
.sym 46021 $abc$63045$new_ys__n2143_inv_
.sym 46022 rvsoc.cpu0.F_actv_pc[7]
.sym 46024 rvsoc.cpu0.mul_val[27]
.sym 46025 $abc$63045$new_n5510_
.sym 46027 $abc$63045$new_n5083_
.sym 46028 $abc$63045$new_n5477_
.sym 46029 rvsoc.cpu0.mul_val[20]
.sym 46030 $abc$63045$new_n5550_
.sym 46031 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 46032 rvsoc.cpu0.E_mul_lhhl[0]
.sym 46033 rvsoc.cpu0.D_op3[0]
.sym 46035 $abc$63045$new_n5083_
.sym 46038 $abc$63045$new_n5084_
.sym 46039 rvsoc.cpu0.mul_val[24]
.sym 46040 rvsoc.cpu0.E_funct3[0]
.sym 46042 rvsoc.cpu0.D_op1[0]
.sym 46046 rvsoc.cpu0.mul_val[29]
.sym 46047 rvsoc.cpu0.E_mul_lolo[16]
.sym 46048 $abc$63045$new_n5334_
.sym 46050 rvsoc.cpu0.E_funct3[1]
.sym 46051 $abc$63045$new_n5093_
.sym 46053 $abc$63045$new_n5093_
.sym 46054 $abc$63045$new_n5083_
.sym 46056 rvsoc.cpu0.mul_val[24]
.sym 46060 rvsoc.cpu0.F_actv_pc[7]
.sym 46065 $abc$63045$new_n5570_
.sym 46066 rvsoc.cpu0.mul_val[29]
.sym 46067 $abc$63045$new_n5083_
.sym 46068 $abc$63045$new_n5510_
.sym 46071 $abc$63045$new_n5477_
.sym 46072 $abc$63045$new_n5083_
.sym 46073 $abc$63045$new_n5334_
.sym 46074 rvsoc.cpu0.mul_val[20]
.sym 46077 rvsoc.cpu0.E_mul_lolo[16]
.sym 46078 $abc$63045$new_n5083_
.sym 46079 $abc$63045$new_n5093_
.sym 46080 rvsoc.cpu0.E_mul_lhhl[0]
.sym 46083 $abc$63045$new_n5550_
.sym 46084 rvsoc.cpu0.mul_val[27]
.sym 46085 $abc$63045$new_n5510_
.sym 46086 $abc$63045$new_n5083_
.sym 46089 rvsoc.cpu0.D_op3[0]
.sym 46091 rvsoc.cpu0.D_op1[0]
.sym 46095 rvsoc.cpu0.E_funct3[1]
.sym 46096 rvsoc.cpu0.E_funct3[0]
.sym 46097 $abc$63045$new_ys__n2143_inv_
.sym 46098 $abc$63045$new_n5084_
.sym 46099 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 46100 rvsoc.clka
.sym 46102 rvsoc.data_adrs[14]
.sym 46103 rvsoc.data_adrs[3]
.sym 46104 rvsoc.data_adrs[15]
.sym 46105 $abc$63045$new_ys__n6999_inv_
.sym 46106 rvsoc.data_adrs[0]
.sym 46107 rvsoc.data_adrs[2]
.sym 46108 rvsoc.data_adrs[1]
.sym 46109 rvsoc.data_adrs[8]
.sym 46112 rvsoc.cpu0.E_op2[5]
.sym 46113 rvsoc.uart0.div[21]
.sym 46114 rvsoc.eram.adrs[2]
.sym 46116 rvsoc.eram.adrs[10]
.sym 46117 rvsoc.eram.adrs[9]
.sym 46118 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[13]
.sym 46120 rvsoc.cpu0.E_mul_lolo[11]
.sym 46121 rvsoc.eram.adrs[3]
.sym 46122 rvsoc.data_wdata[2]
.sym 46123 rvsoc.eram.adrs[8]
.sym 46125 rvsoc.eram.adrs[3]
.sym 46126 rvsoc.cpu0.D_insn[20]
.sym 46127 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 46128 rvsoc.data_adrs[17]
.sym 46129 rvsoc.data_adrs[2]
.sym 46132 $abc$63045$new_ys__n2404_inv_
.sym 46133 rvsoc.cpu0.D_funct3[2]
.sym 46135 rvsoc.cpu0.D_op1[11]
.sym 46136 $abc$63045$new_ys__n527_
.sym 46137 $abc$63045$new_n5093_
.sym 46143 rvsoc.cpu0.D_op1[2]
.sym 46145 rvsoc.cpu0.D_op3[6]
.sym 46147 rvsoc.cpu0.D_op3[7]
.sym 46149 rvsoc.cpu0.D_op3[3]
.sym 46151 rvsoc.cpu0.D_op1[5]
.sym 46155 rvsoc.cpu0.D_op1[6]
.sym 46160 rvsoc.cpu0.D_op3[4]
.sym 46162 rvsoc.cpu0.D_op1[0]
.sym 46163 rvsoc.cpu0.D_op1[4]
.sym 46164 rvsoc.cpu0.D_op3[2]
.sym 46165 rvsoc.cpu0.D_op1[1]
.sym 46166 rvsoc.cpu0.D_op3[1]
.sym 46169 rvsoc.cpu0.D_op1[7]
.sym 46170 rvsoc.cpu0.D_op3[5]
.sym 46172 rvsoc.cpu0.D_op3[0]
.sym 46173 rvsoc.cpu0.D_op1[3]
.sym 46175 $auto$alumacc.cc:474:replace_alu$3203.C[1]
.sym 46177 rvsoc.cpu0.D_op1[0]
.sym 46178 rvsoc.cpu0.D_op3[0]
.sym 46181 $auto$alumacc.cc:474:replace_alu$3203.C[2]
.sym 46183 rvsoc.cpu0.D_op1[1]
.sym 46184 rvsoc.cpu0.D_op3[1]
.sym 46185 $auto$alumacc.cc:474:replace_alu$3203.C[1]
.sym 46187 $auto$alumacc.cc:474:replace_alu$3203.C[3]
.sym 46189 rvsoc.cpu0.D_op3[2]
.sym 46190 rvsoc.cpu0.D_op1[2]
.sym 46191 $auto$alumacc.cc:474:replace_alu$3203.C[2]
.sym 46193 $auto$alumacc.cc:474:replace_alu$3203.C[4]
.sym 46195 rvsoc.cpu0.D_op3[3]
.sym 46196 rvsoc.cpu0.D_op1[3]
.sym 46197 $auto$alumacc.cc:474:replace_alu$3203.C[3]
.sym 46199 $auto$alumacc.cc:474:replace_alu$3203.C[5]
.sym 46201 rvsoc.cpu0.D_op3[4]
.sym 46202 rvsoc.cpu0.D_op1[4]
.sym 46203 $auto$alumacc.cc:474:replace_alu$3203.C[4]
.sym 46205 $auto$alumacc.cc:474:replace_alu$3203.C[6]
.sym 46207 rvsoc.cpu0.D_op3[5]
.sym 46208 rvsoc.cpu0.D_op1[5]
.sym 46209 $auto$alumacc.cc:474:replace_alu$3203.C[5]
.sym 46211 $auto$alumacc.cc:474:replace_alu$3203.C[7]
.sym 46213 rvsoc.cpu0.D_op1[6]
.sym 46214 rvsoc.cpu0.D_op3[6]
.sym 46215 $auto$alumacc.cc:474:replace_alu$3203.C[6]
.sym 46217 $auto$alumacc.cc:474:replace_alu$3203.C[8]
.sym 46219 rvsoc.cpu0.D_op3[7]
.sym 46220 rvsoc.cpu0.D_op1[7]
.sym 46221 $auto$alumacc.cc:474:replace_alu$3203.C[7]
.sym 46225 rvsoc.data_adrs[10]
.sym 46226 $abc$63045$new_ys__n2404_inv_
.sym 46227 $abc$63045$new_ys__n318_inv_
.sym 46228 rvsoc.data_adrs[20]
.sym 46229 $abc$63045$new_ys__n317_inv_
.sym 46230 rvsoc.data_adrs[16]
.sym 46231 rvsoc.data_adrs[23]
.sym 46232 rvsoc.data_adrs[19]
.sym 46233 rvsoc.cpu0.D_op1[5]
.sym 46234 rvsoc.data_adrs[2]
.sym 46236 rvsoc.cpu0.D_op1[5]
.sym 46237 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 46238 rvsoc.data_adrs[1]
.sym 46239 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[5]
.sym 46240 rvsoc.cpu0.mul_val[20]
.sym 46241 rvsoc.eram.adrs[7]
.sym 46242 rvsoc.data_adrs[8]
.sym 46243 $abc$63045$new_n3329_
.sym 46244 rvsoc.cpu0.E_mul_lolo[13]
.sym 46245 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[4]
.sym 46246 rvsoc.data_adrs[3]
.sym 46247 rvsoc.cpu0.E_mul_lolo[10]
.sym 46248 rvsoc.cpu0.E_mul_lhhl[0]
.sym 46249 $PACKER_GND_NET
.sym 46250 rvsoc.cpu0.D_insn_typ[5]
.sym 46252 $abc$63045$new_n3305_
.sym 46253 rvsoc.cpu0.D_insn_typ[5]
.sym 46254 $abc$63045$new_ys__n44_
.sym 46255 rvsoc.uart0.div[10]
.sym 46256 rvsoc.code_adrs[14]
.sym 46257 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[28]
.sym 46258 rvsoc.cpu0.D_op3[18]
.sym 46259 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[11]
.sym 46260 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[7]
.sym 46261 $auto$alumacc.cc:474:replace_alu$3203.C[8]
.sym 46266 rvsoc.cpu0.D_op1[10]
.sym 46270 rvsoc.cpu0.D_op3[14]
.sym 46271 rvsoc.cpu0.D_op3[11]
.sym 46272 rvsoc.cpu0.D_op3[8]
.sym 46273 rvsoc.cpu0.D_op3[10]
.sym 46274 rvsoc.cpu0.D_op3[13]
.sym 46275 rvsoc.cpu0.D_op1[13]
.sym 46276 rvsoc.cpu0.D_op3[15]
.sym 46278 rvsoc.cpu0.D_op1[8]
.sym 46280 rvsoc.cpu0.D_op1[12]
.sym 46281 rvsoc.cpu0.D_op3[12]
.sym 46286 rvsoc.cpu0.D_op3[9]
.sym 46288 rvsoc.cpu0.D_op1[15]
.sym 46290 rvsoc.cpu0.D_op1[9]
.sym 46295 rvsoc.cpu0.D_op1[11]
.sym 46296 rvsoc.cpu0.D_op1[14]
.sym 46298 $auto$alumacc.cc:474:replace_alu$3203.C[9]
.sym 46300 rvsoc.cpu0.D_op1[8]
.sym 46301 rvsoc.cpu0.D_op3[8]
.sym 46302 $auto$alumacc.cc:474:replace_alu$3203.C[8]
.sym 46304 $auto$alumacc.cc:474:replace_alu$3203.C[10]
.sym 46306 rvsoc.cpu0.D_op3[9]
.sym 46307 rvsoc.cpu0.D_op1[9]
.sym 46308 $auto$alumacc.cc:474:replace_alu$3203.C[9]
.sym 46310 $auto$alumacc.cc:474:replace_alu$3203.C[11]
.sym 46312 rvsoc.cpu0.D_op3[10]
.sym 46313 rvsoc.cpu0.D_op1[10]
.sym 46314 $auto$alumacc.cc:474:replace_alu$3203.C[10]
.sym 46316 $auto$alumacc.cc:474:replace_alu$3203.C[12]
.sym 46318 rvsoc.cpu0.D_op1[11]
.sym 46319 rvsoc.cpu0.D_op3[11]
.sym 46320 $auto$alumacc.cc:474:replace_alu$3203.C[11]
.sym 46322 $auto$alumacc.cc:474:replace_alu$3203.C[13]
.sym 46324 rvsoc.cpu0.D_op1[12]
.sym 46325 rvsoc.cpu0.D_op3[12]
.sym 46326 $auto$alumacc.cc:474:replace_alu$3203.C[12]
.sym 46328 $auto$alumacc.cc:474:replace_alu$3203.C[14]
.sym 46330 rvsoc.cpu0.D_op1[13]
.sym 46331 rvsoc.cpu0.D_op3[13]
.sym 46332 $auto$alumacc.cc:474:replace_alu$3203.C[13]
.sym 46334 $auto$alumacc.cc:474:replace_alu$3203.C[15]
.sym 46336 rvsoc.cpu0.D_op1[14]
.sym 46337 rvsoc.cpu0.D_op3[14]
.sym 46338 $auto$alumacc.cc:474:replace_alu$3203.C[14]
.sym 46340 $auto$alumacc.cc:474:replace_alu$3203.C[16]
.sym 46342 rvsoc.cpu0.D_op1[15]
.sym 46343 rvsoc.cpu0.D_op3[15]
.sym 46344 $auto$alumacc.cc:474:replace_alu$3203.C[15]
.sym 46348 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[14]
.sym 46349 rvsoc.cpu0.E_mul_lolo[4]
.sym 46350 $abc$63045$new_ys__n7013_
.sym 46351 $abc$63045$new_n3283_
.sym 46352 $abc$63045$new_n3267_
.sym 46353 $abc$63045$new_n3287_
.sym 46354 rvsoc.cpu0.E_mul_lhhl[11]
.sym 46355 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[0]
.sym 46356 rvsoc.cpu0.D_insn[27]
.sym 46357 rvsoc.uart0.tx_divcnt[28]
.sym 46358 rvsoc.cpu0.D_op1[18]
.sym 46359 rvsoc.cpu0.D_insn[27]
.sym 46360 rvsoc.code_adrs[26]
.sym 46361 rvsoc.data_wdata[17]
.sym 46362 rvsoc.cpu0.mul_val[29]
.sym 46363 rvsoc.cpu0.mul_val[24]
.sym 46364 rvsoc.cpu0.D_insn[20]
.sym 46365 rvsoc.cpu0.umul_lhhl[0]
.sym 46366 $abc$63045$new_ys__n2881_
.sym 46367 rvsoc.data_adrs[10]
.sym 46368 rvsoc.cpu0.D_insn[26]
.sym 46369 rvsoc.data_wdata[26]
.sym 46370 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[12]
.sym 46371 rvsoc.eram.adrs[1]
.sym 46372 rvsoc.mem_vdata[2][21]
.sym 46373 $abc$63045$new_ys__n316_inv_
.sym 46374 rvsoc.data_adrs[21]
.sym 46375 rvsoc.uart0.status[0]
.sym 46377 rvsoc.cpu0.D_op1[31]
.sym 46378 $abc$63045$new_ys__n7001_inv_
.sym 46379 rvsoc.cpu0.D_insn_typ[0]
.sym 46380 $abc$63045$new_ys__n7022_inv_
.sym 46381 rvsoc.cpu0.E_op1[14]
.sym 46382 rvsoc.cpu0.D_op1[14]
.sym 46383 $abc$63045$new_ys__n11270_
.sym 46384 $auto$alumacc.cc:474:replace_alu$3203.C[16]
.sym 46390 rvsoc.cpu0.D_op3[19]
.sym 46393 rvsoc.cpu0.D_op1[23]
.sym 46394 rvsoc.cpu0.D_op1[22]
.sym 46395 rvsoc.cpu0.D_op3[20]
.sym 46397 rvsoc.cpu0.D_op3[23]
.sym 46398 rvsoc.cpu0.D_op3[22]
.sym 46401 rvsoc.cpu0.D_op3[21]
.sym 46404 rvsoc.cpu0.D_op3[16]
.sym 46408 rvsoc.cpu0.D_op1[16]
.sym 46411 rvsoc.cpu0.D_op1[21]
.sym 46413 rvsoc.cpu0.D_op1[17]
.sym 46414 rvsoc.cpu0.D_op3[17]
.sym 46416 rvsoc.cpu0.D_op1[19]
.sym 46417 rvsoc.cpu0.D_op1[20]
.sym 46418 rvsoc.cpu0.D_op3[18]
.sym 46419 rvsoc.cpu0.D_op1[18]
.sym 46421 $auto$alumacc.cc:474:replace_alu$3203.C[17]
.sym 46423 rvsoc.cpu0.D_op1[16]
.sym 46424 rvsoc.cpu0.D_op3[16]
.sym 46425 $auto$alumacc.cc:474:replace_alu$3203.C[16]
.sym 46427 $auto$alumacc.cc:474:replace_alu$3203.C[18]
.sym 46429 rvsoc.cpu0.D_op3[17]
.sym 46430 rvsoc.cpu0.D_op1[17]
.sym 46431 $auto$alumacc.cc:474:replace_alu$3203.C[17]
.sym 46433 $auto$alumacc.cc:474:replace_alu$3203.C[19]
.sym 46435 rvsoc.cpu0.D_op1[18]
.sym 46436 rvsoc.cpu0.D_op3[18]
.sym 46437 $auto$alumacc.cc:474:replace_alu$3203.C[18]
.sym 46439 $auto$alumacc.cc:474:replace_alu$3203.C[20]
.sym 46441 rvsoc.cpu0.D_op1[19]
.sym 46442 rvsoc.cpu0.D_op3[19]
.sym 46443 $auto$alumacc.cc:474:replace_alu$3203.C[19]
.sym 46445 $auto$alumacc.cc:474:replace_alu$3203.C[21]
.sym 46447 rvsoc.cpu0.D_op1[20]
.sym 46448 rvsoc.cpu0.D_op3[20]
.sym 46449 $auto$alumacc.cc:474:replace_alu$3203.C[20]
.sym 46451 $auto$alumacc.cc:474:replace_alu$3203.C[22]
.sym 46453 rvsoc.cpu0.D_op1[21]
.sym 46454 rvsoc.cpu0.D_op3[21]
.sym 46455 $auto$alumacc.cc:474:replace_alu$3203.C[21]
.sym 46457 $auto$alumacc.cc:474:replace_alu$3203.C[23]
.sym 46459 rvsoc.cpu0.D_op1[22]
.sym 46460 rvsoc.cpu0.D_op3[22]
.sym 46461 $auto$alumacc.cc:474:replace_alu$3203.C[22]
.sym 46463 $auto$alumacc.cc:474:replace_alu$3203.C[24]
.sym 46465 rvsoc.cpu0.D_op1[23]
.sym 46466 rvsoc.cpu0.D_op3[23]
.sym 46467 $auto$alumacc.cc:474:replace_alu$3203.C[23]
.sym 46471 rvsoc.data_adrs[18]
.sym 46472 rvsoc.data_adrs[22]
.sym 46473 $abc$63045$new_n3303_
.sym 46474 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[10]
.sym 46475 $abc$63045$new_n3307_
.sym 46476 $abc$63045$new_n4956_
.sym 46477 $abc$63045$new_n3311_
.sym 46478 rvsoc.data_adrs[21]
.sym 46479 rvsoc.cpu0.umul_lhhl[6]
.sym 46480 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[11]
.sym 46481 rvsoc.cpu0.E_op2[25]
.sym 46482 rvsoc.cpu0.E_op2[6]
.sym 46483 rvsoc.cpu0.D_op1[0]
.sym 46484 rvsoc.cpu0.D_op3[19]
.sym 46485 rvsoc.cpu0.F_insn[11]
.sym 46486 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[11]
.sym 46487 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[17]
.sym 46488 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[0]
.sym 46489 rvsoc.cpu0.D_insn[28]
.sym 46490 $abc$63045$new_ys__n2231_inv_
.sym 46491 rvsoc.mem_vdata[15][12]
.sym 46492 rvsoc.cpu0.D_op3[16]
.sym 46493 rvsoc.cpu0.D_op1[13]
.sym 46494 rvsoc.cpu0.D_op3[22]
.sym 46495 $abc$63045$new_ys__n7013_
.sym 46496 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[3]
.sym 46497 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[29]
.sym 46498 $abc$63045$new_n4956_
.sym 46499 rvsoc.cpu0.D_op1[17]
.sym 46500 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[18]
.sym 46501 rvsoc.cpu0.D_insn[21]
.sym 46502 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[2]
.sym 46504 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[4]
.sym 46505 rvsoc.cpu0.mulhu_val[3]
.sym 46507 $auto$alumacc.cc:474:replace_alu$3203.C[24]
.sym 46512 rvsoc.cpu0.D_op3[26]
.sym 46515 rvsoc.cpu0.D_op3[27]
.sym 46516 rvsoc.cpu0.D_op1[29]
.sym 46517 rvsoc.cpu0.D_op3[31]
.sym 46518 rvsoc.cpu0.D_op1[30]
.sym 46519 rvsoc.cpu0.D_op3[29]
.sym 46520 rvsoc.cpu0.D_op3[30]
.sym 46524 rvsoc.cpu0.D_op1[28]
.sym 46525 rvsoc.cpu0.D_op1[27]
.sym 46526 rvsoc.cpu0.D_op3[24]
.sym 46527 rvsoc.cpu0.D_op1[24]
.sym 46536 rvsoc.cpu0.D_op1[26]
.sym 46537 rvsoc.cpu0.D_op1[31]
.sym 46539 rvsoc.cpu0.D_op3[28]
.sym 46542 rvsoc.cpu0.D_op1[25]
.sym 46543 rvsoc.cpu0.D_op3[25]
.sym 46544 $auto$alumacc.cc:474:replace_alu$3203.C[25]
.sym 46546 rvsoc.cpu0.D_op3[24]
.sym 46547 rvsoc.cpu0.D_op1[24]
.sym 46548 $auto$alumacc.cc:474:replace_alu$3203.C[24]
.sym 46550 $auto$alumacc.cc:474:replace_alu$3203.C[26]
.sym 46552 rvsoc.cpu0.D_op3[25]
.sym 46553 rvsoc.cpu0.D_op1[25]
.sym 46554 $auto$alumacc.cc:474:replace_alu$3203.C[25]
.sym 46556 $auto$alumacc.cc:474:replace_alu$3203.C[27]
.sym 46558 rvsoc.cpu0.D_op1[26]
.sym 46559 rvsoc.cpu0.D_op3[26]
.sym 46560 $auto$alumacc.cc:474:replace_alu$3203.C[26]
.sym 46562 $auto$alumacc.cc:474:replace_alu$3203.C[28]
.sym 46564 rvsoc.cpu0.D_op1[27]
.sym 46565 rvsoc.cpu0.D_op3[27]
.sym 46566 $auto$alumacc.cc:474:replace_alu$3203.C[27]
.sym 46568 $auto$alumacc.cc:474:replace_alu$3203.C[29]
.sym 46570 rvsoc.cpu0.D_op1[28]
.sym 46571 rvsoc.cpu0.D_op3[28]
.sym 46572 $auto$alumacc.cc:474:replace_alu$3203.C[28]
.sym 46574 $auto$alumacc.cc:474:replace_alu$3203.C[30]
.sym 46576 rvsoc.cpu0.D_op1[29]
.sym 46577 rvsoc.cpu0.D_op3[29]
.sym 46578 $auto$alumacc.cc:474:replace_alu$3203.C[29]
.sym 46580 $auto$alumacc.cc:474:replace_alu$3203.C[31]
.sym 46582 rvsoc.cpu0.D_op3[30]
.sym 46583 rvsoc.cpu0.D_op1[30]
.sym 46584 $auto$alumacc.cc:474:replace_alu$3203.C[30]
.sym 46588 rvsoc.cpu0.D_op1[31]
.sym 46589 rvsoc.cpu0.D_op3[31]
.sym 46590 $auto$alumacc.cc:474:replace_alu$3203.C[31]
.sym 46594 $abc$63045$new_ys__n316_inv_
.sym 46595 $abc$63045$new_n3319_
.sym 46596 $abc$63045$new_n3315_
.sym 46597 rvsoc.data_adrs[26]
.sym 46598 rvsoc.data_adrs[25]
.sym 46599 rvsoc.data_adrs[27]
.sym 46600 rvsoc.data_adrs[24]
.sym 46601 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[24]
.sym 46602 rvsoc.cpu0.umul_lhhl[14]
.sym 46604 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 46606 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 46607 $abc$63045$new_n3309_
.sym 46608 rvsoc.cpu0.D_actv_pc[13]
.sym 46609 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[19]
.sym 46611 rvsoc.data_wdata[5]
.sym 46612 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 46613 rvsoc.data_wdata[15]
.sym 46617 rvsoc.cpu0.F_actv_pc[13]
.sym 46618 $abc$63045$new_n5093_
.sym 46619 rvsoc.uart0.div[26]
.sym 46620 rvsoc.cpu0.D_funct3[2]
.sym 46622 rvsoc.cpu0.D_insn_typ[11]
.sym 46623 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[10]
.sym 46624 rvsoc.cpu0.D_insn_typ[5]
.sym 46625 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[15]
.sym 46626 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[1]
.sym 46627 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 46628 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[14]
.sym 46629 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[13]
.sym 46639 rvsoc.cpu0.mulhu_val[6]
.sym 46642 rvsoc.cpu0.mulhu_val[19]
.sym 46644 rvsoc.cpu0.D_op2[10]
.sym 46645 rvsoc.cpu0.D_op2[8]
.sym 46648 rvsoc.cpu0.mulhu_val[3]
.sym 46650 rvsoc.cpu0.mulhu_val[18]
.sym 46652 rvsoc.cpu0.add_op12[8]
.sym 46654 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[3]
.sym 46656 rvsoc.cpu0.E_op1[31]
.sym 46660 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[18]
.sym 46662 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[19]
.sym 46663 rvsoc.cpu0.D_op2[15]
.sym 46665 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[6]
.sym 46671 rvsoc.cpu0.D_op2[15]
.sym 46674 rvsoc.cpu0.add_op12[8]
.sym 46680 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[19]
.sym 46681 rvsoc.cpu0.mulhu_val[19]
.sym 46683 rvsoc.cpu0.E_op1[31]
.sym 46686 rvsoc.cpu0.E_op1[31]
.sym 46688 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[3]
.sym 46689 rvsoc.cpu0.mulhu_val[3]
.sym 46692 rvsoc.cpu0.mulhu_val[6]
.sym 46693 rvsoc.cpu0.E_op1[31]
.sym 46695 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[6]
.sym 46699 rvsoc.cpu0.D_op2[10]
.sym 46704 rvsoc.cpu0.mulhu_val[18]
.sym 46705 rvsoc.cpu0.E_op1[31]
.sym 46706 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[18]
.sym 46712 rvsoc.cpu0.D_op2[8]
.sym 46714 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 46715 rvsoc.clka
.sym 46718 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[1]
.sym 46719 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[2]
.sym 46720 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[3]
.sym 46721 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[4]
.sym 46722 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[5]
.sym 46723 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[6]
.sym 46724 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[7]
.sym 46725 rvsoc.cpu0.umul_lhhl[22]
.sym 46726 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[27]
.sym 46729 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 46731 rvsoc.cpu0.D_op2[8]
.sym 46732 rvsoc.cpu0.D_op1[30]
.sym 46733 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[29]
.sym 46734 rvsoc.cpu0.mulhu_val[0]
.sym 46735 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[30]
.sym 46736 $abc$63045$new_n3317_
.sym 46737 rvsoc.cpu0.D_op1[29]
.sym 46739 rvsoc.cpu0.D_op1[24]
.sym 46740 rvsoc.cpu0.D_op2[10]
.sym 46741 $PACKER_GND_NET
.sym 46742 rvsoc.cpu0.mulhu_val[17]
.sym 46743 rvsoc.cpu0.D_op2[25]
.sym 46745 rvsoc.data_wdata[14]
.sym 46746 rvsoc.cpu0.F_actv_pc[10]
.sym 46747 $abc$63045$new_ys__n44_
.sym 46748 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[19]
.sym 46749 rvsoc.cpu0.D_insn_typ[5]
.sym 46750 rvsoc.data_wdata[24]
.sym 46751 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[11]
.sym 46752 rvsoc.cpu0.mulhu_val[16]
.sym 46758 rvsoc.cpu0.D_actv_pc[26]
.sym 46761 rvsoc.cpu0.D_op2[25]
.sym 46763 rvsoc.cpu0.E_op2[10]
.sym 46765 rvsoc.cpu0.E_op2[8]
.sym 46766 rvsoc.cpu0.E_op2[15]
.sym 46773 rvsoc.cpu0.mulhu_val[9]
.sym 46780 rvsoc.cpu0.E_op2[7]
.sym 46782 rvsoc.cpu0.E_op1[31]
.sym 46783 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[9]
.sym 46785 rvsoc.cpu0.E_op2[6]
.sym 46792 rvsoc.cpu0.E_op2[10]
.sym 46797 rvsoc.cpu0.D_op2[25]
.sym 46806 rvsoc.cpu0.E_op2[8]
.sym 46812 rvsoc.cpu0.E_op2[6]
.sym 46816 rvsoc.cpu0.E_op2[15]
.sym 46824 rvsoc.cpu0.E_op2[7]
.sym 46827 rvsoc.cpu0.mulhu_val[9]
.sym 46828 rvsoc.cpu0.E_op1[31]
.sym 46829 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[9]
.sym 46834 rvsoc.cpu0.D_actv_pc[26]
.sym 46837 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 46838 rvsoc.clka
.sym 46840 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[8]
.sym 46841 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[9]
.sym 46842 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[10]
.sym 46843 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[11]
.sym 46844 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[12]
.sym 46845 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[13]
.sym 46846 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[14]
.sym 46847 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[15]
.sym 46848 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[4]
.sym 46849 $abc$63045$new_n3709_
.sym 46850 $abc$63045$new_n3709_
.sym 46851 rvsoc.data_wdata[7]
.sym 46852 rvsoc.cpu0.umul_lhhl[31]
.sym 46853 rvsoc.cpu0.E_lllhhl[22]
.sym 46854 rvsoc.cpu0.mulhu_val[1]
.sym 46855 rvsoc.cpu0.E_lllhhl[19]
.sym 46856 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[3]
.sym 46857 rvsoc.cpu0.umul_lhhl[24]
.sym 46858 rvsoc.cpu0.mulhu_val[6]
.sym 46859 rvsoc.cpu0.D_insn_typ[5]
.sym 46860 rvsoc.cpu0.E_mul_hihi[7]
.sym 46861 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 46862 rvsoc.cpu0.E_lllhhl[23]
.sym 46863 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[2]
.sym 46864 rvsoc.cpu0.D_op1[14]
.sym 46865 rvsoc.cpu0.E_op1[14]
.sym 46866 rvsoc.cpu0.D_op1[31]
.sym 46868 rvsoc.mem_vdata[2][21]
.sym 46870 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[5]
.sym 46871 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[23]
.sym 46872 $abc$63045$new_ys__n7022_inv_
.sym 46873 rvsoc.cpu0.D_op1[31]
.sym 46874 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[7]
.sym 46875 rvsoc.cpu0.E_op1[13]
.sym 46885 rvsoc.cpu0.mulhu_val[22]
.sym 46886 rvsoc.cpu0.E_op1[31]
.sym 46889 rvsoc.mem_vdata[15][12]
.sym 46893 p06
.sym 46894 rvsoc.cpu0.E_op1[31]
.sym 46895 $abc$63045$new_n4050_
.sym 46896 rvsoc.code_adrs[31]
.sym 46897 rvsoc.cpu0.E_op2[0]
.sym 46898 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[17]
.sym 46899 $abc$63045$new_ys__n525_
.sym 46901 rvsoc.code_adrs[10]
.sym 46902 rvsoc.cpu0.mulhu_val[17]
.sym 46903 $abc$63045$new_ys__n4261_
.sym 46905 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[16]
.sym 46906 $abc$63045$auto$alumacc.cc:491:replace_alu$3154[31]
.sym 46907 rvsoc.cpu0.E_op2[5]
.sym 46908 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 46911 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[22]
.sym 46912 rvsoc.cpu0.mulhu_val[16]
.sym 46916 rvsoc.code_adrs[10]
.sym 46923 rvsoc.cpu0.E_op2[0]
.sym 46926 $abc$63045$new_ys__n4261_
.sym 46927 $abc$63045$new_n4050_
.sym 46928 rvsoc.code_adrs[31]
.sym 46929 rvsoc.mem_vdata[15][12]
.sym 46932 p06
.sym 46933 $abc$63045$new_ys__n525_
.sym 46935 $abc$63045$auto$alumacc.cc:491:replace_alu$3154[31]
.sym 46941 rvsoc.cpu0.E_op2[5]
.sym 46944 rvsoc.cpu0.E_op1[31]
.sym 46946 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[16]
.sym 46947 rvsoc.cpu0.mulhu_val[16]
.sym 46950 rvsoc.cpu0.mulhu_val[22]
.sym 46951 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[22]
.sym 46953 rvsoc.cpu0.E_op1[31]
.sym 46956 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[17]
.sym 46957 rvsoc.cpu0.E_op1[31]
.sym 46958 rvsoc.cpu0.mulhu_val[17]
.sym 46960 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 46961 rvsoc.clka
.sym 46963 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[16]
.sym 46964 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[17]
.sym 46965 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[18]
.sym 46966 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[19]
.sym 46967 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[20]
.sym 46968 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[21]
.sym 46969 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[22]
.sym 46970 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[23]
.sym 46972 rvsoc.cpu0.E_mul_hihi[10]
.sym 46973 $abc$63045$new_n4497_
.sym 46974 rvsoc.cpu0.E_op1[9]
.sym 46975 rvsoc.cpu0.mulhu_val[12]
.sym 46976 rvsoc.cpu0.D_insn_typ[14]
.sym 46977 rvsoc.cpu0.mulhu_val[9]
.sym 46978 rvsoc.uart0.rx_divcnt[25]
.sym 46979 rvsoc.cpu0.D_op2[1]
.sym 46980 rvsoc.uart0.div[22]
.sym 46981 rvsoc.cpu0.mulhu_val[14]
.sym 46982 $abc$63045$new_ys__n3045_inv_
.sym 46983 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[9]
.sym 46984 rvsoc.cpu0.umul_lhhl[32]
.sym 46985 rvsoc.cpu0.D_insn_typ[1]
.sym 46986 rvsoc.uart0.div[21]
.sym 46987 rvsoc.cpu0.D_op2[6]
.sym 46988 rvsoc.cpu0.F_insn[12]
.sym 46989 rvsoc.cpu0.D_insn[9]
.sym 46990 rvsoc.cpu0.D_op1[17]
.sym 46991 rvsoc.uart0.div[21]
.sym 46992 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[3]
.sym 46993 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[25]
.sym 46994 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 46995 rvsoc.cpu0.D_insn[16]
.sym 46996 rvsoc.cpu0.F_insn[14]
.sym 46998 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[2]
.sym 47004 rvsoc.cpu0.E_op1[31]
.sym 47005 rvsoc.cpu0.mulhu_val[31]
.sym 47011 rvsoc.cpu0.mulhu_val[29]
.sym 47014 rvsoc.cpu0.F_insn[16]
.sym 47016 rvsoc.cpu0.mulhu_val[30]
.sym 47019 rvsoc.cpu0.F_insn[25]
.sym 47021 rvsoc.cpu0.F_insn_typ[5]
.sym 47022 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 47023 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[27]
.sym 47025 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[29]
.sym 47029 rvsoc.cpu0.mulhu_val[27]
.sym 47031 rvsoc.cpu0.F_insn[24]
.sym 47034 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[30]
.sym 47035 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[31]
.sym 47038 rvsoc.cpu0.F_insn[16]
.sym 47043 rvsoc.cpu0.mulhu_val[29]
.sym 47044 rvsoc.cpu0.E_op1[31]
.sym 47045 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[29]
.sym 47051 rvsoc.cpu0.F_insn[25]
.sym 47055 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[27]
.sym 47056 rvsoc.cpu0.E_op1[31]
.sym 47058 rvsoc.cpu0.mulhu_val[27]
.sym 47064 rvsoc.cpu0.F_insn_typ[5]
.sym 47067 rvsoc.cpu0.mulhu_val[31]
.sym 47068 rvsoc.cpu0.E_op1[31]
.sym 47070 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[31]
.sym 47073 rvsoc.cpu0.E_op1[31]
.sym 47074 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[30]
.sym 47076 rvsoc.cpu0.mulhu_val[30]
.sym 47082 rvsoc.cpu0.F_insn[24]
.sym 47083 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 47084 rvsoc.clka
.sym 47085 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 47086 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[24]
.sym 47087 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[25]
.sym 47088 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[26]
.sym 47089 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[27]
.sym 47090 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[28]
.sym 47091 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[29]
.sym 47092 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[30]
.sym 47093 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[31]
.sym 47095 rvsoc.code_adrs[15]
.sym 47097 rvsoc.data_wdata[16]
.sym 47098 rvsoc.cpu0.E_lllhhl[33]
.sym 47099 $abc$63045$new_ys__n2233_
.sym 47100 rvsoc.cpu0.D_op2[6]
.sym 47101 rvsoc.resetn
.sym 47102 rvsoc.cpu0.D_op2[21]
.sym 47104 rvsoc.cpu0.mulhu_val[22]
.sym 47105 rvsoc.cpu0.E_lllhhl[32]
.sym 47106 rvsoc.cpu0.D_op2[17]
.sym 47107 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 47108 rvsoc.cpu0.D_op2[28]
.sym 47109 rvsoc.cpu0.E_mul_hihi[22]
.sym 47110 rvsoc.cpu0.D_insn_typ[11]
.sym 47111 rvsoc.uart0.div[26]
.sym 47112 rvsoc.cpu0.D_op2[1]
.sym 47113 $abc$63045$new_ys__n7025_
.sym 47114 rvsoc.cpu0.D_insn[20]
.sym 47115 rvsoc.cpu0.D_insn_typ[5]
.sym 47116 rvsoc.cpu0.D_funct3[2]
.sym 47117 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[15]
.sym 47118 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[1]
.sym 47119 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[14]
.sym 47120 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 47121 rvsoc.cpu0.F_insn[27]
.sym 47127 rvsoc.cpu0.mulhu_val[24]
.sym 47129 rvsoc.cpu0.D_op2[7]
.sym 47131 rvsoc.cpu0.mulhu_val[26]
.sym 47135 rvsoc.cpu0.D_op2[17]
.sym 47139 rvsoc.cpu0.D_op2[5]
.sym 47143 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[24]
.sym 47144 rvsoc.cpu0.E_op2[17]
.sym 47145 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[26]
.sym 47147 rvsoc.cpu0.D_op2[6]
.sym 47148 rvsoc.cpu0.E_op1[31]
.sym 47151 rvsoc.cpu0.D_op2[0]
.sym 47163 rvsoc.cpu0.D_op2[0]
.sym 47166 rvsoc.cpu0.D_op2[17]
.sym 47172 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[26]
.sym 47173 rvsoc.cpu0.E_op1[31]
.sym 47174 rvsoc.cpu0.mulhu_val[26]
.sym 47178 rvsoc.cpu0.D_op2[5]
.sym 47184 rvsoc.cpu0.mulhu_val[24]
.sym 47185 rvsoc.cpu0.E_op1[31]
.sym 47186 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[24]
.sym 47191 rvsoc.cpu0.D_op2[7]
.sym 47198 rvsoc.cpu0.D_op2[6]
.sym 47202 rvsoc.cpu0.E_op2[17]
.sym 47206 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 47207 rvsoc.clka
.sym 47209 rvsoc.cpu0.E_op2[1]
.sym 47210 rvsoc.cpu0.E_op2[18]
.sym 47211 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[1]
.sym 47212 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[24]
.sym 47213 rvsoc.cpu0.E_op2[29]
.sym 47214 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[29]
.sym 47215 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[18]
.sym 47216 rvsoc.cpu0.E_op2[24]
.sym 47217 rvsoc.code_adrs[10]
.sym 47220 rvsoc.cpu0.D_insn_typ[9]
.sym 47221 rvsoc.cpu0.D_op2[17]
.sym 47222 rvsoc.cpu0.E_op1[1]
.sym 47223 rvsoc.cpu0.E_op2[7]
.sym 47224 rvsoc.cpu0.D_insn[31]
.sym 47225 rvsoc.cpu0.mulhu_val[29]
.sym 47226 rvsoc.cpu0.D_insn[31]
.sym 47227 rvsoc.cpu0.mulhu_val[30]
.sym 47228 rvsoc.cpu0.F_next_pc[22]
.sym 47229 rvsoc.cpu0.E_mul_hihi[29]
.sym 47230 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[30]
.sym 47231 rvsoc.cpu0.mulhu_val[24]
.sym 47232 rvsoc.cpu0.D_op1[29]
.sym 47233 rvsoc.cpu0.D_op2[18]
.sym 47234 $abc$63045$new_ys__n1272_
.sym 47235 $abc$63045$new_ys__n44_
.sym 47236 rvsoc.data_wdata[14]
.sym 47237 rvsoc.uart0.div[26]
.sym 47238 rvsoc.cpu0.F_actv_pc[10]
.sym 47242 rvsoc.data_wdata[24]
.sym 47243 rvsoc.uart0.div[13]
.sym 47244 $PACKER_GND_NET
.sym 47252 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 47253 $abc$63045$new_n2912_
.sym 47257 $abc$63045$new_n2914_
.sym 47259 rvsoc.data_wdata[21]
.sym 47263 rvsoc.data_wdata[22]
.sym 47265 rvsoc.data_wdata[26]
.sym 47268 rvsoc.cpu0.E_op2[25]
.sym 47277 rvsoc.data_wdata[13]
.sym 47285 rvsoc.cpu0.E_op2[25]
.sym 47290 rvsoc.data_wdata[13]
.sym 47297 rvsoc.data_wdata[21]
.sym 47313 $abc$63045$new_n2912_
.sym 47315 $abc$63045$new_n2914_
.sym 47321 rvsoc.data_wdata[26]
.sym 47326 rvsoc.data_wdata[22]
.sym 47329 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 47330 rvsoc.clkn
.sym 47331 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 47332 $abc$63045$new_ys__n94_inv_
.sym 47333 rvsoc.cpu0.E_op2[14]
.sym 47334 $abc$63045$new_ys__n96_inv_
.sym 47335 $abc$63045$new_ys__n105_inv_
.sym 47336 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[14]
.sym 47337 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[21]
.sym 47338 rvsoc.cpu0.E_op2[21]
.sym 47339 $abc$63045$new_ys__n95_inv_
.sym 47340 rvsoc.cpu0.D_insn[22]
.sym 47341 rvsoc.cpu0.D_op2[30]
.sym 47342 rvsoc.cpu0.D_op2[30]
.sym 47343 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 47344 rvsoc.cpu0.D_funct3[0]
.sym 47345 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 47346 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 47347 rvsoc.cpu0.D_op2[29]
.sym 47348 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 47349 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 47350 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 47351 rvsoc.cpu0.D_insn[26]
.sym 47352 rvsoc.data_wdata[30]
.sym 47353 rvsoc.data_wdata[26]
.sym 47355 rvsoc.data_wdata[21]
.sym 47356 rvsoc.cpu0.E_op1[13]
.sym 47357 rvsoc.cpu0.D_op1[31]
.sym 47358 rvsoc.cpu0.D_op2[19]
.sym 47359 rvsoc.cpu0.E_op1[3]
.sym 47360 rvsoc.mem_vdata[2][21]
.sym 47361 rvsoc.cpu0.E_op1[14]
.sym 47362 rvsoc.cpu0.D_op1[1]
.sym 47364 $abc$63045$new_n4179_
.sym 47365 rvsoc.cpu0.E_op1[6]
.sym 47366 $abc$63045$new_n3453_
.sym 47367 rvsoc.uart0.div[22]
.sym 47375 rvsoc.cpu0.E_add12[3]
.sym 47376 $abc$63045$new_ys__n2471_inv_
.sym 47377 rvsoc.cpu0.E_op1[30]
.sym 47378 rvsoc.cpu0.E_op1[31]
.sym 47379 rvsoc.cpu0.E_add12[30]
.sym 47382 rvsoc.cpu0.D_insn_typ[11]
.sym 47383 rvsoc.cpu0.E_op1[3]
.sym 47384 rvsoc.cpu0.E_add12[2]
.sym 47385 rvsoc.cpu0.E_op1[30]
.sym 47386 rvsoc.cpu0.D_insn[20]
.sym 47391 rvsoc.cpu0.E_op1[0]
.sym 47395 $abc$63045$new_ys__n44_
.sym 47398 rvsoc.cpu0.E_op1[1]
.sym 47399 rvsoc.cpu0.E_op1[2]
.sym 47400 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 47402 rvsoc.cpu0.F_insn[14]
.sym 47403 $abc$63045$new_n3709_
.sym 47404 $abc$63045$new_n3725_
.sym 47406 rvsoc.cpu0.D_insn[20]
.sym 47408 rvsoc.cpu0.D_insn_typ[11]
.sym 47412 rvsoc.cpu0.E_op1[31]
.sym 47413 rvsoc.cpu0.E_op1[30]
.sym 47414 $abc$63045$new_ys__n2471_inv_
.sym 47415 $abc$63045$new_ys__n44_
.sym 47420 rvsoc.cpu0.F_insn[14]
.sym 47424 rvsoc.cpu0.E_op1[2]
.sym 47425 rvsoc.cpu0.E_op1[0]
.sym 47426 rvsoc.cpu0.E_op1[3]
.sym 47427 rvsoc.cpu0.E_op1[1]
.sym 47431 rvsoc.cpu0.E_op1[3]
.sym 47432 rvsoc.cpu0.E_add12[3]
.sym 47433 rvsoc.cpu0.E_op1[31]
.sym 47436 $abc$63045$new_n3709_
.sym 47437 $abc$63045$new_n3725_
.sym 47442 rvsoc.cpu0.E_add12[30]
.sym 47443 rvsoc.cpu0.E_op1[30]
.sym 47445 rvsoc.cpu0.E_op1[31]
.sym 47448 rvsoc.cpu0.E_op1[2]
.sym 47449 rvsoc.cpu0.E_add12[2]
.sym 47450 rvsoc.cpu0.E_op1[31]
.sym 47452 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 47453 rvsoc.clka
.sym 47456 $abc$63045$new_ys__n93_inv_
.sym 47457 rvsoc.cpu0.E_op1[2]
.sym 47458 rvsoc.cpu0.E_add12[12]
.sym 47459 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[4]
.sym 47460 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[12]
.sym 47461 rvsoc.cpu0.E_add12[4]
.sym 47463 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[11]
.sym 47465 rvsoc.eram.adrs[0]
.sym 47466 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 47467 $abc$63045$new_n4179_
.sym 47468 $abc$63045$new_ys__n1872_inv_
.sym 47469 rvsoc.cpu0.D_op2[13]
.sym 47470 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 47471 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 47472 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 47473 rvsoc.cpu0.E_op1[30]
.sym 47474 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 47475 rvsoc.cpu0.D_op1[0]
.sym 47476 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 47477 rvsoc.cpu0.D_op2[26]
.sym 47478 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 47479 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 47481 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 47482 rvsoc.cpu0.E_op1[7]
.sym 47483 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 47484 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[3]
.sym 47485 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 47486 rvsoc.cpu0.D_op1[17]
.sym 47487 $abc$63045$new_n4308_
.sym 47488 rvsoc.cpu0.F_insn[14]
.sym 47489 rvsoc.cpu0.E_op1[8]
.sym 47490 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[2]
.sym 47496 rvsoc.cpu0.E_op1[11]
.sym 47499 rvsoc.cpu0.add_op12[11]
.sym 47501 rvsoc.cpu0.E_add12[15]
.sym 47504 rvsoc.cpu0.E_add12[11]
.sym 47511 rvsoc.cpu0.add_op12[15]
.sym 47515 rvsoc.cpu0.add_op12[3]
.sym 47517 rvsoc.cpu0.add_op12[30]
.sym 47520 rvsoc.cpu0.E_op1[31]
.sym 47522 rvsoc.cpu0.add_op12[2]
.sym 47523 rvsoc.cpu0.E_op1[15]
.sym 47525 rvsoc.cpu0.add_op12[21]
.sym 47530 rvsoc.cpu0.add_op12[11]
.sym 47535 rvsoc.cpu0.E_add12[11]
.sym 47536 rvsoc.cpu0.E_op1[11]
.sym 47537 rvsoc.cpu0.E_op1[31]
.sym 47542 rvsoc.cpu0.add_op12[3]
.sym 47549 rvsoc.cpu0.add_op12[2]
.sym 47555 rvsoc.cpu0.add_op12[21]
.sym 47562 rvsoc.cpu0.add_op12[15]
.sym 47566 rvsoc.cpu0.add_op12[30]
.sym 47571 rvsoc.cpu0.E_op1[31]
.sym 47572 rvsoc.cpu0.E_op1[15]
.sym 47573 rvsoc.cpu0.E_add12[15]
.sym 47575 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 47576 rvsoc.clka
.sym 47578 rvsoc.uart0.tx_bitcnt[1]
.sym 47579 $abc$63045$new_ys__n2475_inv_
.sym 47580 $abc$63045$new_n3456_
.sym 47581 $abc$63045$new_ys__n2473_inv_
.sym 47582 $abc$63045$new_ys__n2472_inv_
.sym 47584 $abc$63045$new_n3452_
.sym 47585 $abc$63045$new_ys__n2474_inv_
.sym 47586 rvsoc.cpu0.E_op1[4]
.sym 47587 rvsoc.cpu0.D_actv_pc[22]
.sym 47590 rvsoc.cpu0.D_op2[3]
.sym 47591 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 47592 rvsoc.data_wdata[5]
.sym 47594 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 47595 rvsoc.cpu0.D_op2[27]
.sym 47597 rvsoc.code_adrs[17]
.sym 47598 rvsoc.cpu0.D_op2[22]
.sym 47599 rvsoc.cpu0.D_actv_pc[24]
.sym 47601 rvsoc.cpu0.D_op2[6]
.sym 47602 rvsoc.cpu0.F_insn[27]
.sym 47603 rvsoc.cpu0.add_op12[4]
.sym 47604 rvsoc.cpu0.D_op2[1]
.sym 47605 $abc$63045$new_ys__n1275_
.sym 47607 rvsoc.cpu0.D_insn[27]
.sym 47608 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 47609 rvsoc.cpu0.E_op1[12]
.sym 47610 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 47611 $abc$63045$new_ys__n6314_
.sym 47613 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[15]
.sym 47622 rvsoc.cpu0.add_op12[19]
.sym 47624 $abc$63045$new_n4635_
.sym 47628 rvsoc.cpu0.add_op12[4]
.sym 47630 rvsoc.cpu0.E_op1[19]
.sym 47631 rvsoc.cpu0.add_op12[20]
.sym 47632 rvsoc.cpu0.add_op12[2]
.sym 47634 rvsoc.cpu0.add_op12[7]
.sym 47635 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[4]
.sym 47637 rvsoc.cpu0.D_op1[18]
.sym 47638 $abc$63045$new_ys__n1271_
.sym 47639 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[2]
.sym 47640 rvsoc.cpu0.E_op1[31]
.sym 47641 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[7]
.sym 47643 $abc$63045$new_ys__n2413_inv_
.sym 47644 rvsoc.cpu0.D_op2[18]
.sym 47645 $abc$63045$new_ys__n3828_
.sym 47646 rvsoc.cpu0.E_add12[20]
.sym 47649 rvsoc.cpu0.E_op1[20]
.sym 47650 rvsoc.cpu0.E_add12[19]
.sym 47652 rvsoc.cpu0.add_op12[2]
.sym 47653 $abc$63045$new_ys__n3828_
.sym 47654 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[2]
.sym 47655 $abc$63045$new_ys__n2413_inv_
.sym 47658 $abc$63045$new_ys__n3828_
.sym 47659 rvsoc.cpu0.add_op12[7]
.sym 47660 $abc$63045$new_ys__n2413_inv_
.sym 47661 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[7]
.sym 47665 rvsoc.cpu0.E_op1[31]
.sym 47666 rvsoc.cpu0.E_add12[20]
.sym 47667 rvsoc.cpu0.E_op1[20]
.sym 47670 rvsoc.cpu0.add_op12[20]
.sym 47676 rvsoc.cpu0.E_op1[19]
.sym 47677 rvsoc.cpu0.E_op1[31]
.sym 47678 rvsoc.cpu0.E_add12[19]
.sym 47682 $abc$63045$new_ys__n2413_inv_
.sym 47683 rvsoc.cpu0.add_op12[4]
.sym 47684 $abc$63045$new_ys__n3828_
.sym 47685 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[4]
.sym 47688 rvsoc.cpu0.D_op1[18]
.sym 47689 $abc$63045$new_ys__n1271_
.sym 47690 rvsoc.cpu0.D_op2[18]
.sym 47691 $abc$63045$new_n4635_
.sym 47694 rvsoc.cpu0.add_op12[19]
.sym 47698 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 47699 rvsoc.clka
.sym 47701 $abc$63045$new_ys__n1793_
.sym 47702 $abc$63045$new_ys__n1806_
.sym 47703 $abc$63045$new_ys__n1819_
.sym 47704 $abc$63045$new_ys__n1655_
.sym 47705 $abc$63045$new_n4313_
.sym 47706 $abc$63045$new_n4307_
.sym 47707 $abc$63045$new_n4312_
.sym 47708 rvsoc.spi0.status[17]
.sym 47709 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53409
.sym 47710 rvsoc.cpu0.D_op1[12]
.sym 47711 $abc$63045$new_n4633_
.sym 47713 $abc$63045$new_ys__n2880_
.sym 47714 $PACKER_VCC_NET
.sym 47715 rvsoc.cpu0.D_op1[30]
.sym 47716 rvsoc.code_adrs[1]
.sym 47717 $abc$63045$new_ys__n1186_
.sym 47718 rvsoc.cpu0.D_op1[30]
.sym 47719 $abc$63045$new_ys__n1880_inv_
.sym 47721 $abc$63045$new_n4638_
.sym 47722 rvsoc.cpu0.E_op1[11]
.sym 47724 rvsoc.cpu0.D_op2[24]
.sym 47725 rvsoc.data_wdata[27]
.sym 47726 $abc$63045$new_ys__n1272_
.sym 47727 $abc$63045$new_ys__n1272_
.sym 47728 $PACKER_GND_NET
.sym 47729 $abc$63045$new_ys__n2413_inv_
.sym 47730 rvsoc.cpu0.E_op1[4]
.sym 47731 rvsoc.data_wdata[6]
.sym 47732 rvsoc.uart0.cfg[8]
.sym 47733 rvsoc.cpu0.D_op2[4]
.sym 47734 rvsoc.data_wdata[24]
.sym 47735 rvsoc.data_wdata[14]
.sym 47736 rvsoc.cpu0.E_op1[16]
.sym 47743 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[15]
.sym 47744 rvsoc.cpu0.D_op2[12]
.sym 47745 $abc$63045$new_ys__n1272_
.sym 47748 rvsoc.cpu0.D_op1[22]
.sym 47749 $abc$63045$new_ys__n3828_
.sym 47751 rvsoc.cpu0.add_op12[12]
.sym 47753 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 47754 $abc$63045$new_ys__n1131_
.sym 47756 $abc$63045$new_n4634_
.sym 47757 rvsoc.cpu0.add_op12[15]
.sym 47758 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[12]
.sym 47760 rvsoc.cpu0.add_op12[18]
.sym 47761 rvsoc.cpu0.D_op2[22]
.sym 47762 rvsoc.cpu0.F_insn[27]
.sym 47763 $abc$63045$new_ys__n2413_inv_
.sym 47764 $abc$63045$new_ys__n1016_inv_
.sym 47765 $abc$63045$new_ys__n1275_
.sym 47767 $abc$63045$new_ys__n3883_inv_
.sym 47768 $abc$63045$new_ys__n1271_
.sym 47769 rvsoc.cpu0.D_op2[22]
.sym 47770 $abc$63045$new_ys__n1271_
.sym 47771 $abc$63045$new_ys__n2413_inv_
.sym 47772 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[18]
.sym 47773 rvsoc.cpu0.D_op1[12]
.sym 47777 rvsoc.cpu0.F_insn[27]
.sym 47781 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[18]
.sym 47783 $abc$63045$new_ys__n3828_
.sym 47784 rvsoc.cpu0.add_op12[18]
.sym 47787 rvsoc.cpu0.D_op1[22]
.sym 47788 rvsoc.cpu0.D_op2[22]
.sym 47789 $abc$63045$new_ys__n1016_inv_
.sym 47790 $abc$63045$new_ys__n1275_
.sym 47793 $abc$63045$new_n4634_
.sym 47795 $abc$63045$new_ys__n2413_inv_
.sym 47796 $abc$63045$new_ys__n3883_inv_
.sym 47799 rvsoc.cpu0.add_op12[12]
.sym 47800 $abc$63045$new_ys__n2413_inv_
.sym 47801 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[12]
.sym 47802 $abc$63045$new_ys__n3828_
.sym 47805 $abc$63045$new_ys__n1271_
.sym 47806 rvsoc.cpu0.D_op1[12]
.sym 47807 $abc$63045$new_ys__n1131_
.sym 47808 rvsoc.cpu0.D_op2[12]
.sym 47811 rvsoc.cpu0.D_op2[22]
.sym 47812 $abc$63045$new_ys__n1272_
.sym 47813 rvsoc.cpu0.D_op1[22]
.sym 47814 $abc$63045$new_ys__n1271_
.sym 47817 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[15]
.sym 47818 $abc$63045$new_ys__n2413_inv_
.sym 47819 $abc$63045$new_ys__n3828_
.sym 47820 rvsoc.cpu0.add_op12[15]
.sym 47821 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 47822 rvsoc.clka
.sym 47823 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 47826 rvsoc.cpu0.sys_count[2]
.sym 47827 rvsoc.cpu0.sys_count[3]
.sym 47828 rvsoc.cpu0.sys_count[4]
.sym 47829 rvsoc.cpu0.sys_count[5]
.sym 47830 rvsoc.cpu0.sys_count[6]
.sym 47831 rvsoc.cpu0.sys_count[7]
.sym 47835 rvsoc.cpu0.D_op1[28]
.sym 47836 rvsoc.data_wdata[4]
.sym 47837 $PACKER_GND_NET
.sym 47838 rvsoc.cpu0.D_op1[25]
.sym 47839 rvsoc.cpu0.add_op12[14]
.sym 47840 rvsoc.cpu0.D_op2[12]
.sym 47842 rvsoc.data_wdata[25]
.sym 47843 rvsoc.cpu0.D_op1[16]
.sym 47845 $abc$63045$new_ys__n1806_
.sym 47846 rvsoc.data_wdata[31]
.sym 47847 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[15]
.sym 47849 rvsoc.cpu0.D_op1[1]
.sym 47850 rvsoc.cpu0.sys_count[15]
.sym 47851 rvsoc.cpu0.E_op1[17]
.sym 47852 rvsoc.cpu0.E_op1[9]
.sym 47853 rvsoc.cpu0.E_op1[14]
.sym 47855 rvsoc.cpu0.D_op2[19]
.sym 47856 rvsoc.mem_vdata[2][21]
.sym 47857 $abc$63045$new_ys__n1873_inv_
.sym 47858 rvsoc.cpu0.E_op1[6]
.sym 47859 $abc$63045$new_ys__n1098_
.sym 47865 rvsoc.cpu0.D_op1[1]
.sym 47867 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 47868 $abc$63045$new_ys__n1271_
.sym 47869 rvsoc.cpu0.D_op1[13]
.sym 47870 $abc$63045$new_ys__n1275_
.sym 47871 $abc$63045$new_ys__n1120_
.sym 47872 $abc$63045$new_ys__n1043_
.sym 47875 rvsoc.cpu0.D_op2[13]
.sym 47877 $abc$63045$new_n4676_
.sym 47878 rvsoc.data_wdata[8]
.sym 47880 $abc$63045$new_ys__n1272_
.sym 47881 $abc$63045$new_ys__n1039_
.sym 47883 rvsoc.cpu0.D_op2[20]
.sym 47884 $abc$63045$new_n4221_
.sym 47885 $abc$63045$new_ys__n1042_
.sym 47887 rvsoc.cpu0.D_op1[20]
.sym 47888 $abc$63045$new_ys__n1274_
.sym 47889 rvsoc.cpu0.D_op2[1]
.sym 47890 $abc$63045$new_ys__n11612_
.sym 47892 $abc$63045$new_ys__n1038_inv_
.sym 47893 rvsoc.cpu0.D_op2[20]
.sym 47895 rvsoc.cpu0.D_op1[20]
.sym 47896 $abc$63045$new_ys__n1245_
.sym 47898 $abc$63045$new_ys__n1039_
.sym 47899 $abc$63045$new_n4676_
.sym 47900 $abc$63045$new_ys__n1042_
.sym 47901 $abc$63045$new_ys__n1043_
.sym 47905 rvsoc.data_wdata[8]
.sym 47910 rvsoc.cpu0.D_op1[13]
.sym 47911 rvsoc.cpu0.D_op2[13]
.sym 47912 $abc$63045$new_ys__n1120_
.sym 47913 $abc$63045$new_ys__n1271_
.sym 47916 $abc$63045$new_ys__n1271_
.sym 47917 rvsoc.cpu0.D_op1[20]
.sym 47918 rvsoc.cpu0.D_op2[20]
.sym 47919 $abc$63045$new_ys__n1272_
.sym 47922 $abc$63045$new_ys__n1038_inv_
.sym 47923 $abc$63045$new_ys__n1275_
.sym 47924 rvsoc.cpu0.D_op2[20]
.sym 47925 rvsoc.cpu0.D_op1[20]
.sym 47928 $abc$63045$new_n4221_
.sym 47929 $abc$63045$new_ys__n11612_
.sym 47930 $abc$63045$new_ys__n1274_
.sym 47931 $abc$63045$new_ys__n1245_
.sym 47934 $abc$63045$new_ys__n1272_
.sym 47935 rvsoc.cpu0.D_op2[13]
.sym 47936 rvsoc.cpu0.D_op1[13]
.sym 47937 $abc$63045$new_ys__n1275_
.sym 47940 rvsoc.cpu0.D_op2[1]
.sym 47941 rvsoc.cpu0.D_op1[1]
.sym 47942 $abc$63045$new_ys__n1271_
.sym 47944 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 47945 rvsoc.clkn
.sym 47947 rvsoc.cpu0.sys_count[8]
.sym 47948 rvsoc.cpu0.sys_count[9]
.sym 47949 rvsoc.cpu0.sys_count[10]
.sym 47950 rvsoc.cpu0.sys_count[11]
.sym 47951 rvsoc.cpu0.sys_count[12]
.sym 47952 rvsoc.cpu0.sys_count[13]
.sym 47953 rvsoc.cpu0.sys_count[14]
.sym 47954 rvsoc.cpu0.sys_count[15]
.sym 47955 rvsoc.data_wdata[18]
.sym 47959 $abc$63045$new_n4624_
.sym 47960 rvsoc.cpu0.sys_count[1]
.sym 47961 $abc$63045$new_ys__n5456_inv_
.sym 47962 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 47963 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 47964 rvsoc.cpu0.D_op2[4]
.sym 47965 rvsoc.data_wdata[22]
.sym 47966 rvsoc.cpu0.E_op1[19]
.sym 47967 rvsoc.cpu0.E_op1[20]
.sym 47968 rvsoc.eram.adrs[8]
.sym 47969 rvsoc.cpu0.D_sysidx[0]
.sym 47970 $abc$63045$new_ys__n1215_
.sym 47971 $PACKER_VCC_NET
.sym 47972 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 47974 rvsoc.cpu0.E_op1[7]
.sym 47975 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 47976 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 47977 rvsoc.cpu0.D_op1[27]
.sym 47978 rvsoc.cpu0.D_op1[17]
.sym 47979 $abc$63045$new_n4308_
.sym 47980 rvsoc.cpu0.D_op1[21]
.sym 47988 $abc$63045$new_ys__n1182_inv_
.sym 47990 $abc$63045$new_ys__n1272_
.sym 47991 $abc$63045$new_n4917_
.sym 47994 rvsoc.cpu0.D_op2[7]
.sym 47995 $abc$63045$new_ys__n11624_
.sym 47997 $abc$63045$new_n4525_
.sym 47998 $abc$63045$new_n4523_
.sym 48000 $abc$63045$new_n4388_
.sym 48001 $abc$63045$new_ys__n1186_
.sym 48002 $abc$63045$new_ys__n1179_
.sym 48003 $abc$63045$new_n4386_
.sym 48005 $abc$63045$new_n4380_
.sym 48006 $abc$63045$new_n4162_
.sym 48007 rvsoc.cpu0.D_op2[31]
.sym 48008 rvsoc.cpu0.D_op1[31]
.sym 48009 $abc$63045$new_n4518_
.sym 48010 $abc$63045$new_ys__n1274_
.sym 48011 $abc$63045$new_n4381_
.sym 48014 $abc$63045$new_ys__n12757_inv_
.sym 48015 $abc$63045$new_ys__n1271_
.sym 48016 $abc$63045$new_ys__n1275_
.sym 48017 $abc$63045$new_ys__n1873_inv_
.sym 48018 rvsoc.cpu0.D_op1[7]
.sym 48021 $abc$63045$new_ys__n1272_
.sym 48022 rvsoc.cpu0.D_op2[31]
.sym 48023 rvsoc.cpu0.D_op1[31]
.sym 48024 $abc$63045$new_n4917_
.sym 48027 $abc$63045$new_ys__n1179_
.sym 48028 $abc$63045$new_n4386_
.sym 48029 $abc$63045$new_n4381_
.sym 48030 $abc$63045$new_ys__n1186_
.sym 48033 $abc$63045$new_ys__n1873_inv_
.sym 48034 $abc$63045$new_n4380_
.sym 48035 $abc$63045$new_ys__n1182_inv_
.sym 48036 $abc$63045$new_n4388_
.sym 48039 rvsoc.cpu0.D_op2[31]
.sym 48040 $abc$63045$new_ys__n1271_
.sym 48041 $abc$63045$new_ys__n1275_
.sym 48042 rvsoc.cpu0.D_op1[31]
.sym 48046 $abc$63045$new_n4518_
.sym 48047 $abc$63045$new_ys__n1274_
.sym 48048 $abc$63045$new_ys__n11624_
.sym 48051 $abc$63045$new_ys__n12757_inv_
.sym 48052 $abc$63045$new_n4525_
.sym 48053 $abc$63045$new_n4523_
.sym 48054 $abc$63045$new_n4162_
.sym 48057 rvsoc.cpu0.D_op2[7]
.sym 48059 $abc$63045$new_ys__n1271_
.sym 48060 rvsoc.cpu0.D_op1[7]
.sym 48063 rvsoc.cpu0.D_op1[7]
.sym 48064 rvsoc.cpu0.D_op2[7]
.sym 48065 $abc$63045$new_ys__n1275_
.sym 48066 $abc$63045$new_ys__n1272_
.sym 48067 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 48068 rvsoc.clka
.sym 48070 rvsoc.cpu0.sys_count[16]
.sym 48071 rvsoc.cpu0.sys_count[17]
.sym 48072 rvsoc.cpu0.sys_count[18]
.sym 48073 rvsoc.cpu0.sys_count[19]
.sym 48074 rvsoc.cpu0.sys_count[20]
.sym 48075 rvsoc.cpu0.sys_count[21]
.sym 48076 rvsoc.cpu0.sys_count[22]
.sym 48077 rvsoc.cpu0.sys_count[23]
.sym 48078 rvsoc.cpu0.sysregs[3][13]
.sym 48079 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 48084 $abc$63045$new_ys__n1744_
.sym 48085 rvsoc.cpu0.D_sysidx[0]
.sym 48087 rvsoc.data_wdata[13]
.sym 48088 rvsoc.data_wdata[7]
.sym 48090 rvsoc.data_wdata[9]
.sym 48091 $abc$63045$new_ys__n1738_
.sym 48092 $abc$63045$new_ys__n5468_inv_
.sym 48094 rvsoc.data_adrs[2]
.sym 48095 rvsoc.data_wdata[7]
.sym 48096 rvsoc.cpu0.sys_count[11]
.sym 48097 $abc$63045$new_n4381_
.sym 48098 $abc$63045$new_ys__n1658_
.sym 48099 $abc$63045$new_ys__n1613_
.sym 48100 rvsoc.cpu0.D_insn[27]
.sym 48101 rvsoc.cpu0.E_op1[12]
.sym 48103 $abc$63045$new_ys__n6314_
.sym 48104 $abc$63045$new_ys__n1275_
.sym 48111 $abc$63045$new_ys__n1275_
.sym 48112 $abc$63045$new_n4911_
.sym 48115 $abc$63045$new_ys__n12759_inv_
.sym 48116 rvsoc.cpu0.D_op1[15]
.sym 48117 $abc$63045$new_ys__n1274_
.sym 48119 $abc$63045$new_ys__n11626_inv_
.sym 48123 $abc$63045$new_ys__n12759_inv_
.sym 48126 rvsoc.cpu0.D_insn[27]
.sym 48127 $abc$63045$new_n4762_
.sym 48128 $abc$63045$new_n4162_
.sym 48129 $abc$63045$new_ys__n1098_
.sym 48130 $abc$63045$new_n4570_
.sym 48131 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 48132 $abc$63045$new_n4564_
.sym 48133 $abc$63045$new_ys__n1873_inv_
.sym 48134 rvsoc.cpu0.D_insn_typ[9]
.sym 48135 $abc$63045$new_ys__n1093_inv_
.sym 48136 rvsoc.cpu0.D_op1[7]
.sym 48137 rvsoc.cpu0.sys_count[18]
.sym 48138 rvsoc.cpu0.sys_count[50]
.sym 48139 rvsoc.cpu0.D_op1[9]
.sym 48140 rvsoc.cpu0.D_op2[15]
.sym 48141 $abc$63045$new_ys__n1271_
.sym 48142 $abc$63045$new_ys__n1272_
.sym 48144 $abc$63045$new_ys__n1272_
.sym 48145 $abc$63045$new_ys__n1271_
.sym 48146 rvsoc.cpu0.D_op2[15]
.sym 48147 rvsoc.cpu0.D_op1[15]
.sym 48150 rvsoc.cpu0.D_insn_typ[9]
.sym 48151 rvsoc.cpu0.sys_count[50]
.sym 48152 rvsoc.cpu0.sys_count[18]
.sym 48153 rvsoc.cpu0.D_insn[27]
.sym 48157 rvsoc.cpu0.D_op1[9]
.sym 48162 $abc$63045$new_ys__n1093_inv_
.sym 48163 $abc$63045$new_ys__n1275_
.sym 48164 rvsoc.cpu0.D_op1[15]
.sym 48165 rvsoc.cpu0.D_op2[15]
.sym 48168 $abc$63045$new_ys__n1873_inv_
.sym 48169 $abc$63045$new_n4911_
.sym 48170 $abc$63045$new_n4762_
.sym 48171 $abc$63045$new_ys__n12759_inv_
.sym 48174 $abc$63045$new_n4162_
.sym 48175 $abc$63045$new_ys__n1098_
.sym 48176 $abc$63045$new_n4570_
.sym 48177 $abc$63045$new_ys__n12759_inv_
.sym 48180 $abc$63045$new_ys__n1274_
.sym 48181 $abc$63045$new_ys__n11626_inv_
.sym 48182 $abc$63045$new_ys__n1873_inv_
.sym 48183 $abc$63045$new_n4564_
.sym 48189 rvsoc.cpu0.D_op1[7]
.sym 48190 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 48191 rvsoc.clka
.sym 48192 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 48193 rvsoc.cpu0.sys_count[24]
.sym 48194 rvsoc.cpu0.sys_count[25]
.sym 48195 rvsoc.cpu0.sys_count[26]
.sym 48196 rvsoc.cpu0.sys_count[27]
.sym 48197 rvsoc.cpu0.sys_count[28]
.sym 48198 rvsoc.cpu0.sys_count[29]
.sym 48199 rvsoc.cpu0.sys_count[30]
.sym 48200 rvsoc.cpu0.sys_count[31]
.sym 48201 rvsoc.data_wdata[24]
.sym 48204 rvsoc.data_wdata[24]
.sym 48206 $abc$63045$new_ys__n5478_inv_
.sym 48209 $abc$63045$new_ys__n5474_inv_
.sym 48210 $abc$63045$new_ys__n2231_inv_
.sym 48211 rvsoc.cpu0.D_sysidx[0]
.sym 48213 $abc$63045$new_ys__n1274_
.sym 48214 $abc$63045$new_ys__n1880_inv_
.sym 48216 rvsoc.data_wdata[7]
.sym 48220 rvsoc.cpu0.sys_count[41]
.sym 48221 rvsoc.cpu0.D_op2[4]
.sym 48223 rvsoc.cpu0.sys_count[62]
.sym 48224 $PACKER_GND_NET
.sym 48225 $abc$63045$new_ys__n2413_inv_
.sym 48226 rvsoc.data_wdata[24]
.sym 48227 rvsoc.data_wdata[6]
.sym 48228 rvsoc.cpu0.sys_count[45]
.sym 48238 $abc$63045$new_ys__n1873_inv_
.sym 48240 $abc$63045$new_ys__n12783_inv_
.sym 48241 $abc$63045$new_ys__n12791_inv_
.sym 48243 $abc$63045$new_ys__n1064_
.sym 48244 $abc$63045$new_ys__n12783_inv_
.sym 48245 $abc$63045$new_ys__n1271_
.sym 48246 rvsoc.cpu0.D_op2[28]
.sym 48247 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 48248 rvsoc.cpu0.D_op1[17]
.sym 48249 rvsoc.cpu0.sys_count[23]
.sym 48250 rvsoc.cpu0.D_op1[21]
.sym 48251 rvsoc.cpu0.D_op2[3]
.sym 48253 $abc$63045$new_ys__n1061_
.sym 48254 rvsoc.cpu0.sys_count[55]
.sym 48255 $abc$63045$new_ys__n955_
.sym 48256 $abc$63045$new_n4162_
.sym 48257 rvsoc.cpu0.D_insn_typ[9]
.sym 48259 rvsoc.cpu0.D_op1[28]
.sym 48260 rvsoc.cpu0.D_insn[27]
.sym 48262 rvsoc.cpu0.D_op1[12]
.sym 48264 $abc$63045$new_n4633_
.sym 48267 $abc$63045$new_ys__n1064_
.sym 48268 $abc$63045$new_n4633_
.sym 48269 $abc$63045$new_ys__n1873_inv_
.sym 48270 $abc$63045$new_ys__n1061_
.sym 48275 rvsoc.cpu0.D_op1[12]
.sym 48279 $abc$63045$new_ys__n1271_
.sym 48280 $abc$63045$new_ys__n955_
.sym 48281 rvsoc.cpu0.D_op1[28]
.sym 48282 rvsoc.cpu0.D_op2[28]
.sym 48285 rvsoc.cpu0.D_insn[27]
.sym 48286 rvsoc.cpu0.sys_count[23]
.sym 48287 rvsoc.cpu0.D_insn_typ[9]
.sym 48288 rvsoc.cpu0.sys_count[55]
.sym 48291 $abc$63045$new_ys__n12783_inv_
.sym 48292 $abc$63045$new_ys__n12791_inv_
.sym 48294 rvsoc.cpu0.D_op2[3]
.sym 48297 rvsoc.cpu0.D_op1[17]
.sym 48303 rvsoc.cpu0.D_op1[21]
.sym 48309 rvsoc.cpu0.D_op2[3]
.sym 48310 $abc$63045$new_n4162_
.sym 48311 $abc$63045$new_ys__n12783_inv_
.sym 48313 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 48314 rvsoc.clka
.sym 48315 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 48316 rvsoc.cpu0.sys_count[32]
.sym 48317 rvsoc.cpu0.sys_count[33]
.sym 48318 rvsoc.cpu0.sys_count[34]
.sym 48319 rvsoc.cpu0.sys_count[35]
.sym 48320 rvsoc.cpu0.sys_count[36]
.sym 48321 rvsoc.cpu0.sys_count[37]
.sym 48322 rvsoc.cpu0.sys_count[38]
.sym 48323 rvsoc.cpu0.sys_count[39]
.sym 48324 rvsoc.cpu0.D_op2[1]
.sym 48328 $abc$63045$new_ys__n1445_
.sym 48329 $PACKER_GND_NET
.sym 48331 rvsoc.cpu0.D_op2[1]
.sym 48332 rvsoc.cpu0.sysregs[0][27]
.sym 48333 rvsoc.cpu0.D_op1[22]
.sym 48334 rvsoc.cpu0.sysregs[3][23]
.sym 48335 rvsoc.data_wdata[25]
.sym 48336 $abc$63045$new_ys__n1535_
.sym 48337 rvsoc.cpu0.D_op2[0]
.sym 48338 rvsoc.uart0.status[1]
.sym 48347 rvsoc.cpu0.E_op1[17]
.sym 48349 rvsoc.cpu0.E_op1[21]
.sym 48350 $abc$63045$new_ys__n1873_inv_
.sym 48351 $abc$63045$new_ys__n5467_
.sym 48357 $abc$63045$new_ys__n1873_inv_
.sym 48358 $abc$63045$new_n4853_
.sym 48359 $abc$63045$new_n4767_
.sym 48360 $abc$63045$new_n4162_
.sym 48361 rvsoc.cpu0.D_insn_typ[9]
.sym 48362 $abc$63045$new_ys__n12756_inv_
.sym 48363 $abc$63045$new_ys__n12772_inv_
.sym 48364 $abc$63045$new_ys__n1272_
.sym 48365 rvsoc.cpu0.D_op2[8]
.sym 48366 rvsoc.cpu0.D_op2[28]
.sym 48367 $abc$63045$new_n4846_
.sym 48368 $abc$63045$new_ys__n1271_
.sym 48369 $abc$63045$new_n4844_
.sym 48370 $abc$63045$new_ys__n12756_inv_
.sym 48371 rvsoc.cpu0.sys_count[30]
.sym 48372 rvsoc.cpu0.D_insn[27]
.sym 48373 $abc$63045$new_n4762_
.sym 48376 rvsoc.cpu0.D_op1[8]
.sym 48378 $abc$63045$new_n4845_
.sym 48379 $abc$63045$new_ys__n1523_
.sym 48381 $abc$63045$new_n4848_
.sym 48382 $abc$63045$new_n4497_
.sym 48383 rvsoc.cpu0.sys_count[62]
.sym 48386 $abc$63045$new_n4584_
.sym 48387 $abc$63045$new_ys__n1275_
.sym 48388 rvsoc.cpu0.D_op1[28]
.sym 48390 rvsoc.cpu0.D_op1[28]
.sym 48391 $abc$63045$new_ys__n1275_
.sym 48392 rvsoc.cpu0.D_op2[28]
.sym 48393 $abc$63045$new_ys__n1272_
.sym 48396 rvsoc.cpu0.sys_count[62]
.sym 48397 rvsoc.cpu0.D_insn[27]
.sym 48398 rvsoc.cpu0.sys_count[30]
.sym 48399 rvsoc.cpu0.D_insn_typ[9]
.sym 48402 $abc$63045$new_n4767_
.sym 48404 $abc$63045$new_ys__n1523_
.sym 48408 rvsoc.cpu0.D_op1[8]
.sym 48410 rvsoc.cpu0.D_op2[8]
.sym 48411 $abc$63045$new_ys__n1271_
.sym 48414 $abc$63045$new_ys__n12772_inv_
.sym 48415 $abc$63045$new_n4162_
.sym 48417 $abc$63045$new_n4845_
.sym 48420 $abc$63045$new_n4848_
.sym 48421 $abc$63045$new_n4762_
.sym 48422 $abc$63045$new_n4846_
.sym 48423 $abc$63045$new_ys__n12756_inv_
.sym 48426 $abc$63045$new_n4584_
.sym 48427 $abc$63045$new_n4853_
.sym 48428 $abc$63045$new_ys__n1873_inv_
.sym 48429 $abc$63045$new_n4844_
.sym 48432 $abc$63045$new_n4162_
.sym 48433 $abc$63045$new_n4497_
.sym 48434 $abc$63045$new_ys__n12756_inv_
.sym 48436 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 48437 rvsoc.clka
.sym 48439 rvsoc.cpu0.sys_count[40]
.sym 48440 rvsoc.cpu0.sys_count[41]
.sym 48441 rvsoc.cpu0.sys_count[42]
.sym 48442 rvsoc.cpu0.sys_count[43]
.sym 48443 rvsoc.cpu0.sys_count[44]
.sym 48444 rvsoc.cpu0.sys_count[45]
.sym 48445 rvsoc.cpu0.sys_count[46]
.sym 48446 rvsoc.cpu0.sys_count[47]
.sym 48448 rvsoc.data_wdata[29]
.sym 48452 rvsoc.cpu0.sys_count[1]
.sym 48453 rvsoc.cpu0.E_op1[26]
.sym 48454 $abc$63045$new_n5993_
.sym 48455 $abc$63045$new_ys__n1430_
.sym 48457 rvsoc.data_wdata[24]
.sym 48458 $abc$63045$new_ys__n1478_
.sym 48460 rvsoc.cpu0.E_op1[25]
.sym 48461 rvsoc.cpu0.D_op2[8]
.sym 48463 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 48465 rvsoc.cpu0.sys_count[55]
.sym 48468 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 48469 rvsoc.cpu0.D_op1[27]
.sym 48471 $abc$63045$new_n4308_
.sym 48474 rvsoc.cpu0.sys_count[61]
.sym 48481 $abc$63045$new_ys__n11613_inv_
.sym 48482 $abc$63045$new_ys__n12804_inv_
.sym 48483 $abc$63045$new_ys__n12788_inv_
.sym 48486 $abc$63045$new_ys__n1274_
.sym 48487 $abc$63045$new_ys__n12796_inv_
.sym 48489 $abc$63045$new_ys__n1272_
.sym 48490 $abc$63045$new_n6044_
.sym 48491 $abc$63045$new_ys__n12788_inv_
.sym 48492 rvsoc.cpu0.D_op1[12]
.sym 48493 rvsoc.cpu0.D_op2[4]
.sym 48494 $abc$63045$new_ys__n1274_
.sym 48495 $abc$63045$new_n4492_
.sym 48496 $abc$63045$new_ys__n11623_
.sym 48497 $abc$63045$new_n4163_
.sym 48498 $abc$63045$new_ys__n12780_inv_
.sym 48500 rvsoc.cpu0.D_op2[3]
.sym 48501 $abc$63045$new_ys__n1241_
.sym 48503 $abc$63045$new_n4499_
.sym 48504 $abc$63045$new_n4162_
.sym 48506 $abc$63045$new_ys__n12780_inv_
.sym 48507 $abc$63045$new_n4253_
.sym 48508 rvsoc.cpu0.D_op2[3]
.sym 48510 $abc$63045$new_ys__n1275_
.sym 48511 rvsoc.cpu0.D_op2[12]
.sym 48513 $abc$63045$new_ys__n12780_inv_
.sym 48514 $abc$63045$new_n4162_
.sym 48516 rvsoc.cpu0.D_op2[3]
.sym 48519 $abc$63045$new_n4163_
.sym 48520 $abc$63045$new_ys__n12788_inv_
.sym 48521 $abc$63045$new_n6044_
.sym 48522 rvsoc.cpu0.D_op2[3]
.sym 48525 rvsoc.cpu0.D_op2[4]
.sym 48526 $abc$63045$new_ys__n12796_inv_
.sym 48527 rvsoc.cpu0.D_op2[3]
.sym 48528 $abc$63045$new_ys__n12780_inv_
.sym 48531 $abc$63045$new_ys__n1274_
.sym 48532 $abc$63045$new_n4492_
.sym 48533 $abc$63045$new_n4499_
.sym 48534 $abc$63045$new_ys__n11623_
.sym 48537 $abc$63045$new_n4253_
.sym 48538 $abc$63045$new_ys__n11613_inv_
.sym 48539 $abc$63045$new_ys__n1274_
.sym 48540 $abc$63045$new_ys__n1241_
.sym 48543 $abc$63045$new_ys__n12788_inv_
.sym 48545 rvsoc.cpu0.D_op2[3]
.sym 48546 $abc$63045$new_ys__n12780_inv_
.sym 48549 $abc$63045$new_ys__n12804_inv_
.sym 48550 rvsoc.cpu0.D_op2[3]
.sym 48552 $abc$63045$new_ys__n12796_inv_
.sym 48555 rvsoc.cpu0.D_op1[12]
.sym 48556 $abc$63045$new_ys__n1272_
.sym 48557 $abc$63045$new_ys__n1275_
.sym 48558 rvsoc.cpu0.D_op2[12]
.sym 48562 rvsoc.cpu0.sys_count[48]
.sym 48563 rvsoc.cpu0.sys_count[49]
.sym 48564 rvsoc.cpu0.sys_count[50]
.sym 48565 rvsoc.cpu0.sys_count[51]
.sym 48566 rvsoc.cpu0.sys_count[52]
.sym 48567 rvsoc.cpu0.sys_count[53]
.sym 48568 rvsoc.cpu0.sys_count[54]
.sym 48569 rvsoc.cpu0.sys_count[55]
.sym 48570 rvsoc.data_wdata[16]
.sym 48575 $abc$63045$new_ys__n11613_inv_
.sym 48576 rvsoc.cpu0.D_insn_typ[3]
.sym 48578 rvsoc.data_wdata[2]
.sym 48582 rvsoc.cpu0.D_sysidx[0]
.sym 48583 $abc$63045$new_ys__n1872_inv_
.sym 48596 $abc$63045$new_ys__n1275_
.sym 48603 rvsoc.cpu0.D_op1[28]
.sym 48607 rvsoc.cpu0.D_op2[1]
.sym 48609 rvsoc.cpu0.D_op1[22]
.sym 48610 rvsoc.cpu0.D_op1[24]
.sym 48611 $abc$63045$new_n4851_
.sym 48614 $abc$63045$new_ys__n12832_inv_
.sym 48616 rvsoc.cpu0.D_op1[21]
.sym 48618 $abc$63045$new_ys__n12828_inv_
.sym 48619 rvsoc.cpu0.D_op1[26]
.sym 48621 rvsoc.cpu0.D_op2[0]
.sym 48622 $abc$63045$new_ys__n12866_inv_
.sym 48624 rvsoc.cpu0.D_op2[2]
.sym 48626 rvsoc.cpu0.D_op2[0]
.sym 48627 $abc$63045$new_ys__n12824_inv_
.sym 48628 $abc$63045$new_n4852_
.sym 48629 rvsoc.cpu0.D_op1[27]
.sym 48631 rvsoc.cpu0.D_op1[25]
.sym 48632 rvsoc.cpu0.D_op1[23]
.sym 48638 rvsoc.cpu0.D_op2[1]
.sym 48639 $abc$63045$new_ys__n12866_inv_
.sym 48642 rvsoc.cpu0.D_op2[0]
.sym 48643 rvsoc.cpu0.D_op1[28]
.sym 48644 rvsoc.cpu0.D_op1[27]
.sym 48645 rvsoc.cpu0.D_op2[1]
.sym 48648 $abc$63045$new_ys__n12832_inv_
.sym 48649 $abc$63045$new_n4851_
.sym 48650 $abc$63045$new_n4852_
.sym 48651 rvsoc.cpu0.D_op2[2]
.sym 48654 rvsoc.cpu0.D_op1[25]
.sym 48655 rvsoc.cpu0.D_op1[26]
.sym 48657 rvsoc.cpu0.D_op2[0]
.sym 48660 rvsoc.cpu0.D_op1[23]
.sym 48661 rvsoc.cpu0.D_op1[24]
.sym 48663 rvsoc.cpu0.D_op2[0]
.sym 48667 rvsoc.cpu0.D_op1[22]
.sym 48668 rvsoc.cpu0.D_op2[0]
.sym 48669 rvsoc.cpu0.D_op1[21]
.sym 48672 $abc$63045$new_ys__n12832_inv_
.sym 48674 $abc$63045$new_ys__n12828_inv_
.sym 48675 rvsoc.cpu0.D_op2[2]
.sym 48678 rvsoc.cpu0.D_op2[2]
.sym 48679 $abc$63045$new_ys__n12828_inv_
.sym 48680 $abc$63045$new_ys__n12824_inv_
.sym 48685 rvsoc.cpu0.sys_count[56]
.sym 48686 rvsoc.cpu0.sys_count[57]
.sym 48687 rvsoc.cpu0.sys_count[58]
.sym 48688 rvsoc.cpu0.sys_count[59]
.sym 48689 rvsoc.cpu0.sys_count[60]
.sym 48690 rvsoc.cpu0.sys_count[61]
.sym 48691 rvsoc.cpu0.sys_count[62]
.sym 48692 rvsoc.cpu0.sys_count[63]
.sym 48697 $abc$63045$new_ys__n1475_
.sym 48698 rvsoc.data_wdata[12]
.sym 48699 rvsoc.cpu0.D_op1[30]
.sym 48700 rvsoc.cpu0.D_sysidx[0]
.sym 48701 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 48704 rvsoc.cpu0.D_sysidx[0]
.sym 48707 $abc$63045$new_n4891_
.sym 48708 rvsoc.data_wdata[12]
.sym 48710 rvsoc.cpu0.D_op2[2]
.sym 48714 rvsoc.cpu0.sys_count[62]
.sym 48727 rvsoc.cpu0.D_op2[1]
.sym 48729 $abc$63045$new_ys__n12866_inv_
.sym 48735 rvsoc.cpu0.D_op2[1]
.sym 48738 $abc$63045$new_ys__n12864_inv_
.sym 48739 $abc$63045$new_ys__n12862_inv_
.sym 48777 $abc$63045$new_ys__n12864_inv_
.sym 48779 rvsoc.cpu0.D_op2[1]
.sym 48780 $abc$63045$new_ys__n12862_inv_
.sym 48796 $abc$63045$new_ys__n12864_inv_
.sym 48797 rvsoc.cpu0.D_op2[1]
.sym 48798 $abc$63045$new_ys__n12866_inv_
.sym 48810 rvsoc.clks.pll_clk
.sym 48812 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 48819 $PACKER_GND_NET
.sym 48821 rvsoc.gpio0.dir[3]
.sym 48882 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878
.sym 48899 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878
.sym 48909 rvsoc.spi0.log2div[4]
.sym 48910 rvsoc.dram.adrs[10]
.sym 48913 rvsoc.spi0.log2div[0]
.sym 48914 $abc$63045$new_n3163_
.sym 48915 $abc$63045$new_n3154_
.sym 48922 $abc$63045$new_ys__n527_
.sym 48923 rvsoc.cpu0.add_op12[14]
.sym 48924 rvsoc.data_adrs[14]
.sym 48926 rvsoc.cpu0.D_insn[20]
.sym 48927 rvsoc.data_adrs[10]
.sym 48929 rvsoc.data_adrs[15]
.sym 48931 rvsoc.cpu0.E_mul_lolo[4]
.sym 48940 rvsoc.uart0.status[0]
.sym 48958 $abc$63045$new_ys__n5954_
.sym 48966 rvsoc.data_adrs[14]
.sym 48967 $PACKER_GND_NET
.sym 48968 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 48970 rvsoc.data_adrs[15]
.sym 48973 rvsoc.code_adrs[15]
.sym 48976 rvsoc.code_adrs[8]
.sym 48978 rvsoc.code_adrs[14]
.sym 48981 rvsoc.data_adrs[8]
.sym 48986 $PACKER_GND_NET
.sym 48989 $PACKER_GND_NET
.sym 48996 $PACKER_GND_NET
.sym 49001 rvsoc.code_adrs[14]
.sym 49003 $abc$63045$new_ys__n5954_
.sym 49004 rvsoc.data_adrs[14]
.sym 49007 rvsoc.data_adrs[15]
.sym 49008 rvsoc.code_adrs[15]
.sym 49010 $abc$63045$new_ys__n5954_
.sym 49013 rvsoc.code_adrs[8]
.sym 49015 $abc$63045$new_ys__n5954_
.sym 49016 rvsoc.data_adrs[8]
.sym 49022 $PACKER_GND_NET
.sym 49027 $PACKER_GND_NET
.sym 49029 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 49030 rvsoc.clkn
.sym 49034 p06
.sym 49037 rvsoc.mem_vdata[5][4]
.sym 49038 rvsoc.dram.adrs[2]
.sym 49039 rvsoc.mem_vdata[5][14]
.sym 49040 rvsoc.mem_vdata[5][0]
.sym 49042 rvsoc.mem_vdata[5][16]
.sym 49043 rvsoc.mem_vdata[5][20]
.sym 49046 $abc$63045$new_n5303_
.sym 49049 rvsoc.data_wdata[8]
.sym 49050 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51473
.sym 49051 p15
.sym 49052 rvsoc.mem_vdata[1][3]
.sym 49053 rvsoc.code_adrs[28]
.sym 49056 rvsoc.gpio0.dir[7]
.sym 49057 rvsoc.mem_vdata[1][4]
.sym 49059 rvsoc.dram.adrs[10]
.sym 49066 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 49071 rvsoc.data_adrs[28]
.sym 49073 rvsoc.dram.adrs[10]
.sym 49076 rvsoc.data_adrs[8]
.sym 49077 $abc$63045$new_ys__n5954_
.sym 49078 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 49079 rvsoc.data_adrs[2]
.sym 49080 rvsoc.mem_vdata[0][21]
.sym 49084 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 49085 rvsoc.mem_vdata[0][21]
.sym 49086 rvsoc.data_adrs[29]
.sym 49089 rvsoc.spi0.status[24]
.sym 49090 $abc$63045$new_ys__n11298_
.sym 49091 rvsoc.mem_vdata[4][22]
.sym 49093 rvsoc.code_adrs[15]
.sym 49095 $abc$63045$new_ys__n2165_inv_
.sym 49097 $abc$63045$new_n5142_
.sym 49098 rvsoc.mem_vdata[5][20]
.sym 49100 $abc$63045$new_n3202_
.sym 49101 rvsoc.data_wdata[3]
.sym 49124 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 49127 rvsoc.data_adrs[28]
.sym 49129 rvsoc.mem_vdata[2][21]
.sym 49130 rvsoc.code_adrs[29]
.sym 49133 $PACKER_GND_NET
.sym 49134 rvsoc.code_adrs[28]
.sym 49135 rvsoc.mem_vdata[0][21]
.sym 49139 rvsoc.mem_vdata[0][21]
.sym 49142 rvsoc.data_adrs[29]
.sym 49146 $PACKER_GND_NET
.sym 49152 rvsoc.mem_vdata[0][21]
.sym 49153 rvsoc.mem_vdata[2][21]
.sym 49154 rvsoc.data_adrs[28]
.sym 49155 rvsoc.data_adrs[29]
.sym 49158 rvsoc.mem_vdata[0][21]
.sym 49159 rvsoc.code_adrs[29]
.sym 49160 rvsoc.mem_vdata[2][21]
.sym 49161 rvsoc.code_adrs[28]
.sym 49177 $PACKER_GND_NET
.sym 49192 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 49193 rvsoc.clkn
.sym 49195 $abc$63045$new_ys__n5954_
.sym 49196 rvsoc.dram.adrs[7]
.sym 49197 $abc$63045$new_n5080_
.sym 49198 $abc$63045$new_ys__n7761_
.sym 49199 $abc$63045$new_ys__n7763_
.sym 49200 $abc$63045$new_n3643_
.sym 49201 $abc$63045$new_ys__n7765_
.sym 49202 $abc$63045$new_n3646_
.sym 49203 rvsoc.mem_vdata[5][3]
.sym 49204 rvsoc.data_adrs[2]
.sym 49205 rvsoc.data_adrs[2]
.sym 49207 rvsoc.mem_vdata[5][18]
.sym 49208 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 49209 rvsoc.mem_vdata[0][11]
.sym 49210 $abc$63045$new_ys__n527_
.sym 49211 rvsoc.code_adrs[30]
.sym 49212 rvsoc.mem_vdata[1][28]
.sym 49213 rvsoc.gpio0.data[7]
.sym 49215 rvsoc.mem_vdata[0][9]
.sym 49217 $abc$63045$new_ys__n4261_
.sym 49218 rvsoc.mem_vdata[1][13]
.sym 49219 rvsoc.code_adrs[4]
.sym 49220 rvsoc.code_adrs[28]
.sym 49221 rvsoc.data_adrs[3]
.sym 49222 $abc$63045$new_ys__n7753_
.sym 49224 rvsoc.data_adrs[14]
.sym 49225 rvsoc.mem_vdata[0][24]
.sym 49226 rvsoc.resetn
.sym 49227 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 49228 $abc$63045$new_ys__n5954_
.sym 49229 rvsoc.mem_vdata[5][19]
.sym 49236 rvsoc.spi0.status[27]
.sym 49237 $abc$63045$new_ys__n11766_
.sym 49238 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 49240 $abc$63045$new_ys__n12665_
.sym 49242 $abc$63045$new_ys__n11772_
.sym 49243 $abc$63045$new_n3120_
.sym 49244 rvsoc.mem_vdata[3][24]
.sym 49246 rvsoc.data_adrs[28]
.sym 49247 rvsoc.mem_vdata[1][24]
.sym 49248 rvsoc.mem_vdata[5][24]
.sym 49249 rvsoc.spi0.status[11]
.sym 49250 rvsoc.resetn
.sym 49251 $abc$63045$new_n5081_
.sym 49252 rvsoc.data_adrs[29]
.sym 49254 $abc$63045$new_n5080_
.sym 49255 rvsoc.spi0.status[24]
.sym 49256 $abc$63045$new_ys__n11298_
.sym 49257 rvsoc.mem_vdata[4][11]
.sym 49258 $abc$63045$new_ys__n11299_inv_
.sym 49259 rvsoc.mem_vdata[15][11]
.sym 49262 $abc$63045$new_ys__n527_
.sym 49264 rvsoc.code_adrs[30]
.sym 49265 $abc$63045$new_ys__n2231_inv_
.sym 49269 $abc$63045$new_ys__n2231_inv_
.sym 49270 $abc$63045$new_ys__n11766_
.sym 49271 $abc$63045$new_ys__n11299_inv_
.sym 49272 rvsoc.resetn
.sym 49275 rvsoc.code_adrs[30]
.sym 49276 rvsoc.mem_vdata[1][24]
.sym 49277 rvsoc.mem_vdata[5][24]
.sym 49278 $abc$63045$new_ys__n12665_
.sym 49281 $abc$63045$new_n5081_
.sym 49282 $abc$63045$new_n3120_
.sym 49283 $abc$63045$new_n5080_
.sym 49288 rvsoc.spi0.status[27]
.sym 49289 $abc$63045$new_ys__n527_
.sym 49294 $abc$63045$new_ys__n527_
.sym 49296 rvsoc.spi0.status[24]
.sym 49299 rvsoc.mem_vdata[4][11]
.sym 49300 $abc$63045$new_ys__n11298_
.sym 49301 rvsoc.mem_vdata[15][11]
.sym 49302 $abc$63045$new_ys__n11772_
.sym 49307 rvsoc.spi0.status[11]
.sym 49308 $abc$63045$new_ys__n527_
.sym 49311 rvsoc.data_adrs[28]
.sym 49312 rvsoc.mem_vdata[1][24]
.sym 49313 rvsoc.mem_vdata[3][24]
.sym 49314 rvsoc.data_adrs[29]
.sym 49315 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 49316 rvsoc.clkn
.sym 49318 rvsoc.mem_vdata[4][22]
.sym 49319 $abc$63045$new_n5287_
.sym 49320 $abc$63045$new_n5913_
.sym 49321 $abc$63045$new_ys__n7745_
.sym 49322 $abc$63045$new_n5914_
.sym 49323 rvsoc.mem_vdata[4][11]
.sym 49324 $abc$63045$new_ys__n7756_
.sym 49325 $abc$63045$new_ys__n7749_
.sym 49326 rvsoc.mem_vdata[1][20]
.sym 49327 rvsoc.mem_vdata[15][6]
.sym 49328 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[1]
.sym 49330 rvsoc.mem_vdata[1][19]
.sym 49331 $abc$63045$new_ys__n7764_
.sym 49332 $abc$63045$new_ys__n12665_
.sym 49333 rvsoc.mem_vdata[1][15]
.sym 49334 rvsoc.code_adrs[28]
.sym 49335 rvsoc.code_adrs[9]
.sym 49336 $abc$63045$new_ys__n12665_
.sym 49337 $abc$63045$new_ys__n7752_
.sym 49339 rvsoc.dram.adrs[7]
.sym 49340 rvsoc.code_adrs[28]
.sym 49341 $abc$63045$new_ys__n2556_inv_
.sym 49342 rvsoc.data_adrs[10]
.sym 49343 $abc$63045$new_n5914_
.sym 49344 $abc$63045$new_n5912_
.sym 49345 rvsoc.mem_vdata[15][11]
.sym 49346 $abc$63045$new_n5065_
.sym 49347 $abc$63045$new_ys__n7756_
.sym 49348 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 49349 rvsoc.mem_vdata[5][30]
.sym 49350 $abc$63045$new_ys__n7759_
.sym 49351 rvsoc.code_adrs[31]
.sym 49353 rvsoc.data_adrs[8]
.sym 49359 $abc$63045$new_n5204_
.sym 49360 $abc$63045$new_ys__n7757_
.sym 49361 $abc$63045$new_n5078_
.sym 49362 $abc$63045$new_ys__n7761_
.sym 49363 rvsoc.mem_vdata[5][24]
.sym 49364 $abc$63045$new_n5210_
.sym 49365 $abc$63045$new_ys__n7765_
.sym 49366 $abc$63045$new_ys__n7753_
.sym 49367 $abc$63045$new_ys__n11766_
.sym 49369 $abc$63045$new_n5079_
.sym 49371 $abc$63045$new_ys__n7763_
.sym 49373 $abc$63045$new_n5221_
.sym 49375 $abc$63045$new_n5071_
.sym 49377 $abc$63045$new_n5069_
.sym 49378 $abc$63045$new_ys__n7745_
.sym 49381 $abc$63045$new_n5059_
.sym 49382 $abc$63045$new_n5057_
.sym 49383 $abc$63045$new_ys__n7736_
.sym 49385 $abc$63045$new_n5069_
.sym 49386 $abc$63045$new_n5061_
.sym 49388 $abc$63045$new_n5227_
.sym 49389 $abc$63045$new_n5059_
.sym 49390 $abc$63045$new_ys__n7749_
.sym 49392 $abc$63045$new_ys__n7765_
.sym 49393 $abc$63045$new_n5057_
.sym 49394 $abc$63045$new_n5061_
.sym 49395 $abc$63045$new_n5059_
.sym 49398 $abc$63045$new_ys__n7736_
.sym 49399 $abc$63045$new_n5061_
.sym 49400 $abc$63045$new_n5057_
.sym 49401 $abc$63045$new_n5059_
.sym 49404 $abc$63045$new_n5204_
.sym 49405 $abc$63045$new_n5210_
.sym 49406 $abc$63045$new_n5227_
.sym 49407 $abc$63045$new_n5221_
.sym 49410 $abc$63045$new_ys__n7761_
.sym 49411 $abc$63045$new_n5061_
.sym 49412 $abc$63045$new_n5057_
.sym 49413 $abc$63045$new_n5059_
.sym 49416 $abc$63045$new_n5071_
.sym 49417 $abc$63045$new_ys__n7745_
.sym 49418 $abc$63045$new_n5069_
.sym 49419 $abc$63045$new_ys__n7753_
.sym 49422 $abc$63045$new_n5069_
.sym 49423 $abc$63045$new_ys__n7749_
.sym 49424 $abc$63045$new_ys__n7757_
.sym 49425 $abc$63045$new_n5071_
.sym 49428 $abc$63045$new_n5061_
.sym 49429 $abc$63045$new_ys__n7763_
.sym 49430 $abc$63045$new_n5059_
.sym 49431 $abc$63045$new_n5057_
.sym 49434 $abc$63045$new_ys__n11766_
.sym 49435 $abc$63045$new_n5078_
.sym 49436 $abc$63045$new_n5079_
.sym 49437 rvsoc.mem_vdata[5][24]
.sym 49441 rvsoc.uart0.cfg[30]
.sym 49442 $abc$63045$new_ys__n7746_
.sym 49443 $abc$63045$new_ys__n7759_
.sym 49444 $abc$63045$new_ys__n7754_
.sym 49445 $abc$63045$new_ys__n7748_
.sym 49446 $abc$63045$new_n5285_
.sym 49447 $abc$63045$new_n4056_
.sym 49448 rvsoc.uart0.cfg[22]
.sym 49449 $abc$63045$new_n5075_
.sym 49453 $abc$63045$new_ys__n11766_
.sym 49454 $abc$63045$new_ys__n7757_
.sym 49455 $abc$63045$new_n5078_
.sym 49456 $abc$63045$new_n6160_
.sym 49457 $abc$63045$new_ys__n3046_inv_
.sym 49458 rvsoc.mem_vdata[4][10]
.sym 49459 rvsoc.data_adrs[29]
.sym 49460 rvsoc.cpu0.D_insn_typ[5]
.sym 49461 rvsoc.uart0.div[12]
.sym 49462 $abc$63045$new_ys__n11772_
.sym 49463 rvsoc.data_wst[0]
.sym 49464 rvsoc.mem_vdata[0][26]
.sym 49466 $abc$63045$new_ys__n2231_inv_
.sym 49467 rvsoc.dram.adrs[5]
.sym 49468 rvsoc.dram.adrs[9]
.sym 49469 $abc$63045$new_ys__n7736_
.sym 49470 rvsoc.code_adrs[30]
.sym 49471 rvsoc.mem_vdata[0][21]
.sym 49472 $abc$63045$new_ys__n2231_inv_
.sym 49473 $abc$63045$new_ys__n3050_inv_
.sym 49475 rvsoc.data_adrs[2]
.sym 49476 rvsoc.mem_vdata[3][30]
.sym 49482 $abc$63045$new_ys__n7762_
.sym 49484 $abc$63045$new_n5069_
.sym 49485 $abc$63045$new_ys__n7745_
.sym 49488 $abc$63045$new_ys__n7756_
.sym 49489 $abc$63045$new_n5057_
.sym 49490 $abc$63045$new_n5071_
.sym 49493 $abc$63045$new_n5056_
.sym 49494 $abc$63045$new_n5068_
.sym 49496 $abc$63045$new_n5059_
.sym 49497 $abc$63045$new_ys__n7749_
.sym 49499 $abc$63045$new_n5082_
.sym 49500 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 49501 $abc$63045$new_ys__n7754_
.sym 49502 $PACKER_GND_NET
.sym 49504 $abc$63045$new_n5092_
.sym 49507 $abc$63045$new_ys__n7746_
.sym 49509 $abc$63045$new_n5061_
.sym 49510 $abc$63045$new_ys__n7748_
.sym 49511 $abc$63045$new_n5435_
.sym 49513 $abc$63045$new_ys__n7764_
.sym 49515 $abc$63045$new_ys__n7749_
.sym 49516 $abc$63045$new_n5057_
.sym 49517 $abc$63045$new_n5435_
.sym 49521 $abc$63045$new_n5059_
.sym 49522 $abc$63045$new_ys__n7762_
.sym 49523 $abc$63045$new_n5057_
.sym 49524 $abc$63045$new_n5061_
.sym 49527 $abc$63045$new_n5069_
.sym 49528 $abc$63045$new_n5071_
.sym 49529 $abc$63045$new_ys__n7756_
.sym 49530 $abc$63045$new_ys__n7748_
.sym 49533 $abc$63045$new_n5057_
.sym 49534 $abc$63045$new_n5435_
.sym 49535 $abc$63045$new_ys__n7745_
.sym 49539 $abc$63045$new_n5056_
.sym 49540 $abc$63045$new_n5068_
.sym 49541 $abc$63045$new_n5092_
.sym 49542 $abc$63045$new_n5082_
.sym 49546 $PACKER_GND_NET
.sym 49551 $abc$63045$new_n5061_
.sym 49552 $abc$63045$new_n5059_
.sym 49553 $abc$63045$new_ys__n7764_
.sym 49554 $abc$63045$new_n5057_
.sym 49557 $abc$63045$new_ys__n7754_
.sym 49558 $abc$63045$new_n5069_
.sym 49559 $abc$63045$new_n5071_
.sym 49560 $abc$63045$new_ys__n7746_
.sym 49561 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 49562 rvsoc.clkn
.sym 49564 $abc$63045$new_n6151_
.sym 49565 $abc$63045$new_n5916_
.sym 49566 $abc$63045$new_ys__n3050_inv_
.sym 49567 rvsoc.cpu0.F_actv_pc[7]
.sym 49568 rvsoc.cpu0.F_actv_pc[14]
.sym 49569 $abc$63045$new_n5915_
.sym 49570 $abc$63045$new_ys__n3054_
.sym 49571 rvsoc.dram.adrs[5]
.sym 49574 rvsoc.spi0.status[17]
.sym 49576 $abc$63045$new_ys__n7762_
.sym 49577 $abc$63045$new_n5181_
.sym 49578 $abc$63045$new_n3120_
.sym 49579 rvsoc.code_adrs[29]
.sym 49580 $abc$63045$new_ys__n11298_
.sym 49581 rvsoc.mem_vdata[15][22]
.sym 49582 rvsoc.mem_vdata[5][17]
.sym 49583 $abc$63045$new_n5116_
.sym 49585 rvsoc.mem_vdata[15][21]
.sym 49586 rvsoc.data_adrs[0]
.sym 49587 rvsoc.data_wdata[25]
.sym 49588 rvsoc.dram.adrs[11]
.sym 49589 rvsoc.mem_vdata[5][17]
.sym 49590 rvsoc.mem_vdata[15][27]
.sym 49591 $abc$63045$new_n5434_
.sym 49593 rvsoc.code_adrs[7]
.sym 49594 $abc$63045$new_ys__n11298_
.sym 49595 rvsoc.code_adrs[15]
.sym 49597 rvsoc.data_adrs[7]
.sym 49599 $abc$63045$new_ys__n11813_
.sym 49605 $abc$63045$new_ys__n7752_
.sym 49606 $abc$63045$new_ys__n7746_
.sym 49607 $abc$63045$new_ys__n7759_
.sym 49610 $abc$63045$new_n5435_
.sym 49612 $abc$63045$new_n5131_
.sym 49613 $abc$63045$new_ys__n9517_
.sym 49614 $abc$63045$new_n5108_
.sym 49615 $abc$63045$new_n5125_
.sym 49616 $abc$63045$new_ys__n7754_
.sym 49617 $abc$63045$new_ys__n7748_
.sym 49620 $abc$63045$new_n5114_
.sym 49623 $abc$63045$new_n5069_
.sym 49628 $abc$63045$new_n5083_
.sym 49630 $abc$63045$new_ys__n7757_
.sym 49636 $abc$63045$new_n5057_
.sym 49638 $abc$63045$new_n5057_
.sym 49640 $abc$63045$new_ys__n7752_
.sym 49641 $abc$63045$new_n5083_
.sym 49644 $abc$63045$new_ys__n7748_
.sym 49645 $abc$63045$new_n5057_
.sym 49646 $abc$63045$new_n5435_
.sym 49650 $abc$63045$new_ys__n7759_
.sym 49652 $abc$63045$new_n5057_
.sym 49653 $abc$63045$new_n5083_
.sym 49656 $abc$63045$new_ys__n7746_
.sym 49658 $abc$63045$new_n5435_
.sym 49659 $abc$63045$new_n5057_
.sym 49662 $abc$63045$new_ys__n7754_
.sym 49663 $abc$63045$new_n5083_
.sym 49664 $abc$63045$new_n5057_
.sym 49668 $abc$63045$new_n5125_
.sym 49669 $abc$63045$new_n5108_
.sym 49670 $abc$63045$new_n5131_
.sym 49671 $abc$63045$new_n5114_
.sym 49674 $abc$63045$new_n5069_
.sym 49675 $abc$63045$new_ys__n9517_
.sym 49677 $abc$63045$new_n5083_
.sym 49681 $abc$63045$new_n5057_
.sym 49682 $abc$63045$new_n5083_
.sym 49683 $abc$63045$new_ys__n7757_
.sym 49687 $abc$63045$new_ys__n3051_inv_
.sym 49688 rvsoc.dram.adrs[9]
.sym 49689 $abc$63045$new_ys__n12233_inv_
.sym 49690 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53485
.sym 49691 rvsoc.uart0.tx_divcnt[1]
.sym 49692 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 49693 rvsoc.dram.adrs[11]
.sym 49694 rvsoc.data_wst[2]
.sym 49696 rvsoc.uart0.status[17]
.sym 49697 rvsoc.data_adrs[3]
.sym 49698 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[18]
.sym 49699 $abc$63045$new_ys__n9517_
.sym 49700 rvsoc.mem_vdata[1][18]
.sym 49701 $abc$63045$new_ys__n7758_
.sym 49702 rvsoc.cpu0.F_actv_pc[7]
.sym 49703 $abc$63045$new_ys__n4261_
.sym 49704 $abc$63045$new_ys__n2256_
.sym 49705 rvsoc.code_adrs[31]
.sym 49706 rvsoc.data_adrs[10]
.sym 49707 rvsoc.mem_vdata[15][9]
.sym 49708 rvsoc.data_adrs[3]
.sym 49709 $abc$63045$new_ys__n2143_inv_
.sym 49710 $abc$63045$new_ys__n12667_
.sym 49711 rvsoc.data_adrs[14]
.sym 49712 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[4]
.sym 49713 rvsoc.data_adrs[3]
.sym 49714 rvsoc.cpu0.E_mul_lolo[0]
.sym 49715 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 49716 rvsoc.cpu0.E_add12[14]
.sym 49717 rvsoc.code_adrs[28]
.sym 49719 rvsoc.data_adrs[0]
.sym 49721 rvsoc.code_adrs[29]
.sym 49722 rvsoc.code_adrs[4]
.sym 49729 rvsoc.cpu0.E_mul_lolo[6]
.sym 49730 $abc$63045$new_n5309_
.sym 49733 $abc$63045$new_n5326_
.sym 49735 $abc$63045$new_n5560_
.sym 49736 rvsoc.cpu0.E_mul_lolo[1]
.sym 49738 rvsoc.cpu0.mul_val[0]
.sym 49739 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 49740 $abc$63045$new_n5530_
.sym 49741 $abc$63045$new_n5510_
.sym 49742 $abc$63045$new_n5320_
.sym 49743 $abc$63045$new_n5083_
.sym 49746 $abc$63045$new_ys__n527_
.sym 49747 $abc$63045$new_n5510_
.sym 49749 rvsoc.spi0.status[17]
.sym 49751 rvsoc.cpu0.mul_val[25]
.sym 49753 rvsoc.cpu0.mul_val[28]
.sym 49754 rvsoc.cpu0.E_mul_lolo[4]
.sym 49757 $abc$63045$new_n5303_
.sym 49759 $abc$63045$new_n5093_
.sym 49761 $abc$63045$new_n5093_
.sym 49762 rvsoc.cpu0.E_mul_lolo[4]
.sym 49763 $abc$63045$new_n5083_
.sym 49767 $abc$63045$new_n5530_
.sym 49768 $abc$63045$new_n5510_
.sym 49769 rvsoc.cpu0.mul_val[25]
.sym 49770 $abc$63045$new_n5083_
.sym 49773 $abc$63045$new_n5303_
.sym 49774 $abc$63045$new_n5326_
.sym 49775 $abc$63045$new_n5309_
.sym 49776 $abc$63045$new_n5320_
.sym 49779 rvsoc.cpu0.mul_val[0]
.sym 49780 $abc$63045$new_n5093_
.sym 49782 $abc$63045$new_n5083_
.sym 49785 $abc$63045$new_n5083_
.sym 49786 $abc$63045$new_n5560_
.sym 49787 rvsoc.cpu0.mul_val[28]
.sym 49788 $abc$63045$new_n5510_
.sym 49791 rvsoc.cpu0.E_mul_lolo[6]
.sym 49792 $abc$63045$new_n5083_
.sym 49794 $abc$63045$new_n5093_
.sym 49799 $abc$63045$new_ys__n527_
.sym 49800 rvsoc.spi0.status[17]
.sym 49803 rvsoc.cpu0.E_mul_lolo[1]
.sym 49804 $abc$63045$new_n5083_
.sym 49806 $abc$63045$new_n5093_
.sym 49807 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 49808 rvsoc.clkn
.sym 49810 $abc$63045$new_n3447_
.sym 49811 rvsoc.data_adrs[4]
.sym 49812 $abc$63045$new_ys__n12236_inv_
.sym 49813 $abc$63045$new_ys__n11295_
.sym 49814 rvsoc.data_adrs[7]
.sym 49815 rvsoc.data_adrs[13]
.sym 49816 $abc$63045$new_ys__n2337_inv_
.sym 49817 $abc$63045$new_ys__n2340_inv_
.sym 49818 rvsoc.cpu0.E_mul_lolo[1]
.sym 49820 rvsoc.cpu0.D_op1[3]
.sym 49822 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 49823 rvsoc.code_adrs[11]
.sym 49824 rvsoc.cpu0.D_insn_typ[12]
.sym 49825 rvsoc.uart0.tx_divcnt[0]
.sym 49827 rvsoc.data_wst[2]
.sym 49828 rvsoc.data_wdata[20]
.sym 49830 rvsoc.uart0.div[2]
.sym 49831 $abc$63045$new_ys__n2404_inv_
.sym 49832 rvsoc.data_wst[3]
.sym 49833 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 49834 rvsoc.data_adrs[10]
.sym 49835 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[2]
.sym 49836 $abc$63045$new_ys__n2404_inv_
.sym 49837 rvsoc.data_adrs[8]
.sym 49838 rvsoc.code_adrs[31]
.sym 49839 rvsoc.cpu0.mul_val[28]
.sym 49840 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 49841 rvsoc.cpu0.D_op1[2]
.sym 49842 rvsoc.code_adrs[31]
.sym 49843 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 49844 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[7]
.sym 49845 rvsoc.cpu0.mulhu_val[1]
.sym 49851 $abc$63045$new_n5509_
.sym 49857 rvsoc.cpu0.E_mul_lolo[7]
.sym 49858 $abc$63045$new_n5093_
.sym 49862 rvsoc.cpu0.E_mul_lolo[2]
.sym 49865 rvsoc.cpu0.mul_val[17]
.sym 49868 rvsoc.cpu0.umul_lolo[2]
.sym 49872 $abc$63045$new_n5510_
.sym 49874 rvsoc.cpu0.E_mul_lolo[0]
.sym 49875 rvsoc.cpu0.add_op12[14]
.sym 49876 rvsoc.cpu0.umul_lolo[12]
.sym 49877 rvsoc.cpu0.mul_val[23]
.sym 49882 $abc$63045$new_n5083_
.sym 49885 rvsoc.cpu0.add_op12[14]
.sym 49890 $abc$63045$new_n5093_
.sym 49891 $abc$63045$new_n5083_
.sym 49893 rvsoc.cpu0.E_mul_lolo[2]
.sym 49899 rvsoc.cpu0.E_mul_lolo[0]
.sym 49904 rvsoc.cpu0.umul_lolo[2]
.sym 49909 rvsoc.cpu0.mul_val[17]
.sym 49910 $abc$63045$new_n5083_
.sym 49911 $abc$63045$new_n5093_
.sym 49915 $abc$63045$new_n5083_
.sym 49916 $abc$63045$new_n5093_
.sym 49917 rvsoc.cpu0.E_mul_lolo[7]
.sym 49920 rvsoc.cpu0.umul_lolo[12]
.sym 49926 rvsoc.cpu0.mul_val[23]
.sym 49927 $abc$63045$new_n5509_
.sym 49928 $abc$63045$new_n5510_
.sym 49929 $abc$63045$new_n5083_
.sym 49930 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 49931 rvsoc.clka
.sym 49933 $abc$63045$new_n3297_
.sym 49934 $abc$63045$new_n3269_
.sym 49935 rvsoc.uart0.tx_divcnt[22]
.sym 49936 $abc$63045$new_n3271_
.sym 49937 $abc$63045$new_n3273_
.sym 49938 $abc$63045$new_n3295_
.sym 49939 $abc$63045$new_n3275_
.sym 49940 $abc$63045$new_n3281_
.sym 49941 rvsoc.uart0.tx_divcnt[13]
.sym 49942 rvsoc.data_adrs[13]
.sym 49943 $abc$63045$new_ys__n527_
.sym 49944 rvsoc.cpu0.add_op12[14]
.sym 49946 $PACKER_GND_NET
.sym 49947 rvsoc.uart0.div[10]
.sym 49948 rvsoc.mem_vdata[15][26]
.sym 49949 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[28]
.sym 49950 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[7]
.sym 49952 rvsoc.cpu0.D_insn_typ[5]
.sym 49953 rvsoc.cpu0.E_mul_lolo[7]
.sym 49954 rvsoc.code_adrs[13]
.sym 49955 $abc$63045$new_ys__n12234_inv_
.sym 49956 rvsoc.code_adrs[14]
.sym 49957 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[14]
.sym 49958 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 49959 rvsoc.data_adrs[2]
.sym 49960 rvsoc.cpu0.D_insn_typ[1]
.sym 49961 rvsoc.data_adrs[11]
.sym 49962 rvsoc.cpu0.umul_lolo[12]
.sym 49963 $abc$63045$new_n3283_
.sym 49964 rvsoc.cpu0.D_op1[0]
.sym 49965 $abc$63045$new_n3267_
.sym 49966 rvsoc.cpu0.D_insn_typ[1]
.sym 49967 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[15]
.sym 49968 rvsoc.cpu0.D_op1[6]
.sym 49974 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[0]
.sym 49975 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[1]
.sym 49976 rvsoc.cpu0.D_insn_typ[1]
.sym 49977 rvsoc.cpu0.D_insn_typ[1]
.sym 49979 $abc$63045$new_n3297_
.sym 49984 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[2]
.sym 49985 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[3]
.sym 49987 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 49989 $abc$63045$new_n3283_
.sym 49990 rvsoc.cpu0.D_insn_typ[5]
.sym 49991 $abc$63045$new_n3267_
.sym 49995 $abc$63045$new_n3295_
.sym 49996 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[14]
.sym 49997 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[15]
.sym 49998 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[8]
.sym 49999 $abc$63045$new_n3269_
.sym 50001 $abc$63045$new_n3271_
.sym 50002 $abc$63045$new_n3273_
.sym 50003 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[1]
.sym 50004 rvsoc.cpu0.E_op1[31]
.sym 50005 rvsoc.cpu0.mulhu_val[1]
.sym 50007 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[14]
.sym 50008 rvsoc.cpu0.D_insn_typ[1]
.sym 50009 rvsoc.cpu0.D_insn_typ[5]
.sym 50010 $abc$63045$new_n3295_
.sym 50013 $abc$63045$new_n3273_
.sym 50014 rvsoc.cpu0.D_insn_typ[5]
.sym 50015 rvsoc.cpu0.D_insn_typ[1]
.sym 50016 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[3]
.sym 50019 rvsoc.cpu0.D_insn_typ[5]
.sym 50020 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[15]
.sym 50021 rvsoc.cpu0.D_insn_typ[1]
.sym 50022 $abc$63045$new_n3297_
.sym 50026 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[1]
.sym 50027 rvsoc.cpu0.E_op1[31]
.sym 50028 rvsoc.cpu0.mulhu_val[1]
.sym 50031 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[0]
.sym 50032 rvsoc.cpu0.D_insn_typ[1]
.sym 50033 rvsoc.cpu0.D_insn_typ[5]
.sym 50034 $abc$63045$new_n3267_
.sym 50037 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[2]
.sym 50038 $abc$63045$new_n3271_
.sym 50039 rvsoc.cpu0.D_insn_typ[1]
.sym 50040 rvsoc.cpu0.D_insn_typ[5]
.sym 50043 rvsoc.cpu0.D_insn_typ[5]
.sym 50044 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[1]
.sym 50045 $abc$63045$new_n3269_
.sym 50046 rvsoc.cpu0.D_insn_typ[1]
.sym 50049 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[8]
.sym 50050 $abc$63045$new_n3283_
.sym 50051 rvsoc.cpu0.D_insn_typ[1]
.sym 50052 rvsoc.cpu0.D_insn_typ[5]
.sym 50053 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 50054 rvsoc.clka
.sym 50055 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 50057 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[1]
.sym 50058 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[2]
.sym 50059 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[3]
.sym 50060 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[4]
.sym 50061 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[5]
.sym 50062 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[6]
.sym 50063 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[7]
.sym 50064 rvsoc.eram.adrs[6]
.sym 50068 rvsoc.cpu0.mul_val[22]
.sym 50069 rvsoc.cpu0.E_funct3[0]
.sym 50070 rvsoc.data_adrs[2]
.sym 50071 rvsoc.cpu0.E_funct3[1]
.sym 50073 rvsoc.cpu0.mul_val[17]
.sym 50074 rvsoc.data_wdata[12]
.sym 50075 $abc$63045$new_n3297_
.sym 50076 rvsoc.cpu0.E_mul_lolo[16]
.sym 50077 rvsoc.cpu0.mul_val[19]
.sym 50078 rvsoc.cpu0.mul_val[18]
.sym 50079 rvsoc.cpu0.D_insn_typ[0]
.sym 50080 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[14]
.sym 50081 rvsoc.cpu0.umul_lolo[4]
.sym 50083 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[15]
.sym 50084 rvsoc.cpu0.D_op1[10]
.sym 50085 $abc$63045$new_n3299_
.sym 50086 $abc$63045$new_n3313_
.sym 50087 rvsoc.cpu0.mulhu_val[15]
.sym 50088 $abc$63045$new_n3307_
.sym 50089 rvsoc.cpu0.D_op1[7]
.sym 50090 rvsoc.cpu0.E_op1[31]
.sym 50091 rvsoc.cpu0.D_insn_typ[7]
.sym 50099 $abc$63045$new_n3307_
.sym 50100 rvsoc.data_adrs[20]
.sym 50101 $abc$63045$new_ys__n317_inv_
.sym 50102 rvsoc.data_adrs[16]
.sym 50103 rvsoc.data_adrs[17]
.sym 50104 rvsoc.data_adrs[19]
.sym 50107 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[10]
.sym 50109 $abc$63045$new_n3299_
.sym 50110 $abc$63045$new_n3287_
.sym 50112 $abc$63045$new_n3313_
.sym 50113 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[16]
.sym 50115 $abc$63045$new_n3305_
.sym 50116 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[19]
.sym 50117 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 50118 $abc$63045$new_ys__n316_inv_
.sym 50119 rvsoc.data_adrs[21]
.sym 50120 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[23]
.sym 50121 rvsoc.cpu0.D_insn_typ[5]
.sym 50122 rvsoc.data_adrs[18]
.sym 50123 $abc$63045$new_ys__n318_inv_
.sym 50124 rvsoc.data_adrs[22]
.sym 50125 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[20]
.sym 50126 rvsoc.cpu0.D_insn_typ[1]
.sym 50127 rvsoc.data_adrs[23]
.sym 50130 $abc$63045$new_n3287_
.sym 50131 rvsoc.cpu0.D_insn_typ[5]
.sym 50132 rvsoc.cpu0.D_insn_typ[1]
.sym 50133 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[10]
.sym 50136 $abc$63045$new_ys__n316_inv_
.sym 50138 $abc$63045$new_ys__n318_inv_
.sym 50139 $abc$63045$new_ys__n317_inv_
.sym 50142 rvsoc.data_adrs[18]
.sym 50143 rvsoc.data_adrs[19]
.sym 50144 rvsoc.data_adrs[17]
.sym 50145 rvsoc.data_adrs[16]
.sym 50148 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[20]
.sym 50149 $abc$63045$new_n3307_
.sym 50150 rvsoc.cpu0.D_insn_typ[5]
.sym 50151 rvsoc.cpu0.D_insn_typ[1]
.sym 50154 rvsoc.data_adrs[22]
.sym 50155 rvsoc.data_adrs[20]
.sym 50156 rvsoc.data_adrs[21]
.sym 50157 rvsoc.data_adrs[23]
.sym 50160 $abc$63045$new_n3299_
.sym 50161 rvsoc.cpu0.D_insn_typ[1]
.sym 50162 rvsoc.cpu0.D_insn_typ[5]
.sym 50163 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[16]
.sym 50166 rvsoc.cpu0.D_insn_typ[1]
.sym 50167 rvsoc.cpu0.D_insn_typ[5]
.sym 50168 $abc$63045$new_n3313_
.sym 50169 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[23]
.sym 50172 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[19]
.sym 50173 $abc$63045$new_n3305_
.sym 50174 rvsoc.cpu0.D_insn_typ[5]
.sym 50175 rvsoc.cpu0.D_insn_typ[1]
.sym 50176 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 50177 rvsoc.clka
.sym 50178 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 50179 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[8]
.sym 50180 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[9]
.sym 50181 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[10]
.sym 50182 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[11]
.sym 50183 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[12]
.sym 50184 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[13]
.sym 50185 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[14]
.sym 50186 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[15]
.sym 50189 rvsoc.cpu0.D_insn[20]
.sym 50191 rvsoc.cpu0.mul_val[30]
.sym 50192 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 50193 rvsoc.cpu0.mul_val[25]
.sym 50194 rvsoc.cpu0.mul_val[27]
.sym 50195 $abc$63045$new_ys__n2852_
.sym 50196 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[29]
.sym 50197 rvsoc.cpu0.umul_lolo[2]
.sym 50198 rvsoc.cpu0.D_op1[3]
.sym 50200 rvsoc.cpu0.D_insn[21]
.sym 50201 $PACKER_VCC_NET
.sym 50202 rvsoc.cpu0.D_insn[9]
.sym 50203 rvsoc.cpu0.D_op1[12]
.sym 50204 rvsoc.cpu0.E_add12[14]
.sym 50205 rvsoc.cpu0.D_insn_typ[4]
.sym 50206 rvsoc.code_adrs[3]
.sym 50207 rvsoc.cpu0.E_mul_lhhl[11]
.sym 50208 rvsoc.data_adrs[18]
.sym 50209 rvsoc.cpu0.D_op1[1]
.sym 50210 rvsoc.data_adrs[22]
.sym 50212 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 50213 rvsoc.cpu0.D_op1[14]
.sym 50214 rvsoc.cpu0.D_insn_typ[4]
.sym 50220 rvsoc.cpu0.E_add12[14]
.sym 50221 rvsoc.cpu0.D_insn_typ[4]
.sym 50223 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[8]
.sym 50225 rvsoc.cpu0.D_op1[0]
.sym 50227 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[0]
.sym 50228 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[10]
.sym 50229 rvsoc.cpu0.D_insn[20]
.sym 50231 rvsoc.cpu0.D_insn_typ[4]
.sym 50234 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[0]
.sym 50236 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[8]
.sym 50237 rvsoc.cpu0.umul_lhhl[11]
.sym 50238 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[10]
.sym 50241 rvsoc.cpu0.umul_lolo[4]
.sym 50242 rvsoc.cpu0.D_insn_typ[0]
.sym 50243 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[15]
.sym 50244 rvsoc.cpu0.E_op1[14]
.sym 50247 rvsoc.cpu0.mulhu_val[15]
.sym 50250 rvsoc.cpu0.E_op1[31]
.sym 50253 rvsoc.cpu0.E_add12[14]
.sym 50254 rvsoc.cpu0.E_op1[14]
.sym 50256 rvsoc.cpu0.E_op1[31]
.sym 50261 rvsoc.cpu0.umul_lolo[4]
.sym 50265 rvsoc.cpu0.mulhu_val[15]
.sym 50266 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[15]
.sym 50268 rvsoc.cpu0.E_op1[31]
.sym 50271 rvsoc.cpu0.D_insn_typ[4]
.sym 50272 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[8]
.sym 50273 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[8]
.sym 50274 rvsoc.cpu0.D_insn_typ[0]
.sym 50277 rvsoc.cpu0.D_insn_typ[4]
.sym 50278 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[0]
.sym 50279 rvsoc.cpu0.D_insn_typ[0]
.sym 50280 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[0]
.sym 50283 rvsoc.cpu0.D_insn_typ[4]
.sym 50284 rvsoc.cpu0.D_insn_typ[0]
.sym 50285 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[10]
.sym 50286 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[10]
.sym 50292 rvsoc.cpu0.umul_lhhl[11]
.sym 50295 rvsoc.cpu0.D_op1[0]
.sym 50298 rvsoc.cpu0.D_insn[20]
.sym 50299 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 50300 rvsoc.clka
.sym 50302 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[16]
.sym 50303 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[17]
.sym 50304 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[18]
.sym 50305 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[19]
.sym 50306 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[20]
.sym 50307 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[21]
.sym 50308 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[22]
.sym 50309 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[23]
.sym 50310 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[10]
.sym 50311 rvsoc.cpu0.umul_lhhl[5]
.sym 50314 rvsoc.cpu0.D_insn_typ[5]
.sym 50315 rvsoc.cpu0.D_sysidx[1]
.sym 50316 rvsoc.data_adrs[17]
.sym 50317 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[8]
.sym 50318 rvsoc.data_adrs[2]
.sym 50319 rvsoc.cpu0.D_op1[11]
.sym 50320 rvsoc.cpu0.umul_lhhl[2]
.sym 50321 rvsoc.uart0.div[26]
.sym 50322 rvsoc.data_adrs[9]
.sym 50323 rvsoc.cpu0.D_op2[8]
.sym 50324 rvsoc.cpu0.D_op2[10]
.sym 50325 rvsoc.cpu0.umul_lhhl[6]
.sym 50326 rvsoc.cpu0.D_op1[17]
.sym 50327 rvsoc.cpu0.D_op1[9]
.sym 50328 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 50329 rvsoc.cpu0.mulhu_val[1]
.sym 50330 rvsoc.cpu0.D_op1[22]
.sym 50331 rvsoc.cpu0.mulhu_val[2]
.sym 50332 rvsoc.cpu0.D_insn[31]
.sym 50333 rvsoc.cpu0.D_op1[2]
.sym 50334 rvsoc.code_adrs[31]
.sym 50335 rvsoc.cpu0.mulhu_val[4]
.sym 50336 rvsoc.cpu0.D_op1[28]
.sym 50337 rvsoc.cpu0.mulhu_val[5]
.sym 50343 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[22]
.sym 50344 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 50345 $abc$63045$new_n3303_
.sym 50346 rvsoc.cpu0.D_insn_typ[0]
.sym 50347 $abc$63045$new_n3309_
.sym 50348 rvsoc.cpu0.D_insn_typ[5]
.sym 50349 $abc$63045$new_n3311_
.sym 50350 rvsoc.uart0.status[0]
.sym 50351 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[18]
.sym 50352 rvsoc.cpu0.D_insn_typ[5]
.sym 50355 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[20]
.sym 50356 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 50358 rvsoc.uart0.div[10]
.sym 50361 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[18]
.sym 50363 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[20]
.sym 50365 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[22]
.sym 50366 rvsoc.cpu0.D_insn_typ[1]
.sym 50369 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[18]
.sym 50372 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[21]
.sym 50373 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[22]
.sym 50374 rvsoc.cpu0.D_insn_typ[4]
.sym 50376 $abc$63045$new_n3303_
.sym 50377 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[18]
.sym 50378 rvsoc.cpu0.D_insn_typ[5]
.sym 50379 rvsoc.cpu0.D_insn_typ[1]
.sym 50382 rvsoc.cpu0.D_insn_typ[1]
.sym 50383 $abc$63045$new_n3311_
.sym 50384 rvsoc.cpu0.D_insn_typ[5]
.sym 50385 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[22]
.sym 50388 rvsoc.cpu0.D_insn_typ[4]
.sym 50389 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[18]
.sym 50390 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[18]
.sym 50391 rvsoc.cpu0.D_insn_typ[0]
.sym 50395 rvsoc.uart0.div[10]
.sym 50400 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[20]
.sym 50401 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[20]
.sym 50402 rvsoc.cpu0.D_insn_typ[4]
.sym 50403 rvsoc.cpu0.D_insn_typ[0]
.sym 50406 rvsoc.uart0.status[0]
.sym 50408 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 50412 rvsoc.cpu0.D_insn_typ[4]
.sym 50413 rvsoc.cpu0.D_insn_typ[0]
.sym 50414 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[22]
.sym 50415 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[22]
.sym 50418 rvsoc.cpu0.D_insn_typ[5]
.sym 50419 $abc$63045$new_n3309_
.sym 50420 rvsoc.cpu0.D_insn_typ[1]
.sym 50421 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[21]
.sym 50422 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 50423 rvsoc.clka
.sym 50424 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 50425 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[24]
.sym 50426 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[25]
.sym 50427 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[26]
.sym 50428 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[27]
.sym 50429 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[28]
.sym 50430 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[29]
.sym 50431 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[30]
.sym 50432 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[31]
.sym 50433 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[18]
.sym 50437 rvsoc.uart0.rx_divcnt[9]
.sym 50438 rvsoc.code_adrs[14]
.sym 50439 rvsoc.data_wdata[14]
.sym 50440 rvsoc.cpu0.D_insn_typ[0]
.sym 50441 $abc$63045$new_n3305_
.sym 50442 rvsoc.cpu0.umul_lhhl[11]
.sym 50443 rvsoc.cpu0.umul_lhhl[9]
.sym 50444 rvsoc.data_wdata[14]
.sym 50445 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[10]
.sym 50446 rvsoc.data_wdata[27]
.sym 50447 rvsoc.data_wdata[24]
.sym 50448 rvsoc.cpu0.D_insn_typ[5]
.sym 50449 rvsoc.cpu0.D_op1[16]
.sym 50450 rvsoc.cpu0.D_op1[20]
.sym 50451 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 50452 rvsoc.cpu0.D_insn_typ[1]
.sym 50453 rvsoc.cpu0.D_op1[23]
.sym 50454 rvsoc.cpu0.mulhu_val[10]
.sym 50455 rvsoc.cpu0.D_op1[6]
.sym 50456 rvsoc.cpu0.D_op1[0]
.sym 50457 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[12]
.sym 50458 rvsoc.cpu0.mulhu_val[12]
.sym 50459 rvsoc.cpu0.mulhu_val[3]
.sym 50460 rvsoc.cpu0.mulhu_val[13]
.sym 50466 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[26]
.sym 50467 $abc$63045$new_n3319_
.sym 50468 $abc$63045$new_n3315_
.sym 50469 rvsoc.data_adrs[26]
.sym 50470 rvsoc.data_adrs[25]
.sym 50474 $abc$63045$new_n3317_
.sym 50476 $abc$63045$new_n3321_
.sym 50477 rvsoc.cpu0.D_insn_typ[4]
.sym 50478 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[24]
.sym 50479 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 50480 rvsoc.cpu0.D_insn_typ[0]
.sym 50482 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[24]
.sym 50484 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[26]
.sym 50485 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[27]
.sym 50486 rvsoc.cpu0.D_insn_typ[5]
.sym 50487 rvsoc.data_adrs[27]
.sym 50488 rvsoc.data_adrs[24]
.sym 50490 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[24]
.sym 50491 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[25]
.sym 50492 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[26]
.sym 50493 rvsoc.cpu0.D_insn_typ[1]
.sym 50494 rvsoc.cpu0.D_insn_typ[5]
.sym 50495 rvsoc.uart0.rx_divcnt[23]
.sym 50499 rvsoc.data_adrs[25]
.sym 50500 rvsoc.data_adrs[26]
.sym 50501 rvsoc.data_adrs[24]
.sym 50502 rvsoc.data_adrs[27]
.sym 50505 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[26]
.sym 50506 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[26]
.sym 50507 rvsoc.cpu0.D_insn_typ[0]
.sym 50508 rvsoc.cpu0.D_insn_typ[4]
.sym 50511 rvsoc.cpu0.D_insn_typ[4]
.sym 50512 rvsoc.cpu0.D_insn_typ[0]
.sym 50513 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[24]
.sym 50514 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[24]
.sym 50517 $abc$63045$new_n3319_
.sym 50518 rvsoc.cpu0.D_insn_typ[1]
.sym 50519 rvsoc.cpu0.D_insn_typ[5]
.sym 50520 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[26]
.sym 50523 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[25]
.sym 50524 $abc$63045$new_n3317_
.sym 50525 rvsoc.cpu0.D_insn_typ[1]
.sym 50526 rvsoc.cpu0.D_insn_typ[5]
.sym 50529 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[27]
.sym 50530 rvsoc.cpu0.D_insn_typ[5]
.sym 50531 $abc$63045$new_n3321_
.sym 50532 rvsoc.cpu0.D_insn_typ[1]
.sym 50535 rvsoc.cpu0.D_insn_typ[1]
.sym 50536 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[24]
.sym 50537 $abc$63045$new_n3315_
.sym 50538 rvsoc.cpu0.D_insn_typ[5]
.sym 50544 rvsoc.uart0.rx_divcnt[23]
.sym 50545 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 50546 rvsoc.clka
.sym 50547 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 50549 rvsoc.cpu0.mulhu_val[1]
.sym 50550 rvsoc.cpu0.mulhu_val[2]
.sym 50551 rvsoc.cpu0.mulhu_val[3]
.sym 50552 rvsoc.cpu0.mulhu_val[4]
.sym 50553 rvsoc.cpu0.mulhu_val[5]
.sym 50554 rvsoc.cpu0.mulhu_val[6]
.sym 50555 rvsoc.cpu0.mulhu_val[7]
.sym 50556 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[26]
.sym 50557 rvsoc.cpu0.umul_lhhl[21]
.sym 50561 rvsoc.cpu0.D_op1[31]
.sym 50562 $abc$63045$new_n3321_
.sym 50563 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 50564 rvsoc.cpu0.umul_lhhl[23]
.sym 50565 rvsoc.cpu0.D_op1[31]
.sym 50566 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[24]
.sym 50567 rvsoc.cpu0.D_insn_typ[0]
.sym 50568 rvsoc.cpu0.D_op1[14]
.sym 50569 rvsoc.cpu0.E_op1[13]
.sym 50570 rvsoc.cpu0.umul_lhhl[16]
.sym 50571 rvsoc.cpu0.D_insn_typ[14]
.sym 50572 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[2]
.sym 50573 rvsoc.cpu0.mulhu_val[16]
.sym 50574 rvsoc.cpu0.mulhu_val[15]
.sym 50575 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[15]
.sym 50576 rvsoc.cpu0.D_op1[10]
.sym 50578 rvsoc.cpu0.D_op1[18]
.sym 50579 rvsoc.cpu0.D_op1[26]
.sym 50581 rvsoc.cpu0.mulhu_val[20]
.sym 50583 rvsoc.cpu0.mulhu_val[21]
.sym 50590 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[2]
.sym 50592 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[4]
.sym 50593 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[1]
.sym 50594 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[7]
.sym 50600 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[6]
.sym 50604 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[3]
.sym 50605 rvsoc.cpu0.mulhu_val[4]
.sym 50606 rvsoc.cpu0.mulhu_val[1]
.sym 50607 rvsoc.cpu0.mulhu_val[2]
.sym 50608 rvsoc.cpu0.mulhu_val[3]
.sym 50614 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[0]
.sym 50615 rvsoc.cpu0.mulhu_val[0]
.sym 50617 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[5]
.sym 50618 rvsoc.cpu0.mulhu_val[5]
.sym 50619 rvsoc.cpu0.mulhu_val[6]
.sym 50620 rvsoc.cpu0.mulhu_val[7]
.sym 50621 $auto$alumacc.cc:474:replace_alu$3215.C[1]
.sym 50623 rvsoc.cpu0.mulhu_val[0]
.sym 50624 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[0]
.sym 50627 $auto$alumacc.cc:474:replace_alu$3215.C[2]
.sym 50629 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[1]
.sym 50630 rvsoc.cpu0.mulhu_val[1]
.sym 50631 $auto$alumacc.cc:474:replace_alu$3215.C[1]
.sym 50633 $auto$alumacc.cc:474:replace_alu$3215.C[3]
.sym 50635 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[2]
.sym 50636 rvsoc.cpu0.mulhu_val[2]
.sym 50637 $auto$alumacc.cc:474:replace_alu$3215.C[2]
.sym 50639 $auto$alumacc.cc:474:replace_alu$3215.C[4]
.sym 50641 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[3]
.sym 50642 rvsoc.cpu0.mulhu_val[3]
.sym 50643 $auto$alumacc.cc:474:replace_alu$3215.C[3]
.sym 50645 $auto$alumacc.cc:474:replace_alu$3215.C[5]
.sym 50647 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[4]
.sym 50648 rvsoc.cpu0.mulhu_val[4]
.sym 50649 $auto$alumacc.cc:474:replace_alu$3215.C[4]
.sym 50651 $auto$alumacc.cc:474:replace_alu$3215.C[6]
.sym 50653 rvsoc.cpu0.mulhu_val[5]
.sym 50654 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[5]
.sym 50655 $auto$alumacc.cc:474:replace_alu$3215.C[5]
.sym 50657 $auto$alumacc.cc:474:replace_alu$3215.C[7]
.sym 50659 rvsoc.cpu0.mulhu_val[6]
.sym 50660 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[6]
.sym 50661 $auto$alumacc.cc:474:replace_alu$3215.C[6]
.sym 50663 $auto$alumacc.cc:474:replace_alu$3215.C[8]
.sym 50665 rvsoc.cpu0.mulhu_val[7]
.sym 50666 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[7]
.sym 50667 $auto$alumacc.cc:474:replace_alu$3215.C[7]
.sym 50671 rvsoc.cpu0.mulhu_val[8]
.sym 50672 rvsoc.cpu0.mulhu_val[9]
.sym 50673 rvsoc.cpu0.mulhu_val[10]
.sym 50674 rvsoc.cpu0.mulhu_val[11]
.sym 50675 rvsoc.cpu0.mulhu_val[12]
.sym 50676 rvsoc.cpu0.mulhu_val[13]
.sym 50677 rvsoc.cpu0.mulhu_val[14]
.sym 50678 rvsoc.cpu0.mulhu_val[15]
.sym 50680 rvsoc.cpu0.umul_lhhl[29]
.sym 50681 rvsoc.data_adrs[2]
.sym 50683 rvsoc.cpu0.umul_lhhl[30]
.sym 50684 rvsoc.cpu0.E_lllhhl[18]
.sym 50685 rvsoc.uart0.div[21]
.sym 50686 rvsoc.cpu0.mulhu_val[3]
.sym 50687 rvsoc.cpu0.E_mul_hihi[5]
.sym 50688 rvsoc.cpu0.mulhu_val[7]
.sym 50689 rvsoc.cpu0.E_lllhhl[16]
.sym 50690 rvsoc.uart0.div[23]
.sym 50691 rvsoc.cpu0.E_lllhhl[17]
.sym 50692 rvsoc.cpu0.E_insn_typ[8]
.sym 50693 rvsoc.cpu0.F_insn[14]
.sym 50694 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 50695 rvsoc.cpu0.mulhu_val[22]
.sym 50696 rvsoc.cpu0.E_lllhhl[20]
.sym 50697 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[16]
.sym 50698 rvsoc.cpu0.E_lllhhl[21]
.sym 50699 rvsoc.cpu0.mulhu_val[16]
.sym 50700 rvsoc.cpu0.mulhu_val[26]
.sym 50701 rvsoc.cpu0.mulhu_val[0]
.sym 50702 rvsoc.cpu0.mulhu_val[27]
.sym 50703 rvsoc.data_wdata[9]
.sym 50704 rvsoc.cpu0.mulhu_val[28]
.sym 50705 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 50706 rvsoc.cpu0.mulhu_val[29]
.sym 50707 $auto$alumacc.cc:474:replace_alu$3215.C[8]
.sym 50714 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[12]
.sym 50715 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[14]
.sym 50719 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[11]
.sym 50721 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[13]
.sym 50723 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[9]
.sym 50728 rvsoc.cpu0.mulhu_val[8]
.sym 50729 rvsoc.cpu0.mulhu_val[9]
.sym 50730 rvsoc.cpu0.mulhu_val[10]
.sym 50732 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[15]
.sym 50733 rvsoc.cpu0.mulhu_val[13]
.sym 50734 rvsoc.cpu0.mulhu_val[14]
.sym 50735 rvsoc.cpu0.mulhu_val[15]
.sym 50736 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[10]
.sym 50738 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[8]
.sym 50739 rvsoc.cpu0.mulhu_val[11]
.sym 50740 rvsoc.cpu0.mulhu_val[12]
.sym 50744 $auto$alumacc.cc:474:replace_alu$3215.C[9]
.sym 50746 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[8]
.sym 50747 rvsoc.cpu0.mulhu_val[8]
.sym 50748 $auto$alumacc.cc:474:replace_alu$3215.C[8]
.sym 50750 $auto$alumacc.cc:474:replace_alu$3215.C[10]
.sym 50752 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[9]
.sym 50753 rvsoc.cpu0.mulhu_val[9]
.sym 50754 $auto$alumacc.cc:474:replace_alu$3215.C[9]
.sym 50756 $auto$alumacc.cc:474:replace_alu$3215.C[11]
.sym 50758 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[10]
.sym 50759 rvsoc.cpu0.mulhu_val[10]
.sym 50760 $auto$alumacc.cc:474:replace_alu$3215.C[10]
.sym 50762 $auto$alumacc.cc:474:replace_alu$3215.C[12]
.sym 50764 rvsoc.cpu0.mulhu_val[11]
.sym 50765 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[11]
.sym 50766 $auto$alumacc.cc:474:replace_alu$3215.C[11]
.sym 50768 $auto$alumacc.cc:474:replace_alu$3215.C[13]
.sym 50770 rvsoc.cpu0.mulhu_val[12]
.sym 50771 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[12]
.sym 50772 $auto$alumacc.cc:474:replace_alu$3215.C[12]
.sym 50774 $auto$alumacc.cc:474:replace_alu$3215.C[14]
.sym 50776 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[13]
.sym 50777 rvsoc.cpu0.mulhu_val[13]
.sym 50778 $auto$alumacc.cc:474:replace_alu$3215.C[13]
.sym 50780 $auto$alumacc.cc:474:replace_alu$3215.C[15]
.sym 50782 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[14]
.sym 50783 rvsoc.cpu0.mulhu_val[14]
.sym 50784 $auto$alumacc.cc:474:replace_alu$3215.C[14]
.sym 50786 $auto$alumacc.cc:474:replace_alu$3215.C[16]
.sym 50788 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[15]
.sym 50789 rvsoc.cpu0.mulhu_val[15]
.sym 50790 $auto$alumacc.cc:474:replace_alu$3215.C[15]
.sym 50794 rvsoc.cpu0.mulhu_val[16]
.sym 50795 rvsoc.cpu0.mulhu_val[17]
.sym 50796 rvsoc.cpu0.mulhu_val[18]
.sym 50797 rvsoc.cpu0.mulhu_val[19]
.sym 50798 rvsoc.cpu0.mulhu_val[20]
.sym 50799 rvsoc.cpu0.mulhu_val[21]
.sym 50800 rvsoc.cpu0.mulhu_val[22]
.sym 50801 rvsoc.cpu0.mulhu_val[23]
.sym 50802 rvsoc.cpu0.E_mul_hihi[8]
.sym 50803 rvsoc.cpu0.E_mul_hihi[13]
.sym 50806 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[8]
.sym 50807 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[13]
.sym 50808 rvsoc.uart0.rx_divcnt[10]
.sym 50809 rvsoc.code_adrs[9]
.sym 50810 rvsoc.cpu0.F_next_pc[7]
.sym 50811 rvsoc.cpu0.E_lllhhl[27]
.sym 50812 $abc$63045$auto$alumacc.cc:491:replace_alu$3154[31]
.sym 50813 rvsoc.cpu0.mulhu_val[8]
.sym 50814 rvsoc.uart0.rx_divcnt[21]
.sym 50815 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[11]
.sym 50816 rvsoc.cpu0.E_lllhhl[26]
.sym 50817 rvsoc.cpu0.E_mul_hihi[14]
.sym 50818 rvsoc.cpu0.D_op1[17]
.sym 50819 rvsoc.cpu0.E_lllhhl[28]
.sym 50820 rvsoc.cpu0.D_op1[2]
.sym 50821 rvsoc.cpu0.E_lllhhl[29]
.sym 50822 rvsoc.cpu0.D_op1[22]
.sym 50823 rvsoc.uart0.div[13]
.sym 50824 rvsoc.cpu0.mulhu_val[25]
.sym 50825 rvsoc.code_adrs[31]
.sym 50826 rvsoc.cpu0.mulhu_val[14]
.sym 50827 rvsoc.cpu0.D_op1[28]
.sym 50828 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 50829 rvsoc.cpu0.E_lllhhl[25]
.sym 50830 $auto$alumacc.cc:474:replace_alu$3215.C[16]
.sym 50836 rvsoc.cpu0.mulhu_val[22]
.sym 50838 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[23]
.sym 50839 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[22]
.sym 50841 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[19]
.sym 50847 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[20]
.sym 50852 rvsoc.cpu0.mulhu_val[17]
.sym 50853 rvsoc.cpu0.mulhu_val[18]
.sym 50854 rvsoc.cpu0.mulhu_val[19]
.sym 50855 rvsoc.cpu0.mulhu_val[20]
.sym 50856 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[18]
.sym 50857 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[16]
.sym 50859 rvsoc.cpu0.mulhu_val[16]
.sym 50862 rvsoc.cpu0.mulhu_val[23]
.sym 50864 rvsoc.cpu0.mulhu_val[21]
.sym 50865 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[21]
.sym 50866 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[17]
.sym 50867 $auto$alumacc.cc:474:replace_alu$3215.C[17]
.sym 50869 rvsoc.cpu0.mulhu_val[16]
.sym 50870 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[16]
.sym 50871 $auto$alumacc.cc:474:replace_alu$3215.C[16]
.sym 50873 $auto$alumacc.cc:474:replace_alu$3215.C[18]
.sym 50875 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[17]
.sym 50876 rvsoc.cpu0.mulhu_val[17]
.sym 50877 $auto$alumacc.cc:474:replace_alu$3215.C[17]
.sym 50879 $auto$alumacc.cc:474:replace_alu$3215.C[19]
.sym 50881 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[18]
.sym 50882 rvsoc.cpu0.mulhu_val[18]
.sym 50883 $auto$alumacc.cc:474:replace_alu$3215.C[18]
.sym 50885 $auto$alumacc.cc:474:replace_alu$3215.C[20]
.sym 50887 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[19]
.sym 50888 rvsoc.cpu0.mulhu_val[19]
.sym 50889 $auto$alumacc.cc:474:replace_alu$3215.C[19]
.sym 50891 $auto$alumacc.cc:474:replace_alu$3215.C[21]
.sym 50893 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[20]
.sym 50894 rvsoc.cpu0.mulhu_val[20]
.sym 50895 $auto$alumacc.cc:474:replace_alu$3215.C[20]
.sym 50897 $auto$alumacc.cc:474:replace_alu$3215.C[22]
.sym 50899 rvsoc.cpu0.mulhu_val[21]
.sym 50900 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[21]
.sym 50901 $auto$alumacc.cc:474:replace_alu$3215.C[21]
.sym 50903 $auto$alumacc.cc:474:replace_alu$3215.C[23]
.sym 50905 rvsoc.cpu0.mulhu_val[22]
.sym 50906 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[22]
.sym 50907 $auto$alumacc.cc:474:replace_alu$3215.C[22]
.sym 50909 $auto$alumacc.cc:474:replace_alu$3215.C[24]
.sym 50911 rvsoc.cpu0.mulhu_val[23]
.sym 50912 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[23]
.sym 50913 $auto$alumacc.cc:474:replace_alu$3215.C[23]
.sym 50917 rvsoc.cpu0.mulhu_val[24]
.sym 50918 rvsoc.cpu0.mulhu_val[25]
.sym 50919 rvsoc.cpu0.mulhu_val[26]
.sym 50920 rvsoc.cpu0.mulhu_val[27]
.sym 50921 rvsoc.cpu0.mulhu_val[28]
.sym 50922 rvsoc.cpu0.mulhu_val[29]
.sym 50923 rvsoc.cpu0.mulhu_val[30]
.sym 50924 rvsoc.cpu0.mulhu_val[31]
.sym 50926 rvsoc.cpu0.D_op2[15]
.sym 50929 rvsoc.cpu0.D_op2[29]
.sym 50930 rvsoc.cpu0.E_mul_hihi[16]
.sym 50931 rvsoc.uart0.div[26]
.sym 50932 rvsoc.uart0.rx_divcnt[24]
.sym 50933 rvsoc.uart0.rx_divcnt[27]
.sym 50934 rvsoc.uart0.rx_divcnt[30]
.sym 50935 rvsoc.uart0.div[13]
.sym 50936 rvsoc.cpu0.mulhu_val[16]
.sym 50937 rvsoc.cpu0.D_op2[16]
.sym 50938 rvsoc.cpu0.mulhu_val[17]
.sym 50939 rvsoc.cpu0.E_take_Br
.sym 50940 rvsoc.cpu0.E_mul_hihi[21]
.sym 50942 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[18]
.sym 50944 rvsoc.cpu0.D_op1[23]
.sym 50946 rvsoc.cpu0.E_op1[5]
.sym 50947 rvsoc.cpu0.D_op1[6]
.sym 50948 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 50949 rvsoc.cpu0.D_op1[20]
.sym 50950 rvsoc.cpu0.mulhu_val[24]
.sym 50951 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[21]
.sym 50952 rvsoc.cpu0.D_op1[0]
.sym 50953 $auto$alumacc.cc:474:replace_alu$3215.C[24]
.sym 50958 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[27]
.sym 50960 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[30]
.sym 50961 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[26]
.sym 50967 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[28]
.sym 50969 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[24]
.sym 50971 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[29]
.sym 50974 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[25]
.sym 50975 rvsoc.cpu0.mulhu_val[25]
.sym 50976 rvsoc.cpu0.mulhu_val[26]
.sym 50977 rvsoc.cpu0.mulhu_val[27]
.sym 50978 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[31]
.sym 50979 rvsoc.cpu0.mulhu_val[29]
.sym 50981 rvsoc.cpu0.mulhu_val[31]
.sym 50982 rvsoc.cpu0.mulhu_val[24]
.sym 50986 rvsoc.cpu0.mulhu_val[28]
.sym 50988 rvsoc.cpu0.mulhu_val[30]
.sym 50990 $auto$alumacc.cc:474:replace_alu$3215.C[25]
.sym 50992 rvsoc.cpu0.mulhu_val[24]
.sym 50993 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[24]
.sym 50994 $auto$alumacc.cc:474:replace_alu$3215.C[24]
.sym 50996 $auto$alumacc.cc:474:replace_alu$3215.C[26]
.sym 50998 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[25]
.sym 50999 rvsoc.cpu0.mulhu_val[25]
.sym 51000 $auto$alumacc.cc:474:replace_alu$3215.C[25]
.sym 51002 $auto$alumacc.cc:474:replace_alu$3215.C[27]
.sym 51004 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[26]
.sym 51005 rvsoc.cpu0.mulhu_val[26]
.sym 51006 $auto$alumacc.cc:474:replace_alu$3215.C[26]
.sym 51008 $auto$alumacc.cc:474:replace_alu$3215.C[28]
.sym 51010 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[27]
.sym 51011 rvsoc.cpu0.mulhu_val[27]
.sym 51012 $auto$alumacc.cc:474:replace_alu$3215.C[27]
.sym 51014 $auto$alumacc.cc:474:replace_alu$3215.C[29]
.sym 51016 rvsoc.cpu0.mulhu_val[28]
.sym 51017 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[28]
.sym 51018 $auto$alumacc.cc:474:replace_alu$3215.C[28]
.sym 51020 $auto$alumacc.cc:474:replace_alu$3215.C[30]
.sym 51022 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[29]
.sym 51023 rvsoc.cpu0.mulhu_val[29]
.sym 51024 $auto$alumacc.cc:474:replace_alu$3215.C[29]
.sym 51026 $auto$alumacc.cc:474:replace_alu$3215.C[31]
.sym 51028 rvsoc.cpu0.mulhu_val[30]
.sym 51029 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[30]
.sym 51030 $auto$alumacc.cc:474:replace_alu$3215.C[30]
.sym 51034 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[31]
.sym 51035 rvsoc.cpu0.mulhu_val[31]
.sym 51036 $auto$alumacc.cc:474:replace_alu$3215.C[31]
.sym 51040 rvsoc.cpu0.D_next_pc[31]
.sym 51041 $abc$63045$new_ys__n99_inv_
.sym 51042 rvsoc.cpu0.D_actv_pc[16]
.sym 51043 rvsoc.code_adrs[31]
.sym 51044 rvsoc.cpu0.D_actv_pc[2]
.sym 51045 rvsoc.cpu0.D_actv_pc[12]
.sym 51046 $abc$63045$new_ys__n98_inv_
.sym 51047 $abc$63045$new_n4366_
.sym 51049 rvsoc.cpu0.D_op2[20]
.sym 51050 rvsoc.spi0.status[17]
.sym 51052 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[27]
.sym 51053 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[23]
.sym 51054 rvsoc.uart0.div[22]
.sym 51055 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[26]
.sym 51057 $abc$63045$new_n3733_
.sym 51058 $abc$63045$new_ys__n2235_
.sym 51059 rvsoc.cpu0.D_op2[28]
.sym 51060 rvsoc.cpu0.F_next_pc[25]
.sym 51061 rvsoc.cpu0.D_op1[1]
.sym 51062 rvsoc.cpu0.E_op1[3]
.sym 51063 rvsoc.code_adrs[19]
.sym 51065 rvsoc.cpu0.D_actv_pc[2]
.sym 51066 rvsoc.cpu0.mulhu_val[27]
.sym 51068 rvsoc.cpu0.D_op1[10]
.sym 51069 rvsoc.cpu0.D_op1[18]
.sym 51071 $abc$63045$new_n4366_
.sym 51072 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 51073 rvsoc.cpu0.D_next_pc[31]
.sym 51074 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 51083 rvsoc.cpu0.D_op2[24]
.sym 51087 rvsoc.cpu0.D_op2[29]
.sym 51088 rvsoc.cpu0.E_op2[24]
.sym 51093 rvsoc.cpu0.E_op2[29]
.sym 51095 rvsoc.cpu0.D_op2[1]
.sym 51097 rvsoc.cpu0.E_op2[1]
.sym 51098 rvsoc.cpu0.E_op2[18]
.sym 51106 rvsoc.cpu0.D_op2[18]
.sym 51117 rvsoc.cpu0.D_op2[1]
.sym 51121 rvsoc.cpu0.D_op2[18]
.sym 51126 rvsoc.cpu0.E_op2[1]
.sym 51134 rvsoc.cpu0.E_op2[24]
.sym 51138 rvsoc.cpu0.D_op2[29]
.sym 51144 rvsoc.cpu0.E_op2[29]
.sym 51153 rvsoc.cpu0.E_op2[18]
.sym 51159 rvsoc.cpu0.D_op2[24]
.sym 51160 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 51161 rvsoc.clka
.sym 51163 rvsoc.cpu0.F_actv_pc[12]
.sym 51164 rvsoc.cpu0.F_actv_pc[23]
.sym 51165 $abc$63045$new_ys__n100_inv_
.sym 51166 rvsoc.cpu0.F_actv_pc[16]
.sym 51167 $abc$63045$new_n3817_
.sym 51168 rvsoc.cpu0.F_actv_pc[9]
.sym 51169 $abc$63045$new_ys__n97_inv_
.sym 51170 $abc$63045$new_ys__n106_inv_
.sym 51171 rvsoc.cpu0.D_op2[11]
.sym 51172 rvsoc.cpu0.D_insn[12]
.sym 51173 rvsoc.data_adrs[3]
.sym 51176 rvsoc.cpu0.F_insn[13]
.sym 51177 rvsoc.cpu0.D_funct3[1]
.sym 51178 rvsoc.code_adrs[31]
.sym 51179 $abc$63045$new_ys__n11122_inv_
.sym 51180 rvsoc.cpu0.D_insn[16]
.sym 51181 rvsoc.cpu0.D_insn[21]
.sym 51182 rvsoc.code_adrs[30]
.sym 51183 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 51184 rvsoc.cpu0.D_op2[6]
.sym 51185 rvsoc.cpu0.D_op2[11]
.sym 51186 rvsoc.cpu0.D_insn[9]
.sym 51187 rvsoc.cpu0.D_op2[14]
.sym 51188 rvsoc.code_adrs[23]
.sym 51189 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 51190 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 51191 rvsoc.cpu0.D_insn_typ[10]
.sym 51192 rvsoc.cpu0.D_insn_typ[9]
.sym 51193 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 51194 rvsoc.data_wdata[9]
.sym 51195 rvsoc.cpu0.D_actv_pc[30]
.sym 51196 rvsoc.code_adrs[12]
.sym 51197 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 51198 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 51205 rvsoc.cpu0.D_op2[14]
.sym 51206 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 51207 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 51211 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 51212 $abc$63045$new_ys__n94_inv_
.sym 51213 $abc$63045$new_ys__n93_inv_
.sym 51214 $abc$63045$new_ys__n96_inv_
.sym 51216 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 51218 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 51219 $abc$63045$new_ys__n95_inv_
.sym 51222 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 51223 rvsoc.cpu0.D_op2[21]
.sym 51224 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 51226 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 51228 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 51229 rvsoc.cpu0.E_op2[14]
.sym 51230 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 51231 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 51234 rvsoc.cpu0.E_op2[21]
.sym 51235 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 51237 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 51238 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 51239 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 51240 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 51243 rvsoc.cpu0.D_op2[14]
.sym 51249 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 51250 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 51251 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 51252 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 51255 $abc$63045$new_ys__n94_inv_
.sym 51256 $abc$63045$new_ys__n95_inv_
.sym 51257 $abc$63045$new_ys__n96_inv_
.sym 51258 $abc$63045$new_ys__n93_inv_
.sym 51263 rvsoc.cpu0.E_op2[14]
.sym 51269 rvsoc.cpu0.E_op2[21]
.sym 51276 rvsoc.cpu0.D_op2[21]
.sym 51279 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 51280 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 51281 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 51282 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 51283 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 51284 rvsoc.clka
.sym 51286 $abc$63045$new_ys__n1672_
.sym 51287 rvsoc.cpu0.D_actv_pc[19]
.sym 51288 rvsoc.cpu0.D_actv_pc[30]
.sym 51289 rvsoc.cpu0.D_actv_pc[9]
.sym 51290 $abc$63045$new_n6018_
.sym 51291 rvsoc.cpu0.D_actv_pc[10]
.sym 51292 rvsoc.cpu0.D_actv_pc[14]
.sym 51293 rvsoc.cpu0.D_actv_pc[23]
.sym 51297 rvsoc.cpu0.sys_count[36]
.sym 51298 rvsoc.cpu0.D_insn[26]
.sym 51299 $abc$63045$new_ys__n11121_
.sym 51300 rvsoc.cpu0.D_op1[7]
.sym 51301 $abc$63045$new_ys__n6314_
.sym 51302 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 51303 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 51304 $abc$63045$new_ys__n2556_inv_
.sym 51306 rvsoc.cpu0.D_op2[23]
.sym 51307 rvsoc.cpu0.D_op2[7]
.sym 51308 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 51309 rvsoc.cpu0.D_insn[27]
.sym 51310 rvsoc.cpu0.E_op1[10]
.sym 51311 rvsoc.cpu0.D_op1[28]
.sym 51312 $abc$63045$new_ys__n1880_inv_
.sym 51313 rvsoc.cpu0.D_op1[22]
.sym 51315 rvsoc.cpu0.E_op1[12]
.sym 51316 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 51317 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 51319 rvsoc.cpu0.D_op2[1]
.sym 51320 rvsoc.cpu0.D_op2[9]
.sym 51321 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 51330 rvsoc.cpu0.E_add12[12]
.sym 51334 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 51338 rvsoc.cpu0.E_op1[4]
.sym 51339 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 51341 rvsoc.cpu0.E_add12[4]
.sym 51346 rvsoc.cpu0.E_op1[12]
.sym 51347 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 51348 rvsoc.cpu0.add_op12[4]
.sym 51349 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 51350 rvsoc.cpu0.D_op1[2]
.sym 51351 rvsoc.cpu0.add_op12[12]
.sym 51352 rvsoc.cpu0.D_insn[17]
.sym 51355 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 51356 rvsoc.cpu0.E_op1[31]
.sym 51366 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 51367 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 51368 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 51369 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 51373 rvsoc.cpu0.D_op1[2]
.sym 51374 rvsoc.cpu0.D_insn[17]
.sym 51375 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 51380 rvsoc.cpu0.add_op12[12]
.sym 51384 rvsoc.cpu0.E_op1[31]
.sym 51386 rvsoc.cpu0.E_op1[4]
.sym 51387 rvsoc.cpu0.E_add12[4]
.sym 51390 rvsoc.cpu0.E_add12[12]
.sym 51391 rvsoc.cpu0.E_op1[31]
.sym 51392 rvsoc.cpu0.E_op1[12]
.sym 51399 rvsoc.cpu0.add_op12[4]
.sym 51406 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 51407 rvsoc.clka
.sym 51411 rvsoc.uart0.tx_bitcnt[2]
.sym 51412 rvsoc.uart0.tx_bitcnt[3]
.sym 51413 $abc$63045$new_ys__n2880_
.sym 51414 $abc$63045$new_ys__n1743_
.sym 51415 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53409
.sym 51416 rvsoc.uart0.tx_bitcnt[0]
.sym 51417 rvsoc.cpu0.D_actv_pc[21]
.sym 51418 $abc$63045$new_ys__n527_
.sym 51419 rvsoc.cpu0.sys_count[37]
.sym 51421 rvsoc.data_wdata[6]
.sym 51422 $abc$63045$new_ys__n5586_inv_
.sym 51423 rvsoc.cpu0.F_actv_pc[10]
.sym 51424 rvsoc.uart0.status[8]
.sym 51425 rvsoc.cpu0.D_op2[5]
.sym 51426 rvsoc.cpu0.D_actv_pc[23]
.sym 51427 rvsoc.cpu0.E_op1[4]
.sym 51428 rvsoc.cpu0.D_op2[5]
.sym 51429 rvsoc.cpu0.D_insn[19]
.sym 51430 rvsoc.cpu0.D_op2[2]
.sym 51431 rvsoc.cpu0.D_insn_typ[12]
.sym 51432 rvsoc.cpu0.D_op2[18]
.sym 51433 rvsoc.cpu0.D_actv_pc[30]
.sym 51434 rvsoc.cpu0.E_op1[2]
.sym 51435 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[24]
.sym 51436 rvsoc.cpu0.E_op1[0]
.sym 51437 $abc$63045$new_n3452_
.sym 51438 rvsoc.cpu0.sys_mcause[31]
.sym 51439 rvsoc.cpu0.D_actv_pc[10]
.sym 51440 rvsoc.cpu0.D_op1[20]
.sym 51441 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 51442 rvsoc.cpu0.E_op1[5]
.sym 51443 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 51444 rvsoc.cpu0.sys_count[35]
.sym 51450 rvsoc.cpu0.E_op1[6]
.sym 51451 rvsoc.cpu0.E_op1[13]
.sym 51452 rvsoc.cpu0.E_op1[11]
.sym 51453 $abc$63045$new_n3453_
.sym 51454 $abc$63045$new_ys__n2472_inv_
.sym 51457 rvsoc.cpu0.E_op1[7]
.sym 51458 rvsoc.cpu0.E_op1[18]
.sym 51459 $abc$63045$new_ys__n2475_inv_
.sym 51460 rvsoc.cpu0.E_op1[9]
.sym 51461 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53409
.sym 51462 rvsoc.cpu0.E_op1[14]
.sym 51464 rvsoc.cpu0.E_op1[8]
.sym 51465 rvsoc.cpu0.E_op1[17]
.sym 51466 rvsoc.cpu0.E_op1[5]
.sym 51467 rvsoc.cpu0.E_op1[4]
.sym 51470 rvsoc.cpu0.E_op1[10]
.sym 51472 rvsoc.cpu0.E_op1[15]
.sym 51473 $abc$63045$new_ys__n2474_inv_
.sym 51474 rvsoc.uart0.tx_bitcnt[1]
.sym 51475 rvsoc.cpu0.E_op1[12]
.sym 51476 $abc$63045$new_n3456_
.sym 51477 $abc$63045$new_ys__n2473_inv_
.sym 51480 rvsoc.cpu0.E_op1[19]
.sym 51481 rvsoc.cpu0.E_op1[16]
.sym 51484 rvsoc.uart0.tx_bitcnt[1]
.sym 51489 rvsoc.cpu0.E_op1[19]
.sym 51490 rvsoc.cpu0.E_op1[16]
.sym 51491 rvsoc.cpu0.E_op1[18]
.sym 51492 rvsoc.cpu0.E_op1[17]
.sym 51497 $abc$63045$new_ys__n2475_inv_
.sym 51498 $abc$63045$new_ys__n2474_inv_
.sym 51501 rvsoc.cpu0.E_op1[8]
.sym 51502 rvsoc.cpu0.E_op1[10]
.sym 51503 rvsoc.cpu0.E_op1[9]
.sym 51504 rvsoc.cpu0.E_op1[11]
.sym 51507 rvsoc.cpu0.E_op1[6]
.sym 51508 rvsoc.cpu0.E_op1[4]
.sym 51509 rvsoc.cpu0.E_op1[5]
.sym 51510 rvsoc.cpu0.E_op1[7]
.sym 51519 $abc$63045$new_ys__n2473_inv_
.sym 51520 $abc$63045$new_n3453_
.sym 51521 $abc$63045$new_ys__n2472_inv_
.sym 51522 $abc$63045$new_n3456_
.sym 51525 rvsoc.cpu0.E_op1[13]
.sym 51526 rvsoc.cpu0.E_op1[12]
.sym 51527 rvsoc.cpu0.E_op1[14]
.sym 51528 rvsoc.cpu0.E_op1[15]
.sym 51529 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53409
.sym 51530 rvsoc.clkn
.sym 51531 rvsoc.uart0.status[0]_$glb_sr
.sym 51532 rvsoc.data_wdata[31]
.sym 51533 rvsoc.cpu0.E_add12[24]
.sym 51534 rvsoc.cpu0.E_next_pc[31]
.sym 51535 rvsoc.data_wdata[3]
.sym 51536 rvsoc.data_wdata[4]
.sym 51537 $abc$63045$new_n4909_
.sym 51538 $abc$63045$new_n4919_
.sym 51539 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[24]
.sym 51544 rvsoc.cpu0.D_op1[25]
.sym 51545 rvsoc.cpu0.D_op1[31]
.sym 51546 rvsoc.cpu0.E_op1[9]
.sym 51547 rvsoc.cpu0.E_op1[6]
.sym 51548 rvsoc.cpu0.D_op2[11]
.sym 51549 rvsoc.cpu0.D_op1[1]
.sym 51550 rvsoc.cpu0.E_op1[14]
.sym 51551 rvsoc.cpu0.D_op1[5]
.sym 51552 rvsoc.code_adrs[1]
.sym 51553 rvsoc.cpu0.E_op1[17]
.sym 51554 rvsoc.cpu0.E_op1[18]
.sym 51555 $abc$63045$new_n4179_
.sym 51556 rvsoc.data_wdata[18]
.sym 51557 rvsoc.cpu0.D_actv_pc[2]
.sym 51558 rvsoc.cpu0.E_op1[15]
.sym 51559 $abc$63045$new_n4366_
.sym 51560 rvsoc.cpu0.sys_count[39]
.sym 51562 $abc$63045$new_ys__n1743_
.sym 51563 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 51564 $abc$63045$new_ys__n1845_
.sym 51565 rvsoc.cpu0.E_op1[31]
.sym 51566 rvsoc.cpu0.D_next_pc[31]
.sym 51567 $abc$63045$new_ys__n1275_
.sym 51573 rvsoc.cpu0.D_insn[27]
.sym 51574 $abc$63045$new_ys__n1275_
.sym 51575 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 51576 rvsoc.cpu0.sys_count[3]
.sym 51577 $PACKER_GND_NET
.sym 51578 rvsoc.cpu0.sys_count[5]
.sym 51582 $abc$63045$new_n4308_
.sym 51585 rvsoc.cpu0.sys_count[4]
.sym 51587 $abc$63045$new_n4312_
.sym 51589 $abc$63045$new_ys__n1272_
.sym 51593 $abc$63045$new_n4313_
.sym 51594 $abc$63045$new_ys__n1219_
.sym 51595 rvsoc.cpu0.sys_count[15]
.sym 51596 $abc$63045$new_ys__n1271_
.sym 51597 rvsoc.cpu0.D_op1[4]
.sym 51598 rvsoc.cpu0.D_op2[4]
.sym 51599 rvsoc.cpu0.D_insn_typ[9]
.sym 51600 rvsoc.cpu0.sys_count[36]
.sym 51602 rvsoc.cpu0.sys_count[37]
.sym 51603 rvsoc.cpu0.sys_count[47]
.sym 51604 rvsoc.cpu0.sys_count[35]
.sym 51606 rvsoc.cpu0.sys_count[37]
.sym 51607 rvsoc.cpu0.sys_count[5]
.sym 51608 rvsoc.cpu0.D_insn[27]
.sym 51609 rvsoc.cpu0.D_insn_typ[9]
.sym 51612 rvsoc.cpu0.sys_count[4]
.sym 51613 rvsoc.cpu0.D_insn[27]
.sym 51614 rvsoc.cpu0.D_insn_typ[9]
.sym 51615 rvsoc.cpu0.sys_count[36]
.sym 51618 rvsoc.cpu0.sys_count[35]
.sym 51619 rvsoc.cpu0.sys_count[3]
.sym 51620 rvsoc.cpu0.D_insn[27]
.sym 51621 rvsoc.cpu0.D_insn_typ[9]
.sym 51624 rvsoc.cpu0.sys_count[47]
.sym 51625 rvsoc.cpu0.D_insn[27]
.sym 51626 rvsoc.cpu0.D_insn_typ[9]
.sym 51627 rvsoc.cpu0.sys_count[15]
.sym 51630 rvsoc.cpu0.D_op2[4]
.sym 51631 $abc$63045$new_ys__n1275_
.sym 51632 $abc$63045$new_ys__n1272_
.sym 51633 rvsoc.cpu0.D_op1[4]
.sym 51636 $abc$63045$new_n4312_
.sym 51638 $abc$63045$new_ys__n1219_
.sym 51639 $abc$63045$new_n4308_
.sym 51642 $abc$63045$new_n4313_
.sym 51643 rvsoc.cpu0.D_op1[4]
.sym 51644 rvsoc.cpu0.D_op2[4]
.sym 51645 $abc$63045$new_ys__n1271_
.sym 51649 $PACKER_GND_NET
.sym 51652 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 51653 rvsoc.clkn
.sym 51655 $abc$63045$new_n5967_
.sym 51656 $abc$63045$new_ys__n1627_
.sym 51657 $abc$63045$new_n4231_
.sym 51658 $abc$63045$new_ys__n1767_
.sym 51659 $abc$63045$new_n6030_
.sym 51660 $abc$63045$new_n4299_
.sym 51661 rvsoc.data_wdata[18]
.sym 51662 rvsoc.data_wdata[1]
.sym 51664 $abc$63045$new_n4909_
.sym 51667 $abc$63045$new_ys__n1793_
.sym 51668 $PACKER_VCC_NET
.sym 51669 rvsoc.cpu0.D_op1[18]
.sym 51670 rvsoc.cpu0.D_actv_pc[4]
.sym 51671 rvsoc.cpu0.D_op1[27]
.sym 51672 rvsoc.cpu0.D_op2[25]
.sym 51673 $abc$63045$new_ys__n1819_
.sym 51674 rvsoc.data_wdata[31]
.sym 51675 $abc$63045$new_ys__n1655_
.sym 51676 rvsoc.cpu0.D_op1[21]
.sym 51677 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 51678 rvsoc.cpu0.D_op1[29]
.sym 51679 $abc$63045$new_n4229_
.sym 51680 $abc$63045$new_ys__n1418_
.sym 51681 rvsoc.data_wdata[9]
.sym 51682 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 51683 rvsoc.cpu0.D_insn_typ[10]
.sym 51684 $abc$63045$new_n4229_
.sym 51685 rvsoc.cpu0.D_insn_typ[9]
.sym 51686 rvsoc.cpu0.D_funct3[1]
.sym 51687 $abc$63045$new_ys__n1415_
.sym 51688 $abc$63045$new_n4437_
.sym 51689 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 51690 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 51706 rvsoc.cpu0.sys_count[2]
.sym 51708 rvsoc.cpu0.sys_count[1]
.sym 51711 rvsoc.cpu0.sys_count[7]
.sym 51715 rvsoc.cpu0.sys_count[3]
.sym 51717 rvsoc.cpu0.sys_count[5]
.sym 51719 rvsoc.cpu0.sys_count[0]
.sym 51724 rvsoc.cpu0.sys_count[4]
.sym 51726 rvsoc.cpu0.sys_count[6]
.sym 51728 $nextpnr_ICESTORM_LC_2$O
.sym 51730 rvsoc.cpu0.sys_count[0]
.sym 51734 $auto$alumacc.cc:474:replace_alu$3212.C[2]
.sym 51737 rvsoc.cpu0.sys_count[1]
.sym 51740 $auto$alumacc.cc:474:replace_alu$3212.C[3]
.sym 51742 rvsoc.cpu0.sys_count[2]
.sym 51744 $auto$alumacc.cc:474:replace_alu$3212.C[2]
.sym 51746 $auto$alumacc.cc:474:replace_alu$3212.C[4]
.sym 51749 rvsoc.cpu0.sys_count[3]
.sym 51750 $auto$alumacc.cc:474:replace_alu$3212.C[3]
.sym 51752 $auto$alumacc.cc:474:replace_alu$3212.C[5]
.sym 51754 rvsoc.cpu0.sys_count[4]
.sym 51756 $auto$alumacc.cc:474:replace_alu$3212.C[4]
.sym 51758 $auto$alumacc.cc:474:replace_alu$3212.C[6]
.sym 51761 rvsoc.cpu0.sys_count[5]
.sym 51762 $auto$alumacc.cc:474:replace_alu$3212.C[5]
.sym 51764 $auto$alumacc.cc:474:replace_alu$3212.C[7]
.sym 51766 rvsoc.cpu0.sys_count[6]
.sym 51768 $auto$alumacc.cc:474:replace_alu$3212.C[6]
.sym 51770 $auto$alumacc.cc:474:replace_alu$3212.C[8]
.sym 51772 rvsoc.cpu0.sys_count[7]
.sym 51774 $auto$alumacc.cc:474:replace_alu$3212.C[7]
.sym 51776 rvsoc.clka
.sym 51777 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 51778 $abc$63045$new_ys__n1670_
.sym 51779 $abc$63045$new_n4432_
.sym 51780 $abc$63045$new_ys__n1685_
.sym 51781 rvsoc.data_wdata[14]
.sym 51782 $abc$63045$new_n6011_
.sym 51783 $abc$63045$new_ys__n1741_
.sym 51784 $abc$63045$new_n4388_
.sym 51785 rvsoc.data_wdata[9]
.sym 51787 rvsoc.data_wdata[15]
.sym 51790 $abc$63045$new_ys__n1873_inv_
.sym 51791 rvsoc.cpu0.D_op2[20]
.sym 51792 rvsoc.cpu0.D_insn[27]
.sym 51793 $abc$63045$new_ys__n5472_inv_
.sym 51794 $abc$63045$new_ys__n6314_
.sym 51795 rvsoc.data_wdata[1]
.sym 51796 $abc$63045$new_ys__n1613_
.sym 51797 $abc$63045$new_ys__n1658_
.sym 51798 $abc$63045$new_n4232_
.sym 51799 rvsoc.data_wdata[17]
.sym 51800 rvsoc.cpu0.D_op2[1]
.sym 51801 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 51802 rvsoc.cpu0.sys_count[12]
.sym 51803 rvsoc.cpu0.sys_count[2]
.sym 51804 rvsoc.cpu0.sys_count[47]
.sym 51805 rvsoc.cpu0.sys_count[0]
.sym 51806 rvsoc.cpu0.D_op2[1]
.sym 51807 rvsoc.cpu0.E_op1[12]
.sym 51808 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 51809 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 51810 rvsoc.cpu0.sys_count[8]
.sym 51812 $abc$63045$new_ys__n1880_inv_
.sym 51813 $abc$63045$new_ys__n1505_
.sym 51814 $auto$alumacc.cc:474:replace_alu$3212.C[8]
.sym 51827 rvsoc.cpu0.sys_count[8]
.sym 51829 rvsoc.cpu0.sys_count[10]
.sym 51833 rvsoc.cpu0.sys_count[14]
.sym 51834 rvsoc.cpu0.sys_count[15]
.sym 51839 rvsoc.cpu0.sys_count[12]
.sym 51844 rvsoc.cpu0.sys_count[9]
.sym 51846 rvsoc.cpu0.sys_count[11]
.sym 51848 rvsoc.cpu0.sys_count[13]
.sym 51851 $auto$alumacc.cc:474:replace_alu$3212.C[9]
.sym 51853 rvsoc.cpu0.sys_count[8]
.sym 51855 $auto$alumacc.cc:474:replace_alu$3212.C[8]
.sym 51857 $auto$alumacc.cc:474:replace_alu$3212.C[10]
.sym 51859 rvsoc.cpu0.sys_count[9]
.sym 51861 $auto$alumacc.cc:474:replace_alu$3212.C[9]
.sym 51863 $auto$alumacc.cc:474:replace_alu$3212.C[11]
.sym 51865 rvsoc.cpu0.sys_count[10]
.sym 51867 $auto$alumacc.cc:474:replace_alu$3212.C[10]
.sym 51869 $auto$alumacc.cc:474:replace_alu$3212.C[12]
.sym 51871 rvsoc.cpu0.sys_count[11]
.sym 51873 $auto$alumacc.cc:474:replace_alu$3212.C[11]
.sym 51875 $auto$alumacc.cc:474:replace_alu$3212.C[13]
.sym 51878 rvsoc.cpu0.sys_count[12]
.sym 51879 $auto$alumacc.cc:474:replace_alu$3212.C[12]
.sym 51881 $auto$alumacc.cc:474:replace_alu$3212.C[14]
.sym 51883 rvsoc.cpu0.sys_count[13]
.sym 51885 $auto$alumacc.cc:474:replace_alu$3212.C[13]
.sym 51887 $auto$alumacc.cc:474:replace_alu$3212.C[15]
.sym 51889 rvsoc.cpu0.sys_count[14]
.sym 51891 $auto$alumacc.cc:474:replace_alu$3212.C[14]
.sym 51893 $auto$alumacc.cc:474:replace_alu$3212.C[16]
.sym 51895 rvsoc.cpu0.sys_count[15]
.sym 51897 $auto$alumacc.cc:474:replace_alu$3212.C[15]
.sym 51899 rvsoc.clka
.sym 51900 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 51901 rvsoc.mem_vdata[5][25]
.sym 51902 rvsoc.mem_vdata[5][19]
.sym 51903 $abc$63045$new_n6038_
.sym 51904 $abc$63045$new_ys__n1625_
.sym 51905 $abc$63045$new_ys__n1565_
.sym 51906 $abc$63045$new_n6059_
.sym 51907 $abc$63045$new_ys__n1567_
.sym 51908 $abc$63045$new_ys__n1550_
.sym 51913 rvsoc.uart0.cfg[8]
.sym 51914 rvsoc.data_wdata[27]
.sym 51915 rvsoc.cpu0.E_op1[16]
.sym 51916 rvsoc.data_wdata[14]
.sym 51917 rvsoc.cpu0.D_op2[29]
.sym 51918 rvsoc.cpu0.sys_count[45]
.sym 51919 $abc$63045$new_ys__n527_
.sym 51921 rvsoc.data_wdata[28]
.sym 51922 rvsoc.cpu0.sys_count[41]
.sym 51923 rvsoc.data_wdata[24]
.sym 51924 rvsoc.cpu0.D_insn[30]
.sym 51925 $abc$63045$new_n3452_
.sym 51926 rvsoc.cpu0.sys_count[10]
.sym 51928 rvsoc.cpu0.E_op1[0]
.sym 51929 rvsoc.cpu0.E_op1[27]
.sym 51930 rvsoc.cpu0.sys_count[46]
.sym 51931 rvsoc.cpu0.sys_count[35]
.sym 51933 rvsoc.cpu0.sys_count[16]
.sym 51934 rvsoc.cpu0.sys_count[54]
.sym 51935 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 51936 rvsoc.cpu0.D_actv_pc[10]
.sym 51937 $auto$alumacc.cc:474:replace_alu$3212.C[16]
.sym 51946 rvsoc.cpu0.sys_count[20]
.sym 51947 rvsoc.cpu0.sys_count[21]
.sym 51948 rvsoc.cpu0.sys_count[22]
.sym 51957 rvsoc.cpu0.sys_count[23]
.sym 51958 rvsoc.cpu0.sys_count[16]
.sym 51959 rvsoc.cpu0.sys_count[17]
.sym 51960 rvsoc.cpu0.sys_count[18]
.sym 51969 rvsoc.cpu0.sys_count[19]
.sym 51974 $auto$alumacc.cc:474:replace_alu$3212.C[17]
.sym 51977 rvsoc.cpu0.sys_count[16]
.sym 51978 $auto$alumacc.cc:474:replace_alu$3212.C[16]
.sym 51980 $auto$alumacc.cc:474:replace_alu$3212.C[18]
.sym 51983 rvsoc.cpu0.sys_count[17]
.sym 51984 $auto$alumacc.cc:474:replace_alu$3212.C[17]
.sym 51986 $auto$alumacc.cc:474:replace_alu$3212.C[19]
.sym 51989 rvsoc.cpu0.sys_count[18]
.sym 51990 $auto$alumacc.cc:474:replace_alu$3212.C[18]
.sym 51992 $auto$alumacc.cc:474:replace_alu$3212.C[20]
.sym 51994 rvsoc.cpu0.sys_count[19]
.sym 51996 $auto$alumacc.cc:474:replace_alu$3212.C[19]
.sym 51998 $auto$alumacc.cc:474:replace_alu$3212.C[21]
.sym 52001 rvsoc.cpu0.sys_count[20]
.sym 52002 $auto$alumacc.cc:474:replace_alu$3212.C[20]
.sym 52004 $auto$alumacc.cc:474:replace_alu$3212.C[22]
.sym 52007 rvsoc.cpu0.sys_count[21]
.sym 52008 $auto$alumacc.cc:474:replace_alu$3212.C[21]
.sym 52010 $auto$alumacc.cc:474:replace_alu$3212.C[23]
.sym 52013 rvsoc.cpu0.sys_count[22]
.sym 52014 $auto$alumacc.cc:474:replace_alu$3212.C[22]
.sym 52016 $auto$alumacc.cc:474:replace_alu$3212.C[24]
.sym 52018 rvsoc.cpu0.sys_count[23]
.sym 52020 $auto$alumacc.cc:474:replace_alu$3212.C[23]
.sym 52022 rvsoc.clka
.sym 52023 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 52024 rvsoc.uart0.status[1]
.sym 52025 rvsoc.spi0.status[25]
.sym 52026 $abc$63045$new_ys__n1490_
.sym 52027 $abc$63045$new_ys__n1580_
.sym 52028 $abc$63045$new_ys__n1445_
.sym 52029 $abc$63045$new_ys__n1505_
.sym 52030 rvsoc.spi0.status[19]
.sym 52031 $abc$63045$new_ys__n1595_
.sym 52032 rvsoc.cpu0.E_op1[14]
.sym 52033 $PACKER_VCC_NET
.sym 52036 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 52038 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 52039 rvsoc.cpu0.sysregs[2][5]
.sym 52040 $abc$63045$new_ys__n1873_inv_
.sym 52042 rvsoc.cpu0.E_op1[14]
.sym 52043 $PACKER_GND_NET
.sym 52045 $abc$63045$new_ys__n527_
.sym 52046 rvsoc.cpu0.D_op2[28]
.sym 52047 $abc$63045$new_n4788_
.sym 52048 $abc$63045$new_ys__n1845_
.sym 52049 rvsoc.cpu0.E_op1[15]
.sym 52051 rvsoc.cpu0.sys_count[39]
.sym 52052 $abc$63045$new_n4366_
.sym 52054 rvsoc.cpu0.sys_count[57]
.sym 52056 rvsoc.cpu0.sys_count[24]
.sym 52057 rvsoc.cpu0.D_actv_pc[2]
.sym 52059 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 52060 $auto$alumacc.cc:474:replace_alu$3212.C[24]
.sym 52070 rvsoc.cpu0.sys_count[29]
.sym 52072 rvsoc.cpu0.sys_count[31]
.sym 52073 rvsoc.cpu0.sys_count[24]
.sym 52074 rvsoc.cpu0.sys_count[25]
.sym 52077 rvsoc.cpu0.sys_count[28]
.sym 52079 rvsoc.cpu0.sys_count[30]
.sym 52083 rvsoc.cpu0.sys_count[26]
.sym 52092 rvsoc.cpu0.sys_count[27]
.sym 52097 $auto$alumacc.cc:474:replace_alu$3212.C[25]
.sym 52099 rvsoc.cpu0.sys_count[24]
.sym 52101 $auto$alumacc.cc:474:replace_alu$3212.C[24]
.sym 52103 $auto$alumacc.cc:474:replace_alu$3212.C[26]
.sym 52105 rvsoc.cpu0.sys_count[25]
.sym 52107 $auto$alumacc.cc:474:replace_alu$3212.C[25]
.sym 52109 $auto$alumacc.cc:474:replace_alu$3212.C[27]
.sym 52112 rvsoc.cpu0.sys_count[26]
.sym 52113 $auto$alumacc.cc:474:replace_alu$3212.C[26]
.sym 52115 $auto$alumacc.cc:474:replace_alu$3212.C[28]
.sym 52117 rvsoc.cpu0.sys_count[27]
.sym 52119 $auto$alumacc.cc:474:replace_alu$3212.C[27]
.sym 52121 $auto$alumacc.cc:474:replace_alu$3212.C[29]
.sym 52123 rvsoc.cpu0.sys_count[28]
.sym 52125 $auto$alumacc.cc:474:replace_alu$3212.C[28]
.sym 52127 $auto$alumacc.cc:474:replace_alu$3212.C[30]
.sym 52130 rvsoc.cpu0.sys_count[29]
.sym 52131 $auto$alumacc.cc:474:replace_alu$3212.C[29]
.sym 52133 $auto$alumacc.cc:474:replace_alu$3212.C[31]
.sym 52135 rvsoc.cpu0.sys_count[30]
.sym 52137 $auto$alumacc.cc:474:replace_alu$3212.C[30]
.sym 52139 $auto$alumacc.cc:474:replace_alu$3212.C[32]
.sym 52142 rvsoc.cpu0.sys_count[31]
.sym 52143 $auto$alumacc.cc:474:replace_alu$3212.C[31]
.sym 52145 rvsoc.clka
.sym 52146 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 52147 $abc$63045$new_ys__n1780_
.sym 52148 $abc$63045$new_ys__n2476_inv_
.sym 52149 $abc$63045$new_ys__n1715_
.sym 52150 $abc$63045$new_n3451_
.sym 52151 $abc$63045$new_ys__n2477_inv_
.sym 52152 $abc$63045$new_ys__n1832_
.sym 52153 $abc$63045$new_ys__n1845_
.sym 52154 rvsoc.cpu0.D_next_pc[6]
.sym 52155 $abc$63045$new_ys__n12481_inv_
.sym 52156 $abc$63045$new_ys__n12473_inv_
.sym 52159 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 52160 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 52161 rvsoc.cpu0.sys_count[61]
.sym 52162 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60290
.sym 52164 $abc$63045$new_ys__n1595_
.sym 52166 rvsoc.cpu0.E_sysidx[1]
.sym 52169 rvsoc.data_wdata[21]
.sym 52170 $abc$63045$new_ys__n1490_
.sym 52171 $abc$63045$new_n4229_
.sym 52172 rvsoc.cpu0.sys_count[58]
.sym 52173 rvsoc.cpu0.sys_count[49]
.sym 52174 rvsoc.cpu0.sys_count[27]
.sym 52175 rvsoc.cpu0.sys_count[50]
.sym 52176 rvsoc.cpu0.sys_count[28]
.sym 52177 rvsoc.cpu0.D_insn_typ[9]
.sym 52178 $abc$63045$new_ys__n1415_
.sym 52179 rvsoc.cpu0.sys_count[52]
.sym 52180 rvsoc.cpu0.D_op1[15]
.sym 52181 rvsoc.cpu0.sys_count[53]
.sym 52182 rvsoc.cpu0.sys_count[31]
.sym 52183 $auto$alumacc.cc:474:replace_alu$3212.C[32]
.sym 52192 rvsoc.cpu0.sys_count[36]
.sym 52199 rvsoc.cpu0.sys_count[35]
.sym 52201 rvsoc.cpu0.sys_count[37]
.sym 52204 rvsoc.cpu0.sys_count[32]
.sym 52205 rvsoc.cpu0.sys_count[33]
.sym 52214 rvsoc.cpu0.sys_count[34]
.sym 52218 rvsoc.cpu0.sys_count[38]
.sym 52219 rvsoc.cpu0.sys_count[39]
.sym 52220 $auto$alumacc.cc:474:replace_alu$3212.C[33]
.sym 52223 rvsoc.cpu0.sys_count[32]
.sym 52224 $auto$alumacc.cc:474:replace_alu$3212.C[32]
.sym 52226 $auto$alumacc.cc:474:replace_alu$3212.C[34]
.sym 52229 rvsoc.cpu0.sys_count[33]
.sym 52230 $auto$alumacc.cc:474:replace_alu$3212.C[33]
.sym 52232 $auto$alumacc.cc:474:replace_alu$3212.C[35]
.sym 52234 rvsoc.cpu0.sys_count[34]
.sym 52236 $auto$alumacc.cc:474:replace_alu$3212.C[34]
.sym 52238 $auto$alumacc.cc:474:replace_alu$3212.C[36]
.sym 52240 rvsoc.cpu0.sys_count[35]
.sym 52242 $auto$alumacc.cc:474:replace_alu$3212.C[35]
.sym 52244 $auto$alumacc.cc:474:replace_alu$3212.C[37]
.sym 52247 rvsoc.cpu0.sys_count[36]
.sym 52248 $auto$alumacc.cc:474:replace_alu$3212.C[36]
.sym 52250 $auto$alumacc.cc:474:replace_alu$3212.C[38]
.sym 52252 rvsoc.cpu0.sys_count[37]
.sym 52254 $auto$alumacc.cc:474:replace_alu$3212.C[37]
.sym 52256 $auto$alumacc.cc:474:replace_alu$3212.C[39]
.sym 52258 rvsoc.cpu0.sys_count[38]
.sym 52260 $auto$alumacc.cc:474:replace_alu$3212.C[38]
.sym 52262 $auto$alumacc.cc:474:replace_alu$3212.C[40]
.sym 52264 rvsoc.cpu0.sys_count[39]
.sym 52266 $auto$alumacc.cc:474:replace_alu$3212.C[39]
.sym 52268 rvsoc.clka
.sym 52269 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 52270 rvsoc.cpu0.E_op1[15]
.sym 52271 $abc$63045$new_ys__n1858_
.sym 52272 $abc$63045$new_n4365_
.sym 52273 $abc$63045$new_n6000_
.sym 52274 $abc$63045$new_ys__n1728_
.sym 52275 $abc$63045$new_n3461_
.sym 52276 $abc$63045$new_n4229_
.sym 52277 $abc$63045$new_ys__n1754_
.sym 52278 rvsoc.data_wdata[30]
.sym 52279 $abc$63045$new_ys__n1832_
.sym 52282 rvsoc.cpu0.E_op1[12]
.sym 52283 rvsoc.data_wdata[24]
.sym 52284 $abc$63045$new_ys__n1873_inv_
.sym 52285 rvsoc.cpu0.sysregs[2][24]
.sym 52286 $abc$63045$new_ys__n6314_
.sym 52287 rvsoc.cpu0.D_next_pc[6]
.sym 52288 rvsoc.data_wdata[30]
.sym 52290 rvsoc.cpu0.E_op1[22]
.sym 52291 $abc$63045$new_ys__n5485_inv_
.sym 52292 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 52293 rvsoc.cpu0.sys_count[11]
.sym 52294 rvsoc.cpu0.sys_count[12]
.sym 52295 $abc$63045$new_ys__n12236_inv_
.sym 52297 rvsoc.cpu0.sys_count[0]
.sym 52298 rvsoc.cpu0.sys_count[8]
.sym 52300 rvsoc.cpu0.sys_count[47]
.sym 52302 rvsoc.cpu0.E_op1[21]
.sym 52303 rvsoc.cpu0.sys_count[2]
.sym 52304 $abc$63045$new_ys__n1880_inv_
.sym 52305 rvsoc.cpu0.sys_count[51]
.sym 52306 $auto$alumacc.cc:474:replace_alu$3212.C[40]
.sym 52319 rvsoc.cpu0.sys_count[40]
.sym 52322 rvsoc.cpu0.sys_count[43]
.sym 52323 rvsoc.cpu0.sys_count[44]
.sym 52324 rvsoc.cpu0.sys_count[45]
.sym 52336 rvsoc.cpu0.sys_count[41]
.sym 52337 rvsoc.cpu0.sys_count[42]
.sym 52341 rvsoc.cpu0.sys_count[46]
.sym 52342 rvsoc.cpu0.sys_count[47]
.sym 52343 $auto$alumacc.cc:474:replace_alu$3212.C[41]
.sym 52345 rvsoc.cpu0.sys_count[40]
.sym 52347 $auto$alumacc.cc:474:replace_alu$3212.C[40]
.sym 52349 $auto$alumacc.cc:474:replace_alu$3212.C[42]
.sym 52351 rvsoc.cpu0.sys_count[41]
.sym 52353 $auto$alumacc.cc:474:replace_alu$3212.C[41]
.sym 52355 $auto$alumacc.cc:474:replace_alu$3212.C[43]
.sym 52357 rvsoc.cpu0.sys_count[42]
.sym 52359 $auto$alumacc.cc:474:replace_alu$3212.C[42]
.sym 52361 $auto$alumacc.cc:474:replace_alu$3212.C[44]
.sym 52363 rvsoc.cpu0.sys_count[43]
.sym 52365 $auto$alumacc.cc:474:replace_alu$3212.C[43]
.sym 52367 $auto$alumacc.cc:474:replace_alu$3212.C[45]
.sym 52369 rvsoc.cpu0.sys_count[44]
.sym 52371 $auto$alumacc.cc:474:replace_alu$3212.C[44]
.sym 52373 $auto$alumacc.cc:474:replace_alu$3212.C[46]
.sym 52375 rvsoc.cpu0.sys_count[45]
.sym 52377 $auto$alumacc.cc:474:replace_alu$3212.C[45]
.sym 52379 $auto$alumacc.cc:474:replace_alu$3212.C[47]
.sym 52381 rvsoc.cpu0.sys_count[46]
.sym 52383 $auto$alumacc.cc:474:replace_alu$3212.C[46]
.sym 52385 $auto$alumacc.cc:474:replace_alu$3212.C[48]
.sym 52387 rvsoc.cpu0.sys_count[47]
.sym 52389 $auto$alumacc.cc:474:replace_alu$3212.C[47]
.sym 52391 rvsoc.clka
.sym 52392 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 52393 $abc$63045$new_n4891_
.sym 52394 $abc$63045$new_ys__n1640_
.sym 52395 $abc$63045$new_ys__n1700_
.sym 52396 $abc$63045$new_ys__n1415_
.sym 52397 $abc$63045$new_ys__n1475_
.sym 52398 $abc$63045$new_ys__n1520_
.sym 52399 $abc$63045$new_ys__n1460_
.sym 52400 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30670
.sym 52402 rvsoc.cpu0.sysregs[0][24]
.sym 52410 $abc$63045$new_ys__n1754_
.sym 52411 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 52412 rvsoc.cpu0.D_op2[4]
.sym 52413 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 52414 $abc$63045$new_ys__n1858_
.sym 52415 rvsoc.cpu0.E_insn_typ[10]
.sym 52416 rvsoc.cpu0.D_op2[2]
.sym 52417 rvsoc.cpu0.D_actv_pc[10]
.sym 52418 rvsoc.cpu0.sys_count[16]
.sym 52419 rvsoc.cpu0.sys_count[10]
.sym 52421 rvsoc.cpu0.sys_count[54]
.sym 52424 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30670
.sym 52425 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 52426 rvsoc.cpu0.sys_count[46]
.sym 52429 $auto$alumacc.cc:474:replace_alu$3212.C[48]
.sym 52436 rvsoc.cpu0.sys_count[50]
.sym 52445 rvsoc.cpu0.sys_count[51]
.sym 52450 rvsoc.cpu0.sys_count[48]
.sym 52456 rvsoc.cpu0.sys_count[54]
.sym 52459 rvsoc.cpu0.sys_count[49]
.sym 52462 rvsoc.cpu0.sys_count[52]
.sym 52463 rvsoc.cpu0.sys_count[53]
.sym 52465 rvsoc.cpu0.sys_count[55]
.sym 52466 $auto$alumacc.cc:474:replace_alu$3212.C[49]
.sym 52469 rvsoc.cpu0.sys_count[48]
.sym 52470 $auto$alumacc.cc:474:replace_alu$3212.C[48]
.sym 52472 $auto$alumacc.cc:474:replace_alu$3212.C[50]
.sym 52474 rvsoc.cpu0.sys_count[49]
.sym 52476 $auto$alumacc.cc:474:replace_alu$3212.C[49]
.sym 52478 $auto$alumacc.cc:474:replace_alu$3212.C[51]
.sym 52481 rvsoc.cpu0.sys_count[50]
.sym 52482 $auto$alumacc.cc:474:replace_alu$3212.C[50]
.sym 52484 $auto$alumacc.cc:474:replace_alu$3212.C[52]
.sym 52486 rvsoc.cpu0.sys_count[51]
.sym 52488 $auto$alumacc.cc:474:replace_alu$3212.C[51]
.sym 52490 $auto$alumacc.cc:474:replace_alu$3212.C[53]
.sym 52492 rvsoc.cpu0.sys_count[52]
.sym 52494 $auto$alumacc.cc:474:replace_alu$3212.C[52]
.sym 52496 $auto$alumacc.cc:474:replace_alu$3212.C[54]
.sym 52498 rvsoc.cpu0.sys_count[53]
.sym 52500 $auto$alumacc.cc:474:replace_alu$3212.C[53]
.sym 52502 $auto$alumacc.cc:474:replace_alu$3212.C[55]
.sym 52505 rvsoc.cpu0.sys_count[54]
.sym 52506 $auto$alumacc.cc:474:replace_alu$3212.C[54]
.sym 52508 $auto$alumacc.cc:474:replace_alu$3212.C[56]
.sym 52510 rvsoc.cpu0.sys_count[55]
.sym 52512 $auto$alumacc.cc:474:replace_alu$3212.C[55]
.sym 52514 rvsoc.clka
.sym 52515 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 52517 rvsoc.cpu0.sys_count[0]
.sym 52525 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 52529 rvsoc.cpu0.E_sysidx[1]
.sym 52530 $abc$63045$new_ys__n5467_
.sym 52531 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 52532 rvsoc.cpu0.E_op1[21]
.sym 52533 rvsoc.cpu0.D_op2[0]
.sym 52534 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 52536 rvsoc.cpu0.E_op1[17]
.sym 52537 rvsoc.cpu0.sysregs[0][8]
.sym 52538 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 52541 rvsoc.cpu0.sys_count[24]
.sym 52550 rvsoc.cpu0.sys_count[57]
.sym 52552 $auto$alumacc.cc:474:replace_alu$3212.C[56]
.sym 52563 rvsoc.cpu0.sys_count[62]
.sym 52568 rvsoc.cpu0.sys_count[59]
.sym 52575 rvsoc.cpu0.sys_count[58]
.sym 52578 rvsoc.cpu0.sys_count[61]
.sym 52580 rvsoc.cpu0.sys_count[63]
.sym 52581 rvsoc.cpu0.sys_count[56]
.sym 52582 rvsoc.cpu0.sys_count[57]
.sym 52585 rvsoc.cpu0.sys_count[60]
.sym 52589 $auto$alumacc.cc:474:replace_alu$3212.C[57]
.sym 52591 rvsoc.cpu0.sys_count[56]
.sym 52593 $auto$alumacc.cc:474:replace_alu$3212.C[56]
.sym 52595 $auto$alumacc.cc:474:replace_alu$3212.C[58]
.sym 52597 rvsoc.cpu0.sys_count[57]
.sym 52599 $auto$alumacc.cc:474:replace_alu$3212.C[57]
.sym 52601 $auto$alumacc.cc:474:replace_alu$3212.C[59]
.sym 52604 rvsoc.cpu0.sys_count[58]
.sym 52605 $auto$alumacc.cc:474:replace_alu$3212.C[58]
.sym 52607 $auto$alumacc.cc:474:replace_alu$3212.C[60]
.sym 52609 rvsoc.cpu0.sys_count[59]
.sym 52611 $auto$alumacc.cc:474:replace_alu$3212.C[59]
.sym 52613 $auto$alumacc.cc:474:replace_alu$3212.C[61]
.sym 52615 rvsoc.cpu0.sys_count[60]
.sym 52617 $auto$alumacc.cc:474:replace_alu$3212.C[60]
.sym 52619 $auto$alumacc.cc:474:replace_alu$3212.C[62]
.sym 52622 rvsoc.cpu0.sys_count[61]
.sym 52623 $auto$alumacc.cc:474:replace_alu$3212.C[61]
.sym 52625 $auto$alumacc.cc:474:replace_alu$3212.C[63]
.sym 52628 rvsoc.cpu0.sys_count[62]
.sym 52629 $auto$alumacc.cc:474:replace_alu$3212.C[62]
.sym 52632 rvsoc.cpu0.sys_count[63]
.sym 52635 $auto$alumacc.cc:474:replace_alu$3212.C[63]
.sym 52637 rvsoc.clka
.sym 52638 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 52648 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 52650 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 52656 $PACKER_VCC_NET
.sym 52660 rvsoc.cpu0.sys_count[58]
.sym 52671 rvsoc.clks.pll_clk
.sym 52683 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]
.sym 52705 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]
.sym 52713 rvsoc.uart0.status[0]
.sym 52735 rvsoc.uart0.status[0]
.sym 52740 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51473
.sym 52745 rvsoc.dram.adrs[3]
.sym 52746 rvsoc.gpio0.dir[7]
.sym 52756 rvsoc.data_adrs[4]
.sym 52758 rvsoc.cpu0.F_actv_pc[14]
.sym 52760 $abc$63045$new_ys__n5954_
.sym 52762 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 52764 rvsoc.data_wdata[4]
.sym 52765 p06
.sym 52767 $abc$63045$new_n5064_
.sym 52774 rvsoc.data_adrs[28]
.sym 52781 rvsoc.data_adrs[3]
.sym 52784 rvsoc.spi0.rxbfr[0]
.sym 52789 rvsoc.spi0.status[4]
.sym 52792 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51757
.sym 52797 $abc$63045$new_ys__n5954_
.sym 52798 rvsoc.data_adrs[12]
.sym 52799 rvsoc.data_adrs[2]
.sym 52800 rvsoc.data_wdata[4]
.sym 52802 rvsoc.spi0.log2div[0]
.sym 52806 rvsoc.code_adrs[12]
.sym 52807 rvsoc.spi0.rxbfr[4]
.sym 52809 rvsoc.data_wdata[0]
.sym 52820 rvsoc.data_wdata[4]
.sym 52826 rvsoc.code_adrs[12]
.sym 52828 $abc$63045$new_ys__n5954_
.sym 52829 rvsoc.data_adrs[12]
.sym 52844 rvsoc.data_wdata[0]
.sym 52850 rvsoc.data_adrs[3]
.sym 52851 rvsoc.spi0.status[4]
.sym 52852 rvsoc.data_adrs[2]
.sym 52853 rvsoc.spi0.rxbfr[4]
.sym 52856 rvsoc.spi0.log2div[0]
.sym 52857 rvsoc.data_adrs[3]
.sym 52858 rvsoc.spi0.rxbfr[0]
.sym 52859 rvsoc.data_adrs[2]
.sym 52860 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51757
.sym 52861 rvsoc.clkn
.sym 52862 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 52867 $abc$63045$new_n4092_
.sym 52868 $abc$63045$new_n5186_
.sym 52869 $abc$63045$new_n5187_
.sym 52870 $abc$63045$new_n4929_
.sym 52871 rvsoc.mem_vdata[5][18]
.sym 52872 rvsoc.mem_vdata[5][6]
.sym 52873 $abc$63045$new_n5188_
.sym 52874 $abc$63045$new_n5912_
.sym 52876 rvsoc.data_wdata[3]
.sym 52877 rvsoc.data_wdata[3]
.sym 52878 rvsoc.mem_vdata[5][25]
.sym 52880 rvsoc.dram.adrs[3]
.sym 52881 rvsoc.data_wst[0]
.sym 52882 rvsoc.spi0.rxbfr[0]
.sym 52884 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51757
.sym 52885 rvsoc.data_adrs[14]
.sym 52886 $abc$63045$new_ys__n5971_
.sym 52887 rvsoc.resetn
.sym 52888 rvsoc.mem_vdata[0][24]
.sym 52889 rvsoc.data_adrs[3]
.sym 52890 rvsoc.code_adrs[29]
.sym 52897 rvsoc.mem_vdata[5][4]
.sym 52900 rvsoc.code_adrs[12]
.sym 52902 rvsoc.mem_vdata[4][14]
.sym 52904 rvsoc.data_wdata[0]
.sym 52905 rvsoc.spi0.status[0]
.sym 52907 rvsoc.spi0.status[0]
.sym 52909 $abc$63045$new_ys__n5954_
.sym 52911 rvsoc.data_adrs[28]
.sym 52912 rvsoc.mem_vdata[2][27]
.sym 52915 rvsoc.mem_vdata[5][4]
.sym 52917 rvsoc.mem_vdata[5][2]
.sym 52919 rvsoc.data_adrs[28]
.sym 52920 $abc$63045$new_n4929_
.sym 52922 $abc$63045$new_n5143_
.sym 52923 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 52924 $abc$63045$new_n5088_
.sym 52926 rvsoc.mem_vdata[5][16]
.sym 52927 $abc$63045$new_ys__n5954_
.sym 52928 rvsoc.mem_vdata[2][20]
.sym 52929 rvsoc.mem_vdata[4][14]
.sym 52930 rvsoc.data_adrs[9]
.sym 52932 $abc$63045$new_ys__n12674_
.sym 52933 $abc$63045$new_n5186_
.sym 52938 rvsoc.data_adrs[12]
.sym 52944 $abc$63045$new_ys__n5954_
.sym 52945 rvsoc.spi0.log2div[4]
.sym 52950 $abc$63045$new_n3163_
.sym 52955 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 52958 $abc$63045$new_ys__n527_
.sym 52959 $abc$63045$new_n3154_
.sym 52962 rvsoc.spi0.status[16]
.sym 52966 rvsoc.data_adrs[4]
.sym 52967 rvsoc.spi0.status[0]
.sym 52970 rvsoc.spi0.status[14]
.sym 52972 rvsoc.code_adrs[4]
.sym 52973 $abc$63045$new_ys__n2165_inv_
.sym 52974 rvsoc.spi0.status[20]
.sym 52983 rvsoc.spi0.log2div[4]
.sym 52984 $abc$63045$new_ys__n2165_inv_
.sym 52986 $abc$63045$new_n3163_
.sym 52989 $abc$63045$new_ys__n5954_
.sym 52991 rvsoc.data_adrs[4]
.sym 52992 rvsoc.code_adrs[4]
.sym 52995 $abc$63045$new_ys__n527_
.sym 52997 rvsoc.spi0.status[14]
.sym 53002 rvsoc.spi0.status[0]
.sym 53003 $abc$63045$new_n3154_
.sym 53004 $abc$63045$new_ys__n527_
.sym 53014 $abc$63045$new_ys__n527_
.sym 53015 rvsoc.spi0.status[16]
.sym 53019 rvsoc.spi0.status[20]
.sym 53021 $abc$63045$new_ys__n527_
.sym 53023 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 53024 rvsoc.clkn
.sym 53026 $abc$63045$new_n5215_
.sym 53027 $abc$63045$new_n3621_
.sym 53028 $abc$63045$new_ys__n7767_
.sym 53029 $abc$63045$new_n3619_
.sym 53030 $abc$63045$new_n5214_
.sym 53031 $abc$63045$new_n3622_
.sym 53032 $abc$63045$new_n5213_
.sym 53033 rvsoc.mem_vdata[3][20]
.sym 53034 rvsoc.data_wdata[4]
.sym 53036 rvsoc.mem_vdata[5][19]
.sym 53037 rvsoc.data_wdata[4]
.sym 53038 rvsoc.mem_vdata[1][23]
.sym 53039 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 53040 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 53041 $abc$63045$new_n5065_
.sym 53042 rvsoc.mem_vdata[1][7]
.sym 53043 $abc$63045$new_n5912_
.sym 53044 rvsoc.mem_vdata[1][31]
.sym 53045 $abc$63045$new_n3249_
.sym 53046 rvsoc.data_adrs[10]
.sym 53047 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 53048 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 53049 rvsoc.mem_vdata[1][23]
.sym 53050 rvsoc.data_adrs[3]
.sym 53051 rvsoc.code_adrs[29]
.sym 53052 rvsoc.eram.adrs[1]
.sym 53053 rvsoc.mem_vdata[5][14]
.sym 53054 $abc$63045$new_n3596_
.sym 53055 $abc$63045$new_n3644_
.sym 53056 rvsoc.code_adrs[28]
.sym 53057 rvsoc.data_adrs[12]
.sym 53058 $abc$63045$new_n5207_
.sym 53059 rvsoc.code_adrs[8]
.sym 53060 $abc$63045$new_n5274_
.sym 53061 $abc$63045$new_n3208_
.sym 53067 $abc$63045$new_ys__n5954_
.sym 53068 $abc$63045$new_n3645_
.sym 53069 rvsoc.code_adrs[30]
.sym 53071 rvsoc.mem_vdata[5][0]
.sym 53073 rvsoc.code_adrs[9]
.sym 53074 $abc$63045$new_ys__n12665_
.sym 53075 rvsoc.code_adrs[29]
.sym 53076 $abc$63045$new_n5206_
.sym 53077 $abc$63045$new_n5142_
.sym 53078 rvsoc.data_adrs[29]
.sym 53079 $abc$63045$new_n3644_
.sym 53080 rvsoc.code_adrs[28]
.sym 53081 rvsoc.mem_vdata[5][4]
.sym 53082 $abc$63045$new_n3646_
.sym 53083 rvsoc.mem_vdata[5][2]
.sym 53084 $abc$63045$new_n5207_
.sym 53087 $abc$63045$new_ys__n11766_
.sym 53088 $abc$63045$new_n5143_
.sym 53090 rvsoc.data_adrs[28]
.sym 53091 $abc$63045$new_n5065_
.sym 53093 $abc$63045$new_n5064_
.sym 53095 rvsoc.data_adrs[9]
.sym 53096 rvsoc.code_adrs[31]
.sym 53097 rvsoc.mem_vdata[2][24]
.sym 53098 rvsoc.mem_vdata[0][24]
.sym 53100 rvsoc.code_adrs[30]
.sym 53101 $abc$63045$new_ys__n12665_
.sym 53102 rvsoc.code_adrs[31]
.sym 53107 $abc$63045$new_ys__n5954_
.sym 53108 rvsoc.data_adrs[9]
.sym 53109 rvsoc.code_adrs[9]
.sym 53112 rvsoc.data_adrs[29]
.sym 53113 rvsoc.mem_vdata[2][24]
.sym 53114 rvsoc.mem_vdata[0][24]
.sym 53115 rvsoc.data_adrs[28]
.sym 53118 $abc$63045$new_n5064_
.sym 53119 rvsoc.mem_vdata[5][0]
.sym 53120 $abc$63045$new_n5065_
.sym 53121 $abc$63045$new_ys__n11766_
.sym 53124 $abc$63045$new_ys__n11766_
.sym 53125 $abc$63045$new_n5142_
.sym 53126 rvsoc.mem_vdata[5][2]
.sym 53127 $abc$63045$new_n5143_
.sym 53130 $abc$63045$new_n3644_
.sym 53131 rvsoc.code_adrs[30]
.sym 53132 $abc$63045$new_n3645_
.sym 53133 $abc$63045$new_n3646_
.sym 53136 $abc$63045$new_ys__n11766_
.sym 53137 rvsoc.mem_vdata[5][4]
.sym 53138 $abc$63045$new_n5206_
.sym 53139 $abc$63045$new_n5207_
.sym 53142 rvsoc.code_adrs[29]
.sym 53143 rvsoc.code_adrs[28]
.sym 53144 rvsoc.mem_vdata[2][24]
.sym 53145 rvsoc.mem_vdata[0][24]
.sym 53149 $abc$63045$new_n3596_
.sym 53150 $abc$63045$new_n5088_
.sym 53151 $abc$63045$new_n5185_
.sym 53152 rvsoc.mem_vdata[4][14]
.sym 53153 $abc$63045$new_ys__n11766_
.sym 53154 $abc$63045$new_ys__n3046_inv_
.sym 53155 $abc$63045$new_n5074_
.sym 53156 $abc$63045$new_n5076_
.sym 53157 $abc$63045$new_n3120_
.sym 53160 p06
.sym 53161 rvsoc.mem_vdata[1][28]
.sym 53162 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 53163 rvsoc.code_adrs[30]
.sym 53164 rvsoc.data_adrs[2]
.sym 53165 rvsoc.mem_vdata[4][8]
.sym 53166 rvsoc.data_adrs[29]
.sym 53167 rvsoc.mem_vdata[4][3]
.sym 53168 $abc$63045$new_ys__n7736_
.sym 53169 $abc$63045$new_ys__n11299_inv_
.sym 53170 rvsoc.mem_vdata[0][21]
.sym 53171 rvsoc.mem_vdata[0][8]
.sym 53172 $abc$63045$new_n5206_
.sym 53174 $abc$63045$new_ys__n11766_
.sym 53175 $abc$63045$new_ys__n4261_
.sym 53176 rvsoc.data_adrs[4]
.sym 53178 rvsoc.mem_vdata[4][27]
.sym 53180 $abc$63045$new_n3643_
.sym 53182 rvsoc.data_wdata[23]
.sym 53183 rvsoc.mem_vdata[2][24]
.sym 53190 $abc$63045$new_n5212_
.sym 53191 rvsoc.data_adrs[29]
.sym 53192 $abc$63045$new_n5913_
.sym 53193 $abc$63045$new_n3224_
.sym 53194 rvsoc.mem_vdata[4][27]
.sym 53195 rvsoc.code_adrs[28]
.sym 53196 rvsoc.mem_vdata[5][20]
.sym 53197 $abc$63045$new_n5073_
.sym 53198 $abc$63045$new_n3202_
.sym 53199 rvsoc.uart0.div[11]
.sym 53201 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 53203 rvsoc.mem_vdata[5][16]
.sym 53204 $abc$63045$new_n5213_
.sym 53205 rvsoc.uart0.cfg[22]
.sym 53206 $abc$63045$new_ys__n2165_inv_
.sym 53207 rvsoc.code_adrs[30]
.sym 53208 $abc$63045$new_n5186_
.sym 53209 rvsoc.mem_vdata[5][27]
.sym 53210 $abc$63045$new_ys__n11766_
.sym 53211 rvsoc.code_adrs[29]
.sym 53212 rvsoc.mem_vdata[3][27]
.sym 53213 rvsoc.mem_vdata[3][30]
.sym 53215 rvsoc.mem_vdata[2][27]
.sym 53216 $abc$63045$new_n5185_
.sym 53217 $abc$63045$new_ys__n2231_inv_
.sym 53218 $abc$63045$new_ys__n11766_
.sym 53219 rvsoc.mem_vdata[1][30]
.sym 53220 $abc$63045$new_n5074_
.sym 53221 rvsoc.data_adrs[28]
.sym 53223 rvsoc.uart0.cfg[22]
.sym 53225 $abc$63045$new_ys__n2231_inv_
.sym 53226 $abc$63045$new_n3224_
.sym 53229 rvsoc.mem_vdata[3][30]
.sym 53230 rvsoc.data_adrs[28]
.sym 53231 rvsoc.data_adrs[29]
.sym 53232 rvsoc.mem_vdata[1][30]
.sym 53235 rvsoc.mem_vdata[3][27]
.sym 53236 rvsoc.code_adrs[29]
.sym 53237 rvsoc.mem_vdata[2][27]
.sym 53238 rvsoc.code_adrs[28]
.sym 53241 $abc$63045$new_n5074_
.sym 53242 $abc$63045$new_ys__n11766_
.sym 53243 $abc$63045$new_n5073_
.sym 53244 rvsoc.mem_vdata[5][16]
.sym 53247 rvsoc.mem_vdata[4][27]
.sym 53248 rvsoc.mem_vdata[5][27]
.sym 53249 $abc$63045$new_n5913_
.sym 53250 rvsoc.code_adrs[30]
.sym 53254 $abc$63045$new_ys__n2165_inv_
.sym 53255 $abc$63045$new_n3202_
.sym 53256 rvsoc.uart0.div[11]
.sym 53259 $abc$63045$new_n5186_
.sym 53260 $abc$63045$new_n5185_
.sym 53261 $abc$63045$new_ys__n11766_
.sym 53262 rvsoc.mem_vdata[5][27]
.sym 53265 $abc$63045$new_ys__n11766_
.sym 53266 $abc$63045$new_n5212_
.sym 53267 $abc$63045$new_n5213_
.sym 53268 rvsoc.mem_vdata[5][20]
.sym 53269 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 53270 rvsoc.clkn
.sym 53272 rvsoc.mem_vdata[4][30]
.sym 53273 $abc$63045$new_n5290_
.sym 53274 $abc$63045$new_n5121_
.sym 53275 $abc$63045$new_n5284_
.sym 53276 $abc$63045$new_n3602_
.sym 53277 $abc$63045$new_ys__n7743_
.sym 53278 $abc$63045$new_ys__n3685_inv_
.sym 53279 $abc$63045$new_n3615_
.sym 53281 $abc$63045$new_n5064_
.sym 53283 rvsoc.data_wdata[10]
.sym 53284 $abc$63045$new_ys__n2165_inv_
.sym 53285 $abc$63045$new_ys__n11298_
.sym 53286 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 53287 $abc$63045$new_n3224_
.sym 53288 $abc$63045$new_n5142_
.sym 53289 $abc$63045$new_n3355_
.sym 53290 rvsoc.mem_vdata[15][27]
.sym 53291 rvsoc.data_wdata[3]
.sym 53292 rvsoc.mem_vdata[1][29]
.sym 53293 $abc$63045$new_n5073_
.sym 53294 $abc$63045$new_n5212_
.sym 53295 rvsoc.uart0.div[11]
.sym 53298 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 53299 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 53300 rvsoc.code_adrs[31]
.sym 53301 rvsoc.mem_vdata[2][27]
.sym 53302 rvsoc.mem_vdata[1][16]
.sym 53304 rvsoc.dram.adrs[4]
.sym 53305 rvsoc.mem_vdata[2][27]
.sym 53306 rvsoc.data_adrs[28]
.sym 53307 rvsoc.data_adrs[28]
.sym 53313 rvsoc.data_wdata[22]
.sym 53314 $abc$63045$new_n5287_
.sym 53315 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 53316 rvsoc.mem_vdata[5][30]
.sym 53317 $abc$63045$new_ys__n11766_
.sym 53318 $abc$63045$new_n5285_
.sym 53319 rvsoc.mem_vdata[4][25]
.sym 53320 rvsoc.code_adrs[28]
.sym 53321 $abc$63045$new_n5116_
.sym 53322 $abc$63045$new_n5117_
.sym 53325 $abc$63045$new_n5181_
.sym 53326 rvsoc.code_adrs[29]
.sym 53327 $abc$63045$new_n5180_
.sym 53328 $abc$63045$new_n3120_
.sym 53329 rvsoc.mem_vdata[5][25]
.sym 53331 rvsoc.mem_vdata[5][19]
.sym 53332 $abc$63045$new_n5122_
.sym 53334 rvsoc.mem_vdata[5][17]
.sym 53335 $abc$63045$new_n5286_
.sym 53337 rvsoc.mem_vdata[5][25]
.sym 53339 $abc$63045$new_n5121_
.sym 53340 $abc$63045$new_n5284_
.sym 53341 rvsoc.data_wdata[30]
.sym 53349 rvsoc.data_wdata[30]
.sym 53352 rvsoc.mem_vdata[5][17]
.sym 53353 $abc$63045$new_n5117_
.sym 53354 $abc$63045$new_n5116_
.sym 53355 $abc$63045$new_ys__n11766_
.sym 53358 $abc$63045$new_n5284_
.sym 53359 $abc$63045$new_n5285_
.sym 53360 $abc$63045$new_ys__n11766_
.sym 53361 rvsoc.mem_vdata[5][30]
.sym 53364 $abc$63045$new_n5122_
.sym 53365 $abc$63045$new_ys__n11766_
.sym 53366 $abc$63045$new_n5121_
.sym 53367 rvsoc.mem_vdata[5][25]
.sym 53370 rvsoc.mem_vdata[5][19]
.sym 53371 $abc$63045$new_n5180_
.sym 53372 $abc$63045$new_ys__n11766_
.sym 53373 $abc$63045$new_n5181_
.sym 53377 $abc$63045$new_n5286_
.sym 53378 $abc$63045$new_n5287_
.sym 53379 $abc$63045$new_n3120_
.sym 53382 rvsoc.code_adrs[29]
.sym 53383 rvsoc.mem_vdata[5][25]
.sym 53384 rvsoc.mem_vdata[4][25]
.sym 53385 rvsoc.code_adrs[28]
.sym 53389 rvsoc.data_wdata[22]
.sym 53392 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 53393 rvsoc.clkn
.sym 53395 rvsoc.cpu0.F_actv_pc[8]
.sym 53396 $abc$63045$new_n6152_
.sym 53397 rvsoc.dram.adrs[4]
.sym 53398 $abc$63045$new_n6153_
.sym 53399 rvsoc.cpu0.F_actv_pc[20]
.sym 53400 $abc$63045$new_ys__n3043_inv_
.sym 53401 $abc$63045$new_n5286_
.sym 53402 $abc$63045$new_n3600_
.sym 53405 rvsoc.cpu0.mulhu_val[17]
.sym 53406 rvsoc.cpu0.D_insn[23]
.sym 53407 rvsoc.data_wdata[22]
.sym 53408 rvsoc.resetn
.sym 53410 rvsoc.mem_vdata[5][19]
.sym 53411 rvsoc.data_adrs[0]
.sym 53412 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 53413 rvsoc.mem_rcode[5]
.sym 53414 rvsoc.code_adrs[29]
.sym 53415 $abc$63045$new_ys__n7758_
.sym 53416 rvsoc.code_adrs[28]
.sym 53418 $abc$63045$new_n5117_
.sym 53419 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 53420 $abc$63045$new_ys__n5954_
.sym 53421 rvsoc.resetn
.sym 53423 rvsoc.mem_vdata[1][30]
.sym 53424 $abc$63045$new_ys__n5954_
.sym 53426 rvsoc.data_adrs[9]
.sym 53428 $abc$63045$new_ys__n5941_
.sym 53429 rvsoc.mem_vdata[15][24]
.sym 53436 rvsoc.mem_vdata[15][24]
.sym 53437 rvsoc.code_adrs[30]
.sym 53438 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 53439 $abc$63045$new_n5912_
.sym 53440 $abc$63045$new_ys__n12667_
.sym 53444 $abc$63045$new_n5914_
.sym 53445 rvsoc.code_adrs[30]
.sym 53446 rvsoc.code_adrs[31]
.sym 53447 $abc$63045$new_ys__n4261_
.sym 53449 rvsoc.mem_vdata[1][30]
.sym 53450 $abc$63045$new_n3643_
.sym 53451 rvsoc.mem_vdata[3][30]
.sym 53452 rvsoc.mem_vdata[5][30]
.sym 53455 $abc$63045$new_n6153_
.sym 53457 rvsoc.mem_vdata[15][30]
.sym 53458 rvsoc.code_adrs[29]
.sym 53460 rvsoc.data_adrs[7]
.sym 53461 $abc$63045$new_n5916_
.sym 53462 rvsoc.code_adrs[28]
.sym 53463 $abc$63045$new_ys__n5954_
.sym 53464 rvsoc.code_adrs[7]
.sym 53466 rvsoc.code_adrs[14]
.sym 53469 rvsoc.mem_vdata[1][30]
.sym 53470 rvsoc.code_adrs[30]
.sym 53471 rvsoc.mem_vdata[5][30]
.sym 53472 rvsoc.code_adrs[28]
.sym 53475 rvsoc.code_adrs[30]
.sym 53476 $abc$63045$new_ys__n12667_
.sym 53477 rvsoc.mem_vdata[15][30]
.sym 53478 rvsoc.mem_vdata[3][30]
.sym 53481 $abc$63045$new_ys__n4261_
.sym 53482 rvsoc.code_adrs[31]
.sym 53483 rvsoc.mem_vdata[15][24]
.sym 53484 $abc$63045$new_n3643_
.sym 53489 rvsoc.code_adrs[7]
.sym 53494 rvsoc.code_adrs[14]
.sym 53499 $abc$63045$new_n5912_
.sym 53500 rvsoc.code_adrs[29]
.sym 53501 $abc$63045$new_n5914_
.sym 53502 rvsoc.code_adrs[30]
.sym 53505 $abc$63045$new_n5916_
.sym 53506 $abc$63045$new_n6153_
.sym 53507 rvsoc.code_adrs[30]
.sym 53508 rvsoc.code_adrs[31]
.sym 53511 rvsoc.data_adrs[7]
.sym 53512 $abc$63045$new_ys__n5954_
.sym 53513 rvsoc.code_adrs[7]
.sym 53515 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 53516 rvsoc.clka
.sym 53518 rvsoc.uart0.div[15]
.sym 53519 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 53520 rvsoc.uart0.div[20]
.sym 53521 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 53522 rvsoc.eram.adrs[1]
.sym 53523 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 53524 $abc$63045$new_ys__n12232_inv_
.sym 53525 rvsoc.uart0.div[2]
.sym 53526 rvsoc.mem_vdata[4][17]
.sym 53527 rvsoc.cpu0.F_insn[7]
.sym 53528 $abc$63045$new_ys__n11299_inv_
.sym 53529 $abc$63045$new_ys__n12236_inv_
.sym 53530 $abc$63045$new_ys__n7742_
.sym 53531 $abc$63045$new_n5148_
.sym 53532 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 53533 rvsoc.mem_vdata[15][8]
.sym 53534 rvsoc.code_adrs[31]
.sym 53535 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 53536 rvsoc.cpu0.mul_val[28]
.sym 53537 $abc$63045$new_ys__n3053_inv_
.sym 53538 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 53539 $abc$63045$new_n3603_
.sym 53540 rvsoc.cpu0.D_actv_pc[8]
.sym 53541 rvsoc.mem_vdata[15][11]
.sym 53542 rvsoc.code_adrs[29]
.sym 53543 rvsoc.eram.adrs[1]
.sym 53544 rvsoc.code_adrs[20]
.sym 53545 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 53546 rvsoc.code_adrs[8]
.sym 53547 rvsoc.data_adrs[1]
.sym 53548 rvsoc.uart0.status[0]
.sym 53549 rvsoc.data_adrs[12]
.sym 53550 rvsoc.uart0.tx_divcnt[14]
.sym 53551 rvsoc.code_adrs[28]
.sym 53552 rvsoc.data_adrs[11]
.sym 53553 rvsoc.data_adrs[3]
.sym 53559 rvsoc.data_adrs[11]
.sym 53562 rvsoc.cpu0.E_funct3[0]
.sym 53563 rvsoc.data_adrs[1]
.sym 53564 $abc$63045$new_n5915_
.sym 53565 rvsoc.mem_vdata[15][27]
.sym 53566 rvsoc.uart0.status[0]
.sym 53567 rvsoc.uart0.tx_divcnt[1]
.sym 53569 $abc$63045$new_ys__n2404_inv_
.sym 53570 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53485
.sym 53571 rvsoc.code_adrs[11]
.sym 53572 rvsoc.data_adrs[13]
.sym 53573 rvsoc.uart0.tx_divcnt[0]
.sym 53574 $abc$63045$new_ys__n11813_
.sym 53575 $abc$63045$new_ys__n5954_
.sym 53577 $abc$63045$new_ys__n2410_inv_
.sym 53579 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 53580 $abc$63045$new_ys__n5954_
.sym 53581 rvsoc.resetn
.sym 53584 rvsoc.data_adrs[0]
.sym 53585 rvsoc.cpu0.E_funct3[1]
.sym 53586 rvsoc.code_adrs[13]
.sym 53587 rvsoc.code_adrs[31]
.sym 53588 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 53590 $abc$63045$new_ys__n4261_
.sym 53592 $abc$63045$new_ys__n4261_
.sym 53593 rvsoc.code_adrs[31]
.sym 53594 rvsoc.mem_vdata[15][27]
.sym 53595 $abc$63045$new_n5915_
.sym 53598 rvsoc.code_adrs[11]
.sym 53599 rvsoc.data_adrs[11]
.sym 53601 $abc$63045$new_ys__n5954_
.sym 53604 $abc$63045$new_ys__n11813_
.sym 53605 $abc$63045$new_ys__n2404_inv_
.sym 53606 $abc$63045$new_ys__n2410_inv_
.sym 53607 $abc$63045$new_ys__n5954_
.sym 53611 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 53612 rvsoc.uart0.tx_divcnt[0]
.sym 53613 rvsoc.resetn
.sym 53616 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 53619 rvsoc.uart0.tx_divcnt[1]
.sym 53622 rvsoc.uart0.status[0]
.sym 53623 rvsoc.resetn
.sym 53625 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 53628 rvsoc.data_adrs[13]
.sym 53629 $abc$63045$new_ys__n5954_
.sym 53630 rvsoc.code_adrs[13]
.sym 53634 rvsoc.cpu0.E_funct3[1]
.sym 53635 rvsoc.data_adrs[1]
.sym 53636 rvsoc.cpu0.E_funct3[0]
.sym 53637 rvsoc.data_adrs[0]
.sym 53638 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53485
.sym 53639 rvsoc.clkn
.sym 53640 rvsoc.uart0.status[0]_$glb_sr
.sym 53641 $abc$63045$new_ys__n12234_inv_
.sym 53642 rvsoc.uart0.tx_divcnt[20]
.sym 53643 rvsoc.uart0.tx_divcnt[14]
.sym 53644 rvsoc.uart0.tx_divcnt[10]
.sym 53645 rvsoc.uart0.tx_divcnt[12]
.sym 53646 rvsoc.uart0.tx_divcnt[8]
.sym 53647 rvsoc.uart0.tx_divcnt[13]
.sym 53648 rvsoc.uart0.tx_divcnt[21]
.sym 53649 rvsoc.uart0.tx_divcnt[1]
.sym 53650 rvsoc.uart0.tx_divcnt[3]
.sym 53652 rvsoc.cpu0.D_op1[13]
.sym 53653 $abc$63045$new_ys__n2231_inv_
.sym 53654 rvsoc.mem_vdata[4][26]
.sym 53655 rvsoc.cpu0.mul_val[21]
.sym 53656 rvsoc.data_wst[1]
.sym 53657 rvsoc.cpu0.D_insn_typ[13]
.sym 53658 rvsoc.cpu0.E_funct3[0]
.sym 53659 $PACKER_VCC_NET
.sym 53660 rvsoc.uart0.div[15]
.sym 53661 $abc$63045$new_ys__n2231_inv_
.sym 53662 rvsoc.cpu0.E_mul_lolo[8]
.sym 53663 rvsoc.uart0.tx_divcnt[1]
.sym 53664 rvsoc.uart0.div[20]
.sym 53665 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 53666 $abc$63045$new_ys__n12233_inv_
.sym 53667 $abc$63045$new_ys__n5971_
.sym 53669 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 53670 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 53672 rvsoc.code_adrs[13]
.sym 53673 rvsoc.mem_vdata[3][2]
.sym 53674 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[1]
.sym 53675 rvsoc.data_adrs[4]
.sym 53676 $abc$63045$new_ys__n4261_
.sym 53682 $abc$63045$new_n3447_
.sym 53683 $abc$63045$new_ys__n4261_
.sym 53684 rvsoc.code_adrs[11]
.sym 53685 $abc$63045$new_ys__n11295_
.sym 53686 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 53687 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[4]
.sym 53688 $abc$63045$new_n3275_
.sym 53689 $abc$63045$new_ys__n11298_
.sym 53690 rvsoc.cpu0.D_insn_typ[5]
.sym 53691 rvsoc.code_adrs[15]
.sym 53692 rvsoc.code_adrs[13]
.sym 53693 rvsoc.code_adrs[12]
.sym 53694 rvsoc.code_adrs[14]
.sym 53695 rvsoc.data_adrs[13]
.sym 53696 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[7]
.sym 53697 $abc$63045$new_n3281_
.sym 53698 rvsoc.data_adrs[11]
.sym 53700 rvsoc.data_adrs[15]
.sym 53701 $abc$63045$new_ys__n2404_inv_
.sym 53702 $abc$63045$new_n3293_
.sym 53703 $abc$63045$new_ys__n11299_inv_
.sym 53705 $abc$63045$new_ys__n2340_inv_
.sym 53706 rvsoc.data_adrs[14]
.sym 53707 $abc$63045$new_ys__n2410_inv_
.sym 53708 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[13]
.sym 53709 rvsoc.data_adrs[12]
.sym 53711 rvsoc.cpu0.D_insn_typ[1]
.sym 53712 $abc$63045$new_ys__n2337_inv_
.sym 53715 rvsoc.data_adrs[11]
.sym 53716 $abc$63045$new_ys__n2337_inv_
.sym 53717 rvsoc.data_adrs[12]
.sym 53718 $abc$63045$new_ys__n11298_
.sym 53721 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[4]
.sym 53722 rvsoc.cpu0.D_insn_typ[1]
.sym 53723 rvsoc.cpu0.D_insn_typ[5]
.sym 53724 $abc$63045$new_n3275_
.sym 53727 $abc$63045$new_n3447_
.sym 53728 $abc$63045$new_ys__n11299_inv_
.sym 53730 $abc$63045$new_ys__n11295_
.sym 53733 $abc$63045$new_ys__n4261_
.sym 53734 rvsoc.code_adrs[11]
.sym 53735 $abc$63045$new_ys__n2340_inv_
.sym 53736 rvsoc.code_adrs[12]
.sym 53739 $abc$63045$new_n3281_
.sym 53740 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[7]
.sym 53741 rvsoc.cpu0.D_insn_typ[1]
.sym 53742 rvsoc.cpu0.D_insn_typ[5]
.sym 53745 rvsoc.cpu0.D_insn_typ[5]
.sym 53746 $abc$63045$new_n3293_
.sym 53747 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[13]
.sym 53748 rvsoc.cpu0.D_insn_typ[1]
.sym 53751 rvsoc.data_adrs[13]
.sym 53752 $abc$63045$new_ys__n2404_inv_
.sym 53753 rvsoc.data_adrs[15]
.sym 53754 rvsoc.data_adrs[14]
.sym 53757 rvsoc.code_adrs[14]
.sym 53758 $abc$63045$new_ys__n2410_inv_
.sym 53759 rvsoc.code_adrs[13]
.sym 53760 rvsoc.code_adrs[15]
.sym 53761 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 53762 rvsoc.clka
.sym 53763 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 53764 $abc$63045$new_n3277_
.sym 53765 rvsoc.data_adrs[6]
.sym 53766 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 53767 rvsoc.data_adrs[12]
.sym 53768 rvsoc.data_adrs[5]
.sym 53769 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 53770 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 53771 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 53772 $abc$63045$new_ys__n5941_
.sym 53773 rvsoc.uart0.tx_divcnt[8]
.sym 53776 $abc$63045$new_ys__n11809_
.sym 53777 rvsoc.code_adrs[15]
.sym 53778 rvsoc.mem_vdata[15][27]
.sym 53779 rvsoc.code_adrs[7]
.sym 53780 rvsoc.data_adrs[4]
.sym 53781 rvsoc.cpu0.D_op2[12]
.sym 53782 rvsoc.uart0.div[7]
.sym 53783 rvsoc.cpu0.umul_lolo[5]
.sym 53784 rvsoc.cpu0.umul_lolo[4]
.sym 53785 rvsoc.uart0.div[7]
.sym 53786 rvsoc.data_adrs[7]
.sym 53787 $abc$63045$new_ys__n3042_inv_
.sym 53788 rvsoc.cpu0.D_insn[22]
.sym 53789 rvsoc.cpu0.D_insn_typ[0]
.sym 53791 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 53793 $abc$63045$new_ys__n2410_inv_
.sym 53794 $abc$63045$new_ys__n2410_inv_
.sym 53795 rvsoc.cpu0.D_insn_typ[12]
.sym 53796 rvsoc.code_adrs[31]
.sym 53797 $abc$63045$new_n3291_
.sym 53798 rvsoc.cpu0.D_insn_typ[12]
.sym 53799 rvsoc.cpu0.D_insn_typ[0]
.sym 53805 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[22]
.sym 53806 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[1]
.sym 53807 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[2]
.sym 53808 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[3]
.sym 53809 rvsoc.cpu0.D_insn_typ[0]
.sym 53810 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[2]
.sym 53811 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[3]
.sym 53812 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[7]
.sym 53813 rvsoc.cpu0.D_insn_typ[4]
.sym 53817 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[4]
.sym 53818 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 53819 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[7]
.sym 53824 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[15]
.sym 53825 rvsoc.cpu0.D_insn_typ[4]
.sym 53828 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[15]
.sym 53830 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[14]
.sym 53832 rvsoc.resetn
.sym 53833 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[14]
.sym 53834 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[1]
.sym 53835 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[4]
.sym 53838 rvsoc.cpu0.D_insn_typ[4]
.sym 53839 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[15]
.sym 53840 rvsoc.cpu0.D_insn_typ[0]
.sym 53841 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[15]
.sym 53844 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[1]
.sym 53845 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[1]
.sym 53846 rvsoc.cpu0.D_insn_typ[4]
.sym 53847 rvsoc.cpu0.D_insn_typ[0]
.sym 53850 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 53852 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[22]
.sym 53856 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[2]
.sym 53857 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[2]
.sym 53858 rvsoc.cpu0.D_insn_typ[4]
.sym 53859 rvsoc.cpu0.D_insn_typ[0]
.sym 53862 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[3]
.sym 53863 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[3]
.sym 53864 rvsoc.cpu0.D_insn_typ[0]
.sym 53865 rvsoc.cpu0.D_insn_typ[4]
.sym 53868 rvsoc.cpu0.D_insn_typ[4]
.sym 53869 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[14]
.sym 53870 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[14]
.sym 53871 rvsoc.cpu0.D_insn_typ[0]
.sym 53874 rvsoc.cpu0.D_insn_typ[0]
.sym 53875 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[4]
.sym 53876 rvsoc.cpu0.D_insn_typ[4]
.sym 53877 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[4]
.sym 53880 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[7]
.sym 53881 rvsoc.cpu0.D_insn_typ[4]
.sym 53882 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[7]
.sym 53883 rvsoc.cpu0.D_insn_typ[0]
.sym 53884 rvsoc.resetn
.sym 53885 rvsoc.clkn
.sym 53886 rvsoc.uart0.status[0]_$glb_sr
.sym 53887 rvsoc.uart0.tx_divcnt[24]
.sym 53888 rvsoc.uart0.tx_divcnt[27]
.sym 53889 $abc$63045$new_n3279_
.sym 53890 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 53891 rvsoc.uart0.tx_divcnt[17]
.sym 53892 rvsoc.uart0.tx_divcnt[29]
.sym 53893 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 53894 rvsoc.uart0.tx_divcnt[28]
.sym 53895 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[22]
.sym 53897 rvsoc.data_wdata[3]
.sym 53900 rvsoc.cpu0.D_insn_typ[12]
.sym 53901 rvsoc.code_adrs[4]
.sym 53902 rvsoc.data_adrs[12]
.sym 53903 rvsoc.cpu0.E_mul_lolo[0]
.sym 53904 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 53905 rvsoc.uart0.tx_divcnt[22]
.sym 53906 rvsoc.cpu0.E_mul_lhhl[11]
.sym 53907 rvsoc.uart0.div[6]
.sym 53908 rvsoc.data_adrs[6]
.sym 53909 rvsoc.cpu0.D_insn_typ[4]
.sym 53910 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 53911 $abc$63045$new_n3293_
.sym 53912 rvsoc.cpu0.D_actv_pc[7]
.sym 53913 rvsoc.data_adrs[9]
.sym 53914 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[15]
.sym 53915 rvsoc.cpu0.D_insn[25]
.sym 53916 rvsoc.cpu0.D_insn[24]
.sym 53917 rvsoc.cpu0.D_actv_pc[7]
.sym 53918 rvsoc.resetn
.sym 53919 rvsoc.cpu0.D_op1[5]
.sym 53920 rvsoc.cpu0.D_insn[30]
.sym 53921 rvsoc.cpu0.D_op1[4]
.sym 53922 rvsoc.cpu0.mulhu_val[11]
.sym 53930 rvsoc.cpu0.D_op1[5]
.sym 53932 rvsoc.cpu0.D_insn[24]
.sym 53933 rvsoc.cpu0.D_insn[25]
.sym 53935 rvsoc.cpu0.D_op1[6]
.sym 53936 rvsoc.cpu0.D_op1[3]
.sym 53938 rvsoc.cpu0.D_insn[21]
.sym 53939 rvsoc.cpu0.D_op1[0]
.sym 53940 rvsoc.cpu0.D_insn[27]
.sym 53942 rvsoc.cpu0.D_op1[2]
.sym 53944 rvsoc.cpu0.D_op1[7]
.sym 53946 rvsoc.cpu0.D_op1[1]
.sym 53947 rvsoc.cpu0.D_op1[4]
.sym 53948 rvsoc.cpu0.D_insn[22]
.sym 53950 rvsoc.cpu0.D_insn[26]
.sym 53954 rvsoc.cpu0.D_insn[20]
.sym 53959 rvsoc.cpu0.D_insn[23]
.sym 53960 $auto$alumacc.cc:474:replace_alu$3200.C[1]
.sym 53962 rvsoc.cpu0.D_insn[20]
.sym 53963 rvsoc.cpu0.D_op1[0]
.sym 53966 $auto$alumacc.cc:474:replace_alu$3200.C[2]
.sym 53968 rvsoc.cpu0.D_op1[1]
.sym 53969 rvsoc.cpu0.D_insn[21]
.sym 53970 $auto$alumacc.cc:474:replace_alu$3200.C[1]
.sym 53972 $auto$alumacc.cc:474:replace_alu$3200.C[3]
.sym 53974 rvsoc.cpu0.D_op1[2]
.sym 53975 rvsoc.cpu0.D_insn[22]
.sym 53976 $auto$alumacc.cc:474:replace_alu$3200.C[2]
.sym 53978 $auto$alumacc.cc:474:replace_alu$3200.C[4]
.sym 53980 rvsoc.cpu0.D_insn[23]
.sym 53981 rvsoc.cpu0.D_op1[3]
.sym 53982 $auto$alumacc.cc:474:replace_alu$3200.C[3]
.sym 53984 $auto$alumacc.cc:474:replace_alu$3200.C[5]
.sym 53986 rvsoc.cpu0.D_op1[4]
.sym 53987 rvsoc.cpu0.D_insn[24]
.sym 53988 $auto$alumacc.cc:474:replace_alu$3200.C[4]
.sym 53990 $auto$alumacc.cc:474:replace_alu$3200.C[6]
.sym 53992 rvsoc.cpu0.D_op1[5]
.sym 53993 rvsoc.cpu0.D_insn[25]
.sym 53994 $auto$alumacc.cc:474:replace_alu$3200.C[5]
.sym 53996 $auto$alumacc.cc:474:replace_alu$3200.C[7]
.sym 53998 rvsoc.cpu0.D_op1[6]
.sym 53999 rvsoc.cpu0.D_insn[26]
.sym 54000 $auto$alumacc.cc:474:replace_alu$3200.C[6]
.sym 54002 $auto$alumacc.cc:474:replace_alu$3200.C[8]
.sym 54004 rvsoc.cpu0.D_op1[7]
.sym 54005 rvsoc.cpu0.D_insn[27]
.sym 54006 $auto$alumacc.cc:474:replace_alu$3200.C[7]
.sym 54010 rvsoc.data_adrs[11]
.sym 54011 rvsoc.data_adrs[17]
.sym 54012 $abc$63045$new_n3285_
.sym 54013 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[0]
.sym 54014 $abc$63045$new_n3291_
.sym 54015 $abc$63045$new_n3289_
.sym 54016 $abc$63045$new_n3293_
.sym 54017 rvsoc.data_adrs[9]
.sym 54019 rvsoc.uart0.tx_divcnt[29]
.sym 54020 rvsoc.cpu0.D_op1[25]
.sym 54021 rvsoc.cpu0.F_actv_pc[14]
.sym 54022 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[2]
.sym 54023 rvsoc.cpu0.D_op1[4]
.sym 54024 rvsoc.data_wdata[7]
.sym 54025 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[7]
.sym 54026 rvsoc.cpu0.D_insn_typ[13]
.sym 54027 rvsoc.data_wdata[10]
.sym 54028 rvsoc.cpu0.D_insn[10]
.sym 54029 rvsoc.code_adrs[31]
.sym 54030 rvsoc.cpu0.D_insn_typ[3]
.sym 54032 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 54033 rvsoc.cpu0.umul_lhhl[12]
.sym 54034 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[12]
.sym 54035 rvsoc.cpu0.D_insn[29]
.sym 54036 rvsoc.cpu0.D_insn_typ[4]
.sym 54037 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 54038 rvsoc.code_adrs[8]
.sym 54039 rvsoc.uart0.status[0]
.sym 54040 rvsoc.code_adrs[20]
.sym 54041 rvsoc.cpu0.mulhu_val[0]
.sym 54042 rvsoc.code_adrs[29]
.sym 54043 rvsoc.data_adrs[11]
.sym 54044 rvsoc.cpu0.D_op1[21]
.sym 54046 $auto$alumacc.cc:474:replace_alu$3200.C[8]
.sym 54051 rvsoc.cpu0.D_insn[29]
.sym 54054 rvsoc.cpu0.D_op1[15]
.sym 54059 rvsoc.cpu0.D_op1[10]
.sym 54065 rvsoc.cpu0.D_op1[11]
.sym 54068 rvsoc.cpu0.D_op1[12]
.sym 54069 rvsoc.cpu0.D_insn[31]
.sym 54070 rvsoc.cpu0.D_op1[14]
.sym 54072 rvsoc.cpu0.D_op1[9]
.sym 54073 rvsoc.cpu0.D_op1[8]
.sym 54075 rvsoc.cpu0.D_op1[13]
.sym 54079 rvsoc.cpu0.D_insn[28]
.sym 54080 rvsoc.cpu0.D_insn[30]
.sym 54083 $auto$alumacc.cc:474:replace_alu$3200.C[9]
.sym 54085 rvsoc.cpu0.D_insn[28]
.sym 54086 rvsoc.cpu0.D_op1[8]
.sym 54087 $auto$alumacc.cc:474:replace_alu$3200.C[8]
.sym 54089 $auto$alumacc.cc:474:replace_alu$3200.C[10]
.sym 54091 rvsoc.cpu0.D_insn[29]
.sym 54092 rvsoc.cpu0.D_op1[9]
.sym 54093 $auto$alumacc.cc:474:replace_alu$3200.C[9]
.sym 54095 $auto$alumacc.cc:474:replace_alu$3200.C[11]
.sym 54097 rvsoc.cpu0.D_op1[10]
.sym 54098 rvsoc.cpu0.D_insn[30]
.sym 54099 $auto$alumacc.cc:474:replace_alu$3200.C[10]
.sym 54101 $auto$alumacc.cc:474:replace_alu$3200.C[12]
.sym 54103 rvsoc.cpu0.D_insn[31]
.sym 54104 rvsoc.cpu0.D_op1[11]
.sym 54105 $auto$alumacc.cc:474:replace_alu$3200.C[11]
.sym 54107 $auto$alumacc.cc:474:replace_alu$3200.C[13]
.sym 54109 rvsoc.cpu0.D_op1[12]
.sym 54110 rvsoc.cpu0.D_insn[31]
.sym 54111 $auto$alumacc.cc:474:replace_alu$3200.C[12]
.sym 54113 $auto$alumacc.cc:474:replace_alu$3200.C[14]
.sym 54115 rvsoc.cpu0.D_insn[31]
.sym 54116 rvsoc.cpu0.D_op1[13]
.sym 54117 $auto$alumacc.cc:474:replace_alu$3200.C[13]
.sym 54119 $auto$alumacc.cc:474:replace_alu$3200.C[15]
.sym 54121 rvsoc.cpu0.D_op1[14]
.sym 54122 rvsoc.cpu0.D_insn[31]
.sym 54123 $auto$alumacc.cc:474:replace_alu$3200.C[14]
.sym 54125 $auto$alumacc.cc:474:replace_alu$3200.C[16]
.sym 54127 rvsoc.cpu0.D_insn[31]
.sym 54128 rvsoc.cpu0.D_op1[15]
.sym 54129 $auto$alumacc.cc:474:replace_alu$3200.C[15]
.sym 54133 $abc$63045$new_n3329_
.sym 54134 $abc$63045$new_n3313_
.sym 54135 $abc$63045$new_n3309_
.sym 54136 $abc$63045$new_n3299_
.sym 54137 $abc$63045$new_n3301_
.sym 54138 $abc$63045$new_n3305_
.sym 54139 rvsoc.cpu0.F_actv_pc[13]
.sym 54140 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[15]
.sym 54142 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[8]
.sym 54144 rvsoc.cpu0.mulhu_val[30]
.sym 54145 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 54146 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[14]
.sym 54147 rvsoc.cpu0.umul_lhhl[4]
.sym 54149 rvsoc.cpu0.D_insn_typ[1]
.sym 54150 rvsoc.cpu0.D_op1[15]
.sym 54151 rvsoc.cpu0.umul_lolo[12]
.sym 54152 rvsoc.data_adrs[11]
.sym 54153 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[15]
.sym 54154 rvsoc.cpu0.E_mul_lolo[29]
.sym 54155 rvsoc.cpu0.umul_lolo[20]
.sym 54156 rvsoc.uart0.rx_divcnt[7]
.sym 54157 rvsoc.uart0.div[12]
.sym 54158 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[9]
.sym 54159 rvsoc.cpu0.D_op1[8]
.sym 54160 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 54161 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 54163 rvsoc.cpu0.D_op1[7]
.sym 54164 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 54165 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 54166 $abc$63045$new_ys__n12233_inv_
.sym 54167 rvsoc.uart0.div[22]
.sym 54168 rvsoc.cpu0.mulhu_val[11]
.sym 54169 $auto$alumacc.cc:474:replace_alu$3200.C[16]
.sym 54177 rvsoc.cpu0.D_op1[19]
.sym 54182 rvsoc.cpu0.D_op1[18]
.sym 54191 rvsoc.cpu0.D_op1[17]
.sym 54195 rvsoc.cpu0.D_op1[20]
.sym 54197 rvsoc.cpu0.D_insn[31]
.sym 54198 rvsoc.cpu0.D_op1[23]
.sym 54202 rvsoc.cpu0.D_op1[16]
.sym 54203 rvsoc.cpu0.D_op1[22]
.sym 54204 rvsoc.cpu0.D_op1[21]
.sym 54205 rvsoc.cpu0.D_insn[31]
.sym 54206 $auto$alumacc.cc:474:replace_alu$3200.C[17]
.sym 54208 rvsoc.cpu0.D_op1[16]
.sym 54209 rvsoc.cpu0.D_insn[31]
.sym 54210 $auto$alumacc.cc:474:replace_alu$3200.C[16]
.sym 54212 $auto$alumacc.cc:474:replace_alu$3200.C[18]
.sym 54214 rvsoc.cpu0.D_insn[31]
.sym 54215 rvsoc.cpu0.D_op1[17]
.sym 54216 $auto$alumacc.cc:474:replace_alu$3200.C[17]
.sym 54218 $auto$alumacc.cc:474:replace_alu$3200.C[19]
.sym 54220 rvsoc.cpu0.D_op1[18]
.sym 54221 rvsoc.cpu0.D_insn[31]
.sym 54222 $auto$alumacc.cc:474:replace_alu$3200.C[18]
.sym 54224 $auto$alumacc.cc:474:replace_alu$3200.C[20]
.sym 54226 rvsoc.cpu0.D_insn[31]
.sym 54227 rvsoc.cpu0.D_op1[19]
.sym 54228 $auto$alumacc.cc:474:replace_alu$3200.C[19]
.sym 54230 $auto$alumacc.cc:474:replace_alu$3200.C[21]
.sym 54232 rvsoc.cpu0.D_op1[20]
.sym 54233 rvsoc.cpu0.D_insn[31]
.sym 54234 $auto$alumacc.cc:474:replace_alu$3200.C[20]
.sym 54236 $auto$alumacc.cc:474:replace_alu$3200.C[22]
.sym 54238 rvsoc.cpu0.D_insn[31]
.sym 54239 rvsoc.cpu0.D_op1[21]
.sym 54240 $auto$alumacc.cc:474:replace_alu$3200.C[21]
.sym 54242 $auto$alumacc.cc:474:replace_alu$3200.C[23]
.sym 54244 rvsoc.cpu0.D_insn[31]
.sym 54245 rvsoc.cpu0.D_op1[22]
.sym 54246 $auto$alumacc.cc:474:replace_alu$3200.C[22]
.sym 54248 $auto$alumacc.cc:474:replace_alu$3200.C[24]
.sym 54250 rvsoc.cpu0.D_insn[31]
.sym 54251 rvsoc.cpu0.D_op1[23]
.sym 54252 $auto$alumacc.cc:474:replace_alu$3200.C[23]
.sym 54256 rvsoc.cpu0.F_actv_pc[21]
.sym 54257 $abc$63045$new_n3321_
.sym 54258 rvsoc.cpu0.F_actv_pc[2]
.sym 54259 rvsoc.cpu0.mulhu_val[0]
.sym 54260 $abc$63045$new_n3317_
.sym 54261 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[12]
.sym 54262 rvsoc.code_adrs[2]
.sym 54263 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[3]
.sym 54264 rvsoc.cpu0.umul_lhhl[12]
.sym 54265 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[17]
.sym 54266 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 54267 $abc$63045$new_n6018_
.sym 54268 rvsoc.cpu0.D_op1[18]
.sym 54269 rvsoc.uart0.rx_divcnt[0]
.sym 54270 rvsoc.cpu0.D_insn_typ[7]
.sym 54271 $abc$63045$new_n3299_
.sym 54272 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 54273 rvsoc.uart0.rx_divcnt[5]
.sym 54274 $auto$alumacc.cc:474:replace_alu$3191.AA[13]
.sym 54275 rvsoc.uart0.rx_divcnt[22]
.sym 54276 $auto$alumacc.cc:474:replace_alu$3191.AA[11]
.sym 54277 $abc$63045$new_n3313_
.sym 54278 rvsoc.uart0.rx_divcnt[22]
.sym 54279 rvsoc.cpu0.umul_lhhl[13]
.sym 54280 rvsoc.code_adrs[31]
.sym 54281 rvsoc.cpu0.mulhu_val[6]
.sym 54282 rvsoc.cpu0.D_actv_pc[31]
.sym 54283 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 54284 rvsoc.cpu0.D_actv_pc[13]
.sym 54285 rvsoc.cpu0.D_op2[3]
.sym 54286 rvsoc.cpu0.D_sysidx[1]
.sym 54287 rvsoc.cpu0.umul_hihi[2]
.sym 54288 rvsoc.cpu0.D_insn_typ[12]
.sym 54289 rvsoc.cpu0.mulhu_val[2]
.sym 54290 $abc$63045$new_ys__n2410_inv_
.sym 54291 rvsoc.cpu0.D_insn[22]
.sym 54292 $auto$alumacc.cc:474:replace_alu$3200.C[24]
.sym 54298 rvsoc.cpu0.D_op1[27]
.sym 54299 rvsoc.cpu0.D_insn[31]
.sym 54303 rvsoc.cpu0.D_op1[28]
.sym 54307 rvsoc.cpu0.D_insn[31]
.sym 54311 rvsoc.cpu0.D_op1[31]
.sym 54316 rvsoc.cpu0.D_op1[26]
.sym 54319 rvsoc.cpu0.D_op1[29]
.sym 54321 rvsoc.cpu0.D_op1[24]
.sym 54323 rvsoc.cpu0.D_op1[25]
.sym 54324 rvsoc.cpu0.D_op1[30]
.sym 54329 $auto$alumacc.cc:474:replace_alu$3200.C[25]
.sym 54331 rvsoc.cpu0.D_op1[24]
.sym 54332 rvsoc.cpu0.D_insn[31]
.sym 54333 $auto$alumacc.cc:474:replace_alu$3200.C[24]
.sym 54335 $auto$alumacc.cc:474:replace_alu$3200.C[26]
.sym 54337 rvsoc.cpu0.D_insn[31]
.sym 54338 rvsoc.cpu0.D_op1[25]
.sym 54339 $auto$alumacc.cc:474:replace_alu$3200.C[25]
.sym 54341 $auto$alumacc.cc:474:replace_alu$3200.C[27]
.sym 54343 rvsoc.cpu0.D_op1[26]
.sym 54344 rvsoc.cpu0.D_insn[31]
.sym 54345 $auto$alumacc.cc:474:replace_alu$3200.C[26]
.sym 54347 $auto$alumacc.cc:474:replace_alu$3200.C[28]
.sym 54349 rvsoc.cpu0.D_insn[31]
.sym 54350 rvsoc.cpu0.D_op1[27]
.sym 54351 $auto$alumacc.cc:474:replace_alu$3200.C[27]
.sym 54353 $auto$alumacc.cc:474:replace_alu$3200.C[29]
.sym 54355 rvsoc.cpu0.D_insn[31]
.sym 54356 rvsoc.cpu0.D_op1[28]
.sym 54357 $auto$alumacc.cc:474:replace_alu$3200.C[28]
.sym 54359 $auto$alumacc.cc:474:replace_alu$3200.C[30]
.sym 54361 rvsoc.cpu0.D_op1[29]
.sym 54362 rvsoc.cpu0.D_insn[31]
.sym 54363 $auto$alumacc.cc:474:replace_alu$3200.C[29]
.sym 54365 $auto$alumacc.cc:474:replace_alu$3200.C[31]
.sym 54367 rvsoc.cpu0.D_insn[31]
.sym 54368 rvsoc.cpu0.D_op1[30]
.sym 54369 $auto$alumacc.cc:474:replace_alu$3200.C[30]
.sym 54372 rvsoc.cpu0.D_op1[31]
.sym 54373 rvsoc.cpu0.D_insn[31]
.sym 54375 $auto$alumacc.cc:474:replace_alu$3200.C[31]
.sym 54379 rvsoc.cpu0.E_mul_hihi[2]
.sym 54380 rvsoc.cpu0.E_mul_hihi[12]
.sym 54381 rvsoc.cpu0.E_mul_hihi[0]
.sym 54382 rvsoc.cpu0.E_mul_hihi[4]
.sym 54383 rvsoc.cpu0.E_mul_hihi[11]
.sym 54384 rvsoc.cpu0.E_mul_hihi[6]
.sym 54385 rvsoc.cpu0.E_op2[3]
.sym 54386 rvsoc.cpu0.E_mul_hihi[1]
.sym 54387 rvsoc.cpu0.umul_lhhl[20]
.sym 54388 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[25]
.sym 54389 rvsoc.data_wdata[3]
.sym 54390 rvsoc.mem_vdata[5][25]
.sym 54391 rvsoc.cpu0.E_lllhhl[20]
.sym 54392 rvsoc.cpu0.umul_lhhl[19]
.sym 54393 rvsoc.cpu0.D_insn_typ[4]
.sym 54394 rvsoc.cpu0.mulhu_val[0]
.sym 54395 rvsoc.cpu0.E_lllhhl[21]
.sym 54396 rvsoc.cpu0.D_op1[12]
.sym 54398 rvsoc.uart0.rx_divcnt[20]
.sym 54399 rvsoc.cpu0.D_op2[24]
.sym 54400 rvsoc.cpu0.D_op1[14]
.sym 54401 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[28]
.sym 54402 rvsoc.code_adrs[3]
.sym 54403 rvsoc.cpu0.F_actv_pc[2]
.sym 54404 rvsoc.cpu0.D_actv_pc[7]
.sym 54405 rvsoc.cpu0.mulhu_val[17]
.sym 54406 rvsoc.cpu0.umul_hihi[11]
.sym 54407 rvsoc.cpu0.mulhu_val[18]
.sym 54408 rvsoc.cpu0.mulhu_val[8]
.sym 54409 rvsoc.cpu0.mulhu_val[19]
.sym 54410 rvsoc.cpu0.D_op1[5]
.sym 54411 rvsoc.cpu0.D_insn[25]
.sym 54412 rvsoc.cpu0.D_insn[24]
.sym 54413 rvsoc.cpu0.E_mul_hihi[20]
.sym 54414 rvsoc.cpu0.mulhu_val[11]
.sym 54421 rvsoc.cpu0.E_lllhhl[16]
.sym 54424 rvsoc.cpu0.E_lllhhl[18]
.sym 54426 rvsoc.cpu0.E_mul_hihi[3]
.sym 54427 rvsoc.cpu0.E_mul_hihi[5]
.sym 54431 rvsoc.cpu0.E_lllhhl[17]
.sym 54436 rvsoc.cpu0.E_lllhhl[23]
.sym 54437 rvsoc.cpu0.E_lllhhl[22]
.sym 54438 rvsoc.cpu0.E_mul_hihi[0]
.sym 54439 rvsoc.cpu0.E_lllhhl[19]
.sym 54441 rvsoc.cpu0.E_lllhhl[20]
.sym 54443 rvsoc.cpu0.E_mul_hihi[1]
.sym 54444 rvsoc.cpu0.E_mul_hihi[2]
.sym 54447 rvsoc.cpu0.E_mul_hihi[4]
.sym 54449 rvsoc.cpu0.E_mul_hihi[6]
.sym 54450 rvsoc.cpu0.E_mul_hihi[7]
.sym 54451 rvsoc.cpu0.E_lllhhl[21]
.sym 54452 $auto$alumacc.cc:474:replace_alu$3188.C[1]
.sym 54454 rvsoc.cpu0.E_lllhhl[16]
.sym 54455 rvsoc.cpu0.E_mul_hihi[0]
.sym 54458 $auto$alumacc.cc:474:replace_alu$3188.C[2]
.sym 54460 rvsoc.cpu0.E_lllhhl[17]
.sym 54461 rvsoc.cpu0.E_mul_hihi[1]
.sym 54462 $auto$alumacc.cc:474:replace_alu$3188.C[1]
.sym 54464 $auto$alumacc.cc:474:replace_alu$3188.C[3]
.sym 54466 rvsoc.cpu0.E_mul_hihi[2]
.sym 54467 rvsoc.cpu0.E_lllhhl[18]
.sym 54468 $auto$alumacc.cc:474:replace_alu$3188.C[2]
.sym 54470 $auto$alumacc.cc:474:replace_alu$3188.C[4]
.sym 54472 rvsoc.cpu0.E_mul_hihi[3]
.sym 54473 rvsoc.cpu0.E_lllhhl[19]
.sym 54474 $auto$alumacc.cc:474:replace_alu$3188.C[3]
.sym 54476 $auto$alumacc.cc:474:replace_alu$3188.C[5]
.sym 54478 rvsoc.cpu0.E_lllhhl[20]
.sym 54479 rvsoc.cpu0.E_mul_hihi[4]
.sym 54480 $auto$alumacc.cc:474:replace_alu$3188.C[4]
.sym 54482 $auto$alumacc.cc:474:replace_alu$3188.C[6]
.sym 54484 rvsoc.cpu0.E_lllhhl[21]
.sym 54485 rvsoc.cpu0.E_mul_hihi[5]
.sym 54486 $auto$alumacc.cc:474:replace_alu$3188.C[5]
.sym 54488 $auto$alumacc.cc:474:replace_alu$3188.C[7]
.sym 54490 rvsoc.cpu0.E_lllhhl[22]
.sym 54491 rvsoc.cpu0.E_mul_hihi[6]
.sym 54492 $auto$alumacc.cc:474:replace_alu$3188.C[6]
.sym 54494 $auto$alumacc.cc:474:replace_alu$3188.C[8]
.sym 54496 rvsoc.cpu0.E_lllhhl[23]
.sym 54497 rvsoc.cpu0.E_mul_hihi[7]
.sym 54498 $auto$alumacc.cc:474:replace_alu$3188.C[7]
.sym 54504 rvsoc.cpu0.F_next_pc[4]
.sym 54505 rvsoc.cpu0.F_next_pc[5]
.sym 54506 rvsoc.cpu0.F_next_pc[6]
.sym 54507 rvsoc.cpu0.F_next_pc[7]
.sym 54508 rvsoc.cpu0.F_next_pc[8]
.sym 54509 rvsoc.cpu0.F_next_pc[9]
.sym 54510 rvsoc.cpu0.umul_lhhl[28]
.sym 54512 rvsoc.mem_vdata[5][19]
.sym 54513 rvsoc.data_wdata[4]
.sym 54514 rvsoc.cpu0.E_lllhhl[28]
.sym 54515 rvsoc.cpu0.D_insn[10]
.sym 54516 rvsoc.cpu0.E_lllhhl[25]
.sym 54517 rvsoc.cpu0.D_op2[9]
.sym 54518 rvsoc.cpu0.E_lllhhl[29]
.sym 54519 rvsoc.uart0.rx_divcnt[4]
.sym 54520 rvsoc.uart0.div[13]
.sym 54521 rvsoc.uart0.rx_divcnt[8]
.sym 54522 rvsoc.uart0.rx_divcnt[11]
.sym 54523 rvsoc.uart0.rx_divcnt[6]
.sym 54524 rvsoc.resetn
.sym 54525 rvsoc.uart0.rx_divcnt[14]
.sym 54526 rvsoc.cpu0.E_mul_hihi[30]
.sym 54527 rvsoc.cpu0.D_insn_typ[4]
.sym 54528 rvsoc.cpu0.E_mul_hihi[31]
.sym 54529 rvsoc.cpu0.mulhu_val[3]
.sym 54530 rvsoc.code_adrs[10]
.sym 54531 rvsoc.uart0.status[0]
.sym 54532 rvsoc.cpu0.mulhu_val[15]
.sym 54533 rvsoc.cpu0.E_mul_hihi[28]
.sym 54534 rvsoc.code_adrs[29]
.sym 54535 rvsoc.cpu0.mulhu_val[18]
.sym 54536 rvsoc.code_adrs[20]
.sym 54537 rvsoc.cpu0.mulhu_val[19]
.sym 54538 $auto$alumacc.cc:474:replace_alu$3188.C[8]
.sym 54543 rvsoc.cpu0.E_mul_hihi[15]
.sym 54545 rvsoc.cpu0.E_mul_hihi[9]
.sym 54547 rvsoc.cpu0.E_mul_hihi[11]
.sym 54548 rvsoc.cpu0.E_mul_hihi[10]
.sym 54552 rvsoc.cpu0.E_mul_hihi[12]
.sym 54553 rvsoc.cpu0.E_mul_hihi[13]
.sym 54554 rvsoc.cpu0.E_mul_hihi[8]
.sym 54555 rvsoc.cpu0.E_mul_hihi[14]
.sym 54556 rvsoc.cpu0.E_lllhhl[26]
.sym 54557 rvsoc.cpu0.E_lllhhl[27]
.sym 54563 rvsoc.cpu0.E_lllhhl[30]
.sym 54564 rvsoc.cpu0.E_lllhhl[28]
.sym 54566 rvsoc.cpu0.E_lllhhl[25]
.sym 54567 rvsoc.cpu0.E_lllhhl[24]
.sym 54573 rvsoc.cpu0.E_lllhhl[31]
.sym 54574 rvsoc.cpu0.E_lllhhl[29]
.sym 54575 $auto$alumacc.cc:474:replace_alu$3188.C[9]
.sym 54577 rvsoc.cpu0.E_lllhhl[24]
.sym 54578 rvsoc.cpu0.E_mul_hihi[8]
.sym 54579 $auto$alumacc.cc:474:replace_alu$3188.C[8]
.sym 54581 $auto$alumacc.cc:474:replace_alu$3188.C[10]
.sym 54583 rvsoc.cpu0.E_mul_hihi[9]
.sym 54584 rvsoc.cpu0.E_lllhhl[25]
.sym 54585 $auto$alumacc.cc:474:replace_alu$3188.C[9]
.sym 54587 $auto$alumacc.cc:474:replace_alu$3188.C[11]
.sym 54589 rvsoc.cpu0.E_mul_hihi[10]
.sym 54590 rvsoc.cpu0.E_lllhhl[26]
.sym 54591 $auto$alumacc.cc:474:replace_alu$3188.C[10]
.sym 54593 $auto$alumacc.cc:474:replace_alu$3188.C[12]
.sym 54595 rvsoc.cpu0.E_mul_hihi[11]
.sym 54596 rvsoc.cpu0.E_lllhhl[27]
.sym 54597 $auto$alumacc.cc:474:replace_alu$3188.C[11]
.sym 54599 $auto$alumacc.cc:474:replace_alu$3188.C[13]
.sym 54601 rvsoc.cpu0.E_lllhhl[28]
.sym 54602 rvsoc.cpu0.E_mul_hihi[12]
.sym 54603 $auto$alumacc.cc:474:replace_alu$3188.C[12]
.sym 54605 $auto$alumacc.cc:474:replace_alu$3188.C[14]
.sym 54607 rvsoc.cpu0.E_lllhhl[29]
.sym 54608 rvsoc.cpu0.E_mul_hihi[13]
.sym 54609 $auto$alumacc.cc:474:replace_alu$3188.C[13]
.sym 54611 $auto$alumacc.cc:474:replace_alu$3188.C[15]
.sym 54613 rvsoc.cpu0.E_mul_hihi[14]
.sym 54614 rvsoc.cpu0.E_lllhhl[30]
.sym 54615 $auto$alumacc.cc:474:replace_alu$3188.C[14]
.sym 54617 $auto$alumacc.cc:474:replace_alu$3188.C[16]
.sym 54619 rvsoc.cpu0.E_mul_hihi[15]
.sym 54620 rvsoc.cpu0.E_lllhhl[31]
.sym 54621 $auto$alumacc.cc:474:replace_alu$3188.C[15]
.sym 54625 rvsoc.cpu0.F_next_pc[10]
.sym 54626 rvsoc.cpu0.F_next_pc[11]
.sym 54627 rvsoc.cpu0.F_next_pc[12]
.sym 54628 rvsoc.cpu0.F_next_pc[13]
.sym 54629 rvsoc.cpu0.F_next_pc[14]
.sym 54630 rvsoc.cpu0.F_next_pc[15]
.sym 54631 rvsoc.cpu0.F_next_pc[16]
.sym 54632 rvsoc.cpu0.F_next_pc[17]
.sym 54633 p06
.sym 54635 rvsoc.cpu0.D_actv_pc[23]
.sym 54637 rvsoc.uart0.rx_divcnt[19]
.sym 54638 rvsoc.cpu0.F_next_pc[8]
.sym 54639 rvsoc.cpu0.umul_hihi[13]
.sym 54640 $PACKER_VCC_NET
.sym 54641 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 54642 rvsoc.uart0.rx_divcnt[27]
.sym 54643 rvsoc.cpu0.mulhu_val[10]
.sym 54644 $abc$63045$new_ys__n11299_inv_
.sym 54645 $abc$63045$new_ys__n525_
.sym 54646 $abc$63045$new_ys__n2842_inv_
.sym 54647 rvsoc.cpu0.E_mul_hihi[15]
.sym 54648 rvsoc.cpu0.F_next_pc[4]
.sym 54649 rvsoc.cpu0.E_lllhhl[30]
.sym 54651 rvsoc.uart0.div[22]
.sym 54652 rvsoc.cpu0.mulhu_val[11]
.sym 54653 rvsoc.cpu0.E_lllhhl[24]
.sym 54654 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 54655 rvsoc.code_adrs[31]
.sym 54656 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 54657 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 54658 $abc$63045$new_ys__n12233_inv_
.sym 54659 rvsoc.cpu0.E_lllhhl[31]
.sym 54660 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 54661 $auto$alumacc.cc:474:replace_alu$3188.C[16]
.sym 54666 rvsoc.cpu0.E_mul_hihi[19]
.sym 54670 rvsoc.cpu0.E_mul_hihi[21]
.sym 54677 rvsoc.cpu0.E_mul_hihi[23]
.sym 54678 rvsoc.cpu0.E_mul_hihi[16]
.sym 54679 rvsoc.cpu0.E_mul_hihi[18]
.sym 54682 rvsoc.cpu0.E_lllhhl[33]
.sym 54683 rvsoc.cpu0.E_mul_hihi[22]
.sym 54685 rvsoc.cpu0.E_mul_hihi[20]
.sym 54687 rvsoc.cpu0.E_mul_hihi[17]
.sym 54695 rvsoc.cpu0.E_lllhhl[32]
.sym 54698 $auto$alumacc.cc:474:replace_alu$3188.C[17]
.sym 54700 rvsoc.cpu0.E_mul_hihi[16]
.sym 54701 rvsoc.cpu0.E_lllhhl[32]
.sym 54702 $auto$alumacc.cc:474:replace_alu$3188.C[16]
.sym 54704 $auto$alumacc.cc:474:replace_alu$3188.C[18]
.sym 54706 rvsoc.cpu0.E_lllhhl[33]
.sym 54707 rvsoc.cpu0.E_mul_hihi[17]
.sym 54708 $auto$alumacc.cc:474:replace_alu$3188.C[17]
.sym 54710 $auto$alumacc.cc:474:replace_alu$3188.C[19]
.sym 54713 rvsoc.cpu0.E_mul_hihi[18]
.sym 54714 $auto$alumacc.cc:474:replace_alu$3188.C[18]
.sym 54716 $auto$alumacc.cc:474:replace_alu$3188.C[20]
.sym 54718 rvsoc.cpu0.E_mul_hihi[19]
.sym 54720 $auto$alumacc.cc:474:replace_alu$3188.C[19]
.sym 54722 $auto$alumacc.cc:474:replace_alu$3188.C[21]
.sym 54724 rvsoc.cpu0.E_mul_hihi[20]
.sym 54726 $auto$alumacc.cc:474:replace_alu$3188.C[20]
.sym 54728 $auto$alumacc.cc:474:replace_alu$3188.C[22]
.sym 54730 rvsoc.cpu0.E_mul_hihi[21]
.sym 54732 $auto$alumacc.cc:474:replace_alu$3188.C[21]
.sym 54734 $auto$alumacc.cc:474:replace_alu$3188.C[23]
.sym 54736 rvsoc.cpu0.E_mul_hihi[22]
.sym 54738 $auto$alumacc.cc:474:replace_alu$3188.C[22]
.sym 54740 $auto$alumacc.cc:474:replace_alu$3188.C[24]
.sym 54742 rvsoc.cpu0.E_mul_hihi[23]
.sym 54744 $auto$alumacc.cc:474:replace_alu$3188.C[23]
.sym 54748 rvsoc.cpu0.F_next_pc[18]
.sym 54749 rvsoc.cpu0.F_next_pc[19]
.sym 54750 rvsoc.cpu0.F_next_pc[20]
.sym 54751 rvsoc.cpu0.F_next_pc[21]
.sym 54752 rvsoc.cpu0.F_next_pc[22]
.sym 54753 rvsoc.cpu0.F_next_pc[23]
.sym 54754 rvsoc.cpu0.F_next_pc[24]
.sym 54755 rvsoc.cpu0.F_next_pc[25]
.sym 54756 rvsoc.cpu0.E_mul_hihi[19]
.sym 54757 rvsoc.cpu0.F_next_pc[15]
.sym 54759 rvsoc.data_wdata[10]
.sym 54760 rvsoc.uart0.rx_divcnt[26]
.sym 54761 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[2]
.sym 54762 rvsoc.uart0.rx_divcnt[13]
.sym 54763 rvsoc.cpu0.E_mul_hihi[23]
.sym 54764 rvsoc.cpu0.D_op1[7]
.sym 54765 rvsoc.cpu0.F_next_pc[17]
.sym 54766 rvsoc.uart0.rx_divcnt[31]
.sym 54767 rvsoc.cpu0.E_mul_hihi[18]
.sym 54768 rvsoc.cpu0.umul_hihi[21]
.sym 54769 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 54770 rvsoc.code_adrs[17]
.sym 54771 rvsoc.cpu0.F_next_pc[12]
.sym 54772 rvsoc.cpu0.D_actv_pc[13]
.sym 54774 $abc$63045$new_ys__n2410_inv_
.sym 54775 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 54776 $abc$63045$new_n4179_
.sym 54777 rvsoc.cpu0.D_op2[3]
.sym 54778 rvsoc.cpu0.D_sysidx[1]
.sym 54779 rvsoc.cpu0.D_actv_pc[31]
.sym 54780 rvsoc.cpu0.D_insn_typ[12]
.sym 54781 rvsoc.cpu0.D_insn[8]
.sym 54782 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 54783 rvsoc.code_adrs[31]
.sym 54784 $auto$alumacc.cc:474:replace_alu$3188.C[24]
.sym 54790 rvsoc.cpu0.E_mul_hihi[25]
.sym 54792 rvsoc.cpu0.E_mul_hihi[26]
.sym 54795 rvsoc.cpu0.E_mul_hihi[24]
.sym 54798 rvsoc.cpu0.E_mul_hihi[30]
.sym 54800 rvsoc.cpu0.E_mul_hihi[31]
.sym 54803 rvsoc.cpu0.E_mul_hihi[28]
.sym 54811 rvsoc.cpu0.E_mul_hihi[29]
.sym 54819 rvsoc.cpu0.E_mul_hihi[27]
.sym 54821 $auto$alumacc.cc:474:replace_alu$3188.C[25]
.sym 54824 rvsoc.cpu0.E_mul_hihi[24]
.sym 54825 $auto$alumacc.cc:474:replace_alu$3188.C[24]
.sym 54827 $auto$alumacc.cc:474:replace_alu$3188.C[26]
.sym 54830 rvsoc.cpu0.E_mul_hihi[25]
.sym 54831 $auto$alumacc.cc:474:replace_alu$3188.C[25]
.sym 54833 $auto$alumacc.cc:474:replace_alu$3188.C[27]
.sym 54835 rvsoc.cpu0.E_mul_hihi[26]
.sym 54837 $auto$alumacc.cc:474:replace_alu$3188.C[26]
.sym 54839 $auto$alumacc.cc:474:replace_alu$3188.C[28]
.sym 54842 rvsoc.cpu0.E_mul_hihi[27]
.sym 54843 $auto$alumacc.cc:474:replace_alu$3188.C[27]
.sym 54845 $auto$alumacc.cc:474:replace_alu$3188.C[29]
.sym 54847 rvsoc.cpu0.E_mul_hihi[28]
.sym 54849 $auto$alumacc.cc:474:replace_alu$3188.C[28]
.sym 54851 $auto$alumacc.cc:474:replace_alu$3188.C[30]
.sym 54853 rvsoc.cpu0.E_mul_hihi[29]
.sym 54855 $auto$alumacc.cc:474:replace_alu$3188.C[29]
.sym 54857 $auto$alumacc.cc:474:replace_alu$3188.C[31]
.sym 54860 rvsoc.cpu0.E_mul_hihi[30]
.sym 54861 $auto$alumacc.cc:474:replace_alu$3188.C[30]
.sym 54865 rvsoc.cpu0.E_mul_hihi[31]
.sym 54867 $auto$alumacc.cc:474:replace_alu$3188.C[31]
.sym 54871 rvsoc.cpu0.F_next_pc[26]
.sym 54872 rvsoc.cpu0.F_next_pc[27]
.sym 54873 rvsoc.cpu0.F_next_pc[28]
.sym 54874 rvsoc.cpu0.F_next_pc[29]
.sym 54875 rvsoc.cpu0.F_next_pc[30]
.sym 54876 rvsoc.cpu0.F_next_pc[31]
.sym 54877 rvsoc.cpu0.F_next_pc[1]
.sym 54878 $abc$63045$new_ys__n2410_inv_
.sym 54881 rvsoc.cpu0.D_actv_pc[19]
.sym 54883 rvsoc.code_adrs[23]
.sym 54884 rvsoc.code_adrs[4]
.sym 54885 rvsoc.resetn
.sym 54886 rvsoc.cpu0.D_insn_typ[10]
.sym 54887 rvsoc.cpu0.D_insn[19]
.sym 54888 rvsoc.cpu0.E_mul_hihi[26]
.sym 54889 rvsoc.cpu0.D_op2[14]
.sym 54890 rvsoc.cpu0.E_op1[3]
.sym 54891 rvsoc.cpu0.D_insn_typ[4]
.sym 54892 $abc$63045$new_ys__n2233_
.sym 54893 rvsoc.cpu0.D_op2[4]
.sym 54894 $abc$63045$new_n3816_
.sym 54895 rvsoc.cpu0.F_next_pc[20]
.sym 54896 rvsoc.cpu0.F_next_pc[30]
.sym 54897 rvsoc.cpu0.D_actv_pc[12]
.sym 54899 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 54900 rvsoc.cpu0.F_actv_pc[2]
.sym 54901 rvsoc.cpu0.F_next_pc[23]
.sym 54902 rvsoc.cpu0.F_insn[18]
.sym 54903 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 54904 rvsoc.cpu0.D_actv_pc[7]
.sym 54905 rvsoc.cpu0.E_mul_hihi[27]
.sym 54906 rvsoc.cpu0.mulhu_val[31]
.sym 54912 rvsoc.cpu0.F_actv_pc[12]
.sym 54914 rvsoc.cpu0.D_op2[6]
.sym 54915 rvsoc.cpu0.F_actv_pc[16]
.sym 54917 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 54920 rvsoc.cpu0.E_Br_adrs[31]
.sym 54923 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 54924 rvsoc.cpu0.F_actv_pc[2]
.sym 54925 rvsoc.cpu0.E_take_Br
.sym 54926 rvsoc.cpu0.sys_mcause[6]
.sym 54929 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 54932 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 54933 rvsoc.cpu0.F_next_pc[31]
.sym 54935 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 54936 $abc$63045$new_n4179_
.sym 54937 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 54939 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 54940 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 54941 $abc$63045$new_ys__n1872_inv_
.sym 54943 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 54946 rvsoc.cpu0.F_next_pc[31]
.sym 54951 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 54952 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 54953 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 54954 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 54960 rvsoc.cpu0.F_actv_pc[16]
.sym 54963 rvsoc.cpu0.E_Br_adrs[31]
.sym 54965 rvsoc.cpu0.F_next_pc[31]
.sym 54966 rvsoc.cpu0.E_take_Br
.sym 54972 rvsoc.cpu0.F_actv_pc[2]
.sym 54976 rvsoc.cpu0.F_actv_pc[12]
.sym 54981 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 54982 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 54983 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 54984 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 54987 $abc$63045$new_n4179_
.sym 54988 $abc$63045$new_ys__n1872_inv_
.sym 54989 rvsoc.cpu0.sys_mcause[6]
.sym 54990 rvsoc.cpu0.D_op2[6]
.sym 54991 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 54992 rvsoc.clka
.sym 54994 $abc$63045$new_ys__n350_inv_
.sym 54995 rvsoc.cpu0.D_insn[11]
.sym 54996 $abc$63045$new_n3418_
.sym 54997 $abc$63045$new_n3419_
.sym 54998 rvsoc.cpu0.D_insn[14]
.sym 54999 rvsoc.code_adrs[21]
.sym 55000 rvsoc.cpu0.D_insn[18]
.sym 55001 rvsoc.code_adrs[16]
.sym 55002 rvsoc.cpu0.D_actv_pc[2]
.sym 55003 rvsoc.data_wdata[1]
.sym 55004 rvsoc.data_wdata[1]
.sym 55005 $abc$63045$new_ys__n12236_inv_
.sym 55006 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 55007 rvsoc.cpu0.D_op1[17]
.sym 55008 rvsoc.cpu0.D_actv_pc[12]
.sym 55009 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[5]
.sym 55010 rvsoc.cpu0.D_op1[8]
.sym 55011 $abc$63045$new_ys__n1880_inv_
.sym 55012 rvsoc.cpu0.E_op1[18]
.sym 55013 rvsoc.cpu0.D_op1[2]
.sym 55014 rvsoc.cpu0.sys_mcause[6]
.sym 55015 rvsoc.cpu0.F_next_pc[27]
.sym 55016 rvsoc.cpu0.E_Br_adrs[31]
.sym 55017 rvsoc.cpu0.D_op1[4]
.sym 55018 $abc$63045$new_ys__n1610_
.sym 55019 rvsoc.code_adrs[29]
.sym 55020 rvsoc.code_adrs[20]
.sym 55021 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 55022 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 55023 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 55024 $abc$63045$new_ys__n6314_
.sym 55025 rvsoc.cpu0.D_actv_pc[19]
.sym 55026 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 55027 $abc$63045$new_ys__n1872_inv_
.sym 55028 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 55029 rvsoc.uart0.status[0]
.sym 55037 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 55038 $abc$63045$new_ys__n105_inv_
.sym 55039 $abc$63045$new_ys__n11121_
.sym 55040 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 55043 rvsoc.code_adrs[9]
.sym 55044 $abc$63045$new_ys__n99_inv_
.sym 55045 $abc$63045$new_ys__n100_inv_
.sym 55047 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 55048 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 55049 $abc$63045$new_ys__n98_inv_
.sym 55050 $abc$63045$new_ys__n106_inv_
.sym 55051 rvsoc.code_adrs[12]
.sym 55054 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 55057 $abc$63045$new_ys__n97_inv_
.sym 55059 rvsoc.code_adrs[23]
.sym 55060 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 55062 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 55063 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 55064 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 55066 rvsoc.code_adrs[16]
.sym 55070 rvsoc.code_adrs[12]
.sym 55074 rvsoc.code_adrs[23]
.sym 55080 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 55081 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 55082 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 55083 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 55087 rvsoc.code_adrs[16]
.sym 55092 $abc$63045$new_ys__n11121_
.sym 55093 $abc$63045$new_ys__n105_inv_
.sym 55094 $abc$63045$new_ys__n106_inv_
.sym 55098 rvsoc.code_adrs[9]
.sym 55104 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 55105 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 55106 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 55107 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 55110 $abc$63045$new_ys__n100_inv_
.sym 55111 $abc$63045$new_ys__n99_inv_
.sym 55112 $abc$63045$new_ys__n98_inv_
.sym 55113 $abc$63045$new_ys__n97_inv_
.sym 55114 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 55115 rvsoc.clka
.sym 55117 rvsoc.cpu0.D_next_pc[14]
.sym 55118 rvsoc.cpu0.D_actv_pc[18]
.sym 55119 rvsoc.cpu0.D_next_pc[23]
.sym 55120 rvsoc.cpu0.D_next_pc[16]
.sym 55121 $abc$63045$new_n4553_
.sym 55122 rvsoc.cpu0.D_actv_pc[24]
.sym 55123 rvsoc.cpu0.D_actv_pc[21]
.sym 55124 rvsoc.code_adrs[20]
.sym 55125 $abc$63045$new_n3817_
.sym 55127 rvsoc.cpu0.D_actv_pc[9]
.sym 55129 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 55130 rvsoc.cpu0.D_insn[18]
.sym 55131 rvsoc.cpu0.D_op1[6]
.sym 55132 rvsoc.cpu0.D_op1[23]
.sym 55133 $abc$63045$new_ys__n1948_
.sym 55134 rvsoc.cpu0.D_op2[26]
.sym 55135 rvsoc.cpu0.sys_mcause[31]
.sym 55136 rvsoc.cpu0.D_op1[3]
.sym 55137 rvsoc.cpu0.D_op1[0]
.sym 55138 rvsoc.cpu0.D_actv_pc[10]
.sym 55139 $abc$63045$new_n3817_
.sym 55140 rvsoc.cpu0.D_insn[31]
.sym 55141 rvsoc.cpu0.D_next_pc[21]
.sym 55142 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 55143 rvsoc.cpu0.D_actv_pc[10]
.sym 55144 rvsoc.cpu0.E_take_Br
.sym 55145 rvsoc.cpu0.D_actv_pc[14]
.sym 55146 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 55147 $abc$63045$new_ys__n1873_inv_
.sym 55148 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 55149 $abc$63045$new_ys__n1670_
.sym 55150 $abc$63045$new_ys__n12233_inv_
.sym 55151 rvsoc.cpu0.D_insn[27]
.sym 55152 $abc$63045$new_ys__n11122_inv_
.sym 55159 rvsoc.cpu0.F_actv_pc[23]
.sym 55161 rvsoc.cpu0.F_actv_pc[30]
.sym 55162 rvsoc.cpu0.D_op2[14]
.sym 55163 rvsoc.cpu0.F_actv_pc[9]
.sym 55165 rvsoc.cpu0.F_actv_pc[10]
.sym 55169 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 55171 rvsoc.cpu0.F_actv_pc[19]
.sym 55172 rvsoc.cpu0.D_actv_pc[14]
.sym 55174 $abc$63045$new_ys__n1672_
.sym 55175 rvsoc.cpu0.D_op2[6]
.sym 55178 rvsoc.cpu0.F_actv_pc[14]
.sym 55184 $abc$63045$new_ys__n6314_
.sym 55185 $abc$63045$new_ys__n1880_inv_
.sym 55186 $abc$63045$new_n4553_
.sym 55187 $abc$63045$new_ys__n1872_inv_
.sym 55191 $abc$63045$new_ys__n1872_inv_
.sym 55192 $abc$63045$new_ys__n6314_
.sym 55193 rvsoc.cpu0.D_op2[14]
.sym 55194 rvsoc.cpu0.D_op2[6]
.sym 55200 rvsoc.cpu0.F_actv_pc[19]
.sym 55204 rvsoc.cpu0.F_actv_pc[30]
.sym 55211 rvsoc.cpu0.F_actv_pc[9]
.sym 55215 $abc$63045$new_ys__n1672_
.sym 55216 $abc$63045$new_n4553_
.sym 55217 $abc$63045$new_ys__n1880_inv_
.sym 55218 rvsoc.cpu0.D_actv_pc[14]
.sym 55223 rvsoc.cpu0.F_actv_pc[10]
.sym 55229 rvsoc.cpu0.F_actv_pc[14]
.sym 55235 rvsoc.cpu0.F_actv_pc[23]
.sym 55237 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 55238 rvsoc.clka
.sym 55240 $abc$63045$new_n4644_
.sym 55241 rvsoc.cpu0.D_next_pc[18]
.sym 55242 $abc$63045$new_n6034_
.sym 55243 rvsoc.cpu0.D_next_pc[5]
.sym 55244 rvsoc.cpu0.D_next_pc[1]
.sym 55245 $abc$63045$new_ys__n1422_inv_
.sym 55246 rvsoc.cpu0.D_next_pc[21]
.sym 55247 rvsoc.code_adrs[1]
.sym 55248 rvsoc.cpu0.F_actv_pc[22]
.sym 55252 rvsoc.cpu0.D_op1[18]
.sym 55253 rvsoc.cpu0.D_actv_pc[21]
.sym 55254 rvsoc.cpu0.D_actv_pc[10]
.sym 55255 rvsoc.cpu0.D_next_pc[16]
.sym 55256 rvsoc.cpu0.D_actv_pc[19]
.sym 55257 rvsoc.cpu0.E_Br_adrs[20]
.sym 55258 rvsoc.cpu0.D_actv_pc[30]
.sym 55259 rvsoc.cpu0.D_op1[13]
.sym 55260 rvsoc.cpu0.D_actv_pc[9]
.sym 55261 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 55262 rvsoc.cpu0.E_take_Br
.sym 55263 rvsoc.cpu0.D_next_pc[23]
.sym 55264 $abc$63045$new_n4922_
.sym 55265 rvsoc.cpu0.D_insn_typ[12]
.sym 55266 rvsoc.cpu0.D_sysidx[1]
.sym 55267 rvsoc.cpu0.D_actv_pc[31]
.sym 55268 $abc$63045$new_n4179_
.sym 55269 rvsoc.cpu0.D_insn[8]
.sym 55270 rvsoc.cpu0.D_sysidx[1]
.sym 55271 rvsoc.cpu0.E_op1[24]
.sym 55272 rvsoc.cpu0.D_actv_pc[13]
.sym 55273 rvsoc.cpu0.D_sysidx[0]
.sym 55274 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 55275 rvsoc.cpu0.D_actv_pc[23]
.sym 55283 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 55286 rvsoc.cpu0.D_op2[1]
.sym 55287 rvsoc.cpu0.D_op2[9]
.sym 55289 rvsoc.uart0.tx_bitcnt[1]
.sym 55291 rvsoc.uart0.tx_bitcnt[2]
.sym 55292 rvsoc.uart0.tx_bitcnt[3]
.sym 55296 rvsoc.uart0.tx_bitcnt[0]
.sym 55297 $abc$63045$new_ys__n1872_inv_
.sym 55298 $PACKER_VCC_NET
.sym 55299 rvsoc.uart0.status[0]
.sym 55306 $PACKER_VCC_NET
.sym 55307 $abc$63045$new_ys__n6314_
.sym 55311 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 55313 $nextpnr_ICESTORM_LC_10$O
.sym 55316 rvsoc.uart0.tx_bitcnt[0]
.sym 55319 $auto$alumacc.cc:474:replace_alu$3253.C[2]
.sym 55321 $PACKER_VCC_NET
.sym 55322 rvsoc.uart0.tx_bitcnt[1]
.sym 55325 $auto$alumacc.cc:474:replace_alu$3253.C[3]
.sym 55327 rvsoc.uart0.tx_bitcnt[2]
.sym 55328 $PACKER_VCC_NET
.sym 55329 $auto$alumacc.cc:474:replace_alu$3253.C[2]
.sym 55332 $PACKER_VCC_NET
.sym 55333 rvsoc.uart0.tx_bitcnt[3]
.sym 55335 $auto$alumacc.cc:474:replace_alu$3253.C[3]
.sym 55338 rvsoc.uart0.tx_bitcnt[0]
.sym 55339 rvsoc.uart0.tx_bitcnt[2]
.sym 55340 rvsoc.uart0.tx_bitcnt[3]
.sym 55341 rvsoc.uart0.tx_bitcnt[1]
.sym 55344 $abc$63045$new_ys__n6314_
.sym 55345 rvsoc.cpu0.D_op2[9]
.sym 55346 rvsoc.cpu0.D_op2[1]
.sym 55347 $abc$63045$new_ys__n1872_inv_
.sym 55350 rvsoc.uart0.status[0]
.sym 55352 rvsoc.uart0.tx_bitcnt[0]
.sym 55353 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 55357 $PACKER_VCC_NET
.sym 55359 rvsoc.uart0.tx_bitcnt[0]
.sym 55360 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 55361 rvsoc.clkn
.sym 55362 rvsoc.uart0.status[0]_$glb_sr
.sym 55363 $abc$63045$new_ys__n1894_inv_
.sym 55364 $abc$63045$new_n4296_
.sym 55365 rvsoc.cpu0.E_Br_adrs[1]
.sym 55366 $abc$63045$new_n4341_
.sym 55367 $abc$63045$new_n4293_
.sym 55368 $abc$63045$new_n4292_
.sym 55369 $abc$63045$new_n4297_
.sym 55370 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 55372 $abc$63045$new_n3919_
.sym 55373 rvsoc.data_wdata[3]
.sym 55375 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 55376 rvsoc.cpu0.D_next_pc[21]
.sym 55377 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 55378 rvsoc.data_wdata[22]
.sym 55379 $abc$63045$new_n4437_
.sym 55380 rvsoc.cpu0.D_actv_pc[30]
.sym 55381 rvsoc.cpu0.D_op1[15]
.sym 55382 rvsoc.cpu0.D_op1[14]
.sym 55383 rvsoc.cpu0.D_next_pc[3]
.sym 55384 rvsoc.cpu0.D_op1[16]
.sym 55385 rvsoc.code_adrs[12]
.sym 55386 rvsoc.cpu0.D_op2[23]
.sym 55387 $abc$63045$new_n6034_
.sym 55389 rvsoc.cpu0.sysregs[1][1]
.sym 55390 rvsoc.data_wdata[1]
.sym 55391 rvsoc.cpu0.D_next_pc[1]
.sym 55392 rvsoc.cpu0.D_actv_pc[7]
.sym 55393 rvsoc.cpu0.sysregs[3][1]
.sym 55394 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 55395 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 55396 rvsoc.cpu0.sysregs[1][18]
.sym 55398 rvsoc.cpu0.sysregs[3][18]
.sym 55405 rvsoc.cpu0.E_add12[24]
.sym 55406 $abc$63045$new_n4909_
.sym 55407 $abc$63045$new_ys__n1880_inv_
.sym 55409 $abc$63045$new_n4299_
.sym 55410 rvsoc.cpu0.D_actv_pc[4]
.sym 55413 rvsoc.cpu0.sys_mcause[31]
.sym 55414 rvsoc.cpu0.D_actv_pc[3]
.sym 55417 $abc$63045$new_ys__n1422_inv_
.sym 55418 $abc$63045$new_n4919_
.sym 55419 rvsoc.cpu0.add_op12[24]
.sym 55420 rvsoc.cpu0.E_op1[31]
.sym 55421 $abc$63045$new_n4229_
.sym 55422 $abc$63045$new_ys__n11122_inv_
.sym 55423 rvsoc.cpu0.D_next_pc[31]
.sym 55424 $abc$63045$new_n4922_
.sym 55425 $abc$63045$new_n4292_
.sym 55427 rvsoc.cpu0.D_actv_pc[31]
.sym 55428 $abc$63045$new_n4179_
.sym 55429 $abc$63045$new_n4229_
.sym 55431 rvsoc.cpu0.E_op1[24]
.sym 55432 $abc$63045$new_ys__n1415_
.sym 55433 $abc$63045$new_ys__n1418_
.sym 55435 $abc$63045$new_ys__n1822_
.sym 55437 $abc$63045$new_n4909_
.sym 55438 rvsoc.cpu0.D_actv_pc[31]
.sym 55439 $abc$63045$new_n4922_
.sym 55440 $abc$63045$new_ys__n1880_inv_
.sym 55446 rvsoc.cpu0.add_op12[24]
.sym 55450 rvsoc.cpu0.D_next_pc[31]
.sym 55455 $abc$63045$new_n4292_
.sym 55456 $abc$63045$new_n4229_
.sym 55457 rvsoc.cpu0.D_actv_pc[3]
.sym 55458 $abc$63045$new_ys__n1822_
.sym 55461 rvsoc.cpu0.D_actv_pc[4]
.sym 55462 $abc$63045$new_n4229_
.sym 55464 $abc$63045$new_n4299_
.sym 55467 $abc$63045$new_n4919_
.sym 55468 $abc$63045$new_ys__n11122_inv_
.sym 55469 rvsoc.cpu0.D_next_pc[31]
.sym 55470 $abc$63045$new_ys__n1418_
.sym 55473 rvsoc.cpu0.sys_mcause[31]
.sym 55474 $abc$63045$new_ys__n1415_
.sym 55475 $abc$63045$new_ys__n1422_inv_
.sym 55476 $abc$63045$new_n4179_
.sym 55480 rvsoc.cpu0.E_op1[24]
.sym 55481 rvsoc.cpu0.E_add12[24]
.sym 55482 rvsoc.cpu0.E_op1[31]
.sym 55483 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 55484 rvsoc.clka
.sym 55486 $abc$63045$new_n5965_
.sym 55487 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 55488 $abc$63045$new_ys__n6086_
.sym 55489 $abc$63045$new_ys__n6137_
.sym 55490 rvsoc.cpu0.E_op1[19]
.sym 55491 rvsoc.cpu0.E_op1[30]
.sym 55492 $abc$63045$new_n6032_
.sym 55493 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 55494 rvsoc.data_wdata[4]
.sym 55495 rvsoc.cpu0.D_op1[25]
.sym 55497 $abc$63045$new_n4229_
.sym 55498 rvsoc.cpu0.D_op1[28]
.sym 55499 $abc$63045$new_n3845_
.sym 55500 rvsoc.data_wdata[5]
.sym 55501 $abc$63045$new_n3816_
.sym 55502 rvsoc.cpu0.D_actv_pc[3]
.sym 55503 $abc$63045$new_ys__n1505_
.sym 55504 rvsoc.cpu0.E_next_pc[31]
.sym 55505 rvsoc.cpu0.D_op1[22]
.sym 55506 rvsoc.data_wdata[3]
.sym 55507 rvsoc.cpu0.D_op2[30]
.sym 55508 rvsoc.data_wdata[4]
.sym 55509 rvsoc.cpu0.D_op1[27]
.sym 55510 $abc$63045$new_ys__n1610_
.sym 55511 rvsoc.cpu0.E_op1[19]
.sym 55512 rvsoc.cpu0.D_op1[11]
.sym 55513 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 55514 rvsoc.data_wdata[18]
.sym 55515 $abc$63045$new_ys__n1872_inv_
.sym 55517 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 55518 rvsoc.cpu0.D_actv_pc[19]
.sym 55519 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 55520 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 55521 rvsoc.data_wdata[14]
.sym 55527 rvsoc.cpu0.sys_count[39]
.sym 55528 $abc$63045$new_ys__n1627_
.sym 55529 $abc$63045$new_n4231_
.sym 55530 $abc$63045$new_n4232_
.sym 55531 $abc$63045$new_ys__n1845_
.sym 55532 $abc$63045$new_ys__n1873_inv_
.sym 55533 $abc$63045$new_ys__n5472_inv_
.sym 55534 rvsoc.cpu0.sys_count[7]
.sym 55535 $abc$63045$new_n5967_
.sym 55536 $abc$63045$new_ys__n1613_
.sym 55538 $abc$63045$new_n4315_
.sym 55539 $abc$63045$new_ys__n1872_inv_
.sym 55540 rvsoc.cpu0.D_op2[1]
.sym 55542 rvsoc.cpu0.D_insn[27]
.sym 55543 $abc$63045$new_n4624_
.sym 55544 $abc$63045$new_ys__n1215_
.sym 55545 $abc$63045$new_ys__n6086_
.sym 55546 $abc$63045$new_ys__n6137_
.sym 55547 $abc$63045$new_n6034_
.sym 55548 rvsoc.cpu0.D_insn_typ[10]
.sym 55549 rvsoc.cpu0.D_funct3[1]
.sym 55550 rvsoc.cpu0.D_insn_typ[9]
.sym 55551 rvsoc.cpu0.D_next_pc[1]
.sym 55552 $abc$63045$new_n4229_
.sym 55553 $abc$63045$new_ys__n5456_inv_
.sym 55554 rvsoc.cpu0.D_actv_pc[1]
.sym 55555 rvsoc.cpu0.D_op2[17]
.sym 55556 $abc$63045$new_n4307_
.sym 55558 $abc$63045$new_ys__n11122_inv_
.sym 55560 rvsoc.cpu0.D_actv_pc[1]
.sym 55561 $abc$63045$new_ys__n5456_inv_
.sym 55562 $abc$63045$new_n4229_
.sym 55563 $abc$63045$new_ys__n1873_inv_
.sym 55566 rvsoc.cpu0.D_op2[17]
.sym 55567 rvsoc.cpu0.D_op2[1]
.sym 55568 $abc$63045$new_ys__n1872_inv_
.sym 55569 rvsoc.cpu0.D_funct3[1]
.sym 55572 $abc$63045$new_ys__n11122_inv_
.sym 55573 $abc$63045$new_n4232_
.sym 55574 $abc$63045$new_ys__n1845_
.sym 55575 rvsoc.cpu0.D_next_pc[1]
.sym 55578 rvsoc.cpu0.D_insn_typ[9]
.sym 55579 rvsoc.cpu0.sys_count[39]
.sym 55580 rvsoc.cpu0.sys_count[7]
.sym 55581 rvsoc.cpu0.D_insn[27]
.sym 55584 $abc$63045$new_n4624_
.sym 55585 $abc$63045$new_ys__n1627_
.sym 55586 $abc$63045$new_ys__n5472_inv_
.sym 55587 $abc$63045$new_ys__n1873_inv_
.sym 55590 $abc$63045$new_ys__n1873_inv_
.sym 55591 $abc$63045$new_n4307_
.sym 55592 $abc$63045$new_ys__n1215_
.sym 55593 $abc$63045$new_n4315_
.sym 55596 $abc$63045$new_n6034_
.sym 55597 $abc$63045$new_ys__n6137_
.sym 55598 $abc$63045$new_ys__n1613_
.sym 55599 rvsoc.cpu0.D_insn_typ[10]
.sym 55602 rvsoc.cpu0.D_insn_typ[10]
.sym 55603 $abc$63045$new_ys__n6086_
.sym 55604 $abc$63045$new_n5967_
.sym 55605 $abc$63045$new_n4231_
.sym 55606 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 55607 rvsoc.clka
.sym 55609 $abc$63045$new_ys__n6109_inv_
.sym 55610 $abc$63045$new_n4393_
.sym 55611 rvsoc.data_wdata[23]
.sym 55612 rvsoc.data_wdata[13]
.sym 55613 $abc$63045$new_n4746_
.sym 55614 $abc$63045$new_ys__n1738_
.sym 55615 $abc$63045$new_ys__n1764_
.sym 55616 rvsoc.data_wdata[19]
.sym 55617 $abc$63045$new_n6030_
.sym 55621 rvsoc.cpu0.E_op1[2]
.sym 55622 rvsoc.cpu0.D_op1[24]
.sym 55623 rvsoc.cpu0.D_op1[20]
.sym 55624 $abc$63045$new_n4315_
.sym 55625 rvsoc.data_wdata[17]
.sym 55626 rvsoc.cpu0.E_op1[5]
.sym 55627 rvsoc.cpu0.D_op1[19]
.sym 55628 rvsoc.cpu0.E_op1[27]
.sym 55629 $abc$63045$new_ys__n1767_
.sym 55630 rvsoc.cpu0.D_actv_pc[30]
.sym 55631 rvsoc.cpu0.D_op1[19]
.sym 55632 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 55633 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 55634 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 55635 $abc$63045$new_ys__n1873_inv_
.sym 55636 $abc$63045$new_ys__n1550_
.sym 55637 rvsoc.cpu0.D_insn[27]
.sym 55638 rvsoc.cpu0.D_next_pc[21]
.sym 55639 $abc$63045$new_ys__n1873_inv_
.sym 55640 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 55641 $abc$63045$new_ys__n1670_
.sym 55642 $abc$63045$new_ys__n12233_inv_
.sym 55644 $abc$63045$new_ys__n11122_inv_
.sym 55650 $abc$63045$new_n4389_
.sym 55651 rvsoc.cpu0.sys_count[9]
.sym 55652 rvsoc.cpu0.sys_count[41]
.sym 55653 $abc$63045$new_ys__n1873_inv_
.sym 55654 $abc$63045$new_n4229_
.sym 55655 $abc$63045$new_n4437_
.sym 55656 rvsoc.cpu0.sys_count[45]
.sym 55658 rvsoc.cpu0.D_insn_typ[10]
.sym 55659 $abc$63045$new_ys__n1673_
.sym 55660 rvsoc.cpu0.D_insn_typ[9]
.sym 55662 rvsoc.cpu0.D_actv_pc[7]
.sym 55663 rvsoc.cpu0.D_insn[27]
.sym 55664 rvsoc.cpu0.sys_count[14]
.sym 55665 $abc$63045$new_ys__n1743_
.sym 55666 $abc$63045$new_ys__n5468_inv_
.sym 55667 $abc$63045$new_n4432_
.sym 55670 $abc$63045$new_n4229_
.sym 55671 $abc$63045$new_ys__n1741_
.sym 55672 rvsoc.cpu0.D_actv_pc[9]
.sym 55673 rvsoc.cpu0.sys_count[13]
.sym 55674 $abc$63045$new_n6018_
.sym 55675 rvsoc.cpu0.sys_count[46]
.sym 55676 $abc$63045$new_ys__n1744_
.sym 55677 $abc$63045$new_ys__n1880_inv_
.sym 55678 rvsoc.cpu0.D_actv_pc[13]
.sym 55679 $abc$63045$new_ys__n6125_
.sym 55680 $abc$63045$new_ys__n1764_
.sym 55681 $abc$63045$new_ys__n1738_
.sym 55683 rvsoc.cpu0.D_insn[27]
.sym 55684 rvsoc.cpu0.sys_count[14]
.sym 55685 rvsoc.cpu0.sys_count[46]
.sym 55686 rvsoc.cpu0.D_insn_typ[9]
.sym 55689 $abc$63045$new_ys__n1741_
.sym 55690 $abc$63045$new_ys__n1743_
.sym 55691 $abc$63045$new_n4437_
.sym 55692 $abc$63045$new_ys__n1738_
.sym 55695 rvsoc.cpu0.sys_count[45]
.sym 55696 rvsoc.cpu0.sys_count[13]
.sym 55697 rvsoc.cpu0.D_insn[27]
.sym 55698 rvsoc.cpu0.D_insn_typ[9]
.sym 55701 $abc$63045$new_n6018_
.sym 55702 $abc$63045$new_ys__n1673_
.sym 55703 rvsoc.cpu0.D_insn_typ[10]
.sym 55704 $abc$63045$new_ys__n6125_
.sym 55707 $abc$63045$new_ys__n5468_inv_
.sym 55708 $abc$63045$new_ys__n1873_inv_
.sym 55709 $abc$63045$new_ys__n1880_inv_
.sym 55710 rvsoc.cpu0.D_actv_pc[13]
.sym 55713 rvsoc.cpu0.D_insn_typ[9]
.sym 55714 rvsoc.cpu0.sys_count[41]
.sym 55715 rvsoc.cpu0.sys_count[9]
.sym 55716 rvsoc.cpu0.D_insn[27]
.sym 55719 $abc$63045$new_n4229_
.sym 55720 rvsoc.cpu0.D_actv_pc[7]
.sym 55721 $abc$63045$new_n4389_
.sym 55722 $abc$63045$new_ys__n1764_
.sym 55725 $abc$63045$new_ys__n1744_
.sym 55726 $abc$63045$new_n4229_
.sym 55727 $abc$63045$new_n4432_
.sym 55728 rvsoc.cpu0.D_actv_pc[9]
.sym 55729 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 55730 rvsoc.clka
.sym 55732 $abc$63045$new_n6016_
.sym 55733 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 55734 $abc$63045$new_ys__n6108_inv_
.sym 55735 rvsoc.cpu0.E_op1[11]
.sym 55736 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 55737 $abc$63045$new_ys__n6125_
.sym 55738 rvsoc.cpu0.E_op1[14]
.sym 55739 $abc$63045$new_n6052_
.sym 55740 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 55744 $abc$63045$new_n4389_
.sym 55745 $abc$63045$new_ys__n1673_
.sym 55746 rvsoc.cpu0.sysregs[3][15]
.sym 55747 rvsoc.data_wdata[13]
.sym 55748 rvsoc.cpu0.D_next_pc[23]
.sym 55749 rvsoc.data_wdata[19]
.sym 55750 $abc$63045$new_ys__n1685_
.sym 55751 $abc$63045$new_n4527_
.sym 55752 rvsoc.data_wdata[14]
.sym 55753 rvsoc.data_wdata[18]
.sym 55754 rvsoc.cpu0.E_op1[31]
.sym 55755 rvsoc.data_wdata[23]
.sym 55756 $abc$63045$new_ys__n6152_
.sym 55757 rvsoc.cpu0.E_op1[24]
.sym 55758 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 55759 rvsoc.cpu0.D_sysidx[0]
.sym 55760 rvsoc.cpu0.D_op2[21]
.sym 55761 rvsoc.cpu0.sys_count[6]
.sym 55762 rvsoc.cpu0.D_sysidx[1]
.sym 55764 rvsoc.cpu0.D_actv_pc[13]
.sym 55765 rvsoc.cpu0.D_sysidx[0]
.sym 55766 rvsoc.cpu0.D_sysidx[1]
.sym 55767 $abc$63045$new_ys__n1580_
.sym 55773 rvsoc.cpu0.D_funct3[1]
.sym 55774 rvsoc.spi0.status[25]
.sym 55775 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 55777 rvsoc.cpu0.sys_count[53]
.sym 55778 rvsoc.cpu0.D_op2[21]
.sym 55779 rvsoc.cpu0.sys_count[22]
.sym 55780 rvsoc.cpu0.D_insn_typ[9]
.sym 55782 rvsoc.cpu0.sys_count[17]
.sym 55783 $abc$63045$new_ys__n527_
.sym 55784 rvsoc.cpu0.sys_count[49]
.sym 55785 $abc$63045$new_ys__n1872_inv_
.sym 55786 rvsoc.cpu0.sys_count[21]
.sym 55787 rvsoc.spi0.status[19]
.sym 55788 $abc$63045$new_ys__n1873_inv_
.sym 55789 rvsoc.cpu0.sys_count[54]
.sym 55790 rvsoc.cpu0.D_actv_pc[19]
.sym 55793 rvsoc.cpu0.D_op2[5]
.sym 55794 rvsoc.cpu0.D_actv_pc[23]
.sym 55796 $abc$63045$new_ys__n1880_inv_
.sym 55797 rvsoc.cpu0.D_insn[27]
.sym 55798 $abc$63045$new_ys__n5478_inv_
.sym 55799 $abc$63045$new_ys__n5474_inv_
.sym 55804 $abc$63045$new_ys__n1880_inv_
.sym 55807 rvsoc.spi0.status[25]
.sym 55809 $abc$63045$new_ys__n527_
.sym 55812 rvsoc.spi0.status[19]
.sym 55814 $abc$63045$new_ys__n527_
.sym 55818 $abc$63045$new_ys__n1880_inv_
.sym 55819 $abc$63045$new_ys__n5474_inv_
.sym 55820 $abc$63045$new_ys__n1873_inv_
.sym 55821 rvsoc.cpu0.D_actv_pc[19]
.sym 55824 rvsoc.cpu0.D_insn[27]
.sym 55825 rvsoc.cpu0.sys_count[49]
.sym 55826 rvsoc.cpu0.D_insn_typ[9]
.sym 55827 rvsoc.cpu0.sys_count[17]
.sym 55830 rvsoc.cpu0.sys_count[53]
.sym 55831 rvsoc.cpu0.D_insn[27]
.sym 55832 rvsoc.cpu0.sys_count[21]
.sym 55833 rvsoc.cpu0.D_insn_typ[9]
.sym 55836 rvsoc.cpu0.D_actv_pc[23]
.sym 55837 $abc$63045$new_ys__n1873_inv_
.sym 55838 $abc$63045$new_ys__n1880_inv_
.sym 55839 $abc$63045$new_ys__n5478_inv_
.sym 55842 rvsoc.cpu0.D_funct3[1]
.sym 55843 rvsoc.cpu0.D_op2[21]
.sym 55844 rvsoc.cpu0.D_op2[5]
.sym 55845 $abc$63045$new_ys__n1872_inv_
.sym 55848 rvsoc.cpu0.D_insn_typ[9]
.sym 55849 rvsoc.cpu0.sys_count[54]
.sym 55850 rvsoc.cpu0.D_insn[27]
.sym 55851 rvsoc.cpu0.sys_count[22]
.sym 55852 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 55853 rvsoc.clkn
.sym 55855 $abc$63045$new_n4394_
.sym 55856 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 55857 rvsoc.cpu0.sysregs[2][7]
.sym 55858 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 55859 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 55860 rvsoc.cpu0.sysregs[2][14]
.sym 55861 $abc$63045$new_ys__n6152_
.sym 55862 $abc$63045$new_n6057_
.sym 55864 rvsoc.data_wdata[3]
.sym 55867 rvsoc.cpu0.D_funct3[1]
.sym 55868 rvsoc.cpu0.D_op1[14]
.sym 55869 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 55870 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 55871 $abc$63045$new_ys__n1553_
.sym 55872 rvsoc.cpu0.sys_count[49]
.sym 55873 rvsoc.cpu0.sys_count[53]
.sym 55874 rvsoc.cpu0.D_op2[4]
.sym 55875 $abc$63045$new_ys__n1625_
.sym 55878 rvsoc.data_wdata[9]
.sym 55880 rvsoc.cpu0.sysregs[1][1]
.sym 55881 rvsoc.cpu0.E_op1[11]
.sym 55882 rvsoc.cpu0.sysregs[0][7]
.sym 55883 rvsoc.cpu0.sysregs[3][14]
.sym 55885 rvsoc.cpu0.sysregs[1][9]
.sym 55886 rvsoc.cpu0.sysregs[0][9]
.sym 55887 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 55888 rvsoc.cpu0.sysregs[1][18]
.sym 55889 rvsoc.cpu0.sysregs[2][2]
.sym 55890 rvsoc.cpu0.sysregs[0][14]
.sym 55898 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 55899 rvsoc.cpu0.sys_count[51]
.sym 55901 rvsoc.cpu0.sys_count[29]
.sym 55903 rvsoc.cpu0.sys_count[61]
.sym 55905 rvsoc.cpu0.sys_count[25]
.sym 55906 rvsoc.cpu0.sys_count[26]
.sym 55909 rvsoc.cpu0.D_insn[27]
.sym 55913 $PACKER_GND_NET
.sym 55914 rvsoc.cpu0.D_insn_typ[9]
.sym 55915 rvsoc.cpu0.sys_count[19]
.sym 55916 rvsoc.cpu0.sys_count[52]
.sym 55919 rvsoc.cpu0.sys_count[57]
.sym 55922 rvsoc.cpu0.D_insn_typ[9]
.sym 55924 rvsoc.cpu0.sys_count[20]
.sym 55925 rvsoc.cpu0.sys_count[58]
.sym 55932 $PACKER_GND_NET
.sym 55935 $PACKER_GND_NET
.sym 55941 rvsoc.cpu0.sys_count[58]
.sym 55942 rvsoc.cpu0.sys_count[26]
.sym 55943 rvsoc.cpu0.D_insn[27]
.sym 55944 rvsoc.cpu0.D_insn_typ[9]
.sym 55947 rvsoc.cpu0.sys_count[20]
.sym 55948 rvsoc.cpu0.sys_count[52]
.sym 55949 rvsoc.cpu0.D_insn_typ[9]
.sym 55950 rvsoc.cpu0.D_insn[27]
.sym 55953 rvsoc.cpu0.D_insn_typ[9]
.sym 55954 rvsoc.cpu0.sys_count[61]
.sym 55955 rvsoc.cpu0.D_insn[27]
.sym 55956 rvsoc.cpu0.sys_count[29]
.sym 55959 rvsoc.cpu0.D_insn_typ[9]
.sym 55960 rvsoc.cpu0.D_insn[27]
.sym 55961 rvsoc.cpu0.sys_count[57]
.sym 55962 rvsoc.cpu0.sys_count[25]
.sym 55966 $PACKER_GND_NET
.sym 55971 rvsoc.cpu0.sys_count[19]
.sym 55972 rvsoc.cpu0.D_insn[27]
.sym 55973 rvsoc.cpu0.sys_count[51]
.sym 55974 rvsoc.cpu0.D_insn_typ[9]
.sym 55975 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 55976 rvsoc.clkn
.sym 55978 rvsoc.cpu0.sysregs[2][8]
.sym 55979 rvsoc.cpu0.sysregs[2][6]
.sym 55980 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 55981 rvsoc.cpu0.sysregs[2][2]
.sym 55982 rvsoc.cpu0.sysregs[2][12]
.sym 55983 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 55984 rvsoc.cpu0.sysregs[2][10]
.sym 55985 $abc$63045$new_n5993_
.sym 55986 $abc$63045$new_ys__n12487_inv_
.sym 55990 $abc$63045$new_ys__n12236_inv_
.sym 55991 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 55992 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 55993 $abc$63045$new_ys__n1880_inv_
.sym 55994 rvsoc.cpu0.sysregs[1][7]
.sym 55995 rvsoc.cpu0.sys_count[51]
.sym 55996 rvsoc.data_wdata[20]
.sym 55997 rvsoc.data_wdata[26]
.sym 55998 rvsoc.cpu0.D_op2[0]
.sym 55999 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 56000 rvsoc.cpu0.sysregs[1][23]
.sym 56001 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 56002 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 56003 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 56004 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 56005 rvsoc.cpu0.E_op1[29]
.sym 56006 rvsoc.cpu0.D_op1[29]
.sym 56007 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 56008 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 56009 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 56013 rvsoc.cpu0.E_op1[28]
.sym 56019 rvsoc.cpu0.D_insn_typ[9]
.sym 56020 $abc$63045$new_n3452_
.sym 56021 rvsoc.cpu0.E_op1[23]
.sym 56022 rvsoc.cpu0.E_op1[22]
.sym 56023 rvsoc.cpu0.sys_count[11]
.sym 56024 rvsoc.cpu0.E_op1[27]
.sym 56025 rvsoc.cpu0.sys_count[38]
.sym 56027 rvsoc.cpu0.D_insn_typ[9]
.sym 56028 rvsoc.cpu0.sys_count[33]
.sym 56029 rvsoc.cpu0.sys_count[34]
.sym 56030 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 56031 rvsoc.cpu0.sys_count[6]
.sym 56032 $abc$63045$new_n3461_
.sym 56034 rvsoc.cpu0.F_next_pc[6]
.sym 56035 rvsoc.cpu0.E_op1[24]
.sym 56036 rvsoc.cpu0.sys_count[1]
.sym 56037 rvsoc.cpu0.E_op1[26]
.sym 56038 rvsoc.cpu0.sys_count[43]
.sym 56039 rvsoc.cpu0.E_op1[21]
.sym 56040 rvsoc.cpu0.sys_count[2]
.sym 56042 rvsoc.cpu0.E_op1[25]
.sym 56044 $abc$63045$new_ys__n2476_inv_
.sym 56047 $abc$63045$new_ys__n2477_inv_
.sym 56048 rvsoc.cpu0.D_insn[27]
.sym 56049 rvsoc.cpu0.E_op1[20]
.sym 56052 rvsoc.cpu0.sys_count[38]
.sym 56053 rvsoc.cpu0.D_insn_typ[9]
.sym 56054 rvsoc.cpu0.D_insn[27]
.sym 56055 rvsoc.cpu0.sys_count[6]
.sym 56058 rvsoc.cpu0.E_op1[22]
.sym 56059 rvsoc.cpu0.E_op1[23]
.sym 56060 rvsoc.cpu0.E_op1[20]
.sym 56061 rvsoc.cpu0.E_op1[21]
.sym 56064 rvsoc.cpu0.D_insn[27]
.sym 56065 rvsoc.cpu0.D_insn_typ[9]
.sym 56066 rvsoc.cpu0.sys_count[11]
.sym 56067 rvsoc.cpu0.sys_count[43]
.sym 56070 $abc$63045$new_n3452_
.sym 56071 $abc$63045$new_ys__n2476_inv_
.sym 56072 $abc$63045$new_ys__n2477_inv_
.sym 56073 $abc$63045$new_n3461_
.sym 56076 rvsoc.cpu0.E_op1[26]
.sym 56077 rvsoc.cpu0.E_op1[27]
.sym 56078 rvsoc.cpu0.E_op1[24]
.sym 56079 rvsoc.cpu0.E_op1[25]
.sym 56082 rvsoc.cpu0.sys_count[34]
.sym 56083 rvsoc.cpu0.D_insn_typ[9]
.sym 56084 rvsoc.cpu0.sys_count[2]
.sym 56085 rvsoc.cpu0.D_insn[27]
.sym 56088 rvsoc.cpu0.D_insn[27]
.sym 56089 rvsoc.cpu0.D_insn_typ[9]
.sym 56090 rvsoc.cpu0.sys_count[33]
.sym 56091 rvsoc.cpu0.sys_count[1]
.sym 56097 rvsoc.cpu0.F_next_pc[6]
.sym 56098 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 56099 rvsoc.clka
.sym 56101 rvsoc.cpu0.sysregs[0][10]
.sym 56102 rvsoc.cpu0.sysregs[0][7]
.sym 56103 rvsoc.cpu0.sysregs[0][3]
.sym 56104 rvsoc.cpu0.sysregs[0][9]
.sym 56105 rvsoc.cpu0.sysregs[0][1]
.sym 56106 rvsoc.cpu0.sysregs[0][14]
.sym 56107 rvsoc.cpu0.sysregs[0][18]
.sym 56108 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 56109 rvsoc.cpu0.sysregs[2][21]
.sym 56110 rvsoc.data_wdata[27]
.sym 56113 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 56114 rvsoc.cpu0.sysregs[2][10]
.sym 56115 rvsoc.data_wdata[29]
.sym 56116 rvsoc.data_wdata[27]
.sym 56117 rvsoc.cpu0.E_op1[0]
.sym 56118 rvsoc.cpu0.D_sysidx[0]
.sym 56119 $abc$63045$new_ys__n1715_
.sym 56120 $abc$63045$new_ys__n5463_inv_
.sym 56121 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30670
.sym 56122 rvsoc.cpu0.D_sysidx[0]
.sym 56123 $abc$63045$new_ys__n1448_
.sym 56124 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 56125 $abc$63045$new_ys__n11122_inv_
.sym 56127 rvsoc.cpu0.sysregs[2][2]
.sym 56129 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 56131 $abc$63045$new_ys__n1873_inv_
.sym 56133 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 56134 rvsoc.cpu0.D_insn[27]
.sym 56136 rvsoc.cpu0.D_op2[1]
.sym 56144 rvsoc.cpu0.D_insn_typ[9]
.sym 56145 rvsoc.cpu0.D_insn[27]
.sym 56147 rvsoc.cpu0.D_op1[15]
.sym 56148 $abc$63045$new_n4229_
.sym 56149 rvsoc.cpu0.D_next_pc[6]
.sym 56150 $abc$63045$new_ys__n1780_
.sym 56151 $abc$63045$new_ys__n11122_inv_
.sym 56152 rvsoc.cpu0.sys_count[42]
.sym 56154 $abc$63045$new_ys__n5465_inv_
.sym 56155 $abc$63045$new_n4366_
.sym 56157 $abc$63045$new_ys__n1873_inv_
.sym 56160 rvsoc.cpu0.sys_count[0]
.sym 56162 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 56163 rvsoc.cpu0.sys_count[40]
.sym 56164 rvsoc.cpu0.sys_count[10]
.sym 56165 rvsoc.cpu0.E_op1[29]
.sym 56166 rvsoc.cpu0.sys_count[32]
.sym 56167 rvsoc.data_wdata[0]
.sym 56168 rvsoc.cpu0.D_insn_typ[3]
.sym 56169 $abc$63045$new_ys__n1880_inv_
.sym 56170 rvsoc.cpu0.D_actv_pc[10]
.sym 56171 rvsoc.cpu0.sys_count[8]
.sym 56173 rvsoc.cpu0.E_op1[28]
.sym 56176 rvsoc.cpu0.D_op1[15]
.sym 56181 rvsoc.cpu0.D_insn[27]
.sym 56182 rvsoc.cpu0.D_insn_typ[9]
.sym 56183 rvsoc.cpu0.sys_count[32]
.sym 56184 rvsoc.cpu0.sys_count[0]
.sym 56187 $abc$63045$new_ys__n11122_inv_
.sym 56188 rvsoc.cpu0.D_next_pc[6]
.sym 56189 $abc$63045$new_n4366_
.sym 56190 $abc$63045$new_ys__n1780_
.sym 56193 rvsoc.cpu0.D_actv_pc[10]
.sym 56194 $abc$63045$new_n4229_
.sym 56195 $abc$63045$new_ys__n5465_inv_
.sym 56196 $abc$63045$new_ys__n1873_inv_
.sym 56199 rvsoc.cpu0.sys_count[10]
.sym 56200 rvsoc.cpu0.sys_count[42]
.sym 56201 rvsoc.cpu0.D_insn_typ[9]
.sym 56202 rvsoc.cpu0.D_insn[27]
.sym 56206 rvsoc.cpu0.E_op1[28]
.sym 56207 rvsoc.cpu0.E_op1[29]
.sym 56208 rvsoc.data_wdata[0]
.sym 56211 $abc$63045$new_ys__n1880_inv_
.sym 56212 rvsoc.cpu0.D_insn_typ[3]
.sym 56217 rvsoc.cpu0.sys_count[40]
.sym 56218 rvsoc.cpu0.sys_count[8]
.sym 56219 rvsoc.cpu0.D_insn[27]
.sym 56220 rvsoc.cpu0.D_insn_typ[9]
.sym 56221 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 56222 rvsoc.clka
.sym 56223 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 56224 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 56225 $abc$63045$new_n4369_
.sym 56226 $abc$63045$new_n4364_
.sym 56227 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 56228 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 56229 $abc$63045$new_n4368_
.sym 56230 $abc$63045$new_n4363_
.sym 56231 rvsoc.cpu0.sysregs[0][6]
.sym 56232 rvsoc.data_wdata[10]
.sym 56236 rvsoc.cpu0.E_op1[15]
.sym 56238 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 56239 rvsoc.cpu0.E_op1[25]
.sym 56240 rvsoc.cpu0.D_actv_pc[2]
.sym 56241 $abc$63045$new_ys__n5457_inv_
.sym 56242 $abc$63045$new_ys__n5465_inv_
.sym 56243 rvsoc.cpu0.sysregs[0][10]
.sym 56244 $abc$63045$new_ys__n5471_inv_
.sym 56245 rvsoc.cpu0.D_op2[12]
.sym 56246 $abc$63045$new_ys__n1728_
.sym 56247 rvsoc.data_wdata[6]
.sym 56249 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 56252 $abc$63045$new_ys__n1460_
.sym 56254 rvsoc.cpu0.D_sysidx[1]
.sym 56265 rvsoc.cpu0.sys_count[48]
.sym 56266 rvsoc.cpu0.sys_count[0]
.sym 56267 rvsoc.cpu0.sys_count[31]
.sym 56269 rvsoc.cpu0.sys_count[12]
.sym 56272 rvsoc.cpu0.D_insn_typ[9]
.sym 56275 rvsoc.cpu0.sys_count[27]
.sym 56277 rvsoc.cpu0.sys_count[28]
.sym 56278 rvsoc.cpu0.D_op1[29]
.sym 56279 rvsoc.cpu0.D_op2[0]
.sym 56280 rvsoc.resetn
.sym 56281 rvsoc.cpu0.sys_count[56]
.sym 56285 rvsoc.cpu0.sys_count[60]
.sym 56286 rvsoc.cpu0.sys_count[24]
.sym 56288 rvsoc.cpu0.sys_count[63]
.sym 56289 rvsoc.cpu0.sys_count[16]
.sym 56291 rvsoc.cpu0.D_op1[30]
.sym 56292 rvsoc.cpu0.sys_count[59]
.sym 56293 rvsoc.cpu0.sys_count[44]
.sym 56294 rvsoc.cpu0.D_insn[27]
.sym 56296 rvsoc.cpu0.D_op2[1]
.sym 56298 rvsoc.cpu0.D_op1[29]
.sym 56299 rvsoc.cpu0.D_op1[30]
.sym 56300 rvsoc.cpu0.D_op2[1]
.sym 56301 rvsoc.cpu0.D_op2[0]
.sym 56304 rvsoc.cpu0.D_insn_typ[9]
.sym 56305 rvsoc.cpu0.sys_count[48]
.sym 56306 rvsoc.cpu0.sys_count[16]
.sym 56307 rvsoc.cpu0.D_insn[27]
.sym 56310 rvsoc.cpu0.sys_count[12]
.sym 56311 rvsoc.cpu0.D_insn_typ[9]
.sym 56312 rvsoc.cpu0.D_insn[27]
.sym 56313 rvsoc.cpu0.sys_count[44]
.sym 56316 rvsoc.cpu0.sys_count[63]
.sym 56317 rvsoc.cpu0.sys_count[31]
.sym 56318 rvsoc.cpu0.D_insn_typ[9]
.sym 56319 rvsoc.cpu0.D_insn[27]
.sym 56322 rvsoc.cpu0.D_insn[27]
.sym 56323 rvsoc.cpu0.D_insn_typ[9]
.sym 56324 rvsoc.cpu0.sys_count[59]
.sym 56325 rvsoc.cpu0.sys_count[27]
.sym 56328 rvsoc.cpu0.sys_count[24]
.sym 56329 rvsoc.cpu0.D_insn[27]
.sym 56330 rvsoc.cpu0.D_insn_typ[9]
.sym 56331 rvsoc.cpu0.sys_count[56]
.sym 56334 rvsoc.cpu0.sys_count[60]
.sym 56335 rvsoc.cpu0.D_insn_typ[9]
.sym 56336 rvsoc.cpu0.D_insn[27]
.sym 56337 rvsoc.cpu0.sys_count[28]
.sym 56342 rvsoc.cpu0.sys_count[0]
.sym 56343 rvsoc.resetn
.sym 56360 $abc$63045$new_n4363_
.sym 56361 $abc$63045$new_ys__n1520_
.sym 56362 rvsoc.cpu0.D_insn_typ[10]
.sym 56363 $abc$63045$new_ys__n1640_
.sym 56367 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 56368 rvsoc.resetn
.sym 56390 $PACKER_VCC_NET
.sym 56405 rvsoc.cpu0.sys_count[0]
.sym 56427 rvsoc.cpu0.sys_count[0]
.sym 56428 $PACKER_VCC_NET
.sym 56468 rvsoc.clka
.sym 56469 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 56480 $abc$63045$new_ys__n6131_
.sym 56481 $PACKER_GND_NET
.sym 56488 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 56505 rvsoc.clks.clkn
.sym 56514 rvsoc.clks.clkn
.sym 56531 rvsoc.clks.clkn
.sym 56569 $abc$63045$new_n5177_
.sym 56570 $abc$63045$new_n5175_
.sym 56571 rvsoc.mem_vdata[3][27]
.sym 56572 rvsoc.cram.adrs[12]
.sym 56573 rvsoc.mem_vdata[3][17]
.sym 56575 rvsoc.mem_vdata[3][28]
.sym 56580 rvsoc.code_adrs[12]
.sym 56587 rvsoc.data_adrs[6]
.sym 56590 rvsoc.eram.adrs[1]
.sym 56603 p06
.sym 56618 rvsoc.spi0.status[0]
.sym 56619 p15
.sym 56621 rvsoc.code_adrs[5]
.sym 56622 rvsoc.resetn
.sym 56628 rvsoc.data_adrs[5]
.sym 56629 rvsoc.spi0.tx_prevclk
.sym 56636 $abc$63045$new_ys__n5954_
.sym 56637 rvsoc.data_wdata[7]
.sym 56638 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 56650 p15
.sym 56651 rvsoc.spi0.tx_prevclk
.sym 56652 rvsoc.spi0.status[0]
.sym 56653 rvsoc.resetn
.sym 56680 $abc$63045$new_ys__n5954_
.sym 56681 rvsoc.code_adrs[5]
.sym 56683 rvsoc.data_adrs[5]
.sym 56686 rvsoc.data_wdata[7]
.sym 56690 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 56691 rvsoc.clkn
.sym 56692 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 56697 $abc$63045$new_n3247_
.sym 56698 rvsoc.spi0.status[18]
.sym 56699 $abc$63045$new_n5220_
.sym 56700 $abc$63045$new_n5119_
.sym 56701 $abc$63045$new_n3246_
.sym 56702 $abc$63045$new_n5314_
.sym 56703 $abc$63045$new_n3640_
.sym 56704 $abc$63045$new_n5313_
.sym 56707 $abc$63045$new_ys__n2410_inv_
.sym 56710 rvsoc.code_adrs[10]
.sym 56711 rvsoc.mem_vdata[1][5]
.sym 56712 rvsoc.cram.adrs[12]
.sym 56714 rvsoc.eram.adrs[1]
.sym 56715 rvsoc.mem_vdata[1][6]
.sym 56716 $abc$63045$new_n5274_
.sym 56717 rvsoc.eram.adrs[4]
.sym 56719 p15
.sym 56720 $abc$63045$new_n5207_
.sym 56724 rvsoc.mem_vdata[1][3]
.sym 56725 $PACKER_GND_NET
.sym 56726 rvsoc.mem_vdata[2][23]
.sym 56728 p09
.sym 56729 $abc$63045$new_n3120_
.sym 56731 rvsoc.data_wdata[7]
.sym 56733 rvsoc.code_adrs[5]
.sym 56736 rvsoc.mem_vdata[3][24]
.sym 56738 rvsoc.mem_vdata[1][17]
.sym 56741 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 56742 rvsoc.data_adrs[29]
.sym 56745 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 56749 $abc$63045$new_n5175_
.sym 56750 rvsoc.mem_vdata[0][23]
.sym 56751 rvsoc.mem_vdata[3][27]
.sym 56753 rvsoc.mem_vdata[1][27]
.sym 56754 $abc$63045$new_ys__n2165_inv_
.sym 56758 rvsoc.mem_rcode[6]
.sym 56759 rvsoc.mem_vdata[4][6]
.sym 56760 rvsoc.data_wdata[5]
.sym 56762 rvsoc.mem_rcode[3]
.sym 56763 $abc$63045$new_ys__n11772_
.sym 56768 rvsoc.data_adrs[5]
.sym 56775 rvsoc.mem_vdata[2][27]
.sym 56776 rvsoc.mem_vdata[0][27]
.sym 56777 rvsoc.mem_vdata[1][27]
.sym 56779 rvsoc.data_adrs[2]
.sym 56780 $abc$63045$new_n5188_
.sym 56781 rvsoc.data_adrs[28]
.sym 56782 rvsoc.spi0.status[0]
.sym 56783 p15
.sym 56784 rvsoc.mem_vdata[3][27]
.sym 56785 rvsoc.mem_vdata[5][14]
.sym 56787 rvsoc.spi0.rxbfr[6]
.sym 56788 rvsoc.mem_vdata[4][14]
.sym 56789 rvsoc.data_adrs[28]
.sym 56791 rvsoc.spi0.status[18]
.sym 56792 rvsoc.code_adrs[28]
.sym 56793 $abc$63045$new_ys__n527_
.sym 56795 rvsoc.code_adrs[29]
.sym 56796 rvsoc.spi0.status[6]
.sym 56797 rvsoc.spi0.tx_prevclk
.sym 56799 rvsoc.data_adrs[29]
.sym 56800 $abc$63045$new_n5187_
.sym 56801 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 56802 rvsoc.data_adrs[3]
.sym 56804 $abc$63045$new_n3120_
.sym 56807 rvsoc.code_adrs[28]
.sym 56808 rvsoc.mem_vdata[4][14]
.sym 56809 rvsoc.mem_vdata[5][14]
.sym 56810 rvsoc.code_adrs[29]
.sym 56813 $abc$63045$new_n3120_
.sym 56814 $abc$63045$new_n5188_
.sym 56815 $abc$63045$new_n5187_
.sym 56819 rvsoc.data_adrs[29]
.sym 56820 rvsoc.mem_vdata[2][27]
.sym 56821 rvsoc.mem_vdata[0][27]
.sym 56822 rvsoc.data_adrs[28]
.sym 56825 rvsoc.spi0.status[0]
.sym 56826 p15
.sym 56827 rvsoc.spi0.tx_prevclk
.sym 56832 rvsoc.spi0.status[18]
.sym 56834 $abc$63045$new_ys__n527_
.sym 56837 rvsoc.data_adrs[2]
.sym 56838 rvsoc.spi0.status[6]
.sym 56839 rvsoc.data_adrs[3]
.sym 56840 rvsoc.spi0.rxbfr[6]
.sym 56843 rvsoc.data_adrs[29]
.sym 56844 rvsoc.mem_vdata[3][27]
.sym 56845 rvsoc.data_adrs[28]
.sym 56846 rvsoc.mem_vdata[1][27]
.sym 56849 rvsoc.mem_vdata[1][27]
.sym 56850 rvsoc.mem_vdata[0][27]
.sym 56852 rvsoc.code_adrs[28]
.sym 56853 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 56854 rvsoc.clkn
.sym 56856 $abc$63045$new_ys__n11818_
.sym 56857 rvsoc.mem_rcode[6]
.sym 56858 $abc$63045$new_ys__n7764_
.sym 56859 rvsoc.mem_rcode[3]
.sym 56860 $abc$63045$new_ys__n7752_
.sym 56861 $abc$63045$new_n5273_
.sym 56862 $abc$63045$new_n3120_
.sym 56863 $abc$63045$new_n3016_
.sym 56864 rvsoc.data_wdata[23]
.sym 56867 rvsoc.data_wdata[23]
.sym 56868 $abc$63045$new_n4092_
.sym 56869 p15
.sym 56872 rvsoc.mem_vdata[0][27]
.sym 56874 rvsoc.mem_vdata[0][10]
.sym 56875 rvsoc.spi0.rxbfr[6]
.sym 56876 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 56877 rvsoc.data_adrs[4]
.sym 56879 rvsoc.mem_vdata[5][4]
.sym 56880 rvsoc.mem_vdata[15][3]
.sym 56881 rvsoc.data_adrs[5]
.sym 56882 rvsoc.spi0.status[6]
.sym 56883 rvsoc.code_adrs[5]
.sym 56884 rvsoc.mem_vdata[4][20]
.sym 56885 rvsoc.data_adrs[1]
.sym 56886 rvsoc.mem_vdata[3][20]
.sym 56887 rvsoc.data_adrs[1]
.sym 56888 rvsoc.data_adrs[5]
.sym 56889 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 56890 rvsoc.data_wdata[15]
.sym 56891 $abc$63045$new_n3329_
.sym 56898 rvsoc.mem_vdata[0][20]
.sym 56899 rvsoc.data_adrs[28]
.sym 56900 rvsoc.data_adrs[28]
.sym 56901 $abc$63045$new_ys__n11766_
.sym 56902 rvsoc.mem_vdata[5][6]
.sym 56903 rvsoc.data_adrs[29]
.sym 56904 rvsoc.mem_vdata[3][20]
.sym 56905 $abc$63045$new_n5215_
.sym 56906 rvsoc.mem_vdata[0][20]
.sym 56907 rvsoc.mem_vdata[2][20]
.sym 56908 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 56909 rvsoc.mem_vdata[1][20]
.sym 56912 rvsoc.code_adrs[30]
.sym 56913 rvsoc.code_adrs[29]
.sym 56915 rvsoc.code_adrs[28]
.sym 56916 $abc$63045$new_n5274_
.sym 56917 $PACKER_GND_NET
.sym 56918 $abc$63045$new_n3622_
.sym 56919 $abc$63045$new_n3120_
.sym 56920 $abc$63045$new_ys__n12665_
.sym 56921 $abc$63045$new_n3620_
.sym 56922 $abc$63045$new_n3621_
.sym 56925 $abc$63045$new_n5214_
.sym 56926 $abc$63045$new_n5273_
.sym 56928 rvsoc.mem_vdata[5][20]
.sym 56930 rvsoc.data_adrs[28]
.sym 56931 rvsoc.mem_vdata[1][20]
.sym 56932 rvsoc.data_adrs[29]
.sym 56933 rvsoc.mem_vdata[3][20]
.sym 56936 $abc$63045$new_ys__n12665_
.sym 56937 rvsoc.mem_vdata[5][20]
.sym 56938 rvsoc.mem_vdata[1][20]
.sym 56939 rvsoc.code_adrs[30]
.sym 56942 $abc$63045$new_n5273_
.sym 56943 rvsoc.mem_vdata[5][6]
.sym 56944 $abc$63045$new_ys__n11766_
.sym 56945 $abc$63045$new_n5274_
.sym 56948 $abc$63045$new_n3622_
.sym 56949 $abc$63045$new_n3621_
.sym 56950 $abc$63045$new_n3620_
.sym 56951 rvsoc.code_adrs[30]
.sym 56954 rvsoc.mem_vdata[0][20]
.sym 56955 rvsoc.data_adrs[28]
.sym 56956 rvsoc.data_adrs[29]
.sym 56957 rvsoc.mem_vdata[2][20]
.sym 56960 rvsoc.mem_vdata[0][20]
.sym 56961 rvsoc.code_adrs[29]
.sym 56962 rvsoc.mem_vdata[2][20]
.sym 56963 rvsoc.code_adrs[28]
.sym 56967 $abc$63045$new_n5215_
.sym 56968 $abc$63045$new_n3120_
.sym 56969 $abc$63045$new_n5214_
.sym 56975 $PACKER_GND_NET
.sym 56976 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 56977 rvsoc.clkn
.sym 56979 $abc$63045$new_n5212_
.sym 56980 $abc$63045$new_ys__n3682_inv_
.sym 56981 $abc$63045$new_ys__n7757_
.sym 56982 $abc$63045$new_n5339_
.sym 56983 rvsoc.data_adrs[31]
.sym 56984 $abc$63045$new_ys__n11772_
.sym 56985 rvsoc.data_adrs[30]
.sym 56986 $abc$63045$new_ys__n12665_
.sym 56990 rvsoc.uart0.div[15]
.sym 56991 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 56992 $abc$63045$new_n3120_
.sym 56993 rvsoc.data_adrs[28]
.sym 56994 $abc$63045$new_n4929_
.sym 56995 $abc$63045$new_ys__n9517_
.sym 56996 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 56997 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 56998 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 56999 rvsoc.mem_vdata[5][28]
.sym 57001 rvsoc.mem_vdata[5][2]
.sym 57002 rvsoc.mem_vdata[0][20]
.sym 57003 $PACKER_GND_NET
.sym 57004 rvsoc.mem_vdata[15][19]
.sym 57006 rvsoc.mem_vdata[15][30]
.sym 57007 $abc$63045$new_n3620_
.sym 57008 rvsoc.eram.adrs[1]
.sym 57009 rvsoc.mem_vdata[3][24]
.sym 57010 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[30]
.sym 57011 $abc$63045$new_n3120_
.sym 57012 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[31]
.sym 57013 rvsoc.code_adrs[30]
.sym 57014 $abc$63045$new_ys__n3682_inv_
.sym 57020 rvsoc.code_adrs[30]
.sym 57021 rvsoc.mem_vdata[15][27]
.sym 57022 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 57023 $abc$63045$new_ys__n12674_
.sym 57024 $abc$63045$new_ys__n11298_
.sym 57025 rvsoc.mem_vdata[5][16]
.sym 57026 $abc$63045$new_n3120_
.sym 57027 $abc$63045$new_n3208_
.sym 57028 rvsoc.mem_vdata[4][8]
.sym 57030 $abc$63045$new_ys__n2165_inv_
.sym 57031 $abc$63045$new_n3619_
.sym 57032 $abc$63045$new_n5075_
.sym 57033 rvsoc.uart0.div[14]
.sym 57034 $abc$63045$new_n3355_
.sym 57036 rvsoc.code_adrs[31]
.sym 57038 rvsoc.mem_vdata[1][16]
.sym 57039 $abc$63045$new_ys__n4261_
.sym 57040 rvsoc.mem_vdata[4][27]
.sym 57041 $abc$63045$new_ys__n11772_
.sym 57043 $abc$63045$new_n5076_
.sym 57044 rvsoc.data_adrs[29]
.sym 57045 rvsoc.mem_vdata[3][16]
.sym 57046 rvsoc.mem_vdata[1][16]
.sym 57048 rvsoc.mem_vdata[15][20]
.sym 57049 rvsoc.mem_vdata[15][8]
.sym 57050 rvsoc.data_adrs[28]
.sym 57051 $abc$63045$new_ys__n12665_
.sym 57053 rvsoc.code_adrs[30]
.sym 57054 rvsoc.mem_vdata[1][16]
.sym 57055 $abc$63045$new_ys__n12665_
.sym 57056 rvsoc.mem_vdata[5][16]
.sym 57059 rvsoc.mem_vdata[4][8]
.sym 57060 $abc$63045$new_ys__n11298_
.sym 57061 $abc$63045$new_ys__n11772_
.sym 57062 rvsoc.mem_vdata[15][8]
.sym 57065 $abc$63045$new_ys__n11298_
.sym 57066 rvsoc.mem_vdata[15][27]
.sym 57067 rvsoc.mem_vdata[4][27]
.sym 57068 $abc$63045$new_ys__n11772_
.sym 57071 $abc$63045$new_n3208_
.sym 57073 $abc$63045$new_ys__n2165_inv_
.sym 57074 rvsoc.uart0.div[14]
.sym 57078 $abc$63045$new_n3355_
.sym 57080 $abc$63045$new_ys__n12674_
.sym 57083 $abc$63045$new_ys__n4261_
.sym 57084 $abc$63045$new_n3619_
.sym 57085 rvsoc.mem_vdata[15][20]
.sym 57086 rvsoc.code_adrs[31]
.sym 57090 $abc$63045$new_n5075_
.sym 57091 $abc$63045$new_n3120_
.sym 57092 $abc$63045$new_n5076_
.sym 57095 rvsoc.data_adrs[28]
.sym 57096 rvsoc.mem_vdata[3][16]
.sym 57097 rvsoc.data_adrs[29]
.sym 57098 rvsoc.mem_vdata[1][16]
.sym 57099 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 57100 rvsoc.clkn
.sym 57102 $abc$63045$new_n3620_
.sym 57103 rvsoc.mem_vdata[3][16]
.sym 57104 $abc$63045$new_n3008_
.sym 57105 $abc$63045$new_n3644_
.sym 57106 $abc$63045$new_n5116_
.sym 57107 $abc$63045$new_n5180_
.sym 57108 $abc$63045$new_n5217_
.sym 57109 $abc$63045$new_n5078_
.sym 57110 rvsoc.mem_rcode[2]
.sym 57111 $abc$63045$new_ys__n11772_
.sym 57112 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 57113 rvsoc.code_adrs[13]
.sym 57114 rvsoc.mem_vdata[4][8]
.sym 57115 $abc$63045$new_n4928_
.sym 57116 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 57117 $abc$63045$new_ys__n7766_
.sym 57118 rvsoc.mem_rcode[5]
.sym 57119 $abc$63045$new_n3206_
.sym 57120 rvsoc.mem_vdata[5][28]
.sym 57121 rvsoc.uart0.div[14]
.sym 57122 $abc$63045$new_ys__n12674_
.sym 57123 $abc$63045$new_n5143_
.sym 57124 rvsoc.uart0.rxbfr[7]
.sym 57125 rvsoc.mem_vdata[0][28]
.sym 57126 rvsoc.cpu0.D_insn_typ[1]
.sym 57127 $abc$63045$new_ys__n11818_
.sym 57128 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 57129 rvsoc.mem_vdata[1][19]
.sym 57130 rvsoc.data_adrs[29]
.sym 57131 $abc$63045$new_ys__n11766_
.sym 57132 $abc$63045$new_ys__n11772_
.sym 57133 rvsoc.mem_vdata[1][17]
.sym 57134 rvsoc.data_adrs[30]
.sym 57135 rvsoc.mem_vdata[15][8]
.sym 57136 $abc$63045$new_ys__n3045_inv_
.sym 57137 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 57143 rvsoc.uart0.cfg[30]
.sym 57144 $abc$63045$new_n3240_
.sym 57145 rvsoc.mem_vdata[5][14]
.sym 57146 $abc$63045$new_n5339_
.sym 57147 rvsoc.mem_vdata[15][14]
.sym 57148 $abc$63045$new_ys__n11772_
.sym 57149 rvsoc.mem_vdata[5][19]
.sym 57150 rvsoc.data_adrs[0]
.sym 57152 rvsoc.mem_vdata[4][25]
.sym 57153 rvsoc.mem_vdata[1][19]
.sym 57154 rvsoc.mem_vdata[4][14]
.sym 57155 $abc$63045$new_ys__n11766_
.sym 57156 $abc$63045$new_n5291_
.sym 57157 rvsoc.mem_vdata[1][17]
.sym 57158 $abc$63045$new_ys__n12665_
.sym 57159 rvsoc.mem_vdata[4][30]
.sym 57160 $abc$63045$new_n5290_
.sym 57161 $abc$63045$new_ys__n11298_
.sym 57163 rvsoc.mem_vdata[5][17]
.sym 57166 rvsoc.mem_vdata[15][30]
.sym 57167 $abc$63045$new_ys__n2231_inv_
.sym 57168 rvsoc.mem_vdata[15][25]
.sym 57169 $abc$63045$new_ys__n11298_
.sym 57170 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 57173 rvsoc.code_adrs[30]
.sym 57174 $abc$63045$new_ys__n3682_inv_
.sym 57176 rvsoc.uart0.cfg[30]
.sym 57177 $abc$63045$new_n3240_
.sym 57179 $abc$63045$new_ys__n2231_inv_
.sym 57182 $abc$63045$new_ys__n11298_
.sym 57183 rvsoc.mem_vdata[4][14]
.sym 57184 $abc$63045$new_ys__n11772_
.sym 57185 rvsoc.mem_vdata[15][14]
.sym 57188 rvsoc.mem_vdata[15][25]
.sym 57189 $abc$63045$new_ys__n11772_
.sym 57190 rvsoc.mem_vdata[4][25]
.sym 57191 $abc$63045$new_ys__n11298_
.sym 57194 rvsoc.mem_vdata[15][30]
.sym 57195 rvsoc.mem_vdata[4][30]
.sym 57196 $abc$63045$new_ys__n11772_
.sym 57197 $abc$63045$new_ys__n11298_
.sym 57200 $abc$63045$new_ys__n12665_
.sym 57201 rvsoc.mem_vdata[1][17]
.sym 57202 rvsoc.mem_vdata[5][17]
.sym 57203 rvsoc.code_adrs[30]
.sym 57206 $abc$63045$new_n5290_
.sym 57207 $abc$63045$new_n5291_
.sym 57208 $abc$63045$new_ys__n11766_
.sym 57209 rvsoc.mem_vdata[5][14]
.sym 57213 $abc$63045$new_n5339_
.sym 57214 $abc$63045$new_ys__n3682_inv_
.sym 57215 rvsoc.data_adrs[0]
.sym 57218 rvsoc.code_adrs[30]
.sym 57219 $abc$63045$new_ys__n12665_
.sym 57220 rvsoc.mem_vdata[1][19]
.sym 57221 rvsoc.mem_vdata[5][19]
.sym 57222 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 57223 rvsoc.clkn
.sym 57225 rvsoc.cpu0.D_actv_pc[8]
.sym 57226 rvsoc.cpu0.D_actv_pc[20]
.sym 57227 $abc$63045$new_n3613_
.sym 57228 $abc$63045$new_ys__n3045_inv_
.sym 57229 $abc$63045$new_n3007_
.sym 57230 $abc$63045$new_n3601_
.sym 57231 $abc$63045$new_ys__n12667_
.sym 57232 $abc$63045$new_ys__n3052_inv_
.sym 57234 rvsoc.mem_vdata[15][23]
.sym 57235 rvsoc.mem_vdata[3][2]
.sym 57236 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 57237 rvsoc.code_adrs[29]
.sym 57238 $abc$63045$new_n3240_
.sym 57239 rvsoc.data_adrs[3]
.sym 57240 $abc$63045$new_n3644_
.sym 57241 rvsoc.code_adrs[28]
.sym 57242 rvsoc.mem_vdata[4][17]
.sym 57243 rvsoc.mem_vdata[15][14]
.sym 57244 $abc$63045$new_n3596_
.sym 57245 rvsoc.eram.adrs[4]
.sym 57246 rvsoc.mem_vdata[15][22]
.sym 57248 rvsoc.mem_vdata[4][28]
.sym 57249 rvsoc.mem_vdata[2][30]
.sym 57250 rvsoc.data_wdata[2]
.sym 57252 rvsoc.uart0.div[2]
.sym 57253 $abc$63045$new_ys__n2231_inv_
.sym 57254 rvsoc.mem_vdata[15][25]
.sym 57255 rvsoc.mem_vdata[0][30]
.sym 57256 rvsoc.code_adrs[3]
.sym 57258 rvsoc.cpu0.D_actv_pc[8]
.sym 57259 rvsoc.code_adrs[6]
.sym 57260 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 57266 $abc$63045$new_n6151_
.sym 57267 rvsoc.mem_vdata[15][17]
.sym 57268 $abc$63045$new_ys__n4261_
.sym 57272 rvsoc.data_adrs[28]
.sym 57273 rvsoc.mem_vdata[0][30]
.sym 57274 rvsoc.mem_vdata[4][30]
.sym 57275 rvsoc.mem_vdata[2][30]
.sym 57276 $abc$63045$new_n3603_
.sym 57277 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 57278 $abc$63045$new_n3602_
.sym 57281 rvsoc.code_adrs[31]
.sym 57282 rvsoc.code_adrs[8]
.sym 57283 rvsoc.data_adrs[6]
.sym 57285 rvsoc.code_adrs[6]
.sym 57286 $abc$63045$new_ys__n5954_
.sym 57287 rvsoc.code_adrs[28]
.sym 57288 rvsoc.code_adrs[30]
.sym 57289 $abc$63045$new_n3600_
.sym 57290 rvsoc.data_adrs[29]
.sym 57291 $abc$63045$new_n6152_
.sym 57294 rvsoc.code_adrs[29]
.sym 57295 $abc$63045$new_n3601_
.sym 57296 rvsoc.code_adrs[20]
.sym 57301 rvsoc.code_adrs[8]
.sym 57305 rvsoc.code_adrs[29]
.sym 57306 $abc$63045$new_n6151_
.sym 57307 rvsoc.mem_vdata[0][30]
.sym 57308 rvsoc.mem_vdata[2][30]
.sym 57311 $abc$63045$new_ys__n5954_
.sym 57312 rvsoc.code_adrs[6]
.sym 57314 rvsoc.data_adrs[6]
.sym 57317 rvsoc.code_adrs[28]
.sym 57318 $abc$63045$new_n6151_
.sym 57319 rvsoc.mem_vdata[4][30]
.sym 57320 $abc$63045$new_n6152_
.sym 57326 rvsoc.code_adrs[20]
.sym 57329 rvsoc.mem_vdata[15][17]
.sym 57330 $abc$63045$new_ys__n4261_
.sym 57331 $abc$63045$new_n3600_
.sym 57332 rvsoc.code_adrs[31]
.sym 57335 rvsoc.mem_vdata[2][30]
.sym 57336 rvsoc.mem_vdata[0][30]
.sym 57337 rvsoc.data_adrs[28]
.sym 57338 rvsoc.data_adrs[29]
.sym 57341 $abc$63045$new_n3602_
.sym 57342 rvsoc.code_adrs[30]
.sym 57343 $abc$63045$new_n3603_
.sym 57344 $abc$63045$new_n3601_
.sym 57345 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 57346 rvsoc.clka
.sym 57350 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[2]
.sym 57351 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[3]
.sym 57352 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[4]
.sym 57353 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[5]
.sym 57354 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[6]
.sym 57355 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[7]
.sym 57356 $abc$63045$new_n3607_
.sym 57357 $abc$63045$new_ys__n2256_
.sym 57358 $abc$63045$new_ys__n2256_
.sym 57359 rvsoc.code_adrs[12]
.sym 57360 $abc$63045$new_ys__n7747_
.sym 57361 rvsoc.uart0.cfg[31]
.sym 57362 $abc$63045$new_ys__n4261_
.sym 57363 rvsoc.mem_vdata[4][27]
.sym 57364 rvsoc.mem_vdata[3][2]
.sym 57365 $abc$63045$new_n3018_
.sym 57366 rvsoc.mem_vdata[15][10]
.sym 57368 rvsoc.mem_rcode[4]
.sym 57370 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[1]
.sym 57371 $abc$63045$new_ys__n5971_
.sym 57372 rvsoc.data_adrs[1]
.sym 57373 rvsoc.code_adrs[4]
.sym 57374 rvsoc.data_adrs[8]
.sym 57375 rvsoc.code_adrs[5]
.sym 57376 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 57378 rvsoc.uart0.div[2]
.sym 57379 rvsoc.cpu0.F_next_pc[29]
.sym 57380 rvsoc.data_adrs[5]
.sym 57381 rvsoc.cpu0.F_next_pc[28]
.sym 57382 rvsoc.data_wdata[15]
.sym 57383 $abc$63045$new_n3329_
.sym 57389 rvsoc.data_wdata[15]
.sym 57392 $abc$63045$new_ys__n5936_
.sym 57393 rvsoc.uart0.tx_divcnt[1]
.sym 57394 $abc$63045$new_ys__n5941_
.sym 57396 rvsoc.data_wst[2]
.sym 57397 $abc$63045$new_ys__n11818_
.sym 57400 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 57404 $abc$63045$new_ys__n2874_
.sym 57407 rvsoc.data_adrs[3]
.sym 57409 rvsoc.data_wdata[20]
.sym 57410 rvsoc.data_wdata[2]
.sym 57411 $abc$63045$new_ys__n5971_
.sym 57412 $abc$63045$new_ys__n2404_inv_
.sym 57413 $abc$63045$new_ys__n2881_
.sym 57416 rvsoc.code_adrs[3]
.sym 57418 $abc$63045$new_ys__n2410_inv_
.sym 57424 rvsoc.data_wdata[15]
.sym 57428 rvsoc.data_wst[2]
.sym 57430 $abc$63045$new_ys__n5936_
.sym 57436 rvsoc.data_wdata[20]
.sym 57443 rvsoc.uart0.tx_divcnt[1]
.sym 57446 rvsoc.data_adrs[3]
.sym 57447 $abc$63045$new_ys__n5941_
.sym 57448 rvsoc.code_adrs[3]
.sym 57454 $abc$63045$new_ys__n2881_
.sym 57455 $abc$63045$new_ys__n2874_
.sym 57458 $abc$63045$new_ys__n5971_
.sym 57459 $abc$63045$new_ys__n11818_
.sym 57460 $abc$63045$new_ys__n2410_inv_
.sym 57461 $abc$63045$new_ys__n2404_inv_
.sym 57466 rvsoc.data_wdata[2]
.sym 57468 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 57469 rvsoc.clkn
.sym 57470 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 57471 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[8]
.sym 57472 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[9]
.sym 57473 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[10]
.sym 57474 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[11]
.sym 57475 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[12]
.sym 57476 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[13]
.sym 57477 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[14]
.sym 57478 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[15]
.sym 57479 rvsoc.uart0.tx_divcnt[0]
.sym 57481 rvsoc.cpu0.D_op1[7]
.sym 57482 rvsoc.code_adrs[2]
.sym 57484 rvsoc.cpu0.E_mul_lolo[14]
.sym 57485 $abc$63045$new_ys__n3044_inv_
.sym 57486 $abc$63045$new_ys__n5936_
.sym 57487 rvsoc.eram.adrs[0]
.sym 57488 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 57489 rvsoc.mem_vdata[2][27]
.sym 57490 $abc$63045$new_ys__n3041_inv_
.sym 57493 rvsoc.eram.adrs[1]
.sym 57494 rvsoc.code_adrs[31]
.sym 57495 rvsoc.cpu0.D_insn_typ[5]
.sym 57496 rvsoc.uart0.div[20]
.sym 57498 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[12]
.sym 57499 $abc$63045$new_ys__n2881_
.sym 57500 rvsoc.eram.adrs[1]
.sym 57501 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[5]
.sym 57502 rvsoc.code_adrs[14]
.sym 57503 rvsoc.cpu0.F_next_pc[30]
.sym 57504 $abc$63045$new_ys__n12232_inv_
.sym 57506 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 57514 rvsoc.resetn
.sym 57515 $abc$63045$new_ys__n5941_
.sym 57517 $abc$63045$new_ys__n11809_
.sym 57518 $abc$63045$new_ys__n2337_inv_
.sym 57521 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57527 $abc$63045$new_ys__n2340_inv_
.sym 57530 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[10]
.sym 57532 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[20]
.sym 57533 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[13]
.sym 57534 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[14]
.sym 57536 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[8]
.sym 57540 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[12]
.sym 57541 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[21]
.sym 57545 $abc$63045$new_ys__n2340_inv_
.sym 57546 $abc$63045$new_ys__n5941_
.sym 57547 $abc$63045$new_ys__n2337_inv_
.sym 57548 $abc$63045$new_ys__n11809_
.sym 57552 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57554 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[20]
.sym 57557 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57559 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[14]
.sym 57564 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[10]
.sym 57566 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57570 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[12]
.sym 57571 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57575 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[8]
.sym 57576 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57583 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57584 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[13]
.sym 57588 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57590 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[21]
.sym 57591 rvsoc.resetn
.sym 57592 rvsoc.clkn
.sym 57593 rvsoc.uart0.status[0]_$glb_sr
.sym 57594 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[16]
.sym 57595 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[17]
.sym 57596 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[18]
.sym 57597 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[19]
.sym 57598 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[20]
.sym 57599 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[21]
.sym 57600 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[22]
.sym 57601 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[23]
.sym 57602 rvsoc.eram.adrs[2]
.sym 57604 rvsoc.cpu0.F_next_pc[21]
.sym 57605 rvsoc.cpu0.F_next_pc[14]
.sym 57606 rvsoc.resetn
.sym 57607 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57608 rvsoc.resetn
.sym 57609 rvsoc.mem_vdata[15][24]
.sym 57611 rvsoc.eram.adrs[5]
.sym 57612 rvsoc.cpu0.E_mul_lolo[15]
.sym 57613 $PACKER_VCC_NET
.sym 57614 rvsoc.cpu0.mul_val[23]
.sym 57616 $abc$63045$new_ys__n5941_
.sym 57619 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 57620 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 57621 $abc$63045$new_ys__n3045_inv_
.sym 57622 $abc$63045$new_n3196_
.sym 57623 rvsoc.cpu0.D_insn_typ[7]
.sym 57624 rvsoc.cpu0.D_insn_typ[13]
.sym 57625 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 57626 rvsoc.cpu0.D_insn_typ[10]
.sym 57627 rvsoc.cpu0.E_funct3[1]
.sym 57628 rvsoc.data_adrs[6]
.sym 57629 rvsoc.cpu0.D_insn_typ[1]
.sym 57636 rvsoc.cpu0.D_insn_typ[1]
.sym 57638 rvsoc.uart0.tx_divcnt[10]
.sym 57639 rvsoc.uart0.tx_divcnt[12]
.sym 57642 rvsoc.uart0.tx_divcnt[21]
.sym 57644 rvsoc.uart0.tx_divcnt[20]
.sym 57645 $abc$63045$new_n3279_
.sym 57646 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[6]
.sym 57648 rvsoc.cpu0.D_insn_typ[4]
.sym 57651 $abc$63045$new_n3291_
.sym 57655 rvsoc.cpu0.D_insn_typ[5]
.sym 57656 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[5]
.sym 57658 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[12]
.sym 57659 $abc$63045$new_n3277_
.sym 57660 rvsoc.cpu0.D_insn_typ[0]
.sym 57661 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[5]
.sym 57664 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 57666 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[5]
.sym 57668 rvsoc.cpu0.D_insn_typ[0]
.sym 57669 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[5]
.sym 57670 rvsoc.cpu0.D_insn_typ[4]
.sym 57671 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[5]
.sym 57674 rvsoc.cpu0.D_insn_typ[1]
.sym 57675 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[6]
.sym 57676 $abc$63045$new_n3279_
.sym 57677 rvsoc.cpu0.D_insn_typ[5]
.sym 57680 rvsoc.uart0.tx_divcnt[20]
.sym 57686 rvsoc.cpu0.D_insn_typ[1]
.sym 57687 rvsoc.cpu0.D_insn_typ[5]
.sym 57688 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[12]
.sym 57689 $abc$63045$new_n3291_
.sym 57692 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[5]
.sym 57693 rvsoc.cpu0.D_insn_typ[1]
.sym 57694 rvsoc.cpu0.D_insn_typ[5]
.sym 57695 $abc$63045$new_n3277_
.sym 57701 rvsoc.uart0.tx_divcnt[12]
.sym 57705 rvsoc.uart0.tx_divcnt[21]
.sym 57710 rvsoc.uart0.tx_divcnt[10]
.sym 57714 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 57715 rvsoc.clka
.sym 57716 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 57717 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[24]
.sym 57718 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[25]
.sym 57719 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[26]
.sym 57720 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[27]
.sym 57721 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[28]
.sym 57722 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[29]
.sym 57723 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[30]
.sym 57724 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[31]
.sym 57725 rvsoc.eram.adrs[4]
.sym 57727 rvsoc.cpu0.D_op1[4]
.sym 57728 rvsoc.cpu0.F_actv_pc[21]
.sym 57729 rvsoc.eram.adrs[6]
.sym 57730 rvsoc.cpu0.umul_lhhl[0]
.sym 57731 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 57732 rvsoc.eram.adrs[9]
.sym 57733 rvsoc.data_adrs[2]
.sym 57734 rvsoc.eram.adrs[8]
.sym 57735 rvsoc.cpu0.D_op1[21]
.sym 57736 rvsoc.uart0.div[10]
.sym 57737 rvsoc.data_adrs[3]
.sym 57738 rvsoc.cpu0.umul_lhhl[5]
.sym 57739 rvsoc.data_adrs[5]
.sym 57740 rvsoc.uart0.tx_divcnt[14]
.sym 57742 rvsoc.data_wdata[2]
.sym 57744 rvsoc.cpu0.umul_lolo[16]
.sym 57745 rvsoc.cpu0.umul_lolo[21]
.sym 57747 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[21]
.sym 57748 rvsoc.code_adrs[3]
.sym 57750 rvsoc.cpu0.D_actv_pc[8]
.sym 57751 rvsoc.code_adrs[6]
.sym 57752 rvsoc.uart0.div[2]
.sym 57759 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[17]
.sym 57763 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57767 rvsoc.uart0.tx_divcnt[27]
.sym 57769 rvsoc.resetn
.sym 57770 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[6]
.sym 57771 rvsoc.cpu0.D_insn_typ[0]
.sym 57772 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[6]
.sym 57774 rvsoc.uart0.tx_divcnt[24]
.sym 57777 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[27]
.sym 57780 rvsoc.cpu0.D_insn_typ[4]
.sym 57782 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[24]
.sym 57786 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[28]
.sym 57787 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[29]
.sym 57792 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57794 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[24]
.sym 57797 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57799 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[27]
.sym 57803 rvsoc.cpu0.D_insn_typ[0]
.sym 57804 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[6]
.sym 57805 rvsoc.cpu0.D_insn_typ[4]
.sym 57806 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[6]
.sym 57810 rvsoc.uart0.tx_divcnt[24]
.sym 57816 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[17]
.sym 57818 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57822 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[29]
.sym 57823 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57827 rvsoc.uart0.tx_divcnt[27]
.sym 57833 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[28]
.sym 57835 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 57837 rvsoc.resetn
.sym 57838 rvsoc.clkn
.sym 57839 rvsoc.uart0.status[0]_$glb_sr
.sym 57848 rvsoc.uart0.tx_divcnt[17]
.sym 57850 rvsoc.cpu0.D_op1[21]
.sym 57851 rvsoc.cpu0.F_next_pc[16]
.sym 57852 rvsoc.cpu0.D_op1[7]
.sym 57853 rvsoc.uart0.div[12]
.sym 57854 rvsoc.cpu0.D_op1[12]
.sym 57855 rvsoc.resetn
.sym 57856 rvsoc.cpu0.D_insn_typ[8]
.sym 57857 rvsoc.uart0.div[17]
.sym 57858 rvsoc.uart0.div[22]
.sym 57859 rvsoc.eram.adrs[4]
.sym 57860 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 57861 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 57862 rvsoc.cpu0.umul_lhhl[2]
.sym 57863 rvsoc.cpu0.mul_val[26]
.sym 57864 rvsoc.data_wdata[19]
.sym 57865 rvsoc.data_adrs[3]
.sym 57866 $auto$alumacc.cc:474:replace_alu$3191.AA[14]
.sym 57867 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[15]
.sym 57868 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 57869 $abc$63045$new_n3329_
.sym 57870 rvsoc.data_adrs[9]
.sym 57871 rvsoc.code_adrs[5]
.sym 57872 rvsoc.code_adrs[4]
.sym 57873 rvsoc.cpu0.F_next_pc[28]
.sym 57874 $auto$alumacc.cc:474:replace_alu$3191.AA[12]
.sym 57875 rvsoc.cpu0.F_next_pc[29]
.sym 57881 rvsoc.cpu0.D_insn_typ[0]
.sym 57882 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[13]
.sym 57883 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[9]
.sym 57884 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[11]
.sym 57885 $abc$63045$new_n3301_
.sym 57886 $abc$63045$new_n3289_
.sym 57887 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[11]
.sym 57888 rvsoc.cpu0.D_insn_typ[1]
.sym 57889 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[12]
.sym 57890 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[9]
.sym 57891 rvsoc.cpu0.D_insn_typ[0]
.sym 57892 rvsoc.cpu0.D_insn[7]
.sym 57894 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[13]
.sym 57895 rvsoc.cpu0.D_insn_typ[0]
.sym 57897 rvsoc.cpu0.D_insn_typ[5]
.sym 57900 rvsoc.cpu0.D_insn_typ[4]
.sym 57901 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 57902 rvsoc.cpu0.D_op1[0]
.sym 57903 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[11]
.sym 57904 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[17]
.sym 57906 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[12]
.sym 57907 $abc$63045$new_n3285_
.sym 57908 rvsoc.cpu0.D_insn_typ[4]
.sym 57910 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[9]
.sym 57914 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[11]
.sym 57915 $abc$63045$new_n3289_
.sym 57916 rvsoc.cpu0.D_insn_typ[5]
.sym 57917 rvsoc.cpu0.D_insn_typ[1]
.sym 57920 rvsoc.cpu0.D_insn_typ[1]
.sym 57921 $abc$63045$new_n3301_
.sym 57922 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[17]
.sym 57923 rvsoc.cpu0.D_insn_typ[5]
.sym 57926 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[9]
.sym 57927 rvsoc.cpu0.D_insn_typ[4]
.sym 57928 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[9]
.sym 57929 rvsoc.cpu0.D_insn_typ[0]
.sym 57933 rvsoc.cpu0.D_insn[7]
.sym 57934 rvsoc.cpu0.D_op1[0]
.sym 57938 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[12]
.sym 57939 rvsoc.cpu0.D_insn_typ[0]
.sym 57940 rvsoc.cpu0.D_insn_typ[4]
.sym 57941 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[12]
.sym 57944 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[11]
.sym 57945 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[11]
.sym 57946 rvsoc.cpu0.D_insn_typ[0]
.sym 57947 rvsoc.cpu0.D_insn_typ[4]
.sym 57950 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[13]
.sym 57951 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[13]
.sym 57952 rvsoc.cpu0.D_insn_typ[0]
.sym 57953 rvsoc.cpu0.D_insn_typ[4]
.sym 57956 $abc$63045$new_n3285_
.sym 57957 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[9]
.sym 57958 rvsoc.cpu0.D_insn_typ[1]
.sym 57959 rvsoc.cpu0.D_insn_typ[5]
.sym 57960 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 57961 rvsoc.clka
.sym 57962 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 57973 rvsoc.cpu0.F_next_pc[17]
.sym 57974 rvsoc.eram.adrs[1]
.sym 57975 rvsoc.data_adrs[11]
.sym 57976 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[13]
.sym 57977 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[9]
.sym 57978 $abc$63045$new_ys__n2410_inv_
.sym 57979 rvsoc.cpu0.D_insn[8]
.sym 57980 rvsoc.cpu0.D_insn[7]
.sym 57981 rvsoc.cpu0.D_actv_pc[26]
.sym 57982 rvsoc.cpu0.D_insn_typ[12]
.sym 57983 rvsoc.cpu0.D_insn_typ[0]
.sym 57984 rvsoc.data_wdata[22]
.sym 57985 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[12]
.sym 57986 rvsoc.data_wdata[8]
.sym 57987 rvsoc.cpu0.E_lllhhl[22]
.sym 57988 rvsoc.code_adrs[26]
.sym 57989 rvsoc.cpu0.E_lllhhl[23]
.sym 57990 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[3]
.sym 57991 rvsoc.cpu0.D_insn_typ[5]
.sym 57992 $abc$63045$new_ys__n12232_inv_
.sym 57993 rvsoc.data_wdata[17]
.sym 57994 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 57995 rvsoc.cpu0.F_next_pc[30]
.sym 57996 rvsoc.cpu0.umul_lhhl[0]
.sym 57997 rvsoc.cpu0.E_lllhhl[19]
.sym 58004 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[16]
.sym 58007 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[31]
.sym 58009 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[21]
.sym 58010 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[23]
.sym 58011 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[23]
.sym 58012 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[16]
.sym 58013 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[17]
.sym 58014 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[17]
.sym 58015 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[19]
.sym 58018 rvsoc.cpu0.D_insn_typ[4]
.sym 58019 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[21]
.sym 58022 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 58027 rvsoc.uart0.div[15]
.sym 58028 rvsoc.code_adrs[13]
.sym 58031 rvsoc.cpu0.D_insn_typ[0]
.sym 58034 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[19]
.sym 58035 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[31]
.sym 58037 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[31]
.sym 58038 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[31]
.sym 58039 rvsoc.cpu0.D_insn_typ[0]
.sym 58040 rvsoc.cpu0.D_insn_typ[4]
.sym 58043 rvsoc.cpu0.D_insn_typ[4]
.sym 58044 rvsoc.cpu0.D_insn_typ[0]
.sym 58045 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[23]
.sym 58046 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[23]
.sym 58049 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[21]
.sym 58050 rvsoc.cpu0.D_insn_typ[4]
.sym 58051 rvsoc.cpu0.D_insn_typ[0]
.sym 58052 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[21]
.sym 58055 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[16]
.sym 58056 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[16]
.sym 58057 rvsoc.cpu0.D_insn_typ[4]
.sym 58058 rvsoc.cpu0.D_insn_typ[0]
.sym 58061 rvsoc.cpu0.D_insn_typ[0]
.sym 58062 rvsoc.cpu0.D_insn_typ[4]
.sym 58063 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[17]
.sym 58064 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[17]
.sym 58067 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[19]
.sym 58068 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[19]
.sym 58069 rvsoc.cpu0.D_insn_typ[4]
.sym 58070 rvsoc.cpu0.D_insn_typ[0]
.sym 58074 rvsoc.code_adrs[13]
.sym 58079 rvsoc.uart0.div[15]
.sym 58083 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 58084 rvsoc.clka
.sym 58086 rvsoc.cpu0.E_lllhhl[16]
.sym 58087 rvsoc.cpu0.E_lllhhl[17]
.sym 58088 rvsoc.cpu0.E_lllhhl[18]
.sym 58089 rvsoc.cpu0.E_lllhhl[19]
.sym 58090 rvsoc.cpu0.E_lllhhl[20]
.sym 58091 rvsoc.cpu0.E_lllhhl[21]
.sym 58092 rvsoc.cpu0.E_lllhhl[22]
.sym 58093 rvsoc.cpu0.E_lllhhl[23]
.sym 58094 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[16]
.sym 58096 rvsoc.code_adrs[21]
.sym 58097 rvsoc.cpu0.F_next_pc[1]
.sym 58098 rvsoc.uart0.rx_divcnt[1]
.sym 58099 rvsoc.cpu0.D_actv_pc[7]
.sym 58100 rvsoc.uart0.rx_divcnt[15]
.sym 58101 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[31]
.sym 58102 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[6]
.sym 58103 rvsoc.cpu0.D_insn[30]
.sym 58104 rvsoc.uart0.rx_divcnt[9]
.sym 58105 rvsoc.cpu0.E_mul_hihi[20]
.sym 58106 rvsoc.cpu0.D_op1[5]
.sym 58107 rvsoc.uart0.rx_divcnt[2]
.sym 58108 rvsoc.uart0.rx_divcnt[7]
.sym 58109 rvsoc.cpu0.D_insn[25]
.sym 58110 rvsoc.cpu0.umul_hihi[1]
.sym 58111 rvsoc.cpu0.umul_hihi[6]
.sym 58112 rvsoc.cpu0.F_insn[11]
.sym 58113 rvsoc.cpu0.D_insn_typ[1]
.sym 58114 $abc$63045$new_ys__n3045_inv_
.sym 58115 rvsoc.cpu0.D_insn_typ[7]
.sym 58116 rvsoc.cpu0.umul_lhhl[32]
.sym 58117 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 58118 rvsoc.cpu0.D_insn_typ[10]
.sym 58119 rvsoc.cpu0.umul_hihi[0]
.sym 58120 rvsoc.cpu0.umul_hihi[4]
.sym 58121 rvsoc.cpu0.D_insn_typ[13]
.sym 58129 rvsoc.cpu0.E_mul_hihi[0]
.sym 58130 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[27]
.sym 58133 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[27]
.sym 58134 rvsoc.cpu0.D_insn_typ[4]
.sym 58136 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[25]
.sym 58137 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[25]
.sym 58138 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 58139 rvsoc.uart0.div[12]
.sym 58141 rvsoc.cpu0.E_op2[3]
.sym 58146 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 58149 rvsoc.code_adrs[2]
.sym 58151 rvsoc.cpu0.E_lllhhl[16]
.sym 58156 rvsoc.cpu0.D_insn_typ[0]
.sym 58157 rvsoc.code_adrs[21]
.sym 58161 rvsoc.code_adrs[21]
.sym 58166 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[27]
.sym 58167 rvsoc.cpu0.D_insn_typ[0]
.sym 58168 rvsoc.cpu0.D_insn_typ[4]
.sym 58169 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[27]
.sym 58172 rvsoc.code_adrs[2]
.sym 58178 rvsoc.cpu0.E_lllhhl[16]
.sym 58181 rvsoc.cpu0.E_mul_hihi[0]
.sym 58184 rvsoc.cpu0.D_insn_typ[0]
.sym 58185 rvsoc.cpu0.D_insn_typ[4]
.sym 58186 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[25]
.sym 58187 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[25]
.sym 58192 rvsoc.uart0.div[12]
.sym 58199 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 58202 rvsoc.cpu0.E_op2[3]
.sym 58206 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 58207 rvsoc.clka
.sym 58209 rvsoc.cpu0.E_lllhhl[24]
.sym 58210 rvsoc.cpu0.E_lllhhl[25]
.sym 58211 rvsoc.cpu0.E_lllhhl[26]
.sym 58212 rvsoc.cpu0.E_lllhhl[27]
.sym 58213 rvsoc.cpu0.E_lllhhl[28]
.sym 58214 rvsoc.cpu0.E_lllhhl[29]
.sym 58215 rvsoc.cpu0.E_lllhhl[30]
.sym 58216 rvsoc.cpu0.E_lllhhl[31]
.sym 58219 $abc$63045$new_ys__n2410_inv_
.sym 58220 rvsoc.cpu0.F_next_pc[18]
.sym 58221 rvsoc.cpu0.D_insn_typ[14]
.sym 58222 rvsoc.cpu0.E_mul_hihi[30]
.sym 58223 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[12]
.sym 58224 rvsoc.uart0.rx_divcnt[10]
.sym 58225 rvsoc.cpu0.D_insn[20]
.sym 58226 rvsoc.cpu0.E_mul_hihi[31]
.sym 58227 rvsoc.uart0.rx_divcnt[12]
.sym 58228 rvsoc.code_adrs[8]
.sym 58229 rvsoc.cpu0.E_mul_hihi[28]
.sym 58231 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 58232 rvsoc.uart0.status[0]
.sym 58234 rvsoc.code_adrs[7]
.sym 58235 rvsoc.cpu0.umul_hihi[12]
.sym 58236 rvsoc.cpu0.F_next_pc[9]
.sym 58237 rvsoc.cpu0.E_lllhhl[32]
.sym 58238 rvsoc.cpu0.D_actv_pc[8]
.sym 58239 rvsoc.cpu0.E_lllhhl[33]
.sym 58240 rvsoc.cpu0.umul_hihi[9]
.sym 58241 rvsoc.data_wdata[5]
.sym 58242 rvsoc.code_adrs[6]
.sym 58243 rvsoc.data_wdata[15]
.sym 58244 rvsoc.code_adrs[3]
.sym 58253 rvsoc.cpu0.umul_hihi[2]
.sym 58259 rvsoc.cpu0.D_op2[3]
.sym 58261 rvsoc.cpu0.umul_hihi[12]
.sym 58270 rvsoc.cpu0.umul_hihi[1]
.sym 58271 rvsoc.cpu0.umul_hihi[6]
.sym 58276 rvsoc.cpu0.umul_hihi[11]
.sym 58279 rvsoc.cpu0.umul_hihi[0]
.sym 58280 rvsoc.cpu0.umul_hihi[4]
.sym 58284 rvsoc.cpu0.umul_hihi[2]
.sym 58290 rvsoc.cpu0.umul_hihi[12]
.sym 58295 rvsoc.cpu0.umul_hihi[0]
.sym 58303 rvsoc.cpu0.umul_hihi[4]
.sym 58310 rvsoc.cpu0.umul_hihi[11]
.sym 58315 rvsoc.cpu0.umul_hihi[6]
.sym 58321 rvsoc.cpu0.D_op2[3]
.sym 58326 rvsoc.cpu0.umul_hihi[1]
.sym 58329 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 58330 rvsoc.clka
.sym 58332 rvsoc.cpu0.E_lllhhl[32]
.sym 58333 rvsoc.cpu0.E_lllhhl[33]
.sym 58334 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[22]
.sym 58335 rvsoc.cpu0.E_mul_hihi[9]
.sym 58336 rvsoc.cpu0.E_op2[11]
.sym 58337 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[11]
.sym 58338 rvsoc.cpu0.E_mul_hihi[14]
.sym 58339 rvsoc.cpu0.E_mul_hihi[13]
.sym 58342 rvsoc.cpu0.F_next_pc[5]
.sym 58343 rvsoc.data_wdata[23]
.sym 58344 rvsoc.code_adrs[31]
.sym 58345 rvsoc.cpu0.E_lllhhl[30]
.sym 58346 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 58347 rvsoc.cpu0.E_actv_pc[26]
.sym 58348 rvsoc.uart0.rx_divcnt[18]
.sym 58349 rvsoc.cpu0.E_lllhhl[31]
.sym 58350 rvsoc.uart0.rx_divcnt[23]
.sym 58351 rvsoc.cpu0.E_lllhhl[24]
.sym 58352 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 58353 rvsoc.cpu0.D_actv_pc[29]
.sym 58354 rvsoc.uart0.rx_divcnt[17]
.sym 58355 rvsoc.cpu0.D_op1[8]
.sym 58356 rvsoc.data_wdata[19]
.sym 58357 rvsoc.data_adrs[3]
.sym 58358 rvsoc.code_adrs[5]
.sym 58359 rvsoc.cpu0.F_next_pc[29]
.sym 58360 rvsoc.cpu0.D_op1[30]
.sym 58361 rvsoc.cpu0.F_next_pc[10]
.sym 58362 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[30]
.sym 58363 rvsoc.cpu0.F_next_pc[11]
.sym 58364 rvsoc.code_adrs[4]
.sym 58365 rvsoc.cpu0.F_next_pc[28]
.sym 58366 rvsoc.code_adrs[11]
.sym 58367 rvsoc.code_adrs[16]
.sym 58375 rvsoc.code_adrs[4]
.sym 58382 rvsoc.code_adrs[8]
.sym 58389 rvsoc.code_adrs[2]
.sym 58392 rvsoc.code_adrs[9]
.sym 58394 rvsoc.code_adrs[7]
.sym 58396 rvsoc.code_adrs[5]
.sym 58400 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 58401 rvsoc.code_adrs[6]
.sym 58404 rvsoc.code_adrs[3]
.sym 58405 $nextpnr_ICESTORM_LC_1$O
.sym 58408 rvsoc.code_adrs[2]
.sym 58411 $auto$alumacc.cc:474:replace_alu$3179.C[4]
.sym 58413 rvsoc.code_adrs[3]
.sym 58417 $auto$alumacc.cc:474:replace_alu$3179.C[5]
.sym 58420 rvsoc.code_adrs[4]
.sym 58421 $auto$alumacc.cc:474:replace_alu$3179.C[4]
.sym 58423 $auto$alumacc.cc:474:replace_alu$3179.C[6]
.sym 58426 rvsoc.code_adrs[5]
.sym 58427 $auto$alumacc.cc:474:replace_alu$3179.C[5]
.sym 58429 $auto$alumacc.cc:474:replace_alu$3179.C[7]
.sym 58431 rvsoc.code_adrs[6]
.sym 58433 $auto$alumacc.cc:474:replace_alu$3179.C[6]
.sym 58435 $auto$alumacc.cc:474:replace_alu$3179.C[8]
.sym 58438 rvsoc.code_adrs[7]
.sym 58439 $auto$alumacc.cc:474:replace_alu$3179.C[7]
.sym 58441 $auto$alumacc.cc:474:replace_alu$3179.C[9]
.sym 58444 rvsoc.code_adrs[8]
.sym 58445 $auto$alumacc.cc:474:replace_alu$3179.C[8]
.sym 58447 $auto$alumacc.cc:474:replace_alu$3179.C[10]
.sym 58450 rvsoc.code_adrs[9]
.sym 58451 $auto$alumacc.cc:474:replace_alu$3179.C[9]
.sym 58452 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 58453 rvsoc.clka
.sym 58454 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 58455 rvsoc.code_adrs[14]
.sym 58456 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[30]
.sym 58457 rvsoc.cpu0.E_mul_hihi[16]
.sym 58458 rvsoc.cpu0.E_mul_hihi[27]
.sym 58459 rvsoc.code_adrs[6]
.sym 58460 rvsoc.cpu0.E_op2[30]
.sym 58461 rvsoc.cpu0.E_mul_hihi[21]
.sym 58462 rvsoc.code_adrs[5]
.sym 58465 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 58466 rvsoc.cpu0.E_op1[10]
.sym 58467 rvsoc.uart0.rx_divcnt[26]
.sym 58468 rvsoc.cpu0.umul_hihi[2]
.sym 58469 rvsoc.uart0.rx_divcnt[21]
.sym 58470 rvsoc.cpu0.D_actv_pc[13]
.sym 58471 rvsoc.cpu0.D_insn[11]
.sym 58472 rvsoc.cpu0.D_actv_pc[31]
.sym 58473 rvsoc.uart0.rx_divcnt[28]
.sym 58474 rvsoc.uart0.rx_divcnt[29]
.sym 58475 rvsoc.cpu0.D_op1[6]
.sym 58476 rvsoc.uart0.rx_divcnt[19]
.sym 58477 $abc$63045$new_ys__n541_inv_
.sym 58478 rvsoc.code_adrs[8]
.sym 58479 rvsoc.code_adrs[28]
.sym 58480 rvsoc.code_adrs[26]
.sym 58482 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 58483 rvsoc.code_adrs[25]
.sym 58484 $abc$63045$new_ys__n12232_inv_
.sym 58485 rvsoc.cpu0.D_op1[16]
.sym 58486 rvsoc.cpu0.D_op2[12]
.sym 58487 rvsoc.cpu0.F_next_pc[30]
.sym 58488 rvsoc.cpu0.F_next_pc[8]
.sym 58489 rvsoc.data_wdata[17]
.sym 58490 rvsoc.cpu0.F_next_pc[9]
.sym 58491 $auto$alumacc.cc:474:replace_alu$3179.C[10]
.sym 58496 rvsoc.code_adrs[13]
.sym 58501 rvsoc.code_adrs[17]
.sym 58502 rvsoc.code_adrs[15]
.sym 58504 rvsoc.code_adrs[10]
.sym 58512 rvsoc.code_adrs[14]
.sym 58514 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 58524 rvsoc.code_adrs[12]
.sym 58526 rvsoc.code_adrs[11]
.sym 58527 rvsoc.code_adrs[16]
.sym 58528 $auto$alumacc.cc:474:replace_alu$3179.C[11]
.sym 58530 rvsoc.code_adrs[10]
.sym 58532 $auto$alumacc.cc:474:replace_alu$3179.C[10]
.sym 58534 $auto$alumacc.cc:474:replace_alu$3179.C[12]
.sym 58537 rvsoc.code_adrs[11]
.sym 58538 $auto$alumacc.cc:474:replace_alu$3179.C[11]
.sym 58540 $auto$alumacc.cc:474:replace_alu$3179.C[13]
.sym 58542 rvsoc.code_adrs[12]
.sym 58544 $auto$alumacc.cc:474:replace_alu$3179.C[12]
.sym 58546 $auto$alumacc.cc:474:replace_alu$3179.C[14]
.sym 58548 rvsoc.code_adrs[13]
.sym 58550 $auto$alumacc.cc:474:replace_alu$3179.C[13]
.sym 58552 $auto$alumacc.cc:474:replace_alu$3179.C[15]
.sym 58555 rvsoc.code_adrs[14]
.sym 58556 $auto$alumacc.cc:474:replace_alu$3179.C[14]
.sym 58558 $auto$alumacc.cc:474:replace_alu$3179.C[16]
.sym 58560 rvsoc.code_adrs[15]
.sym 58562 $auto$alumacc.cc:474:replace_alu$3179.C[15]
.sym 58564 $auto$alumacc.cc:474:replace_alu$3179.C[17]
.sym 58567 rvsoc.code_adrs[16]
.sym 58568 $auto$alumacc.cc:474:replace_alu$3179.C[16]
.sym 58570 $auto$alumacc.cc:474:replace_alu$3179.C[18]
.sym 58573 rvsoc.code_adrs[17]
.sym 58574 $auto$alumacc.cc:474:replace_alu$3179.C[17]
.sym 58575 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 58576 rvsoc.clka
.sym 58577 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 58578 rvsoc.code_adrs[25]
.sym 58579 rvsoc.cpu0.E_op2[28]
.sym 58580 rvsoc.cpu0.E_funct3[1]
.sym 58581 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[28]
.sym 58582 rvsoc.code_adrs[23]
.sym 58583 rvsoc.cpu0.E_op2[26]
.sym 58584 rvsoc.code_adrs[19]
.sym 58585 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[26]
.sym 58586 rvsoc.code_adrs[13]
.sym 58587 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 58588 rvsoc.cpu0.F_next_pc[21]
.sym 58590 rvsoc.cpu0.D_insn[25]
.sym 58591 $abc$63045$new_n5959_
.sym 58592 $abc$63045$new_n3709_
.sym 58593 rvsoc.cpu0.E_mul_hihi[27]
.sym 58594 rvsoc.cpu0.umul_hihi[11]
.sym 58595 rvsoc.cpu0.D_insn[24]
.sym 58596 rvsoc.cpu0.F_next_pc[12]
.sym 58597 rvsoc.cpu0.D_insn[16]
.sym 58598 rvsoc.cpu0.F_next_pc[13]
.sym 58599 $abc$63045$new_n3362_
.sym 58600 rvsoc.cpu0.D_op1[9]
.sym 58601 rvsoc.cpu0.E_mul_hihi[17]
.sym 58602 rvsoc.cpu0.D_insn_typ[13]
.sym 58603 rvsoc.code_adrs[23]
.sym 58604 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 58605 rvsoc.cpu0.E_Br_adrs[5]
.sym 58606 rvsoc.cpu0.D_insn_typ[10]
.sym 58607 rvsoc.code_adrs[19]
.sym 58608 rvsoc.cpu0.D_insn_typ[7]
.sym 58609 rvsoc.cpu0.D_insn_typ[14]
.sym 58610 rvsoc.cpu0.D_insn_typ[10]
.sym 58611 rvsoc.cpu0.D_op2[26]
.sym 58612 rvsoc.cpu0.F_insn[11]
.sym 58614 $auto$alumacc.cc:474:replace_alu$3179.C[18]
.sym 58622 rvsoc.code_adrs[20]
.sym 58630 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 58635 rvsoc.code_adrs[25]
.sym 58641 rvsoc.code_adrs[19]
.sym 58642 rvsoc.code_adrs[24]
.sym 58644 rvsoc.code_adrs[22]
.sym 58647 rvsoc.code_adrs[23]
.sym 58648 rvsoc.code_adrs[18]
.sym 58649 rvsoc.code_adrs[21]
.sym 58651 $auto$alumacc.cc:474:replace_alu$3179.C[19]
.sym 58654 rvsoc.code_adrs[18]
.sym 58655 $auto$alumacc.cc:474:replace_alu$3179.C[18]
.sym 58657 $auto$alumacc.cc:474:replace_alu$3179.C[20]
.sym 58659 rvsoc.code_adrs[19]
.sym 58661 $auto$alumacc.cc:474:replace_alu$3179.C[19]
.sym 58663 $auto$alumacc.cc:474:replace_alu$3179.C[21]
.sym 58665 rvsoc.code_adrs[20]
.sym 58667 $auto$alumacc.cc:474:replace_alu$3179.C[20]
.sym 58669 $auto$alumacc.cc:474:replace_alu$3179.C[22]
.sym 58672 rvsoc.code_adrs[21]
.sym 58673 $auto$alumacc.cc:474:replace_alu$3179.C[21]
.sym 58675 $auto$alumacc.cc:474:replace_alu$3179.C[23]
.sym 58678 rvsoc.code_adrs[22]
.sym 58679 $auto$alumacc.cc:474:replace_alu$3179.C[22]
.sym 58681 $auto$alumacc.cc:474:replace_alu$3179.C[24]
.sym 58684 rvsoc.code_adrs[23]
.sym 58685 $auto$alumacc.cc:474:replace_alu$3179.C[23]
.sym 58687 $auto$alumacc.cc:474:replace_alu$3179.C[25]
.sym 58689 rvsoc.code_adrs[24]
.sym 58691 $auto$alumacc.cc:474:replace_alu$3179.C[24]
.sym 58693 $auto$alumacc.cc:474:replace_alu$3179.C[26]
.sym 58695 rvsoc.code_adrs[25]
.sym 58697 $auto$alumacc.cc:474:replace_alu$3179.C[25]
.sym 58698 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 58699 rvsoc.clka
.sym 58700 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 58701 rvsoc.code_adrs[26]
.sym 58702 rvsoc.code_adrs[22]
.sym 58703 rvsoc.uart0.div[23]
.sym 58704 $abc$63045$new_ys__n349_inv_
.sym 58705 $abc$63045$new_n3863_
.sym 58706 rvsoc.code_adrs[18]
.sym 58707 rvsoc.uart0.div[30]
.sym 58708 $abc$63045$new_ys__n1922_inv_
.sym 58711 rvsoc.mem_vdata[3][2]
.sym 58712 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 58713 rvsoc.code_adrs[10]
.sym 58715 rvsoc.cpu0.E_insn[28]
.sym 58716 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 58717 rvsoc.cpu0.F_next_pc[19]
.sym 58718 rvsoc.cpu0.D_insn[29]
.sym 58719 $abc$63045$new_ys__n1872_inv_
.sym 58721 rvsoc.cpu0.D_op2[20]
.sym 58722 rvsoc.cpu0.D_insn_typ[4]
.sym 58723 rvsoc.uart0.status[22]
.sym 58724 rvsoc.cpu0.D_op2[12]
.sym 58725 rvsoc.cpu0.D_insn_typ[3]
.sym 58726 rvsoc.cpu0.D_insn[18]
.sym 58727 rvsoc.data_wdata[15]
.sym 58728 rvsoc.code_adrs[24]
.sym 58729 rvsoc.data_wdata[23]
.sym 58730 rvsoc.cpu0.D_actv_pc[8]
.sym 58731 rvsoc.code_adrs[3]
.sym 58732 rvsoc.cpu0.F_insn[14]
.sym 58733 rvsoc.cpu0.sysregs[1][5]
.sym 58734 rvsoc.cpu0.F_next_pc[24]
.sym 58735 rvsoc.code_adrs[17]
.sym 58736 rvsoc.cpu0.F_next_pc[9]
.sym 58737 $auto$alumacc.cc:474:replace_alu$3179.C[26]
.sym 58743 rvsoc.code_adrs[27]
.sym 58744 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 58745 rvsoc.code_adrs[31]
.sym 58751 rvsoc.code_adrs[28]
.sym 58752 $abc$63045$new_n3418_
.sym 58763 rvsoc.code_adrs[29]
.sym 58766 rvsoc.code_adrs[26]
.sym 58769 $abc$63045$new_ys__n349_inv_
.sym 58771 rvsoc.code_adrs[30]
.sym 58772 rvsoc.code_adrs[1]
.sym 58774 $auto$alumacc.cc:474:replace_alu$3179.C[27]
.sym 58776 rvsoc.code_adrs[26]
.sym 58778 $auto$alumacc.cc:474:replace_alu$3179.C[26]
.sym 58780 $auto$alumacc.cc:474:replace_alu$3179.C[28]
.sym 58783 rvsoc.code_adrs[27]
.sym 58784 $auto$alumacc.cc:474:replace_alu$3179.C[27]
.sym 58786 $auto$alumacc.cc:474:replace_alu$3179.C[29]
.sym 58789 rvsoc.code_adrs[28]
.sym 58790 $auto$alumacc.cc:474:replace_alu$3179.C[28]
.sym 58792 $auto$alumacc.cc:474:replace_alu$3179.C[30]
.sym 58795 rvsoc.code_adrs[29]
.sym 58796 $auto$alumacc.cc:474:replace_alu$3179.C[29]
.sym 58798 $auto$alumacc.cc:474:replace_alu$3179.C[31]
.sym 58801 rvsoc.code_adrs[30]
.sym 58802 $auto$alumacc.cc:474:replace_alu$3179.C[30]
.sym 58805 rvsoc.code_adrs[31]
.sym 58808 $auto$alumacc.cc:474:replace_alu$3179.C[31]
.sym 58812 rvsoc.code_adrs[1]
.sym 58819 $abc$63045$new_n3418_
.sym 58820 $abc$63045$new_ys__n349_inv_
.sym 58821 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 58822 rvsoc.clka
.sym 58823 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 58824 rvsoc.cpu0.E_Br_adrs[22]
.sym 58825 rvsoc.cpu0.E_Br_adrs[5]
.sym 58826 rvsoc.code_adrs[9]
.sym 58827 rvsoc.cpu0.E_Br_adrs[9]
.sym 58828 rvsoc.cpu0.E_Br_adrs[18]
.sym 58829 rvsoc.cpu0.E_Br_adrs[16]
.sym 58830 rvsoc.cpu0.E_Br_adrs[6]
.sym 58831 $abc$63045$new_n6145_
.sym 58832 rvsoc.code_adrs[12]
.sym 58834 $abc$63045$new_ys__n2256_
.sym 58835 rvsoc.cpu0.sysregs[0][3]
.sym 58836 rvsoc.cpu0.D_insn[15]
.sym 58837 rvsoc.code_adrs[27]
.sym 58838 $abc$63045$new_ys__n11122_inv_
.sym 58839 rvsoc.cpu0.D_op1[28]
.sym 58840 rvsoc.cpu0.E_take_Br
.sym 58841 rvsoc.cpu0.D_actv_pc[1]
.sym 58842 rvsoc.cpu0.D_insn[27]
.sym 58843 rvsoc.cpu0.D_actv_pc[14]
.sym 58844 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 58845 $abc$63045$new_n3745_
.sym 58846 rvsoc.cpu0.D_funct3[1]
.sym 58847 rvsoc.cpu0.D_actv_pc[16]
.sym 58848 $PACKER_VCC_NET
.sym 58849 rvsoc.cpu0.F_next_pc[28]
.sym 58850 rvsoc.data_adrs[3]
.sym 58851 rvsoc.cpu0.F_next_pc[29]
.sym 58852 rvsoc.cpu0.F_next_pc[22]
.sym 58853 rvsoc.cpu0.D_insn[31]
.sym 58854 rvsoc.code_adrs[16]
.sym 58856 rvsoc.cpu0.D_op1[30]
.sym 58857 rvsoc.cpu0.D_next_pc[23]
.sym 58858 rvsoc.code_adrs[1]
.sym 58859 rvsoc.data_wdata[19]
.sym 58865 $abc$63045$new_ys__n350_inv_
.sym 58866 rvsoc.code_adrs[22]
.sym 58867 rvsoc.cpu0.E_Br_adrs[21]
.sym 58868 rvsoc.cpu0.F_insn[18]
.sym 58870 rvsoc.code_adrs[18]
.sym 58872 rvsoc.code_adrs[16]
.sym 58873 rvsoc.code_adrs[23]
.sym 58876 $abc$63045$new_n3419_
.sym 58877 rvsoc.code_adrs[19]
.sym 58878 rvsoc.code_adrs[21]
.sym 58880 rvsoc.code_adrs[20]
.sym 58883 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 58884 rvsoc.cpu0.F_insn[11]
.sym 58886 rvsoc.cpu0.E_Br_adrs[16]
.sym 58888 rvsoc.cpu0.E_take_Br
.sym 58891 rvsoc.cpu0.F_next_pc[21]
.sym 58892 rvsoc.cpu0.F_insn[14]
.sym 58895 rvsoc.code_adrs[17]
.sym 58896 rvsoc.cpu0.F_next_pc[16]
.sym 58898 rvsoc.code_adrs[21]
.sym 58899 rvsoc.code_adrs[22]
.sym 58900 rvsoc.code_adrs[20]
.sym 58901 rvsoc.code_adrs[23]
.sym 58904 rvsoc.cpu0.F_insn[11]
.sym 58910 $abc$63045$new_ys__n350_inv_
.sym 58911 rvsoc.code_adrs[19]
.sym 58912 $abc$63045$new_n3419_
.sym 58913 rvsoc.code_adrs[16]
.sym 58916 rvsoc.code_adrs[18]
.sym 58918 rvsoc.code_adrs[17]
.sym 58924 rvsoc.cpu0.F_insn[14]
.sym 58928 rvsoc.cpu0.F_next_pc[21]
.sym 58930 rvsoc.cpu0.E_take_Br
.sym 58931 rvsoc.cpu0.E_Br_adrs[21]
.sym 58935 rvsoc.cpu0.F_insn[18]
.sym 58940 rvsoc.cpu0.E_Br_adrs[16]
.sym 58941 rvsoc.cpu0.F_next_pc[16]
.sym 58942 rvsoc.cpu0.E_take_Br
.sym 58944 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 58945 rvsoc.clka
.sym 58946 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 58947 $abc$63045$new_ys__n2041_inv_
.sym 58948 rvsoc.code_adrs[24]
.sym 58949 rvsoc.cpu0.F_actv_pc[18]
.sym 58950 $abc$63045$new_n3931_
.sym 58951 rvsoc.cpu0.F_actv_pc[17]
.sym 58952 rvsoc.cpu0.F_actv_pc[24]
.sym 58953 rvsoc.cpu0.F_actv_pc[22]
.sym 58954 rvsoc.cpu0.F_actv_pc[25]
.sym 58955 rvsoc.cpu0.D_op2[25]
.sym 58959 rvsoc.cpu0.D_insn[23]
.sym 58960 rvsoc.cpu0.D_insn[22]
.sym 58961 rvsoc.cpu0.D_insn[22]
.sym 58962 rvsoc.cpu0.D_op1[23]
.sym 58963 rvsoc.cpu0.D_insn[11]
.sym 58964 rvsoc.cpu0.D_actv_pc[23]
.sym 58965 rvsoc.cpu0.D_insn[28]
.sym 58966 $abc$63045$new_n4179_
.sym 58967 $abc$63045$new_ys__n2556_inv_
.sym 58968 rvsoc.cpu0.D_op2[3]
.sym 58969 rvsoc.cpu0.D_insn[14]
.sym 58970 rvsoc.cpu0.D_insn_typ[12]
.sym 58971 rvsoc.cpu0.F_next_pc[9]
.sym 58972 $abc$63045$new_ys__n12232_inv_
.sym 58973 rvsoc.data_wdata[17]
.sym 58974 rvsoc.cpu0.sysregs[1][16]
.sym 58975 rvsoc.cpu0.D_funct3[0]
.sym 58976 rvsoc.cpu0.E_Br_adrs[26]
.sym 58977 $abc$63045$new_n4294_
.sym 58978 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 58979 rvsoc.cpu0.D_op2[12]
.sym 58980 $abc$63045$new_ys__n2039_
.sym 58981 rvsoc.cpu0.D_op1[16]
.sym 58982 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 58990 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 58995 $abc$63045$new_n4554_
.sym 58996 rvsoc.cpu0.D_next_pc[14]
.sym 58997 rvsoc.cpu0.F_next_pc[20]
.sym 59001 rvsoc.cpu0.E_take_Br
.sym 59002 rvsoc.cpu0.E_Br_adrs[20]
.sym 59003 rvsoc.cpu0.F_next_pc[23]
.sym 59006 $abc$63045$new_ys__n11122_inv_
.sym 59007 rvsoc.cpu0.F_actv_pc[21]
.sym 59009 rvsoc.cpu0.F_actv_pc[24]
.sym 59012 rvsoc.cpu0.F_next_pc[14]
.sym 59013 $abc$63045$new_ys__n1670_
.sym 59014 rvsoc.cpu0.F_actv_pc[18]
.sym 59016 rvsoc.cpu0.F_next_pc[16]
.sym 59024 rvsoc.cpu0.F_next_pc[14]
.sym 59029 rvsoc.cpu0.F_actv_pc[18]
.sym 59035 rvsoc.cpu0.F_next_pc[23]
.sym 59041 rvsoc.cpu0.F_next_pc[16]
.sym 59045 $abc$63045$new_ys__n11122_inv_
.sym 59046 $abc$63045$new_n4554_
.sym 59047 $abc$63045$new_ys__n1670_
.sym 59048 rvsoc.cpu0.D_next_pc[14]
.sym 59051 rvsoc.cpu0.F_actv_pc[24]
.sym 59060 rvsoc.cpu0.F_actv_pc[21]
.sym 59063 rvsoc.cpu0.E_Br_adrs[20]
.sym 59064 rvsoc.cpu0.F_next_pc[20]
.sym 59066 rvsoc.cpu0.E_take_Br
.sym 59067 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 59068 rvsoc.clka
.sym 59070 rvsoc.cpu0.D_actv_pc[17]
.sym 59071 rvsoc.cpu0.D_next_pc[9]
.sym 59072 rvsoc.cpu0.D_next_pc[29]
.sym 59073 rvsoc.cpu0.D_next_pc[28]
.sym 59074 rvsoc.cpu0.D_next_pc[24]
.sym 59075 $abc$63045$new_n4437_
.sym 59076 rvsoc.cpu0.D_next_pc[22]
.sym 59077 rvsoc.cpu0.D_next_pc[3]
.sym 59079 rvsoc.cpu0.D_op2[31]
.sym 59081 rvsoc.cpu0.sysregs[0][1]
.sym 59082 rvsoc.cpu0.F_next_pc[30]
.sym 59083 rvsoc.cpu0.F_next_pc[20]
.sym 59084 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[22]
.sym 59085 rvsoc.cpu0.D_op1[22]
.sym 59086 rvsoc.cpu0.D_actv_pc[18]
.sym 59087 rvsoc.cpu0.F_actv_pc[25]
.sym 59088 rvsoc.cpu0.D_insn[29]
.sym 59089 rvsoc.cpu0.D_insn[17]
.sym 59090 rvsoc.cpu0.D_op2[2]
.sym 59091 $abc$63045$new_n4554_
.sym 59092 rvsoc.cpu0.D_actv_pc[7]
.sym 59093 rvsoc.cpu0.D_actv_pc[12]
.sym 59094 $abc$63045$new_ys__n1872_inv_
.sym 59095 rvsoc.cpu0.D_insn_typ[10]
.sym 59096 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 59097 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 59098 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 59099 rvsoc.cpu0.D_insn_typ[13]
.sym 59100 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 59101 rvsoc.cpu0.D_actv_pc[24]
.sym 59102 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 59103 rvsoc.cpu0.D_sysidx[0]
.sym 59104 rvsoc.cpu0.E_op1[30]
.sym 59105 rvsoc.cpu0.D_insn_typ[7]
.sym 59112 $abc$63045$new_ys__n1610_
.sym 59113 rvsoc.cpu0.E_Br_adrs[1]
.sym 59114 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[31]
.sym 59118 $abc$63045$new_ys__n11122_inv_
.sym 59120 rvsoc.cpu0.D_actv_pc[18]
.sym 59123 rvsoc.cpu0.D_insn[31]
.sym 59126 rvsoc.cpu0.E_take_Br
.sym 59127 $abc$63045$new_n4644_
.sym 59128 $abc$63045$new_ys__n1880_inv_
.sym 59129 rvsoc.cpu0.D_insn_typ[7]
.sym 59130 $abc$63045$new_n4638_
.sym 59131 rvsoc.cpu0.D_insn_typ[3]
.sym 59134 rvsoc.cpu0.F_next_pc[1]
.sym 59135 rvsoc.cpu0.F_next_pc[18]
.sym 59136 rvsoc.cpu0.D_next_pc[18]
.sym 59137 rvsoc.cpu0.F_next_pc[5]
.sym 59138 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 59141 rvsoc.cpu0.F_next_pc[21]
.sym 59145 $abc$63045$new_ys__n1610_
.sym 59146 rvsoc.cpu0.D_next_pc[18]
.sym 59147 $abc$63045$new_ys__n11122_inv_
.sym 59150 rvsoc.cpu0.F_next_pc[18]
.sym 59156 $abc$63045$new_n4644_
.sym 59157 $abc$63045$new_n4638_
.sym 59158 rvsoc.cpu0.D_actv_pc[18]
.sym 59159 $abc$63045$new_ys__n1880_inv_
.sym 59162 rvsoc.cpu0.F_next_pc[5]
.sym 59169 rvsoc.cpu0.F_next_pc[1]
.sym 59174 rvsoc.cpu0.D_insn[31]
.sym 59175 rvsoc.cpu0.D_insn_typ[7]
.sym 59176 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[31]
.sym 59177 rvsoc.cpu0.D_insn_typ[3]
.sym 59181 rvsoc.cpu0.F_next_pc[21]
.sym 59187 rvsoc.cpu0.E_Br_adrs[1]
.sym 59188 rvsoc.cpu0.F_next_pc[1]
.sym 59189 rvsoc.cpu0.E_take_Br
.sym 59190 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 59191 rvsoc.clka
.sym 59193 $abc$63045$new_n4343_
.sym 59194 rvsoc.data_wdata[5]
.sym 59195 $abc$63045$new_ys__n1920_
.sym 59196 $abc$63045$new_n4344_
.sym 59197 $abc$63045$new_ys__n2039_
.sym 59198 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 59199 $abc$63045$new_n4339_
.sym 59200 $abc$63045$new_n4338_
.sym 59202 $abc$63045$new_n3911_
.sym 59204 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 59205 rvsoc.cpu0.D_op2[12]
.sym 59206 rvsoc.cpu0.D_next_pc[22]
.sym 59207 rvsoc.cpu0.D_insn[21]
.sym 59208 rvsoc.cpu0.D_next_pc[28]
.sym 59210 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[31]
.sym 59211 rvsoc.cpu0.D_op1[10]
.sym 59212 rvsoc.cpu0.D_actv_pc[17]
.sym 59213 rvsoc.cpu0.D_next_pc[5]
.sym 59214 $abc$63045$new_ys__n6314_
.sym 59215 rvsoc.cpu0.D_next_pc[1]
.sym 59216 rvsoc.cpu0.D_next_pc[29]
.sym 59217 rvsoc.cpu0.D_insn_typ[3]
.sym 59218 rvsoc.cpu0.D_actv_pc[8]
.sym 59219 rvsoc.data_wdata[15]
.sym 59221 rvsoc.data_wdata[23]
.sym 59222 rvsoc.cpu0.sysregs[1][3]
.sym 59223 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 59224 rvsoc.cpu0.sysregs[1][5]
.sym 59225 rvsoc.cpu0.sysregs[3][3]
.sym 59226 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 59227 rvsoc.cpu0.F_next_pc[24]
.sym 59228 rvsoc.data_wdata[5]
.sym 59234 $abc$63045$new_ys__n1894_inv_
.sym 59235 rvsoc.cpu0.D_insn[8]
.sym 59236 $abc$63045$new_ys__n11122_inv_
.sym 59237 rvsoc.cpu0.D_next_pc[5]
.sym 59238 $abc$63045$new_n3845_
.sym 59239 rvsoc.cpu0.D_sysidx[0]
.sym 59240 rvsoc.cpu0.D_sysidx[1]
.sym 59241 rvsoc.cpu0.D_next_pc[3]
.sym 59243 $abc$63045$new_n4296_
.sym 59244 rvsoc.cpu0.D_actv_pc[1]
.sym 59246 rvsoc.cpu0.sysregs[1][3]
.sym 59247 rvsoc.cpu0.D_insn_typ[12]
.sym 59248 $abc$63045$new_n3816_
.sym 59249 $abc$63045$new_n4294_
.sym 59250 $abc$63045$new_ys__n1793_
.sym 59251 rvsoc.cpu0.sysregs[3][3]
.sym 59253 rvsoc.cpu0.sysregs[1][1]
.sym 59254 $abc$63045$new_n4293_
.sym 59255 rvsoc.cpu0.D_insn_typ[10]
.sym 59258 rvsoc.cpu0.sysregs[0][3]
.sym 59261 rvsoc.cpu0.sysregs[2][3]
.sym 59262 $abc$63045$new_ys__n1819_
.sym 59263 rvsoc.cpu0.D_sysidx[0]
.sym 59264 $abc$63045$new_n4297_
.sym 59267 $abc$63045$new_n3845_
.sym 59268 rvsoc.cpu0.D_insn[8]
.sym 59269 rvsoc.cpu0.D_insn_typ[12]
.sym 59270 rvsoc.cpu0.D_actv_pc[1]
.sym 59273 rvsoc.cpu0.D_sysidx[0]
.sym 59274 rvsoc.cpu0.D_sysidx[1]
.sym 59275 rvsoc.cpu0.sysregs[3][3]
.sym 59276 rvsoc.cpu0.sysregs[2][3]
.sym 59280 rvsoc.cpu0.sysregs[1][1]
.sym 59281 $abc$63045$new_ys__n1894_inv_
.sym 59282 $abc$63045$new_n3816_
.sym 59285 rvsoc.cpu0.D_next_pc[5]
.sym 59286 $abc$63045$new_ys__n1793_
.sym 59288 $abc$63045$new_ys__n11122_inv_
.sym 59291 $abc$63045$new_n4294_
.sym 59292 $abc$63045$new_ys__n1819_
.sym 59293 $abc$63045$new_ys__n11122_inv_
.sym 59294 rvsoc.cpu0.D_next_pc[3]
.sym 59297 $abc$63045$new_n4297_
.sym 59298 $abc$63045$new_n4296_
.sym 59299 rvsoc.cpu0.D_insn_typ[10]
.sym 59300 $abc$63045$new_n4293_
.sym 59303 rvsoc.cpu0.D_sysidx[1]
.sym 59304 rvsoc.cpu0.sysregs[1][3]
.sym 59305 rvsoc.cpu0.D_sysidx[0]
.sym 59306 rvsoc.cpu0.sysregs[0][3]
.sym 59310 rvsoc.cpu0.sysregs[2][3]
.sym 59311 rvsoc.cpu0.sysregs[0][3]
.sym 59313 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 59314 rvsoc.clka
.sym 59316 $abc$63045$new_n6042_
.sym 59317 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 59318 $abc$63045$new_ys__n6128_
.sym 59319 $abc$63045$new_n3196_
.sym 59320 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 59321 rvsoc.data_wdata[17]
.sym 59322 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 59323 rvsoc.data_wdata[15]
.sym 59327 rvsoc.cpu0.sysregs[0][18]
.sym 59328 rvsoc.cpu0.sysregs[3][6]
.sym 59329 rvsoc.cpu0.D_insn[27]
.sym 59330 rvsoc.cpu0.D_actv_pc[1]
.sym 59332 $abc$63045$new_ys__n1550_
.sym 59333 rvsoc.cpu0.D_insn_typ[8]
.sym 59334 rvsoc.cpu0.D_op1[20]
.sym 59335 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 59336 rvsoc.cpu0.D_op1[26]
.sym 59337 rvsoc.cpu0.D_actv_pc[1]
.sym 59338 rvsoc.cpu0.D_op1[17]
.sym 59339 rvsoc.cpu0.D_actv_pc[10]
.sym 59341 rvsoc.cpu0.sysregs[2][1]
.sym 59342 rvsoc.data_adrs[3]
.sym 59343 rvsoc.data_wdata[19]
.sym 59345 $abc$63045$new_ys__n1880_inv_
.sym 59346 rvsoc.cpu0.E_op1[11]
.sym 59347 rvsoc.cpu0.sysregs[2][3]
.sym 59349 rvsoc.cpu0.D_op1[30]
.sym 59350 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 59351 rvsoc.data_wdata[13]
.sym 59357 $abc$63045$new_n5965_
.sym 59359 rvsoc.cpu0.sysregs[3][1]
.sym 59360 rvsoc.cpu0.D_sysidx[1]
.sym 59361 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 59365 rvsoc.cpu0.sysregs[2][1]
.sym 59366 rvsoc.cpu0.D_op1[19]
.sym 59368 rvsoc.cpu0.D_sysidx[1]
.sym 59370 rvsoc.cpu0.sysregs[1][18]
.sym 59371 rvsoc.cpu0.sysregs[1][1]
.sym 59372 rvsoc.cpu0.sysregs[3][18]
.sym 59373 rvsoc.cpu0.D_op1[30]
.sym 59376 rvsoc.cpu0.sysregs[0][1]
.sym 59378 rvsoc.cpu0.D_sysidx[0]
.sym 59380 rvsoc.cpu0.sysregs[0][18]
.sym 59381 rvsoc.cpu0.sysregs[2][18]
.sym 59384 rvsoc.cpu0.sysregs[0][1]
.sym 59387 $abc$63045$new_n6032_
.sym 59388 rvsoc.cpu0.sysregs[0][18]
.sym 59390 rvsoc.cpu0.sysregs[3][1]
.sym 59391 rvsoc.cpu0.D_sysidx[0]
.sym 59392 rvsoc.cpu0.D_sysidx[1]
.sym 59393 rvsoc.cpu0.sysregs[2][1]
.sym 59396 rvsoc.cpu0.sysregs[0][1]
.sym 59398 rvsoc.cpu0.sysregs[2][1]
.sym 59402 $abc$63045$new_n5965_
.sym 59403 rvsoc.cpu0.D_sysidx[1]
.sym 59404 rvsoc.cpu0.sysregs[0][1]
.sym 59405 rvsoc.cpu0.sysregs[1][1]
.sym 59408 rvsoc.cpu0.D_sysidx[1]
.sym 59409 rvsoc.cpu0.sysregs[1][18]
.sym 59410 $abc$63045$new_n6032_
.sym 59411 rvsoc.cpu0.sysregs[0][18]
.sym 59416 rvsoc.cpu0.D_op1[19]
.sym 59421 rvsoc.cpu0.D_op1[30]
.sym 59426 rvsoc.cpu0.D_sysidx[1]
.sym 59427 rvsoc.cpu0.D_sysidx[0]
.sym 59428 rvsoc.cpu0.sysregs[3][18]
.sym 59429 rvsoc.cpu0.sysregs[2][18]
.sym 59432 rvsoc.cpu0.sysregs[0][18]
.sym 59434 rvsoc.cpu0.sysregs[2][18]
.sym 59436 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 59437 rvsoc.clka
.sym 59438 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 59439 rvsoc.cpu0.sysregs[2][18]
.sym 59440 $abc$63045$new_ys__n6140_
.sym 59441 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 59442 $abc$63045$new_ys__n6122_
.sym 59443 $abc$63045$new_n6020_
.sym 59444 $abc$63045$new_n6009_
.sym 59445 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 59446 rvsoc.cpu0.sysregs[2][20]
.sym 59447 rvsoc.eram.adrs[1]
.sym 59448 rvsoc.cpu0.F_next_pc[17]
.sym 59451 rvsoc.data_wdata[20]
.sym 59452 $abc$63045$new_n4922_
.sym 59453 rvsoc.cpu0.E_op1[30]
.sym 59454 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 59455 rvsoc.cpu0.D_actv_pc[1]
.sym 59456 $abc$63045$new_ys__n1580_
.sym 59457 rvsoc.cpu0.D_actv_pc[23]
.sym 59458 rvsoc.data_wdata[8]
.sym 59459 rvsoc.cpu0.E_op1[24]
.sym 59460 rvsoc.cpu0.D_sysidx[1]
.sym 59461 $abc$63045$new_n4616_
.sym 59462 rvsoc.cpu0.D_actv_pc[0]
.sym 59463 $abc$63045$new_n4394_
.sym 59464 rvsoc.cpu0.sysregs[2][31]
.sym 59465 $abc$63045$new_ys__n12232_inv_
.sym 59466 rvsoc.cpu0.sysregs[1][16]
.sym 59467 rvsoc.cpu0.sysregs[2][7]
.sym 59468 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 59469 rvsoc.data_wdata[17]
.sym 59470 $abc$63045$new_ys__n1535_
.sym 59473 rvsoc.cpu0.sysregs[0][31]
.sym 59474 $abc$63045$new_ys__n6134_
.sym 59480 $abc$63045$new_n4658_
.sym 59481 $abc$63045$new_n4393_
.sym 59482 $abc$63045$new_ys__n6108_inv_
.sym 59483 $abc$63045$new_n4747_
.sym 59484 $abc$63045$new_n6011_
.sym 59486 rvsoc.cpu0.sysregs[3][9]
.sym 59487 rvsoc.cpu0.sysregs[3][7]
.sym 59488 $abc$63045$new_n4527_
.sym 59489 $abc$63045$new_n4394_
.sym 59492 $abc$63045$new_n4746_
.sym 59493 rvsoc.cpu0.sysregs[2][7]
.sym 59494 $abc$63045$new_ys__n1535_
.sym 59495 rvsoc.cpu0.D_next_pc[23]
.sym 59497 $abc$63045$new_ys__n6140_
.sym 59498 $abc$63045$new_ys__n11122_inv_
.sym 59499 $abc$63045$new_ys__n6122_
.sym 59500 $abc$63045$new_ys__n6152_
.sym 59501 $abc$63045$new_n6059_
.sym 59502 rvsoc.cpu0.D_insn_typ[10]
.sym 59503 rvsoc.cpu0.D_sysidx[0]
.sym 59504 $abc$63045$new_ys__n6109_inv_
.sym 59506 $abc$63045$new_n6038_
.sym 59509 rvsoc.cpu0.sysregs[2][9]
.sym 59510 rvsoc.cpu0.D_sysidx[1]
.sym 59511 rvsoc.cpu0.D_sysidx[0]
.sym 59513 rvsoc.cpu0.sysregs[2][9]
.sym 59514 rvsoc.cpu0.D_sysidx[0]
.sym 59515 rvsoc.cpu0.sysregs[3][9]
.sym 59519 rvsoc.cpu0.D_sysidx[1]
.sym 59520 rvsoc.cpu0.D_sysidx[0]
.sym 59521 rvsoc.cpu0.sysregs[3][7]
.sym 59522 rvsoc.cpu0.sysregs[2][7]
.sym 59525 rvsoc.cpu0.D_insn_typ[10]
.sym 59526 $abc$63045$new_n4746_
.sym 59527 $abc$63045$new_ys__n6152_
.sym 59528 $abc$63045$new_n6059_
.sym 59531 $abc$63045$new_ys__n6122_
.sym 59532 rvsoc.cpu0.D_insn_typ[10]
.sym 59533 $abc$63045$new_n4527_
.sym 59534 $abc$63045$new_n6011_
.sym 59537 rvsoc.cpu0.D_next_pc[23]
.sym 59538 $abc$63045$new_n4747_
.sym 59539 $abc$63045$new_ys__n11122_inv_
.sym 59540 $abc$63045$new_ys__n1535_
.sym 59543 rvsoc.cpu0.D_sysidx[1]
.sym 59544 rvsoc.cpu0.D_insn_typ[10]
.sym 59545 $abc$63045$new_ys__n6109_inv_
.sym 59546 $abc$63045$new_ys__n6108_inv_
.sym 59549 $abc$63045$new_n4394_
.sym 59550 $abc$63045$new_n4393_
.sym 59551 rvsoc.cpu0.D_insn_typ[10]
.sym 59555 $abc$63045$new_ys__n6140_
.sym 59556 $abc$63045$new_n4658_
.sym 59557 $abc$63045$new_n6038_
.sym 59558 rvsoc.cpu0.D_insn_typ[10]
.sym 59559 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 59560 rvsoc.clka
.sym 59562 rvsoc.cpu0.sysregs[2][1]
.sym 59563 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 59564 $abc$63045$new_n6036_
.sym 59565 rvsoc.cpu0.sysregs[2][3]
.sym 59566 rvsoc.cpu0.sysregs[2][13]
.sym 59567 rvsoc.cpu0.sysregs[2][9]
.sym 59568 rvsoc.cpu0.sysregs[2][15]
.sym 59569 rvsoc.cpu0.sysregs[2][5]
.sym 59570 $abc$63045$new_n3542_
.sym 59571 $abc$63045$new_ys__n12476_inv_
.sym 59574 rvsoc.cpu0.sysregs[1][13]
.sym 59576 rvsoc.cpu0.sysregs[3][18]
.sym 59578 rvsoc.cpu0.sysregs[3][1]
.sym 59579 $abc$63045$new_n4747_
.sym 59580 rvsoc.cpu0.D_insn[30]
.sym 59581 rvsoc.cpu0.sysregs[3][14]
.sym 59582 rvsoc.cpu0.sysregs[3][9]
.sym 59583 rvsoc.data_wdata[6]
.sym 59584 rvsoc.data_wdata[1]
.sym 59586 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 59587 rvsoc.data_wdata[23]
.sym 59588 rvsoc.cpu0.D_insn_typ[10]
.sym 59589 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 59590 rvsoc.cpu0.sysregs[2][31]
.sym 59591 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 59592 rvsoc.cpu0.sys_count[1]
.sym 59593 rvsoc.cpu0.sysregs[2][19]
.sym 59594 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 59595 rvsoc.cpu0.D_sysidx[0]
.sym 59596 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 59597 rvsoc.cpu0.E_op1[19]
.sym 59607 rvsoc.cpu0.D_op1[14]
.sym 59608 rvsoc.cpu0.sysregs[2][14]
.sym 59609 $abc$63045$new_ys__n1567_
.sym 59610 $abc$63045$new_ys__n11122_inv_
.sym 59611 $abc$63045$new_n6016_
.sym 59612 rvsoc.cpu0.D_next_pc[21]
.sym 59614 rvsoc.cpu0.D_op1[11]
.sym 59615 $abc$63045$new_ys__n1565_
.sym 59616 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 59619 rvsoc.cpu0.sysregs[3][14]
.sym 59621 rvsoc.cpu0.sysregs[1][9]
.sym 59622 rvsoc.cpu0.sysregs[0][9]
.sym 59624 rvsoc.cpu0.sysregs[1][14]
.sym 59626 rvsoc.cpu0.D_sysidx[1]
.sym 59627 rvsoc.cpu0.D_sysidx[0]
.sym 59628 rvsoc.cpu0.D_sysidx[0]
.sym 59630 rvsoc.cpu0.D_sysidx[1]
.sym 59632 rvsoc.cpu0.sysregs[2][9]
.sym 59634 rvsoc.cpu0.sysregs[0][14]
.sym 59636 rvsoc.cpu0.sysregs[3][14]
.sym 59637 rvsoc.cpu0.sysregs[2][14]
.sym 59638 rvsoc.cpu0.D_sysidx[0]
.sym 59639 rvsoc.cpu0.D_sysidx[1]
.sym 59643 rvsoc.cpu0.sysregs[0][14]
.sym 59644 rvsoc.cpu0.sysregs[2][14]
.sym 59648 rvsoc.cpu0.sysregs[1][9]
.sym 59649 rvsoc.cpu0.sysregs[0][9]
.sym 59651 rvsoc.cpu0.D_sysidx[0]
.sym 59655 rvsoc.cpu0.D_op1[11]
.sym 59660 rvsoc.cpu0.sysregs[2][9]
.sym 59661 rvsoc.cpu0.sysregs[0][9]
.sym 59666 $abc$63045$new_n6016_
.sym 59667 rvsoc.cpu0.sysregs[0][14]
.sym 59668 rvsoc.cpu0.sysregs[1][14]
.sym 59669 rvsoc.cpu0.D_sysidx[1]
.sym 59672 rvsoc.cpu0.D_op1[14]
.sym 59678 $abc$63045$new_ys__n1565_
.sym 59679 rvsoc.cpu0.D_next_pc[21]
.sym 59680 $abc$63045$new_ys__n11122_inv_
.sym 59681 $abc$63045$new_ys__n1567_
.sym 59682 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 59683 rvsoc.clka
.sym 59684 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 59685 rvsoc.cpu0.sysregs[2][31]
.sym 59686 rvsoc.cpu0.sysregs[2][17]
.sym 59687 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 59688 rvsoc.cpu0.sysregs[2][16]
.sym 59689 $abc$63045$new_n6028_
.sym 59690 $abc$63045$new_ys__n6134_
.sym 59691 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 59692 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60290
.sym 59697 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 59698 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 59699 rvsoc.data_wdata[14]
.sym 59700 rvsoc.cpu0.E_op1[7]
.sym 59702 rvsoc.cpu0.D_actv_pc[19]
.sym 59703 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 59704 rvsoc.data_wdata[18]
.sym 59705 rvsoc.cpu0.E_op1[11]
.sym 59706 rvsoc.eram.adrs[6]
.sym 59708 rvsoc.data_wdata[11]
.sym 59709 rvsoc.cpu0.sysregs[0][23]
.sym 59710 rvsoc.cpu0.sysregs[1][14]
.sym 59711 rvsoc.cpu0.sysregs[1][5]
.sym 59712 rvsoc.cpu0.sysregs[0][19]
.sym 59713 rvsoc.cpu0.D_insn_typ[3]
.sym 59714 rvsoc.cpu0.sysregs[1][3]
.sym 59716 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60290
.sym 59718 rvsoc.cpu0.D_actv_pc[8]
.sym 59719 rvsoc.cpu0.D_sysidx[0]
.sym 59720 $abc$63045$new_n6052_
.sym 59727 rvsoc.cpu0.sysregs[0][23]
.sym 59728 rvsoc.cpu0.D_sysidx[1]
.sym 59730 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 59731 rvsoc.cpu0.D_sysidx[0]
.sym 59733 $abc$63045$new_n6057_
.sym 59736 rvsoc.cpu0.sysregs[2][7]
.sym 59739 rvsoc.cpu0.sysregs[1][23]
.sym 59741 rvsoc.cpu0.sysregs[1][7]
.sym 59742 rvsoc.cpu0.sysregs[2][27]
.sym 59743 rvsoc.cpu0.sysregs[3][23]
.sym 59744 rvsoc.cpu0.sysregs[2][23]
.sym 59746 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 59752 rvsoc.cpu0.sysregs[0][7]
.sym 59753 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60290
.sym 59755 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 59757 rvsoc.cpu0.sysregs[0][27]
.sym 59759 rvsoc.cpu0.D_sysidx[1]
.sym 59760 rvsoc.cpu0.sysregs[0][7]
.sym 59761 rvsoc.cpu0.sysregs[1][7]
.sym 59762 rvsoc.cpu0.D_sysidx[0]
.sym 59765 rvsoc.cpu0.sysregs[0][23]
.sym 59766 rvsoc.cpu0.sysregs[2][23]
.sym 59771 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 59777 rvsoc.cpu0.sysregs[0][7]
.sym 59779 rvsoc.cpu0.sysregs[2][7]
.sym 59783 rvsoc.cpu0.sysregs[2][27]
.sym 59785 rvsoc.cpu0.sysregs[0][27]
.sym 59792 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 59795 rvsoc.cpu0.sysregs[1][23]
.sym 59796 rvsoc.cpu0.sysregs[0][23]
.sym 59797 rvsoc.cpu0.D_sysidx[1]
.sym 59798 $abc$63045$new_n6057_
.sym 59801 rvsoc.cpu0.D_sysidx[0]
.sym 59802 rvsoc.cpu0.D_sysidx[1]
.sym 59803 rvsoc.cpu0.sysregs[3][23]
.sym 59804 rvsoc.cpu0.sysregs[2][23]
.sym 59805 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60290
.sym 59806 rvsoc.clka
.sym 59807 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 59808 rvsoc.cpu0.sysregs[2][27]
.sym 59809 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 59810 rvsoc.cpu0.sysregs[2][23]
.sym 59811 rvsoc.cpu0.sysregs[2][19]
.sym 59812 rvsoc.cpu0.sysregs[2][25]
.sym 59813 rvsoc.cpu0.sysregs[2][22]
.sym 59814 rvsoc.cpu0.sysregs[2][21]
.sym 59815 rvsoc.cpu0.sysregs[2][24]
.sym 59816 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 59820 $abc$63045$new_ys__n1873_inv_
.sym 59821 $abc$63045$new_n4700_
.sym 59822 $abc$63045$new_ys__n10035_
.sym 59823 rvsoc.data_wdata[21]
.sym 59825 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60290
.sym 59826 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 59827 rvsoc.resetn
.sym 59828 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 59829 rvsoc.cpu0.sysregs[3][17]
.sym 59830 $abc$63045$new_ys__n12233_inv_
.sym 59831 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 59832 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 59834 rvsoc.cpu0.sysregs[2][16]
.sym 59836 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 59838 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 59839 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 59840 rvsoc.cpu0.sysregs[0][17]
.sym 59841 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 59842 rvsoc.cpu0.sysregs[2][6]
.sym 59843 rvsoc.cpu0.sysregs[0][8]
.sym 59849 $abc$63045$new_ys__n5463_inv_
.sym 59853 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 59856 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 59857 rvsoc.cpu0.sysregs[2][8]
.sym 59858 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 59860 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 59861 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 59867 rvsoc.cpu0.sysregs[0][8]
.sym 59869 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 59872 rvsoc.cpu0.sysregs[0][24]
.sym 59875 $abc$63045$new_ys__n1873_inv_
.sym 59876 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60290
.sym 59878 rvsoc.cpu0.D_actv_pc[8]
.sym 59879 $abc$63045$new_n4229_
.sym 59880 rvsoc.cpu0.sysregs[2][24]
.sym 59885 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 59889 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 59896 rvsoc.cpu0.sysregs[0][8]
.sym 59897 rvsoc.cpu0.sysregs[2][8]
.sym 59901 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 59906 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 59913 rvsoc.cpu0.sysregs[2][24]
.sym 59914 rvsoc.cpu0.sysregs[0][24]
.sym 59919 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 59924 $abc$63045$new_ys__n1873_inv_
.sym 59925 $abc$63045$new_ys__n5463_inv_
.sym 59926 $abc$63045$new_n4229_
.sym 59927 rvsoc.cpu0.D_actv_pc[8]
.sym 59928 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60290
.sym 59929 rvsoc.clka
.sym 59930 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 59931 rvsoc.cpu0.sysregs[0][27]
.sym 59932 rvsoc.cpu0.sysregs[0][19]
.sym 59933 rvsoc.cpu0.sysregs[0][17]
.sym 59934 rvsoc.cpu0.sysregs[0][22]
.sym 59935 rvsoc.cpu0.sysregs[0][23]
.sym 59936 rvsoc.cpu0.sysregs[0][5]
.sym 59937 rvsoc.cpu0.sysregs[0][21]
.sym 59938 rvsoc.cpu0.sysregs[0][24]
.sym 59939 rvsoc.cpu0.E_op1[10]
.sym 59943 rvsoc.cpu0.sysregs[2][8]
.sym 59944 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 59945 $abc$63045$new_ys__n1460_
.sym 59946 rvsoc.cpu0.E_op1[20]
.sym 59947 rvsoc.cpu0.D_sysidx[0]
.sym 59948 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 59950 rvsoc.cpu0.sysregs[2][27]
.sym 59951 $abc$63045$new_n3451_
.sym 59952 rvsoc.cpu0.E_op1[26]
.sym 59953 rvsoc.cpu0.sysregs[2][12]
.sym 59955 $abc$63045$new_ys__n10035_
.sym 59957 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 59958 rvsoc.cpu0.sysregs[1][16]
.sym 59959 rvsoc.cpu0.sysregs[2][25]
.sym 59960 rvsoc.cpu0.sysregs[2][12]
.sym 59961 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 59962 rvsoc.cpu0.sysregs[3][16]
.sym 59964 rvsoc.cpu0.sysregs[0][27]
.sym 59965 rvsoc.cpu0.sysregs[0][31]
.sym 59966 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 59974 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 59978 rvsoc.cpu0.sysregs[2][10]
.sym 59980 rvsoc.cpu0.sysregs[0][10]
.sym 59981 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 59984 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 59985 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 59992 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 59994 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 59996 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 59997 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 60001 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 60005 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 60011 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 60019 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 60026 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 60030 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 60038 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 60043 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 60049 rvsoc.cpu0.sysregs[0][10]
.sym 60050 rvsoc.cpu0.sysregs[2][10]
.sym 60051 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 60052 rvsoc.clka
.sym 60053 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 60054 rvsoc.cpu0.sysregs[0][12]
.sym 60055 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 60056 rvsoc.cpu0.sysregs[0][20]
.sym 60057 rvsoc.cpu0.sysregs[0][31]
.sym 60058 rvsoc.cpu0.sysregs[0][15]
.sym 60059 rvsoc.cpu0.sysregs[0][8]
.sym 60060 rvsoc.cpu0.sysregs[0][13]
.sym 60061 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 60064 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 60066 rvsoc.cpu0.sysregs[1][1]
.sym 60067 rvsoc.cpu0.sysregs[0][21]
.sym 60068 rvsoc.cpu0.E_insn_typ[8]
.sym 60069 rvsoc.cpu0.sysregs[2][2]
.sym 60070 rvsoc.cpu0.sysregs[1][9]
.sym 60071 rvsoc.cpu0.E_op1[22]
.sym 60072 rvsoc.data_wdata[0]
.sym 60073 rvsoc.data_wdata[10]
.sym 60074 $abc$63045$new_n6000_
.sym 60075 rvsoc.data_wdata[2]
.sym 60076 rvsoc.cpu0.sysregs[1][18]
.sym 60077 $abc$63045$new_n4229_
.sym 60083 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 60089 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 60096 $abc$63045$new_n4369_
.sym 60099 rvsoc.cpu0.D_insn_typ[10]
.sym 60102 rvsoc.cpu0.sysregs[0][6]
.sym 60103 rvsoc.cpu0.sysregs[1][6]
.sym 60104 rvsoc.cpu0.sysregs[3][6]
.sym 60105 $abc$63045$new_n4364_
.sym 60106 rvsoc.cpu0.D_actv_pc[6]
.sym 60108 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 60109 rvsoc.cpu0.sysregs[2][2]
.sym 60110 rvsoc.cpu0.sysregs[0][6]
.sym 60111 rvsoc.cpu0.sysregs[0][12]
.sym 60113 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 60114 rvsoc.cpu0.sysregs[2][6]
.sym 60115 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 60117 rvsoc.cpu0.sysregs[0][2]
.sym 60119 rvsoc.cpu0.D_sysidx[0]
.sym 60120 rvsoc.cpu0.sysregs[2][12]
.sym 60121 $abc$63045$new_n4365_
.sym 60124 $abc$63045$new_n4368_
.sym 60125 $abc$63045$new_n4229_
.sym 60126 rvsoc.cpu0.D_sysidx[1]
.sym 60129 rvsoc.cpu0.sysregs[2][2]
.sym 60130 rvsoc.cpu0.sysregs[0][2]
.sym 60134 rvsoc.cpu0.sysregs[1][6]
.sym 60135 rvsoc.cpu0.D_sysidx[1]
.sym 60136 rvsoc.cpu0.D_sysidx[0]
.sym 60137 rvsoc.cpu0.sysregs[0][6]
.sym 60140 $abc$63045$new_n4368_
.sym 60141 $abc$63045$new_n4369_
.sym 60142 rvsoc.cpu0.D_insn_typ[10]
.sym 60143 $abc$63045$new_n4365_
.sym 60146 rvsoc.cpu0.sysregs[0][6]
.sym 60148 rvsoc.cpu0.sysregs[2][6]
.sym 60152 rvsoc.cpu0.sysregs[0][12]
.sym 60154 rvsoc.cpu0.sysregs[2][12]
.sym 60158 rvsoc.cpu0.D_sysidx[0]
.sym 60159 rvsoc.cpu0.D_sysidx[1]
.sym 60160 rvsoc.cpu0.sysregs[2][6]
.sym 60161 rvsoc.cpu0.sysregs[3][6]
.sym 60164 rvsoc.cpu0.D_actv_pc[6]
.sym 60165 $abc$63045$new_n4229_
.sym 60167 $abc$63045$new_n4364_
.sym 60173 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 60174 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 60175 rvsoc.clka
.sym 60176 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 60178 $abc$63045$new_ys__n6131_
.sym 60179 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 60180 rvsoc.cpu0.sysregs[0][16]
.sym 60181 $abc$63045$new_n6024_
.sym 60183 rvsoc.cpu0.sysregs[0][2]
.sym 60184 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 60185 rvsoc.data_wdata[12]
.sym 60190 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 60191 rvsoc.cpu0.E_op1[28]
.sym 60192 rvsoc.cpu0.sysregs[0][31]
.sym 60193 rvsoc.cpu0.E_op1[29]
.sym 60194 rvsoc.cpu0.D_actv_pc[6]
.sym 60195 $abc$63045$new_ys__n1700_
.sym 60196 rvsoc.cpu0.D_op1[29]
.sym 60197 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 60198 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 60199 rvsoc.cpu0.sysregs[1][6]
.sym 60200 rvsoc.cpu0.sysregs[3][6]
.sym 60211 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 60308 rvsoc.cpu0.sysregs[0][30]
.sym 60311 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 60314 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 60316 rvsoc.gpio0.dir[3]
.sym 60330 rvsoc.cpu0.sysregs[2][16]
.sym 60331 rvsoc.cpu0.D_sysidx[0]
.sym 60374 p09
.sym 60398 p09
.sym 60399 $abc$63045$new_n5176_
.sym 60400 $abc$63045$new_n3248_
.sym 60401 rvsoc.mem_vdata[3][7]
.sym 60402 rvsoc.mem_vdata[3][23]
.sym 60403 $abc$63045$new_n3258_
.sym 60404 $abc$63045$new_n3259_
.sym 60406 $abc$63045$new_n4099_
.sym 60410 rvsoc.cpu0.D_actv_pc[8]
.sym 60411 rvsoc.mem_vdata[3][28]
.sym 60417 $abc$63045$new_n3016_
.sym 60421 rvsoc.data_wdata[5]
.sym 60423 $auto$alumacc.cc:474:replace_alu$3191.AA[6]
.sym 60427 rvsoc.mem_rcode[6]
.sym 60428 rvsoc.code_adrs[14]
.sym 60441 $abc$63045$new_n5177_
.sym 60443 rvsoc.data_adrs[28]
.sym 60445 $PACKER_GND_NET
.sym 60449 $abc$63045$new_n3120_
.sym 60452 rvsoc.mem_vdata[1][3]
.sym 60455 rvsoc.data_adrs[29]
.sym 60457 $abc$63045$new_n5176_
.sym 60461 rvsoc.data_adrs[14]
.sym 60462 $abc$63045$new_ys__n5971_
.sym 60464 rvsoc.code_adrs[14]
.sym 60465 rvsoc.mem_vdata[3][3]
.sym 60468 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 60474 rvsoc.mem_vdata[1][3]
.sym 60475 rvsoc.data_adrs[29]
.sym 60476 rvsoc.data_adrs[28]
.sym 60477 rvsoc.mem_vdata[3][3]
.sym 60480 $abc$63045$new_n3120_
.sym 60481 $abc$63045$new_n5177_
.sym 60483 $abc$63045$new_n5176_
.sym 60488 $PACKER_GND_NET
.sym 60492 $abc$63045$new_ys__n5971_
.sym 60493 rvsoc.data_adrs[14]
.sym 60494 rvsoc.code_adrs[14]
.sym 60498 $PACKER_GND_NET
.sym 60512 $PACKER_GND_NET
.sym 60520 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 60521 rvsoc.clkn
.sym 60527 $abc$63045$new_n3256_
.sym 60528 $abc$63045$new_n5218_
.sym 60529 $abc$63045$new_n5181_
.sym 60530 $abc$63045$new_n5183_
.sym 60531 $abc$63045$new_n5117_
.sym 60532 rvsoc.mem_vdata[3][18]
.sym 60533 $abc$63045$new_n5308_
.sym 60534 $abc$63045$new_n3257_
.sym 60535 rvsoc.mem_vdata[0][6]
.sym 60537 $abc$63045$new_ys__n3052_inv_
.sym 60539 rvsoc.data_adrs[5]
.sym 60540 rvsoc.mem_vdata[1][0]
.sym 60541 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 60542 rvsoc.data_wdata[15]
.sym 60543 rvsoc.gpio0.dir[7]
.sym 60544 rvsoc.mem_vdata[1][2]
.sym 60545 rvsoc.mem_vdata[2][3]
.sym 60546 rvsoc.mem_vdata[2][4]
.sym 60547 rvsoc.spi0.rxbfr[4]
.sym 60548 rvsoc.mem_vdata[15][3]
.sym 60549 $PACKER_GND_NET
.sym 60550 p20
.sym 60557 $abc$63045$new_n4099_
.sym 60559 rvsoc.mem_vdata[3][3]
.sym 60560 rvsoc.gpio0.data[7]
.sym 60561 $abc$63045$new_n3248_
.sym 60562 rvsoc.code_adrs[30]
.sym 60564 rvsoc.code_adrs[30]
.sym 60568 rvsoc.mem_vdata[1][19]
.sym 60570 rvsoc.data_adrs[28]
.sym 60572 rvsoc.cpu0.D_insn_typ[5]
.sym 60573 rvsoc.mem_vdata[1][15]
.sym 60575 rvsoc.data_adrs[29]
.sym 60579 rvsoc.code_adrs[28]
.sym 60581 rvsoc.code_adrs[29]
.sym 60584 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[28]
.sym 60586 rvsoc.mem_vdata[2][6]
.sym 60587 rvsoc.mem_vdata[3][17]
.sym 60590 $PACKER_GND_NET
.sym 60592 rvsoc.data_adrs[29]
.sym 60593 $abc$63045$new_n5218_
.sym 60597 rvsoc.mem_vdata[1][3]
.sym 60604 rvsoc.mem_vdata[2][23]
.sym 60605 $PACKER_GND_NET
.sym 60607 rvsoc.mem_vdata[3][23]
.sym 60609 rvsoc.mem_vdata[5][6]
.sym 60610 rvsoc.mem_vdata[3][28]
.sym 60611 rvsoc.mem_vdata[2][23]
.sym 60612 $abc$63045$new_n3247_
.sym 60613 rvsoc.code_adrs[29]
.sym 60614 rvsoc.mem_vdata[4][6]
.sym 60615 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 60616 rvsoc.mem_vdata[3][17]
.sym 60617 rvsoc.mem_vdata[1][17]
.sym 60618 rvsoc.mem_vdata[0][23]
.sym 60619 $abc$63045$new_n3248_
.sym 60621 rvsoc.code_adrs[30]
.sym 60627 rvsoc.data_adrs[28]
.sym 60628 rvsoc.mem_vdata[1][23]
.sym 60629 rvsoc.mem_vdata[1][23]
.sym 60631 rvsoc.data_adrs[29]
.sym 60633 $abc$63045$new_n3249_
.sym 60634 rvsoc.mem_vdata[1][28]
.sym 60635 rvsoc.code_adrs[28]
.sym 60637 rvsoc.code_adrs[28]
.sym 60638 rvsoc.mem_vdata[5][6]
.sym 60639 rvsoc.code_adrs[29]
.sym 60640 rvsoc.mem_vdata[4][6]
.sym 60643 $PACKER_GND_NET
.sym 60649 rvsoc.mem_vdata[3][28]
.sym 60650 rvsoc.data_adrs[28]
.sym 60651 rvsoc.data_adrs[29]
.sym 60652 rvsoc.mem_vdata[1][28]
.sym 60655 rvsoc.data_adrs[28]
.sym 60656 rvsoc.data_adrs[29]
.sym 60657 rvsoc.mem_vdata[3][17]
.sym 60658 rvsoc.mem_vdata[1][17]
.sym 60661 $abc$63045$new_n3249_
.sym 60662 rvsoc.code_adrs[30]
.sym 60663 $abc$63045$new_n3248_
.sym 60664 $abc$63045$new_n3247_
.sym 60667 rvsoc.data_adrs[28]
.sym 60668 rvsoc.mem_vdata[1][23]
.sym 60669 rvsoc.mem_vdata[3][23]
.sym 60670 rvsoc.data_adrs[29]
.sym 60673 rvsoc.code_adrs[28]
.sym 60674 rvsoc.mem_vdata[2][23]
.sym 60675 rvsoc.code_adrs[29]
.sym 60676 rvsoc.mem_vdata[1][23]
.sym 60679 rvsoc.mem_vdata[0][23]
.sym 60680 rvsoc.mem_vdata[2][23]
.sym 60681 rvsoc.data_adrs[28]
.sym 60682 rvsoc.data_adrs[29]
.sym 60683 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 60684 rvsoc.clkn
.sym 60686 $abc$63045$new_n5319_
.sym 60687 rvsoc.data_adrs[28]
.sym 60688 $abc$63045$new_ys__n12673_
.sym 60689 rvsoc.data_adrs[29]
.sym 60690 $abc$63045$new_ys__n7736_
.sym 60691 $abc$63045$new_ys__n9517_
.sym 60692 $abc$63045$new_n5206_
.sym 60693 $abc$63045$new_n5174_
.sym 60696 $abc$63045$new_n3196_
.sym 60698 rvsoc.mem_vdata[2][28]
.sym 60699 $PACKER_GND_NET
.sym 60700 rvsoc.mem_vdata[4][4]
.sym 60702 rvsoc.mem_vdata[4][6]
.sym 60704 rvsoc.eram.adrs[1]
.sym 60705 $abc$63045$new_n3120_
.sym 60707 rvsoc.mem_vdata[2][23]
.sym 60708 rvsoc.gpio0.data[7]
.sym 60709 p09
.sym 60710 $abc$63045$new_n5181_
.sym 60711 rvsoc.data_adrs[30]
.sym 60712 rvsoc.code_adrs[28]
.sym 60713 rvsoc.data_adrs[0]
.sym 60714 $abc$63045$new_n3120_
.sym 60715 rvsoc.cpu0.E_Br_adrs[29]
.sym 60716 rvsoc.mem_vdata[3][18]
.sym 60717 rvsoc.data_adrs[2]
.sym 60718 $abc$63045$new_ys__n11298_
.sym 60719 $abc$63045$new_n3640_
.sym 60721 $abc$63045$new_n3327_
.sym 60727 rvsoc.data_adrs[30]
.sym 60729 $abc$63045$new_n5175_
.sym 60730 rvsoc.mem_vdata[5][28]
.sym 60731 rvsoc.data_adrs[31]
.sym 60732 $abc$63045$new_ys__n11772_
.sym 60733 rvsoc.mem_vdata[15][6]
.sym 60734 $abc$63045$new_ys__n12665_
.sym 60735 $abc$63045$new_n3256_
.sym 60738 rvsoc.mem_vdata[4][6]
.sym 60739 $abc$63045$new_n3246_
.sym 60740 $abc$63045$new_n5314_
.sym 60742 $abc$63045$new_n5313_
.sym 60743 rvsoc.mem_vdata[1][28]
.sym 60745 $abc$63045$new_ys__n12673_
.sym 60747 rvsoc.code_adrs[31]
.sym 60748 rvsoc.mem_vdata[5][3]
.sym 60749 $abc$63045$new_ys__n11299_inv_
.sym 60750 $abc$63045$new_ys__n4261_
.sym 60751 $abc$63045$new_n5311_
.sym 60752 rvsoc.mem_vdata[15][3]
.sym 60753 $abc$63045$new_ys__n11298_
.sym 60754 rvsoc.code_adrs[30]
.sym 60755 $abc$63045$new_ys__n11766_
.sym 60757 $abc$63045$new_n3120_
.sym 60758 $abc$63045$new_n5174_
.sym 60760 $abc$63045$new_ys__n11299_inv_
.sym 60762 $abc$63045$new_ys__n12673_
.sym 60763 $abc$63045$new_n3120_
.sym 60766 $abc$63045$new_n3246_
.sym 60767 rvsoc.code_adrs[31]
.sym 60768 $abc$63045$new_ys__n4261_
.sym 60769 rvsoc.mem_vdata[15][6]
.sym 60772 $abc$63045$new_n5174_
.sym 60773 rvsoc.mem_vdata[5][3]
.sym 60774 $abc$63045$new_n5175_
.sym 60775 $abc$63045$new_ys__n11766_
.sym 60778 $abc$63045$new_ys__n4261_
.sym 60779 rvsoc.code_adrs[31]
.sym 60780 $abc$63045$new_n3256_
.sym 60781 rvsoc.mem_vdata[15][3]
.sym 60784 $abc$63045$new_n5314_
.sym 60785 $abc$63045$new_n3120_
.sym 60786 $abc$63045$new_n5313_
.sym 60787 $abc$63045$new_n5311_
.sym 60790 $abc$63045$new_ys__n11298_
.sym 60791 rvsoc.mem_vdata[4][6]
.sym 60792 $abc$63045$new_ys__n11772_
.sym 60793 rvsoc.mem_vdata[15][6]
.sym 60796 rvsoc.data_adrs[31]
.sym 60798 rvsoc.data_adrs[30]
.sym 60802 rvsoc.mem_vdata[5][28]
.sym 60803 rvsoc.mem_vdata[1][28]
.sym 60804 $abc$63045$new_ys__n12665_
.sym 60805 rvsoc.code_adrs[30]
.sym 60809 $abc$63045$new_n5311_
.sym 60810 $abc$63045$new_ys__n7758_
.sym 60811 $abc$63045$new_ys__n11298_
.sym 60812 $abc$63045$new_n3355_
.sym 60813 rvsoc.mem_vdata[4][7]
.sym 60814 $abc$63045$new_n5073_
.sym 60815 $abc$63045$new_ys__n9516_
.sym 60816 $abc$63045$new_ys__n12674_
.sym 60817 rvsoc.mem_vdata[0][22]
.sym 60818 rvsoc.spi0.status[7]
.sym 60819 rvsoc.cpu0.D_actv_pc[20]
.sym 60821 $abc$63045$new_ys__n11818_
.sym 60822 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 60823 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 60824 rvsoc.data_adrs[29]
.sym 60825 rvsoc.data_adrs[30]
.sym 60826 rvsoc.mem_vdata[2][13]
.sym 60827 rvsoc.spi0.status[11]
.sym 60828 rvsoc.mem_vdata[2][31]
.sym 60829 rvsoc.mem_vdata[0][23]
.sym 60830 rvsoc.data_adrs[28]
.sym 60831 rvsoc.mem_vdata[4][4]
.sym 60832 $abc$63045$new_ys__n11766_
.sym 60833 rvsoc.code_adrs[31]
.sym 60834 rvsoc.mem_vdata[5][3]
.sym 60835 $abc$63045$new_ys__n11772_
.sym 60836 $abc$63045$new_ys__n4261_
.sym 60837 rvsoc.mem_vdata[5][18]
.sym 60838 rvsoc.mem_vdata[15][16]
.sym 60839 $abc$63045$new_ys__n9517_
.sym 60840 rvsoc.code_adrs[30]
.sym 60841 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[29]
.sym 60842 rvsoc.mem_vdata[0][15]
.sym 60844 $abc$63045$new_ys__n7758_
.sym 60850 rvsoc.mem_vdata[4][20]
.sym 60851 rvsoc.data_adrs[1]
.sym 60852 $abc$63045$new_ys__n11772_
.sym 60854 $abc$63045$new_ys__n7752_
.sym 60855 rvsoc.mem_vdata[15][20]
.sym 60857 $abc$63045$new_ys__n9517_
.sym 60859 rvsoc.mem_vdata[5][28]
.sym 60860 $abc$63045$new_ys__n12673_
.sym 60861 rvsoc.data_adrs[1]
.sym 60862 $abc$63045$new_ys__n7736_
.sym 60863 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 60864 $abc$63045$new_n5217_
.sym 60865 $abc$63045$new_n3329_
.sym 60866 rvsoc.cpu0.D_insn_typ[5]
.sym 60868 $abc$63045$new_n5218_
.sym 60869 $abc$63045$new_n3355_
.sym 60870 rvsoc.code_adrs[29]
.sym 60871 $abc$63045$new_ys__n11766_
.sym 60872 $abc$63045$new_ys__n9516_
.sym 60873 rvsoc.data_adrs[0]
.sym 60874 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[31]
.sym 60876 $abc$63045$new_ys__n11298_
.sym 60878 rvsoc.cpu0.D_insn_typ[1]
.sym 60879 rvsoc.code_adrs[28]
.sym 60880 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[30]
.sym 60881 $abc$63045$new_n3327_
.sym 60883 $abc$63045$new_ys__n11772_
.sym 60884 rvsoc.mem_vdata[15][20]
.sym 60885 rvsoc.mem_vdata[4][20]
.sym 60886 $abc$63045$new_ys__n11298_
.sym 60889 rvsoc.data_adrs[1]
.sym 60890 $abc$63045$new_ys__n9516_
.sym 60891 $abc$63045$new_ys__n9517_
.sym 60895 rvsoc.mem_vdata[5][28]
.sym 60896 $abc$63045$new_n5217_
.sym 60897 $abc$63045$new_n5218_
.sym 60898 $abc$63045$new_ys__n11766_
.sym 60901 $abc$63045$new_ys__n7736_
.sym 60902 rvsoc.data_adrs[1]
.sym 60903 rvsoc.data_adrs[0]
.sym 60904 $abc$63045$new_ys__n7752_
.sym 60907 $abc$63045$new_n3329_
.sym 60908 rvsoc.cpu0.D_insn_typ[1]
.sym 60909 rvsoc.cpu0.D_insn_typ[5]
.sym 60910 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[31]
.sym 60913 $abc$63045$new_ys__n12673_
.sym 60915 $abc$63045$new_n3355_
.sym 60919 $abc$63045$new_n3327_
.sym 60920 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[30]
.sym 60921 rvsoc.cpu0.D_insn_typ[5]
.sym 60922 rvsoc.cpu0.D_insn_typ[1]
.sym 60926 rvsoc.code_adrs[28]
.sym 60928 rvsoc.code_adrs[29]
.sym 60929 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 60930 rvsoc.clka
.sym 60931 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 60932 $abc$63045$new_ys__n3049_inv_
.sym 60933 $abc$63045$new_n3608_
.sym 60934 $abc$63045$new_n3638_
.sym 60935 $abc$63045$new_n3637_
.sym 60936 rvsoc.code_adrs[29]
.sym 60937 rvsoc.code_adrs[28]
.sym 60938 $abc$63045$new_ys__n3053_inv_
.sym 60939 $abc$63045$new_n3590_
.sym 60941 rvsoc.data_wdata[17]
.sym 60942 rvsoc.data_wdata[17]
.sym 60943 rvsoc.code_adrs[14]
.sym 60944 rvsoc.data_wdata[7]
.sym 60945 rvsoc.mem_vdata[4][6]
.sym 60946 rvsoc.mem_vdata[2][15]
.sym 60947 rvsoc.uart0.div[10]
.sym 60948 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 60949 rvsoc.data_wdata[5]
.sym 60950 rvsoc.mem_vdata[15][25]
.sym 60951 rvsoc.mem_vdata[15][20]
.sym 60952 rvsoc.mem_vdata[0][25]
.sym 60953 rvsoc.mem_vdata[0][30]
.sym 60954 rvsoc.bootram.adrs[0]
.sym 60955 $abc$63045$new_ys__n2165_inv_
.sym 60957 rvsoc.mem_vdata[15][29]
.sym 60959 rvsoc.code_adrs[28]
.sym 60960 rvsoc.mem_vdata[4][7]
.sym 60961 rvsoc.mem_vdata[1][15]
.sym 60963 $abc$63045$new_ys__n11772_
.sym 60964 rvsoc.code_adrs[9]
.sym 60965 rvsoc.cpu0.D_insn_typ[5]
.sym 60966 rvsoc.mem_vdata[15][28]
.sym 60967 $abc$63045$new_ys__n12665_
.sym 60973 rvsoc.mem_vdata[4][24]
.sym 60975 rvsoc.mem_vdata[3][24]
.sym 60977 rvsoc.mem_vdata[4][28]
.sym 60978 $abc$63045$new_ys__n11772_
.sym 60979 rvsoc.mem_vdata[4][17]
.sym 60980 rvsoc.mem_vdata[3][20]
.sym 60981 rvsoc.mem_vdata[4][20]
.sym 60983 $abc$63045$new_ys__n11298_
.sym 60984 rvsoc.mem_vdata[4][19]
.sym 60985 $PACKER_GND_NET
.sym 60986 rvsoc.mem_vdata[15][19]
.sym 60988 rvsoc.mem_vdata[15][17]
.sym 60989 $abc$63045$new_n3009_
.sym 60991 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 60992 rvsoc.mem_vdata[15][28]
.sym 60994 $abc$63045$new_n3014_
.sym 60996 $abc$63045$new_ys__n11772_
.sym 60997 $abc$63045$new_n3009_
.sym 60998 rvsoc.mem_vdata[15][24]
.sym 61001 rvsoc.mem_vdata[3][28]
.sym 61002 $abc$63045$new_n3014_
.sym 61004 $abc$63045$new_ys__n11772_
.sym 61006 $abc$63045$new_n3009_
.sym 61007 rvsoc.mem_vdata[4][20]
.sym 61008 $abc$63045$new_n3014_
.sym 61009 rvsoc.mem_vdata[3][20]
.sym 61014 $PACKER_GND_NET
.sym 61018 $abc$63045$new_n3009_
.sym 61019 rvsoc.mem_vdata[3][28]
.sym 61020 rvsoc.mem_vdata[4][28]
.sym 61021 $abc$63045$new_n3014_
.sym 61024 $abc$63045$new_n3014_
.sym 61025 rvsoc.mem_vdata[4][24]
.sym 61026 $abc$63045$new_n3009_
.sym 61027 rvsoc.mem_vdata[3][24]
.sym 61030 rvsoc.mem_vdata[15][17]
.sym 61031 $abc$63045$new_ys__n11298_
.sym 61032 rvsoc.mem_vdata[4][17]
.sym 61033 $abc$63045$new_ys__n11772_
.sym 61036 $abc$63045$new_ys__n11298_
.sym 61037 rvsoc.mem_vdata[4][19]
.sym 61038 $abc$63045$new_ys__n11772_
.sym 61039 rvsoc.mem_vdata[15][19]
.sym 61042 rvsoc.mem_vdata[4][28]
.sym 61043 $abc$63045$new_ys__n11298_
.sym 61044 $abc$63045$new_ys__n11772_
.sym 61045 rvsoc.mem_vdata[15][28]
.sym 61048 $abc$63045$new_ys__n11298_
.sym 61049 rvsoc.mem_vdata[4][24]
.sym 61050 $abc$63045$new_ys__n11772_
.sym 61051 rvsoc.mem_vdata[15][24]
.sym 61052 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 61053 rvsoc.clkn
.sym 61055 $abc$63045$new_n3009_
.sym 61056 $abc$63045$new_ys__n4261_
.sym 61057 $abc$63045$new_n3614_
.sym 61058 rvsoc.code_adrs[30]
.sym 61059 $abc$63045$new_ys__n7747_
.sym 61060 $abc$63045$new_n3014_
.sym 61061 $abc$63045$new_n3607_
.sym 61062 $abc$63045$new_n5151_
.sym 61063 rvsoc.mem_vdata[4][24]
.sym 61064 rvsoc.code_adrs[28]
.sym 61065 rvsoc.code_adrs[28]
.sym 61066 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 61067 rvsoc.mem_vdata[4][20]
.sym 61068 rvsoc.cpu0.F_next_pc[28]
.sym 61069 rvsoc.mem_vdata[4][9]
.sym 61070 $abc$63045$new_n5113_
.sym 61071 rvsoc.mem_vdata[3][16]
.sym 61072 rvsoc.mem_vdata[4][19]
.sym 61073 rvsoc.data_wdata[30]
.sym 61074 rvsoc.code_adrs[4]
.sym 61075 rvsoc.cpu0.F_next_pc[29]
.sym 61076 rvsoc.mem_vdata[15][17]
.sym 61077 rvsoc.data_adrs[8]
.sym 61078 $abc$63045$new_ys__n3055_inv_
.sym 61079 $PACKER_GND_NET
.sym 61080 $abc$63045$new_ys__n11766_
.sym 61082 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[28]
.sym 61083 rvsoc.code_adrs[29]
.sym 61084 rvsoc.mem_vdata[15][24]
.sym 61085 rvsoc.mem_vdata[3][17]
.sym 61087 rvsoc.mem_vdata[2][6]
.sym 61089 rvsoc.cpu0.D_actv_pc[20]
.sym 61090 $abc$63045$new_n5078_
.sym 61096 rvsoc.cpu0.F_actv_pc[8]
.sym 61098 $abc$63045$new_n3008_
.sym 61100 rvsoc.mem_vdata[4][17]
.sym 61101 rvsoc.code_adrs[29]
.sym 61102 $abc$63045$new_n3018_
.sym 61103 rvsoc.mem_vdata[3][17]
.sym 61106 $abc$63045$new_n3613_
.sym 61108 rvsoc.cpu0.F_actv_pc[20]
.sym 61109 rvsoc.code_adrs[28]
.sym 61110 $abc$63045$new_n3616_
.sym 61111 rvsoc.mem_vdata[15][19]
.sym 61113 $abc$63045$new_n3016_
.sym 61114 $abc$63045$new_n3614_
.sym 61115 rvsoc.code_adrs[30]
.sym 61116 $abc$63045$new_n3007_
.sym 61120 $abc$63045$new_n3009_
.sym 61121 $abc$63045$new_ys__n4261_
.sym 61122 rvsoc.code_adrs[31]
.sym 61123 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 61125 $abc$63045$new_n3014_
.sym 61126 rvsoc.mem_vdata[15][28]
.sym 61127 $abc$63045$new_n3615_
.sym 61129 rvsoc.cpu0.F_actv_pc[8]
.sym 61135 rvsoc.cpu0.F_actv_pc[20]
.sym 61141 $abc$63045$new_n3615_
.sym 61142 $abc$63045$new_n3616_
.sym 61143 $abc$63045$new_n3614_
.sym 61144 rvsoc.code_adrs[30]
.sym 61147 $abc$63045$new_n3613_
.sym 61148 rvsoc.mem_vdata[15][19]
.sym 61149 rvsoc.code_adrs[31]
.sym 61150 $abc$63045$new_ys__n4261_
.sym 61153 $abc$63045$new_n3018_
.sym 61154 rvsoc.code_adrs[30]
.sym 61155 $abc$63045$new_n3008_
.sym 61156 $abc$63045$new_n3016_
.sym 61159 rvsoc.mem_vdata[3][17]
.sym 61160 rvsoc.mem_vdata[4][17]
.sym 61161 $abc$63045$new_n3009_
.sym 61162 $abc$63045$new_n3014_
.sym 61165 rvsoc.code_adrs[28]
.sym 61168 rvsoc.code_adrs[29]
.sym 61171 rvsoc.mem_vdata[15][28]
.sym 61172 $abc$63045$new_n3007_
.sym 61173 rvsoc.code_adrs[31]
.sym 61174 $abc$63045$new_ys__n4261_
.sym 61175 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 61176 rvsoc.clka
.sym 61178 rvsoc.uart0.tx_divcnt[7]
.sym 61179 rvsoc.uart0.tx_divcnt[4]
.sym 61180 rvsoc.uart0.tx_divcnt[6]
.sym 61181 rvsoc.uart0.tx_divcnt[2]
.sym 61182 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 61183 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[2]
.sym 61184 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 61185 rvsoc.uart0.tx_divcnt[5]
.sym 61188 rvsoc.data_wdata[15]
.sym 61189 rvsoc.cpu0.D_actv_pc[8]
.sym 61190 rvsoc.uart0.div[20]
.sym 61191 rvsoc.cpu0.E_mul_lolo[9]
.sym 61192 rvsoc.mem_vdata[2][28]
.sym 61193 rvsoc.code_adrs[30]
.sym 61194 rvsoc.cpu0.F_next_pc[30]
.sym 61195 $abc$63045$new_n3120_
.sym 61196 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 61198 $abc$63045$new_n3616_
.sym 61199 rvsoc.mem_vdata[15][19]
.sym 61200 $PACKER_GND_NET
.sym 61201 rvsoc.mem_vdata[15][30]
.sym 61202 rvsoc.cpu0.E_Br_adrs[29]
.sym 61204 rvsoc.mem_vdata[3][18]
.sym 61207 rvsoc.uart0.div[23]
.sym 61208 $abc$63045$new_n3327_
.sym 61209 rvsoc.data_wdata[20]
.sym 61212 rvsoc.data_adrs[2]
.sym 61213 rvsoc.data_adrs[2]
.sym 61230 rvsoc.uart0.tx_divcnt[0]
.sym 61231 rvsoc.uart0.tx_divcnt[1]
.sym 61232 rvsoc.uart0.tx_divcnt[3]
.sym 61235 rvsoc.uart0.tx_divcnt[7]
.sym 61236 rvsoc.uart0.tx_divcnt[4]
.sym 61237 rvsoc.uart0.tx_divcnt[6]
.sym 61238 rvsoc.uart0.tx_divcnt[2]
.sym 61250 rvsoc.uart0.tx_divcnt[5]
.sym 61251 $nextpnr_ICESTORM_LC_8$O
.sym 61254 rvsoc.uart0.tx_divcnt[0]
.sym 61257 $auto$alumacc.cc:474:replace_alu$3247.C[2]
.sym 61260 rvsoc.uart0.tx_divcnt[1]
.sym 61263 $auto$alumacc.cc:474:replace_alu$3247.C[3]
.sym 61265 rvsoc.uart0.tx_divcnt[2]
.sym 61267 $auto$alumacc.cc:474:replace_alu$3247.C[2]
.sym 61269 $auto$alumacc.cc:474:replace_alu$3247.C[4]
.sym 61271 rvsoc.uart0.tx_divcnt[3]
.sym 61273 $auto$alumacc.cc:474:replace_alu$3247.C[3]
.sym 61275 $auto$alumacc.cc:474:replace_alu$3247.C[5]
.sym 61277 rvsoc.uart0.tx_divcnt[4]
.sym 61279 $auto$alumacc.cc:474:replace_alu$3247.C[4]
.sym 61281 $auto$alumacc.cc:474:replace_alu$3247.C[6]
.sym 61283 rvsoc.uart0.tx_divcnt[5]
.sym 61285 $auto$alumacc.cc:474:replace_alu$3247.C[5]
.sym 61287 $auto$alumacc.cc:474:replace_alu$3247.C[7]
.sym 61290 rvsoc.uart0.tx_divcnt[6]
.sym 61291 $auto$alumacc.cc:474:replace_alu$3247.C[6]
.sym 61293 $auto$alumacc.cc:474:replace_alu$3247.C[8]
.sym 61295 rvsoc.uart0.tx_divcnt[7]
.sym 61297 $auto$alumacc.cc:474:replace_alu$3247.C[7]
.sym 61301 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[13]
.sym 61302 rvsoc.uart0.tx_divcnt[9]
.sym 61303 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[8]
.sym 61304 rvsoc.uart0.tx_divcnt[15]
.sym 61305 rvsoc.uart0.tx_divcnt[19]
.sym 61306 rvsoc.uart0.tx_divcnt[25]
.sym 61307 rvsoc.uart0.tx_divcnt[11]
.sym 61308 rvsoc.uart0.tx_divcnt[23]
.sym 61311 rvsoc.cpu0.D_insn_typ[3]
.sym 61312 rvsoc.cpu0.E_funct3[1]
.sym 61313 rvsoc.mem_vdata[15][12]
.sym 61315 $abc$63045$new_n3196_
.sym 61316 rvsoc.data_adrs[6]
.sym 61317 rvsoc.cpu0.D_insn_typ[7]
.sym 61318 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 61319 rvsoc.cpu0.E_mul_lolo[6]
.sym 61320 rvsoc.cpu0.E_mul_lolo[3]
.sym 61321 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[3]
.sym 61322 rvsoc.mem_vdata[15][11]
.sym 61323 rvsoc.mem_vdata[15][8]
.sym 61324 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 61325 $abc$63045$new_ys__n2143_inv_
.sym 61326 rvsoc.mem_vdata[15][9]
.sym 61327 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[25]
.sym 61331 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 61332 rvsoc.code_adrs[30]
.sym 61333 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[29]
.sym 61335 rvsoc.code_adrs[31]
.sym 61336 rvsoc.code_adrs[31]
.sym 61337 $auto$alumacc.cc:474:replace_alu$3247.C[8]
.sym 61344 rvsoc.uart0.tx_divcnt[14]
.sym 61345 rvsoc.uart0.tx_divcnt[10]
.sym 61346 rvsoc.uart0.tx_divcnt[12]
.sym 61347 rvsoc.uart0.tx_divcnt[8]
.sym 61348 rvsoc.uart0.tx_divcnt[13]
.sym 61364 rvsoc.uart0.tx_divcnt[11]
.sym 61367 rvsoc.uart0.tx_divcnt[9]
.sym 61369 rvsoc.uart0.tx_divcnt[15]
.sym 61374 $auto$alumacc.cc:474:replace_alu$3247.C[9]
.sym 61376 rvsoc.uart0.tx_divcnt[8]
.sym 61378 $auto$alumacc.cc:474:replace_alu$3247.C[8]
.sym 61380 $auto$alumacc.cc:474:replace_alu$3247.C[10]
.sym 61382 rvsoc.uart0.tx_divcnt[9]
.sym 61384 $auto$alumacc.cc:474:replace_alu$3247.C[9]
.sym 61386 $auto$alumacc.cc:474:replace_alu$3247.C[11]
.sym 61388 rvsoc.uart0.tx_divcnt[10]
.sym 61390 $auto$alumacc.cc:474:replace_alu$3247.C[10]
.sym 61392 $auto$alumacc.cc:474:replace_alu$3247.C[12]
.sym 61394 rvsoc.uart0.tx_divcnt[11]
.sym 61396 $auto$alumacc.cc:474:replace_alu$3247.C[11]
.sym 61398 $auto$alumacc.cc:474:replace_alu$3247.C[13]
.sym 61401 rvsoc.uart0.tx_divcnt[12]
.sym 61402 $auto$alumacc.cc:474:replace_alu$3247.C[12]
.sym 61404 $auto$alumacc.cc:474:replace_alu$3247.C[14]
.sym 61406 rvsoc.uart0.tx_divcnt[13]
.sym 61408 $auto$alumacc.cc:474:replace_alu$3247.C[13]
.sym 61410 $auto$alumacc.cc:474:replace_alu$3247.C[15]
.sym 61413 rvsoc.uart0.tx_divcnt[14]
.sym 61414 $auto$alumacc.cc:474:replace_alu$3247.C[14]
.sym 61416 $auto$alumacc.cc:474:replace_alu$3247.C[16]
.sym 61418 rvsoc.uart0.tx_divcnt[15]
.sym 61420 $auto$alumacc.cc:474:replace_alu$3247.C[15]
.sym 61424 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[19]
.sym 61425 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 61426 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 61427 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[14]
.sym 61428 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 61429 rvsoc.cpu0.D_next_pc[25]
.sym 61430 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 61431 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[9]
.sym 61432 rvsoc.code_adrs[6]
.sym 61433 $PACKER_VCC_NET
.sym 61434 $PACKER_VCC_NET
.sym 61435 rvsoc.code_adrs[6]
.sym 61436 rvsoc.eram.adrs[2]
.sym 61437 rvsoc.uart0.tx_divcnt[11]
.sym 61438 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 61439 rvsoc.eram.adrs[8]
.sym 61440 rvsoc.uart0.div[2]
.sym 61441 rvsoc.eram.adrs[9]
.sym 61442 rvsoc.cpu0.E_mul_lolo[11]
.sym 61443 $abc$63045$new_ys__n2231_inv_
.sym 61444 rvsoc.uart0.div[4]
.sym 61445 rvsoc.eram.adrs[10]
.sym 61446 rvsoc.mem_vdata[2][30]
.sym 61447 rvsoc.eram.adrs[3]
.sym 61448 rvsoc.code_adrs[9]
.sym 61449 rvsoc.cpu0.D_insn_typ[5]
.sym 61450 rvsoc.cpu0.D_insn_typ[12]
.sym 61451 rvsoc.cpu0.D_next_pc[25]
.sym 61452 rvsoc.uart0.div[26]
.sym 61453 rvsoc.data_wdata[20]
.sym 61454 rvsoc.uart0.tx_divcnt[25]
.sym 61455 rvsoc.data_adrs[9]
.sym 61459 rvsoc.cpu0.D_op1[11]
.sym 61460 $auto$alumacc.cc:474:replace_alu$3247.C[16]
.sym 61472 rvsoc.uart0.tx_divcnt[23]
.sym 61477 rvsoc.uart0.tx_divcnt[19]
.sym 61482 rvsoc.uart0.tx_divcnt[20]
.sym 61483 rvsoc.uart0.tx_divcnt[18]
.sym 61485 rvsoc.uart0.tx_divcnt[17]
.sym 61488 rvsoc.uart0.tx_divcnt[16]
.sym 61493 rvsoc.uart0.tx_divcnt[22]
.sym 61496 rvsoc.uart0.tx_divcnt[21]
.sym 61497 $auto$alumacc.cc:474:replace_alu$3247.C[17]
.sym 61499 rvsoc.uart0.tx_divcnt[16]
.sym 61501 $auto$alumacc.cc:474:replace_alu$3247.C[16]
.sym 61503 $auto$alumacc.cc:474:replace_alu$3247.C[18]
.sym 61505 rvsoc.uart0.tx_divcnt[17]
.sym 61507 $auto$alumacc.cc:474:replace_alu$3247.C[17]
.sym 61509 $auto$alumacc.cc:474:replace_alu$3247.C[19]
.sym 61512 rvsoc.uart0.tx_divcnt[18]
.sym 61513 $auto$alumacc.cc:474:replace_alu$3247.C[18]
.sym 61515 $auto$alumacc.cc:474:replace_alu$3247.C[20]
.sym 61518 rvsoc.uart0.tx_divcnt[19]
.sym 61519 $auto$alumacc.cc:474:replace_alu$3247.C[19]
.sym 61521 $auto$alumacc.cc:474:replace_alu$3247.C[21]
.sym 61523 rvsoc.uart0.tx_divcnt[20]
.sym 61525 $auto$alumacc.cc:474:replace_alu$3247.C[20]
.sym 61527 $auto$alumacc.cc:474:replace_alu$3247.C[22]
.sym 61529 rvsoc.uart0.tx_divcnt[21]
.sym 61531 $auto$alumacc.cc:474:replace_alu$3247.C[21]
.sym 61533 $auto$alumacc.cc:474:replace_alu$3247.C[23]
.sym 61535 rvsoc.uart0.tx_divcnt[22]
.sym 61537 $auto$alumacc.cc:474:replace_alu$3247.C[22]
.sym 61539 $auto$alumacc.cc:474:replace_alu$3247.C[24]
.sym 61542 rvsoc.uart0.tx_divcnt[23]
.sym 61543 $auto$alumacc.cc:474:replace_alu$3247.C[23]
.sym 61547 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[28]
.sym 61548 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 61549 rvsoc.uart0.tx_divcnt[18]
.sym 61550 rvsoc.uart0.tx_divcnt[30]
.sym 61551 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[29]
.sym 61552 rvsoc.uart0.tx_divcnt[31]
.sym 61553 rvsoc.uart0.tx_divcnt[26]
.sym 61554 rvsoc.uart0.tx_divcnt[16]
.sym 61555 rvsoc.code_adrs[9]
.sym 61557 rvsoc.code_adrs[24]
.sym 61558 rvsoc.code_adrs[9]
.sym 61559 rvsoc.data_adrs[9]
.sym 61560 rvsoc.data_wdata[19]
.sym 61561 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[4]
.sym 61562 rvsoc.code_adrs[5]
.sym 61563 rvsoc.eram.adrs[7]
.sym 61564 rvsoc.data_adrs[3]
.sym 61566 rvsoc.cpu0.E_mul_lolo[10]
.sym 61567 rvsoc.cpu0.E_mul_lhhl[0]
.sym 61568 rvsoc.uart0.div[2]
.sym 61569 rvsoc.cpu0.mul_val[20]
.sym 61570 rvsoc.cpu0.E_mul_lolo[13]
.sym 61571 $abc$63045$new_ys__n12234_inv_
.sym 61572 rvsoc.cpu0.umul_lolo[19]
.sym 61573 rvsoc.cpu0.umul_lolo[18]
.sym 61574 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$56773
.sym 61576 rvsoc.data_wdata[14]
.sym 61577 rvsoc.cpu0.D_actv_pc[20]
.sym 61578 rvsoc.mem_vdata[2][6]
.sym 61579 rvsoc.code_adrs[14]
.sym 61580 rvsoc.data_wdata[24]
.sym 61581 rvsoc.cpu0.umul_lolo[17]
.sym 61583 $auto$alumacc.cc:474:replace_alu$3247.C[24]
.sym 61596 rvsoc.uart0.tx_divcnt[24]
.sym 61597 rvsoc.uart0.tx_divcnt[27]
.sym 61601 rvsoc.uart0.tx_divcnt[29]
.sym 61603 rvsoc.uart0.tx_divcnt[28]
.sym 61607 rvsoc.uart0.tx_divcnt[30]
.sym 61614 rvsoc.uart0.tx_divcnt[25]
.sym 61617 rvsoc.uart0.tx_divcnt[31]
.sym 61618 rvsoc.uart0.tx_divcnt[26]
.sym 61620 $auto$alumacc.cc:474:replace_alu$3247.C[25]
.sym 61622 rvsoc.uart0.tx_divcnt[24]
.sym 61624 $auto$alumacc.cc:474:replace_alu$3247.C[24]
.sym 61626 $auto$alumacc.cc:474:replace_alu$3247.C[26]
.sym 61629 rvsoc.uart0.tx_divcnt[25]
.sym 61630 $auto$alumacc.cc:474:replace_alu$3247.C[25]
.sym 61632 $auto$alumacc.cc:474:replace_alu$3247.C[27]
.sym 61634 rvsoc.uart0.tx_divcnt[26]
.sym 61636 $auto$alumacc.cc:474:replace_alu$3247.C[26]
.sym 61638 $auto$alumacc.cc:474:replace_alu$3247.C[28]
.sym 61640 rvsoc.uart0.tx_divcnt[27]
.sym 61642 $auto$alumacc.cc:474:replace_alu$3247.C[27]
.sym 61644 $auto$alumacc.cc:474:replace_alu$3247.C[29]
.sym 61647 rvsoc.uart0.tx_divcnt[28]
.sym 61648 $auto$alumacc.cc:474:replace_alu$3247.C[28]
.sym 61650 $auto$alumacc.cc:474:replace_alu$3247.C[30]
.sym 61652 rvsoc.uart0.tx_divcnt[29]
.sym 61654 $auto$alumacc.cc:474:replace_alu$3247.C[29]
.sym 61656 $auto$alumacc.cc:474:replace_alu$3247.C[31]
.sym 61658 rvsoc.uart0.tx_divcnt[30]
.sym 61660 $auto$alumacc.cc:474:replace_alu$3247.C[30]
.sym 61664 rvsoc.uart0.tx_divcnt[31]
.sym 61666 $auto$alumacc.cc:474:replace_alu$3247.C[31]
.sym 61670 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 61671 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[0]
.sym 61672 $abc$63045$new_n3387_
.sym 61673 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 61674 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 61675 rvsoc.cpu0.E_mul_lolo[29]
.sym 61676 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[7]
.sym 61677 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[8]
.sym 61680 rvsoc.cpu0.D_next_pc[9]
.sym 61681 rvsoc.cpu0.D_op1[10]
.sym 61682 $abc$63045$new_ys__n2881_
.sym 61684 rvsoc.eram.adrs[1]
.sym 61685 rvsoc.cpu0.mul_val[24]
.sym 61686 rvsoc.cpu0.mul_val[29]
.sym 61687 rvsoc.uart0.div[19]
.sym 61688 rvsoc.data_wdata[26]
.sym 61689 rvsoc.data_adrs[10]
.sym 61690 rvsoc.cpu0.D_insn[26]
.sym 61691 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[5]
.sym 61692 $abc$63045$new_ys__n2881_
.sym 61694 rvsoc.cpu0.E_Br_adrs[29]
.sym 61695 $auto$alumacc.cc:474:replace_alu$3191.AA[9]
.sym 61697 rvsoc.cpu0.F_next_pc[25]
.sym 61698 rvsoc.cpu0.E_funct3[1]
.sym 61699 $abc$63045$new_n3327_
.sym 61700 $auto$alumacc.cc:474:replace_alu$3191.AA[15]
.sym 61701 $auto$alumacc.cc:474:replace_alu$3191.AA[8]
.sym 61702 $auto$alumacc.cc:474:replace_alu$3191.AA[10]
.sym 61703 rvsoc.uart0.div[23]
.sym 61704 rvsoc.uart0.tx_divcnt[16]
.sym 61705 rvsoc.data_wdata[12]
.sym 61711 rvsoc.cpu0.umul_lolo[21]
.sym 61713 rvsoc.cpu0.umul_lhhl[3]
.sym 61717 rvsoc.cpu0.umul_lhhl[1]
.sym 61718 rvsoc.cpu0.umul_lolo[16]
.sym 61719 rvsoc.cpu0.umul_lhhl[6]
.sym 61721 rvsoc.cpu0.umul_lhhl[7]
.sym 61725 rvsoc.cpu0.umul_lhhl[5]
.sym 61727 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 61728 rvsoc.cpu0.umul_lhhl[2]
.sym 61729 rvsoc.cpu0.umul_lhhl[4]
.sym 61732 rvsoc.cpu0.umul_lolo[19]
.sym 61733 rvsoc.cpu0.umul_lolo[18]
.sym 61735 rvsoc.cpu0.umul_lolo[20]
.sym 61738 $auto$alumacc.cc:474:replace_alu$3191.AA[6]
.sym 61740 rvsoc.cpu0.umul_lhhl[0]
.sym 61741 rvsoc.cpu0.umul_lolo[17]
.sym 61743 $auto$alumacc.cc:474:replace_alu$3191.C[1]
.sym 61745 rvsoc.cpu0.umul_lolo[16]
.sym 61746 rvsoc.cpu0.umul_lhhl[0]
.sym 61749 $auto$alumacc.cc:474:replace_alu$3191.C[2]
.sym 61751 rvsoc.cpu0.umul_lhhl[1]
.sym 61752 rvsoc.cpu0.umul_lolo[17]
.sym 61755 $auto$alumacc.cc:474:replace_alu$3191.C[3]
.sym 61757 rvsoc.cpu0.umul_lhhl[2]
.sym 61758 rvsoc.cpu0.umul_lolo[18]
.sym 61761 $auto$alumacc.cc:474:replace_alu$3191.C[4]
.sym 61763 rvsoc.cpu0.umul_lhhl[3]
.sym 61764 rvsoc.cpu0.umul_lolo[19]
.sym 61767 $auto$alumacc.cc:474:replace_alu$3191.C[5]
.sym 61769 rvsoc.cpu0.umul_lolo[20]
.sym 61770 rvsoc.cpu0.umul_lhhl[4]
.sym 61773 $auto$alumacc.cc:474:replace_alu$3191.C[6]
.sym 61775 rvsoc.cpu0.umul_lolo[21]
.sym 61776 rvsoc.cpu0.umul_lhhl[5]
.sym 61779 $auto$alumacc.cc:474:replace_alu$3191.C[7]
.sym 61781 rvsoc.cpu0.umul_lhhl[6]
.sym 61782 $auto$alumacc.cc:474:replace_alu$3191.AA[6]
.sym 61785 $auto$alumacc.cc:474:replace_alu$3191.C[8]
.sym 61787 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 61788 rvsoc.cpu0.umul_lhhl[7]
.sym 61801 rvsoc.cpu0.D_op2[6]
.sym 61802 rvsoc.data_wdata[5]
.sym 61803 rvsoc.data_wdata[5]
.sym 61805 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 61807 rvsoc.cpu0.D_op1[22]
.sym 61808 rvsoc.cpu0.D_op1[13]
.sym 61809 rvsoc.uart0.div[24]
.sym 61810 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 61812 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 61813 rvsoc.mem_vdata[15][12]
.sym 61814 rvsoc.cpu0.D_insn[28]
.sym 61816 $abc$63045$new_ys__n2231_inv_
.sym 61817 $abc$63045$new_ys__n2143_inv_
.sym 61820 rvsoc.code_adrs[31]
.sym 61821 rvsoc.uart0.div[23]
.sym 61822 rvsoc.cpu0.E_lllhhl[16]
.sym 61823 $abc$63045$new_ys__n2852_
.sym 61824 rvsoc.cpu0.E_lllhhl[17]
.sym 61825 rvsoc.code_adrs[30]
.sym 61826 rvsoc.cpu0.E_lllhhl[18]
.sym 61827 rvsoc.code_adrs[31]
.sym 61829 $auto$alumacc.cc:474:replace_alu$3191.C[8]
.sym 61834 rvsoc.cpu0.umul_lhhl[10]
.sym 61836 rvsoc.cpu0.umul_lhhl[15]
.sym 61838 rvsoc.cpu0.umul_lhhl[12]
.sym 61840 $auto$alumacc.cc:474:replace_alu$3191.AA[14]
.sym 61842 rvsoc.cpu0.umul_lhhl[14]
.sym 61846 rvsoc.cpu0.umul_lhhl[8]
.sym 61848 $auto$alumacc.cc:474:replace_alu$3191.AA[12]
.sym 61851 rvsoc.cpu0.umul_lhhl[13]
.sym 61854 $auto$alumacc.cc:474:replace_alu$3191.AA[13]
.sym 61855 $auto$alumacc.cc:474:replace_alu$3191.AA[9]
.sym 61856 rvsoc.cpu0.umul_lhhl[11]
.sym 61859 rvsoc.cpu0.umul_lhhl[9]
.sym 61860 $auto$alumacc.cc:474:replace_alu$3191.AA[15]
.sym 61861 $auto$alumacc.cc:474:replace_alu$3191.AA[8]
.sym 61862 $auto$alumacc.cc:474:replace_alu$3191.AA[10]
.sym 61864 $auto$alumacc.cc:474:replace_alu$3191.AA[11]
.sym 61866 $auto$alumacc.cc:474:replace_alu$3191.C[9]
.sym 61868 rvsoc.cpu0.umul_lhhl[8]
.sym 61869 $auto$alumacc.cc:474:replace_alu$3191.AA[8]
.sym 61872 $auto$alumacc.cc:474:replace_alu$3191.C[10]
.sym 61874 rvsoc.cpu0.umul_lhhl[9]
.sym 61875 $auto$alumacc.cc:474:replace_alu$3191.AA[9]
.sym 61878 $auto$alumacc.cc:474:replace_alu$3191.C[11]
.sym 61880 $auto$alumacc.cc:474:replace_alu$3191.AA[10]
.sym 61881 rvsoc.cpu0.umul_lhhl[10]
.sym 61884 $auto$alumacc.cc:474:replace_alu$3191.C[12]
.sym 61886 rvsoc.cpu0.umul_lhhl[11]
.sym 61887 $auto$alumacc.cc:474:replace_alu$3191.AA[11]
.sym 61890 $auto$alumacc.cc:474:replace_alu$3191.C[13]
.sym 61892 $auto$alumacc.cc:474:replace_alu$3191.AA[12]
.sym 61893 rvsoc.cpu0.umul_lhhl[12]
.sym 61896 $auto$alumacc.cc:474:replace_alu$3191.C[14]
.sym 61898 $auto$alumacc.cc:474:replace_alu$3191.AA[13]
.sym 61899 rvsoc.cpu0.umul_lhhl[13]
.sym 61902 $auto$alumacc.cc:474:replace_alu$3191.C[15]
.sym 61904 rvsoc.cpu0.umul_lhhl[14]
.sym 61905 $auto$alumacc.cc:474:replace_alu$3191.AA[14]
.sym 61908 $auto$alumacc.cc:474:replace_alu$3191.C[16]
.sym 61910 rvsoc.cpu0.umul_lhhl[15]
.sym 61911 $auto$alumacc.cc:474:replace_alu$3191.AA[15]
.sym 61924 $auto$alumacc.cc:474:replace_alu$3191.AA[6]
.sym 61926 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 61927 $abc$63045$new_ys__n1920_
.sym 61928 rvsoc.data_wdata[2]
.sym 61929 rvsoc.code_adrs[6]
.sym 61930 rvsoc.cpu0.D_op1[1]
.sym 61931 rvsoc.data_wdata[15]
.sym 61932 rvsoc.cpu0.umul_lolo[16]
.sym 61933 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[19]
.sym 61934 rvsoc.uart0.div[2]
.sym 61935 rvsoc.cpu0.umul_lolo[21]
.sym 61936 rvsoc.cpu0.D_actv_pc[13]
.sym 61937 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[21]
.sym 61938 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 61939 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[1]
.sym 61940 rvsoc.cpu0.D_sysidx[1]
.sym 61941 rvsoc.uart0.rx_divcnt[21]
.sym 61942 rvsoc.cpu0.D_insn_typ[12]
.sym 61943 rvsoc.uart0.rx_divcnt[16]
.sym 61944 rvsoc.code_adrs[9]
.sym 61945 rvsoc.uart0.rx_divcnt[10]
.sym 61946 rvsoc.data_adrs[2]
.sym 61947 rvsoc.cpu0.sys_mcause[9]
.sym 61949 rvsoc.cpu0.E_lllhhl[26]
.sym 61950 rvsoc.cpu0.D_insn_typ[12]
.sym 61951 rvsoc.cpu0.E_lllhhl[27]
.sym 61952 $auto$alumacc.cc:474:replace_alu$3191.C[16]
.sym 61957 rvsoc.cpu0.umul_lhhl[18]
.sym 61961 rvsoc.cpu0.umul_lhhl[20]
.sym 61963 rvsoc.cpu0.umul_lhhl[17]
.sym 61965 rvsoc.cpu0.umul_lhhl[22]
.sym 61971 rvsoc.cpu0.umul_lhhl[21]
.sym 61974 rvsoc.cpu0.umul_lhhl[19]
.sym 61980 rvsoc.cpu0.umul_lhhl[23]
.sym 61986 rvsoc.cpu0.umul_lhhl[16]
.sym 61989 $auto$alumacc.cc:474:replace_alu$3191.C[17]
.sym 61992 rvsoc.cpu0.umul_lhhl[16]
.sym 61993 $auto$alumacc.cc:474:replace_alu$3191.C[16]
.sym 61995 $auto$alumacc.cc:474:replace_alu$3191.C[18]
.sym 61997 rvsoc.cpu0.umul_lhhl[17]
.sym 61999 $auto$alumacc.cc:474:replace_alu$3191.C[17]
.sym 62001 $auto$alumacc.cc:474:replace_alu$3191.C[19]
.sym 62004 rvsoc.cpu0.umul_lhhl[18]
.sym 62005 $auto$alumacc.cc:474:replace_alu$3191.C[18]
.sym 62007 $auto$alumacc.cc:474:replace_alu$3191.C[20]
.sym 62010 rvsoc.cpu0.umul_lhhl[19]
.sym 62011 $auto$alumacc.cc:474:replace_alu$3191.C[19]
.sym 62013 $auto$alumacc.cc:474:replace_alu$3191.C[21]
.sym 62016 rvsoc.cpu0.umul_lhhl[20]
.sym 62017 $auto$alumacc.cc:474:replace_alu$3191.C[20]
.sym 62019 $auto$alumacc.cc:474:replace_alu$3191.C[22]
.sym 62022 rvsoc.cpu0.umul_lhhl[21]
.sym 62023 $auto$alumacc.cc:474:replace_alu$3191.C[21]
.sym 62025 $auto$alumacc.cc:474:replace_alu$3191.C[23]
.sym 62027 rvsoc.cpu0.umul_lhhl[22]
.sym 62029 $auto$alumacc.cc:474:replace_alu$3191.C[22]
.sym 62031 $auto$alumacc.cc:474:replace_alu$3191.C[24]
.sym 62034 rvsoc.cpu0.umul_lhhl[23]
.sym 62035 $auto$alumacc.cc:474:replace_alu$3191.C[23]
.sym 62036 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 62037 rvsoc.clka
.sym 62048 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[9]
.sym 62050 rvsoc.code_adrs[25]
.sym 62051 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 62053 rvsoc.cpu0.D_op1[30]
.sym 62054 $auto$alumacc.cc:474:replace_alu$3191.AA[12]
.sym 62055 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[29]
.sym 62056 $auto$alumacc.cc:474:replace_alu$3191.AA[14]
.sym 62057 rvsoc.cpu0.D_op1[24]
.sym 62058 rvsoc.cpu0.D_op2[10]
.sym 62059 rvsoc.cpu0.D_op2[8]
.sym 62060 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[30]
.sym 62061 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[15]
.sym 62063 rvsoc.code_adrs[14]
.sym 62064 rvsoc.uart0.rx_divcnt[9]
.sym 62065 rvsoc.cpu0.D_actv_pc[20]
.sym 62066 rvsoc.cpu0.umul_hihi[14]
.sym 62067 rvsoc.uart0.rx_divcnt[24]
.sym 62068 $abc$63045$new_ys__n12234_inv_
.sym 62070 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$56773
.sym 62071 rvsoc.uart0.rx_divcnt[30]
.sym 62072 rvsoc.cpu0.D_op2[30]
.sym 62073 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[10]
.sym 62074 rvsoc.uart0.div[26]
.sym 62075 $auto$alumacc.cc:474:replace_alu$3191.C[24]
.sym 62080 rvsoc.cpu0.umul_lhhl[26]
.sym 62084 rvsoc.cpu0.umul_lhhl[28]
.sym 62086 rvsoc.cpu0.umul_lhhl[25]
.sym 62088 rvsoc.cpu0.umul_lhhl[31]
.sym 62090 rvsoc.cpu0.umul_lhhl[27]
.sym 62091 rvsoc.cpu0.umul_lhhl[24]
.sym 62094 rvsoc.cpu0.umul_lhhl[29]
.sym 62101 rvsoc.cpu0.umul_lhhl[30]
.sym 62112 $auto$alumacc.cc:474:replace_alu$3191.C[25]
.sym 62115 rvsoc.cpu0.umul_lhhl[24]
.sym 62116 $auto$alumacc.cc:474:replace_alu$3191.C[24]
.sym 62118 $auto$alumacc.cc:474:replace_alu$3191.C[26]
.sym 62120 rvsoc.cpu0.umul_lhhl[25]
.sym 62122 $auto$alumacc.cc:474:replace_alu$3191.C[25]
.sym 62124 $auto$alumacc.cc:474:replace_alu$3191.C[27]
.sym 62127 rvsoc.cpu0.umul_lhhl[26]
.sym 62128 $auto$alumacc.cc:474:replace_alu$3191.C[26]
.sym 62130 $auto$alumacc.cc:474:replace_alu$3191.C[28]
.sym 62133 rvsoc.cpu0.umul_lhhl[27]
.sym 62134 $auto$alumacc.cc:474:replace_alu$3191.C[27]
.sym 62136 $auto$alumacc.cc:474:replace_alu$3191.C[29]
.sym 62139 rvsoc.cpu0.umul_lhhl[28]
.sym 62140 $auto$alumacc.cc:474:replace_alu$3191.C[28]
.sym 62142 $auto$alumacc.cc:474:replace_alu$3191.C[30]
.sym 62145 rvsoc.cpu0.umul_lhhl[29]
.sym 62146 $auto$alumacc.cc:474:replace_alu$3191.C[29]
.sym 62148 $auto$alumacc.cc:474:replace_alu$3191.C[31]
.sym 62150 rvsoc.cpu0.umul_lhhl[30]
.sym 62152 $auto$alumacc.cc:474:replace_alu$3191.C[30]
.sym 62154 $auto$alumacc.cc:474:replace_alu$3191.C[32]
.sym 62157 rvsoc.cpu0.umul_lhhl[31]
.sym 62158 $auto$alumacc.cc:474:replace_alu$3191.C[31]
.sym 62159 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 62160 rvsoc.clka
.sym 62172 $abc$63045$new_n3196_
.sym 62173 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 62174 rvsoc.cpu0.D_op2[12]
.sym 62175 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[19]
.sym 62176 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 62177 rvsoc.cpu0.umul_lhhl[24]
.sym 62179 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[17]
.sym 62181 rvsoc.data_wdata[4]
.sym 62182 rvsoc.cpu0.E_mul_hihi[7]
.sym 62183 rvsoc.cpu0.D_op1[16]
.sym 62184 rvsoc.cpu0.umul_lhhl[31]
.sym 62186 rvsoc.cpu0.E_Br_adrs[6]
.sym 62187 rvsoc.cpu0.E_Br_adrs[14]
.sym 62189 rvsoc.cpu0.D_insn_typ[14]
.sym 62190 rvsoc.cpu0.E_funct3[1]
.sym 62191 $abc$63045$new_ys__n2235_
.sym 62192 rvsoc.cpu0.E_op1[13]
.sym 62193 rvsoc.cpu0.F_next_pc[25]
.sym 62194 $abc$63045$new_n3733_
.sym 62195 rvsoc.uart0.div[23]
.sym 62196 rvsoc.cpu0.umul_hihi[16]
.sym 62197 rvsoc.cpu0.E_Br_adrs[29]
.sym 62198 $auto$alumacc.cc:474:replace_alu$3191.C[32]
.sym 62206 rvsoc.uart0.div[22]
.sym 62207 rvsoc.cpu0.E_op2[11]
.sym 62214 rvsoc.cpu0.umul_hihi[9]
.sym 62218 rvsoc.cpu0.umul_lhhl[32]
.sym 62221 rvsoc.cpu0.umul_hihi[13]
.sym 62226 rvsoc.cpu0.umul_hihi[14]
.sym 62228 rvsoc.cpu0.D_op2[11]
.sym 62235 $auto$alumacc.cc:474:replace_alu$3191.C[33]
.sym 62238 rvsoc.cpu0.umul_lhhl[32]
.sym 62239 $auto$alumacc.cc:474:replace_alu$3191.C[32]
.sym 62245 $auto$alumacc.cc:474:replace_alu$3191.C[33]
.sym 62249 rvsoc.uart0.div[22]
.sym 62257 rvsoc.cpu0.umul_hihi[9]
.sym 62262 rvsoc.cpu0.D_op2[11]
.sym 62267 rvsoc.cpu0.E_op2[11]
.sym 62273 rvsoc.cpu0.umul_hihi[14]
.sym 62281 rvsoc.cpu0.umul_hihi[13]
.sym 62282 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 62283 rvsoc.clka
.sym 62285 $abc$63045$new_ys__n2233_
.sym 62286 rvsoc.code_adrs[7]
.sym 62287 rvsoc.cpu0.D_op2[23]
.sym 62288 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$56773
.sym 62289 $abc$63045$new_n5960_
.sym 62290 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[26]
.sym 62291 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[20]
.sym 62292 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[30]
.sym 62294 rvsoc.cpu0.D_actv_pc[20]
.sym 62295 rvsoc.cpu0.D_actv_pc[20]
.sym 62296 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 62297 rvsoc.uart0.div[28]
.sym 62298 rvsoc.cpu0.umul_hihi[1]
.sym 62299 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[9]
.sym 62300 rvsoc.uart0.rx_divcnt[25]
.sym 62301 rvsoc.cpu0.D_op2[1]
.sym 62302 rvsoc.uart0.div[22]
.sym 62303 rvsoc.cpu0.D_insn_typ[13]
.sym 62304 rvsoc.uart0.div[31]
.sym 62305 rvsoc.cpu0.umul_hihi[4]
.sym 62306 rvsoc.cpu0.umul_hihi[6]
.sym 62307 rvsoc.cpu0.umul_hihi[0]
.sym 62308 rvsoc.uart0.div[21]
.sym 62309 $abc$63045$new_ys__n2143_inv_
.sym 62310 rvsoc.code_adrs[30]
.sym 62311 $abc$63045$new_ys__n2852_
.sym 62312 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 62313 rvsoc.uart0.div[23]
.sym 62314 rvsoc.cpu0.D_op2[11]
.sym 62315 rvsoc.cpu0.umul_hihi[27]
.sym 62316 $abc$63045$new_ys__n2090_inv_
.sym 62317 rvsoc.cpu0.D_insn[16]
.sym 62318 rvsoc.cpu0.E_funct3[1]
.sym 62319 rvsoc.code_adrs[31]
.sym 62320 rvsoc.cpu0.D_funct3[1]
.sym 62330 rvsoc.cpu0.F_next_pc[14]
.sym 62331 rvsoc.cpu0.E_op2[30]
.sym 62333 rvsoc.cpu0.umul_hihi[27]
.sym 62342 rvsoc.cpu0.D_op2[30]
.sym 62345 rvsoc.cpu0.F_next_pc[5]
.sym 62346 rvsoc.cpu0.E_Br_adrs[6]
.sym 62347 rvsoc.cpu0.E_Br_adrs[14]
.sym 62348 rvsoc.cpu0.umul_hihi[21]
.sym 62354 rvsoc.cpu0.F_next_pc[6]
.sym 62355 rvsoc.cpu0.E_take_Br
.sym 62356 rvsoc.cpu0.umul_hihi[16]
.sym 62357 rvsoc.cpu0.E_Br_adrs[5]
.sym 62359 rvsoc.cpu0.E_take_Br
.sym 62360 rvsoc.cpu0.E_Br_adrs[14]
.sym 62361 rvsoc.cpu0.F_next_pc[14]
.sym 62365 rvsoc.cpu0.E_op2[30]
.sym 62374 rvsoc.cpu0.umul_hihi[16]
.sym 62377 rvsoc.cpu0.umul_hihi[27]
.sym 62383 rvsoc.cpu0.E_take_Br
.sym 62385 rvsoc.cpu0.E_Br_adrs[6]
.sym 62386 rvsoc.cpu0.F_next_pc[6]
.sym 62390 rvsoc.cpu0.D_op2[30]
.sym 62395 rvsoc.cpu0.umul_hihi[21]
.sym 62401 rvsoc.cpu0.F_next_pc[5]
.sym 62402 rvsoc.cpu0.E_take_Br
.sym 62404 rvsoc.cpu0.E_Br_adrs[5]
.sym 62405 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 62406 rvsoc.clka
.sym 62408 rvsoc.cpu0.E_op1[1]
.sym 62409 rvsoc.cpu0.E_Br_adrs[4]
.sym 62410 rvsoc.code_adrs[4]
.sym 62411 rvsoc.cpu0.E_mul_hihi[26]
.sym 62412 rvsoc.cpu0.E_op1[3]
.sym 62413 rvsoc.cpu0.E_Br_adrs[29]
.sym 62414 rvsoc.cpu0.E_Br_adrs[25]
.sym 62415 rvsoc.cpu0.E_Br_adrs[23]
.sym 62418 rvsoc.data_wdata[17]
.sym 62420 rvsoc.cpu0.F_insn[14]
.sym 62421 rvsoc.cpu0.D_op2[6]
.sym 62422 rvsoc.cpu0.D_op2[21]
.sym 62423 rvsoc.cpu0.D_op2[28]
.sym 62424 rvsoc.cpu0.D_op2[17]
.sym 62425 rvsoc.cpu0.umul_hihi[12]
.sym 62426 rvsoc.cpu0.sys_mcause[0]
.sym 62427 $abc$63045$new_ys__n2233_
.sym 62428 rvsoc.cpu0.umul_hihi[9]
.sym 62429 rvsoc.code_adrs[7]
.sym 62430 rvsoc.resetn
.sym 62431 rvsoc.cpu0.E_mul_hihi[22]
.sym 62432 rvsoc.cpu0.D_op2[23]
.sym 62433 rvsoc.uart0.div[30]
.sym 62434 rvsoc.data_adrs[2]
.sym 62435 rvsoc.cpu0.F_next_pc[7]
.sym 62436 rvsoc.code_adrs[9]
.sym 62437 rvsoc.cpu0.D_sysidx[1]
.sym 62438 $abc$63045$new_ys__n2048_inv_
.sym 62439 rvsoc.cpu0.D_insn_typ[12]
.sym 62440 rvsoc.cpu0.sys_mcause[9]
.sym 62441 rvsoc.uart0.div[23]
.sym 62442 rvsoc.cpu0.D_insn_typ[12]
.sym 62443 rvsoc.cpu0.D_op1[7]
.sym 62450 rvsoc.cpu0.E_op2[28]
.sym 62454 rvsoc.cpu0.E_op2[26]
.sym 62456 rvsoc.cpu0.F_next_pc[25]
.sym 62458 rvsoc.cpu0.F_next_pc[19]
.sym 62462 rvsoc.cpu0.F_next_pc[23]
.sym 62465 rvsoc.cpu0.D_op2[26]
.sym 62470 rvsoc.cpu0.E_take_Br
.sym 62471 rvsoc.cpu0.E_Br_adrs[25]
.sym 62472 rvsoc.cpu0.E_Br_adrs[23]
.sym 62473 rvsoc.cpu0.D_op2[28]
.sym 62478 rvsoc.cpu0.E_Br_adrs[19]
.sym 62480 rvsoc.cpu0.D_funct3[1]
.sym 62483 rvsoc.cpu0.E_take_Br
.sym 62484 rvsoc.cpu0.E_Br_adrs[25]
.sym 62485 rvsoc.cpu0.F_next_pc[25]
.sym 62490 rvsoc.cpu0.D_op2[28]
.sym 62494 rvsoc.cpu0.D_funct3[1]
.sym 62500 rvsoc.cpu0.E_op2[28]
.sym 62506 rvsoc.cpu0.F_next_pc[23]
.sym 62507 rvsoc.cpu0.E_take_Br
.sym 62509 rvsoc.cpu0.E_Br_adrs[23]
.sym 62515 rvsoc.cpu0.D_op2[26]
.sym 62518 rvsoc.cpu0.F_next_pc[19]
.sym 62519 rvsoc.cpu0.E_take_Br
.sym 62520 rvsoc.cpu0.E_Br_adrs[19]
.sym 62524 rvsoc.cpu0.E_op2[26]
.sym 62528 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 62529 rvsoc.clka
.sym 62531 $abc$63045$new_ys__n1915_inv_
.sym 62532 $abc$63045$new_n3855_
.sym 62533 $abc$63045$new_ys__n1908_inv_
.sym 62534 $abc$63045$new_ys__n1929_inv_
.sym 62535 $abc$63045$new_n3859_
.sym 62536 rvsoc.cpu0.E_take_Br
.sym 62537 $abc$63045$new_n3871_
.sym 62538 rvsoc.cpu0.E_insn[22]
.sym 62539 rvsoc.cpu0.D_insn[15]
.sym 62541 rvsoc.cpu0.sysregs[0][19]
.sym 62542 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 62543 rvsoc.cpu0.D_op1[29]
.sym 62545 rvsoc.cpu0.E_mul_hihi[29]
.sym 62546 rvsoc.code_adrs[11]
.sym 62547 rvsoc.cpu0.sysregs[1][29]
.sym 62548 rvsoc.cpu0.D_insn[31]
.sym 62549 rvsoc.cpu0.F_next_pc[10]
.sym 62550 rvsoc.cpu0.E_op1[1]
.sym 62551 rvsoc.cpu0.F_next_pc[11]
.sym 62553 rvsoc.data_adrs[3]
.sym 62554 rvsoc.code_adrs[4]
.sym 62555 rvsoc.cpu0.sysregs[1][6]
.sym 62556 $abc$63045$new_ys__n12234_inv_
.sym 62557 rvsoc.code_adrs[18]
.sym 62558 rvsoc.cpu0.E_take_Br
.sym 62559 rvsoc.uart0.div[30]
.sym 62560 rvsoc.cpu0.sysregs[1][18]
.sym 62561 $abc$63045$new_ys__n5586_inv_
.sym 62562 rvsoc.cpu0.D_actv_pc[20]
.sym 62563 $abc$63045$new_ys__n1934_
.sym 62564 rvsoc.cpu0.E_Br_adrs[19]
.sym 62565 rvsoc.code_adrs[22]
.sym 62572 rvsoc.cpu0.F_next_pc[26]
.sym 62573 rvsoc.cpu0.E_Br_adrs[26]
.sym 62574 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 62575 rvsoc.cpu0.D_insn_typ[14]
.sym 62576 $abc$63045$new_n3863_
.sym 62577 rvsoc.code_adrs[25]
.sym 62578 rvsoc.cpu0.D_insn_typ[13]
.sym 62580 rvsoc.cpu0.E_Br_adrs[22]
.sym 62581 rvsoc.code_adrs[27]
.sym 62582 rvsoc.data_wdata[30]
.sym 62584 rvsoc.cpu0.E_Br_adrs[18]
.sym 62585 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[5]
.sym 62588 rvsoc.cpu0.F_next_pc[18]
.sym 62591 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[5]
.sym 62592 rvsoc.cpu0.F_next_pc[22]
.sym 62593 rvsoc.cpu0.E_take_Br
.sym 62594 rvsoc.code_adrs[24]
.sym 62596 rvsoc.code_adrs[26]
.sym 62599 rvsoc.cpu0.D_insn_typ[12]
.sym 62600 $abc$63045$new_ys__n1920_
.sym 62601 rvsoc.data_wdata[23]
.sym 62602 rvsoc.cpu0.D_op1[5]
.sym 62606 rvsoc.cpu0.E_Br_adrs[26]
.sym 62607 rvsoc.cpu0.F_next_pc[26]
.sym 62608 rvsoc.cpu0.E_take_Br
.sym 62611 rvsoc.cpu0.E_Br_adrs[22]
.sym 62613 rvsoc.cpu0.E_take_Br
.sym 62614 rvsoc.cpu0.F_next_pc[22]
.sym 62619 rvsoc.data_wdata[23]
.sym 62623 rvsoc.code_adrs[25]
.sym 62624 rvsoc.code_adrs[24]
.sym 62625 rvsoc.code_adrs[26]
.sym 62626 rvsoc.code_adrs[27]
.sym 62629 rvsoc.cpu0.D_insn_typ[13]
.sym 62630 rvsoc.cpu0.D_op1[5]
.sym 62631 rvsoc.cpu0.D_insn_typ[12]
.sym 62632 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[5]
.sym 62635 rvsoc.cpu0.E_Br_adrs[18]
.sym 62636 rvsoc.cpu0.F_next_pc[18]
.sym 62637 rvsoc.cpu0.E_take_Br
.sym 62642 rvsoc.data_wdata[30]
.sym 62647 rvsoc.cpu0.D_insn_typ[14]
.sym 62648 $abc$63045$new_n3863_
.sym 62649 $abc$63045$new_ys__n1920_
.sym 62650 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[5]
.sym 62651 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 62652 rvsoc.clkn
.sym 62653 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 62654 $abc$63045$new_n3907_
.sym 62655 $abc$63045$new_ys__n1999_inv_
.sym 62656 $abc$63045$new_ys__n1707_inv_
.sym 62657 $abc$63045$new_n3879_
.sym 62658 $abc$63045$new_ys__n1950_inv_
.sym 62659 $abc$63045$new_n3816_
.sym 62660 rvsoc.cpu0.F_next_pc[3]
.sym 62661 $abc$63045$new_ys__n1936_inv_
.sym 62662 rvsoc.cpu0.D_actv_pc[8]
.sym 62663 rvsoc.code_adrs[27]
.sym 62664 rvsoc.data_wdata[15]
.sym 62666 rvsoc.cpu0.D_funct3[0]
.sym 62667 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[3]
.sym 62668 rvsoc.data_wdata[30]
.sym 62669 rvsoc.cpu0.D_op2[29]
.sym 62670 rvsoc.cpu0.F_next_pc[8]
.sym 62671 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[4]
.sym 62673 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[5]
.sym 62674 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 62675 rvsoc.data_wdata[26]
.sym 62676 rvsoc.cpu0.D_insn[26]
.sym 62677 rvsoc.cpu0.E_Br_adrs[26]
.sym 62678 $abc$63045$new_ys__n1908_inv_
.sym 62679 rvsoc.uart0.div[23]
.sym 62680 rvsoc.cpu0.E_op1[13]
.sym 62681 $abc$63045$new_ys__n1913_
.sym 62682 rvsoc.cpu0.E_Br_adrs[6]
.sym 62683 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 62684 rvsoc.cpu0.E_take_Br
.sym 62686 rvsoc.cpu0.sysregs[1][22]
.sym 62687 rvsoc.uart0.div[30]
.sym 62688 rvsoc.cpu0.D_op1[5]
.sym 62689 rvsoc.cpu0.D_insn_typ[14]
.sym 62697 rvsoc.cpu0.sysregs[1][22]
.sym 62698 $abc$63045$new_ys__n1929_inv_
.sym 62699 $abc$63045$new_n3817_
.sym 62700 rvsoc.cpu0.E_take_Br
.sym 62702 rvsoc.cpu0.F_next_pc[9]
.sym 62703 $abc$63045$new_ys__n2041_inv_
.sym 62706 rvsoc.cpu0.E_Br_adrs[9]
.sym 62707 rvsoc.cpu0.sysregs[1][5]
.sym 62710 $abc$63045$new_ys__n1922_inv_
.sym 62711 rvsoc.cpu0.D_funct3[0]
.sym 62712 $abc$63045$new_ys__n1999_inv_
.sym 62714 rvsoc.cpu0.D_insn_typ[12]
.sym 62715 rvsoc.cpu0.sysregs[1][6]
.sym 62716 $abc$63045$new_n3816_
.sym 62717 $abc$63045$new_ys__n2013_inv_
.sym 62718 rvsoc.cpu0.sysregs[1][16]
.sym 62719 rvsoc.cpu0.sysregs[1][9]
.sym 62720 rvsoc.cpu0.sysregs[1][18]
.sym 62721 $abc$63045$new_ys__n5586_inv_
.sym 62723 $abc$63045$new_ys__n1950_inv_
.sym 62724 $abc$63045$new_n3816_
.sym 62728 rvsoc.cpu0.sysregs[1][22]
.sym 62729 $abc$63045$new_n3816_
.sym 62731 $abc$63045$new_ys__n2041_inv_
.sym 62734 $abc$63045$new_n3816_
.sym 62735 $abc$63045$new_ys__n1922_inv_
.sym 62736 rvsoc.cpu0.sysregs[1][5]
.sym 62740 rvsoc.cpu0.E_Br_adrs[9]
.sym 62741 rvsoc.cpu0.F_next_pc[9]
.sym 62743 rvsoc.cpu0.E_take_Br
.sym 62746 rvsoc.cpu0.sysregs[1][9]
.sym 62748 $abc$63045$new_ys__n1950_inv_
.sym 62749 $abc$63045$new_n3816_
.sym 62752 rvsoc.cpu0.sysregs[1][18]
.sym 62753 $abc$63045$new_n3816_
.sym 62754 $abc$63045$new_ys__n2013_inv_
.sym 62758 $abc$63045$new_ys__n1999_inv_
.sym 62760 rvsoc.cpu0.sysregs[1][16]
.sym 62761 $abc$63045$new_n3816_
.sym 62765 $abc$63045$new_n3816_
.sym 62766 rvsoc.cpu0.sysregs[1][6]
.sym 62767 $abc$63045$new_ys__n1929_inv_
.sym 62770 rvsoc.cpu0.D_insn_typ[12]
.sym 62771 $abc$63045$new_n3817_
.sym 62772 $abc$63045$new_ys__n5586_inv_
.sym 62773 rvsoc.cpu0.D_funct3[0]
.sym 62774 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 62775 rvsoc.clka
.sym 62777 rvsoc.cpu0.E_Br_adrs[7]
.sym 62778 rvsoc.code_adrs[3]
.sym 62779 $abc$63045$new_n3935_
.sym 62780 rvsoc.cpu0.E_Br_adrs[3]
.sym 62781 rvsoc.cpu0.E_Br_adrs[19]
.sym 62782 $abc$63045$new_n3915_
.sym 62783 $abc$63045$new_ys__n2013_inv_
.sym 62784 $abc$63045$new_ys__n2048_inv_
.sym 62785 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[15]
.sym 62786 rvsoc.cpu0.D_insn_typ[3]
.sym 62787 rvsoc.cpu0.D_insn_typ[3]
.sym 62788 rvsoc.cpu0.sysregs[0][20]
.sym 62789 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[7]
.sym 62790 rvsoc.cpu0.D_op2[13]
.sym 62791 rvsoc.cpu0.D_op2[13]
.sym 62792 rvsoc.cpu0.D_actv_pc[24]
.sym 62793 rvsoc.cpu0.D_op1[0]
.sym 62794 $abc$63045$new_n4179_
.sym 62795 rvsoc.cpu0.E_op1[30]
.sym 62796 rvsoc.cpu0.D_insn_typ[10]
.sym 62797 rvsoc.cpu0.D_insn_typ[14]
.sym 62798 rvsoc.cpu0.D_insn_typ[7]
.sym 62799 rvsoc.cpu0.D_op2[26]
.sym 62800 $abc$63045$new_ys__n1872_inv_
.sym 62801 $abc$63045$new_ys__n2143_inv_
.sym 62802 rvsoc.cpu0.D_actv_pc[5]
.sym 62803 $abc$63045$new_ys__n2090_inv_
.sym 62804 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 62805 rvsoc.cpu0.sysregs[1][9]
.sym 62806 rvsoc.cpu0.D_insn[21]
.sym 62807 $abc$63045$new_ys__n11122_inv_
.sym 62808 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 62809 rvsoc.cpu0.F_next_pc[3]
.sym 62810 rvsoc.cpu0.E_funct3[1]
.sym 62811 $abc$63045$new_ys__n2852_
.sym 62812 rvsoc.cpu0.D_op1[18]
.sym 62818 rvsoc.cpu0.F_next_pc[24]
.sym 62819 rvsoc.code_adrs[24]
.sym 62820 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 62821 $abc$63045$new_n3931_
.sym 62823 rvsoc.code_adrs[17]
.sym 62824 rvsoc.cpu0.D_op1[22]
.sym 62828 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[22]
.sym 62829 rvsoc.code_adrs[18]
.sym 62833 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[22]
.sym 62835 rvsoc.cpu0.D_insn_typ[13]
.sym 62837 rvsoc.code_adrs[22]
.sym 62839 rvsoc.cpu0.E_Br_adrs[24]
.sym 62842 $abc$63045$new_ys__n2039_
.sym 62844 rvsoc.cpu0.E_take_Br
.sym 62845 rvsoc.code_adrs[25]
.sym 62847 rvsoc.cpu0.D_insn_typ[12]
.sym 62849 rvsoc.cpu0.D_insn_typ[14]
.sym 62851 rvsoc.cpu0.D_insn_typ[14]
.sym 62852 $abc$63045$new_n3931_
.sym 62853 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[22]
.sym 62854 $abc$63045$new_ys__n2039_
.sym 62857 rvsoc.cpu0.E_take_Br
.sym 62858 rvsoc.cpu0.F_next_pc[24]
.sym 62859 rvsoc.cpu0.E_Br_adrs[24]
.sym 62865 rvsoc.code_adrs[18]
.sym 62869 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[22]
.sym 62870 rvsoc.cpu0.D_op1[22]
.sym 62871 rvsoc.cpu0.D_insn_typ[13]
.sym 62872 rvsoc.cpu0.D_insn_typ[12]
.sym 62876 rvsoc.code_adrs[17]
.sym 62881 rvsoc.code_adrs[24]
.sym 62890 rvsoc.code_adrs[22]
.sym 62894 rvsoc.code_adrs[25]
.sym 62897 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 62898 rvsoc.clka
.sym 62900 rvsoc.cpu0.E_op1[18]
.sym 62901 $abc$63045$new_ys__n1913_
.sym 62902 $abc$63045$new_ys__n2011_
.sym 62903 $abc$63045$new_ys__n2062_inv_
.sym 62904 $abc$63045$new_n3943_
.sym 62905 $abc$63045$new_ys__n2020_inv_
.sym 62906 $abc$63045$new_ys__n1906_
.sym 62907 $abc$63045$new_n3919_
.sym 62910 rvsoc.cpu0.sysregs[2][22]
.sym 62911 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 62912 rvsoc.cpu0.D_insn[18]
.sym 62913 rvsoc.cpu0.D_insn_typ[3]
.sym 62914 rvsoc.data_wdata[23]
.sym 62915 rvsoc.cpu0.D_op2[27]
.sym 62916 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[22]
.sym 62917 rvsoc.cpu0.D_actv_pc[24]
.sym 62919 rvsoc.code_adrs[17]
.sym 62921 rvsoc.code_adrs[3]
.sym 62922 rvsoc.cpu0.D_op2[3]
.sym 62923 rvsoc.cpu0.D_op2[22]
.sym 62924 rvsoc.cpu0.D_next_pc[24]
.sym 62925 rvsoc.cpu0.E_Br_adrs[24]
.sym 62926 rvsoc.data_adrs[2]
.sym 62927 $abc$63045$new_n4340_
.sym 62928 rvsoc.cpu0.sys_mcause[9]
.sym 62929 rvsoc.cpu0.D_sysidx[1]
.sym 62930 rvsoc.cpu0.D_sysidx[1]
.sym 62931 rvsoc.data_wdata[5]
.sym 62932 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 62933 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 62934 $abc$63045$new_ys__n2048_inv_
.sym 62945 rvsoc.cpu0.F_next_pc[9]
.sym 62946 rvsoc.cpu0.sys_mcause[9]
.sym 62949 rvsoc.cpu0.F_next_pc[28]
.sym 62951 rvsoc.cpu0.F_next_pc[29]
.sym 62952 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 62953 rvsoc.cpu0.F_actv_pc[17]
.sym 62954 rvsoc.cpu0.F_next_pc[22]
.sym 62961 $abc$63045$new_n4179_
.sym 62963 rvsoc.cpu0.F_next_pc[24]
.sym 62966 rvsoc.cpu0.D_next_pc[9]
.sym 62967 $abc$63045$new_ys__n11122_inv_
.sym 62969 rvsoc.cpu0.F_next_pc[3]
.sym 62977 rvsoc.cpu0.F_actv_pc[17]
.sym 62983 rvsoc.cpu0.F_next_pc[9]
.sym 62987 rvsoc.cpu0.F_next_pc[29]
.sym 62994 rvsoc.cpu0.F_next_pc[28]
.sym 62998 rvsoc.cpu0.F_next_pc[24]
.sym 63004 rvsoc.cpu0.sys_mcause[9]
.sym 63005 rvsoc.cpu0.D_next_pc[9]
.sym 63006 $abc$63045$new_ys__n11122_inv_
.sym 63007 $abc$63045$new_n4179_
.sym 63010 rvsoc.cpu0.F_next_pc[22]
.sym 63016 rvsoc.cpu0.F_next_pc[3]
.sym 63020 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 63021 rvsoc.clka
.sym 63023 rvsoc.cpu0.E_Br_adrs[20]
.sym 63024 $abc$63045$new_ys__n1997_
.sym 63025 $abc$63045$new_n3845_
.sym 63026 $abc$63045$new_ys__n1927_
.sym 63027 $abc$63045$new_ys__n2018_
.sym 63028 $abc$63045$new_n4316_
.sym 63029 $abc$63045$new_ys__n1892_
.sym 63030 $abc$63045$new_ys__n1948_
.sym 63033 rvsoc.cpu0.sysregs[0][5]
.sym 63034 rvsoc.cpu0.sysregs[0][15]
.sym 63035 rvsoc.cpu0.D_actv_pc[17]
.sym 63036 rvsoc.cpu0.D_op1[30]
.sym 63037 rvsoc.cpu0.D_insn[31]
.sym 63039 rvsoc.data_wdata[19]
.sym 63040 $abc$63045$new_n4638_
.sym 63041 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[19]
.sym 63042 rvsoc.cpu0.D_op2[24]
.sym 63043 rvsoc.cpu0.D_next_pc[28]
.sym 63044 $abc$63045$new_ys__n1880_inv_
.sym 63045 rvsoc.cpu0.D_next_pc[23]
.sym 63046 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[17]
.sym 63047 $abc$63045$new_ys__n1934_
.sym 63048 rvsoc.cpu0.sysregs[3][5]
.sym 63049 $abc$63045$new_ys__n12234_inv_
.sym 63050 rvsoc.cpu0.sysregs[3][18]
.sym 63051 rvsoc.cpu0.sysregs[1][6]
.sym 63052 rvsoc.cpu0.sysregs[3][3]
.sym 63053 rvsoc.cpu0.D_op2[5]
.sym 63054 $abc$63045$new_n6022_
.sym 63055 rvsoc.cpu0.D_insn[30]
.sym 63056 rvsoc.cpu0.sysregs[1][18]
.sym 63057 rvsoc.uart0.status[8]
.sym 63058 rvsoc.cpu0.sysregs[3][1]
.sym 63064 rvsoc.cpu0.sysregs[3][5]
.sym 63067 $abc$63045$new_n4341_
.sym 63068 $abc$63045$new_ys__n1872_inv_
.sym 63069 rvsoc.cpu0.D_insn_typ[10]
.sym 63070 rvsoc.cpu0.D_insn_typ[8]
.sym 63072 rvsoc.cpu0.D_actv_pc[5]
.sym 63073 $abc$63045$new_ys__n1796_
.sym 63075 $abc$63045$new_n4344_
.sym 63076 rvsoc.cpu0.D_insn[21]
.sym 63077 rvsoc.cpu0.D_sysidx[0]
.sym 63078 $abc$63045$new_n4339_
.sym 63079 rvsoc.cpu0.D_op2[5]
.sym 63080 $abc$63045$new_n4343_
.sym 63081 $abc$63045$new_ys__n1880_inv_
.sym 63084 rvsoc.cpu0.sysregs[3][22]
.sym 63086 rvsoc.cpu0.sysregs[0][5]
.sym 63087 $abc$63045$new_n4340_
.sym 63088 rvsoc.cpu0.sysregs[2][5]
.sym 63090 rvsoc.cpu0.D_sysidx[1]
.sym 63092 rvsoc.cpu0.sysregs[1][22]
.sym 63094 rvsoc.cpu0.sysregs[1][5]
.sym 63095 $abc$63045$new_n4338_
.sym 63097 rvsoc.cpu0.sysregs[3][5]
.sym 63098 rvsoc.cpu0.sysregs[2][5]
.sym 63099 rvsoc.cpu0.D_sysidx[0]
.sym 63100 rvsoc.cpu0.D_sysidx[1]
.sym 63103 $abc$63045$new_ys__n1880_inv_
.sym 63104 $abc$63045$new_n4338_
.sym 63105 rvsoc.cpu0.D_actv_pc[5]
.sym 63106 $abc$63045$new_ys__n1796_
.sym 63109 rvsoc.cpu0.sysregs[3][5]
.sym 63110 rvsoc.cpu0.sysregs[1][5]
.sym 63111 rvsoc.cpu0.D_insn_typ[8]
.sym 63112 rvsoc.cpu0.D_insn[21]
.sym 63115 rvsoc.cpu0.sysregs[1][5]
.sym 63116 rvsoc.cpu0.sysregs[0][5]
.sym 63117 rvsoc.cpu0.D_sysidx[1]
.sym 63118 rvsoc.cpu0.D_sysidx[0]
.sym 63121 rvsoc.cpu0.D_insn_typ[8]
.sym 63122 rvsoc.cpu0.D_insn[21]
.sym 63123 rvsoc.cpu0.sysregs[3][22]
.sym 63124 rvsoc.cpu0.sysregs[1][22]
.sym 63127 rvsoc.cpu0.sysregs[2][5]
.sym 63128 rvsoc.cpu0.sysregs[0][5]
.sym 63133 $abc$63045$new_ys__n1872_inv_
.sym 63134 $abc$63045$new_n4341_
.sym 63135 rvsoc.cpu0.D_op2[5]
.sym 63136 $abc$63045$new_n4340_
.sym 63139 rvsoc.cpu0.D_insn_typ[10]
.sym 63140 $abc$63045$new_n4344_
.sym 63141 $abc$63045$new_n4339_
.sym 63142 $abc$63045$new_n4343_
.sym 63143 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 63144 rvsoc.clka
.sym 63146 $abc$63045$new_ys__n6147_inv_
.sym 63147 $abc$63045$new_ys__n6148_inv_
.sym 63148 $abc$63045$new_ys__n1547_
.sym 63149 $abc$63045$new_ys__n6143_
.sym 63150 rvsoc.data_wdata[20]
.sym 63151 $abc$63045$new_n6040_
.sym 63152 $abc$63045$new_ys__n1934_
.sym 63153 $abc$63045$new_n4315_
.sym 63155 rvsoc.cpu0.D_next_pc[9]
.sym 63158 rvsoc.data_wdata[25]
.sym 63159 rvsoc.cpu0.D_op1[25]
.sym 63160 $abc$63045$new_ys__n1806_
.sym 63161 rvsoc.data_wdata[31]
.sym 63162 $abc$63045$new_n4294_
.sym 63163 rvsoc.data_wdata[4]
.sym 63164 rvsoc.cpu0.E_Br_adrs[26]
.sym 63165 rvsoc.cpu0.D_funct3[0]
.sym 63166 $abc$63045$new_n4317_
.sym 63167 rvsoc.data_wdata[17]
.sym 63168 rvsoc.data_wdata[31]
.sym 63169 rvsoc.cpu0.sysregs[1][30]
.sym 63170 rvsoc.cpu0.sysregs[3][22]
.sym 63171 rvsoc.cpu0.E_op1[18]
.sym 63172 rvsoc.cpu0.sysregs[1][15]
.sym 63173 $abc$63045$new_ys__n527_
.sym 63174 rvsoc.cpu0.sysregs[2][5]
.sym 63176 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 63177 rvsoc.cpu0.E_op1[13]
.sym 63178 rvsoc.cpu0.sysregs[1][22]
.sym 63179 rvsoc.cpu0.D_op1[1]
.sym 63180 rvsoc.cpu0.E_op1[6]
.sym 63181 rvsoc.cpu0.sysregs[0][22]
.sym 63187 $abc$63045$new_ys__n5475_inv_
.sym 63188 rvsoc.cpu0.sysregs[0][22]
.sym 63189 rvsoc.uart0.cfg[8]
.sym 63190 rvsoc.cpu0.sysregs[1][15]
.sym 63191 $abc$63045$new_n6020_
.sym 63194 rvsoc.cpu0.sysregs[2][20]
.sym 63195 rvsoc.cpu0.D_insn_typ[10]
.sym 63198 rvsoc.data_adrs[2]
.sym 63199 $abc$63045$new_n6030_
.sym 63200 $abc$63045$new_n4616_
.sym 63202 rvsoc.cpu0.D_sysidx[1]
.sym 63203 $abc$63045$new_ys__n1658_
.sym 63204 rvsoc.cpu0.D_actv_pc[20]
.sym 63205 rvsoc.cpu0.sysregs[2][22]
.sym 63206 rvsoc.data_adrs[3]
.sym 63207 $abc$63045$new_ys__n1880_inv_
.sym 63208 $abc$63045$new_ys__n1873_inv_
.sym 63209 rvsoc.cpu0.sysregs[0][31]
.sym 63211 rvsoc.cpu0.sysregs[0][20]
.sym 63213 $abc$63045$new_ys__n6128_
.sym 63214 $abc$63045$new_n6022_
.sym 63215 rvsoc.cpu0.sysregs[0][15]
.sym 63216 rvsoc.cpu0.sysregs[2][31]
.sym 63217 rvsoc.uart0.status[8]
.sym 63218 $abc$63045$new_ys__n6134_
.sym 63220 $abc$63045$new_ys__n1880_inv_
.sym 63221 $abc$63045$new_ys__n1873_inv_
.sym 63222 $abc$63045$new_ys__n5475_inv_
.sym 63223 rvsoc.cpu0.D_actv_pc[20]
.sym 63227 rvsoc.cpu0.sysregs[2][31]
.sym 63229 rvsoc.cpu0.sysregs[0][31]
.sym 63232 $abc$63045$new_n6020_
.sym 63233 rvsoc.cpu0.sysregs[0][15]
.sym 63234 rvsoc.cpu0.D_sysidx[1]
.sym 63235 rvsoc.cpu0.sysregs[1][15]
.sym 63238 rvsoc.uart0.status[8]
.sym 63239 rvsoc.data_adrs[2]
.sym 63240 rvsoc.data_adrs[3]
.sym 63241 rvsoc.uart0.cfg[8]
.sym 63244 rvsoc.cpu0.sysregs[2][22]
.sym 63245 rvsoc.cpu0.sysregs[0][22]
.sym 63250 rvsoc.cpu0.D_insn_typ[10]
.sym 63251 $abc$63045$new_n4616_
.sym 63252 $abc$63045$new_n6030_
.sym 63253 $abc$63045$new_ys__n6134_
.sym 63257 rvsoc.cpu0.sysregs[0][20]
.sym 63259 rvsoc.cpu0.sysregs[2][20]
.sym 63262 $abc$63045$new_ys__n6128_
.sym 63263 $abc$63045$new_n6022_
.sym 63264 rvsoc.cpu0.D_insn_typ[10]
.sym 63265 $abc$63045$new_ys__n1658_
.sym 63266 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 63267 rvsoc.clka
.sym 63269 rvsoc.cpu0.sysregs[3][5]
.sym 63270 rvsoc.cpu0.sysregs[3][18]
.sym 63271 rvsoc.cpu0.sysregs[3][3]
.sym 63272 $abc$63045$new_ys__n2046_
.sym 63273 $abc$63045$new_n4319_
.sym 63274 rvsoc.cpu0.sysregs[3][1]
.sym 63275 rvsoc.cpu0.sysregs[3][22]
.sym 63276 rvsoc.cpu0.sysregs[3][9]
.sym 63277 $abc$63045$new_n4679_
.sym 63280 rvsoc.cpu0.sysregs[0][13]
.sym 63281 rvsoc.cpu0.D_actv_pc[24]
.sym 63282 $abc$63045$new_ys__n1872_inv_
.sym 63283 rvsoc.data_wdata[17]
.sym 63284 rvsoc.cpu0.D_op2[4]
.sym 63285 rvsoc.cpu0.D_sysidx[0]
.sym 63286 rvsoc.cpu0.E_op1[20]
.sym 63287 rvsoc.cpu0.D_sysidx[0]
.sym 63288 rvsoc.cpu0.sysregs[2][31]
.sym 63289 rvsoc.cpu0.D_insn_typ[10]
.sym 63290 rvsoc.eram.adrs[8]
.sym 63291 rvsoc.data_wdata[22]
.sym 63292 $abc$63045$new_n4624_
.sym 63293 $abc$63045$new_ys__n2143_inv_
.sym 63294 rvsoc.cpu0.D_insn[21]
.sym 63295 rvsoc.cpu0.sysregs[3][19]
.sym 63296 rvsoc.cpu0.sysregs[1][9]
.sym 63297 rvsoc.data_wdata[31]
.sym 63298 rvsoc.cpu0.E_funct3[1]
.sym 63299 $abc$63045$new_ys__n2852_
.sym 63300 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 63301 rvsoc.cpu0.sysregs[2][22]
.sym 63302 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 63303 rvsoc.cpu0.sysregs[0][20]
.sym 63304 rvsoc.data_wdata[15]
.sym 63313 rvsoc.cpu0.D_sysidx[0]
.sym 63314 rvsoc.cpu0.sysregs[2][13]
.sym 63315 rvsoc.cpu0.sysregs[1][13]
.sym 63316 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 63318 rvsoc.cpu0.sysregs[3][13]
.sym 63320 $abc$63045$new_n6036_
.sym 63321 $abc$63045$new_ys__n12234_inv_
.sym 63322 rvsoc.cpu0.sysregs[2][13]
.sym 63323 $abc$63045$new_n6009_
.sym 63324 rvsoc.cpu0.sysregs[2][15]
.sym 63325 rvsoc.cpu0.sysregs[0][19]
.sym 63328 rvsoc.cpu0.sysregs[3][15]
.sym 63329 rvsoc.uart0.status[8]
.sym 63330 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63331 rvsoc.uart0.cfg[8]
.sym 63333 rvsoc.cpu0.sysregs[0][13]
.sym 63335 rvsoc.cpu0.D_sysidx[1]
.sym 63336 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 63337 rvsoc.cpu0.sysregs[0][15]
.sym 63338 rvsoc.cpu0.sysregs[1][19]
.sym 63339 rvsoc.cpu0.D_sysidx[0]
.sym 63341 rvsoc.cpu0.sysregs[0][13]
.sym 63343 $abc$63045$new_ys__n12234_inv_
.sym 63345 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63346 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 63349 $abc$63045$new_n6036_
.sym 63350 rvsoc.cpu0.D_sysidx[1]
.sym 63351 rvsoc.cpu0.sysregs[1][19]
.sym 63352 rvsoc.cpu0.sysregs[0][19]
.sym 63355 rvsoc.cpu0.sysregs[0][13]
.sym 63357 rvsoc.cpu0.sysregs[2][13]
.sym 63361 rvsoc.cpu0.sysregs[0][13]
.sym 63362 rvsoc.cpu0.D_sysidx[1]
.sym 63363 rvsoc.cpu0.sysregs[1][13]
.sym 63364 $abc$63045$new_n6009_
.sym 63367 rvsoc.cpu0.sysregs[3][15]
.sym 63368 rvsoc.cpu0.D_sysidx[0]
.sym 63369 rvsoc.cpu0.D_sysidx[1]
.sym 63370 rvsoc.cpu0.sysregs[2][15]
.sym 63373 rvsoc.cpu0.sysregs[2][13]
.sym 63374 rvsoc.cpu0.D_sysidx[0]
.sym 63375 rvsoc.cpu0.sysregs[3][13]
.sym 63376 rvsoc.cpu0.D_sysidx[1]
.sym 63379 rvsoc.cpu0.sysregs[0][15]
.sym 63382 rvsoc.cpu0.sysregs[2][15]
.sym 63385 rvsoc.uart0.status[8]
.sym 63386 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63387 rvsoc.uart0.cfg[8]
.sym 63388 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 63390 rvsoc.clka
.sym 63392 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 63393 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 63394 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 63395 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 63396 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 63397 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 63398 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 63399 rvsoc.cpu0.sysregs[3][19]
.sym 63402 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 63404 rvsoc.data_wdata[7]
.sym 63405 $abc$63045$new_ys__n12480_inv_
.sym 63406 $abc$63045$new_n6052_
.sym 63407 rvsoc.cpu0.D_sysidx[0]
.sym 63408 $abc$63045$new_n3469_
.sym 63409 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 63410 rvsoc.data_wdata[5]
.sym 63411 $abc$63045$new_n3525_
.sym 63412 rvsoc.data_wdata[9]
.sym 63413 rvsoc.cpu0.sysregs[0][19]
.sym 63414 $abc$63045$new_ys__n12474_inv_
.sym 63415 rvsoc.cpu0.sysregs[3][3]
.sym 63416 rvsoc.cpu0.D_next_pc[24]
.sym 63417 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 63418 rvsoc.data_wdata[1]
.sym 63419 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60290
.sym 63420 $abc$63045$new_ys__n1873_inv_
.sym 63421 rvsoc.cpu0.D_sysidx[1]
.sym 63422 rvsoc.data_wdata[17]
.sym 63424 rvsoc.cpu0.sysregs[1][19]
.sym 63425 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63427 rvsoc.cpu0.D_sysidx[1]
.sym 63435 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60290
.sym 63445 rvsoc.cpu0.D_sysidx[1]
.sym 63449 rvsoc.cpu0.D_sysidx[0]
.sym 63450 rvsoc.cpu0.sysregs[0][19]
.sym 63452 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 63455 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 63457 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 63458 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 63460 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 63461 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 63462 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63463 rvsoc.cpu0.sysregs[2][19]
.sym 63464 rvsoc.cpu0.sysregs[3][19]
.sym 63469 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 63472 rvsoc.cpu0.sysregs[0][19]
.sym 63474 rvsoc.cpu0.sysregs[2][19]
.sym 63478 rvsoc.cpu0.sysregs[3][19]
.sym 63479 rvsoc.cpu0.sysregs[2][19]
.sym 63480 rvsoc.cpu0.D_sysidx[0]
.sym 63481 rvsoc.cpu0.D_sysidx[1]
.sym 63486 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 63492 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 63499 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 63505 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 63511 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 63512 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60290
.sym 63513 rvsoc.clka
.sym 63514 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63515 rvsoc.cpu0.sysregs[2][0]
.sym 63516 $abc$63045$new_ys__n10035_
.sym 63517 rvsoc.cpu0.sysregs[2][11]
.sym 63518 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 63519 rvsoc.cpu0.sysregs[2][4]
.sym 63520 $abc$63045$new_n2948_
.sym 63521 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 63522 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 63525 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 63527 rvsoc.data_wdata[7]
.sym 63528 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 63531 rvsoc.data_wdata[19]
.sym 63533 rvsoc.data_wdata[13]
.sym 63534 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 63535 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 63536 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 63537 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 63538 $abc$63045$new_n3538_
.sym 63539 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 63540 rvsoc.cpu0.sysregs[1][18]
.sym 63541 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 63542 rvsoc.cpu0.sysregs[1][6]
.sym 63543 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 63544 rvsoc.cpu0.sysregs[1][17]
.sym 63545 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 63546 rvsoc.cpu0.E_sysidx[0]
.sym 63547 rvsoc.data_wdata[16]
.sym 63548 rvsoc.cpu0.E_insn_typ[10]
.sym 63550 rvsoc.cpu0.E_op1[16]
.sym 63557 rvsoc.cpu0.sysregs[2][17]
.sym 63560 rvsoc.cpu0.sysregs[1][17]
.sym 63561 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 63564 rvsoc.resetn
.sym 63566 rvsoc.cpu0.sysregs[3][17]
.sym 63567 $abc$63045$new_ys__n12232_inv_
.sym 63568 $abc$63045$new_n6028_
.sym 63569 $abc$63045$new_ys__n12233_inv_
.sym 63570 rvsoc.cpu0.E_sysidx[0]
.sym 63572 $abc$63045$new_ys__n12236_inv_
.sym 63573 $abc$63045$auto$rtlil.cc:1712:And$3923[17]
.sym 63578 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 63580 rvsoc.cpu0.E_sysidx[1]
.sym 63581 $abc$63045$new_ys__n10035_
.sym 63582 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63583 rvsoc.cpu0.D_sysidx[0]
.sym 63584 rvsoc.cpu0.sysregs[0][17]
.sym 63587 rvsoc.cpu0.D_sysidx[1]
.sym 63590 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63591 $abc$63045$new_ys__n12236_inv_
.sym 63592 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 63595 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63596 $abc$63045$new_ys__n12233_inv_
.sym 63597 $abc$63045$auto$rtlil.cc:1712:And$3923[17]
.sym 63601 $abc$63045$new_ys__n10035_
.sym 63602 rvsoc.cpu0.E_sysidx[0]
.sym 63604 rvsoc.cpu0.E_sysidx[1]
.sym 63608 $abc$63045$new_ys__n12232_inv_
.sym 63609 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63610 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 63613 rvsoc.cpu0.D_sysidx[0]
.sym 63614 rvsoc.cpu0.sysregs[2][17]
.sym 63615 rvsoc.cpu0.D_sysidx[1]
.sym 63616 rvsoc.cpu0.sysregs[3][17]
.sym 63619 rvsoc.cpu0.sysregs[0][17]
.sym 63620 rvsoc.cpu0.sysregs[1][17]
.sym 63621 $abc$63045$new_n6028_
.sym 63622 rvsoc.cpu0.D_sysidx[1]
.sym 63626 rvsoc.cpu0.sysregs[2][17]
.sym 63628 rvsoc.cpu0.sysregs[0][17]
.sym 63631 rvsoc.resetn
.sym 63633 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63636 rvsoc.clka
.sym 63638 rvsoc.cpu0.sys_count[1]
.sym 63639 $abc$63045$auto$rtlil.cc:1712:And$3923[17]
.sym 63640 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 63641 $abc$63045$auto$rtlil.cc:1712:And$3923[23]
.sym 63642 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 63643 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 63644 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 63645 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 63647 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 63650 $abc$63045$new_ys__n1445_
.sym 63651 rvsoc.data_wdata[25]
.sym 63652 rvsoc.cpu0.D_op2[0]
.sym 63653 rvsoc.cpu0.D_op2[1]
.sym 63654 $abc$63045$new_ys__n12494_inv_
.sym 63655 rvsoc.cpu0.D_op1[22]
.sym 63656 rvsoc.uart0.status[1]
.sym 63657 rvsoc.cpu0.sysregs[2][0]
.sym 63658 rvsoc.cpu0.sysregs[3][16]
.sym 63659 $abc$63045$new_ys__n10035_
.sym 63660 rvsoc.cpu0.sysregs[3][23]
.sym 63661 rvsoc.cpu0.sysregs[2][11]
.sym 63662 rvsoc.cpu0.sysregs[1][22]
.sym 63663 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63664 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 63665 rvsoc.cpu0.E_op1[17]
.sym 63666 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 63667 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 63668 rvsoc.cpu0.sysregs[1][15]
.sym 63670 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 63671 rvsoc.cpu0.E_op1[21]
.sym 63672 rvsoc.cpu0.E_op1[6]
.sym 63673 rvsoc.cpu0.sysregs[0][22]
.sym 63685 rvsoc.cpu0.sysregs[2][21]
.sym 63690 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 63693 rvsoc.cpu0.sysregs[0][21]
.sym 63694 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 63700 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 63705 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 63706 $abc$63045$auto$rtlil.cc:1712:And$3923[23]
.sym 63707 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 63708 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63710 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 63713 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 63718 rvsoc.cpu0.sysregs[0][21]
.sym 63719 rvsoc.cpu0.sysregs[2][21]
.sym 63724 $abc$63045$auto$rtlil.cc:1712:And$3923[23]
.sym 63732 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 63736 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 63745 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 63749 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 63757 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 63759 rvsoc.clka
.sym 63760 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 63761 rvsoc.cpu0.sysregs[1][18]
.sym 63762 $abc$63045$new_ys__n1702_
.sym 63763 rvsoc.cpu0.sysregs[1][19]
.sym 63764 rvsoc.cpu0.sysregs[1][3]
.sym 63765 rvsoc.cpu0.sysregs[1][1]
.sym 63766 rvsoc.cpu0.sysregs[1][9]
.sym 63767 rvsoc.cpu0.sysregs[1][22]
.sym 63768 rvsoc.cpu0.sysregs[1][5]
.sym 63773 rvsoc.data_wdata[24]
.sym 63774 $abc$63045$new_ys__n1478_
.sym 63775 rvsoc.cpu0.E_op1[19]
.sym 63777 $abc$63045$new_ys__n1430_
.sym 63778 rvsoc.cpu0.D_insn_typ[10]
.sym 63779 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 63780 rvsoc.cpu0.sys_count[1]
.sym 63781 rvsoc.data_wdata[23]
.sym 63782 $abc$63045$new_n5993_
.sym 63783 rvsoc.cpu0.sysregs[2][30]
.sym 63784 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 63785 rvsoc.data_wdata[21]
.sym 63786 rvsoc.cpu0.E_sysidx[0]
.sym 63788 rvsoc.cpu0.sysregs[1][9]
.sym 63789 rvsoc.cpu0.E_next_pc[6]
.sym 63790 rvsoc.cpu0.sysregs[2][25]
.sym 63792 rvsoc.cpu0.sysregs[2][22]
.sym 63794 rvsoc.cpu0.sysregs[0][20]
.sym 63796 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 63805 $abc$63045$auto$rtlil.cc:1712:And$3923[23]
.sym 63806 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 63809 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 63811 $abc$63045$auto$rtlil.cc:1712:And$3923[17]
.sym 63812 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 63813 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 63814 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 63815 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 63820 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 63823 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 63837 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 63841 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 63849 $abc$63045$auto$rtlil.cc:1712:And$3923[17]
.sym 63853 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 63860 $abc$63045$auto$rtlil.cc:1712:And$3923[23]
.sym 63866 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 63872 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 63877 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 63881 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 63882 rvsoc.clka
.sym 63883 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 63884 rvsoc.cpu0.E_next_pc[6]
.sym 63885 $abc$63045$new_n6163_
.sym 63886 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 63887 $abc$63045$new_ys__n1697_
.sym 63888 $abc$63045$new_ys__n6117_inv_
.sym 63889 $abc$63045$new_n6164_
.sym 63890 rvsoc.data_wdata[12]
.sym 63891 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 63892 $abc$63045$new_n5963_
.sym 63895 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 63896 rvsoc.cpu0.sysregs[1][14]
.sym 63898 $abc$63045$new_ys__n1872_inv_
.sym 63899 rvsoc.cpu0.sysregs[1][3]
.sym 63900 rvsoc.data_wdata[2]
.sym 63901 rvsoc.cpu0.sysregs[1][5]
.sym 63902 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 63904 rvsoc.cpu0.D_sysidx[0]
.sym 63906 rvsoc.cpu0.sysregs[0][23]
.sym 63908 rvsoc.cpu0.sysregs[1][19]
.sym 63909 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 63911 $abc$63045$new_ys__n6314_
.sym 63913 rvsoc.cpu0.D_sysidx[1]
.sym 63914 rvsoc.cpu0.D_sysidx[1]
.sym 63916 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 63917 rvsoc.cpu0.D_next_pc[6]
.sym 63927 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 63930 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 63936 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 63937 $abc$63045$new_ys__n10035_
.sym 63938 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 63939 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 63940 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 63942 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 63945 rvsoc.cpu0.E_sysidx[1]
.sym 63946 rvsoc.cpu0.E_sysidx[0]
.sym 63947 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 63948 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 63956 rvsoc.resetn
.sym 63961 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 63964 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 63967 rvsoc.resetn
.sym 63973 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 63979 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 63982 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 63989 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 63995 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 64000 $abc$63045$new_ys__n10035_
.sym 64001 rvsoc.cpu0.E_sysidx[1]
.sym 64002 rvsoc.cpu0.E_sysidx[0]
.sym 64004 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 64005 rvsoc.clka
.sym 64006 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 64007 rvsoc.cpu0.sysregs[0][26]
.sym 64008 $abc$63045$new_n4320_
.sym 64009 rvsoc.cpu0.sysregs[0][11]
.sym 64010 rvsoc.cpu0.sysregs[0][25]
.sym 64011 rvsoc.cpu0.sysregs[0][30]
.sym 64012 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 64013 rvsoc.cpu0.sysregs[0][0]
.sym 64014 rvsoc.cpu0.sysregs[0][4]
.sym 64015 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 64019 $abc$63045$new_ys__n1699_
.sym 64020 rvsoc.data_wdata[12]
.sym 64021 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 64022 rvsoc.cpu0.D_sysidx[0]
.sym 64026 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 64027 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 64028 $abc$63045$new_ys__n6118_inv_
.sym 64029 $abc$63045$new_ys__n1475_
.sym 64030 rvsoc.cpu0.sysregs[1][8]
.sym 64033 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 64034 $abc$63045$new_ys__n1696_
.sym 64035 rvsoc.cpu0.sysregs[0][2]
.sym 64042 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 64049 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 64050 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 64051 rvsoc.cpu0.sysregs[0][16]
.sym 64054 rvsoc.cpu0.sysregs[3][16]
.sym 64058 rvsoc.cpu0.sysregs[1][16]
.sym 64061 rvsoc.cpu0.sysregs[2][25]
.sym 64064 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 64067 rvsoc.cpu0.sysregs[0][25]
.sym 64068 $abc$63045$new_n6024_
.sym 64070 rvsoc.cpu0.sysregs[2][16]
.sym 64071 rvsoc.cpu0.D_sysidx[0]
.sym 64073 rvsoc.cpu0.D_sysidx[1]
.sym 64074 rvsoc.cpu0.D_sysidx[1]
.sym 64077 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 64078 rvsoc.cpu0.sysregs[2][16]
.sym 64087 rvsoc.cpu0.sysregs[1][16]
.sym 64088 $abc$63045$new_n6024_
.sym 64089 rvsoc.cpu0.sysregs[0][16]
.sym 64090 rvsoc.cpu0.D_sysidx[1]
.sym 64093 rvsoc.cpu0.sysregs[2][25]
.sym 64094 rvsoc.cpu0.sysregs[0][25]
.sym 64101 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 64105 rvsoc.cpu0.sysregs[3][16]
.sym 64106 rvsoc.cpu0.D_sysidx[0]
.sym 64107 rvsoc.cpu0.sysregs[2][16]
.sym 64108 rvsoc.cpu0.D_sysidx[1]
.sym 64117 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 64123 rvsoc.cpu0.sysregs[2][16]
.sym 64125 rvsoc.cpu0.sysregs[0][16]
.sym 64127 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 64128 rvsoc.clka
.sym 64129 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 64140 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 64142 rvsoc.cpu0.sysregs[1][16]
.sym 64143 rvsoc.gpio0.dir[3]
.sym 64147 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 64148 rvsoc.cpu0.sysregs[0][27]
.sym 64149 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 64168 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 64172 $PACKER_GND_NET
.sym 64173 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 64174 $PACKER_GND_NET
.sym 64198 $PACKER_GND_NET
.sym 64230 $abc$63045$new_n3249_
.sym 64231 $abc$63045$new_n3253_
.sym 64232 rvsoc.spi0.status[28]
.sym 64233 $abc$63045$new_n5209_
.sym 64234 $abc$63045$new_n5274_
.sym 64235 $abc$63045$new_n5276_
.sym 64236 $abc$63045$new_n5207_
.sym 64237 rvsoc.spi0.status[2]
.sym 64247 rvsoc.code_adrs[30]
.sym 64253 rvsoc.mem_vdata[3][23]
.sym 64261 rvsoc.mem_vdata[3][3]
.sym 64272 rvsoc.mem_vdata[1][3]
.sym 64273 rvsoc.gpio0.data[7]
.sym 64274 rvsoc.mem_vdata[0][3]
.sym 64276 $abc$63045$new_ys__n2231_inv_
.sym 64278 rvsoc.gpio0.dir[7]
.sym 64280 rvsoc.code_adrs[29]
.sym 64281 rvsoc.mem_vdata[2][3]
.sym 64282 rvsoc.mem_vdata[0][3]
.sym 64283 rvsoc.data_adrs[28]
.sym 64284 p20
.sym 64285 rvsoc.code_adrs[29]
.sym 64286 rvsoc.mem_vdata[1][7]
.sym 64288 rvsoc.mem_vdata[2][6]
.sym 64289 rvsoc.mem_vdata[3][3]
.sym 64290 rvsoc.mem_vdata[3][7]
.sym 64292 $PACKER_GND_NET
.sym 64298 rvsoc.code_adrs[28]
.sym 64299 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 64300 rvsoc.mem_vdata[1][6]
.sym 64302 rvsoc.data_adrs[29]
.sym 64305 rvsoc.mem_vdata[2][3]
.sym 64306 rvsoc.mem_vdata[0][3]
.sym 64307 rvsoc.data_adrs[28]
.sym 64308 rvsoc.data_adrs[29]
.sym 64311 rvsoc.mem_vdata[1][6]
.sym 64312 rvsoc.mem_vdata[2][6]
.sym 64313 rvsoc.code_adrs[28]
.sym 64314 rvsoc.code_adrs[29]
.sym 64317 rvsoc.gpio0.dir[7]
.sym 64318 rvsoc.gpio0.data[7]
.sym 64319 $abc$63045$new_ys__n2231_inv_
.sym 64320 p20
.sym 64326 $PACKER_GND_NET
.sym 64329 rvsoc.mem_vdata[2][3]
.sym 64330 rvsoc.code_adrs[29]
.sym 64331 rvsoc.mem_vdata[1][3]
.sym 64332 rvsoc.code_adrs[28]
.sym 64335 rvsoc.mem_vdata[3][3]
.sym 64336 rvsoc.mem_vdata[0][3]
.sym 64337 rvsoc.code_adrs[28]
.sym 64338 rvsoc.code_adrs[29]
.sym 64347 rvsoc.mem_vdata[1][7]
.sym 64348 rvsoc.mem_vdata[3][7]
.sym 64349 rvsoc.code_adrs[28]
.sym 64350 rvsoc.code_adrs[29]
.sym 64351 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 64352 rvsoc.clkn
.sym 64358 $abc$63045$new_n5307_
.sym 64359 rvsoc.mem_vdata[5][28]
.sym 64360 $abc$63045$new_n5219_
.sym 64361 $abc$63045$new_n5118_
.sym 64362 $abc$63045$new_n3251_
.sym 64363 $abc$63045$new_n3252_
.sym 64364 $abc$63045$new_n5325_
.sym 64365 $abc$63045$new_n5182_
.sym 64368 $auto$alumacc.cc:474:replace_alu$3191.AA[13]
.sym 64369 $abc$63045$new_ys__n3049_inv_
.sym 64371 rvsoc.data_wdata[8]
.sym 64372 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51473
.sym 64373 p15
.sym 64374 rvsoc.mem_vdata[0][3]
.sym 64375 rvsoc.mem_vdata[1][4]
.sym 64377 $abc$63045$new_n3120_
.sym 64378 rvsoc.gpio0.dir[7]
.sym 64382 rvsoc.code_adrs[29]
.sym 64386 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 64389 rvsoc.mem_vdata[3][19]
.sym 64390 $abc$63045$new_n3249_
.sym 64391 rvsoc.mem_vdata[1][31]
.sym 64393 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 64395 rvsoc.mem_vdata[3][19]
.sym 64399 rvsoc.mem_vdata[2][17]
.sym 64400 $abc$63045$new_n5325_
.sym 64402 rvsoc.data_adrs[28]
.sym 64406 rvsoc.code_adrs[30]
.sym 64407 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 64408 rvsoc.mem_vdata[4][3]
.sym 64410 rvsoc.mem_vdata[2][7]
.sym 64413 rvsoc.mem_vdata[1][29]
.sym 64414 rvsoc.mem_vdata[15][3]
.sym 64417 $abc$63045$new_ys__n11298_
.sym 64419 rvsoc.uart0.div[7]
.sym 64420 rvsoc.data_adrs[28]
.sym 64422 rvsoc.uart0.div[0]
.sym 64424 rvsoc.data_adrs[29]
.sym 64425 rvsoc.code_adrs[29]
.sym 64436 rvsoc.data_adrs[28]
.sym 64437 rvsoc.mem_vdata[3][7]
.sym 64438 $abc$63045$new_n5119_
.sym 64439 $abc$63045$new_n3258_
.sym 64440 $abc$63045$new_n3259_
.sym 64441 rvsoc.code_adrs[30]
.sym 64442 $abc$63045$new_n3257_
.sym 64443 rvsoc.mem_vdata[5][3]
.sym 64445 $abc$63045$new_n5220_
.sym 64446 rvsoc.data_adrs[29]
.sym 64447 $PACKER_GND_NET
.sym 64448 rvsoc.mem_vdata[1][19]
.sym 64450 rvsoc.code_adrs[28]
.sym 64452 rvsoc.mem_vdata[3][19]
.sym 64453 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 64454 $abc$63045$new_n5183_
.sym 64457 $abc$63045$new_n3120_
.sym 64458 rvsoc.mem_vdata[1][7]
.sym 64461 $abc$63045$new_n5219_
.sym 64462 $abc$63045$new_n5118_
.sym 64463 rvsoc.code_adrs[29]
.sym 64464 rvsoc.mem_vdata[4][3]
.sym 64466 $abc$63045$new_n5182_
.sym 64468 rvsoc.code_adrs[30]
.sym 64469 $abc$63045$new_n3257_
.sym 64470 $abc$63045$new_n3258_
.sym 64471 $abc$63045$new_n3259_
.sym 64474 $abc$63045$new_n5219_
.sym 64475 $abc$63045$new_n3120_
.sym 64476 $abc$63045$new_n5220_
.sym 64480 $abc$63045$new_n5182_
.sym 64482 $abc$63045$new_n3120_
.sym 64483 $abc$63045$new_n5183_
.sym 64486 rvsoc.data_adrs[28]
.sym 64487 rvsoc.mem_vdata[1][19]
.sym 64488 rvsoc.mem_vdata[3][19]
.sym 64489 rvsoc.data_adrs[29]
.sym 64492 $abc$63045$new_n3120_
.sym 64493 $abc$63045$new_n5119_
.sym 64494 $abc$63045$new_n5118_
.sym 64500 $PACKER_GND_NET
.sym 64504 rvsoc.mem_vdata[3][7]
.sym 64505 rvsoc.data_adrs[28]
.sym 64506 rvsoc.data_adrs[29]
.sym 64507 rvsoc.mem_vdata[1][7]
.sym 64510 rvsoc.code_adrs[29]
.sym 64511 rvsoc.mem_vdata[4][3]
.sym 64512 rvsoc.mem_vdata[5][3]
.sym 64513 rvsoc.code_adrs[28]
.sym 64514 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 64515 rvsoc.clkn
.sym 64517 $abc$63045$new_n5324_
.sym 64518 $abc$63045$new_n5306_
.sym 64519 $abc$63045$new_n5305_
.sym 64520 $abc$63045$new_n5249_
.sym 64521 $abc$63045$new_n6095_
.sym 64522 rvsoc.mem_rcode[4]
.sym 64523 $abc$63045$new_n6096_
.sym 64524 $abc$63045$new_n5248_
.sym 64529 rvsoc.mem_vdata[5][3]
.sym 64530 $abc$63045$new_ys__n527_
.sym 64531 rvsoc.mem_vdata[0][11]
.sym 64532 rvsoc.code_adrs[30]
.sym 64533 rvsoc.mem_vdata[0][15]
.sym 64534 rvsoc.mem_vdata[0][9]
.sym 64535 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 64536 rvsoc.mem_vdata[1][13]
.sym 64537 $abc$63045$new_n4118_
.sym 64538 rvsoc.gpio0.data[6]
.sym 64539 $abc$63045$new_ys__n527_
.sym 64540 $abc$63045$new_n4099_
.sym 64541 rvsoc.data_adrs[12]
.sym 64542 $abc$63045$new_n3323_
.sym 64543 rvsoc.mem_vdata[15][23]
.sym 64544 rvsoc.mem_vdata[5][31]
.sym 64546 $abc$63045$new_n5117_
.sym 64547 rvsoc.mem_vdata[2][19]
.sym 64548 $abc$63045$new_ys__n7758_
.sym 64549 rvsoc.code_adrs[29]
.sym 64550 rvsoc.mem_vdata[2][29]
.sym 64551 rvsoc.mem_vdata[2][29]
.sym 64552 rvsoc.cpu0.D_insn_typ[1]
.sym 64558 $abc$63045$new_n5307_
.sym 64559 rvsoc.mem_vdata[15][4]
.sym 64560 $abc$63045$new_ys__n11298_
.sym 64562 rvsoc.cpu0.D_insn_typ[5]
.sym 64563 rvsoc.mem_vdata[4][4]
.sym 64564 $abc$63045$new_n3120_
.sym 64565 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[28]
.sym 64566 $abc$63045$new_n3323_
.sym 64567 $abc$63045$new_n5325_
.sym 64568 $abc$63045$new_ys__n11298_
.sym 64569 $abc$63045$new_ys__n11772_
.sym 64570 rvsoc.cpu0.D_insn_typ[5]
.sym 64571 rvsoc.mem_vdata[1][15]
.sym 64572 $abc$63045$new_n5308_
.sym 64575 rvsoc.mem_vdata[4][3]
.sym 64576 rvsoc.cpu0.D_insn_typ[1]
.sym 64577 rvsoc.data_adrs[29]
.sym 64578 $abc$63045$new_n3325_
.sym 64579 rvsoc.mem_vdata[0][15]
.sym 64580 rvsoc.mem_vdata[15][3]
.sym 64582 $abc$63045$new_n5324_
.sym 64583 rvsoc.data_adrs[28]
.sym 64584 $abc$63045$new_n5305_
.sym 64585 rvsoc.data_adrs[29]
.sym 64586 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[29]
.sym 64587 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 64588 $abc$63045$new_n5322_
.sym 64591 rvsoc.data_adrs[28]
.sym 64592 rvsoc.data_adrs[29]
.sym 64593 rvsoc.mem_vdata[1][15]
.sym 64594 rvsoc.mem_vdata[0][15]
.sym 64597 $abc$63045$new_n3323_
.sym 64598 rvsoc.cpu0.D_insn_typ[1]
.sym 64599 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[28]
.sym 64600 rvsoc.cpu0.D_insn_typ[5]
.sym 64603 rvsoc.data_adrs[28]
.sym 64605 rvsoc.data_adrs[29]
.sym 64609 rvsoc.cpu0.D_insn_typ[5]
.sym 64610 rvsoc.cpu0.D_insn_typ[1]
.sym 64611 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[29]
.sym 64612 $abc$63045$new_n3325_
.sym 64615 $abc$63045$new_n5307_
.sym 64616 $abc$63045$new_n5308_
.sym 64617 $abc$63045$new_n3120_
.sym 64618 $abc$63045$new_n5305_
.sym 64621 $abc$63045$new_n5324_
.sym 64622 $abc$63045$new_n3120_
.sym 64623 $abc$63045$new_n5322_
.sym 64624 $abc$63045$new_n5325_
.sym 64627 $abc$63045$new_ys__n11772_
.sym 64628 rvsoc.mem_vdata[15][4]
.sym 64629 $abc$63045$new_ys__n11298_
.sym 64630 rvsoc.mem_vdata[4][4]
.sym 64633 rvsoc.mem_vdata[4][3]
.sym 64634 $abc$63045$new_ys__n11772_
.sym 64635 $abc$63045$new_ys__n11298_
.sym 64636 rvsoc.mem_vdata[15][3]
.sym 64637 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 64638 rvsoc.clka
.sym 64639 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 64640 $abc$63045$new_n5323_
.sym 64641 $abc$63045$new_n3027_
.sym 64642 $abc$63045$new_n3025_
.sym 64643 $abc$63045$new_n3028_
.sym 64644 $abc$63045$new_n3026_
.sym 64645 $abc$63045$new_n5318_
.sym 64646 $abc$63045$new_n5322_
.sym 64647 $abc$63045$new_n5312_
.sym 64648 rvsoc.data_wdata[20]
.sym 64649 rvsoc.mem_vdata[15][4]
.sym 64651 rvsoc.data_wdata[20]
.sym 64652 $abc$63045$new_ys__n2556_inv_
.sym 64655 $abc$63045$new_ys__n11772_
.sym 64656 rvsoc.data_adrs[28]
.sym 64658 $abc$63045$new_ys__n12673_
.sym 64659 rvsoc.mem_vdata[4][7]
.sym 64660 rvsoc.data_adrs[29]
.sym 64663 rvsoc.code_adrs[9]
.sym 64664 $abc$63045$new_n3325_
.sym 64665 $abc$63045$new_ys__n3053_inv_
.sym 64666 $abc$63045$new_ys__n4261_
.sym 64667 rvsoc.data_adrs[29]
.sym 64668 rvsoc.code_adrs[31]
.sym 64670 rvsoc.mem_vdata[5][15]
.sym 64672 rvsoc.cpu0.E_Br_adrs[30]
.sym 64673 rvsoc.code_adrs[31]
.sym 64674 $abc$63045$new_n3603_
.sym 64675 rvsoc.mem_vdata[3][19]
.sym 64683 $abc$63045$new_ys__n11298_
.sym 64684 rvsoc.data_adrs[29]
.sym 64685 rvsoc.data_adrs[31]
.sym 64687 rvsoc.data_adrs[30]
.sym 64689 $abc$63045$new_n5319_
.sym 64690 rvsoc.data_adrs[28]
.sym 64691 $abc$63045$new_n6160_
.sym 64692 rvsoc.data_adrs[2]
.sym 64693 rvsoc.data_adrs[31]
.sym 64694 $abc$63045$new_ys__n11772_
.sym 64695 $abc$63045$new_n6096_
.sym 64696 rvsoc.uart0.div[7]
.sym 64699 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 64700 $abc$63045$new_n3355_
.sym 64702 rvsoc.mem_vdata[15][29]
.sym 64703 rvsoc.mem_vdata[15][23]
.sym 64704 $abc$63045$new_n5312_
.sym 64705 rvsoc.uart0.rxbfr[7]
.sym 64707 $abc$63045$new_ys__n11298_
.sym 64708 rvsoc.mem_vdata[4][16]
.sym 64709 rvsoc.mem_vdata[15][16]
.sym 64710 $abc$63045$new_n5318_
.sym 64711 $abc$63045$new_n3120_
.sym 64712 $abc$63045$new_n5316_
.sym 64714 $abc$63045$new_ys__n11298_
.sym 64715 $abc$63045$new_n5312_
.sym 64716 rvsoc.mem_vdata[15][23]
.sym 64717 $abc$63045$new_n3355_
.sym 64720 $abc$63045$new_n6096_
.sym 64721 $abc$63045$new_ys__n11298_
.sym 64722 rvsoc.mem_vdata[15][29]
.sym 64723 rvsoc.data_adrs[31]
.sym 64726 rvsoc.data_adrs[30]
.sym 64727 rvsoc.data_adrs[29]
.sym 64728 rvsoc.data_adrs[28]
.sym 64729 rvsoc.data_adrs[31]
.sym 64733 rvsoc.data_adrs[31]
.sym 64735 rvsoc.data_adrs[30]
.sym 64738 rvsoc.uart0.div[7]
.sym 64739 $abc$63045$new_n6160_
.sym 64740 rvsoc.data_adrs[2]
.sym 64741 rvsoc.uart0.rxbfr[7]
.sym 64744 rvsoc.mem_vdata[15][16]
.sym 64745 rvsoc.mem_vdata[4][16]
.sym 64746 $abc$63045$new_ys__n11298_
.sym 64747 $abc$63045$new_ys__n11772_
.sym 64750 $abc$63045$new_n5318_
.sym 64751 $abc$63045$new_n3120_
.sym 64752 $abc$63045$new_n5316_
.sym 64753 $abc$63045$new_n5319_
.sym 64758 rvsoc.data_adrs[29]
.sym 64759 rvsoc.data_adrs[28]
.sym 64760 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 64761 rvsoc.clkn
.sym 64763 rvsoc.mem_vdata[5][23]
.sym 64764 rvsoc.mem_vdata[5][31]
.sym 64765 $abc$63045$new_n3595_
.sym 64766 $abc$63045$new_n3603_
.sym 64767 $abc$63045$new_n3639_
.sym 64768 $abc$63045$new_n3594_
.sym 64769 $abc$63045$new_ys__n3042_inv_
.sym 64770 $abc$63045$new_n5316_
.sym 64772 rvsoc.mem_vdata[0][29]
.sym 64775 rvsoc.mem_vdata[15][31]
.sym 64776 rvsoc.data_wdata[27]
.sym 64777 rvsoc.uart0.div[12]
.sym 64778 rvsoc.data_wst[0]
.sym 64779 $abc$63045$new_n6160_
.sym 64780 $abc$63045$new_ys__n11766_
.sym 64781 $abc$63045$new_ys__n11298_
.sym 64782 rvsoc.data_adrs[29]
.sym 64783 rvsoc.mem_vdata[2][16]
.sym 64784 rvsoc.mem_vdata[4][10]
.sym 64785 $abc$63045$new_ys__n11766_
.sym 64786 rvsoc.mem_vdata[0][26]
.sym 64788 $abc$63045$new_ys__n11298_
.sym 64790 rvsoc.mem_vdata[4][8]
.sym 64791 rvsoc.uart0.div[15]
.sym 64792 rvsoc.mem_vdata[2][17]
.sym 64793 rvsoc.mem_vdata[2][7]
.sym 64794 rvsoc.mem_vdata[4][16]
.sym 64795 rvsoc.mem_vdata[3][29]
.sym 64796 rvsoc.mem_vdata[4][19]
.sym 64797 rvsoc.data_adrs[28]
.sym 64798 rvsoc.code_adrs[30]
.sym 64804 $abc$63045$new_n3009_
.sym 64805 $abc$63045$new_ys__n4261_
.sym 64806 $abc$63045$new_n3025_
.sym 64807 rvsoc.cpu0.F_next_pc[29]
.sym 64808 rvsoc.cpu0.E_Br_adrs[29]
.sym 64809 rvsoc.mem_vdata[15][23]
.sym 64812 $abc$63045$new_n3640_
.sym 64813 rvsoc.cpu0.E_Br_adrs[28]
.sym 64814 $abc$63045$new_n3638_
.sym 64815 rvsoc.code_adrs[30]
.sym 64816 rvsoc.cpu0.F_next_pc[28]
.sym 64820 rvsoc.mem_vdata[5][23]
.sym 64821 $abc$63045$new_n3608_
.sym 64823 $abc$63045$new_n3637_
.sym 64824 $abc$63045$new_n3639_
.sym 64826 $abc$63045$new_ys__n4261_
.sym 64827 rvsoc.cpu0.E_take_Br
.sym 64828 rvsoc.mem_vdata[15][29]
.sym 64830 rvsoc.mem_vdata[5][15]
.sym 64832 rvsoc.mem_vdata[1][15]
.sym 64833 rvsoc.code_adrs[31]
.sym 64834 rvsoc.mem_vdata[3][23]
.sym 64835 $abc$63045$new_ys__n12665_
.sym 64837 $abc$63045$new_ys__n4261_
.sym 64838 rvsoc.mem_vdata[15][23]
.sym 64839 rvsoc.code_adrs[31]
.sym 64840 $abc$63045$new_n3637_
.sym 64844 $abc$63045$new_ys__n12665_
.sym 64846 rvsoc.code_adrs[30]
.sym 64849 $abc$63045$new_n3009_
.sym 64850 rvsoc.mem_vdata[3][23]
.sym 64851 rvsoc.mem_vdata[5][23]
.sym 64852 $abc$63045$new_n3608_
.sym 64855 $abc$63045$new_n3638_
.sym 64856 $abc$63045$new_n3639_
.sym 64857 $abc$63045$new_n3640_
.sym 64858 rvsoc.code_adrs[30]
.sym 64862 rvsoc.cpu0.F_next_pc[29]
.sym 64863 rvsoc.cpu0.E_Br_adrs[29]
.sym 64864 rvsoc.cpu0.E_take_Br
.sym 64867 rvsoc.cpu0.F_next_pc[28]
.sym 64868 rvsoc.cpu0.E_Br_adrs[28]
.sym 64869 rvsoc.cpu0.E_take_Br
.sym 64873 rvsoc.code_adrs[31]
.sym 64874 $abc$63045$new_ys__n4261_
.sym 64875 $abc$63045$new_n3025_
.sym 64876 rvsoc.mem_vdata[15][29]
.sym 64879 rvsoc.mem_vdata[1][15]
.sym 64880 $abc$63045$new_ys__n12665_
.sym 64881 rvsoc.mem_vdata[5][15]
.sym 64882 rvsoc.code_adrs[30]
.sym 64886 $abc$63045$new_n3588_
.sym 64887 rvsoc.uart0.status[17]
.sym 64888 $abc$63045$new_n5149_
.sym 64889 $abc$63045$new_n3018_
.sym 64890 $abc$63045$new_n5317_
.sym 64891 $abc$63045$new_ys__n12664_
.sym 64892 $abc$63045$new_n3589_
.sym 64893 $abc$63045$new_n3616_
.sym 64896 rvsoc.mem_vdata[3][3]
.sym 64898 $abc$63045$new_ys__n7762_
.sym 64899 rvsoc.cpu0.E_Br_adrs[28]
.sym 64900 rvsoc.code_adrs[28]
.sym 64901 $abc$63045$new_ys__n527_
.sym 64903 rvsoc.mem_vdata[15][22]
.sym 64904 rvsoc.data_adrs[2]
.sym 64905 rvsoc.data_wdata[25]
.sym 64906 rvsoc.data_wdata[20]
.sym 64907 rvsoc.mem_vdata[15][21]
.sym 64908 rvsoc.code_adrs[29]
.sym 64909 rvsoc.uart0.div[23]
.sym 64910 rvsoc.uart0.div[3]
.sym 64911 $abc$63045$new_ys__n2165_inv_
.sym 64912 rvsoc.uart0.div[0]
.sym 64913 rvsoc.cpu0.E_take_Br
.sym 64914 $abc$63045$new_n3224_
.sym 64915 rvsoc.uart0.div[7]
.sym 64916 $abc$63045$new_n5151_
.sym 64917 rvsoc.uart0.div[16]
.sym 64918 $abc$63045$new_ys__n3042_inv_
.sym 64920 rvsoc.uart0.div[0]
.sym 64921 rvsoc.mem_vdata[15][27]
.sym 64928 $abc$63045$new_n3608_
.sym 64929 rvsoc.cpu0.E_take_Br
.sym 64932 $abc$63045$new_n3014_
.sym 64933 $abc$63045$new_ys__n12667_
.sym 64935 $abc$63045$new_n3009_
.sym 64936 rvsoc.mem_vdata[1][18]
.sym 64937 rvsoc.data_adrs[29]
.sym 64940 rvsoc.mem_vdata[5][18]
.sym 64942 rvsoc.cpu0.F_next_pc[30]
.sym 64943 $abc$63045$new_ys__n11766_
.sym 64944 rvsoc.cpu0.E_Br_adrs[30]
.sym 64945 rvsoc.mem_vdata[3][19]
.sym 64946 rvsoc.code_adrs[30]
.sym 64948 $abc$63045$new_ys__n12664_
.sym 64949 rvsoc.mem_vdata[3][18]
.sym 64950 rvsoc.code_adrs[31]
.sym 64953 $abc$63045$new_n5149_
.sym 64955 $abc$63045$new_n5148_
.sym 64956 rvsoc.mem_vdata[4][19]
.sym 64957 rvsoc.data_adrs[28]
.sym 64961 rvsoc.code_adrs[30]
.sym 64962 $abc$63045$new_ys__n12667_
.sym 64966 rvsoc.code_adrs[30]
.sym 64967 $abc$63045$new_ys__n12667_
.sym 64968 rvsoc.code_adrs[31]
.sym 64972 rvsoc.mem_vdata[4][19]
.sym 64973 $abc$63045$new_n3014_
.sym 64974 rvsoc.mem_vdata[3][19]
.sym 64975 $abc$63045$new_n3009_
.sym 64979 rvsoc.cpu0.F_next_pc[30]
.sym 64980 rvsoc.cpu0.E_Br_adrs[30]
.sym 64981 rvsoc.cpu0.E_take_Br
.sym 64984 rvsoc.mem_vdata[5][18]
.sym 64985 $abc$63045$new_n5149_
.sym 64986 $abc$63045$new_ys__n11766_
.sym 64987 $abc$63045$new_n5148_
.sym 64990 $abc$63045$new_ys__n12664_
.sym 64992 rvsoc.code_adrs[30]
.sym 64996 rvsoc.mem_vdata[3][18]
.sym 64997 $abc$63045$new_n3608_
.sym 64998 rvsoc.mem_vdata[5][18]
.sym 64999 $abc$63045$new_n3009_
.sym 65002 rvsoc.data_adrs[28]
.sym 65003 rvsoc.mem_vdata[1][18]
.sym 65004 rvsoc.data_adrs[29]
.sym 65005 rvsoc.mem_vdata[3][18]
.sym 65009 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 65010 rvsoc.mem_vdata[4][8]
.sym 65011 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[3]
.sym 65012 rvsoc.mem_vdata[4][16]
.sym 65013 $abc$63045$new_ys__n3041_inv_
.sym 65014 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[5]
.sym 65015 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[0]
.sym 65016 rvsoc.mem_vdata[4][15]
.sym 65019 rvsoc.cpu0.D_insn_typ[13]
.sym 65021 rvsoc.bootram.adrs[8]
.sym 65022 rvsoc.mem_vdata[2][18]
.sym 65023 rvsoc.data_adrs[3]
.sym 65024 rvsoc.mem_vdata[15][16]
.sym 65025 $abc$63045$new_ys__n4261_
.sym 65026 $abc$63045$new_ys__n11772_
.sym 65027 rvsoc.code_adrs[31]
.sym 65028 rvsoc.data_adrs[10]
.sym 65029 rvsoc.code_adrs[30]
.sym 65030 $abc$63045$new_ys__n2256_
.sym 65031 $PACKER_VCC_NET
.sym 65032 rvsoc.mem_vdata[1][18]
.sym 65033 rvsoc.resetn
.sym 65034 rvsoc.uart0.div[6]
.sym 65035 $abc$63045$new_n3212_
.sym 65036 rvsoc.uart0.div[1]
.sym 65037 rvsoc.data_adrs[12]
.sym 65038 $abc$63045$new_n3323_
.sym 65039 rvsoc.mem_vdata[2][19]
.sym 65040 rvsoc.uart0.div[8]
.sym 65041 rvsoc.cpu0.F_insn[13]
.sym 65042 rvsoc.mem_vdata[2][29]
.sym 65043 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 65054 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[4]
.sym 65056 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[6]
.sym 65059 rvsoc.uart0.tx_divcnt[4]
.sym 65060 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[2]
.sym 65063 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[5]
.sym 65065 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[7]
.sym 65069 rvsoc.uart0.tx_divcnt[2]
.sym 65075 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65076 rvsoc.uart0.tx_divcnt[6]
.sym 65077 rvsoc.resetn
.sym 65083 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65085 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[7]
.sym 65090 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65092 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[4]
.sym 65095 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65097 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[6]
.sym 65101 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[2]
.sym 65104 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65108 rvsoc.uart0.tx_divcnt[6]
.sym 65113 rvsoc.uart0.tx_divcnt[2]
.sym 65119 rvsoc.uart0.tx_divcnt[4]
.sym 65126 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65128 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[5]
.sym 65129 rvsoc.resetn
.sym 65130 rvsoc.clkn
.sym 65131 rvsoc.uart0.status[0]_$glb_sr
.sym 65144 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 65145 rvsoc.code_adrs[9]
.sym 65146 rvsoc.uart0.div[26]
.sym 65147 rvsoc.mem_vdata[15][28]
.sym 65148 rvsoc.uart0.div[2]
.sym 65149 rvsoc.data_wst[2]
.sym 65150 rvsoc.data_wst[3]
.sym 65151 rvsoc.code_adrs[11]
.sym 65152 rvsoc.data_adrs[9]
.sym 65153 rvsoc.mem_vdata[15][29]
.sym 65154 rvsoc.uart0.tx_divcnt[0]
.sym 65155 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 65156 $abc$63045$new_n3325_
.sym 65158 rvsoc.mem_vdata[15][11]
.sym 65160 rvsoc.code_adrs[31]
.sym 65161 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65162 rvsoc.uart0.div[13]
.sym 65163 rvsoc.resetn
.sym 65165 rvsoc.cpu0.D_actv_pc[8]
.sym 65166 rvsoc.mem_vdata[15][8]
.sym 65176 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[11]
.sym 65179 rvsoc.uart0.tx_divcnt[8]
.sym 65180 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[15]
.sym 65181 rvsoc.uart0.tx_divcnt[13]
.sym 65182 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[9]
.sym 65191 rvsoc.resetn
.sym 65192 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[25]
.sym 65198 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65200 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[19]
.sym 65204 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[23]
.sym 65207 rvsoc.uart0.tx_divcnt[13]
.sym 65213 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65215 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[9]
.sym 65218 rvsoc.uart0.tx_divcnt[8]
.sym 65224 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[15]
.sym 65225 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65230 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65232 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[19]
.sym 65237 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65238 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[25]
.sym 65242 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65245 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[11]
.sym 65249 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65251 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[23]
.sym 65252 rvsoc.resetn
.sym 65253 rvsoc.clkn
.sym 65254 rvsoc.uart0.status[0]_$glb_sr
.sym 65265 rvsoc.cpu0.D_insn_typ[12]
.sym 65266 rvsoc.cpu0.E_Br_adrs[7]
.sym 65269 rvsoc.cpu0.E_mul_lolo[7]
.sym 65270 rvsoc.mem_vdata[15][24]
.sym 65271 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$56773
.sym 65272 rvsoc.mem_vdata[15][26]
.sym 65273 rvsoc.code_adrs[13]
.sym 65274 rvsoc.code_adrs[29]
.sym 65275 rvsoc.uart0.div[10]
.sym 65276 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$56773
.sym 65277 rvsoc.data_wdata[24]
.sym 65278 rvsoc.data_wdata[14]
.sym 65279 $abc$63045$new_ys__n11299_inv_
.sym 65281 rvsoc.cpu0.D_next_pc[25]
.sym 65282 rvsoc.uart0.div[20]
.sym 65283 rvsoc.uart0.div[15]
.sym 65284 $PACKER_VCC_NET
.sym 65287 rvsoc.cpu0.E_funct3[0]
.sym 65288 rvsoc.mem_vdata[2][17]
.sym 65289 rvsoc.mem_vdata[2][7]
.sym 65290 rvsoc.cpu0.D_op1[15]
.sym 65298 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 65299 rvsoc.uart0.tx_divcnt[15]
.sym 65300 rvsoc.uart0.tx_divcnt[19]
.sym 65305 rvsoc.uart0.tx_divcnt[9]
.sym 65306 rvsoc.cpu0.F_next_pc[25]
.sym 65309 rvsoc.uart0.tx_divcnt[25]
.sym 65311 rvsoc.uart0.tx_divcnt[23]
.sym 65313 rvsoc.uart0.tx_divcnt[14]
.sym 65321 rvsoc.uart0.tx_divcnt[22]
.sym 65331 rvsoc.uart0.tx_divcnt[19]
.sym 65338 rvsoc.uart0.tx_divcnt[23]
.sym 65343 rvsoc.uart0.tx_divcnt[25]
.sym 65347 rvsoc.uart0.tx_divcnt[14]
.sym 65354 rvsoc.uart0.tx_divcnt[15]
.sym 65361 rvsoc.cpu0.F_next_pc[25]
.sym 65365 rvsoc.uart0.tx_divcnt[22]
.sym 65372 rvsoc.uart0.tx_divcnt[9]
.sym 65375 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 65376 rvsoc.clka
.sym 65389 rvsoc.cpu0.D_op1[11]
.sym 65390 rvsoc.cpu0.mul_val[18]
.sym 65391 rvsoc.cpu0.E_funct3[0]
.sym 65392 rvsoc.cpu0.E_mul_lolo[16]
.sym 65393 rvsoc.uart0.div[9]
.sym 65394 rvsoc.cpu0.F_next_pc[25]
.sym 65395 rvsoc.cpu0.mul_val[17]
.sym 65396 rvsoc.uart0.tx_divcnt[16]
.sym 65397 rvsoc.uart0.div[11]
.sym 65398 rvsoc.data_adrs[2]
.sym 65399 rvsoc.cpu0.mul_val[19]
.sym 65401 rvsoc.cpu0.mul_val[22]
.sym 65402 rvsoc.uart0.rx_divcnt[0]
.sym 65403 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 65404 rvsoc.cpu0.D_op2[12]
.sym 65405 rvsoc.cpu0.E_take_Br
.sym 65406 $abc$63045$new_n3224_
.sym 65407 rvsoc.uart0.div[3]
.sym 65408 rvsoc.uart0.div[7]
.sym 65409 rvsoc.uart0.div[0]
.sym 65410 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 65412 rvsoc.code_adrs[7]
.sym 65421 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[26]
.sym 65425 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[30]
.sym 65429 rvsoc.uart0.tx_divcnt[28]
.sym 65431 rvsoc.uart0.tx_divcnt[17]
.sym 65433 rvsoc.uart0.tx_divcnt[29]
.sym 65434 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[31]
.sym 65435 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[16]
.sym 65445 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[18]
.sym 65446 rvsoc.resetn
.sym 65448 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65453 rvsoc.uart0.tx_divcnt[28]
.sym 65458 rvsoc.uart0.tx_divcnt[17]
.sym 65465 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[18]
.sym 65466 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65471 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[30]
.sym 65473 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65477 rvsoc.uart0.tx_divcnt[29]
.sym 65483 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[31]
.sym 65485 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65488 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[26]
.sym 65490 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65495 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[16]
.sym 65497 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65498 rvsoc.resetn
.sym 65499 rvsoc.clkn
.sym 65500 rvsoc.uart0.status[0]_$glb_sr
.sym 65511 rvsoc.cpu0.D_op1[9]
.sym 65513 $PACKER_VCC_NET
.sym 65514 rvsoc.cpu0.umul_lolo[2]
.sym 65515 rvsoc.cpu0.mul_val[25]
.sym 65516 rvsoc.cpu0.mul_val[27]
.sym 65517 rvsoc.bootram.adrs[2]
.sym 65518 rvsoc.uart0.div[16]
.sym 65519 rvsoc.cpu0.mul_val[30]
.sym 65520 rvsoc.uart0.div[23]
.sym 65521 rvsoc.uart0.div[21]
.sym 65522 rvsoc.mem_vdata[15][9]
.sym 65523 rvsoc.cpu0.D_op1[3]
.sym 65524 rvsoc.cpu0.D_insn[9]
.sym 65525 rvsoc.resetn
.sym 65526 rvsoc.uart0.tx_divcnt[18]
.sym 65528 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 65529 rvsoc.mem_vdata[2][29]
.sym 65530 rvsoc.uart0.div[28]
.sym 65531 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[2]
.sym 65532 rvsoc.cpu0.D_insn_typ[12]
.sym 65533 rvsoc.cpu0.F_insn[13]
.sym 65534 $abc$63045$new_n3323_
.sym 65535 rvsoc.mem_vdata[2][19]
.sym 65536 rvsoc.code_adrs[4]
.sym 65547 rvsoc.uart0.tx_divcnt[31]
.sym 65553 rvsoc.uart0.tx_divcnt[30]
.sym 65556 rvsoc.uart0.tx_divcnt[26]
.sym 65562 rvsoc.uart0.rx_divcnt[0]
.sym 65568 rvsoc.uart0.div[7]
.sym 65569 rvsoc.uart0.div[0]
.sym 65570 rvsoc.uart0.rx_divcnt[7]
.sym 65571 $auto$alumacc.cc:474:replace_alu$3191.AA[13]
.sym 65576 rvsoc.uart0.tx_divcnt[26]
.sym 65582 rvsoc.uart0.div[0]
.sym 65587 rvsoc.uart0.rx_divcnt[0]
.sym 65588 rvsoc.uart0.div[7]
.sym 65589 rvsoc.uart0.div[0]
.sym 65590 rvsoc.uart0.rx_divcnt[7]
.sym 65595 rvsoc.uart0.tx_divcnt[31]
.sym 65601 rvsoc.uart0.tx_divcnt[30]
.sym 65606 $auto$alumacc.cc:474:replace_alu$3191.AA[13]
.sym 65614 rvsoc.uart0.div[7]
.sym 65619 rvsoc.uart0.rx_divcnt[7]
.sym 65621 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 65622 rvsoc.clka
.sym 65624 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65625 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[12]
.sym 65626 $abc$63045$new_n3364_
.sym 65627 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[3]
.sym 65628 rvsoc.cpu0.E_mul_lhhl[10]
.sym 65629 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[5]
.sym 65630 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[10]
.sym 65631 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[8]
.sym 65632 rvsoc.cpu0.D_op1[14]
.sym 65634 $abc$63045$new_ys__n1997_
.sym 65635 rvsoc.data_wdata[12]
.sym 65636 rvsoc.cpu0.umul_lhhl[6]
.sym 65638 rvsoc.cpu0.umul_lhhl[3]
.sym 65639 rvsoc.cpu0.D_op2[10]
.sym 65640 rvsoc.cpu0.D_next_pc[25]
.sym 65641 rvsoc.cpu0.D_op2[8]
.sym 65642 rvsoc.cpu0.D_op1[11]
.sym 65643 rvsoc.uart0.div[26]
.sym 65644 rvsoc.cpu0.sys_mcause[9]
.sym 65645 rvsoc.uart0.div[30]
.sym 65646 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[8]
.sym 65647 rvsoc.cpu0.D_insn_typ[12]
.sym 65648 $abc$63045$new_n3325_
.sym 65649 $abc$63045$new_n3387_
.sym 65650 rvsoc.uart0.rx_divcnt[14]
.sym 65651 rvsoc.cpu0.D_insn_typ[13]
.sym 65652 rvsoc.uart0.rx_divcnt[8]
.sym 65653 rvsoc.uart0.div[13]
.sym 65654 rvsoc.uart0.rx_divcnt[6]
.sym 65655 rvsoc.uart0.rx_divcnt[11]
.sym 65656 rvsoc.uart0.rx_divcnt[4]
.sym 65657 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 65658 rvsoc.cpu0.D_actv_pc[8]
.sym 65659 rvsoc.data_wdata[7]
.sym 65666 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[0]
.sym 65671 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[7]
.sym 65672 rvsoc.uart0.rx_divcnt[6]
.sym 65674 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[4]
.sym 65677 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[1]
.sym 65679 rvsoc.uart0.rx_divcnt[3]
.sym 65681 rvsoc.uart0.rx_divcnt[1]
.sym 65682 rvsoc.uart0.rx_divcnt[4]
.sym 65683 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[6]
.sym 65685 rvsoc.uart0.rx_divcnt[0]
.sym 65686 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[5]
.sym 65687 rvsoc.uart0.rx_divcnt[5]
.sym 65689 rvsoc.uart0.rx_divcnt[7]
.sym 65691 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[2]
.sym 65692 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[3]
.sym 65696 rvsoc.uart0.rx_divcnt[2]
.sym 65697 $auto$alumacc.cc:474:replace_alu$3162.C[1]
.sym 65699 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[0]
.sym 65700 rvsoc.uart0.rx_divcnt[0]
.sym 65703 $auto$alumacc.cc:474:replace_alu$3162.C[2]
.sym 65705 rvsoc.uart0.rx_divcnt[1]
.sym 65706 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[1]
.sym 65709 $auto$alumacc.cc:474:replace_alu$3162.C[3]
.sym 65711 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[2]
.sym 65712 rvsoc.uart0.rx_divcnt[2]
.sym 65715 $auto$alumacc.cc:474:replace_alu$3162.C[4]
.sym 65717 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[3]
.sym 65718 rvsoc.uart0.rx_divcnt[3]
.sym 65721 $auto$alumacc.cc:474:replace_alu$3162.C[5]
.sym 65723 rvsoc.uart0.rx_divcnt[4]
.sym 65724 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[4]
.sym 65727 $auto$alumacc.cc:474:replace_alu$3162.C[6]
.sym 65729 rvsoc.uart0.rx_divcnt[5]
.sym 65730 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[5]
.sym 65733 $auto$alumacc.cc:474:replace_alu$3162.C[7]
.sym 65735 rvsoc.uart0.rx_divcnt[6]
.sym 65736 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[6]
.sym 65739 $auto$alumacc.cc:474:replace_alu$3162.C[8]
.sym 65741 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[7]
.sym 65742 rvsoc.uart0.rx_divcnt[7]
.sym 65747 $abc$63045$new_ys__n2298_
.sym 65748 $abc$63045$new_n5955_
.sym 65749 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[11]
.sym 65750 $abc$63045$new_n3327_
.sym 65751 $abc$63045$new_n3323_
.sym 65752 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[14]
.sym 65753 $abc$63045$new_n3325_
.sym 65754 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[13]
.sym 65755 rvsoc.cpu0.D_op1[19]
.sym 65757 $abc$63045$new_ys__n2062_inv_
.sym 65759 rvsoc.cpu0.umul_lolo[19]
.sym 65760 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[10]
.sym 65761 rvsoc.eram.adrs[6]
.sym 65762 rvsoc.cpu0.umul_lolo[17]
.sym 65764 rvsoc.cpu0.umul_lolo[18]
.sym 65765 rvsoc.data_wdata[27]
.sym 65766 rvsoc.uart0.rx_divcnt[24]
.sym 65767 rvsoc.mem_vdata[2][6]
.sym 65768 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[12]
.sym 65769 rvsoc.data_wdata[14]
.sym 65770 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[4]
.sym 65771 rvsoc.uart0.div[15]
.sym 65772 rvsoc.mem_vdata[2][17]
.sym 65773 rvsoc.mem_vdata[2][7]
.sym 65774 rvsoc.uart0.div[20]
.sym 65775 $abc$63045$new_ys__n11299_inv_
.sym 65777 rvsoc.cpu0.D_op1[6]
.sym 65778 rvsoc.uart0.rx_divcnt[19]
.sym 65779 rvsoc.cpu0.E_funct3[0]
.sym 65780 $abc$63045$new_ys__n2298_
.sym 65781 $PACKER_VCC_NET
.sym 65782 $abc$63045$new_n5955_
.sym 65783 $auto$alumacc.cc:474:replace_alu$3162.C[8]
.sym 65793 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[15]
.sym 65798 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[9]
.sym 65801 rvsoc.uart0.rx_divcnt[15]
.sym 65803 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[8]
.sym 65806 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[12]
.sym 65808 rvsoc.uart0.rx_divcnt[10]
.sym 65809 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[14]
.sym 65810 rvsoc.uart0.rx_divcnt[14]
.sym 65811 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[13]
.sym 65812 rvsoc.uart0.rx_divcnt[8]
.sym 65814 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[11]
.sym 65815 rvsoc.uart0.rx_divcnt[11]
.sym 65816 rvsoc.uart0.rx_divcnt[12]
.sym 65817 rvsoc.uart0.rx_divcnt[9]
.sym 65818 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[10]
.sym 65819 rvsoc.uart0.rx_divcnt[13]
.sym 65820 $auto$alumacc.cc:474:replace_alu$3162.C[9]
.sym 65822 rvsoc.uart0.rx_divcnt[8]
.sym 65823 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[8]
.sym 65826 $auto$alumacc.cc:474:replace_alu$3162.C[10]
.sym 65828 rvsoc.uart0.rx_divcnt[9]
.sym 65829 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[9]
.sym 65832 $auto$alumacc.cc:474:replace_alu$3162.C[11]
.sym 65834 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[10]
.sym 65835 rvsoc.uart0.rx_divcnt[10]
.sym 65838 $auto$alumacc.cc:474:replace_alu$3162.C[12]
.sym 65840 rvsoc.uart0.rx_divcnt[11]
.sym 65841 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[11]
.sym 65844 $auto$alumacc.cc:474:replace_alu$3162.C[13]
.sym 65846 rvsoc.uart0.rx_divcnt[12]
.sym 65847 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[12]
.sym 65850 $auto$alumacc.cc:474:replace_alu$3162.C[14]
.sym 65852 rvsoc.uart0.rx_divcnt[13]
.sym 65853 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[13]
.sym 65856 $auto$alumacc.cc:474:replace_alu$3162.C[15]
.sym 65858 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[14]
.sym 65859 rvsoc.uart0.rx_divcnt[14]
.sym 65862 $auto$alumacc.cc:474:replace_alu$3162.C[16]
.sym 65864 rvsoc.uart0.rx_divcnt[15]
.sym 65865 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[15]
.sym 65870 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[21]
.sym 65871 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[18]
.sym 65872 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[20]
.sym 65873 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[24]
.sym 65874 rvsoc.cpu0.D_op2[12]
.sym 65875 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[23]
.sym 65876 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[16]
.sym 65877 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[25]
.sym 65879 $auto$alumacc.cc:474:replace_alu$3191.AA[13]
.sym 65880 $abc$63045$new_ys__n1927_
.sym 65881 rvsoc.cpu0.E_op1[1]
.sym 65882 rvsoc.cpu0.D_insn_typ[14]
.sym 65883 $auto$alumacc.cc:474:replace_alu$3191.AA[8]
.sym 65885 $abc$63045$new_n3327_
.sym 65886 $auto$alumacc.cc:474:replace_alu$3191.AA[15]
.sym 65887 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 65888 rvsoc.cpu0.D_op1[31]
.sym 65889 rvsoc.cpu0.D_insn_typ[0]
.sym 65890 rvsoc.uart0.div[11]
.sym 65891 $auto$alumacc.cc:474:replace_alu$3191.AA[9]
.sym 65892 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[24]
.sym 65893 $auto$alumacc.cc:474:replace_alu$3191.AA[10]
.sym 65894 rvsoc.uart0.div[24]
.sym 65895 rvsoc.cpu0.D_op2[12]
.sym 65896 rvsoc.code_adrs[7]
.sym 65897 rvsoc.cpu0.D_op1[7]
.sym 65898 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 65899 rvsoc.uart0.rx_divcnt[31]
.sym 65900 rvsoc.cpu0.E_insn[22]
.sym 65901 rvsoc.uart0.rx_divcnt[26]
.sym 65902 $abc$63045$new_n3224_
.sym 65903 rvsoc.uart0.rx_divcnt[22]
.sym 65904 rvsoc.cpu0.E_take_Br
.sym 65905 rvsoc.uart0.rx_divcnt[13]
.sym 65906 $auto$alumacc.cc:474:replace_alu$3162.C[16]
.sym 65912 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[20]
.sym 65914 rvsoc.uart0.rx_divcnt[22]
.sym 65923 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[19]
.sym 65924 rvsoc.uart0.rx_divcnt[21]
.sym 65925 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[17]
.sym 65926 rvsoc.uart0.rx_divcnt[16]
.sym 65927 rvsoc.uart0.rx_divcnt[17]
.sym 65929 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[22]
.sym 65931 rvsoc.uart0.rx_divcnt[20]
.sym 65935 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[21]
.sym 65936 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[18]
.sym 65937 rvsoc.uart0.rx_divcnt[18]
.sym 65938 rvsoc.uart0.rx_divcnt[19]
.sym 65939 rvsoc.uart0.rx_divcnt[23]
.sym 65940 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[23]
.sym 65941 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[16]
.sym 65943 $auto$alumacc.cc:474:replace_alu$3162.C[17]
.sym 65945 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[16]
.sym 65946 rvsoc.uart0.rx_divcnt[16]
.sym 65949 $auto$alumacc.cc:474:replace_alu$3162.C[18]
.sym 65951 rvsoc.uart0.rx_divcnt[17]
.sym 65952 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[17]
.sym 65955 $auto$alumacc.cc:474:replace_alu$3162.C[19]
.sym 65957 rvsoc.uart0.rx_divcnt[18]
.sym 65958 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[18]
.sym 65961 $auto$alumacc.cc:474:replace_alu$3162.C[20]
.sym 65963 rvsoc.uart0.rx_divcnt[19]
.sym 65964 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[19]
.sym 65967 $auto$alumacc.cc:474:replace_alu$3162.C[21]
.sym 65969 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[20]
.sym 65970 rvsoc.uart0.rx_divcnt[20]
.sym 65973 $auto$alumacc.cc:474:replace_alu$3162.C[22]
.sym 65975 rvsoc.uart0.rx_divcnt[21]
.sym 65976 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[21]
.sym 65979 $auto$alumacc.cc:474:replace_alu$3162.C[23]
.sym 65981 rvsoc.uart0.rx_divcnt[22]
.sym 65982 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[22]
.sym 65985 $auto$alumacc.cc:474:replace_alu$3162.C[24]
.sym 65987 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[23]
.sym 65988 rvsoc.uart0.rx_divcnt[23]
.sym 65993 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[29]
.sym 65994 $abc$63045$new_n3375_
.sym 65995 $abc$63045$new_n5956_
.sym 65996 $abc$63045$new_n3379_
.sym 65997 $abc$63045$new_n3374_
.sym 65998 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[27]
.sym 65999 $abc$63045$new_n5954_
.sym 66000 $abc$63045$new_n3378_
.sym 66002 $abc$63045$new_n3711_
.sym 66004 rvsoc.data_wdata[26]
.sym 66006 rvsoc.uart0.div[23]
.sym 66007 rvsoc.cpu0.E_insn_typ[8]
.sym 66008 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 66009 rvsoc.cpu0.E_mul_hihi[5]
.sym 66011 rvsoc.cpu0.sys_mcause[6]
.sym 66012 rvsoc.cpu0.F_insn[14]
.sym 66013 rvsoc.uart0.div[21]
.sym 66016 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[20]
.sym 66017 rvsoc.uart0.rx_divcnt[20]
.sym 66018 rvsoc.cpu0.F_insn[13]
.sym 66019 rvsoc.mem_vdata[2][19]
.sym 66020 rvsoc.cpu0.D_op1[14]
.sym 66021 rvsoc.resetn
.sym 66022 $abc$63045$new_ys__n2233_
.sym 66023 rvsoc.code_adrs[4]
.sym 66024 rvsoc.cpu0.D_insn_typ[12]
.sym 66025 rvsoc.code_adrs[3]
.sym 66026 rvsoc.cpu0.D_op2[23]
.sym 66027 rvsoc.uart0.div[29]
.sym 66028 rvsoc.cpu0.D_insn_typ[4]
.sym 66029 $auto$alumacc.cc:474:replace_alu$3162.C[24]
.sym 66037 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[28]
.sym 66039 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[26]
.sym 66040 rvsoc.uart0.rx_divcnt[25]
.sym 66041 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[25]
.sym 66042 rvsoc.uart0.rx_divcnt[24]
.sym 66045 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[24]
.sym 66046 rvsoc.uart0.rx_divcnt[30]
.sym 66049 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[30]
.sym 66050 rvsoc.uart0.rx_divcnt[26]
.sym 66054 rvsoc.uart0.rx_divcnt[28]
.sym 66055 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[27]
.sym 66056 rvsoc.uart0.rx_divcnt[27]
.sym 66058 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[29]
.sym 66059 rvsoc.uart0.rx_divcnt[31]
.sym 66062 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[31]
.sym 66063 rvsoc.uart0.rx_divcnt[29]
.sym 66066 $auto$alumacc.cc:474:replace_alu$3162.C[25]
.sym 66068 rvsoc.uart0.rx_divcnt[24]
.sym 66069 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[24]
.sym 66072 $auto$alumacc.cc:474:replace_alu$3162.C[26]
.sym 66074 rvsoc.uart0.rx_divcnt[25]
.sym 66075 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[25]
.sym 66078 $auto$alumacc.cc:474:replace_alu$3162.C[27]
.sym 66080 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[26]
.sym 66081 rvsoc.uart0.rx_divcnt[26]
.sym 66084 $auto$alumacc.cc:474:replace_alu$3162.C[28]
.sym 66086 rvsoc.uart0.rx_divcnt[27]
.sym 66087 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[27]
.sym 66090 $auto$alumacc.cc:474:replace_alu$3162.C[29]
.sym 66092 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[28]
.sym 66093 rvsoc.uart0.rx_divcnt[28]
.sym 66096 $auto$alumacc.cc:474:replace_alu$3162.C[30]
.sym 66098 rvsoc.uart0.rx_divcnt[29]
.sym 66099 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[29]
.sym 66102 $auto$alumacc.cc:474:replace_alu$3162.C[31]
.sym 66104 rvsoc.uart0.rx_divcnt[30]
.sym 66105 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[30]
.sym 66108 $abc$63045$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 66110 rvsoc.uart0.rx_divcnt[31]
.sym 66111 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[31]
.sym 66116 rvsoc.resetn
.sym 66117 $abc$63045$new_n3386_
.sym 66118 $abc$63045$new_n5959_
.sym 66119 $abc$63045$new_n3384_
.sym 66120 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[31]
.sym 66121 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[2]
.sym 66122 rvsoc.cpu0.sys_mcause[0]
.sym 66123 rvsoc.cpu0.sys_mcause[31]
.sym 66127 rvsoc.data_wdata[20]
.sym 66128 rvsoc.uart0.div[30]
.sym 66129 rvsoc.uart0.div[23]
.sym 66130 rvsoc.uart0.rx_divcnt[10]
.sym 66131 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[28]
.sym 66132 rvsoc.cpu0.F_next_pc[7]
.sym 66135 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[13]
.sym 66136 rvsoc.uart0.rx_divcnt[21]
.sym 66137 rvsoc.uart0.div[23]
.sym 66138 $abc$63045$auto$alumacc.cc:491:replace_alu$3154[31]
.sym 66139 rvsoc.uart0.rx_divcnt[16]
.sym 66140 rvsoc.cpu0.sys_mcause[6]
.sym 66141 rvsoc.cpu0.umul_hihi[26]
.sym 66142 $abc$63045$new_n3387_
.sym 66143 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[2]
.sym 66144 rvsoc.cpu0.D_insn_typ[13]
.sym 66145 rvsoc.cpu0.D_insn[10]
.sym 66146 rvsoc.cpu0.D_actv_pc[8]
.sym 66147 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 66148 $abc$63045$new_n3816_
.sym 66149 rvsoc.resetn
.sym 66150 rvsoc.cpu0.E_take_Br
.sym 66151 rvsoc.cpu0.sysregs[1][23]
.sym 66152 $abc$63045$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 66157 $abc$63045$new_ys__n2233_
.sym 66158 $abc$63045$new_ys__n2235_
.sym 66159 rvsoc.uart0.div[26]
.sym 66161 $abc$63045$new_n3733_
.sym 66162 rvsoc.cpu0.E_op2[20]
.sym 66166 rvsoc.uart0.rx_divcnt[13]
.sym 66167 $abc$63045$new_n5956_
.sym 66169 rvsoc.uart0.div[13]
.sym 66173 rvsoc.cpu0.E_Br_adrs[7]
.sym 66174 $abc$63045$new_n5959_
.sym 66175 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 66176 rvsoc.cpu0.E_take_Br
.sym 66177 $abc$63045$new_n5960_
.sym 66180 rvsoc.cpu0.F_next_pc[7]
.sym 66181 rvsoc.resetn
.sym 66183 $abc$63045$new_n3709_
.sym 66186 rvsoc.uart0.div[30]
.sym 66188 $abc$63045$new_n3362_
.sym 66190 $abc$63045$new_n3362_
.sym 66191 $abc$63045$new_n5956_
.sym 66192 $abc$63045$new_n5960_
.sym 66193 $abc$63045$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 66196 rvsoc.cpu0.E_take_Br
.sym 66197 rvsoc.cpu0.E_Br_adrs[7]
.sym 66198 rvsoc.cpu0.F_next_pc[7]
.sym 66204 $abc$63045$new_n3733_
.sym 66205 $abc$63045$new_n3709_
.sym 66208 $abc$63045$new_ys__n2235_
.sym 66209 $abc$63045$new_ys__n2233_
.sym 66210 rvsoc.resetn
.sym 66215 $abc$63045$new_n5959_
.sym 66216 rvsoc.uart0.rx_divcnt[13]
.sym 66217 rvsoc.uart0.div[13]
.sym 66223 rvsoc.uart0.div[26]
.sym 66227 rvsoc.cpu0.E_op2[20]
.sym 66233 rvsoc.uart0.div[30]
.sym 66236 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 66237 rvsoc.clka
.sym 66239 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[23]
.sym 66240 $abc$63045$new_n3899_
.sym 66241 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[27]
.sym 66242 rvsoc.cpu0.D_insn[13]
.sym 66243 $abc$63045$new_n3240_
.sym 66244 rvsoc.cpu0.D_insn_typ[4]
.sym 66245 $abc$63045$new_n3224_
.sym 66246 $abc$63045$new_n3867_
.sym 66250 rvsoc.cpu0.sysregs[1][18]
.sym 66251 rvsoc.cpu0.D_op2[29]
.sym 66252 rvsoc.uart0.div[26]
.sym 66253 rvsoc.uart0.div[30]
.sym 66254 rvsoc.uart0.rx_divcnt[30]
.sym 66255 rvsoc.code_adrs[7]
.sym 66256 rvsoc.cpu0.sys_mcause[31]
.sym 66257 rvsoc.uart0.div[13]
.sym 66258 rvsoc.uart0.rx_divcnt[27]
.sym 66259 rvsoc.cpu0.D_op2[16]
.sym 66260 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 66261 rvsoc.cpu0.D_op2[30]
.sym 66262 rvsoc.cpu0.umul_hihi[14]
.sym 66263 rvsoc.cpu0.sysregs[1][25]
.sym 66264 rvsoc.mem_vdata[2][7]
.sym 66265 rvsoc.cpu0.sysregs[1][4]
.sym 66266 rvsoc.cpu0.F_next_pc[4]
.sym 66267 rvsoc.cpu0.D_op1[3]
.sym 66268 rvsoc.cpu0.D_op1[6]
.sym 66269 rvsoc.cpu0.D_insn[18]
.sym 66270 rvsoc.cpu0.D_insn_typ[14]
.sym 66271 rvsoc.cpu0.D_insn[31]
.sym 66272 $abc$63045$new_ys__n2298_
.sym 66273 rvsoc.cpu0.sys_mcause[31]
.sym 66274 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[14]
.sym 66282 rvsoc.cpu0.D_op1[1]
.sym 66283 $abc$63045$new_ys__n2090_inv_
.sym 66285 rvsoc.cpu0.D_op1[3]
.sym 66287 rvsoc.cpu0.D_insn[18]
.sym 66288 $abc$63045$new_ys__n1915_inv_
.sym 66289 rvsoc.cpu0.sysregs[1][25]
.sym 66290 rvsoc.cpu0.F_next_pc[4]
.sym 66291 rvsoc.cpu0.sysregs[1][4]
.sym 66292 rvsoc.cpu0.D_insn[16]
.sym 66293 rvsoc.cpu0.E_take_Br
.sym 66295 rvsoc.cpu0.sysregs[1][29]
.sym 66297 rvsoc.cpu0.E_Br_adrs[4]
.sym 66300 $abc$63045$new_n3816_
.sym 66301 rvsoc.cpu0.umul_hihi[26]
.sym 66302 $abc$63045$new_ys__n2062_inv_
.sym 66303 $abc$63045$new_ys__n2048_inv_
.sym 66307 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 66308 $abc$63045$new_n3816_
.sym 66311 rvsoc.cpu0.sysregs[1][23]
.sym 66313 rvsoc.cpu0.D_op1[1]
.sym 66315 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 66316 rvsoc.cpu0.D_insn[16]
.sym 66319 $abc$63045$new_ys__n1915_inv_
.sym 66320 rvsoc.cpu0.sysregs[1][4]
.sym 66321 $abc$63045$new_n3816_
.sym 66326 rvsoc.cpu0.F_next_pc[4]
.sym 66327 rvsoc.cpu0.E_take_Br
.sym 66328 rvsoc.cpu0.E_Br_adrs[4]
.sym 66333 rvsoc.cpu0.umul_hihi[26]
.sym 66338 rvsoc.cpu0.D_op1[3]
.sym 66339 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 66340 rvsoc.cpu0.D_insn[18]
.sym 66343 $abc$63045$new_ys__n2090_inv_
.sym 66344 rvsoc.cpu0.sysregs[1][29]
.sym 66346 $abc$63045$new_n3816_
.sym 66349 rvsoc.cpu0.sysregs[1][25]
.sym 66350 $abc$63045$new_n3816_
.sym 66351 $abc$63045$new_ys__n2062_inv_
.sym 66355 $abc$63045$new_n3816_
.sym 66356 rvsoc.cpu0.sysregs[1][23]
.sym 66357 $abc$63045$new_ys__n2048_inv_
.sym 66359 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 66360 rvsoc.clka
.sym 66363 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[2]
.sym 66364 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[3]
.sym 66365 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[4]
.sym 66366 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[5]
.sym 66367 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[6]
.sym 66368 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[7]
.sym 66369 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[8]
.sym 66372 rvsoc.mem_vdata[3][3]
.sym 66373 $abc$63045$new_ys__n1707_inv_
.sym 66374 rvsoc.cpu0.E_Br_adrs[14]
.sym 66375 rvsoc.uart0.div[30]
.sym 66376 rvsoc.cpu0.D_op1[1]
.sym 66377 rvsoc.cpu0.umul_hihi[16]
.sym 66378 rvsoc.uart0.status[30]
.sym 66379 rvsoc.eram.adrs[7]
.sym 66380 rvsoc.code_adrs[4]
.sym 66381 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[23]
.sym 66382 rvsoc.uart0.div[22]
.sym 66383 rvsoc.cpu0.E_take_Br
.sym 66384 rvsoc.cpu0.E_op1[3]
.sym 66385 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[27]
.sym 66387 rvsoc.cpu0.D_actv_pc[9]
.sym 66388 rvsoc.cpu0.E_take_Br
.sym 66390 $abc$63045$new_n3871_
.sym 66391 $abc$63045$new_ys__n1906_
.sym 66392 rvsoc.cpu0.E_insn[22]
.sym 66393 rvsoc.cpu0.sysregs[1][3]
.sym 66394 $abc$63045$new_n3224_
.sym 66395 rvsoc.cpu0.D_op2[12]
.sym 66397 rvsoc.cpu0.D_actv_pc[10]
.sym 66404 $abc$63045$new_n3855_
.sym 66406 rvsoc.cpu0.D_insn[22]
.sym 66407 $abc$63045$new_ys__n1906_
.sym 66409 rvsoc.cpu0.D_insn_typ[12]
.sym 66410 $abc$63045$new_n3867_
.sym 66413 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[6]
.sym 66414 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 66415 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[3]
.sym 66417 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[4]
.sym 66418 rvsoc.cpu0.D_op1[7]
.sym 66420 rvsoc.cpu0.D_insn_typ[13]
.sym 66421 $abc$63045$new_ys__n11122_inv_
.sym 66422 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[4]
.sym 66423 $abc$63045$new_n3859_
.sym 66425 $abc$63045$new_ys__n1927_
.sym 66426 $abc$63045$new_ys__n1913_
.sym 66427 rvsoc.cpu0.D_op1[3]
.sym 66428 rvsoc.cpu0.D_insn_typ[13]
.sym 66429 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[3]
.sym 66430 rvsoc.cpu0.D_insn_typ[14]
.sym 66431 rvsoc.cpu0.D_op1[4]
.sym 66433 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[7]
.sym 66434 $abc$63045$new_n6145_
.sym 66436 rvsoc.cpu0.D_insn_typ[14]
.sym 66437 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[4]
.sym 66438 $abc$63045$new_n3859_
.sym 66439 $abc$63045$new_ys__n1913_
.sym 66442 rvsoc.cpu0.D_op1[3]
.sym 66443 rvsoc.cpu0.D_insn_typ[13]
.sym 66444 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[3]
.sym 66445 rvsoc.cpu0.D_insn_typ[12]
.sym 66448 $abc$63045$new_ys__n1906_
.sym 66449 $abc$63045$new_n3855_
.sym 66450 rvsoc.cpu0.D_insn_typ[14]
.sym 66451 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[3]
.sym 66454 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[6]
.sym 66455 $abc$63045$new_ys__n1927_
.sym 66456 $abc$63045$new_n3867_
.sym 66457 rvsoc.cpu0.D_insn_typ[14]
.sym 66460 rvsoc.cpu0.D_insn_typ[13]
.sym 66461 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[4]
.sym 66462 rvsoc.cpu0.D_insn_typ[12]
.sym 66463 rvsoc.cpu0.D_op1[4]
.sym 66467 $abc$63045$new_ys__n11122_inv_
.sym 66469 $abc$63045$new_n6145_
.sym 66472 rvsoc.cpu0.D_insn_typ[12]
.sym 66473 rvsoc.cpu0.D_insn_typ[13]
.sym 66474 rvsoc.cpu0.D_op1[7]
.sym 66475 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[7]
.sym 66480 rvsoc.cpu0.D_insn[22]
.sym 66482 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 66483 rvsoc.clka
.sym 66484 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]_$glb_sr
.sym 66485 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[9]
.sym 66486 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[10]
.sym 66487 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[11]
.sym 66488 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[12]
.sym 66489 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[13]
.sym 66490 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[14]
.sym 66491 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[15]
.sym 66492 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[16]
.sym 66495 rvsoc.cpu0.D_insn_typ[13]
.sym 66496 rvsoc.cpu0.sysregs[1][19]
.sym 66497 rvsoc.cpu0.D_actv_pc[5]
.sym 66498 rvsoc.cpu0.F_insn[13]
.sym 66499 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[2]
.sym 66500 rvsoc.cpu0.D_op2[11]
.sym 66501 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[6]
.sym 66502 rvsoc.cpu0.D_actv_pc[4]
.sym 66503 rvsoc.cpu0.D_insn[21]
.sym 66504 $abc$63045$new_ys__n11122_inv_
.sym 66505 rvsoc.cpu0.D_funct3[1]
.sym 66506 rvsoc.cpu0.umul_hihi[27]
.sym 66508 rvsoc.cpu0.D_insn[9]
.sym 66509 $abc$63045$new_ys__n2046_
.sym 66510 rvsoc.mem_vdata[2][19]
.sym 66511 $abc$63045$new_n3816_
.sym 66512 rvsoc.cpu0.D_insn_typ[12]
.sym 66513 rvsoc.cpu0.E_op1[3]
.sym 66514 rvsoc.cpu0.D_op2[23]
.sym 66515 rvsoc.cpu0.D_op1[16]
.sym 66516 rvsoc.code_adrs[3]
.sym 66517 rvsoc.cpu0.D_insn_typ[12]
.sym 66518 rvsoc.resetn
.sym 66519 rvsoc.cpu0.D_op1[14]
.sym 66520 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 66526 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[9]
.sym 66527 rvsoc.code_adrs[3]
.sym 66528 rvsoc.cpu0.D_insn_typ[3]
.sym 66529 rvsoc.cpu0.D_insn_typ[14]
.sym 66530 $abc$63045$new_ys__n1934_
.sym 66532 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[16]
.sym 66534 $abc$63045$new_n3907_
.sym 66536 rvsoc.cpu0.D_insn_typ[7]
.sym 66537 rvsoc.cpu0.D_insn_typ[12]
.sym 66539 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[7]
.sym 66540 rvsoc.cpu0.D_insn[12]
.sym 66541 rvsoc.cpu0.D_op1[16]
.sym 66542 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[9]
.sym 66543 rvsoc.cpu0.D_insn_typ[12]
.sym 66544 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 66545 $abc$63045$new_n3879_
.sym 66547 $abc$63045$new_n3817_
.sym 66548 rvsoc.cpu0.D_actv_pc[12]
.sym 66549 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[16]
.sym 66550 $abc$63045$new_n3871_
.sym 66551 $abc$63045$new_ys__n1997_
.sym 66552 $abc$63045$new_ys__n11122_inv_
.sym 66554 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 66555 rvsoc.cpu0.D_insn_typ[13]
.sym 66556 rvsoc.cpu0.D_op1[9]
.sym 66557 $abc$63045$new_ys__n1948_
.sym 66559 rvsoc.cpu0.D_op1[16]
.sym 66560 rvsoc.cpu0.D_insn_typ[12]
.sym 66561 rvsoc.cpu0.D_insn_typ[13]
.sym 66562 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[16]
.sym 66565 rvsoc.cpu0.D_insn_typ[14]
.sym 66566 $abc$63045$new_ys__n1997_
.sym 66567 $abc$63045$new_n3907_
.sym 66568 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[16]
.sym 66571 rvsoc.cpu0.D_insn_typ[3]
.sym 66572 rvsoc.cpu0.D_insn_typ[7]
.sym 66573 rvsoc.cpu0.D_actv_pc[12]
.sym 66574 rvsoc.cpu0.D_insn[12]
.sym 66577 rvsoc.cpu0.D_insn_typ[12]
.sym 66578 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[9]
.sym 66579 rvsoc.cpu0.D_op1[9]
.sym 66580 rvsoc.cpu0.D_insn_typ[13]
.sym 66583 $abc$63045$new_ys__n1948_
.sym 66584 $abc$63045$new_n3879_
.sym 66585 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[9]
.sym 66586 rvsoc.cpu0.D_insn_typ[14]
.sym 66589 $abc$63045$new_n3817_
.sym 66591 $abc$63045$new_ys__n11122_inv_
.sym 66592 rvsoc.cpu0.D_insn_typ[12]
.sym 66596 rvsoc.code_adrs[3]
.sym 66598 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 66601 rvsoc.cpu0.D_insn_typ[14]
.sym 66602 $abc$63045$new_ys__n1934_
.sym 66603 $abc$63045$new_n3871_
.sym 66604 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[7]
.sym 66605 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 66606 rvsoc.clka
.sym 66607 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 66608 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[17]
.sym 66609 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[18]
.sym 66610 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[19]
.sym 66611 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[20]
.sym 66612 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[21]
.sym 66613 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[22]
.sym 66614 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[23]
.sym 66615 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[24]
.sym 66618 $abc$63045$new_n4320_
.sym 66619 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 66620 rvsoc.cpu0.D_insn[26]
.sym 66621 $abc$63045$new_ys__n11121_
.sym 66622 $abc$63045$new_n3816_
.sym 66623 rvsoc.data_wdata[5]
.sym 66624 $abc$63045$new_ys__n6314_
.sym 66625 rvsoc.cpu0.D_op2[7]
.sym 66626 $abc$63045$new_ys__n2556_inv_
.sym 66627 rvsoc.cpu0.D_insn[27]
.sym 66628 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[16]
.sym 66629 rvsoc.cpu0.D_op2[23]
.sym 66630 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[9]
.sym 66632 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[31]
.sym 66633 rvsoc.data_wdata[3]
.sym 66634 rvsoc.cpu0.D_actv_pc[12]
.sym 66635 rvsoc.cpu0.E_Br_adrs[31]
.sym 66636 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[2]
.sym 66637 rvsoc.cpu0.E_op1[18]
.sym 66638 rvsoc.cpu0.D_op2[30]
.sym 66639 $abc$63045$new_n3816_
.sym 66640 rvsoc.cpu0.D_actv_pc[3]
.sym 66641 rvsoc.cpu0.D_insn_typ[13]
.sym 66642 rvsoc.cpu0.sysregs[1][7]
.sym 66643 rvsoc.cpu0.sysregs[1][23]
.sym 66649 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[23]
.sym 66651 $abc$63045$new_ys__n2011_
.sym 66652 rvsoc.cpu0.E_Br_adrs[3]
.sym 66653 $abc$63045$new_ys__n1908_inv_
.sym 66654 $abc$63045$new_n3816_
.sym 66655 rvsoc.cpu0.F_next_pc[3]
.sym 66656 rvsoc.cpu0.D_insn_typ[14]
.sym 66659 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[18]
.sym 66660 rvsoc.cpu0.E_take_Br
.sym 66662 $abc$63045$new_ys__n2020_inv_
.sym 66663 rvsoc.cpu0.sysregs[1][3]
.sym 66664 $abc$63045$new_ys__n1936_inv_
.sym 66665 rvsoc.cpu0.D_insn_typ[13]
.sym 66666 rvsoc.cpu0.D_insn_typ[12]
.sym 66668 rvsoc.cpu0.sysregs[1][7]
.sym 66669 $abc$63045$new_ys__n2046_
.sym 66670 rvsoc.cpu0.D_op1[18]
.sym 66671 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[23]
.sym 66672 rvsoc.cpu0.D_insn_typ[12]
.sym 66674 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[18]
.sym 66675 $abc$63045$new_n3935_
.sym 66677 rvsoc.cpu0.sysregs[1][19]
.sym 66678 $abc$63045$new_n3915_
.sym 66679 rvsoc.cpu0.D_op1[23]
.sym 66683 rvsoc.cpu0.sysregs[1][7]
.sym 66684 $abc$63045$new_ys__n1936_inv_
.sym 66685 $abc$63045$new_n3816_
.sym 66688 rvsoc.cpu0.E_Br_adrs[3]
.sym 66689 rvsoc.cpu0.F_next_pc[3]
.sym 66691 rvsoc.cpu0.E_take_Br
.sym 66694 rvsoc.cpu0.D_insn_typ[13]
.sym 66695 rvsoc.cpu0.D_op1[23]
.sym 66696 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[23]
.sym 66697 rvsoc.cpu0.D_insn_typ[12]
.sym 66700 rvsoc.cpu0.sysregs[1][3]
.sym 66702 $abc$63045$new_n3816_
.sym 66703 $abc$63045$new_ys__n1908_inv_
.sym 66707 $abc$63045$new_n3816_
.sym 66708 $abc$63045$new_ys__n2020_inv_
.sym 66709 rvsoc.cpu0.sysregs[1][19]
.sym 66712 rvsoc.cpu0.D_op1[18]
.sym 66713 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[18]
.sym 66714 rvsoc.cpu0.D_insn_typ[12]
.sym 66715 rvsoc.cpu0.D_insn_typ[13]
.sym 66718 $abc$63045$new_n3915_
.sym 66719 rvsoc.cpu0.D_insn_typ[14]
.sym 66720 $abc$63045$new_ys__n2011_
.sym 66721 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[18]
.sym 66724 rvsoc.cpu0.D_insn_typ[14]
.sym 66725 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[23]
.sym 66726 $abc$63045$new_n3935_
.sym 66727 $abc$63045$new_ys__n2046_
.sym 66728 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 66729 rvsoc.clka
.sym 66731 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[25]
.sym 66732 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[26]
.sym 66733 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[27]
.sym 66734 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[28]
.sym 66735 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[29]
.sym 66736 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[30]
.sym 66737 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[31]
.sym 66738 $abc$63045$new_n3911_
.sym 66739 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[23]
.sym 66740 rvsoc.cpu0.D_insn_typ[12]
.sym 66742 rvsoc.cpu0.sysregs[1][1]
.sym 66743 rvsoc.cpu0.D_actv_pc[20]
.sym 66744 rvsoc.cpu0.D_op2[5]
.sym 66745 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[18]
.sym 66746 rvsoc.cpu0.D_actv_pc[23]
.sym 66747 rvsoc.cpu0.D_insn[19]
.sym 66748 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[24]
.sym 66749 rvsoc.cpu0.E_op1[4]
.sym 66750 rvsoc.cpu0.D_op2[18]
.sym 66751 $abc$63045$new_n6022_
.sym 66752 rvsoc.cpu0.D_op2[2]
.sym 66753 rvsoc.data_wdata[6]
.sym 66754 rvsoc.cpu0.D_insn[30]
.sym 66755 rvsoc.cpu0.sysregs[1][25]
.sym 66756 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 66758 $abc$63045$new_ys__n1948_
.sym 66759 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 66760 rvsoc.cpu0.D_op1[19]
.sym 66761 rvsoc.cpu0.sysregs[1][4]
.sym 66762 $abc$63045$new_ys__n2060_
.sym 66763 rvsoc.cpu0.D_insn[31]
.sym 66764 rvsoc.cpu0.D_insn_typ[8]
.sym 66765 rvsoc.cpu0.D_op1[23]
.sym 66766 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 66772 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[25]
.sym 66773 rvsoc.cpu0.D_insn[21]
.sym 66774 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[19]
.sym 66775 rvsoc.cpu0.D_insn_typ[8]
.sym 66776 $abc$63045$new_ys__n2018_
.sym 66778 $abc$63045$new_ys__n2060_
.sym 66779 rvsoc.cpu0.sysregs[1][4]
.sym 66781 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[19]
.sym 66782 rvsoc.cpu0.D_insn_typ[14]
.sym 66783 rvsoc.cpu0.D_op1[25]
.sym 66784 rvsoc.cpu0.D_op1[19]
.sym 66785 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 66786 $abc$63045$new_n3919_
.sym 66787 rvsoc.cpu0.D_op1[18]
.sym 66788 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[25]
.sym 66789 rvsoc.cpu0.D_insn_typ[12]
.sym 66790 rvsoc.cpu0.D_insn[21]
.sym 66794 rvsoc.cpu0.sysregs[1][3]
.sym 66795 rvsoc.cpu0.sysregs[3][18]
.sym 66797 rvsoc.cpu0.sysregs[3][3]
.sym 66798 rvsoc.cpu0.D_insn_typ[13]
.sym 66799 rvsoc.cpu0.sysregs[3][4]
.sym 66800 $abc$63045$new_n3943_
.sym 66801 rvsoc.cpu0.D_insn_typ[13]
.sym 66803 rvsoc.cpu0.sysregs[1][18]
.sym 66807 rvsoc.cpu0.D_op1[18]
.sym 66811 rvsoc.cpu0.sysregs[1][4]
.sym 66812 rvsoc.cpu0.sysregs[3][4]
.sym 66813 rvsoc.cpu0.D_insn_typ[8]
.sym 66814 rvsoc.cpu0.D_insn[21]
.sym 66817 rvsoc.cpu0.sysregs[1][18]
.sym 66818 rvsoc.cpu0.sysregs[3][18]
.sym 66819 rvsoc.cpu0.D_insn[21]
.sym 66820 rvsoc.cpu0.D_insn_typ[8]
.sym 66823 $abc$63045$new_n3943_
.sym 66824 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[25]
.sym 66825 rvsoc.cpu0.D_insn_typ[14]
.sym 66826 $abc$63045$new_ys__n2060_
.sym 66829 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[25]
.sym 66830 rvsoc.cpu0.D_insn_typ[13]
.sym 66831 rvsoc.cpu0.D_op1[25]
.sym 66832 rvsoc.cpu0.D_insn_typ[12]
.sym 66835 rvsoc.cpu0.D_insn_typ[14]
.sym 66836 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[19]
.sym 66837 $abc$63045$new_n3919_
.sym 66838 $abc$63045$new_ys__n2018_
.sym 66841 rvsoc.cpu0.sysregs[3][3]
.sym 66842 rvsoc.cpu0.D_insn[21]
.sym 66843 rvsoc.cpu0.sysregs[1][3]
.sym 66844 rvsoc.cpu0.D_insn_typ[8]
.sym 66847 rvsoc.cpu0.D_insn_typ[12]
.sym 66848 rvsoc.cpu0.D_insn_typ[13]
.sym 66849 rvsoc.cpu0.D_op1[19]
.sym 66850 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[19]
.sym 66851 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 66852 rvsoc.clka
.sym 66853 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 66854 $abc$63045$new_ys__n2069_inv_
.sym 66855 rvsoc.cpu0.E_Br_adrs[31]
.sym 66856 $abc$63045$new_n3959_
.sym 66857 rvsoc.cpu0.E_Br_adrs[30]
.sym 66858 $abc$63045$new_ys__n2027_inv_
.sym 66859 $abc$63045$new_n3947_
.sym 66860 rvsoc.cpu0.E_Br_adrs[26]
.sym 66861 $abc$63045$new_n3923_
.sym 66862 rvsoc.cpu0.D_op1[11]
.sym 66864 rvsoc.cpu0.sysregs[1][9]
.sym 66865 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 66866 rvsoc.cpu0.E_op1[18]
.sym 66867 rvsoc.cpu0.D_op1[5]
.sym 66868 rvsoc.cpu0.D_op2[11]
.sym 66869 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[28]
.sym 66870 $abc$63045$new_ys__n527_
.sym 66871 rvsoc.cpu0.D_op1[25]
.sym 66872 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 66873 $abc$63045$new_n4179_
.sym 66874 rvsoc.cpu0.D_actv_pc[25]
.sym 66875 rvsoc.cpu0.E_take_Br
.sym 66876 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[25]
.sym 66877 rvsoc.cpu0.D_op1[31]
.sym 66878 rvsoc.cpu0.D_actv_pc[21]
.sym 66879 rvsoc.cpu0.D_actv_pc[28]
.sym 66880 rvsoc.cpu0.sysregs[1][3]
.sym 66881 rvsoc.cpu0.D_next_pc[23]
.sym 66882 rvsoc.cpu0.D_next_pc[4]
.sym 66883 rvsoc.cpu0.sysregs[1][6]
.sym 66884 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 66885 rvsoc.cpu0.sysregs[3][4]
.sym 66886 rvsoc.cpu0.E_Br_adrs[20]
.sym 66887 $abc$63045$new_ys__n1906_
.sym 66888 rvsoc.cpu0.D_op2[12]
.sym 66889 rvsoc.cpu0.sysregs[1][16]
.sym 66898 $abc$63045$new_n4317_
.sym 66899 rvsoc.cpu0.D_insn[21]
.sym 66900 $abc$63045$new_ys__n1889_
.sym 66901 $abc$63045$new_ys__n1892_
.sym 66902 $abc$63045$new_ys__n11122_inv_
.sym 66904 rvsoc.cpu0.D_insn[21]
.sym 66906 rvsoc.cpu0.sysregs[3][19]
.sym 66907 rvsoc.cpu0.sysregs[1][6]
.sym 66908 rvsoc.cpu0.D_next_pc[4]
.sym 66909 $abc$63045$new_n3816_
.sym 66910 $abc$63045$new_ys__n1806_
.sym 66911 rvsoc.cpu0.sysregs[3][6]
.sym 66913 rvsoc.cpu0.sysregs[1][16]
.sym 66914 rvsoc.cpu0.D_insn_typ[8]
.sym 66915 $abc$63045$new_ys__n2027_inv_
.sym 66916 rvsoc.cpu0.D_op1[1]
.sym 66917 rvsoc.cpu0.sysregs[1][9]
.sym 66918 rvsoc.cpu0.sysregs[3][9]
.sym 66919 rvsoc.cpu0.sysregs[1][19]
.sym 66920 rvsoc.cpu0.D_insn_typ[13]
.sym 66921 rvsoc.cpu0.sysregs[3][1]
.sym 66922 rvsoc.cpu0.D_insn_typ[8]
.sym 66923 rvsoc.cpu0.sysregs[1][1]
.sym 66924 rvsoc.cpu0.sysregs[1][20]
.sym 66925 rvsoc.cpu0.sysregs[3][16]
.sym 66928 $abc$63045$new_ys__n2027_inv_
.sym 66929 $abc$63045$new_n3816_
.sym 66930 rvsoc.cpu0.sysregs[1][20]
.sym 66934 rvsoc.cpu0.D_insn_typ[8]
.sym 66935 rvsoc.cpu0.D_insn[21]
.sym 66936 rvsoc.cpu0.sysregs[3][16]
.sym 66937 rvsoc.cpu0.sysregs[1][16]
.sym 66940 rvsoc.cpu0.D_insn_typ[13]
.sym 66941 $abc$63045$new_ys__n1889_
.sym 66942 $abc$63045$new_ys__n1892_
.sym 66943 rvsoc.cpu0.D_op1[1]
.sym 66946 rvsoc.cpu0.sysregs[1][6]
.sym 66947 rvsoc.cpu0.sysregs[3][6]
.sym 66948 rvsoc.cpu0.D_insn_typ[8]
.sym 66949 rvsoc.cpu0.D_insn[21]
.sym 66952 rvsoc.cpu0.D_insn[21]
.sym 66953 rvsoc.cpu0.sysregs[1][19]
.sym 66954 rvsoc.cpu0.sysregs[3][19]
.sym 66955 rvsoc.cpu0.D_insn_typ[8]
.sym 66958 $abc$63045$new_n4317_
.sym 66959 $abc$63045$new_ys__n1806_
.sym 66960 $abc$63045$new_ys__n11122_inv_
.sym 66961 rvsoc.cpu0.D_next_pc[4]
.sym 66964 rvsoc.cpu0.D_insn[21]
.sym 66965 rvsoc.cpu0.sysregs[3][1]
.sym 66966 rvsoc.cpu0.D_insn_typ[8]
.sym 66967 rvsoc.cpu0.sysregs[1][1]
.sym 66970 rvsoc.cpu0.sysregs[3][9]
.sym 66971 rvsoc.cpu0.D_insn[21]
.sym 66972 rvsoc.cpu0.D_insn_typ[8]
.sym 66973 rvsoc.cpu0.sysregs[1][9]
.sym 66974 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 66975 rvsoc.clka
.sym 66977 $abc$63045$new_n4925_
.sym 66978 $abc$63045$new_ys__n2025_
.sym 66979 $abc$63045$new_n4922_
.sym 66980 $abc$63045$new_ys__n2060_
.sym 66981 $abc$63045$new_n4926_
.sym 66982 $abc$63045$new_ys__n2067_
.sym 66983 rvsoc.cpu0.D_actv_pc[0]
.sym 66984 $abc$63045$new_ys__n2102_
.sym 66985 rvsoc.cpu0.D_op1[26]
.sym 66987 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 66988 rvsoc.cpu0.sysregs[2][0]
.sym 66989 rvsoc.cpu0.D_op1[29]
.sym 66990 $PACKER_VCC_NET
.sym 66991 $abc$63045$new_ys__n2090_inv_
.sym 66992 rvsoc.cpu0.D_op2[25]
.sym 66993 rvsoc.cpu0.D_op1[27]
.sym 66994 rvsoc.cpu0.sysregs[3][19]
.sym 66995 rvsoc.cpu0.D_insn[21]
.sym 66996 $abc$63045$new_ys__n1889_
.sym 66997 $abc$63045$new_ys__n1655_
.sym 66998 rvsoc.cpu0.D_op1[21]
.sym 66999 rvsoc.cpu0.D_actv_pc[4]
.sym 67000 rvsoc.cpu0.D_insn[21]
.sym 67001 rvsoc.cpu0.sysregs[1][31]
.sym 67002 rvsoc.cpu0.sysregs[2][4]
.sym 67003 rvsoc.cpu0.sysregs[3][26]
.sym 67004 rvsoc.cpu0.sysregs[3][9]
.sym 67005 rvsoc.cpu0.E_op1[3]
.sym 67006 rvsoc.resetn
.sym 67008 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 67010 rvsoc.cpu0.sysregs[1][20]
.sym 67011 rvsoc.cpu0.sysregs[3][16]
.sym 67012 $abc$63045$new_ys__n2046_
.sym 67019 rvsoc.cpu0.D_sysidx[0]
.sym 67021 rvsoc.cpu0.D_insn_typ[10]
.sym 67022 rvsoc.cpu0.D_sysidx[1]
.sym 67023 $abc$63045$new_n6040_
.sym 67025 rvsoc.cpu0.D_insn_typ[8]
.sym 67026 $abc$63045$new_n6042_
.sym 67027 $abc$63045$new_ys__n6148_inv_
.sym 67029 $abc$63045$new_n4679_
.sym 67030 $abc$63045$new_n4319_
.sym 67031 $abc$63045$new_n4316_
.sym 67032 rvsoc.cpu0.sysregs[3][22]
.sym 67033 rvsoc.cpu0.D_sysidx[0]
.sym 67034 rvsoc.cpu0.sysregs[1][20]
.sym 67035 rvsoc.cpu0.sysregs[1][22]
.sym 67036 rvsoc.cpu0.sysregs[0][22]
.sym 67038 rvsoc.cpu0.sysregs[2][22]
.sym 67039 rvsoc.cpu0.D_insn[21]
.sym 67040 rvsoc.cpu0.sysregs[3][7]
.sym 67041 rvsoc.cpu0.sysregs[2][20]
.sym 67042 $abc$63045$new_ys__n6147_inv_
.sym 67043 $abc$63045$new_n4320_
.sym 67045 $abc$63045$new_ys__n6143_
.sym 67047 rvsoc.cpu0.sysregs[1][7]
.sym 67048 rvsoc.cpu0.sysregs[0][20]
.sym 67049 rvsoc.cpu0.sysregs[3][20]
.sym 67051 rvsoc.cpu0.sysregs[0][22]
.sym 67052 rvsoc.cpu0.sysregs[1][22]
.sym 67053 rvsoc.cpu0.D_sysidx[0]
.sym 67058 rvsoc.cpu0.D_sysidx[0]
.sym 67059 rvsoc.cpu0.sysregs[3][22]
.sym 67060 rvsoc.cpu0.sysregs[2][22]
.sym 67063 $abc$63045$new_ys__n6148_inv_
.sym 67064 $abc$63045$new_ys__n6147_inv_
.sym 67065 rvsoc.cpu0.D_sysidx[1]
.sym 67066 rvsoc.cpu0.D_insn_typ[10]
.sym 67069 rvsoc.cpu0.sysregs[0][20]
.sym 67070 rvsoc.cpu0.D_sysidx[1]
.sym 67071 $abc$63045$new_n6040_
.sym 67072 rvsoc.cpu0.sysregs[1][20]
.sym 67075 $abc$63045$new_n4679_
.sym 67076 rvsoc.cpu0.D_insn_typ[10]
.sym 67077 $abc$63045$new_ys__n6143_
.sym 67078 $abc$63045$new_n6042_
.sym 67081 rvsoc.cpu0.sysregs[2][20]
.sym 67082 rvsoc.cpu0.D_sysidx[1]
.sym 67083 rvsoc.cpu0.D_sysidx[0]
.sym 67084 rvsoc.cpu0.sysregs[3][20]
.sym 67087 rvsoc.cpu0.sysregs[1][7]
.sym 67088 rvsoc.cpu0.D_insn_typ[8]
.sym 67089 rvsoc.cpu0.sysregs[3][7]
.sym 67090 rvsoc.cpu0.D_insn[21]
.sym 67093 $abc$63045$new_n4319_
.sym 67094 $abc$63045$new_n4320_
.sym 67095 rvsoc.cpu0.D_insn_typ[10]
.sym 67096 $abc$63045$new_n4316_
.sym 67097 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 67098 rvsoc.clka
.sym 67100 rvsoc.cpu0.sysregs[3][31]
.sym 67101 rvsoc.cpu0.sysregs[3][15]
.sym 67102 rvsoc.cpu0.sysregs[3][13]
.sym 67103 rvsoc.cpu0.sysregs[3][4]
.sym 67104 rvsoc.cpu0.sysregs[3][14]
.sym 67105 $abc$63045$new_ys__n1983_
.sym 67106 rvsoc.cpu0.sysregs[3][7]
.sym 67107 rvsoc.cpu0.sysregs[3][20]
.sym 67111 rvsoc.data_wdata[12]
.sym 67112 rvsoc.cpu0.E_Br_adrs[24]
.sym 67113 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 67114 rvsoc.cpu0.D_sysidx[1]
.sym 67115 $abc$63045$new_n3939_
.sym 67116 $abc$63045$new_n4340_
.sym 67117 $abc$63045$new_n4232_
.sym 67118 rvsoc.cpu0.D_op2[20]
.sym 67119 $abc$63045$new_ys__n6314_
.sym 67120 rvsoc.data_wdata[1]
.sym 67121 rvsoc.data_wdata[18]
.sym 67122 $abc$63045$new_n3816_
.sym 67124 rvsoc.data_wdata[4]
.sym 67125 rvsoc.cpu0.sysregs[3][23]
.sym 67126 rvsoc.data_wdata[5]
.sym 67129 rvsoc.data_wdata[20]
.sym 67130 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 67131 rvsoc.data_wdata[3]
.sym 67132 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 67133 rvsoc.cpu0.sysregs[1][7]
.sym 67134 rvsoc.cpu0.D_actv_pc[12]
.sym 67135 rvsoc.cpu0.sysregs[1][23]
.sym 67141 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 67142 $abc$63045$new_ys__n12489_inv_
.sym 67143 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 67145 $abc$63045$new_ys__n12480_inv_
.sym 67146 $abc$63045$new_ys__n12476_inv_
.sym 67147 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 67149 rvsoc.cpu0.sysregs[3][23]
.sym 67150 $abc$63045$new_ys__n12493_inv_
.sym 67151 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 67152 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 67153 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 67154 $abc$63045$new_ys__n12474_inv_
.sym 67155 rvsoc.cpu0.D_sysidx[0]
.sym 67156 $abc$63045$new_n3469_
.sym 67159 rvsoc.cpu0.sysregs[1][23]
.sym 67162 rvsoc.cpu0.sysregs[2][4]
.sym 67163 $abc$63045$new_n3411_
.sym 67165 rvsoc.cpu0.D_insn[21]
.sym 67166 rvsoc.cpu0.D_insn_typ[8]
.sym 67168 rvsoc.cpu0.sysregs[3][4]
.sym 67170 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 67171 $abc$63045$new_n3411_
.sym 67172 rvsoc.cpu0.D_sysidx[1]
.sym 67175 $abc$63045$new_n3411_
.sym 67176 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 67177 $abc$63045$new_ys__n12476_inv_
.sym 67180 $abc$63045$new_ys__n12489_inv_
.sym 67181 $abc$63045$new_n3411_
.sym 67182 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 67187 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 67188 $abc$63045$new_ys__n12474_inv_
.sym 67189 $abc$63045$new_n3411_
.sym 67192 rvsoc.cpu0.sysregs[3][23]
.sym 67193 rvsoc.cpu0.sysregs[1][23]
.sym 67194 rvsoc.cpu0.D_insn[21]
.sym 67195 rvsoc.cpu0.D_insn_typ[8]
.sym 67198 rvsoc.cpu0.sysregs[3][4]
.sym 67199 rvsoc.cpu0.sysregs[2][4]
.sym 67200 rvsoc.cpu0.D_sysidx[1]
.sym 67201 rvsoc.cpu0.D_sysidx[0]
.sym 67204 $abc$63045$new_n3411_
.sym 67205 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 67207 $abc$63045$new_n3469_
.sym 67210 $abc$63045$new_ys__n12493_inv_
.sym 67211 $abc$63045$new_n3411_
.sym 67212 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 67217 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 67218 $abc$63045$new_n3411_
.sym 67219 $abc$63045$new_ys__n12480_inv_
.sym 67220 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 67221 rvsoc.clka
.sym 67223 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 67224 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 67225 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 67226 rvsoc.cpu0.sysregs[2][28]
.sym 67227 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 67228 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 67229 $abc$63045$new_n3411_
.sym 67230 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 67232 $abc$63045$new_ys__n12493_inv_
.sym 67234 rvsoc.cpu0.sysregs[2][11]
.sym 67235 $abc$63045$new_n3517_
.sym 67236 $abc$63045$new_ys__n12475_inv_
.sym 67237 rvsoc.cpu0.sysregs[0][28]
.sym 67238 rvsoc.data_wdata[24]
.sym 67239 rvsoc.cpu0.D_op2[29]
.sym 67240 rvsoc.data_wdata[28]
.sym 67241 $abc$63045$new_ys__n527_
.sym 67242 rvsoc.data_wdata[27]
.sym 67243 $abc$63045$new_ys__n12478_inv_
.sym 67245 rvsoc.cpu0.E_next_pc[5]
.sym 67246 $abc$63045$new_ys__n12489_inv_
.sym 67247 rvsoc.cpu0.sysregs[1][25]
.sym 67248 rvsoc.cpu0.E_op1[2]
.sym 67249 rvsoc.cpu0.E_op1[4]
.sym 67250 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 67251 rvsoc.cpu0.E_op1[27]
.sym 67252 rvsoc.cpu0.D_insn_typ[8]
.sym 67253 rvsoc.cpu0.sysregs[1][4]
.sym 67254 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 67255 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 67256 rvsoc.cpu0.E_op1[5]
.sym 67258 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 67264 rvsoc.cpu0.E_op1[18]
.sym 67266 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 67267 rvsoc.cpu0.E_op1[5]
.sym 67272 rvsoc.data_wdata[31]
.sym 67273 rvsoc.data_wdata[13]
.sym 67276 $abc$63045$new_n3538_
.sym 67277 rvsoc.cpu0.E_op1[3]
.sym 67278 rvsoc.cpu0.E_op1[13]
.sym 67279 rvsoc.cpu0.E_op1[9]
.sym 67280 rvsoc.cpu0.E_op1[1]
.sym 67281 $abc$63045$new_n3414_
.sym 67282 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 67283 rvsoc.data_wdata[1]
.sym 67284 rvsoc.cpu0.E_op1[31]
.sym 67285 rvsoc.data_wdata[18]
.sym 67286 rvsoc.data_wdata[5]
.sym 67289 $abc$63045$new_n3414_
.sym 67290 $abc$63045$new_n3413_
.sym 67291 rvsoc.data_wdata[3]
.sym 67292 rvsoc.data_wdata[9]
.sym 67294 $abc$63045$new_n3411_
.sym 67297 rvsoc.cpu0.E_op1[1]
.sym 67298 rvsoc.data_wdata[1]
.sym 67299 $abc$63045$new_n3414_
.sym 67300 $abc$63045$new_n3413_
.sym 67303 rvsoc.cpu0.E_op1[13]
.sym 67304 rvsoc.data_wdata[13]
.sym 67305 $abc$63045$new_n3413_
.sym 67306 $abc$63045$new_n3414_
.sym 67309 rvsoc.cpu0.E_op1[18]
.sym 67310 $abc$63045$new_n3413_
.sym 67311 $abc$63045$new_n3414_
.sym 67312 rvsoc.data_wdata[18]
.sym 67315 rvsoc.cpu0.E_op1[5]
.sym 67316 $abc$63045$new_n3414_
.sym 67317 $abc$63045$new_n3413_
.sym 67318 rvsoc.data_wdata[5]
.sym 67321 rvsoc.data_wdata[3]
.sym 67322 $abc$63045$new_n3414_
.sym 67323 rvsoc.cpu0.E_op1[3]
.sym 67324 $abc$63045$new_n3413_
.sym 67327 $abc$63045$new_n3413_
.sym 67328 rvsoc.cpu0.E_op1[31]
.sym 67329 rvsoc.data_wdata[31]
.sym 67330 $abc$63045$new_n3414_
.sym 67333 $abc$63045$new_n3414_
.sym 67334 rvsoc.data_wdata[9]
.sym 67335 rvsoc.cpu0.E_op1[9]
.sym 67336 $abc$63045$new_n3413_
.sym 67339 $abc$63045$new_n3538_
.sym 67340 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 67341 $abc$63045$new_n3411_
.sym 67343 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 67344 rvsoc.clka
.sym 67346 rvsoc.cpu0.sysregs[3][23]
.sym 67347 $abc$63045$new_n3414_
.sym 67348 $abc$63045$new_n3413_
.sym 67349 rvsoc.cpu0.sysregs[3][25]
.sym 67350 rvsoc.cpu0.sysregs[3][6]
.sym 67351 rvsoc.cpu0.sysregs[3][17]
.sym 67352 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 67353 rvsoc.cpu0.sysregs[3][16]
.sym 67358 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 67359 $PACKER_GND_NET
.sym 67360 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 67361 rvsoc.cpu0.sysregs[2][28]
.sym 67362 rvsoc.cpu0.sysregs[3][28]
.sym 67364 rvsoc.cpu0.sysregs[3][11]
.sym 67365 rvsoc.cpu0.E_sysidx[1]
.sym 67367 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 67368 rvsoc.cpu0.D_op2[28]
.sym 67369 $abc$63045$new_n4788_
.sym 67370 rvsoc.cpu0.E_op1[31]
.sym 67371 rvsoc.cpu0.E_sysidx[0]
.sym 67372 rvsoc.data_wdata[19]
.sym 67373 rvsoc.cpu0.D_op2[12]
.sym 67374 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 67375 rvsoc.cpu0.sysregs[1][6]
.sym 67376 rvsoc.cpu0.sysregs[1][3]
.sym 67377 rvsoc.cpu0.E_op1[15]
.sym 67378 rvsoc.data_wdata[6]
.sym 67379 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 67380 rvsoc.cpu0.E_op1[25]
.sym 67381 rvsoc.cpu0.sysregs[1][16]
.sym 67387 rvsoc.cpu0.E_op1[25]
.sym 67388 $abc$63045$new_ys__n2143_inv_
.sym 67391 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 67392 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 67393 rvsoc.cpu0.E_op1[15]
.sym 67397 rvsoc.data_wdata[15]
.sym 67399 rvsoc.data_wdata[25]
.sym 67400 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 67402 $abc$63045$new_ys__n2852_
.sym 67403 rvsoc.cpu0.E_insn_typ[10]
.sym 67404 rvsoc.data_wdata[16]
.sym 67405 rvsoc.cpu0.E_op1[16]
.sym 67408 $abc$63045$new_n2948_
.sym 67412 $abc$63045$new_n3414_
.sym 67413 $abc$63045$new_n3413_
.sym 67414 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60290
.sym 67416 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 67422 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 67428 $abc$63045$new_n2948_
.sym 67429 $abc$63045$new_ys__n2852_
.sym 67435 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 67438 rvsoc.data_wdata[15]
.sym 67439 $abc$63045$new_n3414_
.sym 67440 $abc$63045$new_n3413_
.sym 67441 rvsoc.cpu0.E_op1[15]
.sym 67444 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 67450 $abc$63045$new_ys__n2143_inv_
.sym 67453 rvsoc.cpu0.E_insn_typ[10]
.sym 67456 rvsoc.cpu0.E_op1[16]
.sym 67457 rvsoc.data_wdata[16]
.sym 67458 $abc$63045$new_n3414_
.sym 67459 $abc$63045$new_n3413_
.sym 67462 rvsoc.data_wdata[25]
.sym 67463 rvsoc.cpu0.E_op1[25]
.sym 67464 $abc$63045$new_n3413_
.sym 67465 $abc$63045$new_n3414_
.sym 67466 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60290
.sym 67467 rvsoc.clka
.sym 67468 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 67469 rvsoc.cpu0.sysregs[2][30]
.sym 67470 rvsoc.cpu0.sysregs[2][26]
.sym 67471 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 67472 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 67473 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 67474 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 67475 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 67476 $abc$63045$new_n3450_
.sym 67477 rvsoc.data_wdata[26]
.sym 67478 $abc$63045$new_ys__n12501_inv_
.sym 67481 $abc$63045$new_ys__n1490_
.sym 67483 rvsoc.cpu0.E_next_pc[6]
.sym 67484 rvsoc.cpu0.sysregs[3][25]
.sym 67485 rvsoc.cpu0.E_sysidx[1]
.sym 67487 rvsoc.cpu0.E_funct3[1]
.sym 67488 rvsoc.data_wdata[28]
.sym 67489 $abc$63045$new_ys__n1595_
.sym 67490 $abc$63045$new_ys__n12477_inv_
.sym 67491 rvsoc.cpu0.sysregs[3][2]
.sym 67492 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 67494 rvsoc.cpu0.sysregs[1][20]
.sym 67495 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 67496 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 67497 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 67498 rvsoc.cpu0.sysregs[2][4]
.sym 67499 rvsoc.resetn
.sym 67500 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 67501 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 67502 rvsoc.cpu0.sysregs[2][30]
.sym 67503 rvsoc.cpu0.sysregs[3][16]
.sym 67504 rvsoc.cpu0.sysregs[1][31]
.sym 67511 rvsoc.cpu0.E_op1[23]
.sym 67512 $abc$63045$new_n3413_
.sym 67513 rvsoc.data_wdata[22]
.sym 67516 rvsoc.cpu0.E_op1[22]
.sym 67517 rvsoc.cpu0.E_op1[19]
.sym 67518 rvsoc.cpu0.sys_count[1]
.sym 67519 $abc$63045$new_n3414_
.sym 67520 $abc$63045$new_n3413_
.sym 67521 rvsoc.data_wdata[23]
.sym 67523 rvsoc.cpu0.E_op1[27]
.sym 67525 rvsoc.data_wdata[17]
.sym 67529 rvsoc.cpu0.E_op1[6]
.sym 67530 rvsoc.data_wdata[21]
.sym 67532 rvsoc.data_wdata[19]
.sym 67534 rvsoc.cpu0.E_op1[21]
.sym 67536 rvsoc.cpu0.E_op1[17]
.sym 67537 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30670
.sym 67538 rvsoc.data_wdata[6]
.sym 67540 rvsoc.data_wdata[27]
.sym 67544 rvsoc.cpu0.sys_count[1]
.sym 67549 rvsoc.cpu0.E_op1[17]
.sym 67550 $abc$63045$new_n3414_
.sym 67551 $abc$63045$new_n3413_
.sym 67552 rvsoc.data_wdata[17]
.sym 67555 $abc$63045$new_n3414_
.sym 67556 $abc$63045$new_n3413_
.sym 67557 rvsoc.data_wdata[21]
.sym 67558 rvsoc.cpu0.E_op1[21]
.sym 67561 rvsoc.cpu0.E_op1[23]
.sym 67562 rvsoc.data_wdata[23]
.sym 67563 $abc$63045$new_n3413_
.sym 67564 $abc$63045$new_n3414_
.sym 67567 $abc$63045$new_n3414_
.sym 67568 $abc$63045$new_n3413_
.sym 67569 rvsoc.data_wdata[19]
.sym 67570 rvsoc.cpu0.E_op1[19]
.sym 67573 rvsoc.data_wdata[27]
.sym 67574 rvsoc.cpu0.E_op1[27]
.sym 67575 $abc$63045$new_n3413_
.sym 67576 $abc$63045$new_n3414_
.sym 67579 $abc$63045$new_n3414_
.sym 67580 rvsoc.cpu0.E_op1[6]
.sym 67581 $abc$63045$new_n3413_
.sym 67582 rvsoc.data_wdata[6]
.sym 67585 rvsoc.data_wdata[22]
.sym 67586 rvsoc.cpu0.E_op1[22]
.sym 67587 $abc$63045$new_n3413_
.sym 67588 $abc$63045$new_n3414_
.sym 67589 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30670
.sym 67590 rvsoc.clka
.sym 67591 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 67592 rvsoc.cpu0.sysregs[1][7]
.sym 67593 rvsoc.cpu0.sysregs[1][21]
.sym 67594 rvsoc.cpu0.sysregs[1][6]
.sym 67595 rvsoc.cpu0.sysregs[1][17]
.sym 67596 rvsoc.cpu0.sysregs[1][14]
.sym 67597 rvsoc.cpu0.sysregs[1][23]
.sym 67598 $abc$63045$new_n5963_
.sym 67599 rvsoc.cpu0.sysregs[1][27]
.sym 67604 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 67605 rvsoc.data_wdata[24]
.sym 67606 $abc$63045$new_ys__n5485_inv_
.sym 67607 rvsoc.data_wdata[22]
.sym 67608 rvsoc.cpu0.sysregs[2][24]
.sym 67609 rvsoc.cpu0.E_op1[12]
.sym 67610 rvsoc.data_wdata[30]
.sym 67611 $abc$63045$new_ys__n1873_inv_
.sym 67612 rvsoc.cpu0.E_op1[22]
.sym 67613 rvsoc.cpu0.D_next_pc[24]
.sym 67614 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 67615 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 67616 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 67617 rvsoc.data_wdata[12]
.sym 67618 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 67619 rvsoc.cpu0.sysregs[1][23]
.sym 67620 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 67621 $abc$63045$new_ys__n1880_inv_
.sym 67622 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 67625 rvsoc.cpu0.sysregs[1][7]
.sym 67626 rvsoc.cpu0.D_actv_pc[12]
.sym 67633 rvsoc.cpu0.D_op2[4]
.sym 67634 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 67637 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 67640 $abc$63045$new_ys__n1872_inv_
.sym 67643 rvsoc.cpu0.D_op2[12]
.sym 67644 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 67645 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 67646 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 67648 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 67649 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 67652 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 67660 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 67664 $abc$63045$new_ys__n6314_
.sym 67667 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 67672 $abc$63045$new_ys__n1872_inv_
.sym 67673 rvsoc.cpu0.D_op2[4]
.sym 67674 rvsoc.cpu0.D_op2[12]
.sym 67675 $abc$63045$new_ys__n6314_
.sym 67681 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 67685 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 67693 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 67697 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 67704 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 67709 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 67712 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 67713 rvsoc.clka
.sym 67714 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 67715 rvsoc.cpu0.sysregs[1][20]
.sym 67716 rvsoc.cpu0.sysregs[1][15]
.sym 67717 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 67718 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 67719 rvsoc.cpu0.sysregs[1][13]
.sym 67720 rvsoc.cpu0.sysregs[1][31]
.sym 67721 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 67722 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 67723 rvsoc.cpu0.sysregs[1][2]
.sym 67727 rvsoc.cpu0.D_op2[2]
.sym 67728 rvsoc.cpu0.E_sysidx[0]
.sym 67729 rvsoc.cpu0.sysregs[1][0]
.sym 67730 rvsoc.cpu0.sysregs[1][17]
.sym 67731 $abc$63045$new_ys__n1696_
.sym 67732 $abc$63045$new_ys__n1858_
.sym 67733 rvsoc.data_wdata[16]
.sym 67734 rvsoc.cpu0.sysregs[0][2]
.sym 67735 $abc$63045$new_ys__n1754_
.sym 67736 rvsoc.cpu0.sysregs[1][21]
.sym 67737 rvsoc.cpu0.D_op2[4]
.sym 67738 rvsoc.cpu0.sysregs[1][6]
.sym 67739 rvsoc.cpu0.sysregs[1][25]
.sym 67741 rvsoc.cpu0.D_sysidx[0]
.sym 67743 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 67746 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 67748 rvsoc.cpu0.sysregs[0][11]
.sym 67749 rvsoc.cpu0.sysregs[1][4]
.sym 67756 rvsoc.cpu0.sysregs[0][12]
.sym 67757 $abc$63045$new_ys__n1702_
.sym 67758 $abc$63045$new_ys__n6118_inv_
.sym 67759 rvsoc.cpu0.sysregs[0][11]
.sym 67761 $abc$63045$new_n6164_
.sym 67762 rvsoc.cpu0.sysregs[0][0]
.sym 67764 rvsoc.cpu0.D_insn_typ[10]
.sym 67765 $abc$63045$new_ys__n5467_
.sym 67766 $abc$63045$new_ys__n1873_inv_
.sym 67767 $abc$63045$new_ys__n1697_
.sym 67768 $abc$63045$new_ys__n6117_inv_
.sym 67769 $abc$63045$new_ys__n1699_
.sym 67770 rvsoc.cpu0.D_sysidx[0]
.sym 67772 $abc$63045$new_ys__n1707_inv_
.sym 67773 $abc$63045$new_n6163_
.sym 67775 rvsoc.cpu0.sysregs[2][0]
.sym 67776 rvsoc.cpu0.D_sysidx[1]
.sym 67778 rvsoc.cpu0.sysregs[1][12]
.sym 67779 rvsoc.cpu0.sysregs[2][11]
.sym 67780 rvsoc.cpu0.D_next_pc[6]
.sym 67781 $abc$63045$new_ys__n1880_inv_
.sym 67784 $abc$63045$new_ys__n1700_
.sym 67786 rvsoc.cpu0.D_actv_pc[12]
.sym 67787 $abc$63045$new_ys__n1696_
.sym 67790 rvsoc.cpu0.D_next_pc[6]
.sym 67795 $abc$63045$new_ys__n1700_
.sym 67796 $abc$63045$new_ys__n1696_
.sym 67797 $abc$63045$new_ys__n1702_
.sym 67798 $abc$63045$new_ys__n1697_
.sym 67802 rvsoc.cpu0.sysregs[0][11]
.sym 67804 rvsoc.cpu0.sysregs[2][11]
.sym 67807 rvsoc.cpu0.D_insn_typ[10]
.sym 67808 rvsoc.cpu0.D_sysidx[1]
.sym 67809 $abc$63045$new_ys__n6117_inv_
.sym 67810 $abc$63045$new_ys__n6118_inv_
.sym 67813 rvsoc.cpu0.sysregs[1][12]
.sym 67815 rvsoc.cpu0.sysregs[0][12]
.sym 67816 rvsoc.cpu0.D_sysidx[0]
.sym 67819 $abc$63045$new_ys__n1873_inv_
.sym 67820 $abc$63045$new_ys__n5467_
.sym 67821 $abc$63045$new_n6163_
.sym 67822 $abc$63045$new_ys__n1699_
.sym 67825 $abc$63045$new_ys__n1707_inv_
.sym 67826 $abc$63045$new_n6164_
.sym 67827 $abc$63045$new_ys__n1880_inv_
.sym 67828 rvsoc.cpu0.D_actv_pc[12]
.sym 67831 rvsoc.cpu0.sysregs[2][0]
.sym 67832 rvsoc.cpu0.sysregs[0][0]
.sym 67835 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 67836 rvsoc.clka
.sym 67840 $abc$63045$new_ys__n6159_inv_
.sym 67841 rvsoc.cpu0.sysregs[1][4]
.sym 67842 rvsoc.cpu0.sysregs[1][26]
.sym 67843 rvsoc.cpu0.sysregs[1][16]
.sym 67844 rvsoc.cpu0.sysregs[1][25]
.sym 67845 $abc$63045$new_ys__n6156_inv_
.sym 67846 rvsoc.cpu0.D_insn_typ[10]
.sym 67851 $abc$63045$new_ys__n5467_
.sym 67852 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 67854 rvsoc.cpu0.E_op1[17]
.sym 67855 rvsoc.cpu0.sysregs[0][8]
.sym 67857 rvsoc.cpu0.E_sysidx[1]
.sym 67858 rvsoc.cpu0.sysregs[1][28]
.sym 67859 rvsoc.cpu0.sysregs[1][15]
.sym 67860 $abc$63045$new_n5961_
.sym 67861 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 67862 rvsoc.cpu0.E_sysidx[0]
.sym 67864 rvsoc.cpu0.sysregs[1][12]
.sym 67865 rvsoc.cpu0.sysregs[1][16]
.sym 67871 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 67873 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 67880 rvsoc.cpu0.D_sysidx[1]
.sym 67881 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 67882 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 67883 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 67892 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 67894 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 67898 rvsoc.cpu0.sysregs[1][4]
.sym 67900 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 67901 rvsoc.cpu0.D_sysidx[0]
.sym 67902 rvsoc.cpu0.sysregs[0][4]
.sym 67903 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 67904 rvsoc.cpu0.sysregs[2][4]
.sym 67906 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 67910 rvsoc.cpu0.sysregs[0][4]
.sym 67913 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 67918 rvsoc.cpu0.sysregs[1][4]
.sym 67919 rvsoc.cpu0.D_sysidx[0]
.sym 67920 rvsoc.cpu0.D_sysidx[1]
.sym 67921 rvsoc.cpu0.sysregs[0][4]
.sym 67927 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 67931 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 67938 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 67944 rvsoc.cpu0.sysregs[0][4]
.sym 67945 rvsoc.cpu0.sysregs[2][4]
.sym 67948 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 67954 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 67958 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 67959 rvsoc.clka
.sym 67960 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 67971 rvsoc.cpu0.sysregs[2][25]
.sym 67972 $PACKER_VCC_NET
.sym 67974 $abc$63045$new_ys__n6156_inv_
.sym 67975 rvsoc.cpu0.sysregs[0][11]
.sym 67978 rvsoc.cpu0.E_sysidx[0]
.sym 67980 $abc$63045$new_ys__n6159_inv_
.sym 67982 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 67986 rvsoc.cpu0.sysregs[2][4]
.sym 67990 rvsoc.cpu0.sysregs[0][0]
.sym 68003 $PACKER_VCC_NET
.sym 68005 $PACKER_VCC_NET
.sym 68029 $PACKER_VCC_NET
.sym 68061 rvsoc.spi0.rxbfr[6]
.sym 68062 $abc$63045$new_n3254_
.sym 68063 rvsoc.spi0.rxbfr[7]
.sym 68064 rvsoc.spi0.rxbfr[5]
.sym 68065 $abc$63045$new_n5275_
.sym 68066 $abc$63045$new_n5145_
.sym 68067 rvsoc.cram.adrs[13]
.sym 68068 $abc$63045$new_n5208_
.sym 68094 rvsoc.gpio0.dir[4]
.sym 68095 rvsoc.gpio0.data[4]
.sym 68096 rvsoc.gpio0.data[6]
.sym 68105 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 68107 rvsoc.mem_vdata[0][6]
.sym 68109 rvsoc.mem_vdata[1][4]
.sym 68111 $abc$63045$new_n3120_
.sym 68113 rvsoc.code_adrs[29]
.sym 68116 $abc$63045$new_n5276_
.sym 68117 rvsoc.mem_vdata[1][4]
.sym 68119 rvsoc.code_adrs[28]
.sym 68121 rvsoc.code_adrs[28]
.sym 68122 $abc$63045$new_n5209_
.sym 68123 $abc$63045$new_n5275_
.sym 68124 rvsoc.mem_vdata[2][4]
.sym 68125 rvsoc.mem_vdata[3][4]
.sym 68126 rvsoc.data_adrs[29]
.sym 68127 $PACKER_GND_NET
.sym 68128 rvsoc.mem_vdata[1][6]
.sym 68129 rvsoc.mem_vdata[3][6]
.sym 68130 rvsoc.data_adrs[28]
.sym 68134 $abc$63045$new_n5208_
.sym 68136 rvsoc.mem_vdata[0][6]
.sym 68137 rvsoc.code_adrs[29]
.sym 68138 rvsoc.code_adrs[28]
.sym 68139 rvsoc.mem_vdata[3][6]
.sym 68142 rvsoc.code_adrs[29]
.sym 68143 rvsoc.code_adrs[28]
.sym 68144 rvsoc.mem_vdata[2][4]
.sym 68145 rvsoc.mem_vdata[1][4]
.sym 68151 $PACKER_GND_NET
.sym 68154 rvsoc.data_adrs[29]
.sym 68155 rvsoc.mem_vdata[3][4]
.sym 68156 rvsoc.mem_vdata[1][4]
.sym 68157 rvsoc.data_adrs[28]
.sym 68160 $abc$63045$new_n5276_
.sym 68161 $abc$63045$new_n3120_
.sym 68162 $abc$63045$new_n5275_
.sym 68166 rvsoc.mem_vdata[3][6]
.sym 68167 rvsoc.data_adrs[28]
.sym 68168 rvsoc.data_adrs[29]
.sym 68169 rvsoc.mem_vdata[1][6]
.sym 68173 $abc$63045$new_n3120_
.sym 68174 $abc$63045$new_n5208_
.sym 68175 $abc$63045$new_n5209_
.sym 68180 $PACKER_GND_NET
.sym 68182 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 68183 rvsoc.clkn
.sym 68185 p12
.sym 68187 p21
.sym 68189 $abc$63045$new_n4098_
.sym 68190 $abc$63045$new_n4096_
.sym 68191 rvsoc.mem_vdata[3][6]
.sym 68192 rvsoc.mem_vdata[3][31]
.sym 68193 $abc$63045$new_n3055_
.sym 68194 $abc$63045$new_n5143_
.sym 68195 rvsoc.mem_vdata[3][4]
.sym 68196 $abc$63045$new_n4118_
.sym 68197 rvsoc.mem_vdata[0][4]
.sym 68199 rvsoc.cpu0.E_Br_adrs[30]
.sym 68201 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51757
.sym 68202 rvsoc.cram.adrs[13]
.sym 68203 rvsoc.data_wst[0]
.sym 68204 rvsoc.mem_vdata[0][24]
.sym 68205 rvsoc.code_adrs[29]
.sym 68206 rvsoc.mem_vdata[0][14]
.sym 68207 rvsoc.data_adrs[3]
.sym 68209 rvsoc.data_adrs[12]
.sym 68211 rvsoc.spi0.rxbfr[0]
.sym 68212 $abc$63045$new_ys__n5971_
.sym 68215 rvsoc.code_adrs[28]
.sym 68217 rvsoc.gpio0.data[5]
.sym 68218 rvsoc.mem_vdata[0][17]
.sym 68220 rvsoc.spi0.status[2]
.sym 68221 rvsoc.spi0.rxbfr[6]
.sym 68234 rvsoc.data_adrs[28]
.sym 68237 rvsoc.mem_vdata[5][28]
.sym 68239 p12
.sym 68240 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 68241 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 68242 rvsoc.mem_vdata[0][19]
.sym 68243 rvsoc.spi0.rxbfr[7]
.sym 68244 p06
.sym 68245 rvsoc.code_adrs[15]
.sym 68246 $abc$63045$new_n5143_
.sym 68247 p21
.sym 68250 rvsoc.mem_vdata[0][29]
.sym 68252 rvsoc.mem_vdata[0][28]
.sym 68254 rvsoc.mem_vdata[5][28]
.sym 68256 rvsoc.gpio0.dir[5]
.sym 68259 rvsoc.code_adrs[28]
.sym 68267 $abc$63045$new_n3253_
.sym 68268 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 68269 rvsoc.code_adrs[30]
.sym 68270 $abc$63045$new_ys__n527_
.sym 68271 rvsoc.mem_vdata[2][17]
.sym 68273 rvsoc.mem_vdata[2][7]
.sym 68274 rvsoc.mem_vdata[0][17]
.sym 68275 $abc$63045$new_n3254_
.sym 68276 rvsoc.spi0.status[28]
.sym 68277 rvsoc.mem_vdata[0][7]
.sym 68278 rvsoc.mem_vdata[1][31]
.sym 68279 $abc$63045$new_n3252_
.sym 68280 rvsoc.mem_vdata[0][31]
.sym 68282 rvsoc.mem_vdata[2][28]
.sym 68283 rvsoc.mem_vdata[0][28]
.sym 68284 rvsoc.mem_vdata[2][19]
.sym 68285 rvsoc.data_adrs[29]
.sym 68286 rvsoc.code_adrs[29]
.sym 68291 rvsoc.data_adrs[28]
.sym 68292 rvsoc.mem_vdata[4][4]
.sym 68293 rvsoc.data_adrs[29]
.sym 68294 rvsoc.mem_vdata[5][4]
.sym 68295 rvsoc.code_adrs[28]
.sym 68296 rvsoc.mem_vdata[0][19]
.sym 68299 rvsoc.mem_vdata[0][7]
.sym 68300 rvsoc.mem_vdata[2][7]
.sym 68301 rvsoc.data_adrs[28]
.sym 68302 rvsoc.data_adrs[29]
.sym 68305 rvsoc.spi0.status[28]
.sym 68308 $abc$63045$new_ys__n527_
.sym 68311 rvsoc.data_adrs[28]
.sym 68312 rvsoc.mem_vdata[0][28]
.sym 68313 rvsoc.mem_vdata[2][28]
.sym 68314 rvsoc.data_adrs[29]
.sym 68317 rvsoc.mem_vdata[2][17]
.sym 68318 rvsoc.data_adrs[28]
.sym 68319 rvsoc.mem_vdata[0][17]
.sym 68320 rvsoc.data_adrs[29]
.sym 68323 $abc$63045$new_n3254_
.sym 68324 $abc$63045$new_n3253_
.sym 68325 $abc$63045$new_n3252_
.sym 68326 rvsoc.code_adrs[30]
.sym 68329 rvsoc.mem_vdata[4][4]
.sym 68330 rvsoc.code_adrs[28]
.sym 68331 rvsoc.mem_vdata[5][4]
.sym 68332 rvsoc.code_adrs[29]
.sym 68335 rvsoc.data_adrs[29]
.sym 68336 rvsoc.mem_vdata[0][31]
.sym 68337 rvsoc.data_adrs[28]
.sym 68338 rvsoc.mem_vdata[1][31]
.sym 68341 rvsoc.data_adrs[29]
.sym 68342 rvsoc.mem_vdata[2][19]
.sym 68343 rvsoc.mem_vdata[0][19]
.sym 68344 rvsoc.data_adrs[28]
.sym 68345 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 68346 rvsoc.clkn
.sym 68348 $abc$63045$new_n4113_
.sym 68349 rvsoc.mem_vdata[5][29]
.sym 68350 $abc$63045$new_n4114_
.sym 68351 $abc$63045$new_n4111_
.sym 68352 $abc$63045$new_n4097_
.sym 68353 $abc$63045$new_n4112_
.sym 68354 rvsoc.mem_vdata[5][7]
.sym 68355 $abc$63045$new_n5144_
.sym 68356 rvsoc.mem_vdata[0][12]
.sym 68361 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 68362 rvsoc.gpio0.dir[4]
.sym 68363 $abc$63045$new_n5065_
.sym 68364 rvsoc.data_adrs[10]
.sym 68365 rvsoc.mem_vdata[0][7]
.sym 68366 rvsoc.mem_vdata[1][31]
.sym 68368 rvsoc.mem_vdata[0][31]
.sym 68369 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 68370 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 68371 rvsoc.mem_vdata[3][19]
.sym 68372 rvsoc.code_adrs[10]
.sym 68373 rvsoc.eram.adrs[4]
.sym 68374 rvsoc.mem_vdata[3][31]
.sym 68375 rvsoc.code_adrs[28]
.sym 68377 rvsoc.mem_vdata[0][2]
.sym 68378 rvsoc.mem_vdata[15][15]
.sym 68379 rvsoc.code_adrs[29]
.sym 68380 rvsoc.data_adrs[3]
.sym 68381 rvsoc.code_adrs[28]
.sym 68382 rvsoc.data_adrs[2]
.sym 68383 rvsoc.mem_vdata[1][5]
.sym 68389 $abc$63045$new_ys__n11298_
.sym 68390 rvsoc.mem_vdata[3][29]
.sym 68391 $abc$63045$new_ys__n12673_
.sym 68392 rvsoc.data_adrs[29]
.sym 68393 $abc$63045$new_n3251_
.sym 68396 rvsoc.mem_vdata[4][29]
.sym 68398 rvsoc.mem_vdata[5][7]
.sym 68399 rvsoc.mem_vdata[15][7]
.sym 68400 rvsoc.mem_vdata[3][31]
.sym 68401 $abc$63045$new_n6095_
.sym 68402 rvsoc.mem_vdata[1][29]
.sym 68403 rvsoc.mem_vdata[15][4]
.sym 68404 rvsoc.data_adrs[28]
.sym 68405 rvsoc.mem_vdata[2][29]
.sym 68406 $abc$63045$new_n5306_
.sym 68407 rvsoc.data_adrs[30]
.sym 68408 $abc$63045$new_n5249_
.sym 68410 rvsoc.mem_vdata[2][31]
.sym 68412 $abc$63045$new_ys__n12674_
.sym 68414 rvsoc.mem_vdata[5][29]
.sym 68415 rvsoc.mem_vdata[0][29]
.sym 68416 $abc$63045$new_n3355_
.sym 68417 rvsoc.mem_vdata[4][7]
.sym 68418 rvsoc.code_adrs[31]
.sym 68419 $abc$63045$new_ys__n4261_
.sym 68420 $abc$63045$new_n5248_
.sym 68422 rvsoc.data_adrs[28]
.sym 68423 rvsoc.mem_vdata[2][31]
.sym 68424 rvsoc.mem_vdata[3][31]
.sym 68425 rvsoc.data_adrs[29]
.sym 68428 rvsoc.data_adrs[29]
.sym 68429 rvsoc.mem_vdata[5][7]
.sym 68430 rvsoc.mem_vdata[4][7]
.sym 68431 rvsoc.data_adrs[28]
.sym 68434 $abc$63045$new_ys__n11298_
.sym 68435 $abc$63045$new_n5306_
.sym 68436 $abc$63045$new_n3355_
.sym 68437 rvsoc.mem_vdata[15][7]
.sym 68440 rvsoc.data_adrs[29]
.sym 68441 rvsoc.data_adrs[28]
.sym 68442 rvsoc.mem_vdata[3][29]
.sym 68443 rvsoc.mem_vdata[1][29]
.sym 68446 $abc$63045$new_ys__n12673_
.sym 68447 $abc$63045$new_ys__n12674_
.sym 68448 rvsoc.mem_vdata[5][29]
.sym 68449 rvsoc.mem_vdata[4][29]
.sym 68452 rvsoc.mem_vdata[15][4]
.sym 68453 rvsoc.code_adrs[31]
.sym 68454 $abc$63045$new_ys__n4261_
.sym 68455 $abc$63045$new_n3251_
.sym 68458 rvsoc.data_adrs[30]
.sym 68459 $abc$63045$new_n5249_
.sym 68460 $abc$63045$new_n5248_
.sym 68461 $abc$63045$new_n6095_
.sym 68464 rvsoc.data_adrs[29]
.sym 68465 rvsoc.mem_vdata[2][29]
.sym 68466 rvsoc.mem_vdata[0][29]
.sym 68467 rvsoc.data_adrs[28]
.sym 68471 rvsoc.mem_rcode[2]
.sym 68472 rvsoc.uart0.div[12]
.sym 68473 $abc$63045$new_n5075_
.sym 68474 $abc$63045$new_n5142_
.sym 68475 $abc$63045$new_n3591_
.sym 68476 rvsoc.uart0.div[27]
.sym 68477 rvsoc.uart0.div[3]
.sym 68478 rvsoc.uart0.div[0]
.sym 68482 rvsoc.cpu0.D_insn_typ[1]
.sym 68483 $abc$63045$new_ys__n11298_
.sym 68484 rvsoc.mem_vdata[5][7]
.sym 68485 rvsoc.mem_vdata[15][7]
.sym 68486 rvsoc.data_adrs[2]
.sym 68487 rvsoc.mem_vdata[15][5]
.sym 68488 rvsoc.data_adrs[28]
.sym 68489 rvsoc.mem_vdata[0][21]
.sym 68490 rvsoc.mem_vdata[0][8]
.sym 68491 rvsoc.mem_vdata[15][4]
.sym 68492 rvsoc.mem_vdata[4][29]
.sym 68493 rvsoc.mem_vdata[4][3]
.sym 68494 rvsoc.mem_vdata[3][29]
.sym 68495 rvsoc.uart0.cfg[31]
.sym 68496 $abc$63045$new_n3591_
.sym 68497 rvsoc.mem_vdata[15][16]
.sym 68498 rvsoc.mem_vdata[3][2]
.sym 68500 $abc$63045$new_ys__n4261_
.sym 68501 rvsoc.mem_vdata[0][15]
.sym 68502 rvsoc.mem_rcode[4]
.sym 68503 $abc$63045$new_n5317_
.sym 68504 rvsoc.code_adrs[31]
.sym 68505 $abc$63045$new_ys__n12664_
.sym 68506 rvsoc.uart0.div[12]
.sym 68512 rvsoc.mem_vdata[5][23]
.sym 68513 $abc$63045$new_n3027_
.sym 68514 rvsoc.mem_vdata[0][29]
.sym 68515 $abc$63045$new_n3355_
.sym 68516 $abc$63045$new_n3026_
.sym 68517 rvsoc.mem_vdata[1][29]
.sym 68518 rvsoc.data_adrs[28]
.sym 68519 rvsoc.mem_vdata[5][31]
.sym 68520 rvsoc.mem_vdata[3][15]
.sym 68521 rvsoc.mem_vdata[5][29]
.sym 68522 $abc$63045$new_ys__n11298_
.sym 68523 $abc$63045$new_n3028_
.sym 68524 rvsoc.mem_vdata[4][29]
.sym 68525 rvsoc.mem_vdata[15][31]
.sym 68526 rvsoc.mem_vdata[2][29]
.sym 68528 $abc$63045$new_n5323_
.sym 68529 rvsoc.data_adrs[28]
.sym 68530 rvsoc.mem_vdata[2][15]
.sym 68531 rvsoc.data_adrs[29]
.sym 68532 rvsoc.mem_vdata[3][29]
.sym 68535 rvsoc.code_adrs[30]
.sym 68537 rvsoc.mem_vdata[4][23]
.sym 68540 rvsoc.code_adrs[29]
.sym 68541 rvsoc.code_adrs[28]
.sym 68543 rvsoc.mem_vdata[4][31]
.sym 68545 rvsoc.mem_vdata[4][31]
.sym 68546 rvsoc.mem_vdata[5][31]
.sym 68547 rvsoc.data_adrs[28]
.sym 68548 rvsoc.data_adrs[29]
.sym 68551 rvsoc.code_adrs[29]
.sym 68552 rvsoc.code_adrs[28]
.sym 68553 rvsoc.mem_vdata[2][29]
.sym 68554 rvsoc.mem_vdata[0][29]
.sym 68557 $abc$63045$new_n3028_
.sym 68558 $abc$63045$new_n3027_
.sym 68559 $abc$63045$new_n3026_
.sym 68560 rvsoc.code_adrs[30]
.sym 68563 rvsoc.code_adrs[29]
.sym 68564 rvsoc.mem_vdata[3][29]
.sym 68565 rvsoc.mem_vdata[1][29]
.sym 68566 rvsoc.code_adrs[28]
.sym 68569 rvsoc.mem_vdata[5][29]
.sym 68570 rvsoc.code_adrs[29]
.sym 68571 rvsoc.code_adrs[28]
.sym 68572 rvsoc.mem_vdata[4][29]
.sym 68575 rvsoc.mem_vdata[3][15]
.sym 68576 rvsoc.data_adrs[28]
.sym 68577 rvsoc.data_adrs[29]
.sym 68578 rvsoc.mem_vdata[2][15]
.sym 68581 rvsoc.mem_vdata[15][31]
.sym 68582 $abc$63045$new_ys__n11298_
.sym 68583 $abc$63045$new_n5323_
.sym 68584 $abc$63045$new_n3355_
.sym 68587 rvsoc.data_adrs[29]
.sym 68588 rvsoc.mem_vdata[5][23]
.sym 68589 rvsoc.data_adrs[28]
.sym 68590 rvsoc.mem_vdata[4][23]
.sym 68594 $abc$63045$new_n3056_
.sym 68595 rvsoc.mem_vdata[4][23]
.sym 68596 $abc$63045$new_n3053_
.sym 68597 $abc$63045$new_n3054_
.sym 68598 $abc$63045$new_n3226_
.sym 68599 rvsoc.bootram.adrs[6]
.sym 68600 $abc$63045$new_ys__n3055_inv_
.sym 68601 rvsoc.mem_vdata[4][31]
.sym 68602 rvsoc.resetn
.sym 68603 rvsoc.uart0.div[27]
.sym 68604 rvsoc.uart0.div[27]
.sym 68605 rvsoc.resetn
.sym 68606 rvsoc.mem_vdata[3][15]
.sym 68607 rvsoc.uart0.div[3]
.sym 68608 rvsoc.mem_vdata[15][3]
.sym 68609 $abc$63045$new_n5142_
.sym 68610 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 68611 rvsoc.uart0.div[0]
.sym 68612 rvsoc.mem_vdata[4][29]
.sym 68613 rvsoc.mem_vdata[0][16]
.sym 68614 rvsoc.uart0.div[11]
.sym 68615 rvsoc.bootram.adrs[7]
.sym 68616 rvsoc.data_wdata[3]
.sym 68617 $abc$63045$new_ys__n2165_inv_
.sym 68618 rvsoc.mem_vdata[15][7]
.sym 68619 rvsoc.mem_vdata[0][19]
.sym 68620 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 68621 rvsoc.uart0.cfg[23]
.sym 68622 $abc$63045$new_ys__n3044_inv_
.sym 68623 rvsoc.data_adrs[28]
.sym 68624 rvsoc.uart0.div[27]
.sym 68625 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 68626 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 68628 rvsoc.mem_vdata[4][2]
.sym 68629 rvsoc.spi0.status[31]
.sym 68636 rvsoc.spi0.status[31]
.sym 68637 $abc$63045$new_n3595_
.sym 68640 rvsoc.spi0.status[23]
.sym 68641 $abc$63045$new_ys__n527_
.sym 68642 $abc$63045$new_n3597_
.sym 68643 rvsoc.code_adrs[31]
.sym 68644 rvsoc.mem_vdata[0][17]
.sym 68645 rvsoc.mem_vdata[0][23]
.sym 68646 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 68647 rvsoc.code_adrs[29]
.sym 68648 $abc$63045$new_n3594_
.sym 68650 rvsoc.mem_vdata[15][15]
.sym 68651 $abc$63045$new_n3009_
.sym 68652 $abc$63045$new_ys__n4261_
.sym 68653 $abc$63045$new_ys__n11298_
.sym 68654 $abc$63045$new_n3355_
.sym 68655 rvsoc.mem_vdata[2][17]
.sym 68656 $abc$63045$new_n3014_
.sym 68657 rvsoc.mem_vdata[15][16]
.sym 68658 rvsoc.code_adrs[28]
.sym 68659 $abc$63045$new_n3596_
.sym 68660 rvsoc.mem_vdata[4][23]
.sym 68661 rvsoc.mem_vdata[3][16]
.sym 68662 rvsoc.code_adrs[30]
.sym 68663 $abc$63045$new_n5317_
.sym 68665 $abc$63045$new_ys__n12664_
.sym 68666 rvsoc.mem_vdata[4][16]
.sym 68668 $abc$63045$new_ys__n527_
.sym 68669 rvsoc.spi0.status[23]
.sym 68675 $abc$63045$new_ys__n527_
.sym 68676 rvsoc.spi0.status[31]
.sym 68680 rvsoc.mem_vdata[4][16]
.sym 68681 $abc$63045$new_n3014_
.sym 68682 $abc$63045$new_n3009_
.sym 68683 rvsoc.mem_vdata[3][16]
.sym 68686 rvsoc.code_adrs[28]
.sym 68687 rvsoc.mem_vdata[2][17]
.sym 68688 rvsoc.code_adrs[29]
.sym 68689 rvsoc.mem_vdata[0][17]
.sym 68692 rvsoc.mem_vdata[4][23]
.sym 68693 $abc$63045$new_ys__n12664_
.sym 68694 rvsoc.code_adrs[30]
.sym 68695 rvsoc.mem_vdata[0][23]
.sym 68698 $abc$63045$new_n3597_
.sym 68699 rvsoc.code_adrs[30]
.sym 68700 $abc$63045$new_n3596_
.sym 68701 $abc$63045$new_n3595_
.sym 68704 $abc$63045$new_n3594_
.sym 68705 $abc$63045$new_ys__n4261_
.sym 68706 rvsoc.mem_vdata[15][16]
.sym 68707 rvsoc.code_adrs[31]
.sym 68710 $abc$63045$new_n5317_
.sym 68711 rvsoc.mem_vdata[15][15]
.sym 68712 $abc$63045$new_n3355_
.sym 68713 $abc$63045$new_ys__n11298_
.sym 68714 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 68715 rvsoc.clkn
.sym 68717 $abc$63045$new_ys__n3044_inv_
.sym 68718 rvsoc.cpu0.F_insn[7]
.sym 68719 $abc$63045$new_n3610_
.sym 68720 $abc$63045$new_n3606_
.sym 68721 rvsoc.bootram.adrs[8]
.sym 68722 rvsoc.bootram.adrs[3]
.sym 68723 $abc$63045$new_n5150_
.sym 68724 rvsoc.cpu0.F_actv_pc[5]
.sym 68730 rvsoc.mem_vdata[0][17]
.sym 68731 rvsoc.mem_vdata[15][23]
.sym 68732 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 68733 rvsoc.mem_vdata[0][23]
.sym 68734 $abc$63045$new_n3212_
.sym 68735 rvsoc.data_wdata[22]
.sym 68736 rvsoc.spi0.status[23]
.sym 68737 rvsoc.uart0.div[8]
.sym 68738 $abc$63045$new_n3597_
.sym 68739 rvsoc.mem_rcode[5]
.sym 68740 rvsoc.cpu0.F_insn[13]
.sym 68741 rvsoc.mem_vdata[0][28]
.sym 68742 p06
.sym 68743 rvsoc.code_adrs[15]
.sym 68744 rvsoc.uart0.rxbfr[7]
.sym 68746 $abc$63045$new_n3242_
.sym 68747 rvsoc.resetn
.sym 68748 rvsoc.mem_vdata[4][8]
.sym 68749 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 68750 $PACKER_VCC_NET
.sym 68751 rvsoc.uart0.div[14]
.sym 68752 rvsoc.mem_vdata[4][16]
.sym 68758 $abc$63045$new_n3009_
.sym 68759 rvsoc.mem_vdata[0][28]
.sym 68763 $abc$63045$new_n3014_
.sym 68764 rvsoc.data_adrs[28]
.sym 68765 rvsoc.mem_vdata[4][15]
.sym 68766 $abc$63045$new_n3591_
.sym 68767 rvsoc.mem_vdata[3][15]
.sym 68768 rvsoc.data_adrs[29]
.sym 68769 rvsoc.code_adrs[30]
.sym 68770 $PACKER_GND_NET
.sym 68772 $abc$63045$new_n3589_
.sym 68773 rvsoc.mem_vdata[5][15]
.sym 68776 rvsoc.mem_vdata[2][19]
.sym 68777 $abc$63045$new_n3120_
.sym 68778 rvsoc.code_adrs[29]
.sym 68779 rvsoc.mem_vdata[0][19]
.sym 68780 $abc$63045$new_n5150_
.sym 68781 $abc$63045$new_n5151_
.sym 68784 rvsoc.mem_vdata[2][28]
.sym 68785 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 68786 rvsoc.code_adrs[29]
.sym 68787 rvsoc.code_adrs[28]
.sym 68789 $abc$63045$new_n3590_
.sym 68791 $abc$63045$new_n3590_
.sym 68792 $abc$63045$new_n3589_
.sym 68793 rvsoc.code_adrs[30]
.sym 68794 $abc$63045$new_n3591_
.sym 68799 $PACKER_GND_NET
.sym 68803 $abc$63045$new_n5150_
.sym 68804 $abc$63045$new_n3120_
.sym 68806 $abc$63045$new_n5151_
.sym 68809 rvsoc.mem_vdata[0][28]
.sym 68810 rvsoc.code_adrs[28]
.sym 68811 rvsoc.mem_vdata[2][28]
.sym 68812 rvsoc.code_adrs[29]
.sym 68815 rvsoc.data_adrs[28]
.sym 68816 rvsoc.mem_vdata[4][15]
.sym 68817 rvsoc.mem_vdata[5][15]
.sym 68818 rvsoc.data_adrs[29]
.sym 68822 rvsoc.code_adrs[28]
.sym 68823 rvsoc.code_adrs[29]
.sym 68827 $abc$63045$new_n3009_
.sym 68828 rvsoc.mem_vdata[4][15]
.sym 68829 rvsoc.mem_vdata[3][15]
.sym 68830 $abc$63045$new_n3014_
.sym 68833 rvsoc.mem_vdata[0][19]
.sym 68834 rvsoc.mem_vdata[2][19]
.sym 68835 rvsoc.code_adrs[29]
.sym 68836 rvsoc.code_adrs[28]
.sym 68837 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 68838 rvsoc.clkn
.sym 68840 rvsoc.uart0.tx_divcnt[0]
.sym 68841 rvsoc.uart0.tx_divcnt[3]
.sym 68842 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[0]
.sym 68843 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 68846 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 68847 rvsoc.bootram.adrs[0]
.sym 68851 rvsoc.cpu0.F_insn_typ[4]
.sym 68853 rvsoc.mem_vdata[3][15]
.sym 68854 $abc$63045$new_ys__n12664_
.sym 68855 $abc$63045$new_n3603_
.sym 68856 rvsoc.data_adrs[29]
.sym 68857 rvsoc.cpu0.F_actv_pc[5]
.sym 68858 rvsoc.mem_vdata[0][18]
.sym 68859 $abc$63045$new_n5148_
.sym 68860 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 68861 rvsoc.mem_vdata[5][15]
.sym 68862 rvsoc.cpu0.mul_val[28]
.sym 68863 $abc$63045$new_ys__n7742_
.sym 68864 $abc$63045$new_n3240_
.sym 68865 rvsoc.eram.adrs[4]
.sym 68866 rvsoc.eram.adrs[8]
.sym 68867 rvsoc.code_adrs[28]
.sym 68868 rvsoc.code_adrs[29]
.sym 68869 rvsoc.mem_vdata[15][14]
.sym 68870 rvsoc.mem_vdata[15][15]
.sym 68871 rvsoc.data_adrs[3]
.sym 68872 rvsoc.data_adrs[5]
.sym 68873 rvsoc.data_adrs[2]
.sym 68874 rvsoc.eram.adrs[9]
.sym 68875 rvsoc.code_adrs[10]
.sym 68881 $abc$63045$new_n3588_
.sym 68884 rvsoc.uart0.div[16]
.sym 68886 $abc$63045$new_ys__n2165_inv_
.sym 68888 rvsoc.mem_vdata[15][15]
.sym 68889 rvsoc.uart0.tx_divcnt[7]
.sym 68892 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 68894 rvsoc.uart0.div[15]
.sym 68896 rvsoc.uart0.tx_divcnt[5]
.sym 68897 rvsoc.uart0.tx_divcnt[0]
.sym 68898 rvsoc.uart0.tx_divcnt[3]
.sym 68899 $abc$63045$new_n3196_
.sym 68901 $abc$63045$new_n3210_
.sym 68906 $abc$63045$new_ys__n4261_
.sym 68908 $abc$63045$new_n3212_
.sym 68909 rvsoc.code_adrs[31]
.sym 68911 rvsoc.uart0.div[8]
.sym 68917 rvsoc.uart0.tx_divcnt[7]
.sym 68920 $abc$63045$new_ys__n2165_inv_
.sym 68921 $abc$63045$new_n3196_
.sym 68922 rvsoc.uart0.div[8]
.sym 68929 rvsoc.uart0.tx_divcnt[3]
.sym 68932 rvsoc.uart0.div[16]
.sym 68934 $abc$63045$new_ys__n2165_inv_
.sym 68935 $abc$63045$new_n3212_
.sym 68938 $abc$63045$new_n3588_
.sym 68939 rvsoc.mem_vdata[15][15]
.sym 68940 $abc$63045$new_ys__n4261_
.sym 68941 rvsoc.code_adrs[31]
.sym 68947 rvsoc.uart0.tx_divcnt[5]
.sym 68952 rvsoc.uart0.tx_divcnt[0]
.sym 68956 $abc$63045$new_ys__n2165_inv_
.sym 68957 rvsoc.uart0.div[15]
.sym 68959 $abc$63045$new_n3210_
.sym 68960 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 68961 rvsoc.clkn
.sym 68963 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 68964 rvsoc.uart0.rxbfr[7]
.sym 68965 $abc$63045$new_n3242_
.sym 68966 rvsoc.eram.adrs[9]
.sym 68967 $abc$63045$new_n3210_
.sym 68968 rvsoc.uart0.rxbfr[6]
.sym 68969 rvsoc.eram.adrs[3]
.sym 68970 rvsoc.eram.adrs[8]
.sym 68973 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 68974 rvsoc.cpu0.D_insn_typ[8]
.sym 68975 rvsoc.uart0.div[20]
.sym 68976 rvsoc.mem_vdata[4][26]
.sym 68977 rvsoc.code_adrs[30]
.sym 68978 rvsoc.data_wst[1]
.sym 68979 rvsoc.cpu0.mul_val[21]
.sym 68980 $abc$63045$new_ys__n2231_inv_
.sym 68981 rvsoc.cpu0.E_mul_lolo[8]
.sym 68982 rvsoc.cpu0.D_insn_typ[13]
.sym 68983 $abc$63045$new_ys__n11299_inv_
.sym 68985 rvsoc.mem_vdata[4][19]
.sym 68986 $abc$63045$new_ys__n2231_inv_
.sym 68987 rvsoc.uart0.div[12]
.sym 68989 $abc$63045$new_ys__n4261_
.sym 68990 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[1]
.sym 68991 rvsoc.eram.adrs[4]
.sym 68992 rvsoc.mem_vdata[15][10]
.sym 68993 rvsoc.uart0.div[18]
.sym 68996 rvsoc.code_adrs[31]
.sym 69007 rvsoc.uart0.div[5]
.sym 69008 rvsoc.uart0.div[7]
.sym 69009 rvsoc.uart0.div[6]
.sym 69011 rvsoc.uart0.div[1]
.sym 69012 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 69013 rvsoc.uart0.div[3]
.sym 69014 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[3]
.sym 69015 rvsoc.uart0.div[0]
.sym 69017 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[5]
.sym 69018 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[0]
.sym 69022 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 69024 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 69026 rvsoc.uart0.div[4]
.sym 69030 rvsoc.uart0.div[2]
.sym 69033 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[2]
.sym 69034 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 69036 $auto$alumacc.cc:474:replace_alu$3157.C[1]
.sym 69038 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[0]
.sym 69039 rvsoc.uart0.div[0]
.sym 69042 $auto$alumacc.cc:474:replace_alu$3157.C[2]
.sym 69044 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 69045 rvsoc.uart0.div[1]
.sym 69048 $auto$alumacc.cc:474:replace_alu$3157.C[3]
.sym 69050 rvsoc.uart0.div[2]
.sym 69051 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[2]
.sym 69054 $auto$alumacc.cc:474:replace_alu$3157.C[4]
.sym 69056 rvsoc.uart0.div[3]
.sym 69057 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[3]
.sym 69060 $auto$alumacc.cc:474:replace_alu$3157.C[5]
.sym 69062 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 69063 rvsoc.uart0.div[4]
.sym 69066 $auto$alumacc.cc:474:replace_alu$3157.C[6]
.sym 69068 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[5]
.sym 69069 rvsoc.uart0.div[5]
.sym 69072 $auto$alumacc.cc:474:replace_alu$3157.C[7]
.sym 69074 rvsoc.uart0.div[6]
.sym 69075 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 69078 $auto$alumacc.cc:474:replace_alu$3157.C[8]
.sym 69080 rvsoc.uart0.div[7]
.sym 69081 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 69086 rvsoc.eram.adrs[4]
.sym 69087 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[2]
.sym 69088 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 69089 rvsoc.uart0.cfg[15]
.sym 69090 rvsoc.uart0.cfg[19]
.sym 69091 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[18]
.sym 69092 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[6]
.sym 69093 rvsoc.uart0.cfg[23]
.sym 69095 rvsoc.uart0.rxbfr[6]
.sym 69096 rvsoc.cpu0.D_insn[8]
.sym 69098 $abc$63045$new_ys__n11809_
.sym 69099 rvsoc.code_adrs[15]
.sym 69100 rvsoc.mem_vdata[15][27]
.sym 69101 rvsoc.uart0.div[5]
.sym 69102 rvsoc.cpu0.umul_lolo[5]
.sym 69103 rvsoc.cpu0.umul_lolo[4]
.sym 69104 rvsoc.uart0.div[7]
.sym 69105 rvsoc.data_adrs[4]
.sym 69106 rvsoc.uart0.div[16]
.sym 69107 rvsoc.bootram.adrs[7]
.sym 69108 rvsoc.data_adrs[7]
.sym 69109 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 69110 rvsoc.eram.adrs[1]
.sym 69111 rvsoc.data_adrs[11]
.sym 69112 rvsoc.cpu0.D_insn[7]
.sym 69115 rvsoc.cpu0.D_insn[11]
.sym 69116 rvsoc.uart0.div[27]
.sym 69117 rvsoc.uart0.cfg[23]
.sym 69118 rvsoc.cpu0.D_op1[6]
.sym 69119 rvsoc.cpu0.D_insn[8]
.sym 69120 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 69121 rvsoc.uart0.div[27]
.sym 69122 $auto$alumacc.cc:474:replace_alu$3157.C[8]
.sym 69127 rvsoc.uart0.div[11]
.sym 69129 rvsoc.uart0.div[13]
.sym 69130 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 69132 rvsoc.uart0.div[8]
.sym 69133 rvsoc.uart0.div[9]
.sym 69134 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[9]
.sym 69135 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 69138 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[14]
.sym 69139 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 69143 rvsoc.uart0.div[10]
.sym 69145 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[8]
.sym 69147 rvsoc.uart0.div[12]
.sym 69148 rvsoc.uart0.div[14]
.sym 69150 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 69151 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[13]
.sym 69156 rvsoc.uart0.div[15]
.sym 69159 $auto$alumacc.cc:474:replace_alu$3157.C[9]
.sym 69161 rvsoc.uart0.div[8]
.sym 69162 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[8]
.sym 69165 $auto$alumacc.cc:474:replace_alu$3157.C[10]
.sym 69167 rvsoc.uart0.div[9]
.sym 69168 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[9]
.sym 69171 $auto$alumacc.cc:474:replace_alu$3157.C[11]
.sym 69173 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 69174 rvsoc.uart0.div[10]
.sym 69177 $auto$alumacc.cc:474:replace_alu$3157.C[12]
.sym 69179 rvsoc.uart0.div[11]
.sym 69180 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 69183 $auto$alumacc.cc:474:replace_alu$3157.C[13]
.sym 69185 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 69186 rvsoc.uart0.div[12]
.sym 69189 $auto$alumacc.cc:474:replace_alu$3157.C[14]
.sym 69191 rvsoc.uart0.div[13]
.sym 69192 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[13]
.sym 69195 $auto$alumacc.cc:474:replace_alu$3157.C[15]
.sym 69197 rvsoc.uart0.div[14]
.sym 69198 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[14]
.sym 69201 $auto$alumacc.cc:474:replace_alu$3157.C[16]
.sym 69203 rvsoc.uart0.div[15]
.sym 69204 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 69210 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[1]
.sym 69211 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[2]
.sym 69212 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[3]
.sym 69213 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[4]
.sym 69214 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[5]
.sym 69215 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[6]
.sym 69216 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[7]
.sym 69220 rvsoc.cpu0.D_op1[15]
.sym 69221 rvsoc.uart0.tx_divcnt[18]
.sym 69223 rvsoc.data_adrs[6]
.sym 69224 rvsoc.cpu0.E_mul_lolo[0]
.sym 69225 rvsoc.data_adrs[12]
.sym 69226 rvsoc.uart0.div[6]
.sym 69227 rvsoc.cpu0.D_insn_typ[12]
.sym 69228 rvsoc.uart0.div[8]
.sym 69229 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 69230 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[2]
.sym 69231 rvsoc.cpu0.E_mul_lhhl[11]
.sym 69232 rvsoc.uart0.div[1]
.sym 69233 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 69234 rvsoc.uart0.div[14]
.sym 69235 rvsoc.cpu0.D_insn[25]
.sym 69237 rvsoc.cpu0.D_op1[9]
.sym 69238 rvsoc.resetn
.sym 69239 rvsoc.code_adrs[15]
.sym 69240 rvsoc.cpu0.D_op1[5]
.sym 69241 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[6]
.sym 69242 rvsoc.cpu0.D_insn[30]
.sym 69243 $abc$63045$new_ys__n5941_
.sym 69244 rvsoc.uart0.div[8]
.sym 69245 $auto$alumacc.cc:474:replace_alu$3157.C[16]
.sym 69252 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 69255 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[18]
.sym 69257 rvsoc.uart0.div[20]
.sym 69258 rvsoc.uart0.div[23]
.sym 69259 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 69261 rvsoc.uart0.div[21]
.sym 69264 rvsoc.uart0.div[16]
.sym 69265 rvsoc.uart0.div[18]
.sym 69267 rvsoc.uart0.div[22]
.sym 69272 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 69274 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[19]
.sym 69275 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 69276 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 69277 rvsoc.uart0.div[19]
.sym 69280 rvsoc.uart0.div[17]
.sym 69281 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 69282 $auto$alumacc.cc:474:replace_alu$3157.C[17]
.sym 69284 rvsoc.uart0.div[16]
.sym 69285 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 69288 $auto$alumacc.cc:474:replace_alu$3157.C[18]
.sym 69290 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 69291 rvsoc.uart0.div[17]
.sym 69294 $auto$alumacc.cc:474:replace_alu$3157.C[19]
.sym 69296 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[18]
.sym 69297 rvsoc.uart0.div[18]
.sym 69300 $auto$alumacc.cc:474:replace_alu$3157.C[20]
.sym 69302 rvsoc.uart0.div[19]
.sym 69303 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[19]
.sym 69306 $auto$alumacc.cc:474:replace_alu$3157.C[21]
.sym 69308 rvsoc.uart0.div[20]
.sym 69309 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 69312 $auto$alumacc.cc:474:replace_alu$3157.C[22]
.sym 69314 rvsoc.uart0.div[21]
.sym 69315 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 69318 $auto$alumacc.cc:474:replace_alu$3157.C[23]
.sym 69320 rvsoc.uart0.div[22]
.sym 69321 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 69324 $auto$alumacc.cc:474:replace_alu$3157.C[24]
.sym 69326 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 69327 rvsoc.uart0.div[23]
.sym 69332 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[8]
.sym 69333 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[9]
.sym 69334 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[10]
.sym 69335 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[11]
.sym 69336 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[12]
.sym 69337 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[13]
.sym 69338 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[14]
.sym 69339 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[15]
.sym 69342 rvsoc.cpu0.D_insn_typ[4]
.sym 69343 rvsoc.uart0.div[10]
.sym 69344 rvsoc.data_wdata[10]
.sym 69345 rvsoc.data_wdata[7]
.sym 69346 rvsoc.mem_vdata[15][11]
.sym 69347 rvsoc.cpu0.D_op1[2]
.sym 69348 rvsoc.cpu0.D_insn_typ[3]
.sym 69349 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[7]
.sym 69350 rvsoc.cpu0.D_op1[4]
.sym 69351 rvsoc.cpu0.umul_lhhl[12]
.sym 69352 rvsoc.mem_vdata[15][8]
.sym 69353 rvsoc.cpu0.D_insn[10]
.sym 69355 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[2]
.sym 69356 rvsoc.cpu0.D_op1[10]
.sym 69357 rvsoc.eram.adrs[6]
.sym 69359 rvsoc.data_adrs[2]
.sym 69360 $abc$63045$new_n3240_
.sym 69362 rvsoc.uart0.div[29]
.sym 69363 rvsoc.uart0.div[25]
.sym 69364 rvsoc.cpu0.D_op1[21]
.sym 69365 $abc$63045$new_n3364_
.sym 69366 rvsoc.uart0.div[31]
.sym 69367 rvsoc.code_adrs[10]
.sym 69368 $auto$alumacc.cc:474:replace_alu$3157.C[24]
.sym 69377 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 69378 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 69379 rvsoc.uart0.div[25]
.sym 69380 rvsoc.uart0.div[29]
.sym 69381 rvsoc.uart0.div[26]
.sym 69383 rvsoc.uart0.div[30]
.sym 69384 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 69388 rvsoc.uart0.div[27]
.sym 69389 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[28]
.sym 69392 rvsoc.uart0.div[31]
.sym 69393 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[29]
.sym 69397 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 69399 rvsoc.uart0.div[24]
.sym 69400 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 69401 rvsoc.uart0.div[28]
.sym 69402 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 69405 $auto$alumacc.cc:474:replace_alu$3157.C[25]
.sym 69407 rvsoc.uart0.div[24]
.sym 69408 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 69411 $auto$alumacc.cc:474:replace_alu$3157.C[26]
.sym 69413 rvsoc.uart0.div[25]
.sym 69414 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 69417 $auto$alumacc.cc:474:replace_alu$3157.C[27]
.sym 69419 rvsoc.uart0.div[26]
.sym 69420 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 69423 $auto$alumacc.cc:474:replace_alu$3157.C[28]
.sym 69425 rvsoc.uart0.div[27]
.sym 69426 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 69429 $auto$alumacc.cc:474:replace_alu$3157.C[29]
.sym 69431 rvsoc.uart0.div[28]
.sym 69432 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[28]
.sym 69435 $auto$alumacc.cc:474:replace_alu$3157.C[30]
.sym 69437 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[29]
.sym 69438 rvsoc.uart0.div[29]
.sym 69441 $auto$alumacc.cc:474:replace_alu$3157.C[31]
.sym 69443 rvsoc.uart0.div[30]
.sym 69444 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 69447 $nextpnr_ICESTORM_LC_11$I3
.sym 69449 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 69450 rvsoc.uart0.div[31]
.sym 69455 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[16]
.sym 69456 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[17]
.sym 69457 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[18]
.sym 69458 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[19]
.sym 69459 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[20]
.sym 69460 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[21]
.sym 69461 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[22]
.sym 69462 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[23]
.sym 69465 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[20]
.sym 69467 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 69468 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[14]
.sym 69469 rvsoc.cpu0.D_op1[15]
.sym 69470 $PACKER_VCC_NET
.sym 69472 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[15]
.sym 69473 rvsoc.cpu0.umul_lolo[12]
.sym 69474 rvsoc.uart0.div[15]
.sym 69475 rvsoc.cpu0.umul_lhhl[4]
.sym 69476 rvsoc.cpu0.E_mul_lolo[29]
.sym 69477 rvsoc.cpu0.umul_lolo[20]
.sym 69478 rvsoc.cpu0.D_next_pc[25]
.sym 69479 rvsoc.cpu0.D_op1[28]
.sym 69480 rvsoc.code_adrs[31]
.sym 69481 rvsoc.cpu0.D_op1[8]
.sym 69482 rvsoc.uart0.div[18]
.sym 69483 rvsoc.resetn
.sym 69485 rvsoc.cpu0.D_op1[20]
.sym 69486 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 69487 rvsoc.uart0.div[12]
.sym 69488 rvsoc.cpu0.D_op1[26]
.sym 69489 rvsoc.cpu0.D_op1[17]
.sym 69490 rvsoc.cpu0.D_op1[12]
.sym 69491 $nextpnr_ICESTORM_LC_11$I3
.sym 69497 rvsoc.uart0.div[5]
.sym 69500 rvsoc.uart0.div[3]
.sym 69508 rvsoc.cpu0.umul_lhhl[10]
.sym 69513 rvsoc.uart0.rx_divcnt[9]
.sym 69514 rvsoc.uart0.div[8]
.sym 69522 rvsoc.uart0.rx_divcnt[2]
.sym 69524 rvsoc.uart0.div[2]
.sym 69525 rvsoc.uart0.rx_divcnt[8]
.sym 69526 rvsoc.uart0.rx_divcnt[11]
.sym 69532 $nextpnr_ICESTORM_LC_11$I3
.sym 69537 rvsoc.uart0.rx_divcnt[11]
.sym 69541 rvsoc.uart0.div[8]
.sym 69542 rvsoc.uart0.rx_divcnt[2]
.sym 69543 rvsoc.uart0.rx_divcnt[8]
.sym 69544 rvsoc.uart0.div[2]
.sym 69550 rvsoc.uart0.div[3]
.sym 69554 rvsoc.cpu0.umul_lhhl[10]
.sym 69559 rvsoc.uart0.div[5]
.sym 69568 rvsoc.uart0.rx_divcnt[9]
.sym 69572 rvsoc.uart0.div[8]
.sym 69575 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 69576 rvsoc.clka
.sym 69578 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[24]
.sym 69579 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[25]
.sym 69580 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[26]
.sym 69581 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[27]
.sym 69582 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[28]
.sym 69583 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[29]
.sym 69584 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[30]
.sym 69585 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[31]
.sym 69587 rvsoc.cpu0.D_op1[1]
.sym 69588 $abc$63045$new_ys__n2025_
.sym 69589 rvsoc.data_wdata[7]
.sym 69590 rvsoc.cpu0.umul_lhhl[13]
.sym 69591 $auto$alumacc.cc:474:replace_alu$3191.AA[13]
.sym 69592 rvsoc.cpu0.D_insn_typ[7]
.sym 69593 rvsoc.uart0.rx_divcnt[5]
.sym 69594 rvsoc.cpu0.D_op1[7]
.sym 69595 rvsoc.cpu0.D_op1[18]
.sym 69596 rvsoc.uart0.rx_divcnt[0]
.sym 69597 rvsoc.uart0.rx_divcnt[22]
.sym 69598 $auto$alumacc.cc:474:replace_alu$3191.AA[11]
.sym 69599 rvsoc.uart0.div[24]
.sym 69600 rvsoc.cpu0.E_mul_lhhl[10]
.sym 69601 rvsoc.uart0.div[5]
.sym 69602 rvsoc.uart0.div[27]
.sym 69603 rvsoc.uart0.div[25]
.sym 69604 rvsoc.cpu0.D_insn[7]
.sym 69606 rvsoc.cpu0.D_op1[23]
.sym 69607 rvsoc.uart0.rx_divcnt[21]
.sym 69608 rvsoc.uart0.rx_divcnt[19]
.sym 69609 rvsoc.cpu0.D_op1[6]
.sym 69610 rvsoc.data_wdata[8]
.sym 69611 rvsoc.cpu0.D_insn[11]
.sym 69612 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 69613 rvsoc.cpu0.D_insn_typ[12]
.sym 69619 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[28]
.sym 69622 rvsoc.uart0.div[11]
.sym 69625 rvsoc.uart0.rx_divcnt[15]
.sym 69627 rvsoc.cpu0.D_insn_typ[0]
.sym 69628 rvsoc.uart0.div[13]
.sym 69630 rvsoc.uart0.rx_divcnt[11]
.sym 69631 rvsoc.uart0.div[9]
.sym 69633 rvsoc.uart0.rx_divcnt[14]
.sym 69634 rvsoc.uart0.div[14]
.sym 69636 rvsoc.uart0.div[15]
.sym 69637 rvsoc.cpu0.D_insn_typ[4]
.sym 69641 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[30]
.sym 69642 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[30]
.sym 69644 rvsoc.uart0.rx_divcnt[9]
.sym 69645 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[29]
.sym 69647 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[28]
.sym 69648 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[29]
.sym 69652 rvsoc.uart0.rx_divcnt[15]
.sym 69653 rvsoc.uart0.rx_divcnt[14]
.sym 69654 rvsoc.uart0.div[14]
.sym 69655 rvsoc.uart0.div[15]
.sym 69658 rvsoc.uart0.div[11]
.sym 69659 rvsoc.uart0.rx_divcnt[11]
.sym 69660 rvsoc.uart0.div[9]
.sym 69661 rvsoc.uart0.rx_divcnt[9]
.sym 69667 rvsoc.uart0.div[11]
.sym 69670 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[30]
.sym 69671 rvsoc.cpu0.D_insn_typ[4]
.sym 69672 rvsoc.cpu0.D_insn_typ[0]
.sym 69673 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[30]
.sym 69676 rvsoc.cpu0.D_insn_typ[4]
.sym 69677 rvsoc.cpu0.D_insn_typ[0]
.sym 69678 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[28]
.sym 69679 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[28]
.sym 69685 rvsoc.uart0.div[14]
.sym 69688 rvsoc.cpu0.D_insn_typ[4]
.sym 69689 rvsoc.cpu0.D_insn_typ[0]
.sym 69690 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[29]
.sym 69691 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[29]
.sym 69695 rvsoc.uart0.div[13]
.sym 69702 $abc$63045$new_n3371_
.sym 69703 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[25]
.sym 69704 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[18]
.sym 69705 $abc$63045$new_n3369_
.sym 69706 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[22]
.sym 69707 rvsoc.cpu0.sys_mcause[6]
.sym 69708 rvsoc.cpu0.sys_mcause[25]
.sym 69710 rvsoc.cpu0.D_op1[27]
.sym 69711 rvsoc.cpu0.E_Br_adrs[30]
.sym 69712 rvsoc.cpu0.D_insn_typ[14]
.sym 69713 rvsoc.mem_vdata[2][29]
.sym 69714 rvsoc.uart0.rx_divcnt[20]
.sym 69715 rvsoc.cpu0.D_op1[14]
.sym 69716 rvsoc.uart0.div[28]
.sym 69717 rvsoc.cpu0.D_op2[24]
.sym 69719 rvsoc.uart0.div[9]
.sym 69720 rvsoc.uart0.div[29]
.sym 69721 rvsoc.cpu0.D_op1[12]
.sym 69722 rvsoc.uart0.div[14]
.sym 69723 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[28]
.sym 69724 rvsoc.code_adrs[3]
.sym 69725 rvsoc.resetn
.sym 69726 rvsoc.cpu0.D_insn[30]
.sym 69727 rvsoc.uart0.div[16]
.sym 69728 rvsoc.cpu0.D_op1[9]
.sym 69729 rvsoc.cpu0.E_mul_hihi[20]
.sym 69730 rvsoc.uart0.rx_divcnt[9]
.sym 69731 rvsoc.code_adrs[15]
.sym 69733 rvsoc.cpu0.D_insn[30]
.sym 69735 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[31]
.sym 69736 rvsoc.cpu0.D_actv_pc[7]
.sym 69744 $abc$63045$new_n3711_
.sym 69745 rvsoc.uart0.div[21]
.sym 69747 $abc$63045$new_n3709_
.sym 69752 rvsoc.uart0.div[18]
.sym 69753 rvsoc.uart0.div[16]
.sym 69754 rvsoc.uart0.div[23]
.sym 69757 rvsoc.uart0.div[20]
.sym 69760 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 69763 rvsoc.uart0.div[25]
.sym 69767 rvsoc.uart0.div[24]
.sym 69778 rvsoc.uart0.div[21]
.sym 69781 rvsoc.uart0.div[18]
.sym 69789 rvsoc.uart0.div[20]
.sym 69794 rvsoc.uart0.div[24]
.sym 69801 $abc$63045$new_n3711_
.sym 69802 $abc$63045$new_n3709_
.sym 69805 rvsoc.uart0.div[23]
.sym 69813 rvsoc.uart0.div[16]
.sym 69819 rvsoc.uart0.div[25]
.sym 69821 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 69822 rvsoc.clka
.sym 69824 rvsoc.cpu0.E_mul_hihi[20]
.sym 69826 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[27]
.sym 69828 rvsoc.cpu0.E_op2[12]
.sym 69830 $abc$63045$new_n3370_
.sym 69831 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[12]
.sym 69836 rvsoc.cpu0.umul_hihi[26]
.sym 69837 rvsoc.cpu0.sys_mcause[6]
.sym 69838 rvsoc.uart0.rx_divcnt[6]
.sym 69839 rvsoc.cpu0.D_op2[9]
.sym 69840 rvsoc.cpu0.D_insn_typ[13]
.sym 69841 rvsoc.cpu0.sys_mcause[25]
.sym 69842 rvsoc.cpu0.D_insn[10]
.sym 69843 rvsoc.uart0.rx_divcnt[8]
.sym 69844 rvsoc.uart0.rx_divcnt[4]
.sym 69845 rvsoc.uart0.div[13]
.sym 69846 rvsoc.cpu0.D_op2[12]
.sym 69847 rvsoc.uart0.rx_divcnt[14]
.sym 69848 rvsoc.cpu0.D_op1[10]
.sym 69849 rvsoc.cpu0.D_insn_typ[14]
.sym 69850 rvsoc.eram.adrs[6]
.sym 69851 rvsoc.code_adrs[10]
.sym 69852 rvsoc.data_adrs[2]
.sym 69853 rvsoc.cpu0.D_op2[12]
.sym 69854 rvsoc.cpu0.D_insn[20]
.sym 69855 rvsoc.cpu0.D_actv_pc[27]
.sym 69856 $abc$63045$new_n3240_
.sym 69858 rvsoc.uart0.div[31]
.sym 69859 rvsoc.cpu0.E_insn[28]
.sym 69865 rvsoc.uart0.rx_divcnt[16]
.sym 69866 rvsoc.uart0.rx_divcnt[31]
.sym 69867 $abc$63045$new_n5955_
.sym 69868 rvsoc.uart0.rx_divcnt[21]
.sym 69869 rvsoc.uart0.rx_divcnt[23]
.sym 69871 $abc$63045$new_n5954_
.sym 69872 $abc$63045$new_n3378_
.sym 69874 $abc$63045$new_n3375_
.sym 69875 rvsoc.uart0.div[23]
.sym 69876 $abc$63045$new_n3379_
.sym 69877 $abc$63045$new_n3369_
.sym 69878 rvsoc.uart0.rx_divcnt[22]
.sym 69880 rvsoc.uart0.rx_divcnt[10]
.sym 69881 rvsoc.uart0.div[28]
.sym 69882 rvsoc.uart0.div[21]
.sym 69884 rvsoc.uart0.div[29]
.sym 69886 rvsoc.uart0.div[31]
.sym 69887 rvsoc.uart0.div[16]
.sym 69888 rvsoc.uart0.div[10]
.sym 69889 rvsoc.uart0.rx_divcnt[29]
.sym 69890 rvsoc.uart0.rx_divcnt[28]
.sym 69891 rvsoc.uart0.div[27]
.sym 69892 rvsoc.uart0.div[22]
.sym 69893 $abc$63045$new_n3374_
.sym 69901 rvsoc.uart0.div[29]
.sym 69904 rvsoc.uart0.rx_divcnt[31]
.sym 69905 rvsoc.uart0.rx_divcnt[28]
.sym 69906 rvsoc.uart0.div[31]
.sym 69907 rvsoc.uart0.div[28]
.sym 69910 $abc$63045$new_n5955_
.sym 69911 $abc$63045$new_n3369_
.sym 69912 $abc$63045$new_n5954_
.sym 69913 $abc$63045$new_n3378_
.sym 69916 rvsoc.uart0.rx_divcnt[21]
.sym 69917 rvsoc.uart0.rx_divcnt[16]
.sym 69918 rvsoc.uart0.div[21]
.sym 69919 rvsoc.uart0.div[16]
.sym 69922 rvsoc.uart0.div[22]
.sym 69923 rvsoc.uart0.div[29]
.sym 69924 rvsoc.uart0.rx_divcnt[22]
.sym 69925 rvsoc.uart0.rx_divcnt[29]
.sym 69930 rvsoc.uart0.div[27]
.sym 69934 rvsoc.uart0.rx_divcnt[10]
.sym 69935 $abc$63045$new_n3374_
.sym 69936 $abc$63045$new_n3375_
.sym 69937 rvsoc.uart0.div[10]
.sym 69940 rvsoc.uart0.div[23]
.sym 69941 $abc$63045$new_n3379_
.sym 69943 rvsoc.uart0.rx_divcnt[23]
.sym 69948 rvsoc.reset_cnt[1]
.sym 69949 rvsoc.reset_cnt[2]
.sym 69950 rvsoc.reset_cnt[3]
.sym 69951 rvsoc.reset_cnt[4]
.sym 69952 rvsoc.reset_cnt[5]
.sym 69953 rvsoc.reset_cnt[0]
.sym 69954 $abc$63045$new_n2897_
.sym 69959 rvsoc.mem_vdata[2][17]
.sym 69960 rvsoc.cpu0.D_op1[6]
.sym 69961 rvsoc.cpu0.D_op1[3]
.sym 69962 rvsoc.uart0.rx_divcnt[27]
.sym 69963 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 69964 $abc$63045$new_ys__n2842_inv_
.sym 69965 rvsoc.cpu0.F_next_pc[8]
.sym 69966 rvsoc.cpu0.E_mul_hihi[15]
.sym 69967 $abc$63045$new_ys__n525_
.sym 69968 rvsoc.cpu0.umul_hihi[13]
.sym 69969 rvsoc.uart0.rx_divcnt[19]
.sym 69970 rvsoc.cpu0.E_funct3[0]
.sym 69972 rvsoc.cpu0.D_op1[26]
.sym 69973 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 69974 rvsoc.cpu0.D_op1[8]
.sym 69975 rvsoc.cpu0.D_op1[28]
.sym 69976 rvsoc.cpu0.D_op1[20]
.sym 69977 rvsoc.cpu0.D_actv_pc[29]
.sym 69979 rvsoc.resetn
.sym 69980 rvsoc.cpu0.D_op1[17]
.sym 69982 rvsoc.cpu0.D_insn[13]
.sym 69989 $abc$63045$new_n3386_
.sym 69990 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 69991 $abc$63045$new_n3384_
.sym 69992 rvsoc.uart0.div[26]
.sym 69994 rvsoc.uart0.rx_divcnt[30]
.sym 69995 rvsoc.cpu0.E_insn[22]
.sym 69996 rvsoc.uart0.rx_divcnt[27]
.sym 70000 rvsoc.uart0.rx_divcnt[31]
.sym 70001 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 70002 rvsoc.uart0.rx_divcnt[26]
.sym 70003 rvsoc.uart0.div[30]
.sym 70005 rvsoc.cpu0.E_op2[2]
.sym 70008 rvsoc.reset_cnt[4]
.sym 70009 rvsoc.reset_cnt[5]
.sym 70011 $abc$63045$new_n2897_
.sym 70013 rvsoc.uart0.div[27]
.sym 70015 $abc$63045$new_n3387_
.sym 70017 $abc$63045$new_ys__n2298_
.sym 70018 rvsoc.uart0.div[31]
.sym 70019 rvsoc.cpu0.E_insn[28]
.sym 70021 rvsoc.reset_cnt[4]
.sym 70022 $abc$63045$new_n2897_
.sym 70024 rvsoc.reset_cnt[5]
.sym 70027 rvsoc.uart0.rx_divcnt[31]
.sym 70028 rvsoc.uart0.rx_divcnt[30]
.sym 70029 rvsoc.uart0.div[31]
.sym 70030 rvsoc.uart0.div[30]
.sym 70033 $abc$63045$new_ys__n2298_
.sym 70034 $abc$63045$new_n3386_
.sym 70035 $abc$63045$new_n3387_
.sym 70036 $abc$63045$new_n3384_
.sym 70039 rvsoc.uart0.rx_divcnt[26]
.sym 70040 rvsoc.uart0.div[27]
.sym 70041 rvsoc.uart0.rx_divcnt[27]
.sym 70042 rvsoc.uart0.div[26]
.sym 70046 rvsoc.uart0.div[31]
.sym 70053 rvsoc.cpu0.E_op2[2]
.sym 70057 rvsoc.cpu0.E_insn[28]
.sym 70065 rvsoc.cpu0.E_insn[22]
.sym 70067 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 70068 rvsoc.clka
.sym 70069 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 70070 rvsoc.cpu0.E_op2[23]
.sym 70071 rvsoc.cpu0.E_op2[2]
.sym 70072 rvsoc.cpu0.E_op2[27]
.sym 70073 $abc$63045$new_n3875_
.sym 70074 rvsoc.cpu0.E_Br_adrs[14]
.sym 70075 rvsoc.cpu0.E_mul_hihi[25]
.sym 70076 $abc$63045$new_ys__n1985_inv_
.sym 70078 rvsoc.cpu0.D_op1[10]
.sym 70082 rvsoc.resetn
.sym 70083 rvsoc.uart0.rx_divcnt[13]
.sym 70084 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[2]
.sym 70085 rvsoc.cpu0.E_mul_hihi[23]
.sym 70086 rvsoc.cpu0.E_mul_hihi[18]
.sym 70087 rvsoc.cpu0.umul_hihi[21]
.sym 70088 rvsoc.uart0.rx_divcnt[31]
.sym 70089 rvsoc.code_adrs[17]
.sym 70090 rvsoc.cpu0.F_next_pc[17]
.sym 70091 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 70092 rvsoc.cpu0.E_take_Br
.sym 70093 rvsoc.cpu0.F_next_pc[12]
.sym 70094 rvsoc.cpu0.D_op2[3]
.sym 70095 rvsoc.cpu0.D_insn[23]
.sym 70096 rvsoc.cpu0.D_insn[7]
.sym 70097 rvsoc.cpu0.D_insn[11]
.sym 70098 rvsoc.cpu0.D_op1[23]
.sym 70099 rvsoc.cpu0.E_funct3[0]
.sym 70100 rvsoc.cpu0.D_insn[22]
.sym 70101 rvsoc.cpu0.D_insn_typ[12]
.sym 70102 rvsoc.data_wdata[8]
.sym 70103 rvsoc.cpu0.D_actv_pc[31]
.sym 70104 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 70105 rvsoc.cpu0.D_insn[28]
.sym 70111 rvsoc.cpu0.F_insn[13]
.sym 70113 rvsoc.cpu0.D_op1[14]
.sym 70114 rvsoc.uart0.div[22]
.sym 70115 rvsoc.uart0.div[30]
.sym 70116 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[6]
.sym 70117 rvsoc.cpu0.D_insn_typ[12]
.sym 70118 rvsoc.uart0.status[30]
.sym 70119 rvsoc.cpu0.D_insn_typ[13]
.sym 70122 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 70124 rvsoc.data_adrs[2]
.sym 70127 rvsoc.cpu0.E_op2[23]
.sym 70129 rvsoc.cpu0.E_op2[27]
.sym 70130 rvsoc.cpu0.F_insn_typ[4]
.sym 70131 rvsoc.cpu0.D_op1[6]
.sym 70135 rvsoc.data_adrs[3]
.sym 70137 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[14]
.sym 70140 rvsoc.uart0.status[22]
.sym 70144 rvsoc.cpu0.E_op2[23]
.sym 70150 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[14]
.sym 70151 rvsoc.cpu0.D_op1[14]
.sym 70152 rvsoc.cpu0.D_insn_typ[13]
.sym 70153 rvsoc.cpu0.D_insn_typ[12]
.sym 70156 rvsoc.cpu0.E_op2[27]
.sym 70163 rvsoc.cpu0.F_insn[13]
.sym 70168 rvsoc.uart0.div[30]
.sym 70169 rvsoc.uart0.status[30]
.sym 70170 rvsoc.data_adrs[2]
.sym 70171 rvsoc.data_adrs[3]
.sym 70176 rvsoc.cpu0.F_insn_typ[4]
.sym 70180 rvsoc.data_adrs[2]
.sym 70181 rvsoc.data_adrs[3]
.sym 70182 rvsoc.uart0.status[22]
.sym 70183 rvsoc.uart0.div[22]
.sym 70186 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[6]
.sym 70187 rvsoc.cpu0.D_op1[6]
.sym 70188 rvsoc.cpu0.D_insn_typ[13]
.sym 70189 rvsoc.cpu0.D_insn_typ[12]
.sym 70190 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 70191 rvsoc.clka
.sym 70192 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$32090[1]_$glb_sr
.sym 70194 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[2]
.sym 70195 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[3]
.sym 70196 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[4]
.sym 70197 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[5]
.sym 70198 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[6]
.sym 70199 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[7]
.sym 70200 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[8]
.sym 70202 rvsoc.cpu0.D_op1[21]
.sym 70203 rvsoc.cpu0.sysregs[3][25]
.sym 70204 rvsoc.cpu0.sysregs[1][20]
.sym 70205 rvsoc.mem_vdata[2][5]
.sym 70207 rvsoc.cpu0.D_insn_typ[4]
.sym 70208 $abc$63045$new_n3875_
.sym 70209 rvsoc.cpu0.D_op2[23]
.sym 70210 $abc$63045$new_n3816_
.sym 70211 $abc$63045$new_ys__n2233_
.sym 70212 rvsoc.cpu0.D_insn[19]
.sym 70213 rvsoc.cpu0.D_insn[13]
.sym 70214 rvsoc.cpu0.D_op2[14]
.sym 70215 rvsoc.cpu0.D_op2[4]
.sym 70216 $abc$63045$new_ys__n1872_inv_
.sym 70217 rvsoc.cpu0.D_insn[30]
.sym 70218 rvsoc.cpu0.D_insn[25]
.sym 70219 rvsoc.cpu0.D_insn[24]
.sym 70220 rvsoc.cpu0.D_insn[13]
.sym 70221 rvsoc.cpu0.D_insn[16]
.sym 70222 rvsoc.cpu0.D_insn[30]
.sym 70223 $abc$63045$new_ys__n1983_
.sym 70224 rvsoc.cpu0.D_op2[2]
.sym 70225 rvsoc.cpu0.D_actv_pc[12]
.sym 70226 rvsoc.cpu0.sysregs[1][14]
.sym 70227 rvsoc.cpu0.F_next_pc[13]
.sym 70228 rvsoc.cpu0.D_actv_pc[7]
.sym 70234 rvsoc.cpu0.D_insn[25]
.sym 70238 rvsoc.cpu0.D_insn[9]
.sym 70239 rvsoc.cpu0.D_actv_pc[5]
.sym 70240 rvsoc.cpu0.D_actv_pc[4]
.sym 70241 rvsoc.cpu0.D_actv_pc[8]
.sym 70242 rvsoc.cpu0.D_actv_pc[2]
.sym 70245 rvsoc.cpu0.D_actv_pc[3]
.sym 70246 rvsoc.cpu0.D_insn[10]
.sym 70251 rvsoc.cpu0.D_insn[27]
.sym 70252 rvsoc.cpu0.D_actv_pc[7]
.sym 70255 rvsoc.cpu0.D_insn[8]
.sym 70256 rvsoc.cpu0.D_actv_pc[1]
.sym 70257 rvsoc.cpu0.D_insn[11]
.sym 70258 rvsoc.cpu0.D_insn[26]
.sym 70259 rvsoc.cpu0.D_actv_pc[6]
.sym 70265 rvsoc.cpu0.D_insn[28]
.sym 70266 $auto$alumacc.cc:474:replace_alu$3197.C[2]
.sym 70268 rvsoc.cpu0.D_insn[8]
.sym 70269 rvsoc.cpu0.D_actv_pc[1]
.sym 70272 $auto$alumacc.cc:474:replace_alu$3197.C[3]
.sym 70274 rvsoc.cpu0.D_insn[9]
.sym 70275 rvsoc.cpu0.D_actv_pc[2]
.sym 70276 $auto$alumacc.cc:474:replace_alu$3197.C[2]
.sym 70278 $auto$alumacc.cc:474:replace_alu$3197.C[4]
.sym 70280 rvsoc.cpu0.D_insn[10]
.sym 70281 rvsoc.cpu0.D_actv_pc[3]
.sym 70282 $auto$alumacc.cc:474:replace_alu$3197.C[3]
.sym 70284 $auto$alumacc.cc:474:replace_alu$3197.C[5]
.sym 70286 rvsoc.cpu0.D_actv_pc[4]
.sym 70287 rvsoc.cpu0.D_insn[11]
.sym 70288 $auto$alumacc.cc:474:replace_alu$3197.C[4]
.sym 70290 $auto$alumacc.cc:474:replace_alu$3197.C[6]
.sym 70292 rvsoc.cpu0.D_actv_pc[5]
.sym 70293 rvsoc.cpu0.D_insn[25]
.sym 70294 $auto$alumacc.cc:474:replace_alu$3197.C[5]
.sym 70296 $auto$alumacc.cc:474:replace_alu$3197.C[7]
.sym 70298 rvsoc.cpu0.D_actv_pc[6]
.sym 70299 rvsoc.cpu0.D_insn[26]
.sym 70300 $auto$alumacc.cc:474:replace_alu$3197.C[6]
.sym 70302 $auto$alumacc.cc:474:replace_alu$3197.C[8]
.sym 70304 rvsoc.cpu0.D_insn[27]
.sym 70305 rvsoc.cpu0.D_actv_pc[7]
.sym 70306 $auto$alumacc.cc:474:replace_alu$3197.C[7]
.sym 70308 $auto$alumacc.cc:474:replace_alu$3197.C[9]
.sym 70310 rvsoc.cpu0.D_insn[28]
.sym 70311 rvsoc.cpu0.D_actv_pc[8]
.sym 70312 $auto$alumacc.cc:474:replace_alu$3197.C[8]
.sym 70316 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[9]
.sym 70317 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[10]
.sym 70318 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[11]
.sym 70319 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[12]
.sym 70320 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[13]
.sym 70321 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[14]
.sym 70322 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[15]
.sym 70323 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[16]
.sym 70325 rvsoc.cpu0.D_op2[29]
.sym 70328 rvsoc.data_wdata[3]
.sym 70329 rvsoc.cpu0.D_actv_pc[12]
.sym 70330 rvsoc.cpu0.F_next_pc[27]
.sym 70331 rvsoc.cpu0.E_take_Br
.sym 70332 rvsoc.cpu0.D_op1[8]
.sym 70333 rvsoc.cpu0.D_actv_pc[3]
.sym 70334 rvsoc.cpu0.D_op1[17]
.sym 70335 rvsoc.cpu0.D_op1[2]
.sym 70336 $abc$63045$new_ys__n1880_inv_
.sym 70337 rvsoc.cpu0.D_op2[30]
.sym 70338 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[5]
.sym 70339 rvsoc.cpu0.D_op1[4]
.sym 70340 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[13]
.sym 70341 rvsoc.cpu0.D_op2[12]
.sym 70342 rvsoc.cpu0.sysregs[1][13]
.sym 70343 rvsoc.cpu0.D_actv_pc[27]
.sym 70344 rvsoc.cpu0.D_actv_pc[17]
.sym 70345 rvsoc.cpu0.D_actv_pc[6]
.sym 70346 rvsoc.cpu0.D_insn[20]
.sym 70347 rvsoc.eram.adrs[6]
.sym 70348 $abc$63045$new_ys__n1872_inv_
.sym 70349 rvsoc.cpu0.D_insn[29]
.sym 70351 rvsoc.cpu0.D_op1[10]
.sym 70352 $auto$alumacc.cc:474:replace_alu$3197.C[9]
.sym 70358 rvsoc.cpu0.D_insn[31]
.sym 70361 rvsoc.cpu0.D_actv_pc[15]
.sym 70362 rvsoc.cpu0.D_actv_pc[9]
.sym 70364 rvsoc.cpu0.D_actv_pc[10]
.sym 70365 rvsoc.cpu0.D_actv_pc[11]
.sym 70368 rvsoc.cpu0.D_insn[7]
.sym 70370 rvsoc.cpu0.D_insn[31]
.sym 70372 rvsoc.cpu0.D_actv_pc[13]
.sym 70373 rvsoc.cpu0.D_insn[29]
.sym 70377 rvsoc.cpu0.D_insn[30]
.sym 70379 rvsoc.cpu0.D_actv_pc[12]
.sym 70380 rvsoc.cpu0.D_actv_pc[16]
.sym 70388 rvsoc.cpu0.D_actv_pc[14]
.sym 70389 $auto$alumacc.cc:474:replace_alu$3197.C[10]
.sym 70391 rvsoc.cpu0.D_actv_pc[9]
.sym 70392 rvsoc.cpu0.D_insn[29]
.sym 70393 $auto$alumacc.cc:474:replace_alu$3197.C[9]
.sym 70395 $auto$alumacc.cc:474:replace_alu$3197.C[11]
.sym 70397 rvsoc.cpu0.D_insn[30]
.sym 70398 rvsoc.cpu0.D_actv_pc[10]
.sym 70399 $auto$alumacc.cc:474:replace_alu$3197.C[10]
.sym 70401 $auto$alumacc.cc:474:replace_alu$3197.C[12]
.sym 70403 rvsoc.cpu0.D_actv_pc[11]
.sym 70404 rvsoc.cpu0.D_insn[7]
.sym 70405 $auto$alumacc.cc:474:replace_alu$3197.C[11]
.sym 70407 $auto$alumacc.cc:474:replace_alu$3197.C[13]
.sym 70409 rvsoc.cpu0.D_actv_pc[12]
.sym 70410 rvsoc.cpu0.D_insn[31]
.sym 70411 $auto$alumacc.cc:474:replace_alu$3197.C[12]
.sym 70413 $auto$alumacc.cc:474:replace_alu$3197.C[14]
.sym 70415 rvsoc.cpu0.D_insn[31]
.sym 70416 rvsoc.cpu0.D_actv_pc[13]
.sym 70417 $auto$alumacc.cc:474:replace_alu$3197.C[13]
.sym 70419 $auto$alumacc.cc:474:replace_alu$3197.C[15]
.sym 70421 rvsoc.cpu0.D_actv_pc[14]
.sym 70422 rvsoc.cpu0.D_insn[31]
.sym 70423 $auto$alumacc.cc:474:replace_alu$3197.C[14]
.sym 70425 $auto$alumacc.cc:474:replace_alu$3197.C[16]
.sym 70427 rvsoc.cpu0.D_insn[31]
.sym 70428 rvsoc.cpu0.D_actv_pc[15]
.sym 70429 $auto$alumacc.cc:474:replace_alu$3197.C[15]
.sym 70431 $auto$alumacc.cc:474:replace_alu$3197.C[17]
.sym 70433 rvsoc.cpu0.D_insn[31]
.sym 70434 rvsoc.cpu0.D_actv_pc[16]
.sym 70435 $auto$alumacc.cc:474:replace_alu$3197.C[16]
.sym 70439 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[17]
.sym 70440 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[18]
.sym 70441 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[19]
.sym 70442 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[20]
.sym 70443 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[21]
.sym 70444 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[22]
.sym 70445 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[23]
.sym 70446 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[24]
.sym 70448 rvsoc.cpu0.D_insn[12]
.sym 70450 rvsoc.cpu0.D_insn_typ[8]
.sym 70451 rvsoc.mem_vdata[2][7]
.sym 70452 rvsoc.cpu0.D_insn[18]
.sym 70453 rvsoc.cpu0.D_actv_pc[10]
.sym 70454 rvsoc.cpu0.D_op1[23]
.sym 70455 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[10]
.sym 70456 rvsoc.cpu0.D_op2[26]
.sym 70457 rvsoc.cpu0.D_actv_pc[15]
.sym 70458 rvsoc.cpu0.D_insn[31]
.sym 70459 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[12]
.sym 70460 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[10]
.sym 70461 rvsoc.cpu0.D_actv_pc[11]
.sym 70462 rvsoc.cpu0.D_op1[0]
.sym 70463 rvsoc.cpu0.D_funct3[1]
.sym 70464 rvsoc.cpu0.D_op1[26]
.sym 70465 rvsoc.cpu0.D_actv_pc[16]
.sym 70466 rvsoc.cpu0.D_actv_pc[16]
.sym 70467 rvsoc.cpu0.D_insn[15]
.sym 70468 rvsoc.cpu0.D_op1[20]
.sym 70469 rvsoc.cpu0.D_actv_pc[29]
.sym 70470 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 70471 rvsoc.resetn
.sym 70472 rvsoc.cpu0.D_op1[17]
.sym 70473 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 70474 rvsoc.cpu0.D_actv_pc[14]
.sym 70475 $auto$alumacc.cc:474:replace_alu$3197.C[17]
.sym 70482 rvsoc.cpu0.D_actv_pc[19]
.sym 70485 rvsoc.cpu0.D_actv_pc[20]
.sym 70486 rvsoc.cpu0.D_actv_pc[23]
.sym 70489 rvsoc.cpu0.D_actv_pc[18]
.sym 70491 rvsoc.cpu0.D_actv_pc[21]
.sym 70493 rvsoc.cpu0.D_actv_pc[22]
.sym 70500 rvsoc.cpu0.D_insn[31]
.sym 70504 rvsoc.cpu0.D_actv_pc[17]
.sym 70507 rvsoc.cpu0.D_actv_pc[24]
.sym 70508 rvsoc.cpu0.D_insn[31]
.sym 70512 $auto$alumacc.cc:474:replace_alu$3197.C[18]
.sym 70514 rvsoc.cpu0.D_actv_pc[17]
.sym 70515 rvsoc.cpu0.D_insn[31]
.sym 70516 $auto$alumacc.cc:474:replace_alu$3197.C[17]
.sym 70518 $auto$alumacc.cc:474:replace_alu$3197.C[19]
.sym 70520 rvsoc.cpu0.D_actv_pc[18]
.sym 70521 rvsoc.cpu0.D_insn[31]
.sym 70522 $auto$alumacc.cc:474:replace_alu$3197.C[18]
.sym 70524 $auto$alumacc.cc:474:replace_alu$3197.C[20]
.sym 70526 rvsoc.cpu0.D_insn[31]
.sym 70527 rvsoc.cpu0.D_actv_pc[19]
.sym 70528 $auto$alumacc.cc:474:replace_alu$3197.C[19]
.sym 70530 $auto$alumacc.cc:474:replace_alu$3197.C[21]
.sym 70532 rvsoc.cpu0.D_insn[31]
.sym 70533 rvsoc.cpu0.D_actv_pc[20]
.sym 70534 $auto$alumacc.cc:474:replace_alu$3197.C[20]
.sym 70536 $auto$alumacc.cc:474:replace_alu$3197.C[22]
.sym 70538 rvsoc.cpu0.D_insn[31]
.sym 70539 rvsoc.cpu0.D_actv_pc[21]
.sym 70540 $auto$alumacc.cc:474:replace_alu$3197.C[21]
.sym 70542 $auto$alumacc.cc:474:replace_alu$3197.C[23]
.sym 70544 rvsoc.cpu0.D_actv_pc[22]
.sym 70545 rvsoc.cpu0.D_insn[31]
.sym 70546 $auto$alumacc.cc:474:replace_alu$3197.C[22]
.sym 70548 $auto$alumacc.cc:474:replace_alu$3197.C[24]
.sym 70550 rvsoc.cpu0.D_insn[31]
.sym 70551 rvsoc.cpu0.D_actv_pc[23]
.sym 70552 $auto$alumacc.cc:474:replace_alu$3197.C[23]
.sym 70554 $auto$alumacc.cc:474:replace_alu$3197.C[25]
.sym 70556 rvsoc.cpu0.D_actv_pc[24]
.sym 70557 rvsoc.cpu0.D_insn[31]
.sym 70558 $auto$alumacc.cc:474:replace_alu$3197.C[24]
.sym 70562 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[25]
.sym 70563 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[26]
.sym 70564 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[27]
.sym 70565 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[28]
.sym 70566 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[29]
.sym 70567 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[30]
.sym 70568 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[31]
.sym 70569 rvsoc.cpu0.D_next_pc[13]
.sym 70572 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 70573 rvsoc.cpu0.sysregs[1][14]
.sym 70574 rvsoc.cpu0.D_actv_pc[28]
.sym 70575 rvsoc.cpu0.D_actv_pc[21]
.sym 70576 rvsoc.cpu0.D_actv_pc[19]
.sym 70577 rvsoc.cpu0.D_next_pc[4]
.sym 70578 rvsoc.cpu0.D_next_pc[16]
.sym 70579 rvsoc.cpu0.D_op1[18]
.sym 70580 rvsoc.cpu0.D_actv_pc[30]
.sym 70581 rvsoc.cpu0.D_op1[13]
.sym 70582 rvsoc.cpu0.D_actv_pc[9]
.sym 70583 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 70584 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[21]
.sym 70585 rvsoc.cpu0.E_take_Br
.sym 70586 rvsoc.data_wdata[8]
.sym 70587 rvsoc.cpu0.E_funct3[0]
.sym 70588 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[20]
.sym 70589 rvsoc.cpu0.D_insn_typ[12]
.sym 70590 $abc$63045$new_ys__n2076_inv_
.sym 70593 $abc$63045$new_ys__n2556_inv_
.sym 70594 rvsoc.cpu0.D_insn_typ[12]
.sym 70595 rvsoc.cpu0.D_actv_pc[31]
.sym 70596 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 70598 $auto$alumacc.cc:474:replace_alu$3197.C[25]
.sym 70604 rvsoc.cpu0.D_insn_typ[12]
.sym 70606 rvsoc.cpu0.D_actv_pc[25]
.sym 70610 rvsoc.cpu0.D_actv_pc[26]
.sym 70611 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[17]
.sym 70613 rvsoc.cpu0.D_actv_pc[27]
.sym 70614 rvsoc.cpu0.D_actv_pc[30]
.sym 70616 rvsoc.cpu0.D_insn_typ[13]
.sym 70619 rvsoc.cpu0.D_actv_pc[31]
.sym 70620 rvsoc.cpu0.D_insn[31]
.sym 70624 rvsoc.cpu0.D_actv_pc[28]
.sym 70628 rvsoc.cpu0.D_insn[31]
.sym 70629 rvsoc.cpu0.D_actv_pc[29]
.sym 70632 rvsoc.cpu0.D_op1[17]
.sym 70635 $auto$alumacc.cc:474:replace_alu$3197.C[26]
.sym 70637 rvsoc.cpu0.D_actv_pc[25]
.sym 70638 rvsoc.cpu0.D_insn[31]
.sym 70639 $auto$alumacc.cc:474:replace_alu$3197.C[25]
.sym 70641 $auto$alumacc.cc:474:replace_alu$3197.C[27]
.sym 70643 rvsoc.cpu0.D_insn[31]
.sym 70644 rvsoc.cpu0.D_actv_pc[26]
.sym 70645 $auto$alumacc.cc:474:replace_alu$3197.C[26]
.sym 70647 $auto$alumacc.cc:474:replace_alu$3197.C[28]
.sym 70649 rvsoc.cpu0.D_actv_pc[27]
.sym 70650 rvsoc.cpu0.D_insn[31]
.sym 70651 $auto$alumacc.cc:474:replace_alu$3197.C[27]
.sym 70653 $auto$alumacc.cc:474:replace_alu$3197.C[29]
.sym 70655 rvsoc.cpu0.D_insn[31]
.sym 70656 rvsoc.cpu0.D_actv_pc[28]
.sym 70657 $auto$alumacc.cc:474:replace_alu$3197.C[28]
.sym 70659 $auto$alumacc.cc:474:replace_alu$3197.C[30]
.sym 70661 rvsoc.cpu0.D_actv_pc[29]
.sym 70662 rvsoc.cpu0.D_insn[31]
.sym 70663 $auto$alumacc.cc:474:replace_alu$3197.C[29]
.sym 70665 $auto$alumacc.cc:474:replace_alu$3197.C[31]
.sym 70667 rvsoc.cpu0.D_actv_pc[30]
.sym 70668 rvsoc.cpu0.D_insn[31]
.sym 70669 $auto$alumacc.cc:474:replace_alu$3197.C[30]
.sym 70673 rvsoc.cpu0.D_insn[31]
.sym 70674 rvsoc.cpu0.D_actv_pc[31]
.sym 70675 $auto$alumacc.cc:474:replace_alu$3197.C[31]
.sym 70678 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[17]
.sym 70679 rvsoc.cpu0.D_insn_typ[13]
.sym 70680 rvsoc.cpu0.D_insn_typ[12]
.sym 70681 rvsoc.cpu0.D_op1[17]
.sym 70685 $abc$63045$new_ys__n2076_inv_
.sym 70686 $abc$63045$new_ys__n2090_inv_
.sym 70687 $abc$63045$new_ys__n2104_inv_
.sym 70688 $abc$63045$new_n3951_
.sym 70689 $abc$63045$new_ys__n2097_inv_
.sym 70690 $abc$63045$new_n3963_
.sym 70691 rvsoc.cpu0.F_actv_pc[3]
.sym 70692 rvsoc.cpu0.F_actv_pc[0]
.sym 70696 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 70697 rvsoc.mem_vdata[2][19]
.sym 70699 rvsoc.cpu0.D_op1[16]
.sym 70700 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[28]
.sym 70702 rvsoc.cpu0.D_actv_pc[30]
.sym 70703 rvsoc.cpu0.D_next_pc[21]
.sym 70704 rvsoc.code_adrs[12]
.sym 70705 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 70706 rvsoc.cpu0.D_op1[15]
.sym 70707 rvsoc.data_wdata[22]
.sym 70708 rvsoc.cpu0.D_next_pc[3]
.sym 70709 rvsoc.data_wdata[6]
.sym 70710 rvsoc.cpu0.D_actv_pc[0]
.sym 70712 $abc$63045$new_n3585_
.sym 70713 rvsoc.cpu0.sysregs[1][14]
.sym 70714 rvsoc.cpu0.D_insn[30]
.sym 70715 rvsoc.cpu0.F_next_pc[13]
.sym 70717 rvsoc.eram.adrs[9]
.sym 70718 rvsoc.cpu0.D_actv_pc[7]
.sym 70719 $abc$63045$new_ys__n1983_
.sym 70720 rvsoc.cpu0.D_insn[30]
.sym 70726 rvsoc.cpu0.sysregs[1][26]
.sym 70727 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[26]
.sym 70730 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[29]
.sym 70731 $abc$63045$new_ys__n2067_
.sym 70732 $abc$63045$new_n3816_
.sym 70733 $abc$63045$new_n3923_
.sym 70734 rvsoc.cpu0.D_insn_typ[13]
.sym 70735 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[26]
.sym 70739 rvsoc.cpu0.D_op1[29]
.sym 70743 rvsoc.cpu0.sysregs[1][30]
.sym 70744 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[20]
.sym 70746 rvsoc.cpu0.sysregs[1][31]
.sym 70747 $abc$63045$new_ys__n2025_
.sym 70748 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[20]
.sym 70749 rvsoc.cpu0.D_insn_typ[12]
.sym 70750 $abc$63045$new_ys__n2069_inv_
.sym 70751 rvsoc.cpu0.D_op1[20]
.sym 70752 $abc$63045$new_ys__n2104_inv_
.sym 70753 rvsoc.cpu0.D_op1[26]
.sym 70754 $abc$63045$new_ys__n2097_inv_
.sym 70755 $abc$63045$new_n3947_
.sym 70757 rvsoc.cpu0.D_insn_typ[14]
.sym 70759 rvsoc.cpu0.D_insn_typ[14]
.sym 70760 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[26]
.sym 70761 $abc$63045$new_n3947_
.sym 70762 $abc$63045$new_ys__n2067_
.sym 70766 $abc$63045$new_n3816_
.sym 70767 $abc$63045$new_ys__n2104_inv_
.sym 70768 rvsoc.cpu0.sysregs[1][31]
.sym 70771 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[29]
.sym 70772 rvsoc.cpu0.D_insn_typ[12]
.sym 70773 rvsoc.cpu0.D_op1[29]
.sym 70774 rvsoc.cpu0.D_insn_typ[13]
.sym 70777 rvsoc.cpu0.sysregs[1][30]
.sym 70778 $abc$63045$new_n3816_
.sym 70779 $abc$63045$new_ys__n2097_inv_
.sym 70783 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[20]
.sym 70784 $abc$63045$new_ys__n2025_
.sym 70785 rvsoc.cpu0.D_insn_typ[14]
.sym 70786 $abc$63045$new_n3923_
.sym 70789 rvsoc.cpu0.D_insn_typ[13]
.sym 70790 rvsoc.cpu0.D_op1[26]
.sym 70791 rvsoc.cpu0.D_insn_typ[12]
.sym 70792 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[26]
.sym 70795 rvsoc.cpu0.sysregs[1][26]
.sym 70797 $abc$63045$new_n3816_
.sym 70798 $abc$63045$new_ys__n2069_inv_
.sym 70801 rvsoc.cpu0.D_insn_typ[13]
.sym 70802 rvsoc.cpu0.D_op1[20]
.sym 70803 rvsoc.cpu0.D_insn_typ[12]
.sym 70804 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[20]
.sym 70805 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 70806 rvsoc.clka
.sym 70808 $abc$63045$new_ys__n2055_inv_
.sym 70809 $abc$63045$new_ys__n2095_
.sym 70810 rvsoc.cpu0.E_Br_adrs[27]
.sym 70811 $abc$63045$new_ys__n2053_
.sym 70812 rvsoc.cpu0.E_Br_adrs[24]
.sym 70813 $abc$63045$new_ys__n12485_inv_
.sym 70814 $abc$63045$new_ys__n2088_
.sym 70815 $abc$63045$new_ys__n2074_
.sym 70816 rvsoc.cpu0.sysregs[1][26]
.sym 70818 rvsoc.cpu0.sysregs[1][31]
.sym 70819 rvsoc.cpu0.sysregs[1][26]
.sym 70820 $abc$63045$new_n3816_
.sym 70821 rvsoc.cpu0.D_op1[22]
.sym 70823 $abc$63045$new_ys__n1505_
.sym 70825 rvsoc.cpu0.D_op1[28]
.sym 70826 rvsoc.cpu0.E_next_pc[31]
.sym 70827 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[2]
.sym 70828 rvsoc.data_wdata[3]
.sym 70829 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[31]
.sym 70830 rvsoc.data_wdata[4]
.sym 70831 rvsoc.cpu0.D_op1[27]
.sym 70832 rvsoc.cpu0.sysregs[0][31]
.sym 70833 rvsoc.cpu0.sysregs[1][13]
.sym 70834 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 70835 rvsoc.eram.adrs[6]
.sym 70836 rvsoc.cpu0.sysregs[1][13]
.sym 70837 rvsoc.data_wdata[14]
.sym 70838 rvsoc.cpu0.D_actv_pc[6]
.sym 70839 rvsoc.cpu0.D_insn[21]
.sym 70841 rvsoc.cpu0.D_op2[12]
.sym 70842 rvsoc.cpu0.D_next_pc[5]
.sym 70843 rvsoc.cpu0.D_insn[21]
.sym 70849 rvsoc.cpu0.sysregs[3][31]
.sym 70850 rvsoc.cpu0.sysregs[1][25]
.sym 70851 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 70852 $abc$63045$new_ys__n1417_
.sym 70853 $abc$63045$new_n4926_
.sym 70855 rvsoc.cpu0.D_insn[21]
.sym 70856 rvsoc.cpu0.sysregs[3][20]
.sym 70857 $abc$63045$new_n4925_
.sym 70858 rvsoc.cpu0.sysregs[0][31]
.sym 70864 rvsoc.cpu0.F_actv_pc[0]
.sym 70865 rvsoc.cpu0.D_insn_typ[8]
.sym 70867 rvsoc.cpu0.D_sysidx[1]
.sym 70870 rvsoc.cpu0.sysregs[2][31]
.sym 70871 rvsoc.cpu0.D_insn_typ[10]
.sym 70872 rvsoc.cpu0.sysregs[1][26]
.sym 70873 rvsoc.cpu0.D_insn_typ[8]
.sym 70875 rvsoc.cpu0.D_sysidx[0]
.sym 70876 rvsoc.cpu0.sysregs[3][26]
.sym 70877 rvsoc.cpu0.sysregs[1][20]
.sym 70878 rvsoc.cpu0.sysregs[3][25]
.sym 70879 rvsoc.cpu0.sysregs[1][31]
.sym 70882 rvsoc.cpu0.sysregs[3][31]
.sym 70883 rvsoc.cpu0.sysregs[2][31]
.sym 70884 rvsoc.cpu0.D_sysidx[1]
.sym 70885 rvsoc.cpu0.D_sysidx[0]
.sym 70888 rvsoc.cpu0.sysregs[1][20]
.sym 70889 rvsoc.cpu0.D_insn[21]
.sym 70890 rvsoc.cpu0.sysregs[3][20]
.sym 70891 rvsoc.cpu0.D_insn_typ[8]
.sym 70894 rvsoc.cpu0.D_insn_typ[10]
.sym 70895 $abc$63045$new_n4925_
.sym 70896 $abc$63045$new_n4926_
.sym 70897 $abc$63045$new_ys__n1417_
.sym 70900 rvsoc.cpu0.D_insn_typ[8]
.sym 70901 rvsoc.cpu0.D_insn[21]
.sym 70902 rvsoc.cpu0.sysregs[1][25]
.sym 70903 rvsoc.cpu0.sysregs[3][25]
.sym 70906 rvsoc.cpu0.D_sysidx[1]
.sym 70907 rvsoc.cpu0.D_sysidx[0]
.sym 70908 rvsoc.cpu0.sysregs[0][31]
.sym 70909 rvsoc.cpu0.sysregs[1][31]
.sym 70912 rvsoc.cpu0.D_insn_typ[8]
.sym 70913 rvsoc.cpu0.D_insn[21]
.sym 70914 rvsoc.cpu0.sysregs[1][26]
.sym 70915 rvsoc.cpu0.sysregs[3][26]
.sym 70920 rvsoc.cpu0.F_actv_pc[0]
.sym 70924 rvsoc.cpu0.sysregs[1][31]
.sym 70925 rvsoc.cpu0.sysregs[3][31]
.sym 70926 rvsoc.cpu0.D_insn_typ[8]
.sym 70927 rvsoc.cpu0.D_insn[21]
.sym 70928 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 70929 rvsoc.clka
.sym 70931 rvsoc.cpu0.E_next_pc[5]
.sym 70932 $abc$63045$new_n6053_
.sym 70933 $abc$63045$new_ys__n1383_inv_
.sym 70934 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 70935 $abc$63045$new_ys__n12502_inv_
.sym 70936 rvsoc.cpu0.E_actv_pc[9]
.sym 70937 $abc$63045$new_n4700_
.sym 70938 $abc$63045$new_ys__n12491_inv_
.sym 70942 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 70943 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 70944 rvsoc.cpu0.D_op1[20]
.sym 70945 rvsoc.cpu0.D_actv_pc[30]
.sym 70946 $abc$63045$new_ys__n11122_inv_
.sym 70947 rvsoc.cpu0.D_insn_typ[8]
.sym 70948 $abc$63045$new_ys__n1417_
.sym 70949 rvsoc.cpu0.D_op1[24]
.sym 70950 rvsoc.cpu0.E_op1[27]
.sym 70951 $abc$63045$new_ys__n1767_
.sym 70952 rvsoc.cpu0.E_op1[5]
.sym 70953 rvsoc.cpu0.D_op1[19]
.sym 70954 rvsoc.cpu0.E_op1[4]
.sym 70955 rvsoc.cpu0.D_funct3[1]
.sym 70956 rvsoc.resetn
.sym 70957 rvsoc.cpu0.sysregs[1][24]
.sym 70958 rvsoc.cpu0.D_actv_pc[10]
.sym 70960 $abc$63045$new_n4700_
.sym 70961 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 70962 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 70963 rvsoc.cpu0.sysregs[3][6]
.sym 70964 rvsoc.cpu0.sysregs[3][24]
.sym 70965 rvsoc.cpu0.sysregs[3][17]
.sym 70966 rvsoc.cpu0.sysregs[1][27]
.sym 70972 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 70975 $abc$63045$new_ys__n12491_inv_
.sym 70976 $abc$63045$new_ys__n12475_inv_
.sym 70977 $abc$63045$new_n3517_
.sym 70978 $abc$63045$new_n3411_
.sym 70982 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 70983 $abc$63045$new_ys__n12478_inv_
.sym 70984 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 70985 $abc$63045$new_ys__n12485_inv_
.sym 70986 $abc$63045$new_n3411_
.sym 70987 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 70988 rvsoc.cpu0.sysregs[1][14]
.sym 70989 rvsoc.cpu0.D_insn_typ[8]
.sym 70992 $abc$63045$new_ys__n12502_inv_
.sym 70993 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 70995 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 70997 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 70999 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 71000 rvsoc.cpu0.sysregs[3][14]
.sym 71001 $abc$63045$new_n3525_
.sym 71003 rvsoc.cpu0.D_insn[21]
.sym 71005 $abc$63045$new_ys__n12502_inv_
.sym 71006 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 71007 $abc$63045$new_n3411_
.sym 71012 $abc$63045$new_n3525_
.sym 71013 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 71014 $abc$63045$new_n3411_
.sym 71017 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 71018 $abc$63045$new_n3517_
.sym 71019 $abc$63045$new_n3411_
.sym 71023 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 71024 $abc$63045$new_ys__n12475_inv_
.sym 71026 $abc$63045$new_n3411_
.sym 71029 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 71031 $abc$63045$new_ys__n12485_inv_
.sym 71032 $abc$63045$new_n3411_
.sym 71035 rvsoc.cpu0.sysregs[3][14]
.sym 71036 rvsoc.cpu0.sysregs[1][14]
.sym 71037 rvsoc.cpu0.D_insn_typ[8]
.sym 71038 rvsoc.cpu0.D_insn[21]
.sym 71041 $abc$63045$new_n3411_
.sym 71043 $abc$63045$new_ys__n12478_inv_
.sym 71044 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 71048 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 71049 $abc$63045$new_ys__n12491_inv_
.sym 71050 $abc$63045$new_n3411_
.sym 71051 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 71052 rvsoc.clka
.sym 71054 rvsoc.cpu0.sysregs[3][21]
.sym 71055 $abc$63045$new_n6063_
.sym 71056 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 71057 rvsoc.cpu0.sysregs[3][8]
.sym 71058 rvsoc.cpu0.sysregs[3][27]
.sym 71059 rvsoc.cpu0.sysregs[3][28]
.sym 71060 rvsoc.cpu0.sysregs[3][11]
.sym 71061 rvsoc.cpu0.sysregs[3][26]
.sym 71063 rvsoc.cpu0.E_actv_pc[9]
.sym 71066 rvsoc.data_wdata[23]
.sym 71067 rvsoc.cpu0.D_actv_pc[21]
.sym 71068 rvsoc.data_wdata[18]
.sym 71069 rvsoc.data_wdata[13]
.sym 71070 rvsoc.cpu0.sysregs[3][15]
.sym 71071 $abc$63045$new_ys__n12491_inv_
.sym 71072 rvsoc.cpu0.sysregs[3][13]
.sym 71073 $abc$63045$new_n4527_
.sym 71074 rvsoc.data_wdata[14]
.sym 71075 $abc$63045$new_ys__n1685_
.sym 71076 rvsoc.cpu0.D_actv_pc[9]
.sym 71077 $abc$63045$new_n4389_
.sym 71078 rvsoc.cpu0.E_op1[26]
.sym 71079 rvsoc.data_wdata[20]
.sym 71080 rvsoc.cpu0.E_funct3[0]
.sym 71081 rvsoc.cpu0.D_sysidx[0]
.sym 71082 rvsoc.data_wdata[8]
.sym 71083 rvsoc.cpu0.E_op1[24]
.sym 71084 rvsoc.cpu0.D_sysidx[1]
.sym 71085 rvsoc.cpu0.E_op1[20]
.sym 71087 rvsoc.cpu0.sysregs[3][21]
.sym 71088 rvsoc.cpu0.sysregs[2][27]
.sym 71089 rvsoc.cpu0.E_op1[30]
.sym 71095 rvsoc.cpu0.E_sysidx[1]
.sym 71096 $abc$63045$new_n3414_
.sym 71097 $abc$63045$new_n3413_
.sym 71098 rvsoc.cpu0.E_op1[14]
.sym 71099 rvsoc.data_wdata[4]
.sym 71101 $abc$63045$new_n3411_
.sym 71104 rvsoc.data_wdata[20]
.sym 71105 $abc$63045$new_n3413_
.sym 71107 rvsoc.resetn
.sym 71108 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 71109 rvsoc.cpu0.E_op1[20]
.sym 71112 $abc$63045$new_ys__n10035_
.sym 71114 rvsoc.cpu0.E_op1[11]
.sym 71115 rvsoc.data_wdata[11]
.sym 71117 rvsoc.cpu0.E_op1[7]
.sym 71119 rvsoc.data_wdata[7]
.sym 71120 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 71121 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 71122 rvsoc.cpu0.E_op1[4]
.sym 71124 rvsoc.cpu0.E_sysidx[0]
.sym 71126 rvsoc.data_wdata[14]
.sym 71128 $abc$63045$new_n3413_
.sym 71129 $abc$63045$new_n3414_
.sym 71130 rvsoc.data_wdata[14]
.sym 71131 rvsoc.cpu0.E_op1[14]
.sym 71134 rvsoc.resetn
.sym 71135 $abc$63045$new_n3411_
.sym 71136 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 71140 rvsoc.cpu0.E_op1[7]
.sym 71141 $abc$63045$new_n3414_
.sym 71142 $abc$63045$new_n3413_
.sym 71143 rvsoc.data_wdata[7]
.sym 71147 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 71152 rvsoc.cpu0.E_op1[4]
.sym 71153 $abc$63045$new_n3414_
.sym 71154 rvsoc.data_wdata[4]
.sym 71155 $abc$63045$new_n3413_
.sym 71158 rvsoc.cpu0.E_op1[11]
.sym 71159 rvsoc.data_wdata[11]
.sym 71160 $abc$63045$new_n3414_
.sym 71161 $abc$63045$new_n3413_
.sym 71164 rvsoc.cpu0.E_sysidx[0]
.sym 71166 rvsoc.cpu0.E_sysidx[1]
.sym 71167 $abc$63045$new_ys__n10035_
.sym 71170 $abc$63045$new_n3414_
.sym 71171 $abc$63045$new_n3413_
.sym 71172 rvsoc.cpu0.E_op1[20]
.sym 71173 rvsoc.data_wdata[20]
.sym 71175 rvsoc.clka
.sym 71176 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 71177 rvsoc.cpu0.sysregs[3][2]
.sym 71178 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 71179 rvsoc.cpu0.sysregs[3][29]
.sym 71180 rvsoc.cpu0.sysregs[3][10]
.sym 71181 rvsoc.cpu0.sysregs[3][24]
.sym 71182 rvsoc.cpu0.sysregs[3][12]
.sym 71183 rvsoc.cpu0.sysregs[3][0]
.sym 71184 rvsoc.cpu0.sysregs[3][30]
.sym 71189 rvsoc.cpu0.D_funct3[1]
.sym 71190 rvsoc.cpu0.sysregs[3][11]
.sym 71191 $abc$63045$new_ys__n1553_
.sym 71192 rvsoc.cpu0.sysregs[3][8]
.sym 71194 rvsoc.cpu0.sysregs[3][26]
.sym 71196 rvsoc.cpu0.D_op2[4]
.sym 71197 $abc$63045$new_ys__n1625_
.sym 71199 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 71200 $abc$63045$new_ys__n12479_inv_
.sym 71201 $abc$63045$new_n3561_
.sym 71202 rvsoc.cpu0.sysregs[1][13]
.sym 71203 rvsoc.cpu0.E_op1[22]
.sym 71205 $abc$63045$new_ys__n6146_
.sym 71206 rvsoc.data_wdata[0]
.sym 71207 rvsoc.cpu0.sysregs[0][21]
.sym 71208 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 71209 rvsoc.cpu0.sysregs[1][14]
.sym 71210 rvsoc.cpu0.D_actv_pc[0]
.sym 71211 rvsoc.data_wdata[2]
.sym 71212 rvsoc.data_wdata[10]
.sym 71218 $abc$63045$new_ys__n12487_inv_
.sym 71219 rvsoc.cpu0.E_funct3[1]
.sym 71220 $abc$63045$new_ys__n12477_inv_
.sym 71223 $abc$63045$new_n2948_
.sym 71224 $abc$63045$new_n3411_
.sym 71225 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 71226 $abc$63045$new_ys__n12488_inv_
.sym 71227 $abc$63045$new_n3561_
.sym 71231 rvsoc.data_wdata[26]
.sym 71232 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 71235 $abc$63045$new_n3414_
.sym 71236 $abc$63045$new_ys__n12494_inv_
.sym 71237 $abc$63045$auto$rtlil.cc:1712:And$3923[23]
.sym 71238 rvsoc.cpu0.E_op1[26]
.sym 71240 rvsoc.cpu0.E_funct3[0]
.sym 71243 $abc$63045$auto$rtlil.cc:1712:And$3923[17]
.sym 71244 $abc$63045$new_n3413_
.sym 71245 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 71248 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 71251 $abc$63045$new_n3411_
.sym 71252 $abc$63045$auto$rtlil.cc:1712:And$3923[23]
.sym 71253 $abc$63045$new_ys__n12494_inv_
.sym 71257 $abc$63045$new_n2948_
.sym 71259 rvsoc.cpu0.E_funct3[1]
.sym 71260 rvsoc.cpu0.E_funct3[0]
.sym 71263 rvsoc.cpu0.E_funct3[0]
.sym 71264 rvsoc.cpu0.E_funct3[1]
.sym 71266 $abc$63045$new_n2948_
.sym 71269 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 71270 $abc$63045$new_n3561_
.sym 71272 $abc$63045$new_n3411_
.sym 71275 $abc$63045$new_ys__n12477_inv_
.sym 71277 $abc$63045$new_n3411_
.sym 71278 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 71282 $abc$63045$new_n3411_
.sym 71283 $abc$63045$new_ys__n12488_inv_
.sym 71284 $abc$63045$auto$rtlil.cc:1712:And$3923[17]
.sym 71287 rvsoc.data_wdata[26]
.sym 71288 $abc$63045$new_n3413_
.sym 71289 rvsoc.cpu0.E_op1[26]
.sym 71290 $abc$63045$new_n3414_
.sym 71293 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 71294 $abc$63045$new_ys__n12487_inv_
.sym 71296 $abc$63045$new_n3411_
.sym 71297 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 71298 rvsoc.clka
.sym 71300 $abc$63045$new_ys__n6146_
.sym 71301 $abc$63045$new_ys__n6164_
.sym 71302 $abc$63045$new_n6050_
.sym 71303 $abc$63045$new_ys__n1517_
.sym 71304 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 71305 $abc$63045$new_ys__n6154_inv_
.sym 71306 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 71307 rvsoc.cpu0.E_op1[22]
.sym 71308 $abc$63045$new_ys__n5481_inv_
.sym 71313 rvsoc.cpu0.sysregs[3][0]
.sym 71314 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 71315 rvsoc.cpu0.sysregs[3][10]
.sym 71316 $abc$63045$new_ys__n1880_inv_
.sym 71319 rvsoc.data_wdata[26]
.sym 71320 rvsoc.cpu0.D_op2[0]
.sym 71321 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 71322 $abc$63045$new_ys__n12488_inv_
.sym 71324 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 71326 rvsoc.cpu0.D_actv_pc[6]
.sym 71328 rvsoc.cpu0.sysregs[0][31]
.sym 71329 rvsoc.cpu0.sysregs[3][6]
.sym 71330 rvsoc.cpu0.sysregs[3][12]
.sym 71331 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 71332 rvsoc.cpu0.sysregs[1][13]
.sym 71333 rvsoc.cpu0.sysregs[1][6]
.sym 71334 rvsoc.cpu0.sysregs[2][26]
.sym 71335 rvsoc.cpu0.E_op1[28]
.sym 71341 rvsoc.cpu0.E_op1[2]
.sym 71342 $abc$63045$new_n3414_
.sym 71343 $abc$63045$new_n3413_
.sym 71344 rvsoc.data_wdata[30]
.sym 71346 rvsoc.cpu0.E_op1[0]
.sym 71347 rvsoc.cpu0.E_op1[12]
.sym 71348 rvsoc.cpu0.E_op1[10]
.sym 71350 $abc$63045$new_n3414_
.sym 71351 $abc$63045$new_n3413_
.sym 71354 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 71355 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 71356 $abc$63045$new_n3450_
.sym 71359 rvsoc.cpu0.E_op1[30]
.sym 71362 $abc$63045$new_n2948_
.sym 71366 rvsoc.data_wdata[0]
.sym 71368 $abc$63045$new_n3451_
.sym 71369 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 71370 rvsoc.data_wdata[12]
.sym 71371 rvsoc.data_wdata[2]
.sym 71372 rvsoc.data_wdata[10]
.sym 71375 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 71380 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 71386 rvsoc.data_wdata[12]
.sym 71387 $abc$63045$new_n3414_
.sym 71388 rvsoc.cpu0.E_op1[12]
.sym 71389 $abc$63045$new_n3413_
.sym 71392 rvsoc.data_wdata[2]
.sym 71393 rvsoc.cpu0.E_op1[2]
.sym 71394 $abc$63045$new_n3414_
.sym 71395 $abc$63045$new_n3413_
.sym 71398 $abc$63045$new_n3413_
.sym 71399 $abc$63045$new_n3414_
.sym 71400 rvsoc.cpu0.E_op1[30]
.sym 71401 rvsoc.data_wdata[30]
.sym 71404 $abc$63045$new_n2948_
.sym 71405 $abc$63045$new_n3450_
.sym 71407 $abc$63045$new_n3451_
.sym 71410 rvsoc.data_wdata[10]
.sym 71411 $abc$63045$new_n3413_
.sym 71412 $abc$63045$new_n3414_
.sym 71413 rvsoc.cpu0.E_op1[10]
.sym 71416 rvsoc.cpu0.E_op1[0]
.sym 71417 rvsoc.data_wdata[0]
.sym 71418 $abc$63045$new_n3414_
.sym 71419 $abc$63045$new_n3413_
.sym 71421 rvsoc.clka
.sym 71422 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 71423 rvsoc.cpu0.sysregs[1][30]
.sym 71424 rvsoc.cpu0.sysregs[1][0]
.sym 71425 rvsoc.cpu0.sysregs[1][12]
.sym 71426 $abc$63045$new_ys__n6153_inv_
.sym 71427 rvsoc.cpu0.sysregs[1][24]
.sym 71428 rvsoc.cpu0.sysregs[1][10]
.sym 71429 rvsoc.cpu0.sysregs[1][2]
.sym 71430 rvsoc.cpu0.sysregs[1][29]
.sym 71435 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 71436 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 71437 rvsoc.cpu0.D_sysidx[0]
.sym 71438 $abc$63045$new_ys__n1517_
.sym 71439 rvsoc.cpu0.sysregs[2][26]
.sym 71440 rvsoc.data_wdata[27]
.sym 71441 $abc$63045$new_ys__n1715_
.sym 71442 rvsoc.cpu0.E_op1[0]
.sym 71443 rvsoc.cpu0.D_sysidx[0]
.sym 71444 rvsoc.data_wdata[29]
.sym 71445 $abc$63045$new_ys__n1448_
.sym 71446 rvsoc.cpu0.sysregs[2][10]
.sym 71447 $abc$63045$new_n6050_
.sym 71448 rvsoc.cpu0.sysregs[1][24]
.sym 71450 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 71451 $abc$63045$new_ys__n1873_inv_
.sym 71452 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 71453 rvsoc.cpu0.sysregs[1][27]
.sym 71454 rvsoc.cpu0.sysregs[0][30]
.sym 71455 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 71456 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 71457 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 71458 $abc$63045$new_ys__n10035_
.sym 71466 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 71474 $abc$63045$new_ys__n5455_inv_
.sym 71477 $abc$63045$new_ys__n1873_inv_
.sym 71480 rvsoc.cpu0.D_actv_pc[0]
.sym 71481 $abc$63045$auto$rtlil.cc:1712:And$3923[17]
.sym 71483 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 71484 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 71486 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 71487 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 71490 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 71491 $abc$63045$auto$rtlil.cc:1712:And$3923[23]
.sym 71492 $abc$63045$new_ys__n1880_inv_
.sym 71493 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 71498 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 71505 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 71509 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 71515 $abc$63045$auto$rtlil.cc:1712:And$3923[17]
.sym 71524 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 71530 $abc$63045$auto$rtlil.cc:1712:And$3923[23]
.sym 71533 $abc$63045$new_ys__n1873_inv_
.sym 71534 $abc$63045$new_ys__n1880_inv_
.sym 71535 rvsoc.cpu0.D_actv_pc[0]
.sym 71536 $abc$63045$new_ys__n5455_inv_
.sym 71542 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 71543 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 71544 rvsoc.clka
.sym 71545 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 71546 $abc$63045$new_n5961_
.sym 71547 $abc$63045$new_ys__n1427_
.sym 71548 $abc$63045$new_ys__n6172_inv_
.sym 71549 rvsoc.cpu0.sysregs[1][11]
.sym 71550 $abc$63045$new_ys__n6171_inv_
.sym 71551 $abc$63045$new_ys__n6118_inv_
.sym 71552 rvsoc.cpu0.sysregs[1][8]
.sym 71553 rvsoc.cpu0.sysregs[1][28]
.sym 71558 rvsoc.data_wdata[6]
.sym 71559 rvsoc.cpu0.sysregs[1][2]
.sym 71560 rvsoc.cpu0.D_actv_pc[2]
.sym 71561 rvsoc.cpu0.D_funct3[0]
.sym 71562 $abc$63045$new_ys__n5471_inv_
.sym 71563 rvsoc.cpu0.sysregs[1][29]
.sym 71564 $abc$63045$new_ys__n1728_
.sym 71566 $abc$63045$new_ys__n5457_inv_
.sym 71567 rvsoc.cpu0.E_sysidx[0]
.sym 71568 rvsoc.cpu0.sysregs[0][10]
.sym 71569 rvsoc.cpu0.sysregs[1][12]
.sym 71570 rvsoc.cpu0.sysregs[2][12]
.sym 71572 rvsoc.cpu0.D_sysidx[1]
.sym 71573 rvsoc.cpu0.D_sysidx[0]
.sym 71575 rvsoc.cpu0.sysregs[1][8]
.sym 71576 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 71587 rvsoc.cpu0.E_sysidx[1]
.sym 71591 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 71594 rvsoc.resetn
.sym 71595 rvsoc.cpu0.sysregs[2][30]
.sym 71597 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 71602 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 71605 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 71606 rvsoc.cpu0.sysregs[2][26]
.sym 71607 rvsoc.cpu0.sysregs[0][30]
.sym 71611 rvsoc.cpu0.sysregs[0][26]
.sym 71613 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 71615 rvsoc.cpu0.E_sysidx[0]
.sym 71616 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 71617 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 71618 $abc$63045$new_ys__n10035_
.sym 71621 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 71626 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 71632 rvsoc.cpu0.E_sysidx[1]
.sym 71633 rvsoc.cpu0.E_sysidx[0]
.sym 71634 $abc$63045$new_ys__n10035_
.sym 71640 rvsoc.cpu0.sysregs[2][30]
.sym 71641 rvsoc.cpu0.sysregs[0][30]
.sym 71646 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 71653 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 71657 rvsoc.cpu0.sysregs[0][26]
.sym 71659 rvsoc.cpu0.sysregs[2][26]
.sym 71662 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 71664 rvsoc.resetn
.sym 71666 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 71667 rvsoc.clka
.sym 71668 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 71683 $abc$63045$new_ys__n1873_inv_
.sym 71684 rvsoc.cpu0.sysregs[1][11]
.sym 71688 $abc$63045$new_ys__n1640_
.sym 71689 $abc$63045$new_ys__n1520_
.sym 71690 rvsoc.cpu0.D_insn_typ[10]
.sym 71691 rvsoc.cpu0.sysregs[0][0]
.sym 71692 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 71696 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 71698 rvsoc.cpu0.sysregs[1][13]
.sym 71713 rvsoc.cpu0.sysregs[0][25]
.sym 71714 rvsoc.cpu0.sysregs[1][26]
.sym 71718 rvsoc.cpu0.sysregs[0][26]
.sym 71721 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 71722 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 71729 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 71730 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 71732 rvsoc.cpu0.sysregs[1][25]
.sym 71733 rvsoc.cpu0.D_sysidx[0]
.sym 71734 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 71739 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 71755 rvsoc.cpu0.sysregs[1][26]
.sym 71756 rvsoc.cpu0.sysregs[0][26]
.sym 71758 rvsoc.cpu0.D_sysidx[0]
.sym 71763 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 71767 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 71773 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 71782 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 71785 rvsoc.cpu0.sysregs[0][25]
.sym 71786 rvsoc.cpu0.sysregs[1][25]
.sym 71787 rvsoc.cpu0.D_sysidx[0]
.sym 71789 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 71790 rvsoc.clka
.sym 71791 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 71802 $abc$63045$new_ys__n6131_
.sym 71804 $PACKER_GND_NET
.sym 71812 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 71867 rvsoc.gpio0.data[4]
.sym 71869 rvsoc.gpio0.dir[4]
.sym 71870 rvsoc.gpio0.data[5]
.sym 71872 rvsoc.gpio0.dir[5]
.sym 71881 rvsoc.gpio0.dir[4]
.sym 71882 rvsoc.gpio0.data[4]
.sym 71888 rvsoc.gpio0.data[5]
.sym 71889 rvsoc.gpio0.dir[5]
.sym 71896 rvsoc.mem_vdata[2][15]
.sym 71908 rvsoc.data_adrs[15]
.sym 71910 rvsoc.data_wdata[3]
.sym 71914 $abc$63045$new_n4096_
.sym 71926 rvsoc.mem_vdata[0][17]
.sym 71937 rvsoc.mem_vdata[0][4]
.sym 71938 $abc$63045$new_ys__n5971_
.sym 71939 rvsoc.data_adrs[29]
.sym 71940 rvsoc.mem_vdata[3][4]
.sym 71941 rvsoc.mem_vdata[0][6]
.sym 71942 rvsoc.spi0.rxbfr[6]
.sym 71943 rvsoc.spi0.rxbfr[4]
.sym 71944 rvsoc.code_adrs[28]
.sym 71946 rvsoc.mem_vdata[0][2]
.sym 71947 rvsoc.mem_vdata[2][4]
.sym 71949 rvsoc.code_adrs[29]
.sym 71950 rvsoc.data_adrs[15]
.sym 71952 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51473
.sym 71953 rvsoc.spi0.rxbfr[5]
.sym 71954 rvsoc.data_adrs[28]
.sym 71956 rvsoc.mem_vdata[1][2]
.sym 71963 rvsoc.mem_vdata[2][6]
.sym 71964 rvsoc.code_adrs[15]
.sym 71968 rvsoc.spi0.rxbfr[5]
.sym 71973 rvsoc.code_adrs[28]
.sym 71974 rvsoc.code_adrs[29]
.sym 71975 rvsoc.mem_vdata[0][4]
.sym 71976 rvsoc.mem_vdata[3][4]
.sym 71982 rvsoc.spi0.rxbfr[6]
.sym 71988 rvsoc.spi0.rxbfr[4]
.sym 71991 rvsoc.mem_vdata[2][6]
.sym 71992 rvsoc.mem_vdata[0][6]
.sym 71993 rvsoc.data_adrs[28]
.sym 71994 rvsoc.data_adrs[29]
.sym 71997 rvsoc.mem_vdata[0][2]
.sym 71998 rvsoc.mem_vdata[1][2]
.sym 71999 rvsoc.data_adrs[29]
.sym 72000 rvsoc.data_adrs[28]
.sym 72003 $abc$63045$new_ys__n5971_
.sym 72005 rvsoc.data_adrs[15]
.sym 72006 rvsoc.code_adrs[15]
.sym 72009 rvsoc.mem_vdata[0][4]
.sym 72010 rvsoc.data_adrs[28]
.sym 72011 rvsoc.data_adrs[29]
.sym 72012 rvsoc.mem_vdata[2][4]
.sym 72013 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51473
.sym 72014 rvsoc.clkn
.sym 72016 p13
.sym 72018 p20
.sym 72024 rvsoc.mem_vdata[2][14]
.sym 72031 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 72033 rvsoc.code_adrs[10]
.sym 72034 p21
.sym 72036 rvsoc.code_adrs[8]
.sym 72037 rvsoc.eram.adrs[1]
.sym 72038 rvsoc.mem_vdata[0][2]
.sym 72039 rvsoc.gpio0.dir[5]
.sym 72040 rvsoc.mem_vdata[1][5]
.sym 72041 rvsoc.cram.adrs[12]
.sym 72043 rvsoc.spi0.rxbfr[4]
.sym 72045 rvsoc.gpio0.dir[6]
.sym 72047 rvsoc.mem_vdata[2][3]
.sym 72048 rvsoc.gpio0.data[4]
.sym 72049 rvsoc.cram.adrs[13]
.sym 72051 rvsoc.gpio0.data[7]
.sym 72056 rvsoc.eram.adrs[9]
.sym 72058 $PACKER_GND_NET
.sym 72060 rvsoc.spi0.rxbfr[5]
.sym 72061 p13
.sym 72062 rvsoc.gpio0.dir[6]
.sym 72064 rvsoc.mem_vdata[2][13]
.sym 72065 $abc$63045$new_ys__n2231_inv_
.sym 72066 rvsoc.data_adrs[29]
.sym 72068 rvsoc.eram.adrs[8]
.sym 72070 rvsoc.eram.adrs[4]
.sym 72071 rvsoc.eram.adrs[8]
.sym 72073 rvsoc.mem_vdata[2][7]
.sym 72074 rvsoc.eram.adrs[3]
.sym 72075 rvsoc.data_wdata[7]
.sym 72076 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 72077 rvsoc.bootram.adrs[0]
.sym 72078 p20
.sym 72079 rvsoc.mem_vdata[2][15]
.sym 72080 $abc$63045$new_ys__n2231_inv_
.sym 72083 rvsoc.data_wdata[5]
.sym 72084 rvsoc.mem_vdata[2][6]
.sym 72086 rvsoc.bootram.adrs[5]
.sym 72087 rvsoc.mem_vdata[2][4]
.sym 72090 rvsoc.gpio0.dir[7]
.sym 72097 $abc$63045$new_n4098_
.sym 72098 rvsoc.mem_vdata[1][31]
.sym 72099 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 72101 $abc$63045$new_ys__n2231_inv_
.sym 72102 p12
.sym 72103 rvsoc.mem_vdata[0][7]
.sym 72104 rvsoc.gpio0.dir[4]
.sym 72106 rvsoc.gpio0.data[4]
.sym 72108 rvsoc.mem_vdata[0][31]
.sym 72109 $abc$63045$new_n4097_
.sym 72110 $abc$63045$new_n5145_
.sym 72111 rvsoc.mem_vdata[1][13]
.sym 72112 $abc$63045$new_n5144_
.sym 72113 $PACKER_GND_NET
.sym 72114 $abc$63045$new_n4099_
.sym 72116 rvsoc.code_adrs[29]
.sym 72117 rvsoc.gpio0.dir[6]
.sym 72118 p13
.sym 72119 rvsoc.mem_vdata[2][13]
.sym 72120 rvsoc.gpio0.data[6]
.sym 72121 $abc$63045$new_n3120_
.sym 72122 $abc$63045$new_ys__n2231_inv_
.sym 72124 rvsoc.code_adrs[30]
.sym 72126 rvsoc.code_adrs[28]
.sym 72127 rvsoc.mem_vdata[2][7]
.sym 72128 rvsoc.code_adrs[28]
.sym 72130 rvsoc.mem_vdata[0][7]
.sym 72131 rvsoc.code_adrs[29]
.sym 72132 rvsoc.code_adrs[28]
.sym 72133 rvsoc.mem_vdata[2][7]
.sym 72136 $abc$63045$new_n4099_
.sym 72137 $abc$63045$new_n4098_
.sym 72138 $abc$63045$new_n4097_
.sym 72139 rvsoc.code_adrs[30]
.sym 72142 rvsoc.gpio0.dir[6]
.sym 72143 p13
.sym 72144 $abc$63045$new_ys__n2231_inv_
.sym 72145 rvsoc.gpio0.data[6]
.sym 72151 $PACKER_GND_NET
.sym 72154 rvsoc.code_adrs[28]
.sym 72155 rvsoc.mem_vdata[1][31]
.sym 72156 rvsoc.mem_vdata[0][31]
.sym 72157 rvsoc.code_adrs[29]
.sym 72161 $abc$63045$new_n5144_
.sym 72162 $abc$63045$new_n3120_
.sym 72163 $abc$63045$new_n5145_
.sym 72166 $abc$63045$new_ys__n2231_inv_
.sym 72167 rvsoc.gpio0.dir[4]
.sym 72168 rvsoc.gpio0.data[4]
.sym 72169 p12
.sym 72172 rvsoc.code_adrs[29]
.sym 72173 rvsoc.mem_vdata[2][13]
.sym 72174 rvsoc.mem_vdata[1][13]
.sym 72175 rvsoc.code_adrs[28]
.sym 72176 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 72177 rvsoc.clkn
.sym 72180 rvsoc.mem_vdata[15][7]
.sym 72182 rvsoc.mem_vdata[15][6]
.sym 72184 rvsoc.mem_vdata[15][5]
.sym 72186 rvsoc.mem_vdata[15][4]
.sym 72190 rvsoc.eram.adrs[3]
.sym 72193 rvsoc.data_adrs[4]
.sym 72194 rvsoc.mem_vdata[0][27]
.sym 72195 rvsoc.spi0.status[2]
.sym 72196 $abc$63045$new_n4092_
.sym 72197 rvsoc.mem_vdata[0][10]
.sym 72199 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 72200 rvsoc.mem_vdata[0][15]
.sym 72201 rvsoc.gpio0.data[5]
.sym 72203 rvsoc.eram.adrs[9]
.sym 72204 rvsoc.uart0.div[3]
.sym 72205 rvsoc.mem_vdata[1][2]
.sym 72206 rvsoc.code_adrs[5]
.sym 72207 rvsoc.mem_vdata[2][4]
.sym 72208 $abc$63045$new_n3055_
.sym 72209 rvsoc.mem_vdata[15][3]
.sym 72210 rvsoc.eram.adrs[9]
.sym 72211 $abc$63045$new_ys__n527_
.sym 72212 rvsoc.data_wdata[12]
.sym 72213 rvsoc.mem_vdata[2][3]
.sym 72214 rvsoc.mem_vdata[2][1]
.sym 72220 $abc$63045$new_n4113_
.sym 72222 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 72223 rvsoc.mem_vdata[1][2]
.sym 72224 rvsoc.mem_vdata[5][7]
.sym 72226 rvsoc.spi0.status[29]
.sym 72228 rvsoc.mem_vdata[5][2]
.sym 72230 $abc$63045$new_n4114_
.sym 72231 rvsoc.mem_vdata[4][2]
.sym 72232 rvsoc.spi0.rxbfr[7]
.sym 72233 $abc$63045$new_n4112_
.sym 72234 rvsoc.spi0.status[7]
.sym 72237 $abc$63045$new_ys__n527_
.sym 72238 rvsoc.data_adrs[28]
.sym 72240 rvsoc.mem_vdata[2][2]
.sym 72241 rvsoc.mem_vdata[4][7]
.sym 72242 rvsoc.code_adrs[29]
.sym 72243 rvsoc.mem_vdata[3][2]
.sym 72244 rvsoc.code_adrs[30]
.sym 72245 rvsoc.data_adrs[3]
.sym 72246 rvsoc.code_adrs[28]
.sym 72247 rvsoc.data_adrs[2]
.sym 72248 rvsoc.mem_vdata[0][2]
.sym 72250 rvsoc.data_adrs[29]
.sym 72251 rvsoc.mem_vdata[3][2]
.sym 72253 rvsoc.mem_vdata[2][2]
.sym 72254 rvsoc.mem_vdata[1][2]
.sym 72255 rvsoc.code_adrs[29]
.sym 72256 rvsoc.code_adrs[28]
.sym 72259 $abc$63045$new_ys__n527_
.sym 72262 rvsoc.spi0.status[29]
.sym 72265 rvsoc.mem_vdata[3][2]
.sym 72266 rvsoc.mem_vdata[0][2]
.sym 72267 rvsoc.code_adrs[29]
.sym 72268 rvsoc.code_adrs[28]
.sym 72271 $abc$63045$new_n4114_
.sym 72272 $abc$63045$new_n4113_
.sym 72273 rvsoc.code_adrs[30]
.sym 72274 $abc$63045$new_n4112_
.sym 72277 rvsoc.code_adrs[29]
.sym 72278 rvsoc.code_adrs[28]
.sym 72279 rvsoc.mem_vdata[5][7]
.sym 72280 rvsoc.mem_vdata[4][7]
.sym 72283 rvsoc.mem_vdata[5][2]
.sym 72284 rvsoc.code_adrs[29]
.sym 72285 rvsoc.code_adrs[28]
.sym 72286 rvsoc.mem_vdata[4][2]
.sym 72289 rvsoc.data_adrs[3]
.sym 72290 rvsoc.spi0.rxbfr[7]
.sym 72291 rvsoc.data_adrs[2]
.sym 72292 rvsoc.spi0.status[7]
.sym 72295 rvsoc.mem_vdata[3][2]
.sym 72296 rvsoc.data_adrs[28]
.sym 72297 rvsoc.data_adrs[29]
.sym 72298 rvsoc.mem_vdata[2][2]
.sym 72299 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 72300 rvsoc.clkn
.sym 72303 rvsoc.mem_vdata[15][3]
.sym 72305 rvsoc.mem_vdata[15][2]
.sym 72307 rvsoc.mem_vdata[15][1]
.sym 72309 rvsoc.mem_vdata[15][0]
.sym 72312 rvsoc.cpu0.F_insn[7]
.sym 72314 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 72315 rvsoc.mem_vdata[0][20]
.sym 72316 rvsoc.data_adrs[28]
.sym 72317 rvsoc.mem_vdata[4][2]
.sym 72318 $abc$63045$new_n4929_
.sym 72319 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 72320 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 72322 rvsoc.mem_vdata[0][19]
.sym 72323 rvsoc.mem_vdata[15][7]
.sym 72324 rvsoc.mem_vdata[5][2]
.sym 72325 $abc$63045$new_n3120_
.sym 72326 rvsoc.mem_vdata[2][2]
.sym 72327 rvsoc.mem_vdata[2][28]
.sym 72328 rvsoc.uart0.div[27]
.sym 72329 rvsoc.mem_vdata[15][19]
.sym 72330 rvsoc.code_adrs[30]
.sym 72331 rvsoc.data_wdata[21]
.sym 72332 rvsoc.data_wdata[4]
.sym 72333 $PACKER_GND_NET
.sym 72334 rvsoc.bootram.adrs[8]
.sym 72335 rvsoc.bootram.adrs[7]
.sym 72336 rvsoc.bootram.adrs[3]
.sym 72337 rvsoc.mem_vdata[2][0]
.sym 72343 rvsoc.mem_vdata[0][16]
.sym 72344 $abc$63045$new_ys__n11772_
.sym 72345 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 72346 $abc$63045$new_n4111_
.sym 72348 rvsoc.code_adrs[28]
.sym 72351 rvsoc.data_wdata[0]
.sym 72354 rvsoc.code_adrs[29]
.sym 72356 rvsoc.mem_vdata[2][15]
.sym 72360 rvsoc.data_wdata[27]
.sym 72363 $abc$63045$new_ys__n4261_
.sym 72364 rvsoc.data_wdata[3]
.sym 72365 rvsoc.mem_vdata[4][2]
.sym 72366 rvsoc.mem_vdata[0][15]
.sym 72367 rvsoc.code_adrs[31]
.sym 72368 rvsoc.data_adrs[28]
.sym 72369 rvsoc.data_adrs[29]
.sym 72370 rvsoc.mem_vdata[15][2]
.sym 72371 $abc$63045$new_ys__n11298_
.sym 72372 rvsoc.data_wdata[12]
.sym 72373 rvsoc.mem_vdata[2][16]
.sym 72376 rvsoc.mem_vdata[15][2]
.sym 72377 $abc$63045$new_n4111_
.sym 72378 $abc$63045$new_ys__n4261_
.sym 72379 rvsoc.code_adrs[31]
.sym 72385 rvsoc.data_wdata[12]
.sym 72388 rvsoc.mem_vdata[0][16]
.sym 72389 rvsoc.mem_vdata[2][16]
.sym 72390 rvsoc.data_adrs[28]
.sym 72391 rvsoc.data_adrs[29]
.sym 72394 $abc$63045$new_ys__n11298_
.sym 72395 rvsoc.mem_vdata[15][2]
.sym 72396 $abc$63045$new_ys__n11772_
.sym 72397 rvsoc.mem_vdata[4][2]
.sym 72400 rvsoc.code_adrs[29]
.sym 72401 rvsoc.code_adrs[28]
.sym 72402 rvsoc.mem_vdata[2][15]
.sym 72403 rvsoc.mem_vdata[0][15]
.sym 72406 rvsoc.data_wdata[27]
.sym 72413 rvsoc.data_wdata[3]
.sym 72420 rvsoc.data_wdata[0]
.sym 72422 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 72423 rvsoc.clkn
.sym 72424 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 72426 rvsoc.mem_vdata[15][23]
.sym 72428 rvsoc.mem_vdata[15][22]
.sym 72430 rvsoc.mem_vdata[15][21]
.sym 72432 rvsoc.mem_vdata[15][20]
.sym 72433 rvsoc.data_wdata[0]
.sym 72435 rvsoc.uart0.rx_divcnt[24]
.sym 72436 rvsoc.data_wdata[0]
.sym 72437 rvsoc.resetn
.sym 72438 rvsoc.mem_vdata[0][28]
.sym 72439 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 72440 rvsoc.mem_rcode[5]
.sym 72441 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 72442 $abc$63045$new_ys__n7766_
.sym 72443 $abc$63045$new_n4928_
.sym 72444 rvsoc.data_wdata[1]
.sym 72445 $abc$63045$new_n3206_
.sym 72446 rvsoc.mem_vdata[0][29]
.sym 72447 $PACKER_VCC_NET
.sym 72448 $abc$63045$new_n3200_
.sym 72451 rvsoc.bootram.adrs[6]
.sym 72452 rvsoc.mem_vdata[15][31]
.sym 72453 rvsoc.eram.adrs[4]
.sym 72454 rvsoc.data_wdata[17]
.sym 72455 rvsoc.data_adrs[29]
.sym 72456 rvsoc.eram.adrs[8]
.sym 72457 rvsoc.data_wdata[18]
.sym 72458 rvsoc.mem_vdata[2][7]
.sym 72459 rvsoc.mem_vdata[2][31]
.sym 72466 $abc$63045$new_n3056_
.sym 72467 rvsoc.mem_vdata[5][31]
.sym 72468 $abc$63045$new_n3053_
.sym 72469 rvsoc.mem_vdata[3][31]
.sym 72470 rvsoc.uart0.cfg[31]
.sym 72471 rvsoc.code_adrs[31]
.sym 72474 rvsoc.uart0.status[23]
.sym 72475 $abc$63045$new_ys__n4261_
.sym 72476 rvsoc.mem_vdata[15][31]
.sym 72477 $abc$63045$new_n3054_
.sym 72478 $abc$63045$new_n3055_
.sym 72479 rvsoc.code_adrs[8]
.sym 72480 rvsoc.data_adrs[3]
.sym 72482 rvsoc.code_adrs[29]
.sym 72483 $abc$63045$new_n3242_
.sym 72484 rvsoc.code_adrs[28]
.sym 72485 rvsoc.mem_vdata[2][31]
.sym 72486 rvsoc.data_adrs[2]
.sym 72487 rvsoc.data_adrs[8]
.sym 72489 rvsoc.mem_vdata[4][31]
.sym 72490 rvsoc.code_adrs[30]
.sym 72491 rvsoc.uart0.div[23]
.sym 72492 rvsoc.uart0.cfg[23]
.sym 72493 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 72494 $abc$63045$new_n3226_
.sym 72495 $abc$63045$new_ys__n2231_inv_
.sym 72499 rvsoc.code_adrs[28]
.sym 72500 rvsoc.mem_vdata[2][31]
.sym 72501 rvsoc.code_adrs[29]
.sym 72502 rvsoc.mem_vdata[3][31]
.sym 72505 rvsoc.uart0.cfg[23]
.sym 72506 $abc$63045$new_ys__n2231_inv_
.sym 72507 $abc$63045$new_n3226_
.sym 72511 $abc$63045$new_n3056_
.sym 72512 rvsoc.code_adrs[30]
.sym 72513 $abc$63045$new_n3054_
.sym 72514 $abc$63045$new_n3055_
.sym 72517 rvsoc.mem_vdata[5][31]
.sym 72518 rvsoc.code_adrs[29]
.sym 72519 rvsoc.mem_vdata[4][31]
.sym 72520 rvsoc.code_adrs[28]
.sym 72523 rvsoc.uart0.div[23]
.sym 72524 rvsoc.uart0.status[23]
.sym 72525 rvsoc.data_adrs[2]
.sym 72526 rvsoc.data_adrs[3]
.sym 72530 $abc$63045$new_ys__n4261_
.sym 72531 rvsoc.data_adrs[8]
.sym 72532 rvsoc.code_adrs[8]
.sym 72535 $abc$63045$new_n3053_
.sym 72536 rvsoc.mem_vdata[15][31]
.sym 72537 $abc$63045$new_ys__n4261_
.sym 72538 rvsoc.code_adrs[31]
.sym 72541 $abc$63045$new_n3242_
.sym 72542 rvsoc.uart0.cfg[31]
.sym 72544 $abc$63045$new_ys__n2231_inv_
.sym 72545 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 72546 rvsoc.clkn
.sym 72549 rvsoc.mem_vdata[15][19]
.sym 72551 rvsoc.mem_vdata[15][18]
.sym 72553 rvsoc.mem_vdata[15][17]
.sym 72555 rvsoc.mem_vdata[15][16]
.sym 72558 rvsoc.cpu0.D_insn[29]
.sym 72559 rvsoc.eram.adrs[4]
.sym 72560 rvsoc.mem_vdata[4][17]
.sym 72561 rvsoc.data_adrs[3]
.sym 72562 rvsoc.code_adrs[28]
.sym 72563 rvsoc.mem_vdata[15][22]
.sym 72566 rvsoc.mem_vdata[1][5]
.sym 72567 rvsoc.code_adrs[8]
.sym 72568 rvsoc.data_adrs[3]
.sym 72570 rvsoc.uart0.status[23]
.sym 72571 rvsoc.mem_vdata[4][28]
.sym 72572 $PACKER_GND_NET
.sym 72573 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 72574 rvsoc.data_wdata[23]
.sym 72575 rvsoc.bootram.adrs[0]
.sym 72576 rvsoc.eram.adrs[3]
.sym 72577 rvsoc.data_wdata[2]
.sym 72578 rvsoc.bootram.adrs[5]
.sym 72581 $abc$63045$new_ys__n2231_inv_
.sym 72582 rvsoc.mem_vdata[15][20]
.sym 72583 rvsoc.mem_vdata[15][25]
.sym 72589 rvsoc.code_adrs[31]
.sym 72590 rvsoc.data_adrs[28]
.sym 72591 $abc$63045$new_n3610_
.sym 72592 $abc$63045$new_n3606_
.sym 72593 rvsoc.mem_vdata[15][7]
.sym 72597 $abc$63045$new_n3607_
.sym 72598 rvsoc.mem_vdata[0][18]
.sym 72600 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 72601 $abc$63045$new_n3609_
.sym 72604 rvsoc.data_adrs[29]
.sym 72605 rvsoc.code_adrs[29]
.sym 72606 rvsoc.mem_vdata[2][18]
.sym 72607 $abc$63045$new_ys__n4261_
.sym 72608 rvsoc.mem_vdata[15][18]
.sym 72609 rvsoc.data_adrs[5]
.sym 72610 rvsoc.data_adrs[10]
.sym 72611 rvsoc.code_adrs[30]
.sym 72612 rvsoc.code_adrs[28]
.sym 72614 rvsoc.mem_vdata[1][18]
.sym 72615 $abc$63045$new_n4096_
.sym 72617 rvsoc.code_adrs[31]
.sym 72619 rvsoc.code_adrs[5]
.sym 72620 rvsoc.code_adrs[10]
.sym 72622 $abc$63045$new_ys__n4261_
.sym 72623 rvsoc.mem_vdata[15][18]
.sym 72624 rvsoc.code_adrs[31]
.sym 72625 $abc$63045$new_n3606_
.sym 72628 rvsoc.code_adrs[31]
.sym 72629 $abc$63045$new_ys__n4261_
.sym 72630 $abc$63045$new_n4096_
.sym 72631 rvsoc.mem_vdata[15][7]
.sym 72634 rvsoc.code_adrs[29]
.sym 72635 rvsoc.mem_vdata[2][18]
.sym 72636 rvsoc.mem_vdata[1][18]
.sym 72637 rvsoc.code_adrs[28]
.sym 72640 $abc$63045$new_n3607_
.sym 72641 rvsoc.code_adrs[30]
.sym 72642 $abc$63045$new_n3609_
.sym 72643 $abc$63045$new_n3610_
.sym 72646 $abc$63045$new_ys__n4261_
.sym 72648 rvsoc.code_adrs[10]
.sym 72649 rvsoc.data_adrs[10]
.sym 72653 rvsoc.data_adrs[5]
.sym 72654 rvsoc.code_adrs[5]
.sym 72655 $abc$63045$new_ys__n4261_
.sym 72658 rvsoc.mem_vdata[0][18]
.sym 72659 rvsoc.data_adrs[28]
.sym 72660 rvsoc.data_adrs[29]
.sym 72661 rvsoc.mem_vdata[2][18]
.sym 72664 rvsoc.code_adrs[5]
.sym 72668 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 72669 rvsoc.clka
.sym 72672 rvsoc.mem_vdata[15][31]
.sym 72674 rvsoc.mem_vdata[15][30]
.sym 72676 rvsoc.mem_vdata[15][29]
.sym 72678 rvsoc.mem_vdata[15][28]
.sym 72684 rvsoc.mem_vdata[4][18]
.sym 72685 $abc$63045$new_ys__n4261_
.sym 72686 rvsoc.mem_vdata[4][27]
.sym 72688 rvsoc.mem_vdata[15][16]
.sym 72689 $abc$63045$new_n3609_
.sym 72691 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 72693 rvsoc.code_adrs[31]
.sym 72694 $abc$63045$new_ys__n5971_
.sym 72695 rvsoc.data_wdata[19]
.sym 72696 rvsoc.data_wdata[12]
.sym 72697 rvsoc.code_adrs[11]
.sym 72698 rvsoc.data_wdata[30]
.sym 72699 rvsoc.uart0.div[31]
.sym 72700 rvsoc.bootram.adrs[8]
.sym 72701 rvsoc.mem_vdata[15][17]
.sym 72702 rvsoc.bootram.adrs[3]
.sym 72703 rvsoc.mem_vdata[2][4]
.sym 72704 rvsoc.mem_vdata[2][3]
.sym 72705 rvsoc.code_adrs[5]
.sym 72706 rvsoc.eram.adrs[9]
.sym 72712 $abc$63045$new_ys__n5936_
.sym 72714 rvsoc.resetn
.sym 72716 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 72717 $PACKER_VCC_NET
.sym 72724 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 72726 rvsoc.data_wst[1]
.sym 72728 rvsoc.data_adrs[2]
.sym 72730 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[0]
.sym 72736 rvsoc.uart0.tx_divcnt[0]
.sym 72739 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[3]
.sym 72740 rvsoc.data_wst[3]
.sym 72742 $abc$63045$new_ys__n4261_
.sym 72745 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 72747 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[0]
.sym 72752 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 72754 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[3]
.sym 72758 $PACKER_VCC_NET
.sym 72760 rvsoc.uart0.tx_divcnt[0]
.sym 72763 rvsoc.data_wst[3]
.sym 72764 $abc$63045$new_ys__n5936_
.sym 72783 $abc$63045$new_ys__n5936_
.sym 72784 rvsoc.data_wst[1]
.sym 72787 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 72789 $abc$63045$new_ys__n4261_
.sym 72790 rvsoc.data_adrs[2]
.sym 72791 rvsoc.resetn
.sym 72792 rvsoc.clkn
.sym 72793 rvsoc.uart0.status[0]_$glb_sr
.sym 72795 rvsoc.mem_vdata[15][27]
.sym 72797 rvsoc.mem_vdata[15][26]
.sym 72799 rvsoc.mem_vdata[15][25]
.sym 72801 rvsoc.mem_vdata[15][24]
.sym 72804 rvsoc.eram.adrs[9]
.sym 72806 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 72807 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 72808 rvsoc.cpu0.E_mul_lolo[14]
.sym 72809 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 72810 rvsoc.eram.adrs[0]
.sym 72811 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 72812 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 72813 rvsoc.spi0.status[31]
.sym 72814 rvsoc.mem_vdata[4][2]
.sym 72815 $abc$63045$new_ys__n2556_inv_
.sym 72816 $abc$63045$new_ys__n5936_
.sym 72817 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 72818 rvsoc.mem_vdata[2][2]
.sym 72819 rvsoc.data_wdata[26]
.sym 72820 rvsoc.mem_vdata[15][30]
.sym 72821 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 72822 rvsoc.eram.adrs[3]
.sym 72823 rvsoc.mem_vdata[2][28]
.sym 72824 rvsoc.data_wdata[4]
.sym 72825 rvsoc.data_wdata[31]
.sym 72826 rvsoc.bootram.adrs[7]
.sym 72827 $PACKER_GND_NET
.sym 72828 rvsoc.data_adrs[10]
.sym 72829 rvsoc.bootram.adrs[0]
.sym 72838 rvsoc.data_adrs[3]
.sym 72839 rvsoc.data_adrs[5]
.sym 72840 $abc$63045$new_ys__n5941_
.sym 72842 rvsoc.uart0.status[15]
.sym 72843 p06
.sym 72844 rvsoc.uart0.status[31]
.sym 72846 rvsoc.uart0.cfg[15]
.sym 72848 rvsoc.data_adrs[2]
.sym 72850 rvsoc.code_adrs[10]
.sym 72852 rvsoc.uart0.rxbfr[7]
.sym 72853 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$56773
.sym 72854 rvsoc.data_adrs[10]
.sym 72855 rvsoc.uart0.tx_divcnt[11]
.sym 72856 rvsoc.data_adrs[11]
.sym 72857 rvsoc.code_adrs[11]
.sym 72859 rvsoc.uart0.div[31]
.sym 72865 rvsoc.code_adrs[5]
.sym 72870 rvsoc.uart0.tx_divcnt[11]
.sym 72874 p06
.sym 72880 rvsoc.data_adrs[2]
.sym 72881 rvsoc.data_adrs[3]
.sym 72882 rvsoc.uart0.status[31]
.sym 72883 rvsoc.uart0.div[31]
.sym 72886 $abc$63045$new_ys__n5941_
.sym 72888 rvsoc.data_adrs[11]
.sym 72889 rvsoc.code_adrs[11]
.sym 72892 rvsoc.data_adrs[2]
.sym 72893 rvsoc.data_adrs[3]
.sym 72894 rvsoc.uart0.cfg[15]
.sym 72895 rvsoc.uart0.status[15]
.sym 72900 rvsoc.uart0.rxbfr[7]
.sym 72904 rvsoc.data_adrs[5]
.sym 72905 rvsoc.code_adrs[5]
.sym 72907 $abc$63045$new_ys__n5941_
.sym 72910 $abc$63045$new_ys__n5941_
.sym 72911 rvsoc.code_adrs[10]
.sym 72912 rvsoc.data_adrs[10]
.sym 72914 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$56773
.sym 72915 rvsoc.clkn
.sym 72918 rvsoc.mem_vdata[15][15]
.sym 72920 rvsoc.mem_vdata[15][14]
.sym 72922 rvsoc.mem_vdata[15][13]
.sym 72924 rvsoc.mem_vdata[15][12]
.sym 72927 rvsoc.cpu0.D_actv_pc[9]
.sym 72929 rvsoc.eram.adrs[5]
.sym 72930 rvsoc.uart0.status[31]
.sym 72931 rvsoc.cpu0.mul_val[23]
.sym 72932 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 72933 $PACKER_VCC_NET
.sym 72934 rvsoc.mem_vdata[15][24]
.sym 72935 rvsoc.uart0.div[8]
.sym 72936 $abc$63045$new_ys__n5941_
.sym 72937 rvsoc.uart0.div[14]
.sym 72938 rvsoc.uart0.status[15]
.sym 72939 rvsoc.cpu0.E_mul_lolo[15]
.sym 72940 rvsoc.resetn
.sym 72941 rvsoc.data_wdata[17]
.sym 72942 rvsoc.mem_vdata[2][7]
.sym 72943 rvsoc.mem_vdata[15][8]
.sym 72944 rvsoc.eram.adrs[9]
.sym 72945 rvsoc.cpu0.D_op1[0]
.sym 72947 rvsoc.mem_vdata[15][11]
.sym 72948 rvsoc.mem_vdata[15][12]
.sym 72949 rvsoc.eram.adrs[4]
.sym 72950 rvsoc.mem_vdata[2][31]
.sym 72951 rvsoc.bootram.adrs[6]
.sym 72952 rvsoc.eram.adrs[8]
.sym 72963 rvsoc.uart0.tx_divcnt[18]
.sym 72964 rvsoc.uart0.div[6]
.sym 72965 rvsoc.data_adrs[6]
.sym 72976 rvsoc.uart0.div[2]
.sym 72978 rvsoc.uart0.tx_divcnt[16]
.sym 72979 rvsoc.data_wdata[23]
.sym 72980 $abc$63045$new_ys__n5941_
.sym 72982 rvsoc.data_wdata[15]
.sym 72984 rvsoc.code_adrs[6]
.sym 72985 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 72986 rvsoc.data_wdata[19]
.sym 72992 rvsoc.code_adrs[6]
.sym 72993 $abc$63045$new_ys__n5941_
.sym 72994 rvsoc.data_adrs[6]
.sym 72998 rvsoc.uart0.div[2]
.sym 73005 rvsoc.uart0.tx_divcnt[16]
.sym 73011 rvsoc.data_wdata[15]
.sym 73016 rvsoc.data_wdata[19]
.sym 73023 rvsoc.uart0.tx_divcnt[18]
.sym 73029 rvsoc.uart0.div[6]
.sym 73035 rvsoc.data_wdata[23]
.sym 73037 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 73038 rvsoc.clkn
.sym 73041 rvsoc.mem_vdata[15][11]
.sym 73043 rvsoc.mem_vdata[15][10]
.sym 73045 rvsoc.mem_vdata[15][9]
.sym 73047 rvsoc.mem_vdata[15][8]
.sym 73050 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[3]
.sym 73051 rvsoc.cpu0.D_op1[29]
.sym 73052 rvsoc.eram.adrs[6]
.sym 73055 rvsoc.mem_vdata[15][14]
.sym 73056 rvsoc.code_adrs[8]
.sym 73057 rvsoc.cpu0.umul_lhhl[5]
.sym 73058 rvsoc.data_adrs[5]
.sym 73059 rvsoc.data_adrs[2]
.sym 73060 rvsoc.data_adrs[3]
.sym 73061 rvsoc.mem_vdata[15][15]
.sym 73062 rvsoc.uart0.cfg[19]
.sym 73063 rvsoc.cpu0.umul_lhhl[0]
.sym 73064 rvsoc.data_wdata[2]
.sym 73065 rvsoc.data_wdata[23]
.sym 73066 rvsoc.mem_vdata[15][14]
.sym 73067 rvsoc.eram.adrs[3]
.sym 73068 rvsoc.data_wdata[15]
.sym 73069 rvsoc.cpu0.D_op1[1]
.sym 73070 rvsoc.code_adrs[6]
.sym 73071 rvsoc.data_wdata[11]
.sym 73072 rvsoc.eram.adrs[2]
.sym 73073 rvsoc.mem_vdata[2][30]
.sym 73074 rvsoc.data_wdata[9]
.sym 73075 $PACKER_GND_NET
.sym 73082 rvsoc.cpu0.D_op1[4]
.sym 73084 rvsoc.cpu0.D_op1[7]
.sym 73085 rvsoc.cpu0.D_op1[1]
.sym 73086 rvsoc.cpu0.D_insn[8]
.sym 73087 rvsoc.cpu0.D_insn[7]
.sym 73090 rvsoc.cpu0.D_insn[11]
.sym 73091 rvsoc.cpu0.D_insn[10]
.sym 73093 rvsoc.cpu0.D_op1[6]
.sym 73095 rvsoc.cpu0.D_op1[2]
.sym 73096 rvsoc.cpu0.D_insn[27]
.sym 73097 rvsoc.cpu0.D_op1[3]
.sym 73100 rvsoc.cpu0.D_insn[25]
.sym 73103 rvsoc.cpu0.D_op1[5]
.sym 73105 rvsoc.cpu0.D_op1[0]
.sym 73106 rvsoc.cpu0.D_insn[9]
.sym 73108 rvsoc.cpu0.D_insn[26]
.sym 73113 $auto$alumacc.cc:474:replace_alu$3206.C[1]
.sym 73115 rvsoc.cpu0.D_op1[0]
.sym 73116 rvsoc.cpu0.D_insn[7]
.sym 73119 $auto$alumacc.cc:474:replace_alu$3206.C[2]
.sym 73121 rvsoc.cpu0.D_op1[1]
.sym 73122 rvsoc.cpu0.D_insn[8]
.sym 73123 $auto$alumacc.cc:474:replace_alu$3206.C[1]
.sym 73125 $auto$alumacc.cc:474:replace_alu$3206.C[3]
.sym 73127 rvsoc.cpu0.D_op1[2]
.sym 73128 rvsoc.cpu0.D_insn[9]
.sym 73129 $auto$alumacc.cc:474:replace_alu$3206.C[2]
.sym 73131 $auto$alumacc.cc:474:replace_alu$3206.C[4]
.sym 73133 rvsoc.cpu0.D_op1[3]
.sym 73134 rvsoc.cpu0.D_insn[10]
.sym 73135 $auto$alumacc.cc:474:replace_alu$3206.C[3]
.sym 73137 $auto$alumacc.cc:474:replace_alu$3206.C[5]
.sym 73139 rvsoc.cpu0.D_op1[4]
.sym 73140 rvsoc.cpu0.D_insn[11]
.sym 73141 $auto$alumacc.cc:474:replace_alu$3206.C[4]
.sym 73143 $auto$alumacc.cc:474:replace_alu$3206.C[6]
.sym 73145 rvsoc.cpu0.D_op1[5]
.sym 73146 rvsoc.cpu0.D_insn[25]
.sym 73147 $auto$alumacc.cc:474:replace_alu$3206.C[5]
.sym 73149 $auto$alumacc.cc:474:replace_alu$3206.C[7]
.sym 73151 rvsoc.cpu0.D_op1[6]
.sym 73152 rvsoc.cpu0.D_insn[26]
.sym 73153 $auto$alumacc.cc:474:replace_alu$3206.C[6]
.sym 73155 $auto$alumacc.cc:474:replace_alu$3206.C[8]
.sym 73157 rvsoc.cpu0.D_insn[27]
.sym 73158 rvsoc.cpu0.D_op1[7]
.sym 73159 $auto$alumacc.cc:474:replace_alu$3206.C[7]
.sym 73167 rvsoc.mem_vdata[2][31]
.sym 73173 rvsoc.data_wdata[3]
.sym 73176 rvsoc.cpu0.mul_val[26]
.sym 73177 rvsoc.resetn
.sym 73178 rvsoc.mem_vdata[15][10]
.sym 73179 rvsoc.uart0.div[18]
.sym 73180 rvsoc.cpu0.D_op1[7]
.sym 73181 rvsoc.cpu0.umul_lhhl[2]
.sym 73182 rvsoc.cpu0.D_insn_typ[8]
.sym 73184 rvsoc.uart0.div[17]
.sym 73185 rvsoc.data_wdata[10]
.sym 73187 rvsoc.mem_vdata[2][4]
.sym 73188 rvsoc.data_wdata[12]
.sym 73189 rvsoc.cpu0.D_insn[31]
.sym 73190 rvsoc.bootram.adrs[3]
.sym 73191 rvsoc.eram.adrs[7]
.sym 73192 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[4]
.sym 73193 rvsoc.code_adrs[11]
.sym 73194 rvsoc.cpu0.D_insn[31]
.sym 73195 rvsoc.uart0.div[31]
.sym 73196 rvsoc.data_wdata[30]
.sym 73197 rvsoc.cpu0.D_insn[31]
.sym 73198 rvsoc.eram.adrs[9]
.sym 73199 $auto$alumacc.cc:474:replace_alu$3206.C[8]
.sym 73204 rvsoc.cpu0.D_op1[9]
.sym 73210 rvsoc.cpu0.D_insn[31]
.sym 73211 rvsoc.cpu0.D_op1[15]
.sym 73215 rvsoc.cpu0.D_insn[31]
.sym 73216 rvsoc.cpu0.D_op1[14]
.sym 73217 rvsoc.cpu0.D_insn[30]
.sym 73221 rvsoc.cpu0.D_op1[10]
.sym 73225 rvsoc.cpu0.D_insn[29]
.sym 73226 rvsoc.cpu0.D_op1[8]
.sym 73227 rvsoc.cpu0.D_op1[12]
.sym 73230 rvsoc.cpu0.D_insn[28]
.sym 73232 rvsoc.cpu0.D_op1[11]
.sym 73234 rvsoc.cpu0.D_op1[13]
.sym 73236 $auto$alumacc.cc:474:replace_alu$3206.C[9]
.sym 73238 rvsoc.cpu0.D_insn[28]
.sym 73239 rvsoc.cpu0.D_op1[8]
.sym 73240 $auto$alumacc.cc:474:replace_alu$3206.C[8]
.sym 73242 $auto$alumacc.cc:474:replace_alu$3206.C[10]
.sym 73244 rvsoc.cpu0.D_op1[9]
.sym 73245 rvsoc.cpu0.D_insn[29]
.sym 73246 $auto$alumacc.cc:474:replace_alu$3206.C[9]
.sym 73248 $auto$alumacc.cc:474:replace_alu$3206.C[11]
.sym 73250 rvsoc.cpu0.D_op1[10]
.sym 73251 rvsoc.cpu0.D_insn[30]
.sym 73252 $auto$alumacc.cc:474:replace_alu$3206.C[10]
.sym 73254 $auto$alumacc.cc:474:replace_alu$3206.C[12]
.sym 73256 rvsoc.cpu0.D_insn[31]
.sym 73257 rvsoc.cpu0.D_op1[11]
.sym 73258 $auto$alumacc.cc:474:replace_alu$3206.C[11]
.sym 73260 $auto$alumacc.cc:474:replace_alu$3206.C[13]
.sym 73262 rvsoc.cpu0.D_op1[12]
.sym 73263 rvsoc.cpu0.D_insn[31]
.sym 73264 $auto$alumacc.cc:474:replace_alu$3206.C[12]
.sym 73266 $auto$alumacc.cc:474:replace_alu$3206.C[14]
.sym 73268 rvsoc.cpu0.D_insn[31]
.sym 73269 rvsoc.cpu0.D_op1[13]
.sym 73270 $auto$alumacc.cc:474:replace_alu$3206.C[13]
.sym 73272 $auto$alumacc.cc:474:replace_alu$3206.C[15]
.sym 73274 rvsoc.cpu0.D_op1[14]
.sym 73275 rvsoc.cpu0.D_insn[31]
.sym 73276 $auto$alumacc.cc:474:replace_alu$3206.C[14]
.sym 73278 $auto$alumacc.cc:474:replace_alu$3206.C[16]
.sym 73280 rvsoc.cpu0.D_insn[31]
.sym 73281 rvsoc.cpu0.D_op1[15]
.sym 73282 $auto$alumacc.cc:474:replace_alu$3206.C[15]
.sym 73290 rvsoc.mem_vdata[2][30]
.sym 73299 rvsoc.eram.adrs[1]
.sym 73300 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[13]
.sym 73302 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[9]
.sym 73303 rvsoc.data_adrs[11]
.sym 73304 rvsoc.cpu0.D_actv_pc[26]
.sym 73305 rvsoc.cpu0.D_insn_typ[12]
.sym 73308 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[12]
.sym 73310 rvsoc.eram.adrs[3]
.sym 73312 rvsoc.eram.adrs[1]
.sym 73313 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 73314 rvsoc.cpu0.D_op1[25]
.sym 73315 $PACKER_GND_NET
.sym 73316 rvsoc.cpu0.D_op1[16]
.sym 73317 rvsoc.data_wdata[31]
.sym 73318 rvsoc.uart0.div[19]
.sym 73319 rvsoc.mem_vdata[2][28]
.sym 73320 rvsoc.data_wdata[4]
.sym 73321 rvsoc.mem_vdata[2][2]
.sym 73322 $auto$alumacc.cc:474:replace_alu$3206.C[16]
.sym 73331 rvsoc.cpu0.D_op1[21]
.sym 73334 rvsoc.cpu0.D_op1[16]
.sym 73339 rvsoc.cpu0.D_op1[19]
.sym 73341 rvsoc.cpu0.D_op1[18]
.sym 73343 rvsoc.cpu0.D_op1[23]
.sym 73346 rvsoc.cpu0.D_op1[17]
.sym 73350 rvsoc.cpu0.D_op1[20]
.sym 73354 rvsoc.cpu0.D_insn[31]
.sym 73357 rvsoc.cpu0.D_insn[31]
.sym 73358 rvsoc.cpu0.D_op1[22]
.sym 73359 $auto$alumacc.cc:474:replace_alu$3206.C[17]
.sym 73361 rvsoc.cpu0.D_op1[16]
.sym 73362 rvsoc.cpu0.D_insn[31]
.sym 73363 $auto$alumacc.cc:474:replace_alu$3206.C[16]
.sym 73365 $auto$alumacc.cc:474:replace_alu$3206.C[18]
.sym 73367 rvsoc.cpu0.D_insn[31]
.sym 73368 rvsoc.cpu0.D_op1[17]
.sym 73369 $auto$alumacc.cc:474:replace_alu$3206.C[17]
.sym 73371 $auto$alumacc.cc:474:replace_alu$3206.C[19]
.sym 73373 rvsoc.cpu0.D_op1[18]
.sym 73374 rvsoc.cpu0.D_insn[31]
.sym 73375 $auto$alumacc.cc:474:replace_alu$3206.C[18]
.sym 73377 $auto$alumacc.cc:474:replace_alu$3206.C[20]
.sym 73379 rvsoc.cpu0.D_insn[31]
.sym 73380 rvsoc.cpu0.D_op1[19]
.sym 73381 $auto$alumacc.cc:474:replace_alu$3206.C[19]
.sym 73383 $auto$alumacc.cc:474:replace_alu$3206.C[21]
.sym 73385 rvsoc.cpu0.D_op1[20]
.sym 73386 rvsoc.cpu0.D_insn[31]
.sym 73387 $auto$alumacc.cc:474:replace_alu$3206.C[20]
.sym 73389 $auto$alumacc.cc:474:replace_alu$3206.C[22]
.sym 73391 rvsoc.cpu0.D_op1[21]
.sym 73392 rvsoc.cpu0.D_insn[31]
.sym 73393 $auto$alumacc.cc:474:replace_alu$3206.C[21]
.sym 73395 $auto$alumacc.cc:474:replace_alu$3206.C[23]
.sym 73397 rvsoc.cpu0.D_insn[31]
.sym 73398 rvsoc.cpu0.D_op1[22]
.sym 73399 $auto$alumacc.cc:474:replace_alu$3206.C[22]
.sym 73401 $auto$alumacc.cc:474:replace_alu$3206.C[24]
.sym 73403 rvsoc.cpu0.D_op1[23]
.sym 73404 rvsoc.cpu0.D_insn[31]
.sym 73405 $auto$alumacc.cc:474:replace_alu$3206.C[23]
.sym 73413 rvsoc.mem_vdata[2][29]
.sym 73422 rvsoc.uart0.rx_divcnt[15]
.sym 73423 rvsoc.cpu0.umul_lhhl[9]
.sym 73425 rvsoc.cpu0.D_op1[9]
.sym 73426 rvsoc.uart0.rx_divcnt[1]
.sym 73427 rvsoc.cpu0.D_actv_pc[7]
.sym 73429 rvsoc.cpu0.D_op1[5]
.sym 73430 rvsoc.uart0.rx_divcnt[2]
.sym 73431 rvsoc.cpu0.umul_lhhl[15]
.sym 73432 rvsoc.cpu0.umul_lhhl[14]
.sym 73433 rvsoc.data_wdata[17]
.sym 73435 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 73436 rvsoc.cpu0.D_op1[0]
.sym 73437 rvsoc.eram.adrs[9]
.sym 73438 rvsoc.mem_vdata[2][7]
.sym 73439 rvsoc.cpu0.D_op2[13]
.sym 73440 rvsoc.eram.adrs[8]
.sym 73441 rvsoc.eram.adrs[4]
.sym 73442 rvsoc.cpu0.D_op2[1]
.sym 73443 rvsoc.uart0.div[17]
.sym 73444 rvsoc.cpu0.D_op1[22]
.sym 73445 $auto$alumacc.cc:474:replace_alu$3206.C[24]
.sym 73452 rvsoc.cpu0.D_op1[27]
.sym 73454 rvsoc.cpu0.D_op1[28]
.sym 73461 rvsoc.cpu0.D_insn[31]
.sym 73463 rvsoc.cpu0.D_op1[26]
.sym 73464 rvsoc.cpu0.D_insn[31]
.sym 73466 rvsoc.cpu0.D_op1[29]
.sym 73470 rvsoc.cpu0.D_op1[31]
.sym 73473 rvsoc.cpu0.D_op1[30]
.sym 73474 rvsoc.cpu0.D_op1[25]
.sym 73475 rvsoc.cpu0.D_op1[24]
.sym 73482 $auto$alumacc.cc:474:replace_alu$3206.C[25]
.sym 73484 rvsoc.cpu0.D_insn[31]
.sym 73485 rvsoc.cpu0.D_op1[24]
.sym 73486 $auto$alumacc.cc:474:replace_alu$3206.C[24]
.sym 73488 $auto$alumacc.cc:474:replace_alu$3206.C[26]
.sym 73490 rvsoc.cpu0.D_insn[31]
.sym 73491 rvsoc.cpu0.D_op1[25]
.sym 73492 $auto$alumacc.cc:474:replace_alu$3206.C[25]
.sym 73494 $auto$alumacc.cc:474:replace_alu$3206.C[27]
.sym 73496 rvsoc.cpu0.D_insn[31]
.sym 73497 rvsoc.cpu0.D_op1[26]
.sym 73498 $auto$alumacc.cc:474:replace_alu$3206.C[26]
.sym 73500 $auto$alumacc.cc:474:replace_alu$3206.C[28]
.sym 73502 rvsoc.cpu0.D_op1[27]
.sym 73503 rvsoc.cpu0.D_insn[31]
.sym 73504 $auto$alumacc.cc:474:replace_alu$3206.C[27]
.sym 73506 $auto$alumacc.cc:474:replace_alu$3206.C[29]
.sym 73508 rvsoc.cpu0.D_insn[31]
.sym 73509 rvsoc.cpu0.D_op1[28]
.sym 73510 $auto$alumacc.cc:474:replace_alu$3206.C[28]
.sym 73512 $auto$alumacc.cc:474:replace_alu$3206.C[30]
.sym 73514 rvsoc.cpu0.D_op1[29]
.sym 73515 rvsoc.cpu0.D_insn[31]
.sym 73516 $auto$alumacc.cc:474:replace_alu$3206.C[29]
.sym 73518 $auto$alumacc.cc:474:replace_alu$3206.C[31]
.sym 73520 rvsoc.cpu0.D_op1[30]
.sym 73521 rvsoc.cpu0.D_insn[31]
.sym 73522 $auto$alumacc.cc:474:replace_alu$3206.C[30]
.sym 73525 rvsoc.cpu0.D_insn[31]
.sym 73526 rvsoc.cpu0.D_op1[31]
.sym 73528 $auto$alumacc.cc:474:replace_alu$3206.C[31]
.sym 73536 rvsoc.mem_vdata[2][28]
.sym 73544 rvsoc.cpu0.E_mul_hihi[31]
.sym 73545 rvsoc.uart0.div[25]
.sym 73546 rvsoc.cpu0.E_mul_hihi[30]
.sym 73547 rvsoc.uart0.div[31]
.sym 73548 rvsoc.uart0.rx_divcnt[10]
.sym 73549 rvsoc.cpu0.E_mul_hihi[28]
.sym 73550 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 73551 rvsoc.code_adrs[8]
.sym 73552 rvsoc.cpu0.D_actv_pc[27]
.sym 73553 rvsoc.uart0.div[29]
.sym 73554 $abc$63045$new_n3364_
.sym 73555 rvsoc.uart0.status[0]
.sym 73556 rvsoc.data_wdata[2]
.sym 73557 rvsoc.data_wdata[23]
.sym 73558 rvsoc.data_wdata[16]
.sym 73559 rvsoc.eram.adrs[3]
.sym 73560 rvsoc.eram.adrs[2]
.sym 73563 rvsoc.data_wdata[2]
.sym 73564 rvsoc.eram.adrs[2]
.sym 73565 rvsoc.data_wdata[9]
.sym 73566 rvsoc.cpu0.D_actv_pc[13]
.sym 73567 rvsoc.data_wdata[11]
.sym 73574 rvsoc.uart0.rx_divcnt[21]
.sym 73579 $abc$63045$new_n3370_
.sym 73581 rvsoc.uart0.rx_divcnt[17]
.sym 73582 rvsoc.uart0.div[12]
.sym 73583 rvsoc.uart0.rx_divcnt[19]
.sym 73584 rvsoc.uart0.rx_divcnt[12]
.sym 73585 $PACKER_GND_NET
.sym 73590 rvsoc.uart0.div[19]
.sym 73598 $abc$63045$new_n3371_
.sym 73600 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 73602 rvsoc.uart0.rx_divcnt[24]
.sym 73603 rvsoc.uart0.div[17]
.sym 73612 rvsoc.uart0.div[19]
.sym 73613 rvsoc.uart0.rx_divcnt[12]
.sym 73614 rvsoc.uart0.rx_divcnt[19]
.sym 73615 rvsoc.uart0.div[12]
.sym 73618 rvsoc.uart0.rx_divcnt[24]
.sym 73626 rvsoc.uart0.rx_divcnt[17]
.sym 73630 $abc$63045$new_n3371_
.sym 73631 rvsoc.uart0.div[17]
.sym 73632 $abc$63045$new_n3370_
.sym 73633 rvsoc.uart0.rx_divcnt[17]
.sym 73636 rvsoc.uart0.rx_divcnt[21]
.sym 73643 $PACKER_GND_NET
.sym 73650 $PACKER_GND_NET
.sym 73652 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 73653 rvsoc.clka
.sym 73659 rvsoc.mem_vdata[2][17]
.sym 73666 rvsoc.eram.adrs[3]
.sym 73667 rvsoc.code_adrs[31]
.sym 73669 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 73673 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[25]
.sym 73674 rvsoc.uart0.rx_divcnt[18]
.sym 73676 rvsoc.cpu0.E_actv_pc[26]
.sym 73677 rvsoc.uart0.rx_divcnt[17]
.sym 73679 rvsoc.mem_vdata[2][4]
.sym 73680 rvsoc.data_wdata[12]
.sym 73681 rvsoc.cpu0.D_insn[31]
.sym 73682 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[18]
.sym 73683 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 73684 rvsoc.code_adrs[11]
.sym 73686 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[22]
.sym 73688 rvsoc.cpu0.umul_hihi[20]
.sym 73689 rvsoc.cpu0.D_op2[8]
.sym 73690 rvsoc.cpu0.sys_mcause[25]
.sym 73697 rvsoc.uart0.div[27]
.sym 73702 rvsoc.uart0.rx_divcnt[27]
.sym 73704 rvsoc.uart0.rx_divcnt[26]
.sym 73711 rvsoc.uart0.div[25]
.sym 73712 rvsoc.cpu0.umul_hihi[20]
.sym 73716 rvsoc.cpu0.E_op2[12]
.sym 73724 rvsoc.cpu0.D_op2[12]
.sym 73726 rvsoc.uart0.rx_divcnt[25]
.sym 73731 rvsoc.cpu0.umul_hihi[20]
.sym 73744 rvsoc.uart0.rx_divcnt[26]
.sym 73756 rvsoc.cpu0.D_op2[12]
.sym 73765 rvsoc.uart0.rx_divcnt[27]
.sym 73766 rvsoc.uart0.div[27]
.sym 73767 rvsoc.uart0.div[25]
.sym 73768 rvsoc.uart0.rx_divcnt[25]
.sym 73772 rvsoc.cpu0.E_op2[12]
.sym 73775 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 73776 rvsoc.clka
.sym 73782 rvsoc.mem_vdata[2][16]
.sym 73788 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[24]
.sym 73789 rvsoc.cpu0.F_next_pc[6]
.sym 73790 rvsoc.uart0.rx_divcnt[26]
.sym 73791 rvsoc.cpu0.umul_hihi[2]
.sym 73794 rvsoc.cpu0.D_actv_pc[13]
.sym 73795 rvsoc.cpu0.umul_hihi[3]
.sym 73796 rvsoc.cpu0.E_funct3[0]
.sym 73798 rvsoc.cpu0.D_op2[3]
.sym 73799 rvsoc.uart0.div[25]
.sym 73800 $abc$63045$new_ys__n541_inv_
.sym 73801 rvsoc.code_adrs[8]
.sym 73802 rvsoc.eram.adrs[3]
.sym 73803 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[27]
.sym 73804 rvsoc.eram.adrs[1]
.sym 73805 rvsoc.mem_vdata[2][2]
.sym 73806 rvsoc.data_wdata[4]
.sym 73808 rvsoc.data_wdata[17]
.sym 73809 rvsoc.eram.adrs[1]
.sym 73810 rvsoc.cpu0.D_op1[25]
.sym 73811 $abc$63045$new_n3709_
.sym 73812 rvsoc.cpu0.umul_hihi[25]
.sym 73813 rvsoc.data_wdata[31]
.sym 73822 rvsoc.reset_cnt[3]
.sym 73823 rvsoc.reset_cnt[4]
.sym 73824 rvsoc.reset_cnt[5]
.sym 73825 rvsoc.reset_cnt[0]
.sym 73829 rvsoc.reset_cnt[2]
.sym 73843 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 73844 rvsoc.reset_cnt[1]
.sym 73851 $auto$alumacc.cc:474:replace_alu$3173.C[1]
.sym 73853 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 73854 rvsoc.reset_cnt[0]
.sym 73857 $auto$alumacc.cc:474:replace_alu$3173.C[2]
.sym 73859 rvsoc.reset_cnt[1]
.sym 73861 $auto$alumacc.cc:474:replace_alu$3173.C[1]
.sym 73863 $auto$alumacc.cc:474:replace_alu$3173.C[3]
.sym 73865 rvsoc.reset_cnt[2]
.sym 73867 $auto$alumacc.cc:474:replace_alu$3173.C[2]
.sym 73869 $auto$alumacc.cc:474:replace_alu$3173.C[4]
.sym 73872 rvsoc.reset_cnt[3]
.sym 73873 $auto$alumacc.cc:474:replace_alu$3173.C[3]
.sym 73875 $auto$alumacc.cc:474:replace_alu$3173.C[5]
.sym 73878 rvsoc.reset_cnt[4]
.sym 73879 $auto$alumacc.cc:474:replace_alu$3173.C[4]
.sym 73882 rvsoc.reset_cnt[5]
.sym 73885 $auto$alumacc.cc:474:replace_alu$3173.C[5]
.sym 73889 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 73890 rvsoc.reset_cnt[0]
.sym 73894 rvsoc.reset_cnt[3]
.sym 73895 rvsoc.reset_cnt[1]
.sym 73896 rvsoc.reset_cnt[2]
.sym 73897 rvsoc.reset_cnt[0]
.sym 73899 rvsoc.clka
.sym 73905 rvsoc.mem_vdata[2][5]
.sym 73912 rvsoc.data_wdata[0]
.sym 73913 rvsoc.cpu0.D_insn[25]
.sym 73914 rvsoc.cpu0.E_mul_hihi[17]
.sym 73916 rvsoc.cpu0.D_insn[24]
.sym 73917 rvsoc.code_adrs[15]
.sym 73918 rvsoc.uart0.div[16]
.sym 73919 $abc$63045$new_n3362_
.sym 73920 rvsoc.cpu0.D_insn[16]
.sym 73921 rvsoc.cpu0.umul_hihi[11]
.sym 73922 rvsoc.cpu0.F_next_pc[12]
.sym 73924 rvsoc.cpu0.F_next_pc[13]
.sym 73925 rvsoc.data_wdata[17]
.sym 73926 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[7]
.sym 73927 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 73928 rvsoc.cpu0.D_op1[0]
.sym 73929 rvsoc.eram.adrs[9]
.sym 73930 rvsoc.cpu0.D_insn_typ[13]
.sym 73931 rvsoc.cpu0.D_op2[13]
.sym 73932 rvsoc.eram.adrs[8]
.sym 73933 rvsoc.eram.adrs[4]
.sym 73934 rvsoc.mem_vdata[2][7]
.sym 73935 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[14]
.sym 73942 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[14]
.sym 73948 $abc$63045$new_n3816_
.sym 73949 rvsoc.cpu0.D_op1[8]
.sym 73950 rvsoc.cpu0.D_insn_typ[14]
.sym 73951 $abc$63045$new_n3899_
.sym 73954 rvsoc.cpu0.D_insn_typ[13]
.sym 73956 $abc$63045$new_ys__n1985_inv_
.sym 73957 rvsoc.cpu0.D_op2[23]
.sym 73961 rvsoc.cpu0.D_op2[2]
.sym 73963 rvsoc.cpu0.sysregs[1][14]
.sym 73964 rvsoc.cpu0.D_insn_typ[12]
.sym 73966 rvsoc.cpu0.D_op2[27]
.sym 73968 $abc$63045$new_ys__n1983_
.sym 73972 rvsoc.cpu0.umul_hihi[25]
.sym 73973 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[8]
.sym 73977 rvsoc.cpu0.D_op2[23]
.sym 73981 rvsoc.cpu0.D_op2[2]
.sym 73990 rvsoc.cpu0.D_op2[27]
.sym 73993 rvsoc.cpu0.D_insn_typ[13]
.sym 73994 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[8]
.sym 73995 rvsoc.cpu0.D_op1[8]
.sym 73996 rvsoc.cpu0.D_insn_typ[12]
.sym 73999 $abc$63045$new_n3816_
.sym 74000 rvsoc.cpu0.sysregs[1][14]
.sym 74002 $abc$63045$new_ys__n1985_inv_
.sym 74007 rvsoc.cpu0.umul_hihi[25]
.sym 74011 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[14]
.sym 74012 rvsoc.cpu0.D_insn_typ[14]
.sym 74013 $abc$63045$new_n3899_
.sym 74014 $abc$63045$new_ys__n1983_
.sym 74021 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 74022 rvsoc.clka
.sym 74028 rvsoc.mem_vdata[2][4]
.sym 74036 rvsoc.cpu0.D_insn_typ[14]
.sym 74037 rvsoc.cpu0.D_insn[20]
.sym 74038 rvsoc.cpu0.F_next_pc[19]
.sym 74039 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 74040 rvsoc.cpu0.D_op2[20]
.sym 74041 rvsoc.cpu0.sysregs[1][13]
.sym 74042 rvsoc.cpu0.D_actv_pc[6]
.sym 74043 rvsoc.uart0.status[22]
.sym 74044 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[13]
.sym 74045 $abc$63045$new_ys__n1872_inv_
.sym 74047 rvsoc.code_adrs[10]
.sym 74048 rvsoc.eram.adrs[2]
.sym 74049 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[15]
.sym 74050 rvsoc.cpu0.D_op2[22]
.sym 74052 rvsoc.cpu0.D_op2[27]
.sym 74053 rvsoc.data_wdata[23]
.sym 74054 rvsoc.data_wdata[16]
.sym 74055 rvsoc.data_wdata[7]
.sym 74057 rvsoc.data_wdata[9]
.sym 74058 rvsoc.cpu0.D_actv_pc[13]
.sym 74059 rvsoc.data_wdata[2]
.sym 74065 rvsoc.cpu0.D_insn[27]
.sym 74067 rvsoc.cpu0.D_insn[22]
.sym 74068 rvsoc.cpu0.D_actv_pc[2]
.sym 74070 rvsoc.cpu0.D_insn[23]
.sym 74071 rvsoc.cpu0.D_actv_pc[3]
.sym 74072 rvsoc.cpu0.D_actv_pc[8]
.sym 74076 rvsoc.cpu0.D_actv_pc[1]
.sym 74080 rvsoc.cpu0.D_insn[28]
.sym 74081 rvsoc.cpu0.D_actv_pc[5]
.sym 74084 rvsoc.cpu0.D_actv_pc[4]
.sym 74086 rvsoc.cpu0.D_insn[26]
.sym 74089 rvsoc.cpu0.D_insn[25]
.sym 74090 rvsoc.cpu0.D_actv_pc[6]
.sym 74091 rvsoc.cpu0.D_actv_pc[7]
.sym 74092 rvsoc.cpu0.D_insn[24]
.sym 74093 rvsoc.cpu0.D_insn[21]
.sym 74097 $auto$alumacc.cc:474:replace_alu$3194.C[2]
.sym 74099 rvsoc.cpu0.D_insn[21]
.sym 74100 rvsoc.cpu0.D_actv_pc[1]
.sym 74103 $auto$alumacc.cc:474:replace_alu$3194.C[3]
.sym 74105 rvsoc.cpu0.D_insn[22]
.sym 74106 rvsoc.cpu0.D_actv_pc[2]
.sym 74107 $auto$alumacc.cc:474:replace_alu$3194.C[2]
.sym 74109 $auto$alumacc.cc:474:replace_alu$3194.C[4]
.sym 74111 rvsoc.cpu0.D_insn[23]
.sym 74112 rvsoc.cpu0.D_actv_pc[3]
.sym 74113 $auto$alumacc.cc:474:replace_alu$3194.C[3]
.sym 74115 $auto$alumacc.cc:474:replace_alu$3194.C[5]
.sym 74117 rvsoc.cpu0.D_insn[24]
.sym 74118 rvsoc.cpu0.D_actv_pc[4]
.sym 74119 $auto$alumacc.cc:474:replace_alu$3194.C[4]
.sym 74121 $auto$alumacc.cc:474:replace_alu$3194.C[6]
.sym 74123 rvsoc.cpu0.D_insn[25]
.sym 74124 rvsoc.cpu0.D_actv_pc[5]
.sym 74125 $auto$alumacc.cc:474:replace_alu$3194.C[5]
.sym 74127 $auto$alumacc.cc:474:replace_alu$3194.C[7]
.sym 74129 rvsoc.cpu0.D_actv_pc[6]
.sym 74130 rvsoc.cpu0.D_insn[26]
.sym 74131 $auto$alumacc.cc:474:replace_alu$3194.C[6]
.sym 74133 $auto$alumacc.cc:474:replace_alu$3194.C[8]
.sym 74135 rvsoc.cpu0.D_actv_pc[7]
.sym 74136 rvsoc.cpu0.D_insn[27]
.sym 74137 $auto$alumacc.cc:474:replace_alu$3194.C[7]
.sym 74139 $auto$alumacc.cc:474:replace_alu$3194.C[9]
.sym 74141 rvsoc.cpu0.D_insn[28]
.sym 74142 rvsoc.cpu0.D_actv_pc[8]
.sym 74143 $auto$alumacc.cc:474:replace_alu$3194.C[8]
.sym 74151 rvsoc.mem_vdata[2][7]
.sym 74159 rvsoc.cpu0.D_insn[27]
.sym 74160 $abc$63045$new_ys__n11122_inv_
.sym 74161 rvsoc.code_adrs[27]
.sym 74162 rvsoc.cpu0.D_actv_pc[1]
.sym 74163 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 74164 rvsoc.cpu0.D_insn[15]
.sym 74165 rvsoc.cpu0.D_insn[13]
.sym 74166 rvsoc.cpu0.D_actv_pc[14]
.sym 74167 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 74168 $abc$63045$new_n3745_
.sym 74169 rvsoc.cpu0.D_funct3[1]
.sym 74170 rvsoc.cpu0.D_actv_pc[16]
.sym 74171 rvsoc.cpu0.D_op1[30]
.sym 74172 rvsoc.data_wdata[12]
.sym 74173 rvsoc.cpu0.D_insn[31]
.sym 74174 rvsoc.cpu0.sysregs[1][29]
.sym 74175 rvsoc.mem_vdata[2][4]
.sym 74176 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[17]
.sym 74177 rvsoc.cpu0.D_op2[8]
.sym 74178 rvsoc.cpu0.sys_mcause[25]
.sym 74180 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[19]
.sym 74181 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 74182 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[8]
.sym 74183 $auto$alumacc.cc:474:replace_alu$3194.C[9]
.sym 74188 rvsoc.cpu0.D_insn[16]
.sym 74189 rvsoc.cpu0.D_actv_pc[15]
.sym 74191 rvsoc.cpu0.D_insn[14]
.sym 74192 rvsoc.cpu0.D_actv_pc[12]
.sym 74195 rvsoc.cpu0.D_actv_pc[10]
.sym 74196 rvsoc.cpu0.D_actv_pc[13]
.sym 74197 rvsoc.cpu0.D_insn[30]
.sym 74198 rvsoc.cpu0.D_insn[12]
.sym 74201 rvsoc.cpu0.D_actv_pc[11]
.sym 74203 rvsoc.cpu0.D_insn[13]
.sym 74204 rvsoc.cpu0.D_insn[15]
.sym 74206 rvsoc.cpu0.D_actv_pc[9]
.sym 74211 rvsoc.cpu0.D_insn[20]
.sym 74212 rvsoc.cpu0.D_insn[29]
.sym 74218 rvsoc.cpu0.D_actv_pc[16]
.sym 74219 rvsoc.cpu0.D_actv_pc[14]
.sym 74220 $auto$alumacc.cc:474:replace_alu$3194.C[10]
.sym 74222 rvsoc.cpu0.D_insn[29]
.sym 74223 rvsoc.cpu0.D_actv_pc[9]
.sym 74224 $auto$alumacc.cc:474:replace_alu$3194.C[9]
.sym 74226 $auto$alumacc.cc:474:replace_alu$3194.C[11]
.sym 74228 rvsoc.cpu0.D_insn[30]
.sym 74229 rvsoc.cpu0.D_actv_pc[10]
.sym 74230 $auto$alumacc.cc:474:replace_alu$3194.C[10]
.sym 74232 $auto$alumacc.cc:474:replace_alu$3194.C[12]
.sym 74234 rvsoc.cpu0.D_insn[20]
.sym 74235 rvsoc.cpu0.D_actv_pc[11]
.sym 74236 $auto$alumacc.cc:474:replace_alu$3194.C[11]
.sym 74238 $auto$alumacc.cc:474:replace_alu$3194.C[13]
.sym 74240 rvsoc.cpu0.D_actv_pc[12]
.sym 74241 rvsoc.cpu0.D_insn[12]
.sym 74242 $auto$alumacc.cc:474:replace_alu$3194.C[12]
.sym 74244 $auto$alumacc.cc:474:replace_alu$3194.C[14]
.sym 74246 rvsoc.cpu0.D_actv_pc[13]
.sym 74247 rvsoc.cpu0.D_insn[13]
.sym 74248 $auto$alumacc.cc:474:replace_alu$3194.C[13]
.sym 74250 $auto$alumacc.cc:474:replace_alu$3194.C[15]
.sym 74252 rvsoc.cpu0.D_actv_pc[14]
.sym 74253 rvsoc.cpu0.D_insn[14]
.sym 74254 $auto$alumacc.cc:474:replace_alu$3194.C[14]
.sym 74256 $auto$alumacc.cc:474:replace_alu$3194.C[16]
.sym 74258 rvsoc.cpu0.D_actv_pc[15]
.sym 74259 rvsoc.cpu0.D_insn[15]
.sym 74260 $auto$alumacc.cc:474:replace_alu$3194.C[15]
.sym 74262 $auto$alumacc.cc:474:replace_alu$3194.C[17]
.sym 74264 rvsoc.cpu0.D_insn[16]
.sym 74265 rvsoc.cpu0.D_actv_pc[16]
.sym 74266 $auto$alumacc.cc:474:replace_alu$3194.C[16]
.sym 74274 rvsoc.mem_vdata[2][6]
.sym 74280 rvsoc.eram.adrs[9]
.sym 74282 rvsoc.cpu0.D_insn[23]
.sym 74284 rvsoc.cpu0.D_insn[22]
.sym 74285 rvsoc.cpu0.D_insn[14]
.sym 74287 rvsoc.cpu0.D_actv_pc[23]
.sym 74288 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[11]
.sym 74289 $abc$63045$new_n4179_
.sym 74290 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[12]
.sym 74291 rvsoc.cpu0.D_insn[28]
.sym 74292 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[13]
.sym 74293 $abc$63045$new_ys__n2556_inv_
.sym 74294 rvsoc.cpu0.D_op1[25]
.sym 74295 rvsoc.data_wdata[25]
.sym 74297 rvsoc.data_wdata[31]
.sym 74298 rvsoc.data_wdata[31]
.sym 74299 rvsoc.eram.adrs[3]
.sym 74300 rvsoc.data_wdata[17]
.sym 74301 rvsoc.eram.adrs[1]
.sym 74302 rvsoc.data_wdata[4]
.sym 74303 rvsoc.cpu0.E_Br_adrs[27]
.sym 74304 rvsoc.mem_vdata[2][2]
.sym 74305 rvsoc.data_wdata[30]
.sym 74306 $auto$alumacc.cc:474:replace_alu$3194.C[17]
.sym 74311 rvsoc.cpu0.D_actv_pc[17]
.sym 74316 rvsoc.cpu0.D_insn[17]
.sym 74318 rvsoc.cpu0.D_actv_pc[19]
.sym 74321 rvsoc.cpu0.D_actv_pc[18]
.sym 74323 rvsoc.cpu0.D_actv_pc[21]
.sym 74325 rvsoc.cpu0.D_actv_pc[22]
.sym 74329 rvsoc.cpu0.D_insn[19]
.sym 74330 rvsoc.cpu0.D_actv_pc[23]
.sym 74333 rvsoc.cpu0.D_insn[31]
.sym 74335 rvsoc.cpu0.D_actv_pc[20]
.sym 74340 rvsoc.cpu0.D_insn[18]
.sym 74341 rvsoc.cpu0.D_actv_pc[24]
.sym 74343 $auto$alumacc.cc:474:replace_alu$3194.C[18]
.sym 74345 rvsoc.cpu0.D_insn[17]
.sym 74346 rvsoc.cpu0.D_actv_pc[17]
.sym 74347 $auto$alumacc.cc:474:replace_alu$3194.C[17]
.sym 74349 $auto$alumacc.cc:474:replace_alu$3194.C[19]
.sym 74351 rvsoc.cpu0.D_insn[18]
.sym 74352 rvsoc.cpu0.D_actv_pc[18]
.sym 74353 $auto$alumacc.cc:474:replace_alu$3194.C[18]
.sym 74355 $auto$alumacc.cc:474:replace_alu$3194.C[20]
.sym 74357 rvsoc.cpu0.D_actv_pc[19]
.sym 74358 rvsoc.cpu0.D_insn[19]
.sym 74359 $auto$alumacc.cc:474:replace_alu$3194.C[19]
.sym 74361 $auto$alumacc.cc:474:replace_alu$3194.C[21]
.sym 74363 rvsoc.cpu0.D_insn[31]
.sym 74364 rvsoc.cpu0.D_actv_pc[20]
.sym 74365 $auto$alumacc.cc:474:replace_alu$3194.C[20]
.sym 74367 $auto$alumacc.cc:474:replace_alu$3194.C[22]
.sym 74369 rvsoc.cpu0.D_actv_pc[21]
.sym 74370 rvsoc.cpu0.D_insn[31]
.sym 74371 $auto$alumacc.cc:474:replace_alu$3194.C[21]
.sym 74373 $auto$alumacc.cc:474:replace_alu$3194.C[23]
.sym 74375 rvsoc.cpu0.D_insn[31]
.sym 74376 rvsoc.cpu0.D_actv_pc[22]
.sym 74377 $auto$alumacc.cc:474:replace_alu$3194.C[22]
.sym 74379 $auto$alumacc.cc:474:replace_alu$3194.C[24]
.sym 74381 rvsoc.cpu0.D_actv_pc[23]
.sym 74382 rvsoc.cpu0.D_insn[31]
.sym 74383 $auto$alumacc.cc:474:replace_alu$3194.C[23]
.sym 74385 $auto$alumacc.cc:474:replace_alu$3194.C[25]
.sym 74387 rvsoc.cpu0.D_insn[31]
.sym 74388 rvsoc.cpu0.D_actv_pc[24]
.sym 74389 $auto$alumacc.cc:474:replace_alu$3194.C[24]
.sym 74397 rvsoc.mem_vdata[2][19]
.sym 74405 rvsoc.cpu0.F_next_pc[30]
.sym 74406 rvsoc.cpu0.F_next_pc[20]
.sym 74407 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[22]
.sym 74408 $abc$63045$new_n4554_
.sym 74409 rvsoc.cpu0.D_actv_pc[18]
.sym 74410 rvsoc.cpu0.F_actv_pc[25]
.sym 74411 rvsoc.cpu0.D_next_pc[20]
.sym 74412 rvsoc.cpu0.D_insn[17]
.sym 74413 rvsoc.data_wdata[6]
.sym 74414 rvsoc.cpu0.D_insn[29]
.sym 74415 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[21]
.sym 74416 rvsoc.cpu0.D_insn[24]
.sym 74417 rvsoc.data_wdata[17]
.sym 74418 rvsoc.eram.adrs[4]
.sym 74419 rvsoc.cpu0.D_op2[13]
.sym 74420 rvsoc.eram.adrs[8]
.sym 74421 rvsoc.eram.adrs[9]
.sym 74422 rvsoc.cpu0.D_insn_typ[13]
.sym 74423 rvsoc.cpu0.D_next_pc[13]
.sym 74424 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 74425 rvsoc.eram.adrs[4]
.sym 74426 rvsoc.eram.adrs[9]
.sym 74427 rvsoc.cpu0.D_insn_typ[14]
.sym 74428 rvsoc.cpu0.D_insn_typ[10]
.sym 74429 $auto$alumacc.cc:474:replace_alu$3194.C[25]
.sym 74436 rvsoc.cpu0.D_actv_pc[29]
.sym 74442 rvsoc.cpu0.D_actv_pc[26]
.sym 74444 rvsoc.cpu0.D_actv_pc[27]
.sym 74445 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 74448 rvsoc.cpu0.D_actv_pc[30]
.sym 74450 rvsoc.cpu0.D_actv_pc[31]
.sym 74457 rvsoc.cpu0.D_insn[31]
.sym 74460 rvsoc.cpu0.F_next_pc[13]
.sym 74463 rvsoc.cpu0.D_actv_pc[28]
.sym 74464 rvsoc.cpu0.D_actv_pc[25]
.sym 74465 rvsoc.cpu0.D_insn[31]
.sym 74466 $auto$alumacc.cc:474:replace_alu$3194.C[26]
.sym 74468 rvsoc.cpu0.D_actv_pc[25]
.sym 74469 rvsoc.cpu0.D_insn[31]
.sym 74470 $auto$alumacc.cc:474:replace_alu$3194.C[25]
.sym 74472 $auto$alumacc.cc:474:replace_alu$3194.C[27]
.sym 74474 rvsoc.cpu0.D_insn[31]
.sym 74475 rvsoc.cpu0.D_actv_pc[26]
.sym 74476 $auto$alumacc.cc:474:replace_alu$3194.C[26]
.sym 74478 $auto$alumacc.cc:474:replace_alu$3194.C[28]
.sym 74480 rvsoc.cpu0.D_actv_pc[27]
.sym 74481 rvsoc.cpu0.D_insn[31]
.sym 74482 $auto$alumacc.cc:474:replace_alu$3194.C[27]
.sym 74484 $auto$alumacc.cc:474:replace_alu$3194.C[29]
.sym 74486 rvsoc.cpu0.D_actv_pc[28]
.sym 74487 rvsoc.cpu0.D_insn[31]
.sym 74488 $auto$alumacc.cc:474:replace_alu$3194.C[28]
.sym 74490 $auto$alumacc.cc:474:replace_alu$3194.C[30]
.sym 74492 rvsoc.cpu0.D_insn[31]
.sym 74493 rvsoc.cpu0.D_actv_pc[29]
.sym 74494 $auto$alumacc.cc:474:replace_alu$3194.C[29]
.sym 74496 $auto$alumacc.cc:474:replace_alu$3194.C[31]
.sym 74498 rvsoc.cpu0.D_insn[31]
.sym 74499 rvsoc.cpu0.D_actv_pc[30]
.sym 74500 $auto$alumacc.cc:474:replace_alu$3194.C[30]
.sym 74503 rvsoc.cpu0.D_insn[31]
.sym 74505 rvsoc.cpu0.D_actv_pc[31]
.sym 74506 $auto$alumacc.cc:474:replace_alu$3194.C[31]
.sym 74509 rvsoc.cpu0.F_next_pc[13]
.sym 74513 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 74514 rvsoc.clka
.sym 74520 rvsoc.mem_vdata[2][18]
.sym 74526 rvsoc.cpu0.sysregs[3][30]
.sym 74528 rvsoc.cpu0.D_insn_typ[14]
.sym 74529 rvsoc.cpu0.D_next_pc[22]
.sym 74530 rvsoc.cpu0.sysregs[1][13]
.sym 74531 rvsoc.cpu0.D_next_pc[1]
.sym 74532 rvsoc.cpu0.D_next_pc[28]
.sym 74533 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[31]
.sym 74534 rvsoc.cpu0.D_op1[10]
.sym 74535 rvsoc.cpu0.D_next_pc[29]
.sym 74536 rvsoc.cpu0.D_insn[21]
.sym 74537 $abc$63045$new_ys__n6314_
.sym 74538 rvsoc.cpu0.D_actv_pc[17]
.sym 74539 $abc$63045$new_ys__n1872_inv_
.sym 74540 $abc$63045$new_n4706_
.sym 74541 rvsoc.data_wdata[9]
.sym 74542 rvsoc.data_wdata[7]
.sym 74543 rvsoc.data_wdata[2]
.sym 74545 rvsoc.data_wdata[16]
.sym 74546 rvsoc.code_adrs[3]
.sym 74548 rvsoc.eram.adrs[2]
.sym 74549 rvsoc.cpu0.D_actv_pc[28]
.sym 74550 rvsoc.cpu0.D_actv_pc[13]
.sym 74551 rvsoc.cpu0.D_next_pc[13]
.sym 74557 $abc$63045$new_n3967_
.sym 74558 $abc$63045$new_ys__n2095_
.sym 74559 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[27]
.sym 74560 $abc$63045$new_n3951_
.sym 74561 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[29]
.sym 74563 $abc$63045$new_ys__n2088_
.sym 74564 rvsoc.code_adrs[3]
.sym 74566 rvsoc.code_adrs[0]
.sym 74567 $abc$63045$new_n3959_
.sym 74568 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 74569 rvsoc.cpu0.D_insn_typ[12]
.sym 74570 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[30]
.sym 74571 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[31]
.sym 74572 $abc$63045$new_ys__n2074_
.sym 74575 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[27]
.sym 74578 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[30]
.sym 74582 rvsoc.cpu0.D_insn_typ[13]
.sym 74583 rvsoc.cpu0.D_op1[27]
.sym 74584 rvsoc.cpu0.D_op1[30]
.sym 74586 $abc$63045$new_n3963_
.sym 74587 rvsoc.cpu0.D_insn_typ[14]
.sym 74588 $abc$63045$new_ys__n2102_
.sym 74590 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[27]
.sym 74591 $abc$63045$new_n3951_
.sym 74592 $abc$63045$new_ys__n2074_
.sym 74593 rvsoc.cpu0.D_insn_typ[14]
.sym 74596 rvsoc.cpu0.D_insn_typ[14]
.sym 74597 $abc$63045$new_ys__n2088_
.sym 74598 $abc$63045$new_n3959_
.sym 74599 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[29]
.sym 74602 $abc$63045$new_n3967_
.sym 74603 rvsoc.cpu0.D_insn_typ[14]
.sym 74604 $abc$63045$new_ys__n2102_
.sym 74605 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[31]
.sym 74608 rvsoc.cpu0.D_insn_typ[12]
.sym 74609 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[27]
.sym 74610 rvsoc.cpu0.D_op1[27]
.sym 74611 rvsoc.cpu0.D_insn_typ[13]
.sym 74614 $abc$63045$new_n3963_
.sym 74615 $abc$63045$new_ys__n2095_
.sym 74616 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[30]
.sym 74617 rvsoc.cpu0.D_insn_typ[14]
.sym 74620 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[30]
.sym 74621 rvsoc.cpu0.D_insn_typ[13]
.sym 74622 rvsoc.cpu0.D_insn_typ[12]
.sym 74623 rvsoc.cpu0.D_op1[30]
.sym 74629 rvsoc.code_adrs[3]
.sym 74633 rvsoc.code_adrs[0]
.sym 74636 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 74637 rvsoc.clka
.sym 74643 rvsoc.mem_vdata[2][1]
.sym 74648 rvsoc.code_adrs[0]
.sym 74651 $abc$63045$new_n3967_
.sym 74652 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 74654 rvsoc.cpu0.sysregs[3][17]
.sym 74655 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 74657 rvsoc.cpu0.D_insn[27]
.sym 74658 $abc$63045$new_ys__n1550_
.sym 74659 rvsoc.cpu0.D_insn_typ[8]
.sym 74660 rvsoc.cpu0.D_actv_pc[1]
.sym 74661 rvsoc.cpu0.D_actv_pc[16]
.sym 74662 rvsoc.cpu0.sysregs[3][6]
.sym 74663 $abc$63045$new_n3522_
.sym 74664 $abc$63045$new_ys__n3576_
.sym 74665 rvsoc.cpu0.D_op2[8]
.sym 74666 rvsoc.cpu0.sysregs[1][29]
.sym 74667 rvsoc.cpu0.sysregs[1][8]
.sym 74668 rvsoc.data_wdata[12]
.sym 74669 $abc$63045$new_ys__n1880_inv_
.sym 74670 rvsoc.cpu0.D_op1[30]
.sym 74671 rvsoc.cpu0.sysregs[3][27]
.sym 74672 rvsoc.cpu0.D_next_pc[23]
.sym 74673 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 74674 rvsoc.cpu0.D_op2[24]
.sym 74680 $abc$63045$new_ys__n3576_
.sym 74681 $abc$63045$new_n3522_
.sym 74682 rvsoc.cpu0.sysregs[1][29]
.sym 74683 $abc$63045$new_ys__n2053_
.sym 74687 rvsoc.cpu0.D_insn_typ[8]
.sym 74688 $abc$63045$new_ys__n2055_inv_
.sym 74693 $abc$63045$new_ys__n2076_inv_
.sym 74695 rvsoc.cpu0.D_insn_typ[8]
.sym 74696 $abc$63045$new_n3816_
.sym 74697 rvsoc.cpu0.sysregs[3][27]
.sym 74698 rvsoc.cpu0.D_insn[21]
.sym 74699 rvsoc.cpu0.D_insn_typ[14]
.sym 74700 rvsoc.data_wdata[14]
.sym 74701 rvsoc.cpu0.sysregs[3][30]
.sym 74702 rvsoc.cpu0.sysregs[1][24]
.sym 74703 rvsoc.cpu0.sysregs[1][27]
.sym 74704 rvsoc.cpu0.sysregs[3][29]
.sym 74705 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[24]
.sym 74706 rvsoc.cpu0.D_insn[21]
.sym 74707 $abc$63045$new_n3939_
.sym 74708 rvsoc.cpu0.sysregs[1][30]
.sym 74709 rvsoc.cpu0.sysregs[3][24]
.sym 74711 rvsoc.cpu0.sysregs[1][27]
.sym 74713 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[24]
.sym 74714 $abc$63045$new_ys__n2053_
.sym 74715 $abc$63045$new_n3939_
.sym 74716 rvsoc.cpu0.D_insn_typ[14]
.sym 74719 rvsoc.cpu0.sysregs[3][30]
.sym 74720 rvsoc.cpu0.D_insn[21]
.sym 74721 rvsoc.cpu0.sysregs[1][30]
.sym 74722 rvsoc.cpu0.D_insn_typ[8]
.sym 74725 $abc$63045$new_ys__n2076_inv_
.sym 74727 $abc$63045$new_n3816_
.sym 74728 rvsoc.cpu0.sysregs[1][27]
.sym 74731 rvsoc.cpu0.D_insn_typ[8]
.sym 74732 rvsoc.cpu0.sysregs[1][24]
.sym 74733 rvsoc.cpu0.D_insn[21]
.sym 74734 rvsoc.cpu0.sysregs[3][24]
.sym 74737 $abc$63045$new_n3816_
.sym 74739 rvsoc.cpu0.sysregs[1][24]
.sym 74740 $abc$63045$new_ys__n2055_inv_
.sym 74743 $abc$63045$new_n3522_
.sym 74744 $abc$63045$new_ys__n3576_
.sym 74746 rvsoc.data_wdata[14]
.sym 74749 rvsoc.cpu0.D_insn_typ[8]
.sym 74750 rvsoc.cpu0.D_insn[21]
.sym 74751 rvsoc.cpu0.sysregs[1][29]
.sym 74752 rvsoc.cpu0.sysregs[3][29]
.sym 74755 rvsoc.cpu0.D_insn[21]
.sym 74756 rvsoc.cpu0.D_insn_typ[8]
.sym 74757 rvsoc.cpu0.sysregs[3][27]
.sym 74758 rvsoc.cpu0.sysregs[1][27]
.sym 74759 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 74760 rvsoc.clka
.sym 74766 rvsoc.mem_vdata[2][0]
.sym 74772 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 74773 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 74774 $abc$63045$new_ys__n2556_inv_
.sym 74775 rvsoc.cpu0.sysregs[3][21]
.sym 74776 rvsoc.cpu0.E_op1[24]
.sym 74778 rvsoc.cpu0.D_actv_pc[1]
.sym 74779 $abc$63045$new_ys__n1580_
.sym 74780 rvsoc.cpu0.D_actv_pc[23]
.sym 74781 $abc$63045$new_n4616_
.sym 74782 rvsoc.cpu0.E_op1[20]
.sym 74785 rvsoc.cpu0.D_actv_pc[0]
.sym 74786 rvsoc.cpu0.sysregs[1][2]
.sym 74787 rvsoc.cpu0.E_Br_adrs[27]
.sym 74789 rvsoc.data_wdata[30]
.sym 74790 rvsoc.cpu0.sysregs[3][29]
.sym 74791 rvsoc.data_wdata[31]
.sym 74792 rvsoc.eram.adrs[3]
.sym 74793 rvsoc.eram.adrs[1]
.sym 74794 rvsoc.cpu0.sysregs[1][30]
.sym 74795 rvsoc.mem_vdata[2][2]
.sym 74796 rvsoc.cpu0.sysregs[3][12]
.sym 74797 rvsoc.cpu0.D_funct3[0]
.sym 74803 $abc$63045$new_n3542_
.sym 74804 rvsoc.cpu0.D_funct3[0]
.sym 74805 $abc$63045$new_n3585_
.sym 74807 rvsoc.data_wdata[31]
.sym 74808 rvsoc.cpu0.D_actv_pc[9]
.sym 74809 rvsoc.cpu0.D_next_pc[5]
.sym 74812 $abc$63045$new_n4706_
.sym 74813 $abc$63045$new_ys__n6146_
.sym 74815 rvsoc.cpu0.D_actv_pc[21]
.sym 74820 rvsoc.cpu0.D_funct3[1]
.sym 74821 rvsoc.cpu0.sysregs[0][28]
.sym 74822 rvsoc.cpu0.sysregs[2][28]
.sym 74824 $abc$63045$new_ys__n3576_
.sym 74825 rvsoc.cpu0.D_op2[8]
.sym 74826 $abc$63045$new_n6052_
.sym 74828 $abc$63045$new_n6053_
.sym 74829 $abc$63045$new_ys__n1880_inv_
.sym 74830 rvsoc.cpu0.D_insn_typ[10]
.sym 74832 rvsoc.data_wdata[20]
.sym 74834 rvsoc.cpu0.D_op2[24]
.sym 74838 rvsoc.cpu0.D_next_pc[5]
.sym 74842 $abc$63045$new_n6052_
.sym 74843 $abc$63045$new_n4706_
.sym 74844 $abc$63045$new_ys__n6146_
.sym 74845 rvsoc.cpu0.D_insn_typ[10]
.sym 74848 rvsoc.cpu0.D_op2[8]
.sym 74849 rvsoc.cpu0.D_funct3[0]
.sym 74850 rvsoc.cpu0.D_op2[24]
.sym 74851 rvsoc.cpu0.D_funct3[1]
.sym 74854 rvsoc.cpu0.sysregs[2][28]
.sym 74855 rvsoc.cpu0.sysregs[0][28]
.sym 74860 rvsoc.data_wdata[31]
.sym 74862 $abc$63045$new_n3585_
.sym 74863 $abc$63045$new_ys__n3576_
.sym 74868 rvsoc.cpu0.D_actv_pc[9]
.sym 74873 rvsoc.cpu0.D_actv_pc[21]
.sym 74874 $abc$63045$new_n6053_
.sym 74875 $abc$63045$new_ys__n1880_inv_
.sym 74879 $abc$63045$new_n3542_
.sym 74880 $abc$63045$new_ys__n3576_
.sym 74881 rvsoc.data_wdata[20]
.sym 74882 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 74883 rvsoc.clka
.sym 74889 rvsoc.mem_vdata[2][3]
.sym 74897 $abc$63045$new_n4747_
.sym 74899 $abc$63045$new_ys__n6146_
.sym 74900 $abc$63045$new_n3349_
.sym 74901 rvsoc.cpu0.D_actv_pc[7]
.sym 74902 rvsoc.eram.adrs[9]
.sym 74903 rvsoc.cpu0.D_insn[30]
.sym 74905 rvsoc.cpu0.D_actv_pc[0]
.sym 74906 $abc$63045$new_n3561_
.sym 74907 rvsoc.data_wdata[1]
.sym 74908 $abc$63045$new_n3585_
.sym 74909 rvsoc.eram.adrs[9]
.sym 74910 $abc$63045$new_ys__n1383_inv_
.sym 74911 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 74912 rvsoc.eram.adrs[8]
.sym 74913 rvsoc.cpu0.D_actv_pc[24]
.sym 74914 $abc$63045$new_ys__n12500_inv_
.sym 74916 rvsoc.cpu0.D_insn_typ[10]
.sym 74917 rvsoc.eram.adrs[4]
.sym 74918 rvsoc.eram.adrs[9]
.sym 74919 $abc$63045$new_n6063_
.sym 74920 rvsoc.data_wdata[17]
.sym 74927 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 74929 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 74930 $abc$63045$new_ys__n12479_inv_
.sym 74931 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 74932 $abc$63045$new_n3411_
.sym 74933 rvsoc.cpu0.E_op1[8]
.sym 74934 $abc$63045$new_ys__n12499_inv_
.sym 74935 $abc$63045$new_ys__n12492_inv_
.sym 74936 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 74937 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 74938 $abc$63045$new_ys__n12482_inv_
.sym 74939 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 74940 $abc$63045$new_n3411_
.sym 74941 $abc$63045$new_n3565_
.sym 74944 $abc$63045$new_n3413_
.sym 74946 rvsoc.cpu0.sysregs[3][27]
.sym 74947 rvsoc.data_wdata[8]
.sym 74948 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 74949 rvsoc.cpu0.D_sysidx[1]
.sym 74951 $abc$63045$new_n3414_
.sym 74952 rvsoc.cpu0.D_sysidx[0]
.sym 74953 rvsoc.cpu0.sysregs[2][27]
.sym 74957 $abc$63045$new_ys__n12498_inv_
.sym 74959 $abc$63045$new_ys__n12492_inv_
.sym 74961 $abc$63045$new_n3411_
.sym 74962 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 74965 rvsoc.cpu0.D_sysidx[1]
.sym 74966 rvsoc.cpu0.sysregs[2][27]
.sym 74967 rvsoc.cpu0.D_sysidx[0]
.sym 74968 rvsoc.cpu0.sysregs[3][27]
.sym 74971 $abc$63045$new_n3413_
.sym 74972 rvsoc.data_wdata[8]
.sym 74973 $abc$63045$new_n3414_
.sym 74974 rvsoc.cpu0.E_op1[8]
.sym 74978 $abc$63045$new_ys__n12479_inv_
.sym 74979 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 74980 $abc$63045$new_n3411_
.sym 74983 $abc$63045$new_n3411_
.sym 74985 $abc$63045$new_ys__n12498_inv_
.sym 74986 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 74989 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 74990 $abc$63045$new_n3411_
.sym 74991 $abc$63045$new_ys__n12499_inv_
.sym 74995 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 74996 $abc$63045$new_ys__n12482_inv_
.sym 74997 $abc$63045$new_n3411_
.sym 75001 $abc$63045$new_n3411_
.sym 75002 $abc$63045$new_n3565_
.sym 75004 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 75005 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 75006 rvsoc.clka
.sym 75012 rvsoc.mem_vdata[2][2]
.sym 75021 $abc$63045$new_ys__n12492_inv_
.sym 75022 rvsoc.cpu0.sysregs[3][28]
.sym 75024 rvsoc.cpu0.D_op2[12]
.sym 75025 rvsoc.cpu0.D_actv_pc[19]
.sym 75026 $abc$63045$new_ys__n12482_inv_
.sym 75028 rvsoc.cpu0.sysregs[3][8]
.sym 75029 $abc$63045$new_n3565_
.sym 75030 $abc$63045$new_ys__n12499_inv_
.sym 75031 rvsoc.data_wdata[11]
.sym 75037 rvsoc.data_wdata[16]
.sym 75040 rvsoc.cpu0.sysregs[3][2]
.sym 75042 rvsoc.data_wdata[2]
.sym 75043 $abc$63045$new_ys__n12498_inv_
.sym 75050 $abc$63045$new_ys__n12471_inv_
.sym 75051 $abc$63045$new_n3413_
.sym 75053 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 75054 $abc$63045$new_ys__n12501_inv_
.sym 75055 $abc$63045$new_ys__n12483_inv_
.sym 75057 $abc$63045$new_ys__n12495_inv_
.sym 75058 $abc$63045$new_n3414_
.sym 75061 $abc$63045$new_ys__n12481_inv_
.sym 75062 $abc$63045$new_ys__n12473_inv_
.sym 75063 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 75068 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 75069 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 75070 rvsoc.data_wdata[28]
.sym 75071 $abc$63045$new_n3411_
.sym 75072 rvsoc.cpu0.E_op1[28]
.sym 75074 $abc$63045$new_ys__n12500_inv_
.sym 75075 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 75076 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 75078 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 75079 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 75082 $abc$63045$new_ys__n12473_inv_
.sym 75083 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 75084 $abc$63045$new_n3411_
.sym 75088 rvsoc.cpu0.E_op1[28]
.sym 75089 $abc$63045$new_n3414_
.sym 75090 rvsoc.data_wdata[28]
.sym 75091 $abc$63045$new_n3413_
.sym 75094 $abc$63045$new_n3411_
.sym 75096 $abc$63045$new_ys__n12500_inv_
.sym 75097 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 75100 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 75101 $abc$63045$new_n3411_
.sym 75102 $abc$63045$new_ys__n12481_inv_
.sym 75106 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 75108 $abc$63045$new_n3411_
.sym 75109 $abc$63045$new_ys__n12495_inv_
.sym 75112 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 75113 $abc$63045$new_ys__n12483_inv_
.sym 75115 $abc$63045$new_n3411_
.sym 75118 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 75119 $abc$63045$new_ys__n12471_inv_
.sym 75120 $abc$63045$new_n3411_
.sym 75125 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 75126 $abc$63045$new_ys__n12501_inv_
.sym 75127 $abc$63045$new_n3411_
.sym 75128 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60434
.sym 75129 rvsoc.clka
.sym 75144 $abc$63045$new_ys__n12471_inv_
.sym 75145 $abc$63045$new_n4700_
.sym 75146 rvsoc.data_wdata[21]
.sym 75147 rvsoc.cpu0.D_actv_pc[10]
.sym 75148 $abc$63045$new_ys__n1873_inv_
.sym 75149 rvsoc.cpu0.sysregs[3][29]
.sym 75150 rvsoc.data_wdata[16]
.sym 75151 $abc$63045$new_ys__n12483_inv_
.sym 75153 $abc$63045$new_ys__n12495_inv_
.sym 75154 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 75155 rvsoc.data_wdata[12]
.sym 75156 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 75158 rvsoc.cpu0.sysregs[1][29]
.sym 75161 rvsoc.cpu0.sysregs[1][11]
.sym 75162 rvsoc.cpu0.E_op1[29]
.sym 75163 rvsoc.cpu0.sysregs[1][8]
.sym 75164 rvsoc.cpu0.sysregs[3][0]
.sym 75165 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 75166 rvsoc.cpu0.sysregs[3][30]
.sym 75174 rvsoc.cpu0.sysregs[0][21]
.sym 75175 $abc$63045$new_ys__n6153_inv_
.sym 75176 rvsoc.cpu0.sysregs[3][24]
.sym 75177 rvsoc.cpu0.D_sysidx[0]
.sym 75180 rvsoc.cpu0.sysregs[3][21]
.sym 75182 rvsoc.data_wdata[29]
.sym 75183 rvsoc.cpu0.sysregs[2][21]
.sym 75184 rvsoc.cpu0.E_op1[24]
.sym 75185 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 75186 rvsoc.cpu0.E_op1[29]
.sym 75187 rvsoc.cpu0.D_sysidx[1]
.sym 75189 rvsoc.cpu0.sysregs[1][21]
.sym 75190 $abc$63045$new_n3413_
.sym 75191 $abc$63045$new_n6063_
.sym 75193 rvsoc.data_wdata[24]
.sym 75194 rvsoc.cpu0.D_op1[22]
.sym 75195 rvsoc.cpu0.sysregs[1][27]
.sym 75197 $abc$63045$new_n3414_
.sym 75198 rvsoc.cpu0.sysregs[2][24]
.sym 75199 $abc$63045$new_ys__n6154_inv_
.sym 75200 $abc$63045$new_n6050_
.sym 75201 rvsoc.cpu0.sysregs[0][27]
.sym 75202 rvsoc.cpu0.D_insn_typ[10]
.sym 75205 rvsoc.cpu0.D_sysidx[1]
.sym 75206 $abc$63045$new_n6050_
.sym 75207 rvsoc.cpu0.sysregs[0][21]
.sym 75208 rvsoc.cpu0.sysregs[1][21]
.sym 75211 rvsoc.cpu0.sysregs[1][27]
.sym 75212 rvsoc.cpu0.sysregs[0][27]
.sym 75213 $abc$63045$new_n6063_
.sym 75214 rvsoc.cpu0.D_sysidx[1]
.sym 75217 rvsoc.cpu0.D_sysidx[1]
.sym 75218 rvsoc.cpu0.D_sysidx[0]
.sym 75219 rvsoc.cpu0.sysregs[2][21]
.sym 75220 rvsoc.cpu0.sysregs[3][21]
.sym 75223 $abc$63045$new_ys__n6153_inv_
.sym 75224 $abc$63045$new_ys__n6154_inv_
.sym 75225 rvsoc.cpu0.D_insn_typ[10]
.sym 75226 rvsoc.cpu0.D_sysidx[1]
.sym 75229 $abc$63045$new_n3413_
.sym 75230 rvsoc.data_wdata[24]
.sym 75231 $abc$63045$new_n3414_
.sym 75232 rvsoc.cpu0.E_op1[24]
.sym 75235 rvsoc.cpu0.sysregs[2][24]
.sym 75237 rvsoc.cpu0.D_sysidx[0]
.sym 75238 rvsoc.cpu0.sysregs[3][24]
.sym 75241 $abc$63045$new_n3414_
.sym 75242 rvsoc.data_wdata[29]
.sym 75243 $abc$63045$new_n3413_
.sym 75244 rvsoc.cpu0.E_op1[29]
.sym 75250 rvsoc.cpu0.D_op1[22]
.sym 75251 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 75252 rvsoc.clka
.sym 75253 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 75266 rvsoc.data_wdata[8]
.sym 75267 $abc$63045$new_ys__n1460_
.sym 75270 $abc$63045$new_ys__n6164_
.sym 75271 $abc$63045$new_n4411_
.sym 75272 rvsoc.cpu0.sysregs[1][8]
.sym 75273 rvsoc.cpu0.D_sysidx[0]
.sym 75276 rvsoc.cpu0.sysregs[2][8]
.sym 75280 rvsoc.cpu0.D_op1[22]
.sym 75282 rvsoc.cpu0.sysregs[1][2]
.sym 75285 $abc$63045$new_ys__n6154_inv_
.sym 75286 rvsoc.cpu0.sysregs[1][30]
.sym 75287 rvsoc.cpu0.sysregs[0][27]
.sym 75289 rvsoc.cpu0.sysregs[2][0]
.sym 75299 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 75301 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 75307 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 75308 rvsoc.cpu0.sysregs[0][24]
.sym 75313 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 75314 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 75315 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 75318 rvsoc.cpu0.D_sysidx[0]
.sym 75321 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 75323 rvsoc.cpu0.sysregs[1][24]
.sym 75324 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 75325 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 75330 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 75335 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 75343 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 75346 rvsoc.cpu0.sysregs[1][24]
.sym 75348 rvsoc.cpu0.D_sysidx[0]
.sym 75349 rvsoc.cpu0.sysregs[0][24]
.sym 75355 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 75360 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 75365 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 75371 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 75374 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 75375 rvsoc.clka
.sym 75376 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 75385 rvsoc.data_wdata[0]
.sym 75386 rvsoc.cpu0.D_op2[16]
.sym 75390 rvsoc.cpu0.E_insn_typ[8]
.sym 75391 rvsoc.cpu0.sysregs[1][10]
.sym 75392 rvsoc.data_wdata[2]
.sym 75393 rvsoc.cpu0.sysregs[1][0]
.sym 75395 rvsoc.data_wdata[0]
.sym 75396 rvsoc.data_wdata[10]
.sym 75397 $abc$63045$new_n6000_
.sym 75398 rvsoc.cpu0.sysregs[2][2]
.sym 75400 $abc$63045$new_n4229_
.sym 75401 rvsoc.cpu0.sysregs[2][30]
.sym 75418 rvsoc.cpu0.sysregs[1][30]
.sym 75420 rvsoc.cpu0.D_insn_typ[10]
.sym 75421 rvsoc.cpu0.sysregs[0][30]
.sym 75422 $abc$63045$new_ys__n6171_inv_
.sym 75427 rvsoc.cpu0.sysregs[2][30]
.sym 75428 $abc$63045$new_ys__n6172_inv_
.sym 75431 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 75433 rvsoc.cpu0.sysregs[3][12]
.sym 75434 rvsoc.cpu0.sysregs[3][0]
.sym 75435 rvsoc.cpu0.sysregs[2][12]
.sym 75436 rvsoc.cpu0.sysregs[3][30]
.sym 75437 rvsoc.cpu0.D_sysidx[1]
.sym 75440 rvsoc.cpu0.D_sysidx[0]
.sym 75441 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 75444 rvsoc.cpu0.D_sysidx[0]
.sym 75445 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 75446 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 75447 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 75448 rvsoc.cpu0.D_sysidx[0]
.sym 75449 rvsoc.cpu0.sysregs[2][0]
.sym 75451 rvsoc.cpu0.sysregs[2][0]
.sym 75452 rvsoc.cpu0.D_sysidx[1]
.sym 75453 rvsoc.cpu0.sysregs[3][0]
.sym 75454 rvsoc.cpu0.D_sysidx[0]
.sym 75457 rvsoc.cpu0.D_sysidx[1]
.sym 75458 rvsoc.cpu0.D_insn_typ[10]
.sym 75459 $abc$63045$new_ys__n6172_inv_
.sym 75460 $abc$63045$new_ys__n6171_inv_
.sym 75463 rvsoc.cpu0.sysregs[3][30]
.sym 75464 rvsoc.cpu0.D_sysidx[0]
.sym 75465 rvsoc.cpu0.sysregs[2][30]
.sym 75469 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 75475 rvsoc.cpu0.sysregs[1][30]
.sym 75477 rvsoc.cpu0.D_sysidx[0]
.sym 75478 rvsoc.cpu0.sysregs[0][30]
.sym 75481 rvsoc.cpu0.sysregs[2][12]
.sym 75482 rvsoc.cpu0.D_sysidx[0]
.sym 75484 rvsoc.cpu0.sysregs[3][12]
.sym 75488 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 75496 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 75497 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$60002
.sym 75498 rvsoc.clka
.sym 75499 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 75514 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 75515 rvsoc.cpu0.E_op1[29]
.sym 75516 $abc$63045$new_ys__n1427_
.sym 75519 rvsoc.cpu0.D_op1[29]
.sym 75520 rvsoc.cpu0.sysregs[1][11]
.sym 75521 rvsoc.cpu0.E_op1[28]
.sym 75639 rvsoc.gpio0.dir[3]
.sym 75653 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 75698 rvsoc.gpio0.data[6]
.sym 75700 rvsoc.gpio0.dir[6]
.sym 75701 rvsoc.gpio0.data[7]
.sym 75703 rvsoc.gpio0.dir[7]
.sym 75707 rvsoc.gpio0.dir[7]
.sym 75714 rvsoc.gpio0.data[7]
.sym 75718 rvsoc.gpio0.data[6]
.sym 75721 rvsoc.gpio0.dir[6]
.sym 75723 rvsoc.gpio0.dir[0]
.sym 75724 $abc$63045$new_n5067_
.sym 75725 rvsoc.cram.adrs[10]
.sym 75726 rvsoc.gpio0.dir[4]
.sym 75727 rvsoc.cram.adrs[3]
.sym 75728 $abc$63045$new_n4093_
.sym 75729 rvsoc.gpio0.dir[6]
.sym 75730 $abc$63045$new_n5292_
.sym 75742 $PACKER_GND_NET
.sym 75746 rvsoc.data_wdata[13]
.sym 75747 rvsoc.mem_vdata[2][6]
.sym 75764 rvsoc.eram.adrs[0]
.sym 75765 rvsoc.eram.adrs[9]
.sym 75766 rvsoc.eram.adrs[6]
.sym 75767 $PACKER_VCC_NET
.sym 75769 rvsoc.eram.adrs[1]
.sym 75773 rvsoc.data_wdata[15]
.sym 75780 rvsoc.eram.adrs[10]
.sym 75781 $PACKER_VCC_NET
.sym 75783 rvsoc.eram.adrs[3]
.sym 75785 rvsoc.eram.adrs[7]
.sym 75787 rvsoc.eram.adrs[4]
.sym 75789 rvsoc.eram.adrs[2]
.sym 75793 rvsoc.eram.adrs[8]
.sym 75794 rvsoc.eram.adrs[5]
.sym 75799 $abc$63045$new_n4094_
.sym 75800 $abc$63045$new_n5293_
.sym 75801 $abc$63045$new_n5066_
.sym 75802 $abc$63045$new_n5291_
.sym 75803 $abc$63045$new_n4091_
.sym 75804 rvsoc.mem_vdata[3][14]
.sym 75805 rvsoc.mem_vdata[3][19]
.sym 75806 $abc$63045$new_n5065_
.sym 75815 rvsoc.eram.adrs[0]
.sym 75816 rvsoc.eram.adrs[1]
.sym 75817 rvsoc.eram.adrs[10]
.sym 75818 rvsoc.eram.adrs[2]
.sym 75819 rvsoc.eram.adrs[3]
.sym 75820 rvsoc.eram.adrs[4]
.sym 75821 rvsoc.eram.adrs[5]
.sym 75822 rvsoc.eram.adrs[6]
.sym 75823 rvsoc.eram.adrs[7]
.sym 75824 rvsoc.eram.adrs[8]
.sym 75825 rvsoc.eram.adrs[9]
.sym 75826 rvsoc.clkn
.sym 75827 $PACKER_VCC_NET
.sym 75828 $PACKER_VCC_NET
.sym 75830 rvsoc.data_wdata[15]
.sym 75841 rvsoc.data_adrs[5]
.sym 75842 rvsoc.gpio0.dir[6]
.sym 75843 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 75844 rvsoc.data_wdata[15]
.sym 75845 rvsoc.data_wdata[15]
.sym 75846 rvsoc.spi0.rxbfr[4]
.sym 75847 rvsoc.mem_vdata[1][0]
.sym 75849 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 75850 rvsoc.code_adrs[5]
.sym 75851 rvsoc.data_wdata[12]
.sym 75853 rvsoc.code_adrs[28]
.sym 75858 rvsoc.code_adrs[30]
.sym 75859 rvsoc.eram.adrs[7]
.sym 75860 rvsoc.data_wdata[4]
.sym 75861 $PACKER_VCC_NET
.sym 75869 rvsoc.eram.adrs[5]
.sym 75870 rvsoc.data_adrs[29]
.sym 75871 rvsoc.eram.adrs[0]
.sym 75872 rvsoc.data_adrs[28]
.sym 75873 $PACKER_VCC_NET
.sym 75874 $PACKER_VCC_NET
.sym 75877 $abc$63045$new_ys__n2556_inv_
.sym 75878 rvsoc.data_adrs[28]
.sym 75879 rvsoc.eram.adrs[6]
.sym 75880 rvsoc.eram.adrs[10]
.sym 75881 $PACKER_VCC_NET
.sym 75882 rvsoc.eram.adrs[6]
.sym 75883 $PACKER_VCC_NET
.sym 75886 rvsoc.mem_vdata[4][10]
.sym 75888 rvsoc.data_wst[0]
.sym 75890 rvsoc.eram.adrs[2]
.sym 75891 rvsoc.data_wdata[6]
.sym 75892 $abc$63045$new_ys__n11766_
.sym 75893 rvsoc.data_wdata[14]
.sym 75894 rvsoc.bootram.adrs[4]
.sym 75895 $abc$63045$new_ys__n11298_
.sym 75908 rvsoc.data_wdata[14]
.sym 75909 rvsoc.eram.adrs[1]
.sym 75910 rvsoc.eram.adrs[4]
.sym 75912 rvsoc.eram.adrs[2]
.sym 75916 rvsoc.eram.adrs[7]
.sym 75917 rvsoc.eram.adrs[8]
.sym 75918 $PACKER_VCC_NET
.sym 75923 rvsoc.eram.adrs[5]
.sym 75925 rvsoc.eram.adrs[9]
.sym 75926 rvsoc.eram.adrs[0]
.sym 75930 rvsoc.eram.adrs[3]
.sym 75932 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 75933 rvsoc.eram.adrs[10]
.sym 75935 rvsoc.eram.adrs[6]
.sym 75937 rvsoc.mem_vdata[3][13]
.sym 75938 $abc$63045$new_n5255_
.sym 75939 $abc$63045$auto$wreduce.cc:452:run$2913[7]
.sym 75940 $abc$63045$new_n5253_
.sym 75941 rvsoc.cram.adrs[7]
.sym 75942 $abc$63045$new_n5254_
.sym 75943 rvsoc.mem_vdata[3][29]
.sym 75944 $abc$63045$new_n4119_
.sym 75953 rvsoc.eram.adrs[0]
.sym 75954 rvsoc.eram.adrs[1]
.sym 75955 rvsoc.eram.adrs[10]
.sym 75956 rvsoc.eram.adrs[2]
.sym 75957 rvsoc.eram.adrs[3]
.sym 75958 rvsoc.eram.adrs[4]
.sym 75959 rvsoc.eram.adrs[5]
.sym 75960 rvsoc.eram.adrs[6]
.sym 75961 rvsoc.eram.adrs[7]
.sym 75962 rvsoc.eram.adrs[8]
.sym 75963 rvsoc.eram.adrs[9]
.sym 75964 rvsoc.clkn
.sym 75965 $abc$63045$auto$wreduce.cc:452:run$3075[15]
.sym 75969 rvsoc.data_wdata[14]
.sym 75974 $PACKER_VCC_NET
.sym 75978 rvsoc.data_wdata[11]
.sym 75979 rvsoc.cram.adrs[13]
.sym 75981 rvsoc.spi0.rxbfr[5]
.sym 75982 rvsoc.mem_vdata[4][6]
.sym 75983 rvsoc.mem_vdata[4][4]
.sym 75984 rvsoc.mem_vdata[2][0]
.sym 75985 rvsoc.eram.adrs[1]
.sym 75987 $PACKER_GND_NET
.sym 75989 rvsoc.gpio0.data[4]
.sym 75991 rvsoc.data_wdata[8]
.sym 75992 rvsoc.eram.adrs[0]
.sym 75993 rvsoc.data_adrs[2]
.sym 75994 rvsoc.code_adrs[29]
.sym 75995 $abc$63045$new_n3120_
.sym 75996 rvsoc.code_adrs[28]
.sym 75997 rvsoc.mem_vdata[0][0]
.sym 75999 rvsoc.mem_vdata[5][13]
.sym 76000 rvsoc.code_adrs[29]
.sym 76001 rvsoc.mem_vdata[15][13]
.sym 76002 $abc$63045$auto$wreduce.cc:452:run$2917[23]
.sym 76011 rvsoc.data_wdata[5]
.sym 76014 rvsoc.bootram.adrs[0]
.sym 76015 rvsoc.bootram.adrs[6]
.sym 76018 $PACKER_VCC_NET
.sym 76020 rvsoc.data_wdata[7]
.sym 76022 rvsoc.bootram.adrs[5]
.sym 76025 rvsoc.data_wdata[4]
.sym 76027 $PACKER_VCC_NET
.sym 76029 rvsoc.bootram.adrs[3]
.sym 76030 rvsoc.bootram.adrs[2]
.sym 76032 rvsoc.bootram.adrs[1]
.sym 76034 rvsoc.data_wdata[6]
.sym 76035 rvsoc.bootram.adrs[8]
.sym 76036 rvsoc.bootram.adrs[7]
.sym 76037 rvsoc.bootram.adrs[4]
.sym 76039 $abc$63045$new_ys__n7742_
.sym 76040 rvsoc.mem_vdata[4][10]
.sym 76041 rvsoc.mem_vdata[4][13]
.sym 76042 $abc$63045$new_n5064_
.sym 76043 $abc$63045$new_n5252_
.sym 76044 $abc$63045$new_n4117_
.sym 76045 $abc$63045$new_n4116_
.sym 76046 $abc$63045$new_n3597_
.sym 76055 rvsoc.bootram.adrs[0]
.sym 76056 rvsoc.bootram.adrs[1]
.sym 76058 rvsoc.bootram.adrs[2]
.sym 76059 rvsoc.bootram.adrs[3]
.sym 76060 rvsoc.bootram.adrs[4]
.sym 76061 rvsoc.bootram.adrs[5]
.sym 76062 rvsoc.bootram.adrs[6]
.sym 76063 rvsoc.bootram.adrs[7]
.sym 76064 rvsoc.bootram.adrs[8]
.sym 76066 rvsoc.clkn
.sym 76067 $PACKER_VCC_NET
.sym 76068 $PACKER_VCC_NET
.sym 76069 rvsoc.data_wdata[5]
.sym 76071 rvsoc.data_wdata[6]
.sym 76073 rvsoc.data_wdata[7]
.sym 76075 rvsoc.data_wdata[4]
.sym 76079 rvsoc.data_wdata[29]
.sym 76080 rvsoc.mem_vdata[2][1]
.sym 76081 $abc$63045$new_ys__n11818_
.sym 76082 rvsoc.spi0.status[11]
.sym 76085 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 76086 rvsoc.mem_vdata[2][13]
.sym 76087 $abc$63045$new_ys__n2231_inv_
.sym 76088 rvsoc.mem_vdata[4][4]
.sym 76089 rvsoc.mem_vdata[0][23]
.sym 76090 rvsoc.data_adrs[29]
.sym 76091 rvsoc.bootram.adrs[6]
.sym 76092 $abc$63045$new_ys__n11766_
.sym 76093 rvsoc.cpu0.F_insn[13]
.sym 76094 rvsoc.code_adrs[30]
.sym 76095 $PACKER_GND_NET
.sym 76096 rvsoc.bootram.adrs[2]
.sym 76097 rvsoc.mem_vdata[1][13]
.sym 76098 rvsoc.bootram.adrs[1]
.sym 76099 rvsoc.eram.adrs[7]
.sym 76100 rvsoc.bootram.adrs[5]
.sym 76101 $abc$63045$new_ys__n11772_
.sym 76102 $abc$63045$new_ys__n4261_
.sym 76103 $abc$63045$new_n4118_
.sym 76104 rvsoc.code_adrs[31]
.sym 76109 rvsoc.data_wdata[1]
.sym 76111 $abc$63045$auto$wreduce.cc:452:run$2913[7]
.sym 76113 rvsoc.bootram.adrs[1]
.sym 76115 rvsoc.bootram.adrs[5]
.sym 76117 rvsoc.bootram.adrs[0]
.sym 76118 rvsoc.data_wdata[2]
.sym 76119 rvsoc.bootram.adrs[2]
.sym 76120 rvsoc.data_wdata[0]
.sym 76122 $PACKER_VCC_NET
.sym 76125 rvsoc.data_wdata[3]
.sym 76126 rvsoc.bootram.adrs[8]
.sym 76128 rvsoc.bootram.adrs[4]
.sym 76130 rvsoc.bootram.adrs[6]
.sym 76136 rvsoc.bootram.adrs[3]
.sym 76140 rvsoc.bootram.adrs[7]
.sym 76141 $abc$63045$new_n5111_
.sym 76142 $abc$63045$new_n5112_
.sym 76143 $abc$63045$new_ys__n7762_
.sym 76144 $abc$63045$new_n3212_
.sym 76145 $abc$63045$new_n5110_
.sym 76146 $abc$63045$auto$wreduce.cc:452:run$2917[23]
.sym 76147 rvsoc.cpu0.F_insn[13]
.sym 76148 rvsoc.cpu0.F_actv_pc[15]
.sym 76157 rvsoc.bootram.adrs[0]
.sym 76158 rvsoc.bootram.adrs[1]
.sym 76160 rvsoc.bootram.adrs[2]
.sym 76161 rvsoc.bootram.adrs[3]
.sym 76162 rvsoc.bootram.adrs[4]
.sym 76163 rvsoc.bootram.adrs[5]
.sym 76164 rvsoc.bootram.adrs[6]
.sym 76165 rvsoc.bootram.adrs[7]
.sym 76166 rvsoc.bootram.adrs[8]
.sym 76168 rvsoc.clkn
.sym 76169 $abc$63045$auto$wreduce.cc:452:run$2913[7]
.sym 76170 rvsoc.data_wdata[0]
.sym 76172 rvsoc.data_wdata[1]
.sym 76174 rvsoc.data_wdata[2]
.sym 76176 rvsoc.data_wdata[3]
.sym 76178 $PACKER_VCC_NET
.sym 76181 rvsoc.data_wdata[25]
.sym 76182 rvsoc.mem_vdata[2][0]
.sym 76184 $abc$63045$new_ys__n2165_inv_
.sym 76185 rvsoc.mem_vdata[0][25]
.sym 76186 rvsoc.mem_vdata[4][0]
.sym 76187 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 76188 rvsoc.mem_vdata[4][5]
.sym 76189 rvsoc.mem_vdata[0][30]
.sym 76190 rvsoc.mem_vdata[4][6]
.sym 76191 $PACKER_GND_NET
.sym 76192 rvsoc.uart0.div[10]
.sym 76193 rvsoc.bootram.adrs[0]
.sym 76194 rvsoc.data_wdata[2]
.sym 76195 rvsoc.code_adrs[9]
.sym 76196 rvsoc.data_adrs[9]
.sym 76197 $PACKER_VCC_NET
.sym 76198 rvsoc.data_adrs[28]
.sym 76199 $abc$63045$new_ys__n2556_inv_
.sym 76200 $PACKER_VCC_NET
.sym 76201 rvsoc.bootram.adrs[4]
.sym 76202 rvsoc.eram.adrs[10]
.sym 76203 rvsoc.data_wst[2]
.sym 76204 rvsoc.eram.adrs[6]
.sym 76205 rvsoc.data_adrs[29]
.sym 76206 rvsoc.eram.adrs[0]
.sym 76215 $PACKER_VCC_NET
.sym 76216 rvsoc.bootram.adrs[6]
.sym 76218 rvsoc.bootram.adrs[4]
.sym 76220 rvsoc.data_wdata[21]
.sym 76222 $PACKER_VCC_NET
.sym 76228 rvsoc.bootram.adrs[2]
.sym 76229 rvsoc.bootram.adrs[5]
.sym 76231 rvsoc.data_wdata[22]
.sym 76233 rvsoc.data_wdata[23]
.sym 76234 rvsoc.bootram.adrs[0]
.sym 76236 rvsoc.bootram.adrs[1]
.sym 76238 rvsoc.data_wdata[20]
.sym 76239 rvsoc.bootram.adrs[8]
.sym 76240 rvsoc.bootram.adrs[3]
.sym 76242 rvsoc.bootram.adrs[7]
.sym 76243 $abc$63045$new_ys__n11810_
.sym 76244 rvsoc.bootram.adrs[2]
.sym 76245 rvsoc.bootram.adrs[1]
.sym 76246 rvsoc.cram.adrs[5]
.sym 76247 $abc$63045$new_n5148_
.sym 76248 rvsoc.mem_vdata[5][15]
.sym 76249 $abc$63045$new_n3609_
.sym 76250 rvsoc.bootram.adrs[7]
.sym 76259 rvsoc.bootram.adrs[0]
.sym 76260 rvsoc.bootram.adrs[1]
.sym 76262 rvsoc.bootram.adrs[2]
.sym 76263 rvsoc.bootram.adrs[3]
.sym 76264 rvsoc.bootram.adrs[4]
.sym 76265 rvsoc.bootram.adrs[5]
.sym 76266 rvsoc.bootram.adrs[6]
.sym 76267 rvsoc.bootram.adrs[7]
.sym 76268 rvsoc.bootram.adrs[8]
.sym 76270 rvsoc.clkn
.sym 76271 $PACKER_VCC_NET
.sym 76272 $PACKER_VCC_NET
.sym 76273 rvsoc.data_wdata[21]
.sym 76275 rvsoc.data_wdata[22]
.sym 76277 rvsoc.data_wdata[23]
.sym 76279 rvsoc.data_wdata[20]
.sym 76284 rvsoc.mem_vdata[2][3]
.sym 76285 rvsoc.mem_vdata[4][20]
.sym 76286 rvsoc.uart0.div[24]
.sym 76287 rvsoc.mem_vdata[4][1]
.sym 76288 $abc$63045$new_n5113_
.sym 76290 rvsoc.mem_vdata[4][19]
.sym 76291 rvsoc.mem_vdata[2][1]
.sym 76292 rvsoc.code_adrs[4]
.sym 76293 rvsoc.uart0.div[3]
.sym 76294 rvsoc.mem_vdata[4][9]
.sym 76295 rvsoc.data_wdata[30]
.sym 76296 $abc$63045$new_ys__n527_
.sym 76297 rvsoc.data_wdata[27]
.sym 76298 rvsoc.mem_vdata[2][16]
.sym 76299 $abc$63045$new_ys__n11766_
.sym 76300 rvsoc.data_wst[0]
.sym 76301 rvsoc.code_adrs[7]
.sym 76302 rvsoc.eram.adrs[2]
.sym 76303 $abc$63045$auto$wreduce.cc:452:run$2915[15]
.sym 76304 rvsoc.mem_vdata[15][31]
.sym 76305 $abc$63045$new_ys__n11298_
.sym 76306 rvsoc.data_wdata[14]
.sym 76307 rvsoc.cpu0.F_actv_pc[15]
.sym 76308 rvsoc.uart0.div[12]
.sym 76315 rvsoc.data_wdata[16]
.sym 76317 rvsoc.data_wdata[18]
.sym 76322 rvsoc.data_wdata[17]
.sym 76324 rvsoc.bootram.adrs[7]
.sym 76325 rvsoc.bootram.adrs[8]
.sym 76326 rvsoc.bootram.adrs[3]
.sym 76330 rvsoc.bootram.adrs[2]
.sym 76331 rvsoc.bootram.adrs[1]
.sym 76333 rvsoc.data_wdata[19]
.sym 76334 rvsoc.bootram.adrs[6]
.sym 76336 rvsoc.bootram.adrs[0]
.sym 76339 rvsoc.bootram.adrs[4]
.sym 76340 $abc$63045$auto$wreduce.cc:452:run$2917[23]
.sym 76342 $PACKER_VCC_NET
.sym 76344 rvsoc.bootram.adrs[5]
.sym 76345 $abc$63045$new_ys__n5936_
.sym 76346 $abc$63045$auto$wreduce.cc:452:run$2915[15]
.sym 76347 rvsoc.mem_vdata[4][26]
.sym 76348 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 76349 $abc$63045$techmap$techmap4068\rvsoc.bootram.bram_mem.3.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4067_Y
.sym 76350 rvsoc.eram.adrs[0]
.sym 76351 $abc$63045$new_ys__n11809_
.sym 76352 rvsoc.mem_vdata[4][2]
.sym 76361 rvsoc.bootram.adrs[0]
.sym 76362 rvsoc.bootram.adrs[1]
.sym 76364 rvsoc.bootram.adrs[2]
.sym 76365 rvsoc.bootram.adrs[3]
.sym 76366 rvsoc.bootram.adrs[4]
.sym 76367 rvsoc.bootram.adrs[5]
.sym 76368 rvsoc.bootram.adrs[6]
.sym 76369 rvsoc.bootram.adrs[7]
.sym 76370 rvsoc.bootram.adrs[8]
.sym 76372 rvsoc.clkn
.sym 76373 $abc$63045$auto$wreduce.cc:452:run$2917[23]
.sym 76374 rvsoc.data_wdata[16]
.sym 76376 rvsoc.data_wdata[17]
.sym 76378 rvsoc.data_wdata[18]
.sym 76380 rvsoc.data_wdata[19]
.sym 76382 $PACKER_VCC_NET
.sym 76383 $PACKER_GND_NET
.sym 76386 $PACKER_GND_NET
.sym 76387 rvsoc.uart0.div[20]
.sym 76388 $PACKER_GND_NET
.sym 76389 rvsoc.data_wdata[16]
.sym 76390 rvsoc.data_wdata[21]
.sym 76392 rvsoc.bootram.adrs[7]
.sym 76393 $abc$63045$new_ys__n5971_
.sym 76394 rvsoc.cpu0.E_mul_lolo[9]
.sym 76397 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 76398 rvsoc.uart0.div[27]
.sym 76399 rvsoc.bootram.adrs[1]
.sym 76400 rvsoc.data_adrs[2]
.sym 76401 $abc$63045$new_ys__n527_
.sym 76402 rvsoc.eram.adrs[0]
.sym 76403 rvsoc.uart0.div[11]
.sym 76405 rvsoc.cpu0.E_Br_adrs[28]
.sym 76406 $abc$63045$auto$wreduce.cc:452:run$2917[23]
.sym 76407 rvsoc.code_adrs[4]
.sym 76408 $abc$63045$new_n3120_
.sym 76409 rvsoc.mem_vdata[15][13]
.sym 76410 rvsoc.data_wdata[8]
.sym 76416 rvsoc.bootram.adrs[2]
.sym 76417 rvsoc.bootram.adrs[1]
.sym 76418 rvsoc.bootram.adrs[6]
.sym 76421 rvsoc.data_wdata[28]
.sym 76422 rvsoc.bootram.adrs[0]
.sym 76426 $PACKER_VCC_NET
.sym 76430 rvsoc.bootram.adrs[7]
.sym 76433 rvsoc.data_wdata[30]
.sym 76436 rvsoc.bootram.adrs[4]
.sym 76437 rvsoc.bootram.adrs[3]
.sym 76440 rvsoc.data_wdata[29]
.sym 76442 rvsoc.data_wdata[31]
.sym 76443 rvsoc.bootram.adrs[8]
.sym 76444 $PACKER_VCC_NET
.sym 76446 rvsoc.bootram.adrs[5]
.sym 76447 rvsoc.uart0.div[11]
.sym 76448 rvsoc.bootram.adrs[5]
.sym 76449 rvsoc.eram.adrs[2]
.sym 76450 rvsoc.eram.adrs[10]
.sym 76451 rvsoc.eram.adrs[5]
.sym 76452 rvsoc.bootram.adrs[4]
.sym 76453 rvsoc.uart0.div[8]
.sym 76454 rvsoc.uart0.div[14]
.sym 76463 rvsoc.bootram.adrs[0]
.sym 76464 rvsoc.bootram.adrs[1]
.sym 76466 rvsoc.bootram.adrs[2]
.sym 76467 rvsoc.bootram.adrs[3]
.sym 76468 rvsoc.bootram.adrs[4]
.sym 76469 rvsoc.bootram.adrs[5]
.sym 76470 rvsoc.bootram.adrs[6]
.sym 76471 rvsoc.bootram.adrs[7]
.sym 76472 rvsoc.bootram.adrs[8]
.sym 76474 rvsoc.clkn
.sym 76475 $PACKER_VCC_NET
.sym 76476 $PACKER_VCC_NET
.sym 76477 rvsoc.data_wdata[29]
.sym 76479 rvsoc.data_wdata[30]
.sym 76481 rvsoc.data_wdata[31]
.sym 76483 rvsoc.data_wdata[28]
.sym 76486 rvsoc.eram.adrs[0]
.sym 76487 rvsoc.eram.adrs[0]
.sym 76489 $abc$63045$new_ys__n2165_inv_
.sym 76490 rvsoc.cpu0.E_mul_lolo[6]
.sym 76493 rvsoc.cpu0.D_insn_typ[7]
.sym 76494 $abc$63045$new_n3232_
.sym 76495 rvsoc.data_wdata[18]
.sym 76496 rvsoc.cpu0.D_insn_typ[7]
.sym 76497 rvsoc.data_wdata[28]
.sym 76498 rvsoc.data_adrs[6]
.sym 76499 rvsoc.mem_vdata[15][8]
.sym 76500 rvsoc.cpu0.E_mul_lolo[3]
.sym 76501 rvsoc.mem_vdata[2][18]
.sym 76502 rvsoc.bootram.adrs[8]
.sym 76503 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 76504 rvsoc.bootram.adrs[2]
.sym 76505 $abc$63045$techmap$techmap4068\rvsoc.bootram.bram_mem.3.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4067_Y
.sym 76506 rvsoc.cpu0.F_insn[13]
.sym 76507 $abc$63045$new_ys__n4261_
.sym 76508 $PACKER_VCC_NET
.sym 76509 $abc$63045$techmap$techmap4068\rvsoc.bootram.bram_mem.3.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4067_Y
.sym 76510 $PACKER_VCC_NET
.sym 76511 rvsoc.eram.adrs[7]
.sym 76512 rvsoc.bootram.adrs[5]
.sym 76518 rvsoc.bootram.adrs[8]
.sym 76519 $abc$63045$techmap$techmap4068\rvsoc.bootram.bram_mem.3.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4067_Y
.sym 76521 $PACKER_VCC_NET
.sym 76526 rvsoc.data_wdata[27]
.sym 76527 rvsoc.bootram.adrs[2]
.sym 76528 rvsoc.bootram.adrs[3]
.sym 76532 rvsoc.bootram.adrs[5]
.sym 76533 rvsoc.data_wdata[26]
.sym 76537 rvsoc.bootram.adrs[1]
.sym 76538 rvsoc.bootram.adrs[4]
.sym 76540 rvsoc.bootram.adrs[0]
.sym 76542 rvsoc.data_wdata[25]
.sym 76546 rvsoc.data_wdata[24]
.sym 76547 rvsoc.bootram.adrs[6]
.sym 76548 rvsoc.bootram.adrs[7]
.sym 76549 rvsoc.cpu0.E_mul_lolo[10]
.sym 76550 rvsoc.cpu0.E_mul_lhhl[5]
.sym 76551 rvsoc.cpu0.E_mul_lolo[13]
.sym 76552 rvsoc.eram.adrs[7]
.sym 76553 rvsoc.eram.adrs[6]
.sym 76554 rvsoc.cpu0.E_mul_lolo[16]
.sym 76555 rvsoc.cpu0.E_mul_lhhl[3]
.sym 76556 rvsoc.cpu0.E_mul_lhhl[0]
.sym 76565 rvsoc.bootram.adrs[0]
.sym 76566 rvsoc.bootram.adrs[1]
.sym 76568 rvsoc.bootram.adrs[2]
.sym 76569 rvsoc.bootram.adrs[3]
.sym 76570 rvsoc.bootram.adrs[4]
.sym 76571 rvsoc.bootram.adrs[5]
.sym 76572 rvsoc.bootram.adrs[6]
.sym 76573 rvsoc.bootram.adrs[7]
.sym 76574 rvsoc.bootram.adrs[8]
.sym 76576 rvsoc.clkn
.sym 76577 $abc$63045$techmap$techmap4068\rvsoc.bootram.bram_mem.3.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4067_Y
.sym 76578 rvsoc.data_wdata[24]
.sym 76580 rvsoc.data_wdata[25]
.sym 76582 rvsoc.data_wdata[26]
.sym 76584 rvsoc.data_wdata[27]
.sym 76586 $PACKER_VCC_NET
.sym 76591 rvsoc.code_adrs[6]
.sym 76592 rvsoc.cpu0.E_mul_lolo[11]
.sym 76594 rvsoc.eram.adrs[10]
.sym 76595 $abc$63045$new_ys__n2231_inv_
.sym 76596 rvsoc.uart0.div[4]
.sym 76597 $PACKER_VCC_NET
.sym 76598 $abc$63045$new_n5936_
.sym 76599 rvsoc.data_wdata[11]
.sym 76600 rvsoc.bootram.adrs[5]
.sym 76601 $abc$63045$new_ys__n2231_inv_
.sym 76602 rvsoc.eram.adrs[2]
.sym 76603 $PACKER_VCC_NET
.sym 76604 rvsoc.eram.adrs[6]
.sym 76605 rvsoc.eram.adrs[10]
.sym 76606 rvsoc.uart0.div[2]
.sym 76607 rvsoc.eram.adrs[5]
.sym 76608 rvsoc.cpu0.umul_lhhl[3]
.sym 76609 rvsoc.bootram.adrs[4]
.sym 76610 rvsoc.cpu0.umul_lhhl[6]
.sym 76611 rvsoc.cpu0.umul_lolo[10]
.sym 76612 rvsoc.data_wdata[8]
.sym 76613 rvsoc.code_adrs[11]
.sym 76614 rvsoc.cpu0.umul_lhhl[7]
.sym 76619 rvsoc.data_wdata[12]
.sym 76623 rvsoc.bootram.adrs[7]
.sym 76624 rvsoc.bootram.adrs[4]
.sym 76625 rvsoc.bootram.adrs[3]
.sym 76626 rvsoc.bootram.adrs[0]
.sym 76628 rvsoc.bootram.adrs[1]
.sym 76631 rvsoc.bootram.adrs[8]
.sym 76635 rvsoc.data_wdata[15]
.sym 76638 rvsoc.bootram.adrs[6]
.sym 76639 $PACKER_VCC_NET
.sym 76641 rvsoc.data_wdata[13]
.sym 76642 rvsoc.bootram.adrs[2]
.sym 76646 $PACKER_VCC_NET
.sym 76648 rvsoc.data_wdata[14]
.sym 76650 rvsoc.bootram.adrs[5]
.sym 76651 rvsoc.cpu0.E_mul_lhhl[6]
.sym 76652 rvsoc.cpu0.E_mul_lhhl[4]
.sym 76653 rvsoc.cpu0.E_mul_lhhl[13]
.sym 76654 rvsoc.cpu0.E_mul_lhhl[12]
.sym 76655 rvsoc.cpu0.E_mul_lhhl[7]
.sym 76656 rvsoc.cpu0.E_mul_lhhl[8]
.sym 76657 rvsoc.cpu0.E_mul_lhhl[1]
.sym 76658 rvsoc.cpu0.E_mul_lhhl[2]
.sym 76667 rvsoc.bootram.adrs[0]
.sym 76668 rvsoc.bootram.adrs[1]
.sym 76670 rvsoc.bootram.adrs[2]
.sym 76671 rvsoc.bootram.adrs[3]
.sym 76672 rvsoc.bootram.adrs[4]
.sym 76673 rvsoc.bootram.adrs[5]
.sym 76674 rvsoc.bootram.adrs[6]
.sym 76675 rvsoc.bootram.adrs[7]
.sym 76676 rvsoc.bootram.adrs[8]
.sym 76678 rvsoc.clkn
.sym 76679 $PACKER_VCC_NET
.sym 76680 $PACKER_VCC_NET
.sym 76681 rvsoc.data_wdata[13]
.sym 76683 rvsoc.data_wdata[14]
.sym 76685 rvsoc.data_wdata[15]
.sym 76687 rvsoc.data_wdata[12]
.sym 76693 rvsoc.cpu0.mul_val[20]
.sym 76696 rvsoc.eram.adrs[7]
.sym 76697 rvsoc.data_wdata[30]
.sym 76698 rvsoc.cpu0.E_mul_lhhl[0]
.sym 76699 rvsoc.data_wdata[19]
.sym 76700 rvsoc.cpu0.E_mul_lolo[10]
.sym 76701 rvsoc.data_adrs[3]
.sym 76703 rvsoc.data_adrs[9]
.sym 76704 rvsoc.cpu0.E_mul_lolo[13]
.sym 76705 $PACKER_VCC_NET
.sym 76706 rvsoc.eram.adrs[10]
.sym 76707 $abc$63045$auto$wreduce.cc:452:run$2915[15]
.sym 76708 rvsoc.code_adrs[7]
.sym 76709 rvsoc.eram.adrs[6]
.sym 76710 rvsoc.code_adrs[13]
.sym 76711 rvsoc.cpu0.F_actv_pc[15]
.sym 76712 rvsoc.uart0.div[12]
.sym 76713 rvsoc.mem_vdata[2][16]
.sym 76714 rvsoc.data_wdata[14]
.sym 76715 rvsoc.uart0.div[10]
.sym 76716 rvsoc.data_wdata[27]
.sym 76729 rvsoc.bootram.adrs[8]
.sym 76730 rvsoc.bootram.adrs[7]
.sym 76731 rvsoc.bootram.adrs[0]
.sym 76732 $abc$63045$auto$wreduce.cc:452:run$2915[15]
.sym 76734 rvsoc.data_wdata[10]
.sym 76735 rvsoc.bootram.adrs[6]
.sym 76737 rvsoc.data_wdata[11]
.sym 76739 rvsoc.bootram.adrs[5]
.sym 76741 $PACKER_VCC_NET
.sym 76744 rvsoc.bootram.adrs[2]
.sym 76746 rvsoc.bootram.adrs[1]
.sym 76747 rvsoc.bootram.adrs[4]
.sym 76748 rvsoc.data_wdata[9]
.sym 76750 rvsoc.data_wdata[8]
.sym 76752 rvsoc.bootram.adrs[3]
.sym 76769 rvsoc.bootram.adrs[0]
.sym 76770 rvsoc.bootram.adrs[1]
.sym 76772 rvsoc.bootram.adrs[2]
.sym 76773 rvsoc.bootram.adrs[3]
.sym 76774 rvsoc.bootram.adrs[4]
.sym 76775 rvsoc.bootram.adrs[5]
.sym 76776 rvsoc.bootram.adrs[6]
.sym 76777 rvsoc.bootram.adrs[7]
.sym 76778 rvsoc.bootram.adrs[8]
.sym 76780 rvsoc.clkn
.sym 76781 $abc$63045$auto$wreduce.cc:452:run$2915[15]
.sym 76782 rvsoc.data_wdata[8]
.sym 76784 rvsoc.data_wdata[9]
.sym 76786 rvsoc.data_wdata[10]
.sym 76788 rvsoc.data_wdata[11]
.sym 76790 $PACKER_VCC_NET
.sym 76794 $PACKER_GND_NET
.sym 76795 $abc$63045$new_ys__n2881_
.sym 76796 rvsoc.data_wdata[26]
.sym 76799 rvsoc.cpu0.mul_val[29]
.sym 76800 rvsoc.uart0.div[19]
.sym 76804 rvsoc.data_wdata[26]
.sym 76805 rvsoc.cpu0.mul_val[24]
.sym 76806 $PACKER_GND_NET
.sym 76807 rvsoc.uart0.div[11]
.sym 76808 rvsoc.eram.adrs[7]
.sym 76809 $abc$63045$new_ys__n527_
.sym 76810 rvsoc.eram.adrs[0]
.sym 76811 rvsoc.eram.adrs[0]
.sym 76812 rvsoc.bootram.adrs[1]
.sym 76813 rvsoc.cpu0.E_funct3[0]
.sym 76814 rvsoc.code_adrs[4]
.sym 76816 rvsoc.uart0.div[9]
.sym 76817 rvsoc.cpu0.E_Br_adrs[28]
.sym 76818 rvsoc.eram.adrs[0]
.sym 76823 rvsoc.eram.adrs[7]
.sym 76824 rvsoc.eram.adrs[4]
.sym 76825 rvsoc.eram.adrs[9]
.sym 76827 rvsoc.eram.adrs[1]
.sym 76828 rvsoc.eram.adrs[0]
.sym 76831 rvsoc.eram.adrs[6]
.sym 76833 rvsoc.eram.adrs[8]
.sym 76835 rvsoc.eram.adrs[2]
.sym 76836 rvsoc.eram.adrs[5]
.sym 76842 rvsoc.data_wdata[31]
.sym 76843 rvsoc.eram.adrs[3]
.sym 76844 rvsoc.eram.adrs[10]
.sym 76850 $PACKER_VCC_NET
.sym 76852 $PACKER_VCC_NET
.sym 76871 rvsoc.eram.adrs[0]
.sym 76872 rvsoc.eram.adrs[1]
.sym 76873 rvsoc.eram.adrs[10]
.sym 76874 rvsoc.eram.adrs[2]
.sym 76875 rvsoc.eram.adrs[3]
.sym 76876 rvsoc.eram.adrs[4]
.sym 76877 rvsoc.eram.adrs[5]
.sym 76878 rvsoc.eram.adrs[6]
.sym 76879 rvsoc.eram.adrs[7]
.sym 76880 rvsoc.eram.adrs[8]
.sym 76881 rvsoc.eram.adrs[9]
.sym 76882 rvsoc.clkn
.sym 76883 $PACKER_VCC_NET
.sym 76884 $PACKER_VCC_NET
.sym 76886 rvsoc.data_wdata[31]
.sym 76893 rvsoc.cpu0.D_op2[5]
.sym 76897 rvsoc.uart0.div[6]
.sym 76898 $abc$63045$new_ys__n2231_inv_
.sym 76899 rvsoc.uart0.div[1]
.sym 76900 rvsoc.uart0.div[17]
.sym 76901 rvsoc.uart0.div[24]
.sym 76903 rvsoc.uart0.div[4]
.sym 76905 rvsoc.data_wdata[17]
.sym 76906 rvsoc.cpu0.D_op2[13]
.sym 76907 rvsoc.cpu0.D_op2[1]
.sym 76909 $abc$63045$techmap$techmap4068\rvsoc.bootram.bram_mem.3.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4067_Y
.sym 76910 rvsoc.cpu0.F_insn[13]
.sym 76911 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 76912 rvsoc.eram.adrs[7]
.sym 76913 rvsoc.mem_vdata[2][18]
.sym 76915 rvsoc.eram.adrs[7]
.sym 76916 rvsoc.uart0.div[21]
.sym 76918 $PACKER_VCC_NET
.sym 76920 $PACKER_VCC_NET
.sym 76927 rvsoc.eram.adrs[7]
.sym 76930 rvsoc.data_wdata[30]
.sym 76932 rvsoc.eram.adrs[2]
.sym 76933 rvsoc.eram.adrs[10]
.sym 76941 rvsoc.eram.adrs[9]
.sym 76943 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 76944 rvsoc.eram.adrs[8]
.sym 76945 $PACKER_VCC_NET
.sym 76948 rvsoc.eram.adrs[6]
.sym 76949 rvsoc.eram.adrs[0]
.sym 76950 rvsoc.eram.adrs[3]
.sym 76952 rvsoc.eram.adrs[1]
.sym 76953 rvsoc.eram.adrs[4]
.sym 76954 rvsoc.eram.adrs[5]
.sym 76973 rvsoc.eram.adrs[0]
.sym 76974 rvsoc.eram.adrs[1]
.sym 76975 rvsoc.eram.adrs[10]
.sym 76976 rvsoc.eram.adrs[2]
.sym 76977 rvsoc.eram.adrs[3]
.sym 76978 rvsoc.eram.adrs[4]
.sym 76979 rvsoc.eram.adrs[5]
.sym 76980 rvsoc.eram.adrs[6]
.sym 76981 rvsoc.eram.adrs[7]
.sym 76982 rvsoc.eram.adrs[8]
.sym 76983 rvsoc.eram.adrs[9]
.sym 76984 rvsoc.clkn
.sym 76985 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 76989 rvsoc.data_wdata[30]
.sym 76994 $PACKER_VCC_NET
.sym 76997 rvsoc.data_wdata[13]
.sym 76998 rvsoc.mem_vdata[2][6]
.sym 76999 $auto$alumacc.cc:474:replace_alu$3191.AA[6]
.sym 77000 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[1]
.sym 77001 $PACKER_GND_NET
.sym 77002 rvsoc.cpu0.umul_lolo[16]
.sym 77004 rvsoc.mem_vdata[15][14]
.sym 77005 rvsoc.code_adrs[6]
.sym 77006 rvsoc.cpu0.umul_lolo[21]
.sym 77008 rvsoc.eram.adrs[2]
.sym 77011 $PACKER_VCC_NET
.sym 77012 rvsoc.eram.adrs[6]
.sym 77013 $abc$63045$auto$alumacc.cc:491:replace_alu$3154[31]
.sym 77014 rvsoc.cpu0.D_insn_typ[12]
.sym 77017 rvsoc.uart0.div[23]
.sym 77018 rvsoc.uart0.div[30]
.sym 77020 rvsoc.eram.adrs[5]
.sym 77021 rvsoc.eram.adrs[10]
.sym 77022 $PACKER_VCC_NET
.sym 77029 rvsoc.eram.adrs[9]
.sym 77031 rvsoc.eram.adrs[3]
.sym 77033 rvsoc.eram.adrs[1]
.sym 77035 rvsoc.eram.adrs[6]
.sym 77037 rvsoc.eram.adrs[0]
.sym 77040 rvsoc.eram.adrs[7]
.sym 77043 rvsoc.eram.adrs[5]
.sym 77044 rvsoc.eram.adrs[4]
.sym 77045 $PACKER_VCC_NET
.sym 77046 rvsoc.eram.adrs[10]
.sym 77048 rvsoc.data_wdata[29]
.sym 77051 rvsoc.eram.adrs[2]
.sym 77056 $PACKER_VCC_NET
.sym 77057 rvsoc.eram.adrs[8]
.sym 77066 $abc$63045$auto$alumacc.cc:491:replace_alu$3154[31]
.sym 77075 rvsoc.eram.adrs[0]
.sym 77076 rvsoc.eram.adrs[1]
.sym 77077 rvsoc.eram.adrs[10]
.sym 77078 rvsoc.eram.adrs[2]
.sym 77079 rvsoc.eram.adrs[3]
.sym 77080 rvsoc.eram.adrs[4]
.sym 77081 rvsoc.eram.adrs[5]
.sym 77082 rvsoc.eram.adrs[6]
.sym 77083 rvsoc.eram.adrs[7]
.sym 77084 rvsoc.eram.adrs[8]
.sym 77085 rvsoc.eram.adrs[9]
.sym 77086 rvsoc.clkn
.sym 77087 $PACKER_VCC_NET
.sym 77088 $PACKER_VCC_NET
.sym 77090 rvsoc.data_wdata[29]
.sym 77101 $auto$alumacc.cc:474:replace_alu$3191.AA[14]
.sym 77102 rvsoc.cpu0.D_op2[10]
.sym 77103 rvsoc.uart0.div[24]
.sym 77104 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[22]
.sym 77106 $auto$alumacc.cc:474:replace_alu$3191.AA[12]
.sym 77110 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[18]
.sym 77111 rvsoc.data_wdata[30]
.sym 77112 rvsoc.uart0.div[31]
.sym 77113 rvsoc.uart0.div[26]
.sym 77114 rvsoc.mem_vdata[2][6]
.sym 77115 rvsoc.cpu0.F_actv_pc[15]
.sym 77116 rvsoc.code_adrs[7]
.sym 77117 rvsoc.uart0.rx_divcnt[30]
.sym 77118 rvsoc.code_adrs[13]
.sym 77120 rvsoc.data_wdata[28]
.sym 77121 rvsoc.mem_vdata[2][16]
.sym 77122 rvsoc.eram.adrs[6]
.sym 77123 rvsoc.uart0.rx_divcnt[27]
.sym 77124 rvsoc.data_wdata[27]
.sym 77129 rvsoc.eram.adrs[9]
.sym 77131 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 77132 rvsoc.eram.adrs[8]
.sym 77138 rvsoc.eram.adrs[3]
.sym 77140 rvsoc.eram.adrs[1]
.sym 77141 rvsoc.eram.adrs[4]
.sym 77143 rvsoc.data_wdata[28]
.sym 77144 rvsoc.eram.adrs[7]
.sym 77146 rvsoc.eram.adrs[2]
.sym 77149 $PACKER_VCC_NET
.sym 77150 rvsoc.eram.adrs[6]
.sym 77155 rvsoc.eram.adrs[0]
.sym 77158 rvsoc.eram.adrs[5]
.sym 77159 rvsoc.eram.adrs[10]
.sym 77161 $abc$63045$new_ys__n541_inv_
.sym 77162 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[13]
.sym 77163 rvsoc.cpu0.E_op2[13]
.sym 77164 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[31]
.sym 77165 rvsoc.cpu0.E_mul_hihi[15]
.sym 77166 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[26]
.sym 77167 rvsoc.cpu0.E_funct3[0]
.sym 77168 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[28]
.sym 77177 rvsoc.eram.adrs[0]
.sym 77178 rvsoc.eram.adrs[1]
.sym 77179 rvsoc.eram.adrs[10]
.sym 77180 rvsoc.eram.adrs[2]
.sym 77181 rvsoc.eram.adrs[3]
.sym 77182 rvsoc.eram.adrs[4]
.sym 77183 rvsoc.eram.adrs[5]
.sym 77184 rvsoc.eram.adrs[6]
.sym 77185 rvsoc.eram.adrs[7]
.sym 77186 rvsoc.eram.adrs[8]
.sym 77187 rvsoc.eram.adrs[9]
.sym 77188 rvsoc.clkn
.sym 77189 $abc$63045$techmap$techmap4072\rvsoc.eram.bram_mem.15.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 77193 rvsoc.data_wdata[28]
.sym 77198 $PACKER_VCC_NET
.sym 77202 rvsoc.data_wdata[11]
.sym 77203 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[17]
.sym 77204 rvsoc.uart0.div[29]
.sym 77205 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[19]
.sym 77206 rvsoc.cpu0.D_op2[9]
.sym 77207 rvsoc.uart0.div[28]
.sym 77208 rvsoc.cpu0.E_mul_hihi[7]
.sym 77209 rvsoc.uart0.div[27]
.sym 77210 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[27]
.sym 77213 $abc$63045$new_n3709_
.sym 77215 rvsoc.eram.adrs[0]
.sym 77216 rvsoc.uart0.div[31]
.sym 77217 rvsoc.eram.adrs[7]
.sym 77218 rvsoc.eram.adrs[0]
.sym 77219 rvsoc.cpu0.D_insn_typ[14]
.sym 77220 rvsoc.cpu0.E_funct3[0]
.sym 77221 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[30]
.sym 77222 rvsoc.eram.adrs[0]
.sym 77223 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 77224 rvsoc.uart0.div[25]
.sym 77225 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[29]
.sym 77226 rvsoc.code_adrs[4]
.sym 77232 rvsoc.eram.adrs[4]
.sym 77239 rvsoc.eram.adrs[6]
.sym 77241 rvsoc.eram.adrs[0]
.sym 77242 rvsoc.eram.adrs[7]
.sym 77243 rvsoc.eram.adrs[2]
.sym 77244 rvsoc.eram.adrs[9]
.sym 77245 rvsoc.eram.adrs[8]
.sym 77246 rvsoc.eram.adrs[3]
.sym 77247 rvsoc.eram.adrs[5]
.sym 77249 $PACKER_VCC_NET
.sym 77250 rvsoc.eram.adrs[10]
.sym 77251 $PACKER_VCC_NET
.sym 77257 rvsoc.data_wdata[17]
.sym 77258 rvsoc.eram.adrs[1]
.sym 77263 rvsoc.cpu0.D_next_pc[15]
.sym 77264 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[30]
.sym 77265 rvsoc.code_adrs[13]
.sym 77266 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[29]
.sym 77267 rvsoc.cpu0.D_actv_pc[15]
.sym 77268 rvsoc.code_adrs[15]
.sym 77269 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[22]
.sym 77270 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[19]
.sym 77279 rvsoc.eram.adrs[0]
.sym 77280 rvsoc.eram.adrs[1]
.sym 77281 rvsoc.eram.adrs[10]
.sym 77282 rvsoc.eram.adrs[2]
.sym 77283 rvsoc.eram.adrs[3]
.sym 77284 rvsoc.eram.adrs[4]
.sym 77285 rvsoc.eram.adrs[5]
.sym 77286 rvsoc.eram.adrs[6]
.sym 77287 rvsoc.eram.adrs[7]
.sym 77288 rvsoc.eram.adrs[8]
.sym 77289 rvsoc.eram.adrs[9]
.sym 77290 rvsoc.clkn
.sym 77291 $PACKER_VCC_NET
.sym 77292 $PACKER_VCC_NET
.sym 77294 rvsoc.data_wdata[17]
.sym 77303 rvsoc.data_wdata[29]
.sym 77304 rvsoc.mem_vdata[2][1]
.sym 77305 rvsoc.uart0.div[28]
.sym 77306 rvsoc.cpu0.umul_hihi[1]
.sym 77307 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[9]
.sym 77309 rvsoc.uart0.rx_divcnt[25]
.sym 77310 rvsoc.cpu0.umul_hihi[4]
.sym 77311 rvsoc.cpu0.umul_hihi[6]
.sym 77314 rvsoc.cpu0.D_op2[13]
.sym 77315 rvsoc.cpu0.umul_hihi[0]
.sym 77316 rvsoc.uart0.div[31]
.sym 77317 $PACKER_VCC_NET
.sym 77318 rvsoc.eram.adrs[2]
.sym 77319 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 77320 rvsoc.code_adrs[27]
.sym 77321 rvsoc.eram.adrs[7]
.sym 77322 $PACKER_VCC_NET
.sym 77323 rvsoc.cpu0.D_actv_pc[5]
.sym 77324 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 77325 rvsoc.mem_vdata[2][18]
.sym 77326 rvsoc.cpu0.F_insn[13]
.sym 77327 $abc$63045$new_ys__n11122_inv_
.sym 77328 rvsoc.eram.adrs[7]
.sym 77335 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 77336 rvsoc.data_wdata[16]
.sym 77337 $PACKER_VCC_NET
.sym 77341 rvsoc.eram.adrs[2]
.sym 77349 rvsoc.eram.adrs[9]
.sym 77351 rvsoc.eram.adrs[7]
.sym 77352 rvsoc.eram.adrs[8]
.sym 77354 rvsoc.eram.adrs[6]
.sym 77355 rvsoc.eram.adrs[1]
.sym 77356 rvsoc.eram.adrs[0]
.sym 77358 rvsoc.eram.adrs[3]
.sym 77361 rvsoc.eram.adrs[4]
.sym 77362 rvsoc.eram.adrs[5]
.sym 77363 rvsoc.eram.adrs[10]
.sym 77365 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 77366 rvsoc.cpu0.D_actv_pc[5]
.sym 77367 $abc$63045$new_n6022_
.sym 77368 rvsoc.code_adrs[11]
.sym 77369 rvsoc.cpu0.D_next_pc[7]
.sym 77370 rvsoc.cpu0.D_actv_pc[11]
.sym 77371 rvsoc.cpu0.D_actv_pc[6]
.sym 77372 rvsoc.cpu0.D_next_pc[19]
.sym 77381 rvsoc.eram.adrs[0]
.sym 77382 rvsoc.eram.adrs[1]
.sym 77383 rvsoc.eram.adrs[10]
.sym 77384 rvsoc.eram.adrs[2]
.sym 77385 rvsoc.eram.adrs[3]
.sym 77386 rvsoc.eram.adrs[4]
.sym 77387 rvsoc.eram.adrs[5]
.sym 77388 rvsoc.eram.adrs[6]
.sym 77389 rvsoc.eram.adrs[7]
.sym 77390 rvsoc.eram.adrs[8]
.sym 77391 rvsoc.eram.adrs[9]
.sym 77392 rvsoc.clkn
.sym 77393 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 77397 rvsoc.data_wdata[16]
.sym 77402 $PACKER_VCC_NET
.sym 77403 rvsoc.uart0.rx_divcnt[28]
.sym 77406 rvsoc.mem_vdata[2][0]
.sym 77407 rvsoc.cpu0.F_insn[14]
.sym 77408 rvsoc.cpu0.E_mul_hihi[22]
.sym 77409 rvsoc.cpu0.D_op2[21]
.sym 77410 rvsoc.cpu0.D_op2[28]
.sym 77411 rvsoc.cpu0.D_op2[17]
.sym 77412 rvsoc.cpu0.umul_hihi[12]
.sym 77414 rvsoc.cpu0.D_op2[27]
.sym 77415 rvsoc.cpu0.umul_hihi[9]
.sym 77416 rvsoc.cpu0.sys_mcause[0]
.sym 77417 rvsoc.cpu0.D_op2[22]
.sym 77418 rvsoc.cpu0.D_op2[6]
.sym 77419 $PACKER_VCC_NET
.sym 77420 rvsoc.eram.adrs[6]
.sym 77421 $PACKER_VCC_NET
.sym 77422 $abc$63045$new_ys__n6314_
.sym 77423 rvsoc.data_wdata[5]
.sym 77425 rvsoc.cpu0.F_next_pc[7]
.sym 77426 rvsoc.cpu0.E_Br_adrs[11]
.sym 77427 rvsoc.cpu0.D_op2[7]
.sym 77428 rvsoc.eram.adrs[5]
.sym 77429 rvsoc.eram.adrs[10]
.sym 77430 rvsoc.cpu0.D_insn_typ[12]
.sym 77439 rvsoc.eram.adrs[3]
.sym 77440 rvsoc.data_wdata[5]
.sym 77441 rvsoc.eram.adrs[1]
.sym 77443 rvsoc.eram.adrs[6]
.sym 77446 $PACKER_VCC_NET
.sym 77449 rvsoc.eram.adrs[0]
.sym 77451 rvsoc.eram.adrs[5]
.sym 77452 rvsoc.eram.adrs[4]
.sym 77454 rvsoc.eram.adrs[10]
.sym 77455 $PACKER_VCC_NET
.sym 77456 rvsoc.eram.adrs[2]
.sym 77457 rvsoc.eram.adrs[7]
.sym 77464 rvsoc.eram.adrs[9]
.sym 77465 rvsoc.eram.adrs[8]
.sym 77467 $abc$63045$new_n4572_
.sym 77468 rvsoc.code_adrs[27]
.sym 77469 rvsoc.code_adrs[12]
.sym 77470 rvsoc.cpu0.D_actv_pc[3]
.sym 77471 $abc$63045$new_n4573_
.sym 77472 rvsoc.cpu0.D_op2[30]
.sym 77473 $abc$63045$new_ys__n1657_
.sym 77474 rvsoc.cpu0.D_op2[29]
.sym 77483 rvsoc.eram.adrs[0]
.sym 77484 rvsoc.eram.adrs[1]
.sym 77485 rvsoc.eram.adrs[10]
.sym 77486 rvsoc.eram.adrs[2]
.sym 77487 rvsoc.eram.adrs[3]
.sym 77488 rvsoc.eram.adrs[4]
.sym 77489 rvsoc.eram.adrs[5]
.sym 77490 rvsoc.eram.adrs[6]
.sym 77491 rvsoc.eram.adrs[7]
.sym 77492 rvsoc.eram.adrs[8]
.sym 77493 rvsoc.eram.adrs[9]
.sym 77494 rvsoc.clkn
.sym 77495 $PACKER_VCC_NET
.sym 77496 $PACKER_VCC_NET
.sym 77498 rvsoc.data_wdata[5]
.sym 77508 rvsoc.mem_vdata[2][3]
.sym 77509 rvsoc.cpu0.F_next_pc[10]
.sym 77510 rvsoc.cpu0.D_op1[30]
.sym 77511 rvsoc.cpu0.sys_mcause[25]
.sym 77512 rvsoc.code_adrs[11]
.sym 77513 rvsoc.cpu0.E_mul_hihi[29]
.sym 77514 rvsoc.cpu0.umul_hihi[20]
.sym 77516 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 77517 rvsoc.cpu0.F_next_pc[11]
.sym 77518 rvsoc.cpu0.D_actv_pc[5]
.sym 77519 rvsoc.cpu0.D_op1[29]
.sym 77521 $abc$63045$new_n6022_
.sym 77522 rvsoc.cpu0.sysregs[1][21]
.sym 77523 rvsoc.data_wdata[28]
.sym 77524 rvsoc.cpu0.D_op2[30]
.sym 77525 rvsoc.data_wdata[24]
.sym 77526 rvsoc.eram.adrs[6]
.sym 77528 rvsoc.cpu0.D_op2[29]
.sym 77529 rvsoc.mem_vdata[2][6]
.sym 77530 rvsoc.cpu0.D_op2[15]
.sym 77531 rvsoc.eram.adrs[6]
.sym 77532 rvsoc.data_wdata[27]
.sym 77537 rvsoc.eram.adrs[9]
.sym 77538 rvsoc.data_wdata[4]
.sym 77540 rvsoc.eram.adrs[8]
.sym 77543 rvsoc.eram.adrs[1]
.sym 77545 rvsoc.eram.adrs[2]
.sym 77546 rvsoc.eram.adrs[3]
.sym 77548 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 77549 rvsoc.eram.adrs[4]
.sym 77557 $PACKER_VCC_NET
.sym 77558 rvsoc.eram.adrs[6]
.sym 77559 rvsoc.eram.adrs[7]
.sym 77563 rvsoc.eram.adrs[0]
.sym 77566 rvsoc.eram.adrs[5]
.sym 77567 rvsoc.eram.adrs[10]
.sym 77569 $abc$63045$new_ys__n1971_inv_
.sym 77570 rvsoc.cpu0.E_Br_adrs[12]
.sym 77571 $abc$63045$new_n3891_
.sym 77572 rvsoc.cpu0.E_Br_adrs[11]
.sym 77573 $abc$63045$new_ys__n1964_inv_
.sym 77574 $abc$63045$new_n3903_
.sym 77575 $abc$63045$new_n3887_
.sym 77576 rvsoc.cpu0.E_Br_adrs[21]
.sym 77585 rvsoc.eram.adrs[0]
.sym 77586 rvsoc.eram.adrs[1]
.sym 77587 rvsoc.eram.adrs[10]
.sym 77588 rvsoc.eram.adrs[2]
.sym 77589 rvsoc.eram.adrs[3]
.sym 77590 rvsoc.eram.adrs[4]
.sym 77591 rvsoc.eram.adrs[5]
.sym 77592 rvsoc.eram.adrs[6]
.sym 77593 rvsoc.eram.adrs[7]
.sym 77594 rvsoc.eram.adrs[8]
.sym 77595 rvsoc.eram.adrs[9]
.sym 77596 rvsoc.clkn
.sym 77597 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 77601 rvsoc.data_wdata[4]
.sym 77606 $PACKER_VCC_NET
.sym 77607 $abc$63045$new_n3747_
.sym 77610 $PACKER_GND_NET
.sym 77611 rvsoc.cpu0.D_funct3[0]
.sym 77612 rvsoc.cpu0.E_Br_adrs[27]
.sym 77613 rvsoc.data_wdata[31]
.sym 77614 rvsoc.cpu0.F_next_pc[26]
.sym 77615 rvsoc.cpu0.F_next_pc[8]
.sym 77616 rvsoc.cpu0.D_op2[29]
.sym 77617 rvsoc.cpu0.sys_mcause[14]
.sym 77618 rvsoc.data_wdata[25]
.sym 77619 rvsoc.cpu0.umul_hihi[25]
.sym 77620 rvsoc.data_wdata[26]
.sym 77621 $abc$63045$new_n3709_
.sym 77622 rvsoc.data_wdata[4]
.sym 77623 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 77624 rvsoc.cpu0.E_Br_adrs[8]
.sym 77625 rvsoc.eram.adrs[7]
.sym 77626 rvsoc.eram.adrs[0]
.sym 77627 rvsoc.cpu0.D_insn_typ[14]
.sym 77628 rvsoc.eram.adrs[0]
.sym 77630 rvsoc.cpu0.sysregs[1][15]
.sym 77631 rvsoc.eram.adrs[0]
.sym 77632 rvsoc.cpu0.D_insn_typ[14]
.sym 77633 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[28]
.sym 77634 $abc$63045$new_n4659_
.sym 77640 rvsoc.eram.adrs[4]
.sym 77642 rvsoc.data_wdata[7]
.sym 77650 $PACKER_VCC_NET
.sym 77651 rvsoc.eram.adrs[2]
.sym 77652 rvsoc.eram.adrs[9]
.sym 77653 rvsoc.eram.adrs[8]
.sym 77655 rvsoc.eram.adrs[5]
.sym 77656 rvsoc.eram.adrs[0]
.sym 77658 rvsoc.eram.adrs[10]
.sym 77659 rvsoc.eram.adrs[7]
.sym 77664 rvsoc.eram.adrs[3]
.sym 77666 rvsoc.eram.adrs[1]
.sym 77668 $PACKER_VCC_NET
.sym 77669 rvsoc.eram.adrs[6]
.sym 77671 $abc$63045$new_ys__n2034_inv_
.sym 77672 rvsoc.cpu0.D_next_pc[30]
.sym 77673 rvsoc.code_adrs[17]
.sym 77674 $abc$63045$new_n3927_
.sym 77675 $abc$63045$new_ys__n1992_inv_
.sym 77676 rvsoc.cpu0.D_actv_pc[22]
.sym 77677 rvsoc.cpu0.D_next_pc[20]
.sym 77678 rvsoc.cpu0.D_next_pc[4]
.sym 77687 rvsoc.eram.adrs[0]
.sym 77688 rvsoc.eram.adrs[1]
.sym 77689 rvsoc.eram.adrs[10]
.sym 77690 rvsoc.eram.adrs[2]
.sym 77691 rvsoc.eram.adrs[3]
.sym 77692 rvsoc.eram.adrs[4]
.sym 77693 rvsoc.eram.adrs[5]
.sym 77694 rvsoc.eram.adrs[6]
.sym 77695 rvsoc.eram.adrs[7]
.sym 77696 rvsoc.eram.adrs[8]
.sym 77697 rvsoc.eram.adrs[9]
.sym 77698 rvsoc.clkn
.sym 77699 $PACKER_VCC_NET
.sym 77700 $PACKER_VCC_NET
.sym 77702 rvsoc.data_wdata[7]
.sym 77711 rvsoc.eram.adrs[0]
.sym 77713 $abc$63045$new_ys__n1872_inv_
.sym 77715 rvsoc.cpu0.D_insn_typ[13]
.sym 77716 rvsoc.cpu0.D_actv_pc[24]
.sym 77717 rvsoc.cpu0.D_insn_typ[14]
.sym 77718 $abc$63045$new_n4179_
.sym 77719 rvsoc.cpu0.D_op2[26]
.sym 77720 rvsoc.cpu0.D_op1[0]
.sym 77721 $abc$63045$new_n4179_
.sym 77722 rvsoc.cpu0.D_insn_typ[7]
.sym 77724 rvsoc.cpu0.D_op2[13]
.sym 77725 rvsoc.eram.adrs[7]
.sym 77726 $abc$63045$new_ys__n1655_
.sym 77727 rvsoc.cpu0.D_actv_pc[4]
.sym 77728 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 77729 $PACKER_VCC_NET
.sym 77730 rvsoc.cpu0.D_insn[21]
.sym 77731 rvsoc.cpu0.D_op1[21]
.sym 77732 $PACKER_VCC_NET
.sym 77733 rvsoc.mem_vdata[2][18]
.sym 77734 $PACKER_VCC_NET
.sym 77735 rvsoc.eram.adrs[10]
.sym 77736 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[2]
.sym 77743 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 77744 rvsoc.data_wdata[6]
.sym 77750 rvsoc.eram.adrs[7]
.sym 77751 rvsoc.eram.adrs[2]
.sym 77753 rvsoc.eram.adrs[6]
.sym 77754 $PACKER_VCC_NET
.sym 77760 rvsoc.eram.adrs[10]
.sym 77761 rvsoc.eram.adrs[3]
.sym 77762 rvsoc.eram.adrs[4]
.sym 77763 rvsoc.eram.adrs[1]
.sym 77764 rvsoc.eram.adrs[8]
.sym 77766 rvsoc.eram.adrs[5]
.sym 77769 rvsoc.eram.adrs[0]
.sym 77770 rvsoc.eram.adrs[9]
.sym 77773 rvsoc.cpu0.E_Br_adrs[8]
.sym 77774 rvsoc.cpu0.E_Br_adrs[28]
.sym 77775 rvsoc.cpu0.E_Br_adrs[15]
.sym 77776 $abc$63045$new_ys__n2006_inv_
.sym 77777 $abc$63045$new_ys__n2083_inv_
.sym 77778 $abc$63045$new_ys__n1943_inv_
.sym 77779 rvsoc.cpu0.E_Br_adrs[17]
.sym 77780 $abc$63045$new_n3955_
.sym 77789 rvsoc.eram.adrs[0]
.sym 77790 rvsoc.eram.adrs[1]
.sym 77791 rvsoc.eram.adrs[10]
.sym 77792 rvsoc.eram.adrs[2]
.sym 77793 rvsoc.eram.adrs[3]
.sym 77794 rvsoc.eram.adrs[4]
.sym 77795 rvsoc.eram.adrs[5]
.sym 77796 rvsoc.eram.adrs[6]
.sym 77797 rvsoc.eram.adrs[7]
.sym 77798 rvsoc.eram.adrs[8]
.sym 77799 rvsoc.eram.adrs[9]
.sym 77800 rvsoc.clkn
.sym 77801 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 77805 rvsoc.data_wdata[6]
.sym 77810 $PACKER_VCC_NET
.sym 77815 rvsoc.cpu0.D_op2[22]
.sym 77816 $abc$63045$new_n4706_
.sym 77817 rvsoc.eram.adrs[2]
.sym 77818 rvsoc.cpu0.D_op2[3]
.sym 77819 rvsoc.cpu0.D_op2[27]
.sym 77820 rvsoc.cpu0.D_insn[18]
.sym 77821 rvsoc.cpu0.D_insn_typ[3]
.sym 77822 $abc$63045$new_n4861_
.sym 77823 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[15]
.sym 77824 rvsoc.cpu0.D_next_pc[30]
.sym 77825 rvsoc.cpu0.D_actv_pc[28]
.sym 77826 rvsoc.code_adrs[17]
.sym 77829 $abc$63045$new_n3816_
.sym 77830 $abc$63045$new_ys__n2081_
.sym 77831 $abc$63045$new_ys__n6314_
.sym 77832 rvsoc.eram.adrs[5]
.sym 77833 rvsoc.data_wdata[18]
.sym 77834 $abc$63045$new_ys__n2032_
.sym 77835 $abc$63045$new_ys__n2556_inv_
.sym 77836 rvsoc.eram.adrs[5]
.sym 77837 $abc$63045$new_n3939_
.sym 77838 rvsoc.cpu0.D_insn_typ[12]
.sym 77847 rvsoc.eram.adrs[5]
.sym 77848 rvsoc.data_wdata[19]
.sym 77852 rvsoc.eram.adrs[3]
.sym 77853 rvsoc.eram.adrs[0]
.sym 77854 rvsoc.eram.adrs[1]
.sym 77859 rvsoc.eram.adrs[9]
.sym 77860 rvsoc.eram.adrs[4]
.sym 77863 rvsoc.eram.adrs[7]
.sym 77864 rvsoc.eram.adrs[6]
.sym 77869 rvsoc.eram.adrs[8]
.sym 77870 $PACKER_VCC_NET
.sym 77871 rvsoc.eram.adrs[2]
.sym 77872 $PACKER_VCC_NET
.sym 77873 rvsoc.eram.adrs[10]
.sym 77875 $abc$63045$new_ys__n1901_inv_
.sym 77876 $abc$63045$new_ys__n1889_
.sym 77877 $abc$63045$new_ys__n1969_
.sym 77878 $abc$63045$new_n3939_
.sym 77879 $abc$63045$new_n3967_
.sym 77880 $abc$63045$new_ys__n2004_
.sym 77881 $abc$63045$new_n3851_
.sym 77882 rvsoc.cpu0.E_Br_adrs[2]
.sym 77891 rvsoc.eram.adrs[0]
.sym 77892 rvsoc.eram.adrs[1]
.sym 77893 rvsoc.eram.adrs[10]
.sym 77894 rvsoc.eram.adrs[2]
.sym 77895 rvsoc.eram.adrs[3]
.sym 77896 rvsoc.eram.adrs[4]
.sym 77897 rvsoc.eram.adrs[5]
.sym 77898 rvsoc.eram.adrs[6]
.sym 77899 rvsoc.eram.adrs[7]
.sym 77900 rvsoc.eram.adrs[8]
.sym 77901 rvsoc.eram.adrs[9]
.sym 77902 rvsoc.clkn
.sym 77903 $PACKER_VCC_NET
.sym 77904 $PACKER_VCC_NET
.sym 77906 rvsoc.data_wdata[19]
.sym 77917 rvsoc.cpu0.D_actv_pc[17]
.sym 77918 $abc$63045$new_n3522_
.sym 77919 rvsoc.cpu0.sysregs[1][8]
.sym 77921 rvsoc.cpu0.D_next_pc[28]
.sym 77922 $abc$63045$new_ys__n1880_inv_
.sym 77923 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[8]
.sym 77924 rvsoc.data_wdata[19]
.sym 77925 rvsoc.cpu0.sys_mcause[25]
.sym 77926 $abc$63045$new_n4638_
.sym 77927 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[19]
.sym 77928 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[17]
.sym 77929 rvsoc.cpu0.sysregs[1][17]
.sym 77930 rvsoc.eram.adrs[6]
.sym 77931 rvsoc.data_wdata[28]
.sym 77932 rvsoc.cpu0.D_op2[29]
.sym 77933 rvsoc.data_wdata[24]
.sym 77934 rvsoc.cpu0.sysregs[1][21]
.sym 77935 rvsoc.data_wdata[27]
.sym 77936 rvsoc.cpu0.D_op2[5]
.sym 77937 rvsoc.eram.adrs[10]
.sym 77938 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[24]
.sym 77939 $abc$63045$new_ys__n527_
.sym 77945 rvsoc.eram.adrs[9]
.sym 77949 rvsoc.eram.adrs[3]
.sym 77951 rvsoc.eram.adrs[1]
.sym 77952 rvsoc.eram.adrs[8]
.sym 77953 rvsoc.eram.adrs[6]
.sym 77954 rvsoc.eram.adrs[7]
.sym 77956 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 77957 rvsoc.eram.adrs[4]
.sym 77958 $PACKER_VCC_NET
.sym 77962 rvsoc.eram.adrs[2]
.sym 77964 rvsoc.eram.adrs[10]
.sym 77969 rvsoc.eram.adrs[0]
.sym 77971 rvsoc.data_wdata[18]
.sym 77974 rvsoc.eram.adrs[5]
.sym 77977 $abc$63045$new_n4389_
.sym 77978 rvsoc.cpu0.E_op1[24]
.sym 77979 $abc$63045$new_ys__n1687_
.sym 77980 $abc$63045$new_ys__n2032_
.sym 77981 rvsoc.cpu0.E_op1[27]
.sym 77982 rvsoc.cpu0.E_op1[5]
.sym 77983 $abc$63045$new_n4527_
.sym 77984 rvsoc.cpu0.E_op1[20]
.sym 77993 rvsoc.eram.adrs[0]
.sym 77994 rvsoc.eram.adrs[1]
.sym 77995 rvsoc.eram.adrs[10]
.sym 77996 rvsoc.eram.adrs[2]
.sym 77997 rvsoc.eram.adrs[3]
.sym 77998 rvsoc.eram.adrs[4]
.sym 77999 rvsoc.eram.adrs[5]
.sym 78000 rvsoc.eram.adrs[6]
.sym 78001 rvsoc.eram.adrs[7]
.sym 78002 rvsoc.eram.adrs[8]
.sym 78003 rvsoc.eram.adrs[9]
.sym 78004 rvsoc.clkn
.sym 78005 $abc$63045$techmap$techmap4076\rvsoc.eram.bram_mem.11.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$4051_Y
.sym 78009 rvsoc.data_wdata[18]
.sym 78014 $PACKER_VCC_NET
.sym 78021 $abc$63045$new_n4317_
.sym 78022 rvsoc.cpu0.sysregs[3][12]
.sym 78023 $abc$63045$new_n4294_
.sym 78024 rvsoc.cpu0.E_Br_adrs[2]
.sym 78027 rvsoc.cpu0.sysregs[1][2]
.sym 78029 rvsoc.cpu0.D_funct3[0]
.sym 78031 rvsoc.cpu0.D_next_pc[19]
.sym 78033 rvsoc.cpu0.sysregs[1][15]
.sym 78034 rvsoc.cpu0.D_op1[31]
.sym 78035 rvsoc.eram.adrs[0]
.sym 78036 rvsoc.eram.adrs[0]
.sym 78037 $abc$63045$new_ys__n3576_
.sym 78038 $abc$63045$new_n4659_
.sym 78039 $abc$63045$new_n4788_
.sym 78040 $abc$63045$new_ys__n1899_
.sym 78041 rvsoc.cpu0.D_insn_typ[14]
.sym 78042 rvsoc.cpu0.D_op1[5]
.sym 78047 rvsoc.eram.adrs[9]
.sym 78048 rvsoc.eram.adrs[4]
.sym 78052 rvsoc.eram.adrs[0]
.sym 78057 rvsoc.eram.adrs[8]
.sym 78058 rvsoc.eram.adrs[1]
.sym 78059 rvsoc.eram.adrs[2]
.sym 78063 rvsoc.eram.adrs[5]
.sym 78065 rvsoc.eram.adrs[3]
.sym 78066 rvsoc.data_wdata[1]
.sym 78068 rvsoc.eram.adrs[6]
.sym 78072 rvsoc.eram.adrs[7]
.sym 78074 $PACKER_VCC_NET
.sym 78075 rvsoc.eram.adrs[10]
.sym 78076 $PACKER_VCC_NET
.sym 78079 $abc$63045$new_ys__n10015_inv_
.sym 78080 rvsoc.cpu0.E_actv_pc[7]
.sym 78081 $abc$63045$new_n3517_
.sym 78082 $abc$63045$new_ys__n1990_
.sym 78083 rvsoc.cpu0.E_next_pc[13]
.sym 78084 rvsoc.cpu0.E_next_pc[3]
.sym 78085 $abc$63045$new_n4658_
.sym 78086 rvsoc.cpu0.E_actv_pc[13]
.sym 78095 rvsoc.eram.adrs[0]
.sym 78096 rvsoc.eram.adrs[1]
.sym 78097 rvsoc.eram.adrs[10]
.sym 78098 rvsoc.eram.adrs[2]
.sym 78099 rvsoc.eram.adrs[3]
.sym 78100 rvsoc.eram.adrs[4]
.sym 78101 rvsoc.eram.adrs[5]
.sym 78102 rvsoc.eram.adrs[6]
.sym 78103 rvsoc.eram.adrs[7]
.sym 78104 rvsoc.eram.adrs[8]
.sym 78105 rvsoc.eram.adrs[9]
.sym 78106 rvsoc.clkn
.sym 78107 $PACKER_VCC_NET
.sym 78108 $PACKER_VCC_NET
.sym 78110 rvsoc.data_wdata[1]
.sym 78122 $abc$63045$new_ys__n1872_inv_
.sym 78123 rvsoc.data_wdata[17]
.sym 78124 rvsoc.cpu0.D_op2[4]
.sym 78126 rvsoc.cpu0.E_op1[20]
.sym 78127 $abc$63045$new_ys__n1872_inv_
.sym 78129 $abc$63045$new_n4624_
.sym 78130 rvsoc.cpu0.D_next_pc[13]
.sym 78131 rvsoc.data_wdata[22]
.sym 78132 rvsoc.cpu0.D_op2[13]
.sym 78133 rvsoc.eram.adrs[7]
.sym 78134 $abc$63045$new_ys__n1595_
.sym 78136 rvsoc.cpu0.sysregs[3][2]
.sym 78137 $PACKER_VCC_NET
.sym 78138 rvsoc.eram.adrs[7]
.sym 78139 rvsoc.cpu0.D_insn[21]
.sym 78140 $PACKER_VCC_NET
.sym 78141 rvsoc.cpu0.D_insn[21]
.sym 78142 $PACKER_VCC_NET
.sym 78143 rvsoc.eram.adrs[10]
.sym 78144 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 78150 rvsoc.eram.adrs[2]
.sym 78155 rvsoc.eram.adrs[9]
.sym 78157 rvsoc.eram.adrs[6]
.sym 78158 rvsoc.eram.adrs[7]
.sym 78162 $PACKER_VCC_NET
.sym 78166 rvsoc.eram.adrs[10]
.sym 78167 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 78170 rvsoc.data_wdata[0]
.sym 78171 rvsoc.eram.adrs[1]
.sym 78172 rvsoc.eram.adrs[8]
.sym 78173 rvsoc.eram.adrs[0]
.sym 78174 rvsoc.eram.adrs[5]
.sym 78177 rvsoc.eram.adrs[4]
.sym 78180 rvsoc.eram.adrs[3]
.sym 78181 $abc$63045$new_ys__n1941_
.sym 78182 rvsoc.cpu0.E_actv_pc[19]
.sym 78183 $abc$63045$new_n3538_
.sym 78184 $abc$63045$new_ys__n1962_
.sym 78185 $abc$63045$new_ys__n1899_
.sym 78186 $abc$63045$new_ys__n10021_inv_
.sym 78187 rvsoc.cpu0.E_next_pc[19]
.sym 78188 $abc$63045$new_ys__n2081_
.sym 78197 rvsoc.eram.adrs[0]
.sym 78198 rvsoc.eram.adrs[1]
.sym 78199 rvsoc.eram.adrs[10]
.sym 78200 rvsoc.eram.adrs[2]
.sym 78201 rvsoc.eram.adrs[3]
.sym 78202 rvsoc.eram.adrs[4]
.sym 78203 rvsoc.eram.adrs[5]
.sym 78204 rvsoc.eram.adrs[6]
.sym 78205 rvsoc.eram.adrs[7]
.sym 78206 rvsoc.eram.adrs[8]
.sym 78207 rvsoc.eram.adrs[9]
.sym 78208 rvsoc.clkn
.sym 78209 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 78213 rvsoc.data_wdata[0]
.sym 78218 $PACKER_VCC_NET
.sym 78223 $abc$63045$new_ys__n12474_inv_
.sym 78224 $abc$63045$new_ys__n12480_inv_
.sym 78225 $abc$63045$new_ys__n12498_inv_
.sym 78226 rvsoc.cpu0.D_actv_pc[13]
.sym 78227 $abc$63045$new_n3469_
.sym 78228 rvsoc.data_wdata[7]
.sym 78229 rvsoc.cpu0.D_next_pc[13]
.sym 78231 rvsoc.data_wdata[9]
.sym 78232 rvsoc.data_wdata[5]
.sym 78234 $abc$63045$new_n3525_
.sym 78235 rvsoc.data_wdata[24]
.sym 78236 rvsoc.data_wdata[0]
.sym 78237 rvsoc.cpu0.D_sysidx[1]
.sym 78239 $abc$63045$new_ys__n2556_inv_
.sym 78240 rvsoc.eram.adrs[5]
.sym 78241 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 78242 $abc$63045$new_ys__n2081_
.sym 78243 $abc$63045$new_ys__n2556_inv_
.sym 78245 rvsoc.data_wdata[22]
.sym 78253 rvsoc.eram.adrs[3]
.sym 78255 rvsoc.eram.adrs[5]
.sym 78256 rvsoc.data_wdata[3]
.sym 78262 rvsoc.eram.adrs[1]
.sym 78263 rvsoc.eram.adrs[0]
.sym 78267 rvsoc.eram.adrs[9]
.sym 78268 rvsoc.eram.adrs[4]
.sym 78272 rvsoc.eram.adrs[6]
.sym 78274 rvsoc.eram.adrs[2]
.sym 78276 rvsoc.eram.adrs[7]
.sym 78277 rvsoc.eram.adrs[8]
.sym 78278 $PACKER_VCC_NET
.sym 78280 $PACKER_VCC_NET
.sym 78281 rvsoc.eram.adrs[10]
.sym 78283 $abc$63045$new_ys__n12495_inv_
.sym 78284 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 78285 $abc$63045$new_n6071_
.sym 78286 $abc$63045$new_n6067_
.sym 78287 $abc$63045$new_ys__n1712_
.sym 78288 $abc$63045$new_ys__n6115_
.sym 78289 rvsoc.cpu0.sysregs[2][29]
.sym 78290 $abc$63045$new_n4476_
.sym 78299 rvsoc.eram.adrs[0]
.sym 78300 rvsoc.eram.adrs[1]
.sym 78301 rvsoc.eram.adrs[10]
.sym 78302 rvsoc.eram.adrs[2]
.sym 78303 rvsoc.eram.adrs[3]
.sym 78304 rvsoc.eram.adrs[4]
.sym 78305 rvsoc.eram.adrs[5]
.sym 78306 rvsoc.eram.adrs[6]
.sym 78307 rvsoc.eram.adrs[7]
.sym 78308 rvsoc.eram.adrs[8]
.sym 78309 rvsoc.eram.adrs[9]
.sym 78310 rvsoc.clkn
.sym 78311 $PACKER_VCC_NET
.sym 78312 $PACKER_VCC_NET
.sym 78314 rvsoc.data_wdata[3]
.sym 78325 rvsoc.cpu0.sysregs[1][11]
.sym 78328 $abc$63045$new_n3349_
.sym 78329 rvsoc.cpu0.sysregs[1][8]
.sym 78330 rvsoc.cpu0.D_op2[8]
.sym 78332 rvsoc.data_wdata[19]
.sym 78334 $abc$63045$new_ys__n3576_
.sym 78335 rvsoc.cpu0.D_next_pc[23]
.sym 78336 $abc$63045$new_n3538_
.sym 78337 rvsoc.cpu0.sysregs[1][21]
.sym 78338 rvsoc.eram.adrs[6]
.sym 78339 rvsoc.data_wdata[28]
.sym 78340 rvsoc.eram.adrs[2]
.sym 78341 rvsoc.cpu0.sysregs[1][17]
.sym 78345 rvsoc.eram.adrs[10]
.sym 78346 rvsoc.eram.adrs[6]
.sym 78347 rvsoc.data_wdata[27]
.sym 78348 rvsoc.cpu0.sysregs[0][28]
.sym 78356 rvsoc.eram.adrs[6]
.sym 78357 rvsoc.eram.adrs[9]
.sym 78359 rvsoc.eram.adrs[1]
.sym 78360 rvsoc.eram.adrs[8]
.sym 78362 rvsoc.eram.adrs[7]
.sym 78363 rvsoc.eram.adrs[2]
.sym 78365 rvsoc.eram.adrs[4]
.sym 78366 $PACKER_VCC_NET
.sym 78368 rvsoc.eram.adrs[3]
.sym 78370 rvsoc.eram.adrs[10]
.sym 78371 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 78372 rvsoc.data_wdata[2]
.sym 78378 rvsoc.eram.adrs[5]
.sym 78379 rvsoc.eram.adrs[0]
.sym 78385 $abc$63045$new_ys__n6170_
.sym 78386 $abc$63045$new_n5991_
.sym 78387 $abc$63045$new_ys__n6167_
.sym 78388 rvsoc.data_wdata[27]
.sym 78389 rvsoc.data_wdata[8]
.sym 78390 rvsoc.data_wdata[29]
.sym 78391 $abc$63045$new_ys__n6107_
.sym 78392 rvsoc.data_wdata[28]
.sym 78401 rvsoc.eram.adrs[0]
.sym 78402 rvsoc.eram.adrs[1]
.sym 78403 rvsoc.eram.adrs[10]
.sym 78404 rvsoc.eram.adrs[2]
.sym 78405 rvsoc.eram.adrs[3]
.sym 78406 rvsoc.eram.adrs[4]
.sym 78407 rvsoc.eram.adrs[5]
.sym 78408 rvsoc.eram.adrs[6]
.sym 78409 rvsoc.eram.adrs[7]
.sym 78410 rvsoc.eram.adrs[8]
.sym 78411 rvsoc.eram.adrs[9]
.sym 78412 rvsoc.clkn
.sym 78413 $abc$63045$auto$wreduce.cc:452:run$3073[7]
.sym 78417 rvsoc.data_wdata[2]
.sym 78422 $PACKER_VCC_NET
.sym 78428 rvsoc.data_wdata[25]
.sym 78429 rvsoc.cpu0.D_op2[0]
.sym 78431 rvsoc.data_wdata[30]
.sym 78432 $abc$63045$new_ys__n1445_
.sym 78433 rvsoc.uart0.status[1]
.sym 78434 rvsoc.cpu0.sysregs[2][11]
.sym 78435 $abc$63045$new_ys__n12494_inv_
.sym 78436 rvsoc.cpu0.D_op2[1]
.sym 78439 rvsoc.data_wdata[0]
.sym 78441 rvsoc.cpu0.sysregs[0][8]
.sym 78442 rvsoc.cpu0.sysregs[3][28]
.sym 78443 rvsoc.cpu0.E_sysidx[1]
.sym 78444 rvsoc.cpu0.sysregs[3][11]
.sym 78445 rvsoc.cpu0.sysregs[1][15]
.sym 78446 rvsoc.cpu0.sysregs[1][28]
.sym 78448 $abc$63045$new_ys__n3576_
.sym 78449 rvsoc.cpu0.sysregs[2][28]
.sym 78450 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 78487 rvsoc.cpu0.E_sysidx[1]
.sym 78488 $abc$63045$new_n5974_
.sym 78489 $abc$63045$new_n5998_
.sym 78490 $abc$63045$new_n5972_
.sym 78491 $abc$63045$new_ys__n6089_
.sym 78492 rvsoc.cpu0.E_sysidx[0]
.sym 78493 rvsoc.data_wdata[0]
.sym 78494 $abc$63045$new_ys__n6113_
.sym 78526 rvsoc.data_wdata[29]
.sym 78529 $abc$63045$new_ys__n1383_inv_
.sym 78531 $abc$63045$new_n5993_
.sym 78532 rvsoc.cpu0.D_insn_typ[10]
.sym 78533 $abc$63045$new_ys__n1430_
.sym 78534 rvsoc.data_wdata[28]
.sym 78535 $abc$63045$new_ys__n12500_inv_
.sym 78536 rvsoc.cpu0.D_actv_pc[24]
.sym 78540 $abc$63045$new_ys__n1478_
.sym 78542 rvsoc.cpu0.sysregs[0][11]
.sym 78543 $abc$63045$new_ys__n6159_inv_
.sym 78544 rvsoc.cpu0.E_sysidx[0]
.sym 78546 rvsoc.cpu0.sysregs[3][25]
.sym 78547 rvsoc.cpu0.sysregs[0][29]
.sym 78548 $PACKER_VCC_NET
.sym 78549 $abc$63045$new_ys__n6156_inv_
.sym 78550 rvsoc.cpu0.E_sysidx[1]
.sym 78551 rvsoc.data_wdata[28]
.sym 78552 rvsoc.cpu0.sysregs[2][25]
.sym 78589 $abc$63045$new_ys__n6160_inv_
.sym 78590 rvsoc.cpu0.sysregs[0][29]
.sym 78591 $abc$63045$new_ys__n6157_inv_
.sym 78592 $abc$63045$new_ys__n1487_
.sym 78593 $abc$63045$new_ys__n1502_
.sym 78594 rvsoc.cpu0.sysregs[0][28]
.sym 78595 $abc$63045$new_ys__n6114_
.sym 78596 $abc$63045$new_ys__n6083_
.sym 78627 rvsoc.data_wdata[16]
.sym 78633 $abc$63045$new_ys__n1872_inv_
.sym 78636 rvsoc.cpu0.sysregs[3][2]
.sym 78637 rvsoc.data_wdata[16]
.sym 78639 rvsoc.data_wdata[2]
.sym 78642 rvsoc.cpu0.D_sysidx[0]
.sym 78645 rvsoc.cpu0.D_sysidx[1]
.sym 78647 $abc$63045$new_ys__n1873_inv_
.sym 78651 rvsoc.data_wdata[0]
.sym 78654 rvsoc.cpu0.sysregs[0][29]
.sym 78698 rvsoc.gpio0.dir[3]
.sym 78734 rvsoc.data_wdata[12]
.sym 78736 rvsoc.cpu0.D_sysidx[0]
.sym 78739 $abc$63045$new_ys__n1475_
.sym 78741 rvsoc.cpu0.E_op1[29]
.sym 78744 $abc$63045$new_ys__n1699_
.sym 78747 rvsoc.cpu0.sysregs[1][0]
.sym 78751 rvsoc.cpu0.sysregs[0][28]
.sym 78836 rvsoc.gpio0.dir[3]
.sym 78867 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 78880 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 78923 rvsoc.cram.adrs[8]
.sym 78924 rvsoc.mem_vdata[3][5]
.sym 78925 $abc$63045$new_n3141_
.sym 78926 $abc$63045$new_n5930_
.sym 78927 $abc$63045$new_n5920_
.sym 78928 $abc$63045$new_n3118_
.sym 78929 rvsoc.mem_vdata[3][0]
.sym 78930 rvsoc.cram.adrs[6]
.sym 78938 rvsoc.code_adrs[12]
.sym 78945 rvsoc.cpu0.umul_lhhl[1]
.sym 78947 rvsoc.eram.adrs[5]
.sym 78954 $abc$63045$new_n5291_
.sym 78965 rvsoc.code_adrs[28]
.sym 78967 rvsoc.code_adrs[5]
.sym 78970 rvsoc.data_adrs[5]
.sym 78974 rvsoc.mem_vdata[1][0]
.sym 78975 rvsoc.data_wdata[0]
.sym 78976 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 78980 rvsoc.data_wdata[4]
.sym 78981 rvsoc.data_adrs[29]
.sym 78984 rvsoc.data_adrs[12]
.sym 78987 rvsoc.mem_vdata[0][14]
.sym 78988 rvsoc.code_adrs[29]
.sym 78990 $abc$63045$new_ys__n5971_
.sym 78991 rvsoc.data_adrs[28]
.sym 78992 rvsoc.data_wdata[6]
.sym 78993 rvsoc.mem_vdata[2][14]
.sym 78995 rvsoc.mem_vdata[3][0]
.sym 78996 rvsoc.code_adrs[12]
.sym 79001 rvsoc.data_wdata[0]
.sym 79004 rvsoc.data_adrs[28]
.sym 79005 rvsoc.mem_vdata[1][0]
.sym 79006 rvsoc.mem_vdata[3][0]
.sym 79007 rvsoc.data_adrs[29]
.sym 79010 rvsoc.code_adrs[12]
.sym 79012 $abc$63045$new_ys__n5971_
.sym 79013 rvsoc.data_adrs[12]
.sym 79019 rvsoc.data_wdata[4]
.sym 79022 $abc$63045$new_ys__n5971_
.sym 79023 rvsoc.data_adrs[5]
.sym 79024 rvsoc.code_adrs[5]
.sym 79028 rvsoc.mem_vdata[2][14]
.sym 79029 rvsoc.code_adrs[28]
.sym 79030 rvsoc.code_adrs[29]
.sym 79031 rvsoc.mem_vdata[0][14]
.sym 79034 rvsoc.data_wdata[6]
.sym 79040 rvsoc.mem_vdata[2][14]
.sym 79041 rvsoc.data_adrs[29]
.sym 79042 rvsoc.data_adrs[28]
.sym 79043 rvsoc.mem_vdata[0][14]
.sym 79044 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 79045 rvsoc.clkn
.sym 79046 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 79051 rvsoc.gpio0.data[4]
.sym 79052 rvsoc.gpio0.data[5]
.sym 79053 $abc$63045$new_n5928_
.sym 79054 rvsoc.gpio0.data[6]
.sym 79055 $abc$63045$new_n5932_
.sym 79056 $abc$63045$new_n3137_
.sym 79057 rvsoc.gpio0.data[0]
.sym 79058 $abc$63045$new_n3145_
.sym 79061 rvsoc.bootram.adrs[4]
.sym 79063 rvsoc.gpio0.dir[0]
.sym 79064 rvsoc.mem_vdata[0][0]
.sym 79065 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51473
.sym 79066 rvsoc.mem_vdata[0][3]
.sym 79067 p15
.sym 79068 rvsoc.data_adrs[2]
.sym 79071 rvsoc.data_wdata[8]
.sym 79073 rvsoc.data_adrs[2]
.sym 79074 p16
.sym 79080 rvsoc.gpio0.data[4]
.sym 79082 rvsoc.data_adrs[10]
.sym 79085 rvsoc.mem_vdata[3][5]
.sym 79086 rvsoc.gpio0.data[6]
.sym 79088 $abc$63045$new_n3141_
.sym 79089 rvsoc.data_wdata[16]
.sym 79091 rvsoc.gpio0.dir[4]
.sym 79093 rvsoc.cram.adrs[3]
.sym 79094 rvsoc.data_wdata[0]
.sym 79095 $abc$63045$new_ys__n11299_inv_
.sym 79097 rvsoc.data_adrs[2]
.sym 79102 rvsoc.cram.adrs[7]
.sym 79103 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 79104 rvsoc.data_wdata[0]
.sym 79105 rvsoc.uart0.div[11]
.sym 79106 rvsoc.cram.adrs[10]
.sym 79109 rvsoc.data_adrs[3]
.sym 79111 $abc$63045$new_ys__n5971_
.sym 79120 rvsoc.gpio0.dir[4]
.sym 79128 rvsoc.code_adrs[30]
.sym 79129 $abc$63045$new_n5067_
.sym 79130 $abc$63045$new_n5066_
.sym 79133 $abc$63045$new_n4093_
.sym 79134 rvsoc.mem_vdata[2][0]
.sym 79135 $abc$63045$new_n5292_
.sym 79136 $abc$63045$new_n4094_
.sym 79138 rvsoc.data_adrs[28]
.sym 79139 $PACKER_GND_NET
.sym 79140 rvsoc.mem_vdata[1][14]
.sym 79141 rvsoc.data_adrs[29]
.sym 79144 $abc$63045$new_n3120_
.sym 79145 $abc$63045$new_n5293_
.sym 79146 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 79151 rvsoc.code_adrs[29]
.sym 79153 rvsoc.code_adrs[28]
.sym 79154 rvsoc.mem_vdata[0][0]
.sym 79155 $abc$63045$new_n4092_
.sym 79157 rvsoc.mem_vdata[3][14]
.sym 79161 rvsoc.code_adrs[28]
.sym 79162 rvsoc.code_adrs[29]
.sym 79163 rvsoc.mem_vdata[3][14]
.sym 79164 rvsoc.mem_vdata[1][14]
.sym 79167 rvsoc.data_adrs[28]
.sym 79168 rvsoc.data_adrs[29]
.sym 79169 rvsoc.mem_vdata[1][14]
.sym 79170 rvsoc.mem_vdata[3][14]
.sym 79173 rvsoc.mem_vdata[2][0]
.sym 79174 rvsoc.data_adrs[28]
.sym 79175 rvsoc.data_adrs[29]
.sym 79176 rvsoc.mem_vdata[0][0]
.sym 79179 $abc$63045$new_n5293_
.sym 79180 $abc$63045$new_n3120_
.sym 79181 $abc$63045$new_n5292_
.sym 79185 rvsoc.code_adrs[30]
.sym 79186 $abc$63045$new_n4093_
.sym 79187 $abc$63045$new_n4092_
.sym 79188 $abc$63045$new_n4094_
.sym 79192 $PACKER_GND_NET
.sym 79199 $PACKER_GND_NET
.sym 79203 $abc$63045$new_n5067_
.sym 79204 $abc$63045$new_n3120_
.sym 79206 $abc$63045$new_n5066_
.sym 79207 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 79208 rvsoc.clkn
.sym 79210 rvsoc.spi0.txbfr[0]
.sym 79211 $abc$63045$new_n5241_
.sym 79212 $abc$63045$new_n3403_
.sym 79213 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 79214 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51757
.sym 79215 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 79216 $abc$63045$new_ys__n5624_
.sym 79217 rvsoc.spi0.txbfr[1]
.sym 79222 $abc$63045$new_ys__n527_
.sym 79223 rvsoc.gpio0.data[0]
.sym 79224 $abc$63045$new_ys__n527_
.sym 79225 rvsoc.gpio0.data[6]
.sym 79226 rvsoc.mem_vdata[0][11]
.sym 79227 rvsoc.mem_vdata[0][9]
.sym 79228 rvsoc.mem_vdata[5][3]
.sym 79229 $PACKER_VCC_NET
.sym 79230 rvsoc.mem_vdata[0][15]
.sym 79231 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 79232 $abc$63045$new_n4091_
.sym 79233 rvsoc.data_wdata[4]
.sym 79234 rvsoc.code_adrs[3]
.sym 79235 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51757
.sym 79236 rvsoc.mem_rcode[5]
.sym 79237 $abc$63045$new_n3597_
.sym 79240 rvsoc.mem_vdata[0][13]
.sym 79241 rvsoc.mem_vdata[2][5]
.sym 79242 $abc$63045$new_ys__n5971_
.sym 79243 rvsoc.mem_vdata[0][1]
.sym 79245 rvsoc.code_adrs[29]
.sym 79251 rvsoc.data_wst[0]
.sym 79253 rvsoc.data_adrs[29]
.sym 79256 $abc$63045$new_n5254_
.sym 79257 rvsoc.mem_vdata[2][13]
.sym 79258 rvsoc.mem_vdata[0][13]
.sym 79259 rvsoc.code_adrs[9]
.sym 79261 rvsoc.data_adrs[28]
.sym 79264 rvsoc.data_adrs[9]
.sym 79265 $abc$63045$new_ys__n2556_inv_
.sym 79266 $abc$63045$new_n3120_
.sym 79267 rvsoc.mem_vdata[3][13]
.sym 79268 $abc$63045$new_n5255_
.sym 79269 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 79271 rvsoc.code_adrs[28]
.sym 79272 $abc$63045$new_ys__n4261_
.sym 79273 $PACKER_GND_NET
.sym 79275 rvsoc.mem_vdata[1][13]
.sym 79276 $abc$63045$new_ys__n5971_
.sym 79277 rvsoc.code_adrs[29]
.sym 79280 $abc$63045$new_ys__n11298_
.sym 79284 $PACKER_GND_NET
.sym 79290 rvsoc.mem_vdata[1][13]
.sym 79291 rvsoc.mem_vdata[3][13]
.sym 79292 rvsoc.data_adrs[28]
.sym 79293 rvsoc.data_adrs[29]
.sym 79296 $abc$63045$new_ys__n11298_
.sym 79297 $abc$63045$new_ys__n2556_inv_
.sym 79298 rvsoc.data_wst[0]
.sym 79299 $abc$63045$new_ys__n4261_
.sym 79302 $abc$63045$new_n5255_
.sym 79303 $abc$63045$new_n3120_
.sym 79304 $abc$63045$new_n5254_
.sym 79308 rvsoc.data_adrs[9]
.sym 79309 rvsoc.code_adrs[9]
.sym 79310 $abc$63045$new_ys__n5971_
.sym 79314 rvsoc.data_adrs[28]
.sym 79315 rvsoc.data_adrs[29]
.sym 79316 rvsoc.mem_vdata[0][13]
.sym 79317 rvsoc.mem_vdata[2][13]
.sym 79320 $PACKER_GND_NET
.sym 79326 rvsoc.code_adrs[29]
.sym 79327 rvsoc.mem_vdata[3][13]
.sym 79328 rvsoc.mem_vdata[0][13]
.sym 79329 rvsoc.code_adrs[28]
.sym 79330 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 79331 rvsoc.clkn
.sym 79333 rvsoc.mem_vdata[3][15]
.sym 79334 $abc$63045$new_n5239_
.sym 79335 $abc$63045$new_n5240_
.sym 79336 $abc$63045$new_ys__n7766_
.sym 79337 $abc$63045$new_n3265_
.sym 79338 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 79339 $abc$63045$new_n5238_
.sym 79340 rvsoc.mem_rcode[5]
.sym 79341 rvsoc.cram.adrs[7]
.sym 79343 rvsoc.uart0.div[14]
.sym 79344 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 79345 rvsoc.code_adrs[9]
.sym 79347 $PACKER_VCC_NET
.sym 79348 $abc$63045$new_ys__n11772_
.sym 79349 rvsoc.data_adrs[28]
.sym 79350 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 79351 $PACKER_VCC_NET
.sym 79352 rvsoc.data_adrs[9]
.sym 79353 rvsoc.data_adrs[29]
.sym 79354 $abc$63045$new_ys__n12673_
.sym 79355 $abc$63045$new_ys__n2556_inv_
.sym 79356 rvsoc.data_wst[2]
.sym 79357 rvsoc.mem_vdata[0][18]
.sym 79358 rvsoc.data_wdata[3]
.sym 79359 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 79360 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 79361 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51757
.sym 79363 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 79364 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 79365 $abc$63045$new_ys__n7742_
.sym 79366 rvsoc.mem_vdata[3][15]
.sym 79367 rvsoc.uart0.div[13]
.sym 79368 rvsoc.mem_vdata[3][5]
.sym 79374 rvsoc.uart0.div[13]
.sym 79375 $abc$63045$new_ys__n11766_
.sym 79376 rvsoc.uart0.div[10]
.sym 79377 $abc$63045$new_n5253_
.sym 79378 rvsoc.mem_vdata[5][13]
.sym 79379 rvsoc.code_adrs[29]
.sym 79380 rvsoc.mem_vdata[4][0]
.sym 79381 rvsoc.mem_vdata[15][0]
.sym 79382 rvsoc.mem_vdata[2][16]
.sym 79383 rvsoc.code_adrs[28]
.sym 79384 $abc$63045$new_ys__n11298_
.sym 79385 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 79386 $abc$63045$new_ys__n2165_inv_
.sym 79387 $abc$63045$new_ys__n11772_
.sym 79388 rvsoc.mem_vdata[15][13]
.sym 79389 $abc$63045$new_n4119_
.sym 79390 rvsoc.mem_vdata[0][16]
.sym 79391 $abc$63045$new_n3200_
.sym 79392 rvsoc.mem_vdata[4][13]
.sym 79393 $abc$63045$new_n4118_
.sym 79394 $abc$63045$new_n5252_
.sym 79398 rvsoc.code_adrs[30]
.sym 79400 rvsoc.mem_vdata[4][13]
.sym 79403 $abc$63045$new_n4117_
.sym 79404 $abc$63045$new_n3206_
.sym 79407 $abc$63045$new_n5252_
.sym 79408 $abc$63045$new_ys__n11766_
.sym 79409 rvsoc.mem_vdata[5][13]
.sym 79410 $abc$63045$new_n5253_
.sym 79413 $abc$63045$new_ys__n2165_inv_
.sym 79414 rvsoc.uart0.div[10]
.sym 79415 $abc$63045$new_n3200_
.sym 79420 $abc$63045$new_ys__n2165_inv_
.sym 79421 rvsoc.uart0.div[13]
.sym 79422 $abc$63045$new_n3206_
.sym 79425 $abc$63045$new_ys__n11298_
.sym 79426 rvsoc.mem_vdata[4][0]
.sym 79427 rvsoc.mem_vdata[15][0]
.sym 79428 $abc$63045$new_ys__n11772_
.sym 79431 $abc$63045$new_ys__n11772_
.sym 79432 rvsoc.mem_vdata[15][13]
.sym 79433 rvsoc.mem_vdata[4][13]
.sym 79434 $abc$63045$new_ys__n11298_
.sym 79437 rvsoc.mem_vdata[4][13]
.sym 79438 rvsoc.mem_vdata[5][13]
.sym 79439 rvsoc.code_adrs[29]
.sym 79440 rvsoc.code_adrs[28]
.sym 79443 $abc$63045$new_n4117_
.sym 79444 $abc$63045$new_n4118_
.sym 79445 $abc$63045$new_n4119_
.sym 79446 rvsoc.code_adrs[30]
.sym 79449 rvsoc.code_adrs[29]
.sym 79450 rvsoc.mem_vdata[0][16]
.sym 79451 rvsoc.mem_vdata[2][16]
.sym 79452 rvsoc.code_adrs[28]
.sym 79453 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 79454 rvsoc.clkn
.sym 79456 rvsoc.mem_vdata[4][3]
.sym 79457 $abc$63045$new_n3262_
.sym 79458 rvsoc.mem_vdata[4][24]
.sym 79459 $abc$63045$new_n3263_
.sym 79460 rvsoc.mem_vdata[4][20]
.sym 79461 $abc$63045$new_n3264_
.sym 79462 rvsoc.mem_vdata[4][28]
.sym 79463 rvsoc.mem_vdata[4][25]
.sym 79467 rvsoc.cpu0.D_funct3[0]
.sym 79468 rvsoc.mem_vdata[2][16]
.sym 79469 $PACKER_VCC_NET
.sym 79472 rvsoc.data_wst[0]
.sym 79475 rvsoc.data_adrs[29]
.sym 79476 rvsoc.data_wdata[6]
.sym 79477 $abc$63045$new_ys__n11298_
.sym 79478 $abc$63045$new_ys__n11766_
.sym 79479 rvsoc.mem_vdata[0][26]
.sym 79480 rvsoc.uart0.cfg[17]
.sym 79481 $abc$63045$new_ys__n11299_inv_
.sym 79482 rvsoc.data_adrs[28]
.sym 79483 rvsoc.mem_vdata[15][5]
.sym 79485 rvsoc.code_adrs[30]
.sym 79486 rvsoc.mem_vdata[4][29]
.sym 79487 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 79488 rvsoc.mem_vdata[4][18]
.sym 79489 rvsoc.mem_vdata[4][3]
.sym 79490 rvsoc.data_wdata[0]
.sym 79491 rvsoc.cram.adrs[5]
.sym 79497 $abc$63045$new_n5111_
.sym 79498 rvsoc.mem_vdata[2][1]
.sym 79499 rvsoc.uart0.status[16]
.sym 79500 rvsoc.mem_vdata[15][13]
.sym 79501 $abc$63045$new_n5110_
.sym 79502 $abc$63045$new_n3120_
.sym 79503 $abc$63045$new_n5113_
.sym 79504 rvsoc.mem_vdata[4][1]
.sym 79505 rvsoc.mem_vdata[5][1]
.sym 79506 $abc$63045$new_n5112_
.sym 79507 rvsoc.uart0.cfg[16]
.sym 79508 rvsoc.data_adrs[2]
.sym 79509 $abc$63045$new_ys__n11772_
.sym 79510 $abc$63045$new_ys__n4261_
.sym 79511 $abc$63045$new_n4116_
.sym 79512 rvsoc.code_adrs[31]
.sym 79513 rvsoc.mem_vdata[0][1]
.sym 79514 rvsoc.data_adrs[3]
.sym 79515 rvsoc.data_adrs[28]
.sym 79516 rvsoc.data_adrs[29]
.sym 79517 $abc$63045$new_ys__n11298_
.sym 79518 $abc$63045$new_ys__n2556_inv_
.sym 79519 rvsoc.code_adrs[15]
.sym 79522 rvsoc.data_wst[2]
.sym 79524 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 79525 $abc$63045$new_ys__n11298_
.sym 79526 rvsoc.mem_vdata[15][1]
.sym 79527 $abc$63045$new_ys__n11766_
.sym 79530 $abc$63045$new_n5113_
.sym 79531 $abc$63045$new_n3120_
.sym 79532 $abc$63045$new_n5112_
.sym 79536 rvsoc.data_adrs[29]
.sym 79537 rvsoc.mem_vdata[0][1]
.sym 79538 rvsoc.mem_vdata[2][1]
.sym 79539 rvsoc.data_adrs[28]
.sym 79542 $abc$63045$new_n5111_
.sym 79543 rvsoc.mem_vdata[5][1]
.sym 79544 $abc$63045$new_n5110_
.sym 79545 $abc$63045$new_ys__n11766_
.sym 79548 rvsoc.uart0.cfg[16]
.sym 79549 rvsoc.uart0.status[16]
.sym 79550 rvsoc.data_adrs[3]
.sym 79551 rvsoc.data_adrs[2]
.sym 79554 rvsoc.mem_vdata[15][1]
.sym 79555 rvsoc.mem_vdata[4][1]
.sym 79556 $abc$63045$new_ys__n11298_
.sym 79557 $abc$63045$new_ys__n11772_
.sym 79560 $abc$63045$new_ys__n11298_
.sym 79561 $abc$63045$new_ys__n4261_
.sym 79562 $abc$63045$new_ys__n2556_inv_
.sym 79563 rvsoc.data_wst[2]
.sym 79566 rvsoc.code_adrs[31]
.sym 79567 $abc$63045$new_n4116_
.sym 79568 $abc$63045$new_ys__n4261_
.sym 79569 rvsoc.mem_vdata[15][13]
.sym 79575 rvsoc.code_adrs[15]
.sym 79576 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 79577 rvsoc.clka
.sym 79579 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 79580 rvsoc.mem_vdata[4][29]
.sym 79581 $abc$63045$new_n3214_
.sym 79582 $abc$63045$new_ys__n2256_
.sym 79583 rvsoc.mem_vdata[4][17]
.sym 79584 $abc$63045$new_n3220_
.sym 79585 $abc$63045$new_ys__n5971_
.sym 79586 rvsoc.mem_vdata[4][27]
.sym 79590 rvsoc.uart0.rx_divcnt[29]
.sym 79591 rvsoc.mem_vdata[5][1]
.sym 79592 rvsoc.code_adrs[28]
.sym 79593 rvsoc.uart0.cfg[16]
.sym 79594 rvsoc.code_adrs[29]
.sym 79595 rvsoc.uart0.cfg[25]
.sym 79596 $abc$63045$new_ys__n527_
.sym 79597 $abc$63045$new_ys__n7762_
.sym 79598 rvsoc.data_adrs[2]
.sym 79599 $abc$63045$new_n3236_
.sym 79600 rvsoc.eram.adrs[0]
.sym 79601 rvsoc.data_wdata[25]
.sym 79602 rvsoc.mem_vdata[5][13]
.sym 79603 rvsoc.uart0.div[11]
.sym 79604 $abc$63045$new_ys__n11809_
.sym 79605 rvsoc.code_adrs[15]
.sym 79606 rvsoc.data_adrs[7]
.sym 79607 rvsoc.data_adrs[4]
.sym 79608 $abc$63045$new_ys__n5971_
.sym 79609 rvsoc.bootram.adrs[7]
.sym 79610 rvsoc.uart0.div[3]
.sym 79611 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 79612 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 79613 p14
.sym 79614 rvsoc.mem_vdata[4][29]
.sym 79620 rvsoc.code_adrs[30]
.sym 79622 rvsoc.data_adrs[3]
.sym 79623 rvsoc.mem_vdata[15][18]
.sym 79624 rvsoc.code_adrs[9]
.sym 79625 rvsoc.data_adrs[4]
.sym 79626 $abc$63045$new_ys__n11772_
.sym 79627 rvsoc.data_adrs[28]
.sym 79629 rvsoc.mem_vdata[0][18]
.sym 79630 rvsoc.data_adrs[7]
.sym 79632 rvsoc.spi0.status[15]
.sym 79633 rvsoc.data_adrs[9]
.sym 79637 $abc$63045$new_ys__n11298_
.sym 79640 rvsoc.code_adrs[4]
.sym 79641 $abc$63045$new_n3120_
.sym 79642 $abc$63045$new_ys__n527_
.sym 79643 $abc$63045$new_ys__n12664_
.sym 79644 rvsoc.code_adrs[3]
.sym 79645 rvsoc.mem_vdata[4][18]
.sym 79646 $abc$63045$new_ys__n4261_
.sym 79647 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 79648 rvsoc.mem_vdata[4][18]
.sym 79649 rvsoc.code_adrs[7]
.sym 79650 $abc$63045$new_ys__n5971_
.sym 79651 rvsoc.data_adrs[29]
.sym 79653 rvsoc.data_adrs[29]
.sym 79654 rvsoc.data_adrs[28]
.sym 79656 $abc$63045$new_n3120_
.sym 79659 rvsoc.data_adrs[4]
.sym 79661 $abc$63045$new_ys__n4261_
.sym 79662 rvsoc.code_adrs[4]
.sym 79666 $abc$63045$new_ys__n4261_
.sym 79667 rvsoc.data_adrs[3]
.sym 79668 rvsoc.code_adrs[3]
.sym 79671 $abc$63045$new_ys__n5971_
.sym 79673 rvsoc.data_adrs[7]
.sym 79674 rvsoc.code_adrs[7]
.sym 79677 rvsoc.mem_vdata[4][18]
.sym 79678 $abc$63045$new_ys__n11298_
.sym 79679 $abc$63045$new_ys__n11772_
.sym 79680 rvsoc.mem_vdata[15][18]
.sym 79685 rvsoc.spi0.status[15]
.sym 79686 $abc$63045$new_ys__n527_
.sym 79689 rvsoc.code_adrs[30]
.sym 79690 $abc$63045$new_ys__n12664_
.sym 79691 rvsoc.mem_vdata[0][18]
.sym 79692 rvsoc.mem_vdata[4][18]
.sym 79695 $abc$63045$new_ys__n4261_
.sym 79696 rvsoc.data_adrs[9]
.sym 79698 rvsoc.code_adrs[9]
.sym 79699 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 79700 rvsoc.clkn
.sym 79702 $abc$63045$new_n3238_
.sym 79703 rvsoc.spi0.txbfr[3]
.sym 79704 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 79705 p14
.sym 79706 $abc$63045$new_ys__n5626_
.sym 79707 $abc$63045$new_ys__n5631_
.sym 79708 rvsoc.spi0.txbfr[2]
.sym 79709 $abc$63045$new_ys__n5625_
.sym 79712 rvsoc.uart0.div[22]
.sym 79713 rvsoc.eram.adrs[2]
.sym 79716 rvsoc.data_adrs[3]
.sym 79717 $abc$63045$new_ys__n2256_
.sym 79718 rvsoc.bootram.adrs[2]
.sym 79719 $PACKER_GND_NET
.sym 79720 rvsoc.spi0.status[15]
.sym 79721 $abc$63045$new_ys__n4261_
.sym 79722 $abc$63045$new_ys__n11772_
.sym 79724 $PACKER_VCC_NET
.sym 79725 rvsoc.code_adrs[30]
.sym 79726 rvsoc.data_wdata[22]
.sym 79727 rvsoc.uart0.div[8]
.sym 79729 rvsoc.uart0.div[14]
.sym 79730 rvsoc.code_adrs[3]
.sym 79731 rvsoc.data_adrs[6]
.sym 79732 rvsoc.cpu0.umul_lolo[13]
.sym 79733 rvsoc.mem_vdata[2][5]
.sym 79734 $abc$63045$new_ys__n5971_
.sym 79735 rvsoc.data_adrs[12]
.sym 79736 rvsoc.spi0.status[23]
.sym 79737 rvsoc.data_wdata[22]
.sym 79743 $abc$63045$new_ys__n11810_
.sym 79747 $abc$63045$new_ys__n11298_
.sym 79748 $abc$63045$new_ys__n2165_inv_
.sym 79749 $abc$63045$new_n3232_
.sym 79751 $abc$63045$new_ys__n5936_
.sym 79752 $abc$63045$new_n5940_
.sym 79753 rvsoc.uart0.div[2]
.sym 79755 rvsoc.data_wst[3]
.sym 79757 rvsoc.uart0.div[26]
.sym 79758 rvsoc.data_wst[0]
.sym 79759 rvsoc.data_adrs[2]
.sym 79761 $abc$63045$new_ys__n4261_
.sym 79762 $abc$63045$new_ys__n11299_inv_
.sym 79763 $abc$63045$new_ys__n5941_
.sym 79765 rvsoc.data_wst[1]
.sym 79766 $abc$63045$new_ys__n2556_inv_
.sym 79767 rvsoc.uart0.rxbfr[2]
.sym 79769 $abc$63045$new_ys__n4261_
.sym 79770 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 79771 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 79776 $abc$63045$new_ys__n5941_
.sym 79778 $abc$63045$new_ys__n11810_
.sym 79779 $abc$63045$new_ys__n2556_inv_
.sym 79782 $abc$63045$new_ys__n4261_
.sym 79783 $abc$63045$new_ys__n11298_
.sym 79784 $abc$63045$new_ys__n2556_inv_
.sym 79785 rvsoc.data_wst[1]
.sym 79789 rvsoc.uart0.div[26]
.sym 79790 $abc$63045$new_n3232_
.sym 79791 $abc$63045$new_ys__n2165_inv_
.sym 79794 $abc$63045$new_ys__n5936_
.sym 79795 rvsoc.data_wst[0]
.sym 79800 $abc$63045$new_ys__n4261_
.sym 79801 $abc$63045$new_ys__n2556_inv_
.sym 79802 $abc$63045$new_ys__n11298_
.sym 79803 rvsoc.data_wst[3]
.sym 79806 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 79807 rvsoc.data_adrs[2]
.sym 79809 $abc$63045$new_ys__n5941_
.sym 79813 $abc$63045$new_ys__n11299_inv_
.sym 79814 $abc$63045$new_ys__n11810_
.sym 79818 rvsoc.uart0.div[2]
.sym 79819 $abc$63045$new_n5940_
.sym 79820 rvsoc.uart0.rxbfr[2]
.sym 79821 rvsoc.data_adrs[2]
.sym 79822 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 79823 rvsoc.clkn
.sym 79825 rvsoc.uart0.rxbfr[2]
.sym 79826 rvsoc.uart0.rxbfr[1]
.sym 79827 rvsoc.uart0.rxbfr[4]
.sym 79828 rvsoc.uart0.rxbfr[3]
.sym 79829 $abc$63045$new_ys__n5941_
.sym 79830 rvsoc.uart0.rxbfr[5]
.sym 79831 $abc$63045$new_ys__n12666_
.sym 79832 rvsoc.uart0.rxbfr[0]
.sym 79835 rvsoc.eram.adrs[10]
.sym 79836 rvsoc.data_wdata[8]
.sym 79837 rvsoc.data_wdata[5]
.sym 79838 $abc$63045$new_n5940_
.sym 79839 rvsoc.uart0.div[2]
.sym 79840 rvsoc.code_adrs[11]
.sym 79842 $PACKER_VCC_NET
.sym 79843 rvsoc.data_wst[3]
.sym 79845 rvsoc.uart0.div[26]
.sym 79846 $PACKER_VCC_NET
.sym 79848 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 79849 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 79851 rvsoc.cpu0.F_actv_pc[5]
.sym 79852 rvsoc.cpu0.umul_lhhl[8]
.sym 79854 rvsoc.data_wdata[3]
.sym 79855 rvsoc.data_wdata[7]
.sym 79856 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 79858 rvsoc.cpu0.mul_val[28]
.sym 79859 rvsoc.uart0.div[13]
.sym 79860 rvsoc.data_wdata[10]
.sym 79869 rvsoc.data_wdata[11]
.sym 79870 rvsoc.code_adrs[4]
.sym 79874 rvsoc.data_wdata[14]
.sym 79877 rvsoc.code_adrs[6]
.sym 79879 rvsoc.code_adrs[7]
.sym 79882 rvsoc.code_adrs[12]
.sym 79887 rvsoc.data_adrs[7]
.sym 79889 $abc$63045$new_ys__n4261_
.sym 79890 rvsoc.data_adrs[4]
.sym 79891 rvsoc.data_adrs[6]
.sym 79893 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 79894 $abc$63045$new_ys__n5941_
.sym 79895 rvsoc.data_adrs[12]
.sym 79897 rvsoc.data_wdata[8]
.sym 79902 rvsoc.data_wdata[11]
.sym 79905 rvsoc.data_adrs[7]
.sym 79907 $abc$63045$new_ys__n4261_
.sym 79908 rvsoc.code_adrs[7]
.sym 79911 rvsoc.code_adrs[4]
.sym 79912 rvsoc.data_adrs[4]
.sym 79914 $abc$63045$new_ys__n5941_
.sym 79917 $abc$63045$new_ys__n5941_
.sym 79918 rvsoc.code_adrs[12]
.sym 79920 rvsoc.data_adrs[12]
.sym 79923 rvsoc.code_adrs[7]
.sym 79924 rvsoc.data_adrs[7]
.sym 79926 $abc$63045$new_ys__n5941_
.sym 79930 rvsoc.code_adrs[6]
.sym 79931 $abc$63045$new_ys__n4261_
.sym 79932 rvsoc.data_adrs[6]
.sym 79935 rvsoc.data_wdata[8]
.sym 79943 rvsoc.data_wdata[14]
.sym 79945 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 79946 rvsoc.clkn
.sym 79947 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 79949 rvsoc.cpu0.mul_val[17]
.sym 79950 rvsoc.cpu0.mul_val[18]
.sym 79951 rvsoc.cpu0.mul_val[19]
.sym 79952 rvsoc.cpu0.mul_val[20]
.sym 79953 rvsoc.cpu0.mul_val[21]
.sym 79954 rvsoc.cpu0.mul_val[22]
.sym 79955 rvsoc.cpu0.mul_val[23]
.sym 79958 rvsoc.code_adrs[11]
.sym 79959 rvsoc.code_adrs[12]
.sym 79960 rvsoc.data_wdata[14]
.sym 79961 $PACKER_VCC_NET
.sym 79964 rvsoc.cpu0.E_mul_lolo[7]
.sym 79968 rvsoc.eram.adrs[10]
.sym 79969 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$56773
.sym 79970 rvsoc.code_adrs[29]
.sym 79971 $abc$63045$new_n5945_
.sym 79973 rvsoc.uart0.div[20]
.sym 79974 rvsoc.code_adrs[13]
.sym 79975 rvsoc.cpu0.mul_val[21]
.sym 79976 rvsoc.uart0.div[20]
.sym 79977 rvsoc.code_adrs[30]
.sym 79978 rvsoc.cpu0.E_mul_lolo[29]
.sym 79979 rvsoc.cpu0.umul_lhhl[4]
.sym 79980 $abc$63045$new_ys__n2231_inv_
.sym 79981 rvsoc.uart0.div[8]
.sym 79982 rvsoc.data_wdata[0]
.sym 79983 rvsoc.cpu0.D_insn_typ[13]
.sym 79992 rvsoc.code_adrs[9]
.sym 79995 rvsoc.data_adrs[8]
.sym 80001 $abc$63045$new_ys__n5941_
.sym 80002 rvsoc.data_adrs[9]
.sym 80004 rvsoc.cpu0.umul_lolo[13]
.sym 80006 rvsoc.cpu0.umul_lhhl[0]
.sym 80008 rvsoc.cpu0.umul_lhhl[5]
.sym 80009 rvsoc.cpu0.umul_lolo[16]
.sym 80014 rvsoc.cpu0.umul_lolo[10]
.sym 80015 rvsoc.code_adrs[8]
.sym 80017 rvsoc.cpu0.umul_lhhl[3]
.sym 80024 rvsoc.cpu0.umul_lolo[10]
.sym 80028 rvsoc.cpu0.umul_lhhl[5]
.sym 80036 rvsoc.cpu0.umul_lolo[13]
.sym 80040 rvsoc.code_adrs[9]
.sym 80042 $abc$63045$new_ys__n5941_
.sym 80043 rvsoc.data_adrs[9]
.sym 80047 rvsoc.code_adrs[8]
.sym 80048 rvsoc.data_adrs[8]
.sym 80049 $abc$63045$new_ys__n5941_
.sym 80053 rvsoc.cpu0.umul_lolo[16]
.sym 80061 rvsoc.cpu0.umul_lhhl[3]
.sym 80064 rvsoc.cpu0.umul_lhhl[0]
.sym 80068 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 80069 rvsoc.clka
.sym 80071 rvsoc.cpu0.mul_val[24]
.sym 80072 rvsoc.cpu0.mul_val[25]
.sym 80073 rvsoc.cpu0.mul_val[26]
.sym 80074 rvsoc.cpu0.mul_val[27]
.sym 80075 rvsoc.cpu0.mul_val[28]
.sym 80076 rvsoc.cpu0.mul_val[29]
.sym 80077 rvsoc.cpu0.mul_val[30]
.sym 80078 rvsoc.cpu0.mul_val[31]
.sym 80082 rvsoc.cpu0.D_op1[11]
.sym 80084 rvsoc.cpu0.mul_val[22]
.sym 80085 rvsoc.cpu0.E_mul_lolo[16]
.sym 80086 rvsoc.cpu0.mul_val[19]
.sym 80087 rvsoc.data_adrs[2]
.sym 80091 rvsoc.eram.adrs[7]
.sym 80092 rvsoc.cpu0.mul_val[17]
.sym 80093 rvsoc.uart0.div[9]
.sym 80094 rvsoc.cpu0.mul_val[18]
.sym 80095 rvsoc.cpu0.umul_lolo[16]
.sym 80096 rvsoc.uart0.div[5]
.sym 80098 rvsoc.cpu0.E_mul_lhhl[10]
.sym 80099 rvsoc.uart0.div[5]
.sym 80100 rvsoc.uart0.div[7]
.sym 80101 rvsoc.code_adrs[15]
.sym 80102 rvsoc.cpu0.umul_lhhl[13]
.sym 80103 rvsoc.uart0.div[3]
.sym 80105 rvsoc.uart0.rx_divcnt[5]
.sym 80106 rvsoc.uart0.rx_divcnt[0]
.sym 80115 rvsoc.cpu0.umul_lhhl[6]
.sym 80118 rvsoc.cpu0.umul_lhhl[13]
.sym 80119 rvsoc.cpu0.umul_lhhl[7]
.sym 80122 rvsoc.cpu0.umul_lhhl[8]
.sym 80128 rvsoc.cpu0.umul_lhhl[12]
.sym 80130 rvsoc.cpu0.umul_lhhl[1]
.sym 80139 rvsoc.cpu0.umul_lhhl[4]
.sym 80140 rvsoc.cpu0.umul_lhhl[2]
.sym 80146 rvsoc.cpu0.umul_lhhl[6]
.sym 80152 rvsoc.cpu0.umul_lhhl[4]
.sym 80159 rvsoc.cpu0.umul_lhhl[13]
.sym 80166 rvsoc.cpu0.umul_lhhl[12]
.sym 80170 rvsoc.cpu0.umul_lhhl[7]
.sym 80177 rvsoc.cpu0.umul_lhhl[8]
.sym 80183 rvsoc.cpu0.umul_lhhl[1]
.sym 80187 rvsoc.cpu0.umul_lhhl[2]
.sym 80191 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 80192 rvsoc.clka
.sym 80194 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[4]
.sym 80195 rvsoc.cpu0.E_mul_lhhl[14]
.sym 80196 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[7]
.sym 80197 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[1]
.sym 80198 rvsoc.cpu0.E_mul_lhhl[9]
.sym 80199 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[6]
.sym 80200 rvsoc.cpu0.E_mul_lhhl[15]
.sym 80201 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[5]
.sym 80204 rvsoc.cpu0.E_Br_adrs[28]
.sym 80205 rvsoc.cpu0.F_actv_pc[3]
.sym 80206 rvsoc.uart0.div[16]
.sym 80207 rvsoc.cpu0.mul_val[30]
.sym 80209 rvsoc.cpu0.mul_val[27]
.sym 80210 $PACKER_VCC_NET
.sym 80212 $PACKER_VCC_NET
.sym 80213 rvsoc.cpu0.umul_lolo[2]
.sym 80214 $PACKER_VCC_NET
.sym 80215 rvsoc.cpu0.mul_val[25]
.sym 80218 rvsoc.uart0.div[17]
.sym 80220 rvsoc.uart0.div[18]
.sym 80221 rvsoc.uart0.div[14]
.sym 80222 rvsoc.uart0.div[19]
.sym 80223 rvsoc.cpu0.D_insn_typ[12]
.sym 80224 rvsoc.uart0.div[1]
.sym 80225 rvsoc.mem_vdata[2][5]
.sym 80226 rvsoc.code_adrs[3]
.sym 80227 rvsoc.cpu0.E_mul_lhhl[11]
.sym 80228 rvsoc.uart0.div[9]
.sym 80229 rvsoc.data_wdata[22]
.sym 80237 rvsoc.uart0.div[2]
.sym 80240 rvsoc.uart0.div[6]
.sym 80242 rvsoc.uart0.div[1]
.sym 80244 rvsoc.uart0.div[4]
.sym 80249 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[8]
.sym 80251 rvsoc.uart0.div[8]
.sym 80253 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[3]
.sym 80254 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[2]
.sym 80256 rvsoc.uart0.div[5]
.sym 80259 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[4]
.sym 80260 rvsoc.uart0.div[7]
.sym 80261 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[7]
.sym 80262 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[1]
.sym 80263 rvsoc.uart0.div[3]
.sym 80264 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[6]
.sym 80266 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[5]
.sym 80267 $auto$alumacc.cc:474:replace_alu$3152.C[2]
.sym 80269 rvsoc.uart0.div[1]
.sym 80270 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[1]
.sym 80273 $auto$alumacc.cc:474:replace_alu$3152.C[3]
.sym 80275 rvsoc.uart0.div[2]
.sym 80276 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[2]
.sym 80279 $auto$alumacc.cc:474:replace_alu$3152.C[4]
.sym 80281 rvsoc.uart0.div[3]
.sym 80282 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[3]
.sym 80285 $auto$alumacc.cc:474:replace_alu$3152.C[5]
.sym 80287 rvsoc.uart0.div[4]
.sym 80288 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[4]
.sym 80291 $auto$alumacc.cc:474:replace_alu$3152.C[6]
.sym 80293 rvsoc.uart0.div[5]
.sym 80294 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[5]
.sym 80297 $auto$alumacc.cc:474:replace_alu$3152.C[7]
.sym 80299 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[6]
.sym 80300 rvsoc.uart0.div[6]
.sym 80303 $auto$alumacc.cc:474:replace_alu$3152.C[8]
.sym 80305 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[7]
.sym 80306 rvsoc.uart0.div[7]
.sym 80309 $auto$alumacc.cc:474:replace_alu$3152.C[9]
.sym 80311 rvsoc.uart0.div[8]
.sym 80312 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[8]
.sym 80317 $abc$63045$new_n3365_
.sym 80318 $abc$63045$new_n3368_
.sym 80319 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[3]
.sym 80320 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[2]
.sym 80321 $abc$63045$new_n3366_
.sym 80322 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[16]
.sym 80323 $abc$63045$new_n3367_
.sym 80324 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[9]
.sym 80327 rvsoc.cpu0.D_op2[30]
.sym 80328 rvsoc.cpu0.E_Br_adrs[15]
.sym 80330 rvsoc.cpu0.sys_mcause[17]
.sym 80331 rvsoc.cpu0.umul_lhhl[7]
.sym 80332 rvsoc.uart0.div[30]
.sym 80333 rvsoc.cpu0.D_op2[10]
.sym 80334 rvsoc.cpu0.sys_mcause[9]
.sym 80335 $PACKER_VCC_NET
.sym 80336 rvsoc.cpu0.D_next_pc[25]
.sym 80337 rvsoc.cpu0.D_op2[8]
.sym 80338 $PACKER_VCC_NET
.sym 80340 rvsoc.cpu0.umul_lolo[10]
.sym 80341 rvsoc.uart0.div[13]
.sym 80342 rvsoc.uart0.rx_divcnt[4]
.sym 80343 rvsoc.uart0.rx_divcnt[14]
.sym 80344 rvsoc.cpu0.D_insn_typ[3]
.sym 80345 rvsoc.cpu0.D_op1[2]
.sym 80346 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 80347 rvsoc.cpu0.D_insn_typ[3]
.sym 80348 rvsoc.cpu0.F_actv_pc[5]
.sym 80350 rvsoc.data_wdata[3]
.sym 80351 rvsoc.uart0.rx_divcnt[8]
.sym 80352 rvsoc.uart0.rx_divcnt[6]
.sym 80353 $auto$alumacc.cc:474:replace_alu$3152.C[9]
.sym 80359 rvsoc.uart0.div[13]
.sym 80362 rvsoc.uart0.div[11]
.sym 80364 rvsoc.uart0.div[12]
.sym 80365 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[12]
.sym 80368 rvsoc.uart0.div[16]
.sym 80369 rvsoc.uart0.div[10]
.sym 80370 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[10]
.sym 80371 rvsoc.uart0.div[9]
.sym 80379 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[11]
.sym 80381 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[9]
.sym 80382 rvsoc.uart0.div[15]
.sym 80383 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[13]
.sym 80385 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[15]
.sym 80387 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[16]
.sym 80388 rvsoc.uart0.div[14]
.sym 80389 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[14]
.sym 80390 $auto$alumacc.cc:474:replace_alu$3152.C[10]
.sym 80392 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[9]
.sym 80393 rvsoc.uart0.div[9]
.sym 80396 $auto$alumacc.cc:474:replace_alu$3152.C[11]
.sym 80398 rvsoc.uart0.div[10]
.sym 80399 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[10]
.sym 80402 $auto$alumacc.cc:474:replace_alu$3152.C[12]
.sym 80404 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[11]
.sym 80405 rvsoc.uart0.div[11]
.sym 80408 $auto$alumacc.cc:474:replace_alu$3152.C[13]
.sym 80410 rvsoc.uart0.div[12]
.sym 80411 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[12]
.sym 80414 $auto$alumacc.cc:474:replace_alu$3152.C[14]
.sym 80416 rvsoc.uart0.div[13]
.sym 80417 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[13]
.sym 80420 $auto$alumacc.cc:474:replace_alu$3152.C[15]
.sym 80422 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[14]
.sym 80423 rvsoc.uart0.div[14]
.sym 80426 $auto$alumacc.cc:474:replace_alu$3152.C[16]
.sym 80428 rvsoc.uart0.div[15]
.sym 80429 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[15]
.sym 80432 $auto$alumacc.cc:474:replace_alu$3152.C[17]
.sym 80434 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[16]
.sym 80435 rvsoc.uart0.div[16]
.sym 80440 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[23]
.sym 80441 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[13]
.sym 80442 $abc$63045$new_n3363_
.sym 80443 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[15]
.sym 80444 $abc$63045$new_n3362_
.sym 80445 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[11]
.sym 80446 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[21]
.sym 80447 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[14]
.sym 80450 rvsoc.cpu0.D_next_pc[19]
.sym 80451 $abc$63045$new_ys__n1969_
.sym 80452 rvsoc.cpu0.umul_lolo[18]
.sym 80454 rvsoc.data_wdata[24]
.sym 80455 rvsoc.uart0.cfg[0]
.sym 80456 rvsoc.uart0.div[16]
.sym 80457 rvsoc.cpu0.umul_lolo[17]
.sym 80458 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[10]
.sym 80459 rvsoc.uart0.rx_divcnt[24]
.sym 80460 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[4]
.sym 80461 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[12]
.sym 80463 rvsoc.cpu0.umul_lolo[19]
.sym 80464 rvsoc.cpu0.D_insn_typ[13]
.sym 80465 rvsoc.uart0.div[20]
.sym 80466 rvsoc.code_adrs[13]
.sym 80467 rvsoc.uart0.rx_divcnt[19]
.sym 80468 rvsoc.uart0.div[15]
.sym 80469 rvsoc.cpu0.umul_hihi[15]
.sym 80472 rvsoc.cpu0.D_next_pc[25]
.sym 80473 rvsoc.uart0.div[20]
.sym 80474 rvsoc.data_wdata[0]
.sym 80476 $auto$alumacc.cc:474:replace_alu$3152.C[17]
.sym 80481 rvsoc.uart0.div[20]
.sym 80484 rvsoc.uart0.div[21]
.sym 80487 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[24]
.sym 80488 rvsoc.uart0.div[24]
.sym 80490 rvsoc.uart0.div[17]
.sym 80491 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[18]
.sym 80492 rvsoc.uart0.div[18]
.sym 80493 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[19]
.sym 80494 rvsoc.uart0.div[19]
.sym 80495 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[22]
.sym 80497 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[23]
.sym 80499 rvsoc.uart0.div[22]
.sym 80502 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[17]
.sym 80503 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[21]
.sym 80504 rvsoc.uart0.div[23]
.sym 80505 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[20]
.sym 80513 $auto$alumacc.cc:474:replace_alu$3152.C[18]
.sym 80515 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[17]
.sym 80516 rvsoc.uart0.div[17]
.sym 80519 $auto$alumacc.cc:474:replace_alu$3152.C[19]
.sym 80521 rvsoc.uart0.div[18]
.sym 80522 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[18]
.sym 80525 $auto$alumacc.cc:474:replace_alu$3152.C[20]
.sym 80527 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[19]
.sym 80528 rvsoc.uart0.div[19]
.sym 80531 $auto$alumacc.cc:474:replace_alu$3152.C[21]
.sym 80533 rvsoc.uart0.div[20]
.sym 80534 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[20]
.sym 80537 $auto$alumacc.cc:474:replace_alu$3152.C[22]
.sym 80539 rvsoc.uart0.div[21]
.sym 80540 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[21]
.sym 80543 $auto$alumacc.cc:474:replace_alu$3152.C[23]
.sym 80545 rvsoc.uart0.div[22]
.sym 80546 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[22]
.sym 80549 $auto$alumacc.cc:474:replace_alu$3152.C[24]
.sym 80551 rvsoc.uart0.div[23]
.sym 80552 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[23]
.sym 80555 $auto$alumacc.cc:474:replace_alu$3152.C[25]
.sym 80557 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[24]
.sym 80558 rvsoc.uart0.div[24]
.sym 80563 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[20]
.sym 80564 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[19]
.sym 80565 rvsoc.cpu0.E_op2[4]
.sym 80566 rvsoc.cpu0.E_mul_hihi[5]
.sym 80567 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[17]
.sym 80568 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[17]
.sym 80569 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[4]
.sym 80570 rvsoc.cpu0.E_mul_hihi[3]
.sym 80573 rvsoc.cpu0.D_op2[29]
.sym 80574 $abc$63045$new_ys__n1941_
.sym 80575 rvsoc.uart0.div[31]
.sym 80576 $auto$alumacc.cc:474:replace_alu$3191.AA[8]
.sym 80577 $abc$63045$new_ys__n527_
.sym 80578 $auto$alumacc.cc:474:replace_alu$3191.AA[15]
.sym 80579 rvsoc.uart0.div[25]
.sym 80581 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[19]
.sym 80584 $auto$alumacc.cc:474:replace_alu$3191.AA[9]
.sym 80586 $auto$alumacc.cc:474:replace_alu$3191.AA[10]
.sym 80587 rvsoc.uart0.rx_divcnt[13]
.sym 80591 rvsoc.uart0.rx_divcnt[22]
.sym 80592 rvsoc.uart0.rx_divcnt[5]
.sym 80594 rvsoc.resetn
.sym 80595 rvsoc.uart0.div[5]
.sym 80597 rvsoc.code_adrs[15]
.sym 80598 rvsoc.cpu0.D_insn_typ[7]
.sym 80599 $auto$alumacc.cc:474:replace_alu$3152.C[25]
.sym 80607 rvsoc.uart0.div[30]
.sym 80608 rvsoc.uart0.div[29]
.sym 80609 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[26]
.sym 80611 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[28]
.sym 80612 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[27]
.sym 80613 rvsoc.uart0.div[27]
.sym 80615 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[31]
.sym 80616 $PACKER_VCC_NET
.sym 80619 rvsoc.uart0.div[28]
.sym 80622 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[30]
.sym 80625 rvsoc.uart0.div[31]
.sym 80629 rvsoc.uart0.div[26]
.sym 80632 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[25]
.sym 80633 rvsoc.uart0.div[25]
.sym 80634 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[29]
.sym 80636 $auto$alumacc.cc:474:replace_alu$3152.C[26]
.sym 80638 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[25]
.sym 80639 rvsoc.uart0.div[25]
.sym 80642 $auto$alumacc.cc:474:replace_alu$3152.C[27]
.sym 80644 rvsoc.uart0.div[26]
.sym 80645 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[26]
.sym 80648 $auto$alumacc.cc:474:replace_alu$3152.C[28]
.sym 80650 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[27]
.sym 80651 rvsoc.uart0.div[27]
.sym 80654 $auto$alumacc.cc:474:replace_alu$3152.C[29]
.sym 80656 rvsoc.uart0.div[28]
.sym 80657 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[28]
.sym 80660 $auto$alumacc.cc:474:replace_alu$3152.C[30]
.sym 80662 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[29]
.sym 80663 rvsoc.uart0.div[29]
.sym 80666 $auto$alumacc.cc:474:replace_alu$3152.C[31]
.sym 80668 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[30]
.sym 80669 rvsoc.uart0.div[30]
.sym 80672 $nextpnr_ICESTORM_LC_0$I3
.sym 80674 rvsoc.uart0.div[31]
.sym 80675 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[31]
.sym 80678 $nextpnr_ICESTORM_LC_0$COUT
.sym 80681 $PACKER_VCC_NET
.sym 80682 $nextpnr_ICESTORM_LC_0$I3
.sym 80686 rvsoc.spi0.txbfr[6]
.sym 80687 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[9]
.sym 80688 $abc$63045$new_ys__n5627_
.sym 80689 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[28]
.sym 80690 $abc$63045$new_ys__n5629_
.sym 80691 rvsoc.spi0.txbfr[4]
.sym 80692 rvsoc.spi0.txbfr[5]
.sym 80693 $abc$63045$new_ys__n5628_
.sym 80700 rvsoc.cpu0.E_insn_typ[8]
.sym 80701 rvsoc.cpu0.E_mul_hihi[5]
.sym 80702 rvsoc.code_adrs[27]
.sym 80703 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 80704 rvsoc.cpu0.sys_mcause[6]
.sym 80705 rvsoc.cpu0.F_insn[14]
.sym 80711 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 80712 $abc$63045$new_n3816_
.sym 80713 rvsoc.cpu0.D_insn_typ[8]
.sym 80715 rvsoc.cpu0.D_insn_typ[12]
.sym 80716 rvsoc.cpu0.umul_hihi[17]
.sym 80717 rvsoc.mem_vdata[2][5]
.sym 80719 rvsoc.cpu0.D_op2[4]
.sym 80720 rvsoc.cpu0.umul_hihi[19]
.sym 80721 rvsoc.uart0.rx_divcnt[16]
.sym 80722 $nextpnr_ICESTORM_LC_0$COUT
.sym 80727 rvsoc.uart0.rx_divcnt[30]
.sym 80734 p06
.sym 80737 rvsoc.cpu0.D_op2[13]
.sym 80739 rvsoc.cpu0.umul_hihi[15]
.sym 80741 rvsoc.uart0.rx_divcnt[27]
.sym 80742 rvsoc.uart0.rx_divcnt[25]
.sym 80745 rvsoc.cpu0.E_op2[13]
.sym 80746 rvsoc.cpu0.D_funct3[0]
.sym 80749 $abc$63045$new_ys__n2842_inv_
.sym 80754 $abc$63045$new_ys__n525_
.sym 80760 $abc$63045$new_ys__n525_
.sym 80761 p06
.sym 80762 $abc$63045$new_ys__n2842_inv_
.sym 80763 $nextpnr_ICESTORM_LC_0$COUT
.sym 80767 rvsoc.cpu0.E_op2[13]
.sym 80775 rvsoc.cpu0.D_op2[13]
.sym 80779 rvsoc.uart0.rx_divcnt[30]
.sym 80785 rvsoc.cpu0.umul_hihi[15]
.sym 80791 rvsoc.uart0.rx_divcnt[25]
.sym 80797 rvsoc.cpu0.D_funct3[0]
.sym 80802 rvsoc.uart0.rx_divcnt[27]
.sym 80806 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 80807 rvsoc.clka
.sym 80809 $abc$63045$new_ys__n10028_inv_
.sym 80810 rvsoc.cpu0.E_mul_hihi[18]
.sym 80811 rvsoc.cpu0.E_mul_hihi[17]
.sym 80812 rvsoc.cpu0.E_op2[19]
.sym 80813 rvsoc.cpu0.E_mul_hihi[19]
.sym 80814 rvsoc.cpu0.E_op2[22]
.sym 80815 rvsoc.cpu0.E_Br_adrs[13]
.sym 80816 rvsoc.cpu0.E_op2[20]
.sym 80819 $abc$63045$new_ys__n1990_
.sym 80820 rvsoc.cpu0.F_next_pc[4]
.sym 80822 rvsoc.cpu0.sys_mcause[27]
.sym 80823 rvsoc.data_wdata[5]
.sym 80824 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[28]
.sym 80825 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[13]
.sym 80826 $PACKER_VCC_NET
.sym 80827 rvsoc.uart0.div[23]
.sym 80830 $PACKER_VCC_NET
.sym 80832 rvsoc.cpu0.D_op2[7]
.sym 80833 rvsoc.cpu0.D_actv_pc[15]
.sym 80834 rvsoc.data_wdata[3]
.sym 80835 $abc$63045$new_ys__n1978_inv_
.sym 80836 rvsoc.cpu0.D_insn_typ[13]
.sym 80837 rvsoc.cpu0.D_op1[2]
.sym 80838 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 80839 rvsoc.cpu0.D_insn_typ[3]
.sym 80840 rvsoc.cpu0.F_actv_pc[5]
.sym 80841 rvsoc.cpu0.D_op1[4]
.sym 80842 rvsoc.cpu0.F_actv_pc[11]
.sym 80843 rvsoc.data_wdata[4]
.sym 80844 rvsoc.cpu0.D_insn_typ[3]
.sym 80853 rvsoc.cpu0.F_actv_pc[15]
.sym 80856 rvsoc.cpu0.F_next_pc[15]
.sym 80861 rvsoc.uart0.rx_divcnt[28]
.sym 80868 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 80869 rvsoc.uart0.rx_divcnt[29]
.sym 80871 rvsoc.cpu0.E_take_Br
.sym 80875 rvsoc.cpu0.F_next_pc[13]
.sym 80877 rvsoc.cpu0.E_op2[19]
.sym 80879 rvsoc.cpu0.E_op2[22]
.sym 80880 rvsoc.cpu0.E_Br_adrs[13]
.sym 80881 rvsoc.cpu0.E_Br_adrs[15]
.sym 80883 rvsoc.cpu0.F_next_pc[15]
.sym 80889 rvsoc.uart0.rx_divcnt[29]
.sym 80896 rvsoc.cpu0.E_take_Br
.sym 80897 rvsoc.cpu0.F_next_pc[13]
.sym 80898 rvsoc.cpu0.E_Br_adrs[13]
.sym 80902 rvsoc.uart0.rx_divcnt[28]
.sym 80908 rvsoc.cpu0.F_actv_pc[15]
.sym 80913 rvsoc.cpu0.E_take_Br
.sym 80914 rvsoc.cpu0.E_Br_adrs[15]
.sym 80916 rvsoc.cpu0.F_next_pc[15]
.sym 80919 rvsoc.cpu0.E_op2[22]
.sym 80928 rvsoc.cpu0.E_op2[19]
.sym 80929 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 80930 rvsoc.clka
.sym 80932 $abc$63045$new_n4580_
.sym 80933 rvsoc.spi0.status[23]
.sym 80934 rvsoc.uart0.status[5]
.sym 80935 rvsoc.uart0.status[30]
.sym 80936 rvsoc.uart0.status[22]
.sym 80937 rvsoc.code_adrs[8]
.sym 80938 rvsoc.code_adrs[10]
.sym 80939 rvsoc.uart0.status[29]
.sym 80940 rvsoc.cpu0.D_actv_pc[15]
.sym 80942 $abc$63045$new_ys__n1962_
.sym 80944 rvsoc.cpu0.D_next_pc[15]
.sym 80946 rvsoc.data_wdata[24]
.sym 80947 rvsoc.cpu0.D_op2[29]
.sym 80948 rvsoc.cpu0.D_op2[16]
.sym 80949 rvsoc.data_wdata[28]
.sym 80950 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 80952 rvsoc.cpu0.sys_mcause[31]
.sym 80953 rvsoc.cpu0.D_op2[30]
.sym 80954 rvsoc.cpu0.D_op2[15]
.sym 80955 rvsoc.cpu0.umul_hihi[14]
.sym 80956 rvsoc.cpu0.D_insn_typ[13]
.sym 80957 rvsoc.code_adrs[13]
.sym 80958 rvsoc.cpu0.D_actv_pc[11]
.sym 80959 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 80960 rvsoc.cpu0.D_next_pc[25]
.sym 80961 rvsoc.cpu0.D_actv_pc[15]
.sym 80962 rvsoc.cpu0.D_insn[18]
.sym 80963 rvsoc.cpu0.D_actv_pc[20]
.sym 80964 rvsoc.cpu0.F_next_pc[8]
.sym 80966 rvsoc.data_wdata[0]
.sym 80967 rvsoc.cpu0.D_actv_pc[3]
.sym 80973 $abc$63045$new_n4572_
.sym 80975 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 80976 rvsoc.cpu0.F_next_pc[11]
.sym 80979 $abc$63045$new_ys__n11122_inv_
.sym 80980 rvsoc.cpu0.E_take_Br
.sym 80981 rvsoc.cpu0.D_next_pc[15]
.sym 80982 rvsoc.cpu0.F_actv_pc[6]
.sym 80994 rvsoc.resetn
.sym 80995 rvsoc.cpu0.E_Br_adrs[11]
.sym 80997 $abc$63045$new_n4580_
.sym 80999 rvsoc.cpu0.F_next_pc[19]
.sym 81000 rvsoc.cpu0.F_actv_pc[5]
.sym 81002 rvsoc.cpu0.F_actv_pc[11]
.sym 81004 rvsoc.cpu0.F_next_pc[7]
.sym 81007 rvsoc.resetn
.sym 81013 rvsoc.cpu0.F_actv_pc[5]
.sym 81018 $abc$63045$new_ys__n11122_inv_
.sym 81019 rvsoc.cpu0.D_next_pc[15]
.sym 81020 $abc$63045$new_n4572_
.sym 81021 $abc$63045$new_n4580_
.sym 81024 rvsoc.cpu0.E_take_Br
.sym 81026 rvsoc.cpu0.F_next_pc[11]
.sym 81027 rvsoc.cpu0.E_Br_adrs[11]
.sym 81030 rvsoc.cpu0.F_next_pc[7]
.sym 81037 rvsoc.cpu0.F_actv_pc[11]
.sym 81042 rvsoc.cpu0.F_actv_pc[6]
.sym 81050 rvsoc.cpu0.F_next_pc[19]
.sym 81052 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 81053 rvsoc.clka
.sym 81056 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[13]
.sym 81057 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[14]
.sym 81058 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[15]
.sym 81059 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[16]
.sym 81060 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[17]
.sym 81061 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[18]
.sym 81062 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[19]
.sym 81067 rvsoc.code_adrs[4]
.sym 81068 rvsoc.cpu0.F_actv_pc[6]
.sym 81069 rvsoc.cpu0.D_actv_pc[11]
.sym 81070 rvsoc.uart0.status[30]
.sym 81071 rvsoc.cpu0.sys_mcause[15]
.sym 81073 $abc$63045$new_n4659_
.sym 81074 rvsoc.cpu0.E_Br_adrs[8]
.sym 81076 rvsoc.cpu0.E_take_Br
.sym 81077 rvsoc.cpu0.umul_hihi[16]
.sym 81078 $PACKER_GND_NET
.sym 81079 rvsoc.cpu0.D_insn_typ[7]
.sym 81080 rvsoc.resetn
.sym 81081 rvsoc.cpu0.sysregs[1][12]
.sym 81083 rvsoc.code_adrs[17]
.sym 81084 rvsoc.cpu0.D_next_pc[7]
.sym 81085 rvsoc.cpu0.D_actv_pc[21]
.sym 81087 rvsoc.cpu0.F_next_pc[12]
.sym 81088 rvsoc.cpu0.D_actv_pc[6]
.sym 81089 rvsoc.cpu0.F_next_pc[17]
.sym 81090 rvsoc.cpu0.D_actv_pc[19]
.sym 81097 rvsoc.cpu0.E_Br_adrs[12]
.sym 81100 rvsoc.cpu0.D_op2[7]
.sym 81101 $abc$63045$new_n3709_
.sym 81103 $abc$63045$new_ys__n6314_
.sym 81104 $abc$63045$new_ys__n1655_
.sym 81107 $abc$63045$new_n3747_
.sym 81108 rvsoc.cpu0.E_Br_adrs[27]
.sym 81111 rvsoc.cpu0.D_insn_typ[3]
.sym 81112 rvsoc.cpu0.D_op2[15]
.sym 81113 rvsoc.cpu0.F_next_pc[12]
.sym 81114 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 81115 $abc$63045$new_ys__n1880_inv_
.sym 81116 $abc$63045$new_n4573_
.sym 81118 rvsoc.cpu0.E_take_Br
.sym 81119 rvsoc.cpu0.F_next_pc[27]
.sym 81120 rvsoc.cpu0.F_actv_pc[3]
.sym 81121 rvsoc.cpu0.D_actv_pc[15]
.sym 81123 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[15]
.sym 81124 $abc$63045$new_ys__n1872_inv_
.sym 81126 $abc$63045$new_ys__n1657_
.sym 81127 $abc$63045$new_n3745_
.sym 81129 rvsoc.cpu0.D_actv_pc[15]
.sym 81131 $abc$63045$new_n4573_
.sym 81132 $abc$63045$new_ys__n1880_inv_
.sym 81135 rvsoc.cpu0.F_next_pc[27]
.sym 81137 rvsoc.cpu0.E_Br_adrs[27]
.sym 81138 rvsoc.cpu0.E_take_Br
.sym 81142 rvsoc.cpu0.E_Br_adrs[12]
.sym 81143 rvsoc.cpu0.E_take_Br
.sym 81144 rvsoc.cpu0.F_next_pc[12]
.sym 81147 rvsoc.cpu0.F_actv_pc[3]
.sym 81153 rvsoc.cpu0.D_insn_typ[3]
.sym 81154 $abc$63045$new_ys__n1657_
.sym 81155 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[15]
.sym 81156 $abc$63045$new_ys__n1655_
.sym 81159 $abc$63045$new_n3709_
.sym 81162 $abc$63045$new_n3747_
.sym 81165 rvsoc.cpu0.D_op2[7]
.sym 81166 $abc$63045$new_ys__n6314_
.sym 81167 rvsoc.cpu0.D_op2[15]
.sym 81168 $abc$63045$new_ys__n1872_inv_
.sym 81173 $abc$63045$new_n3709_
.sym 81174 $abc$63045$new_n3745_
.sym 81175 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 81176 rvsoc.clka
.sym 81178 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[20]
.sym 81179 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[21]
.sym 81180 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[22]
.sym 81181 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[23]
.sym 81182 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[24]
.sym 81183 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[25]
.sym 81184 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[26]
.sym 81185 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[27]
.sym 81189 rvsoc.eram.adrs[2]
.sym 81190 $abc$63045$new_ys__n1655_
.sym 81192 rvsoc.cpu0.D_op2[30]
.sym 81193 rvsoc.cpu0.umul_hihi[27]
.sym 81195 rvsoc.cpu0.D_actv_pc[4]
.sym 81197 $PACKER_VCC_NET
.sym 81199 rvsoc.cpu0.D_actv_pc[5]
.sym 81200 $PACKER_VCC_NET
.sym 81201 rvsoc.cpu0.D_funct3[1]
.sym 81202 rvsoc.cpu0.D_op2[4]
.sym 81203 rvsoc.code_adrs[12]
.sym 81204 $abc$63045$new_n3816_
.sym 81205 rvsoc.cpu0.D_insn_typ[8]
.sym 81206 rvsoc.cpu0.D_insn[19]
.sym 81207 rvsoc.cpu0.D_insn_typ[12]
.sym 81208 rvsoc.cpu0.D_op1[15]
.sym 81209 rvsoc.cpu0.D_insn[13]
.sym 81210 $abc$63045$new_ys__n1872_inv_
.sym 81211 rvsoc.cpu0.sysregs[1][11]
.sym 81212 $abc$63045$new_n3875_
.sym 81213 rvsoc.cpu0.D_op1[12]
.sym 81219 $abc$63045$new_ys__n2034_inv_
.sym 81221 $abc$63045$new_n3891_
.sym 81222 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[15]
.sym 81224 rvsoc.cpu0.sysregs[1][21]
.sym 81225 $abc$63045$new_n3816_
.sym 81226 rvsoc.cpu0.D_insn_typ[13]
.sym 81228 rvsoc.cpu0.D_insn_typ[13]
.sym 81229 rvsoc.cpu0.D_insn_typ[12]
.sym 81230 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[11]
.sym 81231 $abc$63045$new_ys__n1964_inv_
.sym 81233 $abc$63045$new_n3887_
.sym 81234 rvsoc.cpu0.D_op1[15]
.sym 81235 rvsoc.cpu0.sysregs[1][11]
.sym 81237 rvsoc.cpu0.D_op1[12]
.sym 81238 $abc$63045$new_ys__n1969_
.sym 81239 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[11]
.sym 81241 rvsoc.cpu0.sysregs[1][12]
.sym 81243 $abc$63045$new_ys__n1971_inv_
.sym 81245 $abc$63045$new_ys__n1962_
.sym 81246 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[12]
.sym 81247 rvsoc.cpu0.D_op1[11]
.sym 81248 rvsoc.cpu0.D_insn_typ[14]
.sym 81249 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[12]
.sym 81252 $abc$63045$new_n3891_
.sym 81253 $abc$63045$new_ys__n1969_
.sym 81254 rvsoc.cpu0.D_insn_typ[14]
.sym 81255 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[12]
.sym 81259 rvsoc.cpu0.sysregs[1][12]
.sym 81260 $abc$63045$new_ys__n1971_inv_
.sym 81261 $abc$63045$new_n3816_
.sym 81264 rvsoc.cpu0.D_op1[12]
.sym 81265 rvsoc.cpu0.D_insn_typ[12]
.sym 81266 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[12]
.sym 81267 rvsoc.cpu0.D_insn_typ[13]
.sym 81270 $abc$63045$new_ys__n1964_inv_
.sym 81271 rvsoc.cpu0.sysregs[1][11]
.sym 81273 $abc$63045$new_n3816_
.sym 81276 rvsoc.cpu0.D_insn_typ[14]
.sym 81277 $abc$63045$new_n3887_
.sym 81278 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[11]
.sym 81279 $abc$63045$new_ys__n1962_
.sym 81282 rvsoc.cpu0.D_insn_typ[12]
.sym 81283 rvsoc.cpu0.D_insn_typ[13]
.sym 81284 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[15]
.sym 81285 rvsoc.cpu0.D_op1[15]
.sym 81288 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[11]
.sym 81289 rvsoc.cpu0.D_op1[11]
.sym 81290 rvsoc.cpu0.D_insn_typ[13]
.sym 81291 rvsoc.cpu0.D_insn_typ[12]
.sym 81294 rvsoc.cpu0.sysregs[1][21]
.sym 81295 $abc$63045$new_ys__n2034_inv_
.sym 81297 $abc$63045$new_n3816_
.sym 81298 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 81299 rvsoc.clka
.sym 81301 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[28]
.sym 81302 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[29]
.sym 81303 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[30]
.sym 81304 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[31]
.sym 81305 $abc$63045$new_ys__n1978_inv_
.sym 81306 $abc$63045$new_ys__n1527_inv_
.sym 81307 rvsoc.cpu0.E_op1[4]
.sym 81308 $abc$63045$new_ys__n1512_inv_
.sym 81311 rvsoc.eram.adrs[10]
.sym 81312 rvsoc.data_wdata[8]
.sym 81313 $abc$63045$new_ys__n2556_inv_
.sym 81315 $abc$63045$new_ys__n11121_
.sym 81316 rvsoc.data_wdata[5]
.sym 81317 $abc$63045$new_ys__n6314_
.sym 81318 rvsoc.cpu0.D_op2[7]
.sym 81320 rvsoc.cpu0.D_insn[27]
.sym 81321 $abc$63045$new_n3816_
.sym 81322 rvsoc.cpu0.D_op2[23]
.sym 81323 rvsoc.cpu0.D_insn[26]
.sym 81325 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[22]
.sym 81326 $abc$63045$new_ys__n1978_inv_
.sym 81327 rvsoc.cpu0.D_op1[28]
.sym 81328 rvsoc.cpu0.D_insn_typ[13]
.sym 81329 $abc$63045$new_ys__n1505_
.sym 81330 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 81331 rvsoc.cpu0.D_next_pc[4]
.sym 81332 rvsoc.cpu0.D_insn_typ[3]
.sym 81333 rvsoc.cpu0.D_op1[4]
.sym 81334 rvsoc.data_wdata[4]
.sym 81335 $abc$63045$new_ys__n1880_inv_
.sym 81336 rvsoc.cpu0.D_op1[2]
.sym 81345 $abc$63045$new_n3927_
.sym 81347 $abc$63045$new_n3903_
.sym 81348 rvsoc.cpu0.E_Br_adrs[17]
.sym 81350 rvsoc.cpu0.D_insn_typ[14]
.sym 81352 rvsoc.cpu0.D_insn_typ[13]
.sym 81353 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[15]
.sym 81355 rvsoc.cpu0.D_insn_typ[14]
.sym 81357 rvsoc.cpu0.F_actv_pc[22]
.sym 81358 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[21]
.sym 81359 rvsoc.cpu0.F_next_pc[20]
.sym 81360 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 81361 rvsoc.cpu0.F_next_pc[17]
.sym 81363 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[21]
.sym 81365 rvsoc.cpu0.F_next_pc[4]
.sym 81366 rvsoc.cpu0.F_next_pc[30]
.sym 81367 rvsoc.cpu0.D_insn_typ[12]
.sym 81369 $abc$63045$new_ys__n2032_
.sym 81370 rvsoc.cpu0.E_take_Br
.sym 81372 $abc$63045$new_ys__n1990_
.sym 81373 rvsoc.cpu0.D_op1[21]
.sym 81375 $abc$63045$new_ys__n2032_
.sym 81376 $abc$63045$new_n3927_
.sym 81377 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[21]
.sym 81378 rvsoc.cpu0.D_insn_typ[14]
.sym 81383 rvsoc.cpu0.F_next_pc[30]
.sym 81388 rvsoc.cpu0.E_take_Br
.sym 81389 rvsoc.cpu0.E_Br_adrs[17]
.sym 81390 rvsoc.cpu0.F_next_pc[17]
.sym 81393 rvsoc.cpu0.D_insn_typ[13]
.sym 81394 rvsoc.cpu0.D_insn_typ[12]
.sym 81395 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[21]
.sym 81396 rvsoc.cpu0.D_op1[21]
.sym 81399 rvsoc.cpu0.D_insn_typ[14]
.sym 81400 $abc$63045$new_ys__n1990_
.sym 81401 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[15]
.sym 81402 $abc$63045$new_n3903_
.sym 81406 rvsoc.cpu0.F_actv_pc[22]
.sym 81412 rvsoc.cpu0.F_next_pc[20]
.sym 81417 rvsoc.cpu0.F_next_pc[4]
.sym 81421 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 81422 rvsoc.clka
.sym 81424 rvsoc.cpu0.E_Br_adrs[10]
.sym 81425 $abc$63045$new_n4793_
.sym 81426 $abc$63045$new_n4788_
.sym 81427 $abc$63045$new_ys__n1976_
.sym 81428 $abc$63045$new_ys__n1957_inv_
.sym 81429 $abc$63045$new_n4789_
.sym 81430 $abc$63045$new_n3883_
.sym 81431 $abc$63045$new_ys__n1692_inv_
.sym 81436 rvsoc.data_wdata[27]
.sym 81437 rvsoc.cpu0.E_op1[4]
.sym 81438 rvsoc.cpu0.D_op2[2]
.sym 81439 $abc$63045$new_ys__n527_
.sym 81440 rvsoc.cpu0.D_insn[19]
.sym 81441 rvsoc.cpu0.D_op2[2]
.sym 81442 rvsoc.data_wdata[6]
.sym 81443 rvsoc.cpu0.D_insn[30]
.sym 81444 rvsoc.cpu0.sys_mcause[21]
.sym 81446 rvsoc.cpu0.D_op2[18]
.sym 81447 rvsoc.cpu0.D_op2[5]
.sym 81448 rvsoc.cpu0.D_next_pc[25]
.sym 81449 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[10]
.sym 81450 rvsoc.cpu0.D_actv_pc[11]
.sym 81451 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[10]
.sym 81452 rvsoc.cpu0.D_insn[31]
.sym 81453 rvsoc.cpu0.D_op1[24]
.sym 81454 $abc$63045$new_ys__n1527_inv_
.sym 81455 rvsoc.cpu0.D_actv_pc[22]
.sym 81456 rvsoc.cpu0.E_op1[4]
.sym 81457 rvsoc.cpu0.D_next_pc[20]
.sym 81458 rvsoc.data_wdata[0]
.sym 81459 rvsoc.cpu0.D_actv_pc[3]
.sym 81468 $abc$63045$new_ys__n2006_inv_
.sym 81469 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[17]
.sym 81470 $abc$63045$new_n3911_
.sym 81471 rvsoc.cpu0.sysregs[1][15]
.sym 81472 rvsoc.cpu0.sysregs[1][8]
.sym 81474 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[8]
.sym 81476 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[28]
.sym 81477 $abc$63045$new_ys__n1992_inv_
.sym 81478 $abc$63045$new_ys__n2004_
.sym 81479 rvsoc.cpu0.sysregs[1][28]
.sym 81480 $abc$63045$new_n3955_
.sym 81481 $abc$63045$new_ys__n1941_
.sym 81483 $abc$63045$new_ys__n2081_
.sym 81484 $abc$63045$new_n3875_
.sym 81485 rvsoc.cpu0.sysregs[1][17]
.sym 81486 $abc$63045$new_ys__n1943_inv_
.sym 81487 rvsoc.cpu0.D_op1[28]
.sym 81488 rvsoc.cpu0.D_insn_typ[13]
.sym 81489 rvsoc.cpu0.D_insn_typ[14]
.sym 81491 rvsoc.cpu0.D_insn_typ[12]
.sym 81492 $abc$63045$new_n3816_
.sym 81493 $abc$63045$new_ys__n2083_inv_
.sym 81495 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[28]
.sym 81499 rvsoc.cpu0.sysregs[1][8]
.sym 81500 $abc$63045$new_n3816_
.sym 81501 $abc$63045$new_ys__n1943_inv_
.sym 81504 rvsoc.cpu0.sysregs[1][28]
.sym 81506 $abc$63045$new_ys__n2083_inv_
.sym 81507 $abc$63045$new_n3816_
.sym 81510 rvsoc.cpu0.sysregs[1][15]
.sym 81512 $abc$63045$new_n3816_
.sym 81513 $abc$63045$new_ys__n1992_inv_
.sym 81516 $abc$63045$new_n3911_
.sym 81517 $abc$63045$new_ys__n2004_
.sym 81518 rvsoc.cpu0.D_insn_typ[14]
.sym 81519 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[17]
.sym 81522 $abc$63045$new_ys__n2081_
.sym 81523 rvsoc.cpu0.D_insn_typ[14]
.sym 81524 $abc$63045$new_n3955_
.sym 81525 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[28]
.sym 81528 $abc$63045$new_n3875_
.sym 81529 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[8]
.sym 81530 rvsoc.cpu0.D_insn_typ[14]
.sym 81531 $abc$63045$new_ys__n1941_
.sym 81534 rvsoc.cpu0.sysregs[1][17]
.sym 81535 $abc$63045$new_ys__n2006_inv_
.sym 81536 $abc$63045$new_n3816_
.sym 81540 rvsoc.cpu0.D_insn_typ[13]
.sym 81541 rvsoc.cpu0.D_op1[28]
.sym 81542 rvsoc.cpu0.D_insn_typ[12]
.sym 81543 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[28]
.sym 81544 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 81545 rvsoc.clka
.sym 81547 rvsoc.cpu0.E_next_pc[16]
.sym 81548 $abc$63045$new_ys__n1955_
.sym 81549 rvsoc.cpu0.E_actv_pc[31]
.sym 81550 $abc$63045$new_n4723_
.sym 81551 $abc$63045$new_n4529_
.sym 81552 $abc$63045$new_n4596_
.sym 81553 $abc$63045$new_n4724_
.sym 81554 $abc$63045$new_n4725_
.sym 81559 rvsoc.cpu0.D_op1[31]
.sym 81560 rvsoc.cpu0.D_op2[11]
.sym 81561 rvsoc.cpu0.E_take_Br
.sym 81562 $abc$63045$new_ys__n1507_
.sym 81563 $abc$63045$new_ys__n527_
.sym 81564 rvsoc.cpu0.D_actv_pc[25]
.sym 81565 rvsoc.cpu0.D_op1[5]
.sym 81566 $abc$63045$new_n4179_
.sym 81567 rvsoc.cpu0.sysregs[1][28]
.sym 81568 rvsoc.cpu0.D_actv_pc[25]
.sym 81569 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 81570 $abc$63045$new_n4788_
.sym 81571 $abc$63045$new_ys__n1685_
.sym 81572 $abc$63045$new_n4527_
.sym 81573 rvsoc.cpu0.sysregs[1][12]
.sym 81574 rvsoc.cpu0.D_next_pc[16]
.sym 81576 $abc$63045$new_n4389_
.sym 81577 rvsoc.cpu0.D_next_pc[7]
.sym 81578 rvsoc.cpu0.D_next_pc[7]
.sym 81579 rvsoc.cpu0.D_insn_typ[7]
.sym 81580 rvsoc.cpu0.D_actv_pc[6]
.sym 81581 rvsoc.cpu0.D_actv_pc[9]
.sym 81582 rvsoc.cpu0.sysregs[3][13]
.sym 81588 $abc$63045$new_ys__n1901_inv_
.sym 81590 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[2]
.sym 81591 rvsoc.cpu0.sysregs[1][12]
.sym 81592 rvsoc.cpu0.D_insn[21]
.sym 81594 rvsoc.cpu0.sysregs[3][12]
.sym 81595 rvsoc.cpu0.D_insn_typ[12]
.sym 81598 rvsoc.cpu0.D_insn_typ[13]
.sym 81599 rvsoc.cpu0.sysregs[1][2]
.sym 81600 rvsoc.cpu0.D_insn[21]
.sym 81602 $abc$63045$new_n3851_
.sym 81603 rvsoc.cpu0.D_insn_typ[12]
.sym 81604 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[2]
.sym 81605 rvsoc.cpu0.sysregs[1][17]
.sym 81606 rvsoc.cpu0.D_op1[2]
.sym 81609 $abc$63045$new_n3816_
.sym 81610 rvsoc.cpu0.D_insn_typ[8]
.sym 81611 rvsoc.cpu0.D_actv_pc[1]
.sym 81612 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[24]
.sym 81613 rvsoc.cpu0.D_op1[24]
.sym 81614 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[31]
.sym 81615 rvsoc.cpu0.sysregs[3][17]
.sym 81617 $abc$63045$new_ys__n1899_
.sym 81618 rvsoc.cpu0.D_insn_typ[14]
.sym 81619 rvsoc.cpu0.D_op1[31]
.sym 81621 $abc$63045$new_ys__n1899_
.sym 81622 rvsoc.cpu0.D_insn_typ[14]
.sym 81623 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[2]
.sym 81624 $abc$63045$new_n3851_
.sym 81627 rvsoc.cpu0.D_insn_typ[14]
.sym 81628 rvsoc.cpu0.D_insn[21]
.sym 81629 rvsoc.cpu0.D_actv_pc[1]
.sym 81633 rvsoc.cpu0.sysregs[3][12]
.sym 81634 rvsoc.cpu0.D_insn[21]
.sym 81635 rvsoc.cpu0.D_insn_typ[8]
.sym 81636 rvsoc.cpu0.sysregs[1][12]
.sym 81639 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[24]
.sym 81640 rvsoc.cpu0.D_insn_typ[12]
.sym 81641 rvsoc.cpu0.D_insn_typ[13]
.sym 81642 rvsoc.cpu0.D_op1[24]
.sym 81645 rvsoc.cpu0.D_op1[31]
.sym 81646 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[31]
.sym 81647 rvsoc.cpu0.D_insn_typ[12]
.sym 81648 rvsoc.cpu0.D_insn_typ[13]
.sym 81651 rvsoc.cpu0.D_insn[21]
.sym 81652 rvsoc.cpu0.D_insn_typ[8]
.sym 81653 rvsoc.cpu0.sysregs[1][17]
.sym 81654 rvsoc.cpu0.sysregs[3][17]
.sym 81657 rvsoc.cpu0.D_op1[2]
.sym 81658 rvsoc.cpu0.D_insn_typ[12]
.sym 81659 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[2]
.sym 81660 rvsoc.cpu0.D_insn_typ[13]
.sym 81664 $abc$63045$new_ys__n1901_inv_
.sym 81665 $abc$63045$new_n3816_
.sym 81666 rvsoc.cpu0.sysregs[1][2]
.sym 81667 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 81668 rvsoc.clka
.sym 81670 rvsoc.data_wdata[22]
.sym 81671 $abc$63045$new_ys__n10003_inv_
.sym 81672 rvsoc.cpu0.E_next_pc[7]
.sym 81673 rvsoc.cpu0.E_actv_pc[22]
.sym 81674 rvsoc.cpu0.E_actv_pc[3]
.sym 81675 rvsoc.cpu0.E_next_pc[1]
.sym 81676 rvsoc.cpu0.E_actv_pc[1]
.sym 81677 rvsoc.cpu0.E_next_pc[22]
.sym 81680 rvsoc.data_wdata[28]
.sym 81683 $PACKER_VCC_NET
.sym 81684 rvsoc.cpu0.D_insn[21]
.sym 81685 rvsoc.cpu0.D_op2[25]
.sym 81686 $abc$63045$new_ys__n1889_
.sym 81687 rvsoc.cpu0.D_actv_pc[4]
.sym 81688 rvsoc.cpu0.E_Br_adrs[0]
.sym 81690 $PACKER_VCC_NET
.sym 81691 rvsoc.cpu0.D_insn[21]
.sym 81693 rvsoc.data_wdata[4]
.sym 81694 rvsoc.cpu0.E_actv_pc[31]
.sym 81695 $abc$63045$new_ys__n1502_
.sym 81698 rvsoc.cpu0.sysregs[1][11]
.sym 81699 rvsoc.cpu0.D_next_pc[21]
.sym 81700 $abc$63045$new_n4596_
.sym 81702 rvsoc.cpu0.D_next_pc[3]
.sym 81703 rvsoc.data_wdata[22]
.sym 81704 rvsoc.cpu0.sys_mcause[13]
.sym 81705 $abc$63045$new_ys__n1553_
.sym 81712 $abc$63045$new_ys__n1872_inv_
.sym 81713 rvsoc.cpu0.D_next_pc[13]
.sym 81714 rvsoc.cpu0.D_op2[5]
.sym 81715 rvsoc.cpu0.D_op2[13]
.sym 81719 $abc$63045$new_n4390_
.sym 81720 rvsoc.cpu0.sysregs[1][21]
.sym 81721 $abc$63045$new_ys__n1687_
.sym 81723 $abc$63045$new_n4529_
.sym 81724 $abc$63045$new_ys__n6314_
.sym 81728 rvsoc.cpu0.sysregs[3][21]
.sym 81729 rvsoc.cpu0.D_op1[5]
.sym 81730 $abc$63045$new_ys__n1767_
.sym 81733 $abc$63045$new_ys__n11122_inv_
.sym 81734 rvsoc.cpu0.D_op1[27]
.sym 81736 rvsoc.cpu0.D_op1[24]
.sym 81737 rvsoc.cpu0.D_insn[21]
.sym 81738 rvsoc.cpu0.D_next_pc[7]
.sym 81739 rvsoc.cpu0.D_op1[20]
.sym 81740 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 81742 rvsoc.cpu0.D_insn_typ[8]
.sym 81744 $abc$63045$new_ys__n11122_inv_
.sym 81745 $abc$63045$new_n4390_
.sym 81746 rvsoc.cpu0.D_next_pc[7]
.sym 81747 $abc$63045$new_ys__n1767_
.sym 81751 rvsoc.cpu0.D_op1[24]
.sym 81756 rvsoc.cpu0.D_op2[13]
.sym 81757 $abc$63045$new_ys__n1872_inv_
.sym 81758 $abc$63045$new_ys__n6314_
.sym 81759 rvsoc.cpu0.D_op2[5]
.sym 81762 rvsoc.cpu0.D_insn[21]
.sym 81763 rvsoc.cpu0.D_insn_typ[8]
.sym 81764 rvsoc.cpu0.sysregs[3][21]
.sym 81765 rvsoc.cpu0.sysregs[1][21]
.sym 81771 rvsoc.cpu0.D_op1[27]
.sym 81777 rvsoc.cpu0.D_op1[5]
.sym 81780 rvsoc.cpu0.D_next_pc[13]
.sym 81781 $abc$63045$new_n4529_
.sym 81782 $abc$63045$new_ys__n11122_inv_
.sym 81783 $abc$63045$new_ys__n1687_
.sym 81788 rvsoc.cpu0.D_op1[20]
.sym 81790 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 81791 rvsoc.clka
.sym 81792 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 81793 $abc$63045$new_n3478_
.sym 81794 $abc$63045$new_ys__n12493_inv_
.sym 81795 $abc$63045$new_n3494_
.sym 81796 $abc$63045$new_n3550_
.sym 81797 $abc$63045$new_ys__n12474_inv_
.sym 81798 $abc$63045$new_n3469_
.sym 81799 $abc$63045$new_n3585_
.sym 81800 $abc$63045$new_ys__n12478_inv_
.sym 81806 $abc$63045$new_ys__n6314_
.sym 81807 $abc$63045$new_ys__n2556_inv_
.sym 81809 rvsoc.data_wdata[1]
.sym 81811 rvsoc.cpu0.D_op2[20]
.sym 81812 rvsoc.data_wdata[22]
.sym 81813 $abc$63045$new_n4340_
.sym 81814 $abc$63045$new_n4232_
.sym 81815 $abc$63045$new_n4390_
.sym 81817 rvsoc.cpu0.sysregs[3][0]
.sym 81818 rvsoc.cpu0.E_next_pc[16]
.sym 81820 rvsoc.cpu0.D_op1[27]
.sym 81821 rvsoc.cpu0.sysregs[3][10]
.sym 81822 rvsoc.cpu0.E_next_pc[31]
.sym 81823 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 81824 rvsoc.data_wdata[3]
.sym 81826 rvsoc.cpu0.D_op1[28]
.sym 81834 $abc$63045$new_ys__n10015_inv_
.sym 81835 rvsoc.cpu0.D_next_pc[13]
.sym 81837 $abc$63045$new_n4659_
.sym 81840 rvsoc.cpu0.sysregs[1][15]
.sym 81841 rvsoc.cpu0.E_actv_pc[13]
.sym 81844 $abc$63045$new_ys__n3576_
.sym 81846 rvsoc.cpu0.E_next_pc[13]
.sym 81848 rvsoc.cpu0.D_actv_pc[13]
.sym 81850 $abc$63045$new_ys__n1595_
.sym 81851 rvsoc.cpu0.D_insn[21]
.sym 81852 rvsoc.cpu0.D_actv_pc[7]
.sym 81854 $abc$63045$new_ys__n2556_inv_
.sym 81857 rvsoc.cpu0.D_insn_typ[8]
.sym 81858 $abc$63045$new_ys__n11122_inv_
.sym 81859 rvsoc.cpu0.D_next_pc[19]
.sym 81861 $abc$63045$new_n3349_
.sym 81862 rvsoc.cpu0.D_next_pc[3]
.sym 81864 rvsoc.data_wdata[13]
.sym 81865 rvsoc.cpu0.sysregs[3][15]
.sym 81868 rvsoc.cpu0.E_next_pc[13]
.sym 81869 $abc$63045$new_ys__n2556_inv_
.sym 81870 rvsoc.cpu0.E_actv_pc[13]
.sym 81876 rvsoc.cpu0.D_actv_pc[7]
.sym 81879 $abc$63045$new_ys__n10015_inv_
.sym 81880 $abc$63045$new_ys__n3576_
.sym 81881 $abc$63045$new_n3349_
.sym 81882 rvsoc.data_wdata[13]
.sym 81885 rvsoc.cpu0.D_insn_typ[8]
.sym 81886 rvsoc.cpu0.sysregs[3][15]
.sym 81887 rvsoc.cpu0.D_insn[21]
.sym 81888 rvsoc.cpu0.sysregs[1][15]
.sym 81892 rvsoc.cpu0.D_next_pc[13]
.sym 81897 rvsoc.cpu0.D_next_pc[3]
.sym 81903 $abc$63045$new_ys__n1595_
.sym 81904 $abc$63045$new_n4659_
.sym 81905 rvsoc.cpu0.D_next_pc[19]
.sym 81906 $abc$63045$new_ys__n11122_inv_
.sym 81909 rvsoc.cpu0.D_actv_pc[13]
.sym 81913 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 81914 rvsoc.clka
.sym 81916 $abc$63045$new_n3554_
.sym 81917 rvsoc.cpu0.E_actv_pc[21]
.sym 81918 $abc$63045$new_ys__n12492_inv_
.sym 81919 $abc$63045$new_n3546_
.sym 81920 rvsoc.cpu0.E_next_pc[23]
.sym 81921 $abc$63045$new_n3565_
.sym 81922 rvsoc.cpu0.E_actv_pc[23]
.sym 81923 rvsoc.cpu0.E_next_pc[21]
.sym 81931 rvsoc.cpu0.E_next_pc[5]
.sym 81933 $abc$63045$new_ys__n12478_inv_
.sym 81934 $abc$63045$new_n3517_
.sym 81935 $abc$63045$new_ys__n12475_inv_
.sym 81936 $abc$63045$new_ys__n12489_inv_
.sym 81941 rvsoc.cpu0.D_sysidx[0]
.sym 81942 rvsoc.cpu0.D_actv_pc[30]
.sym 81943 rvsoc.cpu0.D_insn_typ[8]
.sym 81944 $abc$63045$new_ys__n11122_inv_
.sym 81946 $abc$63045$new_ys__n1527_inv_
.sym 81947 rvsoc.cpu0.D_actv_pc[11]
.sym 81948 $abc$63045$new_n6073_
.sym 81949 $abc$63045$new_n6065_
.sym 81950 rvsoc.data_wdata[0]
.sym 81951 rvsoc.cpu0.D_insn_typ[3]
.sym 81957 rvsoc.data_wdata[19]
.sym 81958 rvsoc.cpu0.E_actv_pc[19]
.sym 81959 $abc$63045$new_ys__n3576_
.sym 81961 rvsoc.cpu0.D_insn[21]
.sym 81962 rvsoc.cpu0.sysregs[1][11]
.sym 81963 rvsoc.cpu0.E_next_pc[19]
.sym 81964 rvsoc.cpu0.sysregs[1][8]
.sym 81966 rvsoc.cpu0.D_next_pc[19]
.sym 81967 rvsoc.cpu0.D_insn_typ[8]
.sym 81968 rvsoc.cpu0.sysregs[1][28]
.sym 81969 rvsoc.cpu0.D_insn[21]
.sym 81971 $abc$63045$new_n3349_
.sym 81972 rvsoc.cpu0.sysregs[3][2]
.sym 81975 rvsoc.cpu0.sysregs[3][28]
.sym 81977 rvsoc.cpu0.sysregs[3][11]
.sym 81978 $abc$63045$new_ys__n10021_inv_
.sym 81979 rvsoc.cpu0.sysregs[3][8]
.sym 81983 rvsoc.cpu0.sysregs[1][2]
.sym 81984 rvsoc.cpu0.D_actv_pc[19]
.sym 81986 $abc$63045$new_ys__n2556_inv_
.sym 81990 rvsoc.cpu0.sysregs[3][8]
.sym 81991 rvsoc.cpu0.sysregs[1][8]
.sym 81992 rvsoc.cpu0.D_insn[21]
.sym 81993 rvsoc.cpu0.D_insn_typ[8]
.sym 81997 rvsoc.cpu0.D_actv_pc[19]
.sym 82002 $abc$63045$new_ys__n3576_
.sym 82003 $abc$63045$new_n3349_
.sym 82004 rvsoc.data_wdata[19]
.sym 82005 $abc$63045$new_ys__n10021_inv_
.sym 82008 rvsoc.cpu0.D_insn_typ[8]
.sym 82009 rvsoc.cpu0.D_insn[21]
.sym 82010 rvsoc.cpu0.sysregs[1][11]
.sym 82011 rvsoc.cpu0.sysregs[3][11]
.sym 82014 rvsoc.cpu0.sysregs[3][2]
.sym 82015 rvsoc.cpu0.D_insn_typ[8]
.sym 82016 rvsoc.cpu0.D_insn[21]
.sym 82017 rvsoc.cpu0.sysregs[1][2]
.sym 82021 rvsoc.cpu0.E_next_pc[19]
.sym 82022 rvsoc.cpu0.E_actv_pc[19]
.sym 82023 $abc$63045$new_ys__n2556_inv_
.sym 82026 rvsoc.cpu0.D_next_pc[19]
.sym 82032 rvsoc.cpu0.D_insn_typ[8]
.sym 82033 rvsoc.cpu0.sysregs[3][28]
.sym 82034 rvsoc.cpu0.D_insn[21]
.sym 82035 rvsoc.cpu0.sysregs[1][28]
.sym 82036 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 82037 rvsoc.clka
.sym 82039 $abc$63045$new_n3558_
.sym 82040 $abc$63045$new_ys__n12501_inv_
.sym 82041 $abc$63045$new_n3490_
.sym 82042 $abc$63045$new_ys__n12477_inv_
.sym 82043 $abc$63045$new_ys__n12487_inv_
.sym 82044 rvsoc.cpu0.E_actv_pc[16]
.sym 82045 $abc$63045$new_n3529_
.sym 82046 $abc$63045$new_ys__n12494_inv_
.sym 82052 rvsoc.data_wdata[0]
.sym 82054 rvsoc.cpu0.sysregs[1][28]
.sym 82055 $abc$63045$new_ys__n3576_
.sym 82057 rvsoc.cpu0.D_op2[28]
.sym 82059 rvsoc.cpu0.sysregs[1][28]
.sym 82062 $PACKER_GND_NET
.sym 82063 rvsoc.cpu0.D_actv_pc[21]
.sym 82065 rvsoc.cpu0.sysregs[1][12]
.sym 82066 rvsoc.data_wdata[23]
.sym 82067 rvsoc.cpu0.D_funct3[0]
.sym 82068 rvsoc.cpu0.D_actv_pc[6]
.sym 82069 rvsoc.cpu0.sysregs[1][2]
.sym 82070 rvsoc.data_wdata[6]
.sym 82071 rvsoc.cpu0.sysregs[1][29]
.sym 82072 $abc$63045$new_ys__n6114_
.sym 82074 rvsoc.data_wdata[27]
.sym 82080 rvsoc.cpu0.sysregs[2][11]
.sym 82084 $abc$63045$new_ys__n1712_
.sym 82085 $abc$63045$new_ys__n6115_
.sym 82086 rvsoc.cpu0.D_sysidx[1]
.sym 82090 $abc$63045$new_n4477_
.sym 82092 rvsoc.data_wdata[24]
.sym 82093 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 82094 rvsoc.cpu0.D_sysidx[1]
.sym 82095 rvsoc.cpu0.sysregs[0][29]
.sym 82096 $abc$63045$new_ys__n6114_
.sym 82097 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 82100 rvsoc.cpu0.D_insn_typ[10]
.sym 82101 rvsoc.cpu0.D_sysidx[0]
.sym 82102 rvsoc.cpu0.sysregs[2][29]
.sym 82103 $abc$63045$new_ys__n1880_inv_
.sym 82104 $abc$63045$new_n3558_
.sym 82105 rvsoc.cpu0.sysregs[3][11]
.sym 82107 rvsoc.cpu0.D_actv_pc[11]
.sym 82108 rvsoc.cpu0.sysregs[3][29]
.sym 82109 $abc$63045$new_ys__n3576_
.sym 82110 rvsoc.cpu0.sysregs[2][28]
.sym 82111 rvsoc.cpu0.sysregs[3][28]
.sym 82113 $abc$63045$new_ys__n3576_
.sym 82114 rvsoc.data_wdata[24]
.sym 82116 $abc$63045$new_n3558_
.sym 82120 rvsoc.cpu0.sysregs[0][29]
.sym 82122 rvsoc.cpu0.sysregs[2][29]
.sym 82125 rvsoc.cpu0.D_sysidx[1]
.sym 82126 rvsoc.cpu0.sysregs[3][29]
.sym 82127 rvsoc.cpu0.sysregs[2][29]
.sym 82128 rvsoc.cpu0.D_sysidx[0]
.sym 82131 rvsoc.cpu0.D_sysidx[0]
.sym 82132 rvsoc.cpu0.sysregs[3][28]
.sym 82133 rvsoc.cpu0.sysregs[2][28]
.sym 82134 rvsoc.cpu0.D_sysidx[1]
.sym 82137 rvsoc.cpu0.D_insn_typ[10]
.sym 82138 rvsoc.cpu0.D_sysidx[1]
.sym 82139 $abc$63045$new_ys__n6114_
.sym 82140 $abc$63045$new_ys__n6115_
.sym 82144 rvsoc.cpu0.sysregs[2][11]
.sym 82145 rvsoc.cpu0.D_sysidx[0]
.sym 82146 rvsoc.cpu0.sysregs[3][11]
.sym 82152 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 82155 $abc$63045$new_n4477_
.sym 82156 $abc$63045$new_ys__n1712_
.sym 82157 $abc$63045$new_ys__n1880_inv_
.sym 82158 rvsoc.cpu0.D_actv_pc[11]
.sym 82160 rvsoc.clka
.sym 82161 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 82162 $abc$63045$new_ys__n1522_
.sym 82163 $abc$63045$new_n4862_
.sym 82164 $abc$63045$new_n6069_
.sym 82165 rvsoc.cpu0.E_actv_pc[24]
.sym 82166 $abc$63045$new_n4768_
.sym 82167 $abc$63045$new_n4772_
.sym 82168 rvsoc.cpu0.E_next_pc[24]
.sym 82169 $abc$63045$new_n4767_
.sym 82175 rvsoc.cpu0.E_next_pc[6]
.sym 82176 $abc$63045$new_n4477_
.sym 82177 $abc$63045$new_ys__n12477_inv_
.sym 82181 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 82183 rvsoc.cpu0.sysregs[0][29]
.sym 82184 $abc$63045$new_ys__n1490_
.sym 82186 rvsoc.cpu0.D_insn_typ[10]
.sym 82187 rvsoc.cpu0.D_funct3[1]
.sym 82188 rvsoc.data_wdata[29]
.sym 82189 rvsoc.cpu0.sysregs[1][11]
.sym 82190 $abc$63045$new_ys__n1640_
.sym 82191 rvsoc.cpu0.sysregs[3][8]
.sym 82192 $abc$63045$new_n4596_
.sym 82193 $abc$63045$new_ys__n1520_
.sym 82194 $abc$63045$new_ys__n1502_
.sym 82195 rvsoc.cpu0.sysregs[3][26]
.sym 82196 rvsoc.cpu0.sysregs[0][28]
.sym 82197 $abc$63045$new_ys__n1873_inv_
.sym 82203 rvsoc.cpu0.sysregs[0][28]
.sym 82204 rvsoc.cpu0.D_sysidx[1]
.sym 82205 $abc$63045$new_n6071_
.sym 82206 $abc$63045$new_n6067_
.sym 82207 rvsoc.cpu0.sysregs[3][8]
.sym 82210 $abc$63045$new_n5993_
.sym 82211 $abc$63045$new_ys__n6170_
.sym 82212 rvsoc.cpu0.D_insn_typ[10]
.sym 82213 $abc$63045$new_ys__n6167_
.sym 82214 rvsoc.cpu0.sysregs[0][29]
.sym 82215 $abc$63045$new_ys__n1478_
.sym 82217 rvsoc.cpu0.D_insn_typ[10]
.sym 82218 $abc$63045$new_ys__n1463_
.sym 82219 $abc$63045$new_n6065_
.sym 82220 $abc$63045$new_n6073_
.sym 82221 $abc$63045$new_n6069_
.sym 82222 rvsoc.cpu0.sysregs[0][8]
.sym 82223 rvsoc.cpu0.sysregs[1][8]
.sym 82225 rvsoc.cpu0.sysregs[1][28]
.sym 82227 rvsoc.cpu0.sysregs[2][8]
.sym 82228 $abc$63045$new_n5991_
.sym 82229 $abc$63045$new_ys__n6164_
.sym 82230 $abc$63045$new_n4411_
.sym 82231 rvsoc.cpu0.sysregs[1][29]
.sym 82232 $abc$63045$new_ys__n1448_
.sym 82233 $abc$63045$new_ys__n6107_
.sym 82234 rvsoc.cpu0.D_sysidx[0]
.sym 82236 rvsoc.cpu0.sysregs[0][29]
.sym 82237 rvsoc.cpu0.D_sysidx[1]
.sym 82238 $abc$63045$new_n6071_
.sym 82239 rvsoc.cpu0.sysregs[1][29]
.sym 82242 rvsoc.cpu0.sysregs[2][8]
.sym 82243 rvsoc.cpu0.D_sysidx[0]
.sym 82244 rvsoc.cpu0.D_sysidx[1]
.sym 82245 rvsoc.cpu0.sysregs[3][8]
.sym 82248 rvsoc.cpu0.sysregs[0][28]
.sym 82249 rvsoc.cpu0.D_sysidx[1]
.sym 82250 rvsoc.cpu0.sysregs[1][28]
.sym 82251 $abc$63045$new_n6067_
.sym 82254 $abc$63045$new_ys__n1478_
.sym 82255 $abc$63045$new_n6065_
.sym 82256 $abc$63045$new_ys__n6164_
.sym 82257 rvsoc.cpu0.D_insn_typ[10]
.sym 82260 $abc$63045$new_n4411_
.sym 82261 $abc$63045$new_n5993_
.sym 82262 rvsoc.cpu0.D_insn_typ[10]
.sym 82263 $abc$63045$new_ys__n6107_
.sym 82266 $abc$63045$new_n6073_
.sym 82267 rvsoc.cpu0.D_insn_typ[10]
.sym 82268 $abc$63045$new_ys__n6170_
.sym 82269 $abc$63045$new_ys__n1448_
.sym 82272 rvsoc.cpu0.sysregs[1][8]
.sym 82273 rvsoc.cpu0.D_sysidx[1]
.sym 82274 $abc$63045$new_n5991_
.sym 82275 rvsoc.cpu0.sysregs[0][8]
.sym 82278 rvsoc.cpu0.D_insn_typ[10]
.sym 82279 $abc$63045$new_ys__n1463_
.sym 82280 $abc$63045$new_ys__n6167_
.sym 82281 $abc$63045$new_n6069_
.sym 82282 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 82283 rvsoc.clka
.sym 82285 $abc$63045$new_ys__n1642_
.sym 82286 rvsoc.cpu0.E_actv_pc[6]
.sym 82287 $abc$63045$new_n6026_
.sym 82288 $abc$63045$new_ys__n1696_
.sym 82289 rvsoc.data_wdata[10]
.sym 82290 $abc$63045$new_n6027_
.sym 82291 rvsoc.data_wdata[16]
.sym 82292 rvsoc.data_wdata[2]
.sym 82297 rvsoc.cpu0.D_actv_pc[28]
.sym 82302 rvsoc.cpu0.sysregs[0][29]
.sym 82303 rvsoc.data_wdata[30]
.sym 82305 $abc$63045$new_ys__n5485_inv_
.sym 82306 rvsoc.cpu0.D_next_pc[24]
.sym 82307 $abc$63045$new_ys__n1873_inv_
.sym 82308 rvsoc.cpu0.D_sysidx[1]
.sym 82312 $abc$63045$new_ys__n1880_inv_
.sym 82313 rvsoc.data_wdata[0]
.sym 82314 $abc$63045$new_ys__n6131_
.sym 82315 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 82316 rvsoc.cpu0.D_op2[0]
.sym 82317 rvsoc.data_wdata[3]
.sym 82318 rvsoc.cpu0.D_op1[28]
.sym 82319 rvsoc.cpu0.sysregs[3][10]
.sym 82320 $abc$63045$new_ys__n1487_
.sym 82326 rvsoc.cpu0.sysregs[3][10]
.sym 82329 $abc$63045$new_n5963_
.sym 82330 $abc$63045$new_n4177_
.sym 82331 rvsoc.cpu0.sysregs[0][2]
.sym 82332 rvsoc.cpu0.sysregs[3][2]
.sym 82333 $abc$63045$new_ys__n6083_
.sym 82334 rvsoc.cpu0.sysregs[1][2]
.sym 82336 $abc$63045$new_n5998_
.sym 82337 $abc$63045$new_n5972_
.sym 82338 rvsoc.cpu0.D_sysidx[0]
.sym 82342 $abc$63045$new_ys__n1873_inv_
.sym 82343 $abc$63045$new_n4229_
.sym 82346 rvsoc.cpu0.D_insn_typ[10]
.sym 82348 rvsoc.cpu0.D_sysidx[1]
.sym 82349 rvsoc.cpu0.D_actv_pc[2]
.sym 82352 rvsoc.cpu0.sysregs[1][10]
.sym 82353 $abc$63045$new_ys__n5457_inv_
.sym 82354 rvsoc.cpu0.sysregs[2][10]
.sym 82355 rvsoc.cpu0.sysregs[0][10]
.sym 82356 rvsoc.cpu0.D_sysidx[1]
.sym 82357 rvsoc.cpu0.sysregs[2][2]
.sym 82361 rvsoc.cpu0.D_sysidx[1]
.sym 82365 rvsoc.cpu0.D_actv_pc[2]
.sym 82366 $abc$63045$new_ys__n5457_inv_
.sym 82367 $abc$63045$new_n4229_
.sym 82368 $abc$63045$new_ys__n1873_inv_
.sym 82371 rvsoc.cpu0.D_sysidx[1]
.sym 82372 rvsoc.cpu0.sysregs[2][10]
.sym 82373 rvsoc.cpu0.sysregs[3][10]
.sym 82374 rvsoc.cpu0.D_sysidx[0]
.sym 82377 rvsoc.cpu0.D_sysidx[1]
.sym 82378 rvsoc.cpu0.sysregs[3][2]
.sym 82379 rvsoc.cpu0.D_sysidx[0]
.sym 82380 rvsoc.cpu0.sysregs[2][2]
.sym 82383 $abc$63045$new_n5972_
.sym 82384 rvsoc.cpu0.sysregs[0][2]
.sym 82385 rvsoc.cpu0.D_sysidx[1]
.sym 82386 rvsoc.cpu0.sysregs[1][2]
.sym 82391 rvsoc.cpu0.D_sysidx[0]
.sym 82395 rvsoc.cpu0.D_insn_typ[10]
.sym 82396 $abc$63045$new_ys__n6083_
.sym 82397 $abc$63045$new_n4177_
.sym 82398 $abc$63045$new_n5963_
.sym 82401 $abc$63045$new_n5998_
.sym 82402 rvsoc.cpu0.D_sysidx[1]
.sym 82403 rvsoc.cpu0.sysregs[1][10]
.sym 82404 rvsoc.cpu0.sysregs[0][10]
.sym 82405 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 82406 rvsoc.clka
.sym 82413 rvsoc.cpu0.E_op1[28]
.sym 82415 rvsoc.cpu0.E_op1[29]
.sym 82421 rvsoc.data_wdata[16]
.sym 82422 rvsoc.cpu0.E_sysidx[0]
.sym 82423 $abc$63045$new_ys__n1696_
.sym 82424 $abc$63045$new_ys__n1754_
.sym 82425 rvsoc.data_wdata[2]
.sym 82426 $abc$63045$new_n4177_
.sym 82427 rvsoc.cpu0.sysregs[0][2]
.sym 82428 $abc$63045$new_ys__n1858_
.sym 82430 rvsoc.cpu0.D_op2[2]
.sym 82432 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 82436 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 82438 rvsoc.cpu0.sysregs[2][26]
.sym 82440 rvsoc.cpu0.sysregs[2][10]
.sym 82441 rvsoc.data_wdata[0]
.sym 82450 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 82453 $abc$63045$new_ys__n6156_inv_
.sym 82455 $abc$63045$new_ys__n6159_inv_
.sym 82456 rvsoc.cpu0.sysregs[2][26]
.sym 82457 rvsoc.cpu0.D_insn_typ[10]
.sym 82458 rvsoc.cpu0.sysregs[3][25]
.sym 82459 $abc$63045$new_ys__n6157_inv_
.sym 82460 $abc$63045$new_n5961_
.sym 82462 rvsoc.cpu0.sysregs[0][11]
.sym 82463 rvsoc.cpu0.D_sysidx[0]
.sym 82464 rvsoc.cpu0.sysregs[2][25]
.sym 82465 rvsoc.cpu0.sysregs[3][26]
.sym 82467 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 82469 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 82470 rvsoc.cpu0.sysregs[0][0]
.sym 82471 rvsoc.cpu0.sysregs[1][11]
.sym 82473 $abc$63045$new_ys__n6160_inv_
.sym 82475 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 82476 rvsoc.cpu0.D_sysidx[1]
.sym 82479 rvsoc.cpu0.sysregs[1][0]
.sym 82482 rvsoc.cpu0.sysregs[3][26]
.sym 82483 rvsoc.cpu0.sysregs[2][26]
.sym 82485 rvsoc.cpu0.D_sysidx[0]
.sym 82488 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 82494 rvsoc.cpu0.sysregs[2][25]
.sym 82495 rvsoc.cpu0.D_sysidx[0]
.sym 82496 rvsoc.cpu0.sysregs[3][25]
.sym 82500 $abc$63045$new_ys__n6160_inv_
.sym 82501 $abc$63045$new_ys__n6159_inv_
.sym 82502 rvsoc.cpu0.D_insn_typ[10]
.sym 82503 rvsoc.cpu0.D_sysidx[1]
.sym 82506 $abc$63045$new_ys__n6156_inv_
.sym 82507 $abc$63045$new_ys__n6157_inv_
.sym 82508 rvsoc.cpu0.D_sysidx[1]
.sym 82509 rvsoc.cpu0.D_insn_typ[10]
.sym 82512 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 82518 rvsoc.cpu0.sysregs[1][11]
.sym 82519 rvsoc.cpu0.D_sysidx[0]
.sym 82520 rvsoc.cpu0.sysregs[0][11]
.sym 82524 rvsoc.cpu0.sysregs[1][0]
.sym 82525 rvsoc.cpu0.D_sysidx[1]
.sym 82526 rvsoc.cpu0.sysregs[0][0]
.sym 82527 $abc$63045$new_n5961_
.sym 82528 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$59714
.sym 82529 rvsoc.clka
.sym 82530 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 82546 $abc$63045$new_n5961_
.sym 82564 $abc$63045$new_ys__n6114_
.sym 82583 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 82589 rvsoc.data_wdata[3]
.sym 82649 rvsoc.data_wdata[3]
.sym 82651 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 82652 rvsoc.clkn
.sym 82653 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 82662 rvsoc.cpu0.sysregs[0][11]
.sym 82754 rvsoc.spi0.rxbfr[0]
.sym 82756 $abc$63045$new_n3159_
.sym 82757 rvsoc.spi0.rxbfr[4]
.sym 82759 rvsoc.spi0.rxbfr[2]
.sym 82760 rvsoc.spi0.rxbfr[3]
.sym 82761 rvsoc.spi0.rxbfr[1]
.sym 82768 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 82771 rvsoc.data_adrs[8]
.sym 82772 rvsoc.spi0.txbfr[1]
.sym 82773 rvsoc.data_wdata[16]
.sym 82777 rvsoc.uart0.rx_divcnt[3]
.sym 82778 rvsoc.cpu0.umul_lhhl[8]
.sym 82786 rvsoc.cram.adrs[3]
.sym 82787 rvsoc.data_wdata[13]
.sym 82788 rvsoc.cram.adrs[10]
.sym 82789 p14
.sym 82796 rvsoc.gpio0.dir[0]
.sym 82797 $abc$63045$new_ys__n2231_inv_
.sym 82798 rvsoc.data_wdata[5]
.sym 82800 rvsoc.data_adrs[3]
.sym 82802 rvsoc.gpio0.data[0]
.sym 82803 rvsoc.data_adrs[10]
.sym 82804 rvsoc.gpio0.dir[5]
.sym 82805 rvsoc.gpio0.data[5]
.sym 82806 $abc$63045$new_n3141_
.sym 82807 rvsoc.data_adrs[2]
.sym 82808 p16
.sym 82809 rvsoc.data_adrs[2]
.sym 82813 $abc$63045$new_ys__n5971_
.sym 82814 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 82815 rvsoc.data_wdata[0]
.sym 82816 rvsoc.code_adrs[10]
.sym 82817 $abc$63045$new_n3118_
.sym 82819 rvsoc.code_adrs[8]
.sym 82821 rvsoc.data_adrs[8]
.sym 82822 $abc$63045$new_ys__n2256_
.sym 82827 p21
.sym 82829 rvsoc.code_adrs[10]
.sym 82830 rvsoc.data_adrs[10]
.sym 82832 $abc$63045$new_ys__n5971_
.sym 82835 $abc$63045$new_ys__n2231_inv_
.sym 82836 p21
.sym 82837 rvsoc.gpio0.dir[5]
.sym 82838 rvsoc.gpio0.data[5]
.sym 82841 rvsoc.data_wdata[5]
.sym 82842 rvsoc.gpio0.dir[5]
.sym 82844 $abc$63045$new_ys__n2256_
.sym 82847 $abc$63045$new_n3141_
.sym 82848 rvsoc.data_adrs[2]
.sym 82849 $abc$63045$new_ys__n2256_
.sym 82850 rvsoc.data_adrs[3]
.sym 82853 rvsoc.data_adrs[2]
.sym 82854 $abc$63045$new_ys__n2256_
.sym 82855 rvsoc.data_adrs[3]
.sym 82856 $abc$63045$new_n3118_
.sym 82859 $abc$63045$new_ys__n2256_
.sym 82860 rvsoc.gpio0.dir[0]
.sym 82861 rvsoc.data_wdata[0]
.sym 82865 rvsoc.gpio0.data[0]
.sym 82866 $abc$63045$new_ys__n2231_inv_
.sym 82867 rvsoc.gpio0.dir[0]
.sym 82868 p16
.sym 82871 $abc$63045$new_ys__n5971_
.sym 82873 rvsoc.code_adrs[8]
.sym 82874 rvsoc.data_adrs[8]
.sym 82875 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 82876 rvsoc.clkn
.sym 82883 rvsoc.mem_vdata[5][5]
.sym 82885 $abc$63045$new_n3161_
.sym 82888 rvsoc.mem_vdata[5][3]
.sym 82889 rvsoc.mem_vdata[5][2]
.sym 82894 rvsoc.cram.adrs[8]
.sym 82895 rvsoc.code_adrs[3]
.sym 82896 rvsoc.code_adrs[29]
.sym 82897 rvsoc.mem_vdata[0][24]
.sym 82898 rvsoc.mem_vdata[0][1]
.sym 82899 rvsoc.mem_vdata[0][14]
.sym 82900 rvsoc.data_adrs[3]
.sym 82901 rvsoc.spi0.rxbfr[0]
.sym 82902 rvsoc.data_wst[0]
.sym 82903 rvsoc.mem_vdata[0][13]
.sym 82904 rvsoc.gpio0.dir[5]
.sym 82905 rvsoc.cram.adrs[13]
.sym 82912 rvsoc.gpio0.data[5]
.sym 82913 rvsoc.cram.adrs[6]
.sym 82915 rvsoc.cram.adrs[8]
.sym 82916 $abc$63045$new_ys__n2256_
.sym 82917 rvsoc.mem_vdata[0][27]
.sym 82920 rvsoc.spi0.status[2]
.sym 82921 rvsoc.data_wdata[1]
.sym 82926 rvsoc.mem_vdata[5][2]
.sym 82929 rvsoc.data_adrs[2]
.sym 82930 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 82931 rvsoc.cram.adrs[6]
.sym 82933 rvsoc.data_wdata[5]
.sym 82934 $abc$63045$new_ys__n2231_inv_
.sym 82937 rvsoc.resetn
.sym 82938 rvsoc.resetn
.sym 82939 rvsoc.data_wdata[6]
.sym 82942 $abc$63045$new_n4928_
.sym 82944 rvsoc.resetn
.sym 82945 rvsoc.data_wdata[1]
.sym 82947 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 82948 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 82951 rvsoc.cram.adrs[12]
.sym 82959 rvsoc.data_wdata[4]
.sym 82961 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 82962 rvsoc.gpio0.data[6]
.sym 82963 $abc$63045$new_n5920_
.sym 82964 $abc$63045$new_n3137_
.sym 82967 rvsoc.data_adrs[2]
.sym 82968 $abc$63045$new_n3141_
.sym 82969 rvsoc.data_wdata[6]
.sym 82970 $abc$63045$new_n5930_
.sym 82971 $abc$63045$new_n5932_
.sym 82972 $abc$63045$new_n3118_
.sym 82974 $abc$63045$new_ys__n2256_
.sym 82976 rvsoc.gpio0.data[5]
.sym 82977 $abc$63045$new_n5928_
.sym 82978 rvsoc.gpio0.dir[4]
.sym 82981 rvsoc.gpio0.dir[6]
.sym 82982 rvsoc.data_adrs[3]
.sym 82983 rvsoc.gpio0.data[4]
.sym 82988 $abc$63045$new_n3137_
.sym 82989 rvsoc.gpio0.data[0]
.sym 82990 $abc$63045$new_n3145_
.sym 82993 rvsoc.gpio0.data[4]
.sym 82994 $abc$63045$new_n5928_
.sym 82995 $abc$63045$new_n3137_
.sym 82998 rvsoc.gpio0.data[5]
.sym 82999 $abc$63045$new_n3141_
.sym 83001 $abc$63045$new_n5930_
.sym 83004 $abc$63045$new_n3137_
.sym 83005 rvsoc.data_adrs[3]
.sym 83006 $abc$63045$new_ys__n2256_
.sym 83007 rvsoc.data_adrs[2]
.sym 83010 rvsoc.gpio0.data[6]
.sym 83011 $abc$63045$new_n3145_
.sym 83012 $abc$63045$new_n5932_
.sym 83016 $abc$63045$new_ys__n2256_
.sym 83017 rvsoc.data_adrs[3]
.sym 83018 $abc$63045$new_n3145_
.sym 83019 rvsoc.data_adrs[2]
.sym 83023 rvsoc.data_wdata[4]
.sym 83024 rvsoc.gpio0.dir[4]
.sym 83025 $abc$63045$new_ys__n2256_
.sym 83028 $abc$63045$new_n5920_
.sym 83029 rvsoc.gpio0.data[0]
.sym 83030 $abc$63045$new_n3118_
.sym 83034 rvsoc.data_wdata[6]
.sym 83035 rvsoc.gpio0.dir[6]
.sym 83037 $abc$63045$new_ys__n2256_
.sym 83038 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58421
.sym 83039 rvsoc.clkn
.sym 83041 rvsoc.cram.we
.sym 83043 rvsoc.spi0.status[11]
.sym 83044 rvsoc.spi0.status[7]
.sym 83045 rvsoc.spi0.status[8]
.sym 83047 rvsoc.spi0.status[3]
.sym 83048 rvsoc.spi0.status[29]
.sym 83052 rvsoc.uart0.rx_divcnt[12]
.sym 83053 rvsoc.cram.adrs[2]
.sym 83054 rvsoc.data_wdata[21]
.sym 83055 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51757
.sym 83058 rvsoc.mem_vdata[0][7]
.sym 83060 rvsoc.data_wdata[3]
.sym 83061 rvsoc.mem_vdata[0][31]
.sym 83062 rvsoc.spi0.status[5]
.sym 83063 rvsoc.data_wdata[16]
.sym 83064 rvsoc.data_wdata[23]
.sym 83065 rvsoc.mem_vdata[0][5]
.sym 83067 rvsoc.uart0.status[23]
.sym 83068 rvsoc.data_adrs[3]
.sym 83069 rvsoc.data_wdata[2]
.sym 83070 rvsoc.code_adrs[28]
.sym 83071 rvsoc.data_adrs[2]
.sym 83072 rvsoc.mem_vdata[1][5]
.sym 83073 rvsoc.data_wdata[9]
.sym 83074 rvsoc.code_adrs[8]
.sym 83082 rvsoc.spi0.txbfr[0]
.sym 83083 rvsoc.mem_vdata[0][5]
.sym 83085 rvsoc.data_adrs[29]
.sym 83088 $abc$63045$new_ys__n11772_
.sym 83089 rvsoc.spi0.txbfr[1]
.sym 83090 $abc$63045$new_n3120_
.sym 83093 $abc$63045$new_ys__n11299_inv_
.sym 83094 rvsoc.data_wdata[0]
.sym 83095 $abc$63045$new_ys__n2556_inv_
.sym 83096 rvsoc.mem_vdata[1][5]
.sym 83097 rvsoc.data_adrs[28]
.sym 83099 $abc$63045$new_ys__n11766_
.sym 83100 $abc$63045$new_n3403_
.sym 83103 rvsoc.resetn
.sym 83104 rvsoc.resetn
.sym 83105 $abc$63045$new_n4929_
.sym 83107 $abc$63045$new_n4928_
.sym 83108 $abc$63045$new_ys__n2165_inv_
.sym 83109 rvsoc.resetn
.sym 83110 rvsoc.data_wdata[1]
.sym 83112 $abc$63045$new_ys__n5624_
.sym 83113 rvsoc.data_adrs[29]
.sym 83115 $abc$63045$new_n4928_
.sym 83116 rvsoc.data_wdata[0]
.sym 83117 rvsoc.spi0.txbfr[0]
.sym 83118 $abc$63045$new_n4929_
.sym 83121 rvsoc.mem_vdata[0][5]
.sym 83122 rvsoc.data_adrs[28]
.sym 83123 rvsoc.mem_vdata[1][5]
.sym 83124 rvsoc.data_adrs[29]
.sym 83128 rvsoc.resetn
.sym 83129 $abc$63045$new_ys__n11299_inv_
.sym 83134 $abc$63045$new_n3403_
.sym 83136 $abc$63045$new_ys__n11772_
.sym 83139 rvsoc.resetn
.sym 83140 $abc$63045$new_ys__n11766_
.sym 83141 $abc$63045$new_ys__n2556_inv_
.sym 83142 $abc$63045$new_ys__n2165_inv_
.sym 83145 $abc$63045$new_n3120_
.sym 83146 $abc$63045$new_n3403_
.sym 83147 rvsoc.data_adrs[29]
.sym 83148 rvsoc.data_adrs[28]
.sym 83152 rvsoc.data_wdata[1]
.sym 83153 $abc$63045$new_n4928_
.sym 83154 rvsoc.spi0.txbfr[1]
.sym 83157 $abc$63045$new_ys__n5624_
.sym 83158 rvsoc.spi0.txbfr[0]
.sym 83159 $abc$63045$new_n4929_
.sym 83161 rvsoc.resetn
.sym 83162 rvsoc.clkn
.sym 83166 $abc$63045$new_ys__n2165_inv_
.sym 83167 $abc$63045$new_n3200_
.sym 83168 rvsoc.uart0.status[10]
.sym 83170 rvsoc.uart0.status[24]
.sym 83171 rvsoc.uart0.status[23]
.sym 83175 rvsoc.spi0.txbfr[6]
.sym 83177 rvsoc.mem_vdata[0][21]
.sym 83181 rvsoc.cram.adrs[5]
.sym 83182 rvsoc.data_wdata[0]
.sym 83183 rvsoc.mem_vdata[0][8]
.sym 83185 rvsoc.data_wdata[20]
.sym 83187 rvsoc.cram.adrs[7]
.sym 83188 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 83189 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 83190 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 83191 rvsoc.mem_vdata[5][5]
.sym 83192 rvsoc.code_adrs[31]
.sym 83193 $abc$63045$new_ys__n4261_
.sym 83194 $abc$63045$new_ys__n2256_
.sym 83195 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 83196 $abc$63045$new_ys__n5971_
.sym 83197 rvsoc.mem_vdata[5][5]
.sym 83198 rvsoc.data_wdata[10]
.sym 83199 rvsoc.data_wdata[26]
.sym 83205 rvsoc.data_adrs[29]
.sym 83206 $abc$63045$new_n5241_
.sym 83210 rvsoc.code_adrs[31]
.sym 83211 $abc$63045$new_ys__n11772_
.sym 83212 rvsoc.code_adrs[29]
.sym 83213 rvsoc.resetn
.sym 83214 $abc$63045$new_n3262_
.sym 83215 $abc$63045$new_ys__n11298_
.sym 83216 rvsoc.mem_vdata[2][5]
.sym 83217 $abc$63045$new_ys__n4261_
.sym 83218 $abc$63045$new_ys__n11766_
.sym 83219 $abc$63045$new_n5238_
.sym 83221 rvsoc.mem_vdata[5][5]
.sym 83222 $abc$63045$new_n5239_
.sym 83223 $abc$63045$new_n5240_
.sym 83224 rvsoc.mem_vdata[4][5]
.sym 83225 rvsoc.mem_vdata[0][5]
.sym 83226 $abc$63045$new_ys__n2231_inv_
.sym 83227 $PACKER_GND_NET
.sym 83230 rvsoc.code_adrs[28]
.sym 83231 rvsoc.mem_vdata[3][5]
.sym 83232 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 83233 $abc$63045$new_n3120_
.sym 83234 $abc$63045$new_ys__n2556_inv_
.sym 83235 rvsoc.data_adrs[28]
.sym 83236 rvsoc.mem_vdata[15][5]
.sym 83240 $PACKER_GND_NET
.sym 83244 $abc$63045$new_n3120_
.sym 83246 $abc$63045$new_n5241_
.sym 83247 $abc$63045$new_n5240_
.sym 83250 rvsoc.mem_vdata[2][5]
.sym 83251 rvsoc.data_adrs[28]
.sym 83252 rvsoc.data_adrs[29]
.sym 83253 rvsoc.mem_vdata[3][5]
.sym 83256 $abc$63045$new_n5239_
.sym 83257 rvsoc.mem_vdata[5][5]
.sym 83258 $abc$63045$new_n5238_
.sym 83259 $abc$63045$new_ys__n11766_
.sym 83262 rvsoc.mem_vdata[0][5]
.sym 83263 rvsoc.mem_vdata[3][5]
.sym 83264 rvsoc.code_adrs[28]
.sym 83265 rvsoc.code_adrs[29]
.sym 83268 rvsoc.resetn
.sym 83269 $abc$63045$new_ys__n2556_inv_
.sym 83270 $abc$63045$new_ys__n2231_inv_
.sym 83271 $abc$63045$new_ys__n11772_
.sym 83274 rvsoc.mem_vdata[15][5]
.sym 83275 rvsoc.mem_vdata[4][5]
.sym 83276 $abc$63045$new_ys__n11772_
.sym 83277 $abc$63045$new_ys__n11298_
.sym 83280 $abc$63045$new_ys__n4261_
.sym 83281 $abc$63045$new_n3262_
.sym 83282 rvsoc.code_adrs[31]
.sym 83283 rvsoc.mem_vdata[15][5]
.sym 83284 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 83285 rvsoc.clkn
.sym 83287 $abc$63045$new_n6156_
.sym 83288 rvsoc.uart0.cfg[16]
.sym 83289 $abc$63045$new_n3228_
.sym 83290 rvsoc.uart0.cfg[24]
.sym 83291 rvsoc.uart0.cfg[10]
.sym 83292 rvsoc.uart0.cfg[25]
.sym 83293 rvsoc.uart0.cfg[20]
.sym 83294 rvsoc.uart0.cfg[3]
.sym 83297 rvsoc.spi0.txbfr[3]
.sym 83299 rvsoc.mem_vdata[3][15]
.sym 83301 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 83303 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 83304 rvsoc.uart0.div[0]
.sym 83305 p14
.sym 83306 rvsoc.mem_vdata[0][16]
.sym 83307 rvsoc.data_wdata[17]
.sym 83310 $abc$63045$new_ys__n2165_inv_
.sym 83311 $abc$63045$new_ys__n2165_inv_
.sym 83312 $abc$63045$new_ys__n2231_inv_
.sym 83313 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 83314 $abc$63045$new_n4929_
.sym 83316 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 83317 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 83318 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 83319 $abc$63045$new_n3120_
.sym 83320 $abc$63045$new_ys__n2556_inv_
.sym 83322 rvsoc.data_adrs[28]
.sym 83328 rvsoc.data_adrs[2]
.sym 83331 $abc$63045$new_n3236_
.sym 83332 $abc$63045$new_n3265_
.sym 83333 $abc$63045$new_n3264_
.sym 83334 rvsoc.code_adrs[29]
.sym 83336 $abc$63045$new_ys__n2231_inv_
.sym 83337 rvsoc.uart0.div[28]
.sym 83338 $abc$63045$new_ys__n2165_inv_
.sym 83339 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 83340 rvsoc.code_adrs[28]
.sym 83341 $abc$63045$new_n3220_
.sym 83342 rvsoc.mem_vdata[2][5]
.sym 83343 rvsoc.uart0.cfg[25]
.sym 83344 $abc$63045$new_n6156_
.sym 83345 rvsoc.mem_vdata[1][5]
.sym 83346 $abc$63045$new_n3228_
.sym 83349 $abc$63045$new_n3230_
.sym 83350 rvsoc.uart0.cfg[20]
.sym 83351 rvsoc.mem_vdata[5][5]
.sym 83353 rvsoc.uart0.div[24]
.sym 83354 rvsoc.uart0.rxbfr[3]
.sym 83355 $abc$63045$new_n3263_
.sym 83356 rvsoc.code_adrs[30]
.sym 83357 rvsoc.mem_vdata[4][5]
.sym 83358 rvsoc.uart0.div[3]
.sym 83359 rvsoc.code_adrs[28]
.sym 83361 rvsoc.data_adrs[2]
.sym 83362 rvsoc.uart0.rxbfr[3]
.sym 83363 $abc$63045$new_n6156_
.sym 83364 rvsoc.uart0.div[3]
.sym 83367 $abc$63045$new_n3264_
.sym 83368 $abc$63045$new_n3265_
.sym 83369 rvsoc.code_adrs[30]
.sym 83370 $abc$63045$new_n3263_
.sym 83373 $abc$63045$new_n3228_
.sym 83374 $abc$63045$new_ys__n2165_inv_
.sym 83375 rvsoc.uart0.div[24]
.sym 83379 rvsoc.mem_vdata[5][5]
.sym 83380 rvsoc.code_adrs[29]
.sym 83381 rvsoc.code_adrs[28]
.sym 83382 rvsoc.mem_vdata[4][5]
.sym 83385 rvsoc.uart0.cfg[20]
.sym 83387 $abc$63045$new_n3220_
.sym 83388 $abc$63045$new_ys__n2231_inv_
.sym 83391 rvsoc.mem_vdata[1][5]
.sym 83392 rvsoc.code_adrs[29]
.sym 83393 rvsoc.mem_vdata[2][5]
.sym 83394 rvsoc.code_adrs[28]
.sym 83397 rvsoc.uart0.div[28]
.sym 83398 $abc$63045$new_n3236_
.sym 83400 $abc$63045$new_ys__n2165_inv_
.sym 83403 $abc$63045$new_n3230_
.sym 83404 rvsoc.uart0.cfg[25]
.sym 83405 $abc$63045$new_ys__n2231_inv_
.sym 83407 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 83408 rvsoc.clkn
.sym 83410 rvsoc.uart0.status[20]
.sym 83411 rvsoc.uart0.status[3]
.sym 83412 rvsoc.cram.adrs[4]
.sym 83413 rvsoc.uart0.status[9]
.sym 83415 $abc$63045$new_n3230_
.sym 83417 rvsoc.uart0.status[25]
.sym 83421 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 83423 rvsoc.data_wdata[22]
.sym 83424 rvsoc.mem_vdata[0][17]
.sym 83426 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 83430 rvsoc.mem_vdata[0][23]
.sym 83433 rvsoc.uart0.div[28]
.sym 83435 rvsoc.resetn
.sym 83436 rvsoc.resetn
.sym 83437 $PACKER_VCC_NET
.sym 83438 rvsoc.data_wdata[1]
.sym 83439 $abc$63045$new_n4928_
.sym 83440 rvsoc.uart0.rxbfr[3]
.sym 83441 rvsoc.data_wdata[6]
.sym 83442 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 83443 rvsoc.mem_vdata[4][5]
.sym 83445 rvsoc.data_adrs[13]
.sym 83451 $abc$63045$new_n3238_
.sym 83453 rvsoc.uart0.status[17]
.sym 83454 $abc$63045$new_ys__n11772_
.sym 83455 rvsoc.code_adrs[30]
.sym 83456 rvsoc.data_adrs[29]
.sym 83459 rvsoc.resetn
.sym 83461 $abc$63045$new_n3234_
.sym 83462 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 83463 rvsoc.uart0.cfg[17]
.sym 83464 rvsoc.code_adrs[31]
.sym 83465 $abc$63045$new_ys__n12664_
.sym 83466 rvsoc.data_adrs[3]
.sym 83467 rvsoc.uart0.div[20]
.sym 83469 $abc$63045$new_n3214_
.sym 83471 $abc$63045$new_ys__n2165_inv_
.sym 83472 $abc$63045$new_ys__n2231_inv_
.sym 83474 rvsoc.uart0.div[17]
.sym 83475 rvsoc.uart0.status[20]
.sym 83476 rvsoc.uart0.div[27]
.sym 83477 rvsoc.uart0.div[29]
.sym 83479 $abc$63045$new_n3120_
.sym 83480 $abc$63045$new_ys__n2556_inv_
.sym 83481 rvsoc.data_adrs[2]
.sym 83482 rvsoc.data_adrs[28]
.sym 83484 $abc$63045$new_ys__n2165_inv_
.sym 83485 $abc$63045$new_ys__n11772_
.sym 83486 $abc$63045$new_ys__n2556_inv_
.sym 83487 rvsoc.resetn
.sym 83491 $abc$63045$new_n3238_
.sym 83492 rvsoc.uart0.div[29]
.sym 83493 $abc$63045$new_ys__n2165_inv_
.sym 83496 rvsoc.uart0.status[17]
.sym 83497 rvsoc.data_adrs[2]
.sym 83498 rvsoc.data_adrs[3]
.sym 83499 rvsoc.uart0.div[17]
.sym 83502 rvsoc.data_adrs[29]
.sym 83503 rvsoc.data_adrs[28]
.sym 83504 $abc$63045$new_n3120_
.sym 83505 $abc$63045$new_ys__n2556_inv_
.sym 83508 $abc$63045$new_n3214_
.sym 83509 $abc$63045$new_ys__n2231_inv_
.sym 83511 rvsoc.uart0.cfg[17]
.sym 83514 rvsoc.data_adrs[2]
.sym 83515 rvsoc.data_adrs[3]
.sym 83516 rvsoc.uart0.status[20]
.sym 83517 rvsoc.uart0.div[20]
.sym 83520 rvsoc.code_adrs[31]
.sym 83521 $abc$63045$new_ys__n12664_
.sym 83522 rvsoc.code_adrs[30]
.sym 83527 $abc$63045$new_ys__n2165_inv_
.sym 83528 $abc$63045$new_n3234_
.sym 83529 rvsoc.uart0.div[27]
.sym 83530 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 83531 rvsoc.clkn
.sym 83533 rvsoc.mem_vdata[4][19]
.sym 83534 rvsoc.cram.adrs[9]
.sym 83535 rvsoc.mem_vdata[4][18]
.sym 83536 rvsoc.cram.adrs[11]
.sym 83539 $abc$63045$new_n3198_
.sym 83540 rvsoc.mem_vdata[4][9]
.sym 83543 rvsoc.spi0.status[23]
.sym 83546 rvsoc.mem_vdata[0][18]
.sym 83547 $abc$63045$new_n3234_
.sym 83550 rvsoc.data_wdata[10]
.sym 83551 rvsoc.data_wdata[3]
.sym 83552 rvsoc.data_adrs[29]
.sym 83553 $abc$63045$new_ys__n12664_
.sym 83554 rvsoc.data_wdata[7]
.sym 83557 rvsoc.uart0.status[5]
.sym 83558 rvsoc.data_adrs[3]
.sym 83559 rvsoc.code_adrs[28]
.sym 83560 rvsoc.uart0.div[17]
.sym 83561 rvsoc.code_adrs[8]
.sym 83562 rvsoc.mem_vdata[4][17]
.sym 83563 rvsoc.uart0.div[29]
.sym 83564 rvsoc.data_adrs[3]
.sym 83565 rvsoc.data_wdata[2]
.sym 83566 rvsoc.uart0.cfg[19]
.sym 83567 rvsoc.data_adrs[2]
.sym 83568 $abc$63045$new_n3216_
.sym 83576 rvsoc.data_wdata[2]
.sym 83580 rvsoc.uart0.cfg[29]
.sym 83582 rvsoc.data_adrs[3]
.sym 83583 rvsoc.spi0.txbfr[3]
.sym 83584 $abc$63045$new_n4929_
.sym 83585 p14
.sym 83588 rvsoc.spi0.txbfr[2]
.sym 83589 $abc$63045$new_ys__n5625_
.sym 83590 rvsoc.spi0.txbfr[6]
.sym 83591 rvsoc.data_wdata[3]
.sym 83593 rvsoc.data_adrs[2]
.sym 83594 $abc$63045$new_ys__n5626_
.sym 83596 rvsoc.resetn
.sym 83599 $abc$63045$new_n4928_
.sym 83600 rvsoc.data_wdata[7]
.sym 83601 rvsoc.resetn
.sym 83603 $abc$63045$new_ys__n5631_
.sym 83604 rvsoc.spi0.txbfr[1]
.sym 83605 rvsoc.uart0.status[29]
.sym 83607 rvsoc.uart0.status[29]
.sym 83608 rvsoc.data_adrs[3]
.sym 83609 rvsoc.uart0.cfg[29]
.sym 83610 rvsoc.data_adrs[2]
.sym 83613 rvsoc.spi0.txbfr[2]
.sym 83614 $abc$63045$new_ys__n5626_
.sym 83615 $abc$63045$new_n4929_
.sym 83621 rvsoc.resetn
.sym 83625 $abc$63045$new_n4929_
.sym 83626 $abc$63045$new_ys__n5631_
.sym 83628 rvsoc.spi0.txbfr[6]
.sym 83631 rvsoc.spi0.txbfr[3]
.sym 83632 rvsoc.data_wdata[3]
.sym 83633 $abc$63045$new_n4928_
.sym 83638 $abc$63045$new_n4928_
.sym 83639 rvsoc.data_wdata[7]
.sym 83640 p14
.sym 83643 $abc$63045$new_ys__n5625_
.sym 83644 $abc$63045$new_n4929_
.sym 83646 rvsoc.spi0.txbfr[1]
.sym 83650 $abc$63045$new_n4928_
.sym 83651 rvsoc.spi0.txbfr[2]
.sym 83652 rvsoc.data_wdata[2]
.sym 83653 rvsoc.resetn
.sym 83654 rvsoc.clkn
.sym 83656 $abc$63045$new_n3218_
.sym 83658 rvsoc.mem_vdata[4][0]
.sym 83659 rvsoc.mem_vdata[4][1]
.sym 83660 rvsoc.mem_vdata[4][5]
.sym 83661 rvsoc.mem_vdata[4][6]
.sym 83662 rvsoc.mem_vdata[4][4]
.sym 83663 $abc$63045$new_n6158_
.sym 83667 rvsoc.cpu0.D_insn_typ[8]
.sym 83669 rvsoc.cpu0.E_mul_lolo[8]
.sym 83670 rvsoc.code_adrs[30]
.sym 83671 rvsoc.cram.adrs[11]
.sym 83672 rvsoc.data_wst[1]
.sym 83673 rvsoc.code_adrs[13]
.sym 83675 rvsoc.mem_vdata[4][19]
.sym 83676 rvsoc.uart0.cfg[29]
.sym 83677 rvsoc.cram.adrs[9]
.sym 83678 rvsoc.uart0.cfg[17]
.sym 83679 rvsoc.mem_vdata[4][18]
.sym 83680 rvsoc.mem_vdata[4][18]
.sym 83681 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 83682 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 83683 rvsoc.code_adrs[31]
.sym 83684 rvsoc.uart0.div[9]
.sym 83685 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 83686 rvsoc.uart0.div[17]
.sym 83687 rvsoc.resetn
.sym 83688 rvsoc.uart0.div[18]
.sym 83689 rvsoc.data_wdata[10]
.sym 83690 rvsoc.uart0.div[19]
.sym 83691 rvsoc.uart0.status[29]
.sym 83699 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$56773
.sym 83702 rvsoc.code_adrs[29]
.sym 83703 $abc$63045$new_ys__n12666_
.sym 83706 rvsoc.uart0.rxbfr[6]
.sym 83707 rvsoc.code_adrs[31]
.sym 83708 rvsoc.uart0.rxbfr[3]
.sym 83710 rvsoc.uart0.rxbfr[5]
.sym 83713 rvsoc.uart0.rxbfr[2]
.sym 83714 rvsoc.uart0.rxbfr[1]
.sym 83715 rvsoc.uart0.rxbfr[4]
.sym 83719 rvsoc.code_adrs[28]
.sym 83722 rvsoc.code_adrs[30]
.sym 83730 rvsoc.uart0.rxbfr[3]
.sym 83739 rvsoc.uart0.rxbfr[2]
.sym 83744 rvsoc.uart0.rxbfr[5]
.sym 83749 rvsoc.uart0.rxbfr[4]
.sym 83754 $abc$63045$new_ys__n12666_
.sym 83755 rvsoc.code_adrs[31]
.sym 83756 rvsoc.code_adrs[30]
.sym 83763 rvsoc.uart0.rxbfr[6]
.sym 83767 rvsoc.code_adrs[29]
.sym 83768 rvsoc.code_adrs[28]
.sym 83774 rvsoc.uart0.rxbfr[1]
.sym 83776 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$56773
.sym 83777 rvsoc.clkn
.sym 83779 rvsoc.uart0.div[9]
.sym 83780 rvsoc.uart0.div[17]
.sym 83781 rvsoc.uart0.div[18]
.sym 83782 rvsoc.uart0.div[19]
.sym 83784 $abc$63045$new_n3216_
.sym 83785 rvsoc.uart0.div[1]
.sym 83786 rvsoc.uart0.div[6]
.sym 83789 rvsoc.cpu0.D_actv_pc[18]
.sym 83790 rvsoc.data_wdata[10]
.sym 83791 rvsoc.cpu0.umul_lolo[4]
.sym 83792 rvsoc.uart0.div[0]
.sym 83793 rvsoc.uart0.div[16]
.sym 83795 rvsoc.cpu0.umul_lolo[5]
.sym 83796 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 83798 rvsoc.uart0.div[5]
.sym 83803 $abc$63045$new_ys__n2556_inv_
.sym 83804 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 83805 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 83806 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 83807 $abc$63045$new_n4929_
.sym 83808 $abc$63045$new_ys__n2231_inv_
.sym 83809 rvsoc.data_wdata[9]
.sym 83810 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 83811 rvsoc.data_adrs[11]
.sym 83812 $abc$63045$new_ys__n2556_inv_
.sym 83813 rvsoc.spi0.status[31]
.sym 83814 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 83827 rvsoc.cpu0.E_mul_lhhl[0]
.sym 83829 rvsoc.cpu0.E_mul_lhhl[5]
.sym 83833 rvsoc.cpu0.E_mul_lolo[16]
.sym 83834 rvsoc.cpu0.E_mul_lhhl[3]
.sym 83836 rvsoc.cpu0.E_mul_lhhl[6]
.sym 83837 rvsoc.cpu0.E_mul_lolo[23]
.sym 83840 rvsoc.cpu0.E_mul_lhhl[7]
.sym 83842 rvsoc.cpu0.E_mul_lhhl[1]
.sym 83843 rvsoc.cpu0.E_mul_lolo[21]
.sym 83844 rvsoc.cpu0.E_mul_lolo[17]
.sym 83845 rvsoc.cpu0.E_mul_lhhl[4]
.sym 83846 rvsoc.cpu0.E_mul_lolo[22]
.sym 83848 rvsoc.cpu0.E_mul_lolo[18]
.sym 83849 rvsoc.cpu0.E_mul_lolo[19]
.sym 83850 rvsoc.cpu0.E_mul_lolo[20]
.sym 83851 rvsoc.cpu0.E_mul_lhhl[2]
.sym 83852 $auto$alumacc.cc:474:replace_alu$3185.C[17]
.sym 83854 rvsoc.cpu0.E_mul_lhhl[0]
.sym 83855 rvsoc.cpu0.E_mul_lolo[16]
.sym 83858 $auto$alumacc.cc:474:replace_alu$3185.C[18]
.sym 83860 rvsoc.cpu0.E_mul_lhhl[1]
.sym 83861 rvsoc.cpu0.E_mul_lolo[17]
.sym 83862 $auto$alumacc.cc:474:replace_alu$3185.C[17]
.sym 83864 $auto$alumacc.cc:474:replace_alu$3185.C[19]
.sym 83866 rvsoc.cpu0.E_mul_lolo[18]
.sym 83867 rvsoc.cpu0.E_mul_lhhl[2]
.sym 83868 $auto$alumacc.cc:474:replace_alu$3185.C[18]
.sym 83870 $auto$alumacc.cc:474:replace_alu$3185.C[20]
.sym 83872 rvsoc.cpu0.E_mul_lolo[19]
.sym 83873 rvsoc.cpu0.E_mul_lhhl[3]
.sym 83874 $auto$alumacc.cc:474:replace_alu$3185.C[19]
.sym 83876 $auto$alumacc.cc:474:replace_alu$3185.C[21]
.sym 83878 rvsoc.cpu0.E_mul_lolo[20]
.sym 83879 rvsoc.cpu0.E_mul_lhhl[4]
.sym 83880 $auto$alumacc.cc:474:replace_alu$3185.C[20]
.sym 83882 $auto$alumacc.cc:474:replace_alu$3185.C[22]
.sym 83884 rvsoc.cpu0.E_mul_lhhl[5]
.sym 83885 rvsoc.cpu0.E_mul_lolo[21]
.sym 83886 $auto$alumacc.cc:474:replace_alu$3185.C[21]
.sym 83888 $auto$alumacc.cc:474:replace_alu$3185.C[23]
.sym 83890 rvsoc.cpu0.E_mul_lolo[22]
.sym 83891 rvsoc.cpu0.E_mul_lhhl[6]
.sym 83892 $auto$alumacc.cc:474:replace_alu$3185.C[22]
.sym 83894 $auto$alumacc.cc:474:replace_alu$3185.C[24]
.sym 83896 rvsoc.cpu0.E_mul_lhhl[7]
.sym 83897 rvsoc.cpu0.E_mul_lolo[23]
.sym 83898 $auto$alumacc.cc:474:replace_alu$3185.C[23]
.sym 83902 rvsoc.cpu0.E_mul_lolo[17]
.sym 83903 rvsoc.cpu0.E_mul_lolo[23]
.sym 83904 rvsoc.cpu0.E_mul_lolo[22]
.sym 83905 rvsoc.cpu0.E_mul_lolo[25]
.sym 83906 rvsoc.cpu0.E_mul_lolo[18]
.sym 83907 rvsoc.cpu0.E_mul_lolo[19]
.sym 83908 rvsoc.cpu0.E_mul_lolo[20]
.sym 83909 rvsoc.cpu0.E_mul_lolo[21]
.sym 83913 rvsoc.cpu0.E_Br_adrs[10]
.sym 83915 rvsoc.uart0.div[1]
.sym 83916 rvsoc.cpu0.umul_lolo[9]
.sym 83917 rvsoc.uart0.div[19]
.sym 83918 rvsoc.cpu0.umul_lolo[13]
.sym 83919 rvsoc.uart0.div[6]
.sym 83921 rvsoc.uart0.div[9]
.sym 83923 rvsoc.uart0.div[17]
.sym 83924 rvsoc.cpu0.E_mul_lolo[0]
.sym 83925 rvsoc.uart0.div[18]
.sym 83926 rvsoc.cpu0.umul_lolo[18]
.sym 83927 rvsoc.data_wdata[6]
.sym 83928 rvsoc.cpu0.umul_lolo[19]
.sym 83929 rvsoc.cpu0.umul_lhhl[15]
.sym 83930 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 83931 rvsoc.cpu0.umul_lhhl[9]
.sym 83932 $abc$63045$new_n4928_
.sym 83933 rvsoc.data_wdata[6]
.sym 83934 rvsoc.cpu0.umul_lhhl[14]
.sym 83936 rvsoc.uart0.div[6]
.sym 83937 rvsoc.cpu0.mul_val[23]
.sym 83938 $auto$alumacc.cc:474:replace_alu$3185.C[24]
.sym 83944 rvsoc.cpu0.E_mul_lhhl[14]
.sym 83945 rvsoc.cpu0.E_mul_lhhl[13]
.sym 83949 rvsoc.cpu0.E_mul_lhhl[15]
.sym 83953 rvsoc.cpu0.E_mul_lolo[29]
.sym 83954 rvsoc.cpu0.E_mul_lhhl[12]
.sym 83955 rvsoc.cpu0.E_mul_lhhl[9]
.sym 83956 rvsoc.cpu0.E_mul_lhhl[8]
.sym 83962 rvsoc.cpu0.E_mul_lolo[31]
.sym 83963 rvsoc.cpu0.E_mul_lolo[30]
.sym 83964 rvsoc.cpu0.E_mul_lolo[27]
.sym 83966 rvsoc.cpu0.E_mul_lolo[24]
.sym 83967 rvsoc.cpu0.E_mul_lolo[28]
.sym 83968 rvsoc.cpu0.E_mul_lolo[26]
.sym 83969 rvsoc.cpu0.E_mul_lhhl[10]
.sym 83970 rvsoc.cpu0.E_mul_lolo[25]
.sym 83972 rvsoc.cpu0.E_mul_lhhl[11]
.sym 83975 $auto$alumacc.cc:474:replace_alu$3185.C[25]
.sym 83977 rvsoc.cpu0.E_mul_lolo[24]
.sym 83978 rvsoc.cpu0.E_mul_lhhl[8]
.sym 83979 $auto$alumacc.cc:474:replace_alu$3185.C[24]
.sym 83981 $auto$alumacc.cc:474:replace_alu$3185.C[26]
.sym 83983 rvsoc.cpu0.E_mul_lolo[25]
.sym 83984 rvsoc.cpu0.E_mul_lhhl[9]
.sym 83985 $auto$alumacc.cc:474:replace_alu$3185.C[25]
.sym 83987 $auto$alumacc.cc:474:replace_alu$3185.C[27]
.sym 83989 rvsoc.cpu0.E_mul_lhhl[10]
.sym 83990 rvsoc.cpu0.E_mul_lolo[26]
.sym 83991 $auto$alumacc.cc:474:replace_alu$3185.C[26]
.sym 83993 $auto$alumacc.cc:474:replace_alu$3185.C[28]
.sym 83995 rvsoc.cpu0.E_mul_lhhl[11]
.sym 83996 rvsoc.cpu0.E_mul_lolo[27]
.sym 83997 $auto$alumacc.cc:474:replace_alu$3185.C[27]
.sym 83999 $auto$alumacc.cc:474:replace_alu$3185.C[29]
.sym 84001 rvsoc.cpu0.E_mul_lolo[28]
.sym 84002 rvsoc.cpu0.E_mul_lhhl[12]
.sym 84003 $auto$alumacc.cc:474:replace_alu$3185.C[28]
.sym 84005 $auto$alumacc.cc:474:replace_alu$3185.C[30]
.sym 84007 rvsoc.cpu0.E_mul_lhhl[13]
.sym 84008 rvsoc.cpu0.E_mul_lolo[29]
.sym 84009 $auto$alumacc.cc:474:replace_alu$3185.C[29]
.sym 84011 $auto$alumacc.cc:474:replace_alu$3185.C[31]
.sym 84013 rvsoc.cpu0.E_mul_lhhl[14]
.sym 84014 rvsoc.cpu0.E_mul_lolo[30]
.sym 84015 $auto$alumacc.cc:474:replace_alu$3185.C[30]
.sym 84019 rvsoc.cpu0.E_mul_lhhl[15]
.sym 84020 rvsoc.cpu0.E_mul_lolo[31]
.sym 84021 $auto$alumacc.cc:474:replace_alu$3185.C[31]
.sym 84025 rvsoc.cpu0.E_mul_lolo[28]
.sym 84026 rvsoc.cpu0.E_mul_lolo[26]
.sym 84027 $abc$63045$new_ys__n2231_inv_
.sym 84028 rvsoc.cpu0.E_mul_lolo[31]
.sym 84029 rvsoc.cpu0.E_mul_lolo[30]
.sym 84030 rvsoc.cpu0.E_mul_lolo[27]
.sym 84032 rvsoc.cpu0.E_mul_lolo[24]
.sym 84036 rvsoc.data_wdata[16]
.sym 84037 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 84039 rvsoc.cpu0.umul_lolo[17]
.sym 84041 rvsoc.cpu0.D_insn_typ[3]
.sym 84043 rvsoc.data_wdata[10]
.sym 84045 rvsoc.uart0.div[13]
.sym 84046 $auto$alumacc.cc:474:replace_alu$3191.AA[9]
.sym 84049 $auto$alumacc.cc:474:replace_alu$3191.AA[10]
.sym 84050 rvsoc.uart0.div[9]
.sym 84051 rvsoc.uart0.status[0]
.sym 84052 rvsoc.code_adrs[8]
.sym 84053 rvsoc.uart0.status[5]
.sym 84054 rvsoc.uart0.div[29]
.sym 84056 rvsoc.code_adrs[28]
.sym 84057 $auto$alumacc.cc:474:replace_alu$3191.AA[14]
.sym 84058 $auto$alumacc.cc:474:replace_alu$3191.AA[11]
.sym 84059 rvsoc.data_adrs[3]
.sym 84060 rvsoc.data_adrs[2]
.sym 84073 rvsoc.uart0.rx_divcnt[0]
.sym 84080 rvsoc.uart0.rx_divcnt[5]
.sym 84084 rvsoc.uart0.rx_divcnt[3]
.sym 84087 rvsoc.uart0.rx_divcnt[4]
.sym 84089 rvsoc.cpu0.umul_lhhl[15]
.sym 84091 rvsoc.cpu0.umul_lhhl[9]
.sym 84094 rvsoc.cpu0.umul_lhhl[14]
.sym 84097 rvsoc.uart0.rx_divcnt[6]
.sym 84101 rvsoc.uart0.rx_divcnt[3]
.sym 84107 rvsoc.cpu0.umul_lhhl[14]
.sym 84111 rvsoc.uart0.rx_divcnt[6]
.sym 84117 rvsoc.uart0.rx_divcnt[0]
.sym 84125 rvsoc.cpu0.umul_lhhl[9]
.sym 84129 rvsoc.uart0.rx_divcnt[5]
.sym 84138 rvsoc.cpu0.umul_lhhl[15]
.sym 84141 rvsoc.uart0.rx_divcnt[4]
.sym 84145 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 84146 rvsoc.clka
.sym 84150 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[1]
.sym 84151 rvsoc.uart0.div[24]
.sym 84152 rvsoc.uart0.div[4]
.sym 84153 $abc$63045$new_n5936_
.sym 84155 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[4]
.sym 84158 rvsoc.cpu0.D_actv_pc[31]
.sym 84159 rvsoc.data_wdata[22]
.sym 84160 $auto$alumacc.cc:474:replace_alu$3191.AA[15]
.sym 84163 $PACKER_VCC_NET
.sym 84164 $auto$alumacc.cc:474:replace_alu$3191.AA[8]
.sym 84166 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 84167 rvsoc.cpu0.umul_lolo[20]
.sym 84168 rvsoc.data_wdata[5]
.sym 84170 rvsoc.cpu0.umul_lolo[12]
.sym 84171 $abc$63045$new_ys__n2231_inv_
.sym 84172 rvsoc.cpu0.D_insn_typ[8]
.sym 84173 rvsoc.uart0.div[17]
.sym 84174 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 84175 rvsoc.uart0.div[19]
.sym 84176 rvsoc.uart0.rx_divcnt[18]
.sym 84178 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 84179 rvsoc.code_adrs[31]
.sym 84180 rvsoc.uart0.div[18]
.sym 84181 rvsoc.data_wdata[10]
.sym 84182 rvsoc.uart0.rx_divcnt[18]
.sym 84183 rvsoc.uart0.status[29]
.sym 84190 $abc$63045$new_n3368_
.sym 84193 $abc$63045$new_n3366_
.sym 84194 rvsoc.uart0.rx_divcnt[18]
.sym 84197 rvsoc.uart0.rx_divcnt[24]
.sym 84198 rvsoc.uart0.div[3]
.sym 84199 rvsoc.uart0.div[1]
.sym 84200 rvsoc.uart0.div[24]
.sym 84203 $abc$63045$new_n3367_
.sym 84205 rvsoc.uart0.rx_divcnt[4]
.sym 84206 rvsoc.uart0.div[18]
.sym 84207 rvsoc.uart0.rx_divcnt[6]
.sym 84208 rvsoc.uart0.div[6]
.sym 84209 rvsoc.uart0.div[4]
.sym 84214 rvsoc.uart0.rx_divcnt[3]
.sym 84215 rvsoc.uart0.rx_divcnt[2]
.sym 84216 rvsoc.uart0.rx_divcnt[8]
.sym 84217 rvsoc.uart0.rx_divcnt[15]
.sym 84219 rvsoc.uart0.rx_divcnt[1]
.sym 84222 $abc$63045$new_n3366_
.sym 84223 $abc$63045$new_n3368_
.sym 84225 $abc$63045$new_n3367_
.sym 84228 rvsoc.uart0.rx_divcnt[18]
.sym 84229 rvsoc.uart0.div[3]
.sym 84230 rvsoc.uart0.div[18]
.sym 84231 rvsoc.uart0.rx_divcnt[3]
.sym 84237 rvsoc.uart0.rx_divcnt[2]
.sym 84242 rvsoc.uart0.rx_divcnt[1]
.sym 84246 rvsoc.uart0.rx_divcnt[4]
.sym 84247 rvsoc.uart0.div[1]
.sym 84248 rvsoc.uart0.div[4]
.sym 84249 rvsoc.uart0.rx_divcnt[1]
.sym 84254 rvsoc.uart0.rx_divcnt[15]
.sym 84258 rvsoc.uart0.div[24]
.sym 84259 rvsoc.uart0.div[6]
.sym 84260 rvsoc.uart0.rx_divcnt[6]
.sym 84261 rvsoc.uart0.rx_divcnt[24]
.sym 84265 rvsoc.uart0.rx_divcnt[8]
.sym 84271 $abc$63045$new_n2923_
.sym 84272 $abc$63045$new_ys__n2881_
.sym 84273 rvsoc.uart0.div[29]
.sym 84274 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[9]
.sym 84275 rvsoc.uart0.div[31]
.sym 84276 rvsoc.uart0.div[25]
.sym 84277 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[19]
.sym 84278 rvsoc.uart0.div[28]
.sym 84282 $abc$63045$new_ys__n10028_inv_
.sym 84284 $auto$alumacc.cc:474:replace_alu$3191.AA[13]
.sym 84286 rvsoc.uart0.div[24]
.sym 84287 rvsoc.cpu0.D_op1[7]
.sym 84288 $auto$alumacc.cc:474:replace_alu$3191.AA[11]
.sym 84293 rvsoc.cpu0.umul_lolo[16]
.sym 84295 $abc$63045$new_n4929_
.sym 84296 rvsoc.cpu0.umul_hihi[5]
.sym 84297 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 84298 rvsoc.uart0.div[25]
.sym 84299 $abc$63045$new_ys__n2556_inv_
.sym 84300 rvsoc.cpu0.D_actv_pc[26]
.sym 84301 rvsoc.cpu0.D_op2[2]
.sym 84302 rvsoc.cpu0.D_op2[3]
.sym 84303 rvsoc.cpu0.umul_hihi[3]
.sym 84304 rvsoc.spi0.status[31]
.sym 84305 rvsoc.data_wdata[9]
.sym 84306 rvsoc.cpu0.D_insn_typ[12]
.sym 84313 rvsoc.uart0.rx_divcnt[20]
.sym 84318 rvsoc.uart0.rx_divcnt[14]
.sym 84320 $abc$63045$new_n3365_
.sym 84328 rvsoc.uart0.div[20]
.sym 84329 rvsoc.uart0.rx_divcnt[5]
.sym 84330 $abc$63045$new_n3363_
.sym 84331 rvsoc.uart0.rx_divcnt[12]
.sym 84332 rvsoc.uart0.div[5]
.sym 84333 $abc$63045$new_n3364_
.sym 84335 rvsoc.uart0.rx_divcnt[10]
.sym 84336 rvsoc.uart0.rx_divcnt[22]
.sym 84340 rvsoc.uart0.rx_divcnt[13]
.sym 84346 rvsoc.uart0.rx_divcnt[22]
.sym 84353 rvsoc.uart0.rx_divcnt[12]
.sym 84358 $abc$63045$new_n3364_
.sym 84359 rvsoc.uart0.div[5]
.sym 84360 rvsoc.uart0.rx_divcnt[5]
.sym 84364 rvsoc.uart0.rx_divcnt[14]
.sym 84369 rvsoc.uart0.div[20]
.sym 84370 rvsoc.uart0.rx_divcnt[20]
.sym 84371 $abc$63045$new_n3363_
.sym 84372 $abc$63045$new_n3365_
.sym 84375 rvsoc.uart0.rx_divcnt[10]
.sym 84382 rvsoc.uart0.rx_divcnt[20]
.sym 84387 rvsoc.uart0.rx_divcnt[13]
.sym 84394 rvsoc.cpu0.E_mcause[28]
.sym 84395 $abc$63045$new_n2925_
.sym 84396 rvsoc.cpu0.E_mcause[25]
.sym 84397 rvsoc.cpu0.E_mul_hihi[7]
.sym 84398 $abc$63045$new_n2927_
.sym 84401 rvsoc.cpu0.E_mcause[26]
.sym 84405 rvsoc.cpu0.D_op2[6]
.sym 84407 rvsoc.uart0.rx_divcnt[20]
.sym 84410 rvsoc.cpu0.D_op1[12]
.sym 84411 rvsoc.uart0.div[28]
.sym 84413 rvsoc.cpu0.D_op2[24]
.sym 84414 rvsoc.cpu0.D_op1[14]
.sym 84416 rvsoc.data_wdata[29]
.sym 84417 rvsoc.uart0.div[29]
.sym 84418 rvsoc.cpu0.umul_hihi[10]
.sym 84419 rvsoc.data_wdata[6]
.sym 84420 rvsoc.data_wdata[6]
.sym 84422 rvsoc.cpu0.D_op2[19]
.sym 84423 $abc$63045$new_n3362_
.sym 84427 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 84428 rvsoc.uart0.div[28]
.sym 84429 $abc$63045$new_n4928_
.sym 84437 rvsoc.cpu0.E_op2[4]
.sym 84442 rvsoc.uart0.rx_divcnt[19]
.sym 84443 rvsoc.uart0.div[17]
.sym 84445 rvsoc.uart0.div[19]
.sym 84456 rvsoc.cpu0.umul_hihi[5]
.sym 84458 rvsoc.uart0.rx_divcnt[16]
.sym 84463 rvsoc.cpu0.umul_hihi[3]
.sym 84464 rvsoc.cpu0.D_op2[4]
.sym 84471 rvsoc.uart0.rx_divcnt[19]
.sym 84474 rvsoc.uart0.div[19]
.sym 84482 rvsoc.cpu0.D_op2[4]
.sym 84486 rvsoc.cpu0.umul_hihi[5]
.sym 84495 rvsoc.uart0.div[17]
.sym 84500 rvsoc.uart0.rx_divcnt[16]
.sym 84506 rvsoc.cpu0.E_op2[4]
.sym 84512 rvsoc.cpu0.umul_hihi[3]
.sym 84514 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 84515 rvsoc.clka
.sym 84517 rvsoc.cpu0.E_mul_hihi[29]
.sym 84518 rvsoc.cpu0.E_mul_hihi[30]
.sym 84519 rvsoc.cpu0.E_mcause[0]
.sym 84520 rvsoc.cpu0.E_mcause[27]
.sym 84521 rvsoc.cpu0.E_mul_hihi[31]
.sym 84522 rvsoc.cpu0.E_op2[9]
.sym 84523 rvsoc.cpu0.E_mul_hihi[8]
.sym 84524 rvsoc.cpu0.E_mul_hihi[10]
.sym 84529 rvsoc.cpu0.umul_hihi[26]
.sym 84530 rvsoc.cpu0.sys_mcause[6]
.sym 84535 rvsoc.cpu0.D_op2[12]
.sym 84536 rvsoc.cpu0.D_op1[2]
.sym 84537 rvsoc.cpu0.sys_mcause[25]
.sym 84538 rvsoc.cpu0.D_op2[9]
.sym 84539 rvsoc.cpu0.F_actv_pc[11]
.sym 84540 rvsoc.cpu0.D_op1[4]
.sym 84541 rvsoc.cpu0.umul_hihi[18]
.sym 84542 rvsoc.cpu0.E_mul_hihi[31]
.sym 84543 rvsoc.cpu0.E_mul_hihi[28]
.sym 84544 rvsoc.cpu0.umul_hihi[22]
.sym 84545 rvsoc.uart0.status[5]
.sym 84546 rvsoc.cpu0.sysregs[1][13]
.sym 84547 rvsoc.data_adrs[3]
.sym 84548 rvsoc.code_adrs[28]
.sym 84549 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 84550 rvsoc.cpu0.D_op2[20]
.sym 84551 rvsoc.code_adrs[8]
.sym 84552 rvsoc.cpu0.E_mul_hihi[30]
.sym 84560 $abc$63045$new_ys__n5627_
.sym 84562 $abc$63045$new_ys__n5629_
.sym 84563 rvsoc.spi0.txbfr[4]
.sym 84565 rvsoc.data_wdata[5]
.sym 84566 rvsoc.spi0.txbfr[6]
.sym 84567 $abc$63045$new_n4929_
.sym 84569 rvsoc.resetn
.sym 84572 rvsoc.spi0.txbfr[5]
.sym 84573 $abc$63045$new_ys__n5628_
.sym 84579 rvsoc.data_wdata[6]
.sym 84580 rvsoc.data_wdata[4]
.sym 84584 rvsoc.spi0.txbfr[3]
.sym 84587 rvsoc.cpu0.E_op2[9]
.sym 84588 rvsoc.uart0.div[28]
.sym 84589 $abc$63045$new_n4928_
.sym 84591 $abc$63045$new_n4929_
.sym 84592 rvsoc.spi0.txbfr[5]
.sym 84593 $abc$63045$new_ys__n5629_
.sym 84598 rvsoc.cpu0.E_op2[9]
.sym 84603 $abc$63045$new_n4928_
.sym 84605 rvsoc.data_wdata[4]
.sym 84606 rvsoc.spi0.txbfr[4]
.sym 84611 rvsoc.uart0.div[28]
.sym 84615 $abc$63045$new_n4928_
.sym 84616 rvsoc.spi0.txbfr[6]
.sym 84618 rvsoc.data_wdata[6]
.sym 84622 $abc$63045$new_ys__n5627_
.sym 84623 rvsoc.spi0.txbfr[3]
.sym 84624 $abc$63045$new_n4929_
.sym 84627 $abc$63045$new_ys__n5628_
.sym 84629 $abc$63045$new_n4929_
.sym 84630 rvsoc.spi0.txbfr[4]
.sym 84633 rvsoc.spi0.txbfr[5]
.sym 84635 rvsoc.data_wdata[5]
.sym 84636 $abc$63045$new_n4928_
.sym 84637 rvsoc.resetn
.sym 84638 rvsoc.clkn
.sym 84640 rvsoc.cpu0.E_next_pc[26]
.sym 84641 rvsoc.cpu0.E_mul_hihi[24]
.sym 84642 rvsoc.cpu0.E_mul_hihi[22]
.sym 84643 rvsoc.cpu0.E_mul_hihi[23]
.sym 84644 rvsoc.cpu0.E_next_pc[15]
.sym 84645 rvsoc.cpu0.E_actv_pc[15]
.sym 84646 $abc$63045$new_ys__n10017_inv_
.sym 84647 rvsoc.cpu0.E_mul_hihi[28]
.sym 84650 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[13]
.sym 84651 rvsoc.uart0.rx_divcnt[16]
.sym 84653 rvsoc.cpu0.D_op1[3]
.sym 84655 rvsoc.cpu0.umul_hihi[15]
.sym 84656 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 84658 rvsoc.cpu0.D_op1[6]
.sym 84660 rvsoc.cpu0.D_actv_pc[20]
.sym 84661 rvsoc.cpu0.umul_hihi[13]
.sym 84665 rvsoc.cpu0.E_actv_pc[26]
.sym 84666 rvsoc.cpu0.D_op2[19]
.sym 84667 rvsoc.uart0.status[29]
.sym 84668 rvsoc.data_wdata[10]
.sym 84669 rvsoc.cpu0.D_next_pc[26]
.sym 84670 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 84671 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 84672 rvsoc.cpu0.D_insn_typ[8]
.sym 84673 rvsoc.cpu0.D_funct3[1]
.sym 84675 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 84681 rvsoc.cpu0.E_actv_pc[26]
.sym 84683 rvsoc.cpu0.umul_hihi[17]
.sym 84687 rvsoc.cpu0.umul_hihi[19]
.sym 84692 rvsoc.cpu0.D_op2[19]
.sym 84695 $abc$63045$new_n3816_
.sym 84697 rvsoc.cpu0.E_next_pc[26]
.sym 84700 $abc$63045$new_ys__n1978_inv_
.sym 84701 rvsoc.cpu0.umul_hihi[18]
.sym 84705 rvsoc.cpu0.D_op2[22]
.sym 84706 rvsoc.cpu0.sysregs[1][13]
.sym 84709 $abc$63045$new_ys__n2556_inv_
.sym 84710 rvsoc.cpu0.D_op2[20]
.sym 84714 rvsoc.cpu0.E_actv_pc[26]
.sym 84715 $abc$63045$new_ys__n2556_inv_
.sym 84716 rvsoc.cpu0.E_next_pc[26]
.sym 84723 rvsoc.cpu0.umul_hihi[18]
.sym 84728 rvsoc.cpu0.umul_hihi[17]
.sym 84733 rvsoc.cpu0.D_op2[19]
.sym 84738 rvsoc.cpu0.umul_hihi[19]
.sym 84744 rvsoc.cpu0.D_op2[22]
.sym 84751 $abc$63045$new_ys__n1978_inv_
.sym 84752 rvsoc.cpu0.sysregs[1][13]
.sym 84753 $abc$63045$new_n3816_
.sym 84759 rvsoc.cpu0.D_op2[20]
.sym 84760 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 84761 rvsoc.clka
.sym 84763 $abc$63045$new_n3820_
.sym 84764 rvsoc.cpu0.sys_mcause[10]
.sym 84765 rvsoc.cpu0.sys_mcause[24]
.sym 84766 $abc$63045$new_ys__n1602_inv_
.sym 84767 rvsoc.cpu0.sys_mcause[4]
.sym 84768 rvsoc.cpu0.sys_mcause[23]
.sym 84769 $abc$63045$new_n4659_
.sym 84770 $abc$63045$new_ys__n1597_
.sym 84774 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[28]
.sym 84778 rvsoc.cpu0.E_mul_hihi[23]
.sym 84779 rvsoc.cpu0.E_mul_hihi[18]
.sym 84782 rvsoc.cpu0.umul_hihi[23]
.sym 84783 rvsoc.cpu0.umul_hihi[28]
.sym 84784 rvsoc.cpu0.umul_hihi[21]
.sym 84786 rvsoc.uart0.div[5]
.sym 84787 rvsoc.cpu0.D_insn_typ[12]
.sym 84788 rvsoc.cpu0.sys_mcause[4]
.sym 84789 rvsoc.code_adrs[8]
.sym 84790 rvsoc.cpu0.sys_mcause[23]
.sym 84791 $abc$63045$new_n4179_
.sym 84792 rvsoc.cpu0.D_insn[14]
.sym 84793 rvsoc.cpu0.D_actv_pc[26]
.sym 84794 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 84795 $abc$63045$new_ys__n2556_inv_
.sym 84796 rvsoc.spi0.status[31]
.sym 84798 rvsoc.cpu0.D_actv_pc[13]
.sym 84804 rvsoc.cpu0.E_Br_adrs[8]
.sym 84808 $PACKER_GND_NET
.sym 84809 $abc$63045$new_n4179_
.sym 84814 rvsoc.cpu0.E_take_Br
.sym 84816 rvsoc.cpu0.D_insn[15]
.sym 84819 rvsoc.cpu0.sys_mcause[15]
.sym 84820 rvsoc.cpu0.F_next_pc[10]
.sym 84824 rvsoc.cpu0.D_insn_typ[7]
.sym 84828 rvsoc.cpu0.E_Br_adrs[10]
.sym 84829 rvsoc.cpu0.F_next_pc[8]
.sym 84831 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 84837 rvsoc.cpu0.D_insn_typ[7]
.sym 84838 rvsoc.cpu0.D_insn[15]
.sym 84839 rvsoc.cpu0.sys_mcause[15]
.sym 84840 $abc$63045$new_n4179_
.sym 84846 $PACKER_GND_NET
.sym 84851 $PACKER_GND_NET
.sym 84856 $PACKER_GND_NET
.sym 84863 $PACKER_GND_NET
.sym 84867 rvsoc.cpu0.E_take_Br
.sym 84868 rvsoc.cpu0.E_Br_adrs[8]
.sym 84870 rvsoc.cpu0.F_next_pc[8]
.sym 84874 rvsoc.cpu0.E_take_Br
.sym 84875 rvsoc.cpu0.F_next_pc[10]
.sym 84876 rvsoc.cpu0.E_Br_adrs[10]
.sym 84880 $PACKER_GND_NET
.sym 84883 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 84884 rvsoc.clkn
.sym 84886 $abc$63045$new_n4597_
.sym 84887 $abc$63045$new_ys__n1617_inv_
.sym 84888 rvsoc.cpu0.D_next_pc[26]
.sym 84889 rvsoc.cpu0.D_next_pc[12]
.sym 84890 $abc$63045$new_ys__n1647_inv_
.sym 84891 rvsoc.cpu0.D_next_pc[10]
.sym 84892 $abc$63045$new_ys__n1677_inv_
.sym 84893 $abc$63045$new_n4554_
.sym 84898 $abc$63045$new_ys__n1872_inv_
.sym 84899 rvsoc.cpu0.D_insn[19]
.sym 84900 rvsoc.cpu0.D_op2[23]
.sym 84901 rvsoc.cpu0.umul_hihi[19]
.sym 84902 rvsoc.cpu0.umul_hihi[17]
.sym 84903 rvsoc.cpu0.D_op2[14]
.sym 84906 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 84907 rvsoc.cpu0.D_op1[15]
.sym 84908 rvsoc.cpu0.D_op2[4]
.sym 84909 rvsoc.cpu0.sys_mcause[13]
.sym 84910 rvsoc.cpu0.D_insn[24]
.sym 84911 rvsoc.data_wdata[6]
.sym 84912 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[17]
.sym 84913 rvsoc.cpu0.D_next_pc[10]
.sym 84914 rvsoc.cpu0.D_insn[25]
.sym 84915 rvsoc.cpu0.D_actv_pc[25]
.sym 84916 rvsoc.cpu0.F_next_pc[12]
.sym 84917 $abc$63045$new_n4554_
.sym 84918 $abc$63045$new_n4747_
.sym 84920 rvsoc.cpu0.D_insn[17]
.sym 84921 rvsoc.cpu0.D_insn[16]
.sym 84928 rvsoc.cpu0.D_actv_pc[15]
.sym 84929 rvsoc.cpu0.D_insn[18]
.sym 84931 rvsoc.cpu0.D_actv_pc[12]
.sym 84937 rvsoc.cpu0.D_insn[12]
.sym 84943 rvsoc.cpu0.D_insn[19]
.sym 84944 rvsoc.cpu0.D_insn[13]
.sym 84945 rvsoc.cpu0.D_insn[16]
.sym 84946 rvsoc.cpu0.D_insn[17]
.sym 84948 rvsoc.cpu0.D_actv_pc[18]
.sym 84949 rvsoc.cpu0.D_insn[15]
.sym 84951 rvsoc.cpu0.D_actv_pc[14]
.sym 84952 rvsoc.cpu0.D_insn[14]
.sym 84953 rvsoc.cpu0.D_actv_pc[19]
.sym 84955 rvsoc.cpu0.D_actv_pc[16]
.sym 84956 rvsoc.cpu0.D_actv_pc[17]
.sym 84958 rvsoc.cpu0.D_actv_pc[13]
.sym 84959 $auto$alumacc.cc:474:replace_alu$3209.C[13]
.sym 84961 rvsoc.cpu0.D_insn[12]
.sym 84962 rvsoc.cpu0.D_actv_pc[12]
.sym 84965 $auto$alumacc.cc:474:replace_alu$3209.C[14]
.sym 84967 rvsoc.cpu0.D_actv_pc[13]
.sym 84968 rvsoc.cpu0.D_insn[13]
.sym 84969 $auto$alumacc.cc:474:replace_alu$3209.C[13]
.sym 84971 $auto$alumacc.cc:474:replace_alu$3209.C[15]
.sym 84973 rvsoc.cpu0.D_actv_pc[14]
.sym 84974 rvsoc.cpu0.D_insn[14]
.sym 84975 $auto$alumacc.cc:474:replace_alu$3209.C[14]
.sym 84977 $auto$alumacc.cc:474:replace_alu$3209.C[16]
.sym 84979 rvsoc.cpu0.D_insn[15]
.sym 84980 rvsoc.cpu0.D_actv_pc[15]
.sym 84981 $auto$alumacc.cc:474:replace_alu$3209.C[15]
.sym 84983 $auto$alumacc.cc:474:replace_alu$3209.C[17]
.sym 84985 rvsoc.cpu0.D_actv_pc[16]
.sym 84986 rvsoc.cpu0.D_insn[16]
.sym 84987 $auto$alumacc.cc:474:replace_alu$3209.C[16]
.sym 84989 $auto$alumacc.cc:474:replace_alu$3209.C[18]
.sym 84991 rvsoc.cpu0.D_actv_pc[17]
.sym 84992 rvsoc.cpu0.D_insn[17]
.sym 84993 $auto$alumacc.cc:474:replace_alu$3209.C[17]
.sym 84995 $auto$alumacc.cc:474:replace_alu$3209.C[19]
.sym 84997 rvsoc.cpu0.D_actv_pc[18]
.sym 84998 rvsoc.cpu0.D_insn[18]
.sym 84999 $auto$alumacc.cc:474:replace_alu$3209.C[18]
.sym 85001 $auto$alumacc.cc:474:replace_alu$3209.C[20]
.sym 85003 rvsoc.cpu0.D_insn[19]
.sym 85004 rvsoc.cpu0.D_actv_pc[19]
.sym 85005 $auto$alumacc.cc:474:replace_alu$3209.C[19]
.sym 85009 $abc$63045$new_ys__n1587_inv_
.sym 85010 $abc$63045$new_ys__n1572_inv_
.sym 85011 $abc$63045$new_n4747_
.sym 85012 $abc$63045$new_n4749_
.sym 85013 $abc$63045$new_n4818_
.sym 85014 $abc$63045$new_n4817_
.sym 85015 rvsoc.cpu0.F_actv_pc[28]
.sym 85016 $abc$63045$new_ys__n1537_
.sym 85019 $abc$63045$new_ys__n11122_inv_
.sym 85024 rvsoc.cpu0.D_op2[11]
.sym 85025 rvsoc.cpu0.D_op1[8]
.sym 85026 rvsoc.cpu0.sys_mcause[16]
.sym 85027 rvsoc.cpu0.D_actv_pc[12]
.sym 85029 rvsoc.cpu0.F_next_pc[27]
.sym 85030 rvsoc.cpu0.D_op1[17]
.sym 85031 rvsoc.cpu0.D_op1[28]
.sym 85033 rvsoc.cpu0.D_insn[20]
.sym 85034 rvsoc.cpu0.D_insn_typ[14]
.sym 85035 rvsoc.data_adrs[3]
.sym 85036 rvsoc.cpu0.D_actv_pc[29]
.sym 85037 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 85038 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 85039 $abc$63045$new_ys__n1872_inv_
.sym 85040 rvsoc.cpu0.D_insn[21]
.sym 85041 rvsoc.code_adrs[28]
.sym 85042 rvsoc.cpu0.D_actv_pc[17]
.sym 85043 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[13]
.sym 85044 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[31]
.sym 85045 $auto$alumacc.cc:474:replace_alu$3209.C[20]
.sym 85050 rvsoc.cpu0.D_actv_pc[27]
.sym 85051 rvsoc.cpu0.D_insn[20]
.sym 85052 rvsoc.cpu0.D_actv_pc[21]
.sym 85055 rvsoc.cpu0.D_insn[26]
.sym 85056 rvsoc.cpu0.D_actv_pc[20]
.sym 85058 rvsoc.cpu0.D_insn[27]
.sym 85064 rvsoc.cpu0.D_insn[21]
.sym 85065 rvsoc.cpu0.D_actv_pc[26]
.sym 85069 rvsoc.cpu0.D_actv_pc[24]
.sym 85070 rvsoc.cpu0.D_insn[24]
.sym 85071 rvsoc.cpu0.D_insn[23]
.sym 85072 rvsoc.cpu0.D_actv_pc[23]
.sym 85073 rvsoc.cpu0.D_insn[22]
.sym 85074 rvsoc.cpu0.D_insn[25]
.sym 85075 rvsoc.cpu0.D_actv_pc[25]
.sym 85079 rvsoc.cpu0.D_actv_pc[22]
.sym 85082 $auto$alumacc.cc:474:replace_alu$3209.C[21]
.sym 85084 rvsoc.cpu0.D_insn[20]
.sym 85085 rvsoc.cpu0.D_actv_pc[20]
.sym 85086 $auto$alumacc.cc:474:replace_alu$3209.C[20]
.sym 85088 $auto$alumacc.cc:474:replace_alu$3209.C[22]
.sym 85090 rvsoc.cpu0.D_actv_pc[21]
.sym 85091 rvsoc.cpu0.D_insn[21]
.sym 85092 $auto$alumacc.cc:474:replace_alu$3209.C[21]
.sym 85094 $auto$alumacc.cc:474:replace_alu$3209.C[23]
.sym 85096 rvsoc.cpu0.D_insn[22]
.sym 85097 rvsoc.cpu0.D_actv_pc[22]
.sym 85098 $auto$alumacc.cc:474:replace_alu$3209.C[22]
.sym 85100 $auto$alumacc.cc:474:replace_alu$3209.C[24]
.sym 85102 rvsoc.cpu0.D_actv_pc[23]
.sym 85103 rvsoc.cpu0.D_insn[23]
.sym 85104 $auto$alumacc.cc:474:replace_alu$3209.C[23]
.sym 85106 $auto$alumacc.cc:474:replace_alu$3209.C[25]
.sym 85108 rvsoc.cpu0.D_actv_pc[24]
.sym 85109 rvsoc.cpu0.D_insn[24]
.sym 85110 $auto$alumacc.cc:474:replace_alu$3209.C[24]
.sym 85112 $auto$alumacc.cc:474:replace_alu$3209.C[26]
.sym 85114 rvsoc.cpu0.D_actv_pc[25]
.sym 85115 rvsoc.cpu0.D_insn[25]
.sym 85116 $auto$alumacc.cc:474:replace_alu$3209.C[25]
.sym 85118 $auto$alumacc.cc:474:replace_alu$3209.C[27]
.sym 85120 rvsoc.cpu0.D_insn[26]
.sym 85121 rvsoc.cpu0.D_actv_pc[26]
.sym 85122 $auto$alumacc.cc:474:replace_alu$3209.C[26]
.sym 85124 $auto$alumacc.cc:474:replace_alu$3209.C[28]
.sym 85126 rvsoc.cpu0.D_actv_pc[27]
.sym 85127 rvsoc.cpu0.D_insn[27]
.sym 85128 $auto$alumacc.cc:474:replace_alu$3209.C[27]
.sym 85132 rvsoc.mem_vdata[5][12]
.sym 85133 $abc$63045$new_ys__n1452_inv_
.sym 85134 $abc$63045$new_n4706_
.sym 85135 $abc$63045$new_n3895_
.sym 85136 $abc$63045$new_n4861_
.sym 85137 $abc$63045$new_n4624_
.sym 85138 $abc$63045$new_n4882_
.sym 85139 $abc$63045$new_ys__n1482_inv_
.sym 85144 rvsoc.cpu0.D_op1[0]
.sym 85145 rvsoc.cpu0.sys_mcause[26]
.sym 85147 rvsoc.cpu0.D_op2[26]
.sym 85152 rvsoc.cpu0.D_insn_typ[3]
.sym 85153 rvsoc.cpu0.D_op1[23]
.sym 85154 rvsoc.cpu0.D_actv_pc[27]
.sym 85155 rvsoc.cpu0.D_op2[25]
.sym 85156 $abc$63045$new_ys__n11122_inv_
.sym 85157 $abc$63045$new_n4597_
.sym 85158 $abc$63045$new_n3349_
.sym 85159 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 85160 rvsoc.cpu0.D_actv_pc[14]
.sym 85161 rvsoc.cpu0.D_insn[27]
.sym 85162 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 85163 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 85164 rvsoc.data_wdata[10]
.sym 85165 rvsoc.cpu0.D_funct3[1]
.sym 85166 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 85167 $abc$63045$new_ys__n11122_inv_
.sym 85168 $auto$alumacc.cc:474:replace_alu$3209.C[28]
.sym 85173 rvsoc.cpu0.D_actv_pc[28]
.sym 85176 $abc$63045$new_ys__n1976_
.sym 85178 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[25]
.sym 85180 rvsoc.cpu0.D_insn[19]
.sym 85181 rvsoc.cpu0.D_insn[30]
.sym 85182 rvsoc.cpu0.D_insn_typ[7]
.sym 85185 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[24]
.sym 85186 rvsoc.cpu0.D_insn[25]
.sym 85188 rvsoc.cpu0.D_actv_pc[30]
.sym 85190 rvsoc.cpu0.D_op1[4]
.sym 85191 rvsoc.cpu0.D_insn[29]
.sym 85193 rvsoc.cpu0.D_insn[24]
.sym 85194 rvsoc.cpu0.D_insn_typ[14]
.sym 85195 rvsoc.cpu0.D_actv_pc[31]
.sym 85196 rvsoc.cpu0.D_actv_pc[29]
.sym 85197 rvsoc.cpu0.D_insn[31]
.sym 85198 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 85199 rvsoc.cpu0.D_insn[28]
.sym 85200 $abc$63045$new_n3895_
.sym 85201 rvsoc.cpu0.D_insn_typ[3]
.sym 85204 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[13]
.sym 85205 $auto$alumacc.cc:474:replace_alu$3209.C[29]
.sym 85207 rvsoc.cpu0.D_insn[28]
.sym 85208 rvsoc.cpu0.D_actv_pc[28]
.sym 85209 $auto$alumacc.cc:474:replace_alu$3209.C[28]
.sym 85211 $auto$alumacc.cc:474:replace_alu$3209.C[30]
.sym 85213 rvsoc.cpu0.D_insn[29]
.sym 85214 rvsoc.cpu0.D_actv_pc[29]
.sym 85215 $auto$alumacc.cc:474:replace_alu$3209.C[29]
.sym 85217 $auto$alumacc.cc:474:replace_alu$3209.C[31]
.sym 85219 rvsoc.cpu0.D_insn[30]
.sym 85220 rvsoc.cpu0.D_actv_pc[30]
.sym 85221 $auto$alumacc.cc:474:replace_alu$3209.C[30]
.sym 85224 rvsoc.cpu0.D_insn[31]
.sym 85225 rvsoc.cpu0.D_actv_pc[31]
.sym 85227 $auto$alumacc.cc:474:replace_alu$3209.C[31]
.sym 85230 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[13]
.sym 85231 $abc$63045$new_ys__n1976_
.sym 85232 $abc$63045$new_n3895_
.sym 85233 rvsoc.cpu0.D_insn_typ[14]
.sym 85236 rvsoc.cpu0.D_insn_typ[3]
.sym 85237 rvsoc.cpu0.D_insn[24]
.sym 85238 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[24]
.sym 85239 rvsoc.cpu0.D_insn_typ[7]
.sym 85243 rvsoc.cpu0.D_insn[19]
.sym 85244 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 85245 rvsoc.cpu0.D_op1[4]
.sym 85248 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[25]
.sym 85249 rvsoc.cpu0.D_insn_typ[7]
.sym 85250 rvsoc.cpu0.D_insn_typ[3]
.sym 85251 rvsoc.cpu0.D_insn[25]
.sym 85252 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 85253 rvsoc.clka
.sym 85255 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 85256 rvsoc.cpu0.E_next_pc[14]
.sym 85257 $abc$63045$new_n3522_
.sym 85258 $abc$63045$new_n4317_
.sym 85259 $abc$63045$new_n4905_
.sym 85260 $abc$63045$new_n4810_
.sym 85261 rvsoc.cpu0.E_next_pc[18]
.sym 85262 rvsoc.cpu0.E_actv_pc[14]
.sym 85266 rvsoc.data_wdata[10]
.sym 85267 rvsoc.cpu0.D_actv_pc[28]
.sym 85268 rvsoc.cpu0.D_insn_typ[7]
.sym 85269 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 85271 rvsoc.cpu0.sys_mcause[28]
.sym 85272 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 85274 rvsoc.cpu0.D_op1[13]
.sym 85275 rvsoc.cpu0.D_op1[18]
.sym 85276 rvsoc.cpu0.D_actv_pc[30]
.sym 85279 rvsoc.cpu0.D_insn_typ[12]
.sym 85280 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[30]
.sym 85281 $abc$63045$new_n4727_
.sym 85282 rvsoc.cpu0.sys_mcause[29]
.sym 85283 $abc$63045$new_n4179_
.sym 85284 rvsoc.cpu0.E_next_pc[18]
.sym 85285 rvsoc.cpu0.D_insn[28]
.sym 85286 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 85287 $abc$63045$new_n4882_
.sym 85288 rvsoc.cpu0.sys_mcause[4]
.sym 85289 $abc$63045$new_ys__n2556_inv_
.sym 85290 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[13]
.sym 85296 $abc$63045$new_ys__n1502_
.sym 85297 $abc$63045$new_n4793_
.sym 85298 rvsoc.cpu0.D_insn_typ[8]
.sym 85299 rvsoc.cpu0.D_insn_typ[3]
.sym 85300 rvsoc.cpu0.D_insn_typ[12]
.sym 85301 $abc$63045$new_n4179_
.sym 85302 rvsoc.cpu0.D_insn[13]
.sym 85303 rvsoc.cpu0.D_insn_typ[13]
.sym 85304 $abc$63045$new_ys__n1505_
.sym 85305 $abc$63045$new_ys__n1955_
.sym 85306 rvsoc.cpu0.D_actv_pc[25]
.sym 85307 $abc$63045$new_n3816_
.sym 85308 $abc$63045$new_ys__n1957_inv_
.sym 85309 $abc$63045$new_n4789_
.sym 85310 $abc$63045$new_ys__n1507_
.sym 85311 $abc$63045$new_ys__n1512_inv_
.sym 85312 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[10]
.sym 85313 rvsoc.cpu0.D_next_pc[25]
.sym 85314 $abc$63045$new_ys__n11122_inv_
.sym 85315 rvsoc.cpu0.D_insn[21]
.sym 85316 rvsoc.cpu0.sysregs[1][10]
.sym 85317 rvsoc.cpu0.D_insn_typ[14]
.sym 85318 rvsoc.cpu0.sys_mcause[25]
.sym 85319 rvsoc.cpu0.sysregs[1][13]
.sym 85321 rvsoc.cpu0.D_op1[10]
.sym 85322 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[10]
.sym 85323 $abc$63045$new_ys__n1880_inv_
.sym 85324 rvsoc.cpu0.D_insn_typ[7]
.sym 85325 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[13]
.sym 85326 $abc$63045$new_n3883_
.sym 85327 rvsoc.cpu0.sysregs[3][13]
.sym 85329 $abc$63045$new_n3816_
.sym 85330 $abc$63045$new_ys__n1957_inv_
.sym 85331 rvsoc.cpu0.sysregs[1][10]
.sym 85335 $abc$63045$new_ys__n1505_
.sym 85336 $abc$63045$new_ys__n1512_inv_
.sym 85337 $abc$63045$new_n4179_
.sym 85338 rvsoc.cpu0.sys_mcause[25]
.sym 85341 $abc$63045$new_n4789_
.sym 85342 $abc$63045$new_ys__n1507_
.sym 85343 $abc$63045$new_ys__n1880_inv_
.sym 85344 rvsoc.cpu0.D_actv_pc[25]
.sym 85347 rvsoc.cpu0.sysregs[1][13]
.sym 85348 rvsoc.cpu0.D_insn_typ[8]
.sym 85349 rvsoc.cpu0.D_insn[21]
.sym 85350 rvsoc.cpu0.sysregs[3][13]
.sym 85353 $abc$63045$new_ys__n1955_
.sym 85354 rvsoc.cpu0.D_insn_typ[14]
.sym 85355 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[10]
.sym 85356 $abc$63045$new_n3883_
.sym 85359 rvsoc.cpu0.D_next_pc[25]
.sym 85360 $abc$63045$new_ys__n1502_
.sym 85361 $abc$63045$new_n4793_
.sym 85362 $abc$63045$new_ys__n11122_inv_
.sym 85365 rvsoc.cpu0.D_insn_typ[12]
.sym 85366 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[10]
.sym 85367 rvsoc.cpu0.D_op1[10]
.sym 85368 rvsoc.cpu0.D_insn_typ[13]
.sym 85371 rvsoc.cpu0.D_insn_typ[7]
.sym 85372 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[13]
.sym 85373 rvsoc.cpu0.D_insn_typ[3]
.sym 85374 rvsoc.cpu0.D_insn[13]
.sym 85375 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 85376 rvsoc.clka
.sym 85378 rvsoc.cpu0.E_actv_pc[18]
.sym 85379 $abc$63045$new_ys__n1887_inv_
.sym 85380 $abc$63045$new_n3842_
.sym 85381 rvsoc.cpu0.E_next_pc[9]
.sym 85382 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[0]
.sym 85383 $abc$63045$new_ys__n1885_
.sym 85384 rvsoc.cpu0.E_Br_adrs[0]
.sym 85385 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[0]
.sym 85387 rvsoc.cpu0.D_next_pc[18]
.sym 85390 $abc$63045$new_ys__n1502_
.sym 85391 rvsoc.cpu0.D_op2[4]
.sym 85392 rvsoc.cpu0.D_op1[12]
.sym 85394 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 85397 rvsoc.cpu0.sys_mcause[13]
.sym 85398 rvsoc.cpu0.D_op1[16]
.sym 85399 rvsoc.cpu0.D_op1[11]
.sym 85402 rvsoc.cpu0.sysregs[1][10]
.sym 85403 $abc$63045$new_n4747_
.sym 85404 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[17]
.sym 85405 rvsoc.cpu0.D_actv_pc[18]
.sym 85406 rvsoc.cpu0.sysregs[1][0]
.sym 85407 rvsoc.cpu0.D_insn[30]
.sym 85408 $abc$63045$new_n4810_
.sym 85409 rvsoc.cpu0.D_actv_pc[0]
.sym 85410 rvsoc.cpu0.D_next_pc[20]
.sym 85411 rvsoc.cpu0.E_actv_pc[18]
.sym 85413 rvsoc.cpu0.D_next_pc[10]
.sym 85420 rvsoc.cpu0.sysregs[1][10]
.sym 85421 rvsoc.cpu0.sysregs[3][10]
.sym 85422 $abc$63045$new_ys__n1880_inv_
.sym 85425 $abc$63045$new_n4724_
.sym 85426 $abc$63045$new_ys__n1692_inv_
.sym 85427 $abc$63045$new_n4597_
.sym 85428 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[22]
.sym 85430 rvsoc.cpu0.D_actv_pc[22]
.sym 85433 rvsoc.cpu0.D_insn_typ[3]
.sym 85434 rvsoc.cpu0.D_insn[21]
.sym 85435 $abc$63045$new_ys__n1550_
.sym 85436 $abc$63045$new_ys__n11122_inv_
.sym 85437 rvsoc.cpu0.D_next_pc[16]
.sym 85438 rvsoc.cpu0.D_insn_typ[8]
.sym 85439 rvsoc.cpu0.D_next_pc[22]
.sym 85441 rvsoc.cpu0.sys_mcause[13]
.sym 85443 $abc$63045$new_n4179_
.sym 85444 $abc$63045$new_ys__n1685_
.sym 85445 rvsoc.cpu0.D_actv_pc[31]
.sym 85450 $abc$63045$new_n4725_
.sym 85452 rvsoc.cpu0.D_next_pc[16]
.sym 85458 rvsoc.cpu0.D_insn_typ[8]
.sym 85459 rvsoc.cpu0.sysregs[3][10]
.sym 85460 rvsoc.cpu0.sysregs[1][10]
.sym 85461 rvsoc.cpu0.D_insn[21]
.sym 85467 rvsoc.cpu0.D_actv_pc[31]
.sym 85470 $abc$63045$new_ys__n1880_inv_
.sym 85471 rvsoc.cpu0.D_actv_pc[22]
.sym 85473 $abc$63045$new_n4724_
.sym 85476 $abc$63045$new_ys__n1685_
.sym 85477 $abc$63045$new_n4179_
.sym 85478 rvsoc.cpu0.sys_mcause[13]
.sym 85479 $abc$63045$new_ys__n1692_inv_
.sym 85482 $abc$63045$new_ys__n11122_inv_
.sym 85484 $abc$63045$new_n4597_
.sym 85485 rvsoc.cpu0.D_next_pc[16]
.sym 85488 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[22]
.sym 85490 $abc$63045$new_n4725_
.sym 85491 rvsoc.cpu0.D_insn_typ[3]
.sym 85495 rvsoc.cpu0.D_next_pc[22]
.sym 85496 $abc$63045$new_ys__n11122_inv_
.sym 85497 $abc$63045$new_ys__n1550_
.sym 85498 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 85499 rvsoc.clka
.sym 85501 rvsoc.cpu0.E_next_pc[29]
.sym 85502 $abc$63045$new_n4616_
.sym 85503 $abc$63045$new_n6073_
.sym 85504 $abc$63045$new_n6154_
.sym 85505 rvsoc.cpu0.E_actv_pc[20]
.sym 85506 rvsoc.cpu0.E_actv_pc[29]
.sym 85507 $abc$63045$new_n4880_
.sym 85508 $abc$63045$new_n4617_
.sym 85512 rvsoc.data_wdata[16]
.sym 85513 rvsoc.cpu0.E_next_pc[16]
.sym 85514 rvsoc.cpu0.D_next_pc[4]
.sym 85515 rvsoc.cpu0.sysregs[3][10]
.sym 85518 $abc$63045$new_n3816_
.sym 85519 rvsoc.cpu0.D_op1[22]
.sym 85521 rvsoc.cpu0.sysregs[3][0]
.sym 85522 rvsoc.cpu0.D_op1[26]
.sym 85523 rvsoc.cpu0.D_insn_typ[13]
.sym 85524 rvsoc.cpu0.D_op1[27]
.sym 85525 rvsoc.cpu0.D_next_pc[22]
.sym 85526 $abc$63045$new_n4618_
.sym 85527 rvsoc.cpu0.E_next_pc[9]
.sym 85528 rvsoc.cpu0.D_next_pc[28]
.sym 85529 rvsoc.cpu0.D_next_pc[29]
.sym 85530 rvsoc.cpu0.D_next_pc[1]
.sym 85531 $abc$63045$new_ys__n6314_
.sym 85532 rvsoc.data_adrs[3]
.sym 85533 $abc$63045$new_ys__n1872_inv_
.sym 85534 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 85544 rvsoc.cpu0.D_actv_pc[3]
.sym 85545 $abc$63045$new_n4723_
.sym 85547 rvsoc.cpu0.E_next_pc[1]
.sym 85548 rvsoc.cpu0.E_actv_pc[1]
.sym 85549 $abc$63045$new_ys__n1547_
.sym 85551 rvsoc.cpu0.D_next_pc[22]
.sym 85552 rvsoc.cpu0.D_next_pc[7]
.sym 85553 $abc$63045$new_n4727_
.sym 85554 rvsoc.cpu0.D_next_pc[1]
.sym 85556 rvsoc.cpu0.D_actv_pc[22]
.sym 85557 $abc$63045$new_ys__n2556_inv_
.sym 85560 $abc$63045$new_ys__n1553_
.sym 85565 rvsoc.cpu0.D_actv_pc[1]
.sym 85575 $abc$63045$new_n4727_
.sym 85576 $abc$63045$new_n4723_
.sym 85577 $abc$63045$new_ys__n1553_
.sym 85578 $abc$63045$new_ys__n1547_
.sym 85581 rvsoc.cpu0.E_next_pc[1]
.sym 85582 $abc$63045$new_ys__n2556_inv_
.sym 85584 rvsoc.cpu0.E_actv_pc[1]
.sym 85588 rvsoc.cpu0.D_next_pc[7]
.sym 85595 rvsoc.cpu0.D_actv_pc[22]
.sym 85601 rvsoc.cpu0.D_actv_pc[3]
.sym 85607 rvsoc.cpu0.D_next_pc[1]
.sym 85614 rvsoc.cpu0.D_actv_pc[1]
.sym 85618 rvsoc.cpu0.D_next_pc[22]
.sym 85621 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 85622 rvsoc.clka
.sym 85624 rvsoc.cpu0.E_next_pc[20]
.sym 85625 $abc$63045$new_n3502_
.sym 85626 $abc$63045$new_ys__n12480_inv_
.sym 85627 $abc$63045$new_n3578_
.sym 85628 $abc$63045$new_n3542_
.sym 85629 $abc$63045$new_n3535_
.sym 85630 $abc$63045$new_n3525_
.sym 85631 $abc$63045$new_ys__n12489_inv_
.sym 85636 rvsoc.cpu0.D_op1[24]
.sym 85637 rvsoc.cpu0.D_op1[20]
.sym 85638 $abc$63045$new_ys__n11122_inv_
.sym 85639 rvsoc.cpu0.D_op1[19]
.sym 85640 rvsoc.cpu0.D_next_pc[20]
.sym 85641 $abc$63045$new_ys__n1417_
.sym 85642 rvsoc.cpu0.D_insn_typ[3]
.sym 85645 rvsoc.cpu0.D_actv_pc[20]
.sym 85646 $abc$63045$new_n6065_
.sym 85647 $abc$63045$new_n6073_
.sym 85648 $abc$63045$new_ys__n11122_inv_
.sym 85649 $abc$63045$new_n4263_
.sym 85650 $abc$63045$new_n3349_
.sym 85652 rvsoc.data_wdata[21]
.sym 85653 rvsoc.cpu0.D_actv_pc[16]
.sym 85654 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 85656 rvsoc.data_wdata[10]
.sym 85657 rvsoc.cpu0.D_actv_pc[16]
.sym 85659 $abc$63045$new_ys__n11122_inv_
.sym 85665 $abc$63045$new_n3478_
.sym 85666 $abc$63045$new_ys__n10003_inv_
.sym 85668 rvsoc.cpu0.E_actv_pc[22]
.sym 85669 rvsoc.cpu0.E_actv_pc[3]
.sym 85670 rvsoc.cpu0.E_next_pc[3]
.sym 85673 rvsoc.data_wdata[22]
.sym 85674 rvsoc.cpu0.E_actv_pc[7]
.sym 85675 rvsoc.cpu0.E_next_pc[7]
.sym 85677 rvsoc.cpu0.E_actv_pc[31]
.sym 85680 rvsoc.cpu0.E_next_pc[22]
.sym 85683 $abc$63045$new_n3494_
.sym 85684 rvsoc.data_wdata[7]
.sym 85685 rvsoc.cpu0.E_next_pc[31]
.sym 85686 rvsoc.data_wdata[1]
.sym 85689 $abc$63045$new_ys__n2556_inv_
.sym 85692 $abc$63045$new_n3550_
.sym 85694 $abc$63045$new_ys__n3576_
.sym 85695 rvsoc.data_wdata[3]
.sym 85696 $abc$63045$new_n3349_
.sym 85698 $abc$63045$new_n3349_
.sym 85699 $abc$63045$new_ys__n2556_inv_
.sym 85700 rvsoc.cpu0.E_actv_pc[3]
.sym 85701 rvsoc.cpu0.E_next_pc[3]
.sym 85704 rvsoc.data_wdata[22]
.sym 85705 $abc$63045$new_n3550_
.sym 85707 $abc$63045$new_ys__n3576_
.sym 85710 $abc$63045$new_n3349_
.sym 85711 rvsoc.cpu0.E_next_pc[7]
.sym 85712 rvsoc.cpu0.E_actv_pc[7]
.sym 85713 $abc$63045$new_ys__n2556_inv_
.sym 85716 $abc$63045$new_ys__n2556_inv_
.sym 85717 $abc$63045$new_n3349_
.sym 85718 rvsoc.cpu0.E_actv_pc[22]
.sym 85719 rvsoc.cpu0.E_next_pc[22]
.sym 85722 $abc$63045$new_ys__n3576_
.sym 85723 rvsoc.data_wdata[3]
.sym 85724 $abc$63045$new_n3478_
.sym 85728 $abc$63045$new_ys__n10003_inv_
.sym 85729 $abc$63045$new_ys__n3576_
.sym 85730 rvsoc.data_wdata[1]
.sym 85731 $abc$63045$new_n3349_
.sym 85734 rvsoc.cpu0.E_next_pc[31]
.sym 85735 rvsoc.cpu0.E_actv_pc[31]
.sym 85736 $abc$63045$new_n3349_
.sym 85737 $abc$63045$new_ys__n2556_inv_
.sym 85740 rvsoc.data_wdata[7]
.sym 85741 $abc$63045$new_ys__n3576_
.sym 85743 $abc$63045$new_n3494_
.sym 85747 $abc$63045$new_n4618_
.sym 85748 $abc$63045$new_ys__n12500_inv_
.sym 85749 $abc$63045$new_n4858_
.sym 85750 rvsoc.cpu0.D_next_pc[17]
.sym 85751 $abc$63045$new_ys__n12482_inv_
.sym 85752 $abc$63045$new_ys__n3576_
.sym 85753 $abc$63045$new_ys__n12479_inv_
.sym 85754 $abc$63045$new_n3349_
.sym 85758 $abc$63045$new_ys__n10028_inv_
.sym 85760 rvsoc.cpu0.D_next_pc[7]
.sym 85761 rvsoc.cpu0.D_funct3[0]
.sym 85764 rvsoc.data_wdata[27]
.sym 85766 rvsoc.cpu0.D_actv_pc[9]
.sym 85767 rvsoc.data_wdata[18]
.sym 85768 rvsoc.data_wdata[13]
.sym 85769 rvsoc.data_wdata[23]
.sym 85770 rvsoc.data_wdata[14]
.sym 85771 $abc$63045$new_n4179_
.sym 85772 rvsoc.cpu0.sys_mcause[24]
.sym 85773 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[30]
.sym 85774 rvsoc.cpu0.D_actv_pc[0]
.sym 85775 $abc$63045$new_ys__n2556_inv_
.sym 85776 rvsoc.cpu0.E_next_pc[18]
.sym 85778 rvsoc.data_wdata[8]
.sym 85779 rvsoc.cpu0.D_actv_pc[23]
.sym 85780 rvsoc.cpu0.F_next_pc[17]
.sym 85782 rvsoc.data_wdata[15]
.sym 85790 rvsoc.cpu0.D_actv_pc[23]
.sym 85792 rvsoc.cpu0.E_next_pc[23]
.sym 85793 $abc$63045$new_ys__n2556_inv_
.sym 85799 $abc$63045$new_n3546_
.sym 85800 rvsoc.cpu0.D_next_pc[21]
.sym 85801 $abc$63045$new_ys__n2556_inv_
.sym 85803 rvsoc.cpu0.E_next_pc[21]
.sym 85804 rvsoc.cpu0.D_next_pc[23]
.sym 85806 rvsoc.data_wdata[26]
.sym 85809 $abc$63045$new_ys__n3576_
.sym 85811 $abc$63045$new_n3349_
.sym 85812 rvsoc.data_wdata[21]
.sym 85813 rvsoc.cpu0.E_actv_pc[21]
.sym 85816 rvsoc.cpu0.D_actv_pc[21]
.sym 85818 rvsoc.cpu0.E_actv_pc[23]
.sym 85819 $abc$63045$new_ys__n10028_inv_
.sym 85821 rvsoc.cpu0.E_next_pc[23]
.sym 85822 $abc$63045$new_n3349_
.sym 85823 $abc$63045$new_ys__n2556_inv_
.sym 85824 rvsoc.cpu0.E_actv_pc[23]
.sym 85827 rvsoc.cpu0.D_actv_pc[21]
.sym 85834 rvsoc.data_wdata[21]
.sym 85835 $abc$63045$new_n3546_
.sym 85836 $abc$63045$new_ys__n3576_
.sym 85839 $abc$63045$new_n3349_
.sym 85840 rvsoc.cpu0.E_next_pc[21]
.sym 85841 $abc$63045$new_ys__n2556_inv_
.sym 85842 rvsoc.cpu0.E_actv_pc[21]
.sym 85845 rvsoc.cpu0.D_next_pc[23]
.sym 85851 $abc$63045$new_ys__n3576_
.sym 85852 $abc$63045$new_ys__n10028_inv_
.sym 85853 $abc$63045$new_n3349_
.sym 85854 rvsoc.data_wdata[26]
.sym 85859 rvsoc.cpu0.D_actv_pc[23]
.sym 85863 rvsoc.cpu0.D_next_pc[21]
.sym 85867 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 85868 rvsoc.clka
.sym 85870 $abc$63045$new_ys__n12488_inv_
.sym 85871 rvsoc.cpu0.E_actv_pc[10]
.sym 85872 rvsoc.data_wdata[26]
.sym 85873 $abc$63045$new_ys__n12483_inv_
.sym 85874 $abc$63045$new_n3506_
.sym 85875 $abc$63045$new_n3582_
.sym 85876 $abc$63045$new_ys__n12481_inv_
.sym 85877 $abc$63045$new_n4813_
.sym 85878 rvsoc.cpu0.D_op2[6]
.sym 85883 $abc$63045$new_ys__n12479_inv_
.sym 85887 rvsoc.data_wdata[29]
.sym 85889 rvsoc.cpu0.D_op2[4]
.sym 85892 rvsoc.data_wdata[29]
.sym 85893 $abc$63045$new_ys__n1625_
.sym 85894 rvsoc.cpu0.E_insn_typ[8]
.sym 85896 rvsoc.cpu0.D_next_pc[12]
.sym 85897 rvsoc.cpu0.sysregs[1][0]
.sym 85899 rvsoc.cpu0.D_next_pc[10]
.sym 85900 $abc$63045$new_n4810_
.sym 85901 rvsoc.cpu0.D_actv_pc[0]
.sym 85902 rvsoc.data_wdata[10]
.sym 85903 rvsoc.cpu0.D_next_pc[0]
.sym 85904 $abc$63045$new_n3349_
.sym 85905 rvsoc.cpu0.sysregs[1][10]
.sym 85911 rvsoc.cpu0.E_next_pc[16]
.sym 85913 $abc$63045$new_n3490_
.sym 85915 rvsoc.cpu0.E_next_pc[6]
.sym 85916 $abc$63045$new_ys__n3576_
.sym 85917 $abc$63045$new_n3529_
.sym 85918 $abc$63045$new_n3349_
.sym 85919 $abc$63045$new_n3554_
.sym 85922 rvsoc.cpu0.E_actv_pc[24]
.sym 85923 rvsoc.cpu0.D_actv_pc[16]
.sym 85924 rvsoc.cpu0.E_actv_pc[16]
.sym 85925 rvsoc.cpu0.E_next_pc[24]
.sym 85926 $abc$63045$new_n3349_
.sym 85927 rvsoc.data_wdata[16]
.sym 85929 rvsoc.data_wdata[23]
.sym 85933 rvsoc.data_wdata[30]
.sym 85935 $abc$63045$new_ys__n2556_inv_
.sym 85938 rvsoc.cpu0.E_actv_pc[6]
.sym 85940 $abc$63045$new_n3582_
.sym 85941 rvsoc.data_wdata[6]
.sym 85944 rvsoc.cpu0.E_actv_pc[24]
.sym 85945 rvsoc.cpu0.E_next_pc[24]
.sym 85946 $abc$63045$new_n3349_
.sym 85947 $abc$63045$new_ys__n2556_inv_
.sym 85950 $abc$63045$new_ys__n3576_
.sym 85951 $abc$63045$new_n3582_
.sym 85953 rvsoc.data_wdata[30]
.sym 85956 rvsoc.cpu0.E_actv_pc[6]
.sym 85957 $abc$63045$new_ys__n2556_inv_
.sym 85958 rvsoc.cpu0.E_next_pc[6]
.sym 85959 $abc$63045$new_n3349_
.sym 85962 $abc$63045$new_ys__n3576_
.sym 85963 $abc$63045$new_n3490_
.sym 85964 rvsoc.data_wdata[6]
.sym 85968 rvsoc.data_wdata[16]
.sym 85970 $abc$63045$new_n3529_
.sym 85971 $abc$63045$new_ys__n3576_
.sym 85976 rvsoc.cpu0.D_actv_pc[16]
.sym 85980 rvsoc.cpu0.E_actv_pc[16]
.sym 85981 $abc$63045$new_ys__n2556_inv_
.sym 85982 rvsoc.cpu0.E_next_pc[16]
.sym 85983 $abc$63045$new_n3349_
.sym 85986 $abc$63045$new_ys__n3576_
.sym 85987 rvsoc.data_wdata[23]
.sym 85988 $abc$63045$new_n3554_
.sym 85990 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 85991 rvsoc.clka
.sym 85993 $abc$63045$new_n4901_
.sym 85994 $abc$63045$new_n4906_
.sym 85995 $abc$63045$new_n4898_
.sym 85996 $abc$63045$new_n4262_
.sym 85997 rvsoc.cpu0.E_actv_pc[30]
.sym 85998 rvsoc.cpu0.E_next_pc[30]
.sym 85999 rvsoc.data_wdata[30]
.sym 86000 rvsoc.cpu0.E_next_pc[10]
.sym 86005 rvsoc.cpu0.D_actv_pc[12]
.sym 86007 rvsoc.data_wdata[0]
.sym 86010 $abc$63045$new_ys__n1487_
.sym 86012 $abc$63045$new_ys__n12488_inv_
.sym 86013 rvsoc.cpu0.D_op2[0]
.sym 86014 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 86016 rvsoc.data_wdata[26]
.sym 86018 $abc$63045$new_ys__n1872_inv_
.sym 86020 $abc$63045$new_ys__n1427_
.sym 86021 $abc$63045$new_ys__n1872_inv_
.sym 86022 $abc$63045$new_n4858_
.sym 86024 rvsoc.cpu0.E_actv_pc[6]
.sym 86025 $abc$63045$new_ys__n1872_inv_
.sym 86028 $abc$63045$new_ys__n6314_
.sym 86034 $abc$63045$new_ys__n1872_inv_
.sym 86035 $abc$63045$new_ys__n6314_
.sym 86036 rvsoc.cpu0.D_next_pc[24]
.sym 86037 $abc$63045$new_ys__n1517_
.sym 86038 $abc$63045$new_n4768_
.sym 86039 $abc$63045$new_n4772_
.sym 86042 rvsoc.cpu0.sys_mcause[24]
.sym 86043 $abc$63045$new_n4179_
.sym 86044 rvsoc.cpu0.D_insn_typ[3]
.sym 86046 $abc$63045$new_n4858_
.sym 86047 rvsoc.cpu0.D_actv_pc[28]
.sym 86049 $abc$63045$new_ys__n1527_inv_
.sym 86050 $abc$63045$new_ys__n1522_
.sym 86053 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[28]
.sym 86054 $abc$63045$new_ys__n1460_
.sym 86055 rvsoc.cpu0.D_actv_pc[24]
.sym 86056 $abc$63045$new_ys__n11122_inv_
.sym 86057 $abc$63045$new_ys__n1880_inv_
.sym 86058 $abc$63045$new_ys__n1383_inv_
.sym 86059 $abc$63045$new_n4862_
.sym 86061 rvsoc.cpu0.D_op2[0]
.sym 86063 rvsoc.cpu0.D_actv_pc[24]
.sym 86064 $abc$63045$new_ys__n1520_
.sym 86067 $abc$63045$new_ys__n1872_inv_
.sym 86068 $abc$63045$new_ys__n6314_
.sym 86069 rvsoc.cpu0.D_op2[0]
.sym 86070 $abc$63045$new_ys__n1383_inv_
.sym 86073 rvsoc.cpu0.D_insn_typ[3]
.sym 86075 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[28]
.sym 86076 $abc$63045$new_ys__n1460_
.sym 86079 $abc$63045$new_n4862_
.sym 86080 $abc$63045$new_ys__n1880_inv_
.sym 86081 rvsoc.cpu0.D_actv_pc[28]
.sym 86082 $abc$63045$new_n4858_
.sym 86086 rvsoc.cpu0.D_actv_pc[24]
.sym 86091 rvsoc.cpu0.D_next_pc[24]
.sym 86092 $abc$63045$new_n4772_
.sym 86093 $abc$63045$new_ys__n11122_inv_
.sym 86094 $abc$63045$new_ys__n1517_
.sym 86097 $abc$63045$new_ys__n1520_
.sym 86098 $abc$63045$new_n4179_
.sym 86099 rvsoc.cpu0.sys_mcause[24]
.sym 86100 $abc$63045$new_ys__n1527_inv_
.sym 86103 rvsoc.cpu0.D_next_pc[24]
.sym 86109 rvsoc.cpu0.D_actv_pc[24]
.sym 86110 $abc$63045$new_n4768_
.sym 86111 $abc$63045$new_ys__n1880_inv_
.sym 86112 $abc$63045$new_ys__n1522_
.sym 86113 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 86114 rvsoc.clka
.sym 86116 $abc$63045$new_ys__n1699_
.sym 86117 $abc$63045$new_n4454_
.sym 86118 $abc$63045$new_ys__n1730_
.sym 86119 $abc$63045$new_n4180_
.sym 86120 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[0]
.sym 86121 $abc$63045$new_ys__n1729_inv_
.sym 86122 $abc$63045$new_n4177_
.sym 86123 $abc$63045$new_n4178_
.sym 86129 rvsoc.data_wdata[30]
.sym 86131 $abc$63045$new_ys__n1517_
.sym 86134 $abc$63045$new_ys__n1715_
.sym 86135 $abc$63045$new_ys__n11122_inv_
.sym 86136 rvsoc.cpu0.D_actv_pc[11]
.sym 86139 rvsoc.cpu0.D_actv_pc[30]
.sym 86140 rvsoc.data_wdata[10]
.sym 86141 $abc$63045$new_n4263_
.sym 86144 rvsoc.data_wdata[16]
.sym 86147 $abc$63045$new_ys__n11122_inv_
.sym 86150 rvsoc.cpu0.D_actv_pc[16]
.sym 86151 $abc$63045$new_ys__n11122_inv_
.sym 86157 rvsoc.cpu0.D_actv_pc[16]
.sym 86159 $abc$63045$new_n4596_
.sym 86160 $abc$63045$new_n4262_
.sym 86161 $abc$63045$new_ys__n6089_
.sym 86162 $abc$63045$new_ys__n5471_inv_
.sym 86164 $abc$63045$new_ys__n6113_
.sym 86165 $abc$63045$new_ys__n1640_
.sym 86166 $abc$63045$new_n5974_
.sym 86167 rvsoc.cpu0.D_actv_pc[6]
.sym 86168 rvsoc.cpu0.D_next_pc[12]
.sym 86169 rvsoc.cpu0.D_insn_typ[10]
.sym 86170 rvsoc.cpu0.D_funct3[1]
.sym 86171 rvsoc.cpu0.D_op2[16]
.sym 86172 $abc$63045$new_ys__n1873_inv_
.sym 86173 $abc$63045$new_ys__n1642_
.sym 86175 $abc$63045$new_n6026_
.sym 86178 $abc$63045$new_n6027_
.sym 86179 rvsoc.cpu0.D_op2[0]
.sym 86181 $abc$63045$new_ys__n1872_inv_
.sym 86182 $abc$63045$new_n4454_
.sym 86183 $abc$63045$new_ys__n1880_inv_
.sym 86184 $abc$63045$new_n6000_
.sym 86185 $abc$63045$new_ys__n6131_
.sym 86186 $abc$63045$new_ys__n11122_inv_
.sym 86190 rvsoc.cpu0.D_funct3[1]
.sym 86191 rvsoc.cpu0.D_op2[16]
.sym 86192 rvsoc.cpu0.D_op2[0]
.sym 86193 $abc$63045$new_ys__n1872_inv_
.sym 86198 rvsoc.cpu0.D_actv_pc[6]
.sym 86202 rvsoc.cpu0.D_actv_pc[16]
.sym 86203 $abc$63045$new_ys__n1880_inv_
.sym 86204 $abc$63045$new_ys__n1642_
.sym 86205 $abc$63045$new_ys__n1640_
.sym 86209 $abc$63045$new_ys__n11122_inv_
.sym 86211 rvsoc.cpu0.D_next_pc[12]
.sym 86214 $abc$63045$new_n6000_
.sym 86215 rvsoc.cpu0.D_insn_typ[10]
.sym 86216 $abc$63045$new_n4454_
.sym 86217 $abc$63045$new_ys__n6113_
.sym 86220 rvsoc.cpu0.D_insn_typ[10]
.sym 86221 $abc$63045$new_n6026_
.sym 86222 $abc$63045$new_ys__n6131_
.sym 86223 $abc$63045$new_n4596_
.sym 86227 $abc$63045$new_ys__n5471_inv_
.sym 86228 $abc$63045$new_ys__n1873_inv_
.sym 86229 $abc$63045$new_n6027_
.sym 86232 rvsoc.cpu0.D_insn_typ[10]
.sym 86233 $abc$63045$new_n5974_
.sym 86234 $abc$63045$new_n4262_
.sym 86235 $abc$63045$new_ys__n6089_
.sym 86236 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 86237 rvsoc.clka
.sym 86252 rvsoc.cpu0.sys_mcause[12]
.sym 86253 rvsoc.cpu0.D_actv_pc[6]
.sym 86254 rvsoc.cpu0.D_funct3[0]
.sym 86255 rvsoc.cpu0.D_actv_pc[2]
.sym 86258 $abc$63045$new_ys__n5471_inv_
.sym 86260 $abc$63045$new_ys__n1728_
.sym 86261 rvsoc.data_wdata[6]
.sym 86268 $abc$63045$new_n4179_
.sym 86285 rvsoc.cpu0.D_op1[28]
.sym 86304 rvsoc.cpu0.D_op1[29]
.sym 86309 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 86345 rvsoc.cpu0.D_op1[28]
.sym 86357 rvsoc.cpu0.D_op1[29]
.sym 86359 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 86360 rvsoc.clka
.sym 86361 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 86378 rvsoc.cpu0.sysregs[1][11]
.sym 86500 $PACKER_GND_NET
.sym 86585 rvsoc.gpio0.dir[5]
.sym 86586 rvsoc.cram.cs
.sym 86587 rvsoc.cram.adrs[0]
.sym 86589 rvsoc.cram.adrs[1]
.sym 86603 rvsoc.data_wdata[5]
.sym 86607 rvsoc.data_wdata[1]
.sym 86608 rvsoc.data_wdata[9]
.sym 86617 rvsoc.mem_vdata[0][16]
.sym 86618 rvsoc.cram.adrs[12]
.sym 86619 rvsoc.mem_vdata[0][17]
.sym 86620 rvsoc.mem_vdata[0][27]
.sym 86632 rvsoc.spi0.rxbfr[2]
.sym 86633 p17
.sym 86636 rvsoc.data_adrs[3]
.sym 86640 rvsoc.spi0.status[2]
.sym 86645 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51473
.sym 86646 rvsoc.data_adrs[2]
.sym 86651 rvsoc.spi0.rxbfr[0]
.sym 86657 rvsoc.spi0.rxbfr[3]
.sym 86658 rvsoc.spi0.rxbfr[1]
.sym 86660 p17
.sym 86672 rvsoc.spi0.status[2]
.sym 86673 rvsoc.spi0.rxbfr[2]
.sym 86674 rvsoc.data_adrs[3]
.sym 86675 rvsoc.data_adrs[2]
.sym 86678 rvsoc.spi0.rxbfr[3]
.sym 86693 rvsoc.spi0.rxbfr[1]
.sym 86699 rvsoc.spi0.rxbfr[2]
.sym 86702 rvsoc.spi0.rxbfr[0]
.sym 86706 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51473
.sym 86707 rvsoc.clkn
.sym 86711 p17
.sym 86714 rvsoc.spi0.log2div[3]
.sym 86717 rvsoc.cram.adrs[2]
.sym 86719 rvsoc.spi0.log2div[2]
.sym 86720 rvsoc.spi0.log2div[1]
.sym 86724 $abc$63045$new_ys__n2231_inv_
.sym 86726 rvsoc.mem_vdata[0][2]
.sym 86727 rvsoc.data_wdata[2]
.sym 86732 rvsoc.gpio0.dir[5]
.sym 86733 rvsoc.spi0.rxbfr[4]
.sym 86734 rvsoc.mem_vdata[0][5]
.sym 86736 rvsoc.data_wdata[9]
.sym 86739 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 86742 $abc$63045$new_ys__n5971_
.sym 86750 rvsoc.cram.adrs[0]
.sym 86761 $abc$63045$new_ys__n11818_
.sym 86765 rvsoc.cram.cs
.sym 86772 $abc$63045$new_ys__n2165_inv_
.sym 86774 rvsoc.data_adrs[2]
.sym 86775 rvsoc.data_wdata[11]
.sym 86779 rvsoc.spi0.rxbfr[1]
.sym 86792 rvsoc.spi0.status[5]
.sym 86796 rvsoc.spi0.rxbfr[3]
.sym 86800 $abc$63045$new_n3159_
.sym 86801 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 86803 $abc$63045$new_ys__n2165_inv_
.sym 86804 rvsoc.spi0.status[3]
.sym 86809 $abc$63045$new_n3161_
.sym 86813 rvsoc.spi0.rxbfr[5]
.sym 86815 rvsoc.spi0.log2div[3]
.sym 86816 rvsoc.data_adrs[2]
.sym 86820 rvsoc.spi0.log2div[2]
.sym 86821 rvsoc.data_adrs[3]
.sym 86829 rvsoc.data_adrs[2]
.sym 86830 rvsoc.data_adrs[3]
.sym 86831 rvsoc.spi0.rxbfr[5]
.sym 86832 rvsoc.spi0.status[5]
.sym 86841 rvsoc.spi0.status[3]
.sym 86842 rvsoc.data_adrs[3]
.sym 86843 rvsoc.data_adrs[2]
.sym 86844 rvsoc.spi0.rxbfr[3]
.sym 86859 $abc$63045$new_ys__n2165_inv_
.sym 86861 rvsoc.spi0.log2div[3]
.sym 86862 $abc$63045$new_n3161_
.sym 86865 $abc$63045$new_n3159_
.sym 86867 rvsoc.spi0.log2div[2]
.sym 86868 $abc$63045$new_ys__n2165_inv_
.sym 86869 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 86870 rvsoc.clkn
.sym 86873 $abc$63045$new_n3157_
.sym 86879 rvsoc.mem_vdata[5][1]
.sym 86880 rvsoc.data_wdata[21]
.sym 86883 rvsoc.data_wdata[21]
.sym 86885 rvsoc.mem_vdata[0][10]
.sym 86886 rvsoc.cram.adrs[8]
.sym 86887 rvsoc.mem_vdata[0][15]
.sym 86888 rvsoc.mem_vdata[5][5]
.sym 86889 rvsoc.data_wdata[26]
.sym 86891 rvsoc.data_wdata[1]
.sym 86892 rvsoc.data_adrs[4]
.sym 86894 rvsoc.cram.adrs[6]
.sym 86897 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 86899 rvsoc.data_adrs[3]
.sym 86900 rvsoc.code_adrs[4]
.sym 86901 rvsoc.data_wdata[19]
.sym 86903 rvsoc.data_wdata[18]
.sym 86904 rvsoc.data_adrs[3]
.sym 86905 rvsoc.data_wdata[24]
.sym 86907 rvsoc.data_wdata[3]
.sym 86924 $abc$63045$new_n3120_
.sym 86933 $abc$63045$new_ys__n5971_
.sym 86936 $abc$63045$new_ys__n12673_
.sym 86937 $abc$63045$new_ys__n2556_inv_
.sym 86939 $PACKER_GND_NET
.sym 86940 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 86946 $abc$63045$new_ys__n5971_
.sym 86947 $abc$63045$new_ys__n12673_
.sym 86948 $abc$63045$new_n3120_
.sym 86949 $abc$63045$new_ys__n2556_inv_
.sym 86959 $PACKER_GND_NET
.sym 86964 $PACKER_GND_NET
.sym 86971 $PACKER_GND_NET
.sym 86985 $PACKER_GND_NET
.sym 86990 $PACKER_GND_NET
.sym 86992 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 86993 rvsoc.clkn
.sym 86995 rvsoc.uart0.status[28]
.sym 86996 $abc$63045$new_n3236_
.sym 86997 rvsoc.spi0.status[1]
.sym 87003 rvsoc.spi0.status[8]
.sym 87006 rvsoc.uart0.div[1]
.sym 87007 rvsoc.cram.we
.sym 87008 rvsoc.cram.adrs[6]
.sym 87012 rvsoc.mem_vdata[0][19]
.sym 87014 rvsoc.mem_vdata[0][20]
.sym 87016 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 87019 rvsoc.data_wdata[25]
.sym 87020 rvsoc.data_wdata[31]
.sym 87023 rvsoc.cram.adrs[4]
.sym 87024 $abc$63045$new_ys__n5971_
.sym 87025 $PACKER_GND_NET
.sym 87028 rvsoc.mem_vdata[4][4]
.sym 87029 rvsoc.mem_vdata[4][6]
.sym 87030 rvsoc.data_wdata[16]
.sym 87038 rvsoc.data_adrs[2]
.sym 87040 rvsoc.uart0.cfg[10]
.sym 87043 $PACKER_GND_NET
.sym 87048 rvsoc.uart0.status[10]
.sym 87051 rvsoc.data_adrs[2]
.sym 87054 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 87059 rvsoc.data_adrs[3]
.sym 87081 rvsoc.data_adrs[2]
.sym 87084 rvsoc.data_adrs[3]
.sym 87087 rvsoc.uart0.status[10]
.sym 87088 rvsoc.uart0.cfg[10]
.sym 87089 rvsoc.data_adrs[3]
.sym 87090 rvsoc.data_adrs[2]
.sym 87094 $PACKER_GND_NET
.sym 87106 $PACKER_GND_NET
.sym 87111 $PACKER_GND_NET
.sym 87115 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 87116 rvsoc.clkn
.sym 87124 rvsoc.mem_vdata[5][13]
.sym 87128 rvsoc.data_wdata[2]
.sym 87129 rvsoc.data_wdata[26]
.sym 87133 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 87134 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 87137 rvsoc.mem_vdata[0][28]
.sym 87138 $abc$63045$new_n3200_
.sym 87139 rvsoc.mem_vdata[0][29]
.sym 87142 rvsoc.data_adrs[6]
.sym 87143 $abc$63045$new_ys__n2165_inv_
.sym 87144 rvsoc.cram.adrs[9]
.sym 87147 $abc$63045$new_ys__n2231_inv_
.sym 87148 rvsoc.cram.adrs[11]
.sym 87150 rvsoc.data_wdata[20]
.sym 87151 rvsoc.cram.adrs[4]
.sym 87152 rvsoc.mem_vdata[4][4]
.sym 87165 rvsoc.data_wdata[10]
.sym 87168 rvsoc.uart0.status[3]
.sym 87169 rvsoc.data_adrs[3]
.sym 87170 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 87173 rvsoc.uart0.status[24]
.sym 87175 rvsoc.data_wdata[24]
.sym 87176 rvsoc.data_wdata[20]
.sym 87177 rvsoc.data_wdata[3]
.sym 87182 rvsoc.uart0.cfg[3]
.sym 87183 rvsoc.data_wdata[25]
.sym 87186 rvsoc.uart0.cfg[24]
.sym 87188 rvsoc.data_adrs[2]
.sym 87190 rvsoc.data_wdata[16]
.sym 87192 rvsoc.data_adrs[2]
.sym 87193 rvsoc.data_adrs[3]
.sym 87194 rvsoc.uart0.status[3]
.sym 87195 rvsoc.uart0.cfg[3]
.sym 87199 rvsoc.data_wdata[16]
.sym 87204 rvsoc.data_adrs[2]
.sym 87205 rvsoc.data_adrs[3]
.sym 87206 rvsoc.uart0.cfg[24]
.sym 87207 rvsoc.uart0.status[24]
.sym 87213 rvsoc.data_wdata[24]
.sym 87218 rvsoc.data_wdata[10]
.sym 87222 rvsoc.data_wdata[25]
.sym 87229 rvsoc.data_wdata[20]
.sym 87237 rvsoc.data_wdata[3]
.sym 87238 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 87239 rvsoc.clkn
.sym 87241 rvsoc.uart0.status[27]
.sym 87242 $abc$63045$new_n3234_
.sym 87243 rvsoc.spi0.status[13]
.sym 87245 rvsoc.uart0.status[2]
.sym 87251 rvsoc.cpu0.E_mul_hihi[24]
.sym 87264 rvsoc.mem_vdata[4][17]
.sym 87265 $abc$63045$new_n6154_
.sym 87266 rvsoc.code_adrs[6]
.sym 87269 rvsoc.mem_vdata[4][0]
.sym 87271 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 87272 rvsoc.data_wdata[11]
.sym 87273 rvsoc.mem_vdata[4][5]
.sym 87275 rvsoc.mem_vdata[4][6]
.sym 87289 $PACKER_GND_NET
.sym 87290 rvsoc.code_adrs[6]
.sym 87296 $abc$63045$new_ys__n5971_
.sym 87300 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 87302 rvsoc.data_adrs[6]
.sym 87304 rvsoc.data_adrs[2]
.sym 87305 rvsoc.uart0.status[25]
.sym 87311 rvsoc.data_adrs[3]
.sym 87312 rvsoc.uart0.div[25]
.sym 87318 $PACKER_GND_NET
.sym 87323 $PACKER_GND_NET
.sym 87328 $abc$63045$new_ys__n5971_
.sym 87329 rvsoc.data_adrs[6]
.sym 87330 rvsoc.code_adrs[6]
.sym 87335 $PACKER_GND_NET
.sym 87345 rvsoc.uart0.div[25]
.sym 87346 rvsoc.data_adrs[3]
.sym 87347 rvsoc.uart0.status[25]
.sym 87348 rvsoc.data_adrs[2]
.sym 87359 $PACKER_GND_NET
.sym 87361 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 87362 rvsoc.clkn
.sym 87364 rvsoc.uart0.cfg[17]
.sym 87365 rvsoc.uart0.cfg[9]
.sym 87366 $abc$63045$new_n5940_
.sym 87367 rvsoc.uart0.cfg[5]
.sym 87368 rvsoc.uart0.cfg[18]
.sym 87369 rvsoc.uart0.cfg[2]
.sym 87370 rvsoc.uart0.cfg[6]
.sym 87371 rvsoc.uart0.cfg[29]
.sym 87384 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 87388 rvsoc.uart0.div[24]
.sym 87389 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 87390 $abc$63045$new_ys__n527_
.sym 87391 rvsoc.data_wdata[30]
.sym 87393 rvsoc.data_wdata[19]
.sym 87394 rvsoc.mem_vdata[4][9]
.sym 87395 rvsoc.data_adrs[3]
.sym 87396 rvsoc.mem_vdata[4][19]
.sym 87398 rvsoc.uart0.div[25]
.sym 87399 rvsoc.mem_vdata[4][1]
.sym 87405 $abc$63045$new_n3218_
.sym 87406 rvsoc.data_adrs[11]
.sym 87408 rvsoc.uart0.status[9]
.sym 87409 $abc$63045$new_ys__n2231_inv_
.sym 87411 rvsoc.code_adrs[13]
.sym 87412 rvsoc.data_adrs[13]
.sym 87413 $abc$63045$new_ys__n2165_inv_
.sym 87416 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 87419 $abc$63045$new_n3198_
.sym 87421 rvsoc.uart0.div[9]
.sym 87422 rvsoc.uart0.cfg[9]
.sym 87423 $abc$63045$new_n3216_
.sym 87424 rvsoc.code_adrs[11]
.sym 87427 $abc$63045$new_ys__n5971_
.sym 87429 rvsoc.data_adrs[3]
.sym 87432 rvsoc.data_adrs[2]
.sym 87433 rvsoc.uart0.cfg[18]
.sym 87435 rvsoc.uart0.div[19]
.sym 87438 $abc$63045$new_n3218_
.sym 87439 rvsoc.uart0.div[19]
.sym 87441 $abc$63045$new_ys__n2165_inv_
.sym 87444 rvsoc.data_adrs[11]
.sym 87445 $abc$63045$new_ys__n5971_
.sym 87446 rvsoc.code_adrs[11]
.sym 87450 $abc$63045$new_n3216_
.sym 87451 rvsoc.uart0.cfg[18]
.sym 87452 $abc$63045$new_ys__n2231_inv_
.sym 87457 rvsoc.code_adrs[13]
.sym 87458 rvsoc.data_adrs[13]
.sym 87459 $abc$63045$new_ys__n5971_
.sym 87474 rvsoc.uart0.div[9]
.sym 87475 rvsoc.uart0.status[9]
.sym 87476 rvsoc.data_adrs[2]
.sym 87477 rvsoc.data_adrs[3]
.sym 87480 $abc$63045$new_n3198_
.sym 87481 $abc$63045$new_ys__n2231_inv_
.sym 87482 rvsoc.uart0.cfg[9]
.sym 87484 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 87485 rvsoc.clkn
.sym 87487 rvsoc.uart0.status[18]
.sym 87489 $abc$63045$new_n5949_
.sym 87490 rvsoc.uart0.status[15]
.sym 87491 rvsoc.uart0.status[19]
.sym 87492 rvsoc.spi0.status[15]
.sym 87493 rvsoc.uart0.status[31]
.sym 87497 rvsoc.cpu0.D_op2[19]
.sym 87503 rvsoc.cpu0.E_mul_lolo[14]
.sym 87505 $abc$63045$new_ys__n2231_inv_
.sym 87507 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 87508 rvsoc.data_wdata[9]
.sym 87510 rvsoc.data_adrs[11]
.sym 87511 rvsoc.data_wdata[25]
.sym 87513 rvsoc.mem_vdata[4][6]
.sym 87514 rvsoc.uart0.div[27]
.sym 87515 rvsoc.mem_vdata[4][4]
.sym 87516 rvsoc.data_wdata[31]
.sym 87518 rvsoc.cpu0.umul_lolo[7]
.sym 87519 $PACKER_GND_NET
.sym 87521 rvsoc.cpu0.E_mul_lolo[9]
.sym 87522 rvsoc.uart0.div[19]
.sym 87528 rvsoc.uart0.div[5]
.sym 87529 rvsoc.uart0.rxbfr[1]
.sym 87530 rvsoc.uart0.rxbfr[6]
.sym 87531 rvsoc.data_adrs[3]
.sym 87532 rvsoc.uart0.status[5]
.sym 87533 rvsoc.uart0.rxbfr[5]
.sym 87534 rvsoc.uart0.div[1]
.sym 87535 rvsoc.uart0.div[6]
.sym 87537 $abc$63045$new_n6154_
.sym 87538 rvsoc.uart0.rxbfr[4]
.sym 87539 rvsoc.uart0.cfg[5]
.sym 87540 rvsoc.uart0.div[0]
.sym 87541 rvsoc.uart0.cfg[19]
.sym 87542 rvsoc.data_adrs[2]
.sym 87543 rvsoc.uart0.rxbfr[0]
.sym 87544 $abc$63045$new_n5936_
.sym 87546 $abc$63045$new_n5949_
.sym 87548 rvsoc.uart0.status[19]
.sym 87550 rvsoc.uart0.div[4]
.sym 87553 $abc$63045$new_n5945_
.sym 87555 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 87559 $abc$63045$new_n6158_
.sym 87561 rvsoc.uart0.cfg[19]
.sym 87562 rvsoc.data_adrs[2]
.sym 87563 rvsoc.uart0.status[19]
.sym 87564 rvsoc.data_adrs[3]
.sym 87573 $abc$63045$new_n5936_
.sym 87574 rvsoc.data_adrs[2]
.sym 87575 rvsoc.uart0.rxbfr[0]
.sym 87576 rvsoc.uart0.div[0]
.sym 87579 rvsoc.uart0.rxbfr[1]
.sym 87580 rvsoc.uart0.div[1]
.sym 87581 rvsoc.data_adrs[2]
.sym 87582 $abc$63045$new_n6154_
.sym 87585 $abc$63045$new_n6158_
.sym 87586 rvsoc.data_adrs[2]
.sym 87587 rvsoc.uart0.div[5]
.sym 87588 rvsoc.uart0.rxbfr[5]
.sym 87591 rvsoc.uart0.div[6]
.sym 87592 rvsoc.uart0.rxbfr[6]
.sym 87593 rvsoc.data_adrs[2]
.sym 87594 $abc$63045$new_n5949_
.sym 87597 rvsoc.uart0.div[4]
.sym 87598 rvsoc.uart0.rxbfr[4]
.sym 87599 $abc$63045$new_n5945_
.sym 87600 rvsoc.data_adrs[2]
.sym 87603 rvsoc.data_adrs[2]
.sym 87604 rvsoc.uart0.status[5]
.sym 87605 rvsoc.data_adrs[3]
.sym 87606 rvsoc.uart0.cfg[5]
.sym 87607 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$57037
.sym 87608 rvsoc.clkn
.sym 87610 rvsoc.cpu0.E_mul_lolo[0]
.sym 87612 rvsoc.cpu0.E_mul_lolo[11]
.sym 87613 rvsoc.cpu0.E_mul_lolo[9]
.sym 87616 rvsoc.cpu0.E_mul_lolo[7]
.sym 87620 rvsoc.cpu0.D_op2[2]
.sym 87621 rvsoc.mem_vdata[5][12]
.sym 87622 rvsoc.resetn
.sym 87623 rvsoc.uart0.status[31]
.sym 87624 rvsoc.data_adrs[13]
.sym 87625 rvsoc.uart0.status[15]
.sym 87626 $PACKER_VCC_NET
.sym 87627 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 87632 rvsoc.cpu0.E_mul_lolo[15]
.sym 87634 $abc$63045$new_ys__n2231_inv_
.sym 87635 rvsoc.data_wdata[17]
.sym 87636 $abc$63045$new_n3232_
.sym 87637 rvsoc.cpu0.D_insn_typ[7]
.sym 87638 rvsoc.uart0.div[1]
.sym 87639 rvsoc.data_wdata[18]
.sym 87640 rvsoc.uart0.div[6]
.sym 87641 rvsoc.data_wdata[28]
.sym 87643 rvsoc.mem_vdata[4][4]
.sym 87644 rvsoc.uart0.div[17]
.sym 87645 rvsoc.cpu0.D_insn_typ[7]
.sym 87651 rvsoc.data_wdata[17]
.sym 87653 rvsoc.uart0.div[18]
.sym 87655 rvsoc.data_wdata[18]
.sym 87659 rvsoc.uart0.status[18]
.sym 87669 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 87672 rvsoc.data_wdata[6]
.sym 87673 rvsoc.data_wdata[9]
.sym 87676 rvsoc.data_wdata[19]
.sym 87677 rvsoc.data_adrs[2]
.sym 87678 rvsoc.data_adrs[3]
.sym 87680 rvsoc.data_wdata[1]
.sym 87686 rvsoc.data_wdata[9]
.sym 87691 rvsoc.data_wdata[17]
.sym 87698 rvsoc.data_wdata[18]
.sym 87705 rvsoc.data_wdata[19]
.sym 87714 rvsoc.data_adrs[2]
.sym 87715 rvsoc.data_adrs[3]
.sym 87716 rvsoc.uart0.status[18]
.sym 87717 rvsoc.uart0.div[18]
.sym 87720 rvsoc.data_wdata[1]
.sym 87726 rvsoc.data_wdata[6]
.sym 87730 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 87731 rvsoc.clkn
.sym 87732 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 87744 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 87745 rvsoc.uart0.div[9]
.sym 87757 rvsoc.cpu0.E_mul_lolo[11]
.sym 87758 rvsoc.cpu0.umul_lolo[20]
.sym 87759 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 87760 rvsoc.eram.adrs[2]
.sym 87761 $abc$63045$new_n6154_
.sym 87763 rvsoc.cpu0.umul_lolo[21]
.sym 87764 $auto$alumacc.cc:474:replace_alu$3191.AA[6]
.sym 87765 rvsoc.uart0.div[4]
.sym 87766 $abc$63045$new_ys__n2231_inv_
.sym 87767 $abc$63045$new_n5936_
.sym 87768 $PACKER_GND_NET
.sym 87774 rvsoc.cpu0.umul_lolo[20]
.sym 87779 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 87780 $auto$alumacc.cc:474:replace_alu$3191.AA[6]
.sym 87781 rvsoc.cpu0.umul_lolo[21]
.sym 87784 $auto$alumacc.cc:474:replace_alu$3191.AA[9]
.sym 87789 rvsoc.cpu0.umul_lolo[17]
.sym 87791 rvsoc.cpu0.umul_lolo[18]
.sym 87793 rvsoc.cpu0.umul_lolo[19]
.sym 87809 rvsoc.cpu0.umul_lolo[17]
.sym 87815 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 87819 $auto$alumacc.cc:474:replace_alu$3191.AA[6]
.sym 87827 $auto$alumacc.cc:474:replace_alu$3191.AA[9]
.sym 87832 rvsoc.cpu0.umul_lolo[18]
.sym 87839 rvsoc.cpu0.umul_lolo[19]
.sym 87845 rvsoc.cpu0.umul_lolo[20]
.sym 87851 rvsoc.cpu0.umul_lolo[21]
.sym 87853 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 87854 rvsoc.clka
.sym 87857 rvsoc.cpu0.sys_mcause[5]
.sym 87858 rvsoc.cpu0.sys_mcause[17]
.sym 87859 rvsoc.cpu0.sys_mcause[9]
.sym 87860 rvsoc.cpu0.sys_mcause[15]
.sym 87861 rvsoc.cpu0.sys_mcause[3]
.sym 87862 rvsoc.cpu0.sys_mcause[19]
.sym 87863 rvsoc.cpu0.sys_mcause[30]
.sym 87866 rvsoc.data_wdata[5]
.sym 87867 $abc$63045$new_ys__n10017_inv_
.sym 87869 rvsoc.cpu0.D_insn_typ[8]
.sym 87876 rvsoc.resetn
.sym 87881 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 87882 $abc$63045$new_ys__n527_
.sym 87883 rvsoc.data_wdata[30]
.sym 87884 $auto$alumacc.cc:474:replace_alu$3191.AA[12]
.sym 87885 rvsoc.cpu0.sys_mcause[19]
.sym 87887 rvsoc.data_adrs[3]
.sym 87888 rvsoc.uart0.div[31]
.sym 87889 rvsoc.uart0.cfg[4]
.sym 87890 rvsoc.uart0.div[25]
.sym 87891 rvsoc.uart0.div[24]
.sym 87902 $auto$alumacc.cc:474:replace_alu$3191.AA[12]
.sym 87904 $auto$alumacc.cc:474:replace_alu$3191.AA[8]
.sym 87910 $auto$alumacc.cc:474:replace_alu$3191.AA[15]
.sym 87913 $auto$alumacc.cc:474:replace_alu$3191.AA[11]
.sym 87914 $auto$alumacc.cc:474:replace_alu$3191.AA[14]
.sym 87915 rvsoc.data_adrs[2]
.sym 87922 $auto$alumacc.cc:474:replace_alu$3191.AA[10]
.sym 87924 rvsoc.data_adrs[3]
.sym 87931 $auto$alumacc.cc:474:replace_alu$3191.AA[12]
.sym 87939 $auto$alumacc.cc:474:replace_alu$3191.AA[10]
.sym 87942 rvsoc.data_adrs[3]
.sym 87944 rvsoc.data_adrs[2]
.sym 87949 $auto$alumacc.cc:474:replace_alu$3191.AA[15]
.sym 87957 $auto$alumacc.cc:474:replace_alu$3191.AA[14]
.sym 87961 $auto$alumacc.cc:474:replace_alu$3191.AA[11]
.sym 87974 $auto$alumacc.cc:474:replace_alu$3191.AA[8]
.sym 87976 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 87977 rvsoc.clka
.sym 87983 $abc$63045$new_n5945_
.sym 87984 rvsoc.cpu0.E_mcause[30]
.sym 87989 rvsoc.data_wdata[1]
.sym 87990 rvsoc.cpu0.D_actv_pc[29]
.sym 87999 rvsoc.cpu0.D_op2[3]
.sym 88000 rvsoc.cpu0.D_op2[2]
.sym 88003 rvsoc.data_wdata[31]
.sym 88005 rvsoc.data_wdata[4]
.sym 88006 rvsoc.uart0.div[28]
.sym 88007 rvsoc.data_wdata[25]
.sym 88009 rvsoc.data_wdata[26]
.sym 88010 $abc$63045$new_ys__n2881_
.sym 88012 rvsoc.uart0.div[29]
.sym 88013 rvsoc.cpu0.sys_mcause[30]
.sym 88014 rvsoc.uart0.div[27]
.sym 88023 rvsoc.data_wdata[4]
.sym 88026 rvsoc.data_adrs[3]
.sym 88027 rvsoc.data_adrs[2]
.sym 88031 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 88034 rvsoc.uart0.status[0]
.sym 88040 rvsoc.uart0.div[4]
.sym 88043 rvsoc.uart0.div[1]
.sym 88046 rvsoc.data_wdata[24]
.sym 88047 rvsoc.uart0.cfg[0]
.sym 88068 rvsoc.uart0.div[1]
.sym 88071 rvsoc.data_wdata[24]
.sym 88078 rvsoc.data_wdata[4]
.sym 88083 rvsoc.data_adrs[2]
.sym 88084 rvsoc.data_adrs[3]
.sym 88085 rvsoc.uart0.status[0]
.sym 88086 rvsoc.uart0.cfg[0]
.sym 88096 rvsoc.uart0.div[4]
.sym 88099 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 88100 rvsoc.clkn
.sym 88101 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 88102 $abc$63045$new_n2926_
.sym 88103 rvsoc.cpu0.E_mcause[29]
.sym 88104 rvsoc.cpu0.E_mcause[24]
.sym 88105 $abc$63045$new_n2924_
.sym 88106 rvsoc.cpu0.E_mcause[23]
.sym 88107 rvsoc.cpu0.E_mcause[21]
.sym 88108 rvsoc.cpu0.E_mcause[22]
.sym 88109 rvsoc.cpu0.E_mcause[31]
.sym 88112 rvsoc.data_wdata[9]
.sym 88115 rvsoc.cpu0.umul_lolo[18]
.sym 88117 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 88118 rvsoc.cpu0.D_op1[9]
.sym 88119 rvsoc.cpu0.umul_lolo[19]
.sym 88122 rvsoc.cpu0.D_op1[5]
.sym 88126 rvsoc.uart0.div[31]
.sym 88127 $abc$63045$new_n3232_
.sym 88128 rvsoc.cpu0.sys_mcause[28]
.sym 88129 rvsoc.uart0.div[24]
.sym 88130 rvsoc.cpu0.D_insn_typ[7]
.sym 88131 rvsoc.uart0.div[4]
.sym 88132 rvsoc.uart0.div[28]
.sym 88133 rvsoc.cpu0.D_insn_typ[7]
.sym 88134 rvsoc.cpu0.sys_mcause[26]
.sym 88135 rvsoc.data_wdata[18]
.sym 88136 rvsoc.cpu0.umul_hihi[7]
.sym 88137 rvsoc.data_wdata[28]
.sym 88143 rvsoc.uart0.div[9]
.sym 88144 $abc$63045$new_n2925_
.sym 88145 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 88147 $abc$63045$new_n2927_
.sym 88148 rvsoc.data_wdata[29]
.sym 88151 $abc$63045$new_n2923_
.sym 88157 rvsoc.uart0.rx_divcnt[18]
.sym 88159 $abc$63045$new_n2926_
.sym 88161 rvsoc.data_wdata[28]
.sym 88162 $abc$63045$new_n2929_
.sym 88163 rvsoc.data_wdata[31]
.sym 88167 rvsoc.data_wdata[25]
.sym 88170 $abc$63045$new_n2924_
.sym 88176 $abc$63045$new_n2926_
.sym 88177 $abc$63045$new_n2925_
.sym 88178 $abc$63045$new_n2924_
.sym 88182 $abc$63045$new_n2929_
.sym 88183 $abc$63045$new_n2927_
.sym 88184 $abc$63045$new_n2923_
.sym 88191 rvsoc.data_wdata[29]
.sym 88195 rvsoc.uart0.div[9]
.sym 88202 rvsoc.data_wdata[31]
.sym 88206 rvsoc.data_wdata[25]
.sym 88213 rvsoc.uart0.rx_divcnt[18]
.sym 88221 rvsoc.data_wdata[28]
.sym 88222 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 88223 rvsoc.clkn
.sym 88224 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 88225 rvsoc.cpu0.F_actv_pc[11]
.sym 88226 rvsoc.cpu0.F_actv_pc[4]
.sym 88228 $abc$63045$new_n2929_
.sym 88229 rvsoc.cpu0.F_insn[14]
.sym 88230 rvsoc.cpu0.F_actv_pc[27]
.sym 88231 rvsoc.cpu0.F_actv_pc[6]
.sym 88236 $abc$63045$new_ys__n2231_inv_
.sym 88238 $auto$alumacc.cc:474:replace_alu$3191.AA[10]
.sym 88239 rvsoc.uart0.div[25]
.sym 88242 $auto$alumacc.cc:474:replace_alu$3191.AA[11]
.sym 88243 rvsoc.uart0.div[29]
.sym 88245 rvsoc.cpu0.D_actv_pc[27]
.sym 88247 rvsoc.uart0.div[31]
.sym 88248 $auto$alumacc.cc:474:replace_alu$3191.AA[14]
.sym 88249 rvsoc.cpu0.umul_hihi[8]
.sym 88250 rvsoc.cpu0.F_insn[14]
.sym 88251 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 88254 rvsoc.code_adrs[6]
.sym 88255 rvsoc.cpu0.sys_mcause[0]
.sym 88257 $abc$63045$new_n6154_
.sym 88258 rvsoc.mem_vdata[15][14]
.sym 88260 rvsoc.eram.adrs[2]
.sym 88266 rvsoc.cpu0.E_mcause[28]
.sym 88269 rvsoc.cpu0.E_mcause[27]
.sym 88276 rvsoc.cpu0.E_mcause[0]
.sym 88277 rvsoc.cpu0.sys_mcause[25]
.sym 88281 rvsoc.cpu0.E_mcause[26]
.sym 88284 rvsoc.cpu0.E_insn_typ[8]
.sym 88287 $abc$63045$new_n2928_
.sym 88288 rvsoc.cpu0.sys_mcause[28]
.sym 88292 rvsoc.cpu0.E_mcause[25]
.sym 88294 rvsoc.cpu0.sys_mcause[26]
.sym 88296 rvsoc.cpu0.umul_hihi[7]
.sym 88299 rvsoc.cpu0.sys_mcause[28]
.sym 88305 rvsoc.cpu0.E_mcause[25]
.sym 88306 rvsoc.cpu0.E_mcause[28]
.sym 88307 rvsoc.cpu0.E_mcause[27]
.sym 88308 rvsoc.cpu0.E_mcause[26]
.sym 88313 rvsoc.cpu0.sys_mcause[25]
.sym 88317 rvsoc.cpu0.umul_hihi[7]
.sym 88323 rvsoc.cpu0.E_insn_typ[8]
.sym 88324 rvsoc.cpu0.E_mcause[0]
.sym 88326 $abc$63045$new_n2928_
.sym 88343 rvsoc.cpu0.sys_mcause[26]
.sym 88345 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 88346 rvsoc.clka
.sym 88348 rvsoc.cpu0.E_mcause[3]
.sym 88349 $abc$63045$new_n2932_
.sym 88350 rvsoc.cpu0.E_mcause[15]
.sym 88351 rvsoc.cpu0.E_mcause[16]
.sym 88352 rvsoc.cpu0.E_mcause[17]
.sym 88353 $abc$63045$new_n2928_
.sym 88354 rvsoc.cpu0.E_mcause[19]
.sym 88355 $abc$63045$new_n2933_
.sym 88358 rvsoc.cpu0.sys_mcause[10]
.sym 88359 rvsoc.data_wdata[21]
.sym 88365 rvsoc.code_adrs[31]
.sym 88368 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 88372 rvsoc.cpu0.D_op2[10]
.sym 88373 rvsoc.code_adrs[11]
.sym 88374 $abc$63045$new_ys__n527_
.sym 88375 rvsoc.data_wdata[30]
.sym 88376 rvsoc.cpu0.sys_mcause[24]
.sym 88377 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 88378 rvsoc.cpu0.sys_mcause[19]
.sym 88379 rvsoc.data_adrs[3]
.sym 88380 rvsoc.cpu0.E_mul_hihi[29]
.sym 88381 rvsoc.uart0.cfg[4]
.sym 88382 rvsoc.cpu0.sys_mcause[23]
.sym 88393 rvsoc.cpu0.umul_hihi[10]
.sym 88406 rvsoc.cpu0.sys_mcause[27]
.sym 88409 rvsoc.cpu0.umul_hihi[8]
.sym 88412 rvsoc.cpu0.umul_hihi[29]
.sym 88415 rvsoc.cpu0.sys_mcause[0]
.sym 88416 rvsoc.cpu0.umul_hihi[31]
.sym 88417 rvsoc.cpu0.umul_hihi[30]
.sym 88419 rvsoc.cpu0.D_op2[9]
.sym 88423 rvsoc.cpu0.umul_hihi[29]
.sym 88430 rvsoc.cpu0.umul_hihi[30]
.sym 88435 rvsoc.cpu0.sys_mcause[0]
.sym 88440 rvsoc.cpu0.sys_mcause[27]
.sym 88446 rvsoc.cpu0.umul_hihi[31]
.sym 88452 rvsoc.cpu0.D_op2[9]
.sym 88458 rvsoc.cpu0.umul_hihi[8]
.sym 88467 rvsoc.cpu0.umul_hihi[10]
.sym 88468 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 88469 rvsoc.clka
.sym 88471 rvsoc.cpu0.E_mcause[18]
.sym 88472 rvsoc.cpu0.E_mcause[14]
.sym 88473 rvsoc.cpu0.E_mcause[13]
.sym 88474 rvsoc.cpu0.E_mcause[1]
.sym 88475 rvsoc.cpu0.E_actv_pc[27]
.sym 88476 rvsoc.cpu0.E_mcause[4]
.sym 88477 rvsoc.cpu0.E_mcause[2]
.sym 88478 rvsoc.cpu0.E_mcause[20]
.sym 88482 rvsoc.cpu0.sys_mcause[24]
.sym 88484 rvsoc.cpu0.umul_hihi[2]
.sym 88485 rvsoc.cpu0.D_actv_pc[13]
.sym 88488 rvsoc.cpu0.umul_hihi[3]
.sym 88492 rvsoc.cpu0.umul_hihi[5]
.sym 88495 rvsoc.cpu0.sys_mcause[14]
.sym 88497 rvsoc.data_wdata[4]
.sym 88498 rvsoc.cpu0.umul_hihi[29]
.sym 88499 rvsoc.data_wdata[25]
.sym 88500 rvsoc.data_wdata[26]
.sym 88501 rvsoc.cpu0.sys_mcause[30]
.sym 88502 rvsoc.cpu0.umul_hihi[31]
.sym 88503 rvsoc.cpu0.umul_hihi[30]
.sym 88504 rvsoc.cpu0.umul_hihi[24]
.sym 88505 rvsoc.cpu0.D_op2[9]
.sym 88506 rvsoc.data_wdata[31]
.sym 88512 rvsoc.cpu0.umul_hihi[23]
.sym 88515 rvsoc.cpu0.umul_hihi[24]
.sym 88516 rvsoc.cpu0.D_actv_pc[15]
.sym 88517 rvsoc.cpu0.E_actv_pc[15]
.sym 88523 rvsoc.cpu0.umul_hihi[28]
.sym 88524 rvsoc.cpu0.E_next_pc[15]
.sym 88527 rvsoc.cpu0.umul_hihi[22]
.sym 88532 $abc$63045$new_ys__n2556_inv_
.sym 88536 rvsoc.cpu0.D_next_pc[15]
.sym 88540 rvsoc.cpu0.D_next_pc[26]
.sym 88548 rvsoc.cpu0.D_next_pc[26]
.sym 88551 rvsoc.cpu0.umul_hihi[24]
.sym 88559 rvsoc.cpu0.umul_hihi[22]
.sym 88564 rvsoc.cpu0.umul_hihi[23]
.sym 88570 rvsoc.cpu0.D_next_pc[15]
.sym 88578 rvsoc.cpu0.D_actv_pc[15]
.sym 88582 rvsoc.cpu0.E_actv_pc[15]
.sym 88583 $abc$63045$new_ys__n2556_inv_
.sym 88584 rvsoc.cpu0.E_next_pc[15]
.sym 88588 rvsoc.cpu0.umul_hihi[28]
.sym 88591 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 88592 rvsoc.clka
.sym 88594 $abc$63045$new_n3821_
.sym 88595 rvsoc.uart0.cfg[27]
.sym 88596 $abc$63045$new_n3819_
.sym 88597 $abc$63045$new_n3826_
.sym 88598 rvsoc.uart0.cfg[4]
.sym 88599 rvsoc.uart0.cfg[26]
.sym 88600 $abc$63045$new_n3232_
.sym 88601 $abc$63045$new_n3825_
.sym 88604 rvsoc.data_wdata[2]
.sym 88605 rvsoc.data_wdata[26]
.sym 88606 rvsoc.uart0.div[16]
.sym 88607 rvsoc.cpu0.umul_hihi[10]
.sym 88610 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 88611 rvsoc.cpu0.umul_hihi[11]
.sym 88613 rvsoc.cpu0.D_op2[19]
.sym 88615 rvsoc.cpu0.D_insn[24]
.sym 88618 rvsoc.cpu0.D_insn_typ[7]
.sym 88619 $abc$63045$new_n4179_
.sym 88620 rvsoc.cpu0.sys_mcause[28]
.sym 88621 rvsoc.cpu0.D_insn_typ[7]
.sym 88623 $abc$63045$new_n3232_
.sym 88624 rvsoc.data_wdata[28]
.sym 88625 $abc$63045$new_ys__n1872_inv_
.sym 88626 rvsoc.cpu0.sys_mcause[26]
.sym 88627 rvsoc.cpu0.D_insn_typ[3]
.sym 88628 rvsoc.cpu0.sys_mcause[10]
.sym 88629 rvsoc.cpu0.D_next_pc[12]
.sym 88637 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 88638 $abc$63045$new_ys__n1872_inv_
.sym 88639 rvsoc.cpu0.D_insn_typ[8]
.sym 88642 $abc$63045$new_ys__n1597_
.sym 88643 $abc$63045$new_n4179_
.sym 88645 rvsoc.cpu0.D_insn_typ[7]
.sym 88646 $abc$63045$new_ys__n1602_inv_
.sym 88647 rvsoc.cpu0.D_insn[19]
.sym 88648 rvsoc.cpu0.D_funct3[1]
.sym 88650 rvsoc.cpu0.sys_mcause[19]
.sym 88651 $abc$63045$new_n3821_
.sym 88652 $PACKER_GND_NET
.sym 88656 rvsoc.cpu0.sys_mcause[0]
.sym 88660 rvsoc.cpu0.D_insn_typ[3]
.sym 88664 rvsoc.cpu0.D_op2[19]
.sym 88665 rvsoc.cpu0.D_op2[3]
.sym 88666 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[19]
.sym 88668 $abc$63045$new_n3821_
.sym 88669 rvsoc.cpu0.sys_mcause[0]
.sym 88670 rvsoc.cpu0.D_insn_typ[8]
.sym 88674 $PACKER_GND_NET
.sym 88683 $PACKER_GND_NET
.sym 88686 rvsoc.cpu0.D_insn_typ[7]
.sym 88687 rvsoc.cpu0.D_insn_typ[3]
.sym 88688 rvsoc.cpu0.D_insn[19]
.sym 88689 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[19]
.sym 88693 $PACKER_GND_NET
.sym 88698 $PACKER_GND_NET
.sym 88704 rvsoc.cpu0.sys_mcause[19]
.sym 88705 $abc$63045$new_n4179_
.sym 88706 $abc$63045$new_ys__n1602_inv_
.sym 88707 $abc$63045$new_ys__n1597_
.sym 88710 rvsoc.cpu0.D_op2[3]
.sym 88711 rvsoc.cpu0.D_op2[19]
.sym 88712 $abc$63045$new_ys__n1872_inv_
.sym 88713 rvsoc.cpu0.D_funct3[1]
.sym 88714 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 88715 rvsoc.clka
.sym 88717 $abc$63045$new_ys__n11121_
.sym 88718 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 88720 rvsoc.cpu0.D_actv_pc[4]
.sym 88721 $abc$63045$new_n3829_
.sym 88722 $abc$63045$new_n3828_
.sym 88723 rvsoc.cpu0.D_next_pc[27]
.sym 88724 $abc$63045$new_n3827_
.sym 88727 rvsoc.cpu0.D_next_pc[12]
.sym 88728 $abc$63045$new_ys__n1872_inv_
.sym 88730 rvsoc.cpu0.umul_hihi[18]
.sym 88732 rvsoc.cpu0.sysregs[1][13]
.sym 88733 rvsoc.cpu0.sys_mcause[10]
.sym 88734 $abc$63045$new_ys__n1872_inv_
.sym 88738 rvsoc.data_adrs[3]
.sym 88740 rvsoc.cpu0.umul_hihi[22]
.sym 88741 $abc$63045$new_n6154_
.sym 88742 rvsoc.cpu0.sys_mcause[0]
.sym 88743 rvsoc.data_adrs[2]
.sym 88744 rvsoc.cpu0.D_op2[6]
.sym 88745 $abc$63045$new_n4680_
.sym 88746 rvsoc.cpu0.D_insn_typ[3]
.sym 88748 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 88749 rvsoc.cpu0.D_insn[18]
.sym 88750 rvsoc.cpu0.D_op2[22]
.sym 88751 rvsoc.cpu0.D_op2[3]
.sym 88752 rvsoc.eram.adrs[2]
.sym 88758 $abc$63045$new_n4179_
.sym 88759 rvsoc.cpu0.D_insn[14]
.sym 88760 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 88762 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[16]
.sym 88764 rvsoc.cpu0.sys_mcause[16]
.sym 88768 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[14]
.sym 88770 $abc$63045$new_ys__n1647_inv_
.sym 88772 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[18]
.sym 88775 rvsoc.cpu0.D_insn[18]
.sym 88778 rvsoc.cpu0.D_insn_typ[7]
.sym 88780 rvsoc.cpu0.F_next_pc[26]
.sym 88781 rvsoc.cpu0.D_insn_typ[7]
.sym 88782 rvsoc.cpu0.F_next_pc[10]
.sym 88783 rvsoc.cpu0.sys_mcause[14]
.sym 88784 rvsoc.cpu0.D_insn[16]
.sym 88787 rvsoc.cpu0.D_insn_typ[3]
.sym 88788 $abc$63045$new_ys__n1677_inv_
.sym 88789 rvsoc.cpu0.F_next_pc[12]
.sym 88791 rvsoc.cpu0.sys_mcause[16]
.sym 88792 $abc$63045$new_ys__n1647_inv_
.sym 88793 $abc$63045$new_n4179_
.sym 88797 rvsoc.cpu0.D_insn[18]
.sym 88798 rvsoc.cpu0.D_insn_typ[3]
.sym 88799 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[18]
.sym 88800 rvsoc.cpu0.D_insn_typ[7]
.sym 88805 rvsoc.cpu0.F_next_pc[26]
.sym 88812 rvsoc.cpu0.F_next_pc[12]
.sym 88815 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[16]
.sym 88816 rvsoc.cpu0.D_insn_typ[7]
.sym 88817 rvsoc.cpu0.D_insn_typ[3]
.sym 88818 rvsoc.cpu0.D_insn[16]
.sym 88821 rvsoc.cpu0.F_next_pc[10]
.sym 88827 rvsoc.cpu0.D_insn_typ[3]
.sym 88828 rvsoc.cpu0.D_insn[14]
.sym 88829 rvsoc.cpu0.D_insn_typ[7]
.sym 88830 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[14]
.sym 88833 $abc$63045$new_ys__n1677_inv_
.sym 88834 $abc$63045$new_n4179_
.sym 88836 rvsoc.cpu0.sys_mcause[14]
.sym 88837 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 88838 rvsoc.clka
.sym 88840 $abc$63045$new_n4680_
.sym 88841 rvsoc.uart0.status[6]
.sym 88842 $abc$63045$new_n4727_
.sym 88843 $abc$63045$new_ys__n1612_
.sym 88844 $abc$63045$new_ys__n1552_
.sym 88845 $abc$63045$new_n4638_
.sym 88846 $abc$63045$new_ys__n1549_
.sym 88847 rvsoc.spi0.status[31]
.sym 88850 $abc$63045$new_ys__n2146_
.sym 88852 $abc$63045$new_n4597_
.sym 88856 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 88857 $abc$63045$new_n3349_
.sym 88858 $abc$63045$new_ys__n11122_inv_
.sym 88860 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 88861 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 88864 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 88865 rvsoc.cpu0.sys_mcause[17]
.sym 88866 $abc$63045$new_ys__n527_
.sym 88867 $abc$63045$new_n4638_
.sym 88868 rvsoc.cpu0.F_next_pc[10]
.sym 88869 rvsoc.cpu0.D_op2[10]
.sym 88870 rvsoc.cpu0.D_actv_pc[5]
.sym 88871 rvsoc.data_adrs[3]
.sym 88872 rvsoc.cpu0.D_next_pc[27]
.sym 88873 rvsoc.cpu0.F_next_pc[11]
.sym 88874 rvsoc.data_wdata[30]
.sym 88875 rvsoc.cpu0.sys_mcause[25]
.sym 88881 rvsoc.cpu0.D_insn[23]
.sym 88882 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[21]
.sym 88883 rvsoc.cpu0.D_next_pc[26]
.sym 88884 $abc$63045$new_n4749_
.sym 88886 $abc$63045$new_n4179_
.sym 88887 rvsoc.cpu0.D_insn_typ[3]
.sym 88888 $abc$63045$new_ys__n1537_
.sym 88889 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[20]
.sym 88890 rvsoc.cpu0.D_insn_typ[7]
.sym 88891 rvsoc.cpu0.sys_mcause[23]
.sym 88892 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[23]
.sym 88893 rvsoc.cpu0.sys_mcause[26]
.sym 88894 $abc$63045$new_n4179_
.sym 88895 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[26]
.sym 88898 rvsoc.cpu0.D_insn[20]
.sym 88899 rvsoc.cpu0.D_insn_typ[7]
.sym 88900 rvsoc.cpu0.D_op2[7]
.sym 88901 $abc$63045$new_ys__n1872_inv_
.sym 88904 rvsoc.cpu0.D_op2[23]
.sym 88905 rvsoc.cpu0.D_insn[26]
.sym 88906 rvsoc.code_adrs[28]
.sym 88908 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 88909 $abc$63045$new_ys__n11122_inv_
.sym 88910 rvsoc.cpu0.D_funct3[1]
.sym 88911 rvsoc.cpu0.D_insn[21]
.sym 88914 rvsoc.cpu0.D_insn_typ[7]
.sym 88915 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[20]
.sym 88916 rvsoc.cpu0.D_insn_typ[3]
.sym 88917 rvsoc.cpu0.D_insn[20]
.sym 88920 rvsoc.cpu0.D_insn[21]
.sym 88921 rvsoc.cpu0.D_insn_typ[3]
.sym 88922 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[21]
.sym 88923 rvsoc.cpu0.D_insn_typ[7]
.sym 88926 rvsoc.cpu0.D_insn[23]
.sym 88927 $abc$63045$new_n4749_
.sym 88928 rvsoc.cpu0.D_insn_typ[7]
.sym 88929 $abc$63045$new_ys__n1537_
.sym 88932 rvsoc.cpu0.sys_mcause[23]
.sym 88933 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[23]
.sym 88934 $abc$63045$new_n4179_
.sym 88935 rvsoc.cpu0.D_insn_typ[3]
.sym 88938 rvsoc.cpu0.D_next_pc[26]
.sym 88939 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[26]
.sym 88940 rvsoc.cpu0.D_insn_typ[3]
.sym 88941 $abc$63045$new_ys__n11122_inv_
.sym 88944 rvsoc.cpu0.D_insn[26]
.sym 88945 rvsoc.cpu0.D_insn_typ[7]
.sym 88946 rvsoc.cpu0.sys_mcause[26]
.sym 88947 $abc$63045$new_n4179_
.sym 88950 rvsoc.code_adrs[28]
.sym 88956 rvsoc.cpu0.D_op2[23]
.sym 88957 rvsoc.cpu0.D_funct3[1]
.sym 88958 rvsoc.cpu0.D_op2[7]
.sym 88959 $abc$63045$new_ys__n1872_inv_
.sym 88960 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 88961 rvsoc.clka
.sym 88963 $abc$63045$new_ys__n1398_inv_
.sym 88964 rvsoc.cpu0.D_next_pc[8]
.sym 88965 $abc$63045$new_ys__n1447_
.sym 88966 rvsoc.cpu0.D_actv_pc[25]
.sym 88967 rvsoc.cpu0.D_actv_pc[28]
.sym 88968 rvsoc.cpu0.D_next_pc[11]
.sym 88969 $abc$63045$new_n4834_
.sym 88970 $abc$63045$new_ys__n527_
.sym 88975 rvsoc.cpu0.D_insn[23]
.sym 88976 $abc$63045$new_n4179_
.sym 88978 rvsoc.cpu0.D_insn[14]
.sym 88979 rvsoc.cpu0.sys_mcause[29]
.sym 88980 rvsoc.spi0.status[31]
.sym 88981 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[13]
.sym 88982 $abc$63045$new_ys__n2556_inv_
.sym 88983 rvsoc.cpu0.D_insn[22]
.sym 88986 $abc$63045$new_n4727_
.sym 88987 rvsoc.data_wdata[26]
.sym 88988 rvsoc.cpu0.D_funct3[0]
.sym 88989 rvsoc.cpu0.E_Br_adrs[2]
.sym 88990 rvsoc.cpu0.F_next_pc[8]
.sym 88991 rvsoc.cpu0.D_funct3[0]
.sym 88992 $abc$63045$new_n4818_
.sym 88993 rvsoc.cpu0.sys_mcause[30]
.sym 88994 $abc$63045$new_n4817_
.sym 88995 $abc$63045$new_n4294_
.sym 88996 rvsoc.cpu0.D_op2[29]
.sym 88997 rvsoc.cpu0.D_op2[9]
.sym 88998 $abc$63045$new_n4317_
.sym 89005 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[29]
.sym 89006 rvsoc.spi0.status[12]
.sym 89008 rvsoc.cpu0.D_insn_typ[7]
.sym 89009 rvsoc.cpu0.D_insn_typ[12]
.sym 89010 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[13]
.sym 89011 rvsoc.cpu0.sys_mcause[28]
.sym 89012 rvsoc.cpu0.D_op1[13]
.sym 89013 $abc$63045$new_ys__n1572_inv_
.sym 89015 rvsoc.cpu0.D_insn[29]
.sym 89016 rvsoc.cpu0.D_insn_typ[7]
.sym 89017 rvsoc.cpu0.D_insn[17]
.sym 89020 $abc$63045$new_n4179_
.sym 89021 $abc$63045$new_ys__n1452_inv_
.sym 89022 rvsoc.cpu0.D_insn[28]
.sym 89023 $abc$63045$new_ys__n527_
.sym 89025 rvsoc.cpu0.sys_mcause[17]
.sym 89026 rvsoc.cpu0.D_insn_typ[13]
.sym 89027 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[27]
.sym 89028 $abc$63045$new_n4179_
.sym 89029 rvsoc.cpu0.D_insn_typ[3]
.sym 89030 $abc$63045$new_ys__n1447_
.sym 89031 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 89032 rvsoc.cpu0.D_insn[27]
.sym 89034 rvsoc.cpu0.sys_mcause[21]
.sym 89035 rvsoc.cpu0.sys_mcause[29]
.sym 89037 rvsoc.spi0.status[12]
.sym 89038 $abc$63045$new_ys__n527_
.sym 89043 rvsoc.cpu0.D_insn_typ[7]
.sym 89044 rvsoc.cpu0.D_insn_typ[3]
.sym 89045 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[29]
.sym 89046 rvsoc.cpu0.D_insn[29]
.sym 89049 $abc$63045$new_ys__n1572_inv_
.sym 89050 rvsoc.cpu0.sys_mcause[21]
.sym 89051 $abc$63045$new_n4179_
.sym 89055 rvsoc.cpu0.D_op1[13]
.sym 89056 rvsoc.cpu0.D_insn_typ[13]
.sym 89057 rvsoc.cpu0.D_insn_typ[12]
.sym 89058 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[13]
.sym 89061 $abc$63045$new_n4179_
.sym 89062 rvsoc.cpu0.sys_mcause[28]
.sym 89063 rvsoc.cpu0.D_insn[28]
.sym 89064 rvsoc.cpu0.D_insn_typ[7]
.sym 89067 $abc$63045$new_n4179_
.sym 89068 rvsoc.cpu0.D_insn[17]
.sym 89069 rvsoc.cpu0.sys_mcause[17]
.sym 89070 rvsoc.cpu0.D_insn_typ[7]
.sym 89073 rvsoc.cpu0.sys_mcause[29]
.sym 89074 $abc$63045$new_ys__n1452_inv_
.sym 89075 $abc$63045$new_n4179_
.sym 89076 $abc$63045$new_ys__n1447_
.sym 89079 rvsoc.cpu0.D_insn[27]
.sym 89080 rvsoc.cpu0.D_insn_typ[3]
.sym 89081 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[27]
.sym 89082 rvsoc.cpu0.D_insn_typ[7]
.sym 89083 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 89084 rvsoc.clkn
.sym 89086 $abc$63045$new_ys__n1386_inv_
.sym 89087 $abc$63045$new_ys__n1492_
.sym 89088 $abc$63045$new_n4294_
.sym 89089 $abc$63045$new_ys__n1389_inv_
.sym 89090 $abc$63045$new_n4340_
.sym 89091 rvsoc.cpu0.F_next_pc[2]
.sym 89092 rvsoc.cpu0.F_next_pc[0]
.sym 89093 $abc$63045$new_ys__n1507_
.sym 89096 rvsoc.cpu0.D_op2[2]
.sym 89097 rvsoc.cpu0.D_next_pc[14]
.sym 89100 rvsoc.spi0.status[12]
.sym 89101 rvsoc.cpu0.D_actv_pc[25]
.sym 89103 rvsoc.cpu0.D_insn[29]
.sym 89105 rvsoc.cpu0.D_insn[17]
.sym 89106 rvsoc.cpu0.F_actv_pc[25]
.sym 89110 rvsoc.cpu0.D_insn_typ[7]
.sym 89111 $abc$63045$new_ys__n1872_inv_
.sym 89112 rvsoc.cpu0.D_insn_typ[13]
.sym 89113 rvsoc.cpu0.D_op2[13]
.sym 89114 rvsoc.cpu0.D_op1[0]
.sym 89115 rvsoc.cpu0.D_op2[26]
.sym 89116 rvsoc.cpu0.D_insn_typ[14]
.sym 89117 $abc$63045$new_n4624_
.sym 89118 $abc$63045$new_n4834_
.sym 89119 $abc$63045$new_n4179_
.sym 89120 rvsoc.data_wdata[28]
.sym 89121 rvsoc.cpu0.D_next_pc[12]
.sym 89127 rvsoc.cpu0.D_actv_pc[14]
.sym 89128 rvsoc.cpu0.E_next_pc[14]
.sym 89130 $abc$63045$new_n4179_
.sym 89131 rvsoc.cpu0.D_op2[4]
.sym 89133 $abc$63045$new_n3349_
.sym 89135 rvsoc.cpu0.D_actv_pc[26]
.sym 89136 rvsoc.cpu0.D_insn_typ[7]
.sym 89137 rvsoc.cpu0.D_next_pc[18]
.sym 89142 rvsoc.cpu0.E_actv_pc[14]
.sym 89143 rvsoc.cpu0.sys_mcause[4]
.sym 89144 rvsoc.cpu0.D_insn[30]
.sym 89145 rvsoc.cpu0.E_take_Br
.sym 89146 $abc$63045$new_ys__n2556_inv_
.sym 89148 rvsoc.cpu0.F_next_pc[2]
.sym 89149 rvsoc.cpu0.E_Br_adrs[2]
.sym 89151 $abc$63045$new_ys__n1872_inv_
.sym 89152 $abc$63045$new_ys__n1492_
.sym 89153 rvsoc.cpu0.sys_mcause[30]
.sym 89156 $abc$63045$new_n4179_
.sym 89157 $abc$63045$new_ys__n1880_inv_
.sym 89158 rvsoc.cpu0.D_next_pc[14]
.sym 89160 rvsoc.cpu0.E_take_Br
.sym 89161 rvsoc.cpu0.F_next_pc[2]
.sym 89162 rvsoc.cpu0.E_Br_adrs[2]
.sym 89169 rvsoc.cpu0.D_next_pc[14]
.sym 89172 $abc$63045$new_n3349_
.sym 89173 rvsoc.cpu0.E_next_pc[14]
.sym 89174 rvsoc.cpu0.E_actv_pc[14]
.sym 89175 $abc$63045$new_ys__n2556_inv_
.sym 89178 $abc$63045$new_n4179_
.sym 89179 rvsoc.cpu0.D_op2[4]
.sym 89180 $abc$63045$new_ys__n1872_inv_
.sym 89181 rvsoc.cpu0.sys_mcause[4]
.sym 89184 rvsoc.cpu0.D_insn_typ[7]
.sym 89185 rvsoc.cpu0.sys_mcause[30]
.sym 89186 $abc$63045$new_n4179_
.sym 89187 rvsoc.cpu0.D_insn[30]
.sym 89190 $abc$63045$new_ys__n1880_inv_
.sym 89192 rvsoc.cpu0.D_actv_pc[26]
.sym 89193 $abc$63045$new_ys__n1492_
.sym 89197 rvsoc.cpu0.D_next_pc[18]
.sym 89203 rvsoc.cpu0.D_actv_pc[14]
.sym 89206 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 89207 rvsoc.clka
.sym 89209 rvsoc.cpu0.E_next_pc[4]
.sym 89210 rvsoc.code_adrs[0]
.sym 89211 rvsoc.cpu0.E_actv_pc[5]
.sym 89212 $abc$63045$new_ys__n10027_inv_
.sym 89213 rvsoc.cpu0.E_actv_pc[25]
.sym 89214 rvsoc.cpu0.E_actv_pc[4]
.sym 89215 rvsoc.cpu0.E_next_pc[25]
.sym 89216 $abc$63045$new_n4232_
.sym 89217 rvsoc.cpu0.D_actv_pc[26]
.sym 89222 $abc$63045$new_ys__n1872_inv_
.sym 89228 $abc$63045$new_ys__n1872_inv_
.sym 89230 $abc$63045$new_ys__n6314_
.sym 89233 $abc$63045$new_n4680_
.sym 89234 rvsoc.cpu0.D_next_pc[30]
.sym 89235 rvsoc.cpu0.sys_mcause[0]
.sym 89237 $abc$63045$new_n4861_
.sym 89238 $abc$63045$new_n4905_
.sym 89239 rvsoc.cpu0.D_op2[27]
.sym 89240 rvsoc.data_adrs[2]
.sym 89241 rvsoc.cpu0.D_insn_typ[3]
.sym 89242 rvsoc.cpu0.E_next_pc[4]
.sym 89243 rvsoc.cpu0.D_op2[3]
.sym 89244 $abc$63045$new_n6154_
.sym 89251 $abc$63045$new_ys__n1887_inv_
.sym 89252 $abc$63045$new_n3842_
.sym 89253 rvsoc.cpu0.sysregs[3][0]
.sym 89254 rvsoc.cpu0.D_insn_typ[12]
.sym 89255 rvsoc.cpu0.D_insn_typ[13]
.sym 89256 $abc$63045$new_n3816_
.sym 89257 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[0]
.sym 89259 rvsoc.cpu0.D_insn_typ[8]
.sym 89263 $abc$63045$new_ys__n1885_
.sym 89264 rvsoc.cpu0.D_next_pc[9]
.sym 89268 rvsoc.cpu0.D_actv_pc[18]
.sym 89270 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[0]
.sym 89272 rvsoc.cpu0.D_actv_pc[0]
.sym 89273 rvsoc.cpu0.D_insn[21]
.sym 89274 rvsoc.cpu0.D_op1[0]
.sym 89276 rvsoc.cpu0.D_insn_typ[14]
.sym 89279 rvsoc.cpu0.sysregs[1][0]
.sym 89283 rvsoc.cpu0.D_actv_pc[18]
.sym 89289 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[0]
.sym 89290 $abc$63045$new_ys__n1885_
.sym 89291 rvsoc.cpu0.D_insn_typ[14]
.sym 89292 $abc$63045$new_n3842_
.sym 89295 rvsoc.cpu0.D_insn_typ[12]
.sym 89296 rvsoc.cpu0.D_op1[0]
.sym 89297 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[0]
.sym 89298 rvsoc.cpu0.D_insn_typ[13]
.sym 89301 rvsoc.cpu0.D_next_pc[9]
.sym 89307 rvsoc.cpu0.D_actv_pc[0]
.sym 89313 rvsoc.cpu0.D_insn[21]
.sym 89314 rvsoc.cpu0.D_insn_typ[8]
.sym 89315 rvsoc.cpu0.sysregs[3][0]
.sym 89316 rvsoc.cpu0.sysregs[1][0]
.sym 89319 rvsoc.cpu0.sysregs[1][0]
.sym 89320 $abc$63045$new_ys__n1887_inv_
.sym 89321 $abc$63045$new_n3816_
.sym 89328 rvsoc.cpu0.D_actv_pc[0]
.sym 89329 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 89330 rvsoc.clka
.sym 89332 $abc$63045$new_n6065_
.sym 89333 rvsoc.cpu0.E_actv_pc[17]
.sym 89334 $abc$63045$new_ys__n1392_inv_
.sym 89335 $abc$63045$new_ys__n1582_
.sym 89336 $abc$63045$new_n4679_
.sym 89337 $abc$63045$new_ys__n1576_
.sym 89338 $abc$63045$new_n4833_
.sym 89339 $abc$63045$new_ys__n1477_
.sym 89343 $abc$63045$new_ys__n10017_inv_
.sym 89345 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 89350 rvsoc.cpu0.D_actv_pc[16]
.sym 89352 $abc$63045$new_n4263_
.sym 89353 $abc$63045$new_ys__n11122_inv_
.sym 89355 rvsoc.cpu0.D_insn_typ[8]
.sym 89356 rvsoc.cpu0.E_actv_pc[5]
.sym 89357 rvsoc.cpu0.D_op2[10]
.sym 89358 $abc$63045$new_ys__n1880_inv_
.sym 89360 rvsoc.cpu0.D_actv_pc[17]
.sym 89362 rvsoc.cpu0.D_next_pc[28]
.sym 89363 $abc$63045$new_ys__n1475_
.sym 89364 rvsoc.cpu0.D_next_pc[27]
.sym 89365 rvsoc.data_wdata[30]
.sym 89376 $abc$63045$new_ys__n1880_inv_
.sym 89378 rvsoc.cpu0.D_actv_pc[17]
.sym 89379 $abc$63045$new_n4880_
.sym 89381 rvsoc.uart0.cfg[1]
.sym 89382 $abc$63045$new_n4882_
.sym 89383 rvsoc.cpu0.D_actv_pc[20]
.sym 89387 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[17]
.sym 89388 $abc$63045$new_n4617_
.sym 89389 $abc$63045$new_n4618_
.sym 89394 rvsoc.cpu0.D_next_pc[29]
.sym 89395 $abc$63045$new_ys__n1445_
.sym 89396 $abc$63045$new_ys__n11122_inv_
.sym 89397 rvsoc.cpu0.D_actv_pc[29]
.sym 89400 rvsoc.data_adrs[2]
.sym 89401 rvsoc.cpu0.D_insn_typ[3]
.sym 89403 rvsoc.data_adrs[3]
.sym 89404 rvsoc.uart0.status[1]
.sym 89409 rvsoc.cpu0.D_next_pc[29]
.sym 89412 rvsoc.cpu0.D_actv_pc[17]
.sym 89413 $abc$63045$new_n4617_
.sym 89414 $abc$63045$new_ys__n1880_inv_
.sym 89418 $abc$63045$new_n4882_
.sym 89419 rvsoc.cpu0.D_actv_pc[29]
.sym 89420 $abc$63045$new_n4880_
.sym 89421 $abc$63045$new_ys__n1880_inv_
.sym 89424 rvsoc.data_adrs[3]
.sym 89425 rvsoc.uart0.status[1]
.sym 89426 rvsoc.uart0.cfg[1]
.sym 89427 rvsoc.data_adrs[2]
.sym 89431 rvsoc.cpu0.D_actv_pc[20]
.sym 89436 rvsoc.cpu0.D_actv_pc[29]
.sym 89443 rvsoc.cpu0.D_next_pc[29]
.sym 89444 $abc$63045$new_ys__n1445_
.sym 89445 $abc$63045$new_ys__n11122_inv_
.sym 89448 rvsoc.cpu0.D_insn_typ[3]
.sym 89449 $abc$63045$new_n4618_
.sym 89450 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[17]
.sym 89452 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 89453 rvsoc.clka
.sym 89455 rvsoc.cpu0.E_next_pc[27]
.sym 89456 $abc$63045$new_ys__n12498_inv_
.sym 89457 $abc$63045$new_n3482_
.sym 89458 $abc$63045$new_n3561_
.sym 89459 $abc$63045$new_ys__n12475_inv_
.sym 89460 $abc$63045$new_ys__n12476_inv_
.sym 89461 $abc$63045$new_n3486_
.sym 89462 $abc$63045$new_n3570_
.sym 89467 rvsoc.uart0.cfg[1]
.sym 89469 rvsoc.data_wdata[15]
.sym 89471 $abc$63045$new_n4616_
.sym 89475 $abc$63045$new_ys__n1580_
.sym 89477 rvsoc.cpu0.F_next_pc[17]
.sym 89479 rvsoc.data_wdata[25]
.sym 89480 $abc$63045$new_n4818_
.sym 89481 $abc$63045$new_ys__n1445_
.sym 89482 $abc$63045$new_n3349_
.sym 89483 rvsoc.data_wdata[26]
.sym 89485 rvsoc.cpu0.D_op2[1]
.sym 89486 $abc$63045$new_ys__n10027_inv_
.sym 89487 $abc$63045$new_n4817_
.sym 89488 rvsoc.cpu0.D_funct3[0]
.sym 89490 rvsoc.uart0.status[1]
.sym 89496 rvsoc.cpu0.E_actv_pc[18]
.sym 89498 rvsoc.cpu0.E_actv_pc[9]
.sym 89499 rvsoc.data_wdata[18]
.sym 89500 rvsoc.cpu0.E_actv_pc[20]
.sym 89501 $abc$63045$new_ys__n3576_
.sym 89503 $abc$63045$new_n3349_
.sym 89504 rvsoc.cpu0.E_next_pc[29]
.sym 89505 rvsoc.cpu0.D_next_pc[20]
.sym 89509 rvsoc.cpu0.E_actv_pc[29]
.sym 89510 rvsoc.cpu0.E_next_pc[9]
.sym 89512 $abc$63045$new_ys__n2556_inv_
.sym 89513 rvsoc.cpu0.E_next_pc[18]
.sym 89515 rvsoc.data_wdata[9]
.sym 89516 $abc$63045$new_ys__n10017_inv_
.sym 89520 rvsoc.cpu0.E_next_pc[20]
.sym 89521 $abc$63045$new_n3502_
.sym 89525 $abc$63045$new_n3535_
.sym 89527 rvsoc.data_wdata[15]
.sym 89529 rvsoc.cpu0.D_next_pc[20]
.sym 89535 $abc$63045$new_n3349_
.sym 89536 $abc$63045$new_ys__n2556_inv_
.sym 89537 rvsoc.cpu0.E_next_pc[9]
.sym 89538 rvsoc.cpu0.E_actv_pc[9]
.sym 89541 $abc$63045$new_n3502_
.sym 89542 $abc$63045$new_ys__n3576_
.sym 89544 rvsoc.data_wdata[9]
.sym 89547 $abc$63045$new_n3349_
.sym 89548 $abc$63045$new_ys__n2556_inv_
.sym 89549 rvsoc.cpu0.E_next_pc[29]
.sym 89550 rvsoc.cpu0.E_actv_pc[29]
.sym 89553 rvsoc.cpu0.E_actv_pc[20]
.sym 89554 $abc$63045$new_n3349_
.sym 89555 $abc$63045$new_ys__n2556_inv_
.sym 89556 rvsoc.cpu0.E_next_pc[20]
.sym 89559 $abc$63045$new_n3349_
.sym 89560 rvsoc.cpu0.E_actv_pc[18]
.sym 89561 rvsoc.cpu0.E_next_pc[18]
.sym 89562 $abc$63045$new_ys__n2556_inv_
.sym 89565 $abc$63045$new_ys__n10017_inv_
.sym 89566 $abc$63045$new_ys__n3576_
.sym 89567 rvsoc.data_wdata[15]
.sym 89568 $abc$63045$new_n3349_
.sym 89571 rvsoc.data_wdata[18]
.sym 89573 $abc$63045$new_ys__n3576_
.sym 89574 $abc$63045$new_n3535_
.sym 89575 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 89576 rvsoc.clka
.sym 89578 $abc$63045$new_ys__n12499_inv_
.sym 89579 rvsoc.cpu0.E_actv_pc[28]
.sym 89580 rvsoc.cpu0.E_actv_pc[11]
.sym 89581 $abc$63045$new_n3510_
.sym 89582 rvsoc.cpu0.E_next_pc[17]
.sym 89583 rvsoc.cpu0.E_next_pc[28]
.sym 89584 $abc$63045$new_n3574_
.sym 89585 $abc$63045$new_n3532_
.sym 89593 $abc$63045$new_n3561_
.sym 89596 rvsoc.cpu0.D_next_pc[10]
.sym 89600 rvsoc.cpu0.D_next_pc[0]
.sym 89602 rvsoc.cpu0.D_next_pc[12]
.sym 89603 rvsoc.data_wdata[17]
.sym 89604 rvsoc.data_wdata[28]
.sym 89609 $abc$63045$new_ys__n1872_inv_
.sym 89610 rvsoc.data_wdata[28]
.sym 89611 $abc$63045$new_n4179_
.sym 89612 $abc$63045$new_ys__n12500_inv_
.sym 89619 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 89621 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 89622 $abc$63045$new_n3578_
.sym 89623 $abc$63045$new_ys__n1625_
.sym 89626 $abc$63045$new_ys__n11122_inv_
.sym 89627 $abc$63045$new_ys__n1462_
.sym 89628 rvsoc.data_wdata[11]
.sym 89629 rvsoc.cpu0.D_next_pc[28]
.sym 89633 rvsoc.data_wdata[29]
.sym 89634 $abc$63045$new_ys__n11122_inv_
.sym 89635 rvsoc.cpu0.F_next_pc[17]
.sym 89637 $abc$63045$new_n3498_
.sym 89638 $abc$63045$new_n3510_
.sym 89639 $abc$63045$new_n4861_
.sym 89645 $abc$63045$new_ys__n2146_
.sym 89646 rvsoc.cpu0.D_next_pc[17]
.sym 89647 rvsoc.cpu0.E_insn_typ[8]
.sym 89648 $abc$63045$new_ys__n3576_
.sym 89649 rvsoc.data_wdata[8]
.sym 89652 $abc$63045$new_ys__n1625_
.sym 89653 $abc$63045$new_ys__n11122_inv_
.sym 89654 rvsoc.cpu0.D_next_pc[17]
.sym 89658 $abc$63045$new_n3578_
.sym 89660 rvsoc.data_wdata[29]
.sym 89661 $abc$63045$new_ys__n3576_
.sym 89664 $abc$63045$new_ys__n11122_inv_
.sym 89665 rvsoc.cpu0.D_next_pc[28]
.sym 89666 $abc$63045$new_n4861_
.sym 89667 $abc$63045$new_ys__n1462_
.sym 89671 rvsoc.cpu0.F_next_pc[17]
.sym 89676 rvsoc.data_wdata[11]
.sym 89677 $abc$63045$new_n3510_
.sym 89678 $abc$63045$new_ys__n3576_
.sym 89682 rvsoc.cpu0.E_insn_typ[8]
.sym 89684 $abc$63045$new_ys__n2146_
.sym 89688 $abc$63045$new_n3498_
.sym 89689 rvsoc.data_wdata[8]
.sym 89690 $abc$63045$new_ys__n3576_
.sym 89694 $abc$63045$new_ys__n2146_
.sym 89695 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 89698 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 89699 rvsoc.clka
.sym 89701 rvsoc.cpu0.E_actv_pc[8]
.sym 89702 rvsoc.cpu0.E_actv_pc[12]
.sym 89703 $abc$63045$new_n3498_
.sym 89704 $abc$63045$new_n3514_
.sym 89705 $abc$63045$new_n3466_
.sym 89706 $abc$63045$new_n3474_
.sym 89707 $abc$63045$new_ys__n12471_inv_
.sym 89708 $abc$63045$new_ys__n12473_inv_
.sym 89713 $abc$63045$new_ys__n1462_
.sym 89717 rvsoc.cpu0.D_op2[12]
.sym 89718 $abc$63045$new_ys__n1872_inv_
.sym 89719 $abc$63045$new_n4858_
.sym 89720 $abc$63045$new_ys__n12499_inv_
.sym 89723 $abc$63045$new_ys__n12482_inv_
.sym 89724 rvsoc.data_wdata[11]
.sym 89725 $abc$63045$new_n4861_
.sym 89726 rvsoc.cpu0.D_next_pc[30]
.sym 89727 rvsoc.cpu0.sys_mcause[0]
.sym 89729 rvsoc.cpu0.D_insn_typ[3]
.sym 89730 $abc$63045$new_n4905_
.sym 89731 rvsoc.cpu0.D_op2[3]
.sym 89732 rvsoc.cpu0.E_actv_pc[2]
.sym 89733 rvsoc.cpu0.D_insn_typ[3]
.sym 89736 $abc$63045$new_ys__n1872_inv_
.sym 89742 $abc$63045$new_ys__n2556_inv_
.sym 89743 rvsoc.cpu0.E_actv_pc[10]
.sym 89744 rvsoc.cpu0.D_actv_pc[10]
.sym 89745 $abc$63045$new_ys__n5481_inv_
.sym 89746 rvsoc.cpu0.E_actv_pc[30]
.sym 89747 rvsoc.cpu0.E_next_pc[30]
.sym 89748 $abc$63045$new_ys__n1487_
.sym 89749 $abc$63045$new_n3532_
.sym 89750 $abc$63045$new_n4818_
.sym 89752 $abc$63045$new_n3349_
.sym 89753 $abc$63045$new_ys__n1873_inv_
.sym 89754 $abc$63045$new_n3506_
.sym 89755 $abc$63045$new_ys__n3576_
.sym 89757 rvsoc.cpu0.E_next_pc[10]
.sym 89758 $abc$63045$new_ys__n1490_
.sym 89759 $abc$63045$new_n4817_
.sym 89761 $abc$63045$new_n3514_
.sym 89762 rvsoc.data_wdata[12]
.sym 89763 rvsoc.data_wdata[17]
.sym 89765 $abc$63045$new_n4813_
.sym 89767 rvsoc.data_wdata[10]
.sym 89773 $abc$63045$new_n4810_
.sym 89776 $abc$63045$new_n3532_
.sym 89777 $abc$63045$new_ys__n3576_
.sym 89778 rvsoc.data_wdata[17]
.sym 89784 rvsoc.cpu0.D_actv_pc[10]
.sym 89787 $abc$63045$new_n4810_
.sym 89788 $abc$63045$new_ys__n5481_inv_
.sym 89789 $abc$63045$new_ys__n1873_inv_
.sym 89790 $abc$63045$new_n4813_
.sym 89794 $abc$63045$new_ys__n3576_
.sym 89795 $abc$63045$new_n3514_
.sym 89796 rvsoc.data_wdata[12]
.sym 89799 rvsoc.cpu0.E_next_pc[10]
.sym 89800 rvsoc.cpu0.E_actv_pc[10]
.sym 89801 $abc$63045$new_ys__n2556_inv_
.sym 89802 $abc$63045$new_n3349_
.sym 89805 $abc$63045$new_n3349_
.sym 89806 $abc$63045$new_ys__n2556_inv_
.sym 89807 rvsoc.cpu0.E_next_pc[30]
.sym 89808 rvsoc.cpu0.E_actv_pc[30]
.sym 89811 $abc$63045$new_ys__n3576_
.sym 89813 rvsoc.data_wdata[10]
.sym 89814 $abc$63045$new_n3506_
.sym 89817 $abc$63045$new_n4817_
.sym 89818 $abc$63045$new_ys__n1487_
.sym 89819 $abc$63045$new_n4818_
.sym 89820 $abc$63045$new_ys__n1490_
.sym 89821 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 89822 rvsoc.clka
.sym 89824 rvsoc.cpu0.E_next_pc[12]
.sym 89825 $abc$63045$new_n4411_
.sym 89826 rvsoc.cpu0.E_actv_pc[0]
.sym 89827 $abc$63045$new_ys__n1756_
.sym 89828 $abc$63045$new_ys__n1717_
.sym 89829 $abc$63045$new_ys__n1755_inv_
.sym 89830 $abc$63045$new_n4478_
.sym 89831 rvsoc.cpu0.E_next_pc[8]
.sym 89834 rvsoc.cpu0.sys_mcause[10]
.sym 89837 $abc$63045$new_ys__n12471_inv_
.sym 89840 rvsoc.cpu0.D_actv_pc[10]
.sym 89841 $abc$63045$new_ys__n1873_inv_
.sym 89844 $abc$63045$new_ys__n12483_inv_
.sym 89845 $abc$63045$new_ys__n11122_inv_
.sym 89848 rvsoc.data_wdata[12]
.sym 89850 rvsoc.cpu0.D_op2[8]
.sym 89852 rvsoc.data_wdata[30]
.sym 89853 $abc$63045$new_ys__n1699_
.sym 89855 $abc$63045$new_ys__n1880_inv_
.sym 89857 rvsoc.cpu0.D_op2[10]
.sym 89858 $abc$63045$new_ys__n1432_
.sym 89859 $abc$63045$new_ys__n1475_
.sym 89865 $abc$63045$new_ys__n11122_inv_
.sym 89866 $abc$63045$new_n4906_
.sym 89867 $abc$63045$new_n4898_
.sym 89869 rvsoc.cpu0.D_actv_pc[30]
.sym 89870 $abc$63045$new_ys__n1832_
.sym 89871 $abc$63045$new_ys__n1880_inv_
.sym 89874 rvsoc.cpu0.D_next_pc[10]
.sym 89876 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[30]
.sym 89881 $abc$63045$new_n4901_
.sym 89882 $abc$63045$new_ys__n1872_inv_
.sym 89883 rvsoc.cpu0.D_op2[2]
.sym 89884 $abc$63045$new_ys__n1432_
.sym 89886 rvsoc.cpu0.D_next_pc[30]
.sym 89889 $abc$63045$new_ys__n1873_inv_
.sym 89890 $abc$63045$new_n4905_
.sym 89891 $abc$63045$new_ys__n1427_
.sym 89893 rvsoc.cpu0.D_insn_typ[3]
.sym 89894 $abc$63045$new_n4263_
.sym 89895 $abc$63045$new_ys__n5485_inv_
.sym 89896 $abc$63045$new_ys__n1430_
.sym 89898 $abc$63045$new_n4905_
.sym 89899 $abc$63045$new_n4906_
.sym 89900 $abc$63045$new_ys__n1430_
.sym 89901 $abc$63045$new_ys__n1427_
.sym 89904 rvsoc.cpu0.D_next_pc[30]
.sym 89905 $abc$63045$new_ys__n11122_inv_
.sym 89906 rvsoc.cpu0.D_insn_typ[3]
.sym 89907 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[30]
.sym 89910 rvsoc.cpu0.D_actv_pc[30]
.sym 89911 $abc$63045$new_ys__n1432_
.sym 89912 $abc$63045$new_ys__n1880_inv_
.sym 89916 $abc$63045$new_ys__n1832_
.sym 89917 $abc$63045$new_n4263_
.sym 89918 $abc$63045$new_ys__n1872_inv_
.sym 89919 rvsoc.cpu0.D_op2[2]
.sym 89922 rvsoc.cpu0.D_actv_pc[30]
.sym 89928 rvsoc.cpu0.D_next_pc[30]
.sym 89934 $abc$63045$new_n4901_
.sym 89935 $abc$63045$new_ys__n5485_inv_
.sym 89936 $abc$63045$new_n4898_
.sym 89937 $abc$63045$new_ys__n1873_inv_
.sym 89943 rvsoc.cpu0.D_next_pc[10]
.sym 89944 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 89945 rvsoc.clka
.sym 89950 rvsoc.cpu0.E_actv_pc[2]
.sym 89968 $abc$63045$new_n4411_
.sym 89969 rvsoc.cpu0.D_actv_pc[0]
.sym 89980 rvsoc.data_wdata[30]
.sym 89982 rvsoc.cpu0.D_op2[0]
.sym 89988 $abc$63045$new_ys__n1872_inv_
.sym 89989 rvsoc.cpu0.D_op2[0]
.sym 89992 rvsoc.cpu0.D_next_pc[10]
.sym 89993 $abc$63045$new_ys__n1729_inv_
.sym 89995 $abc$63045$new_n4178_
.sym 89996 rvsoc.cpu0.D_next_pc[0]
.sym 89998 $abc$63045$new_ys__n1728_
.sym 89999 rvsoc.cpu0.sys_mcause[0]
.sym 90000 rvsoc.cpu0.sys_mcause[12]
.sym 90001 rvsoc.cpu0.D_insn_typ[3]
.sym 90002 rvsoc.cpu0.D_actv_pc[0]
.sym 90003 $abc$63045$new_ys__n6314_
.sym 90005 $abc$63045$new_n4179_
.sym 90006 $abc$63045$new_ys__n11122_inv_
.sym 90007 $abc$63045$new_ys__n1872_inv_
.sym 90009 rvsoc.cpu0.sys_mcause[10]
.sym 90010 $abc$63045$new_ys__n1858_
.sym 90012 rvsoc.cpu0.D_op2[2]
.sym 90013 $abc$63045$new_n4179_
.sym 90014 $abc$63045$new_ys__n1730_
.sym 90015 $abc$63045$new_n4180_
.sym 90016 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[0]
.sym 90017 rvsoc.cpu0.D_op2[10]
.sym 90018 $abc$63045$new_ys__n11122_inv_
.sym 90022 rvsoc.cpu0.sys_mcause[12]
.sym 90024 $abc$63045$new_n4179_
.sym 90027 $abc$63045$new_ys__n1729_inv_
.sym 90028 $abc$63045$new_ys__n11122_inv_
.sym 90029 $abc$63045$new_ys__n1730_
.sym 90030 rvsoc.cpu0.D_next_pc[10]
.sym 90033 $abc$63045$new_ys__n6314_
.sym 90034 rvsoc.cpu0.D_op2[2]
.sym 90035 rvsoc.cpu0.D_op2[10]
.sym 90036 $abc$63045$new_ys__n1872_inv_
.sym 90039 $abc$63045$new_ys__n11122_inv_
.sym 90041 rvsoc.cpu0.D_next_pc[0]
.sym 90042 $abc$63045$new_ys__n1858_
.sym 90048 rvsoc.cpu0.D_actv_pc[0]
.sym 90051 $abc$63045$new_ys__n1728_
.sym 90053 rvsoc.cpu0.sys_mcause[10]
.sym 90054 $abc$63045$new_n4179_
.sym 90057 $abc$63045$new_n4180_
.sym 90058 $abc$63045$new_n4178_
.sym 90059 rvsoc.cpu0.D_insn_typ[3]
.sym 90060 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[0]
.sym 90063 $abc$63045$new_n4179_
.sym 90064 $abc$63045$new_ys__n1872_inv_
.sym 90065 rvsoc.cpu0.D_op2[0]
.sym 90066 rvsoc.cpu0.sys_mcause[0]
.sym 90391 p14
.sym 90411 p14
.sym 90426 rvsoc.uart0.cfg[27]
.sym 90430 rvsoc.uart0.status[6]
.sym 90433 rvsoc.data_adrs[2]
.sym 90437 rvsoc.data_wdata[18]
.sym 90448 rvsoc.data_wdata[6]
.sym 90449 rvsoc.data_wdata[17]
.sym 90450 rvsoc.data_wdata[14]
.sym 90451 rvsoc.data_wdata[11]
.sym 90458 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 90460 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 90462 rvsoc.data_wdata[5]
.sym 90471 $abc$63045$new_ys__n5971_
.sym 90479 rvsoc.data_adrs[2]
.sym 90480 $abc$63045$new_ys__n11818_
.sym 90483 rvsoc.code_adrs[3]
.sym 90486 rvsoc.data_adrs[3]
.sym 90491 rvsoc.data_wdata[5]
.sym 90498 $abc$63045$new_ys__n5971_
.sym 90500 $abc$63045$new_ys__n11818_
.sym 90503 $abc$63045$new_ys__n5971_
.sym 90505 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 90506 rvsoc.data_adrs[2]
.sym 90515 rvsoc.code_adrs[3]
.sym 90516 rvsoc.data_adrs[3]
.sym 90517 $abc$63045$new_ys__n5971_
.sym 90537 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58101
.sym 90538 rvsoc.clkn
.sym 90539 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 90542 p16
.sym 90549 rvsoc.spi0.status[5]
.sym 90555 rvsoc.data_wdata[24]
.sym 90556 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 90558 rvsoc.data_wdata[3]
.sym 90559 rvsoc.data_wdata[15]
.sym 90564 rvsoc.data_wdata[18]
.sym 90566 rvsoc.data_wdata[12]
.sym 90567 rvsoc.data_wdata[19]
.sym 90572 rvsoc.gpio0.data[0]
.sym 90582 rvsoc.cram.adrs[0]
.sym 90586 rvsoc.cram.adrs[1]
.sym 90589 rvsoc.data_wdata[5]
.sym 90592 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 90599 rvsoc.data_wdata[24]
.sym 90602 p16
.sym 90605 rvsoc.data_wdata[2]
.sym 90606 rvsoc.data_wdata[28]
.sym 90612 rvsoc.gpio0.dir[0]
.sym 90614 p15
.sym 90621 rvsoc.data_wdata[1]
.sym 90624 rvsoc.data_adrs[4]
.sym 90628 rvsoc.data_wdata[2]
.sym 90633 $abc$63045$new_ys__n5971_
.sym 90637 rvsoc.code_adrs[4]
.sym 90639 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51757
.sym 90650 rvsoc.data_wdata[3]
.sym 90663 rvsoc.data_wdata[3]
.sym 90679 $abc$63045$new_ys__n5971_
.sym 90680 rvsoc.code_adrs[4]
.sym 90681 rvsoc.data_adrs[4]
.sym 90691 rvsoc.data_wdata[2]
.sym 90697 rvsoc.data_wdata[1]
.sym 90700 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$51757
.sym 90701 rvsoc.clkn
.sym 90702 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 90715 rvsoc.data_wdata[31]
.sym 90717 rvsoc.cram.adrs[4]
.sym 90720 rvsoc.cram.adrs[13]
.sym 90721 $abc$63045$new_ys__n5971_
.sym 90723 rvsoc.data_wdata[25]
.sym 90724 $PACKER_GND_NET
.sym 90726 rvsoc.cram.adrs[0]
.sym 90733 rvsoc.mem_vdata[5][1]
.sym 90734 $abc$63045$new_n3236_
.sym 90745 $abc$63045$new_n3157_
.sym 90746 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 90751 rvsoc.spi0.log2div[1]
.sym 90754 rvsoc.spi0.status[1]
.sym 90759 rvsoc.spi0.rxbfr[1]
.sym 90762 $abc$63045$new_ys__n2165_inv_
.sym 90765 rvsoc.data_adrs[2]
.sym 90769 rvsoc.data_adrs[3]
.sym 90783 rvsoc.data_adrs[2]
.sym 90784 rvsoc.spi0.rxbfr[1]
.sym 90785 rvsoc.spi0.status[1]
.sym 90786 rvsoc.data_adrs[3]
.sym 90819 $abc$63045$new_n3157_
.sym 90821 rvsoc.spi0.log2div[1]
.sym 90822 $abc$63045$new_ys__n2165_inv_
.sym 90823 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 90824 rvsoc.clkn
.sym 90830 rvsoc.uart0.cfg[28]
.sym 90836 rvsoc.data_wdata[29]
.sym 90837 rvsoc.cpu0.sys_mcause[15]
.sym 90839 rvsoc.cram.adrs[4]
.sym 90840 rvsoc.cram.cs
.sym 90844 rvsoc.cram.cs
.sym 90846 rvsoc.mem_vdata[0][23]
.sym 90847 rvsoc.cram.adrs[11]
.sym 90848 rvsoc.cram.adrs[9]
.sym 90849 rvsoc.data_wdata[20]
.sym 90854 $PACKER_VCC_NET
.sym 90855 $abc$63045$new_ys__n527_
.sym 90857 $abc$63045$new_ys__n527_
.sym 90859 $abc$63045$new_n4091_
.sym 90874 rvsoc.data_adrs[3]
.sym 90883 rvsoc.uart0.status[28]
.sym 90885 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 90887 rvsoc.uart0.cfg[28]
.sym 90893 rvsoc.data_adrs[2]
.sym 90898 $PACKER_GND_NET
.sym 90900 $PACKER_GND_NET
.sym 90906 rvsoc.data_adrs[2]
.sym 90907 rvsoc.uart0.cfg[28]
.sym 90908 rvsoc.data_adrs[3]
.sym 90909 rvsoc.uart0.status[28]
.sym 90912 $PACKER_GND_NET
.sym 90946 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 90947 rvsoc.clkn
.sym 90959 rvsoc.cpu0.sys_mcause[3]
.sym 90960 rvsoc.data_wdata[16]
.sym 90963 rvsoc.mem_vdata[0][25]
.sym 90967 rvsoc.mem_vdata[0][30]
.sym 90975 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 90978 rvsoc.data_wst[3]
.sym 90982 rvsoc.data_wdata[5]
.sym 90984 $PACKER_VCC_NET
.sym 90992 rvsoc.spi0.status[13]
.sym 90993 $abc$63045$new_ys__n527_
.sym 91008 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 91059 rvsoc.spi0.status[13]
.sym 91060 $abc$63045$new_ys__n527_
.sym 91069 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$52260
.sym 91070 rvsoc.clkn
.sym 91083 rvsoc.cpu0.sys_mcause[19]
.sym 91089 $abc$63045$new_ys__n527_
.sym 91097 rvsoc.data_wdata[28]
.sym 91098 rvsoc.data_wdata[28]
.sym 91102 rvsoc.data_wdata[2]
.sym 91103 rvsoc.data_wdata[6]
.sym 91104 rvsoc.data_wdata[24]
.sym 91107 $PACKER_VCC_NET
.sym 91113 $PACKER_GND_NET
.sym 91124 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 91132 rvsoc.data_adrs[3]
.sym 91137 rvsoc.uart0.status[27]
.sym 91138 rvsoc.uart0.cfg[27]
.sym 91142 rvsoc.data_adrs[2]
.sym 91148 $PACKER_GND_NET
.sym 91152 rvsoc.uart0.status[27]
.sym 91153 rvsoc.data_adrs[2]
.sym 91154 rvsoc.data_adrs[3]
.sym 91155 rvsoc.uart0.cfg[27]
.sym 91158 $PACKER_GND_NET
.sym 91170 $PACKER_GND_NET
.sym 91192 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 91193 rvsoc.clkn
.sym 91195 rvsoc.cpu0.E_mul_lolo[6]
.sym 91197 rvsoc.cpu0.E_mul_lolo[8]
.sym 91199 rvsoc.cpu0.E_mul_lolo[1]
.sym 91200 rvsoc.cpu0.E_mul_lolo[14]
.sym 91201 rvsoc.cpu0.E_mul_lolo[3]
.sym 91205 rvsoc.uart0.cfg[27]
.sym 91206 rvsoc.cpu0.D_actv_pc[8]
.sym 91227 $abc$63045$new_ys__n527_
.sym 91228 rvsoc.data_adrs[2]
.sym 91239 rvsoc.data_adrs[2]
.sym 91244 rvsoc.data_wdata[17]
.sym 91246 rvsoc.data_wdata[9]
.sym 91247 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 91248 rvsoc.uart0.status[2]
.sym 91249 rvsoc.uart0.cfg[2]
.sym 91252 rvsoc.data_wdata[18]
.sym 91258 rvsoc.data_adrs[3]
.sym 91261 rvsoc.data_wdata[29]
.sym 91262 rvsoc.data_wdata[2]
.sym 91263 rvsoc.data_wdata[6]
.sym 91265 rvsoc.data_wdata[5]
.sym 91272 rvsoc.data_wdata[17]
.sym 91277 rvsoc.data_wdata[9]
.sym 91281 rvsoc.data_adrs[3]
.sym 91282 rvsoc.uart0.status[2]
.sym 91283 rvsoc.uart0.cfg[2]
.sym 91284 rvsoc.data_adrs[2]
.sym 91290 rvsoc.data_wdata[5]
.sym 91295 rvsoc.data_wdata[18]
.sym 91299 rvsoc.data_wdata[2]
.sym 91305 rvsoc.data_wdata[6]
.sym 91312 rvsoc.data_wdata[29]
.sym 91315 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 91316 rvsoc.clkn
.sym 91318 rvsoc.cpu0.E_mul_lolo[15]
.sym 91323 $PACKER_VCC_NET
.sym 91330 rvsoc.data_wdata[17]
.sym 91331 rvsoc.cpu0.E_mul_lolo[3]
.sym 91337 rvsoc.cpu0.E_mul_lolo[6]
.sym 91342 $abc$63045$new_ys__n527_
.sym 91344 rvsoc.spi0.status[15]
.sym 91345 $PACKER_VCC_NET
.sym 91346 rvsoc.cpu0.umul_lolo[0]
.sym 91349 $abc$63045$new_ys__n527_
.sym 91351 $abc$63045$new_n4091_
.sym 91353 $abc$63045$new_ys__n4261_
.sym 91362 rvsoc.data_adrs[3]
.sym 91373 rvsoc.uart0.cfg[6]
.sym 91376 $PACKER_GND_NET
.sym 91384 rvsoc.uart0.status[6]
.sym 91386 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 91388 rvsoc.data_adrs[2]
.sym 91393 $PACKER_GND_NET
.sym 91404 rvsoc.data_adrs[2]
.sym 91405 rvsoc.uart0.cfg[6]
.sym 91406 rvsoc.uart0.status[6]
.sym 91407 rvsoc.data_adrs[3]
.sym 91410 $PACKER_GND_NET
.sym 91417 $PACKER_GND_NET
.sym 91424 $PACKER_GND_NET
.sym 91431 $PACKER_GND_NET
.sym 91438 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 91439 rvsoc.clkn
.sym 91451 rvsoc.uart0.status[6]
.sym 91466 rvsoc.data_wdata[5]
.sym 91467 rvsoc.cpu0.sys_mcause[5]
.sym 91470 rvsoc.cpu0.umul_lolo[11]
.sym 91471 $PACKER_VCC_NET
.sym 91473 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 91474 rvsoc.cpu0.umul_lolo[15]
.sym 91486 rvsoc.cpu0.umul_lolo[11]
.sym 91493 rvsoc.cpu0.umul_lolo[7]
.sym 91500 rvsoc.cpu0.umul_lolo[9]
.sym 91506 rvsoc.cpu0.umul_lolo[0]
.sym 91516 rvsoc.cpu0.umul_lolo[0]
.sym 91527 rvsoc.cpu0.umul_lolo[11]
.sym 91536 rvsoc.cpu0.umul_lolo[9]
.sym 91551 rvsoc.cpu0.umul_lolo[7]
.sym 91561 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 91562 rvsoc.clka
.sym 91574 rvsoc.data_adrs[2]
.sym 91575 rvsoc.cpu0.sys_mcause[17]
.sym 91589 rvsoc.data_wdata[28]
.sym 91590 rvsoc.data_wdata[6]
.sym 91593 rvsoc.cpu0.umul_lolo[19]
.sym 91594 rvsoc.data_wdata[2]
.sym 91595 rvsoc.data_wdata[24]
.sym 91596 $abc$63045$new_n5945_
.sym 91597 rvsoc.cpu0.E_mul_lolo[7]
.sym 91599 rvsoc.cpu0.sys_mcause[9]
.sym 91707 rvsoc.cpu0.umul_lolo[7]
.sym 91711 rvsoc.cpu0.sys_mcause[15]
.sym 91713 rvsoc.cpu0.sys_mcause[3]
.sym 91714 rvsoc.data_adrs[2]
.sym 91715 rvsoc.cpu0.sys_mcause[19]
.sym 91718 $abc$63045$new_ys__n527_
.sym 91721 rvsoc.cpu0.sys_mcause[5]
.sym 91735 $PACKER_GND_NET
.sym 91755 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 91769 $PACKER_GND_NET
.sym 91774 $PACKER_GND_NET
.sym 91781 $PACKER_GND_NET
.sym 91788 $PACKER_GND_NET
.sym 91793 $PACKER_GND_NET
.sym 91800 $PACKER_GND_NET
.sym 91803 $PACKER_GND_NET
.sym 91807 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 91808 rvsoc.clka
.sym 91810 rvsoc.uart0.status[4]
.sym 91820 rvsoc.cpu0.D_actv_pc[25]
.sym 91821 rvsoc.data_wdata[18]
.sym 91831 rvsoc.cpu0.D_op2[13]
.sym 91832 rvsoc.cpu0.D_op2[1]
.sym 91834 $abc$63045$new_ys__n4261_
.sym 91835 rvsoc.uart0.div[16]
.sym 91836 rvsoc.cpu0.F_actv_pc[4]
.sym 91837 rvsoc.cpu0.sys_mcause[9]
.sym 91838 $PACKER_VCC_NET
.sym 91841 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 91844 $abc$63045$new_n4091_
.sym 91845 $abc$63045$new_ys__n527_
.sym 91856 rvsoc.uart0.cfg[4]
.sym 91858 rvsoc.cpu0.sys_mcause[30]
.sym 91862 rvsoc.data_adrs[3]
.sym 91867 rvsoc.uart0.status[4]
.sym 91874 rvsoc.data_adrs[2]
.sym 91908 rvsoc.data_adrs[3]
.sym 91909 rvsoc.uart0.cfg[4]
.sym 91910 rvsoc.uart0.status[4]
.sym 91911 rvsoc.data_adrs[2]
.sym 91914 rvsoc.cpu0.sys_mcause[30]
.sym 91930 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 91931 rvsoc.clka
.sym 91940 rvsoc.cpu0.D_actv_pc[27]
.sym 91944 rvsoc.cpu0.D_next_pc[27]
.sym 91945 rvsoc.cpu0.umul_lolo[20]
.sym 91946 $PACKER_GND_NET
.sym 91947 $PACKER_GND_NET
.sym 91949 rvsoc.cpu0.umul_lolo[21]
.sym 91951 $auto$alumacc.cc:474:replace_alu$3191.AA[6]
.sym 91955 rvsoc.cpu0.umul_lolo[16]
.sym 91957 rvsoc.cpu0.sys_mcause[29]
.sym 91958 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 91959 rvsoc.cpu0.D_op2[15]
.sym 91960 rvsoc.cpu0.sys_mcause[22]
.sym 91961 rvsoc.cpu0.D_next_pc[25]
.sym 91962 rvsoc.data_wdata[5]
.sym 91963 $PACKER_VCC_NET
.sym 91964 rvsoc.cpu0.sys_mcause[17]
.sym 91965 rvsoc.cpu0.D_op2[7]
.sym 91967 rvsoc.cpu0.sys_mcause[5]
.sym 91968 $PACKER_VCC_NET
.sym 91975 rvsoc.cpu0.sys_mcause[29]
.sym 91977 rvsoc.cpu0.sys_mcause[23]
.sym 91979 rvsoc.cpu0.sys_mcause[24]
.sym 91983 rvsoc.cpu0.E_mcause[29]
.sym 91984 rvsoc.cpu0.sys_mcause[22]
.sym 91987 rvsoc.cpu0.E_mcause[30]
.sym 91992 rvsoc.cpu0.E_mcause[24]
.sym 91994 rvsoc.cpu0.E_mcause[23]
.sym 91995 rvsoc.cpu0.E_mcause[21]
.sym 91997 rvsoc.cpu0.E_mcause[31]
.sym 91999 rvsoc.cpu0.sys_mcause[21]
.sym 92001 rvsoc.cpu0.sys_mcause[31]
.sym 92004 rvsoc.cpu0.E_mcause[22]
.sym 92007 rvsoc.cpu0.E_mcause[23]
.sym 92008 rvsoc.cpu0.E_mcause[21]
.sym 92009 rvsoc.cpu0.E_mcause[24]
.sym 92010 rvsoc.cpu0.E_mcause[22]
.sym 92015 rvsoc.cpu0.sys_mcause[29]
.sym 92020 rvsoc.cpu0.sys_mcause[24]
.sym 92025 rvsoc.cpu0.E_mcause[31]
.sym 92026 rvsoc.cpu0.E_mcause[30]
.sym 92028 rvsoc.cpu0.E_mcause[29]
.sym 92032 rvsoc.cpu0.sys_mcause[23]
.sym 92038 rvsoc.cpu0.sys_mcause[21]
.sym 92046 rvsoc.cpu0.sys_mcause[22]
.sym 92052 rvsoc.cpu0.sys_mcause[31]
.sym 92053 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 92054 rvsoc.clka
.sym 92056 rvsoc.cpu0.E_mcause[6]
.sym 92058 rvsoc.cpu0.E_mcause[5]
.sym 92059 $abc$63045$new_n2931_
.sym 92067 rvsoc.data_wdata[24]
.sym 92068 $auto$alumacc.cc:474:replace_alu$3191.AA[12]
.sym 92071 rvsoc.cpu0.sys_mcause[23]
.sym 92074 $auto$alumacc.cc:474:replace_alu$3191.AA[14]
.sym 92075 rvsoc.cpu0.sys_mcause[24]
.sym 92080 rvsoc.cpu0.sys_mcause[9]
.sym 92081 rvsoc.data_wdata[6]
.sym 92082 rvsoc.cpu0.D_op2[20]
.sym 92083 rvsoc.cpu0.D_op1[10]
.sym 92084 rvsoc.uart0.cfg[0]
.sym 92085 rvsoc.cpu0.sys_mcause[21]
.sym 92086 rvsoc.data_wdata[2]
.sym 92087 rvsoc.cpu0.sys_mcause[31]
.sym 92088 rvsoc.data_wdata[28]
.sym 92089 rvsoc.uart0.div[16]
.sym 92090 rvsoc.cpu0.D_actv_pc[27]
.sym 92091 rvsoc.data_wdata[24]
.sym 92098 $abc$63045$new_n2932_
.sym 92106 $abc$63045$new_ys__n4261_
.sym 92108 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 92111 rvsoc.code_adrs[31]
.sym 92112 $abc$63045$new_n2933_
.sym 92113 rvsoc.mem_vdata[15][14]
.sym 92116 $abc$63045$new_n4091_
.sym 92118 rvsoc.code_adrs[4]
.sym 92124 $abc$63045$new_n2931_
.sym 92125 rvsoc.code_adrs[6]
.sym 92126 rvsoc.code_adrs[11]
.sym 92127 $abc$63045$new_n2930_
.sym 92128 rvsoc.code_adrs[27]
.sym 92130 rvsoc.code_adrs[11]
.sym 92138 rvsoc.code_adrs[4]
.sym 92148 $abc$63045$new_n2932_
.sym 92149 $abc$63045$new_n2933_
.sym 92150 $abc$63045$new_n2930_
.sym 92151 $abc$63045$new_n2931_
.sym 92154 rvsoc.mem_vdata[15][14]
.sym 92155 rvsoc.code_adrs[31]
.sym 92156 $abc$63045$new_ys__n4261_
.sym 92157 $abc$63045$new_n4091_
.sym 92161 rvsoc.code_adrs[27]
.sym 92169 rvsoc.code_adrs[6]
.sym 92176 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 92177 rvsoc.clka
.sym 92179 rvsoc.cpu0.E_mcause[12]
.sym 92180 rvsoc.cpu0.E_mcause[10]
.sym 92182 rvsoc.cpu0.E_mcause[8]
.sym 92183 rvsoc.cpu0.E_mcause[11]
.sym 92184 rvsoc.cpu0.E_mcause[9]
.sym 92185 $abc$63045$new_n2930_
.sym 92186 rvsoc.cpu0.E_mcause[7]
.sym 92190 rvsoc.cpu0.D_op2[1]
.sym 92197 rvsoc.uart0.div[27]
.sym 92203 rvsoc.cpu0.sys_mcause[19]
.sym 92204 rvsoc.code_adrs[4]
.sym 92205 rvsoc.cpu0.sys_mcause[3]
.sym 92206 rvsoc.cpu0.sys_mcause[5]
.sym 92207 rvsoc.data_adrs[2]
.sym 92208 rvsoc.cpu0.sys_mcause[13]
.sym 92210 rvsoc.cpu0.sys_mcause[3]
.sym 92211 rvsoc.cpu0.sys_mcause[15]
.sym 92212 rvsoc.cpu0.F_actv_pc[6]
.sym 92214 $abc$63045$new_ys__n527_
.sym 92220 rvsoc.cpu0.E_mcause[18]
.sym 92221 rvsoc.cpu0.E_mcause[14]
.sym 92223 rvsoc.cpu0.E_mcause[1]
.sym 92225 rvsoc.cpu0.E_mcause[4]
.sym 92226 rvsoc.cpu0.E_mcause[2]
.sym 92230 rvsoc.cpu0.E_mcause[13]
.sym 92231 rvsoc.cpu0.E_mcause[16]
.sym 92232 rvsoc.cpu0.E_mcause[17]
.sym 92234 rvsoc.cpu0.sys_mcause[17]
.sym 92235 rvsoc.cpu0.E_mcause[20]
.sym 92236 rvsoc.cpu0.E_mcause[3]
.sym 92238 rvsoc.cpu0.E_mcause[15]
.sym 92244 rvsoc.cpu0.sys_mcause[15]
.sym 92246 rvsoc.cpu0.sys_mcause[3]
.sym 92247 rvsoc.cpu0.sys_mcause[16]
.sym 92248 rvsoc.cpu0.sys_mcause[19]
.sym 92250 rvsoc.cpu0.E_mcause[19]
.sym 92256 rvsoc.cpu0.sys_mcause[3]
.sym 92259 rvsoc.cpu0.E_mcause[19]
.sym 92260 rvsoc.cpu0.E_mcause[18]
.sym 92261 rvsoc.cpu0.E_mcause[17]
.sym 92262 rvsoc.cpu0.E_mcause[20]
.sym 92268 rvsoc.cpu0.sys_mcause[15]
.sym 92274 rvsoc.cpu0.sys_mcause[16]
.sym 92280 rvsoc.cpu0.sys_mcause[17]
.sym 92283 rvsoc.cpu0.E_mcause[1]
.sym 92284 rvsoc.cpu0.E_mcause[2]
.sym 92285 rvsoc.cpu0.E_mcause[4]
.sym 92286 rvsoc.cpu0.E_mcause[3]
.sym 92292 rvsoc.cpu0.sys_mcause[19]
.sym 92295 rvsoc.cpu0.E_mcause[13]
.sym 92296 rvsoc.cpu0.E_mcause[16]
.sym 92297 rvsoc.cpu0.E_mcause[14]
.sym 92298 rvsoc.cpu0.E_mcause[15]
.sym 92299 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 92300 rvsoc.clka
.sym 92306 rvsoc.uart0.div[16]
.sym 92308 rvsoc.uart0.div[5]
.sym 92312 rvsoc.data_wdata[29]
.sym 92314 rvsoc.cpu0.umul_hihi[4]
.sym 92315 rvsoc.uart0.div[31]
.sym 92316 rvsoc.cpu0.umul_hihi[1]
.sym 92317 rvsoc.cpu0.sys_mcause[10]
.sym 92320 rvsoc.cpu0.umul_hihi[6]
.sym 92322 rvsoc.cpu0.umul_hihi[7]
.sym 92324 rvsoc.cpu0.umul_hihi[0]
.sym 92326 rvsoc.cpu0.E_actv_pc[27]
.sym 92327 rvsoc.uart0.div[16]
.sym 92328 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 92329 rvsoc.cpu0.sys_mcause[9]
.sym 92330 $PACKER_VCC_NET
.sym 92332 $abc$63045$new_ys__n527_
.sym 92333 rvsoc.cpu0.sys_mcause[16]
.sym 92334 rvsoc.cpu0.sys_mcause[6]
.sym 92335 rvsoc.cpu0.sys_mcause[1]
.sym 92336 rvsoc.cpu0.F_actv_pc[4]
.sym 92337 rvsoc.cpu0.sys_mcause[2]
.sym 92344 rvsoc.cpu0.sys_mcause[2]
.sym 92359 rvsoc.cpu0.sys_mcause[1]
.sym 92360 rvsoc.cpu0.sys_mcause[14]
.sym 92362 rvsoc.cpu0.D_actv_pc[27]
.sym 92364 rvsoc.cpu0.sys_mcause[20]
.sym 92368 rvsoc.cpu0.sys_mcause[13]
.sym 92371 rvsoc.cpu0.sys_mcause[4]
.sym 92372 rvsoc.cpu0.sys_mcause[18]
.sym 92378 rvsoc.cpu0.sys_mcause[18]
.sym 92382 rvsoc.cpu0.sys_mcause[14]
.sym 92388 rvsoc.cpu0.sys_mcause[13]
.sym 92395 rvsoc.cpu0.sys_mcause[1]
.sym 92403 rvsoc.cpu0.D_actv_pc[27]
.sym 92406 rvsoc.cpu0.sys_mcause[4]
.sym 92413 rvsoc.cpu0.sys_mcause[2]
.sym 92420 rvsoc.cpu0.sys_mcause[20]
.sym 92422 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 92423 rvsoc.clka
.sym 92426 $abc$63045$new_n3823_
.sym 92427 $abc$63045$new_n3822_
.sym 92428 $abc$63045$new_n3824_
.sym 92432 rvsoc.uart0.status[26]
.sym 92436 rvsoc.data_wdata[16]
.sym 92437 rvsoc.cpu0.umul_hihi[12]
.sym 92438 rvsoc.cpu0.D_op2[27]
.sym 92439 rvsoc.cpu0.umul_hihi[9]
.sym 92440 rvsoc.cpu0.D_op2[28]
.sym 92441 rvsoc.cpu0.D_op2[17]
.sym 92443 rvsoc.cpu0.D_op2[22]
.sym 92445 rvsoc.cpu0.D_op2[21]
.sym 92447 rvsoc.cpu0.umul_hihi[8]
.sym 92449 rvsoc.cpu0.D_next_pc[25]
.sym 92450 rvsoc.cpu0.sys_mcause[20]
.sym 92451 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 92454 $abc$63045$new_ys__n11121_
.sym 92455 rvsoc.cpu0.sys_mcause[27]
.sym 92456 rvsoc.cpu0.sys_mcause[22]
.sym 92457 rvsoc.cpu0.sys_mcause[8]
.sym 92458 rvsoc.cpu0.sys_mcause[18]
.sym 92459 rvsoc.data_wdata[5]
.sym 92460 rvsoc.cpu0.sys_mcause[29]
.sym 92466 $abc$63045$new_n3820_
.sym 92467 rvsoc.data_wdata[26]
.sym 92468 rvsoc.data_adrs[3]
.sym 92469 $abc$63045$new_n3826_
.sym 92470 rvsoc.cpu0.sys_mcause[4]
.sym 92471 rvsoc.uart0.cfg[26]
.sym 92472 rvsoc.data_wdata[4]
.sym 92474 rvsoc.cpu0.sys_mcause[20]
.sym 92475 rvsoc.cpu0.sys_mcause[19]
.sym 92479 rvsoc.data_adrs[2]
.sym 92480 rvsoc.cpu0.sys_mcause[3]
.sym 92482 rvsoc.cpu0.sys_mcause[18]
.sym 92483 rvsoc.cpu0.sys_mcause[15]
.sym 92485 rvsoc.cpu0.sys_mcause[16]
.sym 92487 rvsoc.data_wdata[27]
.sym 92488 rvsoc.cpu0.sys_mcause[14]
.sym 92489 rvsoc.uart0.status[26]
.sym 92490 rvsoc.cpu0.sys_mcause[17]
.sym 92491 rvsoc.cpu0.sys_mcause[13]
.sym 92492 $abc$63045$new_n3822_
.sym 92493 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 92494 rvsoc.cpu0.sys_mcause[1]
.sym 92495 rvsoc.cpu0.sys_mcause[2]
.sym 92497 $abc$63045$new_n3825_
.sym 92499 rvsoc.cpu0.sys_mcause[2]
.sym 92500 rvsoc.cpu0.sys_mcause[1]
.sym 92501 rvsoc.cpu0.sys_mcause[4]
.sym 92502 rvsoc.cpu0.sys_mcause[3]
.sym 92507 rvsoc.data_wdata[27]
.sym 92511 $abc$63045$new_n3825_
.sym 92512 $abc$63045$new_n3826_
.sym 92513 $abc$63045$new_n3820_
.sym 92514 $abc$63045$new_n3822_
.sym 92517 rvsoc.cpu0.sys_mcause[15]
.sym 92518 rvsoc.cpu0.sys_mcause[14]
.sym 92519 rvsoc.cpu0.sys_mcause[16]
.sym 92520 rvsoc.cpu0.sys_mcause[13]
.sym 92523 rvsoc.data_wdata[4]
.sym 92531 rvsoc.data_wdata[26]
.sym 92535 rvsoc.data_adrs[2]
.sym 92536 rvsoc.uart0.status[26]
.sym 92537 rvsoc.data_adrs[3]
.sym 92538 rvsoc.uart0.cfg[26]
.sym 92541 rvsoc.cpu0.sys_mcause[17]
.sym 92542 rvsoc.cpu0.sys_mcause[19]
.sym 92543 rvsoc.cpu0.sys_mcause[20]
.sym 92544 rvsoc.cpu0.sys_mcause[18]
.sym 92545 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 92546 rvsoc.clkn
.sym 92548 rvsoc.cpu0.sys_mcause[12]
.sym 92549 rvsoc.cpu0.sys_mcause[11]
.sym 92550 rvsoc.cpu0.sys_mcause[8]
.sym 92551 rvsoc.cpu0.sys_mcause[16]
.sym 92552 rvsoc.cpu0.sys_mcause[1]
.sym 92553 rvsoc.cpu0.sys_mcause[2]
.sym 92554 rvsoc.cpu0.sys_mcause[14]
.sym 92555 rvsoc.cpu0.sys_mcause[7]
.sym 92558 rvsoc.cpu0.D_next_pc[8]
.sym 92560 rvsoc.cpu0.umul_hihi[20]
.sym 92563 rvsoc.cpu0.D_op1[29]
.sym 92564 rvsoc.cpu0.F_next_pc[11]
.sym 92566 rvsoc.cpu0.D_op1[30]
.sym 92569 rvsoc.code_adrs[11]
.sym 92572 rvsoc.cpu0.sys_mcause[21]
.sym 92573 rvsoc.data_wdata[27]
.sym 92574 rvsoc.cpu0.D_op2[2]
.sym 92575 rvsoc.cpu0.D_actv_pc[27]
.sym 92576 rvsoc.data_wdata[16]
.sym 92577 rvsoc.data_wdata[6]
.sym 92578 rvsoc.data_wdata[2]
.sym 92579 rvsoc.cpu0.sys_mcause[31]
.sym 92580 rvsoc.uart0.cfg[0]
.sym 92581 rvsoc.cpu0.D_op2[18]
.sym 92582 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 92583 rvsoc.cpu0.D_op2[31]
.sym 92593 $abc$63045$new_n3829_
.sym 92595 rvsoc.cpu0.sys_mcause[31]
.sym 92596 $abc$63045$new_n3827_
.sym 92599 $abc$63045$new_n3819_
.sym 92600 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 92602 $abc$63045$new_n3828_
.sym 92603 $abc$63045$new_n3349_
.sym 92604 rvsoc.cpu0.sys_mcause[30]
.sym 92606 rvsoc.cpu0.sys_mcause[27]
.sym 92607 rvsoc.cpu0.sys_mcause[26]
.sym 92608 rvsoc.cpu0.F_actv_pc[4]
.sym 92610 rvsoc.cpu0.sys_mcause[29]
.sym 92611 rvsoc.cpu0.F_next_pc[27]
.sym 92612 rvsoc.cpu0.sys_mcause[28]
.sym 92614 $abc$63045$new_ys__n3576_
.sym 92615 rvsoc.cpu0.sys_mcause[24]
.sym 92616 rvsoc.cpu0.sys_mcause[22]
.sym 92618 rvsoc.cpu0.sys_mcause[23]
.sym 92619 rvsoc.cpu0.sys_mcause[21]
.sym 92620 rvsoc.cpu0.sys_mcause[25]
.sym 92622 $abc$63045$new_n3829_
.sym 92623 $abc$63045$new_n3819_
.sym 92624 $abc$63045$new_n3828_
.sym 92625 $abc$63045$new_n3827_
.sym 92629 $abc$63045$new_ys__n3576_
.sym 92630 $abc$63045$new_n3349_
.sym 92640 rvsoc.cpu0.F_actv_pc[4]
.sym 92646 rvsoc.cpu0.sys_mcause[23]
.sym 92647 rvsoc.cpu0.sys_mcause[24]
.sym 92648 rvsoc.cpu0.sys_mcause[22]
.sym 92649 rvsoc.cpu0.sys_mcause[21]
.sym 92652 rvsoc.cpu0.sys_mcause[27]
.sym 92653 rvsoc.cpu0.sys_mcause[25]
.sym 92654 rvsoc.cpu0.sys_mcause[28]
.sym 92655 rvsoc.cpu0.sys_mcause[26]
.sym 92660 rvsoc.cpu0.F_next_pc[27]
.sym 92664 rvsoc.cpu0.sys_mcause[29]
.sym 92665 rvsoc.cpu0.sys_mcause[31]
.sym 92667 rvsoc.cpu0.sys_mcause[30]
.sym 92668 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 92669 rvsoc.clka
.sym 92671 rvsoc.cpu0.sys_mcause[20]
.sym 92672 rvsoc.cpu0.sys_mcause[27]
.sym 92673 rvsoc.cpu0.sys_mcause[26]
.sym 92674 rvsoc.cpu0.sys_mcause[22]
.sym 92675 rvsoc.cpu0.sys_mcause[18]
.sym 92676 rvsoc.cpu0.sys_mcause[29]
.sym 92677 rvsoc.cpu0.sys_mcause[21]
.sym 92678 rvsoc.cpu0.sys_mcause[28]
.sym 92682 rvsoc.cpu0.D_actv_pc[8]
.sym 92684 rvsoc.cpu0.sys_mcause[14]
.sym 92685 rvsoc.cpu0.umul_hihi[25]
.sym 92687 rvsoc.cpu0.umul_hihi[29]
.sym 92689 rvsoc.cpu0.umul_hihi[30]
.sym 92691 rvsoc.cpu0.umul_hihi[31]
.sym 92693 rvsoc.cpu0.umul_hihi[24]
.sym 92696 rvsoc.cpu0.D_op1[31]
.sym 92697 rvsoc.cpu0.D_actv_pc[11]
.sym 92698 $abc$63045$new_ys__n527_
.sym 92699 rvsoc.cpu0.sys_mcause[5]
.sym 92700 $abc$63045$new_ys__n3576_
.sym 92701 rvsoc.cpu0.sys_mcause[2]
.sym 92702 rvsoc.cpu0.sys_mcause[3]
.sym 92703 $PACKER_GND_NET
.sym 92704 rvsoc.cpu0.sys_mcause[13]
.sym 92705 $abc$63045$new_n4179_
.sym 92706 rvsoc.cpu0.D_actv_pc[25]
.sym 92714 $PACKER_GND_NET
.sym 92715 rvsoc.cpu0.D_insn[22]
.sym 92716 $abc$63045$new_ys__n1552_
.sym 92720 $abc$63045$new_ys__n1587_inv_
.sym 92721 rvsoc.cpu0.D_insn_typ[7]
.sym 92723 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 92724 $abc$63045$new_n4179_
.sym 92725 rvsoc.cpu0.D_op2[22]
.sym 92726 $abc$63045$new_ys__n1872_inv_
.sym 92727 rvsoc.cpu0.D_op2[6]
.sym 92728 rvsoc.cpu0.sys_mcause[20]
.sym 92729 $abc$63045$new_ys__n1617_inv_
.sym 92731 rvsoc.cpu0.sys_mcause[22]
.sym 92732 rvsoc.cpu0.sys_mcause[18]
.sym 92734 rvsoc.cpu0.D_op2[2]
.sym 92739 $abc$63045$new_ys__n1612_
.sym 92740 rvsoc.cpu0.D_funct3[1]
.sym 92741 rvsoc.cpu0.D_op2[18]
.sym 92742 $abc$63045$new_ys__n1549_
.sym 92746 $abc$63045$new_n4179_
.sym 92747 rvsoc.cpu0.sys_mcause[20]
.sym 92748 $abc$63045$new_ys__n1587_inv_
.sym 92752 $PACKER_GND_NET
.sym 92757 rvsoc.cpu0.D_insn_typ[7]
.sym 92758 $abc$63045$new_ys__n1549_
.sym 92759 $abc$63045$new_ys__n1552_
.sym 92760 rvsoc.cpu0.D_insn[22]
.sym 92763 rvsoc.cpu0.D_funct3[1]
.sym 92764 rvsoc.cpu0.D_op2[18]
.sym 92765 $abc$63045$new_ys__n1872_inv_
.sym 92766 rvsoc.cpu0.D_op2[2]
.sym 92769 rvsoc.cpu0.D_op2[6]
.sym 92770 $abc$63045$new_ys__n1872_inv_
.sym 92771 rvsoc.cpu0.D_op2[22]
.sym 92772 rvsoc.cpu0.D_funct3[1]
.sym 92775 $abc$63045$new_n4179_
.sym 92776 $abc$63045$new_ys__n1612_
.sym 92777 $abc$63045$new_ys__n1617_inv_
.sym 92778 rvsoc.cpu0.sys_mcause[18]
.sym 92782 rvsoc.cpu0.sys_mcause[22]
.sym 92784 $abc$63045$new_n4179_
.sym 92790 $PACKER_GND_NET
.sym 92791 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 92792 rvsoc.clkn
.sym 92795 rvsoc.spi0.status[12]
.sym 92797 $abc$63045$new_n4390_
.sym 92811 rvsoc.cpu0.sys_mcause[28]
.sym 92816 rvsoc.cpu0.D_insn_typ[3]
.sym 92817 rvsoc.cpu0.sys_mcause[26]
.sym 92818 $PACKER_VCC_NET
.sym 92819 rvsoc.cpu0.D_actv_pc[5]
.sym 92820 rvsoc.cpu0.D_op2[30]
.sym 92821 rvsoc.cpu0.D_funct3[1]
.sym 92823 rvsoc.cpu0.E_actv_pc[27]
.sym 92824 $abc$63045$new_ys__n527_
.sym 92825 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 92826 rvsoc.cpu0.D_funct3[1]
.sym 92827 rvsoc.cpu0.sys_mcause[1]
.sym 92828 rvsoc.cpu0.D_op2[25]
.sym 92835 $abc$63045$new_ys__n1398_inv_
.sym 92838 rvsoc.data_adrs[3]
.sym 92842 $abc$63045$new_ys__n1482_inv_
.sym 92844 rvsoc.cpu0.sys_mcause[27]
.sym 92846 rvsoc.cpu0.F_actv_pc[25]
.sym 92848 rvsoc.cpu0.F_next_pc[11]
.sym 92851 rvsoc.cpu0.D_op2[29]
.sym 92852 rvsoc.cpu0.D_funct3[1]
.sym 92853 rvsoc.data_adrs[2]
.sym 92855 rvsoc.cpu0.D_op2[5]
.sym 92856 $abc$63045$new_ys__n1872_inv_
.sym 92857 rvsoc.cpu0.F_actv_pc[28]
.sym 92859 rvsoc.cpu0.D_funct3[0]
.sym 92861 rvsoc.cpu0.F_next_pc[8]
.sym 92862 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 92864 $abc$63045$new_n4179_
.sym 92865 $abc$63045$new_ys__n6314_
.sym 92866 rvsoc.cpu0.D_op2[13]
.sym 92868 rvsoc.cpu0.D_op2[13]
.sym 92869 rvsoc.cpu0.D_funct3[1]
.sym 92870 rvsoc.cpu0.D_op2[29]
.sym 92871 rvsoc.cpu0.D_funct3[0]
.sym 92876 rvsoc.cpu0.F_next_pc[8]
.sym 92880 $abc$63045$new_ys__n1398_inv_
.sym 92881 $abc$63045$new_ys__n6314_
.sym 92882 rvsoc.cpu0.D_op2[5]
.sym 92883 $abc$63045$new_ys__n1872_inv_
.sym 92887 rvsoc.cpu0.F_actv_pc[25]
.sym 92894 rvsoc.cpu0.F_actv_pc[28]
.sym 92899 rvsoc.cpu0.F_next_pc[11]
.sym 92904 $abc$63045$new_n4179_
.sym 92906 rvsoc.cpu0.sys_mcause[27]
.sym 92907 $abc$63045$new_ys__n1482_inv_
.sym 92911 rvsoc.data_adrs[2]
.sym 92912 rvsoc.data_adrs[3]
.sym 92914 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 92915 rvsoc.clka
.sym 92921 rvsoc.cpu0.sys_mcause[13]
.sym 92934 rvsoc.cpu0.D_op2[22]
.sym 92939 rvsoc.cpu0.D_actv_pc[28]
.sym 92941 $abc$63045$new_n4340_
.sym 92942 rvsoc.cpu0.sys_mcause[8]
.sym 92943 $abc$63045$new_n4390_
.sym 92944 $abc$63045$new_n4232_
.sym 92945 $abc$63045$new_ys__n2556_inv_
.sym 92946 rvsoc.cpu0.D_actv_pc[28]
.sym 92947 $abc$63045$new_ys__n6314_
.sym 92948 rvsoc.cpu0.D_next_pc[11]
.sym 92949 rvsoc.cpu0.D_next_pc[25]
.sym 92950 rvsoc.cpu0.D_op2[7]
.sym 92951 $abc$63045$new_ys__n6314_
.sym 92958 rvsoc.cpu0.D_funct3[0]
.sym 92959 rvsoc.code_adrs[0]
.sym 92960 $abc$63045$new_ys__n6314_
.sym 92961 $abc$63045$new_ys__n1389_inv_
.sym 92962 $abc$63045$new_ys__n1872_inv_
.sym 92964 rvsoc.cpu0.D_op2[9]
.sym 92966 $abc$63045$new_ys__n1872_inv_
.sym 92970 rvsoc.cpu0.D_op2[10]
.sym 92971 rvsoc.cpu0.sys_mcause[5]
.sym 92972 rvsoc.cpu0.sys_mcause[3]
.sym 92973 rvsoc.cpu0.D_actv_pc[5]
.sym 92974 $abc$63045$new_ys__n1386_inv_
.sym 92976 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 92977 rvsoc.cpu0.D_op2[1]
.sym 92978 rvsoc.cpu0.D_op2[26]
.sym 92980 rvsoc.cpu0.D_op2[3]
.sym 92981 rvsoc.cpu0.D_funct3[1]
.sym 92982 $abc$63045$new_n4179_
.sym 92986 rvsoc.cpu0.D_insn_typ[3]
.sym 92987 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 92988 rvsoc.cpu0.D_op2[25]
.sym 92989 rvsoc.cpu0.D_op2[2]
.sym 92991 rvsoc.cpu0.D_op2[9]
.sym 92992 rvsoc.cpu0.D_funct3[1]
.sym 92993 rvsoc.cpu0.D_funct3[0]
.sym 92994 rvsoc.cpu0.D_op2[25]
.sym 92997 $abc$63045$new_ys__n1389_inv_
.sym 92998 $abc$63045$new_ys__n6314_
.sym 92999 $abc$63045$new_ys__n1872_inv_
.sym 93000 rvsoc.cpu0.D_op2[2]
.sym 93003 $abc$63045$new_ys__n1872_inv_
.sym 93004 rvsoc.cpu0.sys_mcause[3]
.sym 93005 rvsoc.cpu0.D_op2[3]
.sym 93006 $abc$63045$new_n4179_
.sym 93009 rvsoc.cpu0.D_op2[10]
.sym 93010 rvsoc.cpu0.D_funct3[0]
.sym 93011 rvsoc.cpu0.D_funct3[1]
.sym 93012 rvsoc.cpu0.D_op2[26]
.sym 93015 rvsoc.cpu0.sys_mcause[5]
.sym 93016 $abc$63045$new_n4179_
.sym 93017 rvsoc.cpu0.D_actv_pc[5]
.sym 93018 rvsoc.cpu0.D_insn_typ[3]
.sym 93024 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 93028 rvsoc.code_adrs[0]
.sym 93033 rvsoc.cpu0.D_op2[1]
.sym 93034 $abc$63045$new_ys__n6314_
.sym 93035 $abc$63045$new_ys__n1872_inv_
.sym 93036 $abc$63045$new_ys__n1386_inv_
.sym 93037 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 93038 rvsoc.clka
.sym 93039 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 93040 rvsoc.cpu0.D_next_pc[2]
.sym 93047 $abc$63045$new_n4263_
.sym 93064 rvsoc.uart0.cfg[0]
.sym 93066 rvsoc.cpu0.E_actv_pc[4]
.sym 93067 rvsoc.cpu0.D_actv_pc[27]
.sym 93069 rvsoc.cpu0.D_op2[31]
.sym 93072 rvsoc.data_wdata[16]
.sym 93073 rvsoc.cpu0.F_next_pc[0]
.sym 93074 rvsoc.data_wdata[2]
.sym 93075 rvsoc.cpu0.D_op2[2]
.sym 93086 $abc$63045$new_n4179_
.sym 93087 rvsoc.cpu0.F_next_pc[0]
.sym 93088 rvsoc.cpu0.D_op2[1]
.sym 93089 rvsoc.cpu0.D_actv_pc[5]
.sym 93093 rvsoc.cpu0.E_actv_pc[25]
.sym 93094 $abc$63045$new_ys__n1872_inv_
.sym 93097 rvsoc.cpu0.sys_mcause[1]
.sym 93098 rvsoc.cpu0.E_Br_adrs[0]
.sym 93103 rvsoc.cpu0.E_next_pc[25]
.sym 93105 $abc$63045$new_ys__n2556_inv_
.sym 93106 rvsoc.cpu0.D_next_pc[4]
.sym 93107 rvsoc.cpu0.D_actv_pc[25]
.sym 93109 rvsoc.cpu0.D_next_pc[25]
.sym 93111 rvsoc.cpu0.D_actv_pc[4]
.sym 93112 rvsoc.cpu0.E_take_Br
.sym 93116 rvsoc.cpu0.D_next_pc[4]
.sym 93121 rvsoc.cpu0.E_take_Br
.sym 93122 rvsoc.cpu0.E_Br_adrs[0]
.sym 93123 rvsoc.cpu0.F_next_pc[0]
.sym 93127 rvsoc.cpu0.D_actv_pc[5]
.sym 93132 $abc$63045$new_ys__n2556_inv_
.sym 93133 rvsoc.cpu0.E_next_pc[25]
.sym 93134 rvsoc.cpu0.E_actv_pc[25]
.sym 93139 rvsoc.cpu0.D_actv_pc[25]
.sym 93144 rvsoc.cpu0.D_actv_pc[4]
.sym 93153 rvsoc.cpu0.D_next_pc[25]
.sym 93156 rvsoc.cpu0.D_op2[1]
.sym 93157 $abc$63045$new_ys__n1872_inv_
.sym 93158 $abc$63045$new_n4179_
.sym 93159 rvsoc.cpu0.sys_mcause[1]
.sym 93160 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 93161 rvsoc.clka
.sym 93164 $abc$63045$new_ys__n1404_inv_
.sym 93166 $abc$63045$new_ys__n1417_
.sym 93167 rvsoc.uart0.cfg[1]
.sym 93169 rvsoc.uart0.cfg[0]
.sym 93183 $abc$63045$new_ys__n10027_inv_
.sym 93184 rvsoc.cpu0.D_op2[1]
.sym 93187 rvsoc.cpu0.D_op2[11]
.sym 93188 rvsoc.cpu0.sysregs[1][28]
.sym 93189 rvsoc.cpu0.sys_mcause[2]
.sym 93191 $abc$63045$new_n4179_
.sym 93193 rvsoc.data_wdata[0]
.sym 93194 rvsoc.cpu0.D_actv_pc[11]
.sym 93195 $PACKER_GND_NET
.sym 93196 $abc$63045$new_ys__n3576_
.sym 93197 rvsoc.cpu0.E_actv_pc[17]
.sym 93198 rvsoc.cpu0.E_take_Br
.sym 93205 $abc$63045$new_n4834_
.sym 93206 $abc$63045$new_ys__n1392_inv_
.sym 93207 $abc$63045$new_ys__n1580_
.sym 93208 $abc$63045$new_n4680_
.sym 93210 $abc$63045$new_n4833_
.sym 93211 $abc$63045$new_ys__n1477_
.sym 93212 $abc$63045$new_ys__n1872_inv_
.sym 93213 rvsoc.cpu0.D_op2[11]
.sym 93214 rvsoc.cpu0.D_op2[27]
.sym 93215 rvsoc.cpu0.D_op2[4]
.sym 93217 $abc$63045$new_ys__n1576_
.sym 93218 rvsoc.cpu0.D_op2[3]
.sym 93221 rvsoc.cpu0.D_next_pc[27]
.sym 93222 $abc$63045$new_ys__n11122_inv_
.sym 93223 $abc$63045$new_ys__n1582_
.sym 93224 $abc$63045$new_ys__n6314_
.sym 93225 rvsoc.cpu0.D_actv_pc[17]
.sym 93226 $abc$63045$new_ys__n1475_
.sym 93227 rvsoc.cpu0.D_actv_pc[27]
.sym 93229 rvsoc.cpu0.D_op2[20]
.sym 93230 rvsoc.cpu0.D_next_pc[20]
.sym 93231 $abc$63045$new_ys__n1880_inv_
.sym 93232 rvsoc.cpu0.D_funct3[1]
.sym 93233 rvsoc.cpu0.D_funct3[0]
.sym 93237 $abc$63045$new_ys__n1880_inv_
.sym 93238 $abc$63045$new_ys__n1477_
.sym 93239 $abc$63045$new_n4833_
.sym 93240 rvsoc.cpu0.D_actv_pc[27]
.sym 93245 rvsoc.cpu0.D_actv_pc[17]
.sym 93249 rvsoc.cpu0.D_funct3[0]
.sym 93250 rvsoc.cpu0.D_funct3[1]
.sym 93251 rvsoc.cpu0.D_op2[11]
.sym 93252 rvsoc.cpu0.D_op2[27]
.sym 93255 $abc$63045$new_ys__n1872_inv_
.sym 93256 rvsoc.cpu0.D_op2[20]
.sym 93257 rvsoc.cpu0.D_funct3[1]
.sym 93258 rvsoc.cpu0.D_op2[4]
.sym 93261 $abc$63045$new_ys__n1576_
.sym 93262 $abc$63045$new_ys__n1582_
.sym 93263 $abc$63045$new_n4680_
.sym 93264 $abc$63045$new_ys__n1580_
.sym 93269 rvsoc.cpu0.D_next_pc[20]
.sym 93270 $abc$63045$new_ys__n11122_inv_
.sym 93273 $abc$63045$new_ys__n11122_inv_
.sym 93274 $abc$63045$new_n4834_
.sym 93275 $abc$63045$new_ys__n1475_
.sym 93276 rvsoc.cpu0.D_next_pc[27]
.sym 93279 $abc$63045$new_ys__n1872_inv_
.sym 93280 $abc$63045$new_ys__n6314_
.sym 93281 rvsoc.cpu0.D_op2[3]
.sym 93282 $abc$63045$new_ys__n1392_inv_
.sym 93283 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 93284 rvsoc.clka
.sym 93286 rvsoc.cpu0.D_next_pc[0]
.sym 93301 rvsoc.cpu0.D_op2[4]
.sym 93306 rvsoc.data_wdata[17]
.sym 93311 rvsoc.cpu0.D_funct3[1]
.sym 93313 rvsoc.data_wdata[4]
.sym 93315 rvsoc.cpu0.E_actv_pc[27]
.sym 93317 rvsoc.cpu0.D_op2[30]
.sym 93318 rvsoc.cpu0.D_funct3[1]
.sym 93327 rvsoc.cpu0.E_next_pc[27]
.sym 93329 rvsoc.data_wdata[4]
.sym 93331 rvsoc.cpu0.E_actv_pc[5]
.sym 93334 $abc$63045$new_n3570_
.sym 93335 rvsoc.cpu0.E_next_pc[4]
.sym 93338 rvsoc.cpu0.E_actv_pc[4]
.sym 93339 rvsoc.cpu0.E_actv_pc[27]
.sym 93341 $abc$63045$new_n3486_
.sym 93342 rvsoc.data_wdata[5]
.sym 93344 rvsoc.data_wdata[25]
.sym 93345 $abc$63045$new_n3482_
.sym 93348 $abc$63045$new_ys__n3576_
.sym 93349 $abc$63045$new_ys__n10027_inv_
.sym 93350 $abc$63045$new_n3349_
.sym 93351 rvsoc.cpu0.D_next_pc[27]
.sym 93354 rvsoc.data_wdata[27]
.sym 93356 $abc$63045$new_ys__n2556_inv_
.sym 93357 rvsoc.cpu0.E_next_pc[5]
.sym 93358 $abc$63045$new_n3349_
.sym 93361 rvsoc.cpu0.D_next_pc[27]
.sym 93366 $abc$63045$new_n3570_
.sym 93367 rvsoc.data_wdata[27]
.sym 93368 $abc$63045$new_ys__n3576_
.sym 93372 $abc$63045$new_ys__n2556_inv_
.sym 93373 rvsoc.cpu0.E_next_pc[4]
.sym 93374 rvsoc.cpu0.E_actv_pc[4]
.sym 93375 $abc$63045$new_n3349_
.sym 93378 $abc$63045$new_ys__n3576_
.sym 93379 $abc$63045$new_n3349_
.sym 93380 rvsoc.data_wdata[25]
.sym 93381 $abc$63045$new_ys__n10027_inv_
.sym 93384 rvsoc.data_wdata[4]
.sym 93386 $abc$63045$new_n3482_
.sym 93387 $abc$63045$new_ys__n3576_
.sym 93390 $abc$63045$new_n3486_
.sym 93391 rvsoc.data_wdata[5]
.sym 93392 $abc$63045$new_ys__n3576_
.sym 93396 $abc$63045$new_ys__n2556_inv_
.sym 93397 $abc$63045$new_n3349_
.sym 93398 rvsoc.cpu0.E_actv_pc[5]
.sym 93399 rvsoc.cpu0.E_next_pc[5]
.sym 93402 $abc$63045$new_n3349_
.sym 93403 rvsoc.cpu0.E_next_pc[27]
.sym 93404 rvsoc.cpu0.E_actv_pc[27]
.sym 93405 $abc$63045$new_ys__n2556_inv_
.sym 93406 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 93407 rvsoc.clka
.sym 93409 rvsoc.cpu0.E_next_pc[11]
.sym 93410 $abc$63045$new_ys__n1401_inv_
.sym 93411 $abc$63045$new_ys__n1395_inv_
.sym 93412 $abc$63045$new_ys__n1432_
.sym 93413 $abc$63045$new_ys__n1462_
.sym 93414 rvsoc.cpu0.E_next_pc[2]
.sym 93415 $abc$63045$new_ys__n1714_
.sym 93425 $abc$63045$new_ys__n12498_inv_
.sym 93430 rvsoc.data_wdata[5]
.sym 93433 $abc$63045$new_ys__n6314_
.sym 93434 rvsoc.cpu0.D_actv_pc[28]
.sym 93435 rvsoc.cpu0.sys_mcause[8]
.sym 93436 rvsoc.cpu0.D_next_pc[11]
.sym 93439 $abc$63045$new_ys__n6314_
.sym 93440 rvsoc.cpu0.D_next_pc[11]
.sym 93442 $abc$63045$new_ys__n2556_inv_
.sym 93444 $abc$63045$new_ys__n6314_
.sym 93450 rvsoc.cpu0.D_actv_pc[28]
.sym 93453 $abc$63045$new_ys__n2556_inv_
.sym 93455 $abc$63045$new_ys__n3576_
.sym 93456 $abc$63045$new_n3574_
.sym 93457 rvsoc.cpu0.D_next_pc[28]
.sym 93460 rvsoc.cpu0.E_actv_pc[11]
.sym 93461 rvsoc.cpu0.D_next_pc[17]
.sym 93464 rvsoc.cpu0.D_actv_pc[11]
.sym 93465 $abc$63045$new_n3349_
.sym 93466 rvsoc.cpu0.E_next_pc[11]
.sym 93467 rvsoc.data_wdata[28]
.sym 93469 rvsoc.cpu0.E_actv_pc[17]
.sym 93470 rvsoc.cpu0.E_next_pc[17]
.sym 93471 rvsoc.cpu0.E_next_pc[28]
.sym 93475 rvsoc.cpu0.E_actv_pc[28]
.sym 93483 $abc$63045$new_n3574_
.sym 93484 $abc$63045$new_ys__n3576_
.sym 93486 rvsoc.data_wdata[28]
.sym 93490 rvsoc.cpu0.D_actv_pc[28]
.sym 93496 rvsoc.cpu0.D_actv_pc[11]
.sym 93501 $abc$63045$new_ys__n2556_inv_
.sym 93502 $abc$63045$new_n3349_
.sym 93503 rvsoc.cpu0.E_actv_pc[11]
.sym 93504 rvsoc.cpu0.E_next_pc[11]
.sym 93509 rvsoc.cpu0.D_next_pc[17]
.sym 93513 rvsoc.cpu0.D_next_pc[28]
.sym 93519 $abc$63045$new_n3349_
.sym 93520 $abc$63045$new_ys__n2556_inv_
.sym 93521 rvsoc.cpu0.E_actv_pc[28]
.sym 93522 rvsoc.cpu0.E_next_pc[28]
.sym 93525 rvsoc.cpu0.E_actv_pc[17]
.sym 93526 rvsoc.cpu0.E_next_pc[17]
.sym 93527 $abc$63045$new_ys__n2556_inv_
.sym 93528 $abc$63045$new_n3349_
.sym 93529 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 93530 rvsoc.clka
.sym 93533 rvsoc.cpu0.E_next_pc[0]
.sym 93537 $abc$63045$new_n4477_
.sym 93547 $abc$63045$new_ys__n1432_
.sym 93556 rvsoc.data_wdata[16]
.sym 93558 rvsoc.data_wdata[2]
.sym 93559 $abc$63045$new_ys__n1754_
.sym 93573 rvsoc.cpu0.E_next_pc[12]
.sym 93574 rvsoc.cpu0.E_actv_pc[12]
.sym 93575 rvsoc.cpu0.E_actv_pc[0]
.sym 93577 $abc$63045$new_n3466_
.sym 93578 $abc$63045$new_n3474_
.sym 93581 rvsoc.cpu0.E_actv_pc[8]
.sym 93584 rvsoc.data_wdata[2]
.sym 93586 rvsoc.cpu0.E_next_pc[2]
.sym 93588 rvsoc.cpu0.E_next_pc[8]
.sym 93589 rvsoc.cpu0.D_actv_pc[12]
.sym 93590 rvsoc.cpu0.E_next_pc[0]
.sym 93594 $abc$63045$new_ys__n3576_
.sym 93596 $abc$63045$new_n3349_
.sym 93597 rvsoc.cpu0.D_actv_pc[8]
.sym 93599 rvsoc.data_wdata[0]
.sym 93602 $abc$63045$new_ys__n2556_inv_
.sym 93603 rvsoc.cpu0.E_actv_pc[2]
.sym 93609 rvsoc.cpu0.D_actv_pc[8]
.sym 93615 rvsoc.cpu0.D_actv_pc[12]
.sym 93618 $abc$63045$new_ys__n2556_inv_
.sym 93619 rvsoc.cpu0.E_actv_pc[8]
.sym 93620 rvsoc.cpu0.E_next_pc[8]
.sym 93621 $abc$63045$new_n3349_
.sym 93624 $abc$63045$new_n3349_
.sym 93625 rvsoc.cpu0.E_next_pc[12]
.sym 93626 rvsoc.cpu0.E_actv_pc[12]
.sym 93627 $abc$63045$new_ys__n2556_inv_
.sym 93630 $abc$63045$new_ys__n2556_inv_
.sym 93631 $abc$63045$new_n3349_
.sym 93632 rvsoc.cpu0.E_actv_pc[0]
.sym 93633 rvsoc.cpu0.E_next_pc[0]
.sym 93636 rvsoc.cpu0.E_actv_pc[2]
.sym 93637 $abc$63045$new_ys__n2556_inv_
.sym 93638 $abc$63045$new_n3349_
.sym 93639 rvsoc.cpu0.E_next_pc[2]
.sym 93642 $abc$63045$new_n3466_
.sym 93643 rvsoc.data_wdata[0]
.sym 93645 $abc$63045$new_ys__n3576_
.sym 93648 $abc$63045$new_n3474_
.sym 93650 $abc$63045$new_ys__n3576_
.sym 93651 rvsoc.data_wdata[2]
.sym 93652 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 93653 rvsoc.clka
.sym 93684 rvsoc.cpu0.D_op2[11]
.sym 93696 $abc$63045$new_n4179_
.sym 93697 rvsoc.cpu0.D_next_pc[12]
.sym 93699 $abc$63045$new_ys__n1756_
.sym 93701 rvsoc.cpu0.D_actv_pc[0]
.sym 93704 rvsoc.cpu0.D_insn_typ[3]
.sym 93705 $abc$63045$new_ys__n6314_
.sym 93706 rvsoc.cpu0.D_op2[3]
.sym 93707 rvsoc.cpu0.sys_mcause[8]
.sym 93708 rvsoc.cpu0.D_op2[11]
.sym 93709 $abc$63045$new_ys__n1755_inv_
.sym 93710 $abc$63045$new_ys__n1872_inv_
.sym 93711 $abc$63045$new_ys__n1872_inv_
.sym 93714 $abc$63045$new_ys__n6314_
.sym 93715 rvsoc.cpu0.D_op2[8]
.sym 93716 $abc$63045$new_ys__n1717_
.sym 93717 $abc$63045$new_ys__n11122_inv_
.sym 93718 rvsoc.cpu0.D_actv_pc[11]
.sym 93719 $abc$63045$new_ys__n1754_
.sym 93724 $abc$63045$new_ys__n1715_
.sym 93725 rvsoc.cpu0.D_next_pc[8]
.sym 93727 rvsoc.cpu0.D_op2[0]
.sym 93730 rvsoc.cpu0.D_next_pc[12]
.sym 93735 $abc$63045$new_ys__n11122_inv_
.sym 93736 rvsoc.cpu0.D_next_pc[8]
.sym 93737 $abc$63045$new_ys__n1756_
.sym 93738 $abc$63045$new_ys__n1755_inv_
.sym 93742 rvsoc.cpu0.D_actv_pc[0]
.sym 93747 rvsoc.cpu0.D_op2[8]
.sym 93748 $abc$63045$new_ys__n6314_
.sym 93749 $abc$63045$new_ys__n1872_inv_
.sym 93750 rvsoc.cpu0.D_op2[0]
.sym 93753 $abc$63045$new_ys__n1872_inv_
.sym 93754 rvsoc.cpu0.D_op2[3]
.sym 93755 $abc$63045$new_ys__n6314_
.sym 93756 rvsoc.cpu0.D_op2[11]
.sym 93760 $abc$63045$new_n4179_
.sym 93761 $abc$63045$new_ys__n1754_
.sym 93762 rvsoc.cpu0.sys_mcause[8]
.sym 93765 rvsoc.cpu0.D_actv_pc[11]
.sym 93766 rvsoc.cpu0.D_insn_typ[3]
.sym 93767 $abc$63045$new_ys__n1717_
.sym 93768 $abc$63045$new_ys__n1715_
.sym 93774 rvsoc.cpu0.D_next_pc[8]
.sym 93775 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 93776 rvsoc.clka
.sym 93845 rvsoc.cpu0.D_actv_pc[2]
.sym 93872 rvsoc.cpu0.D_actv_pc[2]
.sym 93898 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 93899 rvsoc.clka
.sym 94222 p15
.sym 94225 rvsoc.gpio0.data[0]
.sym 94227 rvsoc.gpio0.dir[0]
.sym 94231 p15
.sym 94237 rvsoc.gpio0.dir[0]
.sym 94243 rvsoc.gpio0.data[0]
.sym 94271 rvsoc.cram.adrs[1]
.sym 94272 rvsoc.cram.adrs[5]
.sym 94273 rvsoc.data_wdata[24]
.sym 94274 rvsoc.data_wdata[28]
.sym 94389 $PACKER_VCC_NET
.sym 94394 rvsoc.mem_vdata[0][3]
.sym 94395 rvsoc.data_wdata[8]
.sym 94398 rvsoc.mem_vdata[0][0]
.sym 94407 rvsoc.data_wdata[3]
.sym 94408 rvsoc.data_wdata[0]
.sym 94409 rvsoc.mem_vdata[0][7]
.sym 94413 rvsoc.data_wdata[21]
.sym 94414 rvsoc.data_wdata[10]
.sym 94416 rvsoc.data_wdata[23]
.sym 94417 rvsoc.data_wdata[16]
.sym 94419 rvsoc.data_wdata[7]
.sym 94420 rvsoc.data_wdata[5]
.sym 94421 rvsoc.data_wdata[20]
.sym 94423 rvsoc.cram.adrs[7]
.sym 94424 rvsoc.cram.adrs[9]
.sym 94425 rvsoc.mem_vdata[0][8]
.sym 94427 rvsoc.data_wdata[30]
.sym 94428 rvsoc.cram.adrs[11]
.sym 94442 $PACKER_GND_NET
.sym 94451 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 94506 $PACKER_GND_NET
.sym 94519 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 94520 rvsoc.clkn
.sym 94553 rvsoc.mem_vdata[0][11]
.sym 94554 rvsoc.cram.adrs[0]
.sym 94555 rvsoc.mem_vdata[0][15]
.sym 94559 rvsoc.mem_vdata[0][9]
.sym 94562 rvsoc.data_wdata[22]
.sym 94563 rvsoc.cram.adrs[8]
.sym 94565 rvsoc.cram.adrs[13]
.sym 94566 rvsoc.mem_vdata[0][24]
.sym 94568 rvsoc.mem_vdata[0][13]
.sym 94569 rvsoc.mem_vdata[0][23]
.sym 94570 rvsoc.mem_vdata[0][14]
.sym 94571 rvsoc.data_wdata[29]
.sym 94572 rvsoc.data_wst[0]
.sym 94573 rvsoc.mem_vdata[0][17]
.sym 94695 rvsoc.data_wst[3]
.sym 94696 rvsoc.data_wst[2]
.sym 94700 rvsoc.data_wst[3]
.sym 94701 rvsoc.mem_vdata[0][18]
.sym 94703 rvsoc.data_wdata[10]
.sym 94704 rvsoc.cram.adrs[2]
.sym 94706 rvsoc.data_wdata[0]
.sym 94707 rvsoc.data_wdata[7]
.sym 94708 rvsoc.mem_vdata[0][31]
.sym 94712 rvsoc.data_wdata[3]
.sym 94723 rvsoc.data_wdata[28]
.sym 94745 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 94778 rvsoc.data_wdata[28]
.sym 94797 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 94798 rvsoc.clkn
.sym 94826 rvsoc.cpu0.D_op2[15]
.sym 94830 $PACKER_VCC_NET
.sym 94835 rvsoc.data_wdata[28]
.sym 94839 rvsoc.mem_vdata[0][26]
.sym 94840 rvsoc.cram.adrs[9]
.sym 94841 rvsoc.data_wdata[5]
.sym 94843 rvsoc.data_wst[1]
.sym 94845 rvsoc.cpu0.umul_lolo[6]
.sym 94850 rvsoc.cram.adrs[11]
.sym 94851 rvsoc.data_wdata[30]
.sym 94965 rvsoc.cpu0.D_op2[20]
.sym 94979 rvsoc.cpu0.umul_lolo[8]
.sym 94980 rvsoc.data_wdata[13]
.sym 94981 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 94985 rvsoc.data_wdata[14]
.sym 94987 rvsoc.cpu0.umul_lolo[14]
.sym 94988 rvsoc.uart0.div[0]
.sym 94989 $PACKER_VCC_NET
.sym 94990 rvsoc.data_wdata[6]
.sym 95105 rvsoc.cpu0.sys_mcause[12]
.sym 95116 rvsoc.spi0.status[15]
.sym 95126 rvsoc.uart0.div[28]
.sym 95127 rvsoc.data_wdata[29]
.sym 95147 rvsoc.cpu0.umul_lolo[6]
.sym 95155 rvsoc.cpu0.umul_lolo[8]
.sym 95158 rvsoc.cpu0.umul_lolo[1]
.sym 95162 rvsoc.cpu0.umul_lolo[3]
.sym 95163 rvsoc.cpu0.umul_lolo[14]
.sym 95171 rvsoc.cpu0.umul_lolo[6]
.sym 95182 rvsoc.cpu0.umul_lolo[8]
.sym 95193 rvsoc.cpu0.umul_lolo[1]
.sym 95200 rvsoc.cpu0.umul_lolo[14]
.sym 95206 rvsoc.cpu0.umul_lolo[3]
.sym 95214 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 95215 rvsoc.clka
.sym 95241 rvsoc.cpu0.E_mul_lolo[1]
.sym 95243 rvsoc.cpu0.sys_mcause[11]
.sym 95254 $PACKER_VCC_NET
.sym 95260 rvsoc.cpu0.umul_lolo[1]
.sym 95264 rvsoc.cpu0.umul_lolo[3]
.sym 95266 rvsoc.data_wdata[0]
.sym 95303 rvsoc.cpu0.umul_lolo[15]
.sym 95307 rvsoc.cpu0.umul_lolo[15]
.sym 95353 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 95354 rvsoc.clka
.sym 95386 $PACKER_VCC_NET
.sym 95396 rvsoc.cpu0.umul_lolo[6]
.sym 95397 rvsoc.data_wdata[5]
.sym 95402 rvsoc.data_wdata[30]
.sym 95403 $PACKER_VCC_NET
.sym 95535 rvsoc.cpu0.umul_lolo[14]
.sym 95536 rvsoc.cpu0.umul_lolo[4]
.sym 95537 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 95538 rvsoc.cpu0.umul_lolo[5]
.sym 95539 rvsoc.cpu0.umul_lolo[8]
.sym 95540 rvsoc.data_wdata[13]
.sym 95541 rvsoc.data_wdata[6]
.sym 95542 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 95543 rvsoc.uart0.div[16]
.sym 95545 rvsoc.data_wdata[14]
.sym 95664 $PACKER_VCC_NET
.sym 95669 rvsoc.cpu0.umul_lolo[0]
.sym 95672 $PACKER_VCC_NET
.sym 95673 rvsoc.cpu0.umul_lolo[2]
.sym 95674 rvsoc.cpu0.D_op1[15]
.sym 95676 rvsoc.cpu0.D_op1[11]
.sym 95677 rvsoc.cpu0.umul_lolo[13]
.sym 95678 rvsoc.data_wdata[29]
.sym 95679 rvsoc.cpu0.D_op2[4]
.sym 95681 rvsoc.cpu0.D_op1[14]
.sym 95682 rvsoc.uart0.div[28]
.sym 95683 rvsoc.cpu0.D_op1[12]
.sym 95684 rvsoc.cpu0.D_op2[14]
.sym 95685 rvsoc.cpu0.umul_lolo[9]
.sym 95802 $PACKER_VCC_NET
.sym 95804 rvsoc.cpu0.umul_lolo[11]
.sym 95805 rvsoc.cpu0.D_op2[7]
.sym 95806 rvsoc.cpu0.umul_lolo[15]
.sym 95808 rvsoc.cpu0.D_op2[10]
.sym 95809 rvsoc.cpu0.D_op2[8]
.sym 95811 rvsoc.cpu0.D_op2[15]
.sym 95812 rvsoc.cpu0.umul_lolo[10]
.sym 95813 rvsoc.cpu0.D_op2[9]
.sym 95814 rvsoc.cpu0.D_op2[0]
.sym 95816 rvsoc.cpu0.D_op1[8]
.sym 95817 rvsoc.cpu0.D_op1[2]
.sym 95818 rvsoc.cpu0.D_op2[12]
.sym 95819 $auto$alumacc.cc:474:replace_alu$3191.AA[9]
.sym 95820 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 95821 rvsoc.cpu0.D_op1[4]
.sym 95822 rvsoc.data_wdata[0]
.sym 95823 rvsoc.cpu0.D_op2[11]
.sym 95824 rvsoc.cpu0.umul_lolo[17]
.sym 95841 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 95842 $PACKER_GND_NET
.sym 95866 $PACKER_GND_NET
.sym 95909 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 95910 rvsoc.clkn
.sym 95943 rvsoc.cpu0.umul_lolo[19]
.sym 95944 rvsoc.cpu0.D_op1[10]
.sym 95949 rvsoc.cpu0.umul_lolo[17]
.sym 95951 rvsoc.cpu0.umul_lolo[18]
.sym 95952 rvsoc.cpu0.D_op1[3]
.sym 95954 rvsoc.cpu0.D_op1[0]
.sym 95955 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 95956 rvsoc.cpu0.umul_lolo[20]
.sym 95957 rvsoc.data_wdata[30]
.sym 95958 rvsoc.cpu0.D_actv_pc[27]
.sym 95959 $auto$alumacc.cc:474:replace_alu$3191.AA[15]
.sym 95961 $auto$alumacc.cc:474:replace_alu$3191.AA[8]
.sym 95962 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 95963 rvsoc.cpu0.D_op1[6]
.sym 95971 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 95990 rvsoc.cpu0.F_actv_pc[27]
.sym 96046 rvsoc.cpu0.F_actv_pc[27]
.sym 96048 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 96049 rvsoc.clka
.sym 96077 $PACKER_VCC_NET
.sym 96084 $auto$alumacc.cc:474:replace_alu$3191.AA[15]
.sym 96086 $auto$alumacc.cc:474:replace_alu$3191.AA[8]
.sym 96088 $auto$alumacc.cc:474:replace_alu$3191.AA[9]
.sym 96090 $auto$alumacc.cc:474:replace_alu$3191.AA[10]
.sym 96091 rvsoc.data_wdata[13]
.sym 96093 $auto$alumacc.cc:474:replace_alu$3191.AA[11]
.sym 96094 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 96095 rvsoc.cpu0.D_op1[13]
.sym 96096 rvsoc.data_wdata[6]
.sym 96097 $auto$alumacc.cc:474:replace_alu$3191.AA[13]
.sym 96099 rvsoc.uart0.div[16]
.sym 96101 rvsoc.data_wdata[14]
.sym 96111 rvsoc.cpu0.E_mcause[8]
.sym 96114 rvsoc.cpu0.sys_mcause[5]
.sym 96115 rvsoc.cpu0.E_mcause[7]
.sym 96124 rvsoc.cpu0.E_mcause[6]
.sym 96126 rvsoc.cpu0.E_mcause[5]
.sym 96136 rvsoc.cpu0.sys_mcause[6]
.sym 96144 rvsoc.cpu0.sys_mcause[6]
.sym 96153 rvsoc.cpu0.sys_mcause[5]
.sym 96159 rvsoc.cpu0.E_mcause[7]
.sym 96160 rvsoc.cpu0.E_mcause[6]
.sym 96161 rvsoc.cpu0.E_mcause[8]
.sym 96162 rvsoc.cpu0.E_mcause[5]
.sym 96187 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 96188 rvsoc.clka
.sym 96230 rvsoc.cpu0.D_op1[15]
.sym 96232 rvsoc.cpu0.D_op2[14]
.sym 96233 rvsoc.data_wdata[29]
.sym 96234 rvsoc.cpu0.D_op2[24]
.sym 96235 rvsoc.cpu0.D_op2[23]
.sym 96236 rvsoc.cpu0.D_op1[11]
.sym 96237 rvsoc.cpu0.umul_hihi[19]
.sym 96239 rvsoc.cpu0.D_op2[4]
.sym 96241 rvsoc.cpu0.sys_mcause[7]
.sym 96247 rvsoc.cpu0.E_mcause[12]
.sym 96249 rvsoc.cpu0.sys_mcause[8]
.sym 96251 rvsoc.cpu0.sys_mcause[9]
.sym 96252 rvsoc.cpu0.E_mcause[9]
.sym 96253 rvsoc.cpu0.sys_mcause[10]
.sym 96259 rvsoc.cpu0.E_mcause[11]
.sym 96264 rvsoc.cpu0.sys_mcause[11]
.sym 96265 rvsoc.cpu0.sys_mcause[7]
.sym 96270 rvsoc.cpu0.sys_mcause[12]
.sym 96272 rvsoc.cpu0.E_mcause[10]
.sym 96283 rvsoc.cpu0.sys_mcause[12]
.sym 96289 rvsoc.cpu0.sys_mcause[10]
.sym 96299 rvsoc.cpu0.sys_mcause[8]
.sym 96305 rvsoc.cpu0.sys_mcause[11]
.sym 96311 rvsoc.cpu0.sys_mcause[9]
.sym 96316 rvsoc.cpu0.E_mcause[10]
.sym 96317 rvsoc.cpu0.E_mcause[9]
.sym 96318 rvsoc.cpu0.E_mcause[12]
.sym 96319 rvsoc.cpu0.E_mcause[11]
.sym 96323 rvsoc.cpu0.sys_mcause[7]
.sym 96326 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 96327 rvsoc.clka
.sym 96355 rvsoc.cpu0.sys_mcause[11]
.sym 96361 rvsoc.cpu0.sys_mcause[8]
.sym 96369 rvsoc.cpu0.D_op1[17]
.sym 96370 rvsoc.data_wdata[0]
.sym 96371 rvsoc.cpu0.D_op1[26]
.sym 96372 rvsoc.cpu0.D_op1[8]
.sym 96373 $PACKER_GND_NET
.sym 96374 rvsoc.cpu0.umul_hihi[26]
.sym 96375 $PACKER_GND_NET
.sym 96376 rvsoc.cpu0.D_op1[27]
.sym 96377 rvsoc.cpu0.D_op2[0]
.sym 96378 rvsoc.cpu0.D_op1[28]
.sym 96379 rvsoc.cpu0.D_op2[11]
.sym 96380 rvsoc.cpu0.D_op1[22]
.sym 96399 rvsoc.data_wdata[16]
.sym 96404 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 96408 rvsoc.data_wdata[5]
.sym 96445 rvsoc.data_wdata[16]
.sym 96455 rvsoc.data_wdata[5]
.sym 96465 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53933
.sym 96466 rvsoc.clkn
.sym 96467 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]_$glb_sr
.sym 96494 rvsoc.cpu0.D_op2[15]
.sym 96497 rvsoc.cpu0.umul_hihi[14]
.sym 96498 rvsoc.cpu0.D_op2[31]
.sym 96499 rvsoc.cpu0.D_op2[29]
.sym 96500 rvsoc.cpu0.D_op2[16]
.sym 96501 rvsoc.cpu0.D_op2[20]
.sym 96502 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 96503 rvsoc.data_wdata[16]
.sym 96505 rvsoc.cpu0.D_op2[30]
.sym 96506 rvsoc.cpu0.D_op2[18]
.sym 96507 rvsoc.cpu0.D_op1[10]
.sym 96508 rvsoc.cpu0.D_op1[23]
.sym 96509 rvsoc.cpu0.D_op1[0]
.sym 96510 rvsoc.cpu0.D_actv_pc[27]
.sym 96511 rvsoc.cpu0.D_op2[26]
.sym 96512 rvsoc.cpu0.D_op1[19]
.sym 96513 rvsoc.data_wdata[30]
.sym 96514 rvsoc.cpu0.umul_hihi[13]
.sym 96515 rvsoc.cpu0.D_actv_pc[20]
.sym 96516 rvsoc.cpu0.D_op2[25]
.sym 96517 rvsoc.cpu0.D_op1[24]
.sym 96518 rvsoc.cpu0.umul_hihi[15]
.sym 96519 rvsoc.cpu0.D_op1[20]
.sym 96527 rvsoc.cpu0.sys_mcause[5]
.sym 96528 $abc$63045$new_n3824_
.sym 96529 rvsoc.cpu0.sys_mcause[6]
.sym 96532 rvsoc.cpu0.sys_mcause[7]
.sym 96533 rvsoc.cpu0.sys_mcause[12]
.sym 96534 rvsoc.cpu0.sys_mcause[11]
.sym 96535 rvsoc.cpu0.sys_mcause[8]
.sym 96540 rvsoc.cpu0.sys_mcause[9]
.sym 96542 $abc$63045$new_n3823_
.sym 96549 $PACKER_GND_NET
.sym 96551 rvsoc.cpu0.sys_mcause[10]
.sym 96552 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 96564 rvsoc.cpu0.sys_mcause[12]
.sym 96565 rvsoc.cpu0.sys_mcause[9]
.sym 96566 rvsoc.cpu0.sys_mcause[10]
.sym 96567 rvsoc.cpu0.sys_mcause[11]
.sym 96571 $abc$63045$new_n3824_
.sym 96573 $abc$63045$new_n3823_
.sym 96576 rvsoc.cpu0.sys_mcause[8]
.sym 96577 rvsoc.cpu0.sys_mcause[6]
.sym 96578 rvsoc.cpu0.sys_mcause[7]
.sym 96579 rvsoc.cpu0.sys_mcause[5]
.sym 96602 $PACKER_GND_NET
.sym 96604 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 96605 rvsoc.clkn
.sym 96635 rvsoc.cpu0.D_op1[31]
.sym 96642 rvsoc.cpu0.umul_hihi[16]
.sym 96647 rvsoc.data_wdata[13]
.sym 96648 rvsoc.cpu0.umul_hihi[28]
.sym 96649 rvsoc.data_wdata[14]
.sym 96650 rvsoc.cpu0.sys_mcause[28]
.sym 96651 rvsoc.cpu0.D_op1[13]
.sym 96652 rvsoc.data_wdata[6]
.sym 96653 rvsoc.cpu0.umul_hihi[21]
.sym 96654 rvsoc.cpu0.D_op1[18]
.sym 96655 rvsoc.cpu0.sys_mcause[12]
.sym 96657 rvsoc.cpu0.umul_hihi[23]
.sym 96658 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 96675 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 96677 $PACKER_GND_NET
.sym 96679 $PACKER_GND_NET
.sym 96697 $PACKER_GND_NET
.sym 96706 $PACKER_GND_NET
.sym 96711 $PACKER_GND_NET
.sym 96716 $PACKER_GND_NET
.sym 96723 $PACKER_GND_NET
.sym 96730 $PACKER_GND_NET
.sym 96735 $PACKER_GND_NET
.sym 96742 $PACKER_GND_NET
.sym 96743 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 96744 rvsoc.clka
.sym 96773 rvsoc.cpu0.D_next_pc[2]
.sym 96777 rvsoc.cpu0.umul_hihi[27]
.sym 96781 $PACKER_VCC_NET
.sym 96784 rvsoc.cpu0.sys_mcause[1]
.sym 96787 rvsoc.cpu0.D_op1[16]
.sym 96788 rvsoc.cpu0.D_op2[14]
.sym 96789 rvsoc.data_wdata[29]
.sym 96790 $abc$63045$new_ys__n1872_inv_
.sym 96792 rvsoc.cpu0.D_op1[11]
.sym 96793 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 96794 rvsoc.cpu0.sys_mcause[13]
.sym 96797 rvsoc.cpu0.sys_mcause[7]
.sym 96827 $PACKER_GND_NET
.sym 96830 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 96833 $PACKER_GND_NET
.sym 96837 $PACKER_GND_NET
.sym 96842 $PACKER_GND_NET
.sym 96851 $PACKER_GND_NET
.sym 96854 $PACKER_GND_NET
.sym 96863 $PACKER_GND_NET
.sym 96868 $PACKER_GND_NET
.sym 96873 $PACKER_GND_NET
.sym 96880 $PACKER_GND_NET
.sym 96882 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 96883 rvsoc.clka
.sym 96915 $abc$63045$new_ys__n11121_
.sym 96917 rvsoc.cpu0.sys_mcause[27]
.sym 96920 $abc$63045$new_ys__n6314_
.sym 96927 rvsoc.cpu0.D_op1[27]
.sym 96929 $PACKER_GND_NET
.sym 96930 rvsoc.data_wdata[0]
.sym 96931 rvsoc.cpu0.D_op1[26]
.sym 96932 rvsoc.cpu0.D_op2[0]
.sym 96933 rvsoc.cpu0.D_actv_pc[12]
.sym 96935 $PACKER_GND_NET
.sym 96936 rvsoc.cpu0.D_op1[22]
.sym 96948 $abc$63045$new_n4179_
.sym 96961 $PACKER_GND_NET
.sym 96963 rvsoc.cpu0.D_op2[7]
.sym 96966 $abc$63045$new_ys__n1872_inv_
.sym 96969 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 96973 rvsoc.cpu0.sys_mcause[7]
.sym 96981 $PACKER_GND_NET
.sym 96993 $abc$63045$new_ys__n1872_inv_
.sym 96994 $abc$63045$new_n4179_
.sym 96995 rvsoc.cpu0.D_op2[7]
.sym 96996 rvsoc.cpu0.sys_mcause[7]
.sym 97021 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51999
.sym 97022 rvsoc.clkn
.sym 97054 rvsoc.cpu0.D_op2[31]
.sym 97065 rvsoc.cpu0.D_op1[24]
.sym 97067 rvsoc.cpu0.D_actv_pc[20]
.sym 97068 rvsoc.cpu0.D_op1[19]
.sym 97069 rvsoc.data_wdata[30]
.sym 97070 rvsoc.cpu0.D_op1[20]
.sym 97074 rvsoc.cpu0.D_insn_typ[3]
.sym 97092 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 97105 $PACKER_GND_NET
.sym 97139 $PACKER_GND_NET
.sym 97160 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 97161 rvsoc.clka
.sym 97197 rvsoc.cpu0.D_actv_pc[25]
.sym 97203 rvsoc.data_wdata[13]
.sym 97205 rvsoc.data_wdata[14]
.sym 97207 rvsoc.cpu0.sys_mcause[12]
.sym 97208 rvsoc.cpu0.D_funct3[0]
.sym 97210 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 97212 rvsoc.data_wdata[6]
.sym 97214 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 97228 rvsoc.cpu0.D_next_pc[2]
.sym 97238 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 97242 rvsoc.cpu0.sys_mcause[2]
.sym 97244 $abc$63045$new_n4179_
.sym 97249 rvsoc.cpu0.F_next_pc[2]
.sym 97251 $abc$63045$new_ys__n11122_inv_
.sym 97255 rvsoc.cpu0.F_next_pc[2]
.sym 97295 rvsoc.cpu0.D_next_pc[2]
.sym 97296 rvsoc.cpu0.sys_mcause[2]
.sym 97297 $abc$63045$new_n4179_
.sym 97298 $abc$63045$new_ys__n11122_inv_
.sym 97299 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 97300 rvsoc.clka
.sym 97344 rvsoc.cpu0.D_op2[14]
.sym 97345 rvsoc.data_wdata[29]
.sym 97346 $abc$63045$new_ys__n1872_inv_
.sym 97359 rvsoc.cpu0.D_op2[7]
.sym 97360 rvsoc.cpu0.D_op2[31]
.sym 97364 $abc$63045$new_ys__n1872_inv_
.sym 97369 rvsoc.data_wdata[1]
.sym 97374 $abc$63045$new_ys__n6314_
.sym 97376 $abc$63045$new_ys__n1404_inv_
.sym 97379 rvsoc.cpu0.D_funct3[1]
.sym 97382 rvsoc.data_wdata[0]
.sym 97384 rvsoc.cpu0.D_funct3[0]
.sym 97385 rvsoc.cpu0.D_op2[15]
.sym 97386 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 97398 rvsoc.cpu0.D_op2[15]
.sym 97399 rvsoc.cpu0.D_funct3[0]
.sym 97400 rvsoc.cpu0.D_op2[31]
.sym 97401 rvsoc.cpu0.D_funct3[1]
.sym 97410 $abc$63045$new_ys__n1872_inv_
.sym 97411 rvsoc.cpu0.D_op2[7]
.sym 97412 $abc$63045$new_ys__n1404_inv_
.sym 97413 $abc$63045$new_ys__n6314_
.sym 97419 rvsoc.data_wdata[1]
.sym 97431 rvsoc.data_wdata[0]
.sym 97438 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$55251
.sym 97439 rvsoc.clkn
.sym 97473 rvsoc.data_wdata[1]
.sym 97482 rvsoc.cpu0.D_actv_pc[12]
.sym 97485 $PACKER_GND_NET
.sym 97486 rvsoc.data_wdata[0]
.sym 97488 rvsoc.cpu0.D_op2[0]
.sym 97489 rvsoc.cpu0.D_next_pc[0]
.sym 97490 $PACKER_GND_NET
.sym 97506 rvsoc.cpu0.F_next_pc[0]
.sym 97516 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 97534 rvsoc.cpu0.F_next_pc[0]
.sym 97577 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$32103
.sym 97578 rvsoc.clka
.sym 97620 rvsoc.data_wdata[30]
.sym 97639 $abc$63045$new_ys__n1395_inv_
.sym 97640 rvsoc.cpu0.D_op2[30]
.sym 97641 rvsoc.cpu0.D_op2[28]
.sym 97642 $abc$63045$new_n4179_
.sym 97646 $abc$63045$new_ys__n1401_inv_
.sym 97648 rvsoc.cpu0.D_op2[14]
.sym 97649 rvsoc.cpu0.D_funct3[1]
.sym 97650 rvsoc.cpu0.D_funct3[1]
.sym 97652 rvsoc.cpu0.D_op2[6]
.sym 97653 rvsoc.cpu0.D_op2[4]
.sym 97655 rvsoc.cpu0.D_op2[12]
.sym 97656 $abc$63045$new_ys__n1872_inv_
.sym 97659 rvsoc.cpu0.D_next_pc[11]
.sym 97660 $abc$63045$new_ys__n6314_
.sym 97664 rvsoc.cpu0.D_next_pc[2]
.sym 97666 rvsoc.cpu0.sys_mcause[11]
.sym 97667 rvsoc.cpu0.D_funct3[0]
.sym 97672 rvsoc.cpu0.D_next_pc[11]
.sym 97676 rvsoc.cpu0.D_funct3[0]
.sym 97677 rvsoc.cpu0.D_op2[14]
.sym 97678 rvsoc.cpu0.D_op2[30]
.sym 97679 rvsoc.cpu0.D_funct3[1]
.sym 97682 rvsoc.cpu0.D_op2[12]
.sym 97683 rvsoc.cpu0.D_funct3[1]
.sym 97684 rvsoc.cpu0.D_op2[28]
.sym 97685 rvsoc.cpu0.D_funct3[0]
.sym 97688 $abc$63045$new_ys__n6314_
.sym 97689 $abc$63045$new_ys__n1401_inv_
.sym 97690 $abc$63045$new_ys__n1872_inv_
.sym 97691 rvsoc.cpu0.D_op2[6]
.sym 97694 rvsoc.cpu0.D_op2[4]
.sym 97695 $abc$63045$new_ys__n1872_inv_
.sym 97696 $abc$63045$new_ys__n1395_inv_
.sym 97697 $abc$63045$new_ys__n6314_
.sym 97701 rvsoc.cpu0.D_next_pc[2]
.sym 97706 rvsoc.cpu0.sys_mcause[11]
.sym 97707 $abc$63045$new_n4179_
.sym 97716 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 97717 rvsoc.clka
.sym 97753 rvsoc.cpu0.D_op2[28]
.sym 97759 rvsoc.cpu0.sys_mcause[12]
.sym 97762 rvsoc.cpu0.D_actv_pc[2]
.sym 97768 rvsoc.data_wdata[6]
.sym 97769 rvsoc.cpu0.D_funct3[0]
.sym 97790 $abc$63045$new_ys__n1714_
.sym 97791 rvsoc.cpu0.D_next_pc[11]
.sym 97793 rvsoc.cpu0.D_next_pc[0]
.sym 97798 $abc$63045$new_n4478_
.sym 97799 $abc$63045$new_ys__n11122_inv_
.sym 97817 rvsoc.cpu0.D_next_pc[0]
.sym 97839 $abc$63045$new_ys__n11122_inv_
.sym 97840 $abc$63045$new_n4478_
.sym 97841 $abc$63045$new_ys__n1714_
.sym 97842 rvsoc.cpu0.D_next_pc[11]
.sym 97855 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$35878_$glb_ce
.sym 97856 rvsoc.clka
.sym 97888 $abc$63045$new_n4477_
.sym 98041 $PACKER_GND_NET
.sym 98492 rvsoc.clkn
.sym 98500 rvsoc.data_wdata[10]
.sym 98501 rvsoc.data_wdata[3]
.sym 98502 rvsoc.data_wdata[0]
.sym 98504 rvsoc.data_wdata[8]
.sym 98506 rvsoc.data_wdata[22]
.sym 98507 rvsoc.data_wdata[21]
.sym 98509 rvsoc.data_wdata[23]
.sym 98510 rvsoc.data_wdata[16]
.sym 98512 rvsoc.data_wdata[7]
.sym 98513 rvsoc.data_wdata[5]
.sym 98514 rvsoc.data_wdata[19]
.sym 98515 rvsoc.data_wdata[1]
.sym 98516 rvsoc.data_wdata[4]
.sym 98517 rvsoc.data_wdata[9]
.sym 98518 rvsoc.data_wdata[17]
.sym 98519 rvsoc.data_wdata[18]
.sym 98520 rvsoc.data_wdata[2]
.sym 98521 rvsoc.data_wdata[12]
.sym 98522 rvsoc.data_wdata[20]
.sym 98524 rvsoc.data_wdata[15]
.sym 98525 rvsoc.data_wdata[6]
.sym 98526 rvsoc.data_wdata[13]
.sym 98527 rvsoc.data_wdata[14]
.sym 98528 rvsoc.data_wdata[11]
.sym 98529 rvsoc.data_wdata[16]
.sym 98530 rvsoc.data_wdata[8]
.sym 98531 rvsoc.data_wdata[0]
.sym 98532 rvsoc.data_wdata[17]
.sym 98533 rvsoc.data_wdata[9]
.sym 98534 rvsoc.data_wdata[1]
.sym 98535 rvsoc.data_wdata[18]
.sym 98536 rvsoc.data_wdata[10]
.sym 98537 rvsoc.data_wdata[2]
.sym 98538 rvsoc.data_wdata[19]
.sym 98539 rvsoc.data_wdata[11]
.sym 98540 rvsoc.data_wdata[3]
.sym 98541 rvsoc.data_wdata[20]
.sym 98542 rvsoc.data_wdata[12]
.sym 98543 rvsoc.data_wdata[4]
.sym 98544 rvsoc.data_wdata[21]
.sym 98545 rvsoc.data_wdata[13]
.sym 98546 rvsoc.data_wdata[5]
.sym 98547 rvsoc.data_wdata[22]
.sym 98548 rvsoc.data_wdata[14]
.sym 98549 rvsoc.data_wdata[6]
.sym 98550 rvsoc.data_wdata[23]
.sym 98551 rvsoc.data_wdata[15]
.sym 98552 rvsoc.data_wdata[7]
.sym 98600 rvsoc.mem_vdata[0][0]
.sym 98601 rvsoc.mem_vdata[0][1]
.sym 98602 rvsoc.mem_vdata[0][2]
.sym 98603 rvsoc.mem_vdata[0][3]
.sym 98604 rvsoc.mem_vdata[0][4]
.sym 98605 rvsoc.mem_vdata[0][5]
.sym 98606 rvsoc.mem_vdata[0][6]
.sym 98607 rvsoc.mem_vdata[0][7]
.sym 98612 rvsoc.data_wdata[1]
.sym 98621 rvsoc.data_wdata[4]
.sym 98629 rvsoc.data_wdata[27]
.sym 98637 rvsoc.data_wdata[22]
.sym 98640 rvsoc.mem_vdata[0][1]
.sym 98696 rvsoc.clkn
.sym 98702 rvsoc.cram.adrs[9]
.sym 98704 rvsoc.data_wdata[30]
.sym 98705 rvsoc.cram.adrs[5]
.sym 98706 rvsoc.cram.adrs[1]
.sym 98707 rvsoc.cram.adrs[7]
.sym 98708 rvsoc.data_wdata[24]
.sym 98709 rvsoc.cram.adrs[2]
.sym 98711 rvsoc.cram.adrs[11]
.sym 98714 rvsoc.cram.adrs[1]
.sym 98715 rvsoc.data_wdata[28]
.sym 98716 rvsoc.cram.adrs[0]
.sym 98717 rvsoc.data_wdata[31]
.sym 98718 rvsoc.cram.adrs[0]
.sym 98719 rvsoc.data_wdata[27]
.sym 98720 rvsoc.cram.adrs[13]
.sym 98721 rvsoc.cram.adrs[12]
.sym 98722 rvsoc.cram.adrs[6]
.sym 98723 rvsoc.data_wdata[25]
.sym 98726 rvsoc.cram.adrs[3]
.sym 98727 rvsoc.cram.adrs[4]
.sym 98728 rvsoc.cram.adrs[10]
.sym 98730 rvsoc.data_wdata[29]
.sym 98731 rvsoc.data_wdata[26]
.sym 98732 rvsoc.cram.adrs[8]
.sym 98733 rvsoc.cram.adrs[8]
.sym 98734 rvsoc.cram.adrs[0]
.sym 98735 rvsoc.data_wdata[24]
.sym 98736 rvsoc.cram.adrs[9]
.sym 98737 rvsoc.cram.adrs[1]
.sym 98738 rvsoc.data_wdata[25]
.sym 98739 rvsoc.cram.adrs[10]
.sym 98740 rvsoc.cram.adrs[2]
.sym 98741 rvsoc.data_wdata[26]
.sym 98742 rvsoc.cram.adrs[11]
.sym 98743 rvsoc.cram.adrs[3]
.sym 98744 rvsoc.data_wdata[27]
.sym 98745 rvsoc.cram.adrs[12]
.sym 98746 rvsoc.cram.adrs[4]
.sym 98747 rvsoc.data_wdata[28]
.sym 98748 rvsoc.cram.adrs[13]
.sym 98749 rvsoc.cram.adrs[5]
.sym 98750 rvsoc.data_wdata[29]
.sym 98751 rvsoc.cram.adrs[0]
.sym 98752 rvsoc.cram.adrs[6]
.sym 98753 rvsoc.data_wdata[30]
.sym 98754 rvsoc.cram.adrs[1]
.sym 98755 rvsoc.cram.adrs[7]
.sym 98756 rvsoc.data_wdata[31]
.sym 98796 rvsoc.mem_vdata[0][8]
.sym 98797 rvsoc.mem_vdata[0][9]
.sym 98798 rvsoc.mem_vdata[0][10]
.sym 98799 rvsoc.mem_vdata[0][11]
.sym 98800 rvsoc.mem_vdata[0][12]
.sym 98801 rvsoc.mem_vdata[0][13]
.sym 98802 rvsoc.mem_vdata[0][14]
.sym 98803 rvsoc.mem_vdata[0][15]
.sym 98818 rvsoc.cram.adrs[2]
.sym 98873 rvsoc.data_wst[2]
.sym 98874 rvsoc.cram.adrs[12]
.sym 98877 rvsoc.cram.adrs[3]
.sym 98879 rvsoc.cram.adrs[5]
.sym 98880 rvsoc.data_wst[1]
.sym 98881 rvsoc.data_wst[2]
.sym 98882 rvsoc.data_wst[3]
.sym 98884 rvsoc.cram.adrs[7]
.sym 98885 rvsoc.data_wst[3]
.sym 98887 rvsoc.cram.adrs[10]
.sym 98888 rvsoc.data_wst[1]
.sym 98889 rvsoc.cram.adrs[9]
.sym 98890 rvsoc.cram.adrs[4]
.sym 98891 rvsoc.cram.adrs[13]
.sym 98892 rvsoc.data_wst[0]
.sym 98893 rvsoc.cram.cs
.sym 98894 rvsoc.cram.we
.sym 98896 rvsoc.cram.adrs[2]
.sym 98897 rvsoc.cram.adrs[8]
.sym 98899 rvsoc.cram.cs
.sym 98900 rvsoc.data_wst[0]
.sym 98901 rvsoc.cram.adrs[6]
.sym 98902 rvsoc.cram.we
.sym 98904 rvsoc.cram.adrs[11]
.sym 98905 rvsoc.data_wst[0]
.sym 98906 rvsoc.cram.adrs[10]
.sym 98907 rvsoc.cram.adrs[2]
.sym 98908 rvsoc.data_wst[0]
.sym 98909 rvsoc.cram.adrs[11]
.sym 98910 rvsoc.cram.adrs[3]
.sym 98911 rvsoc.data_wst[1]
.sym 98912 rvsoc.cram.adrs[12]
.sym 98913 rvsoc.cram.adrs[4]
.sym 98914 rvsoc.data_wst[1]
.sym 98915 rvsoc.cram.adrs[13]
.sym 98916 rvsoc.cram.adrs[5]
.sym 98917 rvsoc.data_wst[2]
.sym 98918 rvsoc.cram.we
.sym 98919 rvsoc.cram.adrs[6]
.sym 98920 rvsoc.data_wst[2]
.sym 98921 rvsoc.cram.we
.sym 98922 rvsoc.cram.adrs[7]
.sym 98923 rvsoc.data_wst[3]
.sym 98924 rvsoc.cram.cs
.sym 98925 rvsoc.cram.adrs[8]
.sym 98926 rvsoc.data_wst[3]
.sym 98927 rvsoc.cram.cs
.sym 98928 rvsoc.cram.adrs[9]
.sym 98968 rvsoc.mem_vdata[0][16]
.sym 98969 rvsoc.mem_vdata[0][17]
.sym 98970 rvsoc.mem_vdata[0][18]
.sym 98971 rvsoc.mem_vdata[0][19]
.sym 98972 rvsoc.mem_vdata[0][20]
.sym 98973 rvsoc.mem_vdata[0][21]
.sym 98974 rvsoc.mem_vdata[0][22]
.sym 98975 rvsoc.mem_vdata[0][23]
.sym 98978 rvsoc.data_wdata[27]
.sym 98982 rvsoc.mem_vdata[0][21]
.sym 98988 rvsoc.cram.adrs[5]
.sym 98989 rvsoc.data_wst[1]
.sym 99049 $PACKER_VCC_NET
.sym 99057 $PACKER_VCC_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 rvsoc.mem_vdata[0][24]
.sym 99141 rvsoc.mem_vdata[0][25]
.sym 99142 rvsoc.mem_vdata[0][26]
.sym 99143 rvsoc.mem_vdata[0][27]
.sym 99144 rvsoc.mem_vdata[0][28]
.sym 99145 rvsoc.mem_vdata[0][29]
.sym 99146 rvsoc.mem_vdata[0][30]
.sym 99147 rvsoc.mem_vdata[0][31]
.sym 99158 $PACKER_VCC_NET
.sym 99454 rvsoc.data_wdata[1]
.sym 99764 rvsoc.uart0.div[16]
.sym 100050 rvsoc.cpu0.umul_lolo[0]
.sym 100051 rvsoc.cpu0.umul_lolo[1]
.sym 100052 rvsoc.cpu0.umul_lolo[2]
.sym 100053 rvsoc.cpu0.umul_lolo[3]
.sym 100054 rvsoc.cpu0.umul_lolo[4]
.sym 100055 rvsoc.cpu0.umul_lolo[5]
.sym 100056 rvsoc.cpu0.umul_lolo[6]
.sym 100057 rvsoc.cpu0.umul_lolo[7]
.sym 100084 rvsoc.cpu0.D_op1[25]
.sym 100085 rvsoc.data_wdata[4]
.sym 100153 rvsoc.cpu0.D_op2[8]
.sym 100154 rvsoc.cpu0.D_op2[5]
.sym 100158 rvsoc.cpu0.D_op2[10]
.sym 100162 rvsoc.cpu0.D_op2[6]
.sym 100163 rvsoc.cpu0.D_op2[15]
.sym 100165 rvsoc.cpu0.D_op2[7]
.sym 100166 rvsoc.cpu0.D_op2[1]
.sym 100167 rvsoc.cpu0.D_op2[12]
.sym 100169 rvsoc.cpu0.D_op2[14]
.sym 100170 rvsoc.cpu0.D_op2[9]
.sym 100171 rvsoc.cpu0.D_op2[0]
.sym 100172 rvsoc.cpu0.D_op2[11]
.sym 100176 rvsoc.cpu0.D_op2[2]
.sym 100177 rvsoc.cpu0.D_op2[3]
.sym 100178 rvsoc.cpu0.D_op2[4]
.sym 100181 rvsoc.cpu0.D_op2[13]
.sym 100183 rvsoc.cpu0.D_op2[8]
.sym 100184 rvsoc.cpu0.D_op2[0]
.sym 100185 rvsoc.cpu0.D_op2[9]
.sym 100186 rvsoc.cpu0.D_op2[1]
.sym 100187 rvsoc.cpu0.D_op2[10]
.sym 100188 rvsoc.cpu0.D_op2[2]
.sym 100189 rvsoc.cpu0.D_op2[11]
.sym 100190 rvsoc.cpu0.D_op2[3]
.sym 100191 rvsoc.cpu0.D_op2[12]
.sym 100192 rvsoc.cpu0.D_op2[4]
.sym 100193 rvsoc.cpu0.D_op2[13]
.sym 100194 rvsoc.cpu0.D_op2[5]
.sym 100195 rvsoc.cpu0.D_op2[14]
.sym 100196 rvsoc.cpu0.D_op2[6]
.sym 100197 rvsoc.cpu0.D_op2[15]
.sym 100198 rvsoc.cpu0.D_op2[7]
.sym 100200 rvsoc.cpu0.umul_lolo[10]
.sym 100201 rvsoc.cpu0.umul_lolo[11]
.sym 100202 rvsoc.cpu0.umul_lolo[12]
.sym 100203 rvsoc.cpu0.umul_lolo[13]
.sym 100204 rvsoc.cpu0.umul_lolo[14]
.sym 100205 rvsoc.cpu0.umul_lolo[15]
.sym 100206 rvsoc.cpu0.umul_lolo[8]
.sym 100207 rvsoc.cpu0.umul_lolo[9]
.sym 100242 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 100246 rvsoc.cpu0.umul_lolo[12]
.sym 100302 rvsoc.cpu0.D_op1[7]
.sym 100303 rvsoc.cpu0.D_op1[14]
.sym 100304 rvsoc.cpu0.D_op1[15]
.sym 100305 rvsoc.cpu0.D_op1[12]
.sym 100306 rvsoc.cpu0.D_op1[11]
.sym 100307 rvsoc.cpu0.D_op1[10]
.sym 100309 rvsoc.cpu0.D_op1[1]
.sym 100313 rvsoc.cpu0.D_op1[13]
.sym 100317 rvsoc.cpu0.D_op1[4]
.sym 100318 $PACKER_GND_NET
.sym 100320 rvsoc.cpu0.D_op1[3]
.sym 100321 rvsoc.cpu0.D_op1[2]
.sym 100323 rvsoc.cpu0.D_op1[6]
.sym 100325 $PACKER_GND_NET
.sym 100326 rvsoc.cpu0.D_op1[8]
.sym 100327 rvsoc.cpu0.D_op1[5]
.sym 100330 rvsoc.cpu0.D_op1[0]
.sym 100331 rvsoc.cpu0.D_op1[9]
.sym 100333 rvsoc.cpu0.D_op1[8]
.sym 100334 rvsoc.cpu0.D_op1[0]
.sym 100335 rvsoc.cpu0.D_op1[9]
.sym 100336 rvsoc.cpu0.D_op1[1]
.sym 100337 rvsoc.cpu0.D_op1[10]
.sym 100338 rvsoc.cpu0.D_op1[2]
.sym 100339 rvsoc.cpu0.D_op1[11]
.sym 100340 rvsoc.cpu0.D_op1[3]
.sym 100341 rvsoc.cpu0.D_op1[12]
.sym 100342 rvsoc.cpu0.D_op1[4]
.sym 100343 rvsoc.cpu0.D_op1[13]
.sym 100344 rvsoc.cpu0.D_op1[5]
.sym 100345 rvsoc.cpu0.D_op1[14]
.sym 100346 rvsoc.cpu0.D_op1[6]
.sym 100347 rvsoc.cpu0.D_op1[15]
.sym 100348 rvsoc.cpu0.D_op1[7]
.sym 100349 $PACKER_GND_NET
.sym 100350 $PACKER_GND_NET
.sym 100352 rvsoc.cpu0.umul_lolo[16]
.sym 100353 rvsoc.cpu0.umul_lolo[17]
.sym 100354 rvsoc.cpu0.umul_lolo[18]
.sym 100355 rvsoc.cpu0.umul_lolo[19]
.sym 100356 rvsoc.cpu0.umul_lolo[20]
.sym 100357 rvsoc.cpu0.umul_lolo[21]
.sym 100358 $auto$alumacc.cc:474:replace_alu$3191.AA[6]
.sym 100359 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 100387 rvsoc.cpu0.umul_lolo[16]
.sym 100389 rvsoc.cpu0.D_op1[7]
.sym 100394 rvsoc.cpu0.D_op1[13]
.sym 100504 $auto$alumacc.cc:474:replace_alu$3191.AA[8]
.sym 100505 $auto$alumacc.cc:474:replace_alu$3191.AA[9]
.sym 100506 $auto$alumacc.cc:474:replace_alu$3191.AA[10]
.sym 100507 $auto$alumacc.cc:474:replace_alu$3191.AA[11]
.sym 100508 $auto$alumacc.cc:474:replace_alu$3191.AA[12]
.sym 100509 $auto$alumacc.cc:474:replace_alu$3191.AA[13]
.sym 100510 $auto$alumacc.cc:474:replace_alu$3191.AA[14]
.sym 100511 $auto$alumacc.cc:474:replace_alu$3191.AA[15]
.sym 100718 rvsoc.cpu0.umul_hihi[26]
.sym 100830 rvsoc.cpu0.umul_hihi[0]
.sym 100831 rvsoc.cpu0.umul_hihi[1]
.sym 100832 rvsoc.cpu0.umul_hihi[2]
.sym 100833 rvsoc.cpu0.umul_hihi[3]
.sym 100834 rvsoc.cpu0.umul_hihi[4]
.sym 100835 rvsoc.cpu0.umul_hihi[5]
.sym 100836 rvsoc.cpu0.umul_hihi[6]
.sym 100837 rvsoc.cpu0.umul_hihi[7]
.sym 100864 rvsoc.data_wdata[27]
.sym 100935 rvsoc.cpu0.D_op2[18]
.sym 100936 rvsoc.cpu0.D_op2[29]
.sym 100937 rvsoc.cpu0.D_op2[16]
.sym 100938 rvsoc.cpu0.D_op2[24]
.sym 100939 rvsoc.cpu0.D_op2[23]
.sym 100940 rvsoc.cpu0.D_op2[30]
.sym 100944 rvsoc.cpu0.D_op2[20]
.sym 100945 rvsoc.cpu0.D_op2[31]
.sym 100946 rvsoc.cpu0.D_op2[19]
.sym 100948 rvsoc.cpu0.D_op2[17]
.sym 100949 rvsoc.cpu0.D_op2[28]
.sym 100950 rvsoc.cpu0.D_op2[25]
.sym 100952 rvsoc.cpu0.D_op2[21]
.sym 100953 rvsoc.cpu0.D_op2[26]
.sym 100955 rvsoc.cpu0.D_op2[27]
.sym 100958 rvsoc.cpu0.D_op2[22]
.sym 100963 rvsoc.cpu0.D_op2[24]
.sym 100964 rvsoc.cpu0.D_op2[16]
.sym 100965 rvsoc.cpu0.D_op2[25]
.sym 100966 rvsoc.cpu0.D_op2[17]
.sym 100967 rvsoc.cpu0.D_op2[26]
.sym 100968 rvsoc.cpu0.D_op2[18]
.sym 100969 rvsoc.cpu0.D_op2[27]
.sym 100970 rvsoc.cpu0.D_op2[19]
.sym 100971 rvsoc.cpu0.D_op2[28]
.sym 100972 rvsoc.cpu0.D_op2[20]
.sym 100973 rvsoc.cpu0.D_op2[29]
.sym 100974 rvsoc.cpu0.D_op2[21]
.sym 100975 rvsoc.cpu0.D_op2[30]
.sym 100976 rvsoc.cpu0.D_op2[22]
.sym 100977 rvsoc.cpu0.D_op2[31]
.sym 100978 rvsoc.cpu0.D_op2[23]
.sym 100980 rvsoc.cpu0.umul_hihi[10]
.sym 100981 rvsoc.cpu0.umul_hihi[11]
.sym 100982 rvsoc.cpu0.umul_hihi[12]
.sym 100983 rvsoc.cpu0.umul_hihi[13]
.sym 100984 rvsoc.cpu0.umul_hihi[14]
.sym 100985 rvsoc.cpu0.umul_hihi[15]
.sym 100986 rvsoc.cpu0.umul_hihi[8]
.sym 100987 rvsoc.cpu0.umul_hihi[9]
.sym 101080 $PACKER_GND_NET
.sym 101082 $PACKER_GND_NET
.sym 101084 rvsoc.cpu0.D_op1[17]
.sym 101085 rvsoc.cpu0.D_op1[28]
.sym 101087 rvsoc.cpu0.D_op1[22]
.sym 101088 rvsoc.cpu0.D_op1[16]
.sym 101089 rvsoc.cpu0.D_op1[21]
.sym 101091 rvsoc.cpu0.D_op1[27]
.sym 101093 rvsoc.cpu0.D_op1[31]
.sym 101094 rvsoc.cpu0.D_op1[26]
.sym 101098 rvsoc.cpu0.D_op1[25]
.sym 101099 rvsoc.cpu0.D_op1[18]
.sym 101104 rvsoc.cpu0.D_op1[24]
.sym 101105 rvsoc.cpu0.D_op1[23]
.sym 101106 rvsoc.cpu0.D_op1[20]
.sym 101107 rvsoc.cpu0.D_op1[29]
.sym 101108 rvsoc.cpu0.D_op1[30]
.sym 101109 rvsoc.cpu0.D_op1[19]
.sym 101113 rvsoc.cpu0.D_op1[24]
.sym 101114 rvsoc.cpu0.D_op1[16]
.sym 101115 rvsoc.cpu0.D_op1[25]
.sym 101116 rvsoc.cpu0.D_op1[17]
.sym 101117 rvsoc.cpu0.D_op1[26]
.sym 101118 rvsoc.cpu0.D_op1[18]
.sym 101119 rvsoc.cpu0.D_op1[27]
.sym 101120 rvsoc.cpu0.D_op1[19]
.sym 101121 rvsoc.cpu0.D_op1[28]
.sym 101122 rvsoc.cpu0.D_op1[20]
.sym 101123 rvsoc.cpu0.D_op1[29]
.sym 101124 rvsoc.cpu0.D_op1[21]
.sym 101125 rvsoc.cpu0.D_op1[30]
.sym 101126 rvsoc.cpu0.D_op1[22]
.sym 101127 rvsoc.cpu0.D_op1[31]
.sym 101128 rvsoc.cpu0.D_op1[23]
.sym 101129 $PACKER_GND_NET
.sym 101130 $PACKER_GND_NET
.sym 101132 rvsoc.cpu0.umul_hihi[16]
.sym 101133 rvsoc.cpu0.umul_hihi[17]
.sym 101134 rvsoc.cpu0.umul_hihi[18]
.sym 101135 rvsoc.cpu0.umul_hihi[19]
.sym 101136 rvsoc.cpu0.umul_hihi[20]
.sym 101137 rvsoc.cpu0.umul_hihi[21]
.sym 101138 rvsoc.cpu0.umul_hihi[22]
.sym 101139 rvsoc.cpu0.umul_hihi[23]
.sym 101167 rvsoc.cpu0.D_op1[16]
.sym 101171 rvsoc.cpu0.umul_hihi[17]
.sym 101284 rvsoc.cpu0.umul_hihi[24]
.sym 101285 rvsoc.cpu0.umul_hihi[25]
.sym 101286 rvsoc.cpu0.umul_hihi[26]
.sym 101287 rvsoc.cpu0.umul_hihi[27]
.sym 101288 rvsoc.cpu0.umul_hihi[28]
.sym 101289 rvsoc.cpu0.umul_hihi[29]
.sym 101290 rvsoc.cpu0.umul_hihi[30]
.sym 101291 rvsoc.cpu0.umul_hihi[31]
.sym 101319 rvsoc.cpu0.D_actv_pc[2]
.sym 101496 rvsoc.cpu0.D_op2[26]
.sym 103591 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 103595 rvsoc.cpu0.E_mipe[9]
.sym 103596 rvsoc.cpu0.E_mipe[10]
.sym 103597 rvsoc.cpu0.E_mipe[12]
.sym 103598 rvsoc.cpu0.E_mipe[15]
.sym 103599 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 103603 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 103611 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 103615 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 103619 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 103704 rvsoc.cpu0.umul_hilo[0]
.sym 103705 rvsoc.cpu0.umul_lohi[0]
.sym 103707 rvsoc.cpu0.F_insn[20]
.sym 103720 rvsoc.cpu0.umul_hilo[0]
.sym 103721 rvsoc.cpu0.umul_lohi[0]
.sym 103724 rvsoc.cpu0.umul_hilo[1]
.sym 103725 rvsoc.cpu0.umul_lohi[1]
.sym 103726 $auto$alumacc.cc:474:replace_alu$3182.C[1]
.sym 103728 rvsoc.cpu0.umul_hilo[2]
.sym 103729 rvsoc.cpu0.umul_lohi[2]
.sym 103730 $auto$alumacc.cc:474:replace_alu$3182.C[2]
.sym 103732 rvsoc.cpu0.umul_hilo[3]
.sym 103733 rvsoc.cpu0.umul_lohi[3]
.sym 103734 $auto$alumacc.cc:474:replace_alu$3182.C[3]
.sym 103736 rvsoc.cpu0.umul_hilo[4]
.sym 103737 rvsoc.cpu0.umul_lohi[4]
.sym 103738 $auto$alumacc.cc:474:replace_alu$3182.C[4]
.sym 103740 rvsoc.cpu0.umul_hilo[5]
.sym 103741 rvsoc.cpu0.umul_lohi[5]
.sym 103742 $auto$alumacc.cc:474:replace_alu$3182.C[5]
.sym 103744 rvsoc.cpu0.umul_hilo[6]
.sym 103745 rvsoc.cpu0.umul_lohi[6]
.sym 103746 $auto$alumacc.cc:474:replace_alu$3182.C[6]
.sym 103748 rvsoc.cpu0.umul_hilo[7]
.sym 103749 rvsoc.cpu0.umul_lohi[7]
.sym 103750 $auto$alumacc.cc:474:replace_alu$3182.C[7]
.sym 103752 rvsoc.cpu0.umul_hilo[8]
.sym 103753 rvsoc.cpu0.umul_lohi[8]
.sym 103754 $auto$alumacc.cc:474:replace_alu$3182.C[8]
.sym 103756 rvsoc.cpu0.umul_hilo[9]
.sym 103757 rvsoc.cpu0.umul_lohi[9]
.sym 103758 $auto$alumacc.cc:474:replace_alu$3182.C[9]
.sym 103760 rvsoc.cpu0.umul_hilo[10]
.sym 103761 rvsoc.cpu0.umul_lohi[10]
.sym 103762 $auto$alumacc.cc:474:replace_alu$3182.C[10]
.sym 103764 rvsoc.cpu0.umul_hilo[11]
.sym 103765 rvsoc.cpu0.umul_lohi[11]
.sym 103766 $auto$alumacc.cc:474:replace_alu$3182.C[11]
.sym 103768 rvsoc.cpu0.umul_hilo[12]
.sym 103769 rvsoc.cpu0.umul_lohi[12]
.sym 103770 $auto$alumacc.cc:474:replace_alu$3182.C[12]
.sym 103772 rvsoc.cpu0.umul_hilo[13]
.sym 103773 rvsoc.cpu0.umul_lohi[13]
.sym 103774 $auto$alumacc.cc:474:replace_alu$3182.C[13]
.sym 103776 rvsoc.cpu0.umul_hilo[14]
.sym 103777 rvsoc.cpu0.umul_lohi[14]
.sym 103778 $auto$alumacc.cc:474:replace_alu$3182.C[14]
.sym 103780 rvsoc.cpu0.umul_hilo[15]
.sym 103781 rvsoc.cpu0.umul_lohi[15]
.sym 103782 $auto$alumacc.cc:474:replace_alu$3182.C[15]
.sym 103784 rvsoc.cpu0.umul_hilo[16]
.sym 103785 rvsoc.cpu0.umul_lohi[16]
.sym 103786 $auto$alumacc.cc:474:replace_alu$3182.C[16]
.sym 103788 rvsoc.cpu0.umul_hilo[17]
.sym 103789 rvsoc.cpu0.umul_lohi[17]
.sym 103790 $auto$alumacc.cc:474:replace_alu$3182.C[17]
.sym 103792 rvsoc.cpu0.umul_hilo[18]
.sym 103793 rvsoc.cpu0.umul_lohi[18]
.sym 103794 $auto$alumacc.cc:474:replace_alu$3182.C[18]
.sym 103796 rvsoc.cpu0.umul_hilo[19]
.sym 103797 rvsoc.cpu0.umul_lohi[19]
.sym 103798 $auto$alumacc.cc:474:replace_alu$3182.C[19]
.sym 103800 rvsoc.cpu0.umul_hilo[20]
.sym 103801 rvsoc.cpu0.umul_lohi[20]
.sym 103802 $auto$alumacc.cc:474:replace_alu$3182.C[20]
.sym 103804 rvsoc.cpu0.umul_hilo[21]
.sym 103805 rvsoc.cpu0.umul_lohi[21]
.sym 103806 $auto$alumacc.cc:474:replace_alu$3182.C[21]
.sym 103808 rvsoc.cpu0.umul_hilo[22]
.sym 103809 rvsoc.cpu0.umul_lohi[22]
.sym 103810 $auto$alumacc.cc:474:replace_alu$3182.C[22]
.sym 103812 rvsoc.cpu0.umul_hilo[23]
.sym 103813 rvsoc.cpu0.umul_lohi[23]
.sym 103814 $auto$alumacc.cc:474:replace_alu$3182.C[23]
.sym 103816 rvsoc.cpu0.umul_hilo[24]
.sym 103817 rvsoc.cpu0.umul_lohi[24]
.sym 103818 $auto$alumacc.cc:474:replace_alu$3182.C[24]
.sym 103820 rvsoc.cpu0.umul_hilo[25]
.sym 103821 rvsoc.cpu0.umul_lohi[25]
.sym 103822 $auto$alumacc.cc:474:replace_alu$3182.C[25]
.sym 103824 rvsoc.cpu0.umul_hilo[26]
.sym 103825 rvsoc.cpu0.umul_lohi[26]
.sym 103826 $auto$alumacc.cc:474:replace_alu$3182.C[26]
.sym 103828 rvsoc.cpu0.umul_hilo[27]
.sym 103829 rvsoc.cpu0.umul_lohi[27]
.sym 103830 $auto$alumacc.cc:474:replace_alu$3182.C[27]
.sym 103832 rvsoc.cpu0.umul_hilo[28]
.sym 103833 rvsoc.cpu0.umul_lohi[28]
.sym 103834 $auto$alumacc.cc:474:replace_alu$3182.C[28]
.sym 103836 rvsoc.cpu0.umul_hilo[29]
.sym 103837 rvsoc.cpu0.umul_lohi[29]
.sym 103838 $auto$alumacc.cc:474:replace_alu$3182.C[29]
.sym 103840 rvsoc.cpu0.umul_hilo[30]
.sym 103841 rvsoc.cpu0.umul_lohi[30]
.sym 103842 $auto$alumacc.cc:474:replace_alu$3182.C[30]
.sym 103844 rvsoc.cpu0.umul_hilo[31]
.sym 103845 rvsoc.cpu0.umul_lohi[31]
.sym 103846 $auto$alumacc.cc:474:replace_alu$3182.C[31]
.sym 103850 $auto$alumacc.cc:474:replace_alu$3182.C[32]
.sym 103851 $abc$63045$new_ys__n202_inv_
.sym 103852 rvsoc.cpu0.F_insn[9]
.sym 103883 rvsoc.cpu0.cpu_rs2[15]
.sym 103884 rvsoc.data_wdata[15]
.sym 103885 $abc$63045$new_ys__n2888_
.sym 103886 $abc$63045$new_n3685_
.sym 103887 $abc$63045$new_n2969_
.sym 103888 $abc$63045$new_n2970_
.sym 103891 $abc$63045$new_n3719_
.sym 103892 $abc$63045$new_n3709_
.sym 103899 $abc$63045$new_n3717_
.sym 103900 $abc$63045$new_n3709_
.sym 103911 rvsoc.cpu0.F_insn[20]
.sym 103912 rvsoc.cpu0.D_rd[0]
.sym 103913 $abc$63045$new_n2975_
.sym 103915 $abc$63045$new_n5909_
.sym 103916 $abc$63045$new_n5910_
.sym 103917 $abc$63045$new_ys__n218_inv_
.sym 103918 $abc$63045$new_ys__n216_inv_
.sym 103919 $abc$63045$new_ys__n218_inv_
.sym 103920 $abc$63045$new_n2968_
.sym 103921 $abc$63045$new_ys__n216_inv_
.sym 103922 $abc$63045$new_n2974_
.sym 103923 rvsoc.cpu0.F_insn[27]
.sym 103924 rvsoc.cpu0.D_rd[0]
.sym 103925 $abc$63045$new_n2975_
.sym 103926 $abc$63045$new_n2990_
.sym 103927 rvsoc.cpu0.F_insn[17]
.sym 103928 rvsoc.cpu0.D_rd[2]
.sym 103929 $abc$63045$new_n2975_
.sym 103930 $abc$63045$new_n3000_
.sym 103931 $abc$63045$new_ys__n202_inv_
.sym 103932 rvsoc.cpu0.F_insn[7]
.sym 103935 $abc$63045$new_ys__n202_inv_
.sym 103936 rvsoc.cpu0.F_insn[11]
.sym 103939 $abc$63045$new_ys__n202_inv_
.sym 103940 rvsoc.cpu0.F_insn[10]
.sym 103943 rvsoc.cpu0.cpu_rs2[16]
.sym 103944 rvsoc.data_wdata[16]
.sym 103945 $abc$63045$new_ys__n2888_
.sym 103946 $abc$63045$new_n3685_
.sym 103947 $PACKER_GND_NET
.sym 103951 $PACKER_GND_NET
.sym 103955 $PACKER_GND_NET
.sym 103959 $abc$63045$new_ys__n218_inv_
.sym 103960 $abc$63045$new_ys__n216_inv_
.sym 103961 $abc$63045$new_n2999_
.sym 103962 $abc$63045$new_n3001_
.sym 103971 rvsoc.cpu0.D_rd[5]
.sym 103972 rvsoc.cpu0.D_rd[6]
.sym 103973 rvsoc.cpu0.D_rd[7]
.sym 103975 rvsoc.cpu0.D_op1[5]
.sym 103976 rvsoc.cpu0.D_op1[6]
.sym 103977 rvsoc.cpu0.D_op1[7]
.sym 103978 rvsoc.cpu0.D_op1[8]
.sym 103979 $abc$63045$new_n5664_
.sym 103980 $abc$63045$new_n5665_
.sym 103981 $abc$63045$new_n5666_
.sym 103982 $abc$63045$new_n5667_
.sym 103987 rvsoc.cpu0.D_op1[17]
.sym 103988 rvsoc.cpu0.D_op1[18]
.sym 103989 rvsoc.cpu0.D_op1[19]
.sym 103990 rvsoc.cpu0.D_op1[20]
.sym 103995 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[0]
.sym 103999 rvsoc.cpu0.D_op1[9]
.sym 104000 rvsoc.cpu0.D_op1[10]
.sym 104001 rvsoc.cpu0.D_op1[11]
.sym 104002 rvsoc.cpu0.D_op1[12]
.sym 104003 rvsoc.cpu0.D_op1[13]
.sym 104004 rvsoc.cpu0.D_op1[14]
.sym 104005 rvsoc.cpu0.D_op1[15]
.sym 104006 rvsoc.cpu0.D_op1[16]
.sym 104011 rvsoc.cpu0.D_op1[1]
.sym 104012 rvsoc.cpu0.D_op2[1]
.sym 104013 rvsoc.cpu0.D_op1[2]
.sym 104014 rvsoc.cpu0.D_op2[2]
.sym 104019 rvsoc.cpu0.D_op1[0]
.sym 104020 rvsoc.cpu0.D_op2[0]
.sym 104021 $abc$63045$new_n5644_
.sym 104022 $abc$63045$new_n5645_
.sym 104023 rvsoc.cpu0.D_op1[3]
.sym 104024 rvsoc.cpu0.D_op2[3]
.sym 104025 rvsoc.cpu0.D_op1[4]
.sym 104026 rvsoc.cpu0.D_op2[4]
.sym 104031 $abc$63045$new_ys__n282_inv_
.sym 104032 $abc$63045$new_ys__n281_inv_
.sym 104039 rvsoc.cpu0.D_rd[12]
.sym 104040 rvsoc.cpu0.D_rd[13]
.sym 104041 rvsoc.cpu0.D_rd[14]
.sym 104042 rvsoc.cpu0.D_rd[15]
.sym 104043 $PACKER_GND_NET
.sym 104047 $PACKER_GND_NET
.sym 104051 $PACKER_GND_NET
.sym 104055 rvsoc.cpu0.D_rd[8]
.sym 104056 rvsoc.cpu0.D_rd[9]
.sym 104057 rvsoc.cpu0.D_rd[10]
.sym 104058 rvsoc.cpu0.D_rd[11]
.sym 104059 $PACKER_GND_NET
.sym 104063 $PACKER_GND_NET
.sym 104067 $PACKER_GND_NET
.sym 104095 rvsoc.cpu0.D_rd[13]
.sym 104107 $abc$63045$new_ys__n13004_inv_
.sym 104108 $abc$63045$new_ys__n13005_inv_
.sym 104109 rvsoc.cpu0.D_op2[1]
.sym 104111 $PACKER_GND_NET
.sym 104119 rvsoc.cpu0.D_op1[2]
.sym 104120 rvsoc.cpu0.D_op1[1]
.sym 104121 rvsoc.cpu0.D_op2[0]
.sym 104123 $PACKER_GND_NET
.sym 104127 $abc$63045$new_ys__n284_inv_
.sym 104128 $abc$63045$new_ys__n283_inv_
.sym 104129 $abc$63045$new_ys__n286_inv_
.sym 104130 $abc$63045$new_ys__n285_inv_
.sym 104131 rvsoc.cpu0.D_op1[4]
.sym 104132 rvsoc.cpu0.D_op1[3]
.sym 104133 rvsoc.cpu0.D_op2[0]
.sym 104135 $PACKER_GND_NET
.sym 104139 $PACKER_GND_NET
.sym 104143 rvsoc.cpu0.D_rd[24]
.sym 104144 rvsoc.cpu0.D_rd[25]
.sym 104145 rvsoc.cpu0.D_rd[26]
.sym 104146 rvsoc.cpu0.D_rd[27]
.sym 104147 $PACKER_GND_NET
.sym 104151 rvsoc.cpu0.D_rd[28]
.sym 104152 rvsoc.cpu0.D_rd[29]
.sym 104153 rvsoc.cpu0.D_rd[30]
.sym 104154 rvsoc.cpu0.D_rd[31]
.sym 104155 $PACKER_GND_NET
.sym 104159 $PACKER_GND_NET
.sym 104163 $PACKER_GND_NET
.sym 104171 rvsoc.cpu0.D_rd[26]
.sym 104175 rvsoc.cpu0.D_rd[27]
.sym 104179 rvsoc.cpu0.D_rd[25]
.sym 104191 rvsoc.cpu0.E_rd[24]
.sym 104192 rvsoc.cpu0.E_rd[25]
.sym 104193 rvsoc.cpu0.E_rd[26]
.sym 104194 rvsoc.cpu0.E_rd[27]
.sym 104195 rvsoc.cpu0.D_rd[24]
.sym 104199 rvsoc.cpu0.D_rd[20]
.sym 104200 rvsoc.cpu0.D_rd[21]
.sym 104201 rvsoc.cpu0.D_rd[22]
.sym 104202 rvsoc.cpu0.D_rd[23]
.sym 104203 $PACKER_GND_NET
.sym 104211 $PACKER_GND_NET
.sym 104215 $PACKER_GND_NET
.sym 104219 $PACKER_GND_NET
.sym 104235 $abc$63045$new_ys__n13016_inv_
.sym 104236 $abc$63045$new_ys__n13018_inv_
.sym 104237 rvsoc.cpu0.D_op2[1]
.sym 104239 $abc$63045$new_ys__n12984_inv_
.sym 104240 $abc$63045$new_ys__n12988_inv_
.sym 104241 rvsoc.cpu0.D_op2[2]
.sym 104242 rvsoc.cpu0.D_op2[3]
.sym 104243 $abc$63045$new_n4146_
.sym 104244 $abc$63045$new_ys__n12960_inv_
.sym 104245 $abc$63045$new_n4540_
.sym 104247 $abc$63045$new_ys__n12968_inv_
.sym 104248 $abc$63045$new_ys__n12960_inv_
.sym 104249 rvsoc.cpu0.D_op2[3]
.sym 104255 rvsoc.cpu0.D_op1[15]
.sym 104256 rvsoc.cpu0.D_op1[14]
.sym 104257 rvsoc.cpu0.D_op2[0]
.sym 104259 $abc$63045$new_ys__n12984_inv_
.sym 104260 $abc$63045$new_ys__n12988_inv_
.sym 104261 rvsoc.cpu0.D_op2[2]
.sym 104262 $abc$63045$new_n4154_
.sym 104263 $abc$63045$new_ys__n13014_inv_
.sym 104264 $abc$63045$new_ys__n13012_inv_
.sym 104265 rvsoc.cpu0.D_op2[1]
.sym 104267 $abc$63045$new_ys__n13016_inv_
.sym 104268 $abc$63045$new_ys__n13014_inv_
.sym 104269 rvsoc.cpu0.D_op2[1]
.sym 104271 $abc$63045$new_ys__n12984_inv_
.sym 104272 $abc$63045$new_ys__n12980_inv_
.sym 104273 rvsoc.cpu0.D_op2[2]
.sym 104274 $abc$63045$new_n4146_
.sym 104275 $abc$63045$new_ys__n12919_inv_
.sym 104276 $abc$63045$new_n5984_
.sym 104277 $abc$63045$new_n4354_
.sym 104278 rvsoc.cpu0.D_op2[4]
.sym 104279 $abc$63045$new_ys__n12984_inv_
.sym 104280 $abc$63045$new_ys__n12980_inv_
.sym 104281 rvsoc.cpu0.D_op2[2]
.sym 104282 $abc$63045$new_n4154_
.sym 104283 rvsoc.cpu0.D_op1[11]
.sym 104284 rvsoc.cpu0.D_op1[10]
.sym 104285 rvsoc.cpu0.D_op2[0]
.sym 104287 rvsoc.cpu0.D_op1[13]
.sym 104288 rvsoc.cpu0.D_op1[12]
.sym 104289 rvsoc.cpu0.D_op2[0]
.sym 104291 $abc$63045$new_ys__n12975_inv_
.sym 104292 $abc$63045$new_ys__n12980_inv_
.sym 104293 rvsoc.cpu0.D_op2[2]
.sym 104294 $abc$63045$new_n4154_
.sym 104327 rvsoc.clks.clkn
.sym 104338 rvsoc.clks.pll_locked
.sym 104339 rvsoc.clks.clka
.sym 104511 rvsoc.cpu0.F_insn[3]
.sym 104519 $abc$63045$new_n2902_
.sym 104520 $abc$63045$new_n2903_
.sym 104527 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 104531 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 104535 rvsoc.cpu0.E_mipe[24]
.sym 104536 rvsoc.cpu0.E_mipe[27]
.sym 104537 rvsoc.cpu0.E_mipe[29]
.sym 104538 rvsoc.cpu0.E_mipe[30]
.sym 104539 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 104543 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 104547 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$32088
.sym 104548 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 104551 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 104555 $abc$63045$new_n2905_
.sym 104556 $abc$63045$new_n2906_
.sym 104559 rvsoc.cpu0.E_mipe[16]
.sym 104560 rvsoc.cpu0.E_mipe[19]
.sym 104561 rvsoc.cpu0.E_mipe[21]
.sym 104562 rvsoc.cpu0.E_mipe[22]
.sym 104563 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 104567 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 104571 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 104575 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 104579 rvsoc.cpu0.E_mipe[0]
.sym 104580 rvsoc.cpu0.E_mipe[3]
.sym 104581 rvsoc.cpu0.E_mipe[5]
.sym 104582 rvsoc.cpu0.E_mipe[6]
.sym 104607 rvsoc.cpu0.D_insn[3]
.sym 104635 rvsoc.data_wdata[1]
.sym 104659 $abc$63045$new_ys__n3311_inv_
.sym 104660 rvsoc.data_wdata[12]
.sym 104661 $abc$63045$new_ys__n2887_
.sym 104675 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[12]
.sym 104676 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[12]
.sym 104677 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 104679 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[13]
.sym 104680 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[13]
.sym 104681 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 104683 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[15]
.sym 104684 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[15]
.sym 104685 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 104687 $abc$63045$new_ys__n3317_inv_
.sym 104688 rvsoc.data_wdata[15]
.sym 104689 $abc$63045$new_ys__n2887_
.sym 104691 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[14]
.sym 104692 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[14]
.sym 104693 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 104695 $abc$63045$new_ys__n3345_inv_
.sym 104696 rvsoc.data_wdata[29]
.sym 104697 $abc$63045$new_ys__n2887_
.sym 104699 $abc$63045$new_ys__n3347_inv_
.sym 104700 rvsoc.data_wdata[30]
.sym 104701 $abc$63045$new_ys__n2887_
.sym 104711 $abc$63045$new_ys__n2863_
.sym 104712 $abc$63045$new_ys__n2870_
.sym 104715 rvsoc.uart0.txbfr[5]
.sym 104716 rvsoc.data_wdata[4]
.sym 104717 $abc$63045$new_n4954_
.sym 104719 rvsoc.uart0.txbfr[6]
.sym 104720 $abc$63045$new_ys__n5676_
.sym 104721 $abc$63045$new_n4956_
.sym 104723 rvsoc.uart0.txbfr[6]
.sym 104724 rvsoc.data_wdata[5]
.sym 104725 $abc$63045$new_n4954_
.sym 104727 rvsoc.uart0.txbfr[8]
.sym 104728 rvsoc.data_wdata[7]
.sym 104729 $abc$63045$new_n4956_
.sym 104730 $abc$63045$new_n4954_
.sym 104731 rvsoc.uart0.txbfr[7]
.sym 104732 rvsoc.data_wdata[6]
.sym 104733 $abc$63045$new_n4954_
.sym 104735 rvsoc.uart0.txbfr[8]
.sym 104736 $abc$63045$new_ys__n5682_
.sym 104737 $abc$63045$new_n4956_
.sym 104739 rvsoc.uart0.txbfr[7]
.sym 104740 $abc$63045$new_ys__n5679_
.sym 104741 $abc$63045$new_n4956_
.sym 104759 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 104775 $abc$63045$new_ys__n4162_
.sym 104776 rvsoc.cpu0.F_insn[29]
.sym 104777 rvsoc.cpu0.F_insn_typ[2]
.sym 104778 $abc$63045$new_n3704_
.sym 104779 rvsoc.cpu0.F_insn[27]
.sym 104780 rvsoc.cpu0.F_insn[28]
.sym 104781 $abc$63045$new_n2891_
.sym 104783 rvsoc.cpu0.F_insn[29]
.sym 104784 rvsoc.cpu0.F_insn[30]
.sym 104785 rvsoc.cpu0.F_insn[31]
.sym 104791 rvsoc.cpu0.cpu_rs2[9]
.sym 104792 rvsoc.data_wdata[9]
.sym 104793 $abc$63045$new_ys__n2888_
.sym 104794 $abc$63045$new_n3685_
.sym 104795 rvsoc.cpu0.F_insn_typ[5]
.sym 104796 rvsoc.cpu0.F_insn_typ[1]
.sym 104797 $abc$63045$auto$rtlil.cc:1819:NotGate$62439
.sym 104803 $abc$63045$new_ys__n4162_
.sym 104804 rvsoc.cpu0.F_insn[31]
.sym 104805 rvsoc.cpu0.F_insn_typ[2]
.sym 104807 rvsoc.cpu0.F_insn[7]
.sym 104811 $abc$63045$new_ys__n2740_inv_
.sym 104812 rvsoc.cpu0.F_insn_typ[2]
.sym 104815 $abc$63045$new_ys__n202_inv_
.sym 104816 rvsoc.cpu0.F_insn[8]
.sym 104819 $abc$63045$new_ys__n2740_inv_
.sym 104820 $abc$63045$new_ys__n2744_inv_
.sym 104823 rvsoc.cpu0.F_insn_typ[2]
.sym 104827 rvsoc.cpu0.F_insn[21]
.sym 104828 rvsoc.cpu0.D_rd[1]
.sym 104829 rvsoc.cpu0.F_insn[22]
.sym 104830 rvsoc.cpu0.D_rd[2]
.sym 104831 rvsoc.cpu0.F_insn[22]
.sym 104832 rvsoc.cpu0.F_insn[23]
.sym 104833 rvsoc.cpu0.F_insn[24]
.sym 104835 rvsoc.cpu0.F_insn[20]
.sym 104836 rvsoc.cpu0.F_insn[21]
.sym 104837 $abc$63045$new_n2978_
.sym 104839 rvsoc.cpu0.F_insn[30]
.sym 104840 rvsoc.cpu0.D_rd[3]
.sym 104841 rvsoc.cpu0.F_insn[31]
.sym 104842 rvsoc.cpu0.D_rd[4]
.sym 104843 rvsoc.cpu0.F_insn[23]
.sym 104844 rvsoc.cpu0.D_rd[3]
.sym 104845 rvsoc.cpu0.F_insn[24]
.sym 104846 rvsoc.cpu0.D_rd[4]
.sym 104847 rvsoc.cpu0.E_rd[3]
.sym 104848 rvsoc.cpu0.F_insn[23]
.sym 104849 rvsoc.cpu0.E_rd[4]
.sym 104850 rvsoc.cpu0.F_insn[24]
.sym 104851 rvsoc.cpu0.D_rd[1]
.sym 104855 rvsoc.cpu0.F_insn[16]
.sym 104856 rvsoc.cpu0.D_rd[1]
.sym 104857 rvsoc.cpu0.F_insn[19]
.sym 104858 rvsoc.cpu0.D_rd[4]
.sym 104859 rvsoc.cpu0.E_rd[0]
.sym 104860 rvsoc.cpu0.F_insn[27]
.sym 104861 rvsoc.cpu0.E_rd[2]
.sym 104862 rvsoc.cpu0.F_insn[29]
.sym 104863 rvsoc.cpu0.F_insn[28]
.sym 104864 rvsoc.cpu0.D_rd[1]
.sym 104865 rvsoc.cpu0.F_insn[29]
.sym 104866 rvsoc.cpu0.D_rd[2]
.sym 104867 $abc$63045$new_ys__n40_inv_
.sym 104868 $abc$63045$new_ys__n38_inv_
.sym 104869 $abc$63045$new_n2983_
.sym 104870 $abc$63045$new_n2985_
.sym 104871 rvsoc.cpu0.D_rd[2]
.sym 104875 rvsoc.cpu0.D_rd[0]
.sym 104879 rvsoc.cpu0.E_rd[2]
.sym 104880 rvsoc.cpu0.F_insn[22]
.sym 104881 $abc$63045$new_n2944_
.sym 104882 $abc$63045$new_n2960_
.sym 104883 rvsoc.cpu0.D_rd[3]
.sym 104887 rvsoc.cpu0.E_rd[0]
.sym 104888 rvsoc.cpu0.F_insn[20]
.sym 104889 rvsoc.cpu0.E_rd[1]
.sym 104890 rvsoc.cpu0.F_insn[21]
.sym 104891 rvsoc.cpu0.D_rd[4]
.sym 104895 $abc$63045$new_ys__n2870_
.sym 104896 $abc$63045$new_ys__n2863_
.sym 104897 $abc$63045$new_ys__n2871_
.sym 104898 $abc$63045$new_ys__n2896_
.sym 104899 rvsoc.cpu0.F_insn[15]
.sym 104900 rvsoc.cpu0.D_rd[0]
.sym 104901 rvsoc.cpu0.F_insn[18]
.sym 104902 rvsoc.cpu0.D_rd[3]
.sym 104903 $abc$63045$new_ys__n40_inv_
.sym 104904 $abc$63045$new_ys__n38_inv_
.sym 104905 $abc$63045$new_n2959_
.sym 104906 $abc$63045$new_ys__n128_inv_
.sym 104907 rvsoc.cpu0.D_rd[5]
.sym 104911 $abc$63045$new_ys__n2870_
.sym 104912 $abc$63045$new_ys__n2865_
.sym 104913 $abc$63045$new_ys__n2873_
.sym 104914 $abc$63045$new_ys__n2902_
.sym 104915 rvsoc.cpu0.D_rd[7]
.sym 104919 $abc$63045$new_ys__n2864_
.sym 104920 $abc$63045$new_ys__n2870_
.sym 104923 $abc$63045$new_ys__n2870_
.sym 104924 $abc$63045$new_ys__n2864_
.sym 104925 $abc$63045$new_ys__n2872_
.sym 104926 $abc$63045$new_ys__n2899_
.sym 104927 rvsoc.cpu0.D_rd[6]
.sym 104931 rvsoc.cpu0.E_rd[5]
.sym 104932 rvsoc.cpu0.E_rd[6]
.sym 104933 rvsoc.cpu0.E_rd[7]
.sym 104936 rvsoc.uart0.rx_bitcnt[0]
.sym 104941 rvsoc.uart0.rx_bitcnt[1]
.sym 104945 rvsoc.uart0.rx_bitcnt[2]
.sym 104946 $auto$alumacc.cc:474:replace_alu$3244.C[2]
.sym 104949 rvsoc.uart0.rx_bitcnt[3]
.sym 104950 $auto$alumacc.cc:474:replace_alu$3244.C[3]
.sym 104951 $abc$63045$new_ys__n2235_
.sym 104952 $abc$63045$auto$wreduce.cc:452:run$3082[0]
.sym 104953 $abc$63045$new_ys__n541_inv_
.sym 104955 $abc$63045$new_ys__n2235_
.sym 104956 $abc$63045$auto$wreduce.cc:452:run$3082[3]
.sym 104960 $PACKER_VCC_NET
.sym 104961 rvsoc.uart0.rx_bitcnt[0]
.sym 104963 $abc$63045$new_ys__n2235_
.sym 104964 $abc$63045$auto$wreduce.cc:452:run$3082[2]
.sym 104967 rvsoc.cpu0.D_op1[9]
.sym 104968 rvsoc.cpu0.D_op2[9]
.sym 104969 rvsoc.cpu0.D_op1[10]
.sym 104970 rvsoc.cpu0.D_op2[10]
.sym 104971 $abc$63045$new_n5647_
.sym 104972 $abc$63045$new_n5648_
.sym 104973 $abc$63045$new_n5649_
.sym 104974 $abc$63045$new_n5650_
.sym 104975 rvsoc.cpu0.D_op1[5]
.sym 104976 rvsoc.cpu0.D_op2[5]
.sym 104977 rvsoc.cpu0.D_op1[6]
.sym 104978 rvsoc.cpu0.D_op2[6]
.sym 104979 $PACKER_GND_NET
.sym 104983 rvsoc.cpu0.D_op1[11]
.sym 104984 rvsoc.cpu0.D_op2[11]
.sym 104985 rvsoc.cpu0.D_op1[12]
.sym 104986 rvsoc.cpu0.D_op2[12]
.sym 104987 rvsoc.cpu0.D_op1[7]
.sym 104988 rvsoc.cpu0.D_op2[7]
.sym 104989 rvsoc.cpu0.D_op1[8]
.sym 104990 rvsoc.cpu0.D_op2[8]
.sym 104991 $abc$63045$new_ys__n188_inv_
.sym 104992 $abc$63045$new_ys__n187_inv_
.sym 104995 $PACKER_GND_NET
.sym 104999 rvsoc.cpu0.E_rd[12]
.sym 105000 rvsoc.cpu0.E_rd[13]
.sym 105001 rvsoc.cpu0.E_rd[14]
.sym 105002 rvsoc.cpu0.E_rd[15]
.sym 105003 rvsoc.cpu0.D_rd[15]
.sym 105007 rvsoc.cpu0.D_rd[8]
.sym 105011 rvsoc.cpu0.E_rd[8]
.sym 105012 rvsoc.cpu0.E_rd[9]
.sym 105013 rvsoc.cpu0.E_rd[10]
.sym 105014 rvsoc.cpu0.E_rd[11]
.sym 105015 rvsoc.cpu0.D_rd[12]
.sym 105019 rvsoc.cpu0.D_rd[14]
.sym 105023 rvsoc.cpu0.D_rd[10]
.sym 105027 rvsoc.cpu0.D_rd[11]
.sym 105031 rvsoc.cpu0.D_op1[8]
.sym 105032 rvsoc.cpu0.D_op1[7]
.sym 105033 rvsoc.cpu0.D_op2[0]
.sym 105035 $PACKER_GND_NET
.sym 105039 $abc$63045$new_ys__n13009_inv_
.sym 105040 $abc$63045$new_ys__n13011_inv_
.sym 105041 rvsoc.cpu0.D_op2[1]
.sym 105043 rvsoc.cpu0.D_op1[6]
.sym 105044 rvsoc.cpu0.D_op1[5]
.sym 105045 rvsoc.cpu0.D_op2[0]
.sym 105051 $abc$63045$new_ys__n13009_inv_
.sym 105052 $abc$63045$new_ys__n13007_inv_
.sym 105053 rvsoc.cpu0.D_op2[1]
.sym 105063 $PACKER_GND_NET
.sym 105067 $PACKER_GND_NET
.sym 105071 $abc$63045$new_ys__n12976_inv_
.sym 105072 $abc$63045$new_ys__n12977_inv_
.sym 105073 rvsoc.cpu0.D_op2[3]
.sym 105074 rvsoc.cpu0.D_op2[2]
.sym 105075 rvsoc.cpu0.D_rd[16]
.sym 105076 rvsoc.cpu0.D_rd[17]
.sym 105077 rvsoc.cpu0.D_rd[18]
.sym 105078 rvsoc.cpu0.D_rd[19]
.sym 105079 $abc$63045$new_ys__n12977_inv_
.sym 105080 $abc$63045$new_ys__n12981_inv_
.sym 105081 rvsoc.cpu0.D_op2[3]
.sym 105082 rvsoc.cpu0.D_op2[2]
.sym 105083 $PACKER_GND_NET
.sym 105087 $abc$63045$new_ys__n13007_inv_
.sym 105088 $abc$63045$new_ys__n13005_inv_
.sym 105089 rvsoc.cpu0.D_op2[1]
.sym 105091 $abc$63045$new_ys__n12973_inv_
.sym 105092 $abc$63045$new_ys__n12972_
.sym 105093 rvsoc.cpu0.D_op2[2]
.sym 105094 $abc$63045$new_n4154_
.sym 105095 rvsoc.cpu0.E_rd[16]
.sym 105096 rvsoc.cpu0.E_rd[17]
.sym 105097 rvsoc.cpu0.E_rd[18]
.sym 105098 rvsoc.cpu0.E_rd[19]
.sym 105099 rvsoc.cpu0.D_rd[19]
.sym 105103 rvsoc.cpu0.D_rd[18]
.sym 105107 rvsoc.cpu0.D_rd[17]
.sym 105111 $abc$63045$new_ys__n12985_inv_
.sym 105112 $abc$63045$new_ys__n12989_inv_
.sym 105113 rvsoc.cpu0.D_op2[2]
.sym 105114 $abc$63045$new_n4146_
.sym 105115 $abc$63045$new_n4378_
.sym 105116 $abc$63045$new_ys__n12921_
.sym 105117 $abc$63045$new_n4376_
.sym 105118 rvsoc.cpu0.D_op2[4]
.sym 105119 rvsoc.cpu0.D_rd[30]
.sym 105123 rvsoc.cpu0.D_rd[16]
.sym 105127 $abc$63045$new_ys__n190_inv_
.sym 105128 $abc$63045$new_ys__n189_inv_
.sym 105129 $abc$63045$new_ys__n192_inv_
.sym 105130 $abc$63045$new_ys__n191_inv_
.sym 105135 rvsoc.cpu0.D_rd[28]
.sym 105139 rvsoc.cpu0.D_rd[31]
.sym 105143 rvsoc.cpu0.D_rd[29]
.sym 105151 rvsoc.cpu0.D_op2[3]
.sym 105152 rvsoc.cpu0.D_op2[4]
.sym 105155 rvsoc.cpu0.E_rd[28]
.sym 105156 rvsoc.cpu0.E_rd[29]
.sym 105157 rvsoc.cpu0.E_rd[30]
.sym 105158 rvsoc.cpu0.E_rd[31]
.sym 105159 rvsoc.cpu0.E_rd[20]
.sym 105160 rvsoc.cpu0.E_rd[21]
.sym 105161 rvsoc.cpu0.E_rd[22]
.sym 105162 rvsoc.cpu0.E_rd[23]
.sym 105163 $abc$63045$new_n4538_
.sym 105164 $abc$63045$new_n4539_
.sym 105165 rvsoc.cpu0.D_op2[5]
.sym 105166 $abc$63045$new_n4155_
.sym 105167 rvsoc.cpu0.D_rd[20]
.sym 105171 rvsoc.cpu0.D_rd[23]
.sym 105175 rvsoc.cpu0.D_op1[23]
.sym 105176 rvsoc.cpu0.D_op1[22]
.sym 105177 rvsoc.cpu0.D_op2[0]
.sym 105179 rvsoc.cpu0.D_rd[22]
.sym 105183 $abc$63045$new_ys__n3825_
.sym 105184 $abc$63045$new_ys__n12968_inv_
.sym 105185 rvsoc.cpu0.D_op2[3]
.sym 105186 rvsoc.cpu0.D_op2[4]
.sym 105187 rvsoc.cpu0.D_rd[21]
.sym 105191 rvsoc.cpu0.D_op1[19]
.sym 105192 rvsoc.cpu0.D_op1[18]
.sym 105193 rvsoc.cpu0.D_op2[0]
.sym 105195 rvsoc.cpu0.D_op1[17]
.sym 105196 rvsoc.cpu0.D_op1[16]
.sym 105197 rvsoc.cpu0.D_op2[0]
.sym 105199 $abc$63045$new_ys__n13024_inv_
.sym 105200 $abc$63045$new_ys__n13022_inv_
.sym 105201 rvsoc.cpu0.D_op2[1]
.sym 105203 $abc$63045$new_ys__n12996_inv_
.sym 105204 $abc$63045$new_ys__n12992_inv_
.sym 105205 rvsoc.cpu0.D_op2[2]
.sym 105207 $abc$63045$new_ys__n12992_inv_
.sym 105208 $abc$63045$new_ys__n12988_inv_
.sym 105209 rvsoc.cpu0.D_op2[2]
.sym 105211 $abc$63045$new_ys__n13020_inv_
.sym 105212 $abc$63045$new_ys__n13018_inv_
.sym 105213 rvsoc.cpu0.D_op2[1]
.sym 105215 $abc$63045$new_ys__n13026_inv_
.sym 105216 $abc$63045$new_ys__n13024_inv_
.sym 105217 rvsoc.cpu0.D_op2[1]
.sym 105219 $abc$63045$new_ys__n13022_inv_
.sym 105220 $abc$63045$new_ys__n13020_inv_
.sym 105221 rvsoc.cpu0.D_op2[1]
.sym 105223 $abc$63045$new_ys__n12982_inv_
.sym 105224 $abc$63045$new_ys__n12986_inv_
.sym 105225 rvsoc.cpu0.D_op2[2]
.sym 105226 $abc$63045$new_n4146_
.sym 105227 $abc$63045$new_n4443_
.sym 105228 $abc$63045$new_n4442_
.sym 105229 rvsoc.cpu0.D_op2[5]
.sym 105231 rvsoc.cpu0.D_op1[9]
.sym 105232 rvsoc.cpu0.D_op1[8]
.sym 105233 rvsoc.cpu0.D_op2[0]
.sym 105235 $abc$63045$new_ys__n12982_inv_
.sym 105236 $abc$63045$new_ys__n12986_inv_
.sym 105237 rvsoc.cpu0.D_op2[2]
.sym 105238 $abc$63045$new_n4154_
.sym 105239 $abc$63045$new_n4305_
.sym 105240 $abc$63045$new_ys__n12915_inv_
.sym 105241 $abc$63045$new_n4306_
.sym 105242 rvsoc.cpu0.D_op2[4]
.sym 105243 $abc$63045$new_ys__n3825_
.sym 105244 $abc$63045$new_ys__n12964_inv_
.sym 105245 rvsoc.cpu0.D_op2[3]
.sym 105246 rvsoc.cpu0.D_op2[4]
.sym 105247 $abc$63045$new_ys__n12990_inv_
.sym 105248 $abc$63045$new_ys__n12986_inv_
.sym 105249 rvsoc.cpu0.D_op2[2]
.sym 105251 $abc$63045$new_n4146_
.sym 105252 $abc$63045$new_ys__n12956_inv_
.sym 105253 $abc$63045$new_n4444_
.sym 105255 $abc$63045$new_ys__n13012_inv_
.sym 105256 $abc$63045$new_ys__n13010_inv_
.sym 105257 rvsoc.cpu0.D_op2[1]
.sym 105259 $abc$63045$new_ys__n12982_inv_
.sym 105260 $abc$63045$new_ys__n12978_inv_
.sym 105261 rvsoc.cpu0.D_op2[2]
.sym 105262 $abc$63045$new_n4146_
.sym 105263 rvsoc.cpu0.D_op2[4]
.sym 105264 rvsoc.cpu0.D_op2[3]
.sym 105267 $abc$63045$new_ys__n13008_inv_
.sym 105268 $abc$63045$new_ys__n13010_inv_
.sym 105269 rvsoc.cpu0.D_op2[1]
.sym 105271 rvsoc.cpu0.D_op1[7]
.sym 105272 rvsoc.cpu0.D_op1[6]
.sym 105273 rvsoc.cpu0.D_op2[0]
.sym 105275 $abc$63045$new_ys__n13008_inv_
.sym 105276 $abc$63045$new_ys__n13006_inv_
.sym 105277 rvsoc.cpu0.D_op2[1]
.sym 105279 $abc$63045$new_ys__n12971_inv_
.sym 105280 $abc$63045$new_ys__n12978_inv_
.sym 105281 rvsoc.cpu0.D_op2[3]
.sym 105282 rvsoc.cpu0.D_op2[2]
.sym 105283 $abc$63045$new_ys__n12982_inv_
.sym 105284 $abc$63045$new_ys__n12978_inv_
.sym 105285 rvsoc.cpu0.D_op2[2]
.sym 105286 $abc$63045$new_n4154_
.sym 105352 rvsoc.spi0.bitcount[0]
.sym 105356 rvsoc.spi0.bitcount[1]
.sym 105357 $PACKER_VCC_NET
.sym 105360 rvsoc.spi0.bitcount[2]
.sym 105361 $PACKER_VCC_NET
.sym 105362 $auto$alumacc.cc:474:replace_alu$3241.C[2]
.sym 105364 rvsoc.spi0.bitcount[3]
.sym 105365 $PACKER_VCC_NET
.sym 105366 $auto$alumacc.cc:474:replace_alu$3241.C[3]
.sym 105367 rvsoc.spi0.status[0]
.sym 105368 $abc$63045$auto$wreduce.cc:452:run$3081[3]
.sym 105371 rvsoc.spi0.status[0]
.sym 105372 $abc$63045$auto$wreduce.cc:452:run$3081[0]
.sym 105376 rvsoc.spi0.bitcount[0]
.sym 105378 $PACKER_VCC_NET
.sym 105379 rvsoc.spi0.status[0]
.sym 105380 $abc$63045$auto$wreduce.cc:452:run$3081[2]
.sym 105399 $PACKER_GND_NET
.sym 105407 $PACKER_GND_NET
.sym 105435 rvsoc.mem_rcode[3]
.sym 105447 rvsoc.cpu0.E_mipe[8]
.sym 105448 rvsoc.cpu0.E_mipe[11]
.sym 105449 rvsoc.cpu0.E_mipe[13]
.sym 105450 rvsoc.cpu0.E_mipe[14]
.sym 105451 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 105455 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 105459 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 105463 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 105467 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 105471 rvsoc.cpu0.E_mipe[17]
.sym 105472 rvsoc.cpu0.E_mipe[18]
.sym 105473 rvsoc.cpu0.E_mipe[20]
.sym 105474 rvsoc.cpu0.E_mipe[23]
.sym 105475 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 105479 $abc$63045$new_n2908_
.sym 105480 $abc$63045$new_n2909_
.sym 105481 $abc$63045$new_n2910_
.sym 105482 $abc$63045$new_n2911_
.sym 105483 rvsoc.cpu0.E_mipe[1]
.sym 105484 rvsoc.cpu0.E_mipe[2]
.sym 105485 rvsoc.cpu0.E_mipe[4]
.sym 105486 rvsoc.cpu0.E_mipe[7]
.sym 105487 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 105491 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 105495 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 105499 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 105503 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 105507 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 105511 $abc$63045$new_n2901_
.sym 105512 $abc$63045$new_n2904_
.sym 105513 $abc$63045$new_n2907_
.sym 105514 $abc$63045$new_ys__n2886_
.sym 105515 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 105519 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 105523 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 105527 $abc$63045$new_n2901_
.sym 105528 $abc$63045$new_n2904_
.sym 105529 $abc$63045$new_n2907_
.sym 105531 rvsoc.cpu0.E_mipe[25]
.sym 105532 rvsoc.cpu0.E_mipe[26]
.sym 105533 rvsoc.cpu0.E_mipe[28]
.sym 105534 rvsoc.cpu0.E_mipe[31]
.sym 105535 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 105539 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 105543 rvsoc.data_wdata[7]
.sym 105571 rvsoc.cpu0.mulhu_val[11]
.sym 105572 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[11]
.sym 105573 rvsoc.cpu0.E_op1[31]
.sym 105574 $abc$63045$new_n5096_
.sym 105575 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[9]
.sym 105576 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[9]
.sym 105577 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 105579 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[6]
.sym 105580 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[6]
.sym 105581 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 105583 $abc$63045$new_n5384_
.sym 105584 $abc$63045$new_ys__n3457_
.sym 105587 $abc$63045$new_ys__n40_inv_
.sym 105588 $abc$63045$new_ys__n38_inv_
.sym 105589 $abc$63045$new_ys__n37_inv_
.sym 105591 $abc$63045$new_ys__n3305_inv_
.sym 105592 rvsoc.data_wdata[9]
.sym 105593 $abc$63045$new_ys__n2887_
.sym 105595 $abc$63045$new_ys__n3299_inv_
.sym 105596 rvsoc.data_wdata[6]
.sym 105597 $abc$63045$new_ys__n2887_
.sym 105599 $abc$63045$new_ys__n3301_inv_
.sym 105600 rvsoc.data_wdata[7]
.sym 105601 $abc$63045$new_ys__n2887_
.sym 105603 $abc$63045$new_ys__n3293_inv_
.sym 105604 rvsoc.data_wdata[3]
.sym 105605 $abc$63045$new_ys__n2887_
.sym 105607 rvsoc.cpu0.mulhu_val[11]
.sym 105608 $abc$63045$new_ys__n3457_
.sym 105609 $abc$63045$new_ys__n3454_
.sym 105611 rvsoc.cpu0.mulhu_val[12]
.sym 105612 $abc$63045$new_ys__n3457_
.sym 105613 $abc$63045$new_ys__n3454_
.sym 105615 rvsoc.data_wdata[12]
.sym 105616 $abc$63045$new_ys__n3454_
.sym 105619 $abc$63045$new_n6101_
.sym 105620 $abc$63045$new_n5299_
.sym 105621 rvsoc.data_wdata[6]
.sym 105622 $abc$63045$new_ys__n3454_
.sym 105623 rvsoc.data_wdata[12]
.sym 105624 $abc$63045$new_ys__n3449_
.sym 105625 $abc$63045$new_n5394_
.sym 105627 rvsoc.data_wdata[11]
.sym 105628 $abc$63045$new_ys__n3449_
.sym 105629 $abc$63045$new_n5381_
.sym 105631 rvsoc.cpu0.mulhu_val[13]
.sym 105632 $abc$63045$new_ys__n3457_
.sym 105633 $abc$63045$new_ys__n3454_
.sym 105635 rvsoc.data_wdata[11]
.sym 105636 $abc$63045$new_ys__n3454_
.sym 105639 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[7]
.sym 105640 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[7]
.sym 105641 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 105643 $abc$63045$new_n5578_
.sym 105644 $abc$63045$new_n5586_
.sym 105645 $abc$63045$new_n5583_
.sym 105646 $abc$63045$new_ys__n7668_inv_
.sym 105647 $abc$63045$new_ys__n7028_
.sym 105648 $abc$63045$new_n5096_
.sym 105649 $abc$63045$new_ys__n3457_
.sym 105651 $abc$63045$new_n5578_
.sym 105652 $abc$63045$new_n5586_
.sym 105653 $abc$63045$new_n5583_
.sym 105654 $abc$63045$new_ys__n7668_inv_
.sym 105655 rvsoc.data_wdata[30]
.sym 105656 $abc$63045$new_ys__n3449_
.sym 105657 $abc$63045$new_n5584_
.sym 105659 rvsoc.cpu0.E_insn_typ[2]
.sym 105660 rvsoc.cpu0.E_insn_typ[6]
.sym 105661 rvsoc.cpu0.E_insn[3]
.sym 105662 $abc$63045$new_ys__n2870_
.sym 105663 rvsoc.cpu0.mulhu_val[30]
.sym 105664 $abc$63045$new_ys__n3457_
.sym 105665 $abc$63045$new_ys__n3454_
.sym 105667 rvsoc.data_wdata[30]
.sym 105668 $abc$63045$new_ys__n3454_
.sym 105671 $abc$63045$new_ys__n3339_inv_
.sym 105672 rvsoc.data_wdata[26]
.sym 105673 $abc$63045$new_ys__n2887_
.sym 105675 rvsoc.cpu0.mulhu_val[19]
.sym 105676 $abc$63045$new_ys__n3457_
.sym 105677 $abc$63045$new_ys__n3454_
.sym 105679 rvsoc.data_wdata[19]
.sym 105680 $abc$63045$new_ys__n3454_
.sym 105683 rvsoc.cpu0.mulhu_val[23]
.sym 105684 $abc$63045$new_ys__n3457_
.sym 105685 $abc$63045$new_ys__n3454_
.sym 105687 $abc$63045$new_ys__n3325_inv_
.sym 105688 rvsoc.data_wdata[19]
.sym 105689 $abc$63045$new_ys__n2887_
.sym 105691 rvsoc.data_wdata[23]
.sym 105692 $abc$63045$new_ys__n3449_
.sym 105693 $abc$63045$new_n5514_
.sym 105695 rvsoc.data_wdata[19]
.sym 105696 $abc$63045$new_ys__n3449_
.sym 105697 $abc$63045$new_n5471_
.sym 105699 $abc$63045$new_ys__n3335_inv_
.sym 105700 rvsoc.data_wdata[24]
.sym 105701 $abc$63045$new_ys__n2887_
.sym 105703 rvsoc.cpu0.F_insn[28]
.sym 105704 $abc$63045$new_ys__n3052_inv_
.sym 105705 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 105707 $abc$63045$new_ys__n4162_
.sym 105708 rvsoc.cpu0.F_insn[28]
.sym 105709 rvsoc.cpu0.F_insn_typ[2]
.sym 105710 $abc$63045$new_n3702_
.sym 105711 $abc$63045$new_ys__n4162_
.sym 105712 rvsoc.cpu0.F_insn_typ[2]
.sym 105713 rvsoc.cpu0.F_insn[26]
.sym 105714 $abc$63045$new_n3697_
.sym 105715 rvsoc.cpu0.cpu_rs2[6]
.sym 105716 rvsoc.data_wdata[6]
.sym 105717 $abc$63045$new_ys__n2888_
.sym 105718 $abc$63045$new_n3685_
.sym 105719 rvsoc.cpu0.cpu_rs2[8]
.sym 105720 rvsoc.data_wdata[8]
.sym 105721 $abc$63045$new_ys__n2888_
.sym 105722 $abc$63045$new_n3685_
.sym 105723 $abc$63045$new_ys__n4162_
.sym 105724 rvsoc.cpu0.F_insn[30]
.sym 105725 rvsoc.cpu0.F_insn_typ[2]
.sym 105726 $abc$63045$new_n3706_
.sym 105731 rvsoc.cpu0.cpu_rs2[10]
.sym 105732 rvsoc.data_wdata[10]
.sym 105733 $abc$63045$new_ys__n2888_
.sym 105734 $abc$63045$new_n3685_
.sym 105735 rvsoc.cpu0.F_insn[31]
.sym 105736 $abc$63045$new_ys__n3055_inv_
.sym 105737 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[4]
.sym 105738 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 105739 rvsoc.cpu0.F_insn[27]
.sym 105740 $abc$63045$new_ys__n3051_inv_
.sym 105741 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[0]
.sym 105742 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 105743 $abc$63045$new_ys__n16_inv_
.sym 105744 $abc$63045$new_ys__n23_inv_
.sym 105745 $abc$63045$new_ys__n17_inv_
.sym 105746 $abc$63045$new_ys__n21_inv_
.sym 105747 rvsoc.cpu0.cpu_rs2[0]
.sym 105748 rvsoc.data_wdata[0]
.sym 105749 $abc$63045$new_ys__n2888_
.sym 105750 $abc$63045$new_n3685_
.sym 105751 rvsoc.cpu0.D_insn[25]
.sym 105755 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[1]
.sym 105756 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[1]
.sym 105759 rvsoc.cpu0.F_insn[31]
.sym 105760 $abc$63045$new_ys__n3055_inv_
.sym 105761 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 105763 rvsoc.cpu0.F_insn[27]
.sym 105764 $abc$63045$new_ys__n3051_inv_
.sym 105765 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 105767 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 105771 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[4]
.sym 105775 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[3]
.sym 105779 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 105780 rvsoc.cpu0.E_rd[1]
.sym 105783 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 105787 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[2]
.sym 105788 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[2]
.sym 105789 $abc$63045$auto$memory_bram.cc:831:replace_cell$3940[3]
.sym 105790 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[3]
.sym 105791 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 105792 rvsoc.cpu0.E_rd[0]
.sym 105795 $abc$63045$techmap4064\rvsoc.cpu0.cpuregs.1.0.0.A1ADDR_11[0]
.sym 105799 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[1]
.sym 105803 rvsoc.cpu0.E_rd[1]
.sym 105804 rvsoc.cpu0.F_insn[28]
.sym 105805 $abc$63045$new_n2944_
.sym 105806 $abc$63045$new_n2984_
.sym 105807 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[2]
.sym 105811 $abc$63045$techmap4059\rvsoc.cpu0.cpuregs.1.0.1.A1ADDR_11[4]
.sym 105815 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 105816 rvsoc.cpu0.E_rd[3]
.sym 105819 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[1]
.sym 105823 rvsoc.cpu0.E_rd[3]
.sym 105824 rvsoc.cpu0.F_insn[30]
.sym 105825 rvsoc.cpu0.E_rd[4]
.sym 105826 rvsoc.cpu0.F_insn[31]
.sym 105827 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[4]
.sym 105831 rvsoc.cpu0.E_rd[2]
.sym 105832 rvsoc.cpu0.E_rd[3]
.sym 105833 rvsoc.cpu0.E_rd[4]
.sym 105835 $abc$63045$new_n3735_
.sym 105836 $abc$63045$new_n3709_
.sym 105839 rvsoc.cpu0.E_rd[3]
.sym 105840 rvsoc.cpu0.F_insn[18]
.sym 105841 rvsoc.cpu0.E_rd[4]
.sym 105842 rvsoc.cpu0.F_insn[19]
.sym 105843 rvsoc.cpu0.E_insn[25]
.sym 105844 rvsoc.cpu0.E_insn_typ[6]
.sym 105845 $abc$63045$new_ys__n2405_inv_
.sym 105847 rvsoc.cpu0.E_rd[0]
.sym 105848 rvsoc.cpu0.E_rd[1]
.sym 105849 $abc$63045$new_n2944_
.sym 105850 $abc$63045$new_n2945_
.sym 105851 $abc$63045$auto$rtlil.cc:1819:NotGate$62503
.sym 105852 $abc$63045$new_ys__n2766_inv_
.sym 105855 rvsoc.cpu0.E_rd[0]
.sym 105856 rvsoc.cpu0.F_insn[15]
.sym 105857 rvsoc.cpu0.E_rd[1]
.sym 105858 rvsoc.cpu0.F_insn[16]
.sym 105859 $abc$63045$new_n3727_
.sym 105860 $abc$63045$new_n3709_
.sym 105863 rvsoc.cpu0.D_insn_typ[2]
.sym 105867 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$30679
.sym 105868 $abc$63045$new_n3334_
.sym 105871 rvsoc.cpu0.E_insn_typ[8]
.sym 105872 rvsoc.cpu0.E_insn_typ[2]
.sym 105873 rvsoc.cpu0.E_insn_typ[3]
.sym 105874 rvsoc.cpu0.E_insn_typ[6]
.sym 105875 rvsoc.cpu0.D_insn_typ[3]
.sym 105879 rvsoc.cpu0.E_rd[2]
.sym 105880 rvsoc.cpu0.F_insn[17]
.sym 105881 $abc$63045$new_n2944_
.sym 105882 $abc$63045$new_ys__n141_inv_
.sym 105883 $abc$63045$new_n2957_
.sym 105884 $abc$63045$new_n2981_
.sym 105885 $abc$63045$new_n2993_
.sym 105886 $abc$63045$new_n2912_
.sym 105887 $abc$63045$new_n2957_
.sym 105888 $abc$63045$new_n2981_
.sym 105889 $abc$63045$new_n2993_
.sym 105890 $abc$63045$new_n2912_
.sym 105891 rvsoc.cpu0.D_insn_typ[6]
.sym 105899 rvsoc.cpu0.cpu_rs2[20]
.sym 105900 rvsoc.data_wdata[20]
.sym 105901 $abc$63045$new_ys__n2888_
.sym 105902 $abc$63045$new_n3685_
.sym 105903 rvsoc.cpu0.F_insn[28]
.sym 105907 rvsoc.cpu0.cpu_rs2[24]
.sym 105908 rvsoc.data_wdata[24]
.sym 105909 $abc$63045$new_ys__n2888_
.sym 105910 $abc$63045$new_n3685_
.sym 105911 rvsoc.cpu0.cpu_rs2[1]
.sym 105912 rvsoc.data_wdata[1]
.sym 105913 $abc$63045$new_ys__n2888_
.sym 105914 $abc$63045$new_n3685_
.sym 105915 $abc$63045$new_ys__n40_inv_
.sym 105916 $abc$63045$new_ys__n38_inv_
.sym 105917 $abc$63045$new_n2995_
.sym 105918 $abc$63045$new_n2997_
.sym 105919 rvsoc.cpu0.cpu_rs2[31]
.sym 105920 rvsoc.data_wdata[31]
.sym 105921 $abc$63045$new_ys__n2888_
.sym 105922 $abc$63045$new_n3685_
.sym 105923 $abc$63045$new_ys__n2865_
.sym 105924 $abc$63045$new_ys__n2870_
.sym 105927 $abc$63045$new_n6167_
.sym 105928 $abc$63045$new_n5634_
.sym 105929 $abc$63045$new_n5646_
.sym 105930 $abc$63045$new_n5651_
.sym 105931 rvsoc.cpu0.D_op1[18]
.sym 105932 rvsoc.cpu0.D_op2[18]
.sym 105933 rvsoc.cpu0.D_op1[20]
.sym 105934 rvsoc.cpu0.D_op2[20]
.sym 105935 rvsoc.cpu0.D_op1[21]
.sym 105936 rvsoc.cpu0.D_op2[21]
.sym 105937 rvsoc.cpu0.D_op1[22]
.sym 105938 rvsoc.cpu0.D_op2[22]
.sym 105939 rvsoc.cpu0.D_op1[29]
.sym 105940 rvsoc.cpu0.D_op1[30]
.sym 105941 rvsoc.cpu0.D_op1[31]
.sym 105943 rvsoc.cpu0.D_op1[15]
.sym 105944 rvsoc.cpu0.D_op2[15]
.sym 105945 rvsoc.cpu0.D_op1[16]
.sym 105946 rvsoc.cpu0.D_op2[16]
.sym 105947 $abc$63045$new_n3749_
.sym 105948 $abc$63045$new_n3709_
.sym 105951 $abc$63045$new_n5652_
.sym 105952 $abc$63045$new_n5653_
.sym 105953 $abc$63045$new_n5654_
.sym 105954 $abc$63045$new_n5655_
.sym 105955 rvsoc.cpu0.D_op1[13]
.sym 105956 rvsoc.cpu0.D_op2[13]
.sym 105957 rvsoc.cpu0.D_op1[14]
.sym 105958 rvsoc.cpu0.D_op2[14]
.sym 105959 $abc$63045$new_n5635_
.sym 105960 $abc$63045$new_n5638_
.sym 105961 $abc$63045$new_n5640_
.sym 105962 $abc$63045$new_n5641_
.sym 105963 rvsoc.cpu0.D_op1[17]
.sym 105964 rvsoc.cpu0.D_op2[17]
.sym 105965 rvsoc.cpu0.D_op1[19]
.sym 105966 rvsoc.cpu0.D_op2[19]
.sym 105967 $abc$63045$new_ys__n11324_
.sym 105968 rvsoc.cpu0.D_op1[25]
.sym 105969 rvsoc.cpu0.D_op2[25]
.sym 105970 $abc$63045$new_n5639_
.sym 105971 rvsoc.cpu0.D_op1[27]
.sym 105972 rvsoc.cpu0.D_op2[27]
.sym 105973 rvsoc.cpu0.D_op1[28]
.sym 105974 rvsoc.cpu0.D_op2[28]
.sym 105975 rvsoc.cpu0.D_rd[9]
.sym 105979 rvsoc.cpu0.D_op1[29]
.sym 105980 rvsoc.cpu0.D_op2[29]
.sym 105981 rvsoc.cpu0.D_op2[31]
.sym 105982 rvsoc.cpu0.D_op1[31]
.sym 105983 rvsoc.cpu0.D_insn_typ[10]
.sym 105987 rvsoc.cpu0.D_op1[24]
.sym 105988 rvsoc.cpu0.D_op2[24]
.sym 105991 rvsoc.cpu0.D_op1[10]
.sym 105992 rvsoc.cpu0.D_op1[9]
.sym 105993 rvsoc.cpu0.D_op2[0]
.sym 105995 rvsoc.cpu0.D_op1[23]
.sym 105996 rvsoc.cpu0.D_op2[23]
.sym 105999 rvsoc.cpu0.D_op1[14]
.sym 106000 rvsoc.cpu0.D_op1[13]
.sym 106001 rvsoc.cpu0.D_op2[0]
.sym 106003 rvsoc.cpu0.D_op1[12]
.sym 106004 rvsoc.cpu0.D_op1[11]
.sym 106005 rvsoc.cpu0.D_op2[0]
.sym 106007 rvsoc.cpu0.D_op1[26]
.sym 106008 rvsoc.cpu0.D_op2[26]
.sym 106011 $abc$63045$new_ys__n13015_inv_
.sym 106012 $abc$63045$new_ys__n13013_inv_
.sym 106013 rvsoc.cpu0.D_op2[1]
.sym 106015 $abc$63045$new_ys__n11323_
.sym 106016 $abc$63045$new_ys__n11326_
.sym 106017 rvsoc.cpu0.D_op1[30]
.sym 106018 rvsoc.cpu0.D_op2[30]
.sym 106019 $abc$63045$new_ys__n13013_inv_
.sym 106020 $abc$63045$new_ys__n13011_inv_
.sym 106021 rvsoc.cpu0.D_op2[1]
.sym 106023 $abc$63045$new_ys__n13017_inv_
.sym 106024 $abc$63045$new_ys__n13015_inv_
.sym 106025 rvsoc.cpu0.D_op2[1]
.sym 106027 rvsoc.cpu0.D_op1[16]
.sym 106028 rvsoc.cpu0.D_op1[15]
.sym 106029 rvsoc.cpu0.D_op2[0]
.sym 106031 rvsoc.cpu0.D_op1[26]
.sym 106032 rvsoc.cpu0.D_op1[25]
.sym 106033 rvsoc.cpu0.D_op2[0]
.sym 106035 rvsoc.cpu0.D_op1[20]
.sym 106036 rvsoc.cpu0.D_op1[19]
.sym 106037 rvsoc.cpu0.D_op2[0]
.sym 106039 $abc$63045$new_ys__n12973_inv_
.sym 106040 $abc$63045$new_ys__n12979_inv_
.sym 106041 rvsoc.cpu0.D_op2[2]
.sym 106042 $abc$63045$new_n4154_
.sym 106043 rvsoc.cpu0.D_op1[18]
.sym 106044 rvsoc.cpu0.D_op1[17]
.sym 106045 rvsoc.cpu0.D_op2[0]
.sym 106047 $abc$63045$new_ys__n13017_inv_
.sym 106048 $abc$63045$new_ys__n13019_inv_
.sym 106049 rvsoc.cpu0.D_op2[1]
.sym 106051 $abc$63045$new_ys__n13021_inv_
.sym 106052 $abc$63045$new_ys__n13019_inv_
.sym 106053 rvsoc.cpu0.D_op2[1]
.sym 106055 $abc$63045$new_ys__n13025_inv_
.sym 106056 $abc$63045$new_ys__n13023_inv_
.sym 106057 rvsoc.cpu0.D_op2[1]
.sym 106059 $abc$63045$new_ys__n12985_inv_
.sym 106060 $abc$63045$new_ys__n12989_inv_
.sym 106061 rvsoc.cpu0.D_op2[2]
.sym 106062 $abc$63045$new_n4154_
.sym 106063 $abc$63045$new_ys__n12913_inv_
.sym 106064 $abc$63045$new_n5976_
.sym 106065 $abc$63045$new_n4282_
.sym 106066 rvsoc.cpu0.D_op2[4]
.sym 106067 $abc$63045$new_ys__n13023_inv_
.sym 106068 $abc$63045$new_ys__n13021_inv_
.sym 106069 rvsoc.cpu0.D_op2[1]
.sym 106071 $abc$63045$new_ys__n13029_inv_
.sym 106072 $abc$63045$new_ys__n13027_inv_
.sym 106073 rvsoc.cpu0.D_op2[1]
.sym 106075 $abc$63045$new_ys__n12985_inv_
.sym 106076 $abc$63045$new_ys__n12981_inv_
.sym 106077 rvsoc.cpu0.D_op2[2]
.sym 106078 $abc$63045$new_n4146_
.sym 106079 $abc$63045$new_ys__n12985_inv_
.sym 106080 $abc$63045$new_ys__n12981_inv_
.sym 106081 rvsoc.cpu0.D_op2[2]
.sym 106082 $abc$63045$new_n4154_
.sym 106083 $abc$63045$new_ys__n13027_inv_
.sym 106084 $abc$63045$new_ys__n13025_inv_
.sym 106085 rvsoc.cpu0.D_op2[1]
.sym 106087 $abc$63045$new_ys__n12969_
.sym 106088 $abc$63045$new_ys__n12961_inv_
.sym 106089 rvsoc.cpu0.D_op2[3]
.sym 106091 rvsoc.cpu0.D_op1[28]
.sym 106092 rvsoc.cpu0.D_op1[27]
.sym 106093 rvsoc.cpu0.D_op2[0]
.sym 106095 $abc$63045$new_ys__n12997_inv_
.sym 106096 $abc$63045$new_ys__n12993_inv_
.sym 106097 rvsoc.cpu0.D_op2[2]
.sym 106099 rvsoc.cpu0.D_op1[24]
.sym 106100 rvsoc.cpu0.D_op1[23]
.sym 106101 rvsoc.cpu0.D_op2[0]
.sym 106103 $abc$63045$new_ys__n12961_inv_
.sym 106104 $abc$63045$new_n4146_
.sym 106105 $abc$63045$new_n4561_
.sym 106106 $abc$63045$new_n4155_
.sym 106107 rvsoc.cpu0.D_op2[3]
.sym 106108 $abc$63045$new_ys__n3825_
.sym 106109 $abc$63045$new_ys__n12969_
.sym 106111 $abc$63045$new_ys__n12993_inv_
.sym 106112 $abc$63045$new_ys__n12989_inv_
.sym 106113 rvsoc.cpu0.D_op2[2]
.sym 106115 rvsoc.cpu0.D_op2[4]
.sym 106116 $abc$63045$new_ys__n12937_
.sym 106117 $abc$63045$new_n4562_
.sym 106118 rvsoc.cpu0.D_op2[5]
.sym 106119 rvsoc.cpu0.F_insn[21]
.sym 106120 rvsoc.cpu0.F_insn_typ[2]
.sym 106121 $abc$63045$new_n3687_
.sym 106123 $abc$63045$new_ys__n3825_
.sym 106124 $abc$63045$new_ys__n13000_
.sym 106125 rvsoc.cpu0.D_op2[2]
.sym 106127 $abc$63045$new_ys__n13032_inv_
.sym 106128 $abc$63045$new_ys__n13030_inv_
.sym 106129 rvsoc.cpu0.D_op2[1]
.sym 106131 rvsoc.cpu0.D_op1[31]
.sym 106132 rvsoc.cpu0.D_op1[30]
.sym 106133 rvsoc.cpu0.D_op2[0]
.sym 106135 rvsoc.cpu0.F_insn[20]
.sym 106136 rvsoc.cpu0.F_insn_typ[2]
.sym 106137 $abc$63045$new_n3683_
.sym 106139 rvsoc.cpu0.D_op2[2]
.sym 106140 $abc$63045$new_n4278_
.sym 106141 $abc$63045$new_ys__n3825_
.sym 106143 rvsoc.cpu0.D_op1[29]
.sym 106144 rvsoc.cpu0.D_op1[28]
.sym 106145 rvsoc.cpu0.D_op2[0]
.sym 106147 $abc$63045$new_ys__n13032_inv_
.sym 106148 $abc$63045$new_ys__n3825_
.sym 106149 rvsoc.cpu0.D_op2[1]
.sym 106151 rvsoc.cpu0.D_op1[21]
.sym 106152 rvsoc.cpu0.D_op1[20]
.sym 106153 rvsoc.cpu0.D_op2[0]
.sym 106155 $abc$63045$new_ys__n12998_inv_
.sym 106156 $abc$63045$new_ys__n12994_inv_
.sym 106157 rvsoc.cpu0.D_op2[2]
.sym 106159 $abc$63045$new_ys__n3825_
.sym 106160 $abc$63045$new_ys__n12998_inv_
.sym 106161 rvsoc.cpu0.D_op2[2]
.sym 106163 rvsoc.cpu0.D_op1[27]
.sym 106164 rvsoc.cpu0.D_op1[26]
.sym 106165 rvsoc.cpu0.D_op2[0]
.sym 106167 $abc$63045$new_ys__n13028_inv_
.sym 106168 $abc$63045$new_ys__n13026_inv_
.sym 106169 rvsoc.cpu0.D_op2[1]
.sym 106171 $abc$63045$new_ys__n13030_inv_
.sym 106172 $abc$63045$new_ys__n13028_inv_
.sym 106173 rvsoc.cpu0.D_op2[1]
.sym 106175 rvsoc.cpu0.D_op1[25]
.sym 106176 rvsoc.cpu0.D_op1[24]
.sym 106177 rvsoc.cpu0.D_op2[0]
.sym 106179 $abc$63045$new_ys__n13000_
.sym 106180 $abc$63045$new_ys__n12996_inv_
.sym 106181 rvsoc.cpu0.D_op2[2]
.sym 106183 $abc$63045$new_ys__n12966_inv_
.sym 106184 $abc$63045$new_ys__n12958_inv_
.sym 106185 rvsoc.cpu0.D_op2[3]
.sym 106187 $abc$63045$new_ys__n12964_inv_
.sym 106188 $abc$63045$new_ys__n12956_inv_
.sym 106189 rvsoc.cpu0.D_op2[3]
.sym 106191 $abc$63045$new_ys__n12962_inv_
.sym 106192 $abc$63045$new_ys__n12954_inv_
.sym 106193 rvsoc.cpu0.D_op2[3]
.sym 106195 $abc$63045$new_n4146_
.sym 106196 $abc$63045$new_ys__n12958_inv_
.sym 106197 $abc$63045$new_n4491_
.sym 106199 $abc$63045$new_ys__n12954_inv_
.sym 106200 rvsoc.cpu0.D_op2[3]
.sym 106201 $abc$63045$new_ys__n12923_
.sym 106202 rvsoc.cpu0.D_op2[4]
.sym 106203 $abc$63045$new_n4250_
.sym 106204 $abc$63045$new_n4239_
.sym 106205 rvsoc.cpu0.D_op2[5]
.sym 106206 $abc$63045$new_n4155_
.sym 106207 $abc$63045$new_ys__n12994_inv_
.sym 106208 $abc$63045$new_ys__n12990_inv_
.sym 106209 rvsoc.cpu0.D_op2[2]
.sym 106211 $abc$63045$new_ys__n3825_
.sym 106212 $abc$63045$new_ys__n12962_inv_
.sym 106213 rvsoc.cpu0.D_op2[3]
.sym 106215 $abc$63045$new_ys__n13006_inv_
.sym 106216 $abc$63045$new_ys__n13003_inv_
.sym 106217 rvsoc.cpu0.D_op2[1]
.sym 106219 $abc$63045$new_ys__n13002_inv_
.sym 106220 $abc$63045$new_ys__n13003_inv_
.sym 106221 rvsoc.cpu0.D_op2[1]
.sym 106223 $abc$63045$new_ys__n12975_inv_
.sym 106224 $abc$63045$new_ys__n12974_
.sym 106225 rvsoc.cpu0.D_op2[2]
.sym 106226 $abc$63045$new_n4154_
.sym 106227 rvsoc.cpu0.D_op2[4]
.sym 106228 $abc$63045$new_ys__n12911_inv_
.sym 106229 $abc$63045$new_n4247_
.sym 106231 $abc$63045$new_n4401_
.sym 106232 $abc$63045$new_n5995_
.sym 106233 rvsoc.cpu0.D_op2[5]
.sym 106234 $abc$63045$new_n4155_
.sym 106235 $abc$63045$new_ys__n12971_inv_
.sym 106236 $abc$63045$new_ys__n12970_
.sym 106237 rvsoc.cpu0.D_op2[2]
.sym 106238 $abc$63045$new_n4154_
.sym 106239 rvsoc.cpu0.D_op2[4]
.sym 106240 $abc$63045$new_ys__n12907_inv_
.sym 106241 $abc$63045$new_n4147_
.sym 106242 $abc$63045$new_n4139_
.sym 106243 rvsoc.cpu0.D_op1[5]
.sym 106244 rvsoc.cpu0.D_op1[4]
.sym 106245 rvsoc.cpu0.D_op2[0]
.sym 106311 rvsoc.spi0.status[0]
.sym 106312 rvsoc.resetn
.sym 106313 rvsoc.spi0.bitcount[0]
.sym 106314 $abc$63045$auto$dff2dffe.cc:158:make_patterns_logic$51446
.sym 106315 rvsoc.spi0.bitcount[0]
.sym 106316 rvsoc.spi0.bitcount[2]
.sym 106317 rvsoc.spi0.bitcount[3]
.sym 106318 $abc$63045$techmap\rvsoc.spi0.$procmux$744_Y[1]
.sym 106323 $abc$63045$techmap\rvsoc.spi0.$procmux$744_Y[1]
.sym 106327 rvsoc.spi0.status[0]
.sym 106328 rvsoc.spi0.bitcount[1]
.sym 106347 rvsoc.uart0.status[21]
.sym 106348 rvsoc.uart0.cfg[21]
.sym 106349 rvsoc.data_adrs[3]
.sym 106350 rvsoc.data_adrs[2]
.sym 106359 rvsoc.data_wdata[21]
.sym 106371 rvsoc.data_wdata[14]
.sym 106383 rvsoc.uart0.status[12]
.sym 106384 rvsoc.uart0.cfg[12]
.sym 106385 rvsoc.data_adrs[3]
.sym 106386 rvsoc.data_adrs[2]
.sym 106391 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 106392 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 106393 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 106394 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 106399 rvsoc.data_wdata[11]
.sym 106403 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 106404 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 106405 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 106406 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 106407 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 106408 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 106409 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 106410 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 106411 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 106412 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 106413 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 106414 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 106415 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 106416 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 106417 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 106418 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 106419 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 106420 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 106421 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 106422 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 106423 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 106424 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 106425 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 106426 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 106427 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 106428 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 106429 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 106430 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 106431 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 106432 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 106433 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 106434 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 106443 rvsoc.data_wdata[7]
.sym 106447 rvsoc.cpu0.F_insn_typ[12]
.sym 106448 rvsoc.cpu0.F_insn_typ[5]
.sym 106449 rvsoc.cpu0.F_insn_typ[4]
.sym 106450 rvsoc.cpu0.F_insn_typ[6]
.sym 106451 rvsoc.cpu0.F_insn_typ[2]
.sym 106452 rvsoc.cpu0.F_insn_typ[10]
.sym 106453 rvsoc.cpu0.F_insn_typ[13]
.sym 106454 rvsoc.cpu0.F_insn_typ[15]
.sym 106459 rvsoc.cpu0.F_insn_typ[1]
.sym 106460 rvsoc.cpu0.F_insn_typ[0]
.sym 106461 $abc$63045$new_ys__n2744_inv_
.sym 106462 $abc$63045$new_n3004_
.sym 106463 rvsoc.data_wdata[31]
.sym 106467 rvsoc.data_wdata[12]
.sym 106471 rvsoc.cpu0.F_insn_typ[7]
.sym 106475 rvsoc.cpu0.F_insn_typ[12]
.sym 106479 rvsoc.cpu0.F_insn_typ[10]
.sym 106483 rvsoc.cpu0.F_insn_typ[13]
.sym 106487 rvsoc.cpu0.F_insn_typ[8]
.sym 106488 rvsoc.cpu0.F_insn_typ[12]
.sym 106489 rvsoc.cpu0.F_insn_typ[5]
.sym 106490 rvsoc.cpu0.F_insn_typ[4]
.sym 106491 rvsoc.cpu0.F_insn_typ[3]
.sym 106495 rvsoc.cpu0.F_insn_typ[15]
.sym 106499 rvsoc.cpu0.F_insn_typ[0]
.sym 106503 $abc$63045$new_ys__n3289_inv_
.sym 106504 rvsoc.data_wdata[1]
.sym 106505 $abc$63045$new_ys__n2887_
.sym 106507 $abc$63045$new_ys__n3295_inv_
.sym 106508 rvsoc.data_wdata[4]
.sym 106509 $abc$63045$new_ys__n2887_
.sym 106511 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[4]
.sym 106512 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[4]
.sym 106513 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 106515 $abc$63045$new_n5397_
.sym 106516 $abc$63045$new_ys__n3457_
.sym 106519 rvsoc.cpu0.mulhu_val[12]
.sym 106520 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[12]
.sym 106521 rvsoc.cpu0.E_op1[31]
.sym 106522 $abc$63045$new_n5096_
.sym 106523 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[1]
.sym 106524 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[1]
.sym 106525 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 106527 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[0]
.sym 106528 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[0]
.sym 106529 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 106531 $abc$63045$new_ys__n3287_inv_
.sym 106532 rvsoc.data_wdata[0]
.sym 106533 $abc$63045$new_ys__n2887_
.sym 106535 $abc$63045$new_n5373_
.sym 106536 $abc$63045$new_n5383_
.sym 106537 $abc$63045$new_n5380_
.sym 106538 $abc$63045$new_ys__n7630_inv_
.sym 106539 $abc$63045$new_n6082_
.sym 106540 $abc$63045$new_n5136_
.sym 106541 rvsoc.data_wdata[1]
.sym 106542 $abc$63045$new_ys__n3454_
.sym 106543 rvsoc.cpu0.mulhu_val[13]
.sym 106544 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[13]
.sym 106545 rvsoc.cpu0.E_op1[31]
.sym 106546 $abc$63045$new_n5096_
.sym 106547 $abc$63045$new_n5386_
.sym 106548 $abc$63045$new_n5396_
.sym 106549 $abc$63045$new_n5393_
.sym 106550 $abc$63045$new_ys__n7632_inv_
.sym 106551 $abc$63045$new_n5373_
.sym 106552 $abc$63045$new_n5383_
.sym 106553 $abc$63045$new_n5380_
.sym 106554 $abc$63045$new_ys__n7630_inv_
.sym 106555 $abc$63045$new_ys__n2256_
.sym 106556 rvsoc.data_adrs[2]
.sym 106557 $abc$63045$new_n3125_
.sym 106558 rvsoc.data_adrs[3]
.sym 106559 $abc$63045$new_ys__n2256_
.sym 106560 rvsoc.data_wdata[1]
.sym 106561 rvsoc.gpio0.dir[1]
.sym 106563 $abc$63045$new_n5386_
.sym 106564 $abc$63045$new_n5396_
.sym 106565 $abc$63045$new_n5393_
.sym 106566 $abc$63045$new_ys__n7632_inv_
.sym 106567 $abc$63045$new_ys__n3457_
.sym 106568 rvsoc.cpu0.mulhu_val[1]
.sym 106569 $abc$63045$new_ys__n3449_
.sym 106570 rvsoc.data_wdata[1]
.sym 106571 rvsoc.data_wdata[13]
.sym 106572 $abc$63045$new_ys__n3454_
.sym 106575 $abc$63045$new_n5410_
.sym 106576 $abc$63045$new_ys__n3457_
.sym 106579 $abc$63045$new_ys__n41_inv_
.sym 106580 $abc$63045$new_ys__n2143_inv_
.sym 106583 rvsoc.data_wdata[9]
.sym 106584 $abc$63045$new_ys__n3449_
.sym 106585 $abc$63045$new_n5357_
.sym 106587 rvsoc.data_wdata[9]
.sym 106588 $abc$63045$new_ys__n3454_
.sym 106591 $abc$63045$new_n3125_
.sym 106592 rvsoc.gpio0.data[1]
.sym 106593 $abc$63045$new_n5922_
.sym 106595 rvsoc.data_wdata[13]
.sym 106596 $abc$63045$new_ys__n3449_
.sym 106597 $abc$63045$new_n5407_
.sym 106599 rvsoc.data_wdata[29]
.sym 106600 $abc$63045$new_ys__n3449_
.sym 106601 $abc$63045$new_n5574_
.sym 106603 rvsoc.cpu0.mulhu_val[29]
.sym 106604 $abc$63045$new_ys__n3457_
.sym 106605 $abc$63045$new_ys__n3454_
.sym 106607 $abc$63045$new_ys__n2143_inv_
.sym 106608 $abc$63045$new_n5084_
.sym 106609 $abc$63045$new_ys__n44_
.sym 106611 rvsoc.cpu0.E_insn_typ[6]
.sym 106612 rvsoc.cpu0.E_insn_typ[2]
.sym 106613 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 106614 rvsoc.cpu0.E_insn[3]
.sym 106615 $abc$63045$new_ys__n3457_
.sym 106616 rvsoc.cpu0.mulhu_val[6]
.sym 106617 $abc$63045$new_ys__n3449_
.sym 106618 rvsoc.data_wdata[6]
.sym 106619 rvsoc.cpu0.mulhu_val[9]
.sym 106620 $abc$63045$new_ys__n3457_
.sym 106621 $abc$63045$new_ys__n3454_
.sym 106623 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 106624 $abc$63045$new_ys__n3452_
.sym 106627 rvsoc.code_adrs[29]
.sym 106631 rvsoc.cpu0.mulhu_val[28]
.sym 106632 $abc$63045$new_ys__n3457_
.sym 106633 $abc$63045$new_ys__n3454_
.sym 106635 $abc$63045$new_ys__n3337_inv_
.sym 106636 rvsoc.data_wdata[25]
.sym 106637 $abc$63045$new_ys__n2887_
.sym 106639 rvsoc.data_wdata[27]
.sym 106640 $abc$63045$new_ys__n3449_
.sym 106641 $abc$63045$new_n5554_
.sym 106643 rvsoc.cpu0.mulhu_val[20]
.sym 106644 $abc$63045$new_ys__n3457_
.sym 106645 $abc$63045$new_ys__n3454_
.sym 106647 rvsoc.data_wdata[20]
.sym 106648 $abc$63045$new_ys__n3454_
.sym 106651 rvsoc.data_wdata[20]
.sym 106652 $abc$63045$new_ys__n3449_
.sym 106653 $abc$63045$new_n5482_
.sym 106655 rvsoc.cpu0.mulhu_val[27]
.sym 106656 $abc$63045$new_ys__n3457_
.sym 106657 $abc$63045$new_ys__n3454_
.sym 106659 rvsoc.cpu0.mulhu_val[25]
.sym 106660 $abc$63045$new_ys__n3457_
.sym 106661 $abc$63045$new_ys__n3454_
.sym 106663 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[3]
.sym 106664 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[3]
.sym 106665 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 106667 $abc$63045$new_n6116_
.sym 106668 $abc$63045$new_n5473_
.sym 106669 $abc$63045$new_n5470_
.sym 106670 $abc$63045$new_ys__n7646_inv_
.sym 106671 rvsoc.cpu0.F_insn[20]
.sym 106672 $abc$63045$new_ys__n3046_inv_
.sym 106673 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 106675 $abc$63045$new_n6116_
.sym 106676 $abc$63045$new_n5473_
.sym 106677 $abc$63045$new_n5470_
.sym 106678 $abc$63045$new_ys__n7646_inv_
.sym 106679 $abc$63045$new_ys__n7017_
.sym 106680 $abc$63045$new_n5096_
.sym 106681 $abc$63045$new_ys__n3457_
.sym 106683 rvsoc.data_wdata[28]
.sym 106684 $abc$63045$new_ys__n3449_
.sym 106685 $abc$63045$new_n5564_
.sym 106687 rvsoc.data_wdata[25]
.sym 106688 $abc$63045$new_ys__n3454_
.sym 106691 rvsoc.data_wdata[25]
.sym 106692 $abc$63045$new_ys__n3449_
.sym 106693 $abc$63045$new_n5534_
.sym 106695 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[9]
.sym 106696 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[9]
.sym 106697 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 106699 rvsoc.cpu0.F_insn[29]
.sym 106700 $abc$63045$new_ys__n3053_inv_
.sym 106701 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 106703 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[10]
.sym 106704 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[10]
.sym 106705 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 106707 $abc$63045$auto$memory_bram.cc:836:replace_cell$3944[15]
.sym 106711 $abc$63045$new_ys__n3054_
.sym 106712 rvsoc.cpu0.F_insn[30]
.sym 106713 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 106715 $abc$63045$new_ys__n2883_
.sym 106716 $abc$63045$new_n2956_
.sym 106717 rvsoc.resetn
.sym 106719 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[8]
.sym 106720 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[8]
.sym 106721 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 106723 rvsoc.data_wdata[28]
.sym 106724 $abc$63045$new_ys__n3454_
.sym 106727 rvsoc.cpu0.mulhu_val[21]
.sym 106728 $abc$63045$new_ys__n3457_
.sym 106729 $abc$63045$new_ys__n3454_
.sym 106731 rvsoc.cpu0.F_insn[16]
.sym 106732 $abc$63045$new_ys__n3042_inv_
.sym 106733 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 106735 rvsoc.cpu0.F_insn[23]
.sym 106736 $abc$63045$new_ys__n3049_inv_
.sym 106737 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 106739 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 106740 rvsoc.cpu0.E_rd[4]
.sym 106743 rvsoc.cpu0.F_insn[22]
.sym 106744 $abc$63045$new_ys__n3048_inv_
.sym 106745 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 106747 rvsoc.cpu0.F_insn[24]
.sym 106748 $abc$63045$new_ys__n3050_inv_
.sym 106749 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 106751 rvsoc.cpu0.D_op1[10]
.sym 106755 rvsoc.cpu0.F_insn[21]
.sym 106756 $abc$63045$new_ys__n3047_inv_
.sym 106757 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 106759 rvsoc.cpu0.E_insn_typ[8]
.sym 106760 rvsoc.cpu0.E_insn[28]
.sym 106761 rvsoc.cpu0.E_insn[20]
.sym 106763 $abc$63045$new_ys__n2234_inv_
.sym 106764 rvsoc.resetn
.sym 106767 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[0]
.sym 106771 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 106772 rvsoc.cpu0.E_rd[2]
.sym 106775 rvsoc.data_wdata[21]
.sym 106776 $abc$63045$new_ys__n3454_
.sym 106779 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[3]
.sym 106783 rvsoc.data_wdata[21]
.sym 106784 $abc$63045$new_ys__n3449_
.sym 106785 $abc$63045$new_n5493_
.sym 106787 $abc$63045$techmap4060\rvsoc.cpu0.cpuregs.1.0.2.A1ADDR_11[2]
.sym 106791 rvsoc.cpu0.F_insn[17]
.sym 106792 rvsoc.cpu0.F_insn[18]
.sym 106793 rvsoc.cpu0.F_insn[19]
.sym 106795 rvsoc.cpu0.F_insn[15]
.sym 106796 rvsoc.cpu0.F_insn[16]
.sym 106797 $abc$63045$new_n2893_
.sym 106799 rvsoc.cpu0.D_insn[20]
.sym 106803 rvsoc.cpu0.D_insn_typ[8]
.sym 106807 rvsoc.cpu0.D_insn_typ[1]
.sym 106811 rvsoc.cpu0.D_insn[28]
.sym 106815 rvsoc.cpu0.E_insn_typ[0]
.sym 106816 rvsoc.cpu0.E_insn_typ[1]
.sym 106819 rvsoc.cpu0.D_insn_typ[0]
.sym 106823 rvsoc.cpu0.D_insn_typ[2]
.sym 106824 rvsoc.cpu0.D_insn_typ[6]
.sym 106825 rvsoc.cpu0.D_insn_typ[15]
.sym 106827 rvsoc.cpu0.D_insn_typ[12]
.sym 106831 rvsoc.cpu0.D_insn_typ[7]
.sym 106832 rvsoc.cpu0.D_insn_typ[3]
.sym 106833 $abc$63045$new_n3340_
.sym 106835 rvsoc.cpu0.E_insn_typ[12]
.sym 106836 rvsoc.cpu0.E_insn_typ[13]
.sym 106837 rvsoc.cpu0.E_insn_typ[14]
.sym 106838 rvsoc.cpu0.E_insn_typ[15]
.sym 106839 $abc$63045$new_ys__n2574_inv_
.sym 106840 $abc$63045$new_n2915_
.sym 106841 $abc$63045$new_ys__n11299_inv_
.sym 106842 rvsoc.resetn
.sym 106843 rvsoc.cpu0.D_insn_typ[13]
.sym 106847 rvsoc.cpu0.D_insn_typ[15]
.sym 106851 $abc$63045$new_ys__n2405_inv_
.sym 106852 $abc$63045$new_ys__n2556_inv_
.sym 106855 rvsoc.cpu0.D_insn_typ[7]
.sym 106859 rvsoc.cpu0.D_insn_typ[14]
.sym 106863 rvsoc.cpu0.D_insn_typ[11]
.sym 106867 rvsoc.cpu0.D_insn_typ[4]
.sym 106871 rvsoc.cpu0.E_insn_typ[4]
.sym 106872 rvsoc.cpu0.E_insn_typ[5]
.sym 106875 rvsoc.cpu0.D_insn_typ[9]
.sym 106879 rvsoc.cpu0.D_insn_typ[5]
.sym 106883 $abc$63045$new_n2916_
.sym 106884 $abc$63045$new_n2917_
.sym 106887 rvsoc.cpu0.D_op1[1]
.sym 106888 rvsoc.cpu0.D_op1[2]
.sym 106889 rvsoc.cpu0.D_op1[3]
.sym 106890 rvsoc.cpu0.D_op1[4]
.sym 106891 rvsoc.cpu0.D_op1[21]
.sym 106892 rvsoc.cpu0.D_op1[22]
.sym 106893 rvsoc.cpu0.D_op1[23]
.sym 106894 rvsoc.cpu0.D_op1[24]
.sym 106895 rvsoc.code_adrs[1]
.sym 106899 rvsoc.cpu0.E_insn_typ[7]
.sym 106900 rvsoc.cpu0.E_insn_typ[9]
.sym 106901 rvsoc.cpu0.E_insn_typ[10]
.sym 106902 rvsoc.cpu0.E_insn_typ[11]
.sym 106903 rvsoc.code_adrs[30]
.sym 106907 rvsoc.code_adrs[19]
.sym 106911 $abc$63045$new_n5658_
.sym 106912 $abc$63045$new_n5659_
.sym 106913 $abc$63045$new_n5660_
.sym 106915 rvsoc.cpu0.D_op1[0]
.sym 106916 $abc$63045$new_n6170_
.sym 106917 $abc$63045$new_n5657_
.sym 106918 $abc$63045$new_n5663_
.sym 106919 rvsoc.cpu0.D_op1[25]
.sym 106920 rvsoc.cpu0.D_op1[26]
.sym 106921 rvsoc.cpu0.D_op1[27]
.sym 106922 rvsoc.cpu0.D_op1[28]
.sym 106923 rvsoc.cpu0.cpu_rs1[12]
.sym 106924 rvsoc.data_wdata[12]
.sym 106925 $abc$63045$new_ys__n2889_
.sym 106927 rvsoc.cpu0.cpu_rs1[14]
.sym 106928 rvsoc.data_wdata[14]
.sym 106929 $abc$63045$new_ys__n2889_
.sym 106931 rvsoc.cpu0.cpu_rs1[30]
.sym 106932 rvsoc.data_wdata[30]
.sym 106933 $abc$63045$new_ys__n2889_
.sym 106935 rvsoc.cpu0.cpu_rs1[11]
.sym 106936 rvsoc.data_wdata[11]
.sym 106937 $abc$63045$new_ys__n2889_
.sym 106939 rvsoc.cpu0.cpu_rs1[31]
.sym 106940 rvsoc.data_wdata[31]
.sym 106941 $abc$63045$new_ys__n2889_
.sym 106943 rvsoc.cpu0.cpu_rs1[29]
.sym 106944 rvsoc.data_wdata[29]
.sym 106945 $abc$63045$new_ys__n2889_
.sym 106947 rvsoc.cpu0.cpu_rs1[24]
.sym 106948 rvsoc.data_wdata[24]
.sym 106949 $abc$63045$new_ys__n2889_
.sym 106951 rvsoc.cpu0.cpu_rs1[20]
.sym 106952 rvsoc.data_wdata[20]
.sym 106953 $abc$63045$new_ys__n2889_
.sym 106955 rvsoc.cpu0.cpu_rs1[18]
.sym 106956 rvsoc.data_wdata[18]
.sym 106957 $abc$63045$new_ys__n2889_
.sym 106959 rvsoc.cpu0.cpu_rs1[19]
.sym 106960 rvsoc.data_wdata[19]
.sym 106961 $abc$63045$new_ys__n2889_
.sym 106963 rvsoc.cpu0.cpu_rs1[16]
.sym 106964 rvsoc.data_wdata[16]
.sym 106965 $abc$63045$new_ys__n2889_
.sym 106967 rvsoc.cpu0.cpu_rs1[26]
.sym 106968 rvsoc.data_wdata[26]
.sym 106969 $abc$63045$new_ys__n2889_
.sym 106971 rvsoc.cpu0.cpu_rs1[17]
.sym 106972 rvsoc.data_wdata[17]
.sym 106973 $abc$63045$new_ys__n2889_
.sym 106979 rvsoc.cpu0.cpu_rs1[25]
.sym 106980 rvsoc.data_wdata[25]
.sym 106981 $abc$63045$new_ys__n2889_
.sym 106983 rvsoc.cpu0.D_op2[5]
.sym 106984 $abc$63045$new_ys__n12877_
.sym 106985 $abc$63045$new_n4155_
.sym 106986 $abc$63045$new_ys__n1274_
.sym 106987 $abc$63045$new_ys__n12991_inv_
.sym 106988 $abc$63045$new_ys__n12987_inv_
.sym 106989 rvsoc.cpu0.D_op2[2]
.sym 106991 $abc$63045$new_ys__n12983_inv_
.sym 106992 $abc$63045$new_ys__n12979_inv_
.sym 106993 rvsoc.cpu0.D_op2[2]
.sym 106995 rvsoc.cpu0.D_op1[22]
.sym 106996 rvsoc.cpu0.D_op1[21]
.sym 106997 rvsoc.cpu0.D_op2[0]
.sym 107003 $abc$63045$new_ys__n12917_inv_
.sym 107004 $abc$63045$new_n5980_
.sym 107005 $abc$63045$new_n4330_
.sym 107006 rvsoc.cpu0.D_op2[4]
.sym 107007 $abc$63045$new_ys__n12983_inv_
.sym 107008 $abc$63045$new_ys__n12987_inv_
.sym 107009 rvsoc.cpu0.D_op2[2]
.sym 107010 rvsoc.cpu0.D_op2[3]
.sym 107011 $abc$63045$new_ys__n12983_inv_
.sym 107012 $abc$63045$new_ys__n12987_inv_
.sym 107013 rvsoc.cpu0.D_op2[2]
.sym 107014 $abc$63045$new_n4154_
.sym 107015 $abc$63045$new_n4517_
.sym 107016 $abc$63045$new_n6013_
.sym 107017 rvsoc.cpu0.D_op2[5]
.sym 107018 $abc$63045$new_n4155_
.sym 107019 $abc$63045$new_ys__n12959_inv_
.sym 107020 rvsoc.cpu0.D_op2[3]
.sym 107021 $abc$63045$new_ys__n12933_
.sym 107022 rvsoc.cpu0.D_op2[4]
.sym 107023 $abc$63045$new_ys__n12967_inv_
.sym 107024 $abc$63045$new_ys__n12959_inv_
.sym 107025 rvsoc.cpu0.D_op2[3]
.sym 107027 $abc$63045$new_ys__n3825_
.sym 107028 $abc$63045$new_ys__n12999_
.sym 107029 rvsoc.cpu0.D_op2[2]
.sym 107031 $abc$63045$new_ys__n12999_
.sym 107032 $abc$63045$new_ys__n12995_inv_
.sym 107033 rvsoc.cpu0.D_op2[2]
.sym 107035 rvsoc.cpu0.F_insn[30]
.sym 107039 $abc$63045$new_ys__n3825_
.sym 107040 $abc$63045$new_ys__n12967_inv_
.sym 107041 rvsoc.cpu0.D_op2[3]
.sym 107043 $abc$63045$new_ys__n12995_inv_
.sym 107044 $abc$63045$new_ys__n12991_inv_
.sym 107045 rvsoc.cpu0.D_op2[2]
.sym 107047 rvsoc.cpu0.D_op1[30]
.sym 107048 rvsoc.cpu0.D_op1[29]
.sym 107049 rvsoc.cpu0.D_op2[0]
.sym 107051 rvsoc.cpu0.D_op2[1]
.sym 107052 $abc$63045$new_ys__n13031_inv_
.sym 107053 $abc$63045$new_n4204_
.sym 107055 rvsoc.cpu0.D_op1[31]
.sym 107056 rvsoc.cpu0.D_insn[30]
.sym 107059 $abc$63045$new_ys__n12965_
.sym 107060 $abc$63045$new_ys__n12957_inv_
.sym 107061 rvsoc.cpu0.D_op2[3]
.sym 107063 $abc$63045$new_n4379_
.sym 107064 $abc$63045$new_ys__n12917_inv_
.sym 107065 $abc$63045$new_n4584_
.sym 107067 rvsoc.cpu0.D_insn[30]
.sym 107068 rvsoc.cpu0.D_op2[0]
.sym 107069 rvsoc.cpu0.D_op1[31]
.sym 107070 rvsoc.cpu0.D_op2[1]
.sym 107071 $abc$63045$new_n4379_
.sym 107072 $abc$63045$new_ys__n12921_
.sym 107073 $abc$63045$new_n4584_
.sym 107075 $abc$63045$new_ys__n13031_inv_
.sym 107076 $abc$63045$new_ys__n13029_inv_
.sym 107077 rvsoc.cpu0.D_op2[1]
.sym 107079 $abc$63045$new_n4379_
.sym 107080 $abc$63045$new_ys__n12919_inv_
.sym 107081 $abc$63045$new_n4584_
.sym 107083 $abc$63045$new_ys__n3825_
.sym 107084 $abc$63045$new_ys__n12965_
.sym 107085 rvsoc.cpu0.D_op2[3]
.sym 107087 $abc$63045$new_n4466_
.sym 107088 $abc$63045$new_n4464_
.sym 107089 rvsoc.cpu0.D_op2[5]
.sym 107090 $abc$63045$new_n4155_
.sym 107091 rvsoc.cpu0.D_op2[0]
.sym 107092 rvsoc.cpu0.D_op2[1]
.sym 107093 rvsoc.cpu0.D_op1[31]
.sym 107095 $abc$63045$new_ys__n12957_inv_
.sym 107096 rvsoc.cpu0.D_op2[3]
.sym 107097 $abc$63045$new_ys__n12929_
.sym 107098 rvsoc.cpu0.D_op2[4]
.sym 107099 $abc$63045$new_ys__n3825_
.sym 107100 $abc$63045$new_n4278_
.sym 107101 $abc$63045$new_ys__n12997_inv_
.sym 107102 rvsoc.cpu0.D_op2[2]
.sym 107103 rvsoc.cpu0.D_op1[5]
.sym 107104 rvsoc.cpu0.D_op1[4]
.sym 107105 rvsoc.cpu0.D_op2[0]
.sym 107107 rvsoc.cpu0.D_op2[4]
.sym 107108 rvsoc.cpu0.D_op2[5]
.sym 107111 $abc$63045$new_ys__n12847_inv_
.sym 107112 $abc$63045$new_ys__n12845_inv_
.sym 107113 rvsoc.cpu0.D_op2[1]
.sym 107115 rvsoc.cpu0.D_op1[9]
.sym 107116 rvsoc.cpu0.D_op1[8]
.sym 107117 rvsoc.cpu0.D_op2[0]
.sym 107119 rvsoc.cpu0.D_op1[7]
.sym 107120 rvsoc.cpu0.D_op1[6]
.sym 107121 rvsoc.cpu0.D_op2[0]
.sym 107123 $abc$63045$new_ys__n12853_inv_
.sym 107124 $abc$63045$new_ys__n12851_inv_
.sym 107125 rvsoc.cpu0.D_op2[1]
.sym 107127 $abc$63045$new_ys__n12849_inv_
.sym 107128 $abc$63045$new_ys__n12847_inv_
.sym 107129 rvsoc.cpu0.D_op2[1]
.sym 107131 $abc$63045$new_ys__n3825_
.sym 107132 $abc$63045$new_ys__n12966_inv_
.sym 107133 rvsoc.cpu0.D_op2[3]
.sym 107134 $abc$63045$new_n4379_
.sym 107135 rvsoc.cpu0.D_op1[11]
.sym 107136 rvsoc.cpu0.D_op1[10]
.sym 107137 rvsoc.cpu0.D_op2[0]
.sym 107139 $abc$63045$new_ys__n12851_inv_
.sym 107140 $abc$63045$new_ys__n12849_inv_
.sym 107141 rvsoc.cpu0.D_op2[1]
.sym 107143 $abc$63045$new_n4379_
.sym 107144 $abc$63045$new_ys__n12911_inv_
.sym 107145 $abc$63045$new_n4584_
.sym 107147 $abc$63045$new_n4489_
.sym 107148 $abc$63045$new_n4490_
.sym 107149 $abc$63045$new_ys__n3825_
.sym 107150 rvsoc.cpu0.D_op2[5]
.sym 107151 rvsoc.cpu0.D_op1[13]
.sym 107152 rvsoc.cpu0.D_op1[12]
.sym 107153 rvsoc.cpu0.D_op2[0]
.sym 107155 $abc$63045$new_n4379_
.sym 107156 $abc$63045$new_ys__n12923_
.sym 107157 $abc$63045$new_n4584_
.sym 107159 $abc$63045$new_n4379_
.sym 107160 $abc$63045$new_ys__n12915_inv_
.sym 107161 $abc$63045$new_n4584_
.sym 107163 $abc$63045$new_ys__n12874_inv_
.sym 107164 rvsoc.cpu0.D_op2[5]
.sym 107165 $abc$63045$new_n4155_
.sym 107166 $abc$63045$new_ys__n1274_
.sym 107167 $abc$63045$new_ys__n3825_
.sym 107168 $abc$63045$new_ys__n12966_inv_
.sym 107169 rvsoc.cpu0.D_op2[3]
.sym 107170 rvsoc.cpu0.D_op2[4]
.sym 107171 rvsoc.cpu0.D_op2[5]
.sym 107172 $abc$63045$new_ys__n12880_
.sym 107173 $abc$63045$new_n4155_
.sym 107174 $abc$63045$new_ys__n1274_
.sym 107175 rvsoc.cpu0.D_op1[21]
.sym 107176 rvsoc.cpu0.D_op1[20]
.sym 107177 rvsoc.cpu0.D_op2[0]
.sym 107179 $abc$63045$new_ys__n12865_inv_
.sym 107180 $abc$63045$new_ys__n12863_inv_
.sym 107181 rvsoc.cpu0.D_op2[1]
.sym 107183 rvsoc.cpu0.D_op1[3]
.sym 107184 rvsoc.cpu0.D_op1[2]
.sym 107185 rvsoc.cpu0.D_op2[0]
.sym 107187 $abc$63045$new_ys__n12863_inv_
.sym 107188 $abc$63045$new_ys__n12861_inv_
.sym 107189 rvsoc.cpu0.D_op2[1]
.sym 107191 rvsoc.cpu0.D_op1[25]
.sym 107192 rvsoc.cpu0.D_op1[24]
.sym 107193 rvsoc.cpu0.D_op2[0]
.sym 107195 rvsoc.cpu0.D_op1[1]
.sym 107196 rvsoc.cpu0.D_op1[0]
.sym 107197 rvsoc.cpu0.D_op2[0]
.sym 107199 $abc$63045$new_ys__n3825_
.sym 107200 rvsoc.cpu0.D_op2[5]
.sym 107203 rvsoc.cpu0.D_op1[23]
.sym 107204 rvsoc.cpu0.D_op1[22]
.sym 107205 rvsoc.cpu0.D_op2[0]
.sym 107207 $abc$63045$new_ys__n2256_
.sym 107208 rvsoc.data_adrs[2]
.sym 107209 $abc$63045$new_n3129_
.sym 107210 rvsoc.data_adrs[3]
.sym 107211 $abc$63045$new_n3129_
.sym 107212 rvsoc.gpio0.data[2]
.sym 107213 $abc$63045$new_n5924_
.sym 107239 $abc$63045$new_ys__n5954_
.sym 107240 $abc$63045$new_ys__n11813_
.sym 107243 rvsoc.data_adrs[3]
.sym 107244 rvsoc.code_adrs[3]
.sym 107245 $abc$63045$new_ys__n5954_
.sym 107255 rvsoc.spi0.status[0]
.sym 107256 rvsoc.spi0.clkcount[0]
.sym 107275 $abc$63045$new_ys__n2256_
.sym 107276 rvsoc.data_adrs[2]
.sym 107277 $abc$63045$new_n3149_
.sym 107278 rvsoc.data_adrs[3]
.sym 107295 rvsoc.spi0.tx_prevclk
.sym 107296 p15
.sym 107297 rvsoc.spi0.status[0]
.sym 107298 rvsoc.resetn
.sym 107303 rvsoc.uart0.status[14]
.sym 107304 rvsoc.uart0.cfg[14]
.sym 107305 rvsoc.data_adrs[3]
.sym 107306 rvsoc.data_adrs[2]
.sym 107307 $PACKER_GND_NET
.sym 107315 $PACKER_GND_NET
.sym 107327 $PACKER_GND_NET
.sym 107336 rvsoc.mem_rcode[2]
.sym 107337 rvsoc.mem_rcode[3]
.sym 107341 rvsoc.mem_rcode[4]
.sym 107342 $auto$alumacc.cc:474:replace_alu$3176.C[1]
.sym 107345 rvsoc.mem_rcode[5]
.sym 107346 $auto$alumacc.cc:474:replace_alu$3176.C[2]
.sym 107349 rvsoc.mem_rcode[6]
.sym 107350 $auto$alumacc.cc:474:replace_alu$3176.C[3]
.sym 107351 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 107352 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 107353 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 107354 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 107356 rvsoc.mem_rcode[2]
.sym 107357 rvsoc.mem_rcode[3]
.sym 107359 rvsoc.data_wdata[10]
.sym 107363 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 107364 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 107365 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 107366 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 107367 $abc$63045$new_ys__n11140_
.sym 107368 $abc$63045$new_n4069_
.sym 107369 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 107370 $abc$63045$new_ys__n5044_
.sym 107371 $abc$63045$new_ys__n11140_
.sym 107372 $abc$63045$new_n4079_
.sym 107373 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 107374 $abc$63045$new_ys__n5041_
.sym 107375 $abc$63045$new_ys__n11140_
.sym 107376 $abc$63045$new_n4079_
.sym 107377 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 107378 $abc$63045$new_ys__n5047_
.sym 107379 $abc$63045$new_n3244_
.sym 107380 $abc$63045$new_ys__n746_
.sym 107383 $abc$63045$new_ys__n746_
.sym 107384 $abc$63045$new_ys__n5036_
.sym 107385 rvsoc.mem_rcode[5]
.sym 107386 $abc$63045$new_n3244_
.sym 107387 $abc$63045$new_ys__n11140_
.sym 107388 $abc$63045$new_n4069_
.sym 107389 $abc$63045$techmap$techmap\rvsoc.cpu0.$procmux$2512.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13774_Y
.sym 107390 $abc$63045$new_ys__n5038_
.sym 107391 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 107392 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 107393 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 107394 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 107395 $abc$63045$new_ys__n746_
.sym 107396 $abc$63045$new_ys__n12684_
.sym 107399 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 107400 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 107401 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 107402 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 107403 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 107404 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 107405 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 107406 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 107407 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 107408 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 107409 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 107410 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 107411 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[0]
.sym 107412 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[1]
.sym 107413 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[2]
.sym 107414 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:107$121_Y[3]
.sym 107415 rvsoc.data_adrs[2]
.sym 107416 rvsoc.data_adrs[3]
.sym 107423 rvsoc.mem_rcode[26]
.sym 107424 $abc$63045$new_ys__n3048_inv_
.sym 107425 $abc$63045$new_ys__n3053_inv_
.sym 107435 rvsoc.cpu0.mulhu_val[13]
.sym 107436 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[13]
.sym 107437 rvsoc.cpu0.E_op2[31]
.sym 107438 rvsoc.cpu0.E_op1[31]
.sym 107439 rvsoc.cpu0.D_insn_typ[10]
.sym 107440 rvsoc.cpu0.D_funct3[2]
.sym 107443 rvsoc.cpu0.F_insn_typ[11]
.sym 107447 rvsoc.cpu0.F_insn_typ[8]
.sym 107459 rvsoc.cpu0.E_mul_lolo[5]
.sym 107460 $abc$63045$new_n5083_
.sym 107461 $abc$63045$new_n5093_
.sym 107463 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[5]
.sym 107464 $abc$63045$new_ys__n7003_
.sym 107465 rvsoc.cpu0.E_op2[31]
.sym 107466 $abc$63045$new_n5093_
.sym 107467 $abc$63045$new_ys__n3297_inv_
.sym 107468 rvsoc.data_wdata[5]
.sym 107469 $abc$63045$new_ys__n2887_
.sym 107471 rvsoc.cpu0.mulhu_val[11]
.sym 107472 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[11]
.sym 107473 rvsoc.cpu0.E_op2[31]
.sym 107474 rvsoc.cpu0.E_op1[31]
.sym 107475 $abc$63045$new_n5235_
.sym 107476 $abc$63045$new_n5266_
.sym 107477 $abc$63045$new_n5262_
.sym 107478 $abc$63045$new_n5265_
.sym 107479 $abc$63045$new_ys__n3329_inv_
.sym 107480 rvsoc.data_wdata[21]
.sym 107481 $abc$63045$new_ys__n2887_
.sym 107483 $abc$63045$new_ys__n7003_
.sym 107484 $abc$63045$new_n5096_
.sym 107485 $abc$63045$new_ys__n3457_
.sym 107487 $abc$63045$new_n5263_
.sym 107488 $abc$63045$new_n5096_
.sym 107491 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[5]
.sym 107492 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[5]
.sym 107493 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 107495 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[3]
.sym 107496 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[3]
.sym 107497 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 107499 $abc$63045$new_n5349_
.sym 107500 $abc$63045$new_n5359_
.sym 107501 $abc$63045$new_n5356_
.sym 107502 $abc$63045$new_ys__n7626_inv_
.sym 107503 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[11]
.sym 107504 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[11]
.sym 107505 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 107507 $abc$63045$new_n5234_
.sym 107508 $abc$63045$new_n5267_
.sym 107509 rvsoc.data_wdata[5]
.sym 107510 $abc$63045$new_ys__n3454_
.sym 107511 $abc$63045$new_n5107_
.sym 107512 $abc$63045$new_n6081_
.sym 107513 $abc$63045$new_ys__n3457_
.sym 107514 $abc$63045$new_n5096_
.sym 107515 rvsoc.cpu0.mulhu_val[5]
.sym 107516 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[5]
.sym 107517 rvsoc.cpu0.E_op1[31]
.sym 107519 $abc$63045$new_n6094_
.sym 107520 $abc$63045$new_n5232_
.sym 107521 rvsoc.data_wdata[4]
.sym 107522 $abc$63045$new_ys__n3454_
.sym 107523 $abc$63045$new_n6078_
.sym 107524 $abc$63045$new_n5101_
.sym 107525 rvsoc.data_wdata[0]
.sym 107526 $abc$63045$new_ys__n3454_
.sym 107527 $abc$63045$new_ys__n7007_
.sym 107528 $abc$63045$new_n5096_
.sym 107529 $abc$63045$new_ys__n3457_
.sym 107531 $abc$63045$new_ys__n3457_
.sym 107532 rvsoc.cpu0.mulhu_val[4]
.sym 107533 $abc$63045$new_ys__n3449_
.sym 107534 rvsoc.data_wdata[4]
.sym 107535 $abc$63045$new_n5399_
.sym 107536 $abc$63045$new_n5409_
.sym 107537 $abc$63045$new_n5406_
.sym 107538 $abc$63045$new_ys__n7634_inv_
.sym 107539 $abc$63045$new_n5399_
.sym 107540 $abc$63045$new_n5409_
.sym 107541 $abc$63045$new_n5406_
.sym 107542 $abc$63045$new_ys__n7634_inv_
.sym 107543 $abc$63045$new_n6090_
.sym 107544 $abc$63045$new_n5200_
.sym 107545 rvsoc.data_wdata[3]
.sym 107546 $abc$63045$new_ys__n3454_
.sym 107547 $abc$63045$new_ys__n3457_
.sym 107548 rvsoc.cpu0.mulhu_val[2]
.sym 107549 $abc$63045$new_ys__n3449_
.sym 107550 rvsoc.data_wdata[2]
.sym 107551 $abc$63045$new_n5349_
.sym 107552 $abc$63045$new_n5359_
.sym 107553 $abc$63045$new_n5356_
.sym 107554 $abc$63045$new_ys__n7626_inv_
.sym 107555 $abc$63045$new_n6082_
.sym 107556 $abc$63045$new_n5136_
.sym 107557 rvsoc.data_wdata[1]
.sym 107558 $abc$63045$new_ys__n3454_
.sym 107559 $abc$63045$new_n5568_
.sym 107560 $abc$63045$new_n5576_
.sym 107561 $abc$63045$new_n5573_
.sym 107562 $abc$63045$new_ys__n7666_inv_
.sym 107563 $abc$63045$new_ys__n3457_
.sym 107564 rvsoc.cpu0.mulhu_val[5]
.sym 107565 $abc$63045$new_ys__n3449_
.sym 107566 rvsoc.data_wdata[5]
.sym 107567 $abc$63045$new_n5568_
.sym 107568 $abc$63045$new_n5576_
.sym 107569 $abc$63045$new_n5573_
.sym 107570 $abc$63045$new_ys__n7666_inv_
.sym 107571 $abc$63045$new_ys__n7027_
.sym 107572 $abc$63045$new_n5096_
.sym 107573 $abc$63045$new_ys__n3457_
.sym 107575 $abc$63045$new_ys__n7025_
.sym 107576 $abc$63045$new_n5096_
.sym 107577 $abc$63045$new_ys__n3457_
.sym 107579 $abc$63045$new_ys__n3457_
.sym 107580 rvsoc.cpu0.mulhu_val[3]
.sym 107581 $abc$63045$new_ys__n3449_
.sym 107582 rvsoc.data_wdata[3]
.sym 107583 rvsoc.data_wdata[29]
.sym 107584 $abc$63045$new_ys__n3454_
.sym 107587 $abc$63045$new_ys__n3457_
.sym 107588 rvsoc.cpu0.mulhu_val[0]
.sym 107589 $abc$63045$new_ys__n3449_
.sym 107590 rvsoc.data_wdata[0]
.sym 107591 rvsoc.cpu0.mulhu_val[18]
.sym 107592 $abc$63045$new_ys__n3457_
.sym 107593 $abc$63045$new_ys__n3454_
.sym 107595 $abc$63045$new_n5234_
.sym 107596 $abc$63045$new_n5267_
.sym 107597 rvsoc.data_wdata[5]
.sym 107598 $abc$63045$new_ys__n3454_
.sym 107599 $abc$63045$new_n6090_
.sym 107600 $abc$63045$new_n5200_
.sym 107601 rvsoc.data_wdata[3]
.sym 107602 $abc$63045$new_ys__n3454_
.sym 107603 rvsoc.data_wdata[27]
.sym 107604 $abc$63045$new_ys__n3454_
.sym 107607 $abc$63045$new_n5548_
.sym 107608 $abc$63045$new_n5556_
.sym 107609 $abc$63045$new_n5553_
.sym 107610 $abc$63045$new_n5555_
.sym 107611 $abc$63045$new_n5548_
.sym 107612 $abc$63045$new_n5556_
.sym 107613 $abc$63045$new_n5553_
.sym 107614 $abc$63045$new_n5555_
.sym 107615 $abc$63045$new_n6101_
.sym 107616 $abc$63045$new_n5299_
.sym 107617 rvsoc.data_wdata[6]
.sym 107618 $abc$63045$new_ys__n3454_
.sym 107619 $abc$63045$new_n6078_
.sym 107620 $abc$63045$new_n5101_
.sym 107621 rvsoc.data_wdata[0]
.sym 107622 $abc$63045$new_ys__n3454_
.sym 107623 $abc$63045$new_ys__n11265_
.sym 107624 $abc$63045$new_ys__n7980_inv_
.sym 107625 $abc$63045$new_n5096_
.sym 107626 $abc$63045$new_n5093_
.sym 107627 $abc$63045$new_n5093_
.sym 107628 $abc$63045$new_ys__n11273_
.sym 107629 $abc$63045$new_n5561_
.sym 107630 $abc$63045$new_n5096_
.sym 107631 $abc$63045$new_ys__n7018_
.sym 107632 $abc$63045$new_n5096_
.sym 107633 $abc$63045$new_ys__n3457_
.sym 107635 $abc$63045$new_n5093_
.sym 107636 $abc$63045$new_ys__n11270_
.sym 107637 $abc$63045$new_n5531_
.sym 107638 $abc$63045$new_n5096_
.sym 107639 $abc$63045$new_n6119_
.sym 107640 $abc$63045$new_n5484_
.sym 107641 $abc$63045$new_n5481_
.sym 107642 $abc$63045$new_ys__n7648_inv_
.sym 107643 $abc$63045$new_n6119_
.sym 107644 $abc$63045$new_n5484_
.sym 107645 $abc$63045$new_n5481_
.sym 107646 $abc$63045$new_ys__n7648_inv_
.sym 107647 $abc$63045$new_ys__n7023_
.sym 107648 $abc$63045$new_n5096_
.sym 107649 $abc$63045$new_ys__n3457_
.sym 107651 $abc$63045$new_ys__n11264_
.sym 107652 $abc$63045$new_ys__n7979_inv_
.sym 107653 $abc$63045$new_n5096_
.sym 107654 $abc$63045$new_n5093_
.sym 107655 $abc$63045$new_n5558_
.sym 107656 $abc$63045$new_n5566_
.sym 107657 $abc$63045$new_n5563_
.sym 107658 $abc$63045$new_ys__n7664_inv_
.sym 107659 $abc$63045$new_n5558_
.sym 107660 $abc$63045$new_n5566_
.sym 107661 $abc$63045$new_n5563_
.sym 107662 $abc$63045$new_ys__n7664_inv_
.sym 107663 $abc$63045$new_ys__n7026_
.sym 107664 $abc$63045$new_n5096_
.sym 107665 $abc$63045$new_ys__n3457_
.sym 107667 $abc$63045$new_n5528_
.sym 107668 $abc$63045$new_n5536_
.sym 107669 $abc$63045$new_n5533_
.sym 107670 $abc$63045$new_ys__n7658_inv_
.sym 107671 $abc$63045$new_n5441_
.sym 107672 rvsoc.data_wdata[24]
.sym 107673 $abc$63045$new_n6131_
.sym 107674 $abc$63045$new_n5526_
.sym 107675 $abc$63045$auto$rtlil.cc:1819:NotGate$62215
.sym 107676 rvsoc.resetn
.sym 107679 $abc$63045$new_n5441_
.sym 107680 rvsoc.data_wdata[26]
.sym 107681 $abc$63045$new_n6136_
.sym 107682 $abc$63045$new_n5546_
.sym 107683 $abc$63045$new_n5528_
.sym 107684 $abc$63045$new_n5536_
.sym 107685 $abc$63045$new_n5533_
.sym 107686 $abc$63045$new_ys__n7658_inv_
.sym 107687 rvsoc.cpu0.F_insn[17]
.sym 107688 $abc$63045$new_ys__n3043_inv_
.sym 107689 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 107691 $abc$63045$auto$opt_expr.cc:145:group_cell_inputs$4202
.sym 107695 rvsoc.cpu0.mulhu_val[26]
.sym 107696 $abc$63045$new_ys__n3457_
.sym 107697 $abc$63045$new_ys__n3454_
.sym 107699 rvsoc.cpu0.F_insn[15]
.sym 107700 $abc$63045$new_ys__n3041_inv_
.sym 107701 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 107703 rvsoc.cpu0.F_insn_typ[1]
.sym 107707 rvsoc.cpu0.F_insn[8]
.sym 107711 rvsoc.cpu0.F_insn[18]
.sym 107712 $abc$63045$new_ys__n3044_inv_
.sym 107713 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 107715 rvsoc.cpu0.mulhu_val[24]
.sym 107716 $abc$63045$new_ys__n3457_
.sym 107717 $abc$63045$new_ys__n3454_
.sym 107719 $abc$63045$new_n6122_
.sym 107720 $abc$63045$new_n5495_
.sym 107721 $abc$63045$new_n5492_
.sym 107722 $abc$63045$new_ys__n7650_inv_
.sym 107723 $abc$63045$new_n5441_
.sym 107724 rvsoc.data_wdata[22]
.sym 107725 $abc$63045$new_n6126_
.sym 107726 $abc$63045$new_n5505_
.sym 107727 rvsoc.cpu0.cpu_rs2[3]
.sym 107728 rvsoc.data_wdata[3]
.sym 107729 $abc$63045$new_ys__n2888_
.sym 107730 $abc$63045$new_n3685_
.sym 107731 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[6]
.sym 107732 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[6]
.sym 107733 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 107735 $abc$63045$new_ys__n7019_
.sym 107736 $abc$63045$new_n5096_
.sym 107737 $abc$63045$new_ys__n3457_
.sym 107739 $abc$63045$new_n5441_
.sym 107740 rvsoc.data_wdata[24]
.sym 107741 $abc$63045$new_n6131_
.sym 107742 $abc$63045$new_n5526_
.sym 107743 $abc$63045$new_n6122_
.sym 107744 $abc$63045$new_n5495_
.sym 107745 $abc$63045$new_n5492_
.sym 107746 $abc$63045$new_ys__n7650_inv_
.sym 107747 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[5]
.sym 107748 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[5]
.sym 107749 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 107751 rvsoc.cpu0.F_insn[23]
.sym 107755 rvsoc.cpu0.mulhu_val[17]
.sym 107756 $abc$63045$new_ys__n3457_
.sym 107757 $abc$63045$new_ys__n3454_
.sym 107759 rvsoc.cpu0.F_insn_typ[9]
.sym 107763 rvsoc.cpu0.D_insn_typ[10]
.sym 107764 rvsoc.cpu0.D_insn_typ[11]
.sym 107765 rvsoc.cpu0.D_insn_typ[9]
.sym 107767 $abc$63045$new_ys__n3454_
.sym 107768 $abc$63045$new_ys__n3449_
.sym 107771 rvsoc.cpu0.mulhu_val[22]
.sym 107772 $abc$63045$new_ys__n3457_
.sym 107773 $abc$63045$new_ys__n3454_
.sym 107775 rvsoc.cpu0.F_insn[15]
.sym 107779 rvsoc.cpu0.F_insn[29]
.sym 107783 $abc$63045$new_n5441_
.sym 107784 rvsoc.data_wdata[22]
.sym 107785 $abc$63045$new_n6126_
.sym 107786 $abc$63045$new_n5505_
.sym 107787 rvsoc.cpu0.F_insn[12]
.sym 107791 rvsoc.cpu0.F_insn[22]
.sym 107795 $abc$63045$new_n5441_
.sym 107796 rvsoc.data_wdata[26]
.sym 107797 $abc$63045$new_n6136_
.sym 107798 $abc$63045$new_n5546_
.sym 107799 $abc$63045$new_n5441_
.sym 107800 rvsoc.data_wdata[18]
.sym 107801 $abc$63045$new_n6113_
.sym 107802 $abc$63045$new_n5462_
.sym 107803 rvsoc.cpu0.F_insn[17]
.sym 107807 rvsoc.cpu0.F_insn[21]
.sym 107811 $abc$63045$new_n5441_
.sym 107812 rvsoc.data_wdata[17]
.sym 107813 $abc$63045$new_n6109_
.sym 107814 $abc$63045$new_n5452_
.sym 107815 rvsoc.cpu0.cpu_rs1[13]
.sym 107816 rvsoc.data_wdata[13]
.sym 107817 $abc$63045$new_ys__n2889_
.sym 107819 rvsoc.cpu0.cpu_rs1[3]
.sym 107820 rvsoc.data_wdata[3]
.sym 107821 $abc$63045$new_ys__n2889_
.sym 107823 rvsoc.cpu0.cpu_rs1[6]
.sym 107824 rvsoc.data_wdata[6]
.sym 107825 $abc$63045$new_ys__n2889_
.sym 107827 rvsoc.cpu0.cpu_rs2[18]
.sym 107828 rvsoc.data_wdata[18]
.sym 107829 $abc$63045$new_ys__n2888_
.sym 107830 $abc$63045$new_n3685_
.sym 107831 rvsoc.cpu0.cpu_rs1[23]
.sym 107832 rvsoc.data_wdata[23]
.sym 107833 $abc$63045$new_ys__n2889_
.sym 107835 rvsoc.cpu0.cpu_rs1[0]
.sym 107836 rvsoc.data_wdata[0]
.sym 107837 $abc$63045$new_ys__n2889_
.sym 107839 rvsoc.cpu0.cpu_rs2[26]
.sym 107840 rvsoc.data_wdata[26]
.sym 107841 $abc$63045$new_ys__n2888_
.sym 107842 $abc$63045$new_n3685_
.sym 107843 rvsoc.cpu0.cpu_rs1[7]
.sym 107844 rvsoc.data_wdata[7]
.sym 107845 $abc$63045$new_ys__n2889_
.sym 107847 $abc$63045$new_n3723_
.sym 107848 $abc$63045$new_n3709_
.sym 107851 $abc$63045$new_n3731_
.sym 107852 $abc$63045$new_n3709_
.sym 107855 rvsoc.cpu0.cpu_rs2[27]
.sym 107856 rvsoc.data_wdata[27]
.sym 107857 $abc$63045$new_ys__n2888_
.sym 107858 $abc$63045$new_n3685_
.sym 107859 rvsoc.cpu0.F_insn[22]
.sym 107860 rvsoc.cpu0.F_insn_typ[2]
.sym 107861 $abc$63045$new_n3689_
.sym 107863 $abc$63045$new_n3741_
.sym 107864 $abc$63045$new_n3709_
.sym 107867 rvsoc.cpu0.cpu_rs2[22]
.sym 107868 rvsoc.data_wdata[22]
.sym 107869 $abc$63045$new_ys__n2888_
.sym 107870 $abc$63045$new_n3685_
.sym 107871 rvsoc.cpu0.F_insn[23]
.sym 107872 rvsoc.cpu0.F_insn_typ[2]
.sym 107873 $abc$63045$new_n3691_
.sym 107875 rvsoc.cpu0.F_actv_pc[1]
.sym 107879 rvsoc.cpu0.D_op2[6]
.sym 107883 rvsoc.cpu0.D_op2[1]
.sym 107887 rvsoc.cpu0.cpu_rs1[5]
.sym 107888 rvsoc.data_wdata[5]
.sym 107889 $abc$63045$new_ys__n2889_
.sym 107891 rvsoc.cpu0.cpu_rs1[1]
.sym 107892 rvsoc.data_wdata[1]
.sym 107893 $abc$63045$new_ys__n2889_
.sym 107895 rvsoc.cpu0.cpu_rs1[15]
.sym 107896 rvsoc.data_wdata[15]
.sym 107897 $abc$63045$new_ys__n2889_
.sym 107899 rvsoc.cpu0.D_op2[2]
.sym 107903 rvsoc.cpu0.cpu_rs1[2]
.sym 107904 rvsoc.data_wdata[2]
.sym 107905 $abc$63045$new_ys__n2889_
.sym 107907 rvsoc.cpu0.cpu_rs1[4]
.sym 107908 rvsoc.data_wdata[4]
.sym 107909 $abc$63045$new_ys__n2889_
.sym 107911 rvsoc.cpu0.D_op2[13]
.sym 107915 rvsoc.cpu0.cpu_rs1[22]
.sym 107916 rvsoc.data_wdata[22]
.sym 107917 $abc$63045$new_ys__n2889_
.sym 107919 rvsoc.cpu0.cpu_rs1[28]
.sym 107920 rvsoc.data_wdata[28]
.sym 107921 $abc$63045$new_ys__n2889_
.sym 107923 rvsoc.cpu0.cpu_rs1[27]
.sym 107924 rvsoc.data_wdata[27]
.sym 107925 $abc$63045$new_ys__n2889_
.sym 107927 rvsoc.cpu0.cpu_rs1[8]
.sym 107928 rvsoc.data_wdata[8]
.sym 107929 $abc$63045$new_ys__n2889_
.sym 107931 rvsoc.cpu0.cpu_rs1[9]
.sym 107932 rvsoc.data_wdata[9]
.sym 107933 $abc$63045$new_ys__n2889_
.sym 107935 rvsoc.cpu0.cpu_rs1[10]
.sym 107936 rvsoc.data_wdata[10]
.sym 107937 $abc$63045$new_ys__n2889_
.sym 107939 rvsoc.cpu0.cpu_rs1[21]
.sym 107940 rvsoc.data_wdata[21]
.sym 107941 $abc$63045$new_ys__n2889_
.sym 107943 rvsoc.cpu0.D_op2[16]
.sym 107947 rvsoc.cpu0.D_op2[5]
.sym 107948 $abc$63045$new_ys__n12879_
.sym 107949 $abc$63045$new_n4155_
.sym 107950 $abc$63045$new_ys__n1274_
.sym 107955 $abc$63045$new_n4214_
.sym 107956 $abc$63045$new_n5969_
.sym 107957 rvsoc.cpu0.D_op2[5]
.sym 107958 $abc$63045$new_n4155_
.sym 107967 rvsoc.cpu0.D_op2[20]
.sym 107971 $abc$63045$new_ys__n12941_inv_
.sym 107972 rvsoc.cpu0.D_op2[3]
.sym 107973 $abc$63045$new_ys__n12909_inv_
.sym 107974 rvsoc.cpu0.D_op2[4]
.sym 107975 $abc$63045$new_ys__n3825_
.sym 107976 $abc$63045$new_ys__n12963_inv_
.sym 107977 rvsoc.cpu0.D_op2[3]
.sym 107979 rvsoc.cpu0.D_op2[31]
.sym 107983 rvsoc.cpu0.D_op2[26]
.sym 107987 $abc$63045$new_ys__n12963_inv_
.sym 107988 $abc$63045$new_ys__n12955_inv_
.sym 107989 rvsoc.cpu0.D_op2[3]
.sym 107991 $abc$63045$new_n4379_
.sym 107992 $abc$63045$new_ys__n12909_inv_
.sym 107993 $abc$63045$new_n4584_
.sym 107995 $PACKER_GND_NET
.sym 107999 rvsoc.cpu0.D_op2[5]
.sym 108000 $abc$63045$new_ys__n12881_
.sym 108001 $abc$63045$new_n4155_
.sym 108002 $abc$63045$new_ys__n1274_
.sym 108003 $abc$63045$new_ys__n12941_inv_
.sym 108004 $abc$63045$new_ys__n12955_inv_
.sym 108005 rvsoc.cpu0.D_op2[4]
.sym 108006 rvsoc.cpu0.D_op2[3]
.sym 108007 rvsoc.cpu0.D_op2[14]
.sym 108008 $abc$63045$new_ys__n1271_
.sym 108009 rvsoc.cpu0.D_op1[14]
.sym 108010 $abc$63045$new_n4547_
.sym 108011 rvsoc.cpu0.add_op12[26]
.sym 108015 $abc$63045$new_ys__n1275_
.sym 108016 $abc$63045$new_ys__n1272_
.sym 108017 rvsoc.cpu0.D_op1[25]
.sym 108018 rvsoc.cpu0.D_op2[25]
.sym 108019 $abc$63045$new_ys__n1275_
.sym 108020 $abc$63045$new_ys__n1272_
.sym 108021 rvsoc.cpu0.D_op1[14]
.sym 108022 rvsoc.cpu0.D_op2[14]
.sym 108023 $abc$63045$new_n4379_
.sym 108024 $abc$63045$new_ys__n3825_
.sym 108025 $abc$63045$new_ys__n1274_
.sym 108027 $abc$63045$new_ys__n12925_
.sym 108028 rvsoc.cpu0.D_op2[4]
.sym 108031 $abc$63045$new_n4421_
.sym 108032 $abc$63045$new_n4423_
.sym 108033 rvsoc.cpu0.D_op2[5]
.sym 108034 $abc$63045$new_n4155_
.sym 108035 rvsoc.cpu0.E_add12[26]
.sym 108036 rvsoc.cpu0.E_op1[26]
.sym 108037 rvsoc.cpu0.E_op1[31]
.sym 108039 $abc$63045$new_ys__n12841_inv_
.sym 108040 rvsoc.cpu0.D_op2[1]
.sym 108043 rvsoc.cpu0.D_op1[1]
.sym 108044 rvsoc.cpu0.D_op1[0]
.sym 108045 rvsoc.cpu0.D_op2[0]
.sym 108047 rvsoc.cpu0.D_op1[3]
.sym 108048 rvsoc.cpu0.D_op1[2]
.sym 108049 rvsoc.cpu0.D_op2[0]
.sym 108051 $abc$63045$new_ys__n12845_inv_
.sym 108052 $abc$63045$new_ys__n12843_inv_
.sym 108053 rvsoc.cpu0.D_op2[1]
.sym 108055 $abc$63045$new_ys__n12817_inv_
.sym 108056 $abc$63045$new_ys__n12813_inv_
.sym 108057 rvsoc.cpu0.D_op2[2]
.sym 108059 rvsoc.cpu0.D_op1[11]
.sym 108060 rvsoc.cpu0.D_op2[11]
.sym 108061 $abc$63045$new_ys__n11622_inv_
.sym 108062 rvsoc.cpu0.D_funct3[1]
.sym 108063 $abc$63045$new_ys__n12843_inv_
.sym 108064 $abc$63045$new_ys__n12841_inv_
.sym 108065 rvsoc.cpu0.D_op2[1]
.sym 108067 $abc$63045$new_ys__n12813_inv_
.sym 108068 $abc$63045$new_ys__n12809_
.sym 108069 rvsoc.cpu0.D_op2[2]
.sym 108071 $abc$63045$new_ys__n12823_inv_
.sym 108072 $abc$63045$new_ys__n12819_inv_
.sym 108073 rvsoc.cpu0.D_op2[2]
.sym 108075 $abc$63045$new_ys__n12825_inv_
.sym 108076 $abc$63045$new_ys__n12821_inv_
.sym 108077 rvsoc.cpu0.D_op2[2]
.sym 108079 rvsoc.cpu0.D_op2[2]
.sym 108080 $abc$63045$new_ys__n12811_
.sym 108083 $abc$63045$new_ys__n12815_inv_
.sym 108084 $abc$63045$new_ys__n12811_
.sym 108085 rvsoc.cpu0.D_op2[2]
.sym 108087 $abc$63045$new_ys__n12787_inv_
.sym 108088 $abc$63045$new_ys__n12779_
.sym 108089 rvsoc.cpu0.D_op2[4]
.sym 108090 rvsoc.cpu0.D_op2[3]
.sym 108091 $abc$63045$new_ys__n12819_inv_
.sym 108092 $abc$63045$new_ys__n12815_inv_
.sym 108093 rvsoc.cpu0.D_op2[2]
.sym 108095 $abc$63045$new_ys__n12821_inv_
.sym 108096 $abc$63045$new_ys__n12817_inv_
.sym 108097 rvsoc.cpu0.D_op2[2]
.sym 108099 $abc$63045$new_n4379_
.sym 108100 $abc$63045$new_ys__n12929_
.sym 108101 $abc$63045$new_n4584_
.sym 108103 $abc$63045$new_ys__n12827_inv_
.sym 108104 $abc$63045$new_ys__n12823_inv_
.sym 108105 rvsoc.cpu0.D_op2[2]
.sym 108107 rvsoc.cpu0.D_op1[15]
.sym 108108 rvsoc.cpu0.D_op1[14]
.sym 108109 rvsoc.cpu0.D_op2[0]
.sym 108111 $abc$63045$new_ys__n12807_inv_
.sym 108112 $abc$63045$new_ys__n12799_inv_
.sym 108113 rvsoc.cpu0.D_op2[3]
.sym 108114 $abc$63045$new_n4162_
.sym 108115 $abc$63045$new_ys__n12859_inv_
.sym 108116 $abc$63045$new_ys__n12857_inv_
.sym 108117 rvsoc.cpu0.D_op2[1]
.sym 108119 rvsoc.cpu0.D_op1[17]
.sym 108120 rvsoc.cpu0.D_op1[16]
.sym 108121 rvsoc.cpu0.D_op2[0]
.sym 108123 $abc$63045$new_ys__n12857_inv_
.sym 108124 $abc$63045$new_ys__n12855_inv_
.sym 108125 rvsoc.cpu0.D_op2[1]
.sym 108127 rvsoc.cpu0.D_op1[19]
.sym 108128 rvsoc.cpu0.D_op1[18]
.sym 108129 rvsoc.cpu0.D_op2[0]
.sym 108131 $abc$63045$new_ys__n12855_inv_
.sym 108132 $abc$63045$new_ys__n12853_inv_
.sym 108133 rvsoc.cpu0.D_op2[1]
.sym 108135 $abc$63045$new_ys__n12829_inv_
.sym 108136 $abc$63045$new_ys__n12825_inv_
.sym 108137 rvsoc.cpu0.D_op2[2]
.sym 108139 $abc$63045$new_ys__n12867_inv_
.sym 108140 $abc$63045$new_ys__n12865_inv_
.sym 108141 rvsoc.cpu0.D_op2[1]
.sym 108143 $abc$63045$new_n4278_
.sym 108144 $abc$63045$new_n4914_
.sym 108145 $abc$63045$new_ys__n12835_inv_
.sym 108146 rvsoc.cpu0.D_op2[2]
.sym 108147 $abc$63045$new_ys__n12833_inv_
.sym 108148 $abc$63045$new_ys__n12829_inv_
.sym 108149 rvsoc.cpu0.D_op2[2]
.sym 108151 $abc$63045$new_ys__n12861_inv_
.sym 108152 $abc$63045$new_ys__n12859_inv_
.sym 108153 rvsoc.cpu0.D_op2[1]
.sym 108155 rvsoc.cpu0.D_op1[30]
.sym 108156 rvsoc.cpu0.D_op2[0]
.sym 108157 $abc$63045$new_ys__n12869_inv_
.sym 108158 rvsoc.cpu0.D_op2[1]
.sym 108159 rvsoc.cpu0.D_op1[27]
.sym 108160 rvsoc.cpu0.D_op1[26]
.sym 108161 rvsoc.cpu0.D_op2[0]
.sym 108163 p40
.sym 108164 rvsoc.gpio0.data[2]
.sym 108165 $abc$63045$new_ys__n2231_inv_
.sym 108166 rvsoc.gpio0.dir[2]
.sym 108171 $abc$63045$new_ys__n12869_inv_
.sym 108172 $abc$63045$new_ys__n12867_inv_
.sym 108173 rvsoc.cpu0.D_op2[1]
.sym 108179 $abc$63045$new_ys__n2256_
.sym 108180 rvsoc.data_wdata[2]
.sym 108181 rvsoc.gpio0.dir[2]
.sym 108187 rvsoc.data_wdata[2]
.sym 108195 $abc$63045$new_ys__n12837_inv_
.sym 108196 $abc$63045$new_ys__n12833_inv_
.sym 108197 rvsoc.cpu0.D_op2[2]
.sym 108211 rvsoc.spi0.status[0]
.sym 108212 rvsoc.spi0.clkcount[0]
.sym 108213 rvsoc.spi0.clkcount[1]
.sym 108218 $PACKER_GND_NET
.sym 108223 rvsoc.data_adrs[2]
.sym 108224 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 108225 $abc$63045$new_ys__n5954_
.sym 108231 $abc$63045$new_n3149_
.sym 108232 rvsoc.gpio0.data[7]
.sym 108233 $abc$63045$new_n5934_
.sym 108243 p15
.sym 108244 $abc$63045$new_n4952_
.sym 108245 rvsoc.spi0.tx_prevclk
.sym 108263 rvsoc.mem_vdata[1][9]
.sym 108264 rvsoc.mem_vdata[3][9]
.sym 108265 rvsoc.data_adrs[29]
.sym 108266 rvsoc.data_adrs[28]
.sym 108267 $PACKER_GND_NET
.sym 108275 $PACKER_GND_NET
.sym 108279 $PACKER_GND_NET
.sym 108283 rvsoc.mem_vdata[1][9]
.sym 108284 rvsoc.mem_vdata[3][9]
.sym 108285 rvsoc.code_adrs[29]
.sym 108286 rvsoc.code_adrs[28]
.sym 108287 $abc$63045$new_ys__n5954_
.sym 108288 $abc$63045$new_ys__n2556_inv_
.sym 108289 $abc$63045$new_n3120_
.sym 108290 $abc$63045$new_ys__n12674_
.sym 108291 $abc$63045$new_ys__n2231_inv_
.sym 108292 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$58685
.sym 108295 rvsoc.data_wdata[13]
.sym 108302 $PACKER_GND_NET
.sym 108303 rvsoc.mem_rcode[6]
.sym 108304 rvsoc.mem_rcode[4]
.sym 108305 rvsoc.mem_rcode[3]
.sym 108310 $PACKER_GND_NET
.sym 108311 rvsoc.mem_rcode[3]
.sym 108312 rvsoc.mem_rcode[4]
.sym 108313 rvsoc.mem_rcode[6]
.sym 108314 rvsoc.mem_rcode[5]
.sym 108315 rvsoc.mem_vdata[0][9]
.sym 108316 rvsoc.mem_vdata[2][9]
.sym 108317 rvsoc.data_adrs[28]
.sym 108318 rvsoc.data_adrs[29]
.sym 108319 $abc$63045$new_n5130_
.sym 108320 $abc$63045$new_n5129_
.sym 108321 $abc$63045$new_n3120_
.sym 108323 rvsoc.uart0.status[13]
.sym 108324 rvsoc.uart0.cfg[13]
.sym 108325 rvsoc.data_adrs[3]
.sym 108326 rvsoc.data_adrs[2]
.sym 108327 rvsoc.mem_vdata[1][1]
.sym 108328 rvsoc.mem_vdata[3][1]
.sym 108329 rvsoc.data_adrs[29]
.sym 108330 rvsoc.data_adrs[28]
.sym 108331 rvsoc.mem_rcode[26]
.sym 108332 $abc$63045$new_ys__n3047_inv_
.sym 108333 $abc$63045$new_ys__n3055_inv_
.sym 108335 $abc$63045$new_ys__n746_
.sym 108336 $abc$63045$new_ys__n5034_
.sym 108337 rvsoc.mem_rcode[5]
.sym 108338 $abc$63045$new_n3244_
.sym 108339 rvsoc.mem_vdata[4][9]
.sym 108340 rvsoc.mem_vdata[5][9]
.sym 108341 rvsoc.code_adrs[29]
.sym 108342 rvsoc.code_adrs[28]
.sym 108343 $abc$63045$new_ys__n12684_
.sym 108344 $abc$63045$new_ys__n746_
.sym 108347 $abc$63045$new_n4103_
.sym 108348 $abc$63045$new_n4104_
.sym 108349 $abc$63045$new_n4102_
.sym 108350 rvsoc.code_adrs[30]
.sym 108351 rvsoc.mem_vdata[0][9]
.sym 108352 rvsoc.mem_vdata[2][9]
.sym 108353 rvsoc.code_adrs[28]
.sym 108354 rvsoc.code_adrs[29]
.sym 108359 rvsoc.code_adrs[31]
.sym 108360 $abc$63045$new_n4101_
.sym 108361 $abc$63045$new_ys__n4261_
.sym 108362 rvsoc.mem_vdata[15][9]
.sym 108363 rvsoc.uart0.status[7]
.sym 108364 rvsoc.uart0.cfg[7]
.sym 108365 rvsoc.data_adrs[2]
.sym 108366 rvsoc.data_adrs[3]
.sym 108367 $abc$63045$new_ys__n2208_
.sym 108368 rvsoc.uart0.status[0]
.sym 108375 $abc$63045$new_ys__n2256_
.sym 108376 $abc$63045$new_ys__n2231_inv_
.sym 108377 rvsoc.resetn
.sym 108383 rvsoc.mem_rcode[26]
.sym 108387 $abc$63045$new_ys__n2556_inv_
.sym 108388 $abc$63045$new_n4955_
.sym 108389 $abc$63045$new_ys__n2405_inv_
.sym 108390 $abc$63045$new_ys__n11772_
.sym 108392 rvsoc.cpu0.mulhu_val[0]
.sym 108393 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[0]
.sym 108394 $PACKER_VCC_NET
.sym 108407 rvsoc.cpu0.F_insn[9]
.sym 108423 $abc$63045$new_n5270_
.sym 108424 $abc$63045$new_n6100_
.sym 108425 $abc$63045$new_ys__n3457_
.sym 108426 $abc$63045$new_n5096_
.sym 108427 $abc$63045$new_n5055_
.sym 108428 $abc$63045$new_n6077_
.sym 108429 $abc$63045$new_ys__n3457_
.sym 108430 $abc$63045$new_n5096_
.sym 108431 $abc$63045$new_ys__n3291_inv_
.sym 108432 rvsoc.data_wdata[2]
.sym 108433 $abc$63045$new_ys__n2887_
.sym 108435 $abc$63045$new_n5455_
.sym 108436 $abc$63045$new_n5096_
.sym 108437 $abc$63045$new_n6112_
.sym 108439 $abc$63045$new_n5498_
.sym 108440 $abc$63045$new_n5096_
.sym 108441 $abc$63045$new_n6125_
.sym 108443 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[2]
.sym 108444 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[2]
.sym 108445 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 108447 $abc$63045$new_n5095_
.sym 108448 $abc$63045$new_n5096_
.sym 108449 $abc$63045$new_n6076_
.sym 108451 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[0]
.sym 108452 $abc$63045$new_ys__n6998_inv_
.sym 108453 $abc$63045$new_n5096_
.sym 108454 rvsoc.cpu0.E_op2[31]
.sym 108455 $abc$63045$new_n6108_
.sym 108456 $abc$63045$new_n5096_
.sym 108457 $abc$63045$new_n6107_
.sym 108459 $abc$63045$new_n5095_
.sym 108460 $abc$63045$new_n6124_
.sym 108461 $abc$63045$new_ys__n3457_
.sym 108462 $abc$63045$new_n5096_
.sym 108463 $abc$63045$new_n5095_
.sym 108464 $abc$63045$new_n6106_
.sym 108465 $abc$63045$new_ys__n3457_
.sym 108466 $abc$63045$new_n5096_
.sym 108467 $abc$63045$new_n5095_
.sym 108468 $abc$63045$new_n6111_
.sym 108469 $abc$63045$new_ys__n3457_
.sym 108470 $abc$63045$new_n5096_
.sym 108471 $abc$63045$new_n5095_
.sym 108472 $abc$63045$new_n5096_
.sym 108473 $abc$63045$new_n6084_
.sym 108475 $abc$63045$new_n5139_
.sym 108476 $abc$63045$new_n6085_
.sym 108477 $abc$63045$new_ys__n3457_
.sym 108478 $abc$63045$new_n5096_
.sym 108479 $abc$63045$new_n5095_
.sym 108480 $abc$63045$new_n5096_
.sym 108481 $abc$63045$new_n6080_
.sym 108483 p41
.sym 108484 rvsoc.gpio0.data[1]
.sym 108485 $abc$63045$new_ys__n2231_inv_
.sym 108486 rvsoc.gpio0.dir[1]
.sym 108487 $abc$63045$new_n6094_
.sym 108488 $abc$63045$new_n5232_
.sym 108489 rvsoc.data_wdata[4]
.sym 108490 $abc$63045$new_ys__n3454_
.sym 108491 $abc$63045$new_n5332_
.sym 108492 $abc$63045$new_n5347_
.sym 108493 rvsoc.data_wdata[8]
.sym 108494 $abc$63045$new_ys__n3454_
.sym 108495 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[14]
.sym 108496 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[14]
.sym 108497 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 108499 $abc$63045$new_n6086_
.sym 108500 $abc$63045$new_n5168_
.sym 108501 rvsoc.data_wdata[2]
.sym 108502 $abc$63045$new_ys__n3454_
.sym 108503 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[13]
.sym 108504 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[13]
.sym 108505 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 108507 $abc$63045$new_n5171_
.sym 108508 $abc$63045$new_n6089_
.sym 108509 $abc$63045$new_ys__n3457_
.sym 108510 $abc$63045$new_n5096_
.sym 108511 $abc$63045$new_n6086_
.sym 108512 $abc$63045$new_n5168_
.sym 108513 rvsoc.data_wdata[2]
.sym 108514 $abc$63045$new_ys__n3454_
.sym 108515 $abc$63045$new_n5412_
.sym 108516 $abc$63045$new_n5420_
.sym 108517 rvsoc.data_wdata[14]
.sym 108518 $abc$63045$new_ys__n3454_
.sym 108519 $abc$63045$new_ys__n3457_
.sym 108520 rvsoc.cpu0.mulhu_val[10]
.sym 108521 $abc$63045$new_ys__n3449_
.sym 108522 rvsoc.data_wdata[10]
.sym 108523 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[8]
.sym 108524 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[8]
.sym 108525 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 108527 $abc$63045$new_ys__n3319_inv_
.sym 108528 rvsoc.data_wdata[16]
.sym 108529 $abc$63045$new_ys__n2887_
.sym 108531 $abc$63045$new_ys__n3331_inv_
.sym 108532 rvsoc.data_wdata[22]
.sym 108533 $abc$63045$new_ys__n2887_
.sym 108535 $abc$63045$new_n5412_
.sym 108536 $abc$63045$new_n5420_
.sym 108537 rvsoc.data_wdata[14]
.sym 108538 $abc$63045$new_ys__n3454_
.sym 108539 $abc$63045$new_ys__n3457_
.sym 108540 rvsoc.cpu0.mulhu_val[8]
.sym 108541 $abc$63045$new_ys__n3449_
.sym 108542 rvsoc.data_wdata[8]
.sym 108543 $abc$63045$auto$memory_bram.cc:921:replace_cell$3945[10]
.sym 108544 $abc$63045$auto$memory_bram.cc:833:replace_cell$3942[10]
.sym 108545 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 108547 $abc$63045$new_ys__n3457_
.sym 108548 rvsoc.cpu0.mulhu_val[14]
.sym 108549 $abc$63045$new_ys__n3449_
.sym 108550 rvsoc.data_wdata[14]
.sym 108551 $abc$63045$new_n5361_
.sym 108552 $abc$63045$new_n5371_
.sym 108553 rvsoc.data_wdata[10]
.sym 108554 $abc$63045$new_ys__n3454_
.sym 108555 $abc$63045$new_n5422_
.sym 108556 $abc$63045$new_n5430_
.sym 108557 rvsoc.data_wdata[15]
.sym 108558 $abc$63045$new_ys__n3454_
.sym 108559 $abc$63045$new_n5361_
.sym 108560 $abc$63045$new_n5371_
.sym 108561 rvsoc.data_wdata[10]
.sym 108562 $abc$63045$new_ys__n3454_
.sym 108563 $abc$63045$new_n5422_
.sym 108564 $abc$63045$new_n5430_
.sym 108565 rvsoc.data_wdata[15]
.sym 108566 $abc$63045$new_ys__n3454_
.sym 108567 $abc$63045$new_n5301_
.sym 108568 $abc$63045$new_n5330_
.sym 108569 rvsoc.data_wdata[7]
.sym 108570 $abc$63045$new_ys__n3454_
.sym 108571 $abc$63045$new_n5332_
.sym 108572 $abc$63045$new_n5347_
.sym 108573 rvsoc.data_wdata[8]
.sym 108574 $abc$63045$new_ys__n3454_
.sym 108575 $abc$63045$new_n5301_
.sym 108576 $abc$63045$new_n5330_
.sym 108577 rvsoc.data_wdata[7]
.sym 108578 $abc$63045$new_ys__n3454_
.sym 108579 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[11]
.sym 108580 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[11]
.sym 108581 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 108583 rvsoc.cpu0.cpu_rs2[4]
.sym 108584 rvsoc.data_wdata[4]
.sym 108585 $abc$63045$new_ys__n2888_
.sym 108586 $abc$63045$new_n3685_
.sym 108587 $abc$63045$new_ys__n3457_
.sym 108588 rvsoc.cpu0.mulhu_val[7]
.sym 108589 $abc$63045$new_ys__n3449_
.sym 108590 rvsoc.data_wdata[7]
.sym 108595 $abc$63045$new_ys__n3457_
.sym 108596 rvsoc.cpu0.mulhu_val[15]
.sym 108597 $abc$63045$new_ys__n3449_
.sym 108598 rvsoc.data_wdata[15]
.sym 108599 rvsoc.cpu0.cpu_rs2[7]
.sym 108600 rvsoc.data_wdata[7]
.sym 108601 $abc$63045$new_ys__n2888_
.sym 108602 $abc$63045$new_n3685_
.sym 108603 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[4]
.sym 108604 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[4]
.sym 108605 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 108607 rvsoc.cpu0.F_insn_typ[14]
.sym 108611 rvsoc.cpu0.F_insn[26]
.sym 108615 rvsoc.uart0.txbfr[3]
.sym 108616 $abc$63045$new_ys__n5667_
.sym 108617 $abc$63045$new_n4956_
.sym 108619 rvsoc.uart0.txbfr[3]
.sym 108620 rvsoc.data_wdata[2]
.sym 108621 $abc$63045$new_n4954_
.sym 108623 rvsoc.uart0.txbfr[4]
.sym 108624 $abc$63045$new_ys__n5670_
.sym 108625 $abc$63045$new_n4956_
.sym 108627 rvsoc.uart0.txbfr[4]
.sym 108628 rvsoc.data_wdata[3]
.sym 108629 $abc$63045$new_n4954_
.sym 108631 rvsoc.uart0.txbfr[5]
.sym 108632 $abc$63045$new_ys__n5673_
.sym 108633 $abc$63045$new_n4956_
.sym 108635 rvsoc.uart0.txbfr[2]
.sym 108636 rvsoc.data_wdata[1]
.sym 108637 $abc$63045$new_n4954_
.sym 108639 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[12]
.sym 108640 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[12]
.sym 108641 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 108643 rvsoc.cpu0.cpu_rs2[12]
.sym 108644 rvsoc.data_wdata[12]
.sym 108645 $abc$63045$new_ys__n2888_
.sym 108646 $abc$63045$new_n3685_
.sym 108647 rvsoc.cpu0.D_op1[6]
.sym 108651 rvsoc.cpu0.cpu_rs2[5]
.sym 108652 rvsoc.data_wdata[5]
.sym 108653 $abc$63045$new_ys__n2888_
.sym 108654 $abc$63045$new_n3685_
.sym 108655 rvsoc.cpu0.D_op1[8]
.sym 108659 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[1]
.sym 108660 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[1]
.sym 108661 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 108663 rvsoc.cpu0.F_insn[19]
.sym 108664 $abc$63045$new_ys__n3045_inv_
.sym 108665 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$30694
.sym 108667 rvsoc.cpu0.cpu_rs2[13]
.sym 108668 rvsoc.data_wdata[13]
.sym 108669 $abc$63045$new_ys__n2888_
.sym 108670 $abc$63045$new_n3685_
.sym 108671 rvsoc.data_wdata[23]
.sym 108672 $abc$63045$new_ys__n3454_
.sym 108675 rvsoc.cpu0.D_op1[23]
.sym 108679 $abc$63045$new_n5507_
.sym 108680 $abc$63045$new_n5516_
.sym 108681 $abc$63045$new_n5513_
.sym 108682 $abc$63045$new_ys__n7654_inv_
.sym 108683 $abc$63045$new_n5441_
.sym 108684 rvsoc.data_wdata[17]
.sym 108685 $abc$63045$new_n6109_
.sym 108686 $abc$63045$new_n5452_
.sym 108687 $abc$63045$new_n5441_
.sym 108688 rvsoc.data_wdata[31]
.sym 108689 $abc$63045$new_n6141_
.sym 108690 $abc$63045$new_n5596_
.sym 108691 $abc$63045$new_n5441_
.sym 108692 rvsoc.data_wdata[18]
.sym 108693 $abc$63045$new_n6113_
.sym 108694 $abc$63045$new_n5462_
.sym 108695 $abc$63045$new_n5441_
.sym 108696 rvsoc.data_wdata[16]
.sym 108697 $abc$63045$new_n6105_
.sym 108698 $abc$63045$new_n5442_
.sym 108699 $abc$63045$new_n5507_
.sym 108700 $abc$63045$new_n5516_
.sym 108701 $abc$63045$new_n5513_
.sym 108702 $abc$63045$new_ys__n7654_inv_
.sym 108703 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[0]
.sym 108704 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[0]
.sym 108705 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 108707 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[15]
.sym 108708 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[15]
.sym 108709 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 108711 $abc$63045$new_n3715_
.sym 108712 $abc$63045$new_n3709_
.sym 108715 $abc$63045$new_ys__n4162_
.sym 108716 rvsoc.cpu0.F_insn[27]
.sym 108717 rvsoc.cpu0.F_insn_typ[2]
.sym 108718 $abc$63045$new_n3700_
.sym 108719 rvsoc.cpu0.mulhu_val[16]
.sym 108720 $abc$63045$new_ys__n3457_
.sym 108721 $abc$63045$new_ys__n3454_
.sym 108723 rvsoc.cpu0.mulhu_val[31]
.sym 108724 $abc$63045$new_ys__n3457_
.sym 108725 $abc$63045$new_ys__n3454_
.sym 108727 rvsoc.cpu0.F_insn[24]
.sym 108728 rvsoc.cpu0.F_insn_typ[2]
.sym 108729 $abc$63045$new_n3693_
.sym 108731 rvsoc.cpu0.cpu_rs2[11]
.sym 108732 rvsoc.data_wdata[11]
.sym 108733 $abc$63045$new_ys__n2888_
.sym 108734 $abc$63045$new_n3685_
.sym 108735 rvsoc.cpu0.F_insn_typ[2]
.sym 108736 rvsoc.cpu0.F_insn[25]
.sym 108737 $abc$63045$new_n3695_
.sym 108739 rvsoc.cpu0.cpu_rs2[14]
.sym 108740 rvsoc.data_wdata[14]
.sym 108741 $abc$63045$new_ys__n2888_
.sym 108742 $abc$63045$new_n3685_
.sym 108743 rvsoc.cpu0.F_insn_typ[6]
.sym 108747 $abc$63045$new_n5441_
.sym 108748 rvsoc.data_wdata[16]
.sym 108749 $abc$63045$new_n6105_
.sym 108750 $abc$63045$new_n5442_
.sym 108751 rvsoc.cpu0.D_op2[4]
.sym 108755 rvsoc.cpu0.D_insn[25]
.sym 108756 rvsoc.cpu0.D_insn_typ[6]
.sym 108757 rvsoc.cpu0.D_insn_typ[2]
.sym 108759 rvsoc.cpu0.cpu_rs2[30]
.sym 108760 rvsoc.data_wdata[30]
.sym 108761 $abc$63045$new_ys__n2888_
.sym 108762 $abc$63045$new_n3685_
.sym 108763 $abc$63045$new_n5441_
.sym 108764 rvsoc.data_wdata[31]
.sym 108765 $abc$63045$new_n6141_
.sym 108766 $abc$63045$new_n5596_
.sym 108767 rvsoc.cpu0.cpu_rs2[2]
.sym 108768 rvsoc.data_wdata[2]
.sym 108769 $abc$63045$new_ys__n2888_
.sym 108770 $abc$63045$new_n3685_
.sym 108771 rvsoc.cpu0.cpu_rs2[29]
.sym 108772 rvsoc.data_wdata[29]
.sym 108773 $abc$63045$new_ys__n2888_
.sym 108774 $abc$63045$new_n3685_
.sym 108775 $abc$63045$new_n3743_
.sym 108776 $abc$63045$new_n3709_
.sym 108779 $abc$63045$new_n3713_
.sym 108780 $abc$63045$new_n3709_
.sym 108783 rvsoc.cpu0.cpu_rs2[21]
.sym 108784 rvsoc.data_wdata[21]
.sym 108785 $abc$63045$new_ys__n2888_
.sym 108786 $abc$63045$new_n3685_
.sym 108787 $abc$63045$new_n3729_
.sym 108788 $abc$63045$new_n3709_
.sym 108791 $abc$63045$new_n3739_
.sym 108792 $abc$63045$new_n3709_
.sym 108795 rvsoc.cpu0.cpu_rs2[28]
.sym 108796 rvsoc.data_wdata[28]
.sym 108797 $abc$63045$new_ys__n2888_
.sym 108798 $abc$63045$new_n3685_
.sym 108799 $abc$63045$new_n3721_
.sym 108800 $abc$63045$new_n3709_
.sym 108803 rvsoc.cpu0.cpu_rs2[17]
.sym 108804 rvsoc.data_wdata[17]
.sym 108805 $abc$63045$new_ys__n2888_
.sym 108806 $abc$63045$new_n3685_
.sym 108807 rvsoc.cpu0.D_op1[9]
.sym 108808 rvsoc.cpu0.D_op2[9]
.sym 108809 $abc$63045$new_ys__n1272_
.sym 108810 $abc$63045$new_n4430_
.sym 108811 $PACKER_GND_NET
.sym 108815 rvsoc.cpu0.D_op2[3]
.sym 108819 rvsoc.cpu0.D_op2[18]
.sym 108823 rvsoc.cpu0.D_op2[7]
.sym 108827 rvsoc.cpu0.D_op2[17]
.sym 108831 $abc$63045$new_ys__n1271_
.sym 108832 $abc$63045$new_ys__n1275_
.sym 108833 rvsoc.cpu0.D_op1[9]
.sym 108834 rvsoc.cpu0.D_op2[9]
.sym 108835 rvsoc.cpu0.D_op2[5]
.sym 108840 rvsoc.cpu0.D_op1[0]
.sym 108841 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[0]
.sym 108844 rvsoc.cpu0.D_op1[1]
.sym 108845 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[1]
.sym 108848 rvsoc.cpu0.D_op1[2]
.sym 108849 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[2]
.sym 108852 rvsoc.cpu0.D_op1[3]
.sym 108853 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[3]
.sym 108856 rvsoc.cpu0.D_op1[4]
.sym 108857 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[4]
.sym 108860 rvsoc.cpu0.D_op1[5]
.sym 108861 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[5]
.sym 108864 rvsoc.cpu0.D_op1[6]
.sym 108865 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[6]
.sym 108868 rvsoc.cpu0.D_op1[7]
.sym 108869 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[7]
.sym 108872 rvsoc.cpu0.D_op1[8]
.sym 108873 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[8]
.sym 108876 rvsoc.cpu0.D_op1[9]
.sym 108877 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[9]
.sym 108880 rvsoc.cpu0.D_op1[10]
.sym 108881 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[10]
.sym 108884 rvsoc.cpu0.D_op1[11]
.sym 108885 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[11]
.sym 108888 rvsoc.cpu0.D_op1[12]
.sym 108889 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[12]
.sym 108892 rvsoc.cpu0.D_op1[13]
.sym 108893 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[13]
.sym 108896 rvsoc.cpu0.D_op1[14]
.sym 108897 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[14]
.sym 108900 rvsoc.cpu0.D_op1[15]
.sym 108901 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[15]
.sym 108904 rvsoc.cpu0.D_op1[16]
.sym 108905 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[16]
.sym 108908 rvsoc.cpu0.D_op1[17]
.sym 108909 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[17]
.sym 108912 rvsoc.cpu0.D_op1[18]
.sym 108913 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[18]
.sym 108916 rvsoc.cpu0.D_op1[19]
.sym 108917 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[19]
.sym 108920 rvsoc.cpu0.D_op1[20]
.sym 108921 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[20]
.sym 108924 rvsoc.cpu0.D_op1[21]
.sym 108925 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[21]
.sym 108928 rvsoc.cpu0.D_op1[22]
.sym 108929 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[22]
.sym 108932 rvsoc.cpu0.D_op1[23]
.sym 108933 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[23]
.sym 108936 rvsoc.cpu0.D_op1[24]
.sym 108937 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[24]
.sym 108940 rvsoc.cpu0.D_op1[25]
.sym 108941 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[25]
.sym 108944 rvsoc.cpu0.D_op1[26]
.sym 108945 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[26]
.sym 108948 rvsoc.cpu0.D_op1[27]
.sym 108949 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[27]
.sym 108952 rvsoc.cpu0.D_op1[28]
.sym 108953 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[28]
.sym 108956 rvsoc.cpu0.D_op1[29]
.sym 108957 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[29]
.sym 108960 rvsoc.cpu0.D_op1[30]
.sym 108961 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[30]
.sym 108964 $PACKER_VCC_NET
.sym 108966 $nextpnr_ICESTORM_LC_3$I3
.sym 108968 rvsoc.cpu0.D_op1[31]
.sym 108969 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[31]
.sym 108970 $nextpnr_ICESTORM_LC_3$COUT
.sym 108974 $nextpnr_ICESTORM_LC_4$I3
.sym 108975 $abc$63045$auto$alumacc.cc:491:replace_alu$3223[31]
.sym 108976 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.C[31]
.sym 108977 $abc$63045$auto$alumacc.cc:415:extract_cmp_alu$3148[31]
.sym 108979 $abc$63045$new_ys__n984_
.sym 108980 $abc$63045$new_n4778_
.sym 108981 $abc$63045$new_ys__n1873_inv_
.sym 108982 $abc$63045$new_n4788_
.sym 108983 $abc$63045$new_n4379_
.sym 108984 $abc$63045$new_ys__n12925_
.sym 108985 $abc$63045$new_n4584_
.sym 108987 $abc$63045$new_ys__n11620_inv_
.sym 108988 $abc$63045$new_ys__n1274_
.sym 108989 $abc$63045$new_n4424_
.sym 108990 $abc$63045$new_ys__n1873_inv_
.sym 108991 $abc$63045$new_n4379_
.sym 108992 $abc$63045$new_ys__n12913_inv_
.sym 108993 $abc$63045$new_n4584_
.sym 108995 $abc$63045$new_n4162_
.sym 108996 $abc$63045$new_ys__n12753_inv_
.sym 108997 $abc$63045$new_ys__n1164_
.sym 108998 $abc$63045$new_n4429_
.sym 108999 $abc$63045$new_n4762_
.sym 109000 $abc$63045$new_ys__n12753_inv_
.sym 109001 $abc$63045$new_n4780_
.sym 109003 rvsoc.cpu0.D_op2[2]
.sym 109004 $abc$63045$new_ys__n12809_
.sym 109005 $abc$63045$new_ys__n12785_inv_
.sym 109006 rvsoc.cpu0.D_op2[3]
.sym 109007 $abc$63045$new_n4781_
.sym 109008 $abc$63045$new_n4779_
.sym 109009 $abc$63045$new_n4785_
.sym 109011 $abc$63045$new_ys__n1275_
.sym 109012 $abc$63045$new_ys__n1272_
.sym 109013 rvsoc.cpu0.D_op1[5]
.sym 109014 rvsoc.cpu0.D_op2[5]
.sym 109015 $abc$63045$new_ys__n12781_inv_
.sym 109016 rvsoc.cpu0.D_op2[3]
.sym 109017 $abc$63045$new_n4162_
.sym 109018 $abc$63045$new_n4335_
.sym 109019 $abc$63045$new_ys__n12793_inv_
.sym 109020 $abc$63045$new_n4608_
.sym 109021 $abc$63045$new_n4154_
.sym 109022 $abc$63045$new_n4163_
.sym 109023 rvsoc.cpu0.D_op2[4]
.sym 109024 $abc$63045$new_ys__n12785_inv_
.sym 109025 $abc$63045$new_ys__n12745_
.sym 109027 rvsoc.cpu0.D_op2[2]
.sym 109028 rvsoc.cpu0.D_op2[3]
.sym 109029 $abc$63045$new_ys__n12809_
.sym 109031 $abc$63045$new_ys__n3825_
.sym 109032 $abc$63045$new_ys__n12968_inv_
.sym 109033 rvsoc.cpu0.D_op2[3]
.sym 109034 $abc$63045$new_n4379_
.sym 109035 rvsoc.cpu0.D_op1[26]
.sym 109039 $abc$63045$new_n4379_
.sym 109040 $abc$63045$new_ys__n12933_
.sym 109041 $abc$63045$new_n4584_
.sym 109043 $abc$63045$new_ys__n12801_inv_
.sym 109044 $abc$63045$new_ys__n12793_inv_
.sym 109045 rvsoc.cpu0.D_op2[3]
.sym 109046 $abc$63045$new_n4162_
.sym 109047 $abc$63045$new_ys__n12795_inv_
.sym 109048 $abc$63045$new_n4154_
.sym 109049 $abc$63045$new_n4649_
.sym 109050 $abc$63045$new_n4163_
.sym 109051 $abc$63045$new_ys__n12787_inv_
.sym 109052 $abc$63045$new_ys__n12779_
.sym 109053 rvsoc.cpu0.D_op2[3]
.sym 109055 $abc$63045$new_ys__n3825_
.sym 109056 $abc$63045$new_ys__n12964_inv_
.sym 109057 rvsoc.cpu0.D_op2[3]
.sym 109058 $abc$63045$new_n4379_
.sym 109059 $abc$63045$new_ys__n12789_inv_
.sym 109060 $abc$63045$new_ys__n12781_inv_
.sym 109061 rvsoc.cpu0.D_op2[3]
.sym 109063 $abc$63045$new_ys__n12803_inv_
.sym 109064 $abc$63045$new_ys__n12795_inv_
.sym 109065 rvsoc.cpu0.D_op2[3]
.sym 109066 $abc$63045$new_n4162_
.sym 109067 $abc$63045$new_n4155_
.sym 109068 $abc$63045$new_n4441_
.sym 109069 $abc$63045$new_ys__n1274_
.sym 109070 $abc$63045$new_n4445_
.sym 109071 $abc$63045$new_n4379_
.sym 109072 $abc$63045$new_ys__n12907_inv_
.sym 109073 $abc$63045$new_n4584_
.sym 109075 $abc$63045$new_ys__n12878_inv_
.sym 109076 rvsoc.cpu0.D_op2[5]
.sym 109077 $abc$63045$new_n4155_
.sym 109078 $abc$63045$new_ys__n1274_
.sym 109079 $abc$63045$new_ys__n12789_inv_
.sym 109080 rvsoc.cpu0.D_op2[3]
.sym 109081 $abc$63045$new_n4163_
.sym 109082 $abc$63045$new_n6046_
.sym 109083 rvsoc.cpu0.D_op1[10]
.sym 109084 rvsoc.cpu0.D_op1[9]
.sym 109085 rvsoc.cpu0.D_op2[0]
.sym 109087 $abc$63045$new_ys__n12781_inv_
.sym 109088 $abc$63045$new_ys__n12797_inv_
.sym 109089 rvsoc.cpu0.D_op2[3]
.sym 109090 rvsoc.cpu0.D_op2[4]
.sym 109091 $abc$63045$new_ys__n12831_inv_
.sym 109092 $abc$63045$new_ys__n12827_inv_
.sym 109093 rvsoc.cpu0.D_op2[2]
.sym 109099 rvsoc.cpu0.D_op1[8]
.sym 109100 rvsoc.cpu0.D_op1[7]
.sym 109101 rvsoc.cpu0.D_op2[0]
.sym 109107 $abc$63045$new_ys__n12835_inv_
.sym 109108 $abc$63045$new_ys__n12831_inv_
.sym 109109 rvsoc.cpu0.D_op2[2]
.sym 109111 $abc$63045$new_ys__n12805_inv_
.sym 109112 $abc$63045$new_ys__n12797_inv_
.sym 109113 rvsoc.cpu0.D_op2[3]
.sym 109114 $abc$63045$new_n4162_
.sym 109115 rvsoc.cpu0.D_op1[29]
.sym 109116 rvsoc.cpu0.D_op1[28]
.sym 109117 rvsoc.cpu0.D_op2[0]
.sym 109119 rvsoc.cpu0.D_op1[6]
.sym 109120 rvsoc.cpu0.D_op1[5]
.sym 109121 rvsoc.cpu0.D_op2[0]
.sym 109123 p39
.sym 109124 rvsoc.gpio0.data[3]
.sym 109125 $abc$63045$new_ys__n2231_inv_
.sym 109126 rvsoc.gpio0.dir[3]
.sym 109135 $abc$63045$new_ys__n2256_
.sym 109136 rvsoc.data_adrs[2]
.sym 109137 $abc$63045$new_n3133_
.sym 109138 rvsoc.data_adrs[3]
.sym 109147 $abc$63045$new_ys__n2256_
.sym 109148 rvsoc.data_wdata[3]
.sym 109149 rvsoc.gpio0.dir[3]
.sym 109151 $abc$63045$new_n3133_
.sym 109152 rvsoc.gpio0.data[3]
.sym 109153 $abc$63045$new_n5926_
.sym 109159 $PACKER_GND_NET
.sym 109163 rvsoc.mem_vdata[1][22]
.sym 109164 rvsoc.mem_vdata[3][22]
.sym 109165 rvsoc.code_adrs[29]
.sym 109166 rvsoc.code_adrs[28]
.sym 109175 rvsoc.mem_vdata[1][22]
.sym 109176 rvsoc.mem_vdata[3][22]
.sym 109177 rvsoc.data_adrs[29]
.sym 109178 rvsoc.data_adrs[28]
.sym 109199 $abc$63045$new_n5282_
.sym 109200 $abc$63045$new_n5281_
.sym 109201 $abc$63045$new_n3120_
.sym 109203 $abc$63045$new_ys__n2256_
.sym 109204 rvsoc.data_wdata[7]
.sym 109205 rvsoc.gpio0.dir[7]
.sym 109211 $abc$63045$new_n4928_
.sym 109212 rvsoc.spi0.status[0]
.sym 109213 $abc$63045$new_n4951_
.sym 109223 rvsoc.mem_vdata[0][22]
.sym 109224 rvsoc.mem_vdata[2][22]
.sym 109225 rvsoc.code_adrs[28]
.sym 109226 rvsoc.code_adrs[29]
.sym 109227 $abc$63045$new_n3633_
.sym 109228 $abc$63045$new_n3634_
.sym 109229 $abc$63045$new_n3632_
.sym 109230 rvsoc.code_adrs[30]
.sym 109231 rvsoc.mem_vdata[0][26]
.sym 109232 rvsoc.mem_vdata[2][26]
.sym 109233 rvsoc.data_adrs[28]
.sym 109234 rvsoc.data_adrs[29]
.sym 109235 rvsoc.mem_vdata[1][26]
.sym 109236 rvsoc.mem_vdata[3][26]
.sym 109237 rvsoc.data_adrs[29]
.sym 109238 rvsoc.data_adrs[28]
.sym 109239 $PACKER_GND_NET
.sym 109243 $abc$63045$new_n5156_
.sym 109244 $abc$63045$new_n5155_
.sym 109245 $abc$63045$new_n3120_
.sym 109247 rvsoc.mem_vdata[0][22]
.sym 109248 rvsoc.mem_vdata[2][22]
.sym 109249 rvsoc.data_adrs[28]
.sym 109250 rvsoc.data_adrs[29]
.sym 109251 rvsoc.mem_vdata[0][26]
.sym 109252 rvsoc.mem_vdata[3][26]
.sym 109253 rvsoc.code_adrs[28]
.sym 109254 rvsoc.code_adrs[29]
.sym 109255 $abc$63045$new_ys__n527_
.sym 109256 rvsoc.spi0.status[10]
.sym 109259 rvsoc.code_adrs[31]
.sym 109260 $abc$63045$new_n3631_
.sym 109261 $abc$63045$new_ys__n4261_
.sym 109262 rvsoc.mem_vdata[15][22]
.sym 109263 $abc$63045$new_n4074_
.sym 109264 $abc$63045$new_n4075_
.sym 109265 $abc$63045$new_n4073_
.sym 109266 rvsoc.code_adrs[30]
.sym 109267 rvsoc.mem_vdata[1][26]
.sym 109268 rvsoc.mem_vdata[2][26]
.sym 109269 rvsoc.code_adrs[29]
.sym 109270 rvsoc.code_adrs[28]
.sym 109271 $abc$63045$new_ys__n11299_inv_
.sym 109272 $abc$63045$new_n3120_
.sym 109273 $abc$63045$new_ys__n12674_
.sym 109275 $abc$63045$new_ys__n2556_inv_
.sym 109276 $abc$63045$new_ys__n11766_
.sym 109277 $abc$63045$new_ys__n2208_
.sym 109278 rvsoc.spi0.status[0]
.sym 109283 rvsoc.uart0.status[11]
.sym 109284 rvsoc.uart0.cfg[11]
.sym 109285 rvsoc.data_adrs[3]
.sym 109286 rvsoc.data_adrs[2]
.sym 109287 $abc$63045$new_ys__n11298_
.sym 109288 rvsoc.mem_vdata[15][9]
.sym 109289 $abc$63045$new_ys__n11772_
.sym 109290 rvsoc.mem_vdata[4][9]
.sym 109291 rvsoc.mem_vdata[4][26]
.sym 109292 rvsoc.mem_vdata[5][26]
.sym 109293 rvsoc.code_adrs[29]
.sym 109294 rvsoc.code_adrs[28]
.sym 109295 $abc$63045$new_ys__n11298_
.sym 109296 rvsoc.mem_vdata[15][26]
.sym 109297 $abc$63045$new_ys__n11772_
.sym 109298 rvsoc.mem_vdata[4][26]
.sym 109299 rvsoc.mem_vdata[5][9]
.sym 109300 $abc$63045$new_ys__n11766_
.sym 109301 $abc$63045$new_n5128_
.sym 109302 $abc$63045$new_n5127_
.sym 109303 rvsoc.data_adrs[1]
.sym 109304 rvsoc.cpu0.E_funct3[1]
.sym 109305 $abc$63045$new_ys__n12872_inv_
.sym 109307 $PACKER_GND_NET
.sym 109311 $abc$63045$new_ys__n12872_inv_
.sym 109312 rvsoc.data_adrs[1]
.sym 109313 $abc$63045$new_ys__n44_
.sym 109315 rvsoc.code_adrs[31]
.sym 109316 $abc$63045$new_n4072_
.sym 109317 $abc$63045$new_ys__n4261_
.sym 109318 rvsoc.mem_vdata[15][26]
.sym 109319 $abc$63045$new_ys__n527_
.sym 109320 rvsoc.spi0.status[30]
.sym 109323 rvsoc.cpu0.E_funct3[1]
.sym 109324 rvsoc.cpu0.E_funct3[0]
.sym 109327 $abc$63045$new_ys__n7751_
.sym 109328 $abc$63045$new_n5057_
.sym 109331 $abc$63045$new_ys__n2405_inv_
.sym 109332 $abc$63045$new_ys__n11772_
.sym 109335 rvsoc.cpu0.E_funct3[1]
.sym 109336 rvsoc.cpu0.E_funct3[0]
.sym 109339 $abc$63045$new_ys__n7747_
.sym 109340 $abc$63045$new_n5057_
.sym 109343 $abc$63045$new_ys__n527_
.sym 109344 rvsoc.spi0.status[26]
.sym 109347 $abc$63045$new_ys__n2208_
.sym 109348 $abc$63045$new_ys__n2203_
.sym 109349 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 109350 rvsoc.resetn
.sym 109351 rvsoc.cpu0.mul_val[22]
.sym 109352 $abc$63045$new_n5336_
.sym 109353 $abc$63045$new_n5095_
.sym 109355 rvsoc.cpu0.umul_lolo[5]
.sym 109359 rvsoc.cpu0.mulhu_val[0]
.sym 109360 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[0]
.sym 109361 rvsoc.cpu0.E_op1[31]
.sym 109363 $abc$63045$new_n6140_
.sym 109364 $abc$63045$new_n5096_
.sym 109365 $abc$63045$new_n6139_
.sym 109367 $abc$63045$new_n5499_
.sym 109368 $abc$63045$new_n5435_
.sym 109369 $abc$63045$new_n5334_
.sym 109370 $abc$63045$new_n5500_
.sym 109371 $abc$63045$new_n5404_
.sym 109372 $abc$63045$new_n5405_
.sym 109373 $abc$63045$new_n5095_
.sym 109374 $abc$63045$new_n5096_
.sym 109375 rvsoc.cpu0.mul_val[18]
.sym 109376 $abc$63045$new_n5336_
.sym 109377 $abc$63045$new_n5095_
.sym 109379 $abc$63045$new_n5456_
.sym 109380 $abc$63045$new_n5435_
.sym 109381 $abc$63045$new_n5334_
.sym 109382 $abc$63045$new_n5457_
.sym 109383 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[11]
.sym 109384 rvsoc.cpu0.E_op2[31]
.sym 109387 rvsoc.cpu0.E_funct3[1]
.sym 109388 $abc$63045$new_n5084_
.sym 109389 $abc$63045$new_ys__n2143_inv_
.sym 109390 rvsoc.cpu0.E_funct3[0]
.sym 109391 $abc$63045$new_n5095_
.sym 109392 $abc$63045$new_n5096_
.sym 109393 $abc$63045$new_n6099_
.sym 109395 $abc$63045$new_n5095_
.sym 109396 $abc$63045$new_n6138_
.sym 109397 $abc$63045$new_ys__n3457_
.sym 109398 $abc$63045$new_n5096_
.sym 109399 $abc$63045$new_n5095_
.sym 109400 $abc$63045$new_n6133_
.sym 109401 $abc$63045$new_ys__n3457_
.sym 109402 $abc$63045$new_n5096_
.sym 109403 $abc$63045$new_n6135_
.sym 109404 $abc$63045$new_n5096_
.sym 109405 $abc$63045$new_n6134_
.sym 109407 $abc$63045$new_n5378_
.sym 109408 $abc$63045$new_n5379_
.sym 109409 $abc$63045$new_n5095_
.sym 109410 $abc$63045$new_n5096_
.sym 109411 $abc$63045$new_ys__n41_inv_
.sym 109412 rvsoc.cpu0.E_insn_typ[6]
.sym 109413 rvsoc.cpu0.E_insn[25]
.sym 109415 $abc$63045$new_n5095_
.sym 109416 $abc$63045$new_n5096_
.sym 109417 $abc$63045$new_n6088_
.sym 109419 rvsoc.cpu0.E_funct3[0]
.sym 109420 $abc$63045$new_n5084_
.sym 109421 rvsoc.cpu0.E_funct3[1]
.sym 109422 $abc$63045$new_ys__n2143_inv_
.sym 109423 $abc$63045$new_n5095_
.sym 109424 $abc$63045$new_n6102_
.sym 109425 $abc$63045$new_ys__n3457_
.sym 109426 $abc$63045$new_n5096_
.sym 109427 $abc$63045$new_n5203_
.sym 109428 $abc$63045$new_n6093_
.sym 109429 $abc$63045$new_ys__n3457_
.sym 109430 $abc$63045$new_n5096_
.sym 109431 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[1]
.sym 109432 $abc$63045$new_ys__n6999_inv_
.sym 109433 $abc$63045$new_n5096_
.sym 109434 rvsoc.cpu0.E_op2[31]
.sym 109435 $abc$63045$new_n5095_
.sym 109436 $abc$63045$new_n6128_
.sym 109437 $abc$63045$new_ys__n3457_
.sym 109438 $abc$63045$new_n5096_
.sym 109439 $abc$63045$new_n5095_
.sym 109440 $abc$63045$new_n5096_
.sym 109441 $abc$63045$new_n6092_
.sym 109443 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[2]
.sym 109444 $abc$63045$new_ys__n7000_inv_
.sym 109445 $abc$63045$new_n5096_
.sym 109446 rvsoc.cpu0.E_op2[31]
.sym 109447 $abc$63045$new_ys__n7006_
.sym 109448 $abc$63045$new_n5096_
.sym 109449 $abc$63045$new_ys__n3457_
.sym 109451 $abc$63045$new_ys__n7012_
.sym 109452 $abc$63045$new_n5096_
.sym 109453 $abc$63045$new_ys__n3457_
.sym 109455 rvsoc.cpu0.E_op2[31]
.sym 109456 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[17]
.sym 109457 $abc$63045$new_n5096_
.sym 109458 $abc$63045$new_ys__n7015_
.sym 109459 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[14]
.sym 109460 $abc$63045$new_ys__n7012_
.sym 109461 rvsoc.cpu0.E_op2[31]
.sym 109462 $abc$63045$new_n5093_
.sym 109463 $abc$63045$new_n5096_
.sym 109464 $abc$63045$new_n5417_
.sym 109465 $abc$63045$new_n5413_
.sym 109466 $abc$63045$new_n5419_
.sym 109467 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[22]
.sym 109468 $abc$63045$new_ys__n7020_inv_
.sym 109469 rvsoc.cpu0.E_op2[31]
.sym 109470 $abc$63045$new_n5096_
.sym 109471 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[18]
.sym 109472 $abc$63045$new_ys__n7016_inv_
.sym 109473 rvsoc.cpu0.E_op2[31]
.sym 109474 $abc$63045$new_n5096_
.sym 109475 $abc$63045$new_ys__n7013_
.sym 109476 $abc$63045$new_n5096_
.sym 109477 $abc$63045$new_ys__n3457_
.sym 109479 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[15]
.sym 109480 $abc$63045$new_ys__n7013_
.sym 109481 rvsoc.cpu0.E_op2[31]
.sym 109482 $abc$63045$new_n5093_
.sym 109483 rvsoc.cpu0.D_op1[13]
.sym 109487 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[8]
.sym 109488 $abc$63045$new_ys__n7006_
.sym 109489 rvsoc.cpu0.E_op2[31]
.sym 109490 $abc$63045$new_n5093_
.sym 109491 $abc$63045$new_ys__n7008_
.sym 109492 $abc$63045$new_n5096_
.sym 109493 $abc$63045$new_ys__n3457_
.sym 109495 $abc$63045$new_n5096_
.sym 109496 $abc$63045$new_n5427_
.sym 109497 $abc$63045$new_n5423_
.sym 109498 $abc$63045$new_n5429_
.sym 109499 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[10]
.sym 109500 $abc$63045$new_ys__n7008_
.sym 109501 rvsoc.cpu0.E_op2[31]
.sym 109502 $abc$63045$new_n5093_
.sym 109503 $abc$63045$new_n5096_
.sym 109504 $abc$63045$new_n5362_
.sym 109505 $abc$63045$new_n5370_
.sym 109506 $abc$63045$new_n5368_
.sym 109507 $abc$63045$new_n5096_
.sym 109508 $abc$63045$new_n5344_
.sym 109509 $abc$63045$new_n5333_
.sym 109510 $abc$63045$new_n5346_
.sym 109511 $abc$63045$new_ys__n3333_inv_
.sym 109512 rvsoc.data_wdata[23]
.sym 109513 $abc$63045$new_ys__n2887_
.sym 109515 $abc$63045$new_n5096_
.sym 109516 $abc$63045$new_n5327_
.sym 109517 $abc$63045$new_n5302_
.sym 109518 $abc$63045$new_n5329_
.sym 109519 $abc$63045$new_ys__n7005_
.sym 109520 $abc$63045$new_n5096_
.sym 109521 $abc$63045$new_ys__n3457_
.sym 109523 $abc$63045$new_ys__n3343_inv_
.sym 109524 rvsoc.data_wdata[28]
.sym 109525 $abc$63045$new_ys__n2887_
.sym 109527 $abc$63045$new_ys__n3323_inv_
.sym 109528 rvsoc.data_wdata[18]
.sym 109529 $abc$63045$new_ys__n2887_
.sym 109531 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[7]
.sym 109532 $abc$63045$new_ys__n7005_
.sym 109533 rvsoc.cpu0.E_op2[31]
.sym 109534 $abc$63045$new_n5093_
.sym 109535 $abc$63045$new_ys__n3341_inv_
.sym 109536 rvsoc.data_wdata[27]
.sym 109537 $abc$63045$new_ys__n2887_
.sym 109539 $abc$63045$new_ys__n3327_inv_
.sym 109540 rvsoc.data_wdata[20]
.sym 109541 $abc$63045$new_ys__n2887_
.sym 109543 $abc$63045$new_ys__n7017_
.sym 109544 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[19]
.sym 109545 rvsoc.cpu0.E_op2[31]
.sym 109547 rvsoc.cpu0.E_add12[10]
.sym 109548 rvsoc.cpu0.E_op1[10]
.sym 109549 rvsoc.cpu0.E_op1[31]
.sym 109551 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[25]
.sym 109552 $abc$63045$new_ys__n7023_
.sym 109553 rvsoc.cpu0.E_op2[31]
.sym 109554 $abc$63045$new_n5093_
.sym 109555 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[28]
.sym 109556 $abc$63045$new_ys__n7026_
.sym 109557 rvsoc.cpu0.E_op2[31]
.sym 109558 $abc$63045$new_n5093_
.sym 109559 $abc$63045$new_ys__n7018_
.sym 109560 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[20]
.sym 109561 rvsoc.cpu0.E_op2[31]
.sym 109563 rvsoc.cpu0.E_add12[8]
.sym 109564 rvsoc.cpu0.E_op1[8]
.sym 109565 rvsoc.cpu0.E_op1[31]
.sym 109567 rvsoc.cpu0.add_op12[10]
.sym 109571 rvsoc.cpu0.mulhu_val[7]
.sym 109572 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[7]
.sym 109573 rvsoc.cpu0.E_op1[31]
.sym 109575 $abc$63045$new_n4954_
.sym 109576 p09
.sym 109577 rvsoc.uart0.txbfr[1]
.sym 109578 $abc$63045$new_n4956_
.sym 109579 rvsoc.cpu0.mulhu_val[14]
.sym 109580 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[14]
.sym 109581 rvsoc.cpu0.E_op1[31]
.sym 109583 rvsoc.uart0.txbfr[2]
.sym 109584 $abc$63045$new_ys__n5664_
.sym 109585 $abc$63045$new_n4956_
.sym 109587 rvsoc.cpu0.mulhu_val[10]
.sym 109588 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[10]
.sym 109589 rvsoc.cpu0.E_op1[31]
.sym 109591 rvsoc.cpu0.mulhu_val[20]
.sym 109592 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[20]
.sym 109593 rvsoc.cpu0.E_op1[31]
.sym 109595 rvsoc.uart0.txbfr[1]
.sym 109596 rvsoc.data_wdata[0]
.sym 109597 $abc$63045$new_n4954_
.sym 109599 rvsoc.cpu0.mulhu_val[28]
.sym 109600 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[28]
.sym 109601 rvsoc.cpu0.E_op1[31]
.sym 109603 rvsoc.cpu0.mulhu_val[25]
.sym 109604 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[25]
.sym 109605 rvsoc.cpu0.E_op1[31]
.sym 109607 $abc$63045$new_n4010_
.sym 109608 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[20]
.sym 109611 $abc$63045$new_n5093_
.sym 109612 $abc$63045$new_ys__n11268_
.sym 109613 $abc$63045$new_n5511_
.sym 109614 $abc$63045$new_n5096_
.sym 109615 $abc$63045$auto$alumacc.cc:491:replace_alu$3154[31]
.sym 109616 $abc$63045$new_ys__n525_
.sym 109617 $abc$63045$new_ys__n2234_inv_
.sym 109618 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 109623 rvsoc.cpu0.F_insn[13]
.sym 109624 rvsoc.cpu0.F_insn[12]
.sym 109627 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[23]
.sym 109628 $abc$63045$new_ys__n7021_
.sym 109629 rvsoc.cpu0.E_op2[31]
.sym 109630 $abc$63045$new_n5093_
.sym 109631 rvsoc.cpu0.mulhu_val[8]
.sym 109632 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[8]
.sym 109633 rvsoc.cpu0.E_op1[31]
.sym 109639 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[2]
.sym 109640 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[2]
.sym 109641 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 109643 $abc$63045$new_ys__n2233_
.sym 109644 $abc$63045$new_ys__n2235_
.sym 109647 $abc$63045$auto$memory_bram.cc:921:replace_cell$3991[7]
.sym 109648 $abc$63045$auto$memory_bram.cc:833:replace_cell$3988[7]
.sym 109649 $abc$63045$auto$memory_bram.cc:940:replace_cell$3950[15]
.sym 109651 rvsoc.cpu0.mulhu_val[23]
.sym 109652 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[23]
.sym 109653 rvsoc.cpu0.E_op1[31]
.sym 109655 $PACKER_GND_NET
.sym 109659 $abc$63045$new_n2912_
.sym 109660 rvsoc.cpu0.E_take_Br
.sym 109663 $abc$63045$new_ys__n7021_
.sym 109664 $abc$63045$new_n5096_
.sym 109665 $abc$63045$new_ys__n3457_
.sym 109667 $PACKER_GND_NET
.sym 109671 rvsoc.cpu0.cpu_rs2[23]
.sym 109672 rvsoc.data_wdata[23]
.sym 109673 $abc$63045$new_ys__n2888_
.sym 109674 $abc$63045$new_n3685_
.sym 109679 $abc$63045$new_ys__n2883_
.sym 109680 rvsoc.resetn
.sym 109683 rvsoc.cpu0.F_insn[19]
.sym 109687 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 109688 $abc$63045$new_ys__n525_
.sym 109689 $abc$63045$new_ys__n2842_inv_
.sym 109695 rvsoc.cpu0.F_insn[10]
.sym 109699 rvsoc.cpu0.F_insn[31]
.sym 109703 rvsoc.uart0.rx_bitcnt[0]
.sym 109704 rvsoc.uart0.rx_bitcnt[1]
.sym 109705 rvsoc.uart0.rx_bitcnt[2]
.sym 109706 rvsoc.uart0.rx_bitcnt[3]
.sym 109707 $abc$63045$new_n2956_
.sym 109708 $abc$63045$new_ys__n2882_inv_
.sym 109711 rvsoc.cpu0.F_insn[12]
.sym 109715 rvsoc.uart0.rx_bitcnt[1]
.sym 109716 rvsoc.uart0.rx_bitcnt[2]
.sym 109717 rvsoc.uart0.rx_bitcnt[3]
.sym 109718 rvsoc.uart0.rx_bitcnt[0]
.sym 109719 $abc$63045$new_n3708_
.sym 109720 $abc$63045$new_n3709_
.sym 109723 rvsoc.cpu0.F_insn[13]
.sym 109727 $abc$63045$new_n2956_
.sym 109728 $abc$63045$new_ys__n2882_inv_
.sym 109731 $abc$63045$new_n3334_
.sym 109732 $abc$63045$new_ys__n2882_inv_
.sym 109735 rvsoc.cpu0.D_insn_typ[6]
.sym 109736 rvsoc.cpu0.D_insn[30]
.sym 109743 $abc$63045$new_n3737_
.sym 109744 $abc$63045$new_n3709_
.sym 109748 rvsoc.cpu0.D_op1[0]
.sym 109749 rvsoc.cpu0.D_op2[0]
.sym 109751 rvsoc.uart0.rx_bitcnt[0]
.sym 109752 rvsoc.uart0.rx_bitcnt[2]
.sym 109753 rvsoc.uart0.rx_bitcnt[1]
.sym 109754 rvsoc.uart0.rx_bitcnt[3]
.sym 109755 rvsoc.cpu0.cpu_rs2[19]
.sym 109756 rvsoc.data_wdata[19]
.sym 109757 $abc$63045$new_ys__n2888_
.sym 109758 $abc$63045$new_n3685_
.sym 109759 rvsoc.cpu0.cpu_rs2[25]
.sym 109760 rvsoc.data_wdata[25]
.sym 109761 $abc$63045$new_ys__n2888_
.sym 109762 $abc$63045$new_n3685_
.sym 109763 rvsoc.cpu0.D_funct3[2]
.sym 109764 rvsoc.cpu0.D_funct3[0]
.sym 109765 rvsoc.cpu0.D_funct3[1]
.sym 109767 rvsoc.cpu0.D_funct3[0]
.sym 109768 rvsoc.cpu0.D_funct3[2]
.sym 109769 rvsoc.cpu0.D_funct3[1]
.sym 109771 rvsoc.cpu0.D_op2[0]
.sym 109775 rvsoc.cpu0.add_op12[0]
.sym 109776 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[0]
.sym 109777 $abc$63045$new_ys__n3828_
.sym 109778 $abc$63045$new_ys__n2413_inv_
.sym 109780 rvsoc.cpu0.D_op1[0]
.sym 109781 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[0]
.sym 109782 $PACKER_VCC_NET
.sym 109783 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$53713[0]
.sym 109787 $abc$63045$new_ys__n2403_
.sym 109788 $abc$63045$new_ys__n5587_
.sym 109789 rvsoc.cpu0.D_funct3[1]
.sym 109790 $abc$63045$new_n6172_
.sym 109791 rvsoc.cpu0.D_op2[5]
.sym 109792 $abc$63045$new_ys__n1271_
.sym 109793 rvsoc.cpu0.D_op1[5]
.sym 109794 $abc$63045$new_ys__n1208_
.sym 109795 $abc$63045$new_ys__n2862_
.sym 109796 $abc$63045$auto$alumacc.cc:491:replace_alu$3233[31]
.sym 109797 rvsoc.cpu0.D_funct3[1]
.sym 109798 rvsoc.cpu0.D_funct3[2]
.sym 109799 rvsoc.cpu0.D_op2[9]
.sym 109803 rvsoc.cpu0.D_op2[8]
.sym 109807 rvsoc.cpu0.add_op12[16]
.sym 109811 rvsoc.cpu0.D_op2[10]
.sym 109815 rvsoc.cpu0.D_op2[12]
.sym 109819 rvsoc.cpu0.add_op12[3]
.sym 109820 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[3]
.sym 109821 $abc$63045$new_ys__n3828_
.sym 109822 $abc$63045$new_ys__n2413_inv_
.sym 109823 rvsoc.cpu0.add_op12[17]
.sym 109827 $abc$63045$new_ys__n1275_
.sym 109828 $abc$63045$new_ys__n1272_
.sym 109829 rvsoc.cpu0.D_op1[18]
.sym 109830 rvsoc.cpu0.D_op2[18]
.sym 109831 rvsoc.cpu0.add_op12[14]
.sym 109832 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[14]
.sym 109833 $abc$63045$new_ys__n3828_
.sym 109834 $abc$63045$new_ys__n2413_inv_
.sym 109835 rvsoc.cpu0.add_op12[10]
.sym 109836 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[10]
.sym 109837 $abc$63045$new_ys__n3828_
.sym 109838 $abc$63045$new_ys__n2413_inv_
.sym 109839 rvsoc.cpu0.D_op2[11]
.sym 109843 rvsoc.cpu0.D_op2[22]
.sym 109847 rvsoc.cpu0.D_op2[14]
.sym 109851 $abc$63045$new_ys__n1204_inv_
.sym 109852 $abc$63045$new_n4331_
.sym 109853 $abc$63045$new_n4336_
.sym 109854 $abc$63045$new_ys__n1873_inv_
.sym 109855 rvsoc.cpu0.D_op2[15]
.sym 109859 $abc$63045$new_ys__n1230_
.sym 109860 $abc$63045$new_n4285_
.sym 109861 $abc$63045$new_ys__n1226_inv_
.sym 109862 $abc$63045$new_ys__n1873_inv_
.sym 109863 rvsoc.cpu0.D_op2[19]
.sym 109867 rvsoc.cpu0.D_op2[23]
.sym 109871 rvsoc.cpu0.D_op2[21]
.sym 109875 $abc$63045$new_ys__n1275_
.sym 109876 $abc$63045$new_ys__n1272_
.sym 109877 rvsoc.cpu0.D_op1[17]
.sym 109878 rvsoc.cpu0.D_op2[17]
.sym 109879 $abc$63045$new_ys__n1072_
.sym 109880 $abc$63045$new_ys__n1075_
.sym 109881 $abc$63045$new_n4614_
.sym 109882 $abc$63045$new_n4612_
.sym 109883 rvsoc.cpu0.add_op12[17]
.sym 109884 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[17]
.sym 109885 $abc$63045$new_ys__n3828_
.sym 109886 $abc$63045$new_ys__n2413_inv_
.sym 109887 rvsoc.cpu0.D_op2[17]
.sym 109888 $abc$63045$new_ys__n1271_
.sym 109889 rvsoc.cpu0.D_op1[17]
.sym 109890 $abc$63045$new_ys__n1076_
.sym 109891 rvsoc.cpu0.add_op12[23]
.sym 109892 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[23]
.sym 109893 $abc$63045$new_ys__n3828_
.sym 109894 $abc$63045$new_ys__n2413_inv_
.sym 109895 rvsoc.cpu0.D_op2[27]
.sym 109899 $abc$63045$new_ys__n527_
.sym 109900 rvsoc.spi0.status[9]
.sym 109903 rvsoc.cpu0.D_op2[30]
.sym 109907 rvsoc.cpu0.D_op2[24]
.sym 109911 rvsoc.cpu0.D_op2[28]
.sym 109915 rvsoc.cpu0.D_op2[29]
.sym 109919 rvsoc.cpu0.D_op2[23]
.sym 109920 $abc$63045$new_ys__n1271_
.sym 109921 rvsoc.cpu0.D_op1[23]
.sym 109922 $abc$63045$new_ys__n1010_
.sym 109923 rvsoc.cpu0.D_op2[25]
.sym 109927 rvsoc.cpu0.D_op2[25]
.sym 109928 $abc$63045$new_ys__n1271_
.sym 109929 rvsoc.cpu0.D_op1[25]
.sym 109930 $abc$63045$new_ys__n988_
.sym 109931 $abc$63045$new_ys__n1275_
.sym 109932 $abc$63045$new_ys__n1272_
.sym 109933 rvsoc.cpu0.D_op1[23]
.sym 109934 rvsoc.cpu0.D_op2[23]
.sym 109935 $abc$63045$new_ys__n11625_inv_
.sym 109936 $abc$63045$new_ys__n1274_
.sym 109937 $abc$63045$new_n4541_
.sym 109938 $abc$63045$new_ys__n1873_inv_
.sym 109939 $abc$63045$new_ys__n1053_
.sym 109940 $abc$63045$new_ys__n1050_
.sym 109941 $abc$63045$new_n4656_
.sym 109942 $abc$63045$new_n4654_
.sym 109943 $abc$63045$new_n4162_
.sym 109944 $abc$63045$new_ys__n12758_inv_
.sym 109945 $abc$63045$new_ys__n1109_
.sym 109946 $abc$63045$new_n4546_
.sym 109947 $abc$63045$new_ys__n1275_
.sym 109948 $abc$63045$new_ys__n1272_
.sym 109949 rvsoc.cpu0.D_op1[19]
.sym 109950 rvsoc.cpu0.D_op2[19]
.sym 109951 $abc$63045$new_ys__n1009_
.sym 109952 $abc$63045$new_ys__n1006_
.sym 109953 $abc$63045$new_n4744_
.sym 109954 $abc$63045$new_n4742_
.sym 109955 rvsoc.cpu0.D_funct3[1]
.sym 109956 rvsoc.cpu0.D_funct3[0]
.sym 109957 rvsoc.cpu0.D_funct3[2]
.sym 109959 $abc$63045$new_ys__n1271_
.sym 109960 rvsoc.cpu0.D_op1[26]
.sym 109961 rvsoc.cpu0.D_op2[26]
.sym 109963 $abc$63045$new_ys__n12755_inv_
.sym 109964 $abc$63045$new_n4162_
.sym 109965 $abc$63045$new_ys__n1142_
.sym 109966 $abc$63045$new_n4474_
.sym 109967 $abc$63045$new_ys__n12791_inv_
.sym 109968 rvsoc.cpu0.D_op2[3]
.sym 109969 $abc$63045$new_n4163_
.sym 109970 $abc$63045$new_n6061_
.sym 109971 rvsoc.cpu0.D_funct3[0]
.sym 109972 $abc$63045$new_n6002_
.sym 109973 rvsoc.cpu0.D_funct3[2]
.sym 109974 $abc$63045$new_n6003_
.sym 109975 $abc$63045$new_n4762_
.sym 109976 $abc$63045$new_ys__n12754_inv_
.sym 109977 $abc$63045$new_ys__n970_
.sym 109979 rvsoc.cpu0.D_funct3[2]
.sym 109980 rvsoc.cpu0.D_funct3[1]
.sym 109981 rvsoc.cpu0.D_op2[5]
.sym 109982 rvsoc.cpu0.D_funct3[0]
.sym 109983 $abc$63045$new_ys__n1275_
.sym 109984 $abc$63045$new_ys__n1272_
.sym 109985 rvsoc.cpu0.D_op1[11]
.sym 109986 rvsoc.cpu0.D_op2[11]
.sym 109987 $abc$63045$auto$alumacc.cc:491:replace_alu$3233[31]
.sym 109988 $abc$63045$new_ys__n5587_
.sym 109989 rvsoc.cpu0.D_funct3[0]
.sym 109990 rvsoc.cpu0.D_funct3[1]
.sym 109991 $abc$63045$new_ys__n12755_inv_
.sym 109992 $abc$63045$new_n4762_
.sym 109995 rvsoc.cpu0.D_funct3[2]
.sym 109996 $abc$63045$new_n4173_
.sym 109997 $abc$63045$new_ys__n1259_
.sym 109998 $abc$63045$new_n4158_
.sym 109999 $abc$63045$new_n4823_
.sym 110000 $abc$63045$new_ys__n962_
.sym 110001 $abc$63045$new_n4824_
.sym 110002 $abc$63045$new_ys__n1873_inv_
.sym 110003 $abc$63045$new_ys__n1271_
.sym 110004 $abc$63045$new_ys__n1272_
.sym 110005 rvsoc.cpu0.D_op1[3]
.sym 110006 rvsoc.cpu0.D_op2[3]
.sym 110007 $abc$63045$new_ys__n1275_
.sym 110008 rvsoc.cpu0.D_op1[3]
.sym 110009 rvsoc.cpu0.D_op2[3]
.sym 110010 $abc$63045$new_ys__n1225_inv_
.sym 110011 rvsoc.cpu0.D_op2[3]
.sym 110012 $abc$63045$new_n4162_
.sym 110013 $abc$63045$new_ys__n12779_
.sym 110014 $abc$63045$new_n4289_
.sym 110015 $abc$63045$new_ys__n12783_inv_
.sym 110016 $abc$63045$new_ys__n12799_inv_
.sym 110017 rvsoc.cpu0.D_op2[3]
.sym 110018 rvsoc.cpu0.D_op2[4]
.sym 110019 rvsoc.cpu0.D_op2[4]
.sym 110020 $abc$63045$new_n4163_
.sym 110023 $abc$63045$new_n4162_
.sym 110024 $abc$63045$new_ys__n12754_inv_
.sym 110025 $abc$63045$new_ys__n1153_
.sym 110026 $abc$63045$new_n4450_
.sym 110027 $abc$63045$new_n4159_
.sym 110028 $abc$63045$new_ys__n1266_
.sym 110029 $abc$63045$new_n4168_
.sym 110031 $abc$63045$new_ys__n1271_
.sym 110032 $abc$63045$new_ys__n1272_
.sym 110033 rvsoc.cpu0.D_op1[0]
.sym 110034 rvsoc.cpu0.D_op2[0]
.sym 110035 $abc$63045$new_ys__n1275_
.sym 110036 $abc$63045$new_ys__n1272_
.sym 110037 rvsoc.cpu0.D_op1[10]
.sym 110038 rvsoc.cpu0.D_op2[10]
.sym 110039 rvsoc.cpu0.D_op1[14]
.sym 110040 rvsoc.cpu0.D_op1[13]
.sym 110041 rvsoc.cpu0.D_op2[0]
.sym 110043 rvsoc.cpu0.D_op2[10]
.sym 110044 $abc$63045$new_ys__n1271_
.sym 110045 rvsoc.cpu0.D_op1[10]
.sym 110046 $abc$63045$new_n4451_
.sym 110047 rvsoc.cpu0.D_op1[12]
.sym 110048 rvsoc.cpu0.D_op1[11]
.sym 110049 rvsoc.cpu0.D_op2[0]
.sym 110051 $abc$63045$new_ys__n1275_
.sym 110052 rvsoc.cpu0.D_op1[0]
.sym 110053 rvsoc.cpu0.D_op2[0]
.sym 110054 $abc$63045$new_ys__n1258_inv_
.sym 110055 rvsoc.cpu0.D_op2[0]
.sym 110056 rvsoc.cpu0.D_op1[0]
.sym 110057 $abc$63045$new_ys__n12842_inv_
.sym 110058 rvsoc.cpu0.D_op2[1]
.sym 110059 $abc$63045$new_ys__n12850_inv_
.sym 110060 $abc$63045$new_ys__n12848_inv_
.sym 110061 rvsoc.cpu0.D_op2[1]
.sym 110063 rvsoc.cpu0.D_op1[4]
.sym 110064 rvsoc.cpu0.D_op1[3]
.sym 110065 rvsoc.cpu0.D_op2[0]
.sym 110067 $abc$63045$new_ys__n12848_inv_
.sym 110068 $abc$63045$new_ys__n12846_inv_
.sym 110069 rvsoc.cpu0.D_op2[1]
.sym 110071 $abc$63045$new_ys__n12852_inv_
.sym 110072 $abc$63045$new_ys__n12850_inv_
.sym 110073 rvsoc.cpu0.D_op2[1]
.sym 110075 $abc$63045$new_ys__n12846_inv_
.sym 110076 $abc$63045$new_ys__n12844_inv_
.sym 110077 rvsoc.cpu0.D_op2[1]
.sym 110079 rvsoc.cpu0.D_op1[2]
.sym 110080 rvsoc.cpu0.D_op1[1]
.sym 110081 rvsoc.cpu0.D_op2[0]
.sym 110083 $abc$63045$new_ys__n12854_inv_
.sym 110084 $abc$63045$new_ys__n12852_inv_
.sym 110085 rvsoc.cpu0.D_op2[1]
.sym 110087 $abc$63045$new_ys__n12786_inv_
.sym 110088 $abc$63045$new_ys__n12778_
.sym 110089 rvsoc.cpu0.D_op2[3]
.sym 110091 $abc$63045$new_ys__n12790_inv_
.sym 110092 $abc$63045$new_ys__n12782_inv_
.sym 110093 rvsoc.cpu0.D_op2[3]
.sym 110099 $abc$63045$new_ys__n12822_inv_
.sym 110100 $abc$63045$new_ys__n12818_inv_
.sym 110101 rvsoc.cpu0.D_op2[2]
.sym 110103 $abc$63045$new_ys__n12810_inv_
.sym 110104 rvsoc.cpu0.D_op2[2]
.sym 110107 $abc$63045$new_ys__n12814_inv_
.sym 110108 $abc$63045$new_ys__n12810_inv_
.sym 110109 rvsoc.cpu0.D_op2[2]
.sym 110115 $abc$63045$new_ys__n12818_inv_
.sym 110116 $abc$63045$new_ys__n12814_inv_
.sym 110117 rvsoc.cpu0.D_op2[2]
.sym 110119 rvsoc.mem_vdata[0][10]
.sym 110120 rvsoc.mem_vdata[3][10]
.sym 110121 rvsoc.code_adrs[28]
.sym 110122 rvsoc.code_adrs[29]
.sym 110123 rvsoc.mem_vdata[1][10]
.sym 110124 rvsoc.mem_vdata[3][10]
.sym 110125 rvsoc.data_adrs[29]
.sym 110126 rvsoc.data_adrs[28]
.sym 110127 $PACKER_GND_NET
.sym 110139 $abc$63045$new_n5162_
.sym 110140 $abc$63045$new_n5161_
.sym 110141 $abc$63045$new_n3120_
.sym 110147 rvsoc.mem_vdata[0][10]
.sym 110148 rvsoc.mem_vdata[2][10]
.sym 110149 rvsoc.data_adrs[28]
.sym 110150 rvsoc.data_adrs[29]
.sym 110155 rvsoc.mem_vdata[1][8]
.sym 110156 rvsoc.mem_vdata[3][8]
.sym 110157 rvsoc.data_adrs[29]
.sym 110158 rvsoc.data_adrs[28]
.sym 110159 $PACKER_GND_NET
.sym 110163 rvsoc.mem_vdata[1][8]
.sym 110164 rvsoc.mem_vdata[3][8]
.sym 110165 rvsoc.code_adrs[29]
.sym 110166 rvsoc.code_adrs[28]
.sym 110167 rvsoc.mem_vdata[1][10]
.sym 110168 rvsoc.mem_vdata[2][10]
.sym 110169 rvsoc.code_adrs[29]
.sym 110170 rvsoc.code_adrs[28]
.sym 110171 $abc$63045$new_n4108_
.sym 110172 $abc$63045$new_n4109_
.sym 110173 $abc$63045$new_n4107_
.sym 110174 rvsoc.code_adrs[30]
.sym 110179 $PACKER_GND_NET
.sym 110183 rvsoc.mem_vdata[0][8]
.sym 110184 rvsoc.mem_vdata[2][8]
.sym 110185 rvsoc.data_adrs[28]
.sym 110186 rvsoc.data_adrs[29]
.sym 110187 rvsoc.mem_vdata[0][8]
.sym 110188 rvsoc.mem_vdata[2][8]
.sym 110189 rvsoc.code_adrs[28]
.sym 110190 rvsoc.code_adrs[29]
.sym 110191 rvsoc.mem_vdata[1][25]
.sym 110192 rvsoc.mem_vdata[3][25]
.sym 110193 rvsoc.code_adrs[29]
.sym 110194 rvsoc.code_adrs[28]
.sym 110195 rvsoc.mem_vdata[4][22]
.sym 110196 rvsoc.mem_vdata[5][22]
.sym 110197 rvsoc.code_adrs[29]
.sym 110198 rvsoc.code_adrs[28]
.sym 110199 $abc$63045$new_n4062_
.sym 110200 $abc$63045$new_n4063_
.sym 110201 $abc$63045$new_n4061_
.sym 110202 rvsoc.code_adrs[30]
.sym 110203 $abc$63045$new_n5091_
.sym 110204 $abc$63045$new_n5090_
.sym 110205 $abc$63045$new_n3120_
.sym 110207 rvsoc.mem_vdata[1][25]
.sym 110208 rvsoc.mem_vdata[3][25]
.sym 110209 rvsoc.data_adrs[29]
.sym 110210 rvsoc.data_adrs[28]
.sym 110211 $abc$63045$new_ys__n527_
.sym 110212 rvsoc.spi0.status[22]
.sym 110215 rvsoc.data_adrs[1]
.sym 110216 rvsoc.data_adrs[0]
.sym 110217 $abc$63045$new_ys__n44_
.sym 110219 rvsoc.code_adrs[31]
.sym 110220 $abc$63045$new_n4106_
.sym 110221 $abc$63045$new_ys__n4261_
.sym 110222 rvsoc.mem_vdata[15][10]
.sym 110223 rvsoc.mem_vdata[5][22]
.sym 110224 $abc$63045$new_ys__n11766_
.sym 110225 $abc$63045$new_n5280_
.sym 110226 $abc$63045$new_n5279_
.sym 110227 rvsoc.mem_vdata[4][10]
.sym 110228 rvsoc.mem_vdata[5][10]
.sym 110229 rvsoc.code_adrs[29]
.sym 110230 rvsoc.code_adrs[28]
.sym 110231 rvsoc.mem_vdata[5][10]
.sym 110232 $abc$63045$new_ys__n11766_
.sym 110233 $abc$63045$new_n5160_
.sym 110234 $abc$63045$new_n5159_
.sym 110235 rvsoc.code_adrs[31]
.sym 110236 $abc$63045$new_n4060_
.sym 110237 $abc$63045$new_ys__n4261_
.sym 110238 rvsoc.mem_vdata[15][8]
.sym 110239 $abc$63045$new_ys__n11298_
.sym 110240 rvsoc.mem_vdata[15][22]
.sym 110241 $abc$63045$new_ys__n11772_
.sym 110242 rvsoc.mem_vdata[4][22]
.sym 110243 $abc$63045$new_ys__n11298_
.sym 110244 rvsoc.mem_vdata[15][10]
.sym 110245 $abc$63045$new_ys__n11772_
.sym 110246 rvsoc.mem_vdata[4][10]
.sym 110247 rvsoc.data_adrs[0]
.sym 110248 $abc$63045$new_ys__n2852_
.sym 110251 $abc$63045$new_ys__n7758_
.sym 110252 $abc$63045$new_n5070_
.sym 110253 $abc$63045$new_ys__n2143_inv_
.sym 110254 rvsoc.data_adrs[1]
.sym 110255 $abc$63045$new_ys__n41_inv_
.sym 110256 $abc$63045$new_ys__n2405_inv_
.sym 110257 $abc$63045$new_ys__n2852_
.sym 110258 rvsoc.data_adrs[0]
.sym 110259 rvsoc.mem_vdata[5][26]
.sym 110260 $abc$63045$new_ys__n11766_
.sym 110261 $abc$63045$new_n5154_
.sym 110262 $abc$63045$new_n5153_
.sym 110263 $abc$63045$new_ys__n7753_
.sym 110264 $abc$63045$new_n5342_
.sym 110265 rvsoc.data_adrs[1]
.sym 110267 $abc$63045$new_ys__n41_inv_
.sym 110268 rvsoc.data_adrs[1]
.sym 110269 $abc$63045$new_ys__n2852_
.sym 110270 rvsoc.data_adrs[0]
.sym 110271 $abc$63045$new_ys__n2143_inv_
.sym 110272 $abc$63045$new_n5060_
.sym 110275 $abc$63045$new_ys__n7754_
.sym 110276 $abc$63045$new_n5342_
.sym 110277 rvsoc.data_adrs[1]
.sym 110279 $abc$63045$new_n5590_
.sym 110280 $abc$63045$new_n5334_
.sym 110281 $abc$63045$new_n5591_
.sym 110283 $abc$63045$new_n5057_
.sym 110284 $abc$63045$new_n5059_
.sym 110285 $abc$63045$new_ys__n7738_
.sym 110286 $abc$63045$new_n5351_
.sym 110287 $abc$63045$new_ys__n7755_
.sym 110288 $abc$63045$new_n5060_
.sym 110289 $abc$63045$new_ys__n2143_inv_
.sym 110290 rvsoc.data_adrs[1]
.sym 110291 $abc$63045$new_ys__n7759_
.sym 110292 $abc$63045$new_n5342_
.sym 110293 rvsoc.data_adrs[1]
.sym 110295 $abc$63045$new_n5414_
.sym 110296 $abc$63045$new_n5415_
.sym 110297 $abc$63045$new_n5334_
.sym 110298 $abc$63045$new_n5416_
.sym 110299 $abc$63045$new_ys__n9517_
.sym 110300 $abc$63045$new_n5342_
.sym 110301 rvsoc.data_adrs[1]
.sym 110303 $abc$63045$new_ys__n7758_
.sym 110304 $abc$63045$new_n5342_
.sym 110305 rvsoc.data_adrs[1]
.sym 110307 $abc$63045$new_n5340_
.sym 110308 $abc$63045$new_n5341_
.sym 110309 $abc$63045$new_n5334_
.sym 110310 $abc$63045$new_n5343_
.sym 110311 $abc$63045$new_n5365_
.sym 110312 $abc$63045$new_n5367_
.sym 110313 $abc$63045$new_n5363_
.sym 110314 $abc$63045$new_n5366_
.sym 110315 rvsoc.cpu0.D_funct3[2]
.sym 110319 $abc$63045$new_n5334_
.sym 110320 $abc$63045$new_n5350_
.sym 110321 $abc$63045$new_n5355_
.sym 110322 $abc$63045$new_n5352_
.sym 110323 $abc$63045$new_n5334_
.sym 110324 $abc$63045$new_n5400_
.sym 110325 $abc$63045$new_n5402_
.sym 110326 $abc$63045$new_n5403_
.sym 110327 $abc$63045$new_n5424_
.sym 110328 $abc$63045$new_n5425_
.sym 110329 $abc$63045$new_n5334_
.sym 110330 $abc$63045$new_n5426_
.sym 110331 $abc$63045$new_ys__n2143_inv_
.sym 110332 $abc$63045$new_n5084_
.sym 110333 $abc$63045$new_ys__n2852_
.sym 110335 $abc$63045$new_n5540_
.sym 110336 $abc$63045$new_n5334_
.sym 110337 $abc$63045$new_n5541_
.sym 110339 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[13]
.sym 110340 rvsoc.cpu0.E_op2[31]
.sym 110343 $abc$63045$new_n5334_
.sym 110344 $abc$63045$new_n5387_
.sym 110345 $abc$63045$new_n5389_
.sym 110346 $abc$63045$new_n5390_
.sym 110347 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[12]
.sym 110348 rvsoc.cpu0.E_op2[31]
.sym 110351 $abc$63045$new_ys__n11266_
.sym 110352 $abc$63045$new_ys__n7981_inv_
.sym 110353 $abc$63045$new_n5096_
.sym 110354 $abc$63045$new_n5093_
.sym 110355 rvsoc.cpu0.mulhu_val[12]
.sym 110356 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[12]
.sym 110357 rvsoc.cpu0.E_op2[31]
.sym 110358 rvsoc.cpu0.E_op1[31]
.sym 110359 $abc$63045$new_n5353_
.sym 110360 $abc$63045$new_n5096_
.sym 110363 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[6]
.sym 110364 $abc$63045$new_ys__n7004_inv_
.sym 110365 $abc$63045$new_n5096_
.sym 110366 rvsoc.cpu0.E_op2[31]
.sym 110367 $abc$63045$new_n5334_
.sym 110368 $abc$63045$new_n5374_
.sym 110369 $abc$63045$new_n5376_
.sym 110370 $abc$63045$new_n5377_
.sym 110371 $abc$63045$new_n5391_
.sym 110372 $abc$63045$new_n5392_
.sym 110373 $abc$63045$new_n5095_
.sym 110374 $abc$63045$new_n5096_
.sym 110375 $abc$63045$new_n6130_
.sym 110376 $abc$63045$new_n5096_
.sym 110377 $abc$63045$new_n6129_
.sym 110379 rvsoc.cpu0.E_op2[31]
.sym 110380 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[16]
.sym 110381 $abc$63045$new_n5096_
.sym 110382 $abc$63045$new_ys__n7014_
.sym 110383 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[3]
.sym 110384 $abc$63045$new_ys__n7001_inv_
.sym 110385 $abc$63045$new_n5096_
.sym 110386 rvsoc.cpu0.E_op2[31]
.sym 110387 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[24]
.sym 110388 $abc$63045$new_ys__n7022_inv_
.sym 110389 rvsoc.cpu0.E_op2[31]
.sym 110390 $abc$63045$new_n5096_
.sym 110391 $abc$63045$new_n6104_
.sym 110392 $abc$63045$new_n5096_
.sym 110393 $abc$63045$new_n6103_
.sym 110395 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[4]
.sym 110396 $abc$63045$new_ys__n7002_inv_
.sym 110397 $abc$63045$new_n5096_
.sym 110398 rvsoc.cpu0.E_op2[31]
.sym 110399 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[26]
.sym 110400 $abc$63045$new_ys__n7024_inv_
.sym 110401 rvsoc.cpu0.E_op2[31]
.sym 110402 $abc$63045$new_n5096_
.sym 110403 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[31]
.sym 110404 $abc$63045$new_ys__n7029_inv_
.sym 110405 rvsoc.cpu0.E_op2[31]
.sym 110406 $abc$63045$new_n5096_
.sym 110408 rvsoc.cpu0.mulhu_val[0]
.sym 110409 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[0]
.sym 110412 rvsoc.cpu0.mulhu_val[1]
.sym 110413 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[1]
.sym 110414 $auto$alumacc.cc:474:replace_alu$3218.C[1]
.sym 110416 rvsoc.cpu0.mulhu_val[2]
.sym 110417 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[2]
.sym 110418 $auto$alumacc.cc:474:replace_alu$3218.C[2]
.sym 110420 rvsoc.cpu0.mulhu_val[3]
.sym 110421 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[3]
.sym 110422 $auto$alumacc.cc:474:replace_alu$3218.C[3]
.sym 110424 rvsoc.cpu0.mulhu_val[4]
.sym 110425 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[4]
.sym 110426 $auto$alumacc.cc:474:replace_alu$3218.C[4]
.sym 110428 rvsoc.cpu0.mulhu_val[5]
.sym 110429 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[5]
.sym 110430 $auto$alumacc.cc:474:replace_alu$3218.C[5]
.sym 110432 rvsoc.cpu0.mulhu_val[6]
.sym 110433 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[6]
.sym 110434 $auto$alumacc.cc:474:replace_alu$3218.C[6]
.sym 110436 rvsoc.cpu0.mulhu_val[7]
.sym 110437 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[7]
.sym 110438 $auto$alumacc.cc:474:replace_alu$3218.C[7]
.sym 110440 rvsoc.cpu0.mulhu_val[8]
.sym 110441 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[8]
.sym 110442 $auto$alumacc.cc:474:replace_alu$3218.C[8]
.sym 110444 rvsoc.cpu0.mulhu_val[9]
.sym 110445 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[9]
.sym 110446 $auto$alumacc.cc:474:replace_alu$3218.C[9]
.sym 110448 rvsoc.cpu0.mulhu_val[10]
.sym 110449 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[10]
.sym 110450 $auto$alumacc.cc:474:replace_alu$3218.C[10]
.sym 110452 rvsoc.cpu0.mulhu_val[11]
.sym 110453 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[11]
.sym 110454 $auto$alumacc.cc:474:replace_alu$3218.C[11]
.sym 110456 rvsoc.cpu0.mulhu_val[12]
.sym 110457 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[12]
.sym 110458 $auto$alumacc.cc:474:replace_alu$3218.C[12]
.sym 110460 rvsoc.cpu0.mulhu_val[13]
.sym 110461 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[13]
.sym 110462 $auto$alumacc.cc:474:replace_alu$3218.C[13]
.sym 110464 rvsoc.cpu0.mulhu_val[14]
.sym 110465 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[14]
.sym 110466 $auto$alumacc.cc:474:replace_alu$3218.C[14]
.sym 110468 rvsoc.cpu0.mulhu_val[15]
.sym 110469 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[15]
.sym 110470 $auto$alumacc.cc:474:replace_alu$3218.C[15]
.sym 110472 rvsoc.cpu0.mulhu_val[16]
.sym 110473 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[16]
.sym 110474 $auto$alumacc.cc:474:replace_alu$3218.C[16]
.sym 110476 rvsoc.cpu0.mulhu_val[17]
.sym 110477 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[17]
.sym 110478 $auto$alumacc.cc:474:replace_alu$3218.C[17]
.sym 110480 rvsoc.cpu0.mulhu_val[18]
.sym 110481 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[18]
.sym 110482 $auto$alumacc.cc:474:replace_alu$3218.C[18]
.sym 110484 rvsoc.cpu0.mulhu_val[19]
.sym 110485 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[19]
.sym 110486 $auto$alumacc.cc:474:replace_alu$3218.C[19]
.sym 110488 rvsoc.cpu0.mulhu_val[20]
.sym 110489 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[20]
.sym 110490 $auto$alumacc.cc:474:replace_alu$3218.C[20]
.sym 110492 rvsoc.cpu0.mulhu_val[21]
.sym 110493 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[21]
.sym 110494 $auto$alumacc.cc:474:replace_alu$3218.C[21]
.sym 110496 rvsoc.cpu0.mulhu_val[22]
.sym 110497 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[22]
.sym 110498 $auto$alumacc.cc:474:replace_alu$3218.C[22]
.sym 110500 rvsoc.cpu0.mulhu_val[23]
.sym 110501 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[23]
.sym 110502 $auto$alumacc.cc:474:replace_alu$3218.C[23]
.sym 110504 rvsoc.cpu0.mulhu_val[24]
.sym 110505 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[24]
.sym 110506 $auto$alumacc.cc:474:replace_alu$3218.C[24]
.sym 110508 rvsoc.cpu0.mulhu_val[25]
.sym 110509 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[25]
.sym 110510 $auto$alumacc.cc:474:replace_alu$3218.C[25]
.sym 110512 rvsoc.cpu0.mulhu_val[26]
.sym 110513 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[26]
.sym 110514 $auto$alumacc.cc:474:replace_alu$3218.C[26]
.sym 110516 rvsoc.cpu0.mulhu_val[27]
.sym 110517 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[27]
.sym 110518 $auto$alumacc.cc:474:replace_alu$3218.C[27]
.sym 110520 rvsoc.cpu0.mulhu_val[28]
.sym 110521 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[28]
.sym 110522 $auto$alumacc.cc:474:replace_alu$3218.C[28]
.sym 110524 rvsoc.cpu0.mulhu_val[29]
.sym 110525 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[29]
.sym 110526 $auto$alumacc.cc:474:replace_alu$3218.C[29]
.sym 110528 rvsoc.cpu0.mulhu_val[30]
.sym 110529 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[30]
.sym 110530 $auto$alumacc.cc:474:replace_alu$3218.C[30]
.sym 110532 rvsoc.cpu0.mulhu_val[31]
.sym 110533 $abc$63045$auto$alumacc.cc:474:replace_alu$3218.BB[31]
.sym 110534 $auto$alumacc.cc:474:replace_alu$3218.C[31]
.sym 110535 $abc$63045$new_n4010_
.sym 110536 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[4]
.sym 110539 $abc$63045$new_n4010_
.sym 110540 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[8]
.sym 110543 $abc$63045$new_n4010_
.sym 110544 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[6]
.sym 110547 $abc$63045$new_n4010_
.sym 110548 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[14]
.sym 110551 $abc$63045$new_n4010_
.sym 110552 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[12]
.sym 110555 $abc$63045$new_n4010_
.sym 110556 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[11]
.sym 110559 $abc$63045$new_n4010_
.sym 110560 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[7]
.sym 110563 $abc$63045$new_n4010_
.sym 110564 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[2]
.sym 110567 $abc$63045$new_n4010_
.sym 110568 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[19]
.sym 110571 $abc$63045$new_n4010_
.sym 110572 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[10]
.sym 110575 $abc$63045$new_n4010_
.sym 110576 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[17]
.sym 110579 $abc$63045$new_n4010_
.sym 110580 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[18]
.sym 110583 $abc$63045$new_n4010_
.sym 110584 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[16]
.sym 110587 $abc$63045$new_ys__n7019_
.sym 110588 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[21]
.sym 110589 rvsoc.cpu0.E_op2[31]
.sym 110591 $abc$63045$new_n4010_
.sym 110592 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[23]
.sym 110595 $abc$63045$new_n4010_
.sym 110596 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[21]
.sym 110599 rvsoc.cpu0.mulhu_val[21]
.sym 110600 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[21]
.sym 110601 rvsoc.cpu0.E_op1[31]
.sym 110603 $abc$63045$new_n4010_
.sym 110604 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[30]
.sym 110607 $abc$63045$new_n4010_
.sym 110608 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[26]
.sym 110611 $abc$63045$new_n4010_
.sym 110612 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[27]
.sym 110615 $abc$63045$new_n4010_
.sym 110616 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[31]
.sym 110619 $abc$63045$new_n4010_
.sym 110620 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[13]
.sym 110623 $abc$63045$new_n4010_
.sym 110624 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[28]
.sym 110627 $abc$63045$new_n4010_
.sym 110628 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[24]
.sym 110631 rvsoc.uart0.rx_bitcnt[1]
.sym 110632 $abc$63045$new_ys__n2235_
.sym 110633 $abc$63045$new_ys__n4350_
.sym 110635 $abc$63045$auto$rtlil.cc:1819:NotGate$62567
.sym 110636 $abc$63045$new_n3339_
.sym 110637 $abc$63045$new_n3341_
.sym 110639 rvsoc.cpu0.E_add12[1]
.sym 110640 rvsoc.cpu0.E_op1[1]
.sym 110641 rvsoc.cpu0.E_op1[31]
.sym 110643 rvsoc.cpu0.E_op1[31]
.sym 110644 rvsoc.cpu0.E_add12[31]
.sym 110647 rvsoc.cpu0.E_add12[6]
.sym 110648 rvsoc.cpu0.E_op1[6]
.sym 110649 rvsoc.cpu0.E_op1[31]
.sym 110651 rvsoc.uart0.rx_bitcnt[0]
.sym 110652 $abc$63045$new_ys__n2233_
.sym 110653 $abc$63045$new_ys__n2235_
.sym 110654 rvsoc.resetn
.sym 110655 rvsoc.cpu0.D_insn_typ[12]
.sym 110656 $abc$63045$new_ys__n11122_inv_
.sym 110657 $abc$63045$new_n3338_
.sym 110658 $abc$63045$new_ys__n2882_inv_
.sym 110659 rvsoc.cpu0.E_add12[23]
.sym 110660 rvsoc.cpu0.E_op1[23]
.sym 110661 rvsoc.cpu0.E_op1[31]
.sym 110663 rvsoc.cpu0.add_op12[23]
.sym 110667 rvsoc.cpu0.add_op12[25]
.sym 110671 rvsoc.cpu0.E_add12[25]
.sym 110672 rvsoc.cpu0.E_op1[25]
.sym 110673 rvsoc.cpu0.E_op1[31]
.sym 110675 rvsoc.cpu0.D_op2[31]
.sym 110679 rvsoc.cpu0.add_op12[6]
.sym 110683 rvsoc.cpu0.E_add12[18]
.sym 110684 rvsoc.cpu0.E_op1[18]
.sym 110685 rvsoc.cpu0.E_op1[31]
.sym 110687 rvsoc.cpu0.add_op12[1]
.sym 110691 rvsoc.cpu0.add_op12[18]
.sym 110695 rvsoc.cpu0.add_op12[7]
.sym 110699 rvsoc.cpu0.D_op1[0]
.sym 110700 rvsoc.cpu0.D_insn[15]
.sym 110701 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 110703 rvsoc.cpu0.E_add12[7]
.sym 110704 rvsoc.cpu0.E_op1[7]
.sym 110705 rvsoc.cpu0.E_op1[31]
.sym 110707 rvsoc.cpu0.add_op12[0]
.sym 110711 rvsoc.cpu0.E_add12[0]
.sym 110712 rvsoc.cpu0.E_op1[0]
.sym 110713 rvsoc.cpu0.E_op1[31]
.sym 110715 rvsoc.cpu0.add_op12[5]
.sym 110719 rvsoc.cpu0.E_add12[5]
.sym 110720 rvsoc.cpu0.E_op1[5]
.sym 110721 rvsoc.cpu0.E_op1[31]
.sym 110723 rvsoc.cpu0.D_funct3[0]
.sym 110724 rvsoc.cpu0.D_funct3[1]
.sym 110727 rvsoc.cpu0.D_op1[16]
.sym 110731 rvsoc.cpu0.E_add12[17]
.sym 110732 rvsoc.cpu0.E_op1[17]
.sym 110733 rvsoc.cpu0.E_op1[31]
.sym 110735 rvsoc.cpu0.add_op12[5]
.sym 110736 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[5]
.sym 110737 $abc$63045$new_ys__n3828_
.sym 110738 $abc$63045$new_ys__n2413_inv_
.sym 110739 rvsoc.cpu0.E_add12[16]
.sym 110740 rvsoc.cpu0.E_op1[16]
.sym 110741 rvsoc.cpu0.E_op1[31]
.sym 110743 rvsoc.cpu0.D_op1[31]
.sym 110747 rvsoc.cpu0.add_op12[6]
.sym 110748 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[6]
.sym 110749 $abc$63045$new_ys__n3828_
.sym 110750 $abc$63045$new_ys__n2413_inv_
.sym 110751 rvsoc.cpu0.E_add12[21]
.sym 110752 rvsoc.cpu0.E_op1[21]
.sym 110753 rvsoc.cpu0.E_op1[31]
.sym 110755 rvsoc.cpu0.add_op12[1]
.sym 110756 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[1]
.sym 110757 $abc$63045$new_ys__n3828_
.sym 110758 $abc$63045$new_ys__n2413_inv_
.sym 110760 rvsoc.cpu0.D_op1[0]
.sym 110761 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[0]
.sym 110764 rvsoc.cpu0.D_op1[1]
.sym 110765 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[1]
.sym 110766 $auto$alumacc.cc:474:replace_alu$3231.C[1]
.sym 110768 rvsoc.cpu0.D_op1[2]
.sym 110769 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[2]
.sym 110770 $auto$alumacc.cc:474:replace_alu$3231.C[2]
.sym 110772 rvsoc.cpu0.D_op1[3]
.sym 110773 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[3]
.sym 110774 $auto$alumacc.cc:474:replace_alu$3231.C[3]
.sym 110776 rvsoc.cpu0.D_op1[4]
.sym 110777 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[4]
.sym 110778 $auto$alumacc.cc:474:replace_alu$3231.C[4]
.sym 110780 rvsoc.cpu0.D_op1[5]
.sym 110781 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[5]
.sym 110782 $auto$alumacc.cc:474:replace_alu$3231.C[5]
.sym 110784 rvsoc.cpu0.D_op1[6]
.sym 110785 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[6]
.sym 110786 $auto$alumacc.cc:474:replace_alu$3231.C[6]
.sym 110788 rvsoc.cpu0.D_op1[7]
.sym 110789 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[7]
.sym 110790 $auto$alumacc.cc:474:replace_alu$3231.C[7]
.sym 110792 rvsoc.cpu0.D_op1[8]
.sym 110793 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[8]
.sym 110794 $auto$alumacc.cc:474:replace_alu$3231.C[8]
.sym 110796 rvsoc.cpu0.D_op1[9]
.sym 110797 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[9]
.sym 110798 $auto$alumacc.cc:474:replace_alu$3231.C[9]
.sym 110800 rvsoc.cpu0.D_op1[10]
.sym 110801 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[10]
.sym 110802 $auto$alumacc.cc:474:replace_alu$3231.C[10]
.sym 110804 rvsoc.cpu0.D_op1[11]
.sym 110805 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[11]
.sym 110806 $auto$alumacc.cc:474:replace_alu$3231.C[11]
.sym 110808 rvsoc.cpu0.D_op1[12]
.sym 110809 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[12]
.sym 110810 $auto$alumacc.cc:474:replace_alu$3231.C[12]
.sym 110812 rvsoc.cpu0.D_op1[13]
.sym 110813 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[13]
.sym 110814 $auto$alumacc.cc:474:replace_alu$3231.C[13]
.sym 110816 rvsoc.cpu0.D_op1[14]
.sym 110817 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[14]
.sym 110818 $auto$alumacc.cc:474:replace_alu$3231.C[14]
.sym 110820 rvsoc.cpu0.D_op1[15]
.sym 110821 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[15]
.sym 110822 $auto$alumacc.cc:474:replace_alu$3231.C[15]
.sym 110824 rvsoc.cpu0.D_op1[16]
.sym 110825 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[16]
.sym 110826 $auto$alumacc.cc:474:replace_alu$3231.C[16]
.sym 110828 rvsoc.cpu0.D_op1[17]
.sym 110829 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[17]
.sym 110830 $auto$alumacc.cc:474:replace_alu$3231.C[17]
.sym 110832 rvsoc.cpu0.D_op1[18]
.sym 110833 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[18]
.sym 110834 $auto$alumacc.cc:474:replace_alu$3231.C[18]
.sym 110836 rvsoc.cpu0.D_op1[19]
.sym 110837 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[19]
.sym 110838 $auto$alumacc.cc:474:replace_alu$3231.C[19]
.sym 110840 rvsoc.cpu0.D_op1[20]
.sym 110841 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[20]
.sym 110842 $auto$alumacc.cc:474:replace_alu$3231.C[20]
.sym 110844 rvsoc.cpu0.D_op1[21]
.sym 110845 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[21]
.sym 110846 $auto$alumacc.cc:474:replace_alu$3231.C[21]
.sym 110848 rvsoc.cpu0.D_op1[22]
.sym 110849 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[22]
.sym 110850 $auto$alumacc.cc:474:replace_alu$3231.C[22]
.sym 110852 rvsoc.cpu0.D_op1[23]
.sym 110853 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[23]
.sym 110854 $auto$alumacc.cc:474:replace_alu$3231.C[23]
.sym 110856 rvsoc.cpu0.D_op1[24]
.sym 110857 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[24]
.sym 110858 $auto$alumacc.cc:474:replace_alu$3231.C[24]
.sym 110860 rvsoc.cpu0.D_op1[25]
.sym 110861 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[25]
.sym 110862 $auto$alumacc.cc:474:replace_alu$3231.C[25]
.sym 110864 rvsoc.cpu0.D_op1[26]
.sym 110865 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[26]
.sym 110866 $auto$alumacc.cc:474:replace_alu$3231.C[26]
.sym 110868 rvsoc.cpu0.D_op1[27]
.sym 110869 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[27]
.sym 110870 $auto$alumacc.cc:474:replace_alu$3231.C[27]
.sym 110872 rvsoc.cpu0.D_op1[28]
.sym 110873 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[28]
.sym 110874 $auto$alumacc.cc:474:replace_alu$3231.C[28]
.sym 110876 rvsoc.cpu0.D_op1[29]
.sym 110877 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[29]
.sym 110878 $auto$alumacc.cc:474:replace_alu$3231.C[29]
.sym 110880 rvsoc.cpu0.D_op1[30]
.sym 110881 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[30]
.sym 110882 $auto$alumacc.cc:474:replace_alu$3231.C[30]
.sym 110884 rvsoc.cpu0.D_op1[31]
.sym 110885 $abc$63045$auto$alumacc.cc:474:replace_alu$3221.BB[31]
.sym 110886 $auto$alumacc.cc:474:replace_alu$3231.C[31]
.sym 110890 $nextpnr_ICESTORM_LC_5$I3
.sym 110891 rvsoc.cpu0.add_op12[25]
.sym 110892 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[25]
.sym 110893 $abc$63045$new_ys__n3828_
.sym 110894 $abc$63045$new_ys__n2413_inv_
.sym 110895 rvsoc.cpu0.add_op12[26]
.sym 110896 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[26]
.sym 110897 $abc$63045$new_ys__n3828_
.sym 110898 $abc$63045$new_ys__n2413_inv_
.sym 110899 $abc$63045$new_ys__n1017_
.sym 110900 $abc$63045$new_ys__n1020_inv_
.sym 110901 $abc$63045$new_n4719_
.sym 110902 $abc$63045$new_ys__n1873_inv_
.sym 110903 $abc$63045$new_ys__n3895_inv_
.sym 110904 $abc$63045$new_ys__n2413_inv_
.sym 110905 $abc$63045$new_n4720_
.sym 110907 rvsoc.cpu0.add_op12[22]
.sym 110908 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[22]
.sym 110909 $abc$63045$new_ys__n3828_
.sym 110911 rvsoc.cpu0.add_op12[27]
.sym 110912 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[27]
.sym 110913 $abc$63045$new_ys__n3828_
.sym 110914 $abc$63045$new_ys__n2413_inv_
.sym 110915 rvsoc.cpu0.D_op2[19]
.sym 110916 $abc$63045$new_ys__n1271_
.sym 110917 rvsoc.cpu0.D_op1[19]
.sym 110918 $abc$63045$new_ys__n1054_
.sym 110919 $abc$63045$new_n4584_
.sym 110920 $abc$63045$new_n4809_
.sym 110921 $abc$63045$new_n4800_
.sym 110922 $abc$63045$new_n4807_
.sym 110923 rvsoc.cpu0.add_op12[22]
.sym 110927 $abc$63045$new_n4801_
.sym 110928 $abc$63045$new_n4805_
.sym 110929 $abc$63045$new_ys__n977_
.sym 110931 $abc$63045$new_n4162_
.sym 110932 $abc$63045$new_ys__n12745_
.sym 110933 $abc$63045$new_ys__n1252_
.sym 110934 $abc$63045$new_n4226_
.sym 110935 $abc$63045$new_ys__n1275_
.sym 110936 $abc$63045$new_ys__n1272_
.sym 110937 rvsoc.cpu0.D_op1[26]
.sym 110938 rvsoc.cpu0.D_op2[26]
.sym 110939 rvsoc.cpu0.E_add12[22]
.sym 110940 rvsoc.cpu0.E_op1[22]
.sym 110941 rvsoc.cpu0.E_op1[31]
.sym 110943 $abc$63045$new_ys__n1873_inv_
.sym 110944 $abc$63045$new_ys__n5466_
.sym 110945 $abc$63045$new_n4476_
.sym 110947 $abc$63045$new_ys__n1275_
.sym 110948 $abc$63045$new_ys__n1272_
.sym 110949 rvsoc.cpu0.D_op1[1]
.sym 110950 rvsoc.cpu0.D_op2[1]
.sym 110951 $abc$63045$new_n4867_
.sym 110952 $abc$63045$new_ys__n940_
.sym 110953 $abc$63045$new_ys__n1873_inv_
.sym 110955 $abc$63045$new_n4825_
.sym 110956 $abc$63045$new_n4829_
.sym 110957 $abc$63045$new_ys__n966_
.sym 110958 $abc$63045$new_ys__n959_
.sym 110959 rvsoc.cpu0.D_op1[30]
.sym 110960 rvsoc.cpu0.D_op2[30]
.sym 110961 $abc$63045$new_ys__n1275_
.sym 110963 $abc$63045$new_ys__n6314_
.sym 110964 rvsoc.cpu0.D_funct3[2]
.sym 110967 $abc$63045$new_n4762_
.sym 110968 $abc$63045$new_ys__n12758_inv_
.sym 110969 $abc$63045$new_ys__n930_
.sym 110971 $abc$63045$new_ys__n1275_
.sym 110972 $abc$63045$new_ys__n1272_
.sym 110973 rvsoc.cpu0.D_op1[27]
.sym 110974 rvsoc.cpu0.D_op2[27]
.sym 110975 $abc$63045$new_ys__n1271_
.sym 110976 rvsoc.cpu0.D_op1[27]
.sym 110977 rvsoc.cpu0.D_op2[27]
.sym 110979 $abc$63045$new_n4762_
.sym 110980 $abc$63045$new_ys__n12757_inv_
.sym 110981 $abc$63045$new_n4868_
.sym 110982 $abc$63045$new_n4872_
.sym 110983 $abc$63045$new_ys__n1275_
.sym 110984 $abc$63045$new_ys__n1272_
.sym 110985 rvsoc.cpu0.D_op1[6]
.sym 110986 rvsoc.cpu0.D_op2[6]
.sym 110987 $abc$63045$new_n4356_
.sym 110988 $abc$63045$new_n4360_
.sym 110989 $abc$63045$new_n4362_
.sym 110991 rvsoc.cpu0.D_op2[6]
.sym 110992 $abc$63045$new_ys__n1271_
.sym 110993 rvsoc.cpu0.D_op1[6]
.sym 110994 $abc$63045$new_ys__n1197_
.sym 110995 $abc$63045$new_ys__n1193_inv_
.sym 110996 $abc$63045$new_n4355_
.sym 110997 $abc$63045$new_ys__n1873_inv_
.sym 110998 $abc$63045$new_n4363_
.sym 110999 rvsoc.cpu0.D_op1[16]
.sym 111000 rvsoc.cpu0.D_op1[15]
.sym 111001 rvsoc.cpu0.D_op2[0]
.sym 111003 $abc$63045$new_ys__n1083_
.sym 111004 $abc$63045$new_n4585_
.sym 111005 $abc$63045$new_ys__n1080_
.sym 111006 $abc$63045$new_n4590_
.sym 111007 $abc$63045$new_ys__n1271_
.sym 111008 rvsoc.cpu0.D_op1[16]
.sym 111009 rvsoc.cpu0.D_op2[16]
.sym 111011 rvsoc.cpu0.D_op2[3]
.sym 111012 $abc$63045$new_n4162_
.sym 111013 $abc$63045$new_ys__n12776_
.sym 111015 $abc$63045$new_ys__n12858_inv_
.sym 111016 $abc$63045$new_ys__n12856_inv_
.sym 111017 rvsoc.cpu0.D_op2[1]
.sym 111019 $abc$63045$new_ys__n12816_inv_
.sym 111020 $abc$63045$new_ys__n12812_inv_
.sym 111021 rvsoc.cpu0.D_op2[2]
.sym 111023 $abc$63045$new_ys__n12844_inv_
.sym 111024 $abc$63045$new_ys__n12842_inv_
.sym 111025 rvsoc.cpu0.D_op2[1]
.sym 111027 $abc$63045$new_n4154_
.sym 111028 $abc$63045$new_ys__n12792_inv_
.sym 111029 $abc$63045$new_n4586_
.sym 111030 $abc$63045$new_n4163_
.sym 111031 $abc$63045$new_ys__n12856_inv_
.sym 111032 $abc$63045$new_ys__n12854_inv_
.sym 111033 rvsoc.cpu0.D_op2[1]
.sym 111035 $abc$63045$new_ys__n12820_inv_
.sym 111036 $abc$63045$new_ys__n12816_inv_
.sym 111037 rvsoc.cpu0.D_op2[2]
.sym 111039 $abc$63045$new_ys__n12776_
.sym 111040 $abc$63045$new_ys__n12784_inv_
.sym 111041 rvsoc.cpu0.D_op2[4]
.sym 111042 rvsoc.cpu0.D_op2[3]
.sym 111043 $abc$63045$new_ys__n12824_inv_
.sym 111044 $abc$63045$new_ys__n12820_inv_
.sym 111045 rvsoc.cpu0.D_op2[2]
.sym 111047 $abc$63045$new_ys__n12802_inv_
.sym 111048 $abc$63045$new_ys__n12794_inv_
.sym 111049 rvsoc.cpu0.D_op2[3]
.sym 111050 $abc$63045$new_n4162_
.sym 111051 $abc$63045$new_ys__n12778_
.sym 111052 $abc$63045$new_ys__n12794_inv_
.sym 111053 rvsoc.cpu0.D_op2[3]
.sym 111054 rvsoc.cpu0.D_op2[4]
.sym 111055 $abc$63045$new_ys__n12782_inv_
.sym 111056 rvsoc.cpu0.D_op2[3]
.sym 111057 $abc$63045$new_n4162_
.sym 111059 $abc$63045$new_ys__n12830_inv_
.sym 111060 $abc$63045$new_ys__n12826_inv_
.sym 111061 rvsoc.cpu0.D_op2[2]
.sym 111063 $abc$63045$new_ys__n12826_inv_
.sym 111064 $abc$63045$new_ys__n12822_inv_
.sym 111065 rvsoc.cpu0.D_op2[2]
.sym 111067 $abc$63045$new_ys__n12782_inv_
.sym 111068 $abc$63045$new_ys__n12798_inv_
.sym 111069 rvsoc.cpu0.D_op2[3]
.sym 111070 rvsoc.cpu0.D_op2[4]
.sym 111071 $abc$63045$new_ys__n12790_inv_
.sym 111072 rvsoc.cpu0.D_op2[3]
.sym 111073 $abc$63045$new_n4163_
.sym 111074 $abc$63045$new_n6054_
.sym 111075 rvsoc.cpu0.D_op2[3]
.sym 111076 $abc$63045$new_ys__n12786_inv_
.sym 111077 $abc$63045$new_n4163_
.sym 111078 $abc$63045$new_n4629_
.sym 111079 rvsoc.spi0.clkcount[1]
.sym 111080 rvsoc.spi0.clkcount[0]
.sym 111081 rvsoc.spi0.log2div[0]
.sym 111107 p15
.sym 111111 rvsoc.mem_vdata[1][12]
.sym 111112 rvsoc.mem_vdata[2][12]
.sym 111113 rvsoc.code_adrs[29]
.sym 111114 rvsoc.code_adrs[28]
.sym 111119 rvsoc.mem_vdata[0][12]
.sym 111120 rvsoc.mem_vdata[2][12]
.sym 111121 rvsoc.data_adrs[28]
.sym 111122 rvsoc.data_adrs[29]
.sym 111127 rvsoc.mem_vdata[1][12]
.sym 111128 rvsoc.mem_vdata[3][12]
.sym 111129 rvsoc.data_adrs[29]
.sym 111130 rvsoc.data_adrs[28]
.sym 111131 $PACKER_GND_NET
.sym 111135 $abc$63045$new_n5226_
.sym 111136 $abc$63045$new_n5225_
.sym 111137 $abc$63045$new_n3120_
.sym 111139 $PACKER_GND_NET
.sym 111143 rvsoc.mem_vdata[0][25]
.sym 111144 rvsoc.mem_vdata[2][25]
.sym 111145 rvsoc.code_adrs[28]
.sym 111146 rvsoc.code_adrs[29]
.sym 111151 $abc$63045$new_ys__n527_
.sym 111152 rvsoc.spi0.status[8]
.sym 111155 $abc$63045$new_n4057_
.sym 111156 $abc$63045$new_n4058_
.sym 111157 $abc$63045$new_n4056_
.sym 111158 rvsoc.code_adrs[30]
.sym 111159 $abc$63045$new_ys__n527_
.sym 111160 rvsoc.spi0.status[21]
.sym 111163 rvsoc.mem_vdata[4][8]
.sym 111164 rvsoc.mem_vdata[5][8]
.sym 111165 rvsoc.code_adrs[29]
.sym 111166 rvsoc.code_adrs[28]
.sym 111167 $abc$63045$new_n5124_
.sym 111168 $abc$63045$new_n5123_
.sym 111169 $abc$63045$new_n3120_
.sym 111171 rvsoc.mem_vdata[0][25]
.sym 111172 rvsoc.mem_vdata[2][25]
.sym 111173 rvsoc.data_adrs[28]
.sym 111174 rvsoc.data_adrs[29]
.sym 111175 $abc$63045$new_ys__n7756_
.sym 111176 $abc$63045$new_n5342_
.sym 111177 rvsoc.data_adrs[1]
.sym 111179 $abc$63045$new_n5057_
.sym 111180 $abc$63045$new_n5059_
.sym 111181 $abc$63045$new_ys__n7740_
.sym 111182 $abc$63045$new_n5375_
.sym 111183 rvsoc.code_adrs[31]
.sym 111184 $abc$63045$new_n4055_
.sym 111185 $abc$63045$new_ys__n4261_
.sym 111186 rvsoc.mem_vdata[15][25]
.sym 111187 $abc$63045$new_ys__n7757_
.sym 111188 $abc$63045$new_n5342_
.sym 111189 rvsoc.data_adrs[1]
.sym 111191 rvsoc.mem_vdata[5][8]
.sym 111192 $abc$63045$new_ys__n11766_
.sym 111193 $abc$63045$new_n5089_
.sym 111194 $abc$63045$new_n5088_
.sym 111195 $abc$63045$new_n5057_
.sym 111196 $abc$63045$new_n5059_
.sym 111197 $abc$63045$new_ys__n7741_
.sym 111198 $abc$63045$new_n5388_
.sym 111199 $abc$63045$new_n5059_
.sym 111200 $abc$63045$new_n5057_
.sym 111201 $abc$63045$new_ys__n7739_
.sym 111203 $abc$63045$new_n5059_
.sym 111204 $abc$63045$new_n5057_
.sym 111205 $abc$63045$new_ys__n9516_
.sym 111207 $abc$63045$new_ys__n2405_inv_
.sym 111208 $abc$63045$new_n5086_
.sym 111209 $abc$63045$new_ys__n2143_inv_
.sym 111211 $abc$63045$new_ys__n7750_
.sym 111212 $abc$63045$new_n5071_
.sym 111213 $abc$63045$new_n5236_
.sym 111214 $abc$63045$new_n5242_
.sym 111215 $abc$63045$new_n5059_
.sym 111216 $abc$63045$new_n5057_
.sym 111217 $abc$63045$new_ys__n7737_
.sym 111219 $abc$63045$new_ys__n7751_
.sym 111220 $abc$63045$new_n5071_
.sym 111221 $abc$63045$new_ys__n7759_
.sym 111222 $abc$63045$new_n5069_
.sym 111223 $abc$63045$new_ys__n41_inv_
.sym 111224 $abc$63045$new_ys__n2405_inv_
.sym 111225 $abc$63045$new_ys__n12872_inv_
.sym 111227 $abc$63045$new_ys__n9517_
.sym 111228 $abc$63045$new_n5057_
.sym 111229 $abc$63045$new_n5435_
.sym 111231 $abc$63045$new_n5059_
.sym 111232 $abc$63045$new_n5057_
.sym 111233 $abc$63045$new_ys__n7743_
.sym 111235 $abc$63045$new_ys__n41_inv_
.sym 111236 $abc$63045$new_ys__n2405_inv_
.sym 111237 rvsoc.cpu0.E_funct3[1]
.sym 111238 rvsoc.cpu0.E_funct3[0]
.sym 111239 $abc$63045$new_n5057_
.sym 111240 $abc$63045$new_n5059_
.sym 111241 $abc$63045$new_ys__n7742_
.sym 111242 $abc$63045$new_n5401_
.sym 111243 $abc$63045$new_ys__n7739_
.sym 111244 $abc$63045$new_n5085_
.sym 111245 $abc$63045$new_n5083_
.sym 111247 $abc$63045$new_ys__n41_inv_
.sym 111248 $abc$63045$new_ys__n2405_inv_
.sym 111251 $abc$63045$new_ys__n7742_
.sym 111252 $abc$63045$new_n5085_
.sym 111253 $abc$63045$new_n5083_
.sym 111254 $abc$63045$new_n5244_
.sym 111255 $abc$63045$new_ys__n2881_
.sym 111256 $abc$63045$new_ys__n2874_
.sym 111257 $abc$63045$new_n2912_
.sym 111258 $abc$63045$new_n2914_
.sym 111259 $abc$63045$new_ys__n7755_
.sym 111260 $abc$63045$new_n5057_
.sym 111261 $abc$63045$new_n5435_
.sym 111263 $abc$63045$new_ys__n7747_
.sym 111264 $abc$63045$new_n5071_
.sym 111265 $abc$63045$new_ys__n7755_
.sym 111266 $abc$63045$new_n5069_
.sym 111267 $abc$63045$new_ys__n7750_
.sym 111268 $abc$63045$new_n5057_
.sym 111269 $abc$63045$new_n5435_
.sym 111271 rvsoc.cpu0.E_mul_lolo[13]
.sym 111272 $abc$63045$new_n5083_
.sym 111273 $abc$63045$new_n5093_
.sym 111275 rvsoc.cpu0.mul_val[31]
.sym 111276 $abc$63045$new_n5083_
.sym 111277 $abc$63045$new_n5093_
.sym 111279 $abc$63045$new_ys__n3685_inv_
.sym 111280 rvsoc.cpu0.E_funct3[2]
.sym 111281 $abc$63045$new_n5335_
.sym 111282 $abc$63045$new_n5083_
.sym 111283 rvsoc.cpu0.E_mul_lolo[9]
.sym 111284 $abc$63045$new_n5083_
.sym 111285 $abc$63045$new_n5093_
.sym 111287 $abc$63045$new_ys__n3685_inv_
.sym 111288 rvsoc.cpu0.E_funct3[2]
.sym 111289 $abc$63045$new_n5335_
.sym 111290 $abc$63045$new_n5336_
.sym 111291 rvsoc.cpu0.E_mul_lolo[14]
.sym 111292 $abc$63045$new_n5083_
.sym 111293 $abc$63045$new_n5093_
.sym 111295 rvsoc.cpu0.E_mul_lolo[8]
.sym 111296 $abc$63045$new_n5083_
.sym 111297 $abc$63045$new_n5093_
.sym 111299 $abc$63045$new_n5334_
.sym 111300 $abc$63045$new_n5488_
.sym 111301 rvsoc.cpu0.mul_val[21]
.sym 111302 $abc$63045$new_n5083_
.sym 111303 rvsoc.cpu0.E_mul_lolo[11]
.sym 111304 $abc$63045$new_n5083_
.sym 111305 $abc$63045$new_n5093_
.sym 111307 rvsoc.cpu0.E_mul_lolo[10]
.sym 111308 $abc$63045$new_n5083_
.sym 111309 $abc$63045$new_n5093_
.sym 111311 $abc$63045$new_n5434_
.sym 111312 $abc$63045$new_n5334_
.sym 111313 $abc$63045$new_n5436_
.sym 111315 $abc$63045$new_n5520_
.sym 111316 $abc$63045$new_n5334_
.sym 111317 $abc$63045$new_n5521_
.sym 111319 rvsoc.cpu0.E_mul_lolo[12]
.sym 111320 $abc$63045$new_n5083_
.sym 111321 $abc$63045$new_n5093_
.sym 111323 rvsoc.cpu0.mul_val[26]
.sym 111324 $abc$63045$new_n5083_
.sym 111325 $abc$63045$new_n5093_
.sym 111327 rvsoc.cpu0.E_mul_lolo[15]
.sym 111328 $abc$63045$new_n5083_
.sym 111329 $abc$63045$new_n5093_
.sym 111331 $abc$63045$new_n5093_
.sym 111332 $abc$63045$new_ys__n11275_
.sym 111333 $abc$63045$new_n5581_
.sym 111334 $abc$63045$new_n5096_
.sym 111335 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[29]
.sym 111336 $abc$63045$new_ys__n7027_
.sym 111337 rvsoc.cpu0.E_op2[31]
.sym 111338 $abc$63045$new_n5093_
.sym 111339 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[30]
.sym 111340 $abc$63045$new_ys__n7028_
.sym 111341 rvsoc.cpu0.E_op2[31]
.sym 111342 $abc$63045$new_n5093_
.sym 111343 $abc$63045$new_n5093_
.sym 111344 $abc$63045$new_ys__n11274_
.sym 111345 $abc$63045$new_n5571_
.sym 111346 $abc$63045$new_n5096_
.sym 111347 $abc$63045$new_n5093_
.sym 111348 $abc$63045$new_ys__n11272_
.sym 111349 $abc$63045$new_n5551_
.sym 111350 $abc$63045$new_n5096_
.sym 111351 rvsoc.code_adrs[26]
.sym 111355 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[27]
.sym 111356 $abc$63045$new_ys__n7025_
.sym 111357 rvsoc.cpu0.E_op2[31]
.sym 111358 $abc$63045$new_n5093_
.sym 111359 rvsoc.code_adrs[31]
.sym 111363 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:205$176_Y[9]
.sym 111364 $abc$63045$new_ys__n7007_
.sym 111365 rvsoc.cpu0.E_op2[31]
.sym 111366 $abc$63045$new_n5093_
.sym 111367 $abc$63045$new_ys__n3313_inv_
.sym 111368 rvsoc.data_wdata[13]
.sym 111369 $abc$63045$new_ys__n2887_
.sym 111371 $abc$63045$new_ys__n3321_inv_
.sym 111372 rvsoc.data_wdata[17]
.sym 111373 $abc$63045$new_ys__n2887_
.sym 111375 $abc$63045$new_ys__n3349_inv_
.sym 111376 rvsoc.data_wdata[31]
.sym 111377 $abc$63045$new_ys__n2887_
.sym 111379 rvsoc.cpu0.mulhu_val[4]
.sym 111380 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[4]
.sym 111381 rvsoc.cpu0.E_op1[31]
.sym 111383 $abc$63045$new_ys__n3315_inv_
.sym 111384 rvsoc.data_wdata[14]
.sym 111385 $abc$63045$new_ys__n2887_
.sym 111387 $abc$63045$new_ys__n3309_inv_
.sym 111388 rvsoc.data_wdata[11]
.sym 111389 $abc$63045$new_ys__n2887_
.sym 111391 $abc$63045$new_ys__n3303_inv_
.sym 111392 rvsoc.data_wdata[8]
.sym 111393 $abc$63045$new_ys__n2887_
.sym 111395 $abc$63045$new_ys__n3307_inv_
.sym 111396 rvsoc.data_wdata[10]
.sym 111397 $abc$63045$new_ys__n2887_
.sym 111399 rvsoc.cpu0.F_actv_pc[13]
.sym 111403 rvsoc.cpu0.F_insn[26]
.sym 111407 rvsoc.cpu0.F_actv_pc[26]
.sym 111411 rvsoc.cpu0.mulhu_val[2]
.sym 111412 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[2]
.sym 111413 rvsoc.cpu0.E_op1[31]
.sym 111415 rvsoc.cpu0.F_actv_pc[29]
.sym 111419 rvsoc.cpu0.F_actv_pc[31]
.sym 111424 rvsoc.cpu0.mulhu_val[0]
.sym 111425 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[0]
.sym 111426 $PACKER_VCC_NET
.sym 111427 rvsoc.cpu0.E_add12[13]
.sym 111428 rvsoc.cpu0.E_op1[13]
.sym 111429 rvsoc.cpu0.E_op1[31]
.sym 111431 $abc$63045$new_n4010_
.sym 111432 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[22]
.sym 111435 $abc$63045$new_n4010_
.sym 111436 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[15]
.sym 111439 $abc$63045$new_n4010_
.sym 111440 rvsoc.uart0.rx_divcnt[1]
.sym 111441 rvsoc.uart0.rx_divcnt[0]
.sym 111444 $PACKER_VCC_NET
.sym 111445 rvsoc.uart0.rx_divcnt[0]
.sym 111447 $abc$63045$new_n4010_
.sym 111448 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[9]
.sym 111451 $abc$63045$new_n4010_
.sym 111452 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[3]
.sym 111455 $abc$63045$new_n4010_
.sym 111456 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[0]
.sym 111459 $abc$63045$new_n4010_
.sym 111460 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[5]
.sym 111464 rvsoc.uart0.rx_divcnt[0]
.sym 111469 rvsoc.uart0.rx_divcnt[1]
.sym 111473 rvsoc.uart0.rx_divcnt[2]
.sym 111474 $auto$alumacc.cc:474:replace_alu$3250.C[2]
.sym 111477 rvsoc.uart0.rx_divcnt[3]
.sym 111478 $auto$alumacc.cc:474:replace_alu$3250.C[3]
.sym 111481 rvsoc.uart0.rx_divcnt[4]
.sym 111482 $auto$alumacc.cc:474:replace_alu$3250.C[4]
.sym 111485 rvsoc.uart0.rx_divcnt[5]
.sym 111486 $auto$alumacc.cc:474:replace_alu$3250.C[5]
.sym 111489 rvsoc.uart0.rx_divcnt[6]
.sym 111490 $auto$alumacc.cc:474:replace_alu$3250.C[6]
.sym 111493 rvsoc.uart0.rx_divcnt[7]
.sym 111494 $auto$alumacc.cc:474:replace_alu$3250.C[7]
.sym 111497 rvsoc.uart0.rx_divcnt[8]
.sym 111498 $auto$alumacc.cc:474:replace_alu$3250.C[8]
.sym 111501 rvsoc.uart0.rx_divcnt[9]
.sym 111502 $auto$alumacc.cc:474:replace_alu$3250.C[9]
.sym 111505 rvsoc.uart0.rx_divcnt[10]
.sym 111506 $auto$alumacc.cc:474:replace_alu$3250.C[10]
.sym 111509 rvsoc.uart0.rx_divcnt[11]
.sym 111510 $auto$alumacc.cc:474:replace_alu$3250.C[11]
.sym 111513 rvsoc.uart0.rx_divcnt[12]
.sym 111514 $auto$alumacc.cc:474:replace_alu$3250.C[12]
.sym 111517 rvsoc.uart0.rx_divcnt[13]
.sym 111518 $auto$alumacc.cc:474:replace_alu$3250.C[13]
.sym 111521 rvsoc.uart0.rx_divcnt[14]
.sym 111522 $auto$alumacc.cc:474:replace_alu$3250.C[14]
.sym 111525 rvsoc.uart0.rx_divcnt[15]
.sym 111526 $auto$alumacc.cc:474:replace_alu$3250.C[15]
.sym 111529 rvsoc.uart0.rx_divcnt[16]
.sym 111530 $auto$alumacc.cc:474:replace_alu$3250.C[16]
.sym 111533 rvsoc.uart0.rx_divcnt[17]
.sym 111534 $auto$alumacc.cc:474:replace_alu$3250.C[17]
.sym 111537 rvsoc.uart0.rx_divcnt[18]
.sym 111538 $auto$alumacc.cc:474:replace_alu$3250.C[18]
.sym 111541 rvsoc.uart0.rx_divcnt[19]
.sym 111542 $auto$alumacc.cc:474:replace_alu$3250.C[19]
.sym 111545 rvsoc.uart0.rx_divcnt[20]
.sym 111546 $auto$alumacc.cc:474:replace_alu$3250.C[20]
.sym 111549 rvsoc.uart0.rx_divcnt[21]
.sym 111550 $auto$alumacc.cc:474:replace_alu$3250.C[21]
.sym 111553 rvsoc.uart0.rx_divcnt[22]
.sym 111554 $auto$alumacc.cc:474:replace_alu$3250.C[22]
.sym 111557 rvsoc.uart0.rx_divcnt[23]
.sym 111558 $auto$alumacc.cc:474:replace_alu$3250.C[23]
.sym 111561 rvsoc.uart0.rx_divcnt[24]
.sym 111562 $auto$alumacc.cc:474:replace_alu$3250.C[24]
.sym 111565 rvsoc.uart0.rx_divcnt[25]
.sym 111566 $auto$alumacc.cc:474:replace_alu$3250.C[25]
.sym 111569 rvsoc.uart0.rx_divcnt[26]
.sym 111570 $auto$alumacc.cc:474:replace_alu$3250.C[26]
.sym 111573 rvsoc.uart0.rx_divcnt[27]
.sym 111574 $auto$alumacc.cc:474:replace_alu$3250.C[27]
.sym 111577 rvsoc.uart0.rx_divcnt[28]
.sym 111578 $auto$alumacc.cc:474:replace_alu$3250.C[28]
.sym 111581 rvsoc.uart0.rx_divcnt[29]
.sym 111582 $auto$alumacc.cc:474:replace_alu$3250.C[29]
.sym 111585 rvsoc.uart0.rx_divcnt[30]
.sym 111586 $auto$alumacc.cc:474:replace_alu$3250.C[30]
.sym 111589 rvsoc.uart0.rx_divcnt[31]
.sym 111590 $auto$alumacc.cc:474:replace_alu$3250.C[31]
.sym 111595 $abc$63045$new_n4010_
.sym 111596 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[25]
.sym 111599 rvsoc.cpu0.E_op2[31]
.sym 111603 rvsoc.cpu0.D_insn_typ[0]
.sym 111604 rvsoc.cpu0.D_insn_typ[1]
.sym 111605 $abc$63045$new_ys__n1872_inv_
.sym 111607 rvsoc.cpu0.D_insn_typ[4]
.sym 111608 rvsoc.cpu0.D_insn_typ[5]
.sym 111611 rvsoc.uart0.status[0]
.sym 111612 $abc$63045$new_ys__n2880_
.sym 111613 $abc$63045$new_n4954_
.sym 111615 $abc$63045$new_n4010_
.sym 111616 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:85$404_Y[29]
.sym 111619 rvsoc.cpu0.E_op2[16]
.sym 111623 rvsoc.cpu0.add_op12[31]
.sym 111627 rvsoc.cpu0.add_op12[13]
.sym 111631 rvsoc.cpu0.E_add12[9]
.sym 111632 rvsoc.cpu0.E_op1[9]
.sym 111633 rvsoc.cpu0.E_op1[31]
.sym 111635 rvsoc.cpu0.D_op2[16]
.sym 111639 rvsoc.cpu0.add_op12[9]
.sym 111643 rvsoc.cpu0.D_insn_typ[14]
.sym 111644 rvsoc.cpu0.D_insn_typ[13]
.sym 111645 rvsoc.cpu0.D_insn_typ[8]
.sym 111647 rvsoc.cpu0.D_insn_typ[7]
.sym 111648 rvsoc.cpu0.D_insn_typ[3]
.sym 111649 $abc$63045$new_ys__n1872_inv_
.sym 111651 $abc$63045$new_n4185_
.sym 111652 $abc$63045$new_ys__n11122_inv_
.sym 111653 $abc$63045$new_n3341_
.sym 111654 $abc$63045$new_ys__n1873_inv_
.sym 111656 rvsoc.cpu0.D_op1[0]
.sym 111657 rvsoc.cpu0.D_op2[0]
.sym 111660 rvsoc.cpu0.D_op1[1]
.sym 111661 rvsoc.cpu0.D_op2[1]
.sym 111662 $auto$alumacc.cc:474:replace_alu$3228.C[1]
.sym 111664 rvsoc.cpu0.D_op1[2]
.sym 111665 rvsoc.cpu0.D_op2[2]
.sym 111666 $auto$alumacc.cc:474:replace_alu$3228.C[2]
.sym 111668 rvsoc.cpu0.D_op1[3]
.sym 111669 rvsoc.cpu0.D_op2[3]
.sym 111670 $auto$alumacc.cc:474:replace_alu$3228.C[3]
.sym 111672 rvsoc.cpu0.D_op1[4]
.sym 111673 rvsoc.cpu0.D_op2[4]
.sym 111674 $auto$alumacc.cc:474:replace_alu$3228.C[4]
.sym 111676 rvsoc.cpu0.D_op1[5]
.sym 111677 rvsoc.cpu0.D_op2[5]
.sym 111678 $auto$alumacc.cc:474:replace_alu$3228.C[5]
.sym 111680 rvsoc.cpu0.D_op1[6]
.sym 111681 rvsoc.cpu0.D_op2[6]
.sym 111682 $auto$alumacc.cc:474:replace_alu$3228.C[6]
.sym 111684 rvsoc.cpu0.D_op1[7]
.sym 111685 rvsoc.cpu0.D_op2[7]
.sym 111686 $auto$alumacc.cc:474:replace_alu$3228.C[7]
.sym 111688 rvsoc.cpu0.D_op1[8]
.sym 111689 rvsoc.cpu0.D_op2[8]
.sym 111690 $auto$alumacc.cc:474:replace_alu$3228.C[8]
.sym 111692 rvsoc.cpu0.D_op1[9]
.sym 111693 rvsoc.cpu0.D_op2[9]
.sym 111694 $auto$alumacc.cc:474:replace_alu$3228.C[9]
.sym 111696 rvsoc.cpu0.D_op1[10]
.sym 111697 rvsoc.cpu0.D_op2[10]
.sym 111698 $auto$alumacc.cc:474:replace_alu$3228.C[10]
.sym 111700 rvsoc.cpu0.D_op1[11]
.sym 111701 rvsoc.cpu0.D_op2[11]
.sym 111702 $auto$alumacc.cc:474:replace_alu$3228.C[11]
.sym 111704 rvsoc.cpu0.D_op1[12]
.sym 111705 rvsoc.cpu0.D_op2[12]
.sym 111706 $auto$alumacc.cc:474:replace_alu$3228.C[12]
.sym 111708 rvsoc.cpu0.D_op1[13]
.sym 111709 rvsoc.cpu0.D_op2[13]
.sym 111710 $auto$alumacc.cc:474:replace_alu$3228.C[13]
.sym 111712 rvsoc.cpu0.D_op1[14]
.sym 111713 rvsoc.cpu0.D_op2[14]
.sym 111714 $auto$alumacc.cc:474:replace_alu$3228.C[14]
.sym 111716 rvsoc.cpu0.D_op1[15]
.sym 111717 rvsoc.cpu0.D_op2[15]
.sym 111718 $auto$alumacc.cc:474:replace_alu$3228.C[15]
.sym 111720 rvsoc.cpu0.D_op1[16]
.sym 111721 rvsoc.cpu0.D_op2[16]
.sym 111722 $auto$alumacc.cc:474:replace_alu$3228.C[16]
.sym 111724 rvsoc.cpu0.D_op1[17]
.sym 111725 rvsoc.cpu0.D_op2[17]
.sym 111726 $auto$alumacc.cc:474:replace_alu$3228.C[17]
.sym 111728 rvsoc.cpu0.D_op1[18]
.sym 111729 rvsoc.cpu0.D_op2[18]
.sym 111730 $auto$alumacc.cc:474:replace_alu$3228.C[18]
.sym 111732 rvsoc.cpu0.D_op1[19]
.sym 111733 rvsoc.cpu0.D_op2[19]
.sym 111734 $auto$alumacc.cc:474:replace_alu$3228.C[19]
.sym 111736 rvsoc.cpu0.D_op1[20]
.sym 111737 rvsoc.cpu0.D_op2[20]
.sym 111738 $auto$alumacc.cc:474:replace_alu$3228.C[20]
.sym 111740 rvsoc.cpu0.D_op1[21]
.sym 111741 rvsoc.cpu0.D_op2[21]
.sym 111742 $auto$alumacc.cc:474:replace_alu$3228.C[21]
.sym 111744 rvsoc.cpu0.D_op1[22]
.sym 111745 rvsoc.cpu0.D_op2[22]
.sym 111746 $auto$alumacc.cc:474:replace_alu$3228.C[22]
.sym 111748 rvsoc.cpu0.D_op1[23]
.sym 111749 rvsoc.cpu0.D_op2[23]
.sym 111750 $auto$alumacc.cc:474:replace_alu$3228.C[23]
.sym 111752 rvsoc.cpu0.D_op1[24]
.sym 111753 rvsoc.cpu0.D_op2[24]
.sym 111754 $auto$alumacc.cc:474:replace_alu$3228.C[24]
.sym 111756 rvsoc.cpu0.D_op1[25]
.sym 111757 rvsoc.cpu0.D_op2[25]
.sym 111758 $auto$alumacc.cc:474:replace_alu$3228.C[25]
.sym 111760 rvsoc.cpu0.D_op1[26]
.sym 111761 rvsoc.cpu0.D_op2[26]
.sym 111762 $auto$alumacc.cc:474:replace_alu$3228.C[26]
.sym 111764 rvsoc.cpu0.D_op1[27]
.sym 111765 rvsoc.cpu0.D_op2[27]
.sym 111766 $auto$alumacc.cc:474:replace_alu$3228.C[27]
.sym 111768 rvsoc.cpu0.D_op1[28]
.sym 111769 rvsoc.cpu0.D_op2[28]
.sym 111770 $auto$alumacc.cc:474:replace_alu$3228.C[28]
.sym 111772 rvsoc.cpu0.D_op1[29]
.sym 111773 rvsoc.cpu0.D_op2[29]
.sym 111774 $auto$alumacc.cc:474:replace_alu$3228.C[29]
.sym 111776 rvsoc.cpu0.D_op1[30]
.sym 111777 rvsoc.cpu0.D_op2[30]
.sym 111778 $auto$alumacc.cc:474:replace_alu$3228.C[30]
.sym 111780 rvsoc.cpu0.D_op1[31]
.sym 111781 rvsoc.cpu0.D_op2[31]
.sym 111782 $auto$alumacc.cc:474:replace_alu$3228.C[31]
.sym 111783 rvsoc.cpu0.add_op12[27]
.sym 111787 rvsoc.cpu0.add_op12[8]
.sym 111788 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[8]
.sym 111789 $abc$63045$new_ys__n3828_
.sym 111790 $abc$63045$new_ys__n2413_inv_
.sym 111791 rvsoc.cpu0.E_add12[27]
.sym 111792 rvsoc.cpu0.E_op1[27]
.sym 111793 rvsoc.cpu0.E_op1[31]
.sym 111795 rvsoc.cpu0.add_op12[21]
.sym 111796 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[21]
.sym 111797 $abc$63045$new_ys__n3828_
.sym 111798 $abc$63045$new_ys__n2413_inv_
.sym 111799 rvsoc.cpu0.add_op12[11]
.sym 111800 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[11]
.sym 111801 $abc$63045$new_ys__n3828_
.sym 111802 $abc$63045$new_ys__n2413_inv_
.sym 111803 rvsoc.cpu0.add_op12[9]
.sym 111804 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[9]
.sym 111805 $abc$63045$new_ys__n3828_
.sym 111806 $abc$63045$new_ys__n2413_inv_
.sym 111807 rvsoc.cpu0.add_op12[13]
.sym 111808 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[13]
.sym 111809 $abc$63045$new_ys__n3828_
.sym 111810 $abc$63045$new_ys__n2413_inv_
.sym 111811 rvsoc.cpu0.add_op12[20]
.sym 111812 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[20]
.sym 111813 $abc$63045$new_ys__n3828_
.sym 111814 $abc$63045$new_ys__n2413_inv_
.sym 111815 rvsoc.cpu0.add_op12[24]
.sym 111816 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[24]
.sym 111817 $abc$63045$new_ys__n3828_
.sym 111818 $abc$63045$new_ys__n2413_inv_
.sym 111819 rvsoc.cpu0.add_op12[30]
.sym 111820 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[30]
.sym 111821 $abc$63045$new_ys__n3828_
.sym 111822 $abc$63045$new_ys__n2413_inv_
.sym 111823 $abc$63045$new_ys__n11324_
.sym 111824 $abc$63045$new_ys__n1275_
.sym 111825 $abc$63045$new_ys__n999_
.sym 111826 $abc$63045$new_ys__n994_inv_
.sym 111827 rvsoc.cpu0.add_op12[31]
.sym 111828 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[31]
.sym 111829 $abc$63045$new_ys__n3828_
.sym 111830 $abc$63045$new_ys__n2413_inv_
.sym 111831 rvsoc.cpu0.add_op12[16]
.sym 111832 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[16]
.sym 111833 $abc$63045$new_ys__n3828_
.sym 111834 $abc$63045$new_ys__n2413_inv_
.sym 111835 $abc$63045$new_ys__n1271_
.sym 111836 $abc$63045$new_ys__n1272_
.sym 111837 rvsoc.cpu0.D_op1[24]
.sym 111838 rvsoc.cpu0.D_op2[24]
.sym 111839 rvsoc.cpu0.D_funct3[2]
.sym 111840 $abc$63045$new_ys__n6314_
.sym 111843 rvsoc.cpu0.add_op12[19]
.sym 111844 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[19]
.sym 111845 $abc$63045$new_ys__n3828_
.sym 111846 $abc$63045$new_ys__n2413_inv_
.sym 111847 $abc$63045$new_ys__n1275_
.sym 111848 rvsoc.cpu0.D_op1[29]
.sym 111849 rvsoc.cpu0.D_op2[29]
.sym 111850 $abc$63045$new_ys__n939_inv_
.sym 111851 $abc$63045$new_n4912_
.sym 111852 $abc$63045$new_ys__n918_
.sym 111853 $abc$63045$new_ys__n922_
.sym 111854 $abc$63045$new_n4916_
.sym 111855 $abc$63045$new_ys__n1271_
.sym 111856 $abc$63045$new_ys__n1272_
.sym 111857 rvsoc.cpu0.D_op1[29]
.sym 111858 rvsoc.cpu0.D_op2[29]
.sym 111859 rvsoc.cpu0.E_add12[29]
.sym 111860 rvsoc.cpu0.E_op1[29]
.sym 111861 rvsoc.cpu0.E_op1[31]
.sym 111863 rvsoc.cpu0.add_op12[29]
.sym 111867 rvsoc.cpu0.add_op12[28]
.sym 111868 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[28]
.sym 111869 $abc$63045$new_ys__n3828_
.sym 111870 $abc$63045$new_ys__n2413_inv_
.sym 111871 $abc$63045$new_ys__n12937_
.sym 111872 $abc$63045$new_n4584_
.sym 111875 rvsoc.cpu0.add_op12[29]
.sym 111876 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[29]
.sym 111877 $abc$63045$new_ys__n3828_
.sym 111878 $abc$63045$new_ys__n2413_inv_
.sym 111879 $abc$63045$new_n4163_
.sym 111880 rvsoc.cpu0.D_op2[4]
.sym 111883 rvsoc.cpu0.E_add12[28]
.sym 111884 rvsoc.cpu0.E_op1[28]
.sym 111885 rvsoc.cpu0.E_op1[31]
.sym 111887 rvsoc.cpu0.D_op2[21]
.sym 111888 $abc$63045$new_ys__n1271_
.sym 111889 rvsoc.cpu0.D_op1[21]
.sym 111890 $abc$63045$new_n4698_
.sym 111891 rvsoc.cpu0.add_op12[28]
.sym 111895 $abc$63045$new_ys__n1031_inv_
.sym 111896 $abc$63045$new_n6048_
.sym 111897 $abc$63045$new_ys__n1873_inv_
.sym 111898 $abc$63045$new_n4700_
.sym 111899 $abc$63045$new_ys__n944_
.sym 111900 $abc$63045$new_n4874_
.sym 111903 $abc$63045$new_ys__n1275_
.sym 111904 $abc$63045$new_ys__n1272_
.sym 111905 rvsoc.cpu0.D_op1[21]
.sym 111906 rvsoc.cpu0.D_op2[21]
.sym 111907 $abc$63045$new_ys__n1028_
.sym 111908 $abc$63045$new_ys__n1032_
.sym 111909 $abc$63045$new_n4697_
.sym 111911 $abc$63045$new_ys__n1274_
.sym 111912 $abc$63045$new_ys__n11619_
.sym 111913 $abc$63045$new_ys__n1168_
.sym 111914 $abc$63045$new_n4402_
.sym 111915 rvsoc.cpu0.F_insn[20]
.sym 111919 $abc$63045$new_n4889_
.sym 111920 $abc$63045$new_ys__n933_
.sym 111921 $abc$63045$new_ys__n928_inv_
.sym 111923 $abc$63045$new_n4762_
.sym 111924 $abc$63045$new_ys__n12752_inv_
.sym 111925 $abc$63045$new_n4758_
.sym 111927 $abc$63045$new_n4162_
.sym 111928 $abc$63045$new_ys__n12752_inv_
.sym 111929 $abc$63045$new_ys__n1175_
.sym 111930 $abc$63045$new_n4408_
.sym 111931 $abc$63045$new_ys__n1271_
.sym 111932 $abc$63045$new_ys__n1272_
.sym 111933 rvsoc.cpu0.D_op1[30]
.sym 111934 rvsoc.cpu0.D_op2[30]
.sym 111935 $abc$63045$new_n4584_
.sym 111936 $abc$63045$new_n4897_
.sym 111937 $abc$63045$new_n4888_
.sym 111938 $abc$63045$new_n4895_
.sym 111939 $abc$63045$new_ys__n1275_
.sym 111940 $abc$63045$new_ys__n1272_
.sym 111941 rvsoc.cpu0.D_op1[8]
.sym 111942 rvsoc.cpu0.D_op2[8]
.sym 111943 $abc$63045$new_ys__n1087_
.sym 111944 $abc$63045$new_n4592_
.sym 111947 $abc$63045$new_ys__n1275_
.sym 111948 $abc$63045$new_ys__n1272_
.sym 111949 rvsoc.cpu0.D_op1[16]
.sym 111950 rvsoc.cpu0.D_op2[16]
.sym 111951 $abc$63045$new_ys__n12776_
.sym 111952 $abc$63045$new_ys__n12784_inv_
.sym 111953 rvsoc.cpu0.D_op2[3]
.sym 111955 rvsoc.cpu0.D_op1[25]
.sym 111959 rvsoc.cpu0.D_op1[18]
.sym 111960 rvsoc.cpu0.D_op1[17]
.sym 111961 rvsoc.cpu0.D_op2[0]
.sym 111963 $abc$63045$new_ys__n1275_
.sym 111964 rvsoc.cpu0.D_op1[2]
.sym 111965 rvsoc.cpu0.D_op2[2]
.sym 111966 $abc$63045$new_ys__n1236_inv_
.sym 111967 $abc$63045$new_n4763_
.sym 111968 $abc$63045$new_ys__n995_
.sym 111969 $abc$63045$new_n4757_
.sym 111970 $abc$63045$new_ys__n1873_inv_
.sym 111971 $abc$63045$new_ys__n1271_
.sym 111972 $abc$63045$new_ys__n1272_
.sym 111973 rvsoc.cpu0.D_op1[2]
.sym 111974 rvsoc.cpu0.D_op2[2]
.sym 111975 rvsoc.cpu0.D_op2[0]
.sym 111976 rvsoc.cpu0.D_op2[1]
.sym 111977 rvsoc.cpu0.D_op1[0]
.sym 111979 rvsoc.cpu0.D_op1[20]
.sym 111980 rvsoc.cpu0.D_op1[19]
.sym 111981 rvsoc.cpu0.D_op2[0]
.sym 111983 $abc$63045$new_ys__n12808_
.sym 111984 $abc$63045$new_ys__n12812_inv_
.sym 111985 rvsoc.cpu0.D_op2[2]
.sym 111987 rvsoc.cpu0.D_op2[3]
.sym 111988 $abc$63045$new_n4162_
.sym 111989 $abc$63045$new_ys__n12778_
.sym 111990 $abc$63045$new_n4257_
.sym 111991 rvsoc.cpu0.D_op1[28]
.sym 111992 rvsoc.cpu0.D_op1[27]
.sym 111993 rvsoc.cpu0.D_op2[0]
.sym 111994 rvsoc.cpu0.D_op2[1]
.sym 111995 $abc$63045$new_ys__n12800_inv_
.sym 111996 $abc$63045$new_ys__n12792_inv_
.sym 111997 rvsoc.cpu0.D_op2[3]
.sym 111998 $abc$63045$new_n4162_
.sym 111999 rvsoc.cpu0.D_op2[2]
.sym 112000 $abc$63045$new_ys__n12808_
.sym 112003 $abc$63045$new_ys__n12860_inv_
.sym 112004 $abc$63045$new_ys__n12858_inv_
.sym 112005 rvsoc.cpu0.D_op2[1]
.sym 112007 $abc$63045$new_n4891_
.sym 112008 $abc$63045$new_n4892_
.sym 112009 $abc$63045$new_ys__n12834_inv_
.sym 112010 rvsoc.cpu0.D_op2[2]
.sym 112011 $abc$63045$new_ys__n12862_inv_
.sym 112012 $abc$63045$new_ys__n12860_inv_
.sym 112013 rvsoc.cpu0.D_op2[1]
.sym 112031 $abc$63045$new_ys__n12834_inv_
.sym 112032 $abc$63045$new_ys__n12830_inv_
.sym 112033 rvsoc.cpu0.D_op2[2]
.sym 112035 $abc$63045$new_ys__n12806_inv_
.sym 112036 $abc$63045$new_ys__n12798_inv_
.sym 112037 rvsoc.cpu0.D_op2[3]
.sym 112038 $abc$63045$new_n4162_
.sym 112039 rvsoc.mem_vdata[1][11]
.sym 112040 rvsoc.mem_vdata[2][11]
.sym 112041 rvsoc.code_adrs[29]
.sym 112042 rvsoc.code_adrs[28]
.sym 112043 rvsoc.mem_vdata[0][11]
.sym 112044 rvsoc.mem_vdata[3][11]
.sym 112045 rvsoc.code_adrs[28]
.sym 112046 rvsoc.code_adrs[29]
.sym 112047 $abc$63045$new_n5194_
.sym 112048 $abc$63045$new_n5193_
.sym 112049 $abc$63045$new_n3120_
.sym 112051 rvsoc.mem_vdata[0][11]
.sym 112052 rvsoc.mem_vdata[2][11]
.sym 112053 rvsoc.data_adrs[28]
.sym 112054 rvsoc.data_adrs[29]
.sym 112055 $PACKER_GND_NET
.sym 112059 rvsoc.mem_vdata[1][11]
.sym 112060 rvsoc.mem_vdata[3][11]
.sym 112061 rvsoc.data_adrs[29]
.sym 112062 rvsoc.data_adrs[28]
.sym 112063 rvsoc.data_adrs[10]
.sym 112064 rvsoc.code_adrs[10]
.sym 112065 $abc$63045$new_ys__n5954_
.sym 112067 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$35853[0]
.sym 112068 $abc$63045$new_n2912_
.sym 112071 $abc$63045$new_n4052_
.sym 112072 $abc$63045$new_n4053_
.sym 112073 $abc$63045$new_n4051_
.sym 112074 rvsoc.code_adrs[30]
.sym 112075 $abc$63045$new_n4088_
.sym 112076 $abc$63045$new_n4089_
.sym 112077 $abc$63045$new_n4087_
.sym 112078 rvsoc.code_adrs[30]
.sym 112079 $PACKER_GND_NET
.sym 112083 rvsoc.mem_vdata[1][21]
.sym 112084 rvsoc.mem_vdata[3][21]
.sym 112085 rvsoc.code_adrs[29]
.sym 112086 rvsoc.code_adrs[28]
.sym 112087 rvsoc.mem_vdata[0][12]
.sym 112088 rvsoc.mem_vdata[3][12]
.sym 112089 rvsoc.code_adrs[28]
.sym 112090 rvsoc.code_adrs[29]
.sym 112091 $PACKER_GND_NET
.sym 112095 $abc$63045$new_n5261_
.sym 112096 $abc$63045$new_n5260_
.sym 112097 $abc$63045$new_n3120_
.sym 112099 rvsoc.mem_vdata[1][21]
.sym 112100 rvsoc.mem_vdata[3][21]
.sym 112101 rvsoc.data_adrs[29]
.sym 112102 rvsoc.data_adrs[28]
.sym 112103 rvsoc.code_adrs[31]
.sym 112104 $abc$63045$new_n3625_
.sym 112105 $abc$63045$new_ys__n4261_
.sym 112106 rvsoc.mem_vdata[15][21]
.sym 112107 rvsoc.mem_vdata[4][11]
.sym 112108 rvsoc.mem_vdata[5][11]
.sym 112109 rvsoc.code_adrs[29]
.sym 112110 rvsoc.code_adrs[28]
.sym 112111 rvsoc.mem_vdata[5][11]
.sym 112112 $abc$63045$new_ys__n11766_
.sym 112113 $abc$63045$new_n5192_
.sym 112114 $abc$63045$new_n5191_
.sym 112115 $abc$63045$new_n3627_
.sym 112116 $abc$63045$new_n3628_
.sym 112117 $abc$63045$new_n3626_
.sym 112118 rvsoc.code_adrs[30]
.sym 112119 rvsoc.mem_vdata[4][21]
.sym 112120 rvsoc.mem_vdata[5][21]
.sym 112121 rvsoc.code_adrs[29]
.sym 112122 rvsoc.code_adrs[28]
.sym 112123 rvsoc.mem_vdata[5][21]
.sym 112124 $abc$63045$new_ys__n11766_
.sym 112125 $abc$63045$new_n5259_
.sym 112126 $abc$63045$new_n5258_
.sym 112127 $abc$63045$new_ys__n2165_inv_
.sym 112128 rvsoc.uart0.div[21]
.sym 112129 $abc$63045$new_n3222_
.sym 112131 $abc$63045$new_ys__n11298_
.sym 112132 rvsoc.mem_vdata[15][21]
.sym 112133 $abc$63045$new_ys__n11772_
.sym 112134 rvsoc.mem_vdata[4][21]
.sym 112135 $abc$63045$new_ys__n2165_inv_
.sym 112136 rvsoc.uart0.div[12]
.sym 112137 $abc$63045$new_n3204_
.sym 112139 $abc$63045$new_ys__n7737_
.sym 112140 $abc$63045$new_n5085_
.sym 112141 $abc$63045$new_n5083_
.sym 112143 $abc$63045$new_n5057_
.sym 112144 $abc$63045$new_n5059_
.sym 112145 $abc$63045$new_n5061_
.sym 112146 $abc$63045$new_ys__n7766_
.sym 112147 rvsoc.mem_vdata[5][12]
.sym 112148 $abc$63045$new_ys__n11766_
.sym 112149 $abc$63045$new_n5224_
.sym 112150 $abc$63045$new_n5223_
.sym 112151 $abc$63045$new_ys__n11298_
.sym 112152 rvsoc.mem_vdata[15][12]
.sym 112153 $abc$63045$new_ys__n11772_
.sym 112154 rvsoc.mem_vdata[4][12]
.sym 112155 rvsoc.mem_vdata[4][12]
.sym 112156 rvsoc.mem_vdata[5][12]
.sym 112157 rvsoc.code_adrs[29]
.sym 112158 rvsoc.code_adrs[28]
.sym 112159 $abc$63045$new_ys__n7741_
.sym 112160 $abc$63045$new_n5085_
.sym 112161 $abc$63045$new_n5083_
.sym 112163 $abc$63045$new_ys__n9516_
.sym 112164 $abc$63045$new_n5085_
.sym 112165 $abc$63045$new_n5071_
.sym 112166 $abc$63045$new_ys__n7752_
.sym 112167 $abc$63045$new_n5062_
.sym 112168 $abc$63045$new_n5060_
.sym 112169 $abc$63045$new_ys__n2143_inv_
.sym 112170 rvsoc.data_adrs[1]
.sym 112171 $abc$63045$new_n5057_
.sym 112172 $abc$63045$new_n5059_
.sym 112173 $abc$63045$new_n5061_
.sym 112174 $abc$63045$new_ys__n7767_
.sym 112175 $abc$63045$new_ys__n2143_inv_
.sym 112176 $abc$63045$new_n5070_
.sym 112177 rvsoc.data_adrs[1]
.sym 112179 rvsoc.data_adrs[1]
.sym 112180 $abc$63045$new_n5062_
.sym 112181 $abc$63045$new_ys__n2143_inv_
.sym 112183 $abc$63045$new_ys__n7753_
.sym 112184 $abc$63045$new_n5057_
.sym 112185 $abc$63045$new_n5435_
.sym 112187 rvsoc.code_adrs[31]
.sym 112188 $abc$63045$new_n4086_
.sym 112189 $abc$63045$new_ys__n4261_
.sym 112190 rvsoc.mem_vdata[15][11]
.sym 112191 rvsoc.data_adrs[1]
.sym 112192 $abc$63045$new_n5060_
.sym 112193 $abc$63045$new_ys__n2143_inv_
.sym 112195 $abc$63045$new_ys__n2143_inv_
.sym 112196 $abc$63045$new_n5058_
.sym 112197 rvsoc.cpu0.E_funct3[1]
.sym 112199 $abc$63045$new_ys__n7758_
.sym 112200 $abc$63045$new_n5057_
.sym 112201 $abc$63045$new_n5083_
.sym 112203 $abc$63045$new_ys__n7756_
.sym 112204 $abc$63045$new_n5057_
.sym 112205 $abc$63045$new_n5083_
.sym 112207 $abc$63045$new_ys__n7738_
.sym 112208 $abc$63045$new_n5085_
.sym 112209 $abc$63045$new_n5083_
.sym 112211 $abc$63045$new_ys__n7740_
.sym 112212 $abc$63045$new_n5085_
.sym 112213 $abc$63045$new_n5083_
.sym 112215 $abc$63045$new_ys__n7743_
.sym 112216 $abc$63045$new_n5085_
.sym 112217 $abc$63045$new_n5083_
.sym 112219 $abc$63045$new_ys__n3682_inv_
.sym 112220 rvsoc.cpu0.E_funct3[2]
.sym 112221 $abc$63045$new_ys__n2143_inv_
.sym 112222 $abc$63045$new_n5060_
.sym 112223 $abc$63045$new_n5172_
.sym 112224 $abc$63045$new_n5189_
.sym 112225 $abc$63045$new_n5178_
.sym 112226 $abc$63045$new_n5195_
.sym 112227 $abc$63045$new_n5271_
.sym 112228 $abc$63045$new_n5288_
.sym 112229 $abc$63045$new_n5277_
.sym 112230 $abc$63045$new_n5294_
.sym 112231 rvsoc.cpu0.mul_val[30]
.sym 112232 $abc$63045$new_n5083_
.sym 112233 $abc$63045$new_n5510_
.sym 112234 $abc$63045$new_n5580_
.sym 112235 rvsoc.cpu0.E_mul_lolo[3]
.sym 112236 $abc$63045$new_n5083_
.sym 112237 $abc$63045$new_n5093_
.sym 112239 $abc$63045$new_n5446_
.sym 112240 $abc$63045$new_n5334_
.sym 112241 $abc$63045$new_n5447_
.sym 112243 $abc$63045$new_n5334_
.sym 112244 $abc$63045$new_n5466_
.sym 112245 rvsoc.cpu0.mul_val[19]
.sym 112246 $abc$63045$new_n5083_
.sym 112247 $abc$63045$new_n5140_
.sym 112248 $abc$63045$new_n5157_
.sym 112249 $abc$63045$new_n5146_
.sym 112250 $abc$63045$new_n5163_
.sym 112251 $abc$63045$new_ys__n3685_inv_
.sym 112252 rvsoc.cpu0.E_funct3[2]
.sym 112253 $abc$63045$new_n5335_
.sym 112254 $abc$63045$new_n5435_
.sym 112255 $abc$63045$new_ys__n2143_inv_
.sym 112256 $abc$63045$new_n5058_
.sym 112257 $abc$63045$new_ys__n2852_
.sym 112259 $abc$63045$new_ys__n2143_inv_
.sym 112260 $abc$63045$new_n5084_
.sym 112261 $abc$63045$new_ys__n2852_
.sym 112263 rvsoc.cpu0.mul_val[24]
.sym 112264 $abc$63045$new_n5083_
.sym 112265 $abc$63045$new_n5093_
.sym 112267 rvsoc.cpu0.F_actv_pc[7]
.sym 112271 rvsoc.cpu0.mul_val[29]
.sym 112272 $abc$63045$new_n5083_
.sym 112273 $abc$63045$new_n5510_
.sym 112274 $abc$63045$new_n5570_
.sym 112275 $abc$63045$new_n5334_
.sym 112276 $abc$63045$new_n5477_
.sym 112277 rvsoc.cpu0.mul_val[20]
.sym 112278 $abc$63045$new_n5083_
.sym 112279 $abc$63045$new_n5093_
.sym 112280 rvsoc.cpu0.E_mul_lolo[16]
.sym 112281 rvsoc.cpu0.E_mul_lhhl[0]
.sym 112282 $abc$63045$new_n5083_
.sym 112283 rvsoc.cpu0.mul_val[27]
.sym 112284 $abc$63045$new_n5083_
.sym 112285 $abc$63045$new_n5510_
.sym 112286 $abc$63045$new_n5550_
.sym 112288 rvsoc.cpu0.D_op3[0]
.sym 112289 rvsoc.cpu0.D_op1[0]
.sym 112291 rvsoc.cpu0.E_funct3[1]
.sym 112292 $abc$63045$new_n5084_
.sym 112293 $abc$63045$new_ys__n2143_inv_
.sym 112294 rvsoc.cpu0.E_funct3[0]
.sym 112296 rvsoc.cpu0.D_op3[0]
.sym 112297 rvsoc.cpu0.D_op1[0]
.sym 112300 rvsoc.cpu0.D_op3[1]
.sym 112301 rvsoc.cpu0.D_op1[1]
.sym 112302 $auto$alumacc.cc:474:replace_alu$3203.C[1]
.sym 112304 rvsoc.cpu0.D_op3[2]
.sym 112305 rvsoc.cpu0.D_op1[2]
.sym 112306 $auto$alumacc.cc:474:replace_alu$3203.C[2]
.sym 112308 rvsoc.cpu0.D_op3[3]
.sym 112309 rvsoc.cpu0.D_op1[3]
.sym 112310 $auto$alumacc.cc:474:replace_alu$3203.C[3]
.sym 112312 rvsoc.cpu0.D_op3[4]
.sym 112313 rvsoc.cpu0.D_op1[4]
.sym 112314 $auto$alumacc.cc:474:replace_alu$3203.C[4]
.sym 112316 rvsoc.cpu0.D_op3[5]
.sym 112317 rvsoc.cpu0.D_op1[5]
.sym 112318 $auto$alumacc.cc:474:replace_alu$3203.C[5]
.sym 112320 rvsoc.cpu0.D_op3[6]
.sym 112321 rvsoc.cpu0.D_op1[6]
.sym 112322 $auto$alumacc.cc:474:replace_alu$3203.C[6]
.sym 112324 rvsoc.cpu0.D_op3[7]
.sym 112325 rvsoc.cpu0.D_op1[7]
.sym 112326 $auto$alumacc.cc:474:replace_alu$3203.C[7]
.sym 112328 rvsoc.cpu0.D_op3[8]
.sym 112329 rvsoc.cpu0.D_op1[8]
.sym 112330 $auto$alumacc.cc:474:replace_alu$3203.C[8]
.sym 112332 rvsoc.cpu0.D_op3[9]
.sym 112333 rvsoc.cpu0.D_op1[9]
.sym 112334 $auto$alumacc.cc:474:replace_alu$3203.C[9]
.sym 112336 rvsoc.cpu0.D_op3[10]
.sym 112337 rvsoc.cpu0.D_op1[10]
.sym 112338 $auto$alumacc.cc:474:replace_alu$3203.C[10]
.sym 112340 rvsoc.cpu0.D_op3[11]
.sym 112341 rvsoc.cpu0.D_op1[11]
.sym 112342 $auto$alumacc.cc:474:replace_alu$3203.C[11]
.sym 112344 rvsoc.cpu0.D_op3[12]
.sym 112345 rvsoc.cpu0.D_op1[12]
.sym 112346 $auto$alumacc.cc:474:replace_alu$3203.C[12]
.sym 112348 rvsoc.cpu0.D_op3[13]
.sym 112349 rvsoc.cpu0.D_op1[13]
.sym 112350 $auto$alumacc.cc:474:replace_alu$3203.C[13]
.sym 112352 rvsoc.cpu0.D_op3[14]
.sym 112353 rvsoc.cpu0.D_op1[14]
.sym 112354 $auto$alumacc.cc:474:replace_alu$3203.C[14]
.sym 112356 rvsoc.cpu0.D_op3[15]
.sym 112357 rvsoc.cpu0.D_op1[15]
.sym 112358 $auto$alumacc.cc:474:replace_alu$3203.C[15]
.sym 112360 rvsoc.cpu0.D_op3[16]
.sym 112361 rvsoc.cpu0.D_op1[16]
.sym 112362 $auto$alumacc.cc:474:replace_alu$3203.C[16]
.sym 112364 rvsoc.cpu0.D_op3[17]
.sym 112365 rvsoc.cpu0.D_op1[17]
.sym 112366 $auto$alumacc.cc:474:replace_alu$3203.C[17]
.sym 112368 rvsoc.cpu0.D_op3[18]
.sym 112369 rvsoc.cpu0.D_op1[18]
.sym 112370 $auto$alumacc.cc:474:replace_alu$3203.C[18]
.sym 112372 rvsoc.cpu0.D_op3[19]
.sym 112373 rvsoc.cpu0.D_op1[19]
.sym 112374 $auto$alumacc.cc:474:replace_alu$3203.C[19]
.sym 112376 rvsoc.cpu0.D_op3[20]
.sym 112377 rvsoc.cpu0.D_op1[20]
.sym 112378 $auto$alumacc.cc:474:replace_alu$3203.C[20]
.sym 112380 rvsoc.cpu0.D_op3[21]
.sym 112381 rvsoc.cpu0.D_op1[21]
.sym 112382 $auto$alumacc.cc:474:replace_alu$3203.C[21]
.sym 112384 rvsoc.cpu0.D_op3[22]
.sym 112385 rvsoc.cpu0.D_op1[22]
.sym 112386 $auto$alumacc.cc:474:replace_alu$3203.C[22]
.sym 112388 rvsoc.cpu0.D_op3[23]
.sym 112389 rvsoc.cpu0.D_op1[23]
.sym 112390 $auto$alumacc.cc:474:replace_alu$3203.C[23]
.sym 112392 rvsoc.cpu0.D_op3[24]
.sym 112393 rvsoc.cpu0.D_op1[24]
.sym 112394 $auto$alumacc.cc:474:replace_alu$3203.C[24]
.sym 112396 rvsoc.cpu0.D_op3[25]
.sym 112397 rvsoc.cpu0.D_op1[25]
.sym 112398 $auto$alumacc.cc:474:replace_alu$3203.C[25]
.sym 112400 rvsoc.cpu0.D_op3[26]
.sym 112401 rvsoc.cpu0.D_op1[26]
.sym 112402 $auto$alumacc.cc:474:replace_alu$3203.C[26]
.sym 112404 rvsoc.cpu0.D_op3[27]
.sym 112405 rvsoc.cpu0.D_op1[27]
.sym 112406 $auto$alumacc.cc:474:replace_alu$3203.C[27]
.sym 112408 rvsoc.cpu0.D_op3[28]
.sym 112409 rvsoc.cpu0.D_op1[28]
.sym 112410 $auto$alumacc.cc:474:replace_alu$3203.C[28]
.sym 112412 rvsoc.cpu0.D_op3[29]
.sym 112413 rvsoc.cpu0.D_op1[29]
.sym 112414 $auto$alumacc.cc:474:replace_alu$3203.C[29]
.sym 112416 rvsoc.cpu0.D_op3[30]
.sym 112417 rvsoc.cpu0.D_op1[30]
.sym 112418 $auto$alumacc.cc:474:replace_alu$3203.C[30]
.sym 112420 rvsoc.cpu0.D_op3[31]
.sym 112421 rvsoc.cpu0.D_op1[31]
.sym 112422 $auto$alumacc.cc:474:replace_alu$3203.C[31]
.sym 112423 rvsoc.cpu0.D_op2[15]
.sym 112427 rvsoc.cpu0.add_op12[8]
.sym 112431 rvsoc.cpu0.mulhu_val[19]
.sym 112432 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[19]
.sym 112433 rvsoc.cpu0.E_op1[31]
.sym 112435 rvsoc.cpu0.mulhu_val[3]
.sym 112436 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[3]
.sym 112437 rvsoc.cpu0.E_op1[31]
.sym 112439 rvsoc.cpu0.mulhu_val[6]
.sym 112440 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[6]
.sym 112441 rvsoc.cpu0.E_op1[31]
.sym 112443 rvsoc.cpu0.D_op2[10]
.sym 112447 rvsoc.cpu0.mulhu_val[18]
.sym 112448 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[18]
.sym 112449 rvsoc.cpu0.E_op1[31]
.sym 112451 rvsoc.cpu0.D_op2[8]
.sym 112455 rvsoc.cpu0.E_op2[10]
.sym 112459 rvsoc.cpu0.D_op2[25]
.sym 112463 rvsoc.cpu0.E_op2[8]
.sym 112467 rvsoc.cpu0.E_op2[6]
.sym 112471 rvsoc.cpu0.E_op2[15]
.sym 112475 rvsoc.cpu0.E_op2[7]
.sym 112479 rvsoc.cpu0.mulhu_val[9]
.sym 112480 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[9]
.sym 112481 rvsoc.cpu0.E_op1[31]
.sym 112483 rvsoc.cpu0.D_actv_pc[26]
.sym 112487 rvsoc.code_adrs[10]
.sym 112491 rvsoc.cpu0.E_op2[0]
.sym 112495 rvsoc.code_adrs[31]
.sym 112496 $abc$63045$new_n4050_
.sym 112497 $abc$63045$new_ys__n4261_
.sym 112498 rvsoc.mem_vdata[15][12]
.sym 112499 p06
.sym 112500 $abc$63045$auto$alumacc.cc:491:replace_alu$3154[31]
.sym 112501 $abc$63045$new_ys__n525_
.sym 112503 rvsoc.cpu0.E_op2[5]
.sym 112507 rvsoc.cpu0.mulhu_val[16]
.sym 112508 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[16]
.sym 112509 rvsoc.cpu0.E_op1[31]
.sym 112511 rvsoc.cpu0.mulhu_val[22]
.sym 112512 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[22]
.sym 112513 rvsoc.cpu0.E_op1[31]
.sym 112515 rvsoc.cpu0.mulhu_val[17]
.sym 112516 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[17]
.sym 112517 rvsoc.cpu0.E_op1[31]
.sym 112519 rvsoc.cpu0.F_insn[16]
.sym 112523 rvsoc.cpu0.mulhu_val[29]
.sym 112524 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[29]
.sym 112525 rvsoc.cpu0.E_op1[31]
.sym 112527 rvsoc.cpu0.F_insn[25]
.sym 112531 rvsoc.cpu0.mulhu_val[27]
.sym 112532 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[27]
.sym 112533 rvsoc.cpu0.E_op1[31]
.sym 112535 rvsoc.cpu0.F_insn_typ[5]
.sym 112539 rvsoc.cpu0.mulhu_val[31]
.sym 112540 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[31]
.sym 112541 rvsoc.cpu0.E_op1[31]
.sym 112543 rvsoc.cpu0.mulhu_val[30]
.sym 112544 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[30]
.sym 112545 rvsoc.cpu0.E_op1[31]
.sym 112547 rvsoc.cpu0.F_insn[24]
.sym 112551 rvsoc.cpu0.D_op2[0]
.sym 112555 rvsoc.cpu0.D_op2[17]
.sym 112559 rvsoc.cpu0.mulhu_val[26]
.sym 112560 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[26]
.sym 112561 rvsoc.cpu0.E_op1[31]
.sym 112563 rvsoc.cpu0.D_op2[5]
.sym 112567 rvsoc.cpu0.mulhu_val[24]
.sym 112568 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[24]
.sym 112569 rvsoc.cpu0.E_op1[31]
.sym 112571 rvsoc.cpu0.D_op2[7]
.sym 112575 rvsoc.cpu0.D_op2[6]
.sym 112579 rvsoc.cpu0.E_op2[17]
.sym 112583 rvsoc.cpu0.E_op2[25]
.sym 112587 rvsoc.data_wdata[13]
.sym 112591 rvsoc.data_wdata[21]
.sym 112603 $abc$63045$new_n2912_
.sym 112604 $abc$63045$new_n2914_
.sym 112607 rvsoc.data_wdata[26]
.sym 112611 rvsoc.data_wdata[22]
.sym 112615 rvsoc.cpu0.D_insn[20]
.sym 112616 rvsoc.cpu0.D_insn_typ[11]
.sym 112619 rvsoc.cpu0.E_op1[30]
.sym 112620 rvsoc.cpu0.E_op1[31]
.sym 112621 $abc$63045$new_ys__n44_
.sym 112622 $abc$63045$new_ys__n2471_inv_
.sym 112623 rvsoc.cpu0.F_insn[14]
.sym 112627 rvsoc.cpu0.E_op1[0]
.sym 112628 rvsoc.cpu0.E_op1[1]
.sym 112629 rvsoc.cpu0.E_op1[2]
.sym 112630 rvsoc.cpu0.E_op1[3]
.sym 112631 rvsoc.cpu0.E_add12[3]
.sym 112632 rvsoc.cpu0.E_op1[3]
.sym 112633 rvsoc.cpu0.E_op1[31]
.sym 112635 $abc$63045$new_n3725_
.sym 112636 $abc$63045$new_n3709_
.sym 112639 rvsoc.cpu0.E_add12[30]
.sym 112640 rvsoc.cpu0.E_op1[30]
.sym 112641 rvsoc.cpu0.E_op1[31]
.sym 112643 rvsoc.cpu0.E_add12[2]
.sym 112644 rvsoc.cpu0.E_op1[2]
.sym 112645 rvsoc.cpu0.E_op1[31]
.sym 112647 rvsoc.cpu0.add_op12[11]
.sym 112651 rvsoc.cpu0.E_add12[11]
.sym 112652 rvsoc.cpu0.E_op1[11]
.sym 112653 rvsoc.cpu0.E_op1[31]
.sym 112655 rvsoc.cpu0.add_op12[3]
.sym 112659 rvsoc.cpu0.add_op12[2]
.sym 112663 rvsoc.cpu0.add_op12[21]
.sym 112667 rvsoc.cpu0.add_op12[15]
.sym 112671 rvsoc.cpu0.add_op12[30]
.sym 112675 rvsoc.cpu0.E_add12[15]
.sym 112676 rvsoc.cpu0.E_op1[15]
.sym 112677 rvsoc.cpu0.E_op1[31]
.sym 112679 rvsoc.cpu0.add_op12[2]
.sym 112680 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[2]
.sym 112681 $abc$63045$new_ys__n3828_
.sym 112682 $abc$63045$new_ys__n2413_inv_
.sym 112683 rvsoc.cpu0.add_op12[7]
.sym 112684 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[7]
.sym 112685 $abc$63045$new_ys__n3828_
.sym 112686 $abc$63045$new_ys__n2413_inv_
.sym 112687 rvsoc.cpu0.E_add12[20]
.sym 112688 rvsoc.cpu0.E_op1[20]
.sym 112689 rvsoc.cpu0.E_op1[31]
.sym 112691 rvsoc.cpu0.add_op12[20]
.sym 112695 rvsoc.cpu0.E_add12[19]
.sym 112696 rvsoc.cpu0.E_op1[19]
.sym 112697 rvsoc.cpu0.E_op1[31]
.sym 112699 rvsoc.cpu0.add_op12[4]
.sym 112700 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[4]
.sym 112701 $abc$63045$new_ys__n3828_
.sym 112702 $abc$63045$new_ys__n2413_inv_
.sym 112703 rvsoc.cpu0.D_op2[18]
.sym 112704 $abc$63045$new_ys__n1271_
.sym 112705 rvsoc.cpu0.D_op1[18]
.sym 112706 $abc$63045$new_n4635_
.sym 112707 rvsoc.cpu0.add_op12[19]
.sym 112711 rvsoc.cpu0.F_insn[27]
.sym 112715 rvsoc.cpu0.add_op12[18]
.sym 112716 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[18]
.sym 112717 $abc$63045$new_ys__n3828_
.sym 112719 $abc$63045$new_ys__n1275_
.sym 112720 rvsoc.cpu0.D_op1[22]
.sym 112721 rvsoc.cpu0.D_op2[22]
.sym 112722 $abc$63045$new_ys__n1016_inv_
.sym 112723 $abc$63045$new_ys__n3883_inv_
.sym 112724 $abc$63045$new_ys__n2413_inv_
.sym 112725 $abc$63045$new_n4634_
.sym 112727 rvsoc.cpu0.add_op12[12]
.sym 112728 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[12]
.sym 112729 $abc$63045$new_ys__n3828_
.sym 112730 $abc$63045$new_ys__n2413_inv_
.sym 112731 rvsoc.cpu0.D_op2[12]
.sym 112732 $abc$63045$new_ys__n1271_
.sym 112733 rvsoc.cpu0.D_op1[12]
.sym 112734 $abc$63045$new_ys__n1131_
.sym 112735 $abc$63045$new_ys__n1271_
.sym 112736 $abc$63045$new_ys__n1272_
.sym 112737 rvsoc.cpu0.D_op1[22]
.sym 112738 rvsoc.cpu0.D_op2[22]
.sym 112739 rvsoc.cpu0.add_op12[15]
.sym 112740 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:277$238_Y[15]
.sym 112741 $abc$63045$new_ys__n3828_
.sym 112742 $abc$63045$new_ys__n2413_inv_
.sym 112743 $abc$63045$new_ys__n1042_
.sym 112744 $abc$63045$new_ys__n1039_
.sym 112745 $abc$63045$new_ys__n1043_
.sym 112746 $abc$63045$new_n4676_
.sym 112747 rvsoc.data_wdata[8]
.sym 112751 rvsoc.cpu0.D_op2[13]
.sym 112752 $abc$63045$new_ys__n1271_
.sym 112753 rvsoc.cpu0.D_op1[13]
.sym 112754 $abc$63045$new_ys__n1120_
.sym 112755 $abc$63045$new_ys__n1271_
.sym 112756 $abc$63045$new_ys__n1272_
.sym 112757 rvsoc.cpu0.D_op1[20]
.sym 112758 rvsoc.cpu0.D_op2[20]
.sym 112759 $abc$63045$new_ys__n1275_
.sym 112760 rvsoc.cpu0.D_op1[20]
.sym 112761 rvsoc.cpu0.D_op2[20]
.sym 112762 $abc$63045$new_ys__n1038_inv_
.sym 112763 $abc$63045$new_ys__n1274_
.sym 112764 $abc$63045$new_ys__n11612_
.sym 112765 $abc$63045$new_ys__n1245_
.sym 112766 $abc$63045$new_n4221_
.sym 112767 $abc$63045$new_ys__n1275_
.sym 112768 $abc$63045$new_ys__n1272_
.sym 112769 rvsoc.cpu0.D_op1[13]
.sym 112770 rvsoc.cpu0.D_op2[13]
.sym 112771 $abc$63045$new_ys__n1271_
.sym 112772 rvsoc.cpu0.D_op1[1]
.sym 112773 rvsoc.cpu0.D_op2[1]
.sym 112775 rvsoc.cpu0.D_op1[31]
.sym 112776 rvsoc.cpu0.D_op2[31]
.sym 112777 $abc$63045$new_ys__n1272_
.sym 112778 $abc$63045$new_n4917_
.sym 112779 $abc$63045$new_n4381_
.sym 112780 $abc$63045$new_ys__n1186_
.sym 112781 $abc$63045$new_ys__n1179_
.sym 112782 $abc$63045$new_n4386_
.sym 112783 $abc$63045$new_ys__n1182_inv_
.sym 112784 $abc$63045$new_n4380_
.sym 112785 $abc$63045$new_ys__n1873_inv_
.sym 112786 $abc$63045$new_n4388_
.sym 112787 $abc$63045$new_ys__n1271_
.sym 112788 $abc$63045$new_ys__n1275_
.sym 112789 rvsoc.cpu0.D_op1[31]
.sym 112790 rvsoc.cpu0.D_op2[31]
.sym 112791 $abc$63045$new_ys__n1274_
.sym 112792 $abc$63045$new_ys__n11624_
.sym 112793 $abc$63045$new_n4518_
.sym 112795 $abc$63045$new_n4162_
.sym 112796 $abc$63045$new_ys__n12757_inv_
.sym 112797 $abc$63045$new_n4525_
.sym 112798 $abc$63045$new_n4523_
.sym 112799 $abc$63045$new_ys__n1271_
.sym 112800 rvsoc.cpu0.D_op1[7]
.sym 112801 rvsoc.cpu0.D_op2[7]
.sym 112803 $abc$63045$new_ys__n1275_
.sym 112804 $abc$63045$new_ys__n1272_
.sym 112805 rvsoc.cpu0.D_op1[7]
.sym 112806 rvsoc.cpu0.D_op2[7]
.sym 112807 $abc$63045$new_ys__n1271_
.sym 112808 $abc$63045$new_ys__n1272_
.sym 112809 rvsoc.cpu0.D_op1[15]
.sym 112810 rvsoc.cpu0.D_op2[15]
.sym 112811 rvsoc.cpu0.sys_count[18]
.sym 112812 rvsoc.cpu0.sys_count[50]
.sym 112813 rvsoc.cpu0.D_insn[27]
.sym 112814 rvsoc.cpu0.D_insn_typ[9]
.sym 112815 rvsoc.cpu0.D_op1[9]
.sym 112819 $abc$63045$new_ys__n1275_
.sym 112820 rvsoc.cpu0.D_op1[15]
.sym 112821 rvsoc.cpu0.D_op2[15]
.sym 112822 $abc$63045$new_ys__n1093_inv_
.sym 112823 $abc$63045$new_ys__n12759_inv_
.sym 112824 $abc$63045$new_n4762_
.sym 112825 $abc$63045$new_n4911_
.sym 112826 $abc$63045$new_ys__n1873_inv_
.sym 112827 $abc$63045$new_n4162_
.sym 112828 $abc$63045$new_ys__n12759_inv_
.sym 112829 $abc$63045$new_ys__n1098_
.sym 112830 $abc$63045$new_n4570_
.sym 112831 $abc$63045$new_ys__n11626_inv_
.sym 112832 $abc$63045$new_ys__n1274_
.sym 112833 $abc$63045$new_n4564_
.sym 112834 $abc$63045$new_ys__n1873_inv_
.sym 112835 rvsoc.cpu0.D_op1[7]
.sym 112839 $abc$63045$new_ys__n1064_
.sym 112840 $abc$63045$new_ys__n1061_
.sym 112841 $abc$63045$new_n4633_
.sym 112842 $abc$63045$new_ys__n1873_inv_
.sym 112843 rvsoc.cpu0.D_op1[12]
.sym 112847 rvsoc.cpu0.D_op2[28]
.sym 112848 $abc$63045$new_ys__n1271_
.sym 112849 rvsoc.cpu0.D_op1[28]
.sym 112850 $abc$63045$new_ys__n955_
.sym 112851 rvsoc.cpu0.sys_count[23]
.sym 112852 rvsoc.cpu0.sys_count[55]
.sym 112853 rvsoc.cpu0.D_insn[27]
.sym 112854 rvsoc.cpu0.D_insn_typ[9]
.sym 112855 $abc$63045$new_ys__n12791_inv_
.sym 112856 $abc$63045$new_ys__n12783_inv_
.sym 112857 rvsoc.cpu0.D_op2[3]
.sym 112859 rvsoc.cpu0.D_op1[17]
.sym 112863 rvsoc.cpu0.D_op1[21]
.sym 112867 $abc$63045$new_ys__n12783_inv_
.sym 112868 rvsoc.cpu0.D_op2[3]
.sym 112869 $abc$63045$new_n4162_
.sym 112871 $abc$63045$new_ys__n1275_
.sym 112872 $abc$63045$new_ys__n1272_
.sym 112873 rvsoc.cpu0.D_op1[28]
.sym 112874 rvsoc.cpu0.D_op2[28]
.sym 112875 rvsoc.cpu0.sys_count[30]
.sym 112876 rvsoc.cpu0.sys_count[62]
.sym 112877 rvsoc.cpu0.D_insn[27]
.sym 112878 rvsoc.cpu0.D_insn_typ[9]
.sym 112879 $abc$63045$new_ys__n1523_
.sym 112880 $abc$63045$new_n4767_
.sym 112883 $abc$63045$new_ys__n1271_
.sym 112884 rvsoc.cpu0.D_op1[8]
.sym 112885 rvsoc.cpu0.D_op2[8]
.sym 112887 $abc$63045$new_n4162_
.sym 112888 $abc$63045$new_ys__n12772_inv_
.sym 112889 $abc$63045$new_n4845_
.sym 112891 $abc$63045$new_n4762_
.sym 112892 $abc$63045$new_ys__n12756_inv_
.sym 112893 $abc$63045$new_n4848_
.sym 112894 $abc$63045$new_n4846_
.sym 112895 $abc$63045$new_n4853_
.sym 112896 $abc$63045$new_n4584_
.sym 112897 $abc$63045$new_n4844_
.sym 112898 $abc$63045$new_ys__n1873_inv_
.sym 112899 $abc$63045$new_n4162_
.sym 112900 $abc$63045$new_ys__n12756_inv_
.sym 112901 $abc$63045$new_n4497_
.sym 112903 $abc$63045$new_ys__n12780_inv_
.sym 112904 rvsoc.cpu0.D_op2[3]
.sym 112905 $abc$63045$new_n4162_
.sym 112907 $abc$63045$new_ys__n12788_inv_
.sym 112908 rvsoc.cpu0.D_op2[3]
.sym 112909 $abc$63045$new_n4163_
.sym 112910 $abc$63045$new_n6044_
.sym 112911 $abc$63045$new_ys__n12780_inv_
.sym 112912 $abc$63045$new_ys__n12796_inv_
.sym 112913 rvsoc.cpu0.D_op2[3]
.sym 112914 rvsoc.cpu0.D_op2[4]
.sym 112915 $abc$63045$new_ys__n1274_
.sym 112916 $abc$63045$new_ys__n11623_
.sym 112917 $abc$63045$new_n4499_
.sym 112918 $abc$63045$new_n4492_
.sym 112919 $abc$63045$new_ys__n1274_
.sym 112920 $abc$63045$new_ys__n11613_inv_
.sym 112921 $abc$63045$new_ys__n1241_
.sym 112922 $abc$63045$new_n4253_
.sym 112923 $abc$63045$new_ys__n12788_inv_
.sym 112924 $abc$63045$new_ys__n12780_inv_
.sym 112925 rvsoc.cpu0.D_op2[3]
.sym 112927 $abc$63045$new_ys__n12804_inv_
.sym 112928 $abc$63045$new_ys__n12796_inv_
.sym 112929 rvsoc.cpu0.D_op2[3]
.sym 112931 $abc$63045$new_ys__n1275_
.sym 112932 $abc$63045$new_ys__n1272_
.sym 112933 rvsoc.cpu0.D_op1[12]
.sym 112934 rvsoc.cpu0.D_op2[12]
.sym 112935 $abc$63045$new_ys__n12866_inv_
.sym 112936 rvsoc.cpu0.D_op2[1]
.sym 112939 rvsoc.cpu0.D_op1[28]
.sym 112940 rvsoc.cpu0.D_op1[27]
.sym 112941 rvsoc.cpu0.D_op2[1]
.sym 112942 rvsoc.cpu0.D_op2[0]
.sym 112943 $abc$63045$new_n4851_
.sym 112944 $abc$63045$new_n4852_
.sym 112945 $abc$63045$new_ys__n12832_inv_
.sym 112946 rvsoc.cpu0.D_op2[2]
.sym 112947 rvsoc.cpu0.D_op1[26]
.sym 112948 rvsoc.cpu0.D_op1[25]
.sym 112949 rvsoc.cpu0.D_op2[0]
.sym 112951 rvsoc.cpu0.D_op1[24]
.sym 112952 rvsoc.cpu0.D_op1[23]
.sym 112953 rvsoc.cpu0.D_op2[0]
.sym 112955 rvsoc.cpu0.D_op1[22]
.sym 112956 rvsoc.cpu0.D_op1[21]
.sym 112957 rvsoc.cpu0.D_op2[0]
.sym 112959 $abc$63045$new_ys__n12832_inv_
.sym 112960 $abc$63045$new_ys__n12828_inv_
.sym 112961 rvsoc.cpu0.D_op2[2]
.sym 112963 $abc$63045$new_ys__n12828_inv_
.sym 112964 $abc$63045$new_ys__n12824_inv_
.sym 112965 rvsoc.cpu0.D_op2[2]
.sym 112979 $abc$63045$new_ys__n12864_inv_
.sym 112980 $abc$63045$new_ys__n12862_inv_
.sym 112981 rvsoc.cpu0.D_op2[1]
.sym 112991 $abc$63045$new_ys__n12866_inv_
.sym 112992 $abc$63045$new_ys__n12864_inv_
.sym 112993 rvsoc.cpu0.D_op2[1]
.sym 112999 $PACKER_GND_NET
.sym 113003 $PACKER_GND_NET
.sym 113007 $PACKER_GND_NET
.sym 113011 rvsoc.data_adrs[14]
.sym 113012 rvsoc.code_adrs[14]
.sym 113013 $abc$63045$new_ys__n5954_
.sym 113015 rvsoc.data_adrs[15]
.sym 113016 rvsoc.code_adrs[15]
.sym 113017 $abc$63045$new_ys__n5954_
.sym 113019 rvsoc.data_adrs[8]
.sym 113020 rvsoc.code_adrs[8]
.sym 113021 $abc$63045$new_ys__n5954_
.sym 113023 $PACKER_GND_NET
.sym 113027 $PACKER_GND_NET
.sym 113031 $PACKER_GND_NET
.sym 113035 rvsoc.mem_vdata[0][21]
.sym 113036 rvsoc.mem_vdata[2][21]
.sym 113037 rvsoc.data_adrs[28]
.sym 113038 rvsoc.data_adrs[29]
.sym 113039 rvsoc.mem_vdata[0][21]
.sym 113040 rvsoc.mem_vdata[2][21]
.sym 113041 rvsoc.code_adrs[28]
.sym 113042 rvsoc.code_adrs[29]
.sym 113051 $PACKER_GND_NET
.sym 113063 $abc$63045$new_ys__n11299_inv_
.sym 113064 $abc$63045$new_ys__n2231_inv_
.sym 113065 $abc$63045$new_ys__n11766_
.sym 113066 rvsoc.resetn
.sym 113067 rvsoc.mem_vdata[1][24]
.sym 113068 rvsoc.mem_vdata[5][24]
.sym 113069 rvsoc.code_adrs[30]
.sym 113070 $abc$63045$new_ys__n12665_
.sym 113071 $abc$63045$new_n5081_
.sym 113072 $abc$63045$new_n5080_
.sym 113073 $abc$63045$new_n3120_
.sym 113075 $abc$63045$new_ys__n527_
.sym 113076 rvsoc.spi0.status[27]
.sym 113079 $abc$63045$new_ys__n527_
.sym 113080 rvsoc.spi0.status[24]
.sym 113083 $abc$63045$new_ys__n11298_
.sym 113084 rvsoc.mem_vdata[15][11]
.sym 113085 $abc$63045$new_ys__n11772_
.sym 113086 rvsoc.mem_vdata[4][11]
.sym 113087 $abc$63045$new_ys__n527_
.sym 113088 rvsoc.spi0.status[11]
.sym 113091 rvsoc.mem_vdata[1][24]
.sym 113092 rvsoc.mem_vdata[3][24]
.sym 113093 rvsoc.data_adrs[29]
.sym 113094 rvsoc.data_adrs[28]
.sym 113095 $abc$63045$new_n5057_
.sym 113096 $abc$63045$new_n5059_
.sym 113097 $abc$63045$new_n5061_
.sym 113098 $abc$63045$new_ys__n7765_
.sym 113099 $abc$63045$new_n5057_
.sym 113100 $abc$63045$new_n5059_
.sym 113101 $abc$63045$new_n5061_
.sym 113102 $abc$63045$new_ys__n7736_
.sym 113103 $abc$63045$new_n5204_
.sym 113104 $abc$63045$new_n5221_
.sym 113105 $abc$63045$new_n5210_
.sym 113106 $abc$63045$new_n5227_
.sym 113107 $abc$63045$new_n5057_
.sym 113108 $abc$63045$new_n5059_
.sym 113109 $abc$63045$new_n5061_
.sym 113110 $abc$63045$new_ys__n7761_
.sym 113111 $abc$63045$new_ys__n7745_
.sym 113112 $abc$63045$new_n5071_
.sym 113113 $abc$63045$new_ys__n7753_
.sym 113114 $abc$63045$new_n5069_
.sym 113115 $abc$63045$new_ys__n7749_
.sym 113116 $abc$63045$new_n5071_
.sym 113117 $abc$63045$new_ys__n7757_
.sym 113118 $abc$63045$new_n5069_
.sym 113119 $abc$63045$new_n5057_
.sym 113120 $abc$63045$new_n5059_
.sym 113121 $abc$63045$new_n5061_
.sym 113122 $abc$63045$new_ys__n7763_
.sym 113123 rvsoc.mem_vdata[5][24]
.sym 113124 $abc$63045$new_ys__n11766_
.sym 113125 $abc$63045$new_n5079_
.sym 113126 $abc$63045$new_n5078_
.sym 113127 $abc$63045$new_ys__n7749_
.sym 113128 $abc$63045$new_n5057_
.sym 113129 $abc$63045$new_n5435_
.sym 113131 $abc$63045$new_n5057_
.sym 113132 $abc$63045$new_n5059_
.sym 113133 $abc$63045$new_n5061_
.sym 113134 $abc$63045$new_ys__n7762_
.sym 113135 $abc$63045$new_ys__n7748_
.sym 113136 $abc$63045$new_n5071_
.sym 113137 $abc$63045$new_ys__n7756_
.sym 113138 $abc$63045$new_n5069_
.sym 113139 $abc$63045$new_ys__n7745_
.sym 113140 $abc$63045$new_n5057_
.sym 113141 $abc$63045$new_n5435_
.sym 113143 $abc$63045$new_n5056_
.sym 113144 $abc$63045$new_n5082_
.sym 113145 $abc$63045$new_n5068_
.sym 113146 $abc$63045$new_n5092_
.sym 113147 $PACKER_GND_NET
.sym 113151 $abc$63045$new_n5057_
.sym 113152 $abc$63045$new_n5059_
.sym 113153 $abc$63045$new_n5061_
.sym 113154 $abc$63045$new_ys__n7764_
.sym 113155 $abc$63045$new_ys__n7746_
.sym 113156 $abc$63045$new_n5071_
.sym 113157 $abc$63045$new_ys__n7754_
.sym 113158 $abc$63045$new_n5069_
.sym 113159 $abc$63045$new_ys__n7752_
.sym 113160 $abc$63045$new_n5057_
.sym 113161 $abc$63045$new_n5083_
.sym 113163 $abc$63045$new_ys__n7748_
.sym 113164 $abc$63045$new_n5057_
.sym 113165 $abc$63045$new_n5435_
.sym 113167 $abc$63045$new_ys__n7759_
.sym 113168 $abc$63045$new_n5057_
.sym 113169 $abc$63045$new_n5083_
.sym 113171 $abc$63045$new_ys__n7746_
.sym 113172 $abc$63045$new_n5057_
.sym 113173 $abc$63045$new_n5435_
.sym 113175 $abc$63045$new_ys__n7754_
.sym 113176 $abc$63045$new_n5057_
.sym 113177 $abc$63045$new_n5083_
.sym 113179 $abc$63045$new_n5108_
.sym 113180 $abc$63045$new_n5125_
.sym 113181 $abc$63045$new_n5114_
.sym 113182 $abc$63045$new_n5131_
.sym 113183 $abc$63045$new_ys__n9517_
.sym 113184 $abc$63045$new_n5069_
.sym 113185 $abc$63045$new_n5083_
.sym 113187 $abc$63045$new_ys__n7757_
.sym 113188 $abc$63045$new_n5057_
.sym 113189 $abc$63045$new_n5083_
.sym 113191 rvsoc.cpu0.E_mul_lolo[4]
.sym 113192 $abc$63045$new_n5083_
.sym 113193 $abc$63045$new_n5093_
.sym 113195 rvsoc.cpu0.mul_val[25]
.sym 113196 $abc$63045$new_n5083_
.sym 113197 $abc$63045$new_n5510_
.sym 113198 $abc$63045$new_n5530_
.sym 113199 $abc$63045$new_n5303_
.sym 113200 $abc$63045$new_n5320_
.sym 113201 $abc$63045$new_n5309_
.sym 113202 $abc$63045$new_n5326_
.sym 113203 rvsoc.cpu0.mul_val[0]
.sym 113204 $abc$63045$new_n5083_
.sym 113205 $abc$63045$new_n5093_
.sym 113207 rvsoc.cpu0.mul_val[28]
.sym 113208 $abc$63045$new_n5083_
.sym 113209 $abc$63045$new_n5510_
.sym 113210 $abc$63045$new_n5560_
.sym 113211 rvsoc.cpu0.E_mul_lolo[6]
.sym 113212 $abc$63045$new_n5083_
.sym 113213 $abc$63045$new_n5093_
.sym 113215 $abc$63045$new_ys__n527_
.sym 113216 rvsoc.spi0.status[17]
.sym 113219 rvsoc.cpu0.E_mul_lolo[1]
.sym 113220 $abc$63045$new_n5083_
.sym 113221 $abc$63045$new_n5093_
.sym 113223 rvsoc.cpu0.add_op12[14]
.sym 113227 rvsoc.cpu0.E_mul_lolo[2]
.sym 113228 $abc$63045$new_n5083_
.sym 113229 $abc$63045$new_n5093_
.sym 113232 rvsoc.cpu0.E_mul_lolo[0]
.sym 113235 rvsoc.cpu0.umul_lolo[2]
.sym 113239 rvsoc.cpu0.mul_val[17]
.sym 113240 $abc$63045$new_n5083_
.sym 113241 $abc$63045$new_n5093_
.sym 113243 rvsoc.cpu0.E_mul_lolo[7]
.sym 113244 $abc$63045$new_n5083_
.sym 113245 $abc$63045$new_n5093_
.sym 113247 rvsoc.cpu0.umul_lolo[12]
.sym 113251 rvsoc.cpu0.mul_val[23]
.sym 113252 $abc$63045$new_n5083_
.sym 113253 $abc$63045$new_n5509_
.sym 113254 $abc$63045$new_n5510_
.sym 113255 rvsoc.cpu0.D_insn_typ[5]
.sym 113256 rvsoc.cpu0.D_insn_typ[1]
.sym 113257 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[14]
.sym 113258 $abc$63045$new_n3295_
.sym 113259 rvsoc.cpu0.D_insn_typ[5]
.sym 113260 rvsoc.cpu0.D_insn_typ[1]
.sym 113261 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[3]
.sym 113262 $abc$63045$new_n3273_
.sym 113263 rvsoc.cpu0.D_insn_typ[5]
.sym 113264 rvsoc.cpu0.D_insn_typ[1]
.sym 113265 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[15]
.sym 113266 $abc$63045$new_n3297_
.sym 113267 rvsoc.cpu0.mulhu_val[1]
.sym 113268 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[1]
.sym 113269 rvsoc.cpu0.E_op1[31]
.sym 113271 rvsoc.cpu0.D_insn_typ[5]
.sym 113272 rvsoc.cpu0.D_insn_typ[1]
.sym 113273 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[0]
.sym 113274 $abc$63045$new_n3267_
.sym 113275 rvsoc.cpu0.D_insn_typ[5]
.sym 113276 rvsoc.cpu0.D_insn_typ[1]
.sym 113277 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[2]
.sym 113278 $abc$63045$new_n3271_
.sym 113279 rvsoc.cpu0.D_insn_typ[5]
.sym 113280 rvsoc.cpu0.D_insn_typ[1]
.sym 113281 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[1]
.sym 113282 $abc$63045$new_n3269_
.sym 113283 rvsoc.cpu0.D_insn_typ[5]
.sym 113284 rvsoc.cpu0.D_insn_typ[1]
.sym 113285 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[8]
.sym 113286 $abc$63045$new_n3283_
.sym 113287 rvsoc.cpu0.D_insn_typ[5]
.sym 113288 rvsoc.cpu0.D_insn_typ[1]
.sym 113289 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[10]
.sym 113290 $abc$63045$new_n3287_
.sym 113291 $abc$63045$new_ys__n318_inv_
.sym 113292 $abc$63045$new_ys__n317_inv_
.sym 113293 $abc$63045$new_ys__n316_inv_
.sym 113295 rvsoc.data_adrs[19]
.sym 113296 rvsoc.data_adrs[18]
.sym 113297 rvsoc.data_adrs[17]
.sym 113298 rvsoc.data_adrs[16]
.sym 113299 rvsoc.cpu0.D_insn_typ[5]
.sym 113300 rvsoc.cpu0.D_insn_typ[1]
.sym 113301 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[20]
.sym 113302 $abc$63045$new_n3307_
.sym 113303 rvsoc.data_adrs[23]
.sym 113304 rvsoc.data_adrs[22]
.sym 113305 rvsoc.data_adrs[21]
.sym 113306 rvsoc.data_adrs[20]
.sym 113307 rvsoc.cpu0.D_insn_typ[5]
.sym 113308 rvsoc.cpu0.D_insn_typ[1]
.sym 113309 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[16]
.sym 113310 $abc$63045$new_n3299_
.sym 113311 rvsoc.cpu0.D_insn_typ[5]
.sym 113312 rvsoc.cpu0.D_insn_typ[1]
.sym 113313 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[23]
.sym 113314 $abc$63045$new_n3313_
.sym 113315 rvsoc.cpu0.D_insn_typ[5]
.sym 113316 rvsoc.cpu0.D_insn_typ[1]
.sym 113317 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[19]
.sym 113318 $abc$63045$new_n3305_
.sym 113319 rvsoc.cpu0.E_add12[14]
.sym 113320 rvsoc.cpu0.E_op1[14]
.sym 113321 rvsoc.cpu0.E_op1[31]
.sym 113323 rvsoc.cpu0.umul_lolo[4]
.sym 113327 rvsoc.cpu0.mulhu_val[15]
.sym 113328 $abc$63045$techmap\rvsoc.cpu0.$sub$riscv/cpu.v:204$173_Y[15]
.sym 113329 rvsoc.cpu0.E_op1[31]
.sym 113331 rvsoc.cpu0.D_insn_typ[0]
.sym 113332 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[8]
.sym 113333 rvsoc.cpu0.D_insn_typ[4]
.sym 113334 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[8]
.sym 113335 rvsoc.cpu0.D_insn_typ[0]
.sym 113336 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[0]
.sym 113337 rvsoc.cpu0.D_insn_typ[4]
.sym 113338 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[0]
.sym 113339 rvsoc.cpu0.D_insn_typ[0]
.sym 113340 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[10]
.sym 113341 rvsoc.cpu0.D_insn_typ[4]
.sym 113342 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[10]
.sym 113343 rvsoc.cpu0.umul_lhhl[11]
.sym 113348 rvsoc.cpu0.D_op1[0]
.sym 113349 rvsoc.cpu0.D_insn[20]
.sym 113351 rvsoc.cpu0.D_insn_typ[5]
.sym 113352 rvsoc.cpu0.D_insn_typ[1]
.sym 113353 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[18]
.sym 113354 $abc$63045$new_n3303_
.sym 113355 rvsoc.cpu0.D_insn_typ[5]
.sym 113356 rvsoc.cpu0.D_insn_typ[1]
.sym 113357 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[22]
.sym 113358 $abc$63045$new_n3311_
.sym 113359 rvsoc.cpu0.D_insn_typ[0]
.sym 113360 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[18]
.sym 113361 rvsoc.cpu0.D_insn_typ[4]
.sym 113362 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[18]
.sym 113363 rvsoc.uart0.div[10]
.sym 113367 rvsoc.cpu0.D_insn_typ[0]
.sym 113368 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[20]
.sym 113369 rvsoc.cpu0.D_insn_typ[4]
.sym 113370 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[20]
.sym 113371 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 113372 rvsoc.uart0.status[0]
.sym 113375 rvsoc.cpu0.D_insn_typ[0]
.sym 113376 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[22]
.sym 113377 rvsoc.cpu0.D_insn_typ[4]
.sym 113378 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[22]
.sym 113379 rvsoc.cpu0.D_insn_typ[5]
.sym 113380 rvsoc.cpu0.D_insn_typ[1]
.sym 113381 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[21]
.sym 113382 $abc$63045$new_n3309_
.sym 113383 rvsoc.data_adrs[27]
.sym 113384 rvsoc.data_adrs[26]
.sym 113385 rvsoc.data_adrs[25]
.sym 113386 rvsoc.data_adrs[24]
.sym 113387 rvsoc.cpu0.D_insn_typ[0]
.sym 113388 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[26]
.sym 113389 rvsoc.cpu0.D_insn_typ[4]
.sym 113390 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[26]
.sym 113391 rvsoc.cpu0.D_insn_typ[0]
.sym 113392 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[24]
.sym 113393 rvsoc.cpu0.D_insn_typ[4]
.sym 113394 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[24]
.sym 113395 rvsoc.cpu0.D_insn_typ[5]
.sym 113396 rvsoc.cpu0.D_insn_typ[1]
.sym 113397 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[26]
.sym 113398 $abc$63045$new_n3319_
.sym 113399 rvsoc.cpu0.D_insn_typ[5]
.sym 113400 rvsoc.cpu0.D_insn_typ[1]
.sym 113401 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[25]
.sym 113402 $abc$63045$new_n3317_
.sym 113403 rvsoc.cpu0.D_insn_typ[5]
.sym 113404 rvsoc.cpu0.D_insn_typ[1]
.sym 113405 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[27]
.sym 113406 $abc$63045$new_n3321_
.sym 113407 rvsoc.cpu0.D_insn_typ[5]
.sym 113408 rvsoc.cpu0.D_insn_typ[1]
.sym 113409 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[24]
.sym 113410 $abc$63045$new_n3315_
.sym 113411 rvsoc.uart0.rx_divcnt[23]
.sym 113416 rvsoc.cpu0.mulhu_val[0]
.sym 113417 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[0]
.sym 113420 rvsoc.cpu0.mulhu_val[1]
.sym 113421 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[1]
.sym 113422 $auto$alumacc.cc:474:replace_alu$3215.C[1]
.sym 113424 rvsoc.cpu0.mulhu_val[2]
.sym 113425 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[2]
.sym 113426 $auto$alumacc.cc:474:replace_alu$3215.C[2]
.sym 113428 rvsoc.cpu0.mulhu_val[3]
.sym 113429 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[3]
.sym 113430 $auto$alumacc.cc:474:replace_alu$3215.C[3]
.sym 113432 rvsoc.cpu0.mulhu_val[4]
.sym 113433 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[4]
.sym 113434 $auto$alumacc.cc:474:replace_alu$3215.C[4]
.sym 113436 rvsoc.cpu0.mulhu_val[5]
.sym 113437 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[5]
.sym 113438 $auto$alumacc.cc:474:replace_alu$3215.C[5]
.sym 113440 rvsoc.cpu0.mulhu_val[6]
.sym 113441 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[6]
.sym 113442 $auto$alumacc.cc:474:replace_alu$3215.C[6]
.sym 113444 rvsoc.cpu0.mulhu_val[7]
.sym 113445 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[7]
.sym 113446 $auto$alumacc.cc:474:replace_alu$3215.C[7]
.sym 113448 rvsoc.cpu0.mulhu_val[8]
.sym 113449 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[8]
.sym 113450 $auto$alumacc.cc:474:replace_alu$3215.C[8]
.sym 113452 rvsoc.cpu0.mulhu_val[9]
.sym 113453 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[9]
.sym 113454 $auto$alumacc.cc:474:replace_alu$3215.C[9]
.sym 113456 rvsoc.cpu0.mulhu_val[10]
.sym 113457 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[10]
.sym 113458 $auto$alumacc.cc:474:replace_alu$3215.C[10]
.sym 113460 rvsoc.cpu0.mulhu_val[11]
.sym 113461 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[11]
.sym 113462 $auto$alumacc.cc:474:replace_alu$3215.C[11]
.sym 113464 rvsoc.cpu0.mulhu_val[12]
.sym 113465 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[12]
.sym 113466 $auto$alumacc.cc:474:replace_alu$3215.C[12]
.sym 113468 rvsoc.cpu0.mulhu_val[13]
.sym 113469 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[13]
.sym 113470 $auto$alumacc.cc:474:replace_alu$3215.C[13]
.sym 113472 rvsoc.cpu0.mulhu_val[14]
.sym 113473 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[14]
.sym 113474 $auto$alumacc.cc:474:replace_alu$3215.C[14]
.sym 113476 rvsoc.cpu0.mulhu_val[15]
.sym 113477 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[15]
.sym 113478 $auto$alumacc.cc:474:replace_alu$3215.C[15]
.sym 113480 rvsoc.cpu0.mulhu_val[16]
.sym 113481 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[16]
.sym 113482 $auto$alumacc.cc:474:replace_alu$3215.C[16]
.sym 113484 rvsoc.cpu0.mulhu_val[17]
.sym 113485 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[17]
.sym 113486 $auto$alumacc.cc:474:replace_alu$3215.C[17]
.sym 113488 rvsoc.cpu0.mulhu_val[18]
.sym 113489 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[18]
.sym 113490 $auto$alumacc.cc:474:replace_alu$3215.C[18]
.sym 113492 rvsoc.cpu0.mulhu_val[19]
.sym 113493 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[19]
.sym 113494 $auto$alumacc.cc:474:replace_alu$3215.C[19]
.sym 113496 rvsoc.cpu0.mulhu_val[20]
.sym 113497 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[20]
.sym 113498 $auto$alumacc.cc:474:replace_alu$3215.C[20]
.sym 113500 rvsoc.cpu0.mulhu_val[21]
.sym 113501 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[21]
.sym 113502 $auto$alumacc.cc:474:replace_alu$3215.C[21]
.sym 113504 rvsoc.cpu0.mulhu_val[22]
.sym 113505 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[22]
.sym 113506 $auto$alumacc.cc:474:replace_alu$3215.C[22]
.sym 113508 rvsoc.cpu0.mulhu_val[23]
.sym 113509 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[23]
.sym 113510 $auto$alumacc.cc:474:replace_alu$3215.C[23]
.sym 113512 rvsoc.cpu0.mulhu_val[24]
.sym 113513 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[24]
.sym 113514 $auto$alumacc.cc:474:replace_alu$3215.C[24]
.sym 113516 rvsoc.cpu0.mulhu_val[25]
.sym 113517 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[25]
.sym 113518 $auto$alumacc.cc:474:replace_alu$3215.C[25]
.sym 113520 rvsoc.cpu0.mulhu_val[26]
.sym 113521 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[26]
.sym 113522 $auto$alumacc.cc:474:replace_alu$3215.C[26]
.sym 113524 rvsoc.cpu0.mulhu_val[27]
.sym 113525 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[27]
.sym 113526 $auto$alumacc.cc:474:replace_alu$3215.C[27]
.sym 113528 rvsoc.cpu0.mulhu_val[28]
.sym 113529 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[28]
.sym 113530 $auto$alumacc.cc:474:replace_alu$3215.C[28]
.sym 113532 rvsoc.cpu0.mulhu_val[29]
.sym 113533 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[29]
.sym 113534 $auto$alumacc.cc:474:replace_alu$3215.C[29]
.sym 113536 rvsoc.cpu0.mulhu_val[30]
.sym 113537 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[30]
.sym 113538 $auto$alumacc.cc:474:replace_alu$3215.C[30]
.sym 113540 rvsoc.cpu0.mulhu_val[31]
.sym 113541 $abc$63045$auto$alumacc.cc:474:replace_alu$3215.BB[31]
.sym 113542 $auto$alumacc.cc:474:replace_alu$3215.C[31]
.sym 113543 rvsoc.cpu0.D_op2[1]
.sym 113547 rvsoc.cpu0.D_op2[18]
.sym 113551 rvsoc.cpu0.E_op2[1]
.sym 113555 rvsoc.cpu0.E_op2[24]
.sym 113559 rvsoc.cpu0.D_op2[29]
.sym 113563 rvsoc.cpu0.E_op2[29]
.sym 113567 rvsoc.cpu0.E_op2[18]
.sym 113571 rvsoc.cpu0.D_op2[24]
.sym 113575 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][27]
.sym 113576 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][26]
.sym 113577 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][25]
.sym 113578 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][24]
.sym 113579 rvsoc.cpu0.D_op2[14]
.sym 113583 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][19]
.sym 113584 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][18]
.sym 113585 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][17]
.sym 113586 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][16]
.sym 113587 $abc$63045$new_ys__n94_inv_
.sym 113588 $abc$63045$new_ys__n93_inv_
.sym 113589 $abc$63045$new_ys__n96_inv_
.sym 113590 $abc$63045$new_ys__n95_inv_
.sym 113591 rvsoc.cpu0.E_op2[14]
.sym 113595 rvsoc.cpu0.E_op2[21]
.sym 113599 rvsoc.cpu0.D_op2[21]
.sym 113603 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][23]
.sym 113604 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][22]
.sym 113605 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][21]
.sym 113606 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][20]
.sym 113611 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][31]
.sym 113612 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][30]
.sym 113613 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][29]
.sym 113614 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][28]
.sym 113615 rvsoc.cpu0.D_op1[2]
.sym 113616 rvsoc.cpu0.D_insn[17]
.sym 113617 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 113619 rvsoc.cpu0.add_op12[12]
.sym 113623 rvsoc.cpu0.E_add12[4]
.sym 113624 rvsoc.cpu0.E_op1[4]
.sym 113625 rvsoc.cpu0.E_op1[31]
.sym 113627 rvsoc.cpu0.E_add12[12]
.sym 113628 rvsoc.cpu0.E_op1[12]
.sym 113629 rvsoc.cpu0.E_op1[31]
.sym 113631 rvsoc.cpu0.add_op12[4]
.sym 113639 rvsoc.uart0.tx_bitcnt[1]
.sym 113643 rvsoc.cpu0.E_op1[16]
.sym 113644 rvsoc.cpu0.E_op1[17]
.sym 113645 rvsoc.cpu0.E_op1[18]
.sym 113646 rvsoc.cpu0.E_op1[19]
.sym 113647 $abc$63045$new_ys__n2475_inv_
.sym 113648 $abc$63045$new_ys__n2474_inv_
.sym 113651 rvsoc.cpu0.E_op1[8]
.sym 113652 rvsoc.cpu0.E_op1[9]
.sym 113653 rvsoc.cpu0.E_op1[10]
.sym 113654 rvsoc.cpu0.E_op1[11]
.sym 113655 rvsoc.cpu0.E_op1[4]
.sym 113656 rvsoc.cpu0.E_op1[5]
.sym 113657 rvsoc.cpu0.E_op1[6]
.sym 113658 rvsoc.cpu0.E_op1[7]
.sym 113663 $abc$63045$new_n3453_
.sym 113664 $abc$63045$new_n3456_
.sym 113665 $abc$63045$new_ys__n2473_inv_
.sym 113666 $abc$63045$new_ys__n2472_inv_
.sym 113667 rvsoc.cpu0.E_op1[12]
.sym 113668 rvsoc.cpu0.E_op1[13]
.sym 113669 rvsoc.cpu0.E_op1[14]
.sym 113670 rvsoc.cpu0.E_op1[15]
.sym 113671 rvsoc.cpu0.sys_count[5]
.sym 113672 rvsoc.cpu0.sys_count[37]
.sym 113673 rvsoc.cpu0.D_insn[27]
.sym 113674 rvsoc.cpu0.D_insn_typ[9]
.sym 113675 rvsoc.cpu0.sys_count[4]
.sym 113676 rvsoc.cpu0.sys_count[36]
.sym 113677 rvsoc.cpu0.D_insn[27]
.sym 113678 rvsoc.cpu0.D_insn_typ[9]
.sym 113679 rvsoc.cpu0.sys_count[3]
.sym 113680 rvsoc.cpu0.sys_count[35]
.sym 113681 rvsoc.cpu0.D_insn[27]
.sym 113682 rvsoc.cpu0.D_insn_typ[9]
.sym 113683 rvsoc.cpu0.sys_count[15]
.sym 113684 rvsoc.cpu0.sys_count[47]
.sym 113685 rvsoc.cpu0.D_insn[27]
.sym 113686 rvsoc.cpu0.D_insn_typ[9]
.sym 113687 $abc$63045$new_ys__n1275_
.sym 113688 $abc$63045$new_ys__n1272_
.sym 113689 rvsoc.cpu0.D_op1[4]
.sym 113690 rvsoc.cpu0.D_op2[4]
.sym 113691 $abc$63045$new_n4308_
.sym 113692 $abc$63045$new_ys__n1219_
.sym 113693 $abc$63045$new_n4312_
.sym 113695 rvsoc.cpu0.D_op2[4]
.sym 113696 $abc$63045$new_ys__n1271_
.sym 113697 rvsoc.cpu0.D_op1[4]
.sym 113698 $abc$63045$new_n4313_
.sym 113699 $PACKER_GND_NET
.sym 113704 rvsoc.cpu0.sys_count[0]
.sym 113709 rvsoc.cpu0.sys_count[1]
.sym 113713 rvsoc.cpu0.sys_count[2]
.sym 113714 $auto$alumacc.cc:474:replace_alu$3212.C[2]
.sym 113717 rvsoc.cpu0.sys_count[3]
.sym 113718 $auto$alumacc.cc:474:replace_alu$3212.C[3]
.sym 113721 rvsoc.cpu0.sys_count[4]
.sym 113722 $auto$alumacc.cc:474:replace_alu$3212.C[4]
.sym 113725 rvsoc.cpu0.sys_count[5]
.sym 113726 $auto$alumacc.cc:474:replace_alu$3212.C[5]
.sym 113729 rvsoc.cpu0.sys_count[6]
.sym 113730 $auto$alumacc.cc:474:replace_alu$3212.C[6]
.sym 113733 rvsoc.cpu0.sys_count[7]
.sym 113734 $auto$alumacc.cc:474:replace_alu$3212.C[7]
.sym 113737 rvsoc.cpu0.sys_count[8]
.sym 113738 $auto$alumacc.cc:474:replace_alu$3212.C[8]
.sym 113741 rvsoc.cpu0.sys_count[9]
.sym 113742 $auto$alumacc.cc:474:replace_alu$3212.C[9]
.sym 113745 rvsoc.cpu0.sys_count[10]
.sym 113746 $auto$alumacc.cc:474:replace_alu$3212.C[10]
.sym 113749 rvsoc.cpu0.sys_count[11]
.sym 113750 $auto$alumacc.cc:474:replace_alu$3212.C[11]
.sym 113753 rvsoc.cpu0.sys_count[12]
.sym 113754 $auto$alumacc.cc:474:replace_alu$3212.C[12]
.sym 113757 rvsoc.cpu0.sys_count[13]
.sym 113758 $auto$alumacc.cc:474:replace_alu$3212.C[13]
.sym 113761 rvsoc.cpu0.sys_count[14]
.sym 113762 $auto$alumacc.cc:474:replace_alu$3212.C[14]
.sym 113765 rvsoc.cpu0.sys_count[15]
.sym 113766 $auto$alumacc.cc:474:replace_alu$3212.C[15]
.sym 113769 rvsoc.cpu0.sys_count[16]
.sym 113770 $auto$alumacc.cc:474:replace_alu$3212.C[16]
.sym 113773 rvsoc.cpu0.sys_count[17]
.sym 113774 $auto$alumacc.cc:474:replace_alu$3212.C[17]
.sym 113777 rvsoc.cpu0.sys_count[18]
.sym 113778 $auto$alumacc.cc:474:replace_alu$3212.C[18]
.sym 113781 rvsoc.cpu0.sys_count[19]
.sym 113782 $auto$alumacc.cc:474:replace_alu$3212.C[19]
.sym 113785 rvsoc.cpu0.sys_count[20]
.sym 113786 $auto$alumacc.cc:474:replace_alu$3212.C[20]
.sym 113789 rvsoc.cpu0.sys_count[21]
.sym 113790 $auto$alumacc.cc:474:replace_alu$3212.C[21]
.sym 113793 rvsoc.cpu0.sys_count[22]
.sym 113794 $auto$alumacc.cc:474:replace_alu$3212.C[22]
.sym 113797 rvsoc.cpu0.sys_count[23]
.sym 113798 $auto$alumacc.cc:474:replace_alu$3212.C[23]
.sym 113801 rvsoc.cpu0.sys_count[24]
.sym 113802 $auto$alumacc.cc:474:replace_alu$3212.C[24]
.sym 113805 rvsoc.cpu0.sys_count[25]
.sym 113806 $auto$alumacc.cc:474:replace_alu$3212.C[25]
.sym 113809 rvsoc.cpu0.sys_count[26]
.sym 113810 $auto$alumacc.cc:474:replace_alu$3212.C[26]
.sym 113813 rvsoc.cpu0.sys_count[27]
.sym 113814 $auto$alumacc.cc:474:replace_alu$3212.C[27]
.sym 113817 rvsoc.cpu0.sys_count[28]
.sym 113818 $auto$alumacc.cc:474:replace_alu$3212.C[28]
.sym 113821 rvsoc.cpu0.sys_count[29]
.sym 113822 $auto$alumacc.cc:474:replace_alu$3212.C[29]
.sym 113825 rvsoc.cpu0.sys_count[30]
.sym 113826 $auto$alumacc.cc:474:replace_alu$3212.C[30]
.sym 113829 rvsoc.cpu0.sys_count[31]
.sym 113830 $auto$alumacc.cc:474:replace_alu$3212.C[31]
.sym 113833 rvsoc.cpu0.sys_count[32]
.sym 113834 $auto$alumacc.cc:474:replace_alu$3212.C[32]
.sym 113837 rvsoc.cpu0.sys_count[33]
.sym 113838 $auto$alumacc.cc:474:replace_alu$3212.C[33]
.sym 113841 rvsoc.cpu0.sys_count[34]
.sym 113842 $auto$alumacc.cc:474:replace_alu$3212.C[34]
.sym 113845 rvsoc.cpu0.sys_count[35]
.sym 113846 $auto$alumacc.cc:474:replace_alu$3212.C[35]
.sym 113849 rvsoc.cpu0.sys_count[36]
.sym 113850 $auto$alumacc.cc:474:replace_alu$3212.C[36]
.sym 113853 rvsoc.cpu0.sys_count[37]
.sym 113854 $auto$alumacc.cc:474:replace_alu$3212.C[37]
.sym 113857 rvsoc.cpu0.sys_count[38]
.sym 113858 $auto$alumacc.cc:474:replace_alu$3212.C[38]
.sym 113861 rvsoc.cpu0.sys_count[39]
.sym 113862 $auto$alumacc.cc:474:replace_alu$3212.C[39]
.sym 113865 rvsoc.cpu0.sys_count[40]
.sym 113866 $auto$alumacc.cc:474:replace_alu$3212.C[40]
.sym 113869 rvsoc.cpu0.sys_count[41]
.sym 113870 $auto$alumacc.cc:474:replace_alu$3212.C[41]
.sym 113873 rvsoc.cpu0.sys_count[42]
.sym 113874 $auto$alumacc.cc:474:replace_alu$3212.C[42]
.sym 113877 rvsoc.cpu0.sys_count[43]
.sym 113878 $auto$alumacc.cc:474:replace_alu$3212.C[43]
.sym 113881 rvsoc.cpu0.sys_count[44]
.sym 113882 $auto$alumacc.cc:474:replace_alu$3212.C[44]
.sym 113885 rvsoc.cpu0.sys_count[45]
.sym 113886 $auto$alumacc.cc:474:replace_alu$3212.C[45]
.sym 113889 rvsoc.cpu0.sys_count[46]
.sym 113890 $auto$alumacc.cc:474:replace_alu$3212.C[46]
.sym 113893 rvsoc.cpu0.sys_count[47]
.sym 113894 $auto$alumacc.cc:474:replace_alu$3212.C[47]
.sym 113897 rvsoc.cpu0.sys_count[48]
.sym 113898 $auto$alumacc.cc:474:replace_alu$3212.C[48]
.sym 113901 rvsoc.cpu0.sys_count[49]
.sym 113902 $auto$alumacc.cc:474:replace_alu$3212.C[49]
.sym 113905 rvsoc.cpu0.sys_count[50]
.sym 113906 $auto$alumacc.cc:474:replace_alu$3212.C[50]
.sym 113909 rvsoc.cpu0.sys_count[51]
.sym 113910 $auto$alumacc.cc:474:replace_alu$3212.C[51]
.sym 113913 rvsoc.cpu0.sys_count[52]
.sym 113914 $auto$alumacc.cc:474:replace_alu$3212.C[52]
.sym 113917 rvsoc.cpu0.sys_count[53]
.sym 113918 $auto$alumacc.cc:474:replace_alu$3212.C[53]
.sym 113921 rvsoc.cpu0.sys_count[54]
.sym 113922 $auto$alumacc.cc:474:replace_alu$3212.C[54]
.sym 113925 rvsoc.cpu0.sys_count[55]
.sym 113926 $auto$alumacc.cc:474:replace_alu$3212.C[55]
.sym 113929 rvsoc.cpu0.sys_count[56]
.sym 113930 $auto$alumacc.cc:474:replace_alu$3212.C[56]
.sym 113933 rvsoc.cpu0.sys_count[57]
.sym 113934 $auto$alumacc.cc:474:replace_alu$3212.C[57]
.sym 113937 rvsoc.cpu0.sys_count[58]
.sym 113938 $auto$alumacc.cc:474:replace_alu$3212.C[58]
.sym 113941 rvsoc.cpu0.sys_count[59]
.sym 113942 $auto$alumacc.cc:474:replace_alu$3212.C[59]
.sym 113945 rvsoc.cpu0.sys_count[60]
.sym 113946 $auto$alumacc.cc:474:replace_alu$3212.C[60]
.sym 113949 rvsoc.cpu0.sys_count[61]
.sym 113950 $auto$alumacc.cc:474:replace_alu$3212.C[61]
.sym 113953 rvsoc.cpu0.sys_count[62]
.sym 113954 $auto$alumacc.cc:474:replace_alu$3212.C[62]
.sym 113957 rvsoc.cpu0.sys_count[63]
.sym 113958 $auto$alumacc.cc:474:replace_alu$3212.C[63]
.sym 113963 rvsoc.data_wdata[4]
.sym 113967 rvsoc.data_adrs[12]
.sym 113968 rvsoc.code_adrs[12]
.sym 113969 $abc$63045$new_ys__n5954_
.sym 113979 rvsoc.data_wdata[0]
.sym 113983 rvsoc.spi0.rxbfr[4]
.sym 113984 rvsoc.spi0.status[4]
.sym 113985 rvsoc.data_adrs[3]
.sym 113986 rvsoc.data_adrs[2]
.sym 113987 rvsoc.spi0.rxbfr[0]
.sym 113988 rvsoc.spi0.log2div[0]
.sym 113989 rvsoc.data_adrs[2]
.sym 113990 rvsoc.data_adrs[3]
.sym 113995 $abc$63045$new_ys__n2165_inv_
.sym 113996 rvsoc.spi0.log2div[4]
.sym 113997 $abc$63045$new_n3163_
.sym 113999 rvsoc.data_adrs[4]
.sym 114000 rvsoc.code_adrs[4]
.sym 114001 $abc$63045$new_ys__n5954_
.sym 114003 $abc$63045$new_ys__n527_
.sym 114004 rvsoc.spi0.status[14]
.sym 114007 $abc$63045$new_ys__n527_
.sym 114008 rvsoc.spi0.status[0]
.sym 114009 $abc$63045$new_n3154_
.sym 114015 $abc$63045$new_ys__n527_
.sym 114016 rvsoc.spi0.status[16]
.sym 114019 $abc$63045$new_ys__n527_
.sym 114020 rvsoc.spi0.status[20]
.sym 114023 rvsoc.code_adrs[30]
.sym 114024 rvsoc.code_adrs[31]
.sym 114025 $abc$63045$new_ys__n12665_
.sym 114027 rvsoc.data_adrs[9]
.sym 114028 rvsoc.code_adrs[9]
.sym 114029 $abc$63045$new_ys__n5954_
.sym 114031 rvsoc.mem_vdata[0][24]
.sym 114032 rvsoc.mem_vdata[2][24]
.sym 114033 rvsoc.data_adrs[28]
.sym 114034 rvsoc.data_adrs[29]
.sym 114035 rvsoc.mem_vdata[5][0]
.sym 114036 $abc$63045$new_ys__n11766_
.sym 114037 $abc$63045$new_n5065_
.sym 114038 $abc$63045$new_n5064_
.sym 114039 rvsoc.mem_vdata[5][2]
.sym 114040 $abc$63045$new_ys__n11766_
.sym 114041 $abc$63045$new_n5143_
.sym 114042 $abc$63045$new_n5142_
.sym 114043 rvsoc.code_adrs[30]
.sym 114044 $abc$63045$new_n3646_
.sym 114045 $abc$63045$new_n3645_
.sym 114046 $abc$63045$new_n3644_
.sym 114047 rvsoc.mem_vdata[5][4]
.sym 114048 $abc$63045$new_ys__n11766_
.sym 114049 $abc$63045$new_n5207_
.sym 114050 $abc$63045$new_n5206_
.sym 114051 rvsoc.mem_vdata[0][24]
.sym 114052 rvsoc.mem_vdata[2][24]
.sym 114053 rvsoc.code_adrs[28]
.sym 114054 rvsoc.code_adrs[29]
.sym 114055 $abc$63045$new_ys__n2231_inv_
.sym 114056 rvsoc.uart0.cfg[22]
.sym 114057 $abc$63045$new_n3224_
.sym 114059 rvsoc.mem_vdata[1][30]
.sym 114060 rvsoc.mem_vdata[3][30]
.sym 114061 rvsoc.data_adrs[29]
.sym 114062 rvsoc.data_adrs[28]
.sym 114063 rvsoc.mem_vdata[2][27]
.sym 114064 rvsoc.mem_vdata[3][27]
.sym 114065 rvsoc.code_adrs[29]
.sym 114066 rvsoc.code_adrs[28]
.sym 114067 rvsoc.mem_vdata[5][16]
.sym 114068 $abc$63045$new_ys__n11766_
.sym 114069 $abc$63045$new_n5074_
.sym 114070 $abc$63045$new_n5073_
.sym 114071 rvsoc.mem_vdata[4][27]
.sym 114072 rvsoc.mem_vdata[5][27]
.sym 114073 rvsoc.code_adrs[30]
.sym 114074 $abc$63045$new_n5913_
.sym 114075 $abc$63045$new_ys__n2165_inv_
.sym 114076 rvsoc.uart0.div[11]
.sym 114077 $abc$63045$new_n3202_
.sym 114079 rvsoc.mem_vdata[5][27]
.sym 114080 $abc$63045$new_ys__n11766_
.sym 114081 $abc$63045$new_n5186_
.sym 114082 $abc$63045$new_n5185_
.sym 114083 rvsoc.mem_vdata[5][20]
.sym 114084 $abc$63045$new_ys__n11766_
.sym 114085 $abc$63045$new_n5213_
.sym 114086 $abc$63045$new_n5212_
.sym 114087 rvsoc.data_wdata[30]
.sym 114091 rvsoc.mem_vdata[5][17]
.sym 114092 $abc$63045$new_ys__n11766_
.sym 114093 $abc$63045$new_n5117_
.sym 114094 $abc$63045$new_n5116_
.sym 114095 rvsoc.mem_vdata[5][30]
.sym 114096 $abc$63045$new_ys__n11766_
.sym 114097 $abc$63045$new_n5285_
.sym 114098 $abc$63045$new_n5284_
.sym 114099 rvsoc.mem_vdata[5][25]
.sym 114100 $abc$63045$new_ys__n11766_
.sym 114101 $abc$63045$new_n5122_
.sym 114102 $abc$63045$new_n5121_
.sym 114103 rvsoc.mem_vdata[5][19]
.sym 114104 $abc$63045$new_ys__n11766_
.sym 114105 $abc$63045$new_n5181_
.sym 114106 $abc$63045$new_n5180_
.sym 114107 $abc$63045$new_n5287_
.sym 114108 $abc$63045$new_n5286_
.sym 114109 $abc$63045$new_n3120_
.sym 114111 rvsoc.mem_vdata[4][25]
.sym 114112 rvsoc.mem_vdata[5][25]
.sym 114113 rvsoc.code_adrs[29]
.sym 114114 rvsoc.code_adrs[28]
.sym 114115 rvsoc.data_wdata[22]
.sym 114119 rvsoc.mem_vdata[1][30]
.sym 114120 rvsoc.mem_vdata[5][30]
.sym 114121 rvsoc.code_adrs[28]
.sym 114122 rvsoc.code_adrs[30]
.sym 114123 rvsoc.mem_vdata[15][30]
.sym 114124 rvsoc.mem_vdata[3][30]
.sym 114125 $abc$63045$new_ys__n12667_
.sym 114126 rvsoc.code_adrs[30]
.sym 114127 $abc$63045$new_ys__n4261_
.sym 114128 rvsoc.mem_vdata[15][24]
.sym 114129 $abc$63045$new_n3643_
.sym 114130 rvsoc.code_adrs[31]
.sym 114131 rvsoc.code_adrs[7]
.sym 114135 rvsoc.code_adrs[14]
.sym 114139 $abc$63045$new_n5912_
.sym 114140 $abc$63045$new_n5914_
.sym 114141 rvsoc.code_adrs[29]
.sym 114142 rvsoc.code_adrs[30]
.sym 114143 $abc$63045$new_n6153_
.sym 114144 rvsoc.code_adrs[30]
.sym 114145 $abc$63045$new_n5916_
.sym 114146 rvsoc.code_adrs[31]
.sym 114147 rvsoc.data_adrs[7]
.sym 114148 rvsoc.code_adrs[7]
.sym 114149 $abc$63045$new_ys__n5954_
.sym 114151 $abc$63045$new_ys__n4261_
.sym 114152 rvsoc.mem_vdata[15][27]
.sym 114153 $abc$63045$new_n5915_
.sym 114154 rvsoc.code_adrs[31]
.sym 114155 rvsoc.data_adrs[11]
.sym 114156 rvsoc.code_adrs[11]
.sym 114157 $abc$63045$new_ys__n5954_
.sym 114159 $abc$63045$new_ys__n2404_inv_
.sym 114160 $abc$63045$new_ys__n11813_
.sym 114161 $abc$63045$new_ys__n2410_inv_
.sym 114162 $abc$63045$new_ys__n5954_
.sym 114163 rvsoc.resetn
.sym 114164 rvsoc.uart0.tx_divcnt[0]
.sym 114165 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 114167 rvsoc.uart0.tx_divcnt[1]
.sym 114168 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 114171 rvsoc.uart0.status[0]
.sym 114172 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 114173 rvsoc.resetn
.sym 114175 rvsoc.data_adrs[13]
.sym 114176 rvsoc.code_adrs[13]
.sym 114177 $abc$63045$new_ys__n5954_
.sym 114179 rvsoc.cpu0.E_funct3[1]
.sym 114180 rvsoc.cpu0.E_funct3[0]
.sym 114181 rvsoc.data_adrs[0]
.sym 114182 rvsoc.data_adrs[1]
.sym 114183 rvsoc.data_adrs[12]
.sym 114184 rvsoc.data_adrs[11]
.sym 114185 $abc$63045$new_ys__n2337_inv_
.sym 114186 $abc$63045$new_ys__n11298_
.sym 114187 rvsoc.cpu0.D_insn_typ[5]
.sym 114188 rvsoc.cpu0.D_insn_typ[1]
.sym 114189 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[4]
.sym 114190 $abc$63045$new_n3275_
.sym 114191 $abc$63045$new_ys__n11299_inv_
.sym 114192 $abc$63045$new_n3447_
.sym 114193 $abc$63045$new_ys__n11295_
.sym 114195 rvsoc.code_adrs[12]
.sym 114196 rvsoc.code_adrs[11]
.sym 114197 $abc$63045$new_ys__n2340_inv_
.sym 114198 $abc$63045$new_ys__n4261_
.sym 114199 rvsoc.cpu0.D_insn_typ[5]
.sym 114200 rvsoc.cpu0.D_insn_typ[1]
.sym 114201 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[7]
.sym 114202 $abc$63045$new_n3281_
.sym 114203 rvsoc.cpu0.D_insn_typ[5]
.sym 114204 rvsoc.cpu0.D_insn_typ[1]
.sym 114205 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[13]
.sym 114206 $abc$63045$new_n3293_
.sym 114207 rvsoc.data_adrs[15]
.sym 114208 rvsoc.data_adrs[14]
.sym 114209 rvsoc.data_adrs[13]
.sym 114210 $abc$63045$new_ys__n2404_inv_
.sym 114211 rvsoc.code_adrs[15]
.sym 114212 rvsoc.code_adrs[14]
.sym 114213 rvsoc.code_adrs[13]
.sym 114214 $abc$63045$new_ys__n2410_inv_
.sym 114215 rvsoc.cpu0.D_insn_typ[0]
.sym 114216 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[15]
.sym 114217 rvsoc.cpu0.D_insn_typ[4]
.sym 114218 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[15]
.sym 114219 rvsoc.cpu0.D_insn_typ[0]
.sym 114220 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[1]
.sym 114221 rvsoc.cpu0.D_insn_typ[4]
.sym 114222 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[1]
.sym 114223 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 114224 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[22]
.sym 114227 rvsoc.cpu0.D_insn_typ[0]
.sym 114228 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[2]
.sym 114229 rvsoc.cpu0.D_insn_typ[4]
.sym 114230 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[2]
.sym 114231 rvsoc.cpu0.D_insn_typ[0]
.sym 114232 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[3]
.sym 114233 rvsoc.cpu0.D_insn_typ[4]
.sym 114234 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[3]
.sym 114235 rvsoc.cpu0.D_insn_typ[0]
.sym 114236 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[14]
.sym 114237 rvsoc.cpu0.D_insn_typ[4]
.sym 114238 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[14]
.sym 114239 rvsoc.cpu0.D_insn_typ[0]
.sym 114240 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[4]
.sym 114241 rvsoc.cpu0.D_insn_typ[4]
.sym 114242 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[4]
.sym 114243 rvsoc.cpu0.D_insn_typ[0]
.sym 114244 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[7]
.sym 114245 rvsoc.cpu0.D_insn_typ[4]
.sym 114246 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[7]
.sym 114248 rvsoc.cpu0.D_op1[0]
.sym 114249 rvsoc.cpu0.D_insn[20]
.sym 114252 rvsoc.cpu0.D_op1[1]
.sym 114253 rvsoc.cpu0.D_insn[21]
.sym 114254 $auto$alumacc.cc:474:replace_alu$3200.C[1]
.sym 114256 rvsoc.cpu0.D_op1[2]
.sym 114257 rvsoc.cpu0.D_insn[22]
.sym 114258 $auto$alumacc.cc:474:replace_alu$3200.C[2]
.sym 114260 rvsoc.cpu0.D_op1[3]
.sym 114261 rvsoc.cpu0.D_insn[23]
.sym 114262 $auto$alumacc.cc:474:replace_alu$3200.C[3]
.sym 114264 rvsoc.cpu0.D_op1[4]
.sym 114265 rvsoc.cpu0.D_insn[24]
.sym 114266 $auto$alumacc.cc:474:replace_alu$3200.C[4]
.sym 114268 rvsoc.cpu0.D_op1[5]
.sym 114269 rvsoc.cpu0.D_insn[25]
.sym 114270 $auto$alumacc.cc:474:replace_alu$3200.C[5]
.sym 114272 rvsoc.cpu0.D_op1[6]
.sym 114273 rvsoc.cpu0.D_insn[26]
.sym 114274 $auto$alumacc.cc:474:replace_alu$3200.C[6]
.sym 114276 rvsoc.cpu0.D_op1[7]
.sym 114277 rvsoc.cpu0.D_insn[27]
.sym 114278 $auto$alumacc.cc:474:replace_alu$3200.C[7]
.sym 114280 rvsoc.cpu0.D_op1[8]
.sym 114281 rvsoc.cpu0.D_insn[28]
.sym 114282 $auto$alumacc.cc:474:replace_alu$3200.C[8]
.sym 114284 rvsoc.cpu0.D_op1[9]
.sym 114285 rvsoc.cpu0.D_insn[29]
.sym 114286 $auto$alumacc.cc:474:replace_alu$3200.C[9]
.sym 114288 rvsoc.cpu0.D_op1[10]
.sym 114289 rvsoc.cpu0.D_insn[30]
.sym 114290 $auto$alumacc.cc:474:replace_alu$3200.C[10]
.sym 114292 rvsoc.cpu0.D_op1[11]
.sym 114293 rvsoc.cpu0.D_insn[31]
.sym 114294 $auto$alumacc.cc:474:replace_alu$3200.C[11]
.sym 114296 rvsoc.cpu0.D_op1[12]
.sym 114297 rvsoc.cpu0.D_insn[31]
.sym 114298 $auto$alumacc.cc:474:replace_alu$3200.C[12]
.sym 114300 rvsoc.cpu0.D_op1[13]
.sym 114301 rvsoc.cpu0.D_insn[31]
.sym 114302 $auto$alumacc.cc:474:replace_alu$3200.C[13]
.sym 114304 rvsoc.cpu0.D_op1[14]
.sym 114305 rvsoc.cpu0.D_insn[31]
.sym 114306 $auto$alumacc.cc:474:replace_alu$3200.C[14]
.sym 114308 rvsoc.cpu0.D_op1[15]
.sym 114309 rvsoc.cpu0.D_insn[31]
.sym 114310 $auto$alumacc.cc:474:replace_alu$3200.C[15]
.sym 114312 rvsoc.cpu0.D_op1[16]
.sym 114313 rvsoc.cpu0.D_insn[31]
.sym 114314 $auto$alumacc.cc:474:replace_alu$3200.C[16]
.sym 114316 rvsoc.cpu0.D_op1[17]
.sym 114317 rvsoc.cpu0.D_insn[31]
.sym 114318 $auto$alumacc.cc:474:replace_alu$3200.C[17]
.sym 114320 rvsoc.cpu0.D_op1[18]
.sym 114321 rvsoc.cpu0.D_insn[31]
.sym 114322 $auto$alumacc.cc:474:replace_alu$3200.C[18]
.sym 114324 rvsoc.cpu0.D_op1[19]
.sym 114325 rvsoc.cpu0.D_insn[31]
.sym 114326 $auto$alumacc.cc:474:replace_alu$3200.C[19]
.sym 114328 rvsoc.cpu0.D_op1[20]
.sym 114329 rvsoc.cpu0.D_insn[31]
.sym 114330 $auto$alumacc.cc:474:replace_alu$3200.C[20]
.sym 114332 rvsoc.cpu0.D_op1[21]
.sym 114333 rvsoc.cpu0.D_insn[31]
.sym 114334 $auto$alumacc.cc:474:replace_alu$3200.C[21]
.sym 114336 rvsoc.cpu0.D_op1[22]
.sym 114337 rvsoc.cpu0.D_insn[31]
.sym 114338 $auto$alumacc.cc:474:replace_alu$3200.C[22]
.sym 114340 rvsoc.cpu0.D_op1[23]
.sym 114341 rvsoc.cpu0.D_insn[31]
.sym 114342 $auto$alumacc.cc:474:replace_alu$3200.C[23]
.sym 114344 rvsoc.cpu0.D_op1[24]
.sym 114345 rvsoc.cpu0.D_insn[31]
.sym 114346 $auto$alumacc.cc:474:replace_alu$3200.C[24]
.sym 114348 rvsoc.cpu0.D_op1[25]
.sym 114349 rvsoc.cpu0.D_insn[31]
.sym 114350 $auto$alumacc.cc:474:replace_alu$3200.C[25]
.sym 114352 rvsoc.cpu0.D_op1[26]
.sym 114353 rvsoc.cpu0.D_insn[31]
.sym 114354 $auto$alumacc.cc:474:replace_alu$3200.C[26]
.sym 114356 rvsoc.cpu0.D_op1[27]
.sym 114357 rvsoc.cpu0.D_insn[31]
.sym 114358 $auto$alumacc.cc:474:replace_alu$3200.C[27]
.sym 114360 rvsoc.cpu0.D_op1[28]
.sym 114361 rvsoc.cpu0.D_insn[31]
.sym 114362 $auto$alumacc.cc:474:replace_alu$3200.C[28]
.sym 114364 rvsoc.cpu0.D_op1[29]
.sym 114365 rvsoc.cpu0.D_insn[31]
.sym 114366 $auto$alumacc.cc:474:replace_alu$3200.C[29]
.sym 114368 rvsoc.cpu0.D_op1[30]
.sym 114369 rvsoc.cpu0.D_insn[31]
.sym 114370 $auto$alumacc.cc:474:replace_alu$3200.C[30]
.sym 114372 rvsoc.cpu0.D_op1[31]
.sym 114373 rvsoc.cpu0.D_insn[31]
.sym 114374 $auto$alumacc.cc:474:replace_alu$3200.C[31]
.sym 114376 rvsoc.cpu0.E_lllhhl[16]
.sym 114377 rvsoc.cpu0.E_mul_hihi[0]
.sym 114380 rvsoc.cpu0.E_lllhhl[17]
.sym 114381 rvsoc.cpu0.E_mul_hihi[1]
.sym 114382 $auto$alumacc.cc:474:replace_alu$3188.C[1]
.sym 114384 rvsoc.cpu0.E_lllhhl[18]
.sym 114385 rvsoc.cpu0.E_mul_hihi[2]
.sym 114386 $auto$alumacc.cc:474:replace_alu$3188.C[2]
.sym 114388 rvsoc.cpu0.E_lllhhl[19]
.sym 114389 rvsoc.cpu0.E_mul_hihi[3]
.sym 114390 $auto$alumacc.cc:474:replace_alu$3188.C[3]
.sym 114392 rvsoc.cpu0.E_lllhhl[20]
.sym 114393 rvsoc.cpu0.E_mul_hihi[4]
.sym 114394 $auto$alumacc.cc:474:replace_alu$3188.C[4]
.sym 114396 rvsoc.cpu0.E_lllhhl[21]
.sym 114397 rvsoc.cpu0.E_mul_hihi[5]
.sym 114398 $auto$alumacc.cc:474:replace_alu$3188.C[5]
.sym 114400 rvsoc.cpu0.E_lllhhl[22]
.sym 114401 rvsoc.cpu0.E_mul_hihi[6]
.sym 114402 $auto$alumacc.cc:474:replace_alu$3188.C[6]
.sym 114404 rvsoc.cpu0.E_lllhhl[23]
.sym 114405 rvsoc.cpu0.E_mul_hihi[7]
.sym 114406 $auto$alumacc.cc:474:replace_alu$3188.C[7]
.sym 114408 rvsoc.cpu0.E_lllhhl[24]
.sym 114409 rvsoc.cpu0.E_mul_hihi[8]
.sym 114410 $auto$alumacc.cc:474:replace_alu$3188.C[8]
.sym 114412 rvsoc.cpu0.E_lllhhl[25]
.sym 114413 rvsoc.cpu0.E_mul_hihi[9]
.sym 114414 $auto$alumacc.cc:474:replace_alu$3188.C[9]
.sym 114416 rvsoc.cpu0.E_lllhhl[26]
.sym 114417 rvsoc.cpu0.E_mul_hihi[10]
.sym 114418 $auto$alumacc.cc:474:replace_alu$3188.C[10]
.sym 114420 rvsoc.cpu0.E_lllhhl[27]
.sym 114421 rvsoc.cpu0.E_mul_hihi[11]
.sym 114422 $auto$alumacc.cc:474:replace_alu$3188.C[11]
.sym 114424 rvsoc.cpu0.E_lllhhl[28]
.sym 114425 rvsoc.cpu0.E_mul_hihi[12]
.sym 114426 $auto$alumacc.cc:474:replace_alu$3188.C[12]
.sym 114428 rvsoc.cpu0.E_lllhhl[29]
.sym 114429 rvsoc.cpu0.E_mul_hihi[13]
.sym 114430 $auto$alumacc.cc:474:replace_alu$3188.C[13]
.sym 114432 rvsoc.cpu0.E_lllhhl[30]
.sym 114433 rvsoc.cpu0.E_mul_hihi[14]
.sym 114434 $auto$alumacc.cc:474:replace_alu$3188.C[14]
.sym 114436 rvsoc.cpu0.E_lllhhl[31]
.sym 114437 rvsoc.cpu0.E_mul_hihi[15]
.sym 114438 $auto$alumacc.cc:474:replace_alu$3188.C[15]
.sym 114440 rvsoc.cpu0.E_lllhhl[32]
.sym 114441 rvsoc.cpu0.E_mul_hihi[16]
.sym 114442 $auto$alumacc.cc:474:replace_alu$3188.C[16]
.sym 114444 rvsoc.cpu0.E_lllhhl[33]
.sym 114445 rvsoc.cpu0.E_mul_hihi[17]
.sym 114446 $auto$alumacc.cc:474:replace_alu$3188.C[17]
.sym 114449 rvsoc.cpu0.E_mul_hihi[18]
.sym 114450 $auto$alumacc.cc:474:replace_alu$3188.C[18]
.sym 114453 rvsoc.cpu0.E_mul_hihi[19]
.sym 114454 $auto$alumacc.cc:474:replace_alu$3188.C[19]
.sym 114457 rvsoc.cpu0.E_mul_hihi[20]
.sym 114458 $auto$alumacc.cc:474:replace_alu$3188.C[20]
.sym 114461 rvsoc.cpu0.E_mul_hihi[21]
.sym 114462 $auto$alumacc.cc:474:replace_alu$3188.C[21]
.sym 114465 rvsoc.cpu0.E_mul_hihi[22]
.sym 114466 $auto$alumacc.cc:474:replace_alu$3188.C[22]
.sym 114469 rvsoc.cpu0.E_mul_hihi[23]
.sym 114470 $auto$alumacc.cc:474:replace_alu$3188.C[23]
.sym 114473 rvsoc.cpu0.E_mul_hihi[24]
.sym 114474 $auto$alumacc.cc:474:replace_alu$3188.C[24]
.sym 114477 rvsoc.cpu0.E_mul_hihi[25]
.sym 114478 $auto$alumacc.cc:474:replace_alu$3188.C[25]
.sym 114481 rvsoc.cpu0.E_mul_hihi[26]
.sym 114482 $auto$alumacc.cc:474:replace_alu$3188.C[26]
.sym 114485 rvsoc.cpu0.E_mul_hihi[27]
.sym 114486 $auto$alumacc.cc:474:replace_alu$3188.C[27]
.sym 114489 rvsoc.cpu0.E_mul_hihi[28]
.sym 114490 $auto$alumacc.cc:474:replace_alu$3188.C[28]
.sym 114493 rvsoc.cpu0.E_mul_hihi[29]
.sym 114494 $auto$alumacc.cc:474:replace_alu$3188.C[29]
.sym 114497 rvsoc.cpu0.E_mul_hihi[30]
.sym 114498 $auto$alumacc.cc:474:replace_alu$3188.C[30]
.sym 114501 rvsoc.cpu0.E_mul_hihi[31]
.sym 114502 $auto$alumacc.cc:474:replace_alu$3188.C[31]
.sym 114503 rvsoc.cpu0.F_next_pc[31]
.sym 114507 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][7]
.sym 114508 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][6]
.sym 114509 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][5]
.sym 114510 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][4]
.sym 114511 rvsoc.cpu0.F_actv_pc[16]
.sym 114515 rvsoc.cpu0.F_next_pc[31]
.sym 114516 rvsoc.cpu0.E_Br_adrs[31]
.sym 114517 rvsoc.cpu0.E_take_Br
.sym 114519 rvsoc.cpu0.F_actv_pc[2]
.sym 114523 rvsoc.cpu0.F_actv_pc[12]
.sym 114527 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][11]
.sym 114528 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][10]
.sym 114529 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][9]
.sym 114530 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][8]
.sym 114531 rvsoc.cpu0.sys_mcause[6]
.sym 114532 $abc$63045$new_n4179_
.sym 114533 $abc$63045$new_ys__n1872_inv_
.sym 114534 rvsoc.cpu0.D_op2[6]
.sym 114535 rvsoc.code_adrs[12]
.sym 114539 rvsoc.code_adrs[23]
.sym 114543 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][3]
.sym 114544 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][2]
.sym 114545 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][1]
.sym 114546 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][0]
.sym 114547 rvsoc.code_adrs[16]
.sym 114551 $abc$63045$new_ys__n105_inv_
.sym 114552 $abc$63045$new_ys__n106_inv_
.sym 114553 $abc$63045$new_ys__n11121_
.sym 114555 rvsoc.code_adrs[9]
.sym 114559 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][15]
.sym 114560 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][14]
.sym 114561 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][13]
.sym 114562 $abc$63045$techmap\rvsoc.cpu0.$0\E_mipe[31:0][12]
.sym 114563 $abc$63045$new_ys__n98_inv_
.sym 114564 $abc$63045$new_ys__n97_inv_
.sym 114565 $abc$63045$new_ys__n100_inv_
.sym 114566 $abc$63045$new_ys__n99_inv_
.sym 114567 rvsoc.cpu0.D_op2[14]
.sym 114568 rvsoc.cpu0.D_op2[6]
.sym 114569 $abc$63045$new_ys__n1872_inv_
.sym 114570 $abc$63045$new_ys__n6314_
.sym 114571 rvsoc.cpu0.F_actv_pc[19]
.sym 114575 rvsoc.cpu0.F_actv_pc[30]
.sym 114579 rvsoc.cpu0.F_actv_pc[9]
.sym 114583 $abc$63045$new_ys__n1880_inv_
.sym 114584 rvsoc.cpu0.D_actv_pc[14]
.sym 114585 $abc$63045$new_ys__n1672_
.sym 114586 $abc$63045$new_n4553_
.sym 114587 rvsoc.cpu0.F_actv_pc[10]
.sym 114591 rvsoc.cpu0.F_actv_pc[14]
.sym 114595 rvsoc.cpu0.F_actv_pc[23]
.sym 114600 rvsoc.uart0.tx_bitcnt[0]
.sym 114604 rvsoc.uart0.tx_bitcnt[1]
.sym 114605 $PACKER_VCC_NET
.sym 114608 rvsoc.uart0.tx_bitcnt[2]
.sym 114609 $PACKER_VCC_NET
.sym 114610 $auto$alumacc.cc:474:replace_alu$3253.C[2]
.sym 114612 rvsoc.uart0.tx_bitcnt[3]
.sym 114613 $PACKER_VCC_NET
.sym 114614 $auto$alumacc.cc:474:replace_alu$3253.C[3]
.sym 114615 rvsoc.uart0.tx_bitcnt[0]
.sym 114616 rvsoc.uart0.tx_bitcnt[1]
.sym 114617 rvsoc.uart0.tx_bitcnt[2]
.sym 114618 rvsoc.uart0.tx_bitcnt[3]
.sym 114619 rvsoc.cpu0.D_op2[9]
.sym 114620 rvsoc.cpu0.D_op2[1]
.sym 114621 $abc$63045$new_ys__n1872_inv_
.sym 114622 $abc$63045$new_ys__n6314_
.sym 114623 rvsoc.uart0.tx_bitcnt[0]
.sym 114624 rvsoc.uart0.status[0]
.sym 114625 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$53373
.sym 114628 rvsoc.uart0.tx_bitcnt[0]
.sym 114630 $PACKER_VCC_NET
.sym 114631 rvsoc.cpu0.D_actv_pc[31]
.sym 114632 $abc$63045$new_ys__n1880_inv_
.sym 114633 $abc$63045$new_n4922_
.sym 114634 $abc$63045$new_n4909_
.sym 114635 rvsoc.cpu0.add_op12[24]
.sym 114639 rvsoc.cpu0.D_next_pc[31]
.sym 114643 rvsoc.cpu0.D_actv_pc[3]
.sym 114644 $abc$63045$new_n4229_
.sym 114645 $abc$63045$new_ys__n1822_
.sym 114646 $abc$63045$new_n4292_
.sym 114647 $abc$63045$new_n4229_
.sym 114648 rvsoc.cpu0.D_actv_pc[4]
.sym 114649 $abc$63045$new_n4299_
.sym 114651 rvsoc.cpu0.D_next_pc[31]
.sym 114652 $abc$63045$new_ys__n11122_inv_
.sym 114653 $abc$63045$new_ys__n1418_
.sym 114654 $abc$63045$new_n4919_
.sym 114655 rvsoc.cpu0.sys_mcause[31]
.sym 114656 $abc$63045$new_n4179_
.sym 114657 $abc$63045$new_ys__n1415_
.sym 114658 $abc$63045$new_ys__n1422_inv_
.sym 114659 rvsoc.cpu0.E_add12[24]
.sym 114660 rvsoc.cpu0.E_op1[24]
.sym 114661 rvsoc.cpu0.E_op1[31]
.sym 114663 $abc$63045$new_ys__n5456_inv_
.sym 114664 $abc$63045$new_ys__n1873_inv_
.sym 114665 $abc$63045$new_n4229_
.sym 114666 rvsoc.cpu0.D_actv_pc[1]
.sym 114667 rvsoc.cpu0.D_op2[1]
.sym 114668 rvsoc.cpu0.D_op2[17]
.sym 114669 $abc$63045$new_ys__n1872_inv_
.sym 114670 rvsoc.cpu0.D_funct3[1]
.sym 114671 rvsoc.cpu0.D_next_pc[1]
.sym 114672 $abc$63045$new_ys__n11122_inv_
.sym 114673 $abc$63045$new_ys__n1845_
.sym 114674 $abc$63045$new_n4232_
.sym 114675 rvsoc.cpu0.sys_count[7]
.sym 114676 rvsoc.cpu0.sys_count[39]
.sym 114677 rvsoc.cpu0.D_insn[27]
.sym 114678 rvsoc.cpu0.D_insn_typ[9]
.sym 114679 $abc$63045$new_ys__n5472_inv_
.sym 114680 $abc$63045$new_ys__n1873_inv_
.sym 114681 $abc$63045$new_ys__n1627_
.sym 114682 $abc$63045$new_n4624_
.sym 114683 $abc$63045$new_ys__n1215_
.sym 114684 $abc$63045$new_n4307_
.sym 114685 $abc$63045$new_ys__n1873_inv_
.sym 114686 $abc$63045$new_n4315_
.sym 114687 $abc$63045$new_ys__n6137_
.sym 114688 rvsoc.cpu0.D_insn_typ[10]
.sym 114689 $abc$63045$new_ys__n1613_
.sym 114690 $abc$63045$new_n6034_
.sym 114691 $abc$63045$new_ys__n6086_
.sym 114692 rvsoc.cpu0.D_insn_typ[10]
.sym 114693 $abc$63045$new_n5967_
.sym 114694 $abc$63045$new_n4231_
.sym 114695 rvsoc.cpu0.sys_count[14]
.sym 114696 rvsoc.cpu0.sys_count[46]
.sym 114697 rvsoc.cpu0.D_insn[27]
.sym 114698 rvsoc.cpu0.D_insn_typ[9]
.sym 114699 $abc$63045$new_ys__n1738_
.sym 114700 $abc$63045$new_ys__n1743_
.sym 114701 $abc$63045$new_ys__n1741_
.sym 114702 $abc$63045$new_n4437_
.sym 114703 rvsoc.cpu0.sys_count[13]
.sym 114704 rvsoc.cpu0.sys_count[45]
.sym 114705 rvsoc.cpu0.D_insn[27]
.sym 114706 rvsoc.cpu0.D_insn_typ[9]
.sym 114707 $abc$63045$new_ys__n6125_
.sym 114708 rvsoc.cpu0.D_insn_typ[10]
.sym 114709 $abc$63045$new_ys__n1673_
.sym 114710 $abc$63045$new_n6018_
.sym 114711 $abc$63045$new_ys__n1873_inv_
.sym 114712 $abc$63045$new_ys__n5468_inv_
.sym 114713 rvsoc.cpu0.D_actv_pc[13]
.sym 114714 $abc$63045$new_ys__n1880_inv_
.sym 114715 rvsoc.cpu0.sys_count[9]
.sym 114716 rvsoc.cpu0.sys_count[41]
.sym 114717 rvsoc.cpu0.D_insn[27]
.sym 114718 rvsoc.cpu0.D_insn_typ[9]
.sym 114719 rvsoc.cpu0.D_actv_pc[7]
.sym 114720 $abc$63045$new_n4229_
.sym 114721 $abc$63045$new_ys__n1764_
.sym 114722 $abc$63045$new_n4389_
.sym 114723 rvsoc.cpu0.D_actv_pc[9]
.sym 114724 $abc$63045$new_n4229_
.sym 114725 $abc$63045$new_ys__n1744_
.sym 114726 $abc$63045$new_n4432_
.sym 114727 $abc$63045$new_ys__n527_
.sym 114728 rvsoc.spi0.status[25]
.sym 114731 $abc$63045$new_ys__n527_
.sym 114732 rvsoc.spi0.status[19]
.sym 114735 $abc$63045$new_ys__n1873_inv_
.sym 114736 $abc$63045$new_ys__n5474_inv_
.sym 114737 rvsoc.cpu0.D_actv_pc[19]
.sym 114738 $abc$63045$new_ys__n1880_inv_
.sym 114739 rvsoc.cpu0.sys_count[17]
.sym 114740 rvsoc.cpu0.sys_count[49]
.sym 114741 rvsoc.cpu0.D_insn[27]
.sym 114742 rvsoc.cpu0.D_insn_typ[9]
.sym 114743 rvsoc.cpu0.sys_count[21]
.sym 114744 rvsoc.cpu0.sys_count[53]
.sym 114745 rvsoc.cpu0.D_insn[27]
.sym 114746 rvsoc.cpu0.D_insn_typ[9]
.sym 114747 $abc$63045$new_ys__n1873_inv_
.sym 114748 $abc$63045$new_ys__n5478_inv_
.sym 114749 rvsoc.cpu0.D_actv_pc[23]
.sym 114750 $abc$63045$new_ys__n1880_inv_
.sym 114751 rvsoc.cpu0.D_op2[5]
.sym 114752 rvsoc.cpu0.D_op2[21]
.sym 114753 $abc$63045$new_ys__n1872_inv_
.sym 114754 rvsoc.cpu0.D_funct3[1]
.sym 114755 rvsoc.cpu0.sys_count[22]
.sym 114756 rvsoc.cpu0.sys_count[54]
.sym 114757 rvsoc.cpu0.D_insn[27]
.sym 114758 rvsoc.cpu0.D_insn_typ[9]
.sym 114759 $PACKER_GND_NET
.sym 114763 $PACKER_GND_NET
.sym 114767 rvsoc.cpu0.sys_count[26]
.sym 114768 rvsoc.cpu0.sys_count[58]
.sym 114769 rvsoc.cpu0.D_insn[27]
.sym 114770 rvsoc.cpu0.D_insn_typ[9]
.sym 114771 rvsoc.cpu0.sys_count[20]
.sym 114772 rvsoc.cpu0.sys_count[52]
.sym 114773 rvsoc.cpu0.D_insn[27]
.sym 114774 rvsoc.cpu0.D_insn_typ[9]
.sym 114775 rvsoc.cpu0.sys_count[29]
.sym 114776 rvsoc.cpu0.sys_count[61]
.sym 114777 rvsoc.cpu0.D_insn[27]
.sym 114778 rvsoc.cpu0.D_insn_typ[9]
.sym 114779 rvsoc.cpu0.sys_count[25]
.sym 114780 rvsoc.cpu0.sys_count[57]
.sym 114781 rvsoc.cpu0.D_insn[27]
.sym 114782 rvsoc.cpu0.D_insn_typ[9]
.sym 114783 $PACKER_GND_NET
.sym 114787 rvsoc.cpu0.sys_count[19]
.sym 114788 rvsoc.cpu0.sys_count[51]
.sym 114789 rvsoc.cpu0.D_insn[27]
.sym 114790 rvsoc.cpu0.D_insn_typ[9]
.sym 114791 rvsoc.cpu0.sys_count[6]
.sym 114792 rvsoc.cpu0.sys_count[38]
.sym 114793 rvsoc.cpu0.D_insn[27]
.sym 114794 rvsoc.cpu0.D_insn_typ[9]
.sym 114795 rvsoc.cpu0.E_op1[20]
.sym 114796 rvsoc.cpu0.E_op1[21]
.sym 114797 rvsoc.cpu0.E_op1[22]
.sym 114798 rvsoc.cpu0.E_op1[23]
.sym 114799 rvsoc.cpu0.sys_count[11]
.sym 114800 rvsoc.cpu0.sys_count[43]
.sym 114801 rvsoc.cpu0.D_insn[27]
.sym 114802 rvsoc.cpu0.D_insn_typ[9]
.sym 114803 $abc$63045$new_n3452_
.sym 114804 $abc$63045$new_n3461_
.sym 114805 $abc$63045$new_ys__n2477_inv_
.sym 114806 $abc$63045$new_ys__n2476_inv_
.sym 114807 rvsoc.cpu0.E_op1[24]
.sym 114808 rvsoc.cpu0.E_op1[25]
.sym 114809 rvsoc.cpu0.E_op1[26]
.sym 114810 rvsoc.cpu0.E_op1[27]
.sym 114811 rvsoc.cpu0.sys_count[2]
.sym 114812 rvsoc.cpu0.sys_count[34]
.sym 114813 rvsoc.cpu0.D_insn[27]
.sym 114814 rvsoc.cpu0.D_insn_typ[9]
.sym 114815 rvsoc.cpu0.sys_count[1]
.sym 114816 rvsoc.cpu0.sys_count[33]
.sym 114817 rvsoc.cpu0.D_insn[27]
.sym 114818 rvsoc.cpu0.D_insn_typ[9]
.sym 114819 rvsoc.cpu0.F_next_pc[6]
.sym 114823 rvsoc.cpu0.D_op1[15]
.sym 114827 rvsoc.cpu0.sys_count[32]
.sym 114828 rvsoc.cpu0.sys_count[0]
.sym 114829 rvsoc.cpu0.D_insn[27]
.sym 114830 rvsoc.cpu0.D_insn_typ[9]
.sym 114831 rvsoc.cpu0.D_next_pc[6]
.sym 114832 $abc$63045$new_ys__n11122_inv_
.sym 114833 $abc$63045$new_ys__n1780_
.sym 114834 $abc$63045$new_n4366_
.sym 114835 $abc$63045$new_ys__n1873_inv_
.sym 114836 $abc$63045$new_ys__n5465_inv_
.sym 114837 $abc$63045$new_n4229_
.sym 114838 rvsoc.cpu0.D_actv_pc[10]
.sym 114839 rvsoc.cpu0.sys_count[10]
.sym 114840 rvsoc.cpu0.sys_count[42]
.sym 114841 rvsoc.cpu0.D_insn[27]
.sym 114842 rvsoc.cpu0.D_insn_typ[9]
.sym 114843 rvsoc.cpu0.E_op1[28]
.sym 114844 rvsoc.cpu0.E_op1[29]
.sym 114845 rvsoc.data_wdata[0]
.sym 114847 $abc$63045$new_ys__n1880_inv_
.sym 114848 rvsoc.cpu0.D_insn_typ[3]
.sym 114851 rvsoc.cpu0.sys_count[8]
.sym 114852 rvsoc.cpu0.sys_count[40]
.sym 114853 rvsoc.cpu0.D_insn[27]
.sym 114854 rvsoc.cpu0.D_insn_typ[9]
.sym 114855 rvsoc.cpu0.D_op1[30]
.sym 114856 rvsoc.cpu0.D_op1[29]
.sym 114857 rvsoc.cpu0.D_op2[1]
.sym 114858 rvsoc.cpu0.D_op2[0]
.sym 114859 rvsoc.cpu0.sys_count[16]
.sym 114860 rvsoc.cpu0.sys_count[48]
.sym 114861 rvsoc.cpu0.D_insn[27]
.sym 114862 rvsoc.cpu0.D_insn_typ[9]
.sym 114863 rvsoc.cpu0.sys_count[12]
.sym 114864 rvsoc.cpu0.sys_count[44]
.sym 114865 rvsoc.cpu0.D_insn[27]
.sym 114866 rvsoc.cpu0.D_insn_typ[9]
.sym 114867 rvsoc.cpu0.sys_count[31]
.sym 114868 rvsoc.cpu0.sys_count[63]
.sym 114869 rvsoc.cpu0.D_insn[27]
.sym 114870 rvsoc.cpu0.D_insn_typ[9]
.sym 114871 rvsoc.cpu0.sys_count[27]
.sym 114872 rvsoc.cpu0.sys_count[59]
.sym 114873 rvsoc.cpu0.D_insn[27]
.sym 114874 rvsoc.cpu0.D_insn_typ[9]
.sym 114875 rvsoc.cpu0.sys_count[24]
.sym 114876 rvsoc.cpu0.sys_count[56]
.sym 114877 rvsoc.cpu0.D_insn[27]
.sym 114878 rvsoc.cpu0.D_insn_typ[9]
.sym 114879 rvsoc.cpu0.sys_count[28]
.sym 114880 rvsoc.cpu0.sys_count[60]
.sym 114881 rvsoc.cpu0.D_insn[27]
.sym 114882 rvsoc.cpu0.D_insn_typ[9]
.sym 114883 rvsoc.cpu0.sys_count[0]
.sym 114884 rvsoc.resetn
.sym 114892 $PACKER_VCC_NET
.sym 114893 rvsoc.cpu0.sys_count[0]
.sym 114923 rvsoc.spi0.status[0]
.sym 114924 rvsoc.spi0.tx_prevclk
.sym 114925 p15
.sym 114926 rvsoc.resetn
.sym 114943 rvsoc.data_adrs[5]
.sym 114944 rvsoc.code_adrs[5]
.sym 114945 $abc$63045$new_ys__n5954_
.sym 114947 rvsoc.data_wdata[7]
.sym 114951 rvsoc.mem_vdata[4][14]
.sym 114952 rvsoc.mem_vdata[5][14]
.sym 114953 rvsoc.code_adrs[29]
.sym 114954 rvsoc.code_adrs[28]
.sym 114955 $abc$63045$new_n5188_
.sym 114956 $abc$63045$new_n5187_
.sym 114957 $abc$63045$new_n3120_
.sym 114959 rvsoc.mem_vdata[0][27]
.sym 114960 rvsoc.mem_vdata[2][27]
.sym 114961 rvsoc.data_adrs[28]
.sym 114962 rvsoc.data_adrs[29]
.sym 114963 rvsoc.spi0.status[0]
.sym 114964 p15
.sym 114965 rvsoc.spi0.tx_prevclk
.sym 114967 $abc$63045$new_ys__n527_
.sym 114968 rvsoc.spi0.status[18]
.sym 114971 rvsoc.spi0.rxbfr[6]
.sym 114972 rvsoc.spi0.status[6]
.sym 114973 rvsoc.data_adrs[3]
.sym 114974 rvsoc.data_adrs[2]
.sym 114975 rvsoc.mem_vdata[1][27]
.sym 114976 rvsoc.mem_vdata[3][27]
.sym 114977 rvsoc.data_adrs[29]
.sym 114978 rvsoc.data_adrs[28]
.sym 114979 rvsoc.mem_vdata[1][27]
.sym 114980 rvsoc.mem_vdata[0][27]
.sym 114981 rvsoc.code_adrs[28]
.sym 114983 rvsoc.mem_vdata[1][20]
.sym 114984 rvsoc.mem_vdata[3][20]
.sym 114985 rvsoc.data_adrs[29]
.sym 114986 rvsoc.data_adrs[28]
.sym 114987 rvsoc.mem_vdata[1][20]
.sym 114988 rvsoc.mem_vdata[5][20]
.sym 114989 rvsoc.code_adrs[30]
.sym 114990 $abc$63045$new_ys__n12665_
.sym 114991 rvsoc.mem_vdata[5][6]
.sym 114992 $abc$63045$new_ys__n11766_
.sym 114993 $abc$63045$new_n5274_
.sym 114994 $abc$63045$new_n5273_
.sym 114995 rvsoc.code_adrs[30]
.sym 114996 $abc$63045$new_n3622_
.sym 114997 $abc$63045$new_n3621_
.sym 114998 $abc$63045$new_n3620_
.sym 114999 rvsoc.mem_vdata[0][20]
.sym 115000 rvsoc.mem_vdata[2][20]
.sym 115001 rvsoc.data_adrs[28]
.sym 115002 rvsoc.data_adrs[29]
.sym 115003 rvsoc.mem_vdata[0][20]
.sym 115004 rvsoc.mem_vdata[2][20]
.sym 115005 rvsoc.code_adrs[28]
.sym 115006 rvsoc.code_adrs[29]
.sym 115007 $abc$63045$new_n5215_
.sym 115008 $abc$63045$new_n5214_
.sym 115009 $abc$63045$new_n3120_
.sym 115011 $PACKER_GND_NET
.sym 115015 rvsoc.mem_vdata[1][16]
.sym 115016 rvsoc.mem_vdata[5][16]
.sym 115017 rvsoc.code_adrs[30]
.sym 115018 $abc$63045$new_ys__n12665_
.sym 115019 $abc$63045$new_ys__n11298_
.sym 115020 rvsoc.mem_vdata[15][8]
.sym 115021 $abc$63045$new_ys__n11772_
.sym 115022 rvsoc.mem_vdata[4][8]
.sym 115023 $abc$63045$new_ys__n11298_
.sym 115024 rvsoc.mem_vdata[15][27]
.sym 115025 $abc$63045$new_ys__n11772_
.sym 115026 rvsoc.mem_vdata[4][27]
.sym 115027 $abc$63045$new_ys__n2165_inv_
.sym 115028 rvsoc.uart0.div[14]
.sym 115029 $abc$63045$new_n3208_
.sym 115031 $abc$63045$new_ys__n12674_
.sym 115032 $abc$63045$new_n3355_
.sym 115035 $abc$63045$new_ys__n4261_
.sym 115036 rvsoc.mem_vdata[15][20]
.sym 115037 $abc$63045$new_n3619_
.sym 115038 rvsoc.code_adrs[31]
.sym 115039 $abc$63045$new_n5076_
.sym 115040 $abc$63045$new_n5075_
.sym 115041 $abc$63045$new_n3120_
.sym 115043 rvsoc.mem_vdata[1][16]
.sym 115044 rvsoc.mem_vdata[3][16]
.sym 115045 rvsoc.data_adrs[29]
.sym 115046 rvsoc.data_adrs[28]
.sym 115047 $abc$63045$new_ys__n2231_inv_
.sym 115048 rvsoc.uart0.cfg[30]
.sym 115049 $abc$63045$new_n3240_
.sym 115051 $abc$63045$new_ys__n11298_
.sym 115052 rvsoc.mem_vdata[15][14]
.sym 115053 $abc$63045$new_ys__n11772_
.sym 115054 rvsoc.mem_vdata[4][14]
.sym 115055 $abc$63045$new_ys__n11298_
.sym 115056 rvsoc.mem_vdata[15][25]
.sym 115057 $abc$63045$new_ys__n11772_
.sym 115058 rvsoc.mem_vdata[4][25]
.sym 115059 $abc$63045$new_ys__n11298_
.sym 115060 rvsoc.mem_vdata[15][30]
.sym 115061 $abc$63045$new_ys__n11772_
.sym 115062 rvsoc.mem_vdata[4][30]
.sym 115063 rvsoc.mem_vdata[1][17]
.sym 115064 rvsoc.mem_vdata[5][17]
.sym 115065 rvsoc.code_adrs[30]
.sym 115066 $abc$63045$new_ys__n12665_
.sym 115067 rvsoc.mem_vdata[5][14]
.sym 115068 $abc$63045$new_ys__n11766_
.sym 115069 $abc$63045$new_n5291_
.sym 115070 $abc$63045$new_n5290_
.sym 115071 rvsoc.data_adrs[0]
.sym 115072 $abc$63045$new_ys__n3682_inv_
.sym 115073 $abc$63045$new_n5339_
.sym 115075 rvsoc.mem_vdata[1][19]
.sym 115076 rvsoc.mem_vdata[5][19]
.sym 115077 rvsoc.code_adrs[30]
.sym 115078 $abc$63045$new_ys__n12665_
.sym 115079 rvsoc.code_adrs[8]
.sym 115083 rvsoc.mem_vdata[2][30]
.sym 115084 rvsoc.mem_vdata[0][30]
.sym 115085 $abc$63045$new_n6151_
.sym 115086 rvsoc.code_adrs[29]
.sym 115087 rvsoc.data_adrs[6]
.sym 115088 rvsoc.code_adrs[6]
.sym 115089 $abc$63045$new_ys__n5954_
.sym 115091 rvsoc.mem_vdata[4][30]
.sym 115092 $abc$63045$new_n6152_
.sym 115093 rvsoc.code_adrs[28]
.sym 115094 $abc$63045$new_n6151_
.sym 115095 rvsoc.code_adrs[20]
.sym 115099 $abc$63045$new_ys__n4261_
.sym 115100 rvsoc.mem_vdata[15][17]
.sym 115101 $abc$63045$new_n3600_
.sym 115102 rvsoc.code_adrs[31]
.sym 115103 rvsoc.mem_vdata[0][30]
.sym 115104 rvsoc.mem_vdata[2][30]
.sym 115105 rvsoc.data_adrs[28]
.sym 115106 rvsoc.data_adrs[29]
.sym 115107 rvsoc.code_adrs[30]
.sym 115108 $abc$63045$new_n3603_
.sym 115109 $abc$63045$new_n3602_
.sym 115110 $abc$63045$new_n3601_
.sym 115111 rvsoc.data_wdata[15]
.sym 115115 $abc$63045$new_ys__n5936_
.sym 115116 rvsoc.data_wst[2]
.sym 115119 rvsoc.data_wdata[20]
.sym 115123 rvsoc.uart0.tx_divcnt[1]
.sym 115127 rvsoc.data_adrs[3]
.sym 115128 rvsoc.code_adrs[3]
.sym 115129 $abc$63045$new_ys__n5941_
.sym 115131 $abc$63045$new_ys__n2874_
.sym 115132 $abc$63045$new_ys__n2881_
.sym 115135 $abc$63045$new_ys__n2404_inv_
.sym 115136 $abc$63045$new_ys__n11818_
.sym 115137 $abc$63045$new_ys__n2410_inv_
.sym 115138 $abc$63045$new_ys__n5971_
.sym 115139 rvsoc.data_wdata[2]
.sym 115143 $abc$63045$new_ys__n2337_inv_
.sym 115144 $abc$63045$new_ys__n11809_
.sym 115145 $abc$63045$new_ys__n2340_inv_
.sym 115146 $abc$63045$new_ys__n5941_
.sym 115147 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 115148 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[20]
.sym 115151 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 115152 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[14]
.sym 115155 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 115156 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[10]
.sym 115159 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 115160 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[12]
.sym 115163 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 115164 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[8]
.sym 115167 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 115168 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[13]
.sym 115171 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 115172 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[21]
.sym 115175 rvsoc.cpu0.D_insn_typ[0]
.sym 115176 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[5]
.sym 115177 rvsoc.cpu0.D_insn_typ[4]
.sym 115178 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[5]
.sym 115179 rvsoc.cpu0.D_insn_typ[5]
.sym 115180 rvsoc.cpu0.D_insn_typ[1]
.sym 115181 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[6]
.sym 115182 $abc$63045$new_n3279_
.sym 115183 rvsoc.uart0.tx_divcnt[20]
.sym 115187 rvsoc.cpu0.D_insn_typ[5]
.sym 115188 rvsoc.cpu0.D_insn_typ[1]
.sym 115189 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[12]
.sym 115190 $abc$63045$new_n3291_
.sym 115191 rvsoc.cpu0.D_insn_typ[5]
.sym 115192 rvsoc.cpu0.D_insn_typ[1]
.sym 115193 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[5]
.sym 115194 $abc$63045$new_n3277_
.sym 115195 rvsoc.uart0.tx_divcnt[12]
.sym 115199 rvsoc.uart0.tx_divcnt[21]
.sym 115203 rvsoc.uart0.tx_divcnt[10]
.sym 115207 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 115208 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[24]
.sym 115211 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 115212 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[27]
.sym 115215 rvsoc.cpu0.D_insn_typ[0]
.sym 115216 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[6]
.sym 115217 rvsoc.cpu0.D_insn_typ[4]
.sym 115218 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[6]
.sym 115219 rvsoc.uart0.tx_divcnt[24]
.sym 115223 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 115224 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[17]
.sym 115227 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 115228 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[29]
.sym 115231 rvsoc.uart0.tx_divcnt[27]
.sym 115235 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 115236 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[28]
.sym 115239 rvsoc.cpu0.D_insn_typ[5]
.sym 115240 rvsoc.cpu0.D_insn_typ[1]
.sym 115241 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[11]
.sym 115242 $abc$63045$new_n3289_
.sym 115243 rvsoc.cpu0.D_insn_typ[5]
.sym 115244 rvsoc.cpu0.D_insn_typ[1]
.sym 115245 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[17]
.sym 115246 $abc$63045$new_n3301_
.sym 115247 rvsoc.cpu0.D_insn_typ[0]
.sym 115248 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[9]
.sym 115249 rvsoc.cpu0.D_insn_typ[4]
.sym 115250 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[9]
.sym 115252 rvsoc.cpu0.D_op1[0]
.sym 115253 rvsoc.cpu0.D_insn[7]
.sym 115255 rvsoc.cpu0.D_insn_typ[0]
.sym 115256 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[12]
.sym 115257 rvsoc.cpu0.D_insn_typ[4]
.sym 115258 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[12]
.sym 115259 rvsoc.cpu0.D_insn_typ[0]
.sym 115260 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[11]
.sym 115261 rvsoc.cpu0.D_insn_typ[4]
.sym 115262 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[11]
.sym 115263 rvsoc.cpu0.D_insn_typ[0]
.sym 115264 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[13]
.sym 115265 rvsoc.cpu0.D_insn_typ[4]
.sym 115266 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[13]
.sym 115267 rvsoc.cpu0.D_insn_typ[5]
.sym 115268 rvsoc.cpu0.D_insn_typ[1]
.sym 115269 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[9]
.sym 115270 $abc$63045$new_n3285_
.sym 115271 rvsoc.cpu0.D_insn_typ[0]
.sym 115272 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[31]
.sym 115273 rvsoc.cpu0.D_insn_typ[4]
.sym 115274 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[31]
.sym 115275 rvsoc.cpu0.D_insn_typ[0]
.sym 115276 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[23]
.sym 115277 rvsoc.cpu0.D_insn_typ[4]
.sym 115278 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[23]
.sym 115279 rvsoc.cpu0.D_insn_typ[0]
.sym 115280 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[21]
.sym 115281 rvsoc.cpu0.D_insn_typ[4]
.sym 115282 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[21]
.sym 115283 rvsoc.cpu0.D_insn_typ[0]
.sym 115284 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[16]
.sym 115285 rvsoc.cpu0.D_insn_typ[4]
.sym 115286 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[16]
.sym 115287 rvsoc.cpu0.D_insn_typ[0]
.sym 115288 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[17]
.sym 115289 rvsoc.cpu0.D_insn_typ[4]
.sym 115290 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[17]
.sym 115291 rvsoc.cpu0.D_insn_typ[0]
.sym 115292 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[19]
.sym 115293 rvsoc.cpu0.D_insn_typ[4]
.sym 115294 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[19]
.sym 115295 rvsoc.code_adrs[13]
.sym 115299 rvsoc.uart0.div[15]
.sym 115303 rvsoc.code_adrs[21]
.sym 115307 rvsoc.cpu0.D_insn_typ[0]
.sym 115308 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[27]
.sym 115309 rvsoc.cpu0.D_insn_typ[4]
.sym 115310 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[27]
.sym 115311 rvsoc.code_adrs[2]
.sym 115316 rvsoc.cpu0.E_lllhhl[16]
.sym 115317 rvsoc.cpu0.E_mul_hihi[0]
.sym 115319 rvsoc.cpu0.D_insn_typ[0]
.sym 115320 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[25]
.sym 115321 rvsoc.cpu0.D_insn_typ[4]
.sym 115322 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[25]
.sym 115323 rvsoc.uart0.div[12]
.sym 115327 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 115331 rvsoc.cpu0.E_op2[3]
.sym 115335 rvsoc.cpu0.umul_hihi[2]
.sym 115339 rvsoc.cpu0.umul_hihi[12]
.sym 115343 rvsoc.cpu0.umul_hihi[0]
.sym 115347 rvsoc.cpu0.umul_hihi[4]
.sym 115351 rvsoc.cpu0.umul_hihi[11]
.sym 115355 rvsoc.cpu0.umul_hihi[6]
.sym 115359 rvsoc.cpu0.D_op2[3]
.sym 115363 rvsoc.cpu0.umul_hihi[1]
.sym 115368 rvsoc.code_adrs[2]
.sym 115373 rvsoc.code_adrs[3]
.sym 115377 rvsoc.code_adrs[4]
.sym 115378 $auto$alumacc.cc:474:replace_alu$3179.C[4]
.sym 115381 rvsoc.code_adrs[5]
.sym 115382 $auto$alumacc.cc:474:replace_alu$3179.C[5]
.sym 115385 rvsoc.code_adrs[6]
.sym 115386 $auto$alumacc.cc:474:replace_alu$3179.C[6]
.sym 115389 rvsoc.code_adrs[7]
.sym 115390 $auto$alumacc.cc:474:replace_alu$3179.C[7]
.sym 115393 rvsoc.code_adrs[8]
.sym 115394 $auto$alumacc.cc:474:replace_alu$3179.C[8]
.sym 115397 rvsoc.code_adrs[9]
.sym 115398 $auto$alumacc.cc:474:replace_alu$3179.C[9]
.sym 115401 rvsoc.code_adrs[10]
.sym 115402 $auto$alumacc.cc:474:replace_alu$3179.C[10]
.sym 115405 rvsoc.code_adrs[11]
.sym 115406 $auto$alumacc.cc:474:replace_alu$3179.C[11]
.sym 115409 rvsoc.code_adrs[12]
.sym 115410 $auto$alumacc.cc:474:replace_alu$3179.C[12]
.sym 115413 rvsoc.code_adrs[13]
.sym 115414 $auto$alumacc.cc:474:replace_alu$3179.C[13]
.sym 115417 rvsoc.code_adrs[14]
.sym 115418 $auto$alumacc.cc:474:replace_alu$3179.C[14]
.sym 115421 rvsoc.code_adrs[15]
.sym 115422 $auto$alumacc.cc:474:replace_alu$3179.C[15]
.sym 115425 rvsoc.code_adrs[16]
.sym 115426 $auto$alumacc.cc:474:replace_alu$3179.C[16]
.sym 115429 rvsoc.code_adrs[17]
.sym 115430 $auto$alumacc.cc:474:replace_alu$3179.C[17]
.sym 115433 rvsoc.code_adrs[18]
.sym 115434 $auto$alumacc.cc:474:replace_alu$3179.C[18]
.sym 115437 rvsoc.code_adrs[19]
.sym 115438 $auto$alumacc.cc:474:replace_alu$3179.C[19]
.sym 115441 rvsoc.code_adrs[20]
.sym 115442 $auto$alumacc.cc:474:replace_alu$3179.C[20]
.sym 115445 rvsoc.code_adrs[21]
.sym 115446 $auto$alumacc.cc:474:replace_alu$3179.C[21]
.sym 115449 rvsoc.code_adrs[22]
.sym 115450 $auto$alumacc.cc:474:replace_alu$3179.C[22]
.sym 115453 rvsoc.code_adrs[23]
.sym 115454 $auto$alumacc.cc:474:replace_alu$3179.C[23]
.sym 115457 rvsoc.code_adrs[24]
.sym 115458 $auto$alumacc.cc:474:replace_alu$3179.C[24]
.sym 115461 rvsoc.code_adrs[25]
.sym 115462 $auto$alumacc.cc:474:replace_alu$3179.C[25]
.sym 115465 rvsoc.code_adrs[26]
.sym 115466 $auto$alumacc.cc:474:replace_alu$3179.C[26]
.sym 115469 rvsoc.code_adrs[27]
.sym 115470 $auto$alumacc.cc:474:replace_alu$3179.C[27]
.sym 115473 rvsoc.code_adrs[28]
.sym 115474 $auto$alumacc.cc:474:replace_alu$3179.C[28]
.sym 115477 rvsoc.code_adrs[29]
.sym 115478 $auto$alumacc.cc:474:replace_alu$3179.C[29]
.sym 115481 rvsoc.code_adrs[30]
.sym 115482 $auto$alumacc.cc:474:replace_alu$3179.C[30]
.sym 115485 rvsoc.code_adrs[31]
.sym 115486 $auto$alumacc.cc:474:replace_alu$3179.C[31]
.sym 115487 rvsoc.code_adrs[1]
.sym 115491 $abc$63045$new_n3418_
.sym 115492 $abc$63045$new_ys__n349_inv_
.sym 115495 rvsoc.code_adrs[23]
.sym 115496 rvsoc.code_adrs[22]
.sym 115497 rvsoc.code_adrs[21]
.sym 115498 rvsoc.code_adrs[20]
.sym 115499 rvsoc.cpu0.F_insn[11]
.sym 115503 rvsoc.code_adrs[19]
.sym 115504 rvsoc.code_adrs[16]
.sym 115505 $abc$63045$new_n3419_
.sym 115506 $abc$63045$new_ys__n350_inv_
.sym 115507 rvsoc.code_adrs[18]
.sym 115508 rvsoc.code_adrs[17]
.sym 115511 rvsoc.cpu0.F_insn[14]
.sym 115515 rvsoc.cpu0.F_next_pc[21]
.sym 115516 rvsoc.cpu0.E_Br_adrs[21]
.sym 115517 rvsoc.cpu0.E_take_Br
.sym 115519 rvsoc.cpu0.F_insn[18]
.sym 115523 rvsoc.cpu0.F_next_pc[16]
.sym 115524 rvsoc.cpu0.E_Br_adrs[16]
.sym 115525 rvsoc.cpu0.E_take_Br
.sym 115527 rvsoc.cpu0.F_next_pc[14]
.sym 115531 rvsoc.cpu0.F_actv_pc[18]
.sym 115535 rvsoc.cpu0.F_next_pc[23]
.sym 115539 rvsoc.cpu0.F_next_pc[16]
.sym 115543 rvsoc.cpu0.D_next_pc[14]
.sym 115544 $abc$63045$new_ys__n11122_inv_
.sym 115545 $abc$63045$new_ys__n1670_
.sym 115546 $abc$63045$new_n4554_
.sym 115547 rvsoc.cpu0.F_actv_pc[24]
.sym 115551 rvsoc.cpu0.F_actv_pc[21]
.sym 115555 rvsoc.cpu0.F_next_pc[20]
.sym 115556 rvsoc.cpu0.E_Br_adrs[20]
.sym 115557 rvsoc.cpu0.E_take_Br
.sym 115559 rvsoc.cpu0.D_next_pc[18]
.sym 115560 $abc$63045$new_ys__n11122_inv_
.sym 115561 $abc$63045$new_ys__n1610_
.sym 115563 rvsoc.cpu0.F_next_pc[18]
.sym 115567 $abc$63045$new_ys__n1880_inv_
.sym 115568 rvsoc.cpu0.D_actv_pc[18]
.sym 115569 $abc$63045$new_n4638_
.sym 115570 $abc$63045$new_n4644_
.sym 115571 rvsoc.cpu0.F_next_pc[5]
.sym 115575 rvsoc.cpu0.F_next_pc[1]
.sym 115579 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[31]
.sym 115580 rvsoc.cpu0.D_insn_typ[3]
.sym 115581 rvsoc.cpu0.D_insn_typ[7]
.sym 115582 rvsoc.cpu0.D_insn[31]
.sym 115583 rvsoc.cpu0.F_next_pc[21]
.sym 115587 rvsoc.cpu0.F_next_pc[1]
.sym 115588 rvsoc.cpu0.E_Br_adrs[1]
.sym 115589 rvsoc.cpu0.E_take_Br
.sym 115591 rvsoc.cpu0.D_insn_typ[12]
.sym 115592 rvsoc.cpu0.D_actv_pc[1]
.sym 115593 rvsoc.cpu0.D_insn[8]
.sym 115594 $abc$63045$new_n3845_
.sym 115595 rvsoc.cpu0.sysregs[2][3]
.sym 115596 rvsoc.cpu0.sysregs[3][3]
.sym 115597 rvsoc.cpu0.D_sysidx[0]
.sym 115598 rvsoc.cpu0.D_sysidx[1]
.sym 115599 $abc$63045$new_ys__n1894_inv_
.sym 115600 rvsoc.cpu0.sysregs[1][1]
.sym 115601 $abc$63045$new_n3816_
.sym 115603 rvsoc.cpu0.D_next_pc[5]
.sym 115604 $abc$63045$new_ys__n11122_inv_
.sym 115605 $abc$63045$new_ys__n1793_
.sym 115607 rvsoc.cpu0.D_next_pc[3]
.sym 115608 $abc$63045$new_ys__n11122_inv_
.sym 115609 $abc$63045$new_ys__n1819_
.sym 115610 $abc$63045$new_n4294_
.sym 115611 $abc$63045$new_n4296_
.sym 115612 $abc$63045$new_n4297_
.sym 115613 rvsoc.cpu0.D_insn_typ[10]
.sym 115614 $abc$63045$new_n4293_
.sym 115615 rvsoc.cpu0.sysregs[0][3]
.sym 115616 rvsoc.cpu0.sysregs[1][3]
.sym 115617 rvsoc.cpu0.D_sysidx[1]
.sym 115618 rvsoc.cpu0.D_sysidx[0]
.sym 115619 rvsoc.cpu0.sysregs[0][3]
.sym 115620 rvsoc.cpu0.sysregs[2][3]
.sym 115623 rvsoc.cpu0.sysregs[2][1]
.sym 115624 rvsoc.cpu0.sysregs[3][1]
.sym 115625 rvsoc.cpu0.D_sysidx[1]
.sym 115626 rvsoc.cpu0.D_sysidx[0]
.sym 115627 rvsoc.cpu0.sysregs[0][1]
.sym 115628 rvsoc.cpu0.sysregs[2][1]
.sym 115631 rvsoc.cpu0.sysregs[0][1]
.sym 115632 rvsoc.cpu0.sysregs[1][1]
.sym 115633 rvsoc.cpu0.D_sysidx[1]
.sym 115634 $abc$63045$new_n5965_
.sym 115635 rvsoc.cpu0.sysregs[0][18]
.sym 115636 rvsoc.cpu0.sysregs[1][18]
.sym 115637 rvsoc.cpu0.D_sysidx[1]
.sym 115638 $abc$63045$new_n6032_
.sym 115639 rvsoc.cpu0.D_op1[19]
.sym 115643 rvsoc.cpu0.D_op1[30]
.sym 115647 rvsoc.cpu0.sysregs[2][18]
.sym 115648 rvsoc.cpu0.sysregs[3][18]
.sym 115649 rvsoc.cpu0.D_sysidx[1]
.sym 115650 rvsoc.cpu0.D_sysidx[0]
.sym 115651 rvsoc.cpu0.sysregs[0][18]
.sym 115652 rvsoc.cpu0.sysregs[2][18]
.sym 115655 rvsoc.cpu0.sysregs[2][9]
.sym 115656 rvsoc.cpu0.sysregs[3][9]
.sym 115657 rvsoc.cpu0.D_sysidx[0]
.sym 115659 rvsoc.cpu0.sysregs[2][7]
.sym 115660 rvsoc.cpu0.sysregs[3][7]
.sym 115661 rvsoc.cpu0.D_sysidx[0]
.sym 115662 rvsoc.cpu0.D_sysidx[1]
.sym 115663 $abc$63045$new_ys__n6152_
.sym 115664 rvsoc.cpu0.D_insn_typ[10]
.sym 115665 $abc$63045$new_n6059_
.sym 115666 $abc$63045$new_n4746_
.sym 115667 $abc$63045$new_ys__n6122_
.sym 115668 rvsoc.cpu0.D_insn_typ[10]
.sym 115669 $abc$63045$new_n6011_
.sym 115670 $abc$63045$new_n4527_
.sym 115671 rvsoc.cpu0.D_next_pc[23]
.sym 115672 $abc$63045$new_ys__n11122_inv_
.sym 115673 $abc$63045$new_ys__n1535_
.sym 115674 $abc$63045$new_n4747_
.sym 115675 $abc$63045$new_ys__n6108_inv_
.sym 115676 $abc$63045$new_ys__n6109_inv_
.sym 115677 rvsoc.cpu0.D_sysidx[1]
.sym 115678 rvsoc.cpu0.D_insn_typ[10]
.sym 115679 $abc$63045$new_n4393_
.sym 115680 $abc$63045$new_n4394_
.sym 115681 rvsoc.cpu0.D_insn_typ[10]
.sym 115683 $abc$63045$new_ys__n6140_
.sym 115684 rvsoc.cpu0.D_insn_typ[10]
.sym 115685 $abc$63045$new_n6038_
.sym 115686 $abc$63045$new_n4658_
.sym 115687 rvsoc.cpu0.sysregs[2][14]
.sym 115688 rvsoc.cpu0.sysregs[3][14]
.sym 115689 rvsoc.cpu0.D_sysidx[1]
.sym 115690 rvsoc.cpu0.D_sysidx[0]
.sym 115691 rvsoc.cpu0.sysregs[0][14]
.sym 115692 rvsoc.cpu0.sysregs[2][14]
.sym 115695 rvsoc.cpu0.sysregs[0][9]
.sym 115696 rvsoc.cpu0.sysregs[1][9]
.sym 115697 rvsoc.cpu0.D_sysidx[0]
.sym 115699 rvsoc.cpu0.D_op1[11]
.sym 115703 rvsoc.cpu0.sysregs[0][9]
.sym 115704 rvsoc.cpu0.sysregs[2][9]
.sym 115707 rvsoc.cpu0.sysregs[0][14]
.sym 115708 rvsoc.cpu0.sysregs[1][14]
.sym 115709 rvsoc.cpu0.D_sysidx[1]
.sym 115710 $abc$63045$new_n6016_
.sym 115711 rvsoc.cpu0.D_op1[14]
.sym 115715 $abc$63045$new_ys__n11122_inv_
.sym 115716 rvsoc.cpu0.D_next_pc[21]
.sym 115717 $abc$63045$new_ys__n1567_
.sym 115718 $abc$63045$new_ys__n1565_
.sym 115719 rvsoc.cpu0.sysregs[0][7]
.sym 115720 rvsoc.cpu0.sysregs[1][7]
.sym 115721 rvsoc.cpu0.D_sysidx[1]
.sym 115722 rvsoc.cpu0.D_sysidx[0]
.sym 115723 rvsoc.cpu0.sysregs[0][23]
.sym 115724 rvsoc.cpu0.sysregs[2][23]
.sym 115727 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 115731 rvsoc.cpu0.sysregs[0][7]
.sym 115732 rvsoc.cpu0.sysregs[2][7]
.sym 115735 rvsoc.cpu0.sysregs[0][27]
.sym 115736 rvsoc.cpu0.sysregs[2][27]
.sym 115739 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 115743 rvsoc.cpu0.sysregs[0][23]
.sym 115744 rvsoc.cpu0.sysregs[1][23]
.sym 115745 rvsoc.cpu0.D_sysidx[1]
.sym 115746 $abc$63045$new_n6057_
.sym 115747 rvsoc.cpu0.sysregs[2][23]
.sym 115748 rvsoc.cpu0.sysregs[3][23]
.sym 115749 rvsoc.cpu0.D_sysidx[1]
.sym 115750 rvsoc.cpu0.D_sysidx[0]
.sym 115751 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 115755 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 115759 rvsoc.cpu0.sysregs[0][8]
.sym 115760 rvsoc.cpu0.sysregs[2][8]
.sym 115763 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 115767 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 115771 rvsoc.cpu0.sysregs[0][24]
.sym 115772 rvsoc.cpu0.sysregs[2][24]
.sym 115775 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 115779 $abc$63045$new_ys__n1873_inv_
.sym 115780 $abc$63045$new_ys__n5463_inv_
.sym 115781 $abc$63045$new_n4229_
.sym 115782 rvsoc.cpu0.D_actv_pc[8]
.sym 115783 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 115787 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 115791 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 115795 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 115799 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 115803 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 115807 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 115811 rvsoc.cpu0.sysregs[0][10]
.sym 115812 rvsoc.cpu0.sysregs[2][10]
.sym 115815 rvsoc.cpu0.sysregs[0][2]
.sym 115816 rvsoc.cpu0.sysregs[2][2]
.sym 115819 rvsoc.cpu0.sysregs[0][6]
.sym 115820 rvsoc.cpu0.sysregs[1][6]
.sym 115821 rvsoc.cpu0.D_sysidx[1]
.sym 115822 rvsoc.cpu0.D_sysidx[0]
.sym 115823 $abc$63045$new_n4368_
.sym 115824 $abc$63045$new_n4369_
.sym 115825 rvsoc.cpu0.D_insn_typ[10]
.sym 115826 $abc$63045$new_n4365_
.sym 115827 rvsoc.cpu0.sysregs[0][6]
.sym 115828 rvsoc.cpu0.sysregs[2][6]
.sym 115831 rvsoc.cpu0.sysregs[0][12]
.sym 115832 rvsoc.cpu0.sysregs[2][12]
.sym 115835 rvsoc.cpu0.sysregs[2][6]
.sym 115836 rvsoc.cpu0.sysregs[3][6]
.sym 115837 rvsoc.cpu0.D_sysidx[0]
.sym 115838 rvsoc.cpu0.D_sysidx[1]
.sym 115839 rvsoc.cpu0.D_actv_pc[6]
.sym 115840 $abc$63045$new_n4229_
.sym 115841 $abc$63045$new_n4364_
.sym 115843 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 115879 rvsoc.mem_vdata[1][3]
.sym 115880 rvsoc.mem_vdata[3][3]
.sym 115881 rvsoc.data_adrs[29]
.sym 115882 rvsoc.data_adrs[28]
.sym 115883 $abc$63045$new_n5177_
.sym 115884 $abc$63045$new_n5176_
.sym 115885 $abc$63045$new_n3120_
.sym 115887 $PACKER_GND_NET
.sym 115891 rvsoc.data_adrs[14]
.sym 115892 rvsoc.code_adrs[14]
.sym 115893 $abc$63045$new_ys__n5971_
.sym 115895 $PACKER_GND_NET
.sym 115903 $PACKER_GND_NET
.sym 115911 rvsoc.mem_vdata[4][6]
.sym 115912 rvsoc.mem_vdata[5][6]
.sym 115913 rvsoc.code_adrs[29]
.sym 115914 rvsoc.code_adrs[28]
.sym 115915 $PACKER_GND_NET
.sym 115919 rvsoc.mem_vdata[1][28]
.sym 115920 rvsoc.mem_vdata[3][28]
.sym 115921 rvsoc.data_adrs[29]
.sym 115922 rvsoc.data_adrs[28]
.sym 115923 rvsoc.mem_vdata[1][17]
.sym 115924 rvsoc.mem_vdata[3][17]
.sym 115925 rvsoc.data_adrs[29]
.sym 115926 rvsoc.data_adrs[28]
.sym 115927 $abc$63045$new_n3248_
.sym 115928 $abc$63045$new_n3249_
.sym 115929 $abc$63045$new_n3247_
.sym 115930 rvsoc.code_adrs[30]
.sym 115931 rvsoc.mem_vdata[1][23]
.sym 115932 rvsoc.mem_vdata[3][23]
.sym 115933 rvsoc.data_adrs[29]
.sym 115934 rvsoc.data_adrs[28]
.sym 115935 rvsoc.mem_vdata[1][23]
.sym 115936 rvsoc.mem_vdata[2][23]
.sym 115937 rvsoc.code_adrs[29]
.sym 115938 rvsoc.code_adrs[28]
.sym 115939 rvsoc.mem_vdata[0][23]
.sym 115940 rvsoc.mem_vdata[2][23]
.sym 115941 rvsoc.data_adrs[28]
.sym 115942 rvsoc.data_adrs[29]
.sym 115943 $abc$63045$new_ys__n11299_inv_
.sym 115944 $abc$63045$new_n3120_
.sym 115945 $abc$63045$new_ys__n12673_
.sym 115947 rvsoc.code_adrs[31]
.sym 115948 $abc$63045$new_n3246_
.sym 115949 $abc$63045$new_ys__n4261_
.sym 115950 rvsoc.mem_vdata[15][6]
.sym 115951 rvsoc.mem_vdata[5][3]
.sym 115952 $abc$63045$new_ys__n11766_
.sym 115953 $abc$63045$new_n5175_
.sym 115954 $abc$63045$new_n5174_
.sym 115955 rvsoc.code_adrs[31]
.sym 115956 $abc$63045$new_n3256_
.sym 115957 $abc$63045$new_ys__n4261_
.sym 115958 rvsoc.mem_vdata[15][3]
.sym 115959 $abc$63045$new_n5313_
.sym 115960 $abc$63045$new_n5314_
.sym 115961 $abc$63045$new_n3120_
.sym 115962 $abc$63045$new_n5311_
.sym 115963 $abc$63045$new_ys__n11298_
.sym 115964 rvsoc.mem_vdata[15][6]
.sym 115965 $abc$63045$new_ys__n11772_
.sym 115966 rvsoc.mem_vdata[4][6]
.sym 115967 rvsoc.data_adrs[31]
.sym 115968 rvsoc.data_adrs[30]
.sym 115971 rvsoc.mem_vdata[1][28]
.sym 115972 rvsoc.mem_vdata[5][28]
.sym 115973 rvsoc.code_adrs[30]
.sym 115974 $abc$63045$new_ys__n12665_
.sym 115975 $abc$63045$new_ys__n11298_
.sym 115976 rvsoc.mem_vdata[15][20]
.sym 115977 $abc$63045$new_ys__n11772_
.sym 115978 rvsoc.mem_vdata[4][20]
.sym 115979 $abc$63045$new_ys__n9516_
.sym 115980 $abc$63045$new_ys__n9517_
.sym 115981 rvsoc.data_adrs[1]
.sym 115983 rvsoc.mem_vdata[5][28]
.sym 115984 $abc$63045$new_ys__n11766_
.sym 115985 $abc$63045$new_n5218_
.sym 115986 $abc$63045$new_n5217_
.sym 115987 $abc$63045$new_ys__n7752_
.sym 115988 $abc$63045$new_ys__n7736_
.sym 115989 rvsoc.data_adrs[0]
.sym 115990 rvsoc.data_adrs[1]
.sym 115991 rvsoc.cpu0.D_insn_typ[5]
.sym 115992 rvsoc.cpu0.D_insn_typ[1]
.sym 115993 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[31]
.sym 115994 $abc$63045$new_n3329_
.sym 115995 $abc$63045$new_n3355_
.sym 115996 $abc$63045$new_ys__n12673_
.sym 115999 rvsoc.cpu0.D_insn_typ[5]
.sym 116000 rvsoc.cpu0.D_insn_typ[1]
.sym 116001 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[30]
.sym 116002 $abc$63045$new_n3327_
.sym 116003 rvsoc.code_adrs[29]
.sym 116004 rvsoc.code_adrs[28]
.sym 116007 $abc$63045$new_n3014_
.sym 116008 rvsoc.mem_vdata[4][20]
.sym 116009 $abc$63045$new_n3009_
.sym 116010 rvsoc.mem_vdata[3][20]
.sym 116011 $PACKER_GND_NET
.sym 116015 $abc$63045$new_n3014_
.sym 116016 rvsoc.mem_vdata[4][28]
.sym 116017 $abc$63045$new_n3009_
.sym 116018 rvsoc.mem_vdata[3][28]
.sym 116019 $abc$63045$new_n3014_
.sym 116020 rvsoc.mem_vdata[4][24]
.sym 116021 $abc$63045$new_n3009_
.sym 116022 rvsoc.mem_vdata[3][24]
.sym 116023 $abc$63045$new_ys__n11298_
.sym 116024 rvsoc.mem_vdata[15][17]
.sym 116025 $abc$63045$new_ys__n11772_
.sym 116026 rvsoc.mem_vdata[4][17]
.sym 116027 $abc$63045$new_ys__n11298_
.sym 116028 rvsoc.mem_vdata[15][19]
.sym 116029 $abc$63045$new_ys__n11772_
.sym 116030 rvsoc.mem_vdata[4][19]
.sym 116031 $abc$63045$new_ys__n11298_
.sym 116032 rvsoc.mem_vdata[15][28]
.sym 116033 $abc$63045$new_ys__n11772_
.sym 116034 rvsoc.mem_vdata[4][28]
.sym 116035 $abc$63045$new_ys__n11298_
.sym 116036 rvsoc.mem_vdata[15][24]
.sym 116037 $abc$63045$new_ys__n11772_
.sym 116038 rvsoc.mem_vdata[4][24]
.sym 116039 rvsoc.cpu0.F_actv_pc[8]
.sym 116043 rvsoc.cpu0.F_actv_pc[20]
.sym 116047 rvsoc.code_adrs[30]
.sym 116048 $abc$63045$new_n3616_
.sym 116049 $abc$63045$new_n3615_
.sym 116050 $abc$63045$new_n3614_
.sym 116051 $abc$63045$new_ys__n4261_
.sym 116052 rvsoc.mem_vdata[15][19]
.sym 116053 $abc$63045$new_n3613_
.sym 116054 rvsoc.code_adrs[31]
.sym 116055 rvsoc.code_adrs[30]
.sym 116056 $abc$63045$new_n3018_
.sym 116057 $abc$63045$new_n3016_
.sym 116058 $abc$63045$new_n3008_
.sym 116059 $abc$63045$new_n3014_
.sym 116060 rvsoc.mem_vdata[4][17]
.sym 116061 $abc$63045$new_n3009_
.sym 116062 rvsoc.mem_vdata[3][17]
.sym 116063 rvsoc.code_adrs[29]
.sym 116064 rvsoc.code_adrs[28]
.sym 116067 $abc$63045$new_ys__n4261_
.sym 116068 rvsoc.mem_vdata[15][28]
.sym 116069 $abc$63045$new_n3007_
.sym 116070 rvsoc.code_adrs[31]
.sym 116072 rvsoc.uart0.tx_divcnt[0]
.sym 116077 rvsoc.uart0.tx_divcnt[1]
.sym 116081 rvsoc.uart0.tx_divcnt[2]
.sym 116082 $auto$alumacc.cc:474:replace_alu$3247.C[2]
.sym 116085 rvsoc.uart0.tx_divcnt[3]
.sym 116086 $auto$alumacc.cc:474:replace_alu$3247.C[3]
.sym 116089 rvsoc.uart0.tx_divcnt[4]
.sym 116090 $auto$alumacc.cc:474:replace_alu$3247.C[4]
.sym 116093 rvsoc.uart0.tx_divcnt[5]
.sym 116094 $auto$alumacc.cc:474:replace_alu$3247.C[5]
.sym 116097 rvsoc.uart0.tx_divcnt[6]
.sym 116098 $auto$alumacc.cc:474:replace_alu$3247.C[6]
.sym 116101 rvsoc.uart0.tx_divcnt[7]
.sym 116102 $auto$alumacc.cc:474:replace_alu$3247.C[7]
.sym 116105 rvsoc.uart0.tx_divcnt[8]
.sym 116106 $auto$alumacc.cc:474:replace_alu$3247.C[8]
.sym 116109 rvsoc.uart0.tx_divcnt[9]
.sym 116110 $auto$alumacc.cc:474:replace_alu$3247.C[9]
.sym 116113 rvsoc.uart0.tx_divcnt[10]
.sym 116114 $auto$alumacc.cc:474:replace_alu$3247.C[10]
.sym 116117 rvsoc.uart0.tx_divcnt[11]
.sym 116118 $auto$alumacc.cc:474:replace_alu$3247.C[11]
.sym 116121 rvsoc.uart0.tx_divcnt[12]
.sym 116122 $auto$alumacc.cc:474:replace_alu$3247.C[12]
.sym 116125 rvsoc.uart0.tx_divcnt[13]
.sym 116126 $auto$alumacc.cc:474:replace_alu$3247.C[13]
.sym 116129 rvsoc.uart0.tx_divcnt[14]
.sym 116130 $auto$alumacc.cc:474:replace_alu$3247.C[14]
.sym 116133 rvsoc.uart0.tx_divcnt[15]
.sym 116134 $auto$alumacc.cc:474:replace_alu$3247.C[15]
.sym 116137 rvsoc.uart0.tx_divcnt[16]
.sym 116138 $auto$alumacc.cc:474:replace_alu$3247.C[16]
.sym 116141 rvsoc.uart0.tx_divcnt[17]
.sym 116142 $auto$alumacc.cc:474:replace_alu$3247.C[17]
.sym 116145 rvsoc.uart0.tx_divcnt[18]
.sym 116146 $auto$alumacc.cc:474:replace_alu$3247.C[18]
.sym 116149 rvsoc.uart0.tx_divcnt[19]
.sym 116150 $auto$alumacc.cc:474:replace_alu$3247.C[19]
.sym 116153 rvsoc.uart0.tx_divcnt[20]
.sym 116154 $auto$alumacc.cc:474:replace_alu$3247.C[20]
.sym 116157 rvsoc.uart0.tx_divcnt[21]
.sym 116158 $auto$alumacc.cc:474:replace_alu$3247.C[21]
.sym 116161 rvsoc.uart0.tx_divcnt[22]
.sym 116162 $auto$alumacc.cc:474:replace_alu$3247.C[22]
.sym 116165 rvsoc.uart0.tx_divcnt[23]
.sym 116166 $auto$alumacc.cc:474:replace_alu$3247.C[23]
.sym 116169 rvsoc.uart0.tx_divcnt[24]
.sym 116170 $auto$alumacc.cc:474:replace_alu$3247.C[24]
.sym 116173 rvsoc.uart0.tx_divcnt[25]
.sym 116174 $auto$alumacc.cc:474:replace_alu$3247.C[25]
.sym 116177 rvsoc.uart0.tx_divcnt[26]
.sym 116178 $auto$alumacc.cc:474:replace_alu$3247.C[26]
.sym 116181 rvsoc.uart0.tx_divcnt[27]
.sym 116182 $auto$alumacc.cc:474:replace_alu$3247.C[27]
.sym 116185 rvsoc.uart0.tx_divcnt[28]
.sym 116186 $auto$alumacc.cc:474:replace_alu$3247.C[28]
.sym 116189 rvsoc.uart0.tx_divcnt[29]
.sym 116190 $auto$alumacc.cc:474:replace_alu$3247.C[29]
.sym 116193 rvsoc.uart0.tx_divcnt[30]
.sym 116194 $auto$alumacc.cc:474:replace_alu$3247.C[30]
.sym 116197 rvsoc.uart0.tx_divcnt[31]
.sym 116198 $auto$alumacc.cc:474:replace_alu$3247.C[31]
.sym 116200 rvsoc.cpu0.umul_lolo[16]
.sym 116201 rvsoc.cpu0.umul_lhhl[0]
.sym 116204 rvsoc.cpu0.umul_lolo[17]
.sym 116205 rvsoc.cpu0.umul_lhhl[1]
.sym 116208 rvsoc.cpu0.umul_lolo[18]
.sym 116209 rvsoc.cpu0.umul_lhhl[2]
.sym 116212 rvsoc.cpu0.umul_lolo[19]
.sym 116213 rvsoc.cpu0.umul_lhhl[3]
.sym 116216 rvsoc.cpu0.umul_lolo[20]
.sym 116217 rvsoc.cpu0.umul_lhhl[4]
.sym 116220 rvsoc.cpu0.umul_lolo[21]
.sym 116221 rvsoc.cpu0.umul_lhhl[5]
.sym 116224 $auto$alumacc.cc:474:replace_alu$3191.AA[6]
.sym 116225 rvsoc.cpu0.umul_lhhl[6]
.sym 116228 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 116229 rvsoc.cpu0.umul_lhhl[7]
.sym 116232 $auto$alumacc.cc:474:replace_alu$3191.AA[8]
.sym 116233 rvsoc.cpu0.umul_lhhl[8]
.sym 116236 $auto$alumacc.cc:474:replace_alu$3191.AA[9]
.sym 116237 rvsoc.cpu0.umul_lhhl[9]
.sym 116240 $auto$alumacc.cc:474:replace_alu$3191.AA[10]
.sym 116241 rvsoc.cpu0.umul_lhhl[10]
.sym 116244 $auto$alumacc.cc:474:replace_alu$3191.AA[11]
.sym 116245 rvsoc.cpu0.umul_lhhl[11]
.sym 116248 $auto$alumacc.cc:474:replace_alu$3191.AA[12]
.sym 116249 rvsoc.cpu0.umul_lhhl[12]
.sym 116252 $auto$alumacc.cc:474:replace_alu$3191.AA[13]
.sym 116253 rvsoc.cpu0.umul_lhhl[13]
.sym 116256 $auto$alumacc.cc:474:replace_alu$3191.AA[14]
.sym 116257 rvsoc.cpu0.umul_lhhl[14]
.sym 116260 $auto$alumacc.cc:474:replace_alu$3191.AA[15]
.sym 116261 rvsoc.cpu0.umul_lhhl[15]
.sym 116265 rvsoc.cpu0.umul_lhhl[16]
.sym 116266 $auto$alumacc.cc:474:replace_alu$3191.C[16]
.sym 116269 rvsoc.cpu0.umul_lhhl[17]
.sym 116270 $auto$alumacc.cc:474:replace_alu$3191.C[17]
.sym 116273 rvsoc.cpu0.umul_lhhl[18]
.sym 116274 $auto$alumacc.cc:474:replace_alu$3191.C[18]
.sym 116277 rvsoc.cpu0.umul_lhhl[19]
.sym 116278 $auto$alumacc.cc:474:replace_alu$3191.C[19]
.sym 116281 rvsoc.cpu0.umul_lhhl[20]
.sym 116282 $auto$alumacc.cc:474:replace_alu$3191.C[20]
.sym 116285 rvsoc.cpu0.umul_lhhl[21]
.sym 116286 $auto$alumacc.cc:474:replace_alu$3191.C[21]
.sym 116289 rvsoc.cpu0.umul_lhhl[22]
.sym 116290 $auto$alumacc.cc:474:replace_alu$3191.C[22]
.sym 116293 rvsoc.cpu0.umul_lhhl[23]
.sym 116294 $auto$alumacc.cc:474:replace_alu$3191.C[23]
.sym 116297 rvsoc.cpu0.umul_lhhl[24]
.sym 116298 $auto$alumacc.cc:474:replace_alu$3191.C[24]
.sym 116301 rvsoc.cpu0.umul_lhhl[25]
.sym 116302 $auto$alumacc.cc:474:replace_alu$3191.C[25]
.sym 116305 rvsoc.cpu0.umul_lhhl[26]
.sym 116306 $auto$alumacc.cc:474:replace_alu$3191.C[26]
.sym 116309 rvsoc.cpu0.umul_lhhl[27]
.sym 116310 $auto$alumacc.cc:474:replace_alu$3191.C[27]
.sym 116313 rvsoc.cpu0.umul_lhhl[28]
.sym 116314 $auto$alumacc.cc:474:replace_alu$3191.C[28]
.sym 116317 rvsoc.cpu0.umul_lhhl[29]
.sym 116318 $auto$alumacc.cc:474:replace_alu$3191.C[29]
.sym 116321 rvsoc.cpu0.umul_lhhl[30]
.sym 116322 $auto$alumacc.cc:474:replace_alu$3191.C[30]
.sym 116325 rvsoc.cpu0.umul_lhhl[31]
.sym 116326 $auto$alumacc.cc:474:replace_alu$3191.C[31]
.sym 116329 rvsoc.cpu0.umul_lhhl[32]
.sym 116330 $auto$alumacc.cc:474:replace_alu$3191.C[32]
.sym 116334 $auto$alumacc.cc:474:replace_alu$3191.C[33]
.sym 116335 rvsoc.uart0.div[22]
.sym 116339 rvsoc.cpu0.umul_hihi[9]
.sym 116343 rvsoc.cpu0.D_op2[11]
.sym 116347 rvsoc.cpu0.E_op2[11]
.sym 116351 rvsoc.cpu0.umul_hihi[14]
.sym 116355 rvsoc.cpu0.umul_hihi[13]
.sym 116359 rvsoc.cpu0.F_next_pc[14]
.sym 116360 rvsoc.cpu0.E_Br_adrs[14]
.sym 116361 rvsoc.cpu0.E_take_Br
.sym 116363 rvsoc.cpu0.E_op2[30]
.sym 116367 rvsoc.cpu0.umul_hihi[16]
.sym 116371 rvsoc.cpu0.umul_hihi[27]
.sym 116375 rvsoc.cpu0.F_next_pc[6]
.sym 116376 rvsoc.cpu0.E_Br_adrs[6]
.sym 116377 rvsoc.cpu0.E_take_Br
.sym 116379 rvsoc.cpu0.D_op2[30]
.sym 116383 rvsoc.cpu0.umul_hihi[21]
.sym 116387 rvsoc.cpu0.F_next_pc[5]
.sym 116388 rvsoc.cpu0.E_Br_adrs[5]
.sym 116389 rvsoc.cpu0.E_take_Br
.sym 116391 rvsoc.cpu0.F_next_pc[25]
.sym 116392 rvsoc.cpu0.E_Br_adrs[25]
.sym 116393 rvsoc.cpu0.E_take_Br
.sym 116395 rvsoc.cpu0.D_op2[28]
.sym 116399 rvsoc.cpu0.D_funct3[1]
.sym 116403 rvsoc.cpu0.E_op2[28]
.sym 116407 rvsoc.cpu0.F_next_pc[23]
.sym 116408 rvsoc.cpu0.E_Br_adrs[23]
.sym 116409 rvsoc.cpu0.E_take_Br
.sym 116411 rvsoc.cpu0.D_op2[26]
.sym 116415 rvsoc.cpu0.F_next_pc[19]
.sym 116416 rvsoc.cpu0.E_Br_adrs[19]
.sym 116417 rvsoc.cpu0.E_take_Br
.sym 116419 rvsoc.cpu0.E_op2[26]
.sym 116423 rvsoc.cpu0.F_next_pc[26]
.sym 116424 rvsoc.cpu0.E_Br_adrs[26]
.sym 116425 rvsoc.cpu0.E_take_Br
.sym 116427 rvsoc.cpu0.F_next_pc[22]
.sym 116428 rvsoc.cpu0.E_Br_adrs[22]
.sym 116429 rvsoc.cpu0.E_take_Br
.sym 116431 rvsoc.data_wdata[23]
.sym 116435 rvsoc.code_adrs[27]
.sym 116436 rvsoc.code_adrs[26]
.sym 116437 rvsoc.code_adrs[25]
.sym 116438 rvsoc.code_adrs[24]
.sym 116439 rvsoc.cpu0.D_insn_typ[12]
.sym 116440 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[5]
.sym 116441 rvsoc.cpu0.D_insn_typ[13]
.sym 116442 rvsoc.cpu0.D_op1[5]
.sym 116443 rvsoc.cpu0.F_next_pc[18]
.sym 116444 rvsoc.cpu0.E_Br_adrs[18]
.sym 116445 rvsoc.cpu0.E_take_Br
.sym 116447 rvsoc.data_wdata[30]
.sym 116451 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[5]
.sym 116452 rvsoc.cpu0.D_insn_typ[14]
.sym 116453 $abc$63045$new_ys__n1920_
.sym 116454 $abc$63045$new_n3863_
.sym 116455 $abc$63045$new_ys__n2041_inv_
.sym 116456 rvsoc.cpu0.sysregs[1][22]
.sym 116457 $abc$63045$new_n3816_
.sym 116459 $abc$63045$new_ys__n1922_inv_
.sym 116460 rvsoc.cpu0.sysregs[1][5]
.sym 116461 $abc$63045$new_n3816_
.sym 116463 rvsoc.cpu0.F_next_pc[9]
.sym 116464 rvsoc.cpu0.E_Br_adrs[9]
.sym 116465 rvsoc.cpu0.E_take_Br
.sym 116467 $abc$63045$new_ys__n1950_inv_
.sym 116468 rvsoc.cpu0.sysregs[1][9]
.sym 116469 $abc$63045$new_n3816_
.sym 116471 $abc$63045$new_ys__n2013_inv_
.sym 116472 rvsoc.cpu0.sysregs[1][18]
.sym 116473 $abc$63045$new_n3816_
.sym 116475 $abc$63045$new_ys__n1999_inv_
.sym 116476 rvsoc.cpu0.sysregs[1][16]
.sym 116477 $abc$63045$new_n3816_
.sym 116479 $abc$63045$new_ys__n1929_inv_
.sym 116480 rvsoc.cpu0.sysregs[1][6]
.sym 116481 $abc$63045$new_n3816_
.sym 116483 rvsoc.cpu0.D_insn_typ[12]
.sym 116484 $abc$63045$new_ys__n5586_inv_
.sym 116485 rvsoc.cpu0.D_funct3[0]
.sym 116486 $abc$63045$new_n3817_
.sym 116487 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[22]
.sym 116488 rvsoc.cpu0.D_insn_typ[14]
.sym 116489 $abc$63045$new_ys__n2039_
.sym 116490 $abc$63045$new_n3931_
.sym 116491 rvsoc.cpu0.F_next_pc[24]
.sym 116492 rvsoc.cpu0.E_Br_adrs[24]
.sym 116493 rvsoc.cpu0.E_take_Br
.sym 116495 rvsoc.code_adrs[18]
.sym 116499 rvsoc.cpu0.D_insn_typ[12]
.sym 116500 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[22]
.sym 116501 rvsoc.cpu0.D_insn_typ[13]
.sym 116502 rvsoc.cpu0.D_op1[22]
.sym 116503 rvsoc.code_adrs[17]
.sym 116507 rvsoc.code_adrs[24]
.sym 116511 rvsoc.code_adrs[22]
.sym 116515 rvsoc.code_adrs[25]
.sym 116519 rvsoc.cpu0.F_actv_pc[17]
.sym 116523 rvsoc.cpu0.F_next_pc[9]
.sym 116527 rvsoc.cpu0.F_next_pc[29]
.sym 116531 rvsoc.cpu0.F_next_pc[28]
.sym 116535 rvsoc.cpu0.F_next_pc[24]
.sym 116539 rvsoc.cpu0.sys_mcause[9]
.sym 116540 $abc$63045$new_n4179_
.sym 116541 $abc$63045$new_ys__n11122_inv_
.sym 116542 rvsoc.cpu0.D_next_pc[9]
.sym 116543 rvsoc.cpu0.F_next_pc[22]
.sym 116547 rvsoc.cpu0.F_next_pc[3]
.sym 116551 rvsoc.cpu0.sysregs[2][5]
.sym 116552 rvsoc.cpu0.sysregs[3][5]
.sym 116553 rvsoc.cpu0.D_sysidx[0]
.sym 116554 rvsoc.cpu0.D_sysidx[1]
.sym 116555 rvsoc.cpu0.D_actv_pc[5]
.sym 116556 $abc$63045$new_ys__n1880_inv_
.sym 116557 $abc$63045$new_ys__n1796_
.sym 116558 $abc$63045$new_n4338_
.sym 116559 rvsoc.cpu0.sysregs[3][5]
.sym 116560 rvsoc.cpu0.sysregs[1][5]
.sym 116561 rvsoc.cpu0.D_insn[21]
.sym 116562 rvsoc.cpu0.D_insn_typ[8]
.sym 116563 rvsoc.cpu0.sysregs[0][5]
.sym 116564 rvsoc.cpu0.sysregs[1][5]
.sym 116565 rvsoc.cpu0.D_sysidx[1]
.sym 116566 rvsoc.cpu0.D_sysidx[0]
.sym 116567 rvsoc.cpu0.sysregs[3][22]
.sym 116568 rvsoc.cpu0.sysregs[1][22]
.sym 116569 rvsoc.cpu0.D_insn[21]
.sym 116570 rvsoc.cpu0.D_insn_typ[8]
.sym 116571 rvsoc.cpu0.sysregs[0][5]
.sym 116572 rvsoc.cpu0.sysregs[2][5]
.sym 116575 rvsoc.cpu0.D_op2[5]
.sym 116576 $abc$63045$new_ys__n1872_inv_
.sym 116577 $abc$63045$new_n4340_
.sym 116578 $abc$63045$new_n4341_
.sym 116579 $abc$63045$new_n4343_
.sym 116580 $abc$63045$new_n4344_
.sym 116581 rvsoc.cpu0.D_insn_typ[10]
.sym 116582 $abc$63045$new_n4339_
.sym 116583 $abc$63045$new_ys__n1873_inv_
.sym 116584 $abc$63045$new_ys__n5475_inv_
.sym 116585 rvsoc.cpu0.D_actv_pc[20]
.sym 116586 $abc$63045$new_ys__n1880_inv_
.sym 116587 rvsoc.cpu0.sysregs[0][31]
.sym 116588 rvsoc.cpu0.sysregs[2][31]
.sym 116591 rvsoc.cpu0.sysregs[0][15]
.sym 116592 rvsoc.cpu0.sysregs[1][15]
.sym 116593 rvsoc.cpu0.D_sysidx[1]
.sym 116594 $abc$63045$new_n6020_
.sym 116595 rvsoc.uart0.status[8]
.sym 116596 rvsoc.uart0.cfg[8]
.sym 116597 rvsoc.data_adrs[3]
.sym 116598 rvsoc.data_adrs[2]
.sym 116599 rvsoc.cpu0.sysregs[0][22]
.sym 116600 rvsoc.cpu0.sysregs[2][22]
.sym 116603 $abc$63045$new_ys__n6134_
.sym 116604 rvsoc.cpu0.D_insn_typ[10]
.sym 116605 $abc$63045$new_n6030_
.sym 116606 $abc$63045$new_n4616_
.sym 116607 rvsoc.cpu0.sysregs[0][20]
.sym 116608 rvsoc.cpu0.sysregs[2][20]
.sym 116611 $abc$63045$new_ys__n6128_
.sym 116612 rvsoc.cpu0.D_insn_typ[10]
.sym 116613 $abc$63045$new_ys__n1658_
.sym 116614 $abc$63045$new_n6022_
.sym 116615 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 116616 $abc$63045$new_ys__n12234_inv_
.sym 116617 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 116619 rvsoc.cpu0.sysregs[0][19]
.sym 116620 rvsoc.cpu0.sysregs[1][19]
.sym 116621 rvsoc.cpu0.D_sysidx[1]
.sym 116622 $abc$63045$new_n6036_
.sym 116623 rvsoc.cpu0.sysregs[0][13]
.sym 116624 rvsoc.cpu0.sysregs[2][13]
.sym 116627 rvsoc.cpu0.sysregs[0][13]
.sym 116628 rvsoc.cpu0.sysregs[1][13]
.sym 116629 rvsoc.cpu0.D_sysidx[1]
.sym 116630 $abc$63045$new_n6009_
.sym 116631 rvsoc.cpu0.sysregs[2][15]
.sym 116632 rvsoc.cpu0.sysregs[3][15]
.sym 116633 rvsoc.cpu0.D_sysidx[1]
.sym 116634 rvsoc.cpu0.D_sysidx[0]
.sym 116635 rvsoc.cpu0.sysregs[2][13]
.sym 116636 rvsoc.cpu0.sysregs[3][13]
.sym 116637 rvsoc.cpu0.D_sysidx[1]
.sym 116638 rvsoc.cpu0.D_sysidx[0]
.sym 116639 rvsoc.cpu0.sysregs[0][15]
.sym 116640 rvsoc.cpu0.sysregs[2][15]
.sym 116643 rvsoc.uart0.cfg[8]
.sym 116644 rvsoc.uart0.status[8]
.sym 116645 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 116646 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 116647 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 116651 rvsoc.cpu0.sysregs[0][19]
.sym 116652 rvsoc.cpu0.sysregs[2][19]
.sym 116655 rvsoc.cpu0.sysregs[2][19]
.sym 116656 rvsoc.cpu0.sysregs[3][19]
.sym 116657 rvsoc.cpu0.D_sysidx[1]
.sym 116658 rvsoc.cpu0.D_sysidx[0]
.sym 116659 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 116663 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 116667 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 116671 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 116675 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 116679 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 116680 $abc$63045$new_ys__n12236_inv_
.sym 116681 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 116683 $abc$63045$auto$rtlil.cc:1712:And$3923[17]
.sym 116684 $abc$63045$new_ys__n12233_inv_
.sym 116685 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 116687 rvsoc.cpu0.E_sysidx[0]
.sym 116688 rvsoc.cpu0.E_sysidx[1]
.sym 116689 $abc$63045$new_ys__n10035_
.sym 116691 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 116692 $abc$63045$new_ys__n12232_inv_
.sym 116693 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 116695 rvsoc.cpu0.sysregs[2][17]
.sym 116696 rvsoc.cpu0.sysregs[3][17]
.sym 116697 rvsoc.cpu0.D_sysidx[1]
.sym 116698 rvsoc.cpu0.D_sysidx[0]
.sym 116699 rvsoc.cpu0.sysregs[0][17]
.sym 116700 rvsoc.cpu0.sysregs[1][17]
.sym 116701 rvsoc.cpu0.D_sysidx[1]
.sym 116702 $abc$63045$new_n6028_
.sym 116703 rvsoc.cpu0.sysregs[0][17]
.sym 116704 rvsoc.cpu0.sysregs[2][17]
.sym 116707 $abc$63045$auto$rtlil.cc:1819:NotGate$62989
.sym 116708 rvsoc.resetn
.sym 116711 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 116715 rvsoc.cpu0.sysregs[0][21]
.sym 116716 rvsoc.cpu0.sysregs[2][21]
.sym 116719 $abc$63045$auto$rtlil.cc:1712:And$3923[23]
.sym 116723 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 116727 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 116731 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 116735 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 116739 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 116743 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 116747 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 116751 $abc$63045$auto$rtlil.cc:1712:And$3923[17]
.sym 116755 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 116759 $abc$63045$auto$rtlil.cc:1712:And$3923[23]
.sym 116763 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 116767 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 116771 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 116775 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 116779 $abc$63045$auto$rtlil.cc:1819:NotGate$62861
.sym 116780 rvsoc.resetn
.sym 116783 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 116787 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 116791 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 116795 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 116799 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 116803 rvsoc.cpu0.E_sysidx[1]
.sym 116804 rvsoc.cpu0.E_sysidx[0]
.sym 116805 $abc$63045$new_ys__n10035_
.sym 116811 rvsoc.cpu0.sysregs[0][16]
.sym 116812 rvsoc.cpu0.sysregs[1][16]
.sym 116813 rvsoc.cpu0.D_sysidx[1]
.sym 116814 $abc$63045$new_n6024_
.sym 116815 rvsoc.cpu0.sysregs[0][25]
.sym 116816 rvsoc.cpu0.sysregs[2][25]
.sym 116819 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 116823 rvsoc.cpu0.sysregs[2][16]
.sym 116824 rvsoc.cpu0.sysregs[3][16]
.sym 116825 rvsoc.cpu0.D_sysidx[1]
.sym 116826 rvsoc.cpu0.D_sysidx[0]
.sym 116831 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 116835 rvsoc.cpu0.sysregs[0][16]
.sym 116836 rvsoc.cpu0.sysregs[2][16]
.sym 116839 rvsoc.mem_vdata[0][3]
.sym 116840 rvsoc.mem_vdata[2][3]
.sym 116841 rvsoc.data_adrs[28]
.sym 116842 rvsoc.data_adrs[29]
.sym 116843 rvsoc.mem_vdata[1][6]
.sym 116844 rvsoc.mem_vdata[2][6]
.sym 116845 rvsoc.code_adrs[29]
.sym 116846 rvsoc.code_adrs[28]
.sym 116847 p20
.sym 116848 rvsoc.gpio0.data[7]
.sym 116849 $abc$63045$new_ys__n2231_inv_
.sym 116850 rvsoc.gpio0.dir[7]
.sym 116851 $PACKER_GND_NET
.sym 116855 rvsoc.mem_vdata[1][3]
.sym 116856 rvsoc.mem_vdata[2][3]
.sym 116857 rvsoc.code_adrs[29]
.sym 116858 rvsoc.code_adrs[28]
.sym 116859 rvsoc.mem_vdata[0][3]
.sym 116860 rvsoc.mem_vdata[3][3]
.sym 116861 rvsoc.code_adrs[28]
.sym 116862 rvsoc.code_adrs[29]
.sym 116867 rvsoc.mem_vdata[1][7]
.sym 116868 rvsoc.mem_vdata[3][7]
.sym 116869 rvsoc.code_adrs[29]
.sym 116870 rvsoc.code_adrs[28]
.sym 116871 $abc$63045$new_n3258_
.sym 116872 $abc$63045$new_n3259_
.sym 116873 $abc$63045$new_n3257_
.sym 116874 rvsoc.code_adrs[30]
.sym 116875 $abc$63045$new_n5220_
.sym 116876 $abc$63045$new_n5219_
.sym 116877 $abc$63045$new_n3120_
.sym 116879 $abc$63045$new_n5183_
.sym 116880 $abc$63045$new_n5182_
.sym 116881 $abc$63045$new_n3120_
.sym 116883 rvsoc.mem_vdata[1][19]
.sym 116884 rvsoc.mem_vdata[3][19]
.sym 116885 rvsoc.data_adrs[29]
.sym 116886 rvsoc.data_adrs[28]
.sym 116887 $abc$63045$new_n5119_
.sym 116888 $abc$63045$new_n5118_
.sym 116889 $abc$63045$new_n3120_
.sym 116891 $PACKER_GND_NET
.sym 116895 rvsoc.mem_vdata[1][7]
.sym 116896 rvsoc.mem_vdata[3][7]
.sym 116897 rvsoc.data_adrs[29]
.sym 116898 rvsoc.data_adrs[28]
.sym 116899 rvsoc.mem_vdata[4][3]
.sym 116900 rvsoc.mem_vdata[5][3]
.sym 116901 rvsoc.code_adrs[29]
.sym 116902 rvsoc.code_adrs[28]
.sym 116903 rvsoc.mem_vdata[0][15]
.sym 116904 rvsoc.mem_vdata[1][15]
.sym 116905 rvsoc.data_adrs[29]
.sym 116906 rvsoc.data_adrs[28]
.sym 116907 rvsoc.cpu0.D_insn_typ[5]
.sym 116908 rvsoc.cpu0.D_insn_typ[1]
.sym 116909 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[28]
.sym 116910 $abc$63045$new_n3323_
.sym 116911 rvsoc.data_adrs[29]
.sym 116912 rvsoc.data_adrs[28]
.sym 116915 rvsoc.cpu0.D_insn_typ[5]
.sym 116916 rvsoc.cpu0.D_insn_typ[1]
.sym 116917 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:262$230_Y[29]
.sym 116918 $abc$63045$new_n3325_
.sym 116919 $abc$63045$new_n5307_
.sym 116920 $abc$63045$new_n5308_
.sym 116921 $abc$63045$new_n3120_
.sym 116922 $abc$63045$new_n5305_
.sym 116923 $abc$63045$new_n5324_
.sym 116924 $abc$63045$new_n5325_
.sym 116925 $abc$63045$new_n3120_
.sym 116926 $abc$63045$new_n5322_
.sym 116927 $abc$63045$new_ys__n11298_
.sym 116928 rvsoc.mem_vdata[15][4]
.sym 116929 $abc$63045$new_ys__n11772_
.sym 116930 rvsoc.mem_vdata[4][4]
.sym 116931 $abc$63045$new_ys__n11298_
.sym 116932 rvsoc.mem_vdata[15][3]
.sym 116933 $abc$63045$new_ys__n11772_
.sym 116934 rvsoc.mem_vdata[4][3]
.sym 116935 $abc$63045$new_ys__n11298_
.sym 116936 rvsoc.mem_vdata[15][23]
.sym 116937 $abc$63045$new_n5312_
.sym 116938 $abc$63045$new_n3355_
.sym 116939 rvsoc.mem_vdata[15][29]
.sym 116940 $abc$63045$new_ys__n11298_
.sym 116941 rvsoc.data_adrs[31]
.sym 116942 $abc$63045$new_n6096_
.sym 116943 rvsoc.data_adrs[31]
.sym 116944 rvsoc.data_adrs[30]
.sym 116945 rvsoc.data_adrs[29]
.sym 116946 rvsoc.data_adrs[28]
.sym 116947 rvsoc.data_adrs[31]
.sym 116948 rvsoc.data_adrs[30]
.sym 116951 rvsoc.uart0.rxbfr[7]
.sym 116952 rvsoc.uart0.div[7]
.sym 116953 rvsoc.data_adrs[2]
.sym 116954 $abc$63045$new_n6160_
.sym 116955 $abc$63045$new_ys__n11298_
.sym 116956 rvsoc.mem_vdata[15][16]
.sym 116957 $abc$63045$new_ys__n11772_
.sym 116958 rvsoc.mem_vdata[4][16]
.sym 116959 $abc$63045$new_n5318_
.sym 116960 $abc$63045$new_n5319_
.sym 116961 $abc$63045$new_n3120_
.sym 116962 $abc$63045$new_n5316_
.sym 116963 rvsoc.data_adrs[29]
.sym 116964 rvsoc.data_adrs[28]
.sym 116967 $abc$63045$new_ys__n4261_
.sym 116968 rvsoc.mem_vdata[15][23]
.sym 116969 $abc$63045$new_n3637_
.sym 116970 rvsoc.code_adrs[31]
.sym 116971 $abc$63045$new_ys__n12665_
.sym 116972 rvsoc.code_adrs[30]
.sym 116975 $abc$63045$new_n3608_
.sym 116976 rvsoc.mem_vdata[5][23]
.sym 116977 $abc$63045$new_n3009_
.sym 116978 rvsoc.mem_vdata[3][23]
.sym 116979 rvsoc.code_adrs[30]
.sym 116980 $abc$63045$new_n3640_
.sym 116981 $abc$63045$new_n3639_
.sym 116982 $abc$63045$new_n3638_
.sym 116983 rvsoc.cpu0.F_next_pc[29]
.sym 116984 rvsoc.cpu0.E_Br_adrs[29]
.sym 116985 rvsoc.cpu0.E_take_Br
.sym 116987 rvsoc.cpu0.F_next_pc[28]
.sym 116988 rvsoc.cpu0.E_Br_adrs[28]
.sym 116989 rvsoc.cpu0.E_take_Br
.sym 116991 rvsoc.code_adrs[31]
.sym 116992 $abc$63045$new_n3025_
.sym 116993 $abc$63045$new_ys__n4261_
.sym 116994 rvsoc.mem_vdata[15][29]
.sym 116995 rvsoc.mem_vdata[1][15]
.sym 116996 rvsoc.mem_vdata[5][15]
.sym 116997 rvsoc.code_adrs[30]
.sym 116998 $abc$63045$new_ys__n12665_
.sym 116999 rvsoc.code_adrs[30]
.sym 117000 $abc$63045$new_ys__n12667_
.sym 117003 $abc$63045$new_ys__n12667_
.sym 117004 rvsoc.code_adrs[30]
.sym 117005 rvsoc.code_adrs[31]
.sym 117007 $abc$63045$new_n3014_
.sym 117008 rvsoc.mem_vdata[4][19]
.sym 117009 $abc$63045$new_n3009_
.sym 117010 rvsoc.mem_vdata[3][19]
.sym 117011 rvsoc.cpu0.F_next_pc[30]
.sym 117012 rvsoc.cpu0.E_Br_adrs[30]
.sym 117013 rvsoc.cpu0.E_take_Br
.sym 117015 rvsoc.mem_vdata[5][18]
.sym 117016 $abc$63045$new_ys__n11766_
.sym 117017 $abc$63045$new_n5149_
.sym 117018 $abc$63045$new_n5148_
.sym 117019 $abc$63045$new_ys__n12664_
.sym 117020 rvsoc.code_adrs[30]
.sym 117023 $abc$63045$new_n3608_
.sym 117024 rvsoc.mem_vdata[5][18]
.sym 117025 $abc$63045$new_n3009_
.sym 117026 rvsoc.mem_vdata[3][18]
.sym 117027 rvsoc.mem_vdata[1][18]
.sym 117028 rvsoc.mem_vdata[3][18]
.sym 117029 rvsoc.data_adrs[29]
.sym 117030 rvsoc.data_adrs[28]
.sym 117031 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117032 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[7]
.sym 117035 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117036 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[4]
.sym 117039 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117040 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[6]
.sym 117043 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117044 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[2]
.sym 117047 rvsoc.uart0.tx_divcnt[6]
.sym 117051 rvsoc.uart0.tx_divcnt[2]
.sym 117055 rvsoc.uart0.tx_divcnt[4]
.sym 117059 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117060 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[5]
.sym 117063 rvsoc.uart0.tx_divcnt[13]
.sym 117067 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117068 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[9]
.sym 117071 rvsoc.uart0.tx_divcnt[8]
.sym 117075 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117076 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[15]
.sym 117079 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117080 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[19]
.sym 117083 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117084 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[25]
.sym 117087 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117088 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[11]
.sym 117091 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117092 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[23]
.sym 117095 rvsoc.uart0.tx_divcnt[19]
.sym 117099 rvsoc.uart0.tx_divcnt[23]
.sym 117103 rvsoc.uart0.tx_divcnt[25]
.sym 117107 rvsoc.uart0.tx_divcnt[14]
.sym 117111 rvsoc.uart0.tx_divcnt[15]
.sym 117115 rvsoc.cpu0.F_next_pc[25]
.sym 117119 rvsoc.uart0.tx_divcnt[22]
.sym 117123 rvsoc.uart0.tx_divcnt[9]
.sym 117127 rvsoc.uart0.tx_divcnt[28]
.sym 117131 rvsoc.uart0.tx_divcnt[17]
.sym 117135 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117136 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[18]
.sym 117139 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117140 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[30]
.sym 117143 rvsoc.uart0.tx_divcnt[29]
.sym 117147 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117148 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[31]
.sym 117151 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117152 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[26]
.sym 117155 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 117156 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[16]
.sym 117159 rvsoc.uart0.tx_divcnt[26]
.sym 117163 rvsoc.uart0.div[0]
.sym 117167 rvsoc.uart0.rx_divcnt[0]
.sym 117168 rvsoc.uart0.div[0]
.sym 117169 rvsoc.uart0.div[7]
.sym 117170 rvsoc.uart0.rx_divcnt[7]
.sym 117171 rvsoc.uart0.tx_divcnt[31]
.sym 117175 rvsoc.uart0.tx_divcnt[30]
.sym 117179 $auto$alumacc.cc:474:replace_alu$3191.AA[13]
.sym 117183 rvsoc.uart0.div[7]
.sym 117187 rvsoc.uart0.rx_divcnt[7]
.sym 117192 rvsoc.uart0.rx_divcnt[0]
.sym 117193 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[0]
.sym 117196 rvsoc.uart0.rx_divcnt[1]
.sym 117197 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[1]
.sym 117200 rvsoc.uart0.rx_divcnt[2]
.sym 117201 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[2]
.sym 117204 rvsoc.uart0.rx_divcnt[3]
.sym 117205 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[3]
.sym 117208 rvsoc.uart0.rx_divcnt[4]
.sym 117209 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[4]
.sym 117212 rvsoc.uart0.rx_divcnt[5]
.sym 117213 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[5]
.sym 117216 rvsoc.uart0.rx_divcnt[6]
.sym 117217 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[6]
.sym 117220 rvsoc.uart0.rx_divcnt[7]
.sym 117221 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[7]
.sym 117224 rvsoc.uart0.rx_divcnt[8]
.sym 117225 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[8]
.sym 117228 rvsoc.uart0.rx_divcnt[9]
.sym 117229 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[9]
.sym 117232 rvsoc.uart0.rx_divcnt[10]
.sym 117233 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[10]
.sym 117236 rvsoc.uart0.rx_divcnt[11]
.sym 117237 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[11]
.sym 117240 rvsoc.uart0.rx_divcnt[12]
.sym 117241 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[12]
.sym 117244 rvsoc.uart0.rx_divcnt[13]
.sym 117245 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[13]
.sym 117248 rvsoc.uart0.rx_divcnt[14]
.sym 117249 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[14]
.sym 117252 rvsoc.uart0.rx_divcnt[15]
.sym 117253 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[15]
.sym 117256 rvsoc.uart0.rx_divcnt[16]
.sym 117257 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[16]
.sym 117260 rvsoc.uart0.rx_divcnt[17]
.sym 117261 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[17]
.sym 117264 rvsoc.uart0.rx_divcnt[18]
.sym 117265 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[18]
.sym 117268 rvsoc.uart0.rx_divcnt[19]
.sym 117269 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[19]
.sym 117272 rvsoc.uart0.rx_divcnt[20]
.sym 117273 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[20]
.sym 117276 rvsoc.uart0.rx_divcnt[21]
.sym 117277 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[21]
.sym 117280 rvsoc.uart0.rx_divcnt[22]
.sym 117281 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[22]
.sym 117284 rvsoc.uart0.rx_divcnt[23]
.sym 117285 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[23]
.sym 117288 rvsoc.uart0.rx_divcnt[24]
.sym 117289 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[24]
.sym 117292 rvsoc.uart0.rx_divcnt[25]
.sym 117293 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[25]
.sym 117296 rvsoc.uart0.rx_divcnt[26]
.sym 117297 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[26]
.sym 117300 rvsoc.uart0.rx_divcnt[27]
.sym 117301 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[27]
.sym 117304 rvsoc.uart0.rx_divcnt[28]
.sym 117305 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[28]
.sym 117308 rvsoc.uart0.rx_divcnt[29]
.sym 117309 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[29]
.sym 117312 rvsoc.uart0.rx_divcnt[30]
.sym 117313 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[30]
.sym 117316 rvsoc.uart0.rx_divcnt[31]
.sym 117317 $abc$63045$auto$alumacc.cc:474:replace_alu$3162.BB[31]
.sym 117319 $abc$63045$new_n5956_
.sym 117320 $abc$63045$new_n3362_
.sym 117321 $abc$63045$new_n5960_
.sym 117322 $abc$63045$auto$alumacc.cc:491:replace_alu$3164[31]
.sym 117323 rvsoc.cpu0.F_next_pc[7]
.sym 117324 rvsoc.cpu0.E_Br_adrs[7]
.sym 117325 rvsoc.cpu0.E_take_Br
.sym 117327 $abc$63045$new_n3733_
.sym 117328 $abc$63045$new_n3709_
.sym 117331 $abc$63045$new_ys__n2233_
.sym 117332 rvsoc.resetn
.sym 117333 $abc$63045$new_ys__n2235_
.sym 117335 rvsoc.uart0.div[13]
.sym 117336 rvsoc.uart0.rx_divcnt[13]
.sym 117337 $abc$63045$new_n5959_
.sym 117339 rvsoc.uart0.div[26]
.sym 117343 rvsoc.cpu0.E_op2[20]
.sym 117347 rvsoc.uart0.div[30]
.sym 117351 rvsoc.cpu0.D_op1[1]
.sym 117352 rvsoc.cpu0.D_insn[16]
.sym 117353 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 117355 $abc$63045$new_ys__n1915_inv_
.sym 117356 rvsoc.cpu0.sysregs[1][4]
.sym 117357 $abc$63045$new_n3816_
.sym 117359 rvsoc.cpu0.F_next_pc[4]
.sym 117360 rvsoc.cpu0.E_Br_adrs[4]
.sym 117361 rvsoc.cpu0.E_take_Br
.sym 117363 rvsoc.cpu0.umul_hihi[26]
.sym 117367 rvsoc.cpu0.D_op1[3]
.sym 117368 rvsoc.cpu0.D_insn[18]
.sym 117369 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 117371 $abc$63045$new_ys__n2090_inv_
.sym 117372 rvsoc.cpu0.sysregs[1][29]
.sym 117373 $abc$63045$new_n3816_
.sym 117375 $abc$63045$new_ys__n2062_inv_
.sym 117376 rvsoc.cpu0.sysregs[1][25]
.sym 117377 $abc$63045$new_n3816_
.sym 117379 $abc$63045$new_ys__n2048_inv_
.sym 117380 rvsoc.cpu0.sysregs[1][23]
.sym 117381 $abc$63045$new_n3816_
.sym 117383 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[4]
.sym 117384 rvsoc.cpu0.D_insn_typ[14]
.sym 117385 $abc$63045$new_ys__n1913_
.sym 117386 $abc$63045$new_n3859_
.sym 117387 rvsoc.cpu0.D_insn_typ[12]
.sym 117388 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[3]
.sym 117389 rvsoc.cpu0.D_insn_typ[13]
.sym 117390 rvsoc.cpu0.D_op1[3]
.sym 117391 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[3]
.sym 117392 rvsoc.cpu0.D_insn_typ[14]
.sym 117393 $abc$63045$new_ys__n1906_
.sym 117394 $abc$63045$new_n3855_
.sym 117395 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[6]
.sym 117396 rvsoc.cpu0.D_insn_typ[14]
.sym 117397 $abc$63045$new_ys__n1927_
.sym 117398 $abc$63045$new_n3867_
.sym 117399 rvsoc.cpu0.D_insn_typ[12]
.sym 117400 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[4]
.sym 117401 rvsoc.cpu0.D_insn_typ[13]
.sym 117402 rvsoc.cpu0.D_op1[4]
.sym 117403 $abc$63045$new_n6145_
.sym 117404 $abc$63045$new_ys__n11122_inv_
.sym 117407 rvsoc.cpu0.D_insn_typ[12]
.sym 117408 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[7]
.sym 117409 rvsoc.cpu0.D_insn_typ[13]
.sym 117410 rvsoc.cpu0.D_op1[7]
.sym 117411 rvsoc.cpu0.D_insn[22]
.sym 117415 rvsoc.cpu0.D_insn_typ[12]
.sym 117416 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[16]
.sym 117417 rvsoc.cpu0.D_insn_typ[13]
.sym 117418 rvsoc.cpu0.D_op1[16]
.sym 117419 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[16]
.sym 117420 rvsoc.cpu0.D_insn_typ[14]
.sym 117421 $abc$63045$new_ys__n1997_
.sym 117422 $abc$63045$new_n3907_
.sym 117423 rvsoc.cpu0.D_insn_typ[7]
.sym 117424 rvsoc.cpu0.D_actv_pc[12]
.sym 117425 rvsoc.cpu0.D_insn_typ[3]
.sym 117426 rvsoc.cpu0.D_insn[12]
.sym 117427 rvsoc.cpu0.D_insn_typ[12]
.sym 117428 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[9]
.sym 117429 rvsoc.cpu0.D_insn_typ[13]
.sym 117430 rvsoc.cpu0.D_op1[9]
.sym 117431 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[9]
.sym 117432 rvsoc.cpu0.D_insn_typ[14]
.sym 117433 $abc$63045$new_ys__n1948_
.sym 117434 $abc$63045$new_n3879_
.sym 117435 rvsoc.cpu0.D_insn_typ[12]
.sym 117436 $abc$63045$new_ys__n11122_inv_
.sym 117437 $abc$63045$new_n3817_
.sym 117439 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 117440 rvsoc.code_adrs[3]
.sym 117443 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[7]
.sym 117444 rvsoc.cpu0.D_insn_typ[14]
.sym 117445 $abc$63045$new_ys__n1934_
.sym 117446 $abc$63045$new_n3871_
.sym 117447 $abc$63045$new_ys__n1936_inv_
.sym 117448 rvsoc.cpu0.sysregs[1][7]
.sym 117449 $abc$63045$new_n3816_
.sym 117451 rvsoc.cpu0.F_next_pc[3]
.sym 117452 rvsoc.cpu0.E_Br_adrs[3]
.sym 117453 rvsoc.cpu0.E_take_Br
.sym 117455 rvsoc.cpu0.D_insn_typ[12]
.sym 117456 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[23]
.sym 117457 rvsoc.cpu0.D_insn_typ[13]
.sym 117458 rvsoc.cpu0.D_op1[23]
.sym 117459 $abc$63045$new_ys__n1908_inv_
.sym 117460 rvsoc.cpu0.sysregs[1][3]
.sym 117461 $abc$63045$new_n3816_
.sym 117463 $abc$63045$new_ys__n2020_inv_
.sym 117464 rvsoc.cpu0.sysregs[1][19]
.sym 117465 $abc$63045$new_n3816_
.sym 117467 rvsoc.cpu0.D_insn_typ[12]
.sym 117468 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[18]
.sym 117469 rvsoc.cpu0.D_insn_typ[13]
.sym 117470 rvsoc.cpu0.D_op1[18]
.sym 117471 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[18]
.sym 117472 rvsoc.cpu0.D_insn_typ[14]
.sym 117473 $abc$63045$new_ys__n2011_
.sym 117474 $abc$63045$new_n3915_
.sym 117475 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[23]
.sym 117476 rvsoc.cpu0.D_insn_typ[14]
.sym 117477 $abc$63045$new_ys__n2046_
.sym 117478 $abc$63045$new_n3935_
.sym 117479 rvsoc.cpu0.D_op1[18]
.sym 117483 rvsoc.cpu0.sysregs[3][4]
.sym 117484 rvsoc.cpu0.sysregs[1][4]
.sym 117485 rvsoc.cpu0.D_insn[21]
.sym 117486 rvsoc.cpu0.D_insn_typ[8]
.sym 117487 rvsoc.cpu0.sysregs[3][18]
.sym 117488 rvsoc.cpu0.sysregs[1][18]
.sym 117489 rvsoc.cpu0.D_insn[21]
.sym 117490 rvsoc.cpu0.D_insn_typ[8]
.sym 117491 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[25]
.sym 117492 rvsoc.cpu0.D_insn_typ[14]
.sym 117493 $abc$63045$new_ys__n2060_
.sym 117494 $abc$63045$new_n3943_
.sym 117495 rvsoc.cpu0.D_insn_typ[12]
.sym 117496 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[25]
.sym 117497 rvsoc.cpu0.D_insn_typ[13]
.sym 117498 rvsoc.cpu0.D_op1[25]
.sym 117499 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[19]
.sym 117500 rvsoc.cpu0.D_insn_typ[14]
.sym 117501 $abc$63045$new_ys__n2018_
.sym 117502 $abc$63045$new_n3919_
.sym 117503 rvsoc.cpu0.sysregs[3][3]
.sym 117504 rvsoc.cpu0.sysregs[1][3]
.sym 117505 rvsoc.cpu0.D_insn[21]
.sym 117506 rvsoc.cpu0.D_insn_typ[8]
.sym 117507 rvsoc.cpu0.D_insn_typ[12]
.sym 117508 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[19]
.sym 117509 rvsoc.cpu0.D_insn_typ[13]
.sym 117510 rvsoc.cpu0.D_op1[19]
.sym 117511 $abc$63045$new_ys__n2027_inv_
.sym 117512 rvsoc.cpu0.sysregs[1][20]
.sym 117513 $abc$63045$new_n3816_
.sym 117515 rvsoc.cpu0.sysregs[3][16]
.sym 117516 rvsoc.cpu0.sysregs[1][16]
.sym 117517 rvsoc.cpu0.D_insn[21]
.sym 117518 rvsoc.cpu0.D_insn_typ[8]
.sym 117519 rvsoc.cpu0.D_op1[1]
.sym 117520 rvsoc.cpu0.D_insn_typ[13]
.sym 117521 $abc$63045$new_ys__n1889_
.sym 117522 $abc$63045$new_ys__n1892_
.sym 117523 rvsoc.cpu0.sysregs[3][6]
.sym 117524 rvsoc.cpu0.sysregs[1][6]
.sym 117525 rvsoc.cpu0.D_insn[21]
.sym 117526 rvsoc.cpu0.D_insn_typ[8]
.sym 117527 rvsoc.cpu0.sysregs[3][19]
.sym 117528 rvsoc.cpu0.sysregs[1][19]
.sym 117529 rvsoc.cpu0.D_insn[21]
.sym 117530 rvsoc.cpu0.D_insn_typ[8]
.sym 117531 rvsoc.cpu0.D_next_pc[4]
.sym 117532 $abc$63045$new_ys__n11122_inv_
.sym 117533 $abc$63045$new_ys__n1806_
.sym 117534 $abc$63045$new_n4317_
.sym 117535 rvsoc.cpu0.sysregs[3][1]
.sym 117536 rvsoc.cpu0.sysregs[1][1]
.sym 117537 rvsoc.cpu0.D_insn[21]
.sym 117538 rvsoc.cpu0.D_insn_typ[8]
.sym 117539 rvsoc.cpu0.sysregs[3][9]
.sym 117540 rvsoc.cpu0.sysregs[1][9]
.sym 117541 rvsoc.cpu0.D_insn[21]
.sym 117542 rvsoc.cpu0.D_insn_typ[8]
.sym 117543 rvsoc.cpu0.sysregs[0][22]
.sym 117544 rvsoc.cpu0.sysregs[1][22]
.sym 117545 rvsoc.cpu0.D_sysidx[0]
.sym 117547 rvsoc.cpu0.sysregs[2][22]
.sym 117548 rvsoc.cpu0.sysregs[3][22]
.sym 117549 rvsoc.cpu0.D_sysidx[0]
.sym 117551 $abc$63045$new_ys__n6147_inv_
.sym 117552 $abc$63045$new_ys__n6148_inv_
.sym 117553 rvsoc.cpu0.D_sysidx[1]
.sym 117554 rvsoc.cpu0.D_insn_typ[10]
.sym 117555 rvsoc.cpu0.sysregs[0][20]
.sym 117556 rvsoc.cpu0.sysregs[1][20]
.sym 117557 rvsoc.cpu0.D_sysidx[1]
.sym 117558 $abc$63045$new_n6040_
.sym 117559 $abc$63045$new_ys__n6143_
.sym 117560 rvsoc.cpu0.D_insn_typ[10]
.sym 117561 $abc$63045$new_n6042_
.sym 117562 $abc$63045$new_n4679_
.sym 117563 rvsoc.cpu0.sysregs[2][20]
.sym 117564 rvsoc.cpu0.sysregs[3][20]
.sym 117565 rvsoc.cpu0.D_sysidx[1]
.sym 117566 rvsoc.cpu0.D_sysidx[0]
.sym 117567 rvsoc.cpu0.sysregs[3][7]
.sym 117568 rvsoc.cpu0.sysregs[1][7]
.sym 117569 rvsoc.cpu0.D_insn[21]
.sym 117570 rvsoc.cpu0.D_insn_typ[8]
.sym 117571 $abc$63045$new_n4319_
.sym 117572 $abc$63045$new_n4320_
.sym 117573 rvsoc.cpu0.D_insn_typ[10]
.sym 117574 $abc$63045$new_n4316_
.sym 117575 $abc$63045$new_ys__n12476_inv_
.sym 117576 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 117577 $abc$63045$new_n3411_
.sym 117579 $abc$63045$new_ys__n12489_inv_
.sym 117580 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 117581 $abc$63045$new_n3411_
.sym 117583 $abc$63045$new_ys__n12474_inv_
.sym 117584 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 117585 $abc$63045$new_n3411_
.sym 117587 rvsoc.cpu0.sysregs[3][23]
.sym 117588 rvsoc.cpu0.sysregs[1][23]
.sym 117589 rvsoc.cpu0.D_insn[21]
.sym 117590 rvsoc.cpu0.D_insn_typ[8]
.sym 117591 rvsoc.cpu0.sysregs[2][4]
.sym 117592 rvsoc.cpu0.sysregs[3][4]
.sym 117593 rvsoc.cpu0.D_sysidx[0]
.sym 117594 rvsoc.cpu0.D_sysidx[1]
.sym 117595 $abc$63045$new_n3469_
.sym 117596 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 117597 $abc$63045$new_n3411_
.sym 117599 $abc$63045$new_ys__n12493_inv_
.sym 117600 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 117601 $abc$63045$new_n3411_
.sym 117603 $abc$63045$new_ys__n12480_inv_
.sym 117604 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 117605 $abc$63045$new_n3411_
.sym 117607 $abc$63045$new_n3413_
.sym 117608 rvsoc.data_wdata[1]
.sym 117609 rvsoc.cpu0.E_op1[1]
.sym 117610 $abc$63045$new_n3414_
.sym 117611 $abc$63045$new_n3413_
.sym 117612 rvsoc.data_wdata[13]
.sym 117613 rvsoc.cpu0.E_op1[13]
.sym 117614 $abc$63045$new_n3414_
.sym 117615 $abc$63045$new_n3413_
.sym 117616 rvsoc.data_wdata[18]
.sym 117617 rvsoc.cpu0.E_op1[18]
.sym 117618 $abc$63045$new_n3414_
.sym 117619 $abc$63045$new_n3413_
.sym 117620 rvsoc.data_wdata[5]
.sym 117621 rvsoc.cpu0.E_op1[5]
.sym 117622 $abc$63045$new_n3414_
.sym 117623 $abc$63045$new_n3413_
.sym 117624 rvsoc.data_wdata[3]
.sym 117625 rvsoc.cpu0.E_op1[3]
.sym 117626 $abc$63045$new_n3414_
.sym 117627 $abc$63045$new_n3413_
.sym 117628 rvsoc.data_wdata[31]
.sym 117629 rvsoc.cpu0.E_op1[31]
.sym 117630 $abc$63045$new_n3414_
.sym 117631 $abc$63045$new_n3413_
.sym 117632 rvsoc.data_wdata[9]
.sym 117633 rvsoc.cpu0.E_op1[9]
.sym 117634 $abc$63045$new_n3414_
.sym 117635 $abc$63045$new_n3538_
.sym 117636 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 117637 $abc$63045$new_n3411_
.sym 117639 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 117643 $abc$63045$new_ys__n2852_
.sym 117644 $abc$63045$new_n2948_
.sym 117647 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 117651 $abc$63045$new_n3413_
.sym 117652 rvsoc.data_wdata[15]
.sym 117653 rvsoc.cpu0.E_op1[15]
.sym 117654 $abc$63045$new_n3414_
.sym 117655 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 117659 $abc$63045$new_ys__n2143_inv_
.sym 117660 rvsoc.cpu0.E_insn_typ[10]
.sym 117663 $abc$63045$new_n3413_
.sym 117664 rvsoc.data_wdata[16]
.sym 117665 rvsoc.cpu0.E_op1[16]
.sym 117666 $abc$63045$new_n3414_
.sym 117667 $abc$63045$new_n3413_
.sym 117668 rvsoc.data_wdata[25]
.sym 117669 rvsoc.cpu0.E_op1[25]
.sym 117670 $abc$63045$new_n3414_
.sym 117671 rvsoc.cpu0.sys_count[1]
.sym 117675 $abc$63045$new_n3413_
.sym 117676 rvsoc.data_wdata[17]
.sym 117677 rvsoc.cpu0.E_op1[17]
.sym 117678 $abc$63045$new_n3414_
.sym 117679 $abc$63045$new_n3413_
.sym 117680 rvsoc.data_wdata[21]
.sym 117681 rvsoc.cpu0.E_op1[21]
.sym 117682 $abc$63045$new_n3414_
.sym 117683 $abc$63045$new_n3413_
.sym 117684 rvsoc.data_wdata[23]
.sym 117685 rvsoc.cpu0.E_op1[23]
.sym 117686 $abc$63045$new_n3414_
.sym 117687 $abc$63045$new_n3413_
.sym 117688 rvsoc.data_wdata[19]
.sym 117689 rvsoc.cpu0.E_op1[19]
.sym 117690 $abc$63045$new_n3414_
.sym 117691 $abc$63045$new_n3413_
.sym 117692 rvsoc.data_wdata[27]
.sym 117693 rvsoc.cpu0.E_op1[27]
.sym 117694 $abc$63045$new_n3414_
.sym 117695 $abc$63045$new_n3413_
.sym 117696 rvsoc.data_wdata[6]
.sym 117697 rvsoc.cpu0.E_op1[6]
.sym 117698 $abc$63045$new_n3414_
.sym 117699 $abc$63045$new_n3413_
.sym 117700 rvsoc.data_wdata[22]
.sym 117701 rvsoc.cpu0.E_op1[22]
.sym 117702 $abc$63045$new_n3414_
.sym 117703 $abc$63045$auto$rtlil.cc:1712:And$3923[18]
.sym 117707 rvsoc.cpu0.D_op2[12]
.sym 117708 rvsoc.cpu0.D_op2[4]
.sym 117709 $abc$63045$new_ys__n1872_inv_
.sym 117710 $abc$63045$new_ys__n6314_
.sym 117711 $abc$63045$auto$rtlil.cc:1712:And$3923[19]
.sym 117715 $abc$63045$auto$rtlil.cc:1712:And$3923[3]
.sym 117719 $abc$63045$auto$rtlil.cc:1712:And$3923[1]
.sym 117723 $abc$63045$auto$rtlil.cc:1712:And$3923[9]
.sym 117727 $abc$63045$auto$rtlil.cc:1712:And$3923[22]
.sym 117731 $abc$63045$auto$rtlil.cc:1712:And$3923[5]
.sym 117735 rvsoc.cpu0.D_next_pc[6]
.sym 117739 $abc$63045$new_ys__n1696_
.sym 117740 $abc$63045$new_ys__n1700_
.sym 117741 $abc$63045$new_ys__n1697_
.sym 117742 $abc$63045$new_ys__n1702_
.sym 117743 rvsoc.cpu0.sysregs[0][11]
.sym 117744 rvsoc.cpu0.sysregs[2][11]
.sym 117747 $abc$63045$new_ys__n6117_inv_
.sym 117748 $abc$63045$new_ys__n6118_inv_
.sym 117749 rvsoc.cpu0.D_sysidx[1]
.sym 117750 rvsoc.cpu0.D_insn_typ[10]
.sym 117751 rvsoc.cpu0.sysregs[0][12]
.sym 117752 rvsoc.cpu0.sysregs[1][12]
.sym 117753 rvsoc.cpu0.D_sysidx[0]
.sym 117755 $abc$63045$new_ys__n5467_
.sym 117756 $abc$63045$new_ys__n1873_inv_
.sym 117757 $abc$63045$new_ys__n1699_
.sym 117758 $abc$63045$new_n6163_
.sym 117759 $abc$63045$new_ys__n1880_inv_
.sym 117760 rvsoc.cpu0.D_actv_pc[12]
.sym 117761 $abc$63045$new_ys__n1707_inv_
.sym 117762 $abc$63045$new_n6164_
.sym 117763 rvsoc.cpu0.sysregs[0][0]
.sym 117764 rvsoc.cpu0.sysregs[2][0]
.sym 117767 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 117771 rvsoc.cpu0.sysregs[0][4]
.sym 117772 rvsoc.cpu0.sysregs[1][4]
.sym 117773 rvsoc.cpu0.D_sysidx[1]
.sym 117774 rvsoc.cpu0.D_sysidx[0]
.sym 117775 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 117779 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 117783 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 117787 rvsoc.cpu0.sysregs[0][4]
.sym 117788 rvsoc.cpu0.sysregs[2][4]
.sym 117791 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 117795 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 117799 rvsoc.mem_vdata[0][6]
.sym 117800 rvsoc.mem_vdata[3][6]
.sym 117801 rvsoc.code_adrs[28]
.sym 117802 rvsoc.code_adrs[29]
.sym 117803 rvsoc.mem_vdata[1][4]
.sym 117804 rvsoc.mem_vdata[2][4]
.sym 117805 rvsoc.code_adrs[29]
.sym 117806 rvsoc.code_adrs[28]
.sym 117807 $PACKER_GND_NET
.sym 117811 rvsoc.mem_vdata[1][4]
.sym 117812 rvsoc.mem_vdata[3][4]
.sym 117813 rvsoc.data_adrs[29]
.sym 117814 rvsoc.data_adrs[28]
.sym 117815 $abc$63045$new_n5276_
.sym 117816 $abc$63045$new_n5275_
.sym 117817 $abc$63045$new_n3120_
.sym 117819 rvsoc.mem_vdata[1][6]
.sym 117820 rvsoc.mem_vdata[3][6]
.sym 117821 rvsoc.data_adrs[29]
.sym 117822 rvsoc.data_adrs[28]
.sym 117823 $abc$63045$new_n5209_
.sym 117824 $abc$63045$new_n5208_
.sym 117825 $abc$63045$new_n3120_
.sym 117827 $PACKER_GND_NET
.sym 117831 rvsoc.mem_vdata[0][7]
.sym 117832 rvsoc.mem_vdata[2][7]
.sym 117833 rvsoc.data_adrs[28]
.sym 117834 rvsoc.data_adrs[29]
.sym 117835 $abc$63045$new_ys__n527_
.sym 117836 rvsoc.spi0.status[28]
.sym 117839 rvsoc.mem_vdata[0][28]
.sym 117840 rvsoc.mem_vdata[2][28]
.sym 117841 rvsoc.data_adrs[28]
.sym 117842 rvsoc.data_adrs[29]
.sym 117843 rvsoc.mem_vdata[0][17]
.sym 117844 rvsoc.mem_vdata[2][17]
.sym 117845 rvsoc.data_adrs[28]
.sym 117846 rvsoc.data_adrs[29]
.sym 117847 $abc$63045$new_n3253_
.sym 117848 $abc$63045$new_n3254_
.sym 117849 $abc$63045$new_n3252_
.sym 117850 rvsoc.code_adrs[30]
.sym 117851 rvsoc.mem_vdata[4][4]
.sym 117852 rvsoc.mem_vdata[5][4]
.sym 117853 rvsoc.code_adrs[29]
.sym 117854 rvsoc.code_adrs[28]
.sym 117855 rvsoc.mem_vdata[0][31]
.sym 117856 rvsoc.mem_vdata[1][31]
.sym 117857 rvsoc.data_adrs[29]
.sym 117858 rvsoc.data_adrs[28]
.sym 117859 rvsoc.mem_vdata[0][19]
.sym 117860 rvsoc.mem_vdata[2][19]
.sym 117861 rvsoc.data_adrs[28]
.sym 117862 rvsoc.data_adrs[29]
.sym 117863 rvsoc.mem_vdata[2][31]
.sym 117864 rvsoc.mem_vdata[3][31]
.sym 117865 rvsoc.data_adrs[28]
.sym 117866 rvsoc.data_adrs[29]
.sym 117867 rvsoc.mem_vdata[4][7]
.sym 117868 rvsoc.mem_vdata[5][7]
.sym 117869 rvsoc.data_adrs[29]
.sym 117870 rvsoc.data_adrs[28]
.sym 117871 $abc$63045$new_ys__n11298_
.sym 117872 rvsoc.mem_vdata[15][7]
.sym 117873 $abc$63045$new_n5306_
.sym 117874 $abc$63045$new_n3355_
.sym 117875 rvsoc.mem_vdata[1][29]
.sym 117876 rvsoc.mem_vdata[3][29]
.sym 117877 rvsoc.data_adrs[29]
.sym 117878 rvsoc.data_adrs[28]
.sym 117879 $abc$63045$new_ys__n12674_
.sym 117880 rvsoc.mem_vdata[5][29]
.sym 117881 rvsoc.mem_vdata[4][29]
.sym 117882 $abc$63045$new_ys__n12673_
.sym 117883 rvsoc.code_adrs[31]
.sym 117884 $abc$63045$new_n3251_
.sym 117885 $abc$63045$new_ys__n4261_
.sym 117886 rvsoc.mem_vdata[15][4]
.sym 117887 $abc$63045$new_n5248_
.sym 117888 $abc$63045$new_n5249_
.sym 117889 $abc$63045$new_n6095_
.sym 117890 rvsoc.data_adrs[30]
.sym 117891 rvsoc.mem_vdata[0][29]
.sym 117892 rvsoc.mem_vdata[2][29]
.sym 117893 rvsoc.data_adrs[28]
.sym 117894 rvsoc.data_adrs[29]
.sym 117895 rvsoc.mem_vdata[4][31]
.sym 117896 rvsoc.mem_vdata[5][31]
.sym 117897 rvsoc.data_adrs[29]
.sym 117898 rvsoc.data_adrs[28]
.sym 117899 rvsoc.mem_vdata[0][29]
.sym 117900 rvsoc.mem_vdata[2][29]
.sym 117901 rvsoc.code_adrs[28]
.sym 117902 rvsoc.code_adrs[29]
.sym 117903 $abc$63045$new_n3027_
.sym 117904 $abc$63045$new_n3028_
.sym 117905 $abc$63045$new_n3026_
.sym 117906 rvsoc.code_adrs[30]
.sym 117907 rvsoc.mem_vdata[1][29]
.sym 117908 rvsoc.mem_vdata[3][29]
.sym 117909 rvsoc.code_adrs[29]
.sym 117910 rvsoc.code_adrs[28]
.sym 117911 rvsoc.mem_vdata[4][29]
.sym 117912 rvsoc.mem_vdata[5][29]
.sym 117913 rvsoc.code_adrs[29]
.sym 117914 rvsoc.code_adrs[28]
.sym 117915 rvsoc.mem_vdata[2][15]
.sym 117916 rvsoc.mem_vdata[3][15]
.sym 117917 rvsoc.data_adrs[28]
.sym 117918 rvsoc.data_adrs[29]
.sym 117919 $abc$63045$new_ys__n11298_
.sym 117920 rvsoc.mem_vdata[15][31]
.sym 117921 $abc$63045$new_n5323_
.sym 117922 $abc$63045$new_n3355_
.sym 117923 rvsoc.mem_vdata[4][23]
.sym 117924 rvsoc.mem_vdata[5][23]
.sym 117925 rvsoc.data_adrs[29]
.sym 117926 rvsoc.data_adrs[28]
.sym 117927 $abc$63045$new_ys__n527_
.sym 117928 rvsoc.spi0.status[23]
.sym 117931 $abc$63045$new_ys__n527_
.sym 117932 rvsoc.spi0.status[31]
.sym 117935 $abc$63045$new_n3014_
.sym 117936 rvsoc.mem_vdata[4][16]
.sym 117937 $abc$63045$new_n3009_
.sym 117938 rvsoc.mem_vdata[3][16]
.sym 117939 rvsoc.mem_vdata[0][17]
.sym 117940 rvsoc.mem_vdata[2][17]
.sym 117941 rvsoc.code_adrs[28]
.sym 117942 rvsoc.code_adrs[29]
.sym 117943 rvsoc.mem_vdata[0][23]
.sym 117944 rvsoc.mem_vdata[4][23]
.sym 117945 rvsoc.code_adrs[30]
.sym 117946 $abc$63045$new_ys__n12664_
.sym 117947 rvsoc.code_adrs[30]
.sym 117948 $abc$63045$new_n3597_
.sym 117949 $abc$63045$new_n3596_
.sym 117950 $abc$63045$new_n3595_
.sym 117951 $abc$63045$new_ys__n4261_
.sym 117952 rvsoc.mem_vdata[15][16]
.sym 117953 $abc$63045$new_n3594_
.sym 117954 rvsoc.code_adrs[31]
.sym 117955 $abc$63045$new_ys__n11298_
.sym 117956 rvsoc.mem_vdata[15][15]
.sym 117957 $abc$63045$new_n5317_
.sym 117958 $abc$63045$new_n3355_
.sym 117959 rvsoc.code_adrs[30]
.sym 117960 $abc$63045$new_n3591_
.sym 117961 $abc$63045$new_n3590_
.sym 117962 $abc$63045$new_n3589_
.sym 117963 $PACKER_GND_NET
.sym 117967 $abc$63045$new_n5151_
.sym 117968 $abc$63045$new_n5150_
.sym 117969 $abc$63045$new_n3120_
.sym 117971 rvsoc.mem_vdata[0][28]
.sym 117972 rvsoc.mem_vdata[2][28]
.sym 117973 rvsoc.code_adrs[28]
.sym 117974 rvsoc.code_adrs[29]
.sym 117975 rvsoc.mem_vdata[4][15]
.sym 117976 rvsoc.mem_vdata[5][15]
.sym 117977 rvsoc.data_adrs[29]
.sym 117978 rvsoc.data_adrs[28]
.sym 117979 rvsoc.code_adrs[29]
.sym 117980 rvsoc.code_adrs[28]
.sym 117983 $abc$63045$new_n3014_
.sym 117984 rvsoc.mem_vdata[4][15]
.sym 117985 $abc$63045$new_n3009_
.sym 117986 rvsoc.mem_vdata[3][15]
.sym 117987 rvsoc.mem_vdata[0][19]
.sym 117988 rvsoc.mem_vdata[2][19]
.sym 117989 rvsoc.code_adrs[28]
.sym 117990 rvsoc.code_adrs[29]
.sym 117991 rvsoc.uart0.tx_divcnt[7]
.sym 117995 $abc$63045$new_ys__n2165_inv_
.sym 117996 rvsoc.uart0.div[8]
.sym 117997 $abc$63045$new_n3196_
.sym 117999 rvsoc.uart0.tx_divcnt[3]
.sym 118003 $abc$63045$new_ys__n2165_inv_
.sym 118004 rvsoc.uart0.div[16]
.sym 118005 $abc$63045$new_n3212_
.sym 118007 $abc$63045$new_ys__n4261_
.sym 118008 rvsoc.mem_vdata[15][15]
.sym 118009 $abc$63045$new_n3588_
.sym 118010 rvsoc.code_adrs[31]
.sym 118011 rvsoc.uart0.tx_divcnt[5]
.sym 118015 rvsoc.uart0.tx_divcnt[0]
.sym 118019 $abc$63045$new_ys__n2165_inv_
.sym 118020 rvsoc.uart0.div[15]
.sym 118021 $abc$63045$new_n3210_
.sym 118024 rvsoc.uart0.div[0]
.sym 118025 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[0]
.sym 118028 rvsoc.uart0.div[1]
.sym 118029 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[1]
.sym 118032 rvsoc.uart0.div[2]
.sym 118033 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[2]
.sym 118036 rvsoc.uart0.div[3]
.sym 118037 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[3]
.sym 118040 rvsoc.uart0.div[4]
.sym 118041 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[4]
.sym 118044 rvsoc.uart0.div[5]
.sym 118045 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[5]
.sym 118048 rvsoc.uart0.div[6]
.sym 118049 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[6]
.sym 118052 rvsoc.uart0.div[7]
.sym 118053 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[7]
.sym 118056 rvsoc.uart0.div[8]
.sym 118057 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[8]
.sym 118060 rvsoc.uart0.div[9]
.sym 118061 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[9]
.sym 118064 rvsoc.uart0.div[10]
.sym 118065 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[10]
.sym 118068 rvsoc.uart0.div[11]
.sym 118069 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[11]
.sym 118072 rvsoc.uart0.div[12]
.sym 118073 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[12]
.sym 118076 rvsoc.uart0.div[13]
.sym 118077 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[13]
.sym 118080 rvsoc.uart0.div[14]
.sym 118081 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[14]
.sym 118084 rvsoc.uart0.div[15]
.sym 118085 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[15]
.sym 118088 rvsoc.uart0.div[16]
.sym 118089 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[16]
.sym 118092 rvsoc.uart0.div[17]
.sym 118093 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[17]
.sym 118096 rvsoc.uart0.div[18]
.sym 118097 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[18]
.sym 118100 rvsoc.uart0.div[19]
.sym 118101 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[19]
.sym 118104 rvsoc.uart0.div[20]
.sym 118105 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[20]
.sym 118108 rvsoc.uart0.div[21]
.sym 118109 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[21]
.sym 118112 rvsoc.uart0.div[22]
.sym 118113 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[22]
.sym 118116 rvsoc.uart0.div[23]
.sym 118117 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[23]
.sym 118120 rvsoc.uart0.div[24]
.sym 118121 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[24]
.sym 118124 rvsoc.uart0.div[25]
.sym 118125 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[25]
.sym 118128 rvsoc.uart0.div[26]
.sym 118129 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[26]
.sym 118132 rvsoc.uart0.div[27]
.sym 118133 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[27]
.sym 118136 rvsoc.uart0.div[28]
.sym 118137 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[28]
.sym 118140 rvsoc.uart0.div[29]
.sym 118141 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[29]
.sym 118144 rvsoc.uart0.div[30]
.sym 118145 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[30]
.sym 118148 rvsoc.uart0.div[31]
.sym 118149 $abc$63045$auto$alumacc.cc:474:replace_alu$3157.BB[31]
.sym 118154 $nextpnr_ICESTORM_LC_11$I3
.sym 118155 rvsoc.uart0.rx_divcnt[11]
.sym 118159 rvsoc.uart0.div[2]
.sym 118160 rvsoc.uart0.rx_divcnt[2]
.sym 118161 rvsoc.uart0.div[8]
.sym 118162 rvsoc.uart0.rx_divcnt[8]
.sym 118163 rvsoc.uart0.div[3]
.sym 118167 rvsoc.cpu0.umul_lhhl[10]
.sym 118171 rvsoc.uart0.div[5]
.sym 118175 rvsoc.uart0.rx_divcnt[9]
.sym 118179 rvsoc.uart0.div[8]
.sym 118183 rvsoc.uart0.div[14]
.sym 118184 rvsoc.uart0.rx_divcnt[14]
.sym 118185 rvsoc.uart0.div[15]
.sym 118186 rvsoc.uart0.rx_divcnt[15]
.sym 118187 rvsoc.uart0.div[9]
.sym 118188 rvsoc.uart0.rx_divcnt[9]
.sym 118189 rvsoc.uart0.div[11]
.sym 118190 rvsoc.uart0.rx_divcnt[11]
.sym 118191 rvsoc.uart0.div[11]
.sym 118195 rvsoc.cpu0.D_insn_typ[0]
.sym 118196 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[30]
.sym 118197 rvsoc.cpu0.D_insn_typ[4]
.sym 118198 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[30]
.sym 118199 rvsoc.cpu0.D_insn_typ[0]
.sym 118200 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[28]
.sym 118201 rvsoc.cpu0.D_insn_typ[4]
.sym 118202 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[28]
.sym 118203 rvsoc.uart0.div[14]
.sym 118207 rvsoc.cpu0.D_insn_typ[0]
.sym 118208 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:261$229_Y[29]
.sym 118209 rvsoc.cpu0.D_insn_typ[4]
.sym 118210 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:263$231_Y[29]
.sym 118211 rvsoc.uart0.div[13]
.sym 118215 rvsoc.uart0.div[21]
.sym 118219 rvsoc.uart0.div[18]
.sym 118223 rvsoc.uart0.div[20]
.sym 118227 rvsoc.uart0.div[24]
.sym 118231 $abc$63045$new_n3711_
.sym 118232 $abc$63045$new_n3709_
.sym 118235 rvsoc.uart0.div[23]
.sym 118239 rvsoc.uart0.div[16]
.sym 118243 rvsoc.uart0.div[25]
.sym 118247 rvsoc.uart0.div[29]
.sym 118251 rvsoc.uart0.rx_divcnt[31]
.sym 118252 rvsoc.uart0.div[31]
.sym 118253 rvsoc.uart0.div[28]
.sym 118254 rvsoc.uart0.rx_divcnt[28]
.sym 118255 $abc$63045$new_n5954_
.sym 118256 $abc$63045$new_n5955_
.sym 118257 $abc$63045$new_n3369_
.sym 118258 $abc$63045$new_n3378_
.sym 118259 rvsoc.uart0.rx_divcnt[16]
.sym 118260 rvsoc.uart0.div[16]
.sym 118261 rvsoc.uart0.div[21]
.sym 118262 rvsoc.uart0.rx_divcnt[21]
.sym 118263 rvsoc.uart0.rx_divcnt[22]
.sym 118264 rvsoc.uart0.div[22]
.sym 118265 rvsoc.uart0.rx_divcnt[29]
.sym 118266 rvsoc.uart0.div[29]
.sym 118267 rvsoc.uart0.div[27]
.sym 118271 rvsoc.uart0.rx_divcnt[10]
.sym 118272 rvsoc.uart0.div[10]
.sym 118273 $abc$63045$new_n3374_
.sym 118274 $abc$63045$new_n3375_
.sym 118275 rvsoc.uart0.rx_divcnt[23]
.sym 118276 rvsoc.uart0.div[23]
.sym 118277 $abc$63045$new_n3379_
.sym 118279 $abc$63045$new_n2897_
.sym 118280 rvsoc.reset_cnt[5]
.sym 118281 rvsoc.reset_cnt[4]
.sym 118283 rvsoc.uart0.div[31]
.sym 118284 rvsoc.uart0.rx_divcnt[31]
.sym 118285 rvsoc.uart0.rx_divcnt[30]
.sym 118286 rvsoc.uart0.div[30]
.sym 118287 $abc$63045$new_ys__n2298_
.sym 118288 $abc$63045$new_n3384_
.sym 118289 $abc$63045$new_n3386_
.sym 118290 $abc$63045$new_n3387_
.sym 118291 rvsoc.uart0.div[27]
.sym 118292 rvsoc.uart0.rx_divcnt[27]
.sym 118293 rvsoc.uart0.div[26]
.sym 118294 rvsoc.uart0.rx_divcnt[26]
.sym 118295 rvsoc.uart0.div[31]
.sym 118299 rvsoc.cpu0.E_op2[2]
.sym 118303 rvsoc.cpu0.E_insn[28]
.sym 118307 rvsoc.cpu0.E_insn[22]
.sym 118311 rvsoc.cpu0.E_op2[23]
.sym 118315 rvsoc.cpu0.D_insn_typ[12]
.sym 118316 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[14]
.sym 118317 rvsoc.cpu0.D_insn_typ[13]
.sym 118318 rvsoc.cpu0.D_op1[14]
.sym 118319 rvsoc.cpu0.E_op2[27]
.sym 118323 rvsoc.cpu0.F_insn[13]
.sym 118327 rvsoc.uart0.div[30]
.sym 118328 rvsoc.uart0.status[30]
.sym 118329 rvsoc.data_adrs[2]
.sym 118330 rvsoc.data_adrs[3]
.sym 118331 rvsoc.cpu0.F_insn_typ[4]
.sym 118335 rvsoc.uart0.div[22]
.sym 118336 rvsoc.uart0.status[22]
.sym 118337 rvsoc.data_adrs[2]
.sym 118338 rvsoc.data_adrs[3]
.sym 118339 rvsoc.cpu0.D_insn_typ[12]
.sym 118340 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[6]
.sym 118341 rvsoc.cpu0.D_insn_typ[13]
.sym 118342 rvsoc.cpu0.D_op1[6]
.sym 118344 rvsoc.cpu0.D_actv_pc[1]
.sym 118345 rvsoc.cpu0.D_insn[8]
.sym 118348 rvsoc.cpu0.D_actv_pc[2]
.sym 118349 rvsoc.cpu0.D_insn[9]
.sym 118350 $auto$alumacc.cc:474:replace_alu$3197.C[2]
.sym 118352 rvsoc.cpu0.D_actv_pc[3]
.sym 118353 rvsoc.cpu0.D_insn[10]
.sym 118354 $auto$alumacc.cc:474:replace_alu$3197.C[3]
.sym 118356 rvsoc.cpu0.D_actv_pc[4]
.sym 118357 rvsoc.cpu0.D_insn[11]
.sym 118358 $auto$alumacc.cc:474:replace_alu$3197.C[4]
.sym 118360 rvsoc.cpu0.D_actv_pc[5]
.sym 118361 rvsoc.cpu0.D_insn[25]
.sym 118362 $auto$alumacc.cc:474:replace_alu$3197.C[5]
.sym 118364 rvsoc.cpu0.D_actv_pc[6]
.sym 118365 rvsoc.cpu0.D_insn[26]
.sym 118366 $auto$alumacc.cc:474:replace_alu$3197.C[6]
.sym 118368 rvsoc.cpu0.D_actv_pc[7]
.sym 118369 rvsoc.cpu0.D_insn[27]
.sym 118370 $auto$alumacc.cc:474:replace_alu$3197.C[7]
.sym 118372 rvsoc.cpu0.D_actv_pc[8]
.sym 118373 rvsoc.cpu0.D_insn[28]
.sym 118374 $auto$alumacc.cc:474:replace_alu$3197.C[8]
.sym 118376 rvsoc.cpu0.D_actv_pc[9]
.sym 118377 rvsoc.cpu0.D_insn[29]
.sym 118378 $auto$alumacc.cc:474:replace_alu$3197.C[9]
.sym 118380 rvsoc.cpu0.D_actv_pc[10]
.sym 118381 rvsoc.cpu0.D_insn[30]
.sym 118382 $auto$alumacc.cc:474:replace_alu$3197.C[10]
.sym 118384 rvsoc.cpu0.D_actv_pc[11]
.sym 118385 rvsoc.cpu0.D_insn[7]
.sym 118386 $auto$alumacc.cc:474:replace_alu$3197.C[11]
.sym 118388 rvsoc.cpu0.D_actv_pc[12]
.sym 118389 rvsoc.cpu0.D_insn[31]
.sym 118390 $auto$alumacc.cc:474:replace_alu$3197.C[12]
.sym 118392 rvsoc.cpu0.D_actv_pc[13]
.sym 118393 rvsoc.cpu0.D_insn[31]
.sym 118394 $auto$alumacc.cc:474:replace_alu$3197.C[13]
.sym 118396 rvsoc.cpu0.D_actv_pc[14]
.sym 118397 rvsoc.cpu0.D_insn[31]
.sym 118398 $auto$alumacc.cc:474:replace_alu$3197.C[14]
.sym 118400 rvsoc.cpu0.D_actv_pc[15]
.sym 118401 rvsoc.cpu0.D_insn[31]
.sym 118402 $auto$alumacc.cc:474:replace_alu$3197.C[15]
.sym 118404 rvsoc.cpu0.D_actv_pc[16]
.sym 118405 rvsoc.cpu0.D_insn[31]
.sym 118406 $auto$alumacc.cc:474:replace_alu$3197.C[16]
.sym 118408 rvsoc.cpu0.D_actv_pc[17]
.sym 118409 rvsoc.cpu0.D_insn[31]
.sym 118410 $auto$alumacc.cc:474:replace_alu$3197.C[17]
.sym 118412 rvsoc.cpu0.D_actv_pc[18]
.sym 118413 rvsoc.cpu0.D_insn[31]
.sym 118414 $auto$alumacc.cc:474:replace_alu$3197.C[18]
.sym 118416 rvsoc.cpu0.D_actv_pc[19]
.sym 118417 rvsoc.cpu0.D_insn[31]
.sym 118418 $auto$alumacc.cc:474:replace_alu$3197.C[19]
.sym 118420 rvsoc.cpu0.D_actv_pc[20]
.sym 118421 rvsoc.cpu0.D_insn[31]
.sym 118422 $auto$alumacc.cc:474:replace_alu$3197.C[20]
.sym 118424 rvsoc.cpu0.D_actv_pc[21]
.sym 118425 rvsoc.cpu0.D_insn[31]
.sym 118426 $auto$alumacc.cc:474:replace_alu$3197.C[21]
.sym 118428 rvsoc.cpu0.D_actv_pc[22]
.sym 118429 rvsoc.cpu0.D_insn[31]
.sym 118430 $auto$alumacc.cc:474:replace_alu$3197.C[22]
.sym 118432 rvsoc.cpu0.D_actv_pc[23]
.sym 118433 rvsoc.cpu0.D_insn[31]
.sym 118434 $auto$alumacc.cc:474:replace_alu$3197.C[23]
.sym 118436 rvsoc.cpu0.D_actv_pc[24]
.sym 118437 rvsoc.cpu0.D_insn[31]
.sym 118438 $auto$alumacc.cc:474:replace_alu$3197.C[24]
.sym 118440 rvsoc.cpu0.D_actv_pc[25]
.sym 118441 rvsoc.cpu0.D_insn[31]
.sym 118442 $auto$alumacc.cc:474:replace_alu$3197.C[25]
.sym 118444 rvsoc.cpu0.D_actv_pc[26]
.sym 118445 rvsoc.cpu0.D_insn[31]
.sym 118446 $auto$alumacc.cc:474:replace_alu$3197.C[26]
.sym 118448 rvsoc.cpu0.D_actv_pc[27]
.sym 118449 rvsoc.cpu0.D_insn[31]
.sym 118450 $auto$alumacc.cc:474:replace_alu$3197.C[27]
.sym 118452 rvsoc.cpu0.D_actv_pc[28]
.sym 118453 rvsoc.cpu0.D_insn[31]
.sym 118454 $auto$alumacc.cc:474:replace_alu$3197.C[28]
.sym 118456 rvsoc.cpu0.D_actv_pc[29]
.sym 118457 rvsoc.cpu0.D_insn[31]
.sym 118458 $auto$alumacc.cc:474:replace_alu$3197.C[29]
.sym 118460 rvsoc.cpu0.D_actv_pc[30]
.sym 118461 rvsoc.cpu0.D_insn[31]
.sym 118462 $auto$alumacc.cc:474:replace_alu$3197.C[30]
.sym 118464 rvsoc.cpu0.D_actv_pc[31]
.sym 118465 rvsoc.cpu0.D_insn[31]
.sym 118466 $auto$alumacc.cc:474:replace_alu$3197.C[31]
.sym 118467 rvsoc.cpu0.D_insn_typ[12]
.sym 118468 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[17]
.sym 118469 rvsoc.cpu0.D_insn_typ[13]
.sym 118470 rvsoc.cpu0.D_op1[17]
.sym 118471 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[26]
.sym 118472 rvsoc.cpu0.D_insn_typ[14]
.sym 118473 $abc$63045$new_ys__n2067_
.sym 118474 $abc$63045$new_n3947_
.sym 118475 $abc$63045$new_ys__n2104_inv_
.sym 118476 rvsoc.cpu0.sysregs[1][31]
.sym 118477 $abc$63045$new_n3816_
.sym 118479 rvsoc.cpu0.D_insn_typ[12]
.sym 118480 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[29]
.sym 118481 rvsoc.cpu0.D_insn_typ[13]
.sym 118482 rvsoc.cpu0.D_op1[29]
.sym 118483 $abc$63045$new_ys__n2097_inv_
.sym 118484 rvsoc.cpu0.sysregs[1][30]
.sym 118485 $abc$63045$new_n3816_
.sym 118487 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[20]
.sym 118488 rvsoc.cpu0.D_insn_typ[14]
.sym 118489 $abc$63045$new_ys__n2025_
.sym 118490 $abc$63045$new_n3923_
.sym 118491 rvsoc.cpu0.D_insn_typ[12]
.sym 118492 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[26]
.sym 118493 rvsoc.cpu0.D_insn_typ[13]
.sym 118494 rvsoc.cpu0.D_op1[26]
.sym 118495 $abc$63045$new_ys__n2069_inv_
.sym 118496 rvsoc.cpu0.sysregs[1][26]
.sym 118497 $abc$63045$new_n3816_
.sym 118499 rvsoc.cpu0.D_insn_typ[12]
.sym 118500 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[20]
.sym 118501 rvsoc.cpu0.D_insn_typ[13]
.sym 118502 rvsoc.cpu0.D_op1[20]
.sym 118503 rvsoc.cpu0.sysregs[2][31]
.sym 118504 rvsoc.cpu0.sysregs[3][31]
.sym 118505 rvsoc.cpu0.D_sysidx[0]
.sym 118506 rvsoc.cpu0.D_sysidx[1]
.sym 118507 rvsoc.cpu0.sysregs[3][20]
.sym 118508 rvsoc.cpu0.sysregs[1][20]
.sym 118509 rvsoc.cpu0.D_insn[21]
.sym 118510 rvsoc.cpu0.D_insn_typ[8]
.sym 118511 $abc$63045$new_n4925_
.sym 118512 $abc$63045$new_n4926_
.sym 118513 rvsoc.cpu0.D_insn_typ[10]
.sym 118514 $abc$63045$new_ys__n1417_
.sym 118515 rvsoc.cpu0.sysregs[3][25]
.sym 118516 rvsoc.cpu0.sysregs[1][25]
.sym 118517 rvsoc.cpu0.D_insn[21]
.sym 118518 rvsoc.cpu0.D_insn_typ[8]
.sym 118519 rvsoc.cpu0.sysregs[0][31]
.sym 118520 rvsoc.cpu0.sysregs[1][31]
.sym 118521 rvsoc.cpu0.D_sysidx[1]
.sym 118522 rvsoc.cpu0.D_sysidx[0]
.sym 118523 rvsoc.cpu0.sysregs[3][26]
.sym 118524 rvsoc.cpu0.sysregs[1][26]
.sym 118525 rvsoc.cpu0.D_insn[21]
.sym 118526 rvsoc.cpu0.D_insn_typ[8]
.sym 118527 rvsoc.cpu0.F_actv_pc[0]
.sym 118531 rvsoc.cpu0.sysregs[3][31]
.sym 118532 rvsoc.cpu0.sysregs[1][31]
.sym 118533 rvsoc.cpu0.D_insn[21]
.sym 118534 rvsoc.cpu0.D_insn_typ[8]
.sym 118535 $abc$63045$new_ys__n12502_inv_
.sym 118536 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 118537 $abc$63045$new_n3411_
.sym 118539 $abc$63045$new_n3525_
.sym 118540 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 118541 $abc$63045$new_n3411_
.sym 118543 $abc$63045$new_n3517_
.sym 118544 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 118545 $abc$63045$new_n3411_
.sym 118547 $abc$63045$new_ys__n12475_inv_
.sym 118548 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 118549 $abc$63045$new_n3411_
.sym 118551 $abc$63045$new_ys__n12485_inv_
.sym 118552 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 118553 $abc$63045$new_n3411_
.sym 118555 rvsoc.cpu0.sysregs[3][14]
.sym 118556 rvsoc.cpu0.sysregs[1][14]
.sym 118557 rvsoc.cpu0.D_insn[21]
.sym 118558 rvsoc.cpu0.D_insn_typ[8]
.sym 118559 $abc$63045$new_ys__n12478_inv_
.sym 118560 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 118561 $abc$63045$new_n3411_
.sym 118563 $abc$63045$new_ys__n12491_inv_
.sym 118564 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 118565 $abc$63045$new_n3411_
.sym 118567 $abc$63045$new_n3413_
.sym 118568 rvsoc.data_wdata[14]
.sym 118569 rvsoc.cpu0.E_op1[14]
.sym 118570 $abc$63045$new_n3414_
.sym 118571 $abc$63045$new_n3411_
.sym 118572 $abc$63045$auto$dff2dffe.cc:175:make_patterns_logic$50760
.sym 118573 rvsoc.resetn
.sym 118575 $abc$63045$new_n3413_
.sym 118576 rvsoc.data_wdata[7]
.sym 118577 rvsoc.cpu0.E_op1[7]
.sym 118578 $abc$63045$new_n3414_
.sym 118579 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 118583 $abc$63045$new_n3413_
.sym 118584 rvsoc.data_wdata[4]
.sym 118585 rvsoc.cpu0.E_op1[4]
.sym 118586 $abc$63045$new_n3414_
.sym 118587 $abc$63045$new_n3413_
.sym 118588 rvsoc.data_wdata[11]
.sym 118589 rvsoc.cpu0.E_op1[11]
.sym 118590 $abc$63045$new_n3414_
.sym 118591 $abc$63045$new_ys__n10035_
.sym 118592 rvsoc.cpu0.E_sysidx[1]
.sym 118593 rvsoc.cpu0.E_sysidx[0]
.sym 118595 $abc$63045$new_n3413_
.sym 118596 rvsoc.data_wdata[20]
.sym 118597 rvsoc.cpu0.E_op1[20]
.sym 118598 $abc$63045$new_n3414_
.sym 118599 $abc$63045$new_ys__n12494_inv_
.sym 118600 $abc$63045$auto$rtlil.cc:1712:And$3923[23]
.sym 118601 $abc$63045$new_n3411_
.sym 118603 rvsoc.cpu0.E_funct3[1]
.sym 118604 rvsoc.cpu0.E_funct3[0]
.sym 118605 $abc$63045$new_n2948_
.sym 118607 rvsoc.cpu0.E_funct3[0]
.sym 118608 rvsoc.cpu0.E_funct3[1]
.sym 118609 $abc$63045$new_n2948_
.sym 118611 $abc$63045$new_n3561_
.sym 118612 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 118613 $abc$63045$new_n3411_
.sym 118615 $abc$63045$new_ys__n12477_inv_
.sym 118616 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 118617 $abc$63045$new_n3411_
.sym 118619 $abc$63045$new_ys__n12488_inv_
.sym 118620 $abc$63045$auto$rtlil.cc:1712:And$3923[17]
.sym 118621 $abc$63045$new_n3411_
.sym 118623 $abc$63045$new_n3413_
.sym 118624 rvsoc.data_wdata[26]
.sym 118625 rvsoc.cpu0.E_op1[26]
.sym 118626 $abc$63045$new_n3414_
.sym 118627 $abc$63045$new_ys__n12487_inv_
.sym 118628 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 118629 $abc$63045$new_n3411_
.sym 118631 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 118635 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 118639 $abc$63045$new_n3413_
.sym 118640 rvsoc.data_wdata[12]
.sym 118641 rvsoc.cpu0.E_op1[12]
.sym 118642 $abc$63045$new_n3414_
.sym 118643 $abc$63045$new_n3413_
.sym 118644 rvsoc.data_wdata[2]
.sym 118645 rvsoc.cpu0.E_op1[2]
.sym 118646 $abc$63045$new_n3414_
.sym 118647 $abc$63045$new_n3413_
.sym 118648 rvsoc.data_wdata[30]
.sym 118649 rvsoc.cpu0.E_op1[30]
.sym 118650 $abc$63045$new_n3414_
.sym 118651 $abc$63045$new_n2948_
.sym 118652 $abc$63045$new_n3451_
.sym 118653 $abc$63045$new_n3450_
.sym 118655 $abc$63045$new_n3413_
.sym 118656 rvsoc.data_wdata[10]
.sym 118657 rvsoc.cpu0.E_op1[10]
.sym 118658 $abc$63045$new_n3414_
.sym 118659 $abc$63045$new_n3413_
.sym 118660 rvsoc.data_wdata[0]
.sym 118661 rvsoc.cpu0.E_op1[0]
.sym 118662 $abc$63045$new_n3414_
.sym 118663 $abc$63045$auto$rtlil.cc:1712:And$3923[7]
.sym 118667 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 118671 $abc$63045$auto$rtlil.cc:1712:And$3923[6]
.sym 118675 $abc$63045$auto$rtlil.cc:1712:And$3923[17]
.sym 118679 $abc$63045$auto$rtlil.cc:1712:And$3923[14]
.sym 118683 $abc$63045$auto$rtlil.cc:1712:And$3923[23]
.sym 118687 $abc$63045$new_ys__n5455_inv_
.sym 118688 $abc$63045$new_ys__n1873_inv_
.sym 118689 rvsoc.cpu0.D_actv_pc[0]
.sym 118690 $abc$63045$new_ys__n1880_inv_
.sym 118691 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 118695 $abc$63045$auto$rtlil.cc:1712:And$3923[20]
.sym 118699 $abc$63045$auto$rtlil.cc:1712:And$3923[15]
.sym 118703 rvsoc.cpu0.E_sysidx[1]
.sym 118704 $abc$63045$new_ys__n10035_
.sym 118705 rvsoc.cpu0.E_sysidx[0]
.sym 118707 rvsoc.cpu0.sysregs[0][30]
.sym 118708 rvsoc.cpu0.sysregs[2][30]
.sym 118711 $abc$63045$auto$rtlil.cc:1712:And$3923[13]
.sym 118715 $abc$63045$auto$rtlil.cc:1712:And$3923[31]
.sym 118719 rvsoc.cpu0.sysregs[0][26]
.sym 118720 rvsoc.cpu0.sysregs[2][26]
.sym 118723 $abc$63045$auto$rtlil.cc:1819:NotGate$62925
.sym 118724 rvsoc.resetn
.sym 118735 rvsoc.cpu0.sysregs[0][26]
.sym 118736 rvsoc.cpu0.sysregs[1][26]
.sym 118737 rvsoc.cpu0.D_sysidx[0]
.sym 118739 $abc$63045$auto$rtlil.cc:1712:And$3923[4]
.sym 118743 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 118747 $abc$63045$auto$rtlil.cc:1712:And$3923[16]
.sym 118751 $abc$63045$auto$rtlil.cc:1712:And$3923[25]
.sym 118755 rvsoc.cpu0.sysregs[0][25]
.sym 118756 rvsoc.cpu0.sysregs[1][25]
.sym 118757 rvsoc.cpu0.D_sysidx[0]
.sym 118759 rvsoc.spi0.rxbfr[5]
.sym 118763 rvsoc.mem_vdata[0][4]
.sym 118764 rvsoc.mem_vdata[3][4]
.sym 118765 rvsoc.code_adrs[28]
.sym 118766 rvsoc.code_adrs[29]
.sym 118767 rvsoc.spi0.rxbfr[6]
.sym 118771 rvsoc.spi0.rxbfr[4]
.sym 118775 rvsoc.mem_vdata[0][6]
.sym 118776 rvsoc.mem_vdata[2][6]
.sym 118777 rvsoc.data_adrs[28]
.sym 118778 rvsoc.data_adrs[29]
.sym 118779 rvsoc.mem_vdata[0][2]
.sym 118780 rvsoc.mem_vdata[1][2]
.sym 118781 rvsoc.data_adrs[29]
.sym 118782 rvsoc.data_adrs[28]
.sym 118783 rvsoc.data_adrs[15]
.sym 118784 rvsoc.code_adrs[15]
.sym 118785 $abc$63045$new_ys__n5971_
.sym 118787 rvsoc.mem_vdata[0][4]
.sym 118788 rvsoc.mem_vdata[2][4]
.sym 118789 rvsoc.data_adrs[28]
.sym 118790 rvsoc.data_adrs[29]
.sym 118791 rvsoc.mem_vdata[0][7]
.sym 118792 rvsoc.mem_vdata[2][7]
.sym 118793 rvsoc.code_adrs[28]
.sym 118794 rvsoc.code_adrs[29]
.sym 118795 $abc$63045$new_n4098_
.sym 118796 $abc$63045$new_n4099_
.sym 118797 $abc$63045$new_n4097_
.sym 118798 rvsoc.code_adrs[30]
.sym 118799 p13
.sym 118800 rvsoc.gpio0.data[6]
.sym 118801 $abc$63045$new_ys__n2231_inv_
.sym 118802 rvsoc.gpio0.dir[6]
.sym 118803 $PACKER_GND_NET
.sym 118807 rvsoc.mem_vdata[0][31]
.sym 118808 rvsoc.mem_vdata[1][31]
.sym 118809 rvsoc.code_adrs[29]
.sym 118810 rvsoc.code_adrs[28]
.sym 118811 $abc$63045$new_n5145_
.sym 118812 $abc$63045$new_n5144_
.sym 118813 $abc$63045$new_n3120_
.sym 118815 p12
.sym 118816 rvsoc.gpio0.data[4]
.sym 118817 $abc$63045$new_ys__n2231_inv_
.sym 118818 rvsoc.gpio0.dir[4]
.sym 118819 rvsoc.mem_vdata[1][13]
.sym 118820 rvsoc.mem_vdata[2][13]
.sym 118821 rvsoc.code_adrs[29]
.sym 118822 rvsoc.code_adrs[28]
.sym 118823 rvsoc.mem_vdata[1][2]
.sym 118824 rvsoc.mem_vdata[2][2]
.sym 118825 rvsoc.code_adrs[29]
.sym 118826 rvsoc.code_adrs[28]
.sym 118827 $abc$63045$new_ys__n527_
.sym 118828 rvsoc.spi0.status[29]
.sym 118831 rvsoc.mem_vdata[0][2]
.sym 118832 rvsoc.mem_vdata[3][2]
.sym 118833 rvsoc.code_adrs[28]
.sym 118834 rvsoc.code_adrs[29]
.sym 118835 $abc$63045$new_n4113_
.sym 118836 $abc$63045$new_n4114_
.sym 118837 $abc$63045$new_n4112_
.sym 118838 rvsoc.code_adrs[30]
.sym 118839 rvsoc.mem_vdata[4][7]
.sym 118840 rvsoc.mem_vdata[5][7]
.sym 118841 rvsoc.code_adrs[29]
.sym 118842 rvsoc.code_adrs[28]
.sym 118843 rvsoc.mem_vdata[4][2]
.sym 118844 rvsoc.mem_vdata[5][2]
.sym 118845 rvsoc.code_adrs[29]
.sym 118846 rvsoc.code_adrs[28]
.sym 118847 rvsoc.spi0.rxbfr[7]
.sym 118848 rvsoc.spi0.status[7]
.sym 118849 rvsoc.data_adrs[3]
.sym 118850 rvsoc.data_adrs[2]
.sym 118851 rvsoc.mem_vdata[2][2]
.sym 118852 rvsoc.mem_vdata[3][2]
.sym 118853 rvsoc.data_adrs[28]
.sym 118854 rvsoc.data_adrs[29]
.sym 118855 rvsoc.code_adrs[31]
.sym 118856 $abc$63045$new_n4111_
.sym 118857 $abc$63045$new_ys__n4261_
.sym 118858 rvsoc.mem_vdata[15][2]
.sym 118859 rvsoc.data_wdata[12]
.sym 118863 rvsoc.mem_vdata[0][16]
.sym 118864 rvsoc.mem_vdata[2][16]
.sym 118865 rvsoc.data_adrs[28]
.sym 118866 rvsoc.data_adrs[29]
.sym 118867 $abc$63045$new_ys__n11298_
.sym 118868 rvsoc.mem_vdata[15][2]
.sym 118869 $abc$63045$new_ys__n11772_
.sym 118870 rvsoc.mem_vdata[4][2]
.sym 118871 rvsoc.mem_vdata[0][15]
.sym 118872 rvsoc.mem_vdata[2][15]
.sym 118873 rvsoc.code_adrs[28]
.sym 118874 rvsoc.code_adrs[29]
.sym 118875 rvsoc.data_wdata[27]
.sym 118879 rvsoc.data_wdata[3]
.sym 118883 rvsoc.data_wdata[0]
.sym 118887 rvsoc.mem_vdata[2][31]
.sym 118888 rvsoc.mem_vdata[3][31]
.sym 118889 rvsoc.code_adrs[28]
.sym 118890 rvsoc.code_adrs[29]
.sym 118891 $abc$63045$new_ys__n2231_inv_
.sym 118892 rvsoc.uart0.cfg[23]
.sym 118893 $abc$63045$new_n3226_
.sym 118895 $abc$63045$new_n3055_
.sym 118896 $abc$63045$new_n3056_
.sym 118897 $abc$63045$new_n3054_
.sym 118898 rvsoc.code_adrs[30]
.sym 118899 rvsoc.mem_vdata[4][31]
.sym 118900 rvsoc.mem_vdata[5][31]
.sym 118901 rvsoc.code_adrs[29]
.sym 118902 rvsoc.code_adrs[28]
.sym 118903 rvsoc.uart0.div[23]
.sym 118904 rvsoc.uart0.status[23]
.sym 118905 rvsoc.data_adrs[2]
.sym 118906 rvsoc.data_adrs[3]
.sym 118907 rvsoc.data_adrs[8]
.sym 118908 rvsoc.code_adrs[8]
.sym 118909 $abc$63045$new_ys__n4261_
.sym 118911 rvsoc.code_adrs[31]
.sym 118912 $abc$63045$new_n3053_
.sym 118913 $abc$63045$new_ys__n4261_
.sym 118914 rvsoc.mem_vdata[15][31]
.sym 118915 $abc$63045$new_ys__n2231_inv_
.sym 118916 rvsoc.uart0.cfg[31]
.sym 118917 $abc$63045$new_n3242_
.sym 118919 $abc$63045$new_ys__n4261_
.sym 118920 rvsoc.mem_vdata[15][18]
.sym 118921 $abc$63045$new_n3606_
.sym 118922 rvsoc.code_adrs[31]
.sym 118923 rvsoc.code_adrs[31]
.sym 118924 $abc$63045$new_n4096_
.sym 118925 $abc$63045$new_ys__n4261_
.sym 118926 rvsoc.mem_vdata[15][7]
.sym 118927 rvsoc.mem_vdata[1][18]
.sym 118928 rvsoc.mem_vdata[2][18]
.sym 118929 rvsoc.code_adrs[29]
.sym 118930 rvsoc.code_adrs[28]
.sym 118931 rvsoc.code_adrs[30]
.sym 118932 $abc$63045$new_n3610_
.sym 118933 $abc$63045$new_n3609_
.sym 118934 $abc$63045$new_n3607_
.sym 118935 rvsoc.data_adrs[10]
.sym 118936 rvsoc.code_adrs[10]
.sym 118937 $abc$63045$new_ys__n4261_
.sym 118939 rvsoc.data_adrs[5]
.sym 118940 rvsoc.code_adrs[5]
.sym 118941 $abc$63045$new_ys__n4261_
.sym 118943 rvsoc.mem_vdata[0][18]
.sym 118944 rvsoc.mem_vdata[2][18]
.sym 118945 rvsoc.data_adrs[28]
.sym 118946 rvsoc.data_adrs[29]
.sym 118947 rvsoc.code_adrs[5]
.sym 118951 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 118952 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[0]
.sym 118955 $abc$63045$auto$alumacc.cc:491:replace_alu$3159[31]
.sym 118956 $abc$63045$techmap\rvsoc.uart0.$add$riscv/uart.v:76$400_Y[3]
.sym 118960 $PACKER_VCC_NET
.sym 118961 rvsoc.uart0.tx_divcnt[0]
.sym 118963 $abc$63045$new_ys__n5936_
.sym 118964 rvsoc.data_wst[3]
.sym 118975 $abc$63045$new_ys__n5936_
.sym 118976 rvsoc.data_wst[1]
.sym 118979 rvsoc.data_adrs[2]
.sym 118980 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 118981 $abc$63045$new_ys__n4261_
.sym 118983 rvsoc.uart0.tx_divcnt[11]
.sym 118987 p06
.sym 118991 rvsoc.uart0.div[31]
.sym 118992 rvsoc.uart0.status[31]
.sym 118993 rvsoc.data_adrs[2]
.sym 118994 rvsoc.data_adrs[3]
.sym 118995 rvsoc.data_adrs[11]
.sym 118996 rvsoc.code_adrs[11]
.sym 118997 $abc$63045$new_ys__n5941_
.sym 118999 rvsoc.uart0.status[15]
.sym 119000 rvsoc.uart0.cfg[15]
.sym 119001 rvsoc.data_adrs[3]
.sym 119002 rvsoc.data_adrs[2]
.sym 119003 rvsoc.uart0.rxbfr[7]
.sym 119007 rvsoc.data_adrs[5]
.sym 119008 rvsoc.code_adrs[5]
.sym 119009 $abc$63045$new_ys__n5941_
.sym 119011 rvsoc.data_adrs[10]
.sym 119012 rvsoc.code_adrs[10]
.sym 119013 $abc$63045$new_ys__n5941_
.sym 119015 rvsoc.data_adrs[6]
.sym 119016 rvsoc.code_adrs[6]
.sym 119017 $abc$63045$new_ys__n5941_
.sym 119019 rvsoc.uart0.div[2]
.sym 119023 rvsoc.uart0.tx_divcnt[16]
.sym 119027 rvsoc.data_wdata[15]
.sym 119031 rvsoc.data_wdata[19]
.sym 119035 rvsoc.uart0.tx_divcnt[18]
.sym 119039 rvsoc.uart0.div[6]
.sym 119043 rvsoc.data_wdata[23]
.sym 119048 rvsoc.cpu0.D_op1[0]
.sym 119049 rvsoc.cpu0.D_insn[7]
.sym 119052 rvsoc.cpu0.D_op1[1]
.sym 119053 rvsoc.cpu0.D_insn[8]
.sym 119054 $auto$alumacc.cc:474:replace_alu$3206.C[1]
.sym 119056 rvsoc.cpu0.D_op1[2]
.sym 119057 rvsoc.cpu0.D_insn[9]
.sym 119058 $auto$alumacc.cc:474:replace_alu$3206.C[2]
.sym 119060 rvsoc.cpu0.D_op1[3]
.sym 119061 rvsoc.cpu0.D_insn[10]
.sym 119062 $auto$alumacc.cc:474:replace_alu$3206.C[3]
.sym 119064 rvsoc.cpu0.D_op1[4]
.sym 119065 rvsoc.cpu0.D_insn[11]
.sym 119066 $auto$alumacc.cc:474:replace_alu$3206.C[4]
.sym 119068 rvsoc.cpu0.D_op1[5]
.sym 119069 rvsoc.cpu0.D_insn[25]
.sym 119070 $auto$alumacc.cc:474:replace_alu$3206.C[5]
.sym 119072 rvsoc.cpu0.D_op1[6]
.sym 119073 rvsoc.cpu0.D_insn[26]
.sym 119074 $auto$alumacc.cc:474:replace_alu$3206.C[6]
.sym 119076 rvsoc.cpu0.D_op1[7]
.sym 119077 rvsoc.cpu0.D_insn[27]
.sym 119078 $auto$alumacc.cc:474:replace_alu$3206.C[7]
.sym 119080 rvsoc.cpu0.D_op1[8]
.sym 119081 rvsoc.cpu0.D_insn[28]
.sym 119082 $auto$alumacc.cc:474:replace_alu$3206.C[8]
.sym 119084 rvsoc.cpu0.D_op1[9]
.sym 119085 rvsoc.cpu0.D_insn[29]
.sym 119086 $auto$alumacc.cc:474:replace_alu$3206.C[9]
.sym 119088 rvsoc.cpu0.D_op1[10]
.sym 119089 rvsoc.cpu0.D_insn[30]
.sym 119090 $auto$alumacc.cc:474:replace_alu$3206.C[10]
.sym 119092 rvsoc.cpu0.D_op1[11]
.sym 119093 rvsoc.cpu0.D_insn[31]
.sym 119094 $auto$alumacc.cc:474:replace_alu$3206.C[11]
.sym 119096 rvsoc.cpu0.D_op1[12]
.sym 119097 rvsoc.cpu0.D_insn[31]
.sym 119098 $auto$alumacc.cc:474:replace_alu$3206.C[12]
.sym 119100 rvsoc.cpu0.D_op1[13]
.sym 119101 rvsoc.cpu0.D_insn[31]
.sym 119102 $auto$alumacc.cc:474:replace_alu$3206.C[13]
.sym 119104 rvsoc.cpu0.D_op1[14]
.sym 119105 rvsoc.cpu0.D_insn[31]
.sym 119106 $auto$alumacc.cc:474:replace_alu$3206.C[14]
.sym 119108 rvsoc.cpu0.D_op1[15]
.sym 119109 rvsoc.cpu0.D_insn[31]
.sym 119110 $auto$alumacc.cc:474:replace_alu$3206.C[15]
.sym 119112 rvsoc.cpu0.D_op1[16]
.sym 119113 rvsoc.cpu0.D_insn[31]
.sym 119114 $auto$alumacc.cc:474:replace_alu$3206.C[16]
.sym 119116 rvsoc.cpu0.D_op1[17]
.sym 119117 rvsoc.cpu0.D_insn[31]
.sym 119118 $auto$alumacc.cc:474:replace_alu$3206.C[17]
.sym 119120 rvsoc.cpu0.D_op1[18]
.sym 119121 rvsoc.cpu0.D_insn[31]
.sym 119122 $auto$alumacc.cc:474:replace_alu$3206.C[18]
.sym 119124 rvsoc.cpu0.D_op1[19]
.sym 119125 rvsoc.cpu0.D_insn[31]
.sym 119126 $auto$alumacc.cc:474:replace_alu$3206.C[19]
.sym 119128 rvsoc.cpu0.D_op1[20]
.sym 119129 rvsoc.cpu0.D_insn[31]
.sym 119130 $auto$alumacc.cc:474:replace_alu$3206.C[20]
.sym 119132 rvsoc.cpu0.D_op1[21]
.sym 119133 rvsoc.cpu0.D_insn[31]
.sym 119134 $auto$alumacc.cc:474:replace_alu$3206.C[21]
.sym 119136 rvsoc.cpu0.D_op1[22]
.sym 119137 rvsoc.cpu0.D_insn[31]
.sym 119138 $auto$alumacc.cc:474:replace_alu$3206.C[22]
.sym 119140 rvsoc.cpu0.D_op1[23]
.sym 119141 rvsoc.cpu0.D_insn[31]
.sym 119142 $auto$alumacc.cc:474:replace_alu$3206.C[23]
.sym 119144 rvsoc.cpu0.D_op1[24]
.sym 119145 rvsoc.cpu0.D_insn[31]
.sym 119146 $auto$alumacc.cc:474:replace_alu$3206.C[24]
.sym 119148 rvsoc.cpu0.D_op1[25]
.sym 119149 rvsoc.cpu0.D_insn[31]
.sym 119150 $auto$alumacc.cc:474:replace_alu$3206.C[25]
.sym 119152 rvsoc.cpu0.D_op1[26]
.sym 119153 rvsoc.cpu0.D_insn[31]
.sym 119154 $auto$alumacc.cc:474:replace_alu$3206.C[26]
.sym 119156 rvsoc.cpu0.D_op1[27]
.sym 119157 rvsoc.cpu0.D_insn[31]
.sym 119158 $auto$alumacc.cc:474:replace_alu$3206.C[27]
.sym 119160 rvsoc.cpu0.D_op1[28]
.sym 119161 rvsoc.cpu0.D_insn[31]
.sym 119162 $auto$alumacc.cc:474:replace_alu$3206.C[28]
.sym 119164 rvsoc.cpu0.D_op1[29]
.sym 119165 rvsoc.cpu0.D_insn[31]
.sym 119166 $auto$alumacc.cc:474:replace_alu$3206.C[29]
.sym 119168 rvsoc.cpu0.D_op1[30]
.sym 119169 rvsoc.cpu0.D_insn[31]
.sym 119170 $auto$alumacc.cc:474:replace_alu$3206.C[30]
.sym 119172 rvsoc.cpu0.D_op1[31]
.sym 119173 rvsoc.cpu0.D_insn[31]
.sym 119174 $auto$alumacc.cc:474:replace_alu$3206.C[31]
.sym 119179 rvsoc.uart0.div[12]
.sym 119180 rvsoc.uart0.rx_divcnt[12]
.sym 119181 rvsoc.uart0.div[19]
.sym 119182 rvsoc.uart0.rx_divcnt[19]
.sym 119183 rvsoc.uart0.rx_divcnt[24]
.sym 119187 rvsoc.uart0.rx_divcnt[17]
.sym 119191 rvsoc.uart0.div[17]
.sym 119192 rvsoc.uart0.rx_divcnt[17]
.sym 119193 $abc$63045$new_n3370_
.sym 119194 $abc$63045$new_n3371_
.sym 119195 rvsoc.uart0.rx_divcnt[21]
.sym 119199 $PACKER_GND_NET
.sym 119203 $PACKER_GND_NET
.sym 119207 rvsoc.cpu0.umul_hihi[20]
.sym 119215 rvsoc.uart0.rx_divcnt[26]
.sym 119223 rvsoc.cpu0.D_op2[12]
.sym 119231 rvsoc.uart0.rx_divcnt[27]
.sym 119232 rvsoc.uart0.div[27]
.sym 119233 rvsoc.uart0.div[25]
.sym 119234 rvsoc.uart0.rx_divcnt[25]
.sym 119235 rvsoc.cpu0.E_op2[12]
.sym 119240 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 119241 rvsoc.reset_cnt[0]
.sym 119245 rvsoc.reset_cnt[1]
.sym 119246 $auto$alumacc.cc:474:replace_alu$3173.C[1]
.sym 119249 rvsoc.reset_cnt[2]
.sym 119250 $auto$alumacc.cc:474:replace_alu$3173.C[2]
.sym 119253 rvsoc.reset_cnt[3]
.sym 119254 $auto$alumacc.cc:474:replace_alu$3173.C[3]
.sym 119257 rvsoc.reset_cnt[4]
.sym 119258 $auto$alumacc.cc:474:replace_alu$3173.C[4]
.sym 119261 rvsoc.reset_cnt[5]
.sym 119262 $auto$alumacc.cc:474:replace_alu$3173.C[5]
.sym 119264 $abc$63045$auto$alumacc.cc:474:replace_alu$3173.AA[0]
.sym 119265 rvsoc.reset_cnt[0]
.sym 119267 rvsoc.reset_cnt[3]
.sym 119268 rvsoc.reset_cnt[2]
.sym 119269 rvsoc.reset_cnt[1]
.sym 119270 rvsoc.reset_cnt[0]
.sym 119271 rvsoc.cpu0.D_op2[23]
.sym 119275 rvsoc.cpu0.D_op2[2]
.sym 119279 rvsoc.cpu0.D_op2[27]
.sym 119283 rvsoc.cpu0.D_insn_typ[12]
.sym 119284 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[8]
.sym 119285 rvsoc.cpu0.D_insn_typ[13]
.sym 119286 rvsoc.cpu0.D_op1[8]
.sym 119287 $abc$63045$new_ys__n1985_inv_
.sym 119288 rvsoc.cpu0.sysregs[1][14]
.sym 119289 $abc$63045$new_n3816_
.sym 119291 rvsoc.cpu0.umul_hihi[25]
.sym 119295 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[14]
.sym 119296 rvsoc.cpu0.D_insn_typ[14]
.sym 119297 $abc$63045$new_ys__n1983_
.sym 119298 $abc$63045$new_n3899_
.sym 119304 rvsoc.cpu0.D_actv_pc[1]
.sym 119305 rvsoc.cpu0.D_insn[21]
.sym 119308 rvsoc.cpu0.D_actv_pc[2]
.sym 119309 rvsoc.cpu0.D_insn[22]
.sym 119310 $auto$alumacc.cc:474:replace_alu$3194.C[2]
.sym 119312 rvsoc.cpu0.D_actv_pc[3]
.sym 119313 rvsoc.cpu0.D_insn[23]
.sym 119314 $auto$alumacc.cc:474:replace_alu$3194.C[3]
.sym 119316 rvsoc.cpu0.D_actv_pc[4]
.sym 119317 rvsoc.cpu0.D_insn[24]
.sym 119318 $auto$alumacc.cc:474:replace_alu$3194.C[4]
.sym 119320 rvsoc.cpu0.D_actv_pc[5]
.sym 119321 rvsoc.cpu0.D_insn[25]
.sym 119322 $auto$alumacc.cc:474:replace_alu$3194.C[5]
.sym 119324 rvsoc.cpu0.D_actv_pc[6]
.sym 119325 rvsoc.cpu0.D_insn[26]
.sym 119326 $auto$alumacc.cc:474:replace_alu$3194.C[6]
.sym 119328 rvsoc.cpu0.D_actv_pc[7]
.sym 119329 rvsoc.cpu0.D_insn[27]
.sym 119330 $auto$alumacc.cc:474:replace_alu$3194.C[7]
.sym 119332 rvsoc.cpu0.D_actv_pc[8]
.sym 119333 rvsoc.cpu0.D_insn[28]
.sym 119334 $auto$alumacc.cc:474:replace_alu$3194.C[8]
.sym 119336 rvsoc.cpu0.D_actv_pc[9]
.sym 119337 rvsoc.cpu0.D_insn[29]
.sym 119338 $auto$alumacc.cc:474:replace_alu$3194.C[9]
.sym 119340 rvsoc.cpu0.D_actv_pc[10]
.sym 119341 rvsoc.cpu0.D_insn[30]
.sym 119342 $auto$alumacc.cc:474:replace_alu$3194.C[10]
.sym 119344 rvsoc.cpu0.D_actv_pc[11]
.sym 119345 rvsoc.cpu0.D_insn[20]
.sym 119346 $auto$alumacc.cc:474:replace_alu$3194.C[11]
.sym 119348 rvsoc.cpu0.D_actv_pc[12]
.sym 119349 rvsoc.cpu0.D_insn[12]
.sym 119350 $auto$alumacc.cc:474:replace_alu$3194.C[12]
.sym 119352 rvsoc.cpu0.D_actv_pc[13]
.sym 119353 rvsoc.cpu0.D_insn[13]
.sym 119354 $auto$alumacc.cc:474:replace_alu$3194.C[13]
.sym 119356 rvsoc.cpu0.D_actv_pc[14]
.sym 119357 rvsoc.cpu0.D_insn[14]
.sym 119358 $auto$alumacc.cc:474:replace_alu$3194.C[14]
.sym 119360 rvsoc.cpu0.D_actv_pc[15]
.sym 119361 rvsoc.cpu0.D_insn[15]
.sym 119362 $auto$alumacc.cc:474:replace_alu$3194.C[15]
.sym 119364 rvsoc.cpu0.D_actv_pc[16]
.sym 119365 rvsoc.cpu0.D_insn[16]
.sym 119366 $auto$alumacc.cc:474:replace_alu$3194.C[16]
.sym 119368 rvsoc.cpu0.D_actv_pc[17]
.sym 119369 rvsoc.cpu0.D_insn[17]
.sym 119370 $auto$alumacc.cc:474:replace_alu$3194.C[17]
.sym 119372 rvsoc.cpu0.D_actv_pc[18]
.sym 119373 rvsoc.cpu0.D_insn[18]
.sym 119374 $auto$alumacc.cc:474:replace_alu$3194.C[18]
.sym 119376 rvsoc.cpu0.D_actv_pc[19]
.sym 119377 rvsoc.cpu0.D_insn[19]
.sym 119378 $auto$alumacc.cc:474:replace_alu$3194.C[19]
.sym 119380 rvsoc.cpu0.D_actv_pc[20]
.sym 119381 rvsoc.cpu0.D_insn[31]
.sym 119382 $auto$alumacc.cc:474:replace_alu$3194.C[20]
.sym 119384 rvsoc.cpu0.D_actv_pc[21]
.sym 119385 rvsoc.cpu0.D_insn[31]
.sym 119386 $auto$alumacc.cc:474:replace_alu$3194.C[21]
.sym 119388 rvsoc.cpu0.D_actv_pc[22]
.sym 119389 rvsoc.cpu0.D_insn[31]
.sym 119390 $auto$alumacc.cc:474:replace_alu$3194.C[22]
.sym 119392 rvsoc.cpu0.D_actv_pc[23]
.sym 119393 rvsoc.cpu0.D_insn[31]
.sym 119394 $auto$alumacc.cc:474:replace_alu$3194.C[23]
.sym 119396 rvsoc.cpu0.D_actv_pc[24]
.sym 119397 rvsoc.cpu0.D_insn[31]
.sym 119398 $auto$alumacc.cc:474:replace_alu$3194.C[24]
.sym 119400 rvsoc.cpu0.D_actv_pc[25]
.sym 119401 rvsoc.cpu0.D_insn[31]
.sym 119402 $auto$alumacc.cc:474:replace_alu$3194.C[25]
.sym 119404 rvsoc.cpu0.D_actv_pc[26]
.sym 119405 rvsoc.cpu0.D_insn[31]
.sym 119406 $auto$alumacc.cc:474:replace_alu$3194.C[26]
.sym 119408 rvsoc.cpu0.D_actv_pc[27]
.sym 119409 rvsoc.cpu0.D_insn[31]
.sym 119410 $auto$alumacc.cc:474:replace_alu$3194.C[27]
.sym 119412 rvsoc.cpu0.D_actv_pc[28]
.sym 119413 rvsoc.cpu0.D_insn[31]
.sym 119414 $auto$alumacc.cc:474:replace_alu$3194.C[28]
.sym 119416 rvsoc.cpu0.D_actv_pc[29]
.sym 119417 rvsoc.cpu0.D_insn[31]
.sym 119418 $auto$alumacc.cc:474:replace_alu$3194.C[29]
.sym 119420 rvsoc.cpu0.D_actv_pc[30]
.sym 119421 rvsoc.cpu0.D_insn[31]
.sym 119422 $auto$alumacc.cc:474:replace_alu$3194.C[30]
.sym 119424 rvsoc.cpu0.D_actv_pc[31]
.sym 119425 rvsoc.cpu0.D_insn[31]
.sym 119426 $auto$alumacc.cc:474:replace_alu$3194.C[31]
.sym 119427 rvsoc.cpu0.F_next_pc[13]
.sym 119431 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[27]
.sym 119432 rvsoc.cpu0.D_insn_typ[14]
.sym 119433 $abc$63045$new_ys__n2074_
.sym 119434 $abc$63045$new_n3951_
.sym 119435 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[29]
.sym 119436 rvsoc.cpu0.D_insn_typ[14]
.sym 119437 $abc$63045$new_ys__n2088_
.sym 119438 $abc$63045$new_n3959_
.sym 119439 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[31]
.sym 119440 rvsoc.cpu0.D_insn_typ[14]
.sym 119441 $abc$63045$new_ys__n2102_
.sym 119442 $abc$63045$new_n3967_
.sym 119443 rvsoc.cpu0.D_insn_typ[12]
.sym 119444 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[27]
.sym 119445 rvsoc.cpu0.D_insn_typ[13]
.sym 119446 rvsoc.cpu0.D_op1[27]
.sym 119447 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[30]
.sym 119448 rvsoc.cpu0.D_insn_typ[14]
.sym 119449 $abc$63045$new_ys__n2095_
.sym 119450 $abc$63045$new_n3963_
.sym 119451 rvsoc.cpu0.D_insn_typ[12]
.sym 119452 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[30]
.sym 119453 rvsoc.cpu0.D_insn_typ[13]
.sym 119454 rvsoc.cpu0.D_op1[30]
.sym 119455 rvsoc.code_adrs[3]
.sym 119459 rvsoc.code_adrs[0]
.sym 119463 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[24]
.sym 119464 rvsoc.cpu0.D_insn_typ[14]
.sym 119465 $abc$63045$new_ys__n2053_
.sym 119466 $abc$63045$new_n3939_
.sym 119467 rvsoc.cpu0.sysregs[3][30]
.sym 119468 rvsoc.cpu0.sysregs[1][30]
.sym 119469 rvsoc.cpu0.D_insn[21]
.sym 119470 rvsoc.cpu0.D_insn_typ[8]
.sym 119471 $abc$63045$new_ys__n2076_inv_
.sym 119472 rvsoc.cpu0.sysregs[1][27]
.sym 119473 $abc$63045$new_n3816_
.sym 119475 rvsoc.cpu0.sysregs[3][24]
.sym 119476 rvsoc.cpu0.sysregs[1][24]
.sym 119477 rvsoc.cpu0.D_insn[21]
.sym 119478 rvsoc.cpu0.D_insn_typ[8]
.sym 119479 $abc$63045$new_ys__n2055_inv_
.sym 119480 rvsoc.cpu0.sysregs[1][24]
.sym 119481 $abc$63045$new_n3816_
.sym 119483 rvsoc.data_wdata[14]
.sym 119484 $abc$63045$new_ys__n3576_
.sym 119485 $abc$63045$new_n3522_
.sym 119487 rvsoc.cpu0.sysregs[3][29]
.sym 119488 rvsoc.cpu0.sysregs[1][29]
.sym 119489 rvsoc.cpu0.D_insn[21]
.sym 119490 rvsoc.cpu0.D_insn_typ[8]
.sym 119491 rvsoc.cpu0.sysregs[3][27]
.sym 119492 rvsoc.cpu0.sysregs[1][27]
.sym 119493 rvsoc.cpu0.D_insn[21]
.sym 119494 rvsoc.cpu0.D_insn_typ[8]
.sym 119495 rvsoc.cpu0.D_next_pc[5]
.sym 119499 $abc$63045$new_ys__n6146_
.sym 119500 rvsoc.cpu0.D_insn_typ[10]
.sym 119501 $abc$63045$new_n6052_
.sym 119502 $abc$63045$new_n4706_
.sym 119503 rvsoc.cpu0.D_op2[8]
.sym 119504 rvsoc.cpu0.D_funct3[0]
.sym 119505 rvsoc.cpu0.D_op2[24]
.sym 119506 rvsoc.cpu0.D_funct3[1]
.sym 119507 rvsoc.cpu0.sysregs[0][28]
.sym 119508 rvsoc.cpu0.sysregs[2][28]
.sym 119511 rvsoc.data_wdata[31]
.sym 119512 $abc$63045$new_ys__n3576_
.sym 119513 $abc$63045$new_n3585_
.sym 119515 rvsoc.cpu0.D_actv_pc[9]
.sym 119519 rvsoc.cpu0.D_actv_pc[21]
.sym 119520 $abc$63045$new_ys__n1880_inv_
.sym 119521 $abc$63045$new_n6053_
.sym 119523 rvsoc.data_wdata[20]
.sym 119524 $abc$63045$new_ys__n3576_
.sym 119525 $abc$63045$new_n3542_
.sym 119527 $abc$63045$new_ys__n12492_inv_
.sym 119528 $abc$63045$auto$rtlil.cc:1712:And$3923[21]
.sym 119529 $abc$63045$new_n3411_
.sym 119531 rvsoc.cpu0.sysregs[2][27]
.sym 119532 rvsoc.cpu0.sysregs[3][27]
.sym 119533 rvsoc.cpu0.D_sysidx[1]
.sym 119534 rvsoc.cpu0.D_sysidx[0]
.sym 119535 $abc$63045$new_n3413_
.sym 119536 rvsoc.data_wdata[8]
.sym 119537 rvsoc.cpu0.E_op1[8]
.sym 119538 $abc$63045$new_n3414_
.sym 119539 $abc$63045$new_ys__n12479_inv_
.sym 119540 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 119541 $abc$63045$new_n3411_
.sym 119543 $abc$63045$new_ys__n12498_inv_
.sym 119544 $abc$63045$auto$rtlil.cc:1712:And$3923[27]
.sym 119545 $abc$63045$new_n3411_
.sym 119547 $abc$63045$new_ys__n12499_inv_
.sym 119548 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 119549 $abc$63045$new_n3411_
.sym 119551 $abc$63045$new_ys__n12482_inv_
.sym 119552 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 119553 $abc$63045$new_n3411_
.sym 119555 $abc$63045$new_n3565_
.sym 119556 $abc$63045$auto$rtlil.cc:1712:And$3923[26]
.sym 119557 $abc$63045$new_n3411_
.sym 119559 $abc$63045$new_ys__n12473_inv_
.sym 119560 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 119561 $abc$63045$new_n3411_
.sym 119563 $abc$63045$new_n3413_
.sym 119564 rvsoc.data_wdata[28]
.sym 119565 rvsoc.cpu0.E_op1[28]
.sym 119566 $abc$63045$new_n3414_
.sym 119567 $abc$63045$new_ys__n12500_inv_
.sym 119568 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 119569 $abc$63045$new_n3411_
.sym 119571 $abc$63045$new_ys__n12481_inv_
.sym 119572 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 119573 $abc$63045$new_n3411_
.sym 119575 $abc$63045$new_ys__n12495_inv_
.sym 119576 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 119577 $abc$63045$new_n3411_
.sym 119579 $abc$63045$new_ys__n12483_inv_
.sym 119580 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 119581 $abc$63045$new_n3411_
.sym 119583 $abc$63045$new_ys__n12471_inv_
.sym 119584 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 119585 $abc$63045$new_n3411_
.sym 119587 $abc$63045$new_ys__n12501_inv_
.sym 119588 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 119589 $abc$63045$new_n3411_
.sym 119591 rvsoc.cpu0.sysregs[0][21]
.sym 119592 rvsoc.cpu0.sysregs[1][21]
.sym 119593 rvsoc.cpu0.D_sysidx[1]
.sym 119594 $abc$63045$new_n6050_
.sym 119595 rvsoc.cpu0.sysregs[0][27]
.sym 119596 rvsoc.cpu0.sysregs[1][27]
.sym 119597 rvsoc.cpu0.D_sysidx[1]
.sym 119598 $abc$63045$new_n6063_
.sym 119599 rvsoc.cpu0.sysregs[2][21]
.sym 119600 rvsoc.cpu0.sysregs[3][21]
.sym 119601 rvsoc.cpu0.D_sysidx[1]
.sym 119602 rvsoc.cpu0.D_sysidx[0]
.sym 119603 $abc$63045$new_ys__n6153_inv_
.sym 119604 $abc$63045$new_ys__n6154_inv_
.sym 119605 rvsoc.cpu0.D_sysidx[1]
.sym 119606 rvsoc.cpu0.D_insn_typ[10]
.sym 119607 $abc$63045$new_n3413_
.sym 119608 rvsoc.data_wdata[24]
.sym 119609 rvsoc.cpu0.E_op1[24]
.sym 119610 $abc$63045$new_n3414_
.sym 119611 rvsoc.cpu0.sysregs[2][24]
.sym 119612 rvsoc.cpu0.sysregs[3][24]
.sym 119613 rvsoc.cpu0.D_sysidx[0]
.sym 119615 $abc$63045$new_n3413_
.sym 119616 rvsoc.data_wdata[29]
.sym 119617 rvsoc.cpu0.E_op1[29]
.sym 119618 $abc$63045$new_n3414_
.sym 119619 rvsoc.cpu0.D_op1[22]
.sym 119623 $abc$63045$auto$rtlil.cc:1712:And$3923[30]
.sym 119627 $abc$63045$auto$rtlil.cc:1712:And$3923[0]
.sym 119631 $abc$63045$auto$rtlil.cc:1712:And$3923[12]
.sym 119635 rvsoc.cpu0.sysregs[0][24]
.sym 119636 rvsoc.cpu0.sysregs[1][24]
.sym 119637 rvsoc.cpu0.D_sysidx[0]
.sym 119639 $abc$63045$auto$rtlil.cc:1712:And$3923[24]
.sym 119643 $abc$63045$auto$rtlil.cc:1712:And$3923[10]
.sym 119647 $abc$63045$auto$rtlil.cc:1712:And$3923[2]
.sym 119651 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 119655 rvsoc.cpu0.sysregs[2][0]
.sym 119656 rvsoc.cpu0.sysregs[3][0]
.sym 119657 rvsoc.cpu0.D_sysidx[1]
.sym 119658 rvsoc.cpu0.D_sysidx[0]
.sym 119659 $abc$63045$new_ys__n6171_inv_
.sym 119660 $abc$63045$new_ys__n6172_inv_
.sym 119661 rvsoc.cpu0.D_sysidx[1]
.sym 119662 rvsoc.cpu0.D_insn_typ[10]
.sym 119663 rvsoc.cpu0.sysregs[2][30]
.sym 119664 rvsoc.cpu0.sysregs[3][30]
.sym 119665 rvsoc.cpu0.D_sysidx[0]
.sym 119667 $abc$63045$auto$rtlil.cc:1712:And$3923[11]
.sym 119671 rvsoc.cpu0.sysregs[0][30]
.sym 119672 rvsoc.cpu0.sysregs[1][30]
.sym 119673 rvsoc.cpu0.D_sysidx[0]
.sym 119675 rvsoc.cpu0.sysregs[2][12]
.sym 119676 rvsoc.cpu0.sysregs[3][12]
.sym 119677 rvsoc.cpu0.D_sysidx[0]
.sym 119679 $abc$63045$auto$rtlil.cc:1712:And$3923[8]
.sym 119683 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 119719 rvsoc.data_wdata[0]
.sym 119723 rvsoc.mem_vdata[3][0]
.sym 119724 rvsoc.mem_vdata[1][0]
.sym 119725 rvsoc.data_adrs[29]
.sym 119726 rvsoc.data_adrs[28]
.sym 119727 rvsoc.data_adrs[12]
.sym 119728 rvsoc.code_adrs[12]
.sym 119729 $abc$63045$new_ys__n5971_
.sym 119731 rvsoc.data_wdata[4]
.sym 119735 rvsoc.data_adrs[5]
.sym 119736 rvsoc.code_adrs[5]
.sym 119737 $abc$63045$new_ys__n5971_
.sym 119739 rvsoc.mem_vdata[0][14]
.sym 119740 rvsoc.mem_vdata[2][14]
.sym 119741 rvsoc.code_adrs[28]
.sym 119742 rvsoc.code_adrs[29]
.sym 119743 rvsoc.data_wdata[6]
.sym 119747 rvsoc.mem_vdata[0][14]
.sym 119748 rvsoc.mem_vdata[2][14]
.sym 119749 rvsoc.data_adrs[28]
.sym 119750 rvsoc.data_adrs[29]
.sym 119751 rvsoc.mem_vdata[1][14]
.sym 119752 rvsoc.mem_vdata[3][14]
.sym 119753 rvsoc.code_adrs[29]
.sym 119754 rvsoc.code_adrs[28]
.sym 119755 rvsoc.mem_vdata[1][14]
.sym 119756 rvsoc.mem_vdata[3][14]
.sym 119757 rvsoc.data_adrs[29]
.sym 119758 rvsoc.data_adrs[28]
.sym 119759 rvsoc.mem_vdata[2][0]
.sym 119760 rvsoc.mem_vdata[0][0]
.sym 119761 rvsoc.data_adrs[28]
.sym 119762 rvsoc.data_adrs[29]
.sym 119763 $abc$63045$new_n5293_
.sym 119764 $abc$63045$new_n5292_
.sym 119765 $abc$63045$new_n3120_
.sym 119767 $abc$63045$new_n4093_
.sym 119768 $abc$63045$new_n4094_
.sym 119769 $abc$63045$new_n4092_
.sym 119770 rvsoc.code_adrs[30]
.sym 119771 $PACKER_GND_NET
.sym 119775 $PACKER_GND_NET
.sym 119779 $abc$63045$new_n5067_
.sym 119780 $abc$63045$new_n5066_
.sym 119781 $abc$63045$new_n3120_
.sym 119783 $PACKER_GND_NET
.sym 119787 rvsoc.mem_vdata[1][13]
.sym 119788 rvsoc.mem_vdata[3][13]
.sym 119789 rvsoc.data_adrs[29]
.sym 119790 rvsoc.data_adrs[28]
.sym 119791 $abc$63045$new_ys__n4261_
.sym 119792 $abc$63045$new_ys__n2556_inv_
.sym 119793 rvsoc.data_wst[0]
.sym 119794 $abc$63045$new_ys__n11298_
.sym 119795 $abc$63045$new_n5255_
.sym 119796 $abc$63045$new_n5254_
.sym 119797 $abc$63045$new_n3120_
.sym 119799 rvsoc.data_adrs[9]
.sym 119800 rvsoc.code_adrs[9]
.sym 119801 $abc$63045$new_ys__n5971_
.sym 119803 rvsoc.mem_vdata[0][13]
.sym 119804 rvsoc.mem_vdata[2][13]
.sym 119805 rvsoc.data_adrs[28]
.sym 119806 rvsoc.data_adrs[29]
.sym 119807 $PACKER_GND_NET
.sym 119811 rvsoc.mem_vdata[0][13]
.sym 119812 rvsoc.mem_vdata[3][13]
.sym 119813 rvsoc.code_adrs[28]
.sym 119814 rvsoc.code_adrs[29]
.sym 119815 rvsoc.mem_vdata[5][13]
.sym 119816 $abc$63045$new_ys__n11766_
.sym 119817 $abc$63045$new_n5253_
.sym 119818 $abc$63045$new_n5252_
.sym 119819 $abc$63045$new_ys__n2165_inv_
.sym 119820 rvsoc.uart0.div[10]
.sym 119821 $abc$63045$new_n3200_
.sym 119823 $abc$63045$new_ys__n2165_inv_
.sym 119824 rvsoc.uart0.div[13]
.sym 119825 $abc$63045$new_n3206_
.sym 119827 $abc$63045$new_ys__n11298_
.sym 119828 rvsoc.mem_vdata[15][0]
.sym 119829 $abc$63045$new_ys__n11772_
.sym 119830 rvsoc.mem_vdata[4][0]
.sym 119831 $abc$63045$new_ys__n11298_
.sym 119832 rvsoc.mem_vdata[15][13]
.sym 119833 $abc$63045$new_ys__n11772_
.sym 119834 rvsoc.mem_vdata[4][13]
.sym 119835 rvsoc.mem_vdata[4][13]
.sym 119836 rvsoc.mem_vdata[5][13]
.sym 119837 rvsoc.code_adrs[29]
.sym 119838 rvsoc.code_adrs[28]
.sym 119839 $abc$63045$new_n4118_
.sym 119840 $abc$63045$new_n4119_
.sym 119841 $abc$63045$new_n4117_
.sym 119842 rvsoc.code_adrs[30]
.sym 119843 rvsoc.mem_vdata[0][16]
.sym 119844 rvsoc.mem_vdata[2][16]
.sym 119845 rvsoc.code_adrs[28]
.sym 119846 rvsoc.code_adrs[29]
.sym 119847 $abc$63045$new_n5113_
.sym 119848 $abc$63045$new_n5112_
.sym 119849 $abc$63045$new_n3120_
.sym 119851 rvsoc.mem_vdata[0][1]
.sym 119852 rvsoc.mem_vdata[2][1]
.sym 119853 rvsoc.data_adrs[28]
.sym 119854 rvsoc.data_adrs[29]
.sym 119855 rvsoc.mem_vdata[5][1]
.sym 119856 $abc$63045$new_ys__n11766_
.sym 119857 $abc$63045$new_n5111_
.sym 119858 $abc$63045$new_n5110_
.sym 119859 rvsoc.uart0.status[16]
.sym 119860 rvsoc.uart0.cfg[16]
.sym 119861 rvsoc.data_adrs[3]
.sym 119862 rvsoc.data_adrs[2]
.sym 119863 $abc$63045$new_ys__n11298_
.sym 119864 rvsoc.mem_vdata[15][1]
.sym 119865 $abc$63045$new_ys__n11772_
.sym 119866 rvsoc.mem_vdata[4][1]
.sym 119867 $abc$63045$new_ys__n4261_
.sym 119868 $abc$63045$new_ys__n2556_inv_
.sym 119869 $abc$63045$new_ys__n11298_
.sym 119870 rvsoc.data_wst[2]
.sym 119871 rvsoc.code_adrs[31]
.sym 119872 $abc$63045$new_n4116_
.sym 119873 $abc$63045$new_ys__n4261_
.sym 119874 rvsoc.mem_vdata[15][13]
.sym 119875 rvsoc.code_adrs[15]
.sym 119879 rvsoc.data_adrs[28]
.sym 119880 rvsoc.data_adrs[29]
.sym 119881 $abc$63045$new_n3120_
.sym 119883 rvsoc.data_adrs[4]
.sym 119884 rvsoc.code_adrs[4]
.sym 119885 $abc$63045$new_ys__n4261_
.sym 119887 rvsoc.data_adrs[3]
.sym 119888 rvsoc.code_adrs[3]
.sym 119889 $abc$63045$new_ys__n4261_
.sym 119891 rvsoc.data_adrs[7]
.sym 119892 rvsoc.code_adrs[7]
.sym 119893 $abc$63045$new_ys__n5971_
.sym 119895 $abc$63045$new_ys__n11298_
.sym 119896 rvsoc.mem_vdata[15][18]
.sym 119897 $abc$63045$new_ys__n11772_
.sym 119898 rvsoc.mem_vdata[4][18]
.sym 119899 $abc$63045$new_ys__n527_
.sym 119900 rvsoc.spi0.status[15]
.sym 119903 rvsoc.mem_vdata[0][18]
.sym 119904 rvsoc.mem_vdata[4][18]
.sym 119905 rvsoc.code_adrs[30]
.sym 119906 $abc$63045$new_ys__n12664_
.sym 119907 rvsoc.data_adrs[9]
.sym 119908 rvsoc.code_adrs[9]
.sym 119909 $abc$63045$new_ys__n4261_
.sym 119911 $abc$63045$new_ys__n5941_
.sym 119912 $abc$63045$new_ys__n2556_inv_
.sym 119913 $abc$63045$new_ys__n11810_
.sym 119915 $abc$63045$new_ys__n4261_
.sym 119916 $abc$63045$new_ys__n2556_inv_
.sym 119917 rvsoc.data_wst[1]
.sym 119918 $abc$63045$new_ys__n11298_
.sym 119919 $abc$63045$new_ys__n2165_inv_
.sym 119920 rvsoc.uart0.div[26]
.sym 119921 $abc$63045$new_n3232_
.sym 119923 $abc$63045$new_ys__n5936_
.sym 119924 rvsoc.data_wst[0]
.sym 119927 $abc$63045$new_ys__n4261_
.sym 119928 $abc$63045$new_ys__n2556_inv_
.sym 119929 rvsoc.data_wst[3]
.sym 119930 $abc$63045$new_ys__n11298_
.sym 119931 rvsoc.data_adrs[2]
.sym 119932 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 119933 $abc$63045$new_ys__n5941_
.sym 119935 $abc$63045$new_ys__n11299_inv_
.sym 119936 $abc$63045$new_ys__n11810_
.sym 119939 rvsoc.uart0.rxbfr[2]
.sym 119940 rvsoc.uart0.div[2]
.sym 119941 rvsoc.data_adrs[2]
.sym 119942 $abc$63045$new_n5940_
.sym 119943 rvsoc.data_wdata[11]
.sym 119947 rvsoc.data_adrs[7]
.sym 119948 rvsoc.code_adrs[7]
.sym 119949 $abc$63045$new_ys__n4261_
.sym 119951 rvsoc.data_adrs[4]
.sym 119952 rvsoc.code_adrs[4]
.sym 119953 $abc$63045$new_ys__n5941_
.sym 119955 rvsoc.data_adrs[12]
.sym 119956 rvsoc.code_adrs[12]
.sym 119957 $abc$63045$new_ys__n5941_
.sym 119959 rvsoc.data_adrs[7]
.sym 119960 rvsoc.code_adrs[7]
.sym 119961 $abc$63045$new_ys__n5941_
.sym 119963 rvsoc.data_adrs[6]
.sym 119964 rvsoc.code_adrs[6]
.sym 119965 $abc$63045$new_ys__n4261_
.sym 119967 rvsoc.data_wdata[8]
.sym 119971 rvsoc.data_wdata[14]
.sym 119975 rvsoc.cpu0.umul_lolo[10]
.sym 119979 rvsoc.cpu0.umul_lhhl[5]
.sym 119983 rvsoc.cpu0.umul_lolo[13]
.sym 119987 rvsoc.data_adrs[9]
.sym 119988 rvsoc.code_adrs[9]
.sym 119989 $abc$63045$new_ys__n5941_
.sym 119991 rvsoc.data_adrs[8]
.sym 119992 rvsoc.code_adrs[8]
.sym 119993 $abc$63045$new_ys__n5941_
.sym 119995 rvsoc.cpu0.umul_lolo[16]
.sym 119999 rvsoc.cpu0.umul_lhhl[3]
.sym 120003 rvsoc.cpu0.umul_lhhl[0]
.sym 120007 rvsoc.cpu0.umul_lhhl[6]
.sym 120011 rvsoc.cpu0.umul_lhhl[4]
.sym 120015 rvsoc.cpu0.umul_lhhl[13]
.sym 120019 rvsoc.cpu0.umul_lhhl[12]
.sym 120023 rvsoc.cpu0.umul_lhhl[7]
.sym 120027 rvsoc.cpu0.umul_lhhl[8]
.sym 120031 rvsoc.cpu0.umul_lhhl[1]
.sym 120035 rvsoc.cpu0.umul_lhhl[2]
.sym 120040 rvsoc.uart0.div[1]
.sym 120041 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[1]
.sym 120044 rvsoc.uart0.div[2]
.sym 120045 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[2]
.sym 120048 rvsoc.uart0.div[3]
.sym 120049 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[3]
.sym 120052 rvsoc.uart0.div[4]
.sym 120053 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[4]
.sym 120056 rvsoc.uart0.div[5]
.sym 120057 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[5]
.sym 120060 rvsoc.uart0.div[6]
.sym 120061 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[6]
.sym 120064 rvsoc.uart0.div[7]
.sym 120065 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[7]
.sym 120068 rvsoc.uart0.div[8]
.sym 120069 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[8]
.sym 120072 rvsoc.uart0.div[9]
.sym 120073 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[9]
.sym 120076 rvsoc.uart0.div[10]
.sym 120077 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[10]
.sym 120080 rvsoc.uart0.div[11]
.sym 120081 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[11]
.sym 120084 rvsoc.uart0.div[12]
.sym 120085 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[12]
.sym 120088 rvsoc.uart0.div[13]
.sym 120089 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[13]
.sym 120092 rvsoc.uart0.div[14]
.sym 120093 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[14]
.sym 120096 rvsoc.uart0.div[15]
.sym 120097 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[15]
.sym 120100 rvsoc.uart0.div[16]
.sym 120101 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[16]
.sym 120104 rvsoc.uart0.div[17]
.sym 120105 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[17]
.sym 120108 rvsoc.uart0.div[18]
.sym 120109 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[18]
.sym 120112 rvsoc.uart0.div[19]
.sym 120113 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[19]
.sym 120116 rvsoc.uart0.div[20]
.sym 120117 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[20]
.sym 120120 rvsoc.uart0.div[21]
.sym 120121 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[21]
.sym 120124 rvsoc.uart0.div[22]
.sym 120125 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[22]
.sym 120128 rvsoc.uart0.div[23]
.sym 120129 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[23]
.sym 120132 rvsoc.uart0.div[24]
.sym 120133 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[24]
.sym 120136 rvsoc.uart0.div[25]
.sym 120137 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[25]
.sym 120140 rvsoc.uart0.div[26]
.sym 120141 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[26]
.sym 120144 rvsoc.uart0.div[27]
.sym 120145 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[27]
.sym 120148 rvsoc.uart0.div[28]
.sym 120149 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[28]
.sym 120152 rvsoc.uart0.div[29]
.sym 120153 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[29]
.sym 120156 rvsoc.uart0.div[30]
.sym 120157 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[30]
.sym 120160 rvsoc.uart0.div[31]
.sym 120161 $abc$63045$auto$alumacc.cc:474:replace_alu$3152.BB[31]
.sym 120164 $PACKER_VCC_NET
.sym 120166 $nextpnr_ICESTORM_LC_0$I3
.sym 120167 p06
.sym 120168 $abc$63045$new_ys__n2842_inv_
.sym 120169 $abc$63045$new_ys__n525_
.sym 120170 $nextpnr_ICESTORM_LC_0$COUT
.sym 120171 rvsoc.cpu0.E_op2[13]
.sym 120175 rvsoc.cpu0.D_op2[13]
.sym 120179 rvsoc.uart0.rx_divcnt[30]
.sym 120183 rvsoc.cpu0.umul_hihi[15]
.sym 120187 rvsoc.uart0.rx_divcnt[25]
.sym 120191 rvsoc.cpu0.D_funct3[0]
.sym 120195 rvsoc.uart0.rx_divcnt[27]
.sym 120199 rvsoc.cpu0.F_next_pc[15]
.sym 120203 rvsoc.uart0.rx_divcnt[29]
.sym 120207 rvsoc.cpu0.F_next_pc[13]
.sym 120208 rvsoc.cpu0.E_Br_adrs[13]
.sym 120209 rvsoc.cpu0.E_take_Br
.sym 120211 rvsoc.uart0.rx_divcnt[28]
.sym 120215 rvsoc.cpu0.F_actv_pc[15]
.sym 120219 rvsoc.cpu0.F_next_pc[15]
.sym 120220 rvsoc.cpu0.E_Br_adrs[15]
.sym 120221 rvsoc.cpu0.E_take_Br
.sym 120223 rvsoc.cpu0.E_op2[22]
.sym 120227 rvsoc.cpu0.E_op2[19]
.sym 120231 rvsoc.resetn
.sym 120235 rvsoc.cpu0.F_actv_pc[5]
.sym 120239 $abc$63045$new_ys__n11122_inv_
.sym 120240 rvsoc.cpu0.D_next_pc[15]
.sym 120241 $abc$63045$new_n4572_
.sym 120242 $abc$63045$new_n4580_
.sym 120243 rvsoc.cpu0.F_next_pc[11]
.sym 120244 rvsoc.cpu0.E_Br_adrs[11]
.sym 120245 rvsoc.cpu0.E_take_Br
.sym 120247 rvsoc.cpu0.F_next_pc[7]
.sym 120251 rvsoc.cpu0.F_actv_pc[11]
.sym 120255 rvsoc.cpu0.F_actv_pc[6]
.sym 120259 rvsoc.cpu0.F_next_pc[19]
.sym 120263 rvsoc.cpu0.D_actv_pc[15]
.sym 120264 $abc$63045$new_ys__n1880_inv_
.sym 120265 $abc$63045$new_n4573_
.sym 120267 rvsoc.cpu0.F_next_pc[27]
.sym 120268 rvsoc.cpu0.E_Br_adrs[27]
.sym 120269 rvsoc.cpu0.E_take_Br
.sym 120271 rvsoc.cpu0.F_next_pc[12]
.sym 120272 rvsoc.cpu0.E_Br_adrs[12]
.sym 120273 rvsoc.cpu0.E_take_Br
.sym 120275 rvsoc.cpu0.F_actv_pc[3]
.sym 120279 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[15]
.sym 120280 rvsoc.cpu0.D_insn_typ[3]
.sym 120281 $abc$63045$new_ys__n1657_
.sym 120282 $abc$63045$new_ys__n1655_
.sym 120283 $abc$63045$new_n3747_
.sym 120284 $abc$63045$new_n3709_
.sym 120287 rvsoc.cpu0.D_op2[15]
.sym 120288 rvsoc.cpu0.D_op2[7]
.sym 120289 $abc$63045$new_ys__n1872_inv_
.sym 120290 $abc$63045$new_ys__n6314_
.sym 120291 $abc$63045$new_n3745_
.sym 120292 $abc$63045$new_n3709_
.sym 120295 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[12]
.sym 120296 rvsoc.cpu0.D_insn_typ[14]
.sym 120297 $abc$63045$new_ys__n1969_
.sym 120298 $abc$63045$new_n3891_
.sym 120299 $abc$63045$new_ys__n1971_inv_
.sym 120300 rvsoc.cpu0.sysregs[1][12]
.sym 120301 $abc$63045$new_n3816_
.sym 120303 rvsoc.cpu0.D_insn_typ[12]
.sym 120304 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[12]
.sym 120305 rvsoc.cpu0.D_insn_typ[13]
.sym 120306 rvsoc.cpu0.D_op1[12]
.sym 120307 $abc$63045$new_ys__n1964_inv_
.sym 120308 rvsoc.cpu0.sysregs[1][11]
.sym 120309 $abc$63045$new_n3816_
.sym 120311 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[11]
.sym 120312 rvsoc.cpu0.D_insn_typ[14]
.sym 120313 $abc$63045$new_ys__n1962_
.sym 120314 $abc$63045$new_n3887_
.sym 120315 rvsoc.cpu0.D_insn_typ[12]
.sym 120316 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[15]
.sym 120317 rvsoc.cpu0.D_insn_typ[13]
.sym 120318 rvsoc.cpu0.D_op1[15]
.sym 120319 rvsoc.cpu0.D_insn_typ[12]
.sym 120320 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[11]
.sym 120321 rvsoc.cpu0.D_insn_typ[13]
.sym 120322 rvsoc.cpu0.D_op1[11]
.sym 120323 $abc$63045$new_ys__n2034_inv_
.sym 120324 rvsoc.cpu0.sysregs[1][21]
.sym 120325 $abc$63045$new_n3816_
.sym 120327 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[21]
.sym 120328 rvsoc.cpu0.D_insn_typ[14]
.sym 120329 $abc$63045$new_ys__n2032_
.sym 120330 $abc$63045$new_n3927_
.sym 120331 rvsoc.cpu0.F_next_pc[30]
.sym 120335 rvsoc.cpu0.F_next_pc[17]
.sym 120336 rvsoc.cpu0.E_Br_adrs[17]
.sym 120337 rvsoc.cpu0.E_take_Br
.sym 120339 rvsoc.cpu0.D_insn_typ[12]
.sym 120340 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[21]
.sym 120341 rvsoc.cpu0.D_insn_typ[13]
.sym 120342 rvsoc.cpu0.D_op1[21]
.sym 120343 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[15]
.sym 120344 rvsoc.cpu0.D_insn_typ[14]
.sym 120345 $abc$63045$new_ys__n1990_
.sym 120346 $abc$63045$new_n3903_
.sym 120347 rvsoc.cpu0.F_actv_pc[22]
.sym 120351 rvsoc.cpu0.F_next_pc[20]
.sym 120355 rvsoc.cpu0.F_next_pc[4]
.sym 120359 $abc$63045$new_ys__n1943_inv_
.sym 120360 rvsoc.cpu0.sysregs[1][8]
.sym 120361 $abc$63045$new_n3816_
.sym 120363 $abc$63045$new_ys__n2083_inv_
.sym 120364 rvsoc.cpu0.sysregs[1][28]
.sym 120365 $abc$63045$new_n3816_
.sym 120367 $abc$63045$new_ys__n1992_inv_
.sym 120368 rvsoc.cpu0.sysregs[1][15]
.sym 120369 $abc$63045$new_n3816_
.sym 120371 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[17]
.sym 120372 rvsoc.cpu0.D_insn_typ[14]
.sym 120373 $abc$63045$new_ys__n2004_
.sym 120374 $abc$63045$new_n3911_
.sym 120375 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[28]
.sym 120376 rvsoc.cpu0.D_insn_typ[14]
.sym 120377 $abc$63045$new_ys__n2081_
.sym 120378 $abc$63045$new_n3955_
.sym 120379 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[8]
.sym 120380 rvsoc.cpu0.D_insn_typ[14]
.sym 120381 $abc$63045$new_ys__n1941_
.sym 120382 $abc$63045$new_n3875_
.sym 120383 $abc$63045$new_ys__n2006_inv_
.sym 120384 rvsoc.cpu0.sysregs[1][17]
.sym 120385 $abc$63045$new_n3816_
.sym 120387 rvsoc.cpu0.D_insn_typ[12]
.sym 120388 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[28]
.sym 120389 rvsoc.cpu0.D_insn_typ[13]
.sym 120390 rvsoc.cpu0.D_op1[28]
.sym 120391 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[2]
.sym 120392 rvsoc.cpu0.D_insn_typ[14]
.sym 120393 $abc$63045$new_ys__n1899_
.sym 120394 $abc$63045$new_n3851_
.sym 120395 rvsoc.cpu0.D_actv_pc[1]
.sym 120396 rvsoc.cpu0.D_insn[21]
.sym 120397 rvsoc.cpu0.D_insn_typ[14]
.sym 120399 rvsoc.cpu0.sysregs[3][12]
.sym 120400 rvsoc.cpu0.sysregs[1][12]
.sym 120401 rvsoc.cpu0.D_insn[21]
.sym 120402 rvsoc.cpu0.D_insn_typ[8]
.sym 120403 rvsoc.cpu0.D_insn_typ[12]
.sym 120404 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[24]
.sym 120405 rvsoc.cpu0.D_insn_typ[13]
.sym 120406 rvsoc.cpu0.D_op1[24]
.sym 120407 rvsoc.cpu0.D_insn_typ[12]
.sym 120408 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[31]
.sym 120409 rvsoc.cpu0.D_insn_typ[13]
.sym 120410 rvsoc.cpu0.D_op1[31]
.sym 120411 rvsoc.cpu0.sysregs[3][17]
.sym 120412 rvsoc.cpu0.sysregs[1][17]
.sym 120413 rvsoc.cpu0.D_insn[21]
.sym 120414 rvsoc.cpu0.D_insn_typ[8]
.sym 120415 rvsoc.cpu0.D_insn_typ[12]
.sym 120416 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[2]
.sym 120417 rvsoc.cpu0.D_insn_typ[13]
.sym 120418 rvsoc.cpu0.D_op1[2]
.sym 120419 $abc$63045$new_ys__n1901_inv_
.sym 120420 rvsoc.cpu0.sysregs[1][2]
.sym 120421 $abc$63045$new_n3816_
.sym 120423 rvsoc.cpu0.D_next_pc[7]
.sym 120424 $abc$63045$new_ys__n11122_inv_
.sym 120425 $abc$63045$new_ys__n1767_
.sym 120426 $abc$63045$new_n4390_
.sym 120427 rvsoc.cpu0.D_op1[24]
.sym 120431 rvsoc.cpu0.D_op2[13]
.sym 120432 rvsoc.cpu0.D_op2[5]
.sym 120433 $abc$63045$new_ys__n1872_inv_
.sym 120434 $abc$63045$new_ys__n6314_
.sym 120435 rvsoc.cpu0.sysregs[3][21]
.sym 120436 rvsoc.cpu0.sysregs[1][21]
.sym 120437 rvsoc.cpu0.D_insn[21]
.sym 120438 rvsoc.cpu0.D_insn_typ[8]
.sym 120439 rvsoc.cpu0.D_op1[27]
.sym 120443 rvsoc.cpu0.D_op1[5]
.sym 120447 rvsoc.cpu0.D_next_pc[13]
.sym 120448 $abc$63045$new_ys__n11122_inv_
.sym 120449 $abc$63045$new_ys__n1687_
.sym 120450 $abc$63045$new_n4529_
.sym 120451 rvsoc.cpu0.D_op1[20]
.sym 120455 rvsoc.cpu0.E_next_pc[13]
.sym 120456 rvsoc.cpu0.E_actv_pc[13]
.sym 120457 $abc$63045$new_ys__n2556_inv_
.sym 120459 rvsoc.cpu0.D_actv_pc[7]
.sym 120463 $abc$63045$new_ys__n10015_inv_
.sym 120464 $abc$63045$new_n3349_
.sym 120465 $abc$63045$new_ys__n3576_
.sym 120466 rvsoc.data_wdata[13]
.sym 120467 rvsoc.cpu0.sysregs[3][15]
.sym 120468 rvsoc.cpu0.sysregs[1][15]
.sym 120469 rvsoc.cpu0.D_insn[21]
.sym 120470 rvsoc.cpu0.D_insn_typ[8]
.sym 120471 rvsoc.cpu0.D_next_pc[13]
.sym 120475 rvsoc.cpu0.D_next_pc[3]
.sym 120479 rvsoc.cpu0.D_next_pc[19]
.sym 120480 $abc$63045$new_ys__n11122_inv_
.sym 120481 $abc$63045$new_ys__n1595_
.sym 120482 $abc$63045$new_n4659_
.sym 120483 rvsoc.cpu0.D_actv_pc[13]
.sym 120487 rvsoc.cpu0.sysregs[3][8]
.sym 120488 rvsoc.cpu0.sysregs[1][8]
.sym 120489 rvsoc.cpu0.D_insn[21]
.sym 120490 rvsoc.cpu0.D_insn_typ[8]
.sym 120491 rvsoc.cpu0.D_actv_pc[19]
.sym 120495 $abc$63045$new_ys__n10021_inv_
.sym 120496 $abc$63045$new_n3349_
.sym 120497 $abc$63045$new_ys__n3576_
.sym 120498 rvsoc.data_wdata[19]
.sym 120499 rvsoc.cpu0.sysregs[3][11]
.sym 120500 rvsoc.cpu0.sysregs[1][11]
.sym 120501 rvsoc.cpu0.D_insn[21]
.sym 120502 rvsoc.cpu0.D_insn_typ[8]
.sym 120503 rvsoc.cpu0.sysregs[3][2]
.sym 120504 rvsoc.cpu0.sysregs[1][2]
.sym 120505 rvsoc.cpu0.D_insn[21]
.sym 120506 rvsoc.cpu0.D_insn_typ[8]
.sym 120507 rvsoc.cpu0.E_next_pc[19]
.sym 120508 rvsoc.cpu0.E_actv_pc[19]
.sym 120509 $abc$63045$new_ys__n2556_inv_
.sym 120511 rvsoc.cpu0.D_next_pc[19]
.sym 120515 rvsoc.cpu0.sysregs[3][28]
.sym 120516 rvsoc.cpu0.sysregs[1][28]
.sym 120517 rvsoc.cpu0.D_insn[21]
.sym 120518 rvsoc.cpu0.D_insn_typ[8]
.sym 120519 rvsoc.data_wdata[24]
.sym 120520 $abc$63045$new_ys__n3576_
.sym 120521 $abc$63045$new_n3558_
.sym 120523 rvsoc.cpu0.sysregs[0][29]
.sym 120524 rvsoc.cpu0.sysregs[2][29]
.sym 120527 rvsoc.cpu0.sysregs[2][29]
.sym 120528 rvsoc.cpu0.sysregs[3][29]
.sym 120529 rvsoc.cpu0.D_sysidx[1]
.sym 120530 rvsoc.cpu0.D_sysidx[0]
.sym 120531 rvsoc.cpu0.sysregs[2][28]
.sym 120532 rvsoc.cpu0.sysregs[3][28]
.sym 120533 rvsoc.cpu0.D_sysidx[1]
.sym 120534 rvsoc.cpu0.D_sysidx[0]
.sym 120535 $abc$63045$new_ys__n6115_
.sym 120536 $abc$63045$new_ys__n6114_
.sym 120537 rvsoc.cpu0.D_sysidx[1]
.sym 120538 rvsoc.cpu0.D_insn_typ[10]
.sym 120539 rvsoc.cpu0.sysregs[2][11]
.sym 120540 rvsoc.cpu0.sysregs[3][11]
.sym 120541 rvsoc.cpu0.D_sysidx[0]
.sym 120543 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 120547 rvsoc.cpu0.D_actv_pc[11]
.sym 120548 $abc$63045$new_ys__n1880_inv_
.sym 120549 $abc$63045$new_ys__n1712_
.sym 120550 $abc$63045$new_n4477_
.sym 120551 rvsoc.cpu0.sysregs[0][29]
.sym 120552 rvsoc.cpu0.sysregs[1][29]
.sym 120553 rvsoc.cpu0.D_sysidx[1]
.sym 120554 $abc$63045$new_n6071_
.sym 120555 rvsoc.cpu0.sysregs[2][8]
.sym 120556 rvsoc.cpu0.sysregs[3][8]
.sym 120557 rvsoc.cpu0.D_sysidx[1]
.sym 120558 rvsoc.cpu0.D_sysidx[0]
.sym 120559 rvsoc.cpu0.sysregs[0][28]
.sym 120560 rvsoc.cpu0.sysregs[1][28]
.sym 120561 rvsoc.cpu0.D_sysidx[1]
.sym 120562 $abc$63045$new_n6067_
.sym 120563 $abc$63045$new_ys__n6164_
.sym 120564 rvsoc.cpu0.D_insn_typ[10]
.sym 120565 $abc$63045$new_ys__n1478_
.sym 120566 $abc$63045$new_n6065_
.sym 120567 $abc$63045$new_ys__n6107_
.sym 120568 rvsoc.cpu0.D_insn_typ[10]
.sym 120569 $abc$63045$new_n5993_
.sym 120570 $abc$63045$new_n4411_
.sym 120571 $abc$63045$new_ys__n6170_
.sym 120572 rvsoc.cpu0.D_insn_typ[10]
.sym 120573 $abc$63045$new_ys__n1448_
.sym 120574 $abc$63045$new_n6073_
.sym 120575 rvsoc.cpu0.sysregs[0][8]
.sym 120576 rvsoc.cpu0.sysregs[1][8]
.sym 120577 rvsoc.cpu0.D_sysidx[1]
.sym 120578 $abc$63045$new_n5991_
.sym 120579 $abc$63045$new_ys__n6167_
.sym 120580 rvsoc.cpu0.D_insn_typ[10]
.sym 120581 $abc$63045$new_ys__n1463_
.sym 120582 $abc$63045$new_n6069_
.sym 120583 rvsoc.cpu0.D_sysidx[1]
.sym 120587 $abc$63045$new_ys__n1873_inv_
.sym 120588 $abc$63045$new_ys__n5457_inv_
.sym 120589 $abc$63045$new_n4229_
.sym 120590 rvsoc.cpu0.D_actv_pc[2]
.sym 120591 rvsoc.cpu0.sysregs[2][10]
.sym 120592 rvsoc.cpu0.sysregs[3][10]
.sym 120593 rvsoc.cpu0.D_sysidx[1]
.sym 120594 rvsoc.cpu0.D_sysidx[0]
.sym 120595 rvsoc.cpu0.sysregs[2][2]
.sym 120596 rvsoc.cpu0.sysregs[3][2]
.sym 120597 rvsoc.cpu0.D_sysidx[1]
.sym 120598 rvsoc.cpu0.D_sysidx[0]
.sym 120599 rvsoc.cpu0.sysregs[0][2]
.sym 120600 rvsoc.cpu0.sysregs[1][2]
.sym 120601 rvsoc.cpu0.D_sysidx[1]
.sym 120602 $abc$63045$new_n5972_
.sym 120603 rvsoc.cpu0.D_sysidx[0]
.sym 120607 $abc$63045$new_ys__n6083_
.sym 120608 rvsoc.cpu0.D_insn_typ[10]
.sym 120609 $abc$63045$new_n5963_
.sym 120610 $abc$63045$new_n4177_
.sym 120611 rvsoc.cpu0.sysregs[0][10]
.sym 120612 rvsoc.cpu0.sysregs[1][10]
.sym 120613 rvsoc.cpu0.D_sysidx[1]
.sym 120614 $abc$63045$new_n5998_
.sym 120615 rvsoc.cpu0.sysregs[2][26]
.sym 120616 rvsoc.cpu0.sysregs[3][26]
.sym 120617 rvsoc.cpu0.D_sysidx[0]
.sym 120619 $abc$63045$auto$rtlil.cc:1712:And$3923[29]
.sym 120623 rvsoc.cpu0.sysregs[2][25]
.sym 120624 rvsoc.cpu0.sysregs[3][25]
.sym 120625 rvsoc.cpu0.D_sysidx[0]
.sym 120627 $abc$63045$new_ys__n6159_inv_
.sym 120628 $abc$63045$new_ys__n6160_inv_
.sym 120629 rvsoc.cpu0.D_sysidx[1]
.sym 120630 rvsoc.cpu0.D_insn_typ[10]
.sym 120631 $abc$63045$new_ys__n6156_inv_
.sym 120632 $abc$63045$new_ys__n6157_inv_
.sym 120633 rvsoc.cpu0.D_sysidx[1]
.sym 120634 rvsoc.cpu0.D_insn_typ[10]
.sym 120635 $abc$63045$auto$rtlil.cc:1712:And$3923[28]
.sym 120639 rvsoc.cpu0.sysregs[0][11]
.sym 120640 rvsoc.cpu0.sysregs[1][11]
.sym 120641 rvsoc.cpu0.D_sysidx[0]
.sym 120643 rvsoc.cpu0.sysregs[0][0]
.sym 120644 rvsoc.cpu0.sysregs[1][0]
.sym 120645 rvsoc.cpu0.D_sysidx[1]
.sym 120646 $abc$63045$new_n5961_
.sym 120675 rvsoc.data_wdata[3]
.sym 120679 rvsoc.data_adrs[10]
.sym 120680 rvsoc.code_adrs[10]
.sym 120681 $abc$63045$new_ys__n5971_
.sym 120683 p21
.sym 120684 rvsoc.gpio0.data[5]
.sym 120685 $abc$63045$new_ys__n2231_inv_
.sym 120686 rvsoc.gpio0.dir[5]
.sym 120687 $abc$63045$new_ys__n2256_
.sym 120688 rvsoc.data_wdata[5]
.sym 120689 rvsoc.gpio0.dir[5]
.sym 120691 $abc$63045$new_ys__n2256_
.sym 120692 rvsoc.data_adrs[2]
.sym 120693 $abc$63045$new_n3141_
.sym 120694 rvsoc.data_adrs[3]
.sym 120695 $abc$63045$new_ys__n2256_
.sym 120696 rvsoc.data_adrs[2]
.sym 120697 $abc$63045$new_n3118_
.sym 120698 rvsoc.data_adrs[3]
.sym 120699 $abc$63045$new_ys__n2256_
.sym 120700 rvsoc.data_wdata[0]
.sym 120701 rvsoc.gpio0.dir[0]
.sym 120703 p16
.sym 120704 rvsoc.gpio0.data[0]
.sym 120705 $abc$63045$new_ys__n2231_inv_
.sym 120706 rvsoc.gpio0.dir[0]
.sym 120707 rvsoc.data_adrs[8]
.sym 120708 rvsoc.code_adrs[8]
.sym 120709 $abc$63045$new_ys__n5971_
.sym 120711 $abc$63045$new_n3137_
.sym 120712 rvsoc.gpio0.data[4]
.sym 120713 $abc$63045$new_n5928_
.sym 120715 $abc$63045$new_n3141_
.sym 120716 rvsoc.gpio0.data[5]
.sym 120717 $abc$63045$new_n5930_
.sym 120719 $abc$63045$new_ys__n2256_
.sym 120720 rvsoc.data_adrs[2]
.sym 120721 $abc$63045$new_n3137_
.sym 120722 rvsoc.data_adrs[3]
.sym 120723 $abc$63045$new_n3145_
.sym 120724 rvsoc.gpio0.data[6]
.sym 120725 $abc$63045$new_n5932_
.sym 120727 $abc$63045$new_ys__n2256_
.sym 120728 rvsoc.data_adrs[2]
.sym 120729 $abc$63045$new_n3145_
.sym 120730 rvsoc.data_adrs[3]
.sym 120731 $abc$63045$new_ys__n2256_
.sym 120732 rvsoc.data_wdata[4]
.sym 120733 rvsoc.gpio0.dir[4]
.sym 120735 $abc$63045$new_n3118_
.sym 120736 rvsoc.gpio0.data[0]
.sym 120737 $abc$63045$new_n5920_
.sym 120739 $abc$63045$new_ys__n2256_
.sym 120740 rvsoc.data_wdata[6]
.sym 120741 rvsoc.gpio0.dir[6]
.sym 120743 rvsoc.spi0.txbfr[0]
.sym 120744 rvsoc.data_wdata[0]
.sym 120745 $abc$63045$new_n4929_
.sym 120746 $abc$63045$new_n4928_
.sym 120747 rvsoc.mem_vdata[0][5]
.sym 120748 rvsoc.mem_vdata[1][5]
.sym 120749 rvsoc.data_adrs[29]
.sym 120750 rvsoc.data_adrs[28]
.sym 120751 $abc$63045$new_ys__n11299_inv_
.sym 120752 rvsoc.resetn
.sym 120755 $abc$63045$new_n3403_
.sym 120756 $abc$63045$new_ys__n11772_
.sym 120759 $abc$63045$new_ys__n2556_inv_
.sym 120760 $abc$63045$new_ys__n11766_
.sym 120761 $abc$63045$new_ys__n2165_inv_
.sym 120762 rvsoc.resetn
.sym 120763 $abc$63045$new_n3403_
.sym 120764 $abc$63045$new_n3120_
.sym 120765 rvsoc.data_adrs[29]
.sym 120766 rvsoc.data_adrs[28]
.sym 120767 rvsoc.spi0.txbfr[1]
.sym 120768 rvsoc.data_wdata[1]
.sym 120769 $abc$63045$new_n4928_
.sym 120771 rvsoc.spi0.txbfr[0]
.sym 120772 $abc$63045$new_ys__n5624_
.sym 120773 $abc$63045$new_n4929_
.sym 120775 $PACKER_GND_NET
.sym 120779 $abc$63045$new_n5241_
.sym 120780 $abc$63045$new_n5240_
.sym 120781 $abc$63045$new_n3120_
.sym 120783 rvsoc.mem_vdata[2][5]
.sym 120784 rvsoc.mem_vdata[3][5]
.sym 120785 rvsoc.data_adrs[28]
.sym 120786 rvsoc.data_adrs[29]
.sym 120787 rvsoc.mem_vdata[5][5]
.sym 120788 $abc$63045$new_ys__n11766_
.sym 120789 $abc$63045$new_n5239_
.sym 120790 $abc$63045$new_n5238_
.sym 120791 rvsoc.mem_vdata[0][5]
.sym 120792 rvsoc.mem_vdata[3][5]
.sym 120793 rvsoc.code_adrs[28]
.sym 120794 rvsoc.code_adrs[29]
.sym 120795 $abc$63045$new_ys__n2556_inv_
.sym 120796 $abc$63045$new_ys__n11772_
.sym 120797 rvsoc.resetn
.sym 120798 $abc$63045$new_ys__n2231_inv_
.sym 120799 $abc$63045$new_ys__n11298_
.sym 120800 rvsoc.mem_vdata[15][5]
.sym 120801 $abc$63045$new_ys__n11772_
.sym 120802 rvsoc.mem_vdata[4][5]
.sym 120803 rvsoc.code_adrs[31]
.sym 120804 $abc$63045$new_n3262_
.sym 120805 $abc$63045$new_ys__n4261_
.sym 120806 rvsoc.mem_vdata[15][5]
.sym 120807 rvsoc.uart0.rxbfr[3]
.sym 120808 rvsoc.uart0.div[3]
.sym 120809 rvsoc.data_adrs[2]
.sym 120810 $abc$63045$new_n6156_
.sym 120811 $abc$63045$new_n3264_
.sym 120812 $abc$63045$new_n3265_
.sym 120813 $abc$63045$new_n3263_
.sym 120814 rvsoc.code_adrs[30]
.sym 120815 $abc$63045$new_ys__n2165_inv_
.sym 120816 rvsoc.uart0.div[24]
.sym 120817 $abc$63045$new_n3228_
.sym 120819 rvsoc.mem_vdata[4][5]
.sym 120820 rvsoc.mem_vdata[5][5]
.sym 120821 rvsoc.code_adrs[29]
.sym 120822 rvsoc.code_adrs[28]
.sym 120823 $abc$63045$new_ys__n2231_inv_
.sym 120824 rvsoc.uart0.cfg[20]
.sym 120825 $abc$63045$new_n3220_
.sym 120827 rvsoc.mem_vdata[1][5]
.sym 120828 rvsoc.mem_vdata[2][5]
.sym 120829 rvsoc.code_adrs[29]
.sym 120830 rvsoc.code_adrs[28]
.sym 120831 $abc$63045$new_ys__n2165_inv_
.sym 120832 rvsoc.uart0.div[28]
.sym 120833 $abc$63045$new_n3236_
.sym 120835 $abc$63045$new_ys__n2231_inv_
.sym 120836 rvsoc.uart0.cfg[25]
.sym 120837 $abc$63045$new_n3230_
.sym 120839 $abc$63045$new_ys__n2556_inv_
.sym 120840 $abc$63045$new_ys__n11772_
.sym 120841 $abc$63045$new_ys__n2165_inv_
.sym 120842 rvsoc.resetn
.sym 120843 $abc$63045$new_ys__n2165_inv_
.sym 120844 rvsoc.uart0.div[29]
.sym 120845 $abc$63045$new_n3238_
.sym 120847 rvsoc.uart0.div[17]
.sym 120848 rvsoc.uart0.status[17]
.sym 120849 rvsoc.data_adrs[2]
.sym 120850 rvsoc.data_adrs[3]
.sym 120851 $abc$63045$new_ys__n2556_inv_
.sym 120852 $abc$63045$new_n3120_
.sym 120853 rvsoc.data_adrs[29]
.sym 120854 rvsoc.data_adrs[28]
.sym 120855 $abc$63045$new_ys__n2231_inv_
.sym 120856 rvsoc.uart0.cfg[17]
.sym 120857 $abc$63045$new_n3214_
.sym 120859 rvsoc.uart0.div[20]
.sym 120860 rvsoc.uart0.status[20]
.sym 120861 rvsoc.data_adrs[2]
.sym 120862 rvsoc.data_adrs[3]
.sym 120863 rvsoc.code_adrs[30]
.sym 120864 rvsoc.code_adrs[31]
.sym 120865 $abc$63045$new_ys__n12664_
.sym 120867 $abc$63045$new_ys__n2165_inv_
.sym 120868 rvsoc.uart0.div[27]
.sym 120869 $abc$63045$new_n3234_
.sym 120871 rvsoc.uart0.status[29]
.sym 120872 rvsoc.uart0.cfg[29]
.sym 120873 rvsoc.data_adrs[3]
.sym 120874 rvsoc.data_adrs[2]
.sym 120875 rvsoc.spi0.txbfr[2]
.sym 120876 $abc$63045$new_ys__n5626_
.sym 120877 $abc$63045$new_n4929_
.sym 120879 rvsoc.resetn
.sym 120883 rvsoc.spi0.txbfr[6]
.sym 120884 $abc$63045$new_ys__n5631_
.sym 120885 $abc$63045$new_n4929_
.sym 120887 rvsoc.spi0.txbfr[3]
.sym 120888 rvsoc.data_wdata[3]
.sym 120889 $abc$63045$new_n4928_
.sym 120891 p14
.sym 120892 rvsoc.data_wdata[7]
.sym 120893 $abc$63045$new_n4928_
.sym 120895 rvsoc.spi0.txbfr[1]
.sym 120896 $abc$63045$new_ys__n5625_
.sym 120897 $abc$63045$new_n4929_
.sym 120899 rvsoc.spi0.txbfr[2]
.sym 120900 rvsoc.data_wdata[2]
.sym 120901 $abc$63045$new_n4928_
.sym 120903 rvsoc.uart0.rxbfr[3]
.sym 120907 rvsoc.uart0.rxbfr[2]
.sym 120911 rvsoc.uart0.rxbfr[5]
.sym 120915 rvsoc.uart0.rxbfr[4]
.sym 120919 rvsoc.code_adrs[30]
.sym 120920 rvsoc.code_adrs[31]
.sym 120921 $abc$63045$new_ys__n12666_
.sym 120923 rvsoc.uart0.rxbfr[6]
.sym 120927 rvsoc.code_adrs[28]
.sym 120928 rvsoc.code_adrs[29]
.sym 120931 rvsoc.uart0.rxbfr[1]
.sym 120936 rvsoc.cpu0.E_mul_lolo[16]
.sym 120937 rvsoc.cpu0.E_mul_lhhl[0]
.sym 120940 rvsoc.cpu0.E_mul_lolo[17]
.sym 120941 rvsoc.cpu0.E_mul_lhhl[1]
.sym 120942 $auto$alumacc.cc:474:replace_alu$3185.C[17]
.sym 120944 rvsoc.cpu0.E_mul_lolo[18]
.sym 120945 rvsoc.cpu0.E_mul_lhhl[2]
.sym 120946 $auto$alumacc.cc:474:replace_alu$3185.C[18]
.sym 120948 rvsoc.cpu0.E_mul_lolo[19]
.sym 120949 rvsoc.cpu0.E_mul_lhhl[3]
.sym 120950 $auto$alumacc.cc:474:replace_alu$3185.C[19]
.sym 120952 rvsoc.cpu0.E_mul_lolo[20]
.sym 120953 rvsoc.cpu0.E_mul_lhhl[4]
.sym 120954 $auto$alumacc.cc:474:replace_alu$3185.C[20]
.sym 120956 rvsoc.cpu0.E_mul_lolo[21]
.sym 120957 rvsoc.cpu0.E_mul_lhhl[5]
.sym 120958 $auto$alumacc.cc:474:replace_alu$3185.C[21]
.sym 120960 rvsoc.cpu0.E_mul_lolo[22]
.sym 120961 rvsoc.cpu0.E_mul_lhhl[6]
.sym 120962 $auto$alumacc.cc:474:replace_alu$3185.C[22]
.sym 120964 rvsoc.cpu0.E_mul_lolo[23]
.sym 120965 rvsoc.cpu0.E_mul_lhhl[7]
.sym 120966 $auto$alumacc.cc:474:replace_alu$3185.C[23]
.sym 120968 rvsoc.cpu0.E_mul_lolo[24]
.sym 120969 rvsoc.cpu0.E_mul_lhhl[8]
.sym 120970 $auto$alumacc.cc:474:replace_alu$3185.C[24]
.sym 120972 rvsoc.cpu0.E_mul_lolo[25]
.sym 120973 rvsoc.cpu0.E_mul_lhhl[9]
.sym 120974 $auto$alumacc.cc:474:replace_alu$3185.C[25]
.sym 120976 rvsoc.cpu0.E_mul_lolo[26]
.sym 120977 rvsoc.cpu0.E_mul_lhhl[10]
.sym 120978 $auto$alumacc.cc:474:replace_alu$3185.C[26]
.sym 120980 rvsoc.cpu0.E_mul_lolo[27]
.sym 120981 rvsoc.cpu0.E_mul_lhhl[11]
.sym 120982 $auto$alumacc.cc:474:replace_alu$3185.C[27]
.sym 120984 rvsoc.cpu0.E_mul_lolo[28]
.sym 120985 rvsoc.cpu0.E_mul_lhhl[12]
.sym 120986 $auto$alumacc.cc:474:replace_alu$3185.C[28]
.sym 120988 rvsoc.cpu0.E_mul_lolo[29]
.sym 120989 rvsoc.cpu0.E_mul_lhhl[13]
.sym 120990 $auto$alumacc.cc:474:replace_alu$3185.C[29]
.sym 120992 rvsoc.cpu0.E_mul_lolo[30]
.sym 120993 rvsoc.cpu0.E_mul_lhhl[14]
.sym 120994 $auto$alumacc.cc:474:replace_alu$3185.C[30]
.sym 120996 rvsoc.cpu0.E_mul_lolo[31]
.sym 120997 rvsoc.cpu0.E_mul_lhhl[15]
.sym 120998 $auto$alumacc.cc:474:replace_alu$3185.C[31]
.sym 120999 rvsoc.uart0.rx_divcnt[3]
.sym 121003 rvsoc.cpu0.umul_lhhl[14]
.sym 121007 rvsoc.uart0.rx_divcnt[6]
.sym 121011 rvsoc.uart0.rx_divcnt[0]
.sym 121015 rvsoc.cpu0.umul_lhhl[9]
.sym 121019 rvsoc.uart0.rx_divcnt[5]
.sym 121023 rvsoc.cpu0.umul_lhhl[15]
.sym 121027 rvsoc.uart0.rx_divcnt[4]
.sym 121031 $abc$63045$new_n3366_
.sym 121032 $abc$63045$new_n3367_
.sym 121033 $abc$63045$new_n3368_
.sym 121035 rvsoc.uart0.div[3]
.sym 121036 rvsoc.uart0.rx_divcnt[3]
.sym 121037 rvsoc.uart0.div[18]
.sym 121038 rvsoc.uart0.rx_divcnt[18]
.sym 121039 rvsoc.uart0.rx_divcnt[2]
.sym 121043 rvsoc.uart0.rx_divcnt[1]
.sym 121047 rvsoc.uart0.rx_divcnt[1]
.sym 121048 rvsoc.uart0.div[1]
.sym 121049 rvsoc.uart0.div[4]
.sym 121050 rvsoc.uart0.rx_divcnt[4]
.sym 121051 rvsoc.uart0.rx_divcnt[15]
.sym 121055 rvsoc.uart0.rx_divcnt[6]
.sym 121056 rvsoc.uart0.div[6]
.sym 121057 rvsoc.uart0.div[24]
.sym 121058 rvsoc.uart0.rx_divcnt[24]
.sym 121059 rvsoc.uart0.rx_divcnt[8]
.sym 121063 rvsoc.uart0.rx_divcnt[22]
.sym 121067 rvsoc.uart0.rx_divcnt[12]
.sym 121071 rvsoc.uart0.div[5]
.sym 121072 rvsoc.uart0.rx_divcnt[5]
.sym 121073 $abc$63045$new_n3364_
.sym 121075 rvsoc.uart0.rx_divcnt[14]
.sym 121079 rvsoc.uart0.div[20]
.sym 121080 rvsoc.uart0.rx_divcnt[20]
.sym 121081 $abc$63045$new_n3363_
.sym 121082 $abc$63045$new_n3365_
.sym 121083 rvsoc.uart0.rx_divcnt[10]
.sym 121087 rvsoc.uart0.rx_divcnt[20]
.sym 121091 rvsoc.uart0.rx_divcnt[13]
.sym 121095 rvsoc.uart0.rx_divcnt[19]
.sym 121099 rvsoc.uart0.div[19]
.sym 121103 rvsoc.cpu0.D_op2[4]
.sym 121107 rvsoc.cpu0.umul_hihi[5]
.sym 121111 rvsoc.uart0.div[17]
.sym 121115 rvsoc.uart0.rx_divcnt[16]
.sym 121119 rvsoc.cpu0.E_op2[4]
.sym 121123 rvsoc.cpu0.umul_hihi[3]
.sym 121127 rvsoc.spi0.txbfr[5]
.sym 121128 $abc$63045$new_ys__n5629_
.sym 121129 $abc$63045$new_n4929_
.sym 121131 rvsoc.cpu0.E_op2[9]
.sym 121135 rvsoc.spi0.txbfr[4]
.sym 121136 rvsoc.data_wdata[4]
.sym 121137 $abc$63045$new_n4928_
.sym 121139 rvsoc.uart0.div[28]
.sym 121143 rvsoc.spi0.txbfr[6]
.sym 121144 rvsoc.data_wdata[6]
.sym 121145 $abc$63045$new_n4928_
.sym 121147 rvsoc.spi0.txbfr[3]
.sym 121148 $abc$63045$new_ys__n5627_
.sym 121149 $abc$63045$new_n4929_
.sym 121151 rvsoc.spi0.txbfr[4]
.sym 121152 $abc$63045$new_ys__n5628_
.sym 121153 $abc$63045$new_n4929_
.sym 121155 rvsoc.spi0.txbfr[5]
.sym 121156 rvsoc.data_wdata[5]
.sym 121157 $abc$63045$new_n4928_
.sym 121159 rvsoc.cpu0.E_next_pc[26]
.sym 121160 rvsoc.cpu0.E_actv_pc[26]
.sym 121161 $abc$63045$new_ys__n2556_inv_
.sym 121163 rvsoc.cpu0.umul_hihi[18]
.sym 121167 rvsoc.cpu0.umul_hihi[17]
.sym 121171 rvsoc.cpu0.D_op2[19]
.sym 121175 rvsoc.cpu0.umul_hihi[19]
.sym 121179 rvsoc.cpu0.D_op2[22]
.sym 121183 $abc$63045$new_ys__n1978_inv_
.sym 121184 rvsoc.cpu0.sysregs[1][13]
.sym 121185 $abc$63045$new_n3816_
.sym 121187 rvsoc.cpu0.D_op2[20]
.sym 121191 rvsoc.cpu0.D_insn_typ[7]
.sym 121192 rvsoc.cpu0.D_insn[15]
.sym 121193 $abc$63045$new_n4179_
.sym 121194 rvsoc.cpu0.sys_mcause[15]
.sym 121195 $PACKER_GND_NET
.sym 121199 $PACKER_GND_NET
.sym 121203 $PACKER_GND_NET
.sym 121207 $PACKER_GND_NET
.sym 121211 rvsoc.cpu0.F_next_pc[8]
.sym 121212 rvsoc.cpu0.E_Br_adrs[8]
.sym 121213 rvsoc.cpu0.E_take_Br
.sym 121215 rvsoc.cpu0.F_next_pc[10]
.sym 121216 rvsoc.cpu0.E_Br_adrs[10]
.sym 121217 rvsoc.cpu0.E_take_Br
.sym 121219 $PACKER_GND_NET
.sym 121224 rvsoc.cpu0.D_actv_pc[12]
.sym 121225 rvsoc.cpu0.D_insn[12]
.sym 121228 rvsoc.cpu0.D_actv_pc[13]
.sym 121229 rvsoc.cpu0.D_insn[13]
.sym 121230 $auto$alumacc.cc:474:replace_alu$3209.C[13]
.sym 121232 rvsoc.cpu0.D_actv_pc[14]
.sym 121233 rvsoc.cpu0.D_insn[14]
.sym 121234 $auto$alumacc.cc:474:replace_alu$3209.C[14]
.sym 121236 rvsoc.cpu0.D_actv_pc[15]
.sym 121237 rvsoc.cpu0.D_insn[15]
.sym 121238 $auto$alumacc.cc:474:replace_alu$3209.C[15]
.sym 121240 rvsoc.cpu0.D_actv_pc[16]
.sym 121241 rvsoc.cpu0.D_insn[16]
.sym 121242 $auto$alumacc.cc:474:replace_alu$3209.C[16]
.sym 121244 rvsoc.cpu0.D_actv_pc[17]
.sym 121245 rvsoc.cpu0.D_insn[17]
.sym 121246 $auto$alumacc.cc:474:replace_alu$3209.C[17]
.sym 121248 rvsoc.cpu0.D_actv_pc[18]
.sym 121249 rvsoc.cpu0.D_insn[18]
.sym 121250 $auto$alumacc.cc:474:replace_alu$3209.C[18]
.sym 121252 rvsoc.cpu0.D_actv_pc[19]
.sym 121253 rvsoc.cpu0.D_insn[19]
.sym 121254 $auto$alumacc.cc:474:replace_alu$3209.C[19]
.sym 121256 rvsoc.cpu0.D_actv_pc[20]
.sym 121257 rvsoc.cpu0.D_insn[20]
.sym 121258 $auto$alumacc.cc:474:replace_alu$3209.C[20]
.sym 121260 rvsoc.cpu0.D_actv_pc[21]
.sym 121261 rvsoc.cpu0.D_insn[21]
.sym 121262 $auto$alumacc.cc:474:replace_alu$3209.C[21]
.sym 121264 rvsoc.cpu0.D_actv_pc[22]
.sym 121265 rvsoc.cpu0.D_insn[22]
.sym 121266 $auto$alumacc.cc:474:replace_alu$3209.C[22]
.sym 121268 rvsoc.cpu0.D_actv_pc[23]
.sym 121269 rvsoc.cpu0.D_insn[23]
.sym 121270 $auto$alumacc.cc:474:replace_alu$3209.C[23]
.sym 121272 rvsoc.cpu0.D_actv_pc[24]
.sym 121273 rvsoc.cpu0.D_insn[24]
.sym 121274 $auto$alumacc.cc:474:replace_alu$3209.C[24]
.sym 121276 rvsoc.cpu0.D_actv_pc[25]
.sym 121277 rvsoc.cpu0.D_insn[25]
.sym 121278 $auto$alumacc.cc:474:replace_alu$3209.C[25]
.sym 121280 rvsoc.cpu0.D_actv_pc[26]
.sym 121281 rvsoc.cpu0.D_insn[26]
.sym 121282 $auto$alumacc.cc:474:replace_alu$3209.C[26]
.sym 121284 rvsoc.cpu0.D_actv_pc[27]
.sym 121285 rvsoc.cpu0.D_insn[27]
.sym 121286 $auto$alumacc.cc:474:replace_alu$3209.C[27]
.sym 121288 rvsoc.cpu0.D_actv_pc[28]
.sym 121289 rvsoc.cpu0.D_insn[28]
.sym 121290 $auto$alumacc.cc:474:replace_alu$3209.C[28]
.sym 121292 rvsoc.cpu0.D_actv_pc[29]
.sym 121293 rvsoc.cpu0.D_insn[29]
.sym 121294 $auto$alumacc.cc:474:replace_alu$3209.C[29]
.sym 121296 rvsoc.cpu0.D_actv_pc[30]
.sym 121297 rvsoc.cpu0.D_insn[30]
.sym 121298 $auto$alumacc.cc:474:replace_alu$3209.C[30]
.sym 121300 rvsoc.cpu0.D_actv_pc[31]
.sym 121301 rvsoc.cpu0.D_insn[31]
.sym 121302 $auto$alumacc.cc:474:replace_alu$3209.C[31]
.sym 121303 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[13]
.sym 121304 rvsoc.cpu0.D_insn_typ[14]
.sym 121305 $abc$63045$new_ys__n1976_
.sym 121306 $abc$63045$new_n3895_
.sym 121307 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[24]
.sym 121308 rvsoc.cpu0.D_insn_typ[3]
.sym 121309 rvsoc.cpu0.D_insn_typ[7]
.sym 121310 rvsoc.cpu0.D_insn[24]
.sym 121311 rvsoc.cpu0.D_op1[4]
.sym 121312 rvsoc.cpu0.D_insn[19]
.sym 121313 $abc$63045$techmap\rvsoc.cpu0.$and$riscv/cpu.v:226$196_Y
.sym 121315 rvsoc.cpu0.D_insn_typ[3]
.sym 121316 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[25]
.sym 121317 rvsoc.cpu0.D_insn_typ[7]
.sym 121318 rvsoc.cpu0.D_insn[25]
.sym 121319 $abc$63045$new_ys__n1957_inv_
.sym 121320 rvsoc.cpu0.sysregs[1][10]
.sym 121321 $abc$63045$new_n3816_
.sym 121323 rvsoc.cpu0.sys_mcause[25]
.sym 121324 $abc$63045$new_n4179_
.sym 121325 $abc$63045$new_ys__n1505_
.sym 121326 $abc$63045$new_ys__n1512_inv_
.sym 121327 rvsoc.cpu0.D_actv_pc[25]
.sym 121328 $abc$63045$new_ys__n1880_inv_
.sym 121329 $abc$63045$new_ys__n1507_
.sym 121330 $abc$63045$new_n4789_
.sym 121331 rvsoc.cpu0.sysregs[3][13]
.sym 121332 rvsoc.cpu0.sysregs[1][13]
.sym 121333 rvsoc.cpu0.D_insn[21]
.sym 121334 rvsoc.cpu0.D_insn_typ[8]
.sym 121335 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[10]
.sym 121336 rvsoc.cpu0.D_insn_typ[14]
.sym 121337 $abc$63045$new_ys__n1955_
.sym 121338 $abc$63045$new_n3883_
.sym 121339 rvsoc.cpu0.D_next_pc[25]
.sym 121340 $abc$63045$new_ys__n11122_inv_
.sym 121341 $abc$63045$new_ys__n1502_
.sym 121342 $abc$63045$new_n4793_
.sym 121343 rvsoc.cpu0.D_insn_typ[12]
.sym 121344 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[10]
.sym 121345 rvsoc.cpu0.D_insn_typ[13]
.sym 121346 rvsoc.cpu0.D_op1[10]
.sym 121347 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[13]
.sym 121348 rvsoc.cpu0.D_insn_typ[3]
.sym 121349 rvsoc.cpu0.D_insn_typ[7]
.sym 121350 rvsoc.cpu0.D_insn[13]
.sym 121351 rvsoc.cpu0.D_next_pc[16]
.sym 121355 rvsoc.cpu0.sysregs[3][10]
.sym 121356 rvsoc.cpu0.sysregs[1][10]
.sym 121357 rvsoc.cpu0.D_insn[21]
.sym 121358 rvsoc.cpu0.D_insn_typ[8]
.sym 121359 rvsoc.cpu0.D_actv_pc[31]
.sym 121363 rvsoc.cpu0.D_actv_pc[22]
.sym 121364 $abc$63045$new_ys__n1880_inv_
.sym 121365 $abc$63045$new_n4724_
.sym 121367 rvsoc.cpu0.sys_mcause[13]
.sym 121368 $abc$63045$new_n4179_
.sym 121369 $abc$63045$new_ys__n1685_
.sym 121370 $abc$63045$new_ys__n1692_inv_
.sym 121371 rvsoc.cpu0.D_next_pc[16]
.sym 121372 $abc$63045$new_ys__n11122_inv_
.sym 121373 $abc$63045$new_n4597_
.sym 121375 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[22]
.sym 121376 rvsoc.cpu0.D_insn_typ[3]
.sym 121377 $abc$63045$new_n4725_
.sym 121379 rvsoc.cpu0.D_next_pc[22]
.sym 121380 $abc$63045$new_ys__n11122_inv_
.sym 121381 $abc$63045$new_ys__n1550_
.sym 121383 $abc$63045$new_ys__n1553_
.sym 121384 $abc$63045$new_ys__n1547_
.sym 121385 $abc$63045$new_n4727_
.sym 121386 $abc$63045$new_n4723_
.sym 121387 rvsoc.cpu0.E_next_pc[1]
.sym 121388 rvsoc.cpu0.E_actv_pc[1]
.sym 121389 $abc$63045$new_ys__n2556_inv_
.sym 121391 rvsoc.cpu0.D_next_pc[7]
.sym 121395 rvsoc.cpu0.D_actv_pc[22]
.sym 121399 rvsoc.cpu0.D_actv_pc[3]
.sym 121403 rvsoc.cpu0.D_next_pc[1]
.sym 121407 rvsoc.cpu0.D_actv_pc[1]
.sym 121411 rvsoc.cpu0.D_next_pc[22]
.sym 121415 rvsoc.cpu0.E_next_pc[3]
.sym 121416 rvsoc.cpu0.E_actv_pc[3]
.sym 121417 $abc$63045$new_ys__n2556_inv_
.sym 121418 $abc$63045$new_n3349_
.sym 121419 rvsoc.data_wdata[22]
.sym 121420 $abc$63045$new_ys__n3576_
.sym 121421 $abc$63045$new_n3550_
.sym 121423 rvsoc.cpu0.E_next_pc[7]
.sym 121424 rvsoc.cpu0.E_actv_pc[7]
.sym 121425 $abc$63045$new_ys__n2556_inv_
.sym 121426 $abc$63045$new_n3349_
.sym 121427 rvsoc.cpu0.E_next_pc[22]
.sym 121428 rvsoc.cpu0.E_actv_pc[22]
.sym 121429 $abc$63045$new_ys__n2556_inv_
.sym 121430 $abc$63045$new_n3349_
.sym 121431 rvsoc.data_wdata[3]
.sym 121432 $abc$63045$new_ys__n3576_
.sym 121433 $abc$63045$new_n3478_
.sym 121435 $abc$63045$new_ys__n10003_inv_
.sym 121436 $abc$63045$new_n3349_
.sym 121437 $abc$63045$new_ys__n3576_
.sym 121438 rvsoc.data_wdata[1]
.sym 121439 rvsoc.cpu0.E_next_pc[31]
.sym 121440 rvsoc.cpu0.E_actv_pc[31]
.sym 121441 $abc$63045$new_ys__n2556_inv_
.sym 121442 $abc$63045$new_n3349_
.sym 121443 rvsoc.data_wdata[7]
.sym 121444 $abc$63045$new_ys__n3576_
.sym 121445 $abc$63045$new_n3494_
.sym 121447 rvsoc.cpu0.E_next_pc[23]
.sym 121448 rvsoc.cpu0.E_actv_pc[23]
.sym 121449 $abc$63045$new_ys__n2556_inv_
.sym 121450 $abc$63045$new_n3349_
.sym 121451 rvsoc.cpu0.D_actv_pc[21]
.sym 121455 rvsoc.data_wdata[21]
.sym 121456 $abc$63045$new_ys__n3576_
.sym 121457 $abc$63045$new_n3546_
.sym 121459 rvsoc.cpu0.E_next_pc[21]
.sym 121460 rvsoc.cpu0.E_actv_pc[21]
.sym 121461 $abc$63045$new_ys__n2556_inv_
.sym 121462 $abc$63045$new_n3349_
.sym 121463 rvsoc.cpu0.D_next_pc[23]
.sym 121467 $abc$63045$new_ys__n10028_inv_
.sym 121468 $abc$63045$new_n3349_
.sym 121469 $abc$63045$new_ys__n3576_
.sym 121470 rvsoc.data_wdata[26]
.sym 121471 rvsoc.cpu0.D_actv_pc[23]
.sym 121475 rvsoc.cpu0.D_next_pc[21]
.sym 121479 rvsoc.cpu0.E_next_pc[24]
.sym 121480 rvsoc.cpu0.E_actv_pc[24]
.sym 121481 $abc$63045$new_ys__n2556_inv_
.sym 121482 $abc$63045$new_n3349_
.sym 121483 rvsoc.data_wdata[30]
.sym 121484 $abc$63045$new_ys__n3576_
.sym 121485 $abc$63045$new_n3582_
.sym 121487 rvsoc.cpu0.E_next_pc[6]
.sym 121488 rvsoc.cpu0.E_actv_pc[6]
.sym 121489 $abc$63045$new_ys__n2556_inv_
.sym 121490 $abc$63045$new_n3349_
.sym 121491 rvsoc.data_wdata[6]
.sym 121492 $abc$63045$new_ys__n3576_
.sym 121493 $abc$63045$new_n3490_
.sym 121495 rvsoc.data_wdata[16]
.sym 121496 $abc$63045$new_ys__n3576_
.sym 121497 $abc$63045$new_n3529_
.sym 121499 rvsoc.cpu0.D_actv_pc[16]
.sym 121503 rvsoc.cpu0.E_next_pc[16]
.sym 121504 rvsoc.cpu0.E_actv_pc[16]
.sym 121505 $abc$63045$new_ys__n2556_inv_
.sym 121506 $abc$63045$new_n3349_
.sym 121507 rvsoc.data_wdata[23]
.sym 121508 $abc$63045$new_ys__n3576_
.sym 121509 $abc$63045$new_n3554_
.sym 121511 $abc$63045$new_ys__n6314_
.sym 121512 rvsoc.cpu0.D_op2[0]
.sym 121513 $abc$63045$new_ys__n1383_inv_
.sym 121514 $abc$63045$new_ys__n1872_inv_
.sym 121515 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[28]
.sym 121516 rvsoc.cpu0.D_insn_typ[3]
.sym 121517 $abc$63045$new_ys__n1460_
.sym 121519 $abc$63045$new_ys__n1880_inv_
.sym 121520 rvsoc.cpu0.D_actv_pc[28]
.sym 121521 $abc$63045$new_n4858_
.sym 121522 $abc$63045$new_n4862_
.sym 121523 rvsoc.cpu0.D_actv_pc[24]
.sym 121527 rvsoc.cpu0.D_next_pc[24]
.sym 121528 $abc$63045$new_ys__n11122_inv_
.sym 121529 $abc$63045$new_ys__n1517_
.sym 121530 $abc$63045$new_n4772_
.sym 121531 rvsoc.cpu0.sys_mcause[24]
.sym 121532 $abc$63045$new_n4179_
.sym 121533 $abc$63045$new_ys__n1520_
.sym 121534 $abc$63045$new_ys__n1527_inv_
.sym 121535 rvsoc.cpu0.D_next_pc[24]
.sym 121539 rvsoc.cpu0.D_actv_pc[24]
.sym 121540 $abc$63045$new_ys__n1880_inv_
.sym 121541 $abc$63045$new_ys__n1522_
.sym 121542 $abc$63045$new_n4768_
.sym 121543 rvsoc.cpu0.D_op2[0]
.sym 121544 rvsoc.cpu0.D_op2[16]
.sym 121545 $abc$63045$new_ys__n1872_inv_
.sym 121546 rvsoc.cpu0.D_funct3[1]
.sym 121547 rvsoc.cpu0.D_actv_pc[6]
.sym 121551 $abc$63045$new_ys__n1880_inv_
.sym 121552 rvsoc.cpu0.D_actv_pc[16]
.sym 121553 $abc$63045$new_ys__n1642_
.sym 121554 $abc$63045$new_ys__n1640_
.sym 121555 $abc$63045$new_ys__n11122_inv_
.sym 121556 rvsoc.cpu0.D_next_pc[12]
.sym 121559 $abc$63045$new_ys__n6113_
.sym 121560 rvsoc.cpu0.D_insn_typ[10]
.sym 121561 $abc$63045$new_n6000_
.sym 121562 $abc$63045$new_n4454_
.sym 121563 $abc$63045$new_ys__n6131_
.sym 121564 rvsoc.cpu0.D_insn_typ[10]
.sym 121565 $abc$63045$new_n6026_
.sym 121566 $abc$63045$new_n4596_
.sym 121567 $abc$63045$new_ys__n5471_inv_
.sym 121568 $abc$63045$new_ys__n1873_inv_
.sym 121569 $abc$63045$new_n6027_
.sym 121571 $abc$63045$new_ys__n6089_
.sym 121572 rvsoc.cpu0.D_insn_typ[10]
.sym 121573 $abc$63045$new_n5974_
.sym 121574 $abc$63045$new_n4262_
.sym 121595 rvsoc.cpu0.D_op1[28]
.sym 121603 rvsoc.cpu0.D_op1[29]
.sym 121639 p17
.sym 121647 rvsoc.spi0.rxbfr[2]
.sym 121648 rvsoc.spi0.status[2]
.sym 121649 rvsoc.data_adrs[3]
.sym 121650 rvsoc.data_adrs[2]
.sym 121651 rvsoc.spi0.rxbfr[3]
.sym 121659 rvsoc.spi0.rxbfr[1]
.sym 121663 rvsoc.spi0.rxbfr[2]
.sym 121667 rvsoc.spi0.rxbfr[0]
.sym 121675 rvsoc.spi0.rxbfr[5]
.sym 121676 rvsoc.spi0.status[5]
.sym 121677 rvsoc.data_adrs[3]
.sym 121678 rvsoc.data_adrs[2]
.sym 121683 rvsoc.spi0.rxbfr[3]
.sym 121684 rvsoc.spi0.status[3]
.sym 121685 rvsoc.data_adrs[3]
.sym 121686 rvsoc.data_adrs[2]
.sym 121695 $abc$63045$new_ys__n2165_inv_
.sym 121696 rvsoc.spi0.log2div[3]
.sym 121697 $abc$63045$new_n3161_
.sym 121699 $abc$63045$new_ys__n2165_inv_
.sym 121700 rvsoc.spi0.log2div[2]
.sym 121701 $abc$63045$new_n3159_
.sym 121703 $abc$63045$new_ys__n5971_
.sym 121704 $abc$63045$new_ys__n2556_inv_
.sym 121705 $abc$63045$new_n3120_
.sym 121706 $abc$63045$new_ys__n12673_
.sym 121711 $PACKER_GND_NET
.sym 121715 $PACKER_GND_NET
.sym 121719 $PACKER_GND_NET
.sym 121727 $PACKER_GND_NET
.sym 121731 $PACKER_GND_NET
.sym 121743 rvsoc.data_adrs[2]
.sym 121744 rvsoc.data_adrs[3]
.sym 121747 rvsoc.uart0.status[10]
.sym 121748 rvsoc.uart0.cfg[10]
.sym 121749 rvsoc.data_adrs[3]
.sym 121750 rvsoc.data_adrs[2]
.sym 121751 $PACKER_GND_NET
.sym 121759 $PACKER_GND_NET
.sym 121763 $PACKER_GND_NET
.sym 121767 rvsoc.uart0.status[3]
.sym 121768 rvsoc.uart0.cfg[3]
.sym 121769 rvsoc.data_adrs[2]
.sym 121770 rvsoc.data_adrs[3]
.sym 121771 rvsoc.data_wdata[16]
.sym 121775 rvsoc.uart0.status[24]
.sym 121776 rvsoc.uart0.cfg[24]
.sym 121777 rvsoc.data_adrs[3]
.sym 121778 rvsoc.data_adrs[2]
.sym 121779 rvsoc.data_wdata[24]
.sym 121783 rvsoc.data_wdata[10]
.sym 121787 rvsoc.data_wdata[25]
.sym 121791 rvsoc.data_wdata[20]
.sym 121795 rvsoc.data_wdata[3]
.sym 121799 $PACKER_GND_NET
.sym 121803 $PACKER_GND_NET
.sym 121807 rvsoc.data_adrs[6]
.sym 121808 rvsoc.code_adrs[6]
.sym 121809 $abc$63045$new_ys__n5971_
.sym 121811 $PACKER_GND_NET
.sym 121819 rvsoc.uart0.div[25]
.sym 121820 rvsoc.uart0.status[25]
.sym 121821 rvsoc.data_adrs[2]
.sym 121822 rvsoc.data_adrs[3]
.sym 121827 $PACKER_GND_NET
.sym 121831 $abc$63045$new_ys__n2165_inv_
.sym 121832 rvsoc.uart0.div[19]
.sym 121833 $abc$63045$new_n3218_
.sym 121835 rvsoc.data_adrs[11]
.sym 121836 rvsoc.code_adrs[11]
.sym 121837 $abc$63045$new_ys__n5971_
.sym 121839 $abc$63045$new_ys__n2231_inv_
.sym 121840 rvsoc.uart0.cfg[18]
.sym 121841 $abc$63045$new_n3216_
.sym 121843 rvsoc.data_adrs[13]
.sym 121844 rvsoc.code_adrs[13]
.sym 121845 $abc$63045$new_ys__n5971_
.sym 121855 rvsoc.uart0.div[9]
.sym 121856 rvsoc.uart0.status[9]
.sym 121857 rvsoc.data_adrs[2]
.sym 121858 rvsoc.data_adrs[3]
.sym 121859 $abc$63045$new_ys__n2231_inv_
.sym 121860 rvsoc.uart0.cfg[9]
.sym 121861 $abc$63045$new_n3198_
.sym 121863 rvsoc.uart0.status[19]
.sym 121864 rvsoc.uart0.cfg[19]
.sym 121865 rvsoc.data_adrs[3]
.sym 121866 rvsoc.data_adrs[2]
.sym 121871 rvsoc.uart0.rxbfr[0]
.sym 121872 rvsoc.uart0.div[0]
.sym 121873 rvsoc.data_adrs[2]
.sym 121874 $abc$63045$new_n5936_
.sym 121875 rvsoc.uart0.rxbfr[1]
.sym 121876 rvsoc.uart0.div[1]
.sym 121877 rvsoc.data_adrs[2]
.sym 121878 $abc$63045$new_n6154_
.sym 121879 rvsoc.uart0.rxbfr[5]
.sym 121880 rvsoc.uart0.div[5]
.sym 121881 rvsoc.data_adrs[2]
.sym 121882 $abc$63045$new_n6158_
.sym 121883 rvsoc.uart0.rxbfr[6]
.sym 121884 rvsoc.uart0.div[6]
.sym 121885 rvsoc.data_adrs[2]
.sym 121886 $abc$63045$new_n5949_
.sym 121887 rvsoc.uart0.rxbfr[4]
.sym 121888 rvsoc.uart0.div[4]
.sym 121889 rvsoc.data_adrs[2]
.sym 121890 $abc$63045$new_n5945_
.sym 121891 rvsoc.uart0.status[5]
.sym 121892 rvsoc.uart0.cfg[5]
.sym 121893 rvsoc.data_adrs[2]
.sym 121894 rvsoc.data_adrs[3]
.sym 121895 rvsoc.data_wdata[9]
.sym 121899 rvsoc.data_wdata[17]
.sym 121903 rvsoc.data_wdata[18]
.sym 121907 rvsoc.data_wdata[19]
.sym 121915 rvsoc.uart0.div[18]
.sym 121916 rvsoc.uart0.status[18]
.sym 121917 rvsoc.data_adrs[2]
.sym 121918 rvsoc.data_adrs[3]
.sym 121919 rvsoc.data_wdata[1]
.sym 121923 rvsoc.data_wdata[6]
.sym 121927 rvsoc.cpu0.umul_lolo[17]
.sym 121931 $auto$alumacc.cc:474:replace_alu$3191.AA[7]
.sym 121935 $auto$alumacc.cc:474:replace_alu$3191.AA[6]
.sym 121939 $auto$alumacc.cc:474:replace_alu$3191.AA[9]
.sym 121943 rvsoc.cpu0.umul_lolo[18]
.sym 121947 rvsoc.cpu0.umul_lolo[19]
.sym 121951 rvsoc.cpu0.umul_lolo[20]
.sym 121955 rvsoc.cpu0.umul_lolo[21]
.sym 121959 $auto$alumacc.cc:474:replace_alu$3191.AA[12]
.sym 121963 $auto$alumacc.cc:474:replace_alu$3191.AA[10]
.sym 121967 rvsoc.data_adrs[2]
.sym 121968 rvsoc.data_adrs[3]
.sym 121971 $auto$alumacc.cc:474:replace_alu$3191.AA[15]
.sym 121975 $auto$alumacc.cc:474:replace_alu$3191.AA[14]
.sym 121979 $auto$alumacc.cc:474:replace_alu$3191.AA[11]
.sym 121987 $auto$alumacc.cc:474:replace_alu$3191.AA[8]
.sym 121999 rvsoc.uart0.div[1]
.sym 122003 rvsoc.data_wdata[24]
.sym 122007 rvsoc.data_wdata[4]
.sym 122011 rvsoc.uart0.status[0]
.sym 122012 rvsoc.uart0.cfg[0]
.sym 122013 rvsoc.data_adrs[2]
.sym 122014 rvsoc.data_adrs[3]
.sym 122019 rvsoc.uart0.div[4]
.sym 122023 $abc$63045$new_n2924_
.sym 122024 $abc$63045$new_n2925_
.sym 122025 $abc$63045$new_n2926_
.sym 122027 $abc$63045$new_n2923_
.sym 122028 $abc$63045$new_n2927_
.sym 122029 $abc$63045$new_n2929_
.sym 122031 rvsoc.data_wdata[29]
.sym 122035 rvsoc.uart0.div[9]
.sym 122039 rvsoc.data_wdata[31]
.sym 122043 rvsoc.data_wdata[25]
.sym 122047 rvsoc.uart0.rx_divcnt[18]
.sym 122051 rvsoc.data_wdata[28]
.sym 122055 rvsoc.cpu0.sys_mcause[28]
.sym 122059 rvsoc.cpu0.E_mcause[25]
.sym 122060 rvsoc.cpu0.E_mcause[26]
.sym 122061 rvsoc.cpu0.E_mcause[27]
.sym 122062 rvsoc.cpu0.E_mcause[28]
.sym 122063 rvsoc.cpu0.sys_mcause[25]
.sym 122067 rvsoc.cpu0.umul_hihi[7]
.sym 122071 rvsoc.cpu0.E_insn_typ[8]
.sym 122072 rvsoc.cpu0.E_mcause[0]
.sym 122073 $abc$63045$new_n2928_
.sym 122083 rvsoc.cpu0.sys_mcause[26]
.sym 122087 rvsoc.cpu0.umul_hihi[29]
.sym 122091 rvsoc.cpu0.umul_hihi[30]
.sym 122095 rvsoc.cpu0.sys_mcause[0]
.sym 122099 rvsoc.cpu0.sys_mcause[27]
.sym 122103 rvsoc.cpu0.umul_hihi[31]
.sym 122107 rvsoc.cpu0.D_op2[9]
.sym 122111 rvsoc.cpu0.umul_hihi[8]
.sym 122115 rvsoc.cpu0.umul_hihi[10]
.sym 122119 rvsoc.cpu0.D_next_pc[26]
.sym 122123 rvsoc.cpu0.umul_hihi[24]
.sym 122127 rvsoc.cpu0.umul_hihi[22]
.sym 122131 rvsoc.cpu0.umul_hihi[23]
.sym 122135 rvsoc.cpu0.D_next_pc[15]
.sym 122139 rvsoc.cpu0.D_actv_pc[15]
.sym 122143 rvsoc.cpu0.E_next_pc[15]
.sym 122144 rvsoc.cpu0.E_actv_pc[15]
.sym 122145 $abc$63045$new_ys__n2556_inv_
.sym 122147 rvsoc.cpu0.umul_hihi[28]
.sym 122151 rvsoc.cpu0.D_insn_typ[8]
.sym 122152 rvsoc.cpu0.sys_mcause[0]
.sym 122153 $abc$63045$new_n3821_
.sym 122155 $PACKER_GND_NET
.sym 122159 $PACKER_GND_NET
.sym 122163 rvsoc.cpu0.D_insn_typ[3]
.sym 122164 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[19]
.sym 122165 rvsoc.cpu0.D_insn_typ[7]
.sym 122166 rvsoc.cpu0.D_insn[19]
.sym 122167 $PACKER_GND_NET
.sym 122171 $PACKER_GND_NET
.sym 122175 rvsoc.cpu0.sys_mcause[19]
.sym 122176 $abc$63045$new_n4179_
.sym 122177 $abc$63045$new_ys__n1597_
.sym 122178 $abc$63045$new_ys__n1602_inv_
.sym 122179 rvsoc.cpu0.D_op2[3]
.sym 122180 rvsoc.cpu0.D_op2[19]
.sym 122181 $abc$63045$new_ys__n1872_inv_
.sym 122182 rvsoc.cpu0.D_funct3[1]
.sym 122183 rvsoc.cpu0.sys_mcause[16]
.sym 122184 $abc$63045$new_n4179_
.sym 122185 $abc$63045$new_ys__n1647_inv_
.sym 122187 rvsoc.cpu0.D_insn_typ[3]
.sym 122188 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[18]
.sym 122189 rvsoc.cpu0.D_insn_typ[7]
.sym 122190 rvsoc.cpu0.D_insn[18]
.sym 122191 rvsoc.cpu0.F_next_pc[26]
.sym 122195 rvsoc.cpu0.F_next_pc[12]
.sym 122199 rvsoc.cpu0.D_insn_typ[3]
.sym 122200 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[16]
.sym 122201 rvsoc.cpu0.D_insn_typ[7]
.sym 122202 rvsoc.cpu0.D_insn[16]
.sym 122203 rvsoc.cpu0.F_next_pc[10]
.sym 122207 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[14]
.sym 122208 rvsoc.cpu0.D_insn_typ[3]
.sym 122209 rvsoc.cpu0.D_insn_typ[7]
.sym 122210 rvsoc.cpu0.D_insn[14]
.sym 122211 rvsoc.cpu0.sys_mcause[14]
.sym 122212 $abc$63045$new_n4179_
.sym 122213 $abc$63045$new_ys__n1677_inv_
.sym 122215 rvsoc.cpu0.D_insn_typ[3]
.sym 122216 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[20]
.sym 122217 rvsoc.cpu0.D_insn_typ[7]
.sym 122218 rvsoc.cpu0.D_insn[20]
.sym 122219 rvsoc.cpu0.D_insn_typ[3]
.sym 122220 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[21]
.sym 122221 rvsoc.cpu0.D_insn_typ[7]
.sym 122222 rvsoc.cpu0.D_insn[21]
.sym 122223 rvsoc.cpu0.D_insn[23]
.sym 122224 rvsoc.cpu0.D_insn_typ[7]
.sym 122225 $abc$63045$new_ys__n1537_
.sym 122226 $abc$63045$new_n4749_
.sym 122227 rvsoc.cpu0.D_insn_typ[3]
.sym 122228 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[23]
.sym 122229 $abc$63045$new_n4179_
.sym 122230 rvsoc.cpu0.sys_mcause[23]
.sym 122231 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[26]
.sym 122232 rvsoc.cpu0.D_insn_typ[3]
.sym 122233 $abc$63045$new_ys__n11122_inv_
.sym 122234 rvsoc.cpu0.D_next_pc[26]
.sym 122235 rvsoc.cpu0.D_insn_typ[7]
.sym 122236 rvsoc.cpu0.D_insn[26]
.sym 122237 $abc$63045$new_n4179_
.sym 122238 rvsoc.cpu0.sys_mcause[26]
.sym 122239 rvsoc.code_adrs[28]
.sym 122243 rvsoc.cpu0.D_op2[7]
.sym 122244 rvsoc.cpu0.D_op2[23]
.sym 122245 $abc$63045$new_ys__n1872_inv_
.sym 122246 rvsoc.cpu0.D_funct3[1]
.sym 122247 $abc$63045$new_ys__n527_
.sym 122248 rvsoc.spi0.status[12]
.sym 122251 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[29]
.sym 122252 rvsoc.cpu0.D_insn_typ[3]
.sym 122253 rvsoc.cpu0.D_insn_typ[7]
.sym 122254 rvsoc.cpu0.D_insn[29]
.sym 122255 rvsoc.cpu0.sys_mcause[21]
.sym 122256 $abc$63045$new_n4179_
.sym 122257 $abc$63045$new_ys__n1572_inv_
.sym 122259 rvsoc.cpu0.D_insn_typ[12]
.sym 122260 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[13]
.sym 122261 rvsoc.cpu0.D_insn_typ[13]
.sym 122262 rvsoc.cpu0.D_op1[13]
.sym 122263 rvsoc.cpu0.D_insn_typ[7]
.sym 122264 rvsoc.cpu0.D_insn[28]
.sym 122265 $abc$63045$new_n4179_
.sym 122266 rvsoc.cpu0.sys_mcause[28]
.sym 122267 rvsoc.cpu0.D_insn_typ[7]
.sym 122268 rvsoc.cpu0.D_insn[17]
.sym 122269 $abc$63045$new_n4179_
.sym 122270 rvsoc.cpu0.sys_mcause[17]
.sym 122271 rvsoc.cpu0.sys_mcause[29]
.sym 122272 $abc$63045$new_n4179_
.sym 122273 $abc$63045$new_ys__n1447_
.sym 122274 $abc$63045$new_ys__n1452_inv_
.sym 122275 rvsoc.cpu0.D_insn_typ[3]
.sym 122276 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[27]
.sym 122277 rvsoc.cpu0.D_insn_typ[7]
.sym 122278 rvsoc.cpu0.D_insn[27]
.sym 122279 rvsoc.cpu0.F_next_pc[2]
.sym 122280 rvsoc.cpu0.E_Br_adrs[2]
.sym 122281 rvsoc.cpu0.E_take_Br
.sym 122283 rvsoc.cpu0.D_next_pc[14]
.sym 122287 rvsoc.cpu0.E_next_pc[14]
.sym 122288 rvsoc.cpu0.E_actv_pc[14]
.sym 122289 $abc$63045$new_ys__n2556_inv_
.sym 122290 $abc$63045$new_n3349_
.sym 122291 rvsoc.cpu0.sys_mcause[4]
.sym 122292 $abc$63045$new_n4179_
.sym 122293 $abc$63045$new_ys__n1872_inv_
.sym 122294 rvsoc.cpu0.D_op2[4]
.sym 122295 rvsoc.cpu0.D_insn_typ[7]
.sym 122296 rvsoc.cpu0.D_insn[30]
.sym 122297 $abc$63045$new_n4179_
.sym 122298 rvsoc.cpu0.sys_mcause[30]
.sym 122299 rvsoc.cpu0.D_actv_pc[26]
.sym 122300 $abc$63045$new_ys__n1880_inv_
.sym 122301 $abc$63045$new_ys__n1492_
.sym 122303 rvsoc.cpu0.D_next_pc[18]
.sym 122307 rvsoc.cpu0.D_actv_pc[14]
.sym 122311 rvsoc.cpu0.D_actv_pc[18]
.sym 122315 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:252$226_Y[0]
.sym 122316 rvsoc.cpu0.D_insn_typ[14]
.sym 122317 $abc$63045$new_ys__n1885_
.sym 122318 $abc$63045$new_n3842_
.sym 122319 rvsoc.cpu0.D_insn_typ[12]
.sym 122320 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:254$227_Y[0]
.sym 122321 rvsoc.cpu0.D_insn_typ[13]
.sym 122322 rvsoc.cpu0.D_op1[0]
.sym 122323 rvsoc.cpu0.D_next_pc[9]
.sym 122328 rvsoc.cpu0.D_actv_pc[0]
.sym 122331 rvsoc.cpu0.sysregs[3][0]
.sym 122332 rvsoc.cpu0.sysregs[1][0]
.sym 122333 rvsoc.cpu0.D_insn[21]
.sym 122334 rvsoc.cpu0.D_insn_typ[8]
.sym 122335 $abc$63045$new_ys__n1887_inv_
.sym 122336 rvsoc.cpu0.sysregs[1][0]
.sym 122337 $abc$63045$new_n3816_
.sym 122340 rvsoc.cpu0.D_actv_pc[0]
.sym 122343 rvsoc.cpu0.D_next_pc[29]
.sym 122347 rvsoc.cpu0.D_actv_pc[17]
.sym 122348 $abc$63045$new_ys__n1880_inv_
.sym 122349 $abc$63045$new_n4617_
.sym 122351 $abc$63045$new_ys__n1880_inv_
.sym 122352 rvsoc.cpu0.D_actv_pc[29]
.sym 122353 $abc$63045$new_n4880_
.sym 122354 $abc$63045$new_n4882_
.sym 122355 rvsoc.uart0.status[1]
.sym 122356 rvsoc.uart0.cfg[1]
.sym 122357 rvsoc.data_adrs[2]
.sym 122358 rvsoc.data_adrs[3]
.sym 122359 rvsoc.cpu0.D_actv_pc[20]
.sym 122363 rvsoc.cpu0.D_actv_pc[29]
.sym 122367 rvsoc.cpu0.D_next_pc[29]
.sym 122368 $abc$63045$new_ys__n11122_inv_
.sym 122369 $abc$63045$new_ys__n1445_
.sym 122371 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[17]
.sym 122372 rvsoc.cpu0.D_insn_typ[3]
.sym 122373 $abc$63045$new_n4618_
.sym 122375 rvsoc.cpu0.D_next_pc[20]
.sym 122379 rvsoc.cpu0.E_next_pc[9]
.sym 122380 rvsoc.cpu0.E_actv_pc[9]
.sym 122381 $abc$63045$new_ys__n2556_inv_
.sym 122382 $abc$63045$new_n3349_
.sym 122383 rvsoc.data_wdata[9]
.sym 122384 $abc$63045$new_ys__n3576_
.sym 122385 $abc$63045$new_n3502_
.sym 122387 rvsoc.cpu0.E_next_pc[29]
.sym 122388 rvsoc.cpu0.E_actv_pc[29]
.sym 122389 $abc$63045$new_ys__n2556_inv_
.sym 122390 $abc$63045$new_n3349_
.sym 122391 rvsoc.cpu0.E_next_pc[20]
.sym 122392 rvsoc.cpu0.E_actv_pc[20]
.sym 122393 $abc$63045$new_ys__n2556_inv_
.sym 122394 $abc$63045$new_n3349_
.sym 122395 rvsoc.cpu0.E_next_pc[18]
.sym 122396 rvsoc.cpu0.E_actv_pc[18]
.sym 122397 $abc$63045$new_ys__n2556_inv_
.sym 122398 $abc$63045$new_n3349_
.sym 122399 $abc$63045$new_ys__n10017_inv_
.sym 122400 $abc$63045$new_n3349_
.sym 122401 $abc$63045$new_ys__n3576_
.sym 122402 rvsoc.data_wdata[15]
.sym 122403 rvsoc.data_wdata[18]
.sym 122404 $abc$63045$new_ys__n3576_
.sym 122405 $abc$63045$new_n3535_
.sym 122407 rvsoc.cpu0.D_next_pc[17]
.sym 122408 $abc$63045$new_ys__n11122_inv_
.sym 122409 $abc$63045$new_ys__n1625_
.sym 122411 rvsoc.data_wdata[29]
.sym 122412 $abc$63045$new_ys__n3576_
.sym 122413 $abc$63045$new_n3578_
.sym 122415 rvsoc.cpu0.D_next_pc[28]
.sym 122416 $abc$63045$new_ys__n11122_inv_
.sym 122417 $abc$63045$new_ys__n1462_
.sym 122418 $abc$63045$new_n4861_
.sym 122419 rvsoc.cpu0.F_next_pc[17]
.sym 122423 rvsoc.data_wdata[11]
.sym 122424 $abc$63045$new_ys__n3576_
.sym 122425 $abc$63045$new_n3510_
.sym 122427 $abc$63045$new_ys__n2146_
.sym 122428 rvsoc.cpu0.E_insn_typ[8]
.sym 122431 rvsoc.data_wdata[8]
.sym 122432 $abc$63045$new_ys__n3576_
.sym 122433 $abc$63045$new_n3498_
.sym 122435 $abc$63045$new_ys__n2146_
.sym 122436 $abc$63045$auto$simplemap.cc:250:simplemap_eqne$50744[0]
.sym 122439 rvsoc.data_wdata[17]
.sym 122440 $abc$63045$new_ys__n3576_
.sym 122441 $abc$63045$new_n3532_
.sym 122443 rvsoc.cpu0.D_actv_pc[10]
.sym 122447 $abc$63045$new_ys__n1873_inv_
.sym 122448 $abc$63045$new_ys__n5481_inv_
.sym 122449 $abc$63045$new_n4813_
.sym 122450 $abc$63045$new_n4810_
.sym 122451 rvsoc.data_wdata[12]
.sym 122452 $abc$63045$new_ys__n3576_
.sym 122453 $abc$63045$new_n3514_
.sym 122455 rvsoc.cpu0.E_next_pc[10]
.sym 122456 rvsoc.cpu0.E_actv_pc[10]
.sym 122457 $abc$63045$new_ys__n2556_inv_
.sym 122458 $abc$63045$new_n3349_
.sym 122459 rvsoc.cpu0.E_next_pc[30]
.sym 122460 rvsoc.cpu0.E_actv_pc[30]
.sym 122461 $abc$63045$new_ys__n2556_inv_
.sym 122462 $abc$63045$new_n3349_
.sym 122463 rvsoc.data_wdata[10]
.sym 122464 $abc$63045$new_ys__n3576_
.sym 122465 $abc$63045$new_n3506_
.sym 122467 $abc$63045$new_ys__n1487_
.sym 122468 $abc$63045$new_ys__n1490_
.sym 122469 $abc$63045$new_n4818_
.sym 122470 $abc$63045$new_n4817_
.sym 122471 $abc$63045$new_ys__n1427_
.sym 122472 $abc$63045$new_ys__n1430_
.sym 122473 $abc$63045$new_n4906_
.sym 122474 $abc$63045$new_n4905_
.sym 122475 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[30]
.sym 122476 rvsoc.cpu0.D_insn_typ[3]
.sym 122477 $abc$63045$new_ys__n11122_inv_
.sym 122478 rvsoc.cpu0.D_next_pc[30]
.sym 122479 rvsoc.cpu0.D_actv_pc[30]
.sym 122480 $abc$63045$new_ys__n1880_inv_
.sym 122481 $abc$63045$new_ys__n1432_
.sym 122483 rvsoc.cpu0.D_op2[2]
.sym 122484 $abc$63045$new_ys__n1872_inv_
.sym 122485 $abc$63045$new_ys__n1832_
.sym 122486 $abc$63045$new_n4263_
.sym 122487 rvsoc.cpu0.D_actv_pc[30]
.sym 122491 rvsoc.cpu0.D_next_pc[30]
.sym 122495 $abc$63045$new_ys__n1873_inv_
.sym 122496 $abc$63045$new_ys__n5485_inv_
.sym 122497 $abc$63045$new_n4901_
.sym 122498 $abc$63045$new_n4898_
.sym 122499 rvsoc.cpu0.D_next_pc[10]
.sym 122503 $abc$63045$new_n4179_
.sym 122504 rvsoc.cpu0.sys_mcause[12]
.sym 122507 rvsoc.cpu0.D_next_pc[10]
.sym 122508 $abc$63045$new_ys__n11122_inv_
.sym 122509 $abc$63045$new_ys__n1730_
.sym 122510 $abc$63045$new_ys__n1729_inv_
.sym 122511 rvsoc.cpu0.D_op2[10]
.sym 122512 rvsoc.cpu0.D_op2[2]
.sym 122513 $abc$63045$new_ys__n1872_inv_
.sym 122514 $abc$63045$new_ys__n6314_
.sym 122515 rvsoc.cpu0.D_next_pc[0]
.sym 122516 $abc$63045$new_ys__n11122_inv_
.sym 122517 $abc$63045$new_ys__n1858_
.sym 122520 rvsoc.cpu0.D_actv_pc[0]
.sym 122523 rvsoc.cpu0.sys_mcause[10]
.sym 122524 $abc$63045$new_n4179_
.sym 122525 $abc$63045$new_ys__n1728_
.sym 122527 $abc$63045$techmap\rvsoc.cpu0.$add$riscv/cpu.v:270$233_Y[0]
.sym 122528 rvsoc.cpu0.D_insn_typ[3]
.sym 122529 $abc$63045$new_n4178_
.sym 122530 $abc$63045$new_n4180_
.sym 122531 rvsoc.cpu0.sys_mcause[0]
.sym 122532 $abc$63045$new_n4179_
.sym 122533 $abc$63045$new_ys__n1872_inv_
.sym 122534 rvsoc.cpu0.D_op2[0]
.sym 122599 rvsoc.data_wdata[5]
.sym 122603 $abc$63045$new_ys__n5971_
.sym 122604 $abc$63045$new_ys__n11818_
.sym 122607 rvsoc.data_adrs[2]
.sym 122608 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 122609 $abc$63045$new_ys__n5971_
.sym 122615 rvsoc.data_adrs[3]
.sym 122616 rvsoc.code_adrs[3]
.sym 122617 $abc$63045$new_ys__n5971_
.sym 122635 rvsoc.data_wdata[3]
.sym 122647 rvsoc.data_adrs[4]
.sym 122648 rvsoc.code_adrs[4]
.sym 122649 $abc$63045$new_ys__n5971_
.sym 122655 rvsoc.data_wdata[2]
.sym 122659 rvsoc.data_wdata[1]
.sym 122667 rvsoc.spi0.rxbfr[1]
.sym 122668 rvsoc.spi0.status[1]
.sym 122669 rvsoc.data_adrs[3]
.sym 122670 rvsoc.data_adrs[2]
.sym 122691 $abc$63045$new_ys__n2165_inv_
.sym 122692 rvsoc.spi0.log2div[1]
.sym 122693 $abc$63045$new_n3157_
.sym 122695 $PACKER_GND_NET
.sym 122699 rvsoc.uart0.status[28]
.sym 122700 rvsoc.uart0.cfg[28]
.sym 122701 rvsoc.data_adrs[3]
.sym 122702 rvsoc.data_adrs[2]
.sym 122703 $PACKER_GND_NET
.sym 122751 $abc$63045$new_ys__n527_
.sym 122752 rvsoc.spi0.status[13]
.sym 122759 $PACKER_GND_NET
.sym 122763 rvsoc.uart0.status[27]
.sym 122764 rvsoc.uart0.cfg[27]
.sym 122765 rvsoc.data_adrs[3]
.sym 122766 rvsoc.data_adrs[2]
.sym 122767 $PACKER_GND_NET
.sym 122775 $PACKER_GND_NET
.sym 122791 rvsoc.data_wdata[17]
.sym 122795 rvsoc.data_wdata[9]
.sym 122799 rvsoc.uart0.status[2]
.sym 122800 rvsoc.uart0.cfg[2]
.sym 122801 rvsoc.data_adrs[2]
.sym 122802 rvsoc.data_adrs[3]
.sym 122803 rvsoc.data_wdata[5]
.sym 122807 rvsoc.data_wdata[18]
.sym 122811 rvsoc.data_wdata[2]
.sym 122815 rvsoc.data_wdata[6]
.sym 122819 rvsoc.data_wdata[29]
.sym 122823 $PACKER_GND_NET
.sym 122831 rvsoc.uart0.status[6]
.sym 122832 rvsoc.uart0.cfg[6]
.sym 122833 rvsoc.data_adrs[2]
.sym 122834 rvsoc.data_adrs[3]
.sym 122835 $PACKER_GND_NET
.sym 122839 $PACKER_GND_NET
.sym 122843 $PACKER_GND_NET
.sym 122847 $PACKER_GND_NET
.sym 122855 rvsoc.cpu0.umul_lolo[0]
.sym 122863 rvsoc.cpu0.umul_lolo[11]
.sym 122867 rvsoc.cpu0.umul_lolo[9]
.sym 122879 rvsoc.cpu0.umul_lolo[7]
.sym 122923 $PACKER_GND_NET
.sym 122927 $PACKER_GND_NET
.sym 122931 $PACKER_GND_NET
.sym 122935 $PACKER_GND_NET
.sym 122939 $PACKER_GND_NET
.sym 122943 $PACKER_GND_NET
.sym 122947 $PACKER_GND_NET
.sym 122967 rvsoc.uart0.status[4]
.sym 122968 rvsoc.uart0.cfg[4]
.sym 122969 rvsoc.data_adrs[2]
.sym 122970 rvsoc.data_adrs[3]
.sym 122971 rvsoc.cpu0.sys_mcause[30]
.sym 122983 rvsoc.cpu0.E_mcause[21]
.sym 122984 rvsoc.cpu0.E_mcause[22]
.sym 122985 rvsoc.cpu0.E_mcause[23]
.sym 122986 rvsoc.cpu0.E_mcause[24]
.sym 122987 rvsoc.cpu0.sys_mcause[29]
.sym 122991 rvsoc.cpu0.sys_mcause[24]
.sym 122995 rvsoc.cpu0.E_mcause[29]
.sym 122996 rvsoc.cpu0.E_mcause[30]
.sym 122997 rvsoc.cpu0.E_mcause[31]
.sym 122999 rvsoc.cpu0.sys_mcause[23]
.sym 123003 rvsoc.cpu0.sys_mcause[21]
.sym 123007 rvsoc.cpu0.sys_mcause[22]
.sym 123011 rvsoc.cpu0.sys_mcause[31]
.sym 123015 rvsoc.code_adrs[11]
.sym 123019 rvsoc.code_adrs[4]
.sym 123027 $abc$63045$new_n2930_
.sym 123028 $abc$63045$new_n2931_
.sym 123029 $abc$63045$new_n2932_
.sym 123030 $abc$63045$new_n2933_
.sym 123031 rvsoc.code_adrs[31]
.sym 123032 $abc$63045$new_n4091_
.sym 123033 $abc$63045$new_ys__n4261_
.sym 123034 rvsoc.mem_vdata[15][14]
.sym 123035 rvsoc.code_adrs[27]
.sym 123039 rvsoc.code_adrs[6]
.sym 123047 rvsoc.cpu0.sys_mcause[3]
.sym 123051 rvsoc.cpu0.E_mcause[17]
.sym 123052 rvsoc.cpu0.E_mcause[18]
.sym 123053 rvsoc.cpu0.E_mcause[19]
.sym 123054 rvsoc.cpu0.E_mcause[20]
.sym 123055 rvsoc.cpu0.sys_mcause[15]
.sym 123059 rvsoc.cpu0.sys_mcause[16]
.sym 123063 rvsoc.cpu0.sys_mcause[17]
.sym 123067 rvsoc.cpu0.E_mcause[1]
.sym 123068 rvsoc.cpu0.E_mcause[2]
.sym 123069 rvsoc.cpu0.E_mcause[3]
.sym 123070 rvsoc.cpu0.E_mcause[4]
.sym 123071 rvsoc.cpu0.sys_mcause[19]
.sym 123075 rvsoc.cpu0.E_mcause[13]
.sym 123076 rvsoc.cpu0.E_mcause[14]
.sym 123077 rvsoc.cpu0.E_mcause[15]
.sym 123078 rvsoc.cpu0.E_mcause[16]
.sym 123079 rvsoc.cpu0.sys_mcause[18]
.sym 123083 rvsoc.cpu0.sys_mcause[14]
.sym 123087 rvsoc.cpu0.sys_mcause[13]
.sym 123091 rvsoc.cpu0.sys_mcause[1]
.sym 123095 rvsoc.cpu0.D_actv_pc[27]
.sym 123099 rvsoc.cpu0.sys_mcause[4]
.sym 123103 rvsoc.cpu0.sys_mcause[2]
.sym 123107 rvsoc.cpu0.sys_mcause[20]
.sym 123111 rvsoc.cpu0.sys_mcause[1]
.sym 123112 rvsoc.cpu0.sys_mcause[2]
.sym 123113 rvsoc.cpu0.sys_mcause[3]
.sym 123114 rvsoc.cpu0.sys_mcause[4]
.sym 123115 rvsoc.data_wdata[27]
.sym 123119 $abc$63045$new_n3820_
.sym 123120 $abc$63045$new_n3822_
.sym 123121 $abc$63045$new_n3825_
.sym 123122 $abc$63045$new_n3826_
.sym 123123 rvsoc.cpu0.sys_mcause[13]
.sym 123124 rvsoc.cpu0.sys_mcause[14]
.sym 123125 rvsoc.cpu0.sys_mcause[15]
.sym 123126 rvsoc.cpu0.sys_mcause[16]
.sym 123127 rvsoc.data_wdata[4]
.sym 123131 rvsoc.data_wdata[26]
.sym 123135 rvsoc.uart0.status[26]
.sym 123136 rvsoc.uart0.cfg[26]
.sym 123137 rvsoc.data_adrs[3]
.sym 123138 rvsoc.data_adrs[2]
.sym 123139 rvsoc.cpu0.sys_mcause[17]
.sym 123140 rvsoc.cpu0.sys_mcause[18]
.sym 123141 rvsoc.cpu0.sys_mcause[19]
.sym 123142 rvsoc.cpu0.sys_mcause[20]
.sym 123143 $abc$63045$new_n3819_
.sym 123144 $abc$63045$new_n3827_
.sym 123145 $abc$63045$new_n3828_
.sym 123146 $abc$63045$new_n3829_
.sym 123147 $abc$63045$new_ys__n3576_
.sym 123148 $abc$63045$new_n3349_
.sym 123155 rvsoc.cpu0.F_actv_pc[4]
.sym 123159 rvsoc.cpu0.sys_mcause[21]
.sym 123160 rvsoc.cpu0.sys_mcause[22]
.sym 123161 rvsoc.cpu0.sys_mcause[23]
.sym 123162 rvsoc.cpu0.sys_mcause[24]
.sym 123163 rvsoc.cpu0.sys_mcause[25]
.sym 123164 rvsoc.cpu0.sys_mcause[26]
.sym 123165 rvsoc.cpu0.sys_mcause[27]
.sym 123166 rvsoc.cpu0.sys_mcause[28]
.sym 123167 rvsoc.cpu0.F_next_pc[27]
.sym 123171 rvsoc.cpu0.sys_mcause[29]
.sym 123172 rvsoc.cpu0.sys_mcause[30]
.sym 123173 rvsoc.cpu0.sys_mcause[31]
.sym 123175 rvsoc.cpu0.sys_mcause[20]
.sym 123176 $abc$63045$new_n4179_
.sym 123177 $abc$63045$new_ys__n1587_inv_
.sym 123179 $PACKER_GND_NET
.sym 123183 rvsoc.cpu0.D_insn[22]
.sym 123184 rvsoc.cpu0.D_insn_typ[7]
.sym 123185 $abc$63045$new_ys__n1549_
.sym 123186 $abc$63045$new_ys__n1552_
.sym 123187 rvsoc.cpu0.D_op2[2]
.sym 123188 rvsoc.cpu0.D_op2[18]
.sym 123189 $abc$63045$new_ys__n1872_inv_
.sym 123190 rvsoc.cpu0.D_funct3[1]
.sym 123191 rvsoc.cpu0.D_op2[6]
.sym 123192 rvsoc.cpu0.D_op2[22]
.sym 123193 $abc$63045$new_ys__n1872_inv_
.sym 123194 rvsoc.cpu0.D_funct3[1]
.sym 123195 rvsoc.cpu0.sys_mcause[18]
.sym 123196 $abc$63045$new_n4179_
.sym 123197 $abc$63045$new_ys__n1612_
.sym 123198 $abc$63045$new_ys__n1617_inv_
.sym 123199 $abc$63045$new_n4179_
.sym 123200 rvsoc.cpu0.sys_mcause[22]
.sym 123203 $PACKER_GND_NET
.sym 123207 rvsoc.cpu0.D_op2[13]
.sym 123208 rvsoc.cpu0.D_funct3[0]
.sym 123209 rvsoc.cpu0.D_op2[29]
.sym 123210 rvsoc.cpu0.D_funct3[1]
.sym 123211 rvsoc.cpu0.F_next_pc[8]
.sym 123215 $abc$63045$new_ys__n6314_
.sym 123216 rvsoc.cpu0.D_op2[5]
.sym 123217 $abc$63045$new_ys__n1398_inv_
.sym 123218 $abc$63045$new_ys__n1872_inv_
.sym 123219 rvsoc.cpu0.F_actv_pc[25]
.sym 123223 rvsoc.cpu0.F_actv_pc[28]
.sym 123227 rvsoc.cpu0.F_next_pc[11]
.sym 123231 rvsoc.cpu0.sys_mcause[27]
.sym 123232 $abc$63045$new_n4179_
.sym 123233 $abc$63045$new_ys__n1482_inv_
.sym 123235 rvsoc.data_adrs[3]
.sym 123236 rvsoc.data_adrs[2]
.sym 123239 rvsoc.cpu0.D_op2[9]
.sym 123240 rvsoc.cpu0.D_funct3[0]
.sym 123241 rvsoc.cpu0.D_op2[25]
.sym 123242 rvsoc.cpu0.D_funct3[1]
.sym 123243 $abc$63045$new_ys__n6314_
.sym 123244 rvsoc.cpu0.D_op2[2]
.sym 123245 $abc$63045$new_ys__n1389_inv_
.sym 123246 $abc$63045$new_ys__n1872_inv_
.sym 123247 rvsoc.cpu0.sys_mcause[3]
.sym 123248 $abc$63045$new_n4179_
.sym 123249 $abc$63045$new_ys__n1872_inv_
.sym 123250 rvsoc.cpu0.D_op2[3]
.sym 123251 rvsoc.cpu0.D_op2[10]
.sym 123252 rvsoc.cpu0.D_funct3[0]
.sym 123253 rvsoc.cpu0.D_op2[26]
.sym 123254 rvsoc.cpu0.D_funct3[1]
.sym 123255 rvsoc.cpu0.D_insn_typ[3]
.sym 123256 rvsoc.cpu0.D_actv_pc[5]
.sym 123257 $abc$63045$new_n4179_
.sym 123258 rvsoc.cpu0.sys_mcause[5]
.sym 123259 $abc$63045$auto$simplemap.cc:309:simplemap_lut$30152[0]
.sym 123265 rvsoc.code_adrs[0]
.sym 123267 $abc$63045$new_ys__n6314_
.sym 123268 rvsoc.cpu0.D_op2[1]
.sym 123269 $abc$63045$new_ys__n1386_inv_
.sym 123270 $abc$63045$new_ys__n1872_inv_
.sym 123271 rvsoc.cpu0.D_next_pc[4]
.sym 123275 rvsoc.cpu0.F_next_pc[0]
.sym 123276 rvsoc.cpu0.E_Br_adrs[0]
.sym 123277 rvsoc.cpu0.E_take_Br
.sym 123279 rvsoc.cpu0.D_actv_pc[5]
.sym 123283 rvsoc.cpu0.E_next_pc[25]
.sym 123284 rvsoc.cpu0.E_actv_pc[25]
.sym 123285 $abc$63045$new_ys__n2556_inv_
.sym 123287 rvsoc.cpu0.D_actv_pc[25]
.sym 123291 rvsoc.cpu0.D_actv_pc[4]
.sym 123295 rvsoc.cpu0.D_next_pc[25]
.sym 123299 rvsoc.cpu0.sys_mcause[1]
.sym 123300 $abc$63045$new_n4179_
.sym 123301 $abc$63045$new_ys__n1872_inv_
.sym 123302 rvsoc.cpu0.D_op2[1]
.sym 123303 $abc$63045$new_ys__n1880_inv_
.sym 123304 rvsoc.cpu0.D_actv_pc[27]
.sym 123305 $abc$63045$new_ys__n1477_
.sym 123306 $abc$63045$new_n4833_
.sym 123307 rvsoc.cpu0.D_actv_pc[17]
.sym 123311 rvsoc.cpu0.D_op2[11]
.sym 123312 rvsoc.cpu0.D_funct3[0]
.sym 123313 rvsoc.cpu0.D_op2[27]
.sym 123314 rvsoc.cpu0.D_funct3[1]
.sym 123315 rvsoc.cpu0.D_op2[4]
.sym 123316 rvsoc.cpu0.D_op2[20]
.sym 123317 $abc$63045$new_ys__n1872_inv_
.sym 123318 rvsoc.cpu0.D_funct3[1]
.sym 123319 $abc$63045$new_ys__n1576_
.sym 123320 $abc$63045$new_ys__n1582_
.sym 123321 $abc$63045$new_ys__n1580_
.sym 123322 $abc$63045$new_n4680_
.sym 123323 $abc$63045$new_ys__n11122_inv_
.sym 123324 rvsoc.cpu0.D_next_pc[20]
.sym 123327 rvsoc.cpu0.D_next_pc[27]
.sym 123328 $abc$63045$new_ys__n11122_inv_
.sym 123329 $abc$63045$new_ys__n1475_
.sym 123330 $abc$63045$new_n4834_
.sym 123331 $abc$63045$new_ys__n6314_
.sym 123332 rvsoc.cpu0.D_op2[3]
.sym 123333 $abc$63045$new_ys__n1392_inv_
.sym 123334 $abc$63045$new_ys__n1872_inv_
.sym 123335 rvsoc.cpu0.D_next_pc[27]
.sym 123339 rvsoc.data_wdata[27]
.sym 123340 $abc$63045$new_ys__n3576_
.sym 123341 $abc$63045$new_n3570_
.sym 123343 rvsoc.cpu0.E_next_pc[4]
.sym 123344 rvsoc.cpu0.E_actv_pc[4]
.sym 123345 $abc$63045$new_ys__n2556_inv_
.sym 123346 $abc$63045$new_n3349_
.sym 123347 $abc$63045$new_ys__n10027_inv_
.sym 123348 $abc$63045$new_n3349_
.sym 123349 $abc$63045$new_ys__n3576_
.sym 123350 rvsoc.data_wdata[25]
.sym 123351 rvsoc.data_wdata[4]
.sym 123352 $abc$63045$new_ys__n3576_
.sym 123353 $abc$63045$new_n3482_
.sym 123355 rvsoc.data_wdata[5]
.sym 123356 $abc$63045$new_ys__n3576_
.sym 123357 $abc$63045$new_n3486_
.sym 123359 rvsoc.cpu0.E_next_pc[5]
.sym 123360 rvsoc.cpu0.E_actv_pc[5]
.sym 123361 $abc$63045$new_ys__n2556_inv_
.sym 123362 $abc$63045$new_n3349_
.sym 123363 rvsoc.cpu0.E_next_pc[27]
.sym 123364 rvsoc.cpu0.E_actv_pc[27]
.sym 123365 $abc$63045$new_ys__n2556_inv_
.sym 123366 $abc$63045$new_n3349_
.sym 123367 rvsoc.data_wdata[28]
.sym 123368 $abc$63045$new_ys__n3576_
.sym 123369 $abc$63045$new_n3574_
.sym 123371 rvsoc.cpu0.D_actv_pc[28]
.sym 123375 rvsoc.cpu0.D_actv_pc[11]
.sym 123379 rvsoc.cpu0.E_next_pc[11]
.sym 123380 rvsoc.cpu0.E_actv_pc[11]
.sym 123381 $abc$63045$new_ys__n2556_inv_
.sym 123382 $abc$63045$new_n3349_
.sym 123383 rvsoc.cpu0.D_next_pc[17]
.sym 123387 rvsoc.cpu0.D_next_pc[28]
.sym 123391 rvsoc.cpu0.E_next_pc[28]
.sym 123392 rvsoc.cpu0.E_actv_pc[28]
.sym 123393 $abc$63045$new_ys__n2556_inv_
.sym 123394 $abc$63045$new_n3349_
.sym 123395 rvsoc.cpu0.E_next_pc[17]
.sym 123396 rvsoc.cpu0.E_actv_pc[17]
.sym 123397 $abc$63045$new_ys__n2556_inv_
.sym 123398 $abc$63045$new_n3349_
.sym 123399 rvsoc.cpu0.D_actv_pc[8]
.sym 123403 rvsoc.cpu0.D_actv_pc[12]
.sym 123407 rvsoc.cpu0.E_next_pc[8]
.sym 123408 rvsoc.cpu0.E_actv_pc[8]
.sym 123409 $abc$63045$new_ys__n2556_inv_
.sym 123410 $abc$63045$new_n3349_
.sym 123411 rvsoc.cpu0.E_next_pc[12]
.sym 123412 rvsoc.cpu0.E_actv_pc[12]
.sym 123413 $abc$63045$new_ys__n2556_inv_
.sym 123414 $abc$63045$new_n3349_
.sym 123415 rvsoc.cpu0.E_next_pc[0]
.sym 123416 rvsoc.cpu0.E_actv_pc[0]
.sym 123417 $abc$63045$new_ys__n2556_inv_
.sym 123418 $abc$63045$new_n3349_
.sym 123419 rvsoc.cpu0.E_next_pc[2]
.sym 123420 rvsoc.cpu0.E_actv_pc[2]
.sym 123421 $abc$63045$new_ys__n2556_inv_
.sym 123422 $abc$63045$new_n3349_
.sym 123423 rvsoc.data_wdata[0]
.sym 123424 $abc$63045$new_ys__n3576_
.sym 123425 $abc$63045$new_n3466_
.sym 123427 rvsoc.data_wdata[2]
.sym 123428 $abc$63045$new_ys__n3576_
.sym 123429 $abc$63045$new_n3474_
.sym 123431 rvsoc.cpu0.D_next_pc[12]
.sym 123435 rvsoc.cpu0.D_next_pc[8]
.sym 123436 $abc$63045$new_ys__n11122_inv_
.sym 123437 $abc$63045$new_ys__n1756_
.sym 123438 $abc$63045$new_ys__n1755_inv_
.sym 123439 rvsoc.cpu0.D_actv_pc[0]
.sym 123443 rvsoc.cpu0.D_op2[8]
.sym 123444 rvsoc.cpu0.D_op2[0]
.sym 123445 $abc$63045$new_ys__n1872_inv_
.sym 123446 $abc$63045$new_ys__n6314_
.sym 123447 rvsoc.cpu0.D_op2[11]
.sym 123448 rvsoc.cpu0.D_op2[3]
.sym 123449 $abc$63045$new_ys__n1872_inv_
.sym 123450 $abc$63045$new_ys__n6314_
.sym 123451 rvsoc.cpu0.sys_mcause[8]
.sym 123452 $abc$63045$new_n4179_
.sym 123453 $abc$63045$new_ys__n1754_
.sym 123455 rvsoc.cpu0.D_actv_pc[11]
.sym 123456 rvsoc.cpu0.D_insn_typ[3]
.sym 123457 $abc$63045$new_ys__n1717_
.sym 123458 $abc$63045$new_ys__n1715_
.sym 123459 rvsoc.cpu0.D_next_pc[8]
.sym 123475 rvsoc.cpu0.D_actv_pc[2]
.sym 123611 $PACKER_GND_NET
.sym 123671 rvsoc.data_wdata[28]
.sym 123751 rvsoc.cpu0.umul_lolo[6]
.sym 123759 rvsoc.cpu0.umul_lolo[8]
.sym 123767 rvsoc.cpu0.umul_lolo[1]
.sym 123771 rvsoc.cpu0.umul_lolo[14]
.sym 123775 rvsoc.cpu0.umul_lolo[3]
.sym 123783 rvsoc.cpu0.umul_lolo[15]
.sym 123911 $PACKER_GND_NET
.sym 123971 rvsoc.cpu0.F_actv_pc[27]
.sym 123975 rvsoc.cpu0.sys_mcause[6]
.sym 123983 rvsoc.cpu0.sys_mcause[5]
.sym 123987 rvsoc.cpu0.E_mcause[5]
.sym 123988 rvsoc.cpu0.E_mcause[6]
.sym 123989 rvsoc.cpu0.E_mcause[7]
.sym 123990 rvsoc.cpu0.E_mcause[8]
.sym 124007 rvsoc.cpu0.sys_mcause[12]
.sym 124011 rvsoc.cpu0.sys_mcause[10]
.sym 124019 rvsoc.cpu0.sys_mcause[8]
.sym 124023 rvsoc.cpu0.sys_mcause[11]
.sym 124027 rvsoc.cpu0.sys_mcause[9]
.sym 124031 rvsoc.cpu0.E_mcause[9]
.sym 124032 rvsoc.cpu0.E_mcause[10]
.sym 124033 rvsoc.cpu0.E_mcause[11]
.sym 124034 rvsoc.cpu0.E_mcause[12]
.sym 124035 rvsoc.cpu0.sys_mcause[7]
.sym 124055 rvsoc.data_wdata[16]
.sym 124063 rvsoc.data_wdata[5]
.sym 124075 rvsoc.cpu0.sys_mcause[9]
.sym 124076 rvsoc.cpu0.sys_mcause[10]
.sym 124077 rvsoc.cpu0.sys_mcause[11]
.sym 124078 rvsoc.cpu0.sys_mcause[12]
.sym 124079 $abc$63045$new_n3823_
.sym 124080 $abc$63045$new_n3824_
.sym 124083 rvsoc.cpu0.sys_mcause[5]
.sym 124084 rvsoc.cpu0.sys_mcause[6]
.sym 124085 rvsoc.cpu0.sys_mcause[7]
.sym 124086 rvsoc.cpu0.sys_mcause[8]
.sym 124099 $PACKER_GND_NET
.sym 124103 $PACKER_GND_NET
.sym 124107 $PACKER_GND_NET
.sym 124111 $PACKER_GND_NET
.sym 124115 $PACKER_GND_NET
.sym 124119 $PACKER_GND_NET
.sym 124123 $PACKER_GND_NET
.sym 124127 $PACKER_GND_NET
.sym 124131 $PACKER_GND_NET
.sym 124135 $PACKER_GND_NET
.sym 124139 $PACKER_GND_NET
.sym 124143 $PACKER_GND_NET
.sym 124147 $PACKER_GND_NET
.sym 124151 $PACKER_GND_NET
.sym 124155 $PACKER_GND_NET
.sym 124159 $PACKER_GND_NET
.sym 124163 $PACKER_GND_NET
.sym 124171 $PACKER_GND_NET
.sym 124179 rvsoc.cpu0.sys_mcause[7]
.sym 124180 $abc$63045$new_n4179_
.sym 124181 $abc$63045$new_ys__n1872_inv_
.sym 124182 rvsoc.cpu0.D_op2[7]
.sym 124215 $PACKER_GND_NET
.sym 124231 rvsoc.cpu0.F_next_pc[2]
.sym 124259 rvsoc.cpu0.sys_mcause[2]
.sym 124260 $abc$63045$new_n4179_
.sym 124261 $abc$63045$new_ys__n11122_inv_
.sym 124262 rvsoc.cpu0.D_next_pc[2]
.sym 124267 rvsoc.cpu0.D_funct3[0]
.sym 124268 rvsoc.cpu0.D_op2[15]
.sym 124269 rvsoc.cpu0.D_op2[31]
.sym 124270 rvsoc.cpu0.D_funct3[1]
.sym 124275 $abc$63045$new_ys__n6314_
.sym 124276 rvsoc.cpu0.D_op2[7]
.sym 124277 $abc$63045$new_ys__n1404_inv_
.sym 124278 $abc$63045$new_ys__n1872_inv_
.sym 124279 rvsoc.data_wdata[1]
.sym 124287 rvsoc.data_wdata[0]
.sym 124295 rvsoc.cpu0.F_next_pc[0]
.sym 124327 rvsoc.cpu0.D_next_pc[11]
.sym 124331 rvsoc.cpu0.D_op2[14]
.sym 124332 rvsoc.cpu0.D_funct3[0]
.sym 124333 rvsoc.cpu0.D_op2[30]
.sym 124334 rvsoc.cpu0.D_funct3[1]
.sym 124335 rvsoc.cpu0.D_op2[12]
.sym 124336 rvsoc.cpu0.D_funct3[0]
.sym 124337 rvsoc.cpu0.D_op2[28]
.sym 124338 rvsoc.cpu0.D_funct3[1]
.sym 124339 $abc$63045$new_ys__n6314_
.sym 124340 rvsoc.cpu0.D_op2[6]
.sym 124341 $abc$63045$new_ys__n1401_inv_
.sym 124342 $abc$63045$new_ys__n1872_inv_
.sym 124343 $abc$63045$new_ys__n6314_
.sym 124344 rvsoc.cpu0.D_op2[4]
.sym 124345 $abc$63045$new_ys__n1395_inv_
.sym 124346 $abc$63045$new_ys__n1872_inv_
.sym 124347 rvsoc.cpu0.D_next_pc[2]
.sym 124351 $abc$63045$new_n4179_
.sym 124352 rvsoc.cpu0.sys_mcause[11]
.sym 124363 rvsoc.cpu0.D_next_pc[0]
.sym 124379 rvsoc.cpu0.D_next_pc[11]
.sym 124380 $abc$63045$new_ys__n11122_inv_
.sym 124381 $abc$63045$new_ys__n1714_
.sym 124382 $abc$63045$new_n4478_
