5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd generate8.1.vcd -o generate8.1.cdd -v generate8.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" generate8.1.v 1 29 1
1 A 0 80000 1 0 31 0 32 17 0 0 0 0 0 0 0 0
3 1 main.$u1 "main.$u1" generate8.1.v 0 27 1
3 1 main.b "main.b" generate8.1.v 7 17 1
2 1 8 110015 0 1 1410 0 0 32 9 count
2 2 8 190019 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 3 8 110019 1 48 16 2 1
2 4 10 e0012 1 3d 5002 0 0 1 26 2 c
2 5 16 f0011 1 1 1008 0 0 1 9 f.x
2 6 16 f0011 3 29 100a 5 0 1 26 2
2 7 16 140018 0 1 1410 0 0 32 9 count
2 8 16 1c0020 1 1 1014 0 0 32 9 count
2 9 16 240024 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 10 16 1c0024 1 6 1098 9 8 32 26 1eaa faa faa faa faa faa faa faa
2 11 16 140024 1 37 3a 10 7
1 count 8 830011 1 0 31 0 32 25 1aa aa aa aa aa aa aa aa
4 3 7 0 0
4 4 1 0 0
4 11 6 6 6
4 6 1 11 0
3 0 foo "main.b.f" generate8.1.v 33 37 1
1 x 35 830004 1 0 0 0 1 25 1102
3 1 main.b.c "main.b.c" generate8.1.v 10 15 1
2 12 12 f000f 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 13 12 e000f 2 2c 900a 12 0 32 26 aa aa aa aa aa aa aa aa
2 14 13 c000e 1 3d 5002 0 0 1 26 2 $u0
1 i 11 83000f 1 0 31 0 32 57 37aa aa aa aa aa aa aa aa
4 14 0 0 0
4 13 11 14 0
3 1 main.b.c.$u0 "main.b.c.$u0" generate8.1.v 0 0 1
2 15 13 130013 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 16 13 110011 0 1 1410 0 0 32 41 i
2 17 13 110013 1 37 16 15 16
2 18 13 180018 1 0 1008 0 0 32 52 10 0 0 0 0 0 0 0
2 19 13 160016 5 1 100c 0 0 32 41 i
2 20 13 160018 5 d 128e 18 19 1 58 1102
2 21 14 160016 4 1 101c 0 0 32 41 i
2 22 14 100012 0 1 1410 0 0 1 9 f.x
2 23 14 100016 4 37 3e 21 22
2 24 13 1f001f 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 25 13 1d001d 4 1 101c 0 0 32 41 i
2 26 13 1d001f 4 6 1298 24 25 32 58 121eaa faa faa faa faa faa faa faa
2 27 13 1b001b 0 1 1410 0 0 32 41 i
2 28 13 1b001f 4 37 3a 26 27
4 28 6 20 20
4 23 0 28 28
4 20 0 23 0
4 17 11 20 20
