/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_18z;
  wire [20:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [47:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [19:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_14z[4] ? celloutsig_1_17z[0] : celloutsig_1_10z;
  assign celloutsig_1_7z = ~(celloutsig_1_2z[0] & in_data[137]);
  assign celloutsig_1_6z = ~(in_data[141] | celloutsig_1_0z[8]);
  reg [3:0] _03_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_14z[9:7], celloutsig_0_21z };
  assign out_data[35:32] = _03_;
  assign celloutsig_0_4z = celloutsig_0_2z[8:1] == in_data[84:77];
  assign celloutsig_0_27z = { celloutsig_0_14z[3:1], celloutsig_0_8z } >= { celloutsig_0_1z[6:4], celloutsig_0_4z };
  assign celloutsig_1_10z = ! celloutsig_1_9z[8:5];
  assign celloutsig_0_21z = ! { in_data[49:18], celloutsig_0_18z };
  assign celloutsig_1_11z = { celloutsig_1_4z[5:4], celloutsig_1_6z } || { celloutsig_1_9z[6], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[131:104] || in_data[165:138];
  assign celloutsig_0_18z = celloutsig_0_2z[7:1] < { celloutsig_0_2z[3], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_1_3z = in_data[156:151] < { celloutsig_1_0z[3:1], celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_0z[1:0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[151:141], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_12z = { in_data[169:168], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, celloutsig_1_4z[4:3], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_1z = { in_data[72], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[86:67] };
  assign celloutsig_0_14z = celloutsig_0_7z[12:3] % { 1'h1, celloutsig_0_1z[14:10], celloutsig_0_3z };
  assign celloutsig_0_2z = celloutsig_0_1z[11:0] % { 1'h1, celloutsig_0_1z[16:6] };
  assign celloutsig_1_15z = in_data[185:179] % { 1'h1, celloutsig_1_8z[9:4] };
  assign celloutsig_1_4z = in_data[185:179] * { in_data[160:156], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_17z = celloutsig_1_15z[5] ? { celloutsig_1_14z[2:0], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_16z } : { celloutsig_1_4z[6:3], celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_7z = in_data[41] ? { in_data[93:57], celloutsig_0_5z } : { celloutsig_0_1z[9:4], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[101:98], celloutsig_1_1z, celloutsig_1_3z } !== celloutsig_1_0z[9:4];
  assign celloutsig_1_16z = { celloutsig_1_12z[10:7], celloutsig_1_2z } !== celloutsig_1_4z;
  assign celloutsig_0_8z = celloutsig_0_0z[6:0] !== celloutsig_0_7z[18:12];
  assign celloutsig_1_0z = ~ in_data[186:177];
  assign celloutsig_1_13z = ~^ { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_4z[5:1], celloutsig_1_5z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_9z[3:1], 1'h0, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[50:47] >>> celloutsig_0_0z[4:1];
  assign celloutsig_0_0z = in_data[11:2] ~^ in_data[17:8];
  assign celloutsig_1_9z = celloutsig_1_8z ~^ { in_data[156:153], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_9z[6], celloutsig_1_2z, celloutsig_1_2z } ^ celloutsig_1_4z;
  assign celloutsig_0_5z = { celloutsig_0_1z[17:11], celloutsig_0_3z } ^ celloutsig_0_2z[11:1];
  assign celloutsig_0_12z = celloutsig_0_7z[19:16] ^ celloutsig_0_1z[12:9];
  assign celloutsig_1_2z = celloutsig_1_0z[3:1] ^ celloutsig_1_0z[2:0];
  assign celloutsig_0_6z = ~((celloutsig_0_5z[2] & celloutsig_0_3z[1]) | (celloutsig_0_2z[6] & celloutsig_0_5z[1]));
  assign celloutsig_0_9z[6:1] = celloutsig_0_7z[32:27] ^ in_data[28:23];
  assign celloutsig_0_9z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z };
endmodule
