
*** Running vivado
    with args -log Uart_ETH_tier2_xbar_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_ETH_tier2_xbar_1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Uart_ETH_tier2_xbar_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 389.285 ; gain = 81.105
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_tier2_xbar_1_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_tier2_xbar_1_0/synth/Uart_ETH_tier2_xbar_1_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' (1#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' (3#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter' [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter' (4#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' (4#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (5#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (5#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (5#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (6#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (6#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' (7#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' (8#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_tier2_xbar_1_0' (9#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_tier2_xbar_1_0/synth/Uart_ETH_tier2_xbar_1_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 508.785 ; gain = 200.605
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 508.785 ; gain = 200.605
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 756.445 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 756.445 ; gain = 448.266
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 756.445 ; gain = 448.266
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 756.445 ; gain = 448.266
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 756.445 ; gain = 448.266
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 756.445 ; gain = 448.266
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:09 . Memory (MB): peak = 756.445 ; gain = 448.266
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 756.445 ; gain = 448.266
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 756.445 ; gain = 448.266
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 756.445 ; gain = 448.266
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 756.445 ; gain = 448.266
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 756.445 ; gain = 448.266
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 756.445 ; gain = 448.266
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 756.445 ; gain = 448.266
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 756.445 ; gain = 448.266

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     9|
|3     |LUT3 |     5|
|4     |LUT4 |    75|
|5     |LUT5 |     4|
|6     |LUT6 |    21|
|7     |FDRE |   126|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 756.445 ; gain = 448.266
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 756.445 ; gain = 453.797
