<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="design_1_wrapper_sim_wrapper_behav.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_design_1_versal_cips_0_0_stub_sv " />
            <top_module name="\$unit_xlnoc_snoc_sysc_inst_0_stub_sv " />
            <top_module name="axi_dma_pkg" />
            <top_module name="design_1_wrapper_sim_wrapper" />
            <top_module name="glbl" />
            <top_module name="ipif_pkg" />
            <top_module name="lib_pkg" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="18508924fs"></ZoomStartTime>
      <ZoomEndTime time="18576434fs"></ZoomEndTime>
      <Cursor1Time time="17166211fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="210"></NameColumnWidth>
      <ValueColumnWidth column_width="142"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="7" />
   <wvobject type="protoinst" fp_name="/design_1_wrapper_sim_wrapper/design_1_wrapper_i/design_1_i/axi_dma_0/S_AXI_LITE">
      <obj_property name="ElementShortName">S_AXI_LITE</obj_property>
      <obj_property name="ObjectShortName">S_AXI_LITE</obj_property>
   </wvobject>
   <wvobject type="protoinst" fp_name="/design_1_wrapper_sim_wrapper/design_1_wrapper_i/design_1_i/axi_dma_0/M_AXIS_MM2S">
      <obj_property name="ElementShortName">M_AXIS_MM2S</obj_property>
      <obj_property name="ObjectShortName">M_AXIS_MM2S</obj_property>
   </wvobject>
   <wvobject type="protoinst" fp_name="/design_1_wrapper_sim_wrapper/design_1_wrapper_i/design_1_i/axi_dma_0/M_AXI_MM2S">
      <obj_property name="ElementShortName">M_AXI_MM2S</obj_property>
      <obj_property name="ObjectShortName">M_AXI_MM2S</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/design_1_wrapper_sim_wrapper/design_1_wrapper_i/design_1_i/ai_engine_0_ss/bf_ifft_pl_0/inst/dmatx_inst/din0_dma_ram_rdy">
      <obj_property name="ElementShortName">din0_dma_ram_rdy</obj_property>
      <obj_property name="ObjectShortName">din0_dma_ram_rdy</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/design_1_wrapper_sim_wrapper/design_1_wrapper_i/design_1_i/ai_engine_0_ss/bf_ifft_pl_0/inst/dmatx_inst/din0_dma_axi_tvld">
      <obj_property name="ElementShortName">din0_dma_axi_tvld</obj_property>
      <obj_property name="ObjectShortName">din0_dma_axi_tvld</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/design_1_wrapper_sim_wrapper/design_1_wrapper_i/design_1_i/ai_engine_0_ss/bf_ifft_pl_0/inst/dmatx_inst/din0_dma_axi_trdy">
      <obj_property name="ElementShortName">din0_dma_axi_trdy</obj_property>
      <obj_property name="ObjectShortName">din0_dma_axi_trdy</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/design_1_wrapper_sim_wrapper/design_1_wrapper_i/design_1_i/ai_engine_0_ss/bf_ifft_pl_0/inst/din0_inst/w_addr_p0">
      <obj_property name="ElementShortName">w_addr_p0[13:0]</obj_property>
      <obj_property name="ObjectShortName">w_addr_p0[13:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
