{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670193887303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670193887308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 16:44:47 2022 " "Processing started: Sun Dec  4 16:44:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670193887308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670193887308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Testing4BitDecrementer -c Testing4BitDecrementer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Testing4BitDecrementer -c Testing4BitDecrementer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670193887308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670193887704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670193887704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing4bitdecrementer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing4bitdecrementer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Testing4BitDecrementer " "Found entity 1: Testing4BitDecrementer" {  } { { "Testing4BitDecrementer.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/Testing4BitDecrementer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670193891862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670193891862 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Testing4BitDecrementer " "Elaborating entity \"Testing4BitDecrementer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670193892163 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670193892279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670193892279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst6 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst6\"" {  } { { "Testing4BitDecrementer.bdf" "inst6" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/Testing4BitDecrementer.bdf" { { 760 952 1072 936 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670193892280 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seven_seg_decoder.v(9) " "Verilog HDL Case Statement warning at seven_seg_decoder.v(9): incomplete case statement has no default case item" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1670193892297 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670193892297 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670193892297 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670193892297 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670193892297 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"E\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670193892297 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670193892297 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G seven_seg_decoder.v(7) " "Verilog HDL Always Construct warning at seven_seg_decoder.v(7): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1670193892298 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G seven_seg_decoder.v(7) " "Inferred latch for \"G\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670193892298 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F seven_seg_decoder.v(7) " "Inferred latch for \"F\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670193892298 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E seven_seg_decoder.v(7) " "Inferred latch for \"E\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670193892298 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D seven_seg_decoder.v(7) " "Inferred latch for \"D\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670193892298 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C seven_seg_decoder.v(7) " "Inferred latch for \"C\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670193892298 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B seven_seg_decoder.v(7) " "Inferred latch for \"B\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670193892298 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A seven_seg_decoder.v(7) " "Inferred latch for \"A\" at seven_seg_decoder.v(7)" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670193892298 "|Testing4BitDecrementer|seven_seg_decoder:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "4_bit_parallel_access_register.bdf 1 1 " "Using design file 4_bit_parallel_access_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4_Bit_Parallel_Access_Register " "Found entity 1: 4_Bit_Parallel_Access_Register" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670193892398 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670193892398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_Bit_Parallel_Access_Register 4_Bit_Parallel_Access_Register:inst8 " "Elaborating entity \"4_Bit_Parallel_Access_Register\" for hierarchy \"4_Bit_Parallel_Access_Register:inst8\"" {  } { { "Testing4BitDecrementer.bdf" "inst8" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/Testing4BitDecrementer.bdf" { { 760 696 816 920 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670193892400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to1mux.bdf 1 1 " "Using design file 2to1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to1Mux " "Found entity 1: 2to1Mux" {  } { { "2to1mux.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/2to1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670193892482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670193892482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to1Mux 4_Bit_Parallel_Access_Register:inst8\|2to1Mux:mux0 " "Elaborating entity \"2to1Mux\" for hierarchy \"4_Bit_Parallel_Access_Register:inst8\|2to1Mux:mux0\"" {  } { { "4_bit_parallel_access_register.bdf" "mux0" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 592 696 792 688 "mux0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670193892482 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670193893089 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670193893089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:inst2 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:inst2\"" {  } { { "Testing4BitDecrementer.bdf" "inst2" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/Testing4BitDecrementer.bdf" { { 208 120 272 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670193893089 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670193893862 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670193893862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 clock_generator:inst2\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"clock_generator:inst2\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/clock_generator.bdf" { { 104 184 336 168 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670193893864 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4muxes.bdf 1 1 " "Using design file 4muxes.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4Muxes " "Found entity 1: 4Muxes" {  } { { "4muxes.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4muxes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670193894124 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670193894124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4Muxes 4Muxes:inst11 " "Elaborating entity \"4Muxes\" for hierarchy \"4Muxes:inst11\"" {  } { { "Testing4BitDecrementer.bdf" "inst11" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/Testing4BitDecrementer.bdf" { { 808 488 584 1000 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670193894124 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4_bit_decrementer.bdf 1 1 " "Using design file 4_bit_decrementer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4_Bit_Decrementer " "Found entity 1: 4_Bit_Decrementer" {  } { { "4_bit_decrementer.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_decrementer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670193894239 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670193894239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_Bit_Decrementer 4_Bit_Decrementer:inst13 " "Elaborating entity \"4_Bit_Decrementer\" for hierarchy \"4_Bit_Decrementer:inst13\"" {  } { { "Testing4BitDecrementer.bdf" "inst13" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/Testing4BitDecrementer.bdf" { { 600 824 952 696 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670193894239 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.v 1 1 " "Using design file fa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670193894354 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670193894354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA 4_Bit_Decrementer:inst13\|FA:inst " "Elaborating entity \"FA\" for hierarchy \"4_Bit_Decrementer:inst13\|FA:inst\"" {  } { { "4_bit_decrementer.bdf" "inst" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_decrementer.bdf" { { 680 576 712 792 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670193894354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst6\|A " "Latch seven_seg_decoder:inst6\|A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst8\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst8\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894859 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst6\|B " "Latch seven_seg_decoder:inst6\|B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst8\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst8\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894859 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst6\|C " "Latch seven_seg_decoder:inst6\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst8\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst8\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894859 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst6\|D " "Latch seven_seg_decoder:inst6\|D has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst8\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst8\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894859 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst6\|E " "Latch seven_seg_decoder:inst6\|E has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst8\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst8\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894859 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst6\|F " "Latch seven_seg_decoder:inst6\|F has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst8\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst8\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894861 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst6\|G " "Latch seven_seg_decoder:inst6\|G has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst8\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst8\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894861 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst15\|A " "Latch seven_seg_decoder:inst15\|A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst16\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst16\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894861 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst15\|B " "Latch seven_seg_decoder:inst15\|B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst16\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst16\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894861 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst15\|C " "Latch seven_seg_decoder:inst15\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst16\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst16\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894861 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst15\|D " "Latch seven_seg_decoder:inst15\|D has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst16\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst16\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894862 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst15\|E " "Latch seven_seg_decoder:inst15\|E has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst16\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst16\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894862 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst15\|F " "Latch seven_seg_decoder:inst15\|F has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst16\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst16\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894862 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst15\|G " "Latch seven_seg_decoder:inst15\|G has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst16\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst16\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894862 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst4\|A " "Latch seven_seg_decoder:inst4\|A has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst7\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst7\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894862 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst4\|B " "Latch seven_seg_decoder:inst4\|B has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst7\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst7\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894863 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst4\|C " "Latch seven_seg_decoder:inst4\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst7\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst7\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894863 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst4\|D " "Latch seven_seg_decoder:inst4\|D has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst7\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst7\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894863 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst4\|E " "Latch seven_seg_decoder:inst4\|E has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst7\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst7\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894863 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst4\|F " "Latch seven_seg_decoder:inst4\|F has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst7\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst7\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894863 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seven_seg_decoder:inst4\|G " "Latch seven_seg_decoder:inst4\|G has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA 4_Bit_Parallel_Access_Register:inst7\|dff1 " "Ports D and ENA on the latch are fed by the same signal 4_Bit_Parallel_Access_Register:inst7\|dff1" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1112 1176 680 "dff1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670193894865 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670193894865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670193894929 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670193895568 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670193895568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670193895862 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670193895862 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670193895862 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670193895862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670193895949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  4 16:44:55 2022 " "Processing ended: Sun Dec  4 16:44:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670193895949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670193895949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670193895949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670193895949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670193897446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670193897450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 16:44:56 2022 " "Processing started: Sun Dec  4 16:44:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670193897450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670193897450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Testing4BitDecrementer -c Testing4BitDecrementer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Testing4BitDecrementer -c Testing4BitDecrementer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670193897450 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670193897492 ""}
{ "Info" "0" "" "Project  = Testing4BitDecrementer" {  } {  } 0 0 "Project  = Testing4BitDecrementer" 0 0 "Fitter" 0 0 1670193897492 ""}
{ "Info" "0" "" "Revision = Testing4BitDecrementer" {  } {  } 0 0 "Revision = Testing4BitDecrementer" 0 0 "Fitter" 0 0 1670193897492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670193897647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670193897651 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Testing4BitDecrementer EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Testing4BitDecrementer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670193897782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670193897818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670193897818 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670193898010 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670193898101 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670193898101 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670193898101 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670193898101 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670193898101 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670193898101 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670193898101 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670193898101 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670193898101 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670193898101 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670193898103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670193898103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670193898103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670193898103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670193898103 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670193898103 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670193898104 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1670193898717 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Testing4BitDecrementer.sdc " "Synopsys Design Constraints File file not found: 'Testing4BitDecrementer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670193898718 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670193898719 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670193898720 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670193898721 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670193898721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_IN~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK_IN~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670193898730 ""}  } { { "Testing4BitDecrementer.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/Testing4BitDecrementer.bdf" { { 232 -88 80 248 "CLK_IN" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670193898730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "Automatically promoted node clock_generator:inst2\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670193898730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst2\|clock_divider_1024:inst\|inst10~0 " "Destination node clock_generator:inst2\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670193898730 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670193898730 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670193898730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_seg_decoder:inst15\|WideOr0~0  " "Automatically promoted node seven_seg_decoder:inst15\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670193898730 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670193898730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_seg_decoder:inst4\|WideOr0~0  " "Automatically promoted node seven_seg_decoder:inst4\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670193898732 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670193898732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_seg_decoder:inst6\|WideOr0~0  " "Automatically promoted node seven_seg_decoder:inst6\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670193898732 ""}  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Final Project/Testing4BitDecrementer/seven_seg_decoder.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670193898732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670193898732 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst2\|clock_divider_1024:inst8\|inst10~0 " "Destination node clock_generator:inst2\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670193898732 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670193898732 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670193898732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:inst2\|inst6  " "Automatically promoted node clock_generator:inst2\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670193898733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4_Bit_Parallel_Access_Register:inst8\|inst8 " "Destination node 4_Bit_Parallel_Access_Register:inst8\|inst8" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1400 1464 680 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670193898733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4_Bit_Parallel_Access_Register:inst8\|inst9 " "Destination node 4_Bit_Parallel_Access_Register:inst8\|inst9" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1688 1752 680 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670193898733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4_Bit_Parallel_Access_Register:inst16\|inst8 " "Destination node 4_Bit_Parallel_Access_Register:inst16\|inst8" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1400 1464 680 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670193898733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4_Bit_Parallel_Access_Register:inst16\|inst9 " "Destination node 4_Bit_Parallel_Access_Register:inst16\|inst9" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1688 1752 680 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670193898733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4_Bit_Parallel_Access_Register:inst7\|inst8 " "Destination node 4_Bit_Parallel_Access_Register:inst7\|inst8" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1400 1464 680 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670193898733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "4_Bit_Parallel_Access_Register:inst7\|inst9 " "Destination node 4_Bit_Parallel_Access_Register:inst7\|inst9" {  } { { "4_bit_parallel_access_register.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/4_bit_parallel_access_register.bdf" { { 600 1688 1752 680 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670193898733 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:inst2\|inst6~0 " "Destination node clock_generator:inst2\|inst6~0" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/clock_generator.bdf" { { 336 792 856 416 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670193898733 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670193898733 ""}  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/Final Project/Testing4BitDecrementer/clock_generator.bdf" { { 336 792 856 416 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670193898733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670193898997 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670193898997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670193898997 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670193898998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670193898998 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670193898998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670193898998 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670193898998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670193898998 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670193898998 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670193898998 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670193899029 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670193899061 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670193900153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670193900217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670193900234 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670193903306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670193903306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670193903540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "U:/CPRE281/Final Project/Testing4BitDecrementer/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670193904925 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670193904925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670193905473 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670193905473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670193905476 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670193905645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670193905654 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670193905841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670193905841 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670193906014 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670193906242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CPRE281/Final Project/Testing4BitDecrementer/output_files/Testing4BitDecrementer.fit.smsg " "Generated suppressed messages file U:/CPRE281/Final Project/Testing4BitDecrementer/output_files/Testing4BitDecrementer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670193906660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6373 " "Peak virtual memory: 6373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670193907567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  4 16:45:07 2022 " "Processing ended: Sun Dec  4 16:45:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670193907567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670193907567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670193907567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670193907567 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670193909813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670193909818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 16:45:09 2022 " "Processing started: Sun Dec  4 16:45:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670193909818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670193909818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Testing4BitDecrementer -c Testing4BitDecrementer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Testing4BitDecrementer -c Testing4BitDecrementer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670193909818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670193910116 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670193911209 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670193911281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670193912359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  4 16:45:12 2022 " "Processing ended: Sun Dec  4 16:45:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670193912359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670193912359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670193912359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670193912359 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670193913103 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670193913684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670193913688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  4 16:45:13 2022 " "Processing started: Sun Dec  4 16:45:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670193913688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670193913688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Testing4BitDecrementer -c Testing4BitDecrementer " "Command: quartus_sta Testing4BitDecrementer -c Testing4BitDecrementer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670193913688 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670193913735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1670193913939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670193913939 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193913976 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193913976 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1670193914234 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Testing4BitDecrementer.sdc " "Synopsys Design Constraints File file not found: 'Testing4BitDecrementer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670193914367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193914367 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst2\|inst6 clock_generator:inst2\|inst6 " "create_clock -period 1.000 -name clock_generator:inst2\|inst6 clock_generator:inst2\|inst6" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst2\|clock_divider_1024:inst8\|inst10 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name clock_generator:inst2\|clock_divider_1024:inst8\|inst10 clock_generator:inst2\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_generator:inst2\|clock_divider_1024:inst\|inst10 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name clock_generator:inst2\|clock_divider_1024:inst\|inst10 clock_generator:inst2\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_IN CLK_IN " "create_clock -period 1.000 -name CLK_IN CLK_IN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst8\|dff1 4_Bit_Parallel_Access_Register:inst8\|dff1 " "create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst8\|dff1 4_Bit_Parallel_Access_Register:inst8\|dff1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst16\|dff1 4_Bit_Parallel_Access_Register:inst16\|dff1 " "create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst16\|dff1 4_Bit_Parallel_Access_Register:inst16\|dff1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst7\|dff1 4_Bit_Parallel_Access_Register:inst7\|dff1 " "create_clock -period 1.000 -name 4_Bit_Parallel_Access_Register:inst7\|dff1 4_Bit_Parallel_Access_Register:inst7\|dff1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670193914368 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670193914368 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670193914371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670193914372 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670193914372 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670193914467 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670193914525 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670193914525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.789 " "Worst-case setup slack is -2.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.789             -23.893 clock_generator:inst2\|inst6  " "   -2.789             -23.893 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.713             -15.115 4_Bit_Parallel_Access_Register:inst16\|dff1  " "   -2.713             -15.115 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.571             -16.049 4_Bit_Parallel_Access_Register:inst7\|dff1  " "   -2.571             -16.049 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.499             -16.642 4_Bit_Parallel_Access_Register:inst8\|dff1  " "   -2.499             -16.642 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -7.082 CLK_IN  " "   -2.289              -7.082 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.265              -6.641 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "   -2.265              -6.641 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.897              -3.359 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "   -1.897              -3.359 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193914549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLK_IN  " "    0.402               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "    0.402               0.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 clock_generator:inst2\|inst6  " "    0.407               0.000 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1  " "    0.832               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.103               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1  " "    1.103               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.319               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1  " "    1.319               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193914576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670193914610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670193914635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 CLK_IN  " "   -3.000             -15.850 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 clock_generator:inst2\|inst6  " "   -1.285             -15.420 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "   -1.285              -7.710 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1  " "    0.443               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1  " "    0.465               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1  " "    0.474               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193914660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193914660 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670193915095 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670193915109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670193915286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670193915375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670193915403 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670193915403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.475 " "Worst-case setup slack is -2.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.475             -13.684 4_Bit_Parallel_Access_Register:inst16\|dff1  " "   -2.475             -13.684 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.420             -20.641 clock_generator:inst2\|inst6  " "   -2.420             -20.641 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.392             -14.794 4_Bit_Parallel_Access_Register:inst7\|dff1  " "   -2.392             -14.794 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284             -15.293 4_Bit_Parallel_Access_Register:inst8\|dff1  " "   -2.284             -15.293 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.040              -5.575 CLK_IN  " "   -2.040              -5.575 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.993              -5.151 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "   -1.993              -5.151 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.651              -2.638 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "   -1.651              -2.638 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193915429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLK_IN  " "    0.353               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "    0.353               0.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "    0.354               0.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clock_generator:inst2\|inst6  " "    0.365               0.000 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1  " "    0.877               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1  " "    1.145               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.329               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1  " "    1.329               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193915455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670193915481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670193915506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 CLK_IN  " "   -3.000             -15.850 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 clock_generator:inst2\|inst6  " "   -1.285             -15.420 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "   -1.285              -7.710 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1  " "    0.398               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1  " "    0.398               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1  " "    0.430               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193915532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193915532 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670193915983 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670193916094 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670193916096 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670193916096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.164 " "Worst-case setup slack is -1.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164              -6.971 4_Bit_Parallel_Access_Register:inst7\|dff1  " "   -1.164              -6.971 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.130              -7.216 4_Bit_Parallel_Access_Register:inst8\|dff1  " "   -1.130              -7.216 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.002              -7.354 clock_generator:inst2\|inst6  " "   -1.002              -7.354 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.952              -5.185 4_Bit_Parallel_Access_Register:inst16\|dff1  " "   -0.952              -5.185 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.599              -0.599 CLK_IN  " "   -0.599              -0.599 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598              -0.598 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "   -0.598              -0.598 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.477              -0.477 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "   -0.477              -0.477 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193916122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLK_IN  " "    0.180               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clock_generator:inst2\|inst6  " "    0.188               0.000 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1  " "    0.228               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1  " "    0.315               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1  " "    0.469               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193916149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670193916178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1670193916206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.600 CLK_IN  " "   -3.000             -13.600 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 clock_generator:inst2\|inst6  " "   -1.000             -12.000 clock_generator:inst2\|inst6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 clock_generator:inst2\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10  " "   -1.000              -6.000 clock_generator:inst2\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1  " "    0.366               0.000 4_Bit_Parallel_Access_Register:inst7\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1  " "    0.392               0.000 4_Bit_Parallel_Access_Register:inst8\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1  " "    0.423               0.000 4_Bit_Parallel_Access_Register:inst16\|dff1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670193916234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670193916234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670193917277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670193917277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670193917616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  4 16:45:17 2022 " "Processing ended: Sun Dec  4 16:45:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670193917616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670193917616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670193917616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670193917616 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus Prime Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670193920344 ""}
