{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Web Edition " "Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 18:51:56 2016 " "Info: Processing started: Mon May 02 18:51:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jtd -c jtd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jtd -c jtd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdivision.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fdivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdivision " "Info: Found entity 1: fdivision" {  } { { "fdivision.v" "" { Text "D:/jtd/fdivision.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_lights.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file traffic_lights.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_lights " "Info: Found entity 1: traffic_lights" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.v" "" { Text "D:/jtd/display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file jtd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 jtd " "Info: Found entity 1: jtd" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "jtd " "Info: Elaborating entity \"jtd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_lights traffic_lights:inst2 " "Info: Elaborating entity \"traffic_lights\" for hierarchy \"traffic_lights:inst2\"" {  } { { "jtd.bdf" "inst2" { Schematic "D:/jtd/jtd.bdf" { { 88 424 536 280 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 traffic_lights.v(20) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(20): truncated value with size 32 to match size of target (1)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(47) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(47): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(53) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(53): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(54) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(54): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(68) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(68): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(69) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(69): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(81) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(81): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(88) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(88): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(89) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(89): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(101) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(101): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 traffic_lights.v(102) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(102): truncated value with size 32 to match size of target (5)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 traffic_lights.v(115) " "Warning (10230): Verilog HDL assignment warning at traffic_lights.v(115): truncated value with size 32 to match size of target (1)" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdivision fdivision:inst1 " "Info: Elaborating entity \"fdivision\" for hierarchy \"fdivision:inst1\"" {  } { { "jtd.bdf" "inst1" { Schematic "D:/jtd/jtd.bdf" { { 296 160 256 392 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst3 " "Info: Elaborating entity \"display\" for hierarchy \"display:inst3\"" {  } { { "jtd.bdf" "inst3" { Schematic "D:/jtd/jtd.bdf" { { 152 776 976 280 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "display:inst3\|M0\[7\] High " "Info: Power-up level of register \"display:inst3\|M0\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "display:inst3\|M0\[7\] data_in VCC " "Warning: Reduced register \"display:inst3\|M0\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "display:inst3\|C1\[7\] High " "Info: Power-up level of register \"display:inst3\|C1\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "display:inst3\|C1\[7\] data_in VCC " "Warning: Reduced register \"display:inst3\|C1\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "display:inst3\|C0\[7\] High " "Info: Power-up level of register \"display:inst3\|C0\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "display:inst3\|C0\[7\] data_in VCC " "Warning: Reduced register \"display:inst3\|C0\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "display:inst3\|M1\[7\] High " "Info: Power-up level of register \"display:inst3\|M1\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "display:inst3\|M1\[7\] data_in VCC " "Warning: Reduced register \"display:inst3\|M1\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "display:inst3\|C1\[0\] display:inst3\|C1\[3\] " "Info: Duplicate register \"display:inst3\|C1\[0\]\" merged to single register \"display:inst3\|C1\[3\]\"" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "display:inst3\|M1\[3\] display:inst3\|M1\[0\] " "Info: Duplicate register \"display:inst3\|M1\[3\]\" merged to single register \"display:inst3\|M1\[0\]\"" {  } { { "display.v" "" { Text "D:/jtd/display.v" 161 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|jtd\|traffic_lights:inst2\|state 4 " "Info: State machine \"\|jtd\|traffic_lights:inst2\|state\" contains 4 states" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|jtd\|traffic_lights:inst2\|state " "Info: Selected Auto state machine encoding method for state machine \"\|jtd\|traffic_lights:inst2\|state\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|jtd\|traffic_lights:inst2\|state " "Info: Encoding result for state machine \"\|jtd\|traffic_lights:inst2\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_lights:inst2\|state.s4 " "Info: Encoded state bit \"traffic_lights:inst2\|state.s4\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_lights:inst2\|state.s3 " "Info: Encoded state bit \"traffic_lights:inst2\|state.s3\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_lights:inst2\|state.s2 " "Info: Encoded state bit \"traffic_lights:inst2\|state.s2\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "traffic_lights:inst2\|state.s1 " "Info: Encoded state bit \"traffic_lights:inst2\|state.s1\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|jtd\|traffic_lights:inst2\|state.s1 0000 " "Info: State \"\|jtd\|traffic_lights:inst2\|state.s1\" uses code string \"0000\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|jtd\|traffic_lights:inst2\|state.s3 0101 " "Info: State \"\|jtd\|traffic_lights:inst2\|state.s3\" uses code string \"0101\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|jtd\|traffic_lights:inst2\|state.s2 0011 " "Info: State \"\|jtd\|traffic_lights:inst2\|state.s2\" uses code string \"0011\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|jtd\|traffic_lights:inst2\|state.s4 1001 " "Info: State \"\|jtd\|traffic_lights:inst2\|state.s4\" uses code string \"1001\"" {  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "traffic_lights.v" "" { Text "D:/jtd/traffic_lights.v" 12 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "C0\[7\] VCC " "Warning: Pin \"C0\[7\]\" stuck at VCC" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 224 1056 1232 240 "C0\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "C1\[7\] VCC " "Warning: Pin \"C1\[7\]\" stuck at VCC" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 208 1080 1256 224 "C1\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "M0\[7\] VCC " "Warning: Pin \"M0\[7\]\" stuck at VCC" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 192 1104 1280 208 "M0\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "M1\[7\] VCC " "Warning: Pin \"M1\[7\]\" stuck at VCC" {  } { { "jtd.bdf" "" { Schematic "D:/jtd/jtd.bdf" { { 176 1128 1304 192 "M1\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "297 " "Info: Implemented 297 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "256 " "Info: Implemented 256 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Allocated 138 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 18:52:00 2016 " "Info: Processing ended: Mon May 02 18:52:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
