
synthesis -f "MakeFPGA_Implementation_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Fri Oct 27 22:44:58 2017


Command Line:  synthesis -f MakeFPGA_Implementation_lattice.synproj -gui -msgset D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is QFN32.
The -d option is LCMXO2-256HC.
Using package QFN32.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-256HC

### Package : QFN32

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = MakeFPGA_Top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project (searchpath added)
-p D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project/Implementation (searchpath added)
-p D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project (searchpath added)
Verilog design file = D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project/Source/MakeFPGA_Top.v
Verilog design file = D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project/Source/AppModules/FreqDiv20Bit.v
Verilog design file = D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project/Source/uart_tx.v
Verilog design file = D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project/Source/baudgen_tx.v
Verilog design file = D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project/Source/baudgen_rx.v
Verilog design file = D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project/Source/uart_rx.v
NGD file = MakeFPGA_Implementation.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/makefpga_top.v. VERI-1482
    <postMsg mid="35901328" type="Info"    dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/makefpga_top.v(46): " arg1="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen.vh" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/makefpga_top.v" arg3="46"  />
Analyzing Verilog file d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/appmodules/freqdiv20bit.v. VERI-1482
Analyzing Verilog file d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_tx.v. VERI-1482
    <postMsg mid="35901328" type="Info"    dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_tx.v(19): " arg1="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen.vh" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_tx.v" arg3="19"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_tx.v(57): " arg1="state" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_tx.v" arg3="57"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_tx.v(57): " arg1="IDLE" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_tx.v" arg3="57"  />
Analyzing Verilog file d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_tx.v. VERI-1482
    <postMsg mid="35901328" type="Info"    dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_tx.v(12): " arg1="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen.vh" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_tx.v" arg3="12"  />
Analyzing Verilog file d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_rx.v. VERI-1482
    <postMsg mid="35901328" type="Info"    dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_rx.v(13): " arg1="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen.vh" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_rx.v" arg3="13"  />
Analyzing Verilog file d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_rx.v. VERI-1482
    <postMsg mid="35901328" type="Info"    dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_rx.v(18): " arg1="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen.vh" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_rx.v" arg3="18"  />
Analyzing Verilog file D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): MakeFPGA_Top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/makefpga_top.v(49): " arg1="MakeFPGA_Top" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/makefpga_top.v" arg3="49"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): " arg1="OSCH" arg2="D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1793"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/appmodules/freqdiv20bit.v(20): " arg1="FreqDiv20Bit" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/appmodules/freqdiv20bit.v" arg3="20"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/appmodules/freqdiv20bit.v(55): " arg1="32" arg2="20" arg3="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/appmodules/freqdiv20bit.v" arg4="55"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_rx.v(21): " arg1="uart_rx" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_rx.v" arg3="21"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_rx.v(32): " arg1="baudgen_rx" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_rx.v" arg3="32"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_rx.v(59): " arg1="32" arg2="8" arg3="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_rx.v" arg4="59"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_rx.v(67): " arg1="32" arg2="1" arg3="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_rx.v" arg4="67"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_rx.v(67): " arg1="32" arg2="4" arg3="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_rx.v" arg4="67"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_tx.v(23): " arg1="uart_tx" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_tx.v" arg3="23"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_tx.v(92): " arg1="32" arg2="5" arg3="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/uart_tx.v" arg4="92"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_tx.v(30): " arg1="baudgen_tx" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_tx.v" arg3="30"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_tx.v(53): " arg1="32" arg2="8" arg3="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_tx.v" arg4="53"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_tx.v(61): " arg1="32" arg2="1" arg3="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/baudgen_tx.v" arg4="61"  />
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/makefpga_top.v(217): " arg1="rstn_18" arg2="d:/programs/hubic/maker/business/fpga/education/fipsy midi merger/project/echo_project/source/makefpga_top.v" arg3="217"  />
Last elaborated design is MakeFPGA_Top()
Loading NGL library 'D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c256.nph' in environment: D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.41.
Top-level module name = MakeFPGA_Top.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pwr"  />
######## Converting I/O port PIN7 to output.
######## Converting I/O port PIN8 to output.
######## Converting I/O port PIN9 to input.
######## Converting I/O port PIN10 to output.
######## Converting I/O port PIN11 to output.
######## Converting I/O port PIN12 to output.
######## Converting I/O port PIN13 to output.
######## Converting I/O port PIN14 to output.
######## Converting I/O port PIN17 to output.
######## Converting I/O port PIN18 to output.
######## Converting I/O port PIN19 to output.
######## Converting I/O port PIN20 to output.



GSR will not be inferred because no asynchronous signal was found in the netlist.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\RX0/baudgen0/divcounter_i0"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\TX0/BAUD0/divcounter_i0"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\RX0/baudgen0/divcounter_i1"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\RX0/baudgen0/divcounter_i2"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\RX0/baudgen0/divcounter_i4"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\RX0/baudgen0/divcounter_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\RX0/baudgen0/divcounter_i7"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\TX0/BAUD0/divcounter_i1"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\TX0/BAUD0/divcounter_i2"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\TX0/BAUD0/divcounter_i4"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\TX0/BAUD0/divcounter_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\TX0/BAUD0/divcounter_i7"  />
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in MakeFPGA_Top_drc.log.
Loading NGL library 'D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    255 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file MakeFPGA_Implementation.ngd.

################### Begin Area Report (MakeFPGA_Top)######################
Number of register bits => 128 of 322 (39 % )
CCU2D => 32
FD1P3AX => 33
FD1P3IX => 29
FD1P3JX => 11
FD1S3AX => 10
FD1S3IX => 33
FD1S3JX => 12
GSR => 1
IB => 1
INV => 1
LUT4 => 75
OB => 12
OSCH => 1
PFUMX => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : PIN11_c, loads : 125
Clock Enable Nets
Number of Clock Enables: 8
Top 8 highest fanout Clock Enables:
  Net : PIN11_c_enable_56, loads : 22
  Net : RX0/load, loads : 8
  Net : TX0/PIN11_c_enable_41, loads : 8
  Net : PIN11_c_enable_34, loads : 1
  Net : PIN11_c_enable_23, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : TX0/load, loads : 26
  Net : PIN11_c_enable_56, loads : 22
  Net : n584, loads : 21
  Net : TX0/BAUD0/PIN11_c_enable_48, loads : 21
  Net : TX0/PIN10_c_2, loads : 20
  Net : RX0/baudgen0/clk_baud, loads : 9
  Net : RX0/baudgen0/divcounter_3, loads : 8
  Net : RX0/baudgen0/divcounter_5, loads : 8
  Net : RX0/load, loads : 8
  Net : TX0/PIN11_c_enable_41, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets PIN11_c]                 |    1.000 MHz|   75.517 MHz|     4  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 53.906  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.563  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-256HC -t QFN32 -s 4 -oc Commercial   "MakeFPGA_Implementation.ngd" -o "MakeFPGA_Implementation_map.ncd" -pr "MakeFPGA_Implementation.prf" -mp "MakeFPGA_Implementation.mrp" -lpf "D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project/Implementation/MakeFPGA_Implementation.lpf" -lpf "D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project/MakeFPGA.lpf" -c 0            
map:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: MakeFPGA_Implementation.ngd
   Picdevice="LCMXO2-256HC"

   Pictype="QFN32"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-256HCQFN32, Performance used: 4.

Loading device for application baspr from file 'xo2c256.nph' in environment: D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga.
    <postMsg mid="1100523" type="Warning" dynamic="2" navigation="2" arg0="D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project/MakeFPGA.lpf(39): Semantic error in &quot;FREQUENCY PORT &quot;MCLK&quot; 120.000000 MHz ;&quot;: " arg1="&quot;MCLK&quot; matches no ports in the design. " arg2="D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project/MakeFPGA.lpf" arg3="39"  />
Package Status:                     Final          Version 1.41.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    128 out of   322 (40%)
      PFU registers:          128 out of   256 (50%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:        75 out of   128 (59%)
      SLICEs as Logic/ROM:     75 out of   128 (59%)
      SLICEs as RAM:            0 out of    96 (0%)
      SLICEs as Carry:         32 out of   128 (25%)
   Number of LUT4s:        137 out of   256 (54%)
      Number used as logic LUTs:         73
      Number used as distributed RAM:     0
      Number used as ripple logic:       64
      Number used as shift registers:     0
   Number of PIO sites used: 13 + 4(JTAG) out of 22 (77%)
   Number of block RAMs:  0 out of 0
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net PIN11_c: 75 loads, 71 rising, 4 falling (Driver: OSCH_inst )
   Number of Clock Enables:  8
     Net rcv: 11 loads, 11 LSLICEs
     Net clk_baud: 5 loads, 5 LSLICEs
     Net PIN11_c_enable_34: 2 loads, 2 LSLICEs
     Net PIN11_c_enable_23: 1 loads, 1 LSLICEs
     Net RX0/load: 4 loads, 4 LSLICEs
     Net TX0/PIN11_c_enable_48: 12 loads, 12 LSLICEs
     Net TX0/PIN11_c_enable_41: 4 loads, 4 LSLICEs
     Net TX0/PIN11_c_enable_31: 1 loads, 1 LSLICEs
   Number of LSRs:  12
     Net n584: 11 loads, 11 LSLICEs
     Net PIN10_c_2: 11 loads, 11 LSLICEs
     Net clear: 3 loads, 3 LSLICEs
     Net state_1: 1 loads, 1 LSLICEs
     Net n232: 1 loads, 1 LSLICEs
     Net RX0/state_1: 3 loads, 3 LSLICEs
     Net RX0/bauden: 3 loads, 3 LSLICEs
     Net RX0/n618: 2 loads, 2 LSLICEs
     Net TX0/load: 9 loads, 9 LSLICEs
     Net TX0/baud_en: 3 loads, 3 LSLICEs
     Net TX0/n29: 2 loads, 2 LSLICEs
     Net TX0/PIN11_c_enable_31: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net TX0/load: 19 loads
     Net rcv: 16 loads
     Net PIN10_c_2: 12 loads
     Net TX0/PIN11_c_enable_48: 12 loads
     Net n584: 11 loads
     Net RX0/divcounter_3: 9 loads
     Net RX0/divcounter_5: 9 loads
     Net clk_baud: 7 loads
     Net RX0/n42: 7 loads
     Net state_0: 7 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 31 MB

Dumping design to file MakeFPGA_Implementation_map.ncd.

ncd2vdb "MakeFPGA_Implementation_map.ncd" ".vdbs/MakeFPGA_Implementation_map.vdb"

Loading device for application ncd2vdb from file 'xo2c256.nph' in environment: D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga.

mpartrce -p "MakeFPGA_Implementation.p2t" -f "MakeFPGA_Implementation.p3t" -tf "MakeFPGA_Implementation.pt" "MakeFPGA_Implementation_map.ncd" "MakeFPGA_Implementation.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "MakeFPGA_Implementation_map.ncd"
Fri Oct 27 22:45:01 2017

PAR: Place And Route Diamond (64-bit) 3.9.1.119.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "D:/Programs/Hubic/Maker/Business/FPGA/Education/FIPSY MIDI Merger/Project/ECHO_Project/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF MakeFPGA_Implementation_map.ncd MakeFPGA_Implementation.dir/5_1.ncd MakeFPGA_Implementation.prf
Preference file: MakeFPGA_Implementation.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file MakeFPGA_Implementation_map.ncd.
Design name: MakeFPGA_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     QFN32
Performance: 4
Loading device for application par from file 'xo2c256.nph' in environment: D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.41.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   13+4(JTAG)/56      30% used
                  13+4(JTAG)/22      77% bonded

   SLICE             75/128          58% used

   OSC                1/1           100% used


Number of Signals: 287
Number of Connections: 606
    <postMsg mid="61061045" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   13 out of 13 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    PIN11_c (driver: OSCH_inst, clk load #: 75)


The following 4 signals are selected to use the secondary clock routing resources:
    TX0/PIN11_c_enable_48 (driver: SLICE_91, clk load #: 0, sr load #: 0, ce load #: 12)
    n584 (driver: SLICE_92, clk load #: 0, sr load #: 11, ce load #: 0)
    PIN10_c_2 (driver: TX0/SLICE_33, clk load #: 0, sr load #: 11, ce load #: 0)
    rcv (driver: SLICE_82, clk load #: 0, sr load #: 0, ce load #: 11)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
...................
Placer score = 13609.
Finished Placer Phase 1.  REAL time: 6 secs 

Starting Placer Phase 2.
.
Placer score =  13573
Finished Placer Phase 2.  REAL time: 6 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "PIN11_c" from OSC on comp "OSCH_inst" on site "OSC", clk load = 75
  SECONDARY "TX0/PIN11_c_enable_48" from F1 on comp "SLICE_91" on site "R5C5A", clk load = 0, ce load = 12, sr load = 0
  SECONDARY "n584" from F0 on comp "SLICE_92" on site "R2C6A", clk load = 0, ce load = 0, sr load = 11
  SECONDARY "PIN10_c_2" from Q0 on comp "TX0/SLICE_33" on site "R2C6D", clk load = 0, ce load = 0, sr load = 11
  SECONDARY "rcv" from Q0 on comp "SLICE_82" on site "R5C5C", clk load = 0, ce load = 11, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 4 out of 8 (50%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   13 + 4(JTAG) out of 56 (30.4%) PIO sites used.
   13 + 4(JTAG) out of 22 (77.3%) bonded PIO sites used.
   Number of PIO comps: 13; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+--------------+------------+-----------+
| I/O Bank | Usage        | Bank Vccio | Bank Vref |
+----------+--------------+------------+-----------+
| 0        | 4 / 9 ( 44%) | 3.3V       | -         |
| 1        | 2 / 2 (100%) | 3.3V       | -         |
| 2        | 5 / 9 ( 55%) | 3.3V       | -         |
| 3        | 2 / 2 (100%) | 3.3V       | -         |
+----------+--------------+------------+-----------+

Total placer CPU time: 5 secs 

Dumping design to file MakeFPGA_Implementation.dir/5_1.ncd.

0 connections routed; 606 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 6 secs 

Start NBR router at 22:45:07 10/27/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 22:45:07 10/27/17

Start NBR section for initial routing at 22:45:07 10/27/17
Level 4, iteration 1
8(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.196ns/0.000ns; real time: 6 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 22:45:07 10/27/17
Level 4, iteration 1
2(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.196ns/0.000ns; real time: 6 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.196ns/0.000ns; real time: 6 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 22:45:07 10/27/17

Start NBR section for re-routing at 22:45:07 10/27/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 469.196ns/0.000ns; real time: 6 secs 

Start NBR section for post-routing at 22:45:07 10/27/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 469.196ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 6 secs 
Total REAL time: 7 secs 
Completely routed.
End of route.  606 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file MakeFPGA_Implementation.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 469.196
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 6 secs 
Total REAL time to completion: 7 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "MakeFPGA_Implementation.t2b" -w "MakeFPGA_Implementation.ncd" -jedec "MakeFPGA_Implementation.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.1.119
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file MakeFPGA_Implementation.ncd.
Design name: MakeFPGA_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     QFN32
Performance: 4
Loading device for application Bitgen from file 'xo2c256.nph' in environment: D:/Programs/LatticeDiamond/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.41.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from MakeFPGA_Implementation.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "MakeFPGA_Implementation.jed".
