Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 21 16:03:34 2023
| Host         : DESKTOP-GDBJFI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder3to8_timing_summary_routed.rpt -pb decoder3to8_timing_summary_routed.pb -rpx decoder3to8_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder3to8
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.351ns  (logic 5.451ns (58.293%)  route 3.900ns (41.707%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    Y4                   IBUF (Prop_ibuf_I_O)         1.511     1.511 r  in_IBUF[2]_inst/O
                         net (fo=8, routed)           1.839     3.350    in_IBUF[2]
    SLICE_X85Y83         LUT3 (Prop_lut3_I0_O)        0.154     3.504 r  out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.061     5.565    out_OBUF[5]
    V4                   OBUF (Prop_obuf_I_O)         3.787     9.351 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.351    out[5]
    V4                                                                r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.140ns  (logic 5.420ns (59.303%)  route 3.720ns (40.697%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    Y4                   IBUF (Prop_ibuf_I_O)         1.511     1.511 r  in_IBUF[2]_inst/O
                         net (fo=8, routed)           1.844     3.355    in_IBUF[2]
    SLICE_X85Y83         LUT3 (Prop_lut3_I1_O)        0.149     3.504 r  out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.875     5.379    out_OBUF[7]
    U5                   OBUF (Prop_obuf_I_O)         3.760     9.140 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.140    out[7]
    U5                                                                r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.080ns  (logic 5.440ns (59.917%)  route 3.639ns (40.084%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    AB4                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  in_IBUF[1]_inst/O
                         net (fo=8, routed)           1.831     3.343    in_IBUF[1]
    SLICE_X85Y83         LUT3 (Prop_lut3_I0_O)        0.152     3.495 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     5.303    out_OBUF[3]
    W1                   OBUF (Prop_obuf_I_O)         3.777     9.080 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.080    out[3]
    W1                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.977ns  (logic 5.223ns (58.186%)  route 3.754ns (41.814%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    Y4                   IBUF (Prop_ibuf_I_O)         1.511     1.511 r  in_IBUF[2]_inst/O
                         net (fo=8, routed)           1.839     3.350    in_IBUF[2]
    SLICE_X85Y83         LUT3 (Prop_lut3_I1_O)        0.124     3.474 r  out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.915     5.388    out_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         3.589     8.977 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.977    out[4]
    V5                                                                r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.936ns  (logic 5.443ns (60.912%)  route 3.493ns (39.088%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 f  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    Y4                   IBUF (Prop_ibuf_I_O)         1.511     1.511 f  in_IBUF[2]_inst/O
                         net (fo=8, routed)           1.829     3.340    in_IBUF[2]
    SLICE_X85Y83         LUT3 (Prop_lut3_I0_O)        0.152     3.492 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.156    out_OBUF[0]
    Y1                   OBUF (Prop_obuf_I_O)         3.781     8.936 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.936    out[0]
    Y1                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 5.198ns (58.423%)  route 3.699ns (41.577%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    Y4                   IBUF (Prop_ibuf_I_O)         1.511     1.511 r  in_IBUF[2]_inst/O
                         net (fo=8, routed)           1.844     3.355    in_IBUF[2]
    SLICE_X85Y83         LUT3 (Prop_lut3_I1_O)        0.124     3.479 r  out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.855     5.334    out_OBUF[6]
    V1                   OBUF (Prop_obuf_I_O)         3.564     8.898 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.898    out[6]
    V1                                                                r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.845ns  (logic 5.204ns (58.833%)  route 3.641ns (41.167%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 f  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    Y4                   IBUF (Prop_ibuf_I_O)         1.511     1.511 f  in_IBUF[2]_inst/O
                         net (fo=8, routed)           1.829     3.340    in_IBUF[2]
    SLICE_X85Y83         LUT3 (Prop_lut3_I0_O)        0.124     3.464 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.812     5.276    out_OBUF[1]
    W3                   OBUF (Prop_obuf_I_O)         3.569     8.845 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.845    out[1]
    W3                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.711ns  (logic 5.212ns (59.837%)  route 3.499ns (40.163%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    AB4                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  in_IBUF[1]_inst/O
                         net (fo=8, routed)           1.831     3.343    in_IBUF[1]
    SLICE_X85Y83         LUT3 (Prop_lut3_I1_O)        0.124     3.467 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.134    out_OBUF[2]
    W2                   OBUF (Prop_obuf_I_O)         3.577     8.711 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.711    out[2]
    W2                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.612ns (61.741%)  route 0.999ns (38.259%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 f  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    AB3                  IBUF (Prop_ibuf_I_O)         0.290     0.290 f  in_IBUF[0]_inst/O
                         net (fo=8, routed)           0.662     0.953    in_IBUF[0]
    SLICE_X85Y83         LUT3 (Prop_lut3_I0_O)        0.045     0.998 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     1.334    out_OBUF[2]
    W2                   OBUF (Prop_obuf_I_O)         1.277     2.611 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.611    out[2]
    W2                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.646ns  (logic 1.604ns (60.637%)  route 1.041ns (39.363%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    AB3                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  in_IBUF[0]_inst/O
                         net (fo=8, routed)           0.662     0.953    in_IBUF[0]
    SLICE_X85Y83         LUT3 (Prop_lut3_I1_O)        0.045     0.998 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.379     1.377    out_OBUF[1]
    W3                   OBUF (Prop_obuf_I_O)         1.269     2.646 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.646    out[1]
    W3                                                                r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.675ns  (logic 1.677ns (62.706%)  route 0.997ns (37.294%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 f  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    AB3                  IBUF (Prop_ibuf_I_O)         0.290     0.290 f  in_IBUF[0]_inst/O
                         net (fo=8, routed)           0.662     0.953    in_IBUF[0]
    SLICE_X85Y83         LUT3 (Prop_lut3_I1_O)        0.046     0.999 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.333    out_OBUF[0]
    Y1                   OBUF (Prop_obuf_I_O)         1.341     2.675 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.675    out[0]
    Y1                                                                r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.724ns  (logic 1.671ns (61.347%)  route 1.053ns (38.653%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB3                                               0.000     0.000 r  in[0] (IN)
                         net (fo=0)                   0.000     0.000    in[0]
    AB3                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  in_IBUF[0]_inst/O
                         net (fo=8, routed)           0.662     0.953    in_IBUF[0]
    SLICE_X85Y83         LUT3 (Prop_lut3_I1_O)        0.045     0.998 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.390     1.388    out_OBUF[3]
    W1                   OBUF (Prop_obuf_I_O)         1.336     2.724 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.724    out[3]
    W1                                                                r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.739ns  (logic 1.588ns (57.995%)  route 1.150ns (42.005%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    AB4                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  in_IBUF[1]_inst/O
                         net (fo=8, routed)           0.737     1.016    in_IBUF[1]
    SLICE_X85Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.061 r  out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.475    out_OBUF[6]
    V1                   OBUF (Prop_obuf_I_O)         1.264     2.739 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.739    out[6]
    V1                                                                r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.642ns (58.930%)  route 1.145ns (41.070%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    Y4                   IBUF (Prop_ibuf_I_O)         0.278     0.278 r  in_IBUF[2]_inst/O
                         net (fo=8, routed)           0.740     1.018    in_IBUF[2]
    SLICE_X85Y83         LUT3 (Prop_lut3_I1_O)        0.044     1.062 r  out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.404     1.467    out_OBUF[7]
    U5                   OBUF (Prop_obuf_I_O)         1.320     2.787 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.787    out[7]
    U5                                                                r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[1]
                            (input port)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.794ns  (logic 1.613ns (57.741%)  route 1.181ns (42.259%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 f  in[1] (IN)
                         net (fo=0)                   0.000     0.000    in[1]
    AB4                  IBUF (Prop_ibuf_I_O)         0.279     0.279 f  in_IBUF[1]_inst/O
                         net (fo=8, routed)           0.737     1.016    in_IBUF[1]
    SLICE_X85Y83         LUT3 (Prop_lut3_I2_O)        0.045     1.061 r  out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.444     1.505    out_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         1.289     2.794 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.794    out[4]
    V5                                                                r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (input port)
  Destination:            out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.911ns  (logic 1.671ns (57.401%)  route 1.240ns (42.599%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    Y4                   IBUF (Prop_ibuf_I_O)         0.278     0.278 r  in_IBUF[2]_inst/O
                         net (fo=8, routed)           0.739     1.017    in_IBUF[2]
    SLICE_X85Y83         LUT3 (Prop_lut3_I0_O)        0.044     1.061 r  out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.501     1.563    out_OBUF[5]
    V4                   OBUF (Prop_obuf_I_O)         1.349     2.911 r  out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.911    out[5]
    V4                                                                r  out[5] (OUT)
  -------------------------------------------------------------------    -------------------





