

================================================================
== Vitis HLS Report for 'path_thr_axis_Pipeline_VITIS_LOOP_31_1'
================================================================
* Date:           Wed Aug 30 10:22:11 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_path_Thr
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      103|      103|  1.030 us|  1.030 us|  103|  103|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |      100|      100|         2|          1|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    124|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     66|    -|
|Register         |        -|    -|      74|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      74|    190|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_248_p2                |         +|   0|  0|  39|          32|           1|
    |data_wr_fu_242_p2                 |         +|   0|  0|  39|          32|          32|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_104_p9           |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |select_ln51_fu_254_p3             |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 124|          73|          41|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |addr_loc_0_fu_94         |   9|          2|   32|         64|
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |strm_in_TDATA_blk_n      |   9|          2|    1|          2|
    |strm_out_TDATA_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  66|         14|   36|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |addr_flag_0_reg_192      |   1|   0|    1|          0|
    |addr_loc_0_fu_94         |  32|   0|   32|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |data_wr_reg_289          |  32|   0|   32|          0|
    |input_data_last_reg_284  |   1|   0|    1|          0|
    |input_data_user_reg_279  |   1|   0|    1|          0|
    |tmp_reg_275              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  74|   0|   74|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  path_thr_axis_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  path_thr_axis_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  path_thr_axis_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  path_thr_axis_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  path_thr_axis_Pipeline_VITIS_LOOP_31_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  path_thr_axis_Pipeline_VITIS_LOOP_31_1|  return value|
|addr_load               |   in|   32|     ap_none|                               addr_load|        scalar|
|strm_in_TDATA           |   in|   64|        axis|                        strm_in_V_data_V|       pointer|
|strm_in_TVALID          |   in|    1|        axis|                        strm_in_V_data_V|       pointer|
|strm_in_TREADY          |  out|    1|        axis|                        strm_in_V_dest_V|       pointer|
|strm_in_TDEST           |   in|    1|        axis|                        strm_in_V_dest_V|       pointer|
|strm_in_TKEEP           |   in|    8|        axis|                        strm_in_V_keep_V|       pointer|
|strm_in_TSTRB           |   in|    8|        axis|                        strm_in_V_strb_V|       pointer|
|strm_in_TUSER           |   in|    1|        axis|                        strm_in_V_user_V|       pointer|
|strm_in_TLAST           |   in|    1|        axis|                        strm_in_V_last_V|       pointer|
|strm_in_TID             |   in|    1|        axis|                          strm_in_V_id_V|       pointer|
|strm_out_TDATA          |  out|   32|        axis|                       strm_out_V_data_V|       pointer|
|strm_out_TREADY         |   in|    1|        axis|                       strm_out_V_data_V|       pointer|
|strm_out_TVALID         |  out|    1|        axis|                       strm_out_V_dest_V|       pointer|
|strm_out_TDEST          |  out|    1|        axis|                       strm_out_V_dest_V|       pointer|
|strm_out_TKEEP          |  out|    4|        axis|                       strm_out_V_keep_V|       pointer|
|strm_out_TSTRB          |  out|    4|        axis|                       strm_out_V_strb_V|       pointer|
|strm_out_TUSER          |  out|    1|        axis|                       strm_out_V_user_V|       pointer|
|strm_out_TLAST          |  out|    1|        axis|                       strm_out_V_last_V|       pointer|
|strm_out_TID            |  out|    1|        axis|                         strm_out_V_id_V|       pointer|
|statistics              |  out|   32|      ap_vld|                              statistics|       pointer|
|statistics_ap_vld       |  out|    1|      ap_vld|                              statistics|       pointer|
|addr_flag_0_out         |  out|    1|      ap_vld|                         addr_flag_0_out|       pointer|
|addr_flag_0_out_ap_vld  |  out|    1|      ap_vld|                         addr_flag_0_out|       pointer|
|addr_loc_0_out          |  out|   32|      ap_vld|                          addr_loc_0_out|       pointer|
|addr_loc_0_out_ap_vld   |  out|    1|      ap_vld|                          addr_loc_0_out|       pointer|
+------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%addr_loc_0 = alloca i32 1"   --->   Operation 6 'alloca' 'addr_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_user_V, i1 %strm_out_V_last_V, i1 %strm_out_V_id_V, i1 %strm_out_V_dest_V, void @empty_6"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, void @empty_7"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_out_V_dest_V, i1 %strm_out_V_id_V, i1 %strm_out_V_last_V, i1 %strm_out_V_user_V, i4 %strm_out_V_strb_V, i4 %strm_out_V_keep_V, i32 %strm_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_V_dest_V, i1 %strm_in_V_id_V, i1 %strm_in_V_last_V, i1 %strm_in_V_user_V, i8 %strm_in_V_strb_V, i8 %strm_in_V_keep_V, i64 %strm_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%addr_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %addr_load"   --->   Operation 11 'read' 'addr_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %addr_load_read, i32 %addr_loc_0"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.83>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%addr_flag_0 = phi i1 0, void %newFuncRoot, i1 1, void %while.body"   --->   Operation 14 'phi' 'addr_flag_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V, i32 1" [../hls_src/path_thr_axis.cpp:31]   --->   Operation 15 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp, void %while.end.exitStub, void %while.body" [../hls_src/path_thr_axis.cpp:31]   --->   Operation 16 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%addr_loc_0_load = load i32 %addr_loc_0" [../hls_src/path_thr_axis.cpp:51]   --->   Operation 17 'load' 'addr_loc_0_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %strm_in_V_data_V, i8 %strm_in_V_keep_V, i8 %strm_in_V_strb_V, i1 %strm_in_V_user_V, i1 %strm_in_V_last_V, i1 %strm_in_V_id_V, i1 %strm_in_V_dest_V" [../hls_src/path_thr_axis.cpp:36]   --->   Operation 18 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%input_data_data = extractvalue i84 %empty" [../hls_src/path_thr_axis.cpp:36]   --->   Operation 19 'extractvalue' 'input_data_data' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%input_data_user = extractvalue i84 %empty" [../hls_src/path_thr_axis.cpp:36]   --->   Operation 20 'extractvalue' 'input_data_user' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%input_data_last = extractvalue i84 %empty" [../hls_src/path_thr_axis.cpp:36]   --->   Operation 21 'extractvalue' 'input_data_last' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %input_data_data, i32 32, i32 63" [../hls_src/path_thr_axis.cpp:43]   --->   Operation 22 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i64 %input_data_data" [../hls_src/path_thr_axis.cpp:43]   --->   Operation 23 'trunc' 'trunc_ln43' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.55ns)   --->   "%data_wr = add i32 %trunc_ln43, i32 %tmp_s" [../hls_src/path_thr_axis.cpp:43]   --->   Operation 24 'add' 'data_wr' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%add_ln51 = add i32 %addr_loc_0_load, i32 1" [../hls_src/path_thr_axis.cpp:51]   --->   Operation 25 'add' 'add_ln51' <Predicate = (tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%select_ln51 = select i1 %input_data_user, i32 1, i32 %add_ln51" [../hls_src/path_thr_axis.cpp:51]   --->   Operation 26 'select' 'select_ln51' <Predicate = (tmp)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %statistics, i32 %select_ln51" [../hls_src/path_thr_axis.cpp:51]   --->   Operation 27 'write' 'write_ln51' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 %select_ln51, i32 %addr_loc_0" [../hls_src/path_thr_axis.cpp:31]   --->   Operation 28 'store' 'store_ln31' <Predicate = (tmp)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../hls_src/path_thr_axis.cpp:34]   --->   Operation 29 'specpipeline' 'specpipeline_ln34' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [../hls_src/path_thr_axis.cpp:33]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../hls_src/path_thr_axis.cpp:31]   --->   Operation 31 'specloopname' 'specloopname_ln31' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %strm_out_V_data_V, i4 %strm_out_V_keep_V, i4 %strm_out_V_strb_V, i1 %strm_out_V_user_V, i1 %strm_out_V_last_V, i1 %strm_out_V_id_V, i1 %strm_out_V_dest_V, i32 %data_wr, i4 15, i4 0, i1 %input_data_user, i1 %input_data_last, i1 0, i1 0" [../hls_src/path_thr_axis.cpp:49]   --->   Operation 32 'write' 'write_ln49' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln31 = br void %while.cond" [../hls_src/path_thr_axis.cpp:31]   --->   Operation 33 'br' 'br_ln31' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %addr_flag_0_out, i1 %addr_flag_0"   --->   Operation 34 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%addr_loc_0_load_1 = load i32 %addr_loc_0"   --->   Operation 35 'load' 'addr_loc_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %addr_loc_0_out, i32 %addr_loc_0_load_1"   --->   Operation 36 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ addr_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ strm_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ strm_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ statistics]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ addr_flag_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ addr_loc_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
addr_loc_0              (alloca             ) [ 011111]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
addr_load_read          (read               ) [ 000000]
store_ln0               (store              ) [ 000000]
br_ln0                  (br                 ) [ 011100]
addr_flag_0             (phi                ) [ 001010]
tmp                     (nbreadreq          ) [ 001100]
br_ln31                 (br                 ) [ 000000]
addr_loc_0_load         (load               ) [ 000000]
empty                   (read               ) [ 000000]
input_data_data         (extractvalue       ) [ 000000]
input_data_user         (extractvalue       ) [ 001100]
input_data_last         (extractvalue       ) [ 001100]
tmp_s                   (partselect         ) [ 000000]
trunc_ln43              (trunc              ) [ 000000]
data_wr                 (add                ) [ 001100]
add_ln51                (add                ) [ 000000]
select_ln51             (select             ) [ 000000]
write_ln51              (write              ) [ 000000]
store_ln31              (store              ) [ 000000]
specpipeline_ln34       (specpipeline       ) [ 000000]
speclooptripcount_ln33  (speclooptripcount  ) [ 000000]
specloopname_ln31       (specloopname       ) [ 000000]
write_ln49              (write              ) [ 000000]
br_ln31                 (br                 ) [ 011100]
write_ln0               (write              ) [ 000000]
addr_loc_0_load_1       (load               ) [ 000000]
write_ln0               (write              ) [ 000000]
ret_ln0                 (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="addr_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_in_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="strm_in_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="strm_in_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="strm_in_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="strm_in_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="strm_in_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="strm_in_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="strm_out_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="strm_out_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="strm_out_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="strm_out_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="strm_out_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="strm_out_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="strm_out_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="statistics">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="statistics"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="addr_flag_0_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_flag_0_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="addr_loc_0_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_loc_0_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="addr_loc_0_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="addr_loc_0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="addr_load_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr_load_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_nbreadreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="0" index="3" bw="8" slack="0"/>
<pin id="109" dir="0" index="4" bw="1" slack="0"/>
<pin id="110" dir="0" index="5" bw="1" slack="0"/>
<pin id="111" dir="0" index="6" bw="1" slack="0"/>
<pin id="112" dir="0" index="7" bw="1" slack="0"/>
<pin id="113" dir="0" index="8" bw="1" slack="0"/>
<pin id="114" dir="1" index="9" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="empty_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="84" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="0" index="3" bw="8" slack="0"/>
<pin id="129" dir="0" index="4" bw="1" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="1" slack="0"/>
<pin id="132" dir="0" index="7" bw="1" slack="0"/>
<pin id="133" dir="1" index="8" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln51_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln49_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="0" index="3" bw="4" slack="0"/>
<pin id="154" dir="0" index="4" bw="1" slack="0"/>
<pin id="155" dir="0" index="5" bw="1" slack="0"/>
<pin id="156" dir="0" index="6" bw="1" slack="0"/>
<pin id="157" dir="0" index="7" bw="1" slack="0"/>
<pin id="158" dir="0" index="8" bw="32" slack="1"/>
<pin id="159" dir="0" index="9" bw="1" slack="0"/>
<pin id="160" dir="0" index="10" bw="1" slack="0"/>
<pin id="161" dir="0" index="11" bw="1" slack="1"/>
<pin id="162" dir="0" index="12" bw="1" slack="1"/>
<pin id="163" dir="0" index="13" bw="1" slack="0"/>
<pin id="164" dir="0" index="14" bw="1" slack="0"/>
<pin id="165" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln0_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="write_ln0_write_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="addr_flag_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="addr_flag_0_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="addr_flag_0/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="addr_loc_0_load/2 addr_loc_0_load_1/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln0_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="input_data_data_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="84" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_data/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="input_data_user_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="84" slack="0"/>
<pin id="222" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_user/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="input_data_last_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="84" slack="0"/>
<pin id="226" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_last/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_s_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="7" slack="0"/>
<pin id="232" dir="0" index="3" bw="7" slack="0"/>
<pin id="233" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln43_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="data_wr_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_wr/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln51_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln51_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln31_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="addr_loc_0_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="addr_loc_0 "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="279" class="1005" name="input_data_user_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="input_data_user "/>
</bind>
</comp>

<comp id="284" class="1005" name="input_data_last_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="input_data_last "/>
</bind>
</comp>

<comp id="289" class="1005" name="data_wr_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_wr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="56" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="147"><net_src comp="72" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="166"><net_src comp="84" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="149" pin=4"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="149" pin=5"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="149" pin=6"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="149" pin=7"/></net>

<net id="174"><net_src comp="86" pin="0"/><net_sink comp="149" pin=9"/></net>

<net id="175"><net_src comp="88" pin="0"/><net_sink comp="149" pin=10"/></net>

<net id="176"><net_src comp="90" pin="0"/><net_sink comp="149" pin=13"/></net>

<net id="177"><net_src comp="90" pin="0"/><net_sink comp="149" pin=14"/></net>

<net id="183"><net_src comp="92" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="72" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="204"><net_src comp="192" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="192" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="206"><net_src comp="198" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="215"><net_src comp="98" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="124" pin="8"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="124" pin="8"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="124" pin="8"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="216" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="68" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="241"><net_src comp="216" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="228" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="207" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="220" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="248" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="254" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="267"><net_src comp="254" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="94" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="278"><net_src comp="104" pin="9"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="220" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="149" pin=11"/></net>

<net id="287"><net_src comp="224" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="149" pin=12"/></net>

<net id="292"><net_src comp="242" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="149" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_in_V_data_V | {}
	Port: strm_in_V_keep_V | {}
	Port: strm_in_V_strb_V | {}
	Port: strm_in_V_user_V | {}
	Port: strm_in_V_last_V | {}
	Port: strm_in_V_id_V | {}
	Port: strm_in_V_dest_V | {}
	Port: strm_out_V_data_V | {3 }
	Port: strm_out_V_keep_V | {3 }
	Port: strm_out_V_strb_V | {3 }
	Port: strm_out_V_user_V | {3 }
	Port: strm_out_V_last_V | {3 }
	Port: strm_out_V_id_V | {3 }
	Port: strm_out_V_dest_V | {3 }
	Port: statistics | {2 }
	Port: addr_flag_0_out | {4 }
	Port: addr_loc_0_out | {5 }
 - Input state : 
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : addr_load | {1 }
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_in_V_data_V | {2 }
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_in_V_keep_V | {2 }
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_in_V_strb_V | {2 }
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_in_V_user_V | {2 }
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_in_V_last_V | {2 }
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_in_V_id_V | {2 }
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_in_V_dest_V | {2 }
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_out_V_data_V | {}
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_out_V_keep_V | {}
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_out_V_strb_V | {}
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_out_V_user_V | {}
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_out_V_last_V | {}
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_out_V_id_V | {}
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : strm_out_V_dest_V | {}
	Port: path_thr_axis_Pipeline_VITIS_LOOP_31_1 : statistics | {}
  - Chain level:
	State 1
	State 2
		tmp_s : 1
		trunc_ln43 : 1
		data_wr : 2
		add_ln51 : 1
		select_ln51 : 1
		write_ln51 : 2
		store_ln31 : 2
	State 3
	State 4
	State 5
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |       data_wr_fu_242      |    0    |    39   |
|          |      add_ln51_fu_248      |    0    |    39   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln51_fu_254    |    0    |    32   |
|----------|---------------------------|---------|---------|
|   read   | addr_load_read_read_fu_98 |    0    |    0    |
|          |     empty_read_fu_124     |    0    |    0    |
|----------|---------------------------|---------|---------|
| nbreadreq|    tmp_nbreadreq_fu_104   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |  write_ln51_write_fu_142  |    0    |    0    |
|   write  |  write_ln49_write_fu_149  |    0    |    0    |
|          |   write_ln0_write_fu_178  |    0    |    0    |
|          |   write_ln0_write_fu_185  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   input_data_data_fu_216  |    0    |    0    |
|extractvalue|   input_data_user_fu_220  |    0    |    0    |
|          |   input_data_last_fu_224  |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|        tmp_s_fu_228       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln43_fu_238     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   110   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  addr_flag_0_reg_192  |    1   |
|   addr_loc_0_reg_268  |   32   |
|    data_wr_reg_289    |   32   |
|input_data_last_reg_284|    1   |
|input_data_user_reg_279|    1   |
|      tmp_reg_275      |    1   |
+-----------------------+--------+
|         Total         |   68   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| addr_flag_0_reg_192 |  p0  |   3  |   1  |    3   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |    3   ||  1.7073 ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   68   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   68   |   119  |
+-----------+--------+--------+--------+
