#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 14 11:30:01 2019
# Process ID: 11280
# Current directory: C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.runs/synth_1/top.vds
# Journal file: C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 813.121 ; gain = 177.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.srcs/sources_1/new/top.v:15]
INFO: [Synth 8-6157] synthesizing module 'UART_RX' [C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.srcs/sources_1/new/UART_RX.v:17]
	Parameter CLKS_PER_UART_CYCLE bound to: 104 - type: integer 
	Parameter IDLE_STATE bound to: 3'b000 
	Parameter START_BIT_STATE bound to: 3'b001 
	Parameter DATA_BITS_STATE bound to: 3'b010 
	Parameter STOP_BIT_STATE bound to: 3'b011 
	Parameter CLEANUP_STATE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'UART_RX' (1#1) [C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.srcs/sources_1/new/UART_RX.v:17]
INFO: [Synth 8-6157] synthesizing module 'LED' [C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.srcs/sources_1/new/led.v:15]
	Parameter GREEN bound to: G - type: string 
	Parameter RED bound to: R - type: string 
	Parameter BLUE bound to: B - type: string 
	Parameter WHITE bound to: W - type: string 
INFO: [Synth 8-6155] done synthesizing module 'LED' (2#1) [C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.srcs/sources_1/new/led.v:15]
INFO: [Synth 8-6157] synthesizing module 'serializer' [C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.srcs/sources_1/new/serializer.v:15]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter FIRST_BYTE bound to: 1 - type: integer 
	Parameter SECOND_BYTE bound to: 2 - type: integer 
	Parameter THIRD_BYTE bound to: 3 - type: integer 
	Parameter FOURTH_BYTE bound to: 4 - type: integer 
	Parameter FIFTH_BYTE bound to: 5 - type: integer 
	Parameter SIXTH_BYTE bound to: 6 - type: integer 
	Parameter SEVENTH_BYTE bound to: 7 - type: integer 
	Parameter EIGHTH_BYTE bound to: 8 - type: integer 
	Parameter NINTH_BYTE bound to: 9 - type: integer 
	Parameter TENTH_BYTE bound to: 10 - type: integer 
	Parameter WAIT_FOR_UART bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serializer' (3#1) [C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.srcs/sources_1/new/serializer.v:15]
INFO: [Synth 8-6157] synthesizing module 'UART_TX' [C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.srcs/sources_1/new/UART_TX.v:17]
	Parameter CLKS_PER_UART_CYCLE bound to: 104 - type: integer 
	Parameter IDLE_STATE bound to: 3'b000 
	Parameter START_BIT_STATE bound to: 3'b001 
	Parameter DATA_BITS_STATE bound to: 3'b010 
	Parameter STOP_BIT_STATE bound to: 3'b011 
	Parameter CLEANUP_STATE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'UART_TX' (4#1) [C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.srcs/sources_1/new/UART_TX.v:17]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.srcs/sources_1/new/top.v:15]
WARNING: [Synth 8-3331] design serializer has unconnected port uart_done
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
WARNING: [Synth 8-3331] design top has unconnected port btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 876.480 ; gain = 241.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 876.480 ; gain = 241.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 876.480 ; gain = 241.316
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.srcs/constrs_1/new/CMOD-S7-25-OOB.xdc]
Finished Parsing XDC File [C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.srcs/constrs_1/new/CMOD-S7-25-OOB.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.srcs/constrs_1/new/CMOD-S7-25-OOB.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1003.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.227 ; gain = 368.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.227 ; gain = 368.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.227 ; gain = 368.063
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "temporary_transmit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IDLE_STATE |                              000 |                              000
         START_BIT_STATE |                              001 |                              001
         DATA_BITS_STATE |                              010 |                              010
          STOP_BIT_STATE |                              011 |                              011
           CLEANUP_STATE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1003.227 ; gain = 368.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   5 Input     79 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 14    
	  13 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module LED 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   5 Input     79 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module serializer 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 11    
	  13 Input      1 Bit        Muxes := 6     
Module UART_TX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ledblock/temporary_transmit" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port btn[1]
WARNING: [Synth 8-3331] design top has unconnected port btn[0]
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[55]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[47]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[39]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[31]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[7]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[23]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[15]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[71]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[63]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[54]' (FDE) to 'ledblock/temporary_transmit_reg[4]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[46]' (FDE) to 'ledblock/temporary_transmit_reg[5]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[38]' (FDE) to 'ledblock/temporary_transmit_reg[30]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[30]' (FDE) to 'ledblock/temporary_transmit_reg[62]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[6]' (FDE) to 'ledblock/temporary_transmit_reg[1]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[22]' (FDE) to 'ledblock/temporary_transmit_reg[0]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[14]' (FDE) to 'ledblock/temporary_transmit_reg[10]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[78]' (FDE) to 'ledblock/temporary_transmit_reg[62]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[70]' (FDE) to 'ledblock/temporary_transmit_reg[62]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[53]' (FDE) to 'ledblock/temporary_transmit_reg[0]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[45]' (FDE) to 'ledblock/temporary_transmit_reg[1]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[37]' (FDE) to 'ledblock/temporary_transmit_reg[2]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[29]' (FDE) to 'ledblock/temporary_transmit_reg[2]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[5]' (FDE) to 'ledblock/temporary_transmit_reg[58]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[21]' (FDE) to 'ledblock/temporary_transmit_reg[1]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[13]' (FDE) to 'ledblock/temporary_transmit_reg[0]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[77]' (FDE) to 'ledblock/temporary_transmit_reg[26]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[69]' (FDE) to 'ledblock/temporary_transmit_reg[26]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[61]' (FDE) to 'ledblock/temporary_transmit_reg[26]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[52]' (FDE) to 'ledblock/temporary_transmit_reg[1]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[44]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[36]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[28]' (FDE) to 'ledblock/temporary_transmit_reg[8]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[4]' (FDE) to 'ledblock/temporary_transmit_reg[35]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[20]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[12]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[76]' (FDE) to 'ledblock/temporary_transmit_reg[25]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[68]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[60]' (FDE) to 'ledblock/temporary_transmit_reg[41]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[51]' (FDE) to 'ledblock/temporary_transmit_reg[3]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[43]' (FDE) to 'ledblock/temporary_transmit_reg[64]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[35]' (FDE) to 'ledblock/temporary_transmit_reg[48]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[27]' (FDE) to 'ledblock/temporary_transmit_reg[2]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[3]' (FDE) to 'ledblock/temporary_transmit_reg[11]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[19]' (FDE) to 'ledblock/temporary_transmit_reg[11]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[11]' (FDE) to 'ledblock/temporary_transmit_reg[17]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[75]' (FDE) to 'ledblock/temporary_transmit_reg[17]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[67]' (FDE) to 'ledblock/temporary_transmit_reg[48]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[59]' (FDE) to 'ledblock/temporary_transmit_reg[1]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[50]' (FDE) to 'ledblock/temporary_transmit_reg[41]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[42]' (FDE) to 'ledblock/temporary_transmit_reg[17]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[34]' (FDE) to 'ledblock/temporary_transmit_reg[0]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[2]' (FDE) to 'ledblock/temporary_transmit_reg[33]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[18]' (FDE) to 'ledblock/temporary_transmit_reg[0]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[74]' (FDE) to 'ledblock/temporary_transmit_reg[1]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[66]' (FDE) to 'ledblock/temporary_transmit_reg[58]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[58]' (FDE) to 'ledblock/temporary_transmit_reg[73]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[49]' (FDE) to 'ledblock/temporary_transmit_reg[1]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[25]' (FDE) to 'ledblock/temporary_transmit_reg[32]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[17]' (FDE) to 'ledblock/temporary_transmit_reg[40]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[9]' (FDE) to 'ledblock/temporary_transmit_reg[24]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[65]' (FDE) to 'ledblock/temporary_transmit_reg[40]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[57]' (FDE) to 'ledblock/temporary_transmit_reg[40]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[48]' (FDE) to 'ledblock/temporary_transmit_reg[56]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[40]' (FDE) to 'ledblock/temporary_transmit_reg[72]'
INFO: [Synth 8-3886] merging instance 'ledblock/temporary_transmit_reg[0]' (FDE) to 'ledblock/temporary_transmit_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ledblock/temporary_transmit_reg[72] )
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[55]' (FDE) to 'ledblock/transmit_reg[75]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[47]' (FDE) to 'ledblock/transmit_reg[75]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[39]' (FDE) to 'ledblock/transmit_reg[75]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[31]' (FDE) to 'ledblock/transmit_reg[75]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[7]' (FDE) to 'ledblock/transmit_reg[75]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[23]' (FDE) to 'ledblock/transmit_reg[75]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[15]' (FDE) to 'ledblock/transmit_reg[75]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[71]' (FDE) to 'ledblock/transmit_reg[75]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[63]' (FDE) to 'ledblock/transmit_reg[75]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[54]' (FDE) to 'ledblock/transmit_reg[67]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[46]' (FDE) to 'ledblock/transmit_reg[73]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[38]' (FDE) to 'ledblock/transmit_reg[78]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[30]' (FDE) to 'ledblock/transmit_reg[78]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[6]' (FDE) to 'ledblock/transmit_reg[74]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[22]' (FDE) to 'ledblock/transmit_reg[53]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[14]' (FDE) to 'ledblock/transmit_reg[10]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[78]' (FDE) to 'ledblock/transmit_reg[70]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[70]' (FDE) to 'ledblock/transmit_reg[62]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[53]' (FDE) to 'ledblock/transmit_reg[34]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[45]' (FDE) to 'ledblock/transmit_reg[74]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[37]' (FDE) to 'ledblock/transmit_reg[33]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[29]' (FDE) to 'ledblock/transmit_reg[33]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[5]' (FDE) to 'ledblock/transmit_reg[73]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[21]' (FDE) to 'ledblock/transmit_reg[74]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[13]' (FDE) to 'ledblock/transmit_reg[34]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[77]' (FDE) to 'ledblock/transmit_reg[69]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[69]' (FDE) to 'ledblock/transmit_reg[61]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[61]' (FDE) to 'ledblock/transmit_reg[26]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[52]' (FDE) to 'ledblock/transmit_reg[74]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[44]' (FDE) to 'ledblock/transmit_reg[75]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[36]' (FDE) to 'ledblock/transmit_reg[75]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[28]' (FDE) to 'ledblock/transmit_reg[8]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[4]' (FDE) to 'ledblock/transmit_reg[67]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[20]' (FDE) to 'ledblock/transmit_reg[75]'
INFO: [Synth 8-3886] merging instance 'ledblock/transmit_reg[12]' (FDE) to 'ledblock/transmit_reg[75]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ledblock/transmit_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SER/data_to_send_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SER/current_byte_to_send_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx/data_register_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1003.227 ; gain = 368.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1003.227 ; gain = 368.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1003.227 ; gain = 368.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1003.227 ; gain = 368.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1009.551 ; gain = 374.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1009.551 ; gain = 374.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1009.551 ; gain = 374.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1009.551 ; gain = 374.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1009.551 ; gain = 374.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1009.551 ; gain = 374.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     1|
|4     |LUT2   |    71|
|5     |LUT3   |    10|
|6     |LUT4   |    18|
|7     |LUT5   |    29|
|8     |LUT6   |    61|
|9     |FDRE   |   140|
|10    |IBUF   |     2|
|11    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-----------+------+
|      |Instance   |Module     |Cells |
+------+-----------+-----------+------+
|1     |top        |           |   349|
|2     |  SER      |serializer |   177|
|3     |  ledblock |LED        |    32|
|4     |  rx       |UART_RX    |    84|
|5     |  tx       |UART_TX    |    49|
+------+-----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1009.551 ; gain = 374.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1009.551 ; gain = 247.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1009.551 ; gain = 374.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1019.520 ; gain = 619.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1019.520 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/BidlackD/Documents/Git/UARTFPGALED/ML-HFT-FPGA.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 11:30:47 2019...
