

================================================================
== Vivado HLS Report for 'rcReceiver'
================================================================
* Date:           Thu Jun  6 02:01:46 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.873|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   24|   24|   23|   23| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_scaleRange_fu_529  |scaleRange  |    1|    1|    1|    1| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    453|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|      5|     793|    965|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    498|
|Register         |        -|      -|     466|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       12|      5|    1259|   1916|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |rcReceiver_CTRL_s_axi_U   |rcReceiver_CTRL_s_axi   |        2|      0|  116|  110|
    |rcReceiver_OUT_r_m_axi_U  |rcReceiver_OUT_r_m_axi  |        2|      0|  537|  677|
    |rcReceiver_TEST_s_axi_U   |rcReceiver_TEST_s_axi   |        8|      0|  110|  110|
    |grp_scaleRange_fu_529     |scaleRange              |        0|      5|   30|   68|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |       12|      5|  793|  965|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_26_fu_1202_p2                   |     +    |      0|  0|  39|          32|           1|
    |tmp_s_fu_1186_p2                    |     +    |      0|  0|  39|          32|           1|
    |ap_block_state14_pp0_stage13_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1163                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1168                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_460                    |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_574_p2                   |    and   |      0|  0|   2|           1|           1|
    |icmp1_fu_1122_p2                    |   icmp   |      0|  0|   9|           4|           1|
    |icmp_fu_1090_p2                     |   icmp   |      0|  0|   9|           3|           1|
    |tmp_138_4_fu_978_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_140_4_fu_984_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_141_5_fu_1029_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_143_1_fu_829_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_143_2_fu_876_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_143_3_fu_927_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_146_5_fu_1035_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_147_1_fu_835_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_147_2_fu_882_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_147_3_fu_933_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_1_i_fu_1128_p2                  |   icmp   |      0|  0|  13|          15|          13|
    |tmp_28_fu_774_p2                    |   icmp   |      0|  0|  13|          11|           8|
    |tmp_29_fu_780_p2                    |   icmp   |      0|  0|  13|          11|           9|
    |tmp_9_fu_568_p2                     |   icmp   |      0|  0|  11|           8|           1|
    |tmp_fu_537_p2                       |   icmp   |      0|  0|  11|           8|           4|
    |tmp_11_fu_653_p2                    |    or    |      0|  0|  10|          10|          10|
    |tmp_24_fu_754_p2                    |    or    |      0|  0|   9|           9|           9|
    |tmp_30_fu_794_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_32_fu_849_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_33_fu_896_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_34_fu_947_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_35_fu_998_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_36_fu_1049_p2                   |    or    |      0|  0|   2|           1|           1|
    |p_channels_load_1_4_c_fu_990_p3     |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_2_5_c_fu_1041_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_3_1_c_fu_841_p3     |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_3_2_c_fu_888_p3     |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_3_3_c_fu_939_p3     |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_cast_fu_786_p3      |  select  |      0|  0|   9|           1|           8|
    |tmp_148_4_fu_1004_p3                |  select  |      0|  0|  11|           1|          11|
    |tmp_150_5_fu_1055_p3                |  select  |      0|  0|  11|           1|          11|
    |tmp_152_1_fu_855_p3                 |  select  |      0|  0|  11|           1|          11|
    |tmp_152_2_fu_902_p3                 |  select  |      0|  0|  11|           1|          11|
    |tmp_152_3_fu_953_p3                 |  select  |      0|  0|  11|           1|          11|
    |tmp_31_fu_800_p3                    |  select  |      0|  0|  11|           1|          11|
    |tmp_37_fu_1142_p3                   |  select  |      0|  0|   3|           1|           2|
    |tmp_38_cast_fu_1134_p3              |  select  |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 453|         278|         271|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |OUT_r_WDATA                             |   38|          7|   16|        112|
    |OUT_r_blk_n_AW                          |    9|          2|    1|          2|
    |OUT_r_blk_n_B                           |    9|          2|    1|          2|
    |OUT_r_blk_n_W                           |    9|          2|    1|          2|
    |SBUS_data_address0                      |   56|         13|    5|         65|
    |ap_NS_iter0_fsm                         |  113|         24|   23|        552|
    |ap_NS_iter1_fsm                         |   21|          4|    3|         12|
    |ap_phi_mux_p_Val2_s_phi_fu_474_p4       |   15|          3|   11|         33|
    |ap_phi_reg_pp0_iter0_p_Val2_10_reg_480  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_11_reg_489  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_12_reg_499  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_13_reg_509  |    9|          2|   11|         22|
    |ap_phi_reg_pp0_iter0_p_Val2_14_reg_519  |    9|          2|   11|         22|
    |ap_sig_ioackin_OUT_r_AWREADY            |    9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY             |    9|          2|    1|          2|
    |grp_scaleRange_fu_529_destFrom_V        |   15|          3|   15|         45|
    |grp_scaleRange_fu_529_x                 |   38|          7|   11|         77|
    |test_V_address0                         |   56|         13|   12|        156|
    |test_V_d0                               |   56|         13|   32|        416|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  498|        107|  188|       1588|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |SBUS_data_load_1_reg_1229               |   8|   0|    8|          0|
    |SBUS_data_load_2_reg_1239               |   8|   0|    8|          0|
    |SBUS_data_load_3_reg_1250               |   8|   0|    8|          0|
    |SBUS_data_load_4_reg_1261               |   8|   0|    8|          0|
    |SBUS_data_load_5_reg_1271               |   8|   0|    8|          0|
    |SBUS_data_load_6_reg_1282               |   8|   0|    8|          0|
    |SBUS_data_load_7_reg_1293               |   8|   0|    8|          0|
    |SBUS_data_load_8_reg_1304               |   8|   0|    8|          0|
    |SBUS_data_load_9_reg_1314               |   8|   0|    8|          0|
    |ap_CS_iter0_fsm                         |  23|   0|   23|          0|
    |ap_CS_iter1_fsm                         |   3|   0|    3|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_10_reg_480  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_11_reg_489  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_12_reg_499  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_13_reg_509  |  11|   0|   11|          0|
    |ap_phi_reg_pp0_iter0_p_Val2_14_reg_519  |  11|   0|   11|          0|
    |ap_reg_ioackin_OUT_r_AWREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY             |   1|   0|    1|          0|
    |channels_0                              |  11|   0|   11|          0|
    |channels_1                              |  11|   0|   11|          0|
    |channels_2                              |  11|   0|   11|          0|
    |channels_3                              |  11|   0|   11|          0|
    |channels_4                              |  11|   0|   11|          0|
    |channels_5                              |  11|   0|   11|          0|
    |errors                                  |  32|   0|   32|          0|
    |icmp_reg_1501                           |   1|   0|    1|          0|
    |lost                                    |  32|   0|   32|          0|
    |or_cond_reg_1359                        |   1|   0|    1|          0|
    |or_cond_reg_1359_pp0_iter0_reg          |   1|   0|    1|          0|
    |p_Val2_11_reg_489                       |  11|   0|   11|          0|
    |p_Val2_12_reg_499                       |  11|   0|   11|          0|
    |p_Val2_13_reg_509                       |  11|   0|   11|          0|
    |p_Val2_14_reg_519                       |  11|   0|   11|          0|
    |p_Val2_1_reg_1480                       |  15|   0|   15|          0|
    |p_Val2_2_reg_1516                       |   1|   0|   14|         13|
    |p_Val2_3_reg_1536                       |   2|   0|   15|         13|
    |p_Val2_8_reg_1417                       |  15|   0|   15|          0|
    |p_Val2_9_reg_1438                       |  15|   0|   15|          0|
    |p_Val2_s_10_reg_1459                    |  15|   0|   15|          0|
    |tmp_148_4_reg_1465                      |  11|   0|   11|          0|
    |tmp_150_5_reg_1486                      |  11|   0|   11|          0|
    |tmp_152_1_reg_1402                      |  11|   0|   11|          0|
    |tmp_152_2_reg_1423                      |  11|   0|   11|          0|
    |tmp_152_3_reg_1444                      |  11|   0|   11|          0|
    |tmp_31_reg_1388                         |  11|   0|   11|          0|
    |tmp_37_reg_1521                         |   2|   0|    2|          0|
    |tmp_38_reg_1398                         |   1|   0|    1|          0|
    |tmp_38_reg_1398_pp0_iter0_reg           |   1|   0|    1|          0|
    |tmp_reg_1224                            |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 466|   0|  492|         26|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_TEST_AWVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_AWADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WVALID     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WREADY     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WDATA      |  in |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_WSTRB      |  in |    4|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARVALID    |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARREADY    | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_ARADDR     |  in |   15|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RDATA      | out |   32|    s_axi   |     TEST     |     array    |
|s_axi_TEST_RRESP      | out |    2|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BVALID     | out |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BREADY     |  in |    1|    s_axi   |     TEST     |     array    |
|s_axi_TEST_BRESP      | out |    2|    s_axi   |     TEST     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |  rcReceiver  | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |  rcReceiver  | return value |
|interrupt             | out |    1| ap_ctrl_hs |  rcReceiver  | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

