{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669238523699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669238523699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 22:22:03 2022 " "Processing started: Wed Nov 23 22:22:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669238523699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669238523699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669238523699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669238523819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-user.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga-user.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 user-behavioural " "Found design unit 1: user-behavioural" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669238529424 ""} { "Info" "ISGN_ENTITY_NAME" "1 user " "Found entity 1: user" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669238529424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669238529424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "user " "Elaborating entity \"user\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669238529468 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx fpga-user.vhd(19) " "VHDL Signal Declaration warning at fpga-user.vhd(19): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669238529469 "|user"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk fpga-user.vhd(33) " "Verilog HDL or VHDL warning at fpga-user.vhd(33): object \"clk\" assigned a value but never read" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669238529469 "|user"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pllLock fpga-user.vhd(34) " "Verilog HDL or VHDL warning at fpga-user.vhd(34): object \"pllLock\" assigned a value but never read" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669238529469 "|user"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lsasBusIn fpga-user.vhd(36) " "Verilog HDL or VHDL warning at fpga-user.vhd(36): object \"lsasBusIn\" assigned a value but never read" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669238529469 "|user"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lsasBusOut fpga-user.vhd(37) " "VHDL Signal Declaration warning at fpga-user.vhd(37): used implicit default value for signal \"lsasBusOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669238529469 "|user"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lsasBusEn fpga-user.vhd(38) " "VHDL Signal Declaration warning at fpga-user.vhd(38): used explicit default value for signal \"lsasBusEn\" because signal was never assigned a value" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669238529469 "|user"}
{ "Warning" "WSGN_SEARCH_FILE" "myAltPll.vhd 2 1 " "Using design file myAltPll.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myaltpll-SYN " "Found design unit 1: myaltpll-SYN" {  } { { "myAltPll.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/myAltPll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669238529472 ""} { "Info" "ISGN_ENTITY_NAME" "1 myAltPll " "Found entity 1: myAltPll" {  } { { "myAltPll.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/myAltPll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669238529472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669238529472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll myAltPll:myAltPll_inst " "Elaborating entity \"myAltPll\" for hierarchy \"myAltPll:myAltPll_inst\"" {  } { { "fpga-user.vhd" "myAltPll_inst" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669238529472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myAltPll.vhd" "altpll_component" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/myAltPll.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669238529504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"myAltPll:myAltPll_inst\|altpll:altpll_component\"" {  } { { "myAltPll.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/myAltPll.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669238529505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myAltPll:myAltPll_inst\|altpll:altpll_component " "Instantiated megafunction \"myAltPll:myAltPll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=myAltPll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=myAltPll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669238529506 ""}  } { { "myAltPll.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/myAltPll.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669238529506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/myAltPll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/myAltPll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 myAltPll_altpll " "Found entity 1: myAltPll_altpll" {  } { { "db/myAltPll_altpll.v" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/db/myAltPll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669238529542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669238529542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAltPll_altpll myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated " "Elaborating entity \"myAltPll_altpll\" for hierarchy \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/max/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669238529543 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"myAltPll:myAltPll_inst\|altpll:altpll_component\|myAltPll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/myAltPll_altpll.v" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/db/myAltPll_altpll.v" 93 -1 0 } } { "altpll.tdf" "" { Text "/home/max/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "myAltPll.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/myAltPll.vhd" 141 0 0 } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 60 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669238529572 "|user|myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669238529572 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669238529572 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuI2cSda " "bidirectional pin \"mcuI2cSda\" has no driver" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1669238529741 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1669238529741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mcuUartRx GND " "Pin \"mcuUartRx\" is stuck at GND" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669238529751 "|user|mcuUartRx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669238529751 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669238529811 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669238529811 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mainClk " "No output dependent on input pin \"mainClk\"" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669238529835 "|user|mainClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669238529835 "|user|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669238529835 "|user|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669238529835 "|user|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669238529835 "|user|mcuI2cScl"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669238529835 "|user|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669238529835 "|user|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669238529835 "|user|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669238529835 "|user|switches[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669238529835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669238529835 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669238529835 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1669238529835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669238529835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669238529842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 22:22:09 2022 " "Processing ended: Wed Nov 23 22:22:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669238529842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669238529842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669238529842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669238529842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669238531127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669238531128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 22:22:10 2022 " "Processing started: Wed Nov 23 22:22:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669238531128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669238531128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga-user -c fpga-user " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669238531128 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669238531157 ""}
{ "Info" "0" "" "Project  = fpga-user" {  } {  } 0 0 "Project  = fpga-user" 0 0 "Fitter" 0 0 1669238531157 ""}
{ "Info" "0" "" "Revision = fpga-user" {  } {  } 0 0 "Revision = fpga-user" 0 0 "Fitter" 0 0 1669238531157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669238531189 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga-user 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"fpga-user\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669238531192 ""}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL006YE144C8G " "Selected 10CL006YE144C8G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1669238531215 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL010YE144C8G " "Selected 10CL010YE144C8G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1669238531215 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "10CL016YE144C8G " "Selected 10CL016YE144C8G for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1669238531215 ""}  } {  } 0 119018 "Selected Migration Device List" 0 0 "Fitter" 0 -1 1669238531215 ""}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "77 " "Selected migration device list is legal with 77 total of migratable pins" {  } {  } 0 119021 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "Fitter" 0 -1 1669238531298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669238531299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669238531299 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669238531415 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669238531439 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "6 differential receiver " "Selected device migration path cannot use 6 pins as differential receiver I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "10 " "Pin 10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1669238531476 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "39 " "Pin 39" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1669238531476 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "51 " "Pin 51" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1669238531476 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "85 " "Pin 85" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1669238531476 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "121 " "Pin 121" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1669238531476 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "135 " "Pin 135" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1669238531476 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1669238531476 ""}
{ "Info" "IFCUDA_FCUDA_MIGRATION_PIN_CANNOT_BE_USED_AS" "7 differential transmitter " "Selected device migration path cannot use 7 pins as differential transmitter I/Os" { { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "10 " "Pin 10" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1669238531476 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "39 " "Pin 39" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1669238531476 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "51 " "Pin 51" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1669238531476 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "71 " "Pin 71" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1669238531476 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "85 " "Pin 85" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1669238531476 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "121 " "Pin 121" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1669238531476 ""} { "Info" "IFCUDA_FCUDA_MIGRATION_PIN_NAME_SUB" "135 " "Pin 135" {  } {  } 2 165060 "Pin %1!s!" 0 0 "Design Software" 0 -1 1669238531476 ""}  } {  } 2 165059 "Selected device migration path cannot use %1!llu! pins as %2!s! I/Os" 0 0 "Fitter" 0 -1 1669238531476 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669238531478 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669238531478 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669238531478 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669238531479 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669238531479 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669238531481 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1669238531741 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1669238531741 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga-user.sdc " "Synopsys Design Constraints File file not found: 'fpga-user.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669238531911 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669238531911 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1669238531911 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1669238531912 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669238531913 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1669238531913 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669238531913 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669238531916 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669238531916 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669238531917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669238531917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669238531918 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669238531918 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669238531918 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669238531918 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669238531918 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669238531918 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669238531918 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669238531956 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669238531958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669238532506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669238532532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669238532545 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669238532582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669238532582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669238532750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669238533472 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669238533472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669238533506 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1669238533506 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669238533506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669238533507 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669238533596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669238533600 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669238533723 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669238533724 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669238533860 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669238534088 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1669238534329 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1669238534329 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "46 Cyclone 10 LP " "46 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mainClk 3.3-V LVCMOS 22 " "Pin mainClk uses I/O standard 3.3-V LVCMOS at 22" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { mainClk } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mainClk" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "slowClk 3.3-V LVCMOS 23 " "Pin slowClk uses I/O standard 3.3-V LVCMOS at 23" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { slowClk } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "slowClk" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVCMOS 24 " "Pin reset uses I/O standard 3.3-V LVCMOS at 24" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { reset } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuUartTx 3.3-V LVCMOS 10 " "Pin mcuUartTx uses I/O standard 3.3-V LVCMOS at 10" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { mcuUartTx } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuUartTx" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cScl 3.3-V LVCMOS 6 " "Pin mcuI2cScl uses I/O standard 3.3-V LVCMOS at 6" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { mcuI2cScl } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cScl" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[4\] 3.3-V LVCMOS 59 " "Pin switches\[4\] uses I/O standard 3.3-V LVCMOS at 59" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { switches[4] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[4\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[5\] 3.3-V LVCMOS 60 " "Pin switches\[5\] uses I/O standard 3.3-V LVCMOS at 60" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { switches[5] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[5\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[6\] 3.3-V LVCMOS 65 " "Pin switches\[6\] uses I/O standard 3.3-V LVCMOS at 65" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { switches[6] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[6\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[7\] 3.3-V LVCMOS 66 " "Pin switches\[7\] uses I/O standard 3.3-V LVCMOS at 66" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { switches[7] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[7\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcuI2cSda 3.3-V LVCMOS 7 " "Pin mcuI2cSda uses I/O standard 3.3-V LVCMOS at 7" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { mcuI2cSda } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[0\] 3.3-V LVCMOS 76 " "Pin lsasBus\[0\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[0] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[1\] 3.3-V LVCMOS 77 " "Pin lsasBus\[1\] uses I/O standard 3.3-V LVCMOS at 77" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[1] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[2\] 3.3-V LVCMOS 80 " "Pin lsasBus\[2\] uses I/O standard 3.3-V LVCMOS at 80" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[2] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[3\] 3.3-V LVCMOS 83 " "Pin lsasBus\[3\] uses I/O standard 3.3-V LVCMOS at 83" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[3] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[4\] 3.3-V LVCMOS 85 " "Pin lsasBus\[4\] uses I/O standard 3.3-V LVCMOS at 85" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[4] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[5\] 3.3-V LVCMOS 86 " "Pin lsasBus\[5\] uses I/O standard 3.3-V LVCMOS at 86" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[5] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[6\] 3.3-V LVCMOS 87 " "Pin lsasBus\[6\] uses I/O standard 3.3-V LVCMOS at 87" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[6] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[7\] 3.3-V LVCMOS 98 " "Pin lsasBus\[7\] uses I/O standard 3.3-V LVCMOS at 98" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[7] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[8\] 3.3-V LVCMOS 99 " "Pin lsasBus\[8\] uses I/O standard 3.3-V LVCMOS at 99" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[8] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[9\] 3.3-V LVCMOS 100 " "Pin lsasBus\[9\] uses I/O standard 3.3-V LVCMOS at 100" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[9] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[10\] 3.3-V LVCMOS 101 " "Pin lsasBus\[10\] uses I/O standard 3.3-V LVCMOS at 101" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[10] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[11\] 3.3-V LVCMOS 103 " "Pin lsasBus\[11\] uses I/O standard 3.3-V LVCMOS at 103" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[11] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[12\] 3.3-V LVCMOS 105 " "Pin lsasBus\[12\] uses I/O standard 3.3-V LVCMOS at 105" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[12] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[13\] 3.3-V LVCMOS 106 " "Pin lsasBus\[13\] uses I/O standard 3.3-V LVCMOS at 106" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[13] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[14\] 3.3-V LVCMOS 111 " "Pin lsasBus\[14\] uses I/O standard 3.3-V LVCMOS at 111" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[14] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[15\] 3.3-V LVCMOS 112 " "Pin lsasBus\[15\] uses I/O standard 3.3-V LVCMOS at 112" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[15] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[16\] 3.3-V LVCMOS 113 " "Pin lsasBus\[16\] uses I/O standard 3.3-V LVCMOS at 113" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[16] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[17\] 3.3-V LVCMOS 114 " "Pin lsasBus\[17\] uses I/O standard 3.3-V LVCMOS at 114" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[17] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[18\] 3.3-V LVCMOS 115 " "Pin lsasBus\[18\] uses I/O standard 3.3-V LVCMOS at 115" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[18] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[19\] 3.3-V LVCMOS 119 " "Pin lsasBus\[19\] uses I/O standard 3.3-V LVCMOS at 119" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[19] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[20\] 3.3-V LVCMOS 120 " "Pin lsasBus\[20\] uses I/O standard 3.3-V LVCMOS at 120" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[20] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[21\] 3.3-V LVCMOS 121 " "Pin lsasBus\[21\] uses I/O standard 3.3-V LVCMOS at 121" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[21] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[22\] 3.3-V LVCMOS 125 " "Pin lsasBus\[22\] uses I/O standard 3.3-V LVCMOS at 125" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[22] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[23\] 3.3-V LVCMOS 132 " "Pin lsasBus\[23\] uses I/O standard 3.3-V LVCMOS at 132" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[23] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[24\] 3.3-V LVCMOS 133 " "Pin lsasBus\[24\] uses I/O standard 3.3-V LVCMOS at 133" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[24] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[25\] 3.3-V LVCMOS 135 " "Pin lsasBus\[25\] uses I/O standard 3.3-V LVCMOS at 135" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[25] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[26\] 3.3-V LVCMOS 136 " "Pin lsasBus\[26\] uses I/O standard 3.3-V LVCMOS at 136" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[26] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[27\] 3.3-V LVCMOS 137 " "Pin lsasBus\[27\] uses I/O standard 3.3-V LVCMOS at 137" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[27] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[28\] 3.3-V LVCMOS 141 " "Pin lsasBus\[28\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[28] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[29\] 3.3-V LVCMOS 142 " "Pin lsasBus\[29\] uses I/O standard 3.3-V LVCMOS at 142" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[29] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[30\] 3.3-V LVCMOS 143 " "Pin lsasBus\[30\] uses I/O standard 3.3-V LVCMOS at 143" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[30] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lsasBus\[31\] 3.3-V LVCMOS 144 " "Pin lsasBus\[31\] uses I/O standard 3.3-V LVCMOS at 144" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[31] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[0\] 3.3-V LVCMOS 46 " "Pin switches\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { switches[0] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[0\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[1\] 3.3-V LVCMOS 49 " "Pin switches\[1\] uses I/O standard 3.3-V LVCMOS at 49" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { switches[1] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[1\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[2\] 3.3-V LVCMOS 50 " "Pin switches\[2\] uses I/O standard 3.3-V LVCMOS at 50" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { switches[2] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[2\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "switches\[3\] 3.3-V LVCMOS 51 " "Pin switches\[3\] uses I/O standard 3.3-V LVCMOS at 51" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { switches[3] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switches\[3\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1669238535480 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1669238535480 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "33 " "Following 33 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuI2cSda a permanently disabled " "Pin mcuI2cSda has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { mcuI2cSda } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mcuI2cSda" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[0\] a permanently disabled " "Pin lsasBus\[0\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[0] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[0\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[1\] a permanently disabled " "Pin lsasBus\[1\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[1] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[1\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[2\] a permanently disabled " "Pin lsasBus\[2\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[2] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[2\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[3\] a permanently disabled " "Pin lsasBus\[3\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[3] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[3\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[4\] a permanently disabled " "Pin lsasBus\[4\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[4] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[4\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[5\] a permanently disabled " "Pin lsasBus\[5\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[5] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[5\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[6\] a permanently disabled " "Pin lsasBus\[6\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[6] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[6\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[7\] a permanently disabled " "Pin lsasBus\[7\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[7] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[7\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[8\] a permanently disabled " "Pin lsasBus\[8\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[8] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[8\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[9\] a permanently disabled " "Pin lsasBus\[9\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[9] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[9\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[10\] a permanently disabled " "Pin lsasBus\[10\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[10] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[10\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[11\] a permanently disabled " "Pin lsasBus\[11\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[11] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[11\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[12\] a permanently disabled " "Pin lsasBus\[12\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[12] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[12\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[13\] a permanently disabled " "Pin lsasBus\[13\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[13] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[13\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[14\] a permanently disabled " "Pin lsasBus\[14\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[14] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[14\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[15\] a permanently disabled " "Pin lsasBus\[15\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[15] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[15\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[16\] a permanently disabled " "Pin lsasBus\[16\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[16] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[16\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[17\] a permanently disabled " "Pin lsasBus\[17\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[17] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[17\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[18\] a permanently disabled " "Pin lsasBus\[18\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[18] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[18\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[19\] a permanently disabled " "Pin lsasBus\[19\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[19] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[19\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[20\] a permanently disabled " "Pin lsasBus\[20\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[20] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[20\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[21\] a permanently disabled " "Pin lsasBus\[21\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[21] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[21\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[22\] a permanently disabled " "Pin lsasBus\[22\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[22] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[22\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[23\] a permanently disabled " "Pin lsasBus\[23\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[23] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[23\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[24\] a permanently disabled " "Pin lsasBus\[24\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[24] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[24\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[25\] a permanently disabled " "Pin lsasBus\[25\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[25] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[25\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[26\] a permanently disabled " "Pin lsasBus\[26\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[26] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[26\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[27\] a permanently disabled " "Pin lsasBus\[27\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[27] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[27\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[28\] a permanently disabled " "Pin lsasBus\[28\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[28] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[28\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[29\] a permanently disabled " "Pin lsasBus\[29\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[29] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[29\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[30\] a permanently disabled " "Pin lsasBus\[30\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[30] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[30\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[31\] a permanently disabled " "Pin lsasBus\[31\] has a permanently disabled output enable" {  } { { "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/max/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { lsasBus[31] } } } { "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/max/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lsasBus\[31\]" } } } } { "fpga-user.vhd" "" { Text "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1669238535482 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1669238535482 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.fit.smsg " "Generated suppressed messages file /home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-user.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669238535525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1168 " "Peak virtual memory: 1168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669238535774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 22:22:15 2022 " "Processing ended: Wed Nov 23 22:22:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669238535774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669238535774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669238535774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669238535774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669238537027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669238537027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 22:22:16 2022 " "Processing started: Wed Nov 23 22:22:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669238537027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669238537027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga-user -c fpga-user " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669238537028 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1669238537620 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669238537642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669238537857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 22:22:17 2022 " "Processing ended: Wed Nov 23 22:22:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669238537857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669238537857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669238537857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669238537857 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669238538533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669238539157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669238539158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 22:22:19 2022 " "Processing started: Wed Nov 23 22:22:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669238539158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669238539158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga-user -c fpga-user " "Command: quartus_sta fpga-user -c fpga-user" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669238539158 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669238539191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669238539254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669238539276 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669238539276 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga-user.sdc " "Synopsys Design Constraints File file not found: 'fpga-user.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669238539421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669238539421 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669238539421 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669238539422 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669238539422 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669238539422 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669238539423 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1669238539426 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669238539426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539429 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669238539431 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669238539445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669238539609 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669238539640 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669238539640 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669238539641 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669238539641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539641 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539643 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669238539645 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669238539723 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669238539723 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669238539724 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669238539724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669238539726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669238540006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669238540006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669238540020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 22:22:20 2022 " "Processing ended: Wed Nov 23 22:22:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669238540020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669238540020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669238540020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669238540020 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus Prime Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669238540749 ""}
