Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr 12 14:08:10 2024
| Host         : jonathan-laptop-framework running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -file carbon-carp_gr-iio.utilization/utilization-full.rpt -hierarchical
| Design       : system_top
| Device       : xczu4ev-sfvc784-1-e
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                                 Instance                                                |                                          Module                                         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| system_top                                                                                              |                                                                                   (top) |      16626 |      14796 |     852 |  978 | 24378 |      5 |      0 |    0 |         28 |
|   (system_top)                                                                                          |                                                                                   (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|   gpo_matrix                                                                                            |                                                                           line_matrix_0 |         45 |         45 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|     inst                                                                                                |                                                               line_matrix_0_line_matrix |         45 |         45 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|       initialize_modules[0].lm0                                                                         |                                                                  line_matrix_0_line_mux |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       initialize_modules[1].lm0                                                                         |                                                  line_matrix_0_line_mux__parameterized0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       initialize_modules[2].lm0                                                                         |                                                  line_matrix_0_line_mux__parameterized1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       initialize_modules[3].lm0                                                                         |                                                  line_matrix_0_line_mux__parameterized2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       initialize_modules[4].lm0                                                                         |                                                  line_matrix_0_line_mux__parameterized3 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       initialize_modules[5].lm0                                                                         |                                                  line_matrix_0_line_mux__parameterized4 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       initialize_modules[6].lm0                                                                         |                                                  line_matrix_0_line_mux__parameterized5 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       initialize_modules[7].lm0                                                                         |                                                  line_matrix_0_line_mux__parameterized6 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       initialize_modules[8].lm0                                                                         |                                                  line_matrix_0_line_mux__parameterized7 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       initialize_modules[9].lm0                                                                         |                                                  line_matrix_0_line_mux__parameterized8 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   i_system_wrapper                                                                                      |                                                                          system_wrapper |      16581 |      14751 |     852 |  978 | 24338 |      5 |      0 |    0 |         28 |
|     system_i                                                                                            |                                                                                  system |      16581 |      14751 |     852 |  978 | 24338 |      5 |      0 |    0 |         28 |
|       (system_i)                                                                                        |                                                                                  system |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       axi_ad9361                                                                                        |                                                                     system_axi_ad9361_0 |       8071 |       7653 |       0 |  418 | 14510 |      0 |      0 |    0 |         28 |
|         inst                                                                                            |                                                          system_axi_ad9361_0_axi_ad9361 |       8071 |       7653 |       0 |  418 | 14510 |      0 |      0 |    0 |         28 |
|           (inst)                                                                                        |                                                          system_axi_ad9361_0_axi_ad9361 |          0 |          0 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|           i_dev_if                                                                                      |                                                  system_axi_ad9361_0_axi_ad9361_lvds_if |         37 |         37 |       0 |    0 |   209 |      0 |      0 |    0 |          0 |
|             (i_dev_if)                                                                                  |                                                  system_axi_ad9361_0_axi_ad9361_lvds_if |         34 |         34 |       0 |    0 |   209 |      0 |      0 |    0 |          0 |
|             g_rx_data[0].i_rx_data                                                                      |                                                          system_axi_ad9361_0_ad_data_in |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_rx_data[1].i_rx_data                                                                      |                                                      system_axi_ad9361_0_ad_data_in_181 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_rx_data[2].i_rx_data                                                                      |                                                      system_axi_ad9361_0_ad_data_in_182 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_rx_data[3].i_rx_data                                                                      |                                                      system_axi_ad9361_0_ad_data_in_183 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_rx_data[4].i_rx_data                                                                      |                                                      system_axi_ad9361_0_ad_data_in_184 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_rx_data[5].i_rx_data                                                                      |                                                      system_axi_ad9361_0_ad_data_in_185 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_tx_data[0].i_tx_data                                                                      |                                                         system_axi_ad9361_0_ad_data_out |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_tx_data[1].i_tx_data                                                                      |                                                     system_axi_ad9361_0_ad_data_out_186 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_tx_data[2].i_tx_data                                                                      |                                                     system_axi_ad9361_0_ad_data_out_187 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_tx_data[3].i_tx_data                                                                      |                                                     system_axi_ad9361_0_ad_data_out_188 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_tx_data[4].i_tx_data                                                                      |                                                     system_axi_ad9361_0_ad_data_out_189 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             g_tx_data[5].i_tx_data                                                                      |                                                     system_axi_ad9361_0_ad_data_out_190 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_clk                                                                                       |                                                         system_axi_ad9361_0_ad_data_clk |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_enable                                                                                    |                                         system_axi_ad9361_0_ad_data_out__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_rx_frame                                                                                  |                                          system_axi_ad9361_0_ad_data_in__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_tx_clk                                                                                    |                                                     system_axi_ad9361_0_ad_data_out_191 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_tx_frame                                                                                  |                                                     system_axi_ad9361_0_ad_data_out_192 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_txnrx                                                                                     |                                     system_axi_ad9361_0_ad_data_out__parameterized0_193 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           i_rx                                                                                          |                                                       system_axi_ad9361_0_axi_ad9361_rx |       1247 |       1214 |       0 |   33 |  3533 |      0 |      0 |    0 |         12 |
|             (i_rx)                                                                                      |                                                       system_axi_ad9361_0_axi_ad9361_rx |         70 |         70 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|             i_delay_cntrl                                                                               |                                                      system_axi_ad9361_0_up_delay_cntrl |         10 |         10 |       0 |    0 |    60 |      0 |      0 |    0 |          0 |
|               (i_delay_cntrl)                                                                           |                                                      system_axi_ad9361_0_up_delay_cntrl |         10 |         10 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|               i_delay_rst_reg                                                                           |                                                   system_axi_ad9361_0_ad_rst__xdcDup__1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             i_rx_channel_0                                                                              |                                               system_axi_ad9361_0_axi_ad9361_rx_channel |        274 |        265 |       0 |    9 |   785 |      0 |      0 |    0 |          3 |
|               i_ad_datafmt                                                                              |                                                      system_axi_ad9361_0_ad_datafmt_173 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               i_ad_dcfilter                                                                             |                                                     system_axi_ad9361_0_ad_dcfilter_174 |         40 |         40 |       0 |    0 |   176 |      0 |      0 |    0 |          1 |
|               i_ad_iqcor                                                                                |                                                        system_axi_ad9361_0_ad_iqcor_175 |         47 |         38 |       0 |    9 |    80 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                            |                                                        system_axi_ad9361_0_ad_iqcor_175 |         39 |         38 |       0 |    1 |    80 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                       |                                          system_axi_ad9361_0_ad_mul__parameterized0_177 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_i)                                                                   |                                          system_axi_ad9361_0_ad_mul__parameterized0_177 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                          |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_180 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                       |                                                          system_axi_ad9361_0_ad_mul_178 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                          |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_179 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_rx_pnmon                                                                                |                                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon |         66 |         66 |       0 |    0 |   169 |      0 |      0 |    0 |          0 |
|                 (i_rx_pnmon)                                                                            |                                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon |          2 |          2 |       0 |    0 |   160 |      0 |      0 |    0 |          0 |
|                 i_pnmon                                                                                 |                                                        system_axi_ad9361_0_ad_pnmon_176 |         64 |         64 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               i_up_adc_channel                                                                          |                                                      system_axi_ad9361_0_up_adc_channel |        121 |        121 |       0 |    0 |   347 |      0 |      0 |    0 |          0 |
|                 (i_up_adc_channel)                                                                      |                                                      system_axi_ad9361_0_up_adc_channel |         40 |         40 |       0 |    0 |   157 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                            |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized1__xdcDup__1 |         71 |         71 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|                 i_xfer_status                                                                           |                           system_axi_ad9361_0_up_xfer_status__parameterized0__xdcDup__1 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|             i_rx_channel_1                                                                              |                               system_axi_ad9361_0_axi_ad9361_rx_channel__parameterized0 |        269 |        261 |       0 |    8 |   753 |      0 |      0 |    0 |          3 |
|               i_ad_datafmt                                                                              |                                                      system_axi_ad9361_0_ad_datafmt_165 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               i_ad_dcfilter                                                                             |                                                     system_axi_ad9361_0_ad_dcfilter_166 |         40 |         40 |       0 |    0 |   176 |      0 |      0 |    0 |          1 |
|               i_ad_iqcor                                                                                |                                        system_axi_ad9361_0_ad_iqcor__parameterized0_167 |         46 |         38 |       0 |    8 |    80 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                            |                                        system_axi_ad9361_0_ad_iqcor__parameterized0_167 |         38 |         38 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                       |                                          system_axi_ad9361_0_ad_mul__parameterized0_169 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                          |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_172 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                       |                                                          system_axi_ad9361_0_ad_mul_170 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_q)                                                                   |                                                          system_axi_ad9361_0_ad_mul_170 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                          |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_171 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_rx_pnmon                                                                                |                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized0 |         64 |         64 |       0 |    0 |   137 |      0 |      0 |    0 |          0 |
|                 (i_rx_pnmon)                                                                            |                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized0 |          2 |          2 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|                 i_pnmon                                                                                 |                                                        system_axi_ad9361_0_ad_pnmon_168 |         62 |         62 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               i_up_adc_channel                                                                          |                                      system_axi_ad9361_0_up_adc_channel__parameterized0 |        119 |        119 |       0 |    0 |   347 |      0 |      0 |    0 |          0 |
|                 (i_up_adc_channel)                                                                      |                                      system_axi_ad9361_0_up_adc_channel__parameterized0 |         40 |         40 |       0 |    0 |   157 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                            |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized1__xdcDup__2 |         71 |         71 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|                 i_xfer_status                                                                           |                           system_axi_ad9361_0_up_xfer_status__parameterized0__xdcDup__2 |          8 |          8 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|             i_rx_channel_2                                                                              |                               system_axi_ad9361_0_axi_ad9361_rx_channel__parameterized1 |        271 |        263 |       0 |    8 |   784 |      0 |      0 |    0 |          3 |
|               i_ad_datafmt                                                                              |                                                      system_axi_ad9361_0_ad_datafmt_157 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               i_ad_dcfilter                                                                             |                                                     system_axi_ad9361_0_ad_dcfilter_158 |         40 |         40 |       0 |    0 |   176 |      0 |      0 |    0 |          1 |
|               i_ad_iqcor                                                                                |                                                        system_axi_ad9361_0_ad_iqcor_159 |         46 |         38 |       0 |    8 |    80 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                            |                                                        system_axi_ad9361_0_ad_iqcor_159 |         38 |         38 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                       |                                          system_axi_ad9361_0_ad_mul__parameterized0_161 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_i)                                                                   |                                          system_axi_ad9361_0_ad_mul__parameterized0_161 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                          |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_164 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                       |                                                          system_axi_ad9361_0_ad_mul_162 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                          |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_163 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_rx_pnmon                                                                                |                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized1 |         64 |         64 |       0 |    0 |   168 |      0 |      0 |    0 |          0 |
|                 (i_rx_pnmon)                                                                            |                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized1 |          2 |          2 |       0 |    0 |   159 |      0 |      0 |    0 |          0 |
|                 i_pnmon                                                                                 |                                                        system_axi_ad9361_0_ad_pnmon_160 |         62 |         62 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               i_up_adc_channel                                                                          |                                      system_axi_ad9361_0_up_adc_channel__parameterized1 |        121 |        121 |       0 |    0 |   347 |      0 |      0 |    0 |          0 |
|                 (i_up_adc_channel)                                                                      |                                      system_axi_ad9361_0_up_adc_channel__parameterized1 |         40 |         40 |       0 |    0 |   157 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                            |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized1__xdcDup__3 |         71 |         71 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|                 i_xfer_status                                                                           |                           system_axi_ad9361_0_up_xfer_status__parameterized0__xdcDup__3 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|             i_rx_channel_3                                                                              |                               system_axi_ad9361_0_axi_ad9361_rx_channel__parameterized2 |        278 |        270 |       0 |    8 |   752 |      0 |      0 |    0 |          3 |
|               i_ad_datafmt                                                                              |                                                          system_axi_ad9361_0_ad_datafmt |          0 |          0 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               i_ad_dcfilter                                                                             |                                                         system_axi_ad9361_0_ad_dcfilter |         40 |         40 |       0 |    0 |   176 |      0 |      0 |    0 |          1 |
|               i_ad_iqcor                                                                                |                                        system_axi_ad9361_0_ad_iqcor__parameterized0_152 |         46 |         38 |       0 |    8 |    80 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                            |                                        system_axi_ad9361_0_ad_iqcor__parameterized0_152 |         38 |         38 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                       |                                          system_axi_ad9361_0_ad_mul__parameterized0_153 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                          |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_156 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                       |                                                          system_axi_ad9361_0_ad_mul_154 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_q)                                                                   |                                                          system_axi_ad9361_0_ad_mul_154 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                          |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_155 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_rx_pnmon                                                                                |                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized2 |         71 |         71 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|                 (i_rx_pnmon)                                                                            |                                 system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized2 |          2 |          2 |       0 |    0 |   127 |      0 |      0 |    0 |          0 |
|                 i_pnmon                                                                                 |                                                            system_axi_ad9361_0_ad_pnmon |         69 |         69 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               i_up_adc_channel                                                                          |                                      system_axi_ad9361_0_up_adc_channel__parameterized2 |        121 |        121 |       0 |    0 |   347 |      0 |      0 |    0 |          0 |
|                 (i_up_adc_channel)                                                                      |                                      system_axi_ad9361_0_up_adc_channel__parameterized2 |         40 |         40 |       0 |    0 |   157 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                            |                                       system_axi_ad9361_0_up_xfer_cntrl__parameterized1 |         71 |         71 |       0 |    0 |   170 |      0 |      0 |    0 |          0 |
|                 i_xfer_status                                                                           |                                      system_axi_ad9361_0_up_xfer_status__parameterized0 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|             i_up_adc_common                                                                             |                                                       system_axi_ad9361_0_up_adc_common |         78 |         78 |       0 |    0 |   363 |      0 |      0 |    0 |          0 |
|               (i_up_adc_common)                                                                         |                                                       system_axi_ad9361_0_up_adc_common |         20 |         20 |       0 |    0 |   225 |      0 |      0 |    0 |          0 |
|               i_clock_mon                                                                               |                                             system_axi_ad9361_0_up_clock_mon__xdcDup__1 |         40 |         40 |       0 |    0 |    88 |      0 |      0 |    0 |          0 |
|               i_core_rst_reg                                                                            |                                                   system_axi_ad9361_0_ad_rst__xdcDup__2 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               i_xfer_cntrl                                                                              |                                       system_axi_ad9361_0_up_xfer_cntrl__parameterized2 |          9 |          9 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|               i_xfer_status                                                                             |                                      system_axi_ad9361_0_up_xfer_status__parameterized1 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|           i_tdd                                                                                         |                                                      system_axi_ad9361_0_axi_ad9361_tdd |        824 |        504 |       0 |  320 |  2594 |      0 |      0 |    0 |          0 |
|             (i_tdd)                                                                                     |                                                      system_axi_ad9361_0_axi_ad9361_tdd |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             i_tdd_control                                                                               |                                                      system_axi_ad9361_0_ad_tdd_control |        595 |        275 |       0 |  320 |   546 |      0 |      0 |    0 |          0 |
|               (i_tdd_control)                                                                           |                                                      system_axi_ad9361_0_ad_tdd_control |         95 |         95 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|               i_rx_off_1_comp                                                                           |                                                           system_axi_ad9361_0_ad_addsub |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_rx_off_2_comp                                                                           |                                                       system_axi_ad9361_0_ad_addsub_133 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_rx_on_1_comp                                                                            |                                                       system_axi_ad9361_0_ad_addsub_134 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_rx_on_2_comp                                                                            |                                                       system_axi_ad9361_0_ad_addsub_135 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_dp_off_1_comp                                                                        |                                                       system_axi_ad9361_0_ad_addsub_136 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_dp_off_2_comp                                                                        |                                                       system_axi_ad9361_0_ad_addsub_137 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_dp_on_1_comp                                                                         |                                                       system_axi_ad9361_0_ad_addsub_138 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_dp_on_2_comp                                                                         |                                                       system_axi_ad9361_0_ad_addsub_139 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_off_1_comp                                                                           |                                                       system_axi_ad9361_0_ad_addsub_140 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_off_2_comp                                                                           |                                                       system_axi_ad9361_0_ad_addsub_141 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_on_1_comp                                                                            |                                                       system_axi_ad9361_0_ad_addsub_142 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_tx_on_2_comp                                                                            |                                                       system_axi_ad9361_0_ad_addsub_143 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_rx_off_1_comp                                                                       |                                                       system_axi_ad9361_0_ad_addsub_144 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_rx_off_2_comp                                                                       |                                                       system_axi_ad9361_0_ad_addsub_145 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_rx_on_1_comp                                                                        |                                                       system_axi_ad9361_0_ad_addsub_146 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_rx_on_2_comp                                                                        |                                                       system_axi_ad9361_0_ad_addsub_147 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_tx_off_1_comp                                                                       |                                                       system_axi_ad9361_0_ad_addsub_148 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_tx_off_2_comp                                                                       |                                                       system_axi_ad9361_0_ad_addsub_149 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_tx_on_1_comp                                                                        |                                                       system_axi_ad9361_0_ad_addsub_150 |         26 |         10 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|               i_vco_tx_on_2_comp                                                                        |                                                       system_axi_ad9361_0_ad_addsub_151 |         24 |          8 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|             i_up_tdd_cntrl                                                                              |                                                        system_axi_ad9361_0_up_tdd_cntrl |        228 |        228 |       0 |    0 |  2045 |      0 |      0 |    0 |          0 |
|               (i_up_tdd_cntrl)                                                                          |                                                        system_axi_ad9361_0_up_tdd_cntrl |        169 |        169 |       0 |    0 |   705 |      0 |      0 |    0 |          0 |
|               i_xfer_tdd_control                                                                        |                                                       system_axi_ad9361_0_up_xfer_cntrl |         39 |         39 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|               i_xfer_tdd_counter_values_rx_1                                                            |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized0__xdcDup__1 |          3 |          3 |       0 |    0 |   296 |      0 |      0 |    0 |          0 |
|               i_xfer_tdd_counter_values_rx_2                                                            |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized0__xdcDup__2 |          3 |          3 |       0 |    0 |   296 |      0 |      0 |    0 |          0 |
|               i_xfer_tdd_counter_values_tx_1                                                            |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized0__xdcDup__3 |          3 |          3 |       0 |    0 |   296 |      0 |      0 |    0 |          0 |
|               i_xfer_tdd_counter_values_tx_2                                                            |                                       system_axi_ad9361_0_up_xfer_cntrl__parameterized0 |          3 |          3 |       0 |    0 |   296 |      0 |      0 |    0 |          0 |
|               i_xfer_tdd_status                                                                         |                                                      system_axi_ad9361_0_up_xfer_status |         10 |         10 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|           i_tdd_if                                                                                      |                                                   system_axi_ad9361_0_axi_ad9361_tdd_if |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           i_tx                                                                                          |                                                       system_axi_ad9361_0_axi_ad9361_tx |       4985 |       4920 |       0 |   65 |  7906 |      0 |      0 |    0 |         16 |
|             (i_tx)                                                                                      |                                                       system_axi_ad9361_0_axi_ad9361_tx |         14 |         14 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|             i_tx_channel_0                                                                              |                                               system_axi_ad9361_0_axi_ad9361_tx_channel |       1242 |       1226 |       0 |   16 |  1875 |      0 |      0 |    0 |          4 |
|               (i_tx_channel_0)                                                                          |                                               system_axi_ad9361_0_axi_ad9361_tx_channel |         21 |         21 |       0 |    0 |    74 |      0 |      0 |    0 |          0 |
|               i_ad_iqcor                                                                                |                                                         system_axi_ad9361_0_ad_iqcor_94 |         44 |         36 |       0 |    8 |    68 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                            |                                                         system_axi_ad9361_0_ad_iqcor_94 |         36 |         36 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                       |                                          system_axi_ad9361_0_ad_mul__parameterized0_129 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_i)                                                                   |                                          system_axi_ad9361_0_ad_mul__parameterized0_129 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                          |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_132 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                       |                                                          system_axi_ad9361_0_ad_mul_130 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                          |                                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_131 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_dds                                                                                     |                                                           system_axi_ad9361_0_ad_dds_95 |       1012 |       1004 |       0 |    8 |  1134 |      0 |      0 |    0 |          2 |
|                 (i_dds)                                                                                 |                                                           system_axi_ad9361_0_ad_dds_95 |        114 |        114 |       0 |    0 |   102 |      0 |      0 |    0 |          0 |
|                 dds_phase[1].i_dds_2                                                                    |                                                         system_axi_ad9361_0_ad_dds_2_96 |        920 |        912 |       0 |    8 |  1032 |      0 |      0 |    0 |          2 |
|                   (dds_phase[1].i_dds_2)                                                                |                                                         system_axi_ad9361_0_ad_dds_2_96 |         30 |         22 |       0 |    8 |    60 |      0 |      0 |    0 |          0 |
|                   i_dds_1_0                                                                             |                                                         system_axi_ad9361_0_ad_dds_1_97 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_0)                                                                         |                                                         system_axi_ad9361_0_ad_dds_1_97 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                         |                                          system_axi_ad9361_0_ad_mul__parameterized1_114 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                      |                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_128 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                          |                                              system_axi_ad9361_0_ad_dds_sine_cordic_115 |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                      |                                              system_axi_ad9361_0_ad_dds_sine_cordic_115 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                  |                                              system_axi_ad9361_0_ad_dds_cordic_pipe_116 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                 |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_117 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                 |                             system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_118 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_119 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_120 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_121 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_122 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_123 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_124 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_125 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_126 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_127 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                   i_dds_1_1                                                                             |                                                         system_axi_ad9361_0_ad_dds_1_98 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_1)                                                                         |                                                         system_axi_ad9361_0_ad_dds_1_98 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                         |                                           system_axi_ad9361_0_ad_mul__parameterized1_99 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                      |                   system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_113 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                          |                                              system_axi_ad9361_0_ad_dds_sine_cordic_100 |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                      |                                              system_axi_ad9361_0_ad_dds_sine_cordic_100 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                  |                                              system_axi_ad9361_0_ad_dds_cordic_pipe_101 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                 |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_102 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                 |                             system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_103 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_104 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_105 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_106 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_107 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_108 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_109 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_110 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_111 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                  |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_112 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|               i_up_dac_channel                                                                          |                                                      system_axi_ad9361_0_up_dac_channel |        165 |        165 |       0 |    0 |   599 |      0 |      0 |    0 |          0 |
|                 (i_up_dac_channel)                                                                      |                                                      system_axi_ad9361_0_up_dac_channel |        123 |        123 |       0 |    0 |   271 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                            |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized3__xdcDup__1 |         42 |         42 |       0 |    0 |   328 |      0 |      0 |    0 |          0 |
|             i_tx_channel_1                                                                              |                               system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized0 |       1208 |       1192 |       0 |   16 |  1875 |      0 |      0 |    0 |          4 |
|               (i_tx_channel_1)                                                                          |                               system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized0 |         21 |         21 |       0 |    0 |    74 |      0 |      0 |    0 |          0 |
|               i_ad_iqcor                                                                                |                                         system_axi_ad9361_0_ad_iqcor__parameterized0_55 |         44 |         36 |       0 |    8 |    68 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                            |                                         system_axi_ad9361_0_ad_iqcor__parameterized0_55 |         36 |         36 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                       |                                           system_axi_ad9361_0_ad_mul__parameterized0_90 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                          |                                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_93 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                       |                                                           system_axi_ad9361_0_ad_mul_91 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_q)                                                                   |                                                           system_axi_ad9361_0_ad_mul_91 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                          |                                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_92 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_dds                                                                                     |                                                           system_axi_ad9361_0_ad_dds_56 |       1012 |       1004 |       0 |    8 |  1134 |      0 |      0 |    0 |          2 |
|                 (i_dds)                                                                                 |                                                           system_axi_ad9361_0_ad_dds_56 |        114 |        114 |       0 |    0 |   102 |      0 |      0 |    0 |          0 |
|                 dds_phase[1].i_dds_2                                                                    |                                                         system_axi_ad9361_0_ad_dds_2_57 |        920 |        912 |       0 |    8 |  1032 |      0 |      0 |    0 |          2 |
|                   (dds_phase[1].i_dds_2)                                                                |                                                         system_axi_ad9361_0_ad_dds_2_57 |         30 |         22 |       0 |    8 |    60 |      0 |      0 |    0 |          0 |
|                   i_dds_1_0                                                                             |                                                         system_axi_ad9361_0_ad_dds_1_58 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_0)                                                                         |                                                         system_axi_ad9361_0_ad_dds_1_58 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                         |                                           system_axi_ad9361_0_ad_mul__parameterized1_75 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                      |                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_89 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                          |                                               system_axi_ad9361_0_ad_dds_sine_cordic_76 |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                      |                                               system_axi_ad9361_0_ad_dds_sine_cordic_76 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                  |                                               system_axi_ad9361_0_ad_dds_cordic_pipe_77 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                 |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_78 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                 |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_79 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_80 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_81 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_82 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_83 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_84 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_85 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_86 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_87 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_88 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                   i_dds_1_1                                                                             |                                                         system_axi_ad9361_0_ad_dds_1_59 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_1)                                                                         |                                                         system_axi_ad9361_0_ad_dds_1_59 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                         |                                           system_axi_ad9361_0_ad_mul__parameterized1_60 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                      |                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_74 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                          |                                               system_axi_ad9361_0_ad_dds_sine_cordic_61 |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                      |                                               system_axi_ad9361_0_ad_dds_sine_cordic_61 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                  |                                               system_axi_ad9361_0_ad_dds_cordic_pipe_62 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                 |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_63 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                 |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_64 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_65 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_66 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_67 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_68 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_69 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_70 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_71 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_72 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_73 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|               i_up_dac_channel                                                                          |                                      system_axi_ad9361_0_up_dac_channel__parameterized0 |        131 |        131 |       0 |    0 |   599 |      0 |      0 |    0 |          0 |
|                 (i_up_dac_channel)                                                                      |                                      system_axi_ad9361_0_up_dac_channel__parameterized0 |         89 |         89 |       0 |    0 |   271 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                            |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized3__xdcDup__2 |         42 |         42 |       0 |    0 |   328 |      0 |      0 |    0 |          0 |
|             i_tx_channel_2                                                                              |                               system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized1 |       1212 |       1195 |       0 |   17 |  1879 |      0 |      0 |    0 |          4 |
|               (i_tx_channel_2)                                                                          |                               system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized1 |         21 |         21 |       0 |    0 |    74 |      0 |      0 |    0 |          0 |
|               i_ad_iqcor                                                                                |                                                            system_axi_ad9361_0_ad_iqcor |         45 |         36 |       0 |    9 |    69 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                            |                                                            system_axi_ad9361_0_ad_iqcor |         37 |         36 |       0 |    1 |    69 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                       |                                           system_axi_ad9361_0_ad_mul__parameterized0_51 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_i)                                                                   |                                           system_axi_ad9361_0_ad_mul__parameterized0_51 |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                          |                                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_54 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                       |                                                           system_axi_ad9361_0_ad_mul_52 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                          |                                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_53 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_dds                                                                                     |                                                           system_axi_ad9361_0_ad_dds_17 |       1015 |       1007 |       0 |    8 |  1137 |      0 |      0 |    0 |          2 |
|                 (i_dds)                                                                                 |                                                           system_axi_ad9361_0_ad_dds_17 |        117 |        117 |       0 |    0 |   105 |      0 |      0 |    0 |          0 |
|                 dds_phase[1].i_dds_2                                                                    |                                                         system_axi_ad9361_0_ad_dds_2_18 |        920 |        912 |       0 |    8 |  1032 |      0 |      0 |    0 |          2 |
|                   (dds_phase[1].i_dds_2)                                                                |                                                         system_axi_ad9361_0_ad_dds_2_18 |         30 |         22 |       0 |    8 |    60 |      0 |      0 |    0 |          0 |
|                   i_dds_1_0                                                                             |                                                         system_axi_ad9361_0_ad_dds_1_19 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_0)                                                                         |                                                         system_axi_ad9361_0_ad_dds_1_19 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                         |                                           system_axi_ad9361_0_ad_mul__parameterized1_36 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                      |                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_50 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                          |                                               system_axi_ad9361_0_ad_dds_sine_cordic_37 |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                      |                                               system_axi_ad9361_0_ad_dds_sine_cordic_37 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                  |                                               system_axi_ad9361_0_ad_dds_cordic_pipe_38 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                 |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_39 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                 |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_40 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_41 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_42 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_43 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_44 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_45 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_46 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_47 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_48 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_49 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                   i_dds_1_1                                                                             |                                                         system_axi_ad9361_0_ad_dds_1_20 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_1)                                                                         |                                                         system_axi_ad9361_0_ad_dds_1_20 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                         |                                           system_axi_ad9361_0_ad_mul__parameterized1_21 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                      |                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_35 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                          |                                               system_axi_ad9361_0_ad_dds_sine_cordic_22 |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                      |                                               system_axi_ad9361_0_ad_dds_sine_cordic_22 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                  |                                               system_axi_ad9361_0_ad_dds_cordic_pipe_23 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                 |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_24 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                 |                              system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_25 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_26 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_27 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_28 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_29 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_30 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_31 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_32 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_33 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_34 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|               i_up_dac_channel                                                                          |                                      system_axi_ad9361_0_up_dac_channel__parameterized1 |        131 |        131 |       0 |    0 |   599 |      0 |      0 |    0 |          0 |
|                 (i_up_dac_channel)                                                                      |                                      system_axi_ad9361_0_up_dac_channel__parameterized1 |         89 |         89 |       0 |    0 |   271 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                            |                            system_axi_ad9361_0_up_xfer_cntrl__parameterized3__xdcDup__3 |         42 |         42 |       0 |    0 |   328 |      0 |      0 |    0 |          0 |
|             i_tx_channel_3                                                                              |                               system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized2 |       1210 |       1194 |       0 |   16 |  1875 |      0 |      0 |    0 |          4 |
|               (i_tx_channel_3)                                                                          |                               system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized2 |         23 |         23 |       0 |    0 |    74 |      0 |      0 |    0 |          0 |
|               i_ad_iqcor                                                                                |                                            system_axi_ad9361_0_ad_iqcor__parameterized0 |         44 |         36 |       0 |    8 |    68 |      0 |      0 |    0 |          2 |
|                 (i_ad_iqcor)                                                                            |                                            system_axi_ad9361_0_ad_iqcor__parameterized0 |         36 |         36 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 g_loop[0].i_mul_i                                                                       |                                              system_axi_ad9361_0_ad_mul__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                   i_mult_macro                                                                          |                                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO_16 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                 g_loop[0].i_mul_q                                                                       |                                                              system_axi_ad9361_0_ad_mul |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          1 |
|                   (g_loop[0].i_mul_q)                                                                   |                                                              system_axi_ad9361_0_ad_mul |          8 |          0 |       0 |    8 |     0 |      0 |      0 |    0 |          0 |
|                   i_mult_macro                                                                          |                                       system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|               i_dds                                                                                     |                                                              system_axi_ad9361_0_ad_dds |       1012 |       1004 |       0 |    8 |  1134 |      0 |      0 |    0 |          2 |
|                 (i_dds)                                                                                 |                                                              system_axi_ad9361_0_ad_dds |        114 |        114 |       0 |    0 |   102 |      0 |      0 |    0 |          0 |
|                 dds_phase[1].i_dds_2                                                                    |                                                            system_axi_ad9361_0_ad_dds_2 |        920 |        912 |       0 |    8 |  1032 |      0 |      0 |    0 |          2 |
|                   (dds_phase[1].i_dds_2)                                                                |                                                            system_axi_ad9361_0_ad_dds_2 |         30 |         22 |       0 |    8 |    60 |      0 |      0 |    0 |          0 |
|                   i_dds_1_0                                                                             |                                                            system_axi_ad9361_0_ad_dds_1 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_0)                                                                         |                                                            system_axi_ad9361_0_ad_dds_1 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                         |                                            system_axi_ad9361_0_ad_mul__parameterized1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                      |                    system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0_15 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                          |                                                system_axi_ad9361_0_ad_dds_sine_cordic_2 |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                      |                                                system_axi_ad9361_0_ad_dds_sine_cordic_2 |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                  |                                                system_axi_ad9361_0_ad_dds_cordic_pipe_3 |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                 |                                system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9_4 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                 |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10_5 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                  |                                system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0_6 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                  |                                system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1_7 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                  |                                system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2_8 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                  |                                system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3_9 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4_10 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5_11 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6_12 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7_13 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                  |                               system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8_14 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                   i_dds_1_1                                                                             |                                                          system_axi_ad9361_0_ad_dds_1_0 |        445 |        445 |       0 |    0 |   486 |      0 |      0 |    0 |          1 |
|                     (i_dds_1_1)                                                                         |                                                          system_axi_ad9361_0_ad_dds_1_0 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     i_dds_scale                                                                         |                                              system_axi_ad9361_0_ad_mul__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                       i_mult_macro                                                                      |                       system_axi_ad9361_0_xil_internal_svlib_MULT_MACRO__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                     i_dds_sine                                                                          |                                                  system_axi_ad9361_0_ad_dds_sine_cordic |        445 |        445 |       0 |    0 |   472 |      0 |      0 |    0 |          0 |
|                       (i_dds_sine)                                                                      |                                                  system_axi_ad9361_0_ad_dds_sine_cordic |          2 |          2 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                       rotation[0].pipe                                                                  |                                                  system_axi_ad9361_0_ad_dds_cordic_pipe |         38 |         38 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[10].pipe                                                                 |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized9 |         39 |         39 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       rotation[11].pipe                                                                 |                                 system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized10 |         15 |         15 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       rotation[1].pipe                                                                  |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized0 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[2].pipe                                                                  |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized1 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[3].pipe                                                                  |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized2 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[4].pipe                                                                  |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized3 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[5].pipe                                                                  |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized4 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[6].pipe                                                                  |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized5 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[7].pipe                                                                  |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized6 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[8].pipe                                                                  |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized7 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       rotation[9].pipe                                                                  |                                  system_axi_ad9361_0_ad_dds_cordic_pipe__parameterized8 |         39 |         39 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|               i_up_dac_channel                                                                          |                                      system_axi_ad9361_0_up_dac_channel__parameterized2 |        131 |        131 |       0 |    0 |   599 |      0 |      0 |    0 |          0 |
|                 (i_up_dac_channel)                                                                      |                                      system_axi_ad9361_0_up_dac_channel__parameterized2 |         89 |         89 |       0 |    0 |   271 |      0 |      0 |    0 |          0 |
|                 i_xfer_cntrl                                                                            |                                       system_axi_ad9361_0_up_xfer_cntrl__parameterized3 |         42 |         42 |       0 |    0 |   328 |      0 |      0 |    0 |          0 |
|             i_up_dac_common                                                                             |                                                       system_axi_ad9361_0_up_dac_common |        100 |        100 |       0 |    0 |   348 |      0 |      0 |    0 |          0 |
|               (i_up_dac_common)                                                                         |                                                       system_axi_ad9361_0_up_dac_common |         21 |         21 |       0 |    0 |   178 |      0 |      0 |    0 |          0 |
|               i_clock_mon                                                                               |                                                        system_axi_ad9361_0_up_clock_mon |         42 |         42 |       0 |    0 |    88 |      0 |      0 |    0 |          0 |
|               i_core_rst_reg                                                                            |                                                   system_axi_ad9361_0_ad_rst__xdcDup__4 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               i_xfer_cntrl                                                                              |                                       system_axi_ad9361_0_up_xfer_cntrl__parameterized4 |         29 |         29 |       0 |    0 |    57 |      0 |      0 |    0 |          0 |
|               i_xfer_status                                                                             |                                      system_axi_ad9361_0_up_xfer_status__parameterized2 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|           i_up_axi                                                                                      |                                                              system_axi_ad9361_0_up_axi |        979 |        979 |       0 |    0 |   165 |      0 |      0 |    0 |          0 |
|       axi_ad9361_adc_dma                                                                                |                                                             system_axi_ad9361_adc_dma_0 |        429 |        395 |      34 |    0 |   672 |      1 |      0 |    0 |          0 |
|         (axi_ad9361_adc_dma)                                                                            |                                                             system_axi_ad9361_adc_dma_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         inst                                                                                            |                                                    system_axi_ad9361_adc_dma_0_axi_dmac |        429 |        395 |      34 |    0 |   672 |      1 |      0 |    0 |          0 |
|           i_regmap                                                                                      |                                             system_axi_ad9361_adc_dma_0_axi_dmac_regmap |        251 |        235 |      16 |    0 |   331 |      0 |      0 |    0 |          0 |
|             (i_regmap)                                                                                  |                                             system_axi_ad9361_adc_dma_0_axi_dmac_regmap |          1 |          1 |       0 |    0 |    73 |      0 |      0 |    0 |          0 |
|             i_regmap_request                                                                            |                                     system_axi_ad9361_adc_dma_0_axi_dmac_regmap_request |         60 |         44 |      16 |    0 |   123 |      0 |      0 |    0 |          0 |
|               (i_regmap_request)                                                                        |                                     system_axi_ad9361_adc_dma_0_axi_dmac_regmap_request |         31 |         31 |       0 |    0 |    90 |      0 |      0 |    0 |          0 |
|               i_transfer_lenghts_fifo                                                                   |                                              system_axi_ad9361_adc_dma_0_util_axis_fifo |         29 |         13 |      16 |    0 |    33 |      0 |      0 |    0 |          0 |
|                 (i_transfer_lenghts_fifo)                                                               |                                              system_axi_ad9361_adc_dma_0_util_axis_fifo |         19 |          3 |      16 |    0 |    27 |      0 |      0 |    0 |          0 |
|                 fifo.i_address_gray                                                                     |                            system_axi_ad9361_adc_dma_0_util_axis_fifo_address_generator |         10 |         10 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|             i_up_axi                                                                                    |                                                      system_axi_ad9361_adc_dma_0_up_axi |        190 |        190 |       0 |    0 |   135 |      0 |      0 |    0 |          0 |
|           i_transfer                                                                                    |                                           system_axi_ad9361_adc_dma_0_axi_dmac_transfer |        178 |        160 |      18 |    0 |   341 |      1 |      0 |    0 |          0 |
|             i_request_arb                                                                               |                                                 system_axi_ad9361_adc_dma_0_request_arb |        169 |        151 |      18 |    0 |   304 |      1 |      0 |    0 |          0 |
|               (i_request_arb)                                                                           |                                                 system_axi_ad9361_adc_dma_0_request_arb |          8 |          2 |       6 |    0 |    33 |      0 |      0 |    0 |          0 |
|               i_dest_dma_mm                                                                             |                                                 system_axi_ad9361_adc_dma_0_dest_axi_mm |         47 |         39 |       8 |    0 |    51 |      0 |      0 |    0 |          0 |
|                 (i_dest_dma_mm)                                                                         |                                                 system_axi_ad9361_adc_dma_0_dest_axi_mm |          8 |          0 |       8 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_addr_gen                                                                              |                                           system_axi_ad9361_adc_dma_0_address_generator |         34 |         34 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|                 i_response_handler                                                                      |                                            system_axi_ad9361_adc_dma_0_response_handler |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               i_dest_req_fifo                                                                           |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized1 |          5 |          5 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|                 (i_dest_req_fifo)                                                                       |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized1 |          0 |          0 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_raddr_sync                                                                   |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_waddr_sync                                                                   |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_req_gen                                                                                 |                                           system_axi_ad9361_adc_dma_0_request_generator |         36 |         36 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|               i_response_manager                                                                        |                                   system_axi_ad9361_adc_dma_0_axi_dmac_response_manager |         20 |         20 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 (i_response_manager)                                                                    |                                   system_axi_ad9361_adc_dma_0_axi_dmac_response_manager |         11 |         11 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                 i_dest_response_fifo                                                                    |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized3 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|               i_src_dest_bl_fifo                                                                        |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized0 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                 (i_src_dest_bl_fifo)                                                                    |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized0 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_raddr_sync                                                                   |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_waddr_sync                                                                   |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__4 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_src_dma_fifo                                                                            |                                                system_axi_ad9361_adc_dma_0_src_fifo_inf |         18 |         18 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|                 (i_src_dma_fifo)                                                                        |                                                system_axi_ad9361_adc_dma_0_src_fifo_inf |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 i_data_mover                                                                            |                                                  system_axi_ad9361_adc_dma_0_data_mover |         18 |         18 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|               i_src_req_fifo                                                                            |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized2 |          2 |          2 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                 (i_src_req_fifo)                                                                        |                              system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized2 |          1 |          1 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_raddr_sync                                                                   |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_waddr_sync                                                                   |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_store_and_forward                                                                       |                                       system_axi_ad9361_adc_dma_0_axi_dmac_burst_memory |         28 |         24 |       4 |    0 |    47 |      1 |      0 |    0 |          0 |
|                 (i_store_and_forward)                                                                   |                                       system_axi_ad9361_adc_dma_0_axi_dmac_burst_memory |         22 |         18 |       4 |    0 |    31 |      0 |      0 |    0 |          0 |
|                 i_dest_sync_id                                                                          |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized1__xdcDup__1 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 i_mem                                                                                   |                                                 system_axi_ad9361_adc_dma_0_ad_mem_asym |          1 |          1 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_src_sync_id                                                                           |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized1__xdcDup__2 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               i_sync_src_request_id                                                                     |                                   system_axi_ad9361_adc_dma_0_sync_bits__parameterized1 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|             i_reset_manager                                                                             |                                      system_axi_ad9361_adc_dma_0_axi_dmac_reset_manager |          9 |          9 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|               (i_reset_manager)                                                                         |                                      system_axi_ad9361_adc_dma_0_axi_dmac_reset_manager |          6 |          6 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|               i_sync_control_src                                                                        |                        system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_sync_status_src                                                                         |                                   system_axi_ad9361_adc_dma_0_sync_bits__parameterized0 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       axi_ad9361_dac_dma                                                                                |                                                             system_axi_ad9361_dac_dma_0 |        427 |        401 |      26 |    0 |   569 |      1 |      0 |    0 |          0 |
|         (axi_ad9361_dac_dma)                                                                            |                                                             system_axi_ad9361_dac_dma_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         inst                                                                                            |                                                    system_axi_ad9361_dac_dma_0_axi_dmac |        427 |        401 |      26 |    0 |   569 |      1 |      0 |    0 |          0 |
|           i_regmap                                                                                      |                                             system_axi_ad9361_dac_dma_0_axi_dmac_regmap |        267 |        251 |      16 |    0 |   332 |      0 |      0 |    0 |          0 |
|             (i_regmap)                                                                                  |                                             system_axi_ad9361_dac_dma_0_axi_dmac_regmap |          1 |          1 |       0 |    0 |    73 |      0 |      0 |    0 |          0 |
|             i_regmap_request                                                                            |                                     system_axi_ad9361_dac_dma_0_axi_dmac_regmap_request |         45 |         29 |      16 |    0 |   124 |      0 |      0 |    0 |          0 |
|               (i_regmap_request)                                                                        |                                     system_axi_ad9361_dac_dma_0_axi_dmac_regmap_request |         17 |         17 |       0 |    0 |    91 |      0 |      0 |    0 |          0 |
|               i_transfer_lenghts_fifo                                                                   |                                              system_axi_ad9361_dac_dma_0_util_axis_fifo |         28 |         12 |      16 |    0 |    33 |      0 |      0 |    0 |          0 |
|                 (i_transfer_lenghts_fifo)                                                               |                                              system_axi_ad9361_dac_dma_0_util_axis_fifo |         19 |          3 |      16 |    0 |    27 |      0 |      0 |    0 |          0 |
|                 fifo.i_address_gray                                                                     |                            system_axi_ad9361_dac_dma_0_util_axis_fifo_address_generator |         10 |         10 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|             i_up_axi                                                                                    |                                                      system_axi_ad9361_dac_dma_0_up_axi |        221 |        221 |       0 |    0 |   135 |      0 |      0 |    0 |          0 |
|           i_transfer                                                                                    |                                           system_axi_ad9361_dac_dma_0_axi_dmac_transfer |        160 |        150 |      10 |    0 |   237 |      1 |      0 |    0 |          0 |
|             i_request_arb                                                                               |                                                 system_axi_ad9361_dac_dma_0_request_arb |        150 |        140 |      10 |    0 |   207 |      1 |      0 |    0 |          0 |
|               (i_request_arb)                                                                           |                                                 system_axi_ad9361_dac_dma_0_request_arb |          8 |          2 |       6 |    0 |     5 |      0 |      0 |    0 |          0 |
|               i_dest_dma_stream                                                                         |                                             system_axi_ad9361_dac_dma_0_dest_axi_stream |          9 |          9 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                 (i_dest_dma_stream)                                                                     |                                             system_axi_ad9361_dac_dma_0_dest_axi_stream |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 i_response_generator                                                                    |                                          system_axi_ad9361_dac_dma_0_response_generator |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               i_dest_req_fifo                                                                           |                              system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized0 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 (i_dest_req_fifo)                                                                       |                              system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_raddr_sync                                                                   |                                        system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__1 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 zerodeep.i_waddr_sync                                                                   |                                        system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_req_gen                                                                                 |                                           system_axi_ad9361_dac_dma_0_request_generator |         38 |         38 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|               i_response_manager                                                                        |                                   system_axi_ad9361_dac_dma_0_axi_dmac_response_manager |         22 |         22 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                 (i_response_manager)                                                                    |                                   system_axi_ad9361_dac_dma_0_axi_dmac_response_manager |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                 i_dest_response_fifo                                                                    |                              system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized2 |         12 |         12 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                   (i_dest_response_fifo)                                                                |                              system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized2 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   zerodeep.i_raddr_sync                                                                 |                                        system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   zerodeep.i_waddr_sync                                                                 |                                        system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__4 |         10 |         10 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_src_dma_mm                                                                              |                                                  system_axi_ad9361_dac_dma_0_src_axi_mm |         43 |         43 |       0 |    0 |    51 |      0 |      0 |    0 |          0 |
|                 (i_src_dma_mm)                                                                          |                                                  system_axi_ad9361_dac_dma_0_src_axi_mm |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 i_addr_gen                                                                              |                                           system_axi_ad9361_dac_dma_0_address_generator |         40 |         40 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|               i_src_req_fifo                                                                            |                              system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized1 |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|               i_store_and_forward                                                                       |                                       system_axi_ad9361_dac_dma_0_axi_dmac_burst_memory |         29 |         25 |       4 |    0 |    46 |      1 |      0 |    0 |          0 |
|                 (i_store_and_forward)                                                                   |                                       system_axi_ad9361_dac_dma_0_axi_dmac_burst_memory |         22 |         18 |       4 |    0 |    30 |      0 |      0 |    0 |          0 |
|                 i_dest_sync_id                                                                          |                        system_axi_ad9361_dac_dma_0_sync_bits__parameterized2__xdcDup__1 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 i_mem                                                                                   |                                                 system_axi_ad9361_dac_dma_0_ad_mem_asym |          1 |          1 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_src_sync_id                                                                           |                        system_axi_ad9361_dac_dma_0_sync_bits__parameterized2__xdcDup__2 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               i_sync_req_response_id                                                                    |                                   system_axi_ad9361_dac_dma_0_sync_bits__parameterized2 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|             i_reset_manager                                                                             |                                      system_axi_ad9361_dac_dma_0_axi_dmac_reset_manager |         10 |         10 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|               (i_reset_manager)                                                                         |                                      system_axi_ad9361_dac_dma_0_axi_dmac_reset_manager |          7 |          7 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|               i_sync_control_dest                                                                       |                                        system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_sync_status_dest                                                                        |                                                   system_axi_ad9361_dac_dma_0_sync_bits |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       axi_ad9361_dac_fifo                                                                               |                                                            system_axi_ad9361_dac_fifo_0 |         22 |         22 |       0 |    0 |   153 |      1 |      0 |    0 |          0 |
|         inst                                                                                            |                                                 system_axi_ad9361_dac_fifo_0_util_rfifo |         22 |         22 |       0 |    0 |   153 |      1 |      0 |    0 |          0 |
|           (inst)                                                                                        |                                                 system_axi_ad9361_dac_fifo_0_util_rfifo |         20 |         20 |       0 |    0 |   153 |      0 |      0 |    0 |          0 |
|           i_mem                                                                                         |                                                     system_axi_ad9361_dac_fifo_0_ad_mem |          2 |          2 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|       axi_cpu_interconnect                                                                              |                                                           system_axi_cpu_interconnect_0 |       5705 |       4793 |     528 |  384 |  6187 |      0 |      0 |    0 |          0 |
|         inst                                                                                            |                                                   system_axi_cpu_interconnect_0_bd_24fc |       5705 |       4793 |     528 |  384 |  6187 |      0 |      0 |    0 |          0 |
|           clk_map                                                                                       |                                       system_axi_cpu_interconnect_0_clk_map_imp_1EHB1EN |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             psr_aclk                                                                                    |                                        system_axi_cpu_interconnect_0_bd_24fc_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               U0                                                                                        |                                            system_axi_cpu_interconnect_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|                 (U0)                                                                                    |                                            system_axi_cpu_interconnect_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 EXT_LPF                                                                                 |                                                       system_axi_cpu_interconnect_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                   (EXT_LPF)                                                                             |                                                       system_axi_cpu_interconnect_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |                                                  system_axi_cpu_interconnect_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 SEQ                                                                                     |                                              system_axi_cpu_interconnect_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                   (SEQ)                                                                                 |                                              system_axi_cpu_interconnect_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   SEQ_COUNTER                                                                           |                                                   system_axi_cpu_interconnect_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           m00_exit_pipeline                                                                             |                              system_axi_cpu_interconnect_0_m00_exit_pipeline_imp_LFNOJO |        235 |        231 |       0 |    4 |   379 |      0 |      0 |    0 |          0 |
|             m00_exit                                                                                    |                                            system_axi_cpu_interconnect_0_bd_24fc_m00e_0 |        235 |        231 |       0 |    4 |   379 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                                       system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top |        235 |        231 |       0 |    4 |   379 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                                       system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ar_reg                                                                                  |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_628 |         12 |         12 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 aw_reg                                                                                  |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_629 |         12 |         12 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 b_reg                                                                                   |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_630 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 exit_inst                                                                               |                                      system_axi_cpu_interconnect_0_sc_exit_v1_0_12_exit |         32 |         28 |       0 |    4 |    20 |      0 |      0 |    0 |          0 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                             |                      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo_633 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                             |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_634 |         21 |         17 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                     (gen_w_cmd_fifo.w_cmd_fifo)                                                         |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_634 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_635 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_636 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_637 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_638 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 r_reg                                                                                   |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_631 |         37 |         37 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 splitter_inst                                                                           |                                  system_axi_cpu_interconnect_0_sc_exit_v1_0_12_splitter |        119 |        119 |       0 |    0 |   151 |      0 |      0 |    0 |          0 |
|                   gen_axi4lite.axilite_conv                                                             |                              system_axi_cpu_interconnect_0_sc_exit_v1_0_12_axilite_conv |        119 |        119 |       0 |    0 |   151 |      0 |      0 |    0 |          0 |
|                 w_reg                                                                                   |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_632 |         21 |         21 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                  |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__17 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m00_nodes                                                                                     |                                      system_axi_cpu_interconnect_0_m00_nodes_imp_869RMW |        437 |        333 |     104 |    0 |   385 |      0 |      0 |    0 |          0 |
|             m00_ar_node                                                                                 |                                          system_axi_cpu_interconnect_0_bd_24fc_m00arn_0 |         96 |         64 |      32 |    0 |    77 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__1 |         96 |         64 |      32 |    0 |    77 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__1 |         93 |         61 |      32 |    0 |    72 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__1 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_625 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_626 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_627 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__1 |         57 |         25 |      32 |    0 |    48 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 |         57 |         25 |      32 |    0 |    48 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_622 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_623 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0 |         32 |          0 |      32 |    0 |    27 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0 |         32 |          0 |      32 |    0 |    27 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_624 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |                               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress_620 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_621 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler_619 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__72 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m00_aw_node                                                                                 |                                          system_axi_cpu_interconnect_0_bd_24fc_m00awn_0 |         80 |         64 |      16 |    0 |    68 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__1 |         80 |         64 |      16 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__1 |         77 |         61 |      16 |    0 |    63 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__2 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_616 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_617 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_618 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__2 |         42 |         26 |      16 |    0 |    39 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__2 |         42 |         26 |      16 |    0 |    39 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__2 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_613 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_614 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__14 |         16 |          0 |      16 |    0 |    18 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__14 |         16 |          0 |      16 |    0 |    18 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_615 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized0_611 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_612 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0_610 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__70 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m00_b_node                                                                                  |                                           system_axi_cpu_interconnect_0_bd_24fc_m00bn_0 |         79 |         71 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__1 |         79 |         71 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__1 |         76 |         68 |       8 |    0 |    55 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__1 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_607 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_608 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_609 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized2__xdcDup__1 |         45 |         37 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__1 |         45 |         37 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_604 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_605 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized2 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized2 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_606 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                        |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_603 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized1_602 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__68 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m00_r_node                                                                                  |                                           system_axi_cpu_interconnect_0_bd_24fc_m00rn_0 |         94 |         70 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__1 |         94 |         70 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__1 |         91 |         67 |      24 |    0 |    88 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__2 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__2 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__2 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_599 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_600 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_601 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized3__xdcDup__1 |         60 |         36 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__1 |         60 |         36 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__1 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_596 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_597 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized3 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized3 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_598 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                        |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_595 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized2_594 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__66 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m00_w_node                                                                                  |                                           system_axi_cpu_interconnect_0_bd_24fc_m00wn_0 |         88 |         64 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__1 |         88 |         64 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__1 |         85 |         61 |      24 |    0 |    82 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__3 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_591 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_592 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_593 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized4__xdcDup__1 |         50 |         26 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1 |         50 |         26 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_588 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_589 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized4 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized4 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_590 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized3_586 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_587 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized3_585 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__64 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m00_sc2axi                                                                                    |                                          system_axi_cpu_interconnect_0_bd_24fc_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                        |                                      system_axi_cpu_interconnect_0_sc_sc2axi_v1_0_7_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           m01_exit_pipeline                                                                             |                              system_axi_cpu_interconnect_0_m01_exit_pipeline_imp_P32QX0 |        227 |        223 |       0 |    4 |   354 |      0 |      0 |    0 |          0 |
|             m01_exit                                                                                    |                                            system_axi_cpu_interconnect_0_bd_24fc_m01e_0 |        227 |        223 |       0 |    4 |   354 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |            system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__parameterized0__xdcDup__1 |        227 |        223 |       0 |    4 |   354 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |            system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__parameterized0__xdcDup__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ar_reg                                                                                  |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_571 |         10 |         10 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 aw_reg                                                                                  |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_572 |         10 |         10 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 b_reg                                                                                   |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_573 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 exit_inst                                                                               |                  system_axi_cpu_interconnect_0_sc_exit_v1_0_12_exit__parameterized0_574 |         34 |         30 |       0 |    4 |    20 |      0 |      0 |    0 |          0 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                             |                      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo_579 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                             |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_580 |         22 |         18 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                     (gen_w_cmd_fifo.w_cmd_fifo)                                                         |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_580 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_581 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_582 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_583 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_584 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 r_reg                                                                                   |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_575 |         37 |         37 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 splitter_inst                                                                           |              system_axi_cpu_interconnect_0_sc_exit_v1_0_12_splitter__parameterized0_576 |        112 |        112 |       0 |    0 |   146 |      0 |      0 |    0 |          0 |
|                   gen_axi4lite.axilite_conv                                                             |          system_axi_cpu_interconnect_0_sc_exit_v1_0_12_axilite_conv__parameterized0_578 |        112 |        112 |       0 |    0 |   146 |      0 |      0 |    0 |          0 |
|                 w_reg                                                                                   |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_577 |         21 |         21 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                  |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__18 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m01_nodes                                                                                     |                                      system_axi_cpu_interconnect_0_m01_nodes_imp_ZNBPZY |        435 |        331 |     104 |    0 |   375 |      0 |      0 |    0 |          0 |
|             m01_ar_node                                                                                 |                                          system_axi_cpu_interconnect_0_bd_24fc_m01arn_0 |         96 |         64 |      32 |    0 |    72 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__2 |         96 |         64 |      32 |    0 |    72 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__2 |         93 |         61 |      32 |    0 |    67 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__4 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_568 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_569 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_570 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__3 |         58 |         26 |      32 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__3 |         58 |         26 |      32 |    0 |    43 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__3 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_565 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_566 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__13 |         32 |          0 |      32 |    0 |    22 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__13 |         32 |          0 |      32 |    0 |    22 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_567 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |                               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress_563 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_564 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler_562 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__62 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m01_aw_node                                                                                 |                                          system_axi_cpu_interconnect_0_bd_24fc_m01awn_0 |         78 |         62 |      16 |    0 |    63 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__2 |         78 |         62 |      16 |    0 |    63 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__2 |         75 |         59 |      16 |    0 |    58 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__5 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__5 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__5 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_559 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_560 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_561 |         19 |         19 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__4 |         41 |         25 |      16 |    0 |    34 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__4 |         41 |         25 |      16 |    0 |    34 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_556 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_557 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__12 |         16 |          0 |      16 |    0 |    13 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__12 |         16 |          0 |      16 |    0 |    13 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_558 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized0_554 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_555 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0_553 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__60 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m01_b_node                                                                                  |                                           system_axi_cpu_interconnect_0_bd_24fc_m01bn_0 |         79 |         71 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__2 |         79 |         71 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__2 |         75 |         67 |       8 |    0 |    55 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__3 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__3 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__3 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_550 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_551 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_552 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized2__xdcDup__2 |         44 |         36 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__2 |         44 |         36 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_547 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_548 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized2__6 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized2__6 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_549 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                        |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_546 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized1_545 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__58 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m01_r_node                                                                                  |                                           system_axi_cpu_interconnect_0_bd_24fc_m01rn_0 |         95 |         71 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__2 |         95 |         71 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__2 |         92 |         68 |      24 |    0 |    88 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__4 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__4 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__4 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_542 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_543 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_544 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized3__xdcDup__2 |         61 |         37 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__2 |         61 |         37 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_539 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_540 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized3__6 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized3__6 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_541 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                        |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_538 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized2_537 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__56 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m01_w_node                                                                                  |                                           system_axi_cpu_interconnect_0_bd_24fc_m01wn_0 |         87 |         63 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__2 |         87 |         63 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__2 |         84 |         60 |      24 |    0 |    82 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__6 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__6 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__6 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_534 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_535 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_536 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized4__xdcDup__2 |         50 |         26 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__2 |         50 |         26 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__2 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_531 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_532 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized4__8 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized4__8 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_533 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized3_529 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_530 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized3_528 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__54 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m01_sc2axi                                                                                    |                                          system_axi_cpu_interconnect_0_bd_24fc_m01s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                        |                      system_axi_cpu_interconnect_0_sc_sc2axi_v1_0_7_top__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           m02_exit_pipeline                                                                             |                              system_axi_cpu_interconnect_0_m02_exit_pipeline_imp_RHIXDW |        227 |        223 |       0 |    4 |   354 |      0 |      0 |    0 |          0 |
|             m02_exit                                                                                    |                                            system_axi_cpu_interconnect_0_bd_24fc_m02e_0 |        227 |        223 |       0 |    4 |   354 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__parameterized0 |        227 |        223 |       0 |    4 |   354 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ar_reg                                                                                  |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_517 |         10 |         10 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 aw_reg                                                                                  |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_518 |         10 |         10 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|                 b_reg                                                                                   |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_519 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 exit_inst                                                                               |                      system_axi_cpu_interconnect_0_sc_exit_v1_0_12_exit__parameterized0 |         34 |         30 |       0 |    4 |    20 |      0 |      0 |    0 |          0 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                             |                      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo_522 |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                             |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_523 |         22 |         18 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                     (gen_w_cmd_fifo.w_cmd_fifo)                                                         |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_523 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_524 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_525 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_526 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_527 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 r_reg                                                                                   |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_520 |         37 |         37 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 splitter_inst                                                                           |                  system_axi_cpu_interconnect_0_sc_exit_v1_0_12_splitter__parameterized0 |        112 |        112 |       0 |    0 |   146 |      0 |      0 |    0 |          0 |
|                   gen_axi4lite.axilite_conv                                                             |              system_axi_cpu_interconnect_0_sc_exit_v1_0_12_axilite_conv__parameterized0 |        112 |        112 |       0 |    0 |   146 |      0 |      0 |    0 |          0 |
|                 w_reg                                                                                   |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_521 |         21 |         21 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                  |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__19 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m02_nodes                                                                                     |                                     system_axi_cpu_interconnect_0_m02_nodes_imp_1XY7RT1 |        438 |        334 |     104 |    0 |   375 |      0 |      0 |    0 |          0 |
|             m02_ar_node                                                                                 |                                          system_axi_cpu_interconnect_0_bd_24fc_m02arn_0 |         96 |         64 |      32 |    0 |    72 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__3 |         96 |         64 |      32 |    0 |    72 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__xdcDup__3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__3 |         93 |         61 |      32 |    0 |    67 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__xdcDup__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__7 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__7 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__7 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_514 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_515 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_516 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__5 |         58 |         26 |      32 |    0 |    43 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__5 |         58 |         26 |      32 |    0 |    43 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__5 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_511 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_512 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__11 |         32 |          0 |      32 |    0 |    22 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__11 |         32 |          0 |      32 |    0 |    22 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_513 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |                               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress_509 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_510 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler_508 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__52 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m02_aw_node                                                                                 |                                          system_axi_cpu_interconnect_0_bd_24fc_m02awn_0 |         80 |         64 |      16 |    0 |    63 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__3 |         80 |         64 |      16 |    0 |    63 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0__xdcDup__3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__3 |         77 |         61 |      16 |    0 |    58 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0__xdcDup__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__8 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__8 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__8 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_505 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_506 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_507 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__6 |         42 |         26 |      16 |    0 |    34 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__6 |         42 |         26 |      16 |    0 |    34 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__6 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_502 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_503 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                     system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__10 |         16 |          0 |      16 |    0 |    13 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                       system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__10 |         16 |          0 |      16 |    0 |    13 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_504 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized0_500 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_501 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0_499 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__50 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m02_b_node                                                                                  |                                           system_axi_cpu_interconnect_0_bd_24fc_m02bn_0 |         80 |         72 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__3 |         80 |         72 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1__xdcDup__3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__3 |         76 |         68 |       8 |    0 |    55 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1__xdcDup__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__5 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__5 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__5 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_496 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_497 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_498 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized2__xdcDup__3 |         45 |         37 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__3 |         45 |         37 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2__xdcDup__3 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_493 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_494 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized2__5 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized2__5 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_495 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                        |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_492 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized1_491 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__48 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m02_r_node                                                                                  |                                           system_axi_cpu_interconnect_0_bd_24fc_m02rn_0 |         95 |         71 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__3 |         95 |         71 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2__xdcDup__3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__3 |         92 |         68 |      24 |    0 |    88 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2__xdcDup__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__6 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__6 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__6 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_488 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_489 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_490 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized3__xdcDup__3 |         61 |         37 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__3 |         61 |         37 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3__xdcDup__3 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_485 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_486 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized3__5 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized3__5 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_487 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                        |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_484 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized2_483 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__46 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m02_w_node                                                                                  |                                           system_axi_cpu_interconnect_0_bd_24fc_m02wn_0 |         87 |         63 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__3 |         87 |         63 |      24 |    0 |    87 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3__xdcDup__3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__3 |         84 |         60 |      24 |    0 |    82 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |     system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3__xdcDup__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__9 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__9 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__9 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_480 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_481 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_482 |         19 |         19 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized4__xdcDup__3 |         50 |         26 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__3 |         50 |         26 |      24 |    0 |    58 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__3 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_477 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_478 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized4__7 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized4__7 |         24 |          0 |      24 |    0 |    37 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_479 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |               system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized3_475 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_476 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized3_474 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__44 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m02_sc2axi                                                                                    |                                          system_axi_cpu_interconnect_0_bd_24fc_m02s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                        |                   system_axi_cpu_interconnect_0_sc_sc2axi_v1_0_7_top__parameterized0__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           m03_exit_pipeline                                                                             |                              system_axi_cpu_interconnect_0_m03_exit_pipeline_imp_W8VNT0 |        103 |         94 |       0 |    9 |   173 |      0 |      0 |    0 |          0 |
|             m03_exit                                                                                    |                                            system_axi_cpu_interconnect_0_bd_24fc_m03e_0 |        103 |         94 |       0 |    9 |   173 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__parameterized1 |        103 |         94 |       0 |    9 |   173 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_cpu_interconnect_0_sc_exit_v1_0_12_top__parameterized1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ar_reg                                                                                  |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_460 |         15 |         15 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 aw_reg                                                                                  |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_461 |         11 |         11 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                 b_reg                                                                                   |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_462 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 exit_inst                                                                               |                      system_axi_cpu_interconnect_0_sc_exit_v1_0_12_exit__parameterized1 |         45 |         36 |       0 |    9 |    25 |      0 |      0 |    0 |          0 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                             |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo |         24 |         19 |       0 |    5 |    13 |      0 |      0 |    0 |          0 |
|                     (gen_r_cmd_fifo.r_cmd_fifo)                                                         |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo |         14 |         14 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_469 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_470 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_471 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_472 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_473 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                             |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 |         21 |         17 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                     (gen_w_cmd_fifo.w_cmd_fifo)                                                         |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_465 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_466 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_467 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_468 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 r_reg                                                                                   |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_463 |         22 |         22 |       0 |    0 |    70 |      0 |      0 |    0 |          0 |
|                 w_reg                                                                                   |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_464 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                  |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__20 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m03_nodes                                                                                     |                                      system_axi_cpu_interconnect_0_m03_nodes_imp_QXQ41F |        421 |        333 |      88 |    0 |   341 |      0 |      0 |    0 |          0 |
|             m03_ar_node                                                                                 |                                          system_axi_cpu_interconnect_0_bd_24fc_m03arn_0 |         95 |         63 |      32 |    0 |    73 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top |         95 |         63 |      32 |    0 |    73 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler |         92 |         60 |      32 |    0 |    68 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                          system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__10 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__10 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__10 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_457 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_458 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_459 |         19 |         19 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0__xdcDup__7 |         58 |         26 |      32 |    0 |    44 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__7 |         58 |         26 |      32 |    0 |    44 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__7 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_454 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_455 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__9 |         32 |          0 |      32 |    0 |    23 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__9 |         32 |          0 |      32 |    0 |    23 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_456 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |                                   system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_453 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler_452 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__42 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m03_aw_node                                                                                 |                                          system_axi_cpu_interconnect_0_bd_24fc_m03awn_0 |         80 |         64 |      16 |    0 |    64 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0 |         80 |         64 |      16 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0 |         78 |         62 |      16 |    0 |    59 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                          system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__11 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__11 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__11 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_449 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_450 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_451 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized0 |         42 |         26 |      16 |    0 |    35 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |         42 |         26 |      16 |    0 |    35 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_446 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_447 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized0__8 |         16 |          0 |      16 |    0 |    14 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized0__8 |         16 |          0 |      16 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_448 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |                   system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_445 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0_444 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__40 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m03_b_node                                                                                  |                                           system_axi_cpu_interconnect_0_bd_24fc_m03bn_0 |         78 |         70 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1 |         78 |         70 |       8 |    0 |    60 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1 |         75 |         67 |       8 |    0 |    55 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1__xdcDup__7 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__7 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1__xdcDup__7 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_441 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_442 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_443 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized2 |         44 |         36 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2 |         44 |         36 |       8 |    0 |    29 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized2 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_438 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_439 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized2__4 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized2__4 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_440 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                        |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0_437 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__38 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m03_r_node                                                                                  |                                           system_axi_cpu_interconnect_0_bd_24fc_m03rn_0 |         96 |         72 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2 |         96 |         72 |      24 |    0 |    93 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized2 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2 |         92 |         68 |      24 |    0 |    88 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized1 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |         26 |         26 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_434 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_435 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_436 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized3 |         61 |         37 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3 |         61 |         37 |      24 |    0 |    62 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized3 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_431 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_432 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized3__4 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized3__4 |         24 |          0 |      24 |    0 |    40 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_433 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                        |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__36 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             m03_w_node                                                                                  |                                           system_axi_cpu_interconnect_0_bd_24fc_m03wn_0 |         72 |         64 |       8 |    0 |    51 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3 |         72 |         64 |       8 |    0 |    51 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized3 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3 |         69 |         61 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                          system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__12 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__12 |         36 |         36 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__12 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_428 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_429 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_430 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized4__xdcDup__4 |         34 |         26 |       8 |    0 |    22 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__4 |         34 |         26 |       8 |    0 |    22 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4__xdcDup__4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_425 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_426 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized4__6 |          8 |          0 |       8 |    0 |     1 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized4__6 |          8 |          0 |       8 |    0 |     1 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_427 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |                   system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |               system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_424 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |            system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized3_423 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__34 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m03_sc2axi                                                                                    |                                          system_axi_cpu_interconnect_0_bd_24fc_m03s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                        |                      system_axi_cpu_interconnect_0_sc_sc2axi_v1_0_7_top__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_axi2sc                                                                                    |                                          system_axi_cpu_interconnect_0_bd_24fc_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                        |                                      system_axi_cpu_interconnect_0_sc_axi2sc_v1_0_7_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_entry_pipeline                                                                            |                            system_axi_cpu_interconnect_0_s00_entry_pipeline_imp_1L9SD8N |       2602 |       2240 |       0 |  362 |  2738 |      0 |      0 |    0 |          0 |
|             s00_mmu                                                                                     |                                          system_axi_cpu_interconnect_0_bd_24fc_s00mmu_0 |        422 |        418 |       0 |    4 |   854 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                                        system_axi_cpu_interconnect_0_sc_mmu_v1_0_10_top |        422 |        418 |       0 |    4 |   854 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                                        system_axi_cpu_interconnect_0_sc_mmu_v1_0_10_top |         10 |         10 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|                 ar_reg_stall                                                                            |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_412 |         42 |         42 |       0 |    0 |   122 |      0 |      0 |    0 |          0 |
|                 ar_sreg                                                                                 |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_413 |         66 |         66 |       0 |    0 |   146 |      0 |      0 |    0 |          0 |
|                 aw_reg_stall                                                                            |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_414 |         41 |         41 |       0 |    0 |   122 |      0 |      0 |    0 |          0 |
|                 aw_sreg                                                                                 |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_415 |         73 |         73 |       0 |    0 |   146 |      0 |      0 |    0 |          0 |
|                 b_sreg                                                                                  |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_416 |         25 |         25 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 gen_endpoint.decerr_slave_inst                                                          |                               system_axi_cpu_interconnect_0_sc_mmu_v1_0_10_decerr_slave |         60 |         60 |       0 |    0 |    49 |      0 |      0 |    0 |          0 |
|                 gen_wroute_fifo.wroute_fifo                                                             |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         20 |         16 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                   (gen_wroute_fifo.wroute_fifo)                                                         |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         11 |         11 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                   gen_srls[0].srl_nx1                                                                   |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_419 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[1].srl_nx1                                                                   |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_420 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[2].srl_nx1                                                                   |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_421 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_srls[3].srl_nx1                                                                   |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_422 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 gen_wroute_fifo.wroute_split                                                            |                               system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_splitter |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 r_sreg                                                                                  |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_417 |         57 |         57 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 w_sreg                                                                                  |                          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_418 |         28 |         28 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                  |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__21 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_si_converter                                                                            |                                          system_axi_cpu_interconnect_0_bd_24fc_s00sic_0 |       1647 |       1297 |       0 |  350 |  1199 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                               system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_top |       1647 |       1297 |       0 |  350 |  1199 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                               system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 converter.wrap_narrow_inst                                                              |                       system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_wrap_narrow |       1617 |       1273 |       0 |  344 |  1180 |      0 |      0 |    0 |          0 |
|                   (converter.wrap_narrow_inst)                                                          |                       system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_wrap_narrow |         61 |         61 |       0 |    0 |   387 |      0 |      0 |    0 |          0 |
|                   ar_reg_slice                                                                          |                           system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_57 |         98 |         98 |       0 |    0 |   112 |      0 |      0 |    0 |          0 |
|                   aw_reg_slice                                                                          |                           system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_58 |         82 |         82 |       0 |    0 |    74 |      0 |      0 |    0 |          0 |
|                   gen_thread_arb.r_thread_arb                                                           |                        system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_arb_alg_rr |        194 |        194 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[0].r_cmd_fifo                                                         |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         78 |         57 |       0 |   21 |    29 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[0].r_cmd_fifo)                                                     |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         36 |         36 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_391 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_392 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_393 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_394 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_395 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_396 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_397 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_398 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_399 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_400 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_401 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_402 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_403 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_404 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_405 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_406 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_407 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_408 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_409 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_410 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_411 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[0].r_payld_fifo                                                       |                       system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo |        151 |        103 |       0 |   48 |    91 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[0].r_payld_fifo)                                                   |                       system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo |         39 |         39 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                            |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_342 |         73 |         61 |       0 |   12 |    20 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                        |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_342 |         47 |         47 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_379 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[10].srl_nx1                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_380 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_381 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_382 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_383 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_384 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[4].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_385 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[5].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_386 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[6].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_387 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[7].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_388 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[8].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_389 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[9].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_390 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_343 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_344 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_345 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_346 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_347 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_348 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_349 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_350 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_351 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_352 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_353 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[21].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_354 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[22].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_355 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[23].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_356 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[24].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_357 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[25].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_358 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[26].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_359 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[27].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_360 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[28].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_361 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[29].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_362 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[30].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_363 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[31].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_364 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[32].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_365 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[33].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_366 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[34].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_367 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[35].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_368 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[38].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_369 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[39].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_370 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[40].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_371 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[41].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_372 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_373 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_374 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_375 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_376 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_377 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_378 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[1].r_cmd_fifo                                                         |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_59 |         78 |         57 |       0 |   21 |    29 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[1].r_cmd_fifo)                                                     |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_59 |         35 |         35 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_321 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_322 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_323 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_324 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_325 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_326 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_327 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_328 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_329 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_330 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_331 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_332 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_333 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_334 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_335 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_336 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_337 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_338 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_339 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_340 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_341 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[1].r_payld_fifo                                                       |                    system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo_60 |        142 |         94 |       0 |   48 |    91 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[1].r_payld_fifo)                                                   |                    system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo_60 |         34 |         34 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                            |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_272 |         69 |         57 |       0 |   12 |    20 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                        |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_272 |         45 |         45 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_309 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[10].srl_nx1                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_310 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_311 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_312 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_313 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_314 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[4].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_315 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[5].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_316 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[6].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_317 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[7].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_318 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[8].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_319 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[9].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_320 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_273 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_274 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_275 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_276 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_277 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_278 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_279 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_280 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_281 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_282 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_283 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[21].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_284 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[22].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_285 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[23].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_286 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[24].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_287 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[25].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_288 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[26].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_289 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[27].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_290 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[28].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_291 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[29].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_292 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[30].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_293 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[31].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_294 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[32].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_295 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[33].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_296 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[34].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_297 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[35].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_298 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[38].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_299 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[39].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_300 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[40].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_301 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[41].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_302 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_303 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_304 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_305 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_306 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_307 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_308 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[2].r_cmd_fifo                                                         |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_61 |         78 |         57 |       0 |   21 |    29 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[2].r_cmd_fifo)                                                     |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_61 |         36 |         36 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_251 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_252 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_253 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_254 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_255 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_256 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_257 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_258 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_259 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_260 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_261 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_262 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_263 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_264 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_265 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_266 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_267 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_268 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_269 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_270 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_271 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[2].r_payld_fifo                                                       |                    system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo_62 |        144 |         96 |       0 |   48 |    91 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[2].r_payld_fifo)                                                   |                    system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo_62 |         38 |         38 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                            |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_202 |         65 |         53 |       0 |   12 |    20 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                        |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_202 |         41 |         41 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_239 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[10].srl_nx1                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_240 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_241 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_242 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_243 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_244 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[4].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_245 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[5].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_246 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[6].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_247 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[7].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_248 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[8].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_249 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[9].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_250 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_203 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_204 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_205 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_206 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_207 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_208 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_209 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_210 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_211 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_212 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_213 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[21].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_214 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[22].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_215 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[23].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_216 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[24].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_217 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[25].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_218 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[26].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_219 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[27].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_220 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[28].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_221 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[29].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_222 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[30].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_223 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[31].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_224 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[32].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_225 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[33].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_226 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[34].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_227 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[35].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_228 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[38].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_229 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[39].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_230 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[40].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_231 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[41].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_232 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_233 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_234 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_235 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_236 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_237 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_238 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[3].r_cmd_fifo                                                         |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_63 |         87 |         66 |       0 |   21 |    29 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[3].r_cmd_fifo)                                                     |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_63 |         36 |         36 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_181 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_182 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_183 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_184 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_185 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_186 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_187 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_188 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_189 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_190 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_191 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_192 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_193 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_194 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_195 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_196 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_197 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_198 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_199 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_200 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_201 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[3].r_payld_fifo                                                       |                    system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo_64 |        158 |        110 |       0 |   48 |    91 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[3].r_payld_fifo)                                                   |                    system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo_64 |         43 |         43 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                            |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_132 |         77 |         65 |       0 |   12 |    20 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                        |      system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4_132 |         51 |         51 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_169 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[10].srl_nx1                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_170 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_171 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_172 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_173 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_174 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[4].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_175 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[5].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_176 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[6].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_177 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[7].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_178 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[8].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_179 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[9].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_180 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_133 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_134 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_135 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_136 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_137 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_138 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_139 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_140 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_141 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_142 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_143 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[21].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_144 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[22].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_145 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[23].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_146 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[24].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_147 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[25].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_148 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[26].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_149 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[27].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_150 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[28].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_151 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[29].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_152 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[30].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_153 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[31].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_154 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[32].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_155 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[33].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_156 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[34].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_157 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[35].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_158 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[38].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_159 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[39].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_160 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[40].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_161 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[41].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_162 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_163 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_164 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_165 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_166 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_167 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_168 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   w_cmd_fifo                                                                            |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 |         99 |         83 |       0 |   16 |    24 |      0 |      0 |    0 |          0 |
|                     (w_cmd_fifo)                                                                        |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 |         64 |         64 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_116 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_117 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_118 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_119 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_120 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_121 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_122 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_123 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_124 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_125 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_126 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_127 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_128 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_129 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_130 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                 |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_131 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   w_payld_fifo                                                                          |       system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo__parameterized0 |        180 |        128 |       0 |   52 |    95 |      0 |      0 |    0 |          0 |
|                     (w_payld_fifo)                                                                      |       system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_offset_fifo__parameterized0 |         36 |         36 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                            |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 |        100 |         88 |       0 |   12 |    20 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                        |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 |         51 |         51 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_104 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[10].srl_nx1                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_105 |          8 |          7 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                              |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_106 |         14 |         13 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_107 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_108 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_109 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[4].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_110 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[5].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_111 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[6].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_112 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[7].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_113 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[8].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_114 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[9].srl_nx1                                                               |                                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_115 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                 |                    system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[100].srl_nx1                                                               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_65 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[101].srl_nx1                                                               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_66 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[102].srl_nx1                                                               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_67 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[103].srl_nx1                                                               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_68 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_69 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_70 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_71 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[68].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_72 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[69].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_73 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[70].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_74 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[71].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_75 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[72].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_76 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[73].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_77 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[74].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_78 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[75].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_79 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[76].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_80 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[77].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_81 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[78].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_82 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[79].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_83 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[80].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_84 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[81].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_85 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[82].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_86 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[83].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_87 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[84].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_88 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[85].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_89 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[86].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_90 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[87].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_91 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[88].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_92 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[89].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_93 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[90].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_94 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[91].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_95 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[92].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_96 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[93].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_97 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[94].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_98 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[95].srl_nx1                                                                |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_99 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[96].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_100 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[97].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_101 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[98].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_102 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[99].srl_nx1                                                                |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_103 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 gen_normal.splitter_inst                                                                |                          system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_splitter |         30 |         24 |       0 |    6 |    15 |      0 |      0 |    0 |          0 |
|                   (gen_normal.splitter_inst)                                                            |                          system_axi_cpu_interconnect_0_sc_si_converter_v1_0_10_splitter |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         30 |         24 |       0 |    6 |    14 |      0 |      0 |    0 |          0 |
|                     (gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo) |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         17 |         17 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                 |                                    system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_52 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_53 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                 |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_54 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                 |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_55 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[7].srl_nx1                                                                 |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl_56 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                  |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__22 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_transaction_regulator                                                                   |                                           system_axi_cpu_interconnect_0_bd_24fc_s00tr_0 |        534 |        526 |       0 |    8 |   685 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_cpu_interconnect_0_sc_transaction_regulator_v1_0_9_top |        534 |        526 |       0 |    8 |   685 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_cpu_interconnect_0_sc_transaction_regulator_v1_0_9_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 gen_endpoint.gen_r_multithread.r_multithread                                            |               system_axi_cpu_interconnect_0_sc_transaction_regulator_v1_0_9_multithread |        269 |        265 |       0 |    4 |   351 |      0 |      0 |    0 |          0 |
|                   (gen_endpoint.gen_r_multithread.r_multithread)                                        |               system_axi_cpu_interconnect_0_sc_transaction_regulator_v1_0_9_multithread |        115 |        115 |       0 |    0 |   205 |      0 |      0 |    0 |          0 |
|                   aid_encode                                                                            |        system_axi_cpu_interconnect_0_sc_util_v1_0_4_onehot_to_binary__parameterized0_45 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   allocate_queue                                                                        |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6_46 |         23 |         19 |       0 |    4 |    10 |      0 |      0 |    0 |          0 |
|                     (allocate_queue)                                                                    |       system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6_46 |          9 |          9 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                 |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_48 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_49 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_50 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_51 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   cmd_reg                                                                               |                           system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall_47 |        130 |        130 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|                 gen_endpoint.gen_w_multithread.w_multithread                                            |            system_axi_cpu_interconnect_0_sc_transaction_regulator_v1_0_9_multithread_40 |        264 |        260 |       0 |    4 |   330 |      0 |      0 |    0 |          0 |
|                   (gen_endpoint.gen_w_multithread.w_multithread)                                        |            system_axi_cpu_interconnect_0_sc_transaction_regulator_v1_0_9_multithread_40 |        113 |        113 |       0 |    0 |   198 |      0 |      0 |    0 |          0 |
|                   aid_encode                                                                            |        system_axi_cpu_interconnect_0_sc_util_v1_0_4_onehot_to_binary__parameterized0_41 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   allocate_queue                                                                        |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6 |         37 |         33 |       0 |    4 |    10 |      0 |      0 |    0 |          0 |
|                     (allocate_queue)                                                                    |          system_axi_cpu_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized6 |         23 |         23 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                 |                    system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_42 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_43 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized1_44 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   cmd_reg                                                                               |                              system_axi_cpu_interconnect_0_sc_util_v1_0_4_axi_reg_stall |        113 |        113 |       0 |    0 |   122 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                  |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__23 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           s00_nodes                                                                                     |                                     system_axi_cpu_interconnect_0_s00_nodes_imp_1OZNCIL |        531 |        403 |     128 |    0 |   520 |      0 |      0 |    0 |          0 |
|             s00_ar_node                                                                                 |                                            system_axi_cpu_interconnect_0_bd_24fc_sarn_0 |        114 |         74 |      40 |    0 |   126 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized4 |        114 |         74 |      40 |    0 |   126 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized4 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized4 |        111 |         71 |      40 |    0 |   121 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized5__xdcDup__1 |         35 |         27 |       8 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1 |         35 |         27 |       8 |    0 |    25 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_37 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_38 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized5 |          8 |          0 |       8 |    0 |     4 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized5 |          8 |          0 |       8 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_39 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized6__xdcDup__1 |         66 |         34 |      32 |    0 |    77 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 |         66 |         34 |      32 |    0 |    77 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_34 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_35 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized6 |         32 |          0 |      32 |    0 |    55 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized6 |         32 |          0 |      32 |    0 |    55 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_36 |         22 |         22 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                        |             system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized1_33 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__32 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_aw_node                                                                                 |                                            system_axi_cpu_interconnect_0_bd_24fc_sawn_0 |         98 |         74 |      24 |    0 |    99 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized5 |         98 |         74 |      24 |    0 |    99 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized5 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized5 |         96 |         72 |      24 |    0 |    94 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |           system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized5__xdcDup__2 |         35 |         27 |       8 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__2 |         35 |         27 |       8 |    0 |    25 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   | system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__2 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_30 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_31 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized5__4 |          8 |          0 |       8 |    0 |     4 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized5__4 |          8 |          0 |       8 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_32 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized6 |         51 |         35 |      16 |    0 |    50 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized6 |         51 |         35 |      16 |    0 |    50 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized6 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_27 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_28 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized6__2 |         16 |          0 |      16 |    0 |    28 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized6__2 |         16 |          0 |      16 |    0 |    28 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_29 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                        |             system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized1_26 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__30 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_b_node                                                                                  |                                             system_axi_cpu_interconnect_0_bd_24fc_sbn_0 |         99 |         91 |       8 |    0 |    77 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized6 |         99 |         91 |       8 |    0 |    77 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized6 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized6 |         69 |         61 |       8 |    0 |    52 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                          system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__xdcDup__13 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__13 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__xdcDup__13 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_23 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_24 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_25 |         19 |         19 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized7 |         33 |         25 |       8 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized7 |         33 |         25 |       8 |    0 |    25 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized7 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_20 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_21 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized7 |          8 |          0 |       8 |    0 |     4 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized7 |          8 |          0 |       8 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_22 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |                   system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized6 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                     inst_oh_to_bin_source                                                               |           system_axi_cpu_interconnect_0_sc_util_v1_0_4_onehot_to_binary__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_recv                                                                  |                   system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |                system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2_19 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized4 |         27 |         27 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                   (inst_si_handler)                                                                     |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                |                             system_axi_cpu_interconnect_0_sc_node_v1_0_14_arb_alg_rr_14 |         17 |         17 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_15 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_16 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_17 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter               |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_18 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__28 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_r_node                                                                                  |                                             system_axi_cpu_interconnect_0_bd_24fc_srn_0 |        114 |         90 |      24 |    0 |   106 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized7 |        114 |         90 |      24 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized7 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized7 |         84 |         60 |      24 |    0 |    81 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_node_prog_full.inst_node_prog_full                                |                                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo |          7 |          7 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_11 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_12 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_13 |         19 |         19 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized4 |         49 |         25 |      24 |    0 |    57 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4 |         49 |         25 |      24 |    0 |    57 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized4 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_8 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_9 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized4__5 |         24 |          0 |      24 |    0 |    36 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized4__5 |         24 |          0 |      24 |    0 |    36 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_10 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   inst_ingress                                                                          |                   system_axi_cpu_interconnect_0_sc_node_v1_0_14_ingress__parameterized7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     inst_pipeline_valid                                                                 |                   system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized5 |         27 |         27 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                   (inst_si_handler)                                                                     |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                |                                system_axi_cpu_interconnect_0_sc_node_v1_0_14_arb_alg_rr |         17 |         17 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter               |                    system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter               |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_5 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter               |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_6 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter               |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized2_7 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__26 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_w_node                                                                                  |                                             system_axi_cpu_interconnect_0_bd_24fc_swn_0 |        106 |         74 |      32 |    0 |   112 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized8 |        106 |         74 |      32 |    0 |   112 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_cpu_interconnect_0_sc_node_v1_0_14_top__parameterized8 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized8 |        103 |         71 |      32 |    0 |   107 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fifo_req.inst_fifo_req                                            |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized5 |         35 |         27 |       8 |    0 |    25 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5 |         35 |         27 |       8 |    0 |    25 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized5 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_2 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_3 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                      system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized5__3 |          8 |          0 |       8 |    0 |     4 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                        system_axi_cpu_interconnect_0_xpm_memory_base__parameterized5__3 |          8 |          0 |       8 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0_4 |         13 |         13 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |                      system_axi_cpu_interconnect_0_sc_node_v1_0_14_fifo__parameterized8 |         58 |         34 |      24 |    0 |    63 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized8 |         58 |         34 |      24 |    0 |    63 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |            system_axi_cpu_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized8 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                    system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter_1 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                         system_axi_cpu_interconnect_0_xpm_memory_sdpram__parameterized8 |         24 |          0 |      24 |    0 |    41 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                           system_axi_cpu_interconnect_0_xpm_memory_base__parameterized8 |         24 |          0 |      24 |    0 |    41 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                    system_axi_cpu_interconnect_0_sc_util_v1_0_4_counter__parameterized0 |         22 |         22 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_send                                                        |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_reg_slice3__parameterized1 |         10 |         10 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                system_axi_cpu_interconnect_0_sc_node_v1_0_14_si_handler__parameterized3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                     system_axi_cpu_interconnect_0_xpm_cdc_async_rst__24 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           switchboards                                                                                  |                                  system_axi_cpu_interconnect_0_switchboards_imp_1CVK6X5 |         50 |         50 |       0 |    0 |   171 |      0 |      0 |    0 |          0 |
|             ar_switchboard                                                                              |                                            system_axi_cpu_interconnect_0_bd_24fc_arsw_0 |          0 |          0 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                                 system_axi_cpu_interconnect_0_sc_switchboard_v1_0_6_top |          0 |          0 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|                 gen_mi[0].inst_opipe_payld                                                              |                 system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized8_0 |          0 |          0 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|             aw_switchboard                                                                              |                                            system_axi_cpu_interconnect_0_bd_24fc_awsw_0 |          0 |          0 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                              system_axi_cpu_interconnect_0_sc_switchboard_v1_0_6_top__1 |          0 |          0 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|                 gen_mi[0].inst_opipe_payld                                                              |                   system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized8 |          0 |          0 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|             b_switchboard                                                                               |                                             system_axi_cpu_interconnect_0_bd_24fc_bsw_0 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                 system_axi_cpu_interconnect_0_sc_switchboard_v1_0_6_top__parameterized0 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                 gen_mi[0].inst_opipe_payld                                                              |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized10 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|             r_switchboard                                                                               |                                             system_axi_cpu_interconnect_0_bd_24fc_rsw_0 |         42 |         42 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                 system_axi_cpu_interconnect_0_sc_switchboard_v1_0_6_top__parameterized1 |         42 |         42 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 gen_mi[0].inst_opipe_payld                                                              |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized11 |         42 |         42 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|             w_switchboard                                                                               |                                             system_axi_cpu_interconnect_0_bd_24fc_wsw_0 |          0 |          0 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                 system_axi_cpu_interconnect_0_sc_switchboard_v1_0_6_top__parameterized2 |          0 |          0 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|                 gen_mi[0].inst_opipe_payld                                                              |                  system_axi_cpu_interconnect_0_sc_util_v1_0_4_pipeline__parameterized12 |          0 |          0 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|       axi_hp1_interconnect                                                                              |                                                           system_axi_hp1_interconnect_0 |        749 |        526 |     136 |   87 |   964 |      0 |      0 |    0 |          0 |
|         (axi_hp1_interconnect)                                                                          |                                                           system_axi_hp1_interconnect_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         inst                                                                                            |                                                   system_axi_hp1_interconnect_0_bd_31bd |        749 |        526 |     136 |   87 |   964 |      0 |      0 |    0 |          0 |
|           clk_map                                                                                       |                                       system_axi_hp1_interconnect_0_clk_map_imp_1V0WYD2 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             psr_aclk                                                                                    |                                        system_axi_hp1_interconnect_0_bd_31bd_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               U0                                                                                        |                                            system_axi_hp1_interconnect_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|                 (U0)                                                                                    |                                            system_axi_hp1_interconnect_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 EXT_LPF                                                                                 |                                                       system_axi_hp1_interconnect_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                   (EXT_LPF)                                                                             |                                                       system_axi_hp1_interconnect_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |                                                  system_axi_hp1_interconnect_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 SEQ                                                                                     |                                              system_axi_hp1_interconnect_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                   (SEQ)                                                                                 |                                              system_axi_hp1_interconnect_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   SEQ_COUNTER                                                                           |                                                   system_axi_hp1_interconnect_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           m00_exit_pipeline                                                                             |                              system_axi_hp1_interconnect_0_m00_exit_pipeline_imp_2KD8VH |         24 |         24 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|             m00_exit                                                                                    |                                            system_axi_hp1_interconnect_0_bd_31bd_m00e_0 |         24 |         24 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                                       system_axi_hp1_interconnect_0_sc_exit_v1_0_12_top |         24 |         24 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                                       system_axi_hp1_interconnect_0_sc_exit_v1_0_12_top |          9 |          9 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 exit_inst                                                                               |                                      system_axi_hp1_interconnect_0_sc_exit_v1_0_12_exit |         15 |         15 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_w_cmd_fifo.w_cmd_fifo                                                             |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 |         15 |         15 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                  |                                      system_axi_hp1_interconnect_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m00_sc2axi                                                                                    |                                          system_axi_hp1_interconnect_0_bd_31bd_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                        |                                      system_axi_hp1_interconnect_0_sc_sc2axi_v1_0_7_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_axi2sc                                                                                    |                                          system_axi_hp1_interconnect_0_bd_31bd_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                        |                                      system_axi_hp1_interconnect_0_sc_axi2sc_v1_0_7_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_entry_pipeline                                                                            |                            system_axi_hp1_interconnect_0_s00_entry_pipeline_imp_12BBSXA |        444 |        358 |       0 |   86 |   481 |      0 |      0 |    0 |          0 |
|             s00_mmu                                                                                     |                                          system_axi_hp1_interconnect_0_bd_31bd_s00mmu_0 |         69 |         69 |       0 |    0 |    67 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                                        system_axi_hp1_interconnect_0_sc_mmu_v1_0_10_top |         69 |         69 |       0 |    0 |    67 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                                        system_axi_hp1_interconnect_0_sc_mmu_v1_0_10_top |         19 |         19 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                 aw_reg_stall                                                                            |              system_axi_hp1_interconnect_0_sc_util_v1_0_4_axi_reg_stall__parameterized0 |         43 |         43 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 gen_endpoint.decerr_slave_inst                                                          |                               system_axi_hp1_interconnect_0_sc_mmu_v1_0_10_decerr_slave |          8 |          8 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                  |                                      system_axi_hp1_interconnect_0_xpm_cdc_async_rst__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_si_converter                                                                            |                                          system_axi_hp1_interconnect_0_bd_31bd_s00sic_0 |        375 |        289 |       0 |   86 |   414 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                               system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_top |        375 |        289 |       0 |   86 |   414 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                               system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 converter.wrap_narrow_inst                                                              |                       system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_wrap_narrow |        352 |        270 |       0 |   82 |   397 |      0 |      0 |    0 |          0 |
|                   (converter.wrap_narrow_inst)                                                          |                       system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_wrap_narrow |         72 |         72 |       0 |    0 |   172 |      0 |      0 |    0 |          0 |
|                   aw_reg_slice                                                                          |              system_axi_hp1_interconnect_0_sc_util_v1_0_4_axi_reg_stall__parameterized1 |         51 |         51 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|                   w_cmd_fifo                                                                            |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 |         74 |         68 |       0 |    6 |    14 |      0 |      0 |    0 |          0 |
|                     (w_cmd_fifo)                                                                        |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 |         61 |         61 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_95 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                |                                system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_102 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                                system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_103 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                                system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_104 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                                system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_105 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                                system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_106 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                 |                                system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_111 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   w_payld_fifo                                                                          |       system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_offset_fifo__parameterized0 |        160 |         84 |       0 |   76 |   111 |      0 |      0 |    0 |          0 |
|                     (w_payld_fifo)                                                                      |       system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_offset_fifo__parameterized0 |         35 |         35 |       0 |    0 |    99 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                            |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         50 |         46 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                        |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         33 |         33 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                               |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_82 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[10].srl_nx1                                                              |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_83 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                              |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_84 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                               |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_85 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                               |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_86 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                               |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_87 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[8].srl_nx1                                                               |                                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_92 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[100].srl_nx1                                                               |                    system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[101].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_11 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[102].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_12 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[103].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_13 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[104].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_14 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[105].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_15 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[106].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_16 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[107].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_17 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[108].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_18 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[109].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_19 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[110].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_20 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[111].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_21 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[112].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_22 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[113].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_23 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[114].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_24 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[115].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_25 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[116].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_26 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[117].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_27 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[118].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_28 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[119].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_29 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[120].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_30 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[121].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_31 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[122].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_32 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[123].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_33 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[124].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_34 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[125].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_35 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[126].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_36 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[127].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_37 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[128].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_38 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[129].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_39 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[130].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_40 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[131].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_41 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[132].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_42 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[133].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_43 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[134].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_44 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[135].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_45 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[136].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_46 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[137].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_47 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[138].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_48 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[139].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_49 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[140].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_50 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[141].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_51 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[142].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_52 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[143].srl_nx1                                                               |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_53 |          6 |          5 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[72].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_54 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[73].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_55 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[74].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_56 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[75].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_57 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[76].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_58 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[77].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_59 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[78].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_60 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[79].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_61 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[80].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_62 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[81].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_63 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[82].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_64 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[83].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_65 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[84].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_66 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[85].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_67 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[86].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_68 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[87].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_69 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[88].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_70 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[89].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_71 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[90].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_72 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[91].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_73 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[92].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_74 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[93].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_75 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[94].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_76 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[95].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_77 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[96].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_78 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[97].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_79 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[98].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_80 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[99].srl_nx1                                                                |                 system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_81 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 gen_normal.splitter_inst                                                                |                          system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_splitter |         24 |         20 |       0 |    4 |    13 |      0 |      0 |    0 |          0 |
|                   (gen_normal.splitter_inst)                                                            |                          system_axi_hp1_interconnect_0_sc_si_converter_v1_0_10_splitter |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                   gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo     |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         24 |         20 |       0 |    4 |    12 |      0 |      0 |    0 |          0 |
|                     (gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo) |          system_axi_hp1_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 |         16 |         16 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                 |                                    system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_7 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_8 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                 |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_srl_rtl_9 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                  |                                      system_axi_hp1_interconnect_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_transaction_regulator                                                                   |                                           system_axi_hp1_interconnect_0_bd_31bd_s00tr_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_hp1_interconnect_0_sc_transaction_regulator_v1_0_9_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_nodes                                                                                     |                                     system_axi_hp1_interconnect_0_s00_nodes_imp_18B2IWK |        271 |        135 |     136 |    0 |   448 |      0 |      0 |    0 |          0 |
|             s00_aw_node                                                                                 |                                            system_axi_hp1_interconnect_0_bd_31bd_sawn_0 |         87 |         39 |      48 |    0 |    90 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                                       system_axi_hp1_interconnect_0_sc_node_v1_0_14_top |         87 |         39 |      48 |    0 |    90 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                                       system_axi_hp1_interconnect_0_sc_node_v1_0_14_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                                system_axi_hp1_interconnect_0_sc_node_v1_0_14_mi_handler |         84 |         36 |      48 |    0 |    85 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                                system_axi_hp1_interconnect_0_sc_node_v1_0_14_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |                                      system_axi_hp1_interconnect_0_sc_node_v1_0_14_fifo |         84 |         36 |      48 |    0 |    83 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                            system_axi_hp1_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo |         84 |         36 |      48 |    0 |    83 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                            system_axi_hp1_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter_4 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter_5 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                                         system_axi_hp1_interconnect_0_xpm_memory_sdpram |         48 |          0 |      48 |    0 |    61 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                                           system_axi_hp1_interconnect_0_xpm_memory_base |         48 |          0 |      48 |    0 |    61 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter__parameterized0_6 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                                system_axi_hp1_interconnect_0_sc_node_v1_0_14_si_handler |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                      system_axi_hp1_interconnect_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_b_node                                                                                  |                                             system_axi_hp1_interconnect_0_bd_31bd_sbn_0 |         39 |         39 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_hp1_interconnect_0_sc_node_v1_0_14_top__parameterized0 |         39 |         39 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_hp1_interconnect_0_sc_node_v1_0_14_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                system_axi_hp1_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0 |         35 |         35 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                system_axi_hp1_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |                      system_axi_hp1_interconnect_0_sc_node_v1_0_14_fifo__parameterized0 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |            system_axi_hp1_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |         35 |         35 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |            system_axi_hp1_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter_1 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter_2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter__parameterized0_3 |         20 |         20 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                system_axi_hp1_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                      system_axi_hp1_interconnect_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_w_node                                                                                  |                                             system_axi_hp1_interconnect_0_bd_31bd_swn_0 |        145 |         57 |      88 |    0 |   330 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_hp1_interconnect_0_sc_node_v1_0_14_top__parameterized1 |        145 |         57 |      88 |    0 |   330 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_hp1_interconnect_0_sc_node_v1_0_14_top__parameterized1 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                system_axi_hp1_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1 |        142 |         54 |      88 |    0 |   325 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                system_axi_hp1_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_fi_regulator.inst_fi_regulator                                    |                              system_axi_hp1_interconnect_0_sc_node_v1_0_14_fi_regulator |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_upsizer.inst_upsizer                                              |                                   system_axi_hp1_interconnect_0_sc_node_v1_0_14_upsizer |         15 |         15 |       0 |    0 |   154 |      0 |      0 |    0 |          0 |
|                     (gen_normal_area.gen_upsizer.inst_upsizer)                                          |                                   system_axi_hp1_interconnect_0_sc_node_v1_0_14_upsizer |         15 |         15 |       0 |    0 |   151 |      0 |      0 |    0 |          0 |
|                     inst_upsizer_target_pipeline                                                        |                   system_axi_hp1_interconnect_0_sc_util_v1_0_4_pipeline__parameterized5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |                      system_axi_hp1_interconnect_0_sc_node_v1_0_14_fifo__parameterized1 |        126 |         38 |      88 |    0 |   167 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |            system_axi_hp1_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |        126 |         38 |      88 |    0 |   167 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |            system_axi_hp1_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                    system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                  system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter_0 |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                         system_axi_hp1_interconnect_0_xpm_memory_sdpram__parameterized1 |         88 |          0 |      88 |    0 |   145 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                           system_axi_hp1_interconnect_0_xpm_memory_base__parameterized1 |         88 |          0 |      88 |    0 |   145 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                    system_axi_hp1_interconnect_0_sc_util_v1_0_4_counter__parameterized0 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                system_axi_hp1_interconnect_0_sc_node_v1_0_14_si_handler__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                      system_axi_hp1_interconnect_0_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       axi_hp2_interconnect                                                                              |                                                           system_axi_hp2_interconnect_0 |        727 |        513 |     128 |   86 |   685 |      0 |      0 |    0 |          0 |
|         (axi_hp2_interconnect)                                                                          |                                                           system_axi_hp2_interconnect_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         inst                                                                                            |                                                   system_axi_hp2_interconnect_0_bd_c0fd |        727 |        513 |     128 |   86 |   685 |      0 |      0 |    0 |          0 |
|           clk_map                                                                                       |                                        system_axi_hp2_interconnect_0_clk_map_imp_QEY4IV |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|             psr_aclk                                                                                    |                                        system_axi_hp2_interconnect_0_bd_c0fd_psr_aclk_0 |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|               U0                                                                                        |                                            system_axi_hp2_interconnect_0_proc_sys_reset |         12 |         11 |       0 |    1 |    22 |      0 |      0 |    0 |          0 |
|                 (U0)                                                                                    |                                            system_axi_hp2_interconnect_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 EXT_LPF                                                                                 |                                                       system_axi_hp2_interconnect_0_lpf |          3 |          2 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|                   (EXT_LPF)                                                                             |                                                       system_axi_hp2_interconnect_0_lpf |          2 |          1 |       0 |    1 |     2 |      0 |      0 |    0 |          0 |
|                   ACTIVE_LOW_AUX.ACT_LO_AUX                                                             |                                                  system_axi_hp2_interconnect_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                 SEQ                                                                                     |                                              system_axi_hp2_interconnect_0_sequence_psr |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                   (SEQ)                                                                                 |                                              system_axi_hp2_interconnect_0_sequence_psr |          5 |          5 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   SEQ_COUNTER                                                                           |                                                   system_axi_hp2_interconnect_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           m00_exit_pipeline                                                                             |                             system_axi_hp2_interconnect_0_m00_exit_pipeline_imp_1AI8LVG |         36 |         31 |       0 |    5 |    19 |      0 |      0 |    0 |          0 |
|             m00_exit                                                                                    |                                            system_axi_hp2_interconnect_0_bd_c0fd_m00e_0 |         36 |         31 |       0 |    5 |    19 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                                       system_axi_hp2_interconnect_0_sc_exit_v1_0_12_top |         36 |         31 |       0 |    5 |    19 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                                       system_axi_hp2_interconnect_0_sc_exit_v1_0_12_top |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 exit_inst                                                                               |                                      system_axi_hp2_interconnect_0_sc_exit_v1_0_12_exit |         28 |         23 |       0 |    5 |    14 |      0 |      0 |    0 |          0 |
|                   (exit_inst)                                                                           |                                      system_axi_hp2_interconnect_0_sc_exit_v1_0_12_exit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                   gen_r_cmd_fifo.r_cmd_fifo                                                             |                          system_axi_hp2_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo |         28 |         23 |       0 |    5 |    13 |      0 |      0 |    0 |          0 |
|                     (gen_r_cmd_fifo.r_cmd_fifo)                                                         |                          system_axi_hp2_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo |         17 |         17 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_102 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_103 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_104 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_105 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[4].srl_nx1                                                                 |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_106 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                  |                                      system_axi_hp2_interconnect_0_xpm_cdc_async_rst__1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           m00_sc2axi                                                                                    |                                          system_axi_hp2_interconnect_0_bd_c0fd_m00s2a_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                        |                                      system_axi_hp2_interconnect_0_sc_sc2axi_v1_0_7_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_axi2sc                                                                                    |                                          system_axi_hp2_interconnect_0_bd_c0fd_s00a2s_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                        |                                      system_axi_hp2_interconnect_0_sc_axi2sc_v1_0_7_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_entry_pipeline                                                                            |                             system_axi_hp2_interconnect_0_s00_entry_pipeline_imp_A6NOOV |        406 |        326 |       0 |   80 |   388 |      0 |      0 |    0 |          0 |
|             s00_mmu                                                                                     |                                          system_axi_hp2_interconnect_0_bd_c0fd_s00mmu_0 |        104 |        104 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                                        system_axi_hp2_interconnect_0_sc_mmu_v1_0_10_top |        104 |        104 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                                        system_axi_hp2_interconnect_0_sc_mmu_v1_0_10_top |         37 |         37 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 ar_reg_stall                                                                            |              system_axi_hp2_interconnect_0_sc_util_v1_0_4_axi_reg_stall__parameterized0 |         49 |         49 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|                 gen_endpoint.decerr_slave_inst                                                          |                               system_axi_hp2_interconnect_0_sc_mmu_v1_0_10_decerr_slave |         20 |         20 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                  |                                      system_axi_hp2_interconnect_0_xpm_cdc_async_rst__2 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_si_converter                                                                            |                                          system_axi_hp2_interconnect_0_bd_c0fd_s00sic_0 |        302 |        222 |       0 |   80 |   326 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                               system_axi_hp2_interconnect_0_sc_si_converter_v1_0_10_top |        302 |        222 |       0 |   80 |   326 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                               system_axi_hp2_interconnect_0_sc_si_converter_v1_0_10_top |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 converter.wrap_narrow_inst                                                              |                       system_axi_hp2_interconnect_0_sc_si_converter_v1_0_10_wrap_narrow |        301 |        221 |       0 |   80 |   322 |      0 |      0 |    0 |          0 |
|                   (converter.wrap_narrow_inst)                                                          |                       system_axi_hp2_interconnect_0_sc_si_converter_v1_0_10_wrap_narrow |         12 |         12 |       0 |    0 |    95 |      0 |      0 |    0 |          0 |
|                   ar_reg_slice                                                                          |              system_axi_hp2_interconnect_0_sc_util_v1_0_4_axi_reg_stall__parameterized1 |         52 |         52 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[0].r_cmd_fifo                                                         |          system_axi_hp2_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         59 |         48 |       0 |   11 |    20 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[0].r_cmd_fifo)                                                     |          system_axi_hp2_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 |         35 |         35 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                     gen_srls[0].srl_nx1                                                                 |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_80 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_81 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_82 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_87 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_88 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[1].srl_nx1                                                                 |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_91 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[21].srl_nx1                                                                |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_93 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[2].srl_nx1                                                                 |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_94 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[3].srl_nx1                                                                 |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_95 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[5].srl_nx1                                                                 |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_97 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[6].srl_nx1                                                                 |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_98 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                 |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_100 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                 |                                system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_101 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                   gen_thread_loop[0].r_payld_fifo                                                       |                       system_axi_hp2_interconnect_0_sc_si_converter_v1_0_10_offset_fifo |        181 |        112 |       0 |   69 |   106 |      0 |      0 |    0 |          0 |
|                     (gen_thread_loop[0].r_payld_fifo)                                                   |                       system_axi_hp2_interconnect_0_sc_si_converter_v1_0_10_offset_fifo |         62 |         62 |       0 |    0 |    92 |      0 |      0 |    0 |          0 |
|                     cmd_fifo                                                                            |          system_axi_hp2_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         53 |         48 |       0 |    5 |    14 |      0 |      0 |    0 |          0 |
|                       (cmd_fifo)                                                                        |          system_axi_hp2_interconnect_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 |         36 |         36 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                       gen_srls[0].srl_nx1                                                               |                                    system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[11].srl_nx1                                                              |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_70 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[1].srl_nx1                                                               |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_71 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[2].srl_nx1                                                               |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_72 |          4 |          3 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[3].srl_nx1                                                               |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_73 |          3 |          2 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[5].srl_nx1                                                               |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_75 |          5 |          4 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                       gen_srls[6].srl_nx1                                                               |                                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl_76 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[10].srl_nx1                                                                |                    system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[11].srl_nx1                                                                |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_4 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[12].srl_nx1                                                                |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_5 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[13].srl_nx1                                                                |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_6 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[14].srl_nx1                                                                |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_7 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[15].srl_nx1                                                                |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_8 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[16].srl_nx1                                                                |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_9 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[17].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_10 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[18].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_11 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[19].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_12 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[20].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_13 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[21].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_14 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[22].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_15 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[23].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_16 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[24].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_17 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[25].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_18 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[26].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_19 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[27].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_20 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[28].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_21 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[29].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_22 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[30].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_23 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[31].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_24 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[32].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_25 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[33].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_26 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[34].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_27 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[35].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_28 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[36].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_29 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[37].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_30 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[38].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_31 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[39].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_32 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[40].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_33 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[41].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_34 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[42].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_35 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[43].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_36 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[44].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_37 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[45].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_38 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[46].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_39 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[47].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_40 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[48].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_41 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[49].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_42 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[50].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_43 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[51].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_44 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[52].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_45 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[53].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_46 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[54].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_47 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[55].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_48 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[56].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_49 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[57].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_50 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[58].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_51 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[59].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_52 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[60].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_53 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[61].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_54 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[62].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_55 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[63].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_56 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[64].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_57 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[65].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_58 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[66].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_59 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[67].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_60 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[68].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_61 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[69].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_62 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[70].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_63 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[71].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_64 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[75].srl_nx1                                                                |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_66 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[8].srl_nx1                                                                 |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_67 |          2 |          1 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                     gen_srls[9].srl_nx1                                                                 |                 system_axi_hp2_interconnect_0_sc_util_v1_0_4_srl_rtl__parameterized0_68 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |    0 |          0 |
|                 xpm_cdc_async_rst_inst                                                                  |                                      system_axi_hp2_interconnect_0_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_transaction_regulator                                                                   |                                           system_axi_hp2_interconnect_0_bd_c0fd_s00tr_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_hp2_interconnect_0_sc_transaction_regulator_v1_0_9_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           s00_nodes                                                                                     |                                      system_axi_hp2_interconnect_0_s00_nodes_imp_DLXCPX |        274 |        146 |     128 |    0 |   256 |      0 |      0 |    0 |          0 |
|             s00_ar_node                                                                                 |                                            system_axi_hp2_interconnect_0_bd_c0fd_sarn_0 |         87 |         39 |      48 |    0 |    94 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                                       system_axi_hp2_interconnect_0_sc_node_v1_0_14_top |         87 |         39 |      48 |    0 |    94 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                                       system_axi_hp2_interconnect_0_sc_node_v1_0_14_top |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                                system_axi_hp2_interconnect_0_sc_node_v1_0_14_mi_handler |         84 |         36 |      48 |    0 |    89 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                                system_axi_hp2_interconnect_0_sc_node_v1_0_14_mi_handler |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |                                      system_axi_hp2_interconnect_0_sc_node_v1_0_14_fifo |         84 |         36 |      48 |    0 |    87 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |                            system_axi_hp2_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo |         84 |         36 |      48 |    0 |    87 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |                            system_axi_hp2_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_counter_1 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_counter_2 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                                         system_axi_hp2_interconnect_0_xpm_memory_sdpram |         48 |          0 |      48 |    0 |    65 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                                           system_axi_hp2_interconnect_0_xpm_memory_base |         48 |          0 |      48 |    0 |    65 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_counter__parameterized0_3 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                                system_axi_hp2_interconnect_0_sc_node_v1_0_14_si_handler |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                      system_axi_hp2_interconnect_0_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             s00_r_node                                                                                  |                                             system_axi_hp2_interconnect_0_bd_c0fd_srn_0 |        187 |        107 |      80 |    0 |   162 |      0 |      0 |    0 |          0 |
|               inst                                                                                      |                       system_axi_hp2_interconnect_0_sc_node_v1_0_14_top__parameterized0 |        187 |        107 |      80 |    0 |   162 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                                  |                       system_axi_hp2_interconnect_0_sc_node_v1_0_14_top__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 inst_mi_handler                                                                         |                system_axi_hp2_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0 |        184 |        104 |      80 |    0 |   157 |      0 |      0 |    0 |          0 |
|                   (inst_mi_handler)                                                                     |                system_axi_hp2_interconnect_0_sc_node_v1_0_14_mi_handler__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.gen_downsizer.inst_downsizer                                          |                                 system_axi_hp2_interconnect_0_sc_node_v1_0_14_downsizer |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   gen_normal_area.inst_fifo_node_payld                                                  |                      system_axi_hp2_interconnect_0_sc_node_v1_0_14_fifo__parameterized0 |        183 |        103 |      80 |    0 |   152 |      0 |      0 |    0 |          0 |
|                     gen_xpm_memory_fifo.inst_fifo                                                       |            system_axi_hp2_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |        183 |        103 |      80 |    0 |   152 |      0 |      0 |    0 |          0 |
|                       (gen_xpm_memory_fifo.inst_fifo)                                                   |            system_axi_hp2_interconnect_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0 |         72 |         72 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_rd_addrb                                                      |                                    system_axi_hp2_interconnect_0_sc_util_v1_0_4_counter |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_wr_addra                                                      |                                  system_axi_hp2_interconnect_0_sc_util_v1_0_4_counter_0 |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                       gen_mem_rep[0].inst_xpm_memory                                                    |                         system_axi_hp2_interconnect_0_xpm_memory_sdpram__parameterized0 |         80 |          0 |      80 |    0 |   130 |      0 |      0 |    0 |          0 |
|                         xpm_memory_base_inst                                                            |                           system_axi_hp2_interconnect_0_xpm_memory_base__parameterized0 |         80 |          0 |      80 |    0 |   130 |      0 |      0 |    0 |          0 |
|                       gen_wr.inst_wr_addra_p1                                                           |                    system_axi_hp2_interconnect_0_sc_util_v1_0_4_counter__parameterized0 |         21 |         21 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|                 inst_si_handler                                                                         |                system_axi_hp2_interconnect_0_sc_node_v1_0_14_si_handler__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 s_sc_xpm_cdc_async_rst_inst                                                             |                                      system_axi_hp2_interconnect_0_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       bram_ctrl                                                                                         |                                                                      system_bram_ctrl_0 |        140 |        140 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|         U0                                                                                              |                                                        system_bram_ctrl_0_axi_bram_ctrl |        140 |        140 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           gext_inst.abcv4_0_ext_inst                                                                    |                                                    system_bram_ctrl_0_axi_bram_ctrl_top |        140 |        140 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|             GEN_AXI4.I_FULL_AXI                                                                         |                                                             system_bram_ctrl_0_full_axi |        140 |        140 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|               (GEN_AXI4.I_FULL_AXI)                                                                     |                                                             system_bram_ctrl_0_full_axi |          5 |          5 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               GEN_ARB.I_SNG_PORT                                                                        |                                                         system_bram_ctrl_0_sng_port_arb |         12 |         12 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|               I_RD_CHNL                                                                                 |                                                              system_bram_ctrl_0_rd_chnl |        106 |        106 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|                 (I_RD_CHNL)                                                                             |                                                              system_bram_ctrl_0_rd_chnl |         91 |         91 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|                 GEN_NO_RD_CMD_OPT.I_WRAP_BRST                                                           |                                                          system_bram_ctrl_0_wrap_brst_0 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               I_WR_CHNL                                                                                 |                                                              system_bram_ctrl_0_wr_chnl |         18 |         18 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 (I_WR_CHNL)                                                                             |                                                              system_bram_ctrl_0_wr_chnl |         16 |         16 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 I_WRAP_BRST                                                                             |                                                            system_bram_ctrl_0_wrap_brst |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       rom                                                                                               |                                                                            system_rom_0 |          4 |          3 |       0 |    1 |     5 |      1 |      0 |    0 |          0 |
|         U0                                                                                              |                                                         system_rom_0_blk_mem_gen_v8_4_5 |          4 |          3 |       0 |    1 |     5 |      1 |      0 |    0 |          0 |
|           inst_blk_mem_gen                                                                              |                                                   system_rom_0_blk_mem_gen_v8_4_5_synth |          4 |          3 |       0 |    1 |     5 |      1 |      0 |    0 |          0 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                       |                                                            system_rom_0_blk_mem_gen_top |          4 |          3 |       0 |    1 |     5 |      1 |      0 |    0 |          0 |
|               valid.cstr                                                                                |                                                   system_rom_0_blk_mem_gen_generic_cstr |          4 |          3 |       0 |    1 |     5 |      1 |      0 |    0 |          0 |
|                 ramloop[0].ram.r                                                                        |                                                     system_rom_0_blk_mem_gen_prim_width |          4 |          3 |       0 |    1 |     5 |      1 |      0 |    0 |          0 |
|                   (ramloop[0].ram.r)                                                                    |                                                     system_rom_0_blk_mem_gen_prim_width |          2 |          1 |       0 |    1 |     5 |      0 |      0 |    0 |          0 |
|                   prim_init.ram                                                                         |                                              system_rom_0_blk_mem_gen_prim_wrapper_init |          2 |          2 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|       sys_concat_intc_1                                                                                 |                                                              system_sys_concat_intc_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       sys_ps8                                                                                           |                                                                        system_sys_ps8_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         inst                                                                                            |                                 system_sys_ps8_0_zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       sys_rstgen                                                                                        |                                                                     system_sys_rstgen_0 |         15 |         14 |       0 |    1 |    31 |      0 |      0 |    0 |          0 |
|         U0                                                                                              |                                                      system_sys_rstgen_0_proc_sys_reset |         15 |         14 |       0 |    1 |    31 |      0 |      0 |    0 |          0 |
|           (U0)                                                                                          |                                                      system_sys_rstgen_0_proc_sys_reset |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           EXT_LPF                                                                                       |                                                                 system_sys_rstgen_0_lpf |          4 |          3 |       0 |    1 |    14 |      0 |      0 |    0 |          0 |
|             (EXT_LPF)                                                                                   |                                                                 system_sys_rstgen_0_lpf |          2 |          1 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |                                                            system_sys_rstgen_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |                                                          system_sys_rstgen_0_cdc_sync_0 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           SEQ                                                                                           |                                                        system_sys_rstgen_0_sequence_psr |         11 |         11 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             (SEQ)                                                                                       |                                                        system_sys_rstgen_0_sequence_psr |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|             SEQ_COUNTER                                                                                 |                                                             system_sys_rstgen_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|       util_ad9361_adc_fifo                                                                              |                                                           system_util_ad9361_adc_fifo_0 |         11 |         11 |       0 |    0 |   101 |      1 |      0 |    0 |          0 |
|         inst                                                                                            |                                                system_util_ad9361_adc_fifo_0_util_wfifo |         11 |         11 |       0 |    0 |   101 |      1 |      0 |    0 |          0 |
|           (inst)                                                                                        |                                                system_util_ad9361_adc_fifo_0_util_wfifo |         11 |         11 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|           i_mem                                                                                         |                                                    system_util_ad9361_adc_fifo_0_ad_mem |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|       util_ad9361_adc_pack                                                                              |                                                           system_util_ad9361_adc_pack_0 |        108 |        108 |       0 |    0 |   132 |      0 |      0 |    0 |          0 |
|         inst                                                                                            |                                               system_util_ad9361_adc_pack_0_util_cpack2 |        108 |        108 |       0 |    0 |   132 |      0 |      0 |    0 |          0 |
|           i_cpack                                                                                       |                                          system_util_ad9361_adc_pack_0_util_cpack2_impl |        108 |        108 |       0 |    0 |   132 |      0 |      0 |    0 |          0 |
|             (i_cpack)                                                                                   |                                          system_util_ad9361_adc_pack_0_util_cpack2_impl |          0 |          0 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             i_pack_shell                                                                                |                                                system_util_ad9361_adc_pack_0_pack_shell |        108 |        108 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|               (i_pack_shell)                                                                            |                                                system_util_ad9361_adc_pack_0_pack_shell |         17 |         17 |       0 |    0 |    58 |      0 |      0 |    0 |          0 |
|               gen_network[0].i_ctrl_interconnect                                                        |                                              system_util_ad9361_adc_pack_0_pack_network |         91 |         91 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|       util_ad9361_dac_upack                                                                             |                                                          system_util_ad9361_dac_upack_0 |        114 |        114 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|         inst                                                                                            |                                              system_util_ad9361_dac_upack_0_util_upack2 |        114 |        114 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           i_upack                                                                                       |                                         system_util_ad9361_dac_upack_0_util_upack2_impl |        114 |        114 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|             (i_upack)                                                                                   |                                         system_util_ad9361_dac_upack_0_util_upack2_impl |          0 |          0 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             i_pack_shell                                                                                |                                               system_util_ad9361_dac_upack_0_pack_shell |        114 |        114 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|               (i_pack_shell)                                                                            |                                               system_util_ad9361_dac_upack_0_pack_shell |         14 |         14 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|               gen_input_buffer.i_ext_ctrl_interconnect                                                  |                                             system_util_ad9361_dac_upack_0_pack_network |        100 |        100 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               gen_network[1].i_ctrl_interconnect                                                        |                             system_util_ad9361_dac_upack_0_pack_network__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       util_ad9361_divclk                                                                                |                                                             system_util_ad9361_divclk_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         inst                                                                                            |                                                 system_util_ad9361_divclk_0_util_clkdiv |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       util_ad9361_divclk_reset                                                                          |                                                       system_util_ad9361_divclk_reset_0 |         16 |         15 |       0 |    1 |    34 |      0 |      0 |    0 |          0 |
|         U0                                                                                              |                                        system_util_ad9361_divclk_reset_0_proc_sys_reset |         16 |         15 |       0 |    1 |    34 |      0 |      0 |    0 |          0 |
|           (U0)                                                                                          |                                        system_util_ad9361_divclk_reset_0_proc_sys_reset |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           EXT_LPF                                                                                       |                                                   system_util_ad9361_divclk_reset_0_lpf |          5 |          4 |       0 |    1 |    17 |      0 |      0 |    0 |          0 |
|             (EXT_LPF)                                                                                   |                                                   system_util_ad9361_divclk_reset_0_lpf |          2 |          1 |       0 |    1 |     9 |      0 |      0 |    0 |          0 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |                                              system_util_ad9361_divclk_reset_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |                                            system_util_ad9361_divclk_reset_0_cdc_sync_0 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           SEQ                                                                                           |                                          system_util_ad9361_divclk_reset_0_sequence_psr |         11 |         11 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             (SEQ)                                                                                       |                                          system_util_ad9361_divclk_reset_0_sequence_psr |          7 |          7 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|             SEQ_COUNTER                                                                                 |                                               system_util_ad9361_divclk_reset_0_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|       util_ad9361_divclk_sel                                                                            |                                                         system_util_ad9361_divclk_sel_0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       util_ad9361_divclk_sel_concat                                                                     |                                                  system_util_ad9361_divclk_sel_concat_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       util_ad9361_tdd_sync                                                                              |                                                           system_util_ad9361_tdd_sync_0 |         49 |         49 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|         inst                                                                                            |                                             system_util_ad9361_tdd_sync_0_util_tdd_sync |         49 |         49 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|           (inst)                                                                                        |                                             system_util_ad9361_tdd_sync_0_util_tdd_sync |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           i_tdd_sync                                                                                    |                                            system_util_ad9361_tdd_sync_0_util_pulse_gen |         49 |         49 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


