Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto dd2d14bbf7384613a4e9dbb0b09af6ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mod12_cnt_behav xil_defaultlib.sim_mod12_cnt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'j' [D:/Vivado/2018.3/myworkplace/mod12_cnt_cjm/project_1.srcs/sources_1/new/mod12_cnt_cjm.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'set' [D:/Vivado/2018.3/myworkplace/mod12_cnt_cjm/project_1.srcs/sources_1/new/mod12_cnt_cjm.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'set' [D:/Vivado/2018.3/myworkplace/mod12_cnt_cjm/project_1.srcs/sources_1/new/mod12_cnt_cjm.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'set' [D:/Vivado/2018.3/myworkplace/mod12_cnt_cjm/project_1.srcs/sources_1/new/mod12_cnt_cjm.v:32]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
