// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_105 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_388_p2;
reg   [0:0] icmp_ln86_reg_1274;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1274_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1274_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1274_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1870_fu_394_p2;
reg   [0:0] icmp_ln86_1870_reg_1286;
wire   [0:0] icmp_ln86_1871_fu_400_p2;
reg   [0:0] icmp_ln86_1871_reg_1291;
reg   [0:0] icmp_ln86_1871_reg_1291_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1871_reg_1291_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1871_reg_1291_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1872_fu_406_p2;
reg   [0:0] icmp_ln86_1872_reg_1297;
wire   [0:0] icmp_ln86_1873_fu_412_p2;
reg   [0:0] icmp_ln86_1873_reg_1303;
reg   [0:0] icmp_ln86_1873_reg_1303_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1874_fu_418_p2;
reg   [0:0] icmp_ln86_1874_reg_1309;
reg   [0:0] icmp_ln86_1874_reg_1309_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1874_reg_1309_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1874_reg_1309_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1875_fu_424_p2;
reg   [0:0] icmp_ln86_1875_reg_1315;
wire   [0:0] icmp_ln86_1876_fu_430_p2;
reg   [0:0] icmp_ln86_1876_reg_1321;
reg   [0:0] icmp_ln86_1876_reg_1321_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1877_fu_436_p2;
reg   [0:0] icmp_ln86_1877_reg_1327;
reg   [0:0] icmp_ln86_1877_reg_1327_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1877_reg_1327_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1878_fu_442_p2;
reg   [0:0] icmp_ln86_1878_reg_1333;
reg   [0:0] icmp_ln86_1878_reg_1333_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1878_reg_1333_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1878_reg_1333_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1879_fu_448_p2;
reg   [0:0] icmp_ln86_1879_reg_1339;
reg   [0:0] icmp_ln86_1879_reg_1339_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1879_reg_1339_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1879_reg_1339_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1880_fu_454_p2;
reg   [0:0] icmp_ln86_1880_reg_1345;
reg   [0:0] icmp_ln86_1880_reg_1345_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1880_reg_1345_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1880_reg_1345_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1880_reg_1345_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1881_fu_460_p2;
reg   [0:0] icmp_ln86_1881_reg_1351;
reg   [0:0] icmp_ln86_1881_reg_1351_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1881_reg_1351_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1881_reg_1351_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1881_reg_1351_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1881_reg_1351_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1882_fu_466_p2;
reg   [0:0] icmp_ln86_1882_reg_1357;
reg   [0:0] icmp_ln86_1882_reg_1357_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1883_fu_472_p2;
reg   [0:0] icmp_ln86_1883_reg_1362;
wire   [0:0] icmp_ln86_1884_fu_478_p2;
reg   [0:0] icmp_ln86_1884_reg_1367;
reg   [0:0] icmp_ln86_1884_reg_1367_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1885_fu_484_p2;
reg   [0:0] icmp_ln86_1885_reg_1372;
reg   [0:0] icmp_ln86_1885_reg_1372_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1886_fu_490_p2;
reg   [0:0] icmp_ln86_1886_reg_1377;
reg   [0:0] icmp_ln86_1886_reg_1377_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1886_reg_1377_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1887_fu_496_p2;
reg   [0:0] icmp_ln86_1887_reg_1382;
reg   [0:0] icmp_ln86_1887_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1887_reg_1382_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1888_fu_502_p2;
reg   [0:0] icmp_ln86_1888_reg_1387;
reg   [0:0] icmp_ln86_1888_reg_1387_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1888_reg_1387_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1889_fu_508_p2;
reg   [0:0] icmp_ln86_1889_reg_1392;
reg   [0:0] icmp_ln86_1889_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1889_reg_1392_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1889_reg_1392_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1890_fu_514_p2;
reg   [0:0] icmp_ln86_1890_reg_1397;
reg   [0:0] icmp_ln86_1890_reg_1397_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1890_reg_1397_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1890_reg_1397_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1891_fu_520_p2;
reg   [0:0] icmp_ln86_1891_reg_1402;
reg   [0:0] icmp_ln86_1891_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1891_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1891_reg_1402_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1892_fu_526_p2;
reg   [0:0] icmp_ln86_1892_reg_1407;
reg   [0:0] icmp_ln86_1892_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1892_reg_1407_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1892_reg_1407_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1892_reg_1407_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1893_fu_532_p2;
reg   [0:0] icmp_ln86_1893_reg_1412;
reg   [0:0] icmp_ln86_1893_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1893_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1893_reg_1412_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1893_reg_1412_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1894_fu_538_p2;
reg   [0:0] icmp_ln86_1894_reg_1417;
reg   [0:0] icmp_ln86_1894_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1894_reg_1417_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1894_reg_1417_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1894_reg_1417_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1895_fu_544_p2;
reg   [0:0] icmp_ln86_1895_reg_1422;
reg   [0:0] icmp_ln86_1895_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1895_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1895_reg_1422_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1895_reg_1422_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1895_reg_1422_pp0_iter5_reg;
wire   [0:0] and_ln102_fu_550_p2;
reg   [0:0] and_ln102_reg_1427;
reg   [0:0] and_ln102_reg_1427_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1427_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_561_p2;
reg   [0:0] and_ln104_reg_1437;
wire   [0:0] and_ln102_2106_fu_566_p2;
reg   [0:0] and_ln102_2106_reg_1443;
wire   [0:0] and_ln104_355_fu_575_p2;
reg   [0:0] and_ln104_355_reg_1450;
wire   [0:0] and_ln102_2109_fu_580_p2;
reg   [0:0] and_ln102_2109_reg_1455;
wire   [0:0] and_ln102_2110_fu_590_p2;
reg   [0:0] and_ln102_2110_reg_1461;
wire   [0:0] or_ln117_fu_606_p2;
reg   [0:0] or_ln117_reg_1467;
wire   [0:0] and_ln102_2107_fu_612_p2;
reg   [0:0] and_ln102_2107_reg_1472;
wire   [0:0] and_ln104_356_fu_621_p2;
reg   [0:0] and_ln104_356_reg_1478;
reg   [0:0] and_ln104_356_reg_1478_pp0_iter3_reg;
wire   [0:0] and_ln102_2111_fu_631_p2;
reg   [0:0] and_ln102_2111_reg_1484;
wire   [3:0] select_ln117_1822_fu_732_p3;
reg   [3:0] select_ln117_1822_reg_1489;
wire   [0:0] or_ln117_1706_fu_739_p2;
reg   [0:0] or_ln117_1706_reg_1494;
wire   [0:0] and_ln102_2105_fu_749_p2;
reg   [0:0] and_ln102_2105_reg_1500;
wire   [0:0] and_ln102_2108_fu_754_p2;
reg   [0:0] and_ln102_2108_reg_1506;
wire   [0:0] and_ln102_2113_fu_768_p2;
reg   [0:0] and_ln102_2113_reg_1512;
wire   [0:0] or_ln117_1710_fu_842_p2;
reg   [0:0] or_ln117_1710_reg_1518;
wire   [3:0] select_ln117_1828_fu_856_p3;
reg   [3:0] select_ln117_1828_reg_1523;
wire   [0:0] and_ln104_357_fu_869_p2;
reg   [0:0] and_ln104_357_reg_1528;
wire   [0:0] xor_ln104_899_fu_878_p2;
reg   [0:0] xor_ln104_899_reg_1533;
reg   [0:0] xor_ln104_899_reg_1533_pp0_iter5_reg;
reg   [0:0] xor_ln104_899_reg_1533_pp0_iter6_reg;
wire   [0:0] and_ln102_2114_fu_894_p2;
reg   [0:0] and_ln102_2114_reg_1540;
wire   [0:0] or_ln117_1715_fu_977_p2;
reg   [0:0] or_ln117_1715_reg_1545;
wire   [4:0] select_ln117_1834_fu_989_p3;
reg   [4:0] select_ln117_1834_reg_1550;
wire   [0:0] or_ln117_1717_fu_997_p2;
reg   [0:0] or_ln117_1717_reg_1555;
wire   [0:0] or_ln117_1719_fu_1003_p2;
reg   [0:0] or_ln117_1719_reg_1561;
reg   [0:0] or_ln117_1719_reg_1561_pp0_iter5_reg;
reg   [0:0] or_ln117_1719_reg_1561_pp0_iter6_reg;
wire   [0:0] or_ln117_1721_fu_1079_p2;
reg   [0:0] or_ln117_1721_reg_1569;
wire   [4:0] select_ln117_1840_fu_1092_p3;
reg   [4:0] select_ln117_1840_reg_1574;
wire   [11:0] tmp_fu_1127_p67;
reg   [11:0] tmp_reg_1579;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_895_fu_556_p2;
wire   [0:0] xor_ln104_896_fu_570_p2;
wire   [0:0] xor_ln104_900_fu_585_p2;
wire   [0:0] and_ln102_2117_fu_595_p2;
wire   [0:0] and_ln102_2118_fu_600_p2;
wire   [0:0] xor_ln104_897_fu_616_p2;
wire   [0:0] xor_ln104_901_fu_626_p2;
wire   [0:0] and_ln102_2120_fu_644_p2;
wire   [0:0] and_ln102_2116_fu_636_p2;
wire   [0:0] xor_ln117_fu_654_p2;
wire   [1:0] zext_ln117_fu_660_p1;
wire   [1:0] select_ln117_fu_664_p3;
wire   [1:0] select_ln117_1817_fu_671_p3;
wire   [0:0] and_ln102_2119_fu_640_p2;
wire   [2:0] zext_ln117_204_fu_678_p1;
wire   [0:0] or_ln117_1702_fu_682_p2;
wire   [2:0] select_ln117_1818_fu_687_p3;
wire   [0:0] or_ln117_1703_fu_694_p2;
wire   [0:0] and_ln102_2121_fu_649_p2;
wire   [2:0] select_ln117_1819_fu_698_p3;
wire   [0:0] or_ln117_1704_fu_706_p2;
wire   [2:0] select_ln117_1820_fu_712_p3;
wire   [2:0] select_ln117_1821_fu_720_p3;
wire   [3:0] zext_ln117_205_fu_728_p1;
wire   [0:0] xor_ln104_fu_744_p2;
wire   [0:0] xor_ln104_902_fu_759_p2;
wire   [0:0] and_ln102_2123_fu_777_p2;
wire   [0:0] and_ln102_2112_fu_764_p2;
wire   [0:0] and_ln102_2122_fu_773_p2;
wire   [0:0] or_ln117_1705_fu_792_p2;
wire   [0:0] and_ln102_2124_fu_782_p2;
wire   [3:0] select_ln117_1823_fu_797_p3;
wire   [0:0] or_ln117_1707_fu_804_p2;
wire   [3:0] select_ln117_1824_fu_809_p3;
wire   [0:0] or_ln117_1708_fu_816_p2;
wire   [0:0] and_ln102_2125_fu_787_p2;
wire   [3:0] select_ln117_1825_fu_820_p3;
wire   [0:0] or_ln117_1709_fu_828_p2;
wire   [3:0] select_ln117_1826_fu_834_p3;
wire   [3:0] select_ln117_1827_fu_848_p3;
wire   [0:0] xor_ln104_898_fu_864_p2;
wire   [0:0] or_ln104_fu_874_p2;
wire   [0:0] xor_ln104_903_fu_884_p2;
wire   [0:0] and_ln102_2126_fu_899_p2;
wire   [0:0] xor_ln104_904_fu_889_p2;
wire   [0:0] and_ln102_2129_fu_913_p2;
wire   [0:0] and_ln102_2127_fu_904_p2;
wire   [0:0] or_ln117_1711_fu_923_p2;
wire   [3:0] select_ln117_1829_fu_928_p3;
wire   [0:0] and_ln102_2128_fu_909_p2;
wire   [4:0] zext_ln117_206_fu_935_p1;
wire   [0:0] or_ln117_1712_fu_939_p2;
wire   [4:0] select_ln117_1830_fu_944_p3;
wire   [0:0] or_ln117_1713_fu_951_p2;
wire   [0:0] and_ln102_2130_fu_918_p2;
wire   [4:0] select_ln117_1831_fu_955_p3;
wire   [0:0] or_ln117_1714_fu_963_p2;
wire   [4:0] select_ln117_1832_fu_969_p3;
wire   [4:0] select_ln117_1833_fu_981_p3;
wire   [0:0] xor_ln104_905_fu_1007_p2;
wire   [0:0] and_ln102_2132_fu_1020_p2;
wire   [0:0] and_ln102_2115_fu_1012_p2;
wire   [0:0] and_ln102_2131_fu_1016_p2;
wire   [0:0] or_ln117_1716_fu_1035_p2;
wire   [0:0] and_ln102_2133_fu_1025_p2;
wire   [4:0] select_ln117_1835_fu_1040_p3;
wire   [0:0] or_ln117_1718_fu_1047_p2;
wire   [4:0] select_ln117_1836_fu_1052_p3;
wire   [0:0] and_ln102_2134_fu_1030_p2;
wire   [4:0] select_ln117_1837_fu_1059_p3;
wire   [0:0] or_ln117_1720_fu_1067_p2;
wire   [4:0] select_ln117_1838_fu_1072_p3;
wire   [4:0] select_ln117_1839_fu_1084_p3;
wire   [0:0] xor_ln104_906_fu_1100_p2;
wire   [0:0] and_ln102_2135_fu_1105_p2;
wire   [0:0] and_ln102_2136_fu_1110_p2;
wire   [0:0] or_ln117_1722_fu_1115_p2;
wire   [11:0] tmp_fu_1127_p65;
wire   [4:0] tmp_fu_1127_p66;
wire   [0:0] or_ln117_1723_fu_1263_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] tmp_fu_1127_p1;
wire   [4:0] tmp_fu_1127_p3;
wire   [4:0] tmp_fu_1127_p5;
wire   [4:0] tmp_fu_1127_p7;
wire   [4:0] tmp_fu_1127_p9;
wire   [4:0] tmp_fu_1127_p11;
wire   [4:0] tmp_fu_1127_p13;
wire   [4:0] tmp_fu_1127_p15;
wire   [4:0] tmp_fu_1127_p17;
wire   [4:0] tmp_fu_1127_p19;
wire   [4:0] tmp_fu_1127_p21;
wire   [4:0] tmp_fu_1127_p23;
wire   [4:0] tmp_fu_1127_p25;
wire   [4:0] tmp_fu_1127_p27;
wire   [4:0] tmp_fu_1127_p29;
wire   [4:0] tmp_fu_1127_p31;
wire  signed [4:0] tmp_fu_1127_p33;
wire  signed [4:0] tmp_fu_1127_p35;
wire  signed [4:0] tmp_fu_1127_p37;
wire  signed [4:0] tmp_fu_1127_p39;
wire  signed [4:0] tmp_fu_1127_p41;
wire  signed [4:0] tmp_fu_1127_p43;
wire  signed [4:0] tmp_fu_1127_p45;
wire  signed [4:0] tmp_fu_1127_p47;
wire  signed [4:0] tmp_fu_1127_p49;
wire  signed [4:0] tmp_fu_1127_p51;
wire  signed [4:0] tmp_fu_1127_p53;
wire  signed [4:0] tmp_fu_1127_p55;
wire  signed [4:0] tmp_fu_1127_p57;
wire  signed [4:0] tmp_fu_1127_p59;
wire  signed [4:0] tmp_fu_1127_p61;
wire  signed [4:0] tmp_fu_1127_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x36 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x36_U2579(
    .din0(12'd4),
    .din1(12'd121),
    .din2(12'd13),
    .din3(12'd3990),
    .din4(12'd1011),
    .din5(12'd61),
    .din6(12'd1596),
    .din7(12'd107),
    .din8(12'd288),
    .din9(12'd1056),
    .din10(12'd4083),
    .din11(12'd344),
    .din12(12'd4071),
    .din13(12'd3977),
    .din14(12'd3839),
    .din15(12'd260),
    .din16(12'd3651),
    .din17(12'd646),
    .din18(12'd1418),
    .din19(12'd104),
    .din20(12'd504),
    .din21(12'd3926),
    .din22(12'd3336),
    .din23(12'd277),
    .din24(12'd1116),
    .din25(12'd78),
    .din26(12'd42),
    .din27(12'd1634),
    .din28(12'd2),
    .din29(12'd3650),
    .din30(12'd173),
    .din31(12'd32),
    .def(tmp_fu_1127_p65),
    .sel(tmp_fu_1127_p66),
    .dout(tmp_fu_1127_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_2105_reg_1500 <= and_ln102_2105_fu_749_p2;
        and_ln102_2106_reg_1443 <= and_ln102_2106_fu_566_p2;
        and_ln102_2107_reg_1472 <= and_ln102_2107_fu_612_p2;
        and_ln102_2108_reg_1506 <= and_ln102_2108_fu_754_p2;
        and_ln102_2109_reg_1455 <= and_ln102_2109_fu_580_p2;
        and_ln102_2110_reg_1461 <= and_ln102_2110_fu_590_p2;
        and_ln102_2111_reg_1484 <= and_ln102_2111_fu_631_p2;
        and_ln102_2113_reg_1512 <= and_ln102_2113_fu_768_p2;
        and_ln102_2114_reg_1540 <= and_ln102_2114_fu_894_p2;
        and_ln102_reg_1427 <= and_ln102_fu_550_p2;
        and_ln102_reg_1427_pp0_iter1_reg <= and_ln102_reg_1427;
        and_ln102_reg_1427_pp0_iter2_reg <= and_ln102_reg_1427_pp0_iter1_reg;
        and_ln104_355_reg_1450 <= and_ln104_355_fu_575_p2;
        and_ln104_356_reg_1478 <= and_ln104_356_fu_621_p2;
        and_ln104_356_reg_1478_pp0_iter3_reg <= and_ln104_356_reg_1478;
        and_ln104_357_reg_1528 <= and_ln104_357_fu_869_p2;
        and_ln104_reg_1437 <= and_ln104_fu_561_p2;
        icmp_ln86_1870_reg_1286 <= icmp_ln86_1870_fu_394_p2;
        icmp_ln86_1871_reg_1291 <= icmp_ln86_1871_fu_400_p2;
        icmp_ln86_1871_reg_1291_pp0_iter1_reg <= icmp_ln86_1871_reg_1291;
        icmp_ln86_1871_reg_1291_pp0_iter2_reg <= icmp_ln86_1871_reg_1291_pp0_iter1_reg;
        icmp_ln86_1871_reg_1291_pp0_iter3_reg <= icmp_ln86_1871_reg_1291_pp0_iter2_reg;
        icmp_ln86_1872_reg_1297 <= icmp_ln86_1872_fu_406_p2;
        icmp_ln86_1873_reg_1303 <= icmp_ln86_1873_fu_412_p2;
        icmp_ln86_1873_reg_1303_pp0_iter1_reg <= icmp_ln86_1873_reg_1303;
        icmp_ln86_1874_reg_1309 <= icmp_ln86_1874_fu_418_p2;
        icmp_ln86_1874_reg_1309_pp0_iter1_reg <= icmp_ln86_1874_reg_1309;
        icmp_ln86_1874_reg_1309_pp0_iter2_reg <= icmp_ln86_1874_reg_1309_pp0_iter1_reg;
        icmp_ln86_1874_reg_1309_pp0_iter3_reg <= icmp_ln86_1874_reg_1309_pp0_iter2_reg;
        icmp_ln86_1875_reg_1315 <= icmp_ln86_1875_fu_424_p2;
        icmp_ln86_1876_reg_1321 <= icmp_ln86_1876_fu_430_p2;
        icmp_ln86_1876_reg_1321_pp0_iter1_reg <= icmp_ln86_1876_reg_1321;
        icmp_ln86_1877_reg_1327 <= icmp_ln86_1877_fu_436_p2;
        icmp_ln86_1877_reg_1327_pp0_iter1_reg <= icmp_ln86_1877_reg_1327;
        icmp_ln86_1877_reg_1327_pp0_iter2_reg <= icmp_ln86_1877_reg_1327_pp0_iter1_reg;
        icmp_ln86_1878_reg_1333 <= icmp_ln86_1878_fu_442_p2;
        icmp_ln86_1878_reg_1333_pp0_iter1_reg <= icmp_ln86_1878_reg_1333;
        icmp_ln86_1878_reg_1333_pp0_iter2_reg <= icmp_ln86_1878_reg_1333_pp0_iter1_reg;
        icmp_ln86_1878_reg_1333_pp0_iter3_reg <= icmp_ln86_1878_reg_1333_pp0_iter2_reg;
        icmp_ln86_1879_reg_1339 <= icmp_ln86_1879_fu_448_p2;
        icmp_ln86_1879_reg_1339_pp0_iter1_reg <= icmp_ln86_1879_reg_1339;
        icmp_ln86_1879_reg_1339_pp0_iter2_reg <= icmp_ln86_1879_reg_1339_pp0_iter1_reg;
        icmp_ln86_1879_reg_1339_pp0_iter3_reg <= icmp_ln86_1879_reg_1339_pp0_iter2_reg;
        icmp_ln86_1880_reg_1345 <= icmp_ln86_1880_fu_454_p2;
        icmp_ln86_1880_reg_1345_pp0_iter1_reg <= icmp_ln86_1880_reg_1345;
        icmp_ln86_1880_reg_1345_pp0_iter2_reg <= icmp_ln86_1880_reg_1345_pp0_iter1_reg;
        icmp_ln86_1880_reg_1345_pp0_iter3_reg <= icmp_ln86_1880_reg_1345_pp0_iter2_reg;
        icmp_ln86_1880_reg_1345_pp0_iter4_reg <= icmp_ln86_1880_reg_1345_pp0_iter3_reg;
        icmp_ln86_1881_reg_1351 <= icmp_ln86_1881_fu_460_p2;
        icmp_ln86_1881_reg_1351_pp0_iter1_reg <= icmp_ln86_1881_reg_1351;
        icmp_ln86_1881_reg_1351_pp0_iter2_reg <= icmp_ln86_1881_reg_1351_pp0_iter1_reg;
        icmp_ln86_1881_reg_1351_pp0_iter3_reg <= icmp_ln86_1881_reg_1351_pp0_iter2_reg;
        icmp_ln86_1881_reg_1351_pp0_iter4_reg <= icmp_ln86_1881_reg_1351_pp0_iter3_reg;
        icmp_ln86_1881_reg_1351_pp0_iter5_reg <= icmp_ln86_1881_reg_1351_pp0_iter4_reg;
        icmp_ln86_1882_reg_1357 <= icmp_ln86_1882_fu_466_p2;
        icmp_ln86_1882_reg_1357_pp0_iter1_reg <= icmp_ln86_1882_reg_1357;
        icmp_ln86_1883_reg_1362 <= icmp_ln86_1883_fu_472_p2;
        icmp_ln86_1884_reg_1367 <= icmp_ln86_1884_fu_478_p2;
        icmp_ln86_1884_reg_1367_pp0_iter1_reg <= icmp_ln86_1884_reg_1367;
        icmp_ln86_1885_reg_1372 <= icmp_ln86_1885_fu_484_p2;
        icmp_ln86_1885_reg_1372_pp0_iter1_reg <= icmp_ln86_1885_reg_1372;
        icmp_ln86_1886_reg_1377 <= icmp_ln86_1886_fu_490_p2;
        icmp_ln86_1886_reg_1377_pp0_iter1_reg <= icmp_ln86_1886_reg_1377;
        icmp_ln86_1886_reg_1377_pp0_iter2_reg <= icmp_ln86_1886_reg_1377_pp0_iter1_reg;
        icmp_ln86_1887_reg_1382 <= icmp_ln86_1887_fu_496_p2;
        icmp_ln86_1887_reg_1382_pp0_iter1_reg <= icmp_ln86_1887_reg_1382;
        icmp_ln86_1887_reg_1382_pp0_iter2_reg <= icmp_ln86_1887_reg_1382_pp0_iter1_reg;
        icmp_ln86_1888_reg_1387 <= icmp_ln86_1888_fu_502_p2;
        icmp_ln86_1888_reg_1387_pp0_iter1_reg <= icmp_ln86_1888_reg_1387;
        icmp_ln86_1888_reg_1387_pp0_iter2_reg <= icmp_ln86_1888_reg_1387_pp0_iter1_reg;
        icmp_ln86_1889_reg_1392 <= icmp_ln86_1889_fu_508_p2;
        icmp_ln86_1889_reg_1392_pp0_iter1_reg <= icmp_ln86_1889_reg_1392;
        icmp_ln86_1889_reg_1392_pp0_iter2_reg <= icmp_ln86_1889_reg_1392_pp0_iter1_reg;
        icmp_ln86_1889_reg_1392_pp0_iter3_reg <= icmp_ln86_1889_reg_1392_pp0_iter2_reg;
        icmp_ln86_1890_reg_1397 <= icmp_ln86_1890_fu_514_p2;
        icmp_ln86_1890_reg_1397_pp0_iter1_reg <= icmp_ln86_1890_reg_1397;
        icmp_ln86_1890_reg_1397_pp0_iter2_reg <= icmp_ln86_1890_reg_1397_pp0_iter1_reg;
        icmp_ln86_1890_reg_1397_pp0_iter3_reg <= icmp_ln86_1890_reg_1397_pp0_iter2_reg;
        icmp_ln86_1891_reg_1402 <= icmp_ln86_1891_fu_520_p2;
        icmp_ln86_1891_reg_1402_pp0_iter1_reg <= icmp_ln86_1891_reg_1402;
        icmp_ln86_1891_reg_1402_pp0_iter2_reg <= icmp_ln86_1891_reg_1402_pp0_iter1_reg;
        icmp_ln86_1891_reg_1402_pp0_iter3_reg <= icmp_ln86_1891_reg_1402_pp0_iter2_reg;
        icmp_ln86_1892_reg_1407 <= icmp_ln86_1892_fu_526_p2;
        icmp_ln86_1892_reg_1407_pp0_iter1_reg <= icmp_ln86_1892_reg_1407;
        icmp_ln86_1892_reg_1407_pp0_iter2_reg <= icmp_ln86_1892_reg_1407_pp0_iter1_reg;
        icmp_ln86_1892_reg_1407_pp0_iter3_reg <= icmp_ln86_1892_reg_1407_pp0_iter2_reg;
        icmp_ln86_1892_reg_1407_pp0_iter4_reg <= icmp_ln86_1892_reg_1407_pp0_iter3_reg;
        icmp_ln86_1893_reg_1412 <= icmp_ln86_1893_fu_532_p2;
        icmp_ln86_1893_reg_1412_pp0_iter1_reg <= icmp_ln86_1893_reg_1412;
        icmp_ln86_1893_reg_1412_pp0_iter2_reg <= icmp_ln86_1893_reg_1412_pp0_iter1_reg;
        icmp_ln86_1893_reg_1412_pp0_iter3_reg <= icmp_ln86_1893_reg_1412_pp0_iter2_reg;
        icmp_ln86_1893_reg_1412_pp0_iter4_reg <= icmp_ln86_1893_reg_1412_pp0_iter3_reg;
        icmp_ln86_1894_reg_1417 <= icmp_ln86_1894_fu_538_p2;
        icmp_ln86_1894_reg_1417_pp0_iter1_reg <= icmp_ln86_1894_reg_1417;
        icmp_ln86_1894_reg_1417_pp0_iter2_reg <= icmp_ln86_1894_reg_1417_pp0_iter1_reg;
        icmp_ln86_1894_reg_1417_pp0_iter3_reg <= icmp_ln86_1894_reg_1417_pp0_iter2_reg;
        icmp_ln86_1894_reg_1417_pp0_iter4_reg <= icmp_ln86_1894_reg_1417_pp0_iter3_reg;
        icmp_ln86_1895_reg_1422 <= icmp_ln86_1895_fu_544_p2;
        icmp_ln86_1895_reg_1422_pp0_iter1_reg <= icmp_ln86_1895_reg_1422;
        icmp_ln86_1895_reg_1422_pp0_iter2_reg <= icmp_ln86_1895_reg_1422_pp0_iter1_reg;
        icmp_ln86_1895_reg_1422_pp0_iter3_reg <= icmp_ln86_1895_reg_1422_pp0_iter2_reg;
        icmp_ln86_1895_reg_1422_pp0_iter4_reg <= icmp_ln86_1895_reg_1422_pp0_iter3_reg;
        icmp_ln86_1895_reg_1422_pp0_iter5_reg <= icmp_ln86_1895_reg_1422_pp0_iter4_reg;
        icmp_ln86_reg_1274 <= icmp_ln86_fu_388_p2;
        icmp_ln86_reg_1274_pp0_iter1_reg <= icmp_ln86_reg_1274;
        icmp_ln86_reg_1274_pp0_iter2_reg <= icmp_ln86_reg_1274_pp0_iter1_reg;
        icmp_ln86_reg_1274_pp0_iter3_reg <= icmp_ln86_reg_1274_pp0_iter2_reg;
        or_ln117_1706_reg_1494 <= or_ln117_1706_fu_739_p2;
        or_ln117_1710_reg_1518 <= or_ln117_1710_fu_842_p2;
        or_ln117_1715_reg_1545 <= or_ln117_1715_fu_977_p2;
        or_ln117_1717_reg_1555 <= or_ln117_1717_fu_997_p2;
        or_ln117_1719_reg_1561 <= or_ln117_1719_fu_1003_p2;
        or_ln117_1719_reg_1561_pp0_iter5_reg <= or_ln117_1719_reg_1561;
        or_ln117_1719_reg_1561_pp0_iter6_reg <= or_ln117_1719_reg_1561_pp0_iter5_reg;
        or_ln117_1721_reg_1569 <= or_ln117_1721_fu_1079_p2;
        or_ln117_reg_1467 <= or_ln117_fu_606_p2;
        select_ln117_1822_reg_1489 <= select_ln117_1822_fu_732_p3;
        select_ln117_1828_reg_1523 <= select_ln117_1828_fu_856_p3;
        select_ln117_1834_reg_1550 <= select_ln117_1834_fu_989_p3;
        select_ln117_1840_reg_1574 <= select_ln117_1840_fu_1092_p3;
        tmp_reg_1579 <= tmp_fu_1127_p67;
        xor_ln104_899_reg_1533 <= xor_ln104_899_fu_878_p2;
        xor_ln104_899_reg_1533_pp0_iter5_reg <= xor_ln104_899_reg_1533;
        xor_ln104_899_reg_1533_pp0_iter6_reg <= xor_ln104_899_reg_1533_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_2105_fu_749_p2 = (xor_ln104_fu_744_p2 & icmp_ln86_1871_reg_1291_pp0_iter2_reg);

assign and_ln102_2106_fu_566_p2 = (icmp_ln86_1872_reg_1297 & and_ln102_reg_1427);

assign and_ln102_2107_fu_612_p2 = (icmp_ln86_1873_reg_1303_pp0_iter1_reg & and_ln104_reg_1437);

assign and_ln102_2108_fu_754_p2 = (icmp_ln86_1874_reg_1309_pp0_iter2_reg & and_ln102_2105_fu_749_p2);

assign and_ln102_2109_fu_580_p2 = (icmp_ln86_1875_reg_1315 & and_ln102_2106_fu_566_p2);

assign and_ln102_2110_fu_590_p2 = (icmp_ln86_1876_reg_1321 & and_ln104_355_fu_575_p2);

assign and_ln102_2111_fu_631_p2 = (icmp_ln86_1877_reg_1327_pp0_iter1_reg & and_ln102_2107_fu_612_p2);

assign and_ln102_2112_fu_764_p2 = (icmp_ln86_1878_reg_1333_pp0_iter2_reg & and_ln104_356_reg_1478);

assign and_ln102_2113_fu_768_p2 = (icmp_ln86_1879_reg_1339_pp0_iter2_reg & and_ln102_2108_fu_754_p2);

assign and_ln102_2114_fu_894_p2 = (icmp_ln86_1880_reg_1345_pp0_iter3_reg & and_ln104_357_fu_869_p2);

assign and_ln102_2115_fu_1012_p2 = (xor_ln104_899_reg_1533 & icmp_ln86_1881_reg_1351_pp0_iter4_reg);

assign and_ln102_2116_fu_636_p2 = (icmp_ln86_1882_reg_1357_pp0_iter1_reg & and_ln102_2109_reg_1455);

assign and_ln102_2117_fu_595_p2 = (xor_ln104_900_fu_585_p2 & icmp_ln86_1883_reg_1362);

assign and_ln102_2118_fu_600_p2 = (and_ln102_2117_fu_595_p2 & and_ln102_2106_fu_566_p2);

assign and_ln102_2119_fu_640_p2 = (icmp_ln86_1884_reg_1367_pp0_iter1_reg & and_ln102_2110_reg_1461);

assign and_ln102_2120_fu_644_p2 = (xor_ln104_901_fu_626_p2 & icmp_ln86_1885_reg_1372_pp0_iter1_reg);

assign and_ln102_2121_fu_649_p2 = (and_ln104_355_reg_1450 & and_ln102_2120_fu_644_p2);

assign and_ln102_2122_fu_773_p2 = (icmp_ln86_1886_reg_1377_pp0_iter2_reg & and_ln102_2111_reg_1484);

assign and_ln102_2123_fu_777_p2 = (xor_ln104_902_fu_759_p2 & icmp_ln86_1887_reg_1382_pp0_iter2_reg);

assign and_ln102_2124_fu_782_p2 = (and_ln102_2123_fu_777_p2 & and_ln102_2107_reg_1472);

assign and_ln102_2125_fu_787_p2 = (icmp_ln86_1888_reg_1387_pp0_iter2_reg & and_ln102_2112_fu_764_p2);

assign and_ln102_2126_fu_899_p2 = (xor_ln104_903_fu_884_p2 & icmp_ln86_1889_reg_1392_pp0_iter3_reg);

assign and_ln102_2127_fu_904_p2 = (and_ln104_356_reg_1478_pp0_iter3_reg & and_ln102_2126_fu_899_p2);

assign and_ln102_2128_fu_909_p2 = (icmp_ln86_1890_reg_1397_pp0_iter3_reg & and_ln102_2113_reg_1512);

assign and_ln102_2129_fu_913_p2 = (xor_ln104_904_fu_889_p2 & icmp_ln86_1891_reg_1402_pp0_iter3_reg);

assign and_ln102_2130_fu_918_p2 = (and_ln102_2129_fu_913_p2 & and_ln102_2108_reg_1506);

assign and_ln102_2131_fu_1016_p2 = (icmp_ln86_1892_reg_1407_pp0_iter4_reg & and_ln102_2114_reg_1540);

assign and_ln102_2132_fu_1020_p2 = (xor_ln104_905_fu_1007_p2 & icmp_ln86_1893_reg_1412_pp0_iter4_reg);

assign and_ln102_2133_fu_1025_p2 = (and_ln104_357_reg_1528 & and_ln102_2132_fu_1020_p2);

assign and_ln102_2134_fu_1030_p2 = (icmp_ln86_1894_reg_1417_pp0_iter4_reg & and_ln102_2115_fu_1012_p2);

assign and_ln102_2135_fu_1105_p2 = (xor_ln104_906_fu_1100_p2 & icmp_ln86_1895_reg_1422_pp0_iter5_reg);

assign and_ln102_2136_fu_1110_p2 = (xor_ln104_899_reg_1533_pp0_iter5_reg & and_ln102_2135_fu_1105_p2);

assign and_ln102_fu_550_p2 = (icmp_ln86_fu_388_p2 & icmp_ln86_1870_fu_394_p2);

assign and_ln104_355_fu_575_p2 = (xor_ln104_896_fu_570_p2 & and_ln102_reg_1427);

assign and_ln104_356_fu_621_p2 = (xor_ln104_897_fu_616_p2 & and_ln104_reg_1437);

assign and_ln104_357_fu_869_p2 = (xor_ln104_898_fu_864_p2 & and_ln102_2105_reg_1500);

assign and_ln104_fu_561_p2 = (xor_ln104_895_fu_556_p2 & icmp_ln86_reg_1274);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1723_fu_1263_p2[0:0] == 1'b1) ? tmp_reg_1579 : 12'd0);

assign icmp_ln86_1870_fu_394_p2 = (($signed(p_read12_int_reg) < $signed(18'd716)) ? 1'b1 : 1'b0);

assign icmp_ln86_1871_fu_400_p2 = (($signed(p_read10_int_reg) < $signed(18'd1912)) ? 1'b1 : 1'b0);

assign icmp_ln86_1872_fu_406_p2 = (($signed(p_read18_int_reg) < $signed(18'd415)) ? 1'b1 : 1'b0);

assign icmp_ln86_1873_fu_412_p2 = (($signed(p_read15_int_reg) < $signed(18'd1016)) ? 1'b1 : 1'b0);

assign icmp_ln86_1874_fu_418_p2 = (($signed(p_read1_int_reg) < $signed(18'd20193)) ? 1'b1 : 1'b0);

assign icmp_ln86_1875_fu_424_p2 = (($signed(p_read18_int_reg) < $signed(18'd356)) ? 1'b1 : 1'b0);

assign icmp_ln86_1876_fu_430_p2 = (($signed(p_read12_int_reg) < $signed(18'd623)) ? 1'b1 : 1'b0);

assign icmp_ln86_1877_fu_436_p2 = (($signed(p_read9_int_reg) < $signed(18'd34961)) ? 1'b1 : 1'b0);

assign icmp_ln86_1878_fu_442_p2 = (($signed(p_read14_int_reg) < $signed(18'd17)) ? 1'b1 : 1'b0);

assign icmp_ln86_1879_fu_448_p2 = (($signed(p_read12_int_reg) < $signed(18'd729)) ? 1'b1 : 1'b0);

assign icmp_ln86_1880_fu_454_p2 = (($signed(p_read17_int_reg) < $signed(18'd149)) ? 1'b1 : 1'b0);

assign icmp_ln86_1881_fu_460_p2 = (($signed(p_read15_int_reg) < $signed(18'd1685)) ? 1'b1 : 1'b0);

assign icmp_ln86_1882_fu_466_p2 = (($signed(p_read13_int_reg) < $signed(18'd592)) ? 1'b1 : 1'b0);

assign icmp_ln86_1883_fu_472_p2 = (($signed(p_read4_int_reg) < $signed(18'd982)) ? 1'b1 : 1'b0);

assign icmp_ln86_1884_fu_478_p2 = (($signed(p_read5_int_reg) < $signed(18'd926)) ? 1'b1 : 1'b0);

assign icmp_ln86_1885_fu_484_p2 = (($signed(p_read3_int_reg) < $signed(18'd191)) ? 1'b1 : 1'b0);

assign icmp_ln86_1886_fu_490_p2 = (($signed(p_read20_int_reg) < $signed(18'd79390)) ? 1'b1 : 1'b0);

assign icmp_ln86_1887_fu_496_p2 = (($signed(p_read16_int_reg) < $signed(18'd703)) ? 1'b1 : 1'b0);

assign icmp_ln86_1888_fu_502_p2 = (($signed(p_read8_int_reg) < $signed(18'd42)) ? 1'b1 : 1'b0);

assign icmp_ln86_1889_fu_508_p2 = (($signed(p_read11_int_reg) < $signed(18'd5839)) ? 1'b1 : 1'b0);

assign icmp_ln86_1890_fu_514_p2 = (($signed(p_read2_int_reg) < $signed(18'd9990)) ? 1'b1 : 1'b0);

assign icmp_ln86_1891_fu_520_p2 = (($signed(p_read19_int_reg) < $signed(18'd289)) ? 1'b1 : 1'b0);

assign icmp_ln86_1892_fu_526_p2 = (($signed(p_read6_int_reg) < $signed(18'd258983)) ? 1'b1 : 1'b0);

assign icmp_ln86_1893_fu_532_p2 = (($signed(p_read16_int_reg) < $signed(18'd1428)) ? 1'b1 : 1'b0);

assign icmp_ln86_1894_fu_538_p2 = (($signed(p_read16_int_reg) < $signed(18'd2289)) ? 1'b1 : 1'b0);

assign icmp_ln86_1895_fu_544_p2 = (($signed(p_read1_int_reg) < $signed(18'd17479)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_388_p2 = (($signed(p_read7_int_reg) < $signed(18'd473)) ? 1'b1 : 1'b0);

assign or_ln104_fu_874_p2 = (icmp_ln86_reg_1274_pp0_iter3_reg | icmp_ln86_1871_reg_1291_pp0_iter3_reg);

assign or_ln117_1702_fu_682_p2 = (and_ln102_2119_fu_640_p2 | and_ln102_2106_reg_1443);

assign or_ln117_1703_fu_694_p2 = (and_ln102_2110_reg_1461 | and_ln102_2106_reg_1443);

assign or_ln117_1704_fu_706_p2 = (or_ln117_1703_fu_694_p2 | and_ln102_2121_fu_649_p2);

assign or_ln117_1705_fu_792_p2 = (and_ln102_reg_1427_pp0_iter2_reg | and_ln102_2122_fu_773_p2);

assign or_ln117_1706_fu_739_p2 = (and_ln102_reg_1427_pp0_iter1_reg | and_ln102_2111_fu_631_p2);

assign or_ln117_1707_fu_804_p2 = (or_ln117_1706_reg_1494 | and_ln102_2124_fu_782_p2);

assign or_ln117_1708_fu_816_p2 = (and_ln102_reg_1427_pp0_iter2_reg | and_ln102_2107_reg_1472);

assign or_ln117_1709_fu_828_p2 = (or_ln117_1708_fu_816_p2 | and_ln102_2125_fu_787_p2);

assign or_ln117_1710_fu_842_p2 = (or_ln117_1708_fu_816_p2 | and_ln102_2112_fu_764_p2);

assign or_ln117_1711_fu_923_p2 = (or_ln117_1710_reg_1518 | and_ln102_2127_fu_904_p2);

assign or_ln117_1712_fu_939_p2 = (icmp_ln86_reg_1274_pp0_iter3_reg | and_ln102_2128_fu_909_p2);

assign or_ln117_1713_fu_951_p2 = (icmp_ln86_reg_1274_pp0_iter3_reg | and_ln102_2113_reg_1512);

assign or_ln117_1714_fu_963_p2 = (or_ln117_1713_fu_951_p2 | and_ln102_2130_fu_918_p2);

assign or_ln117_1715_fu_977_p2 = (icmp_ln86_reg_1274_pp0_iter3_reg | and_ln102_2108_reg_1506);

assign or_ln117_1716_fu_1035_p2 = (or_ln117_1715_reg_1545 | and_ln102_2131_fu_1016_p2);

assign or_ln117_1717_fu_997_p2 = (or_ln117_1715_fu_977_p2 | and_ln102_2114_fu_894_p2);

assign or_ln117_1718_fu_1047_p2 = (or_ln117_1717_reg_1555 | and_ln102_2133_fu_1025_p2);

assign or_ln117_1719_fu_1003_p2 = (icmp_ln86_reg_1274_pp0_iter3_reg | and_ln102_2105_reg_1500);

assign or_ln117_1720_fu_1067_p2 = (or_ln117_1719_reg_1561 | and_ln102_2134_fu_1030_p2);

assign or_ln117_1721_fu_1079_p2 = (or_ln117_1719_reg_1561 | and_ln102_2115_fu_1012_p2);

assign or_ln117_1722_fu_1115_p2 = (or_ln117_1721_reg_1569 | and_ln102_2136_fu_1110_p2);

assign or_ln117_1723_fu_1263_p2 = (xor_ln104_899_reg_1533_pp0_iter6_reg | or_ln117_1719_reg_1561_pp0_iter6_reg);

assign or_ln117_fu_606_p2 = (and_ln102_2118_fu_600_p2 | and_ln102_2109_fu_580_p2);

assign select_ln117_1817_fu_671_p3 = ((or_ln117_reg_1467[0:0] == 1'b1) ? select_ln117_fu_664_p3 : 2'd3);

assign select_ln117_1818_fu_687_p3 = ((and_ln102_2106_reg_1443[0:0] == 1'b1) ? zext_ln117_204_fu_678_p1 : 3'd4);

assign select_ln117_1819_fu_698_p3 = ((or_ln117_1702_fu_682_p2[0:0] == 1'b1) ? select_ln117_1818_fu_687_p3 : 3'd5);

assign select_ln117_1820_fu_712_p3 = ((or_ln117_1703_fu_694_p2[0:0] == 1'b1) ? select_ln117_1819_fu_698_p3 : 3'd6);

assign select_ln117_1821_fu_720_p3 = ((or_ln117_1704_fu_706_p2[0:0] == 1'b1) ? select_ln117_1820_fu_712_p3 : 3'd7);

assign select_ln117_1822_fu_732_p3 = ((and_ln102_reg_1427_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_205_fu_728_p1 : 4'd8);

assign select_ln117_1823_fu_797_p3 = ((or_ln117_1705_fu_792_p2[0:0] == 1'b1) ? select_ln117_1822_reg_1489 : 4'd9);

assign select_ln117_1824_fu_809_p3 = ((or_ln117_1706_reg_1494[0:0] == 1'b1) ? select_ln117_1823_fu_797_p3 : 4'd10);

assign select_ln117_1825_fu_820_p3 = ((or_ln117_1707_fu_804_p2[0:0] == 1'b1) ? select_ln117_1824_fu_809_p3 : 4'd11);

assign select_ln117_1826_fu_834_p3 = ((or_ln117_1708_fu_816_p2[0:0] == 1'b1) ? select_ln117_1825_fu_820_p3 : 4'd12);

assign select_ln117_1827_fu_848_p3 = ((or_ln117_1709_fu_828_p2[0:0] == 1'b1) ? select_ln117_1826_fu_834_p3 : 4'd13);

assign select_ln117_1828_fu_856_p3 = ((or_ln117_1710_fu_842_p2[0:0] == 1'b1) ? select_ln117_1827_fu_848_p3 : 4'd14);

assign select_ln117_1829_fu_928_p3 = ((or_ln117_1711_fu_923_p2[0:0] == 1'b1) ? select_ln117_1828_reg_1523 : 4'd15);

assign select_ln117_1830_fu_944_p3 = ((icmp_ln86_reg_1274_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_206_fu_935_p1 : 5'd16);

assign select_ln117_1831_fu_955_p3 = ((or_ln117_1712_fu_939_p2[0:0] == 1'b1) ? select_ln117_1830_fu_944_p3 : 5'd17);

assign select_ln117_1832_fu_969_p3 = ((or_ln117_1713_fu_951_p2[0:0] == 1'b1) ? select_ln117_1831_fu_955_p3 : 5'd18);

assign select_ln117_1833_fu_981_p3 = ((or_ln117_1714_fu_963_p2[0:0] == 1'b1) ? select_ln117_1832_fu_969_p3 : 5'd19);

assign select_ln117_1834_fu_989_p3 = ((or_ln117_1715_fu_977_p2[0:0] == 1'b1) ? select_ln117_1833_fu_981_p3 : 5'd20);

assign select_ln117_1835_fu_1040_p3 = ((or_ln117_1716_fu_1035_p2[0:0] == 1'b1) ? select_ln117_1834_reg_1550 : 5'd21);

assign select_ln117_1836_fu_1052_p3 = ((or_ln117_1717_reg_1555[0:0] == 1'b1) ? select_ln117_1835_fu_1040_p3 : 5'd22);

assign select_ln117_1837_fu_1059_p3 = ((or_ln117_1718_fu_1047_p2[0:0] == 1'b1) ? select_ln117_1836_fu_1052_p3 : 5'd23);

assign select_ln117_1838_fu_1072_p3 = ((or_ln117_1719_reg_1561[0:0] == 1'b1) ? select_ln117_1837_fu_1059_p3 : 5'd28);

assign select_ln117_1839_fu_1084_p3 = ((or_ln117_1720_fu_1067_p2[0:0] == 1'b1) ? select_ln117_1838_fu_1072_p3 : 5'd29);

assign select_ln117_1840_fu_1092_p3 = ((or_ln117_1721_fu_1079_p2[0:0] == 1'b1) ? select_ln117_1839_fu_1084_p3 : 5'd30);

assign select_ln117_fu_664_p3 = ((and_ln102_2109_reg_1455[0:0] == 1'b1) ? zext_ln117_fu_660_p1 : 2'd2);

assign tmp_fu_1127_p65 = 'bx;

assign tmp_fu_1127_p66 = ((or_ln117_1722_fu_1115_p2[0:0] == 1'b1) ? select_ln117_1840_reg_1574 : 5'd31);

assign xor_ln104_895_fu_556_p2 = (icmp_ln86_1870_reg_1286 ^ 1'd1);

assign xor_ln104_896_fu_570_p2 = (icmp_ln86_1872_reg_1297 ^ 1'd1);

assign xor_ln104_897_fu_616_p2 = (icmp_ln86_1873_reg_1303_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_898_fu_864_p2 = (icmp_ln86_1874_reg_1309_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_899_fu_878_p2 = (or_ln104_fu_874_p2 ^ 1'd1);

assign xor_ln104_900_fu_585_p2 = (icmp_ln86_1875_reg_1315 ^ 1'd1);

assign xor_ln104_901_fu_626_p2 = (icmp_ln86_1876_reg_1321_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_902_fu_759_p2 = (icmp_ln86_1877_reg_1327_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_903_fu_884_p2 = (icmp_ln86_1878_reg_1333_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_904_fu_889_p2 = (icmp_ln86_1879_reg_1339_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_905_fu_1007_p2 = (icmp_ln86_1880_reg_1345_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_906_fu_1100_p2 = (icmp_ln86_1881_reg_1351_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_744_p2 = (icmp_ln86_reg_1274_pp0_iter2_reg ^ 1'd1);

assign xor_ln117_fu_654_p2 = (1'd1 ^ and_ln102_2116_fu_636_p2);

assign zext_ln117_204_fu_678_p1 = select_ln117_1817_fu_671_p3;

assign zext_ln117_205_fu_728_p1 = select_ln117_1821_fu_720_p3;

assign zext_ln117_206_fu_935_p1 = select_ln117_1829_fu_928_p3;

assign zext_ln117_fu_660_p1 = xor_ln117_fu_654_p2;

endmodule //conifer_jettag_accelerator_decision_function_105
