==============================================================
File generated on Fri Nov 24 14:25:51 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 112.559 ; gain = 21.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 112.559 ; gain = 21.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 118.035 ; gain = 26.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 119.957 ; gain = 28.750
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:49) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:58) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:62) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:70) in function 'hw_conv' completely with a factor of 508.
ERROR: [XFORM 203-103] Cannot partition array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:39): array access out of bound (../../lab6_template/lab6_template/vhls/convolution.cpp:75:7).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Fri Nov 24 14:27:56 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.566 ; gain = 21.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.566 ; gain = 21.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 117.879 ; gain = 27.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 119.887 ; gain = 29.266
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:49) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:58) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:62) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:70) in function 'hw_conv' completely with a factor of 508.
ERROR: [XFORM 203-103] Cannot partition array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:39): array access out of bound (../../lab6_template/lab6_template/vhls/convolution.cpp:75:7).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated on Fri Nov 24 14:30:06 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from ../../lab6_template/lab6_template/vhls/convolution.cpp:1:
../../lab6_template/lab6_template/vhls/convolution.cpp:67:10: error: use of undeclared identifier 'j'
    if ( j < 3 -1 )
         ^
../../lab6_template/lab6_template/vhls/convolution.cpp:70:15: error: use of undeclared identifier 'j'
     kbuf[it][j-1] = kbuf[it][0];
              ^
2 errors generated.
==============================================================
File generated on Fri Nov 24 14:36:00 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from ../../lab6_template/lab6_template/vhls/convolution.cpp:1:
../../lab6_template/lab6_template/vhls/convolution.cpp:70:15: error: use of undeclared identifier 'j'
     kbuf[it][j-1] = kbuf[it][0];
              ^
1 error generated.
==============================================================
File generated on Fri Nov 24 14:37:32 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 111.449 ; gain = 20.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 111.449 ; gain = 20.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 115.797 ; gain = 25.062
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 117.879 ; gain = 27.145
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:49) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:58) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:62) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:71) in function 'hw_conv' completely with a factor of 508.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:39) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 149.648 ; gain = 58.914
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 699.414 ; gain = 608.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'hw_conv': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../lab6_template/lab6_template/vhls/convolution.cpp:74) of variable 'lbuf_0_load_1', ../../lab6_template/lab6_template/vhls/convolution.cpp:74 on array 'lbuf[0]', ../../lab6_template/lab6_template/vhls/convolution.cpp:40 and 'load' operation ('lbuf_0_load', ../../lab6_template/lab6_template/vhls/convolution.cpp:74) on array 'lbuf[0]', ../../lab6_template/lab6_template/vhls/convolution.cpp:40.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lbuf_0_load_4', ../../lab6_template/lab6_template/vhls/convolution.cpp:74) on array 'lbuf[0]', ../../lab6_template/lab6_template/vhls/convolution.cpp:40 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lbuf_0'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 122.923 seconds; current allocated memo==============================================================
File generated on Fri Nov 24 14:54:16 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.555 ; gain = 21.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.555 ; gain = 21.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 116.727 ; gain = 26.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 119.809 ; gain = 29.207
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:49) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:58) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:62) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:71) in function 'hw_conv' completely with a factor of 508.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:102) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:39) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 151.133 ; gain = 60.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 700.066 ; gain = 609.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'hw_conv': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../lab6_template/lab6_template/vhls/convolution.cpp:74) of variable 'lbuf_0_load_1', ../../lab6_template/lab6_template/vhls/convolution.cpp:74 on array 'lbuf[0]', ../../lab6_template/lab6_template/vhls/convolution.cpp:40 and 'load' operation ('lbuf_0_load', ../../lab6_template/lab6_template/vhls/convolution.cpp:74) on array 'lbuf[0]', ../../lab6_template/lab6_template/vhls/convolution.cpp:40.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lbuf_0_load_4', ../../lab6_template/lab6_template/vhls/convolution.cpp:74) on array 'lbuf[0]', ../../lab6_template/lab6_template/vhls/convolution.cpp:40 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lbuf_0'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 124.993 seconds; current allocated memory: 561.174 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.869 seconds; current allocated memory: 573.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 12.571 seconds; current allocated memory: 592.818 MB.
INFO: [RTMG 210-278] Implementing memory 'hw_conv_lbuf_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:14 ; elapsed = 00:02:36 . Memory (MB): peak = 804.078 ; gain = 713.477
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 157.089 seconds; peak allocated memory: 592.818 MB.
==============================================================
File generated on Wed Nov 29 09:00:09 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 112.496 ; gain = 43.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 112.496 ; gain = 43.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 117.824 ; gain = 48.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 119.801 ; gain = 50.500
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:49) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:58) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:62) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:71) in function 'hw_conv' completely with a factor of 508.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:99) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:105:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:121:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:31)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 150.457 ; gain = 81.156
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 702.055 ; gain = 632.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'hw_conv': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (../../lab6_template/lab6_template/vhls/convolution.cpp:74) of variable 'lbuf_0_load', ../../lab6_template/lab6_template/vhls/convolution.cpp:74 on array 'lbuf[0]', ../../lab6_template/lab6_template/vhls/convolution.cpp:40 and 'load' operation ('kbuf[0][2]', ../../lab6_template/lab6_template/vhls/convolution.cpp:70) on array 'lbuf[0]', ../../lab6_template/lab6_template/vhls/convolution.cpp:40.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lbuf_0_load_3', ../../lab6_template/lab6_template/vhls/convolution.cpp:74) on array 'lbuf[0]', ../../lab6_template/lab6_template/vhls/convolution.cpp:40 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lbuf_0'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 133.241 seconds; current allocated memory: 562.768 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.164 seconds; current allocated memory: 575.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 15.102 seconds; current allocated memory: 596.373 MB.
INFO: [RTMG 210-278] Implementing memory 'hw_conv_lbuf_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:18 ; elapsed = 00:02:48 . Memory (MB): peak = 810.012 ; gain = 740.711
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 170.09 seconds; peak allocated memory: 596.373 MB.
==============================================================
File generated on Wed Nov 29 16:10:02 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 112.453 ; gain = 36.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 112.453 ; gain = 36.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 117.773 ; gain = 41.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 119.766 ; gain = 43.879
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:50) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:59) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:63) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:72) in function 'hw_conv' completely with a factor of 508.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:100) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:106:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:122:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:31)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 251.648 ; gain = 175.762
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 251.648 ; gain = 175.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.136 seconds; current allocated memory: 104.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.285 seconds; current allocated memory: 112.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-104] Estimated max fanout for 'hw_conv' is 8201 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 3.47 seconds; current allocated memory: 120.356 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:55 . Memory (MB): peak = 251.648 ; gain = 175.762
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 55.14 seconds; peak allocated memory: 120.356 MB.
==============================================================
File generated on Wed Nov 29 16:22:49 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 112.184 ; gain = 21.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 112.184 ; gain = 21.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 117.879 ; gain = 27.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 119.984 ; gain = 29.359
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:51) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:60) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:64) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:73) in function 'hw_conv' completely with a factor of 508.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:101) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:39) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:107:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:123:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:31)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 251.457 ; gain = 160.832
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 251.457 ; gain = 160.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.281 seconds; current allocated memory: 104.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 112.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-104] Estimated max fanout for 'hw_conv' is 8201 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 3.178 seconds; current allocated memory: 120.357 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 251.457 ; gain = 160.832
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 50.552 seconds; peak allocated memory: 120.357 MB.
==============================================================
File generated on Thu Nov 30 12:38:08 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../lab6_template/lab6_template/vhls/convolution.cpp:53:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../../lab6_template/lab6_template/vhls/convolution.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 113.922 ; gain = 44.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 113.922 ; gain = 44.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 118.434 ; gain = 49.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 120.352 ; gain = 50.973
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:53) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:62) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:66) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:75) in function 'hw_conv' completely with a factor of 508.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:103) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:41) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:42) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (../../lab6_template/lab6_template/vhls/convolution.cpp:53) to a process function for dataflow in function 'hw_conv'.
INFO: [XFORM 203-712] Applying dataflow to function 'hw_conv', detected/extracted 1 process function(s): 
	 'Loop_1_proc16'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../lab6_template/lab6_template/vhls/convolution.cpp:125:4) in function 'Loop_1_proc16'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_1_proc16' (../../lab6_template/lab6_template/vhls/convolution.cpp:53:67)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 251.711 ; gain = 182.332
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 251.711 ; gain = 182.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.824 seconds; current allocated memory: 114.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.025 seconds; current allocated memory: 122.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.534 seconds; current allocated memory: 122.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 122.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc16' is 8201 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc16'.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 130.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 3.595 seconds; current allocated memory: 132.763 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 251.711 ; gain = 182.332
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 59.396 seconds; peak allocated memory: 132.763 MB.
==============================================================
File generated on Thu Nov 30 13:14:41 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../lab6_template/lab6_template/vhls/convolution.cpp:53:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../../lab6_template/lab6_template/vhls/convolution.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 114.223 ; gain = 22.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 114.223 ; gain = 22.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 118.387 ; gain = 26.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 120.578 ; gain = 28.914
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:53) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:62) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:66) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:75) in function 'hw_conv' completely with a factor of 508.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:103) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:41) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:42) in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (../../lab6_template/lab6_template/vhls/convolution.cpp:53) to a process function for dataflow in function 'hw_conv'.
INFO: [XFORM 203-712] Applying dataflow to function 'hw_conv', detected/extracted 1 process function(s): 
	 'Loop_1_proc16'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../lab6_template/lab6_template/vhls/convolution.cpp:125:4) in function 'Loop_1_proc16'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_1_proc16' (../../lab6_template/lab6_template/vhls/convolution.cpp:53:67)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 251.445 ; gain = 159.781
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 251.445 ; gain = 159.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.664 seconds; current allocated memory: 114.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.032 seconds; current allocated memory: 122.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.599 seconds; current allocated memory: 122.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 122.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_1_proc16' is 8201 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc16'.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 130.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 3.668 seconds; current allocated memory: 132.763 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 251.445 ; gain = 159.781
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 51.346 seconds; peak allocated memory: 132.763 MB.
==============================================================
File generated on Thu Nov 30 13:17:04 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 112.504 ; gain = 36.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 112.504 ; gain = 36.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 117.777 ; gain = 42.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 119.867 ; gain = 44.102
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:52) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:61) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:65) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:74) in function 'hw_conv' completely with a factor of 508.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:102) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:40) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:41) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:108:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:124:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:31)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 251.246 ; gain = 175.480
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 251.246 ; gain = 175.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.498 seconds; current allocated memory: 104.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.972 seconds; current allocated memory: 112.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-104] Estimated max fanout for 'hw_conv' is 8201 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 120.357 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:01:02 . Memory (MB): peak = 251.246 ; gain = 175.480
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 61.642 seconds; peak allocated memory: 120.357 MB.
==============================================================
File generated on Sat Dec 02 16:48:10 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 112.125 ; gain = 43.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 112.125 ; gain = 43.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 116.832 ; gain = 47.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 119.891 ; gain = 50.910
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:52) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:61) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:65) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:111) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:40) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:41) accessed through non-constant indices on dimension 1 (../../lab6_template/lab6_template/vhls/convolution.cpp:85:44), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:41) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:117:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:133:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:31)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:29 . Memory (MB): peak = 224.258 ; gain = 155.277
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:28 ; elapsed = 00:02:59 . Memory (MB): peak = 224.258 ; gain = 155.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 196.75 seconds; current allocated memory: 163.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.745 seconds; current allocated memory: 182.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'hw_conv_mux_5099_8_1_1' to 'hw_conv_mux_5099_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hw_conv_mux_5099_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 8.851 seconds; current allocated memory: 202.764 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:09 ; elapsed = 00:03:42 . Memory (MB): peak = 343.016 ; gain = 274.035
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 222.634 seconds; peak allocated memory: 202.764 MB.
==============================================================
File generated on Mon Dec 04 18:16:06 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
WARNING: [HLS 200-40] In file included from ../../lab6_template/lab6_template/vhls/convolution.cpp:1:
../../lab6_template/lab6_template/vhls/convolution.cpp:61:14: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  if (result < 0)
      ~~~~~~ ^ ~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 112.246 ; gain = 42.438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 112.246 ; gain = 42.438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 117.746 ; gain = 47.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 119.992 ; gain = 50.184
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:94) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:103) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:107) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:153) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) accessed through non-constant indices on dimension 1 (../../lab6_template/lab6_template/vhls/convolution.cpp:127:44), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:159:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:175:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:73)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:01:27 . Memory (MB): peak = 223.938 ; gain = 154.129
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:30 ; elapsed = 00:02:55 . Memory (MB): peak = 223.938 ; gain = 154.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 190.83 seconds; current allocated memory: 163.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.601 seconds; current allocated memory: 182.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'hw_conv_mux_5099_8_1_1' to 'hw_conv_mux_5099_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hw_conv_mux_5099_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 8.616 seconds; current allocated memory: 202.762 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:10 ; elapsed = 00:03:36 . Memory (MB): peak = 342.371 ; gain = 272.562
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 216.358 seconds; peak allocated memory: 202.762 MB.
==============================================================
File generated on Mon Dec 04 18:43:35 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Dec 04 18:49:05 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Dec 04 18:51:09 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
WARNING: [HLS 200-40] In file included from ../../lab6_template/lab6_template/vhls/convolution.cpp:1:
../../lab6_template/lab6_template/vhls/convolution.cpp:61:14: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  if (result < 0)
      ~~~~~~ ^ ~
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 112.457 ; gain = 21.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 112.457 ; gain = 21.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 117.727 ; gain = 26.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 119.848 ; gain = 29.023
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:93) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:102) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:106) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:152) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) accessed through non-constant indices on dimension 1 (../../lab6_template/lab6_template/vhls/convolution.cpp:126:44), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:158:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:174:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:73)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:29 . Memory (MB): peak = 224.711 ; gain = 133.887
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:23 ; elapsed = 00:02:53 . Memory (MB): peak = 224.711 ; gain = 133.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 188.947 seconds; current allocated memory: 163.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.469 seconds; current allocated memory: 182.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'hw_conv_mux_5099_8_1_1' to 'hw_conv_mux_5099_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hw_conv_mux_5099_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 8.344 seconds; current allocated memory: 202.777 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:01 ; elapsed = 00:03:33 . Memory (MB): peak = 342.801 ; gain = 251.977
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 213.349 seconds; peak allocated memory: 202.777 MB.
==============================================================
File generated on Mon Dec 04 18:55:00 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Dec 04 18:56:58 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Dec 04 19:02:11 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
WARNING: [HLS 200-40] In file included from ../../lab6_template/lab6_template/vhls/convolution.cpp:1:
../../lab6_template/lab6_template/vhls/convolution.cpp:61:14: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  if (result < 0)
      ~~~~~~ ^ ~
../../lab6_template/lab6_template/vhls/convolution.cpp:126:6: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
     auto temp = lbuf[it][i % (512 - 3)];
     ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.785 ; gain = 22.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.785 ; gain = 22.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 118.082 ; gain = 27.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 120.105 ; gain = 29.570
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:93) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:102) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:106) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:152) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) accessed through non-constant indices on dimension 1 (../../lab6_template/lab6_template/vhls/convolution.cpp:126:41), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:158:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:174:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:73)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:21 . Memory (MB): peak = 223.883 ; gain = 133.348
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:24 ; elapsed = 00:02:44 . Memory (MB): peak = 223.883 ; gain = 133.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 179.877 seconds; current allocated memory: 163.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.209 seconds; current allocated memory: 182.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'hw_conv_mux_5099_8_1_1' to 'hw_conv_mux_5099_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hw_conv_mux_5099_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 8.052 seconds; current allocated memory: 202.778 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:01 ; elapsed = 00:03:24 . Memory (MB): peak = 343.516 ; gain = 252.980
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 203.94 seconds; peak allocated memory: 202.778 MB.
==============================================================
File generated on Mon Dec 04 19:06:15 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Jan 02 19:12:35 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Wed Jun 24 12:00:28 -0400 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
WARNING: [HLS 200-40] In file included from ../../lab6_template/lab6_template/vhls/convolution.cpp:1:
../../lab6_template/lab6_template/vhls/convolution.cpp:61:14: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  if (result < 0)
      ~~~~~~ ^ ~
../../lab6_template/lab6_template/vhls/convolution.cpp:126:6: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
     auto temp = lbuf[it][i % (512 - 3)];
     ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 112.734 ; gain = 21.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 112.734 ; gain = 21.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 116.992 ; gain = 25.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 120.043 ; gain = 28.996
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:93) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:102) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:106) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:152) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) accessed through non-constant indices on dimension 1 (../../lab6_template/lab6_template/vhls/convolution.cpp:126:41), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:158:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:174:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:73)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:23 . Memory (MB): peak = 223.699 ; gain = 132.652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:26 ; elapsed = 00:02:47 . Memory (MB): peak = 223.699 ; gain = 132.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 182.362 seconds; current allocated memory: 163.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.53 seconds; current allocated memory: 182.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'hw_conv_mux_5099_8_1_1' to 'hw_conv_mux_5099_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hw_conv_mux_5099_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 8.898 seconds; current allocated memory: 202.778 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:04 ; elapsed = 00:03:28 . Memory (MB): peak = 342.844 ; gain = 251.797
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 207.805 seconds; peak allocated memory: 202.778 MB.
==============================================================
File generated on Fri Dec 04 19:20:21 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Dec 04 19:24:51 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
WARNING: [HLS 200-40] In file included from ../../lab6_template/lab6_template/vhls/convolution.cpp:1:
../../lab6_template/lab6_template/vhls/convolution.cpp:61:14: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  if (result < 0)
      ~~~~~~ ^ ~
../../lab6_template/lab6_template/vhls/convolution.cpp:126:6: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
     auto temp = lbuf[it][i % (512 - 3)];
     ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.594 ; gain = 21.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.594 ; gain = 21.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 117.980 ; gain = 27.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 119.895 ; gain = 29.246
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:93) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:102) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:106) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:152) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) accessed through non-constant indices on dimension 1 (../../lab6_template/lab6_template/vhls/convolution.cpp:126:41), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:158:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:174:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:73)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:21 . Memory (MB): peak = 224.582 ; gain = 133.934
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:24 ; elapsed = 00:02:46 . Memory (MB): peak = 224.582 ; gain = 133.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 182.254 seconds; current allocated memory: 163.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.379 seconds; current allocated memory: 182.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'hw_conv_mux_5099_8_1_1' to 'hw_conv_mux_5099_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hw_conv_mux_5099_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 8.2 seconds; current allocated memory: 202.778 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:02 ; elapsed = 00:03:26 . Memory (MB): peak = 343.934 ; gain = 253.285
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 206.53 seconds; peak allocated memory: 202.778 MB.
==============================================================
File generated on Fri Dec 04 19:28:58 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Dec 04 19:38:23 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
WARNING: [HLS 200-40] In file included from ../../lab6_template/lab6_template/vhls/convolution.cpp:1:
../../lab6_template/lab6_template/vhls/convolution.cpp:61:14: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  if (result < 0)
      ~~~~~~ ^ ~
../../lab6_template/lab6_template/vhls/convolution.cpp:126:6: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
     auto temp = lbuf[it][i % (512 - 3)];
     ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.430 ; gain = 21.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 112.430 ; gain = 21.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 117.812 ; gain = 27.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 119.875 ; gain = 29.105
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:93) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:102) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:106) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:152) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) accessed through non-constant indices on dimension 1 (../../lab6_template/lab6_template/vhls/convolution.cpp:126:41), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:158:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:174:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:73)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:21 . Memory (MB): peak = 223.902 ; gain = 133.133
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:24 ; elapsed = 00:02:43 . Memory (MB): peak = 223.902 ; gain = 133.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 178.277 seconds; current allocated memory: 163.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.271 seconds; current allocated memory: 182.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'hw_conv_mux_5099_8_1_1' to 'hw_conv_mux_5099_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hw_conv_mux_5099_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 8.055 seconds; current allocated memory: 202.778 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:01 ; elapsed = 00:03:22 . Memory (MB): peak = 343.000 ; gain = 252.230
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 202.156 seconds; peak allocated memory: 202.778 MB.
==============================================================
File generated on Fri Dec 04 19:42:40 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Dec 04 19:58:53 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Fri Dec 04 20:01:05 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
WARNING: [HLS 200-40] In file included from ../../lab6_template/lab6_template/vhls/convolution.cpp:1:
../../lab6_template/lab6_template/vhls/convolution.cpp:61:14: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  if (result < 0)
      ~~~~~~ ^ ~
../../lab6_template/lab6_template/vhls/convolution.cpp:126:6: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
     auto temp = lbuf[it][i % (512 - 3)];
     ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 112.715 ; gain = 37.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 112.715 ; gain = 37.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 116.754 ; gain = 41.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 119.906 ; gain = 44.336
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:93) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:102) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:106) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:152) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) accessed through non-constant indices on dimension 1 (../../lab6_template/lab6_template/vhls/convolution.cpp:126:41), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:158:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:174:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:73)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:23 . Memory (MB): peak = 224.250 ; gain = 148.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:23 ; elapsed = 00:02:45 . Memory (MB): peak = 224.250 ; gain = 148.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 180.465 seconds; current allocated memory: 163.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.432 seconds; current allocated memory: 182.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'hw_conv_mux_5099_8_1_1' to 'hw_conv_mux_5099_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hw_conv_mux_5099_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 8.65 seconds; current allocated memory: 202.778 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:59 ; elapsed = 00:03:25 . Memory (MB): peak = 342.520 ; gain = 266.949
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 205.633 seconds; peak allocated memory: 202.778 MB.
==============================================================
File generated on Fri Dec 04 20:05:49 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Dec 04 20:29:46 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
WARNING: [HLS 200-40] In file included from ../../lab6_template/lab6_template/vhls/convolution.cpp:1:
../../lab6_template/lab6_template/vhls/convolution.cpp:61:14: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  if (result < 0)
      ~~~~~~ ^ ~
../../lab6_template/lab6_template/vhls/convolution.cpp:126:6: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
     auto temp = lbuf[it][i % (512 - 3)];
     ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 112.488 ; gain = 21.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 112.488 ; gain = 21.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 116.727 ; gain = 25.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 119.734 ; gain = 28.629
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:93) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:102) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:106) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:152) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) accessed through non-constant indices on dimension 1 (../../lab6_template/lab6_template/vhls/convolution.cpp:126:41), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:158:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:174:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:73)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:21 . Memory (MB): peak = 224.047 ; gain = 132.941
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:23 ; elapsed = 00:02:44 . Memory (MB): peak = 224.047 ; gain = 132.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 179.803 seconds; current allocated memory: 163.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.349 seconds; current allocated memory: 182.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'hw_conv_mux_5099_8_1_1' to 'hw_conv_mux_5099_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hw_conv_mux_5099_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 7.841 seconds; current allocated memory: 202.784 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:00 ; elapsed = 00:03:24 . Memory (MB): peak = 343.047 ; gain = 251.941
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 203.768 seconds; peak allocated memory: 202.784 MB.
==============================================================
File generated on Fri Dec 04 20:33:14 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Mon Dec 04 21:14:49 -0500 2023
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../lab6_template/lab6_template/vhls/convolution.cpp' ... 
WARNING: [HLS 200-40] In file included from ../../lab6_template/lab6_template/vhls/convolution.cpp:1:
../../lab6_template/lab6_template/vhls/convolution.cpp:61:14: warning: comparison of unsigned expression < 0 is always false [-Wtautological-compare]
  if (result < 0)
      ~~~~~~ ^ ~
../../lab6_template/lab6_template/vhls/convolution.cpp:126:6: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
     auto temp = lbuf[it][i % (512 - 3)];
     ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 112.461 ; gain = 21.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 112.461 ; gain = 21.805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 116.730 ; gain = 26.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 119.871 ; gain = 29.215
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../../lab6_template/lab6_template/vhls/convolution.cpp:93) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:102) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (../../lab6_template/lab6_template/vhls/convolution.cpp:106) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (../../lab6_template/lab6_template/vhls/convolution.cpp:152) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:82) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) accessed through non-constant indices on dimension 1 (../../lab6_template/lab6_template/vhls/convolution.cpp:126:41), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (../../lab6_template/lab6_template/vhls/convolution.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../lab6_template/lab6_template/vhls/convolution.cpp:158:2) to (../../lab6_template/lab6_template/vhls/convolution.cpp:174:4) in function 'hw_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (../../lab6_template/lab6_template/vhls/convolution.cpp:73)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:01:20 . Memory (MB): peak = 224.020 ; gain = 133.363
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:22 ; elapsed = 00:02:41 . Memory (MB): peak = 224.020 ; gain = 133.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 175.821 seconds; current allocated memory: 163.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.133 seconds; current allocated memory: 182.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'hw_conv_mux_5099_8_1_1' to 'hw_conv_mux_5099_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hw_conv_mux_5099_bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 8.068 seconds; current allocated memory: 202.784 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:59 ; elapsed = 00:03:19 . Memory (MB): peak = 342.805 ; gain = 252.148
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 199.525 seconds; peak allocated memory: 202.784 MB.
==============================================================
File generated on Fri Dec 04 21:19:18 -0500 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
