$date
	Sat Mar 18 11:15:22 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test16 $end
$var wire 1 ! seg6 $end
$var wire 1 " seg5 $end
$var wire 1 # seg4 $end
$var wire 1 $ seg3 $end
$var wire 1 % seg2 $end
$var wire 1 & seg1 $end
$var wire 1 ' seg0 $end
$var reg 1 ( clk $end
$var reg 4 ) cnt [3:0] $end
$scope module indic $end
$var wire 4 * code [3:0] $end
$var reg 7 + segments [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111111 +
b0 *
b0 )
0(
1'
1&
1%
1$
1#
1"
0!
$end
#5
0'
0$
0#
0"
b110 +
b1 )
b1 *
1(
#10
0(
#15
1'
0%
1$
1#
1!
b1011011 +
b10 )
b10 *
1(
#20
0(
#25
1%
0#
b1001111 +
b11 )
b11 *
1(
#30
0(
#35
0'
0$
1"
b1100110 +
b100 )
b100 *
1(
#40
0(
#45
1'
0&
1$
b1101101 +
b101 )
b101 *
1(
#50
0(
#55
1#
b1111101 +
b110 )
b110 *
1(
#60
0(
#65
1&
0$
0#
0"
0!
b111 +
b111 )
b111 *
1(
#70
0(
#75
1$
1#
1"
1!
b1111111 +
b1000 )
b1000 *
1(
#80
0(
#85
0#
b1101111 +
b1001 )
b1001 *
1(
#90
0(
#95
0$
1#
b1110111 +
b1010 )
b1010 *
1(
#100
0(
#105
0'
0&
1$
b1111100 +
b1011 )
b1011 *
1(
#110
0(
#115
1'
0%
0!
b111001 +
b1100 )
b1100 *
1(
#120
0(
#125
0'
1&
1%
0"
1!
b1011110 +
b1101 )
b1101 *
1(
#130
0(
#135
1'
0%
1"
b1111011 +
b1110 )
b1110 *
1(
#140
0(
#145
0&
0$
b1110001 +
b1111 )
b1111 *
1(
#150
0(
#155
1&
1%
1$
0!
b111111 +
b0 )
b0 *
1(
#160
0(
#165
0'
0$
0#
0"
b110 +
b1 )
b1 *
1(
#170
0(
#175
1'
0%
1$
1#
1!
b1011011 +
b10 )
b10 *
1(
#180
0(
#185
1%
0#
b1001111 +
b11 )
b11 *
1(
#190
0(
#195
0'
0$
1"
b1100110 +
b100 )
b100 *
1(
#200
0(
