;redcode
;assert 1
	ADD #32, 405
	DJN -1, <-14
	SUB @121, 106
	SUB @112, 2
	DJN -1, <-14
	SPL -77, @-76
	MOV -123, <-4
	ADD -12, 408
	DJN -1, <-14
	MOV -77, <-76
	DJN -1, <-14
	JMZ 173, @-106
	SUB @112, 2
	MOV -123, <-4
	MOV -77, <-76
	DJN -1, <-14
	JMZ 173, @-106
	MOV -123, <-4
	JMZ 173, @-106
	MOV -77, <-76
	ADD -12, 408
	MOV -123, <-4
	JMZ 173, @-106
	MOV -77, <-76
	MOV -123, <-4
	MOV -123, <-4
	JMZ 173, @-106
	SLT 277, 60
	JMZ 173, @-106
	MOV -123, <-4
	JMZ 173, @-106
	MOV -123, <-4
	ADD -12, 408
	MOV -123, <-4
	SLT 277, 60
	MOV -77, <-76
	JMZ 173, @-106
	SLT 277, 60
	JMZ 173, @-106
	MOV -77, <-76
	JMZ 173, @-106
	SLT 277, 60
	MOV -77, <-76
	JMZ 173, @-106
	MOV -77, <-76
	DJN -1, <-14
	JMZ 173, @-106
	MOV -77, <-76
	MOV -123, <-4
	MOV -577, <76
	JMZ 173, @-106
	MOV -77, <-76
	DJN -1, <-14
	JMZ 173, @-106
	DJN -1, <-14
	MOV -77, <-76
	JMZ 173, @-106
	MOV -123, <-4
	JMZ 173, @-106
	MOV -77, <-76
	MOV -123, <-4
