{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607251721265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607251721271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 17:48:41 2020 " "Processing started: Sun Dec 06 17:48:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607251721271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607251721271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off harvardcpu -c harvardcpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off harvardcpu -c harvardcpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607251721271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607251721690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607251721690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "cu.v" "" { Text "D:/harvardcpu/cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607251731148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607251731148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harvardcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file harvardcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 harvardcpu " "Found entity 1: harvardcpu" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607251731150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607251731150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/harvardcpu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607251731152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607251731152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryint.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryint.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryint " "Found entity 1: memoryint" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607251731154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607251731154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607251731155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607251731155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progmemint.v 1 1 " "Found 1 design units, including 1 entities, in source file progmemint.v" { { "Info" "ISGN_ENTITY_NAME" "1 progmemint " "Found entity 1: progmemint" {  } { { "progmemint.v" "" { Text "D:/harvardcpu/progmemint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607251731157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607251731157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file programmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 programmemory " "Found entity 1: programmemory" {  } { { "programmemory.v" "" { Text "D:/harvardcpu/programmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607251731159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607251731159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607251731161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607251731161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "D:/harvardcpu/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607251731163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607251731163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_program cpu_tb.v(9) " "Verilog HDL Implicit Net warning at cpu_tb.v(9): created implicit net for \"data_program\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607251731163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_memory cpu_tb.v(10) " "Verilog HDL Implicit Net warning at cpu_tb.v(10): created implicit net for \"addr_memory\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607251731163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_program cpu_tb.v(10) " "Verilog HDL Implicit Net warning at cpu_tb.v(10): created implicit net for \"addr_program\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607251731163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmd_memory cpu_tb.v(10) " "Verilog HDL Implicit Net warning at cpu_tb.v(10): created implicit net for \"cmd_memory\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607251731163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_memory cpu_tb.v(12) " "Verilog HDL Implicit Net warning at cpu_tb.v(12): created implicit net for \"data_memory\"" {  } { { "cpu_tb.v" "" { Text "D:/harvardcpu/cpu_tb.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607251731163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "harvardcpu " "Elaborating entity \"harvardcpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607251731188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu cu:controlunit " "Elaborating entity \"cu\" for hierarchy \"cu:controlunit\"" {  } { { "harvardcpu.v" "controlunit" { Text "D:/harvardcpu/harvardcpu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607251731189 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "temp_in2 0 cu.v(29) " "Net \"temp_in2\" at cu.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "cu.v" "" { Text "D:/harvardcpu/cu.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607251731204 "|harvardcpu|cu:controlunit"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1607251731219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:arithmeticlogicunit " "Elaborating entity \"alu\" for hierarchy \"alu:arithmeticlogicunit\"" {  } { { "harvardcpu.v" "arithmeticlogicunit" { Text "D:/harvardcpu/harvardcpu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607251731244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryint memoryint:memoryinterface " "Elaborating entity \"memoryint\" for hierarchy \"memoryint:memoryinterface\"" {  } { { "harvardcpu.v" "memoryinterface" { Text "D:/harvardcpu/harvardcpu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607251731245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:datamem " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:datamem\"" {  } { { "harvardcpu.v" "datamem" { Text "D:/harvardcpu/harvardcpu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607251731246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datamemory.v(20) " "Verilog HDL assignment warning at datamemory.v(20): truncated value with size 8 to match size of target (1)" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607251731247 "|harvardcpu|datamemory:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datamemory.v(28) " "Verilog HDL assignment warning at datamemory.v(28): truncated value with size 8 to match size of target (1)" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607251731247 "|harvardcpu|datamemory:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datamemory.v(29) " "Verilog HDL assignment warning at datamemory.v(29): truncated value with size 8 to match size of target (1)" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607251731247 "|harvardcpu|datamemory:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datamemory.v(30) " "Verilog HDL assignment warning at datamemory.v(30): truncated value with size 8 to match size of target (1)" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607251731247 "|harvardcpu|datamemory:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datamemory.v(31) " "Verilog HDL assignment warning at datamemory.v(31): truncated value with size 8 to match size of target (1)" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607251731247 "|harvardcpu|datamemory:datamem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 datamemory.v(32) " "Verilog HDL assignment warning at datamemory.v(32): truncated value with size 8 to match size of target (1)" {  } { { "datamemory.v" "" { Text "D:/harvardcpu/datamemory.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607251731247 "|harvardcpu|datamemory:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progmemint progmemint:programinterface " "Elaborating entity \"progmemint\" for hierarchy \"progmemint:programinterface\"" {  } { { "harvardcpu.v" "programinterface" { Text "D:/harvardcpu/harvardcpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607251731248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programmemory programmemory:progmem " "Elaborating entity \"programmemory\" for hierarchy \"programmemory:progmem\"" {  } { { "harvardcpu.v" "progmem" { Text "D:/harvardcpu/harvardcpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607251731249 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pm.data_a 0 programmemory.v(6) " "Net \"pm.data_a\" at programmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "programmemory.v" "" { Text "D:/harvardcpu/programmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607251731250 "|harvardcpu|programmemory:progmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pm.waddr_a 0 programmemory.v(6) " "Net \"pm.waddr_a\" at programmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "programmemory.v" "" { Text "D:/harvardcpu/programmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607251731250 "|harvardcpu|programmemory:progmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pm.we_a 0 programmemory.v(6) " "Net \"pm.we_a\" at programmemory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "programmemory.v" "" { Text "D:/harvardcpu/programmemory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607251731250 "|harvardcpu|programmemory:progmem"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[7\] " "Net \"ins_alu\[7\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[7\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[6\] " "Net \"ins_alu\[6\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[6\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[5\] " "Net \"ins_alu\[5\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[5\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[4\] " "Net \"ins_alu\[4\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[4\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[3\] " "Net \"ins_alu\[3\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[3\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[2\] " "Net \"ins_alu\[2\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[2\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[1\] " "Net \"ins_alu\[1\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[1\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ins_alu\[0\] " "Net \"ins_alu\[0\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "ins_alu\[0\]" { Text "D:/harvardcpu/harvardcpu.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[7\] " "Net \"commandmemory\[7\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[7\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[6\] " "Net \"commandmemory\[6\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[6\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[5\] " "Net \"commandmemory\[5\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[5\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[4\] " "Net \"commandmemory\[4\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[4\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[3\] " "Net \"commandmemory\[3\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[3\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[2\] " "Net \"commandmemory\[2\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[2\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[1\] " "Net \"commandmemory\[1\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[1\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "commandmemory\[0\] " "Net \"commandmemory\[0\]\" is missing source, defaulting to GND" {  } { { "harvardcpu.v" "commandmemory\[0\]" { Text "D:/harvardcpu/harvardcpu.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607251731272 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1607251731272 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datamemory:datamem\|dm " "RAM logic \"datamemory:datamem\|dm\" is uninferred due to inappropriate RAM size" {  } { { "datamemory.v" "dm" { Text "D:/harvardcpu/datamemory.v" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1607251731519 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cu:controlunit\|gpr " "RAM logic \"cu:controlunit\|gpr\" is uninferred due to inappropriate RAM size" {  } { { "cu.v" "gpr" { Text "D:/harvardcpu/cu.v" 30 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1607251731519 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1607251731519 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/harvardcpu/db/harvardcpu.ram0_datamemory_1d545f57.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/harvardcpu/db/harvardcpu.ram0_datamemory_1d545f57.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1607251731520 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607251731625 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[0\] GND pin " "The pin \"data_memory\[0\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607251731629 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[1\] GND pin " "The pin \"data_memory\[1\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607251731629 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[2\] GND pin " "The pin \"data_memory\[2\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607251731629 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[3\] GND pin " "The pin \"data_memory\[3\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607251731629 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[4\] GND pin " "The pin \"data_memory\[4\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607251731629 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[5\] GND pin " "The pin \"data_memory\[5\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607251731629 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[6\] GND pin " "The pin \"data_memory\[6\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607251731629 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "data_memory\[7\] GND pin " "The pin \"data_memory\[7\]\" is fed by GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 13 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1607251731629 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1607251731629 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[0\] data_memory\[0\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[0\]\" to the node \"data_memory\[0\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607251731630 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[1\] data_memory\[1\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[1\]\" to the node \"data_memory\[1\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607251731630 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[2\] data_memory\[2\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[2\]\" to the node \"data_memory\[2\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607251731630 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[3\] data_memory\[3\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[3\]\" to the node \"data_memory\[3\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607251731630 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[4\] data_memory\[4\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[4\]\" to the node \"data_memory\[4\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607251731630 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[5\] data_memory\[5\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[5\]\" to the node \"data_memory\[5\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607251731630 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[6\] data_memory\[6\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[6\]\" to the node \"data_memory\[6\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607251731630 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoryint:memoryinterface\|data_dm\[7\] data_memory\[7\] " "Removed fan-out from the always-disabled I/O buffer \"memoryint:memoryinterface\|data_dm\[7\]\" to the node \"data_memory\[7\]\"" {  } { { "memoryint.v" "" { Text "D:/harvardcpu/memoryint.v" 8 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1607251731630 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1607251731630 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[0\] GND " "Pin \"addr_memory\[0\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|addr_memory[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[1\] GND " "Pin \"addr_memory\[1\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|addr_memory[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[2\] GND " "Pin \"addr_memory\[2\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|addr_memory[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[3\] GND " "Pin \"addr_memory\[3\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|addr_memory[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[4\] GND " "Pin \"addr_memory\[4\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|addr_memory[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[5\] GND " "Pin \"addr_memory\[5\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|addr_memory[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[6\] GND " "Pin \"addr_memory\[6\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|addr_memory[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr_memory\[7\] GND " "Pin \"addr_memory\[7\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|addr_memory[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[0\] GND " "Pin \"cmd_memory\[0\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|cmd_memory[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[1\] GND " "Pin \"cmd_memory\[1\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|cmd_memory[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[2\] GND " "Pin \"cmd_memory\[2\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|cmd_memory[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[3\] GND " "Pin \"cmd_memory\[3\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|cmd_memory[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[4\] GND " "Pin \"cmd_memory\[4\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|cmd_memory[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[5\] GND " "Pin \"cmd_memory\[5\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|cmd_memory[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[6\] GND " "Pin \"cmd_memory\[6\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|cmd_memory[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmd_memory\[7\] GND " "Pin \"cmd_memory\[7\]\" is stuck at GND" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607251731635 "|harvardcpu|cmd_memory[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607251731635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607251731640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607251731737 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607251731737 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607251731760 "|harvardcpu|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[0\] " "No output dependent on input pin \"data_program\[0\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607251731760 "|harvardcpu|data_program[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[1\] " "No output dependent on input pin \"data_program\[1\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607251731760 "|harvardcpu|data_program[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[2\] " "No output dependent on input pin \"data_program\[2\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607251731760 "|harvardcpu|data_program[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[3\] " "No output dependent on input pin \"data_program\[3\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607251731760 "|harvardcpu|data_program[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[4\] " "No output dependent on input pin \"data_program\[4\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607251731760 "|harvardcpu|data_program[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[5\] " "No output dependent on input pin \"data_program\[5\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607251731760 "|harvardcpu|data_program[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[6\] " "No output dependent on input pin \"data_program\[6\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607251731760 "|harvardcpu|data_program[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_program\[7\] " "No output dependent on input pin \"data_program\[7\]\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607251731760 "|harvardcpu|data_program[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "harvardcpu.v" "" { Text "D:/harvardcpu/harvardcpu.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607251731760 "|harvardcpu|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607251731760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607251731760 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607251731760 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1607251731760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607251731760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607251731778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 17:48:51 2020 " "Processing ended: Sun Dec 06 17:48:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607251731778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607251731778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607251731778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607251731778 ""}
