module test_bench(  );
reg [3:0] a;
reg [3:0] b;
wire x,y,z;

Comparator_4_bit uut (.a(a), .b(b), .x(x), .y(y), .z(z));

initial begin 
      $monitor("a =%b | b=%b | x=%b | y=%b | z=%b", a,b,x,y,z);
    a = 4'b0000; b = 4'b0000; #10;
    a = 4'b0010; b = 4'b0001; #10;
    a = 4'b0100; b = 4'b1000; #10;
    a = 4'b1111; b = 4'b1111; #10;
    a = 4'b1000; b = 4'b0111; #10;
    a = 4'b0011; b = 4'b0100; #10;
      $finish;
      end
endmodule
