/*
 * Generated by asn1c-0.9.29 (http://lionet.info/asn1c)
 * From ASN.1 module "EUTRA-RRC-Definitions"
 * 	found in "../../asn/1609.3-2020/EUTRA-RRC-Definitions.asn"
 * 	`asn1c -fno-include-deps -fcompound-names-all -gen-OER -fincludes-quoted -pdu=auto`
 */

#ifndef	_EUTRA_RRC_Definitions_SPS_ConfigUL_H_
#define	_EUTRA_RRC_Definitions_SPS_ConfigUL_H_


#include "asn_application.h"

/* Including external dependencies */
#include "NULL.h"
#include "NativeEnumerated.h"
#include "NativeInteger.h"
#include "constr_SEQUENCE.h"
#include "constr_CHOICE.h"
#include "EUTRA-RRC-Definitions_SPS-ConfigIndex-r14.h"
#include "EUTRA-RRC-Definitions_SPS-ConfigIndex-r15.h"

#ifdef __cplusplus
extern "C" {
#endif

/* Dependencies */
typedef enum EUTRA_RRC_Definitions_SPS_ConfigUL_PR {
	EUTRA_RRC_Definitions_SPS_ConfigUL_PR_NOTHING,	/* No components present */
	EUTRA_RRC_Definitions_SPS_ConfigUL_PR_release,
	EUTRA_RRC_Definitions_SPS_ConfigUL_PR_setup
} EUTRA_RRC_Definitions_SPS_ConfigUL_PR;
typedef enum EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL {
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf10	= 0,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf20	= 1,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf32	= 2,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf40	= 3,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf64	= 4,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf80	= 5,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf128	= 6,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf160	= 7,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf320	= 8,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf640	= 9,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf1_v1430	= 10,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf2_v1430	= 11,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf3_v1430	= 12,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf4_v1430	= 13,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_sf5_v1430	= 14,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL_spare1	= 15
} e_EUTRA_RRC_Definitions_SPS_ConfigUL__setup__semiPersistSchedIntervalUL;
typedef enum EUTRA_RRC_Definitions_SPS_ConfigUL__setup__implicitReleaseAfter {
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__implicitReleaseAfter_e2	= 0,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__implicitReleaseAfter_e3	= 1,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__implicitReleaseAfter_e4	= 2,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__implicitReleaseAfter_e8	= 3
} e_EUTRA_RRC_Definitions_SPS_ConfigUL__setup__implicitReleaseAfter;
typedef enum EUTRA_RRC_Definitions_SPS_ConfigUL__setup__twoIntervalsConfig {
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__twoIntervalsConfig_true	= 0
} e_EUTRA_RRC_Definitions_SPS_ConfigUL__setup__twoIntervalsConfig;
typedef enum EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext1__p0_PersistentSubframeSet2_r12_PR {
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext1__p0_PersistentSubframeSet2_r12_PR_NOTHING,	/* No components present */
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext1__p0_PersistentSubframeSet2_r12_PR_release,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext1__p0_PersistentSubframeSet2_r12_PR_setup
} EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext1__p0_PersistentSubframeSet2_r12_PR;
typedef enum EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__fixedRV_NonAdaptive_r14 {
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__fixedRV_NonAdaptive_r14_true	= 0
} e_EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__fixedRV_NonAdaptive_r14;
typedef enum EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430 {
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_sf50	= 0,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_sf100	= 1,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_sf200	= 2,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_sf300	= 3,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_sf400	= 4,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_sf500	= 5,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_sf600	= 6,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_sf700	= 7,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_sf800	= 8,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_sf900	= 9,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_sf1000	= 10,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_spare5	= 11,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_spare4	= 12,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_spare3	= 13,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_spare2	= 14,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430_spare1	= 15
} e_EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3__semiPersistSchedIntervalUL_v1430;
typedef enum EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__cyclicShiftSPS_r15 {
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__cyclicShiftSPS_r15_cs0	= 0,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__cyclicShiftSPS_r15_cs1	= 1,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__cyclicShiftSPS_r15_cs2	= 2,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__cyclicShiftSPS_r15_cs3	= 3,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__cyclicShiftSPS_r15_cs4	= 4,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__cyclicShiftSPS_r15_cs5	= 5,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__cyclicShiftSPS_r15_cs6	= 6,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__cyclicShiftSPS_r15_cs7	= 7
} e_EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__cyclicShiftSPS_r15;
typedef enum EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__rv_SPS_UL_Repetitions_r15 {
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__rv_SPS_UL_Repetitions_r15_ulrvseq1	= 0,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__rv_SPS_UL_Repetitions_r15_ulrvseq2	= 1,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__rv_SPS_UL_Repetitions_r15_ulrvseq3	= 2
} e_EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__rv_SPS_UL_Repetitions_r15;
typedef enum EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__totalNumberPUSCH_SPS_UL_Repetitions_r15 {
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__totalNumberPUSCH_SPS_UL_Repetitions_r15_n2	= 0,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__totalNumberPUSCH_SPS_UL_Repetitions_r15_n3	= 1,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__totalNumberPUSCH_SPS_UL_Repetitions_r15_n4	= 2,
	EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__totalNumberPUSCH_SPS_UL_Repetitions_r15_n6	= 3
} e_EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4__totalNumberPUSCH_SPS_UL_Repetitions_r15;

/* Forward declarations */
struct TPC_PDCCH_Config;

/* EUTRA-RRC-Definitions_SPS-ConfigUL */
typedef struct EUTRA_RRC_Definitions_SPS_ConfigUL {
	EUTRA_RRC_Definitions_SPS_ConfigUL_PR present;
	union EUTRA_RRC_Definitions_SPS_ConfigUL_u {
		NULL_t	 release;
		struct EUTRA_RRC_Definitions_SPS_ConfigUL__setup {
			long	 semiPersistSchedIntervalUL;
			long	 implicitReleaseAfter;
			struct EUTRA_RRC_Definitions_SPS_ConfigUL__setup__p0_Persistent {
				long	 p0_NominalPUSCH_Persistent;
				long	 p0_UE_PUSCH_Persistent;
				
				/* Context for parsing across buffer boundaries */
				asn_struct_ctx_t _asn_ctx;
			} *p0_Persistent;
			long	*twoIntervalsConfig;	/* OPTIONAL */
			/*
			 * This type is extensible,
			 * possible extensions are below.
			 */
			struct EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext1 {
				struct EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext1__p0_PersistentSubframeSet2_r12 {
					EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext1__p0_PersistentSubframeSet2_r12_PR present;
					union EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext1__p0_PersistentSubframeSet2_r12_u {
						NULL_t	 release;
						struct EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext1__p0_PersistentSubframeSet2_r12__setup {
							long	 p0_NominalPUSCH_PersistentSubframeSet2_r12;
							long	 p0_UE_PUSCH_PersistentSubframeSet2_r12;
							
							/* Context for parsing across buffer boundaries */
							asn_struct_ctx_t _asn_ctx;
						} setup;
					} choice;
					
					/* Context for parsing across buffer boundaries */
					asn_struct_ctx_t _asn_ctx;
				} *p0_PersistentSubframeSet2_r12;
				
				/* Context for parsing across buffer boundaries */
				asn_struct_ctx_t _asn_ctx;
			} *ext1;
			struct EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext2 {
				long	*numberOfConfUlSPS_Processes_r13;	/* OPTIONAL */
				
				/* Context for parsing across buffer boundaries */
				asn_struct_ctx_t _asn_ctx;
			} *ext2;
			struct EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext3 {
				long	*fixedRV_NonAdaptive_r14;	/* OPTIONAL */
				EUTRA_RRC_Definitions_SPS_ConfigIndex_r14_t	*sps_ConfigIndex_r14;	/* OPTIONAL */
				long	*semiPersistSchedIntervalUL_v1430;	/* OPTIONAL */
				
				/* Context for parsing across buffer boundaries */
				asn_struct_ctx_t _asn_ctx;
			} *ext3;
			struct EUTRA_RRC_Definitions_SPS_ConfigUL__setup__ext4 {
				long	*cyclicShiftSPS_r15;	/* OPTIONAL */
				long	*harq_ProcID_Offset_r15;	/* OPTIONAL */
				long	*rv_SPS_UL_Repetitions_r15;	/* OPTIONAL */
				struct TPC_PDCCH_Config	*tpc_PDCCH_ConfigPUSCH_SPS_r15;	/* OPTIONAL */
				long	*totalNumberPUSCH_SPS_UL_Repetitions_r15;	/* OPTIONAL */
				EUTRA_RRC_Definitions_SPS_ConfigIndex_r15_t	*sps_ConfigIndex_r15;	/* OPTIONAL */
				
				/* Context for parsing across buffer boundaries */
				asn_struct_ctx_t _asn_ctx;
			} *ext4;
			
			/* Context for parsing across buffer boundaries */
			asn_struct_ctx_t _asn_ctx;
		} setup;
	} choice;
	
	/* Context for parsing across buffer boundaries */
	asn_struct_ctx_t _asn_ctx;
} EUTRA_RRC_Definitions_SPS_ConfigUL_t;

/* Implementation */
/* extern asn_TYPE_descriptor_t asn_DEF_semiPersistSchedIntervalUL_4;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_implicitReleaseAfter_21;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_twoIntervalsConfig_29;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_fixedRV_NonAdaptive_r14_41;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_semiPersistSchedIntervalUL_v1430_44;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_cyclicShiftSPS_r15_62;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_rv_SPS_UL_Repetitions_r15_72;	// (Use -fall-defs-global to expose) */
/* extern asn_TYPE_descriptor_t asn_DEF_totalNumberPUSCH_SPS_UL_Repetitions_r15_77;	// (Use -fall-defs-global to expose) */
extern asn_TYPE_descriptor_t asn_DEF_EUTRA_RRC_Definitions_SPS_ConfigUL;
extern asn_CHOICE_specifics_t asn_SPC_EUTRA_RRC_Definitions_SPS_ConfigUL_specs_1;
extern asn_TYPE_member_t asn_MBR_EUTRA_RRC_Definitions_SPS_ConfigUL_1[2];
extern asn_per_constraints_t asn_PER_type_EUTRA_RRC_Definitions_SPS_ConfigUL_constr_1;

#ifdef __cplusplus
}
#endif

#endif	/* _EUTRA_RRC_Definitions_SPS_ConfigUL_H_ */
#include "asn_internal.h"
