--
-- VHDL Architecture RISCV_lib.dm_fwd_mux_logic.behav
--
-- Created:
--          by - flxpuchr.meyer (pc032)
--          at - 17:02:52 06/13/23
--
-- using Mentor Graphics HDL Designer(TM) 2022.3 Built on 14 Jul 2022 at 13:56:12
--
ARCHITECTURE behav OF dm_fwd_mux_logic IS
BEGIN



store_data_2_dm <= store_data_dm;

END ARCHITECTURE behav;

