

#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 5543 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 95 clock pin(s) of sequential element(s)
0 instances converted, 95 sequential instances remain driven by gated/generated clocks

====================================================================== Non-Gated/Non-Generated Clocks =======================================================================
Clock Tree ID     Driving Element                                                Drive Element Type     Fanout     Sample Instance                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0005       my_mss_top_0.my_mss_0.CCC_0.GL0_INST                           CLKINT                 5313       my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST         
@K:CKID0006       my_mss_top_0.my_mss_0.CCC_0.GL1_INST                           CLKINT                 227        vectorblox_mxp_0.scratchpad_memory.secondcycle            
@K:CKID0007       my_mss_top_0.my_mss_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB_CLKINT     CLKINT                 3          my_mss_top_0.my_mss_0.CORERESETP_0.sdif0_areset_n_rcosc_q1
=============================================================================================================================================================================
================================================================================================= Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element                                       Drive Element Type     Fanout     Sample Instance                                       Explanation                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST     MSS_060                57         my_mss_top_0.my_mss_0.my_mss_MSS_0.MSS_ADLIB_INST     No gated clock conversion method for cell cell:work.MSS_060
@K:CKID0002       CORESPI_0.USPI.URF.m121                               CFG4                   34         axi_splitter_0.M_RVALID                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       axi_splitter_0.s0_awid12_i                            CFG4                   3          axi_splitter_0.M_BVALID                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       CORESPI_0.USPI.UCC.stxs_txready_at_ssel_RNO           CFG3                   1          CORESPI_0.USPI.UCC.stxs_txready_at_ssel               No gated clock conversion method for cell cell:ACG4.SLE    
===========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

